
---------- Begin Simulation Statistics ----------
final_tick                               1003960727000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  93587                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739508                       # Number of bytes of host memory used
host_op_rate                                    93889                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10883.04                       # Real time elapsed on the host
host_tick_rate                               92250056                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1018515747                       # Number of instructions simulated
sim_ops                                    1021797355                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.003961                       # Number of seconds simulated
sim_ticks                                1003960727000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.597364                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              116724642                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           134790063                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7975907                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        185480603                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          15928763                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       16038449                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          109686                       # Number of indirect misses.
system.cpu0.branchPred.lookups              236048270                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1662902                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        819874                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5436099                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 221015764                       # Number of branches committed
system.cpu0.commit.bw_lim_events             44648949                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2466137                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       57916623                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           892406638                       # Number of instructions committed
system.cpu0.commit.committedOps             893228715                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1612886160                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.553808                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.515965                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1251944925     77.62%     77.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    207077973     12.84%     90.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     40660169      2.52%     92.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     46395004      2.88%     95.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     11378304      0.71%     96.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4518801      0.28%     96.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3487666      0.22%     97.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2774369      0.17%     97.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     44648949      2.77%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1612886160                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        46                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            18341007                       # Number of function calls committed.
system.cpu0.commit.int_insts                863516446                       # Number of committed integer instructions.
system.cpu0.commit.loads                    280412996                       # Number of loads committed
system.cpu0.commit.membars                    1641827                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1641833      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       491119404     54.98%     55.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        7835016      0.88%     56.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1638713      0.18%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      281232862     31.48%     87.71% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     109760841     12.29%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        893228715                       # Class of committed instruction
system.cpu0.commit.refs                     390993727                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  892406638                       # Number of Instructions Simulated
system.cpu0.committedOps                    893228715                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.219330                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.219330                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            281635145                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2543318                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           115790842                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             965200659                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               673181181                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                659786558                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5445477                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              4223887                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3871860                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  236048270                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                170453537                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    910794423                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3928054                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          150                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     979505674                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  16                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               15970572                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.119184                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         705140340                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         132653405                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.494564                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1623920221                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.604941                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.887902                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               921126152     56.72%     56.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               524451946     32.30%     89.02% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               108616269      6.69%     95.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                56004871      3.45%     99.16% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 5230071      0.32%     99.48% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 4170374      0.26%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1008356      0.06%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1643592      0.10%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1668590      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1623920221                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       42                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      356624324                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5480281                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               227012318                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.469533                       # Inst execution rate
system.cpu0.iew.exec_refs                   411780242                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 113335271                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              160708045                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            302986098                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2032635                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1537960                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           117578963                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          951136312                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            298444971                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          4354922                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            929930560                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                943805                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             67960669                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5445477                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             69829023                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        88792                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        23916732                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        18982                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        10004                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      3798474                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     22573102                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      6998232                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         10004                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       737412                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4742869                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                392538344                       # num instructions consuming a value
system.cpu0.iew.wb_count                    921804279                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.869274                       # average fanout of values written-back
system.cpu0.iew.wb_producers                341223415                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.465430                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     921844029                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1133277722                       # number of integer regfile reads
system.cpu0.int_regfile_writes              589122339                       # number of integer regfile writes
system.cpu0.ipc                              0.450587                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.450587                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1643321      0.18%      0.18% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            508406016     54.42%     54.59% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             7840323      0.84%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1639168      0.18%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           300871748     32.20%     87.81% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          113884859     12.19%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             934285483                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     50                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                 98                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           47                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                50                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2895373                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003099                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 175388      6.06%      6.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      6.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      6.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      6.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      6.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      6.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      6.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      6.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      6.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      6.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      6.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      6.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      6.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      6.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      6.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      6.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      6.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      6.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      6.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      6.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      6.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      6.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      6.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      6.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      6.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      6.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      6.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      6.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      6.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      6.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      6.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      6.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      6.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      6.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      6.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      6.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      6.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      6.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      6.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      6.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      6.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      6.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      6.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      6.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      6.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2550140     88.08%     94.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               169843      5.87%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             935537485                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3495446348                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    921804232                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1009052763                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 945054505                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                934285483                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6081807                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       57907593                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            59887                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       3615670                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     30774149                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1623920221                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.575327                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.830174                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          951094470     58.57%     58.57% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          472380569     29.09%     87.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          161835467      9.97%     97.62% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           26267932      1.62%     99.24% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            7281196      0.45%     99.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1228312      0.08%     99.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2758434      0.17%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             977492      0.06%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              96349      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1623920221                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.471732                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         18927762                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         3148878                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           302986098                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          117578963                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1520                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1980544545                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    27377331                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              234125596                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            569161392                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3239426                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               680292140                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              32153292                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 7841                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1168921434                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             958661248                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          614355040                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                655690500                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              12136006                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5445477                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             48230058                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                45193640                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               42                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1168921392                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        136450                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4644                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 13770006                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4634                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2519363400                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1913329149                       # The number of ROB writes
system.cpu0.timesIdled                       26632928                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1487                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            85.565325                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               11035597                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            12897277                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          3082381                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         18253811                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            230681                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         334774                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          104093                       # Number of indirect misses.
system.cpu1.branchPred.lookups               20693738                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        23459                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        819657                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2193645                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  10301192                       # Number of branches committed
system.cpu1.commit.bw_lim_events               729258                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2459663                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       30236116                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            41846317                       # Number of instructions committed
system.cpu1.commit.committedOps              42666185                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    232411343                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.183580                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.776406                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    212685708     91.51%     91.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9702279      4.17%     95.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      4238925      1.82%     97.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3120985      1.34%     98.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1099737      0.47%     99.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       196244      0.08%     99.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       558580      0.24%     99.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        79627      0.03%     99.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       729258      0.31%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    232411343                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              317288                       # Number of function calls committed.
system.cpu1.commit.int_insts                 40179733                       # Number of committed integer instructions.
system.cpu1.commit.loads                     11552320                       # Number of loads committed
system.cpu1.commit.membars                    1639398                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1639398      3.84%      3.84% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        24990053     58.57%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       12371977     29.00%     91.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3664616      8.59%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         42666185                       # Class of committed instruction
system.cpu1.commit.refs                      16036605                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   41846317                       # Number of Instructions Simulated
system.cpu1.committedOps                     42666185                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.699880                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.699880                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            175800853                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               892541                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            10146394                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              82970466                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                16956096                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 40211603                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2194668                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               732962                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2376824                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   20693738                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 12948605                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    219480544                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               475917                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      94120836                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                  19                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                6166808                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.086759                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          14976061                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          11266278                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.394605                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         237540044                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.409072                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.894214                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               180076723     75.81%     75.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                33627035     14.16%     89.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                14943367      6.29%     96.26% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 4844044      2.04%     98.30% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1802006      0.76%     99.05% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1625595      0.68%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  588760      0.25%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    3581      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   28933      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           237540044                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         978953                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2234216                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                13425969                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.220413                       # Inst execution rate
system.cpu1.iew.exec_refs                    18252219                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5278300                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              153880367                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             20001651                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2029136                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1996359                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             8233719                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           72882605                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             12973919                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1776976                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             52572764                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                805191                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               807346                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2194668                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2286845                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        39128                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          216923                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        12923                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2124                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         2329                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      8449331                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      3749434                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2124                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       633501                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1600715                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 25442820                       # num instructions consuming a value
system.cpu1.iew.wb_count                     51661846                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.778288                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 19801842                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.216594                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      51688016                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                67654573                       # number of integer regfile reads
system.cpu1.int_regfile_writes               32355001                       # number of integer regfile writes
system.cpu1.ipc                              0.175442                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.175442                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1639598      3.02%      3.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             33945048     62.46%     65.47% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  54      0.00%     65.47% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     65.47% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.47% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.47% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.47% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.47% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.47% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.47% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.47% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.47% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            14148401     26.03%     91.51% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4616541      8.49%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              54349740                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     921364                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.016953                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 144523     15.69%     15.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     15.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     15.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     15.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     15.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     15.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     15.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     15.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     15.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     15.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     15.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     15.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     15.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     15.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     15.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     15.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     15.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     15.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     15.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     15.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     15.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     15.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     15.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     15.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     15.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     15.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     15.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     15.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     15.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     15.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     15.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     15.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     15.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     15.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     15.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     15.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     15.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     15.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     15.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     15.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     15.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     15.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     15.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                678919     73.69%     89.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                97920     10.63%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              53631492                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         347220619                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     51661834                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        103100067                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  66806404                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 54349740                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6076201                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       30216419                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            59757                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       3616538                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     21327315                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    237540044                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.228802                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.659421                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          202465624     85.23%     85.23% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           22934854      9.66%     94.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            7760752      3.27%     98.16% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2600018      1.09%     99.25% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1194510      0.50%     99.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             311651      0.13%     99.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             178411      0.08%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              67225      0.03%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              26999      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      237540044                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.227863                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         12832238                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2281521                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            20001651                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            8233719                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    200                       # number of misc regfile reads
system.cpu1.numCycles                       238518997                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1769395424                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              160911060                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             27215615                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3799741                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                19517854                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                805049                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 8823                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             99529683                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              78646753                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           50545298                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 38915320                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              10625305                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2194668                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             15975766                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                23329683                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        99529671                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         25376                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               803                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  9374960                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           792                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   304583489                       # The number of ROB reads
system.cpu1.rob.rob_writes                  150937494                       # The number of ROB writes
system.cpu1.timesIdled                          17308                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            82.509129                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                9244256                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            11203919                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          2102881                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         14203789                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            240432                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         348479                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses          108047                       # Number of indirect misses.
system.cpu2.branchPred.lookups               16385452                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        24430                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        819645                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1589204                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  10229180                       # Number of branches committed
system.cpu2.commit.bw_lim_events               706152                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        2459636                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       16312463                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            41651559                       # Number of instructions committed
system.cpu2.commit.committedOps              42471410                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    234454847                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.181150                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.768662                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    214729362     91.59%     91.59% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      9717333      4.14%     95.73% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      4265319      1.82%     97.55% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3120241      1.33%     98.88% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      1077157      0.46%     99.34% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       208344      0.09%     99.43% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       553421      0.24%     99.67% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        77518      0.03%     99.70% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       706152      0.30%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    234454847                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              318105                       # Number of function calls committed.
system.cpu2.commit.int_insts                 39994977                       # Number of committed integer instructions.
system.cpu2.commit.loads                     11489177                       # Number of loads committed
system.cpu2.commit.membars                    1639375                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1639375      3.86%      3.86% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        24870058     58.56%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             43      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              86      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       12308822     28.98%     91.40% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       3653014      8.60%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         42471410                       # Class of committed instruction
system.cpu2.commit.refs                      15961848                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   41651559                       # Number of Instructions Simulated
system.cpu2.committedOps                     42471410                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              5.725817                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        5.725817                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            190303929                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               517478                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             8584974                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              65003793                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                11829411                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 31742282                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1590217                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               565161                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1884833                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   16385452                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  9042450                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    224732183                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               276418                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           38                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      68934387                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                4207788                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.068705                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          10514554                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           9484688                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.289046                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         237350672                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.296333                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.754459                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               193991852     81.73%     81.73% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                26340753     11.10%     92.83% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                10867773      4.58%     97.41% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 3812010      1.61%     99.01% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1372021      0.58%     99.59% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  524580      0.22%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  409132      0.17%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                    3603      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   28948      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           237350672                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                        1138513                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1630204                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                11935481                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.209287                       # Inst execution rate
system.cpu2.iew.exec_refs                    18169003                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   5252502                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              168542172                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             15434113                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1217430                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1412876                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             6562896                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           58774943                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             12916501                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1613565                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             49912631                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                681086                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               829506                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1590217                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2381992                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        37159                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          215016                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        12786                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         2157                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads         2039                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      3944936                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2090225                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          2157                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       617294                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1012910                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 24420548                       # num instructions consuming a value
system.cpu2.iew.wb_count                     49005107                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.804787                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 19653349                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.205481                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      49029764                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                63794682                       # number of integer regfile reads
system.cpu2.int_regfile_writes               31213842                       # number of integer regfile writes
system.cpu2.ipc                              0.174648                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.174648                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1639577      3.18%      3.18% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             31209253     60.57%     63.75% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  50      0.00%     63.75% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   86      0.00%     63.75% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     63.75% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     63.75% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     63.75% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     63.75% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     63.75% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     63.75% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     63.75% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     63.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     63.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     63.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     63.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     63.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     63.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     63.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     63.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     63.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     63.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     63.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     63.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     63.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     63.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     63.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     63.75% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            14085696     27.34%     91.09% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            4591522      8.91%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              51526196                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     912914                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.017717                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 140343     15.37%     15.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     15.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     15.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     15.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     15.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     15.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     15.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     15.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     15.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     15.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     15.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     15.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     15.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     15.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     15.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     15.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     15.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     15.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     15.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     15.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     15.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     15.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     15.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     15.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     15.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     15.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     15.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     15.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     15.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     15.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     15.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     15.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     15.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     15.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     15.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     15.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     15.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     15.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     15.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     15.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     15.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     15.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     15.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                676312     74.08%     89.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                96257     10.54%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              50799519                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         341374288                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     49005095                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         75079504                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  55137372                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 51526196                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            3637571                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       16303532                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            58336                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       1177935                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     10216219                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    237350672                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.217089                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.651325                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          204857058     86.31%     86.31% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           20391239      8.59%     94.90% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            7894529      3.33%     98.23% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2442376      1.03%     99.26% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1194500      0.50%     99.76% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             305004      0.13%     99.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             172866      0.07%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              66245      0.03%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              26855      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      237350672                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.216053                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          8283789                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1475583                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            15434113                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6562896                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    202                       # number of misc regfile reads
system.cpu2.numCycles                       238489185                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  1769425236                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              175167269                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             27105007                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               4309602                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                13702213                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                668700                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                10136                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             80398284                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              62716421                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           39953091                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 31156812                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents              10421502                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1590217                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             15708899                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                12848084                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        80398272                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         25262                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               816                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  9784629                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           803                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   292531580                       # The number of ROB reads
system.cpu2.rob.rob_writes                  120468444                       # The number of ROB writes
system.cpu2.timesIdled                          18216                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            96.660342                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               11857503                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            12267185                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          3214437                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         18042185                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            212460                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         291153                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           78693                       # Number of indirect misses.
system.cpu3.branchPred.lookups               20674165                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        21836                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        819638                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          2375891                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  10578746                       # Number of branches committed
system.cpu3.commit.bw_lim_events               641344                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        2459594                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       29697103                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            42611233                       # Number of instructions committed
system.cpu3.commit.committedOps              43431045                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    234091786                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.185530                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.771465                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    213829155     91.34%     91.34% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      9982532      4.26%     95.61% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      4357061      1.86%     97.47% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3206852      1.37%     98.84% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      1163784      0.50%     99.34% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       220714      0.09%     99.43% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       608031      0.26%     99.69% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        82313      0.04%     99.73% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       641344      0.27%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    234091786                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              292216                       # Number of function calls committed.
system.cpu3.commit.int_insts                 40890462                       # Number of committed integer instructions.
system.cpu3.commit.loads                     11837390                       # Number of loads committed
system.cpu3.commit.membars                    1639321                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1639321      3.77%      3.77% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        25397836     58.48%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             43      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              86      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       12657028     29.14%     91.40% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3736719      8.60%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         43431045                       # Class of committed instruction
system.cpu3.commit.refs                      16393759                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   42611233                       # Number of Instructions Simulated
system.cpu3.committedOps                     43431045                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              5.635134                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        5.635134                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            176064603                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               844219                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            10886365                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              82995187                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                16916704                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 41883783                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               2376846                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               917798                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2112737                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   20674165                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 13234007                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    220867304                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               455491                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      92890849                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                6430784                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.086099                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          15271976                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          12069963                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.386852                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         239354673                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.400323                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.881217                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               181685436     75.91%     75.91% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                34575737     14.45%     90.35% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                14913866      6.23%     96.58% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 4265920      1.78%     98.36% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 2025272      0.85%     99.21% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  870107      0.36%     99.57% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  988555      0.41%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    3165      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   26615      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           239354673                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         765352                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             2419017                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                13518041                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.222158                       # Inst execution rate
system.cpu3.iew.exec_refs                    18837489                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5381178                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              155352785                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             20019913                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1965338                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1556729                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             8244542                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           73111598                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             13456311                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1841927                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             53344501                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents               1009122                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              1010072                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               2376846                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2858733                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        43553                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          230700                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        15748                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         1969                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads         1955                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      8182523                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      3688173                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          1969                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       775379                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       1643638                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 25522906                       # num instructions consuming a value
system.cpu3.iew.wb_count                     52327215                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.778665                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 19873799                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.217921                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      52356846                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                68481774                       # number of integer regfile reads
system.cpu3.int_regfile_writes               32809520                       # number of integer regfile writes
system.cpu3.ipc                              0.177458                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.177458                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1639541      2.97%      2.97% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             34155388     61.89%     64.86% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  46      0.00%     64.86% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   88      0.00%     64.86% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.86% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.86% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.86% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.86% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.86% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.86% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.86% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.86% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.86% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            14664179     26.57%     91.43% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4727174      8.57%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              55186428                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     922586                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.016718                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 138216     14.98%     14.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     14.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     14.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     14.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     14.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     14.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     14.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     14.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     14.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     14.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     14.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     14.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     14.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     14.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     14.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     14.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     14.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     14.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     14.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     14.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     14.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     14.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     14.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     14.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     14.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     14.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     14.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     14.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     14.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     14.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     14.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     14.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     14.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     14.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     14.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     14.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     14.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     14.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     14.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     14.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     14.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     14.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     14.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                686842     74.45%     89.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                97526     10.57%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              54469459                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         350712712                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     52327203                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        102793089                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  67225975                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 55186428                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            5885623                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       29680552                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            62623                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       3426029                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     20988095                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    239354673                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.230563                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.662368                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          204102897     85.27%     85.27% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           22512585      9.41%     94.68% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            8245219      3.44%     98.12% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2702797      1.13%     99.25% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1266891      0.53%     99.78% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             258166      0.11%     99.89% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             173314      0.07%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              65696      0.03%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              27108      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      239354673                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.229829                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads         12438776                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         2327867                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            20019913                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            8244542                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    220                       # number of misc regfile reads
system.cpu3.numCycles                       240120025                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  1767794397                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              161792347                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             27619023                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               3283418                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                19745814                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                934376                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 7066                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             98990430                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              78296181                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           49989720                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 40459134                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents              10366359                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               2376846                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             14950058                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                22370697                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        98990418                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         30474                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               849                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  7355392                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           838                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   306577251                       # The number of ROB reads
system.cpu3.rob.rob_writes                  151522758                       # The number of ROB writes
system.cpu3.timesIdled                          13864                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     10346669                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      20600055                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       347946                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        93759                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     55097263                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     32730762                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    110462048                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       32824521                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1003960727000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6390133                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      4113360                       # Transaction distribution
system.membus.trans_dist::CleanEvict          6139905                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1012                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            581                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3954928                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3954904                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6390133                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           135                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     30945091                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               30945091                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    925337408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               925337408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1440                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          10346789                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                10346789    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            10346789                       # Request fanout histogram
system.membus.respLayer1.occupancy        54770747250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         39999164252                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                251                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          126                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    7018677777.777778                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   39597591039.673485                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          122     96.83%     96.83% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.79%     97.62% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.79%     98.41% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2.5e+11-3e+11            1      0.79%     99.21% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::3e+11-3.5e+11            1      0.79%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        27000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 314734279000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            126                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   119607327000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 884353400000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1003960727000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      9003985                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         9003985                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      9003985                       # number of overall hits
system.cpu2.icache.overall_hits::total        9003985                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        38465                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         38465                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        38465                       # number of overall misses
system.cpu2.icache.overall_misses::total        38465                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1658389500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1658389500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1658389500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1658389500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      9042450                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      9042450                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      9042450                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      9042450                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.004254                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.004254                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.004254                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.004254                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 43114.246718                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 43114.246718                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 43114.246718                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 43114.246718                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          148                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    29.600000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        25362                       # number of writebacks
system.cpu2.icache.writebacks::total            25362                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst        13071                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total        13071                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst        13071                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total        13071                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        25394                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        25394                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        25394                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        25394                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1059117000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1059117000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1059117000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1059117000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.002808                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.002808                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.002808                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002808                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 41707.371820                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 41707.371820                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 41707.371820                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 41707.371820                       # average overall mshr miss latency
system.cpu2.icache.replacements                 25362                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      9003985                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        9003985                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        38465                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        38465                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1658389500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1658389500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      9042450                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      9042450                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.004254                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.004254                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 43114.246718                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 43114.246718                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst        13071                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total        13071                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        25394                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        25394                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1059117000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1059117000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.002808                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.002808                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 41707.371820                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 41707.371820                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1003960727000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.988371                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            8971323                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            25362                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           353.730897                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        362812000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.988371                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999637                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999637                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         18110294                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        18110294                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1003960727000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     13653346                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        13653346                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     13653346                       # number of overall hits
system.cpu2.dcache.overall_hits::total       13653346                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2517719                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2517719                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2517719                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2517719                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 330502145234                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 330502145234                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 330502145234                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 330502145234                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     16171065                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16171065                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     16171065                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16171065                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.155693                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.155693                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.155693                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.155693                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 131270.465542                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 131270.465542                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 131270.465542                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 131270.465542                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      2474641                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       381064                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            35841                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           4480                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    69.044976                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    85.058929                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       986799                       # number of writebacks
system.cpu2.dcache.writebacks::total           986799                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1938514                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1938514                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1938514                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1938514                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       579205                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       579205                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       579205                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       579205                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  69980800594                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  69980800594                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  69980800594                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  69980800594                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.035817                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.035817                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.035817                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.035817                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 120822.162436                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 120822.162436                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 120822.162436                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 120822.162436                       # average overall mshr miss latency
system.cpu2.dcache.replacements                986799                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     11048149                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       11048149                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1470304                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1470304                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 155503074000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 155503074000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     12518453                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     12518453                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.117451                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.117451                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 105762.532102                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 105762.532102                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1190148                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1190148                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       280156                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       280156                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  31369968500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  31369968500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.022379                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.022379                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 111973.216708                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 111973.216708                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2605197                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2605197                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1047415                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1047415                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 174999071234                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 174999071234                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      3652612                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3652612                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.286758                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.286758                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 167077.110060                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 167077.110060                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       748366                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       748366                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       299049                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       299049                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  38610832094                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  38610832094                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.081873                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.081873                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 129112.058873                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 129112.058873                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          344                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          344                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          192                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          192                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      5141000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5141000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          536                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          536                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.358209                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.358209                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 26776.041667                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 26776.041667                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          121                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          121                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           71                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           71                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       509000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       509000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.132463                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.132463                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  7169.014085                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7169.014085                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          205                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          205                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          166                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          166                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1008000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1008000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          371                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          371                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.447439                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.447439                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  6072.289157                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6072.289157                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          164                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          164                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       870000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       870000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.442049                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.442049                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  5304.878049                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5304.878049                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       463000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       463000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       437000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       437000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       400267                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         400267                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       419378                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       419378                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  44895621000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  44895621000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       819645                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       819645                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.511658                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.511658                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 107052.875926                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 107052.875926                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       419378                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       419378                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  44476243000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  44476243000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.511658                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.511658                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 106052.875926                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 106052.875926                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1003960727000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           28.427356                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           15052105                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           998382                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            15.076499                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        362823500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    28.427356                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.888355                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.888355                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         34981645                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        34981645                       # Number of data accesses
system.cpu3.numPwrStateTransitions                233                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          117                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    7551546012.820513                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   41061061031.316086                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          113     96.58%     96.58% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.85%     97.44% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.85%     98.29% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2.5e+11-3e+11            1      0.85%     99.15% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::3e+11-3.5e+11            1      0.85%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         7500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 314734095500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            117                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   120429843500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 883530883500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1003960727000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     13206492                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        13206492                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     13206492                       # number of overall hits
system.cpu3.icache.overall_hits::total       13206492                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        27515                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         27515                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        27515                       # number of overall misses
system.cpu3.icache.overall_misses::total        27515                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1077835500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1077835500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1077835500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1077835500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     13234007                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     13234007                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     13234007                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     13234007                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.002079                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002079                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.002079                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002079                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 39172.651281                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 39172.651281                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 39172.651281                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 39172.651281                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          536                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    76.571429                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        19288                       # number of writebacks
system.cpu3.icache.writebacks::total            19288                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         8195                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         8195                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         8195                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         8195                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        19320                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        19320                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        19320                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        19320                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    729516500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    729516500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    729516500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    729516500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.001460                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.001460                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.001460                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001460                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 37759.653209                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 37759.653209                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 37759.653209                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 37759.653209                       # average overall mshr miss latency
system.cpu3.icache.replacements                 19288                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     13206492                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       13206492                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        27515                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        27515                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1077835500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1077835500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     13234007                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     13234007                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.002079                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002079                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 39172.651281                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 39172.651281                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         8195                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         8195                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        19320                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        19320                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    729516500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    729516500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.001460                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.001460                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 37759.653209                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 37759.653209                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1003960727000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.988171                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           13155603                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            19288                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           682.061541                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        369904000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.988171                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999630                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999630                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         26487334                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        26487334                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1003960727000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     14144012                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        14144012                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     14144012                       # number of overall hits
system.cpu3.dcache.overall_hits::total       14144012                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2590145                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2590145                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2590145                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2590145                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 329951201110                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 329951201110                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 329951201110                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 329951201110                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     16734157                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16734157                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     16734157                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16734157                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.154782                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.154782                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.154782                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.154782                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 127387.154430                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 127387.154430                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 127387.154430                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 127387.154430                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      2630840                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       561734                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            39896                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           6610                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    65.942450                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    84.982451                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       998323                       # number of writebacks
system.cpu3.dcache.writebacks::total           998323                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      2002925                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2002925                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      2002925                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2002925                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       587220                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       587220                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       587220                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       587220                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  70040517647                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  70040517647                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  70040517647                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  70040517647                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.035091                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.035091                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.035091                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.035091                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 119274.748215                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 119274.748215                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 119274.748215                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 119274.748215                       # average overall mshr miss latency
system.cpu3.dcache.replacements                998323                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     11468682                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       11468682                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1529159                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1529159                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 155124249500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 155124249500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     12997841                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     12997841                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.117647                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.117647                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 101444.159502                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 101444.159502                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1245251                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1245251                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       283908                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       283908                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  31061084000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  31061084000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.021843                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.021843                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 109405.455288                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 109405.455288                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2675330                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2675330                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1060986                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1060986                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 174826951610                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 174826951610                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      3736316                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3736316                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.283966                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.283966                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 164777.811969                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 164777.811969                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       757674                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       757674                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       303312                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       303312                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  38979433647                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  38979433647                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.081179                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.081179                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 128512.665661                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 128512.665661                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          349                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          349                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          178                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          178                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      5029500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      5029500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          527                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          527                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.337761                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.337761                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 28255.617978                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 28255.617978                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          118                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          118                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           60                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           60                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       403500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       403500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.113852                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.113852                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data         6725                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6725                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          223                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          223                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          165                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          165                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1197000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1197000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          388                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          388                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.425258                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.425258                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7254.545455                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7254.545455                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          163                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          163                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1056000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1056000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.420103                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.420103                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6478.527607                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6478.527607                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       320500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       320500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       298500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       298500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       396607                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         396607                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       423031                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       423031                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  45102997000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  45102997000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       819638                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       819638                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.516119                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.516119                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 106618.656789                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 106618.656789                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       423031                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       423031                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  44679966000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  44679966000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.516119                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.516119                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 105618.656789                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 105618.656789                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1003960727000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           28.396057                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           15551141                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1010035                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            15.396636                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        369915500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    28.396057                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.887377                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.887377                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         36119484                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        36119484                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 30                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           15                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       912578200                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   2833287167.796450                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           15    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        36000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value  11083937000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             15                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   990272054000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  13688673000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1003960727000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    141908267                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       141908267                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    141908267                       # number of overall hits
system.cpu0.icache.overall_hits::total      141908267                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     28545270                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      28545270                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     28545270                       # number of overall misses
system.cpu0.icache.overall_misses::total     28545270                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 489084146495                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 489084146495                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 489084146495                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 489084146495                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    170453537                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    170453537                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    170453537                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    170453537                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.167467                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.167467                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.167467                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.167467                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 17133.631824                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 17133.631824                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 17133.631824                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 17133.631824                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2921                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               64                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    45.640625                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     26950316                       # number of writebacks
system.cpu0.icache.writebacks::total         26950316                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1594918                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1594918                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1594918                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1594918                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     26950352                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     26950352                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     26950352                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     26950352                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 447326880499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 447326880499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 447326880499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 447326880499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.158110                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.158110                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.158110                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.158110                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 16598.183226                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 16598.183226                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 16598.183226                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 16598.183226                       # average overall mshr miss latency
system.cpu0.icache.replacements              26950316                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    141908267                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      141908267                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     28545270                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     28545270                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 489084146495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 489084146495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    170453537                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    170453537                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.167467                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.167467                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 17133.631824                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 17133.631824                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1594918                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1594918                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     26950352                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     26950352                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 447326880499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 447326880499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.158110                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.158110                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 16598.183226                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 16598.183226                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1003960727000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.993471                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          168858392                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         26950319                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.265543                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.993471                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999796                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999796                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        367857425                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       367857425                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1003960727000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    335359966                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       335359966                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    335359966                       # number of overall hits
system.cpu0.dcache.overall_hits::total      335359966                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     44776015                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      44776015                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     44776015                       # number of overall misses
system.cpu0.dcache.overall_misses::total     44776015                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1461089712265                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1461089712265                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1461089712265                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1461089712265                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    380135981                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    380135981                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    380135981                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    380135981                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.117789                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.117789                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.117789                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.117789                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 32631.079659                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 32631.079659                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 32631.079659                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 32631.079659                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4481079                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       190199                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            95398                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2243                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    46.972463                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    84.796701                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     25214016                       # number of writebacks
system.cpu0.dcache.writebacks::total         25214016                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     19970338                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     19970338                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     19970338                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     19970338                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     24805677                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     24805677                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     24805677                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     24805677                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 666821430396                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 666821430396                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 666821430396                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 666821430396                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.065255                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.065255                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.065255                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.065255                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 26881.807354                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 26881.807354                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 26881.807354                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 26881.807354                       # average overall mshr miss latency
system.cpu0.dcache.replacements              25214016                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    236988206                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      236988206                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     33389861                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     33389861                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 955332842000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 955332842000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    270378067                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    270378067                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.123493                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.123493                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 28611.465079                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 28611.465079                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     11505703                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     11505703                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     21884158                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     21884158                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 551646436000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 551646436000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.080939                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.080939                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 25207.569604                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 25207.569604                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     98371760                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      98371760                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     11386154                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     11386154                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 505756870265                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 505756870265                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    109757914                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    109757914                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.103739                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.103739                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 44418.586844                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 44418.586844                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      8464635                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      8464635                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2921519                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2921519                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 115174994396                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 115174994396                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.026618                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.026618                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 39422.983180                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 39422.983180                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1649                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1649                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1387                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1387                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     12104500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     12104500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3036                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3036                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.456851                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.456851                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  8727.108868                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  8727.108868                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1354                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1354                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           33                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           33                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1606500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1606500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.010870                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.010870                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 48681.818182                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 48681.818182                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2669                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2669                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          270                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          270                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2185000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2185000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2939                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2939                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.091868                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.091868                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8092.592593                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8092.592593                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          266                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          266                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1920000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1920000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.090507                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.090507                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7218.045113                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7218.045113                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       401845                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         401845                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       418029                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       418029                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  45263098500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  45263098500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       819874                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       819874                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.509870                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.509870                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 108277.412572                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 108277.412572                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       418029                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       418029                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  44845069500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  44845069500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.509870                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.509870                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 107277.412572                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 107277.412572                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1003960727000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.955846                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          360989455                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         25223415                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            14.311680                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.955846                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998620                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998620                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        787147107                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       787147107                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1003960727000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            25092030                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            19547388                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               15427                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               58602                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               15836                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               56671                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               13098                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               57331                       # number of demand (read+write) hits
system.l2.demand_hits::total                 44856383                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           25092030                       # number of overall hits
system.l2.overall_hits::.cpu0.data           19547388                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              15427                       # number of overall hits
system.l2.overall_hits::.cpu1.data              58602                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              15836                       # number of overall hits
system.l2.overall_hits::.cpu2.data              56671                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              13098                       # number of overall hits
system.l2.overall_hits::.cpu3.data              57331                       # number of overall hits
system.l2.overall_hits::total                44856383                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           1858320                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           5666255                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              7802                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            932778                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              9558                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            930135                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              6222                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            940992                       # number of demand (read+write) misses
system.l2.demand_misses::total               10352062                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          1858320                       # number of overall misses
system.l2.overall_misses::.cpu0.data          5666255                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             7802                       # number of overall misses
system.l2.overall_misses::.cpu1.data           932778                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             9558                       # number of overall misses
system.l2.overall_misses::.cpu2.data           930135                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             6222                       # number of overall misses
system.l2.overall_misses::.cpu3.data           940992                       # number of overall misses
system.l2.overall_misses::total              10352062                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 140279211000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 434756747999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    695355000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 112493306000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    839709500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 111901816499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    552524000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 112175140500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     913693810498                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 140279211000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 434756747999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    695355000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 112493306000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    839709500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 111901816499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    552524000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 112175140500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    913693810498                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        26950350                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        25213643                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           23229                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          991380                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           25394                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          986806                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           19320                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          998323                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             55208445                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       26950350                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       25213643                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          23229                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         991380                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          25394                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         986806                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          19320                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         998323                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            55208445                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.068953                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.224730                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.335873                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.940888                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.376388                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.942571                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.322050                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.942573                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.187509                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.068953                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.224730                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.335873                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.940888                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.376388                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.942571                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.322050                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.942573                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.187509                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 75487.112553                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 76727.353075                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 89125.224301                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 120600.299321                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 87854.101276                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 120307.069940                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 88801.671488                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 119209.451834                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88262.011037                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 75487.112553                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 76727.353075                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 89125.224301                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 120600.299321                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 87854.101276                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 120307.069940                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 88801.671488                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 119209.451834                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88262.011037                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             4113361                       # number of writebacks
system.l2.writebacks::total                   4113361                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            224                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data           1096                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            579                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           1417                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            651                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           1431                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            484                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           1141                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                7023                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           224                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data          1096                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           579                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          1417                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           651                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          1431                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           484                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          1141                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               7023                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      1858096                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      5665159                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         7223                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       931361                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         8907                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       928704                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         5738                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       939851                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          10345039                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      1858096                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      5665159                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         7223                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       931361                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         8907                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       928704                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         5738                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       939851                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         10345039                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 121683752000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 378024396002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    582874000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 103075382502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    707209000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 102506302000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    462241000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 102689870501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 809732027005                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 121683752000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 378024396002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    582874000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 103075382502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    707209000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 102506302000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    462241000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 102689870501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 809732027005                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.068945                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.224686                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.310948                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.939459                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.350752                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.941121                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.296998                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.941430                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.187381                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.068945                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.224686                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.310948                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.939459                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.350752                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.941121                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.296998                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.941430                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.187381                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 65488.409641                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 66727.941087                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 80696.940330                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 110671.783016                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 79399.236556                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 110375.643908                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 80557.859881                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 109261.862254                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78272.496315                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 65488.409641                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 66727.941087                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 80696.940330                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 110671.783016                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 79399.236556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 110375.643908                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 80557.859881                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 109261.862254                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78272.496315                       # average overall mshr miss latency
system.l2.replacements                       43075262                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      7003265                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          7003265                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      7003265                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      7003265                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     48014988                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         48014988                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     48014988                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     48014988                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              36                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              36                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              30                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  105                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            96                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            11                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data             6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                123                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1658000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1658000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           99                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           46                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           47                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           36                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              228                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.969697                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.217391                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.234043                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.166667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.539474                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 17270.833333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 13479.674797                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           96                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           10                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           11                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data            6                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           123                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1926500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       208000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       223500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       123000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2481000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.969697                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.217391                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.234043                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.166667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.539474                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20067.708333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20800                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20318.181818                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20170.731707                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            43                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            18                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            24                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            11                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 96                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           24                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           17                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               53                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           67                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           23                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           31                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           28                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            149                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.358209                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.217391                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.225806                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.607143                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.355705                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           24                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           17                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           53                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       479000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        99500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       140000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       350500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1069000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.358209                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.217391                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.225806                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.607143                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.355705                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19958.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        19900                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20617.647059                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20169.811321                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1432747                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            24722                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            24197                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            24418                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1506084                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1897644                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         683734                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         682956                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         690571                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3954905                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 138197440499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  81942332000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  81470593999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  82050067000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  383660433498                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3330391                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       708456                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       707153                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       714989                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5460989                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.569796                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.965104                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.965783                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.965848                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.724210                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 72825.798990                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 119845.337514                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 119291.131492                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 118814.817014                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97008.760893                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data      1897644                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       683734                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       682956                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       690571                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3954905                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 119220999002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  75104991002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  74641033999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  75144356501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 344111380504                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.569796                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.965104                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.965783                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.965848                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.724210                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 62825.798201                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 109845.336055                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 109291.131492                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 108814.816291                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87008.760136                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      25092030                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         15427                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         15836                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         13098                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           25136391                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      1858320                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         7802                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         9558                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         6222                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          1881902                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 140279211000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    695355000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    839709500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    552524000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 142366799500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     26950350                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        23229                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        25394                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        19320                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       27018293                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.068953                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.335873                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.376388                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.322050                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.069653                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 75487.112553                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 89125.224301                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 87854.101276                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 88801.671488                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75650.485254                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          224                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          579                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          651                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          484                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1938                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      1858096                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         7223                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         8907                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         5738                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      1879964                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 121683752000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    582874000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    707209000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    462241000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 123436076000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.068945                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.310948                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.350752                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.296998                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.069581                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 65488.409641                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 80696.940330                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 79399.236556                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 80557.859881                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65658.744529                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     18114641                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        33880                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        32474                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        32913                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          18213908                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      3768611                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       249044                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       247179                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       250421                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         4515255                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 296559307500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  30550974000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  30431222500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  30125073500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 387666577500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     21883252                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       282924                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       279653                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       283334                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      22729163                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.172214                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.880251                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.883878                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.883837                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.198655                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 78691.939152                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 122672.997543                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 123114.109613                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 120297.712652                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85857.072856                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data         1096                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         1417                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         1431                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         1141                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         5085                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      3767515                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       247627                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       245748                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       249280                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      4510170                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 258803397000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  27970391500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  27865268001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  27545514000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 342184570501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.172164                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.875242                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.878760                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.879810                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.198431                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 68693.395249                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 112953.722736                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 113389.602361                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 110500.296855                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75869.550483                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            7                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 7                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           43                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           32                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           24                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           36                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             135                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           50                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           32                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           24                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           36                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           142                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.860000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.950704                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           43                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           32                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           24                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           36                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          135                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       849500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       638000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       484000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       710500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2682000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.860000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.950704                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19755.813953                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19937.500000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20166.666667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 19736.111111                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19866.666667                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1003960727000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999893                       # Cycle average of tags in use
system.l2.tags.total_refs                   110219816                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  43075269                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.558773                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      33.552709                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.917943                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       26.276916                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.021603                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.998225                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.025273                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.998855                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.017645                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.190724                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.524261                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.014343                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.410577                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000338                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.015597                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000395                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.015607                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000276                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.018605                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 483984201                       # Number of tag accesses
system.l2.tags.data_accesses                483984201                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1003960727000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     118918080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     362570112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        462272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      59607104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        570048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      59437056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        367232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      60150464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          662082368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    118918080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       462272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       570048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       367232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     120317632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    263255040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       263255040                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        1858095                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        5665158                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           7223                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         931361                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           8907                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         928704                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           5738                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         939851                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            10345037                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      4113360                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            4113360                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        118448936                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        361139736                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           460448                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         59371948                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           567799                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         59202571                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           365783                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         59913164                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             659470386                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    118448936                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       460448                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       567799                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       365783                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        119842967                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      262216472                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            262216472                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      262216472                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       118448936                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       361139736                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          460448                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        59371948                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          567799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        59202571                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          365783                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        59913164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            921686858                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2995310.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   1858095.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   4532832.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      7223.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    926643.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      8907.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    923787.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      5738.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    933383.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.015860909750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       185618                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       185618                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            19793903                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2821646                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    10345037                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4113360                       # Number of write requests accepted
system.mem_ctrls.readBursts                  10345037                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4113360                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1148429                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               1118050                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            222874                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            220952                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            416654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            379684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           2407605                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1849848                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            280652                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            281137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1230803                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            243944                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           245734                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           267866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           258858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           223511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           210906                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           455580                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            165589                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            167135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            177656                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            189188                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            186756                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            188212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            218958                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            226132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            197766                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            190487                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           185831                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           209898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           193239                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           171391                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           158708                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           168339                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.31                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.90                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 220861531750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                45983040000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            393297931750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     24015.54                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                42765.54                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  5918109                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1610450                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 64.35                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.77                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              10345037                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4113360                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6001055                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1369630                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  859520                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  460878                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  129491                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   75134                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   72472                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   75263                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   63369                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   49358                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  22911                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   8996                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   2699                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2219                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1964                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1646                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   9615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  10824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  24972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  57110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 115358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 172980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 197749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 203920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 206638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 210754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 214737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 216485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 208437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 202362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 201682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 193924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 192282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 202664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  14331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   6473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   6222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   8167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   8858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   8917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   8627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   8333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   8079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   7856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   7671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   7701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   8350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   9822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      2                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      4663324                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    167.322763                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   101.804907                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   239.580175                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3200638     68.63%     68.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       755019     16.19%     84.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       149047      3.20%     88.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       117999      2.53%     90.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        80014      1.72%     92.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        45079      0.97%     93.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        43898      0.94%     94.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       118411      2.54%     96.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       153219      3.29%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      4663324                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       185618                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      49.545475                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.077060                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    280.697088                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       185617    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::102400-106495            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        185618                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       185618                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.136824                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.127800                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.566279                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           174283     93.89%     93.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              947      0.51%     94.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7501      4.04%     98.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2303      1.24%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              439      0.24%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               99      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               37      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        185618                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              588582912                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                73499456                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               191698240                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               662082368                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            263255040                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       586.26                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       190.94                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    659.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    262.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.07                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.58                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.49                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1003960618000                       # Total gap between requests
system.mem_ctrls.avgGap                      69437.89                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    118918080                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    290101248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       462272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     59305152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       570048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     59122368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       367232                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     59736512                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    191698240                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 118448936.100664824247                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 288956769.122702956200                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 460448.290025591850                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 59071187.154116638005                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 567799.102763110423                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 58889124.255554676056                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 365783.232474989083                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 59500845.395120725036                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 190941970.980105876923                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      1858095                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      5665158                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         7223                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       931361                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         8907                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       928704                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         5738                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       939851                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4113360                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  45424725000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 156122425250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    278178500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  64029808750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    331211500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  63572425500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    220255750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  63318901500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 24826201787250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     24446.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     27558.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38512.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     68748.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     37185.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     68452.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     38385.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     67371.21                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6035504.26                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    61.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          15950738580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           8477995845                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         22399622280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7702939980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     79251681600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     436269240810                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      18136295520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       588188514615                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        585.868051                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  43148930000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  33524400000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 927287397000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          17345466180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           9219318735                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         43264158840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         7932447720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     79251681600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     450989954220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       5739905280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       613742932575                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        611.321654                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10921285000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  33524400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 959515042000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                261                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          131                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6750731725.190840                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   38851781860.571388                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          127     96.95%     96.95% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.76%     97.71% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.76%     98.47% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      0.76%     99.24% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3e+11-3.5e+11            1      0.76%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        10500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 314734261500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            131                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   119614871000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 884345856000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1003960727000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     12916496                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12916496                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     12916496                       # number of overall hits
system.cpu1.icache.overall_hits::total       12916496                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        32108                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         32108                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        32108                       # number of overall misses
system.cpu1.icache.overall_misses::total        32108                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1314832000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1314832000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1314832000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1314832000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     12948604                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12948604                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     12948604                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12948604                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002480                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002480                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002480                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002480                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 40950.292762                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 40950.292762                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 40950.292762                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 40950.292762                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          458                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets           81                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   152.666667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets           81                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        23197                       # number of writebacks
system.cpu1.icache.writebacks::total            23197                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         8879                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         8879                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         8879                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         8879                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        23229                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        23229                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        23229                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        23229                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    906523000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    906523000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    906523000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    906523000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001794                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001794                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001794                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001794                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 39025.485385                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 39025.485385                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 39025.485385                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 39025.485385                       # average overall mshr miss latency
system.cpu1.icache.replacements                 23197                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     12916496                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12916496                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        32108                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        32108                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1314832000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1314832000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     12948604                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12948604                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002480                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002480                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 40950.292762                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 40950.292762                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         8879                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         8879                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        23229                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        23229                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    906523000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    906523000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001794                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001794                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 39025.485385                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 39025.485385                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1003960727000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.988567                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           12843192                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            23197                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           553.657456                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        355539500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.988567                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999643                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999643                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         25920437                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        25920437                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1003960727000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     13700939                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        13700939                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     13700939                       # number of overall hits
system.cpu1.dcache.overall_hits::total       13700939                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2530164                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2530164                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2530164                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2530164                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 333577598238                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 333577598238                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 333577598238                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 333577598238                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     16231103                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16231103                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     16231103                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16231103                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.155884                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.155884                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.155884                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.155884                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 131840.306888                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 131840.306888                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 131840.306888                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 131840.306888                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2568852                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       268822                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            39317                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3225                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    65.336928                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    83.355659                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       990876                       # number of writebacks
system.cpu1.dcache.writebacks::total           990876                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1946315                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1946315                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1946315                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1946315                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       583849                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       583849                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       583849                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       583849                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  70427867420                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  70427867420                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  70427867420                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  70427867420                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.035971                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.035971                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.035971                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.035971                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 120626.852868                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 120626.852868                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 120626.852868                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 120626.852868                       # average overall mshr miss latency
system.cpu1.dcache.replacements                990876                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     11089386                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11089386                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1477497                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1477497                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 155540228500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 155540228500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     12566883                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     12566883                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.117571                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.117571                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 105272.788033                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 105272.788033                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1194037                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1194037                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       283460                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       283460                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  31510912000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  31510912000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.022556                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.022556                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 111165.286107                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 111165.286107                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2611553                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2611553                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1052667                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1052667                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 178037369738                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 178037369738                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3664220                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3664220                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.287283                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.287283                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 169129.810033                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 169129.810033                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       752278                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       752278                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       300389                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       300389                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  38916955420                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  38916955420                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.081979                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.081979                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 129555.194831                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 129555.194831                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          330                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          330                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          207                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          207                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5706500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5706500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          537                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          537                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.385475                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.385475                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 27567.632850                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 27567.632850                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          120                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          120                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           87                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           87                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       688000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       688000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.162011                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.162011                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  7908.045977                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7908.045977                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          195                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          195                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          165                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          165                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       865500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       865500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          360                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          360                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.458333                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.458333                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5245.454545                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5245.454545                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          161                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          161                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       732500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       732500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.447222                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.447222                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4549.689441                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4549.689441                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       533500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       533500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       505500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       505500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       401475                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         401475                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       418182                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       418182                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  45066288500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  45066288500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       819657                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       819657                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.510191                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.510191                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 107767.164775                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 107767.164775                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       418182                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       418182                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  44648106500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  44648106500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.510191                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.510191                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 106767.164775                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 106767.164775                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1003960727000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.241944                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           15104579                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1001852                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            15.076657                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        355551000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.241944                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.913811                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.913811                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         35105195                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        35105195                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1003960727000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          49749813                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11116626                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     48204886                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        38961901                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1116                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           677                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1793                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           77                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           77                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5502063                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5502063                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      27018295                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     22731521                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          142                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          142                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     80851017                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     75651874                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        69655                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2984636                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        76150                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      2972529                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        57928                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3007216                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             165671005                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3449642560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   3227369792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2971264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    126863872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      3248384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    126310400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2470912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    127784896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7066662080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        43120189                       # Total snoops (count)
system.tol2bus.snoopTraffic                 266039808                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         98329158                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.341582                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.493181                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               65267686     66.38%     66.38% # Request fanout histogram
system.tol2bus.snoop_fanout::1               32812832     33.37%     99.75% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  58222      0.06%     99.81% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 113944      0.12%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  65984      0.07%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::5                  10490      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           98329158                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       110439185479                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1498926096                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          38427687                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1516207966                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          29232379                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       37837936311                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       40498230266                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1504128061                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          35148765                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1544403817000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 135315                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740532                       # Number of bytes of host memory used
host_op_rate                                   135610                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 11118.37                       # Real time elapsed on the host
host_tick_rate                               48608129                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1504479336                       # Number of instructions simulated
sim_ops                                    1507765492                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.540443                       # Number of seconds simulated
sim_ticks                                540443090000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.924055                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               72579117                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            72634279                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          3470823                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        107088149                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits              7613                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          12860                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            5247                       # Number of indirect misses.
system.cpu0.branchPred.lookups              107760741                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         2105                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          1036                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3468195                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  46229326                       # Number of branches committed
system.cpu0.commit.bw_lim_events              8163340                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           4438                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      157692184                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           191924889                       # Number of instructions committed
system.cpu0.commit.committedOps             191925700                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1048430885                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.183060                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.027246                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    999561080     95.34%     95.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     12465368      1.19%     96.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     13602691      1.30%     97.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2161580      0.21%     98.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1529867      0.15%     98.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       756199      0.07%     98.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       772293      0.07%     98.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      9418467      0.90%     99.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      8163340      0.78%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1048430885                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       315                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               13995                       # Number of function calls committed.
system.cpu0.commit.int_insts                191315246                       # Number of committed integer instructions.
system.cpu0.commit.loads                     57180394                       # Number of loads committed
system.cpu0.commit.membars                       1273                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         1324      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       134005525     69.82%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           1123      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             300      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            34      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           103      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           51      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       57181374     29.79%     99.62% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        735739      0.38%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           56      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           38      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        191925700                       # Class of committed instruction
system.cpu0.commit.refs                      57917207                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  191924889                       # Number of Instructions Simulated
system.cpu0.committedOps                    191925700                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              5.587946                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        5.587946                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            893424191                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 2733                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            62484299                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             369365767                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                38768822                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                116753322                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3469082                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 7473                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             18204671                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  107760741                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 70372439                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    994752895                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               676592                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           32                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     431804953                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  69                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                6943420                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.100479                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          72395382                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          72586730                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.402628                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1070620088                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.403324                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.788754                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               784928734     73.32%     73.32% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               177658580     16.59%     89.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                86871700      8.11%     98.02% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 6291442      0.59%     98.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                13844868      1.29%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                    4441      0.00%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1016535      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     586      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3202      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1070620088                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      310                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     213                       # number of floating regfile writes
system.cpu0.idleCycles                        1845892                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3558220                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                59463783                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.395219                       # Inst execution rate
system.cpu0.iew.exec_refs                   237260611                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                    752220                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              256356013                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             99787825                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              3441                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1309170                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1144674                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          348432362                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            236508391                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2353399                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            423859201                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2323200                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            428615377                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3469082                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            432992760                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     16666115                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          104517                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          818                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          176                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           59                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     42607431                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       407861                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           176                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1614206                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1944014                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                238570226                       # num instructions consuming a value
system.cpu0.iew.wb_count                    259302349                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.704152                       # average fanout of values written-back
system.cpu0.iew.wb_producers                167989774                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.241781                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     260225891                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               515544866                       # number of integer regfile reads
system.cpu0.int_regfile_writes              200019531                       # number of integer regfile writes
system.cpu0.ipc                              0.178957                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.178957                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             2053      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            187698275     44.04%     44.04% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                1406      0.00%     44.04% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  322      0.00%     44.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     44.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 34      0.00%     44.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                105      0.00%     44.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     44.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     44.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 18      0.00%     44.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                52      0.00%     44.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     44.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     44.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     44.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     44.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     44.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     44.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     44.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     44.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     44.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     44.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     44.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     44.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     44.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     44.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     44.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     44.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     44.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     44.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     44.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     44.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     44.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     44.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     44.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     44.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     44.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     44.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     44.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     44.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     44.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     44.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     44.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     44.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     44.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     44.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     44.04% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           237681417     55.77%     99.81% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             828806      0.19%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             57      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            38      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             426212599                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    320                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                640                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          319                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               353                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   30615584                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.071832                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1197892      3.91%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     9      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      1      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      3.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              29415729     96.08%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 1953      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             456825810                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1958568383                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    259302030                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        504938843                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 348427545                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                426212599                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               4817                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      156506665                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          4908152                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           379                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    127483190                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1070620088                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.398099                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.103428                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          891457491     83.27%     83.27% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           79760422      7.45%     90.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           33870863      3.16%     93.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           15525113      1.45%     95.33% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           28060012      2.62%     97.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           15349507      1.43%     99.38% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            3872140      0.36%     99.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1881631      0.18%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             842909      0.08%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1070620088                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.397414                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          2092371                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          431542                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            99787825                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1144674                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1053                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   221                       # number of misc regfile writes
system.cpu0.numCycles                      1072465980                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     8420200                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              730281968                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            144967953                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              27352175                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                47001775                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             149998048                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              1167312                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            494296134                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             358739569                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          268698250                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                122918206                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                838982                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3469082                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            166825738                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               123730305                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              326                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       494295808                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        123319                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2436                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                107167205                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2409                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1389876303                       # The number of ROB reads
system.cpu0.rob.rob_writes                  721445894                       # The number of ROB writes
system.cpu0.timesIdled                          19546                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  729                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.945082                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               56597246                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            56628345                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2882457                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         81163072                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              4099                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups           7447                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3348                       # Number of indirect misses.
system.cpu1.branchPred.lookups               81906898                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          437                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           869                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2881264                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  34036363                       # Number of branches committed
system.cpu1.commit.bw_lim_events              6422263                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls           4188                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      120897960                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           141409901                       # Number of instructions committed
system.cpu1.commit.committedOps             141411187                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    800426558                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.176670                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.011528                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    764488577     95.51%     95.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9159322      1.14%     96.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     10004257      1.25%     97.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1540451      0.19%     98.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1297362      0.16%     98.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       520615      0.07%     98.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       504606      0.06%     98.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      6489105      0.81%     99.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      6422263      0.80%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    800426558                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                5931                       # Number of function calls committed.
system.cpu1.commit.int_insts                140801489                       # Number of committed integer instructions.
system.cpu1.commit.loads                     41904989                       # Number of loads committed
system.cpu1.commit.membars                       1840                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         1840      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        98872014     69.92%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            112      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             224      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       41905858     29.63%     99.55% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        631139      0.45%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        141411187                       # Class of committed instruction
system.cpu1.commit.refs                      42536997                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  141409901                       # Number of Instructions Simulated
system.cpu1.committedOps                    141411187                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.784861                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.784861                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            680195015                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 1252                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            48081274                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             278987228                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                30121752                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 91324868                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2881935                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 3063                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             13229133                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   81906898                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 53911833                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    759644269                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               623025                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     328818695                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5766256                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.100126                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          55225294                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          56601345                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.401961                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         817752703                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.402105                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.785627                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               599638441     73.33%     73.33% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               135744747     16.60%     89.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                65892394      8.06%     97.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6716935      0.82%     98.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 8707783      1.06%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                    4432      0.00%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1047334      0.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      54      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     583      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           817752703                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         283910                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2961445                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                44613380                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.380320                       # Inst execution rate
system.cpu1.iew.exec_refs                   170916549                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    653138                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              194587496                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             74871120                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              2835                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1283946                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1028930                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          261183768                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            170263411                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2061520                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            311115485                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1703397                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            328719240                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2881935                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            331838847                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     11957677                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           63105                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          764                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          170                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     32966131                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       396922                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           170                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1220341                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1741104                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                179516784                       # num instructions consuming a value
system.cpu1.iew.wb_count                    194159842                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.701690                       # average fanout of values written-back
system.cpu1.iew.wb_producers                125965161                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.237349                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     194940186                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               380005829                       # number of integer regfile reads
system.cpu1.int_regfile_writes              149677942                       # number of integer regfile writes
system.cpu1.ipc                              0.172865                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.172865                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             2336      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            141099938     45.05%     45.06% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 404      0.00%     45.06% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  224      0.00%     45.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     45.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     45.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     45.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     45.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     45.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     45.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     45.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     45.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     45.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     45.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     45.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     45.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     45.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     45.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     45.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     45.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     45.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     45.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     45.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     45.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     45.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     45.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     45.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     45.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     45.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     45.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     45.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     45.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     45.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     45.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     45.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     45.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     45.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     45.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     45.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     45.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     45.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     45.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     45.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     45.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     45.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     45.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     45.06% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           171369971     54.72%     99.78% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             704132      0.22%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             313177005                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                   21687844                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.069251                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 950000      4.38%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%      4.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead              20737818     95.62%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   26      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             334862513                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1469682266                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    194159842                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        380956510                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 261179000                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                313177005                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               4768                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      119772581                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          3887709                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           580                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     95654739                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    817752703                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.382973                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.085703                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          685774179     83.86%     83.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           59006814      7.22%     91.08% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           25047187      3.06%     94.14% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           11626436      1.42%     95.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           20352330      2.49%     98.05% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           10731645      1.31%     99.36% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            3079380      0.38%     99.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            1425172      0.17%     99.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             709560      0.09%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      817752703                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.382840                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          1817696                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          445632                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            74871120                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1028930                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    496                       # number of misc regfile reads
system.cpu1.numCycles                       818036613                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   262734235                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              555861037                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            106745847                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              20102384                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                36469699                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             114942125                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               858957                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            372009373                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             269890520                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          202140266                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 95297021                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                803289                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2881935                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            127177104                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                95394419                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       372009373                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         65907                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              2134                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 76881548                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          2089                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  1056311050                       # The number of ROB reads
system.cpu1.rob.rob_writes                  541961690                       # The number of ROB writes
system.cpu1.timesIdled                           4059                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.961395                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               39406893                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            39422112                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          2348774                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         56638703                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits              3980                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups           7461                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            3481                       # Number of indirect misses.
system.cpu2.branchPred.lookups               57412894                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted          470                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                           783                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          2347499                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  22654005                       # Number of branches committed
system.cpu2.commit.bw_lim_events              4647279                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls           3982                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       86768238                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            94515972                       # Number of instructions committed
system.cpu2.commit.committedOps              94517195                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    547537737                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.172622                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.000567                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    523201088     95.56%     95.56% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      6602631      1.21%     96.76% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      6567823      1.20%     97.96% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1107440      0.20%     98.16% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       861242      0.16%     98.32% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       351860      0.06%     98.38% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       314520      0.06%     98.44% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7      3883854      0.71%     99.15% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      4647279      0.85%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    547537737                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                5830                       # Number of function calls committed.
system.cpu2.commit.int_insts                 93907605                       # Number of committed integer instructions.
system.cpu2.commit.loads                     27491665                       # Number of loads committed
system.cpu2.commit.membars                       1757                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass         1757      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        66419172     70.27%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            112      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             224      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       27492448     29.09%     99.36% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        603482      0.64%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         94517195                       # Class of committed instruction
system.cpu2.commit.refs                      28095930                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   94515972                       # Number of Instructions Simulated
system.cpu2.committedOps                     94517195                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              5.931937                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        5.931937                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            459639840                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                 1331                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            32721764                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             194821764                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                22369060                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 67409465                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               2348239                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                 3672                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              8583391                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   57412894                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 38086309                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    518883740                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               574563                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                     233357589                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                4699028                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.102402                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          39116724                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          39410873                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.416217                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         560349995                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.416456                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.804355                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               406430795     72.53%     72.53% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                95735331     17.08%     89.62% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                46081432      8.22%     97.84% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 5164189      0.92%     98.76% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 5827261      1.04%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                    5913      0.00%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 1104385      0.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      61      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     628      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           560349995                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                         312776                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             2420759                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                30144810                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.361052                       # Inst execution rate
system.cpu2.iew.exec_refs                   106882239                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    629608                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              141032977                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             51336297                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts              2549                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1225239                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts              983293                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          180357983                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts            106252631                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1782866                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts            202428272                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents               1191716                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents            213704454                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               2348239                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles            215823903                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked      7459322                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           45008                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses          624                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          259                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads     23844632                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       379028                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           259                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       955804                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1464955                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                121868714                       # num instructions consuming a value
system.cpu2.iew.wb_count                    131405468                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.694697                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 84661874                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.234375                       # insts written-back per cycle
system.cpu2.iew.wb_sent                     131996125                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               248814712                       # number of integer regfile reads
system.cpu2.int_regfile_writes              101225988                       # number of integer regfile writes
system.cpu2.ipc                              0.168579                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.168579                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass             2230      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             96259795     47.14%     47.14% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 478      0.00%     47.14% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  224      0.00%     47.14% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     47.14% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     47.14% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     47.14% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     47.14% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     47.14% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     47.14% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     47.14% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     47.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     47.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     47.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     47.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     47.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     47.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     47.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     47.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     47.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     47.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     47.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     47.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     47.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     47.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     47.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     47.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     47.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     47.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     47.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     47.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     47.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     47.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     47.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     47.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     47.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     47.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     47.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     47.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     47.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     47.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     47.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     47.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     47.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     47.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     47.14% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead           107274113     52.53%     99.67% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             674298      0.33%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             204211138                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                   12949959                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.063415                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 618968      4.78%      4.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%      4.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%      4.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%      4.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%      4.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%      4.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%      4.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%      4.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%      4.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%      4.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%      4.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%      4.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%      4.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%      4.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%      4.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%      4.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%      4.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%      4.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%      4.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%      4.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%      4.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%      4.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%      4.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%      4.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%      4.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%      4.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%      4.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%      4.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%      4.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%      4.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%      4.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%      4.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%      4.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%      4.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%      4.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%      4.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%      4.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%      4.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%      4.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%      4.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%      4.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%      4.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%      4.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%      4.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%      4.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead              12330958     95.22%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   33      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             217158867                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         984489196                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses    131405468                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        266199022                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                 180353597                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                204211138                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded               4386                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       85840788                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued          2766966                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           404                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     69305498                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    560349995                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.364435                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.053885                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          472498344     84.32%     84.32% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           40352419      7.20%     91.52% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           16737781      2.99%     94.51% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            7913310      1.41%     95.92% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4           12940063      2.31%     98.23% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5            6454019      1.15%     99.38% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            2053452      0.37%     99.75% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             912688      0.16%     99.91% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             487919      0.09%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      560349995                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.364232                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          1469178                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          442305                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            51336297                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             983293                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    473                       # number of misc regfile reads
system.cpu2.numCycles                       560662771                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   520108046                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              379047782                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             71261857                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents              13236857                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                26872360                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents              74055063                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               699288                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            257999328                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             187540422                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands          140815220                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 69361116                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                792335                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               2348239                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             82662741                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                69553363                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups       257999328                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         57757                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts              2009                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 48606623                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts          1974                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   724173200                       # The number of ROB reads
system.cpu2.rob.rob_writes                  375399418                       # The number of ROB writes
system.cpu2.timesIdled                           3897                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.901894                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               25129633                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            25154311                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1854869                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         36047119                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits              4353                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          10404                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            6051                       # Number of indirect misses.
system.cpu3.branchPred.lookups               36835040                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted          453                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                           803                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1853595                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  13913418                       # Number of branches committed
system.cpu3.commit.bw_lim_events              3106107                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls           4052                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       58054325                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            58112827                       # Number of instructions committed
system.cpu3.commit.committedOps              58114055                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    328813963                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.176738                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.008329                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    313361527     95.30%     95.30% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      4623956      1.41%     96.71% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      3993409      1.21%     97.92% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       791617      0.24%     98.16% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       561510      0.17%     98.33% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       218519      0.07%     98.40% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       160287      0.05%     98.45% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7      1997031      0.61%     99.06% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      3106107      0.94%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    328813963                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                5918                       # Number of function calls committed.
system.cpu3.commit.int_insts                 57504640                       # Number of committed integer instructions.
system.cpu3.commit.loads                     16280428                       # Number of loads committed
system.cpu3.commit.membars                       1742                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass         1742      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        41250025     70.98%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            112      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             224      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       16281231     28.02%     99.00% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        580721      1.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         58114055                       # Class of committed instruction
system.cpu3.commit.refs                      16861952                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   58112827                       # Number of Instructions Simulated
system.cpu3.committedOps                     58114055                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              5.817126                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        5.817126                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            267770399                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                 1338                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            20570169                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts             126218134                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                16021618                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 47104272                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1854388                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                 3682                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              4987373                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   36835040                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 24798604                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    310306238                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               515146                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                     152133641                       # Number of instructions fetch has processed
system.cpu3.fetch.SquashCycles                3711324                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.108963                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          25576150                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          25133986                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.450033                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         337738050                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.450459                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.843825                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               239033276     70.77%     70.77% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                60638362     17.95%     88.73% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                29185553      8.64%     97.37% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 4500921      1.33%     98.70% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 3323073      0.98%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   10034      0.00%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                 1046051      0.31%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                     134      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     646      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           337738050                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                         311566                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1967056                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                19065792                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.356348                       # Inst execution rate
system.cpu3.iew.exec_refs                    59332511                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    608267                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               89369232                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             32281400                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts              2646                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1225199                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              955778                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts          115563811                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             58724244                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1576312                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts            120463193                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                706515                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents            115419912                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1854388                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles            116647889                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked      3892911                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           31054                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses          499                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          274                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads     16000972                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       374254                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           274                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       821433                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       1145623                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 74583668                       # num instructions consuming a value
system.cpu3.iew.wb_count                     82878638                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.704292                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 52528715                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.245167                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      83348731                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads               149312083                       # number of integer regfile reads
system.cpu3.int_regfile_writes               63679197                       # number of integer regfile writes
system.cpu3.ipc                              0.171906                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.171906                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass             2255      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             61741969     50.59%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 650      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  224      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     50.59% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            59644798     48.87%     99.47% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             649609      0.53%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             122039505                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    6711552                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.054995                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 351247      5.23%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%      5.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead               6360270     94.77%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   35      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             128748802                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         590183321                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     82878638                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        173013833                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                 115559294                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                122039505                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded               4517                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       57449756                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued          1654709                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           465                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     45698125                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    337738050                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.361344                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.030111                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          282918603     83.77%     83.77% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           26272326      7.78%     91.55% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           11098681      3.29%     94.83% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            4778686      1.41%     96.25% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            7238894      2.14%     98.39% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5            3426497      1.01%     99.41% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            1190330      0.35%     99.76% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             508546      0.15%     99.91% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             305487      0.09%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      337738050                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.361011                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          1650133                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          437709                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            32281400                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             955778                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    513                       # number of misc regfile reads
system.cpu3.numCycles                       338049616                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   742720931                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              221917358                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             43622164                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               7453271                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                18932639                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents              41476806                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               593380                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            166032789                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts             121217314                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           91201678                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 47806811                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                830319                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1854388                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             47149219                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                47579514                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups       166032789                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         77635                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts              2066                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 26743755                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts          2027                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   441873181                       # The number of ROB reads
system.cpu3.rob.rob_writes                  241278670                       # The number of ROB writes
system.cpu3.timesIdled                           3977                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     45568782                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      88878342                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      3969055                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      2289077                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     47960100                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     41401056                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     97408928                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       43690133                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 540443090000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           45480074                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       796016                       # Transaction distribution
system.membus.trans_dist::WritebackClean            3                       # Transaction distribution
system.membus.trans_dist::CleanEvict         42522555                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            21929                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1585                       # Transaction distribution
system.membus.trans_dist::ReadExReq             56179                       # Transaction distribution
system.membus.trans_dist::ReadExResp            56052                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      45480075                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    134414468                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              134414468                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   2965257280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2965257280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             7860                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          45559768                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                45559768    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            45559768                       # Request fanout histogram
system.membus.respLayer1.occupancy       238246293994                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             44.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        108748264029                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              20.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                574                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          288                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    903166138.888889                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   2051385730.390249                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          288    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        15000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value   6958102000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            288                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   280331242000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 260111848000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 540443090000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     38081740                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        38081740                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     38081740                       # number of overall hits
system.cpu2.icache.overall_hits::total       38081740                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         4569                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          4569                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         4569                       # number of overall misses
system.cpu2.icache.overall_misses::total         4569                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    285255000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    285255000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    285255000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    285255000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     38086309                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     38086309                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     38086309                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     38086309                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000120                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000120                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000120                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000120                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 62432.698621                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 62432.698621                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 62432.698621                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 62432.698621                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          134                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    26.800000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         4005                       # number of writebacks
system.cpu2.icache.writebacks::total             4005                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          564                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          564                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          564                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          564                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         4005                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         4005                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         4005                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         4005                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    256446500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    256446500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    256446500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    256446500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000105                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000105                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000105                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000105                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 64031.585518                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 64031.585518                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 64031.585518                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 64031.585518                       # average overall mshr miss latency
system.cpu2.icache.replacements                  4005                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     38081740                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       38081740                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         4569                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         4569                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    285255000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    285255000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     38086309                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     38086309                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000120                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000120                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 62432.698621                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 62432.698621                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          564                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          564                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         4005                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         4005                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    256446500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    256446500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000105                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000105                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 64031.585518                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 64031.585518                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 540443090000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           38143801                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             4037                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          9448.551152                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           13                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         76176623                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        76176623                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 540443090000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     26125433                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        26125433                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     26125433                       # number of overall hits
system.cpu2.dcache.overall_hits::total       26125433                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data     13536578                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      13536578                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data     13536578                       # number of overall misses
system.cpu2.dcache.overall_misses::total     13536578                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 1229661449409                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 1229661449409                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 1229661449409                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 1229661449409                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     39662011                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     39662011                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     39662011                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     39662011                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.341298                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.341298                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.341298                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.341298                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 90839.904251                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 90839.904251                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 90839.904251                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 90839.904251                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs    410731395                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets         4332                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs          7595695                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             99                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    54.074235                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    43.757576                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      9214843                       # number of writebacks
system.cpu2.dcache.writebacks::total          9214843                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      4308384                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      4308384                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      4308384                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      4308384                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      9228194                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      9228194                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      9228194                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      9228194                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 971463677412                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 971463677412                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 971463677412                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 971463677412                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.232671                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.232671                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.232671                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.232671                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 105271.267315                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 105271.267315                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 105271.267315                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 105271.267315                       # average overall mshr miss latency
system.cpu2.dcache.replacements               9214817                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     25727182                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       25727182                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data     13332316                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     13332316                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 1210432984500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 1210432984500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     39059498                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     39059498                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.341334                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.341334                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 90789.401069                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 90789.401069                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      4124715                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      4124715                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      9207601                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      9207601                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 969604882000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 969604882000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.235733                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.235733                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 105304.832605                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 105304.832605                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       398251                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        398251                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       204262                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       204262                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  19228464909                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  19228464909                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       602513                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       602513                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.339017                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.339017                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 94136.280409                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 94136.280409                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       183669                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       183669                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        20593                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        20593                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   1858795412                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1858795412                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.034179                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.034179                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 90263.459039                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 90263.459039                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          912                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          912                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          372                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          372                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     13155500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     13155500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data         1284                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1284                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.289720                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.289720                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 35364.247312                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 35364.247312                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          171                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          171                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          201                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          201                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      1445000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      1445000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.156542                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.156542                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  7189.054726                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7189.054726                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          488                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          488                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          450                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          450                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      2897500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      2897500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          938                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          938                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.479744                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.479744                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  6438.888889                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6438.888889                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          446                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          446                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      2496500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      2496500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.475480                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.475480                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  5597.533632                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5597.533632                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       763000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       763000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       718000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       718000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          254                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            254                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data          529                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total          529                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data      2537500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total      2537500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data          783                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total          783                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.675607                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.675607                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data  4796.786389                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total  4796.786389                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data          529                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total          529                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data      2008500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total      2008500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.675607                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.675607                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data  3796.786389                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total  3796.786389                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 540443090000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           29.379522                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           35360670                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          9222707                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             3.834088                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    29.379522                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.918110                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.918110                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         88552710                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        88552710                       # Number of data accesses
system.cpu3.numPwrStateTransitions                600                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          301                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    1233948279.069767                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   2897884572.371733                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          301    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        12500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value   9996840500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            301                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   169024658000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 371418432000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 540443090000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     24793955                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        24793955                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     24793955                       # number of overall hits
system.cpu3.icache.overall_hits::total       24793955                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         4649                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          4649                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         4649                       # number of overall misses
system.cpu3.icache.overall_misses::total         4649                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    292189500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    292189500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    292189500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    292189500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     24798604                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     24798604                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     24798604                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     24798604                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000187                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000187                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000187                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000187                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 62849.967735                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 62849.967735                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 62849.967735                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 62849.967735                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          139                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    34.750000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         4119                       # number of writebacks
system.cpu3.icache.writebacks::total             4119                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          530                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          530                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          530                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          530                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         4119                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         4119                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         4119                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         4119                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    261096500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    261096500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    261096500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    261096500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000166                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000166                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000166                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000166                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 63388.322408                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 63388.322408                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 63388.322408                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 63388.322408                       # average overall mshr miss latency
system.cpu3.icache.replacements                  4119                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     24793955                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       24793955                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         4649                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         4649                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    292189500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    292189500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     24798604                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     24798604                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000187                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000187                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 62849.967735                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 62849.967735                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          530                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          530                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         4119                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         4119                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    261096500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    261096500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000166                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000166                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 63388.322408                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 63388.322408                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 540443090000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           24868283                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             4151                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          5990.913756                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         49601327                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        49601327                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 540443090000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     16435817                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16435817                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     16435817                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16435817                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      7957340                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       7957340                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      7957340                       # number of overall misses
system.cpu3.dcache.overall_misses::total      7957340                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 738473919551                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 738473919551                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 738473919551                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 738473919551                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     24393157                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     24393157                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     24393157                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     24393157                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.326212                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.326212                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.326212                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.326212                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 92804.117903                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 92804.117903                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 92804.117903                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 92804.117903                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs    226503438                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        31018                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs          3973806                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            440                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    56.999118                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    70.495455                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      5100005                       # number of writebacks
system.cpu3.dcache.writebacks::total          5100005                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      2845668                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2845668                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      2845668                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2845668                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      5111672                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      5111672                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      5111672                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      5111672                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 556017636054                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 556017636054                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 556017636054                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 556017636054                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.209554                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.209554                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.209554                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.209554                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 108774.122450                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 108774.122450                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 108774.122450                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 108774.122450                       # average overall mshr miss latency
system.cpu3.dcache.replacements               5099977                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     16060332                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       16060332                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      7753098                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      7753098                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 718510782500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 718510782500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     23813430                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     23813430                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.325577                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.325577                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 92674.023016                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 92674.023016                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2661126                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2661126                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data      5091972                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      5091972                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 554107315000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 554107315000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.213828                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.213828                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 108819.788286                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 108819.788286                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       375485                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        375485                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       204242                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       204242                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  19963137051                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  19963137051                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       579727                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       579727                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.352307                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.352307                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 97742.565442                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 97742.565442                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       184542                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       184542                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        19700                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        19700                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   1910321054                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1910321054                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.033982                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.033982                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 96970.611878                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 96970.611878                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          951                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          951                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          401                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          401                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     20246000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     20246000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data         1352                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1352                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.296598                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.296598                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 50488.778055                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 50488.778055                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          226                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          226                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          175                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          175                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      2546500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      2546500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.129438                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.129438                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 14551.428571                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14551.428571                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          571                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          571                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          408                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          408                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      2691500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      2691500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          979                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          979                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.416752                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.416752                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6596.813725                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6596.813725                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          404                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          404                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      2344500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      2344500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.412666                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.412666                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  5803.217822                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5803.217822                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      1070500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      1070500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      1013500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      1013500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          322                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            322                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data          481                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total          481                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data      2403500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total      2403500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data          803                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total          803                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.599004                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.599004                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data  4996.881497                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total  4996.881497                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data          481                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total          481                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data      1922500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total      1922500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.599004                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.599004                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data  3996.881497                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total  3996.881497                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 540443090000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.934016                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           21553163                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          5106875                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             4.220421                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.934016                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.872938                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.872938                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         53899428                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        53899428                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 54                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           27                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    155930129.629630                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   131659874.775776                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           27    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    274425000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             27                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   536232976500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4210113500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 540443090000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     70352134                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        70352134                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     70352134                       # number of overall hits
system.cpu0.icache.overall_hits::total       70352134                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        20304                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         20304                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        20304                       # number of overall misses
system.cpu0.icache.overall_misses::total        20304                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1482297499                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1482297499                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1482297499                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1482297499                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     70372438                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     70372438                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     70372438                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     70372438                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000289                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000289                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000289                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000289                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 73005.195971                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 73005.195971                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 73005.195971                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 73005.195971                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3314                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               50                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    66.280000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        18459                       # number of writebacks
system.cpu0.icache.writebacks::total            18459                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1844                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1844                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1844                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1844                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        18460                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        18460                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        18460                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        18460                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1356400499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1356400499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1356400499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1356400499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000262                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000262                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000262                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000262                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 73477.816847                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 73477.816847                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 73477.816847                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 73477.816847                       # average overall mshr miss latency
system.cpu0.icache.replacements                 18459                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     70352134                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       70352134                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        20304                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        20304                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1482297499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1482297499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     70372438                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     70372438                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000289                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000289                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 73005.195971                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 73005.195971                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1844                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1844                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        18460                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        18460                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1356400499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1356400499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000262                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000262                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 73477.816847                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 73477.816847                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 540443090000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           70370819                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            18491                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          3805.679466                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        140763335                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       140763335                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 540443090000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     51431999                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        51431999                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     51431999                       # number of overall hits
system.cpu0.dcache.overall_hits::total       51431999                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     28104977                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      28104977                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     28104977                       # number of overall misses
system.cpu0.dcache.overall_misses::total     28104977                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2351645373293                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2351645373293                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2351645373293                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2351645373293                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     79536976                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     79536976                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     79536976                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     79536976                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.353357                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.353357                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.353357                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.353357                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 83673.627390                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 83673.627390                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 83673.627390                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 83673.627390                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    818092807                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         4767                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         16954609                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            104                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    48.251942                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    45.836538                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     19938483                       # number of writebacks
system.cpu0.dcache.writebacks::total         19938483                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      8153069                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      8153069                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      8153069                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      8153069                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     19951908                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     19951908                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     19951908                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     19951908                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1909695624803                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1909695624803                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1909695624803                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1909695624803                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.250851                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.250851                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.250851                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.250851                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 95714.937379                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 95714.937379                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 95714.937379                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 95714.937379                       # average overall mshr miss latency
system.cpu0.dcache.replacements              19938443                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     50922399                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       50922399                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     27880149                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     27880149                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 2331034613000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 2331034613000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     78802548                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     78802548                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.353798                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.353798                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 83609.116042                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 83609.116042                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      7957566                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      7957566                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     19922583                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     19922583                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1907338545500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1907338545500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.252816                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.252816                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 95737.512827                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 95737.512827                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       509600                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        509600                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       224828                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       224828                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  20610760293                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  20610760293                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       734428                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       734428                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.306127                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.306127                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 91673.458346                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 91673.458346                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       195503                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       195503                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        29325                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        29325                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2357079303                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2357079303                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.039929                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.039929                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 80377.810844                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 80377.810844                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          994                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          994                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          578                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          578                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     12877500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     12877500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1572                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1572                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.367684                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.367684                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 22279.411765                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 22279.411765                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          554                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          554                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           24                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           24                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       271000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       271000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.015267                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.015267                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 11291.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11291.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          663                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          663                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          677                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          677                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      6015000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      6015000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1340                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1340                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.505224                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.505224                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8884.785820                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8884.785820                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          674                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          674                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      5342000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      5342000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.502985                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.502985                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7925.816024                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7925.816024                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          848                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            848                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          188                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          188                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       941500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       941500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         1036                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         1036                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.181467                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.181467                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  5007.978723                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  5007.978723                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          188                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          188                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       753500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       753500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.181467                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.181467                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  4007.978723                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  4007.978723                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 540443090000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.981172                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           71392197                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         19943467                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             3.579728                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.981172                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999412                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999412                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        179025283                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       179025283                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 540443090000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                2596                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1122915                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1670                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              845422                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                1320                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              591922                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1503                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              350105                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2917453                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               2596                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1122915                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1670                       # number of overall hits
system.l2.overall_hits::.cpu1.data             845422                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               1320                       # number of overall hits
system.l2.overall_hits::.cpu2.data             591922                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1503                       # number of overall hits
system.l2.overall_hits::.cpu3.data             350105                       # number of overall hits
system.l2.overall_hits::total                 2917453                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             15864                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          18812025                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2599                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          13543044                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              2685                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           8619850                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              2616                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           4747034                       # number of demand (read+write) misses
system.l2.demand_misses::total               45745717                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            15864                       # number of overall misses
system.l2.overall_misses::.cpu0.data         18812025                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2599                       # number of overall misses
system.l2.overall_misses::.cpu1.data         13543044                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             2685                       # number of overall misses
system.l2.overall_misses::.cpu2.data          8619850                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             2616                       # number of overall misses
system.l2.overall_misses::.cpu3.data          4747034                       # number of overall misses
system.l2.overall_misses::total              45745717                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1297893000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 1856298174992                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    217172000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 1409542158998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    233756000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 945747864496                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    235949500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 541512282496                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     4755085251482                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1297893000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 1856298174992                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    217172000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 1409542158998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    233756000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 945747864496                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    235949500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 541512282496                       # number of overall miss cycles
system.l2.overall_miss_latency::total    4755085251482                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           18460                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        19934940                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4269                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        14388466                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            4005                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         9211772                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            4119                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         5097139                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             48663170                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          18460                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       19934940                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4269                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       14388466                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           4005                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        9211772                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           4119                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        5097139                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            48663170                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.859372                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.943671                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.608808                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.941243                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.670412                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.935743                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.635106                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.931313                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.940048                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.859372                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.943671                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.608808                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.941243                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.670412                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.935743                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.635106                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.931313                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.940048                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81813.729198                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 98676.148633                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 83559.830704                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 104078.681203                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 87059.962756                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 109717.438760                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 90194.762997                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 114073.815881                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 103946.020815                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81813.729198                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 98676.148633                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 83559.830704                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 104078.681203                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 87059.962756                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 109717.438760                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 90194.762997                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 114073.815881                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 103946.020815                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              796014                       # number of writebacks
system.l2.writebacks::total                    796014                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             33                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          58284                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            735                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          62488                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            730                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          53595                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            516                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          33104                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              209485                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            33                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         58284                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           735                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         62488                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           730                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         53595                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           516                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         33104                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             209485                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        15831                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     18753741                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1864                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     13480556                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1955                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      8566255                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         2100                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      4713930                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          45536232                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        15831                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     18753741                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1864                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     13480556                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1955                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      8566255                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         2100                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      4713930                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         45536232                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   1138072003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 1665289034662                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    150384500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 1270968533672                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    166757000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 856769984152                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    178005501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 492269234631                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 4286930006121                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   1138072003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 1665289034662                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    150384500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 1270968533672                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    166757000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 856769984152                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    178005501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 492269234631                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 4286930006121                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.857584                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.940747                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.436636                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.936900                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.488140                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.929925                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.509832                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.924819                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.935743                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.857584                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.940747                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.436636                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.936900                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.488140                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.929925                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.509832                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.924819                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.935743                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71888.825911                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 88797.698265                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 80678.379828                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 94281.610764                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 85297.698210                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 100016.866665                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 84764.524286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 104428.626354                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 94143.274879                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71888.825911                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 88797.698265                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 80678.379828                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 94281.610764                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 85297.698210                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 100016.866665                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 84764.524286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 104428.626354                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94143.274879                       # average overall mshr miss latency
system.l2.replacements                       86960474                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       914189                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           914189                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            1                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              1                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       914190                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       914190                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000001                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000001                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     44594052                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         44594052                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            3                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              3                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     44594055                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     44594055                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            3                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            3                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.UpgradeReq_hits::.cpu0.data            1956                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            1178                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data            1098                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             856                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 5088                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          5181                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          3761                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data          3486                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data          3087                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              15515                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     97216500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     62538500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data     51997500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data     53191000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    264943500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         7137                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         4939                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data         4584                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data         3943                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            20603                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.725935                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.761490                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.760471                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.782906                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.753046                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 18764.041691                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 16628.157405                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data 14916.092943                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data 17230.644639                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 17076.603287                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           24                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           22                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data           26                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data           23                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              95                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         5157                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         3739                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data         3460                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data         3064                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         15420                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    103765500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     75111500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     69943500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data     62161500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    310982000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.722573                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.757036                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.754799                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.777073                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.748435                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20121.291449                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20088.660070                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20214.884393                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20287.695822                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20167.444877                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           111                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            25                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            56                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            33                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                225                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           76                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           42                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           23                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           33                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              174                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data          187                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           67                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           79                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           66                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            399                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.406417                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.626866                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.291139                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.436090                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           76                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           42                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           23                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           33                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          174                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1525499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       837000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       462500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       663500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      3488499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.406417                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.626866                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.291139                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.436090                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20072.355263                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19928.571429                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20108.695652                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20106.060606                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20048.844828                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             3318                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             1787                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             1606                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             1428                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  8139                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          17264                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          12964                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          12957                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          12959                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               56144                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2066398000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   1708561000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   1674724000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   1746308000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7195991000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        20582                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        14751                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        14563                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        14387                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             64283                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.838791                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.878856                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.889721                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.900744                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.873388                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 119694.045412                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 131792.733724                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 129252.450413                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 134756.385524                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 128170.258621                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                3                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        17263                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        12964                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        12956                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        12958                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          56141                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   1893758000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1578921000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   1545154000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   1616718000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6634551000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.838743                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.878856                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.889652                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.900674                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.873341                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 109700.399699                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 121792.733724                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 119261.654832                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 124766.013274                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 118176.573271                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          2596                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1670                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          1320                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1503                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               7089                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        15864                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2599                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         2685                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         2616                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            23764                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1297893000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    217172000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    233756000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    235949500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1984770500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        18460                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4269                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         4005                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         4119                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          30853                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.859372                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.608808                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.670412                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.635106                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.770233                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81813.729198                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 83559.830704                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 87059.962756                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 90194.762997                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83520.051338                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           33                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          735                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          730                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          516                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          2014                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        15831                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1864                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1955                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         2100                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        21750                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   1138072003                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    150384500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    166757000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    178005501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1633219004                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.857584                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.436636                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.488140                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.509832                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.704956                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71888.825911                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 80678.379828                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 85297.698210                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 84764.524286                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75090.528920                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1119597                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       843635                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       590316                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       348677                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2902225                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     18794761                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     13530080                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data      8606893                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data      4734075                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        45665809                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 1854231776992                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 1407833597998                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 944073140496                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 539765974496                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 4745904489982                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     19914358                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     14373715                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      9197209                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      5082752                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      48568034                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.943779                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.941307                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.935816                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.931400                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.940244                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 98656.842563                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 104052.126669                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 109688.030338                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 114017.199663                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103926.867692                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        58283                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        62488                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        53594                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        33103                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       207468                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     18736478                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     13467592                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data      8553299                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data      4700972                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     45458341                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 1663395276662                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 1269389612672                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 855224830152                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 490652516631                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 4278662236117                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.940853                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.936960                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.929989                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.924887                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.935972                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 88778.439398                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 94255.128361                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 99987.715869                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 104372.567339                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94122.709760                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 540443090000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                    93975941                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  86960538                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.080673                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      30.429491                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.047268                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       17.499035                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.003075                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        8.651842                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.003379                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        4.729165                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.003086                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        2.633660                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.475461                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000739                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.273422                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000048                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.135185                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000053                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.073893                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000048                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.041151                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 463730802                       # Number of tag accesses
system.l2.tags.data_accesses                463730802                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 540443090000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       1013184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    1200237312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        119296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     862753920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        125120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     548238528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        134400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data     301690304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         2914312064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      1013184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       119296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       125120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       134400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1392000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     50945024                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        50945024                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          15831                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       18753708                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1864                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       13480530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1955                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        8566227                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           2100                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        4713911                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            45536126                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       796016                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             796016                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          1874728                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       2220839408                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           220737                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1596382553                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           231514                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data       1014424161                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           248685                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        558227702                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            5392449488                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      1874728                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       220737                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       231514                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       248685                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2575664                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       94265289                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             94265289                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       94265289                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         1874728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      2220839408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          220737                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1596382553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          231514                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data      1014424161                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          248685                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       558227702                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5486714777                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    791968.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     15832.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  18694552.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1864.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  13443854.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1955.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   8543124.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      2100.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   4697995.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.018796686750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        49441                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        49441                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            69881946                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             746662                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    45536127                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     796019                       # Number of write requests accepted
system.mem_ctrls.readBursts                  45536127                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   796019                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 134851                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  4051                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           2059972                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           2172490                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           2542060                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           2740894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           3693398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           3424114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           4855432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           4749084                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           2687997                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           2480984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          2132605                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          3215066                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          2416760                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1898325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          2002062                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          2330033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             34836                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             35756                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             29561                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             31878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             43934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             58282                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             88745                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             96652                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             66935                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             67504                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            52027                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            53874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            33587                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            29989                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            33503                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            34910                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.58                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.49                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1546314350762                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               227006380000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            2397588275762                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     34058.83                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                52808.83                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 31548078                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  685196                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 69.49                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.52                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              45536127                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               796019                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2904198                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 4234581                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 5193266                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 5732128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 4631227                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 5169974                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 5460476                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 4255407                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 3076449                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 2063803                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                1317154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 814043                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 333888                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 151815                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  46716                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  16149                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  33266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  42097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  46902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  49880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  52390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  53477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  53746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  55277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  56168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  55382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  53398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  52432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  52010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  51388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  51456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     13959981                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    211.774500                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   134.743555                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   248.664973                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      6573774     47.09%     47.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3781325     27.09%     74.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      1359786      9.74%     83.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       646378      4.63%     88.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       371909      2.66%     91.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       241221      1.73%     92.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       172359      1.23%     94.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       129337      0.93%     95.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       683892      4.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     13959981                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        49441                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     918.293218                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    134.939933                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  15740.817079                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767        49173     99.46%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-65535          247      0.50%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-98303            5      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::851968-884735           16      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         49441                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        49441                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.018547                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.017401                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.201230                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            48946     99.00%     99.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              174      0.35%     99.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              244      0.49%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               57      0.12%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               16      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         49441                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             2905681664                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 8630464                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                50686272                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              2914312128                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             50945216                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      5376.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        93.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   5392.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     94.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        42.74                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    42.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.73                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  540443175500                       # Total gap between requests
system.mem_ctrls.avgGap                      11664.54                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      1013248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   1196451328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       119296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    860406656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       125120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    546759936                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       134400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data    300671680                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     50686272                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 1874846.803943778854                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 2213834074.555379867554                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 220737.395310207416                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1592039332.022914648056                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 231513.738107003999                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 1011688272.302639603615                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 248684.833772229380                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 556342907.446554660797                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 93786511.360520854592                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        15832                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     18753708                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1864                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     13480530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1955                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      8566227                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         2100                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      4713911                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       796019                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    481878750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 887666542003                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     72022250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 711574509002                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     84543000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 501108037253                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     90061250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 296510682254                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 13413195585750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30437.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     47332.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38638.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     52785.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     43244.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     58498.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     42886.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     62901.21                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  16850346.02                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.78                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          44595861660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          23703281580                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        136829760480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1943557380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     42662162400.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     244545142620                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1597394880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       495877161000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        917.538165                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2186070000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  18046600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 520210420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          55078359840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          29274846315                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        187335343020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2190541680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     42662162400.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     244851424710                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1339473120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       562732151085                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1041.242198                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1533507750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  18046600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 520862982250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                656                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          329                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    399467928.571429                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   968961110.933235                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          329    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        26500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   3548796500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            329                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   409018141500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 131424948500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 540443090000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     53907067                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        53907067                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     53907067                       # number of overall hits
system.cpu1.icache.overall_hits::total       53907067                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         4766                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          4766                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         4766                       # number of overall misses
system.cpu1.icache.overall_misses::total         4766                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    274056000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    274056000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    274056000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    274056000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     53911833                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     53911833                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     53911833                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     53911833                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000088                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000088                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000088                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000088                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 57502.308015                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 57502.308015                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 57502.308015                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 57502.308015                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           55                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    27.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         4269                       # number of writebacks
system.cpu1.icache.writebacks::total             4269                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          497                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          497                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          497                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          497                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4269                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4269                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4269                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4269                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    244352000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    244352000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    244352000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    244352000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000079                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000079                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000079                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000079                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 57238.697587                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 57238.697587                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 57238.697587                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 57238.697587                       # average overall mshr miss latency
system.cpu1.icache.replacements                  4269                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     53907067                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       53907067                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         4766                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         4766                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    274056000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    274056000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     53911833                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     53911833                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000088                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000088                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 57502.308015                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 57502.308015                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          497                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          497                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4269                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4269                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    244352000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    244352000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000079                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000079                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 57238.697587                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 57238.697587                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 540443090000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           54007869                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4301                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         12557.049291                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           13                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        107827935                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       107827935                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 540443090000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     38690336                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        38690336                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     38690336                       # number of overall hits
system.cpu1.dcache.overall_hits::total       38690336                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     20606548                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      20606548                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     20606548                       # number of overall misses
system.cpu1.dcache.overall_misses::total     20606548                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1803226166348                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1803226166348                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1803226166348                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1803226166348                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     59296884                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     59296884                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     59296884                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     59296884                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.347515                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.347515                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.347515                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.347515                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 87507.435323                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 87507.435323                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 87507.435323                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 87507.435323                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    620183001                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         5203                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         12159257                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             94                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    51.005008                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    55.351064                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     14392335                       # number of writebacks
system.cpu1.dcache.writebacks::total         14392335                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6201237                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6201237                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6201237                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6201237                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     14405311                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     14405311                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     14405311                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     14405311                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 1448615209858                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1448615209858                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 1448615209858                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1448615209858                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.242935                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.242935                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.242935                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.242935                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 100561.189540                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 100561.189540                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 100561.189540                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 100561.189540                       # average overall mshr miss latency
system.cpu1.dcache.replacements              14392321                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     38266798                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       38266798                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     20399930                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     20399930                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1783613819000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1783613819000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     58666728                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     58666728                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.347726                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.347726                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 87432.349964                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 87432.349964                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      6015533                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      6015533                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     14384397                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     14384397                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 1446710294500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1446710294500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.245188                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.245188                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 100574.969844                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 100574.969844                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       423538                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        423538                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       206618                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       206618                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  19612347348                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  19612347348                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       630156                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       630156                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.327884                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.327884                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 94920.807229                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 94920.807229                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       185704                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       185704                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        20914                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        20914                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1904915358                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1904915358                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.033189                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.033189                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 91083.262790                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 91083.262790                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          980                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          980                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          312                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          312                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     10344500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     10344500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         1292                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1292                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.241486                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.241486                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 33155.448718                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 33155.448718                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          144                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          144                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          168                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          168                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      1142000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1142000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.130031                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.130031                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  6797.619048                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6797.619048                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          509                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          509                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          459                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          459                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      3040000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      3040000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          968                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          968                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.474174                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.474174                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6623.093682                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6623.093682                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          457                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          457                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      2651000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      2651000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.472107                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.472107                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5800.875274                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5800.875274                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      1260500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1260500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      1192500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1192500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          237                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            237                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          632                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          632                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data      3099000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total      3099000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          869                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          869                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.727273                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.727273                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  4903.481013                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  4903.481013                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          632                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          632                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data      2467000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total      2467000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.727273                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.727273                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  3903.481013                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  3903.481013                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 540443090000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.951267                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           53102472                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         14399778                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             3.687729                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.951267                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.998477                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998477                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        132999775                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       132999775                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 540443090000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          48637895                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            5                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1710204                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     47762304                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        86164460                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           26925                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          1810                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          28735                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          171                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          171                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            65597                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           65597                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         30853                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     48607048                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        55378                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     59833548                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        12807                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     43192398                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        12015                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     27660668                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        12357                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     15313898                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             146093069                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      2362752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2551898560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       546432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1841971136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       512640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side   1179302784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       527232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    652616896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             6229738432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        87008706                       # Total snoops (count)
system.tol2bus.snoopTraffic                  53536832                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        135692903                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.374850                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.555020                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               88766822     65.42%     65.42% # Request fanout histogram
system.tol2bus.snoop_fanout::1               43889312     32.34%     97.76% # Request fanout histogram
system.tol2bus.snoop_fanout::2                2295756      1.69%     99.45% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 580422      0.43%     99.88% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 160501      0.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                     90      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          135692903                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        97381034345                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             18.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       13872755948                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           6378598                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        7684997826                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           6442314                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       29959705010                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          27725409                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       21645202792                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           6776547                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
