{
    "title": "RV32IM_Pipelined_Processor_Group 05",
    "description": "The RV32IM pipeline processor project designs a 32-bit RISC-V processor with 5 stages: IF, ID, EX, MEM, WB. It supports RV32I base and M-extension (MUL/DIV), using forwarding, stalling, and branch prediction to manage hazards. Implemented in Verilog, it is simulated, tested with RISC-V tools, and optimized for performance.",
    "category": {
        "title": "Advanced Computer Architecture (CO502)",
        "code": "co502",
        "api_url": "https://api.ce.pdn.ac.lk/projects/v1/co502/"
    },
    "project_url": "https://projects.ce.pdn.ac.lk/co502/e20/RV32IM_Pipelined_Processor_Group-05/",
    "repo_url": "https://github.com/cepdnaclk/e20-co502-RV32IM_Pipelined_Processor_Group-05",
    "page_url": "https://cepdnaclk.github.io/e20-co502-RV32IM_Pipelined_Processor_Group-05",
    "api_url": "https://api.ce.pdn.ac.lk/projects/v1/co502/E20/RV32IM_Pipelined_Processor_Group-05/",
    "thumbnail_url": "https://projects.ce.pdn.ac.lk/data/categories/co502/thumbnail.jpg",
    "team": {
        "E/20/024": {
            "name": "Buddhika Ariyarathna",
            "email": "e20024@eng.pdn.ac.lk",
            "website": "",
            "github": "https://github.com/AriyarathnaDBS",
            "linkedin": "https://www.linkedin.com/in/buddhika-ariyarathna-7b6a86227?utm_source=share&utm_campaign=share_via&utm_content=profile&utm_medium=android_app",
            "researchgate": "",
            "api_url": "https://api.ce.pdn.ac.lk/people/v1/students/E20/024",
            "profile_image": "https://people.ce.pdn.ac.lk/images/students/e20/e20024.jpg",
            "profile_url": "https://people.ce.pdn.ac.lk/students/e20/024/"
        },
        "E/20/366": {
            "name": "Bhagya Senavirathna",
            "email": "e20366@eng.pdn.ac.lk",
            "website": "",
            "github": "https://github.com/bhagyaseela",
            "linkedin": "",
            "researchgate": "",
            "api_url": "https://api.ce.pdn.ac.lk/people/v1/students/E20/366",
            "profile_image": "https://people.ce.pdn.ac.lk/images/students/e20/e20366.jpg",
            "profile_url": "https://people.ce.pdn.ac.lk/students/e20/366/"
        },
        "E/20/242": {
            "name": "Imesha Malinga",
            "email": "e20242@eng.pdn.ac.lk",
            "website": "",
            "github": "",
            "linkedin": "",
            "researchgate": "",
            "api_url": "https://api.ce.pdn.ac.lk/people/v1/students/E20/242",
            "profile_image": "https://people.ce.pdn.ac.lk/images/students/e20/e20242.jpg",
            "profile_url": "https://people.ce.pdn.ac.lk/students/e20/242/"
        }
    },
    "supervisors": {
        "isurunawinne@eng.pdn.ac.lk": {
            "name": "",
            "email": "isurunawinne@eng.pdn.ac.lk",
            "profile_url": "https://people.ce.pdn.ac.lk/staff/academic/isuru-nawinne/",
            "profile_image": "https://people.ce.pdn.ac.lk//images/staff/academic-staff/isuru-nawinne.png",
            "api_url": "https://api.ce.pdn.ac.lk/people/v1/staff/isurunawinne",
            "website": "#",
            "linkedin": "https://www.linkedin.com/in/isuru-nawinne-73302833/",
            "researchgate": "https://www.researchgate.net/profile/Isuru-Nawinne",
            "google_scholar": "https://scholar.google.com/citations?hl=en&user=8qqGvuwAAAAJ"
        }
    },
    "tags": [
        "RV32IM",
        "RISC-V",
        "CO502",
        "Advanced Computer Architecture",
        "Pipelined Processor",
        "Verilog"
    ]
}