abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/c2670.blif
Line 30: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 31: Skipping line ".default_output_required 0.00 0.00 ".
Line 32: Skipping line ".default_input_drive 0.10 0.10 ".
Line 33: Skipping line ".default_output_load 2.00 ".
Line 34: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mc2670                         :[0m i/o =  233/  140  lat =    0  nd =   535  edge =   1225  area =1262.00  delay =21.90  lev = 17
--------------- round 1 ---------------
seed = 3518247368
G1555 is replaced by G1164 with estimated error 0
error = 0
area = 1211
delay = 21.9
#gates = 519
output circuit result/c2670_1_0_1211_21.9.blif
time = 3171458 us
--------------- round 2 ---------------
seed = 3398907799
G150 is replaced by one with estimated error 0
error = 0
area = 1082
delay = 21.9
#gates = 475
output circuit result/c2670_2_0_1082_21.9.blif
time = 5482861 us
--------------- round 3 ---------------
seed = 2145301978
G1218 is replaced by [99400] with estimated error 0
error = 0
area = 1070
delay = 21.9
#gates = 471
output circuit result/c2670_3_0_1070_21.9.blif
time = 7457220 us
--------------- round 4 ---------------
seed = 2884142161
[101864] is replaced by G286 with estimated error 0
error = 0
area = 1066
delay = 21.9
#gates = 470
output circuit result/c2670_4_0_1066_21.9.blif
time = 9400084 us
--------------- round 5 ---------------
seed = 4015152823
[101860] is replaced by G303 with estimated error 1e-05
error = 1e-05
area = 1062
delay = 21.9
#gates = 469
output circuit result/c2670_5_1e-05_1062_21.9.blif
time = 11345405 us
--------------- round 6 ---------------
seed = 4150211808
[99635] is replaced by one with estimated error 0
error = 0
area = 1059
delay = 21.9
#gates = 468
output circuit result/c2670_6_0_1059_21.9.blif
time = 13260859 us
--------------- round 7 ---------------
seed = 1869647158
[100726] is replaced by [100848] with estimated error 0
error = 0
area = 1057
delay = 21.9
#gates = 467
output circuit result/c2670_7_0_1057_21.9.blif
time = 15162063 us
--------------- round 8 ---------------
seed = 1039866533
[101370] is replaced by [99648] with estimated error 0
error = 0
area = 1055
delay = 21.9
#gates = 466
output circuit result/c2670_8_0_1055_21.9.blif
time = 17079151 us
--------------- round 9 ---------------
seed = 2079408414
[101719] is replaced by [101711] with estimated error 0
error = 0
area = 1053
delay = 21.9
#gates = 465
output circuit result/c2670_9_0_1053_21.9.blif
time = 18993149 us
--------------- round 10 ---------------
seed = 1359260745
[101439] is replaced by [99661] with estimated error 0
error = 0
area = 1051
delay = 21.9
#gates = 464
output circuit result/c2670_10_0_1051_21.9.blif
time = 20872064 us
--------------- round 11 ---------------
seed = 4251144068
G311 is replaced by zero with estimated error 0
error = 0
area = 1050
delay = 21.9
#gates = 463
output circuit result/c2670_11_0_1050_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 22754379 us
--------------- round 12 ---------------
seed = 2434256266
[99642] is replaced by [101651] with estimated error 0
error = 0
area = 1049
delay = 21.9
#gates = 462
output circuit result/c2670_12_0_1049_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 24635600 us
--------------- round 13 ---------------
seed = 1566055998
[101357] is replaced by [99431] with inverter with estimated error 0
error = 0
area = 1048
delay = 21.9
#gates = 462
output circuit result/c2670_13_0_1048_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 26496834 us
--------------- round 14 ---------------
seed = 2672714163
[99652] is replaced by [101808] with estimated error 0
error = 0
area = 1047
delay = 21.9
#gates = 461
output circuit result/c2670_14_0_1047_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 28370108 us
--------------- round 15 ---------------
seed = 3914098144
[101383] is replaced by [99442] with inverter with estimated error 0
error = 0
area = 1046
delay = 21.9
#gates = 461
output circuit result/c2670_15_0_1046_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 30229740 us
--------------- round 16 ---------------
seed = 502011432
[101888] is replaced by [99408] with estimated error 0.00102
error = 0.00102
area = 1042
delay = 21.9
#gates = 460
output circuit result/c2670_16_0.00102_1042_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 32079099 us
--------------- round 17 ---------------
seed = 4048138343
[101052] is replaced by one with estimated error 0.00402
error = 0.00402
area = 1036
delay = 21.9
#gates = 458
output circuit result/c2670_17_0.00402_1036_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 33932570 us
--------------- round 18 ---------------
seed = 2572493182
G1947 is replaced by [99446] with estimated error 0.00418
error = 0.00418
area = 1033
delay = 21.9
#gates = 457
output circuit result/c2670_18_0.00418_1033_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 35730745 us
--------------- round 19 ---------------
seed = 1555729546
[101220] is replaced by one with estimated error 0.00738
error = 0.00738
area = 1026
delay = 21.9
#gates = 454
output circuit result/c2670_19_0.00738_1026_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 37519621 us
--------------- round 20 ---------------
seed = 3381493927
[99700] is replaced by [99409] with estimated error 0.0087
error = 0.0087
area = 1022
delay = 21.9
#gates = 453
output circuit result/c2670_20_0.0087_1022_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 39290438 us
--------------- round 21 ---------------
seed = 304733636
exceed error bound
