//
// Written by Synplify Pro 
// Product Version "T-2022.09M-SP2-1"
// Program "Synplify Pro", Mapper "map202209actsp2, Build 145R"
// Fri Jun  6 09:30:58 2025
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\generic\smartfusion2.v "
// file 1 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vlog\hypermods.v "
// file 2 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vlog\umr_capim.v "
// file 3 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vlog\scemi_objects.v "
// file 4 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vlog\scemi_pipes.svh "
// file 5 "\c:\users\skaye\repos7\firmware\dminterface\ux1_ver2\component\work\evalsandbox_mss\ccc_0\evalsandbox_mss_ccc_0_fccc.v "
// file 6 "\c:\users\skaye\repos7\firmware\dminterface\ux1_ver2\component\actel\sgcore\osc\2.0.101\osc_comps.v "
// file 7 "\c:\users\skaye\repos7\firmware\dminterface\ux1_ver2\component\work\evalsandbox_mss\fabosc_0\evalsandbox_mss_fabosc_0_osc.v "
// file 8 "\c:\users\skaye\repos7\firmware\dminterface\ux1_ver2\component\work\evalsandbox_mss_mss\evalsandbox_mss_mss_syn.v "
// file 9 "\c:\users\skaye\repos7\firmware\dminterface\ux1_ver2\component\work\evalsandbox_mss_mss\evalsandbox_mss_mss.v "
// file 10 "\c:\users\skaye\repos7\firmware\dminterface\ux1_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v "
// file 11 "\c:\users\skaye\repos7\firmware\dminterface\ux1_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v "
// file 12 "\c:\users\skaye\repos7\firmware\dminterface\ux1_ver2\component\actel\directcore\coreapb3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v "
// file 13 "\c:\users\skaye\repos7\firmware\dminterface\ux1_ver2\component\actel\directcore\coreapb3\4.1.100\rtl\vlog\core\coreapb3_iaddr_reg.v "
// file 14 "\c:\users\skaye\repos7\firmware\dminterface\ux1_ver2\component\actel\directcore\coreapb3\4.1.100\rtl\vlog\core\coreapb3.v "
// file 15 "\c:\users\skaye\repos7\firmware\dminterface\ux1_ver2\component\work\evalsandbox_mss\evalsandbox_mss.v "
// file 16 "\c:\users\skaye\repos7\firmware\dminterface\ux1_ver2\component\work\fccc_c0\fccc_c0_0\fccc_c0_fccc_c0_0_fccc.v "
// file 17 "\c:\users\skaye\repos7\firmware\dminterface\ux1_ver2\component\work\fccc_c0\fccc_c0.v "
// file 18 "\c:\users\skaye\repos7\firmware\dminterface\ux1_ver2\component\work\io_c2\io_c2_0\io_c2_io_c2_0_io.v "
// file 19 "\c:\users\skaye\repos7\firmware\dminterface\ux1_ver2\component\work\io_c2\io_c2.v "
// file 20 "\c:\users\skaye\repos7\firmware\dminterface\ux1_ver2\component\work\evalboardsandbox\evalboardsandbox.v "
// file 21 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vhd2008\std.vhd "
// file 22 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vhd\snps_haps_pkg.vhd "
// file 23 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vhd2008\std1164.vhd "
// file 24 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vhd2008\std_textio.vhd "
// file 25 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vhd2008\numeric.vhd "
// file 26 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vhd\umr_capim.vhd "
// file 27 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vhd2008\arith.vhd "
// file 28 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vhd2008\unsigned.vhd "
// file 29 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vhd\hyperents.vhd "
// file 30 "\c:\users\skaye\repos7\firmware\include\fpga\cgraphdmtypes.vhd "
// file 31 "\c:\users\skaye\repos7\firmware\include\fpga\ibufp1.vhd "
// file 32 "\c:\users\skaye\repos7\firmware\include\fpga\ibufp2.vhd "
// file 33 "\c:\users\skaye\repos7\firmware\include\fpga\ibufp3.vhd "
// file 34 "\c:\users\skaye\repos7\firmware\include\fpga\variableclockdivider2x.vhd "
// file 35 "\c:\users\skaye\repos7\firmware\include\fpga\clockdivider2x.vhd "
// file 36 "\c:\users\skaye\repos7\firmware\include\fpga\oneshot.vhd "
// file 37 "\c:\users\skaye\repos7\firmware\include\fpga\spimaster.vhd "
// file 38 "\c:\users\skaye\repos7\firmware\include\fpga\uartrxraw.vhd "
// file 39 "\c:\users\skaye\repos7\firmware\include\fpga\fifo_gen.vhd "
// file 40 "\c:\users\skaye\repos7\firmware\include\fpga\uarttx.vhd "
// file 41 "\c:\users\skaye\repos7\firmware\include\fpga\cgraphdmdacramflat.vhd "
// file 42 "\c:\users\skaye\repos7\firmware\dminterface\ux1_ver2\hdl\registerspace.vhd "
// file 43 "\c:\users\skaye\repos7\firmware\include\fpga\spidac.vhd "
// file 44 "\c:\users\skaye\repos7\firmware\include\fpga\uartrxextclk.vhd "
// file 45 "\c:\users\skaye\repos7\firmware\include\fpga\gated_fifo.vhd "
// file 46 "\c:\users\skaye\repos7\firmware\include\fpga\uartrxfifoextclk.vhd "
// file 47 "\c:\users\skaye\repos7\firmware\include\fpga\uarttxfifoextclk.vhd "
// file 48 "\c:\users\skaye\repos7\firmware\dminterface\ux1_ver2\hdl\dmmain.vhd "
// file 49 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\nlconst.dat "
// file 50 "\c:\users\skaye\repos7\firmware\dminterface\ux1_ver2\designer\evalboardsandbox\synthesis.fdc "
// file 51 "\c:/users/skaye/repos7/firmware/dminterface/ux1_ver2/designer/evalboardsandbox/synthesis.fdc "

`timescale 100 ps/100 ps
module EvalSandbox_MSS_CCC_0_FCCC (
  FCCC_C0_0_GL0,
  LOCK,
  GL0_INST_1z
)
;
input FCCC_C0_0_GL0 ;
output LOCK ;
output GL0_INST_1z ;
wire FCCC_C0_0_GL0 ;
wire LOCK ;
wire GL0_INST_1z ;
wire [7:0] PRDATA;
wire GL0_net ;
wire Y0 ;
wire Y1 ;
wire Y2 ;
wire Y3 ;
wire BUSY ;
wire VCC ;
wire GND ;
wire GL1 ;
wire GL2 ;
wire GL3 ;
// @5:18
  CLKINT GL0_INST (
	.Y(GL0_INST_1z),
	.A(GL0_net)
);
// @5:20
  CCC CCC_INST (
	.Y0(Y0),
	.Y1(Y1),
	.Y2(Y2),
	.Y3(Y3),
	.PRDATA(PRDATA[7:0]),
	.LOCK(LOCK),
	.BUSY(BUSY),
	.CLK0(FCCC_C0_0_GL0),
	.CLK1(VCC),
	.CLK2(VCC),
	.CLK3(VCC),
	.NGMUX0_SEL(GND),
	.NGMUX1_SEL(GND),
	.NGMUX2_SEL(GND),
	.NGMUX3_SEL(GND),
	.NGMUX0_HOLD_N(VCC),
	.NGMUX1_HOLD_N(VCC),
	.NGMUX2_HOLD_N(VCC),
	.NGMUX3_HOLD_N(VCC),
	.NGMUX0_ARST_N(VCC),
	.NGMUX1_ARST_N(VCC),
	.NGMUX2_ARST_N(VCC),
	.NGMUX3_ARST_N(VCC),
	.PLL_BYPASS_N(VCC),
	.PLL_ARST_N(VCC),
	.PLL_POWERDOWN_N(VCC),
	.GPD0_ARST_N(VCC),
	.GPD1_ARST_N(VCC),
	.GPD2_ARST_N(VCC),
	.GPD3_ARST_N(VCC),
	.PRESET_N(GND),
	.PCLK(VCC),
	.PSEL(VCC),
	.PENABLE(VCC),
	.PWRITE(VCC),
	.PADDR({VCC, VCC, VCC, VCC, VCC, VCC}),
	.PWDATA({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.CLK0_PAD(GND),
	.CLK1_PAD(GND),
	.CLK2_PAD(GND),
	.CLK3_PAD(GND),
	.GL0(GL0_net),
	.GL1(GL1),
	.GL2(GL2),
	.GL3(GL3),
	.RCOSC_25_50MHZ(GND),
	.RCOSC_1MHZ(GND),
	.XTLOSC(GND)
);
defparam CCC_INST.INIT=212'h0000007FC0000044D74000318C6318C1F18C61F00404040400202;
defparam CCC_INST.VCOFREQUENCY=816.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* EvalSandbox_MSS_CCC_0_FCCC */

(* PSEL_SL16="5'b10000" , PSEL_SL15="5'b01111" , PSEL_SL14="5'b01110" , PSEL_SL13="5'b01101" , PSEL_SL12="5'b01100" , PSEL_SL11="5'b01011" , PSEL_SL10="5'b01010" , PSEL_SL9="5'b01001" , PSEL_SL8="5'b01000" , PSEL_SL7="5'b00111" , PSEL_SL6="5'b00110" , PSEL_SL5="5'b00101" , PSEL_SL4="5'b00100" , PSEL_SL3="5'b00011" , PSEL_SL2="5'b00010" , PSEL_SL1="5'b00001" , PSEL_SL0="5'b00000" *)module COREAPB3_MUXPTOB3 (
  EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA,
  DMMainPorts_1_RamBusDataOut,
  N_70_i_1z,
  RegisterSpaceWriteAck,
  MSS_ADLIB_INST_RNIDP761,
  RegisterSpaceReadAck
)
;
output [31:0] EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA ;
input [31:0] DMMainPorts_1_RamBusDataOut ;
output N_70_i_1z ;
input RegisterSpaceWriteAck ;
input MSS_ADLIB_INST_RNIDP761 ;
input RegisterSpaceReadAck ;
wire N_70_i_1z ;
wire RegisterSpaceWriteAck ;
wire MSS_ADLIB_INST_RNIDP761 ;
wire RegisterSpaceReadAck ;
wire GND ;
wire VCC ;
// @9:216
  CFG3 N_70_i (
	.A(RegisterSpaceReadAck),
	.B(MSS_ADLIB_INST_RNIDP761),
	.C(RegisterSpaceWriteAck),
	.Y(N_70_i_1z)
);
defparam N_70_i.INIT=8'hFB;
// @12:89
  CFG2 \PRDATA_m_0_a2[20]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[20]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[20])
);
defparam \PRDATA_m_0_a2[20] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[21]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[21]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[21])
);
defparam \PRDATA_m_0_a2[21] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[22]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[22]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[22])
);
defparam \PRDATA_m_0_a2[22] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[23]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[23]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[23])
);
defparam \PRDATA_m_0_a2[23] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[24]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[24]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[24])
);
defparam \PRDATA_m_0_a2[24] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[25]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[25]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[25])
);
defparam \PRDATA_m_0_a2[25] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[26]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[26]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[26])
);
defparam \PRDATA_m_0_a2[26] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[27]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[27]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[27])
);
defparam \PRDATA_m_0_a2[27] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[28]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[28]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[28])
);
defparam \PRDATA_m_0_a2[28] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[29]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[29]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[29])
);
defparam \PRDATA_m_0_a2[29] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[30]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[30]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[30])
);
defparam \PRDATA_m_0_a2[30] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[31]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[31]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[31])
);
defparam \PRDATA_m_0_a2[31] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[5]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[5]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[5])
);
defparam \PRDATA_m_0_a2[5] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[6]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[6]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[6])
);
defparam \PRDATA_m_0_a2[6] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[7]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[7]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[7])
);
defparam \PRDATA_m_0_a2[7] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[8]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[8]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[8])
);
defparam \PRDATA_m_0_a2[8] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[9]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[9]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[9])
);
defparam \PRDATA_m_0_a2[9] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[10]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[10]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[10])
);
defparam \PRDATA_m_0_a2[10] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[11]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[11]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[11])
);
defparam \PRDATA_m_0_a2[11] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[12]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[12]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[12])
);
defparam \PRDATA_m_0_a2[12] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[13]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[13]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[13])
);
defparam \PRDATA_m_0_a2[13] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[14]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[14]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[14])
);
defparam \PRDATA_m_0_a2[14] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[15]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[15]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[15])
);
defparam \PRDATA_m_0_a2[15] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[16]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[16]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[16])
);
defparam \PRDATA_m_0_a2[16] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[17]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[17]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[17])
);
defparam \PRDATA_m_0_a2[17] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[18]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[18]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[18])
);
defparam \PRDATA_m_0_a2[18] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[19]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[19]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[19])
);
defparam \PRDATA_m_0_a2[19] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[0]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[0]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[0])
);
defparam \PRDATA_m_0_a2[0] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[1]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[1]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[1])
);
defparam \PRDATA_m_0_a2[1] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[2]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[2]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[2])
);
defparam \PRDATA_m_0_a2[2] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[3]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[3]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[3])
);
defparam \PRDATA_m_0_a2[3] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[4]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[4]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[4])
);
defparam \PRDATA_m_0_a2[4] .INIT=4'h8;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREAPB3_MUXPTOB3 */

module CoreAPB3_Z1_layer0 (
  DMMainPorts_1_RamBusDataOut,
  EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA,
  AMBA_SLAVE_0_PADDRS_net_0,
  RegisterSpaceReadAck,
  MSS_ADLIB_INST_RNIDP761,
  RegisterSpaceWriteAck,
  N_70_i,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1,
  popfeedthru_unused_34,
  popfeedthru_unused_33,
  EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx
)
;
input [31:0] DMMainPorts_1_RamBusDataOut ;
output [31:0] EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA ;
input [15:14] AMBA_SLAVE_0_PADDRS_net_0 ;
input RegisterSpaceReadAck ;
input MSS_ADLIB_INST_RNIDP761 ;
input RegisterSpaceWriteAck ;
output N_70_i ;
output EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1 ;
input popfeedthru_unused_34 ;
input popfeedthru_unused_33 ;
input EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
wire RegisterSpaceReadAck ;
wire MSS_ADLIB_INST_RNIDP761 ;
wire RegisterSpaceWriteAck ;
wire N_70_i ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1 ;
wire popfeedthru_unused_34 ;
wire popfeedthru_unused_33 ;
wire EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
wire N_79 ;
wire GND ;
wire VCC ;
// @14:265
  CFG4 \iPSELS_0_a2_RNO[1]  (
	.A(AMBA_SLAVE_0_PADDRS_net_0[14]),
	.B(AMBA_SLAVE_0_PADDRS_net_0[15]),
	.C(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx),
	.D(popfeedthru_unused_33),
	.Y(N_79)
);
defparam \iPSELS_0_a2_RNO[1] .INIT=16'h0010;
// @14:265
  CFG2 \iPSELS_0_a2[1]  (
	.A(N_79),
	.B(popfeedthru_unused_34),
	.Y(EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1)
);
defparam \iPSELS_0_a2[1] .INIT=4'h8;
// @14:443
  COREAPB3_MUXPTOB3 u_mux_p_to_b3 (
	.EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[31:0]),
	.DMMainPorts_1_RamBusDataOut(DMMainPorts_1_RamBusDataOut[31:0]),
	.N_70_i_1z(N_70_i),
	.RegisterSpaceWriteAck(RegisterSpaceWriteAck),
	.MSS_ADLIB_INST_RNIDP761(MSS_ADLIB_INST_RNIDP761),
	.RegisterSpaceReadAck(RegisterSpaceReadAck)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreAPB3_Z1_layer0 */

module EvalSandbox_MSS_MSS (
  EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA,
  AMBA_SLAVE_0_PADDRS_net_0,
  GL0_INST,
  LOCK,
  N_70_i,
  popfeedthru_unused,
  popfeedthru_unused_0,
  popfeedthru_unused_1,
  popfeedthru_unused_2,
  popfeedthru_unused_3,
  popfeedthru_unused_4,
  popfeedthru_unused_5,
  popfeedthru_unused_6,
  popfeedthru_unused_7,
  popfeedthru_unused_8,
  popfeedthru_unused_9,
  popfeedthru_unused_10,
  popfeedthru_unused_11,
  popfeedthru_unused_12,
  popfeedthru_unused_13,
  popfeedthru_unused_14,
  popfeedthru_unused_15,
  popfeedthru_unused_16,
  popfeedthru_unused_17,
  popfeedthru_unused_18,
  popfeedthru_unused_19,
  popfeedthru_unused_20,
  popfeedthru_unused_21,
  popfeedthru_unused_22,
  popfeedthru_unused_23,
  popfeedthru_unused_24,
  popfeedthru_unused_25,
  popfeedthru_unused_26,
  popfeedthru_unused_27,
  popfeedthru_unused_28,
  popfeedthru_unused_29,
  popfeedthru_unused_30,
  popfeedthru_unused_31,
  popfeedthru_unused_35,
  popfeedthru_unused_36,
  popfeedthru_unused_37,
  popfeedthru_unused_38,
  popfeedthru_unused_39,
  popfeedthru_unused_40,
  popfeedthru_unused_41,
  popfeedthru_unused_42,
  popfeedthru_unused_43,
  popfeedthru_unused_44,
  popfeedthru_unused_45,
  popfeedthru_unused_46,
  MSS_ADLIB_INST_RNIDP761_1z,
  popfeedthru_unused_34,
  popfeedthru_unused_33,
  EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx
)
;
input [31:0] EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA ;
output [15:14] AMBA_SLAVE_0_PADDRS_net_0 ;
input GL0_INST ;
input LOCK ;
input N_70_i ;
output popfeedthru_unused ;
output popfeedthru_unused_0 ;
output popfeedthru_unused_1 ;
output popfeedthru_unused_2 ;
output popfeedthru_unused_3 ;
output popfeedthru_unused_4 ;
output popfeedthru_unused_5 ;
output popfeedthru_unused_6 ;
output popfeedthru_unused_7 ;
output popfeedthru_unused_8 ;
output popfeedthru_unused_9 ;
output popfeedthru_unused_10 ;
output popfeedthru_unused_11 ;
output popfeedthru_unused_12 ;
output popfeedthru_unused_13 ;
output popfeedthru_unused_14 ;
output popfeedthru_unused_15 ;
output popfeedthru_unused_16 ;
output popfeedthru_unused_17 ;
output popfeedthru_unused_18 ;
output popfeedthru_unused_19 ;
output popfeedthru_unused_20 ;
output popfeedthru_unused_21 ;
output popfeedthru_unused_22 ;
output popfeedthru_unused_23 ;
output popfeedthru_unused_24 ;
output popfeedthru_unused_25 ;
output popfeedthru_unused_26 ;
output popfeedthru_unused_27 ;
output popfeedthru_unused_28 ;
output popfeedthru_unused_29 ;
output popfeedthru_unused_30 ;
output popfeedthru_unused_31 ;
output popfeedthru_unused_35 ;
output popfeedthru_unused_36 ;
output popfeedthru_unused_37 ;
output popfeedthru_unused_38 ;
output popfeedthru_unused_39 ;
output popfeedthru_unused_40 ;
output popfeedthru_unused_41 ;
output popfeedthru_unused_42 ;
output popfeedthru_unused_43 ;
output popfeedthru_unused_44 ;
output popfeedthru_unused_45 ;
output popfeedthru_unused_46 ;
output MSS_ADLIB_INST_RNIDP761_1z ;
output popfeedthru_unused_34 ;
output popfeedthru_unused_33 ;
output EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
wire GL0_INST ;
wire LOCK ;
wire N_70_i ;
wire popfeedthru_unused ;
wire popfeedthru_unused_0 ;
wire popfeedthru_unused_1 ;
wire popfeedthru_unused_2 ;
wire popfeedthru_unused_3 ;
wire popfeedthru_unused_4 ;
wire popfeedthru_unused_5 ;
wire popfeedthru_unused_6 ;
wire popfeedthru_unused_7 ;
wire popfeedthru_unused_8 ;
wire popfeedthru_unused_9 ;
wire popfeedthru_unused_10 ;
wire popfeedthru_unused_11 ;
wire popfeedthru_unused_12 ;
wire popfeedthru_unused_13 ;
wire popfeedthru_unused_14 ;
wire popfeedthru_unused_15 ;
wire popfeedthru_unused_16 ;
wire popfeedthru_unused_17 ;
wire popfeedthru_unused_18 ;
wire popfeedthru_unused_19 ;
wire popfeedthru_unused_20 ;
wire popfeedthru_unused_21 ;
wire popfeedthru_unused_22 ;
wire popfeedthru_unused_23 ;
wire popfeedthru_unused_24 ;
wire popfeedthru_unused_25 ;
wire popfeedthru_unused_26 ;
wire popfeedthru_unused_27 ;
wire popfeedthru_unused_28 ;
wire popfeedthru_unused_29 ;
wire popfeedthru_unused_30 ;
wire popfeedthru_unused_31 ;
wire popfeedthru_unused_35 ;
wire popfeedthru_unused_36 ;
wire popfeedthru_unused_37 ;
wire popfeedthru_unused_38 ;
wire popfeedthru_unused_39 ;
wire popfeedthru_unused_40 ;
wire popfeedthru_unused_41 ;
wire popfeedthru_unused_42 ;
wire popfeedthru_unused_43 ;
wire popfeedthru_unused_44 ;
wire popfeedthru_unused_45 ;
wire popfeedthru_unused_46 ;
wire MSS_ADLIB_INST_RNIDP761_1z ;
wire popfeedthru_unused_34 ;
wire popfeedthru_unused_33 ;
wire EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
wire [7:0] EDAC_ERROR;
wire [31:0] F_FM0_RDATA;
wire [31:16] AMBA_SLAVE_0_PADDRS_net_0_Z;
wire [1:0] F_HM0_SIZE;
wire [1:0] FAB_OPMODE;
wire [3:0] FAB_VCONTROL;
wire [1:0] FAB_XCVRSEL;
wire [7:0] FAB_XDATAOUT;
wire [1:0] FIC32_0_MASTER;
wire [1:0] FIC32_1_MASTER;
wire [15:0] H2F_INTERRUPT;
wire [15:2] FIC_2_APB_M_PADDR;
wire [31:0] FIC_2_APB_M_PWDATA;
wire [9:0] TCGF;
wire [3:0] TRACEDATA;
wire [3:0] TXD_RIF;
wire [7:0] TXDF;
wire [3:0] F_BID;
wire [1:0] F_BRESP_HRESP0;
wire [63:0] F_RDATA_HRDATA01;
wire [3:0] F_RID;
wire [1:0] F_RRESP_HRESP1;
wire [15:0] MDDR_FABRIC_PRDATA;
wire [15:0] DRAM_ADDR;
wire [2:0] DRAM_BA;
wire [2:0] DRAM_DM_RDQS_OUT;
wire [17:0] DRAM_DQ_OUT;
wire [2:0] DRAM_DQS_OUT;
wire [1:0] DRAM_FIFO_WE_OUT;
wire [2:0] DM_OE;
wire [17:0] DRAM_DQ_OE;
wire [2:0] DRAM_DQS_OE;
wire o2 ;
wire CAN_RXBUS_MGPIO3A_H2F_A ;
wire CAN_RXBUS_MGPIO3A_H2F_B ;
wire CAN_TX_EBL_MGPIO4A_H2F_A ;
wire CAN_TX_EBL_MGPIO4A_H2F_B ;
wire CAN_TXBUS_MGPIO2A_H2F_A ;
wire CAN_TXBUS_MGPIO2A_H2F_B ;
wire FIC_2_APB_M_PCLK ;
wire COMMS_INT ;
wire FIC_2_APB_M_PRESET_N_i ;
wire F_FM0_READYOUT ;
wire F_FM0_RESP ;
wire popfeedthru_unused_32 ;
wire F_HM0_TRANS1 ;
wire FAB_CHRGVBUS ;
wire FAB_DISCHRGVBUS ;
wire FAB_DMPULLDOWN ;
wire FAB_DPPULLDOWN ;
wire FAB_DRVVBUS ;
wire FAB_IDPULLUP ;
wire FAB_SUSPENDM ;
wire FAB_TERMSEL ;
wire FAB_TXVALID ;
wire FAB_VCONTROLLOADM ;
wire FACC_GLMUX_SEL ;
wire MSS_RESET_N_M2F ;
wire GTX_CLK ;
wire H2F_NMI ;
wire H2FCALIB ;
wire I2C0_SCL_MGPIO31B_H2F_A ;
wire I2C0_SCL_MGPIO31B_H2F_B ;
wire I2C0_SDA_MGPIO30B_H2F_A ;
wire I2C0_SDA_MGPIO30B_H2F_B ;
wire I2C1_SCL_MGPIO1A_H2F_A ;
wire I2C1_SCL_MGPIO1A_H2F_B ;
wire I2C1_SDA_MGPIO0A_H2F_A ;
wire I2C1_SDA_MGPIO0A_H2F_B ;
wire MDCF ;
wire MDOENF ;
wire MDOF ;
wire MMUART0_CTS_MGPIO19B_H2F_A ;
wire MMUART0_CTS_MGPIO19B_H2F_B ;
wire MMUART0_DCD_MGPIO22B_H2F_A ;
wire MMUART0_DCD_MGPIO22B_H2F_B ;
wire MMUART0_DSR_MGPIO20B_H2F_A ;
wire MMUART0_DSR_MGPIO20B_H2F_B ;
wire MMUART0_DTR_MGPIO18B_H2F_A ;
wire MMUART0_DTR_MGPIO18B_H2F_B ;
wire MMUART0_RI_MGPIO21B_H2F_A ;
wire MMUART0_RI_MGPIO21B_H2F_B ;
wire MMUART0_RTS_MGPIO17B_H2F_A ;
wire MMUART0_RTS_MGPIO17B_H2F_B ;
wire MMUART0_RXD_MGPIO28B_H2F_A ;
wire MMUART0_RXD_MGPIO28B_H2F_B ;
wire MMUART0_SCK_MGPIO29B_H2F_A ;
wire MMUART0_SCK_MGPIO29B_H2F_B ;
wire MMUART0_TXD_MGPIO27B_H2F_A ;
wire MMUART0_TXD_MGPIO27B_H2F_B ;
wire MMUART1_DTR_MGPIO12B_H2F_A ;
wire MMUART1_RTS_MGPIO11B_H2F_A ;
wire MMUART1_RTS_MGPIO11B_H2F_B ;
wire MMUART1_RXD_MGPIO26B_H2F_A ;
wire MMUART1_RXD_MGPIO26B_H2F_B ;
wire MMUART1_SCK_MGPIO25B_H2F_A ;
wire MMUART1_SCK_MGPIO25B_H2F_B ;
wire MMUART1_TXD_MGPIO24B_H2F_A ;
wire MMUART1_TXD_MGPIO24B_H2F_B ;
wire MPLL_LOCK ;
wire FIC_2_APB_M_PENABLE ;
wire FIC_2_APB_M_PSEL ;
wire FIC_2_APB_M_PWRITE ;
wire RTC_MATCH ;
wire SLEEPDEEP ;
wire SLEEPHOLDACK ;
wire SLEEPING ;
wire SMBALERT_NO0 ;
wire SMBALERT_NO1 ;
wire SMBSUS_NO0 ;
wire SMBSUS_NO1 ;
wire SPI0_CLK_OUT ;
wire SPI0_SDI_MGPIO5A_H2F_A ;
wire SPI0_SDI_MGPIO5A_H2F_B ;
wire SPI0_SDO_MGPIO6A_H2F_A ;
wire SPI0_SDO_MGPIO6A_H2F_B ;
wire SPI0_SS0_MGPIO7A_H2F_A ;
wire SPI0_SS0_MGPIO7A_H2F_B ;
wire SPI0_SS1_MGPIO8A_H2F_A ;
wire SPI0_SS1_MGPIO8A_H2F_B ;
wire SPI0_SS2_MGPIO9A_H2F_A ;
wire SPI0_SS2_MGPIO9A_H2F_B ;
wire SPI0_SS3_MGPIO10A_H2F_A ;
wire SPI0_SS3_MGPIO10A_H2F_B ;
wire SPI0_SS4_MGPIO19A_H2F_A ;
wire SPI0_SS5_MGPIO20A_H2F_A ;
wire SPI0_SS6_MGPIO21A_H2F_A ;
wire SPI0_SS7_MGPIO22A_H2F_A ;
wire SPI1_CLK_OUT ;
wire SPI1_SDI_MGPIO11A_H2F_A ;
wire SPI1_SDI_MGPIO11A_H2F_B ;
wire SPI1_SDO_MGPIO12A_H2F_A ;
wire SPI1_SDO_MGPIO12A_H2F_B ;
wire SPI1_SS0_MGPIO13A_H2F_A ;
wire SPI1_SS0_MGPIO13A_H2F_B ;
wire SPI1_SS1_MGPIO14A_H2F_A ;
wire SPI1_SS1_MGPIO14A_H2F_B ;
wire SPI1_SS2_MGPIO15A_H2F_A ;
wire SPI1_SS2_MGPIO15A_H2F_B ;
wire SPI1_SS3_MGPIO16A_H2F_A ;
wire SPI1_SS3_MGPIO16A_H2F_B ;
wire SPI1_SS4_MGPIO17A_H2F_A ;
wire SPI1_SS5_MGPIO18A_H2F_A ;
wire SPI1_SS6_MGPIO23A_H2F_A ;
wire SPI1_SS7_MGPIO24A_H2F_A ;
wire TRACECLK ;
wire TX_CLK ;
wire TX_ENF ;
wire TX_ERRF ;
wire TXCTL_EN_RIF ;
wire TXEV ;
wire WDOGTIMEOUT ;
wire F_ARREADY_HREADYOUT1 ;
wire F_AWREADY_HREADYOUT0 ;
wire F_BVALID ;
wire F_RLAST ;
wire F_RVALID ;
wire F_WREADY ;
wire MDDR_FABRIC_PREADY ;
wire MDDR_FABRIC_PSLVERR ;
wire VCC ;
wire GND ;
wire CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT ;
wire CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT ;
wire CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT ;
wire DRAM_CASN ;
wire DRAM_CKE ;
wire DRAM_CLK ;
wire DRAM_CSN ;
wire DRAM_ODT ;
wire DRAM_RASN ;
wire DRAM_RSTN ;
wire DRAM_WEN ;
wire I2C0_SCL_USBC_DATA1_MGPIO31B_OUT ;
wire I2C0_SDA_USBC_DATA0_MGPIO30B_OUT ;
wire I2C1_SCL_USBA_DATA4_MGPIO1A_OUT ;
wire I2C1_SDA_USBA_DATA3_MGPIO0A_OUT ;
wire MGPIO25A_OUT ;
wire MGPIO26A_OUT ;
wire MMUART0_CTS_USBC_DATA7_MGPIO19B_OUT ;
wire MMUART0_DCD_MGPIO22B_OUT ;
wire MMUART0_DSR_MGPIO20B_OUT ;
wire MMUART0_DTR_USBC_DATA6_MGPIO18B_OUT ;
wire MMUART0_RI_MGPIO21B_OUT ;
wire MMUART0_RTS_USBC_DATA5_MGPIO17B_OUT ;
wire MMUART0_RXD_USBC_STP_MGPIO28B_OUT ;
wire MMUART0_SCK_USBC_NXT_MGPIO29B_OUT ;
wire MMUART0_TXD_USBC_DIR_MGPIO27B_OUT ;
wire MMUART1_CTS_MGPIO13B_OUT ;
wire MMUART1_DCD_MGPIO16B_OUT ;
wire MMUART1_DSR_MGPIO14B_OUT ;
wire MMUART1_DTR_MGPIO12B_OUT ;
wire MMUART1_RI_MGPIO15B_OUT ;
wire MMUART1_RTS_MGPIO11B_OUT ;
wire MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT ;
wire MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT ;
wire MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT ;
wire RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT ;
wire RGMII_MDC_RMII_MDC_OUT ;
wire RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT ;
wire RGMII_RX_CLK_OUT ;
wire RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT ;
wire RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT ;
wire RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT ;
wire RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT ;
wire RGMII_RXD3_USBB_DATA4_OUT ;
wire RGMII_TX_CLK_OUT ;
wire RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT ;
wire RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT ;
wire RGMII_TXD1_RMII_TXD1_USBB_STP_OUT ;
wire RGMII_TXD2_USBB_DATA5_OUT ;
wire RGMII_TXD3_USBB_DATA6_OUT ;
wire SPI0_SCK_USBA_XCLK_OUT ;
wire SPI0_SDI_USBA_DIR_MGPIO5A_OUT ;
wire SPI0_SDO_USBA_STP_MGPIO6A_OUT ;
wire SPI0_SS0_USBA_NXT_MGPIO7A_OUT ;
wire SPI0_SS1_USBA_DATA5_MGPIO8A_OUT ;
wire SPI0_SS2_USBA_DATA6_MGPIO9A_OUT ;
wire SPI0_SS3_USBA_DATA7_MGPIO10A_OUT ;
wire SPI0_SS4_MGPIO19A_OUT ;
wire SPI0_SS5_MGPIO20A_OUT ;
wire SPI0_SS6_MGPIO21A_OUT ;
wire SPI0_SS7_MGPIO22A_OUT ;
wire SPI1_SCK_OUT ;
wire SPI1_SDI_MGPIO11A_OUT ;
wire SPI1_SDO_MGPIO12A_OUT ;
wire SPI1_SS0_MGPIO13A_OUT ;
wire SPI1_SS1_MGPIO14A_OUT ;
wire SPI1_SS2_MGPIO15A_OUT ;
wire SPI1_SS3_MGPIO16A_OUT ;
wire SPI1_SS4_MGPIO17A_OUT ;
wire SPI1_SS5_MGPIO18A_OUT ;
wire SPI1_SS6_MGPIO23A_OUT ;
wire SPI1_SS7_MGPIO24A_OUT ;
wire USBC_XCLK_OUT ;
wire CAN_RXBUS_USBA_DATA1_MGPIO3A_OE ;
wire CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE ;
wire CAN_TXBUS_USBA_DATA0_MGPIO2A_OE ;
wire I2C0_SCL_USBC_DATA1_MGPIO31B_OE ;
wire I2C0_SDA_USBC_DATA0_MGPIO30B_OE ;
wire I2C1_SCL_USBA_DATA4_MGPIO1A_OE ;
wire I2C1_SDA_USBA_DATA3_MGPIO0A_OE ;
wire MGPIO25A_OE ;
wire MGPIO26A_OE ;
wire MMUART0_CTS_USBC_DATA7_MGPIO19B_OE ;
wire MMUART0_DCD_MGPIO22B_OE ;
wire MMUART0_DSR_MGPIO20B_OE ;
wire MMUART0_DTR_USBC_DATA6_MGPIO18B_OE ;
wire MMUART0_RI_MGPIO21B_OE ;
wire MMUART0_RTS_USBC_DATA5_MGPIO17B_OE ;
wire MMUART0_RXD_USBC_STP_MGPIO28B_OE ;
wire MMUART0_SCK_USBC_NXT_MGPIO29B_OE ;
wire MMUART0_TXD_USBC_DIR_MGPIO27B_OE ;
wire MMUART1_CTS_MGPIO13B_OE ;
wire MMUART1_DCD_MGPIO16B_OE ;
wire MMUART1_DSR_MGPIO14B_OE ;
wire MMUART1_DTR_MGPIO12B_OE ;
wire MMUART1_RI_MGPIO15B_OE ;
wire MMUART1_RTS_MGPIO11B_OE ;
wire MMUART1_RXD_USBC_DATA3_MGPIO26B_OE ;
wire MMUART1_SCK_USBC_DATA4_MGPIO25B_OE ;
wire MMUART1_TXD_USBC_DATA2_MGPIO24B_OE ;
wire RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE ;
wire RGMII_MDC_RMII_MDC_OE ;
wire RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE ;
wire RGMII_RX_CLK_OE ;
wire RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE ;
wire RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE ;
wire RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE ;
wire RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE ;
wire RGMII_RXD3_USBB_DATA4_OE ;
wire RGMII_TX_CLK_OE ;
wire RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE ;
wire RGMII_TXD0_RMII_TXD0_USBB_DIR_OE ;
wire RGMII_TXD1_RMII_TXD1_USBB_STP_OE ;
wire RGMII_TXD2_USBB_DATA5_OE ;
wire RGMII_TXD3_USBB_DATA6_OE ;
wire SPI0_SCK_USBA_XCLK_OE ;
wire SPI0_SDI_USBA_DIR_MGPIO5A_OE ;
wire SPI0_SDO_USBA_STP_MGPIO6A_OE ;
wire SPI0_SS0_USBA_NXT_MGPIO7A_OE ;
wire SPI0_SS1_USBA_DATA5_MGPIO8A_OE ;
wire SPI0_SS2_USBA_DATA6_MGPIO9A_OE ;
wire SPI0_SS3_USBA_DATA7_MGPIO10A_OE ;
wire SPI0_SS4_MGPIO19A_OE ;
wire SPI0_SS5_MGPIO20A_OE ;
wire SPI0_SS6_MGPIO21A_OE ;
wire SPI0_SS7_MGPIO22A_OE ;
wire SPI1_SCK_OE ;
wire SPI1_SDI_MGPIO11A_OE ;
wire SPI1_SDO_MGPIO12A_OE ;
wire SPI1_SS0_MGPIO13A_OE ;
wire SPI1_SS1_MGPIO14A_OE ;
wire SPI1_SS2_MGPIO15A_OE ;
wire SPI1_SS3_MGPIO16A_OE ;
wire SPI1_SS4_MGPIO17A_OE ;
wire SPI1_SS5_MGPIO18A_OE ;
wire SPI1_SS6_MGPIO23A_OE ;
wire SPI1_SS7_MGPIO24A_OE ;
wire USBC_XCLK_OE ;
  CFG2 MSS_ADLIB_INST_RNIIG9F (
	.A(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx),
	.B(AMBA_SLAVE_0_PADDRS_net_0[14]),
	.Y(o2)
);
defparam MSS_ADLIB_INST_RNIIG9F.INIT=4'h2;
  CFG4 MSS_ADLIB_INST_RNIDP761 (
	.A(popfeedthru_unused_33),
	.B(o2),
	.C(AMBA_SLAVE_0_PADDRS_net_0[15]),
	.D(popfeedthru_unused_34),
	.Y(MSS_ADLIB_INST_RNIDP761_1z)
);
defparam MSS_ADLIB_INST_RNIDP761.INIT=16'h0004;
// @9:216
  MSS_025 MSS_ADLIB_INST (
	.CAN_RXBUS_MGPIO3A_H2F_A(CAN_RXBUS_MGPIO3A_H2F_A),
	.CAN_RXBUS_MGPIO3A_H2F_B(CAN_RXBUS_MGPIO3A_H2F_B),
	.CAN_TX_EBL_MGPIO4A_H2F_A(CAN_TX_EBL_MGPIO4A_H2F_A),
	.CAN_TX_EBL_MGPIO4A_H2F_B(CAN_TX_EBL_MGPIO4A_H2F_B),
	.CAN_TXBUS_MGPIO2A_H2F_A(CAN_TXBUS_MGPIO2A_H2F_A),
	.CAN_TXBUS_MGPIO2A_H2F_B(CAN_TXBUS_MGPIO2A_H2F_B),
	.CLK_CONFIG_APB(FIC_2_APB_M_PCLK),
	.COMMS_INT(COMMS_INT),
	.CONFIG_PRESET_N(FIC_2_APB_M_PRESET_N_i),
	.EDAC_ERROR(EDAC_ERROR[7:0]),
	.F_FM0_RDATA(F_FM0_RDATA[31:0]),
	.F_FM0_READYOUT(F_FM0_READYOUT),
	.F_FM0_RESP(F_FM0_RESP),
	.F_HM0_ADDR({AMBA_SLAVE_0_PADDRS_net_0_Z[31:16], AMBA_SLAVE_0_PADDRS_net_0[15:14], popfeedthru_unused_33, popfeedthru_unused_34, popfeedthru_unused_35, popfeedthru_unused_36, popfeedthru_unused_37, popfeedthru_unused_38, popfeedthru_unused_39, popfeedthru_unused_40, popfeedthru_unused_41, popfeedthru_unused_42, popfeedthru_unused_43, popfeedthru_unused_44, popfeedthru_unused_45, popfeedthru_unused_46}),
	.F_HM0_ENABLE(popfeedthru_unused_32),
	.F_HM0_SEL(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx),
	.F_HM0_SIZE(F_HM0_SIZE[1:0]),
	.F_HM0_TRANS1(F_HM0_TRANS1),
	.F_HM0_WDATA({popfeedthru_unused_0, popfeedthru_unused_1, popfeedthru_unused_2, popfeedthru_unused_3, popfeedthru_unused_4, popfeedthru_unused_5, popfeedthru_unused_6, popfeedthru_unused_7, popfeedthru_unused_8, popfeedthru_unused_9, popfeedthru_unused_10, popfeedthru_unused_11, popfeedthru_unused_12, popfeedthru_unused_13, popfeedthru_unused_14, popfeedthru_unused_15, popfeedthru_unused_16, popfeedthru_unused_17, popfeedthru_unused_18, popfeedthru_unused_19, popfeedthru_unused_20, popfeedthru_unused_21, popfeedthru_unused_22, popfeedthru_unused_23, popfeedthru_unused_24, popfeedthru_unused_25, popfeedthru_unused_26, popfeedthru_unused_27, popfeedthru_unused_28, popfeedthru_unused_29, popfeedthru_unused_30, popfeedthru_unused_31}),
	.F_HM0_WRITE(popfeedthru_unused),
	.FAB_CHRGVBUS(FAB_CHRGVBUS),
	.FAB_DISCHRGVBUS(FAB_DISCHRGVBUS),
	.FAB_DMPULLDOWN(FAB_DMPULLDOWN),
	.FAB_DPPULLDOWN(FAB_DPPULLDOWN),
	.FAB_DRVVBUS(FAB_DRVVBUS),
	.FAB_IDPULLUP(FAB_IDPULLUP),
	.FAB_OPMODE(FAB_OPMODE[1:0]),
	.FAB_SUSPENDM(FAB_SUSPENDM),
	.FAB_TERMSEL(FAB_TERMSEL),
	.FAB_TXVALID(FAB_TXVALID),
	.FAB_VCONTROL(FAB_VCONTROL[3:0]),
	.FAB_VCONTROLLOADM(FAB_VCONTROLLOADM),
	.FAB_XCVRSEL(FAB_XCVRSEL[1:0]),
	.FAB_XDATAOUT(FAB_XDATAOUT[7:0]),
	.FACC_GLMUX_SEL(FACC_GLMUX_SEL),
	.FIC32_0_MASTER(FIC32_0_MASTER[1:0]),
	.FIC32_1_MASTER(FIC32_1_MASTER[1:0]),
	.FPGA_RESET_N(MSS_RESET_N_M2F),
	.GTX_CLK(GTX_CLK),
	.H2F_INTERRUPT(H2F_INTERRUPT[15:0]),
	.H2F_NMI(H2F_NMI),
	.H2FCALIB(H2FCALIB),
	.I2C0_SCL_MGPIO31B_H2F_A(I2C0_SCL_MGPIO31B_H2F_A),
	.I2C0_SCL_MGPIO31B_H2F_B(I2C0_SCL_MGPIO31B_H2F_B),
	.I2C0_SDA_MGPIO30B_H2F_A(I2C0_SDA_MGPIO30B_H2F_A),
	.I2C0_SDA_MGPIO30B_H2F_B(I2C0_SDA_MGPIO30B_H2F_B),
	.I2C1_SCL_MGPIO1A_H2F_A(I2C1_SCL_MGPIO1A_H2F_A),
	.I2C1_SCL_MGPIO1A_H2F_B(I2C1_SCL_MGPIO1A_H2F_B),
	.I2C1_SDA_MGPIO0A_H2F_A(I2C1_SDA_MGPIO0A_H2F_A),
	.I2C1_SDA_MGPIO0A_H2F_B(I2C1_SDA_MGPIO0A_H2F_B),
	.MDCF(MDCF),
	.MDOENF(MDOENF),
	.MDOF(MDOF),
	.MMUART0_CTS_MGPIO19B_H2F_A(MMUART0_CTS_MGPIO19B_H2F_A),
	.MMUART0_CTS_MGPIO19B_H2F_B(MMUART0_CTS_MGPIO19B_H2F_B),
	.MMUART0_DCD_MGPIO22B_H2F_A(MMUART0_DCD_MGPIO22B_H2F_A),
	.MMUART0_DCD_MGPIO22B_H2F_B(MMUART0_DCD_MGPIO22B_H2F_B),
	.MMUART0_DSR_MGPIO20B_H2F_A(MMUART0_DSR_MGPIO20B_H2F_A),
	.MMUART0_DSR_MGPIO20B_H2F_B(MMUART0_DSR_MGPIO20B_H2F_B),
	.MMUART0_DTR_MGPIO18B_H2F_A(MMUART0_DTR_MGPIO18B_H2F_A),
	.MMUART0_DTR_MGPIO18B_H2F_B(MMUART0_DTR_MGPIO18B_H2F_B),
	.MMUART0_RI_MGPIO21B_H2F_A(MMUART0_RI_MGPIO21B_H2F_A),
	.MMUART0_RI_MGPIO21B_H2F_B(MMUART0_RI_MGPIO21B_H2F_B),
	.MMUART0_RTS_MGPIO17B_H2F_A(MMUART0_RTS_MGPIO17B_H2F_A),
	.MMUART0_RTS_MGPIO17B_H2F_B(MMUART0_RTS_MGPIO17B_H2F_B),
	.MMUART0_RXD_MGPIO28B_H2F_A(MMUART0_RXD_MGPIO28B_H2F_A),
	.MMUART0_RXD_MGPIO28B_H2F_B(MMUART0_RXD_MGPIO28B_H2F_B),
	.MMUART0_SCK_MGPIO29B_H2F_A(MMUART0_SCK_MGPIO29B_H2F_A),
	.MMUART0_SCK_MGPIO29B_H2F_B(MMUART0_SCK_MGPIO29B_H2F_B),
	.MMUART0_TXD_MGPIO27B_H2F_A(MMUART0_TXD_MGPIO27B_H2F_A),
	.MMUART0_TXD_MGPIO27B_H2F_B(MMUART0_TXD_MGPIO27B_H2F_B),
	.MMUART1_DTR_MGPIO12B_H2F_A(MMUART1_DTR_MGPIO12B_H2F_A),
	.MMUART1_RTS_MGPIO11B_H2F_A(MMUART1_RTS_MGPIO11B_H2F_A),
	.MMUART1_RTS_MGPIO11B_H2F_B(MMUART1_RTS_MGPIO11B_H2F_B),
	.MMUART1_RXD_MGPIO26B_H2F_A(MMUART1_RXD_MGPIO26B_H2F_A),
	.MMUART1_RXD_MGPIO26B_H2F_B(MMUART1_RXD_MGPIO26B_H2F_B),
	.MMUART1_SCK_MGPIO25B_H2F_A(MMUART1_SCK_MGPIO25B_H2F_A),
	.MMUART1_SCK_MGPIO25B_H2F_B(MMUART1_SCK_MGPIO25B_H2F_B),
	.MMUART1_TXD_MGPIO24B_H2F_A(MMUART1_TXD_MGPIO24B_H2F_A),
	.MMUART1_TXD_MGPIO24B_H2F_B(MMUART1_TXD_MGPIO24B_H2F_B),
	.MPLL_LOCK(MPLL_LOCK),
	.PER2_FABRIC_PADDR(FIC_2_APB_M_PADDR[15:2]),
	.PER2_FABRIC_PENABLE(FIC_2_APB_M_PENABLE),
	.PER2_FABRIC_PSEL(FIC_2_APB_M_PSEL),
	.PER2_FABRIC_PWDATA(FIC_2_APB_M_PWDATA[31:0]),
	.PER2_FABRIC_PWRITE(FIC_2_APB_M_PWRITE),
	.RTC_MATCH(RTC_MATCH),
	.SLEEPDEEP(SLEEPDEEP),
	.SLEEPHOLDACK(SLEEPHOLDACK),
	.SLEEPING(SLEEPING),
	.SMBALERT_NO0(SMBALERT_NO0),
	.SMBALERT_NO1(SMBALERT_NO1),
	.SMBSUS_NO0(SMBSUS_NO0),
	.SMBSUS_NO1(SMBSUS_NO1),
	.SPI0_CLK_OUT(SPI0_CLK_OUT),
	.SPI0_SDI_MGPIO5A_H2F_A(SPI0_SDI_MGPIO5A_H2F_A),
	.SPI0_SDI_MGPIO5A_H2F_B(SPI0_SDI_MGPIO5A_H2F_B),
	.SPI0_SDO_MGPIO6A_H2F_A(SPI0_SDO_MGPIO6A_H2F_A),
	.SPI0_SDO_MGPIO6A_H2F_B(SPI0_SDO_MGPIO6A_H2F_B),
	.SPI0_SS0_MGPIO7A_H2F_A(SPI0_SS0_MGPIO7A_H2F_A),
	.SPI0_SS0_MGPIO7A_H2F_B(SPI0_SS0_MGPIO7A_H2F_B),
	.SPI0_SS1_MGPIO8A_H2F_A(SPI0_SS1_MGPIO8A_H2F_A),
	.SPI0_SS1_MGPIO8A_H2F_B(SPI0_SS1_MGPIO8A_H2F_B),
	.SPI0_SS2_MGPIO9A_H2F_A(SPI0_SS2_MGPIO9A_H2F_A),
	.SPI0_SS2_MGPIO9A_H2F_B(SPI0_SS2_MGPIO9A_H2F_B),
	.SPI0_SS3_MGPIO10A_H2F_A(SPI0_SS3_MGPIO10A_H2F_A),
	.SPI0_SS3_MGPIO10A_H2F_B(SPI0_SS3_MGPIO10A_H2F_B),
	.SPI0_SS4_MGPIO19A_H2F_A(SPI0_SS4_MGPIO19A_H2F_A),
	.SPI0_SS5_MGPIO20A_H2F_A(SPI0_SS5_MGPIO20A_H2F_A),
	.SPI0_SS6_MGPIO21A_H2F_A(SPI0_SS6_MGPIO21A_H2F_A),
	.SPI0_SS7_MGPIO22A_H2F_A(SPI0_SS7_MGPIO22A_H2F_A),
	.SPI1_CLK_OUT(SPI1_CLK_OUT),
	.SPI1_SDI_MGPIO11A_H2F_A(SPI1_SDI_MGPIO11A_H2F_A),
	.SPI1_SDI_MGPIO11A_H2F_B(SPI1_SDI_MGPIO11A_H2F_B),
	.SPI1_SDO_MGPIO12A_H2F_A(SPI1_SDO_MGPIO12A_H2F_A),
	.SPI1_SDO_MGPIO12A_H2F_B(SPI1_SDO_MGPIO12A_H2F_B),
	.SPI1_SS0_MGPIO13A_H2F_A(SPI1_SS0_MGPIO13A_H2F_A),
	.SPI1_SS0_MGPIO13A_H2F_B(SPI1_SS0_MGPIO13A_H2F_B),
	.SPI1_SS1_MGPIO14A_H2F_A(SPI1_SS1_MGPIO14A_H2F_A),
	.SPI1_SS1_MGPIO14A_H2F_B(SPI1_SS1_MGPIO14A_H2F_B),
	.SPI1_SS2_MGPIO15A_H2F_A(SPI1_SS2_MGPIO15A_H2F_A),
	.SPI1_SS2_MGPIO15A_H2F_B(SPI1_SS2_MGPIO15A_H2F_B),
	.SPI1_SS3_MGPIO16A_H2F_A(SPI1_SS3_MGPIO16A_H2F_A),
	.SPI1_SS3_MGPIO16A_H2F_B(SPI1_SS3_MGPIO16A_H2F_B),
	.SPI1_SS4_MGPIO17A_H2F_A(SPI1_SS4_MGPIO17A_H2F_A),
	.SPI1_SS5_MGPIO18A_H2F_A(SPI1_SS5_MGPIO18A_H2F_A),
	.SPI1_SS6_MGPIO23A_H2F_A(SPI1_SS6_MGPIO23A_H2F_A),
	.SPI1_SS7_MGPIO24A_H2F_A(SPI1_SS7_MGPIO24A_H2F_A),
	.TCGF(TCGF[9:0]),
	.TRACECLK(TRACECLK),
	.TRACEDATA(TRACEDATA[3:0]),
	.TX_CLK(TX_CLK),
	.TX_ENF(TX_ENF),
	.TX_ERRF(TX_ERRF),
	.TXCTL_EN_RIF(TXCTL_EN_RIF),
	.TXD_RIF(TXD_RIF[3:0]),
	.TXDF(TXDF[7:0]),
	.TXEV(TXEV),
	.WDOGTIMEOUT(WDOGTIMEOUT),
	.F_ARREADY_HREADYOUT1(F_ARREADY_HREADYOUT1),
	.F_AWREADY_HREADYOUT0(F_AWREADY_HREADYOUT0),
	.F_BID(F_BID[3:0]),
	.F_BRESP_HRESP0(F_BRESP_HRESP0[1:0]),
	.F_BVALID(F_BVALID),
	.F_RDATA_HRDATA01(F_RDATA_HRDATA01[63:0]),
	.F_RID(F_RID[3:0]),
	.F_RLAST(F_RLAST),
	.F_RRESP_HRESP1(F_RRESP_HRESP1[1:0]),
	.F_RVALID(F_RVALID),
	.F_WREADY(F_WREADY),
	.MDDR_FABRIC_PRDATA(MDDR_FABRIC_PRDATA[15:0]),
	.MDDR_FABRIC_PREADY(MDDR_FABRIC_PREADY),
	.MDDR_FABRIC_PSLVERR(MDDR_FABRIC_PSLVERR),
	.CAN_RXBUS_F2H_SCP(VCC),
	.CAN_TX_EBL_F2H_SCP(VCC),
	.CAN_TXBUS_F2H_SCP(VCC),
	.COLF(VCC),
	.CRSF(VCC),
	.F2_DMAREADY({VCC, VCC}),
	.F2H_INTERRUPT({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F2HCALIB(VCC),
	.F_DMAREADY({VCC, VCC}),
	.F_FM0_ADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_FM0_ENABLE(GND),
	.F_FM0_MASTLOCK(GND),
	.F_FM0_READY(VCC),
	.F_FM0_SEL(GND),
	.F_FM0_SIZE({GND, GND}),
	.F_FM0_TRANS1(GND),
	.F_FM0_WDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_FM0_WRITE(GND),
	.F_HM0_RDATA(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[31:0]),
	.F_HM0_READY(N_70_i),
	.F_HM0_RESP(GND),
	.FAB_AVALID(VCC),
	.FAB_HOSTDISCON(VCC),
	.FAB_IDDIG(VCC),
	.FAB_LINESTATE({VCC, VCC}),
	.FAB_M3_RESET_N(VCC),
	.FAB_PLL_LOCK(LOCK),
	.FAB_RXACTIVE(VCC),
	.FAB_RXERROR(VCC),
	.FAB_RXVALID(VCC),
	.FAB_RXVALIDH(GND),
	.FAB_SESSEND(VCC),
	.FAB_TXREADY(VCC),
	.FAB_VBUSVALID(VCC),
	.FAB_VSTATUS({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.FAB_XDATAIN({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.GTX_CLKPF(VCC),
	.I2C0_BCLK(VCC),
	.I2C0_SCL_F2H_SCP(VCC),
	.I2C0_SDA_F2H_SCP(VCC),
	.I2C1_BCLK(VCC),
	.I2C1_SCL_F2H_SCP(VCC),
	.I2C1_SDA_F2H_SCP(VCC),
	.MDIF(VCC),
	.MGPIO0A_F2H_GPIN(VCC),
	.MGPIO10A_F2H_GPIN(VCC),
	.MGPIO11A_F2H_GPIN(VCC),
	.MGPIO11B_F2H_GPIN(VCC),
	.MGPIO12A_F2H_GPIN(VCC),
	.MGPIO13A_F2H_GPIN(VCC),
	.MGPIO14A_F2H_GPIN(VCC),
	.MGPIO15A_F2H_GPIN(VCC),
	.MGPIO16A_F2H_GPIN(VCC),
	.MGPIO17B_F2H_GPIN(VCC),
	.MGPIO18B_F2H_GPIN(VCC),
	.MGPIO19B_F2H_GPIN(VCC),
	.MGPIO1A_F2H_GPIN(VCC),
	.MGPIO20B_F2H_GPIN(VCC),
	.MGPIO21B_F2H_GPIN(VCC),
	.MGPIO22B_F2H_GPIN(VCC),
	.MGPIO24B_F2H_GPIN(VCC),
	.MGPIO25B_F2H_GPIN(VCC),
	.MGPIO26B_F2H_GPIN(VCC),
	.MGPIO27B_F2H_GPIN(VCC),
	.MGPIO28B_F2H_GPIN(VCC),
	.MGPIO29B_F2H_GPIN(VCC),
	.MGPIO2A_F2H_GPIN(VCC),
	.MGPIO30B_F2H_GPIN(VCC),
	.MGPIO31B_F2H_GPIN(VCC),
	.MGPIO3A_F2H_GPIN(VCC),
	.MGPIO4A_F2H_GPIN(VCC),
	.MGPIO5A_F2H_GPIN(VCC),
	.MGPIO6A_F2H_GPIN(VCC),
	.MGPIO7A_F2H_GPIN(VCC),
	.MGPIO8A_F2H_GPIN(VCC),
	.MGPIO9A_F2H_GPIN(VCC),
	.MMUART0_CTS_F2H_SCP(VCC),
	.MMUART0_DCD_F2H_SCP(VCC),
	.MMUART0_DSR_F2H_SCP(VCC),
	.MMUART0_DTR_F2H_SCP(VCC),
	.MMUART0_RI_F2H_SCP(VCC),
	.MMUART0_RTS_F2H_SCP(VCC),
	.MMUART0_RXD_F2H_SCP(VCC),
	.MMUART0_SCK_F2H_SCP(VCC),
	.MMUART0_TXD_F2H_SCP(VCC),
	.MMUART1_CTS_F2H_SCP(VCC),
	.MMUART1_DCD_F2H_SCP(VCC),
	.MMUART1_DSR_F2H_SCP(VCC),
	.MMUART1_RI_F2H_SCP(VCC),
	.MMUART1_RTS_F2H_SCP(VCC),
	.MMUART1_RXD_F2H_SCP(VCC),
	.MMUART1_SCK_F2H_SCP(VCC),
	.MMUART1_TXD_F2H_SCP(VCC),
	.PER2_FABRIC_PRDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.PER2_FABRIC_PREADY(VCC),
	.PER2_FABRIC_PSLVERR(GND),
	.RCGF({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.RX_CLKPF(VCC),
	.RX_DVF(VCC),
	.RX_ERRF(VCC),
	.RX_EV(VCC),
	.RXDF({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.SLEEPHOLDREQ(GND),
	.SMBALERT_NI0(VCC),
	.SMBALERT_NI1(VCC),
	.SMBSUS_NI0(VCC),
	.SMBSUS_NI1(VCC),
	.SPI0_CLK_IN(VCC),
	.SPI0_SDI_F2H_SCP(VCC),
	.SPI0_SDO_F2H_SCP(VCC),
	.SPI0_SS0_F2H_SCP(VCC),
	.SPI0_SS1_F2H_SCP(VCC),
	.SPI0_SS2_F2H_SCP(VCC),
	.SPI0_SS3_F2H_SCP(VCC),
	.SPI1_CLK_IN(VCC),
	.SPI1_SDI_F2H_SCP(VCC),
	.SPI1_SDO_F2H_SCP(VCC),
	.SPI1_SS0_F2H_SCP(VCC),
	.SPI1_SS1_F2H_SCP(VCC),
	.SPI1_SS2_F2H_SCP(VCC),
	.SPI1_SS3_F2H_SCP(VCC),
	.TX_CLKPF(VCC),
	.USER_MSS_GPIO_RESET_N(VCC),
	.USER_MSS_RESET_N(VCC),
	.XCLK_FAB(VCC),
	.CLK_BASE(GL0_INST),
	.CLK_MDDR_APB(VCC),
	.F_ARADDR_HADDR1({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_ARBURST_HTRANS1({GND, GND}),
	.F_ARID_HSEL1({GND, GND, GND, GND}),
	.F_ARLEN_HBURST1({GND, GND, GND, GND}),
	.F_ARLOCK_HMASTLOCK1({GND, GND}),
	.F_ARSIZE_HSIZE1({GND, GND}),
	.F_ARVALID_HWRITE1(GND),
	.F_AWADDR_HADDR0({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_AWBURST_HTRANS0({GND, GND}),
	.F_AWID_HSEL0({GND, GND, GND, GND}),
	.F_AWLEN_HBURST0({GND, GND, GND, GND}),
	.F_AWLOCK_HMASTLOCK0({GND, GND}),
	.F_AWSIZE_HSIZE0({GND, GND}),
	.F_AWVALID_HWRITE0(GND),
	.F_BREADY(GND),
	.F_RMW_AXI(GND),
	.F_RREADY(GND),
	.F_WDATA_HWDATA01({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_WID_HREADY01({GND, GND, GND, GND}),
	.F_WLAST(GND),
	.F_WSTRB({GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_WVALID(GND),
	.FPGA_MDDR_ARESET_N(VCC),
	.MDDR_FABRIC_PADDR({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.MDDR_FABRIC_PENABLE(VCC),
	.MDDR_FABRIC_PSEL(VCC),
	.MDDR_FABRIC_PWDATA({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.MDDR_FABRIC_PWRITE(VCC),
	.PRESET_N(GND),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_IN(GND),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_IN(GND),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_IN(GND),
	.DM_IN({GND, GND, GND}),
	.DRAM_DQ_IN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.DRAM_DQS_IN({GND, GND, GND}),
	.DRAM_FIFO_WE_IN({GND, GND}),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_IN(GND),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_IN(GND),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_IN(GND),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_IN(GND),
	.MGPIO25A_IN(GND),
	.MGPIO26A_IN(GND),
	.MMUART0_CTS_USBC_DATA7_MGPIO19B_IN(GND),
	.MMUART0_DCD_MGPIO22B_IN(GND),
	.MMUART0_DSR_MGPIO20B_IN(GND),
	.MMUART0_DTR_USBC_DATA6_MGPIO18B_IN(GND),
	.MMUART0_RI_MGPIO21B_IN(GND),
	.MMUART0_RTS_USBC_DATA5_MGPIO17B_IN(GND),
	.MMUART0_RXD_USBC_STP_MGPIO28B_IN(GND),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_IN(GND),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_IN(GND),
	.MMUART1_CTS_MGPIO13B_IN(GND),
	.MMUART1_DCD_MGPIO16B_IN(GND),
	.MMUART1_DSR_MGPIO14B_IN(GND),
	.MMUART1_DTR_MGPIO12B_IN(GND),
	.MMUART1_RI_MGPIO15B_IN(GND),
	.MMUART1_RTS_MGPIO11B_IN(GND),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_IN(GND),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_IN(GND),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_IN(GND),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_IN(GND),
	.RGMII_MDC_RMII_MDC_IN(GND),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_IN(GND),
	.RGMII_RX_CLK_IN(GND),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_IN(GND),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_IN(GND),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_IN(GND),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_IN(GND),
	.RGMII_RXD3_USBB_DATA4_IN(GND),
	.RGMII_TX_CLK_IN(GND),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_IN(GND),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_IN(GND),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_IN(GND),
	.RGMII_TXD2_USBB_DATA5_IN(GND),
	.RGMII_TXD3_USBB_DATA6_IN(GND),
	.SPI0_SCK_USBA_XCLK_IN(GND),
	.SPI0_SDI_USBA_DIR_MGPIO5A_IN(GND),
	.SPI0_SDO_USBA_STP_MGPIO6A_IN(GND),
	.SPI0_SS0_USBA_NXT_MGPIO7A_IN(GND),
	.SPI0_SS1_USBA_DATA5_MGPIO8A_IN(GND),
	.SPI0_SS2_USBA_DATA6_MGPIO9A_IN(GND),
	.SPI0_SS3_USBA_DATA7_MGPIO10A_IN(GND),
	.SPI0_SS4_MGPIO19A_IN(GND),
	.SPI0_SS5_MGPIO20A_IN(GND),
	.SPI0_SS6_MGPIO21A_IN(GND),
	.SPI0_SS7_MGPIO22A_IN(GND),
	.SPI1_SCK_IN(GND),
	.SPI1_SDI_MGPIO11A_IN(GND),
	.SPI1_SDO_MGPIO12A_IN(GND),
	.SPI1_SS0_MGPIO13A_IN(GND),
	.SPI1_SS1_MGPIO14A_IN(GND),
	.SPI1_SS2_MGPIO15A_IN(GND),
	.SPI1_SS3_MGPIO16A_IN(GND),
	.SPI1_SS4_MGPIO17A_IN(GND),
	.SPI1_SS5_MGPIO18A_IN(GND),
	.SPI1_SS6_MGPIO23A_IN(GND),
	.SPI1_SS7_MGPIO24A_IN(GND),
	.USBC_XCLK_IN(GND),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT(CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT(CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT(CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT),
	.DRAM_ADDR(DRAM_ADDR[15:0]),
	.DRAM_BA(DRAM_BA[2:0]),
	.DRAM_CASN(DRAM_CASN),
	.DRAM_CKE(DRAM_CKE),
	.DRAM_CLK(DRAM_CLK),
	.DRAM_CSN(DRAM_CSN),
	.DRAM_DM_RDQS_OUT(DRAM_DM_RDQS_OUT[2:0]),
	.DRAM_DQ_OUT(DRAM_DQ_OUT[17:0]),
	.DRAM_DQS_OUT(DRAM_DQS_OUT[2:0]),
	.DRAM_FIFO_WE_OUT(DRAM_FIFO_WE_OUT[1:0]),
	.DRAM_ODT(DRAM_ODT),
	.DRAM_RASN(DRAM_RASN),
	.DRAM_RSTN(DRAM_RSTN),
	.DRAM_WEN(DRAM_WEN),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_OUT(I2C0_SCL_USBC_DATA1_MGPIO31B_OUT),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_OUT(I2C0_SDA_USBC_DATA0_MGPIO30B_OUT),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_OUT(I2C1_SCL_USBA_DATA4_MGPIO1A_OUT),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_OUT(I2C1_SDA_USBA_DATA3_MGPIO0A_OUT),
	.MGPIO25A_OUT(MGPIO25A_OUT),
	.MGPIO26A_OUT(MGPIO26A_OUT),
	.MMUART0_CTS_USBC_DATA7_MGPIO19B_OUT(MMUART0_CTS_USBC_DATA7_MGPIO19B_OUT),
	.MMUART0_DCD_MGPIO22B_OUT(MMUART0_DCD_MGPIO22B_OUT),
	.MMUART0_DSR_MGPIO20B_OUT(MMUART0_DSR_MGPIO20B_OUT),
	.MMUART0_DTR_USBC_DATA6_MGPIO18B_OUT(MMUART0_DTR_USBC_DATA6_MGPIO18B_OUT),
	.MMUART0_RI_MGPIO21B_OUT(MMUART0_RI_MGPIO21B_OUT),
	.MMUART0_RTS_USBC_DATA5_MGPIO17B_OUT(MMUART0_RTS_USBC_DATA5_MGPIO17B_OUT),
	.MMUART0_RXD_USBC_STP_MGPIO28B_OUT(MMUART0_RXD_USBC_STP_MGPIO28B_OUT),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_OUT(MMUART0_SCK_USBC_NXT_MGPIO29B_OUT),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_OUT(MMUART0_TXD_USBC_DIR_MGPIO27B_OUT),
	.MMUART1_CTS_MGPIO13B_OUT(MMUART1_CTS_MGPIO13B_OUT),
	.MMUART1_DCD_MGPIO16B_OUT(MMUART1_DCD_MGPIO16B_OUT),
	.MMUART1_DSR_MGPIO14B_OUT(MMUART1_DSR_MGPIO14B_OUT),
	.MMUART1_DTR_MGPIO12B_OUT(MMUART1_DTR_MGPIO12B_OUT),
	.MMUART1_RI_MGPIO15B_OUT(MMUART1_RI_MGPIO15B_OUT),
	.MMUART1_RTS_MGPIO11B_OUT(MMUART1_RTS_MGPIO11B_OUT),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT(MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT(MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT(MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT(RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT),
	.RGMII_MDC_RMII_MDC_OUT(RGMII_MDC_RMII_MDC_OUT),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT(RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT),
	.RGMII_RX_CLK_OUT(RGMII_RX_CLK_OUT),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT(RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT(RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT(RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT(RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT),
	.RGMII_RXD3_USBB_DATA4_OUT(RGMII_RXD3_USBB_DATA4_OUT),
	.RGMII_TX_CLK_OUT(RGMII_TX_CLK_OUT),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT(RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT(RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_OUT(RGMII_TXD1_RMII_TXD1_USBB_STP_OUT),
	.RGMII_TXD2_USBB_DATA5_OUT(RGMII_TXD2_USBB_DATA5_OUT),
	.RGMII_TXD3_USBB_DATA6_OUT(RGMII_TXD3_USBB_DATA6_OUT),
	.SPI0_SCK_USBA_XCLK_OUT(SPI0_SCK_USBA_XCLK_OUT),
	.SPI0_SDI_USBA_DIR_MGPIO5A_OUT(SPI0_SDI_USBA_DIR_MGPIO5A_OUT),
	.SPI0_SDO_USBA_STP_MGPIO6A_OUT(SPI0_SDO_USBA_STP_MGPIO6A_OUT),
	.SPI0_SS0_USBA_NXT_MGPIO7A_OUT(SPI0_SS0_USBA_NXT_MGPIO7A_OUT),
	.SPI0_SS1_USBA_DATA5_MGPIO8A_OUT(SPI0_SS1_USBA_DATA5_MGPIO8A_OUT),
	.SPI0_SS2_USBA_DATA6_MGPIO9A_OUT(SPI0_SS2_USBA_DATA6_MGPIO9A_OUT),
	.SPI0_SS3_USBA_DATA7_MGPIO10A_OUT(SPI0_SS3_USBA_DATA7_MGPIO10A_OUT),
	.SPI0_SS4_MGPIO19A_OUT(SPI0_SS4_MGPIO19A_OUT),
	.SPI0_SS5_MGPIO20A_OUT(SPI0_SS5_MGPIO20A_OUT),
	.SPI0_SS6_MGPIO21A_OUT(SPI0_SS6_MGPIO21A_OUT),
	.SPI0_SS7_MGPIO22A_OUT(SPI0_SS7_MGPIO22A_OUT),
	.SPI1_SCK_OUT(SPI1_SCK_OUT),
	.SPI1_SDI_MGPIO11A_OUT(SPI1_SDI_MGPIO11A_OUT),
	.SPI1_SDO_MGPIO12A_OUT(SPI1_SDO_MGPIO12A_OUT),
	.SPI1_SS0_MGPIO13A_OUT(SPI1_SS0_MGPIO13A_OUT),
	.SPI1_SS1_MGPIO14A_OUT(SPI1_SS1_MGPIO14A_OUT),
	.SPI1_SS2_MGPIO15A_OUT(SPI1_SS2_MGPIO15A_OUT),
	.SPI1_SS3_MGPIO16A_OUT(SPI1_SS3_MGPIO16A_OUT),
	.SPI1_SS4_MGPIO17A_OUT(SPI1_SS4_MGPIO17A_OUT),
	.SPI1_SS5_MGPIO18A_OUT(SPI1_SS5_MGPIO18A_OUT),
	.SPI1_SS6_MGPIO23A_OUT(SPI1_SS6_MGPIO23A_OUT),
	.SPI1_SS7_MGPIO24A_OUT(SPI1_SS7_MGPIO24A_OUT),
	.USBC_XCLK_OUT(USBC_XCLK_OUT),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_OE(CAN_RXBUS_USBA_DATA1_MGPIO3A_OE),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE(CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_OE(CAN_TXBUS_USBA_DATA0_MGPIO2A_OE),
	.DM_OE(DM_OE[2:0]),
	.DRAM_DQ_OE(DRAM_DQ_OE[17:0]),
	.DRAM_DQS_OE(DRAM_DQS_OE[2:0]),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_OE(I2C0_SCL_USBC_DATA1_MGPIO31B_OE),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_OE(I2C0_SDA_USBC_DATA0_MGPIO30B_OE),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_OE(I2C1_SCL_USBA_DATA4_MGPIO1A_OE),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_OE(I2C1_SDA_USBA_DATA3_MGPIO0A_OE),
	.MGPIO25A_OE(MGPIO25A_OE),
	.MGPIO26A_OE(MGPIO26A_OE),
	.MMUART0_CTS_USBC_DATA7_MGPIO19B_OE(MMUART0_CTS_USBC_DATA7_MGPIO19B_OE),
	.MMUART0_DCD_MGPIO22B_OE(MMUART0_DCD_MGPIO22B_OE),
	.MMUART0_DSR_MGPIO20B_OE(MMUART0_DSR_MGPIO20B_OE),
	.MMUART0_DTR_USBC_DATA6_MGPIO18B_OE(MMUART0_DTR_USBC_DATA6_MGPIO18B_OE),
	.MMUART0_RI_MGPIO21B_OE(MMUART0_RI_MGPIO21B_OE),
	.MMUART0_RTS_USBC_DATA5_MGPIO17B_OE(MMUART0_RTS_USBC_DATA5_MGPIO17B_OE),
	.MMUART0_RXD_USBC_STP_MGPIO28B_OE(MMUART0_RXD_USBC_STP_MGPIO28B_OE),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_OE(MMUART0_SCK_USBC_NXT_MGPIO29B_OE),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_OE(MMUART0_TXD_USBC_DIR_MGPIO27B_OE),
	.MMUART1_CTS_MGPIO13B_OE(MMUART1_CTS_MGPIO13B_OE),
	.MMUART1_DCD_MGPIO16B_OE(MMUART1_DCD_MGPIO16B_OE),
	.MMUART1_DSR_MGPIO14B_OE(MMUART1_DSR_MGPIO14B_OE),
	.MMUART1_DTR_MGPIO12B_OE(MMUART1_DTR_MGPIO12B_OE),
	.MMUART1_RI_MGPIO15B_OE(MMUART1_RI_MGPIO15B_OE),
	.MMUART1_RTS_MGPIO11B_OE(MMUART1_RTS_MGPIO11B_OE),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_OE(MMUART1_RXD_USBC_DATA3_MGPIO26B_OE),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_OE(MMUART1_SCK_USBC_DATA4_MGPIO25B_OE),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_OE(MMUART1_TXD_USBC_DATA2_MGPIO24B_OE),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE(RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE),
	.RGMII_MDC_RMII_MDC_OE(RGMII_MDC_RMII_MDC_OE),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE(RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE),
	.RGMII_RX_CLK_OE(RGMII_RX_CLK_OE),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE(RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE(RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE(RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE(RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE),
	.RGMII_RXD3_USBB_DATA4_OE(RGMII_RXD3_USBB_DATA4_OE),
	.RGMII_TX_CLK_OE(RGMII_TX_CLK_OE),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE(RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_OE(RGMII_TXD0_RMII_TXD0_USBB_DIR_OE),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_OE(RGMII_TXD1_RMII_TXD1_USBB_STP_OE),
	.RGMII_TXD2_USBB_DATA5_OE(RGMII_TXD2_USBB_DATA5_OE),
	.RGMII_TXD3_USBB_DATA6_OE(RGMII_TXD3_USBB_DATA6_OE),
	.SPI0_SCK_USBA_XCLK_OE(SPI0_SCK_USBA_XCLK_OE),
	.SPI0_SDI_USBA_DIR_MGPIO5A_OE(SPI0_SDI_USBA_DIR_MGPIO5A_OE),
	.SPI0_SDO_USBA_STP_MGPIO6A_OE(SPI0_SDO_USBA_STP_MGPIO6A_OE),
	.SPI0_SS0_USBA_NXT_MGPIO7A_OE(SPI0_SS0_USBA_NXT_MGPIO7A_OE),
	.SPI0_SS1_USBA_DATA5_MGPIO8A_OE(SPI0_SS1_USBA_DATA5_MGPIO8A_OE),
	.SPI0_SS2_USBA_DATA6_MGPIO9A_OE(SPI0_SS2_USBA_DATA6_MGPIO9A_OE),
	.SPI0_SS3_USBA_DATA7_MGPIO10A_OE(SPI0_SS3_USBA_DATA7_MGPIO10A_OE),
	.SPI0_SS4_MGPIO19A_OE(SPI0_SS4_MGPIO19A_OE),
	.SPI0_SS5_MGPIO20A_OE(SPI0_SS5_MGPIO20A_OE),
	.SPI0_SS6_MGPIO21A_OE(SPI0_SS6_MGPIO21A_OE),
	.SPI0_SS7_MGPIO22A_OE(SPI0_SS7_MGPIO22A_OE),
	.SPI1_SCK_OE(SPI1_SCK_OE),
	.SPI1_SDI_MGPIO11A_OE(SPI1_SDI_MGPIO11A_OE),
	.SPI1_SDO_MGPIO12A_OE(SPI1_SDO_MGPIO12A_OE),
	.SPI1_SS0_MGPIO13A_OE(SPI1_SS0_MGPIO13A_OE),
	.SPI1_SS1_MGPIO14A_OE(SPI1_SS1_MGPIO14A_OE),
	.SPI1_SS2_MGPIO15A_OE(SPI1_SS2_MGPIO15A_OE),
	.SPI1_SS3_MGPIO16A_OE(SPI1_SS3_MGPIO16A_OE),
	.SPI1_SS4_MGPIO17A_OE(SPI1_SS4_MGPIO17A_OE),
	.SPI1_SS5_MGPIO18A_OE(SPI1_SS5_MGPIO18A_OE),
	.SPI1_SS6_MGPIO23A_OE(SPI1_SS6_MGPIO23A_OE),
	.SPI1_SS7_MGPIO24A_OE(SPI1_SS7_MGPIO24A_OE),
	.USBC_XCLK_OE(USBC_XCLK_OE)
);
defparam MSS_ADLIB_INST.INIT=1438'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F00000000F000000000000000000000000000000007FFFFFFFB000001007C33C000000006090C0208003FFFFE400F00000000010000000000F01C000001FE5FE4010842108421000001FE34001FF80000004000000000200B1007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam MSS_ADLIB_INST.ACT_UBITS=56'hFFFFFFFFFFFFFF;
defparam MSS_ADLIB_INST.MEMORYFILE="ENVM_init.mem";
defparam MSS_ADLIB_INST.RTC_MAIN_XTL_FREQ=0.0;
defparam MSS_ADLIB_INST.RTC_MAIN_XTL_MODE="";
defparam MSS_ADLIB_INST.DDR_CLK_FREQ=102.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* EvalSandbox_MSS_MSS */

module EvalSandbox_MSS (
  DMMainPorts_1_RamBusDataOut,
  popfeedthru_unused_46,
  popfeedthru_unused_45,
  popfeedthru_unused_44,
  popfeedthru_unused_43,
  popfeedthru_unused_42,
  popfeedthru_unused_41,
  popfeedthru_unused_40,
  popfeedthru_unused_39,
  popfeedthru_unused_38,
  popfeedthru_unused_37,
  popfeedthru_unused_36,
  popfeedthru_unused_35,
  popfeedthru_unused_31,
  popfeedthru_unused_30,
  popfeedthru_unused_29,
  popfeedthru_unused_28,
  popfeedthru_unused_27,
  popfeedthru_unused_26,
  popfeedthru_unused_25,
  popfeedthru_unused_24,
  popfeedthru_unused_23,
  popfeedthru_unused_22,
  popfeedthru_unused_21,
  popfeedthru_unused_20,
  popfeedthru_unused_19,
  popfeedthru_unused_18,
  popfeedthru_unused_17,
  popfeedthru_unused_16,
  popfeedthru_unused_15,
  popfeedthru_unused_14,
  popfeedthru_unused_13,
  popfeedthru_unused_12,
  popfeedthru_unused_11,
  popfeedthru_unused_10,
  popfeedthru_unused_9,
  popfeedthru_unused_8,
  popfeedthru_unused_7,
  popfeedthru_unused_6,
  popfeedthru_unused_5,
  popfeedthru_unused_4,
  popfeedthru_unused_3,
  popfeedthru_unused_2,
  popfeedthru_unused_1,
  popfeedthru_unused_0,
  popfeedthru_unused,
  popfeedthru_unused_33,
  popfeedthru_unused_34,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1,
  RegisterSpaceWriteAck,
  MSS_ADLIB_INST_RNIDP761,
  RegisterSpaceReadAck,
  FCCC_C0_0_GL0
)
;
input [31:0] DMMainPorts_1_RamBusDataOut ;
output popfeedthru_unused_46 ;
output popfeedthru_unused_45 ;
output popfeedthru_unused_44 ;
output popfeedthru_unused_43 ;
output popfeedthru_unused_42 ;
output popfeedthru_unused_41 ;
output popfeedthru_unused_40 ;
output popfeedthru_unused_39 ;
output popfeedthru_unused_38 ;
output popfeedthru_unused_37 ;
output popfeedthru_unused_36 ;
output popfeedthru_unused_35 ;
output popfeedthru_unused_31 ;
output popfeedthru_unused_30 ;
output popfeedthru_unused_29 ;
output popfeedthru_unused_28 ;
output popfeedthru_unused_27 ;
output popfeedthru_unused_26 ;
output popfeedthru_unused_25 ;
output popfeedthru_unused_24 ;
output popfeedthru_unused_23 ;
output popfeedthru_unused_22 ;
output popfeedthru_unused_21 ;
output popfeedthru_unused_20 ;
output popfeedthru_unused_19 ;
output popfeedthru_unused_18 ;
output popfeedthru_unused_17 ;
output popfeedthru_unused_16 ;
output popfeedthru_unused_15 ;
output popfeedthru_unused_14 ;
output popfeedthru_unused_13 ;
output popfeedthru_unused_12 ;
output popfeedthru_unused_11 ;
output popfeedthru_unused_10 ;
output popfeedthru_unused_9 ;
output popfeedthru_unused_8 ;
output popfeedthru_unused_7 ;
output popfeedthru_unused_6 ;
output popfeedthru_unused_5 ;
output popfeedthru_unused_4 ;
output popfeedthru_unused_3 ;
output popfeedthru_unused_2 ;
output popfeedthru_unused_1 ;
output popfeedthru_unused_0 ;
output popfeedthru_unused ;
output popfeedthru_unused_33 ;
output popfeedthru_unused_34 ;
output EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1 ;
input RegisterSpaceWriteAck ;
output MSS_ADLIB_INST_RNIDP761 ;
input RegisterSpaceReadAck ;
input FCCC_C0_0_GL0 ;
wire popfeedthru_unused_46 ;
wire popfeedthru_unused_45 ;
wire popfeedthru_unused_44 ;
wire popfeedthru_unused_43 ;
wire popfeedthru_unused_42 ;
wire popfeedthru_unused_41 ;
wire popfeedthru_unused_40 ;
wire popfeedthru_unused_39 ;
wire popfeedthru_unused_38 ;
wire popfeedthru_unused_37 ;
wire popfeedthru_unused_36 ;
wire popfeedthru_unused_35 ;
wire popfeedthru_unused_31 ;
wire popfeedthru_unused_30 ;
wire popfeedthru_unused_29 ;
wire popfeedthru_unused_28 ;
wire popfeedthru_unused_27 ;
wire popfeedthru_unused_26 ;
wire popfeedthru_unused_25 ;
wire popfeedthru_unused_24 ;
wire popfeedthru_unused_23 ;
wire popfeedthru_unused_22 ;
wire popfeedthru_unused_21 ;
wire popfeedthru_unused_20 ;
wire popfeedthru_unused_19 ;
wire popfeedthru_unused_18 ;
wire popfeedthru_unused_17 ;
wire popfeedthru_unused_16 ;
wire popfeedthru_unused_15 ;
wire popfeedthru_unused_14 ;
wire popfeedthru_unused_13 ;
wire popfeedthru_unused_12 ;
wire popfeedthru_unused_11 ;
wire popfeedthru_unused_10 ;
wire popfeedthru_unused_9 ;
wire popfeedthru_unused_8 ;
wire popfeedthru_unused_7 ;
wire popfeedthru_unused_6 ;
wire popfeedthru_unused_5 ;
wire popfeedthru_unused_4 ;
wire popfeedthru_unused_3 ;
wire popfeedthru_unused_2 ;
wire popfeedthru_unused_1 ;
wire popfeedthru_unused_0 ;
wire popfeedthru_unused ;
wire popfeedthru_unused_33 ;
wire popfeedthru_unused_34 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1 ;
wire RegisterSpaceWriteAck ;
wire MSS_ADLIB_INST_RNIDP761 ;
wire RegisterSpaceReadAck ;
wire FCCC_C0_0_GL0 ;
wire [31:0] EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA;
wire [15:14] AMBA_SLAVE_0_PADDRS_net_0;
wire LOCK ;
wire GL0_INST ;
wire N_70_i ;
wire EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
wire GND ;
wire VCC ;
// @15:211
  EvalSandbox_MSS_CCC_0_FCCC CCC_0 (
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.LOCK(LOCK),
	.GL0_INST_1z(GL0_INST)
);
// @15:258
  CoreAPB3_Z1_layer0 CoreAPB3_0 (
	.DMMainPorts_1_RamBusDataOut(DMMainPorts_1_RamBusDataOut[31:0]),
	.EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[31:0]),
	.AMBA_SLAVE_0_PADDRS_net_0(AMBA_SLAVE_0_PADDRS_net_0[15:14]),
	.RegisterSpaceReadAck(RegisterSpaceReadAck),
	.MSS_ADLIB_INST_RNIDP761(MSS_ADLIB_INST_RNIDP761),
	.RegisterSpaceWriteAck(RegisterSpaceWriteAck),
	.N_70_i(N_70_i),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1(EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1),
	.popfeedthru_unused_34(popfeedthru_unused_34),
	.popfeedthru_unused_33(popfeedthru_unused_33),
	.EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx)
);
// @15:442
  EvalSandbox_MSS_MSS EvalSandbox_MSS_MSS_0 (
	.EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[31:0]),
	.AMBA_SLAVE_0_PADDRS_net_0(AMBA_SLAVE_0_PADDRS_net_0[15:14]),
	.GL0_INST(GL0_INST),
	.LOCK(LOCK),
	.N_70_i(N_70_i),
	.popfeedthru_unused(popfeedthru_unused),
	.popfeedthru_unused_0(popfeedthru_unused_0),
	.popfeedthru_unused_1(popfeedthru_unused_1),
	.popfeedthru_unused_2(popfeedthru_unused_2),
	.popfeedthru_unused_3(popfeedthru_unused_3),
	.popfeedthru_unused_4(popfeedthru_unused_4),
	.popfeedthru_unused_5(popfeedthru_unused_5),
	.popfeedthru_unused_6(popfeedthru_unused_6),
	.popfeedthru_unused_7(popfeedthru_unused_7),
	.popfeedthru_unused_8(popfeedthru_unused_8),
	.popfeedthru_unused_9(popfeedthru_unused_9),
	.popfeedthru_unused_10(popfeedthru_unused_10),
	.popfeedthru_unused_11(popfeedthru_unused_11),
	.popfeedthru_unused_12(popfeedthru_unused_12),
	.popfeedthru_unused_13(popfeedthru_unused_13),
	.popfeedthru_unused_14(popfeedthru_unused_14),
	.popfeedthru_unused_15(popfeedthru_unused_15),
	.popfeedthru_unused_16(popfeedthru_unused_16),
	.popfeedthru_unused_17(popfeedthru_unused_17),
	.popfeedthru_unused_18(popfeedthru_unused_18),
	.popfeedthru_unused_19(popfeedthru_unused_19),
	.popfeedthru_unused_20(popfeedthru_unused_20),
	.popfeedthru_unused_21(popfeedthru_unused_21),
	.popfeedthru_unused_22(popfeedthru_unused_22),
	.popfeedthru_unused_23(popfeedthru_unused_23),
	.popfeedthru_unused_24(popfeedthru_unused_24),
	.popfeedthru_unused_25(popfeedthru_unused_25),
	.popfeedthru_unused_26(popfeedthru_unused_26),
	.popfeedthru_unused_27(popfeedthru_unused_27),
	.popfeedthru_unused_28(popfeedthru_unused_28),
	.popfeedthru_unused_29(popfeedthru_unused_29),
	.popfeedthru_unused_30(popfeedthru_unused_30),
	.popfeedthru_unused_31(popfeedthru_unused_31),
	.popfeedthru_unused_35(popfeedthru_unused_35),
	.popfeedthru_unused_36(popfeedthru_unused_36),
	.popfeedthru_unused_37(popfeedthru_unused_37),
	.popfeedthru_unused_38(popfeedthru_unused_38),
	.popfeedthru_unused_39(popfeedthru_unused_39),
	.popfeedthru_unused_40(popfeedthru_unused_40),
	.popfeedthru_unused_41(popfeedthru_unused_41),
	.popfeedthru_unused_42(popfeedthru_unused_42),
	.popfeedthru_unused_43(popfeedthru_unused_43),
	.popfeedthru_unused_44(popfeedthru_unused_44),
	.popfeedthru_unused_45(popfeedthru_unused_45),
	.popfeedthru_unused_46(popfeedthru_unused_46),
	.MSS_ADLIB_INST_RNIDP761_1z(MSS_ADLIB_INST_RNIDP761),
	.popfeedthru_unused_34(popfeedthru_unused_34),
	.popfeedthru_unused_33(popfeedthru_unused_33),
	.EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* EvalSandbox_MSS */

module FCCC_C0_FCCC_C0_0_FCCC (
  FCCC_C0_0_GL0,
  CLK0_PAD
)
;
output FCCC_C0_0_GL0 ;
input CLK0_PAD ;
wire FCCC_C0_0_GL0 ;
wire CLK0_PAD ;
wire [7:0] PRDATA_0;
wire CLK0_PAD_net ;
wire GL0_net ;
wire Y0_0 ;
wire Y1_0 ;
wire Y2_0 ;
wire Y3_0 ;
wire LOCK ;
wire BUSY_0 ;
wire VCC ;
wire GND ;
wire GL1_net ;
wire GL2_0 ;
wire GL3_0 ;
// @16:42
  INBUF CLK0_PAD_INST (
	.Y(CLK0_PAD_net),
	.PAD(CLK0_PAD)
);
// @16:21
  CLKINT GL0_INST (
	.Y(FCCC_C0_0_GL0),
	.A(GL0_net)
);
// @16:23
  CCC CCC_INST (
	.Y0(Y0_0),
	.Y1(Y1_0),
	.Y2(Y2_0),
	.Y3(Y3_0),
	.PRDATA(PRDATA_0[7:0]),
	.LOCK(LOCK),
	.BUSY(BUSY_0),
	.CLK0(VCC),
	.CLK1(VCC),
	.CLK2(VCC),
	.CLK3(VCC),
	.NGMUX0_SEL(GND),
	.NGMUX1_SEL(GND),
	.NGMUX2_SEL(GND),
	.NGMUX3_SEL(GND),
	.NGMUX0_HOLD_N(VCC),
	.NGMUX1_HOLD_N(VCC),
	.NGMUX2_HOLD_N(VCC),
	.NGMUX3_HOLD_N(VCC),
	.NGMUX0_ARST_N(VCC),
	.NGMUX1_ARST_N(VCC),
	.NGMUX2_ARST_N(VCC),
	.NGMUX3_ARST_N(VCC),
	.PLL_BYPASS_N(VCC),
	.PLL_ARST_N(VCC),
	.PLL_POWERDOWN_N(VCC),
	.GPD0_ARST_N(VCC),
	.GPD1_ARST_N(VCC),
	.GPD2_ARST_N(VCC),
	.GPD3_ARST_N(VCC),
	.PRESET_N(GND),
	.PCLK(VCC),
	.PSEL(VCC),
	.PENABLE(VCC),
	.PWRITE(VCC),
	.PADDR({VCC, VCC, VCC, VCC, VCC, VCC}),
	.PWDATA({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.CLK0_PAD(CLK0_PAD_net),
	.CLK1_PAD(GND),
	.CLK2_PAD(GND),
	.CLK3_PAD(GND),
	.GL0(GL0_net),
	.GL1(GL1_net),
	.GL2(GL2_0),
	.GL3(GL3_0),
	.RCOSC_25_50MHZ(GND),
	.RCOSC_1MHZ(GND),
	.XTLOSC(GND)
);
defparam CCC_INST.INIT=212'h0000007FB8000044D74000318C6307C1F18C61C00404040400301;
defparam CCC_INST.VCOFREQUENCY=816.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FCCC_C0_FCCC_C0_0_FCCC */

module FCCC_C0 (
  CLK0_PAD,
  FCCC_C0_0_GL0
)
;
input CLK0_PAD ;
output FCCC_C0_0_GL0 ;
wire CLK0_PAD ;
wire FCCC_C0_0_GL0 ;
wire GND ;
wire VCC ;
// @17:193
  FCCC_C0_FCCC_C0_0_FCCC FCCC_C0_0 (
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.CLK0_PAD(CLK0_PAD)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FCCC_C0 */

module IO_C2_IO_C2_0_IO (
  TxUsb_0
)
;
output TxUsb_0 ;
wire TxUsb_0 ;
wire GND ;
wire VCC ;
// @18:15
(* IOSTD="LVCMOS33" *)  TRIBUFF U0_0 (
	.PAD(TxUsb_0),
	.D(GND),
	.E(GND)
);
defparam U0_0.IOSTD="LVCMOS33";
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IO_C2_IO_C2_0_IO */

module IO_C2 (
  TxUsb_0
)
;
output TxUsb_0 ;
wire TxUsb_0 ;
wire GND ;
wire VCC ;
// @19:68
  IO_C2_IO_C2_0_IO IO_C2_0 (
	.TxUsb_0(TxUsb_0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IO_C2 */

module OneShotPorts_work_dmmainports_dmmain_0layer1 (
  shot_i_arst_i,
  MasterReset_i,
  shot_i_1z,
  FCCC_C0_0_GL0
)
;
output shot_i_arst_i ;
output MasterReset_i ;
output shot_i_1z ;
input FCCC_C0_0_GL0 ;
wire shot_i_arst_i ;
wire MasterReset_i ;
wire shot_i_1z ;
wire FCCC_C0_0_GL0 ;
wire [9:0] ClkDiv_Z;
wire [8:0] ClkDiv_s;
wire [9:9] ClkDiv_s_Z;
wire [8:1] ClkDiv_cry_Z;
wire [8:1] ClkDiv_cry_Y;
wire [9:9] ClkDiv_s_FCO;
wire [9:9] ClkDiv_s_Y;
wire shot_i_rep_Z ;
wire VCC ;
wire ClkDive ;
wire GND ;
wire shot_i_arst ;
wire ClkDiv_s_334_FCO ;
wire ClkDiv_s_334_S ;
wire ClkDiv_s_334_Y ;
wire un2_clkdivlto9_2_Z ;
wire un2_clkdivlto9_3_Z ;
wire un2_clkdivlto9_5_Z ;
// @36:58
  SLE shot_i_rep (
	.Q(shot_i_rep_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDive),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  CLKINT shot_i_rep_RNI2SUF (
	.Y(shot_i_arst),
	.A(shot_i_rep_Z)
);
  CFG1 \ClkDiv_RNO[0]  (
	.A(ClkDiv_Z[0]),
	.Y(ClkDiv_s[0])
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
  CFG1 shot_i_RNISOGB (
	.A(shot_i_1z),
	.Y(MasterReset_i)
);
defparam shot_i_RNISOGB.INIT=2'h1;
  CFG1 shot_i_rep_RNI2SUF_0 (
	.A(shot_i_arst),
	.Y(shot_i_arst_i)
);
defparam shot_i_rep_RNI2SUF_0.INIT=2'h1;
// @36:58
  SLE \ClkDiv[9]  (
	.Q(ClkDiv_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s_Z[9]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:58
  SLE \ClkDiv[8]  (
	.Q(ClkDiv_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[8]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:58
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[7]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:58
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[6]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:58
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[5]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:58
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[4]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:58
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[3]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:58
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[2]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:58
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[1]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:58
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[0]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:58
  SLE shot_i (
	.Q(shot_i_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDive),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:58
  ARI1 ClkDiv_s_334 (
	.FCO(ClkDiv_s_334_FCO),
	.S(ClkDiv_s_334_S),
	.Y(ClkDiv_s_334_Y),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam ClkDiv_s_334.INIT=20'h4AA00;
// @36:58
  ARI1 \ClkDiv_cry[1]  (
	.FCO(ClkDiv_cry_Z[1]),
	.S(ClkDiv_s[1]),
	.Y(ClkDiv_cry_Y[1]),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_s_334_FCO)
);
defparam \ClkDiv_cry[1] .INIT=20'h4AA00;
// @36:58
  ARI1 \ClkDiv_cry[2]  (
	.FCO(ClkDiv_cry_Z[2]),
	.S(ClkDiv_s[2]),
	.Y(ClkDiv_cry_Y[2]),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[1])
);
defparam \ClkDiv_cry[2] .INIT=20'h4AA00;
// @36:58
  ARI1 \ClkDiv_cry[3]  (
	.FCO(ClkDiv_cry_Z[3]),
	.S(ClkDiv_s[3]),
	.Y(ClkDiv_cry_Y[3]),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[2])
);
defparam \ClkDiv_cry[3] .INIT=20'h4AA00;
// @36:58
  ARI1 \ClkDiv_cry[4]  (
	.FCO(ClkDiv_cry_Z[4]),
	.S(ClkDiv_s[4]),
	.Y(ClkDiv_cry_Y[4]),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[3])
);
defparam \ClkDiv_cry[4] .INIT=20'h4AA00;
// @36:58
  ARI1 \ClkDiv_cry[5]  (
	.FCO(ClkDiv_cry_Z[5]),
	.S(ClkDiv_s[5]),
	.Y(ClkDiv_cry_Y[5]),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[4])
);
defparam \ClkDiv_cry[5] .INIT=20'h4AA00;
// @36:58
  ARI1 \ClkDiv_cry[6]  (
	.FCO(ClkDiv_cry_Z[6]),
	.S(ClkDiv_s[6]),
	.Y(ClkDiv_cry_Y[6]),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[5])
);
defparam \ClkDiv_cry[6] .INIT=20'h4AA00;
// @36:58
  ARI1 \ClkDiv_cry[7]  (
	.FCO(ClkDiv_cry_Z[7]),
	.S(ClkDiv_s[7]),
	.Y(ClkDiv_cry_Y[7]),
	.B(ClkDiv_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[6])
);
defparam \ClkDiv_cry[7] .INIT=20'h4AA00;
// @36:58
  ARI1 \ClkDiv_s[9]  (
	.FCO(ClkDiv_s_FCO[9]),
	.S(ClkDiv_s_Z[9]),
	.Y(ClkDiv_s_Y[9]),
	.B(ClkDiv_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[8])
);
defparam \ClkDiv_s[9] .INIT=20'h4AA00;
// @36:58
  ARI1 \ClkDiv_cry[8]  (
	.FCO(ClkDiv_cry_Z[8]),
	.S(ClkDiv_s[8]),
	.Y(ClkDiv_cry_Y[8]),
	.B(ClkDiv_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[7])
);
defparam \ClkDiv_cry[8] .INIT=20'h4AA00;
// @36:68
  CFG2 un2_clkdivlto9_2 (
	.A(ClkDiv_Z[7]),
	.B(ClkDiv_Z[8]),
	.Y(un2_clkdivlto9_2_Z)
);
defparam un2_clkdivlto9_2.INIT=4'h7;
// @36:68
  CFG3 un2_clkdivlto9_3 (
	.A(ClkDiv_Z[9]),
	.B(ClkDiv_Z[4]),
	.C(ClkDiv_Z[3]),
	.Y(un2_clkdivlto9_3_Z)
);
defparam un2_clkdivlto9_3.INIT=8'h7F;
// @36:68
  CFG4 un2_clkdivlto9_5 (
	.A(ClkDiv_Z[0]),
	.B(un2_clkdivlto9_3_Z),
	.C(ClkDiv_Z[2]),
	.D(ClkDiv_Z[1]),
	.Y(un2_clkdivlto9_5_Z)
);
defparam un2_clkdivlto9_5.INIT=16'hCDCF;
// @36:68
  CFG4 un2_clkdivlto9 (
	.A(ClkDiv_Z[5]),
	.B(ClkDiv_Z[6]),
	.C(un2_clkdivlto9_5_Z),
	.D(un2_clkdivlto9_2_Z),
	.Y(ClkDive)
);
defparam un2_clkdivlto9.INIT=16'hFFF7;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* OneShotPorts_work_dmmainports_dmmain_0layer1 */

module IBufP2Ports (
  RamBusCE_i,
  MSS_ADLIB_INST_RNIDP761,
  FCCC_C0_0_GL0
)
;
output RamBusCE_i ;
input MSS_ADLIB_INST_RNIDP761 ;
input FCCC_C0_0_GL0 ;
wire RamBusCE_i ;
wire MSS_ADLIB_INST_RNIDP761 ;
wire FCCC_C0_0_GL0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @32:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MSS_ADLIB_INST_RNIDP761),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:47
  SLE O (
	.Q(RamBusCE_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports */

module IBufP2Ports_0 (
  RamBusWrnRd_i,
  popfeedthru_unused,
  FCCC_C0_0_GL0
)
;
output RamBusWrnRd_i ;
input popfeedthru_unused ;
input FCCC_C0_0_GL0 ;
wire RamBusWrnRd_i ;
wire popfeedthru_unused ;
wire FCCC_C0_0_GL0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @32:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:47
  SLE O (
	.Q(RamBusWrnRd_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_0 */

module IBufP1Ports_23 (
  RamDataIn_0,
  popfeedthru_unused_0,
  FCCC_C0_0_GL0
)
;
output RamDataIn_0 ;
input popfeedthru_unused_0 ;
input FCCC_C0_0_GL0 ;
wire RamDataIn_0 ;
wire popfeedthru_unused_0 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @31:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_23 */

module IBufP1Ports_24 (
  RamDataIn_0,
  popfeedthru_unused_1,
  FCCC_C0_0_GL0
)
;
output RamDataIn_0 ;
input popfeedthru_unused_1 ;
input FCCC_C0_0_GL0 ;
wire RamDataIn_0 ;
wire popfeedthru_unused_1 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @31:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_24 */

module IBufP1Ports_29 (
  RamDataIn_0,
  popfeedthru_unused_5,
  FCCC_C0_0_GL0
)
;
output RamDataIn_0 ;
input popfeedthru_unused_5 ;
input FCCC_C0_0_GL0 ;
wire RamDataIn_0 ;
wire popfeedthru_unused_5 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @31:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_29 */

module IBufP1Ports_31 (
  RamDataIn_0,
  popfeedthru_unused_4,
  FCCC_C0_0_GL0
)
;
output RamDataIn_0 ;
input popfeedthru_unused_4 ;
input FCCC_C0_0_GL0 ;
wire RamDataIn_0 ;
wire popfeedthru_unused_4 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @31:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_31 */

module IBufP1Ports_33 (
  RamDataIn_0,
  popfeedthru_unused_7,
  FCCC_C0_0_GL0
)
;
output RamDataIn_0 ;
input popfeedthru_unused_7 ;
input FCCC_C0_0_GL0 ;
wire RamDataIn_0 ;
wire popfeedthru_unused_7 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @31:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_7),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_33 */

module IBufP1Ports_35 (
  RamDataIn_0,
  popfeedthru_unused_6,
  FCCC_C0_0_GL0
)
;
output RamDataIn_0 ;
input popfeedthru_unused_6 ;
input FCCC_C0_0_GL0 ;
wire RamDataIn_0 ;
wire popfeedthru_unused_6 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @31:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_6),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_35 */

module IBufP1Ports_38 (
  RamDataIn_0,
  popfeedthru_unused_3,
  FCCC_C0_0_GL0
)
;
output RamDataIn_0 ;
input popfeedthru_unused_3 ;
input FCCC_C0_0_GL0 ;
wire RamDataIn_0 ;
wire popfeedthru_unused_3 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @31:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_38 */

module IBufP1Ports_39 (
  RamDataIn_0,
  popfeedthru_unused_2,
  FCCC_C0_0_GL0
)
;
output RamDataIn_0 ;
input popfeedthru_unused_2 ;
input FCCC_C0_0_GL0 ;
wire RamDataIn_0 ;
wire popfeedthru_unused_2 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @31:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_39 */

module IBufP2Ports_1 (
  RamBusCE1_i,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1,
  FCCC_C0_0_GL0
)
;
output RamBusCE1_i ;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1 ;
input FCCC_C0_0_GL0 ;
wire RamBusCE1_i ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1 ;
wire FCCC_C0_0_GL0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @32:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:47
  SLE O (
	.Q(RamBusCE1_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_1 */

module IBufP1Ports_50 (
  O_RNIQ57P8_S_0,
  O_RNI5NSAA_S_0,
  O_RNI7EIE7_S_0,
  O_RNIBFUA6_S_0,
  O_RNIULF95_S_0,
  O_RNIV06A4_S_0,
  O_RNIDF1D3_S_0,
  O_RNI702I2_S_0,
  O_RNICI7P1_S_0,
  O_RNI8EGK_S_0,
  O_RNIJM1E_Y_0,
  RamAddress_10,
  RamAddress_9,
  RamAddress_8,
  RamAddress_6,
  RamAddress_4,
  RamAddress_1,
  RamAddress_0,
  RamAddress_13,
  RamAddress_12,
  RamAddress_11,
  Address_5,
  Address_3,
  Address_1,
  Address_0,
  un19_dacsetpointwriteaddress_cry_0_cy,
  popfeedthru_unused_35,
  popfeedthru_unused_34,
  popfeedthru_unused_33,
  popfeedthru_unused_46,
  popfeedthru_unused_45,
  popfeedthru_unused_44,
  popfeedthru_unused_43,
  popfeedthru_unused_42,
  popfeedthru_unused_41,
  popfeedthru_unused_40,
  popfeedthru_unused_39,
  popfeedthru_unused_38,
  popfeedthru_unused_37,
  popfeedthru_unused_36,
  FCCC_C0_0_GL0
)
;
output O_RNIQ57P8_S_0 ;
output O_RNI5NSAA_S_0 ;
output O_RNI7EIE7_S_0 ;
output O_RNIBFUA6_S_0 ;
output O_RNIULF95_S_0 ;
output O_RNIV06A4_S_0 ;
output O_RNIDF1D3_S_0 ;
output O_RNI702I2_S_0 ;
output O_RNICI7P1_S_0 ;
output O_RNI8EGK_S_0 ;
output O_RNIJM1E_Y_0 ;
output RamAddress_10 ;
output RamAddress_9 ;
output RamAddress_8 ;
output RamAddress_6 ;
output RamAddress_4 ;
output RamAddress_1 ;
output RamAddress_0 ;
output RamAddress_13 ;
output RamAddress_12 ;
output RamAddress_11 ;
output Address_5 ;
output Address_3 ;
output Address_1 ;
output Address_0 ;
output un19_dacsetpointwriteaddress_cry_0_cy ;
input popfeedthru_unused_35 ;
input popfeedthru_unused_34 ;
input popfeedthru_unused_33 ;
input popfeedthru_unused_46 ;
input popfeedthru_unused_45 ;
input popfeedthru_unused_44 ;
input popfeedthru_unused_43 ;
input popfeedthru_unused_42 ;
input popfeedthru_unused_41 ;
input popfeedthru_unused_40 ;
input popfeedthru_unused_39 ;
input popfeedthru_unused_38 ;
input popfeedthru_unused_37 ;
input popfeedthru_unused_36 ;
input FCCC_C0_0_GL0 ;
wire O_RNIQ57P8_S_0 ;
wire O_RNI5NSAA_S_0 ;
wire O_RNI7EIE7_S_0 ;
wire O_RNIBFUA6_S_0 ;
wire O_RNIULF95_S_0 ;
wire O_RNIV06A4_S_0 ;
wire O_RNIDF1D3_S_0 ;
wire O_RNI702I2_S_0 ;
wire O_RNICI7P1_S_0 ;
wire O_RNI8EGK_S_0 ;
wire O_RNIJM1E_Y_0 ;
wire RamAddress_10 ;
wire RamAddress_9 ;
wire RamAddress_8 ;
wire RamAddress_6 ;
wire RamAddress_4 ;
wire RamAddress_1 ;
wire RamAddress_0 ;
wire RamAddress_13 ;
wire RamAddress_12 ;
wire RamAddress_11 ;
wire Address_5 ;
wire Address_3 ;
wire Address_1 ;
wire Address_0 ;
wire un19_dacsetpointwriteaddress_cry_0_cy ;
wire popfeedthru_unused_35 ;
wire popfeedthru_unused_34 ;
wire popfeedthru_unused_33 ;
wire popfeedthru_unused_46 ;
wire popfeedthru_unused_45 ;
wire popfeedthru_unused_44 ;
wire popfeedthru_unused_43 ;
wire popfeedthru_unused_42 ;
wire popfeedthru_unused_41 ;
wire popfeedthru_unused_40 ;
wire popfeedthru_unused_39 ;
wire popfeedthru_unused_38 ;
wire popfeedthru_unused_37 ;
wire popfeedthru_unused_36 ;
wire FCCC_C0_0_GL0 ;
wire [12:12] O_RNIJM1E_S;
wire [12:12] O_RNIR4I21_S;
wire [12:12] O_RNIR4I21_Y;
wire [3:3] O_RNICI7P1_Y;
wire [3:3] O_RNIHDLM_S;
wire [4:4] O_RNI702I2_Y;
wire [4:4] O_RNIRDQO_S;
wire [5:5] O_RNIDF1D3_Y;
wire [5:5] O_RNI6FVQ_S;
wire [6:6] O_RNIV06A4_Y;
wire [6:6] O_RNIIH4T_S;
wire [7:7] O_RNIULF95_Y;
wire [7:7] O_RNIVK9V_S;
wire [8:8] O_RNIBFUA6_Y;
wire [8:8] O_RNIDPE11_S;
wire [9:9] O_RNI7EIE7_Y;
wire [9:9] O_RNISUJ31_S;
wire [11:11] O_RNI5NSAA_FCO;
wire [11:11] O_RNI5NSAA_Y;
wire [11:11] O_RNIBHLH1_S;
wire [10:10] O_RNIQ57P8_Y;
wire [10:10] O_RNIJNKA1_S;
wire [12:12] O_RNIJM1E_0_S;
wire [12:12] O_RNIJM1E_0_Y;
wire [0:0] O_RNIPI6G_S;
wire [0:0] O_RNIPI6G_Y;
wire [1:1] O_RNI0GBI_S;
wire [1:1] O_RNI0GBI_Y;
wire [2:2] O_RNI8EGK_Y;
wire [3:3] O_RNIHDLM_Y;
wire [4:4] O_RNIRDQO_Y;
wire [5:5] O_RNI6FVQ_Y;
wire [6:6] O_RNIIH4T_Y;
wire [7:7] O_RNIVK9V_Y;
wire [8:8] O_RNIDPE11_Y;
wire [9:9] O_RNISUJ31_Y;
wire [11:11] O_RNIBHLH1_FCO;
wire [11:11] O_RNIBHLH1_Y;
wire [10:10] O_RNIJNKA1_Y;
wire VCC ;
wire GND ;
wire un23_dacsetpointwriteaddress_cry_0_cy ;
wire un23_dacsetpointwriteaddress_cry_0 ;
wire un23_dacsetpointwriteaddress_cry_1 ;
wire un23_dacsetpointwriteaddress_cry_2 ;
wire un23_dacsetpointwriteaddress_cry_3 ;
wire un23_dacsetpointwriteaddress_cry_4 ;
wire un23_dacsetpointwriteaddress_cry_5 ;
wire un23_dacsetpointwriteaddress_cry_6 ;
wire un23_dacsetpointwriteaddress_cry_7 ;
wire un23_dacsetpointwriteaddress_cry_8 ;
wire un19_dacsetpointwriteaddress_cry_0 ;
wire un19_dacsetpointwriteaddress_cry_1 ;
wire un19_dacsetpointwriteaddress_cry_2 ;
wire un19_dacsetpointwriteaddress_cry_3 ;
wire un19_dacsetpointwriteaddress_cry_4 ;
wire un19_dacsetpointwriteaddress_cry_5 ;
wire un19_dacsetpointwriteaddress_cry_6 ;
wire un19_dacsetpointwriteaddress_cry_7 ;
wire un19_dacsetpointwriteaddress_cry_8 ;
wire un19_dacsetpointwriteaddress_cry_9 ;
wire un19_dacsetpointwriteaddress_cry_10 ;
// @31:44
  SLE \O[10]  (
	.Q(RamAddress_10),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_36),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[9]  (
	.Q(RamAddress_9),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_37),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[8]  (
	.Q(RamAddress_8),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_38),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[7]  (
	.Q(Address_5),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_39),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[6]  (
	.Q(RamAddress_6),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_40),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[5]  (
	.Q(Address_3),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_41),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[4]  (
	.Q(RamAddress_4),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_42),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[3]  (
	.Q(Address_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_43),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[2]  (
	.Q(Address_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_44),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[1]  (
	.Q(RamAddress_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_45),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[0]  (
	.Q(RamAddress_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_46),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[13]  (
	.Q(RamAddress_13),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_33),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[12]  (
	.Q(RamAddress_12),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_34),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[11]  (
	.Q(RamAddress_11),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_35),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:743
  ARI1 \O_RNIJM1E[12]  (
	.FCO(un23_dacsetpointwriteaddress_cry_0_cy),
	.S(O_RNIJM1E_S[12]),
	.Y(O_RNIJM1E_Y_0),
	.B(RamAddress_12),
	.C(RamAddress_13),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \O_RNIJM1E[12] .INIT=20'h41100;
// @48:743
  ARI1 \O_RNIR4I21[12]  (
	.FCO(un23_dacsetpointwriteaddress_cry_0),
	.S(O_RNIR4I21_S[12]),
	.Y(O_RNIR4I21_Y[12]),
	.B(O_RNI8EGK_S_0),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un23_dacsetpointwriteaddress_cry_0_cy)
);
defparam \O_RNIR4I21[12] .INIT=20'h45500;
// @48:743
  ARI1 \O_RNICI7P1[3]  (
	.FCO(un23_dacsetpointwriteaddress_cry_1),
	.S(O_RNICI7P1_S_0),
	.Y(O_RNICI7P1_Y[3]),
	.B(O_RNIHDLM_S[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un23_dacsetpointwriteaddress_cry_0)
);
defparam \O_RNICI7P1[3] .INIT=20'h45500;
// @48:743
  ARI1 \O_RNI702I2[4]  (
	.FCO(un23_dacsetpointwriteaddress_cry_2),
	.S(O_RNI702I2_S_0),
	.Y(O_RNI702I2_Y[4]),
	.B(O_RNIRDQO_S[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un23_dacsetpointwriteaddress_cry_1)
);
defparam \O_RNI702I2[4] .INIT=20'h45500;
// @48:743
  ARI1 \O_RNIDF1D3[5]  (
	.FCO(un23_dacsetpointwriteaddress_cry_3),
	.S(O_RNIDF1D3_S_0),
	.Y(O_RNIDF1D3_Y[5]),
	.B(O_RNI6FVQ_S[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un23_dacsetpointwriteaddress_cry_2)
);
defparam \O_RNIDF1D3[5] .INIT=20'h45500;
// @48:743
  ARI1 \O_RNIV06A4[6]  (
	.FCO(un23_dacsetpointwriteaddress_cry_4),
	.S(O_RNIV06A4_S_0),
	.Y(O_RNIV06A4_Y[6]),
	.B(O_RNIIH4T_S[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un23_dacsetpointwriteaddress_cry_3)
);
defparam \O_RNIV06A4[6] .INIT=20'h45500;
// @48:743
  ARI1 \O_RNIULF95[7]  (
	.FCO(un23_dacsetpointwriteaddress_cry_5),
	.S(O_RNIULF95_S_0),
	.Y(O_RNIULF95_Y[7]),
	.B(O_RNIVK9V_S[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un23_dacsetpointwriteaddress_cry_4)
);
defparam \O_RNIULF95[7] .INIT=20'h45500;
// @48:743
  ARI1 \O_RNIBFUA6[8]  (
	.FCO(un23_dacsetpointwriteaddress_cry_6),
	.S(O_RNIBFUA6_S_0),
	.Y(O_RNIBFUA6_Y[8]),
	.B(O_RNIDPE11_S[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un23_dacsetpointwriteaddress_cry_5)
);
defparam \O_RNIBFUA6[8] .INIT=20'h45500;
// @48:743
  ARI1 \O_RNI7EIE7[9]  (
	.FCO(un23_dacsetpointwriteaddress_cry_7),
	.S(O_RNI7EIE7_S_0),
	.Y(O_RNI7EIE7_Y[9]),
	.B(O_RNISUJ31_S[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un23_dacsetpointwriteaddress_cry_6)
);
defparam \O_RNI7EIE7[9] .INIT=20'h45500;
// @48:743
  ARI1 \O_RNI5NSAA[11]  (
	.FCO(O_RNI5NSAA_FCO[11]),
	.S(O_RNI5NSAA_S_0),
	.Y(O_RNI5NSAA_Y[11]),
	.B(O_RNIBHLH1_S[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un23_dacsetpointwriteaddress_cry_8)
);
defparam \O_RNI5NSAA[11] .INIT=20'h45500;
// @48:743
  ARI1 \O_RNIQ57P8[10]  (
	.FCO(un23_dacsetpointwriteaddress_cry_8),
	.S(O_RNIQ57P8_S_0),
	.Y(O_RNIQ57P8_Y[10]),
	.B(O_RNIJNKA1_S[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un23_dacsetpointwriteaddress_cry_7)
);
defparam \O_RNIQ57P8[10] .INIT=20'h45500;
// @48:743
  ARI1 \O_RNIJM1E_0[12]  (
	.FCO(un19_dacsetpointwriteaddress_cry_0_cy),
	.S(O_RNIJM1E_0_S[12]),
	.Y(O_RNIJM1E_0_Y[12]),
	.B(RamAddress_12),
	.C(RamAddress_13),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \O_RNIJM1E_0[12] .INIT=20'h41100;
// @48:743
  ARI1 \O_RNIPI6G[0]  (
	.FCO(un19_dacsetpointwriteaddress_cry_0),
	.S(O_RNIPI6G_S[0]),
	.Y(O_RNIPI6G_Y[0]),
	.B(RamAddress_0),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un19_dacsetpointwriteaddress_cry_0_cy)
);
defparam \O_RNIPI6G[0] .INIT=20'h45500;
// @48:743
  ARI1 \O_RNI0GBI[1]  (
	.FCO(un19_dacsetpointwriteaddress_cry_1),
	.S(O_RNI0GBI_S[1]),
	.Y(O_RNI0GBI_Y[1]),
	.B(RamAddress_1),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un19_dacsetpointwriteaddress_cry_0)
);
defparam \O_RNI0GBI[1] .INIT=20'h45500;
// @48:743
  ARI1 \O_RNI8EGK[2]  (
	.FCO(un19_dacsetpointwriteaddress_cry_2),
	.S(O_RNI8EGK_S_0),
	.Y(O_RNI8EGK_Y[2]),
	.B(Address_0),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un19_dacsetpointwriteaddress_cry_1)
);
defparam \O_RNI8EGK[2] .INIT=20'h45500;
// @48:743
  ARI1 \O_RNIHDLM[3]  (
	.FCO(un19_dacsetpointwriteaddress_cry_3),
	.S(O_RNIHDLM_S[3]),
	.Y(O_RNIHDLM_Y[3]),
	.B(Address_1),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un19_dacsetpointwriteaddress_cry_2)
);
defparam \O_RNIHDLM[3] .INIT=20'h45500;
// @48:743
  ARI1 \O_RNIRDQO[4]  (
	.FCO(un19_dacsetpointwriteaddress_cry_4),
	.S(O_RNIRDQO_S[4]),
	.Y(O_RNIRDQO_Y[4]),
	.B(RamAddress_4),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un19_dacsetpointwriteaddress_cry_3)
);
defparam \O_RNIRDQO[4] .INIT=20'h45500;
// @48:743
  ARI1 \O_RNI6FVQ[5]  (
	.FCO(un19_dacsetpointwriteaddress_cry_5),
	.S(O_RNI6FVQ_S[5]),
	.Y(O_RNI6FVQ_Y[5]),
	.B(Address_3),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un19_dacsetpointwriteaddress_cry_4)
);
defparam \O_RNI6FVQ[5] .INIT=20'h45500;
// @48:743
  ARI1 \O_RNIIH4T[6]  (
	.FCO(un19_dacsetpointwriteaddress_cry_6),
	.S(O_RNIIH4T_S[6]),
	.Y(O_RNIIH4T_Y[6]),
	.B(RamAddress_6),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un19_dacsetpointwriteaddress_cry_5)
);
defparam \O_RNIIH4T[6] .INIT=20'h45500;
// @48:743
  ARI1 \O_RNIVK9V[7]  (
	.FCO(un19_dacsetpointwriteaddress_cry_7),
	.S(O_RNIVK9V_S[7]),
	.Y(O_RNIVK9V_Y[7]),
	.B(Address_5),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un19_dacsetpointwriteaddress_cry_6)
);
defparam \O_RNIVK9V[7] .INIT=20'h45500;
// @48:743
  ARI1 \O_RNIDPE11[8]  (
	.FCO(un19_dacsetpointwriteaddress_cry_8),
	.S(O_RNIDPE11_S[8]),
	.Y(O_RNIDPE11_Y[8]),
	.B(RamAddress_8),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un19_dacsetpointwriteaddress_cry_7)
);
defparam \O_RNIDPE11[8] .INIT=20'h45500;
// @48:743
  ARI1 \O_RNISUJ31[9]  (
	.FCO(un19_dacsetpointwriteaddress_cry_9),
	.S(O_RNISUJ31_S[9]),
	.Y(O_RNISUJ31_Y[9]),
	.B(RamAddress_9),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un19_dacsetpointwriteaddress_cry_8)
);
defparam \O_RNISUJ31[9] .INIT=20'h45500;
// @48:743
  ARI1 \O_RNIBHLH1[11]  (
	.FCO(O_RNIBHLH1_FCO[11]),
	.S(O_RNIBHLH1_S[11]),
	.Y(O_RNIBHLH1_Y[11]),
	.B(RamAddress_11),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un19_dacsetpointwriteaddress_cry_10)
);
defparam \O_RNIBHLH1[11] .INIT=20'h45500;
// @48:743
  ARI1 \O_RNIJNKA1[10]  (
	.FCO(un19_dacsetpointwriteaddress_cry_10),
	.S(O_RNIJNKA1_S[10]),
	.Y(O_RNIJNKA1_Y[10]),
	.B(RamAddress_10),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un19_dacsetpointwriteaddress_cry_9)
);
defparam \O_RNIJNKA1[10] .INIT=20'h45500;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_50 */

module IBufP1Ports_75 (
  RamDataIn,
  popfeedthru_unused_15,
  popfeedthru_unused_14,
  popfeedthru_unused_13,
  popfeedthru_unused_12,
  popfeedthru_unused_11,
  popfeedthru_unused_10,
  popfeedthru_unused_9,
  popfeedthru_unused_8,
  popfeedthru_unused_30,
  popfeedthru_unused_29,
  popfeedthru_unused_28,
  popfeedthru_unused_27,
  popfeedthru_unused_26,
  popfeedthru_unused_25,
  popfeedthru_unused_24,
  popfeedthru_unused_23,
  popfeedthru_unused_22,
  popfeedthru_unused_21,
  popfeedthru_unused_20,
  popfeedthru_unused_19,
  popfeedthru_unused_18,
  popfeedthru_unused_17,
  popfeedthru_unused_16,
  popfeedthru_unused_31,
  FCCC_C0_0_GL0
)
;
output [23:0] RamDataIn ;
input popfeedthru_unused_15 ;
input popfeedthru_unused_14 ;
input popfeedthru_unused_13 ;
input popfeedthru_unused_12 ;
input popfeedthru_unused_11 ;
input popfeedthru_unused_10 ;
input popfeedthru_unused_9 ;
input popfeedthru_unused_8 ;
input popfeedthru_unused_30 ;
input popfeedthru_unused_29 ;
input popfeedthru_unused_28 ;
input popfeedthru_unused_27 ;
input popfeedthru_unused_26 ;
input popfeedthru_unused_25 ;
input popfeedthru_unused_24 ;
input popfeedthru_unused_23 ;
input popfeedthru_unused_22 ;
input popfeedthru_unused_21 ;
input popfeedthru_unused_20 ;
input popfeedthru_unused_19 ;
input popfeedthru_unused_18 ;
input popfeedthru_unused_17 ;
input popfeedthru_unused_16 ;
input popfeedthru_unused_31 ;
input FCCC_C0_0_GL0 ;
wire popfeedthru_unused_15 ;
wire popfeedthru_unused_14 ;
wire popfeedthru_unused_13 ;
wire popfeedthru_unused_12 ;
wire popfeedthru_unused_11 ;
wire popfeedthru_unused_10 ;
wire popfeedthru_unused_9 ;
wire popfeedthru_unused_8 ;
wire popfeedthru_unused_30 ;
wire popfeedthru_unused_29 ;
wire popfeedthru_unused_28 ;
wire popfeedthru_unused_27 ;
wire popfeedthru_unused_26 ;
wire popfeedthru_unused_25 ;
wire popfeedthru_unused_24 ;
wire popfeedthru_unused_23 ;
wire popfeedthru_unused_22 ;
wire popfeedthru_unused_21 ;
wire popfeedthru_unused_20 ;
wire popfeedthru_unused_19 ;
wire popfeedthru_unused_18 ;
wire popfeedthru_unused_17 ;
wire popfeedthru_unused_16 ;
wire popfeedthru_unused_31 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @31:44
  SLE \O[0]  (
	.Q(RamDataIn[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_31),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[15]  (
	.Q(RamDataIn[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_16),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[14]  (
	.Q(RamDataIn[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_17),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[13]  (
	.Q(RamDataIn[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_18),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[12]  (
	.Q(RamDataIn[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_19),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[11]  (
	.Q(RamDataIn[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_20),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[10]  (
	.Q(RamDataIn[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_21),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[9]  (
	.Q(RamDataIn[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_22),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[8]  (
	.Q(RamDataIn[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_23),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[7]  (
	.Q(RamDataIn[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_24),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[6]  (
	.Q(RamDataIn[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_25),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[5]  (
	.Q(RamDataIn[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_26),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[4]  (
	.Q(RamDataIn[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_27),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[3]  (
	.Q(RamDataIn[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_28),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[2]  (
	.Q(RamDataIn[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_29),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[1]  (
	.Q(RamDataIn[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_30),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[23]  (
	.Q(RamDataIn[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_8),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[22]  (
	.Q(RamDataIn[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_9),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[21]  (
	.Q(RamDataIn[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_10),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[20]  (
	.Q(RamDataIn[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_11),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[19]  (
	.Q(RamDataIn[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_12),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[18]  (
	.Q(RamDataIn[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_13),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[17]  (
	.Q(RamDataIn[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_14),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[16]  (
	.Q(RamDataIn[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_15),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_75 */

module DmDacRamFlatPorts (
  O_RNIJM1E_Y_0,
  DacSetpointFromRead,
  RamDataIn,
  O_RNI5NSAA_S_0,
  O_RNIQ57P8_S_0,
  O_RNI7EIE7_S_0,
  O_RNIBFUA6_S_0,
  O_RNIULF95_S_0,
  O_RNIV06A4_S_0,
  O_RNIDF1D3_S_0,
  O_RNI702I2_S_0,
  O_RNICI7P1_S_0,
  DacSetpointReadAddressChannel_RNIDJ5F4_S_0,
  DacSetpointReadAddressChannel_RNIL7D74_S_0,
  DacSetpointReadAddressChannel_RNITRKV3_S_0,
  DacSetpointReadAddressChannel_RNI5GSN3_S_0,
  DacSetpointReadAddressChannel_RNID44G3_S_0,
  DacSetpointReadAddressChannel_RNI31ET2_S_0,
  DacSetpointReadAddressChannel_RNIQUNA2_S_0,
  DacSetpointReadAddressChannel_RNIIT1O1_S_0,
  DacSetpointReadAddressChannel_RNIBTB51_S_0,
  DacSetpointReadAddressChannel_RNI5ULI_Y_0,
  RamBusWrnRd_i,
  RamBusCE1_i,
  shot_i,
  un23_dacsetpointwriteaddress_s_0,
  FCCC_C0_0_GL0,
  shot_i_arst_i
)
;
input O_RNIJM1E_Y_0 ;
output [23:0] DacSetpointFromRead ;
input [23:0] RamDataIn ;
input O_RNI5NSAA_S_0 ;
input O_RNIQ57P8_S_0 ;
input O_RNI7EIE7_S_0 ;
input O_RNIBFUA6_S_0 ;
input O_RNIULF95_S_0 ;
input O_RNIV06A4_S_0 ;
input O_RNIDF1D3_S_0 ;
input O_RNI702I2_S_0 ;
input O_RNICI7P1_S_0 ;
input DacSetpointReadAddressChannel_RNIDJ5F4_S_0 ;
input DacSetpointReadAddressChannel_RNIL7D74_S_0 ;
input DacSetpointReadAddressChannel_RNITRKV3_S_0 ;
input DacSetpointReadAddressChannel_RNI5GSN3_S_0 ;
input DacSetpointReadAddressChannel_RNID44G3_S_0 ;
input DacSetpointReadAddressChannel_RNI31ET2_S_0 ;
input DacSetpointReadAddressChannel_RNIQUNA2_S_0 ;
input DacSetpointReadAddressChannel_RNIIT1O1_S_0 ;
input DacSetpointReadAddressChannel_RNIBTB51_S_0 ;
input DacSetpointReadAddressChannel_RNI5ULI_Y_0 ;
input RamBusWrnRd_i ;
input RamBusCE1_i ;
input shot_i ;
input un23_dacsetpointwriteaddress_s_0 ;
input FCCC_C0_0_GL0 ;
input shot_i_arst_i ;
wire O_RNIJM1E_Y_0 ;
wire O_RNI5NSAA_S_0 ;
wire O_RNIQ57P8_S_0 ;
wire O_RNI7EIE7_S_0 ;
wire O_RNIBFUA6_S_0 ;
wire O_RNIULF95_S_0 ;
wire O_RNIV06A4_S_0 ;
wire O_RNIDF1D3_S_0 ;
wire O_RNI702I2_S_0 ;
wire O_RNICI7P1_S_0 ;
wire DacSetpointReadAddressChannel_RNIDJ5F4_S_0 ;
wire DacSetpointReadAddressChannel_RNIL7D74_S_0 ;
wire DacSetpointReadAddressChannel_RNITRKV3_S_0 ;
wire DacSetpointReadAddressChannel_RNI5GSN3_S_0 ;
wire DacSetpointReadAddressChannel_RNID44G3_S_0 ;
wire DacSetpointReadAddressChannel_RNI31ET2_S_0 ;
wire DacSetpointReadAddressChannel_RNIQUNA2_S_0 ;
wire DacSetpointReadAddressChannel_RNIIT1O1_S_0 ;
wire DacSetpointReadAddressChannel_RNIBTB51_S_0 ;
wire DacSetpointReadAddressChannel_RNI5ULI_Y_0 ;
wire RamBusWrnRd_i ;
wire RamBusCE1_i ;
wire shot_i ;
wire un23_dacsetpointwriteaddress_s_0 ;
wire FCCC_C0_0_GL0 ;
wire shot_i_arst_i ;
wire [17:0] dacsetpoints_dacsetpoints_0_0_A_DOUT;
wire [17:0] dacsetpoints_dacsetpoints_0_0_B_DOUT;
wire [17:0] dacsetpoints_dacsetpoints_0_1_A_DOUT;
wire [17:0] dacsetpoints_dacsetpoints_0_1_B_DOUT;
wire DacSetpointOut_rst_Z ;
wire VCC ;
wire GND ;
wire un1_writereq_0_a2_Z ;
wire NC0 ;
wire NC1 ;
// @41:57
  SLE DacSetpointOut_rst (
	.Q(DacSetpointOut_rst_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:49
  RAM1K18 dacsetpoints_dacsetpoints_0_0 (
	.A_DOUT(dacsetpoints_dacsetpoints_0_0_A_DOUT[17:0]),
	.B_DOUT(dacsetpoints_dacsetpoints_0_0_B_DOUT[17:0]),
	.BUSY(NC0),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({DacSetpointReadAddressChannel_RNIDJ5F4_S_0, DacSetpointReadAddressChannel_RNIL7D74_S_0, DacSetpointReadAddressChannel_RNITRKV3_S_0, DacSetpointReadAddressChannel_RNI5GSN3_S_0, DacSetpointReadAddressChannel_RNID44G3_S_0, DacSetpointReadAddressChannel_RNI31ET2_S_0, DacSetpointReadAddressChannel_RNIQUNA2_S_0, DacSetpointReadAddressChannel_RNIIT1O1_S_0, DacSetpointReadAddressChannel_RNIBTB51_S_0, DacSetpointReadAddressChannel_RNI5ULI_Y_0, GND, GND, GND, GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN(RamDataIn[17:0]),
	.B_ADDR({O_RNI5NSAA_S_0, O_RNIQ57P8_S_0, O_RNI7EIE7_S_0, O_RNIBFUA6_S_0, O_RNIULF95_S_0, O_RNIV06A4_S_0, O_RNIDF1D3_S_0, O_RNI702I2_S_0, O_RNICI7P1_S_0, un23_dacsetpointwriteaddress_s_0, GND, GND, GND, GND}),
	.B_WEN({un1_writereq_0_a2_Z, un1_writereq_0_a2_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({VCC, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({VCC, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam dacsetpoints_dacsetpoints_0_0.RAMINDEX="dacsetpoints[23:0]%960-960%24-24%SPEED%0%0%DUAL-PORT%ECC_EN-0";
// @41:49
  RAM1K18 dacsetpoints_dacsetpoints_0_1 (
	.A_DOUT(dacsetpoints_dacsetpoints_0_1_A_DOUT[17:0]),
	.B_DOUT(dacsetpoints_dacsetpoints_0_1_B_DOUT[17:0]),
	.BUSY(NC1),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({DacSetpointReadAddressChannel_RNIDJ5F4_S_0, DacSetpointReadAddressChannel_RNIL7D74_S_0, DacSetpointReadAddressChannel_RNITRKV3_S_0, DacSetpointReadAddressChannel_RNI5GSN3_S_0, DacSetpointReadAddressChannel_RNID44G3_S_0, DacSetpointReadAddressChannel_RNI31ET2_S_0, DacSetpointReadAddressChannel_RNIQUNA2_S_0, DacSetpointReadAddressChannel_RNIIT1O1_S_0, DacSetpointReadAddressChannel_RNIBTB51_S_0, DacSetpointReadAddressChannel_RNI5ULI_Y_0, GND, GND, GND, GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RamDataIn[23:18]}),
	.B_ADDR({O_RNI5NSAA_S_0, O_RNIQ57P8_S_0, O_RNI7EIE7_S_0, O_RNIBFUA6_S_0, O_RNIULF95_S_0, O_RNIV06A4_S_0, O_RNIDF1D3_S_0, O_RNI702I2_S_0, O_RNICI7P1_S_0, un23_dacsetpointwriteaddress_s_0, GND, GND, GND, GND}),
	.B_WEN({un1_writereq_0_a2_Z, un1_writereq_0_a2_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({VCC, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({VCC, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam dacsetpoints_dacsetpoints_0_1.RAMINDEX="dacsetpoints[23:0]%960-960%24-24%SPEED%0%1%DUAL-PORT%ECC_EN-0";
// @41:49
  CFG2 dacsetpoints_dacsetpoints_0_1_RNIK6IE_4 (
	.A(dacsetpoints_dacsetpoints_0_1_A_DOUT[5]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[23])
);
defparam dacsetpoints_dacsetpoints_0_1_RNIK6IE_4.INIT=4'h8;
// @41:49
  CFG2 dacsetpoints_dacsetpoints_0_1_RNIK6IE_3 (
	.A(dacsetpoints_dacsetpoints_0_1_A_DOUT[4]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[22])
);
defparam dacsetpoints_dacsetpoints_0_1_RNIK6IE_3.INIT=4'h8;
// @41:49
  CFG2 dacsetpoints_dacsetpoints_0_1_RNIK6IE_2 (
	.A(dacsetpoints_dacsetpoints_0_1_A_DOUT[3]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[21])
);
defparam dacsetpoints_dacsetpoints_0_1_RNIK6IE_2.INIT=4'h8;
// @41:49
  CFG2 dacsetpoints_dacsetpoints_0_1_RNIK6IE_1 (
	.A(dacsetpoints_dacsetpoints_0_1_A_DOUT[2]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[20])
);
defparam dacsetpoints_dacsetpoints_0_1_RNIK6IE_1.INIT=4'h8;
// @41:49
  CFG2 dacsetpoints_dacsetpoints_0_1_RNIK6IE_0 (
	.A(dacsetpoints_dacsetpoints_0_1_A_DOUT[1]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[19])
);
defparam dacsetpoints_dacsetpoints_0_1_RNIK6IE_0.INIT=4'h8;
// @41:49
  CFG2 dacsetpoints_dacsetpoints_0_1_RNIK6IE (
	.A(dacsetpoints_dacsetpoints_0_1_A_DOUT[0]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[18])
);
defparam dacsetpoints_dacsetpoints_0_1_RNIK6IE.INIT=4'h8;
// @41:49
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_16 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[17]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[17])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_16.INIT=4'h8;
// @41:49
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_15 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[16]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[16])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_15.INIT=4'h8;
// @41:49
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_14 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[15]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[15])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_14.INIT=4'h8;
// @41:49
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_13 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[14]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[14])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_13.INIT=4'h8;
// @41:49
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_12 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[13]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[13])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_12.INIT=4'h8;
// @41:49
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_11 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[12]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[12])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_11.INIT=4'h8;
// @41:49
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_10 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[11]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[11])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_10.INIT=4'h8;
// @41:49
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_9 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[10]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[10])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_9.INIT=4'h8;
// @41:49
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_8 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[9]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[9])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_8.INIT=4'h8;
// @41:49
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_7 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[8]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[8])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_7.INIT=4'h8;
// @41:49
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_6 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[7]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[7])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_6.INIT=4'h8;
// @41:49
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_5 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[6]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[6])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_5.INIT=4'h8;
// @41:49
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_4 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[5]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[5])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_4.INIT=4'h8;
// @41:49
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_3 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[4]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[4])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_3.INIT=4'h8;
// @41:49
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_2 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[3]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[3])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_2.INIT=4'h8;
// @41:49
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_1 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[2]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[2])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_1.INIT=4'h8;
// @41:49
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_0 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[1]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[1])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_0.INIT=4'h8;
// @41:49
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[0]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[0])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE.INIT=4'h8;
// @41:57
  CFG4 un1_writereq_0_a2 (
	.A(shot_i),
	.B(O_RNIJM1E_Y_0),
	.C(RamBusCE1_i),
	.D(RamBusWrnRd_i),
	.Y(un1_writereq_0_a2_Z)
);
defparam un1_writereq_0_a2.INIT=16'h1000;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* DmDacRamFlatPorts */

module RegisterSpacePorts_14_13 (
  Uart0RxFifoCount,
  Uart1RxFifoCount,
  Uart3RxFifoData,
  Uart1RxFifoData,
  Uart2RxFifoCount,
  Uart2RxFifoData,
  Uart3RxFifoCount,
  Uart0RxFifoData,
  RamAddress_4,
  RamAddress_9,
  RamAddress_8,
  RamAddress_1,
  RamAddress_0,
  RamAddress_11,
  RamAddress_10,
  RamAddress_13,
  RamAddress_12,
  RamAddress_6,
  Address_5,
  Address_0,
  Address_3,
  Address_1,
  Uart1TxFifoData,
  Uart0TxFifoData,
  Uart2TxFifoData,
  Uart3ClkDivider,
  RamDataIn,
  DMMainPorts_1_RamBusDataOut,
  Uart1ClkDivider,
  Uart2ClkDivider,
  Uart0ClkDivider,
  Uart0TxFifoFull,
  Uart0RxFifoEmpty,
  Uart0TxFifoEmpty,
  Uart3RxFifoEmpty,
  Uart2RxFifoEmpty,
  Uart1RxFifoEmpty,
  Uart2TxFifoFull,
  Uart2TxFifoEmpty,
  Uart1TxFifoFull,
  Uart1TxFifoEmpty,
  Uart2RxFifoFull,
  Uart1RxFifoFull,
  RamBusCE_i,
  RamBusWrnRd_i,
  Uart3TxFifoEmpty,
  Uart3TxFifoFull,
  shot_i,
  Uart0RxFifoFull,
  Uart3RxFifoFull,
  domachine_i,
  ReadUart3_1z,
  ReadUart2_1z,
  ReadUart1_1z,
  ReadUart0_1z,
  RegisterSpaceWriteAck,
  RegisterSpaceReadAck,
  Oe2_c,
  Oe1_c,
  Oe0_c,
  WriteUart3_1z,
  WriteUart2_1z,
  WriteUart1_1z,
  WriteUart0_1z,
  MasterReset_i,
  FCCC_C0_0_GL0,
  shot_i_arst_i,
  Uart3FifoReset_i_arst_i,
  Uart2FifoReset_i_arst_i,
  Uart1FifoReset_i_arst_i,
  Uart0FifoReset_i_arst_i,
  Uart1FifoReset_i_data_i,
  Uart3FifoReset_i_data_i,
  Uart0FifoReset_i_data_i,
  Uart2FifoReset_i_data_i
)
;
input [12:0] Uart0RxFifoCount ;
input [12:0] Uart1RxFifoCount ;
input [7:0] Uart3RxFifoData ;
input [7:0] Uart1RxFifoData ;
input [12:0] Uart2RxFifoCount ;
input [7:0] Uart2RxFifoData ;
input [12:0] Uart3RxFifoCount ;
input [7:0] Uart0RxFifoData ;
input RamAddress_4 ;
input RamAddress_9 ;
input RamAddress_8 ;
input RamAddress_1 ;
input RamAddress_0 ;
input RamAddress_11 ;
input RamAddress_10 ;
input RamAddress_13 ;
input RamAddress_12 ;
input RamAddress_6 ;
input Address_5 ;
input Address_0 ;
input Address_3 ;
input Address_1 ;
output [7:0] Uart1TxFifoData ;
output [7:0] Uart0TxFifoData ;
output [7:0] Uart2TxFifoData ;
output [7:0] Uart3ClkDivider ;
input [31:0] RamDataIn ;
output [31:0] DMMainPorts_1_RamBusDataOut ;
output [7:0] Uart1ClkDivider ;
output [7:0] Uart2ClkDivider ;
output [7:0] Uart0ClkDivider ;
input Uart0TxFifoFull ;
input Uart0RxFifoEmpty ;
input Uart0TxFifoEmpty ;
input Uart3RxFifoEmpty ;
input Uart2RxFifoEmpty ;
input Uart1RxFifoEmpty ;
input Uart2TxFifoFull ;
input Uart2TxFifoEmpty ;
input Uart1TxFifoFull ;
input Uart1TxFifoEmpty ;
input Uart2RxFifoFull ;
input Uart1RxFifoFull ;
input RamBusCE_i ;
input RamBusWrnRd_i ;
input Uart3TxFifoEmpty ;
input Uart3TxFifoFull ;
input shot_i ;
input Uart0RxFifoFull ;
input Uart3RxFifoFull ;
output domachine_i ;
output ReadUart3_1z ;
output ReadUart2_1z ;
output ReadUart1_1z ;
output ReadUart0_1z ;
output RegisterSpaceWriteAck ;
output RegisterSpaceReadAck ;
output Oe2_c ;
output Oe1_c ;
output Oe0_c ;
output WriteUart3_1z ;
output WriteUart2_1z ;
output WriteUart1_1z ;
output WriteUart0_1z ;
input MasterReset_i ;
input FCCC_C0_0_GL0 ;
input shot_i_arst_i ;
output Uart3FifoReset_i_arst_i ;
output Uart2FifoReset_i_arst_i ;
output Uart1FifoReset_i_arst_i ;
output Uart0FifoReset_i_arst_i ;
output Uart1FifoReset_i_data_i ;
output Uart3FifoReset_i_data_i ;
output Uart0FifoReset_i_data_i ;
output Uart2FifoReset_i_data_i ;
wire RamAddress_4 ;
wire RamAddress_9 ;
wire RamAddress_8 ;
wire RamAddress_1 ;
wire RamAddress_0 ;
wire RamAddress_11 ;
wire RamAddress_10 ;
wire RamAddress_13 ;
wire RamAddress_12 ;
wire RamAddress_6 ;
wire Address_5 ;
wire Address_0 ;
wire Address_3 ;
wire Address_1 ;
wire Uart0TxFifoFull ;
wire Uart0RxFifoEmpty ;
wire Uart0TxFifoEmpty ;
wire Uart3RxFifoEmpty ;
wire Uart2RxFifoEmpty ;
wire Uart1RxFifoEmpty ;
wire Uart2TxFifoFull ;
wire Uart2TxFifoEmpty ;
wire Uart1TxFifoFull ;
wire Uart1TxFifoEmpty ;
wire Uart2RxFifoFull ;
wire Uart1RxFifoFull ;
wire RamBusCE_i ;
wire RamBusWrnRd_i ;
wire Uart3TxFifoEmpty ;
wire Uart3TxFifoFull ;
wire shot_i ;
wire Uart0RxFifoFull ;
wire Uart3RxFifoFull ;
wire domachine_i ;
wire ReadUart3_1z ;
wire ReadUart2_1z ;
wire ReadUart1_1z ;
wire ReadUart0_1z ;
wire RegisterSpaceWriteAck ;
wire RegisterSpaceReadAck ;
wire Oe2_c ;
wire Oe1_c ;
wire Oe0_c ;
wire WriteUart3_1z ;
wire WriteUart2_1z ;
wire WriteUart1_1z ;
wire WriteUart0_1z ;
wire MasterReset_i ;
wire FCCC_C0_0_GL0 ;
wire shot_i_arst_i ;
wire Uart3FifoReset_i_arst_i ;
wire Uart2FifoReset_i_arst_i ;
wire Uart1FifoReset_i_arst_i ;
wire Uart0FifoReset_i_arst_i ;
wire Uart1FifoReset_i_data_i ;
wire Uart3FifoReset_i_data_i ;
wire Uart0FifoReset_i_data_i ;
wire Uart2FifoReset_i_data_i ;
wire [31:0] timer_Z;
wire [0:0] timer_i;
wire [3:1] un1_serialnumber_1_iv_i;
wire [27:0] un1_serialnumber_1_iv_0_Z;
wire [31:10] un1_serialnumber;
wire [30:4] un1_serialnumber_0_iv_0_Z;
wire [1:1] DataOut_RNO_1_Z;
wire [1:1] DataOut_RNO_3_Z;
wire [1:1] DataOut_RNO_2_Z;
wire [1:1] un1_serialnumber_1_iv_0_6_Z;
wire [1:1] DataOut_RNO_0_Z;
wire [2:0] un1_serialnumber_1_iv_0_7_Z;
wire [27:0] un1_serialnumber_1_iv_0_3_Z;
wire [25:2] un1_serialnumber_1_iv_0_5_Z;
wire [2:2] un1_serialnumber_1_iv_i_1;
wire [7:7] un1_serialnumber_1_iv_i_i_4_Z;
wire [7:7] un1_serialnumber_1_iv_i_i_8_Z;
wire [24:4] un1_serialnumber_0_iv_0_2_Z;
wire [24:24] un1_serialnumber_0_iv_0_1_0_Z;
wire [24:8] un1_serialnumber_0_iv_0_1_Z;
wire [26:14] un1_serialnumber_1_iv_0_1_0_Z;
wire [27:0] un1_serialnumber_1_iv_0_4_Z;
wire [26:0] un1_serialnumber_1_iv_0_1_Z;
wire [6:2] un1_serialnumber_1_iv_0_5_1_Z;
wire [23:21] un1_serialnumber_1_iv_0_3_0_Z;
wire [25:25] un1_serialnumber_1_iv_0_4_1_Z;
wire [27:27] un1_serialnumber_1_iv_0_3_1_Z;
wire [18:18] un1_serialnumber_1_iv_1_6_1_Z;
wire [18:18] un1_serialnumber_1_iv_1_6_Z;
wire [18:18] un1_serialnumber_1_iv_1_2_1_Z;
wire [18:18] un1_serialnumber_1_iv_1_2_Z;
wire [7:7] un1_serialnumber_1_iv_i_i_2_Z;
wire [27:0] un1_serialnumber_1_iv_0_2_Z;
wire [28:0] un1_serialnumber_1_iv_0_0_Z;
wire [18:18] un1_serialnumber_1_iv_1_a11_8_1_Z;
wire [18:18] un1_serialnumber_1_iv_1_1_Z;
wire [18:18] un1_serialnumber_1_iv_1_0_Z;
wire [29:4] un1_serialnumber_0_iv_0_0_Z;
wire [18:18] un1_serialnumber_1_iv_1_4_Z;
wire [18:18] un1_serialnumber_1_iv_1_3_Z;
wire [29:29] un1_serialnumber_0_iv_0_o2_0_Z;
wire [20:4] un1_serialnumber_0_iv_0_4_Z;
wire [20:17] un1_serialnumber_0_iv_0_3_Z;
wire [0:0] un1_serialnumber_1_iv_0_8_Z;
wire [3:3] un1_serialnumber_1_iv_0_9_Z;
wire Uart3FifoReset_i_arst ;
wire N_4049_i ;
wire Uart0FifoReset_i_arst ;
wire N_4052_i ;
wire Uart1FifoReset_i_arst ;
wire N_4051_i ;
wire Uart2FifoReset_i_arst ;
wire N_4050_i ;
wire LastWriteReq_Z ;
wire VCC ;
wire WriteReq ;
wire GND ;
wire LastReadReq_Z ;
wire ReadReq ;
wire Uart3FifoReset_Z ;
wire N_110_i ;
wire N_108_i ;
wire N_106_i ;
wire N_104_i ;
wire N_102_i ;
wire HVDis2_i_1_sqmuxa ;
wire Uart3OE_i_Z ;
wire Ux1SelJmp_i_Z ;
wire nHVEn1_i_Z ;
wire ReadAck_4 ;
wire N_100_i ;
wire ReadUart0_5 ;
wire ReadUart1_5 ;
wire ReadUart2_5 ;
wire ReadUart3_5 ;
wire Uart0FifoReset_Z ;
wire N_116_i ;
wire Uart1FifoReset_Z ;
wire N_114_i ;
wire Uart2FifoReset_Z ;
wire N_112_i ;
wire Uart0ClkDivider_i_1_sqmuxa ;
wire StartMachine_i_0_sqmuxa ;
wire HVDis2_i_Z ;
wire PowernEnHV_i_Z ;
wire un2_timer_cry_1_S ;
wire un2_timer_cry_16_S ;
wire un2_timer_cry_15_S ;
wire un2_timer_cry_14_S ;
wire un2_timer_cry_13_S ;
wire un2_timer_cry_12_S ;
wire un2_timer_cry_11_S ;
wire un2_timer_cry_10_S ;
wire un2_timer_cry_9_S ;
wire un2_timer_cry_8_S ;
wire un2_timer_cry_7_S ;
wire un2_timer_cry_6_S ;
wire un2_timer_cry_5_S ;
wire un2_timer_cry_4_S ;
wire un2_timer_cry_3_S ;
wire un2_timer_cry_2_S ;
wire un2_timer_s_31_S ;
wire un2_timer_cry_30_S ;
wire un2_timer_cry_29_S ;
wire un2_timer_cry_28_S ;
wire un2_timer_cry_27_S ;
wire un2_timer_cry_26_S ;
wire un2_timer_cry_25_S ;
wire un2_timer_cry_24_S ;
wire un2_timer_cry_23_S ;
wire un2_timer_cry_22_S ;
wire un2_timer_cry_21_S ;
wire un2_timer_cry_20_S ;
wire un2_timer_cry_19_S ;
wire un2_timer_cry_18_S ;
wire un2_timer_cry_17_S ;
wire un1_rst_1_i_0_Z ;
wire un1_serialnumber_1_iv_0_i ;
wire N_59_i ;
wire Uart1TxFifoData_1_sqmuxa ;
wire Uart2TxFifoData_1_sqmuxa ;
wire Uart0TxFifoData_1_sqmuxa_Z ;
wire un2_timer_s_1_354_FCO ;
wire un2_timer_s_1_354_S ;
wire un2_timer_s_1_354_Y ;
wire un2_timer_cry_1_Z ;
wire un2_timer_cry_1_Y ;
wire un2_timer_cry_2_Z ;
wire un2_timer_cry_2_Y ;
wire un2_timer_cry_3_Z ;
wire un2_timer_cry_3_Y ;
wire un2_timer_cry_4_Z ;
wire un2_timer_cry_4_Y ;
wire un2_timer_cry_5_Z ;
wire un2_timer_cry_5_Y ;
wire un2_timer_cry_6_Z ;
wire un2_timer_cry_6_Y ;
wire un2_timer_cry_7_Z ;
wire un2_timer_cry_7_Y ;
wire un2_timer_cry_8_Z ;
wire un2_timer_cry_8_Y ;
wire un2_timer_cry_9_Z ;
wire un2_timer_cry_9_Y ;
wire un2_timer_cry_10_Z ;
wire un2_timer_cry_10_Y ;
wire un2_timer_cry_11_Z ;
wire un2_timer_cry_11_Y ;
wire un2_timer_cry_12_Z ;
wire un2_timer_cry_12_Y ;
wire un2_timer_cry_13_Z ;
wire un2_timer_cry_13_Y ;
wire un2_timer_cry_14_Z ;
wire un2_timer_cry_14_Y ;
wire un2_timer_cry_15_Z ;
wire un2_timer_cry_15_Y ;
wire un2_timer_cry_16_Z ;
wire un2_timer_cry_16_Y ;
wire un2_timer_cry_17_Z ;
wire un2_timer_cry_17_Y ;
wire un2_timer_cry_18_Z ;
wire un2_timer_cry_18_Y ;
wire un2_timer_cry_19_Z ;
wire un2_timer_cry_19_Y ;
wire un2_timer_cry_20_Z ;
wire un2_timer_cry_20_Y ;
wire un2_timer_cry_21_Z ;
wire un2_timer_cry_21_Y ;
wire un2_timer_cry_22_Z ;
wire un2_timer_cry_22_Y ;
wire un2_timer_cry_23_Z ;
wire un2_timer_cry_23_Y ;
wire un2_timer_cry_24_Z ;
wire un2_timer_cry_24_Y ;
wire un2_timer_cry_25_Z ;
wire un2_timer_cry_25_Y ;
wire un2_timer_cry_26_Z ;
wire un2_timer_cry_26_Y ;
wire un2_timer_cry_27_Z ;
wire un2_timer_cry_27_Y ;
wire un2_timer_cry_28_Z ;
wire un2_timer_cry_28_Y ;
wire un2_timer_cry_29_Z ;
wire un2_timer_cry_29_Y ;
wire un2_timer_s_31_FCO ;
wire un2_timer_s_31_Y ;
wire un2_timer_cry_30_Z ;
wire un2_timer_cry_30_Y ;
wire N_128 ;
wire N_265 ;
wire N_467 ;
wire N_451 ;
wire N_271 ;
wire N_459 ;
wire N_491 ;
wire N_472 ;
wire N_450 ;
wire N_168 ;
wire N_374 ;
wire N_59_i_1 ;
wire N_4020 ;
wire N_468 ;
wire un1_rst_1_i_0_1_Z ;
wire N_3988 ;
wire N_475 ;
wire N_469 ;
wire N_461 ;
wire N_240 ;
wire N_131 ;
wire N_232 ;
wire N_231 ;
wire N_464 ;
wire N_3997 ;
wire N_293 ;
wire N_3995 ;
wire N_275 ;
wire N_333 ;
wire N_476 ;
wire N_4002 ;
wire Uart3FifoReset_1_sqmuxa ;
wire N_4015 ;
wire N_4004 ;
wire N_465 ;
wire N_460 ;
wire LastWriteReq_1_sqmuxa ;
wire N_3983 ;
wire N_3989 ;
wire N_722 ;
wire LastReadReq_1_sqmuxa_Z ;
wire N_4903 ;
wire StartMachine_i_0_sqmuxa_0_a2_0_Z ;
wire HVDis2_i_1_sqmuxa_0_a2_1_2_Z ;
wire N_4018 ;
wire N_729 ;
wire un1_address_19 ;
wire N_454 ;
wire N_4019 ;
wire N_4021 ;
wire HVDis2_i_0_sqmuxa ;
wire N_309_1 ;
wire N_306_1 ;
wire ReadUart1_1_sqmuxa ;
wire ReadUart0_1_sqmuxa_Z ;
wire ReadUart3_1_sqmuxa ;
wire ReadUart2_1_sqmuxa ;
wire N_505 ;
wire N_3993 ;
wire N_202 ;
wire N_205 ;
wire N_206 ;
wire N_209 ;
wire N_212 ;
wire N_214 ;
wire N_225 ;
wire N_263 ;
wire N_264 ;
wire N_267 ;
wire N_273 ;
wire N_278 ;
wire N_289 ;
wire N_298 ;
wire N_302 ;
wire N_304 ;
wire N_307 ;
wire N_4038 ;
wire N_425 ;
wire N_151 ;
wire N_224 ;
wire N_147 ;
wire N_243 ;
wire N_249 ;
wire N_312 ;
wire N_319 ;
wire N_3999 ;
wire N_4011 ;
wire N_4022 ;
wire N_4023 ;
wire N_366 ;
wire N_309 ;
wire N_4033 ;
wire N_4030 ;
wire N_257 ;
wire N_228 ;
wire N_221 ;
wire N_239 ;
wire N_238 ;
wire N_235 ;
wire N_218 ;
wire WriteUart0_1_sqmuxa_Z ;
wire WriteUart1_1_sqmuxa ;
wire WriteUart2_1_sqmuxa ;
wire WriteUart3_1_sqmuxa ;
wire Uart0FifoReset_1_sqmuxa ;
wire Uart1FifoReset_1_sqmuxa ;
wire Uart2FifoReset_1_sqmuxa ;
wire HVDis2_i_1_sqmuxa_0_a2_1 ;
wire N_262 ;
wire N_283 ;
wire N_291 ;
wire N_300 ;
wire N_430 ;
wire N_429 ;
wire N_201 ;
wire N_200 ;
wire N_199 ;
wire N_198 ;
wire N_197 ;
wire N_196 ;
wire N_195 ;
wire N_194 ;
wire N_193 ;
wire N_192 ;
wire N_191 ;
wire N_190 ;
wire N_189 ;
wire N_188 ;
wire N_187 ;
wire N_186 ;
wire N_185 ;
wire N_184 ;
wire N_183 ;
wire N_182 ;
wire N_181 ;
wire N_180 ;
wire N_179 ;
wire N_178 ;
  CLKINT Uart3FifoReset_RNIT71C_0 (
	.Y(Uart3FifoReset_i_arst),
	.A(N_4049_i)
);
  CLKINT Uart0FifoReset_RNIQCKC_0 (
	.Y(Uart0FifoReset_i_arst),
	.A(N_4052_i)
);
  CLKINT Uart1FifoReset_RNIRLOH_0 (
	.Y(Uart1FifoReset_i_arst),
	.A(N_4051_i)
);
  CLKINT Uart2FifoReset_RNISUSM_0 (
	.Y(Uart2FifoReset_i_arst),
	.A(N_4050_i)
);
  CFG1 Uart2FifoReset_RNISUSM_1 (
	.A(N_4050_i),
	.Y(Uart2FifoReset_i_data_i)
);
defparam Uart2FifoReset_RNISUSM_1.INIT=2'h1;
  CFG1 Uart0FifoReset_RNIQCKC_1 (
	.A(N_4052_i),
	.Y(Uart0FifoReset_i_data_i)
);
defparam Uart0FifoReset_RNIQCKC_1.INIT=2'h1;
  CFG1 Uart3FifoReset_RNIT71C_1 (
	.A(N_4049_i),
	.Y(Uart3FifoReset_i_data_i)
);
defparam Uart3FifoReset_RNIT71C_1.INIT=2'h1;
  CFG1 Uart1FifoReset_RNIRLOH_1 (
	.A(N_4051_i),
	.Y(Uart1FifoReset_i_data_i)
);
defparam Uart1FifoReset_RNIRLOH_1.INIT=2'h1;
  CFG1 \timer_RNO[0]  (
	.A(timer_Z[0]),
	.Y(timer_i[0])
);
defparam \timer_RNO[0] .INIT=2'h1;
  CFG1 Uart0FifoReset_RNIQCKC_2 (
	.A(Uart0FifoReset_i_arst),
	.Y(Uart0FifoReset_i_arst_i)
);
defparam Uart0FifoReset_RNIQCKC_2.INIT=2'h1;
  CFG1 Uart1FifoReset_RNIRLOH_2 (
	.A(Uart1FifoReset_i_arst),
	.Y(Uart1FifoReset_i_arst_i)
);
defparam Uart1FifoReset_RNIRLOH_2.INIT=2'h1;
  CFG1 Uart2FifoReset_RNISUSM_2 (
	.A(Uart2FifoReset_i_arst),
	.Y(Uart2FifoReset_i_arst_i)
);
defparam Uart2FifoReset_RNISUSM_2.INIT=2'h1;
  CFG1 Uart3FifoReset_RNIT71C_2 (
	.A(Uart3FifoReset_i_arst),
	.Y(Uart3FifoReset_i_arst_i)
);
defparam Uart3FifoReset_RNIT71C_2.INIT=2'h1;
// @42:296
  SLE LastWriteReq (
	.Q(LastWriteReq_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(WriteReq),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE LastReadReq (
	.Q(LastReadReq_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadReq),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE Uart3FifoReset (
	.Q(Uart3FifoReset_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_110_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE WriteUart0 (
	.Q(WriteUart0_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_108_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE WriteUart1 (
	.Q(WriteUart1_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_106_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE WriteUart2 (
	.Q(WriteUart2_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_104_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE WriteUart3 (
	.Q(WriteUart3_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_102_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE Uart0OE_i (
	.Q(Oe0_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[16]),
	.EN(HVDis2_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE Uart1OE_i (
	.Q(Oe1_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[17]),
	.EN(HVDis2_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE Uart2OE_i (
	.Q(Oe2_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[18]),
	.EN(HVDis2_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE Uart3OE_i (
	.Q(Uart3OE_i_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[19]),
	.EN(HVDis2_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE Ux1SelJmp_i (
	.Q(Ux1SelJmp_i_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[20]),
	.EN(HVDis2_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE nHVEn1_i (
	.Q(nHVEn1_i_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[25]),
	.EN(HVDis2_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE ReadAck (
	.Q(RegisterSpaceReadAck),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadAck_4),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE WriteAck (
	.Q(RegisterSpaceWriteAck),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_100_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE ReadUart0 (
	.Q(ReadUart0_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadUart0_5),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE ReadUart1 (
	.Q(ReadUart1_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadUart1_5),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE ReadUart2 (
	.Q(ReadUart2_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadUart2_5),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE ReadUart3 (
	.Q(ReadUart3_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadUart3_5),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE Uart0FifoReset (
	.Q(Uart0FifoReset_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_116_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE Uart1FifoReset (
	.Q(Uart1FifoReset_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_114_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE Uart2FifoReset (
	.Q(Uart2FifoReset_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_112_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \Uart1ClkDivider_i[2]  (
	.Q(Uart1ClkDivider[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[10]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \Uart1ClkDivider_i[1]  (
	.Q(Uart1ClkDivider[1]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[9]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \Uart1ClkDivider_i[0]  (
	.Q(Uart1ClkDivider[0]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[8]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \Uart0ClkDivider_i[7]  (
	.Q(Uart0ClkDivider[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[7]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \Uart0ClkDivider_i[6]  (
	.Q(Uart0ClkDivider[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[6]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \Uart0ClkDivider_i[5]  (
	.Q(Uart0ClkDivider[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[5]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \Uart0ClkDivider_i[4]  (
	.Q(Uart0ClkDivider[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[4]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \Uart0ClkDivider_i[3]  (
	.Q(Uart0ClkDivider[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[3]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \Uart0ClkDivider_i[2]  (
	.Q(Uart0ClkDivider[2]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[2]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \Uart0ClkDivider_i[1]  (
	.Q(Uart0ClkDivider[1]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[1]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \Uart0ClkDivider_i[0]  (
	.Q(Uart0ClkDivider[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[0]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE StartMachine_i (
	.Q(domachine_i),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(StartMachine_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE HVDis2_i (
	.Q(HVDis2_i_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[26]),
	.EN(HVDis2_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE PowernEnHV_i (
	.Q(PowernEnHV_i_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[24]),
	.EN(HVDis2_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \timer[1]  (
	.Q(timer_Z[1]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_timer_cry_1_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \timer[0]  (
	.Q(timer_Z[0]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(timer_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \Uart2ClkDivider_i[7]  (
	.Q(Uart2ClkDivider[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[23]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \Uart2ClkDivider_i[6]  (
	.Q(Uart2ClkDivider[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[22]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \Uart2ClkDivider_i[5]  (
	.Q(Uart2ClkDivider[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[21]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \Uart2ClkDivider_i[4]  (
	.Q(Uart2ClkDivider[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[20]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \Uart2ClkDivider_i[3]  (
	.Q(Uart2ClkDivider[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[19]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \Uart2ClkDivider_i[2]  (
	.Q(Uart2ClkDivider[2]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[18]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \Uart2ClkDivider_i[1]  (
	.Q(Uart2ClkDivider[1]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[17]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \Uart2ClkDivider_i[0]  (
	.Q(Uart2ClkDivider[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[16]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \Uart1ClkDivider_i[7]  (
	.Q(Uart1ClkDivider[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[15]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \Uart1ClkDivider_i[6]  (
	.Q(Uart1ClkDivider[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[14]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \Uart1ClkDivider_i[5]  (
	.Q(Uart1ClkDivider[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[13]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \Uart1ClkDivider_i[4]  (
	.Q(Uart1ClkDivider[4]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[12]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \Uart1ClkDivider_i[3]  (
	.Q(Uart1ClkDivider[3]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[11]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \timer[16]  (
	.Q(timer_Z[16]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_timer_cry_16_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \timer[15]  (
	.Q(timer_Z[15]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_timer_cry_15_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \timer[14]  (
	.Q(timer_Z[14]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_timer_cry_14_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \timer[13]  (
	.Q(timer_Z[13]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_timer_cry_13_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \timer[12]  (
	.Q(timer_Z[12]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_timer_cry_12_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \timer[11]  (
	.Q(timer_Z[11]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_timer_cry_11_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \timer[10]  (
	.Q(timer_Z[10]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_timer_cry_10_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \timer[9]  (
	.Q(timer_Z[9]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_timer_cry_9_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \timer[8]  (
	.Q(timer_Z[8]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_timer_cry_8_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \timer[7]  (
	.Q(timer_Z[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_timer_cry_7_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \timer[6]  (
	.Q(timer_Z[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_timer_cry_6_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \timer[5]  (
	.Q(timer_Z[5]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_timer_cry_5_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \timer[4]  (
	.Q(timer_Z[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_timer_cry_4_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \timer[3]  (
	.Q(timer_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_timer_cry_3_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \timer[2]  (
	.Q(timer_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_timer_cry_2_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \timer[31]  (
	.Q(timer_Z[31]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_timer_s_31_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \timer[30]  (
	.Q(timer_Z[30]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_timer_cry_30_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \timer[29]  (
	.Q(timer_Z[29]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_timer_cry_29_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \timer[28]  (
	.Q(timer_Z[28]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_timer_cry_28_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \timer[27]  (
	.Q(timer_Z[27]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_timer_cry_27_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \timer[26]  (
	.Q(timer_Z[26]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_timer_cry_26_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \timer[25]  (
	.Q(timer_Z[25]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_timer_cry_25_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \timer[24]  (
	.Q(timer_Z[24]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_timer_cry_24_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \timer[23]  (
	.Q(timer_Z[23]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_timer_cry_23_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \timer[22]  (
	.Q(timer_Z[22]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_timer_cry_22_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \timer[21]  (
	.Q(timer_Z[21]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_timer_cry_21_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \timer[20]  (
	.Q(timer_Z[20]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_timer_cry_20_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \timer[19]  (
	.Q(timer_Z[19]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_timer_cry_19_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \timer[18]  (
	.Q(timer_Z[18]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_timer_cry_18_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \timer[17]  (
	.Q(timer_Z[17]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un2_timer_cry_17_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \DataOut[3]  (
	.Q(DMMainPorts_1_RamBusDataOut[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_i[3]),
	.EN(un1_rst_1_i_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \DataOut[2]  (
	.Q(DMMainPorts_1_RamBusDataOut[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_i[2]),
	.EN(un1_rst_1_i_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \DataOut[1]  (
	.Q(DMMainPorts_1_RamBusDataOut[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_i[1]),
	.EN(un1_rst_1_i_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \DataOut[0]  (
	.Q(DMMainPorts_1_RamBusDataOut[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_0_Z[0]),
	.EN(un1_rst_1_i_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \DataOut[18]  (
	.Q(DMMainPorts_1_RamBusDataOut[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_0_i),
	.EN(un1_rst_1_i_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \DataOut[17]  (
	.Q(DMMainPorts_1_RamBusDataOut[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber[17]),
	.EN(un1_rst_1_i_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \DataOut[16]  (
	.Q(DMMainPorts_1_RamBusDataOut[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_0_Z[16]),
	.EN(un1_rst_1_i_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \DataOut[15]  (
	.Q(DMMainPorts_1_RamBusDataOut[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_0_Z[15]),
	.EN(un1_rst_1_i_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \DataOut[14]  (
	.Q(DMMainPorts_1_RamBusDataOut[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_0_Z[14]),
	.EN(un1_rst_1_i_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \DataOut[13]  (
	.Q(DMMainPorts_1_RamBusDataOut[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber[13]),
	.EN(un1_rst_1_i_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \DataOut[12]  (
	.Q(DMMainPorts_1_RamBusDataOut[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_0_iv_0_Z[12]),
	.EN(un1_rst_1_i_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \DataOut[11]  (
	.Q(DMMainPorts_1_RamBusDataOut[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_0_Z[11]),
	.EN(un1_rst_1_i_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \DataOut[10]  (
	.Q(DMMainPorts_1_RamBusDataOut[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber[10]),
	.EN(un1_rst_1_i_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \DataOut[9]  (
	.Q(DMMainPorts_1_RamBusDataOut[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_0_iv_0_Z[9]),
	.EN(un1_rst_1_i_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \DataOut[8]  (
	.Q(DMMainPorts_1_RamBusDataOut[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_0_iv_0_Z[8]),
	.EN(un1_rst_1_i_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \DataOut[7]  (
	.Q(DMMainPorts_1_RamBusDataOut[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_59_i),
	.EN(un1_rst_1_i_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \DataOut[6]  (
	.Q(DMMainPorts_1_RamBusDataOut[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_0_Z[6]),
	.EN(un1_rst_1_i_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \DataOut[5]  (
	.Q(DMMainPorts_1_RamBusDataOut[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_0_Z[5]),
	.EN(un1_rst_1_i_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \DataOut[4]  (
	.Q(DMMainPorts_1_RamBusDataOut[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_0_iv_0_Z[4]),
	.EN(un1_rst_1_i_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \DataOut[31]  (
	.Q(DMMainPorts_1_RamBusDataOut[31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber[31]),
	.EN(un1_rst_1_i_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \DataOut[30]  (
	.Q(DMMainPorts_1_RamBusDataOut[30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_0_iv_0_Z[30]),
	.EN(un1_rst_1_i_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \DataOut[29]  (
	.Q(DMMainPorts_1_RamBusDataOut[29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber[29]),
	.EN(un1_rst_1_i_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \DataOut[28]  (
	.Q(DMMainPorts_1_RamBusDataOut[28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber[28]),
	.EN(un1_rst_1_i_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \DataOut[27]  (
	.Q(DMMainPorts_1_RamBusDataOut[27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_0_Z[27]),
	.EN(un1_rst_1_i_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \DataOut[26]  (
	.Q(DMMainPorts_1_RamBusDataOut[26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_0_Z[26]),
	.EN(un1_rst_1_i_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \DataOut[25]  (
	.Q(DMMainPorts_1_RamBusDataOut[25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_0_Z[25]),
	.EN(un1_rst_1_i_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \DataOut[24]  (
	.Q(DMMainPorts_1_RamBusDataOut[24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_0_iv_0_Z[24]),
	.EN(un1_rst_1_i_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \DataOut[23]  (
	.Q(DMMainPorts_1_RamBusDataOut[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_0_Z[23]),
	.EN(un1_rst_1_i_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \DataOut[22]  (
	.Q(DMMainPorts_1_RamBusDataOut[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_0_iv_0_Z[22]),
	.EN(un1_rst_1_i_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \DataOut[21]  (
	.Q(DMMainPorts_1_RamBusDataOut[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber[21]),
	.EN(un1_rst_1_i_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \DataOut[20]  (
	.Q(DMMainPorts_1_RamBusDataOut[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber[20]),
	.EN(un1_rst_1_i_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \DataOut[19]  (
	.Q(DMMainPorts_1_RamBusDataOut[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_0_Z[19]),
	.EN(un1_rst_1_i_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \Uart3ClkDivider_i[7]  (
	.Q(Uart3ClkDivider[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[31]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \Uart3ClkDivider_i[6]  (
	.Q(Uart3ClkDivider[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[30]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \Uart3ClkDivider_i[5]  (
	.Q(Uart3ClkDivider[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[29]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \Uart3ClkDivider_i[4]  (
	.Q(Uart3ClkDivider[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[28]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \Uart3ClkDivider_i[3]  (
	.Q(Uart3ClkDivider[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[27]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \Uart3ClkDivider_i[2]  (
	.Q(Uart3ClkDivider[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[26]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \Uart3ClkDivider_i[1]  (
	.Q(Uart3ClkDivider[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[25]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \Uart3ClkDivider_i[0]  (
	.Q(Uart3ClkDivider[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[24]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \Uart1TxFifoData_Z[6]  (
	.Q(Uart1TxFifoData[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[6]),
	.EN(Uart1TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \Uart1TxFifoData_Z[5]  (
	.Q(Uart1TxFifoData[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[5]),
	.EN(Uart1TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \Uart1TxFifoData_Z[4]  (
	.Q(Uart1TxFifoData[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[4]),
	.EN(Uart1TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \Uart1TxFifoData_Z[3]  (
	.Q(Uart1TxFifoData[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[3]),
	.EN(Uart1TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \Uart1TxFifoData_Z[2]  (
	.Q(Uart1TxFifoData[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[2]),
	.EN(Uart1TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \Uart1TxFifoData_Z[1]  (
	.Q(Uart1TxFifoData[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[1]),
	.EN(Uart1TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \Uart1TxFifoData_Z[0]  (
	.Q(Uart1TxFifoData[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[0]),
	.EN(Uart1TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \Uart2TxFifoData_Z[7]  (
	.Q(Uart2TxFifoData[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[7]),
	.EN(Uart2TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \Uart2TxFifoData_Z[6]  (
	.Q(Uart2TxFifoData[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[6]),
	.EN(Uart2TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \Uart2TxFifoData_Z[5]  (
	.Q(Uart2TxFifoData[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[5]),
	.EN(Uart2TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \Uart2TxFifoData_Z[4]  (
	.Q(Uart2TxFifoData[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[4]),
	.EN(Uart2TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \Uart2TxFifoData_Z[3]  (
	.Q(Uart2TxFifoData[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[3]),
	.EN(Uart2TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \Uart2TxFifoData_Z[2]  (
	.Q(Uart2TxFifoData[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[2]),
	.EN(Uart2TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \Uart2TxFifoData_Z[1]  (
	.Q(Uart2TxFifoData[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[1]),
	.EN(Uart2TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \Uart2TxFifoData_Z[0]  (
	.Q(Uart2TxFifoData[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[0]),
	.EN(Uart2TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \Uart0TxFifoData_Z[7]  (
	.Q(Uart0TxFifoData[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[7]),
	.EN(Uart0TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \Uart0TxFifoData_Z[6]  (
	.Q(Uart0TxFifoData[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[6]),
	.EN(Uart0TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \Uart0TxFifoData_Z[5]  (
	.Q(Uart0TxFifoData[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[5]),
	.EN(Uart0TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \Uart0TxFifoData_Z[4]  (
	.Q(Uart0TxFifoData[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[4]),
	.EN(Uart0TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \Uart0TxFifoData_Z[3]  (
	.Q(Uart0TxFifoData[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[3]),
	.EN(Uart0TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \Uart0TxFifoData_Z[2]  (
	.Q(Uart0TxFifoData[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[2]),
	.EN(Uart0TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \Uart0TxFifoData_Z[1]  (
	.Q(Uart0TxFifoData[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[1]),
	.EN(Uart0TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \Uart0TxFifoData_Z[0]  (
	.Q(Uart0TxFifoData[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[0]),
	.EN(Uart0TxFifoData_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:296
  SLE \Uart1TxFifoData_Z[7]  (
	.Q(Uart1TxFifoData[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[7]),
	.EN(Uart1TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:311
  ARI1 un2_timer_s_1_354 (
	.FCO(un2_timer_s_1_354_FCO),
	.S(un2_timer_s_1_354_S),
	.Y(un2_timer_s_1_354_Y),
	.B(timer_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un2_timer_s_1_354.INIT=20'h4AA00;
// @42:311
  ARI1 un2_timer_cry_1 (
	.FCO(un2_timer_cry_1_Z),
	.S(un2_timer_cry_1_S),
	.Y(un2_timer_cry_1_Y),
	.B(timer_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_timer_s_1_354_FCO)
);
defparam un2_timer_cry_1.INIT=20'h4AA00;
// @42:311
  ARI1 un2_timer_cry_2 (
	.FCO(un2_timer_cry_2_Z),
	.S(un2_timer_cry_2_S),
	.Y(un2_timer_cry_2_Y),
	.B(timer_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_timer_cry_1_Z)
);
defparam un2_timer_cry_2.INIT=20'h4AA00;
// @42:311
  ARI1 un2_timer_cry_3 (
	.FCO(un2_timer_cry_3_Z),
	.S(un2_timer_cry_3_S),
	.Y(un2_timer_cry_3_Y),
	.B(timer_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_timer_cry_2_Z)
);
defparam un2_timer_cry_3.INIT=20'h4AA00;
// @42:311
  ARI1 un2_timer_cry_4 (
	.FCO(un2_timer_cry_4_Z),
	.S(un2_timer_cry_4_S),
	.Y(un2_timer_cry_4_Y),
	.B(timer_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_timer_cry_3_Z)
);
defparam un2_timer_cry_4.INIT=20'h4AA00;
// @42:311
  ARI1 un2_timer_cry_5 (
	.FCO(un2_timer_cry_5_Z),
	.S(un2_timer_cry_5_S),
	.Y(un2_timer_cry_5_Y),
	.B(timer_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_timer_cry_4_Z)
);
defparam un2_timer_cry_5.INIT=20'h4AA00;
// @42:311
  ARI1 un2_timer_cry_6 (
	.FCO(un2_timer_cry_6_Z),
	.S(un2_timer_cry_6_S),
	.Y(un2_timer_cry_6_Y),
	.B(timer_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_timer_cry_5_Z)
);
defparam un2_timer_cry_6.INIT=20'h4AA00;
// @42:311
  ARI1 un2_timer_cry_7 (
	.FCO(un2_timer_cry_7_Z),
	.S(un2_timer_cry_7_S),
	.Y(un2_timer_cry_7_Y),
	.B(timer_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_timer_cry_6_Z)
);
defparam un2_timer_cry_7.INIT=20'h4AA00;
// @42:311
  ARI1 un2_timer_cry_8 (
	.FCO(un2_timer_cry_8_Z),
	.S(un2_timer_cry_8_S),
	.Y(un2_timer_cry_8_Y),
	.B(timer_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_timer_cry_7_Z)
);
defparam un2_timer_cry_8.INIT=20'h4AA00;
// @42:311
  ARI1 un2_timer_cry_9 (
	.FCO(un2_timer_cry_9_Z),
	.S(un2_timer_cry_9_S),
	.Y(un2_timer_cry_9_Y),
	.B(timer_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_timer_cry_8_Z)
);
defparam un2_timer_cry_9.INIT=20'h4AA00;
// @42:311
  ARI1 un2_timer_cry_10 (
	.FCO(un2_timer_cry_10_Z),
	.S(un2_timer_cry_10_S),
	.Y(un2_timer_cry_10_Y),
	.B(timer_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_timer_cry_9_Z)
);
defparam un2_timer_cry_10.INIT=20'h4AA00;
// @42:311
  ARI1 un2_timer_cry_11 (
	.FCO(un2_timer_cry_11_Z),
	.S(un2_timer_cry_11_S),
	.Y(un2_timer_cry_11_Y),
	.B(timer_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_timer_cry_10_Z)
);
defparam un2_timer_cry_11.INIT=20'h4AA00;
// @42:311
  ARI1 un2_timer_cry_12 (
	.FCO(un2_timer_cry_12_Z),
	.S(un2_timer_cry_12_S),
	.Y(un2_timer_cry_12_Y),
	.B(timer_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_timer_cry_11_Z)
);
defparam un2_timer_cry_12.INIT=20'h4AA00;
// @42:311
  ARI1 un2_timer_cry_13 (
	.FCO(un2_timer_cry_13_Z),
	.S(un2_timer_cry_13_S),
	.Y(un2_timer_cry_13_Y),
	.B(timer_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_timer_cry_12_Z)
);
defparam un2_timer_cry_13.INIT=20'h4AA00;
// @42:311
  ARI1 un2_timer_cry_14 (
	.FCO(un2_timer_cry_14_Z),
	.S(un2_timer_cry_14_S),
	.Y(un2_timer_cry_14_Y),
	.B(timer_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_timer_cry_13_Z)
);
defparam un2_timer_cry_14.INIT=20'h4AA00;
// @42:311
  ARI1 un2_timer_cry_15 (
	.FCO(un2_timer_cry_15_Z),
	.S(un2_timer_cry_15_S),
	.Y(un2_timer_cry_15_Y),
	.B(timer_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_timer_cry_14_Z)
);
defparam un2_timer_cry_15.INIT=20'h4AA00;
// @42:311
  ARI1 un2_timer_cry_16 (
	.FCO(un2_timer_cry_16_Z),
	.S(un2_timer_cry_16_S),
	.Y(un2_timer_cry_16_Y),
	.B(timer_Z[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_timer_cry_15_Z)
);
defparam un2_timer_cry_16.INIT=20'h4AA00;
// @42:311
  ARI1 un2_timer_cry_17 (
	.FCO(un2_timer_cry_17_Z),
	.S(un2_timer_cry_17_S),
	.Y(un2_timer_cry_17_Y),
	.B(timer_Z[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_timer_cry_16_Z)
);
defparam un2_timer_cry_17.INIT=20'h4AA00;
// @42:311
  ARI1 un2_timer_cry_18 (
	.FCO(un2_timer_cry_18_Z),
	.S(un2_timer_cry_18_S),
	.Y(un2_timer_cry_18_Y),
	.B(timer_Z[18]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_timer_cry_17_Z)
);
defparam un2_timer_cry_18.INIT=20'h4AA00;
// @42:311
  ARI1 un2_timer_cry_19 (
	.FCO(un2_timer_cry_19_Z),
	.S(un2_timer_cry_19_S),
	.Y(un2_timer_cry_19_Y),
	.B(timer_Z[19]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_timer_cry_18_Z)
);
defparam un2_timer_cry_19.INIT=20'h4AA00;
// @42:311
  ARI1 un2_timer_cry_20 (
	.FCO(un2_timer_cry_20_Z),
	.S(un2_timer_cry_20_S),
	.Y(un2_timer_cry_20_Y),
	.B(timer_Z[20]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_timer_cry_19_Z)
);
defparam un2_timer_cry_20.INIT=20'h4AA00;
// @42:311
  ARI1 un2_timer_cry_21 (
	.FCO(un2_timer_cry_21_Z),
	.S(un2_timer_cry_21_S),
	.Y(un2_timer_cry_21_Y),
	.B(timer_Z[21]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_timer_cry_20_Z)
);
defparam un2_timer_cry_21.INIT=20'h4AA00;
// @42:311
  ARI1 un2_timer_cry_22 (
	.FCO(un2_timer_cry_22_Z),
	.S(un2_timer_cry_22_S),
	.Y(un2_timer_cry_22_Y),
	.B(timer_Z[22]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_timer_cry_21_Z)
);
defparam un2_timer_cry_22.INIT=20'h4AA00;
// @42:311
  ARI1 un2_timer_cry_23 (
	.FCO(un2_timer_cry_23_Z),
	.S(un2_timer_cry_23_S),
	.Y(un2_timer_cry_23_Y),
	.B(timer_Z[23]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_timer_cry_22_Z)
);
defparam un2_timer_cry_23.INIT=20'h4AA00;
// @42:311
  ARI1 un2_timer_cry_24 (
	.FCO(un2_timer_cry_24_Z),
	.S(un2_timer_cry_24_S),
	.Y(un2_timer_cry_24_Y),
	.B(timer_Z[24]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_timer_cry_23_Z)
);
defparam un2_timer_cry_24.INIT=20'h4AA00;
// @42:311
  ARI1 un2_timer_cry_25 (
	.FCO(un2_timer_cry_25_Z),
	.S(un2_timer_cry_25_S),
	.Y(un2_timer_cry_25_Y),
	.B(timer_Z[25]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_timer_cry_24_Z)
);
defparam un2_timer_cry_25.INIT=20'h4AA00;
// @42:311
  ARI1 un2_timer_cry_26 (
	.FCO(un2_timer_cry_26_Z),
	.S(un2_timer_cry_26_S),
	.Y(un2_timer_cry_26_Y),
	.B(timer_Z[26]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_timer_cry_25_Z)
);
defparam un2_timer_cry_26.INIT=20'h4AA00;
// @42:311
  ARI1 un2_timer_cry_27 (
	.FCO(un2_timer_cry_27_Z),
	.S(un2_timer_cry_27_S),
	.Y(un2_timer_cry_27_Y),
	.B(timer_Z[27]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_timer_cry_26_Z)
);
defparam un2_timer_cry_27.INIT=20'h4AA00;
// @42:311
  ARI1 un2_timer_cry_28 (
	.FCO(un2_timer_cry_28_Z),
	.S(un2_timer_cry_28_S),
	.Y(un2_timer_cry_28_Y),
	.B(timer_Z[28]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_timer_cry_27_Z)
);
defparam un2_timer_cry_28.INIT=20'h4AA00;
// @42:311
  ARI1 un2_timer_cry_29 (
	.FCO(un2_timer_cry_29_Z),
	.S(un2_timer_cry_29_S),
	.Y(un2_timer_cry_29_Y),
	.B(timer_Z[29]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_timer_cry_28_Z)
);
defparam un2_timer_cry_29.INIT=20'h4AA00;
// @42:311
  ARI1 un2_timer_s_31 (
	.FCO(un2_timer_s_31_FCO),
	.S(un2_timer_s_31_S),
	.Y(un2_timer_s_31_Y),
	.B(timer_Z[31]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_timer_cry_30_Z)
);
defparam un2_timer_s_31.INIT=20'h4AA00;
// @42:311
  ARI1 un2_timer_cry_30 (
	.FCO(un2_timer_cry_30_Z),
	.S(un2_timer_cry_30_S),
	.Y(un2_timer_cry_30_Y),
	.B(timer_Z[30]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_timer_cry_29_Z)
);
defparam un2_timer_cry_30.INIT=20'h4AA00;
// @42:296
  CFG3 \un1_serialnumber_1_iv_0_a2_2[1]  (
	.A(Uart3RxFifoFull),
	.B(Address_5),
	.C(N_128),
	.Y(N_265)
);
defparam \un1_serialnumber_1_iv_0_a2_2[1] .INIT=8'h04;
// @42:296
  CFG4 \un1_serialnumber_1_iv_i_i_a2_9[7]  (
	.A(Address_0),
	.B(Address_3),
	.C(Address_1),
	.D(RamAddress_4),
	.Y(N_467)
);
defparam \un1_serialnumber_1_iv_i_i_a2_9[7] .INIT=16'h0040;
// @42:296
  CFG3 \un1_serialnumber_1_iv_0_a2_6[27]  (
	.A(RamAddress_4),
	.B(Address_0),
	.C(Address_1),
	.Y(N_451)
);
defparam \un1_serialnumber_1_iv_0_a2_6[27] .INIT=8'h10;
// @42:296
  CFG4 \DataOut_RNO_1[1]  (
	.A(Uart2RxFifoData[1]),
	.B(N_271),
	.C(Address_0),
	.D(N_459),
	.Y(DataOut_RNO_1_Z[1])
);
defparam \DataOut_RNO_1[1] .INIT=16'h2333;
// @42:296
  CFG4 \DataOut_RNO_3[1]  (
	.A(N_491),
	.B(N_472),
	.C(Uart3RxFifoData[1]),
	.D(Uart1RxFifoData[1]),
	.Y(DataOut_RNO_3_Z[1])
);
defparam \DataOut_RNO_3[1] .INIT=16'hF351;
// @42:296
  CFG4 \DataOut_RNO_2[1]  (
	.A(DMMainPorts_1_RamBusDataOut[1]),
	.B(Address_3),
	.C(DataOut_RNO_3_Z[1]),
	.D(N_450),
	.Y(DataOut_RNO_2_Z[1])
);
defparam \DataOut_RNO_2[1] .INIT=16'hE0F0;
// @42:296
  CFG3 \DataOut_RNO_0[1]  (
	.A(un1_serialnumber_1_iv_0_6_Z[1]),
	.B(DataOut_RNO_1_Z[1]),
	.C(DataOut_RNO_2_Z[1]),
	.Y(DataOut_RNO_0_Z[1])
);
defparam \DataOut_RNO_0[1] .INIT=8'h40;
// @42:296
  CFG4 \DataOut_RNO[1]  (
	.A(un1_serialnumber_1_iv_0_7_Z[1]),
	.B(DataOut_RNO_0_Z[1]),
	.C(Uart0RxFifoFull),
	.D(N_467),
	.Y(un1_serialnumber_1_iv_i[1])
);
defparam \DataOut_RNO[1] .INIT=16'h4044;
// @42:296
  CFG4 \DataOut_RNO[2]  (
	.A(un1_serialnumber_1_iv_0_3_Z[2]),
	.B(un1_serialnumber_1_iv_0_7_Z[2]),
	.C(un1_serialnumber_1_iv_0_5_Z[2]),
	.D(un1_serialnumber_1_iv_i_1[2]),
	.Y(un1_serialnumber_1_iv_i[2])
);
defparam \DataOut_RNO[2] .INIT=16'h0100;
// @42:296
  CFG4 \DataOut_RNO_0[2]  (
	.A(Address_3),
	.B(DMMainPorts_1_RamBusDataOut[2]),
	.C(N_450),
	.D(N_168),
	.Y(un1_serialnumber_1_iv_i_1[2])
);
defparam \DataOut_RNO_0[2] .INIT=16'h00EF;
// @42:296
  CFG4 \DataOut_RNO[7]  (
	.A(N_374),
	.B(un1_serialnumber_1_iv_i_i_4_Z[7]),
	.C(N_59_i_1),
	.D(un1_serialnumber_1_iv_i_i_8_Z[7]),
	.Y(N_59_i)
);
defparam \DataOut_RNO[7] .INIT=16'h0010;
// @42:296
  CFG4 \DataOut_RNO_0[7]  (
	.A(N_4020),
	.B(N_468),
	.C(Address_5),
	.D(N_451),
	.Y(N_59_i_1)
);
defparam \DataOut_RNO_0[7] .INIT=16'h1011;
// @42:296
  CFG4 un1_rst_1_i_0 (
	.A(shot_i),
	.B(LastReadReq_Z),
	.C(un1_rst_1_i_0_1_Z),
	.D(ReadReq),
	.Y(un1_rst_1_i_0_Z)
);
defparam un1_rst_1_i_0.INIT=16'h0100;
// @42:296
  CFG4 un1_rst_1_i_0_1 (
	.A(Address_3),
	.B(N_3988),
	.C(N_475),
	.D(N_469),
	.Y(un1_rst_1_i_0_1_Z)
);
defparam un1_rst_1_i_0_1.INIT=16'h153F;
// @42:296
  CFG4 \un1_serialnumber_0_iv_0[24]  (
	.A(un1_serialnumber_0_iv_0_2_Z[24]),
	.B(un1_serialnumber_0_iv_0_1_0_Z[24]),
	.C(Uart0RxFifoCount[9]),
	.D(N_467),
	.Y(un1_serialnumber_0_iv_0_Z[24])
);
defparam \un1_serialnumber_0_iv_0[24] .INIT=16'hFBBB;
// @42:296
  CFG4 \un1_serialnumber_0_iv_0_1_0[24]  (
	.A(N_450),
	.B(un1_serialnumber_0_iv_0_1_Z[24]),
	.C(PowernEnHV_i_Z),
	.D(Address_3),
	.Y(un1_serialnumber_0_iv_0_1_0_Z[24])
);
defparam \un1_serialnumber_0_iv_0_1_0[24] .INIT=16'h3313;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0[26]  (
	.A(un1_serialnumber_1_iv_0_1_0_Z[26]),
	.B(un1_serialnumber_1_iv_0_4_Z[26]),
	.C(Uart0RxFifoCount[11]),
	.D(N_467),
	.Y(un1_serialnumber_1_iv_0_Z[26])
);
defparam \un1_serialnumber_1_iv_0[26] .INIT=16'hFDDD;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0_1_0[26]  (
	.A(un1_serialnumber_1_iv_0_1_Z[26]),
	.B(N_461),
	.C(Uart3RxFifoCount[11]),
	.D(N_240),
	.Y(un1_serialnumber_1_iv_0_1_0_Z[26])
);
defparam \un1_serialnumber_1_iv_0_1_0[26] .INIT=16'h0015;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0[14]  (
	.A(N_131),
	.B(un1_serialnumber_1_iv_0_1_0_Z[14]),
	.C(N_232),
	.D(N_231),
	.Y(un1_serialnumber_1_iv_0_Z[14])
);
defparam \un1_serialnumber_1_iv_0[14] .INIT=16'hFFFB;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0_1_0[14]  (
	.A(DMMainPorts_1_RamBusDataOut[14]),
	.B(Uart1ClkDivider[6]),
	.C(N_464),
	.D(N_450),
	.Y(un1_serialnumber_1_iv_0_1_0_Z[14])
);
defparam \un1_serialnumber_1_iv_0_1_0[14] .INIT=16'h153F;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0_5[6]  (
	.A(un1_serialnumber_1_iv_0_1_Z[6]),
	.B(DMMainPorts_1_RamBusDataOut[6]),
	.C(un1_serialnumber_1_iv_0_5_1_Z[6]),
	.D(N_450),
	.Y(un1_serialnumber_1_iv_0_5_Z[6])
);
defparam \un1_serialnumber_1_iv_0_5[6] .INIT=16'hEFAF;
// @42:296
  CFG3 \un1_serialnumber_1_iv_0_5_1[6]  (
	.A(un1_serialnumber_1_iv_0_3_Z[6]),
	.B(Uart0ClkDivider[6]),
	.C(N_464),
	.Y(un1_serialnumber_1_iv_0_5_1_Z[6])
);
defparam \un1_serialnumber_1_iv_0_5_1[6] .INIT=8'h15;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0_5[3]  (
	.A(Uart3TxFifoFull),
	.B(N_3997),
	.C(un1_serialnumber_1_iv_0_5_1_Z[3]),
	.D(N_461),
	.Y(un1_serialnumber_1_iv_0_5_Z[3])
);
defparam \un1_serialnumber_1_iv_0_5[3] .INIT=16'hDFCF;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0_5_1[3]  (
	.A(Uart2RxFifoData[3]),
	.B(N_293),
	.C(Address_0),
	.D(N_459),
	.Y(un1_serialnumber_1_iv_0_5_1_Z[3])
);
defparam \un1_serialnumber_1_iv_0_5_1[3] .INIT=16'h2333;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0_5[2]  (
	.A(Uart3TxFifoEmpty),
	.B(N_3995),
	.C(un1_serialnumber_1_iv_0_5_1_Z[2]),
	.D(N_461),
	.Y(un1_serialnumber_1_iv_0_5_Z[2])
);
defparam \un1_serialnumber_1_iv_0_5[2] .INIT=16'hDFCF;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0_5_1[2]  (
	.A(N_275),
	.B(Address_0),
	.C(Uart2RxFifoData[2]),
	.D(N_459),
	.Y(un1_serialnumber_1_iv_0_5_1_Z[2])
);
defparam \un1_serialnumber_1_iv_0_5_1[2] .INIT=16'h5155;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0_3[21]  (
	.A(N_461),
	.B(un1_serialnumber_1_iv_0_3_0_Z[21]),
	.C(Uart3RxFifoCount[6]),
	.D(N_333),
	.Y(un1_serialnumber_1_iv_0_3_Z[21])
);
defparam \un1_serialnumber_1_iv_0_3[21] .INIT=16'hFFB3;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0_3_0[21]  (
	.A(Uart2ClkDivider[5]),
	.B(Uart2RxFifoCount[6]),
	.C(N_476),
	.D(N_464),
	.Y(un1_serialnumber_1_iv_0_3_0_Z[21])
);
defparam \un1_serialnumber_1_iv_0_3_0[21] .INIT=16'h153F;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0_4[25]  (
	.A(N_231),
	.B(nHVEn1_i_Z),
	.C(un1_serialnumber_1_iv_0_4_1_Z[25]),
	.D(N_450),
	.Y(un1_serialnumber_1_iv_0_4_Z[25])
);
defparam \un1_serialnumber_1_iv_0_4[25] .INIT=16'hEFAF;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0_4_1[25]  (
	.A(Uart3RxFifoCount[10]),
	.B(Uart3ClkDivider[1]),
	.C(N_464),
	.D(N_461),
	.Y(un1_serialnumber_1_iv_0_4_1_Z[25])
);
defparam \un1_serialnumber_1_iv_0_4_1[25] .INIT=16'h153F;
// @42:296
  CFG3 \un1_serialnumber_1_iv_0_3[27]  (
	.A(un1_serialnumber_1_iv_0_3_1_Z[27]),
	.B(Uart0RxFifoCount[12]),
	.C(N_451),
	.Y(un1_serialnumber_1_iv_0_3_Z[27])
);
defparam \un1_serialnumber_1_iv_0_3[27] .INIT=8'hD5;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0_3_1[27]  (
	.A(DMMainPorts_1_RamBusDataOut[27]),
	.B(Uart3RxFifoCount[12]),
	.C(N_450),
	.D(N_461),
	.Y(un1_serialnumber_1_iv_0_3_1_Z[27])
);
defparam \un1_serialnumber_1_iv_0_3_1[27] .INIT=16'h135F;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0_3[23]  (
	.A(N_4002),
	.B(Uart3RxFifoCount[8]),
	.C(un1_serialnumber_1_iv_0_3_0_Z[23]),
	.D(N_461),
	.Y(un1_serialnumber_1_iv_0_3_Z[23])
);
defparam \un1_serialnumber_1_iv_0_3[23] .INIT=16'hEFAF;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0_3_0[23]  (
	.A(Uart2ClkDivider[7]),
	.B(Uart2RxFifoCount[8]),
	.C(N_476),
	.D(N_464),
	.Y(un1_serialnumber_1_iv_0_3_0_Z[23])
);
defparam \un1_serialnumber_1_iv_0_3_0[23] .INIT=16'h153F;
// @42:296
  CFG4 \un1_serialnumber_1_iv_1_6[18]  (
	.A(Address_0),
	.B(Address_1),
	.C(RamAddress_4),
	.D(un1_serialnumber_1_iv_1_6_1_Z[18]),
	.Y(un1_serialnumber_1_iv_1_6_Z[18])
);
defparam \un1_serialnumber_1_iv_1_6[18] .INIT=16'h2048;
// @42:296
  CFG3 \un1_serialnumber_1_iv_1_6_1[18]  (
	.A(Uart1RxFifoCount[3]),
	.B(Address_3),
	.C(Address_1),
	.Y(un1_serialnumber_1_iv_1_6_1_Z[18])
);
defparam \un1_serialnumber_1_iv_1_6_1[18] .INIT=8'h35;
// @42:296
  CFG4 \un1_serialnumber_1_iv_1_2[18]  (
	.A(Address_3),
	.B(Uart0RxFifoCount[3]),
	.C(un1_serialnumber_1_iv_1_2_1_Z[18]),
	.D(Address_1),
	.Y(un1_serialnumber_1_iv_1_2_Z[18])
);
defparam \un1_serialnumber_1_iv_1_2[18] .INIT=16'h7050;
// @42:296
  CFG4 \un1_serialnumber_1_iv_1_2_1[18]  (
	.A(Address_3),
	.B(RamAddress_4),
	.C(Oe2_c),
	.D(Address_0),
	.Y(un1_serialnumber_1_iv_1_2_1_Z[18])
);
defparam \un1_serialnumber_1_iv_1_2_1[18] .INIT=16'h2622;
// @42:216
  CFG4 Uart3FifoReset_1_sqmuxa_0_a2 (
	.A(LastWriteReq_Z),
	.B(RamAddress_4),
	.C(N_475),
	.D(N_461),
	.Y(Uart3FifoReset_1_sqmuxa)
);
defparam Uart3FifoReset_1_sqmuxa_0_a2.INIT=16'h1000;
// @42:296
  CFG4 \un1_serialnumber_1_iv_i_i_8[7]  (
	.A(N_461),
	.B(un1_serialnumber_1_iv_i_i_2_Z[7]),
	.C(N_4015),
	.D(N_467),
	.Y(un1_serialnumber_1_iv_i_i_8_Z[7])
);
defparam \un1_serialnumber_1_iv_i_i_8[7] .INIT=16'hFFFE;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0_5[25]  (
	.A(Uart2RxFifoCount[10]),
	.B(N_4004),
	.C(un1_serialnumber_1_iv_0_3_Z[25]),
	.D(N_476),
	.Y(un1_serialnumber_1_iv_0_5_Z[25])
);
defparam \un1_serialnumber_1_iv_0_5[25] .INIT=16'hFEFC;
// @42:296
  CFG4 \un1_serialnumber_0_iv_0_1[22]  (
	.A(Uart1RxFifoCount[7]),
	.B(Uart2RxFifoCount[7]),
	.C(N_468),
	.D(N_465),
	.Y(un1_serialnumber_0_iv_0_1_Z[22])
);
defparam \un1_serialnumber_0_iv_0_1[22] .INIT=16'hEAC0;
// @42:296
  CFG4 \un1_serialnumber_0_iv_0_1[24]  (
	.A(Uart1RxFifoCount[9]),
	.B(Uart2RxFifoCount[9]),
	.C(N_468),
	.D(N_465),
	.Y(un1_serialnumber_0_iv_0_1_Z[24])
);
defparam \un1_serialnumber_0_iv_0_1[24] .INIT=16'hEAC0;
// @42:296
  CFG4 \un1_serialnumber_0_iv_0_2[20]  (
	.A(Uart2RxFifoCount[5]),
	.B(Uart2ClkDivider[4]),
	.C(N_468),
	.D(N_460),
	.Y(un1_serialnumber_0_iv_0_2_Z[20])
);
defparam \un1_serialnumber_0_iv_0_2[20] .INIT=16'hECA0;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0_2[26]  (
	.A(Uart3ClkDivider[2]),
	.B(Uart2RxFifoCount[11]),
	.C(N_460),
	.D(N_468),
	.Y(un1_serialnumber_1_iv_0_2_Z[26])
);
defparam \un1_serialnumber_1_iv_0_2[26] .INIT=16'hECA0;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0_0[28]  (
	.A(DMMainPorts_1_RamBusDataOut[28]),
	.B(Uart3ClkDivider[4]),
	.C(N_464),
	.D(N_450),
	.Y(un1_serialnumber_1_iv_0_0_Z[28])
);
defparam \un1_serialnumber_1_iv_0_0[28] .INIT=16'hEAC0;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0_0[19]  (
	.A(Uart3RxFifoCount[4]),
	.B(Uart3OE_i_Z),
	.C(N_461),
	.D(N_450),
	.Y(un1_serialnumber_1_iv_0_0_Z[19])
);
defparam \un1_serialnumber_1_iv_0_0[19] .INIT=16'hECA0;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0_0[15]  (
	.A(DMMainPorts_1_RamBusDataOut[15]),
	.B(Uart3RxFifoCount[0]),
	.C(N_450),
	.D(N_461),
	.Y(un1_serialnumber_1_iv_0_0_Z[15])
);
defparam \un1_serialnumber_1_iv_0_0[15] .INIT=16'hECA0;
// @42:641
  CFG2 LastWriteReq_1_sqmuxa_0_a2 (
	.A(WriteReq),
	.B(LastWriteReq_Z),
	.Y(LastWriteReq_1_sqmuxa)
);
defparam LastWriteReq_1_sqmuxa_0_a2.INIT=4'h1;
// @42:296
  CFG2 \un1_serialnumber_1_iv_0_o2[11]  (
	.A(Address_1),
	.B(Address_0),
	.Y(N_128)
);
defparam \un1_serialnumber_1_iv_0_o2[11] .INIT=4'h7;
// @42:296
  CFG2 \un1_serialnumber_1_iv_0_o2[26]  (
	.A(Address_1),
	.B(Address_0),
	.Y(N_3983)
);
defparam \un1_serialnumber_1_iv_0_o2[26] .INIT=4'hB;
// @42:296
  CFG2 \un1_serialnumber_0_iv_0_o2[8]  (
	.A(Address_1),
	.B(Address_0),
	.Y(N_3989)
);
defparam \un1_serialnumber_0_iv_0_o2[8] .INIT=4'hE;
// @42:296
  CFG2 \un1_serialnumber_1_iv_1_o2_0[18]  (
	.A(RamAddress_4),
	.B(Address_0),
	.Y(N_722)
);
defparam \un1_serialnumber_1_iv_1_o2_0[18] .INIT=4'hE;
// @42:517
  CFG2 LastReadReq_1_sqmuxa (
	.A(ReadReq),
	.B(LastReadReq_Z),
	.Y(LastReadReq_1_sqmuxa_Z)
);
defparam LastReadReq_1_sqmuxa.INIT=4'h1;
// @42:296
  CFG2 \un1_serialnumber_1_iv_i_i_a2_11[7]  (
	.A(Address_1),
	.B(Address_5),
	.Y(N_459)
);
defparam \un1_serialnumber_1_iv_i_i_a2_11[7] .INIT=4'h4;
// @42:296
  CFG3 \un1_serialnumber_1_iv_i_i_m2[7]  (
	.A(Uart2RxFifoData[7]),
	.B(RamAddress_4),
	.C(Uart3RxFifoData[7]),
	.Y(N_4903)
);
defparam \un1_serialnumber_1_iv_i_i_m2[7] .INIT=8'hE2;
// @42:216
  CFG3 StartMachine_i_0_sqmuxa_0_a2_0 (
	.A(RamAddress_4),
	.B(N_459),
	.C(Address_0),
	.Y(StartMachine_i_0_sqmuxa_0_a2_0_Z)
);
defparam StartMachine_i_0_sqmuxa_0_a2_0.INIT=8'h80;
// @42:533
  CFG4 HVDis2_i_1_sqmuxa_0_a2_1_2 (
	.A(RamAddress_9),
	.B(RamAddress_8),
	.C(RamAddress_1),
	.D(RamAddress_0),
	.Y(HVDis2_i_1_sqmuxa_0_a2_1_2_Z)
);
defparam HVDis2_i_1_sqmuxa_0_a2_1_2.INIT=16'h0001;
// @42:296
  CFG3 \un1_serialnumber_1_iv_1_a11_8_1[18]  (
	.A(Uart2ClkDivider[2]),
	.B(Address_3),
	.C(Address_1),
	.Y(un1_serialnumber_1_iv_1_a11_8_1_Z[18])
);
defparam \un1_serialnumber_1_iv_1_a11_8_1[18] .INIT=8'h04;
// @42:296
  CFG4 \un1_serialnumber_1_iv_i_i_a2_4[7]  (
	.A(Address_3),
	.B(RamAddress_4),
	.C(DMMainPorts_1_RamBusDataOut[7]),
	.D(Address_0),
	.Y(N_4018)
);
defparam \un1_serialnumber_1_iv_i_i_a2_4[7] .INIT=16'h0400;
// @42:296
  CFG3 \un1_serialnumber_1_iv_1_a11_3[18]  (
	.A(RamAddress_4),
	.B(Address_3),
	.C(Address_1),
	.Y(N_729)
);
defparam \un1_serialnumber_1_iv_1_a11_3[18] .INIT=8'h02;
// @42:463
  CFG4 un1_address_19_0_a2 (
	.A(Address_3),
	.B(Address_1),
	.C(Address_0),
	.D(Address_5),
	.Y(un1_address_19)
);
defparam un1_address_19_0_a2.INIT=16'h0004;
// @48:779
  CFG4 un3_registerspacewritereq_0_a2_0 (
	.A(RamAddress_11),
	.B(RamAddress_10),
	.C(RamAddress_13),
	.D(RamAddress_12),
	.Y(N_454)
);
defparam un3_registerspacewritereq_0_a2_0.INIT=16'h0001;
// @42:296
  CFG4 \un1_serialnumber_1_iv_i_i_a2_5[7]  (
	.A(Address_0),
	.B(Address_3),
	.C(Address_1),
	.D(Uart1RxFifoData[7]),
	.Y(N_4019)
);
defparam \un1_serialnumber_1_iv_i_i_a2_5[7] .INIT=16'h0040;
// @42:296
  CFG4 \un1_serialnumber_1_iv_i_i_a2_6[7]  (
	.A(Address_1),
	.B(Address_3),
	.C(Uart0RxFifoData[7]),
	.D(RamAddress_4),
	.Y(N_4020)
);
defparam \un1_serialnumber_1_iv_i_i_a2_6[7] .INIT=16'h0008;
// @42:296
  CFG3 \un1_serialnumber_1_iv_i_i_a2_7[7]  (
	.A(N_722),
	.B(Uart0ClkDivider[7]),
	.C(Address_3),
	.Y(N_4021)
);
defparam \un1_serialnumber_1_iv_i_i_a2_7[7] .INIT=8'h10;
// @42:533
  CFG3 HVDis2_i_0_sqmuxa_0_a2 (
	.A(shot_i),
	.B(LastWriteReq_Z),
	.C(WriteReq),
	.Y(HVDis2_i_0_sqmuxa)
);
defparam HVDis2_i_0_sqmuxa_0_a2.INIT=8'h10;
// @42:296
  CFG2 \un1_serialnumber_1_iv_i_i_a2_8[7]  (
	.A(N_128),
	.B(Address_5),
	.Y(N_461)
);
defparam \un1_serialnumber_1_iv_i_i_a2_8[7] .INIT=4'h4;
// @42:296
  CFG2 \un1_serialnumber_0_iv_0_a2_3[29]  (
	.A(N_128),
	.B(RamAddress_4),
	.Y(N_450)
);
defparam \un1_serialnumber_0_iv_0_a2_3[29] .INIT=4'h4;
// @42:296
  CFG3 \un1_serialnumber_1_iv_0_a2_12[1]  (
	.A(RamAddress_4),
	.B(Address_5),
	.C(Address_1),
	.Y(N_472)
);
defparam \un1_serialnumber_1_iv_0_a2_12[1] .INIT=8'h08;
// @42:296
  CFG3 \un1_serialnumber_1_iv_0_a2_4_1[6]  (
	.A(RamAddress_4),
	.B(Address_0),
	.C(Address_3),
	.Y(N_309_1)
);
defparam \un1_serialnumber_1_iv_0_a2_4_1[6] .INIT=8'h40;
// @42:296
  CFG3 \un1_serialnumber_1_iv_0_a2_1_1[6]  (
	.A(RamAddress_4),
	.B(Address_3),
	.C(Address_1),
	.Y(N_306_1)
);
defparam \un1_serialnumber_1_iv_0_a2_1_1[6] .INIT=8'h80;
// @42:515
  CFG3 ReadUart1_5_f0 (
	.A(LastReadReq_1_sqmuxa_Z),
	.B(ReadUart1_1z),
	.C(ReadUart1_1_sqmuxa),
	.Y(ReadUart1_5)
);
defparam ReadUart1_5_f0.INIT=8'h54;
// @42:515
  CFG3 ReadUart0_5_f0 (
	.A(LastReadReq_1_sqmuxa_Z),
	.B(ReadUart0_1z),
	.C(ReadUart0_1_sqmuxa_Z),
	.Y(ReadUart0_5)
);
defparam ReadUart0_5_f0.INIT=8'h54;
// @42:515
  CFG3 ReadUart3_5_f0 (
	.A(LastReadReq_1_sqmuxa_Z),
	.B(ReadUart3_1z),
	.C(ReadUart3_1_sqmuxa),
	.Y(ReadUart3_5)
);
defparam ReadUart3_5_f0.INIT=8'h54;
// @42:515
  CFG3 ReadUart2_5_f0 (
	.A(ReadUart2_1z),
	.B(LastReadReq_1_sqmuxa_Z),
	.C(ReadUart2_1_sqmuxa),
	.Y(ReadUart2_5)
);
defparam ReadUart2_5_f0.INIT=8'h32;
// @42:296
  CFG4 \un1_serialnumber_0_iv_0_a2_5[22]  (
	.A(Address_1),
	.B(RamAddress_4),
	.C(Address_0),
	.D(Address_3),
	.Y(N_465)
);
defparam \un1_serialnumber_0_iv_0_a2_5[22] .INIT=16'h4000;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0_a2_16[1]  (
	.A(Address_1),
	.B(RamAddress_4),
	.C(Address_0),
	.D(Address_3),
	.Y(N_491)
);
defparam \un1_serialnumber_1_iv_0_a2_16[1] .INIT=16'h0800;
// @42:296
  CFG3 \un1_serialnumber_0_iv_0_a2_4[29]  (
	.A(RamAddress_4),
	.B(Address_3),
	.C(Address_1),
	.Y(N_464)
);
defparam \un1_serialnumber_0_iv_0_a2_4[29] .INIT=8'h04;
// @42:296
  CFG2 \un1_serialnumber_1_iv_0_a2_7[27]  (
	.A(N_722),
	.B(Address_5),
	.Y(N_476)
);
defparam \un1_serialnumber_1_iv_0_a2_7[27] .INIT=4'h4;
// @42:296
  CFG3 \un1_serialnumber_0_iv_0_a2_5[9]  (
	.A(Address_1),
	.B(N_722),
	.C(Address_3),
	.Y(N_460)
);
defparam \un1_serialnumber_0_iv_0_a2_5[9] .INIT=8'h10;
// @42:296
  CFG2 \un1_serialnumber_1_iv_i_i_a2_10[7]  (
	.A(N_459),
	.B(N_722),
	.Y(N_468)
);
defparam \un1_serialnumber_1_iv_i_i_a2_10[7] .INIT=4'h2;
// @42:533
  CFG4 Uart1TxFifoData_1_sqmuxa_0_a2_0 (
	.A(Address_1),
	.B(RamAddress_4),
	.C(Address_0),
	.D(Address_3),
	.Y(N_505)
);
defparam Uart1TxFifoData_1_sqmuxa_0_a2_0.INIT=16'h0400;
// @42:296
  CFG4 \un1_serialnumber_1_iv_i_i_a2_0[7]  (
	.A(Address_3),
	.B(RamAddress_4),
	.C(Address_0),
	.D(Address_5),
	.Y(N_4015)
);
defparam \un1_serialnumber_1_iv_i_i_a2_0[7] .INIT=16'h0004;
// @42:296
  CFG3 \un1_serialnumber_0_iv_0_a2[9]  (
	.A(Address_3),
	.B(N_722),
	.C(Address_5),
	.Y(N_3993)
);
defparam \un1_serialnumber_0_iv_0_a2[9] .INIT=8'h01;
// @20:344
  CFG2 Uart3FifoReset_RNIT71C (
	.A(shot_i),
	.B(Uart3FifoReset_Z),
	.Y(N_4049_i)
);
defparam Uart3FifoReset_RNIT71C.INIT=4'hE;
// @20:344
  CFG2 Uart2FifoReset_RNISUSM (
	.A(shot_i),
	.B(Uart2FifoReset_Z),
	.Y(N_4050_i)
);
defparam Uart2FifoReset_RNISUSM.INIT=4'hE;
// @20:344
  CFG2 Uart1FifoReset_RNIRLOH (
	.A(shot_i),
	.B(Uart1FifoReset_Z),
	.Y(N_4051_i)
);
defparam Uart1FifoReset_RNIRLOH.INIT=4'hE;
// @20:344
  CFG2 Uart0FifoReset_RNIQCKC (
	.A(shot_i),
	.B(Uart0FifoReset_Z),
	.Y(N_4052_i)
);
defparam Uart0FifoReset_RNIQCKC.INIT=4'hE;
// @42:515
  CFG4 ReadAck_4_u (
	.A(ReadReq),
	.B(LastReadReq_1_sqmuxa_Z),
	.C(RegisterSpaceReadAck),
	.D(LastReadReq_Z),
	.Y(ReadAck_4)
);
defparam ReadAck_4_u.INIT=16'h3210;
// @42:296
  CFG4 \un1_serialnumber_1_iv_i_i_2[7]  (
	.A(RamAddress_4),
	.B(N_4019),
	.C(Address_0),
	.D(Address_1),
	.Y(un1_serialnumber_1_iv_i_i_2_Z[7])
);
defparam \un1_serialnumber_1_iv_i_i_2[7] .INIT=16'hCCEC;
// @42:296
  CFG4 \un1_serialnumber_1_iv_1_1[18]  (
	.A(RamAddress_4),
	.B(un1_address_19),
	.C(timer_Z[18]),
	.D(Address_5),
	.Y(un1_serialnumber_1_iv_1_1_Z[18])
);
defparam \un1_serialnumber_1_iv_1_1[18] .INIT=16'hCECC;
// @42:296
  CFG4 \un1_serialnumber_1_iv_1_0[18]  (
	.A(Address_5),
	.B(N_729),
	.C(Uart3RxFifoCount[3]),
	.D(Address_0),
	.Y(un1_serialnumber_1_iv_1_0_Z[18])
);
defparam \un1_serialnumber_1_iv_1_0[18] .INIT=16'hCECC;
// @48:781
  CFG3 un3_registerspacereadreq_0_a2 (
	.A(RamBusWrnRd_i),
	.B(N_454),
	.C(RamBusCE_i),
	.Y(ReadReq)
);
defparam un3_registerspacereadreq_0_a2.INIT=8'h40;
// @48:779
  CFG3 un3_registerspacewritereq_0_a2 (
	.A(RamBusWrnRd_i),
	.B(N_454),
	.C(RamBusCE_i),
	.Y(WriteReq)
);
defparam un3_registerspacewritereq_0_a2.INIT=8'h80;
// @42:296
  CFG4 \un1_serialnumber_0_iv_0_a2_0[9]  (
	.A(Address_5),
	.B(timer_Z[9]),
	.C(RamAddress_4),
	.D(Address_1),
	.Y(N_202)
);
defparam \un1_serialnumber_0_iv_0_a2_0[9] .INIT=16'h8000;
// @42:296
  CFG4 \un1_serialnumber_0_iv_0_a2[8]  (
	.A(Address_5),
	.B(Address_3),
	.C(RamAddress_4),
	.D(N_3989),
	.Y(N_205)
);
defparam \un1_serialnumber_0_iv_0_a2[8] .INIT=16'h0100;
// @42:296
  CFG4 \un1_serialnumber_0_iv_0_a2_0[8]  (
	.A(Address_5),
	.B(timer_Z[8]),
	.C(RamAddress_4),
	.D(Address_1),
	.Y(N_206)
);
defparam \un1_serialnumber_0_iv_0_a2_0[8] .INIT=16'h8000;
// @42:296
  CFG4 \un1_serialnumber_0_iv_0_a2[12]  (
	.A(Address_5),
	.B(timer_Z[12]),
	.C(RamAddress_4),
	.D(Address_1),
	.Y(N_209)
);
defparam \un1_serialnumber_0_iv_0_a2[12] .INIT=16'h8000;
// @42:296
  CFG2 \un1_serialnumber_0_iv_0_a2[22]  (
	.A(N_461),
	.B(Uart3RxFifoCount[7]),
	.Y(N_212)
);
defparam \un1_serialnumber_0_iv_0_a2[22] .INIT=4'h8;
// @42:296
  CFG4 \un1_serialnumber_0_iv_0_a2_1[22]  (
	.A(Address_5),
	.B(timer_Z[22]),
	.C(RamAddress_4),
	.D(Address_1),
	.Y(N_214)
);
defparam \un1_serialnumber_0_iv_0_a2_1[22] .INIT=16'h8000;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0_a2_0[11]  (
	.A(Address_5),
	.B(timer_Z[11]),
	.C(RamAddress_4),
	.D(Address_1),
	.Y(N_225)
);
defparam \un1_serialnumber_1_iv_0_a2_0[11] .INIT=16'h8000;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0_a2_0[14]  (
	.A(Address_5),
	.B(timer_Z[14]),
	.C(RamAddress_4),
	.D(Address_1),
	.Y(N_232)
);
defparam \un1_serialnumber_1_iv_0_a2_0[14] .INIT=16'h8000;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0_a2_0[1]  (
	.A(Address_3),
	.B(RamAddress_4),
	.C(Address_0),
	.D(Address_5),
	.Y(N_263)
);
defparam \un1_serialnumber_1_iv_0_a2_0[1] .INIT=16'h0014;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0_a2_1[1]  (
	.A(Address_1),
	.B(RamAddress_4),
	.C(Uart1RxFifoFull),
	.D(Address_0),
	.Y(N_264)
);
defparam \un1_serialnumber_1_iv_0_a2_1[1] .INIT=16'h0400;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0_a2_4[1]  (
	.A(Address_5),
	.B(timer_Z[1]),
	.C(RamAddress_4),
	.D(Address_1),
	.Y(N_267)
);
defparam \un1_serialnumber_1_iv_0_a2_4[1] .INIT=16'h2000;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0_a2_8[1]  (
	.A(N_128),
	.B(Uart0RxFifoData[1]),
	.C(Address_3),
	.D(RamAddress_4),
	.Y(N_271)
);
defparam \un1_serialnumber_1_iv_0_a2_8[1] .INIT=16'h0010;
// @42:296
  CFG2 \un1_serialnumber_1_iv_0_a2_10[1]  (
	.A(N_468),
	.B(Uart2RxFifoFull),
	.Y(N_273)
);
defparam \un1_serialnumber_1_iv_0_a2_10[1] .INIT=4'h2;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0_a2[2]  (
	.A(Address_1),
	.B(RamAddress_4),
	.C(Uart1TxFifoEmpty),
	.D(Address_0),
	.Y(N_275)
);
defparam \un1_serialnumber_1_iv_0_a2[2] .INIT=16'h0400;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0_a2_2[2]  (
	.A(Address_5),
	.B(timer_Z[2]),
	.C(RamAddress_4),
	.D(Address_1),
	.Y(N_278)
);
defparam \un1_serialnumber_1_iv_0_a2_2[2] .INIT=16'h2000;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0_a2_6[2]  (
	.A(N_128),
	.B(Uart0RxFifoData[2]),
	.C(Address_3),
	.D(RamAddress_4),
	.Y(N_3995)
);
defparam \un1_serialnumber_1_iv_0_a2_6[2] .INIT=16'h0010;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0_a2[3]  (
	.A(Address_1),
	.B(RamAddress_4),
	.C(Uart1TxFifoFull),
	.D(Address_0),
	.Y(N_3997)
);
defparam \un1_serialnumber_1_iv_0_a2[3] .INIT=16'h0400;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0_a2_2[3]  (
	.A(Address_5),
	.B(timer_Z[3]),
	.C(RamAddress_4),
	.D(Address_1),
	.Y(N_289)
);
defparam \un1_serialnumber_1_iv_0_a2_2[3] .INIT=16'h2000;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0_a2_6[3]  (
	.A(N_128),
	.B(Uart0RxFifoData[3]),
	.C(Address_3),
	.D(RamAddress_4),
	.Y(N_293)
);
defparam \un1_serialnumber_1_iv_0_a2_6[3] .INIT=16'h0010;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0_a2_0[5]  (
	.A(Address_5),
	.B(timer_Z[5]),
	.C(RamAddress_4),
	.D(Address_1),
	.Y(N_298)
);
defparam \un1_serialnumber_1_iv_0_a2_0[5] .INIT=16'h8000;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0_a2_4[5]  (
	.A(N_128),
	.B(Uart0RxFifoData[5]),
	.C(Address_3),
	.D(RamAddress_4),
	.Y(N_302)
);
defparam \un1_serialnumber_1_iv_0_a2_4[5] .INIT=16'h0040;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0_a2[6]  (
	.A(Address_5),
	.B(timer_Z[6]),
	.C(RamAddress_4),
	.D(Address_1),
	.Y(N_304)
);
defparam \un1_serialnumber_1_iv_0_a2[6] .INIT=16'h8000;
// @42:296
  CFG2 \un1_serialnumber_1_iv_0_a2_2[6]  (
	.A(Uart3RxFifoData[6]),
	.B(N_472),
	.Y(N_307)
);
defparam \un1_serialnumber_1_iv_0_a2_2[6] .INIT=4'h8;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0_a2_0[23]  (
	.A(Address_5),
	.B(timer_Z[23]),
	.C(RamAddress_4),
	.D(Address_1),
	.Y(N_4002)
);
defparam \un1_serialnumber_1_iv_0_a2_0[23] .INIT=16'h8000;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0_a2_0[25]  (
	.A(Address_5),
	.B(timer_Z[25]),
	.C(RamAddress_4),
	.D(Address_1),
	.Y(N_4004)
);
defparam \un1_serialnumber_1_iv_0_a2_0[25] .INIT=16'h8000;
// @42:296
  CFG4 \un1_serialnumber_1_iv_i_i_a2_3[7]  (
	.A(Address_5),
	.B(timer_Z[7]),
	.C(RamAddress_4),
	.D(Address_1),
	.Y(N_374)
);
defparam \un1_serialnumber_1_iv_i_i_a2_3[7] .INIT=16'h2000;
// @42:296
  CFG4 \un1_serialnumber_0_iv_0_a2_1[24]  (
	.A(Address_5),
	.B(timer_Z[24]),
	.C(RamAddress_4),
	.D(Address_1),
	.Y(N_4038)
);
defparam \un1_serialnumber_0_iv_0_a2_1[24] .INIT=16'h8000;
// @42:296
  CFG4 \un1_serialnumber_0_iv_0_a2[30]  (
	.A(Address_5),
	.B(timer_Z[30]),
	.C(RamAddress_4),
	.D(Address_1),
	.Y(N_425)
);
defparam \un1_serialnumber_0_iv_0_a2[30] .INIT=16'h8000;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0_o2[1]  (
	.A(Address_1),
	.B(RamAddress_4),
	.C(Address_0),
	.D(Address_5),
	.Y(N_151)
);
defparam \un1_serialnumber_1_iv_0_o2[1] .INIT=16'h4062;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0_a2[11]  (
	.A(Address_5),
	.B(Address_3),
	.C(RamAddress_4),
	.D(N_128),
	.Y(N_224)
);
defparam \un1_serialnumber_1_iv_0_a2[11] .INIT=16'h0100;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0_a2[14]  (
	.A(Address_3),
	.B(Address_5),
	.C(RamAddress_4),
	.D(Address_1),
	.Y(N_231)
);
defparam \un1_serialnumber_1_iv_0_a2[14] .INIT=16'h0100;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0_o2_0[6]  (
	.A(Address_5),
	.B(Address_1),
	.C(RamAddress_4),
	.D(N_451),
	.Y(N_147)
);
defparam \un1_serialnumber_1_iv_0_o2_0[6] .INIT=16'hFF01;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0_a2_2[26]  (
	.A(Address_5),
	.B(timer_Z[26]),
	.C(RamAddress_4),
	.D(Address_1),
	.Y(N_243)
);
defparam \un1_serialnumber_1_iv_0_a2_2[26] .INIT=16'h8000;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0_a2_0[27]  (
	.A(Address_5),
	.B(timer_Z[27]),
	.C(RamAddress_4),
	.D(Address_1),
	.Y(N_249)
);
defparam \un1_serialnumber_1_iv_0_a2_0[27] .INIT=16'h8000;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0_a2_0[15]  (
	.A(Address_5),
	.B(timer_Z[15]),
	.C(RamAddress_4),
	.D(Address_1),
	.Y(N_312)
);
defparam \un1_serialnumber_1_iv_0_a2_0[15] .INIT=16'h8000;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0_a2_0[16]  (
	.A(Address_5),
	.B(timer_Z[16]),
	.C(RamAddress_4),
	.D(Address_1),
	.Y(N_319)
);
defparam \un1_serialnumber_1_iv_0_a2_0[16] .INIT=16'h8000;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0_a2_0[19]  (
	.A(Address_5),
	.B(timer_Z[19]),
	.C(RamAddress_4),
	.D(Address_1),
	.Y(N_3999)
);
defparam \un1_serialnumber_1_iv_0_a2_0[19] .INIT=16'h8000;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0_a2_2[0]  (
	.A(Address_5),
	.B(timer_Z[0]),
	.C(RamAddress_4),
	.D(Address_1),
	.Y(N_4011)
);
defparam \un1_serialnumber_1_iv_0_a2_2[0] .INIT=16'h8000;
// @42:296
  CFG3 \un1_serialnumber_0_iv_0_a2[4]  (
	.A(N_459),
	.B(Uart2RxFifoData[4]),
	.C(Address_0),
	.Y(N_4022)
);
defparam \un1_serialnumber_0_iv_0_a2[4] .INIT=8'h80;
// @42:296
  CFG4 \un1_serialnumber_0_iv_0_a2_0[4]  (
	.A(Address_5),
	.B(timer_Z[4]),
	.C(RamAddress_4),
	.D(Address_1),
	.Y(N_4023)
);
defparam \un1_serialnumber_0_iv_0_a2_0[4] .INIT=16'h8000;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0_a2_6[0]  (
	.A(N_128),
	.B(Uart0RxFifoData[0]),
	.C(Address_3),
	.D(RamAddress_4),
	.Y(N_366)
);
defparam \un1_serialnumber_1_iv_0_a2_6[0] .INIT=16'h0040;
// @42:296
  CFG2 \un1_serialnumber_1_iv_0_a2_4[6]  (
	.A(Uart0RxFifoData[6]),
	.B(N_309_1),
	.Y(N_309)
);
defparam \un1_serialnumber_1_iv_0_a2_4[6] .INIT=4'h8;
// @42:296
  CFG4 \un1_serialnumber_0_iv_0_a2_4[17]  (
	.A(Address_5),
	.B(Address_3),
	.C(RamAddress_4),
	.D(N_3983),
	.Y(N_4033)
);
defparam \un1_serialnumber_0_iv_0_a2_4[17] .INIT=16'h0001;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0_a2[26]  (
	.A(Address_5),
	.B(Address_3),
	.C(RamAddress_4),
	.D(N_3983),
	.Y(N_240)
);
defparam \un1_serialnumber_1_iv_0_a2[26] .INIT=16'h0100;
// @42:296
  CFG4 \un1_serialnumber_0_iv_0_a2_1[17]  (
	.A(Address_5),
	.B(timer_Z[17]),
	.C(RamAddress_4),
	.D(Address_1),
	.Y(N_4030)
);
defparam \un1_serialnumber_0_iv_0_a2_1[17] .INIT=16'h8000;
// @42:296
  CFG4 \un1_serialnumber_0_iv_0_a2_1[20]  (
	.A(Address_5),
	.B(timer_Z[20]),
	.C(RamAddress_4),
	.D(Address_1),
	.Y(N_257)
);
defparam \un1_serialnumber_0_iv_0_a2_1[20] .INIT=16'h8000;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0_a2[13]  (
	.A(Address_5),
	.B(timer_Z[13]),
	.C(RamAddress_4),
	.D(Address_1),
	.Y(N_228)
);
defparam \un1_serialnumber_1_iv_0_a2[13] .INIT=16'h8000;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0_a2[10]  (
	.A(Address_5),
	.B(timer_Z[10]),
	.C(RamAddress_4),
	.D(Address_1),
	.Y(N_221)
);
defparam \un1_serialnumber_1_iv_0_a2[10] .INIT=16'h8000;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0_a2_0[21]  (
	.A(Address_5),
	.B(timer_Z[21]),
	.C(RamAddress_4),
	.D(Address_1),
	.Y(N_333)
);
defparam \un1_serialnumber_1_iv_0_a2_0[21] .INIT=16'h8000;
// @42:296
  CFG2 \un1_serialnumber_1_iv_0_a2_0[31]  (
	.A(N_464),
	.B(Uart3ClkDivider[7]),
	.Y(N_239)
);
defparam \un1_serialnumber_1_iv_0_a2_0[31] .INIT=4'h8;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0_a2[31]  (
	.A(Address_5),
	.B(timer_Z[31]),
	.C(RamAddress_4),
	.D(Address_1),
	.Y(N_238)
);
defparam \un1_serialnumber_1_iv_0_a2[31] .INIT=16'h8000;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0_a2[28]  (
	.A(Address_5),
	.B(timer_Z[28]),
	.C(RamAddress_4),
	.D(Address_1),
	.Y(N_235)
);
defparam \un1_serialnumber_1_iv_0_a2[28] .INIT=16'h8000;
// @42:296
  CFG4 \un1_serialnumber_0_iv_0_a2[29]  (
	.A(Address_5),
	.B(timer_Z[29]),
	.C(RamAddress_4),
	.D(Address_1),
	.Y(N_218)
);
defparam \un1_serialnumber_0_iv_0_a2[29] .INIT=16'h8000;
// @42:296
  CFG3 Uart3FifoReset_RNO (
	.A(Uart3FifoReset_1_sqmuxa),
	.B(Uart3FifoReset_Z),
	.C(LastWriteReq_1_sqmuxa),
	.Y(N_110_i)
);
defparam Uart3FifoReset_RNO.INIT=8'h0E;
// @42:296
  CFG3 WriteUart0_RNO (
	.A(WriteUart0_1z),
	.B(WriteUart0_1_sqmuxa_Z),
	.C(LastWriteReq_1_sqmuxa),
	.Y(N_108_i)
);
defparam WriteUart0_RNO.INIT=8'h0E;
// @42:296
  CFG3 WriteUart1_RNO (
	.A(WriteUart1_1z),
	.B(WriteUart1_1_sqmuxa),
	.C(LastWriteReq_1_sqmuxa),
	.Y(N_106_i)
);
defparam WriteUart1_RNO.INIT=8'h0E;
// @42:296
  CFG3 WriteUart2_RNO (
	.A(WriteUart2_1_sqmuxa),
	.B(WriteUart2_1z),
	.C(LastWriteReq_1_sqmuxa),
	.Y(N_104_i)
);
defparam WriteUart2_RNO.INIT=8'h0E;
// @42:296
  CFG3 WriteUart3_RNO (
	.A(WriteUart3_1z),
	.B(WriteUart3_1_sqmuxa),
	.C(LastWriteReq_1_sqmuxa),
	.Y(N_102_i)
);
defparam WriteUart3_RNO.INIT=8'h0E;
// @42:296
  CFG3 Uart0FifoReset_RNO (
	.A(Uart0FifoReset_Z),
	.B(Uart0FifoReset_1_sqmuxa),
	.C(LastWriteReq_1_sqmuxa),
	.Y(N_116_i)
);
defparam Uart0FifoReset_RNO.INIT=8'h0E;
// @42:296
  CFG3 Uart1FifoReset_RNO (
	.A(Uart1FifoReset_Z),
	.B(Uart1FifoReset_1_sqmuxa),
	.C(LastWriteReq_1_sqmuxa),
	.Y(N_114_i)
);
defparam Uart1FifoReset_RNO.INIT=8'h0E;
// @42:296
  CFG3 Uart2FifoReset_RNO (
	.A(Uart2FifoReset_1_sqmuxa),
	.B(Uart2FifoReset_Z),
	.C(LastWriteReq_1_sqmuxa),
	.Y(N_112_i)
);
defparam Uart2FifoReset_RNO.INIT=8'h0E;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0_2[23]  (
	.A(Uart0RxFifoCount[8]),
	.B(Uart1RxFifoCount[8]),
	.C(N_465),
	.D(N_451),
	.Y(un1_serialnumber_1_iv_0_2_Z[23])
);
defparam \un1_serialnumber_1_iv_0_2[23] .INIT=16'hEAC0;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0_2[27]  (
	.A(Uart1RxFifoCount[12]),
	.B(Uart2RxFifoCount[12]),
	.C(N_476),
	.D(N_465),
	.Y(un1_serialnumber_1_iv_0_2_Z[27])
);
defparam \un1_serialnumber_1_iv_0_2[27] .INIT=16'hEAC0;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0_3[25]  (
	.A(Uart0RxFifoCount[10]),
	.B(Uart1RxFifoCount[10]),
	.C(N_465),
	.D(N_451),
	.Y(un1_serialnumber_1_iv_0_3_Z[25])
);
defparam \un1_serialnumber_1_iv_0_3[25] .INIT=16'hEAC0;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0_2[21]  (
	.A(Uart0RxFifoCount[6]),
	.B(Uart1RxFifoCount[6]),
	.C(N_465),
	.D(N_451),
	.Y(un1_serialnumber_1_iv_0_2_Z[21])
);
defparam \un1_serialnumber_1_iv_0_2[21] .INIT=16'hEAC0;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0_2[15]  (
	.A(Uart1RxFifoCount[0]),
	.B(Uart2RxFifoCount[0]),
	.C(N_476),
	.D(N_465),
	.Y(un1_serialnumber_1_iv_0_2_Z[15])
);
defparam \un1_serialnumber_1_iv_0_2[15] .INIT=16'hEAC0;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0_2[16]  (
	.A(Uart1RxFifoCount[1]),
	.B(Uart2RxFifoCount[1]),
	.C(N_476),
	.D(N_465),
	.Y(un1_serialnumber_1_iv_0_2_Z[16])
);
defparam \un1_serialnumber_1_iv_0_2[16] .INIT=16'hEAC0;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0_0[16]  (
	.A(Oe0_c),
	.B(Uart3RxFifoCount[1]),
	.C(N_450),
	.D(N_461),
	.Y(un1_serialnumber_1_iv_0_0_Z[16])
);
defparam \un1_serialnumber_1_iv_0_0[16] .INIT=16'hECA0;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0_2[19]  (
	.A(Uart1RxFifoCount[4]),
	.B(Uart2RxFifoCount[4]),
	.C(N_476),
	.D(N_465),
	.Y(un1_serialnumber_1_iv_0_2_Z[19])
);
defparam \un1_serialnumber_1_iv_0_2[19] .INIT=16'hEAC0;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0_1[6]  (
	.A(Uart2RxFifoData[6]),
	.B(N_307),
	.C(Address_0),
	.D(N_459),
	.Y(un1_serialnumber_1_iv_0_1_Z[6])
);
defparam \un1_serialnumber_1_iv_0_1[6] .INIT=16'hECCC;
// @42:296
  CFG3 \un1_serialnumber_1_iv_0_3[2]  (
	.A(N_468),
	.B(Uart2TxFifoEmpty),
	.C(N_278),
	.Y(un1_serialnumber_1_iv_0_3_Z[2])
);
defparam \un1_serialnumber_1_iv_0_3[2] .INIT=8'hF2;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0_0[2]  (
	.A(N_491),
	.B(N_472),
	.C(Uart3RxFifoData[2]),
	.D(Uart1RxFifoData[2]),
	.Y(un1_serialnumber_1_iv_0_0_Z[2])
);
defparam \un1_serialnumber_1_iv_0_0[2] .INIT=16'h0CAE;
// @42:296
  CFG3 \un1_serialnumber_1_iv_0_3[3]  (
	.A(N_468),
	.B(Uart2TxFifoFull),
	.C(N_289),
	.Y(un1_serialnumber_1_iv_0_3_Z[3])
);
defparam \un1_serialnumber_1_iv_0_3[3] .INIT=8'hF2;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0_0[3]  (
	.A(N_491),
	.B(N_472),
	.C(Uart3RxFifoData[3]),
	.D(Uart1RxFifoData[3]),
	.Y(un1_serialnumber_1_iv_0_0_Z[3])
);
defparam \un1_serialnumber_1_iv_0_0[3] .INIT=16'h0CAE;
// @42:296
  CFG3 \un1_serialnumber_1_iv_0_4[0]  (
	.A(N_460),
	.B(Uart0ClkDivider[0]),
	.C(N_224),
	.Y(un1_serialnumber_1_iv_0_4_Z[0])
);
defparam \un1_serialnumber_1_iv_0_4[0] .INIT=8'hF8;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0_3[0]  (
	.A(Uart1RxFifoEmpty),
	.B(Uart2RxFifoEmpty),
	.C(N_468),
	.D(N_465),
	.Y(un1_serialnumber_1_iv_0_3_Z[0])
);
defparam \un1_serialnumber_1_iv_0_3[0] .INIT=16'hEAC0;
// @42:296
  CFG3 \un1_serialnumber_1_iv_0_2[0]  (
	.A(Uart3RxFifoEmpty),
	.B(N_4011),
	.C(N_461),
	.Y(un1_serialnumber_1_iv_0_2_Z[0])
);
defparam \un1_serialnumber_1_iv_0_2[0] .INIT=8'hEC;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0_1[0]  (
	.A(Uart2RxFifoData[0]),
	.B(N_366),
	.C(Address_0),
	.D(N_459),
	.Y(un1_serialnumber_1_iv_0_1_Z[0])
);
defparam \un1_serialnumber_1_iv_0_1[0] .INIT=16'hECCC;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0_0[0]  (
	.A(N_491),
	.B(N_472),
	.C(Uart3RxFifoData[0]),
	.D(Uart1RxFifoData[0]),
	.Y(un1_serialnumber_1_iv_0_0_Z[0])
);
defparam \un1_serialnumber_1_iv_0_0[0] .INIT=16'hEAC0;
// @42:533
  CFG4 HVDis2_i_1_sqmuxa_0_a2_1_3 (
	.A(HVDis2_i_1_sqmuxa_0_a2_1_2_Z),
	.B(RamAddress_6),
	.C(N_454),
	.D(Address_5),
	.Y(HVDis2_i_1_sqmuxa_0_a2_1)
);
defparam HVDis2_i_1_sqmuxa_0_a2_1_3.INIT=16'h0020;
// @42:296
  CFG4 \un1_serialnumber_0_iv_0_2[4]  (
	.A(DMMainPorts_1_RamBusDataOut[4]),
	.B(Uart0ClkDivider[4]),
	.C(N_464),
	.D(N_450),
	.Y(un1_serialnumber_0_iv_0_2_Z[4])
);
defparam \un1_serialnumber_0_iv_0_2[4] .INIT=16'hEAC0;
// @42:296
  CFG4 \un1_serialnumber_0_iv_0_0[4]  (
	.A(N_309_1),
	.B(N_306_1),
	.C(Uart0RxFifoData[4]),
	.D(Uart1RxFifoData[4]),
	.Y(un1_serialnumber_0_iv_0_0_Z[4])
);
defparam \un1_serialnumber_0_iv_0_0[4] .INIT=16'hECA0;
// @42:296
  CFG4 \un1_serialnumber_1_iv_i_i_4[7]  (
	.A(N_459),
	.B(N_4018),
	.C(N_4903),
	.D(N_4021),
	.Y(un1_serialnumber_1_iv_i_i_4_Z[7])
);
defparam \un1_serialnumber_1_iv_i_i_4[7] .INIT=16'hFFCE;
// @42:296
  CFG3 \un1_serialnumber_1_iv_0_1[26]  (
	.A(N_465),
	.B(Uart1RxFifoCount[11]),
	.C(N_243),
	.Y(un1_serialnumber_1_iv_0_1_Z[26])
);
defparam \un1_serialnumber_1_iv_0_1[26] .INIT=8'hF8;
// @42:296
  CFG4 \un1_serialnumber_0_iv_0_2[17]  (
	.A(Uart2RxFifoCount[2]),
	.B(Uart2ClkDivider[1]),
	.C(N_468),
	.D(N_460),
	.Y(un1_serialnumber_0_iv_0_2_Z[17])
);
defparam \un1_serialnumber_0_iv_0_2[17] .INIT=16'hECA0;
// @42:296
  CFG3 \un1_serialnumber_0_iv_0_0[17]  (
	.A(Uart3RxFifoCount[2]),
	.B(N_4033),
	.C(N_461),
	.Y(un1_serialnumber_0_iv_0_0_Z[17])
);
defparam \un1_serialnumber_0_iv_0_0[17] .INIT=8'hEC;
// @42:296
  CFG3 \un1_serialnumber_0_iv_0_0[20]  (
	.A(N_461),
	.B(Uart3RxFifoCount[5]),
	.C(N_231),
	.Y(un1_serialnumber_0_iv_0_0_Z[20])
);
defparam \un1_serialnumber_0_iv_0_0[20] .INIT=8'hF8;
// @42:296
  CFG3 \un1_serialnumber_0_iv_0_0[24]  (
	.A(Uart3RxFifoCount[9]),
	.B(N_4038),
	.C(N_461),
	.Y(un1_serialnumber_0_iv_0_0_Z[24])
);
defparam \un1_serialnumber_0_iv_0_0[24] .INIT=8'hEC;
// @42:296
  CFG4 \un1_serialnumber_0_iv_0_0[29]  (
	.A(DMMainPorts_1_RamBusDataOut[29]),
	.B(Uart3ClkDivider[5]),
	.C(N_464),
	.D(N_450),
	.Y(un1_serialnumber_0_iv_0_0_Z[29])
);
defparam \un1_serialnumber_0_iv_0_0[29] .INIT=16'hEAC0;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0_1[5]  (
	.A(Uart2RxFifoData[5]),
	.B(N_302),
	.C(Address_0),
	.D(N_459),
	.Y(un1_serialnumber_1_iv_0_1_Z[5])
);
defparam \un1_serialnumber_1_iv_0_1[5] .INIT=16'hECCC;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0_0[5]  (
	.A(N_491),
	.B(N_472),
	.C(Uart3RxFifoData[5]),
	.D(Uart1RxFifoData[5]),
	.Y(un1_serialnumber_1_iv_0_0_Z[5])
);
defparam \un1_serialnumber_1_iv_0_0[5] .INIT=16'hEAC0;
// @42:296
  CFG4 \un1_serialnumber_1_iv_1_4[18]  (
	.A(Uart2RxFifoCount[3]),
	.B(un1_serialnumber_1_iv_1_1_Z[18]),
	.C(N_722),
	.D(N_459),
	.Y(un1_serialnumber_1_iv_1_4_Z[18])
);
defparam \un1_serialnumber_1_iv_1_4[18] .INIT=16'hFDCC;
// @42:296
  CFG3 \un1_serialnumber_1_iv_1_3[18]  (
	.A(un1_serialnumber_1_iv_1_a11_8_1_Z[18]),
	.B(un1_serialnumber_1_iv_1_0_Z[18]),
	.C(N_722),
	.Y(un1_serialnumber_1_iv_1_3_Z[18])
);
defparam \un1_serialnumber_1_iv_1_3[18] .INIT=8'hCE;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0_0[10]  (
	.A(Address_5),
	.B(Address_3),
	.C(RamAddress_4),
	.D(N_221),
	.Y(un1_serialnumber_1_iv_0_0_Z[10])
);
defparam \un1_serialnumber_1_iv_0_0[10] .INIT=16'hFF01;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0_0[13]  (
	.A(Address_5),
	.B(Address_3),
	.C(RamAddress_4),
	.D(N_228),
	.Y(un1_serialnumber_1_iv_0_0_Z[13])
);
defparam \un1_serialnumber_1_iv_0_0[13] .INIT=16'hFF01;
// @42:296
  CFG4 \un1_serialnumber_0_iv_0_o2_0[29]  (
	.A(Address_1),
	.B(RamAddress_4),
	.C(Address_0),
	.D(Address_3),
	.Y(un1_serialnumber_0_iv_0_o2_0_Z[29])
);
defparam \un1_serialnumber_0_iv_0_o2_0[29] .INIT=16'h9400;
// @42:216
  CFG4 Uart0ClkDivider_i_1_sqmuxa_0_a2_0 (
	.A(HVDis2_i_1_sqmuxa_0_a2_1_2_Z),
	.B(RamAddress_6),
	.C(N_454),
	.D(Address_5),
	.Y(N_469)
);
defparam Uart0ClkDivider_i_1_sqmuxa_0_a2_0.INIT=16'h0080;
// @42:296
  CFG4 un1_rst_1_i_o2 (
	.A(Address_1),
	.B(RamAddress_4),
	.C(Address_0),
	.D(Address_5),
	.Y(N_3988)
);
defparam un1_rst_1_i_o2.INIT=16'h3FFD;
// @42:296
  CFG4 un1_rst_1_i_a2_1 (
	.A(HVDis2_i_1_sqmuxa_0_a2_1_2_Z),
	.B(RamAddress_6),
	.C(N_454),
	.D(Address_3),
	.Y(N_475)
);
defparam un1_rst_1_i_a2_1.INIT=16'h0020;
// @42:296
  CFG2 \un1_serialnumber_1_iv_0_a2[1]  (
	.A(N_151),
	.B(Address_3),
	.Y(N_262)
);
defparam \un1_serialnumber_1_iv_0_a2[1] .INIT=4'h2;
// @42:296
  CFG2 \un1_serialnumber_1_iv_0_a2_7[2]  (
	.A(N_467),
	.B(Uart0TxFifoEmpty),
	.Y(N_283)
);
defparam \un1_serialnumber_1_iv_0_a2_7[2] .INIT=4'h2;
// @42:296
  CFG3 \un1_serialnumber_1_iv_0_a2_4[3]  (
	.A(DMMainPorts_1_RamBusDataOut[3]),
	.B(Address_3),
	.C(N_450),
	.Y(N_291)
);
defparam \un1_serialnumber_1_iv_0_a2_4[3] .INIT=8'h10;
// @42:296
  CFG3 \un1_serialnumber_1_iv_0_a2_2[5]  (
	.A(DMMainPorts_1_RamBusDataOut[5]),
	.B(Address_3),
	.C(N_450),
	.Y(N_300)
);
defparam \un1_serialnumber_1_iv_0_a2_2[5] .INIT=8'h20;
// @42:296
  CFG4 WriteAck_RNO (
	.A(WriteReq),
	.B(LastWriteReq_1_sqmuxa),
	.C(RegisterSpaceWriteAck),
	.D(LastWriteReq_Z),
	.Y(N_100_i)
);
defparam WriteAck_RNO.INIT=16'h3210;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0_4[27]  (
	.A(N_464),
	.B(un1_serialnumber_1_iv_0_2_Z[27]),
	.C(Uart3ClkDivider[3]),
	.D(N_249),
	.Y(un1_serialnumber_1_iv_0_4_Z[27])
);
defparam \un1_serialnumber_1_iv_0_4[27] .INIT=16'hFFEC;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0_4[15]  (
	.A(N_464),
	.B(un1_serialnumber_1_iv_0_2_Z[15]),
	.C(Uart1ClkDivider[7]),
	.D(N_312),
	.Y(un1_serialnumber_1_iv_0_4_Z[15])
);
defparam \un1_serialnumber_1_iv_0_4[15] .INIT=16'hFFEC;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0_4[16]  (
	.A(N_464),
	.B(un1_serialnumber_1_iv_0_2_Z[16]),
	.C(Uart2ClkDivider[0]),
	.D(N_319),
	.Y(un1_serialnumber_1_iv_0_4_Z[16])
);
defparam \un1_serialnumber_1_iv_0_4[16] .INIT=16'hFFEC;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0_4[19]  (
	.A(N_3999),
	.B(Uart2ClkDivider[3]),
	.C(un1_serialnumber_1_iv_0_2_Z[19]),
	.D(N_464),
	.Y(un1_serialnumber_1_iv_0_4_Z[19])
);
defparam \un1_serialnumber_1_iv_0_4[19] .INIT=16'hFEFA;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0_3[6]  (
	.A(N_306_1),
	.B(N_304),
	.C(N_309),
	.D(Uart1RxFifoData[6]),
	.Y(un1_serialnumber_1_iv_0_3_Z[6])
);
defparam \un1_serialnumber_1_iv_0_3[6] .INIT=16'hFEFC;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0_7[1]  (
	.A(N_460),
	.B(N_273),
	.C(Uart0ClkDivider[1]),
	.D(N_262),
	.Y(un1_serialnumber_1_iv_0_7_Z[1])
);
defparam \un1_serialnumber_1_iv_0_7[1] .INIT=16'hFFCE;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0_6[1]  (
	.A(N_264),
	.B(N_263),
	.C(N_267),
	.D(N_265),
	.Y(un1_serialnumber_1_iv_0_6_Z[1])
);
defparam \un1_serialnumber_1_iv_0_6[1] .INIT=16'hFFFE;
// @42:296
  CFG3 \un1_serialnumber_1_iv_0_4[3]  (
	.A(Uart0ClkDivider[3]),
	.B(un1_serialnumber_1_iv_0_0_Z[3]),
	.C(N_460),
	.Y(un1_serialnumber_1_iv_0_4_Z[3])
);
defparam \un1_serialnumber_1_iv_0_4[3] .INIT=8'hDC;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0_7[0]  (
	.A(Address_3),
	.B(DMMainPorts_1_RamBusDataOut[0]),
	.C(un1_serialnumber_1_iv_0_4_Z[0]),
	.D(N_450),
	.Y(un1_serialnumber_1_iv_0_7_Z[0])
);
defparam \un1_serialnumber_1_iv_0_7[0] .INIT=16'hF4F0;
// @42:296
  CFG4 \un1_serialnumber_0_iv_0_4[4]  (
	.A(N_4022),
	.B(un1_serialnumber_0_iv_0_2_Z[4]),
	.C(N_472),
	.D(Uart3RxFifoData[4]),
	.Y(un1_serialnumber_0_iv_0_4_Z[4])
);
defparam \un1_serialnumber_0_iv_0_4[4] .INIT=16'hFEEE;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0_4[26]  (
	.A(N_450),
	.B(un1_serialnumber_1_iv_0_2_Z[26]),
	.C(HVDis2_i_Z),
	.D(Address_3),
	.Y(un1_serialnumber_1_iv_0_4_Z[26])
);
defparam \un1_serialnumber_1_iv_0_4[26] .INIT=16'hCCEC;
// @42:296
  CFG4 \un1_serialnumber_0_iv_0_4[17]  (
	.A(Address_3),
	.B(Oe1_c),
	.C(un1_serialnumber_0_iv_0_2_Z[17]),
	.D(N_450),
	.Y(un1_serialnumber_0_iv_0_4_Z[17])
);
defparam \un1_serialnumber_0_iv_0_4[17] .INIT=16'hF4F0;
// @42:296
  CFG4 \un1_serialnumber_0_iv_0_3[17]  (
	.A(N_4030),
	.B(Uart1RxFifoCount[2]),
	.C(un1_serialnumber_0_iv_0_0_Z[17]),
	.D(N_465),
	.Y(un1_serialnumber_0_iv_0_3_Z[17])
);
defparam \un1_serialnumber_0_iv_0_3[17] .INIT=16'hFEFA;
// @42:296
  CFG4 \un1_serialnumber_0_iv_0_4[20]  (
	.A(N_450),
	.B(un1_serialnumber_0_iv_0_2_Z[20]),
	.C(Ux1SelJmp_i_Z),
	.D(Address_3),
	.Y(un1_serialnumber_0_iv_0_4_Z[20])
);
defparam \un1_serialnumber_0_iv_0_4[20] .INIT=16'hCCEC;
// @42:296
  CFG4 \un1_serialnumber_0_iv_0_3[20]  (
	.A(N_465),
	.B(un1_serialnumber_0_iv_0_0_Z[20]),
	.C(Uart1RxFifoCount[5]),
	.D(N_257),
	.Y(un1_serialnumber_0_iv_0_3_Z[20])
);
defparam \un1_serialnumber_0_iv_0_3[20] .INIT=16'hFFEC;
// @42:296
  CFG3 \un1_serialnumber_0_iv_0_2[24]  (
	.A(un1_serialnumber_0_iv_0_0_Z[24]),
	.B(Uart3ClkDivider[0]),
	.C(N_460),
	.Y(un1_serialnumber_0_iv_0_2_Z[24])
);
defparam \un1_serialnumber_0_iv_0_2[24] .INIT=8'hEA;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0_4[5]  (
	.A(un1_serialnumber_1_iv_0_1_Z[5]),
	.B(N_460),
	.C(Uart0ClkDivider[5]),
	.D(N_298),
	.Y(un1_serialnumber_1_iv_0_4_Z[5])
);
defparam \un1_serialnumber_1_iv_0_4[5] .INIT=16'hFFEA;
// @42:296
  CFG4 \un1_serialnumber_0_iv_0_2[22]  (
	.A(Uart2ClkDivider[6]),
	.B(N_214),
	.C(N_460),
	.D(N_212),
	.Y(un1_serialnumber_0_iv_0_2_Z[22])
);
defparam \un1_serialnumber_0_iv_0_2[22] .INIT=16'hFFEC;
// @42:296
  CFG4 \un1_serialnumber_0_iv_0_1[12]  (
	.A(N_3993),
	.B(N_460),
	.C(Uart1ClkDivider[4]),
	.D(N_209),
	.Y(un1_serialnumber_0_iv_0_1_Z[12])
);
defparam \un1_serialnumber_0_iv_0_1[12] .INIT=16'hFFEA;
// @42:296
  CFG3 \un1_serialnumber_1_iv_0_1[10]  (
	.A(Uart1ClkDivider[2]),
	.B(un1_serialnumber_1_iv_0_0_Z[10]),
	.C(N_460),
	.Y(un1_serialnumber_1_iv_0_1_Z[10])
);
defparam \un1_serialnumber_1_iv_0_1[10] .INIT=8'hEC;
// @42:296
  CFG4 \un1_serialnumber_0_iv_0_1[8]  (
	.A(N_206),
	.B(Uart1ClkDivider[0]),
	.C(N_460),
	.D(N_205),
	.Y(un1_serialnumber_0_iv_0_1_Z[8])
);
defparam \un1_serialnumber_0_iv_0_1[8] .INIT=16'hFFEA;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0_1[11]  (
	.A(N_225),
	.B(Uart1ClkDivider[3]),
	.C(N_460),
	.D(N_224),
	.Y(un1_serialnumber_1_iv_0_1_Z[11])
);
defparam \un1_serialnumber_1_iv_0_1[11] .INIT=16'hFFEA;
// @42:296
  CFG3 \un1_serialnumber_1_iv_0_1[13]  (
	.A(Uart1ClkDivider[5]),
	.B(un1_serialnumber_1_iv_0_0_Z[13]),
	.C(N_460),
	.Y(un1_serialnumber_1_iv_0_1_Z[13])
);
defparam \un1_serialnumber_1_iv_0_1[13] .INIT=8'hEC;
// @42:296
  CFG4 \un1_serialnumber_0_iv_0_1[9]  (
	.A(N_3993),
	.B(N_460),
	.C(Uart1ClkDivider[1]),
	.D(N_202),
	.Y(un1_serialnumber_0_iv_0_1_Z[9])
);
defparam \un1_serialnumber_0_iv_0_1[9] .INIT=16'hFFEA;
// @42:216
  CFG3 WriteUart1_1_sqmuxa_0_a2 (
	.A(LastWriteReq_Z),
	.B(N_505),
	.C(N_469),
	.Y(WriteUart1_1_sqmuxa)
);
defparam WriteUart1_1_sqmuxa_0_a2.INIT=8'h40;
// @42:296
  CFG3 \un1_serialnumber_0_iv_0_o2[29]  (
	.A(un1_serialnumber_0_iv_0_o2_0_Z[29]),
	.B(N_451),
	.C(Address_5),
	.Y(N_131)
);
defparam \un1_serialnumber_0_iv_0_o2[29] .INIT=8'hEA;
// @42:296
  CFG4 \un1_serialnumber_0_iv_0[30]  (
	.A(N_3993),
	.B(N_460),
	.C(Uart3ClkDivider[6]),
	.D(N_425),
	.Y(un1_serialnumber_0_iv_0_Z[30])
);
defparam \un1_serialnumber_0_iv_0[30] .INIT=16'hFFEA;
// @42:296
  CFG2 \un1_serialnumber_1_iv_0_o2[2]  (
	.A(N_262),
	.B(N_4015),
	.Y(N_168)
);
defparam \un1_serialnumber_1_iv_0_o2[2] .INIT=4'hE;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0_5[15]  (
	.A(un1_serialnumber_1_iv_0_0_Z[15]),
	.B(un1_serialnumber_1_iv_0_4_Z[15]),
	.C(Uart0RxFifoCount[0]),
	.D(N_451),
	.Y(un1_serialnumber_1_iv_0_5_Z[15])
);
defparam \un1_serialnumber_1_iv_0_5[15] .INIT=16'hFEEE;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0_5[16]  (
	.A(un1_serialnumber_1_iv_0_0_Z[16]),
	.B(un1_serialnumber_1_iv_0_4_Z[16]),
	.C(Uart0RxFifoCount[1]),
	.D(N_451),
	.Y(un1_serialnumber_1_iv_0_5_Z[16])
);
defparam \un1_serialnumber_1_iv_0_5[16] .INIT=16'hFEEE;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0_5[19]  (
	.A(un1_serialnumber_1_iv_0_0_Z[19]),
	.B(un1_serialnumber_1_iv_0_4_Z[19]),
	.C(Uart0RxFifoCount[4]),
	.D(N_451),
	.Y(un1_serialnumber_1_iv_0_5_Z[19])
);
defparam \un1_serialnumber_1_iv_0_5[19] .INIT=16'hFEEE;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0_7[2]  (
	.A(un1_serialnumber_1_iv_0_0_Z[2]),
	.B(N_460),
	.C(Uart0ClkDivider[2]),
	.D(N_283),
	.Y(un1_serialnumber_1_iv_0_7_Z[2])
);
defparam \un1_serialnumber_1_iv_0_7[2] .INIT=16'hFFAE;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0_8[0]  (
	.A(un1_serialnumber_1_iv_0_0_Z[0]),
	.B(un1_serialnumber_1_iv_0_1_Z[0]),
	.C(Uart0RxFifoEmpty),
	.D(N_467),
	.Y(un1_serialnumber_1_iv_0_8_Z[0])
);
defparam \un1_serialnumber_1_iv_0_8[0] .INIT=16'hFEEE;
// @42:296
  CFG3 \un1_serialnumber_0_iv_0[29]  (
	.A(N_131),
	.B(un1_serialnumber_0_iv_0_0_Z[29]),
	.C(N_218),
	.Y(un1_serialnumber[29])
);
defparam \un1_serialnumber_0_iv_0[29] .INIT=8'hFE;
// @42:216
  CFG4 StartMachine_i_0_sqmuxa_0_a2 (
	.A(LastWriteReq_Z),
	.B(WriteReq),
	.C(N_475),
	.D(StartMachine_i_0_sqmuxa_0_a2_0_Z),
	.Y(StartMachine_i_0_sqmuxa)
);
defparam StartMachine_i_0_sqmuxa_0_a2.INIT=16'h4000;
// @42:215
  CFG4 ReadUart3_1_sqmuxa_0_a2 (
	.A(Address_5),
	.B(LastReadReq_Z),
	.C(N_475),
	.D(N_451),
	.Y(ReadUart3_1_sqmuxa)
);
defparam ReadUart3_1_sqmuxa_0_a2.INIT=16'h2000;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0[13]  (
	.A(Address_3),
	.B(DMMainPorts_1_RamBusDataOut[13]),
	.C(un1_serialnumber_1_iv_0_1_Z[13]),
	.D(N_450),
	.Y(un1_serialnumber[13])
);
defparam \un1_serialnumber_1_iv_0[13] .INIT=16'hF4F0;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0[10]  (
	.A(Address_3),
	.B(DMMainPorts_1_RamBusDataOut[10]),
	.C(un1_serialnumber_1_iv_0_1_Z[10]),
	.D(N_450),
	.Y(un1_serialnumber[10])
);
defparam \un1_serialnumber_1_iv_0[10] .INIT=16'hF4F0;
// @42:216
  CFG4 Uart0ClkDivider_i_1_sqmuxa_0_a2 (
	.A(WriteReq),
	.B(LastWriteReq_Z),
	.C(N_460),
	.D(N_469),
	.Y(Uart0ClkDivider_i_1_sqmuxa)
);
defparam Uart0ClkDivider_i_1_sqmuxa_0_a2.INIT=16'h2000;
// @42:533
  CFG4 Uart2TxFifoData_1_sqmuxa_0_a2 (
	.A(HVDis2_i_0_sqmuxa),
	.B(N_450),
	.C(Address_3),
	.D(N_469),
	.Y(Uart2TxFifoData_1_sqmuxa)
);
defparam Uart2TxFifoData_1_sqmuxa_0_a2.INIT=16'h8000;
// @42:533
  CFG3 Uart1TxFifoData_1_sqmuxa_0_a2 (
	.A(N_469),
	.B(HVDis2_i_0_sqmuxa),
	.C(N_505),
	.Y(Uart1TxFifoData_1_sqmuxa)
);
defparam Uart1TxFifoData_1_sqmuxa_0_a2.INIT=8'h80;
// @42:533
  CFG4 HVDis2_i_1_sqmuxa_0_a2 (
	.A(HVDis2_i_1_sqmuxa_0_a2_1),
	.B(Address_3),
	.C(N_450),
	.D(HVDis2_i_0_sqmuxa),
	.Y(HVDis2_i_1_sqmuxa)
);
defparam HVDis2_i_1_sqmuxa_0_a2.INIT=16'h2000;
// @42:296
  CFG4 \un1_serialnumber_0_iv_0[9]  (
	.A(Address_3),
	.B(DMMainPorts_1_RamBusDataOut[9]),
	.C(un1_serialnumber_0_iv_0_1_Z[9]),
	.D(N_450),
	.Y(un1_serialnumber_0_iv_0_Z[9])
);
defparam \un1_serialnumber_0_iv_0[9] .INIT=16'hF4F0;
// @42:296
  CFG4 \un1_serialnumber_0_iv_0[8]  (
	.A(Address_3),
	.B(DMMainPorts_1_RamBusDataOut[8]),
	.C(un1_serialnumber_0_iv_0_1_Z[8]),
	.D(N_450),
	.Y(un1_serialnumber_0_iv_0_Z[8])
);
defparam \un1_serialnumber_0_iv_0[8] .INIT=16'hF4F0;
// @42:296
  CFG4 \un1_serialnumber_0_iv_0[12]  (
	.A(Address_3),
	.B(DMMainPorts_1_RamBusDataOut[12]),
	.C(un1_serialnumber_0_iv_0_1_Z[12]),
	.D(N_450),
	.Y(un1_serialnumber_0_iv_0_Z[12])
);
defparam \un1_serialnumber_0_iv_0[12] .INIT=16'hF4F0;
// @42:296
  CFG4 \un1_serialnumber_0_iv_0[22]  (
	.A(un1_serialnumber_0_iv_0_1_Z[22]),
	.B(un1_serialnumber_0_iv_0_2_Z[22]),
	.C(Uart0RxFifoCount[7]),
	.D(N_467),
	.Y(un1_serialnumber_0_iv_0_Z[22])
);
defparam \un1_serialnumber_0_iv_0[22] .INIT=16'hFEEE;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0[11]  (
	.A(Address_3),
	.B(DMMainPorts_1_RamBusDataOut[11]),
	.C(un1_serialnumber_1_iv_0_1_Z[11]),
	.D(N_450),
	.Y(un1_serialnumber_1_iv_0_Z[11])
);
defparam \un1_serialnumber_1_iv_0[11] .INIT=16'hF4F0;
// @42:216
  CFG3 Uart0FifoReset_1_sqmuxa_0_a2 (
	.A(N_469),
	.B(LastWriteReq_Z),
	.C(N_467),
	.Y(Uart0FifoReset_1_sqmuxa)
);
defparam Uart0FifoReset_1_sqmuxa_0_a2.INIT=8'h20;
// @42:216
  CFG3 Uart1FifoReset_1_sqmuxa_0_a2 (
	.A(N_469),
	.B(LastWriteReq_Z),
	.C(N_465),
	.Y(Uart1FifoReset_1_sqmuxa)
);
defparam Uart1FifoReset_1_sqmuxa_0_a2.INIT=8'h20;
// @42:216
  CFG3 Uart2FifoReset_1_sqmuxa_0_a2 (
	.A(LastWriteReq_Z),
	.B(N_475),
	.C(N_468),
	.Y(Uart2FifoReset_1_sqmuxa)
);
defparam Uart2FifoReset_1_sqmuxa_0_a2.INIT=8'h40;
// @42:216
  CFG4 WriteUart3_1_sqmuxa_0_a2 (
	.A(Address_5),
	.B(LastWriteReq_Z),
	.C(N_475),
	.D(N_451),
	.Y(WriteUart3_1_sqmuxa)
);
defparam WriteUart3_1_sqmuxa_0_a2.INIT=16'h2000;
// @42:216
  CFG4 WriteUart2_1_sqmuxa_0_a2 (
	.A(LastWriteReq_Z),
	.B(Address_3),
	.C(N_469),
	.D(N_450),
	.Y(WriteUart2_1_sqmuxa)
);
defparam WriteUart2_1_sqmuxa_0_a2.INIT=16'h4000;
// @42:215
  CFG4 ReadUart0_1_sqmuxa (
	.A(Address_0),
	.B(LastReadReq_Z),
	.C(N_469),
	.D(N_464),
	.Y(ReadUart0_1_sqmuxa_Z)
);
defparam ReadUart0_1_sqmuxa.INIT=16'h2000;
// @42:216
  CFG4 WriteUart0_1_sqmuxa (
	.A(Address_0),
	.B(LastWriteReq_Z),
	.C(N_469),
	.D(N_464),
	.Y(WriteUart0_1_sqmuxa_Z)
);
defparam WriteUart0_1_sqmuxa.INIT=16'h2000;
// @42:533
  CFG4 Uart0TxFifoData_1_sqmuxa (
	.A(N_464),
	.B(Address_0),
	.C(HVDis2_i_0_sqmuxa),
	.D(N_469),
	.Y(Uart0TxFifoData_1_sqmuxa_Z)
);
defparam Uart0TxFifoData_1_sqmuxa.INIT=16'h8000;
// @42:215
  CFG3 ReadUart1_1_sqmuxa_0_a2 (
	.A(LastReadReq_Z),
	.B(N_505),
	.C(N_469),
	.Y(ReadUart1_1_sqmuxa)
);
defparam ReadUart1_1_sqmuxa_0_a2.INIT=8'h40;
// @42:215
  CFG4 ReadUart2_1_sqmuxa_0_a2 (
	.A(LastReadReq_Z),
	.B(Address_3),
	.C(N_469),
	.D(N_450),
	.Y(ReadUart2_1_sqmuxa)
);
defparam ReadUart2_1_sqmuxa_0_a2.INIT=16'h4000;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0_9[3]  (
	.A(N_467),
	.B(Uart0TxFifoFull),
	.C(un1_serialnumber_1_iv_0_4_Z[3]),
	.D(N_168),
	.Y(un1_serialnumber_1_iv_0_9_Z[3])
);
defparam \un1_serialnumber_1_iv_0_9[3] .INIT=16'hFFF2;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0[21]  (
	.A(N_131),
	.B(un1_serialnumber_1_iv_0_3_Z[21]),
	.C(un1_serialnumber_1_iv_0_2_Z[21]),
	.D(N_3993),
	.Y(un1_serialnumber[21])
);
defparam \un1_serialnumber_1_iv_0[21] .INIT=16'hFFFE;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0[28]  (
	.A(N_131),
	.B(un1_serialnumber_1_iv_0_0_Z[28]),
	.C(N_235),
	.D(N_3993),
	.Y(un1_serialnumber[28])
);
defparam \un1_serialnumber_1_iv_0[28] .INIT=16'hFFFE;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0[31]  (
	.A(N_3993),
	.B(N_131),
	.C(N_238),
	.D(N_239),
	.Y(un1_serialnumber[31])
);
defparam \un1_serialnumber_1_iv_0[31] .INIT=16'hFFFE;
// @42:296
  CFG4 \un1_serialnumber_0_iv_0[17]  (
	.A(un1_serialnumber_0_iv_0_3_Z[17]),
	.B(un1_serialnumber_0_iv_0_4_Z[17]),
	.C(Uart0RxFifoCount[2]),
	.D(N_467),
	.Y(un1_serialnumber[17])
);
defparam \un1_serialnumber_0_iv_0[17] .INIT=16'hFEEE;
// @42:296
  CFG4 \un1_serialnumber_0_iv_0[20]  (
	.A(un1_serialnumber_0_iv_0_3_Z[20]),
	.B(un1_serialnumber_0_iv_0_4_Z[20]),
	.C(Uart0RxFifoCount[5]),
	.D(N_467),
	.Y(un1_serialnumber[20])
);
defparam \un1_serialnumber_0_iv_0[20] .INIT=16'hFEEE;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0[27]  (
	.A(N_3993),
	.B(N_131),
	.C(un1_serialnumber_1_iv_0_4_Z[27]),
	.D(un1_serialnumber_1_iv_0_3_Z[27]),
	.Y(un1_serialnumber_1_iv_0_Z[27])
);
defparam \un1_serialnumber_1_iv_0[27] .INIT=16'hFFFE;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0[15]  (
	.A(N_131),
	.B(un1_serialnumber_1_iv_0_5_Z[15]),
	.C(Address_3),
	.D(N_147),
	.Y(un1_serialnumber_1_iv_0_Z[15])
);
defparam \un1_serialnumber_1_iv_0[15] .INIT=16'hEFEE;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0[16]  (
	.A(N_131),
	.B(un1_serialnumber_1_iv_0_5_Z[16]),
	.C(Address_3),
	.D(N_147),
	.Y(un1_serialnumber_1_iv_0_Z[16])
);
defparam \un1_serialnumber_1_iv_0[16] .INIT=16'hEFEE;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0[19]  (
	.A(N_131),
	.B(un1_serialnumber_1_iv_0_5_Z[19]),
	.C(Address_3),
	.D(N_147),
	.Y(un1_serialnumber_1_iv_0_Z[19])
);
defparam \un1_serialnumber_1_iv_0[19] .INIT=16'hEFEE;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0[0]  (
	.A(un1_serialnumber_1_iv_0_3_Z[0]),
	.B(un1_serialnumber_1_iv_0_7_Z[0]),
	.C(un1_serialnumber_1_iv_0_8_Z[0]),
	.D(un1_serialnumber_1_iv_0_2_Z[0]),
	.Y(un1_serialnumber_1_iv_0_Z[0])
);
defparam \un1_serialnumber_1_iv_0[0] .INIT=16'hFFFE;
// @42:296
  CFG4 \un1_serialnumber_0_iv_0[4]  (
	.A(N_131),
	.B(un1_serialnumber_0_iv_0_4_Z[4]),
	.C(N_4023),
	.D(un1_serialnumber_0_iv_0_0_Z[4]),
	.Y(un1_serialnumber_0_iv_0_Z[4])
);
defparam \un1_serialnumber_0_iv_0[4] .INIT=16'hFFFE;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0[5]  (
	.A(un1_serialnumber_1_iv_0_0_Z[5]),
	.B(N_224),
	.C(un1_serialnumber_1_iv_0_4_Z[5]),
	.D(N_300),
	.Y(un1_serialnumber_1_iv_0_Z[5])
);
defparam \un1_serialnumber_1_iv_0[5] .INIT=16'hFFFE;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0[6]  (
	.A(N_131),
	.B(un1_serialnumber_1_iv_0_5_Z[6]),
	.C(Address_3),
	.D(N_147),
	.Y(un1_serialnumber_1_iv_0_Z[6])
);
defparam \un1_serialnumber_1_iv_0[6] .INIT=16'hEFEE;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0[23]  (
	.A(N_131),
	.B(un1_serialnumber_1_iv_0_3_Z[23]),
	.C(un1_serialnumber_1_iv_0_2_Z[23]),
	.D(N_3993),
	.Y(un1_serialnumber_1_iv_0_Z[23])
);
defparam \un1_serialnumber_1_iv_0[23] .INIT=16'hFFFE;
// @42:296
  CFG4 \un1_serialnumber_1_iv_0[25]  (
	.A(N_3993),
	.B(N_131),
	.C(un1_serialnumber_1_iv_0_5_Z[25]),
	.D(un1_serialnumber_1_iv_0_4_Z[25]),
	.Y(un1_serialnumber_1_iv_0_Z[25])
);
defparam \un1_serialnumber_1_iv_0[25] .INIT=16'hFFFE;
// @42:296
  CFG4 \DataOut_RNO[18]  (
	.A(un1_serialnumber_1_iv_1_3_Z[18]),
	.B(un1_serialnumber_1_iv_1_4_Z[18]),
	.C(un1_serialnumber_1_iv_1_2_Z[18]),
	.D(un1_serialnumber_1_iv_1_6_Z[18]),
	.Y(un1_serialnumber_1_iv_0_i)
);
defparam \DataOut_RNO[18] .INIT=16'h0001;
// @42:296
  CFG4 \DataOut_RNO[3]  (
	.A(N_291),
	.B(un1_serialnumber_1_iv_0_9_Z[3]),
	.C(un1_serialnumber_1_iv_0_3_Z[3]),
	.D(un1_serialnumber_1_iv_0_5_Z[3]),
	.Y(un1_serialnumber_1_iv_i[3])
);
defparam \DataOut_RNO[3] .INIT=16'h0001;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* RegisterSpacePorts_14_13 */

module VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_3 (
  Uart0ClkDivider,
  FCCC_C0_0_GL0,
  shot_i_arst_i,
  UartClk0
)
;
input [7:0] Uart0ClkDivider ;
input FCCC_C0_0_GL0 ;
input shot_i_arst_i ;
output UartClk0 ;
wire FCCC_C0_0_GL0 ;
wire shot_i_arst_i ;
wire UartClk0 ;
wire [7:0] ClkDiv_Z;
wire [7:0] ClkDiv_i;
wire [7:7] ClkDiv_s_Z;
wire [6:0] ClkDiv_s;
wire [6:0] ClkDiv_cry_Z;
wire [0:0] ClkDiv_cry_Y_2;
wire [6:1] ClkDiv_cry_Y_3;
wire [7:7] ClkDiv_s_FCO_2;
wire [7:7] ClkDiv_s_Y_2;
wire clko_i_2 ;
wire clko_i3 ;
wire clko_i3_i ;
wire VCC ;
wire GND ;
wire un1_terminal_count_cry_0_Z ;
wire un1_terminal_count_cry_0_S ;
wire un1_terminal_count_cry_0_Y ;
wire un1_terminal_count_cry_1_Z ;
wire clko_i3_1 ;
wire un1_terminal_count_cry_1_Y ;
wire un1_terminal_count_cry_2_Z ;
wire clko_i3_2 ;
wire un1_terminal_count_cry_2_Y ;
wire un1_terminal_count_cry_3_Z ;
wire clko_i3_3 ;
wire un1_terminal_count_cry_3_Y ;
wire un1_terminal_count_cry_4_Z ;
wire clko_i3_4 ;
wire un1_terminal_count_cry_4_Y ;
wire un1_terminal_count_cry_5_Z ;
wire clko_i3_5 ;
wire un1_terminal_count_cry_5_Y ;
wire un1_terminal_count_cry_6_Z ;
wire clko_i3_6 ;
wire un1_terminal_count_cry_6_Y ;
wire clkdiv15_cry_0 ;
wire clkdiv15_cry_0_S ;
wire clkdiv15_cry_0_Y ;
wire clkdiv15_cry_1 ;
wire clkdiv15_cry_1_S ;
wire clkdiv15_cry_1_Y ;
wire clkdiv15_cry_2 ;
wire clkdiv15_cry_2_S ;
wire clkdiv15_cry_2_Y ;
wire clkdiv15_cry_3 ;
wire clkdiv15_cry_3_S ;
wire clkdiv15_cry_3_Y ;
wire clkdiv15_cry_4 ;
wire clkdiv15_cry_4_S ;
wire clkdiv15_cry_4_Y ;
wire clkdiv15_cry_5 ;
wire clkdiv15_cry_5_S ;
wire clkdiv15_cry_5_Y ;
wire clkdiv15_cry_6 ;
wire clkdiv15_cry_6_S ;
wire clkdiv15_cry_6_Y ;
wire ClkDiv_lcry ;
wire clkdiv15_cry_7_S ;
wire clkdiv15_cry_7_Y ;
wire clko_i3_cry_0 ;
wire clko_i3_cry_0_S_2 ;
wire clko_i3_cry_0_Y_2 ;
wire clko_i3_cry_1 ;
wire clko_i3_cry_1_S_2 ;
wire clko_i3_cry_1_Y_2 ;
wire clko_i3_cry_2 ;
wire clko_i3_cry_2_S_2 ;
wire clko_i3_cry_2_Y_2 ;
wire clko_i3_cry_3 ;
wire clko_i3_cry_3_S_2 ;
wire clko_i3_cry_3_Y_2 ;
wire clko_i3_cry_4 ;
wire clko_i3_cry_4_S_2 ;
wire clko_i3_cry_4_Y_2 ;
wire clko_i3_cry_5 ;
wire clko_i3_cry_5_S_2 ;
wire clko_i3_cry_5_Y_2 ;
wire clko_i3_cry_6 ;
wire clko_i3_cry_6_S_2 ;
wire clko_i3_cry_6_Y_2 ;
wire clko_i3_cry_7_S_2 ;
wire clko_i3_cry_7_Y_2 ;
wire ClkDiv_s_339_FCO ;
wire ClkDiv_s_339_S ;
wire ClkDiv_s_339_Y ;
  CLKINT clko_i_RNI5BT7 (
	.Y(UartClk0),
	.A(clko_i_2)
);
  CFG1 \op_lt.clko_i3_cry_0_RNO  (
	.A(ClkDiv_Z[0]),
	.Y(ClkDiv_i[0])
);
defparam \op_lt.clko_i3_cry_0_RNO .INIT=2'h1;
  CFG1 \op_lt.clko_i3_cry_7_RNO  (
	.A(ClkDiv_Z[7]),
	.Y(ClkDiv_i[7])
);
defparam \op_lt.clko_i3_cry_7_RNO .INIT=2'h1;
  CFG1 clko_i_RNO (
	.A(clko_i3),
	.Y(clko_i3_i)
);
defparam clko_i_RNO.INIT=2'h1;
// @34:57
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE clko_i (
	.Q(clko_i_2),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(clko_i3_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:77
  ARI1 un1_terminal_count_cry_0 (
	.FCO(un1_terminal_count_cry_0_Z),
	.S(un1_terminal_count_cry_0_S),
	.Y(un1_terminal_count_cry_0_Y),
	.B(Uart0ClkDivider[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GND)
);
defparam un1_terminal_count_cry_0.INIT=20'h65500;
// @34:77
  ARI1 un1_terminal_count_cry_1 (
	.FCO(un1_terminal_count_cry_1_Z),
	.S(clko_i3_1),
	.Y(un1_terminal_count_cry_1_Y),
	.B(Uart0ClkDivider[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_0_Z)
);
defparam un1_terminal_count_cry_1.INIT=20'h65500;
// @34:77
  ARI1 un1_terminal_count_cry_2 (
	.FCO(un1_terminal_count_cry_2_Z),
	.S(clko_i3_2),
	.Y(un1_terminal_count_cry_2_Y),
	.B(Uart0ClkDivider[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_1_Z)
);
defparam un1_terminal_count_cry_2.INIT=20'h65500;
// @34:77
  ARI1 un1_terminal_count_cry_3 (
	.FCO(un1_terminal_count_cry_3_Z),
	.S(clko_i3_3),
	.Y(un1_terminal_count_cry_3_Y),
	.B(Uart0ClkDivider[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_2_Z)
);
defparam un1_terminal_count_cry_3.INIT=20'h65500;
// @34:77
  ARI1 un1_terminal_count_cry_4 (
	.FCO(un1_terminal_count_cry_4_Z),
	.S(clko_i3_4),
	.Y(un1_terminal_count_cry_4_Y),
	.B(Uart0ClkDivider[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_3_Z)
);
defparam un1_terminal_count_cry_4.INIT=20'h65500;
// @34:77
  ARI1 un1_terminal_count_cry_5 (
	.FCO(un1_terminal_count_cry_5_Z),
	.S(clko_i3_5),
	.Y(un1_terminal_count_cry_5_Y),
	.B(Uart0ClkDivider[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_4_Z)
);
defparam un1_terminal_count_cry_5.INIT=20'h65500;
// @34:77
  ARI1 un1_terminal_count_cry_6 (
	.FCO(un1_terminal_count_cry_6_Z),
	.S(clko_i3_6),
	.Y(un1_terminal_count_cry_6_Y),
	.B(Uart0ClkDivider[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_5_Z)
);
defparam un1_terminal_count_cry_6.INIT=20'h65500;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_0  (
	.FCO(clkdiv15_cry_0),
	.S(clkdiv15_cry_0_S),
	.Y(clkdiv15_cry_0_Y),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(Uart0ClkDivider[0]),
	.FCI(GND)
);
defparam \op_lt.op_lt.clkdiv15_cry_0 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_1  (
	.FCO(clkdiv15_cry_1),
	.S(clkdiv15_cry_1_S),
	.Y(clkdiv15_cry_1_Y),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(Uart0ClkDivider[1]),
	.FCI(clkdiv15_cry_0)
);
defparam \op_lt.op_lt.clkdiv15_cry_1 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_2  (
	.FCO(clkdiv15_cry_2),
	.S(clkdiv15_cry_2_S),
	.Y(clkdiv15_cry_2_Y),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(Uart0ClkDivider[2]),
	.FCI(clkdiv15_cry_1)
);
defparam \op_lt.op_lt.clkdiv15_cry_2 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_3  (
	.FCO(clkdiv15_cry_3),
	.S(clkdiv15_cry_3_S),
	.Y(clkdiv15_cry_3_Y),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(Uart0ClkDivider[3]),
	.FCI(clkdiv15_cry_2)
);
defparam \op_lt.op_lt.clkdiv15_cry_3 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_4  (
	.FCO(clkdiv15_cry_4),
	.S(clkdiv15_cry_4_S),
	.Y(clkdiv15_cry_4_Y),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(Uart0ClkDivider[4]),
	.FCI(clkdiv15_cry_3)
);
defparam \op_lt.op_lt.clkdiv15_cry_4 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_5  (
	.FCO(clkdiv15_cry_5),
	.S(clkdiv15_cry_5_S),
	.Y(clkdiv15_cry_5_Y),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(Uart0ClkDivider[5]),
	.FCI(clkdiv15_cry_4)
);
defparam \op_lt.op_lt.clkdiv15_cry_5 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_6  (
	.FCO(clkdiv15_cry_6),
	.S(clkdiv15_cry_6_S),
	.Y(clkdiv15_cry_6_Y),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(Uart0ClkDivider[6]),
	.FCI(clkdiv15_cry_5)
);
defparam \op_lt.op_lt.clkdiv15_cry_6 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_7  (
	.FCO(ClkDiv_lcry),
	.S(clkdiv15_cry_7_S),
	.Y(clkdiv15_cry_7_Y),
	.B(ClkDiv_Z[7]),
	.C(GND),
	.D(GND),
	.A(Uart0ClkDivider[7]),
	.FCI(clkdiv15_cry_6)
);
defparam \op_lt.op_lt.clkdiv15_cry_7 .INIT=20'h5AA55;
// @34:77
  ARI1 \op_lt.clko_i3_cry_0  (
	.FCO(clko_i3_cry_0),
	.S(clko_i3_cry_0_S_2),
	.Y(clko_i3_cry_0_Y_2),
	.B(Uart0ClkDivider[1]),
	.C(GND),
	.D(GND),
	.A(ClkDiv_i[0]),
	.FCI(GND)
);
defparam \op_lt.clko_i3_cry_0 .INIT=20'h5AA55;
// @34:77
  ARI1 \op_lt.clko_i3_cry_1  (
	.FCO(clko_i3_cry_1),
	.S(clko_i3_cry_1_S_2),
	.Y(clko_i3_cry_1_Y_2),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(clko_i3_1),
	.FCI(clko_i3_cry_0)
);
defparam \op_lt.clko_i3_cry_1 .INIT=20'h5AA55;
// @34:77
  ARI1 \op_lt.clko_i3_cry_2  (
	.FCO(clko_i3_cry_2),
	.S(clko_i3_cry_2_S_2),
	.Y(clko_i3_cry_2_Y_2),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(clko_i3_2),
	.FCI(clko_i3_cry_1)
);
defparam \op_lt.clko_i3_cry_2 .INIT=20'h5AA55;
// @34:77
  ARI1 \op_lt.clko_i3_cry_3  (
	.FCO(clko_i3_cry_3),
	.S(clko_i3_cry_3_S_2),
	.Y(clko_i3_cry_3_Y_2),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(clko_i3_3),
	.FCI(clko_i3_cry_2)
);
defparam \op_lt.clko_i3_cry_3 .INIT=20'h5AA55;
// @34:77
  ARI1 \op_lt.clko_i3_cry_4  (
	.FCO(clko_i3_cry_4),
	.S(clko_i3_cry_4_S_2),
	.Y(clko_i3_cry_4_Y_2),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(clko_i3_4),
	.FCI(clko_i3_cry_3)
);
defparam \op_lt.clko_i3_cry_4 .INIT=20'h5AA55;
// @34:77
  ARI1 \op_lt.clko_i3_cry_5  (
	.FCO(clko_i3_cry_5),
	.S(clko_i3_cry_5_S_2),
	.Y(clko_i3_cry_5_Y_2),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(clko_i3_5),
	.FCI(clko_i3_cry_4)
);
defparam \op_lt.clko_i3_cry_5 .INIT=20'h5AA55;
// @34:77
  ARI1 \op_lt.clko_i3_cry_6  (
	.FCO(clko_i3_cry_6),
	.S(clko_i3_cry_6_S_2),
	.Y(clko_i3_cry_6_Y_2),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(clko_i3_6),
	.FCI(clko_i3_cry_5)
);
defparam \op_lt.clko_i3_cry_6 .INIT=20'h5AA55;
// @34:77
  ARI1 \op_lt.clko_i3_cry_7  (
	.FCO(clko_i3),
	.S(clko_i3_cry_7_S_2),
	.Y(clko_i3_cry_7_Y_2),
	.B(un1_terminal_count_cry_6_Z),
	.C(GND),
	.D(GND),
	.A(ClkDiv_i[7]),
	.FCI(clko_i3_cry_6)
);
defparam \op_lt.clko_i3_cry_7 .INIT=20'h5AA55;
// @34:57
  ARI1 ClkDiv_s_339 (
	.FCO(ClkDiv_s_339_FCO),
	.S(ClkDiv_s_339_S),
	.Y(ClkDiv_s_339_Y),
	.B(ClkDiv_lcry),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam ClkDiv_s_339.INIT=20'h4AA00;
// @34:57
  ARI1 \ClkDiv_cry[0]  (
	.FCO(ClkDiv_cry_Z[0]),
	.S(ClkDiv_s[0]),
	.Y(ClkDiv_cry_Y_2[0]),
	.B(ClkDiv_Z[0]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_s_339_FCO)
);
defparam \ClkDiv_cry[0] .INIT=20'h48800;
// @34:57
  ARI1 \ClkDiv_cry[1]  (
	.FCO(ClkDiv_cry_Z[1]),
	.S(ClkDiv_s[1]),
	.Y(ClkDiv_cry_Y_3[1]),
	.B(ClkDiv_Z[1]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[0])
);
defparam \ClkDiv_cry[1] .INIT=20'h48800;
// @34:57
  ARI1 \ClkDiv_cry[2]  (
	.FCO(ClkDiv_cry_Z[2]),
	.S(ClkDiv_s[2]),
	.Y(ClkDiv_cry_Y_3[2]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[1])
);
defparam \ClkDiv_cry[2] .INIT=20'h48800;
// @34:57
  ARI1 \ClkDiv_cry[3]  (
	.FCO(ClkDiv_cry_Z[3]),
	.S(ClkDiv_s[3]),
	.Y(ClkDiv_cry_Y_3[3]),
	.B(ClkDiv_Z[3]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[2])
);
defparam \ClkDiv_cry[3] .INIT=20'h48800;
// @34:57
  ARI1 \ClkDiv_cry[4]  (
	.FCO(ClkDiv_cry_Z[4]),
	.S(ClkDiv_s[4]),
	.Y(ClkDiv_cry_Y_3[4]),
	.B(ClkDiv_Z[4]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[3])
);
defparam \ClkDiv_cry[4] .INIT=20'h48800;
// @34:57
  ARI1 \ClkDiv_cry[5]  (
	.FCO(ClkDiv_cry_Z[5]),
	.S(ClkDiv_s[5]),
	.Y(ClkDiv_cry_Y_3[5]),
	.B(ClkDiv_Z[5]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[4])
);
defparam \ClkDiv_cry[5] .INIT=20'h48800;
// @34:57
  ARI1 \ClkDiv_s[7]  (
	.FCO(ClkDiv_s_FCO_2[7]),
	.S(ClkDiv_s_Z[7]),
	.Y(ClkDiv_s_Y_2[7]),
	.B(ClkDiv_Z[7]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[6])
);
defparam \ClkDiv_s[7] .INIT=20'h48800;
// @34:57
  ARI1 \ClkDiv_cry[6]  (
	.FCO(ClkDiv_cry_Z[6]),
	.S(ClkDiv_s[6]),
	.Y(ClkDiv_cry_Y_3[6]),
	.B(ClkDiv_Z[6]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[5])
);
defparam \ClkDiv_cry[6] .INIT=20'h48800;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_3 */

module ClockDividerPorts_work_dmmainports_dmmain_0layer1_3 (
  SUM_5_0,
  ClkDiv,
  SUM_4_0,
  UartClk0,
  shot_i_arst_i,
  CO0_5,
  UartTxClk0
)
;
input SUM_5_0 ;
output [2:1] ClkDiv ;
input SUM_4_0 ;
input UartClk0 ;
input shot_i_arst_i ;
output CO0_5 ;
output UartTxClk0 ;
wire SUM_5_0 ;
wire SUM_4_0 ;
wire UartClk0 ;
wire shot_i_arst_i ;
wire CO0_5 ;
wire UartTxClk0 ;
wire [3:3] ClkDiv_Z;
wire [3:3] SUM_3;
wire div_i_2 ;
wire CO0_5_i ;
wire VCC ;
wire N_2696_i ;
wire GND ;
  CLKINT div_i_RNIB3I7 (
	.Y(UartTxClk0),
	.A(div_i_2)
);
  CFG1 \ClkDiv_RNO[0]  (
	.A(CO0_5),
	.Y(CO0_5_i)
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
// @35:55
  SLE div_i (
	.Q(div_i_2),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk0),
	.D(N_2696_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:55
  SLE \ClkDiv[0]  (
	.Q(CO0_5),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk0),
	.D(CO0_5_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:55
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk0),
	.D(SUM_3[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:55
  SLE \ClkDiv_Z[2]  (
	.Q(ClkDiv[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk0),
	.D(SUM_4_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:55
  SLE \ClkDiv_Z[1]  (
	.Q(ClkDiv[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk0),
	.D(SUM_5_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:67
  CFG4 \un17_clkdiv_1.SUM_3[3]  (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv[2]),
	.C(ClkDiv[1]),
	.D(CO0_5),
	.Y(SUM_3[3])
);
defparam \un17_clkdiv_1.SUM_3[3] .INIT=16'h6AAA;
// @35:55
  CFG4 \un17_clkdiv_1.N_2696_i  (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv[2]),
	.C(ClkDiv[1]),
	.D(CO0_5),
	.Y(N_2696_i)
);
defparam \un17_clkdiv_1.N_2696_i .INIT=16'hEAAA;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* ClockDividerPorts_work_dmmainports_dmmain_0layer1_3 */

module IBufP3Ports (
  Rx0_c,
  FCCC_C0_0_GL0,
  Rxd0_i
)
;
input Rx0_c ;
input FCCC_C0_0_GL0 ;
output Rxd0_i ;
wire Rx0_c ;
wire FCCC_C0_0_GL0 ;
wire Rxd0_i ;
wire VCC ;
wire Temp2_Z ;
wire GND ;
wire Temp1_Z ;
// @33:48
  SLE O (
	.Q(Rxd0_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp2_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:48
  SLE Temp2 (
	.Q(Temp2_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:48
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Rx0_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP3Ports */

module IBufP2Ports_0_0 (
  Rxd_i,
  Rxd0_i,
  UartClk0
)
;
output Rxd_i ;
input Rxd0_i ;
input UartClk0 ;
wire Rxd_i ;
wire Rxd0_i ;
wire UartClk0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @32:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk0),
	.D(Rxd0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:47
  SLE O (
	.Q(Rxd_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_0_0 */

module UartRxRaw_0 (
  RxData,
  Rxd_i,
  UartClk0,
  Uart0FifoReset_i_arst_i,
  RxComplete
)
;
output [7:0] RxData ;
input Rxd_i ;
input UartClk0 ;
input Uart0FifoReset_i_arst_i ;
output RxComplete ;
wire Rxd_i ;
wire UartClk0 ;
wire Uart0FifoReset_i_arst_i ;
wire RxComplete ;
wire [7:0] RReg_Z;
wire [3:0] bitpos_Z;
wire [3:1] bitpos_10;
wire [2:2] SUM;
wire [0:0] bitpos_10_Z;
wire [3:0] samplecnt_Z;
wire [3:1] samplecnt_RNO_Z;
wire VCC ;
wire RxAv_5 ;
wire un1_enable_i ;
wire GND ;
wire RReg_1 ;
wire DataO_0_sqmuxa_Z ;
wire CO0_i ;
wire RReg_8 ;
wire RReg_7 ;
wire RReg_6 ;
wire RReg_5 ;
wire RReg_4 ;
wire RReg_3 ;
wire RReg_2 ;
wire bitpos_0_sqmuxa ;
wire un18_enable ;
wire un11_enable ;
wire bitpos_3_sqmuxa_Z ;
wire CO2 ;
wire bitpos_4_sqmuxa_2_Z ;
wire RReg_1_sqmuxa_1_Z ;
wire bitpos_1_sqmuxa ;
wire un21_enable ;
wire bitpos_4_sqmuxa_Z ;
wire RReg_1_sqmuxa_Z ;
wire N_60 ;
wire un1_bitpos_1_sqmuxa_Z ;
wire CO1 ;
wire N_61 ;
wire CO2_0 ;
// @38:61
  SLE RxAv (
	.Q(RxComplete),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(RxAv_5),
	.EN(un1_enable_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \RReg[0]  (
	.Q(RReg_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(Rxd_i),
	.EN(RReg_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \DataO[7]  (
	.Q(RxData[7]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(RReg_Z[7]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \DataO[6]  (
	.Q(RxData[6]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(RReg_Z[6]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \DataO[5]  (
	.Q(RxData[5]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(RReg_Z[5]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \DataO[4]  (
	.Q(RxData[4]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(RReg_Z[4]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \DataO[3]  (
	.Q(RxData[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(RReg_Z[3]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \DataO[2]  (
	.Q(RxData[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(RReg_Z[2]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \DataO[1]  (
	.Q(RxData[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(RReg_Z[1]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \DataO[0]  (
	.Q(RxData[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(RReg_Z[0]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \bitpos[3]  (
	.Q(bitpos_Z[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(bitpos_10[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \bitpos[2]  (
	.Q(bitpos_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(SUM[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \bitpos[1]  (
	.Q(bitpos_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(bitpos_10[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \bitpos[0]  (
	.Q(bitpos_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(bitpos_10_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \samplecnt[3]  (
	.Q(samplecnt_Z[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(samplecnt_RNO_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \samplecnt[2]  (
	.Q(samplecnt_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(samplecnt_RNO_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \samplecnt[1]  (
	.Q(samplecnt_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(samplecnt_RNO_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \samplecnt[0]  (
	.Q(samplecnt_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(CO0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \RReg[7]  (
	.Q(RReg_Z[7]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(Rxd_i),
	.EN(RReg_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \RReg[6]  (
	.Q(RReg_Z[6]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(Rxd_i),
	.EN(RReg_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \RReg[5]  (
	.Q(RReg_Z[5]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(Rxd_i),
	.EN(RReg_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \RReg[4]  (
	.Q(RReg_Z[4]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(Rxd_i),
	.EN(RReg_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \RReg[3]  (
	.Q(RReg_Z[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(Rxd_i),
	.EN(RReg_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \RReg[2]  (
	.Q(RReg_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(Rxd_i),
	.EN(RReg_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \RReg[1]  (
	.Q(RReg_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(Rxd_i),
	.EN(RReg_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:114
  CFG4 \samplecnt_RNO[2]  (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[2]),
	.C(bitpos_0_sqmuxa),
	.D(samplecnt_Z[0]),
	.Y(samplecnt_RNO_Z[2])
);
defparam \samplecnt_RNO[2] .INIT=16'h060C;
// @38:69
  CFG4 bitpos_3_sqmuxa (
	.A(Rxd_i),
	.B(un18_enable),
	.C(un11_enable),
	.D(RxAv_5),
	.Y(bitpos_3_sqmuxa_Z)
);
defparam bitpos_3_sqmuxa.INIT=16'hF400;
// @38:100
  CFG2 \RxProc.un29_enable_1.CO2  (
	.A(bitpos_Z[1]),
	.B(bitpos_Z[2]),
	.Y(CO2)
);
defparam \RxProc.un29_enable_1.CO2 .INIT=4'h1;
// @38:69
  CFG2 bitpos_4_sqmuxa_2 (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[2]),
	.Y(bitpos_4_sqmuxa_2_Z)
);
defparam bitpos_4_sqmuxa_2.INIT=4'h8;
// @38:69
  CFG4 RReg_1_sqmuxa_1 (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(samplecnt_Z[1]),
	.D(samplecnt_Z[0]),
	.Y(RReg_1_sqmuxa_1_Z)
);
defparam RReg_1_sqmuxa_1.INIT=16'h4000;
// @38:92
  CFG4 \RxProc.un18_enable_1.CO3  (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(samplecnt_Z[1]),
	.D(samplecnt_Z[0]),
	.Y(un18_enable)
);
defparam \RxProc.un18_enable_1.CO3 .INIT=16'h777F;
// @38:85
  CFG4 \RxProc.un11_enable_1.CO3  (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(samplecnt_Z[1]),
	.D(samplecnt_Z[0]),
	.Y(un11_enable)
);
defparam \RxProc.un11_enable_1.CO3 .INIT=16'h0111;
// @38:84
  CFG4 \bitpos_RNIQ5VE[3]  (
	.A(bitpos_Z[3]),
	.B(bitpos_Z[2]),
	.C(bitpos_Z[1]),
	.D(bitpos_Z[0]),
	.Y(RxAv_5)
);
defparam \bitpos_RNIQ5VE[3] .INIT=16'h0020;
// @38:70
  CFG4 \RxProc.un3_enable  (
	.A(bitpos_Z[3]),
	.B(bitpos_Z[2]),
	.C(bitpos_Z[1]),
	.D(bitpos_Z[0]),
	.Y(bitpos_1_sqmuxa)
);
defparam \RxProc.un3_enable .INIT=16'h0001;
// @38:69
  CFG4 bitpos_4_sqmuxa (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[0]),
	.C(bitpos_4_sqmuxa_2_Z),
	.D(un21_enable),
	.Y(bitpos_4_sqmuxa_Z)
);
defparam bitpos_4_sqmuxa.INIT=16'h0080;
// @38:69
  CFG2 \RxProc.un21_enable  (
	.A(RxAv_5),
	.B(bitpos_1_sqmuxa),
	.Y(un21_enable)
);
defparam \RxProc.un21_enable .INIT=4'hE;
// @38:71
  CFG2 samplecnt_0_sqmuxa (
	.A(bitpos_1_sqmuxa),
	.B(Rxd_i),
	.Y(bitpos_0_sqmuxa)
);
defparam samplecnt_0_sqmuxa.INIT=4'h2;
// @38:69
  CFG4 RReg_1_sqmuxa (
	.A(CO2),
	.B(un21_enable),
	.C(bitpos_Z[3]),
	.D(RReg_1_sqmuxa_1_Z),
	.Y(RReg_1_sqmuxa_Z)
);
defparam RReg_1_sqmuxa.INIT=16'h3100;
// @38:85
  CFG3 DataO_0_sqmuxa (
	.A(RxAv_5),
	.B(Rxd_i),
	.C(un11_enable),
	.Y(DataO_0_sqmuxa_Z)
);
defparam DataO_0_sqmuxa.INIT=8'h08;
// @38:107
  CFG2 \un1_bitpos_1_1.SUM[0]  (
	.A(bitpos_4_sqmuxa_Z),
	.B(bitpos_Z[0]),
	.Y(N_60)
);
defparam \un1_bitpos_1_1.SUM[0] .INIT=4'h6;
// @38:69
  CFG3 un1_bitpos_1_sqmuxa (
	.A(un11_enable),
	.B(Rxd_i),
	.C(un18_enable),
	.Y(un1_bitpos_1_sqmuxa_Z)
);
defparam un1_bitpos_1_sqmuxa.INIT=8'hBA;
// @38:61
  CFG3 RReg_7_0 (
	.A(bitpos_Z[0]),
	.B(CO2),
	.C(RReg_1_sqmuxa_Z),
	.Y(RReg_7)
);
defparam RReg_7_0.INIT=8'h40;
// @38:61
  CFG4 RReg_3_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_3)
);
defparam RReg_3_0.INIT=16'h0200;
// @38:114
  CFG3 \samplecnt_RNO_0[3]  (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[0]),
	.C(bitpos_0_sqmuxa),
	.Y(CO1)
);
defparam \samplecnt_RNO_0[3] .INIT=8'h08;
// @38:114
  CFG3 \samplecnt_RNO[1]  (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[0]),
	.C(bitpos_0_sqmuxa),
	.Y(samplecnt_RNO_Z[1])
);
defparam \samplecnt_RNO[1] .INIT=8'h06;
// @38:107
  CFG3 \un1_bitpos_1_1.SUM[1]  (
	.A(bitpos_Z[0]),
	.B(bitpos_4_sqmuxa_Z),
	.C(bitpos_Z[1]),
	.Y(N_61)
);
defparam \un1_bitpos_1_1.SUM[1] .INIT=8'h78;
// @38:61
  CFG2 \samplecnt_RNO[0]  (
	.A(bitpos_0_sqmuxa),
	.B(samplecnt_Z[0]),
	.Y(CO0_i)
);
defparam \samplecnt_RNO[0] .INIT=4'hB;
// @38:61
  CFG4 RReg_6_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_6)
);
defparam RReg_6_0.INIT=16'h8000;
// @38:61
  CFG4 RReg_4_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_4)
);
defparam RReg_4_0.INIT=16'h2000;
// @38:61
  CFG4 RReg_2_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_2)
);
defparam RReg_2_0.INIT=16'h4000;
// @38:61
  CFG4 RReg_5_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_5)
);
defparam RReg_5_0.INIT=16'h0800;
// @38:61
  CFG3 RReg_8_0 (
	.A(bitpos_Z[0]),
	.B(CO2),
	.C(RReg_1_sqmuxa_Z),
	.Y(RReg_8)
);
defparam RReg_8_0.INIT=8'h80;
// @38:61
  CFG4 RReg_1_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_1)
);
defparam RReg_1_0.INIT=16'h0400;
// @38:68
  CFG4 \bitpos_10[0]  (
	.A(bitpos_1_sqmuxa),
	.B(bitpos_0_sqmuxa),
	.C(un21_enable),
	.D(N_60),
	.Y(bitpos_10_Z[0])
);
defparam \bitpos_10[0] .INIT=16'hCDCC;
// @38:107
  CFG4 \un1_bitpos_1_1.CO2  (
	.A(bitpos_Z[0]),
	.B(bitpos_4_sqmuxa_Z),
	.C(bitpos_Z[2]),
	.D(bitpos_Z[1]),
	.Y(CO2_0)
);
defparam \un1_bitpos_1_1.CO2 .INIT=16'h8000;
// @38:107
  CFG4 \un1_bitpos_1_1.SUM[2]  (
	.A(bitpos_Z[0]),
	.B(bitpos_4_sqmuxa_Z),
	.C(bitpos_Z[2]),
	.D(bitpos_Z[1]),
	.Y(SUM[2])
);
defparam \un1_bitpos_1_1.SUM[2] .INIT=16'h78F0;
// @38:61
  CFG4 RxAv_RNO (
	.A(un11_enable),
	.B(Rxd_i),
	.C(RxAv_5),
	.D(bitpos_1_sqmuxa),
	.Y(un1_enable_i)
);
defparam RxAv_RNO.INIT=16'h004F;
// @38:68
  CFG4 \bitpos_10_m2[1]  (
	.A(un1_bitpos_1_sqmuxa_Z),
	.B(bitpos_1_sqmuxa),
	.C(N_61),
	.D(un21_enable),
	.Y(bitpos_10[1])
);
defparam \bitpos_10_m2[1] .INIT=16'hE2F0;
// @38:114
  CFG4 \samplecnt_RNO[3]  (
	.A(samplecnt_Z[3]),
	.B(bitpos_4_sqmuxa_2_Z),
	.C(bitpos_0_sqmuxa),
	.D(CO1),
	.Y(samplecnt_RNO_Z[3])
);
defparam \samplecnt_RNO[3] .INIT=16'hC60A;
// @38:68
  CFG4 \bitpos_10_iv[3]  (
	.A(un21_enable),
	.B(CO2_0),
	.C(bitpos_Z[3]),
	.D(bitpos_3_sqmuxa_Z),
	.Y(bitpos_10[3])
);
defparam \bitpos_10_iv[3] .INIT=16'hFF14;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxRaw_0 */

module UartRxExtClk_0 (
  RxData,
  RxComplete,
  Uart0FifoReset_i_arst_i,
  UartClk0,
  Rxd0_i
)
;
output [7:0] RxData ;
output RxComplete ;
input Uart0FifoReset_i_arst_i ;
input UartClk0 ;
input Rxd0_i ;
wire RxComplete ;
wire Uart0FifoReset_i_arst_i ;
wire UartClk0 ;
wire Rxd0_i ;
wire Rxd_i ;
wire GND ;
wire VCC ;
// @44:79
  IBufP2Ports_0_0 ClkSyncRxd (
	.Rxd_i(Rxd_i),
	.Rxd0_i(Rxd0_i),
	.UartClk0(UartClk0)
);
// @44:88
  UartRxRaw_0 Uart (
	.RxData(RxData[7:0]),
	.Rxd_i(Rxd_i),
	.UartClk0(UartClk0),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i),
	.RxComplete(RxComplete)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxExtClk_0 */

module IBufP2Ports_3 (
  Dbg1,
  RxComplete,
  FCCC_C0_0_GL0
)
;
output Dbg1 ;
input RxComplete ;
input FCCC_C0_0_GL0 ;
wire Dbg1 ;
wire RxComplete ;
wire FCCC_C0_0_GL0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @32:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RxComplete),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:47
  SLE O (
	.Q(Dbg1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_3 */

module fifo_8_13_0 (
  RxData,
  Uart0RxFifoCount,
  Uart0RxFifoData,
  we_i,
  re_i,
  Uart0FifoReset_i_data_i,
  Uart0RxFifoEmpty,
  Uart0FifoReset_i_arst_i,
  FCCC_C0_0_GL0,
  Uart0RxFifoFull
)
;
input [7:0] RxData ;
output [12:0] Uart0RxFifoCount ;
output [7:0] Uart0RxFifoData ;
input we_i ;
input re_i ;
input Uart0FifoReset_i_data_i ;
output Uart0RxFifoEmpty ;
input Uart0FifoReset_i_arst_i ;
input FCCC_C0_0_GL0 ;
output Uart0RxFifoFull ;
wire we_i ;
wire re_i ;
wire Uart0FifoReset_i_data_i ;
wire Uart0RxFifoEmpty ;
wire Uart0FifoReset_i_arst_i ;
wire FCCC_C0_0_GL0 ;
wire Uart0RxFifoFull ;
wire [12:0] raddr_r_Z;
wire [11:0] raddr_r_s;
wire [1:0] ram_ram_0_3_OLDA_Z;
wire [1:0] ram_ram_0_2_OLDA_Z;
wire [1:0] ram_ram_0_1_OLDA_Z;
wire [1:0] ram_ram_0_0_OLDA_Z;
wire [12:12] raddr_r_s_Z;
wire [12:0] waddr_r_Z;
wire [12:12] waddr_r_s_Z;
wire [11:0] waddr_r_s;
wire [13:0] counter_r_Z;
wire [13:0] counter_r_s;
wire [12:0] counter_r_cry;
wire [0:0] counter_r_RNIR5541_Y;
wire [1:1] counter_r_RNI2NNM1_Y;
wire [2:2] counter_r_RNIA9A92_Y;
wire [3:3] counter_r_RNIJSSR2_Y;
wire [4:4] counter_r_RNITGFE3_Y;
wire [5:5] counter_r_RNI86214_Y;
wire [6:6] counter_r_RNIKSKJ4_Y;
wire [7:7] counter_r_RNI1K765_Y;
wire [8:8] counter_r_RNIFCQO5_Y;
wire [9:9] counter_r_RNIU5DB6_Y;
wire [10:10] counter_r_RNILTPT6_Y;
wire [11:11] counter_r_RNIDM6G7_Y;
wire [13:13] counter_r_RNO_FCO;
wire [13:13] counter_r_RNO_Y;
wire [12:12] counter_r_RNI6GJ28_Y;
wire [11:1] raddr_r_cry_Z;
wire [11:1] raddr_r_cry_Y_5;
wire [12:12] raddr_r_s_FCO_5;
wire [12:12] raddr_r_s_Y_5;
wire [11:0] waddr_r_cry_Z;
wire [11:0] waddr_r_cry_Y_5;
wire [12:12] waddr_r_s_FCO_5;
wire [12:12] waddr_r_s_Y_5;
wire [1:0] ram_ram_0_0_NEWA;
wire [1:0] ram_ram_0_0_B_DOUT;
wire [1:0] ram_ram_0_1_NEWA;
wire [1:0] ram_ram_0_1_B_DOUT;
wire [1:0] ram_ram_0_2_NEWA;
wire [1:0] ram_ram_0_2_B_DOUT;
wire [1:0] ram_ram_0_3_NEWA;
wire [1:0] ram_ram_0_3_B_DOUT;
wire N_2662_i ;
wire ram_ram_0_3_en_Z ;
wire VCC ;
wire do_read_Z ;
wire GND ;
wire ram_ram_0_2_en_Z ;
wire ram_ram_0_1_en_Z ;
wire ram_ram_0_0_en_Z ;
wire N_8_i ;
wire un7_counter_r ;
wire un16_counter_r ;
wire counter_r_cry_cy ;
wire empty_r_RNILLIH_S ;
wire empty_r_RNILLIH_Y ;
wire raddr_r_s_352_FCO ;
wire raddr_r_s_352_S ;
wire raddr_r_s_352_Y ;
wire waddr_r_s_353_FCO ;
wire waddr_r_s_353_S ;
wire waddr_r_s_353_Y ;
wire do_write_Z ;
wire un16_counter_r_0_a2_0_1 ;
wire un16_counter_r_0_a2_11_3 ;
wire un16_counter_r_0_a2_0_9 ;
wire un16_counter_r_0_a2_0_8 ;
wire un16_counter_r_0_a2_11_4 ;
wire N_4062_10 ;
wire un16_counter_r_0_a2_0_11 ;
wire N_4062_11 ;
wire N_4060 ;
wire un16_counter_r_0_a2_0_13 ;
wire N_4062 ;
wire N_1 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
wire NC19 ;
wire NC20 ;
wire NC21 ;
wire NC22 ;
wire NC23 ;
wire NC24 ;
wire NC25 ;
wire NC26 ;
wire NC27 ;
wire NC28 ;
wire NC29 ;
wire NC30 ;
wire NC31 ;
wire NC32 ;
wire NC33 ;
wire NC34 ;
wire NC35 ;
wire NC36 ;
wire NC37 ;
wire NC38 ;
wire NC39 ;
wire NC40 ;
wire NC41 ;
wire NC42 ;
wire NC43 ;
wire NC44 ;
wire NC45 ;
wire NC46 ;
wire NC47 ;
wire NC48 ;
wire NC49 ;
wire NC50 ;
wire NC51 ;
wire NC52 ;
wire NC53 ;
wire NC54 ;
wire NC55 ;
wire NC56 ;
wire NC57 ;
wire NC58 ;
wire NC59 ;
wire NC60 ;
wire NC61 ;
wire NC62 ;
wire NC63 ;
wire NC64 ;
wire NC65 ;
wire NC66 ;
wire NC67 ;
wire NC68 ;
wire NC69 ;
wire NC70 ;
wire NC71 ;
wire NC72 ;
wire NC73 ;
wire NC74 ;
wire NC75 ;
wire NC76 ;
wire NC77 ;
wire NC78 ;
wire NC79 ;
wire NC80 ;
wire NC81 ;
wire NC82 ;
wire NC83 ;
wire NC84 ;
wire NC85 ;
wire NC86 ;
wire NC87 ;
wire NC88 ;
wire NC89 ;
wire NC90 ;
wire NC91 ;
wire NC92 ;
wire NC93 ;
wire NC94 ;
wire NC95 ;
wire NC96 ;
wire NC97 ;
wire NC98 ;
wire NC99 ;
wire NC100 ;
wire NC101 ;
wire NC102 ;
wire NC103 ;
wire NC104 ;
wire NC105 ;
wire NC106 ;
wire NC107 ;
wire NC108 ;
wire NC109 ;
wire NC110 ;
wire NC111 ;
wire NC112 ;
wire NC113 ;
wire NC114 ;
wire NC115 ;
wire NC116 ;
wire NC117 ;
wire NC118 ;
wire NC119 ;
wire NC120 ;
wire NC121 ;
wire NC122 ;
wire NC123 ;
wire NC124 ;
wire NC125 ;
wire NC126 ;
wire NC127 ;
wire NC128 ;
wire NC129 ;
wire NC130 ;
wire NC131 ;
  CFG1 \raddr_r_RNO[0]  (
	.A(raddr_r_Z[0]),
	.Y(raddr_r_s[0])
);
defparam \raddr_r_RNO[0] .INIT=2'h1;
  CFG1 full_r_RNIS58B (
	.A(Uart0RxFifoFull),
	.Y(N_2662_i)
);
defparam full_r_RNIS58B.INIT=2'h1;
  SLE ram_ram_0_3_en (
	.Q(ram_ram_0_3_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_3_OLDA[0]  (
	.Q(ram_ram_0_3_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart0RxFifoData[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_3_OLDA[1]  (
	.Q(ram_ram_0_3_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart0RxFifoData[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE ram_ram_0_2_en (
	.Q(ram_ram_0_2_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_2_OLDA[0]  (
	.Q(ram_ram_0_2_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart0RxFifoData[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_2_OLDA[1]  (
	.Q(ram_ram_0_2_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart0RxFifoData[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE ram_ram_0_1_en (
	.Q(ram_ram_0_1_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_1_OLDA[0]  (
	.Q(ram_ram_0_1_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart0RxFifoData[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_1_OLDA[1]  (
	.Q(ram_ram_0_1_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart0RxFifoData[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE ram_ram_0_0_en (
	.Q(ram_ram_0_0_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[0]  (
	.Q(ram_ram_0_0_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart0RxFifoData[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[1]  (
	.Q(ram_ram_0_0_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart0RxFifoData[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[12]  (
	.Q(raddr_r_Z[12]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s_Z[12]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[11]  (
	.Q(raddr_r_Z[11]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[11]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[10]  (
	.Q(raddr_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[10]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[9]  (
	.Q(raddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[9]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[8]  (
	.Q(raddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[8]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[7]  (
	.Q(raddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[7]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[6]  (
	.Q(raddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[6]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[5]  (
	.Q(raddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[5]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[4]  (
	.Q(raddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[4]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[3]  (
	.Q(raddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[3]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[2]  (
	.Q(raddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[2]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[1]  (
	.Q(raddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[1]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[0]  (
	.Q(raddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[0]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[12]  (
	.Q(waddr_r_Z[12]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s_Z[12]),
	.EN(N_2662_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[11]  (
	.Q(waddr_r_Z[11]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[11]),
	.EN(N_2662_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[10]  (
	.Q(waddr_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[10]),
	.EN(N_2662_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[9]  (
	.Q(waddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[9]),
	.EN(N_2662_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[8]  (
	.Q(waddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[8]),
	.EN(N_2662_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[7]  (
	.Q(waddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[7]),
	.EN(N_2662_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[6]  (
	.Q(waddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[6]),
	.EN(N_2662_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[5]  (
	.Q(waddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[5]),
	.EN(N_2662_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[4]  (
	.Q(waddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[4]),
	.EN(N_2662_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[3]  (
	.Q(waddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[3]),
	.EN(N_2662_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[2]  (
	.Q(waddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[2]),
	.EN(N_2662_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[1]  (
	.Q(waddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[1]),
	.EN(N_2662_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[0]  (
	.Q(waddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[0]),
	.EN(N_2662_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[13]  (
	.Q(counter_r_Z[13]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[13]),
	.EN(N_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[12]  (
	.Q(counter_r_Z[12]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[12]),
	.EN(N_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[11]  (
	.Q(counter_r_Z[11]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[11]),
	.EN(N_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[10]  (
	.Q(counter_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[10]),
	.EN(N_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[9]  (
	.Q(counter_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[9]),
	.EN(N_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[8]  (
	.Q(counter_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[8]),
	.EN(N_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[7]  (
	.Q(counter_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[7]),
	.EN(N_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[6]  (
	.Q(counter_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[6]),
	.EN(N_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[5]  (
	.Q(counter_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[5]),
	.EN(N_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[4]  (
	.Q(counter_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[4]),
	.EN(N_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[3]  (
	.Q(counter_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[3]),
	.EN(N_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[2]  (
	.Q(counter_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[2]),
	.EN(N_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[1]  (
	.Q(counter_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[1]),
	.EN(N_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[0]  (
	.Q(counter_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[0]),
	.EN(N_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE empty_r (
	.Q(Uart0RxFifoEmpty),
	.ADn(GND),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un7_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE full_r (
	.Q(Uart0RxFifoFull),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un16_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[9]  (
	.Q(Uart0RxFifoCount[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_Z[9]),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_2662_i)
);
// @39:68
  SLE \count_o[8]  (
	.Q(Uart0RxFifoCount[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_Z[8]),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_2662_i)
);
// @39:68
  SLE \count_o[7]  (
	.Q(Uart0RxFifoCount[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_Z[7]),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_2662_i)
);
// @39:68
  SLE \count_o[6]  (
	.Q(Uart0RxFifoCount[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_Z[6]),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_2662_i)
);
// @39:68
  SLE \count_o[5]  (
	.Q(Uart0RxFifoCount[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_Z[5]),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_2662_i)
);
// @39:68
  SLE \count_o[4]  (
	.Q(Uart0RxFifoCount[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_Z[4]),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_2662_i)
);
// @39:68
  SLE \count_o[3]  (
	.Q(Uart0RxFifoCount[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_Z[3]),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_2662_i)
);
// @39:68
  SLE \count_o[2]  (
	.Q(Uart0RxFifoCount[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_Z[2]),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_2662_i)
);
// @39:68
  SLE \count_o[1]  (
	.Q(Uart0RxFifoCount[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_Z[1]),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_2662_i)
);
// @39:68
  SLE \count_o[0]  (
	.Q(Uart0RxFifoCount[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_Z[0]),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_2662_i)
);
// @39:68
  SLE \count_o[12]  (
	.Q(Uart0RxFifoCount[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_Z[12]),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_2662_i)
);
// @39:68
  SLE \count_o[11]  (
	.Q(Uart0RxFifoCount[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_Z[11]),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_2662_i)
);
// @39:68
  SLE \count_o[10]  (
	.Q(Uart0RxFifoCount[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_Z[10]),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_2662_i)
);
// @39:59
  ARI1 empty_r_RNILLIH (
	.FCO(counter_r_cry_cy),
	.S(empty_r_RNILLIH_S),
	.Y(empty_r_RNILLIH_Y),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam empty_r_RNILLIH.INIT=20'h4DD00;
// @39:59
  ARI1 \counter_r_RNIR5541[0]  (
	.FCO(counter_r_cry[0]),
	.S(counter_r_s[0]),
	.Y(counter_r_RNIR5541_Y[0]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[0]),
	.FCI(counter_r_cry_cy)
);
defparam \counter_r_RNIR5541[0] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNI2NNM1[1]  (
	.FCO(counter_r_cry[1]),
	.S(counter_r_s[1]),
	.Y(counter_r_RNI2NNM1_Y[1]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[1]),
	.FCI(counter_r_cry[0])
);
defparam \counter_r_RNI2NNM1[1] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIA9A92[2]  (
	.FCO(counter_r_cry[2]),
	.S(counter_r_s[2]),
	.Y(counter_r_RNIA9A92_Y[2]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[2]),
	.FCI(counter_r_cry[1])
);
defparam \counter_r_RNIA9A92[2] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIJSSR2[3]  (
	.FCO(counter_r_cry[3]),
	.S(counter_r_s[3]),
	.Y(counter_r_RNIJSSR2_Y[3]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[3]),
	.FCI(counter_r_cry[2])
);
defparam \counter_r_RNIJSSR2[3] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNITGFE3[4]  (
	.FCO(counter_r_cry[4]),
	.S(counter_r_s[4]),
	.Y(counter_r_RNITGFE3_Y[4]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[4]),
	.FCI(counter_r_cry[3])
);
defparam \counter_r_RNITGFE3[4] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNI86214[5]  (
	.FCO(counter_r_cry[5]),
	.S(counter_r_s[5]),
	.Y(counter_r_RNI86214_Y[5]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[5]),
	.FCI(counter_r_cry[4])
);
defparam \counter_r_RNI86214[5] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIKSKJ4[6]  (
	.FCO(counter_r_cry[6]),
	.S(counter_r_s[6]),
	.Y(counter_r_RNIKSKJ4_Y[6]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[6]),
	.FCI(counter_r_cry[5])
);
defparam \counter_r_RNIKSKJ4[6] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNI1K765[7]  (
	.FCO(counter_r_cry[7]),
	.S(counter_r_s[7]),
	.Y(counter_r_RNI1K765_Y[7]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[7]),
	.FCI(counter_r_cry[6])
);
defparam \counter_r_RNI1K765[7] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIFCQO5[8]  (
	.FCO(counter_r_cry[8]),
	.S(counter_r_s[8]),
	.Y(counter_r_RNIFCQO5_Y[8]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[8]),
	.FCI(counter_r_cry[7])
);
defparam \counter_r_RNIFCQO5[8] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIU5DB6[9]  (
	.FCO(counter_r_cry[9]),
	.S(counter_r_s[9]),
	.Y(counter_r_RNIU5DB6_Y[9]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[9]),
	.FCI(counter_r_cry[8])
);
defparam \counter_r_RNIU5DB6[9] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNILTPT6[10]  (
	.FCO(counter_r_cry[10]),
	.S(counter_r_s[10]),
	.Y(counter_r_RNILTPT6_Y[10]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[10]),
	.FCI(counter_r_cry[9])
);
defparam \counter_r_RNILTPT6[10] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIDM6G7[11]  (
	.FCO(counter_r_cry[11]),
	.S(counter_r_s[11]),
	.Y(counter_r_RNIDM6G7_Y[11]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[11]),
	.FCI(counter_r_cry[10])
);
defparam \counter_r_RNIDM6G7[11] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNO[13]  (
	.FCO(counter_r_RNO_FCO[13]),
	.S(counter_r_s[13]),
	.Y(counter_r_RNO_Y[13]),
	.B(counter_r_Z[13]),
	.C(do_read_Z),
	.D(GND),
	.A(VCC),
	.FCI(counter_r_cry[12])
);
defparam \counter_r_RNO[13] .INIT=20'h46600;
// @39:59
  ARI1 \counter_r_RNI6GJ28[12]  (
	.FCO(counter_r_cry[12]),
	.S(counter_r_s[12]),
	.Y(counter_r_RNI6GJ28_Y[12]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[12]),
	.FCI(counter_r_cry[11])
);
defparam \counter_r_RNI6GJ28[12] .INIT=20'h5DD22;
// @39:68
  ARI1 raddr_r_s_352 (
	.FCO(raddr_r_s_352_FCO),
	.S(raddr_r_s_352_S),
	.Y(raddr_r_s_352_Y),
	.B(raddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam raddr_r_s_352.INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[1]  (
	.FCO(raddr_r_cry_Z[1]),
	.S(raddr_r_s[1]),
	.Y(raddr_r_cry_Y_5[1]),
	.B(raddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_s_352_FCO)
);
defparam \raddr_r_cry[1] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[2]  (
	.FCO(raddr_r_cry_Z[2]),
	.S(raddr_r_s[2]),
	.Y(raddr_r_cry_Y_5[2]),
	.B(raddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[1])
);
defparam \raddr_r_cry[2] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[3]  (
	.FCO(raddr_r_cry_Z[3]),
	.S(raddr_r_s[3]),
	.Y(raddr_r_cry_Y_5[3]),
	.B(raddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[2])
);
defparam \raddr_r_cry[3] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[4]  (
	.FCO(raddr_r_cry_Z[4]),
	.S(raddr_r_s[4]),
	.Y(raddr_r_cry_Y_5[4]),
	.B(raddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[3])
);
defparam \raddr_r_cry[4] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[5]  (
	.FCO(raddr_r_cry_Z[5]),
	.S(raddr_r_s[5]),
	.Y(raddr_r_cry_Y_5[5]),
	.B(raddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[4])
);
defparam \raddr_r_cry[5] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[6]  (
	.FCO(raddr_r_cry_Z[6]),
	.S(raddr_r_s[6]),
	.Y(raddr_r_cry_Y_5[6]),
	.B(raddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[5])
);
defparam \raddr_r_cry[6] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[7]  (
	.FCO(raddr_r_cry_Z[7]),
	.S(raddr_r_s[7]),
	.Y(raddr_r_cry_Y_5[7]),
	.B(raddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[6])
);
defparam \raddr_r_cry[7] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[8]  (
	.FCO(raddr_r_cry_Z[8]),
	.S(raddr_r_s[8]),
	.Y(raddr_r_cry_Y_5[8]),
	.B(raddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[7])
);
defparam \raddr_r_cry[8] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[9]  (
	.FCO(raddr_r_cry_Z[9]),
	.S(raddr_r_s[9]),
	.Y(raddr_r_cry_Y_5[9]),
	.B(raddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[8])
);
defparam \raddr_r_cry[9] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[10]  (
	.FCO(raddr_r_cry_Z[10]),
	.S(raddr_r_s[10]),
	.Y(raddr_r_cry_Y_5[10]),
	.B(raddr_r_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[9])
);
defparam \raddr_r_cry[10] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_s[12]  (
	.FCO(raddr_r_s_FCO_5[12]),
	.S(raddr_r_s_Z[12]),
	.Y(raddr_r_s_Y_5[12]),
	.B(raddr_r_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[11])
);
defparam \raddr_r_s[12] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[11]  (
	.FCO(raddr_r_cry_Z[11]),
	.S(raddr_r_s[11]),
	.Y(raddr_r_cry_Y_5[11]),
	.B(raddr_r_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[10])
);
defparam \raddr_r_cry[11] .INIT=20'h4AA00;
// @39:68
  ARI1 waddr_r_s_353 (
	.FCO(waddr_r_s_353_FCO),
	.S(waddr_r_s_353_S),
	.Y(waddr_r_s_353_Y),
	.B(we_i),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam waddr_r_s_353.INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[0]  (
	.FCO(waddr_r_cry_Z[0]),
	.S(waddr_r_s[0]),
	.Y(waddr_r_cry_Y_5[0]),
	.B(waddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_s_353_FCO)
);
defparam \waddr_r_cry[0] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[1]  (
	.FCO(waddr_r_cry_Z[1]),
	.S(waddr_r_s[1]),
	.Y(waddr_r_cry_Y_5[1]),
	.B(waddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[0])
);
defparam \waddr_r_cry[1] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[2]  (
	.FCO(waddr_r_cry_Z[2]),
	.S(waddr_r_s[2]),
	.Y(waddr_r_cry_Y_5[2]),
	.B(waddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[1])
);
defparam \waddr_r_cry[2] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[3]  (
	.FCO(waddr_r_cry_Z[3]),
	.S(waddr_r_s[3]),
	.Y(waddr_r_cry_Y_5[3]),
	.B(waddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[2])
);
defparam \waddr_r_cry[3] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[4]  (
	.FCO(waddr_r_cry_Z[4]),
	.S(waddr_r_s[4]),
	.Y(waddr_r_cry_Y_5[4]),
	.B(waddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[3])
);
defparam \waddr_r_cry[4] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[5]  (
	.FCO(waddr_r_cry_Z[5]),
	.S(waddr_r_s[5]),
	.Y(waddr_r_cry_Y_5[5]),
	.B(waddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[4])
);
defparam \waddr_r_cry[5] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[6]  (
	.FCO(waddr_r_cry_Z[6]),
	.S(waddr_r_s[6]),
	.Y(waddr_r_cry_Y_5[6]),
	.B(waddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[5])
);
defparam \waddr_r_cry[6] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[7]  (
	.FCO(waddr_r_cry_Z[7]),
	.S(waddr_r_s[7]),
	.Y(waddr_r_cry_Y_5[7]),
	.B(waddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[6])
);
defparam \waddr_r_cry[7] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[8]  (
	.FCO(waddr_r_cry_Z[8]),
	.S(waddr_r_s[8]),
	.Y(waddr_r_cry_Y_5[8]),
	.B(waddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[7])
);
defparam \waddr_r_cry[8] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[9]  (
	.FCO(waddr_r_cry_Z[9]),
	.S(waddr_r_s[9]),
	.Y(waddr_r_cry_Y_5[9]),
	.B(waddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[8])
);
defparam \waddr_r_cry[9] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[10]  (
	.FCO(waddr_r_cry_Z[10]),
	.S(waddr_r_s[10]),
	.Y(waddr_r_cry_Y_5[10]),
	.B(waddr_r_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[9])
);
defparam \waddr_r_cry[10] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_s[12]  (
	.FCO(waddr_r_s_FCO_5[12]),
	.S(waddr_r_s_Z[12]),
	.Y(waddr_r_s_Y_5[12]),
	.B(waddr_r_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[11])
);
defparam \waddr_r_s[12] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[11]  (
	.FCO(waddr_r_cry_Z[11]),
	.S(waddr_r_s[11]),
	.Y(waddr_r_cry_Y_5[11]),
	.B(waddr_r_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[10])
);
defparam \waddr_r_cry[11] .INIT=20'h4AA00;
// @39:46
  RAM1K18 ram_ram_0_0 (
	.A_DOUT({NC15, NC14, NC13, NC12, NC11, NC10, NC9, NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0, ram_ram_0_0_NEWA[1:0]}),
	.B_DOUT({NC31, NC30, NC29, NC28, NC27, NC26, NC25, NC24, NC23, NC22, NC21, NC20, NC19, NC18, NC17, NC16, ram_ram_0_0_B_DOUT[1:0]}),
	.BUSY(NC32),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({raddr_r_Z[12:0], GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RxData[1:0]}),
	.B_ADDR({waddr_r_Z[12:0], GND}),
	.B_WEN({GND, do_write_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_0.RAMINDEX="ram[7:0]%8192-8192%8-8%SPEED%0%0%DUAL-PORT%ECC_EN-0";
// @39:46
  RAM1K18 ram_ram_0_1 (
	.A_DOUT({NC48, NC47, NC46, NC45, NC44, NC43, NC42, NC41, NC40, NC39, NC38, NC37, NC36, NC35, NC34, NC33, ram_ram_0_1_NEWA[1:0]}),
	.B_DOUT({NC64, NC63, NC62, NC61, NC60, NC59, NC58, NC57, NC56, NC55, NC54, NC53, NC52, NC51, NC50, NC49, ram_ram_0_1_B_DOUT[1:0]}),
	.BUSY(NC65),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({raddr_r_Z[12:0], GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RxData[3:2]}),
	.B_ADDR({waddr_r_Z[12:0], GND}),
	.B_WEN({GND, do_write_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_1.RAMINDEX="ram[7:0]%8192-8192%8-8%SPEED%0%1%DUAL-PORT%ECC_EN-0";
// @39:46
  RAM1K18 ram_ram_0_2 (
	.A_DOUT({NC81, NC80, NC79, NC78, NC77, NC76, NC75, NC74, NC73, NC72, NC71, NC70, NC69, NC68, NC67, NC66, ram_ram_0_2_NEWA[1:0]}),
	.B_DOUT({NC97, NC96, NC95, NC94, NC93, NC92, NC91, NC90, NC89, NC88, NC87, NC86, NC85, NC84, NC83, NC82, ram_ram_0_2_B_DOUT[1:0]}),
	.BUSY(NC98),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({raddr_r_Z[12:0], GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RxData[5:4]}),
	.B_ADDR({waddr_r_Z[12:0], GND}),
	.B_WEN({GND, do_write_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_2.RAMINDEX="ram[7:0]%8192-8192%8-8%SPEED%0%2%DUAL-PORT%ECC_EN-0";
// @39:46
  RAM1K18 ram_ram_0_3 (
	.A_DOUT({NC114, NC113, NC112, NC111, NC110, NC109, NC108, NC107, NC106, NC105, NC104, NC103, NC102, NC101, NC100, NC99, ram_ram_0_3_NEWA[1:0]}),
	.B_DOUT({NC130, NC129, NC128, NC127, NC126, NC125, NC124, NC123, NC122, NC121, NC120, NC119, NC118, NC117, NC116, NC115, ram_ram_0_3_B_DOUT[1:0]}),
	.BUSY(NC131),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({raddr_r_Z[12:0], GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RxData[7:6]}),
	.B_ADDR({waddr_r_Z[12:0], GND}),
	.B_WEN({GND, do_write_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_3.RAMINDEX="ram[7:0]%8192-8192%8-8%SPEED%0%3%DUAL-PORT%ECC_EN-0";
  CFG3 ram_ram_0_0_RNIP2N9 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[1]),
	.C(ram_ram_0_0_OLDA_Z[1]),
	.Y(Uart0RxFifoData[1])
);
defparam ram_ram_0_0_RNIP2N9.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIO1N9 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[0]),
	.C(ram_ram_0_0_OLDA_Z[0]),
	.Y(Uart0RxFifoData[0])
);
defparam ram_ram_0_0_RNIO1N9.INIT=8'hD8;
  CFG3 ram_ram_0_1_RNISDMJ (
	.A(ram_ram_0_1_en_Z),
	.B(ram_ram_0_1_NEWA[1]),
	.C(ram_ram_0_1_OLDA_Z[1]),
	.Y(Uart0RxFifoData[3])
);
defparam ram_ram_0_1_RNISDMJ.INIT=8'hD8;
  CFG3 ram_ram_0_1_RNIRCMJ (
	.A(ram_ram_0_1_en_Z),
	.B(ram_ram_0_1_NEWA[0]),
	.C(ram_ram_0_1_OLDA_Z[0]),
	.Y(Uart0RxFifoData[2])
);
defparam ram_ram_0_1_RNIRCMJ.INIT=8'hD8;
  CFG3 ram_ram_0_2_RNIVOLD (
	.A(ram_ram_0_2_en_Z),
	.B(ram_ram_0_2_NEWA[1]),
	.C(ram_ram_0_2_OLDA_Z[1]),
	.Y(Uart0RxFifoData[5])
);
defparam ram_ram_0_2_RNIVOLD.INIT=8'hD8;
  CFG3 ram_ram_0_2_RNIUNLD (
	.A(ram_ram_0_2_en_Z),
	.B(ram_ram_0_2_NEWA[0]),
	.C(ram_ram_0_2_OLDA_Z[0]),
	.Y(Uart0RxFifoData[4])
);
defparam ram_ram_0_2_RNIUNLD.INIT=8'hD8;
  CFG3 ram_ram_0_3_RNI24LN (
	.A(ram_ram_0_3_en_Z),
	.B(ram_ram_0_3_NEWA[1]),
	.C(ram_ram_0_3_OLDA_Z[1]),
	.Y(Uart0RxFifoData[7])
);
defparam ram_ram_0_3_RNI24LN.INIT=8'hD8;
  CFG3 ram_ram_0_3_RNI13LN (
	.A(ram_ram_0_3_en_Z),
	.B(ram_ram_0_3_NEWA[0]),
	.C(ram_ram_0_3_OLDA_Z[0]),
	.Y(Uart0RxFifoData[6])
);
defparam ram_ram_0_3_RNI13LN.INIT=8'hD8;
// @39:61
  CFG3 do_count_0_x2 (
	.A(re_i),
	.B(Uart0RxFifoEmpty),
	.C(do_write_Z),
	.Y(N_8_i)
);
defparam do_count_0_x2.INIT=8'hD2;
// @39:89
  CFG2 \update.un16_counter_r_0_a2_0_1  (
	.A(counter_r_Z[1]),
	.B(counter_r_Z[12]),
	.Y(un16_counter_r_0_a2_0_1)
);
defparam \update.un16_counter_r_0_a2_0_1 .INIT=4'h8;
// @39:89
  CFG2 \update.un16_counter_r_0_a2_11_3  (
	.A(counter_r_Z[2]),
	.B(counter_r_Z[5]),
	.Y(un16_counter_r_0_a2_11_3)
);
defparam \update.un16_counter_r_0_a2_11_3 .INIT=4'h1;
// @39:60
  CFG2 do_write (
	.A(Uart0RxFifoFull),
	.B(we_i),
	.Y(do_write_Z)
);
defparam do_write.INIT=4'h4;
// @39:59
  CFG2 do_read (
	.A(Uart0RxFifoEmpty),
	.B(re_i),
	.Y(do_read_Z)
);
defparam do_read.INIT=4'h4;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_0_9  (
	.A(counter_r_Z[7]),
	.B(counter_r_Z[6]),
	.C(counter_r_Z[5]),
	.D(counter_r_Z[4]),
	.Y(un16_counter_r_0_a2_0_9)
);
defparam \update.un16_counter_r_0_a2_0_9 .INIT=16'h8000;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_0_8  (
	.A(counter_r_Z[11]),
	.B(counter_r_Z[10]),
	.C(counter_r_Z[9]),
	.D(counter_r_Z[8]),
	.Y(un16_counter_r_0_a2_0_8)
);
defparam \update.un16_counter_r_0_a2_0_8 .INIT=16'h8000;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_11_4  (
	.A(counter_r_Z[11]),
	.B(counter_r_Z[9]),
	.C(counter_r_Z[8]),
	.D(counter_r_Z[6]),
	.Y(un16_counter_r_0_a2_11_4)
);
defparam \update.un16_counter_r_0_a2_11_4 .INIT=16'h0001;
// @39:82
  CFG4 \update.un7_counter_r_0_a2_10  (
	.A(counter_r_Z[12]),
	.B(counter_r_Z[10]),
	.C(counter_r_Z[3]),
	.D(counter_r_Z[1]),
	.Y(N_4062_10)
);
defparam \update.un7_counter_r_0_a2_10 .INIT=16'h0001;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_0_11  (
	.A(counter_r_Z[3]),
	.B(counter_r_Z[13]),
	.C(un16_counter_r_0_a2_0_8),
	.D(un16_counter_r_0_a2_0_1),
	.Y(un16_counter_r_0_a2_0_11)
);
defparam \update.un16_counter_r_0_a2_0_11 .INIT=16'h2000;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_11  (
	.A(counter_r_Z[4]),
	.B(counter_r_Z[7]),
	.C(un16_counter_r_0_a2_11_4),
	.D(un16_counter_r_0_a2_11_3),
	.Y(N_4062_11)
);
defparam \update.un16_counter_r_0_a2_11 .INIT=16'h1000;
// @39:82
  CFG3 \update.un7_counter_r_0_o2  (
	.A(do_read_Z),
	.B(counter_r_Z[0]),
	.C(do_write_Z),
	.Y(N_4060)
);
defparam \update.un7_counter_r_0_o2 .INIT=8'h3B;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_0_13  (
	.A(counter_r_Z[2]),
	.B(counter_r_Z[0]),
	.C(un16_counter_r_0_a2_0_11),
	.D(do_read_Z),
	.Y(un16_counter_r_0_a2_0_13)
);
defparam \update.un16_counter_r_0_a2_0_13 .INIT=16'h0080;
// @39:89
  CFG4 \update.un16_counter_r_0_a2  (
	.A(counter_r_Z[0]),
	.B(counter_r_Z[13]),
	.C(N_4062_11),
	.D(N_4062_10),
	.Y(N_4062)
);
defparam \update.un16_counter_r_0_a2 .INIT=16'h4000;
// @39:82
  CFG4 \update.un7_counter_r_0_a2  (
	.A(counter_r_Z[13]),
	.B(N_4062_10),
	.C(N_4062_11),
	.D(N_4060),
	.Y(un7_counter_r)
);
defparam \update.un7_counter_r_0_a2 .INIT=16'h4000;
// @39:89
  CFG4 \update.un16_counter_r_0  (
	.A(N_4062),
	.B(un16_counter_r_0_a2_0_13),
	.C(un16_counter_r_0_a2_0_9),
	.D(do_write_Z),
	.Y(un16_counter_r)
);
defparam \update.un16_counter_r_0 .INIT=16'hEAAA;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fifo_8_13_0 */

module gated_fifo_8_13_0 (
  Uart0RxFifoData,
  Uart0RxFifoCount,
  RxData,
  Uart0RxFifoFull,
  Uart0RxFifoEmpty,
  Uart0FifoReset_i_data_i,
  ReadUart0,
  Dbg1,
  FCCC_C0_0_GL0,
  Uart0FifoReset_i_arst_i
)
;
output [7:0] Uart0RxFifoData ;
output [12:0] Uart0RxFifoCount ;
input [7:0] RxData ;
output Uart0RxFifoFull ;
output Uart0RxFifoEmpty ;
input Uart0FifoReset_i_data_i ;
input ReadUart0 ;
input Dbg1 ;
input FCCC_C0_0_GL0 ;
input Uart0FifoReset_i_arst_i ;
wire Uart0RxFifoFull ;
wire Uart0RxFifoEmpty ;
wire Uart0FifoReset_i_data_i ;
wire ReadUart0 ;
wire Dbg1 ;
wire FCCC_C0_0_GL0 ;
wire Uart0FifoReset_i_arst_i ;
wire we_i_Z ;
wire VCC ;
wire Last_wone_i_0_sqmuxa_Z ;
wire GND ;
wire re_i_Z ;
wire Last_rone_i_0_sqmuxa_Z ;
wire Last_wone_i_Z ;
wire Last_rone_i_Z ;
wire N_1 ;
// @45:86
  SLE we_i (
	.Q(we_i_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_wone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE re_i (
	.Q(re_i_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_rone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE Last_wone_i (
	.Q(Last_wone_i_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Dbg1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE Last_rone_i (
	.Q(Last_rone_i_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadUart0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:145
  CFG2 Last_rone_i_0_sqmuxa (
	.A(ReadUart0),
	.B(Last_rone_i_Z),
	.Y(Last_rone_i_0_sqmuxa_Z)
);
defparam Last_rone_i_0_sqmuxa.INIT=4'h2;
// @45:178
  CFG2 Last_wone_i_0_sqmuxa (
	.A(Dbg1),
	.B(Last_wone_i_Z),
	.Y(Last_wone_i_0_sqmuxa_Z)
);
defparam Last_wone_i_0_sqmuxa.INIT=4'h2;
// @45:63
  fifo_8_13_0 fifo_i (
	.RxData(RxData[7:0]),
	.Uart0RxFifoCount(Uart0RxFifoCount[12:0]),
	.Uart0RxFifoData(Uart0RxFifoData[7:0]),
	.we_i(we_i_Z),
	.re_i(re_i_Z),
	.Uart0FifoReset_i_data_i(Uart0FifoReset_i_data_i),
	.Uart0RxFifoEmpty(Uart0RxFifoEmpty),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart0RxFifoFull(Uart0RxFifoFull)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* gated_fifo_8_13_0 */

module UartRxFifoExtClk_13_3 (
  Uart0RxFifoCount,
  Uart0RxFifoData,
  ReadUart0,
  Uart0FifoReset_i_data_i,
  Uart0RxFifoEmpty,
  Uart0RxFifoFull,
  FCCC_C0_0_GL0,
  Rxd0_i,
  UartClk0,
  Uart0FifoReset_i_arst_i
)
;
output [12:0] Uart0RxFifoCount ;
output [7:0] Uart0RxFifoData ;
input ReadUart0 ;
input Uart0FifoReset_i_data_i ;
output Uart0RxFifoEmpty ;
output Uart0RxFifoFull ;
input FCCC_C0_0_GL0 ;
input Rxd0_i ;
input UartClk0 ;
input Uart0FifoReset_i_arst_i ;
wire ReadUart0 ;
wire Uart0FifoReset_i_data_i ;
wire Uart0RxFifoEmpty ;
wire Uart0RxFifoFull ;
wire FCCC_C0_0_GL0 ;
wire Rxd0_i ;
wire UartClk0 ;
wire Uart0FifoReset_i_arst_i ;
wire [7:0] RxData;
wire RxComplete ;
wire Dbg1 ;
wire GND ;
wire VCC ;
// @46:133
  UartRxExtClk_0 Uart (
	.RxData(RxData[7:0]),
	.RxComplete(RxComplete),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i),
	.UartClk0(UartClk0),
	.Rxd0_i(Rxd0_i)
);
// @46:147
  IBufP2Ports_3 ClkSyncWrite (
	.Dbg1(Dbg1),
	.RxComplete(RxComplete),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @46:156
  gated_fifo_8_13_0 UartFifo (
	.Uart0RxFifoData(Uart0RxFifoData[7:0]),
	.Uart0RxFifoCount(Uart0RxFifoCount[12:0]),
	.RxData(RxData[7:0]),
	.Uart0RxFifoFull(Uart0RxFifoFull),
	.Uart0RxFifoEmpty(Uart0RxFifoEmpty),
	.Uart0FifoReset_i_data_i(Uart0FifoReset_i_data_i),
	.ReadUart0(ReadUart0),
	.Dbg1(Dbg1),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxFifoExtClk_13_3 */

module fifo_8_13_1_0 (
  Uart0TxFifoData,
  OutgoingTxByte,
  we_i,
  re_i,
  r_ack_i,
  Uart0FifoReset_i_arst_i,
  FCCC_C0_0_GL0,
  Uart0TxFifoFull,
  Uart0TxFifoEmpty
)
;
input [7:0] Uart0TxFifoData ;
output [7:0] OutgoingTxByte ;
input we_i ;
input re_i ;
output r_ack_i ;
input Uart0FifoReset_i_arst_i ;
input FCCC_C0_0_GL0 ;
output Uart0TxFifoFull ;
output Uart0TxFifoEmpty ;
wire we_i ;
wire re_i ;
wire r_ack_i ;
wire Uart0FifoReset_i_arst_i ;
wire FCCC_C0_0_GL0 ;
wire Uart0TxFifoFull ;
wire Uart0TxFifoEmpty ;
wire [1:0] ram_ram_0_3_OLDA_Z;
wire [1:0] ram_ram_0_2_OLDA_Z;
wire [1:0] ram_ram_0_1_OLDA_Z;
wire [1:0] ram_ram_0_0_OLDA_Z;
wire [12:0] raddr_r_Z;
wire [12:12] raddr_r_s_Z;
wire [11:0] raddr_r_s;
wire [12:0] waddr_r_Z;
wire [12:12] waddr_r_s_Z;
wire [11:0] waddr_r_s;
wire [13:0] counter_r_Z;
wire [13:0] counter_r_s;
wire [12:0] counter_r_cry;
wire [0:0] counter_r_RNI1SMB_Y;
wire [1:1] counter_r_RNIIIOI_Y;
wire [2:2] counter_r_RNI4AQP_Y;
wire [3:3] counter_r_RNIN2S01_Y;
wire [4:4] counter_r_RNIBST71_Y;
wire [5:5] counter_r_RNI0NVE1_Y;
wire [6:6] counter_r_RNIMI1M1_Y;
wire [7:7] counter_r_RNIDF3T1_Y;
wire [8:8] counter_r_RNI5D542_Y;
wire [9:9] counter_r_RNIUB7B2_Y;
wire [10:10] counter_r_RNIVMNU2_Y;
wire [11:11] counter_r_RNI138I3_Y;
wire [13:13] counter_r_RNO_FCO_0;
wire [13:13] counter_r_RNO_Y_0;
wire [12:12] counter_r_RNI4GO54_Y;
wire [11:0] raddr_r_cry_Z;
wire [0:0] raddr_r_cry_Y_1;
wire [11:1] raddr_r_cry_Y_4;
wire [12:12] raddr_r_s_FCO_4;
wire [12:12] raddr_r_s_Y_4;
wire [11:0] waddr_r_cry_Z;
wire [11:0] waddr_r_cry_Y_4;
wire [12:12] waddr_r_s_FCO_4;
wire [12:12] waddr_r_s_Y_4;
wire [1:0] ram_ram_0_0_NEWA;
wire [1:0] ram_ram_0_0_B_DOUT_0;
wire [1:0] ram_ram_0_1_NEWA;
wire [1:0] ram_ram_0_1_B_DOUT_0;
wire [1:0] ram_ram_0_2_NEWA;
wire [1:0] ram_ram_0_2_B_DOUT_0;
wire [1:0] ram_ram_0_3_NEWA;
wire [1:0] ram_ram_0_3_B_DOUT_0;
wire Uart0TxFifoEmpty_i ;
wire Uart0TxFifoFull_i ;
wire ram_ram_0_3_en_Z ;
wire VCC ;
wire do_read_Z ;
wire GND ;
wire ram_ram_0_2_en_Z ;
wire ram_ram_0_1_en_Z ;
wire ram_ram_0_0_en_Z ;
wire do_count_Z ;
wire un7_counter_r ;
wire un16_counter_r ;
wire counter_r_cry_cy ;
wire empty_r_RNIH6L4_S ;
wire empty_r_RNIH6L4_Y ;
wire raddr_r_s_350_FCO ;
wire raddr_r_s_350_S ;
wire raddr_r_s_350_Y ;
wire waddr_r_s_351_FCO ;
wire waddr_r_s_351_S ;
wire waddr_r_s_351_Y ;
wire do_write_Z ;
wire un9_counter_r_9 ;
wire un14_counter_r_3 ;
wire un5_counter_r_7 ;
wire un5_counter_r_6 ;
wire un5_counter_r_4 ;
wire un19_counter_r_1 ;
wire un14_counter_r_9 ;
wire un14_counter_r_7 ;
wire un9_counter_r_0 ;
wire un5_counter_r_5_0 ;
wire un5_counter_r_4_0 ;
wire un14_counter_r_11 ;
wire un9_counter_r_2_0 ;
wire un14_counter_r_13 ;
wire un19_counter_r ;
wire un5_counter_r ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
wire NC19 ;
wire NC20 ;
wire NC21 ;
wire NC22 ;
wire NC23 ;
wire NC24 ;
wire NC25 ;
wire NC26 ;
wire NC27 ;
wire NC28 ;
wire NC29 ;
wire NC30 ;
wire NC31 ;
wire NC32 ;
wire NC33 ;
wire NC34 ;
wire NC35 ;
wire NC36 ;
wire NC37 ;
wire NC38 ;
wire NC39 ;
wire NC40 ;
wire NC41 ;
wire NC42 ;
wire NC43 ;
wire NC44 ;
wire NC45 ;
wire NC46 ;
wire NC47 ;
wire NC48 ;
wire NC49 ;
wire NC50 ;
wire NC51 ;
wire NC52 ;
wire NC53 ;
wire NC54 ;
wire NC55 ;
wire NC56 ;
wire NC57 ;
wire NC58 ;
wire NC59 ;
wire NC60 ;
wire NC61 ;
wire NC62 ;
wire NC63 ;
wire NC64 ;
wire NC65 ;
wire NC66 ;
wire NC67 ;
wire NC68 ;
wire NC69 ;
wire NC70 ;
wire NC71 ;
wire NC72 ;
wire NC73 ;
wire NC74 ;
wire NC75 ;
wire NC76 ;
wire NC77 ;
wire NC78 ;
wire NC79 ;
wire NC80 ;
wire NC81 ;
wire NC82 ;
wire NC83 ;
wire NC84 ;
wire NC85 ;
wire NC86 ;
wire NC87 ;
wire NC88 ;
wire NC89 ;
wire NC90 ;
wire NC91 ;
wire NC92 ;
wire NC93 ;
wire NC94 ;
wire NC95 ;
wire NC96 ;
wire NC97 ;
wire NC98 ;
wire NC99 ;
wire NC100 ;
wire NC101 ;
wire NC102 ;
wire NC103 ;
wire NC104 ;
wire NC105 ;
wire NC106 ;
wire NC107 ;
wire NC108 ;
wire NC109 ;
wire NC110 ;
wire NC111 ;
wire NC112 ;
wire NC113 ;
wire NC114 ;
wire NC115 ;
wire NC116 ;
wire NC117 ;
wire NC118 ;
wire NC119 ;
wire NC120 ;
wire NC121 ;
wire NC122 ;
wire NC123 ;
wire NC124 ;
wire NC125 ;
wire NC126 ;
wire NC127 ;
wire NC128 ;
wire NC129 ;
wire NC130 ;
wire NC131 ;
  CFG1 empty_r_RNI6FI1 (
	.A(Uart0TxFifoEmpty),
	.Y(Uart0TxFifoEmpty_i)
);
defparam empty_r_RNI6FI1.INIT=2'h1;
  CFG1 full_r_RNIA60E (
	.A(Uart0TxFifoFull),
	.Y(Uart0TxFifoFull_i)
);
defparam full_r_RNIA60E.INIT=2'h1;
  SLE ram_ram_0_3_en (
	.Q(ram_ram_0_3_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_3_OLDA[0]  (
	.Q(ram_ram_0_3_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_3_OLDA[1]  (
	.Q(ram_ram_0_3_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE ram_ram_0_2_en (
	.Q(ram_ram_0_2_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_2_OLDA[0]  (
	.Q(ram_ram_0_2_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_2_OLDA[1]  (
	.Q(ram_ram_0_2_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE ram_ram_0_1_en (
	.Q(ram_ram_0_1_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_1_OLDA[0]  (
	.Q(ram_ram_0_1_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_1_OLDA[1]  (
	.Q(ram_ram_0_1_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE ram_ram_0_0_en (
	.Q(ram_ram_0_0_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[0]  (
	.Q(ram_ram_0_0_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[1]  (
	.Q(ram_ram_0_0_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[12]  (
	.Q(raddr_r_Z[12]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s_Z[12]),
	.EN(Uart0TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[11]  (
	.Q(raddr_r_Z[11]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[11]),
	.EN(Uart0TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[10]  (
	.Q(raddr_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[10]),
	.EN(Uart0TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[9]  (
	.Q(raddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[9]),
	.EN(Uart0TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[8]  (
	.Q(raddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[8]),
	.EN(Uart0TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[7]  (
	.Q(raddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[7]),
	.EN(Uart0TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[6]  (
	.Q(raddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[6]),
	.EN(Uart0TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[5]  (
	.Q(raddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[5]),
	.EN(Uart0TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[4]  (
	.Q(raddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[4]),
	.EN(Uart0TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[3]  (
	.Q(raddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[3]),
	.EN(Uart0TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[2]  (
	.Q(raddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[2]),
	.EN(Uart0TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[1]  (
	.Q(raddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[1]),
	.EN(Uart0TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[0]  (
	.Q(raddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[0]),
	.EN(Uart0TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[12]  (
	.Q(waddr_r_Z[12]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s_Z[12]),
	.EN(Uart0TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[11]  (
	.Q(waddr_r_Z[11]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[11]),
	.EN(Uart0TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[10]  (
	.Q(waddr_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[10]),
	.EN(Uart0TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[9]  (
	.Q(waddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[9]),
	.EN(Uart0TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[8]  (
	.Q(waddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[8]),
	.EN(Uart0TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[7]  (
	.Q(waddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[7]),
	.EN(Uart0TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[6]  (
	.Q(waddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[6]),
	.EN(Uart0TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[5]  (
	.Q(waddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[5]),
	.EN(Uart0TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[4]  (
	.Q(waddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[4]),
	.EN(Uart0TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[3]  (
	.Q(waddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[3]),
	.EN(Uart0TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[2]  (
	.Q(waddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[2]),
	.EN(Uart0TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[1]  (
	.Q(waddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[1]),
	.EN(Uart0TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[0]  (
	.Q(waddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[0]),
	.EN(Uart0TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[13]  (
	.Q(counter_r_Z[13]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[13]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[12]  (
	.Q(counter_r_Z[12]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[12]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[11]  (
	.Q(counter_r_Z[11]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[11]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[10]  (
	.Q(counter_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[10]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[9]  (
	.Q(counter_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[9]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[8]  (
	.Q(counter_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[8]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[7]  (
	.Q(counter_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[7]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[6]  (
	.Q(counter_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[6]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[5]  (
	.Q(counter_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[5]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[4]  (
	.Q(counter_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[4]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[3]  (
	.Q(counter_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[3]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[2]  (
	.Q(counter_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[2]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[1]  (
	.Q(counter_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[1]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[0]  (
	.Q(counter_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[0]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE empty_r (
	.Q(Uart0TxFifoEmpty),
	.ADn(GND),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un7_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE full_r (
	.Q(Uart0TxFifoFull),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un16_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:123
  SLE r_ack (
	.Q(r_ack_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:59
  ARI1 empty_r_RNIH6L4 (
	.FCO(counter_r_cry_cy),
	.S(empty_r_RNIH6L4_S),
	.Y(empty_r_RNIH6L4_Y),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam empty_r_RNIH6L4.INIT=20'h4DD00;
// @39:59
  ARI1 \counter_r_RNI1SMB[0]  (
	.FCO(counter_r_cry[0]),
	.S(counter_r_s[0]),
	.Y(counter_r_RNI1SMB_Y[0]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[0]),
	.FCI(counter_r_cry_cy)
);
defparam \counter_r_RNI1SMB[0] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIIIOI[1]  (
	.FCO(counter_r_cry[1]),
	.S(counter_r_s[1]),
	.Y(counter_r_RNIIIOI_Y[1]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[1]),
	.FCI(counter_r_cry[0])
);
defparam \counter_r_RNIIIOI[1] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNI4AQP[2]  (
	.FCO(counter_r_cry[2]),
	.S(counter_r_s[2]),
	.Y(counter_r_RNI4AQP_Y[2]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[2]),
	.FCI(counter_r_cry[1])
);
defparam \counter_r_RNI4AQP[2] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIN2S01[3]  (
	.FCO(counter_r_cry[3]),
	.S(counter_r_s[3]),
	.Y(counter_r_RNIN2S01_Y[3]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[3]),
	.FCI(counter_r_cry[2])
);
defparam \counter_r_RNIN2S01[3] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIBST71[4]  (
	.FCO(counter_r_cry[4]),
	.S(counter_r_s[4]),
	.Y(counter_r_RNIBST71_Y[4]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[4]),
	.FCI(counter_r_cry[3])
);
defparam \counter_r_RNIBST71[4] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNI0NVE1[5]  (
	.FCO(counter_r_cry[5]),
	.S(counter_r_s[5]),
	.Y(counter_r_RNI0NVE1_Y[5]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[5]),
	.FCI(counter_r_cry[4])
);
defparam \counter_r_RNI0NVE1[5] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIMI1M1[6]  (
	.FCO(counter_r_cry[6]),
	.S(counter_r_s[6]),
	.Y(counter_r_RNIMI1M1_Y[6]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[6]),
	.FCI(counter_r_cry[5])
);
defparam \counter_r_RNIMI1M1[6] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIDF3T1[7]  (
	.FCO(counter_r_cry[7]),
	.S(counter_r_s[7]),
	.Y(counter_r_RNIDF3T1_Y[7]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[7]),
	.FCI(counter_r_cry[6])
);
defparam \counter_r_RNIDF3T1[7] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNI5D542[8]  (
	.FCO(counter_r_cry[8]),
	.S(counter_r_s[8]),
	.Y(counter_r_RNI5D542_Y[8]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[8]),
	.FCI(counter_r_cry[7])
);
defparam \counter_r_RNI5D542[8] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIUB7B2[9]  (
	.FCO(counter_r_cry[9]),
	.S(counter_r_s[9]),
	.Y(counter_r_RNIUB7B2_Y[9]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[9]),
	.FCI(counter_r_cry[8])
);
defparam \counter_r_RNIUB7B2[9] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIVMNU2[10]  (
	.FCO(counter_r_cry[10]),
	.S(counter_r_s[10]),
	.Y(counter_r_RNIVMNU2_Y[10]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[10]),
	.FCI(counter_r_cry[9])
);
defparam \counter_r_RNIVMNU2[10] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNI138I3[11]  (
	.FCO(counter_r_cry[11]),
	.S(counter_r_s[11]),
	.Y(counter_r_RNI138I3_Y[11]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[11]),
	.FCI(counter_r_cry[10])
);
defparam \counter_r_RNI138I3[11] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNO[13]  (
	.FCO(counter_r_RNO_FCO_0[13]),
	.S(counter_r_s[13]),
	.Y(counter_r_RNO_Y_0[13]),
	.B(counter_r_Z[13]),
	.C(do_read_Z),
	.D(GND),
	.A(VCC),
	.FCI(counter_r_cry[12])
);
defparam \counter_r_RNO[13] .INIT=20'h46600;
// @39:59
  ARI1 \counter_r_RNI4GO54[12]  (
	.FCO(counter_r_cry[12]),
	.S(counter_r_s[12]),
	.Y(counter_r_RNI4GO54_Y[12]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[12]),
	.FCI(counter_r_cry[11])
);
defparam \counter_r_RNI4GO54[12] .INIT=20'h5DD22;
// @39:68
  ARI1 raddr_r_s_350 (
	.FCO(raddr_r_s_350_FCO),
	.S(raddr_r_s_350_S),
	.Y(raddr_r_s_350_Y),
	.B(re_i),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam raddr_r_s_350.INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[0]  (
	.FCO(raddr_r_cry_Z[0]),
	.S(raddr_r_s[0]),
	.Y(raddr_r_cry_Y_1[0]),
	.B(raddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_s_350_FCO)
);
defparam \raddr_r_cry[0] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[1]  (
	.FCO(raddr_r_cry_Z[1]),
	.S(raddr_r_s[1]),
	.Y(raddr_r_cry_Y_4[1]),
	.B(raddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[0])
);
defparam \raddr_r_cry[1] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[2]  (
	.FCO(raddr_r_cry_Z[2]),
	.S(raddr_r_s[2]),
	.Y(raddr_r_cry_Y_4[2]),
	.B(raddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[1])
);
defparam \raddr_r_cry[2] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[3]  (
	.FCO(raddr_r_cry_Z[3]),
	.S(raddr_r_s[3]),
	.Y(raddr_r_cry_Y_4[3]),
	.B(raddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[2])
);
defparam \raddr_r_cry[3] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[4]  (
	.FCO(raddr_r_cry_Z[4]),
	.S(raddr_r_s[4]),
	.Y(raddr_r_cry_Y_4[4]),
	.B(raddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[3])
);
defparam \raddr_r_cry[4] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[5]  (
	.FCO(raddr_r_cry_Z[5]),
	.S(raddr_r_s[5]),
	.Y(raddr_r_cry_Y_4[5]),
	.B(raddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[4])
);
defparam \raddr_r_cry[5] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[6]  (
	.FCO(raddr_r_cry_Z[6]),
	.S(raddr_r_s[6]),
	.Y(raddr_r_cry_Y_4[6]),
	.B(raddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[5])
);
defparam \raddr_r_cry[6] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[7]  (
	.FCO(raddr_r_cry_Z[7]),
	.S(raddr_r_s[7]),
	.Y(raddr_r_cry_Y_4[7]),
	.B(raddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[6])
);
defparam \raddr_r_cry[7] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[8]  (
	.FCO(raddr_r_cry_Z[8]),
	.S(raddr_r_s[8]),
	.Y(raddr_r_cry_Y_4[8]),
	.B(raddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[7])
);
defparam \raddr_r_cry[8] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[9]  (
	.FCO(raddr_r_cry_Z[9]),
	.S(raddr_r_s[9]),
	.Y(raddr_r_cry_Y_4[9]),
	.B(raddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[8])
);
defparam \raddr_r_cry[9] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[10]  (
	.FCO(raddr_r_cry_Z[10]),
	.S(raddr_r_s[10]),
	.Y(raddr_r_cry_Y_4[10]),
	.B(raddr_r_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[9])
);
defparam \raddr_r_cry[10] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_s[12]  (
	.FCO(raddr_r_s_FCO_4[12]),
	.S(raddr_r_s_Z[12]),
	.Y(raddr_r_s_Y_4[12]),
	.B(raddr_r_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[11])
);
defparam \raddr_r_s[12] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[11]  (
	.FCO(raddr_r_cry_Z[11]),
	.S(raddr_r_s[11]),
	.Y(raddr_r_cry_Y_4[11]),
	.B(raddr_r_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[10])
);
defparam \raddr_r_cry[11] .INIT=20'h4AA00;
// @39:68
  ARI1 waddr_r_s_351 (
	.FCO(waddr_r_s_351_FCO),
	.S(waddr_r_s_351_S),
	.Y(waddr_r_s_351_Y),
	.B(we_i),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam waddr_r_s_351.INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[0]  (
	.FCO(waddr_r_cry_Z[0]),
	.S(waddr_r_s[0]),
	.Y(waddr_r_cry_Y_4[0]),
	.B(waddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_s_351_FCO)
);
defparam \waddr_r_cry[0] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[1]  (
	.FCO(waddr_r_cry_Z[1]),
	.S(waddr_r_s[1]),
	.Y(waddr_r_cry_Y_4[1]),
	.B(waddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[0])
);
defparam \waddr_r_cry[1] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[2]  (
	.FCO(waddr_r_cry_Z[2]),
	.S(waddr_r_s[2]),
	.Y(waddr_r_cry_Y_4[2]),
	.B(waddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[1])
);
defparam \waddr_r_cry[2] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[3]  (
	.FCO(waddr_r_cry_Z[3]),
	.S(waddr_r_s[3]),
	.Y(waddr_r_cry_Y_4[3]),
	.B(waddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[2])
);
defparam \waddr_r_cry[3] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[4]  (
	.FCO(waddr_r_cry_Z[4]),
	.S(waddr_r_s[4]),
	.Y(waddr_r_cry_Y_4[4]),
	.B(waddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[3])
);
defparam \waddr_r_cry[4] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[5]  (
	.FCO(waddr_r_cry_Z[5]),
	.S(waddr_r_s[5]),
	.Y(waddr_r_cry_Y_4[5]),
	.B(waddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[4])
);
defparam \waddr_r_cry[5] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[6]  (
	.FCO(waddr_r_cry_Z[6]),
	.S(waddr_r_s[6]),
	.Y(waddr_r_cry_Y_4[6]),
	.B(waddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[5])
);
defparam \waddr_r_cry[6] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[7]  (
	.FCO(waddr_r_cry_Z[7]),
	.S(waddr_r_s[7]),
	.Y(waddr_r_cry_Y_4[7]),
	.B(waddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[6])
);
defparam \waddr_r_cry[7] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[8]  (
	.FCO(waddr_r_cry_Z[8]),
	.S(waddr_r_s[8]),
	.Y(waddr_r_cry_Y_4[8]),
	.B(waddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[7])
);
defparam \waddr_r_cry[8] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[9]  (
	.FCO(waddr_r_cry_Z[9]),
	.S(waddr_r_s[9]),
	.Y(waddr_r_cry_Y_4[9]),
	.B(waddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[8])
);
defparam \waddr_r_cry[9] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[10]  (
	.FCO(waddr_r_cry_Z[10]),
	.S(waddr_r_s[10]),
	.Y(waddr_r_cry_Y_4[10]),
	.B(waddr_r_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[9])
);
defparam \waddr_r_cry[10] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_s[12]  (
	.FCO(waddr_r_s_FCO_4[12]),
	.S(waddr_r_s_Z[12]),
	.Y(waddr_r_s_Y_4[12]),
	.B(waddr_r_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[11])
);
defparam \waddr_r_s[12] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[11]  (
	.FCO(waddr_r_cry_Z[11]),
	.S(waddr_r_s[11]),
	.Y(waddr_r_cry_Y_4[11]),
	.B(waddr_r_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[10])
);
defparam \waddr_r_cry[11] .INIT=20'h4AA00;
// @39:46
  RAM1K18 ram_ram_0_0 (
	.A_DOUT({NC15, NC14, NC13, NC12, NC11, NC10, NC9, NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0, ram_ram_0_0_NEWA[1:0]}),
	.B_DOUT({NC31, NC30, NC29, NC28, NC27, NC26, NC25, NC24, NC23, NC22, NC21, NC20, NC19, NC18, NC17, NC16, ram_ram_0_0_B_DOUT_0[1:0]}),
	.BUSY(NC32),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({raddr_r_Z[12:0], GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Uart0TxFifoData[1:0]}),
	.B_ADDR({waddr_r_Z[12:0], GND}),
	.B_WEN({GND, do_write_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_0.RAMINDEX="ram[7:0]%8192-8192%8-8%SPEED%0%0%DUAL-PORT%ECC_EN-0";
// @39:46
  RAM1K18 ram_ram_0_1 (
	.A_DOUT({NC48, NC47, NC46, NC45, NC44, NC43, NC42, NC41, NC40, NC39, NC38, NC37, NC36, NC35, NC34, NC33, ram_ram_0_1_NEWA[1:0]}),
	.B_DOUT({NC64, NC63, NC62, NC61, NC60, NC59, NC58, NC57, NC56, NC55, NC54, NC53, NC52, NC51, NC50, NC49, ram_ram_0_1_B_DOUT_0[1:0]}),
	.BUSY(NC65),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({raddr_r_Z[12:0], GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Uart0TxFifoData[3:2]}),
	.B_ADDR({waddr_r_Z[12:0], GND}),
	.B_WEN({GND, do_write_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_1.RAMINDEX="ram[7:0]%8192-8192%8-8%SPEED%0%1%DUAL-PORT%ECC_EN-0";
// @39:46
  RAM1K18 ram_ram_0_2 (
	.A_DOUT({NC81, NC80, NC79, NC78, NC77, NC76, NC75, NC74, NC73, NC72, NC71, NC70, NC69, NC68, NC67, NC66, ram_ram_0_2_NEWA[1:0]}),
	.B_DOUT({NC97, NC96, NC95, NC94, NC93, NC92, NC91, NC90, NC89, NC88, NC87, NC86, NC85, NC84, NC83, NC82, ram_ram_0_2_B_DOUT_0[1:0]}),
	.BUSY(NC98),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({raddr_r_Z[12:0], GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Uart0TxFifoData[5:4]}),
	.B_ADDR({waddr_r_Z[12:0], GND}),
	.B_WEN({GND, do_write_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_2.RAMINDEX="ram[7:0]%8192-8192%8-8%SPEED%0%2%DUAL-PORT%ECC_EN-0";
// @39:46
  RAM1K18 ram_ram_0_3 (
	.A_DOUT({NC114, NC113, NC112, NC111, NC110, NC109, NC108, NC107, NC106, NC105, NC104, NC103, NC102, NC101, NC100, NC99, ram_ram_0_3_NEWA[1:0]}),
	.B_DOUT({NC130, NC129, NC128, NC127, NC126, NC125, NC124, NC123, NC122, NC121, NC120, NC119, NC118, NC117, NC116, NC115, ram_ram_0_3_B_DOUT_0[1:0]}),
	.BUSY(NC131),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({raddr_r_Z[12:0], GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Uart0TxFifoData[7:6]}),
	.B_ADDR({waddr_r_Z[12:0], GND}),
	.B_WEN({GND, do_write_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_3.RAMINDEX="ram[7:0]%8192-8192%8-8%SPEED%0%3%DUAL-PORT%ECC_EN-0";
  CFG3 \ram_ram_0_0_OLDA_RNI3G2L[1]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[1]),
	.C(ram_ram_0_0_OLDA_Z[1]),
	.Y(OutgoingTxByte[1])
);
defparam \ram_ram_0_0_OLDA_RNI3G2L[1] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI2F2L[0]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[0]),
	.C(ram_ram_0_0_OLDA_Z[0]),
	.Y(OutgoingTxByte[0])
);
defparam \ram_ram_0_0_OLDA_RNI2F2L[0] .INIT=8'hD8;
  CFG3 ram_ram_0_1_RNI6R1V (
	.A(ram_ram_0_1_en_Z),
	.B(ram_ram_0_1_NEWA[1]),
	.C(ram_ram_0_1_OLDA_Z[1]),
	.Y(OutgoingTxByte[3])
);
defparam ram_ram_0_1_RNI6R1V.INIT=8'hD8;
  CFG3 ram_ram_0_1_RNI5Q1V (
	.A(ram_ram_0_1_en_Z),
	.B(ram_ram_0_1_NEWA[0]),
	.C(ram_ram_0_1_OLDA_Z[0]),
	.Y(OutgoingTxByte[2])
);
defparam ram_ram_0_1_RNI5Q1V.INIT=8'hD8;
  CFG3 \ram_ram_0_2_OLDA_RNI961P[1]  (
	.A(ram_ram_0_2_en_Z),
	.B(ram_ram_0_2_NEWA[1]),
	.C(ram_ram_0_2_OLDA_Z[1]),
	.Y(OutgoingTxByte[5])
);
defparam \ram_ram_0_2_OLDA_RNI961P[1] .INIT=8'hD8;
  CFG3 \ram_ram_0_2_OLDA_RNI851P[0]  (
	.A(ram_ram_0_2_en_Z),
	.B(ram_ram_0_2_NEWA[0]),
	.C(ram_ram_0_2_OLDA_Z[0]),
	.Y(OutgoingTxByte[4])
);
defparam \ram_ram_0_2_OLDA_RNI851P[0] .INIT=8'hD8;
  CFG3 \ram_ram_0_3_OLDA_RNICH0J[1]  (
	.A(ram_ram_0_3_en_Z),
	.B(ram_ram_0_3_NEWA[1]),
	.C(ram_ram_0_3_OLDA_Z[1]),
	.Y(OutgoingTxByte[7])
);
defparam \ram_ram_0_3_OLDA_RNICH0J[1] .INIT=8'hD8;
  CFG3 \ram_ram_0_3_OLDA_RNIBG0J[0]  (
	.A(ram_ram_0_3_en_Z),
	.B(ram_ram_0_3_NEWA[0]),
	.C(ram_ram_0_3_OLDA_Z[0]),
	.Y(OutgoingTxByte[6])
);
defparam \ram_ram_0_3_OLDA_RNIBG0J[0] .INIT=8'hD8;
// @39:61
  CFG3 do_count (
	.A(we_i),
	.B(Uart0TxFifoFull),
	.C(do_read_Z),
	.Y(do_count_Z)
);
defparam do_count.INIT=8'hD2;
// @39:89
  CFG4 \update.un19_counter_r_9  (
	.A(counter_r_Z[8]),
	.B(counter_r_Z[9]),
	.C(counter_r_Z[6]),
	.D(counter_r_Z[7]),
	.Y(un9_counter_r_9)
);
defparam \update.un19_counter_r_9 .INIT=16'h0001;
// @39:89
  CFG2 \update.un14_counter_r_3  (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[2]),
	.Y(un14_counter_r_3)
);
defparam \update.un14_counter_r_3 .INIT=4'h8;
// @39:60
  CFG2 do_write (
	.A(Uart0TxFifoFull),
	.B(we_i),
	.Y(do_write_Z)
);
defparam do_write.INIT=4'h4;
// @39:82
  CFG2 \update.un5_counter_r_7  (
	.A(counter_r_Z[2]),
	.B(counter_r_Z[3]),
	.Y(un5_counter_r_7)
);
defparam \update.un5_counter_r_7 .INIT=4'h1;
// @39:82
  CFG2 \update.un5_counter_r_6  (
	.A(counter_r_Z[4]),
	.B(counter_r_Z[5]),
	.Y(un5_counter_r_6)
);
defparam \update.un5_counter_r_6 .INIT=4'h1;
// @39:82
  CFG2 \update.un5_counter_r_4  (
	.A(counter_r_Z[8]),
	.B(counter_r_Z[9]),
	.Y(un5_counter_r_4)
);
defparam \update.un5_counter_r_4 .INIT=4'h1;
// @39:59
  CFG2 do_read (
	.A(Uart0TxFifoEmpty),
	.B(re_i),
	.Y(do_read_Z)
);
defparam do_read.INIT=4'h4;
// @39:89
  CFG4 \update.un19_counter_r_1  (
	.A(counter_r_Z[13]),
	.B(counter_r_Z[12]),
	.C(counter_r_Z[11]),
	.D(counter_r_Z[10]),
	.Y(un19_counter_r_1)
);
defparam \update.un19_counter_r_1 .INIT=16'h0002;
// @39:89
  CFG4 \update.un14_counter_r_9  (
	.A(counter_r_Z[5]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[3]),
	.D(counter_r_Z[1]),
	.Y(un14_counter_r_9)
);
defparam \update.un14_counter_r_9 .INIT=16'h8000;
// @39:89
  CFG4 \update.un14_counter_r_7  (
	.A(counter_r_Z[12]),
	.B(counter_r_Z[11]),
	.C(counter_r_Z[10]),
	.D(counter_r_Z[9]),
	.Y(un14_counter_r_7)
);
defparam \update.un14_counter_r_7 .INIT=16'h8000;
// @39:82
  CFG4 \update.un5_counter_r_4_0  (
	.A(counter_r_Z[13]),
	.B(counter_r_Z[12]),
	.C(counter_r_Z[11]),
	.D(counter_r_Z[10]),
	.Y(un9_counter_r_0)
);
defparam \update.un5_counter_r_4_0 .INIT=16'h0001;
// @39:82
  CFG4 \update.un5_counter_r_5_0  (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[7]),
	.C(un9_counter_r_0),
	.D(un5_counter_r_6),
	.Y(un5_counter_r_5_0)
);
defparam \update.un5_counter_r_5_0 .INIT=16'h1000;
// @39:82
  CFG4 \update.un5_counter_r_4_1  (
	.A(counter_r_Z[1]),
	.B(counter_r_Z[0]),
	.C(un5_counter_r_7),
	.D(do_read_Z),
	.Y(un5_counter_r_4_0)
);
defparam \update.un5_counter_r_4_1 .INIT=16'h4000;
// @39:89
  CFG4 \update.un14_counter_r_11  (
	.A(counter_r_Z[7]),
	.B(counter_r_Z[8]),
	.C(un14_counter_r_9),
	.D(un14_counter_r_3),
	.Y(un14_counter_r_11)
);
defparam \update.un14_counter_r_11 .INIT=16'h8000;
// @39:82
  CFG4 \update.un9_counter_r_2_0  (
	.A(counter_r_Z[1]),
	.B(counter_r_Z[0]),
	.C(un5_counter_r_7),
	.D(un5_counter_r_6),
	.Y(un9_counter_r_2_0)
);
defparam \update.un9_counter_r_2_0 .INIT=16'h1000;
// @39:89
  CFG4 \update.un14_counter_r_13  (
	.A(counter_r_Z[0]),
	.B(counter_r_Z[13]),
	.C(un14_counter_r_11),
	.D(un14_counter_r_7),
	.Y(un14_counter_r_13)
);
defparam \update.un14_counter_r_13 .INIT=16'h2000;
// @39:89
  CFG3 \update.un19_counter_r  (
	.A(un19_counter_r_1),
	.B(un9_counter_r_9),
	.C(un9_counter_r_2_0),
	.Y(un19_counter_r)
);
defparam \update.un19_counter_r .INIT=8'h80;
// @39:82
  CFG4 \update.un5_counter_r  (
	.A(un5_counter_r_4),
	.B(un5_counter_r_5_0),
	.C(do_write_Z),
	.D(un5_counter_r_4_0),
	.Y(un5_counter_r)
);
defparam \update.un5_counter_r .INIT=16'h0800;
// @39:89
  CFG4 \update.un16_counter_r  (
	.A(do_read_Z),
	.B(un19_counter_r),
	.C(do_write_Z),
	.D(un14_counter_r_13),
	.Y(un16_counter_r)
);
defparam \update.un16_counter_r .INIT=16'hDCCC;
// @39:82
  CFG4 \update.un7_counter_r  (
	.A(un9_counter_r_9),
	.B(un9_counter_r_0),
	.C(un9_counter_r_2_0),
	.D(un5_counter_r),
	.Y(un7_counter_r)
);
defparam \update.un7_counter_r .INIT=16'hFF80;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fifo_8_13_1_0 */

module gated_fifo_8_13_1_0 (
  OutgoingTxByte,
  Uart0TxFifoData,
  CurrentState,
  Uart0TxFifoFull,
  un1_NextState_1_sqmuxa_i_1,
  Uart0TxFifoEmpty,
  WriteUart0,
  ReadStrobe,
  FCCC_C0_0_GL0,
  Uart0FifoReset_i_arst_i,
  FifoReadAck
)
;
output [7:0] OutgoingTxByte ;
input [7:0] Uart0TxFifoData ;
input [1:0] CurrentState ;
output Uart0TxFifoFull ;
output un1_NextState_1_sqmuxa_i_1 ;
output Uart0TxFifoEmpty ;
input WriteUart0 ;
input ReadStrobe ;
input FCCC_C0_0_GL0 ;
input Uart0FifoReset_i_arst_i ;
output FifoReadAck ;
wire Uart0TxFifoFull ;
wire un1_NextState_1_sqmuxa_i_1 ;
wire Uart0TxFifoEmpty ;
wire WriteUart0 ;
wire ReadStrobe ;
wire FCCC_C0_0_GL0 ;
wire Uart0FifoReset_i_arst_i ;
wire FifoReadAck ;
wire VCC ;
wire r_ack_1_sqmuxa_i_Z ;
wire GND ;
wire we_i_Z ;
wire Last_wone_i_0_sqmuxa_Z ;
wire re_i_Z ;
wire Last_rone_i_0_sqmuxa_Z ;
wire Last_wone_i_Z ;
wire Last_rone_i_Z ;
wire r_ack_i ;
// @45:86
  SLE r_ack (
	.Q(FifoReadAck),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadStrobe),
	.EN(r_ack_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE we_i (
	.Q(we_i_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_wone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE re_i (
	.Q(re_i_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_rone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE Last_wone_i (
	.Q(Last_wone_i_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(WriteUart0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE Last_rone_i (
	.Q(Last_rone_i_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadStrobe),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  CFG4 r_ack_RNIFPMA1 (
	.A(CurrentState[0]),
	.B(Uart0TxFifoEmpty),
	.C(FifoReadAck),
	.D(CurrentState[1]),
	.Y(un1_NextState_1_sqmuxa_i_1)
);
defparam r_ack_RNIFPMA1.INIT=16'h551B;
// @45:178
  CFG2 Last_wone_i_0_sqmuxa (
	.A(WriteUart0),
	.B(Last_wone_i_Z),
	.Y(Last_wone_i_0_sqmuxa_Z)
);
defparam Last_wone_i_0_sqmuxa.INIT=4'h2;
// @45:145
  CFG2 Last_rone_i_0_sqmuxa (
	.A(ReadStrobe),
	.B(Last_rone_i_Z),
	.Y(Last_rone_i_0_sqmuxa_Z)
);
defparam Last_rone_i_0_sqmuxa.INIT=4'h2;
// @45:86
  CFG2 r_ack_1_sqmuxa_i (
	.A(ReadStrobe),
	.B(r_ack_i),
	.Y(r_ack_1_sqmuxa_i_Z)
);
defparam r_ack_1_sqmuxa_i.INIT=4'hD;
// @45:63
  fifo_8_13_1_0 fifo_i (
	.Uart0TxFifoData(Uart0TxFifoData[7:0]),
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.we_i(we_i_Z),
	.re_i(re_i_Z),
	.r_ack_i(r_ack_i),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart0TxFifoFull(Uart0TxFifoFull),
	.Uart0TxFifoEmpty(Uart0TxFifoEmpty)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* gated_fifo_8_13_1_0 */

module IBufP2Ports_4 (
  StartTx_i,
  StartTx,
  UartTxClk0
)
;
output StartTx_i ;
input StartTx ;
input UartTxClk0 ;
wire StartTx_i ;
wire StartTx ;
wire UartTxClk0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @32:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk0),
	.D(StartTx),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:47
  SLE O (
	.Q(StartTx_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_4 */

module UartTx_0 (
  OutgoingTxByte,
  StartTx_i,
  TxInProgress_i_i,
  UartTxClk0,
  Uart0FifoReset_i_arst_i,
  Tx0_c
)
;
input [7:0] OutgoingTxByte ;
input StartTx_i ;
output TxInProgress_i_i ;
input UartTxClk0 ;
input Uart0FifoReset_i_arst_i ;
output Tx0_c ;
wire StartTx_i ;
wire TxInProgress_i_i ;
wire UartTxClk0 ;
wire Uart0FifoReset_i_arst_i ;
wire Tx0_c ;
wire [3:0] BitCnt_Z;
wire [3:0] BitCnt_7;
wire GND ;
wire TxD_3_iv_i_Z ;
wire VCC ;
wire Busy_i_1_Z ;
wire LastGo_Z ;
wire un1_busy_i_Z ;
wire TxD_2_7_2_wmux_3_FCO ;
wire TxD_2_7_2_wmux_3_S ;
wire TxD_2 ;
wire TxD_2_7_2_0_y1 ;
wire TxD_2_7_2_0_y3 ;
wire TxD_2_7_2_co1_0 ;
wire TxD_2_7_2_wmux_2_S ;
wire TxD_2_7_2_y0_0 ;
wire TxD_2_7_2_co0_0 ;
wire TxD_2_7_2_wmux_1_S ;
wire TxD_2_7_2_0_co1 ;
wire TxD_2_7_2_wmux_0_S ;
wire TxD_2_7_2_0_y0 ;
wire TxD_2_7_2_0_co0 ;
wire TxD_2_7_2_0_wmux_S ;
wire txd20_Z ;
wire CO1 ;
wire CO0 ;
wire un1_txd19 ;
wire txd18_Z ;
wire BitCnt_0_sqmuxa_Z ;
wire BitCnt_0_sqmuxa_1_Z ;
// @40:59
  SLE TxD (
	.Q(Tx0_c),
	.ADn(GND),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartTxClk0),
	.D(TxD_3_iv_i_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:59
  SLE Busy_i (
	.Q(TxInProgress_i_i),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartTxClk0),
	.D(Busy_i_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:59
  SLE \BitCnt[3]  (
	.Q(BitCnt_Z[3]),
	.ADn(GND),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartTxClk0),
	.D(BitCnt_7[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:59
  SLE \BitCnt[2]  (
	.Q(BitCnt_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartTxClk0),
	.D(BitCnt_7[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:59
  SLE \BitCnt[1]  (
	.Q(BitCnt_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartTxClk0),
	.D(BitCnt_7[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:59
  SLE \BitCnt[0]  (
	.Q(BitCnt_Z[0]),
	.ADn(GND),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartTxClk0),
	.D(BitCnt_7[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:59
  SLE LastGo (
	.Q(LastGo_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartTxClk0),
	.D(StartTx_i),
	.EN(un1_busy_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  ARI1 TxD_2_7_2_wmux_3 (
	.FCO(TxD_2_7_2_wmux_3_FCO),
	.S(TxD_2_7_2_wmux_3_S),
	.Y(TxD_2),
	.B(TxD_2_7_2_0_y1),
	.C(BitCnt_Z[0]),
	.D(VCC),
	.A(TxD_2_7_2_0_y3),
	.FCI(TxD_2_7_2_co1_0)
);
defparam TxD_2_7_2_wmux_3.INIT=20'h0EC2C;
  ARI1 TxD_2_7_2_wmux_2 (
	.FCO(TxD_2_7_2_co1_0),
	.S(TxD_2_7_2_wmux_2_S),
	.Y(TxD_2_7_2_0_y3),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[3]),
	.D(OutgoingTxByte[7]),
	.A(TxD_2_7_2_y0_0),
	.FCI(TxD_2_7_2_co0_0)
);
defparam TxD_2_7_2_wmux_2.INIT=20'h0F588;
  ARI1 TxD_2_7_2_wmux_1 (
	.FCO(TxD_2_7_2_co0_0),
	.S(TxD_2_7_2_wmux_1_S),
	.Y(TxD_2_7_2_y0_0),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[1]),
	.D(OutgoingTxByte[5]),
	.A(BitCnt_Z[2]),
	.FCI(TxD_2_7_2_0_co1)
);
defparam TxD_2_7_2_wmux_1.INIT=20'h0FA44;
  ARI1 TxD_2_7_2_wmux_0 (
	.FCO(TxD_2_7_2_0_co1),
	.S(TxD_2_7_2_wmux_0_S),
	.Y(TxD_2_7_2_0_y1),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[2]),
	.D(OutgoingTxByte[6]),
	.A(TxD_2_7_2_0_y0),
	.FCI(TxD_2_7_2_0_co0)
);
defparam TxD_2_7_2_wmux_0.INIT=20'h0F588;
  ARI1 TxD_2_7_2_0_wmux (
	.FCO(TxD_2_7_2_0_co0),
	.S(TxD_2_7_2_0_wmux_S),
	.Y(TxD_2_7_2_0_y0),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[0]),
	.D(OutgoingTxByte[4]),
	.A(BitCnt_Z[2]),
	.FCI(VCC)
);
defparam TxD_2_7_2_0_wmux.INIT=20'h0FA44;
// @40:97
  CFG4 txd20_RNIAKG21 (
	.A(BitCnt_Z[3]),
	.B(BitCnt_Z[0]),
	.C(txd20_Z),
	.D(BitCnt_Z[1]),
	.Y(CO1)
);
defparam txd20_RNIAKG21.INIT=16'hC400;
// @40:97
  CFG3 \BitCnt_7_f0_RNO[1]  (
	.A(txd20_Z),
	.B(BitCnt_Z[0]),
	.C(BitCnt_Z[3]),
	.Y(CO0)
);
defparam \BitCnt_7_f0_RNO[1] .INIT=8'h8C;
// @40:79
  CFG2 Busy_i_1_0 (
	.A(txd20_Z),
	.B(BitCnt_Z[3]),
	.Y(un1_txd19)
);
defparam Busy_i_1_0.INIT=4'hB;
// @40:101
  CFG4 txd20 (
	.A(BitCnt_Z[2]),
	.B(BitCnt_Z[0]),
	.C(BitCnt_Z[3]),
	.D(BitCnt_Z[1]),
	.Y(txd20_Z)
);
defparam txd20.INIT=16'h0010;
// @40:82
  CFG4 txd18 (
	.A(BitCnt_Z[2]),
	.B(BitCnt_Z[0]),
	.C(BitCnt_Z[3]),
	.D(BitCnt_Z[1]),
	.Y(txd18_Z)
);
defparam txd18.INIT=16'h8000;
// @40:79
  CFG2 Busy_i_1 (
	.A(un1_txd19),
	.B(txd18_Z),
	.Y(Busy_i_1_Z)
);
defparam Busy_i_1.INIT=4'hE;
// @40:108
  CFG2 BitCnt_0_sqmuxa_1 (
	.A(un1_txd19),
	.B(BitCnt_0_sqmuxa_Z),
	.Y(BitCnt_0_sqmuxa_1_Z)
);
defparam BitCnt_0_sqmuxa_1.INIT=4'h4;
// @40:71
  CFG3 un1_busy_i (
	.A(LastGo_Z),
	.B(TxInProgress_i_i),
	.C(StartTx_i),
	.Y(un1_busy_i_Z)
);
defparam un1_busy_i.INIT=8'h12;
// @40:75
  CFG2 BitCnt_0_sqmuxa (
	.A(un1_busy_i_Z),
	.B(StartTx_i),
	.Y(BitCnt_0_sqmuxa_Z)
);
defparam BitCnt_0_sqmuxa.INIT=4'h8;
// @40:59
  CFG3 TxD_3_iv_i (
	.A(TxD_2),
	.B(BitCnt_Z[3]),
	.C(txd18_Z),
	.Y(TxD_3_iv_i_Z)
);
defparam TxD_3_iv_i.INIT=8'h0E;
// @40:79
  CFG4 \BitCnt_7_f0[0]  (
	.A(txd18_Z),
	.B(BitCnt_Z[0]),
	.C(BitCnt_0_sqmuxa_1_Z),
	.D(un1_txd19),
	.Y(BitCnt_7[0])
);
defparam \BitCnt_7_f0[0] .INIT=16'h5154;
// @40:79
  CFG4 \BitCnt_7_f0[1]  (
	.A(CO0),
	.B(BitCnt_0_sqmuxa_1_Z),
	.C(BitCnt_Z[1]),
	.D(txd18_Z),
	.Y(BitCnt_7[1])
);
defparam \BitCnt_7_f0[1] .INIT=16'h00DE;
// @40:79
  CFG4 \BitCnt_7_f0[2]  (
	.A(CO1),
	.B(BitCnt_0_sqmuxa_1_Z),
	.C(BitCnt_Z[2]),
	.D(txd18_Z),
	.Y(BitCnt_7[2])
);
defparam \BitCnt_7_f0[2] .INIT=16'h00DE;
// @40:79
  CFG4 \BitCnt_7_f0[3]  (
	.A(BitCnt_Z[3]),
	.B(BitCnt_Z[2]),
	.C(CO1),
	.D(txd18_Z),
	.Y(BitCnt_7[3])
);
defparam \BitCnt_7_f0[3] .INIT=16'h006A;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTx_0 */

module IBufP2Ports_5 (
  CurrentState,
  un1_NextState_1_sqmuxa_i,
  un1_NextState_1_sqmuxa_i_1,
  TxInProgress_i_i,
  FCCC_C0_0_GL0
)
;
input [1:0] CurrentState ;
output un1_NextState_1_sqmuxa_i ;
input un1_NextState_1_sqmuxa_i_1 ;
input TxInProgress_i_i ;
input FCCC_C0_0_GL0 ;
wire un1_NextState_1_sqmuxa_i ;
wire un1_NextState_1_sqmuxa_i_1 ;
wire TxInProgress_i_i ;
wire FCCC_C0_0_GL0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
wire TxInProgress ;
// @32:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(TxInProgress_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:47
  SLE O (
	.Q(TxInProgress),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  CFG4 O_RNI1AV62 (
	.A(CurrentState[0]),
	.B(un1_NextState_1_sqmuxa_i_1),
	.C(TxInProgress),
	.D(CurrentState[1]),
	.Y(un1_NextState_1_sqmuxa_i)
);
defparam O_RNI1AV62.INIT=16'hCA0C;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_5 */

module UartTxFifoExtClk_13_3 (
  Uart0TxFifoData,
  Tx0_c,
  UartTxClk0,
  WriteUart0,
  Uart0TxFifoEmpty,
  Uart0TxFifoFull,
  FCCC_C0_0_GL0,
  Uart0FifoReset_i_arst_i
)
;
input [7:0] Uart0TxFifoData ;
output Tx0_c ;
input UartTxClk0 ;
input WriteUart0 ;
output Uart0TxFifoEmpty ;
output Uart0TxFifoFull ;
input FCCC_C0_0_GL0 ;
input Uart0FifoReset_i_arst_i ;
wire Tx0_c ;
wire UartTxClk0 ;
wire WriteUart0 ;
wire Uart0TxFifoEmpty ;
wire Uart0TxFifoFull ;
wire FCCC_C0_0_GL0 ;
wire Uart0FifoReset_i_arst_i ;
wire [1:0] CurrentState_Z;
wire [0:0] CurrentState_i;
wire [1:0] NextState_Z;
wire [7:0] OutgoingTxByte;
wire VCC ;
wire GND ;
wire un1_readstrobe11_1_i ;
wire un1_NextState_1_sqmuxa_i ;
wire StartTx_Z ;
wire readstrobe13 ;
wire un1_readstrobe12_i ;
wire ReadStrobe_Z ;
wire N_93 ;
wire FifoReadAck ;
wire un1_NextState_1_sqmuxa_i_1 ;
wire StartTx_i ;
wire TxInProgress_i_i ;
  CFG1 \NextState_RNO[0]  (
	.A(CurrentState_Z[0]),
	.Y(CurrentState_i[0])
);
defparam \NextState_RNO[0] .INIT=2'h1;
// @47:205
  SLE \CurrentState[0]  (
	.Q(CurrentState_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(NextState_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE \NextState[1]  (
	.Q(NextState_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_readstrobe11_1_i),
	.EN(un1_NextState_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE \NextState[0]  (
	.Q(NextState_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(CurrentState_i[0]),
	.EN(un1_NextState_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE StartTx (
	.Q(StartTx_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(readstrobe13),
	.EN(un1_readstrobe12_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE ReadStrobe (
	.Q(ReadStrobe_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(CurrentState_Z[0]),
	.EN(N_93),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE \CurrentState[1]  (
	.Q(CurrentState_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(NextState_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:248
  CFG2 readstrobe13_0_a2 (
	.A(CurrentState_Z[0]),
	.B(CurrentState_Z[1]),
	.Y(readstrobe13)
);
defparam readstrobe13_0_a2.INIT=4'h4;
// @47:218
  CFG3 un1_ReadStrobe_0_sqmuxa_2_i_0_1 (
	.A(FifoReadAck),
	.B(CurrentState_Z[1]),
	.C(CurrentState_Z[0]),
	.Y(N_93)
);
defparam un1_ReadStrobe_0_sqmuxa_2_i_0_1.INIT=8'h1B;
// @47:205
  CFG2 \NextState_RNO[1]  (
	.A(CurrentState_Z[0]),
	.B(CurrentState_Z[1]),
	.Y(un1_readstrobe11_1_i)
);
defparam \NextState_RNO[1] .INIT=4'h6;
// @47:205
  CFG3 StartTx_RNO (
	.A(FifoReadAck),
	.B(CurrentState_Z[1]),
	.C(CurrentState_Z[0]),
	.Y(un1_readstrobe12_i)
);
defparam StartTx_RNO.INIT=8'hCB;
// @47:138
  gated_fifo_8_13_1_0 UartTxFifo (
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.Uart0TxFifoData(Uart0TxFifoData[7:0]),
	.CurrentState(CurrentState_Z[1:0]),
	.Uart0TxFifoFull(Uart0TxFifoFull),
	.un1_NextState_1_sqmuxa_i_1(un1_NextState_1_sqmuxa_i_1),
	.Uart0TxFifoEmpty(Uart0TxFifoEmpty),
	.WriteUart0(WriteUart0),
	.ReadStrobe(ReadStrobe_Z),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i),
	.FifoReadAck(FifoReadAck)
);
// @47:162
  IBufP2Ports_4 IBufStartTx (
	.StartTx_i(StartTx_i),
	.StartTx(StartTx_Z),
	.UartTxClk0(UartTxClk0)
);
// @47:170
  UartTx_0 UartTxUart (
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.StartTx_i(StartTx_i),
	.TxInProgress_i_i(TxInProgress_i_i),
	.UartTxClk0(UartTxClk0),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i),
	.Tx0_c(Tx0_c)
);
// @47:182
  IBufP2Ports_5 IBufTxInProgress_i (
	.CurrentState(CurrentState_Z[1:0]),
	.un1_NextState_1_sqmuxa_i(un1_NextState_1_sqmuxa_i),
	.un1_NextState_1_sqmuxa_i_1(un1_NextState_1_sqmuxa_i_1),
	.TxInProgress_i_i(TxInProgress_i_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTxFifoExtClk_13_3 */

module VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_2 (
  Uart1ClkDivider,
  FCCC_C0_0_GL0,
  shot_i_arst_i,
  UartClk1
)
;
input [7:0] Uart1ClkDivider ;
input FCCC_C0_0_GL0 ;
input shot_i_arst_i ;
output UartClk1 ;
wire FCCC_C0_0_GL0 ;
wire shot_i_arst_i ;
wire UartClk1 ;
wire [7:0] ClkDiv_Z;
wire [7:0] ClkDiv_i;
wire [7:7] ClkDiv_s_Z;
wire [6:0] ClkDiv_s;
wire [6:0] ClkDiv_cry_Z;
wire [0:0] ClkDiv_cry_Y_1;
wire [6:1] ClkDiv_cry_Y_2;
wire [7:7] ClkDiv_s_FCO_1;
wire [7:7] ClkDiv_s_Y_1;
wire clko_i_0 ;
wire clko_i3 ;
wire clko_i3_i ;
wire VCC ;
wire GND ;
wire un1_terminal_count_cry_0_Z ;
wire un1_terminal_count_cry_0_S_0 ;
wire un1_terminal_count_cry_0_Y_0 ;
wire un1_terminal_count_cry_1_Z ;
wire clko_i3_1 ;
wire un1_terminal_count_cry_1_Y_0 ;
wire un1_terminal_count_cry_2_Z ;
wire clko_i3_2 ;
wire un1_terminal_count_cry_2_Y_0 ;
wire un1_terminal_count_cry_3_Z ;
wire clko_i3_3 ;
wire un1_terminal_count_cry_3_Y_0 ;
wire un1_terminal_count_cry_4_Z ;
wire clko_i3_4 ;
wire un1_terminal_count_cry_4_Y_0 ;
wire un1_terminal_count_cry_5_Z ;
wire clko_i3_5 ;
wire un1_terminal_count_cry_5_Y_0 ;
wire un1_terminal_count_cry_6_Z ;
wire clko_i3_6 ;
wire un1_terminal_count_cry_6_Y_0 ;
wire clkdiv15_cry_0 ;
wire clkdiv15_cry_0_S_1 ;
wire clkdiv15_cry_0_Y_1 ;
wire clkdiv15_cry_1 ;
wire clkdiv15_cry_1_S_1 ;
wire clkdiv15_cry_1_Y_1 ;
wire clkdiv15_cry_2 ;
wire clkdiv15_cry_2_S_1 ;
wire clkdiv15_cry_2_Y_1 ;
wire clkdiv15_cry_3 ;
wire clkdiv15_cry_3_S_1 ;
wire clkdiv15_cry_3_Y_1 ;
wire clkdiv15_cry_4 ;
wire clkdiv15_cry_4_S_1 ;
wire clkdiv15_cry_4_Y_1 ;
wire clkdiv15_cry_5 ;
wire clkdiv15_cry_5_S_1 ;
wire clkdiv15_cry_5_Y_1 ;
wire clkdiv15_cry_6 ;
wire clkdiv15_cry_6_S_1 ;
wire clkdiv15_cry_6_Y_1 ;
wire ClkDiv_lcry ;
wire clkdiv15_cry_7_S_1 ;
wire clkdiv15_cry_7_Y_1 ;
wire clko_i3_cry_0 ;
wire clko_i3_cry_0_S_1 ;
wire clko_i3_cry_0_Y_1 ;
wire clko_i3_cry_1 ;
wire clko_i3_cry_1_S_1 ;
wire clko_i3_cry_1_Y_1 ;
wire clko_i3_cry_2 ;
wire clko_i3_cry_2_S_1 ;
wire clko_i3_cry_2_Y_1 ;
wire clko_i3_cry_3 ;
wire clko_i3_cry_3_S_1 ;
wire clko_i3_cry_3_Y_1 ;
wire clko_i3_cry_4 ;
wire clko_i3_cry_4_S_1 ;
wire clko_i3_cry_4_Y_1 ;
wire clko_i3_cry_5 ;
wire clko_i3_cry_5_S_1 ;
wire clko_i3_cry_5_Y_1 ;
wire clko_i3_cry_6 ;
wire clko_i3_cry_6_S_1 ;
wire clko_i3_cry_6_Y_1 ;
wire clko_i3_cry_7_S_1 ;
wire clko_i3_cry_7_Y_1 ;
wire ClkDiv_s_338_FCO ;
wire ClkDiv_s_338_S ;
wire ClkDiv_s_338_Y ;
  CLKINT clko_i_RNI6TMC (
	.Y(UartClk1),
	.A(clko_i_0)
);
  CFG1 \op_lt.clko_i3_cry_0_RNO  (
	.A(ClkDiv_Z[0]),
	.Y(ClkDiv_i[0])
);
defparam \op_lt.clko_i3_cry_0_RNO .INIT=2'h1;
  CFG1 \op_lt.clko_i3_cry_7_RNO  (
	.A(ClkDiv_Z[7]),
	.Y(ClkDiv_i[7])
);
defparam \op_lt.clko_i3_cry_7_RNO .INIT=2'h1;
  CFG1 clko_i_RNO (
	.A(clko_i3),
	.Y(clko_i3_i)
);
defparam clko_i_RNO.INIT=2'h1;
// @34:57
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE clko_i (
	.Q(clko_i_0),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(clko_i3_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:77
  ARI1 un1_terminal_count_cry_0 (
	.FCO(un1_terminal_count_cry_0_Z),
	.S(un1_terminal_count_cry_0_S_0),
	.Y(un1_terminal_count_cry_0_Y_0),
	.B(Uart1ClkDivider[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GND)
);
defparam un1_terminal_count_cry_0.INIT=20'h65500;
// @34:77
  ARI1 un1_terminal_count_cry_1 (
	.FCO(un1_terminal_count_cry_1_Z),
	.S(clko_i3_1),
	.Y(un1_terminal_count_cry_1_Y_0),
	.B(Uart1ClkDivider[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_0_Z)
);
defparam un1_terminal_count_cry_1.INIT=20'h65500;
// @34:77
  ARI1 un1_terminal_count_cry_2 (
	.FCO(un1_terminal_count_cry_2_Z),
	.S(clko_i3_2),
	.Y(un1_terminal_count_cry_2_Y_0),
	.B(Uart1ClkDivider[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_1_Z)
);
defparam un1_terminal_count_cry_2.INIT=20'h65500;
// @34:77
  ARI1 un1_terminal_count_cry_3 (
	.FCO(un1_terminal_count_cry_3_Z),
	.S(clko_i3_3),
	.Y(un1_terminal_count_cry_3_Y_0),
	.B(Uart1ClkDivider[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_2_Z)
);
defparam un1_terminal_count_cry_3.INIT=20'h65500;
// @34:77
  ARI1 un1_terminal_count_cry_4 (
	.FCO(un1_terminal_count_cry_4_Z),
	.S(clko_i3_4),
	.Y(un1_terminal_count_cry_4_Y_0),
	.B(Uart1ClkDivider[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_3_Z)
);
defparam un1_terminal_count_cry_4.INIT=20'h65500;
// @34:77
  ARI1 un1_terminal_count_cry_5 (
	.FCO(un1_terminal_count_cry_5_Z),
	.S(clko_i3_5),
	.Y(un1_terminal_count_cry_5_Y_0),
	.B(Uart1ClkDivider[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_4_Z)
);
defparam un1_terminal_count_cry_5.INIT=20'h65500;
// @34:77
  ARI1 un1_terminal_count_cry_6 (
	.FCO(un1_terminal_count_cry_6_Z),
	.S(clko_i3_6),
	.Y(un1_terminal_count_cry_6_Y_0),
	.B(Uart1ClkDivider[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_5_Z)
);
defparam un1_terminal_count_cry_6.INIT=20'h65500;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_0  (
	.FCO(clkdiv15_cry_0),
	.S(clkdiv15_cry_0_S_1),
	.Y(clkdiv15_cry_0_Y_1),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(Uart1ClkDivider[0]),
	.FCI(GND)
);
defparam \op_lt.op_lt.clkdiv15_cry_0 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_1  (
	.FCO(clkdiv15_cry_1),
	.S(clkdiv15_cry_1_S_1),
	.Y(clkdiv15_cry_1_Y_1),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(Uart1ClkDivider[1]),
	.FCI(clkdiv15_cry_0)
);
defparam \op_lt.op_lt.clkdiv15_cry_1 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_2  (
	.FCO(clkdiv15_cry_2),
	.S(clkdiv15_cry_2_S_1),
	.Y(clkdiv15_cry_2_Y_1),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(Uart1ClkDivider[2]),
	.FCI(clkdiv15_cry_1)
);
defparam \op_lt.op_lt.clkdiv15_cry_2 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_3  (
	.FCO(clkdiv15_cry_3),
	.S(clkdiv15_cry_3_S_1),
	.Y(clkdiv15_cry_3_Y_1),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(Uart1ClkDivider[3]),
	.FCI(clkdiv15_cry_2)
);
defparam \op_lt.op_lt.clkdiv15_cry_3 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_4  (
	.FCO(clkdiv15_cry_4),
	.S(clkdiv15_cry_4_S_1),
	.Y(clkdiv15_cry_4_Y_1),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(Uart1ClkDivider[4]),
	.FCI(clkdiv15_cry_3)
);
defparam \op_lt.op_lt.clkdiv15_cry_4 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_5  (
	.FCO(clkdiv15_cry_5),
	.S(clkdiv15_cry_5_S_1),
	.Y(clkdiv15_cry_5_Y_1),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(Uart1ClkDivider[5]),
	.FCI(clkdiv15_cry_4)
);
defparam \op_lt.op_lt.clkdiv15_cry_5 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_6  (
	.FCO(clkdiv15_cry_6),
	.S(clkdiv15_cry_6_S_1),
	.Y(clkdiv15_cry_6_Y_1),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(Uart1ClkDivider[6]),
	.FCI(clkdiv15_cry_5)
);
defparam \op_lt.op_lt.clkdiv15_cry_6 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_7  (
	.FCO(ClkDiv_lcry),
	.S(clkdiv15_cry_7_S_1),
	.Y(clkdiv15_cry_7_Y_1),
	.B(ClkDiv_Z[7]),
	.C(GND),
	.D(GND),
	.A(Uart1ClkDivider[7]),
	.FCI(clkdiv15_cry_6)
);
defparam \op_lt.op_lt.clkdiv15_cry_7 .INIT=20'h5AA55;
// @34:77
  ARI1 \op_lt.clko_i3_cry_0  (
	.FCO(clko_i3_cry_0),
	.S(clko_i3_cry_0_S_1),
	.Y(clko_i3_cry_0_Y_1),
	.B(Uart1ClkDivider[1]),
	.C(GND),
	.D(GND),
	.A(ClkDiv_i[0]),
	.FCI(GND)
);
defparam \op_lt.clko_i3_cry_0 .INIT=20'h5AA55;
// @34:77
  ARI1 \op_lt.clko_i3_cry_1  (
	.FCO(clko_i3_cry_1),
	.S(clko_i3_cry_1_S_1),
	.Y(clko_i3_cry_1_Y_1),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(clko_i3_1),
	.FCI(clko_i3_cry_0)
);
defparam \op_lt.clko_i3_cry_1 .INIT=20'h5AA55;
// @34:77
  ARI1 \op_lt.clko_i3_cry_2  (
	.FCO(clko_i3_cry_2),
	.S(clko_i3_cry_2_S_1),
	.Y(clko_i3_cry_2_Y_1),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(clko_i3_2),
	.FCI(clko_i3_cry_1)
);
defparam \op_lt.clko_i3_cry_2 .INIT=20'h5AA55;
// @34:77
  ARI1 \op_lt.clko_i3_cry_3  (
	.FCO(clko_i3_cry_3),
	.S(clko_i3_cry_3_S_1),
	.Y(clko_i3_cry_3_Y_1),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(clko_i3_3),
	.FCI(clko_i3_cry_2)
);
defparam \op_lt.clko_i3_cry_3 .INIT=20'h5AA55;
// @34:77
  ARI1 \op_lt.clko_i3_cry_4  (
	.FCO(clko_i3_cry_4),
	.S(clko_i3_cry_4_S_1),
	.Y(clko_i3_cry_4_Y_1),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(clko_i3_4),
	.FCI(clko_i3_cry_3)
);
defparam \op_lt.clko_i3_cry_4 .INIT=20'h5AA55;
// @34:77
  ARI1 \op_lt.clko_i3_cry_5  (
	.FCO(clko_i3_cry_5),
	.S(clko_i3_cry_5_S_1),
	.Y(clko_i3_cry_5_Y_1),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(clko_i3_5),
	.FCI(clko_i3_cry_4)
);
defparam \op_lt.clko_i3_cry_5 .INIT=20'h5AA55;
// @34:77
  ARI1 \op_lt.clko_i3_cry_6  (
	.FCO(clko_i3_cry_6),
	.S(clko_i3_cry_6_S_1),
	.Y(clko_i3_cry_6_Y_1),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(clko_i3_6),
	.FCI(clko_i3_cry_5)
);
defparam \op_lt.clko_i3_cry_6 .INIT=20'h5AA55;
// @34:77
  ARI1 \op_lt.clko_i3_cry_7  (
	.FCO(clko_i3),
	.S(clko_i3_cry_7_S_1),
	.Y(clko_i3_cry_7_Y_1),
	.B(un1_terminal_count_cry_6_Z),
	.C(GND),
	.D(GND),
	.A(ClkDiv_i[7]),
	.FCI(clko_i3_cry_6)
);
defparam \op_lt.clko_i3_cry_7 .INIT=20'h5AA55;
// @34:57
  ARI1 ClkDiv_s_338 (
	.FCO(ClkDiv_s_338_FCO),
	.S(ClkDiv_s_338_S),
	.Y(ClkDiv_s_338_Y),
	.B(ClkDiv_lcry),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam ClkDiv_s_338.INIT=20'h4AA00;
// @34:57
  ARI1 \ClkDiv_cry[0]  (
	.FCO(ClkDiv_cry_Z[0]),
	.S(ClkDiv_s[0]),
	.Y(ClkDiv_cry_Y_1[0]),
	.B(ClkDiv_Z[0]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_s_338_FCO)
);
defparam \ClkDiv_cry[0] .INIT=20'h48800;
// @34:57
  ARI1 \ClkDiv_cry[1]  (
	.FCO(ClkDiv_cry_Z[1]),
	.S(ClkDiv_s[1]),
	.Y(ClkDiv_cry_Y_2[1]),
	.B(ClkDiv_Z[1]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[0])
);
defparam \ClkDiv_cry[1] .INIT=20'h48800;
// @34:57
  ARI1 \ClkDiv_cry[2]  (
	.FCO(ClkDiv_cry_Z[2]),
	.S(ClkDiv_s[2]),
	.Y(ClkDiv_cry_Y_2[2]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[1])
);
defparam \ClkDiv_cry[2] .INIT=20'h48800;
// @34:57
  ARI1 \ClkDiv_cry[3]  (
	.FCO(ClkDiv_cry_Z[3]),
	.S(ClkDiv_s[3]),
	.Y(ClkDiv_cry_Y_2[3]),
	.B(ClkDiv_Z[3]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[2])
);
defparam \ClkDiv_cry[3] .INIT=20'h48800;
// @34:57
  ARI1 \ClkDiv_cry[4]  (
	.FCO(ClkDiv_cry_Z[4]),
	.S(ClkDiv_s[4]),
	.Y(ClkDiv_cry_Y_2[4]),
	.B(ClkDiv_Z[4]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[3])
);
defparam \ClkDiv_cry[4] .INIT=20'h48800;
// @34:57
  ARI1 \ClkDiv_cry[5]  (
	.FCO(ClkDiv_cry_Z[5]),
	.S(ClkDiv_s[5]),
	.Y(ClkDiv_cry_Y_2[5]),
	.B(ClkDiv_Z[5]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[4])
);
defparam \ClkDiv_cry[5] .INIT=20'h48800;
// @34:57
  ARI1 \ClkDiv_s[7]  (
	.FCO(ClkDiv_s_FCO_1[7]),
	.S(ClkDiv_s_Z[7]),
	.Y(ClkDiv_s_Y_1[7]),
	.B(ClkDiv_Z[7]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[6])
);
defparam \ClkDiv_s[7] .INIT=20'h48800;
// @34:57
  ARI1 \ClkDiv_cry[6]  (
	.FCO(ClkDiv_cry_Z[6]),
	.S(ClkDiv_s[6]),
	.Y(ClkDiv_cry_Y_2[6]),
	.B(ClkDiv_Z[6]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[5])
);
defparam \ClkDiv_cry[6] .INIT=20'h48800;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_2 */

module ClockDividerPorts_work_dmmainports_dmmain_0layer1_2 (
  SUM_4_0,
  ClkDiv,
  SUM_3_0,
  UartClk1,
  shot_i_arst_i,
  CO0_4,
  UartTxClk1
)
;
input SUM_4_0 ;
output [2:1] ClkDiv ;
input SUM_3_0 ;
input UartClk1 ;
input shot_i_arst_i ;
output CO0_4 ;
output UartTxClk1 ;
wire SUM_4_0 ;
wire SUM_3_0 ;
wire UartClk1 ;
wire shot_i_arst_i ;
wire CO0_4 ;
wire UartTxClk1 ;
wire [3:3] ClkDiv_Z;
wire [3:3] SUM_2;
wire div_i_0 ;
wire CO0_4_i ;
wire VCC ;
wire N_2711_i ;
wire GND ;
  CLKINT div_i_RNICMT5 (
	.Y(UartTxClk1),
	.A(div_i_0)
);
  CFG1 \ClkDiv_RNO[0]  (
	.A(CO0_4),
	.Y(CO0_4_i)
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
// @35:55
  SLE div_i (
	.Q(div_i_0),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk1),
	.D(N_2711_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:55
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk1),
	.D(SUM_2[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:55
  SLE \ClkDiv_Z[2]  (
	.Q(ClkDiv[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk1),
	.D(SUM_3_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:55
  SLE \ClkDiv_Z[1]  (
	.Q(ClkDiv[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk1),
	.D(SUM_4_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:55
  SLE \ClkDiv[0]  (
	.Q(CO0_4),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk1),
	.D(CO0_4_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:67
  CFG4 \un17_clkdiv_1.SUM_2[3]  (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv[2]),
	.C(ClkDiv[1]),
	.D(CO0_4),
	.Y(SUM_2[3])
);
defparam \un17_clkdiv_1.SUM_2[3] .INIT=16'h6AAA;
// @35:55
  CFG4 \un17_clkdiv_1.N_2711_i  (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv[2]),
	.C(ClkDiv[1]),
	.D(CO0_4),
	.Y(N_2711_i)
);
defparam \un17_clkdiv_1.N_2711_i .INIT=16'hEAAA;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* ClockDividerPorts_work_dmmainports_dmmain_0layer1_2 */

module IBufP3Ports_0 (
  Rx1_c,
  FCCC_C0_0_GL0,
  Rxd1_i
)
;
input Rx1_c ;
input FCCC_C0_0_GL0 ;
output Rxd1_i ;
wire Rx1_c ;
wire FCCC_C0_0_GL0 ;
wire Rxd1_i ;
wire VCC ;
wire Temp2_0 ;
wire GND ;
wire Temp1_0 ;
// @33:48
  SLE O (
	.Q(Rxd1_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp2_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:48
  SLE Temp2 (
	.Q(Temp2_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:48
  SLE Temp1 (
	.Q(Temp1_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Rx1_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP3Ports_0 */

module IBufP2Ports_0_1 (
  Rxd_i,
  Rxd1_i,
  UartClk1
)
;
output Rxd_i ;
input Rxd1_i ;
input UartClk1 ;
wire Rxd_i ;
wire Rxd1_i ;
wire UartClk1 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @32:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk1),
	.D(Rxd1_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:47
  SLE O (
	.Q(Rxd_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk1),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_0_1 */

module UartRxRaw_1 (
  RxData,
  Rxd_i,
  UartClk1,
  Uart1FifoReset_i_arst_i,
  RxComplete
)
;
output [7:0] RxData ;
input Rxd_i ;
input UartClk1 ;
input Uart1FifoReset_i_arst_i ;
output RxComplete ;
wire Rxd_i ;
wire UartClk1 ;
wire Uart1FifoReset_i_arst_i ;
wire RxComplete ;
wire [7:0] RReg_Z;
wire [3:0] bitpos_Z;
wire [3:1] bitpos_10;
wire [2:2] SUM_0;
wire [0:0] bitpos_10_Z;
wire [3:0] samplecnt_Z;
wire [3:1] samplecnt_RNO_0;
wire VCC ;
wire RxAv_5 ;
wire un1_enable_i ;
wire GND ;
wire RReg_1 ;
wire DataO_0_sqmuxa_Z ;
wire CO0_i ;
wire RReg_8 ;
wire RReg_7 ;
wire RReg_6 ;
wire RReg_5 ;
wire RReg_4 ;
wire RReg_3 ;
wire RReg_2 ;
wire un18_enable ;
wire un11_enable ;
wire bitpos_3_sqmuxa_Z ;
wire RReg_1_sqmuxa_2_Z ;
wire CO2 ;
wire RReg_1_sqmuxa_1_Z ;
wire bitpos_1_sqmuxa ;
wire un21_enable ;
wire bitpos_4_sqmuxa_Z ;
wire bitpos_0_sqmuxa ;
wire RReg_1_sqmuxa_Z ;
wire N_60 ;
wire un1_bitpos_1_sqmuxa_Z ;
wire N_61 ;
wire CO2_0 ;
// @38:61
  SLE RxAv (
	.Q(RxComplete),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(RxAv_5),
	.EN(un1_enable_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \RReg[0]  (
	.Q(RReg_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(Rxd_i),
	.EN(RReg_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \DataO[7]  (
	.Q(RxData[7]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(RReg_Z[7]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \DataO[6]  (
	.Q(RxData[6]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(RReg_Z[6]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \DataO[5]  (
	.Q(RxData[5]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(RReg_Z[5]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \DataO[4]  (
	.Q(RxData[4]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(RReg_Z[4]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \DataO[3]  (
	.Q(RxData[3]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(RReg_Z[3]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \DataO[2]  (
	.Q(RxData[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(RReg_Z[2]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \DataO[1]  (
	.Q(RxData[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(RReg_Z[1]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \DataO[0]  (
	.Q(RxData[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(RReg_Z[0]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \bitpos[3]  (
	.Q(bitpos_Z[3]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(bitpos_10[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \bitpos[2]  (
	.Q(bitpos_Z[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(SUM_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \bitpos[1]  (
	.Q(bitpos_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(bitpos_10[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \bitpos[0]  (
	.Q(bitpos_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(bitpos_10_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \samplecnt[3]  (
	.Q(samplecnt_Z[3]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(samplecnt_RNO_0[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \samplecnt[2]  (
	.Q(samplecnt_Z[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(samplecnt_RNO_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \samplecnt[1]  (
	.Q(samplecnt_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(samplecnt_RNO_0[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \samplecnt[0]  (
	.Q(samplecnt_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(CO0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \RReg[7]  (
	.Q(RReg_Z[7]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(Rxd_i),
	.EN(RReg_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \RReg[6]  (
	.Q(RReg_Z[6]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(Rxd_i),
	.EN(RReg_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \RReg[5]  (
	.Q(RReg_Z[5]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(Rxd_i),
	.EN(RReg_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \RReg[4]  (
	.Q(RReg_Z[4]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(Rxd_i),
	.EN(RReg_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \RReg[3]  (
	.Q(RReg_Z[3]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(Rxd_i),
	.EN(RReg_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \RReg[2]  (
	.Q(RReg_Z[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(Rxd_i),
	.EN(RReg_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \RReg[1]  (
	.Q(RReg_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(Rxd_i),
	.EN(RReg_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:69
  CFG4 bitpos_3_sqmuxa (
	.A(Rxd_i),
	.B(un18_enable),
	.C(un11_enable),
	.D(RxAv_5),
	.Y(bitpos_3_sqmuxa_Z)
);
defparam bitpos_3_sqmuxa.INIT=16'hF400;
// @38:85
  CFG4 \RxProc.un11_enable_1.CO3  (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[0]),
	.C(samplecnt_Z[3]),
	.D(samplecnt_Z[2]),
	.Y(un11_enable)
);
defparam \RxProc.un11_enable_1.CO3 .INIT=16'h0007;
// @38:69
  CFG2 RReg_1_sqmuxa_2 (
	.A(samplecnt_Z[0]),
	.B(samplecnt_Z[1]),
	.Y(RReg_1_sqmuxa_2_Z)
);
defparam RReg_1_sqmuxa_2.INIT=4'h8;
// @38:100
  CFG2 \RxProc.un29_enable_1.CO2  (
	.A(bitpos_Z[1]),
	.B(bitpos_Z[2]),
	.Y(CO2)
);
defparam \RxProc.un29_enable_1.CO2 .INIT=4'h1;
// @38:69
  CFG3 RReg_1_sqmuxa_1 (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(RReg_1_sqmuxa_2_Z),
	.Y(RReg_1_sqmuxa_1_Z)
);
defparam RReg_1_sqmuxa_1.INIT=8'h40;
// @38:70
  CFG4 \RxProc.un3_enable  (
	.A(bitpos_Z[3]),
	.B(bitpos_Z[2]),
	.C(bitpos_Z[1]),
	.D(bitpos_Z[0]),
	.Y(bitpos_1_sqmuxa)
);
defparam \RxProc.un3_enable .INIT=16'h0001;
// @38:84
  CFG4 \bitpos_RNIULPM1[3]  (
	.A(bitpos_Z[3]),
	.B(bitpos_Z[2]),
	.C(bitpos_Z[1]),
	.D(bitpos_Z[0]),
	.Y(RxAv_5)
);
defparam \bitpos_RNIULPM1[3] .INIT=16'h0020;
// @38:92
  CFG4 \RxProc.un18_enable_1.CO3  (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[3]),
	.C(samplecnt_Z[0]),
	.D(samplecnt_Z[2]),
	.Y(un18_enable)
);
defparam \RxProc.un18_enable_1.CO3 .INIT=16'h37FF;
// @38:69
  CFG4 bitpos_4_sqmuxa (
	.A(samplecnt_Z[2]),
	.B(samplecnt_Z[3]),
	.C(un21_enable),
	.D(RReg_1_sqmuxa_2_Z),
	.Y(bitpos_4_sqmuxa_Z)
);
defparam bitpos_4_sqmuxa.INIT=16'h0800;
// @38:71
  CFG2 samplecnt_0_sqmuxa (
	.A(bitpos_1_sqmuxa),
	.B(Rxd_i),
	.Y(bitpos_0_sqmuxa)
);
defparam samplecnt_0_sqmuxa.INIT=4'h2;
// @38:69
  CFG2 \RxProc.un21_enable  (
	.A(RxAv_5),
	.B(bitpos_1_sqmuxa),
	.Y(un21_enable)
);
defparam \RxProc.un21_enable .INIT=4'hE;
// @38:69
  CFG4 RReg_1_sqmuxa (
	.A(CO2),
	.B(bitpos_Z[3]),
	.C(un21_enable),
	.D(RReg_1_sqmuxa_1_Z),
	.Y(RReg_1_sqmuxa_Z)
);
defparam RReg_1_sqmuxa.INIT=16'h0D00;
// @38:107
  CFG2 \un1_bitpos_1_1.SUM[0]  (
	.A(bitpos_4_sqmuxa_Z),
	.B(bitpos_Z[0]),
	.Y(N_60)
);
defparam \un1_bitpos_1_1.SUM[0] .INIT=4'h6;
// @38:69
  CFG3 un1_bitpos_1_sqmuxa (
	.A(un11_enable),
	.B(Rxd_i),
	.C(un18_enable),
	.Y(un1_bitpos_1_sqmuxa_Z)
);
defparam un1_bitpos_1_sqmuxa.INIT=8'hBA;
// @38:85
  CFG3 DataO_0_sqmuxa (
	.A(RxAv_5),
	.B(Rxd_i),
	.C(un11_enable),
	.Y(DataO_0_sqmuxa_Z)
);
defparam DataO_0_sqmuxa.INIT=8'h08;
// @38:61
  CFG4 RReg_3_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_3)
);
defparam RReg_3_0.INIT=16'h0200;
// @38:61
  CFG3 RReg_7_0 (
	.A(bitpos_Z[0]),
	.B(CO2),
	.C(RReg_1_sqmuxa_Z),
	.Y(RReg_7)
);
defparam RReg_7_0.INIT=8'h40;
// @38:107
  CFG3 \un1_bitpos_1_1.SUM[1]  (
	.A(bitpos_Z[0]),
	.B(bitpos_4_sqmuxa_Z),
	.C(bitpos_Z[1]),
	.Y(N_61)
);
defparam \un1_bitpos_1_1.SUM[1] .INIT=8'h78;
// @38:114
  CFG3 \samplecnt_RNO[1]  (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[0]),
	.C(bitpos_0_sqmuxa),
	.Y(samplecnt_RNO_0[1])
);
defparam \samplecnt_RNO[1] .INIT=8'h06;
// @38:114
  CFG3 \samplecnt_RNO[2]  (
	.A(bitpos_0_sqmuxa),
	.B(samplecnt_Z[2]),
	.C(RReg_1_sqmuxa_2_Z),
	.Y(samplecnt_RNO_0[2])
);
defparam \samplecnt_RNO[2] .INIT=8'h14;
// @38:61
  CFG2 \samplecnt_RNO[0]  (
	.A(bitpos_0_sqmuxa),
	.B(samplecnt_Z[0]),
	.Y(CO0_i)
);
defparam \samplecnt_RNO[0] .INIT=4'hB;
// @38:61
  CFG4 RReg_5_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_5)
);
defparam RReg_5_0.INIT=16'h0800;
// @38:61
  CFG4 RReg_2_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_2)
);
defparam RReg_2_0.INIT=16'h4000;
// @38:61
  CFG4 RReg_4_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_4)
);
defparam RReg_4_0.INIT=16'h2000;
// @38:61
  CFG4 RReg_6_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_6)
);
defparam RReg_6_0.INIT=16'h8000;
// @38:68
  CFG4 \bitpos_10[0]  (
	.A(bitpos_1_sqmuxa),
	.B(bitpos_0_sqmuxa),
	.C(un21_enable),
	.D(N_60),
	.Y(bitpos_10_Z[0])
);
defparam \bitpos_10[0] .INIT=16'hCDCC;
// @38:114
  CFG4 \samplecnt_RNO[3]  (
	.A(samplecnt_Z[2]),
	.B(samplecnt_Z[3]),
	.C(bitpos_0_sqmuxa),
	.D(RReg_1_sqmuxa_2_Z),
	.Y(samplecnt_RNO_0[3])
);
defparam \samplecnt_RNO[3] .INIT=16'h060C;
// @38:107
  CFG4 \un1_bitpos_1_1.CO2  (
	.A(bitpos_Z[0]),
	.B(bitpos_4_sqmuxa_Z),
	.C(bitpos_Z[2]),
	.D(bitpos_Z[1]),
	.Y(CO2_0)
);
defparam \un1_bitpos_1_1.CO2 .INIT=16'h8000;
// @38:107
  CFG4 \un1_bitpos_1_1.SUM[2]  (
	.A(bitpos_Z[0]),
	.B(bitpos_4_sqmuxa_Z),
	.C(bitpos_Z[2]),
	.D(bitpos_Z[1]),
	.Y(SUM_0[2])
);
defparam \un1_bitpos_1_1.SUM[2] .INIT=16'h78F0;
// @38:61
  CFG3 RReg_8_0 (
	.A(bitpos_Z[0]),
	.B(CO2),
	.C(RReg_1_sqmuxa_Z),
	.Y(RReg_8)
);
defparam RReg_8_0.INIT=8'h80;
// @38:61
  CFG4 RReg_1_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_1)
);
defparam RReg_1_0.INIT=16'h0400;
// @38:61
  CFG4 RxAv_RNO (
	.A(un11_enable),
	.B(Rxd_i),
	.C(RxAv_5),
	.D(bitpos_1_sqmuxa),
	.Y(un1_enable_i)
);
defparam RxAv_RNO.INIT=16'h004F;
// @38:68
  CFG4 \bitpos_10_m2[1]  (
	.A(un1_bitpos_1_sqmuxa_Z),
	.B(bitpos_1_sqmuxa),
	.C(N_61),
	.D(un21_enable),
	.Y(bitpos_10[1])
);
defparam \bitpos_10_m2[1] .INIT=16'hE2F0;
// @38:68
  CFG4 \bitpos_10_iv[3]  (
	.A(un21_enable),
	.B(CO2_0),
	.C(bitpos_Z[3]),
	.D(bitpos_3_sqmuxa_Z),
	.Y(bitpos_10[3])
);
defparam \bitpos_10_iv[3] .INIT=16'hFF14;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxRaw_1 */

module UartRxExtClk_1 (
  RxData,
  RxComplete,
  Uart1FifoReset_i_arst_i,
  UartClk1,
  Rxd1_i
)
;
output [7:0] RxData ;
output RxComplete ;
input Uart1FifoReset_i_arst_i ;
input UartClk1 ;
input Rxd1_i ;
wire RxComplete ;
wire Uart1FifoReset_i_arst_i ;
wire UartClk1 ;
wire Rxd1_i ;
wire Rxd_i ;
wire GND ;
wire VCC ;
// @44:79
  IBufP2Ports_0_1 ClkSyncRxd (
	.Rxd_i(Rxd_i),
	.Rxd1_i(Rxd1_i),
	.UartClk1(UartClk1)
);
// @44:88
  UartRxRaw_1 Uart (
	.RxData(RxData[7:0]),
	.Rxd_i(Rxd_i),
	.UartClk1(UartClk1),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i),
	.RxComplete(RxComplete)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxExtClk_1 */

module IBufP2Ports_6 (
  Dbg1,
  RxComplete,
  FCCC_C0_0_GL0
)
;
output Dbg1 ;
input RxComplete ;
input FCCC_C0_0_GL0 ;
wire Dbg1 ;
wire RxComplete ;
wire FCCC_C0_0_GL0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @32:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RxComplete),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:47
  SLE O (
	.Q(Dbg1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_6 */

module fifo_8_13_1_1 (
  RxData,
  Uart1RxFifoCount,
  Uart1RxFifoData,
  we_i,
  re_i,
  Uart1FifoReset_i_data_i,
  Uart1RxFifoEmpty,
  Uart1FifoReset_i_arst_i,
  FCCC_C0_0_GL0,
  Uart1RxFifoFull
)
;
input [7:0] RxData ;
output [12:0] Uart1RxFifoCount ;
output [7:0] Uart1RxFifoData ;
input we_i ;
input re_i ;
input Uart1FifoReset_i_data_i ;
output Uart1RxFifoEmpty ;
input Uart1FifoReset_i_arst_i ;
input FCCC_C0_0_GL0 ;
output Uart1RxFifoFull ;
wire we_i ;
wire re_i ;
wire Uart1FifoReset_i_data_i ;
wire Uart1RxFifoEmpty ;
wire Uart1FifoReset_i_arst_i ;
wire FCCC_C0_0_GL0 ;
wire Uart1RxFifoFull ;
wire [12:0] raddr_r_Z;
wire [11:0] raddr_r_s;
wire [1:0] ram_ram_0_3_OLDA_Z;
wire [1:0] ram_ram_0_2_OLDA_Z;
wire [1:0] ram_ram_0_1_OLDA_Z;
wire [1:0] ram_ram_0_0_OLDA_Z;
wire [12:12] raddr_r_s_Z;
wire [12:0] waddr_r_Z;
wire [12:12] waddr_r_s_Z;
wire [11:0] waddr_r_s;
wire [13:0] counter_r_Z;
wire [13:0] counter_r_s;
wire [12:9] count_o_3;
wire [12:0] counter_r_cry;
wire [0:0] counter_r_RNI0FS51_Y;
wire [1:1] counter_r_RNIA3MQ1_Y;
wire [2:2] counter_r_RNILOFF2_Y;
wire [3:3] counter_r_RNI1F943_Y;
wire [4:4] counter_r_RNIE63P3_Y;
wire [5:5] counter_r_RNISUSD4_Y;
wire [6:6] counter_r_RNIBOM25_Y;
wire [7:7] counter_r_RNIRIGN5_Y;
wire [8:8] counter_r_RNICEAC6_Y;
wire [9:9] counter_r_RNIUA417_Y;
wire [10:10] counter_r_RNIO6LS7_Y;
wire [11:11] counter_r_RNIJ36O8_Y;
wire [13:13] counter_r_RNO_FCO_1;
wire [13:13] counter_r_RNO_Y_1;
wire [12:12] counter_r_RNIF1NJ9_Y;
wire [11:1] raddr_r_cry_Z;
wire [11:1] raddr_r_cry_Y_3;
wire [12:12] raddr_r_s_FCO_3;
wire [12:12] raddr_r_s_Y_3;
wire [11:0] waddr_r_cry_Z;
wire [11:0] waddr_r_cry_Y_3;
wire [12:12] waddr_r_s_FCO_3;
wire [12:12] waddr_r_s_Y_3;
wire [1:0] ram_ram_0_0_NEWA;
wire [1:0] ram_ram_0_0_B_DOUT_1;
wire [1:0] ram_ram_0_1_NEWA;
wire [1:0] ram_ram_0_1_B_DOUT_1;
wire [1:0] ram_ram_0_2_NEWA;
wire [1:0] ram_ram_0_2_B_DOUT_1;
wire [1:0] ram_ram_0_3_NEWA;
wire [1:0] ram_ram_0_3_B_DOUT_1;
wire Uart1RxFifoFull_i ;
wire ram_ram_0_3_en_Z ;
wire VCC ;
wire do_read_Z ;
wire GND ;
wire ram_ram_0_2_en_Z ;
wire ram_ram_0_1_en_Z ;
wire ram_ram_0_0_en_Z ;
wire N_26_i ;
wire un7_counter_r ;
wire un16_counter_r ;
wire N_4067_i ;
wire N_4068_i ;
wire N_4069_i ;
wire N_4070_i ;
wire N_4071_i ;
wire N_4072_i ;
wire N_4073_i ;
wire N_4074_i ;
wire N_4075_i ;
wire counter_r_cry_cy ;
wire empty_r_RNINR2H_S ;
wire empty_r_RNINR2H_Y ;
wire raddr_r_s_348_FCO ;
wire raddr_r_s_348_S ;
wire raddr_r_s_348_Y ;
wire waddr_r_s_349_FCO ;
wire waddr_r_s_349_S ;
wire waddr_r_s_349_Y ;
wire do_write_Z ;
wire un16_counter_r_0_a2_0_1 ;
wire un16_counter_r_0_a2_11_3 ;
wire un16_counter_r_0_a2_0_9 ;
wire un16_counter_r_0_a2_0_8 ;
wire un16_counter_r_0_a2_11_4 ;
wire N_4076_10 ;
wire un16_counter_r_0_a2_0_11 ;
wire N_4076_11 ;
wire N_4065 ;
wire un16_counter_r_0_a2_0_13 ;
wire N_4076 ;
wire N_1 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
wire NC19 ;
wire NC20 ;
wire NC21 ;
wire NC22 ;
wire NC23 ;
wire NC24 ;
wire NC25 ;
wire NC26 ;
wire NC27 ;
wire NC28 ;
wire NC29 ;
wire NC30 ;
wire NC31 ;
wire NC32 ;
wire NC33 ;
wire NC34 ;
wire NC35 ;
wire NC36 ;
wire NC37 ;
wire NC38 ;
wire NC39 ;
wire NC40 ;
wire NC41 ;
wire NC42 ;
wire NC43 ;
wire NC44 ;
wire NC45 ;
wire NC46 ;
wire NC47 ;
wire NC48 ;
wire NC49 ;
wire NC50 ;
wire NC51 ;
wire NC52 ;
wire NC53 ;
wire NC54 ;
wire NC55 ;
wire NC56 ;
wire NC57 ;
wire NC58 ;
wire NC59 ;
wire NC60 ;
wire NC61 ;
wire NC62 ;
wire NC63 ;
wire NC64 ;
wire NC65 ;
wire NC66 ;
wire NC67 ;
wire NC68 ;
wire NC69 ;
wire NC70 ;
wire NC71 ;
wire NC72 ;
wire NC73 ;
wire NC74 ;
wire NC75 ;
wire NC76 ;
wire NC77 ;
wire NC78 ;
wire NC79 ;
wire NC80 ;
wire NC81 ;
wire NC82 ;
wire NC83 ;
wire NC84 ;
wire NC85 ;
wire NC86 ;
wire NC87 ;
wire NC88 ;
wire NC89 ;
wire NC90 ;
wire NC91 ;
wire NC92 ;
wire NC93 ;
wire NC94 ;
wire NC95 ;
wire NC96 ;
wire NC97 ;
wire NC98 ;
wire NC99 ;
wire NC100 ;
wire NC101 ;
wire NC102 ;
wire NC103 ;
wire NC104 ;
wire NC105 ;
wire NC106 ;
wire NC107 ;
wire NC108 ;
wire NC109 ;
wire NC110 ;
wire NC111 ;
wire NC112 ;
wire NC113 ;
wire NC114 ;
wire NC115 ;
wire NC116 ;
wire NC117 ;
wire NC118 ;
wire NC119 ;
wire NC120 ;
wire NC121 ;
wire NC122 ;
wire NC123 ;
wire NC124 ;
wire NC125 ;
wire NC126 ;
wire NC127 ;
wire NC128 ;
wire NC129 ;
wire NC130 ;
wire NC131 ;
  CFG1 \raddr_r_RNO[0]  (
	.A(raddr_r_Z[0]),
	.Y(raddr_r_s[0])
);
defparam \raddr_r_RNO[0] .INIT=2'h1;
  CFG1 full_r_RNITS5E (
	.A(Uart1RxFifoFull),
	.Y(Uart1RxFifoFull_i)
);
defparam full_r_RNITS5E.INIT=2'h1;
  SLE ram_ram_0_3_en (
	.Q(ram_ram_0_3_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_3_OLDA[0]  (
	.Q(ram_ram_0_3_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart1RxFifoData[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_3_OLDA[1]  (
	.Q(ram_ram_0_3_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart1RxFifoData[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE ram_ram_0_2_en (
	.Q(ram_ram_0_2_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_2_OLDA[0]  (
	.Q(ram_ram_0_2_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart1RxFifoData[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_2_OLDA[1]  (
	.Q(ram_ram_0_2_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart1RxFifoData[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE ram_ram_0_1_en (
	.Q(ram_ram_0_1_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_1_OLDA[0]  (
	.Q(ram_ram_0_1_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart1RxFifoData[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_1_OLDA[1]  (
	.Q(ram_ram_0_1_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart1RxFifoData[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE ram_ram_0_0_en (
	.Q(ram_ram_0_0_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[0]  (
	.Q(ram_ram_0_0_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart1RxFifoData[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[1]  (
	.Q(ram_ram_0_0_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart1RxFifoData[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[12]  (
	.Q(raddr_r_Z[12]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s_Z[12]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[11]  (
	.Q(raddr_r_Z[11]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[11]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[10]  (
	.Q(raddr_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[10]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[9]  (
	.Q(raddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[9]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[8]  (
	.Q(raddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[8]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[7]  (
	.Q(raddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[7]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[6]  (
	.Q(raddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[6]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[5]  (
	.Q(raddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[5]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[4]  (
	.Q(raddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[4]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[3]  (
	.Q(raddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[3]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[2]  (
	.Q(raddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[2]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[1]  (
	.Q(raddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[1]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[0]  (
	.Q(raddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[0]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[12]  (
	.Q(waddr_r_Z[12]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s_Z[12]),
	.EN(Uart1RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[11]  (
	.Q(waddr_r_Z[11]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[11]),
	.EN(Uart1RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[10]  (
	.Q(waddr_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[10]),
	.EN(Uart1RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[9]  (
	.Q(waddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[9]),
	.EN(Uart1RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[8]  (
	.Q(waddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[8]),
	.EN(Uart1RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[7]  (
	.Q(waddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[7]),
	.EN(Uart1RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[6]  (
	.Q(waddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[6]),
	.EN(Uart1RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[5]  (
	.Q(waddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[5]),
	.EN(Uart1RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[4]  (
	.Q(waddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[4]),
	.EN(Uart1RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[3]  (
	.Q(waddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[3]),
	.EN(Uart1RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[2]  (
	.Q(waddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[2]),
	.EN(Uart1RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[1]  (
	.Q(waddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[1]),
	.EN(Uart1RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[0]  (
	.Q(waddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[0]),
	.EN(Uart1RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[13]  (
	.Q(counter_r_Z[13]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[13]),
	.EN(N_26_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[12]  (
	.Q(counter_r_Z[12]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[12]),
	.EN(N_26_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[11]  (
	.Q(counter_r_Z[11]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[11]),
	.EN(N_26_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[10]  (
	.Q(counter_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[10]),
	.EN(N_26_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[9]  (
	.Q(counter_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[9]),
	.EN(N_26_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[8]  (
	.Q(counter_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[8]),
	.EN(N_26_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[7]  (
	.Q(counter_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[7]),
	.EN(N_26_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[6]  (
	.Q(counter_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[6]),
	.EN(N_26_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[5]  (
	.Q(counter_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[5]),
	.EN(N_26_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[4]  (
	.Q(counter_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[4]),
	.EN(N_26_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[3]  (
	.Q(counter_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[3]),
	.EN(N_26_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[2]  (
	.Q(counter_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[2]),
	.EN(N_26_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[1]  (
	.Q(counter_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[1]),
	.EN(N_26_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[0]  (
	.Q(counter_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[0]),
	.EN(N_26_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE empty_r (
	.Q(Uart1RxFifoEmpty),
	.ADn(GND),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un7_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE full_r (
	.Q(Uart1RxFifoFull),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un16_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[9]  (
	.Q(Uart1RxFifoCount[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[9]),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[8]  (
	.Q(Uart1RxFifoCount[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4067_i),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[7]  (
	.Q(Uart1RxFifoCount[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4068_i),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[6]  (
	.Q(Uart1RxFifoCount[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4069_i),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[5]  (
	.Q(Uart1RxFifoCount[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4070_i),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[4]  (
	.Q(Uart1RxFifoCount[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4071_i),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[3]  (
	.Q(Uart1RxFifoCount[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4072_i),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[2]  (
	.Q(Uart1RxFifoCount[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4073_i),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[1]  (
	.Q(Uart1RxFifoCount[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4074_i),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[0]  (
	.Q(Uart1RxFifoCount[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4075_i),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[12]  (
	.Q(Uart1RxFifoCount[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[12]),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[11]  (
	.Q(Uart1RxFifoCount[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[11]),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[10]  (
	.Q(Uart1RxFifoCount[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[10]),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:59
  ARI1 empty_r_RNINR2H (
	.FCO(counter_r_cry_cy),
	.S(empty_r_RNINR2H_S),
	.Y(empty_r_RNINR2H_Y),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam empty_r_RNINR2H.INIT=20'h4DD00;
// @39:59
  ARI1 \counter_r_RNI0FS51[0]  (
	.FCO(counter_r_cry[0]),
	.S(counter_r_s[0]),
	.Y(counter_r_RNI0FS51_Y[0]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[0]),
	.FCI(counter_r_cry_cy)
);
defparam \counter_r_RNI0FS51[0] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIA3MQ1[1]  (
	.FCO(counter_r_cry[1]),
	.S(counter_r_s[1]),
	.Y(counter_r_RNIA3MQ1_Y[1]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[1]),
	.FCI(counter_r_cry[0])
);
defparam \counter_r_RNIA3MQ1[1] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNILOFF2[2]  (
	.FCO(counter_r_cry[2]),
	.S(counter_r_s[2]),
	.Y(counter_r_RNILOFF2_Y[2]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[2]),
	.FCI(counter_r_cry[1])
);
defparam \counter_r_RNILOFF2[2] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNI1F943[3]  (
	.FCO(counter_r_cry[3]),
	.S(counter_r_s[3]),
	.Y(counter_r_RNI1F943_Y[3]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[3]),
	.FCI(counter_r_cry[2])
);
defparam \counter_r_RNI1F943[3] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIE63P3[4]  (
	.FCO(counter_r_cry[4]),
	.S(counter_r_s[4]),
	.Y(counter_r_RNIE63P3_Y[4]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[4]),
	.FCI(counter_r_cry[3])
);
defparam \counter_r_RNIE63P3[4] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNISUSD4[5]  (
	.FCO(counter_r_cry[5]),
	.S(counter_r_s[5]),
	.Y(counter_r_RNISUSD4_Y[5]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[5]),
	.FCI(counter_r_cry[4])
);
defparam \counter_r_RNISUSD4[5] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIBOM25[6]  (
	.FCO(counter_r_cry[6]),
	.S(counter_r_s[6]),
	.Y(counter_r_RNIBOM25_Y[6]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[6]),
	.FCI(counter_r_cry[5])
);
defparam \counter_r_RNIBOM25[6] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIRIGN5[7]  (
	.FCO(counter_r_cry[7]),
	.S(counter_r_s[7]),
	.Y(counter_r_RNIRIGN5_Y[7]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[7]),
	.FCI(counter_r_cry[6])
);
defparam \counter_r_RNIRIGN5[7] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNICEAC6[8]  (
	.FCO(counter_r_cry[8]),
	.S(counter_r_s[8]),
	.Y(counter_r_RNICEAC6_Y[8]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[8]),
	.FCI(counter_r_cry[7])
);
defparam \counter_r_RNICEAC6[8] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIUA417[9]  (
	.FCO(counter_r_cry[9]),
	.S(counter_r_s[9]),
	.Y(counter_r_RNIUA417_Y[9]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[9]),
	.FCI(counter_r_cry[8])
);
defparam \counter_r_RNIUA417[9] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIO6LS7[10]  (
	.FCO(counter_r_cry[10]),
	.S(counter_r_s[10]),
	.Y(counter_r_RNIO6LS7_Y[10]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[10]),
	.FCI(counter_r_cry[9])
);
defparam \counter_r_RNIO6LS7[10] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIJ36O8[11]  (
	.FCO(counter_r_cry[11]),
	.S(counter_r_s[11]),
	.Y(counter_r_RNIJ36O8_Y[11]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[11]),
	.FCI(counter_r_cry[10])
);
defparam \counter_r_RNIJ36O8[11] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNO[13]  (
	.FCO(counter_r_RNO_FCO_1[13]),
	.S(counter_r_s[13]),
	.Y(counter_r_RNO_Y_1[13]),
	.B(counter_r_Z[13]),
	.C(do_read_Z),
	.D(GND),
	.A(VCC),
	.FCI(counter_r_cry[12])
);
defparam \counter_r_RNO[13] .INIT=20'h46600;
// @39:59
  ARI1 \counter_r_RNIF1NJ9[12]  (
	.FCO(counter_r_cry[12]),
	.S(counter_r_s[12]),
	.Y(counter_r_RNIF1NJ9_Y[12]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[12]),
	.FCI(counter_r_cry[11])
);
defparam \counter_r_RNIF1NJ9[12] .INIT=20'h5DD22;
// @39:68
  ARI1 raddr_r_s_348 (
	.FCO(raddr_r_s_348_FCO),
	.S(raddr_r_s_348_S),
	.Y(raddr_r_s_348_Y),
	.B(raddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam raddr_r_s_348.INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[1]  (
	.FCO(raddr_r_cry_Z[1]),
	.S(raddr_r_s[1]),
	.Y(raddr_r_cry_Y_3[1]),
	.B(raddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_s_348_FCO)
);
defparam \raddr_r_cry[1] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[2]  (
	.FCO(raddr_r_cry_Z[2]),
	.S(raddr_r_s[2]),
	.Y(raddr_r_cry_Y_3[2]),
	.B(raddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[1])
);
defparam \raddr_r_cry[2] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[3]  (
	.FCO(raddr_r_cry_Z[3]),
	.S(raddr_r_s[3]),
	.Y(raddr_r_cry_Y_3[3]),
	.B(raddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[2])
);
defparam \raddr_r_cry[3] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[4]  (
	.FCO(raddr_r_cry_Z[4]),
	.S(raddr_r_s[4]),
	.Y(raddr_r_cry_Y_3[4]),
	.B(raddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[3])
);
defparam \raddr_r_cry[4] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[5]  (
	.FCO(raddr_r_cry_Z[5]),
	.S(raddr_r_s[5]),
	.Y(raddr_r_cry_Y_3[5]),
	.B(raddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[4])
);
defparam \raddr_r_cry[5] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[6]  (
	.FCO(raddr_r_cry_Z[6]),
	.S(raddr_r_s[6]),
	.Y(raddr_r_cry_Y_3[6]),
	.B(raddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[5])
);
defparam \raddr_r_cry[6] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[7]  (
	.FCO(raddr_r_cry_Z[7]),
	.S(raddr_r_s[7]),
	.Y(raddr_r_cry_Y_3[7]),
	.B(raddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[6])
);
defparam \raddr_r_cry[7] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[8]  (
	.FCO(raddr_r_cry_Z[8]),
	.S(raddr_r_s[8]),
	.Y(raddr_r_cry_Y_3[8]),
	.B(raddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[7])
);
defparam \raddr_r_cry[8] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[9]  (
	.FCO(raddr_r_cry_Z[9]),
	.S(raddr_r_s[9]),
	.Y(raddr_r_cry_Y_3[9]),
	.B(raddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[8])
);
defparam \raddr_r_cry[9] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[10]  (
	.FCO(raddr_r_cry_Z[10]),
	.S(raddr_r_s[10]),
	.Y(raddr_r_cry_Y_3[10]),
	.B(raddr_r_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[9])
);
defparam \raddr_r_cry[10] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_s[12]  (
	.FCO(raddr_r_s_FCO_3[12]),
	.S(raddr_r_s_Z[12]),
	.Y(raddr_r_s_Y_3[12]),
	.B(raddr_r_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[11])
);
defparam \raddr_r_s[12] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[11]  (
	.FCO(raddr_r_cry_Z[11]),
	.S(raddr_r_s[11]),
	.Y(raddr_r_cry_Y_3[11]),
	.B(raddr_r_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[10])
);
defparam \raddr_r_cry[11] .INIT=20'h4AA00;
// @39:68
  ARI1 waddr_r_s_349 (
	.FCO(waddr_r_s_349_FCO),
	.S(waddr_r_s_349_S),
	.Y(waddr_r_s_349_Y),
	.B(we_i),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam waddr_r_s_349.INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[0]  (
	.FCO(waddr_r_cry_Z[0]),
	.S(waddr_r_s[0]),
	.Y(waddr_r_cry_Y_3[0]),
	.B(waddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_s_349_FCO)
);
defparam \waddr_r_cry[0] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[1]  (
	.FCO(waddr_r_cry_Z[1]),
	.S(waddr_r_s[1]),
	.Y(waddr_r_cry_Y_3[1]),
	.B(waddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[0])
);
defparam \waddr_r_cry[1] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[2]  (
	.FCO(waddr_r_cry_Z[2]),
	.S(waddr_r_s[2]),
	.Y(waddr_r_cry_Y_3[2]),
	.B(waddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[1])
);
defparam \waddr_r_cry[2] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[3]  (
	.FCO(waddr_r_cry_Z[3]),
	.S(waddr_r_s[3]),
	.Y(waddr_r_cry_Y_3[3]),
	.B(waddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[2])
);
defparam \waddr_r_cry[3] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[4]  (
	.FCO(waddr_r_cry_Z[4]),
	.S(waddr_r_s[4]),
	.Y(waddr_r_cry_Y_3[4]),
	.B(waddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[3])
);
defparam \waddr_r_cry[4] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[5]  (
	.FCO(waddr_r_cry_Z[5]),
	.S(waddr_r_s[5]),
	.Y(waddr_r_cry_Y_3[5]),
	.B(waddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[4])
);
defparam \waddr_r_cry[5] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[6]  (
	.FCO(waddr_r_cry_Z[6]),
	.S(waddr_r_s[6]),
	.Y(waddr_r_cry_Y_3[6]),
	.B(waddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[5])
);
defparam \waddr_r_cry[6] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[7]  (
	.FCO(waddr_r_cry_Z[7]),
	.S(waddr_r_s[7]),
	.Y(waddr_r_cry_Y_3[7]),
	.B(waddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[6])
);
defparam \waddr_r_cry[7] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[8]  (
	.FCO(waddr_r_cry_Z[8]),
	.S(waddr_r_s[8]),
	.Y(waddr_r_cry_Y_3[8]),
	.B(waddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[7])
);
defparam \waddr_r_cry[8] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[9]  (
	.FCO(waddr_r_cry_Z[9]),
	.S(waddr_r_s[9]),
	.Y(waddr_r_cry_Y_3[9]),
	.B(waddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[8])
);
defparam \waddr_r_cry[9] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[10]  (
	.FCO(waddr_r_cry_Z[10]),
	.S(waddr_r_s[10]),
	.Y(waddr_r_cry_Y_3[10]),
	.B(waddr_r_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[9])
);
defparam \waddr_r_cry[10] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_s[12]  (
	.FCO(waddr_r_s_FCO_3[12]),
	.S(waddr_r_s_Z[12]),
	.Y(waddr_r_s_Y_3[12]),
	.B(waddr_r_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[11])
);
defparam \waddr_r_s[12] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[11]  (
	.FCO(waddr_r_cry_Z[11]),
	.S(waddr_r_s[11]),
	.Y(waddr_r_cry_Y_3[11]),
	.B(waddr_r_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[10])
);
defparam \waddr_r_cry[11] .INIT=20'h4AA00;
// @39:46
  RAM1K18 ram_ram_0_0 (
	.A_DOUT({NC15, NC14, NC13, NC12, NC11, NC10, NC9, NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0, ram_ram_0_0_NEWA[1:0]}),
	.B_DOUT({NC31, NC30, NC29, NC28, NC27, NC26, NC25, NC24, NC23, NC22, NC21, NC20, NC19, NC18, NC17, NC16, ram_ram_0_0_B_DOUT_1[1:0]}),
	.BUSY(NC32),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({raddr_r_Z[12:0], GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RxData[1:0]}),
	.B_ADDR({waddr_r_Z[12:0], GND}),
	.B_WEN({GND, do_write_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_0.RAMINDEX="ram[7:0]%8192-8192%8-8%SPEED%0%0%DUAL-PORT%ECC_EN-0";
// @39:46
  RAM1K18 ram_ram_0_1 (
	.A_DOUT({NC48, NC47, NC46, NC45, NC44, NC43, NC42, NC41, NC40, NC39, NC38, NC37, NC36, NC35, NC34, NC33, ram_ram_0_1_NEWA[1:0]}),
	.B_DOUT({NC64, NC63, NC62, NC61, NC60, NC59, NC58, NC57, NC56, NC55, NC54, NC53, NC52, NC51, NC50, NC49, ram_ram_0_1_B_DOUT_1[1:0]}),
	.BUSY(NC65),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({raddr_r_Z[12:0], GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RxData[3:2]}),
	.B_ADDR({waddr_r_Z[12:0], GND}),
	.B_WEN({GND, do_write_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_1.RAMINDEX="ram[7:0]%8192-8192%8-8%SPEED%0%1%DUAL-PORT%ECC_EN-0";
// @39:46
  RAM1K18 ram_ram_0_2 (
	.A_DOUT({NC81, NC80, NC79, NC78, NC77, NC76, NC75, NC74, NC73, NC72, NC71, NC70, NC69, NC68, NC67, NC66, ram_ram_0_2_NEWA[1:0]}),
	.B_DOUT({NC97, NC96, NC95, NC94, NC93, NC92, NC91, NC90, NC89, NC88, NC87, NC86, NC85, NC84, NC83, NC82, ram_ram_0_2_B_DOUT_1[1:0]}),
	.BUSY(NC98),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({raddr_r_Z[12:0], GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RxData[5:4]}),
	.B_ADDR({waddr_r_Z[12:0], GND}),
	.B_WEN({GND, do_write_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_2.RAMINDEX="ram[7:0]%8192-8192%8-8%SPEED%0%2%DUAL-PORT%ECC_EN-0";
// @39:46
  RAM1K18 ram_ram_0_3 (
	.A_DOUT({NC114, NC113, NC112, NC111, NC110, NC109, NC108, NC107, NC106, NC105, NC104, NC103, NC102, NC101, NC100, NC99, ram_ram_0_3_NEWA[1:0]}),
	.B_DOUT({NC130, NC129, NC128, NC127, NC126, NC125, NC124, NC123, NC122, NC121, NC120, NC119, NC118, NC117, NC116, NC115, ram_ram_0_3_B_DOUT_1[1:0]}),
	.BUSY(NC131),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({raddr_r_Z[12:0], GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RxData[7:6]}),
	.B_ADDR({waddr_r_Z[12:0], GND}),
	.B_WEN({GND, do_write_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_3.RAMINDEX="ram[7:0]%8192-8192%8-8%SPEED%0%3%DUAL-PORT%ECC_EN-0";
  CFG3 ram_ram_0_0_RNIS1R61 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[1]),
	.C(ram_ram_0_0_OLDA_Z[1]),
	.Y(Uart1RxFifoData[1])
);
defparam ram_ram_0_0_RNIS1R61.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIR0R61 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[0]),
	.C(ram_ram_0_0_OLDA_Z[0]),
	.Y(Uart1RxFifoData[0])
);
defparam ram_ram_0_0_RNIR0R61.INIT=8'hD8;
  CFG3 \ram_ram_0_1_OLDA_RNIVCQG[1]  (
	.A(ram_ram_0_1_en_Z),
	.B(ram_ram_0_1_NEWA[1]),
	.C(ram_ram_0_1_OLDA_Z[1]),
	.Y(Uart1RxFifoData[3])
);
defparam \ram_ram_0_1_OLDA_RNIVCQG[1] .INIT=8'hD8;
  CFG3 \ram_ram_0_1_OLDA_RNIUBQG[0]  (
	.A(ram_ram_0_1_en_Z),
	.B(ram_ram_0_1_NEWA[0]),
	.C(ram_ram_0_1_OLDA_Z[0]),
	.Y(Uart1RxFifoData[2])
);
defparam \ram_ram_0_1_OLDA_RNIUBQG[0] .INIT=8'hD8;
  CFG3 ram_ram_0_2_RNI2OPQ (
	.A(ram_ram_0_2_en_Z),
	.B(ram_ram_0_2_NEWA[1]),
	.C(ram_ram_0_2_OLDA_Z[1]),
	.Y(Uart1RxFifoData[5])
);
defparam ram_ram_0_2_RNI2OPQ.INIT=8'hD8;
  CFG3 ram_ram_0_2_RNI1NPQ (
	.A(ram_ram_0_2_en_Z),
	.B(ram_ram_0_2_NEWA[0]),
	.C(ram_ram_0_2_OLDA_Z[0]),
	.Y(Uart1RxFifoData[4])
);
defparam ram_ram_0_2_RNI1NPQ.INIT=8'hD8;
  CFG3 \ram_ram_0_3_OLDA_RNI53PK[1]  (
	.A(ram_ram_0_3_en_Z),
	.B(ram_ram_0_3_NEWA[1]),
	.C(ram_ram_0_3_OLDA_Z[1]),
	.Y(Uart1RxFifoData[7])
);
defparam \ram_ram_0_3_OLDA_RNI53PK[1] .INIT=8'hD8;
  CFG3 \ram_ram_0_3_OLDA_RNI42PK[0]  (
	.A(ram_ram_0_3_en_Z),
	.B(ram_ram_0_3_NEWA[0]),
	.C(ram_ram_0_3_OLDA_Z[0]),
	.Y(Uart1RxFifoData[6])
);
defparam \ram_ram_0_3_OLDA_RNI42PK[0] .INIT=8'hD8;
// @39:61
  CFG3 do_count_0_x2 (
	.A(re_i),
	.B(Uart1RxFifoEmpty),
	.C(do_write_Z),
	.Y(N_26_i)
);
defparam do_count_0_x2.INIT=8'hD2;
// @39:89
  CFG2 \update.un16_counter_r_0_a2_0_1  (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[8]),
	.Y(un16_counter_r_0_a2_0_1)
);
defparam \update.un16_counter_r_0_a2_0_1 .INIT=4'h8;
// @39:89
  CFG2 \update.un16_counter_r_0_a2_11_3  (
	.A(counter_r_Z[5]),
	.B(counter_r_Z[9]),
	.Y(un16_counter_r_0_a2_11_3)
);
defparam \update.un16_counter_r_0_a2_11_3 .INIT=4'h1;
// @39:76
  CFG2 \update.count_o_3[12]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[12]),
	.Y(count_o_3[12])
);
defparam \update.count_o_3[12] .INIT=4'hE;
// @39:76
  CFG2 \update.count_o_3[11]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[11]),
	.Y(count_o_3[11])
);
defparam \update.count_o_3[11] .INIT=4'hE;
// @39:76
  CFG2 \update.count_o_3[10]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[10]),
	.Y(count_o_3[10])
);
defparam \update.count_o_3[10] .INIT=4'hE;
// @39:76
  CFG2 \update.count_o_3[9]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[9]),
	.Y(count_o_3[9])
);
defparam \update.count_o_3[9] .INIT=4'hE;
// @39:60
  CFG2 do_write (
	.A(Uart1RxFifoFull),
	.B(we_i),
	.Y(do_write_Z)
);
defparam do_write.INIT=4'h4;
// @39:59
  CFG2 do_read (
	.A(Uart1RxFifoEmpty),
	.B(re_i),
	.Y(do_read_Z)
);
defparam do_read.INIT=4'h4;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_0_9  (
	.A(counter_r_Z[13]),
	.B(counter_r_Z[12]),
	.C(counter_r_Z[11]),
	.D(counter_r_Z[5]),
	.Y(un16_counter_r_0_a2_0_9)
);
defparam \update.un16_counter_r_0_a2_0_9 .INIT=16'h4000;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_0_8  (
	.A(counter_r_Z[7]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[0]),
	.Y(un16_counter_r_0_a2_0_8)
);
defparam \update.un16_counter_r_0_a2_0_8 .INIT=16'h8000;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_11_4  (
	.A(counter_r_Z[8]),
	.B(counter_r_Z[6]),
	.C(counter_r_Z[4]),
	.D(counter_r_Z[1]),
	.Y(un16_counter_r_0_a2_11_4)
);
defparam \update.un16_counter_r_0_a2_11_4 .INIT=16'h0001;
// @39:82
  CFG4 \update.un7_counter_r_0_a2_10  (
	.A(counter_r_Z[12]),
	.B(counter_r_Z[11]),
	.C(counter_r_Z[10]),
	.D(counter_r_Z[3]),
	.Y(N_4076_10)
);
defparam \update.un7_counter_r_0_a2_10 .INIT=16'h0001;
// @39:68
  CFG2 \count_o_RNO[8]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[8]),
	.Y(N_4067_i)
);
defparam \count_o_RNO[8] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[7]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[7]),
	.Y(N_4068_i)
);
defparam \count_o_RNO[7] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[6]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[6]),
	.Y(N_4069_i)
);
defparam \count_o_RNO[6] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[5]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[5]),
	.Y(N_4070_i)
);
defparam \count_o_RNO[5] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[4]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[4]),
	.Y(N_4071_i)
);
defparam \count_o_RNO[4] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[3]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[3]),
	.Y(N_4072_i)
);
defparam \count_o_RNO[3] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[2]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[2]),
	.Y(N_4073_i)
);
defparam \count_o_RNO[2] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[1]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[1]),
	.Y(N_4074_i)
);
defparam \count_o_RNO[1] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[0]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[0]),
	.Y(N_4075_i)
);
defparam \count_o_RNO[0] .INIT=4'hE;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_0_11  (
	.A(counter_r_Z[1]),
	.B(counter_r_Z[3]),
	.C(un16_counter_r_0_a2_0_8),
	.D(un16_counter_r_0_a2_0_1),
	.Y(un16_counter_r_0_a2_0_11)
);
defparam \update.un16_counter_r_0_a2_0_11 .INIT=16'h8000;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_11  (
	.A(counter_r_Z[2]),
	.B(counter_r_Z[7]),
	.C(un16_counter_r_0_a2_11_4),
	.D(un16_counter_r_0_a2_11_3),
	.Y(N_4076_11)
);
defparam \update.un16_counter_r_0_a2_11 .INIT=16'h1000;
// @39:82
  CFG3 \update.un7_counter_r_0_o2  (
	.A(counter_r_Z[0]),
	.B(do_read_Z),
	.C(do_write_Z),
	.Y(N_4065)
);
defparam \update.un7_counter_r_0_o2 .INIT=8'h5D;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_0_13  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[9]),
	.C(un16_counter_r_0_a2_0_11),
	.D(do_read_Z),
	.Y(un16_counter_r_0_a2_0_13)
);
defparam \update.un16_counter_r_0_a2_0_13 .INIT=16'h0080;
// @39:89
  CFG4 \update.un16_counter_r_0_a2  (
	.A(counter_r_Z[0]),
	.B(counter_r_Z[13]),
	.C(N_4076_11),
	.D(N_4076_10),
	.Y(N_4076)
);
defparam \update.un16_counter_r_0_a2 .INIT=16'h4000;
// @39:82
  CFG4 \update.un7_counter_r_0_a2  (
	.A(counter_r_Z[13]),
	.B(N_4076_10),
	.C(N_4076_11),
	.D(N_4065),
	.Y(un7_counter_r)
);
defparam \update.un7_counter_r_0_a2 .INIT=16'h4000;
// @39:89
  CFG4 \update.un16_counter_r_0  (
	.A(N_4076),
	.B(un16_counter_r_0_a2_0_13),
	.C(un16_counter_r_0_a2_0_9),
	.D(do_write_Z),
	.Y(un16_counter_r)
);
defparam \update.un16_counter_r_0 .INIT=16'hEAAA;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fifo_8_13_1_1 */

module gated_fifo_8_13_1_1 (
  Uart1RxFifoData,
  Uart1RxFifoCount,
  RxData,
  Uart1RxFifoFull,
  Uart1RxFifoEmpty,
  Uart1FifoReset_i_data_i,
  ReadUart1,
  Dbg1,
  FCCC_C0_0_GL0,
  Uart1FifoReset_i_arst_i
)
;
output [7:0] Uart1RxFifoData ;
output [12:0] Uart1RxFifoCount ;
input [7:0] RxData ;
output Uart1RxFifoFull ;
output Uart1RxFifoEmpty ;
input Uart1FifoReset_i_data_i ;
input ReadUart1 ;
input Dbg1 ;
input FCCC_C0_0_GL0 ;
input Uart1FifoReset_i_arst_i ;
wire Uart1RxFifoFull ;
wire Uart1RxFifoEmpty ;
wire Uart1FifoReset_i_data_i ;
wire ReadUart1 ;
wire Dbg1 ;
wire FCCC_C0_0_GL0 ;
wire Uart1FifoReset_i_arst_i ;
wire we_i_Z ;
wire VCC ;
wire Last_wone_i_0_sqmuxa_Z ;
wire GND ;
wire re_i_Z ;
wire Last_rone_i_0_sqmuxa_Z ;
wire Last_wone_i_Z ;
wire Last_rone_i_Z ;
wire N_1 ;
// @45:86
  SLE we_i (
	.Q(we_i_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_wone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE re_i (
	.Q(re_i_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_rone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE Last_wone_i (
	.Q(Last_wone_i_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Dbg1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE Last_rone_i (
	.Q(Last_rone_i_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadUart1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:145
  CFG2 Last_rone_i_0_sqmuxa (
	.A(ReadUart1),
	.B(Last_rone_i_Z),
	.Y(Last_rone_i_0_sqmuxa_Z)
);
defparam Last_rone_i_0_sqmuxa.INIT=4'h2;
// @45:178
  CFG2 Last_wone_i_0_sqmuxa (
	.A(Dbg1),
	.B(Last_wone_i_Z),
	.Y(Last_wone_i_0_sqmuxa_Z)
);
defparam Last_wone_i_0_sqmuxa.INIT=4'h2;
// @45:63
  fifo_8_13_1_1 fifo_i (
	.RxData(RxData[7:0]),
	.Uart1RxFifoCount(Uart1RxFifoCount[12:0]),
	.Uart1RxFifoData(Uart1RxFifoData[7:0]),
	.we_i(we_i_Z),
	.re_i(re_i_Z),
	.Uart1FifoReset_i_data_i(Uart1FifoReset_i_data_i),
	.Uart1RxFifoEmpty(Uart1RxFifoEmpty),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart1RxFifoFull(Uart1RxFifoFull)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* gated_fifo_8_13_1_1 */

module UartRxFifoExtClk_13_2 (
  Uart1RxFifoCount,
  Uart1RxFifoData,
  ReadUart1,
  Uart1FifoReset_i_data_i,
  Uart1RxFifoEmpty,
  Uart1RxFifoFull,
  FCCC_C0_0_GL0,
  Rxd1_i,
  UartClk1,
  Uart1FifoReset_i_arst_i
)
;
output [12:0] Uart1RxFifoCount ;
output [7:0] Uart1RxFifoData ;
input ReadUart1 ;
input Uart1FifoReset_i_data_i ;
output Uart1RxFifoEmpty ;
output Uart1RxFifoFull ;
input FCCC_C0_0_GL0 ;
input Rxd1_i ;
input UartClk1 ;
input Uart1FifoReset_i_arst_i ;
wire ReadUart1 ;
wire Uart1FifoReset_i_data_i ;
wire Uart1RxFifoEmpty ;
wire Uart1RxFifoFull ;
wire FCCC_C0_0_GL0 ;
wire Rxd1_i ;
wire UartClk1 ;
wire Uart1FifoReset_i_arst_i ;
wire [7:0] RxData;
wire RxComplete ;
wire Dbg1 ;
wire GND ;
wire VCC ;
// @46:133
  UartRxExtClk_1 Uart (
	.RxData(RxData[7:0]),
	.RxComplete(RxComplete),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i),
	.UartClk1(UartClk1),
	.Rxd1_i(Rxd1_i)
);
// @46:147
  IBufP2Ports_6 ClkSyncWrite (
	.Dbg1(Dbg1),
	.RxComplete(RxComplete),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @46:156
  gated_fifo_8_13_1_1 UartFifo (
	.Uart1RxFifoData(Uart1RxFifoData[7:0]),
	.Uart1RxFifoCount(Uart1RxFifoCount[12:0]),
	.RxData(RxData[7:0]),
	.Uart1RxFifoFull(Uart1RxFifoFull),
	.Uart1RxFifoEmpty(Uart1RxFifoEmpty),
	.Uart1FifoReset_i_data_i(Uart1FifoReset_i_data_i),
	.ReadUart1(ReadUart1),
	.Dbg1(Dbg1),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxFifoExtClk_13_2 */

module fifo_8_13_1_2 (
  Uart1TxFifoData,
  OutgoingTxByte,
  we_i,
  re_i,
  r_ack_i,
  Uart1FifoReset_i_arst_i,
  FCCC_C0_0_GL0,
  Uart1TxFifoFull,
  Uart1TxFifoEmpty
)
;
input [7:0] Uart1TxFifoData ;
output [7:0] OutgoingTxByte ;
input we_i ;
input re_i ;
output r_ack_i ;
input Uart1FifoReset_i_arst_i ;
input FCCC_C0_0_GL0 ;
output Uart1TxFifoFull ;
output Uart1TxFifoEmpty ;
wire we_i ;
wire re_i ;
wire r_ack_i ;
wire Uart1FifoReset_i_arst_i ;
wire FCCC_C0_0_GL0 ;
wire Uart1TxFifoFull ;
wire Uart1TxFifoEmpty ;
wire [1:0] ram_ram_0_3_OLDA_Z;
wire [1:0] ram_ram_0_2_OLDA_Z;
wire [1:0] ram_ram_0_1_OLDA_Z;
wire [1:0] ram_ram_0_0_OLDA_Z;
wire [12:0] raddr_r_Z;
wire [12:12] raddr_r_s_Z;
wire [11:0] raddr_r_s;
wire [12:0] waddr_r_Z;
wire [12:12] waddr_r_s_Z;
wire [11:0] waddr_r_s;
wire [13:0] counter_r_Z;
wire [13:0] counter_r_s;
wire [12:0] counter_r_cry;
wire [0:0] counter_r_RNI6F551_Y;
wire [1:1] counter_r_RNIQENV1_Y;
wire [2:2] counter_r_RNIFF9Q2_Y;
wire [3:3] counter_r_RNI5HRK3_Y;
wire [4:4] counter_r_RNISJDF4_Y;
wire [5:5] counter_r_RNIKNV95_Y;
wire [6:6] counter_r_RNIDSH46_Y;
wire [7:7] counter_r_RNI724V6_Y;
wire [8:8] counter_r_RNI29MP7_Y;
wire [9:9] counter_r_RNIUG8K8_Y;
wire [10:10] counter_r_RNI268D9_Y;
wire [11:11] counter_r_RNI7S76A_Y;
wire [13:13] counter_r_RNO_FCO_2;
wire [13:13] counter_r_RNO_Y_2;
wire [12:12] counter_r_RNIDJ7VA_Y;
wire [11:0] raddr_r_cry_Z;
wire [0:0] raddr_r_cry_Y_0;
wire [11:1] raddr_r_cry_Y_2;
wire [12:12] raddr_r_s_FCO_2;
wire [12:12] raddr_r_s_Y_2;
wire [11:0] waddr_r_cry_Z;
wire [11:0] waddr_r_cry_Y_2;
wire [12:12] waddr_r_s_FCO_2;
wire [12:12] waddr_r_s_Y_2;
wire [1:0] ram_ram_0_0_NEWA;
wire [1:0] ram_ram_0_0_B_DOUT_2;
wire [1:0] ram_ram_0_1_NEWA;
wire [1:0] ram_ram_0_1_B_DOUT_2;
wire [1:0] ram_ram_0_2_NEWA;
wire [1:0] ram_ram_0_2_B_DOUT_2;
wire [1:0] ram_ram_0_3_NEWA;
wire [1:0] ram_ram_0_3_B_DOUT_2;
wire Uart1TxFifoEmpty_i ;
wire Uart1TxFifoFull_i ;
wire ram_ram_0_3_en_Z ;
wire VCC ;
wire do_read_Z ;
wire GND ;
wire ram_ram_0_2_en_Z ;
wire ram_ram_0_1_en_Z ;
wire ram_ram_0_0_en_Z ;
wire do_count_Z ;
wire un7_counter_r ;
wire un16_counter_r ;
wire counter_r_cry_cy ;
wire empty_r_RNIJGJA_S ;
wire empty_r_RNIJGJA_Y ;
wire raddr_r_s_346_FCO ;
wire raddr_r_s_346_S ;
wire raddr_r_s_346_Y ;
wire waddr_r_s_347_FCO ;
wire waddr_r_s_347_S ;
wire waddr_r_s_347_Y ;
wire do_write_Z ;
wire un9_counter_r_9 ;
wire un14_counter_r_3 ;
wire un5_counter_r_4 ;
wire un5_counter_r_6 ;
wire un5_counter_r_7 ;
wire un19_counter_r_1 ;
wire un14_counter_r_9 ;
wire un14_counter_r_7 ;
wire un9_counter_r_0 ;
wire un5_counter_r_5_0 ;
wire un5_counter_r_4_0 ;
wire un14_counter_r_11 ;
wire un9_counter_r_2_0 ;
wire un14_counter_r_13 ;
wire un19_counter_r ;
wire un5_counter_r ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
wire NC19 ;
wire NC20 ;
wire NC21 ;
wire NC22 ;
wire NC23 ;
wire NC24 ;
wire NC25 ;
wire NC26 ;
wire NC27 ;
wire NC28 ;
wire NC29 ;
wire NC30 ;
wire NC31 ;
wire NC32 ;
wire NC33 ;
wire NC34 ;
wire NC35 ;
wire NC36 ;
wire NC37 ;
wire NC38 ;
wire NC39 ;
wire NC40 ;
wire NC41 ;
wire NC42 ;
wire NC43 ;
wire NC44 ;
wire NC45 ;
wire NC46 ;
wire NC47 ;
wire NC48 ;
wire NC49 ;
wire NC50 ;
wire NC51 ;
wire NC52 ;
wire NC53 ;
wire NC54 ;
wire NC55 ;
wire NC56 ;
wire NC57 ;
wire NC58 ;
wire NC59 ;
wire NC60 ;
wire NC61 ;
wire NC62 ;
wire NC63 ;
wire NC64 ;
wire NC65 ;
wire NC66 ;
wire NC67 ;
wire NC68 ;
wire NC69 ;
wire NC70 ;
wire NC71 ;
wire NC72 ;
wire NC73 ;
wire NC74 ;
wire NC75 ;
wire NC76 ;
wire NC77 ;
wire NC78 ;
wire NC79 ;
wire NC80 ;
wire NC81 ;
wire NC82 ;
wire NC83 ;
wire NC84 ;
wire NC85 ;
wire NC86 ;
wire NC87 ;
wire NC88 ;
wire NC89 ;
wire NC90 ;
wire NC91 ;
wire NC92 ;
wire NC93 ;
wire NC94 ;
wire NC95 ;
wire NC96 ;
wire NC97 ;
wire NC98 ;
wire NC99 ;
wire NC100 ;
wire NC101 ;
wire NC102 ;
wire NC103 ;
wire NC104 ;
wire NC105 ;
wire NC106 ;
wire NC107 ;
wire NC108 ;
wire NC109 ;
wire NC110 ;
wire NC111 ;
wire NC112 ;
wire NC113 ;
wire NC114 ;
wire NC115 ;
wire NC116 ;
wire NC117 ;
wire NC118 ;
wire NC119 ;
wire NC120 ;
wire NC121 ;
wire NC122 ;
wire NC123 ;
wire NC124 ;
wire NC125 ;
wire NC126 ;
wire NC127 ;
wire NC128 ;
wire NC129 ;
wire NC130 ;
wire NC131 ;
  CFG1 empty_r_RNI79O3 (
	.A(Uart1TxFifoEmpty),
	.Y(Uart1TxFifoEmpty_i)
);
defparam empty_r_RNI79O3.INIT=2'h1;
  CFG1 full_r_RNIBVC3 (
	.A(Uart1TxFifoFull),
	.Y(Uart1TxFifoFull_i)
);
defparam full_r_RNIBVC3.INIT=2'h1;
  SLE ram_ram_0_3_en (
	.Q(ram_ram_0_3_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_3_OLDA[0]  (
	.Q(ram_ram_0_3_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_3_OLDA[1]  (
	.Q(ram_ram_0_3_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE ram_ram_0_2_en (
	.Q(ram_ram_0_2_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_2_OLDA[0]  (
	.Q(ram_ram_0_2_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_2_OLDA[1]  (
	.Q(ram_ram_0_2_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE ram_ram_0_1_en (
	.Q(ram_ram_0_1_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_1_OLDA[0]  (
	.Q(ram_ram_0_1_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_1_OLDA[1]  (
	.Q(ram_ram_0_1_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE ram_ram_0_0_en (
	.Q(ram_ram_0_0_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[0]  (
	.Q(ram_ram_0_0_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[1]  (
	.Q(ram_ram_0_0_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[12]  (
	.Q(raddr_r_Z[12]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s_Z[12]),
	.EN(Uart1TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[11]  (
	.Q(raddr_r_Z[11]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[11]),
	.EN(Uart1TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[10]  (
	.Q(raddr_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[10]),
	.EN(Uart1TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[9]  (
	.Q(raddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[9]),
	.EN(Uart1TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[8]  (
	.Q(raddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[8]),
	.EN(Uart1TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[7]  (
	.Q(raddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[7]),
	.EN(Uart1TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[6]  (
	.Q(raddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[6]),
	.EN(Uart1TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[5]  (
	.Q(raddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[5]),
	.EN(Uart1TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[4]  (
	.Q(raddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[4]),
	.EN(Uart1TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[3]  (
	.Q(raddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[3]),
	.EN(Uart1TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[2]  (
	.Q(raddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[2]),
	.EN(Uart1TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[1]  (
	.Q(raddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[1]),
	.EN(Uart1TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[0]  (
	.Q(raddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[0]),
	.EN(Uart1TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[12]  (
	.Q(waddr_r_Z[12]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s_Z[12]),
	.EN(Uart1TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[11]  (
	.Q(waddr_r_Z[11]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[11]),
	.EN(Uart1TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[10]  (
	.Q(waddr_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[10]),
	.EN(Uart1TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[9]  (
	.Q(waddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[9]),
	.EN(Uart1TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[8]  (
	.Q(waddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[8]),
	.EN(Uart1TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[7]  (
	.Q(waddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[7]),
	.EN(Uart1TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[6]  (
	.Q(waddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[6]),
	.EN(Uart1TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[5]  (
	.Q(waddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[5]),
	.EN(Uart1TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[4]  (
	.Q(waddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[4]),
	.EN(Uart1TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[3]  (
	.Q(waddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[3]),
	.EN(Uart1TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[2]  (
	.Q(waddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[2]),
	.EN(Uart1TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[1]  (
	.Q(waddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[1]),
	.EN(Uart1TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[0]  (
	.Q(waddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[0]),
	.EN(Uart1TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[13]  (
	.Q(counter_r_Z[13]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[13]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[12]  (
	.Q(counter_r_Z[12]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[12]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[11]  (
	.Q(counter_r_Z[11]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[11]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[10]  (
	.Q(counter_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[10]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[9]  (
	.Q(counter_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[9]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[8]  (
	.Q(counter_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[8]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[7]  (
	.Q(counter_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[7]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[6]  (
	.Q(counter_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[6]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[5]  (
	.Q(counter_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[5]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[4]  (
	.Q(counter_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[4]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[3]  (
	.Q(counter_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[3]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[2]  (
	.Q(counter_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[2]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[1]  (
	.Q(counter_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[1]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[0]  (
	.Q(counter_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[0]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE empty_r (
	.Q(Uart1TxFifoEmpty),
	.ADn(GND),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un7_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE full_r (
	.Q(Uart1TxFifoFull),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un16_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:123
  SLE r_ack (
	.Q(r_ack_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:59
  ARI1 empty_r_RNIJGJA (
	.FCO(counter_r_cry_cy),
	.S(empty_r_RNIJGJA_S),
	.Y(empty_r_RNIJGJA_Y),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam empty_r_RNIJGJA.INIT=20'h4DD00;
// @39:59
  ARI1 \counter_r_RNI6F551[0]  (
	.FCO(counter_r_cry[0]),
	.S(counter_r_s[0]),
	.Y(counter_r_RNI6F551_Y[0]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[0]),
	.FCI(counter_r_cry_cy)
);
defparam \counter_r_RNI6F551[0] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIQENV1[1]  (
	.FCO(counter_r_cry[1]),
	.S(counter_r_s[1]),
	.Y(counter_r_RNIQENV1_Y[1]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[1]),
	.FCI(counter_r_cry[0])
);
defparam \counter_r_RNIQENV1[1] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIFF9Q2[2]  (
	.FCO(counter_r_cry[2]),
	.S(counter_r_s[2]),
	.Y(counter_r_RNIFF9Q2_Y[2]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[2]),
	.FCI(counter_r_cry[1])
);
defparam \counter_r_RNIFF9Q2[2] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNI5HRK3[3]  (
	.FCO(counter_r_cry[3]),
	.S(counter_r_s[3]),
	.Y(counter_r_RNI5HRK3_Y[3]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[3]),
	.FCI(counter_r_cry[2])
);
defparam \counter_r_RNI5HRK3[3] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNISJDF4[4]  (
	.FCO(counter_r_cry[4]),
	.S(counter_r_s[4]),
	.Y(counter_r_RNISJDF4_Y[4]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[4]),
	.FCI(counter_r_cry[3])
);
defparam \counter_r_RNISJDF4[4] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIKNV95[5]  (
	.FCO(counter_r_cry[5]),
	.S(counter_r_s[5]),
	.Y(counter_r_RNIKNV95_Y[5]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[5]),
	.FCI(counter_r_cry[4])
);
defparam \counter_r_RNIKNV95[5] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIDSH46[6]  (
	.FCO(counter_r_cry[6]),
	.S(counter_r_s[6]),
	.Y(counter_r_RNIDSH46_Y[6]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[6]),
	.FCI(counter_r_cry[5])
);
defparam \counter_r_RNIDSH46[6] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNI724V6[7]  (
	.FCO(counter_r_cry[7]),
	.S(counter_r_s[7]),
	.Y(counter_r_RNI724V6_Y[7]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[7]),
	.FCI(counter_r_cry[6])
);
defparam \counter_r_RNI724V6[7] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNI29MP7[8]  (
	.FCO(counter_r_cry[8]),
	.S(counter_r_s[8]),
	.Y(counter_r_RNI29MP7_Y[8]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[8]),
	.FCI(counter_r_cry[7])
);
defparam \counter_r_RNI29MP7[8] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIUG8K8[9]  (
	.FCO(counter_r_cry[9]),
	.S(counter_r_s[9]),
	.Y(counter_r_RNIUG8K8_Y[9]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[9]),
	.FCI(counter_r_cry[8])
);
defparam \counter_r_RNIUG8K8[9] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNI268D9[10]  (
	.FCO(counter_r_cry[10]),
	.S(counter_r_s[10]),
	.Y(counter_r_RNI268D9_Y[10]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[10]),
	.FCI(counter_r_cry[9])
);
defparam \counter_r_RNI268D9[10] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNI7S76A[11]  (
	.FCO(counter_r_cry[11]),
	.S(counter_r_s[11]),
	.Y(counter_r_RNI7S76A_Y[11]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[11]),
	.FCI(counter_r_cry[10])
);
defparam \counter_r_RNI7S76A[11] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNO[13]  (
	.FCO(counter_r_RNO_FCO_2[13]),
	.S(counter_r_s[13]),
	.Y(counter_r_RNO_Y_2[13]),
	.B(counter_r_Z[13]),
	.C(do_read_Z),
	.D(GND),
	.A(VCC),
	.FCI(counter_r_cry[12])
);
defparam \counter_r_RNO[13] .INIT=20'h46600;
// @39:59
  ARI1 \counter_r_RNIDJ7VA[12]  (
	.FCO(counter_r_cry[12]),
	.S(counter_r_s[12]),
	.Y(counter_r_RNIDJ7VA_Y[12]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[12]),
	.FCI(counter_r_cry[11])
);
defparam \counter_r_RNIDJ7VA[12] .INIT=20'h5DD22;
// @39:68
  ARI1 raddr_r_s_346 (
	.FCO(raddr_r_s_346_FCO),
	.S(raddr_r_s_346_S),
	.Y(raddr_r_s_346_Y),
	.B(re_i),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam raddr_r_s_346.INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[0]  (
	.FCO(raddr_r_cry_Z[0]),
	.S(raddr_r_s[0]),
	.Y(raddr_r_cry_Y_0[0]),
	.B(raddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_s_346_FCO)
);
defparam \raddr_r_cry[0] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[1]  (
	.FCO(raddr_r_cry_Z[1]),
	.S(raddr_r_s[1]),
	.Y(raddr_r_cry_Y_2[1]),
	.B(raddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[0])
);
defparam \raddr_r_cry[1] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[2]  (
	.FCO(raddr_r_cry_Z[2]),
	.S(raddr_r_s[2]),
	.Y(raddr_r_cry_Y_2[2]),
	.B(raddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[1])
);
defparam \raddr_r_cry[2] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[3]  (
	.FCO(raddr_r_cry_Z[3]),
	.S(raddr_r_s[3]),
	.Y(raddr_r_cry_Y_2[3]),
	.B(raddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[2])
);
defparam \raddr_r_cry[3] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[4]  (
	.FCO(raddr_r_cry_Z[4]),
	.S(raddr_r_s[4]),
	.Y(raddr_r_cry_Y_2[4]),
	.B(raddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[3])
);
defparam \raddr_r_cry[4] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[5]  (
	.FCO(raddr_r_cry_Z[5]),
	.S(raddr_r_s[5]),
	.Y(raddr_r_cry_Y_2[5]),
	.B(raddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[4])
);
defparam \raddr_r_cry[5] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[6]  (
	.FCO(raddr_r_cry_Z[6]),
	.S(raddr_r_s[6]),
	.Y(raddr_r_cry_Y_2[6]),
	.B(raddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[5])
);
defparam \raddr_r_cry[6] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[7]  (
	.FCO(raddr_r_cry_Z[7]),
	.S(raddr_r_s[7]),
	.Y(raddr_r_cry_Y_2[7]),
	.B(raddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[6])
);
defparam \raddr_r_cry[7] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[8]  (
	.FCO(raddr_r_cry_Z[8]),
	.S(raddr_r_s[8]),
	.Y(raddr_r_cry_Y_2[8]),
	.B(raddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[7])
);
defparam \raddr_r_cry[8] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[9]  (
	.FCO(raddr_r_cry_Z[9]),
	.S(raddr_r_s[9]),
	.Y(raddr_r_cry_Y_2[9]),
	.B(raddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[8])
);
defparam \raddr_r_cry[9] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[10]  (
	.FCO(raddr_r_cry_Z[10]),
	.S(raddr_r_s[10]),
	.Y(raddr_r_cry_Y_2[10]),
	.B(raddr_r_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[9])
);
defparam \raddr_r_cry[10] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_s[12]  (
	.FCO(raddr_r_s_FCO_2[12]),
	.S(raddr_r_s_Z[12]),
	.Y(raddr_r_s_Y_2[12]),
	.B(raddr_r_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[11])
);
defparam \raddr_r_s[12] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[11]  (
	.FCO(raddr_r_cry_Z[11]),
	.S(raddr_r_s[11]),
	.Y(raddr_r_cry_Y_2[11]),
	.B(raddr_r_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[10])
);
defparam \raddr_r_cry[11] .INIT=20'h4AA00;
// @39:68
  ARI1 waddr_r_s_347 (
	.FCO(waddr_r_s_347_FCO),
	.S(waddr_r_s_347_S),
	.Y(waddr_r_s_347_Y),
	.B(we_i),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam waddr_r_s_347.INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[0]  (
	.FCO(waddr_r_cry_Z[0]),
	.S(waddr_r_s[0]),
	.Y(waddr_r_cry_Y_2[0]),
	.B(waddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_s_347_FCO)
);
defparam \waddr_r_cry[0] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[1]  (
	.FCO(waddr_r_cry_Z[1]),
	.S(waddr_r_s[1]),
	.Y(waddr_r_cry_Y_2[1]),
	.B(waddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[0])
);
defparam \waddr_r_cry[1] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[2]  (
	.FCO(waddr_r_cry_Z[2]),
	.S(waddr_r_s[2]),
	.Y(waddr_r_cry_Y_2[2]),
	.B(waddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[1])
);
defparam \waddr_r_cry[2] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[3]  (
	.FCO(waddr_r_cry_Z[3]),
	.S(waddr_r_s[3]),
	.Y(waddr_r_cry_Y_2[3]),
	.B(waddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[2])
);
defparam \waddr_r_cry[3] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[4]  (
	.FCO(waddr_r_cry_Z[4]),
	.S(waddr_r_s[4]),
	.Y(waddr_r_cry_Y_2[4]),
	.B(waddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[3])
);
defparam \waddr_r_cry[4] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[5]  (
	.FCO(waddr_r_cry_Z[5]),
	.S(waddr_r_s[5]),
	.Y(waddr_r_cry_Y_2[5]),
	.B(waddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[4])
);
defparam \waddr_r_cry[5] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[6]  (
	.FCO(waddr_r_cry_Z[6]),
	.S(waddr_r_s[6]),
	.Y(waddr_r_cry_Y_2[6]),
	.B(waddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[5])
);
defparam \waddr_r_cry[6] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[7]  (
	.FCO(waddr_r_cry_Z[7]),
	.S(waddr_r_s[7]),
	.Y(waddr_r_cry_Y_2[7]),
	.B(waddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[6])
);
defparam \waddr_r_cry[7] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[8]  (
	.FCO(waddr_r_cry_Z[8]),
	.S(waddr_r_s[8]),
	.Y(waddr_r_cry_Y_2[8]),
	.B(waddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[7])
);
defparam \waddr_r_cry[8] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[9]  (
	.FCO(waddr_r_cry_Z[9]),
	.S(waddr_r_s[9]),
	.Y(waddr_r_cry_Y_2[9]),
	.B(waddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[8])
);
defparam \waddr_r_cry[9] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[10]  (
	.FCO(waddr_r_cry_Z[10]),
	.S(waddr_r_s[10]),
	.Y(waddr_r_cry_Y_2[10]),
	.B(waddr_r_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[9])
);
defparam \waddr_r_cry[10] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_s[12]  (
	.FCO(waddr_r_s_FCO_2[12]),
	.S(waddr_r_s_Z[12]),
	.Y(waddr_r_s_Y_2[12]),
	.B(waddr_r_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[11])
);
defparam \waddr_r_s[12] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[11]  (
	.FCO(waddr_r_cry_Z[11]),
	.S(waddr_r_s[11]),
	.Y(waddr_r_cry_Y_2[11]),
	.B(waddr_r_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[10])
);
defparam \waddr_r_cry[11] .INIT=20'h4AA00;
// @39:46
  RAM1K18 ram_ram_0_0 (
	.A_DOUT({NC15, NC14, NC13, NC12, NC11, NC10, NC9, NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0, ram_ram_0_0_NEWA[1:0]}),
	.B_DOUT({NC31, NC30, NC29, NC28, NC27, NC26, NC25, NC24, NC23, NC22, NC21, NC20, NC19, NC18, NC17, NC16, ram_ram_0_0_B_DOUT_2[1:0]}),
	.BUSY(NC32),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({raddr_r_Z[12:0], GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Uart1TxFifoData[1:0]}),
	.B_ADDR({waddr_r_Z[12:0], GND}),
	.B_WEN({GND, do_write_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_0.RAMINDEX="ram[7:0]%8192-8192%8-8%SPEED%0%0%DUAL-PORT%ECC_EN-0";
// @39:46
  RAM1K18 ram_ram_0_1 (
	.A_DOUT({NC48, NC47, NC46, NC45, NC44, NC43, NC42, NC41, NC40, NC39, NC38, NC37, NC36, NC35, NC34, NC33, ram_ram_0_1_NEWA[1:0]}),
	.B_DOUT({NC64, NC63, NC62, NC61, NC60, NC59, NC58, NC57, NC56, NC55, NC54, NC53, NC52, NC51, NC50, NC49, ram_ram_0_1_B_DOUT_2[1:0]}),
	.BUSY(NC65),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({raddr_r_Z[12:0], GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Uart1TxFifoData[3:2]}),
	.B_ADDR({waddr_r_Z[12:0], GND}),
	.B_WEN({GND, do_write_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_1.RAMINDEX="ram[7:0]%8192-8192%8-8%SPEED%0%1%DUAL-PORT%ECC_EN-0";
// @39:46
  RAM1K18 ram_ram_0_2 (
	.A_DOUT({NC81, NC80, NC79, NC78, NC77, NC76, NC75, NC74, NC73, NC72, NC71, NC70, NC69, NC68, NC67, NC66, ram_ram_0_2_NEWA[1:0]}),
	.B_DOUT({NC97, NC96, NC95, NC94, NC93, NC92, NC91, NC90, NC89, NC88, NC87, NC86, NC85, NC84, NC83, NC82, ram_ram_0_2_B_DOUT_2[1:0]}),
	.BUSY(NC98),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({raddr_r_Z[12:0], GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Uart1TxFifoData[5:4]}),
	.B_ADDR({waddr_r_Z[12:0], GND}),
	.B_WEN({GND, do_write_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_2.RAMINDEX="ram[7:0]%8192-8192%8-8%SPEED%0%2%DUAL-PORT%ECC_EN-0";
// @39:46
  RAM1K18 ram_ram_0_3 (
	.A_DOUT({NC114, NC113, NC112, NC111, NC110, NC109, NC108, NC107, NC106, NC105, NC104, NC103, NC102, NC101, NC100, NC99, ram_ram_0_3_NEWA[1:0]}),
	.B_DOUT({NC130, NC129, NC128, NC127, NC126, NC125, NC124, NC123, NC122, NC121, NC120, NC119, NC118, NC117, NC116, NC115, ram_ram_0_3_B_DOUT_2[1:0]}),
	.BUSY(NC131),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({raddr_r_Z[12:0], GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Uart1TxFifoData[7:6]}),
	.B_ADDR({waddr_r_Z[12:0], GND}),
	.B_WEN({GND, do_write_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_3.RAMINDEX="ram[7:0]%8192-8192%8-8%SPEED%0%3%DUAL-PORT%ECC_EN-0";
  CFG3 \ram_ram_0_0_OLDA_RNI6L79[1]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[1]),
	.C(ram_ram_0_0_OLDA_Z[1]),
	.Y(OutgoingTxByte[1])
);
defparam \ram_ram_0_0_OLDA_RNI6L79[1] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI5K79[0]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[0]),
	.C(ram_ram_0_0_OLDA_Z[0]),
	.Y(OutgoingTxByte[0])
);
defparam \ram_ram_0_0_OLDA_RNI5K79[0] .INIT=8'hD8;
  CFG3 ram_ram_0_1_RNI907J (
	.A(ram_ram_0_1_en_Z),
	.B(ram_ram_0_1_NEWA[1]),
	.C(ram_ram_0_1_OLDA_Z[1]),
	.Y(OutgoingTxByte[3])
);
defparam ram_ram_0_1_RNI907J.INIT=8'hD8;
  CFG3 ram_ram_0_1_RNI8V6J (
	.A(ram_ram_0_1_en_Z),
	.B(ram_ram_0_1_NEWA[0]),
	.C(ram_ram_0_1_OLDA_Z[0]),
	.Y(OutgoingTxByte[2])
);
defparam ram_ram_0_1_RNI8V6J.INIT=8'hD8;
  CFG3 \ram_ram_0_2_OLDA_RNICB6D[1]  (
	.A(ram_ram_0_2_en_Z),
	.B(ram_ram_0_2_NEWA[1]),
	.C(ram_ram_0_2_OLDA_Z[1]),
	.Y(OutgoingTxByte[5])
);
defparam \ram_ram_0_2_OLDA_RNICB6D[1] .INIT=8'hD8;
  CFG3 \ram_ram_0_2_OLDA_RNIBA6D[0]  (
	.A(ram_ram_0_2_en_Z),
	.B(ram_ram_0_2_NEWA[0]),
	.C(ram_ram_0_2_OLDA_Z[0]),
	.Y(OutgoingTxByte[4])
);
defparam \ram_ram_0_2_OLDA_RNIBA6D[0] .INIT=8'hD8;
  CFG3 ram_ram_0_3_RNIFM5N (
	.A(ram_ram_0_3_en_Z),
	.B(ram_ram_0_3_NEWA[1]),
	.C(ram_ram_0_3_OLDA_Z[1]),
	.Y(OutgoingTxByte[7])
);
defparam ram_ram_0_3_RNIFM5N.INIT=8'hD8;
  CFG3 ram_ram_0_3_RNIEL5N (
	.A(ram_ram_0_3_en_Z),
	.B(ram_ram_0_3_NEWA[0]),
	.C(ram_ram_0_3_OLDA_Z[0]),
	.Y(OutgoingTxByte[6])
);
defparam ram_ram_0_3_RNIEL5N.INIT=8'hD8;
// @39:89
  CFG4 \update.un19_counter_r_9  (
	.A(counter_r_Z[8]),
	.B(counter_r_Z[9]),
	.C(counter_r_Z[6]),
	.D(counter_r_Z[7]),
	.Y(un9_counter_r_9)
);
defparam \update.un19_counter_r_9 .INIT=16'h0001;
// @39:61
  CFG3 do_count (
	.A(we_i),
	.B(Uart1TxFifoFull),
	.C(do_read_Z),
	.Y(do_count_Z)
);
defparam do_count.INIT=8'hD2;
// @39:89
  CFG2 \update.un14_counter_r_3  (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[2]),
	.Y(un14_counter_r_3)
);
defparam \update.un14_counter_r_3 .INIT=4'h8;
// @39:82
  CFG2 \update.un5_counter_r_4  (
	.A(counter_r_Z[8]),
	.B(counter_r_Z[9]),
	.Y(un5_counter_r_4)
);
defparam \update.un5_counter_r_4 .INIT=4'h1;
// @39:82
  CFG2 \update.un5_counter_r_6  (
	.A(counter_r_Z[4]),
	.B(counter_r_Z[5]),
	.Y(un5_counter_r_6)
);
defparam \update.un5_counter_r_6 .INIT=4'h1;
// @39:82
  CFG2 \update.un5_counter_r_7  (
	.A(counter_r_Z[2]),
	.B(counter_r_Z[3]),
	.Y(un5_counter_r_7)
);
defparam \update.un5_counter_r_7 .INIT=4'h1;
// @39:59
  CFG2 do_read (
	.A(Uart1TxFifoEmpty),
	.B(re_i),
	.Y(do_read_Z)
);
defparam do_read.INIT=4'h4;
// @39:60
  CFG2 do_write (
	.A(Uart1TxFifoFull),
	.B(we_i),
	.Y(do_write_Z)
);
defparam do_write.INIT=4'h4;
// @39:89
  CFG4 \update.un19_counter_r_1  (
	.A(counter_r_Z[13]),
	.B(counter_r_Z[12]),
	.C(counter_r_Z[11]),
	.D(counter_r_Z[10]),
	.Y(un19_counter_r_1)
);
defparam \update.un19_counter_r_1 .INIT=16'h0002;
// @39:89
  CFG4 \update.un14_counter_r_9  (
	.A(counter_r_Z[5]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[3]),
	.D(counter_r_Z[1]),
	.Y(un14_counter_r_9)
);
defparam \update.un14_counter_r_9 .INIT=16'h8000;
// @39:89
  CFG4 \update.un14_counter_r_7  (
	.A(counter_r_Z[12]),
	.B(counter_r_Z[11]),
	.C(counter_r_Z[10]),
	.D(counter_r_Z[9]),
	.Y(un14_counter_r_7)
);
defparam \update.un14_counter_r_7 .INIT=16'h8000;
// @39:82
  CFG4 \update.un5_counter_r_4_0  (
	.A(counter_r_Z[13]),
	.B(counter_r_Z[12]),
	.C(counter_r_Z[11]),
	.D(counter_r_Z[10]),
	.Y(un9_counter_r_0)
);
defparam \update.un5_counter_r_4_0 .INIT=16'h0001;
// @39:82
  CFG4 \update.un5_counter_r_5_0  (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[7]),
	.C(un9_counter_r_0),
	.D(un5_counter_r_6),
	.Y(un5_counter_r_5_0)
);
defparam \update.un5_counter_r_5_0 .INIT=16'h1000;
// @39:82
  CFG4 \update.un5_counter_r_4_1  (
	.A(counter_r_Z[1]),
	.B(counter_r_Z[0]),
	.C(un5_counter_r_7),
	.D(do_read_Z),
	.Y(un5_counter_r_4_0)
);
defparam \update.un5_counter_r_4_1 .INIT=16'h4000;
// @39:89
  CFG4 \update.un14_counter_r_11  (
	.A(counter_r_Z[7]),
	.B(counter_r_Z[8]),
	.C(un14_counter_r_9),
	.D(un14_counter_r_3),
	.Y(un14_counter_r_11)
);
defparam \update.un14_counter_r_11 .INIT=16'h8000;
// @39:82
  CFG4 \update.un9_counter_r_2_0  (
	.A(counter_r_Z[1]),
	.B(counter_r_Z[0]),
	.C(un5_counter_r_7),
	.D(un5_counter_r_6),
	.Y(un9_counter_r_2_0)
);
defparam \update.un9_counter_r_2_0 .INIT=16'h1000;
// @39:89
  CFG4 \update.un14_counter_r_13  (
	.A(counter_r_Z[0]),
	.B(counter_r_Z[13]),
	.C(un14_counter_r_11),
	.D(un14_counter_r_7),
	.Y(un14_counter_r_13)
);
defparam \update.un14_counter_r_13 .INIT=16'h2000;
// @39:89
  CFG3 \update.un19_counter_r  (
	.A(un19_counter_r_1),
	.B(un9_counter_r_9),
	.C(un9_counter_r_2_0),
	.Y(un19_counter_r)
);
defparam \update.un19_counter_r .INIT=8'h80;
// @39:82
  CFG4 \update.un5_counter_r  (
	.A(un5_counter_r_4),
	.B(un5_counter_r_5_0),
	.C(do_write_Z),
	.D(un5_counter_r_4_0),
	.Y(un5_counter_r)
);
defparam \update.un5_counter_r .INIT=16'h0800;
// @39:82
  CFG4 \update.un7_counter_r  (
	.A(un9_counter_r_9),
	.B(un9_counter_r_0),
	.C(un9_counter_r_2_0),
	.D(un5_counter_r),
	.Y(un7_counter_r)
);
defparam \update.un7_counter_r .INIT=16'hFF80;
// @39:89
  CFG4 \update.un16_counter_r  (
	.A(do_read_Z),
	.B(un19_counter_r),
	.C(do_write_Z),
	.D(un14_counter_r_13),
	.Y(un16_counter_r)
);
defparam \update.un16_counter_r .INIT=16'hDCCC;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fifo_8_13_1_2 */

module gated_fifo_8_13_1_2 (
  OutgoingTxByte,
  Uart1TxFifoData,
  CurrentState,
  Uart1TxFifoFull,
  un1_NextState_1_sqmuxa_i_1,
  Uart1TxFifoEmpty,
  WriteUart1,
  ReadStrobe,
  FCCC_C0_0_GL0,
  Uart1FifoReset_i_arst_i,
  FifoReadAck
)
;
output [7:0] OutgoingTxByte ;
input [7:0] Uart1TxFifoData ;
input [1:0] CurrentState ;
output Uart1TxFifoFull ;
output un1_NextState_1_sqmuxa_i_1 ;
output Uart1TxFifoEmpty ;
input WriteUart1 ;
input ReadStrobe ;
input FCCC_C0_0_GL0 ;
input Uart1FifoReset_i_arst_i ;
output FifoReadAck ;
wire Uart1TxFifoFull ;
wire un1_NextState_1_sqmuxa_i_1 ;
wire Uart1TxFifoEmpty ;
wire WriteUart1 ;
wire ReadStrobe ;
wire FCCC_C0_0_GL0 ;
wire Uart1FifoReset_i_arst_i ;
wire FifoReadAck ;
wire VCC ;
wire r_ack_1_sqmuxa_i_Z ;
wire GND ;
wire we_i_Z ;
wire Last_wone_i_0_sqmuxa_Z ;
wire re_i_Z ;
wire Last_rone_i_0_sqmuxa_Z ;
wire Last_wone_i_Z ;
wire Last_rone_i_Z ;
wire r_ack_i ;
// @45:86
  SLE r_ack (
	.Q(FifoReadAck),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadStrobe),
	.EN(r_ack_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE we_i (
	.Q(we_i_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_wone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE re_i (
	.Q(re_i_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_rone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE Last_wone_i (
	.Q(Last_wone_i_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(WriteUart1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE Last_rone_i (
	.Q(Last_rone_i_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadStrobe),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  CFG4 r_ack_RNIJ4MG (
	.A(CurrentState[0]),
	.B(Uart1TxFifoEmpty),
	.C(FifoReadAck),
	.D(CurrentState[1]),
	.Y(un1_NextState_1_sqmuxa_i_1)
);
defparam r_ack_RNIJ4MG.INIT=16'h551B;
// @45:178
  CFG2 Last_wone_i_0_sqmuxa (
	.A(WriteUart1),
	.B(Last_wone_i_Z),
	.Y(Last_wone_i_0_sqmuxa_Z)
);
defparam Last_wone_i_0_sqmuxa.INIT=4'h2;
// @45:145
  CFG2 Last_rone_i_0_sqmuxa (
	.A(ReadStrobe),
	.B(Last_rone_i_Z),
	.Y(Last_rone_i_0_sqmuxa_Z)
);
defparam Last_rone_i_0_sqmuxa.INIT=4'h2;
// @45:86
  CFG2 r_ack_1_sqmuxa_i (
	.A(ReadStrobe),
	.B(r_ack_i),
	.Y(r_ack_1_sqmuxa_i_Z)
);
defparam r_ack_1_sqmuxa_i.INIT=4'hD;
// @45:63
  fifo_8_13_1_2 fifo_i (
	.Uart1TxFifoData(Uart1TxFifoData[7:0]),
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.we_i(we_i_Z),
	.re_i(re_i_Z),
	.r_ack_i(r_ack_i),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart1TxFifoFull(Uart1TxFifoFull),
	.Uart1TxFifoEmpty(Uart1TxFifoEmpty)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* gated_fifo_8_13_1_2 */

module IBufP2Ports_14_3 (
  StartTx_i,
  StartTx,
  UartTxClk1
)
;
output StartTx_i ;
input StartTx ;
input UartTxClk1 ;
wire StartTx_i ;
wire StartTx ;
wire UartTxClk1 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @32:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk1),
	.D(StartTx),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:47
  SLE O (
	.Q(StartTx_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk1),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_14_3 */

module UartTx_1 (
  OutgoingTxByte,
  StartTx_i,
  TxInProgress_i_i,
  UartTxClk1,
  Uart1FifoReset_i_arst_i,
  Tx1_c
)
;
input [7:0] OutgoingTxByte ;
input StartTx_i ;
output TxInProgress_i_i ;
input UartTxClk1 ;
input Uart1FifoReset_i_arst_i ;
output Tx1_c ;
wire StartTx_i ;
wire TxInProgress_i_i ;
wire UartTxClk1 ;
wire Uart1FifoReset_i_arst_i ;
wire Tx1_c ;
wire [3:0] BitCnt_Z;
wire [3:0] BitCnt_7;
wire GND ;
wire TxD_3_iv_i_Z ;
wire VCC ;
wire Busy_i_1_Z ;
wire LastGo_Z ;
wire un1_busy_i_0 ;
wire TxD_2_7_2_wmux_3_FCO_0 ;
wire TxD_2_7_2_wmux_3_S_0 ;
wire TxD_2 ;
wire TxD_2_7_2_0_y1 ;
wire TxD_2_7_2_0_y3 ;
wire TxD_2_7_2_co1_0 ;
wire TxD_2_7_2_wmux_2_S_0 ;
wire TxD_2_7_2_y0_0 ;
wire TxD_2_7_2_co0_0 ;
wire TxD_2_7_2_wmux_1_S_0 ;
wire TxD_2_7_2_0_co1 ;
wire TxD_2_7_2_wmux_0_S_0 ;
wire TxD_2_7_2_0_y0 ;
wire TxD_2_7_2_0_co0 ;
wire TxD_2_7_2_wmux_S_0 ;
wire txd20_Z ;
wire CO1 ;
wire CO0 ;
wire un1_txd19 ;
wire txd18_Z ;
wire BitCnt_0_sqmuxa_Z ;
wire BitCnt_0_sqmuxa_1_Z ;
// @40:59
  SLE TxD (
	.Q(Tx1_c),
	.ADn(GND),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartTxClk1),
	.D(TxD_3_iv_i_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:59
  SLE Busy_i (
	.Q(TxInProgress_i_i),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartTxClk1),
	.D(Busy_i_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:59
  SLE \BitCnt[3]  (
	.Q(BitCnt_Z[3]),
	.ADn(GND),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartTxClk1),
	.D(BitCnt_7[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:59
  SLE \BitCnt[2]  (
	.Q(BitCnt_Z[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartTxClk1),
	.D(BitCnt_7[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:59
  SLE \BitCnt[1]  (
	.Q(BitCnt_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartTxClk1),
	.D(BitCnt_7[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:59
  SLE \BitCnt[0]  (
	.Q(BitCnt_Z[0]),
	.ADn(GND),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartTxClk1),
	.D(BitCnt_7[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:59
  SLE LastGo (
	.Q(LastGo_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartTxClk1),
	.D(StartTx_i),
	.EN(un1_busy_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  ARI1 TxD_2_7_2_wmux_3 (
	.FCO(TxD_2_7_2_wmux_3_FCO_0),
	.S(TxD_2_7_2_wmux_3_S_0),
	.Y(TxD_2),
	.B(TxD_2_7_2_0_y1),
	.C(BitCnt_Z[0]),
	.D(VCC),
	.A(TxD_2_7_2_0_y3),
	.FCI(TxD_2_7_2_co1_0)
);
defparam TxD_2_7_2_wmux_3.INIT=20'h0EC2C;
  ARI1 TxD_2_7_2_wmux_2 (
	.FCO(TxD_2_7_2_co1_0),
	.S(TxD_2_7_2_wmux_2_S_0),
	.Y(TxD_2_7_2_0_y3),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[3]),
	.D(OutgoingTxByte[7]),
	.A(TxD_2_7_2_y0_0),
	.FCI(TxD_2_7_2_co0_0)
);
defparam TxD_2_7_2_wmux_2.INIT=20'h0F588;
  ARI1 TxD_2_7_2_wmux_1 (
	.FCO(TxD_2_7_2_co0_0),
	.S(TxD_2_7_2_wmux_1_S_0),
	.Y(TxD_2_7_2_y0_0),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[1]),
	.D(OutgoingTxByte[5]),
	.A(BitCnt_Z[2]),
	.FCI(TxD_2_7_2_0_co1)
);
defparam TxD_2_7_2_wmux_1.INIT=20'h0FA44;
  ARI1 TxD_2_7_2_wmux_0 (
	.FCO(TxD_2_7_2_0_co1),
	.S(TxD_2_7_2_wmux_0_S_0),
	.Y(TxD_2_7_2_0_y1),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[2]),
	.D(OutgoingTxByte[6]),
	.A(TxD_2_7_2_0_y0),
	.FCI(TxD_2_7_2_0_co0)
);
defparam TxD_2_7_2_wmux_0.INIT=20'h0F588;
  ARI1 TxD_2_7_2_0_wmux (
	.FCO(TxD_2_7_2_0_co0),
	.S(TxD_2_7_2_wmux_S_0),
	.Y(TxD_2_7_2_0_y0),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[0]),
	.D(OutgoingTxByte[4]),
	.A(BitCnt_Z[2]),
	.FCI(VCC)
);
defparam TxD_2_7_2_0_wmux.INIT=20'h0FA44;
// @40:97
  CFG4 txd20_RNIE4H8 (
	.A(BitCnt_Z[3]),
	.B(BitCnt_Z[0]),
	.C(txd20_Z),
	.D(BitCnt_Z[1]),
	.Y(CO1)
);
defparam txd20_RNIE4H8.INIT=16'hC400;
// @40:97
  CFG3 \BitCnt_7_f0_RNO[1]  (
	.A(txd20_Z),
	.B(BitCnt_Z[0]),
	.C(BitCnt_Z[3]),
	.Y(CO0)
);
defparam \BitCnt_7_f0_RNO[1] .INIT=8'h8C;
// @40:79
  CFG2 Busy_i_1_0 (
	.A(txd20_Z),
	.B(BitCnt_Z[3]),
	.Y(un1_txd19)
);
defparam Busy_i_1_0.INIT=4'hB;
// @40:101
  CFG4 txd20 (
	.A(BitCnt_Z[2]),
	.B(BitCnt_Z[0]),
	.C(BitCnt_Z[3]),
	.D(BitCnt_Z[1]),
	.Y(txd20_Z)
);
defparam txd20.INIT=16'h0010;
// @40:82
  CFG4 txd18 (
	.A(BitCnt_Z[2]),
	.B(BitCnt_Z[0]),
	.C(BitCnt_Z[3]),
	.D(BitCnt_Z[1]),
	.Y(txd18_Z)
);
defparam txd18.INIT=16'h8000;
// @40:79
  CFG2 Busy_i_1 (
	.A(un1_txd19),
	.B(txd18_Z),
	.Y(Busy_i_1_Z)
);
defparam Busy_i_1.INIT=4'hE;
// @40:108
  CFG2 BitCnt_0_sqmuxa_1 (
	.A(un1_txd19),
	.B(BitCnt_0_sqmuxa_Z),
	.Y(BitCnt_0_sqmuxa_1_Z)
);
defparam BitCnt_0_sqmuxa_1.INIT=4'h4;
// @40:71
  CFG3 un1_busy_i (
	.A(LastGo_Z),
	.B(TxInProgress_i_i),
	.C(StartTx_i),
	.Y(un1_busy_i_0)
);
defparam un1_busy_i.INIT=8'h12;
// @40:75
  CFG2 BitCnt_0_sqmuxa (
	.A(un1_busy_i_0),
	.B(StartTx_i),
	.Y(BitCnt_0_sqmuxa_Z)
);
defparam BitCnt_0_sqmuxa.INIT=4'h8;
// @40:59
  CFG3 TxD_3_iv_i (
	.A(TxD_2),
	.B(BitCnt_Z[3]),
	.C(txd18_Z),
	.Y(TxD_3_iv_i_Z)
);
defparam TxD_3_iv_i.INIT=8'h0E;
// @40:79
  CFG4 \BitCnt_7_f0[0]  (
	.A(txd18_Z),
	.B(BitCnt_Z[0]),
	.C(BitCnt_0_sqmuxa_1_Z),
	.D(un1_txd19),
	.Y(BitCnt_7[0])
);
defparam \BitCnt_7_f0[0] .INIT=16'h5154;
// @40:79
  CFG4 \BitCnt_7_f0[1]  (
	.A(CO0),
	.B(BitCnt_0_sqmuxa_1_Z),
	.C(BitCnt_Z[1]),
	.D(txd18_Z),
	.Y(BitCnt_7[1])
);
defparam \BitCnt_7_f0[1] .INIT=16'h00DE;
// @40:79
  CFG4 \BitCnt_7_f0[2]  (
	.A(CO1),
	.B(BitCnt_0_sqmuxa_1_Z),
	.C(BitCnt_Z[2]),
	.D(txd18_Z),
	.Y(BitCnt_7[2])
);
defparam \BitCnt_7_f0[2] .INIT=16'h00DE;
// @40:79
  CFG4 \BitCnt_7_f0[3]  (
	.A(BitCnt_Z[3]),
	.B(BitCnt_Z[2]),
	.C(CO1),
	.D(txd18_Z),
	.Y(BitCnt_7[3])
);
defparam \BitCnt_7_f0[3] .INIT=16'h006A;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTx_1 */

module IBufP2Ports_7 (
  CurrentState,
  un1_NextState_1_sqmuxa_i,
  un1_NextState_1_sqmuxa_i_1,
  TxInProgress_i_i,
  FCCC_C0_0_GL0
)
;
input [1:0] CurrentState ;
output un1_NextState_1_sqmuxa_i ;
input un1_NextState_1_sqmuxa_i_1 ;
input TxInProgress_i_i ;
input FCCC_C0_0_GL0 ;
wire un1_NextState_1_sqmuxa_i ;
wire un1_NextState_1_sqmuxa_i_1 ;
wire TxInProgress_i_i ;
wire FCCC_C0_0_GL0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
wire TxInProgress ;
// @32:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(TxInProgress_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:47
  SLE O (
	.Q(TxInProgress),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  CFG4 O_RNI8A2T (
	.A(CurrentState[0]),
	.B(un1_NextState_1_sqmuxa_i_1),
	.C(TxInProgress),
	.D(CurrentState[1]),
	.Y(un1_NextState_1_sqmuxa_i)
);
defparam O_RNI8A2T.INIT=16'hCA0C;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_7 */

module UartTxFifoExtClk_13_2 (
  Uart1TxFifoData,
  Tx1_c,
  UartTxClk1,
  WriteUart1,
  Uart1TxFifoEmpty,
  Uart1TxFifoFull,
  FCCC_C0_0_GL0,
  Uart1FifoReset_i_arst_i
)
;
input [7:0] Uart1TxFifoData ;
output Tx1_c ;
input UartTxClk1 ;
input WriteUart1 ;
output Uart1TxFifoEmpty ;
output Uart1TxFifoFull ;
input FCCC_C0_0_GL0 ;
input Uart1FifoReset_i_arst_i ;
wire Tx1_c ;
wire UartTxClk1 ;
wire WriteUart1 ;
wire Uart1TxFifoEmpty ;
wire Uart1TxFifoFull ;
wire FCCC_C0_0_GL0 ;
wire Uart1FifoReset_i_arst_i ;
wire [1:0] CurrentState_Z;
wire [0:0] CurrentState_i;
wire [1:0] NextState_Z;
wire [7:0] OutgoingTxByte;
wire VCC ;
wire GND ;
wire un1_readstrobe11_1_i ;
wire un1_NextState_1_sqmuxa_i ;
wire StartTx_Z ;
wire readstrobe13_Z ;
wire un1_readstrobe12_i ;
wire ReadStrobe_Z ;
wire un1_ReadStrobe_0_sqmuxa_2_i ;
wire FifoReadAck ;
wire un1_NextState_1_sqmuxa_i_1 ;
wire StartTx_i ;
wire TxInProgress_i_i ;
  CFG1 \NextState_RNO[0]  (
	.A(CurrentState_Z[0]),
	.Y(CurrentState_i[0])
);
defparam \NextState_RNO[0] .INIT=2'h1;
// @47:205
  SLE \CurrentState[0]  (
	.Q(CurrentState_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(NextState_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE \NextState[1]  (
	.Q(NextState_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_readstrobe11_1_i),
	.EN(un1_NextState_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE \NextState[0]  (
	.Q(NextState_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(CurrentState_i[0]),
	.EN(un1_NextState_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE StartTx (
	.Q(StartTx_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(readstrobe13_Z),
	.EN(un1_readstrobe12_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE ReadStrobe (
	.Q(ReadStrobe_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(CurrentState_Z[0]),
	.EN(un1_ReadStrobe_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE \CurrentState[1]  (
	.Q(CurrentState_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(NextState_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:248
  CFG2 readstrobe13 (
	.A(CurrentState_Z[0]),
	.B(CurrentState_Z[1]),
	.Y(readstrobe13_Z)
);
defparam readstrobe13.INIT=4'h4;
// @47:205
  CFG2 \NextState_RNO[1]  (
	.A(CurrentState_Z[0]),
	.B(CurrentState_Z[1]),
	.Y(un1_readstrobe11_1_i)
);
defparam \NextState_RNO[1] .INIT=4'h6;
// @47:205
  CFG3 ReadStrobe_RNO (
	.A(FifoReadAck),
	.B(CurrentState_Z[1]),
	.C(CurrentState_Z[0]),
	.Y(un1_ReadStrobe_0_sqmuxa_2_i)
);
defparam ReadStrobe_RNO.INIT=8'h1B;
// @47:205
  CFG3 StartTx_RNO (
	.A(FifoReadAck),
	.B(CurrentState_Z[1]),
	.C(CurrentState_Z[0]),
	.Y(un1_readstrobe12_i)
);
defparam StartTx_RNO.INIT=8'hCB;
// @47:138
  gated_fifo_8_13_1_2 UartTxFifo (
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.Uart1TxFifoData(Uart1TxFifoData[7:0]),
	.CurrentState(CurrentState_Z[1:0]),
	.Uart1TxFifoFull(Uart1TxFifoFull),
	.un1_NextState_1_sqmuxa_i_1(un1_NextState_1_sqmuxa_i_1),
	.Uart1TxFifoEmpty(Uart1TxFifoEmpty),
	.WriteUart1(WriteUart1),
	.ReadStrobe(ReadStrobe_Z),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i),
	.FifoReadAck(FifoReadAck)
);
// @47:162
  IBufP2Ports_14_3 IBufStartTx (
	.StartTx_i(StartTx_i),
	.StartTx(StartTx_Z),
	.UartTxClk1(UartTxClk1)
);
// @47:170
  UartTx_1 UartTxUart (
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.StartTx_i(StartTx_i),
	.TxInProgress_i_i(TxInProgress_i_i),
	.UartTxClk1(UartTxClk1),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i),
	.Tx1_c(Tx1_c)
);
// @47:182
  IBufP2Ports_7 IBufTxInProgress_i (
	.CurrentState(CurrentState_Z[1:0]),
	.un1_NextState_1_sqmuxa_i(un1_NextState_1_sqmuxa_i),
	.un1_NextState_1_sqmuxa_i_1(un1_NextState_1_sqmuxa_i_1),
	.TxInProgress_i_i(TxInProgress_i_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTxFifoExtClk_13_2 */

module VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_1 (
  Uart2ClkDivider,
  FCCC_C0_0_GL0,
  shot_i_arst_i,
  UartClk2
)
;
input [7:0] Uart2ClkDivider ;
input FCCC_C0_0_GL0 ;
input shot_i_arst_i ;
output UartClk2 ;
wire FCCC_C0_0_GL0 ;
wire shot_i_arst_i ;
wire UartClk2 ;
wire [7:0] ClkDiv_Z;
wire [7:0] ClkDiv_i;
wire [7:7] ClkDiv_s_Z;
wire [6:0] ClkDiv_s;
wire [6:0] ClkDiv_cry_Z;
wire [0:0] ClkDiv_cry_Y_0;
wire [6:1] ClkDiv_cry_Y_1;
wire [7:7] ClkDiv_s_FCO_0;
wire [7:7] ClkDiv_s_Y_0;
wire clko_i_1 ;
wire clko_i3 ;
wire clko_i3_i ;
wire VCC ;
wire GND ;
wire un1_terminal_count_cry_0_Z ;
wire un1_terminal_count_cry_0_S_1 ;
wire un1_terminal_count_cry_0_Y_1 ;
wire un1_terminal_count_cry_1_Z ;
wire clko_i3_1 ;
wire un1_terminal_count_cry_1_Y_1 ;
wire un1_terminal_count_cry_2_Z ;
wire clko_i3_2 ;
wire un1_terminal_count_cry_2_Y_1 ;
wire un1_terminal_count_cry_3_Z ;
wire clko_i3_3 ;
wire un1_terminal_count_cry_3_Y_1 ;
wire un1_terminal_count_cry_4_Z ;
wire clko_i3_4 ;
wire un1_terminal_count_cry_4_Y_1 ;
wire un1_terminal_count_cry_5_Z ;
wire clko_i3_5 ;
wire un1_terminal_count_cry_5_Y_1 ;
wire un1_terminal_count_cry_6_Z ;
wire clko_i3_6 ;
wire un1_terminal_count_cry_6_Y_1 ;
wire clkdiv15_cry_0 ;
wire clkdiv15_cry_0_S_0 ;
wire clkdiv15_cry_0_Y_0 ;
wire clkdiv15_cry_1 ;
wire clkdiv15_cry_1_S_0 ;
wire clkdiv15_cry_1_Y_0 ;
wire clkdiv15_cry_2 ;
wire clkdiv15_cry_2_S_0 ;
wire clkdiv15_cry_2_Y_0 ;
wire clkdiv15_cry_3 ;
wire clkdiv15_cry_3_S_0 ;
wire clkdiv15_cry_3_Y_0 ;
wire clkdiv15_cry_4 ;
wire clkdiv15_cry_4_S_0 ;
wire clkdiv15_cry_4_Y_0 ;
wire clkdiv15_cry_5 ;
wire clkdiv15_cry_5_S_0 ;
wire clkdiv15_cry_5_Y_0 ;
wire clkdiv15_cry_6 ;
wire clkdiv15_cry_6_S_0 ;
wire clkdiv15_cry_6_Y_0 ;
wire ClkDiv_lcry ;
wire clkdiv15_cry_7_S_0 ;
wire clkdiv15_cry_7_Y_0 ;
wire clko_i3_cry_0 ;
wire clko_i3_cry_0_S_0 ;
wire clko_i3_cry_0_Y_0 ;
wire clko_i3_cry_1 ;
wire clko_i3_cry_1_S_0 ;
wire clko_i3_cry_1_Y_0 ;
wire clko_i3_cry_2 ;
wire clko_i3_cry_2_S_0 ;
wire clko_i3_cry_2_Y_0 ;
wire clko_i3_cry_3 ;
wire clko_i3_cry_3_S_0 ;
wire clko_i3_cry_3_Y_0 ;
wire clko_i3_cry_4 ;
wire clko_i3_cry_4_S_0 ;
wire clko_i3_cry_4_Y_0 ;
wire clko_i3_cry_5 ;
wire clko_i3_cry_5_S_0 ;
wire clko_i3_cry_5_Y_0 ;
wire clko_i3_cry_6 ;
wire clko_i3_cry_6_S_0 ;
wire clko_i3_cry_6_Y_0 ;
wire clko_i3_cry_7_S_0 ;
wire clko_i3_cry_7_Y_0 ;
wire ClkDiv_s_337_FCO ;
wire ClkDiv_s_337_S ;
wire ClkDiv_s_337_Y ;
  CLKINT clko_i_RNI7FG1 (
	.Y(UartClk2),
	.A(clko_i_1)
);
  CFG1 \op_lt.clko_i3_cry_0_RNO  (
	.A(ClkDiv_Z[0]),
	.Y(ClkDiv_i[0])
);
defparam \op_lt.clko_i3_cry_0_RNO .INIT=2'h1;
  CFG1 \op_lt.clko_i3_cry_7_RNO  (
	.A(ClkDiv_Z[7]),
	.Y(ClkDiv_i[7])
);
defparam \op_lt.clko_i3_cry_7_RNO .INIT=2'h1;
  CFG1 clko_i_RNO (
	.A(clko_i3),
	.Y(clko_i3_i)
);
defparam clko_i_RNO.INIT=2'h1;
// @34:57
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE clko_i (
	.Q(clko_i_1),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(clko_i3_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:77
  ARI1 un1_terminal_count_cry_0 (
	.FCO(un1_terminal_count_cry_0_Z),
	.S(un1_terminal_count_cry_0_S_1),
	.Y(un1_terminal_count_cry_0_Y_1),
	.B(Uart2ClkDivider[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GND)
);
defparam un1_terminal_count_cry_0.INIT=20'h65500;
// @34:77
  ARI1 un1_terminal_count_cry_1 (
	.FCO(un1_terminal_count_cry_1_Z),
	.S(clko_i3_1),
	.Y(un1_terminal_count_cry_1_Y_1),
	.B(Uart2ClkDivider[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_0_Z)
);
defparam un1_terminal_count_cry_1.INIT=20'h65500;
// @34:77
  ARI1 un1_terminal_count_cry_2 (
	.FCO(un1_terminal_count_cry_2_Z),
	.S(clko_i3_2),
	.Y(un1_terminal_count_cry_2_Y_1),
	.B(Uart2ClkDivider[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_1_Z)
);
defparam un1_terminal_count_cry_2.INIT=20'h65500;
// @34:77
  ARI1 un1_terminal_count_cry_3 (
	.FCO(un1_terminal_count_cry_3_Z),
	.S(clko_i3_3),
	.Y(un1_terminal_count_cry_3_Y_1),
	.B(Uart2ClkDivider[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_2_Z)
);
defparam un1_terminal_count_cry_3.INIT=20'h65500;
// @34:77
  ARI1 un1_terminal_count_cry_4 (
	.FCO(un1_terminal_count_cry_4_Z),
	.S(clko_i3_4),
	.Y(un1_terminal_count_cry_4_Y_1),
	.B(Uart2ClkDivider[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_3_Z)
);
defparam un1_terminal_count_cry_4.INIT=20'h65500;
// @34:77
  ARI1 un1_terminal_count_cry_5 (
	.FCO(un1_terminal_count_cry_5_Z),
	.S(clko_i3_5),
	.Y(un1_terminal_count_cry_5_Y_1),
	.B(Uart2ClkDivider[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_4_Z)
);
defparam un1_terminal_count_cry_5.INIT=20'h65500;
// @34:77
  ARI1 un1_terminal_count_cry_6 (
	.FCO(un1_terminal_count_cry_6_Z),
	.S(clko_i3_6),
	.Y(un1_terminal_count_cry_6_Y_1),
	.B(Uart2ClkDivider[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_5_Z)
);
defparam un1_terminal_count_cry_6.INIT=20'h65500;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_0  (
	.FCO(clkdiv15_cry_0),
	.S(clkdiv15_cry_0_S_0),
	.Y(clkdiv15_cry_0_Y_0),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(Uart2ClkDivider[0]),
	.FCI(GND)
);
defparam \op_lt.op_lt.clkdiv15_cry_0 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_1  (
	.FCO(clkdiv15_cry_1),
	.S(clkdiv15_cry_1_S_0),
	.Y(clkdiv15_cry_1_Y_0),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(Uart2ClkDivider[1]),
	.FCI(clkdiv15_cry_0)
);
defparam \op_lt.op_lt.clkdiv15_cry_1 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_2  (
	.FCO(clkdiv15_cry_2),
	.S(clkdiv15_cry_2_S_0),
	.Y(clkdiv15_cry_2_Y_0),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(Uart2ClkDivider[2]),
	.FCI(clkdiv15_cry_1)
);
defparam \op_lt.op_lt.clkdiv15_cry_2 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_3  (
	.FCO(clkdiv15_cry_3),
	.S(clkdiv15_cry_3_S_0),
	.Y(clkdiv15_cry_3_Y_0),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(Uart2ClkDivider[3]),
	.FCI(clkdiv15_cry_2)
);
defparam \op_lt.op_lt.clkdiv15_cry_3 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_4  (
	.FCO(clkdiv15_cry_4),
	.S(clkdiv15_cry_4_S_0),
	.Y(clkdiv15_cry_4_Y_0),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(Uart2ClkDivider[4]),
	.FCI(clkdiv15_cry_3)
);
defparam \op_lt.op_lt.clkdiv15_cry_4 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_5  (
	.FCO(clkdiv15_cry_5),
	.S(clkdiv15_cry_5_S_0),
	.Y(clkdiv15_cry_5_Y_0),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(Uart2ClkDivider[5]),
	.FCI(clkdiv15_cry_4)
);
defparam \op_lt.op_lt.clkdiv15_cry_5 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_6  (
	.FCO(clkdiv15_cry_6),
	.S(clkdiv15_cry_6_S_0),
	.Y(clkdiv15_cry_6_Y_0),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(Uart2ClkDivider[6]),
	.FCI(clkdiv15_cry_5)
);
defparam \op_lt.op_lt.clkdiv15_cry_6 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_7  (
	.FCO(ClkDiv_lcry),
	.S(clkdiv15_cry_7_S_0),
	.Y(clkdiv15_cry_7_Y_0),
	.B(ClkDiv_Z[7]),
	.C(GND),
	.D(GND),
	.A(Uart2ClkDivider[7]),
	.FCI(clkdiv15_cry_6)
);
defparam \op_lt.op_lt.clkdiv15_cry_7 .INIT=20'h5AA55;
// @34:77
  ARI1 \op_lt.clko_i3_cry_0  (
	.FCO(clko_i3_cry_0),
	.S(clko_i3_cry_0_S_0),
	.Y(clko_i3_cry_0_Y_0),
	.B(Uart2ClkDivider[1]),
	.C(GND),
	.D(GND),
	.A(ClkDiv_i[0]),
	.FCI(GND)
);
defparam \op_lt.clko_i3_cry_0 .INIT=20'h5AA55;
// @34:77
  ARI1 \op_lt.clko_i3_cry_1  (
	.FCO(clko_i3_cry_1),
	.S(clko_i3_cry_1_S_0),
	.Y(clko_i3_cry_1_Y_0),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(clko_i3_1),
	.FCI(clko_i3_cry_0)
);
defparam \op_lt.clko_i3_cry_1 .INIT=20'h5AA55;
// @34:77
  ARI1 \op_lt.clko_i3_cry_2  (
	.FCO(clko_i3_cry_2),
	.S(clko_i3_cry_2_S_0),
	.Y(clko_i3_cry_2_Y_0),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(clko_i3_2),
	.FCI(clko_i3_cry_1)
);
defparam \op_lt.clko_i3_cry_2 .INIT=20'h5AA55;
// @34:77
  ARI1 \op_lt.clko_i3_cry_3  (
	.FCO(clko_i3_cry_3),
	.S(clko_i3_cry_3_S_0),
	.Y(clko_i3_cry_3_Y_0),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(clko_i3_3),
	.FCI(clko_i3_cry_2)
);
defparam \op_lt.clko_i3_cry_3 .INIT=20'h5AA55;
// @34:77
  ARI1 \op_lt.clko_i3_cry_4  (
	.FCO(clko_i3_cry_4),
	.S(clko_i3_cry_4_S_0),
	.Y(clko_i3_cry_4_Y_0),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(clko_i3_4),
	.FCI(clko_i3_cry_3)
);
defparam \op_lt.clko_i3_cry_4 .INIT=20'h5AA55;
// @34:77
  ARI1 \op_lt.clko_i3_cry_5  (
	.FCO(clko_i3_cry_5),
	.S(clko_i3_cry_5_S_0),
	.Y(clko_i3_cry_5_Y_0),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(clko_i3_5),
	.FCI(clko_i3_cry_4)
);
defparam \op_lt.clko_i3_cry_5 .INIT=20'h5AA55;
// @34:77
  ARI1 \op_lt.clko_i3_cry_6  (
	.FCO(clko_i3_cry_6),
	.S(clko_i3_cry_6_S_0),
	.Y(clko_i3_cry_6_Y_0),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(clko_i3_6),
	.FCI(clko_i3_cry_5)
);
defparam \op_lt.clko_i3_cry_6 .INIT=20'h5AA55;
// @34:77
  ARI1 \op_lt.clko_i3_cry_7  (
	.FCO(clko_i3),
	.S(clko_i3_cry_7_S_0),
	.Y(clko_i3_cry_7_Y_0),
	.B(un1_terminal_count_cry_6_Z),
	.C(GND),
	.D(GND),
	.A(ClkDiv_i[7]),
	.FCI(clko_i3_cry_6)
);
defparam \op_lt.clko_i3_cry_7 .INIT=20'h5AA55;
// @34:57
  ARI1 ClkDiv_s_337 (
	.FCO(ClkDiv_s_337_FCO),
	.S(ClkDiv_s_337_S),
	.Y(ClkDiv_s_337_Y),
	.B(ClkDiv_lcry),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam ClkDiv_s_337.INIT=20'h4AA00;
// @34:57
  ARI1 \ClkDiv_cry[0]  (
	.FCO(ClkDiv_cry_Z[0]),
	.S(ClkDiv_s[0]),
	.Y(ClkDiv_cry_Y_0[0]),
	.B(ClkDiv_Z[0]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_s_337_FCO)
);
defparam \ClkDiv_cry[0] .INIT=20'h48800;
// @34:57
  ARI1 \ClkDiv_cry[1]  (
	.FCO(ClkDiv_cry_Z[1]),
	.S(ClkDiv_s[1]),
	.Y(ClkDiv_cry_Y_1[1]),
	.B(ClkDiv_Z[1]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[0])
);
defparam \ClkDiv_cry[1] .INIT=20'h48800;
// @34:57
  ARI1 \ClkDiv_cry[2]  (
	.FCO(ClkDiv_cry_Z[2]),
	.S(ClkDiv_s[2]),
	.Y(ClkDiv_cry_Y_1[2]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[1])
);
defparam \ClkDiv_cry[2] .INIT=20'h48800;
// @34:57
  ARI1 \ClkDiv_cry[3]  (
	.FCO(ClkDiv_cry_Z[3]),
	.S(ClkDiv_s[3]),
	.Y(ClkDiv_cry_Y_1[3]),
	.B(ClkDiv_Z[3]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[2])
);
defparam \ClkDiv_cry[3] .INIT=20'h48800;
// @34:57
  ARI1 \ClkDiv_cry[4]  (
	.FCO(ClkDiv_cry_Z[4]),
	.S(ClkDiv_s[4]),
	.Y(ClkDiv_cry_Y_1[4]),
	.B(ClkDiv_Z[4]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[3])
);
defparam \ClkDiv_cry[4] .INIT=20'h48800;
// @34:57
  ARI1 \ClkDiv_cry[5]  (
	.FCO(ClkDiv_cry_Z[5]),
	.S(ClkDiv_s[5]),
	.Y(ClkDiv_cry_Y_1[5]),
	.B(ClkDiv_Z[5]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[4])
);
defparam \ClkDiv_cry[5] .INIT=20'h48800;
// @34:57
  ARI1 \ClkDiv_s[7]  (
	.FCO(ClkDiv_s_FCO_0[7]),
	.S(ClkDiv_s_Z[7]),
	.Y(ClkDiv_s_Y_0[7]),
	.B(ClkDiv_Z[7]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[6])
);
defparam \ClkDiv_s[7] .INIT=20'h48800;
// @34:57
  ARI1 \ClkDiv_cry[6]  (
	.FCO(ClkDiv_cry_Z[6]),
	.S(ClkDiv_s[6]),
	.Y(ClkDiv_cry_Y_1[6]),
	.B(ClkDiv_Z[6]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[5])
);
defparam \ClkDiv_cry[6] .INIT=20'h48800;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_1 */

module ClockDividerPorts_work_dmmainports_dmmain_0layer1_1 (
  SUM_3_0,
  ClkDiv,
  SUM_2_0,
  UartClk2,
  shot_i_arst_i,
  CO0_3,
  UartTxClk2
)
;
input SUM_3_0 ;
output [2:1] ClkDiv ;
input SUM_2_0 ;
input UartClk2 ;
input shot_i_arst_i ;
output CO0_3 ;
output UartTxClk2 ;
wire SUM_3_0 ;
wire SUM_2_0 ;
wire UartClk2 ;
wire shot_i_arst_i ;
wire CO0_3 ;
wire UartTxClk2 ;
wire [3:3] ClkDiv_Z;
wire [3:3] SUM_1;
wire div_i_1 ;
wire CO0_3_i ;
wire VCC ;
wire N_2706_i ;
wire GND ;
  CLKINT div_i_RNID994 (
	.Y(UartTxClk2),
	.A(div_i_1)
);
  CFG1 \ClkDiv_RNO[0]  (
	.A(CO0_3),
	.Y(CO0_3_i)
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
// @35:55
  SLE div_i (
	.Q(div_i_1),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk2),
	.D(N_2706_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:55
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk2),
	.D(SUM_1[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:55
  SLE \ClkDiv_Z[2]  (
	.Q(ClkDiv[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk2),
	.D(SUM_2_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:55
  SLE \ClkDiv_Z[1]  (
	.Q(ClkDiv[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk2),
	.D(SUM_3_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:55
  SLE \ClkDiv[0]  (
	.Q(CO0_3),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk2),
	.D(CO0_3_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:67
  CFG4 \un17_clkdiv_1.SUM_1[3]  (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv[2]),
	.C(ClkDiv[1]),
	.D(CO0_3),
	.Y(SUM_1[3])
);
defparam \un17_clkdiv_1.SUM_1[3] .INIT=16'h6AAA;
// @35:55
  CFG4 \un17_clkdiv_1.N_2706_i  (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv[2]),
	.C(ClkDiv[1]),
	.D(CO0_3),
	.Y(N_2706_i)
);
defparam \un17_clkdiv_1.N_2706_i .INIT=16'hEAAA;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* ClockDividerPorts_work_dmmainports_dmmain_0layer1_1 */

module IBufP3Ports_1 (
  Rxd2_i,
  Rx2_c,
  FCCC_C0_0_GL0
)
;
output Rxd2_i ;
input Rx2_c ;
input FCCC_C0_0_GL0 ;
wire Rxd2_i ;
wire Rx2_c ;
wire FCCC_C0_0_GL0 ;
wire Temp2_1 ;
wire VCC ;
wire Temp1_1 ;
wire GND ;
// @33:48
  SLE Temp2 (
	.Q(Temp2_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:48
  SLE Temp1 (
	.Q(Temp1_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Rx2_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:48
  SLE O (
	.Q(Rxd2_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp2_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP3Ports_1 */

module IBufP2Ports_0_2 (
  Rxd_i,
  Rxd2_i,
  UartClk2
)
;
output Rxd_i ;
input Rxd2_i ;
input UartClk2 ;
wire Rxd_i ;
wire Rxd2_i ;
wire UartClk2 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @32:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk2),
	.D(Rxd2_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:47
  SLE O (
	.Q(Rxd_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk2),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_0_2 */

module UartRxRaw_2 (
  RxData,
  Rxd_i,
  UartClk2,
  Uart2FifoReset_i_arst_i,
  RxComplete
)
;
output [7:0] RxData ;
input Rxd_i ;
input UartClk2 ;
input Uart2FifoReset_i_arst_i ;
output RxComplete ;
wire Rxd_i ;
wire UartClk2 ;
wire Uart2FifoReset_i_arst_i ;
wire RxComplete ;
wire [7:0] RReg_Z;
wire [3:0] bitpos_Z;
wire [3:1] bitpos_10;
wire [2:2] SUM_1;
wire [0:0] bitpos_10_Z;
wire [3:0] samplecnt_Z;
wire [3:1] samplecnt_RNO_1;
wire VCC ;
wire RxAv_5 ;
wire un1_enable_i ;
wire GND ;
wire RReg_1 ;
wire DataO_0_sqmuxa_Z ;
wire CO0_i ;
wire RReg_8 ;
wire RReg_7 ;
wire RReg_6 ;
wire RReg_5 ;
wire RReg_4 ;
wire RReg_3 ;
wire RReg_2 ;
wire un18_enable ;
wire un11_enable ;
wire bitpos_3_sqmuxa_Z ;
wire RReg_1_sqmuxa_2_Z ;
wire CO2 ;
wire RReg_1_sqmuxa_1_Z ;
wire bitpos_1_sqmuxa ;
wire un21_enable ;
wire bitpos_4_sqmuxa_Z ;
wire bitpos_0_sqmuxa ;
wire RReg_1_sqmuxa_Z ;
wire N_60 ;
wire un1_bitpos_1_sqmuxa_Z ;
wire N_61 ;
wire CO2_0 ;
// @38:61
  SLE RxAv (
	.Q(RxComplete),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(RxAv_5),
	.EN(un1_enable_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \RReg[0]  (
	.Q(RReg_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(Rxd_i),
	.EN(RReg_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \DataO[7]  (
	.Q(RxData[7]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(RReg_Z[7]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \DataO[6]  (
	.Q(RxData[6]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(RReg_Z[6]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \DataO[5]  (
	.Q(RxData[5]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(RReg_Z[5]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \DataO[4]  (
	.Q(RxData[4]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(RReg_Z[4]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \DataO[3]  (
	.Q(RxData[3]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(RReg_Z[3]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \DataO[2]  (
	.Q(RxData[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(RReg_Z[2]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \DataO[1]  (
	.Q(RxData[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(RReg_Z[1]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \DataO[0]  (
	.Q(RxData[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(RReg_Z[0]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \bitpos[3]  (
	.Q(bitpos_Z[3]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(bitpos_10[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \bitpos[2]  (
	.Q(bitpos_Z[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(SUM_1[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \bitpos[1]  (
	.Q(bitpos_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(bitpos_10[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \bitpos[0]  (
	.Q(bitpos_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(bitpos_10_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \samplecnt[3]  (
	.Q(samplecnt_Z[3]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(samplecnt_RNO_1[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \samplecnt[2]  (
	.Q(samplecnt_Z[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(samplecnt_RNO_1[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \samplecnt[1]  (
	.Q(samplecnt_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(samplecnt_RNO_1[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \samplecnt[0]  (
	.Q(samplecnt_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(CO0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \RReg[7]  (
	.Q(RReg_Z[7]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(Rxd_i),
	.EN(RReg_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \RReg[6]  (
	.Q(RReg_Z[6]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(Rxd_i),
	.EN(RReg_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \RReg[5]  (
	.Q(RReg_Z[5]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(Rxd_i),
	.EN(RReg_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \RReg[4]  (
	.Q(RReg_Z[4]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(Rxd_i),
	.EN(RReg_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \RReg[3]  (
	.Q(RReg_Z[3]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(Rxd_i),
	.EN(RReg_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \RReg[2]  (
	.Q(RReg_Z[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(Rxd_i),
	.EN(RReg_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \RReg[1]  (
	.Q(RReg_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(Rxd_i),
	.EN(RReg_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:69
  CFG4 bitpos_3_sqmuxa (
	.A(Rxd_i),
	.B(un18_enable),
	.C(un11_enable),
	.D(RxAv_5),
	.Y(bitpos_3_sqmuxa_Z)
);
defparam bitpos_3_sqmuxa.INIT=16'hF400;
// @38:85
  CFG4 \RxProc.un11_enable_1.CO3  (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[0]),
	.C(samplecnt_Z[3]),
	.D(samplecnt_Z[2]),
	.Y(un11_enable)
);
defparam \RxProc.un11_enable_1.CO3 .INIT=16'h0007;
// @38:69
  CFG2 RReg_1_sqmuxa_2 (
	.A(samplecnt_Z[0]),
	.B(samplecnt_Z[1]),
	.Y(RReg_1_sqmuxa_2_Z)
);
defparam RReg_1_sqmuxa_2.INIT=4'h8;
// @38:100
  CFG2 \RxProc.un29_enable_1.CO2  (
	.A(bitpos_Z[1]),
	.B(bitpos_Z[2]),
	.Y(CO2)
);
defparam \RxProc.un29_enable_1.CO2 .INIT=4'h1;
// @38:69
  CFG3 RReg_1_sqmuxa_1 (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(RReg_1_sqmuxa_2_Z),
	.Y(RReg_1_sqmuxa_1_Z)
);
defparam RReg_1_sqmuxa_1.INIT=8'h40;
// @38:70
  CFG4 \RxProc.un3_enable  (
	.A(bitpos_Z[3]),
	.B(bitpos_Z[2]),
	.C(bitpos_Z[1]),
	.D(bitpos_Z[0]),
	.Y(bitpos_1_sqmuxa)
);
defparam \RxProc.un3_enable .INIT=16'h0001;
// @38:84
  CFG4 \bitpos_RNI26KU[3]  (
	.A(bitpos_Z[3]),
	.B(bitpos_Z[2]),
	.C(bitpos_Z[1]),
	.D(bitpos_Z[0]),
	.Y(RxAv_5)
);
defparam \bitpos_RNI26KU[3] .INIT=16'h0020;
// @38:92
  CFG4 \RxProc.un18_enable_1.CO3  (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[3]),
	.C(samplecnt_Z[0]),
	.D(samplecnt_Z[2]),
	.Y(un18_enable)
);
defparam \RxProc.un18_enable_1.CO3 .INIT=16'h37FF;
// @38:69
  CFG4 bitpos_4_sqmuxa (
	.A(samplecnt_Z[2]),
	.B(samplecnt_Z[3]),
	.C(un21_enable),
	.D(RReg_1_sqmuxa_2_Z),
	.Y(bitpos_4_sqmuxa_Z)
);
defparam bitpos_4_sqmuxa.INIT=16'h0800;
// @38:71
  CFG2 samplecnt_0_sqmuxa (
	.A(bitpos_1_sqmuxa),
	.B(Rxd_i),
	.Y(bitpos_0_sqmuxa)
);
defparam samplecnt_0_sqmuxa.INIT=4'h2;
// @38:69
  CFG2 \RxProc.un21_enable  (
	.A(RxAv_5),
	.B(bitpos_1_sqmuxa),
	.Y(un21_enable)
);
defparam \RxProc.un21_enable .INIT=4'hE;
// @38:69
  CFG4 RReg_1_sqmuxa (
	.A(CO2),
	.B(bitpos_Z[3]),
	.C(un21_enable),
	.D(RReg_1_sqmuxa_1_Z),
	.Y(RReg_1_sqmuxa_Z)
);
defparam RReg_1_sqmuxa.INIT=16'h0D00;
// @38:107
  CFG2 \un1_bitpos_1_1.SUM[0]  (
	.A(bitpos_4_sqmuxa_Z),
	.B(bitpos_Z[0]),
	.Y(N_60)
);
defparam \un1_bitpos_1_1.SUM[0] .INIT=4'h6;
// @38:69
  CFG3 un1_bitpos_1_sqmuxa (
	.A(un11_enable),
	.B(Rxd_i),
	.C(un18_enable),
	.Y(un1_bitpos_1_sqmuxa_Z)
);
defparam un1_bitpos_1_sqmuxa.INIT=8'hBA;
// @38:85
  CFG3 DataO_0_sqmuxa (
	.A(RxAv_5),
	.B(Rxd_i),
	.C(un11_enable),
	.Y(DataO_0_sqmuxa_Z)
);
defparam DataO_0_sqmuxa.INIT=8'h08;
// @38:61
  CFG4 RReg_3_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_3)
);
defparam RReg_3_0.INIT=16'h0200;
// @38:61
  CFG3 RReg_7_0 (
	.A(bitpos_Z[0]),
	.B(CO2),
	.C(RReg_1_sqmuxa_Z),
	.Y(RReg_7)
);
defparam RReg_7_0.INIT=8'h40;
// @38:107
  CFG3 \un1_bitpos_1_1.SUM[1]  (
	.A(bitpos_Z[0]),
	.B(bitpos_4_sqmuxa_Z),
	.C(bitpos_Z[1]),
	.Y(N_61)
);
defparam \un1_bitpos_1_1.SUM[1] .INIT=8'h78;
// @38:114
  CFG3 \samplecnt_RNO[1]  (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[0]),
	.C(bitpos_0_sqmuxa),
	.Y(samplecnt_RNO_1[1])
);
defparam \samplecnt_RNO[1] .INIT=8'h06;
// @38:114
  CFG3 \samplecnt_RNO[2]  (
	.A(bitpos_0_sqmuxa),
	.B(samplecnt_Z[2]),
	.C(RReg_1_sqmuxa_2_Z),
	.Y(samplecnt_RNO_1[2])
);
defparam \samplecnt_RNO[2] .INIT=8'h14;
// @38:61
  CFG2 \samplecnt_RNO[0]  (
	.A(bitpos_0_sqmuxa),
	.B(samplecnt_Z[0]),
	.Y(CO0_i)
);
defparam \samplecnt_RNO[0] .INIT=4'hB;
// @38:61
  CFG4 RReg_5_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_5)
);
defparam RReg_5_0.INIT=16'h0800;
// @38:61
  CFG4 RReg_2_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_2)
);
defparam RReg_2_0.INIT=16'h4000;
// @38:61
  CFG4 RReg_4_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_4)
);
defparam RReg_4_0.INIT=16'h2000;
// @38:61
  CFG4 RReg_6_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_6)
);
defparam RReg_6_0.INIT=16'h8000;
// @38:68
  CFG4 \bitpos_10[0]  (
	.A(bitpos_1_sqmuxa),
	.B(bitpos_0_sqmuxa),
	.C(un21_enable),
	.D(N_60),
	.Y(bitpos_10_Z[0])
);
defparam \bitpos_10[0] .INIT=16'hCDCC;
// @38:114
  CFG4 \samplecnt_RNO[3]  (
	.A(samplecnt_Z[2]),
	.B(samplecnt_Z[3]),
	.C(bitpos_0_sqmuxa),
	.D(RReg_1_sqmuxa_2_Z),
	.Y(samplecnt_RNO_1[3])
);
defparam \samplecnt_RNO[3] .INIT=16'h060C;
// @38:107
  CFG4 \un1_bitpos_1_1.CO2  (
	.A(bitpos_Z[0]),
	.B(bitpos_4_sqmuxa_Z),
	.C(bitpos_Z[2]),
	.D(bitpos_Z[1]),
	.Y(CO2_0)
);
defparam \un1_bitpos_1_1.CO2 .INIT=16'h8000;
// @38:107
  CFG4 \un1_bitpos_1_1.SUM[2]  (
	.A(bitpos_Z[0]),
	.B(bitpos_4_sqmuxa_Z),
	.C(bitpos_Z[2]),
	.D(bitpos_Z[1]),
	.Y(SUM_1[2])
);
defparam \un1_bitpos_1_1.SUM[2] .INIT=16'h78F0;
// @38:61
  CFG3 RReg_8_0 (
	.A(bitpos_Z[0]),
	.B(CO2),
	.C(RReg_1_sqmuxa_Z),
	.Y(RReg_8)
);
defparam RReg_8_0.INIT=8'h80;
// @38:61
  CFG4 RReg_1_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_1)
);
defparam RReg_1_0.INIT=16'h0400;
// @38:61
  CFG4 RxAv_RNO (
	.A(un11_enable),
	.B(Rxd_i),
	.C(RxAv_5),
	.D(bitpos_1_sqmuxa),
	.Y(un1_enable_i)
);
defparam RxAv_RNO.INIT=16'h004F;
// @38:68
  CFG4 \bitpos_10_m2[1]  (
	.A(un1_bitpos_1_sqmuxa_Z),
	.B(bitpos_1_sqmuxa),
	.C(N_61),
	.D(un21_enable),
	.Y(bitpos_10[1])
);
defparam \bitpos_10_m2[1] .INIT=16'hE2F0;
// @38:68
  CFG4 \bitpos_10_iv[3]  (
	.A(un21_enable),
	.B(CO2_0),
	.C(bitpos_Z[3]),
	.D(bitpos_3_sqmuxa_Z),
	.Y(bitpos_10[3])
);
defparam \bitpos_10_iv[3] .INIT=16'hFF14;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxRaw_2 */

module UartRxExtClk_2 (
  RxData,
  RxComplete,
  Uart2FifoReset_i_arst_i,
  UartClk2,
  Rxd2_i
)
;
output [7:0] RxData ;
output RxComplete ;
input Uart2FifoReset_i_arst_i ;
input UartClk2 ;
input Rxd2_i ;
wire RxComplete ;
wire Uart2FifoReset_i_arst_i ;
wire UartClk2 ;
wire Rxd2_i ;
wire Rxd_i ;
wire GND ;
wire VCC ;
// @44:79
  IBufP2Ports_0_2 ClkSyncRxd (
	.Rxd_i(Rxd_i),
	.Rxd2_i(Rxd2_i),
	.UartClk2(UartClk2)
);
// @44:88
  UartRxRaw_2 Uart (
	.RxData(RxData[7:0]),
	.Rxd_i(Rxd_i),
	.UartClk2(UartClk2),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i),
	.RxComplete(RxComplete)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxExtClk_2 */

module IBufP2Ports_8 (
  Dbg1,
  RxComplete,
  FCCC_C0_0_GL0
)
;
output Dbg1 ;
input RxComplete ;
input FCCC_C0_0_GL0 ;
wire Dbg1 ;
wire RxComplete ;
wire FCCC_C0_0_GL0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @32:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RxComplete),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:47
  SLE O (
	.Q(Dbg1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_8 */

module fifo_8_13_1_3 (
  RxData,
  Uart2RxFifoCount,
  Uart2RxFifoData,
  we_i,
  re_i,
  Uart2FifoReset_i_data_i,
  Uart2RxFifoEmpty,
  Uart2FifoReset_i_arst_i,
  FCCC_C0_0_GL0,
  Uart2RxFifoFull
)
;
input [7:0] RxData ;
output [12:0] Uart2RxFifoCount ;
output [7:0] Uart2RxFifoData ;
input we_i ;
input re_i ;
input Uart2FifoReset_i_data_i ;
output Uart2RxFifoEmpty ;
input Uart2FifoReset_i_arst_i ;
input FCCC_C0_0_GL0 ;
output Uart2RxFifoFull ;
wire we_i ;
wire re_i ;
wire Uart2FifoReset_i_data_i ;
wire Uart2RxFifoEmpty ;
wire Uart2FifoReset_i_arst_i ;
wire FCCC_C0_0_GL0 ;
wire Uart2RxFifoFull ;
wire [12:0] raddr_r_Z;
wire [11:0] raddr_r_s;
wire [1:0] ram_ram_0_3_OLDA_Z;
wire [1:0] ram_ram_0_2_OLDA_Z;
wire [1:0] ram_ram_0_1_OLDA_Z;
wire [1:0] ram_ram_0_0_OLDA_Z;
wire [12:12] raddr_r_s_Z;
wire [12:0] waddr_r_Z;
wire [12:12] waddr_r_s_Z;
wire [11:0] waddr_r_s;
wire [13:0] counter_r_Z;
wire [13:0] counter_r_s;
wire [12:0] counter_r_cry;
wire [0:0] counter_r_RNI5OJ71_Y;
wire [1:1] counter_r_RNIIFKU1_Y;
wire [2:2] counter_r_RNI08LL2_Y;
wire [3:3] counter_r_RNIF1MC3_Y;
wire [4:4] counter_r_RNIVRM34_Y;
wire [5:5] counter_r_RNIGNNQ4_Y;
wire [6:6] counter_r_RNI2KOH5_Y;
wire [7:7] counter_r_RNILHP86_Y;
wire [8:8] counter_r_RNI9GQV6_Y;
wire [9:9] counter_r_RNIUFRM7_Y;
wire [10:10] counter_r_RNIRFGB8_Y;
wire [11:11] counter_r_RNIPG509_Y;
wire [13:13] counter_r_RNO_FCO_3;
wire [13:13] counter_r_RNO_Y_3;
wire [12:12] counter_r_RNIOIQK9_Y;
wire [11:1] raddr_r_cry_Z;
wire [11:1] raddr_r_cry_Y_1;
wire [12:12] raddr_r_s_FCO_1;
wire [12:12] raddr_r_s_Y_1;
wire [11:0] waddr_r_cry_Z;
wire [11:0] waddr_r_cry_Y_1;
wire [12:12] waddr_r_s_FCO_1;
wire [12:12] waddr_r_s_Y_1;
wire [1:0] ram_ram_0_0_NEWA;
wire [1:0] ram_ram_0_0_B_DOUT_3;
wire [1:0] ram_ram_0_1_NEWA;
wire [1:0] ram_ram_0_1_B_DOUT_3;
wire [1:0] ram_ram_0_2_NEWA;
wire [1:0] ram_ram_0_2_B_DOUT_3;
wire [1:0] ram_ram_0_3_NEWA;
wire [1:0] ram_ram_0_3_B_DOUT_3;
wire N_2635_i ;
wire ram_ram_0_3_en_Z ;
wire VCC ;
wire do_read_Z ;
wire GND ;
wire ram_ram_0_2_en_Z ;
wire ram_ram_0_1_en_Z ;
wire ram_ram_0_0_en_Z ;
wire do_count_0_x2_1 ;
wire un7_counter_r ;
wire un16_counter_r ;
wire counter_r_cry_cy ;
wire empty_r_RNIP1JG_S ;
wire empty_r_RNIP1JG_Y ;
wire raddr_r_s_344_FCO ;
wire raddr_r_s_344_S ;
wire raddr_r_s_344_Y ;
wire waddr_r_s_345_FCO ;
wire waddr_r_s_345_S ;
wire waddr_r_s_345_Y ;
wire do_write_Z ;
wire un16_counter_r_0_a2_0_1 ;
wire un16_counter_r_0_a2_11_3 ;
wire un16_counter_r_0_a2_0_9 ;
wire un16_counter_r_0_a2_0_8 ;
wire un16_counter_r_0_a2_11_4 ;
wire N_4081_10 ;
wire un16_counter_r_0_a2_0_11 ;
wire N_4081_11 ;
wire N_4079 ;
wire un16_counter_r_0_a2_0_13 ;
wire N_4081 ;
wire N_1 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
wire NC19 ;
wire NC20 ;
wire NC21 ;
wire NC22 ;
wire NC23 ;
wire NC24 ;
wire NC25 ;
wire NC26 ;
wire NC27 ;
wire NC28 ;
wire NC29 ;
wire NC30 ;
wire NC31 ;
wire NC32 ;
wire NC33 ;
wire NC34 ;
wire NC35 ;
wire NC36 ;
wire NC37 ;
wire NC38 ;
wire NC39 ;
wire NC40 ;
wire NC41 ;
wire NC42 ;
wire NC43 ;
wire NC44 ;
wire NC45 ;
wire NC46 ;
wire NC47 ;
wire NC48 ;
wire NC49 ;
wire NC50 ;
wire NC51 ;
wire NC52 ;
wire NC53 ;
wire NC54 ;
wire NC55 ;
wire NC56 ;
wire NC57 ;
wire NC58 ;
wire NC59 ;
wire NC60 ;
wire NC61 ;
wire NC62 ;
wire NC63 ;
wire NC64 ;
wire NC65 ;
wire NC66 ;
wire NC67 ;
wire NC68 ;
wire NC69 ;
wire NC70 ;
wire NC71 ;
wire NC72 ;
wire NC73 ;
wire NC74 ;
wire NC75 ;
wire NC76 ;
wire NC77 ;
wire NC78 ;
wire NC79 ;
wire NC80 ;
wire NC81 ;
wire NC82 ;
wire NC83 ;
wire NC84 ;
wire NC85 ;
wire NC86 ;
wire NC87 ;
wire NC88 ;
wire NC89 ;
wire NC90 ;
wire NC91 ;
wire NC92 ;
wire NC93 ;
wire NC94 ;
wire NC95 ;
wire NC96 ;
wire NC97 ;
wire NC98 ;
wire NC99 ;
wire NC100 ;
wire NC101 ;
wire NC102 ;
wire NC103 ;
wire NC104 ;
wire NC105 ;
wire NC106 ;
wire NC107 ;
wire NC108 ;
wire NC109 ;
wire NC110 ;
wire NC111 ;
wire NC112 ;
wire NC113 ;
wire NC114 ;
wire NC115 ;
wire NC116 ;
wire NC117 ;
wire NC118 ;
wire NC119 ;
wire NC120 ;
wire NC121 ;
wire NC122 ;
wire NC123 ;
wire NC124 ;
wire NC125 ;
wire NC126 ;
wire NC127 ;
wire NC128 ;
wire NC129 ;
wire NC130 ;
wire NC131 ;
  CFG1 \raddr_r_RNO[0]  (
	.A(raddr_r_Z[0]),
	.Y(raddr_r_s[0])
);
defparam \raddr_r_RNO[0] .INIT=2'h1;
  CFG1 full_r_RNIUJ31 (
	.A(Uart2RxFifoFull),
	.Y(N_2635_i)
);
defparam full_r_RNIUJ31.INIT=2'h1;
  SLE ram_ram_0_3_en (
	.Q(ram_ram_0_3_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_3_OLDA[0]  (
	.Q(ram_ram_0_3_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart2RxFifoData[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_3_OLDA[1]  (
	.Q(ram_ram_0_3_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart2RxFifoData[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE ram_ram_0_2_en (
	.Q(ram_ram_0_2_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_2_OLDA[0]  (
	.Q(ram_ram_0_2_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart2RxFifoData[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_2_OLDA[1]  (
	.Q(ram_ram_0_2_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart2RxFifoData[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE ram_ram_0_1_en (
	.Q(ram_ram_0_1_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_1_OLDA[0]  (
	.Q(ram_ram_0_1_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart2RxFifoData[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_1_OLDA[1]  (
	.Q(ram_ram_0_1_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart2RxFifoData[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE ram_ram_0_0_en (
	.Q(ram_ram_0_0_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[0]  (
	.Q(ram_ram_0_0_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart2RxFifoData[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[1]  (
	.Q(ram_ram_0_0_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart2RxFifoData[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[12]  (
	.Q(raddr_r_Z[12]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s_Z[12]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[11]  (
	.Q(raddr_r_Z[11]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[11]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[10]  (
	.Q(raddr_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[10]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[9]  (
	.Q(raddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[9]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[8]  (
	.Q(raddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[8]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[7]  (
	.Q(raddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[7]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[6]  (
	.Q(raddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[6]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[5]  (
	.Q(raddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[5]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[4]  (
	.Q(raddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[4]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[3]  (
	.Q(raddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[3]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[2]  (
	.Q(raddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[2]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[1]  (
	.Q(raddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[1]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[0]  (
	.Q(raddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[0]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[12]  (
	.Q(waddr_r_Z[12]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s_Z[12]),
	.EN(N_2635_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[11]  (
	.Q(waddr_r_Z[11]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[11]),
	.EN(N_2635_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[10]  (
	.Q(waddr_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[10]),
	.EN(N_2635_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[9]  (
	.Q(waddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[9]),
	.EN(N_2635_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[8]  (
	.Q(waddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[8]),
	.EN(N_2635_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[7]  (
	.Q(waddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[7]),
	.EN(N_2635_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[6]  (
	.Q(waddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[6]),
	.EN(N_2635_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[5]  (
	.Q(waddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[5]),
	.EN(N_2635_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[4]  (
	.Q(waddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[4]),
	.EN(N_2635_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[3]  (
	.Q(waddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[3]),
	.EN(N_2635_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[2]  (
	.Q(waddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[2]),
	.EN(N_2635_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[1]  (
	.Q(waddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[1]),
	.EN(N_2635_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[0]  (
	.Q(waddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[0]),
	.EN(N_2635_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[13]  (
	.Q(counter_r_Z[13]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[13]),
	.EN(do_count_0_x2_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[12]  (
	.Q(counter_r_Z[12]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[12]),
	.EN(do_count_0_x2_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[11]  (
	.Q(counter_r_Z[11]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[11]),
	.EN(do_count_0_x2_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[10]  (
	.Q(counter_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[10]),
	.EN(do_count_0_x2_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[9]  (
	.Q(counter_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[9]),
	.EN(do_count_0_x2_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[8]  (
	.Q(counter_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[8]),
	.EN(do_count_0_x2_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[7]  (
	.Q(counter_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[7]),
	.EN(do_count_0_x2_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[6]  (
	.Q(counter_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[6]),
	.EN(do_count_0_x2_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[5]  (
	.Q(counter_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[5]),
	.EN(do_count_0_x2_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[4]  (
	.Q(counter_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[4]),
	.EN(do_count_0_x2_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[3]  (
	.Q(counter_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[3]),
	.EN(do_count_0_x2_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[2]  (
	.Q(counter_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[2]),
	.EN(do_count_0_x2_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[1]  (
	.Q(counter_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[1]),
	.EN(do_count_0_x2_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[0]  (
	.Q(counter_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[0]),
	.EN(do_count_0_x2_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE empty_r (
	.Q(Uart2RxFifoEmpty),
	.ADn(GND),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un7_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE full_r (
	.Q(Uart2RxFifoFull),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un16_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[9]  (
	.Q(Uart2RxFifoCount[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_Z[9]),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_2635_i)
);
// @39:68
  SLE \count_o[8]  (
	.Q(Uart2RxFifoCount[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_Z[8]),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_2635_i)
);
// @39:68
  SLE \count_o[7]  (
	.Q(Uart2RxFifoCount[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_Z[7]),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_2635_i)
);
// @39:68
  SLE \count_o[6]  (
	.Q(Uart2RxFifoCount[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_Z[6]),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_2635_i)
);
// @39:68
  SLE \count_o[5]  (
	.Q(Uart2RxFifoCount[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_Z[5]),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_2635_i)
);
// @39:68
  SLE \count_o[4]  (
	.Q(Uart2RxFifoCount[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_Z[4]),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_2635_i)
);
// @39:68
  SLE \count_o[3]  (
	.Q(Uart2RxFifoCount[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_Z[3]),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_2635_i)
);
// @39:68
  SLE \count_o[2]  (
	.Q(Uart2RxFifoCount[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_Z[2]),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_2635_i)
);
// @39:68
  SLE \count_o[1]  (
	.Q(Uart2RxFifoCount[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_Z[1]),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_2635_i)
);
// @39:68
  SLE \count_o[0]  (
	.Q(Uart2RxFifoCount[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_Z[0]),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_2635_i)
);
// @39:68
  SLE \count_o[12]  (
	.Q(Uart2RxFifoCount[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_Z[12]),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_2635_i)
);
// @39:68
  SLE \count_o[11]  (
	.Q(Uart2RxFifoCount[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_Z[11]),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_2635_i)
);
// @39:68
  SLE \count_o[10]  (
	.Q(Uart2RxFifoCount[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_Z[10]),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_2635_i)
);
// @39:59
  ARI1 empty_r_RNIP1JG (
	.FCO(counter_r_cry_cy),
	.S(empty_r_RNIP1JG_S),
	.Y(empty_r_RNIP1JG_Y),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam empty_r_RNIP1JG.INIT=20'h4DD00;
// @39:59
  ARI1 \counter_r_RNI5OJ71[0]  (
	.FCO(counter_r_cry[0]),
	.S(counter_r_s[0]),
	.Y(counter_r_RNI5OJ71_Y[0]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[0]),
	.FCI(counter_r_cry_cy)
);
defparam \counter_r_RNI5OJ71[0] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIIFKU1[1]  (
	.FCO(counter_r_cry[1]),
	.S(counter_r_s[1]),
	.Y(counter_r_RNIIFKU1_Y[1]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[1]),
	.FCI(counter_r_cry[0])
);
defparam \counter_r_RNIIFKU1[1] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNI08LL2[2]  (
	.FCO(counter_r_cry[2]),
	.S(counter_r_s[2]),
	.Y(counter_r_RNI08LL2_Y[2]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[2]),
	.FCI(counter_r_cry[1])
);
defparam \counter_r_RNI08LL2[2] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIF1MC3[3]  (
	.FCO(counter_r_cry[3]),
	.S(counter_r_s[3]),
	.Y(counter_r_RNIF1MC3_Y[3]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[3]),
	.FCI(counter_r_cry[2])
);
defparam \counter_r_RNIF1MC3[3] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIVRM34[4]  (
	.FCO(counter_r_cry[4]),
	.S(counter_r_s[4]),
	.Y(counter_r_RNIVRM34_Y[4]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[4]),
	.FCI(counter_r_cry[3])
);
defparam \counter_r_RNIVRM34[4] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIGNNQ4[5]  (
	.FCO(counter_r_cry[5]),
	.S(counter_r_s[5]),
	.Y(counter_r_RNIGNNQ4_Y[5]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[5]),
	.FCI(counter_r_cry[4])
);
defparam \counter_r_RNIGNNQ4[5] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNI2KOH5[6]  (
	.FCO(counter_r_cry[6]),
	.S(counter_r_s[6]),
	.Y(counter_r_RNI2KOH5_Y[6]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[6]),
	.FCI(counter_r_cry[5])
);
defparam \counter_r_RNI2KOH5[6] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNILHP86[7]  (
	.FCO(counter_r_cry[7]),
	.S(counter_r_s[7]),
	.Y(counter_r_RNILHP86_Y[7]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[7]),
	.FCI(counter_r_cry[6])
);
defparam \counter_r_RNILHP86[7] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNI9GQV6[8]  (
	.FCO(counter_r_cry[8]),
	.S(counter_r_s[8]),
	.Y(counter_r_RNI9GQV6_Y[8]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[8]),
	.FCI(counter_r_cry[7])
);
defparam \counter_r_RNI9GQV6[8] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIUFRM7[9]  (
	.FCO(counter_r_cry[9]),
	.S(counter_r_s[9]),
	.Y(counter_r_RNIUFRM7_Y[9]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[9]),
	.FCI(counter_r_cry[8])
);
defparam \counter_r_RNIUFRM7[9] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIRFGB8[10]  (
	.FCO(counter_r_cry[10]),
	.S(counter_r_s[10]),
	.Y(counter_r_RNIRFGB8_Y[10]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[10]),
	.FCI(counter_r_cry[9])
);
defparam \counter_r_RNIRFGB8[10] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIPG509[11]  (
	.FCO(counter_r_cry[11]),
	.S(counter_r_s[11]),
	.Y(counter_r_RNIPG509_Y[11]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[11]),
	.FCI(counter_r_cry[10])
);
defparam \counter_r_RNIPG509[11] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNO[13]  (
	.FCO(counter_r_RNO_FCO_3[13]),
	.S(counter_r_s[13]),
	.Y(counter_r_RNO_Y_3[13]),
	.B(counter_r_Z[13]),
	.C(do_read_Z),
	.D(GND),
	.A(VCC),
	.FCI(counter_r_cry[12])
);
defparam \counter_r_RNO[13] .INIT=20'h46600;
// @39:59
  ARI1 \counter_r_RNIOIQK9[12]  (
	.FCO(counter_r_cry[12]),
	.S(counter_r_s[12]),
	.Y(counter_r_RNIOIQK9_Y[12]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[12]),
	.FCI(counter_r_cry[11])
);
defparam \counter_r_RNIOIQK9[12] .INIT=20'h5DD22;
// @39:68
  ARI1 raddr_r_s_344 (
	.FCO(raddr_r_s_344_FCO),
	.S(raddr_r_s_344_S),
	.Y(raddr_r_s_344_Y),
	.B(raddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam raddr_r_s_344.INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[1]  (
	.FCO(raddr_r_cry_Z[1]),
	.S(raddr_r_s[1]),
	.Y(raddr_r_cry_Y_1[1]),
	.B(raddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_s_344_FCO)
);
defparam \raddr_r_cry[1] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[2]  (
	.FCO(raddr_r_cry_Z[2]),
	.S(raddr_r_s[2]),
	.Y(raddr_r_cry_Y_1[2]),
	.B(raddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[1])
);
defparam \raddr_r_cry[2] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[3]  (
	.FCO(raddr_r_cry_Z[3]),
	.S(raddr_r_s[3]),
	.Y(raddr_r_cry_Y_1[3]),
	.B(raddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[2])
);
defparam \raddr_r_cry[3] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[4]  (
	.FCO(raddr_r_cry_Z[4]),
	.S(raddr_r_s[4]),
	.Y(raddr_r_cry_Y_1[4]),
	.B(raddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[3])
);
defparam \raddr_r_cry[4] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[5]  (
	.FCO(raddr_r_cry_Z[5]),
	.S(raddr_r_s[5]),
	.Y(raddr_r_cry_Y_1[5]),
	.B(raddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[4])
);
defparam \raddr_r_cry[5] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[6]  (
	.FCO(raddr_r_cry_Z[6]),
	.S(raddr_r_s[6]),
	.Y(raddr_r_cry_Y_1[6]),
	.B(raddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[5])
);
defparam \raddr_r_cry[6] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[7]  (
	.FCO(raddr_r_cry_Z[7]),
	.S(raddr_r_s[7]),
	.Y(raddr_r_cry_Y_1[7]),
	.B(raddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[6])
);
defparam \raddr_r_cry[7] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[8]  (
	.FCO(raddr_r_cry_Z[8]),
	.S(raddr_r_s[8]),
	.Y(raddr_r_cry_Y_1[8]),
	.B(raddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[7])
);
defparam \raddr_r_cry[8] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[9]  (
	.FCO(raddr_r_cry_Z[9]),
	.S(raddr_r_s[9]),
	.Y(raddr_r_cry_Y_1[9]),
	.B(raddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[8])
);
defparam \raddr_r_cry[9] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[10]  (
	.FCO(raddr_r_cry_Z[10]),
	.S(raddr_r_s[10]),
	.Y(raddr_r_cry_Y_1[10]),
	.B(raddr_r_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[9])
);
defparam \raddr_r_cry[10] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_s[12]  (
	.FCO(raddr_r_s_FCO_1[12]),
	.S(raddr_r_s_Z[12]),
	.Y(raddr_r_s_Y_1[12]),
	.B(raddr_r_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[11])
);
defparam \raddr_r_s[12] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[11]  (
	.FCO(raddr_r_cry_Z[11]),
	.S(raddr_r_s[11]),
	.Y(raddr_r_cry_Y_1[11]),
	.B(raddr_r_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[10])
);
defparam \raddr_r_cry[11] .INIT=20'h4AA00;
// @39:68
  ARI1 waddr_r_s_345 (
	.FCO(waddr_r_s_345_FCO),
	.S(waddr_r_s_345_S),
	.Y(waddr_r_s_345_Y),
	.B(we_i),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam waddr_r_s_345.INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[0]  (
	.FCO(waddr_r_cry_Z[0]),
	.S(waddr_r_s[0]),
	.Y(waddr_r_cry_Y_1[0]),
	.B(waddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_s_345_FCO)
);
defparam \waddr_r_cry[0] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[1]  (
	.FCO(waddr_r_cry_Z[1]),
	.S(waddr_r_s[1]),
	.Y(waddr_r_cry_Y_1[1]),
	.B(waddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[0])
);
defparam \waddr_r_cry[1] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[2]  (
	.FCO(waddr_r_cry_Z[2]),
	.S(waddr_r_s[2]),
	.Y(waddr_r_cry_Y_1[2]),
	.B(waddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[1])
);
defparam \waddr_r_cry[2] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[3]  (
	.FCO(waddr_r_cry_Z[3]),
	.S(waddr_r_s[3]),
	.Y(waddr_r_cry_Y_1[3]),
	.B(waddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[2])
);
defparam \waddr_r_cry[3] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[4]  (
	.FCO(waddr_r_cry_Z[4]),
	.S(waddr_r_s[4]),
	.Y(waddr_r_cry_Y_1[4]),
	.B(waddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[3])
);
defparam \waddr_r_cry[4] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[5]  (
	.FCO(waddr_r_cry_Z[5]),
	.S(waddr_r_s[5]),
	.Y(waddr_r_cry_Y_1[5]),
	.B(waddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[4])
);
defparam \waddr_r_cry[5] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[6]  (
	.FCO(waddr_r_cry_Z[6]),
	.S(waddr_r_s[6]),
	.Y(waddr_r_cry_Y_1[6]),
	.B(waddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[5])
);
defparam \waddr_r_cry[6] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[7]  (
	.FCO(waddr_r_cry_Z[7]),
	.S(waddr_r_s[7]),
	.Y(waddr_r_cry_Y_1[7]),
	.B(waddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[6])
);
defparam \waddr_r_cry[7] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[8]  (
	.FCO(waddr_r_cry_Z[8]),
	.S(waddr_r_s[8]),
	.Y(waddr_r_cry_Y_1[8]),
	.B(waddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[7])
);
defparam \waddr_r_cry[8] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[9]  (
	.FCO(waddr_r_cry_Z[9]),
	.S(waddr_r_s[9]),
	.Y(waddr_r_cry_Y_1[9]),
	.B(waddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[8])
);
defparam \waddr_r_cry[9] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[10]  (
	.FCO(waddr_r_cry_Z[10]),
	.S(waddr_r_s[10]),
	.Y(waddr_r_cry_Y_1[10]),
	.B(waddr_r_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[9])
);
defparam \waddr_r_cry[10] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_s[12]  (
	.FCO(waddr_r_s_FCO_1[12]),
	.S(waddr_r_s_Z[12]),
	.Y(waddr_r_s_Y_1[12]),
	.B(waddr_r_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[11])
);
defparam \waddr_r_s[12] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[11]  (
	.FCO(waddr_r_cry_Z[11]),
	.S(waddr_r_s[11]),
	.Y(waddr_r_cry_Y_1[11]),
	.B(waddr_r_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[10])
);
defparam \waddr_r_cry[11] .INIT=20'h4AA00;
// @39:46
  RAM1K18 ram_ram_0_0 (
	.A_DOUT({NC15, NC14, NC13, NC12, NC11, NC10, NC9, NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0, ram_ram_0_0_NEWA[1:0]}),
	.B_DOUT({NC31, NC30, NC29, NC28, NC27, NC26, NC25, NC24, NC23, NC22, NC21, NC20, NC19, NC18, NC17, NC16, ram_ram_0_0_B_DOUT_3[1:0]}),
	.BUSY(NC32),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({raddr_r_Z[12:0], GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RxData[1:0]}),
	.B_ADDR({waddr_r_Z[12:0], GND}),
	.B_WEN({GND, do_write_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_0.RAMINDEX="ram[7:0]%8192-8192%8-8%SPEED%0%0%DUAL-PORT%ECC_EN-0";
// @39:46
  RAM1K18 ram_ram_0_1 (
	.A_DOUT({NC48, NC47, NC46, NC45, NC44, NC43, NC42, NC41, NC40, NC39, NC38, NC37, NC36, NC35, NC34, NC33, ram_ram_0_1_NEWA[1:0]}),
	.B_DOUT({NC64, NC63, NC62, NC61, NC60, NC59, NC58, NC57, NC56, NC55, NC54, NC53, NC52, NC51, NC50, NC49, ram_ram_0_1_B_DOUT_3[1:0]}),
	.BUSY(NC65),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({raddr_r_Z[12:0], GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RxData[3:2]}),
	.B_ADDR({waddr_r_Z[12:0], GND}),
	.B_WEN({GND, do_write_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_1.RAMINDEX="ram[7:0]%8192-8192%8-8%SPEED%0%1%DUAL-PORT%ECC_EN-0";
// @39:46
  RAM1K18 ram_ram_0_2 (
	.A_DOUT({NC81, NC80, NC79, NC78, NC77, NC76, NC75, NC74, NC73, NC72, NC71, NC70, NC69, NC68, NC67, NC66, ram_ram_0_2_NEWA[1:0]}),
	.B_DOUT({NC97, NC96, NC95, NC94, NC93, NC92, NC91, NC90, NC89, NC88, NC87, NC86, NC85, NC84, NC83, NC82, ram_ram_0_2_B_DOUT_3[1:0]}),
	.BUSY(NC98),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({raddr_r_Z[12:0], GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RxData[5:4]}),
	.B_ADDR({waddr_r_Z[12:0], GND}),
	.B_WEN({GND, do_write_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_2.RAMINDEX="ram[7:0]%8192-8192%8-8%SPEED%0%2%DUAL-PORT%ECC_EN-0";
// @39:46
  RAM1K18 ram_ram_0_3 (
	.A_DOUT({NC114, NC113, NC112, NC111, NC110, NC109, NC108, NC107, NC106, NC105, NC104, NC103, NC102, NC101, NC100, NC99, ram_ram_0_3_NEWA[1:0]}),
	.B_DOUT({NC130, NC129, NC128, NC127, NC126, NC125, NC124, NC123, NC122, NC121, NC120, NC119, NC118, NC117, NC116, NC115, ram_ram_0_3_B_DOUT_3[1:0]}),
	.BUSY(NC131),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({raddr_r_Z[12:0], GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RxData[7:6]}),
	.B_ADDR({waddr_r_Z[12:0], GND}),
	.B_WEN({GND, do_write_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_3.RAMINDEX="ram[7:0]%8192-8192%8-8%SPEED%0%3%DUAL-PORT%ECC_EN-0";
  CFG3 ram_ram_0_0_RNIV0VJ (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[1]),
	.C(ram_ram_0_0_OLDA_Z[1]),
	.Y(Uart2RxFifoData[1])
);
defparam ram_ram_0_0_RNIV0VJ.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIUVUJ (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[0]),
	.C(ram_ram_0_0_OLDA_Z[0]),
	.Y(Uart2RxFifoData[0])
);
defparam ram_ram_0_0_RNIUVUJ.INIT=8'hD8;
  CFG3 ram_ram_0_1_RNI2CUT (
	.A(ram_ram_0_1_en_Z),
	.B(ram_ram_0_1_NEWA[1]),
	.C(ram_ram_0_1_OLDA_Z[1]),
	.Y(Uart2RxFifoData[3])
);
defparam ram_ram_0_1_RNI2CUT.INIT=8'hD8;
  CFG3 ram_ram_0_1_RNI1BUT (
	.A(ram_ram_0_1_en_Z),
	.B(ram_ram_0_1_NEWA[0]),
	.C(ram_ram_0_1_OLDA_Z[0]),
	.Y(Uart2RxFifoData[2])
);
defparam ram_ram_0_1_RNI1BUT.INIT=8'hD8;
  CFG3 ram_ram_0_2_RNI5NTN (
	.A(ram_ram_0_2_en_Z),
	.B(ram_ram_0_2_NEWA[1]),
	.C(ram_ram_0_2_OLDA_Z[1]),
	.Y(Uart2RxFifoData[5])
);
defparam ram_ram_0_2_RNI5NTN.INIT=8'hD8;
  CFG3 ram_ram_0_2_RNI4MTN (
	.A(ram_ram_0_2_en_Z),
	.B(ram_ram_0_2_NEWA[0]),
	.C(ram_ram_0_2_OLDA_Z[0]),
	.Y(Uart2RxFifoData[4])
);
defparam ram_ram_0_2_RNI4MTN.INIT=8'hD8;
  CFG3 ram_ram_0_3_RNI82TH (
	.A(ram_ram_0_3_en_Z),
	.B(ram_ram_0_3_NEWA[1]),
	.C(ram_ram_0_3_OLDA_Z[1]),
	.Y(Uart2RxFifoData[7])
);
defparam ram_ram_0_3_RNI82TH.INIT=8'hD8;
  CFG3 ram_ram_0_3_RNI71TH (
	.A(ram_ram_0_3_en_Z),
	.B(ram_ram_0_3_NEWA[0]),
	.C(ram_ram_0_3_OLDA_Z[0]),
	.Y(Uart2RxFifoData[6])
);
defparam ram_ram_0_3_RNI71TH.INIT=8'hD8;
// @39:61
  CFG3 do_count_0_x2 (
	.A(re_i),
	.B(Uart2RxFifoEmpty),
	.C(do_write_Z),
	.Y(do_count_0_x2_1)
);
defparam do_count_0_x2.INIT=8'hD2;
// @39:89
  CFG2 \update.un16_counter_r_0_a2_0_1  (
	.A(counter_r_Z[1]),
	.B(counter_r_Z[12]),
	.Y(un16_counter_r_0_a2_0_1)
);
defparam \update.un16_counter_r_0_a2_0_1 .INIT=4'h8;
// @39:89
  CFG2 \update.un16_counter_r_0_a2_11_3  (
	.A(counter_r_Z[2]),
	.B(counter_r_Z[5]),
	.Y(un16_counter_r_0_a2_11_3)
);
defparam \update.un16_counter_r_0_a2_11_3 .INIT=4'h1;
// @39:60
  CFG2 do_write (
	.A(Uart2RxFifoFull),
	.B(we_i),
	.Y(do_write_Z)
);
defparam do_write.INIT=4'h4;
// @39:59
  CFG2 do_read (
	.A(Uart2RxFifoEmpty),
	.B(re_i),
	.Y(do_read_Z)
);
defparam do_read.INIT=4'h4;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_0_9  (
	.A(counter_r_Z[7]),
	.B(counter_r_Z[6]),
	.C(counter_r_Z[5]),
	.D(counter_r_Z[4]),
	.Y(un16_counter_r_0_a2_0_9)
);
defparam \update.un16_counter_r_0_a2_0_9 .INIT=16'h8000;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_0_8  (
	.A(counter_r_Z[11]),
	.B(counter_r_Z[10]),
	.C(counter_r_Z[9]),
	.D(counter_r_Z[8]),
	.Y(un16_counter_r_0_a2_0_8)
);
defparam \update.un16_counter_r_0_a2_0_8 .INIT=16'h8000;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_11_4  (
	.A(counter_r_Z[11]),
	.B(counter_r_Z[9]),
	.C(counter_r_Z[8]),
	.D(counter_r_Z[6]),
	.Y(un16_counter_r_0_a2_11_4)
);
defparam \update.un16_counter_r_0_a2_11_4 .INIT=16'h0001;
// @39:82
  CFG4 \update.un7_counter_r_0_a2_10  (
	.A(counter_r_Z[12]),
	.B(counter_r_Z[10]),
	.C(counter_r_Z[3]),
	.D(counter_r_Z[1]),
	.Y(N_4081_10)
);
defparam \update.un7_counter_r_0_a2_10 .INIT=16'h0001;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_0_11  (
	.A(counter_r_Z[3]),
	.B(counter_r_Z[13]),
	.C(un16_counter_r_0_a2_0_8),
	.D(un16_counter_r_0_a2_0_1),
	.Y(un16_counter_r_0_a2_0_11)
);
defparam \update.un16_counter_r_0_a2_0_11 .INIT=16'h2000;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_11  (
	.A(counter_r_Z[4]),
	.B(counter_r_Z[7]),
	.C(un16_counter_r_0_a2_11_4),
	.D(un16_counter_r_0_a2_11_3),
	.Y(N_4081_11)
);
defparam \update.un16_counter_r_0_a2_11 .INIT=16'h1000;
// @39:82
  CFG3 \update.un7_counter_r_0_o2  (
	.A(do_read_Z),
	.B(counter_r_Z[0]),
	.C(do_write_Z),
	.Y(N_4079)
);
defparam \update.un7_counter_r_0_o2 .INIT=8'h3B;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_0_13  (
	.A(counter_r_Z[2]),
	.B(counter_r_Z[0]),
	.C(un16_counter_r_0_a2_0_11),
	.D(do_read_Z),
	.Y(un16_counter_r_0_a2_0_13)
);
defparam \update.un16_counter_r_0_a2_0_13 .INIT=16'h0080;
// @39:89
  CFG4 \update.un16_counter_r_0_a2  (
	.A(counter_r_Z[0]),
	.B(counter_r_Z[13]),
	.C(N_4081_11),
	.D(N_4081_10),
	.Y(N_4081)
);
defparam \update.un16_counter_r_0_a2 .INIT=16'h4000;
// @39:82
  CFG4 \update.un7_counter_r_0_a2  (
	.A(counter_r_Z[13]),
	.B(N_4081_10),
	.C(N_4081_11),
	.D(N_4079),
	.Y(un7_counter_r)
);
defparam \update.un7_counter_r_0_a2 .INIT=16'h4000;
// @39:89
  CFG4 \update.un16_counter_r_0  (
	.A(N_4081),
	.B(un16_counter_r_0_a2_0_13),
	.C(un16_counter_r_0_a2_0_9),
	.D(do_write_Z),
	.Y(un16_counter_r)
);
defparam \update.un16_counter_r_0 .INIT=16'hEAAA;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fifo_8_13_1_3 */

module gated_fifo_8_13_1_3 (
  Uart2RxFifoData,
  Uart2RxFifoCount,
  RxData,
  Uart2RxFifoFull,
  Uart2RxFifoEmpty,
  Uart2FifoReset_i_data_i,
  ReadUart2,
  Dbg1,
  FCCC_C0_0_GL0,
  Uart2FifoReset_i_arst_i
)
;
output [7:0] Uart2RxFifoData ;
output [12:0] Uart2RxFifoCount ;
input [7:0] RxData ;
output Uart2RxFifoFull ;
output Uart2RxFifoEmpty ;
input Uart2FifoReset_i_data_i ;
input ReadUart2 ;
input Dbg1 ;
input FCCC_C0_0_GL0 ;
input Uart2FifoReset_i_arst_i ;
wire Uart2RxFifoFull ;
wire Uart2RxFifoEmpty ;
wire Uart2FifoReset_i_data_i ;
wire ReadUart2 ;
wire Dbg1 ;
wire FCCC_C0_0_GL0 ;
wire Uart2FifoReset_i_arst_i ;
wire we_i_Z ;
wire VCC ;
wire Last_wone_i_0_sqmuxa_Z ;
wire GND ;
wire re_i_Z ;
wire Last_rone_i_0_sqmuxa_Z ;
wire Last_wone_i_Z ;
wire Last_rone_i_Z ;
wire N_1 ;
// @45:86
  SLE we_i (
	.Q(we_i_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_wone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE re_i (
	.Q(re_i_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_rone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE Last_wone_i (
	.Q(Last_wone_i_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Dbg1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE Last_rone_i (
	.Q(Last_rone_i_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadUart2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:145
  CFG2 Last_rone_i_0_sqmuxa (
	.A(ReadUart2),
	.B(Last_rone_i_Z),
	.Y(Last_rone_i_0_sqmuxa_Z)
);
defparam Last_rone_i_0_sqmuxa.INIT=4'h2;
// @45:178
  CFG2 Last_wone_i_0_sqmuxa (
	.A(Dbg1),
	.B(Last_wone_i_Z),
	.Y(Last_wone_i_0_sqmuxa_Z)
);
defparam Last_wone_i_0_sqmuxa.INIT=4'h2;
// @45:63
  fifo_8_13_1_3 fifo_i (
	.RxData(RxData[7:0]),
	.Uart2RxFifoCount(Uart2RxFifoCount[12:0]),
	.Uart2RxFifoData(Uart2RxFifoData[7:0]),
	.we_i(we_i_Z),
	.re_i(re_i_Z),
	.Uart2FifoReset_i_data_i(Uart2FifoReset_i_data_i),
	.Uart2RxFifoEmpty(Uart2RxFifoEmpty),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart2RxFifoFull(Uart2RxFifoFull)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* gated_fifo_8_13_1_3 */

module UartRxFifoExtClk_13_1 (
  Uart2RxFifoCount,
  Uart2RxFifoData,
  ReadUart2,
  Uart2FifoReset_i_data_i,
  Uart2RxFifoEmpty,
  Uart2RxFifoFull,
  FCCC_C0_0_GL0,
  Rxd2_i,
  UartClk2,
  Uart2FifoReset_i_arst_i
)
;
output [12:0] Uart2RxFifoCount ;
output [7:0] Uart2RxFifoData ;
input ReadUart2 ;
input Uart2FifoReset_i_data_i ;
output Uart2RxFifoEmpty ;
output Uart2RxFifoFull ;
input FCCC_C0_0_GL0 ;
input Rxd2_i ;
input UartClk2 ;
input Uart2FifoReset_i_arst_i ;
wire ReadUart2 ;
wire Uart2FifoReset_i_data_i ;
wire Uart2RxFifoEmpty ;
wire Uart2RxFifoFull ;
wire FCCC_C0_0_GL0 ;
wire Rxd2_i ;
wire UartClk2 ;
wire Uart2FifoReset_i_arst_i ;
wire [7:0] RxData;
wire RxComplete ;
wire Dbg1 ;
wire GND ;
wire VCC ;
// @46:133
  UartRxExtClk_2 Uart (
	.RxData(RxData[7:0]),
	.RxComplete(RxComplete),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i),
	.UartClk2(UartClk2),
	.Rxd2_i(Rxd2_i)
);
// @46:147
  IBufP2Ports_8 ClkSyncWrite (
	.Dbg1(Dbg1),
	.RxComplete(RxComplete),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @46:156
  gated_fifo_8_13_1_3 UartFifo (
	.Uart2RxFifoData(Uart2RxFifoData[7:0]),
	.Uart2RxFifoCount(Uart2RxFifoCount[12:0]),
	.RxData(RxData[7:0]),
	.Uart2RxFifoFull(Uart2RxFifoFull),
	.Uart2RxFifoEmpty(Uart2RxFifoEmpty),
	.Uart2FifoReset_i_data_i(Uart2FifoReset_i_data_i),
	.ReadUart2(ReadUart2),
	.Dbg1(Dbg1),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxFifoExtClk_13_1 */

module fifo_8_13_1_4 (
  Uart2TxFifoData,
  OutgoingTxByte,
  we_i,
  re_i,
  r_ack_i,
  Uart2FifoReset_i_arst_i,
  FCCC_C0_0_GL0,
  Uart2TxFifoFull,
  Uart2TxFifoEmpty
)
;
input [7:0] Uart2TxFifoData ;
output [7:0] OutgoingTxByte ;
input we_i ;
input re_i ;
output r_ack_i ;
input Uart2FifoReset_i_arst_i ;
input FCCC_C0_0_GL0 ;
output Uart2TxFifoFull ;
output Uart2TxFifoEmpty ;
wire we_i ;
wire re_i ;
wire r_ack_i ;
wire Uart2FifoReset_i_arst_i ;
wire FCCC_C0_0_GL0 ;
wire Uart2TxFifoFull ;
wire Uart2TxFifoEmpty ;
wire [1:0] ram_ram_0_3_OLDA_Z;
wire [1:0] ram_ram_0_2_OLDA_Z;
wire [1:0] ram_ram_0_1_OLDA_Z;
wire [1:0] ram_ram_0_0_OLDA_Z;
wire [12:0] raddr_r_Z;
wire [12:12] raddr_r_s_Z;
wire [11:0] raddr_r_s;
wire [12:0] waddr_r_Z;
wire [12:12] waddr_r_s_Z;
wire [11:0] waddr_r_s;
wire [13:0] counter_r_Z;
wire [13:0] counter_r_s;
wire [12:0] counter_r_cry;
wire [0:0] counter_r_RNIB2KE1_Y;
wire [1:1] counter_r_RNI2BMC2_Y;
wire [2:2] counter_r_RNIQKOA3_Y;
wire [3:3] counter_r_RNIJVQ84_Y;
wire [4:4] counter_r_RNIDBT65_Y;
wire [5:5] counter_r_RNI8OV46_Y;
wire [6:6] counter_r_RNI46237_Y;
wire [7:7] counter_r_RNI1L418_Y;
wire [8:8] counter_r_RNIV47V8_Y;
wire [9:9] counter_r_RNIUL9T9_Y;
wire [10:10] counter_r_RNI5LORA_Y;
wire [11:11] counter_r_RNIDL7QB_Y;
wire [13:13] counter_r_RNO_FCO_4;
wire [13:13] counter_r_RNO_Y_4;
wire [12:12] counter_r_RNIMMMOC_Y;
wire [11:0] raddr_r_cry_Z;
wire [0:0] raddr_r_cry_Y;
wire [11:1] raddr_r_cry_Y_0;
wire [12:12] raddr_r_s_FCO_0;
wire [12:12] raddr_r_s_Y_0;
wire [11:0] waddr_r_cry_Z;
wire [11:0] waddr_r_cry_Y_0;
wire [12:12] waddr_r_s_FCO_0;
wire [12:12] waddr_r_s_Y_0;
wire [1:0] ram_ram_0_0_NEWA;
wire [1:0] ram_ram_0_0_B_DOUT_4;
wire [1:0] ram_ram_0_1_NEWA;
wire [1:0] ram_ram_0_1_B_DOUT_4;
wire [1:0] ram_ram_0_2_NEWA;
wire [1:0] ram_ram_0_2_B_DOUT_4;
wire [1:0] ram_ram_0_3_NEWA;
wire [1:0] ram_ram_0_3_B_DOUT_4;
wire Uart2TxFifoEmpty_i ;
wire Uart2TxFifoFull_i ;
wire ram_ram_0_3_en_Z ;
wire VCC ;
wire do_read_Z ;
wire GND ;
wire ram_ram_0_2_en_Z ;
wire ram_ram_0_1_en_Z ;
wire ram_ram_0_0_en_Z ;
wire do_count_0_x2_0 ;
wire un7_counter_r ;
wire un16_counter_r ;
wire counter_r_cry_cy ;
wire empty_r_RNILQHG_S ;
wire empty_r_RNILQHG_Y ;
wire raddr_r_s_342_FCO ;
wire raddr_r_s_342_S ;
wire raddr_r_s_342_Y ;
wire waddr_r_s_343_FCO ;
wire waddr_r_s_343_S ;
wire waddr_r_s_343_Y ;
wire do_write_Z ;
wire un16_counter_r_0_a2_0_3 ;
wire un16_counter_r_0_a2_11_3 ;
wire un16_counter_r_0_a2_0_9 ;
wire un16_counter_r_0_a2_0_7 ;
wire un16_counter_r_0_a2_11_4 ;
wire N_4087_10 ;
wire un16_counter_r_0_a2_0_11 ;
wire N_4087_11 ;
wire N_4085 ;
wire un16_counter_r_0_a2_0_13 ;
wire N_4087 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
wire NC19 ;
wire NC20 ;
wire NC21 ;
wire NC22 ;
wire NC23 ;
wire NC24 ;
wire NC25 ;
wire NC26 ;
wire NC27 ;
wire NC28 ;
wire NC29 ;
wire NC30 ;
wire NC31 ;
wire NC32 ;
wire NC33 ;
wire NC34 ;
wire NC35 ;
wire NC36 ;
wire NC37 ;
wire NC38 ;
wire NC39 ;
wire NC40 ;
wire NC41 ;
wire NC42 ;
wire NC43 ;
wire NC44 ;
wire NC45 ;
wire NC46 ;
wire NC47 ;
wire NC48 ;
wire NC49 ;
wire NC50 ;
wire NC51 ;
wire NC52 ;
wire NC53 ;
wire NC54 ;
wire NC55 ;
wire NC56 ;
wire NC57 ;
wire NC58 ;
wire NC59 ;
wire NC60 ;
wire NC61 ;
wire NC62 ;
wire NC63 ;
wire NC64 ;
wire NC65 ;
wire NC66 ;
wire NC67 ;
wire NC68 ;
wire NC69 ;
wire NC70 ;
wire NC71 ;
wire NC72 ;
wire NC73 ;
wire NC74 ;
wire NC75 ;
wire NC76 ;
wire NC77 ;
wire NC78 ;
wire NC79 ;
wire NC80 ;
wire NC81 ;
wire NC82 ;
wire NC83 ;
wire NC84 ;
wire NC85 ;
wire NC86 ;
wire NC87 ;
wire NC88 ;
wire NC89 ;
wire NC90 ;
wire NC91 ;
wire NC92 ;
wire NC93 ;
wire NC94 ;
wire NC95 ;
wire NC96 ;
wire NC97 ;
wire NC98 ;
wire NC99 ;
wire NC100 ;
wire NC101 ;
wire NC102 ;
wire NC103 ;
wire NC104 ;
wire NC105 ;
wire NC106 ;
wire NC107 ;
wire NC108 ;
wire NC109 ;
wire NC110 ;
wire NC111 ;
wire NC112 ;
wire NC113 ;
wire NC114 ;
wire NC115 ;
wire NC116 ;
wire NC117 ;
wire NC118 ;
wire NC119 ;
wire NC120 ;
wire NC121 ;
wire NC122 ;
wire NC123 ;
wire NC124 ;
wire NC125 ;
wire NC126 ;
wire NC127 ;
wire NC128 ;
wire NC129 ;
wire NC130 ;
wire NC131 ;
  CFG1 empty_r_RNI83U5 (
	.A(Uart2TxFifoEmpty),
	.Y(Uart2TxFifoEmpty_i)
);
defparam empty_r_RNI83U5.INIT=2'h1;
  CFG1 full_r_RNICOP8 (
	.A(Uart2TxFifoFull),
	.Y(Uart2TxFifoFull_i)
);
defparam full_r_RNICOP8.INIT=2'h1;
  SLE ram_ram_0_3_en (
	.Q(ram_ram_0_3_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_3_OLDA[0]  (
	.Q(ram_ram_0_3_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_3_OLDA[1]  (
	.Q(ram_ram_0_3_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE ram_ram_0_2_en (
	.Q(ram_ram_0_2_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_2_OLDA[0]  (
	.Q(ram_ram_0_2_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_2_OLDA[1]  (
	.Q(ram_ram_0_2_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE ram_ram_0_1_en (
	.Q(ram_ram_0_1_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_1_OLDA[0]  (
	.Q(ram_ram_0_1_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_1_OLDA[1]  (
	.Q(ram_ram_0_1_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE ram_ram_0_0_en (
	.Q(ram_ram_0_0_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[0]  (
	.Q(ram_ram_0_0_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[1]  (
	.Q(ram_ram_0_0_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[12]  (
	.Q(raddr_r_Z[12]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s_Z[12]),
	.EN(Uart2TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[11]  (
	.Q(raddr_r_Z[11]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[11]),
	.EN(Uart2TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[10]  (
	.Q(raddr_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[10]),
	.EN(Uart2TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[9]  (
	.Q(raddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[9]),
	.EN(Uart2TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[8]  (
	.Q(raddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[8]),
	.EN(Uart2TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[7]  (
	.Q(raddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[7]),
	.EN(Uart2TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[6]  (
	.Q(raddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[6]),
	.EN(Uart2TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[5]  (
	.Q(raddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[5]),
	.EN(Uart2TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[4]  (
	.Q(raddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[4]),
	.EN(Uart2TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[3]  (
	.Q(raddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[3]),
	.EN(Uart2TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[2]  (
	.Q(raddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[2]),
	.EN(Uart2TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[1]  (
	.Q(raddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[1]),
	.EN(Uart2TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[0]  (
	.Q(raddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[0]),
	.EN(Uart2TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[12]  (
	.Q(waddr_r_Z[12]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s_Z[12]),
	.EN(Uart2TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[11]  (
	.Q(waddr_r_Z[11]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[11]),
	.EN(Uart2TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[10]  (
	.Q(waddr_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[10]),
	.EN(Uart2TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[9]  (
	.Q(waddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[9]),
	.EN(Uart2TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[8]  (
	.Q(waddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[8]),
	.EN(Uart2TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[7]  (
	.Q(waddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[7]),
	.EN(Uart2TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[6]  (
	.Q(waddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[6]),
	.EN(Uart2TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[5]  (
	.Q(waddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[5]),
	.EN(Uart2TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[4]  (
	.Q(waddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[4]),
	.EN(Uart2TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[3]  (
	.Q(waddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[3]),
	.EN(Uart2TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[2]  (
	.Q(waddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[2]),
	.EN(Uart2TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[1]  (
	.Q(waddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[1]),
	.EN(Uart2TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[0]  (
	.Q(waddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[0]),
	.EN(Uart2TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[13]  (
	.Q(counter_r_Z[13]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[13]),
	.EN(do_count_0_x2_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[12]  (
	.Q(counter_r_Z[12]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[12]),
	.EN(do_count_0_x2_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[11]  (
	.Q(counter_r_Z[11]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[11]),
	.EN(do_count_0_x2_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[10]  (
	.Q(counter_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[10]),
	.EN(do_count_0_x2_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[9]  (
	.Q(counter_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[9]),
	.EN(do_count_0_x2_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[8]  (
	.Q(counter_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[8]),
	.EN(do_count_0_x2_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[7]  (
	.Q(counter_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[7]),
	.EN(do_count_0_x2_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[6]  (
	.Q(counter_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[6]),
	.EN(do_count_0_x2_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[5]  (
	.Q(counter_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[5]),
	.EN(do_count_0_x2_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[4]  (
	.Q(counter_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[4]),
	.EN(do_count_0_x2_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[3]  (
	.Q(counter_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[3]),
	.EN(do_count_0_x2_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[2]  (
	.Q(counter_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[2]),
	.EN(do_count_0_x2_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[1]  (
	.Q(counter_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[1]),
	.EN(do_count_0_x2_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[0]  (
	.Q(counter_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[0]),
	.EN(do_count_0_x2_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE empty_r (
	.Q(Uart2TxFifoEmpty),
	.ADn(GND),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un7_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE full_r (
	.Q(Uart2TxFifoFull),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un16_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:123
  SLE r_ack (
	.Q(r_ack_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:59
  ARI1 empty_r_RNILQHG (
	.FCO(counter_r_cry_cy),
	.S(empty_r_RNILQHG_S),
	.Y(empty_r_RNILQHG_Y),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam empty_r_RNILQHG.INIT=20'h4DD00;
// @39:59
  ARI1 \counter_r_RNIB2KE1[0]  (
	.FCO(counter_r_cry[0]),
	.S(counter_r_s[0]),
	.Y(counter_r_RNIB2KE1_Y[0]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[0]),
	.FCI(counter_r_cry_cy)
);
defparam \counter_r_RNIB2KE1[0] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNI2BMC2[1]  (
	.FCO(counter_r_cry[1]),
	.S(counter_r_s[1]),
	.Y(counter_r_RNI2BMC2_Y[1]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[1]),
	.FCI(counter_r_cry[0])
);
defparam \counter_r_RNI2BMC2[1] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIQKOA3[2]  (
	.FCO(counter_r_cry[2]),
	.S(counter_r_s[2]),
	.Y(counter_r_RNIQKOA3_Y[2]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[2]),
	.FCI(counter_r_cry[1])
);
defparam \counter_r_RNIQKOA3[2] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIJVQ84[3]  (
	.FCO(counter_r_cry[3]),
	.S(counter_r_s[3]),
	.Y(counter_r_RNIJVQ84_Y[3]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[3]),
	.FCI(counter_r_cry[2])
);
defparam \counter_r_RNIJVQ84[3] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIDBT65[4]  (
	.FCO(counter_r_cry[4]),
	.S(counter_r_s[4]),
	.Y(counter_r_RNIDBT65_Y[4]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[4]),
	.FCI(counter_r_cry[3])
);
defparam \counter_r_RNIDBT65[4] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNI8OV46[5]  (
	.FCO(counter_r_cry[5]),
	.S(counter_r_s[5]),
	.Y(counter_r_RNI8OV46_Y[5]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[5]),
	.FCI(counter_r_cry[4])
);
defparam \counter_r_RNI8OV46[5] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNI46237[6]  (
	.FCO(counter_r_cry[6]),
	.S(counter_r_s[6]),
	.Y(counter_r_RNI46237_Y[6]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[6]),
	.FCI(counter_r_cry[5])
);
defparam \counter_r_RNI46237[6] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNI1L418[7]  (
	.FCO(counter_r_cry[7]),
	.S(counter_r_s[7]),
	.Y(counter_r_RNI1L418_Y[7]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[7]),
	.FCI(counter_r_cry[6])
);
defparam \counter_r_RNI1L418[7] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIV47V8[8]  (
	.FCO(counter_r_cry[8]),
	.S(counter_r_s[8]),
	.Y(counter_r_RNIV47V8_Y[8]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[8]),
	.FCI(counter_r_cry[7])
);
defparam \counter_r_RNIV47V8[8] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIUL9T9[9]  (
	.FCO(counter_r_cry[9]),
	.S(counter_r_s[9]),
	.Y(counter_r_RNIUL9T9_Y[9]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[9]),
	.FCI(counter_r_cry[8])
);
defparam \counter_r_RNIUL9T9[9] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNI5LORA[10]  (
	.FCO(counter_r_cry[10]),
	.S(counter_r_s[10]),
	.Y(counter_r_RNI5LORA_Y[10]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[10]),
	.FCI(counter_r_cry[9])
);
defparam \counter_r_RNI5LORA[10] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIDL7QB[11]  (
	.FCO(counter_r_cry[11]),
	.S(counter_r_s[11]),
	.Y(counter_r_RNIDL7QB_Y[11]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[11]),
	.FCI(counter_r_cry[10])
);
defparam \counter_r_RNIDL7QB[11] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNO[13]  (
	.FCO(counter_r_RNO_FCO_4[13]),
	.S(counter_r_s[13]),
	.Y(counter_r_RNO_Y_4[13]),
	.B(counter_r_Z[13]),
	.C(do_read_Z),
	.D(GND),
	.A(VCC),
	.FCI(counter_r_cry[12])
);
defparam \counter_r_RNO[13] .INIT=20'h46600;
// @39:59
  ARI1 \counter_r_RNIMMMOC[12]  (
	.FCO(counter_r_cry[12]),
	.S(counter_r_s[12]),
	.Y(counter_r_RNIMMMOC_Y[12]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[12]),
	.FCI(counter_r_cry[11])
);
defparam \counter_r_RNIMMMOC[12] .INIT=20'h5DD22;
// @39:68
  ARI1 raddr_r_s_342 (
	.FCO(raddr_r_s_342_FCO),
	.S(raddr_r_s_342_S),
	.Y(raddr_r_s_342_Y),
	.B(re_i),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam raddr_r_s_342.INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[0]  (
	.FCO(raddr_r_cry_Z[0]),
	.S(raddr_r_s[0]),
	.Y(raddr_r_cry_Y[0]),
	.B(raddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_s_342_FCO)
);
defparam \raddr_r_cry[0] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[1]  (
	.FCO(raddr_r_cry_Z[1]),
	.S(raddr_r_s[1]),
	.Y(raddr_r_cry_Y_0[1]),
	.B(raddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[0])
);
defparam \raddr_r_cry[1] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[2]  (
	.FCO(raddr_r_cry_Z[2]),
	.S(raddr_r_s[2]),
	.Y(raddr_r_cry_Y_0[2]),
	.B(raddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[1])
);
defparam \raddr_r_cry[2] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[3]  (
	.FCO(raddr_r_cry_Z[3]),
	.S(raddr_r_s[3]),
	.Y(raddr_r_cry_Y_0[3]),
	.B(raddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[2])
);
defparam \raddr_r_cry[3] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[4]  (
	.FCO(raddr_r_cry_Z[4]),
	.S(raddr_r_s[4]),
	.Y(raddr_r_cry_Y_0[4]),
	.B(raddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[3])
);
defparam \raddr_r_cry[4] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[5]  (
	.FCO(raddr_r_cry_Z[5]),
	.S(raddr_r_s[5]),
	.Y(raddr_r_cry_Y_0[5]),
	.B(raddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[4])
);
defparam \raddr_r_cry[5] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[6]  (
	.FCO(raddr_r_cry_Z[6]),
	.S(raddr_r_s[6]),
	.Y(raddr_r_cry_Y_0[6]),
	.B(raddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[5])
);
defparam \raddr_r_cry[6] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[7]  (
	.FCO(raddr_r_cry_Z[7]),
	.S(raddr_r_s[7]),
	.Y(raddr_r_cry_Y_0[7]),
	.B(raddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[6])
);
defparam \raddr_r_cry[7] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[8]  (
	.FCO(raddr_r_cry_Z[8]),
	.S(raddr_r_s[8]),
	.Y(raddr_r_cry_Y_0[8]),
	.B(raddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[7])
);
defparam \raddr_r_cry[8] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[9]  (
	.FCO(raddr_r_cry_Z[9]),
	.S(raddr_r_s[9]),
	.Y(raddr_r_cry_Y_0[9]),
	.B(raddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[8])
);
defparam \raddr_r_cry[9] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[10]  (
	.FCO(raddr_r_cry_Z[10]),
	.S(raddr_r_s[10]),
	.Y(raddr_r_cry_Y_0[10]),
	.B(raddr_r_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[9])
);
defparam \raddr_r_cry[10] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_s[12]  (
	.FCO(raddr_r_s_FCO_0[12]),
	.S(raddr_r_s_Z[12]),
	.Y(raddr_r_s_Y_0[12]),
	.B(raddr_r_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[11])
);
defparam \raddr_r_s[12] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[11]  (
	.FCO(raddr_r_cry_Z[11]),
	.S(raddr_r_s[11]),
	.Y(raddr_r_cry_Y_0[11]),
	.B(raddr_r_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[10])
);
defparam \raddr_r_cry[11] .INIT=20'h4AA00;
// @39:68
  ARI1 waddr_r_s_343 (
	.FCO(waddr_r_s_343_FCO),
	.S(waddr_r_s_343_S),
	.Y(waddr_r_s_343_Y),
	.B(we_i),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam waddr_r_s_343.INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[0]  (
	.FCO(waddr_r_cry_Z[0]),
	.S(waddr_r_s[0]),
	.Y(waddr_r_cry_Y_0[0]),
	.B(waddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_s_343_FCO)
);
defparam \waddr_r_cry[0] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[1]  (
	.FCO(waddr_r_cry_Z[1]),
	.S(waddr_r_s[1]),
	.Y(waddr_r_cry_Y_0[1]),
	.B(waddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[0])
);
defparam \waddr_r_cry[1] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[2]  (
	.FCO(waddr_r_cry_Z[2]),
	.S(waddr_r_s[2]),
	.Y(waddr_r_cry_Y_0[2]),
	.B(waddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[1])
);
defparam \waddr_r_cry[2] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[3]  (
	.FCO(waddr_r_cry_Z[3]),
	.S(waddr_r_s[3]),
	.Y(waddr_r_cry_Y_0[3]),
	.B(waddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[2])
);
defparam \waddr_r_cry[3] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[4]  (
	.FCO(waddr_r_cry_Z[4]),
	.S(waddr_r_s[4]),
	.Y(waddr_r_cry_Y_0[4]),
	.B(waddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[3])
);
defparam \waddr_r_cry[4] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[5]  (
	.FCO(waddr_r_cry_Z[5]),
	.S(waddr_r_s[5]),
	.Y(waddr_r_cry_Y_0[5]),
	.B(waddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[4])
);
defparam \waddr_r_cry[5] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[6]  (
	.FCO(waddr_r_cry_Z[6]),
	.S(waddr_r_s[6]),
	.Y(waddr_r_cry_Y_0[6]),
	.B(waddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[5])
);
defparam \waddr_r_cry[6] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[7]  (
	.FCO(waddr_r_cry_Z[7]),
	.S(waddr_r_s[7]),
	.Y(waddr_r_cry_Y_0[7]),
	.B(waddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[6])
);
defparam \waddr_r_cry[7] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[8]  (
	.FCO(waddr_r_cry_Z[8]),
	.S(waddr_r_s[8]),
	.Y(waddr_r_cry_Y_0[8]),
	.B(waddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[7])
);
defparam \waddr_r_cry[8] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[9]  (
	.FCO(waddr_r_cry_Z[9]),
	.S(waddr_r_s[9]),
	.Y(waddr_r_cry_Y_0[9]),
	.B(waddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[8])
);
defparam \waddr_r_cry[9] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[10]  (
	.FCO(waddr_r_cry_Z[10]),
	.S(waddr_r_s[10]),
	.Y(waddr_r_cry_Y_0[10]),
	.B(waddr_r_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[9])
);
defparam \waddr_r_cry[10] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_s[12]  (
	.FCO(waddr_r_s_FCO_0[12]),
	.S(waddr_r_s_Z[12]),
	.Y(waddr_r_s_Y_0[12]),
	.B(waddr_r_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[11])
);
defparam \waddr_r_s[12] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[11]  (
	.FCO(waddr_r_cry_Z[11]),
	.S(waddr_r_s[11]),
	.Y(waddr_r_cry_Y_0[11]),
	.B(waddr_r_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[10])
);
defparam \waddr_r_cry[11] .INIT=20'h4AA00;
// @39:46
  RAM1K18 ram_ram_0_0 (
	.A_DOUT({NC15, NC14, NC13, NC12, NC11, NC10, NC9, NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0, ram_ram_0_0_NEWA[1:0]}),
	.B_DOUT({NC31, NC30, NC29, NC28, NC27, NC26, NC25, NC24, NC23, NC22, NC21, NC20, NC19, NC18, NC17, NC16, ram_ram_0_0_B_DOUT_4[1:0]}),
	.BUSY(NC32),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({raddr_r_Z[12:0], GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Uart2TxFifoData[1:0]}),
	.B_ADDR({waddr_r_Z[12:0], GND}),
	.B_WEN({GND, do_write_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_0.RAMINDEX="ram[7:0]%8192-8192%8-8%SPEED%0%0%DUAL-PORT%ECC_EN-0";
// @39:46
  RAM1K18 ram_ram_0_1 (
	.A_DOUT({NC48, NC47, NC46, NC45, NC44, NC43, NC42, NC41, NC40, NC39, NC38, NC37, NC36, NC35, NC34, NC33, ram_ram_0_1_NEWA[1:0]}),
	.B_DOUT({NC64, NC63, NC62, NC61, NC60, NC59, NC58, NC57, NC56, NC55, NC54, NC53, NC52, NC51, NC50, NC49, ram_ram_0_1_B_DOUT_4[1:0]}),
	.BUSY(NC65),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({raddr_r_Z[12:0], GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Uart2TxFifoData[3:2]}),
	.B_ADDR({waddr_r_Z[12:0], GND}),
	.B_WEN({GND, do_write_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_1.RAMINDEX="ram[7:0]%8192-8192%8-8%SPEED%0%1%DUAL-PORT%ECC_EN-0";
// @39:46
  RAM1K18 ram_ram_0_2 (
	.A_DOUT({NC81, NC80, NC79, NC78, NC77, NC76, NC75, NC74, NC73, NC72, NC71, NC70, NC69, NC68, NC67, NC66, ram_ram_0_2_NEWA[1:0]}),
	.B_DOUT({NC97, NC96, NC95, NC94, NC93, NC92, NC91, NC90, NC89, NC88, NC87, NC86, NC85, NC84, NC83, NC82, ram_ram_0_2_B_DOUT_4[1:0]}),
	.BUSY(NC98),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({raddr_r_Z[12:0], GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Uart2TxFifoData[5:4]}),
	.B_ADDR({waddr_r_Z[12:0], GND}),
	.B_WEN({GND, do_write_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_2.RAMINDEX="ram[7:0]%8192-8192%8-8%SPEED%0%2%DUAL-PORT%ECC_EN-0";
// @39:46
  RAM1K18 ram_ram_0_3 (
	.A_DOUT({NC114, NC113, NC112, NC111, NC110, NC109, NC108, NC107, NC106, NC105, NC104, NC103, NC102, NC101, NC100, NC99, ram_ram_0_3_NEWA[1:0]}),
	.B_DOUT({NC130, NC129, NC128, NC127, NC126, NC125, NC124, NC123, NC122, NC121, NC120, NC119, NC118, NC117, NC116, NC115, ram_ram_0_3_B_DOUT_4[1:0]}),
	.BUSY(NC131),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({raddr_r_Z[12:0], GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Uart2TxFifoData[7:6]}),
	.B_ADDR({waddr_r_Z[12:0], GND}),
	.B_WEN({GND, do_write_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_3.RAMINDEX="ram[7:0]%8192-8192%8-8%SPEED%0%3%DUAL-PORT%ECC_EN-0";
  CFG3 ram_ram_0_0_RNI9QCD (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[1]),
	.C(ram_ram_0_0_OLDA_Z[1]),
	.Y(OutgoingTxByte[1])
);
defparam ram_ram_0_0_RNI9QCD.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNI8PCD (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[0]),
	.C(ram_ram_0_0_OLDA_Z[0]),
	.Y(OutgoingTxByte[0])
);
defparam ram_ram_0_0_RNI8PCD.INIT=8'hD8;
  CFG3 ram_ram_0_1_RNIC5C7 (
	.A(ram_ram_0_1_en_Z),
	.B(ram_ram_0_1_NEWA[1]),
	.C(ram_ram_0_1_OLDA_Z[1]),
	.Y(OutgoingTxByte[3])
);
defparam ram_ram_0_1_RNIC5C7.INIT=8'hD8;
  CFG3 ram_ram_0_1_RNIB4C7 (
	.A(ram_ram_0_1_en_Z),
	.B(ram_ram_0_1_NEWA[0]),
	.C(ram_ram_0_1_OLDA_Z[0]),
	.Y(OutgoingTxByte[2])
);
defparam ram_ram_0_1_RNIB4C7.INIT=8'hD8;
  CFG3 ram_ram_0_2_RNIFGBH (
	.A(ram_ram_0_2_en_Z),
	.B(ram_ram_0_2_NEWA[1]),
	.C(ram_ram_0_2_OLDA_Z[1]),
	.Y(OutgoingTxByte[5])
);
defparam ram_ram_0_2_RNIFGBH.INIT=8'hD8;
  CFG3 ram_ram_0_2_RNIEFBH (
	.A(ram_ram_0_2_en_Z),
	.B(ram_ram_0_2_NEWA[0]),
	.C(ram_ram_0_2_OLDA_Z[0]),
	.Y(OutgoingTxByte[4])
);
defparam ram_ram_0_2_RNIEFBH.INIT=8'hD8;
  CFG3 ram_ram_0_3_RNIIRAB (
	.A(ram_ram_0_3_en_Z),
	.B(ram_ram_0_3_NEWA[1]),
	.C(ram_ram_0_3_OLDA_Z[1]),
	.Y(OutgoingTxByte[7])
);
defparam ram_ram_0_3_RNIIRAB.INIT=8'hD8;
  CFG3 ram_ram_0_3_RNIHQAB (
	.A(ram_ram_0_3_en_Z),
	.B(ram_ram_0_3_NEWA[0]),
	.C(ram_ram_0_3_OLDA_Z[0]),
	.Y(OutgoingTxByte[6])
);
defparam ram_ram_0_3_RNIHQAB.INIT=8'hD8;
// @39:61
  CFG3 do_count_0_x2 (
	.A(re_i),
	.B(Uart2TxFifoEmpty),
	.C(do_write_Z),
	.Y(do_count_0_x2_0)
);
defparam do_count_0_x2.INIT=8'hD2;
// @39:89
  CFG2 \update.un16_counter_r_0_a2_0_3  (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[7]),
	.Y(un16_counter_r_0_a2_0_3)
);
defparam \update.un16_counter_r_0_a2_0_3 .INIT=4'h8;
// @39:89
  CFG2 \update.un16_counter_r_0_a2_11_3  (
	.A(counter_r_Z[2]),
	.B(counter_r_Z[3]),
	.Y(un16_counter_r_0_a2_11_3)
);
defparam \update.un16_counter_r_0_a2_11_3 .INIT=4'h1;
// @39:60
  CFG2 do_write (
	.A(Uart2TxFifoFull),
	.B(we_i),
	.Y(do_write_Z)
);
defparam do_write.INIT=4'h4;
// @39:59
  CFG2 do_read (
	.A(Uart2TxFifoEmpty),
	.B(re_i),
	.Y(do_read_Z)
);
defparam do_read.INIT=4'h4;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_0_9  (
	.A(counter_r_Z[5]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[3]),
	.D(counter_r_Z[2]),
	.Y(un16_counter_r_0_a2_0_9)
);
defparam \update.un16_counter_r_0_a2_0_9 .INIT=16'h8000;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_0_7  (
	.A(counter_r_Z[12]),
	.B(counter_r_Z[11]),
	.C(counter_r_Z[10]),
	.D(counter_r_Z[1]),
	.Y(un16_counter_r_0_a2_0_7)
);
defparam \update.un16_counter_r_0_a2_0_7 .INIT=16'h8000;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_11_4  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[8]),
	.C(counter_r_Z[7]),
	.D(counter_r_Z[6]),
	.Y(un16_counter_r_0_a2_11_4)
);
defparam \update.un16_counter_r_0_a2_11_4 .INIT=16'h0001;
// @39:82
  CFG4 \update.un7_counter_r_0_a2_10  (
	.A(counter_r_Z[12]),
	.B(counter_r_Z[11]),
	.C(counter_r_Z[10]),
	.D(counter_r_Z[1]),
	.Y(N_4087_10)
);
defparam \update.un7_counter_r_0_a2_10 .INIT=16'h0001;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_0_11  (
	.A(counter_r_Z[8]),
	.B(counter_r_Z[9]),
	.C(un16_counter_r_0_a2_0_9),
	.D(un16_counter_r_0_a2_0_3),
	.Y(un16_counter_r_0_a2_0_11)
);
defparam \update.un16_counter_r_0_a2_0_11 .INIT=16'h8000;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_11  (
	.A(counter_r_Z[4]),
	.B(counter_r_Z[5]),
	.C(un16_counter_r_0_a2_11_4),
	.D(un16_counter_r_0_a2_11_3),
	.Y(N_4087_11)
);
defparam \update.un16_counter_r_0_a2_11 .INIT=16'h1000;
// @39:82
  CFG3 \update.un7_counter_r_0_o2  (
	.A(do_read_Z),
	.B(counter_r_Z[0]),
	.C(do_write_Z),
	.Y(N_4085)
);
defparam \update.un7_counter_r_0_o2 .INIT=8'h3B;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_0_13  (
	.A(counter_r_Z[0]),
	.B(counter_r_Z[13]),
	.C(un16_counter_r_0_a2_0_11),
	.D(un16_counter_r_0_a2_0_7),
	.Y(un16_counter_r_0_a2_0_13)
);
defparam \update.un16_counter_r_0_a2_0_13 .INIT=16'h2000;
// @39:89
  CFG4 \update.un16_counter_r_0_a2  (
	.A(counter_r_Z[0]),
	.B(counter_r_Z[13]),
	.C(N_4087_11),
	.D(N_4087_10),
	.Y(N_4087)
);
defparam \update.un16_counter_r_0_a2 .INIT=16'h4000;
// @39:82
  CFG4 \update.un7_counter_r_0_a2  (
	.A(counter_r_Z[13]),
	.B(N_4087_10),
	.C(N_4087_11),
	.D(N_4085),
	.Y(un7_counter_r)
);
defparam \update.un7_counter_r_0_a2 .INIT=16'h4000;
// @39:89
  CFG4 \update.un16_counter_r_0  (
	.A(un16_counter_r_0_a2_0_13),
	.B(do_write_Z),
	.C(N_4087),
	.D(do_read_Z),
	.Y(un16_counter_r)
);
defparam \update.un16_counter_r_0 .INIT=16'hF0F8;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fifo_8_13_1_4 */

module gated_fifo_8_13_1_4 (
  OutgoingTxByte,
  Uart2TxFifoData,
  Uart2TxFifoEmpty,
  Uart2TxFifoFull,
  WriteUart2,
  ReadStrobe,
  FCCC_C0_0_GL0,
  Uart2FifoReset_i_arst_i,
  FifoReadAck
)
;
output [7:0] OutgoingTxByte ;
input [7:0] Uart2TxFifoData ;
output Uart2TxFifoEmpty ;
output Uart2TxFifoFull ;
input WriteUart2 ;
input ReadStrobe ;
input FCCC_C0_0_GL0 ;
input Uart2FifoReset_i_arst_i ;
output FifoReadAck ;
wire Uart2TxFifoEmpty ;
wire Uart2TxFifoFull ;
wire WriteUart2 ;
wire ReadStrobe ;
wire FCCC_C0_0_GL0 ;
wire Uart2FifoReset_i_arst_i ;
wire FifoReadAck ;
wire VCC ;
wire r_ack_1_sqmuxa_i_Z ;
wire GND ;
wire we_i_Z ;
wire Last_wone_i_0_sqmuxa_Z ;
wire re_i_Z ;
wire Last_rone_i_0_sqmuxa_Z ;
wire Last_wone_i_Z ;
wire Last_rone_i_Z ;
wire r_ack_i ;
// @45:86
  SLE r_ack (
	.Q(FifoReadAck),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadStrobe),
	.EN(r_ack_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE we_i (
	.Q(we_i_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_wone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE re_i (
	.Q(re_i_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_rone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE Last_wone_i (
	.Q(Last_wone_i_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(WriteUart2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE Last_rone_i (
	.Q(Last_rone_i_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadStrobe),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:178
  CFG2 Last_wone_i_0_sqmuxa (
	.A(WriteUart2),
	.B(Last_wone_i_Z),
	.Y(Last_wone_i_0_sqmuxa_Z)
);
defparam Last_wone_i_0_sqmuxa.INIT=4'h2;
// @45:145
  CFG2 Last_rone_i_0_sqmuxa (
	.A(ReadStrobe),
	.B(Last_rone_i_Z),
	.Y(Last_rone_i_0_sqmuxa_Z)
);
defparam Last_rone_i_0_sqmuxa.INIT=4'h2;
// @45:86
  CFG2 r_ack_1_sqmuxa_i (
	.A(ReadStrobe),
	.B(r_ack_i),
	.Y(r_ack_1_sqmuxa_i_Z)
);
defparam r_ack_1_sqmuxa_i.INIT=4'hD;
// @45:63
  fifo_8_13_1_4 fifo_i (
	.Uart2TxFifoData(Uart2TxFifoData[7:0]),
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.we_i(we_i_Z),
	.re_i(re_i_Z),
	.r_ack_i(r_ack_i),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart2TxFifoFull(Uart2TxFifoFull),
	.Uart2TxFifoEmpty(Uart2TxFifoEmpty)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* gated_fifo_8_13_1_4 */

module IBufP2Ports_14_7 (
  StartTx_i,
  StartTx,
  UartTxClk2
)
;
output StartTx_i ;
input StartTx ;
input UartTxClk2 ;
wire StartTx_i ;
wire StartTx ;
wire UartTxClk2 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @32:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk2),
	.D(StartTx),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:47
  SLE O (
	.Q(StartTx_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk2),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_14_7 */

module UartTx_2 (
  OutgoingTxByte,
  StartTx_i,
  TxInProgress_i_i,
  UartTxClk2,
  Uart2FifoReset_i_arst_i,
  Tx2_c
)
;
input [7:0] OutgoingTxByte ;
input StartTx_i ;
output TxInProgress_i_i ;
input UartTxClk2 ;
input Uart2FifoReset_i_arst_i ;
output Tx2_c ;
wire StartTx_i ;
wire TxInProgress_i_i ;
wire UartTxClk2 ;
wire Uart2FifoReset_i_arst_i ;
wire Tx2_c ;
wire [3:0] BitCnt_Z;
wire [3:0] BitCnt_7;
wire GND ;
wire TxD_3_iv_i_Z ;
wire VCC ;
wire Busy_i_1_Z ;
wire LastGo_Z ;
wire un1_busy_i_1 ;
wire TxD_2_7_2_wmux_3_FCO_1 ;
wire TxD_2_7_2_wmux_3_S_1 ;
wire TxD_2 ;
wire TxD_2_7_2_0_y1 ;
wire TxD_2_7_2_0_y3 ;
wire TxD_2_7_2_co1_0 ;
wire TxD_2_7_2_wmux_2_S_1 ;
wire TxD_2_7_2_y0_0 ;
wire TxD_2_7_2_co0_0 ;
wire TxD_2_7_2_wmux_1_S_1 ;
wire TxD_2_7_2_0_co1 ;
wire TxD_2_7_2_wmux_0_S_1 ;
wire TxD_2_7_2_0_y0 ;
wire TxD_2_7_2_0_co0 ;
wire TxD_2_7_2_wmux_S_1 ;
wire txd20_Z ;
wire CO1 ;
wire CO0 ;
wire un1_txd19 ;
wire txd18_Z ;
wire BitCnt_0_sqmuxa_Z ;
wire BitCnt_0_sqmuxa_1_Z ;
// @40:59
  SLE TxD (
	.Q(Tx2_c),
	.ADn(GND),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartTxClk2),
	.D(TxD_3_iv_i_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:59
  SLE Busy_i (
	.Q(TxInProgress_i_i),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartTxClk2),
	.D(Busy_i_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:59
  SLE \BitCnt[3]  (
	.Q(BitCnt_Z[3]),
	.ADn(GND),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartTxClk2),
	.D(BitCnt_7[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:59
  SLE \BitCnt[2]  (
	.Q(BitCnt_Z[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartTxClk2),
	.D(BitCnt_7[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:59
  SLE \BitCnt[1]  (
	.Q(BitCnt_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartTxClk2),
	.D(BitCnt_7[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:59
  SLE \BitCnt[0]  (
	.Q(BitCnt_Z[0]),
	.ADn(GND),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartTxClk2),
	.D(BitCnt_7[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:59
  SLE LastGo (
	.Q(LastGo_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartTxClk2),
	.D(StartTx_i),
	.EN(un1_busy_i_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  ARI1 TxD_2_7_2_wmux_3 (
	.FCO(TxD_2_7_2_wmux_3_FCO_1),
	.S(TxD_2_7_2_wmux_3_S_1),
	.Y(TxD_2),
	.B(TxD_2_7_2_0_y1),
	.C(BitCnt_Z[0]),
	.D(VCC),
	.A(TxD_2_7_2_0_y3),
	.FCI(TxD_2_7_2_co1_0)
);
defparam TxD_2_7_2_wmux_3.INIT=20'h0EC2C;
  ARI1 TxD_2_7_2_wmux_2 (
	.FCO(TxD_2_7_2_co1_0),
	.S(TxD_2_7_2_wmux_2_S_1),
	.Y(TxD_2_7_2_0_y3),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[3]),
	.D(OutgoingTxByte[7]),
	.A(TxD_2_7_2_y0_0),
	.FCI(TxD_2_7_2_co0_0)
);
defparam TxD_2_7_2_wmux_2.INIT=20'h0F588;
  ARI1 TxD_2_7_2_wmux_1 (
	.FCO(TxD_2_7_2_co0_0),
	.S(TxD_2_7_2_wmux_1_S_1),
	.Y(TxD_2_7_2_y0_0),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[1]),
	.D(OutgoingTxByte[5]),
	.A(BitCnt_Z[2]),
	.FCI(TxD_2_7_2_0_co1)
);
defparam TxD_2_7_2_wmux_1.INIT=20'h0FA44;
  ARI1 TxD_2_7_2_wmux_0 (
	.FCO(TxD_2_7_2_0_co1),
	.S(TxD_2_7_2_wmux_0_S_1),
	.Y(TxD_2_7_2_0_y1),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[2]),
	.D(OutgoingTxByte[6]),
	.A(TxD_2_7_2_0_y0),
	.FCI(TxD_2_7_2_0_co0)
);
defparam TxD_2_7_2_wmux_0.INIT=20'h0F588;
  ARI1 TxD_2_7_2_0_wmux (
	.FCO(TxD_2_7_2_0_co0),
	.S(TxD_2_7_2_wmux_S_1),
	.Y(TxD_2_7_2_0_y0),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[0]),
	.D(OutgoingTxByte[4]),
	.A(BitCnt_Z[2]),
	.FCI(VCC)
);
defparam TxD_2_7_2_0_wmux.INIT=20'h0FA44;
// @40:97
  CFG4 txd20_RNIIKHU (
	.A(BitCnt_Z[3]),
	.B(BitCnt_Z[0]),
	.C(txd20_Z),
	.D(BitCnt_Z[1]),
	.Y(CO1)
);
defparam txd20_RNIIKHU.INIT=16'hC400;
// @40:97
  CFG3 \BitCnt_7_f0_RNO[1]  (
	.A(txd20_Z),
	.B(BitCnt_Z[0]),
	.C(BitCnt_Z[3]),
	.Y(CO0)
);
defparam \BitCnt_7_f0_RNO[1] .INIT=8'h8C;
// @40:79
  CFG2 Busy_i_1_0 (
	.A(txd20_Z),
	.B(BitCnt_Z[3]),
	.Y(un1_txd19)
);
defparam Busy_i_1_0.INIT=4'hB;
// @40:101
  CFG4 txd20 (
	.A(BitCnt_Z[2]),
	.B(BitCnt_Z[0]),
	.C(BitCnt_Z[3]),
	.D(BitCnt_Z[1]),
	.Y(txd20_Z)
);
defparam txd20.INIT=16'h0010;
// @40:82
  CFG4 txd18 (
	.A(BitCnt_Z[2]),
	.B(BitCnt_Z[0]),
	.C(BitCnt_Z[3]),
	.D(BitCnt_Z[1]),
	.Y(txd18_Z)
);
defparam txd18.INIT=16'h8000;
// @40:79
  CFG2 Busy_i_1 (
	.A(un1_txd19),
	.B(txd18_Z),
	.Y(Busy_i_1_Z)
);
defparam Busy_i_1.INIT=4'hE;
// @40:108
  CFG2 BitCnt_0_sqmuxa_1 (
	.A(un1_txd19),
	.B(BitCnt_0_sqmuxa_Z),
	.Y(BitCnt_0_sqmuxa_1_Z)
);
defparam BitCnt_0_sqmuxa_1.INIT=4'h4;
// @40:71
  CFG3 un1_busy_i (
	.A(LastGo_Z),
	.B(TxInProgress_i_i),
	.C(StartTx_i),
	.Y(un1_busy_i_1)
);
defparam un1_busy_i.INIT=8'h12;
// @40:75
  CFG2 BitCnt_0_sqmuxa (
	.A(un1_busy_i_1),
	.B(StartTx_i),
	.Y(BitCnt_0_sqmuxa_Z)
);
defparam BitCnt_0_sqmuxa.INIT=4'h8;
// @40:59
  CFG3 TxD_3_iv_i (
	.A(TxD_2),
	.B(BitCnt_Z[3]),
	.C(txd18_Z),
	.Y(TxD_3_iv_i_Z)
);
defparam TxD_3_iv_i.INIT=8'h0E;
// @40:79
  CFG4 \BitCnt_7_f0[0]  (
	.A(txd18_Z),
	.B(BitCnt_Z[0]),
	.C(BitCnt_0_sqmuxa_1_Z),
	.D(un1_txd19),
	.Y(BitCnt_7[0])
);
defparam \BitCnt_7_f0[0] .INIT=16'h5154;
// @40:79
  CFG4 \BitCnt_7_f0[1]  (
	.A(CO0),
	.B(BitCnt_0_sqmuxa_1_Z),
	.C(BitCnt_Z[1]),
	.D(txd18_Z),
	.Y(BitCnt_7[1])
);
defparam \BitCnt_7_f0[1] .INIT=16'h00DE;
// @40:79
  CFG4 \BitCnt_7_f0[2]  (
	.A(CO1),
	.B(BitCnt_0_sqmuxa_1_Z),
	.C(BitCnt_Z[2]),
	.D(txd18_Z),
	.Y(BitCnt_7[2])
);
defparam \BitCnt_7_f0[2] .INIT=16'h00DE;
// @40:79
  CFG4 \BitCnt_7_f0[3]  (
	.A(BitCnt_Z[3]),
	.B(BitCnt_Z[2]),
	.C(CO1),
	.D(txd18_Z),
	.Y(BitCnt_7[3])
);
defparam \BitCnt_7_f0[3] .INIT=16'h006A;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTx_2 */

module IBufP2Ports_9 (
  TxInProgress,
  TxInProgress_i_i,
  FCCC_C0_0_GL0
)
;
output TxInProgress ;
input TxInProgress_i_i ;
input FCCC_C0_0_GL0 ;
wire TxInProgress ;
wire TxInProgress_i_i ;
wire FCCC_C0_0_GL0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @32:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(TxInProgress_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:47
  SLE O (
	.Q(TxInProgress),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_9 */

module UartTxFifoExtClk_13_1 (
  Uart2TxFifoData,
  Tx2_c,
  UartTxClk2,
  WriteUart2,
  Uart2TxFifoFull,
  Uart2TxFifoEmpty,
  FCCC_C0_0_GL0,
  Uart2FifoReset_i_arst_i
)
;
input [7:0] Uart2TxFifoData ;
output Tx2_c ;
input UartTxClk2 ;
input WriteUart2 ;
output Uart2TxFifoFull ;
output Uart2TxFifoEmpty ;
input FCCC_C0_0_GL0 ;
input Uart2FifoReset_i_arst_i ;
wire Tx2_c ;
wire UartTxClk2 ;
wire WriteUart2 ;
wire Uart2TxFifoFull ;
wire Uart2TxFifoEmpty ;
wire FCCC_C0_0_GL0 ;
wire Uart2FifoReset_i_arst_i ;
wire [1:0] CurrentState_Z;
wire [0:0] CurrentState_i;
wire [1:0] NextState_Z;
wire [7:0] OutgoingTxByte;
wire VCC ;
wire GND ;
wire N_176_i ;
wire N_66 ;
wire StartTx_Z ;
wire un1_readstrobe12_i ;
wire ReadStrobe_Z ;
wire N_3991_i ;
wire un1_NextState_1_sqmuxa_i_0_1_Z ;
wire TxInProgress ;
wire FifoReadAck ;
wire StartTx_i ;
wire TxInProgress_i_i ;
  CFG1 \NextState_RNO[0]  (
	.A(CurrentState_Z[0]),
	.Y(CurrentState_i[0])
);
defparam \NextState_RNO[0] .INIT=2'h1;
// @47:205
  SLE \CurrentState[0]  (
	.Q(CurrentState_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(NextState_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE \NextState[1]  (
	.Q(NextState_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_176_i),
	.EN(N_66),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE \NextState[0]  (
	.Q(NextState_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(CurrentState_i[0]),
	.EN(N_66),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE StartTx (
	.Q(StartTx_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_176_i),
	.EN(un1_readstrobe12_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE ReadStrobe (
	.Q(ReadStrobe_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(CurrentState_Z[0]),
	.EN(N_3991_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE \CurrentState[1]  (
	.Q(CurrentState_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(NextState_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:218
  CFG3 un1_NextState_1_sqmuxa_i_0 (
	.A(CurrentState_Z[1]),
	.B(un1_NextState_1_sqmuxa_i_0_1_Z),
	.C(TxInProgress),
	.Y(N_66)
);
defparam un1_NextState_1_sqmuxa_i_0.INIT=8'h86;
// @47:218
  CFG4 un1_NextState_1_sqmuxa_i_0_1 (
	.A(CurrentState_Z[0]),
	.B(Uart2TxFifoEmpty),
	.C(FifoReadAck),
	.D(CurrentState_Z[1]),
	.Y(un1_NextState_1_sqmuxa_i_0_1_Z)
);
defparam un1_NextState_1_sqmuxa_i_0_1.INIT=16'h551B;
// @47:218
  CFG2 un1_readstrobe11_1_i_x2 (
	.A(CurrentState_Z[0]),
	.B(CurrentState_Z[1]),
	.Y(N_176_i)
);
defparam un1_readstrobe11_1_i_x2.INIT=4'h6;
// @47:205
  CFG3 ReadStrobe_RNO (
	.A(FifoReadAck),
	.B(CurrentState_Z[1]),
	.C(CurrentState_Z[0]),
	.Y(N_3991_i)
);
defparam ReadStrobe_RNO.INIT=8'h1B;
// @47:205
  CFG3 StartTx_RNO (
	.A(FifoReadAck),
	.B(CurrentState_Z[1]),
	.C(CurrentState_Z[0]),
	.Y(un1_readstrobe12_i)
);
defparam StartTx_RNO.INIT=8'hCB;
// @47:138
  gated_fifo_8_13_1_4 UartTxFifo (
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.Uart2TxFifoData(Uart2TxFifoData[7:0]),
	.Uart2TxFifoEmpty(Uart2TxFifoEmpty),
	.Uart2TxFifoFull(Uart2TxFifoFull),
	.WriteUart2(WriteUart2),
	.ReadStrobe(ReadStrobe_Z),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i),
	.FifoReadAck(FifoReadAck)
);
// @47:162
  IBufP2Ports_14_7 IBufStartTx (
	.StartTx_i(StartTx_i),
	.StartTx(StartTx_Z),
	.UartTxClk2(UartTxClk2)
);
// @47:170
  UartTx_2 UartTxUart (
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.StartTx_i(StartTx_i),
	.TxInProgress_i_i(TxInProgress_i_i),
	.UartTxClk2(UartTxClk2),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i),
	.Tx2_c(Tx2_c)
);
// @47:182
  IBufP2Ports_9 IBufTxInProgress_i (
	.TxInProgress(TxInProgress),
	.TxInProgress_i_i(TxInProgress_i_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTxFifoExtClk_13_1 */

module VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_0 (
  Uart3ClkDivider,
  FCCC_C0_0_GL0,
  shot_i_arst_i,
  UartClk3
)
;
input [7:0] Uart3ClkDivider ;
input FCCC_C0_0_GL0 ;
input shot_i_arst_i ;
output UartClk3 ;
wire FCCC_C0_0_GL0 ;
wire shot_i_arst_i ;
wire UartClk3 ;
wire [7:0] ClkDiv_Z;
wire [7:0] ClkDiv_i;
wire [7:7] ClkDiv_s_Z;
wire [6:0] ClkDiv_s;
wire [6:0] ClkDiv_cry_Z;
wire [0:0] ClkDiv_cry_Y;
wire [6:1] ClkDiv_cry_Y_0;
wire [7:7] ClkDiv_s_FCO;
wire [7:7] ClkDiv_s_Y;
wire clko_i_Z ;
wire clko_i3 ;
wire clko_i3_i ;
wire VCC ;
wire GND ;
wire un1_terminal_count_cry_0_Z ;
wire un1_terminal_count_cry_0_S_2 ;
wire un1_terminal_count_cry_0_Y_2 ;
wire un1_terminal_count_cry_1_Z ;
wire clko_i3_1 ;
wire un1_terminal_count_cry_1_Y_2 ;
wire un1_terminal_count_cry_2_Z ;
wire clko_i3_2 ;
wire un1_terminal_count_cry_2_Y_2 ;
wire un1_terminal_count_cry_3_Z ;
wire clko_i3_3 ;
wire un1_terminal_count_cry_3_Y_2 ;
wire un1_terminal_count_cry_4_Z ;
wire clko_i3_4 ;
wire un1_terminal_count_cry_4_Y_2 ;
wire un1_terminal_count_cry_5_Z ;
wire clko_i3_5 ;
wire un1_terminal_count_cry_5_Y_2 ;
wire un1_terminal_count_cry_6_Z ;
wire clko_i3_6 ;
wire un1_terminal_count_cry_6_Y_2 ;
wire clkdiv15_cry_0 ;
wire clkdiv15_cry_0_S_2 ;
wire clkdiv15_cry_0_Y_2 ;
wire clkdiv15_cry_1 ;
wire clkdiv15_cry_1_S_2 ;
wire clkdiv15_cry_1_Y_2 ;
wire clkdiv15_cry_2 ;
wire clkdiv15_cry_2_S_2 ;
wire clkdiv15_cry_2_Y_2 ;
wire clkdiv15_cry_3 ;
wire clkdiv15_cry_3_S_2 ;
wire clkdiv15_cry_3_Y_2 ;
wire clkdiv15_cry_4 ;
wire clkdiv15_cry_4_S_2 ;
wire clkdiv15_cry_4_Y_2 ;
wire clkdiv15_cry_5 ;
wire clkdiv15_cry_5_S_2 ;
wire clkdiv15_cry_5_Y_2 ;
wire clkdiv15_cry_6 ;
wire clkdiv15_cry_6_S_2 ;
wire clkdiv15_cry_6_Y_2 ;
wire ClkDiv_lcry ;
wire clkdiv15_cry_7_S_2 ;
wire clkdiv15_cry_7_Y_2 ;
wire clko_i3_cry_0 ;
wire clko_i3_cry_0_S ;
wire clko_i3_cry_0_Y ;
wire clko_i3_cry_1 ;
wire clko_i3_cry_1_S ;
wire clko_i3_cry_1_Y ;
wire clko_i3_cry_2 ;
wire clko_i3_cry_2_S ;
wire clko_i3_cry_2_Y ;
wire clko_i3_cry_3 ;
wire clko_i3_cry_3_S ;
wire clko_i3_cry_3_Y ;
wire clko_i3_cry_4 ;
wire clko_i3_cry_4_S ;
wire clko_i3_cry_4_Y ;
wire clko_i3_cry_5 ;
wire clko_i3_cry_5_S ;
wire clko_i3_cry_5_Y ;
wire clko_i3_cry_6 ;
wire clko_i3_cry_6_S ;
wire clko_i3_cry_6_Y ;
wire clko_i3_cry_7_S ;
wire clko_i3_cry_7_Y ;
wire ClkDiv_s_336_FCO ;
wire ClkDiv_s_336_S ;
wire ClkDiv_s_336_Y ;
  CLKINT clko_i_RNI81A6 (
	.Y(UartClk3),
	.A(clko_i_Z)
);
  CFG1 \op_lt.clko_i3_cry_0_RNO  (
	.A(ClkDiv_Z[0]),
	.Y(ClkDiv_i[0])
);
defparam \op_lt.clko_i3_cry_0_RNO .INIT=2'h1;
  CFG1 \op_lt.clko_i3_cry_7_RNO  (
	.A(ClkDiv_Z[7]),
	.Y(ClkDiv_i[7])
);
defparam \op_lt.clko_i3_cry_7_RNO .INIT=2'h1;
  CFG1 clko_i_RNO (
	.A(clko_i3),
	.Y(clko_i3_i)
);
defparam clko_i_RNO.INIT=2'h1;
// @34:57
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE clko_i (
	.Q(clko_i_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(clko_i3_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:77
  ARI1 un1_terminal_count_cry_0 (
	.FCO(un1_terminal_count_cry_0_Z),
	.S(un1_terminal_count_cry_0_S_2),
	.Y(un1_terminal_count_cry_0_Y_2),
	.B(Uart3ClkDivider[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GND)
);
defparam un1_terminal_count_cry_0.INIT=20'h65500;
// @34:77
  ARI1 un1_terminal_count_cry_1 (
	.FCO(un1_terminal_count_cry_1_Z),
	.S(clko_i3_1),
	.Y(un1_terminal_count_cry_1_Y_2),
	.B(Uart3ClkDivider[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_0_Z)
);
defparam un1_terminal_count_cry_1.INIT=20'h65500;
// @34:77
  ARI1 un1_terminal_count_cry_2 (
	.FCO(un1_terminal_count_cry_2_Z),
	.S(clko_i3_2),
	.Y(un1_terminal_count_cry_2_Y_2),
	.B(Uart3ClkDivider[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_1_Z)
);
defparam un1_terminal_count_cry_2.INIT=20'h65500;
// @34:77
  ARI1 un1_terminal_count_cry_3 (
	.FCO(un1_terminal_count_cry_3_Z),
	.S(clko_i3_3),
	.Y(un1_terminal_count_cry_3_Y_2),
	.B(Uart3ClkDivider[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_2_Z)
);
defparam un1_terminal_count_cry_3.INIT=20'h65500;
// @34:77
  ARI1 un1_terminal_count_cry_4 (
	.FCO(un1_terminal_count_cry_4_Z),
	.S(clko_i3_4),
	.Y(un1_terminal_count_cry_4_Y_2),
	.B(Uart3ClkDivider[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_3_Z)
);
defparam un1_terminal_count_cry_4.INIT=20'h65500;
// @34:77
  ARI1 un1_terminal_count_cry_5 (
	.FCO(un1_terminal_count_cry_5_Z),
	.S(clko_i3_5),
	.Y(un1_terminal_count_cry_5_Y_2),
	.B(Uart3ClkDivider[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_4_Z)
);
defparam un1_terminal_count_cry_5.INIT=20'h65500;
// @34:77
  ARI1 un1_terminal_count_cry_6 (
	.FCO(un1_terminal_count_cry_6_Z),
	.S(clko_i3_6),
	.Y(un1_terminal_count_cry_6_Y_2),
	.B(Uart3ClkDivider[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_5_Z)
);
defparam un1_terminal_count_cry_6.INIT=20'h65500;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_0  (
	.FCO(clkdiv15_cry_0),
	.S(clkdiv15_cry_0_S_2),
	.Y(clkdiv15_cry_0_Y_2),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(Uart3ClkDivider[0]),
	.FCI(GND)
);
defparam \op_lt.op_lt.clkdiv15_cry_0 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_1  (
	.FCO(clkdiv15_cry_1),
	.S(clkdiv15_cry_1_S_2),
	.Y(clkdiv15_cry_1_Y_2),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(Uart3ClkDivider[1]),
	.FCI(clkdiv15_cry_0)
);
defparam \op_lt.op_lt.clkdiv15_cry_1 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_2  (
	.FCO(clkdiv15_cry_2),
	.S(clkdiv15_cry_2_S_2),
	.Y(clkdiv15_cry_2_Y_2),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(Uart3ClkDivider[2]),
	.FCI(clkdiv15_cry_1)
);
defparam \op_lt.op_lt.clkdiv15_cry_2 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_3  (
	.FCO(clkdiv15_cry_3),
	.S(clkdiv15_cry_3_S_2),
	.Y(clkdiv15_cry_3_Y_2),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(Uart3ClkDivider[3]),
	.FCI(clkdiv15_cry_2)
);
defparam \op_lt.op_lt.clkdiv15_cry_3 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_4  (
	.FCO(clkdiv15_cry_4),
	.S(clkdiv15_cry_4_S_2),
	.Y(clkdiv15_cry_4_Y_2),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(Uart3ClkDivider[4]),
	.FCI(clkdiv15_cry_3)
);
defparam \op_lt.op_lt.clkdiv15_cry_4 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_5  (
	.FCO(clkdiv15_cry_5),
	.S(clkdiv15_cry_5_S_2),
	.Y(clkdiv15_cry_5_Y_2),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(Uart3ClkDivider[5]),
	.FCI(clkdiv15_cry_4)
);
defparam \op_lt.op_lt.clkdiv15_cry_5 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_6  (
	.FCO(clkdiv15_cry_6),
	.S(clkdiv15_cry_6_S_2),
	.Y(clkdiv15_cry_6_Y_2),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(Uart3ClkDivider[6]),
	.FCI(clkdiv15_cry_5)
);
defparam \op_lt.op_lt.clkdiv15_cry_6 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_7  (
	.FCO(ClkDiv_lcry),
	.S(clkdiv15_cry_7_S_2),
	.Y(clkdiv15_cry_7_Y_2),
	.B(ClkDiv_Z[7]),
	.C(GND),
	.D(GND),
	.A(Uart3ClkDivider[7]),
	.FCI(clkdiv15_cry_6)
);
defparam \op_lt.op_lt.clkdiv15_cry_7 .INIT=20'h5AA55;
// @34:77
  ARI1 \op_lt.clko_i3_cry_0  (
	.FCO(clko_i3_cry_0),
	.S(clko_i3_cry_0_S),
	.Y(clko_i3_cry_0_Y),
	.B(Uart3ClkDivider[1]),
	.C(GND),
	.D(GND),
	.A(ClkDiv_i[0]),
	.FCI(GND)
);
defparam \op_lt.clko_i3_cry_0 .INIT=20'h5AA55;
// @34:77
  ARI1 \op_lt.clko_i3_cry_1  (
	.FCO(clko_i3_cry_1),
	.S(clko_i3_cry_1_S),
	.Y(clko_i3_cry_1_Y),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(clko_i3_1),
	.FCI(clko_i3_cry_0)
);
defparam \op_lt.clko_i3_cry_1 .INIT=20'h5AA55;
// @34:77
  ARI1 \op_lt.clko_i3_cry_2  (
	.FCO(clko_i3_cry_2),
	.S(clko_i3_cry_2_S),
	.Y(clko_i3_cry_2_Y),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(clko_i3_2),
	.FCI(clko_i3_cry_1)
);
defparam \op_lt.clko_i3_cry_2 .INIT=20'h5AA55;
// @34:77
  ARI1 \op_lt.clko_i3_cry_3  (
	.FCO(clko_i3_cry_3),
	.S(clko_i3_cry_3_S),
	.Y(clko_i3_cry_3_Y),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(clko_i3_3),
	.FCI(clko_i3_cry_2)
);
defparam \op_lt.clko_i3_cry_3 .INIT=20'h5AA55;
// @34:77
  ARI1 \op_lt.clko_i3_cry_4  (
	.FCO(clko_i3_cry_4),
	.S(clko_i3_cry_4_S),
	.Y(clko_i3_cry_4_Y),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(clko_i3_4),
	.FCI(clko_i3_cry_3)
);
defparam \op_lt.clko_i3_cry_4 .INIT=20'h5AA55;
// @34:77
  ARI1 \op_lt.clko_i3_cry_5  (
	.FCO(clko_i3_cry_5),
	.S(clko_i3_cry_5_S),
	.Y(clko_i3_cry_5_Y),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(clko_i3_5),
	.FCI(clko_i3_cry_4)
);
defparam \op_lt.clko_i3_cry_5 .INIT=20'h5AA55;
// @34:77
  ARI1 \op_lt.clko_i3_cry_6  (
	.FCO(clko_i3_cry_6),
	.S(clko_i3_cry_6_S),
	.Y(clko_i3_cry_6_Y),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(clko_i3_6),
	.FCI(clko_i3_cry_5)
);
defparam \op_lt.clko_i3_cry_6 .INIT=20'h5AA55;
// @34:77
  ARI1 \op_lt.clko_i3_cry_7  (
	.FCO(clko_i3),
	.S(clko_i3_cry_7_S),
	.Y(clko_i3_cry_7_Y),
	.B(un1_terminal_count_cry_6_Z),
	.C(GND),
	.D(GND),
	.A(ClkDiv_i[7]),
	.FCI(clko_i3_cry_6)
);
defparam \op_lt.clko_i3_cry_7 .INIT=20'h5AA55;
// @34:57
  ARI1 ClkDiv_s_336 (
	.FCO(ClkDiv_s_336_FCO),
	.S(ClkDiv_s_336_S),
	.Y(ClkDiv_s_336_Y),
	.B(ClkDiv_lcry),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam ClkDiv_s_336.INIT=20'h4AA00;
// @34:57
  ARI1 \ClkDiv_cry[0]  (
	.FCO(ClkDiv_cry_Z[0]),
	.S(ClkDiv_s[0]),
	.Y(ClkDiv_cry_Y[0]),
	.B(ClkDiv_Z[0]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_s_336_FCO)
);
defparam \ClkDiv_cry[0] .INIT=20'h48800;
// @34:57
  ARI1 \ClkDiv_cry[1]  (
	.FCO(ClkDiv_cry_Z[1]),
	.S(ClkDiv_s[1]),
	.Y(ClkDiv_cry_Y_0[1]),
	.B(ClkDiv_Z[1]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[0])
);
defparam \ClkDiv_cry[1] .INIT=20'h48800;
// @34:57
  ARI1 \ClkDiv_cry[2]  (
	.FCO(ClkDiv_cry_Z[2]),
	.S(ClkDiv_s[2]),
	.Y(ClkDiv_cry_Y_0[2]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[1])
);
defparam \ClkDiv_cry[2] .INIT=20'h48800;
// @34:57
  ARI1 \ClkDiv_cry[3]  (
	.FCO(ClkDiv_cry_Z[3]),
	.S(ClkDiv_s[3]),
	.Y(ClkDiv_cry_Y_0[3]),
	.B(ClkDiv_Z[3]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[2])
);
defparam \ClkDiv_cry[3] .INIT=20'h48800;
// @34:57
  ARI1 \ClkDiv_cry[4]  (
	.FCO(ClkDiv_cry_Z[4]),
	.S(ClkDiv_s[4]),
	.Y(ClkDiv_cry_Y_0[4]),
	.B(ClkDiv_Z[4]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[3])
);
defparam \ClkDiv_cry[4] .INIT=20'h48800;
// @34:57
  ARI1 \ClkDiv_cry[5]  (
	.FCO(ClkDiv_cry_Z[5]),
	.S(ClkDiv_s[5]),
	.Y(ClkDiv_cry_Y_0[5]),
	.B(ClkDiv_Z[5]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[4])
);
defparam \ClkDiv_cry[5] .INIT=20'h48800;
// @34:57
  ARI1 \ClkDiv_s[7]  (
	.FCO(ClkDiv_s_FCO[7]),
	.S(ClkDiv_s_Z[7]),
	.Y(ClkDiv_s_Y[7]),
	.B(ClkDiv_Z[7]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[6])
);
defparam \ClkDiv_s[7] .INIT=20'h48800;
// @34:57
  ARI1 \ClkDiv_cry[6]  (
	.FCO(ClkDiv_cry_Z[6]),
	.S(ClkDiv_s[6]),
	.Y(ClkDiv_cry_Y_0[6]),
	.B(ClkDiv_Z[6]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[5])
);
defparam \ClkDiv_cry[6] .INIT=20'h48800;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_0 */

module ClockDividerPorts_work_dmmainports_dmmain_0layer1_0 (
  SUM_2_0,
  ClkDiv,
  SUM_1_0_0,
  UartClk3,
  shot_i_arst_i,
  CO0_2,
  UartTxClk3
)
;
input SUM_2_0 ;
output [2:1] ClkDiv ;
input SUM_1_0_0 ;
input UartClk3 ;
input shot_i_arst_i ;
output CO0_2 ;
output UartTxClk3 ;
wire SUM_2_0 ;
wire SUM_1_0_0 ;
wire UartClk3 ;
wire shot_i_arst_i ;
wire CO0_2 ;
wire UartTxClk3 ;
wire [3:3] ClkDiv_Z;
wire [3:3] SUM_0;
wire div_i_Z ;
wire CO0_2_i ;
wire VCC ;
wire N_2701_i ;
wire GND ;
  CLKINT div_i_RNIESK2 (
	.Y(UartTxClk3),
	.A(div_i_Z)
);
  CFG1 \ClkDiv_RNO[0]  (
	.A(CO0_2),
	.Y(CO0_2_i)
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
// @35:55
  SLE div_i (
	.Q(div_i_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk3),
	.D(N_2701_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:55
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk3),
	.D(SUM_0[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:55
  SLE \ClkDiv_Z[2]  (
	.Q(ClkDiv[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk3),
	.D(SUM_1_0_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:55
  SLE \ClkDiv_Z[1]  (
	.Q(ClkDiv[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk3),
	.D(SUM_2_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:55
  SLE \ClkDiv[0]  (
	.Q(CO0_2),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk3),
	.D(CO0_2_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:67
  CFG4 \un17_clkdiv_1.SUM_0[3]  (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv[2]),
	.C(ClkDiv[1]),
	.D(CO0_2),
	.Y(SUM_0[3])
);
defparam \un17_clkdiv_1.SUM_0[3] .INIT=16'h6AAA;
// @35:55
  CFG4 \un17_clkdiv_1.N_2701_i  (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv[2]),
	.C(ClkDiv[1]),
	.D(CO0_2),
	.Y(N_2701_i)
);
defparam \un17_clkdiv_1.N_2701_i .INIT=16'hEAAA;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* ClockDividerPorts_work_dmmainports_dmmain_0layer1_0 */

module UartRxRaw_3 (
  RxData,
  UartClk3,
  Uart3FifoReset_i_arst_i,
  RxComplete
)
;
output [7:0] RxData ;
input UartClk3 ;
input Uart3FifoReset_i_arst_i ;
output RxComplete ;
wire UartClk3 ;
wire Uart3FifoReset_i_arst_i ;
wire RxComplete ;
wire [7:0] RReg_Z;
wire [7:0] RRegce_Z;
wire [3:1] samplecnt_Z;
wire [3:0] bitpos_Z;
wire [3:3] bitpos_10;
wire [1:1] bitpos_10_Z;
wire [0:0] bitpos_10_i_0_Z;
wire CO0 ;
wire CO0_i ;
wire VCC ;
wire N_4112_i ;
wire un1_enable_i ;
wire GND ;
wire N_4099_i ;
wire N_45_i_i ;
wire N_44_i_i ;
wire N_4093_i ;
wire N_52_i_i ;
wire N_4094_i ;
wire un21_enable ;
wire N_4107 ;
wire N_4106 ;
wire N_4101 ;
wire N_55 ;
wire bitpos_10_sm0 ;
wire RReg_1_sqmuxa_i_Z ;
wire N_4103 ;
wire N_4098_i ;
wire N_4109 ;
  CFG1 \samplecnt_RNO[0]  (
	.A(CO0),
	.Y(CO0_i)
);
defparam \samplecnt_RNO[0] .INIT=2'h1;
// @38:61
  SLE RxAv (
	.Q(RxComplete),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(N_4112_i),
	.EN(un1_enable_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \samplecnt[0]  (
	.Q(CO0),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(CO0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \RReg[3]  (
	.Q(RReg_Z[3]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(VCC),
	.EN(RRegce_Z[3]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \RReg[2]  (
	.Q(RReg_Z[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(VCC),
	.EN(RRegce_Z[2]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \RReg[1]  (
	.Q(RReg_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(VCC),
	.EN(RRegce_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \RReg[0]  (
	.Q(RReg_Z[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(VCC),
	.EN(RRegce_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \DataO[7]  (
	.Q(RxData[7]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(RReg_Z[7]),
	.EN(N_4099_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \DataO[6]  (
	.Q(RxData[6]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(RReg_Z[6]),
	.EN(N_4099_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \DataO[5]  (
	.Q(RxData[5]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(RReg_Z[5]),
	.EN(N_4099_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \DataO[4]  (
	.Q(RxData[4]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(RReg_Z[4]),
	.EN(N_4099_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \DataO[3]  (
	.Q(RxData[3]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(RReg_Z[3]),
	.EN(N_4099_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \DataO[2]  (
	.Q(RxData[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(RReg_Z[2]),
	.EN(N_4099_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \DataO[1]  (
	.Q(RxData[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(RReg_Z[1]),
	.EN(N_4099_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \DataO[0]  (
	.Q(RxData[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(RReg_Z[0]),
	.EN(N_4099_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \samplecnt[3]  (
	.Q(samplecnt_Z[3]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(N_45_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \samplecnt[2]  (
	.Q(samplecnt_Z[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(N_44_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \samplecnt[1]  (
	.Q(samplecnt_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(N_4093_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \bitpos[3]  (
	.Q(bitpos_Z[3]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(bitpos_10[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \bitpos[2]  (
	.Q(bitpos_Z[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(N_52_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \bitpos[1]  (
	.Q(bitpos_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(bitpos_10_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \bitpos[0]  (
	.Q(bitpos_Z[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(N_4094_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \RReg[7]  (
	.Q(RReg_Z[7]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(VCC),
	.EN(RRegce_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \RReg[6]  (
	.Q(RReg_Z[6]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(VCC),
	.EN(RRegce_Z[6]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \RReg[5]  (
	.Q(RReg_Z[5]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(VCC),
	.EN(RRegce_Z[5]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \RReg[4]  (
	.Q(RReg_Z[4]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(VCC),
	.EN(RRegce_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:69
  CFG4 \RxProc.un21_enable_0_a2  (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[3]),
	.D(bitpos_Z[0]),
	.Y(un21_enable)
);
defparam \RxProc.un21_enable_0_a2 .INIT=16'h0041;
// @38:101
  CFG2 _decfrac0_i_o2_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[0]),
	.Y(N_4107)
);
defparam _decfrac0_i_o2_0.INIT=4'hE;
// @38:85
  CFG4 DataO_1_sqmuxa_i_o2 (
	.A(samplecnt_Z[3]),
	.B(CO0),
	.C(samplecnt_Z[2]),
	.D(samplecnt_Z[1]),
	.Y(N_4106)
);
defparam DataO_1_sqmuxa_i_o2.INIT=16'hFEFA;
// @38:69
  CFG3 RReg_1_sqmuxa_i_o2 (
	.A(samplecnt_Z[2]),
	.B(samplecnt_Z[1]),
	.C(CO0),
	.Y(N_4101)
);
defparam RReg_1_sqmuxa_i_o2.INIT=8'h7F;
// @38:69
  CFG3 RReg_1_sqmuxa_i_a2 (
	.A(bitpos_Z[3]),
	.B(bitpos_Z[2]),
	.C(bitpos_Z[1]),
	.Y(N_55)
);
defparam RReg_1_sqmuxa_i_a2.INIT=8'h01;
// @38:68
  CFG4 \bitpos_10_i_0[0]  (
	.A(bitpos_Z[1]),
	.B(bitpos_Z[3]),
	.C(un21_enable),
	.D(N_4107),
	.Y(bitpos_10_i_0_Z[0])
);
defparam \bitpos_10_i_0[0] .INIT=16'hF0F1;
// @38:68
  CFG4 bitpos_10s2_0 (
	.A(bitpos_Z[1]),
	.B(bitpos_Z[3]),
	.C(un21_enable),
	.D(N_4107),
	.Y(bitpos_10_sm0)
);
defparam bitpos_10s2_0.INIT=16'h0F1F;
// @38:61
  CFG3 \samplecnt_RNO[2]  (
	.A(samplecnt_Z[2]),
	.B(samplecnt_Z[1]),
	.C(CO0),
	.Y(N_44_i_i)
);
defparam \samplecnt_RNO[2] .INIT=8'h6A;
// @38:61
  CFG2 \samplecnt_RNO[1]  (
	.A(CO0),
	.B(samplecnt_Z[1]),
	.Y(N_4093_i)
);
defparam \samplecnt_RNO[1] .INIT=4'h6;
// @38:69
  CFG4 RReg_1_sqmuxa_i (
	.A(N_4101),
	.B(un21_enable),
	.C(samplecnt_Z[3]),
	.D(N_55),
	.Y(RReg_1_sqmuxa_i_Z)
);
defparam RReg_1_sqmuxa_i.INIT=16'hFFFE;
// @38:68
  CFG3 \bitpos_10_i_o2_0[0]  (
	.A(samplecnt_Z[3]),
	.B(bitpos_Z[0]),
	.C(N_4101),
	.Y(N_4103)
);
defparam \bitpos_10_i_o2_0[0] .INIT=8'hF7;
// @38:61
  CFG4 RxAv_RNO_0 (
	.A(bitpos_Z[1]),
	.B(bitpos_Z[3]),
	.C(N_4098_i),
	.D(N_4107),
	.Y(un1_enable_i)
);
defparam RxAv_RNO_0.INIT=16'h0F0E;
// @38:61
  CFG3 RxAv_RNO (
	.A(bitpos_Z[3]),
	.B(bitpos_Z[1]),
	.C(N_4107),
	.Y(N_4112_i)
);
defparam RxAv_RNO.INIT=8'h08;
// @38:61
  CFG2 \samplecnt_RNO[3]  (
	.A(N_4101),
	.B(samplecnt_Z[3]),
	.Y(N_45_i_i)
);
defparam \samplecnt_RNO[3] .INIT=4'h9;
// @38:61
  CFG4 \RRegce[4]  (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[0]),
	.C(RReg_1_sqmuxa_i_Z),
	.D(bitpos_Z[1]),
	.Y(RRegce_Z[4])
);
defparam \RRegce[4] .INIT=16'h0200;
// @38:61
  CFG4 \RRegce[5]  (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[0]),
	.C(RReg_1_sqmuxa_i_Z),
	.D(bitpos_Z[1]),
	.Y(RRegce_Z[5])
);
defparam \RRegce[5] .INIT=16'h0800;
// @38:61
  CFG3 \RRegce[6]  (
	.A(bitpos_Z[1]),
	.B(N_4107),
	.C(RReg_1_sqmuxa_i_Z),
	.Y(RRegce_Z[6])
);
defparam \RRegce[6] .INIT=8'h01;
// @38:61
  CFG4 \RRegce[7]  (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[0]),
	.C(RReg_1_sqmuxa_i_Z),
	.D(bitpos_Z[1]),
	.Y(RRegce_Z[7])
);
defparam \RRegce[7] .INIT=16'h0004;
// @38:61
  CFG4 \RRegce[1]  (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[0]),
	.C(RReg_1_sqmuxa_i_Z),
	.D(bitpos_Z[1]),
	.Y(RRegce_Z[1])
);
defparam \RRegce[1] .INIT=16'h0400;
// @38:61
  CFG4 \RRegce[2]  (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[0]),
	.C(RReg_1_sqmuxa_i_Z),
	.D(bitpos_Z[1]),
	.Y(RRegce_Z[2])
);
defparam \RRegce[2] .INIT=16'h0002;
// @38:61
  CFG4 \RRegce[3]  (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[0]),
	.C(RReg_1_sqmuxa_i_Z),
	.D(bitpos_Z[1]),
	.Y(RRegce_Z[3])
);
defparam \RRegce[3] .INIT=16'h0008;
// @38:61
  CFG3 \RRegce[0]  (
	.A(bitpos_Z[1]),
	.B(N_4107),
	.C(RReg_1_sqmuxa_i_Z),
	.Y(RRegce_Z[0])
);
defparam \RRegce[0] .INIT=8'h02;
// @38:61
  CFG4 DataO_1_sqmuxa_i_o2_RNI7T951 (
	.A(bitpos_Z[1]),
	.B(bitpos_Z[3]),
	.C(N_4107),
	.D(N_4106),
	.Y(N_4099_i)
);
defparam DataO_1_sqmuxa_i_o2_RNI7T951.INIT=16'h0800;
// @38:68
  CFG4 DataO_1_sqmuxa_i_o2_RNI7T951_0 (
	.A(bitpos_Z[1]),
	.B(bitpos_Z[3]),
	.C(N_4107),
	.D(N_4106),
	.Y(N_4098_i)
);
defparam DataO_1_sqmuxa_i_o2_RNI7T951_0.INIT=16'h0008;
// @38:68
  CFG3 \bitpos_10_iv_0_o2[3]  (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(N_4103),
	.Y(N_4109)
);
defparam \bitpos_10_iv_0_o2[3] .INIT=8'hF7;
// @38:61
  CFG4 \bitpos_RNO[0]  (
	.A(bitpos_Z[0]),
	.B(samplecnt_Z[3]),
	.C(bitpos_10_i_0_Z[0]),
	.D(N_4101),
	.Y(N_4094_i)
);
defparam \bitpos_RNO[0] .INIT=16'h0A06;
// @38:68
  CFG4 \bitpos_10[1]  (
	.A(bitpos_10_sm0),
	.B(N_4103),
	.C(bitpos_Z[1]),
	.D(N_4106),
	.Y(bitpos_10_Z[1])
);
defparam \bitpos_10[1] .INIT=16'h82D7;
// @38:61
  CFG4 \un1_bitpos_1_1.N_52_i_i  (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(un21_enable),
	.D(N_4103),
	.Y(N_52_i_i)
);
defparam \un1_bitpos_1_1.N_52_i_i .INIT=16'hAAA6;
// @38:68
  CFG4 \bitpos_10_iv_0[3]  (
	.A(bitpos_Z[3]),
	.B(un21_enable),
	.C(N_4098_i),
	.D(N_4109),
	.Y(bitpos_10[3])
);
defparam \bitpos_10_iv_0[3] .INIT=16'hF2F1;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxRaw_3 */

module UartRxExtClk_3 (
  RxData,
  RxComplete,
  Uart3FifoReset_i_arst_i,
  UartClk3
)
;
output [7:0] RxData ;
output RxComplete ;
input Uart3FifoReset_i_arst_i ;
input UartClk3 ;
wire RxComplete ;
wire Uart3FifoReset_i_arst_i ;
wire UartClk3 ;
wire GND ;
wire VCC ;
// @44:88
  UartRxRaw_3 Uart (
	.RxData(RxData[7:0]),
	.UartClk3(UartClk3),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i),
	.RxComplete(RxComplete)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxExtClk_3 */

module IBufP2Ports_10 (
  Dbg1,
  RxComplete,
  FCCC_C0_0_GL0
)
;
output Dbg1 ;
input RxComplete ;
input FCCC_C0_0_GL0 ;
wire Dbg1 ;
wire RxComplete ;
wire FCCC_C0_0_GL0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @32:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RxComplete),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:47
  SLE O (
	.Q(Dbg1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_10 */

module fifo_8_13_1_5 (
  RxData,
  Uart3RxFifoCount,
  Uart3RxFifoData,
  we_i,
  re_i,
  Uart3FifoReset_i_data_i,
  Uart3RxFifoEmpty,
  Uart3FifoReset_i_arst_i,
  FCCC_C0_0_GL0,
  Uart3RxFifoFull
)
;
input [7:0] RxData ;
output [12:0] Uart3RxFifoCount ;
output [7:0] Uart3RxFifoData ;
input we_i ;
input re_i ;
input Uart3FifoReset_i_data_i ;
output Uart3RxFifoEmpty ;
input Uart3FifoReset_i_arst_i ;
input FCCC_C0_0_GL0 ;
output Uart3RxFifoFull ;
wire we_i ;
wire re_i ;
wire Uart3FifoReset_i_data_i ;
wire Uart3RxFifoEmpty ;
wire Uart3FifoReset_i_arst_i ;
wire FCCC_C0_0_GL0 ;
wire Uart3RxFifoFull ;
wire [12:0] raddr_r_Z;
wire [11:0] raddr_r_s;
wire [1:0] ram_ram_0_3_OLDA_Z;
wire [1:0] ram_ram_0_2_OLDA_Z;
wire [1:0] ram_ram_0_1_OLDA_Z;
wire [1:0] ram_ram_0_0_OLDA_Z;
wire [12:12] raddr_r_s_Z;
wire [12:0] waddr_r_Z;
wire [12:12] waddr_r_s_Z;
wire [11:0] waddr_r_s;
wire [13:0] counter_r_Z;
wire [13:0] counter_r_s;
wire [12:0] counter_r_cry;
wire [0:0] counter_r_RNIK0S61_Y;
wire [1:1] counter_r_RNIASTV1_Y;
wire [2:2] counter_r_RNI1PVO2_Y;
wire [3:3] counter_r_RNIPM1I3_Y;
wire [4:4] counter_r_RNIIL3B4_Y;
wire [5:5] counter_r_RNICL545_Y;
wire [6:6] counter_r_RNI7M7T5_Y;
wire [7:7] counter_r_RNI3O9M6_Y;
wire [8:8] counter_r_RNI0RBF7_Y;
wire [9:9] counter_r_RNIUUD88_Y;
wire [10:10] counter_r_RNI464P8_Y;
wire [11:11] counter_r_RNIBEQ99_Y;
wire [13:13] counter_r_RNO_FCO_5;
wire [13:13] counter_r_RNO_Y_5;
wire [12:12] counter_r_RNIJNGQ9_Y;
wire [11:1] raddr_r_cry_Z;
wire [11:1] raddr_r_cry_Y;
wire [12:12] raddr_r_s_FCO;
wire [12:12] raddr_r_s_Y;
wire [11:0] waddr_r_cry_Z;
wire [11:0] waddr_r_cry_Y;
wire [12:12] waddr_r_s_FCO;
wire [12:12] waddr_r_s_Y;
wire [1:0] ram_ram_0_0_NEWA;
wire [1:0] ram_ram_0_0_B_DOUT_5;
wire [1:0] ram_ram_0_1_NEWA;
wire [1:0] ram_ram_0_1_B_DOUT_5;
wire [1:0] ram_ram_0_2_NEWA;
wire [1:0] ram_ram_0_2_B_DOUT_5;
wire [1:0] ram_ram_0_3_NEWA;
wire [1:0] ram_ram_0_3_B_DOUT_5;
wire Uart3RxFifoFull_i ;
wire ram_ram_0_3_en_Z ;
wire VCC ;
wire do_read_Z ;
wire GND ;
wire ram_ram_0_2_en_Z ;
wire ram_ram_0_1_en_Z ;
wire ram_ram_0_0_en_Z ;
wire N_34_i ;
wire un7_counter_r ;
wire un16_counter_r ;
wire N_4119_i ;
wire N_4120_i ;
wire N_4121_i ;
wire N_4122_i ;
wire N_4123_i ;
wire N_4124_i ;
wire N_4125_i ;
wire N_4126_i ;
wire N_4127_i ;
wire N_4128_i ;
wire N_4116_i ;
wire N_4117_i ;
wire N_4118_i ;
wire counter_r_cry_cy ;
wire empty_r_RNIV5QD_S ;
wire empty_r_RNIV5QD_Y ;
wire raddr_r_s_340_FCO ;
wire raddr_r_s_340_S ;
wire raddr_r_s_340_Y ;
wire waddr_r_s_341_FCO ;
wire waddr_r_s_341_S ;
wire waddr_r_s_341_Y ;
wire do_write_Z ;
wire un16_counter_r_0_a2_0_1 ;
wire un16_counter_r_0_a2_11_3 ;
wire un16_counter_r_0_a2_0_9 ;
wire un16_counter_r_0_a2_0_8 ;
wire un16_counter_r_0_a2_11_4 ;
wire N_4129_10 ;
wire un16_counter_r_0_a2_0_11 ;
wire N_4129_11 ;
wire N_4114 ;
wire un16_counter_r_0_a2_0_13 ;
wire N_4129 ;
wire N_1 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
wire NC19 ;
wire NC20 ;
wire NC21 ;
wire NC22 ;
wire NC23 ;
wire NC24 ;
wire NC25 ;
wire NC26 ;
wire NC27 ;
wire NC28 ;
wire NC29 ;
wire NC30 ;
wire NC31 ;
wire NC32 ;
wire NC33 ;
wire NC34 ;
wire NC35 ;
wire NC36 ;
wire NC37 ;
wire NC38 ;
wire NC39 ;
wire NC40 ;
wire NC41 ;
wire NC42 ;
wire NC43 ;
wire NC44 ;
wire NC45 ;
wire NC46 ;
wire NC47 ;
wire NC48 ;
wire NC49 ;
wire NC50 ;
wire NC51 ;
wire NC52 ;
wire NC53 ;
wire NC54 ;
wire NC55 ;
wire NC56 ;
wire NC57 ;
wire NC58 ;
wire NC59 ;
wire NC60 ;
wire NC61 ;
wire NC62 ;
wire NC63 ;
wire NC64 ;
wire NC65 ;
wire NC66 ;
wire NC67 ;
wire NC68 ;
wire NC69 ;
wire NC70 ;
wire NC71 ;
wire NC72 ;
wire NC73 ;
wire NC74 ;
wire NC75 ;
wire NC76 ;
wire NC77 ;
wire NC78 ;
wire NC79 ;
wire NC80 ;
wire NC81 ;
wire NC82 ;
wire NC83 ;
wire NC84 ;
wire NC85 ;
wire NC86 ;
wire NC87 ;
wire NC88 ;
wire NC89 ;
wire NC90 ;
wire NC91 ;
wire NC92 ;
wire NC93 ;
wire NC94 ;
wire NC95 ;
wire NC96 ;
wire NC97 ;
wire NC98 ;
wire NC99 ;
wire NC100 ;
wire NC101 ;
wire NC102 ;
wire NC103 ;
wire NC104 ;
wire NC105 ;
wire NC106 ;
wire NC107 ;
wire NC108 ;
wire NC109 ;
wire NC110 ;
wire NC111 ;
wire NC112 ;
wire NC113 ;
wire NC114 ;
wire NC115 ;
wire NC116 ;
wire NC117 ;
wire NC118 ;
wire NC119 ;
wire NC120 ;
wire NC121 ;
wire NC122 ;
wire NC123 ;
wire NC124 ;
wire NC125 ;
wire NC126 ;
wire NC127 ;
wire NC128 ;
wire NC129 ;
wire NC130 ;
wire NC131 ;
  CFG1 \raddr_r_RNO[0]  (
	.A(raddr_r_Z[0]),
	.Y(raddr_r_s[0])
);
defparam \raddr_r_RNO[0] .INIT=2'h1;
  CFG1 full_r_RNI12S3 (
	.A(Uart3RxFifoFull),
	.Y(Uart3RxFifoFull_i)
);
defparam full_r_RNI12S3.INIT=2'h1;
  SLE ram_ram_0_3_en (
	.Q(ram_ram_0_3_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_3_OLDA[0]  (
	.Q(ram_ram_0_3_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart3RxFifoData[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_3_OLDA[1]  (
	.Q(ram_ram_0_3_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart3RxFifoData[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE ram_ram_0_2_en (
	.Q(ram_ram_0_2_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_2_OLDA[0]  (
	.Q(ram_ram_0_2_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart3RxFifoData[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_2_OLDA[1]  (
	.Q(ram_ram_0_2_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart3RxFifoData[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE ram_ram_0_1_en (
	.Q(ram_ram_0_1_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_1_OLDA[0]  (
	.Q(ram_ram_0_1_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart3RxFifoData[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_1_OLDA[1]  (
	.Q(ram_ram_0_1_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart3RxFifoData[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE ram_ram_0_0_en (
	.Q(ram_ram_0_0_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[0]  (
	.Q(ram_ram_0_0_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart3RxFifoData[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[1]  (
	.Q(ram_ram_0_0_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart3RxFifoData[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[12]  (
	.Q(raddr_r_Z[12]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s_Z[12]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[11]  (
	.Q(raddr_r_Z[11]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[11]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[10]  (
	.Q(raddr_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[10]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[9]  (
	.Q(raddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[9]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[8]  (
	.Q(raddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[8]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[7]  (
	.Q(raddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[7]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[6]  (
	.Q(raddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[6]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[5]  (
	.Q(raddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[5]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[4]  (
	.Q(raddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[4]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[3]  (
	.Q(raddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[3]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[2]  (
	.Q(raddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[2]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[1]  (
	.Q(raddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[1]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[0]  (
	.Q(raddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[0]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[12]  (
	.Q(waddr_r_Z[12]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s_Z[12]),
	.EN(Uart3RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[11]  (
	.Q(waddr_r_Z[11]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[11]),
	.EN(Uart3RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[10]  (
	.Q(waddr_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[10]),
	.EN(Uart3RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[9]  (
	.Q(waddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[9]),
	.EN(Uart3RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[8]  (
	.Q(waddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[8]),
	.EN(Uart3RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[7]  (
	.Q(waddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[7]),
	.EN(Uart3RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[6]  (
	.Q(waddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[6]),
	.EN(Uart3RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[5]  (
	.Q(waddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[5]),
	.EN(Uart3RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[4]  (
	.Q(waddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[4]),
	.EN(Uart3RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[3]  (
	.Q(waddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[3]),
	.EN(Uart3RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[2]  (
	.Q(waddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[2]),
	.EN(Uart3RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[1]  (
	.Q(waddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[1]),
	.EN(Uart3RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[0]  (
	.Q(waddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[0]),
	.EN(Uart3RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[13]  (
	.Q(counter_r_Z[13]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[13]),
	.EN(N_34_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[12]  (
	.Q(counter_r_Z[12]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[12]),
	.EN(N_34_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[11]  (
	.Q(counter_r_Z[11]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[11]),
	.EN(N_34_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[10]  (
	.Q(counter_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[10]),
	.EN(N_34_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[9]  (
	.Q(counter_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[9]),
	.EN(N_34_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[8]  (
	.Q(counter_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[8]),
	.EN(N_34_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[7]  (
	.Q(counter_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[7]),
	.EN(N_34_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[6]  (
	.Q(counter_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[6]),
	.EN(N_34_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[5]  (
	.Q(counter_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[5]),
	.EN(N_34_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[4]  (
	.Q(counter_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[4]),
	.EN(N_34_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[3]  (
	.Q(counter_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[3]),
	.EN(N_34_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[2]  (
	.Q(counter_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[2]),
	.EN(N_34_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[1]  (
	.Q(counter_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[1]),
	.EN(N_34_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[0]  (
	.Q(counter_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[0]),
	.EN(N_34_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE empty_r (
	.Q(Uart3RxFifoEmpty),
	.ADn(GND),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un7_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE full_r (
	.Q(Uart3RxFifoFull),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un16_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[9]  (
	.Q(Uart3RxFifoCount[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4119_i),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[8]  (
	.Q(Uart3RxFifoCount[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4120_i),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[7]  (
	.Q(Uart3RxFifoCount[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4121_i),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[6]  (
	.Q(Uart3RxFifoCount[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4122_i),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[5]  (
	.Q(Uart3RxFifoCount[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4123_i),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[4]  (
	.Q(Uart3RxFifoCount[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4124_i),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[3]  (
	.Q(Uart3RxFifoCount[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4125_i),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[2]  (
	.Q(Uart3RxFifoCount[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4126_i),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[1]  (
	.Q(Uart3RxFifoCount[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4127_i),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[0]  (
	.Q(Uart3RxFifoCount[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4128_i),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[12]  (
	.Q(Uart3RxFifoCount[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4116_i),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[11]  (
	.Q(Uart3RxFifoCount[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4117_i),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[10]  (
	.Q(Uart3RxFifoCount[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4118_i),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:59
  ARI1 empty_r_RNIV5QD (
	.FCO(counter_r_cry_cy),
	.S(empty_r_RNIV5QD_S),
	.Y(empty_r_RNIV5QD_Y),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam empty_r_RNIV5QD.INIT=20'h4DD00;
// @39:59
  ARI1 \counter_r_RNIK0S61[0]  (
	.FCO(counter_r_cry[0]),
	.S(counter_r_s[0]),
	.Y(counter_r_RNIK0S61_Y[0]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[0]),
	.FCI(counter_r_cry_cy)
);
defparam \counter_r_RNIK0S61[0] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIASTV1[1]  (
	.FCO(counter_r_cry[1]),
	.S(counter_r_s[1]),
	.Y(counter_r_RNIASTV1_Y[1]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[1]),
	.FCI(counter_r_cry[0])
);
defparam \counter_r_RNIASTV1[1] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNI1PVO2[2]  (
	.FCO(counter_r_cry[2]),
	.S(counter_r_s[2]),
	.Y(counter_r_RNI1PVO2_Y[2]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[2]),
	.FCI(counter_r_cry[1])
);
defparam \counter_r_RNI1PVO2[2] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIPM1I3[3]  (
	.FCO(counter_r_cry[3]),
	.S(counter_r_s[3]),
	.Y(counter_r_RNIPM1I3_Y[3]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[3]),
	.FCI(counter_r_cry[2])
);
defparam \counter_r_RNIPM1I3[3] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIIL3B4[4]  (
	.FCO(counter_r_cry[4]),
	.S(counter_r_s[4]),
	.Y(counter_r_RNIIL3B4_Y[4]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[4]),
	.FCI(counter_r_cry[3])
);
defparam \counter_r_RNIIL3B4[4] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNICL545[5]  (
	.FCO(counter_r_cry[5]),
	.S(counter_r_s[5]),
	.Y(counter_r_RNICL545_Y[5]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[5]),
	.FCI(counter_r_cry[4])
);
defparam \counter_r_RNICL545[5] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNI7M7T5[6]  (
	.FCO(counter_r_cry[6]),
	.S(counter_r_s[6]),
	.Y(counter_r_RNI7M7T5_Y[6]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[6]),
	.FCI(counter_r_cry[5])
);
defparam \counter_r_RNI7M7T5[6] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNI3O9M6[7]  (
	.FCO(counter_r_cry[7]),
	.S(counter_r_s[7]),
	.Y(counter_r_RNI3O9M6_Y[7]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[7]),
	.FCI(counter_r_cry[6])
);
defparam \counter_r_RNI3O9M6[7] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNI0RBF7[8]  (
	.FCO(counter_r_cry[8]),
	.S(counter_r_s[8]),
	.Y(counter_r_RNI0RBF7_Y[8]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[8]),
	.FCI(counter_r_cry[7])
);
defparam \counter_r_RNI0RBF7[8] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIUUD88[9]  (
	.FCO(counter_r_cry[9]),
	.S(counter_r_s[9]),
	.Y(counter_r_RNIUUD88_Y[9]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[9]),
	.FCI(counter_r_cry[8])
);
defparam \counter_r_RNIUUD88[9] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNI464P8[10]  (
	.FCO(counter_r_cry[10]),
	.S(counter_r_s[10]),
	.Y(counter_r_RNI464P8_Y[10]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[10]),
	.FCI(counter_r_cry[9])
);
defparam \counter_r_RNI464P8[10] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIBEQ99[11]  (
	.FCO(counter_r_cry[11]),
	.S(counter_r_s[11]),
	.Y(counter_r_RNIBEQ99_Y[11]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[11]),
	.FCI(counter_r_cry[10])
);
defparam \counter_r_RNIBEQ99[11] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNO[13]  (
	.FCO(counter_r_RNO_FCO_5[13]),
	.S(counter_r_s[13]),
	.Y(counter_r_RNO_Y_5[13]),
	.B(counter_r_Z[13]),
	.C(do_read_Z),
	.D(GND),
	.A(VCC),
	.FCI(counter_r_cry[12])
);
defparam \counter_r_RNO[13] .INIT=20'h46600;
// @39:59
  ARI1 \counter_r_RNIJNGQ9[12]  (
	.FCO(counter_r_cry[12]),
	.S(counter_r_s[12]),
	.Y(counter_r_RNIJNGQ9_Y[12]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[12]),
	.FCI(counter_r_cry[11])
);
defparam \counter_r_RNIJNGQ9[12] .INIT=20'h5DD22;
// @39:68
  ARI1 raddr_r_s_340 (
	.FCO(raddr_r_s_340_FCO),
	.S(raddr_r_s_340_S),
	.Y(raddr_r_s_340_Y),
	.B(raddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam raddr_r_s_340.INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[1]  (
	.FCO(raddr_r_cry_Z[1]),
	.S(raddr_r_s[1]),
	.Y(raddr_r_cry_Y[1]),
	.B(raddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_s_340_FCO)
);
defparam \raddr_r_cry[1] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[2]  (
	.FCO(raddr_r_cry_Z[2]),
	.S(raddr_r_s[2]),
	.Y(raddr_r_cry_Y[2]),
	.B(raddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[1])
);
defparam \raddr_r_cry[2] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[3]  (
	.FCO(raddr_r_cry_Z[3]),
	.S(raddr_r_s[3]),
	.Y(raddr_r_cry_Y[3]),
	.B(raddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[2])
);
defparam \raddr_r_cry[3] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[4]  (
	.FCO(raddr_r_cry_Z[4]),
	.S(raddr_r_s[4]),
	.Y(raddr_r_cry_Y[4]),
	.B(raddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[3])
);
defparam \raddr_r_cry[4] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[5]  (
	.FCO(raddr_r_cry_Z[5]),
	.S(raddr_r_s[5]),
	.Y(raddr_r_cry_Y[5]),
	.B(raddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[4])
);
defparam \raddr_r_cry[5] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[6]  (
	.FCO(raddr_r_cry_Z[6]),
	.S(raddr_r_s[6]),
	.Y(raddr_r_cry_Y[6]),
	.B(raddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[5])
);
defparam \raddr_r_cry[6] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[7]  (
	.FCO(raddr_r_cry_Z[7]),
	.S(raddr_r_s[7]),
	.Y(raddr_r_cry_Y[7]),
	.B(raddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[6])
);
defparam \raddr_r_cry[7] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[8]  (
	.FCO(raddr_r_cry_Z[8]),
	.S(raddr_r_s[8]),
	.Y(raddr_r_cry_Y[8]),
	.B(raddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[7])
);
defparam \raddr_r_cry[8] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[9]  (
	.FCO(raddr_r_cry_Z[9]),
	.S(raddr_r_s[9]),
	.Y(raddr_r_cry_Y[9]),
	.B(raddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[8])
);
defparam \raddr_r_cry[9] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[10]  (
	.FCO(raddr_r_cry_Z[10]),
	.S(raddr_r_s[10]),
	.Y(raddr_r_cry_Y[10]),
	.B(raddr_r_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[9])
);
defparam \raddr_r_cry[10] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_s[12]  (
	.FCO(raddr_r_s_FCO[12]),
	.S(raddr_r_s_Z[12]),
	.Y(raddr_r_s_Y[12]),
	.B(raddr_r_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[11])
);
defparam \raddr_r_s[12] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[11]  (
	.FCO(raddr_r_cry_Z[11]),
	.S(raddr_r_s[11]),
	.Y(raddr_r_cry_Y[11]),
	.B(raddr_r_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[10])
);
defparam \raddr_r_cry[11] .INIT=20'h4AA00;
// @39:68
  ARI1 waddr_r_s_341 (
	.FCO(waddr_r_s_341_FCO),
	.S(waddr_r_s_341_S),
	.Y(waddr_r_s_341_Y),
	.B(we_i),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam waddr_r_s_341.INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[0]  (
	.FCO(waddr_r_cry_Z[0]),
	.S(waddr_r_s[0]),
	.Y(waddr_r_cry_Y[0]),
	.B(waddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_s_341_FCO)
);
defparam \waddr_r_cry[0] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[1]  (
	.FCO(waddr_r_cry_Z[1]),
	.S(waddr_r_s[1]),
	.Y(waddr_r_cry_Y[1]),
	.B(waddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[0])
);
defparam \waddr_r_cry[1] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[2]  (
	.FCO(waddr_r_cry_Z[2]),
	.S(waddr_r_s[2]),
	.Y(waddr_r_cry_Y[2]),
	.B(waddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[1])
);
defparam \waddr_r_cry[2] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[3]  (
	.FCO(waddr_r_cry_Z[3]),
	.S(waddr_r_s[3]),
	.Y(waddr_r_cry_Y[3]),
	.B(waddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[2])
);
defparam \waddr_r_cry[3] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[4]  (
	.FCO(waddr_r_cry_Z[4]),
	.S(waddr_r_s[4]),
	.Y(waddr_r_cry_Y[4]),
	.B(waddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[3])
);
defparam \waddr_r_cry[4] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[5]  (
	.FCO(waddr_r_cry_Z[5]),
	.S(waddr_r_s[5]),
	.Y(waddr_r_cry_Y[5]),
	.B(waddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[4])
);
defparam \waddr_r_cry[5] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[6]  (
	.FCO(waddr_r_cry_Z[6]),
	.S(waddr_r_s[6]),
	.Y(waddr_r_cry_Y[6]),
	.B(waddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[5])
);
defparam \waddr_r_cry[6] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[7]  (
	.FCO(waddr_r_cry_Z[7]),
	.S(waddr_r_s[7]),
	.Y(waddr_r_cry_Y[7]),
	.B(waddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[6])
);
defparam \waddr_r_cry[7] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[8]  (
	.FCO(waddr_r_cry_Z[8]),
	.S(waddr_r_s[8]),
	.Y(waddr_r_cry_Y[8]),
	.B(waddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[7])
);
defparam \waddr_r_cry[8] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[9]  (
	.FCO(waddr_r_cry_Z[9]),
	.S(waddr_r_s[9]),
	.Y(waddr_r_cry_Y[9]),
	.B(waddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[8])
);
defparam \waddr_r_cry[9] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[10]  (
	.FCO(waddr_r_cry_Z[10]),
	.S(waddr_r_s[10]),
	.Y(waddr_r_cry_Y[10]),
	.B(waddr_r_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[9])
);
defparam \waddr_r_cry[10] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_s[12]  (
	.FCO(waddr_r_s_FCO[12]),
	.S(waddr_r_s_Z[12]),
	.Y(waddr_r_s_Y[12]),
	.B(waddr_r_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[11])
);
defparam \waddr_r_s[12] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[11]  (
	.FCO(waddr_r_cry_Z[11]),
	.S(waddr_r_s[11]),
	.Y(waddr_r_cry_Y[11]),
	.B(waddr_r_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[10])
);
defparam \waddr_r_cry[11] .INIT=20'h4AA00;
// @39:46
  RAM1K18 ram_ram_0_0 (
	.A_DOUT({NC15, NC14, NC13, NC12, NC11, NC10, NC9, NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0, ram_ram_0_0_NEWA[1:0]}),
	.B_DOUT({NC31, NC30, NC29, NC28, NC27, NC26, NC25, NC24, NC23, NC22, NC21, NC20, NC19, NC18, NC17, NC16, ram_ram_0_0_B_DOUT_5[1:0]}),
	.BUSY(NC32),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({raddr_r_Z[12:0], GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RxData[1:0]}),
	.B_ADDR({waddr_r_Z[12:0], GND}),
	.B_WEN({GND, do_write_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_0.RAMINDEX="ram[7:0]%8192-8192%8-8%SPEED%0%0%DUAL-PORT%ECC_EN-0";
// @39:46
  RAM1K18 ram_ram_0_1 (
	.A_DOUT({NC48, NC47, NC46, NC45, NC44, NC43, NC42, NC41, NC40, NC39, NC38, NC37, NC36, NC35, NC34, NC33, ram_ram_0_1_NEWA[1:0]}),
	.B_DOUT({NC64, NC63, NC62, NC61, NC60, NC59, NC58, NC57, NC56, NC55, NC54, NC53, NC52, NC51, NC50, NC49, ram_ram_0_1_B_DOUT_5[1:0]}),
	.BUSY(NC65),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({raddr_r_Z[12:0], GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RxData[3:2]}),
	.B_ADDR({waddr_r_Z[12:0], GND}),
	.B_WEN({GND, do_write_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_1.RAMINDEX="ram[7:0]%8192-8192%8-8%SPEED%0%1%DUAL-PORT%ECC_EN-0";
// @39:46
  RAM1K18 ram_ram_0_2 (
	.A_DOUT({NC81, NC80, NC79, NC78, NC77, NC76, NC75, NC74, NC73, NC72, NC71, NC70, NC69, NC68, NC67, NC66, ram_ram_0_2_NEWA[1:0]}),
	.B_DOUT({NC97, NC96, NC95, NC94, NC93, NC92, NC91, NC90, NC89, NC88, NC87, NC86, NC85, NC84, NC83, NC82, ram_ram_0_2_B_DOUT_5[1:0]}),
	.BUSY(NC98),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({raddr_r_Z[12:0], GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RxData[5:4]}),
	.B_ADDR({waddr_r_Z[12:0], GND}),
	.B_WEN({GND, do_write_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_2.RAMINDEX="ram[7:0]%8192-8192%8-8%SPEED%0%2%DUAL-PORT%ECC_EN-0";
// @39:46
  RAM1K18 ram_ram_0_3 (
	.A_DOUT({NC114, NC113, NC112, NC111, NC110, NC109, NC108, NC107, NC106, NC105, NC104, NC103, NC102, NC101, NC100, NC99, ram_ram_0_3_NEWA[1:0]}),
	.B_DOUT({NC130, NC129, NC128, NC127, NC126, NC125, NC124, NC123, NC122, NC121, NC120, NC119, NC118, NC117, NC116, NC115, ram_ram_0_3_B_DOUT_5[1:0]}),
	.BUSY(NC131),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({raddr_r_Z[12:0], GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RxData[7:6]}),
	.B_ADDR({waddr_r_Z[12:0], GND}),
	.B_WEN({GND, do_write_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_3.RAMINDEX="ram[7:0]%8192-8192%8-8%SPEED%0%3%DUAL-PORT%ECC_EN-0";
  CFG3 \ram_ram_0_0_OLDA_RNI8PIQ[1]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[1]),
	.C(ram_ram_0_0_OLDA_Z[1]),
	.Y(Uart3RxFifoData[1])
);
defparam \ram_ram_0_0_OLDA_RNI8PIQ[1] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI7OIQ[0]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[0]),
	.C(ram_ram_0_0_OLDA_Z[0]),
	.Y(Uart3RxFifoData[0])
);
defparam \ram_ram_0_0_OLDA_RNI7OIQ[0] .INIT=8'hD8;
  CFG3 \ram_ram_0_1_OLDA_RNIB4IK[1]  (
	.A(ram_ram_0_1_en_Z),
	.B(ram_ram_0_1_NEWA[1]),
	.C(ram_ram_0_1_OLDA_Z[1]),
	.Y(Uart3RxFifoData[3])
);
defparam \ram_ram_0_1_OLDA_RNIB4IK[1] .INIT=8'hD8;
  CFG3 \ram_ram_0_1_OLDA_RNIA3IK[0]  (
	.A(ram_ram_0_1_en_Z),
	.B(ram_ram_0_1_NEWA[0]),
	.C(ram_ram_0_1_OLDA_Z[0]),
	.Y(Uart3RxFifoData[2])
);
defparam \ram_ram_0_1_OLDA_RNIA3IK[0] .INIT=8'hD8;
  CFG3 ram_ram_0_2_RNIEFHU (
	.A(ram_ram_0_2_en_Z),
	.B(ram_ram_0_2_NEWA[1]),
	.C(ram_ram_0_2_OLDA_Z[1]),
	.Y(Uart3RxFifoData[5])
);
defparam ram_ram_0_2_RNIEFHU.INIT=8'hD8;
  CFG3 ram_ram_0_2_RNIDEHU (
	.A(ram_ram_0_2_en_Z),
	.B(ram_ram_0_2_NEWA[0]),
	.C(ram_ram_0_2_OLDA_Z[0]),
	.Y(Uart3RxFifoData[4])
);
defparam ram_ram_0_2_RNIDEHU.INIT=8'hD8;
  CFG3 \ram_ram_0_3_OLDA_RNIHQGO[1]  (
	.A(ram_ram_0_3_en_Z),
	.B(ram_ram_0_3_NEWA[1]),
	.C(ram_ram_0_3_OLDA_Z[1]),
	.Y(Uart3RxFifoData[7])
);
defparam \ram_ram_0_3_OLDA_RNIHQGO[1] .INIT=8'hD8;
  CFG3 \ram_ram_0_3_OLDA_RNIGPGO[0]  (
	.A(ram_ram_0_3_en_Z),
	.B(ram_ram_0_3_NEWA[0]),
	.C(ram_ram_0_3_OLDA_Z[0]),
	.Y(Uart3RxFifoData[6])
);
defparam \ram_ram_0_3_OLDA_RNIGPGO[0] .INIT=8'hD8;
// @39:61
  CFG3 do_count_0_x2 (
	.A(re_i),
	.B(Uart3RxFifoEmpty),
	.C(do_write_Z),
	.Y(N_34_i)
);
defparam do_count_0_x2.INIT=8'hD2;
// @39:89
  CFG2 \update.un16_counter_r_0_a2_0_1  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[11]),
	.Y(un16_counter_r_0_a2_0_1)
);
defparam \update.un16_counter_r_0_a2_0_1 .INIT=4'h8;
// @39:89
  CFG2 \update.un16_counter_r_0_a2_11_3  (
	.A(counter_r_Z[2]),
	.B(counter_r_Z[3]),
	.Y(un16_counter_r_0_a2_11_3)
);
defparam \update.un16_counter_r_0_a2_11_3 .INIT=4'h1;
// @39:60
  CFG2 do_write (
	.A(Uart3RxFifoFull),
	.B(we_i),
	.Y(do_write_Z)
);
defparam do_write.INIT=4'h4;
// @39:59
  CFG2 do_read (
	.A(Uart3RxFifoEmpty),
	.B(re_i),
	.Y(do_read_Z)
);
defparam do_read.INIT=4'h4;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_0_9  (
	.A(counter_r_Z[5]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[0]),
	.Y(un16_counter_r_0_a2_0_9)
);
defparam \update.un16_counter_r_0_a2_0_9 .INIT=16'h8000;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_0_8  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[8]),
	.C(counter_r_Z[7]),
	.D(counter_r_Z[6]),
	.Y(un16_counter_r_0_a2_0_8)
);
defparam \update.un16_counter_r_0_a2_0_8 .INIT=16'h8000;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_11_4  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[8]),
	.C(counter_r_Z[7]),
	.D(counter_r_Z[6]),
	.Y(un16_counter_r_0_a2_11_4)
);
defparam \update.un16_counter_r_0_a2_11_4 .INIT=16'h0001;
// @39:82
  CFG4 \update.un7_counter_r_0_a2_10  (
	.A(counter_r_Z[12]),
	.B(counter_r_Z[11]),
	.C(counter_r_Z[10]),
	.D(counter_r_Z[1]),
	.Y(N_4129_10)
);
defparam \update.un7_counter_r_0_a2_10 .INIT=16'h0001;
// @39:68
  CFG2 \count_o_RNO[9]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[9]),
	.Y(N_4119_i)
);
defparam \count_o_RNO[9] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[8]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[8]),
	.Y(N_4120_i)
);
defparam \count_o_RNO[8] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[7]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[7]),
	.Y(N_4121_i)
);
defparam \count_o_RNO[7] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[6]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[6]),
	.Y(N_4122_i)
);
defparam \count_o_RNO[6] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[5]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[5]),
	.Y(N_4123_i)
);
defparam \count_o_RNO[5] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[4]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[4]),
	.Y(N_4124_i)
);
defparam \count_o_RNO[4] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[3]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[3]),
	.Y(N_4125_i)
);
defparam \count_o_RNO[3] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[2]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[2]),
	.Y(N_4126_i)
);
defparam \count_o_RNO[2] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[1]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[1]),
	.Y(N_4127_i)
);
defparam \count_o_RNO[1] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[0]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[0]),
	.Y(N_4128_i)
);
defparam \count_o_RNO[0] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[12]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[12]),
	.Y(N_4116_i)
);
defparam \count_o_RNO[12] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[11]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[11]),
	.Y(N_4117_i)
);
defparam \count_o_RNO[11] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[10]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[10]),
	.Y(N_4118_i)
);
defparam \count_o_RNO[10] .INIT=4'hE;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_0_11  (
	.A(counter_r_Z[1]),
	.B(counter_r_Z[12]),
	.C(un16_counter_r_0_a2_0_8),
	.D(un16_counter_r_0_a2_0_1),
	.Y(un16_counter_r_0_a2_0_11)
);
defparam \update.un16_counter_r_0_a2_0_11 .INIT=16'h8000;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_11  (
	.A(counter_r_Z[4]),
	.B(counter_r_Z[5]),
	.C(un16_counter_r_0_a2_11_4),
	.D(un16_counter_r_0_a2_11_3),
	.Y(N_4129_11)
);
defparam \update.un16_counter_r_0_a2_11 .INIT=16'h1000;
// @39:82
  CFG3 \update.un7_counter_r_0_o2  (
	.A(counter_r_Z[0]),
	.B(do_read_Z),
	.C(do_write_Z),
	.Y(N_4114)
);
defparam \update.un7_counter_r_0_o2 .INIT=8'h5D;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_0_13  (
	.A(counter_r_Z[13]),
	.B(counter_r_Z[3]),
	.C(un16_counter_r_0_a2_0_11),
	.D(do_read_Z),
	.Y(un16_counter_r_0_a2_0_13)
);
defparam \update.un16_counter_r_0_a2_0_13 .INIT=16'h0040;
// @39:89
  CFG4 \update.un16_counter_r_0_a2  (
	.A(counter_r_Z[0]),
	.B(counter_r_Z[13]),
	.C(N_4129_11),
	.D(N_4129_10),
	.Y(N_4129)
);
defparam \update.un16_counter_r_0_a2 .INIT=16'h4000;
// @39:82
  CFG4 \update.un7_counter_r_0_a2  (
	.A(counter_r_Z[13]),
	.B(N_4129_10),
	.C(N_4129_11),
	.D(N_4114),
	.Y(un7_counter_r)
);
defparam \update.un7_counter_r_0_a2 .INIT=16'h4000;
// @39:89
  CFG4 \update.un16_counter_r_0  (
	.A(N_4129),
	.B(un16_counter_r_0_a2_0_13),
	.C(un16_counter_r_0_a2_0_9),
	.D(do_write_Z),
	.Y(un16_counter_r)
);
defparam \update.un16_counter_r_0 .INIT=16'hEAAA;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fifo_8_13_1_5 */

module gated_fifo_8_13_1_5 (
  Uart3RxFifoData,
  Uart3RxFifoCount,
  RxData,
  Uart3RxFifoFull,
  Uart3RxFifoEmpty,
  Uart3FifoReset_i_data_i,
  ReadUart3,
  Dbg1,
  FCCC_C0_0_GL0,
  Uart3FifoReset_i_arst_i
)
;
output [7:0] Uart3RxFifoData ;
output [12:0] Uart3RxFifoCount ;
input [7:0] RxData ;
output Uart3RxFifoFull ;
output Uart3RxFifoEmpty ;
input Uart3FifoReset_i_data_i ;
input ReadUart3 ;
input Dbg1 ;
input FCCC_C0_0_GL0 ;
input Uart3FifoReset_i_arst_i ;
wire Uart3RxFifoFull ;
wire Uart3RxFifoEmpty ;
wire Uart3FifoReset_i_data_i ;
wire ReadUart3 ;
wire Dbg1 ;
wire FCCC_C0_0_GL0 ;
wire Uart3FifoReset_i_arst_i ;
wire we_i_Z ;
wire VCC ;
wire Last_wone_i_0_sqmuxa_Z ;
wire GND ;
wire re_i_Z ;
wire Last_rone_i_0_sqmuxa_Z ;
wire Last_wone_i_Z ;
wire Last_rone_i_Z ;
wire N_1 ;
// @45:86
  SLE we_i (
	.Q(we_i_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_wone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE re_i (
	.Q(re_i_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_rone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE Last_wone_i (
	.Q(Last_wone_i_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Dbg1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE Last_rone_i (
	.Q(Last_rone_i_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadUart3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:145
  CFG2 Last_rone_i_0_sqmuxa (
	.A(ReadUart3),
	.B(Last_rone_i_Z),
	.Y(Last_rone_i_0_sqmuxa_Z)
);
defparam Last_rone_i_0_sqmuxa.INIT=4'h2;
// @45:178
  CFG2 Last_wone_i_0_sqmuxa (
	.A(Dbg1),
	.B(Last_wone_i_Z),
	.Y(Last_wone_i_0_sqmuxa_Z)
);
defparam Last_wone_i_0_sqmuxa.INIT=4'h2;
// @45:63
  fifo_8_13_1_5 fifo_i (
	.RxData(RxData[7:0]),
	.Uart3RxFifoCount(Uart3RxFifoCount[12:0]),
	.Uart3RxFifoData(Uart3RxFifoData[7:0]),
	.we_i(we_i_Z),
	.re_i(re_i_Z),
	.Uart3FifoReset_i_data_i(Uart3FifoReset_i_data_i),
	.Uart3RxFifoEmpty(Uart3RxFifoEmpty),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart3RxFifoFull(Uart3RxFifoFull)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* gated_fifo_8_13_1_5 */

module UartRxFifoExtClk_13_0 (
  Uart3RxFifoCount,
  Uart3RxFifoData,
  ReadUart3,
  Uart3FifoReset_i_data_i,
  Uart3RxFifoEmpty,
  Uart3RxFifoFull,
  FCCC_C0_0_GL0,
  UartClk3,
  Uart3FifoReset_i_arst_i
)
;
output [12:0] Uart3RxFifoCount ;
output [7:0] Uart3RxFifoData ;
input ReadUart3 ;
input Uart3FifoReset_i_data_i ;
output Uart3RxFifoEmpty ;
output Uart3RxFifoFull ;
input FCCC_C0_0_GL0 ;
input UartClk3 ;
input Uart3FifoReset_i_arst_i ;
wire ReadUart3 ;
wire Uart3FifoReset_i_data_i ;
wire Uart3RxFifoEmpty ;
wire Uart3RxFifoFull ;
wire FCCC_C0_0_GL0 ;
wire UartClk3 ;
wire Uart3FifoReset_i_arst_i ;
wire [7:0] RxData;
wire RxComplete ;
wire Dbg1 ;
wire GND ;
wire VCC ;
// @46:133
  UartRxExtClk_3 Uart (
	.RxData(RxData[7:0]),
	.RxComplete(RxComplete),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i),
	.UartClk3(UartClk3)
);
// @46:147
  IBufP2Ports_10 ClkSyncWrite (
	.Dbg1(Dbg1),
	.RxComplete(RxComplete),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @46:156
  gated_fifo_8_13_1_5 UartFifo (
	.Uart3RxFifoData(Uart3RxFifoData[7:0]),
	.Uart3RxFifoCount(Uart3RxFifoCount[12:0]),
	.RxData(RxData[7:0]),
	.Uart3RxFifoFull(Uart3RxFifoFull),
	.Uart3RxFifoEmpty(Uart3RxFifoEmpty),
	.Uart3FifoReset_i_data_i(Uart3FifoReset_i_data_i),
	.ReadUart3(ReadUart3),
	.Dbg1(Dbg1),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxFifoExtClk_13_0 */

module fifo_8_13_1_6 (
  we_i,
  re_i,
  r_ack_i,
  Uart3TxFifoFull,
  Uart3TxFifoEmpty,
  FCCC_C0_0_GL0,
  Uart3FifoReset_i_arst_i
)
;
input we_i ;
input re_i ;
output r_ack_i ;
output Uart3TxFifoFull ;
output Uart3TxFifoEmpty ;
input FCCC_C0_0_GL0 ;
input Uart3FifoReset_i_arst_i ;
wire we_i ;
wire re_i ;
wire r_ack_i ;
wire Uart3TxFifoFull ;
wire Uart3TxFifoEmpty ;
wire FCCC_C0_0_GL0 ;
wire Uart3FifoReset_i_arst_i ;
wire [13:0] counter_r_Z;
wire [13:0] counter_r_s;
wire [12:0] counter_r_cry;
wire [0:0] counter_r_RNIQ8S61_Y;
wire [1:1] counter_r_RNIQ7HT1_Y;
wire [2:2] counter_r_RNIR76K2_Y;
wire [3:3] counter_r_RNIT8RA3_Y;
wire [4:4] counter_r_RNI0BG14_Y;
wire [5:5] counter_r_RNI4E5O4_Y;
wire [6:6] counter_r_RNI9IQE5_Y;
wire [7:7] counter_r_RNIFNF56_Y;
wire [8:8] counter_r_RNIMT4S6_Y;
wire [9:9] counter_r_RNIU4QI7_Y;
wire [10:10] counter_r_RNIET178_Y;
wire [11:11] counter_r_RNIVM9R8_Y;
wire [13:13] counter_r_RNO_FCO_6;
wire [13:13] counter_r_RNO_Y_6;
wire [12:12] counter_r_RNIHHHF9_Y;
wire VCC ;
wire do_count_0_x2_Z ;
wire GND ;
wire un7_counter_r ;
wire un16_counter_r ;
wire do_read_Z ;
wire counter_r_cry_cy ;
wire empty_r_RNIRA7G_S ;
wire empty_r_RNIRA7G_Y ;
wire un16_counter_r_0_a2_11_3 ;
wire un16_counter_r_0_a2_0_10 ;
wire un16_counter_r_0_a2_0_9 ;
wire un16_counter_r_0_a2_0_8 ;
wire un16_counter_r_0_a2_0_7 ;
wire un16_counter_r_0_a2_11_4 ;
wire N_4134_10 ;
wire N_4134_11 ;
wire N_4132 ;
wire un16_counter_r_0_a2_0_13 ;
wire N_4134 ;
wire N_62 ;
wire N_61 ;
wire N_60 ;
wire N_59 ;
wire N_58 ;
wire N_57 ;
wire N_56 ;
wire N_55 ;
wire N_54 ;
wire N_53 ;
wire N_52 ;
wire N_51 ;
wire N_50 ;
wire N_49 ;
wire N_48 ;
wire N_47 ;
wire N_46 ;
wire N_45 ;
wire N_44 ;
wire N_43 ;
wire N_42 ;
wire N_41 ;
wire N_40 ;
wire N_39 ;
wire N_38 ;
wire N_37 ;
wire N_29 ;
wire N_28 ;
wire N_27 ;
wire N_26 ;
wire N_25 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
// @39:68
  SLE \counter_r[13]  (
	.Q(counter_r_Z[13]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[13]),
	.EN(do_count_0_x2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[12]  (
	.Q(counter_r_Z[12]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[12]),
	.EN(do_count_0_x2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[11]  (
	.Q(counter_r_Z[11]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[11]),
	.EN(do_count_0_x2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[10]  (
	.Q(counter_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[10]),
	.EN(do_count_0_x2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[9]  (
	.Q(counter_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[9]),
	.EN(do_count_0_x2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[8]  (
	.Q(counter_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[8]),
	.EN(do_count_0_x2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[7]  (
	.Q(counter_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[7]),
	.EN(do_count_0_x2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[6]  (
	.Q(counter_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[6]),
	.EN(do_count_0_x2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[5]  (
	.Q(counter_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[5]),
	.EN(do_count_0_x2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[4]  (
	.Q(counter_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[4]),
	.EN(do_count_0_x2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[3]  (
	.Q(counter_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[3]),
	.EN(do_count_0_x2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[2]  (
	.Q(counter_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[2]),
	.EN(do_count_0_x2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[1]  (
	.Q(counter_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[1]),
	.EN(do_count_0_x2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[0]  (
	.Q(counter_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[0]),
	.EN(do_count_0_x2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE empty_r (
	.Q(Uart3TxFifoEmpty),
	.ADn(GND),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un7_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE full_r (
	.Q(Uart3TxFifoFull),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un16_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:123
  SLE r_ack (
	.Q(r_ack_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:59
  ARI1 empty_r_RNIRA7G (
	.FCO(counter_r_cry_cy),
	.S(empty_r_RNIRA7G_S),
	.Y(empty_r_RNIRA7G_Y),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam empty_r_RNIRA7G.INIT=20'h4DD00;
// @39:59
  ARI1 \counter_r_RNIQ8S61[0]  (
	.FCO(counter_r_cry[0]),
	.S(counter_r_s[0]),
	.Y(counter_r_RNIQ8S61_Y[0]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[0]),
	.FCI(counter_r_cry_cy)
);
defparam \counter_r_RNIQ8S61[0] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIQ7HT1[1]  (
	.FCO(counter_r_cry[1]),
	.S(counter_r_s[1]),
	.Y(counter_r_RNIQ7HT1_Y[1]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[1]),
	.FCI(counter_r_cry[0])
);
defparam \counter_r_RNIQ7HT1[1] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIR76K2[2]  (
	.FCO(counter_r_cry[2]),
	.S(counter_r_s[2]),
	.Y(counter_r_RNIR76K2_Y[2]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[2]),
	.FCI(counter_r_cry[1])
);
defparam \counter_r_RNIR76K2[2] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIT8RA3[3]  (
	.FCO(counter_r_cry[3]),
	.S(counter_r_s[3]),
	.Y(counter_r_RNIT8RA3_Y[3]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[3]),
	.FCI(counter_r_cry[2])
);
defparam \counter_r_RNIT8RA3[3] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNI0BG14[4]  (
	.FCO(counter_r_cry[4]),
	.S(counter_r_s[4]),
	.Y(counter_r_RNI0BG14_Y[4]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[4]),
	.FCI(counter_r_cry[3])
);
defparam \counter_r_RNI0BG14[4] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNI4E5O4[5]  (
	.FCO(counter_r_cry[5]),
	.S(counter_r_s[5]),
	.Y(counter_r_RNI4E5O4_Y[5]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[5]),
	.FCI(counter_r_cry[4])
);
defparam \counter_r_RNI4E5O4[5] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNI9IQE5[6]  (
	.FCO(counter_r_cry[6]),
	.S(counter_r_s[6]),
	.Y(counter_r_RNI9IQE5_Y[6]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[6]),
	.FCI(counter_r_cry[5])
);
defparam \counter_r_RNI9IQE5[6] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIFNF56[7]  (
	.FCO(counter_r_cry[7]),
	.S(counter_r_s[7]),
	.Y(counter_r_RNIFNF56_Y[7]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[7]),
	.FCI(counter_r_cry[6])
);
defparam \counter_r_RNIFNF56[7] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIMT4S6[8]  (
	.FCO(counter_r_cry[8]),
	.S(counter_r_s[8]),
	.Y(counter_r_RNIMT4S6_Y[8]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[8]),
	.FCI(counter_r_cry[7])
);
defparam \counter_r_RNIMT4S6[8] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIU4QI7[9]  (
	.FCO(counter_r_cry[9]),
	.S(counter_r_s[9]),
	.Y(counter_r_RNIU4QI7_Y[9]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[9]),
	.FCI(counter_r_cry[8])
);
defparam \counter_r_RNIU4QI7[9] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIET178[10]  (
	.FCO(counter_r_cry[10]),
	.S(counter_r_s[10]),
	.Y(counter_r_RNIET178_Y[10]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[10]),
	.FCI(counter_r_cry[9])
);
defparam \counter_r_RNIET178[10] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIVM9R8[11]  (
	.FCO(counter_r_cry[11]),
	.S(counter_r_s[11]),
	.Y(counter_r_RNIVM9R8_Y[11]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[11]),
	.FCI(counter_r_cry[10])
);
defparam \counter_r_RNIVM9R8[11] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNO[13]  (
	.FCO(counter_r_RNO_FCO_6[13]),
	.S(counter_r_s[13]),
	.Y(counter_r_RNO_Y_6[13]),
	.B(counter_r_Z[13]),
	.C(do_read_Z),
	.D(GND),
	.A(VCC),
	.FCI(counter_r_cry[12])
);
defparam \counter_r_RNO[13] .INIT=20'h46600;
// @39:59
  ARI1 \counter_r_RNIHHHF9[12]  (
	.FCO(counter_r_cry[12]),
	.S(counter_r_s[12]),
	.Y(counter_r_RNIHHHF9_Y[12]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[12]),
	.FCI(counter_r_cry[11])
);
defparam \counter_r_RNIHHHF9[12] .INIT=20'h5DD22;
// @39:61
  CFG4 do_count_0_x2 (
	.A(we_i),
	.B(Uart3TxFifoFull),
	.C(re_i),
	.D(Uart3TxFifoEmpty),
	.Y(do_count_0_x2_Z)
);
defparam do_count_0_x2.INIT=16'h22D2;
// @39:89
  CFG2 \update.un16_counter_r_0_a2_11_3  (
	.A(counter_r_Z[4]),
	.B(counter_r_Z[5]),
	.Y(un16_counter_r_0_a2_11_3)
);
defparam \update.un16_counter_r_0_a2_11_3 .INIT=4'h1;
// @39:59
  CFG2 do_read (
	.A(Uart3TxFifoEmpty),
	.B(re_i),
	.Y(do_read_Z)
);
defparam do_read.INIT=4'h4;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_0_10  (
	.A(Uart3TxFifoFull),
	.B(we_i),
	.C(counter_r_Z[0]),
	.D(counter_r_Z[13]),
	.Y(un16_counter_r_0_a2_0_10)
);
defparam \update.un16_counter_r_0_a2_0_10 .INIT=16'h0040;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_0_9  (
	.A(counter_r_Z[5]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[3]),
	.D(counter_r_Z[2]),
	.Y(un16_counter_r_0_a2_0_9)
);
defparam \update.un16_counter_r_0_a2_0_9 .INIT=16'h8000;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_0_8  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[8]),
	.C(counter_r_Z[7]),
	.D(counter_r_Z[6]),
	.Y(un16_counter_r_0_a2_0_8)
);
defparam \update.un16_counter_r_0_a2_0_8 .INIT=16'h8000;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_0_7  (
	.A(counter_r_Z[12]),
	.B(counter_r_Z[11]),
	.C(counter_r_Z[10]),
	.D(counter_r_Z[1]),
	.Y(un16_counter_r_0_a2_0_7)
);
defparam \update.un16_counter_r_0_a2_0_7 .INIT=16'h8000;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_11_4  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[8]),
	.C(counter_r_Z[7]),
	.D(counter_r_Z[6]),
	.Y(un16_counter_r_0_a2_11_4)
);
defparam \update.un16_counter_r_0_a2_11_4 .INIT=16'h0001;
// @39:82
  CFG4 \update.un7_counter_r_0_a2_10  (
	.A(counter_r_Z[12]),
	.B(counter_r_Z[11]),
	.C(counter_r_Z[10]),
	.D(counter_r_Z[1]),
	.Y(N_4134_10)
);
defparam \update.un7_counter_r_0_a2_10 .INIT=16'h0001;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_11  (
	.A(counter_r_Z[2]),
	.B(counter_r_Z[3]),
	.C(un16_counter_r_0_a2_11_4),
	.D(un16_counter_r_0_a2_11_3),
	.Y(N_4134_11)
);
defparam \update.un16_counter_r_0_a2_11 .INIT=16'h1000;
// @39:82
  CFG4 \update.un7_counter_r_0_o2  (
	.A(we_i),
	.B(Uart3TxFifoFull),
	.C(counter_r_Z[0]),
	.D(do_read_Z),
	.Y(N_4132)
);
defparam \update.un7_counter_r_0_o2 .INIT=16'hDF0F;
// @39:89
  CFG3 \update.un16_counter_r_0_a2_0_13  (
	.A(un16_counter_r_0_a2_0_10),
	.B(do_read_Z),
	.C(un16_counter_r_0_a2_0_7),
	.Y(un16_counter_r_0_a2_0_13)
);
defparam \update.un16_counter_r_0_a2_0_13 .INIT=8'h20;
// @39:89
  CFG4 \update.un16_counter_r_0_a2  (
	.A(counter_r_Z[0]),
	.B(counter_r_Z[13]),
	.C(N_4134_11),
	.D(N_4134_10),
	.Y(N_4134)
);
defparam \update.un16_counter_r_0_a2 .INIT=16'h4000;
// @39:82
  CFG4 \update.un7_counter_r_0_a2  (
	.A(counter_r_Z[13]),
	.B(N_4134_10),
	.C(N_4134_11),
	.D(N_4132),
	.Y(un7_counter_r)
);
defparam \update.un7_counter_r_0_a2 .INIT=16'h4000;
// @39:89
  CFG4 \update.un16_counter_r_0  (
	.A(N_4134),
	.B(un16_counter_r_0_a2_0_13),
	.C(un16_counter_r_0_a2_0_9),
	.D(un16_counter_r_0_a2_0_8),
	.Y(un16_counter_r)
);
defparam \update.un16_counter_r_0 .INIT=16'hEAAA;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fifo_8_13_1_6 */

module gated_fifo_8_13_1_6 (
  Uart3TxFifoEmpty,
  Uart3TxFifoFull,
  WriteUart3,
  ReadStrobe,
  FCCC_C0_0_GL0,
  Uart3FifoReset_i_arst_i,
  FifoReadAck
)
;
output Uart3TxFifoEmpty ;
output Uart3TxFifoFull ;
input WriteUart3 ;
input ReadStrobe ;
input FCCC_C0_0_GL0 ;
input Uart3FifoReset_i_arst_i ;
output FifoReadAck ;
wire Uart3TxFifoEmpty ;
wire Uart3TxFifoFull ;
wire WriteUart3 ;
wire ReadStrobe ;
wire FCCC_C0_0_GL0 ;
wire Uart3FifoReset_i_arst_i ;
wire FifoReadAck ;
wire VCC ;
wire r_ack_1_sqmuxa_i_Z ;
wire GND ;
wire we_i_Z ;
wire Last_wone_i_0_sqmuxa_Z ;
wire re_i_Z ;
wire Last_rone_i_0_sqmuxa_Z ;
wire Last_wone_i_Z ;
wire Last_rone_i_Z ;
wire r_ack_i ;
// @45:86
  SLE r_ack (
	.Q(FifoReadAck),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadStrobe),
	.EN(r_ack_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE we_i (
	.Q(we_i_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_wone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE re_i (
	.Q(re_i_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_rone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE Last_wone_i (
	.Q(Last_wone_i_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(WriteUart3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE Last_rone_i (
	.Q(Last_rone_i_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadStrobe),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:178
  CFG2 Last_wone_i_0_sqmuxa (
	.A(WriteUart3),
	.B(Last_wone_i_Z),
	.Y(Last_wone_i_0_sqmuxa_Z)
);
defparam Last_wone_i_0_sqmuxa.INIT=4'h2;
// @45:145
  CFG2 Last_rone_i_0_sqmuxa (
	.A(ReadStrobe),
	.B(Last_rone_i_Z),
	.Y(Last_rone_i_0_sqmuxa_Z)
);
defparam Last_rone_i_0_sqmuxa.INIT=4'h2;
// @45:86
  CFG2 r_ack_1_sqmuxa_i (
	.A(ReadStrobe),
	.B(r_ack_i),
	.Y(r_ack_1_sqmuxa_i_Z)
);
defparam r_ack_1_sqmuxa_i.INIT=4'hD;
// @45:63
  fifo_8_13_1_6 fifo_i (
	.we_i(we_i_Z),
	.re_i(re_i_Z),
	.r_ack_i(r_ack_i),
	.Uart3TxFifoFull(Uart3TxFifoFull),
	.Uart3TxFifoEmpty(Uart3TxFifoEmpty),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* gated_fifo_8_13_1_6 */

module IBufP2Ports_14_11 (
  StartTx_i,
  StartTx,
  UartTxClk3
)
;
output StartTx_i ;
input StartTx ;
input UartTxClk3 ;
wire StartTx_i ;
wire StartTx ;
wire UartTxClk3 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @32:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk3),
	.D(StartTx),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:47
  SLE O (
	.Q(StartTx_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk3),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_14_11 */

module UartTx_3 (
  StartTx_i,
  UartTxClk3,
  Uart3FifoReset_i_arst_i,
  TxInProgress_i_i
)
;
input StartTx_i ;
input UartTxClk3 ;
input Uart3FifoReset_i_arst_i ;
output TxInProgress_i_i ;
wire StartTx_i ;
wire UartTxClk3 ;
wire Uart3FifoReset_i_arst_i ;
wire TxInProgress_i_i ;
wire [3:0] BitCnt_Z;
wire [3:0] BitCnt_7;
wire VCC ;
wire Busy_i_1_Z ;
wire GND ;
wire LastGo_Z ;
wire un1_busy_i_2 ;
wire txd20_Z ;
wire CO1 ;
wire CO0 ;
wire un1_txd19 ;
wire txd18_Z ;
wire BitCnt_0_sqmuxa_Z ;
wire BitCnt_0_sqmuxa_1_Z ;
wire N_1 ;
// @40:59
  SLE Busy_i (
	.Q(TxInProgress_i_i),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartTxClk3),
	.D(Busy_i_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:59
  SLE \BitCnt[3]  (
	.Q(BitCnt_Z[3]),
	.ADn(GND),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartTxClk3),
	.D(BitCnt_7[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:59
  SLE \BitCnt[2]  (
	.Q(BitCnt_Z[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartTxClk3),
	.D(BitCnt_7[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:59
  SLE \BitCnt[1]  (
	.Q(BitCnt_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartTxClk3),
	.D(BitCnt_7[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:59
  SLE \BitCnt[0]  (
	.Q(BitCnt_Z[0]),
	.ADn(GND),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartTxClk3),
	.D(BitCnt_7[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:59
  SLE LastGo (
	.Q(LastGo_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartTxClk3),
	.D(StartTx_i),
	.EN(un1_busy_i_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:97
  CFG4 txd20_RNIU84V (
	.A(BitCnt_Z[3]),
	.B(txd20_Z),
	.C(BitCnt_Z[1]),
	.D(BitCnt_Z[0]),
	.Y(CO1)
);
defparam txd20_RNIU84V.INIT=16'hD000;
// @40:97
  CFG3 \BitCnt_7_f0_RNO[1]  (
	.A(txd20_Z),
	.B(BitCnt_Z[0]),
	.C(BitCnt_Z[3]),
	.Y(CO0)
);
defparam \BitCnt_7_f0_RNO[1] .INIT=8'h8C;
// @40:79
  CFG2 Busy_i_1_0 (
	.A(txd20_Z),
	.B(BitCnt_Z[3]),
	.Y(un1_txd19)
);
defparam Busy_i_1_0.INIT=4'hB;
// @40:101
  CFG4 txd20 (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[3]),
	.C(BitCnt_Z[2]),
	.D(BitCnt_Z[1]),
	.Y(txd20_Z)
);
defparam txd20.INIT=16'h0004;
// @40:82
  CFG4 txd18 (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[3]),
	.C(BitCnt_Z[2]),
	.D(BitCnt_Z[1]),
	.Y(txd18_Z)
);
defparam txd18.INIT=16'h8000;
// @40:79
  CFG2 Busy_i_1 (
	.A(un1_txd19),
	.B(txd18_Z),
	.Y(Busy_i_1_Z)
);
defparam Busy_i_1.INIT=4'hE;
// @40:108
  CFG2 BitCnt_0_sqmuxa_1 (
	.A(un1_txd19),
	.B(BitCnt_0_sqmuxa_Z),
	.Y(BitCnt_0_sqmuxa_1_Z)
);
defparam BitCnt_0_sqmuxa_1.INIT=4'h4;
// @40:71
  CFG3 un1_busy_i (
	.A(LastGo_Z),
	.B(TxInProgress_i_i),
	.C(StartTx_i),
	.Y(un1_busy_i_2)
);
defparam un1_busy_i.INIT=8'h12;
// @40:75
  CFG2 BitCnt_0_sqmuxa (
	.A(un1_busy_i_2),
	.B(StartTx_i),
	.Y(BitCnt_0_sqmuxa_Z)
);
defparam BitCnt_0_sqmuxa.INIT=4'h8;
// @40:79
  CFG4 \BitCnt_7_f0[0]  (
	.A(txd18_Z),
	.B(BitCnt_Z[0]),
	.C(BitCnt_0_sqmuxa_1_Z),
	.D(un1_txd19),
	.Y(BitCnt_7[0])
);
defparam \BitCnt_7_f0[0] .INIT=16'h5154;
// @40:79
  CFG4 \BitCnt_7_f0[1]  (
	.A(CO0),
	.B(BitCnt_0_sqmuxa_1_Z),
	.C(BitCnt_Z[1]),
	.D(txd18_Z),
	.Y(BitCnt_7[1])
);
defparam \BitCnt_7_f0[1] .INIT=16'h00DE;
// @40:79
  CFG4 \BitCnt_7_f0[2]  (
	.A(CO1),
	.B(BitCnt_0_sqmuxa_1_Z),
	.C(BitCnt_Z[2]),
	.D(txd18_Z),
	.Y(BitCnt_7[2])
);
defparam \BitCnt_7_f0[2] .INIT=16'h00DE;
// @40:79
  CFG4 \BitCnt_7_f0[3]  (
	.A(BitCnt_Z[3]),
	.B(BitCnt_Z[2]),
	.C(CO1),
	.D(txd18_Z),
	.Y(BitCnt_7[3])
);
defparam \BitCnt_7_f0[3] .INIT=16'h006A;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTx_3 */

module IBufP2Ports_11 (
  TxInProgress,
  TxInProgress_i_i,
  FCCC_C0_0_GL0
)
;
output TxInProgress ;
input TxInProgress_i_i ;
input FCCC_C0_0_GL0 ;
wire TxInProgress ;
wire TxInProgress_i_i ;
wire FCCC_C0_0_GL0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @32:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(TxInProgress_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:47
  SLE O (
	.Q(TxInProgress),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_11 */

module UartTxFifoExtClk_13_0 (
  UartTxClk3,
  WriteUart3,
  Uart3TxFifoFull,
  Uart3TxFifoEmpty,
  FCCC_C0_0_GL0,
  Uart3FifoReset_i_arst_i
)
;
input UartTxClk3 ;
input WriteUart3 ;
output Uart3TxFifoFull ;
output Uart3TxFifoEmpty ;
input FCCC_C0_0_GL0 ;
input Uart3FifoReset_i_arst_i ;
wire UartTxClk3 ;
wire WriteUart3 ;
wire Uart3TxFifoFull ;
wire Uart3TxFifoEmpty ;
wire FCCC_C0_0_GL0 ;
wire Uart3FifoReset_i_arst_i ;
wire [1:0] CurrentState_Z;
wire [0:0] CurrentState_i;
wire [1:0] NextState_Z;
wire VCC ;
wire GND ;
wire N_175_i ;
wire N_68 ;
wire StartTx_Z ;
wire readstrobe13 ;
wire un1_readstrobe12_i ;
wire ReadStrobe_Z ;
wire N_3990_i ;
wire un1_NextState_1_sqmuxa_i_0_1_Z ;
wire TxInProgress ;
wire FifoReadAck ;
wire StartTx_i ;
wire TxInProgress_i_i ;
  CFG1 \NextState_RNO[0]  (
	.A(CurrentState_Z[0]),
	.Y(CurrentState_i[0])
);
defparam \NextState_RNO[0] .INIT=2'h1;
// @47:205
  SLE \CurrentState[0]  (
	.Q(CurrentState_Z[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(NextState_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE \NextState[1]  (
	.Q(NextState_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_175_i),
	.EN(N_68),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE \NextState[0]  (
	.Q(NextState_Z[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(CurrentState_i[0]),
	.EN(N_68),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE StartTx (
	.Q(StartTx_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(readstrobe13),
	.EN(un1_readstrobe12_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE ReadStrobe (
	.Q(ReadStrobe_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(CurrentState_Z[0]),
	.EN(N_3990_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE \CurrentState[1]  (
	.Q(CurrentState_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(NextState_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:218
  CFG3 un1_NextState_1_sqmuxa_i_0 (
	.A(CurrentState_Z[1]),
	.B(un1_NextState_1_sqmuxa_i_0_1_Z),
	.C(TxInProgress),
	.Y(N_68)
);
defparam un1_NextState_1_sqmuxa_i_0.INIT=8'h86;
// @47:218
  CFG4 un1_NextState_1_sqmuxa_i_0_1 (
	.A(CurrentState_Z[0]),
	.B(Uart3TxFifoEmpty),
	.C(FifoReadAck),
	.D(CurrentState_Z[1]),
	.Y(un1_NextState_1_sqmuxa_i_0_1_Z)
);
defparam un1_NextState_1_sqmuxa_i_0_1.INIT=16'h551B;
// @47:248
  CFG2 readstrobe13_0_a2 (
	.A(CurrentState_Z[0]),
	.B(CurrentState_Z[1]),
	.Y(readstrobe13)
);
defparam readstrobe13_0_a2.INIT=4'h4;
// @47:218
  CFG2 un1_readstrobe11_1_i_x2 (
	.A(CurrentState_Z[0]),
	.B(CurrentState_Z[1]),
	.Y(N_175_i)
);
defparam un1_readstrobe11_1_i_x2.INIT=4'h6;
// @47:205
  CFG3 ReadStrobe_RNO (
	.A(FifoReadAck),
	.B(CurrentState_Z[1]),
	.C(CurrentState_Z[0]),
	.Y(N_3990_i)
);
defparam ReadStrobe_RNO.INIT=8'h1B;
// @47:205
  CFG3 StartTx_RNO (
	.A(FifoReadAck),
	.B(CurrentState_Z[1]),
	.C(CurrentState_Z[0]),
	.Y(un1_readstrobe12_i)
);
defparam StartTx_RNO.INIT=8'hCB;
// @47:138
  gated_fifo_8_13_1_6 UartTxFifo (
	.Uart3TxFifoEmpty(Uart3TxFifoEmpty),
	.Uart3TxFifoFull(Uart3TxFifoFull),
	.WriteUart3(WriteUart3),
	.ReadStrobe(ReadStrobe_Z),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i),
	.FifoReadAck(FifoReadAck)
);
// @47:162
  IBufP2Ports_14_11 IBufStartTx (
	.StartTx_i(StartTx_i),
	.StartTx(StartTx_Z),
	.UartTxClk3(UartTxClk3)
);
// @47:170
  UartTx_3 UartTxUart (
	.StartTx_i(StartTx_i),
	.UartTxClk3(UartTxClk3),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i),
	.TxInProgress_i_i(TxInProgress_i_i)
);
// @47:182
  IBufP2Ports_11 IBufTxInProgress_i (
	.TxInProgress(TxInProgress),
	.TxInProgress_i_i(TxInProgress_i_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTxFifoExtClk_13_0 */

module SpiMasterPorts_work_dmmainports_dmmain_0layer1_5 (
  DacFSetpointToWrite_5,
  DacFSetpointToWrite_4,
  DacFSetpointToWrite_6,
  DacFSetpointToWrite_3,
  DacFSetpointToWrite_2,
  DacFSetpointToWrite_1,
  DacFSetpointToWrite_0,
  DacFSetpointToWrite_11,
  DacBSetpointToWrite_8,
  DacBSetpointToWrite_9,
  DacBSetpointToWrite_1,
  DacBSetpointToWrite_0,
  DacBSetpointToWrite_14,
  DacBSetpointToWrite_6,
  DacBSetpointToWrite_5,
  DacBSetpointToWrite_4,
  DacBSetpointToWrite_3,
  DacBSetpointToWrite_2,
  DacCSetpointToWrite_8,
  DacCSetpointToWrite_15,
  DacCSetpointToWrite_9,
  DacCSetpointToWrite_6,
  DacCSetpointToWrite_5,
  DacCSetpointToWrite_4,
  DacCSetpointToWrite_3,
  DacCSetpointToWrite_2,
  DacCSetpointToWrite_1,
  DacCSetpointToWrite_0,
  DacCSetpointToWrite_14,
  DacDSetpointToWrite_8,
  DacDSetpointToWrite_9,
  DacDSetpointToWrite_4,
  DacDSetpointToWrite_3,
  DacDSetpointToWrite_2,
  DacDSetpointToWrite_1,
  DacDSetpointToWrite_0,
  DacDSetpointToWrite_14,
  DacDSetpointToWrite_6,
  DacDSetpointToWrite_5,
  DacESetpointToWrite_8,
  DacESetpointToWrite_9,
  DacESetpointToWrite_6,
  DacESetpointToWrite_5,
  DacESetpointToWrite_4,
  DacESetpointToWrite_3,
  DacESetpointToWrite_2,
  DacESetpointToWrite_1,
  DacESetpointToWrite_0,
  DacESetpointToWrite_14,
  un1_DacWriteNextState_297_3_0,
  un1_DacWriteNextState_295_3_0,
  DacWriteNextState_18,
  DacWriteNextState_19,
  DacWriteNextState_0,
  DacWriteNextState_4,
  DacWriteNextState_8,
  DacWriteNextState_12,
  DacWriteNextState_7,
  DacWriteNextState_6,
  DacWriteNextState_ns_0,
  DacSetpoints_2_1_14,
  DacSetpoints_2_1_11,
  DacSetpoints_2_1_9,
  DacSetpoints_2_1_8,
  DacSetpoints_2_1_6,
  DacSetpoints_2_1_5,
  DacSetpoints_2_1_4,
  DacSetpoints_2_1_3,
  DacSetpoints_2_1_2,
  DacSetpoints_2_1_1,
  DacSetpoints_2_1_0,
  DacSetpoints_2_1_15,
  DacSetpoints_2_0_14,
  DacSetpoints_2_0_11,
  DacSetpoints_2_0_9,
  DacSetpoints_2_0_8,
  DacSetpoints_2_0_6,
  DacSetpoints_2_0_5,
  DacSetpoints_2_0_4,
  DacSetpoints_2_0_3,
  DacSetpoints_2_0_2,
  DacSetpoints_2_0_1,
  DacSetpoints_2_0_0,
  DacSetpoints_2_0_15,
  DacSetpointReadedAddressDac,
  DacSetpointReadedAddressController_0,
  DacSetpoints_2_3_14,
  DacSetpoints_2_3_11,
  DacSetpoints_2_3_9,
  DacSetpoints_2_3_8,
  DacSetpoints_2_3_6,
  DacSetpoints_2_3_5,
  DacSetpoints_2_3_4,
  DacSetpoints_2_3_3,
  DacSetpoints_2_3_2,
  DacSetpoints_2_3_1,
  DacSetpoints_2_3_0,
  DacSetpoints_2_3_15,
  DacSetpoints_2_2_14,
  DacSetpoints_2_2_11,
  DacSetpoints_2_2_9,
  DacSetpoints_2_2_8,
  DacSetpoints_2_2_6,
  DacSetpoints_2_2_5,
  DacSetpoints_2_2_4,
  DacSetpoints_2_2_3,
  DacSetpoints_2_2_2,
  DacSetpoints_2_2_1,
  DacSetpoints_2_2_0,
  DacSetpoints_2_2_15,
  DacSetpointReadAddressDac,
  DacSetpointReadAddressController,
  DacSetpoints_5_1_11,
  DacSetpoints_5_1_8,
  DacSetpoints_5_1_6,
  DacSetpoints_5_1_5,
  DacSetpoints_5_1_4,
  DacSetpoints_5_1_3,
  DacSetpoints_5_1_2,
  DacSetpoints_5_1_1,
  DacSetpoints_5_1_0,
  DacSetpoints_5_0_11,
  DacSetpoints_5_0_8,
  DacSetpoints_5_0_6,
  DacSetpoints_5_0_5,
  DacSetpoints_5_0_4,
  DacSetpoints_5_0_3,
  DacSetpoints_5_0_2,
  DacSetpoints_5_0_1,
  DacSetpoints_5_0_0,
  DacSetpoints_5_3_11,
  DacSetpoints_5_3_8,
  DacSetpoints_5_3_6,
  DacSetpoints_5_3_5,
  DacSetpoints_5_3_4,
  DacSetpoints_5_3_3,
  DacSetpoints_5_3_2,
  DacSetpoints_5_3_1,
  DacSetpoints_5_3_0,
  DacSetpoints_5_2_11,
  DacSetpoints_5_2_8,
  DacSetpoints_5_2_6,
  DacSetpoints_5_2_5,
  DacSetpoints_5_2_4,
  DacSetpoints_5_2_3,
  DacSetpoints_5_2_2,
  DacSetpoints_5_2_1,
  DacSetpoints_5_2_0,
  DacSetpoints_4_1_14,
  DacSetpoints_4_1_11,
  DacSetpoints_4_1_9,
  DacSetpoints_4_1_8,
  DacSetpoints_4_1_6,
  DacSetpoints_4_1_5,
  DacSetpoints_4_1_4,
  DacSetpoints_4_1_3,
  DacSetpoints_4_1_2,
  DacSetpoints_4_1_1,
  DacSetpoints_4_1_0,
  DacSetpoints_4_0_14,
  DacSetpoints_4_0_11,
  DacSetpoints_4_0_9,
  DacSetpoints_4_0_8,
  DacSetpoints_4_0_6,
  DacSetpoints_4_0_5,
  DacSetpoints_4_0_4,
  DacSetpoints_4_0_3,
  DacSetpoints_4_0_2,
  DacSetpoints_4_0_1,
  DacSetpoints_4_0_0,
  DacSetpoints_4_3_14,
  DacSetpoints_4_3_11,
  DacSetpoints_4_3_9,
  DacSetpoints_4_3_8,
  DacSetpoints_4_3_6,
  DacSetpoints_4_3_5,
  DacSetpoints_4_3_4,
  DacSetpoints_4_3_3,
  DacSetpoints_4_3_2,
  DacSetpoints_4_3_1,
  DacSetpoints_4_3_0,
  DacSetpoints_4_2_14,
  DacSetpoints_4_2_11,
  DacSetpoints_4_2_9,
  DacSetpoints_4_2_8,
  DacSetpoints_4_2_6,
  DacSetpoints_4_2_5,
  DacSetpoints_4_2_4,
  DacSetpoints_4_2_3,
  DacSetpoints_4_2_2,
  DacSetpoints_4_2_1,
  DacSetpoints_4_2_0,
  DacSetpoints_3_1_14,
  DacSetpoints_3_1_11,
  DacSetpoints_3_1_9,
  DacSetpoints_3_1_8,
  DacSetpoints_3_1_6,
  DacSetpoints_3_1_5,
  DacSetpoints_3_1_4,
  DacSetpoints_3_1_3,
  DacSetpoints_3_1_2,
  DacSetpoints_3_1_1,
  DacSetpoints_3_1_0,
  DacSetpoints_3_0_14,
  DacSetpoints_3_0_11,
  DacSetpoints_3_0_9,
  DacSetpoints_3_0_8,
  DacSetpoints_3_0_6,
  DacSetpoints_3_0_5,
  DacSetpoints_3_0_4,
  DacSetpoints_3_0_3,
  DacSetpoints_3_0_2,
  DacSetpoints_3_0_1,
  DacSetpoints_3_0_0,
  DacSetpoints_3_3_14,
  DacSetpoints_3_3_11,
  DacSetpoints_3_3_9,
  DacSetpoints_3_3_8,
  DacSetpoints_3_3_6,
  DacSetpoints_3_3_5,
  DacSetpoints_3_3_4,
  DacSetpoints_3_3_3,
  DacSetpoints_3_3_2,
  DacSetpoints_3_3_1,
  DacSetpoints_3_3_0,
  DacSetpoints_3_2_14,
  DacSetpoints_3_2_11,
  DacSetpoints_3_2_9,
  DacSetpoints_3_2_8,
  DacSetpoints_3_2_6,
  DacSetpoints_3_2_5,
  DacSetpoints_3_2_4,
  DacSetpoints_3_2_3,
  DacSetpoints_3_2_2,
  DacSetpoints_3_2_1,
  DacSetpoints_3_2_0,
  DacSetpoints_1_1_14,
  DacSetpoints_1_1_11,
  DacSetpoints_1_1_9,
  DacSetpoints_1_1_8,
  DacSetpoints_1_1_6,
  DacSetpoints_1_1_5,
  DacSetpoints_1_1_4,
  DacSetpoints_1_1_3,
  DacSetpoints_1_1_2,
  DacSetpoints_1_1_1,
  DacSetpoints_1_1_0,
  DacSetpoints_1_0_14,
  DacSetpoints_1_0_11,
  DacSetpoints_1_0_9,
  DacSetpoints_1_0_8,
  DacSetpoints_1_0_6,
  DacSetpoints_1_0_5,
  DacSetpoints_1_0_4,
  DacSetpoints_1_0_3,
  DacSetpoints_1_0_2,
  DacSetpoints_1_0_1,
  DacSetpoints_1_0_0,
  DacSetpoints_1_3_14,
  DacSetpoints_1_3_11,
  DacSetpoints_1_3_9,
  DacSetpoints_1_3_8,
  DacSetpoints_1_3_6,
  DacSetpoints_1_3_5,
  DacSetpoints_1_3_4,
  DacSetpoints_1_3_3,
  DacSetpoints_1_3_2,
  DacSetpoints_1_3_1,
  DacSetpoints_1_3_0,
  DacSetpoints_1_2_14,
  DacSetpoints_1_2_11,
  DacSetpoints_1_2_9,
  DacSetpoints_1_2_8,
  DacSetpoints_1_2_6,
  DacSetpoints_1_2_5,
  DacSetpoints_1_2_4,
  DacSetpoints_1_2_3,
  DacSetpoints_1_2_2,
  DacSetpoints_1_2_1,
  DacSetpoints_1_2_0,
  DacSetpoints_0_1_14,
  DacSetpoints_0_1_11,
  DacSetpoints_0_1_9,
  DacSetpoints_0_1_8,
  DacSetpoints_0_1_6,
  DacSetpoints_0_1_5,
  DacSetpoints_0_1_4,
  DacSetpoints_0_1_3,
  DacSetpoints_0_1_2,
  DacSetpoints_0_1_1,
  DacSetpoints_0_1_0,
  DacSetpoints_0_0_14,
  DacSetpoints_0_0_11,
  DacSetpoints_0_0_9,
  DacSetpoints_0_0_8,
  DacSetpoints_0_0_6,
  DacSetpoints_0_0_5,
  DacSetpoints_0_0_4,
  DacSetpoints_0_0_3,
  DacSetpoints_0_0_2,
  DacSetpoints_0_0_1,
  DacSetpoints_0_0_0,
  DacSetpoints_0_3_14,
  DacSetpoints_0_3_11,
  DacSetpoints_0_3_9,
  DacSetpoints_0_3_8,
  DacSetpoints_0_3_6,
  DacSetpoints_0_3_5,
  DacSetpoints_0_3_4,
  DacSetpoints_0_3_3,
  DacSetpoints_0_3_2,
  DacSetpoints_0_3_1,
  DacSetpoints_0_3_0,
  DacSetpoints_0_2_14,
  DacSetpoints_0_2_11,
  DacSetpoints_0_2_9,
  DacSetpoints_0_2_8,
  DacSetpoints_0_2_6,
  DacSetpoints_0_2_5,
  DacSetpoints_0_2_4,
  DacSetpoints_0_2_3,
  DacSetpoints_0_2_2,
  DacSetpoints_0_2_1,
  DacSetpoints_0_2_0,
  DacASetpointToWrite,
  N_577_i,
  N_602_i,
  N_597_i,
  N_592_i,
  N_587_i,
  N_81_0_i,
  N_127_0_i,
  N_122_0_i,
  N_117_0_i,
  N_122_i,
  N_112_0_i,
  N_38_0_i,
  N_107_0_i,
  N_232_0_i,
  N_227_0_i,
  N_222_0_i,
  N_217_0_i,
  N_212_0_i,
  N_170_0_i,
  N_282_0_i,
  N_4140_i,
  N_237_0_i,
  N_4179_i,
  N_4253_i,
  N_4177_i,
  N_4174_i,
  N_4171_i,
  N_4168_i,
  N_4165_i,
  N_4204_i,
  N_407_0_i,
  N_4192_i,
  N_487_i,
  N_4214_i,
  N_4211_i,
  N_4210_i,
  N_4207_i,
  N_4205_i,
  N_542_i,
  N_537_i,
  N_4254_i,
  N_532_i,
  N_527_i,
  N_522_i,
  N_517_i,
  N_5286,
  N_984_i,
  N_980_i,
  N_895_i,
  N_741_i,
  N_768_i,
  N_796_i,
  N_839_i,
  N_140_i,
  N_2303,
  N_5311,
  N_1824,
  N_3671,
  N_976_i,
  N_1836,
  N_929,
  N_2311,
  N_5302,
  N_942,
  N_1847,
  N_978_i,
  N_5288,
  m381_0_0,
  m286_0_0,
  m501_0_0,
  m186_0_0,
  N_5289,
  N_1867,
  N_1827,
  N_990_i_1z,
  N_992_i_1z,
  N_994_i_1z,
  N_986_i_1z,
  N_988_i_1z,
  N_974,
  N_2245,
  N_2232,
  un1_MasterReset_i_a2_1z,
  shot_i,
  domachine_i,
  SpiRst,
  N_512_i,
  N_4199_i,
  N_4162_i,
  N_202_0_i,
  N_97_0_i,
  N_4249_i,
  N_5307,
  N_982_i,
  SpiXferCompleteOut,
  TP6_c,
  SpiRst_arst_i,
  N_1061,
  FCCC_C0_0_GL0,
  TP7_c,
  N_933_i_set,
  N_933_i_i
)
;
input DacFSetpointToWrite_5 ;
input DacFSetpointToWrite_4 ;
input DacFSetpointToWrite_6 ;
input DacFSetpointToWrite_3 ;
input DacFSetpointToWrite_2 ;
input DacFSetpointToWrite_1 ;
input DacFSetpointToWrite_0 ;
input DacFSetpointToWrite_11 ;
input DacBSetpointToWrite_8 ;
input DacBSetpointToWrite_9 ;
input DacBSetpointToWrite_1 ;
input DacBSetpointToWrite_0 ;
input DacBSetpointToWrite_14 ;
input DacBSetpointToWrite_6 ;
input DacBSetpointToWrite_5 ;
input DacBSetpointToWrite_4 ;
input DacBSetpointToWrite_3 ;
input DacBSetpointToWrite_2 ;
input DacCSetpointToWrite_8 ;
input DacCSetpointToWrite_15 ;
input DacCSetpointToWrite_9 ;
input DacCSetpointToWrite_6 ;
input DacCSetpointToWrite_5 ;
input DacCSetpointToWrite_4 ;
input DacCSetpointToWrite_3 ;
input DacCSetpointToWrite_2 ;
input DacCSetpointToWrite_1 ;
input DacCSetpointToWrite_0 ;
input DacCSetpointToWrite_14 ;
input DacDSetpointToWrite_8 ;
input DacDSetpointToWrite_9 ;
input DacDSetpointToWrite_4 ;
input DacDSetpointToWrite_3 ;
input DacDSetpointToWrite_2 ;
input DacDSetpointToWrite_1 ;
input DacDSetpointToWrite_0 ;
input DacDSetpointToWrite_14 ;
input DacDSetpointToWrite_6 ;
input DacDSetpointToWrite_5 ;
input DacESetpointToWrite_8 ;
input DacESetpointToWrite_9 ;
input DacESetpointToWrite_6 ;
input DacESetpointToWrite_5 ;
input DacESetpointToWrite_4 ;
input DacESetpointToWrite_3 ;
input DacESetpointToWrite_2 ;
input DacESetpointToWrite_1 ;
input DacESetpointToWrite_0 ;
input DacESetpointToWrite_14 ;
output un1_DacWriteNextState_297_3_0 ;
output un1_DacWriteNextState_295_3_0 ;
input DacWriteNextState_18 ;
input DacWriteNextState_19 ;
input DacWriteNextState_0 ;
input DacWriteNextState_4 ;
input DacWriteNextState_8 ;
input DacWriteNextState_12 ;
input DacWriteNextState_7 ;
input DacWriteNextState_6 ;
output DacWriteNextState_ns_0 ;
input DacSetpoints_2_1_14 ;
input DacSetpoints_2_1_11 ;
input DacSetpoints_2_1_9 ;
input DacSetpoints_2_1_8 ;
input DacSetpoints_2_1_6 ;
input DacSetpoints_2_1_5 ;
input DacSetpoints_2_1_4 ;
input DacSetpoints_2_1_3 ;
input DacSetpoints_2_1_2 ;
input DacSetpoints_2_1_1 ;
input DacSetpoints_2_1_0 ;
input DacSetpoints_2_1_15 ;
input DacSetpoints_2_0_14 ;
input DacSetpoints_2_0_11 ;
input DacSetpoints_2_0_9 ;
input DacSetpoints_2_0_8 ;
input DacSetpoints_2_0_6 ;
input DacSetpoints_2_0_5 ;
input DacSetpoints_2_0_4 ;
input DacSetpoints_2_0_3 ;
input DacSetpoints_2_0_2 ;
input DacSetpoints_2_0_1 ;
input DacSetpoints_2_0_0 ;
input DacSetpoints_2_0_15 ;
input [1:0] DacSetpointReadedAddressDac ;
input DacSetpointReadedAddressController_0 ;
input DacSetpoints_2_3_14 ;
input DacSetpoints_2_3_11 ;
input DacSetpoints_2_3_9 ;
input DacSetpoints_2_3_8 ;
input DacSetpoints_2_3_6 ;
input DacSetpoints_2_3_5 ;
input DacSetpoints_2_3_4 ;
input DacSetpoints_2_3_3 ;
input DacSetpoints_2_3_2 ;
input DacSetpoints_2_3_1 ;
input DacSetpoints_2_3_0 ;
input DacSetpoints_2_3_15 ;
input DacSetpoints_2_2_14 ;
input DacSetpoints_2_2_11 ;
input DacSetpoints_2_2_9 ;
input DacSetpoints_2_2_8 ;
input DacSetpoints_2_2_6 ;
input DacSetpoints_2_2_5 ;
input DacSetpoints_2_2_4 ;
input DacSetpoints_2_2_3 ;
input DacSetpoints_2_2_2 ;
input DacSetpoints_2_2_1 ;
input DacSetpoints_2_2_0 ;
input DacSetpoints_2_2_15 ;
input [1:0] DacSetpointReadAddressDac ;
input [2:0] DacSetpointReadAddressController ;
input DacSetpoints_5_1_11 ;
input DacSetpoints_5_1_8 ;
input DacSetpoints_5_1_6 ;
input DacSetpoints_5_1_5 ;
input DacSetpoints_5_1_4 ;
input DacSetpoints_5_1_3 ;
input DacSetpoints_5_1_2 ;
input DacSetpoints_5_1_1 ;
input DacSetpoints_5_1_0 ;
input DacSetpoints_5_0_11 ;
input DacSetpoints_5_0_8 ;
input DacSetpoints_5_0_6 ;
input DacSetpoints_5_0_5 ;
input DacSetpoints_5_0_4 ;
input DacSetpoints_5_0_3 ;
input DacSetpoints_5_0_2 ;
input DacSetpoints_5_0_1 ;
input DacSetpoints_5_0_0 ;
input DacSetpoints_5_3_11 ;
input DacSetpoints_5_3_8 ;
input DacSetpoints_5_3_6 ;
input DacSetpoints_5_3_5 ;
input DacSetpoints_5_3_4 ;
input DacSetpoints_5_3_3 ;
input DacSetpoints_5_3_2 ;
input DacSetpoints_5_3_1 ;
input DacSetpoints_5_3_0 ;
input DacSetpoints_5_2_11 ;
input DacSetpoints_5_2_8 ;
input DacSetpoints_5_2_6 ;
input DacSetpoints_5_2_5 ;
input DacSetpoints_5_2_4 ;
input DacSetpoints_5_2_3 ;
input DacSetpoints_5_2_2 ;
input DacSetpoints_5_2_1 ;
input DacSetpoints_5_2_0 ;
input DacSetpoints_4_1_14 ;
input DacSetpoints_4_1_11 ;
input DacSetpoints_4_1_9 ;
input DacSetpoints_4_1_8 ;
input DacSetpoints_4_1_6 ;
input DacSetpoints_4_1_5 ;
input DacSetpoints_4_1_4 ;
input DacSetpoints_4_1_3 ;
input DacSetpoints_4_1_2 ;
input DacSetpoints_4_1_1 ;
input DacSetpoints_4_1_0 ;
input DacSetpoints_4_0_14 ;
input DacSetpoints_4_0_11 ;
input DacSetpoints_4_0_9 ;
input DacSetpoints_4_0_8 ;
input DacSetpoints_4_0_6 ;
input DacSetpoints_4_0_5 ;
input DacSetpoints_4_0_4 ;
input DacSetpoints_4_0_3 ;
input DacSetpoints_4_0_2 ;
input DacSetpoints_4_0_1 ;
input DacSetpoints_4_0_0 ;
input DacSetpoints_4_3_14 ;
input DacSetpoints_4_3_11 ;
input DacSetpoints_4_3_9 ;
input DacSetpoints_4_3_8 ;
input DacSetpoints_4_3_6 ;
input DacSetpoints_4_3_5 ;
input DacSetpoints_4_3_4 ;
input DacSetpoints_4_3_3 ;
input DacSetpoints_4_3_2 ;
input DacSetpoints_4_3_1 ;
input DacSetpoints_4_3_0 ;
input DacSetpoints_4_2_14 ;
input DacSetpoints_4_2_11 ;
input DacSetpoints_4_2_9 ;
input DacSetpoints_4_2_8 ;
input DacSetpoints_4_2_6 ;
input DacSetpoints_4_2_5 ;
input DacSetpoints_4_2_4 ;
input DacSetpoints_4_2_3 ;
input DacSetpoints_4_2_2 ;
input DacSetpoints_4_2_1 ;
input DacSetpoints_4_2_0 ;
input DacSetpoints_3_1_14 ;
input DacSetpoints_3_1_11 ;
input DacSetpoints_3_1_9 ;
input DacSetpoints_3_1_8 ;
input DacSetpoints_3_1_6 ;
input DacSetpoints_3_1_5 ;
input DacSetpoints_3_1_4 ;
input DacSetpoints_3_1_3 ;
input DacSetpoints_3_1_2 ;
input DacSetpoints_3_1_1 ;
input DacSetpoints_3_1_0 ;
input DacSetpoints_3_0_14 ;
input DacSetpoints_3_0_11 ;
input DacSetpoints_3_0_9 ;
input DacSetpoints_3_0_8 ;
input DacSetpoints_3_0_6 ;
input DacSetpoints_3_0_5 ;
input DacSetpoints_3_0_4 ;
input DacSetpoints_3_0_3 ;
input DacSetpoints_3_0_2 ;
input DacSetpoints_3_0_1 ;
input DacSetpoints_3_0_0 ;
input DacSetpoints_3_3_14 ;
input DacSetpoints_3_3_11 ;
input DacSetpoints_3_3_9 ;
input DacSetpoints_3_3_8 ;
input DacSetpoints_3_3_6 ;
input DacSetpoints_3_3_5 ;
input DacSetpoints_3_3_4 ;
input DacSetpoints_3_3_3 ;
input DacSetpoints_3_3_2 ;
input DacSetpoints_3_3_1 ;
input DacSetpoints_3_3_0 ;
input DacSetpoints_3_2_14 ;
input DacSetpoints_3_2_11 ;
input DacSetpoints_3_2_9 ;
input DacSetpoints_3_2_8 ;
input DacSetpoints_3_2_6 ;
input DacSetpoints_3_2_5 ;
input DacSetpoints_3_2_4 ;
input DacSetpoints_3_2_3 ;
input DacSetpoints_3_2_2 ;
input DacSetpoints_3_2_1 ;
input DacSetpoints_3_2_0 ;
input DacSetpoints_1_1_14 ;
input DacSetpoints_1_1_11 ;
input DacSetpoints_1_1_9 ;
input DacSetpoints_1_1_8 ;
input DacSetpoints_1_1_6 ;
input DacSetpoints_1_1_5 ;
input DacSetpoints_1_1_4 ;
input DacSetpoints_1_1_3 ;
input DacSetpoints_1_1_2 ;
input DacSetpoints_1_1_1 ;
input DacSetpoints_1_1_0 ;
input DacSetpoints_1_0_14 ;
input DacSetpoints_1_0_11 ;
input DacSetpoints_1_0_9 ;
input DacSetpoints_1_0_8 ;
input DacSetpoints_1_0_6 ;
input DacSetpoints_1_0_5 ;
input DacSetpoints_1_0_4 ;
input DacSetpoints_1_0_3 ;
input DacSetpoints_1_0_2 ;
input DacSetpoints_1_0_1 ;
input DacSetpoints_1_0_0 ;
input DacSetpoints_1_3_14 ;
input DacSetpoints_1_3_11 ;
input DacSetpoints_1_3_9 ;
input DacSetpoints_1_3_8 ;
input DacSetpoints_1_3_6 ;
input DacSetpoints_1_3_5 ;
input DacSetpoints_1_3_4 ;
input DacSetpoints_1_3_3 ;
input DacSetpoints_1_3_2 ;
input DacSetpoints_1_3_1 ;
input DacSetpoints_1_3_0 ;
input DacSetpoints_1_2_14 ;
input DacSetpoints_1_2_11 ;
input DacSetpoints_1_2_9 ;
input DacSetpoints_1_2_8 ;
input DacSetpoints_1_2_6 ;
input DacSetpoints_1_2_5 ;
input DacSetpoints_1_2_4 ;
input DacSetpoints_1_2_3 ;
input DacSetpoints_1_2_2 ;
input DacSetpoints_1_2_1 ;
input DacSetpoints_1_2_0 ;
input DacSetpoints_0_1_14 ;
input DacSetpoints_0_1_11 ;
input DacSetpoints_0_1_9 ;
input DacSetpoints_0_1_8 ;
input DacSetpoints_0_1_6 ;
input DacSetpoints_0_1_5 ;
input DacSetpoints_0_1_4 ;
input DacSetpoints_0_1_3 ;
input DacSetpoints_0_1_2 ;
input DacSetpoints_0_1_1 ;
input DacSetpoints_0_1_0 ;
input DacSetpoints_0_0_14 ;
input DacSetpoints_0_0_11 ;
input DacSetpoints_0_0_9 ;
input DacSetpoints_0_0_8 ;
input DacSetpoints_0_0_6 ;
input DacSetpoints_0_0_5 ;
input DacSetpoints_0_0_4 ;
input DacSetpoints_0_0_3 ;
input DacSetpoints_0_0_2 ;
input DacSetpoints_0_0_1 ;
input DacSetpoints_0_0_0 ;
input DacSetpoints_0_3_14 ;
input DacSetpoints_0_3_11 ;
input DacSetpoints_0_3_9 ;
input DacSetpoints_0_3_8 ;
input DacSetpoints_0_3_6 ;
input DacSetpoints_0_3_5 ;
input DacSetpoints_0_3_4 ;
input DacSetpoints_0_3_3 ;
input DacSetpoints_0_3_2 ;
input DacSetpoints_0_3_1 ;
input DacSetpoints_0_3_0 ;
input DacSetpoints_0_2_14 ;
input DacSetpoints_0_2_11 ;
input DacSetpoints_0_2_9 ;
input DacSetpoints_0_2_8 ;
input DacSetpoints_0_2_6 ;
input DacSetpoints_0_2_5 ;
input DacSetpoints_0_2_4 ;
input DacSetpoints_0_2_3 ;
input DacSetpoints_0_2_2 ;
input DacSetpoints_0_2_1 ;
input DacSetpoints_0_2_0 ;
input [23:0] DacASetpointToWrite ;
output N_577_i ;
output N_602_i ;
output N_597_i ;
output N_592_i ;
output N_587_i ;
output N_81_0_i ;
output N_127_0_i ;
output N_122_0_i ;
output N_117_0_i ;
output N_122_i ;
output N_112_0_i ;
output N_38_0_i ;
output N_107_0_i ;
output N_232_0_i ;
output N_227_0_i ;
output N_222_0_i ;
output N_217_0_i ;
output N_212_0_i ;
output N_170_0_i ;
output N_282_0_i ;
output N_4140_i ;
output N_237_0_i ;
output N_4179_i ;
output N_4253_i ;
output N_4177_i ;
output N_4174_i ;
output N_4171_i ;
output N_4168_i ;
output N_4165_i ;
output N_4204_i ;
output N_407_0_i ;
output N_4192_i ;
output N_487_i ;
output N_4214_i ;
output N_4211_i ;
output N_4210_i ;
output N_4207_i ;
output N_4205_i ;
output N_542_i ;
output N_537_i ;
output N_4254_i ;
output N_532_i ;
output N_527_i ;
output N_522_i ;
output N_517_i ;
input N_5286 ;
output N_984_i ;
output N_980_i ;
output N_895_i ;
output N_741_i ;
output N_768_i ;
output N_796_i ;
output N_839_i ;
output N_140_i ;
input N_2303 ;
input N_5311 ;
input N_1824 ;
input N_3671 ;
output N_976_i ;
input N_1836 ;
output N_929 ;
input N_2311 ;
input N_5302 ;
output N_942 ;
input N_1847 ;
output N_978_i ;
input N_5288 ;
output m381_0_0 ;
output m286_0_0 ;
output m501_0_0 ;
output m186_0_0 ;
input N_5289 ;
input N_1867 ;
input N_1827 ;
output N_990_i_1z ;
output N_992_i_1z ;
output N_994_i_1z ;
output N_986_i_1z ;
output N_988_i_1z ;
output N_974 ;
output N_2245 ;
output N_2232 ;
output un1_MasterReset_i_a2_1z ;
input shot_i ;
input domachine_i ;
input SpiRst ;
output N_512_i ;
output N_4199_i ;
output N_4162_i ;
output N_202_0_i ;
output N_97_0_i ;
output N_4249_i ;
input N_5307 ;
output N_982_i ;
output SpiXferCompleteOut ;
output TP6_c ;
input SpiRst_arst_i ;
output N_1061 ;
input FCCC_C0_0_GL0 ;
output TP7_c ;
input N_933_i_set ;
output N_933_i_i ;
wire DacFSetpointToWrite_5 ;
wire DacFSetpointToWrite_4 ;
wire DacFSetpointToWrite_6 ;
wire DacFSetpointToWrite_3 ;
wire DacFSetpointToWrite_2 ;
wire DacFSetpointToWrite_1 ;
wire DacFSetpointToWrite_0 ;
wire DacFSetpointToWrite_11 ;
wire DacBSetpointToWrite_8 ;
wire DacBSetpointToWrite_9 ;
wire DacBSetpointToWrite_1 ;
wire DacBSetpointToWrite_0 ;
wire DacBSetpointToWrite_14 ;
wire DacBSetpointToWrite_6 ;
wire DacBSetpointToWrite_5 ;
wire DacBSetpointToWrite_4 ;
wire DacBSetpointToWrite_3 ;
wire DacBSetpointToWrite_2 ;
wire DacCSetpointToWrite_8 ;
wire DacCSetpointToWrite_15 ;
wire DacCSetpointToWrite_9 ;
wire DacCSetpointToWrite_6 ;
wire DacCSetpointToWrite_5 ;
wire DacCSetpointToWrite_4 ;
wire DacCSetpointToWrite_3 ;
wire DacCSetpointToWrite_2 ;
wire DacCSetpointToWrite_1 ;
wire DacCSetpointToWrite_0 ;
wire DacCSetpointToWrite_14 ;
wire DacDSetpointToWrite_8 ;
wire DacDSetpointToWrite_9 ;
wire DacDSetpointToWrite_4 ;
wire DacDSetpointToWrite_3 ;
wire DacDSetpointToWrite_2 ;
wire DacDSetpointToWrite_1 ;
wire DacDSetpointToWrite_0 ;
wire DacDSetpointToWrite_14 ;
wire DacDSetpointToWrite_6 ;
wire DacDSetpointToWrite_5 ;
wire DacESetpointToWrite_8 ;
wire DacESetpointToWrite_9 ;
wire DacESetpointToWrite_6 ;
wire DacESetpointToWrite_5 ;
wire DacESetpointToWrite_4 ;
wire DacESetpointToWrite_3 ;
wire DacESetpointToWrite_2 ;
wire DacESetpointToWrite_1 ;
wire DacESetpointToWrite_0 ;
wire DacESetpointToWrite_14 ;
wire un1_DacWriteNextState_297_3_0 ;
wire un1_DacWriteNextState_295_3_0 ;
wire DacWriteNextState_18 ;
wire DacWriteNextState_19 ;
wire DacWriteNextState_0 ;
wire DacWriteNextState_4 ;
wire DacWriteNextState_8 ;
wire DacWriteNextState_12 ;
wire DacWriteNextState_7 ;
wire DacWriteNextState_6 ;
wire DacWriteNextState_ns_0 ;
wire DacSetpoints_2_1_14 ;
wire DacSetpoints_2_1_11 ;
wire DacSetpoints_2_1_9 ;
wire DacSetpoints_2_1_8 ;
wire DacSetpoints_2_1_6 ;
wire DacSetpoints_2_1_5 ;
wire DacSetpoints_2_1_4 ;
wire DacSetpoints_2_1_3 ;
wire DacSetpoints_2_1_2 ;
wire DacSetpoints_2_1_1 ;
wire DacSetpoints_2_1_0 ;
wire DacSetpoints_2_1_15 ;
wire DacSetpoints_2_0_14 ;
wire DacSetpoints_2_0_11 ;
wire DacSetpoints_2_0_9 ;
wire DacSetpoints_2_0_8 ;
wire DacSetpoints_2_0_6 ;
wire DacSetpoints_2_0_5 ;
wire DacSetpoints_2_0_4 ;
wire DacSetpoints_2_0_3 ;
wire DacSetpoints_2_0_2 ;
wire DacSetpoints_2_0_1 ;
wire DacSetpoints_2_0_0 ;
wire DacSetpoints_2_0_15 ;
wire DacSetpointReadedAddressController_0 ;
wire DacSetpoints_2_3_14 ;
wire DacSetpoints_2_3_11 ;
wire DacSetpoints_2_3_9 ;
wire DacSetpoints_2_3_8 ;
wire DacSetpoints_2_3_6 ;
wire DacSetpoints_2_3_5 ;
wire DacSetpoints_2_3_4 ;
wire DacSetpoints_2_3_3 ;
wire DacSetpoints_2_3_2 ;
wire DacSetpoints_2_3_1 ;
wire DacSetpoints_2_3_0 ;
wire DacSetpoints_2_3_15 ;
wire DacSetpoints_2_2_14 ;
wire DacSetpoints_2_2_11 ;
wire DacSetpoints_2_2_9 ;
wire DacSetpoints_2_2_8 ;
wire DacSetpoints_2_2_6 ;
wire DacSetpoints_2_2_5 ;
wire DacSetpoints_2_2_4 ;
wire DacSetpoints_2_2_3 ;
wire DacSetpoints_2_2_2 ;
wire DacSetpoints_2_2_1 ;
wire DacSetpoints_2_2_0 ;
wire DacSetpoints_2_2_15 ;
wire DacSetpoints_5_1_11 ;
wire DacSetpoints_5_1_8 ;
wire DacSetpoints_5_1_6 ;
wire DacSetpoints_5_1_5 ;
wire DacSetpoints_5_1_4 ;
wire DacSetpoints_5_1_3 ;
wire DacSetpoints_5_1_2 ;
wire DacSetpoints_5_1_1 ;
wire DacSetpoints_5_1_0 ;
wire DacSetpoints_5_0_11 ;
wire DacSetpoints_5_0_8 ;
wire DacSetpoints_5_0_6 ;
wire DacSetpoints_5_0_5 ;
wire DacSetpoints_5_0_4 ;
wire DacSetpoints_5_0_3 ;
wire DacSetpoints_5_0_2 ;
wire DacSetpoints_5_0_1 ;
wire DacSetpoints_5_0_0 ;
wire DacSetpoints_5_3_11 ;
wire DacSetpoints_5_3_8 ;
wire DacSetpoints_5_3_6 ;
wire DacSetpoints_5_3_5 ;
wire DacSetpoints_5_3_4 ;
wire DacSetpoints_5_3_3 ;
wire DacSetpoints_5_3_2 ;
wire DacSetpoints_5_3_1 ;
wire DacSetpoints_5_3_0 ;
wire DacSetpoints_5_2_11 ;
wire DacSetpoints_5_2_8 ;
wire DacSetpoints_5_2_6 ;
wire DacSetpoints_5_2_5 ;
wire DacSetpoints_5_2_4 ;
wire DacSetpoints_5_2_3 ;
wire DacSetpoints_5_2_2 ;
wire DacSetpoints_5_2_1 ;
wire DacSetpoints_5_2_0 ;
wire DacSetpoints_4_1_14 ;
wire DacSetpoints_4_1_11 ;
wire DacSetpoints_4_1_9 ;
wire DacSetpoints_4_1_8 ;
wire DacSetpoints_4_1_6 ;
wire DacSetpoints_4_1_5 ;
wire DacSetpoints_4_1_4 ;
wire DacSetpoints_4_1_3 ;
wire DacSetpoints_4_1_2 ;
wire DacSetpoints_4_1_1 ;
wire DacSetpoints_4_1_0 ;
wire DacSetpoints_4_0_14 ;
wire DacSetpoints_4_0_11 ;
wire DacSetpoints_4_0_9 ;
wire DacSetpoints_4_0_8 ;
wire DacSetpoints_4_0_6 ;
wire DacSetpoints_4_0_5 ;
wire DacSetpoints_4_0_4 ;
wire DacSetpoints_4_0_3 ;
wire DacSetpoints_4_0_2 ;
wire DacSetpoints_4_0_1 ;
wire DacSetpoints_4_0_0 ;
wire DacSetpoints_4_3_14 ;
wire DacSetpoints_4_3_11 ;
wire DacSetpoints_4_3_9 ;
wire DacSetpoints_4_3_8 ;
wire DacSetpoints_4_3_6 ;
wire DacSetpoints_4_3_5 ;
wire DacSetpoints_4_3_4 ;
wire DacSetpoints_4_3_3 ;
wire DacSetpoints_4_3_2 ;
wire DacSetpoints_4_3_1 ;
wire DacSetpoints_4_3_0 ;
wire DacSetpoints_4_2_14 ;
wire DacSetpoints_4_2_11 ;
wire DacSetpoints_4_2_9 ;
wire DacSetpoints_4_2_8 ;
wire DacSetpoints_4_2_6 ;
wire DacSetpoints_4_2_5 ;
wire DacSetpoints_4_2_4 ;
wire DacSetpoints_4_2_3 ;
wire DacSetpoints_4_2_2 ;
wire DacSetpoints_4_2_1 ;
wire DacSetpoints_4_2_0 ;
wire DacSetpoints_3_1_14 ;
wire DacSetpoints_3_1_11 ;
wire DacSetpoints_3_1_9 ;
wire DacSetpoints_3_1_8 ;
wire DacSetpoints_3_1_6 ;
wire DacSetpoints_3_1_5 ;
wire DacSetpoints_3_1_4 ;
wire DacSetpoints_3_1_3 ;
wire DacSetpoints_3_1_2 ;
wire DacSetpoints_3_1_1 ;
wire DacSetpoints_3_1_0 ;
wire DacSetpoints_3_0_14 ;
wire DacSetpoints_3_0_11 ;
wire DacSetpoints_3_0_9 ;
wire DacSetpoints_3_0_8 ;
wire DacSetpoints_3_0_6 ;
wire DacSetpoints_3_0_5 ;
wire DacSetpoints_3_0_4 ;
wire DacSetpoints_3_0_3 ;
wire DacSetpoints_3_0_2 ;
wire DacSetpoints_3_0_1 ;
wire DacSetpoints_3_0_0 ;
wire DacSetpoints_3_3_14 ;
wire DacSetpoints_3_3_11 ;
wire DacSetpoints_3_3_9 ;
wire DacSetpoints_3_3_8 ;
wire DacSetpoints_3_3_6 ;
wire DacSetpoints_3_3_5 ;
wire DacSetpoints_3_3_4 ;
wire DacSetpoints_3_3_3 ;
wire DacSetpoints_3_3_2 ;
wire DacSetpoints_3_3_1 ;
wire DacSetpoints_3_3_0 ;
wire DacSetpoints_3_2_14 ;
wire DacSetpoints_3_2_11 ;
wire DacSetpoints_3_2_9 ;
wire DacSetpoints_3_2_8 ;
wire DacSetpoints_3_2_6 ;
wire DacSetpoints_3_2_5 ;
wire DacSetpoints_3_2_4 ;
wire DacSetpoints_3_2_3 ;
wire DacSetpoints_3_2_2 ;
wire DacSetpoints_3_2_1 ;
wire DacSetpoints_3_2_0 ;
wire DacSetpoints_1_1_14 ;
wire DacSetpoints_1_1_11 ;
wire DacSetpoints_1_1_9 ;
wire DacSetpoints_1_1_8 ;
wire DacSetpoints_1_1_6 ;
wire DacSetpoints_1_1_5 ;
wire DacSetpoints_1_1_4 ;
wire DacSetpoints_1_1_3 ;
wire DacSetpoints_1_1_2 ;
wire DacSetpoints_1_1_1 ;
wire DacSetpoints_1_1_0 ;
wire DacSetpoints_1_0_14 ;
wire DacSetpoints_1_0_11 ;
wire DacSetpoints_1_0_9 ;
wire DacSetpoints_1_0_8 ;
wire DacSetpoints_1_0_6 ;
wire DacSetpoints_1_0_5 ;
wire DacSetpoints_1_0_4 ;
wire DacSetpoints_1_0_3 ;
wire DacSetpoints_1_0_2 ;
wire DacSetpoints_1_0_1 ;
wire DacSetpoints_1_0_0 ;
wire DacSetpoints_1_3_14 ;
wire DacSetpoints_1_3_11 ;
wire DacSetpoints_1_3_9 ;
wire DacSetpoints_1_3_8 ;
wire DacSetpoints_1_3_6 ;
wire DacSetpoints_1_3_5 ;
wire DacSetpoints_1_3_4 ;
wire DacSetpoints_1_3_3 ;
wire DacSetpoints_1_3_2 ;
wire DacSetpoints_1_3_1 ;
wire DacSetpoints_1_3_0 ;
wire DacSetpoints_1_2_14 ;
wire DacSetpoints_1_2_11 ;
wire DacSetpoints_1_2_9 ;
wire DacSetpoints_1_2_8 ;
wire DacSetpoints_1_2_6 ;
wire DacSetpoints_1_2_5 ;
wire DacSetpoints_1_2_4 ;
wire DacSetpoints_1_2_3 ;
wire DacSetpoints_1_2_2 ;
wire DacSetpoints_1_2_1 ;
wire DacSetpoints_1_2_0 ;
wire DacSetpoints_0_1_14 ;
wire DacSetpoints_0_1_11 ;
wire DacSetpoints_0_1_9 ;
wire DacSetpoints_0_1_8 ;
wire DacSetpoints_0_1_6 ;
wire DacSetpoints_0_1_5 ;
wire DacSetpoints_0_1_4 ;
wire DacSetpoints_0_1_3 ;
wire DacSetpoints_0_1_2 ;
wire DacSetpoints_0_1_1 ;
wire DacSetpoints_0_1_0 ;
wire DacSetpoints_0_0_14 ;
wire DacSetpoints_0_0_11 ;
wire DacSetpoints_0_0_9 ;
wire DacSetpoints_0_0_8 ;
wire DacSetpoints_0_0_6 ;
wire DacSetpoints_0_0_5 ;
wire DacSetpoints_0_0_4 ;
wire DacSetpoints_0_0_3 ;
wire DacSetpoints_0_0_2 ;
wire DacSetpoints_0_0_1 ;
wire DacSetpoints_0_0_0 ;
wire DacSetpoints_0_3_14 ;
wire DacSetpoints_0_3_11 ;
wire DacSetpoints_0_3_9 ;
wire DacSetpoints_0_3_8 ;
wire DacSetpoints_0_3_6 ;
wire DacSetpoints_0_3_5 ;
wire DacSetpoints_0_3_4 ;
wire DacSetpoints_0_3_3 ;
wire DacSetpoints_0_3_2 ;
wire DacSetpoints_0_3_1 ;
wire DacSetpoints_0_3_0 ;
wire DacSetpoints_0_2_14 ;
wire DacSetpoints_0_2_11 ;
wire DacSetpoints_0_2_9 ;
wire DacSetpoints_0_2_8 ;
wire DacSetpoints_0_2_6 ;
wire DacSetpoints_0_2_5 ;
wire DacSetpoints_0_2_4 ;
wire DacSetpoints_0_2_3 ;
wire DacSetpoints_0_2_2 ;
wire DacSetpoints_0_2_1 ;
wire DacSetpoints_0_2_0 ;
wire N_577_i ;
wire N_602_i ;
wire N_597_i ;
wire N_592_i ;
wire N_587_i ;
wire N_81_0_i ;
wire N_127_0_i ;
wire N_122_0_i ;
wire N_117_0_i ;
wire N_122_i ;
wire N_112_0_i ;
wire N_38_0_i ;
wire N_107_0_i ;
wire N_232_0_i ;
wire N_227_0_i ;
wire N_222_0_i ;
wire N_217_0_i ;
wire N_212_0_i ;
wire N_170_0_i ;
wire N_282_0_i ;
wire N_4140_i ;
wire N_237_0_i ;
wire N_4179_i ;
wire N_4253_i ;
wire N_4177_i ;
wire N_4174_i ;
wire N_4171_i ;
wire N_4168_i ;
wire N_4165_i ;
wire N_4204_i ;
wire N_407_0_i ;
wire N_4192_i ;
wire N_487_i ;
wire N_4214_i ;
wire N_4211_i ;
wire N_4210_i ;
wire N_4207_i ;
wire N_4205_i ;
wire N_542_i ;
wire N_537_i ;
wire N_4254_i ;
wire N_532_i ;
wire N_527_i ;
wire N_522_i ;
wire N_517_i ;
wire N_5286 ;
wire N_984_i ;
wire N_980_i ;
wire N_895_i ;
wire N_741_i ;
wire N_768_i ;
wire N_796_i ;
wire N_839_i ;
wire N_140_i ;
wire N_2303 ;
wire N_5311 ;
wire N_1824 ;
wire N_3671 ;
wire N_976_i ;
wire N_1836 ;
wire N_929 ;
wire N_2311 ;
wire N_5302 ;
wire N_942 ;
wire N_1847 ;
wire N_978_i ;
wire N_5288 ;
wire m381_0_0 ;
wire m286_0_0 ;
wire m501_0_0 ;
wire m186_0_0 ;
wire N_5289 ;
wire N_1867 ;
wire N_1827 ;
wire N_990_i_1z ;
wire N_992_i_1z ;
wire N_994_i_1z ;
wire N_986_i_1z ;
wire N_988_i_1z ;
wire N_974 ;
wire N_2245 ;
wire N_2232 ;
wire un1_MasterReset_i_a2_1z ;
wire shot_i ;
wire domachine_i ;
wire SpiRst ;
wire N_512_i ;
wire N_4199_i ;
wire N_4162_i ;
wire N_202_0_i ;
wire N_97_0_i ;
wire N_4249_i ;
wire N_5307 ;
wire N_982_i ;
wire SpiXferCompleteOut ;
wire TP6_c ;
wire SpiRst_arst_i ;
wire N_1061 ;
wire FCCC_C0_0_GL0 ;
wire TP7_c ;
wire N_933_i_set ;
wire N_933_i_i ;
wire [2:1] un1_DacSetpointReadAddressController_2_i_0_Z;
wire [8:0] ClkDiv_Z;
wire [0:0] ClkDiv_i;
wire [4:0] SpiBitPos_Z;
wire [3:3] SpiBitPos_6;
wire [23:0] DataToMosi_i_Z;
wire [8:2] ClkDiv_3_Z;
wire [0:0] un1_Mosi_i_0_sqmuxa_1_i_a2_0_2_Z;
wire [0:0] SUM_i_o2_1;
wire [19:19] un1_DacWriteNextState_297_3_0_Z;
wire [0:0] un1_Mosi_i_0_sqmuxa_1_i_o2_0_Z;
wire [23:23] un1_DacWriteNextState_295_3_1_Z;
wire N_280_i_0_a2_Z ;
wire DataToMosiLatched_Z ;
wire DataToMosiLatched_i ;
wire N_933_i_Z ;
wire TP7_crs ;
wire un1_rst_3_rs_Z ;
wire VCC ;
wire un1_rst_3_i ;
wire N_1925 ;
wire GND ;
wire N_86_i ;
wire N_5406_i ;
wire N_1911_i_i ;
wire XferComplete_ice_Z ;
wire N_5405_i ;
wire N_88_i ;
wire un6_clkdiv_cry_3_S ;
wire un6_clkdiv_cry_1_S ;
wire un6_clkdiv_s_1_355_FCO ;
wire un6_clkdiv_s_1_355_S ;
wire un6_clkdiv_s_1_355_Y ;
wire un6_clkdiv_cry_1_Z ;
wire un6_clkdiv_cry_1_Y ;
wire un6_clkdiv_cry_2_Z ;
wire un6_clkdiv_cry_2_S ;
wire un6_clkdiv_cry_2_Y ;
wire un6_clkdiv_cry_3_Z ;
wire un6_clkdiv_cry_3_Y ;
wire un6_clkdiv_cry_4_Z ;
wire un6_clkdiv_cry_4_S ;
wire un6_clkdiv_cry_4_Y ;
wire un6_clkdiv_cry_5_Z ;
wire un6_clkdiv_cry_5_S ;
wire un6_clkdiv_cry_5_Y ;
wire un6_clkdiv_cry_6_Z ;
wire un6_clkdiv_cry_6_S ;
wire un6_clkdiv_cry_6_Y ;
wire un6_clkdiv_s_8_FCO ;
wire un6_clkdiv_s_8_S ;
wire un6_clkdiv_s_8_Y ;
wire un6_clkdiv_cry_7_Z ;
wire un6_clkdiv_cry_7_S ;
wire un6_clkdiv_cry_7_Y ;
wire Mosi_i_3_23_i_m2_1_0_co1 ;
wire Mosi_i_3_23_i_m2_1_wmux_0_S_2 ;
wire Mosi_i_3_23_i_m2_1_wmux_0_Y_2 ;
wire N_5922 ;
wire N_5923 ;
wire Mosi_i_3_23_i_m2_1_0_y0 ;
wire Mosi_i_3_23_i_m2_1_0_co0 ;
wire Mosi_i_3_23_i_m2_1_wmux_S_2 ;
wire N_5916 ;
wire N_5919 ;
wire Mosi_i_3_5_i_m2_1_0_co1 ;
wire Mosi_i_3_5_i_m2_1_wmux_0_S_3 ;
wire Mosi_i_3_5_i_m2_1_0_y0 ;
wire Mosi_i_3_5_i_m2_1_0_co0 ;
wire Mosi_i_3_5_i_m2_1_wmux_S_3 ;
wire Mosi_i_3_18_i_m2_2_wmux_3_FCO ;
wire Mosi_i_3_18_i_m2_2_wmux_3_S ;
wire N_5932 ;
wire Mosi_i_3_18_i_m2_2_0_y1 ;
wire Mosi_i_3_18_i_m2_2_0_y3 ;
wire Mosi_i_3_18_i_m2_2_co1_0 ;
wire Mosi_i_3_18_i_m2_2_wmux_2_S ;
wire Mosi_i_3_18_i_m2_2_y0_0 ;
wire Mosi_i_3_18_i_m2_2_co0_0 ;
wire Mosi_i_3_18_i_m2_2_wmux_1_S ;
wire Mosi_i_3_18_i_m2_2_0_co1 ;
wire Mosi_i_3_18_i_m2_2_wmux_0_S ;
wire Mosi_i_3_18_i_m2_2_0_y0 ;
wire Mosi_i_3_18_i_m2_2_0_co0 ;
wire Mosi_i_3_18_i_m2_2_0_wmux_S ;
wire Mosi_i_3_23_i_m2_2_0_1_Z ;
wire Mosi_i_3_23_i_m2_2_3 ;
wire Mosi_i_3_21_i_m2_1_4 ;
wire N_5937 ;
wire N_3670 ;
wire m109_0_0_0 ;
wire m96_1_0 ;
wire m201_0_0 ;
wire m296_0_0 ;
wire m396_0_0 ;
wire m511_0_0 ;
wire un1_DacSetpointReadAddressDac_1_sqmuxa_0_a2_0 ;
wire N_5499 ;
wire N_1972 ;
wire N_1975 ;
wire N_1977 ;
wire N_1978 ;
wire N_1980 ;
wire N_1981 ;
wire N_1982 ;
wire N_1983 ;
wire N_1984 ;
wire N_1985 ;
wire N_1986 ;
wire N_1996 ;
wire N_1999 ;
wire N_2001 ;
wire N_2002 ;
wire N_2004 ;
wire N_2005 ;
wire N_2006 ;
wire N_2007 ;
wire N_2008 ;
wire N_2009 ;
wire N_2010 ;
wire N_2020 ;
wire N_2023 ;
wire N_2025 ;
wire N_2026 ;
wire N_2028 ;
wire N_2029 ;
wire N_2030 ;
wire N_2031 ;
wire N_2032 ;
wire N_2033 ;
wire N_2034 ;
wire N_2044 ;
wire N_2047 ;
wire N_2049 ;
wire N_2050 ;
wire N_2052 ;
wire N_2053 ;
wire N_2054 ;
wire N_2055 ;
wire N_2056 ;
wire N_2057 ;
wire N_2058 ;
wire N_2068 ;
wire N_2071 ;
wire N_2073 ;
wire N_2074 ;
wire N_2076 ;
wire N_2077 ;
wire N_2078 ;
wire N_2079 ;
wire N_2080 ;
wire N_2081 ;
wire N_2082 ;
wire N_2092 ;
wire N_2095 ;
wire N_2097 ;
wire N_2098 ;
wire N_2100 ;
wire N_2101 ;
wire N_2102 ;
wire N_2103 ;
wire N_2104 ;
wire N_2105 ;
wire N_2106 ;
wire N_2116 ;
wire N_2119 ;
wire N_2121 ;
wire N_2122 ;
wire N_2124 ;
wire N_2125 ;
wire N_2126 ;
wire N_2127 ;
wire N_2128 ;
wire N_2129 ;
wire N_2130 ;
wire N_2140 ;
wire N_2145 ;
wire N_2147 ;
wire N_2156 ;
wire N_2158 ;
wire N_2159 ;
wire N_2160 ;
wire N_2161 ;
wire N_2162 ;
wire N_2163 ;
wire N_2164 ;
wire N_2180 ;
wire N_2183 ;
wire N_2185 ;
wire N_2186 ;
wire N_2188 ;
wire N_2189 ;
wire N_2190 ;
wire N_2191 ;
wire N_2192 ;
wire N_2193 ;
wire N_2194 ;
wire N_2204 ;
wire N_2207 ;
wire N_2209 ;
wire N_2210 ;
wire N_2212 ;
wire N_2213 ;
wire N_2214 ;
wire N_2215 ;
wire N_2216 ;
wire N_2217 ;
wire N_2218 ;
wire N_2228 ;
wire N_2234 ;
wire N_2235 ;
wire N_2236 ;
wire N_2237 ;
wire N_2238 ;
wire N_2239 ;
wire N_2240 ;
wire N_2242 ;
wire N_2247 ;
wire N_2248 ;
wire N_2249 ;
wire N_2250 ;
wire N_2251 ;
wire N_2260 ;
wire N_2261 ;
wire N_5244 ;
wire un3_clkdivlt8 ;
wire un3_clkdivlto8_2_Z ;
wire N_5498 ;
wire N_5240 ;
wire N_1865 ;
wire N_2263 ;
wire N_5273 ;
wire N_5916_2 ;
wire N_5922_1 ;
wire N_2274 ;
wire N_5274 ;
wire m139_0_0_0 ;
wire m291_i_0 ;
wire m581_i_0 ;
wire m90_i_0 ;
wire m115_0_i_0 ;
wire m196_i_0 ;
wire m391_i_0 ;
wire N_5412 ;
wire un3_clkdivlto8_Z ;
wire N_1873 ;
wire N_5416 ;
wire un1_DacSetpointReadAddressDac_1_sqmuxa_0_Z ;
wire N_5243 ;
wire N_1885 ;
wire m536_0_1 ;
wire m591_0_1 ;
wire m37_0_1 ;
wire m411_0_1 ;
wire m241_0_1 ;
wire m406_0_1 ;
wire m531_0_1 ;
wire m326_0_1 ;
wire m516_0_1 ;
wire m601_0_1 ;
wire m226_0_1 ;
wire m169_0_1 ;
wire m541_0_1 ;
wire m301_0_1 ;
wire m121_1_1 ;
wire m281_0_1 ;
wire m526_0_1 ;
wire m236_0_1 ;
wire m231_0_1 ;
wire m80_1_1 ;
wire m221_0_1 ;
wire m596_0_1 ;
wire m586_0_1 ;
wire m316_0_1 ;
wire m311_0_1 ;
wire m416_0_1 ;
wire m126_0_1 ;
wire m106_0_1 ;
wire m116_0_1 ;
wire m486_0_1 ;
wire m521_0_1 ;
wire m431_0_1 ;
wire m366_0_1 ;
wire m426_0_1 ;
wire m142_0_1 ;
wire m306_0_1 ;
wire m211_0_1 ;
wire m436_0_1 ;
wire m576_0_1 ;
wire m111_0_1 ;
wire m321_0_1 ;
wire m216_0_1 ;
wire m130_0_0_1 ;
wire m121_0_0_1 ;
wire m421_0_1 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
// @48:1453
  CFG1 \un1_DacSetpointReadAddressController_2_i_0[2]  (
	.A(N_280_i_0_a2_Z),
	.Y(un1_DacSetpointReadAddressController_2_i_0_Z[2])
);
defparam \un1_DacSetpointReadAddressController_2_i_0[2] .INIT=2'h2;
  CFG1 \ClkDiv_RNO[0]  (
	.A(ClkDiv_Z[0]),
	.Y(ClkDiv_i[0])
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
  CFG1 DataToMosiLatched_RNIJCQF (
	.A(DataToMosiLatched_Z),
	.Y(DataToMosiLatched_i)
);
defparam DataToMosiLatched_RNIJCQF.INIT=2'h1;
  CFG1 N_933_i_i_0 (
	.A(N_933_i_Z),
	.Y(N_933_i_i)
);
defparam N_933_i_i_0.INIT=2'h1;
  CFG3 Mosi_i_RNIVCF7 (
	.A(TP7_crs),
	.B(N_933_i_set),
	.C(un1_rst_3_rs_Z),
	.Y(TP7_c)
);
defparam Mosi_i_RNIVCF7.INIT=8'hEA;
// @37:89
  SLE Mosi_i (
	.Q(TP7_crs),
	.ADn(VCC),
	.ALn(un1_rst_3_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1925),
	.EN(N_1061),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_3_rs (
	.Q(un1_rst_3_rs_Z),
	.ADn(VCC),
	.ALn(un1_rst_3_i),
	.CLK(N_933_i_Z),
	.D(VCC),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE DataToMosiLatched (
	.Q(DataToMosiLatched_Z),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \SpiBitPos[1]  (
	.Q(SpiBitPos_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_86_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \SpiBitPos[0]  (
	.Q(SpiBitPos_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_5406_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE Sck_i (
	.Q(TP6_c),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1911_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE XferComplete_i (
	.Q(SpiXferCompleteOut),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(XferComplete_ice_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \SpiBitPos[4]  (
	.Q(SpiBitPos_Z[4]),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_5405_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \SpiBitPos[3]  (
	.Q(SpiBitPos_Z[3]),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \SpiBitPos[2]  (
	.Q(SpiBitPos_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_88_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[1]  (
	.Q(DataToMosi_i_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[1]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[0]  (
	.Q(DataToMosi_i_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[0]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[16]  (
	.Q(DataToMosi_i_Z[16]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[16]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[15]  (
	.Q(DataToMosi_i_Z[15]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[15]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[14]  (
	.Q(DataToMosi_i_Z[14]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[14]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[13]  (
	.Q(DataToMosi_i_Z[13]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[13]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[12]  (
	.Q(DataToMosi_i_Z[12]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[12]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[11]  (
	.Q(DataToMosi_i_Z[11]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[11]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[10]  (
	.Q(DataToMosi_i_Z[10]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[10]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[9]  (
	.Q(DataToMosi_i_Z[9]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[9]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[8]  (
	.Q(DataToMosi_i_Z[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[8]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[7]  (
	.Q(DataToMosi_i_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[7]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[6]  (
	.Q(DataToMosi_i_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[6]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[5]  (
	.Q(DataToMosi_i_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[5]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[4]  (
	.Q(DataToMosi_i_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[4]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[3]  (
	.Q(DataToMosi_i_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[3]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[2]  (
	.Q(DataToMosi_i_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[2]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un6_clkdiv_cry_3_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un6_clkdiv_cry_1_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[23]  (
	.Q(DataToMosi_i_Z[23]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[23]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[22]  (
	.Q(DataToMosi_i_Z[22]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[22]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[21]  (
	.Q(DataToMosi_i_Z[21]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[21]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[20]  (
	.Q(DataToMosi_i_Z[20]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[20]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[19]  (
	.Q(DataToMosi_i_Z[19]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[19]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[18]  (
	.Q(DataToMosi_i_Z[18]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[18]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[17]  (
	.Q(DataToMosi_i_Z[17]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[17]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[8]  (
	.Q(ClkDiv_Z[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:116
  ARI1 un6_clkdiv_s_1_355 (
	.FCO(un6_clkdiv_s_1_355_FCO),
	.S(un6_clkdiv_s_1_355_S),
	.Y(un6_clkdiv_s_1_355_Y),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un6_clkdiv_s_1_355.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_1 (
	.FCO(un6_clkdiv_cry_1_Z),
	.S(un6_clkdiv_cry_1_S),
	.Y(un6_clkdiv_cry_1_Y),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_s_1_355_FCO)
);
defparam un6_clkdiv_cry_1.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_2 (
	.FCO(un6_clkdiv_cry_2_Z),
	.S(un6_clkdiv_cry_2_S),
	.Y(un6_clkdiv_cry_2_Y),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_1_Z)
);
defparam un6_clkdiv_cry_2.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_3 (
	.FCO(un6_clkdiv_cry_3_Z),
	.S(un6_clkdiv_cry_3_S),
	.Y(un6_clkdiv_cry_3_Y),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_2_Z)
);
defparam un6_clkdiv_cry_3.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_4 (
	.FCO(un6_clkdiv_cry_4_Z),
	.S(un6_clkdiv_cry_4_S),
	.Y(un6_clkdiv_cry_4_Y),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_3_Z)
);
defparam un6_clkdiv_cry_4.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_5 (
	.FCO(un6_clkdiv_cry_5_Z),
	.S(un6_clkdiv_cry_5_S),
	.Y(un6_clkdiv_cry_5_Y),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_4_Z)
);
defparam un6_clkdiv_cry_5.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_6 (
	.FCO(un6_clkdiv_cry_6_Z),
	.S(un6_clkdiv_cry_6_S),
	.Y(un6_clkdiv_cry_6_Y),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_5_Z)
);
defparam un6_clkdiv_cry_6.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_s_8 (
	.FCO(un6_clkdiv_s_8_FCO),
	.S(un6_clkdiv_s_8_S),
	.Y(un6_clkdiv_s_8_Y),
	.B(ClkDiv_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_7_Z)
);
defparam un6_clkdiv_s_8.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_7 (
	.FCO(un6_clkdiv_cry_7_Z),
	.S(un6_clkdiv_cry_7_S),
	.Y(un6_clkdiv_cry_7_Y),
	.B(ClkDiv_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_6_Z)
);
defparam un6_clkdiv_cry_7.INIT=20'h4AA00;
// @37:133
  ARI1 Mosi_i_3_23_i_m2_1_wmux_0 (
	.FCO(Mosi_i_3_23_i_m2_1_0_co1),
	.S(Mosi_i_3_23_i_m2_1_wmux_0_S_2),
	.Y(Mosi_i_3_23_i_m2_1_wmux_0_Y_2),
	.B(SpiBitPos_Z[3]),
	.C(N_5922),
	.D(N_5923),
	.A(Mosi_i_3_23_i_m2_1_0_y0),
	.FCI(Mosi_i_3_23_i_m2_1_0_co0)
);
defparam Mosi_i_3_23_i_m2_1_wmux_0.INIT=20'h0F588;
// @37:133
  ARI1 Mosi_i_3_23_i_m2_1_0_wmux (
	.FCO(Mosi_i_3_23_i_m2_1_0_co0),
	.S(Mosi_i_3_23_i_m2_1_wmux_S_2),
	.Y(Mosi_i_3_23_i_m2_1_0_y0),
	.B(SpiBitPos_Z[3]),
	.C(N_5916),
	.D(N_5919),
	.A(SpiBitPos_Z[1]),
	.FCI(VCC)
);
defparam Mosi_i_3_23_i_m2_1_0_wmux.INIT=20'h0FA44;
// @37:133
  ARI1 Mosi_i_3_5_i_m2_1_wmux_0 (
	.FCO(Mosi_i_3_5_i_m2_1_0_co1),
	.S(Mosi_i_3_5_i_m2_1_wmux_0_S_3),
	.Y(N_5919),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[5]),
	.D(DataToMosi_i_Z[21]),
	.A(Mosi_i_3_5_i_m2_1_0_y0),
	.FCI(Mosi_i_3_5_i_m2_1_0_co0)
);
defparam Mosi_i_3_5_i_m2_1_wmux_0.INIT=20'h0F588;
// @37:133
  ARI1 Mosi_i_3_5_i_m2_1_0_wmux (
	.FCO(Mosi_i_3_5_i_m2_1_0_co0),
	.S(Mosi_i_3_5_i_m2_1_wmux_S_3),
	.Y(Mosi_i_3_5_i_m2_1_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[1]),
	.D(DataToMosi_i_Z[17]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam Mosi_i_3_5_i_m2_1_0_wmux.INIT=20'h0FA44;
  ARI1 Mosi_i_3_18_i_m2_2_wmux_3 (
	.FCO(Mosi_i_3_18_i_m2_2_wmux_3_FCO),
	.S(Mosi_i_3_18_i_m2_2_wmux_3_S),
	.Y(N_5932),
	.B(Mosi_i_3_18_i_m2_2_0_y1),
	.C(SpiBitPos_Z[1]),
	.D(VCC),
	.A(Mosi_i_3_18_i_m2_2_0_y3),
	.FCI(Mosi_i_3_18_i_m2_2_co1_0)
);
defparam Mosi_i_3_18_i_m2_2_wmux_3.INIT=20'h0EC2C;
  ARI1 Mosi_i_3_18_i_m2_2_wmux_2 (
	.FCO(Mosi_i_3_18_i_m2_2_co1_0),
	.S(Mosi_i_3_18_i_m2_2_wmux_2_S),
	.Y(Mosi_i_3_18_i_m2_2_0_y3),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[6]),
	.D(DataToMosi_i_Z[22]),
	.A(Mosi_i_3_18_i_m2_2_y0_0),
	.FCI(Mosi_i_3_18_i_m2_2_co0_0)
);
defparam Mosi_i_3_18_i_m2_2_wmux_2.INIT=20'h0F588;
  ARI1 Mosi_i_3_18_i_m2_2_wmux_1 (
	.FCO(Mosi_i_3_18_i_m2_2_co0_0),
	.S(Mosi_i_3_18_i_m2_2_wmux_1_S),
	.Y(Mosi_i_3_18_i_m2_2_y0_0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[2]),
	.D(DataToMosi_i_Z[18]),
	.A(SpiBitPos_Z[4]),
	.FCI(Mosi_i_3_18_i_m2_2_0_co1)
);
defparam Mosi_i_3_18_i_m2_2_wmux_1.INIT=20'h0FA44;
  ARI1 Mosi_i_3_18_i_m2_2_wmux_0 (
	.FCO(Mosi_i_3_18_i_m2_2_0_co1),
	.S(Mosi_i_3_18_i_m2_2_wmux_0_S),
	.Y(Mosi_i_3_18_i_m2_2_0_y1),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[4]),
	.D(DataToMosi_i_Z[20]),
	.A(Mosi_i_3_18_i_m2_2_0_y0),
	.FCI(Mosi_i_3_18_i_m2_2_0_co0)
);
defparam Mosi_i_3_18_i_m2_2_wmux_0.INIT=20'h0F588;
  ARI1 Mosi_i_3_18_i_m2_2_0_wmux (
	.FCO(Mosi_i_3_18_i_m2_2_0_co0),
	.S(Mosi_i_3_18_i_m2_2_0_wmux_S),
	.Y(Mosi_i_3_18_i_m2_2_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[0]),
	.D(DataToMosi_i_Z[16]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam Mosi_i_3_18_i_m2_2_0_wmux.INIT=20'h0FA44;
// @37:133
  CFG3 Mosi_i_3_23_i_m2_2_0 (
	.A(Mosi_i_3_23_i_m2_2_0_1_Z),
	.B(N_5932),
	.C(SpiBitPos_Z[3]),
	.Y(Mosi_i_3_23_i_m2_2_3)
);
defparam Mosi_i_3_23_i_m2_2_0.INIT=8'h5C;
// @37:133
  CFG4 Mosi_i_3_23_i_m2_2_0_1 (
	.A(DataToMosi_i_Z[10]),
	.B(DataToMosi_i_Z[14]),
	.C(Mosi_i_3_21_i_m2_1_4),
	.D(SpiBitPos_Z[1]),
	.Y(Mosi_i_3_23_i_m2_2_0_1_Z)
);
defparam Mosi_i_3_23_i_m2_2_0_1.INIT=16'h350F;
  CFG3 Mosi_i_7_i_m2_RNO (
	.A(Mosi_i_3_23_i_m2_1_wmux_0_Y_2),
	.B(SpiBitPos_Z[0]),
	.C(Mosi_i_3_23_i_m2_2_3),
	.Y(N_5937)
);
defparam Mosi_i_7_i_m2_RNO.INIT=8'hE2;
// @37:133
  CFG4 Mosi_i_3_21_i_m2_1 (
	.A(DataToMosi_i_Z[8]),
	.B(DataToMosi_i_Z[12]),
	.C(SpiBitPos_Z[2]),
	.D(SpiBitPos_Z[1]),
	.Y(Mosi_i_3_21_i_m2_1_4)
);
defparam Mosi_i_3_21_i_m2_1.INIT=16'hF0CA;
// @48:1453
  CFG3 \un1_DacSetpointReadAddressController_2_i_0_RNIDDPI[1]  (
	.A(un1_DacSetpointReadAddressController_2_i_0_Z[1]),
	.B(N_3670),
	.C(DacSetpointReadAddressController[1]),
	.Y(N_982_i)
);
defparam \un1_DacSetpointReadAddressController_2_i_0_RNIDDPI[1] .INIT=8'h14;
// @48:1453
  CFG4 \un1_DacWriteNextState_292_1_i_m2_RNIDCRF2[16]  (
	.A(N_5307),
	.B(m109_0_0_0),
	.C(DacFSetpointToWrite_5),
	.D(DacWriteNextState_18),
	.Y(N_4249_i)
);
defparam \un1_DacWriteNextState_292_1_i_m2_RNIDCRF2[16] .INIT=16'h1131;
// @48:1453
  CFG4 \un1_DacWriteNextState_297_1_i_m2_RNIIRAR2[16]  (
	.A(N_5307),
	.B(m96_1_0),
	.C(DacASetpointToWrite[16]),
	.D(DacWriteNextState_18),
	.Y(N_97_0_i)
);
defparam \un1_DacWriteNextState_297_1_i_m2_RNIIRAR2[16] .INIT=16'h1131;
// @48:1453
  CFG4 \un1_DacWriteNextState_296_0_i_m2_RNIHO7S2[16]  (
	.A(N_5307),
	.B(m201_0_0),
	.C(DacBSetpointToWrite_8),
	.D(DacWriteNextState_18),
	.Y(N_202_0_i)
);
defparam \un1_DacWriteNextState_296_0_i_m2_RNIHO7S2[16] .INIT=16'h1131;
// @48:1453
  CFG4 \un1_DacWriteNextState_295_1_i_m2_RNIGL4T2[16]  (
	.A(N_5307),
	.B(m296_0_0),
	.C(DacCSetpointToWrite_8),
	.D(DacWriteNextState_18),
	.Y(N_4162_i)
);
defparam \un1_DacWriteNextState_295_1_i_m2_RNIGL4T2[16] .INIT=16'h1131;
// @48:1453
  CFG4 \un1_DacWriteNextState_294_0_i_m2_RNIFI1U2[16]  (
	.A(N_5307),
	.B(m396_0_0),
	.C(DacDSetpointToWrite_8),
	.D(DacWriteNextState_18),
	.Y(N_4199_i)
);
defparam \un1_DacWriteNextState_294_0_i_m2_RNIFI1U2[16] .INIT=16'h1131;
// @48:1453
  CFG4 \un1_DacWriteNextState_293_0_i_m2_RNIEFUE2[16]  (
	.A(N_5307),
	.B(m511_0_0),
	.C(DacESetpointToWrite_8),
	.D(DacWriteNextState_18),
	.Y(N_512_i)
);
defparam \un1_DacWriteNextState_293_0_i_m2_RNIEFUE2[16] .INIT=16'h1131;
// @48:1453
  CFG2 un1_DacSetpointReadAddressDac_1_sqmuxa_0_a2_0_0 (
	.A(DacSetpointReadAddressController[0]),
	.B(DacSetpointReadAddressController[1]),
	.Y(un1_DacSetpointReadAddressDac_1_sqmuxa_0_a2_0)
);
defparam un1_DacSetpointReadAddressDac_1_sqmuxa_0_a2_0_0.INIT=4'h1;
// @37:89
  CFG2 un1_rst_3_0_a2 (
	.A(DacASetpointToWrite[23]),
	.B(SpiRst),
	.Y(un1_rst_3_i)
);
defparam un1_rst_3_0_a2.INIT=4'hB;
// @48:1453
  CFG2 un1_MasterReset_i_a2 (
	.A(domachine_i),
	.B(shot_i),
	.Y(un1_MasterReset_i_a2_1z)
);
defparam un1_MasterReset_i_a2.INIT=4'h2;
// @37:131
  CFG2 un5_xfercomplete_ilto4_1_i_a2 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[0]),
	.Y(N_5499)
);
defparam un5_xfercomplete_ilto4_1_i_a2.INIT=4'h1;
// @48:1453
  CFG2 N_280_i_0_a2 (
	.A(domachine_i),
	.B(DacWriteNextState_19),
	.Y(N_280_i_0_a2_Z)
);
defparam N_280_i_0_a2.INIT=4'h8;
// @37:133
  CFG3 Mosi_i_3_9_i_m2 (
	.A(DataToMosi_i_Z[9]),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[13]),
	.Y(N_5923)
);
defparam Mosi_i_3_9_i_m2.INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_297_1_i_m2[22]  (
	.A(DacSetpoints_0_2_14),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_0_3_14),
	.Y(N_1972)
);
defparam \un1_DacWriteNextState_297_1_i_m2[22] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_297_1_i_m2[19]  (
	.A(DacSetpoints_0_2_11),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_0_3_11),
	.Y(N_1975)
);
defparam \un1_DacWriteNextState_297_1_i_m2[19] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_297_1_i_m2[17]  (
	.A(DacSetpoints_0_2_9),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_0_3_9),
	.Y(N_1977)
);
defparam \un1_DacWriteNextState_297_1_i_m2[17] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_297_1_i_m2[16]  (
	.A(DacSetpoints_0_2_8),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_0_3_8),
	.Y(N_1978)
);
defparam \un1_DacWriteNextState_297_1_i_m2[16] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_297_1_i_m2[14]  (
	.A(DacSetpoints_0_2_6),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_0_3_6),
	.Y(N_1980)
);
defparam \un1_DacWriteNextState_297_1_i_m2[14] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_297_1_i_m2[13]  (
	.A(DacSetpoints_0_2_5),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_0_3_5),
	.Y(N_1981)
);
defparam \un1_DacWriteNextState_297_1_i_m2[13] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_297_1_i_m2[12]  (
	.A(DacSetpoints_0_2_4),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_0_3_4),
	.Y(N_1982)
);
defparam \un1_DacWriteNextState_297_1_i_m2[12] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_297_1_i_m2[11]  (
	.A(DacSetpoints_0_2_3),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_0_3_3),
	.Y(N_1983)
);
defparam \un1_DacWriteNextState_297_1_i_m2[11] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_297_1_i_m2[10]  (
	.A(DacSetpoints_0_2_2),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_0_3_2),
	.Y(N_1984)
);
defparam \un1_DacWriteNextState_297_1_i_m2[10] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_297_1_i_m2[9]  (
	.A(DacSetpoints_0_2_1),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_0_3_1),
	.Y(N_1985)
);
defparam \un1_DacWriteNextState_297_1_i_m2[9] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_297_1_i_m2[8]  (
	.A(DacSetpoints_0_2_0),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_0_3_0),
	.Y(N_1986)
);
defparam \un1_DacWriteNextState_297_1_i_m2[8] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_297_0_i_m2[22]  (
	.A(DacSetpoints_0_0_14),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_0_1_14),
	.Y(N_1996)
);
defparam \un1_DacWriteNextState_297_0_i_m2[22] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_297_0_i_m2[19]  (
	.A(DacSetpoints_0_0_11),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_0_1_11),
	.Y(N_1999)
);
defparam \un1_DacWriteNextState_297_0_i_m2[19] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_297_0_i_m2[17]  (
	.A(DacSetpoints_0_0_9),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_0_1_9),
	.Y(N_2001)
);
defparam \un1_DacWriteNextState_297_0_i_m2[17] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_297_0_i_m2[16]  (
	.A(DacSetpoints_0_0_8),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_0_1_8),
	.Y(N_2002)
);
defparam \un1_DacWriteNextState_297_0_i_m2[16] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_297_0_i_m2[14]  (
	.A(DacSetpoints_0_0_6),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_0_1_6),
	.Y(N_2004)
);
defparam \un1_DacWriteNextState_297_0_i_m2[14] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_297_0_i_m2[13]  (
	.A(DacSetpoints_0_0_5),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_0_1_5),
	.Y(N_2005)
);
defparam \un1_DacWriteNextState_297_0_i_m2[13] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_297_0_i_m2[12]  (
	.A(DacSetpoints_0_0_4),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_0_1_4),
	.Y(N_2006)
);
defparam \un1_DacWriteNextState_297_0_i_m2[12] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_297_0_i_m2[11]  (
	.A(DacSetpoints_0_0_3),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_0_1_3),
	.Y(N_2007)
);
defparam \un1_DacWriteNextState_297_0_i_m2[11] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_297_0_i_m2[10]  (
	.A(DacSetpoints_0_0_2),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_0_1_2),
	.Y(N_2008)
);
defparam \un1_DacWriteNextState_297_0_i_m2[10] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_297_0_i_m2[9]  (
	.A(DacSetpoints_0_0_1),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_0_1_1),
	.Y(N_2009)
);
defparam \un1_DacWriteNextState_297_0_i_m2[9] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_297_0_i_m2[8]  (
	.A(DacSetpoints_0_0_0),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_0_1_0),
	.Y(N_2010)
);
defparam \un1_DacWriteNextState_297_0_i_m2[8] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_296_1_i_m2[22]  (
	.A(DacSetpoints_1_2_14),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_1_3_14),
	.Y(N_2020)
);
defparam \un1_DacWriteNextState_296_1_i_m2[22] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_296_1_i_m2[19]  (
	.A(DacSetpoints_1_2_11),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_1_3_11),
	.Y(N_2023)
);
defparam \un1_DacWriteNextState_296_1_i_m2[19] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_296_1_i_m2[17]  (
	.A(DacSetpoints_1_2_9),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_1_3_9),
	.Y(N_2025)
);
defparam \un1_DacWriteNextState_296_1_i_m2[17] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_296_1_i_m2[16]  (
	.A(DacSetpoints_1_2_8),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_1_3_8),
	.Y(N_2026)
);
defparam \un1_DacWriteNextState_296_1_i_m2[16] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_296_1_i_m2[14]  (
	.A(DacSetpoints_1_2_6),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_1_3_6),
	.Y(N_2028)
);
defparam \un1_DacWriteNextState_296_1_i_m2[14] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_296_1_i_m2[13]  (
	.A(DacSetpoints_1_2_5),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_1_3_5),
	.Y(N_2029)
);
defparam \un1_DacWriteNextState_296_1_i_m2[13] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_296_1_i_m2[12]  (
	.A(DacSetpoints_1_2_4),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_1_3_4),
	.Y(N_2030)
);
defparam \un1_DacWriteNextState_296_1_i_m2[12] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_296_1_i_m2[11]  (
	.A(DacSetpoints_1_2_3),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_1_3_3),
	.Y(N_2031)
);
defparam \un1_DacWriteNextState_296_1_i_m2[11] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_296_1_i_m2[10]  (
	.A(DacSetpoints_1_2_2),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_1_3_2),
	.Y(N_2032)
);
defparam \un1_DacWriteNextState_296_1_i_m2[10] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_296_1_i_m2[9]  (
	.A(DacSetpoints_1_2_1),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_1_3_1),
	.Y(N_2033)
);
defparam \un1_DacWriteNextState_296_1_i_m2[9] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_296_1_i_m2[8]  (
	.A(DacSetpoints_1_2_0),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_1_3_0),
	.Y(N_2034)
);
defparam \un1_DacWriteNextState_296_1_i_m2[8] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_296_0_i_m2[22]  (
	.A(DacSetpoints_1_0_14),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_1_1_14),
	.Y(N_2044)
);
defparam \un1_DacWriteNextState_296_0_i_m2[22] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_296_0_i_m2[19]  (
	.A(DacSetpoints_1_0_11),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_1_1_11),
	.Y(N_2047)
);
defparam \un1_DacWriteNextState_296_0_i_m2[19] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_296_0_i_m2[17]  (
	.A(DacSetpoints_1_0_9),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_1_1_9),
	.Y(N_2049)
);
defparam \un1_DacWriteNextState_296_0_i_m2[17] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_296_0_i_m2[16]  (
	.A(DacSetpoints_1_0_8),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_1_1_8),
	.Y(N_2050)
);
defparam \un1_DacWriteNextState_296_0_i_m2[16] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_296_0_i_m2[14]  (
	.A(DacSetpoints_1_0_6),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_1_1_6),
	.Y(N_2052)
);
defparam \un1_DacWriteNextState_296_0_i_m2[14] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_296_0_i_m2[13]  (
	.A(DacSetpoints_1_0_5),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_1_1_5),
	.Y(N_2053)
);
defparam \un1_DacWriteNextState_296_0_i_m2[13] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_296_0_i_m2[12]  (
	.A(DacSetpoints_1_0_4),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_1_1_4),
	.Y(N_2054)
);
defparam \un1_DacWriteNextState_296_0_i_m2[12] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_296_0_i_m2[11]  (
	.A(DacSetpoints_1_0_3),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_1_1_3),
	.Y(N_2055)
);
defparam \un1_DacWriteNextState_296_0_i_m2[11] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_296_0_i_m2[10]  (
	.A(DacSetpoints_1_0_2),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_1_1_2),
	.Y(N_2056)
);
defparam \un1_DacWriteNextState_296_0_i_m2[10] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_296_0_i_m2[9]  (
	.A(DacSetpoints_1_0_1),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_1_1_1),
	.Y(N_2057)
);
defparam \un1_DacWriteNextState_296_0_i_m2[9] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_296_0_i_m2[8]  (
	.A(DacSetpoints_1_0_0),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_1_1_0),
	.Y(N_2058)
);
defparam \un1_DacWriteNextState_296_0_i_m2[8] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_295_1_i_m2[22]  (
	.A(DacSetpoints_2_2_14),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_2_3_14),
	.Y(N_2068)
);
defparam \un1_DacWriteNextState_295_1_i_m2[22] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_295_1_i_m2[19]  (
	.A(DacSetpoints_2_2_11),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_2_3_11),
	.Y(N_2071)
);
defparam \un1_DacWriteNextState_295_1_i_m2[19] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_295_1_i_m2[17]  (
	.A(DacSetpoints_2_2_9),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_2_3_9),
	.Y(N_2073)
);
defparam \un1_DacWriteNextState_295_1_i_m2[17] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_295_1_i_m2[16]  (
	.A(DacSetpoints_2_2_8),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_2_3_8),
	.Y(N_2074)
);
defparam \un1_DacWriteNextState_295_1_i_m2[16] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_295_1_i_m2[14]  (
	.A(DacSetpoints_2_2_6),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_2_3_6),
	.Y(N_2076)
);
defparam \un1_DacWriteNextState_295_1_i_m2[14] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_295_1_i_m2[13]  (
	.A(DacSetpoints_2_2_5),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_2_3_5),
	.Y(N_2077)
);
defparam \un1_DacWriteNextState_295_1_i_m2[13] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_295_1_i_m2[12]  (
	.A(DacSetpoints_2_2_4),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_2_3_4),
	.Y(N_2078)
);
defparam \un1_DacWriteNextState_295_1_i_m2[12] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_295_1_i_m2[11]  (
	.A(DacSetpoints_2_2_3),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_2_3_3),
	.Y(N_2079)
);
defparam \un1_DacWriteNextState_295_1_i_m2[11] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_295_1_i_m2[10]  (
	.A(DacSetpoints_2_2_2),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_2_3_2),
	.Y(N_2080)
);
defparam \un1_DacWriteNextState_295_1_i_m2[10] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_295_1_i_m2[9]  (
	.A(DacSetpoints_2_2_1),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_2_3_1),
	.Y(N_2081)
);
defparam \un1_DacWriteNextState_295_1_i_m2[9] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_295_1_i_m2[8]  (
	.A(DacSetpoints_2_2_0),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_2_3_0),
	.Y(N_2082)
);
defparam \un1_DacWriteNextState_295_1_i_m2[8] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_295_0_i_m2[22]  (
	.A(DacSetpoints_2_0_14),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_2_1_14),
	.Y(N_2092)
);
defparam \un1_DacWriteNextState_295_0_i_m2[22] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_295_0_i_m2[19]  (
	.A(DacSetpoints_2_0_11),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_2_1_11),
	.Y(N_2095)
);
defparam \un1_DacWriteNextState_295_0_i_m2[19] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_295_0_i_m2[17]  (
	.A(DacSetpoints_2_0_9),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_2_1_9),
	.Y(N_2097)
);
defparam \un1_DacWriteNextState_295_0_i_m2[17] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_295_0_i_m2[16]  (
	.A(DacSetpoints_2_0_8),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_2_1_8),
	.Y(N_2098)
);
defparam \un1_DacWriteNextState_295_0_i_m2[16] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_295_0_i_m2[14]  (
	.A(DacSetpoints_2_0_6),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_2_1_6),
	.Y(N_2100)
);
defparam \un1_DacWriteNextState_295_0_i_m2[14] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_295_0_i_m2[13]  (
	.A(DacSetpoints_2_0_5),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_2_1_5),
	.Y(N_2101)
);
defparam \un1_DacWriteNextState_295_0_i_m2[13] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_295_0_i_m2[12]  (
	.A(DacSetpoints_2_0_4),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_2_1_4),
	.Y(N_2102)
);
defparam \un1_DacWriteNextState_295_0_i_m2[12] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_295_0_i_m2[11]  (
	.A(DacSetpoints_2_0_3),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_2_1_3),
	.Y(N_2103)
);
defparam \un1_DacWriteNextState_295_0_i_m2[11] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_295_0_i_m2[10]  (
	.A(DacSetpoints_2_0_2),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_2_1_2),
	.Y(N_2104)
);
defparam \un1_DacWriteNextState_295_0_i_m2[10] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_295_0_i_m2[9]  (
	.A(DacSetpoints_2_0_1),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_2_1_1),
	.Y(N_2105)
);
defparam \un1_DacWriteNextState_295_0_i_m2[9] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_295_0_i_m2[8]  (
	.A(DacSetpoints_2_0_0),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_2_1_0),
	.Y(N_2106)
);
defparam \un1_DacWriteNextState_295_0_i_m2[8] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_294_1_i_m2[22]  (
	.A(DacSetpoints_3_2_14),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_3_3_14),
	.Y(N_2116)
);
defparam \un1_DacWriteNextState_294_1_i_m2[22] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_294_1_i_m2[19]  (
	.A(DacSetpoints_3_2_11),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_3_3_11),
	.Y(N_2119)
);
defparam \un1_DacWriteNextState_294_1_i_m2[19] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_294_1_i_m2[17]  (
	.A(DacSetpoints_3_2_9),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_3_3_9),
	.Y(N_2121)
);
defparam \un1_DacWriteNextState_294_1_i_m2[17] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_294_1_i_m2[16]  (
	.A(DacSetpoints_3_2_8),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_3_3_8),
	.Y(N_2122)
);
defparam \un1_DacWriteNextState_294_1_i_m2[16] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_294_1_i_m2[14]  (
	.A(DacSetpoints_3_2_6),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_3_3_6),
	.Y(N_2124)
);
defparam \un1_DacWriteNextState_294_1_i_m2[14] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_294_1_i_m2[13]  (
	.A(DacSetpoints_3_2_5),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_3_3_5),
	.Y(N_2125)
);
defparam \un1_DacWriteNextState_294_1_i_m2[13] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_294_1_i_m2[12]  (
	.A(DacSetpoints_3_2_4),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_3_3_4),
	.Y(N_2126)
);
defparam \un1_DacWriteNextState_294_1_i_m2[12] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_294_1_i_m2[11]  (
	.A(DacSetpoints_3_2_3),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_3_3_3),
	.Y(N_2127)
);
defparam \un1_DacWriteNextState_294_1_i_m2[11] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_294_1_i_m2[10]  (
	.A(DacSetpoints_3_2_2),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_3_3_2),
	.Y(N_2128)
);
defparam \un1_DacWriteNextState_294_1_i_m2[10] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_294_1_i_m2[9]  (
	.A(DacSetpoints_3_2_1),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_3_3_1),
	.Y(N_2129)
);
defparam \un1_DacWriteNextState_294_1_i_m2[9] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_294_1_i_m2[8]  (
	.A(DacSetpoints_3_2_0),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_3_3_0),
	.Y(N_2130)
);
defparam \un1_DacWriteNextState_294_1_i_m2[8] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_294_0_i_m2[22]  (
	.A(DacSetpoints_3_0_14),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_3_1_14),
	.Y(N_2140)
);
defparam \un1_DacWriteNextState_294_0_i_m2[22] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_294_0_i_m2[19]  (
	.A(DacSetpoints_3_0_11),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_3_1_11),
	.Y(N_2145)
);
defparam \un1_DacWriteNextState_294_0_i_m2[19] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_294_0_i_m2[17]  (
	.A(DacSetpoints_3_0_9),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_3_1_9),
	.Y(N_2147)
);
defparam \un1_DacWriteNextState_294_0_i_m2[17] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_294_0_i_m2[16]  (
	.A(DacSetpoints_3_0_8),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_3_1_8),
	.Y(N_2156)
);
defparam \un1_DacWriteNextState_294_0_i_m2[16] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_294_0_i_m2[14]  (
	.A(DacSetpoints_3_0_6),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_3_1_6),
	.Y(N_2158)
);
defparam \un1_DacWriteNextState_294_0_i_m2[14] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_294_0_i_m2[13]  (
	.A(DacSetpoints_3_0_5),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_3_1_5),
	.Y(N_2159)
);
defparam \un1_DacWriteNextState_294_0_i_m2[13] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_294_0_i_m2[12]  (
	.A(DacSetpoints_3_0_4),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_3_1_4),
	.Y(N_2160)
);
defparam \un1_DacWriteNextState_294_0_i_m2[12] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_294_0_i_m2[11]  (
	.A(DacSetpoints_3_0_3),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_3_1_3),
	.Y(N_2161)
);
defparam \un1_DacWriteNextState_294_0_i_m2[11] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_294_0_i_m2[10]  (
	.A(DacSetpoints_3_0_2),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_3_1_2),
	.Y(N_2162)
);
defparam \un1_DacWriteNextState_294_0_i_m2[10] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_294_0_i_m2[9]  (
	.A(DacSetpoints_3_0_1),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_3_1_1),
	.Y(N_2163)
);
defparam \un1_DacWriteNextState_294_0_i_m2[9] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_294_0_i_m2[8]  (
	.A(DacSetpoints_3_0_0),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_3_1_0),
	.Y(N_2164)
);
defparam \un1_DacWriteNextState_294_0_i_m2[8] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_293_1_i_m2[22]  (
	.A(DacSetpoints_4_2_14),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_4_3_14),
	.Y(N_2180)
);
defparam \un1_DacWriteNextState_293_1_i_m2[22] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_293_1_i_m2[19]  (
	.A(DacSetpoints_4_2_11),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_4_3_11),
	.Y(N_2183)
);
defparam \un1_DacWriteNextState_293_1_i_m2[19] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_293_1_i_m2[17]  (
	.A(DacSetpoints_4_2_9),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_4_3_9),
	.Y(N_2185)
);
defparam \un1_DacWriteNextState_293_1_i_m2[17] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_293_1_i_m2[16]  (
	.A(DacSetpoints_4_2_8),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_4_3_8),
	.Y(N_2186)
);
defparam \un1_DacWriteNextState_293_1_i_m2[16] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_293_1_i_m2[14]  (
	.A(DacSetpoints_4_2_6),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_4_3_6),
	.Y(N_2188)
);
defparam \un1_DacWriteNextState_293_1_i_m2[14] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_293_1_i_m2[13]  (
	.A(DacSetpoints_4_2_5),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_4_3_5),
	.Y(N_2189)
);
defparam \un1_DacWriteNextState_293_1_i_m2[13] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_293_1_i_m2[12]  (
	.A(DacSetpoints_4_2_4),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_4_3_4),
	.Y(N_2190)
);
defparam \un1_DacWriteNextState_293_1_i_m2[12] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_293_1_i_m2[11]  (
	.A(DacSetpoints_4_2_3),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_4_3_3),
	.Y(N_2191)
);
defparam \un1_DacWriteNextState_293_1_i_m2[11] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_293_1_i_m2[10]  (
	.A(DacSetpoints_4_2_2),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_4_3_2),
	.Y(N_2192)
);
defparam \un1_DacWriteNextState_293_1_i_m2[10] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_293_1_i_m2[9]  (
	.A(DacSetpoints_4_2_1),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_4_3_1),
	.Y(N_2193)
);
defparam \un1_DacWriteNextState_293_1_i_m2[9] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_293_1_i_m2[8]  (
	.A(DacSetpoints_4_2_0),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_4_3_0),
	.Y(N_2194)
);
defparam \un1_DacWriteNextState_293_1_i_m2[8] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_293_0_i_m2[22]  (
	.A(DacSetpoints_4_0_14),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_4_1_14),
	.Y(N_2204)
);
defparam \un1_DacWriteNextState_293_0_i_m2[22] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_293_0_i_m2[19]  (
	.A(DacSetpoints_4_0_11),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_4_1_11),
	.Y(N_2207)
);
defparam \un1_DacWriteNextState_293_0_i_m2[19] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_293_0_i_m2[17]  (
	.A(DacSetpoints_4_0_9),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_4_1_9),
	.Y(N_2209)
);
defparam \un1_DacWriteNextState_293_0_i_m2[17] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_293_0_i_m2[16]  (
	.A(DacSetpoints_4_0_8),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_4_1_8),
	.Y(N_2210)
);
defparam \un1_DacWriteNextState_293_0_i_m2[16] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_293_0_i_m2[14]  (
	.A(DacSetpoints_4_0_6),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_4_1_6),
	.Y(N_2212)
);
defparam \un1_DacWriteNextState_293_0_i_m2[14] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_293_0_i_m2[13]  (
	.A(DacSetpoints_4_0_5),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_4_1_5),
	.Y(N_2213)
);
defparam \un1_DacWriteNextState_293_0_i_m2[13] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_293_0_i_m2[12]  (
	.A(DacSetpoints_4_0_4),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_4_1_4),
	.Y(N_2214)
);
defparam \un1_DacWriteNextState_293_0_i_m2[12] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_293_0_i_m2[11]  (
	.A(DacSetpoints_4_0_3),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_4_1_3),
	.Y(N_2215)
);
defparam \un1_DacWriteNextState_293_0_i_m2[11] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_293_0_i_m2[10]  (
	.A(DacSetpoints_4_0_2),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_4_1_2),
	.Y(N_2216)
);
defparam \un1_DacWriteNextState_293_0_i_m2[10] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_293_0_i_m2[9]  (
	.A(DacSetpoints_4_0_1),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_4_1_1),
	.Y(N_2217)
);
defparam \un1_DacWriteNextState_293_0_i_m2[9] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_293_0_i_m2[8]  (
	.A(DacSetpoints_4_0_0),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_4_1_0),
	.Y(N_2218)
);
defparam \un1_DacWriteNextState_293_0_i_m2[8] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_292_1_i_m2[22]  (
	.A(DacSetpoints_5_2_11),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_5_3_11),
	.Y(N_2228)
);
defparam \un1_DacWriteNextState_292_1_i_m2[22] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_292_1_i_m2[19]  (
	.A(DacSetpoints_5_2_8),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_5_3_8),
	.Y(N_2232)
);
defparam \un1_DacWriteNextState_292_1_i_m2[19] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_292_1_i_m2[17]  (
	.A(DacSetpoints_5_2_6),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_5_3_6),
	.Y(N_2234)
);
defparam \un1_DacWriteNextState_292_1_i_m2[17] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_292_1_i_m2[16]  (
	.A(DacSetpoints_5_2_5),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_5_3_5),
	.Y(N_2235)
);
defparam \un1_DacWriteNextState_292_1_i_m2[16] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_292_1_i_m2[15]  (
	.A(DacSetpoints_5_2_4),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_5_3_4),
	.Y(N_2236)
);
defparam \un1_DacWriteNextState_292_1_i_m2[15] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_292_1_i_m2[14]  (
	.A(DacSetpoints_5_2_3),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_5_3_3),
	.Y(N_2237)
);
defparam \un1_DacWriteNextState_292_1_i_m2[14] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_292_1_i_m2[13]  (
	.A(DacSetpoints_5_2_2),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_5_3_2),
	.Y(N_2238)
);
defparam \un1_DacWriteNextState_292_1_i_m2[13] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_292_1_i_m2[12]  (
	.A(DacSetpoints_5_2_1),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_5_3_1),
	.Y(N_2239)
);
defparam \un1_DacWriteNextState_292_1_i_m2[12] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_292_1_i_m2[11]  (
	.A(DacSetpoints_5_2_0),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_5_3_0),
	.Y(N_2240)
);
defparam \un1_DacWriteNextState_292_1_i_m2[11] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_292_0_i_m2[22]  (
	.A(DacSetpoints_5_0_11),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_5_1_11),
	.Y(N_2242)
);
defparam \un1_DacWriteNextState_292_0_i_m2[22] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_292_0_i_m2[19]  (
	.A(DacSetpoints_5_0_8),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_5_1_8),
	.Y(N_2245)
);
defparam \un1_DacWriteNextState_292_0_i_m2[19] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_292_0_i_m2[17]  (
	.A(DacSetpoints_5_0_6),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_5_1_6),
	.Y(N_2247)
);
defparam \un1_DacWriteNextState_292_0_i_m2[17] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_292_0_i_m2[16]  (
	.A(DacSetpoints_5_0_5),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_5_1_5),
	.Y(N_2248)
);
defparam \un1_DacWriteNextState_292_0_i_m2[16] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_292_0_i_m2[15]  (
	.A(DacSetpoints_5_0_4),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_5_1_4),
	.Y(N_2249)
);
defparam \un1_DacWriteNextState_292_0_i_m2[15] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_292_0_i_m2[14]  (
	.A(DacSetpoints_5_0_3),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_5_1_3),
	.Y(N_2250)
);
defparam \un1_DacWriteNextState_292_0_i_m2[14] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_292_0_i_m2[13]  (
	.A(DacSetpoints_5_0_2),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_5_1_2),
	.Y(N_2251)
);
defparam \un1_DacWriteNextState_292_0_i_m2[13] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_292_0_i_m2[12]  (
	.A(DacSetpoints_5_0_1),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_5_1_1),
	.Y(N_2260)
);
defparam \un1_DacWriteNextState_292_0_i_m2[12] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_292_0_i_m2[11]  (
	.A(DacSetpoints_5_0_0),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_5_1_0),
	.Y(N_2261)
);
defparam \un1_DacWriteNextState_292_0_i_m2[11] .INIT=8'hE2;
// @48:1453
  CFG4 \un1_DacSetpointReadAddressController_2_i_a2_0[0]  (
	.A(DacSetpointReadAddressController[0]),
	.B(DacWriteNextState_19),
	.C(DacSetpointReadAddressController[2]),
	.D(DacSetpointReadAddressController[1]),
	.Y(N_5244)
);
defparam \un1_DacSetpointReadAddressController_2_i_a2_0[0] .INIT=16'h1000;
// @37:114
  CFG4 un3_clkdivlto3 (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_Z[1]),
	.D(ClkDiv_Z[0]),
	.Y(un3_clkdivlt8)
);
defparam un3_clkdivlto3.INIT=16'h0111;
// @37:114
  CFG3 un3_clkdivlto8_2 (
	.A(ClkDiv_Z[8]),
	.B(ClkDiv_Z[7]),
	.C(ClkDiv_Z[4]),
	.Y(un3_clkdivlto8_2_Z)
);
defparam un3_clkdivlto8_2.INIT=8'h7F;
// @37:114
  CFG3 \SpiBitPos_6_1.SUM_i_a2[2]  (
	.A(SpiBitPos_Z[4]),
	.B(SpiBitPos_Z[2]),
	.C(SpiBitPos_Z[3]),
	.Y(N_5498)
);
defparam \SpiBitPos_6_1.SUM_i_a2[2] .INIT=8'h01;
// @48:1453
  CFG3 \un1_DacSetpointReadAddressDac_2_i_a2[0]  (
	.A(DacSetpointReadAddressDac[0]),
	.B(DacWriteNextState_8),
	.C(domachine_i),
	.Y(N_5240)
);
defparam \un1_DacSetpointReadAddressDac_2_i_a2[0] .INIT=8'h15;
// @48:1453
  CFG3 un1_domachine_i_inv_1_i_i (
	.A(N_280_i_0_a2_Z),
	.B(DacWriteNextState_8),
	.C(domachine_i),
	.Y(N_974)
);
defparam un1_domachine_i_inv_1_i_i.INIT=8'hEA;
// @48:1453
  CFG3 un1_DacSetpointReadAddressDac_1_sqmuxa_0_o2 (
	.A(DacSetpointReadAddressDac[0]),
	.B(DacWriteNextState_8),
	.C(DacSetpointReadAddressDac[1]),
	.Y(N_1865)
);
defparam un1_DacSetpointReadAddressDac_1_sqmuxa_0_o2.INIT=8'h7F;
// @48:1453
  CFG3 \un1_DacSetpointReadAddressDac_2_i_o2[1]  (
	.A(DacSetpointReadAddressDac[0]),
	.B(DacWriteNextState_8),
	.C(domachine_i),
	.Y(N_2263)
);
defparam \un1_DacSetpointReadAddressDac_2_i_o2[1] .INIT=8'h7F;
// @48:1453
  CFG2 N_988_i (
	.A(DacWriteNextState_19),
	.B(DacSetpointReadAddressDac[1]),
	.Y(N_988_i_1z)
);
defparam N_988_i.INIT=4'h4;
// @48:1453
  CFG2 N_986_i (
	.A(DacWriteNextState_19),
	.B(DacSetpointReadAddressDac[0]),
	.Y(N_986_i_1z)
);
defparam N_986_i.INIT=4'h4;
// @48:1453
  CFG2 N_994_i (
	.A(DacWriteNextState_19),
	.B(DacSetpointReadAddressController[2]),
	.Y(N_994_i_1z)
);
defparam N_994_i.INIT=4'h4;
// @48:1453
  CFG2 N_992_i (
	.A(DacWriteNextState_19),
	.B(DacSetpointReadAddressController[1]),
	.Y(N_992_i_1z)
);
defparam N_992_i.INIT=4'h4;
// @48:1453
  CFG2 N_990_i (
	.A(DacWriteNextState_19),
	.B(DacSetpointReadAddressController[0]),
	.Y(N_990_i_1z)
);
defparam N_990_i.INIT=4'h4;
// @43:115
  CFG2 N_933_i (
	.A(DacASetpointToWrite[23]),
	.B(SpiRst),
	.Y(N_933_i_Z)
);
defparam N_933_i.INIT=4'h8;
// @48:1453
  CFG4 \un1_DacWriteNextState_295_3_a2[23]  (
	.A(DacSetpoints_2_2_15),
	.B(DacSetpoints_2_3_15),
	.C(N_1827),
	.D(DacWriteNextState_0),
	.Y(N_5273)
);
defparam \un1_DacWriteNextState_295_3_a2[23] .INIT=16'hC0A0;
// @37:133
  CFG4 Mosi_i_3_2_i_m2_2_0 (
	.A(DataToMosi_i_Z[19]),
	.B(DataToMosi_i_Z[3]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_5916_2)
);
defparam Mosi_i_3_2_i_m2_2_0.INIT=16'hAC00;
// @37:133
  CFG4 Mosi_i_3_8_i_m2_1_0 (
	.A(DataToMosi_i_Z[23]),
	.B(DataToMosi_i_Z[7]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_5922_1)
);
defparam Mosi_i_3_8_i_m2_1_0.INIT=16'h00AC;
// @48:1453
  CFG4 \un1_DacSetpointReadAddressController_2_i_0[1]  (
	.A(DacSetpointReadAddressController[1]),
	.B(DacSetpointReadAddressController[2]),
	.C(N_280_i_0_a2_Z),
	.D(DacWriteNextState_19),
	.Y(un1_DacSetpointReadAddressController_2_i_0_Z[1])
);
defparam \un1_DacSetpointReadAddressController_2_i_0[1] .INIT=16'hF0F4;
// @32:47
  CFG4 \un1_Mosi_i_0_sqmuxa_1_i_a2_0_2[0]  (
	.A(SpiBitPos_Z[2]),
	.B(N_5499),
	.C(SpiBitPos_Z[3]),
	.D(SpiBitPos_Z[4]),
	.Y(un1_Mosi_i_0_sqmuxa_1_i_a2_0_2_Z[0])
);
defparam \un1_Mosi_i_0_sqmuxa_1_i_a2_0_2[0] .INIT=16'h4000;
// @37:114
  CFG3 \SpiBitPos_6_1.SUM_i_o2_1[0]  (
	.A(TP6_c),
	.B(un3_clkdivlto8_2_Z),
	.C(SpiXferCompleteOut),
	.Y(SUM_i_o2_1[0])
);
defparam \SpiBitPos_6_1.SUM_i_o2_1[0] .INIT=8'hFD;
// @48:1453
  CFG4 \DacWriteNextState_ns_0_o2[11]  (
	.A(DacSetpointReadedAddressController_0),
	.B(DacSetpointReadedAddressDac[1]),
	.C(DacSetpointReadedAddressDac[0]),
	.D(N_1867),
	.Y(N_2274)
);
defparam \DacWriteNextState_ns_0_o2[11] .INIT=16'h7FFF;
// @48:1453
  CFG4 \un1_DacWriteNextState_295_3_a2_0[23]  (
	.A(DacSetpoints_2_0_15),
	.B(DacSetpoints_2_1_15),
	.C(N_5289),
	.D(DacWriteNextState_4),
	.Y(N_5274)
);
defparam \un1_DacWriteNextState_295_3_a2_0[23] .INIT=16'hC0A0;
// @37:133
  CFG3 Mosi_i_3_2_i_m2 (
	.A(DataToMosi_i_Z[15]),
	.B(SpiBitPos_Z[2]),
	.C(N_5916_2),
	.Y(N_5916)
);
defparam Mosi_i_3_2_i_m2.INIT=8'hF2;
// @37:133
  CFG3 Mosi_i_3_8_i_m2 (
	.A(DataToMosi_i_Z[11]),
	.B(SpiBitPos_Z[2]),
	.C(N_5922_1),
	.Y(N_5922)
);
defparam Mosi_i_3_8_i_m2.INIT=8'hF8;
// @48:775
  CFG4 \un1_DacWriteNextState_296_0_i_m2_RNIL2HP[19]  (
	.A(N_1827),
	.B(N_5289),
	.C(N_2047),
	.D(N_2023),
	.Y(m186_0_0)
);
defparam \un1_DacWriteNextState_296_0_i_m2_RNIL2HP[19] .INIT=16'hEAC0;
// @48:775
  CFG4 \un1_DacWriteNextState_293_0_i_m2_RNIF05H[19]  (
	.A(N_1827),
	.B(N_5289),
	.C(N_2207),
	.D(N_2183),
	.Y(m501_0_0)
);
defparam \un1_DacWriteNextState_293_0_i_m2_RNIF05H[19] .INIT=16'hEAC0;
// @48:775
  CFG4 \un1_DacWriteNextState_295_1_i_m2_RNIJC2S[19]  (
	.A(N_1827),
	.B(N_5289),
	.C(N_2095),
	.D(N_2071),
	.Y(m286_0_0)
);
defparam \un1_DacWriteNextState_295_1_i_m2_RNIJC2S[19] .INIT=16'hEAC0;
// @48:1453
  CFG4 \un1_DacWriteNextState_297_3_0[19]  (
	.A(N_1827),
	.B(N_5289),
	.C(N_1999),
	.D(N_1975),
	.Y(un1_DacWriteNextState_297_3_0_Z[19])
);
defparam \un1_DacWriteNextState_297_3_0[19] .INIT=16'hEAC0;
// @48:775
  CFG4 \un1_DacWriteNextState_294_0_i_m2_RNIHMJU[19]  (
	.A(N_1827),
	.B(N_5289),
	.C(N_2145),
	.D(N_2119),
	.Y(m381_0_0)
);
defparam \un1_DacWriteNextState_294_0_i_m2_RNIHMJU[19] .INIT=16'hEAC0;
// @48:775
  CFG4 \un1_DacWriteNextState_297_1_i_m2_RNIHIVM[16]  (
	.A(N_1827),
	.B(N_5289),
	.C(N_2002),
	.D(N_1978),
	.Y(m96_1_0)
);
defparam \un1_DacWriteNextState_297_1_i_m2_RNIHIVM[16] .INIT=16'h0CAE;
// @48:775
  CFG4 \un1_DacWriteNextState_292_1_i_m2_RNI74MJ[16]  (
	.A(N_1827),
	.B(N_5289),
	.C(N_2248),
	.D(N_2235),
	.Y(m109_0_0_0)
);
defparam \un1_DacWriteNextState_292_1_i_m2_RNI74MJ[16] .INIT=16'h0CAE;
// @48:775
  CFG4 \un1_DacWriteNextState_293_0_i_m2_RNI9Q4H[16]  (
	.A(N_1827),
	.B(N_5289),
	.C(N_2210),
	.D(N_2186),
	.Y(m511_0_0)
);
defparam \un1_DacWriteNextState_293_0_i_m2_RNI9Q4H[16] .INIT=16'h0CAE;
// @48:775
  CFG4 \un1_DacWriteNextState_294_0_i_m2_RNIBGJU[16]  (
	.A(N_1827),
	.B(N_5289),
	.C(N_2156),
	.D(N_2122),
	.Y(m396_0_0)
);
defparam \un1_DacWriteNextState_294_0_i_m2_RNIBGJU[16] .INIT=16'h0CAE;
// @48:775
  CFG4 \un1_DacWriteNextState_296_0_i_m2_RNIFSGP[16]  (
	.A(N_1827),
	.B(N_5289),
	.C(N_2050),
	.D(N_2026),
	.Y(m201_0_0)
);
defparam \un1_DacWriteNextState_296_0_i_m2_RNIFSGP[16] .INIT=16'h0CAE;
// @48:775
  CFG4 \un1_DacWriteNextState_295_1_i_m2_RNID62S[16]  (
	.A(N_1827),
	.B(N_5289),
	.C(N_2098),
	.D(N_2074),
	.Y(m296_0_0)
);
defparam \un1_DacWriteNextState_295_1_i_m2_RNID62S[16] .INIT=16'h0CAE;
// @32:47
  CFG3 \un1_Mosi_i_0_sqmuxa_1_i_o2_0[0]  (
	.A(N_5498),
	.B(SpiXferCompleteOut),
	.C(N_5499),
	.Y(un1_Mosi_i_0_sqmuxa_1_i_o2_0_Z[0])
);
defparam \un1_Mosi_i_0_sqmuxa_1_i_o2_0[0] .INIT=8'hEC;
// @48:775
  CFG4 \un1_DacWriteNextState_293_0_i_m2_RNIBS4H[17]  (
	.A(N_1827),
	.B(N_5289),
	.C(N_2209),
	.D(N_2185),
	.Y(m139_0_0_0)
);
defparam \un1_DacWriteNextState_293_0_i_m2_RNIBS4H[17] .INIT=16'h0CAE;
// @48:775
  CFG4 \un1_DacWriteNextState_295_1_i_m2_RNIF82S[17]  (
	.A(N_1827),
	.B(N_5289),
	.C(N_2097),
	.D(N_2073),
	.Y(m291_i_0)
);
defparam \un1_DacWriteNextState_295_1_i_m2_RNIF82S[17] .INIT=16'h0CAE;
// @48:775
  CFG4 \un1_DacWriteNextState_292_1_i_m2_RNI96MJ[17]  (
	.A(N_1827),
	.B(N_5289),
	.C(N_2247),
	.D(N_2234),
	.Y(m581_i_0)
);
defparam \un1_DacWriteNextState_292_1_i_m2_RNI96MJ[17] .INIT=16'h0CAE;
// @48:775
  CFG4 \un1_DacWriteNextState_297_1_i_m2_RNIJKVM[17]  (
	.A(N_1827),
	.B(N_5289),
	.C(N_2001),
	.D(N_1977),
	.Y(m90_i_0)
);
defparam \un1_DacWriteNextState_297_1_i_m2_RNIJKVM[17] .INIT=16'h0CAE;
// @48:775
  CFG4 \un1_DacWriteNextState_292_1_i_m2_RNI52MJ[15]  (
	.A(N_1827),
	.B(N_5289),
	.C(N_2249),
	.D(N_2236),
	.Y(m115_0_i_0)
);
defparam \un1_DacWriteNextState_292_1_i_m2_RNI52MJ[15] .INIT=16'hEAC0;
// @48:775
  CFG4 \un1_DacWriteNextState_296_0_i_m2_RNIHUGP[17]  (
	.A(N_1827),
	.B(N_5289),
	.C(N_2049),
	.D(N_2025),
	.Y(m196_i_0)
);
defparam \un1_DacWriteNextState_296_0_i_m2_RNIHUGP[17] .INIT=16'h0CAE;
// @48:775
  CFG4 \un1_DacWriteNextState_294_0_i_m2_RNIDIJU[17]  (
	.A(N_1827),
	.B(N_5289),
	.C(N_2147),
	.D(N_2121),
	.Y(m391_i_0)
);
defparam \un1_DacWriteNextState_294_0_i_m2_RNIDIJU[17] .INIT=16'h0CAE;
// @37:114
  CFG4 \SpiBitPos_6_1.SUM_i_o2[0]  (
	.A(ClkDiv_Z[6]),
	.B(ClkDiv_Z[5]),
	.C(un3_clkdivlt8),
	.D(SUM_i_o2_1[0]),
	.Y(N_5412)
);
defparam \SpiBitPos_6_1.SUM_i_o2[0] .INIT=16'hFFF7;
// @37:114
  CFG4 un3_clkdivlto8 (
	.A(ClkDiv_Z[6]),
	.B(ClkDiv_Z[5]),
	.C(un3_clkdivlto8_2_Z),
	.D(un3_clkdivlt8),
	.Y(un3_clkdivlto8_Z)
);
defparam un3_clkdivlto8.INIT=16'hFFF7;
// @48:1453
  CFG3 un1_DacSetpointReadAddressDac_1_sqmuxa_0_o2_0 (
	.A(DacSetpointReadAddressController[2]),
	.B(DacWriteNextState_19),
	.C(N_1865),
	.Y(N_1873)
);
defparam un1_DacSetpointReadAddressDac_1_sqmuxa_0_o2_0.INIT=8'hCD;
// @48:1453
  CFG4 \un1_DacWriteNextState_295_3_1[23]  (
	.A(N_5273),
	.B(DacWriteNextState_12),
	.C(N_5274),
	.D(N_5288),
	.Y(un1_DacWriteNextState_295_3_1_Z[23])
);
defparam \un1_DacWriteNextState_295_3_1[23] .INIT=16'hFEFA;
// @37:114
  CFG3 \SpiBitPos_6_1.SUM_0_o2_0[3]  (
	.A(SpiBitPos_Z[0]),
	.B(SpiBitPos_Z[1]),
	.C(N_5412),
	.Y(N_5416)
);
defparam \SpiBitPos_6_1.SUM_0_o2_0[3] .INIT=8'hFE;
// @37:89
  CFG4 XferComplete_ice (
	.A(TP6_c),
	.B(N_5499),
	.C(N_5498),
	.D(un3_clkdivlto8_Z),
	.Y(XferComplete_ice_Z)
);
defparam XferComplete_ice.INIT=16'h0040;
// @48:1453
  CFG3 \DacWriteNextState_ns_0[11]  (
	.A(DacWriteNextState_7),
	.B(DacWriteNextState_19),
	.C(N_2274),
	.Y(DacWriteNextState_ns_0)
);
defparam \DacWriteNextState_ns_0[11] .INIT=8'hEC;
// @37:114
  CFG2 \ClkDiv_3[2]  (
	.A(un3_clkdivlto8_Z),
	.B(un6_clkdiv_cry_2_S),
	.Y(ClkDiv_3_Z[2])
);
defparam \ClkDiv_3[2] .INIT=4'h8;
// @37:114
  CFG2 \ClkDiv_3[4]  (
	.A(un3_clkdivlto8_Z),
	.B(un6_clkdiv_cry_4_S),
	.Y(ClkDiv_3_Z[4])
);
defparam \ClkDiv_3[4] .INIT=4'h8;
// @37:114
  CFG2 \ClkDiv_3[5]  (
	.A(un3_clkdivlto8_Z),
	.B(un6_clkdiv_cry_5_S),
	.Y(ClkDiv_3_Z[5])
);
defparam \ClkDiv_3[5] .INIT=4'h8;
// @37:114
  CFG2 \ClkDiv_3[6]  (
	.A(un3_clkdivlto8_Z),
	.B(un6_clkdiv_cry_6_S),
	.Y(ClkDiv_3_Z[6])
);
defparam \ClkDiv_3[6] .INIT=4'h8;
// @37:114
  CFG2 \ClkDiv_3[7]  (
	.A(un3_clkdivlto8_Z),
	.B(un6_clkdiv_cry_7_S),
	.Y(ClkDiv_3_Z[7])
);
defparam \ClkDiv_3[7] .INIT=4'h8;
// @37:114
  CFG2 \ClkDiv_3[8]  (
	.A(un3_clkdivlto8_Z),
	.B(un6_clkdiv_s_8_S),
	.Y(ClkDiv_3_Z[8])
);
defparam \ClkDiv_3[8] .INIT=4'h8;
// @48:1453
  CFG3 un1_DacSetpointReadAddressDac_1_sqmuxa_0_RNI4G3M (
	.A(un1_DacSetpointReadAddressDac_1_sqmuxa_0_Z),
	.B(DacSetpointReadAddressDac[1]),
	.C(N_2263),
	.Y(N_978_i)
);
defparam un1_DacSetpointReadAddressDac_1_sqmuxa_0_RNI4G3M.INIT=8'h45;
// @48:1453
  CFG4 \un1_DacSetpointReadAddressController_2_i_a2[0]  (
	.A(DacWriteNextState_19),
	.B(DacSetpointReadAddressController[0]),
	.C(N_1865),
	.D(domachine_i),
	.Y(N_5243)
);
defparam \un1_DacSetpointReadAddressController_2_i_a2[0] .INIT=16'h1033;
// @48:775
  CFG4 \DacWriteNextState_ns_0_o2_RNI17GK1[11]  (
	.A(DacWriteNextState_6),
	.B(DacWriteNextState_7),
	.C(N_2274),
	.D(N_1847),
	.Y(N_942)
);
defparam \DacWriteNextState_ns_0_o2_RNI17GK1[11] .INIT=16'hAE0C;
// @48:1453
  CFG4 \un1_DacSetpointReadAddressController_2_i_o2[1]  (
	.A(DacWriteNextState_19),
	.B(DacSetpointReadAddressController[0]),
	.C(N_1865),
	.D(domachine_i),
	.Y(N_1885)
);
defparam \un1_DacSetpointReadAddressController_2_i_o2[1] .INIT=16'h73FF;
// @37:114
  CFG3 Mosi_i_7_i_m2 (
	.A(un3_clkdivlto8_Z),
	.B(N_5937),
	.C(DacASetpointToWrite[23]),
	.Y(N_1925)
);
defparam Mosi_i_7_i_m2.INIT=8'hE4;
// @48:775
  CFG4 \un1_DacWriteNextState_292_1_i_m2_RNI69QV2[15]  (
	.A(N_5302),
	.B(DacFSetpointToWrite_4),
	.C(m115_0_i_0),
	.D(N_2311),
	.Y(N_929)
);
defparam \un1_DacWriteNextState_292_1_i_m2_RNI69QV2[15] .INIT=16'hFFF8;
// @48:1453
  CFG4 \un1_DacWriteNextState_295_3[23]  (
	.A(N_5288),
	.B(un1_DacWriteNextState_295_3_1_Z[23]),
	.C(DacCSetpointToWrite_15),
	.D(N_1836),
	.Y(un1_DacWriteNextState_295_3_0)
);
defparam \un1_DacWriteNextState_295_3[23] .INIT=16'hCCEC;
// @48:1453
  CFG4 \un1_DacSetpointReadAddressDac_2_i_a2_RNIRK6M[0]  (
	.A(N_2263),
	.B(un1_DacSetpointReadAddressDac_1_sqmuxa_0_Z),
	.C(DacSetpointReadAddressDac[1]),
	.D(N_5240),
	.Y(N_976_i)
);
defparam \un1_DacSetpointReadAddressDac_2_i_a2_RNIRK6M[0] .INIT=16'h0032;
// @48:1453
  CFG3 \un1_DacSetpointReadAddressController_2_i_a2_1[0]  (
	.A(N_1873),
	.B(DacSetpointReadAddressController[0]),
	.C(domachine_i),
	.Y(N_3670)
);
defparam \un1_DacSetpointReadAddressController_2_i_a2_1[0] .INIT=8'h80;
// @48:1453
  CFG4 un1_DacSetpointReadAddressDac_1_sqmuxa_0 (
	.A(N_1865),
	.B(N_1873),
	.C(domachine_i),
	.D(un1_DacSetpointReadAddressDac_1_sqmuxa_0_a2_0),
	.Y(un1_DacSetpointReadAddressDac_1_sqmuxa_0_Z)
);
defparam un1_DacSetpointReadAddressDac_1_sqmuxa_0.INIT=16'hD0C0;
// @48:775
  CFG4 \un1_DacWriteNextState_293_1_i_m2_RNIBRMT3[9]  (
	.A(N_3671),
	.B(N_1824),
	.C(N_2217),
	.D(N_2193),
	.Y(m536_0_1)
);
defparam \un1_DacWriteNextState_293_1_i_m2_RNIBRMT3[9] .INIT=16'h0537;
// @48:775
  CFG4 \un1_DacWriteNextState_292_1_i_m2_RNIVOJM3[13]  (
	.A(N_3671),
	.B(N_1824),
	.C(N_2251),
	.D(N_2238),
	.Y(m591_0_1)
);
defparam \un1_DacWriteNextState_292_1_i_m2_RNIVOJM3[13] .INIT=16'h0537;
// @48:775
  CFG4 \un1_DacWriteNextState_297_1_i_m2_RNI97TP3[13]  (
	.A(N_3671),
	.B(N_1824),
	.C(N_2005),
	.D(N_1981),
	.Y(m37_0_1)
);
defparam \un1_DacWriteNextState_297_1_i_m2_RNI97TP3[13] .INIT=16'h0537;
// @48:775
  CFG4 \un1_DacWriteNextState_294_0_i_m2_RNI35H14[13]  (
	.A(N_3671),
	.B(N_1824),
	.C(N_2159),
	.D(N_2125),
	.Y(m411_0_1)
);
defparam \un1_DacWriteNextState_294_0_i_m2_RNI35H14[13] .INIT=16'h0537;
// @48:775
  CFG4 \un1_DacWriteNextState_296_1_i_m2_RNIFL6M3[8]  (
	.A(N_3671),
	.B(N_1824),
	.C(N_2058),
	.D(N_2034),
	.Y(m241_0_1)
);
defparam \un1_DacWriteNextState_296_1_i_m2_RNIFL6M3[8] .INIT=16'h0537;
// @48:775
  CFG4 \un1_DacWriteNextState_294_0_i_m2_RNI57H14[14]  (
	.A(N_3671),
	.B(N_1824),
	.C(N_2158),
	.D(N_2124),
	.Y(m406_0_1)
);
defparam \un1_DacWriteNextState_294_0_i_m2_RNI57H14[14] .INIT=16'h0537;
// @48:775
  CFG4 \un1_DacWriteNextState_293_0_i_m2_RNITA2K3[11]  (
	.A(N_3671),
	.B(N_1824),
	.C(N_2215),
	.D(N_2191),
	.Y(m531_0_1)
);
defparam \un1_DacWriteNextState_293_0_i_m2_RNITA2K3[11] .INIT=16'h0537;
// @48:775
  CFG4 \un1_DacWriteNextState_295_1_i_m2_RNID1C34[8]  (
	.A(N_3671),
	.B(N_1824),
	.C(N_2106),
	.D(N_2082),
	.Y(m326_0_1)
);
defparam \un1_DacWriteNextState_295_1_i_m2_RNID1C34[8] .INIT=16'h0537;
// @48:775
  CFG4 \un1_DacWriteNextState_293_0_i_m2_RNI3H2K3[14]  (
	.A(N_3671),
	.B(N_1824),
	.C(N_2212),
	.D(N_2188),
	.Y(m516_0_1)
);
defparam \un1_DacWriteNextState_293_0_i_m2_RNI3H2K3[14] .INIT=16'h0537;
// @48:775
  CFG4 \un1_DacWriteNextState_292_1_i_m2_RNIRKJM3[11]  (
	.A(N_3671),
	.B(N_1824),
	.C(N_2261),
	.D(N_2240),
	.Y(m601_0_1)
);
defparam \un1_DacWriteNextState_292_1_i_m2_RNIRKJM3[11] .INIT=16'h0537;
// @48:775
  CFG4 \un1_DacWriteNextState_296_0_i_m2_RNI3DES3[11]  (
	.A(N_3671),
	.B(N_1824),
	.C(N_2055),
	.D(N_2031),
	.Y(m226_0_1)
);
defparam \un1_DacWriteNextState_296_0_i_m2_RNI3DES3[11] .INIT=16'h0537;
// @48:775
  CFG4 \un1_DacWriteNextState_296_0_i_m2_RNI7JGS3[22]  (
	.A(N_3671),
	.B(N_1824),
	.C(N_2044),
	.D(N_2020),
	.Y(m169_0_1)
);
defparam \un1_DacWriteNextState_296_0_i_m2_RNI7JGS3[22] .INIT=16'h0537;
// @48:775
  CFG4 \un1_DacWriteNextState_293_1_i_m2_RNI9PMT3[8]  (
	.A(N_3671),
	.B(N_1824),
	.C(N_2218),
	.D(N_2194),
	.Y(m541_0_1)
);
defparam \un1_DacWriteNextState_293_1_i_m2_RNI9PMT3[8] .INIT=16'h0537;
// @48:775
  CFG4 \un1_DacWriteNextState_295_1_i_m2_RNI7TVU3[14]  (
	.A(N_3671),
	.B(N_1824),
	.C(N_2100),
	.D(N_2076),
	.Y(m301_0_1)
);
defparam \un1_DacWriteNextState_295_1_i_m2_RNI7TVU3[14] .INIT=16'h0537;
// @48:775
  CFG4 \un1_DacWriteNextState_297_0_i_m2_RNIJB1P3[9]  (
	.A(N_3671),
	.B(N_1824),
	.C(N_2009),
	.D(N_1985),
	.Y(m121_1_1)
);
defparam \un1_DacWriteNextState_297_0_i_m2_RNIJB1P3[9] .INIT=16'h0537;
// @48:775
  CFG4 \un1_DacWriteNextState_295_1_i_m2_RNI5T1V3[22]  (
	.A(N_3671),
	.B(N_1824),
	.C(N_2092),
	.D(N_2068),
	.Y(m281_0_1)
);
defparam \un1_DacWriteNextState_295_1_i_m2_RNI5T1V3[22] .INIT=16'h0537;
// @48:775
  CFG4 \un1_DacWriteNextState_293_0_i_m2_RNIVC2K3[12]  (
	.A(N_3671),
	.B(N_1824),
	.C(N_2214),
	.D(N_2190),
	.Y(m526_0_1)
);
defparam \un1_DacWriteNextState_293_0_i_m2_RNIVC2K3[12] .INIT=16'h0537;
// @48:775
  CFG4 \un1_DacWriteNextState_296_1_i_m2_RNIHN6M3[9]  (
	.A(N_3671),
	.B(N_1824),
	.C(N_2057),
	.D(N_2033),
	.Y(m236_0_1)
);
defparam \un1_DacWriteNextState_296_1_i_m2_RNIHN6M3[9] .INIT=16'h0537;
// @48:775
  CFG4 \un1_DacWriteNextState_296_0_i_m2_RNI1BES3[10]  (
	.A(N_3671),
	.B(N_1824),
	.C(N_2056),
	.D(N_2032),
	.Y(m231_0_1)
);
defparam \un1_DacWriteNextState_296_0_i_m2_RNI1BES3[10] .INIT=16'h0537;
// @48:775
  CFG4 \un1_DacWriteNextState_297_1_i_m2_RNI99VP3[22]  (
	.A(N_3671),
	.B(N_1824),
	.C(N_1996),
	.D(N_1972),
	.Y(m80_1_1)
);
defparam \un1_DacWriteNextState_297_1_i_m2_RNI99VP3[22] .INIT=16'h0537;
// @48:775
  CFG4 \un1_DacWriteNextState_296_0_i_m2_RNI5FES3[12]  (
	.A(N_3671),
	.B(N_1824),
	.C(N_2054),
	.D(N_2030),
	.Y(m221_0_1)
);
defparam \un1_DacWriteNextState_296_0_i_m2_RNI5FES3[12] .INIT=16'h0537;
// @48:775
  CFG4 \un1_DacWriteNextState_292_1_i_m2_RNITMJM3[12]  (
	.A(N_3671),
	.B(N_1824),
	.C(N_2260),
	.D(N_2239),
	.Y(m596_0_1)
);
defparam \un1_DacWriteNextState_292_1_i_m2_RNITMJM3[12] .INIT=16'h0537;
// @48:775
  CFG4 \un1_DacWriteNextState_292_1_i_m2_RNI1RJM3[14]  (
	.A(N_3671),
	.B(N_1824),
	.C(N_2250),
	.D(N_2237),
	.Y(m586_0_1)
);
defparam \un1_DacWriteNextState_292_1_i_m2_RNI1RJM3[14] .INIT=16'h0537;
// @48:775
  CFG4 \un1_DacWriteNextState_295_1_i_m2_RNI1NVU3[11]  (
	.A(N_3671),
	.B(N_1824),
	.C(N_2103),
	.D(N_2079),
	.Y(m316_0_1)
);
defparam \un1_DacWriteNextState_295_1_i_m2_RNI1NVU3[11] .INIT=16'h0537;
// @48:775
  CFG4 \un1_DacWriteNextState_295_1_i_m2_RNI3PVU3[12]  (
	.A(N_3671),
	.B(N_1824),
	.C(N_2102),
	.D(N_2078),
	.Y(m311_0_1)
);
defparam \un1_DacWriteNextState_295_1_i_m2_RNI3PVU3[12] .INIT=16'h0537;
// @48:775
  CFG4 \un1_DacWriteNextState_294_0_i_m2_RNI13H14[12]  (
	.A(N_3671),
	.B(N_1824),
	.C(N_2160),
	.D(N_2126),
	.Y(m416_0_1)
);
defparam \un1_DacWriteNextState_294_0_i_m2_RNI13H14[12] .INIT=16'h0537;
// @48:775
  CFG4 \un1_DacWriteNextState_297_0_i_m2_RNIH91P3[8]  (
	.A(N_3671),
	.B(N_1824),
	.C(N_2010),
	.D(N_1986),
	.Y(m126_0_1)
);
defparam \un1_DacWriteNextState_297_0_i_m2_RNIH91P3[8] .INIT=16'h0537;
// @48:775
  CFG4 \un1_DacWriteNextState_297_1_i_m2_RNIB9TP3[14]  (
	.A(N_3671),
	.B(N_1824),
	.C(N_2004),
	.D(N_1980),
	.Y(m106_0_1)
);
defparam \un1_DacWriteNextState_297_1_i_m2_RNIB9TP3[14] .INIT=16'h0537;
// @48:775
  CFG4 \un1_DacWriteNextState_297_1_i_m2_RNI31TP3[10]  (
	.A(N_3671),
	.B(N_1824),
	.C(N_2008),
	.D(N_1984),
	.Y(m116_0_1)
);
defparam \un1_DacWriteNextState_297_1_i_m2_RNI31TP3[10] .INIT=16'h0537;
// @48:775
  CFG4 \un1_DacWriteNextState_293_0_i_m2_RNI1H4K3[22]  (
	.A(N_3671),
	.B(N_1824),
	.C(N_2204),
	.D(N_2180),
	.Y(m486_0_1)
);
defparam \un1_DacWriteNextState_293_0_i_m2_RNI1H4K3[22] .INIT=16'h0537;
// @48:775
  CFG4 \un1_DacWriteNextState_293_0_i_m2_RNI1F2K3[13]  (
	.A(N_3671),
	.B(N_1824),
	.C(N_2213),
	.D(N_2189),
	.Y(m521_0_1)
);
defparam \un1_DacWriteNextState_293_0_i_m2_RNI1F2K3[13] .INIT=16'h0537;
// @48:775
  CFG4 \un1_DacWriteNextState_294_0_i_m2_RNIDFH04[9]  (
	.A(N_3671),
	.B(N_1824),
	.C(N_2163),
	.D(N_2129),
	.Y(m431_0_1)
);
defparam \un1_DacWriteNextState_294_0_i_m2_RNIDFH04[9] .INIT=16'h0537;
// @48:775
  CFG4 \un1_DacWriteNextState_294_0_i_m2_RNI37J14[22]  (
	.A(N_3671),
	.B(N_1824),
	.C(N_2140),
	.D(N_2116),
	.Y(m366_0_1)
);
defparam \un1_DacWriteNextState_294_0_i_m2_RNI37J14[22] .INIT=16'h0537;
// @48:775
  CFG4 \un1_DacWriteNextState_294_0_i_m2_RNITUG14[10]  (
	.A(N_3671),
	.B(N_1824),
	.C(N_2162),
	.D(N_2128),
	.Y(m426_0_1)
);
defparam \un1_DacWriteNextState_294_0_i_m2_RNITUG14[10] .INIT=16'h0537;
// @48:775
  CFG4 \un1_DacWriteNextState_293_0_i_m2_RNIR82K3[10]  (
	.A(N_3671),
	.B(N_1824),
	.C(N_2216),
	.D(N_2192),
	.Y(m142_0_1)
);
defparam \un1_DacWriteNextState_293_0_i_m2_RNIR82K3[10] .INIT=16'h0537;
// @48:775
  CFG4 \un1_DacWriteNextState_295_1_i_m2_RNI5RVU3[13]  (
	.A(N_3671),
	.B(N_1824),
	.C(N_2101),
	.D(N_2077),
	.Y(m306_0_1)
);
defparam \un1_DacWriteNextState_295_1_i_m2_RNI5RVU3[13] .INIT=16'h0537;
// @48:775
  CFG4 \un1_DacWriteNextState_296_0_i_m2_RNI9JES3[14]  (
	.A(N_3671),
	.B(N_1824),
	.C(N_2052),
	.D(N_2028),
	.Y(m211_0_1)
);
defparam \un1_DacWriteNextState_296_0_i_m2_RNI9JES3[14] .INIT=16'h0537;
// @48:775
  CFG4 \un1_DacWriteNextState_294_0_i_m2_RNIBDH04[8]  (
	.A(N_3671),
	.B(N_1824),
	.C(N_2164),
	.D(N_2130),
	.Y(m436_0_1)
);
defparam \un1_DacWriteNextState_294_0_i_m2_RNIBDH04[8] .INIT=16'h0537;
// @48:775
  CFG4 \un1_DacWriteNextState_292_1_i_m2_RNIVQLM3[22]  (
	.A(N_3671),
	.B(N_1824),
	.C(N_2242),
	.D(N_2228),
	.Y(m576_0_1)
);
defparam \un1_DacWriteNextState_292_1_i_m2_RNIVQLM3[22] .INIT=16'h0537;
// @48:775
  CFG4 \un1_DacWriteNextState_297_1_i_m2_RNI75TP3[12]  (
	.A(N_3671),
	.B(N_1824),
	.C(N_2006),
	.D(N_1982),
	.Y(m111_0_1)
);
defparam \un1_DacWriteNextState_297_1_i_m2_RNI75TP3[12] .INIT=16'h0537;
// @48:775
  CFG4 \un1_DacWriteNextState_295_1_i_m2_RNIVKVU3[10]  (
	.A(N_3671),
	.B(N_1824),
	.C(N_2104),
	.D(N_2080),
	.Y(m321_0_1)
);
defparam \un1_DacWriteNextState_295_1_i_m2_RNIVKVU3[10] .INIT=16'h0537;
// @48:775
  CFG4 \un1_DacWriteNextState_296_0_i_m2_RNI7HES3[13]  (
	.A(N_3671),
	.B(N_1824),
	.C(N_2053),
	.D(N_2029),
	.Y(m216_0_1)
);
defparam \un1_DacWriteNextState_296_0_i_m2_RNI7HES3[13] .INIT=16'h0537;
// @48:775
  CFG4 \un1_DacWriteNextState_295_1_i_m2_RNIF3C34[9]  (
	.A(N_3671),
	.B(N_1824),
	.C(N_2105),
	.D(N_2081),
	.Y(m130_0_0_1)
);
defparam \un1_DacWriteNextState_295_1_i_m2_RNIF3C34[9] .INIT=16'h0537;
// @48:775
  CFG4 \un1_DacWriteNextState_297_1_i_m2_RNI53TP3[11]  (
	.A(N_3671),
	.B(N_1824),
	.C(N_2007),
	.D(N_1983),
	.Y(m121_0_0_1)
);
defparam \un1_DacWriteNextState_297_1_i_m2_RNI53TP3[11] .INIT=16'h0537;
// @48:775
  CFG4 \un1_DacWriteNextState_294_0_i_m2_RNIV0H14[11]  (
	.A(N_3671),
	.B(N_1824),
	.C(N_2161),
	.D(N_2127),
	.Y(m421_0_1)
);
defparam \un1_DacWriteNextState_294_0_i_m2_RNIV0H14[11] .INIT=16'h0537;
// @48:1453
  CFG4 \un1_DacWriteNextState_297_3[19]  (
	.A(N_5311),
	.B(un1_DacWriteNextState_297_3_0_Z[19]),
	.C(DacASetpointToWrite[19]),
	.D(N_2303),
	.Y(un1_DacWriteNextState_297_3_0)
);
defparam \un1_DacWriteNextState_297_3[19] .INIT=16'hFFEC;
// @32:47
  CFG4 \un1_Mosi_i_0_sqmuxa_1_i_0[0]  (
	.A(un1_Mosi_i_0_sqmuxa_1_i_o2_0_Z[0]),
	.B(un3_clkdivlto8_Z),
	.C(TP6_c),
	.D(un1_Mosi_i_0_sqmuxa_1_i_a2_0_2_Z[0]),
	.Y(N_1061)
);
defparam \un1_Mosi_i_0_sqmuxa_1_i_0[0] .INIT=16'hCD01;
// @48:1453
  CFG4 \un1_DacWriteNextState_293_0_i_m2_RNIDITU2[17]  (
	.A(N_5302),
	.B(DacESetpointToWrite_9),
	.C(m139_0_0_0),
	.D(N_2311),
	.Y(N_140_i)
);
defparam \un1_DacWriteNextState_293_0_i_m2_RNIDITU2[17] .INIT=16'h000D;
// @48:1453
  CFG4 \un1_DacWriteNextState_294_0_i_m2_RNIEL0E3[17]  (
	.A(N_5302),
	.B(DacDSetpointToWrite_9),
	.C(m391_i_0),
	.D(N_2311),
	.Y(N_839_i)
);
defparam \un1_DacWriteNextState_294_0_i_m2_RNIEL0E3[17] .INIT=16'h000D;
// @48:1453
  CFG4 \un1_DacWriteNextState_295_1_i_m2_RNIFO3D3[17]  (
	.A(N_5302),
	.B(DacCSetpointToWrite_9),
	.C(m291_i_0),
	.D(N_2311),
	.Y(N_796_i)
);
defparam \un1_DacWriteNextState_295_1_i_m2_RNIFO3D3[17] .INIT=16'h000D;
// @48:1453
  CFG4 \un1_DacWriteNextState_296_0_i_m2_RNIGR6C3[17]  (
	.A(N_5302),
	.B(DacBSetpointToWrite_9),
	.C(m196_i_0),
	.D(N_2311),
	.Y(N_768_i)
);
defparam \un1_DacWriteNextState_296_0_i_m2_RNIGR6C3[17] .INIT=16'h000D;
// @48:1453
  CFG4 \un1_DacWriteNextState_297_1_i_m2_RNIHU9B3[17]  (
	.A(N_5302),
	.B(DacASetpointToWrite[17]),
	.C(m90_i_0),
	.D(N_2311),
	.Y(N_741_i)
);
defparam \un1_DacWriteNextState_297_1_i_m2_RNIHU9B3[17] .INIT=16'h000D;
// @48:1453
  CFG4 \un1_DacWriteNextState_292_1_i_m2_RNICFQV2[17]  (
	.A(N_5302),
	.B(DacFSetpointToWrite_6),
	.C(m581_i_0),
	.D(N_2311),
	.Y(N_895_i)
);
defparam \un1_DacWriteNextState_292_1_i_m2_RNICFQV2[17] .INIT=16'h000D;
// @37:89
  CFG4 \SpiBitPos_6_1.N_5406_i  (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[0]),
	.C(N_5412),
	.D(N_5498),
	.Y(N_5406_i)
);
defparam \SpiBitPos_6_1.N_5406_i .INIT=16'hC2C3;
// @37:89
  CFG3 Sck_i_RNO (
	.A(un3_clkdivlto8_Z),
	.B(TP6_c),
	.C(un1_Mosi_i_0_sqmuxa_1_i_o2_0_Z[0]),
	.Y(N_1911_i_i)
);
defparam Sck_i_RNO.INIT=8'hC9;
// @37:114
  CFG4 \SpiBitPos_6_1.SUM_0[3]  (
	.A(SpiBitPos_Z[2]),
	.B(N_5416),
	.C(SpiBitPos_Z[3]),
	.D(SpiBitPos_Z[4]),
	.Y(SpiBitPos_6[3])
);
defparam \SpiBitPos_6_1.SUM_0[3] .INIT=16'hE1E0;
// @48:1453
  CFG4 \un1_DacSetpointReadAddressController_2_i_a2_0_RNI8LH21[0]  (
	.A(N_5243),
	.B(N_3670),
	.C(N_5244),
	.D(N_280_i_0_a2_Z),
	.Y(N_980_i)
);
defparam \un1_DacSetpointReadAddressController_2_i_a2_0_RNI8LH21[0] .INIT=16'h0001;
// @37:89
  CFG4 \SpiBitPos_6_1.N_86_i  (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[0]),
	.C(N_5412),
	.D(N_5498),
	.Y(N_86_i)
);
defparam \SpiBitPos_6_1.N_86_i .INIT=16'hA8A9;
// @37:89
  CFG4 \SpiBitPos_6_1.N_5405_i  (
	.A(SpiBitPos_Z[2]),
	.B(N_5416),
	.C(SpiBitPos_Z[3]),
	.D(SpiBitPos_Z[4]),
	.Y(N_5405_i)
);
defparam \SpiBitPos_6_1.N_5405_i .INIT=16'hFE00;
// @37:89
  CFG3 \SpiBitPos_6_1.N_88_i  (
	.A(N_5416),
	.B(SpiBitPos_Z[2]),
	.C(N_5498),
	.Y(N_88_i)
);
defparam \SpiBitPos_6_1.N_88_i .INIT=8'h09;
// @48:1453
  CFG4 \un1_DacSetpointReadAddressController_2_i_0_RNI7UNB1[2]  (
	.A(N_1885),
	.B(un1_DacSetpointReadAddressController_2_i_0_Z[2]),
	.C(DacSetpointReadAddressController[2]),
	.D(DacSetpointReadAddressController[1]),
	.Y(N_984_i)
);
defparam \un1_DacSetpointReadAddressController_2_i_0_RNI7UNB1[2] .INIT=16'h3130;
// @48:1453
  CFG4 \un1_DacWriteNextState_293_0_i_m2_RNISLEA6[14]  (
	.A(N_5288),
	.B(DacESetpointToWrite_6),
	.C(m516_0_1),
	.D(N_5286),
	.Y(N_517_i)
);
defparam \un1_DacWriteNextState_293_0_i_m2_RNISLEA6[14] .INIT=16'h000D;
// @48:1453
  CFG4 \un1_DacWriteNextState_293_0_i_m2_RNIPIEA6[13]  (
	.A(N_5288),
	.B(DacESetpointToWrite_5),
	.C(m521_0_1),
	.D(N_5286),
	.Y(N_522_i)
);
defparam \un1_DacWriteNextState_293_0_i_m2_RNIPIEA6[13] .INIT=16'h000D;
// @48:1453
  CFG4 \un1_DacWriteNextState_293_0_i_m2_RNIMFEA6[12]  (
	.A(N_5288),
	.B(DacESetpointToWrite_4),
	.C(m526_0_1),
	.D(N_5286),
	.Y(N_527_i)
);
defparam \un1_DacWriteNextState_293_0_i_m2_RNIMFEA6[12] .INIT=16'h000D;
// @48:1453
  CFG4 \un1_DacWriteNextState_293_0_i_m2_RNIJCEA6[11]  (
	.A(N_5288),
	.B(DacESetpointToWrite_3),
	.C(m531_0_1),
	.D(N_5286),
	.Y(N_532_i)
);
defparam \un1_DacWriteNextState_293_0_i_m2_RNIJCEA6[11] .INIT=16'h000D;
// @48:1453
  CFG4 \un1_DacWriteNextState_293_0_i_m2_RNIG9EA6[10]  (
	.A(N_5288),
	.B(DacESetpointToWrite_2),
	.C(m142_0_1),
	.D(N_5286),
	.Y(N_4254_i)
);
defparam \un1_DacWriteNextState_293_0_i_m2_RNIG9EA6[10] .INIT=16'h000D;
// @48:1453
  CFG4 \un1_DacWriteNextState_293_1_i_m2_RNIO9LQ6[9]  (
	.A(N_5288),
	.B(DacESetpointToWrite_1),
	.C(m536_0_1),
	.D(N_5286),
	.Y(N_537_i)
);
defparam \un1_DacWriteNextState_293_1_i_m2_RNIO9LQ6[9] .INIT=16'h000D;
// @48:1453
  CFG4 \un1_DacWriteNextState_293_1_i_m2_RNIL6LQ6[8]  (
	.A(N_5288),
	.B(DacESetpointToWrite_0),
	.C(m541_0_1),
	.D(N_5286),
	.Y(N_542_i)
);
defparam \un1_DacWriteNextState_293_1_i_m2_RNIL6LQ6[8] .INIT=16'h000D;
// @48:1453
  CFG4 \un1_DacWriteNextState_294_0_i_m2_RNINIHP6[12]  (
	.A(N_5288),
	.B(DacDSetpointToWrite_4),
	.C(m416_0_1),
	.D(N_5286),
	.Y(N_4205_i)
);
defparam \un1_DacWriteNextState_294_0_i_m2_RNINIHP6[12] .INIT=16'h000D;
// @48:1453
  CFG4 \un1_DacWriteNextState_294_0_i_m2_RNIKFHP6[11]  (
	.A(N_5288),
	.B(DacDSetpointToWrite_3),
	.C(m421_0_1),
	.D(N_5286),
	.Y(N_4207_i)
);
defparam \un1_DacWriteNextState_294_0_i_m2_RNIKFHP6[11] .INIT=16'h000D;
// @48:1453
  CFG4 \un1_DacWriteNextState_294_0_i_m2_RNIHCHP6[10]  (
	.A(N_5288),
	.B(DacDSetpointToWrite_2),
	.C(m426_0_1),
	.D(N_5286),
	.Y(N_4210_i)
);
defparam \un1_DacWriteNextState_294_0_i_m2_RNIHCHP6[10] .INIT=16'h000D;
// @48:1453
  CFG4 \un1_DacWriteNextState_294_0_i_m2_RNIPBMO6[9]  (
	.A(N_5288),
	.B(DacDSetpointToWrite_1),
	.C(m431_0_1),
	.D(N_5286),
	.Y(N_4211_i)
);
defparam \un1_DacWriteNextState_294_0_i_m2_RNIPBMO6[9] .INIT=16'h000D;
// @48:1453
  CFG4 \un1_DacWriteNextState_294_0_i_m2_RNIM8MO6[8]  (
	.A(N_5288),
	.B(DacDSetpointToWrite_0),
	.C(m436_0_1),
	.D(N_5286),
	.Y(N_4214_i)
);
defparam \un1_DacWriteNextState_294_0_i_m2_RNIM8MO6[8] .INIT=16'h000D;
// @48:1453
  CFG4 \un1_DacWriteNextState_293_0_i_m2_RNIPLHA6[22]  (
	.A(N_5288),
	.B(DacESetpointToWrite_14),
	.C(m486_0_1),
	.D(N_5286),
	.Y(N_487_i)
);
defparam \un1_DacWriteNextState_293_0_i_m2_RNIPLHA6[22] .INIT=16'h000D;
// @48:1453
  CFG4 \un1_DacWriteNextState_294_0_i_m2_RNIQOKP6[22]  (
	.A(N_5288),
	.B(DacDSetpointToWrite_14),
	.C(m366_0_1),
	.D(N_5286),
	.Y(N_4192_i)
);
defparam \un1_DacWriteNextState_294_0_i_m2_RNIQOKP6[22] .INIT=16'h000D;
// @48:1453
  CFG4 \un1_DacWriteNextState_294_0_i_m2_RNITOHP6[14]  (
	.A(N_5288),
	.B(DacDSetpointToWrite_6),
	.C(m406_0_1),
	.D(N_5286),
	.Y(N_407_0_i)
);
defparam \un1_DacWriteNextState_294_0_i_m2_RNITOHP6[14] .INIT=16'h000D;
// @48:1453
  CFG4 \un1_DacWriteNextState_294_0_i_m2_RNIQLHP6[13]  (
	.A(N_5288),
	.B(DacDSetpointToWrite_5),
	.C(m411_0_1),
	.D(N_5286),
	.Y(N_4204_i)
);
defparam \un1_DacWriteNextState_294_0_i_m2_RNIQLHP6[13] .INIT=16'h000D;
// @48:1453
  CFG4 \un1_DacWriteNextState_295_1_i_m2_RNIURKO6[14]  (
	.A(N_5288),
	.B(DacCSetpointToWrite_6),
	.C(m301_0_1),
	.D(N_5286),
	.Y(N_4165_i)
);
defparam \un1_DacWriteNextState_295_1_i_m2_RNIURKO6[14] .INIT=16'h000D;
// @48:1453
  CFG4 \un1_DacWriteNextState_295_1_i_m2_RNIROKO6[13]  (
	.A(N_5288),
	.B(DacCSetpointToWrite_5),
	.C(m306_0_1),
	.D(N_5286),
	.Y(N_4168_i)
);
defparam \un1_DacWriteNextState_295_1_i_m2_RNIROKO6[13] .INIT=16'h000D;
// @48:1453
  CFG4 \un1_DacWriteNextState_295_1_i_m2_RNIOLKO6[12]  (
	.A(N_5288),
	.B(DacCSetpointToWrite_4),
	.C(m311_0_1),
	.D(N_5286),
	.Y(N_4171_i)
);
defparam \un1_DacWriteNextState_295_1_i_m2_RNIOLKO6[12] .INIT=16'h000D;
// @48:1453
  CFG4 \un1_DacWriteNextState_295_1_i_m2_RNILIKO6[11]  (
	.A(N_5288),
	.B(DacCSetpointToWrite_3),
	.C(m316_0_1),
	.D(N_5286),
	.Y(N_4174_i)
);
defparam \un1_DacWriteNextState_295_1_i_m2_RNILIKO6[11] .INIT=16'h000D;
// @48:1453
  CFG4 \un1_DacWriteNextState_295_1_i_m2_RNIIFKO6[10]  (
	.A(N_5288),
	.B(DacCSetpointToWrite_2),
	.C(m321_0_1),
	.D(N_5286),
	.Y(N_4177_i)
);
defparam \un1_DacWriteNextState_295_1_i_m2_RNIIFKO6[10] .INIT=16'h000D;
// @48:1453
  CFG4 \un1_DacWriteNextState_295_1_i_m2_RNIQDN67[9]  (
	.A(N_5288),
	.B(DacCSetpointToWrite_1),
	.C(m130_0_0_1),
	.D(N_5286),
	.Y(N_4253_i)
);
defparam \un1_DacWriteNextState_295_1_i_m2_RNIQDN67[9] .INIT=16'h000D;
// @48:1453
  CFG4 \un1_DacWriteNextState_295_1_i_m2_RNINAN67[8]  (
	.A(N_5288),
	.B(DacCSetpointToWrite_0),
	.C(m326_0_1),
	.D(N_5286),
	.Y(N_4179_i)
);
defparam \un1_DacWriteNextState_295_1_i_m2_RNINAN67[8] .INIT=16'h000D;
// @48:1453
  CFG4 \un1_DacWriteNextState_296_1_i_m2_RNIRFOK6[9]  (
	.A(N_5288),
	.B(DacBSetpointToWrite_1),
	.C(m236_0_1),
	.D(N_5286),
	.Y(N_237_0_i)
);
defparam \un1_DacWriteNextState_296_1_i_m2_RNIRFOK6[9] .INIT=16'h000D;
// @48:1453
  CFG4 \un1_DacWriteNextState_296_1_i_m2_RNIOCOK6[8]  (
	.A(N_5288),
	.B(DacBSetpointToWrite_0),
	.C(m241_0_1),
	.D(N_5286),
	.Y(N_4140_i)
);
defparam \un1_DacWriteNextState_296_1_i_m2_RNIOCOK6[8] .INIT=16'h000D;
// @48:1453
  CFG4 \un1_DacWriteNextState_295_1_i_m2_RNIRRNO6[22]  (
	.A(N_5288),
	.B(DacCSetpointToWrite_14),
	.C(m281_0_1),
	.D(N_5286),
	.Y(N_282_0_i)
);
defparam \un1_DacWriteNextState_295_1_i_m2_RNIRRNO6[22] .INIT=16'h000D;
// @48:1453
  CFG4 \un1_DacWriteNextState_296_0_i_m2_RNISUQN6[22]  (
	.A(N_5288),
	.B(DacBSetpointToWrite_14),
	.C(m169_0_1),
	.D(N_5286),
	.Y(N_170_0_i)
);
defparam \un1_DacWriteNextState_296_0_i_m2_RNISUQN6[22] .INIT=16'h000D;
// @48:1453
  CFG4 \un1_DacWriteNextState_296_0_i_m2_RNIVUNN6[14]  (
	.A(N_5288),
	.B(DacBSetpointToWrite_6),
	.C(m211_0_1),
	.D(N_5286),
	.Y(N_212_0_i)
);
defparam \un1_DacWriteNextState_296_0_i_m2_RNIVUNN6[14] .INIT=16'h000D;
// @48:1453
  CFG4 \un1_DacWriteNextState_296_0_i_m2_RNISRNN6[13]  (
	.A(N_5288),
	.B(DacBSetpointToWrite_5),
	.C(m216_0_1),
	.D(N_5286),
	.Y(N_217_0_i)
);
defparam \un1_DacWriteNextState_296_0_i_m2_RNISRNN6[13] .INIT=16'h000D;
// @48:1453
  CFG4 \un1_DacWriteNextState_296_0_i_m2_RNIPONN6[12]  (
	.A(N_5288),
	.B(DacBSetpointToWrite_4),
	.C(m221_0_1),
	.D(N_5286),
	.Y(N_222_0_i)
);
defparam \un1_DacWriteNextState_296_0_i_m2_RNIPONN6[12] .INIT=16'h000D;
// @48:1453
  CFG4 \un1_DacWriteNextState_296_0_i_m2_RNIMLNN6[11]  (
	.A(N_5288),
	.B(DacBSetpointToWrite_3),
	.C(m226_0_1),
	.D(N_5286),
	.Y(N_227_0_i)
);
defparam \un1_DacWriteNextState_296_0_i_m2_RNIMLNN6[11] .INIT=16'h000D;
// @48:1453
  CFG4 \un1_DacWriteNextState_296_0_i_m2_RNIJINN6[10]  (
	.A(N_5288),
	.B(DacBSetpointToWrite_2),
	.C(m231_0_1),
	.D(N_5286),
	.Y(N_232_0_i)
);
defparam \un1_DacWriteNextState_296_0_i_m2_RNIJINN6[10] .INIT=16'h000D;
// @48:1453
  CFG4 \un1_DacWriteNextState_297_1_i_m2_RNI02RM6[14]  (
	.A(N_5288),
	.B(DacASetpointToWrite[14]),
	.C(m106_0_1),
	.D(N_5286),
	.Y(N_107_0_i)
);
defparam \un1_DacWriteNextState_297_1_i_m2_RNI02RM6[14] .INIT=16'h000D;
// @48:1453
  CFG4 \un1_DacWriteNextState_297_1_i_m2_RNITUQM6[13]  (
	.A(N_5288),
	.B(DacASetpointToWrite[13]),
	.C(m37_0_1),
	.D(N_5286),
	.Y(N_38_0_i)
);
defparam \un1_DacWriteNextState_297_1_i_m2_RNITUQM6[13] .INIT=16'h000D;
// @48:1453
  CFG4 \un1_DacWriteNextState_297_1_i_m2_RNIQRQM6[12]  (
	.A(N_5288),
	.B(DacASetpointToWrite[12]),
	.C(m111_0_1),
	.D(N_5286),
	.Y(N_112_0_i)
);
defparam \un1_DacWriteNextState_297_1_i_m2_RNIQRQM6[12] .INIT=16'h000D;
// @48:1453
  CFG4 \un1_DacWriteNextState_297_1_i_m2_RNINOQM6[11]  (
	.A(N_5288),
	.B(DacASetpointToWrite[11]),
	.C(m121_0_0_1),
	.D(N_5286),
	.Y(N_122_i)
);
defparam \un1_DacWriteNextState_297_1_i_m2_RNINOQM6[11] .INIT=16'h000D;
// @48:1453
  CFG4 \un1_DacWriteNextState_297_1_i_m2_RNIKLQM6[10]  (
	.A(N_5288),
	.B(DacASetpointToWrite[10]),
	.C(m116_0_1),
	.D(N_5286),
	.Y(N_117_0_i)
);
defparam \un1_DacWriteNextState_297_1_i_m2_RNIKLQM6[10] .INIT=16'h000D;
// @48:1453
  CFG4 \un1_DacWriteNextState_297_0_i_m2_RNISHPI6[9]  (
	.A(N_5288),
	.B(DacASetpointToWrite[9]),
	.C(m121_1_1),
	.D(N_5286),
	.Y(N_122_0_i)
);
defparam \un1_DacWriteNextState_297_0_i_m2_RNISHPI6[9] .INIT=16'h000D;
// @48:1453
  CFG4 \un1_DacWriteNextState_297_0_i_m2_RNIPEPI6[8]  (
	.A(N_5288),
	.B(DacASetpointToWrite[8]),
	.C(m126_0_1),
	.D(N_5286),
	.Y(N_127_0_i)
);
defparam \un1_DacWriteNextState_297_0_i_m2_RNIPEPI6[8] .INIT=16'h000D;
// @48:1453
  CFG4 \un1_DacWriteNextState_297_1_i_m2_RNIT1UM6[22]  (
	.A(N_5288),
	.B(DacASetpointToWrite[22]),
	.C(m80_1_1),
	.D(N_5286),
	.Y(N_81_0_i)
);
defparam \un1_DacWriteNextState_297_1_i_m2_RNIT1UM6[22] .INIT=16'h000D;
// @48:1453
  CFG4 \un1_DacWriteNextState_292_1_i_m2_RNIRIBB6[14]  (
	.A(N_5288),
	.B(DacFSetpointToWrite_3),
	.C(m586_0_1),
	.D(N_5286),
	.Y(N_587_i)
);
defparam \un1_DacWriteNextState_292_1_i_m2_RNIRIBB6[14] .INIT=16'h000D;
// @48:1453
  CFG4 \un1_DacWriteNextState_292_1_i_m2_RNIOFBB6[13]  (
	.A(N_5288),
	.B(DacFSetpointToWrite_2),
	.C(m591_0_1),
	.D(N_5286),
	.Y(N_592_i)
);
defparam \un1_DacWriteNextState_292_1_i_m2_RNIOFBB6[13] .INIT=16'h000D;
// @48:1453
  CFG4 \un1_DacWriteNextState_292_1_i_m2_RNILCBB6[12]  (
	.A(N_5288),
	.B(DacFSetpointToWrite_1),
	.C(m596_0_1),
	.D(N_5286),
	.Y(N_597_i)
);
defparam \un1_DacWriteNextState_292_1_i_m2_RNILCBB6[12] .INIT=16'h000D;
// @48:1453
  CFG4 \un1_DacWriteNextState_292_1_i_m2_RNII9BB6[11]  (
	.A(N_5288),
	.B(DacFSetpointToWrite_0),
	.C(m601_0_1),
	.D(N_5286),
	.Y(N_602_i)
);
defparam \un1_DacWriteNextState_292_1_i_m2_RNII9BB6[11] .INIT=16'h000D;
// @48:1453
  CFG4 \un1_DacWriteNextState_292_1_i_m2_RNIOIEB6[22]  (
	.A(N_5288),
	.B(DacFSetpointToWrite_11),
	.C(m576_0_1),
	.D(N_5286),
	.Y(N_577_i)
);
defparam \un1_DacWriteNextState_292_1_i_m2_RNIOIEB6[22] .INIT=16'h000D;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiMasterPorts_work_dmmainports_dmmain_0layer1_5 */

module SpiDacPorts_work_dmmainports_dmmain_0layer1 (
  DacASetpointToWrite,
  DacSetpoints_0_2,
  DacSetpoints_0_3,
  DacSetpoints_0_0,
  DacSetpoints_0_1,
  DacSetpoints_1_2,
  DacSetpoints_1_3,
  DacSetpoints_1_0,
  DacSetpoints_1_1,
  DacSetpoints_3_2,
  DacSetpoints_3_3,
  DacSetpoints_3_0,
  DacSetpoints_3_1,
  DacSetpoints_4_2,
  DacSetpoints_4_3,
  DacSetpoints_4_0,
  DacSetpoints_4_1,
  DacSetpoints_5_2,
  DacSetpoints_5_3,
  DacSetpoints_5_0,
  DacSetpoints_5_1,
  DacSetpointReadAddressController,
  DacSetpointReadAddressDac,
  DacSetpoints_2_2,
  DacSetpoints_2_3,
  DacSetpoints_2_0,
  DacSetpoints_2_1,
  DacWriteNextState_ns_12,
  DacWriteNextState_ns_16,
  DacWriteNextState_ns_14,
  DacWriteNextState_ns_0,
  DacWriteNextState_ns_5,
  DacWriteNextState_ns_8,
  DacWriteNextState_ns_18,
  DacWriteNextState_ns_9,
  DacWriteNextState,
  un1_DacWriteNextState_295_3_0,
  un1_DacWriteNextState_297_3_0,
  DacESetpointToWrite,
  DacDSetpointToWrite,
  DacCSetpointToWrite,
  DacBSetpointToWrite,
  DacFSetpointToWrite,
  nCsA_c,
  nCsE_c,
  nCsD_c,
  nCsC_c,
  nCsB_c,
  nCsF_c,
  un1_DacWriteNextState_292_0_a2_2_RNI2V052_0,
  un1_DacWriteNextState_292_0_a2_2_RNI1HC32_0,
  un1_DacWriteNextState_292_0_a2_2_RNIN4872_0,
  un1_DacWriteNextState_292_0_a2_2_RNIJT742_0,
  un1_DacWriteNextState_292_0_a2_2_RNIU9592_0,
  un1_DacWriteNextState_292_0_a2_2_RNIIT3R2_0,
  un1_DacWriteNextState_292_0_a2_2_RNI97NJ2_0,
  un1_DacWriteNextState_292_0_a2_2_RNIDTDH2_0,
  un1_DacWriteNextState_292_0_a2_2_RNII2EH2_0,
  un1_DacWriteNextState_292_0_a2_2_RNISCEH2_0,
  un1_DacWriteNextState_292_0_a2_2_RNI1IEH2_0,
  un1_DacWriteNextState_292_0_a2_2_RNI6NEH2_0,
  un1_DacWriteNextState_292_0_a2_2_RNIBSEH2_0,
  un1_DacWriteNextState_292_0_a2_2_RNI3IB32_0,
  un1_DacWriteNextState_292_0_a2_2_RNI8NB32_0,
  un1_DacWriteNextState_292_0_a2_2_RNIDSB32_0,
  un1_DacWriteNextState_292_0_a2_2_RNIN6C32_0,
  un1_DacWriteNextState_292_0_a2_2_RNI6MC32_0,
  un1_DacWriteNextState_292_0_a2_2_RNI0JK42_0,
  un1_DacWriteNextState_292_0_a2_2_RNITJO42_0,
  un1_DacWriteNextState_292_0_a2_2_RNI2PO42_0,
  un1_DacWriteNextState_292_0_a2_2_RNIUB9L2_0,
  un1_DacWriteNextState_292_0_a2_2_RNI3H9L2_0,
  un1_DacWriteNextState_292_0_a2_2_RNI8M9L2_0,
  un1_DacWriteNextState_292_0_a2_2_RNIDR9L2_0,
  un1_DacWriteNextState_292_0_a2_2_RNII0AL2_0,
  un1_DacWriteNextState_292_0_a2_2_RNIN5AL2_0,
  un1_DacWriteNextState_292_0_a2_2_RNISAAL2_0,
  un1_DacWriteNextState_292_0_a2_2_RNI1GAL2_0,
  un1_DacWriteNextState_292_0_a2_2_RNIR7C42_0,
  un1_DacWriteNextState_292_0_a2_2_RNIO8G42_0,
  un1_DacWriteNextState_292_0_a2_2_RNITDG42_0,
  un1_DacWriteNextState_292_0_a2_2_RNIP5772_0,
  un1_DacWriteNextState_292_0_a2_2_RNI3G772_0,
  un1_DacWriteNextState_292_0_a2_2_RNI8L772_0,
  un1_DacWriteNextState_292_0_a2_2_RNIDQ772_0,
  un1_DacWriteNextState_292_0_a2_2_RNIIV772_0,
  un1_DacWriteNextState_292_0_a2_2_RNIS9872_0,
  un1_DacWriteNextState_292_0_a2_2_RNIKV492_0,
  un1_DacWriteNextState_292_0_a2_2_RNIP4592_0,
  un1_DacWriteNextState_292_0_a2_2_RNI3F592_0,
  un1_DacWriteNextState_292_0_a2_2_RNI8K592_0,
  un1_DacWriteNextState_292_0_a2_2_RNIDP592_0,
  un1_DacWriteNextState_292_0_a2_2_RNIIU592_0,
  un1_DacWriteNextState_292_0_a2_2_RNIN3692_0,
  un1_DacWriteNextState_292_0_a2_2_RNIHHRJ2_0,
  un1_DacWriteNextState_292_0_a2_2_RNIEIVJ2_0,
  un1_DacWriteNextState_292_0_a2_2_RNIJNVJ2_0,
  un1_DacWriteNextState_292_0_a2_2_RNIFP2R2_0,
  un1_DacWriteNextState_292_0_a2_2_RNIKU2R2_0,
  un1_DacWriteNextState_292_0_a2_2_RNIP33R2_0,
  un1_DacWriteNextState_292_0_a2_2_RNIU83R2_0,
  un1_DacWriteNextState_292_0_a2_2_RNI8J3R2_0,
  un1_DacWriteNextState_292_0_a2_2_RNIDO3R2_0,
  un1_DacWriteNextState_292_0_a2_2_RNIECNJ2_0,
  un1_DacWriteNextState_292_0_a2_2_RNI5US42_0,
  un1_DacWriteNextState_292_0_a2_2_RNII1C32_0,
  un1_DacWriteNextState_292_0_a2_2_RNIUA772_0,
  un1_DacWriteNextState_292_0_a2_2_RNIMS342_0,
  un1_DacWriteNextState_292_0_a2_2_RNIO2842_0,
  un1_DacWriteNextState_292_0_a2_2_RNI3E3R2_0,
  un1_DacWriteNextState_292_0_a2_2_RNIC6JJ2_0,
  un1_DacWriteNextState_292_0_a2_2_RNI8ODH2_0,
  un1_DacWriteNextState_292_0_a2_2_RNIN7EH2_0,
  un1_DacWriteNextState_293_0_0,
  un1_DacWriteNextState_292_0_0,
  un1_DacWriteNextState_292_0_2,
  un1_DacWriteNextState_292_0_a2_1_RNIR0KO1_0,
  un1_DacWriteNextState_292_0_a2_1_RNIS3NN1_0,
  un1_DacWriteNextState_292_0_a2_1_RNIT6QM1_0,
  un1_DacWriteNextState_292_0_a2_1_RNIQTG91_0,
  StateOut_23_0,
  un1_DacWriteNextState_292_0_a2_3_RNIPINO4_0,
  un1_DacWriteNextState_292_0_a2_3_RNIIA1A4_0,
  un1_DacWriteNextState_292_0_a2_3_RNIDVO94_0,
  un1_DacWriteNextState_292_0_a2_3_RNI8KG94_0,
  DacSetpointReadAddressChannel_0,
  DacSetpointReadedAddressDac,
  DacSetpointReadedAddressController,
  DacWriteNextState_rep_0,
  DacWriteNextState_rep_4,
  N_933_i_i,
  N_933_i_set,
  TP7_c,
  N_1061,
  TP6_c,
  N_982_i,
  N_4249_i,
  N_97_0_i,
  N_202_0_i,
  N_4162_i,
  N_4199_i,
  N_512_i,
  un1_MasterReset_i_a2,
  N_974,
  N_988_i,
  N_986_i,
  N_994_i,
  N_992_i,
  N_990_i,
  N_978_i,
  N_942,
  N_929,
  N_976_i,
  N_140_i,
  N_839_i,
  N_796_i,
  N_768_i,
  N_741_i,
  N_895_i,
  N_980_i,
  N_984_i,
  N_517_i,
  N_522_i,
  N_527_i,
  N_532_i,
  N_4254_i,
  N_537_i,
  N_542_i,
  N_4205_i,
  N_4207_i,
  N_4210_i,
  N_4211_i,
  N_4214_i,
  N_487_i,
  N_4192_i,
  N_407_0_i,
  N_4204_i,
  N_4165_i,
  N_4168_i,
  N_4171_i,
  N_4174_i,
  N_4177_i,
  N_4253_i,
  N_4179_i,
  N_237_0_i,
  N_4140_i,
  N_282_0_i,
  N_170_0_i,
  N_212_0_i,
  N_217_0_i,
  N_222_0_i,
  N_227_0_i,
  N_232_0_i,
  N_107_0_i,
  N_38_0_i,
  N_112_0_i,
  N_122_i,
  N_117_0_i,
  N_122_0_i,
  N_127_0_i,
  N_81_0_i,
  N_587_i,
  N_592_i,
  N_597_i,
  N_602_i,
  N_577_i,
  N_617_i,
  N_612_i,
  N_607_i,
  N_4268_i,
  N_4267_i,
  N_4271_i,
  N_4281_i,
  N_4280_i,
  N_866_mux_i,
  N_4279_i,
  N_4278_i,
  N_4277_i,
  N_4276_i,
  N_4275_i,
  SpiRst_4,
  N_4288_i,
  N_4287_i,
  N_4286_i,
  N_4285_i,
  N_4270_i,
  N_4269_i,
  N_4284_i,
  N_4283_i,
  N_867_mux_i,
  N_4282_i,
  N_4274_i,
  N_4273_i,
  N_4272_i,
  SpiRst_3,
  N_666_i,
  N_674_i,
  N_737_i,
  N_339_i,
  N_700_i,
  N_667_i,
  N_2587,
  N_924,
  N_851,
  N_731,
  N_659,
  N_654,
  DacSetpointReadAddressChannel_lcry,
  un3_dacsetpointreadaddresschannellt5,
  N_375_i,
  N_376_i_1z,
  N_378_i_1z,
  N_681_i,
  N_910,
  N_703,
  N_698,
  N_676,
  N_672,
  un1_MasterReset_inv_20_0_a2_1z,
  un1_MasterReset_inv_22_0_a2_1z,
  un1_MasterReset_inv_11_0_a2_1z,
  un1_MasterReset_inv_13_0_a2_1z,
  un1_MasterReset_inv_14_0_a2_1z,
  un1_MasterReset_inv_0_a2_1z,
  un1_MasterReset_inv_1_0_a2_1z,
  un1_MasterReset_inv_4_0_a2_1z,
  un1_SpiRst_0_sqmuxa_1_i_4,
  un1_SpiRst_0_sqmuxa_1_i_3,
  un1_SpiRst_0_sqmuxa_1_i_2,
  un1_SpiRst_0_sqmuxa_1_i_1,
  un1_SpiRst_0_sqmuxa_1_i_0,
  N_377_i,
  N_685,
  un1_MasterReset_inv_12_0_a2_1z,
  un1_MasterReset_inv_10_0_a2_1z,
  un1_MasterReset_inv_7_0_a2_1z,
  un1_MasterReset_inv_5_0_a2_1z,
  un1_MasterReset_inv_21_0_a2_1z,
  un1_MasterReset_inv_23_0_a2_1z,
  un1_MasterReset_inv_6_0_a2_1z,
  un1_MasterReset_inv_8_0_a2_1z,
  un1_MasterReset_inv_9_0_a2_1z,
  un1_MasterReset_inv_15_0_a2_1z,
  un1_MasterReset_inv_16_0_a2_1z,
  un1_MasterReset_inv_17_0_a2_1z,
  un1_MasterReset_inv_18_0_a2_1z,
  un1_MasterReset_inv_19_0_a2_1z,
  un1_MasterReset_inv_2_1_a2_1z,
  un1_MasterReset_inv_3_0_a2_1z,
  N_95,
  N_60,
  N_103,
  N_99,
  N_691,
  SpiRst_0_sqmuxa_2_0,
  SpiXferCompleteOut_4,
  LastSpiXferComplete_4,
  N_5483,
  SpiXferCompleteOut_3,
  LastSpiXferComplete_3,
  N_408,
  SpiXferCompleteOut_2,
  LastSpiXferComplete_2,
  SpiRst_0_sqmuxa_2,
  SpiXferCompleteOut_1,
  LastSpiXferComplete_1,
  N_2335,
  SpiXferCompleteOut_0,
  LastSpiXferComplete_0,
  DacCSetpointWritten,
  DacFSetpointWritten,
  DacBSetpointWritten,
  DacDSetpointWritten,
  DacESetpointWritten,
  un1_rst_3_i_1,
  SpiRst_2,
  un1_rst_3_i_0,
  SpiRst_1,
  un1_rst_3_i,
  SpiRst_0,
  domachine_i,
  shot_i,
  TP8_c,
  LastWriteDac_1z,
  N_947_i_i,
  N_947_i_1z,
  N_914_i_i,
  N_914_i_1z,
  N_1859_i_i,
  FCCC_C0_0_GL0,
  shot_i_arst_i
)
;
input [23:0] DacASetpointToWrite ;
input [23:0] DacSetpoints_0_2 ;
input [23:0] DacSetpoints_0_3 ;
input [23:0] DacSetpoints_0_0 ;
input [23:0] DacSetpoints_0_1 ;
input [23:0] DacSetpoints_1_2 ;
input [23:0] DacSetpoints_1_3 ;
input [23:0] DacSetpoints_1_0 ;
input [23:0] DacSetpoints_1_1 ;
input [23:0] DacSetpoints_3_2 ;
input [23:0] DacSetpoints_3_3 ;
input [23:0] DacSetpoints_3_0 ;
input [23:0] DacSetpoints_3_1 ;
input [23:0] DacSetpoints_4_2 ;
input [23:0] DacSetpoints_4_3 ;
input [23:0] DacSetpoints_4_0 ;
input [23:0] DacSetpoints_4_1 ;
input [23:0] DacSetpoints_5_2 ;
input [23:0] DacSetpoints_5_3 ;
input [23:0] DacSetpoints_5_0 ;
input [23:0] DacSetpoints_5_1 ;
input [2:0] DacSetpointReadAddressController ;
input [1:0] DacSetpointReadAddressDac ;
input [23:0] DacSetpoints_2_2 ;
input [23:0] DacSetpoints_2_3 ;
input [23:0] DacSetpoints_2_0 ;
input [23:0] DacSetpoints_2_1 ;
output DacWriteNextState_ns_12 ;
output DacWriteNextState_ns_16 ;
output DacWriteNextState_ns_14 ;
output DacWriteNextState_ns_0 ;
output DacWriteNextState_ns_5 ;
output DacWriteNextState_ns_8 ;
output DacWriteNextState_ns_18 ;
output DacWriteNextState_ns_9 ;
input [21:0] DacWriteNextState ;
output un1_DacWriteNextState_295_3_0 ;
output un1_DacWriteNextState_297_3_0 ;
input [23:0] DacESetpointToWrite ;
input [23:0] DacDSetpointToWrite ;
input [23:0] DacCSetpointToWrite ;
input [23:0] DacBSetpointToWrite ;
input [23:0] DacFSetpointToWrite ;
input [3:0] nCsA_c ;
input [3:0] nCsE_c ;
input [3:0] nCsD_c ;
input [3:0] nCsC_c ;
input [3:0] nCsB_c ;
input [3:0] nCsF_c ;
output un1_DacWriteNextState_292_0_a2_2_RNI2V052_0 ;
output un1_DacWriteNextState_292_0_a2_2_RNI1HC32_0 ;
output un1_DacWriteNextState_292_0_a2_2_RNIN4872_0 ;
output un1_DacWriteNextState_292_0_a2_2_RNIJT742_0 ;
output un1_DacWriteNextState_292_0_a2_2_RNIU9592_0 ;
output un1_DacWriteNextState_292_0_a2_2_RNIIT3R2_0 ;
output un1_DacWriteNextState_292_0_a2_2_RNI97NJ2_0 ;
output un1_DacWriteNextState_292_0_a2_2_RNIDTDH2_0 ;
output un1_DacWriteNextState_292_0_a2_2_RNII2EH2_0 ;
output un1_DacWriteNextState_292_0_a2_2_RNISCEH2_0 ;
output un1_DacWriteNextState_292_0_a2_2_RNI1IEH2_0 ;
output un1_DacWriteNextState_292_0_a2_2_RNI6NEH2_0 ;
output un1_DacWriteNextState_292_0_a2_2_RNIBSEH2_0 ;
output un1_DacWriteNextState_292_0_a2_2_RNI3IB32_0 ;
output un1_DacWriteNextState_292_0_a2_2_RNI8NB32_0 ;
output un1_DacWriteNextState_292_0_a2_2_RNIDSB32_0 ;
output un1_DacWriteNextState_292_0_a2_2_RNIN6C32_0 ;
output un1_DacWriteNextState_292_0_a2_2_RNI6MC32_0 ;
output un1_DacWriteNextState_292_0_a2_2_RNI0JK42_0 ;
output un1_DacWriteNextState_292_0_a2_2_RNITJO42_0 ;
output un1_DacWriteNextState_292_0_a2_2_RNI2PO42_0 ;
output un1_DacWriteNextState_292_0_a2_2_RNIUB9L2_0 ;
output un1_DacWriteNextState_292_0_a2_2_RNI3H9L2_0 ;
output un1_DacWriteNextState_292_0_a2_2_RNI8M9L2_0 ;
output un1_DacWriteNextState_292_0_a2_2_RNIDR9L2_0 ;
output un1_DacWriteNextState_292_0_a2_2_RNII0AL2_0 ;
output un1_DacWriteNextState_292_0_a2_2_RNIN5AL2_0 ;
output un1_DacWriteNextState_292_0_a2_2_RNISAAL2_0 ;
output un1_DacWriteNextState_292_0_a2_2_RNI1GAL2_0 ;
output un1_DacWriteNextState_292_0_a2_2_RNIR7C42_0 ;
output un1_DacWriteNextState_292_0_a2_2_RNIO8G42_0 ;
output un1_DacWriteNextState_292_0_a2_2_RNITDG42_0 ;
output un1_DacWriteNextState_292_0_a2_2_RNIP5772_0 ;
output un1_DacWriteNextState_292_0_a2_2_RNI3G772_0 ;
output un1_DacWriteNextState_292_0_a2_2_RNI8L772_0 ;
output un1_DacWriteNextState_292_0_a2_2_RNIDQ772_0 ;
output un1_DacWriteNextState_292_0_a2_2_RNIIV772_0 ;
output un1_DacWriteNextState_292_0_a2_2_RNIS9872_0 ;
output un1_DacWriteNextState_292_0_a2_2_RNIKV492_0 ;
output un1_DacWriteNextState_292_0_a2_2_RNIP4592_0 ;
output un1_DacWriteNextState_292_0_a2_2_RNI3F592_0 ;
output un1_DacWriteNextState_292_0_a2_2_RNI8K592_0 ;
output un1_DacWriteNextState_292_0_a2_2_RNIDP592_0 ;
output un1_DacWriteNextState_292_0_a2_2_RNIIU592_0 ;
output un1_DacWriteNextState_292_0_a2_2_RNIN3692_0 ;
output un1_DacWriteNextState_292_0_a2_2_RNIHHRJ2_0 ;
output un1_DacWriteNextState_292_0_a2_2_RNIEIVJ2_0 ;
output un1_DacWriteNextState_292_0_a2_2_RNIJNVJ2_0 ;
output un1_DacWriteNextState_292_0_a2_2_RNIFP2R2_0 ;
output un1_DacWriteNextState_292_0_a2_2_RNIKU2R2_0 ;
output un1_DacWriteNextState_292_0_a2_2_RNIP33R2_0 ;
output un1_DacWriteNextState_292_0_a2_2_RNIU83R2_0 ;
output un1_DacWriteNextState_292_0_a2_2_RNI8J3R2_0 ;
output un1_DacWriteNextState_292_0_a2_2_RNIDO3R2_0 ;
output un1_DacWriteNextState_292_0_a2_2_RNIECNJ2_0 ;
output un1_DacWriteNextState_292_0_a2_2_RNI5US42_0 ;
output un1_DacWriteNextState_292_0_a2_2_RNII1C32_0 ;
output un1_DacWriteNextState_292_0_a2_2_RNIUA772_0 ;
output un1_DacWriteNextState_292_0_a2_2_RNIMS342_0 ;
output un1_DacWriteNextState_292_0_a2_2_RNIO2842_0 ;
output un1_DacWriteNextState_292_0_a2_2_RNI3E3R2_0 ;
output un1_DacWriteNextState_292_0_a2_2_RNIC6JJ2_0 ;
output un1_DacWriteNextState_292_0_a2_2_RNI8ODH2_0 ;
output un1_DacWriteNextState_292_0_a2_2_RNIN7EH2_0 ;
output un1_DacWriteNextState_293_0_0 ;
output un1_DacWriteNextState_292_0_0 ;
output un1_DacWriteNextState_292_0_2 ;
output un1_DacWriteNextState_292_0_a2_1_RNIR0KO1_0 ;
output un1_DacWriteNextState_292_0_a2_1_RNIS3NN1_0 ;
output un1_DacWriteNextState_292_0_a2_1_RNIT6QM1_0 ;
output un1_DacWriteNextState_292_0_a2_1_RNIQTG91_0 ;
output StateOut_23_0 ;
output un1_DacWriteNextState_292_0_a2_3_RNIPINO4_0 ;
output un1_DacWriteNextState_292_0_a2_3_RNIIA1A4_0 ;
output un1_DacWriteNextState_292_0_a2_3_RNIDVO94_0 ;
output un1_DacWriteNextState_292_0_a2_3_RNI8KG94_0 ;
input DacSetpointReadAddressChannel_0 ;
input [1:0] DacSetpointReadedAddressDac ;
input [2:0] DacSetpointReadedAddressController ;
input DacWriteNextState_rep_0 ;
input DacWriteNextState_rep_4 ;
output N_933_i_i ;
input N_933_i_set ;
output TP7_c ;
output N_1061 ;
output TP6_c ;
output N_982_i ;
output N_4249_i ;
output N_97_0_i ;
output N_202_0_i ;
output N_4162_i ;
output N_4199_i ;
output N_512_i ;
output un1_MasterReset_i_a2 ;
output N_974 ;
output N_988_i ;
output N_986_i ;
output N_994_i ;
output N_992_i ;
output N_990_i ;
output N_978_i ;
output N_942 ;
output N_929 ;
output N_976_i ;
output N_140_i ;
output N_839_i ;
output N_796_i ;
output N_768_i ;
output N_741_i ;
output N_895_i ;
output N_980_i ;
output N_984_i ;
output N_517_i ;
output N_522_i ;
output N_527_i ;
output N_532_i ;
output N_4254_i ;
output N_537_i ;
output N_542_i ;
output N_4205_i ;
output N_4207_i ;
output N_4210_i ;
output N_4211_i ;
output N_4214_i ;
output N_487_i ;
output N_4192_i ;
output N_407_0_i ;
output N_4204_i ;
output N_4165_i ;
output N_4168_i ;
output N_4171_i ;
output N_4174_i ;
output N_4177_i ;
output N_4253_i ;
output N_4179_i ;
output N_237_0_i ;
output N_4140_i ;
output N_282_0_i ;
output N_170_0_i ;
output N_212_0_i ;
output N_217_0_i ;
output N_222_0_i ;
output N_227_0_i ;
output N_232_0_i ;
output N_107_0_i ;
output N_38_0_i ;
output N_112_0_i ;
output N_122_i ;
output N_117_0_i ;
output N_122_0_i ;
output N_127_0_i ;
output N_81_0_i ;
output N_587_i ;
output N_592_i ;
output N_597_i ;
output N_602_i ;
output N_577_i ;
output N_617_i ;
output N_612_i ;
output N_607_i ;
output N_4268_i ;
output N_4267_i ;
output N_4271_i ;
output N_4281_i ;
output N_4280_i ;
output N_866_mux_i ;
output N_4279_i ;
output N_4278_i ;
output N_4277_i ;
output N_4276_i ;
output N_4275_i ;
input SpiRst_4 ;
output N_4288_i ;
output N_4287_i ;
output N_4286_i ;
output N_4285_i ;
output N_4270_i ;
output N_4269_i ;
output N_4284_i ;
output N_4283_i ;
output N_867_mux_i ;
output N_4282_i ;
output N_4274_i ;
output N_4273_i ;
output N_4272_i ;
input SpiRst_3 ;
output N_666_i ;
output N_674_i ;
output N_737_i ;
output N_339_i ;
output N_700_i ;
output N_667_i ;
output N_2587 ;
output N_924 ;
output N_851 ;
output N_731 ;
output N_659 ;
output N_654 ;
output DacSetpointReadAddressChannel_lcry ;
input un3_dacsetpointreadaddresschannellt5 ;
output N_375_i ;
output N_376_i_1z ;
output N_378_i_1z ;
output N_681_i ;
output N_910 ;
output N_703 ;
output N_698 ;
output N_676 ;
output N_672 ;
output un1_MasterReset_inv_20_0_a2_1z ;
output un1_MasterReset_inv_22_0_a2_1z ;
output un1_MasterReset_inv_11_0_a2_1z ;
output un1_MasterReset_inv_13_0_a2_1z ;
output un1_MasterReset_inv_14_0_a2_1z ;
output un1_MasterReset_inv_0_a2_1z ;
output un1_MasterReset_inv_1_0_a2_1z ;
output un1_MasterReset_inv_4_0_a2_1z ;
output un1_SpiRst_0_sqmuxa_1_i_4 ;
output un1_SpiRst_0_sqmuxa_1_i_3 ;
output un1_SpiRst_0_sqmuxa_1_i_2 ;
output un1_SpiRst_0_sqmuxa_1_i_1 ;
output un1_SpiRst_0_sqmuxa_1_i_0 ;
output N_377_i ;
output N_685 ;
output un1_MasterReset_inv_12_0_a2_1z ;
output un1_MasterReset_inv_10_0_a2_1z ;
output un1_MasterReset_inv_7_0_a2_1z ;
output un1_MasterReset_inv_5_0_a2_1z ;
output un1_MasterReset_inv_21_0_a2_1z ;
output un1_MasterReset_inv_23_0_a2_1z ;
output un1_MasterReset_inv_6_0_a2_1z ;
output un1_MasterReset_inv_8_0_a2_1z ;
output un1_MasterReset_inv_9_0_a2_1z ;
output un1_MasterReset_inv_15_0_a2_1z ;
output un1_MasterReset_inv_16_0_a2_1z ;
output un1_MasterReset_inv_17_0_a2_1z ;
output un1_MasterReset_inv_18_0_a2_1z ;
output un1_MasterReset_inv_19_0_a2_1z ;
output un1_MasterReset_inv_2_1_a2_1z ;
output un1_MasterReset_inv_3_0_a2_1z ;
output N_95 ;
output N_60 ;
output N_103 ;
output N_99 ;
output N_691 ;
output SpiRst_0_sqmuxa_2_0 ;
input SpiXferCompleteOut_4 ;
input LastSpiXferComplete_4 ;
output N_5483 ;
input SpiXferCompleteOut_3 ;
input LastSpiXferComplete_3 ;
output N_408 ;
input SpiXferCompleteOut_2 ;
input LastSpiXferComplete_2 ;
output SpiRst_0_sqmuxa_2 ;
input SpiXferCompleteOut_1 ;
input LastSpiXferComplete_1 ;
output N_2335 ;
input SpiXferCompleteOut_0 ;
input LastSpiXferComplete_0 ;
input DacCSetpointWritten ;
input DacFSetpointWritten ;
input DacBSetpointWritten ;
input DacDSetpointWritten ;
input DacESetpointWritten ;
output un1_rst_3_i_1 ;
input SpiRst_2 ;
output un1_rst_3_i_0 ;
input SpiRst_1 ;
output un1_rst_3_i ;
input SpiRst_0 ;
input domachine_i ;
input shot_i ;
input TP8_c ;
output LastWriteDac_1z ;
output N_947_i_i ;
output N_947_i_1z ;
output N_914_i_i ;
output N_914_i_1z ;
output N_1859_i_i ;
input FCCC_C0_0_GL0 ;
input shot_i_arst_i ;
wire DacWriteNextState_ns_12 ;
wire DacWriteNextState_ns_16 ;
wire DacWriteNextState_ns_14 ;
wire DacWriteNextState_ns_0 ;
wire DacWriteNextState_ns_5 ;
wire DacWriteNextState_ns_8 ;
wire DacWriteNextState_ns_18 ;
wire DacWriteNextState_ns_9 ;
wire un1_DacWriteNextState_295_3_0 ;
wire un1_DacWriteNextState_297_3_0 ;
wire un1_DacWriteNextState_292_0_a2_2_RNI2V052_0 ;
wire un1_DacWriteNextState_292_0_a2_2_RNI1HC32_0 ;
wire un1_DacWriteNextState_292_0_a2_2_RNIN4872_0 ;
wire un1_DacWriteNextState_292_0_a2_2_RNIJT742_0 ;
wire un1_DacWriteNextState_292_0_a2_2_RNIU9592_0 ;
wire un1_DacWriteNextState_292_0_a2_2_RNIIT3R2_0 ;
wire un1_DacWriteNextState_292_0_a2_2_RNI97NJ2_0 ;
wire un1_DacWriteNextState_292_0_a2_2_RNIDTDH2_0 ;
wire un1_DacWriteNextState_292_0_a2_2_RNII2EH2_0 ;
wire un1_DacWriteNextState_292_0_a2_2_RNISCEH2_0 ;
wire un1_DacWriteNextState_292_0_a2_2_RNI1IEH2_0 ;
wire un1_DacWriteNextState_292_0_a2_2_RNI6NEH2_0 ;
wire un1_DacWriteNextState_292_0_a2_2_RNIBSEH2_0 ;
wire un1_DacWriteNextState_292_0_a2_2_RNI3IB32_0 ;
wire un1_DacWriteNextState_292_0_a2_2_RNI8NB32_0 ;
wire un1_DacWriteNextState_292_0_a2_2_RNIDSB32_0 ;
wire un1_DacWriteNextState_292_0_a2_2_RNIN6C32_0 ;
wire un1_DacWriteNextState_292_0_a2_2_RNI6MC32_0 ;
wire un1_DacWriteNextState_292_0_a2_2_RNI0JK42_0 ;
wire un1_DacWriteNextState_292_0_a2_2_RNITJO42_0 ;
wire un1_DacWriteNextState_292_0_a2_2_RNI2PO42_0 ;
wire un1_DacWriteNextState_292_0_a2_2_RNIUB9L2_0 ;
wire un1_DacWriteNextState_292_0_a2_2_RNI3H9L2_0 ;
wire un1_DacWriteNextState_292_0_a2_2_RNI8M9L2_0 ;
wire un1_DacWriteNextState_292_0_a2_2_RNIDR9L2_0 ;
wire un1_DacWriteNextState_292_0_a2_2_RNII0AL2_0 ;
wire un1_DacWriteNextState_292_0_a2_2_RNIN5AL2_0 ;
wire un1_DacWriteNextState_292_0_a2_2_RNISAAL2_0 ;
wire un1_DacWriteNextState_292_0_a2_2_RNI1GAL2_0 ;
wire un1_DacWriteNextState_292_0_a2_2_RNIR7C42_0 ;
wire un1_DacWriteNextState_292_0_a2_2_RNIO8G42_0 ;
wire un1_DacWriteNextState_292_0_a2_2_RNITDG42_0 ;
wire un1_DacWriteNextState_292_0_a2_2_RNIP5772_0 ;
wire un1_DacWriteNextState_292_0_a2_2_RNI3G772_0 ;
wire un1_DacWriteNextState_292_0_a2_2_RNI8L772_0 ;
wire un1_DacWriteNextState_292_0_a2_2_RNIDQ772_0 ;
wire un1_DacWriteNextState_292_0_a2_2_RNIIV772_0 ;
wire un1_DacWriteNextState_292_0_a2_2_RNIS9872_0 ;
wire un1_DacWriteNextState_292_0_a2_2_RNIKV492_0 ;
wire un1_DacWriteNextState_292_0_a2_2_RNIP4592_0 ;
wire un1_DacWriteNextState_292_0_a2_2_RNI3F592_0 ;
wire un1_DacWriteNextState_292_0_a2_2_RNI8K592_0 ;
wire un1_DacWriteNextState_292_0_a2_2_RNIDP592_0 ;
wire un1_DacWriteNextState_292_0_a2_2_RNIIU592_0 ;
wire un1_DacWriteNextState_292_0_a2_2_RNIN3692_0 ;
wire un1_DacWriteNextState_292_0_a2_2_RNIHHRJ2_0 ;
wire un1_DacWriteNextState_292_0_a2_2_RNIEIVJ2_0 ;
wire un1_DacWriteNextState_292_0_a2_2_RNIJNVJ2_0 ;
wire un1_DacWriteNextState_292_0_a2_2_RNIFP2R2_0 ;
wire un1_DacWriteNextState_292_0_a2_2_RNIKU2R2_0 ;
wire un1_DacWriteNextState_292_0_a2_2_RNIP33R2_0 ;
wire un1_DacWriteNextState_292_0_a2_2_RNIU83R2_0 ;
wire un1_DacWriteNextState_292_0_a2_2_RNI8J3R2_0 ;
wire un1_DacWriteNextState_292_0_a2_2_RNIDO3R2_0 ;
wire un1_DacWriteNextState_292_0_a2_2_RNIECNJ2_0 ;
wire un1_DacWriteNextState_292_0_a2_2_RNI5US42_0 ;
wire un1_DacWriteNextState_292_0_a2_2_RNII1C32_0 ;
wire un1_DacWriteNextState_292_0_a2_2_RNIUA772_0 ;
wire un1_DacWriteNextState_292_0_a2_2_RNIMS342_0 ;
wire un1_DacWriteNextState_292_0_a2_2_RNIO2842_0 ;
wire un1_DacWriteNextState_292_0_a2_2_RNI3E3R2_0 ;
wire un1_DacWriteNextState_292_0_a2_2_RNIC6JJ2_0 ;
wire un1_DacWriteNextState_292_0_a2_2_RNI8ODH2_0 ;
wire un1_DacWriteNextState_292_0_a2_2_RNIN7EH2_0 ;
wire un1_DacWriteNextState_293_0_0 ;
wire un1_DacWriteNextState_292_0_0 ;
wire un1_DacWriteNextState_292_0_2 ;
wire un1_DacWriteNextState_292_0_a2_1_RNIR0KO1_0 ;
wire un1_DacWriteNextState_292_0_a2_1_RNIS3NN1_0 ;
wire un1_DacWriteNextState_292_0_a2_1_RNIT6QM1_0 ;
wire un1_DacWriteNextState_292_0_a2_1_RNIQTG91_0 ;
wire StateOut_23_0 ;
wire un1_DacWriteNextState_292_0_a2_3_RNIPINO4_0 ;
wire un1_DacWriteNextState_292_0_a2_3_RNIIA1A4_0 ;
wire un1_DacWriteNextState_292_0_a2_3_RNIDVO94_0 ;
wire un1_DacWriteNextState_292_0_a2_3_RNI8KG94_0 ;
wire DacSetpointReadAddressChannel_0 ;
wire DacWriteNextState_rep_0 ;
wire DacWriteNextState_rep_4 ;
wire N_933_i_i ;
wire N_933_i_set ;
wire TP7_c ;
wire N_1061 ;
wire TP6_c ;
wire N_982_i ;
wire N_4249_i ;
wire N_97_0_i ;
wire N_202_0_i ;
wire N_4162_i ;
wire N_4199_i ;
wire N_512_i ;
wire un1_MasterReset_i_a2 ;
wire N_974 ;
wire N_988_i ;
wire N_986_i ;
wire N_994_i ;
wire N_992_i ;
wire N_990_i ;
wire N_978_i ;
wire N_942 ;
wire N_929 ;
wire N_976_i ;
wire N_140_i ;
wire N_839_i ;
wire N_796_i ;
wire N_768_i ;
wire N_741_i ;
wire N_895_i ;
wire N_980_i ;
wire N_984_i ;
wire N_517_i ;
wire N_522_i ;
wire N_527_i ;
wire N_532_i ;
wire N_4254_i ;
wire N_537_i ;
wire N_542_i ;
wire N_4205_i ;
wire N_4207_i ;
wire N_4210_i ;
wire N_4211_i ;
wire N_4214_i ;
wire N_487_i ;
wire N_4192_i ;
wire N_407_0_i ;
wire N_4204_i ;
wire N_4165_i ;
wire N_4168_i ;
wire N_4171_i ;
wire N_4174_i ;
wire N_4177_i ;
wire N_4253_i ;
wire N_4179_i ;
wire N_237_0_i ;
wire N_4140_i ;
wire N_282_0_i ;
wire N_170_0_i ;
wire N_212_0_i ;
wire N_217_0_i ;
wire N_222_0_i ;
wire N_227_0_i ;
wire N_232_0_i ;
wire N_107_0_i ;
wire N_38_0_i ;
wire N_112_0_i ;
wire N_122_i ;
wire N_117_0_i ;
wire N_122_0_i ;
wire N_127_0_i ;
wire N_81_0_i ;
wire N_587_i ;
wire N_592_i ;
wire N_597_i ;
wire N_602_i ;
wire N_577_i ;
wire N_617_i ;
wire N_612_i ;
wire N_607_i ;
wire N_4268_i ;
wire N_4267_i ;
wire N_4271_i ;
wire N_4281_i ;
wire N_4280_i ;
wire N_866_mux_i ;
wire N_4279_i ;
wire N_4278_i ;
wire N_4277_i ;
wire N_4276_i ;
wire N_4275_i ;
wire SpiRst_4 ;
wire N_4288_i ;
wire N_4287_i ;
wire N_4286_i ;
wire N_4285_i ;
wire N_4270_i ;
wire N_4269_i ;
wire N_4284_i ;
wire N_4283_i ;
wire N_867_mux_i ;
wire N_4282_i ;
wire N_4274_i ;
wire N_4273_i ;
wire N_4272_i ;
wire SpiRst_3 ;
wire N_666_i ;
wire N_674_i ;
wire N_737_i ;
wire N_339_i ;
wire N_700_i ;
wire N_667_i ;
wire N_2587 ;
wire N_924 ;
wire N_851 ;
wire N_731 ;
wire N_659 ;
wire N_654 ;
wire DacSetpointReadAddressChannel_lcry ;
wire un3_dacsetpointreadaddresschannellt5 ;
wire N_375_i ;
wire N_376_i_1z ;
wire N_378_i_1z ;
wire N_681_i ;
wire N_910 ;
wire N_703 ;
wire N_698 ;
wire N_676 ;
wire N_672 ;
wire un1_MasterReset_inv_20_0_a2_1z ;
wire un1_MasterReset_inv_22_0_a2_1z ;
wire un1_MasterReset_inv_11_0_a2_1z ;
wire un1_MasterReset_inv_13_0_a2_1z ;
wire un1_MasterReset_inv_14_0_a2_1z ;
wire un1_MasterReset_inv_0_a2_1z ;
wire un1_MasterReset_inv_1_0_a2_1z ;
wire un1_MasterReset_inv_4_0_a2_1z ;
wire un1_SpiRst_0_sqmuxa_1_i_4 ;
wire un1_SpiRst_0_sqmuxa_1_i_3 ;
wire un1_SpiRst_0_sqmuxa_1_i_2 ;
wire un1_SpiRst_0_sqmuxa_1_i_1 ;
wire un1_SpiRst_0_sqmuxa_1_i_0 ;
wire N_377_i ;
wire N_685 ;
wire un1_MasterReset_inv_12_0_a2_1z ;
wire un1_MasterReset_inv_10_0_a2_1z ;
wire un1_MasterReset_inv_7_0_a2_1z ;
wire un1_MasterReset_inv_5_0_a2_1z ;
wire un1_MasterReset_inv_21_0_a2_1z ;
wire un1_MasterReset_inv_23_0_a2_1z ;
wire un1_MasterReset_inv_6_0_a2_1z ;
wire un1_MasterReset_inv_8_0_a2_1z ;
wire un1_MasterReset_inv_9_0_a2_1z ;
wire un1_MasterReset_inv_15_0_a2_1z ;
wire un1_MasterReset_inv_16_0_a2_1z ;
wire un1_MasterReset_inv_17_0_a2_1z ;
wire un1_MasterReset_inv_18_0_a2_1z ;
wire un1_MasterReset_inv_19_0_a2_1z ;
wire un1_MasterReset_inv_2_1_a2_1z ;
wire un1_MasterReset_inv_3_0_a2_1z ;
wire N_95 ;
wire N_60 ;
wire N_103 ;
wire N_99 ;
wire N_691 ;
wire SpiRst_0_sqmuxa_2_0 ;
wire SpiXferCompleteOut_4 ;
wire LastSpiXferComplete_4 ;
wire N_5483 ;
wire SpiXferCompleteOut_3 ;
wire LastSpiXferComplete_3 ;
wire N_408 ;
wire SpiXferCompleteOut_2 ;
wire LastSpiXferComplete_2 ;
wire SpiRst_0_sqmuxa_2 ;
wire SpiXferCompleteOut_1 ;
wire LastSpiXferComplete_1 ;
wire N_2335 ;
wire SpiXferCompleteOut_0 ;
wire LastSpiXferComplete_0 ;
wire DacCSetpointWritten ;
wire DacFSetpointWritten ;
wire DacBSetpointWritten ;
wire DacDSetpointWritten ;
wire DacESetpointWritten ;
wire un1_rst_3_i_1 ;
wire SpiRst_2 ;
wire un1_rst_3_i_0 ;
wire SpiRst_1 ;
wire un1_rst_3_i ;
wire SpiRst_0 ;
wire domachine_i ;
wire shot_i ;
wire TP8_c ;
wire LastWriteDac_1z ;
wire N_947_i_i ;
wire N_947_i_1z ;
wire N_914_i_i ;
wire N_914_i_1z ;
wire N_1859_i_i ;
wire FCCC_C0_0_GL0 ;
wire shot_i_arst_i ;
wire [1:1] StateOut_23_i_a3_0_a2_5_Z;
wire [1:1] StateOut_23_i_a3_0_a2_4_Z;
wire [19:19] un1_DacWriteNextState_292_0_0_Z;
wire SpiRst_rep_Z ;
wire GND ;
wire N_696 ;
wire VCC ;
wire SpiRst_arst ;
wire SpiRst_arst_i ;
wire LastSpiXferComplete_Z ;
wire SpiXferCompleteOut ;
wire N_639_i ;
wire SpiRst_Z ;
wire DacASetpointWritten ;
wire N_694_i ;
wire un1_SpiRst_0_sqmuxa_1_i ;
wire N_5287 ;
wire N_2303 ;
wire N_1833 ;
wire N_5307 ;
wire N_1836 ;
wire N_5291 ;
wire N_5302 ;
wire N_5305 ;
wire N_1841 ;
wire N_5298 ;
wire N_5288 ;
wire N_5311 ;
wire m53_0_a2_0_Z ;
wire m45_1_o2_0_Z ;
wire N_1867 ;
wire N_5313 ;
wire N_5312 ;
wire N_5304 ;
wire N_5294 ;
wire N_3666 ;
wire N_3667 ;
wire N_3668 ;
wire N_1827 ;
wire N_1933 ;
wire N_1942 ;
wire N_1943 ;
wire N_1944 ;
wire N_1951 ;
wire N_1952 ;
wire m705_i_o2_0_3 ;
wire m707_i_o2_3 ;
wire N_5300 ;
wire N_5289 ;
wire N_2439 ;
wire N_2305 ;
wire N_2308 ;
wire N_2312 ;
wire N_2315 ;
wire N_2321 ;
wire N_2324 ;
wire N_2343 ;
wire N_2346 ;
wire N_2349 ;
wire N_2352 ;
wire N_2355 ;
wire N_2366 ;
wire N_2369 ;
wire N_2381 ;
wire N_2397 ;
wire N_2421 ;
wire N_2424 ;
wire N_2427 ;
wire N_2430 ;
wire N_2433 ;
wire N_2436 ;
wire N_2446 ;
wire N_2449 ;
wire N_2455 ;
wire N_2500 ;
wire N_2503 ;
wire N_2506 ;
wire N_2509 ;
wire N_2512 ;
wire N_2515 ;
wire N_2518 ;
wire N_2551 ;
wire N_2554 ;
wire N_2557 ;
wire N_2560 ;
wire N_2563 ;
wire N_2574 ;
wire N_2577 ;
wire N_2589 ;
wire N_2592 ;
wire N_2598 ;
wire N_2607 ;
wire N_2631 ;
wire N_2634 ;
wire N_2637 ;
wire N_2640 ;
wire N_2643 ;
wire N_2646 ;
wire N_2649 ;
wire N_2652 ;
wire N_2655 ;
wire N_2662 ;
wire N_2665 ;
wire N_2676 ;
wire N_5088 ;
wire N_2709 ;
wire N_2712 ;
wire N_2716 ;
wire N_5092 ;
wire N_5095 ;
wire N_5125 ;
wire N_5128 ;
wire N_5131 ;
wire N_5134 ;
wire N_5137 ;
wire N_5140 ;
wire N_5147 ;
wire N_5150 ;
wire N_5156 ;
wire N_5159 ;
wire N_5162 ;
wire N_5165 ;
wire N_5168 ;
wire N_5171 ;
wire N_5174 ;
wire m59_0_a2_2_Z ;
wire N_1852 ;
wire N_1847 ;
wire N_1835 ;
wire N_2440 ;
wire N_2306 ;
wire N_2309 ;
wire N_2311 ;
wire N_2313 ;
wire N_2316 ;
wire N_2322 ;
wire N_2325 ;
wire N_2344 ;
wire N_2347 ;
wire N_2350 ;
wire N_2353 ;
wire N_2364 ;
wire N_2367 ;
wire N_2370 ;
wire N_2382 ;
wire N_2398 ;
wire N_2422 ;
wire N_2425 ;
wire N_2428 ;
wire N_2431 ;
wire N_2434 ;
wire N_2437 ;
wire N_2447 ;
wire N_2450 ;
wire N_2456 ;
wire N_2501 ;
wire N_2504 ;
wire N_2507 ;
wire N_2510 ;
wire N_2513 ;
wire N_2516 ;
wire N_2519 ;
wire N_2552 ;
wire N_2555 ;
wire N_2558 ;
wire N_2561 ;
wire N_2572 ;
wire N_2575 ;
wire N_2578 ;
wire N_2590 ;
wire N_2593 ;
wire N_2599 ;
wire N_2608 ;
wire N_2632 ;
wire N_2635 ;
wire N_2638 ;
wire N_2641 ;
wire N_2644 ;
wire N_2647 ;
wire N_2650 ;
wire N_2653 ;
wire N_2656 ;
wire N_2663 ;
wire N_2666 ;
wire N_2677 ;
wire N_2707 ;
wire N_2710 ;
wire N_2713 ;
wire N_5090 ;
wire N_5093 ;
wire N_5096 ;
wire N_5126 ;
wire N_5129 ;
wire N_5132 ;
wire N_5135 ;
wire N_5138 ;
wire N_5141 ;
wire N_5148 ;
wire N_5151 ;
wire N_5157 ;
wire N_5160 ;
wire N_5163 ;
wire N_5166 ;
wire N_5169 ;
wire N_5172 ;
wire N_5175 ;
wire N_1891 ;
wire N_2245 ;
wire N_2232 ;
wire N_2314 ;
wire N_2317 ;
wire N_2383 ;
wire N_2609 ;
wire N_5170 ;
wire N_5286 ;
wire N_1853 ;
wire N_1854 ;
wire N_1862 ;
wire m20_0_1 ;
wire m571_0_1 ;
wire m164_0_1 ;
wire m361_0_1 ;
wire m481_0_1 ;
wire N_3671 ;
wire N_1824 ;
wire m611_0_1 ;
wire m606_0_1 ;
wire m616_0_1 ;
wire m501_0_0 ;
wire m186_0_0 ;
wire m286_0_0 ;
wire m381_0_0 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
// @43:145
  SLE SpiRst_rep (
	.Q(SpiRst_rep_Z),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1859_i_i),
	.EN(N_696),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  CLKINT SpiRst_rep_RNIQJT9 (
	.Y(SpiRst_arst),
	.A(SpiRst_rep_Z)
);
  CFG1 SpiRst_rep_RNIQJT9_0 (
	.A(SpiRst_arst),
	.Y(SpiRst_arst_i)
);
defparam SpiRst_rep_RNIQJT9_0.INIT=2'h1;
  CFG1 N_914_i_i_0 (
	.A(N_914_i_1z),
	.Y(N_914_i_i)
);
defparam N_914_i_i_0.INIT=2'h1;
  CFG1 N_947_i_i_0 (
	.A(N_947_i_1z),
	.Y(N_947_i_i)
);
defparam N_947_i_i_0.INIT=2'h1;
// @43:145
  SLE LastWriteDac (
	.Q(LastWriteDac_1z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(TP8_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:145
  SLE LastSpiXferComplete (
	.Q(LastSpiXferComplete_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiXferCompleteOut),
	.EN(N_639_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:145
  SLE SpiRst (
	.Q(SpiRst_Z),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1859_i_i),
	.EN(N_696),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:145
  SLE TransferComplete (
	.Q(DacASetpointWritten),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_694_i),
	.EN(un1_SpiRst_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  CFG4 \un1_DacWriteNextState_292_0_a2_1[19]  (
	.A(DacWriteNextState[14]),
	.B(N_5287),
	.C(DacWriteNextState[16]),
	.D(DacWriteNextState[12]),
	.Y(N_2303)
);
defparam \un1_DacWriteNextState_292_0_a2_1[19] .INIT=16'h0040;
// @48:775
  CFG4 m96_1_a2_2 (
	.A(DacWriteNextState[14]),
	.B(DacWriteNextState[12]),
	.C(N_5287),
	.D(N_1833),
	.Y(N_5307)
);
defparam m96_1_a2_2.INIT=16'h0010;
// @48:1453
  CFG4 \un1_DacWriteNextState_292_0_a2_2[21]  (
	.A(DacWriteNextState[12]),
	.B(DacWriteNextState[14]),
	.C(N_5287),
	.D(N_1836),
	.Y(N_5291)
);
defparam \un1_DacWriteNextState_292_0_a2_2[21] .INIT=16'h0010;
// @48:775
  CFG4 m101_i_a2_4 (
	.A(DacWriteNextState[20]),
	.B(N_5287),
	.C(DacWriteNextState[18]),
	.D(DacWriteNextState[16]),
	.Y(N_5302)
);
defparam m101_i_a2_4.INIT=16'h0004;
// @48:1453
  CFG4 un1_MasterReset_inv_10_0_a2_1 (
	.A(DacSetpointReadedAddressController[2]),
	.B(DacWriteNextState[9]),
	.C(shot_i),
	.D(domachine_i),
	.Y(N_5305)
);
defparam un1_MasterReset_inv_10_0_a2_1.INIT=16'h0800;
// @48:775
  CFG4 \un1_nCsDacs0_i_i_0_o2_RNIVQ7R[3]  (
	.A(DacWriteNextState[5]),
	.B(N_1841),
	.C(DacWriteNextState[7]),
	.D(DacWriteNextState[3]),
	.Y(N_5298)
);
defparam \un1_nCsDacs0_i_i_0_o2_RNIVQ7R[3] .INIT=16'h0001;
// @48:775
  CFG4 m101_i_a2_3 (
	.A(DacWriteNextState[4]),
	.B(DacWriteNextState_rep_0),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState_rep_4),
	.Y(N_5287)
);
defparam m101_i_a2_3.INIT=16'h0001;
// @48:775
  CFG3 m45_1_o2_0 (
	.A(DacWriteNextState[16]),
	.B(DacWriteNextState[18]),
	.C(DacWriteNextState[20]),
	.Y(N_1836)
);
defparam m45_1_o2_0.INIT=8'hFE;
// @48:1453
  CFG4 \un1_DacWriteNextState_292_0_a2_5[19]  (
	.A(DacWriteNextState[14]),
	.B(N_5288),
	.C(DacWriteNextState[18]),
	.D(DacWriteNextState[20]),
	.Y(N_5311)
);
defparam \un1_DacWriteNextState_292_0_a2_5[19] .INIT=16'h0004;
// @48:775
  CFG2 m53_0_a2_0_0 (
	.A(DacWriteNextState[12]),
	.B(DacWriteNextState[11]),
	.Y(m53_0_a2_0_Z)
);
defparam m53_0_a2_0_0.INIT=4'h1;
// @48:775
  CFG2 m45_1_o2_0_0 (
	.A(DacWriteNextState[15]),
	.B(DacWriteNextState[19]),
	.Y(m45_1_o2_0_Z)
);
defparam m45_1_o2_0_0.INIT=4'hE;
// @48:1453
  CFG2 un1_MasterReset_inv_14_0_o2 (
	.A(DacSetpointReadedAddressController[0]),
	.B(DacSetpointReadedAddressController[1]),
	.Y(N_1867)
);
defparam un1_MasterReset_inv_14_0_o2.INIT=4'hE;
// @48:1453
  CFG2 un1_MasterReset_inv_20_0_a2_0 (
	.A(DacSetpointReadedAddressController[0]),
	.B(DacSetpointReadedAddressController[1]),
	.Y(N_5313)
);
defparam un1_MasterReset_inv_20_0_a2_0.INIT=4'h8;
// @48:1453
  CFG2 un1_MasterReset_inv_8_0_a2_0 (
	.A(DacSetpointReadedAddressController[0]),
	.B(DacSetpointReadedAddressController[1]),
	.Y(N_5312)
);
defparam un1_MasterReset_inv_8_0_a2_0.INIT=4'h4;
// @48:1453
  CFG2 un1_MasterReset_inv_23_0_a2_0 (
	.A(DacSetpointReadedAddressController[0]),
	.B(DacSetpointReadedAddressController[1]),
	.Y(N_5304)
);
defparam un1_MasterReset_inv_23_0_a2_0.INIT=4'h2;
// @48:775
  CFG2 m117_0_a2 (
	.A(DacBSetpointToWrite[23]),
	.B(SpiRst_0),
	.Y(un1_rst_3_i)
);
defparam m117_0_a2.INIT=4'hB;
// @48:775
  CFG2 m735_0_a2 (
	.A(DacDSetpointToWrite[23]),
	.B(SpiRst_1),
	.Y(un1_rst_3_i_0)
);
defparam m735_0_a2.INIT=4'hB;
// @48:775
  CFG2 m728_0_a2 (
	.A(DacFSetpointToWrite[23]),
	.B(SpiRst_2),
	.Y(un1_rst_3_i_1)
);
defparam m728_0_a2.INIT=4'hB;
// @48:775
  CFG2 m59_0_a2_0 (
	.A(DacWriteNextState[5]),
	.B(DacWriteNextState[7]),
	.Y(N_5294)
);
defparam m59_0_a2_0.INIT=4'h1;
// @48:775
  CFG2 m53_0_a2_0 (
	.A(DacWriteNextState[1]),
	.B(DacWriteNextState[3]),
	.Y(N_3666)
);
defparam m53_0_a2_0.INIT=4'h1;
// @48:775
  CFG2 m59_0_a2_1 (
	.A(DacWriteNextState[16]),
	.B(DacWriteNextState[15]),
	.Y(N_3667)
);
defparam m59_0_a2_1.INIT=4'h1;
// @48:775
  CFG2 m59_0_a2_2 (
	.A(DacWriteNextState[14]),
	.B(DacWriteNextState[13]),
	.Y(N_3668)
);
defparam m59_0_a2_2.INIT=4'h1;
// @48:1453
  CFG2 \un1_DacWriteNextState_292_0_o2[19]  (
	.A(DacWriteNextState_rep_0),
	.B(DacWriteNextState[4]),
	.Y(N_1827)
);
defparam \un1_DacWriteNextState_292_0_o2[19] .INIT=4'hE;
// @48:775
  CFG2 m45_1_o2_2 (
	.A(DacWriteNextState[16]),
	.B(DacWriteNextState[18]),
	.Y(N_1833)
);
defparam m45_1_o2_2.INIT=4'hE;
// @48:775
  CFG3 m754_i_m2 (
	.A(DacSetpoints_5_2[8]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_5_3[8]),
	.Y(N_1933)
);
defparam m754_i_m2.INIT=8'h1D;
// @48:775
  CFG3 m787_i_m2 (
	.A(DacSetpoints_5_0[8]),
	.B(DacWriteNextState[6]),
	.C(DacSetpoints_5_1[8]),
	.Y(N_1942)
);
defparam m787_i_m2.INIT=8'h1D;
// @48:775
  CFG3 m784_i_m2 (
	.A(DacSetpoints_5_0[9]),
	.B(DacWriteNextState[6]),
	.C(DacSetpoints_5_1[9]),
	.Y(N_1943)
);
defparam m784_i_m2.INIT=8'h1D;
// @48:775
  CFG3 m781_i_m2 (
	.A(DacSetpoints_5_0[10]),
	.B(DacWriteNextState[6]),
	.C(DacSetpoints_5_1[10]),
	.Y(N_1944)
);
defparam m781_i_m2.INIT=8'h1D;
// @48:775
  CFG3 m751_i_m2 (
	.A(DacSetpoints_5_2[9]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_5_3[9]),
	.Y(N_1951)
);
defparam m751_i_m2.INIT=8'h1D;
// @48:775
  CFG3 m748_i_m2 (
	.A(DacSetpoints_5_2[10]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_5_3[10]),
	.Y(N_1952)
);
defparam m748_i_m2.INIT=8'h1D;
// @48:1472
  CFG4 \StateOut_23_i_a3_0_a2_5[1]  (
	.A(DacWriteNextState[5]),
	.B(DacWriteNextState[14]),
	.C(DacWriteNextState[1]),
	.D(DacWriteNextState[18]),
	.Y(StateOut_23_i_a3_0_a2_5_Z[1])
);
defparam \StateOut_23_i_a3_0_a2_5[1] .INIT=16'h0001;
// @48:1472
  CFG4 \StateOut_23_i_a3_0_a2_4[1]  (
	.A(DacWriteNextState_rep_0),
	.B(DacWriteNextState[9]),
	.C(DacWriteNextState_rep_4),
	.D(DacWriteNextState[10]),
	.Y(StateOut_23_i_a3_0_a2_4_Z[1])
);
defparam \StateOut_23_i_a3_0_a2_4[1] .INIT=16'h0001;
// @48:775
  CFG4 TransferComplete_RNISLQN (
	.A(DacESetpointWritten),
	.B(DacDSetpointWritten),
	.C(DacBSetpointWritten),
	.D(DacASetpointWritten),
	.Y(m705_i_o2_0_3)
);
defparam TransferComplete_RNISLQN.INIT=16'h7FFF;
// @48:775
  CFG4 TransferComplete_RNIVETI (
	.A(DacFSetpointWritten),
	.B(DacESetpointWritten),
	.C(DacCSetpointWritten),
	.D(DacASetpointWritten),
	.Y(m707_i_o2_3)
);
defparam TransferComplete_RNIVETI.INIT=16'hFFFE;
// @48:1453
  CFG4 un1_MasterReset_inv_6_0_a2_1 (
	.A(DacSetpointReadedAddressController[2]),
	.B(DacWriteNextState[9]),
	.C(shot_i),
	.D(domachine_i),
	.Y(N_5300)
);
defparam un1_MasterReset_inv_6_0_a2_1.INIT=16'h0400;
// @48:775
  CFG4 LastWriteDac_RNIE64H1_0 (
	.A(LastWriteDac_1z),
	.B(TP8_c),
	.C(LastSpiXferComplete_0),
	.D(SpiXferCompleteOut_0),
	.Y(N_2335)
);
defparam LastWriteDac_RNIE64H1_0.INIT=16'h0D00;
// @48:775
  CFG4 LastWriteDac_RNI85L51_0 (
	.A(LastWriteDac_1z),
	.B(TP8_c),
	.C(LastSpiXferComplete_1),
	.D(SpiXferCompleteOut_1),
	.Y(SpiRst_0_sqmuxa_2)
);
defparam LastWriteDac_RNI85L51_0.INIT=16'h0900;
// @48:775
  CFG2 LastWriteDac_RNI8HMQ (
	.A(TP8_c),
	.B(LastWriteDac_1z),
	.Y(N_1859_i_i)
);
defparam LastWriteDac_RNI8HMQ.INIT=4'h9;
// @48:775
  CFG4 LastWriteDac_RNI6QQH1_0 (
	.A(LastWriteDac_1z),
	.B(TP8_c),
	.C(LastSpiXferComplete_2),
	.D(SpiXferCompleteOut_2),
	.Y(N_408)
);
defparam LastWriteDac_RNI6QQH1_0.INIT=16'h0D00;
// @48:775
  CFG4 LastWriteDac_RNICR9D1_0 (
	.A(LastWriteDac_1z),
	.B(TP8_c),
	.C(LastSpiXferComplete_3),
	.D(SpiXferCompleteOut_3),
	.Y(N_5483)
);
defparam LastWriteDac_RNICR9D1_0.INIT=16'h0D00;
// @48:775
  CFG4 LastWriteDac_RNIAGF91_1 (
	.A(LastWriteDac_1z),
	.B(TP8_c),
	.C(LastSpiXferComplete_4),
	.D(SpiXferCompleteOut_4),
	.Y(SpiRst_0_sqmuxa_2_0)
);
defparam LastWriteDac_RNIAGF91_1.INIT=16'h0900;
// @48:1453
  CFG3 \un1_DacWriteNextState_292_0_a2_3[19]  (
	.A(N_1827),
	.B(DacWriteNextState[8]),
	.C(DacWriteNextState_rep_4),
	.Y(N_5289)
);
defparam \un1_DacWriteNextState_292_0_a2_3[19] .INIT=8'h54;
// @43:115
  CFG2 N_914_i (
	.A(DacDSetpointToWrite[23]),
	.B(SpiRst_1),
	.Y(N_914_i_1z)
);
defparam N_914_i.INIT=4'h8;
// @43:115
  CFG2 N_947_i (
	.A(DacBSetpointToWrite[23]),
	.B(SpiRst_0),
	.Y(N_947_i_1z)
);
defparam N_947_i.INIT=4'h8;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_o2_RNI2Q501[19]  (
	.A(DacSetpoints_1_2[23]),
	.B(DacSetpoints_1_3[23]),
	.C(N_1827),
	.D(DacWriteNextState[2]),
	.Y(N_2439)
);
defparam \un1_DacWriteNextState_292_0_o2_RNI2Q501[19] .INIT=16'hC0A0;
// @48:1453
  CFG4 \un1_DacWriteNextState_292_0_a2[21]  (
	.A(DacSetpoints_5_2[21]),
	.B(DacSetpoints_5_3[21]),
	.C(N_1827),
	.D(DacWriteNextState[2]),
	.Y(N_2305)
);
defparam \un1_DacWriteNextState_292_0_a2[21] .INIT=16'hC0A0;
// @48:1453
  CFG4 \un1_DacWriteNextState_293_0_a2[5]  (
	.A(DacSetpoints_4_2[5]),
	.B(DacSetpoints_4_3[5]),
	.C(N_1827),
	.D(DacWriteNextState[2]),
	.Y(N_2308)
);
defparam \un1_DacWriteNextState_293_0_a2[5] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_o2_RNI2E5N[19]  (
	.A(DacSetpoints_0_2[15]),
	.B(DacSetpoints_0_3[15]),
	.C(N_1827),
	.D(DacWriteNextState[2]),
	.Y(N_2312)
);
defparam \un1_DacWriteNextState_292_0_o2_RNI2E5N[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_o2_RNI4Q301[19]  (
	.A(DacSetpoints_1_2[15]),
	.B(DacSetpoints_1_3[15]),
	.C(N_1827),
	.D(DacWriteNextState[2]),
	.Y(N_2315)
);
defparam \un1_DacWriteNextState_292_0_o2_RNI4Q301[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_o2_RNI64GD[19]  (
	.A(DacSetpoints_5_2[3]),
	.B(DacSetpoints_5_3[3]),
	.C(N_1827),
	.D(DacWriteNextState[2]),
	.Y(N_2321)
);
defparam \un1_DacWriteNextState_292_0_o2_RNI64GD[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_o2_RNI0UFD[19]  (
	.A(DacSetpoints_5_2[0]),
	.B(DacSetpoints_5_3[0]),
	.C(N_1827),
	.D(DacWriteNextState[2]),
	.Y(N_2324)
);
defparam \un1_DacWriteNextState_292_0_o2_RNI0UFD[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_o2_RNI8K5N[19]  (
	.A(DacSetpoints_0_2[18]),
	.B(DacSetpoints_0_3[18]),
	.C(N_1827),
	.D(DacWriteNextState[2]),
	.Y(N_2343)
);
defparam \un1_DacWriteNextState_292_0_o2_RNI8K5N[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_o2_RNIUJA61[19]  (
	.A(DacSetpoints_0_2[4]),
	.B(DacSetpoints_0_3[4]),
	.C(N_1827),
	.D(DacWriteNextState[2]),
	.Y(N_2346)
);
defparam \un1_DacWriteNextState_292_0_o2_RNIUJA61[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_o2_RNI024P[19]  (
	.A(DacSetpoints_2_2[21]),
	.B(DacSetpoints_2_3[21]),
	.C(N_1827),
	.D(DacWriteNextState[2]),
	.Y(N_2349)
);
defparam \un1_DacWriteNextState_292_0_o2_RNI024P[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_o2_RNICC2P[19]  (
	.A(DacSetpoints_2_2[18]),
	.B(DacSetpoints_2_3[18]),
	.C(N_1827),
	.D(DacWriteNextState[2]),
	.Y(N_2352)
);
defparam \un1_DacWriteNextState_292_0_o2_RNICC2P[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_o2_RNIS1JF[19]  (
	.A(DacSetpoints_2_2[1]),
	.B(DacSetpoints_2_3[1]),
	.C(N_1827),
	.D(DacWriteNextState[2]),
	.Y(N_2355)
);
defparam \un1_DacWriteNextState_292_0_o2_RNIS1JF[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_o2_RNI4QRO[19]  (
	.A(DacSetpoints_4_2[3]),
	.B(DacSetpoints_4_3[3]),
	.C(N_1827),
	.D(DacWriteNextState[2]),
	.Y(N_2366)
);
defparam \un1_DacWriteNextState_292_0_o2_RNI4QRO[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_o2_RNIIGT31[19]  (
	.A(DacSetpoints_5_2[18]),
	.B(DacSetpoints_5_3[18]),
	.C(N_1827),
	.D(DacWriteNextState[2]),
	.Y(N_2369)
);
defparam \un1_DacWriteNextState_292_0_o2_RNIIGT31[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_o2_RNI662P[19]  (
	.A(DacSetpoints_2_2[15]),
	.B(DacSetpoints_2_3[15]),
	.C(N_1827),
	.D(DacWriteNextState[2]),
	.Y(N_2381)
);
defparam \un1_DacWriteNextState_292_0_o2_RNI662P[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_o2_RNIS97N[19]  (
	.A(DacSetpoints_0_2[21]),
	.B(DacSetpoints_0_3[21]),
	.C(N_1827),
	.D(DacWriteNextState[2]),
	.Y(N_2397)
);
defparam \un1_DacWriteNextState_292_0_o2_RNIS97N[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_o2_RNI2OA61[19]  (
	.A(DacSetpoints_0_2[6]),
	.B(DacSetpoints_0_3[6]),
	.C(N_1827),
	.D(DacWriteNextState[2]),
	.Y(N_2421)
);
defparam \un1_DacWriteNextState_292_0_o2_RNI2OA61[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_o2_RNI0MA61[19]  (
	.A(DacSetpoints_0_2[5]),
	.B(DacSetpoints_0_3[5]),
	.C(N_1827),
	.D(DacWriteNextState[2]),
	.Y(N_2424)
);
defparam \un1_DacWriteNextState_292_0_o2_RNI0MA61[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_o2_RNISHA61[19]  (
	.A(DacSetpoints_0_2[3]),
	.B(DacSetpoints_0_3[3]),
	.C(N_1827),
	.D(DacWriteNextState[2]),
	.Y(N_2427)
);
defparam \un1_DacWriteNextState_292_0_o2_RNISHA61[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_o2_RNIQFA61[19]  (
	.A(DacSetpoints_0_2[2]),
	.B(DacSetpoints_0_3[2]),
	.C(N_1827),
	.D(DacWriteNextState[2]),
	.Y(N_2430)
);
defparam \un1_DacWriteNextState_292_0_o2_RNIQFA61[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_o2_RNIODA61[19]  (
	.A(DacSetpoints_0_2[1]),
	.B(DacSetpoints_0_3[1]),
	.C(N_1827),
	.D(DacWriteNextState[2]),
	.Y(N_2433)
);
defparam \un1_DacWriteNextState_292_0_o2_RNIODA61[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_o2_RNIMBA61[19]  (
	.A(DacSetpoints_0_2[0]),
	.B(DacSetpoints_0_3[0]),
	.C(N_1827),
	.D(DacWriteNextState[2]),
	.Y(N_2436)
);
defparam \un1_DacWriteNextState_292_0_o2_RNIMBA61[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_o2_RNIUL501[19]  (
	.A(DacSetpoints_1_2[21]),
	.B(DacSetpoints_1_3[21]),
	.C(N_1827),
	.D(DacWriteNextState[2]),
	.Y(N_2446)
);
defparam \un1_DacWriteNextState_292_0_o2_RNIUL501[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_o2_RNISJ501[19]  (
	.A(DacSetpoints_1_2[20]),
	.B(DacSetpoints_1_3[20]),
	.C(N_1827),
	.D(DacWriteNextState[2]),
	.Y(N_2449)
);
defparam \un1_DacWriteNextState_292_0_o2_RNISJ501[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_o2_RNIA0401[19]  (
	.A(DacSetpoints_1_2[18]),
	.B(DacSetpoints_1_3[18]),
	.C(N_1827),
	.D(DacWriteNextState[2]),
	.Y(N_2455)
);
defparam \un1_DacWriteNextState_292_0_o2_RNIA0401[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_o2_RNI64VQ[19]  (
	.A(DacSetpoints_1_2[7]),
	.B(DacSetpoints_1_3[7]),
	.C(N_1827),
	.D(DacWriteNextState[2]),
	.Y(N_2500)
);
defparam \un1_DacWriteNextState_292_0_o2_RNI64VQ[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_o2_RNI42VQ[19]  (
	.A(DacSetpoints_1_2[6]),
	.B(DacSetpoints_1_3[6]),
	.C(N_1827),
	.D(DacWriteNextState[2]),
	.Y(N_2503)
);
defparam \un1_DacWriteNextState_292_0_o2_RNI42VQ[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_o2_RNI20VQ[19]  (
	.A(DacSetpoints_1_2[5]),
	.B(DacSetpoints_1_3[5]),
	.C(N_1827),
	.D(DacWriteNextState[2]),
	.Y(N_2506)
);
defparam \un1_DacWriteNextState_292_0_o2_RNI20VQ[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_o2_RNI0UUQ[19]  (
	.A(DacSetpoints_1_2[4]),
	.B(DacSetpoints_1_3[4]),
	.C(N_1827),
	.D(DacWriteNextState[2]),
	.Y(N_2509)
);
defparam \un1_DacWriteNextState_292_0_o2_RNI0UUQ[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_o2_RNIURUQ[19]  (
	.A(DacSetpoints_1_2[3]),
	.B(DacSetpoints_1_3[3]),
	.C(N_1827),
	.D(DacWriteNextState[2]),
	.Y(N_2512)
);
defparam \un1_DacWriteNextState_292_0_o2_RNIURUQ[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_o2_RNIQNUQ[19]  (
	.A(DacSetpoints_1_2[1]),
	.B(DacSetpoints_1_3[1]),
	.C(N_1827),
	.D(DacWriteNextState[2]),
	.Y(N_2515)
);
defparam \un1_DacWriteNextState_292_0_o2_RNIQNUQ[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_o2_RNIOLUQ[19]  (
	.A(DacSetpoints_1_2[0]),
	.B(DacSetpoints_1_3[0]),
	.C(N_1827),
	.D(DacWriteNextState[2]),
	.Y(N_2518)
);
defparam \un1_DacWriteNextState_292_0_o2_RNIOLUQ[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_o2_RNI8EJF[19]  (
	.A(DacSetpoints_2_2[7]),
	.B(DacSetpoints_2_3[7]),
	.C(N_1827),
	.D(DacWriteNextState[2]),
	.Y(N_2551)
);
defparam \un1_DacWriteNextState_292_0_o2_RNI8EJF[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_o2_RNI4AJF[19]  (
	.A(DacSetpoints_2_2[5]),
	.B(DacSetpoints_2_3[5]),
	.C(N_1827),
	.D(DacWriteNextState[2]),
	.Y(N_2554)
);
defparam \un1_DacWriteNextState_292_0_o2_RNI4AJF[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_o2_RNI28JF[19]  (
	.A(DacSetpoints_2_2[4]),
	.B(DacSetpoints_2_3[4]),
	.C(N_1827),
	.D(DacWriteNextState[2]),
	.Y(N_2557)
);
defparam \un1_DacWriteNextState_292_0_o2_RNI28JF[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_o2_RNI06JF[19]  (
	.A(DacSetpoints_2_2[3]),
	.B(DacSetpoints_2_3[3]),
	.C(N_1827),
	.D(DacWriteNextState[2]),
	.Y(N_2560)
);
defparam \un1_DacWriteNextState_292_0_o2_RNI06JF[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_o2_RNIU3JF[19]  (
	.A(DacSetpoints_2_2[2]),
	.B(DacSetpoints_2_3[2]),
	.C(N_1827),
	.D(DacWriteNextState[2]),
	.Y(N_2563)
);
defparam \un1_DacWriteNextState_292_0_o2_RNIU3JF[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_o2_RNIQVIF[19]  (
	.A(DacSetpoints_2_2[0]),
	.B(DacSetpoints_2_3[0]),
	.C(N_1827),
	.D(DacWriteNextState[2]),
	.Y(N_2574)
);
defparam \un1_DacWriteNextState_292_0_o2_RNIQVIF[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_o2_RNI6I2I[19]  (
	.A(DacSetpoints_3_2[23]),
	.B(DacSetpoints_3_3[23]),
	.C(N_1827),
	.D(DacWriteNextState[2]),
	.Y(N_2577)
);
defparam \un1_DacWriteNextState_292_0_o2_RNI6I2I[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_o2_RNI2E2I[19]  (
	.A(DacSetpoints_3_2[21]),
	.B(DacSetpoints_3_3[21]),
	.C(N_1827),
	.D(DacWriteNextState[2]),
	.Y(N_2589)
);
defparam \un1_DacWriteNextState_292_0_o2_RNI2E2I[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_o2_RNI0C2I[19]  (
	.A(DacSetpoints_3_2[20]),
	.B(DacSetpoints_3_3[20]),
	.C(N_1827),
	.D(DacWriteNextState[2]),
	.Y(N_2592)
);
defparam \un1_DacWriteNextState_292_0_o2_RNI0C2I[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_o2_RNIEO0I[19]  (
	.A(DacSetpoints_3_2[18]),
	.B(DacSetpoints_3_3[18]),
	.C(N_1827),
	.D(DacWriteNextState[2]),
	.Y(N_2598)
);
defparam \un1_DacWriteNextState_292_0_o2_RNIEO0I[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_o2_RNI8I0I[19]  (
	.A(DacSetpoints_3_2[15]),
	.B(DacSetpoints_3_3[15]),
	.C(N_1827),
	.D(DacWriteNextState[2]),
	.Y(N_2607)
);
defparam \un1_DacWriteNextState_292_0_o2_RNI8I0I[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_o2_RNIAO741[19]  (
	.A(DacSetpoints_3_2[7]),
	.B(DacSetpoints_3_3[7]),
	.C(N_1827),
	.D(DacWriteNextState[2]),
	.Y(N_2631)
);
defparam \un1_DacWriteNextState_292_0_o2_RNIAO741[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_o2_RNI8M741[19]  (
	.A(DacSetpoints_3_2[6]),
	.B(DacSetpoints_3_3[6]),
	.C(N_1827),
	.D(DacWriteNextState[2]),
	.Y(N_2634)
);
defparam \un1_DacWriteNextState_292_0_o2_RNI8M741[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_o2_RNI6K741[19]  (
	.A(DacSetpoints_3_2[5]),
	.B(DacSetpoints_3_3[5]),
	.C(N_1827),
	.D(DacWriteNextState[2]),
	.Y(N_2637)
);
defparam \un1_DacWriteNextState_292_0_o2_RNI6K741[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_o2_RNI4I741[19]  (
	.A(DacSetpoints_3_2[4]),
	.B(DacSetpoints_3_3[4]),
	.C(N_1827),
	.D(DacWriteNextState[2]),
	.Y(N_2640)
);
defparam \un1_DacWriteNextState_292_0_o2_RNI4I741[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_o2_RNI2G741[19]  (
	.A(DacSetpoints_3_2[3]),
	.B(DacSetpoints_3_3[3]),
	.C(N_1827),
	.D(DacWriteNextState[2]),
	.Y(N_2643)
);
defparam \un1_DacWriteNextState_292_0_o2_RNI2G741[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_o2_RNI0E741[19]  (
	.A(DacSetpoints_3_2[2]),
	.B(DacSetpoints_3_3[2]),
	.C(N_1827),
	.D(DacWriteNextState[2]),
	.Y(N_2646)
);
defparam \un1_DacWriteNextState_292_0_o2_RNI0E741[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_o2_RNIUB741[19]  (
	.A(DacSetpoints_3_2[1]),
	.B(DacSetpoints_3_3[1]),
	.C(N_1827),
	.D(DacWriteNextState[2]),
	.Y(N_2649)
);
defparam \un1_DacWriteNextState_292_0_o2_RNIUB741[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_o2_RNIS9741[19]  (
	.A(DacSetpoints_3_2[0]),
	.B(DacSetpoints_3_3[0]),
	.C(N_1827),
	.D(DacWriteNextState[2]),
	.Y(N_2652)
);
defparam \un1_DacWriteNextState_292_0_o2_RNIS9741[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_o2_RNI8U0R[19]  (
	.A(DacSetpoints_4_2[23]),
	.B(DacSetpoints_4_3[23]),
	.C(N_1827),
	.D(DacWriteNextState[2]),
	.Y(N_2655)
);
defparam \un1_DacWriteNextState_292_0_o2_RNI8U0R[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_o2_RNI4Q0R[19]  (
	.A(DacSetpoints_4_2[21]),
	.B(DacSetpoints_4_3[21]),
	.C(N_1827),
	.D(DacWriteNextState[2]),
	.Y(N_2662)
);
defparam \un1_DacWriteNextState_292_0_o2_RNI4Q0R[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_o2_RNI2O0R[19]  (
	.A(DacSetpoints_4_2[20]),
	.B(DacSetpoints_4_3[20]),
	.C(N_1827),
	.D(DacWriteNextState[2]),
	.Y(N_2665)
);
defparam \un1_DacWriteNextState_292_0_o2_RNI2O0R[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_o2_RNIG4VQ[19]  (
	.A(DacSetpoints_4_2[18]),
	.B(DacSetpoints_4_3[18]),
	.C(N_1827),
	.D(DacWriteNextState[2]),
	.Y(N_2676)
);
defparam \un1_DacWriteNextState_292_0_o2_RNIG4VQ[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_o2_RNIC2SO[19]  (
	.A(DacSetpoints_4_2[7]),
	.B(DacSetpoints_4_3[7]),
	.C(N_1827),
	.D(DacWriteNextState[2]),
	.Y(N_5088)
);
defparam \un1_DacWriteNextState_292_0_o2_RNIC2SO[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_o2_RNI6SRO[19]  (
	.A(DacSetpoints_4_2[4]),
	.B(DacSetpoints_4_3[4]),
	.C(N_1827),
	.D(DacWriteNextState[2]),
	.Y(N_2709)
);
defparam \un1_DacWriteNextState_292_0_o2_RNI6SRO[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_o2_RNI2ORO[19]  (
	.A(DacSetpoints_4_2[2]),
	.B(DacSetpoints_4_3[2]),
	.C(N_1827),
	.D(DacWriteNextState[2]),
	.Y(N_2712)
);
defparam \un1_DacWriteNextState_292_0_o2_RNI2ORO[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_o2_RNI0MRO[19]  (
	.A(DacSetpoints_4_2[1]),
	.B(DacSetpoints_4_3[1]),
	.C(N_1827),
	.D(DacWriteNextState[2]),
	.Y(N_2716)
);
defparam \un1_DacWriteNextState_292_0_o2_RNI0MRO[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_o2_RNIUJRO[19]  (
	.A(DacSetpoints_4_2[0]),
	.B(DacSetpoints_4_3[0]),
	.C(N_1827),
	.D(DacWriteNextState[2]),
	.Y(N_5092)
);
defparam \un1_DacWriteNextState_292_0_o2_RNIUJRO[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_o2_RNIAAV31[19]  (
	.A(DacSetpoints_5_2[23]),
	.B(DacSetpoints_5_3[23]),
	.C(N_1827),
	.D(DacWriteNextState[2]),
	.Y(N_5095)
);
defparam \un1_DacWriteNextState_292_0_o2_RNIAAV31[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_o2_RNIECGD[19]  (
	.A(DacSetpoints_5_2[7]),
	.B(DacSetpoints_5_3[7]),
	.C(N_1827),
	.D(DacWriteNextState[2]),
	.Y(N_5125)
);
defparam \un1_DacWriteNextState_292_0_o2_RNIECGD[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_o2_RNICAGD[19]  (
	.A(DacSetpoints_5_2[6]),
	.B(DacSetpoints_5_3[6]),
	.C(N_1827),
	.D(DacWriteNextState[2]),
	.Y(N_5128)
);
defparam \un1_DacWriteNextState_292_0_o2_RNICAGD[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_o2_RNIA8GD[19]  (
	.A(DacSetpoints_5_2[5]),
	.B(DacSetpoints_5_3[5]),
	.C(N_1827),
	.D(DacWriteNextState[2]),
	.Y(N_5131)
);
defparam \un1_DacWriteNextState_292_0_o2_RNIA8GD[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_o2_RNI86GD[19]  (
	.A(DacSetpoints_5_2[4]),
	.B(DacSetpoints_5_3[4]),
	.C(N_1827),
	.D(DacWriteNextState[2]),
	.Y(N_5134)
);
defparam \un1_DacWriteNextState_292_0_o2_RNI86GD[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_o2_RNI42GD[19]  (
	.A(DacSetpoints_5_2[2]),
	.B(DacSetpoints_5_3[2]),
	.C(N_1827),
	.D(DacWriteNextState[2]),
	.Y(N_5137)
);
defparam \un1_DacWriteNextState_292_0_o2_RNI42GD[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_o2_RNI20GD[19]  (
	.A(DacSetpoints_5_2[1]),
	.B(DacSetpoints_5_3[1]),
	.C(N_1827),
	.D(DacWriteNextState[2]),
	.Y(N_5140)
);
defparam \un1_DacWriteNextState_292_0_o2_RNI20GD[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_o2_RNI0E7N[19]  (
	.A(DacSetpoints_0_2[23]),
	.B(DacSetpoints_0_3[23]),
	.C(N_1827),
	.D(DacWriteNextState[2]),
	.Y(N_5147)
);
defparam \un1_DacWriteNextState_292_0_o2_RNI0E7N[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_o2_RNIQ77N[19]  (
	.A(DacSetpoints_0_2[20]),
	.B(DacSetpoints_0_3[20]),
	.C(N_1827),
	.D(DacWriteNextState[2]),
	.Y(N_5150)
);
defparam \un1_DacWriteNextState_292_0_o2_RNIQ77N[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_o2_RNI4QA61[19]  (
	.A(DacSetpoints_0_2[7]),
	.B(DacSetpoints_0_3[7]),
	.C(N_1827),
	.D(DacWriteNextState[2]),
	.Y(N_5156)
);
defparam \un1_DacWriteNextState_292_0_o2_RNI4QA61[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_o2_RNISPUQ[19]  (
	.A(DacSetpoints_1_2[2]),
	.B(DacSetpoints_1_3[2]),
	.C(N_1827),
	.D(DacWriteNextState[2]),
	.Y(N_5159)
);
defparam \un1_DacWriteNextState_292_0_o2_RNISPUQ[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_o2_RNIUV3P[19]  (
	.A(DacSetpoints_2_2[20]),
	.B(DacSetpoints_2_3[20]),
	.C(N_1827),
	.D(DacWriteNextState[2]),
	.Y(N_5162)
);
defparam \un1_DacWriteNextState_292_0_o2_RNIUV3P[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_o2_RNI6CJF[19]  (
	.A(DacSetpoints_2_2[6]),
	.B(DacSetpoints_2_3[6]),
	.C(N_1827),
	.D(DacWriteNextState[2]),
	.Y(N_5165)
);
defparam \un1_DacWriteNextState_292_0_o2_RNI6CJF[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_o2_RNIAUUQ[19]  (
	.A(DacSetpoints_4_2[15]),
	.B(DacSetpoints_4_3[15]),
	.C(N_1827),
	.D(DacWriteNextState[2]),
	.Y(N_5168)
);
defparam \un1_DacWriteNextState_292_0_o2_RNIAUUQ[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_o2_RNIA0SO[19]  (
	.A(DacSetpoints_4_2[6]),
	.B(DacSetpoints_4_3[6]),
	.C(N_1827),
	.D(DacWriteNextState[2]),
	.Y(N_5171)
);
defparam \un1_DacWriteNextState_292_0_o2_RNIA0SO[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_o2_RNI44V31[19]  (
	.A(DacSetpoints_5_2[20]),
	.B(DacSetpoints_5_3[20]),
	.C(N_1827),
	.D(DacWriteNextState[2]),
	.Y(N_5174)
);
defparam \un1_DacWriteNextState_292_0_o2_RNI44V31[19] .INIT=16'hC0A0;
// @48:775
  CFG4 m59_0_a2_2_0 (
	.A(DacWriteNextState[8]),
	.B(DacWriteNextState_rep_4),
	.C(DacWriteNextState[0]),
	.D(N_3667),
	.Y(m59_0_a2_2_Z)
);
defparam m59_0_a2_2_0.INIT=16'h0100;
// @48:775
  CFG3 TransferComplete_RNITPQU (
	.A(DacFSetpointWritten),
	.B(DacCSetpointWritten),
	.C(m705_i_o2_0_3),
	.Y(N_1852)
);
defparam TransferComplete_RNITPQU.INIT=8'hF7;
// @48:775
  CFG3 TransferComplete_RNITPQU_0 (
	.A(DacDSetpointWritten),
	.B(DacBSetpointWritten),
	.C(m707_i_o2_3),
	.Y(N_1847)
);
defparam TransferComplete_RNITPQU_0.INIT=8'hFE;
// @48:775
  CFG4 m45_1_o2 (
	.A(DacWriteNextState[17]),
	.B(DacWriteNextState[13]),
	.C(DacWriteNextState[11]),
	.D(m45_1_o2_0_Z),
	.Y(N_1835)
);
defparam m45_1_o2.INIT=16'hFFFE;
// @48:775
  CFG3 LastWriteDac_RNIMNQB2 (
	.A(N_2335),
	.B(LastWriteDac_1z),
	.C(TP8_c),
	.Y(N_691)
);
defparam LastWriteDac_RNIMNQB2.INIT=8'hBA;
// @48:775
  CFG3 LastWriteDac_RNIGMB02 (
	.A(SpiRst_0_sqmuxa_2),
	.B(LastWriteDac_1z),
	.C(TP8_c),
	.Y(N_99)
);
defparam LastWriteDac_RNIGMB02.INIT=8'hBA;
// @48:775
  CFG3 LastWriteDac_RNIEBHC2 (
	.A(N_408),
	.B(LastWriteDac_1z),
	.C(TP8_c),
	.Y(N_103)
);
defparam LastWriteDac_RNIEBHC2.INIT=8'hBA;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_3_RNI6NFT[19]  (
	.A(DacSetpoints_1_0[23]),
	.B(DacSetpoints_1_1[23]),
	.C(N_5289),
	.D(DacWriteNextState[6]),
	.Y(N_2440)
);
defparam \un1_DacWriteNextState_292_0_a2_3_RNI6NFT[19] .INIT=16'hC0A0;
// @48:775
  CFG3 LastWriteDac_RNIKC082 (
	.A(N_5483),
	.B(LastWriteDac_1z),
	.C(TP8_c),
	.Y(N_60)
);
defparam LastWriteDac_RNIKC082.INIT=8'hBA;
// @48:775
  CFG4 LastWriteDac_RNIAGF91 (
	.A(LastWriteDac_1z),
	.B(TP8_c),
	.C(LastSpiXferComplete_4),
	.D(SpiXferCompleteOut_4),
	.Y(N_95)
);
defparam LastWriteDac_RNIAGF91.INIT=16'h4D44;
// @48:1453
  CFG4 \un1_DacWriteNextState_292_0_a2_0[21]  (
	.A(DacSetpoints_5_0[21]),
	.B(DacSetpoints_5_1[21]),
	.C(N_5289),
	.D(DacWriteNextState[6]),
	.Y(N_2306)
);
defparam \un1_DacWriteNextState_292_0_a2_0[21] .INIT=16'hC0A0;
// @48:1453
  CFG4 \un1_DacWriteNextState_293_0_a2_0[5]  (
	.A(DacSetpoints_4_0[5]),
	.B(DacSetpoints_4_1[5]),
	.C(N_5289),
	.D(DacWriteNextState[6]),
	.Y(N_2309)
);
defparam \un1_DacWriteNextState_293_0_a2_0[5] .INIT=16'hC0A0;
// @48:775
  CFG3 m101_i_a2 (
	.A(DacWriteNextState[12]),
	.B(DacWriteNextState[14]),
	.C(N_5287),
	.Y(N_2311)
);
defparam m101_i_a2.INIT=8'hE0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_3_RNI6BF41[19]  (
	.A(DacSetpoints_0_0[15]),
	.B(DacSetpoints_0_1[15]),
	.C(N_5289),
	.D(DacWriteNextState[6]),
	.Y(N_2313)
);
defparam \un1_DacWriteNextState_292_0_a2_3_RNI6BF41[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_3_RNI8NDT[19]  (
	.A(DacSetpoints_1_0[15]),
	.B(DacSetpoints_1_1[15]),
	.C(N_5289),
	.D(DacWriteNextState[6]),
	.Y(N_2316)
);
defparam \un1_DacWriteNextState_292_0_a2_3_RNI8NDT[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_3_RNIA5671[19]  (
	.A(DacSetpoints_5_0[3]),
	.B(DacSetpoints_5_1[3]),
	.C(N_5289),
	.D(DacWriteNextState[6]),
	.Y(N_2322)
);
defparam \un1_DacWriteNextState_292_0_a2_3_RNIA5671[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_3_RNI4V571[19]  (
	.A(DacSetpoints_5_0[0]),
	.B(DacSetpoints_5_1[0]),
	.C(N_5289),
	.D(DacWriteNextState[6]),
	.Y(N_2325)
);
defparam \un1_DacWriteNextState_292_0_a2_3_RNI4V571[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_3_RNICHF41[19]  (
	.A(DacSetpoints_0_0[18]),
	.B(DacSetpoints_0_1[18]),
	.C(N_5289),
	.D(DacWriteNextState[6]),
	.Y(N_2344)
);
defparam \un1_DacWriteNextState_292_0_a2_3_RNICHF41[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_3_RNI2L001[19]  (
	.A(DacSetpoints_0_0[4]),
	.B(DacSetpoints_0_1[4]),
	.C(N_5289),
	.D(DacWriteNextState[6]),
	.Y(N_2347)
);
defparam \un1_DacWriteNextState_292_0_a2_3_RNI2L001[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_3_RNI4VDM[19]  (
	.A(DacSetpoints_2_0[21]),
	.B(DacSetpoints_2_1[21]),
	.C(N_5289),
	.D(DacWriteNextState[6]),
	.Y(N_2350)
);
defparam \un1_DacWriteNextState_292_0_a2_3_RNI4VDM[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_3_RNIG9CM[19]  (
	.A(DacSetpoints_2_0[18]),
	.B(DacSetpoints_2_1[18]),
	.C(N_5289),
	.D(DacWriteNextState[6]),
	.Y(N_2353)
);
defparam \un1_DacWriteNextState_292_0_a2_3_RNIG9CM[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_3_RNI039P[19]  (
	.A(DacSetpoints_2_0[1]),
	.B(DacSetpoints_2_1[1]),
	.C(N_5289),
	.D(DacWriteNextState[6]),
	.Y(N_2364)
);
defparam \un1_DacWriteNextState_292_0_a2_3_RNI039P[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_3_RNI8RHI[19]  (
	.A(DacSetpoints_4_0[3]),
	.B(DacSetpoints_4_1[3]),
	.C(N_5289),
	.D(DacWriteNextState[6]),
	.Y(N_2367)
);
defparam \un1_DacWriteNextState_292_0_a2_3_RNI8RHI[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_3_RNIMD7H[19]  (
	.A(DacSetpoints_5_0[18]),
	.B(DacSetpoints_5_1[18]),
	.C(N_5289),
	.D(DacWriteNextState[6]),
	.Y(N_2370)
);
defparam \un1_DacWriteNextState_292_0_a2_3_RNIMD7H[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_3_RNIA3CM[19]  (
	.A(DacSetpoints_2_0[15]),
	.B(DacSetpoints_2_1[15]),
	.C(N_5289),
	.D(DacWriteNextState[6]),
	.Y(N_2382)
);
defparam \un1_DacWriteNextState_292_0_a2_3_RNIA3CM[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_3_RNI07H41[19]  (
	.A(DacSetpoints_0_0[21]),
	.B(DacSetpoints_0_1[21]),
	.C(N_5289),
	.D(DacWriteNextState[6]),
	.Y(N_2398)
);
defparam \un1_DacWriteNextState_292_0_a2_3_RNI07H41[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_3_RNI6P001[19]  (
	.A(DacSetpoints_0_0[6]),
	.B(DacSetpoints_0_1[6]),
	.C(N_5289),
	.D(DacWriteNextState[6]),
	.Y(N_2422)
);
defparam \un1_DacWriteNextState_292_0_a2_3_RNI6P001[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_3_RNI4N001[19]  (
	.A(DacSetpoints_0_0[5]),
	.B(DacSetpoints_0_1[5]),
	.C(N_5289),
	.D(DacWriteNextState[6]),
	.Y(N_2425)
);
defparam \un1_DacWriteNextState_292_0_a2_3_RNI4N001[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_3_RNI0J001[19]  (
	.A(DacSetpoints_0_0[3]),
	.B(DacSetpoints_0_1[3]),
	.C(N_5289),
	.D(DacWriteNextState[6]),
	.Y(N_2428)
);
defparam \un1_DacWriteNextState_292_0_a2_3_RNI0J001[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_3_RNIUG001[19]  (
	.A(DacSetpoints_0_0[2]),
	.B(DacSetpoints_0_1[2]),
	.C(N_5289),
	.D(DacWriteNextState[6]),
	.Y(N_2431)
);
defparam \un1_DacWriteNextState_292_0_a2_3_RNIUG001[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_3_RNISE001[19]  (
	.A(DacSetpoints_0_0[1]),
	.B(DacSetpoints_0_1[1]),
	.C(N_5289),
	.D(DacWriteNextState[6]),
	.Y(N_2434)
);
defparam \un1_DacWriteNextState_292_0_a2_3_RNISE001[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_3_RNIQC001[19]  (
	.A(DacSetpoints_0_0[0]),
	.B(DacSetpoints_0_1[0]),
	.C(N_5289),
	.D(DacWriteNextState[6]),
	.Y(N_2437)
);
defparam \un1_DacWriteNextState_292_0_a2_3_RNIQC001[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_3_RNI2JFT[19]  (
	.A(DacSetpoints_1_0[21]),
	.B(DacSetpoints_1_1[21]),
	.C(N_5289),
	.D(DacWriteNextState[6]),
	.Y(N_2447)
);
defparam \un1_DacWriteNextState_292_0_a2_3_RNI2JFT[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_3_RNI0HFT[19]  (
	.A(DacSetpoints_1_0[20]),
	.B(DacSetpoints_1_1[20]),
	.C(N_5289),
	.D(DacWriteNextState[6]),
	.Y(N_2450)
);
defparam \un1_DacWriteNextState_292_0_a2_3_RNI0HFT[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_3_RNIETDT[19]  (
	.A(DacSetpoints_1_0[18]),
	.B(DacSetpoints_1_1[18]),
	.C(N_5289),
	.D(DacWriteNextState[6]),
	.Y(N_2456)
);
defparam \un1_DacWriteNextState_292_0_a2_3_RNIETDT[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_3_RNIA5LK[19]  (
	.A(DacSetpoints_1_0[7]),
	.B(DacSetpoints_1_1[7]),
	.C(N_5289),
	.D(DacWriteNextState[6]),
	.Y(N_2501)
);
defparam \un1_DacWriteNextState_292_0_a2_3_RNIA5LK[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_3_RNI83LK[19]  (
	.A(DacSetpoints_1_0[6]),
	.B(DacSetpoints_1_1[6]),
	.C(N_5289),
	.D(DacWriteNextState[6]),
	.Y(N_2504)
);
defparam \un1_DacWriteNextState_292_0_a2_3_RNI83LK[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_3_RNI61LK[19]  (
	.A(DacSetpoints_1_0[5]),
	.B(DacSetpoints_1_1[5]),
	.C(N_5289),
	.D(DacWriteNextState[6]),
	.Y(N_2507)
);
defparam \un1_DacWriteNextState_292_0_a2_3_RNI61LK[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_3_RNI4VKK[19]  (
	.A(DacSetpoints_1_0[4]),
	.B(DacSetpoints_1_1[4]),
	.C(N_5289),
	.D(DacWriteNextState[6]),
	.Y(N_2510)
);
defparam \un1_DacWriteNextState_292_0_a2_3_RNI4VKK[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_3_RNI2TKK[19]  (
	.A(DacSetpoints_1_0[3]),
	.B(DacSetpoints_1_1[3]),
	.C(N_5289),
	.D(DacWriteNextState[6]),
	.Y(N_2513)
);
defparam \un1_DacWriteNextState_292_0_a2_3_RNI2TKK[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_3_RNIUOKK[19]  (
	.A(DacSetpoints_1_0[1]),
	.B(DacSetpoints_1_1[1]),
	.C(N_5289),
	.D(DacWriteNextState[6]),
	.Y(N_2516)
);
defparam \un1_DacWriteNextState_292_0_a2_3_RNIUOKK[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_3_RNISMKK[19]  (
	.A(DacSetpoints_1_0[0]),
	.B(DacSetpoints_1_1[0]),
	.C(N_5289),
	.D(DacWriteNextState[6]),
	.Y(N_2519)
);
defparam \un1_DacWriteNextState_292_0_a2_3_RNISMKK[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_3_RNICF9P[19]  (
	.A(DacSetpoints_2_0[7]),
	.B(DacSetpoints_2_1[7]),
	.C(N_5289),
	.D(DacWriteNextState[6]),
	.Y(N_2552)
);
defparam \un1_DacWriteNextState_292_0_a2_3_RNICF9P[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_3_RNI8B9P[19]  (
	.A(DacSetpoints_2_0[5]),
	.B(DacSetpoints_2_1[5]),
	.C(N_5289),
	.D(DacWriteNextState[6]),
	.Y(N_2555)
);
defparam \un1_DacWriteNextState_292_0_a2_3_RNI8B9P[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_3_RNI699P[19]  (
	.A(DacSetpoints_2_0[4]),
	.B(DacSetpoints_2_1[4]),
	.C(N_5289),
	.D(DacWriteNextState[6]),
	.Y(N_2558)
);
defparam \un1_DacWriteNextState_292_0_a2_3_RNI699P[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_3_RNI479P[19]  (
	.A(DacSetpoints_2_0[3]),
	.B(DacSetpoints_2_1[3]),
	.C(N_5289),
	.D(DacWriteNextState[6]),
	.Y(N_2561)
);
defparam \un1_DacWriteNextState_292_0_a2_3_RNI479P[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_3_RNI259P[19]  (
	.A(DacSetpoints_2_0[2]),
	.B(DacSetpoints_2_1[2]),
	.C(N_5289),
	.D(DacWriteNextState[6]),
	.Y(N_2572)
);
defparam \un1_DacWriteNextState_292_0_a2_3_RNI259P[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_3_RNIU09P[19]  (
	.A(DacSetpoints_2_0[0]),
	.B(DacSetpoints_2_1[0]),
	.C(N_5289),
	.D(DacWriteNextState[6]),
	.Y(N_2575)
);
defparam \un1_DacWriteNextState_292_0_a2_3_RNIU09P[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_3_RNIAFCV[19]  (
	.A(DacSetpoints_3_0[23]),
	.B(DacSetpoints_3_1[23]),
	.C(N_5289),
	.D(DacWriteNextState[6]),
	.Y(N_2578)
);
defparam \un1_DacWriteNextState_292_0_a2_3_RNIAFCV[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_3_RNI6BCV[19]  (
	.A(DacSetpoints_3_0[21]),
	.B(DacSetpoints_3_1[21]),
	.C(N_5289),
	.D(DacWriteNextState[6]),
	.Y(N_2590)
);
defparam \un1_DacWriteNextState_292_0_a2_3_RNI6BCV[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_3_RNI49CV[19]  (
	.A(DacSetpoints_3_0[20]),
	.B(DacSetpoints_3_1[20]),
	.C(N_5289),
	.D(DacWriteNextState[6]),
	.Y(N_2593)
);
defparam \un1_DacWriteNextState_292_0_a2_3_RNI49CV[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_3_RNIILAV[19]  (
	.A(DacSetpoints_3_0[18]),
	.B(DacSetpoints_3_1[18]),
	.C(N_5289),
	.D(DacWriteNextState[6]),
	.Y(N_2599)
);
defparam \un1_DacWriteNextState_292_0_a2_3_RNIILAV[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_3_RNICFAV[19]  (
	.A(DacSetpoints_3_0[15]),
	.B(DacSetpoints_3_1[15]),
	.C(N_5289),
	.D(DacWriteNextState[6]),
	.Y(N_2608)
);
defparam \un1_DacWriteNextState_292_0_a2_3_RNICFAV[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_3_RNIEPTT[19]  (
	.A(DacSetpoints_3_0[7]),
	.B(DacSetpoints_3_1[7]),
	.C(N_5289),
	.D(DacWriteNextState[6]),
	.Y(N_2632)
);
defparam \un1_DacWriteNextState_292_0_a2_3_RNIEPTT[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_3_RNICNTT[19]  (
	.A(DacSetpoints_3_0[6]),
	.B(DacSetpoints_3_1[6]),
	.C(N_5289),
	.D(DacWriteNextState[6]),
	.Y(N_2635)
);
defparam \un1_DacWriteNextState_292_0_a2_3_RNICNTT[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_3_RNIALTT[19]  (
	.A(DacSetpoints_3_0[5]),
	.B(DacSetpoints_3_1[5]),
	.C(N_5289),
	.D(DacWriteNextState[6]),
	.Y(N_2638)
);
defparam \un1_DacWriteNextState_292_0_a2_3_RNIALTT[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_3_RNI8JTT[19]  (
	.A(DacSetpoints_3_0[4]),
	.B(DacSetpoints_3_1[4]),
	.C(N_5289),
	.D(DacWriteNextState[6]),
	.Y(N_2641)
);
defparam \un1_DacWriteNextState_292_0_a2_3_RNI8JTT[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_3_RNI6HTT[19]  (
	.A(DacSetpoints_3_0[3]),
	.B(DacSetpoints_3_1[3]),
	.C(N_5289),
	.D(DacWriteNextState[6]),
	.Y(N_2644)
);
defparam \un1_DacWriteNextState_292_0_a2_3_RNI6HTT[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_3_RNI4FTT[19]  (
	.A(DacSetpoints_3_0[2]),
	.B(DacSetpoints_3_1[2]),
	.C(N_5289),
	.D(DacWriteNextState[6]),
	.Y(N_2647)
);
defparam \un1_DacWriteNextState_292_0_a2_3_RNI4FTT[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_3_RNI2DTT[19]  (
	.A(DacSetpoints_3_0[1]),
	.B(DacSetpoints_3_1[1]),
	.C(N_5289),
	.D(DacWriteNextState[6]),
	.Y(N_2650)
);
defparam \un1_DacWriteNextState_292_0_a2_3_RNI2DTT[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_3_RNI0BTT[19]  (
	.A(DacSetpoints_3_0[0]),
	.B(DacSetpoints_3_1[0]),
	.C(N_5289),
	.D(DacWriteNextState[6]),
	.Y(N_2653)
);
defparam \un1_DacWriteNextState_292_0_a2_3_RNI0BTT[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_3_RNICRAO[19]  (
	.A(DacSetpoints_4_0[23]),
	.B(DacSetpoints_4_1[23]),
	.C(N_5289),
	.D(DacWriteNextState[6]),
	.Y(N_2656)
);
defparam \un1_DacWriteNextState_292_0_a2_3_RNICRAO[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_3_RNI8NAO[19]  (
	.A(DacSetpoints_4_0[21]),
	.B(DacSetpoints_4_1[21]),
	.C(N_5289),
	.D(DacWriteNextState[6]),
	.Y(N_2663)
);
defparam \un1_DacWriteNextState_292_0_a2_3_RNI8NAO[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_3_RNI6LAO[19]  (
	.A(DacSetpoints_4_0[20]),
	.B(DacSetpoints_4_1[20]),
	.C(N_5289),
	.D(DacWriteNextState[6]),
	.Y(N_2666)
);
defparam \un1_DacWriteNextState_292_0_a2_3_RNI6LAO[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_3_RNIK19O[19]  (
	.A(DacSetpoints_4_0[18]),
	.B(DacSetpoints_4_1[18]),
	.C(N_5289),
	.D(DacWriteNextState[6]),
	.Y(N_2677)
);
defparam \un1_DacWriteNextState_292_0_a2_3_RNIK19O[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_3_RNIG3II[19]  (
	.A(DacSetpoints_4_0[7]),
	.B(DacSetpoints_4_1[7]),
	.C(N_5289),
	.D(DacWriteNextState[6]),
	.Y(N_2707)
);
defparam \un1_DacWriteNextState_292_0_a2_3_RNIG3II[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_3_RNIATHI[19]  (
	.A(DacSetpoints_4_0[4]),
	.B(DacSetpoints_4_1[4]),
	.C(N_5289),
	.D(DacWriteNextState[6]),
	.Y(N_2710)
);
defparam \un1_DacWriteNextState_292_0_a2_3_RNIATHI[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_3_RNI6PHI[19]  (
	.A(DacSetpoints_4_0[2]),
	.B(DacSetpoints_4_1[2]),
	.C(N_5289),
	.D(DacWriteNextState[6]),
	.Y(N_2713)
);
defparam \un1_DacWriteNextState_292_0_a2_3_RNI6PHI[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_3_RNI4NHI[19]  (
	.A(DacSetpoints_4_0[1]),
	.B(DacSetpoints_4_1[1]),
	.C(N_5289),
	.D(DacWriteNextState[6]),
	.Y(N_5090)
);
defparam \un1_DacWriteNextState_292_0_a2_3_RNI4NHI[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_3_RNI2LHI[19]  (
	.A(DacSetpoints_4_0[0]),
	.B(DacSetpoints_4_1[0]),
	.C(N_5289),
	.D(DacWriteNextState[6]),
	.Y(N_5093)
);
defparam \un1_DacWriteNextState_292_0_a2_3_RNI2LHI[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_3_RNIE79H[19]  (
	.A(DacSetpoints_5_0[23]),
	.B(DacSetpoints_5_1[23]),
	.C(N_5289),
	.D(DacWriteNextState[6]),
	.Y(N_5096)
);
defparam \un1_DacWriteNextState_292_0_a2_3_RNIE79H[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_3_RNIID671[19]  (
	.A(DacSetpoints_5_0[7]),
	.B(DacSetpoints_5_1[7]),
	.C(N_5289),
	.D(DacWriteNextState[6]),
	.Y(N_5126)
);
defparam \un1_DacWriteNextState_292_0_a2_3_RNIID671[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_3_RNIGB671[19]  (
	.A(DacSetpoints_5_0[6]),
	.B(DacSetpoints_5_1[6]),
	.C(N_5289),
	.D(DacWriteNextState[6]),
	.Y(N_5129)
);
defparam \un1_DacWriteNextState_292_0_a2_3_RNIGB671[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_3_RNIE9671[19]  (
	.A(DacSetpoints_5_0[5]),
	.B(DacSetpoints_5_1[5]),
	.C(N_5289),
	.D(DacWriteNextState[6]),
	.Y(N_5132)
);
defparam \un1_DacWriteNextState_292_0_a2_3_RNIE9671[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_3_RNIC7671[19]  (
	.A(DacSetpoints_5_0[4]),
	.B(DacSetpoints_5_1[4]),
	.C(N_5289),
	.D(DacWriteNextState[6]),
	.Y(N_5135)
);
defparam \un1_DacWriteNextState_292_0_a2_3_RNIC7671[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_3_RNI83671[19]  (
	.A(DacSetpoints_5_0[2]),
	.B(DacSetpoints_5_1[2]),
	.C(N_5289),
	.D(DacWriteNextState[6]),
	.Y(N_5138)
);
defparam \un1_DacWriteNextState_292_0_a2_3_RNI83671[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_3_RNI61671[19]  (
	.A(DacSetpoints_5_0[1]),
	.B(DacSetpoints_5_1[1]),
	.C(N_5289),
	.D(DacWriteNextState[6]),
	.Y(N_5141)
);
defparam \un1_DacWriteNextState_292_0_a2_3_RNI61671[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_3_RNI4BH41[19]  (
	.A(DacSetpoints_0_0[23]),
	.B(DacSetpoints_0_1[23]),
	.C(N_5289),
	.D(DacWriteNextState[6]),
	.Y(N_5148)
);
defparam \un1_DacWriteNextState_292_0_a2_3_RNI4BH41[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_3_RNIU4H41[19]  (
	.A(DacSetpoints_0_0[20]),
	.B(DacSetpoints_0_1[20]),
	.C(N_5289),
	.D(DacWriteNextState[6]),
	.Y(N_5151)
);
defparam \un1_DacWriteNextState_292_0_a2_3_RNIU4H41[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_3_RNI8R001[19]  (
	.A(DacSetpoints_0_0[7]),
	.B(DacSetpoints_0_1[7]),
	.C(N_5289),
	.D(DacWriteNextState[6]),
	.Y(N_5157)
);
defparam \un1_DacWriteNextState_292_0_a2_3_RNI8R001[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_3_RNI0RKK[19]  (
	.A(DacSetpoints_1_0[2]),
	.B(DacSetpoints_1_1[2]),
	.C(N_5289),
	.D(DacWriteNextState[6]),
	.Y(N_5160)
);
defparam \un1_DacWriteNextState_292_0_a2_3_RNI0RKK[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_3_RNI2TDM[19]  (
	.A(DacSetpoints_2_0[20]),
	.B(DacSetpoints_2_1[20]),
	.C(N_5289),
	.D(DacWriteNextState[6]),
	.Y(N_5163)
);
defparam \un1_DacWriteNextState_292_0_a2_3_RNI2TDM[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_3_RNIAD9P[19]  (
	.A(DacSetpoints_2_0[6]),
	.B(DacSetpoints_2_1[6]),
	.C(N_5289),
	.D(DacWriteNextState[6]),
	.Y(N_5166)
);
defparam \un1_DacWriteNextState_292_0_a2_3_RNIAD9P[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_3_RNIER8O[19]  (
	.A(DacSetpoints_4_0[15]),
	.B(DacSetpoints_4_1[15]),
	.C(N_5289),
	.D(DacWriteNextState[6]),
	.Y(N_5169)
);
defparam \un1_DacWriteNextState_292_0_a2_3_RNIER8O[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_3_RNIE1II[19]  (
	.A(DacSetpoints_4_0[6]),
	.B(DacSetpoints_4_1[6]),
	.C(N_5289),
	.D(DacWriteNextState[6]),
	.Y(N_5172)
);
defparam \un1_DacWriteNextState_292_0_a2_3_RNIE1II[19] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_3_RNI819H[19]  (
	.A(DacSetpoints_5_0[20]),
	.B(DacSetpoints_5_1[20]),
	.C(N_5289),
	.D(DacWriteNextState[6]),
	.Y(N_5175)
);
defparam \un1_DacWriteNextState_292_0_a2_3_RNI819H[19] .INIT=16'hC0A0;
// @48:775
  CFG2 m121_0_0_a2_3 (
	.A(N_5287),
	.B(DacWriteNextState[12]),
	.Y(N_5288)
);
defparam m121_0_0_a2_3.INIT=4'h2;
// @48:775
  CFG4 LastSpiXferComplete_RNI4F0U (
	.A(LastSpiXferComplete_Z),
	.B(SpiXferCompleteOut),
	.C(LastWriteDac_1z),
	.D(TP8_c),
	.Y(N_696)
);
defparam LastSpiXferComplete_RNI4F0U.INIT=16'h4F04;
// @48:775
  CFG4 m121_0_0_o2_2 (
	.A(DacWriteNextState[12]),
	.B(DacWriteNextState[20]),
	.C(DacWriteNextState[14]),
	.D(N_1833),
	.Y(N_1891)
);
defparam m121_0_0_o2_2.INIT=16'hAAAB;
// @43:145
  CFG4 LastSpiXferComplete_RNO (
	.A(LastSpiXferComplete_Z),
	.B(SpiXferCompleteOut),
	.C(LastWriteDac_1z),
	.D(TP8_c),
	.Y(N_639_i)
);
defparam LastSpiXferComplete_RNO.INIT=16'h6006;
// @43:145
  CFG4 TransferComplete_RNO (
	.A(LastSpiXferComplete_Z),
	.B(SpiXferCompleteOut),
	.C(LastWriteDac_1z),
	.D(TP8_c),
	.Y(N_694_i)
);
defparam TransferComplete_RNO.INIT=16'h4004;
// @48:1453
  CFG4 \un1_DacWriteNextState_292_0_0[19]  (
	.A(N_1827),
	.B(N_5289),
	.C(N_2245),
	.D(N_2232),
	.Y(un1_DacWriteNextState_292_0_0_Z[19])
);
defparam \un1_DacWriteNextState_292_0_0[19] .INIT=16'hEAC0;
// @48:1453
  CFG4 un1_MasterReset_inv_3_0_a2 (
	.A(DacSetpointReadedAddressDac[0]),
	.B(DacSetpointReadedAddressDac[1]),
	.C(N_5305),
	.D(N_1867),
	.Y(un1_MasterReset_inv_3_0_a2_1z)
);
defparam un1_MasterReset_inv_3_0_a2.INIT=16'h0040;
// @48:1453
  CFG4 un1_MasterReset_inv_2_1_a2 (
	.A(DacSetpointReadedAddressDac[0]),
	.B(DacSetpointReadedAddressDac[1]),
	.C(N_5300),
	.D(N_1867),
	.Y(un1_MasterReset_inv_2_1_a2_1z)
);
defparam un1_MasterReset_inv_2_1_a2.INIT=16'h0040;
// @48:1453
  CFG4 un1_MasterReset_inv_19_0_a2 (
	.A(DacSetpointReadedAddressDac[1]),
	.B(DacSetpointReadedAddressDac[0]),
	.C(N_5304),
	.D(N_5300),
	.Y(un1_MasterReset_inv_19_0_a2_1z)
);
defparam un1_MasterReset_inv_19_0_a2.INIT=16'h8000;
// @48:1453
  CFG4 un1_MasterReset_inv_18_0_a2 (
	.A(DacSetpointReadedAddressDac[0]),
	.B(DacSetpointReadedAddressDac[1]),
	.C(N_5305),
	.D(N_1867),
	.Y(un1_MasterReset_inv_18_0_a2_1z)
);
defparam un1_MasterReset_inv_18_0_a2.INIT=16'h0080;
// @48:1453
  CFG4 un1_MasterReset_inv_17_0_a2 (
	.A(DacSetpointReadedAddressDac[1]),
	.B(DacSetpointReadedAddressDac[0]),
	.C(N_5313),
	.D(N_5300),
	.Y(un1_MasterReset_inv_17_0_a2_1z)
);
defparam un1_MasterReset_inv_17_0_a2.INIT=16'h2000;
// @48:1453
  CFG4 un1_MasterReset_inv_16_0_a2 (
	.A(DacSetpointReadedAddressDac[0]),
	.B(DacSetpointReadedAddressDac[1]),
	.C(N_5300),
	.D(N_1867),
	.Y(un1_MasterReset_inv_16_0_a2_1z)
);
defparam un1_MasterReset_inv_16_0_a2.INIT=16'h0080;
// @48:1453
  CFG4 un1_MasterReset_inv_15_0_a2 (
	.A(DacSetpointReadedAddressDac[0]),
	.B(DacSetpointReadedAddressDac[1]),
	.C(N_5305),
	.D(N_5304),
	.Y(un1_MasterReset_inv_15_0_a2_1z)
);
defparam un1_MasterReset_inv_15_0_a2.INIT=16'h4000;
// @48:1453
  CFG4 un1_MasterReset_inv_9_0_a2 (
	.A(DacSetpointReadedAddressDac[1]),
	.B(DacSetpointReadedAddressDac[0]),
	.C(N_5312),
	.D(N_5300),
	.Y(un1_MasterReset_inv_9_0_a2_1z)
);
defparam un1_MasterReset_inv_9_0_a2.INIT=16'h8000;
// @48:1453
  CFG4 un1_MasterReset_inv_8_0_a2 (
	.A(DacSetpointReadedAddressDac[1]),
	.B(DacSetpointReadedAddressDac[0]),
	.C(N_5312),
	.D(N_5300),
	.Y(un1_MasterReset_inv_8_0_a2_1z)
);
defparam un1_MasterReset_inv_8_0_a2.INIT=16'h2000;
// @48:1453
  CFG4 un1_MasterReset_inv_6_0_a2 (
	.A(DacSetpointReadedAddressDac[1]),
	.B(DacSetpointReadedAddressDac[0]),
	.C(N_5313),
	.D(N_5300),
	.Y(un1_MasterReset_inv_6_0_a2_1z)
);
defparam un1_MasterReset_inv_6_0_a2.INIT=16'h8000;
// @48:1453
  CFG4 un1_MasterReset_inv_23_0_a2 (
	.A(DacSetpointReadedAddressDac[1]),
	.B(DacSetpointReadedAddressDac[0]),
	.C(N_5304),
	.D(N_5300),
	.Y(un1_MasterReset_inv_23_0_a2_1z)
);
defparam un1_MasterReset_inv_23_0_a2.INIT=16'h2000;
// @48:1453
  CFG4 un1_MasterReset_inv_21_0_a2 (
	.A(DacSetpointReadedAddressDac[0]),
	.B(DacSetpointReadedAddressDac[1]),
	.C(N_5305),
	.D(N_5304),
	.Y(un1_MasterReset_inv_21_0_a2_1z)
);
defparam un1_MasterReset_inv_21_0_a2.INIT=16'h8000;
// @48:1453
  CFG4 un1_MasterReset_inv_5_0_a2 (
	.A(DacSetpointReadedAddressDac[0]),
	.B(DacSetpointReadedAddressDac[1]),
	.C(N_5305),
	.D(N_5304),
	.Y(un1_MasterReset_inv_5_0_a2_1z)
);
defparam un1_MasterReset_inv_5_0_a2.INIT=16'h1000;
// @48:1453
  CFG4 un1_MasterReset_inv_7_0_a2 (
	.A(DacSetpointReadedAddressDac[0]),
	.B(DacSetpointReadedAddressDac[1]),
	.C(N_5305),
	.D(N_5304),
	.Y(un1_MasterReset_inv_7_0_a2_1z)
);
defparam un1_MasterReset_inv_7_0_a2.INIT=16'h2000;
// @48:1453
  CFG4 un1_MasterReset_inv_10_0_a2 (
	.A(DacSetpointReadedAddressDac[0]),
	.B(DacSetpointReadedAddressDac[1]),
	.C(N_5305),
	.D(N_1867),
	.Y(un1_MasterReset_inv_10_0_a2_1z)
);
defparam un1_MasterReset_inv_10_0_a2.INIT=16'h0010;
// @48:1453
  CFG4 un1_MasterReset_inv_12_0_a2 (
	.A(DacSetpointReadedAddressDac[0]),
	.B(DacSetpointReadedAddressDac[1]),
	.C(N_5305),
	.D(N_1867),
	.Y(un1_MasterReset_inv_12_0_a2_1z)
);
defparam un1_MasterReset_inv_12_0_a2.INIT=16'h0020;
// @48:775
  CFG2 m101_i_a2_2 (
	.A(N_5302),
	.B(DacASetpointToWrite[15]),
	.Y(N_2314)
);
defparam m101_i_a2_2.INIT=4'h8;
// @48:775
  CFG2 m206_i_a2_1 (
	.A(N_5302),
	.B(DacBSetpointToWrite[15]),
	.Y(N_2317)
);
defparam m206_i_a2_1.INIT=4'h8;
// @48:775
  CFG2 TransferComplete_RNI5DS51 (
	.A(N_1852),
	.B(DacWriteNextState[1]),
	.Y(N_685)
);
defparam TransferComplete_RNI5DS51.INIT=4'h4;
// @48:775
  CFG2 m127_i_a2_1 (
	.A(N_5302),
	.B(DacCSetpointToWrite[15]),
	.Y(N_2383)
);
defparam m127_i_a2_1.INIT=4'h8;
// @48:775
  CFG2 m401_i_a2_1 (
	.A(N_5302),
	.B(DacDSetpointToWrite[15]),
	.Y(N_2609)
);
defparam m401_i_a2_1.INIT=4'h8;
// @48:775
  CFG2 m83_0_i_a2_1 (
	.A(N_5302),
	.B(DacESetpointToWrite[15]),
	.Y(N_5170)
);
defparam m83_0_i_a2_1.INIT=4'h8;
// @48:775
  CFG4 m121_0_0_a2_2 (
	.A(DacWriteNextState[14]),
	.B(DacWriteNextState[20]),
	.C(N_5288),
	.D(N_1833),
	.Y(N_5286)
);
defparam m121_0_0_a2_2.INIT=16'hF0E0;
// @48:1453
  CFG2 \un1_nCsDacs0_i_i_0_o2[3]  (
	.A(N_1835),
	.B(DacWriteNextState[1]),
	.Y(N_1841)
);
defparam \un1_nCsDacs0_i_i_0_o2[3] .INIT=4'hE;
// @48:1453
  CFG4 \un1_nCsDacs0_i_i_0_o2[0]  (
	.A(DacWriteNextState[7]),
	.B(DacWriteNextState[5]),
	.C(N_3666),
	.D(N_1835),
	.Y(N_1853)
);
defparam \un1_nCsDacs0_i_i_0_o2[0] .INIT=16'hFF20;
// @48:1453
  CFG3 \un1_nCsDacs0_i_i_0_o2[1]  (
	.A(N_1835),
	.B(DacWriteNextState[5]),
	.C(N_3666),
	.Y(N_1854)
);
defparam \un1_nCsDacs0_i_i_0_o2[1] .INIT=8'hEA;
// @48:775
  CFG3 m674_0_o2 (
	.A(DacWriteNextState[1]),
	.B(N_1835),
	.C(DacWriteNextState[3]),
	.Y(N_1862)
);
defparam m674_0_o2.INIT=8'hDC;
// @48:1453
  CFG4 \un1_DacWriteNextState_292_0_o2_RNIEP3B1[19]  (
	.A(DacWriteNextState[0]),
	.B(m53_0_a2_0_Z),
	.C(N_3666),
	.D(N_1827),
	.Y(N_377_i)
);
defparam \un1_DacWriteNextState_292_0_o2_RNIEP3B1[19] .INIT=16'hFFBF;
// @43:145
  CFG4 LastWriteDac_RNIE64H1 (
	.A(LastWriteDac_1z),
	.B(TP8_c),
	.C(LastSpiXferComplete_0),
	.D(SpiXferCompleteOut_0),
	.Y(un1_SpiRst_0_sqmuxa_1_i_0)
);
defparam LastWriteDac_RNIE64H1.INIT=16'h3B33;
// @43:145
  CFG4 LastWriteDac_RNICR9D1 (
	.A(LastWriteDac_1z),
	.B(TP8_c),
	.C(LastSpiXferComplete_3),
	.D(SpiXferCompleteOut_3),
	.Y(un1_SpiRst_0_sqmuxa_1_i_1)
);
defparam LastWriteDac_RNICR9D1.INIT=16'h3B33;
// @43:145
  CFG4 LastWriteDac_RNIAGF91_0 (
	.A(LastWriteDac_1z),
	.B(TP8_c),
	.C(LastSpiXferComplete_4),
	.D(SpiXferCompleteOut_4),
	.Y(un1_SpiRst_0_sqmuxa_1_i_2)
);
defparam LastWriteDac_RNIAGF91_0.INIT=16'h3B33;
// @43:145
  CFG4 LastWriteDac_RNI85L51 (
	.A(LastWriteDac_1z),
	.B(TP8_c),
	.C(LastSpiXferComplete_1),
	.D(SpiXferCompleteOut_1),
	.Y(un1_SpiRst_0_sqmuxa_1_i_3)
);
defparam LastWriteDac_RNI85L51.INIT=16'h3B33;
// @43:145
  CFG4 LastWriteDac_RNI6QQH1 (
	.A(LastWriteDac_1z),
	.B(TP8_c),
	.C(LastSpiXferComplete_2),
	.D(SpiXferCompleteOut_2),
	.Y(un1_SpiRst_0_sqmuxa_1_i_4)
);
defparam LastWriteDac_RNI6QQH1.INIT=16'h3B33;
// @43:145
  CFG4 TransferComplete_RNO_0 (
	.A(LastSpiXferComplete_Z),
	.B(SpiXferCompleteOut),
	.C(LastWriteDac_1z),
	.D(TP8_c),
	.Y(un1_SpiRst_0_sqmuxa_1_i)
);
defparam TransferComplete_RNO_0.INIT=16'h40FF;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_3_RNIMUUS2[19]  (
	.A(N_5147),
	.B(DacWriteNextState[14]),
	.C(N_5148),
	.D(N_5288),
	.Y(m20_0_1)
);
defparam \un1_DacWriteNextState_292_0_a2_3_RNIMUUS2[19] .INIT=16'hFEFA;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_3_RNIANEM2[19]  (
	.A(N_5095),
	.B(DacWriteNextState[14]),
	.C(N_5096),
	.D(N_5288),
	.Y(m571_0_1)
);
defparam \un1_DacWriteNextState_292_0_a2_3_RNIANEM2[19] .INIT=16'hFEFA;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_3_RNIQMRU2[19]  (
	.A(N_2439),
	.B(DacWriteNextState[14]),
	.C(N_2440),
	.D(N_5288),
	.Y(m164_0_1)
);
defparam \un1_DacWriteNextState_292_0_a2_3_RNIQMRU2[19] .INIT=16'hFEFA;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_3_RNI27LI2[19]  (
	.A(N_2577),
	.B(DacWriteNextState[14]),
	.C(N_2578),
	.D(N_5288),
	.Y(m361_0_1)
);
defparam \un1_DacWriteNextState_292_0_a2_3_RNI27LI2[19] .INIT=16'hFEFA;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_3_RNI6VHK2[19]  (
	.A(N_2655),
	.B(DacWriteNextState[14]),
	.C(N_2656),
	.D(N_5288),
	.Y(m481_0_1)
);
defparam \un1_DacWriteNextState_292_0_a2_3_RNI6VHK2[19] .INIT=16'hFEFA;
// @48:1453
  CFG4 un1_MasterReset_inv_4_0_a2 (
	.A(DacSetpointReadedAddressDac[1]),
	.B(DacSetpointReadedAddressDac[0]),
	.C(N_5312),
	.D(N_5300),
	.Y(un1_MasterReset_inv_4_0_a2_1z)
);
defparam un1_MasterReset_inv_4_0_a2.INIT=16'h4000;
// @48:1453
  CFG4 un1_MasterReset_inv_1_0_a2 (
	.A(DacSetpointReadedAddressDac[1]),
	.B(DacSetpointReadedAddressDac[0]),
	.C(N_5304),
	.D(N_5300),
	.Y(un1_MasterReset_inv_1_0_a2_1z)
);
defparam un1_MasterReset_inv_1_0_a2.INIT=16'h1000;
// @48:1453
  CFG4 un1_MasterReset_inv_0_a2 (
	.A(DacSetpointReadedAddressDac[0]),
	.B(DacSetpointReadedAddressDac[1]),
	.C(N_5300),
	.D(N_1867),
	.Y(un1_MasterReset_inv_0_a2_1z)
);
defparam un1_MasterReset_inv_0_a2.INIT=16'h0020;
// @48:1453
  CFG4 un1_MasterReset_inv_14_0_a2 (
	.A(DacSetpointReadedAddressDac[0]),
	.B(DacSetpointReadedAddressDac[1]),
	.C(N_5300),
	.D(N_1867),
	.Y(un1_MasterReset_inv_14_0_a2_1z)
);
defparam un1_MasterReset_inv_14_0_a2.INIT=16'h0010;
// @48:1453
  CFG4 un1_MasterReset_inv_13_0_a2 (
	.A(DacSetpointReadedAddressDac[1]),
	.B(DacSetpointReadedAddressDac[0]),
	.C(N_5312),
	.D(N_5300),
	.Y(un1_MasterReset_inv_13_0_a2_1z)
);
defparam un1_MasterReset_inv_13_0_a2.INIT=16'h1000;
// @48:1453
  CFG4 un1_MasterReset_inv_11_0_a2 (
	.A(DacSetpointReadedAddressDac[1]),
	.B(DacSetpointReadedAddressDac[0]),
	.C(N_5304),
	.D(N_5300),
	.Y(un1_MasterReset_inv_11_0_a2_1z)
);
defparam un1_MasterReset_inv_11_0_a2.INIT=16'h4000;
// @48:1453
  CFG4 un1_MasterReset_inv_22_0_a2 (
	.A(DacSetpointReadedAddressDac[1]),
	.B(DacSetpointReadedAddressDac[0]),
	.C(N_5313),
	.D(N_5300),
	.Y(un1_MasterReset_inv_22_0_a2_1z)
);
defparam un1_MasterReset_inv_22_0_a2.INIT=16'h1000;
// @48:1453
  CFG4 un1_MasterReset_inv_20_0_a2 (
	.A(DacSetpointReadedAddressDac[1]),
	.B(DacSetpointReadedAddressDac[0]),
	.C(N_5313),
	.D(N_5300),
	.Y(un1_MasterReset_inv_20_0_a2_1z)
);
defparam un1_MasterReset_inv_20_0_a2.INIT=16'h4000;
// @48:775
  CFG4 TransferComplete_RNIN0TE2 (
	.A(DacWriteNextState[16]),
	.B(DacWriteNextState[17]),
	.C(N_1852),
	.D(N_1847),
	.Y(N_672)
);
defparam TransferComplete_RNIN0TE2.INIT=16'hAE0C;
// @48:775
  CFG4 TransferComplete_RNIR4TE2 (
	.A(DacWriteNextState[18]),
	.B(DacWriteNextState[19]),
	.C(N_1852),
	.D(N_1847),
	.Y(N_676)
);
defparam TransferComplete_RNIR4TE2.INIT=16'hAE0C;
// @48:775
  CFG4 TransferComplete_RNIFOSE2 (
	.A(DacWriteNextState[12]),
	.B(DacWriteNextState[13]),
	.C(N_1852),
	.D(N_1847),
	.Y(N_698)
);
defparam TransferComplete_RNIFOSE2.INIT=16'hAE0C;
// @48:775
  CFG3 TransferComplete_RNITSFE1 (
	.A(DacWriteNextState[0]),
	.B(N_1852),
	.C(DacWriteNextState[11]),
	.Y(N_703)
);
defparam TransferComplete_RNITSFE1.INIT=8'hBA;
// @48:775
  CFG4 TransferComplete_RNIH1PB2 (
	.A(DacWriteNextState[4]),
	.B(DacWriteNextState[5]),
	.C(N_1847),
	.D(N_1852),
	.Y(N_910)
);
defparam TransferComplete_RNIH1PB2.INIT=16'hA0EC;
// @48:775
  CFG4 TransferComplete_RNIN7PB2 (
	.A(DacWriteNextState[7]),
	.B(DacWriteNextState[8]),
	.C(N_1847),
	.D(N_1852),
	.Y(DacWriteNextState_ns_12)
);
defparam TransferComplete_RNIN7PB2.INIT=16'hAE0C;
// @48:1453
  CFG4 \DacWriteNextState_ns_0[18]  (
	.A(DacWriteNextState[3]),
	.B(DacWriteNextState[4]),
	.C(N_1852),
	.D(N_1847),
	.Y(DacWriteNextState_ns_16)
);
defparam \DacWriteNextState_ns_0[18] .INIT=16'hA0EC;
// @48:1453
  CFG4 \DacWriteNextState_ns_0[16]  (
	.A(N_1847),
	.B(N_1852),
	.C(DacWriteNextState_rep_4),
	.D(DacWriteNextState[5]),
	.Y(DacWriteNextState_ns_14)
);
defparam \DacWriteNextState_ns_0[16] .INIT=16'hDC50;
// @48:775
  CFG4 TransferComplete_RNIKUTE2 (
	.A(DacWriteNextState[19]),
	.B(DacWriteNextState[20]),
	.C(N_1847),
	.D(N_1852),
	.Y(DacWriteNextState_ns_0)
);
defparam TransferComplete_RNIKUTE2.INIT=16'hAE0C;
// @48:1453
  CFG4 \DacWriteNextState_ns_0[7]  (
	.A(DacWriteNextState[14]),
	.B(DacWriteNextState[15]),
	.C(N_1852),
	.D(N_1847),
	.Y(DacWriteNextState_ns_5)
);
defparam \DacWriteNextState_ns_0[7] .INIT=16'hAE0C;
// @48:1453
  CFG4 \DacWriteNextState_ns_0[10]  (
	.A(DacWriteNextState[11]),
	.B(DacWriteNextState[12]),
	.C(N_1847),
	.D(N_1852),
	.Y(DacWriteNextState_ns_8)
);
defparam \DacWriteNextState_ns_0[10] .INIT=16'hAE0C;
// @48:1453
  CFG4 \DacWriteNextState_ns_0[20]  (
	.A(N_1847),
	.B(N_1852),
	.C(DacWriteNextState_rep_0),
	.D(DacWriteNextState[1]),
	.Y(DacWriteNextState_ns_18)
);
defparam \DacWriteNextState_ns_0[20] .INIT=16'hDC50;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_o2_RNIHLQN1[19]  (
	.A(N_1891),
	.B(N_1827),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState_rep_4),
	.Y(N_3671)
);
defparam \un1_DacWriteNextState_292_0_o2_RNIHLQN1[19] .INIT=16'hCCCE;
// @48:775
  CFG3 \un1_DacWriteNextState_292_0_a2_3_RNIL6LI1[19]  (
	.A(N_1827),
	.B(N_5289),
	.C(N_1891),
	.Y(N_1824)
);
defparam \un1_DacWriteNextState_292_0_a2_3_RNIL6LI1[19] .INIT=8'hDC;
// @48:1453
  CFG2 TransferComplete_RNIMBF71 (
	.A(N_1847),
	.B(DacWriteNextState[20]),
	.Y(N_681_i)
);
defparam TransferComplete_RNIMBF71.INIT=4'h8;
// @48:1453
  CFG4 N_378_i (
	.A(DacWriteNextState[12]),
	.B(DacWriteNextState[14]),
	.C(N_1835),
	.D(N_1836),
	.Y(N_378_i_1z)
);
defparam N_378_i.INIT=16'hFFFE;
// @48:1453
  CFG3 N_376_i (
	.A(N_5294),
	.B(N_3668),
	.C(m59_0_a2_2_Z),
	.Y(N_376_i_1z)
);
defparam N_376_i.INIT=8'h7F;
// @48:1453
  CFG4 \StateOut_23_i_a3_0_a2_4_RNI3JPR[1]  (
	.A(DacWriteNextState[13]),
	.B(DacWriteNextState[17]),
	.C(StateOut_23_i_a3_0_a2_5_Z[1]),
	.D(StateOut_23_i_a3_0_a2_4_Z[1]),
	.Y(N_375_i)
);
defparam \StateOut_23_i_a3_0_a2_4_RNI3JPR[1] .INIT=16'hEFFF;
// @20:344
  CFG4 N_720_i (
	.A(DacSetpointReadAddressChannel_0),
	.B(DacWriteNextState[0]),
	.C(domachine_i),
	.D(un3_dacsetpointreadaddresschannellt5),
	.Y(DacSetpointReadAddressChannel_lcry)
);
defparam N_720_i.INIT=16'hFF7F;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_3_RNI41VF4[19]  (
	.A(N_2312),
	.B(N_2311),
	.C(N_2313),
	.D(N_2314),
	.Y(N_654)
);
defparam \un1_DacWriteNextState_292_0_a2_3_RNI41VF4[19] .INIT=16'hFFFE;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_3_RNI9C7G4[19]  (
	.A(N_2315),
	.B(N_2311),
	.C(N_2316),
	.D(N_2317),
	.Y(N_659)
);
defparam \un1_DacWriteNextState_292_0_a2_3_RNI9C7G4[19] .INIT=16'hFFFE;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_3_RNIENF04[19]  (
	.A(N_2381),
	.B(N_2311),
	.C(N_2382),
	.D(N_2383),
	.Y(N_731)
);
defparam \un1_DacWriteNextState_292_0_a2_3_RNIENF04[19] .INIT=16'hFFFE;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_3_RNI8KG94[19]  (
	.A(N_5288),
	.B(m361_0_1),
	.C(DacDSetpointToWrite[23]),
	.D(N_1836),
	.Y(un1_DacWriteNextState_292_0_a2_3_RNI8KG94_0)
);
defparam \un1_DacWriteNextState_292_0_a2_3_RNI8KG94[19] .INIT=16'hCCEC;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_3_RNIJ2O04[19]  (
	.A(N_2607),
	.B(N_2311),
	.C(N_2608),
	.D(N_2609),
	.Y(N_851)
);
defparam \un1_DacWriteNextState_292_0_a2_3_RNIJ2O04[19] .INIT=16'hFFFE;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_3_RNIDVO94[19]  (
	.A(N_5288),
	.B(m481_0_1),
	.C(DacESetpointToWrite[23]),
	.D(N_1836),
	.Y(un1_DacWriteNextState_292_0_a2_3_RNIDVO94_0)
);
defparam \un1_DacWriteNextState_292_0_a2_3_RNIDVO94[19] .INIT=16'hCCEC;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_3_RNIIA1A4[19]  (
	.A(N_5288),
	.B(m571_0_1),
	.C(DacFSetpointToWrite[23]),
	.D(N_1836),
	.Y(un1_DacWriteNextState_292_0_a2_3_RNIIA1A4_0)
);
defparam \un1_DacWriteNextState_292_0_a2_3_RNIIA1A4[19] .INIT=16'hCCEC;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_3_RNIPINO4[19]  (
	.A(N_5288),
	.B(m20_0_1),
	.C(DacASetpointToWrite[23]),
	.D(N_1836),
	.Y(un1_DacWriteNextState_292_0_a2_3_RNIPINO4_0)
);
defparam \un1_DacWriteNextState_292_0_a2_3_RNIPINO4[19] .INIT=16'hCCEC;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_3_RNIOD014[19]  (
	.A(N_5168),
	.B(N_2311),
	.C(N_5169),
	.D(N_5170),
	.Y(N_924)
);
defparam \un1_DacWriteNextState_292_0_a2_3_RNIOD014[19] .INIT=16'hFFFE;
// @48:775
  CFG3 \un1_DacWriteNextState_292_0_a2_2_RNITS9U[21]  (
	.A(DacWriteNextState[0]),
	.B(N_5291),
	.C(DacWriteNextState[10]),
	.Y(StateOut_23_0)
);
defparam \un1_DacWriteNextState_292_0_a2_2_RNITS9U[21] .INIT=8'h04;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_3_RNIUTVO4[19]  (
	.A(N_5288),
	.B(m164_0_1),
	.C(DacBSetpointToWrite[23]),
	.D(N_1836),
	.Y(N_2587)
);
defparam \un1_DacWriteNextState_292_0_a2_3_RNIUTVO4[19] .INIT=16'hCCEC;
// @48:1453
  CFG4 TransferComplete_RNIJKGN2 (
	.A(N_1847),
	.B(N_1852),
	.C(DacWriteNextState[16]),
	.D(N_3667),
	.Y(N_667_i)
);
defparam TransferComplete_RNIJKGN2.INIT=16'h004C;
// @48:1453
  CFG4 TransferComplete_RNIDEGN2 (
	.A(N_1847),
	.B(N_1852),
	.C(DacWriteNextState[14]),
	.D(N_3668),
	.Y(N_700_i)
);
defparam TransferComplete_RNIDEGN2.INIT=16'h004C;
// @48:1453
  CFG4 TransferComplete_RNIR6L52 (
	.A(N_1847),
	.B(N_1852),
	.C(DacWriteNextState[7]),
	.D(DacWriteNextState_rep_4),
	.Y(N_339_i)
);
defparam TransferComplete_RNIR6L52.INIT=16'h2A20;
// @48:1453
  CFG4 TransferComplete_RNIJUK52 (
	.A(N_1847),
	.B(N_1852),
	.C(DacWriteNextState_rep_0),
	.D(DacWriteNextState[3]),
	.Y(N_737_i)
);
defparam TransferComplete_RNIJUK52.INIT=16'h22A0;
// @48:1453
  CFG4 TransferComplete_RNIP2TE2 (
	.A(DacWriteNextState[17]),
	.B(DacWriteNextState[18]),
	.C(N_1847),
	.D(N_1852),
	.Y(N_674_i)
);
defparam TransferComplete_RNIP2TE2.INIT=16'h2E00;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_3_RNI6TKN4[19]  (
	.A(N_3671),
	.B(N_1824),
	.C(N_1951),
	.D(N_1943),
	.Y(m611_0_1)
);
defparam \un1_DacWriteNextState_292_0_a2_3_RNI6TKN4[19] .INIT=16'h7530;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_3_RNI6O1O4[19]  (
	.A(N_3671),
	.B(N_1824),
	.C(N_1952),
	.D(N_1944),
	.Y(m606_0_1)
);
defparam \un1_DacWriteNextState_292_0_a2_3_RNI6O1O4[19] .INIT=16'h7530;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_3_RNI2PKN4[19]  (
	.A(N_3671),
	.B(N_1824),
	.C(N_1942),
	.D(N_1933),
	.Y(m616_0_1)
);
defparam \un1_DacWriteNextState_292_0_a2_3_RNI2PKN4[19] .INIT=16'h7350;
// @48:1453
  CFG4 \un1_DacWriteNextState_292_0[19]  (
	.A(N_5311),
	.B(un1_DacWriteNextState_292_0_0_Z[19]),
	.C(DacFSetpointToWrite[19]),
	.D(N_2303),
	.Y(un1_DacWriteNextState_292_0_0)
);
defparam \un1_DacWriteNextState_292_0[19] .INIT=16'hFFEC;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_1_RNIQTG91[19]  (
	.A(N_5311),
	.B(m501_0_0),
	.C(DacESetpointToWrite[19]),
	.D(N_2303),
	.Y(un1_DacWriteNextState_292_0_a2_1_RNIQTG91_0)
);
defparam \un1_DacWriteNextState_292_0_a2_1_RNIQTG91[19] .INIT=16'hFFEC;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_1_RNIT6QM1[19]  (
	.A(N_5311),
	.B(m186_0_0),
	.C(DacBSetpointToWrite[19]),
	.D(N_2303),
	.Y(un1_DacWriteNextState_292_0_a2_1_RNIT6QM1_0)
);
defparam \un1_DacWriteNextState_292_0_a2_1_RNIT6QM1[19] .INIT=16'hFFEC;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_1_RNIS3NN1[19]  (
	.A(N_5311),
	.B(m286_0_0),
	.C(DacCSetpointToWrite[19]),
	.D(N_2303),
	.Y(un1_DacWriteNextState_292_0_a2_1_RNIS3NN1_0)
);
defparam \un1_DacWriteNextState_292_0_a2_1_RNIS3NN1[19] .INIT=16'hFFEC;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_1_RNIR0KO1[19]  (
	.A(N_5311),
	.B(m381_0_0),
	.C(DacDSetpointToWrite[19]),
	.D(N_2303),
	.Y(un1_DacWriteNextState_292_0_a2_1_RNIR0KO1_0)
);
defparam \un1_DacWriteNextState_292_0_a2_1_RNIR0KO1[19] .INIT=16'hFFEC;
// @48:1453
  CFG4 \un1_DacWriteNextState_292_0[21]  (
	.A(N_2305),
	.B(DacFSetpointToWrite[21]),
	.C(N_2306),
	.D(N_5291),
	.Y(un1_DacWriteNextState_292_0_2)
);
defparam \un1_DacWriteNextState_292_0[21] .INIT=16'hFEFA;
// @48:1453
  CFG4 \un1_DacWriteNextState_293_0[5]  (
	.A(N_2308),
	.B(DacESetpointToWrite[5]),
	.C(N_2309),
	.D(N_5291),
	.Y(un1_DacWriteNextState_293_0_0)
);
defparam \un1_DacWriteNextState_293_0[5] .INIT=16'hFEFA;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_2_RNIN7EH2[21]  (
	.A(N_2321),
	.B(DacFSetpointToWrite[3]),
	.C(N_2322),
	.D(N_5291),
	.Y(un1_DacWriteNextState_292_0_a2_2_RNIN7EH2_0)
);
defparam \un1_DacWriteNextState_292_0_a2_2_RNIN7EH2[21] .INIT=16'hFEFA;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_2_RNI8ODH2[21]  (
	.A(N_2324),
	.B(DacFSetpointToWrite[0]),
	.C(N_2325),
	.D(N_5291),
	.Y(un1_DacWriteNextState_292_0_a2_2_RNI8ODH2_0)
);
defparam \un1_DacWriteNextState_292_0_a2_2_RNI8ODH2[21] .INIT=16'hFEFA;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_2_RNIC6JJ2[21]  (
	.A(N_2343),
	.B(DacASetpointToWrite[18]),
	.C(N_2344),
	.D(N_5291),
	.Y(un1_DacWriteNextState_292_0_a2_2_RNIC6JJ2_0)
);
defparam \un1_DacWriteNextState_292_0_a2_2_RNIC6JJ2[21] .INIT=16'hFEFA;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_2_RNI3E3R2[21]  (
	.A(N_2346),
	.B(DacASetpointToWrite[4]),
	.C(N_2347),
	.D(N_5291),
	.Y(un1_DacWriteNextState_292_0_a2_2_RNI3E3R2_0)
);
defparam \un1_DacWriteNextState_292_0_a2_2_RNI3E3R2[21] .INIT=16'hFEFA;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_2_RNIO2842[21]  (
	.A(N_2349),
	.B(DacCSetpointToWrite[21]),
	.C(N_2350),
	.D(N_5291),
	.Y(un1_DacWriteNextState_292_0_a2_2_RNIO2842_0)
);
defparam \un1_DacWriteNextState_292_0_a2_2_RNIO2842[21] .INIT=16'hFEFA;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_2_RNIMS342[21]  (
	.A(N_2352),
	.B(DacCSetpointToWrite[18]),
	.C(N_2353),
	.D(N_5291),
	.Y(un1_DacWriteNextState_292_0_a2_2_RNIMS342_0)
);
defparam \un1_DacWriteNextState_292_0_a2_2_RNIMS342[21] .INIT=16'hFEFA;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_2_RNIUA772[21]  (
	.A(N_2355),
	.B(DacCSetpointToWrite[1]),
	.C(N_2364),
	.D(N_5291),
	.Y(un1_DacWriteNextState_292_0_a2_2_RNIUA772_0)
);
defparam \un1_DacWriteNextState_292_0_a2_2_RNIUA772[21] .INIT=16'hFEFA;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_2_RNII1C32[21]  (
	.A(N_2366),
	.B(DacESetpointToWrite[3]),
	.C(N_2367),
	.D(N_5291),
	.Y(un1_DacWriteNextState_292_0_a2_2_RNII1C32_0)
);
defparam \un1_DacWriteNextState_292_0_a2_2_RNII1C32[21] .INIT=16'hFEFA;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_2_RNI5US42[21]  (
	.A(N_2369),
	.B(DacFSetpointToWrite[18]),
	.C(N_2370),
	.D(N_5291),
	.Y(un1_DacWriteNextState_292_0_a2_2_RNI5US42_0)
);
defparam \un1_DacWriteNextState_292_0_a2_2_RNI5US42[21] .INIT=16'hFEFA;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_2_RNIECNJ2[21]  (
	.A(N_2397),
	.B(DacASetpointToWrite[21]),
	.C(N_2398),
	.D(N_5291),
	.Y(un1_DacWriteNextState_292_0_a2_2_RNIECNJ2_0)
);
defparam \un1_DacWriteNextState_292_0_a2_2_RNIECNJ2[21] .INIT=16'hFEFA;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_2_RNIDO3R2[21]  (
	.A(N_2421),
	.B(DacASetpointToWrite[6]),
	.C(N_2422),
	.D(N_5291),
	.Y(un1_DacWriteNextState_292_0_a2_2_RNIDO3R2_0)
);
defparam \un1_DacWriteNextState_292_0_a2_2_RNIDO3R2[21] .INIT=16'hFEFA;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_2_RNI8J3R2[21]  (
	.A(N_2424),
	.B(DacASetpointToWrite[5]),
	.C(N_2425),
	.D(N_5291),
	.Y(un1_DacWriteNextState_292_0_a2_2_RNI8J3R2_0)
);
defparam \un1_DacWriteNextState_292_0_a2_2_RNI8J3R2[21] .INIT=16'hFEFA;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_2_RNIU83R2[21]  (
	.A(N_2427),
	.B(DacASetpointToWrite[3]),
	.C(N_2428),
	.D(N_5291),
	.Y(un1_DacWriteNextState_292_0_a2_2_RNIU83R2_0)
);
defparam \un1_DacWriteNextState_292_0_a2_2_RNIU83R2[21] .INIT=16'hFEFA;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_2_RNIP33R2[21]  (
	.A(N_2430),
	.B(DacASetpointToWrite[2]),
	.C(N_2431),
	.D(N_5291),
	.Y(un1_DacWriteNextState_292_0_a2_2_RNIP33R2_0)
);
defparam \un1_DacWriteNextState_292_0_a2_2_RNIP33R2[21] .INIT=16'hFEFA;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_2_RNIKU2R2[21]  (
	.A(N_2433),
	.B(DacASetpointToWrite[1]),
	.C(N_2434),
	.D(N_5291),
	.Y(un1_DacWriteNextState_292_0_a2_2_RNIKU2R2_0)
);
defparam \un1_DacWriteNextState_292_0_a2_2_RNIKU2R2[21] .INIT=16'hFEFA;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_2_RNIFP2R2[21]  (
	.A(N_2436),
	.B(DacASetpointToWrite[0]),
	.C(N_2437),
	.D(N_5291),
	.Y(un1_DacWriteNextState_292_0_a2_2_RNIFP2R2_0)
);
defparam \un1_DacWriteNextState_292_0_a2_2_RNIFP2R2[21] .INIT=16'hFEFA;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_2_RNIJNVJ2[21]  (
	.A(N_2446),
	.B(DacBSetpointToWrite[21]),
	.C(N_2447),
	.D(N_5291),
	.Y(un1_DacWriteNextState_292_0_a2_2_RNIJNVJ2_0)
);
defparam \un1_DacWriteNextState_292_0_a2_2_RNIJNVJ2[21] .INIT=16'hFEFA;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_2_RNIEIVJ2[21]  (
	.A(N_2449),
	.B(DacBSetpointToWrite[20]),
	.C(N_2450),
	.D(N_5291),
	.Y(un1_DacWriteNextState_292_0_a2_2_RNIEIVJ2_0)
);
defparam \un1_DacWriteNextState_292_0_a2_2_RNIEIVJ2[21] .INIT=16'hFEFA;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_2_RNIHHRJ2[21]  (
	.A(N_2455),
	.B(DacBSetpointToWrite[18]),
	.C(N_2456),
	.D(N_5291),
	.Y(un1_DacWriteNextState_292_0_a2_2_RNIHHRJ2_0)
);
defparam \un1_DacWriteNextState_292_0_a2_2_RNIHHRJ2[21] .INIT=16'hFEFA;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_2_RNIN3692[21]  (
	.A(N_2500),
	.B(DacBSetpointToWrite[7]),
	.C(N_2501),
	.D(N_5291),
	.Y(un1_DacWriteNextState_292_0_a2_2_RNIN3692_0)
);
defparam \un1_DacWriteNextState_292_0_a2_2_RNIN3692[21] .INIT=16'hFEFA;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_2_RNIIU592[21]  (
	.A(N_2503),
	.B(DacBSetpointToWrite[6]),
	.C(N_2504),
	.D(N_5291),
	.Y(un1_DacWriteNextState_292_0_a2_2_RNIIU592_0)
);
defparam \un1_DacWriteNextState_292_0_a2_2_RNIIU592[21] .INIT=16'hFEFA;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_2_RNIDP592[21]  (
	.A(N_2506),
	.B(DacBSetpointToWrite[5]),
	.C(N_2507),
	.D(N_5291),
	.Y(un1_DacWriteNextState_292_0_a2_2_RNIDP592_0)
);
defparam \un1_DacWriteNextState_292_0_a2_2_RNIDP592[21] .INIT=16'hFEFA;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_2_RNI8K592[21]  (
	.A(N_2509),
	.B(DacBSetpointToWrite[4]),
	.C(N_2510),
	.D(N_5291),
	.Y(un1_DacWriteNextState_292_0_a2_2_RNI8K592_0)
);
defparam \un1_DacWriteNextState_292_0_a2_2_RNI8K592[21] .INIT=16'hFEFA;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_2_RNI3F592[21]  (
	.A(N_2512),
	.B(DacBSetpointToWrite[3]),
	.C(N_2513),
	.D(N_5291),
	.Y(un1_DacWriteNextState_292_0_a2_2_RNI3F592_0)
);
defparam \un1_DacWriteNextState_292_0_a2_2_RNI3F592[21] .INIT=16'hFEFA;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_2_RNIP4592[21]  (
	.A(N_2515),
	.B(DacBSetpointToWrite[1]),
	.C(N_2516),
	.D(N_5291),
	.Y(un1_DacWriteNextState_292_0_a2_2_RNIP4592_0)
);
defparam \un1_DacWriteNextState_292_0_a2_2_RNIP4592[21] .INIT=16'hFEFA;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_2_RNIKV492[21]  (
	.A(N_2518),
	.B(DacBSetpointToWrite[0]),
	.C(N_2519),
	.D(N_5291),
	.Y(un1_DacWriteNextState_292_0_a2_2_RNIKV492_0)
);
defparam \un1_DacWriteNextState_292_0_a2_2_RNIKV492[21] .INIT=16'hFEFA;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_2_RNIS9872[21]  (
	.A(N_2551),
	.B(DacCSetpointToWrite[7]),
	.C(N_2552),
	.D(N_5291),
	.Y(un1_DacWriteNextState_292_0_a2_2_RNIS9872_0)
);
defparam \un1_DacWriteNextState_292_0_a2_2_RNIS9872[21] .INIT=16'hFEFA;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_2_RNIIV772[21]  (
	.A(N_2554),
	.B(DacCSetpointToWrite[5]),
	.C(N_2555),
	.D(N_5291),
	.Y(un1_DacWriteNextState_292_0_a2_2_RNIIV772_0)
);
defparam \un1_DacWriteNextState_292_0_a2_2_RNIIV772[21] .INIT=16'hFEFA;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_2_RNIDQ772[21]  (
	.A(N_2557),
	.B(DacCSetpointToWrite[4]),
	.C(N_2558),
	.D(N_5291),
	.Y(un1_DacWriteNextState_292_0_a2_2_RNIDQ772_0)
);
defparam \un1_DacWriteNextState_292_0_a2_2_RNIDQ772[21] .INIT=16'hFEFA;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_2_RNI8L772[21]  (
	.A(N_2560),
	.B(DacCSetpointToWrite[3]),
	.C(N_2561),
	.D(N_5291),
	.Y(un1_DacWriteNextState_292_0_a2_2_RNI8L772_0)
);
defparam \un1_DacWriteNextState_292_0_a2_2_RNI8L772[21] .INIT=16'hFEFA;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_2_RNI3G772[21]  (
	.A(N_2563),
	.B(DacCSetpointToWrite[2]),
	.C(N_2572),
	.D(N_5291),
	.Y(un1_DacWriteNextState_292_0_a2_2_RNI3G772_0)
);
defparam \un1_DacWriteNextState_292_0_a2_2_RNI3G772[21] .INIT=16'hFEFA;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_2_RNIP5772[21]  (
	.A(N_2574),
	.B(DacCSetpointToWrite[0]),
	.C(N_2575),
	.D(N_5291),
	.Y(un1_DacWriteNextState_292_0_a2_2_RNIP5772_0)
);
defparam \un1_DacWriteNextState_292_0_a2_2_RNIP5772[21] .INIT=16'hFEFA;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_2_RNITDG42[21]  (
	.A(N_2589),
	.B(DacDSetpointToWrite[21]),
	.C(N_2590),
	.D(N_5291),
	.Y(un1_DacWriteNextState_292_0_a2_2_RNITDG42_0)
);
defparam \un1_DacWriteNextState_292_0_a2_2_RNITDG42[21] .INIT=16'hFEFA;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_2_RNIO8G42[21]  (
	.A(N_2592),
	.B(DacDSetpointToWrite[20]),
	.C(N_2593),
	.D(N_5291),
	.Y(un1_DacWriteNextState_292_0_a2_2_RNIO8G42_0)
);
defparam \un1_DacWriteNextState_292_0_a2_2_RNIO8G42[21] .INIT=16'hFEFA;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_2_RNIR7C42[21]  (
	.A(N_2598),
	.B(DacDSetpointToWrite[18]),
	.C(N_2599),
	.D(N_5291),
	.Y(un1_DacWriteNextState_292_0_a2_2_RNIR7C42_0)
);
defparam \un1_DacWriteNextState_292_0_a2_2_RNIR7C42[21] .INIT=16'hFEFA;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_2_RNI1GAL2[21]  (
	.A(N_2631),
	.B(DacDSetpointToWrite[7]),
	.C(N_2632),
	.D(N_5291),
	.Y(un1_DacWriteNextState_292_0_a2_2_RNI1GAL2_0)
);
defparam \un1_DacWriteNextState_292_0_a2_2_RNI1GAL2[21] .INIT=16'hFEFA;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_2_RNISAAL2[21]  (
	.A(N_2634),
	.B(DacDSetpointToWrite[6]),
	.C(N_2635),
	.D(N_5291),
	.Y(un1_DacWriteNextState_292_0_a2_2_RNISAAL2_0)
);
defparam \un1_DacWriteNextState_292_0_a2_2_RNISAAL2[21] .INIT=16'hFEFA;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_2_RNIN5AL2[21]  (
	.A(N_2637),
	.B(DacDSetpointToWrite[5]),
	.C(N_2638),
	.D(N_5291),
	.Y(un1_DacWriteNextState_292_0_a2_2_RNIN5AL2_0)
);
defparam \un1_DacWriteNextState_292_0_a2_2_RNIN5AL2[21] .INIT=16'hFEFA;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_2_RNII0AL2[21]  (
	.A(N_2640),
	.B(DacDSetpointToWrite[4]),
	.C(N_2641),
	.D(N_5291),
	.Y(un1_DacWriteNextState_292_0_a2_2_RNII0AL2_0)
);
defparam \un1_DacWriteNextState_292_0_a2_2_RNII0AL2[21] .INIT=16'hFEFA;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_2_RNIDR9L2[21]  (
	.A(N_2643),
	.B(DacDSetpointToWrite[3]),
	.C(N_2644),
	.D(N_5291),
	.Y(un1_DacWriteNextState_292_0_a2_2_RNIDR9L2_0)
);
defparam \un1_DacWriteNextState_292_0_a2_2_RNIDR9L2[21] .INIT=16'hFEFA;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_2_RNI8M9L2[21]  (
	.A(N_2646),
	.B(DacDSetpointToWrite[2]),
	.C(N_2647),
	.D(N_5291),
	.Y(un1_DacWriteNextState_292_0_a2_2_RNI8M9L2_0)
);
defparam \un1_DacWriteNextState_292_0_a2_2_RNI8M9L2[21] .INIT=16'hFEFA;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_2_RNI3H9L2[21]  (
	.A(N_2649),
	.B(DacDSetpointToWrite[1]),
	.C(N_2650),
	.D(N_5291),
	.Y(un1_DacWriteNextState_292_0_a2_2_RNI3H9L2_0)
);
defparam \un1_DacWriteNextState_292_0_a2_2_RNI3H9L2[21] .INIT=16'hFEFA;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_2_RNIUB9L2[21]  (
	.A(N_2652),
	.B(DacDSetpointToWrite[0]),
	.C(N_2653),
	.D(N_5291),
	.Y(un1_DacWriteNextState_292_0_a2_2_RNIUB9L2_0)
);
defparam \un1_DacWriteNextState_292_0_a2_2_RNIUB9L2[21] .INIT=16'hFEFA;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_2_RNI2PO42[21]  (
	.A(N_2662),
	.B(DacESetpointToWrite[21]),
	.C(N_2663),
	.D(N_5291),
	.Y(un1_DacWriteNextState_292_0_a2_2_RNI2PO42_0)
);
defparam \un1_DacWriteNextState_292_0_a2_2_RNI2PO42[21] .INIT=16'hFEFA;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_2_RNITJO42[21]  (
	.A(N_2665),
	.B(DacESetpointToWrite[20]),
	.C(N_2666),
	.D(N_5291),
	.Y(un1_DacWriteNextState_292_0_a2_2_RNITJO42_0)
);
defparam \un1_DacWriteNextState_292_0_a2_2_RNITJO42[21] .INIT=16'hFEFA;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_2_RNI0JK42[21]  (
	.A(N_2676),
	.B(DacESetpointToWrite[18]),
	.C(N_2677),
	.D(N_5291),
	.Y(un1_DacWriteNextState_292_0_a2_2_RNI0JK42_0)
);
defparam \un1_DacWriteNextState_292_0_a2_2_RNI0JK42[21] .INIT=16'hFEFA;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_2_RNI6MC32[21]  (
	.A(N_5088),
	.B(DacESetpointToWrite[7]),
	.C(N_2707),
	.D(N_5291),
	.Y(un1_DacWriteNextState_292_0_a2_2_RNI6MC32_0)
);
defparam \un1_DacWriteNextState_292_0_a2_2_RNI6MC32[21] .INIT=16'hFEFA;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_2_RNIN6C32[21]  (
	.A(N_2709),
	.B(DacESetpointToWrite[4]),
	.C(N_2710),
	.D(N_5291),
	.Y(un1_DacWriteNextState_292_0_a2_2_RNIN6C32_0)
);
defparam \un1_DacWriteNextState_292_0_a2_2_RNIN6C32[21] .INIT=16'hFEFA;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_2_RNIDSB32[21]  (
	.A(N_2712),
	.B(DacESetpointToWrite[2]),
	.C(N_2713),
	.D(N_5291),
	.Y(un1_DacWriteNextState_292_0_a2_2_RNIDSB32_0)
);
defparam \un1_DacWriteNextState_292_0_a2_2_RNIDSB32[21] .INIT=16'hFEFA;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_2_RNI8NB32[21]  (
	.A(N_2716),
	.B(DacESetpointToWrite[1]),
	.C(N_5090),
	.D(N_5291),
	.Y(un1_DacWriteNextState_292_0_a2_2_RNI8NB32_0)
);
defparam \un1_DacWriteNextState_292_0_a2_2_RNI8NB32[21] .INIT=16'hFEFA;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_2_RNI3IB32[21]  (
	.A(N_5092),
	.B(DacESetpointToWrite[0]),
	.C(N_5093),
	.D(N_5291),
	.Y(un1_DacWriteNextState_292_0_a2_2_RNI3IB32_0)
);
defparam \un1_DacWriteNextState_292_0_a2_2_RNI3IB32[21] .INIT=16'hFEFA;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_2_RNIBSEH2[21]  (
	.A(N_5125),
	.B(DacFSetpointToWrite[7]),
	.C(N_5126),
	.D(N_5291),
	.Y(un1_DacWriteNextState_292_0_a2_2_RNIBSEH2_0)
);
defparam \un1_DacWriteNextState_292_0_a2_2_RNIBSEH2[21] .INIT=16'hFEFA;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_2_RNI6NEH2[21]  (
	.A(N_5128),
	.B(DacFSetpointToWrite[6]),
	.C(N_5129),
	.D(N_5291),
	.Y(un1_DacWriteNextState_292_0_a2_2_RNI6NEH2_0)
);
defparam \un1_DacWriteNextState_292_0_a2_2_RNI6NEH2[21] .INIT=16'hFEFA;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_2_RNI1IEH2[21]  (
	.A(N_5131),
	.B(DacFSetpointToWrite[5]),
	.C(N_5132),
	.D(N_5291),
	.Y(un1_DacWriteNextState_292_0_a2_2_RNI1IEH2_0)
);
defparam \un1_DacWriteNextState_292_0_a2_2_RNI1IEH2[21] .INIT=16'hFEFA;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_2_RNISCEH2[21]  (
	.A(N_5134),
	.B(DacFSetpointToWrite[4]),
	.C(N_5135),
	.D(N_5291),
	.Y(un1_DacWriteNextState_292_0_a2_2_RNISCEH2_0)
);
defparam \un1_DacWriteNextState_292_0_a2_2_RNISCEH2[21] .INIT=16'hFEFA;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_2_RNII2EH2[21]  (
	.A(N_5137),
	.B(DacFSetpointToWrite[2]),
	.C(N_5138),
	.D(N_5291),
	.Y(un1_DacWriteNextState_292_0_a2_2_RNII2EH2_0)
);
defparam \un1_DacWriteNextState_292_0_a2_2_RNII2EH2[21] .INIT=16'hFEFA;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_2_RNIDTDH2[21]  (
	.A(N_5140),
	.B(DacFSetpointToWrite[1]),
	.C(N_5141),
	.D(N_5291),
	.Y(un1_DacWriteNextState_292_0_a2_2_RNIDTDH2_0)
);
defparam \un1_DacWriteNextState_292_0_a2_2_RNIDTDH2[21] .INIT=16'hFEFA;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_2_RNI97NJ2[21]  (
	.A(N_5150),
	.B(DacASetpointToWrite[20]),
	.C(N_5151),
	.D(N_5291),
	.Y(un1_DacWriteNextState_292_0_a2_2_RNI97NJ2_0)
);
defparam \un1_DacWriteNextState_292_0_a2_2_RNI97NJ2[21] .INIT=16'hFEFA;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_2_RNIIT3R2[21]  (
	.A(N_5156),
	.B(DacASetpointToWrite[7]),
	.C(N_5157),
	.D(N_5291),
	.Y(un1_DacWriteNextState_292_0_a2_2_RNIIT3R2_0)
);
defparam \un1_DacWriteNextState_292_0_a2_2_RNIIT3R2[21] .INIT=16'hFEFA;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_2_RNIU9592[21]  (
	.A(N_5159),
	.B(DacBSetpointToWrite[2]),
	.C(N_5160),
	.D(N_5291),
	.Y(un1_DacWriteNextState_292_0_a2_2_RNIU9592_0)
);
defparam \un1_DacWriteNextState_292_0_a2_2_RNIU9592[21] .INIT=16'hFEFA;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_2_RNIJT742[21]  (
	.A(N_5162),
	.B(DacCSetpointToWrite[20]),
	.C(N_5163),
	.D(N_5291),
	.Y(un1_DacWriteNextState_292_0_a2_2_RNIJT742_0)
);
defparam \un1_DacWriteNextState_292_0_a2_2_RNIJT742[21] .INIT=16'hFEFA;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_2_RNIN4872[21]  (
	.A(N_5165),
	.B(DacCSetpointToWrite[6]),
	.C(N_5166),
	.D(N_5291),
	.Y(un1_DacWriteNextState_292_0_a2_2_RNIN4872_0)
);
defparam \un1_DacWriteNextState_292_0_a2_2_RNIN4872[21] .INIT=16'hFEFA;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_2_RNI1HC32[21]  (
	.A(N_5171),
	.B(DacESetpointToWrite[6]),
	.C(N_5172),
	.D(N_5291),
	.Y(un1_DacWriteNextState_292_0_a2_2_RNI1HC32_0)
);
defparam \un1_DacWriteNextState_292_0_a2_2_RNI1HC32[21] .INIT=16'hFEFA;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_2_RNI2V052[21]  (
	.A(N_5174),
	.B(DacFSetpointToWrite[20]),
	.C(N_5175),
	.D(N_5291),
	.Y(un1_DacWriteNextState_292_0_a2_2_RNI2V052_0)
);
defparam \un1_DacWriteNextState_292_0_a2_2_RNI2V052[21] .INIT=16'hFEFA;
// @48:1453
  CFG3 \un1_nCsDacs0_i_i_0_o2_RNIONAG1[3]  (
	.A(N_5298),
	.B(DacWriteNextState[0]),
	.C(TP8_c),
	.Y(N_666_i)
);
defparam \un1_nCsDacs0_i_i_0_o2_RNIONAG1[3] .INIT=8'hD1;
// @48:1453
  CFG4 \un1_nCsDacs0_i_i_0_o2_RNIS0A63[3]  (
	.A(SpiRst_3),
	.B(nCsE_c[2]),
	.C(N_1862),
	.D(N_5298),
	.Y(N_4272_i)
);
defparam \un1_nCsDacs0_i_i_0_o2_RNIS0A63[3] .INIT=16'h8CAF;
// @48:1453
  CFG4 \un1_nCsDacs0_i_i_0_o2_RNIH17J1[1]  (
	.A(SpiRst_3),
	.B(nCsE_c[1]),
	.C(N_1854),
	.D(N_5298),
	.Y(N_4273_i)
);
defparam \un1_nCsDacs0_i_i_0_o2_RNIH17J1[1] .INIT=16'h8CAF;
// @48:1453
  CFG4 \un1_nCsDacs0_i_i_0_o2_RNIFV6J1[0]  (
	.A(SpiRst_3),
	.B(nCsE_c[0]),
	.C(N_1853),
	.D(N_5298),
	.Y(N_4274_i)
);
defparam \un1_nCsDacs0_i_i_0_o2_RNIFV6J1[0] .INIT=16'h8CAF;
// @48:1453
  CFG4 \un1_nCsDacs0_i_i_0_o2_RNINJLI1[3]  (
	.A(SpiRst_2),
	.B(nCsF_c[3]),
	.C(N_1841),
	.D(N_5298),
	.Y(N_4282_i)
);
defparam \un1_nCsDacs0_i_i_0_o2_RNINJLI1[3] .INIT=16'h8CAF;
// @48:1453
  CFG4 \un1_nCsDacs0_i_i_0_o2_RNIUEO53[3]  (
	.A(SpiRst_2),
	.B(nCsF_c[2]),
	.C(N_1862),
	.D(N_5298),
	.Y(N_867_mux_i)
);
defparam \un1_nCsDacs0_i_i_0_o2_RNIUEO53[3] .INIT=16'h8CAF;
// @48:1453
  CFG4 \un1_nCsDacs0_i_i_0_o2_RNIJFLI1[1]  (
	.A(SpiRst_2),
	.B(nCsF_c[1]),
	.C(N_1854),
	.D(N_5298),
	.Y(N_4283_i)
);
defparam \un1_nCsDacs0_i_i_0_o2_RNIJFLI1[1] .INIT=16'h8CAF;
// @48:1453
  CFG4 \un1_nCsDacs0_i_i_0_o2_RNIHDLI1[0]  (
	.A(SpiRst_2),
	.B(nCsF_c[0]),
	.C(N_1853),
	.D(N_5298),
	.Y(N_4284_i)
);
defparam \un1_nCsDacs0_i_i_0_o2_RNIHDLI1[0] .INIT=16'h8CAF;
// @48:1453
  CFG4 \un1_nCsDacs0_i_i_0_o2_RNI99DL1[1]  (
	.A(SpiRst_Z),
	.B(nCsA_c[1]),
	.C(N_1854),
	.D(N_5298),
	.Y(N_4269_i)
);
defparam \un1_nCsDacs0_i_i_0_o2_RNI99DL1[1] .INIT=16'h8CAF;
// @48:1453
  CFG4 \un1_nCsDacs0_i_i_0_o2_RNI77DL1[0]  (
	.A(SpiRst_Z),
	.B(nCsA_c[0]),
	.C(N_1853),
	.D(N_5298),
	.Y(N_4270_i)
);
defparam \un1_nCsDacs0_i_i_0_o2_RNI77DL1[0] .INIT=16'h8CAF;
// @48:1453
  CFG4 \un1_nCsDacs0_i_i_0_o2_RNIFRRK1[3]  (
	.A(SpiRst_0),
	.B(nCsB_c[3]),
	.C(N_1841),
	.D(N_5298),
	.Y(N_4285_i)
);
defparam \un1_nCsDacs0_i_i_0_o2_RNIFRRK1[3] .INIT=16'h8CAF;
// @48:1453
  CFG4 \un1_nCsDacs0_i_i_0_o2_RNIMMU73[3]  (
	.A(SpiRst_0),
	.B(nCsB_c[2]),
	.C(N_1862),
	.D(N_5298),
	.Y(N_4286_i)
);
defparam \un1_nCsDacs0_i_i_0_o2_RNIMMU73[3] .INIT=16'h8CAF;
// @48:1453
  CFG4 \un1_nCsDacs0_i_i_0_o2_RNIBNRK1[1]  (
	.A(SpiRst_0),
	.B(nCsB_c[1]),
	.C(N_1854),
	.D(N_5298),
	.Y(N_4287_i)
);
defparam \un1_nCsDacs0_i_i_0_o2_RNIBNRK1[1] .INIT=16'h8CAF;
// @48:1453
  CFG4 \un1_nCsDacs0_i_i_0_o2_RNI9LRK1[0]  (
	.A(SpiRst_0),
	.B(nCsB_c[0]),
	.C(N_1853),
	.D(N_5298),
	.Y(N_4288_i)
);
defparam \un1_nCsDacs0_i_i_0_o2_RNI9LRK1[0] .INIT=16'h8CAF;
// @48:1453
  CFG4 \un1_nCsDacs0_i_i_0_o2_RNIH9A41[3]  (
	.A(SpiRst_4),
	.B(nCsC_c[3]),
	.C(N_1841),
	.D(N_5298),
	.Y(N_4275_i)
);
defparam \un1_nCsDacs0_i_i_0_o2_RNIH9A41[3] .INIT=16'h8CAF;
// @48:1453
  CFG4 \un1_nCsDacs0_i_i_0_o2_RNIO4DN2[3]  (
	.A(SpiRst_4),
	.B(nCsC_c[2]),
	.C(N_1862),
	.D(N_5298),
	.Y(N_4276_i)
);
defparam \un1_nCsDacs0_i_i_0_o2_RNIO4DN2[3] .INIT=16'h8CAF;
// @48:1453
  CFG4 \un1_nCsDacs0_i_i_0_o2_RNID5A41[1]  (
	.A(SpiRst_4),
	.B(nCsC_c[1]),
	.C(N_1854),
	.D(N_5298),
	.Y(N_4277_i)
);
defparam \un1_nCsDacs0_i_i_0_o2_RNID5A41[1] .INIT=16'h8CAF;
// @48:1453
  CFG4 \un1_nCsDacs0_i_i_0_o2_RNIB3A41[0]  (
	.A(SpiRst_4),
	.B(nCsC_c[0]),
	.C(N_1853),
	.D(N_5298),
	.Y(N_4278_i)
);
defparam \un1_nCsDacs0_i_i_0_o2_RNIB3A41[0] .INIT=16'h8CAF;
// @48:1453
  CFG4 \un1_nCsDacs0_i_i_0_o2_RNIJNOJ1[3]  (
	.A(SpiRst_1),
	.B(nCsD_c[3]),
	.C(N_1841),
	.D(N_5298),
	.Y(N_4279_i)
);
defparam \un1_nCsDacs0_i_i_0_o2_RNIJNOJ1[3] .INIT=16'h8CAF;
// @48:1453
  CFG4 \un1_nCsDacs0_i_i_0_o2_RNIQIR63[3]  (
	.A(SpiRst_1),
	.B(nCsD_c[2]),
	.C(N_1862),
	.D(N_5298),
	.Y(N_866_mux_i)
);
defparam \un1_nCsDacs0_i_i_0_o2_RNIQIR63[3] .INIT=16'h8CAF;
// @48:1453
  CFG4 \un1_nCsDacs0_i_i_0_o2_RNIFJOJ1[1]  (
	.A(SpiRst_1),
	.B(nCsD_c[1]),
	.C(N_1854),
	.D(N_5298),
	.Y(N_4280_i)
);
defparam \un1_nCsDacs0_i_i_0_o2_RNIFJOJ1[1] .INIT=16'h8CAF;
// @48:1453
  CFG4 \un1_nCsDacs0_i_i_0_o2_RNIDHOJ1[0]  (
	.A(SpiRst_1),
	.B(nCsD_c[0]),
	.C(N_1853),
	.D(N_5298),
	.Y(N_4281_i)
);
defparam \un1_nCsDacs0_i_i_0_o2_RNIDHOJ1[0] .INIT=16'h8CAF;
// @48:1453
  CFG4 \un1_nCsDacs0_i_i_0_o2_RNIL57J1[3]  (
	.A(SpiRst_3),
	.B(nCsE_c[3]),
	.C(N_1841),
	.D(N_5298),
	.Y(N_4271_i)
);
defparam \un1_nCsDacs0_i_i_0_o2_RNIL57J1[3] .INIT=16'h8CAF;
// @48:1453
  CFG4 SpiRst_RNIDDDL1 (
	.A(SpiRst_Z),
	.B(nCsA_c[3]),
	.C(N_1841),
	.D(N_5298),
	.Y(N_4267_i)
);
defparam SpiRst_RNIDDDL1.INIT=16'h8CAF;
// @48:1453
  CFG4 SpiRst_RNIK8G83 (
	.A(SpiRst_Z),
	.B(nCsA_c[2]),
	.C(N_1862),
	.D(N_5298),
	.Y(N_4268_i)
);
defparam SpiRst_RNIK8G83.INIT=16'h8CAF;
// @48:1453
  CFG4 \un1_DacWriteNextState_292_0_a2_3_RNISBPC7[19]  (
	.A(N_5288),
	.B(DacFSetpointToWrite[10]),
	.C(m606_0_1),
	.D(N_5286),
	.Y(N_607_i)
);
defparam \un1_DacWriteNextState_292_0_a2_3_RNISBPC7[19] .INIT=16'h000D;
// @48:1453
  CFG4 \un1_DacWriteNextState_292_0_a2_3_RNIKTCP7[19]  (
	.A(N_5288),
	.B(DacFSetpointToWrite[9]),
	.C(m611_0_1),
	.D(N_5286),
	.Y(N_612_i)
);
defparam \un1_DacWriteNextState_292_0_a2_3_RNIKTCP7[19] .INIT=16'h000D;
// @48:1453
  CFG4 \un1_DacWriteNextState_292_0_a2_3_RNIFOCP7[19]  (
	.A(N_5288),
	.B(DacFSetpointToWrite[8]),
	.C(m616_0_1),
	.D(N_5286),
	.Y(N_617_i)
);
defparam \un1_DacWriteNextState_292_0_a2_3_RNIFOCP7[19] .INIT=16'h000D;
// @43:115
  SpiMasterPorts_work_dmmainports_dmmain_0layer1_5 Spi (
	.DacFSetpointToWrite_5(DacFSetpointToWrite[16]),
	.DacFSetpointToWrite_4(DacFSetpointToWrite[15]),
	.DacFSetpointToWrite_6(DacFSetpointToWrite[17]),
	.DacFSetpointToWrite_3(DacFSetpointToWrite[14]),
	.DacFSetpointToWrite_2(DacFSetpointToWrite[13]),
	.DacFSetpointToWrite_1(DacFSetpointToWrite[12]),
	.DacFSetpointToWrite_0(DacFSetpointToWrite[11]),
	.DacFSetpointToWrite_11(DacFSetpointToWrite[22]),
	.DacBSetpointToWrite_8(DacBSetpointToWrite[16]),
	.DacBSetpointToWrite_9(DacBSetpointToWrite[17]),
	.DacBSetpointToWrite_1(DacBSetpointToWrite[9]),
	.DacBSetpointToWrite_0(DacBSetpointToWrite[8]),
	.DacBSetpointToWrite_14(DacBSetpointToWrite[22]),
	.DacBSetpointToWrite_6(DacBSetpointToWrite[14]),
	.DacBSetpointToWrite_5(DacBSetpointToWrite[13]),
	.DacBSetpointToWrite_4(DacBSetpointToWrite[12]),
	.DacBSetpointToWrite_3(DacBSetpointToWrite[11]),
	.DacBSetpointToWrite_2(DacBSetpointToWrite[10]),
	.DacCSetpointToWrite_8(DacCSetpointToWrite[16]),
	.DacCSetpointToWrite_15(DacCSetpointToWrite[23]),
	.DacCSetpointToWrite_9(DacCSetpointToWrite[17]),
	.DacCSetpointToWrite_6(DacCSetpointToWrite[14]),
	.DacCSetpointToWrite_5(DacCSetpointToWrite[13]),
	.DacCSetpointToWrite_4(DacCSetpointToWrite[12]),
	.DacCSetpointToWrite_3(DacCSetpointToWrite[11]),
	.DacCSetpointToWrite_2(DacCSetpointToWrite[10]),
	.DacCSetpointToWrite_1(DacCSetpointToWrite[9]),
	.DacCSetpointToWrite_0(DacCSetpointToWrite[8]),
	.DacCSetpointToWrite_14(DacCSetpointToWrite[22]),
	.DacDSetpointToWrite_8(DacDSetpointToWrite[16]),
	.DacDSetpointToWrite_9(DacDSetpointToWrite[17]),
	.DacDSetpointToWrite_4(DacDSetpointToWrite[12]),
	.DacDSetpointToWrite_3(DacDSetpointToWrite[11]),
	.DacDSetpointToWrite_2(DacDSetpointToWrite[10]),
	.DacDSetpointToWrite_1(DacDSetpointToWrite[9]),
	.DacDSetpointToWrite_0(DacDSetpointToWrite[8]),
	.DacDSetpointToWrite_14(DacDSetpointToWrite[22]),
	.DacDSetpointToWrite_6(DacDSetpointToWrite[14]),
	.DacDSetpointToWrite_5(DacDSetpointToWrite[13]),
	.DacESetpointToWrite_8(DacESetpointToWrite[16]),
	.DacESetpointToWrite_9(DacESetpointToWrite[17]),
	.DacESetpointToWrite_6(DacESetpointToWrite[14]),
	.DacESetpointToWrite_5(DacESetpointToWrite[13]),
	.DacESetpointToWrite_4(DacESetpointToWrite[12]),
	.DacESetpointToWrite_3(DacESetpointToWrite[11]),
	.DacESetpointToWrite_2(DacESetpointToWrite[10]),
	.DacESetpointToWrite_1(DacESetpointToWrite[9]),
	.DacESetpointToWrite_0(DacESetpointToWrite[8]),
	.DacESetpointToWrite_14(DacESetpointToWrite[22]),
	.un1_DacWriteNextState_297_3_0(un1_DacWriteNextState_297_3_0),
	.un1_DacWriteNextState_295_3_0(un1_DacWriteNextState_295_3_0),
	.DacWriteNextState_18(DacWriteNextState[20]),
	.DacWriteNextState_19(DacWriteNextState[21]),
	.DacWriteNextState_0(DacWriteNextState[2]),
	.DacWriteNextState_4(DacWriteNextState[6]),
	.DacWriteNextState_8(DacWriteNextState[10]),
	.DacWriteNextState_12(DacWriteNextState[14]),
	.DacWriteNextState_7(DacWriteNextState[9]),
	.DacWriteNextState_6(DacWriteNextState[8]),
	.DacWriteNextState_ns_0(DacWriteNextState_ns_9),
	.DacSetpoints_2_1_14(DacSetpoints_2_1[22]),
	.DacSetpoints_2_1_11(DacSetpoints_2_1[19]),
	.DacSetpoints_2_1_9(DacSetpoints_2_1[17]),
	.DacSetpoints_2_1_8(DacSetpoints_2_1[16]),
	.DacSetpoints_2_1_6(DacSetpoints_2_1[14]),
	.DacSetpoints_2_1_5(DacSetpoints_2_1[13]),
	.DacSetpoints_2_1_4(DacSetpoints_2_1[12]),
	.DacSetpoints_2_1_3(DacSetpoints_2_1[11]),
	.DacSetpoints_2_1_2(DacSetpoints_2_1[10]),
	.DacSetpoints_2_1_1(DacSetpoints_2_1[9]),
	.DacSetpoints_2_1_0(DacSetpoints_2_1[8]),
	.DacSetpoints_2_1_15(DacSetpoints_2_1[23]),
	.DacSetpoints_2_0_14(DacSetpoints_2_0[22]),
	.DacSetpoints_2_0_11(DacSetpoints_2_0[19]),
	.DacSetpoints_2_0_9(DacSetpoints_2_0[17]),
	.DacSetpoints_2_0_8(DacSetpoints_2_0[16]),
	.DacSetpoints_2_0_6(DacSetpoints_2_0[14]),
	.DacSetpoints_2_0_5(DacSetpoints_2_0[13]),
	.DacSetpoints_2_0_4(DacSetpoints_2_0[12]),
	.DacSetpoints_2_0_3(DacSetpoints_2_0[11]),
	.DacSetpoints_2_0_2(DacSetpoints_2_0[10]),
	.DacSetpoints_2_0_1(DacSetpoints_2_0[9]),
	.DacSetpoints_2_0_0(DacSetpoints_2_0[8]),
	.DacSetpoints_2_0_15(DacSetpoints_2_0[23]),
	.DacSetpointReadedAddressDac(DacSetpointReadedAddressDac[1:0]),
	.DacSetpointReadedAddressController_0(DacSetpointReadedAddressController[2]),
	.DacSetpoints_2_3_14(DacSetpoints_2_3[22]),
	.DacSetpoints_2_3_11(DacSetpoints_2_3[19]),
	.DacSetpoints_2_3_9(DacSetpoints_2_3[17]),
	.DacSetpoints_2_3_8(DacSetpoints_2_3[16]),
	.DacSetpoints_2_3_6(DacSetpoints_2_3[14]),
	.DacSetpoints_2_3_5(DacSetpoints_2_3[13]),
	.DacSetpoints_2_3_4(DacSetpoints_2_3[12]),
	.DacSetpoints_2_3_3(DacSetpoints_2_3[11]),
	.DacSetpoints_2_3_2(DacSetpoints_2_3[10]),
	.DacSetpoints_2_3_1(DacSetpoints_2_3[9]),
	.DacSetpoints_2_3_0(DacSetpoints_2_3[8]),
	.DacSetpoints_2_3_15(DacSetpoints_2_3[23]),
	.DacSetpoints_2_2_14(DacSetpoints_2_2[22]),
	.DacSetpoints_2_2_11(DacSetpoints_2_2[19]),
	.DacSetpoints_2_2_9(DacSetpoints_2_2[17]),
	.DacSetpoints_2_2_8(DacSetpoints_2_2[16]),
	.DacSetpoints_2_2_6(DacSetpoints_2_2[14]),
	.DacSetpoints_2_2_5(DacSetpoints_2_2[13]),
	.DacSetpoints_2_2_4(DacSetpoints_2_2[12]),
	.DacSetpoints_2_2_3(DacSetpoints_2_2[11]),
	.DacSetpoints_2_2_2(DacSetpoints_2_2[10]),
	.DacSetpoints_2_2_1(DacSetpoints_2_2[9]),
	.DacSetpoints_2_2_0(DacSetpoints_2_2[8]),
	.DacSetpoints_2_2_15(DacSetpoints_2_2[23]),
	.DacSetpointReadAddressDac(DacSetpointReadAddressDac[1:0]),
	.DacSetpointReadAddressController(DacSetpointReadAddressController[2:0]),
	.DacSetpoints_5_1_11(DacSetpoints_5_1[22]),
	.DacSetpoints_5_1_8(DacSetpoints_5_1[19]),
	.DacSetpoints_5_1_6(DacSetpoints_5_1[17]),
	.DacSetpoints_5_1_5(DacSetpoints_5_1[16]),
	.DacSetpoints_5_1_4(DacSetpoints_5_1[15]),
	.DacSetpoints_5_1_3(DacSetpoints_5_1[14]),
	.DacSetpoints_5_1_2(DacSetpoints_5_1[13]),
	.DacSetpoints_5_1_1(DacSetpoints_5_1[12]),
	.DacSetpoints_5_1_0(DacSetpoints_5_1[11]),
	.DacSetpoints_5_0_11(DacSetpoints_5_0[22]),
	.DacSetpoints_5_0_8(DacSetpoints_5_0[19]),
	.DacSetpoints_5_0_6(DacSetpoints_5_0[17]),
	.DacSetpoints_5_0_5(DacSetpoints_5_0[16]),
	.DacSetpoints_5_0_4(DacSetpoints_5_0[15]),
	.DacSetpoints_5_0_3(DacSetpoints_5_0[14]),
	.DacSetpoints_5_0_2(DacSetpoints_5_0[13]),
	.DacSetpoints_5_0_1(DacSetpoints_5_0[12]),
	.DacSetpoints_5_0_0(DacSetpoints_5_0[11]),
	.DacSetpoints_5_3_11(DacSetpoints_5_3[22]),
	.DacSetpoints_5_3_8(DacSetpoints_5_3[19]),
	.DacSetpoints_5_3_6(DacSetpoints_5_3[17]),
	.DacSetpoints_5_3_5(DacSetpoints_5_3[16]),
	.DacSetpoints_5_3_4(DacSetpoints_5_3[15]),
	.DacSetpoints_5_3_3(DacSetpoints_5_3[14]),
	.DacSetpoints_5_3_2(DacSetpoints_5_3[13]),
	.DacSetpoints_5_3_1(DacSetpoints_5_3[12]),
	.DacSetpoints_5_3_0(DacSetpoints_5_3[11]),
	.DacSetpoints_5_2_11(DacSetpoints_5_2[22]),
	.DacSetpoints_5_2_8(DacSetpoints_5_2[19]),
	.DacSetpoints_5_2_6(DacSetpoints_5_2[17]),
	.DacSetpoints_5_2_5(DacSetpoints_5_2[16]),
	.DacSetpoints_5_2_4(DacSetpoints_5_2[15]),
	.DacSetpoints_5_2_3(DacSetpoints_5_2[14]),
	.DacSetpoints_5_2_2(DacSetpoints_5_2[13]),
	.DacSetpoints_5_2_1(DacSetpoints_5_2[12]),
	.DacSetpoints_5_2_0(DacSetpoints_5_2[11]),
	.DacSetpoints_4_1_14(DacSetpoints_4_1[22]),
	.DacSetpoints_4_1_11(DacSetpoints_4_1[19]),
	.DacSetpoints_4_1_9(DacSetpoints_4_1[17]),
	.DacSetpoints_4_1_8(DacSetpoints_4_1[16]),
	.DacSetpoints_4_1_6(DacSetpoints_4_1[14]),
	.DacSetpoints_4_1_5(DacSetpoints_4_1[13]),
	.DacSetpoints_4_1_4(DacSetpoints_4_1[12]),
	.DacSetpoints_4_1_3(DacSetpoints_4_1[11]),
	.DacSetpoints_4_1_2(DacSetpoints_4_1[10]),
	.DacSetpoints_4_1_1(DacSetpoints_4_1[9]),
	.DacSetpoints_4_1_0(DacSetpoints_4_1[8]),
	.DacSetpoints_4_0_14(DacSetpoints_4_0[22]),
	.DacSetpoints_4_0_11(DacSetpoints_4_0[19]),
	.DacSetpoints_4_0_9(DacSetpoints_4_0[17]),
	.DacSetpoints_4_0_8(DacSetpoints_4_0[16]),
	.DacSetpoints_4_0_6(DacSetpoints_4_0[14]),
	.DacSetpoints_4_0_5(DacSetpoints_4_0[13]),
	.DacSetpoints_4_0_4(DacSetpoints_4_0[12]),
	.DacSetpoints_4_0_3(DacSetpoints_4_0[11]),
	.DacSetpoints_4_0_2(DacSetpoints_4_0[10]),
	.DacSetpoints_4_0_1(DacSetpoints_4_0[9]),
	.DacSetpoints_4_0_0(DacSetpoints_4_0[8]),
	.DacSetpoints_4_3_14(DacSetpoints_4_3[22]),
	.DacSetpoints_4_3_11(DacSetpoints_4_3[19]),
	.DacSetpoints_4_3_9(DacSetpoints_4_3[17]),
	.DacSetpoints_4_3_8(DacSetpoints_4_3[16]),
	.DacSetpoints_4_3_6(DacSetpoints_4_3[14]),
	.DacSetpoints_4_3_5(DacSetpoints_4_3[13]),
	.DacSetpoints_4_3_4(DacSetpoints_4_3[12]),
	.DacSetpoints_4_3_3(DacSetpoints_4_3[11]),
	.DacSetpoints_4_3_2(DacSetpoints_4_3[10]),
	.DacSetpoints_4_3_1(DacSetpoints_4_3[9]),
	.DacSetpoints_4_3_0(DacSetpoints_4_3[8]),
	.DacSetpoints_4_2_14(DacSetpoints_4_2[22]),
	.DacSetpoints_4_2_11(DacSetpoints_4_2[19]),
	.DacSetpoints_4_2_9(DacSetpoints_4_2[17]),
	.DacSetpoints_4_2_8(DacSetpoints_4_2[16]),
	.DacSetpoints_4_2_6(DacSetpoints_4_2[14]),
	.DacSetpoints_4_2_5(DacSetpoints_4_2[13]),
	.DacSetpoints_4_2_4(DacSetpoints_4_2[12]),
	.DacSetpoints_4_2_3(DacSetpoints_4_2[11]),
	.DacSetpoints_4_2_2(DacSetpoints_4_2[10]),
	.DacSetpoints_4_2_1(DacSetpoints_4_2[9]),
	.DacSetpoints_4_2_0(DacSetpoints_4_2[8]),
	.DacSetpoints_3_1_14(DacSetpoints_3_1[22]),
	.DacSetpoints_3_1_11(DacSetpoints_3_1[19]),
	.DacSetpoints_3_1_9(DacSetpoints_3_1[17]),
	.DacSetpoints_3_1_8(DacSetpoints_3_1[16]),
	.DacSetpoints_3_1_6(DacSetpoints_3_1[14]),
	.DacSetpoints_3_1_5(DacSetpoints_3_1[13]),
	.DacSetpoints_3_1_4(DacSetpoints_3_1[12]),
	.DacSetpoints_3_1_3(DacSetpoints_3_1[11]),
	.DacSetpoints_3_1_2(DacSetpoints_3_1[10]),
	.DacSetpoints_3_1_1(DacSetpoints_3_1[9]),
	.DacSetpoints_3_1_0(DacSetpoints_3_1[8]),
	.DacSetpoints_3_0_14(DacSetpoints_3_0[22]),
	.DacSetpoints_3_0_11(DacSetpoints_3_0[19]),
	.DacSetpoints_3_0_9(DacSetpoints_3_0[17]),
	.DacSetpoints_3_0_8(DacSetpoints_3_0[16]),
	.DacSetpoints_3_0_6(DacSetpoints_3_0[14]),
	.DacSetpoints_3_0_5(DacSetpoints_3_0[13]),
	.DacSetpoints_3_0_4(DacSetpoints_3_0[12]),
	.DacSetpoints_3_0_3(DacSetpoints_3_0[11]),
	.DacSetpoints_3_0_2(DacSetpoints_3_0[10]),
	.DacSetpoints_3_0_1(DacSetpoints_3_0[9]),
	.DacSetpoints_3_0_0(DacSetpoints_3_0[8]),
	.DacSetpoints_3_3_14(DacSetpoints_3_3[22]),
	.DacSetpoints_3_3_11(DacSetpoints_3_3[19]),
	.DacSetpoints_3_3_9(DacSetpoints_3_3[17]),
	.DacSetpoints_3_3_8(DacSetpoints_3_3[16]),
	.DacSetpoints_3_3_6(DacSetpoints_3_3[14]),
	.DacSetpoints_3_3_5(DacSetpoints_3_3[13]),
	.DacSetpoints_3_3_4(DacSetpoints_3_3[12]),
	.DacSetpoints_3_3_3(DacSetpoints_3_3[11]),
	.DacSetpoints_3_3_2(DacSetpoints_3_3[10]),
	.DacSetpoints_3_3_1(DacSetpoints_3_3[9]),
	.DacSetpoints_3_3_0(DacSetpoints_3_3[8]),
	.DacSetpoints_3_2_14(DacSetpoints_3_2[22]),
	.DacSetpoints_3_2_11(DacSetpoints_3_2[19]),
	.DacSetpoints_3_2_9(DacSetpoints_3_2[17]),
	.DacSetpoints_3_2_8(DacSetpoints_3_2[16]),
	.DacSetpoints_3_2_6(DacSetpoints_3_2[14]),
	.DacSetpoints_3_2_5(DacSetpoints_3_2[13]),
	.DacSetpoints_3_2_4(DacSetpoints_3_2[12]),
	.DacSetpoints_3_2_3(DacSetpoints_3_2[11]),
	.DacSetpoints_3_2_2(DacSetpoints_3_2[10]),
	.DacSetpoints_3_2_1(DacSetpoints_3_2[9]),
	.DacSetpoints_3_2_0(DacSetpoints_3_2[8]),
	.DacSetpoints_1_1_14(DacSetpoints_1_1[22]),
	.DacSetpoints_1_1_11(DacSetpoints_1_1[19]),
	.DacSetpoints_1_1_9(DacSetpoints_1_1[17]),
	.DacSetpoints_1_1_8(DacSetpoints_1_1[16]),
	.DacSetpoints_1_1_6(DacSetpoints_1_1[14]),
	.DacSetpoints_1_1_5(DacSetpoints_1_1[13]),
	.DacSetpoints_1_1_4(DacSetpoints_1_1[12]),
	.DacSetpoints_1_1_3(DacSetpoints_1_1[11]),
	.DacSetpoints_1_1_2(DacSetpoints_1_1[10]),
	.DacSetpoints_1_1_1(DacSetpoints_1_1[9]),
	.DacSetpoints_1_1_0(DacSetpoints_1_1[8]),
	.DacSetpoints_1_0_14(DacSetpoints_1_0[22]),
	.DacSetpoints_1_0_11(DacSetpoints_1_0[19]),
	.DacSetpoints_1_0_9(DacSetpoints_1_0[17]),
	.DacSetpoints_1_0_8(DacSetpoints_1_0[16]),
	.DacSetpoints_1_0_6(DacSetpoints_1_0[14]),
	.DacSetpoints_1_0_5(DacSetpoints_1_0[13]),
	.DacSetpoints_1_0_4(DacSetpoints_1_0[12]),
	.DacSetpoints_1_0_3(DacSetpoints_1_0[11]),
	.DacSetpoints_1_0_2(DacSetpoints_1_0[10]),
	.DacSetpoints_1_0_1(DacSetpoints_1_0[9]),
	.DacSetpoints_1_0_0(DacSetpoints_1_0[8]),
	.DacSetpoints_1_3_14(DacSetpoints_1_3[22]),
	.DacSetpoints_1_3_11(DacSetpoints_1_3[19]),
	.DacSetpoints_1_3_9(DacSetpoints_1_3[17]),
	.DacSetpoints_1_3_8(DacSetpoints_1_3[16]),
	.DacSetpoints_1_3_6(DacSetpoints_1_3[14]),
	.DacSetpoints_1_3_5(DacSetpoints_1_3[13]),
	.DacSetpoints_1_3_4(DacSetpoints_1_3[12]),
	.DacSetpoints_1_3_3(DacSetpoints_1_3[11]),
	.DacSetpoints_1_3_2(DacSetpoints_1_3[10]),
	.DacSetpoints_1_3_1(DacSetpoints_1_3[9]),
	.DacSetpoints_1_3_0(DacSetpoints_1_3[8]),
	.DacSetpoints_1_2_14(DacSetpoints_1_2[22]),
	.DacSetpoints_1_2_11(DacSetpoints_1_2[19]),
	.DacSetpoints_1_2_9(DacSetpoints_1_2[17]),
	.DacSetpoints_1_2_8(DacSetpoints_1_2[16]),
	.DacSetpoints_1_2_6(DacSetpoints_1_2[14]),
	.DacSetpoints_1_2_5(DacSetpoints_1_2[13]),
	.DacSetpoints_1_2_4(DacSetpoints_1_2[12]),
	.DacSetpoints_1_2_3(DacSetpoints_1_2[11]),
	.DacSetpoints_1_2_2(DacSetpoints_1_2[10]),
	.DacSetpoints_1_2_1(DacSetpoints_1_2[9]),
	.DacSetpoints_1_2_0(DacSetpoints_1_2[8]),
	.DacSetpoints_0_1_14(DacSetpoints_0_1[22]),
	.DacSetpoints_0_1_11(DacSetpoints_0_1[19]),
	.DacSetpoints_0_1_9(DacSetpoints_0_1[17]),
	.DacSetpoints_0_1_8(DacSetpoints_0_1[16]),
	.DacSetpoints_0_1_6(DacSetpoints_0_1[14]),
	.DacSetpoints_0_1_5(DacSetpoints_0_1[13]),
	.DacSetpoints_0_1_4(DacSetpoints_0_1[12]),
	.DacSetpoints_0_1_3(DacSetpoints_0_1[11]),
	.DacSetpoints_0_1_2(DacSetpoints_0_1[10]),
	.DacSetpoints_0_1_1(DacSetpoints_0_1[9]),
	.DacSetpoints_0_1_0(DacSetpoints_0_1[8]),
	.DacSetpoints_0_0_14(DacSetpoints_0_0[22]),
	.DacSetpoints_0_0_11(DacSetpoints_0_0[19]),
	.DacSetpoints_0_0_9(DacSetpoints_0_0[17]),
	.DacSetpoints_0_0_8(DacSetpoints_0_0[16]),
	.DacSetpoints_0_0_6(DacSetpoints_0_0[14]),
	.DacSetpoints_0_0_5(DacSetpoints_0_0[13]),
	.DacSetpoints_0_0_4(DacSetpoints_0_0[12]),
	.DacSetpoints_0_0_3(DacSetpoints_0_0[11]),
	.DacSetpoints_0_0_2(DacSetpoints_0_0[10]),
	.DacSetpoints_0_0_1(DacSetpoints_0_0[9]),
	.DacSetpoints_0_0_0(DacSetpoints_0_0[8]),
	.DacSetpoints_0_3_14(DacSetpoints_0_3[22]),
	.DacSetpoints_0_3_11(DacSetpoints_0_3[19]),
	.DacSetpoints_0_3_9(DacSetpoints_0_3[17]),
	.DacSetpoints_0_3_8(DacSetpoints_0_3[16]),
	.DacSetpoints_0_3_6(DacSetpoints_0_3[14]),
	.DacSetpoints_0_3_5(DacSetpoints_0_3[13]),
	.DacSetpoints_0_3_4(DacSetpoints_0_3[12]),
	.DacSetpoints_0_3_3(DacSetpoints_0_3[11]),
	.DacSetpoints_0_3_2(DacSetpoints_0_3[10]),
	.DacSetpoints_0_3_1(DacSetpoints_0_3[9]),
	.DacSetpoints_0_3_0(DacSetpoints_0_3[8]),
	.DacSetpoints_0_2_14(DacSetpoints_0_2[22]),
	.DacSetpoints_0_2_11(DacSetpoints_0_2[19]),
	.DacSetpoints_0_2_9(DacSetpoints_0_2[17]),
	.DacSetpoints_0_2_8(DacSetpoints_0_2[16]),
	.DacSetpoints_0_2_6(DacSetpoints_0_2[14]),
	.DacSetpoints_0_2_5(DacSetpoints_0_2[13]),
	.DacSetpoints_0_2_4(DacSetpoints_0_2[12]),
	.DacSetpoints_0_2_3(DacSetpoints_0_2[11]),
	.DacSetpoints_0_2_2(DacSetpoints_0_2[10]),
	.DacSetpoints_0_2_1(DacSetpoints_0_2[9]),
	.DacSetpoints_0_2_0(DacSetpoints_0_2[8]),
	.DacASetpointToWrite(DacASetpointToWrite[23:0]),
	.N_577_i(N_577_i),
	.N_602_i(N_602_i),
	.N_597_i(N_597_i),
	.N_592_i(N_592_i),
	.N_587_i(N_587_i),
	.N_81_0_i(N_81_0_i),
	.N_127_0_i(N_127_0_i),
	.N_122_0_i(N_122_0_i),
	.N_117_0_i(N_117_0_i),
	.N_122_i(N_122_i),
	.N_112_0_i(N_112_0_i),
	.N_38_0_i(N_38_0_i),
	.N_107_0_i(N_107_0_i),
	.N_232_0_i(N_232_0_i),
	.N_227_0_i(N_227_0_i),
	.N_222_0_i(N_222_0_i),
	.N_217_0_i(N_217_0_i),
	.N_212_0_i(N_212_0_i),
	.N_170_0_i(N_170_0_i),
	.N_282_0_i(N_282_0_i),
	.N_4140_i(N_4140_i),
	.N_237_0_i(N_237_0_i),
	.N_4179_i(N_4179_i),
	.N_4253_i(N_4253_i),
	.N_4177_i(N_4177_i),
	.N_4174_i(N_4174_i),
	.N_4171_i(N_4171_i),
	.N_4168_i(N_4168_i),
	.N_4165_i(N_4165_i),
	.N_4204_i(N_4204_i),
	.N_407_0_i(N_407_0_i),
	.N_4192_i(N_4192_i),
	.N_487_i(N_487_i),
	.N_4214_i(N_4214_i),
	.N_4211_i(N_4211_i),
	.N_4210_i(N_4210_i),
	.N_4207_i(N_4207_i),
	.N_4205_i(N_4205_i),
	.N_542_i(N_542_i),
	.N_537_i(N_537_i),
	.N_4254_i(N_4254_i),
	.N_532_i(N_532_i),
	.N_527_i(N_527_i),
	.N_522_i(N_522_i),
	.N_517_i(N_517_i),
	.N_5286(N_5286),
	.N_984_i(N_984_i),
	.N_980_i(N_980_i),
	.N_895_i(N_895_i),
	.N_741_i(N_741_i),
	.N_768_i(N_768_i),
	.N_796_i(N_796_i),
	.N_839_i(N_839_i),
	.N_140_i(N_140_i),
	.N_2303(N_2303),
	.N_5311(N_5311),
	.N_1824(N_1824),
	.N_3671(N_3671),
	.N_976_i(N_976_i),
	.N_1836(N_1836),
	.N_929(N_929),
	.N_2311(N_2311),
	.N_5302(N_5302),
	.N_942(N_942),
	.N_1847(N_1847),
	.N_978_i(N_978_i),
	.N_5288(N_5288),
	.m381_0_0(m381_0_0),
	.m286_0_0(m286_0_0),
	.m501_0_0(m501_0_0),
	.m186_0_0(m186_0_0),
	.N_5289(N_5289),
	.N_1867(N_1867),
	.N_1827(N_1827),
	.N_990_i_1z(N_990_i),
	.N_992_i_1z(N_992_i),
	.N_994_i_1z(N_994_i),
	.N_986_i_1z(N_986_i),
	.N_988_i_1z(N_988_i),
	.N_974(N_974),
	.N_2245(N_2245),
	.N_2232(N_2232),
	.un1_MasterReset_i_a2_1z(un1_MasterReset_i_a2),
	.shot_i(shot_i),
	.domachine_i(domachine_i),
	.SpiRst(SpiRst_Z),
	.N_512_i(N_512_i),
	.N_4199_i(N_4199_i),
	.N_4162_i(N_4162_i),
	.N_202_0_i(N_202_0_i),
	.N_97_0_i(N_97_0_i),
	.N_4249_i(N_4249_i),
	.N_5307(N_5307),
	.N_982_i(N_982_i),
	.SpiXferCompleteOut(SpiXferCompleteOut),
	.TP6_c(TP6_c),
	.SpiRst_arst_i(SpiRst_arst_i),
	.N_1061(N_1061),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.TP7_c(TP7_c),
	.N_933_i_set(N_933_i_set),
	.N_933_i_i(N_933_i_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiDacPorts_work_dmmainports_dmmain_0layer1 */

module SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_0 (
  DacBSetpointToWrite,
  SpiXferCompleteOut,
  SckB_c,
  SpiRst_arst_i,
  N_947_i,
  N_1055,
  FCCC_C0_0_GL0,
  un1_rst_3_i,
  MosiB_c,
  N_947_i_set
)
;
input [23:0] DacBSetpointToWrite ;
output SpiXferCompleteOut ;
output SckB_c ;
input SpiRst_arst_i ;
input N_947_i ;
output N_1055 ;
input FCCC_C0_0_GL0 ;
input un1_rst_3_i ;
output MosiB_c ;
input N_947_i_set ;
wire SpiXferCompleteOut ;
wire SckB_c ;
wire SpiRst_arst_i ;
wire N_947_i ;
wire N_1055 ;
wire FCCC_C0_0_GL0 ;
wire un1_rst_3_i ;
wire MosiB_c ;
wire N_947_i_set ;
wire [8:0] ClkDiv_Z;
wire [0:0] ClkDiv_i;
wire [4:0] SpiBitPos_Z;
wire [3:3] SpiBitPos_6;
wire [23:0] DataToMosi_i_Z;
wire [8:2] ClkDiv_3_Z;
wire [1:1] SUM_i_o2_0_0;
wire [0:0] un1_Mosi_i_0_sqmuxa_1_i_a2_0_1_Z;
wire DataToMosiLatched_Z ;
wire DataToMosiLatched_i ;
wire un1_rst_3_rs_0 ;
wire MosiB_crs ;
wire VCC ;
wire N_1924 ;
wire GND ;
wire N_137_i ;
wire N_142_i ;
wire N_1912_i_i ;
wire XferComplete_ice_0 ;
wire N_135_i ;
wire N_139_i ;
wire un6_clkdiv_cry_3_S_0 ;
wire un6_clkdiv_cry_1_S_0 ;
wire un6_clkdiv_s_1_356_FCO ;
wire un6_clkdiv_s_1_356_S ;
wire un6_clkdiv_s_1_356_Y ;
wire un6_clkdiv_cry_1_Z ;
wire un6_clkdiv_cry_1_Y_0 ;
wire un6_clkdiv_cry_2_Z ;
wire un6_clkdiv_cry_2_S_0 ;
wire un6_clkdiv_cry_2_Y_0 ;
wire un6_clkdiv_cry_3_Z ;
wire un6_clkdiv_cry_3_Y_0 ;
wire un6_clkdiv_cry_4_Z ;
wire un6_clkdiv_cry_4_S_0 ;
wire un6_clkdiv_cry_4_Y_0 ;
wire un6_clkdiv_cry_5_Z ;
wire un6_clkdiv_cry_5_S_0 ;
wire un6_clkdiv_cry_5_Y_0 ;
wire un6_clkdiv_cry_6_Z ;
wire un6_clkdiv_cry_6_S_0 ;
wire un6_clkdiv_cry_6_Y_0 ;
wire un6_clkdiv_s_8_FCO_0 ;
wire un6_clkdiv_s_8_S_0 ;
wire un6_clkdiv_s_8_Y_0 ;
wire un6_clkdiv_cry_7_Z ;
wire un6_clkdiv_cry_7_S_0 ;
wire un6_clkdiv_cry_7_Y_0 ;
wire Mosi_i_3_23_i_m2_1_0_co1 ;
wire Mosi_i_3_23_i_m2_1_wmux_0_S ;
wire Mosi_i_3_23_i_m2_1_wmux_0_Y ;
wire N_371 ;
wire N_372 ;
wire Mosi_i_3_23_i_m2_1_0_y0 ;
wire Mosi_i_3_23_i_m2_1_0_co0 ;
wire Mosi_i_3_23_i_m2_1_0_wmux_S ;
wire N_365 ;
wire N_5873 ;
wire Mosi_i_3_5_i_m2_1_0_co1 ;
wire Mosi_i_3_5_i_m2_1_wmux_0_S ;
wire Mosi_i_3_5_i_m2_1_0_y0 ;
wire Mosi_i_3_5_i_m2_1_0_co0 ;
wire Mosi_i_3_5_i_m2_1_0_wmux_S ;
wire Mosi_i_3_18_i_m2_2_wmux_3_FCO_4 ;
wire Mosi_i_3_18_i_m2_2_wmux_3_S_4 ;
wire N_381 ;
wire Mosi_i_3_18_i_m2_2_0_y1 ;
wire Mosi_i_3_18_i_m2_2_0_y3 ;
wire Mosi_i_3_18_i_m2_2_co1_0 ;
wire Mosi_i_3_18_i_m2_2_wmux_2_S_4 ;
wire Mosi_i_3_18_i_m2_2_y0_0 ;
wire Mosi_i_3_18_i_m2_2_co0_0 ;
wire Mosi_i_3_18_i_m2_2_wmux_1_S_4 ;
wire Mosi_i_3_18_i_m2_2_0_co1 ;
wire Mosi_i_3_18_i_m2_2_wmux_0_S_4 ;
wire Mosi_i_3_18_i_m2_2_0_y0 ;
wire Mosi_i_3_18_i_m2_2_0_co0 ;
wire Mosi_i_3_18_i_m2_2_wmux_S_4 ;
wire Mosi_i_3_23_i_m2_2_0_1_Z ;
wire Mosi_i_3_23_i_m2_2_0_Z ;
wire Mosi_i_3_21_i_m2_1_0 ;
wire N_386 ;
wire un3_clkdivlto8_0 ;
wire N_5330 ;
wire N_5399 ;
wire un3_clkdivlto8_2_Z ;
wire un3_clkdivlt8 ;
wire N_371_1 ;
wire N_365_2 ;
wire N_418 ;
wire N_1870_li ;
wire N_5329 ;
wire N_5279 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
  CFG1 \ClkDiv_RNO[0]  (
	.A(ClkDiv_Z[0]),
	.Y(ClkDiv_i[0])
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
  CFG1 DataToMosiLatched_RNIK4F (
	.A(DataToMosiLatched_Z),
	.Y(DataToMosiLatched_i)
);
defparam DataToMosiLatched_RNIK4F.INIT=2'h1;
  CFG3 Mosi_i_RNI6CRB (
	.A(N_947_i_set),
	.B(un1_rst_3_rs_0),
	.C(MosiB_crs),
	.Y(MosiB_c)
);
defparam Mosi_i_RNI6CRB.INIT=8'hF8;
// @37:89
  SLE Mosi_i (
	.Q(MosiB_crs),
	.ADn(VCC),
	.ALn(un1_rst_3_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1924),
	.EN(N_1055),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_3_rs (
	.Q(un1_rst_3_rs_0),
	.ADn(VCC),
	.ALn(un1_rst_3_i),
	.CLK(N_947_i),
	.D(VCC),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE DataToMosiLatched (
	.Q(DataToMosiLatched_Z),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \SpiBitPos[1]  (
	.Q(SpiBitPos_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_137_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \SpiBitPos[0]  (
	.Q(SpiBitPos_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_142_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE Sck_i (
	.Q(SckB_c),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1912_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE XferComplete_i (
	.Q(SpiXferCompleteOut),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(XferComplete_ice_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \SpiBitPos[4]  (
	.Q(SpiBitPos_Z[4]),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_135_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \SpiBitPos[3]  (
	.Q(SpiBitPos_Z[3]),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \SpiBitPos[2]  (
	.Q(SpiBitPos_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_139_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[1]  (
	.Q(DataToMosi_i_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[1]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[0]  (
	.Q(DataToMosi_i_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[0]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[16]  (
	.Q(DataToMosi_i_Z[16]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[16]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[15]  (
	.Q(DataToMosi_i_Z[15]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[15]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[14]  (
	.Q(DataToMosi_i_Z[14]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[14]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[13]  (
	.Q(DataToMosi_i_Z[13]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[13]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[12]  (
	.Q(DataToMosi_i_Z[12]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[12]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[11]  (
	.Q(DataToMosi_i_Z[11]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[11]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[10]  (
	.Q(DataToMosi_i_Z[10]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[10]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[9]  (
	.Q(DataToMosi_i_Z[9]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[9]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[8]  (
	.Q(DataToMosi_i_Z[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[8]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[7]  (
	.Q(DataToMosi_i_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[7]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[6]  (
	.Q(DataToMosi_i_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[6]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[5]  (
	.Q(DataToMosi_i_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[5]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[4]  (
	.Q(DataToMosi_i_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[4]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[3]  (
	.Q(DataToMosi_i_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[3]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[2]  (
	.Q(DataToMosi_i_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[2]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un6_clkdiv_cry_3_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un6_clkdiv_cry_1_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[23]  (
	.Q(DataToMosi_i_Z[23]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[23]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[22]  (
	.Q(DataToMosi_i_Z[22]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[22]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[21]  (
	.Q(DataToMosi_i_Z[21]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[21]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[20]  (
	.Q(DataToMosi_i_Z[20]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[20]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[19]  (
	.Q(DataToMosi_i_Z[19]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[19]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[18]  (
	.Q(DataToMosi_i_Z[18]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[18]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[17]  (
	.Q(DataToMosi_i_Z[17]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[17]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[8]  (
	.Q(ClkDiv_Z[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:116
  ARI1 un6_clkdiv_s_1_356 (
	.FCO(un6_clkdiv_s_1_356_FCO),
	.S(un6_clkdiv_s_1_356_S),
	.Y(un6_clkdiv_s_1_356_Y),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un6_clkdiv_s_1_356.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_1 (
	.FCO(un6_clkdiv_cry_1_Z),
	.S(un6_clkdiv_cry_1_S_0),
	.Y(un6_clkdiv_cry_1_Y_0),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_s_1_356_FCO)
);
defparam un6_clkdiv_cry_1.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_2 (
	.FCO(un6_clkdiv_cry_2_Z),
	.S(un6_clkdiv_cry_2_S_0),
	.Y(un6_clkdiv_cry_2_Y_0),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_1_Z)
);
defparam un6_clkdiv_cry_2.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_3 (
	.FCO(un6_clkdiv_cry_3_Z),
	.S(un6_clkdiv_cry_3_S_0),
	.Y(un6_clkdiv_cry_3_Y_0),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_2_Z)
);
defparam un6_clkdiv_cry_3.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_4 (
	.FCO(un6_clkdiv_cry_4_Z),
	.S(un6_clkdiv_cry_4_S_0),
	.Y(un6_clkdiv_cry_4_Y_0),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_3_Z)
);
defparam un6_clkdiv_cry_4.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_5 (
	.FCO(un6_clkdiv_cry_5_Z),
	.S(un6_clkdiv_cry_5_S_0),
	.Y(un6_clkdiv_cry_5_Y_0),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_4_Z)
);
defparam un6_clkdiv_cry_5.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_6 (
	.FCO(un6_clkdiv_cry_6_Z),
	.S(un6_clkdiv_cry_6_S_0),
	.Y(un6_clkdiv_cry_6_Y_0),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_5_Z)
);
defparam un6_clkdiv_cry_6.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_s_8 (
	.FCO(un6_clkdiv_s_8_FCO_0),
	.S(un6_clkdiv_s_8_S_0),
	.Y(un6_clkdiv_s_8_Y_0),
	.B(ClkDiv_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_7_Z)
);
defparam un6_clkdiv_s_8.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_7 (
	.FCO(un6_clkdiv_cry_7_Z),
	.S(un6_clkdiv_cry_7_S_0),
	.Y(un6_clkdiv_cry_7_Y_0),
	.B(ClkDiv_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_6_Z)
);
defparam un6_clkdiv_cry_7.INIT=20'h4AA00;
// @37:133
  ARI1 Mosi_i_3_23_i_m2_1_wmux_0 (
	.FCO(Mosi_i_3_23_i_m2_1_0_co1),
	.S(Mosi_i_3_23_i_m2_1_wmux_0_S),
	.Y(Mosi_i_3_23_i_m2_1_wmux_0_Y),
	.B(SpiBitPos_Z[3]),
	.C(N_371),
	.D(N_372),
	.A(Mosi_i_3_23_i_m2_1_0_y0),
	.FCI(Mosi_i_3_23_i_m2_1_0_co0)
);
defparam Mosi_i_3_23_i_m2_1_wmux_0.INIT=20'h0F588;
// @37:133
  ARI1 Mosi_i_3_23_i_m2_1_0_wmux (
	.FCO(Mosi_i_3_23_i_m2_1_0_co0),
	.S(Mosi_i_3_23_i_m2_1_0_wmux_S),
	.Y(Mosi_i_3_23_i_m2_1_0_y0),
	.B(SpiBitPos_Z[3]),
	.C(N_365),
	.D(N_5873),
	.A(SpiBitPos_Z[1]),
	.FCI(VCC)
);
defparam Mosi_i_3_23_i_m2_1_0_wmux.INIT=20'h0FA44;
// @37:133
  ARI1 Mosi_i_3_5_i_m2_1_wmux_0 (
	.FCO(Mosi_i_3_5_i_m2_1_0_co1),
	.S(Mosi_i_3_5_i_m2_1_wmux_0_S),
	.Y(N_5873),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[5]),
	.D(DataToMosi_i_Z[21]),
	.A(Mosi_i_3_5_i_m2_1_0_y0),
	.FCI(Mosi_i_3_5_i_m2_1_0_co0)
);
defparam Mosi_i_3_5_i_m2_1_wmux_0.INIT=20'h0F588;
// @37:133
  ARI1 Mosi_i_3_5_i_m2_1_0_wmux (
	.FCO(Mosi_i_3_5_i_m2_1_0_co0),
	.S(Mosi_i_3_5_i_m2_1_0_wmux_S),
	.Y(Mosi_i_3_5_i_m2_1_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[1]),
	.D(DataToMosi_i_Z[17]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam Mosi_i_3_5_i_m2_1_0_wmux.INIT=20'h0FA44;
  ARI1 Mosi_i_3_18_i_m2_2_wmux_3 (
	.FCO(Mosi_i_3_18_i_m2_2_wmux_3_FCO_4),
	.S(Mosi_i_3_18_i_m2_2_wmux_3_S_4),
	.Y(N_381),
	.B(Mosi_i_3_18_i_m2_2_0_y1),
	.C(SpiBitPos_Z[1]),
	.D(VCC),
	.A(Mosi_i_3_18_i_m2_2_0_y3),
	.FCI(Mosi_i_3_18_i_m2_2_co1_0)
);
defparam Mosi_i_3_18_i_m2_2_wmux_3.INIT=20'h0EC2C;
  ARI1 Mosi_i_3_18_i_m2_2_wmux_2 (
	.FCO(Mosi_i_3_18_i_m2_2_co1_0),
	.S(Mosi_i_3_18_i_m2_2_wmux_2_S_4),
	.Y(Mosi_i_3_18_i_m2_2_0_y3),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[6]),
	.D(DataToMosi_i_Z[22]),
	.A(Mosi_i_3_18_i_m2_2_y0_0),
	.FCI(Mosi_i_3_18_i_m2_2_co0_0)
);
defparam Mosi_i_3_18_i_m2_2_wmux_2.INIT=20'h0F588;
  ARI1 Mosi_i_3_18_i_m2_2_wmux_1 (
	.FCO(Mosi_i_3_18_i_m2_2_co0_0),
	.S(Mosi_i_3_18_i_m2_2_wmux_1_S_4),
	.Y(Mosi_i_3_18_i_m2_2_y0_0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[2]),
	.D(DataToMosi_i_Z[18]),
	.A(SpiBitPos_Z[4]),
	.FCI(Mosi_i_3_18_i_m2_2_0_co1)
);
defparam Mosi_i_3_18_i_m2_2_wmux_1.INIT=20'h0FA44;
  ARI1 Mosi_i_3_18_i_m2_2_wmux_0 (
	.FCO(Mosi_i_3_18_i_m2_2_0_co1),
	.S(Mosi_i_3_18_i_m2_2_wmux_0_S_4),
	.Y(Mosi_i_3_18_i_m2_2_0_y1),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[4]),
	.D(DataToMosi_i_Z[20]),
	.A(Mosi_i_3_18_i_m2_2_0_y0),
	.FCI(Mosi_i_3_18_i_m2_2_0_co0)
);
defparam Mosi_i_3_18_i_m2_2_wmux_0.INIT=20'h0F588;
  ARI1 Mosi_i_3_18_i_m2_2_0_wmux (
	.FCO(Mosi_i_3_18_i_m2_2_0_co0),
	.S(Mosi_i_3_18_i_m2_2_wmux_S_4),
	.Y(Mosi_i_3_18_i_m2_2_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[0]),
	.D(DataToMosi_i_Z[16]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam Mosi_i_3_18_i_m2_2_0_wmux.INIT=20'h0FA44;
// @37:133
  CFG3 Mosi_i_3_23_i_m2_2_0 (
	.A(Mosi_i_3_23_i_m2_2_0_1_Z),
	.B(N_381),
	.C(SpiBitPos_Z[3]),
	.Y(Mosi_i_3_23_i_m2_2_0_Z)
);
defparam Mosi_i_3_23_i_m2_2_0.INIT=8'h5C;
// @37:133
  CFG4 Mosi_i_3_23_i_m2_2_0_1 (
	.A(DataToMosi_i_Z[10]),
	.B(DataToMosi_i_Z[14]),
	.C(Mosi_i_3_21_i_m2_1_0),
	.D(SpiBitPos_Z[1]),
	.Y(Mosi_i_3_23_i_m2_2_0_1_Z)
);
defparam Mosi_i_3_23_i_m2_2_0_1.INIT=16'h350F;
  CFG3 Mosi_i_7_i_m2_RNO (
	.A(Mosi_i_3_23_i_m2_1_wmux_0_Y),
	.B(SpiBitPos_Z[0]),
	.C(Mosi_i_3_23_i_m2_2_0_Z),
	.Y(N_386)
);
defparam Mosi_i_7_i_m2_RNO.INIT=8'hE2;
// @37:133
  CFG4 Mosi_i_3_21_i_m2_1 (
	.A(DataToMosi_i_Z[8]),
	.B(DataToMosi_i_Z[12]),
	.C(SpiBitPos_Z[2]),
	.D(SpiBitPos_Z[1]),
	.Y(Mosi_i_3_21_i_m2_1_0)
);
defparam Mosi_i_3_21_i_m2_1.INIT=16'hF0CA;
// @37:114
  CFG4 \SpiBitPos_6_1.SUM_0_o2_0[3]  (
	.A(SpiBitPos_Z[0]),
	.B(SpiBitPos_Z[1]),
	.C(SUM_i_o2_0_0[1]),
	.D(un3_clkdivlto8_0),
	.Y(N_5330)
);
defparam \SpiBitPos_6_1.SUM_0_o2_0[3] .INIT=16'hFFFE;
// @37:114
  CFG2 \SpiBitPos_6_1.SUM_i_o2_0_0[1]  (
	.A(SckB_c),
	.B(SpiXferCompleteOut),
	.Y(SUM_i_o2_0_0[1])
);
defparam \SpiBitPos_6_1.SUM_i_o2_0_0[1] .INIT=4'hD;
// @37:131
  CFG2 un5_xfercomplete_ilto4_1_i_a2 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[0]),
	.Y(N_5399)
);
defparam un5_xfercomplete_ilto4_1_i_a2.INIT=4'h1;
// @37:133
  CFG3 Mosi_i_3_9_i_m2 (
	.A(DataToMosi_i_Z[9]),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[13]),
	.Y(N_372)
);
defparam Mosi_i_3_9_i_m2.INIT=8'hE2;
// @32:47
  CFG3 \un1_Mosi_i_0_sqmuxa_1_i_a2_0_1[0]  (
	.A(SpiBitPos_Z[4]),
	.B(SpiBitPos_Z[2]),
	.C(SpiBitPos_Z[3]),
	.Y(un1_Mosi_i_0_sqmuxa_1_i_a2_0_1_Z[0])
);
defparam \un1_Mosi_i_0_sqmuxa_1_i_a2_0_1[0] .INIT=8'h20;
// @37:114
  CFG3 un3_clkdivlto8_2 (
	.A(ClkDiv_Z[7]),
	.B(ClkDiv_Z[6]),
	.C(ClkDiv_Z[4]),
	.Y(un3_clkdivlto8_2_Z)
);
defparam un3_clkdivlto8_2.INIT=8'h7F;
// @37:114
  CFG4 un3_clkdivlto3 (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_Z[1]),
	.D(ClkDiv_Z[0]),
	.Y(un3_clkdivlt8)
);
defparam un3_clkdivlto3.INIT=16'h0111;
// @37:133
  CFG4 Mosi_i_3_8_i_m2_1_0 (
	.A(DataToMosi_i_Z[23]),
	.B(DataToMosi_i_Z[7]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_371_1)
);
defparam Mosi_i_3_8_i_m2_1_0.INIT=16'h00AC;
// @37:133
  CFG4 Mosi_i_3_2_i_m2_2_0 (
	.A(DataToMosi_i_Z[19]),
	.B(DataToMosi_i_Z[3]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_365_2)
);
defparam Mosi_i_3_2_i_m2_2_0.INIT=16'hAC00;
// @37:114
  CFG4 \SpiBitPos_6_1.SUM_i_a2[1]  (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_Z[1]),
	.C(SpiBitPos_Z[2]),
	.D(SpiBitPos_Z[4]),
	.Y(N_418)
);
defparam \SpiBitPos_6_1.SUM_i_a2[1] .INIT=16'h0001;
// @37:131
  CFG4 un5_xfercomplete_ilto4_i_i2_0_a2 (
	.A(SpiBitPos_Z[2]),
	.B(N_5399),
	.C(SpiBitPos_Z[3]),
	.D(SpiBitPos_Z[4]),
	.Y(N_1870_li)
);
defparam un5_xfercomplete_ilto4_i_i2_0_a2.INIT=16'h0004;
// @37:133
  CFG3 Mosi_i_3_8_i_m2 (
	.A(DataToMosi_i_Z[11]),
	.B(SpiBitPos_Z[2]),
	.C(N_371_1),
	.Y(N_371)
);
defparam Mosi_i_3_8_i_m2.INIT=8'hF8;
// @37:133
  CFG3 Mosi_i_3_2_i_m2 (
	.A(DataToMosi_i_Z[15]),
	.B(SpiBitPos_Z[2]),
	.C(N_365_2),
	.Y(N_365)
);
defparam Mosi_i_3_2_i_m2.INIT=8'hF2;
// @37:114
  CFG4 un3_clkdivlto8 (
	.A(ClkDiv_Z[8]),
	.B(ClkDiv_Z[5]),
	.C(un3_clkdivlto8_2_Z),
	.D(un3_clkdivlt8),
	.Y(un3_clkdivlto8_0)
);
defparam un3_clkdivlto8.INIT=16'hFFF7;
// @37:89
  CFG3 XferComplete_ice (
	.A(SckB_c),
	.B(N_1870_li),
	.C(un3_clkdivlto8_0),
	.Y(XferComplete_ice_0)
);
defparam XferComplete_ice.INIT=8'h04;
// @37:114
  CFG2 \ClkDiv_3[2]  (
	.A(un3_clkdivlto8_0),
	.B(un6_clkdiv_cry_2_S_0),
	.Y(ClkDiv_3_Z[2])
);
defparam \ClkDiv_3[2] .INIT=4'h8;
// @37:114
  CFG2 \ClkDiv_3[4]  (
	.A(un3_clkdivlto8_0),
	.B(un6_clkdiv_cry_4_S_0),
	.Y(ClkDiv_3_Z[4])
);
defparam \ClkDiv_3[4] .INIT=4'h8;
// @37:114
  CFG2 \ClkDiv_3[5]  (
	.A(un3_clkdivlto8_0),
	.B(un6_clkdiv_cry_5_S_0),
	.Y(ClkDiv_3_Z[5])
);
defparam \ClkDiv_3[5] .INIT=4'h8;
// @37:114
  CFG2 \ClkDiv_3[6]  (
	.A(un3_clkdivlto8_0),
	.B(un6_clkdiv_cry_6_S_0),
	.Y(ClkDiv_3_Z[6])
);
defparam \ClkDiv_3[6] .INIT=4'h8;
// @37:114
  CFG2 \ClkDiv_3[7]  (
	.A(un3_clkdivlto8_0),
	.B(un6_clkdiv_cry_7_S_0),
	.Y(ClkDiv_3_Z[7])
);
defparam \ClkDiv_3[7] .INIT=4'h8;
// @37:114
  CFG2 \ClkDiv_3[8]  (
	.A(un3_clkdivlto8_0),
	.B(un6_clkdiv_s_8_S_0),
	.Y(ClkDiv_3_Z[8])
);
defparam \ClkDiv_3[8] .INIT=4'h8;
// @37:114
  CFG3 Mosi_i_7_i_m2 (
	.A(un3_clkdivlto8_0),
	.B(N_386),
	.C(DacBSetpointToWrite[23]),
	.Y(N_1924)
);
defparam Mosi_i_7_i_m2.INIT=8'hE4;
// @37:114
  CFG3 \SpiBitPos_6_1.SUM_i_o2[1]  (
	.A(SpiBitPos_Z[0]),
	.B(SUM_i_o2_0_0[1]),
	.C(un3_clkdivlto8_0),
	.Y(N_5329)
);
defparam \SpiBitPos_6_1.SUM_i_o2[1] .INIT=8'hFE;
// @32:47
  CFG4 \un1_Mosi_i_0_sqmuxa_1_i_a2[0]  (
	.A(SckB_c),
	.B(SpiXferCompleteOut),
	.C(un3_clkdivlto8_0),
	.D(N_1870_li),
	.Y(N_5279)
);
defparam \un1_Mosi_i_0_sqmuxa_1_i_a2[0] .INIT=16'h0001;
// @32:47
  CFG4 \un1_Mosi_i_0_sqmuxa_1_i_0[0]  (
	.A(un3_clkdivlto8_0),
	.B(N_5279),
	.C(un1_Mosi_i_0_sqmuxa_1_i_a2_0_1_Z[0]),
	.D(N_5399),
	.Y(N_1055)
);
defparam \un1_Mosi_i_0_sqmuxa_1_i_0[0] .INIT=16'hECCC;
// @37:89
  CFG4 Sck_i_RNO (
	.A(SckB_c),
	.B(SpiXferCompleteOut),
	.C(un3_clkdivlto8_0),
	.D(N_1870_li),
	.Y(N_1912_i_i)
);
defparam Sck_i_RNO.INIT=16'hAAA9;
// @37:89
  CFG4 \SpiBitPos_6_1.N_142_i  (
	.A(SUM_i_o2_0_0[1]),
	.B(SpiBitPos_Z[0]),
	.C(un3_clkdivlto8_0),
	.D(N_1870_li),
	.Y(N_142_i)
);
defparam \SpiBitPos_6_1.N_142_i .INIT=16'h00C9;
// @37:114
  CFG4 \SpiBitPos_6_1.SUM_0[3]  (
	.A(SpiBitPos_Z[2]),
	.B(N_5330),
	.C(SpiBitPos_Z[3]),
	.D(SpiBitPos_Z[4]),
	.Y(SpiBitPos_6[3])
);
defparam \SpiBitPos_6_1.SUM_0[3] .INIT=16'hE1E0;
// @37:89
  CFG3 \SpiBitPos_6_1.N_137_i  (
	.A(SpiBitPos_Z[1]),
	.B(N_418),
	.C(N_5329),
	.Y(N_137_i)
);
defparam \SpiBitPos_6_1.N_137_i .INIT=8'h21;
// @37:89
  CFG4 \SpiBitPos_6_1.N_135_i  (
	.A(SpiBitPos_Z[2]),
	.B(N_5330),
	.C(SpiBitPos_Z[3]),
	.D(SpiBitPos_Z[4]),
	.Y(N_135_i)
);
defparam \SpiBitPos_6_1.N_135_i .INIT=16'hFE00;
// @37:89
  CFG4 \SpiBitPos_6_1.N_139_i  (
	.A(SpiBitPos_Z[2]),
	.B(N_5330),
	.C(SpiBitPos_Z[3]),
	.D(SpiBitPos_Z[4]),
	.Y(N_139_i)
);
defparam \SpiBitPos_6_1.N_139_i .INIT=16'h9998;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_0 */

module SpiDacPorts_work_dmmainports_dmmain_0layer1_5 (
  DacBSetpointToWrite,
  N_947_i_set,
  MosiB_c,
  un1_rst_3_i,
  N_1055,
  N_947_i,
  SckB_c,
  TP8_c,
  LastWriteDac,
  un1_SpiRst_0_sqmuxa_1_i,
  N_408,
  DacBSetpointWritten,
  SpiRst_1z,
  SpiXferCompleteOut,
  LastSpiXferComplete_1z,
  N_103,
  N_1859_i_i,
  FCCC_C0_0_GL0,
  shot_i_arst_i
)
;
input [23:0] DacBSetpointToWrite ;
input N_947_i_set ;
output MosiB_c ;
input un1_rst_3_i ;
output N_1055 ;
input N_947_i ;
output SckB_c ;
input TP8_c ;
input LastWriteDac ;
input un1_SpiRst_0_sqmuxa_1_i ;
input N_408 ;
output DacBSetpointWritten ;
output SpiRst_1z ;
output SpiXferCompleteOut ;
output LastSpiXferComplete_1z ;
input N_103 ;
input N_1859_i_i ;
input FCCC_C0_0_GL0 ;
input shot_i_arst_i ;
wire N_947_i_set ;
wire MosiB_c ;
wire un1_rst_3_i ;
wire N_1055 ;
wire N_947_i ;
wire SckB_c ;
wire TP8_c ;
wire LastWriteDac ;
wire un1_SpiRst_0_sqmuxa_1_i ;
wire N_408 ;
wire DacBSetpointWritten ;
wire SpiRst_1z ;
wire SpiXferCompleteOut ;
wire LastSpiXferComplete_1z ;
wire N_103 ;
wire N_1859_i_i ;
wire FCCC_C0_0_GL0 ;
wire shot_i_arst_i ;
wire SpiRst_rep_Z ;
wire GND ;
wire VCC ;
wire SpiRst_arst ;
wire SpiRst_arst_i ;
wire N_87_i ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
// @43:145
  SLE SpiRst_rep (
	.Q(SpiRst_rep_Z),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1859_i_i),
	.EN(N_103),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  CLKINT SpiRst_rep_RNIR0CA (
	.Y(SpiRst_arst),
	.A(SpiRst_rep_Z)
);
  CFG1 SpiRst_rep_RNIR0CA_0 (
	.A(SpiRst_arst),
	.Y(SpiRst_arst_i)
);
defparam SpiRst_rep_RNIR0CA_0.INIT=2'h1;
// @43:145
  SLE LastSpiXferComplete (
	.Q(LastSpiXferComplete_1z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiXferCompleteOut),
	.EN(N_87_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:145
  SLE SpiRst (
	.Q(SpiRst_1z),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1859_i_i),
	.EN(N_103),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:145
  SLE TransferComplete (
	.Q(DacBSetpointWritten),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_408),
	.EN(un1_SpiRst_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:145
  CFG4 LastSpiXferComplete_RNO (
	.A(LastWriteDac),
	.B(TP8_c),
	.C(LastSpiXferComplete_1z),
	.D(SpiXferCompleteOut),
	.Y(N_87_i)
);
defparam LastSpiXferComplete_RNO.INIT=16'h0990;
// @43:115
  SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_0 Spi (
	.DacBSetpointToWrite(DacBSetpointToWrite[23:0]),
	.SpiXferCompleteOut(SpiXferCompleteOut),
	.SckB_c(SckB_c),
	.SpiRst_arst_i(SpiRst_arst_i),
	.N_947_i(N_947_i),
	.N_1055(N_1055),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.un1_rst_3_i(un1_rst_3_i),
	.MosiB_c(MosiB_c),
	.N_947_i_set(N_947_i_set)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiDacPorts_work_dmmainports_dmmain_0layer1_5 */

module SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_1 (
  DacCSetpointToWrite,
  SpiRst,
  SpiXferCompleteOut,
  SckC_c,
  SpiRst_arst_i,
  N_1047,
  FCCC_C0_0_GL0,
  MosiC_c,
  N_4290_i_set,
  N_4290_i_i
)
;
input [23:0] DacCSetpointToWrite ;
input SpiRst ;
output SpiXferCompleteOut ;
output SckC_c ;
input SpiRst_arst_i ;
output N_1047 ;
input FCCC_C0_0_GL0 ;
output MosiC_c ;
input N_4290_i_set ;
output N_4290_i_i ;
wire SpiRst ;
wire SpiXferCompleteOut ;
wire SckC_c ;
wire SpiRst_arst_i ;
wire N_1047 ;
wire FCCC_C0_0_GL0 ;
wire MosiC_c ;
wire N_4290_i_set ;
wire N_4290_i_i ;
wire [8:0] ClkDiv_Z;
wire [0:0] ClkDiv_i;
wire [4:0] SpiBitPos_Z;
wire [3:3] SpiBitPos_6;
wire [23:0] DataToMosi_i_Z;
wire [8:2] ClkDiv_3_Z;
wire [0:0] un1_Mosi_i_0_sqmuxa_1_i_a2_0_1_Z;
wire DataToMosiLatched_Z ;
wire DataToMosiLatched_i ;
wire N_4290_i_Z ;
wire un1_rst_3_rs_1 ;
wire MosiC_crs ;
wire VCC ;
wire un1_rst_3_i ;
wire N_1923 ;
wire GND ;
wire N_124_i ;
wire N_129_i ;
wire N_1913_i_i ;
wire XferComplete_ice_1 ;
wire N_5322_i ;
wire N_126_i ;
wire un6_clkdiv_cry_3_S_1 ;
wire un6_clkdiv_cry_1_S_1 ;
wire un6_clkdiv_s_1_357_FCO ;
wire un6_clkdiv_s_1_357_S ;
wire un6_clkdiv_s_1_357_Y ;
wire un6_clkdiv_cry_1_Z ;
wire un6_clkdiv_cry_1_Y_1 ;
wire un6_clkdiv_cry_2_Z ;
wire un6_clkdiv_cry_2_S_1 ;
wire un6_clkdiv_cry_2_Y_1 ;
wire un6_clkdiv_cry_3_Z ;
wire un6_clkdiv_cry_3_Y_1 ;
wire un6_clkdiv_cry_4_Z ;
wire un6_clkdiv_cry_4_S_1 ;
wire un6_clkdiv_cry_4_Y_1 ;
wire un6_clkdiv_cry_5_Z ;
wire un6_clkdiv_cry_5_S_1 ;
wire un6_clkdiv_cry_5_Y_1 ;
wire un6_clkdiv_cry_6_Z ;
wire un6_clkdiv_cry_6_S_1 ;
wire un6_clkdiv_cry_6_Y_1 ;
wire un6_clkdiv_s_8_FCO_1 ;
wire un6_clkdiv_s_8_S_1 ;
wire un6_clkdiv_s_8_Y_1 ;
wire un6_clkdiv_cry_7_Z ;
wire un6_clkdiv_cry_7_S_1 ;
wire un6_clkdiv_cry_7_Y_1 ;
wire Mosi_i_3_23_i_m2_1_0_co1 ;
wire Mosi_i_3_23_i_m2_1_wmux_0_S_1 ;
wire Mosi_i_3_23_i_m2_1_wmux_0_Y_1 ;
wire N_348 ;
wire N_5854 ;
wire Mosi_i_3_23_i_m2_1_0_y0 ;
wire Mosi_i_3_23_i_m2_1_0_co0 ;
wire Mosi_i_3_23_i_m2_1_wmux_S_1 ;
wire N_5847 ;
wire N_345 ;
wire Mosi_i_3_5_i_m2_1_0_co1 ;
wire Mosi_i_3_5_i_m2_1_wmux_0_S_0 ;
wire Mosi_i_3_5_i_m2_1_0_y0 ;
wire Mosi_i_3_5_i_m2_1_0_co0 ;
wire Mosi_i_3_5_i_m2_1_wmux_S_0 ;
wire Mosi_i_3_18_i_m2_2_wmux_3_FCO_2 ;
wire Mosi_i_3_18_i_m2_2_wmux_3_S_2 ;
wire N_358 ;
wire Mosi_i_3_18_i_m2_2_0_y1 ;
wire Mosi_i_3_18_i_m2_2_0_y3 ;
wire Mosi_i_3_18_i_m2_2_co1_0 ;
wire Mosi_i_3_18_i_m2_2_wmux_2_S_2 ;
wire Mosi_i_3_18_i_m2_2_y0_0 ;
wire Mosi_i_3_18_i_m2_2_co0_0 ;
wire Mosi_i_3_18_i_m2_2_wmux_1_S_2 ;
wire Mosi_i_3_18_i_m2_2_0_co1 ;
wire Mosi_i_3_18_i_m2_2_wmux_0_S_2 ;
wire Mosi_i_3_18_i_m2_2_0_y0 ;
wire Mosi_i_3_18_i_m2_2_0_co0 ;
wire Mosi_i_3_18_i_m2_2_wmux_S_2 ;
wire Mosi_i_3_23_i_m2_2_0_1_Z ;
wire Mosi_i_3_23_i_m2_2_2 ;
wire Mosi_i_3_21_i_m2_1_Z ;
wire N_363 ;
wire N_5400 ;
wire un3_clkdivlt8 ;
wire un3_clkdivlto8_2_Z ;
wire N_5847_2 ;
wire N_348_1 ;
wire un3_clkdivlto8_3_Z ;
wire N_1869_li ;
wire N_5325 ;
wire N_5331 ;
wire N_5272 ;
wire N_1902 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
  CFG1 \ClkDiv_RNO[0]  (
	.A(ClkDiv_Z[0]),
	.Y(ClkDiv_i[0])
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
  CFG1 DataToMosiLatched_RNILS31 (
	.A(DataToMosiLatched_Z),
	.Y(DataToMosiLatched_i)
);
defparam DataToMosiLatched_RNILS31.INIT=2'h1;
  CFG1 N_4290_i_i_0 (
	.A(N_4290_i_Z),
	.Y(N_4290_i_i)
);
defparam N_4290_i_i_0.INIT=2'h1;
  CFG3 un1_rst_3_rs_RNIJR76 (
	.A(N_4290_i_set),
	.B(un1_rst_3_rs_1),
	.C(MosiC_crs),
	.Y(MosiC_c)
);
defparam un1_rst_3_rs_RNIJR76.INIT=8'hF8;
// @37:89
  SLE Mosi_i (
	.Q(MosiC_crs),
	.ADn(VCC),
	.ALn(un1_rst_3_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1923),
	.EN(N_1047),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_3_rs (
	.Q(un1_rst_3_rs_1),
	.ADn(VCC),
	.ALn(un1_rst_3_i),
	.CLK(N_4290_i_Z),
	.D(VCC),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE DataToMosiLatched (
	.Q(DataToMosiLatched_Z),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \SpiBitPos[1]  (
	.Q(SpiBitPos_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_124_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \SpiBitPos[0]  (
	.Q(SpiBitPos_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_129_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE Sck_i (
	.Q(SckC_c),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1913_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE XferComplete_i (
	.Q(SpiXferCompleteOut),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(XferComplete_ice_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \SpiBitPos[4]  (
	.Q(SpiBitPos_Z[4]),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_5322_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \SpiBitPos[3]  (
	.Q(SpiBitPos_Z[3]),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \SpiBitPos[2]  (
	.Q(SpiBitPos_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_126_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[1]  (
	.Q(DataToMosi_i_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[1]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[0]  (
	.Q(DataToMosi_i_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[0]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[16]  (
	.Q(DataToMosi_i_Z[16]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[16]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[15]  (
	.Q(DataToMosi_i_Z[15]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[15]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[14]  (
	.Q(DataToMosi_i_Z[14]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[14]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[13]  (
	.Q(DataToMosi_i_Z[13]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[13]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[12]  (
	.Q(DataToMosi_i_Z[12]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[12]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[11]  (
	.Q(DataToMosi_i_Z[11]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[11]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[10]  (
	.Q(DataToMosi_i_Z[10]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[10]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[9]  (
	.Q(DataToMosi_i_Z[9]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[9]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[8]  (
	.Q(DataToMosi_i_Z[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[8]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[7]  (
	.Q(DataToMosi_i_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[7]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[6]  (
	.Q(DataToMosi_i_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[6]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[5]  (
	.Q(DataToMosi_i_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[5]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[4]  (
	.Q(DataToMosi_i_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[4]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[3]  (
	.Q(DataToMosi_i_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[3]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[2]  (
	.Q(DataToMosi_i_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[2]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un6_clkdiv_cry_3_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un6_clkdiv_cry_1_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[23]  (
	.Q(DataToMosi_i_Z[23]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[23]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[22]  (
	.Q(DataToMosi_i_Z[22]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[22]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[21]  (
	.Q(DataToMosi_i_Z[21]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[21]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[20]  (
	.Q(DataToMosi_i_Z[20]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[20]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[19]  (
	.Q(DataToMosi_i_Z[19]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[19]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[18]  (
	.Q(DataToMosi_i_Z[18]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[18]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[17]  (
	.Q(DataToMosi_i_Z[17]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[17]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[8]  (
	.Q(ClkDiv_Z[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:116
  ARI1 un6_clkdiv_s_1_357 (
	.FCO(un6_clkdiv_s_1_357_FCO),
	.S(un6_clkdiv_s_1_357_S),
	.Y(un6_clkdiv_s_1_357_Y),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un6_clkdiv_s_1_357.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_1 (
	.FCO(un6_clkdiv_cry_1_Z),
	.S(un6_clkdiv_cry_1_S_1),
	.Y(un6_clkdiv_cry_1_Y_1),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_s_1_357_FCO)
);
defparam un6_clkdiv_cry_1.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_2 (
	.FCO(un6_clkdiv_cry_2_Z),
	.S(un6_clkdiv_cry_2_S_1),
	.Y(un6_clkdiv_cry_2_Y_1),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_1_Z)
);
defparam un6_clkdiv_cry_2.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_3 (
	.FCO(un6_clkdiv_cry_3_Z),
	.S(un6_clkdiv_cry_3_S_1),
	.Y(un6_clkdiv_cry_3_Y_1),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_2_Z)
);
defparam un6_clkdiv_cry_3.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_4 (
	.FCO(un6_clkdiv_cry_4_Z),
	.S(un6_clkdiv_cry_4_S_1),
	.Y(un6_clkdiv_cry_4_Y_1),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_3_Z)
);
defparam un6_clkdiv_cry_4.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_5 (
	.FCO(un6_clkdiv_cry_5_Z),
	.S(un6_clkdiv_cry_5_S_1),
	.Y(un6_clkdiv_cry_5_Y_1),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_4_Z)
);
defparam un6_clkdiv_cry_5.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_6 (
	.FCO(un6_clkdiv_cry_6_Z),
	.S(un6_clkdiv_cry_6_S_1),
	.Y(un6_clkdiv_cry_6_Y_1),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_5_Z)
);
defparam un6_clkdiv_cry_6.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_s_8 (
	.FCO(un6_clkdiv_s_8_FCO_1),
	.S(un6_clkdiv_s_8_S_1),
	.Y(un6_clkdiv_s_8_Y_1),
	.B(ClkDiv_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_7_Z)
);
defparam un6_clkdiv_s_8.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_7 (
	.FCO(un6_clkdiv_cry_7_Z),
	.S(un6_clkdiv_cry_7_S_1),
	.Y(un6_clkdiv_cry_7_Y_1),
	.B(ClkDiv_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_6_Z)
);
defparam un6_clkdiv_cry_7.INIT=20'h4AA00;
// @37:133
  ARI1 Mosi_i_3_23_i_m2_1_wmux_0 (
	.FCO(Mosi_i_3_23_i_m2_1_0_co1),
	.S(Mosi_i_3_23_i_m2_1_wmux_0_S_1),
	.Y(Mosi_i_3_23_i_m2_1_wmux_0_Y_1),
	.B(SpiBitPos_Z[3]),
	.C(N_348),
	.D(N_5854),
	.A(Mosi_i_3_23_i_m2_1_0_y0),
	.FCI(Mosi_i_3_23_i_m2_1_0_co0)
);
defparam Mosi_i_3_23_i_m2_1_wmux_0.INIT=20'h0F588;
// @37:133
  ARI1 Mosi_i_3_23_i_m2_1_0_wmux (
	.FCO(Mosi_i_3_23_i_m2_1_0_co0),
	.S(Mosi_i_3_23_i_m2_1_wmux_S_1),
	.Y(Mosi_i_3_23_i_m2_1_0_y0),
	.B(SpiBitPos_Z[3]),
	.C(N_5847),
	.D(N_345),
	.A(SpiBitPos_Z[1]),
	.FCI(VCC)
);
defparam Mosi_i_3_23_i_m2_1_0_wmux.INIT=20'h0FA44;
// @37:133
  ARI1 Mosi_i_3_5_i_m2_1_wmux_0 (
	.FCO(Mosi_i_3_5_i_m2_1_0_co1),
	.S(Mosi_i_3_5_i_m2_1_wmux_0_S_0),
	.Y(N_345),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[5]),
	.D(DataToMosi_i_Z[21]),
	.A(Mosi_i_3_5_i_m2_1_0_y0),
	.FCI(Mosi_i_3_5_i_m2_1_0_co0)
);
defparam Mosi_i_3_5_i_m2_1_wmux_0.INIT=20'h0F588;
// @37:133
  ARI1 Mosi_i_3_5_i_m2_1_0_wmux (
	.FCO(Mosi_i_3_5_i_m2_1_0_co0),
	.S(Mosi_i_3_5_i_m2_1_wmux_S_0),
	.Y(Mosi_i_3_5_i_m2_1_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[1]),
	.D(DataToMosi_i_Z[17]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam Mosi_i_3_5_i_m2_1_0_wmux.INIT=20'h0FA44;
  ARI1 Mosi_i_3_18_i_m2_2_wmux_3 (
	.FCO(Mosi_i_3_18_i_m2_2_wmux_3_FCO_2),
	.S(Mosi_i_3_18_i_m2_2_wmux_3_S_2),
	.Y(N_358),
	.B(Mosi_i_3_18_i_m2_2_0_y1),
	.C(SpiBitPos_Z[1]),
	.D(VCC),
	.A(Mosi_i_3_18_i_m2_2_0_y3),
	.FCI(Mosi_i_3_18_i_m2_2_co1_0)
);
defparam Mosi_i_3_18_i_m2_2_wmux_3.INIT=20'h0EC2C;
  ARI1 Mosi_i_3_18_i_m2_2_wmux_2 (
	.FCO(Mosi_i_3_18_i_m2_2_co1_0),
	.S(Mosi_i_3_18_i_m2_2_wmux_2_S_2),
	.Y(Mosi_i_3_18_i_m2_2_0_y3),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[6]),
	.D(DataToMosi_i_Z[22]),
	.A(Mosi_i_3_18_i_m2_2_y0_0),
	.FCI(Mosi_i_3_18_i_m2_2_co0_0)
);
defparam Mosi_i_3_18_i_m2_2_wmux_2.INIT=20'h0F588;
  ARI1 Mosi_i_3_18_i_m2_2_wmux_1 (
	.FCO(Mosi_i_3_18_i_m2_2_co0_0),
	.S(Mosi_i_3_18_i_m2_2_wmux_1_S_2),
	.Y(Mosi_i_3_18_i_m2_2_y0_0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[2]),
	.D(DataToMosi_i_Z[18]),
	.A(SpiBitPos_Z[4]),
	.FCI(Mosi_i_3_18_i_m2_2_0_co1)
);
defparam Mosi_i_3_18_i_m2_2_wmux_1.INIT=20'h0FA44;
  ARI1 Mosi_i_3_18_i_m2_2_wmux_0 (
	.FCO(Mosi_i_3_18_i_m2_2_0_co1),
	.S(Mosi_i_3_18_i_m2_2_wmux_0_S_2),
	.Y(Mosi_i_3_18_i_m2_2_0_y1),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[4]),
	.D(DataToMosi_i_Z[20]),
	.A(Mosi_i_3_18_i_m2_2_0_y0),
	.FCI(Mosi_i_3_18_i_m2_2_0_co0)
);
defparam Mosi_i_3_18_i_m2_2_wmux_0.INIT=20'h0F588;
  ARI1 Mosi_i_3_18_i_m2_2_0_wmux (
	.FCO(Mosi_i_3_18_i_m2_2_0_co0),
	.S(Mosi_i_3_18_i_m2_2_wmux_S_2),
	.Y(Mosi_i_3_18_i_m2_2_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[0]),
	.D(DataToMosi_i_Z[16]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam Mosi_i_3_18_i_m2_2_0_wmux.INIT=20'h0FA44;
// @37:133
  CFG3 Mosi_i_3_23_i_m2_2_0 (
	.A(Mosi_i_3_23_i_m2_2_0_1_Z),
	.B(N_358),
	.C(SpiBitPos_Z[3]),
	.Y(Mosi_i_3_23_i_m2_2_2)
);
defparam Mosi_i_3_23_i_m2_2_0.INIT=8'h5C;
// @37:133
  CFG4 Mosi_i_3_23_i_m2_2_0_1 (
	.A(DataToMosi_i_Z[10]),
	.B(DataToMosi_i_Z[14]),
	.C(Mosi_i_3_21_i_m2_1_Z),
	.D(SpiBitPos_Z[1]),
	.Y(Mosi_i_3_23_i_m2_2_0_1_Z)
);
defparam Mosi_i_3_23_i_m2_2_0_1.INIT=16'h350F;
  CFG3 Mosi_i_7_i_m2_RNO (
	.A(Mosi_i_3_23_i_m2_1_wmux_0_Y_1),
	.B(SpiBitPos_Z[0]),
	.C(Mosi_i_3_23_i_m2_2_2),
	.Y(N_363)
);
defparam Mosi_i_7_i_m2_RNO.INIT=8'hE2;
// @37:133
  CFG4 Mosi_i_3_21_i_m2_1 (
	.A(DataToMosi_i_Z[8]),
	.B(DataToMosi_i_Z[12]),
	.C(SpiBitPos_Z[2]),
	.D(SpiBitPos_Z[1]),
	.Y(Mosi_i_3_21_i_m2_1_Z)
);
defparam Mosi_i_3_21_i_m2_1.INIT=16'hF0CA;
// @37:131
  CFG2 un5_xfercomplete_ilto4_1_i_a2 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[0]),
	.Y(N_5400)
);
defparam un5_xfercomplete_ilto4_1_i_a2.INIT=4'h1;
// @37:89
  CFG2 un1_rst_3_0_a3_0_a2 (
	.A(DacCSetpointToWrite[23]),
	.B(SpiRst),
	.Y(un1_rst_3_i)
);
defparam un1_rst_3_0_a3_0_a2.INIT=4'hB;
// @37:133
  CFG3 Mosi_i_3_9_i_m2 (
	.A(DataToMosi_i_Z[9]),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[13]),
	.Y(N_5854)
);
defparam Mosi_i_3_9_i_m2.INIT=8'hE2;
// @32:47
  CFG3 \un1_Mosi_i_0_sqmuxa_1_i_a2_0_1[0]  (
	.A(SpiBitPos_Z[4]),
	.B(SpiBitPos_Z[2]),
	.C(SpiBitPos_Z[3]),
	.Y(un1_Mosi_i_0_sqmuxa_1_i_a2_0_1_Z[0])
);
defparam \un1_Mosi_i_0_sqmuxa_1_i_a2_0_1[0] .INIT=8'h20;
// @37:114
  CFG4 un3_clkdivlto3 (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_Z[1]),
	.D(ClkDiv_Z[0]),
	.Y(un3_clkdivlt8)
);
defparam un3_clkdivlto3.INIT=16'h0111;
// @37:114
  CFG3 un3_clkdivlto8_2 (
	.A(ClkDiv_Z[6]),
	.B(ClkDiv_Z[5]),
	.C(ClkDiv_Z[4]),
	.Y(un3_clkdivlto8_2_Z)
);
defparam un3_clkdivlto8_2.INIT=8'h7F;
// @43:115
  CFG2 N_4290_i (
	.A(DacCSetpointToWrite[23]),
	.B(SpiRst),
	.Y(N_4290_i_Z)
);
defparam N_4290_i.INIT=4'h8;
// @37:133
  CFG4 Mosi_i_3_2_i_m2_2_0 (
	.A(DataToMosi_i_Z[19]),
	.B(DataToMosi_i_Z[3]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_5847_2)
);
defparam Mosi_i_3_2_i_m2_2_0.INIT=16'hAC00;
// @37:133
  CFG4 Mosi_i_3_8_i_m2_1_0 (
	.A(DataToMosi_i_Z[23]),
	.B(DataToMosi_i_Z[7]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_348_1)
);
defparam Mosi_i_3_8_i_m2_1_0.INIT=16'h00AC;
// @37:114
  CFG3 un3_clkdivlto8_3 (
	.A(ClkDiv_Z[7]),
	.B(un3_clkdivlt8),
	.C(ClkDiv_Z[8]),
	.Y(un3_clkdivlto8_3_Z)
);
defparam un3_clkdivlto8_3.INIT=8'hDF;
// @37:131
  CFG4 un5_xfercomplete_ilto4_i_i2_0_a2 (
	.A(SpiBitPos_Z[2]),
	.B(N_5400),
	.C(SpiBitPos_Z[3]),
	.D(SpiBitPos_Z[4]),
	.Y(N_1869_li)
);
defparam un5_xfercomplete_ilto4_i_i2_0_a2.INIT=16'h0004;
// @37:133
  CFG3 Mosi_i_3_2_i_m2 (
	.A(DataToMosi_i_Z[15]),
	.B(SpiBitPos_Z[2]),
	.C(N_5847_2),
	.Y(N_5847)
);
defparam Mosi_i_3_2_i_m2.INIT=8'hF2;
// @37:133
  CFG3 Mosi_i_3_8_i_m2 (
	.A(DataToMosi_i_Z[11]),
	.B(SpiBitPos_Z[2]),
	.C(N_348_1),
	.Y(N_348)
);
defparam Mosi_i_3_8_i_m2.INIT=8'hF8;
// @37:114
  CFG4 \SpiBitPos_6_1.SUM_i_o2_0[1]  (
	.A(SpiXferCompleteOut),
	.B(SckC_c),
	.C(un3_clkdivlto8_2_Z),
	.D(un3_clkdivlto8_3_Z),
	.Y(N_5325)
);
defparam \SpiBitPos_6_1.SUM_i_o2_0[1] .INIT=16'hFFFB;
// @37:114
  CFG3 \SpiBitPos_6_1.SUM_0_o2_0[3]  (
	.A(SpiBitPos_Z[0]),
	.B(SpiBitPos_Z[1]),
	.C(N_5325),
	.Y(N_5331)
);
defparam \SpiBitPos_6_1.SUM_0_o2_0[3] .INIT=8'hFE;
// @37:89
  CFG4 XferComplete_ice (
	.A(N_1869_li),
	.B(un3_clkdivlto8_3_Z),
	.C(SckC_c),
	.D(un3_clkdivlto8_2_Z),
	.Y(XferComplete_ice_1)
);
defparam XferComplete_ice.INIT=16'h0002;
// @32:47
  CFG4 \un1_Mosi_i_0_sqmuxa_1_i_a2_0[0]  (
	.A(un3_clkdivlto8_2_Z),
	.B(un3_clkdivlto8_3_Z),
	.C(N_5400),
	.D(un1_Mosi_i_0_sqmuxa_1_i_a2_0_1_Z[0]),
	.Y(N_5272)
);
defparam \un1_Mosi_i_0_sqmuxa_1_i_a2_0[0] .INIT=16'hE000;
// @32:47
  CFG4 \un1_Mosi_i_0_sqmuxa_1_i_o2[0]  (
	.A(SpiXferCompleteOut),
	.B(un3_clkdivlto8_2_Z),
	.C(N_1869_li),
	.D(un3_clkdivlto8_3_Z),
	.Y(N_1902)
);
defparam \un1_Mosi_i_0_sqmuxa_1_i_o2[0] .INIT=16'hFFFE;
// @37:114
  CFG3 \ClkDiv_3[2]  (
	.A(un3_clkdivlto8_3_Z),
	.B(un6_clkdiv_cry_2_S_1),
	.C(un3_clkdivlto8_2_Z),
	.Y(ClkDiv_3_Z[2])
);
defparam \ClkDiv_3[2] .INIT=8'hC8;
// @37:114
  CFG3 \ClkDiv_3[4]  (
	.A(un3_clkdivlto8_3_Z),
	.B(un6_clkdiv_cry_4_S_1),
	.C(un3_clkdivlto8_2_Z),
	.Y(ClkDiv_3_Z[4])
);
defparam \ClkDiv_3[4] .INIT=8'hC8;
// @37:114
  CFG3 \ClkDiv_3[5]  (
	.A(un3_clkdivlto8_3_Z),
	.B(un6_clkdiv_cry_5_S_1),
	.C(un3_clkdivlto8_2_Z),
	.Y(ClkDiv_3_Z[5])
);
defparam \ClkDiv_3[5] .INIT=8'hC8;
// @37:114
  CFG3 \ClkDiv_3[6]  (
	.A(un3_clkdivlto8_3_Z),
	.B(un6_clkdiv_cry_6_S_1),
	.C(un3_clkdivlto8_2_Z),
	.Y(ClkDiv_3_Z[6])
);
defparam \ClkDiv_3[6] .INIT=8'hC8;
// @37:114
  CFG3 \ClkDiv_3[7]  (
	.A(un3_clkdivlto8_3_Z),
	.B(un6_clkdiv_cry_7_S_1),
	.C(un3_clkdivlto8_2_Z),
	.Y(ClkDiv_3_Z[7])
);
defparam \ClkDiv_3[7] .INIT=8'hC8;
// @37:114
  CFG3 \ClkDiv_3[8]  (
	.A(un3_clkdivlto8_3_Z),
	.B(un6_clkdiv_s_8_S_1),
	.C(un3_clkdivlto8_2_Z),
	.Y(ClkDiv_3_Z[8])
);
defparam \ClkDiv_3[8] .INIT=8'hC8;
// @37:114
  CFG4 Mosi_i_7_i_m2 (
	.A(un3_clkdivlto8_2_Z),
	.B(DacCSetpointToWrite[23]),
	.C(N_363),
	.D(un3_clkdivlto8_3_Z),
	.Y(N_1923)
);
defparam Mosi_i_7_i_m2.INIT=16'hCCD8;
// @32:47
  CFG3 \un1_Mosi_i_0_sqmuxa_1_i_0[0]  (
	.A(SckC_c),
	.B(N_5272),
	.C(N_1902),
	.Y(N_1047)
);
defparam \un1_Mosi_i_0_sqmuxa_1_i_0[0] .INIT=8'hCD;
// @37:89
  CFG3 \SpiBitPos_6_1.N_129_i  (
	.A(SpiBitPos_Z[0]),
	.B(N_1869_li),
	.C(N_5325),
	.Y(N_129_i)
);
defparam \SpiBitPos_6_1.N_129_i .INIT=8'h21;
// @37:89
  CFG2 Sck_i_RNO (
	.A(N_1902),
	.B(SckC_c),
	.Y(N_1913_i_i)
);
defparam Sck_i_RNO.INIT=4'h9;
// @37:114
  CFG4 \SpiBitPos_6_1.SUM_0[3]  (
	.A(SpiBitPos_Z[2]),
	.B(N_5331),
	.C(SpiBitPos_Z[3]),
	.D(SpiBitPos_Z[4]),
	.Y(SpiBitPos_6[3])
);
defparam \SpiBitPos_6_1.SUM_0[3] .INIT=16'hE1E0;
// @37:89
  CFG4 \SpiBitPos_6_1.N_124_i  (
	.A(SpiBitPos_Z[0]),
	.B(SpiBitPos_Z[1]),
	.C(N_1869_li),
	.D(N_5325),
	.Y(N_124_i)
);
defparam \SpiBitPos_6_1.N_124_i .INIT=16'h0C09;
// @37:89
  CFG4 \SpiBitPos_6_1.N_5322_i  (
	.A(SpiBitPos_Z[2]),
	.B(N_5331),
	.C(SpiBitPos_Z[3]),
	.D(SpiBitPos_Z[4]),
	.Y(N_5322_i)
);
defparam \SpiBitPos_6_1.N_5322_i .INIT=16'hFE00;
// @37:89
  CFG4 \SpiBitPos_6_1.N_126_i  (
	.A(SpiBitPos_Z[2]),
	.B(N_5331),
	.C(SpiBitPos_Z[3]),
	.D(SpiBitPos_Z[4]),
	.Y(N_126_i)
);
defparam \SpiBitPos_6_1.N_126_i .INIT=16'h9998;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_1 */

module SpiDacPorts_work_dmmainports_dmmain_0layer1_6 (
  DacCSetpointToWrite,
  N_4290_i_i,
  N_4290_i_set,
  MosiC_c,
  N_1047,
  SckC_c,
  TP8_c,
  LastWriteDac,
  un1_SpiRst_0_sqmuxa_1_i,
  SpiRst_0_sqmuxa_2,
  DacCSetpointWritten,
  SpiRst_1z,
  SpiXferCompleteOut,
  LastSpiXferComplete_1z,
  N_99,
  N_1859_i_i,
  FCCC_C0_0_GL0,
  shot_i_arst_i
)
;
input [23:0] DacCSetpointToWrite ;
output N_4290_i_i ;
input N_4290_i_set ;
output MosiC_c ;
output N_1047 ;
output SckC_c ;
input TP8_c ;
input LastWriteDac ;
input un1_SpiRst_0_sqmuxa_1_i ;
input SpiRst_0_sqmuxa_2 ;
output DacCSetpointWritten ;
output SpiRst_1z ;
output SpiXferCompleteOut ;
output LastSpiXferComplete_1z ;
input N_99 ;
input N_1859_i_i ;
input FCCC_C0_0_GL0 ;
input shot_i_arst_i ;
wire N_4290_i_i ;
wire N_4290_i_set ;
wire MosiC_c ;
wire N_1047 ;
wire SckC_c ;
wire TP8_c ;
wire LastWriteDac ;
wire un1_SpiRst_0_sqmuxa_1_i ;
wire SpiRst_0_sqmuxa_2 ;
wire DacCSetpointWritten ;
wire SpiRst_1z ;
wire SpiXferCompleteOut ;
wire LastSpiXferComplete_1z ;
wire N_99 ;
wire N_1859_i_i ;
wire FCCC_C0_0_GL0 ;
wire shot_i_arst_i ;
wire SpiRst_rep_Z ;
wire GND ;
wire VCC ;
wire SpiRst_arst ;
wire SpiRst_arst_i ;
wire N_89_i ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
// @43:145
  SLE SpiRst_rep (
	.Q(SpiRst_rep_Z),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1859_i_i),
	.EN(N_99),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  CLKINT SpiRst_rep_RNISDQA (
	.Y(SpiRst_arst),
	.A(SpiRst_rep_Z)
);
  CFG1 SpiRst_rep_RNISDQA_0 (
	.A(SpiRst_arst),
	.Y(SpiRst_arst_i)
);
defparam SpiRst_rep_RNISDQA_0.INIT=2'h1;
// @43:145
  SLE LastSpiXferComplete (
	.Q(LastSpiXferComplete_1z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiXferCompleteOut),
	.EN(N_89_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:145
  SLE SpiRst (
	.Q(SpiRst_1z),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1859_i_i),
	.EN(N_99),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:145
  SLE TransferComplete (
	.Q(DacCSetpointWritten),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiRst_0_sqmuxa_2),
	.EN(un1_SpiRst_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:145
  CFG4 LastSpiXferComplete_RNO (
	.A(LastWriteDac),
	.B(TP8_c),
	.C(LastSpiXferComplete_1z),
	.D(SpiXferCompleteOut),
	.Y(N_89_i)
);
defparam LastSpiXferComplete_RNO.INIT=16'h0990;
// @43:115
  SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_1 Spi (
	.DacCSetpointToWrite(DacCSetpointToWrite[23:0]),
	.SpiRst(SpiRst_1z),
	.SpiXferCompleteOut(SpiXferCompleteOut),
	.SckC_c(SckC_c),
	.SpiRst_arst_i(SpiRst_arst_i),
	.N_1047(N_1047),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.MosiC_c(MosiC_c),
	.N_4290_i_set(N_4290_i_set),
	.N_4290_i_i(N_4290_i_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiDacPorts_work_dmmainports_dmmain_0layer1_6 */

module SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_2 (
  DacDSetpointToWrite,
  SpiXferCompleteOut,
  SckD_c,
  SpiRst_arst_i,
  N_914_i,
  N_1041,
  FCCC_C0_0_GL0,
  un1_rst_3_i,
  MosiD_c,
  N_914_i_set
)
;
input [23:0] DacDSetpointToWrite ;
output SpiXferCompleteOut ;
output SckD_c ;
input SpiRst_arst_i ;
input N_914_i ;
output N_1041 ;
input FCCC_C0_0_GL0 ;
input un1_rst_3_i ;
output MosiD_c ;
input N_914_i_set ;
wire SpiXferCompleteOut ;
wire SckD_c ;
wire SpiRst_arst_i ;
wire N_914_i ;
wire N_1041 ;
wire FCCC_C0_0_GL0 ;
wire un1_rst_3_i ;
wire MosiD_c ;
wire N_914_i_set ;
wire [8:0] ClkDiv_Z;
wire [0:0] ClkDiv_i;
wire [4:0] SpiBitPos_Z;
wire [3:3] SpiBitPos_6;
wire [23:0] DataToMosi_i_Z;
wire [8:2] ClkDiv_3_Z;
wire [1:1] SUM_i_o2_0_0;
wire [0:0] un1_Mosi_i_0_sqmuxa_1_i_a2_0_1_Z;
wire DataToMosiLatched_Z ;
wire DataToMosiLatched_i ;
wire un1_rst_3_rs_2 ;
wire MosiD_crs ;
wire VCC ;
wire N_1922 ;
wire GND ;
wire N_111_i ;
wire N_5321_i ;
wire N_1914_i_i ;
wire XferComplete_ice_2 ;
wire N_109_i ;
wire N_113_i ;
wire un6_clkdiv_cry_3_S_2 ;
wire un6_clkdiv_cry_1_S_2 ;
wire un6_clkdiv_s_1_358_FCO ;
wire un6_clkdiv_s_1_358_S ;
wire un6_clkdiv_s_1_358_Y ;
wire un6_clkdiv_cry_1_Z ;
wire un6_clkdiv_cry_1_Y_2 ;
wire un6_clkdiv_cry_2_Z ;
wire un6_clkdiv_cry_2_S_2 ;
wire un6_clkdiv_cry_2_Y_2 ;
wire un6_clkdiv_cry_3_Z ;
wire un6_clkdiv_cry_3_Y_2 ;
wire un6_clkdiv_cry_4_Z ;
wire un6_clkdiv_cry_4_S_2 ;
wire un6_clkdiv_cry_4_Y_2 ;
wire un6_clkdiv_cry_5_Z ;
wire un6_clkdiv_cry_5_S_2 ;
wire un6_clkdiv_cry_5_Y_2 ;
wire un6_clkdiv_cry_6_Z ;
wire un6_clkdiv_cry_6_S_2 ;
wire un6_clkdiv_cry_6_Y_2 ;
wire un6_clkdiv_s_8_FCO_2 ;
wire un6_clkdiv_s_8_S_2 ;
wire un6_clkdiv_s_8_Y_2 ;
wire un6_clkdiv_cry_7_Z ;
wire un6_clkdiv_cry_7_S_2 ;
wire un6_clkdiv_cry_7_Y_2 ;
wire Mosi_i_3_23_i_m2_1_0_co1 ;
wire Mosi_i_3_23_i_m2_1_wmux_0_S_3 ;
wire Mosi_i_3_23_i_m2_1_wmux_0_Y_3 ;
wire N_5830 ;
wire N_326 ;
wire Mosi_i_3_23_i_m2_1_0_y0 ;
wire Mosi_i_3_23_i_m2_1_0_co0 ;
wire Mosi_i_3_23_i_m2_1_wmux_S_3 ;
wire N_5824 ;
wire N_5827 ;
wire Mosi_i_3_5_i_m2_1_0_co1 ;
wire Mosi_i_3_5_i_m2_1_wmux_0_S_1 ;
wire Mosi_i_3_5_i_m2_1_0_y0 ;
wire Mosi_i_3_5_i_m2_1_0_co0 ;
wire Mosi_i_3_5_i_m2_1_wmux_S_1 ;
wire Mosi_i_3_18_i_m2_2_wmux_3_FCO_1 ;
wire Mosi_i_3_18_i_m2_2_wmux_3_S_1 ;
wire N_5840 ;
wire Mosi_i_3_18_i_m2_2_0_y1 ;
wire Mosi_i_3_18_i_m2_2_0_y3 ;
wire Mosi_i_3_18_i_m2_2_co1_0 ;
wire Mosi_i_3_18_i_m2_2_wmux_2_S_1 ;
wire Mosi_i_3_18_i_m2_2_y0_0 ;
wire Mosi_i_3_18_i_m2_2_co0_0 ;
wire Mosi_i_3_18_i_m2_2_wmux_1_S_1 ;
wire Mosi_i_3_18_i_m2_2_0_co1 ;
wire Mosi_i_3_18_i_m2_2_wmux_0_S_1 ;
wire Mosi_i_3_18_i_m2_2_0_y0 ;
wire Mosi_i_3_18_i_m2_2_0_co0 ;
wire Mosi_i_3_18_i_m2_2_wmux_S_1 ;
wire Mosi_i_3_23_i_m2_2_0_1_Z ;
wire Mosi_i_3_23_i_m2_2_4 ;
wire Mosi_i_3_21_i_m2_1_3 ;
wire N_5845 ;
wire un3_clkdivlto8_1 ;
wire N_5332 ;
wire N_5401 ;
wire un3_clkdivlto8_2_Z ;
wire un3_clkdivlt8 ;
wire N_5830_1 ;
wire N_5824_2 ;
wire N_1868_li ;
wire N_410 ;
wire N_5327 ;
wire N_5269 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
  CFG1 \ClkDiv_RNO[0]  (
	.A(ClkDiv_Z[0]),
	.Y(ClkDiv_i[0])
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
  CFG1 DataToMosiLatched_RNIMKO1 (
	.A(DataToMosiLatched_Z),
	.Y(DataToMosiLatched_i)
);
defparam DataToMosiLatched_RNIMKO1.INIT=2'h1;
  CFG3 un1_rst_3_rs_RNI452H (
	.A(N_914_i_set),
	.B(un1_rst_3_rs_2),
	.C(MosiD_crs),
	.Y(MosiD_c)
);
defparam un1_rst_3_rs_RNI452H.INIT=8'hF8;
// @37:89
  SLE Mosi_i (
	.Q(MosiD_crs),
	.ADn(VCC),
	.ALn(un1_rst_3_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1922),
	.EN(N_1041),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_3_rs (
	.Q(un1_rst_3_rs_2),
	.ADn(VCC),
	.ALn(un1_rst_3_i),
	.CLK(N_914_i),
	.D(VCC),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE DataToMosiLatched (
	.Q(DataToMosiLatched_Z),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \SpiBitPos[1]  (
	.Q(SpiBitPos_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_111_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \SpiBitPos[0]  (
	.Q(SpiBitPos_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_5321_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE Sck_i (
	.Q(SckD_c),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1914_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE XferComplete_i (
	.Q(SpiXferCompleteOut),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(XferComplete_ice_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \SpiBitPos[4]  (
	.Q(SpiBitPos_Z[4]),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_109_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \SpiBitPos[3]  (
	.Q(SpiBitPos_Z[3]),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \SpiBitPos[2]  (
	.Q(SpiBitPos_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_113_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[1]  (
	.Q(DataToMosi_i_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[1]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[0]  (
	.Q(DataToMosi_i_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[0]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[16]  (
	.Q(DataToMosi_i_Z[16]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[16]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[15]  (
	.Q(DataToMosi_i_Z[15]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[15]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[14]  (
	.Q(DataToMosi_i_Z[14]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[14]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[13]  (
	.Q(DataToMosi_i_Z[13]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[13]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[12]  (
	.Q(DataToMosi_i_Z[12]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[12]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[11]  (
	.Q(DataToMosi_i_Z[11]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[11]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[10]  (
	.Q(DataToMosi_i_Z[10]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[10]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[9]  (
	.Q(DataToMosi_i_Z[9]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[9]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[8]  (
	.Q(DataToMosi_i_Z[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[8]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[7]  (
	.Q(DataToMosi_i_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[7]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[6]  (
	.Q(DataToMosi_i_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[6]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[5]  (
	.Q(DataToMosi_i_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[5]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[4]  (
	.Q(DataToMosi_i_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[4]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[3]  (
	.Q(DataToMosi_i_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[3]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[2]  (
	.Q(DataToMosi_i_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[2]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un6_clkdiv_cry_3_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un6_clkdiv_cry_1_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[23]  (
	.Q(DataToMosi_i_Z[23]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[23]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[22]  (
	.Q(DataToMosi_i_Z[22]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[22]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[21]  (
	.Q(DataToMosi_i_Z[21]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[21]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[20]  (
	.Q(DataToMosi_i_Z[20]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[20]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[19]  (
	.Q(DataToMosi_i_Z[19]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[19]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[18]  (
	.Q(DataToMosi_i_Z[18]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[18]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[17]  (
	.Q(DataToMosi_i_Z[17]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[17]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[8]  (
	.Q(ClkDiv_Z[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:116
  ARI1 un6_clkdiv_s_1_358 (
	.FCO(un6_clkdiv_s_1_358_FCO),
	.S(un6_clkdiv_s_1_358_S),
	.Y(un6_clkdiv_s_1_358_Y),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un6_clkdiv_s_1_358.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_1 (
	.FCO(un6_clkdiv_cry_1_Z),
	.S(un6_clkdiv_cry_1_S_2),
	.Y(un6_clkdiv_cry_1_Y_2),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_s_1_358_FCO)
);
defparam un6_clkdiv_cry_1.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_2 (
	.FCO(un6_clkdiv_cry_2_Z),
	.S(un6_clkdiv_cry_2_S_2),
	.Y(un6_clkdiv_cry_2_Y_2),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_1_Z)
);
defparam un6_clkdiv_cry_2.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_3 (
	.FCO(un6_clkdiv_cry_3_Z),
	.S(un6_clkdiv_cry_3_S_2),
	.Y(un6_clkdiv_cry_3_Y_2),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_2_Z)
);
defparam un6_clkdiv_cry_3.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_4 (
	.FCO(un6_clkdiv_cry_4_Z),
	.S(un6_clkdiv_cry_4_S_2),
	.Y(un6_clkdiv_cry_4_Y_2),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_3_Z)
);
defparam un6_clkdiv_cry_4.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_5 (
	.FCO(un6_clkdiv_cry_5_Z),
	.S(un6_clkdiv_cry_5_S_2),
	.Y(un6_clkdiv_cry_5_Y_2),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_4_Z)
);
defparam un6_clkdiv_cry_5.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_6 (
	.FCO(un6_clkdiv_cry_6_Z),
	.S(un6_clkdiv_cry_6_S_2),
	.Y(un6_clkdiv_cry_6_Y_2),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_5_Z)
);
defparam un6_clkdiv_cry_6.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_s_8 (
	.FCO(un6_clkdiv_s_8_FCO_2),
	.S(un6_clkdiv_s_8_S_2),
	.Y(un6_clkdiv_s_8_Y_2),
	.B(ClkDiv_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_7_Z)
);
defparam un6_clkdiv_s_8.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_7 (
	.FCO(un6_clkdiv_cry_7_Z),
	.S(un6_clkdiv_cry_7_S_2),
	.Y(un6_clkdiv_cry_7_Y_2),
	.B(ClkDiv_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_6_Z)
);
defparam un6_clkdiv_cry_7.INIT=20'h4AA00;
// @37:133
  ARI1 Mosi_i_3_23_i_m2_1_wmux_0 (
	.FCO(Mosi_i_3_23_i_m2_1_0_co1),
	.S(Mosi_i_3_23_i_m2_1_wmux_0_S_3),
	.Y(Mosi_i_3_23_i_m2_1_wmux_0_Y_3),
	.B(SpiBitPos_Z[3]),
	.C(N_5830),
	.D(N_326),
	.A(Mosi_i_3_23_i_m2_1_0_y0),
	.FCI(Mosi_i_3_23_i_m2_1_0_co0)
);
defparam Mosi_i_3_23_i_m2_1_wmux_0.INIT=20'h0F588;
// @37:133
  ARI1 Mosi_i_3_23_i_m2_1_0_wmux (
	.FCO(Mosi_i_3_23_i_m2_1_0_co0),
	.S(Mosi_i_3_23_i_m2_1_wmux_S_3),
	.Y(Mosi_i_3_23_i_m2_1_0_y0),
	.B(SpiBitPos_Z[3]),
	.C(N_5824),
	.D(N_5827),
	.A(SpiBitPos_Z[1]),
	.FCI(VCC)
);
defparam Mosi_i_3_23_i_m2_1_0_wmux.INIT=20'h0FA44;
// @37:133
  ARI1 Mosi_i_3_5_i_m2_1_wmux_0 (
	.FCO(Mosi_i_3_5_i_m2_1_0_co1),
	.S(Mosi_i_3_5_i_m2_1_wmux_0_S_1),
	.Y(N_5827),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[5]),
	.D(DataToMosi_i_Z[21]),
	.A(Mosi_i_3_5_i_m2_1_0_y0),
	.FCI(Mosi_i_3_5_i_m2_1_0_co0)
);
defparam Mosi_i_3_5_i_m2_1_wmux_0.INIT=20'h0F588;
// @37:133
  ARI1 Mosi_i_3_5_i_m2_1_0_wmux (
	.FCO(Mosi_i_3_5_i_m2_1_0_co0),
	.S(Mosi_i_3_5_i_m2_1_wmux_S_1),
	.Y(Mosi_i_3_5_i_m2_1_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[1]),
	.D(DataToMosi_i_Z[17]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam Mosi_i_3_5_i_m2_1_0_wmux.INIT=20'h0FA44;
  ARI1 Mosi_i_3_18_i_m2_2_wmux_3 (
	.FCO(Mosi_i_3_18_i_m2_2_wmux_3_FCO_1),
	.S(Mosi_i_3_18_i_m2_2_wmux_3_S_1),
	.Y(N_5840),
	.B(Mosi_i_3_18_i_m2_2_0_y1),
	.C(SpiBitPos_Z[1]),
	.D(VCC),
	.A(Mosi_i_3_18_i_m2_2_0_y3),
	.FCI(Mosi_i_3_18_i_m2_2_co1_0)
);
defparam Mosi_i_3_18_i_m2_2_wmux_3.INIT=20'h0EC2C;
  ARI1 Mosi_i_3_18_i_m2_2_wmux_2 (
	.FCO(Mosi_i_3_18_i_m2_2_co1_0),
	.S(Mosi_i_3_18_i_m2_2_wmux_2_S_1),
	.Y(Mosi_i_3_18_i_m2_2_0_y3),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[6]),
	.D(DataToMosi_i_Z[22]),
	.A(Mosi_i_3_18_i_m2_2_y0_0),
	.FCI(Mosi_i_3_18_i_m2_2_co0_0)
);
defparam Mosi_i_3_18_i_m2_2_wmux_2.INIT=20'h0F588;
  ARI1 Mosi_i_3_18_i_m2_2_wmux_1 (
	.FCO(Mosi_i_3_18_i_m2_2_co0_0),
	.S(Mosi_i_3_18_i_m2_2_wmux_1_S_1),
	.Y(Mosi_i_3_18_i_m2_2_y0_0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[2]),
	.D(DataToMosi_i_Z[18]),
	.A(SpiBitPos_Z[4]),
	.FCI(Mosi_i_3_18_i_m2_2_0_co1)
);
defparam Mosi_i_3_18_i_m2_2_wmux_1.INIT=20'h0FA44;
  ARI1 Mosi_i_3_18_i_m2_2_wmux_0 (
	.FCO(Mosi_i_3_18_i_m2_2_0_co1),
	.S(Mosi_i_3_18_i_m2_2_wmux_0_S_1),
	.Y(Mosi_i_3_18_i_m2_2_0_y1),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[4]),
	.D(DataToMosi_i_Z[20]),
	.A(Mosi_i_3_18_i_m2_2_0_y0),
	.FCI(Mosi_i_3_18_i_m2_2_0_co0)
);
defparam Mosi_i_3_18_i_m2_2_wmux_0.INIT=20'h0F588;
  ARI1 Mosi_i_3_18_i_m2_2_0_wmux (
	.FCO(Mosi_i_3_18_i_m2_2_0_co0),
	.S(Mosi_i_3_18_i_m2_2_wmux_S_1),
	.Y(Mosi_i_3_18_i_m2_2_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[0]),
	.D(DataToMosi_i_Z[16]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam Mosi_i_3_18_i_m2_2_0_wmux.INIT=20'h0FA44;
// @37:133
  CFG3 Mosi_i_3_23_i_m2_2_0 (
	.A(Mosi_i_3_23_i_m2_2_0_1_Z),
	.B(N_5840),
	.C(SpiBitPos_Z[3]),
	.Y(Mosi_i_3_23_i_m2_2_4)
);
defparam Mosi_i_3_23_i_m2_2_0.INIT=8'h5C;
// @37:133
  CFG4 Mosi_i_3_23_i_m2_2_0_1 (
	.A(DataToMosi_i_Z[10]),
	.B(DataToMosi_i_Z[14]),
	.C(Mosi_i_3_21_i_m2_1_3),
	.D(SpiBitPos_Z[1]),
	.Y(Mosi_i_3_23_i_m2_2_0_1_Z)
);
defparam Mosi_i_3_23_i_m2_2_0_1.INIT=16'h350F;
  CFG3 Mosi_i_7_i_m2_RNO (
	.A(Mosi_i_3_23_i_m2_1_wmux_0_Y_3),
	.B(SpiBitPos_Z[0]),
	.C(Mosi_i_3_23_i_m2_2_4),
	.Y(N_5845)
);
defparam Mosi_i_7_i_m2_RNO.INIT=8'hE2;
// @37:133
  CFG4 Mosi_i_3_21_i_m2_1 (
	.A(DataToMosi_i_Z[8]),
	.B(DataToMosi_i_Z[12]),
	.C(SpiBitPos_Z[2]),
	.D(SpiBitPos_Z[1]),
	.Y(Mosi_i_3_21_i_m2_1_3)
);
defparam Mosi_i_3_21_i_m2_1.INIT=16'hF0CA;
// @37:114
  CFG4 \SpiBitPos_6_1.SUM_0_o2_0[3]  (
	.A(SpiBitPos_Z[0]),
	.B(SpiBitPos_Z[1]),
	.C(SUM_i_o2_0_0[1]),
	.D(un3_clkdivlto8_1),
	.Y(N_5332)
);
defparam \SpiBitPos_6_1.SUM_0_o2_0[3] .INIT=16'hFFFE;
// @37:114
  CFG2 \SpiBitPos_6_1.SUM_i_o2_0_0[1]  (
	.A(SckD_c),
	.B(SpiXferCompleteOut),
	.Y(SUM_i_o2_0_0[1])
);
defparam \SpiBitPos_6_1.SUM_i_o2_0_0[1] .INIT=4'hD;
// @37:131
  CFG2 un5_xfercomplete_ilto4_1_i_a2 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[0]),
	.Y(N_5401)
);
defparam un5_xfercomplete_ilto4_1_i_a2.INIT=4'h1;
// @37:133
  CFG3 Mosi_i_3_9_i_m2 (
	.A(DataToMosi_i_Z[9]),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[13]),
	.Y(N_326)
);
defparam Mosi_i_3_9_i_m2.INIT=8'hE2;
// @32:47
  CFG3 \un1_Mosi_i_0_sqmuxa_1_i_a2_0_1[0]  (
	.A(SpiBitPos_Z[4]),
	.B(SpiBitPos_Z[2]),
	.C(SpiBitPos_Z[3]),
	.Y(un1_Mosi_i_0_sqmuxa_1_i_a2_0_1_Z[0])
);
defparam \un1_Mosi_i_0_sqmuxa_1_i_a2_0_1[0] .INIT=8'h20;
// @37:114
  CFG3 un3_clkdivlto8_2 (
	.A(ClkDiv_Z[8]),
	.B(ClkDiv_Z[7]),
	.C(ClkDiv_Z[6]),
	.Y(un3_clkdivlto8_2_Z)
);
defparam un3_clkdivlto8_2.INIT=8'h7F;
// @37:114
  CFG4 un3_clkdivlto3 (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_Z[1]),
	.D(ClkDiv_Z[0]),
	.Y(un3_clkdivlt8)
);
defparam un3_clkdivlto3.INIT=16'h0111;
// @37:133
  CFG4 Mosi_i_3_8_i_m2_1_0 (
	.A(DataToMosi_i_Z[23]),
	.B(DataToMosi_i_Z[7]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_5830_1)
);
defparam Mosi_i_3_8_i_m2_1_0.INIT=16'h00AC;
// @37:133
  CFG4 Mosi_i_3_2_i_m2_2_0 (
	.A(DataToMosi_i_Z[19]),
	.B(DataToMosi_i_Z[3]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_5824_2)
);
defparam Mosi_i_3_2_i_m2_2_0.INIT=16'hAC00;
// @37:131
  CFG4 un5_xfercomplete_ilto4_i_i2_0_a2 (
	.A(SpiBitPos_Z[2]),
	.B(N_5401),
	.C(SpiBitPos_Z[3]),
	.D(SpiBitPos_Z[4]),
	.Y(N_1868_li)
);
defparam un5_xfercomplete_ilto4_i_i2_0_a2.INIT=16'h0004;
// @37:114
  CFG4 \SpiBitPos_6_1.SUM_i_a2[1]  (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_Z[1]),
	.C(SpiBitPos_Z[2]),
	.D(SpiBitPos_Z[4]),
	.Y(N_410)
);
defparam \SpiBitPos_6_1.SUM_i_a2[1] .INIT=16'h0001;
// @37:133
  CFG3 Mosi_i_3_8_i_m2 (
	.A(DataToMosi_i_Z[11]),
	.B(SpiBitPos_Z[2]),
	.C(N_5830_1),
	.Y(N_5830)
);
defparam Mosi_i_3_8_i_m2.INIT=8'hF8;
// @37:133
  CFG3 Mosi_i_3_2_i_m2 (
	.A(DataToMosi_i_Z[15]),
	.B(SpiBitPos_Z[2]),
	.C(N_5824_2),
	.Y(N_5824)
);
defparam Mosi_i_3_2_i_m2.INIT=8'hF2;
// @37:114
  CFG4 un3_clkdivlto8 (
	.A(ClkDiv_Z[5]),
	.B(ClkDiv_Z[4]),
	.C(un3_clkdivlto8_2_Z),
	.D(un3_clkdivlt8),
	.Y(un3_clkdivlto8_1)
);
defparam un3_clkdivlto8.INIT=16'hFFF7;
// @37:89
  CFG3 XferComplete_ice (
	.A(SckD_c),
	.B(N_1868_li),
	.C(un3_clkdivlto8_1),
	.Y(XferComplete_ice_2)
);
defparam XferComplete_ice.INIT=8'h04;
// @37:114
  CFG2 \ClkDiv_3[2]  (
	.A(un3_clkdivlto8_1),
	.B(un6_clkdiv_cry_2_S_2),
	.Y(ClkDiv_3_Z[2])
);
defparam \ClkDiv_3[2] .INIT=4'h8;
// @37:114
  CFG2 \ClkDiv_3[4]  (
	.A(un3_clkdivlto8_1),
	.B(un6_clkdiv_cry_4_S_2),
	.Y(ClkDiv_3_Z[4])
);
defparam \ClkDiv_3[4] .INIT=4'h8;
// @37:114
  CFG2 \ClkDiv_3[5]  (
	.A(un3_clkdivlto8_1),
	.B(un6_clkdiv_cry_5_S_2),
	.Y(ClkDiv_3_Z[5])
);
defparam \ClkDiv_3[5] .INIT=4'h8;
// @37:114
  CFG2 \ClkDiv_3[6]  (
	.A(un3_clkdivlto8_1),
	.B(un6_clkdiv_cry_6_S_2),
	.Y(ClkDiv_3_Z[6])
);
defparam \ClkDiv_3[6] .INIT=4'h8;
// @37:114
  CFG2 \ClkDiv_3[7]  (
	.A(un3_clkdivlto8_1),
	.B(un6_clkdiv_cry_7_S_2),
	.Y(ClkDiv_3_Z[7])
);
defparam \ClkDiv_3[7] .INIT=4'h8;
// @37:114
  CFG2 \ClkDiv_3[8]  (
	.A(un3_clkdivlto8_1),
	.B(un6_clkdiv_s_8_S_2),
	.Y(ClkDiv_3_Z[8])
);
defparam \ClkDiv_3[8] .INIT=4'h8;
// @37:114
  CFG3 Mosi_i_7_i_m2 (
	.A(un3_clkdivlto8_1),
	.B(N_5845),
	.C(DacDSetpointToWrite[23]),
	.Y(N_1922)
);
defparam Mosi_i_7_i_m2.INIT=8'hE4;
// @37:114
  CFG3 \SpiBitPos_6_1.SUM_i_o2[1]  (
	.A(SpiBitPos_Z[0]),
	.B(SUM_i_o2_0_0[1]),
	.C(un3_clkdivlto8_1),
	.Y(N_5327)
);
defparam \SpiBitPos_6_1.SUM_i_o2[1] .INIT=8'hFE;
// @32:47
  CFG4 \un1_Mosi_i_0_sqmuxa_1_i_a2[0]  (
	.A(SckD_c),
	.B(SpiXferCompleteOut),
	.C(un3_clkdivlto8_1),
	.D(N_1868_li),
	.Y(N_5269)
);
defparam \un1_Mosi_i_0_sqmuxa_1_i_a2[0] .INIT=16'h0001;
// @32:47
  CFG4 \un1_Mosi_i_0_sqmuxa_1_i_0[0]  (
	.A(un3_clkdivlto8_1),
	.B(N_5269),
	.C(un1_Mosi_i_0_sqmuxa_1_i_a2_0_1_Z[0]),
	.D(N_5401),
	.Y(N_1041)
);
defparam \un1_Mosi_i_0_sqmuxa_1_i_0[0] .INIT=16'hECCC;
// @37:89
  CFG4 Sck_i_RNO (
	.A(SckD_c),
	.B(SpiXferCompleteOut),
	.C(un3_clkdivlto8_1),
	.D(N_1868_li),
	.Y(N_1914_i_i)
);
defparam Sck_i_RNO.INIT=16'hAAA9;
// @37:89
  CFG4 \SpiBitPos_6_1.N_5321_i  (
	.A(SUM_i_o2_0_0[1]),
	.B(SpiBitPos_Z[0]),
	.C(un3_clkdivlto8_1),
	.D(N_1868_li),
	.Y(N_5321_i)
);
defparam \SpiBitPos_6_1.N_5321_i .INIT=16'h00C9;
// @37:114
  CFG4 \SpiBitPos_6_1.SUM_0[3]  (
	.A(SpiBitPos_Z[2]),
	.B(N_5332),
	.C(SpiBitPos_Z[3]),
	.D(SpiBitPos_Z[4]),
	.Y(SpiBitPos_6[3])
);
defparam \SpiBitPos_6_1.SUM_0[3] .INIT=16'hE1E0;
// @37:89
  CFG3 \SpiBitPos_6_1.N_111_i  (
	.A(SpiBitPos_Z[1]),
	.B(N_410),
	.C(N_5327),
	.Y(N_111_i)
);
defparam \SpiBitPos_6_1.N_111_i .INIT=8'h21;
// @37:89
  CFG4 \SpiBitPos_6_1.N_109_i  (
	.A(SpiBitPos_Z[2]),
	.B(N_5332),
	.C(SpiBitPos_Z[3]),
	.D(SpiBitPos_Z[4]),
	.Y(N_109_i)
);
defparam \SpiBitPos_6_1.N_109_i .INIT=16'hFE00;
// @37:89
  CFG4 \SpiBitPos_6_1.N_113_i  (
	.A(SpiBitPos_Z[2]),
	.B(N_5332),
	.C(SpiBitPos_Z[3]),
	.D(SpiBitPos_Z[4]),
	.Y(N_113_i)
);
defparam \SpiBitPos_6_1.N_113_i .INIT=16'h9998;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_2 */

module SpiDacPorts_work_dmmainports_dmmain_0layer1_7 (
  DacDSetpointToWrite,
  N_914_i_set,
  MosiD_c,
  un1_rst_3_i,
  N_1041,
  N_914_i,
  SckD_c,
  TP8_c,
  LastWriteDac,
  un1_SpiRst_0_sqmuxa_1_i,
  SpiRst_0_sqmuxa_2,
  DacDSetpointWritten,
  SpiRst_1z,
  SpiXferCompleteOut,
  LastSpiXferComplete_1z,
  N_95,
  N_1859_i_i,
  FCCC_C0_0_GL0,
  shot_i_arst_i
)
;
input [23:0] DacDSetpointToWrite ;
input N_914_i_set ;
output MosiD_c ;
input un1_rst_3_i ;
output N_1041 ;
input N_914_i ;
output SckD_c ;
input TP8_c ;
input LastWriteDac ;
input un1_SpiRst_0_sqmuxa_1_i ;
input SpiRst_0_sqmuxa_2 ;
output DacDSetpointWritten ;
output SpiRst_1z ;
output SpiXferCompleteOut ;
output LastSpiXferComplete_1z ;
input N_95 ;
input N_1859_i_i ;
input FCCC_C0_0_GL0 ;
input shot_i_arst_i ;
wire N_914_i_set ;
wire MosiD_c ;
wire un1_rst_3_i ;
wire N_1041 ;
wire N_914_i ;
wire SckD_c ;
wire TP8_c ;
wire LastWriteDac ;
wire un1_SpiRst_0_sqmuxa_1_i ;
wire SpiRst_0_sqmuxa_2 ;
wire DacDSetpointWritten ;
wire SpiRst_1z ;
wire SpiXferCompleteOut ;
wire LastSpiXferComplete_1z ;
wire N_95 ;
wire N_1859_i_i ;
wire FCCC_C0_0_GL0 ;
wire shot_i_arst_i ;
wire SpiRst_rep_Z ;
wire GND ;
wire VCC ;
wire SpiRst_arst ;
wire SpiRst_arst_i ;
wire N_91_i ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
// @43:145
  SLE SpiRst_rep (
	.Q(SpiRst_rep_Z),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1859_i_i),
	.EN(N_95),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  CLKINT SpiRst_rep_RNITQ8B (
	.Y(SpiRst_arst),
	.A(SpiRst_rep_Z)
);
  CFG1 SpiRst_rep_RNITQ8B_0 (
	.A(SpiRst_arst),
	.Y(SpiRst_arst_i)
);
defparam SpiRst_rep_RNITQ8B_0.INIT=2'h1;
// @43:145
  SLE LastSpiXferComplete (
	.Q(LastSpiXferComplete_1z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiXferCompleteOut),
	.EN(N_91_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:145
  SLE SpiRst (
	.Q(SpiRst_1z),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1859_i_i),
	.EN(N_95),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:145
  SLE TransferComplete (
	.Q(DacDSetpointWritten),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiRst_0_sqmuxa_2),
	.EN(un1_SpiRst_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:145
  CFG4 LastSpiXferComplete_RNO (
	.A(LastWriteDac),
	.B(TP8_c),
	.C(LastSpiXferComplete_1z),
	.D(SpiXferCompleteOut),
	.Y(N_91_i)
);
defparam LastSpiXferComplete_RNO.INIT=16'h0990;
// @43:115
  SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_2 Spi (
	.DacDSetpointToWrite(DacDSetpointToWrite[23:0]),
	.SpiXferCompleteOut(SpiXferCompleteOut),
	.SckD_c(SckD_c),
	.SpiRst_arst_i(SpiRst_arst_i),
	.N_914_i(N_914_i),
	.N_1041(N_1041),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.un1_rst_3_i(un1_rst_3_i),
	.MosiD_c(MosiD_c),
	.N_914_i_set(N_914_i_set)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiDacPorts_work_dmmainports_dmmain_0layer1_7 */

module SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_3 (
  DacESetpointToWrite,
  un1_Mosi_i_0_sqmuxa_1_i_0,
  SpiRst,
  SpiXferCompleteOut,
  SckE_c,
  SpiRst_arst_i,
  FCCC_C0_0_GL0,
  MosiE_c,
  N_65_i_set,
  N_65_i_i
)
;
input [23:0] DacESetpointToWrite ;
output un1_Mosi_i_0_sqmuxa_1_i_0 ;
input SpiRst ;
output SpiXferCompleteOut ;
output SckE_c ;
input SpiRst_arst_i ;
input FCCC_C0_0_GL0 ;
output MosiE_c ;
input N_65_i_set ;
output N_65_i_i ;
wire un1_Mosi_i_0_sqmuxa_1_i_0 ;
wire SpiRst ;
wire SpiXferCompleteOut ;
wire SckE_c ;
wire SpiRst_arst_i ;
wire FCCC_C0_0_GL0 ;
wire MosiE_c ;
wire N_65_i_set ;
wire N_65_i_i ;
wire [8:0] ClkDiv_Z;
wire [0:0] ClkDiv_i;
wire [4:0] SpiBitPos_Z;
wire [3:1] SpiBitPos_6;
wire [23:0] DataToMosi_i_Z;
wire [8:2] ClkDiv_3_Z;
wire [0:0] un1_Mosi_i_0_sqmuxa_1_0_1_Z;
wire DataToMosiLatched_Z ;
wire DataToMosiLatched_i ;
wire N_65_i_Z ;
wire un1_rst_3_rs_3 ;
wire MosiE_crs ;
wire VCC ;
wire un1_rst_3_i ;
wire Mosi_i_7_i_m2_Z ;
wire GND ;
wire N_78_i ;
wire N_70_i ;
wire XferComplete_ice_3 ;
wire N_72_i ;
wire N_75_i ;
wire un6_clkdiv_cry_3_S_3 ;
wire un6_clkdiv_cry_1_S_3 ;
wire un6_clkdiv_s_1_359_FCO ;
wire un6_clkdiv_s_1_359_S ;
wire un6_clkdiv_s_1_359_Y ;
wire un6_clkdiv_cry_1_Z ;
wire un6_clkdiv_cry_1_Y_3 ;
wire un6_clkdiv_cry_2_Z ;
wire un6_clkdiv_cry_2_S_3 ;
wire un6_clkdiv_cry_2_Y_3 ;
wire un6_clkdiv_cry_3_Z ;
wire un6_clkdiv_cry_3_Y_3 ;
wire un6_clkdiv_cry_4_Z ;
wire un6_clkdiv_cry_4_S_3 ;
wire un6_clkdiv_cry_4_Y_3 ;
wire un6_clkdiv_cry_5_Z ;
wire un6_clkdiv_cry_5_S_3 ;
wire un6_clkdiv_cry_5_Y_3 ;
wire un6_clkdiv_cry_6_Z ;
wire un6_clkdiv_cry_6_S_3 ;
wire un6_clkdiv_cry_6_Y_3 ;
wire un6_clkdiv_s_8_FCO_3 ;
wire un6_clkdiv_s_8_S_3 ;
wire un6_clkdiv_s_8_Y_3 ;
wire un6_clkdiv_cry_7_Z ;
wire un6_clkdiv_cry_7_S_3 ;
wire un6_clkdiv_cry_7_Y_3 ;
wire Mosi_i_3_23_i_m2_1_0_co1 ;
wire Mosi_i_3_23_i_m2_1_wmux_0_S_4 ;
wire Mosi_i_3_23_i_m2_1_wmux_0_Y_4 ;
wire N_5899 ;
wire N_5900 ;
wire Mosi_i_3_23_i_m2_1_0_y0 ;
wire Mosi_i_3_23_i_m2_1_0_co0 ;
wire Mosi_i_3_23_i_m2_1_wmux_S_4 ;
wire N_5893 ;
wire N_5896 ;
wire Mosi_i_3_5_i_m2_1_0_co1 ;
wire Mosi_i_3_5_i_m2_1_wmux_0_S_4 ;
wire Mosi_i_3_5_i_m2_1_0_y0 ;
wire Mosi_i_3_5_i_m2_1_0_co0 ;
wire Mosi_i_3_5_i_m2_1_wmux_S_4 ;
wire Mosi_i_3_18_i_m2_2_wmux_3_FCO_0 ;
wire Mosi_i_3_18_i_m2_2_wmux_3_S_0 ;
wire N_5909 ;
wire Mosi_i_3_18_i_m2_2_0_y1 ;
wire Mosi_i_3_18_i_m2_2_0_y3 ;
wire Mosi_i_3_18_i_m2_2_co1_0 ;
wire Mosi_i_3_18_i_m2_2_wmux_2_S_0 ;
wire Mosi_i_3_18_i_m2_2_y0_0 ;
wire Mosi_i_3_18_i_m2_2_co0_0 ;
wire Mosi_i_3_18_i_m2_2_wmux_1_S_0 ;
wire Mosi_i_3_18_i_m2_2_0_co1 ;
wire Mosi_i_3_18_i_m2_2_wmux_0_S_0 ;
wire Mosi_i_3_18_i_m2_2_0_y0 ;
wire Mosi_i_3_18_i_m2_2_0_co0 ;
wire Mosi_i_3_18_i_m2_2_wmux_S_0 ;
wire N_5414 ;
wire Mosi_i_3_23_i_m2_2_0_1_Z ;
wire Mosi_i_3_23_i_m2_2_5 ;
wire Mosi_i_3_21_i_m2_1_1 ;
wire N_5914 ;
wire N_5410 ;
wire un3_clkdivlt8 ;
wire N_5418 ;
wire N_5893_2 ;
wire N_5899_1 ;
wire Sck_i_0_i_o2_0_Z ;
wire un3_clkdivlto8_3_Z ;
wire N_5419 ;
wire un3_clkdivlto8_2 ;
wire N_5409 ;
wire N_5430 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
  CFG1 \ClkDiv_RNO[0]  (
	.A(ClkDiv_Z[0]),
	.Y(ClkDiv_i[0])
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
  CFG1 DataToMosiLatched_RNINCD2 (
	.A(DataToMosiLatched_Z),
	.Y(DataToMosiLatched_i)
);
defparam DataToMosiLatched_RNINCD2.INIT=2'h1;
  CFG1 N_65_i_i_0 (
	.A(N_65_i_Z),
	.Y(N_65_i_i)
);
defparam N_65_i_i_0.INIT=2'h1;
  CFG3 Mosi_i_RNIJBA11 (
	.A(N_65_i_set),
	.B(un1_rst_3_rs_3),
	.C(MosiE_crs),
	.Y(MosiE_c)
);
defparam Mosi_i_RNIJBA11.INIT=8'hF8;
// @37:89
  SLE Mosi_i (
	.Q(MosiE_crs),
	.ADn(VCC),
	.ALn(un1_rst_3_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Mosi_i_7_i_m2_Z),
	.EN(un1_Mosi_i_0_sqmuxa_1_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_3_rs (
	.Q(un1_rst_3_rs_3),
	.ADn(VCC),
	.ALn(un1_rst_3_i),
	.CLK(N_65_i_Z),
	.D(VCC),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE DataToMosiLatched (
	.Q(DataToMosiLatched_Z),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \SpiBitPos[1]  (
	.Q(SpiBitPos_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \SpiBitPos[0]  (
	.Q(SpiBitPos_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_78_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE Sck_i (
	.Q(SckE_c),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_70_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE XferComplete_i (
	.Q(SpiXferCompleteOut),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(XferComplete_ice_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \SpiBitPos[4]  (
	.Q(SpiBitPos_Z[4]),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_72_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \SpiBitPos[3]  (
	.Q(SpiBitPos_Z[3]),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \SpiBitPos[2]  (
	.Q(SpiBitPos_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_75_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[1]  (
	.Q(DataToMosi_i_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[1]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[0]  (
	.Q(DataToMosi_i_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[0]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[16]  (
	.Q(DataToMosi_i_Z[16]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[16]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[15]  (
	.Q(DataToMosi_i_Z[15]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[15]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[14]  (
	.Q(DataToMosi_i_Z[14]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[14]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[13]  (
	.Q(DataToMosi_i_Z[13]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[13]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[12]  (
	.Q(DataToMosi_i_Z[12]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[12]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[11]  (
	.Q(DataToMosi_i_Z[11]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[11]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[10]  (
	.Q(DataToMosi_i_Z[10]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[10]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[9]  (
	.Q(DataToMosi_i_Z[9]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[9]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[8]  (
	.Q(DataToMosi_i_Z[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[8]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[7]  (
	.Q(DataToMosi_i_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[7]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[6]  (
	.Q(DataToMosi_i_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[6]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[5]  (
	.Q(DataToMosi_i_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[5]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[4]  (
	.Q(DataToMosi_i_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[4]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[3]  (
	.Q(DataToMosi_i_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[3]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[2]  (
	.Q(DataToMosi_i_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[2]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un6_clkdiv_cry_3_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un6_clkdiv_cry_1_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[23]  (
	.Q(DataToMosi_i_Z[23]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[23]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[22]  (
	.Q(DataToMosi_i_Z[22]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[22]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[21]  (
	.Q(DataToMosi_i_Z[21]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[21]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[20]  (
	.Q(DataToMosi_i_Z[20]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[20]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[19]  (
	.Q(DataToMosi_i_Z[19]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[19]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[18]  (
	.Q(DataToMosi_i_Z[18]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[18]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[17]  (
	.Q(DataToMosi_i_Z[17]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[17]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[8]  (
	.Q(ClkDiv_Z[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:116
  ARI1 un6_clkdiv_s_1_359 (
	.FCO(un6_clkdiv_s_1_359_FCO),
	.S(un6_clkdiv_s_1_359_S),
	.Y(un6_clkdiv_s_1_359_Y),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un6_clkdiv_s_1_359.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_1 (
	.FCO(un6_clkdiv_cry_1_Z),
	.S(un6_clkdiv_cry_1_S_3),
	.Y(un6_clkdiv_cry_1_Y_3),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_s_1_359_FCO)
);
defparam un6_clkdiv_cry_1.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_2 (
	.FCO(un6_clkdiv_cry_2_Z),
	.S(un6_clkdiv_cry_2_S_3),
	.Y(un6_clkdiv_cry_2_Y_3),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_1_Z)
);
defparam un6_clkdiv_cry_2.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_3 (
	.FCO(un6_clkdiv_cry_3_Z),
	.S(un6_clkdiv_cry_3_S_3),
	.Y(un6_clkdiv_cry_3_Y_3),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_2_Z)
);
defparam un6_clkdiv_cry_3.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_4 (
	.FCO(un6_clkdiv_cry_4_Z),
	.S(un6_clkdiv_cry_4_S_3),
	.Y(un6_clkdiv_cry_4_Y_3),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_3_Z)
);
defparam un6_clkdiv_cry_4.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_5 (
	.FCO(un6_clkdiv_cry_5_Z),
	.S(un6_clkdiv_cry_5_S_3),
	.Y(un6_clkdiv_cry_5_Y_3),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_4_Z)
);
defparam un6_clkdiv_cry_5.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_6 (
	.FCO(un6_clkdiv_cry_6_Z),
	.S(un6_clkdiv_cry_6_S_3),
	.Y(un6_clkdiv_cry_6_Y_3),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_5_Z)
);
defparam un6_clkdiv_cry_6.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_s_8 (
	.FCO(un6_clkdiv_s_8_FCO_3),
	.S(un6_clkdiv_s_8_S_3),
	.Y(un6_clkdiv_s_8_Y_3),
	.B(ClkDiv_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_7_Z)
);
defparam un6_clkdiv_s_8.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_7 (
	.FCO(un6_clkdiv_cry_7_Z),
	.S(un6_clkdiv_cry_7_S_3),
	.Y(un6_clkdiv_cry_7_Y_3),
	.B(ClkDiv_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_6_Z)
);
defparam un6_clkdiv_cry_7.INIT=20'h4AA00;
// @37:133
  ARI1 Mosi_i_3_23_i_m2_1_wmux_0 (
	.FCO(Mosi_i_3_23_i_m2_1_0_co1),
	.S(Mosi_i_3_23_i_m2_1_wmux_0_S_4),
	.Y(Mosi_i_3_23_i_m2_1_wmux_0_Y_4),
	.B(SpiBitPos_Z[3]),
	.C(N_5899),
	.D(N_5900),
	.A(Mosi_i_3_23_i_m2_1_0_y0),
	.FCI(Mosi_i_3_23_i_m2_1_0_co0)
);
defparam Mosi_i_3_23_i_m2_1_wmux_0.INIT=20'h0F588;
// @37:133
  ARI1 Mosi_i_3_23_i_m2_1_0_wmux (
	.FCO(Mosi_i_3_23_i_m2_1_0_co0),
	.S(Mosi_i_3_23_i_m2_1_wmux_S_4),
	.Y(Mosi_i_3_23_i_m2_1_0_y0),
	.B(SpiBitPos_Z[3]),
	.C(N_5893),
	.D(N_5896),
	.A(SpiBitPos_Z[1]),
	.FCI(VCC)
);
defparam Mosi_i_3_23_i_m2_1_0_wmux.INIT=20'h0FA44;
// @37:133
  ARI1 Mosi_i_3_5_i_m2_1_wmux_0 (
	.FCO(Mosi_i_3_5_i_m2_1_0_co1),
	.S(Mosi_i_3_5_i_m2_1_wmux_0_S_4),
	.Y(N_5896),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[5]),
	.D(DataToMosi_i_Z[21]),
	.A(Mosi_i_3_5_i_m2_1_0_y0),
	.FCI(Mosi_i_3_5_i_m2_1_0_co0)
);
defparam Mosi_i_3_5_i_m2_1_wmux_0.INIT=20'h0F588;
// @37:133
  ARI1 Mosi_i_3_5_i_m2_1_0_wmux (
	.FCO(Mosi_i_3_5_i_m2_1_0_co0),
	.S(Mosi_i_3_5_i_m2_1_wmux_S_4),
	.Y(Mosi_i_3_5_i_m2_1_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[1]),
	.D(DataToMosi_i_Z[17]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam Mosi_i_3_5_i_m2_1_0_wmux.INIT=20'h0FA44;
  ARI1 Mosi_i_3_18_i_m2_2_wmux_3 (
	.FCO(Mosi_i_3_18_i_m2_2_wmux_3_FCO_0),
	.S(Mosi_i_3_18_i_m2_2_wmux_3_S_0),
	.Y(N_5909),
	.B(Mosi_i_3_18_i_m2_2_0_y1),
	.C(SpiBitPos_Z[1]),
	.D(VCC),
	.A(Mosi_i_3_18_i_m2_2_0_y3),
	.FCI(Mosi_i_3_18_i_m2_2_co1_0)
);
defparam Mosi_i_3_18_i_m2_2_wmux_3.INIT=20'h0EC2C;
  ARI1 Mosi_i_3_18_i_m2_2_wmux_2 (
	.FCO(Mosi_i_3_18_i_m2_2_co1_0),
	.S(Mosi_i_3_18_i_m2_2_wmux_2_S_0),
	.Y(Mosi_i_3_18_i_m2_2_0_y3),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[6]),
	.D(DataToMosi_i_Z[22]),
	.A(Mosi_i_3_18_i_m2_2_y0_0),
	.FCI(Mosi_i_3_18_i_m2_2_co0_0)
);
defparam Mosi_i_3_18_i_m2_2_wmux_2.INIT=20'h0F588;
  ARI1 Mosi_i_3_18_i_m2_2_wmux_1 (
	.FCO(Mosi_i_3_18_i_m2_2_co0_0),
	.S(Mosi_i_3_18_i_m2_2_wmux_1_S_0),
	.Y(Mosi_i_3_18_i_m2_2_y0_0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[2]),
	.D(DataToMosi_i_Z[18]),
	.A(SpiBitPos_Z[4]),
	.FCI(Mosi_i_3_18_i_m2_2_0_co1)
);
defparam Mosi_i_3_18_i_m2_2_wmux_1.INIT=20'h0FA44;
  ARI1 Mosi_i_3_18_i_m2_2_wmux_0 (
	.FCO(Mosi_i_3_18_i_m2_2_0_co1),
	.S(Mosi_i_3_18_i_m2_2_wmux_0_S_0),
	.Y(Mosi_i_3_18_i_m2_2_0_y1),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[4]),
	.D(DataToMosi_i_Z[20]),
	.A(Mosi_i_3_18_i_m2_2_0_y0),
	.FCI(Mosi_i_3_18_i_m2_2_0_co0)
);
defparam Mosi_i_3_18_i_m2_2_wmux_0.INIT=20'h0F588;
  ARI1 Mosi_i_3_18_i_m2_2_0_wmux (
	.FCO(Mosi_i_3_18_i_m2_2_0_co0),
	.S(Mosi_i_3_18_i_m2_2_wmux_S_0),
	.Y(Mosi_i_3_18_i_m2_2_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[0]),
	.D(DataToMosi_i_Z[16]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam Mosi_i_3_18_i_m2_2_0_wmux.INIT=20'h0FA44;
// @32:47
  CFG3 \un1_Mosi_i_0_sqmuxa_1_0_o2[0]  (
	.A(SpiBitPos_Z[0]),
	.B(SpiBitPos_Z[1]),
	.C(SpiBitPos_Z[2]),
	.Y(N_5414)
);
defparam \un1_Mosi_i_0_sqmuxa_1_0_o2[0] .INIT=8'hFE;
// @37:133
  CFG3 Mosi_i_3_23_i_m2_2_0 (
	.A(Mosi_i_3_23_i_m2_2_0_1_Z),
	.B(N_5909),
	.C(SpiBitPos_Z[3]),
	.Y(Mosi_i_3_23_i_m2_2_5)
);
defparam Mosi_i_3_23_i_m2_2_0.INIT=8'h5C;
// @37:133
  CFG4 Mosi_i_3_23_i_m2_2_0_1 (
	.A(DataToMosi_i_Z[10]),
	.B(DataToMosi_i_Z[14]),
	.C(Mosi_i_3_21_i_m2_1_1),
	.D(SpiBitPos_Z[1]),
	.Y(Mosi_i_3_23_i_m2_2_0_1_Z)
);
defparam Mosi_i_3_23_i_m2_2_0_1.INIT=16'h350F;
  CFG3 Mosi_i_7_i_m2_RNO (
	.A(Mosi_i_3_23_i_m2_1_wmux_0_Y_4),
	.B(SpiBitPos_Z[0]),
	.C(Mosi_i_3_23_i_m2_2_5),
	.Y(N_5914)
);
defparam Mosi_i_7_i_m2_RNO.INIT=8'hE2;
// @37:133
  CFG4 Mosi_i_3_21_i_m2_1 (
	.A(DataToMosi_i_Z[8]),
	.B(DataToMosi_i_Z[12]),
	.C(SpiBitPos_Z[2]),
	.D(SpiBitPos_Z[1]),
	.Y(Mosi_i_3_21_i_m2_1_1)
);
defparam Mosi_i_3_21_i_m2_1.INIT=16'hF0CA;
// @37:89
  CFG2 un1_rst_3_0_a2 (
	.A(DacESetpointToWrite[23]),
	.B(SpiRst),
	.Y(un1_rst_3_i)
);
defparam un1_rst_3_0_a2.INIT=4'hB;
// @32:47
  CFG2 \un1_Mosi_i_0_sqmuxa_1_0_o2_1[0]  (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[0]),
	.Y(N_5410)
);
defparam \un1_Mosi_i_0_sqmuxa_1_0_o2_1[0] .INIT=4'hE;
// @37:133
  CFG3 Mosi_i_3_9_i_m2 (
	.A(DataToMosi_i_Z[9]),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[13]),
	.Y(N_5900)
);
defparam Mosi_i_3_9_i_m2.INIT=8'hE2;
// @37:114
  CFG4 un3_clkdivlto3 (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_Z[1]),
	.D(ClkDiv_Z[0]),
	.Y(un3_clkdivlt8)
);
defparam un3_clkdivlto3.INIT=16'h0111;
// @37:114
  CFG3 \SpiBitPos_6_1.SUM_0_o2[1]  (
	.A(SpiBitPos_Z[4]),
	.B(SpiBitPos_Z[2]),
	.C(SpiBitPos_Z[3]),
	.Y(N_5418)
);
defparam \SpiBitPos_6_1.SUM_0_o2[1] .INIT=8'hFE;
// @43:115
  CFG2 N_65_i (
	.A(DacESetpointToWrite[23]),
	.B(SpiRst),
	.Y(N_65_i_Z)
);
defparam N_65_i.INIT=4'h8;
// @37:133
  CFG4 Mosi_i_3_2_i_m2_2_0 (
	.A(DataToMosi_i_Z[19]),
	.B(DataToMosi_i_Z[3]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_5893_2)
);
defparam Mosi_i_3_2_i_m2_2_0.INIT=16'hAC00;
// @37:133
  CFG4 Mosi_i_3_8_i_m2_1_0 (
	.A(DataToMosi_i_Z[23]),
	.B(DataToMosi_i_Z[7]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_5899_1)
);
defparam Mosi_i_3_8_i_m2_1_0.INIT=16'h00AC;
// @37:89
  CFG4 Sck_i_0_i_o2_0 (
	.A(ClkDiv_Z[4]),
	.B(SpiXferCompleteOut),
	.C(ClkDiv_Z[6]),
	.D(ClkDiv_Z[5]),
	.Y(Sck_i_0_i_o2_0_Z)
);
defparam Sck_i_0_i_o2_0.INIT=16'hDFFF;
// @37:114
  CFG3 un3_clkdivlto8_3 (
	.A(ClkDiv_Z[7]),
	.B(un3_clkdivlt8),
	.C(ClkDiv_Z[8]),
	.Y(un3_clkdivlto8_3_Z)
);
defparam un3_clkdivlto8_3.INIT=8'hDF;
// @32:47
  CFG3 \un1_Mosi_i_0_sqmuxa_1_0_o2_0[0]  (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_Z[4]),
	.C(N_5414),
	.Y(N_5419)
);
defparam \un1_Mosi_i_0_sqmuxa_1_0_o2_0[0] .INIT=8'hFE;
// @37:133
  CFG3 Mosi_i_3_2_i_m2 (
	.A(DataToMosi_i_Z[15]),
	.B(SpiBitPos_Z[2]),
	.C(N_5893_2),
	.Y(N_5893)
);
defparam Mosi_i_3_2_i_m2.INIT=8'hF2;
// @37:133
  CFG3 Mosi_i_3_8_i_m2 (
	.A(DataToMosi_i_Z[11]),
	.B(SpiBitPos_Z[2]),
	.C(N_5899_1),
	.Y(N_5899)
);
defparam Mosi_i_3_8_i_m2.INIT=8'hF8;
// @37:114
  CFG4 un3_clkdivlto8 (
	.A(ClkDiv_Z[4]),
	.B(un3_clkdivlto8_3_Z),
	.C(ClkDiv_Z[6]),
	.D(ClkDiv_Z[5]),
	.Y(un3_clkdivlto8_2)
);
defparam un3_clkdivlto8.INIT=16'hDFFF;
// @37:89
  CFG3 XferComplete_ice (
	.A(SckE_c),
	.B(N_5419),
	.C(un3_clkdivlto8_2),
	.Y(XferComplete_ice_3)
);
defparam XferComplete_ice.INIT=8'h01;
// @37:114
  CFG2 \ClkDiv_3[2]  (
	.A(un3_clkdivlto8_2),
	.B(un6_clkdiv_cry_2_S_3),
	.Y(ClkDiv_3_Z[2])
);
defparam \ClkDiv_3[2] .INIT=4'h8;
// @37:114
  CFG2 \ClkDiv_3[4]  (
	.A(un3_clkdivlto8_2),
	.B(un6_clkdiv_cry_4_S_3),
	.Y(ClkDiv_3_Z[4])
);
defparam \ClkDiv_3[4] .INIT=4'h8;
// @37:114
  CFG2 \ClkDiv_3[5]  (
	.A(un3_clkdivlto8_2),
	.B(un6_clkdiv_cry_5_S_3),
	.Y(ClkDiv_3_Z[5])
);
defparam \ClkDiv_3[5] .INIT=4'h8;
// @37:114
  CFG2 \ClkDiv_3[6]  (
	.A(un3_clkdivlto8_2),
	.B(un6_clkdiv_cry_6_S_3),
	.Y(ClkDiv_3_Z[6])
);
defparam \ClkDiv_3[6] .INIT=4'h8;
// @37:114
  CFG2 \ClkDiv_3[7]  (
	.A(un3_clkdivlto8_2),
	.B(un6_clkdiv_cry_7_S_3),
	.Y(ClkDiv_3_Z[7])
);
defparam \ClkDiv_3[7] .INIT=4'h8;
// @37:114
  CFG2 \ClkDiv_3[8]  (
	.A(un3_clkdivlto8_2),
	.B(un6_clkdiv_s_8_S_3),
	.Y(ClkDiv_3_Z[8])
);
defparam \ClkDiv_3[8] .INIT=4'h8;
// @37:114
  CFG3 \SpiBitPos_6_1.SUM_0_o2_0[3]  (
	.A(un3_clkdivlto8_3_Z),
	.B(SckE_c),
	.C(Sck_i_0_i_o2_0_Z),
	.Y(N_5409)
);
defparam \SpiBitPos_6_1.SUM_0_o2_0[3] .INIT=8'hFB;
// @32:47
  CFG3 \un1_Mosi_i_0_sqmuxa_1_0_m2_0[0]  (
	.A(un3_clkdivlto8_2),
	.B(SpiXferCompleteOut),
	.C(SpiBitPos_Z[4]),
	.Y(N_5430)
);
defparam \un1_Mosi_i_0_sqmuxa_1_0_m2_0[0] .INIT=8'hB1;
// @37:114
  CFG3 Mosi_i_7_i_m2 (
	.A(N_5914),
	.B(un3_clkdivlto8_2),
	.C(DacESetpointToWrite[23]),
	.Y(Mosi_i_7_i_m2_Z)
);
defparam Mosi_i_7_i_m2.INIT=8'hE2;
// @32:47
  CFG4 \un1_Mosi_i_0_sqmuxa_1_0_1[0]  (
	.A(un3_clkdivlto8_2),
	.B(N_5430),
	.C(SpiBitPos_Z[3]),
	.D(SckE_c),
	.Y(un1_Mosi_i_0_sqmuxa_1_0_1_Z[0])
);
defparam \un1_Mosi_i_0_sqmuxa_1_0_1[0] .INIT=16'h7F3B;
// @37:114
  CFG4 \SpiBitPos_6_1.SUM_0[1]  (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[0]),
	.C(N_5409),
	.D(N_5418),
	.Y(SpiBitPos_6[1])
);
defparam \SpiBitPos_6_1.SUM_0[1] .INIT=16'hA9A8;
// @37:114
  CFG4 \SpiBitPos_6_1.SUM_0[3]  (
	.A(SpiBitPos_Z[4]),
	.B(SpiBitPos_Z[3]),
	.C(N_5409),
	.D(N_5414),
	.Y(SpiBitPos_6[3])
);
defparam \SpiBitPos_6_1.SUM_0[3] .INIT=16'hCCC2;
// @37:89
  CFG3 \SpiBitPos_6_1.N_78_i  (
	.A(SpiBitPos_Z[0]),
	.B(N_5409),
	.C(N_5419),
	.Y(N_78_i)
);
defparam \SpiBitPos_6_1.N_78_i .INIT=8'h90;
// @37:89
  CFG4 Sck_i_RNO (
	.A(un3_clkdivlto8_3_Z),
	.B(N_5419),
	.C(SckE_c),
	.D(Sck_i_0_i_o2_0_Z),
	.Y(N_70_i)
);
defparam Sck_i_RNO.INIT=16'hF0B4;
// @37:89
  CFG4 \un1_Mosi_i_0_sqmuxa_1_0_1_RNI1QDE1[0]  (
	.A(N_5419),
	.B(N_5414),
	.C(un1_Mosi_i_0_sqmuxa_1_0_1_Z[0]),
	.D(un3_clkdivlto8_2),
	.Y(un1_Mosi_i_0_sqmuxa_1_i_0)
);
defparam \un1_Mosi_i_0_sqmuxa_1_0_1_RNI1QDE1[0] .INIT=16'h020A;
// @37:89
  CFG4 \SpiBitPos_6_1.N_72_i  (
	.A(SpiBitPos_Z[4]),
	.B(SpiBitPos_Z[3]),
	.C(N_5409),
	.D(N_5414),
	.Y(N_72_i)
);
defparam \SpiBitPos_6_1.N_72_i .INIT=16'hAAA8;
// @37:89
  CFG4 \SpiBitPos_6_1.N_75_i  (
	.A(N_5410),
	.B(SpiBitPos_Z[2]),
	.C(N_5409),
	.D(N_5418),
	.Y(N_75_i)
);
defparam \SpiBitPos_6_1.N_75_i .INIT=16'hC900;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_3 */

module SpiDacPorts_work_dmmainports_dmmain_0layer1_8 (
  un1_Mosi_i_0_sqmuxa_1_i_0,
  DacESetpointToWrite,
  N_65_i_i,
  N_65_i_set,
  MosiE_c,
  SckE_c,
  TP8_c,
  LastWriteDac,
  un1_SpiRst_0_sqmuxa_1_i,
  N_5483,
  DacESetpointWritten,
  SpiRst_1z,
  SpiXferCompleteOut,
  LastSpiXferComplete_1z,
  N_60,
  N_1859_i_i,
  FCCC_C0_0_GL0,
  shot_i_arst_i
)
;
output un1_Mosi_i_0_sqmuxa_1_i_0 ;
input [23:0] DacESetpointToWrite ;
output N_65_i_i ;
input N_65_i_set ;
output MosiE_c ;
output SckE_c ;
input TP8_c ;
input LastWriteDac ;
input un1_SpiRst_0_sqmuxa_1_i ;
input N_5483 ;
output DacESetpointWritten ;
output SpiRst_1z ;
output SpiXferCompleteOut ;
output LastSpiXferComplete_1z ;
input N_60 ;
input N_1859_i_i ;
input FCCC_C0_0_GL0 ;
input shot_i_arst_i ;
wire un1_Mosi_i_0_sqmuxa_1_i_0 ;
wire N_65_i_i ;
wire N_65_i_set ;
wire MosiE_c ;
wire SckE_c ;
wire TP8_c ;
wire LastWriteDac ;
wire un1_SpiRst_0_sqmuxa_1_i ;
wire N_5483 ;
wire DacESetpointWritten ;
wire SpiRst_1z ;
wire SpiXferCompleteOut ;
wire LastSpiXferComplete_1z ;
wire N_60 ;
wire N_1859_i_i ;
wire FCCC_C0_0_GL0 ;
wire shot_i_arst_i ;
wire SpiRst_rep_Z ;
wire GND ;
wire VCC ;
wire SpiRst_arst ;
wire SpiRst_arst_i ;
wire N_5403_i ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
// @43:145
  SLE SpiRst_rep (
	.Q(SpiRst_rep_Z),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1859_i_i),
	.EN(N_60),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  CLKINT SpiRst_rep_RNIU7NB (
	.Y(SpiRst_arst),
	.A(SpiRst_rep_Z)
);
  CFG1 SpiRst_rep_RNIU7NB_0 (
	.A(SpiRst_arst),
	.Y(SpiRst_arst_i)
);
defparam SpiRst_rep_RNIU7NB_0.INIT=2'h1;
// @43:145
  SLE LastSpiXferComplete (
	.Q(LastSpiXferComplete_1z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiXferCompleteOut),
	.EN(N_5403_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:145
  SLE SpiRst (
	.Q(SpiRst_1z),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1859_i_i),
	.EN(N_60),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:145
  SLE TransferComplete (
	.Q(DacESetpointWritten),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_5483),
	.EN(un1_SpiRst_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:145
  CFG4 LastSpiXferComplete_RNO (
	.A(LastWriteDac),
	.B(TP8_c),
	.C(LastSpiXferComplete_1z),
	.D(SpiXferCompleteOut),
	.Y(N_5403_i)
);
defparam LastSpiXferComplete_RNO.INIT=16'h0990;
// @43:115
  SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_3 Spi (
	.DacESetpointToWrite(DacESetpointToWrite[23:0]),
	.un1_Mosi_i_0_sqmuxa_1_i_0(un1_Mosi_i_0_sqmuxa_1_i_0),
	.SpiRst(SpiRst_1z),
	.SpiXferCompleteOut(SpiXferCompleteOut),
	.SckE_c(SckE_c),
	.SpiRst_arst_i(SpiRst_arst_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.MosiE_c(MosiE_c),
	.N_65_i_set(N_65_i_set),
	.N_65_i_i(N_65_i_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiDacPorts_work_dmmainports_dmmain_0layer1_8 */

module SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_4 (
  DacFSetpointToWrite,
  un1_Mosi_i_0_sqmuxa_1_i_0,
  SpiRst,
  SpiXferCompleteOut,
  SckF_c,
  SpiRst_arst_i,
  FCCC_C0_0_GL0,
  un1_rst_3_i,
  MosiF_c,
  N_936_i_set,
  N_936_i_i
)
;
input [23:0] DacFSetpointToWrite ;
output un1_Mosi_i_0_sqmuxa_1_i_0 ;
input SpiRst ;
output SpiXferCompleteOut ;
output SckF_c ;
input SpiRst_arst_i ;
input FCCC_C0_0_GL0 ;
input un1_rst_3_i ;
output MosiF_c ;
input N_936_i_set ;
output N_936_i_i ;
wire un1_Mosi_i_0_sqmuxa_1_i_0 ;
wire SpiRst ;
wire SpiXferCompleteOut ;
wire SckF_c ;
wire SpiRst_arst_i ;
wire FCCC_C0_0_GL0 ;
wire un1_rst_3_i ;
wire MosiF_c ;
wire N_936_i_set ;
wire N_936_i_i ;
wire [8:0] ClkDiv_Z;
wire [0:0] ClkDiv_i;
wire [2:0] SpiBitPos_Z;
wire [1:0] SpiBitPos_6;
wire [23:0] DataToMosi_i_Z;
wire [8:2] ClkDiv_3_Z;
wire [3:3] SUM_i_0_0;
wire [0:0] un1_Mosi_i_0_sqmuxa_1_0_1_Z;
wire DataToMosiLatched_Z ;
wire DataToMosiLatched_i ;
wire N_936_i_Z ;
wire un1_rst_3_rs_4 ;
wire MosiF_crs ;
wire VCC ;
wire N_1921 ;
wire GND ;
wire N_1031_i ;
wire XferComplete_ice_4 ;
wire N_1906_i_i_0 ;
wire N_1033_i ;
wire N_1907_i_i ;
wire N_1038_i ;
wire N_1036_i ;
wire un6_clkdiv_cry_3_S_4 ;
wire un6_clkdiv_cry_1_S_4 ;
wire un6_clkdiv_s_1_360_FCO ;
wire un6_clkdiv_s_1_360_S ;
wire un6_clkdiv_s_1_360_Y ;
wire un6_clkdiv_cry_1_Z ;
wire un6_clkdiv_cry_1_Y_4 ;
wire un6_clkdiv_cry_2_Z ;
wire un6_clkdiv_cry_2_S_4 ;
wire un6_clkdiv_cry_2_Y_4 ;
wire un6_clkdiv_cry_3_Z ;
wire un6_clkdiv_cry_3_Y_4 ;
wire un6_clkdiv_cry_4_Z ;
wire un6_clkdiv_cry_4_S_4 ;
wire un6_clkdiv_cry_4_Y_4 ;
wire un6_clkdiv_cry_5_Z ;
wire un6_clkdiv_cry_5_S_4 ;
wire un6_clkdiv_cry_5_Y_4 ;
wire un6_clkdiv_cry_6_Z ;
wire un6_clkdiv_cry_6_S_4 ;
wire un6_clkdiv_cry_6_Y_4 ;
wire un6_clkdiv_s_8_FCO_4 ;
wire un6_clkdiv_s_8_S_4 ;
wire un6_clkdiv_s_8_Y_4 ;
wire un6_clkdiv_cry_7_Z ;
wire un6_clkdiv_cry_7_S_4 ;
wire un6_clkdiv_cry_7_Y_4 ;
wire Mosi_i_3_23_i_m2_1_0_co1 ;
wire Mosi_i_3_23_i_m2_1_wmux_0_S_0 ;
wire Mosi_i_3_23_i_m2_1_wmux_0_Y_0 ;
wire N_1959 ;
wire N_1960 ;
wire Mosi_i_3_23_i_m2_1_0_y0 ;
wire Mosi_i_3_23_i_m2_1_0_co0 ;
wire Mosi_i_3_23_i_m2_1_wmux_S_0 ;
wire N_1954 ;
wire N_1957 ;
wire Mosi_i_3_5_i_m2_1_0_co1 ;
wire Mosi_i_3_5_i_m2_1_wmux_0_S_2 ;
wire Mosi_i_3_5_i_m2_1_0_y0 ;
wire Mosi_i_3_5_i_m2_1_0_co0 ;
wire Mosi_i_3_5_i_m2_1_wmux_S_2 ;
wire Mosi_i_3_18_i_m2_2_wmux_3_FCO_3 ;
wire Mosi_i_3_18_i_m2_2_wmux_3_S_3 ;
wire N_1927 ;
wire Mosi_i_3_18_i_m2_2_0_y1 ;
wire Mosi_i_3_18_i_m2_2_0_y3 ;
wire Mosi_i_3_18_i_m2_2_co1_0 ;
wire Mosi_i_3_18_i_m2_2_wmux_2_S_3 ;
wire Mosi_i_3_18_i_m2_2_y0_0 ;
wire Mosi_i_3_18_i_m2_2_co0_0 ;
wire Mosi_i_3_18_i_m2_2_wmux_1_S_3 ;
wire Mosi_i_3_18_i_m2_2_0_co1 ;
wire Mosi_i_3_18_i_m2_2_wmux_0_S_3 ;
wire Mosi_i_3_18_i_m2_2_0_y0 ;
wire Mosi_i_3_18_i_m2_2_0_co0 ;
wire Mosi_i_3_18_i_m2_2_wmux_S_3 ;
wire N_1884 ;
wire N_1840_fc ;
wire Mosi_i_3_23_i_m2_2_0_1_Z ;
wire Mosi_i_3_23_i_m2_2_1 ;
wire Mosi_i_3_21_i_m2_1_2 ;
wire N_1930 ;
wire N_1857_fc ;
wire un3_clkdivlt8 ;
wire N_1959_1 ;
wire N_1954_2 ;
wire Sck_i_0_i_o2_0_Z ;
wire un3_clkdivlto8_3_Z ;
wire N_1889 ;
wire un3_clkdivlto8_3_0 ;
wire N_1882 ;
wire N_1919 ;
wire N_5261 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
  CFG1 \ClkDiv_RNO[0]  (
	.A(ClkDiv_Z[0]),
	.Y(ClkDiv_i[0])
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
  CFG1 DataToMosiLatched_RNIO423 (
	.A(DataToMosiLatched_Z),
	.Y(DataToMosiLatched_i)
);
defparam DataToMosiLatched_RNIO423.INIT=2'h1;
  CFG1 N_936_i_i_0 (
	.A(N_936_i_Z),
	.Y(N_936_i_i)
);
defparam N_936_i_i_0.INIT=2'h1;
  CFG3 Mosi_i_RNICVUU (
	.A(N_936_i_set),
	.B(un1_rst_3_rs_4),
	.C(MosiF_crs),
	.Y(MosiF_c)
);
defparam Mosi_i_RNICVUU.INIT=8'hF8;
// @37:89
  SLE Mosi_i (
	.Q(MosiF_crs),
	.ADn(VCC),
	.ALn(un1_rst_3_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1921),
	.EN(un1_Mosi_i_0_sqmuxa_1_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_3_rs (
	.Q(un1_rst_3_rs_4),
	.ADn(VCC),
	.ALn(un1_rst_3_i),
	.CLK(N_936_i_Z),
	.D(VCC),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE DataToMosiLatched (
	.Q(DataToMosiLatched_Z),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \SpiBitPos[1]  (
	.Q(SpiBitPos_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \SpiBitPos[0]  (
	.Q(SpiBitPos_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE Sck_i (
	.Q(SckF_c),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1031_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE XferComplete_i (
	.Q(SpiXferCompleteOut),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(XferComplete_ice_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \SpiBitPos[4]  (
	.Q(N_1906_i_i_0),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1033_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \SpiBitPos[3]  (
	.Q(N_1907_i_i),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1038_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \SpiBitPos[2]  (
	.Q(SpiBitPos_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1036_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[1]  (
	.Q(DataToMosi_i_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[1]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[0]  (
	.Q(DataToMosi_i_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[0]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[16]  (
	.Q(DataToMosi_i_Z[16]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[16]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[15]  (
	.Q(DataToMosi_i_Z[15]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[15]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[14]  (
	.Q(DataToMosi_i_Z[14]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[14]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[13]  (
	.Q(DataToMosi_i_Z[13]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[13]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[12]  (
	.Q(DataToMosi_i_Z[12]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[12]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[11]  (
	.Q(DataToMosi_i_Z[11]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[11]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[10]  (
	.Q(DataToMosi_i_Z[10]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[10]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[9]  (
	.Q(DataToMosi_i_Z[9]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[9]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[8]  (
	.Q(DataToMosi_i_Z[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[8]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[7]  (
	.Q(DataToMosi_i_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[7]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[6]  (
	.Q(DataToMosi_i_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[6]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[5]  (
	.Q(DataToMosi_i_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[5]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[4]  (
	.Q(DataToMosi_i_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[4]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[3]  (
	.Q(DataToMosi_i_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[3]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[2]  (
	.Q(DataToMosi_i_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[2]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un6_clkdiv_cry_3_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un6_clkdiv_cry_1_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[23]  (
	.Q(DataToMosi_i_Z[23]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[23]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[22]  (
	.Q(DataToMosi_i_Z[22]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[22]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[21]  (
	.Q(DataToMosi_i_Z[21]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[21]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[20]  (
	.Q(DataToMosi_i_Z[20]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[20]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[19]  (
	.Q(DataToMosi_i_Z[19]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[19]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[18]  (
	.Q(DataToMosi_i_Z[18]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[18]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[17]  (
	.Q(DataToMosi_i_Z[17]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[17]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[8]  (
	.Q(ClkDiv_Z[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:116
  ARI1 un6_clkdiv_s_1_360 (
	.FCO(un6_clkdiv_s_1_360_FCO),
	.S(un6_clkdiv_s_1_360_S),
	.Y(un6_clkdiv_s_1_360_Y),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un6_clkdiv_s_1_360.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_1 (
	.FCO(un6_clkdiv_cry_1_Z),
	.S(un6_clkdiv_cry_1_S_4),
	.Y(un6_clkdiv_cry_1_Y_4),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_s_1_360_FCO)
);
defparam un6_clkdiv_cry_1.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_2 (
	.FCO(un6_clkdiv_cry_2_Z),
	.S(un6_clkdiv_cry_2_S_4),
	.Y(un6_clkdiv_cry_2_Y_4),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_1_Z)
);
defparam un6_clkdiv_cry_2.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_3 (
	.FCO(un6_clkdiv_cry_3_Z),
	.S(un6_clkdiv_cry_3_S_4),
	.Y(un6_clkdiv_cry_3_Y_4),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_2_Z)
);
defparam un6_clkdiv_cry_3.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_4 (
	.FCO(un6_clkdiv_cry_4_Z),
	.S(un6_clkdiv_cry_4_S_4),
	.Y(un6_clkdiv_cry_4_Y_4),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_3_Z)
);
defparam un6_clkdiv_cry_4.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_5 (
	.FCO(un6_clkdiv_cry_5_Z),
	.S(un6_clkdiv_cry_5_S_4),
	.Y(un6_clkdiv_cry_5_Y_4),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_4_Z)
);
defparam un6_clkdiv_cry_5.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_6 (
	.FCO(un6_clkdiv_cry_6_Z),
	.S(un6_clkdiv_cry_6_S_4),
	.Y(un6_clkdiv_cry_6_Y_4),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_5_Z)
);
defparam un6_clkdiv_cry_6.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_s_8 (
	.FCO(un6_clkdiv_s_8_FCO_4),
	.S(un6_clkdiv_s_8_S_4),
	.Y(un6_clkdiv_s_8_Y_4),
	.B(ClkDiv_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_7_Z)
);
defparam un6_clkdiv_s_8.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_7 (
	.FCO(un6_clkdiv_cry_7_Z),
	.S(un6_clkdiv_cry_7_S_4),
	.Y(un6_clkdiv_cry_7_Y_4),
	.B(ClkDiv_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_6_Z)
);
defparam un6_clkdiv_cry_7.INIT=20'h4AA00;
// @37:133
  ARI1 Mosi_i_3_23_i_m2_1_wmux_0 (
	.FCO(Mosi_i_3_23_i_m2_1_0_co1),
	.S(Mosi_i_3_23_i_m2_1_wmux_0_S_0),
	.Y(Mosi_i_3_23_i_m2_1_wmux_0_Y_0),
	.B(N_1907_i_i),
	.C(N_1959),
	.D(N_1960),
	.A(Mosi_i_3_23_i_m2_1_0_y0),
	.FCI(Mosi_i_3_23_i_m2_1_0_co0)
);
defparam Mosi_i_3_23_i_m2_1_wmux_0.INIT=20'h0F588;
// @37:133
  ARI1 Mosi_i_3_23_i_m2_1_0_wmux (
	.FCO(Mosi_i_3_23_i_m2_1_0_co0),
	.S(Mosi_i_3_23_i_m2_1_wmux_S_0),
	.Y(Mosi_i_3_23_i_m2_1_0_y0),
	.B(N_1907_i_i),
	.C(N_1954),
	.D(N_1957),
	.A(SpiBitPos_Z[1]),
	.FCI(VCC)
);
defparam Mosi_i_3_23_i_m2_1_0_wmux.INIT=20'h0FA44;
// @37:133
  ARI1 Mosi_i_3_5_i_m2_1_wmux_0 (
	.FCO(Mosi_i_3_5_i_m2_1_0_co1),
	.S(Mosi_i_3_5_i_m2_1_wmux_0_S_2),
	.Y(N_1957),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[5]),
	.D(DataToMosi_i_Z[21]),
	.A(Mosi_i_3_5_i_m2_1_0_y0),
	.FCI(Mosi_i_3_5_i_m2_1_0_co0)
);
defparam Mosi_i_3_5_i_m2_1_wmux_0.INIT=20'h0F588;
// @37:133
  ARI1 Mosi_i_3_5_i_m2_1_0_wmux (
	.FCO(Mosi_i_3_5_i_m2_1_0_co0),
	.S(Mosi_i_3_5_i_m2_1_wmux_S_2),
	.Y(Mosi_i_3_5_i_m2_1_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[1]),
	.D(DataToMosi_i_Z[17]),
	.A(N_1906_i_i_0),
	.FCI(VCC)
);
defparam Mosi_i_3_5_i_m2_1_0_wmux.INIT=20'h0FA44;
  ARI1 Mosi_i_3_18_i_m2_2_wmux_3 (
	.FCO(Mosi_i_3_18_i_m2_2_wmux_3_FCO_3),
	.S(Mosi_i_3_18_i_m2_2_wmux_3_S_3),
	.Y(N_1927),
	.B(Mosi_i_3_18_i_m2_2_0_y1),
	.C(SpiBitPos_Z[1]),
	.D(VCC),
	.A(Mosi_i_3_18_i_m2_2_0_y3),
	.FCI(Mosi_i_3_18_i_m2_2_co1_0)
);
defparam Mosi_i_3_18_i_m2_2_wmux_3.INIT=20'h0EC2C;
  ARI1 Mosi_i_3_18_i_m2_2_wmux_2 (
	.FCO(Mosi_i_3_18_i_m2_2_co1_0),
	.S(Mosi_i_3_18_i_m2_2_wmux_2_S_3),
	.Y(Mosi_i_3_18_i_m2_2_0_y3),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[6]),
	.D(DataToMosi_i_Z[22]),
	.A(Mosi_i_3_18_i_m2_2_y0_0),
	.FCI(Mosi_i_3_18_i_m2_2_co0_0)
);
defparam Mosi_i_3_18_i_m2_2_wmux_2.INIT=20'h0F588;
  ARI1 Mosi_i_3_18_i_m2_2_wmux_1 (
	.FCO(Mosi_i_3_18_i_m2_2_co0_0),
	.S(Mosi_i_3_18_i_m2_2_wmux_1_S_3),
	.Y(Mosi_i_3_18_i_m2_2_y0_0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[2]),
	.D(DataToMosi_i_Z[18]),
	.A(N_1906_i_i_0),
	.FCI(Mosi_i_3_18_i_m2_2_0_co1)
);
defparam Mosi_i_3_18_i_m2_2_wmux_1.INIT=20'h0FA44;
  ARI1 Mosi_i_3_18_i_m2_2_wmux_0 (
	.FCO(Mosi_i_3_18_i_m2_2_0_co1),
	.S(Mosi_i_3_18_i_m2_2_wmux_0_S_3),
	.Y(Mosi_i_3_18_i_m2_2_0_y1),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[4]),
	.D(DataToMosi_i_Z[20]),
	.A(Mosi_i_3_18_i_m2_2_0_y0),
	.FCI(Mosi_i_3_18_i_m2_2_0_co0)
);
defparam Mosi_i_3_18_i_m2_2_wmux_0.INIT=20'h0F588;
  ARI1 Mosi_i_3_18_i_m2_2_0_wmux (
	.FCO(Mosi_i_3_18_i_m2_2_0_co0),
	.S(Mosi_i_3_18_i_m2_2_wmux_S_3),
	.Y(Mosi_i_3_18_i_m2_2_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[0]),
	.D(DataToMosi_i_Z[16]),
	.A(N_1906_i_i_0),
	.FCI(VCC)
);
defparam Mosi_i_3_18_i_m2_2_0_wmux.INIT=20'h0FA44;
// @37:89
  CFG4 \SpiBitPos_6_1.N_1033_i  (
	.A(N_1907_i_i),
	.B(N_1906_i_i_0),
	.C(N_1884),
	.D(N_1840_fc),
	.Y(N_1033_i)
);
defparam \SpiBitPos_6_1.N_1033_i .INIT=16'hCCC8;
// @37:89
  CFG4 \SpiBitPos_6_1.N_1038_i  (
	.A(N_1840_fc),
	.B(SUM_i_0_0[3]),
	.C(N_1907_i_i),
	.D(N_1884),
	.Y(N_1038_i)
);
defparam \SpiBitPos_6_1.N_1038_i .INIT=16'h3031;
// @48:775
  CFG3 \SpiBitPos_RNISRT6[0]  (
	.A(SpiBitPos_Z[0]),
	.B(SpiBitPos_Z[1]),
	.C(SpiBitPos_Z[2]),
	.Y(N_1884)
);
defparam \SpiBitPos_RNISRT6[0] .INIT=8'hFE;
// @37:133
  CFG3 Mosi_i_3_23_i_m2_2_0 (
	.A(Mosi_i_3_23_i_m2_2_0_1_Z),
	.B(N_1927),
	.C(N_1907_i_i),
	.Y(Mosi_i_3_23_i_m2_2_1)
);
defparam Mosi_i_3_23_i_m2_2_0.INIT=8'h5C;
// @37:133
  CFG4 Mosi_i_3_23_i_m2_2_0_1 (
	.A(DataToMosi_i_Z[10]),
	.B(DataToMosi_i_Z[14]),
	.C(Mosi_i_3_21_i_m2_1_2),
	.D(SpiBitPos_Z[1]),
	.Y(Mosi_i_3_23_i_m2_2_0_1_Z)
);
defparam Mosi_i_3_23_i_m2_2_0_1.INIT=16'h350F;
  CFG3 Mosi_i_7_i_m2_RNO (
	.A(Mosi_i_3_23_i_m2_1_wmux_0_Y_0),
	.B(SpiBitPos_Z[0]),
	.C(Mosi_i_3_23_i_m2_2_1),
	.Y(N_1930)
);
defparam Mosi_i_7_i_m2_RNO.INIT=8'hE2;
// @37:133
  CFG4 Mosi_i_3_21_i_m2_1 (
	.A(DataToMosi_i_Z[8]),
	.B(DataToMosi_i_Z[12]),
	.C(SpiBitPos_Z[2]),
	.D(SpiBitPos_Z[1]),
	.Y(Mosi_i_3_21_i_m2_1_2)
);
defparam Mosi_i_3_21_i_m2_1.INIT=16'hF0CA;
// @48:775
  CFG2 \SpiBitPos_RNI7SJ4[0]  (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[0]),
	.Y(N_1857_fc)
);
defparam \SpiBitPos_RNI7SJ4[0] .INIT=4'hE;
// @37:133
  CFG3 Mosi_i_3_9_i_m2 (
	.A(DataToMosi_i_Z[9]),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[13]),
	.Y(N_1960)
);
defparam Mosi_i_3_9_i_m2.INIT=8'hE2;
// @37:114
  CFG4 un3_clkdivlto3 (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_Z[1]),
	.D(ClkDiv_Z[0]),
	.Y(un3_clkdivlt8)
);
defparam un3_clkdivlto3.INIT=16'h0111;
// @43:115
  CFG2 N_936_i (
	.A(DacFSetpointToWrite[23]),
	.B(SpiRst),
	.Y(N_936_i_Z)
);
defparam N_936_i.INIT=4'h8;
// @37:133
  CFG4 Mosi_i_3_8_i_m2_1_0 (
	.A(DataToMosi_i_Z[23]),
	.B(DataToMosi_i_Z[7]),
	.C(N_1906_i_i_0),
	.D(SpiBitPos_Z[2]),
	.Y(N_1959_1)
);
defparam Mosi_i_3_8_i_m2_1_0.INIT=16'h00AC;
// @37:133
  CFG4 Mosi_i_3_2_i_m2_2_0 (
	.A(DataToMosi_i_Z[19]),
	.B(DataToMosi_i_Z[3]),
	.C(N_1906_i_i_0),
	.D(SpiBitPos_Z[2]),
	.Y(N_1954_2)
);
defparam Mosi_i_3_2_i_m2_2_0.INIT=16'hAC00;
// @37:89
  CFG4 Sck_i_0_i_o2_0 (
	.A(ClkDiv_Z[4]),
	.B(SpiXferCompleteOut),
	.C(ClkDiv_Z[6]),
	.D(ClkDiv_Z[5]),
	.Y(Sck_i_0_i_o2_0_Z)
);
defparam Sck_i_0_i_o2_0.INIT=16'hDFFF;
// @37:114
  CFG3 un3_clkdivlto8_3 (
	.A(ClkDiv_Z[7]),
	.B(un3_clkdivlt8),
	.C(ClkDiv_Z[8]),
	.Y(un3_clkdivlto8_3_Z)
);
defparam un3_clkdivlto8_3.INIT=8'hDF;
// @32:47
  CFG4 \un1_Mosi_i_0_sqmuxa_1_0_o2[0]  (
	.A(N_1906_i_i_0),
	.B(N_1907_i_i),
	.C(N_1857_fc),
	.D(SpiBitPos_Z[2]),
	.Y(N_1889)
);
defparam \un1_Mosi_i_0_sqmuxa_1_0_o2[0] .INIT=16'hFFFE;
// @37:133
  CFG3 Mosi_i_3_8_i_m2 (
	.A(DataToMosi_i_Z[11]),
	.B(SpiBitPos_Z[2]),
	.C(N_1959_1),
	.Y(N_1959)
);
defparam Mosi_i_3_8_i_m2.INIT=8'hF8;
// @37:133
  CFG3 Mosi_i_3_2_i_m2 (
	.A(DataToMosi_i_Z[15]),
	.B(SpiBitPos_Z[2]),
	.C(N_1954_2),
	.Y(N_1954)
);
defparam Mosi_i_3_2_i_m2.INIT=8'hF2;
// @37:114
  CFG4 un3_clkdivlto8 (
	.A(ClkDiv_Z[4]),
	.B(un3_clkdivlto8_3_Z),
	.C(ClkDiv_Z[6]),
	.D(ClkDiv_Z[5]),
	.Y(un3_clkdivlto8_3_0)
);
defparam un3_clkdivlto8.INIT=16'hDFFF;
// @37:114
  CFG4 \SpiBitPos_6_1.SUM_i_o2_0[4]  (
	.A(N_1857_fc),
	.B(SckF_c),
	.C(un3_clkdivlto8_3_Z),
	.D(Sck_i_0_i_o2_0_Z),
	.Y(N_1882)
);
defparam \SpiBitPos_6_1.SUM_i_o2_0[4] .INIT=16'hFFFB;
// @37:89
  CFG3 XferComplete_ice (
	.A(SckF_c),
	.B(N_1889),
	.C(un3_clkdivlto8_3_0),
	.Y(XferComplete_ice_4)
);
defparam XferComplete_ice.INIT=8'h01;
// @37:114
  CFG3 \SpiBitPos_6_1.SUM_i_o2[3]  (
	.A(un3_clkdivlto8_3_Z),
	.B(SckF_c),
	.C(Sck_i_0_i_o2_0_Z),
	.Y(N_1840_fc)
);
defparam \SpiBitPos_6_1.SUM_i_o2[3] .INIT=8'hFB;
// @37:114
  CFG2 \ClkDiv_3[8]  (
	.A(un3_clkdivlto8_3_0),
	.B(un6_clkdiv_s_8_S_4),
	.Y(ClkDiv_3_Z[8])
);
defparam \ClkDiv_3[8] .INIT=4'h8;
// @37:114
  CFG2 \ClkDiv_3[7]  (
	.A(un3_clkdivlto8_3_0),
	.B(un6_clkdiv_cry_7_S_4),
	.Y(ClkDiv_3_Z[7])
);
defparam \ClkDiv_3[7] .INIT=4'h8;
// @37:114
  CFG2 \ClkDiv_3[6]  (
	.A(un3_clkdivlto8_3_0),
	.B(un6_clkdiv_cry_6_S_4),
	.Y(ClkDiv_3_Z[6])
);
defparam \ClkDiv_3[6] .INIT=4'h8;
// @37:114
  CFG2 \ClkDiv_3[5]  (
	.A(un3_clkdivlto8_3_0),
	.B(un6_clkdiv_cry_5_S_4),
	.Y(ClkDiv_3_Z[5])
);
defparam \ClkDiv_3[5] .INIT=4'h8;
// @37:114
  CFG2 \ClkDiv_3[4]  (
	.A(un3_clkdivlto8_3_0),
	.B(un6_clkdiv_cry_4_S_4),
	.Y(ClkDiv_3_Z[4])
);
defparam \ClkDiv_3[4] .INIT=4'h8;
// @37:114
  CFG2 \ClkDiv_3[2]  (
	.A(un3_clkdivlto8_3_0),
	.B(un6_clkdiv_cry_2_S_4),
	.Y(ClkDiv_3_Z[2])
);
defparam \ClkDiv_3[2] .INIT=4'h8;
// @32:47
  CFG3 \un1_Mosi_i_0_sqmuxa_1_0_m2[0]  (
	.A(SckF_c),
	.B(un3_clkdivlto8_3_0),
	.C(N_1906_i_i_0),
	.Y(N_1919)
);
defparam \un1_Mosi_i_0_sqmuxa_1_0_m2[0] .INIT=8'hD1;
// @37:114
  CFG3 Mosi_i_7_i_m2 (
	.A(N_1930),
	.B(un3_clkdivlto8_3_0),
	.C(DacFSetpointToWrite[23]),
	.Y(N_1921)
);
defparam Mosi_i_7_i_m2.INIT=8'hE2;
// @37:114
  CFG4 \SpiBitPos_6_1.SUM_0_a2_0[1]  (
	.A(N_1906_i_i_0),
	.B(N_1907_i_i),
	.C(N_1882),
	.D(SpiBitPos_Z[2]),
	.Y(N_5261)
);
defparam \SpiBitPos_6_1.SUM_0_a2_0[1] .INIT=16'h0F0E;
// @32:47
  CFG4 \un1_Mosi_i_0_sqmuxa_1_0_1[0]  (
	.A(un3_clkdivlto8_3_0),
	.B(N_1919),
	.C(SpiXferCompleteOut),
	.D(N_1907_i_i),
	.Y(un1_Mosi_i_0_sqmuxa_1_0_1_Z[0])
);
defparam \un1_Mosi_i_0_sqmuxa_1_0_1[0] .INIT=16'h73FB;
// @37:114
  CFG4 \SpiBitPos_6_1.SUM_i_0_0[3]  (
	.A(N_1906_i_i_0),
	.B(N_1907_i_i),
	.C(N_1882),
	.D(SpiBitPos_Z[2]),
	.Y(SUM_i_0_0[3])
);
defparam \SpiBitPos_6_1.SUM_i_0_0[3] .INIT=16'h010D;
// @37:114
  CFG3 \SpiBitPos_6_1.SUM_0[0]  (
	.A(N_1840_fc),
	.B(SpiBitPos_Z[0]),
	.C(N_1889),
	.Y(SpiBitPos_6[0])
);
defparam \SpiBitPos_6_1.SUM_0[0] .INIT=8'h98;
// @37:114
  CFG4 \SpiBitPos_6_1.SUM_0[1]  (
	.A(SpiBitPos_Z[0]),
	.B(SpiBitPos_Z[1]),
	.C(N_1840_fc),
	.D(N_5261),
	.Y(SpiBitPos_6[1])
);
defparam \SpiBitPos_6_1.SUM_0[1] .INIT=16'hFFC8;
// @37:89
  CFG4 \SpiBitPos_6_1.N_1036_i  (
	.A(N_1906_i_i_0),
	.B(N_1907_i_i),
	.C(N_1882),
	.D(SpiBitPos_Z[2]),
	.Y(N_1036_i)
);
defparam \SpiBitPos_6_1.N_1036_i .INIT=16'hF00E;
// @37:89
  CFG4 Sck_i_RNO (
	.A(un3_clkdivlto8_3_Z),
	.B(N_1889),
	.C(SckF_c),
	.D(Sck_i_0_i_o2_0_Z),
	.Y(N_1031_i)
);
defparam Sck_i_RNO.INIT=16'hF0B4;
// @37:89
  CFG4 \un1_Mosi_i_0_sqmuxa_1_0_1_RNITS3V[0]  (
	.A(N_1889),
	.B(N_1884),
	.C(un1_Mosi_i_0_sqmuxa_1_0_1_Z[0]),
	.D(un3_clkdivlto8_3_0),
	.Y(un1_Mosi_i_0_sqmuxa_1_i_0)
);
defparam \un1_Mosi_i_0_sqmuxa_1_0_1_RNITS3V[0] .INIT=16'h020A;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_4 */

module SpiDacPorts_work_dmmainports_dmmain_0layer1_9 (
  un1_Mosi_i_0_sqmuxa_1_i_0,
  DacFSetpointToWrite,
  N_936_i_i,
  N_936_i_set,
  MosiF_c,
  un1_rst_3_i,
  SckF_c,
  TP8_c,
  LastWriteDac,
  un1_SpiRst_0_sqmuxa_1_i,
  N_2335,
  DacFSetpointWritten,
  SpiRst_1z,
  SpiXferCompleteOut,
  LastSpiXferComplete_1z,
  N_691,
  N_1859_i_i,
  FCCC_C0_0_GL0,
  shot_i_arst_i
)
;
output un1_Mosi_i_0_sqmuxa_1_i_0 ;
input [23:0] DacFSetpointToWrite ;
output N_936_i_i ;
input N_936_i_set ;
output MosiF_c ;
input un1_rst_3_i ;
output SckF_c ;
input TP8_c ;
input LastWriteDac ;
input un1_SpiRst_0_sqmuxa_1_i ;
input N_2335 ;
output DacFSetpointWritten ;
output SpiRst_1z ;
output SpiXferCompleteOut ;
output LastSpiXferComplete_1z ;
input N_691 ;
input N_1859_i_i ;
input FCCC_C0_0_GL0 ;
input shot_i_arst_i ;
wire un1_Mosi_i_0_sqmuxa_1_i_0 ;
wire N_936_i_i ;
wire N_936_i_set ;
wire MosiF_c ;
wire un1_rst_3_i ;
wire SckF_c ;
wire TP8_c ;
wire LastWriteDac ;
wire un1_SpiRst_0_sqmuxa_1_i ;
wire N_2335 ;
wire DacFSetpointWritten ;
wire SpiRst_1z ;
wire SpiXferCompleteOut ;
wire LastSpiXferComplete_1z ;
wire N_691 ;
wire N_1859_i_i ;
wire FCCC_C0_0_GL0 ;
wire shot_i_arst_i ;
wire SpiRst_rep_Z ;
wire GND ;
wire VCC ;
wire SpiRst_arst ;
wire SpiRst_arst_i ;
wire N_647_i ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
// @43:145
  SLE SpiRst_rep (
	.Q(SpiRst_rep_Z),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1859_i_i),
	.EN(N_691),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  CLKINT SpiRst_rep_RNIVK5C (
	.Y(SpiRst_arst),
	.A(SpiRst_rep_Z)
);
  CFG1 SpiRst_rep_RNIVK5C_0 (
	.A(SpiRst_arst),
	.Y(SpiRst_arst_i)
);
defparam SpiRst_rep_RNIVK5C_0.INIT=2'h1;
// @43:145
  SLE LastSpiXferComplete (
	.Q(LastSpiXferComplete_1z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiXferCompleteOut),
	.EN(N_647_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:145
  SLE SpiRst (
	.Q(SpiRst_1z),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_1859_i_i),
	.EN(N_691),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:145
  SLE TransferComplete (
	.Q(DacFSetpointWritten),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_2335),
	.EN(un1_SpiRst_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:145
  CFG4 LastSpiXferComplete_RNO (
	.A(LastWriteDac),
	.B(TP8_c),
	.C(LastSpiXferComplete_1z),
	.D(SpiXferCompleteOut),
	.Y(N_647_i)
);
defparam LastSpiXferComplete_RNO.INIT=16'h0990;
// @43:115
  SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_4 Spi (
	.DacFSetpointToWrite(DacFSetpointToWrite[23:0]),
	.un1_Mosi_i_0_sqmuxa_1_i_0(un1_Mosi_i_0_sqmuxa_1_i_0),
	.SpiRst(SpiRst_1z),
	.SpiXferCompleteOut(SpiXferCompleteOut),
	.SckF_c(SckF_c),
	.SpiRst_arst_i(SpiRst_arst_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.un1_rst_3_i(un1_rst_3_i),
	.MosiF_c(MosiF_c),
	.N_936_i_set(N_936_i_set),
	.N_936_i_i(N_936_i_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiDacPorts_work_dmmainports_dmmain_0layer1_9 */

module DMMainPorts (
  DMMainPorts_1_RamBusDataOut,
  nCsA_c,
  nCsE_c,
  nCsD_c,
  nCsC_c,
  nCsB_c,
  nCsF_c,
  SckF_c,
  MosiF_c,
  SckE_c,
  MosiE_c,
  SckD_c,
  MosiD_c,
  SckC_c,
  MosiC_c,
  SckB_c,
  MosiB_c,
  TP6_c,
  TP7_c,
  Tx2_c,
  Rx2_c,
  Tx1_c,
  Rx1_c,
  Tx0_c,
  Rx0_c,
  Oe0_c,
  Oe1_c,
  Oe2_c,
  RegisterSpaceReadAck,
  RegisterSpaceWriteAck,
  popfeedthru_unused_31,
  popfeedthru_unused_16,
  popfeedthru_unused_17,
  popfeedthru_unused_18,
  popfeedthru_unused_19,
  popfeedthru_unused_20,
  popfeedthru_unused_21,
  popfeedthru_unused_22,
  popfeedthru_unused_23,
  popfeedthru_unused_24,
  popfeedthru_unused_25,
  popfeedthru_unused_26,
  popfeedthru_unused_27,
  popfeedthru_unused_28,
  popfeedthru_unused_29,
  popfeedthru_unused_30,
  popfeedthru_unused_8,
  popfeedthru_unused_9,
  popfeedthru_unused_10,
  popfeedthru_unused_11,
  popfeedthru_unused_12,
  popfeedthru_unused_13,
  popfeedthru_unused_14,
  popfeedthru_unused_15,
  popfeedthru_unused_36,
  popfeedthru_unused_37,
  popfeedthru_unused_38,
  popfeedthru_unused_39,
  popfeedthru_unused_40,
  popfeedthru_unused_41,
  popfeedthru_unused_42,
  popfeedthru_unused_43,
  popfeedthru_unused_44,
  popfeedthru_unused_45,
  popfeedthru_unused_46,
  popfeedthru_unused_33,
  popfeedthru_unused_34,
  popfeedthru_unused_35,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1,
  popfeedthru_unused_2,
  popfeedthru_unused_3,
  popfeedthru_unused_6,
  popfeedthru_unused_7,
  popfeedthru_unused_4,
  popfeedthru_unused_5,
  popfeedthru_unused_1,
  popfeedthru_unused_0,
  popfeedthru_unused,
  MSS_ADLIB_INST_RNIDP761,
  TP1_c,
  TP2_c,
  TP3_c,
  TP4_c,
  TP5_c,
  TP8_c,
  FCCC_C0_0_GL0
)
;
output [31:0] DMMainPorts_1_RamBusDataOut ;
output [3:0] nCsA_c ;
output [3:0] nCsE_c ;
output [3:0] nCsD_c ;
output [3:0] nCsC_c ;
output [3:0] nCsB_c ;
output [3:0] nCsF_c ;
output SckF_c ;
output MosiF_c ;
output SckE_c ;
output MosiE_c ;
output SckD_c ;
output MosiD_c ;
output SckC_c ;
output MosiC_c ;
output SckB_c ;
output MosiB_c ;
output TP6_c ;
output TP7_c ;
output Tx2_c ;
input Rx2_c ;
output Tx1_c ;
input Rx1_c ;
output Tx0_c ;
input Rx0_c ;
output Oe0_c ;
output Oe1_c ;
output Oe2_c ;
output RegisterSpaceReadAck ;
output RegisterSpaceWriteAck ;
input popfeedthru_unused_31 ;
input popfeedthru_unused_16 ;
input popfeedthru_unused_17 ;
input popfeedthru_unused_18 ;
input popfeedthru_unused_19 ;
input popfeedthru_unused_20 ;
input popfeedthru_unused_21 ;
input popfeedthru_unused_22 ;
input popfeedthru_unused_23 ;
input popfeedthru_unused_24 ;
input popfeedthru_unused_25 ;
input popfeedthru_unused_26 ;
input popfeedthru_unused_27 ;
input popfeedthru_unused_28 ;
input popfeedthru_unused_29 ;
input popfeedthru_unused_30 ;
input popfeedthru_unused_8 ;
input popfeedthru_unused_9 ;
input popfeedthru_unused_10 ;
input popfeedthru_unused_11 ;
input popfeedthru_unused_12 ;
input popfeedthru_unused_13 ;
input popfeedthru_unused_14 ;
input popfeedthru_unused_15 ;
input popfeedthru_unused_36 ;
input popfeedthru_unused_37 ;
input popfeedthru_unused_38 ;
input popfeedthru_unused_39 ;
input popfeedthru_unused_40 ;
input popfeedthru_unused_41 ;
input popfeedthru_unused_42 ;
input popfeedthru_unused_43 ;
input popfeedthru_unused_44 ;
input popfeedthru_unused_45 ;
input popfeedthru_unused_46 ;
input popfeedthru_unused_33 ;
input popfeedthru_unused_34 ;
input popfeedthru_unused_35 ;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1 ;
input popfeedthru_unused_2 ;
input popfeedthru_unused_3 ;
input popfeedthru_unused_6 ;
input popfeedthru_unused_7 ;
input popfeedthru_unused_4 ;
input popfeedthru_unused_5 ;
input popfeedthru_unused_1 ;
input popfeedthru_unused_0 ;
input popfeedthru_unused ;
input MSS_ADLIB_INST_RNIDP761 ;
output TP1_c ;
output TP2_c ;
output TP3_c ;
output TP4_c ;
output TP5_c ;
output TP8_c ;
input FCCC_C0_0_GL0 ;
wire SckF_c ;
wire MosiF_c ;
wire SckE_c ;
wire MosiE_c ;
wire SckD_c ;
wire MosiD_c ;
wire SckC_c ;
wire MosiC_c ;
wire SckB_c ;
wire MosiB_c ;
wire TP6_c ;
wire TP7_c ;
wire Tx2_c ;
wire Rx2_c ;
wire Tx1_c ;
wire Rx1_c ;
wire Tx0_c ;
wire Rx0_c ;
wire Oe0_c ;
wire Oe1_c ;
wire Oe2_c ;
wire RegisterSpaceReadAck ;
wire RegisterSpaceWriteAck ;
wire popfeedthru_unused_31 ;
wire popfeedthru_unused_16 ;
wire popfeedthru_unused_17 ;
wire popfeedthru_unused_18 ;
wire popfeedthru_unused_19 ;
wire popfeedthru_unused_20 ;
wire popfeedthru_unused_21 ;
wire popfeedthru_unused_22 ;
wire popfeedthru_unused_23 ;
wire popfeedthru_unused_24 ;
wire popfeedthru_unused_25 ;
wire popfeedthru_unused_26 ;
wire popfeedthru_unused_27 ;
wire popfeedthru_unused_28 ;
wire popfeedthru_unused_29 ;
wire popfeedthru_unused_30 ;
wire popfeedthru_unused_8 ;
wire popfeedthru_unused_9 ;
wire popfeedthru_unused_10 ;
wire popfeedthru_unused_11 ;
wire popfeedthru_unused_12 ;
wire popfeedthru_unused_13 ;
wire popfeedthru_unused_14 ;
wire popfeedthru_unused_15 ;
wire popfeedthru_unused_36 ;
wire popfeedthru_unused_37 ;
wire popfeedthru_unused_38 ;
wire popfeedthru_unused_39 ;
wire popfeedthru_unused_40 ;
wire popfeedthru_unused_41 ;
wire popfeedthru_unused_42 ;
wire popfeedthru_unused_43 ;
wire popfeedthru_unused_44 ;
wire popfeedthru_unused_45 ;
wire popfeedthru_unused_46 ;
wire popfeedthru_unused_33 ;
wire popfeedthru_unused_34 ;
wire popfeedthru_unused_35 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1 ;
wire popfeedthru_unused_2 ;
wire popfeedthru_unused_3 ;
wire popfeedthru_unused_6 ;
wire popfeedthru_unused_7 ;
wire popfeedthru_unused_4 ;
wire popfeedthru_unused_5 ;
wire popfeedthru_unused_1 ;
wire popfeedthru_unused_0 ;
wire popfeedthru_unused ;
wire MSS_ADLIB_INST_RNIDP761 ;
wire TP1_c ;
wire TP2_c ;
wire TP3_c ;
wire TP4_c ;
wire TP5_c ;
wire TP8_c ;
wire FCCC_C0_0_GL0 ;
wire [0:0] un1_Mosi_i_0_sqmuxa_1_i;
wire [0:0] un1_Mosi_i_0_sqmuxa_1_i_0;
wire [5:0] DacSetpointReadAddressChannel_Z;
wire [5:5] DacSetpointReadAddressChannel_s_Z;
wire [4:0] DacSetpointReadAddressChannel_s;
wire [2:0] DacSetpointReadAddressController_Z;
wire [1:0] DacSetpointReadAddressDac_Z;
wire [6:2] DacWriteNextState_rep_Z;
wire [21:0] DacWriteNextState_Z;
wire [20:2] DacWriteNextState_ns;
wire [23:0] DacSetpoints_1_2_Z;
wire [23:0] DacSetpointFromRead;
wire [23:0] DacSetpoints_1_1_Z;
wire [23:0] DacSetpoints_1_0_Z;
wire [23:0] DacSetpoints_0_3_Z;
wire [23:0] DacSetpoints_0_2_Z;
wire [23:0] DacSetpoints_0_1_Z;
wire [23:0] DacSetpoints_0_0_Z;
wire [1:0] DacSetpointReadedAddressDac_Z;
wire [2:0] DacSetpointReadedAddressController_Z;
wire [23:0] DacSetpoints_5_1_Z;
wire [23:0] DacSetpoints_5_0_Z;
wire [23:0] DacSetpoints_4_3_Z;
wire [23:0] DacSetpoints_4_2_Z;
wire [23:0] DacSetpoints_4_1_Z;
wire [23:0] DacSetpoints_4_0_Z;
wire [23:0] DacSetpoints_3_3_Z;
wire [23:0] DacSetpoints_3_2_Z;
wire [23:0] DacSetpoints_3_1_Z;
wire [23:0] DacSetpoints_3_0_Z;
wire [23:0] DacSetpoints_2_3_Z;
wire [23:0] DacSetpoints_2_2_Z;
wire [23:0] DacSetpoints_2_1_Z;
wire [23:0] DacSetpoints_2_0_Z;
wire [23:0] DacSetpoints_1_3_Z;
wire [23:0] DacESetpointToWrite_Z;
wire [21:21] un1_DacWriteNextState_292_0_a2_2_RNI1HC32;
wire [5:5] un1_DacWriteNextState_293_0;
wire [21:21] un1_DacWriteNextState_292_0_a2_2_RNIN6C32;
wire [21:21] un1_DacWriteNextState_292_0_a2_2_RNII1C32;
wire [21:21] un1_DacWriteNextState_292_0_a2_2_RNIDSB32;
wire [21:21] un1_DacWriteNextState_292_0_a2_2_RNI8NB32;
wire [21:21] un1_DacWriteNextState_292_0_a2_2_RNI3IB32;
wire [21:21] un1_DacWriteNextState_292_0_a2_2_RNI2PO42;
wire [21:21] un1_DacWriteNextState_292_0_a2_2_RNITJO42;
wire [19:19] un1_DacWriteNextState_292_0_a2_1_RNIQTG91;
wire [21:21] un1_DacWriteNextState_292_0_a2_2_RNI0JK42;
wire [21:21] un1_DacWriteNextState_292_0_a2_2_RNI6MC32;
wire [23:0] DacDSetpointToWrite_Z;
wire [21:21] un1_DacWriteNextState_292_0_a2_2_RNI1GAL2;
wire [21:21] un1_DacWriteNextState_292_0_a2_2_RNISAAL2;
wire [21:21] un1_DacWriteNextState_292_0_a2_2_RNIN5AL2;
wire [21:21] un1_DacWriteNextState_292_0_a2_2_RNII0AL2;
wire [21:21] un1_DacWriteNextState_292_0_a2_2_RNIDR9L2;
wire [21:21] un1_DacWriteNextState_292_0_a2_2_RNI8M9L2;
wire [21:21] un1_DacWriteNextState_292_0_a2_2_RNI3H9L2;
wire [21:21] un1_DacWriteNextState_292_0_a2_2_RNIUB9L2;
wire [19:19] un1_DacWriteNextState_292_0_a2_3_RNIDVO94;
wire [23:0] DacCSetpointToWrite_Z;
wire [21:21] un1_DacWriteNextState_292_0_a2_2_RNI8L772;
wire [21:21] un1_DacWriteNextState_292_0_a2_2_RNI3G772;
wire [21:21] un1_DacWriteNextState_292_0_a2_2_RNIUA772;
wire [21:21] un1_DacWriteNextState_292_0_a2_2_RNIP5772;
wire [19:19] un1_DacWriteNextState_292_0_a2_3_RNI8KG94;
wire [21:21] un1_DacWriteNextState_292_0_a2_2_RNITDG42;
wire [21:21] un1_DacWriteNextState_292_0_a2_2_RNIO8G42;
wire [19:19] un1_DacWriteNextState_292_0_a2_1_RNIR0KO1;
wire [21:21] un1_DacWriteNextState_292_0_a2_2_RNIR7C42;
wire [21:21] un1_DacWriteNextState_292_0_a2_2_RNIMS342;
wire [21:21] un1_DacWriteNextState_292_0_a2_2_RNIS9872;
wire [21:21] un1_DacWriteNextState_292_0_a2_2_RNIN4872;
wire [21:21] un1_DacWriteNextState_292_0_a2_2_RNIIV772;
wire [21:21] un1_DacWriteNextState_292_0_a2_2_RNIDQ772;
wire [23:0] DacBSetpointToWrite_Z;
wire [21:21] un1_DacWriteNextState_292_0_a2_2_RNIN3692;
wire [21:21] un1_DacWriteNextState_292_0_a2_2_RNIIU592;
wire [21:21] un1_DacWriteNextState_292_0_a2_2_RNIDP592;
wire [21:21] un1_DacWriteNextState_292_0_a2_2_RNI8K592;
wire [21:21] un1_DacWriteNextState_292_0_a2_2_RNI3F592;
wire [21:21] un1_DacWriteNextState_292_0_a2_2_RNIU9592;
wire [21:21] un1_DacWriteNextState_292_0_a2_2_RNIP4592;
wire [21:21] un1_DacWriteNextState_292_0_a2_2_RNIKV492;
wire [23:23] un1_DacWriteNextState_295_3;
wire [21:21] un1_DacWriteNextState_292_0_a2_2_RNIO2842;
wire [21:21] un1_DacWriteNextState_292_0_a2_2_RNIJT742;
wire [19:19] un1_DacWriteNextState_292_0_a2_1_RNIS3NN1;
wire [23:0] DacASetpointToWrite_Z;
wire [21:21] un1_DacWriteNextState_292_0_a2_2_RNIFP2R2;
wire [21:21] un1_DacWriteNextState_292_0_a2_2_RNIJNVJ2;
wire [21:21] un1_DacWriteNextState_292_0_a2_2_RNIEIVJ2;
wire [19:19] un1_DacWriteNextState_292_0_a2_1_RNIT6QM1;
wire [21:21] un1_DacWriteNextState_292_0_a2_2_RNIHHRJ2;
wire [21:21] un1_DacWriteNextState_292_0_a2_2_RNIIT3R2;
wire [21:21] un1_DacWriteNextState_292_0_a2_2_RNIDO3R2;
wire [21:21] un1_DacWriteNextState_292_0_a2_2_RNI8J3R2;
wire [21:21] un1_DacWriteNextState_292_0_a2_2_RNI3E3R2;
wire [21:21] un1_DacWriteNextState_292_0_a2_2_RNIU83R2;
wire [21:21] un1_DacWriteNextState_292_0_a2_2_RNIP33R2;
wire [21:21] un1_DacWriteNextState_292_0_a2_2_RNIKU2R2;
wire [19:19] un1_DacWriteNextState_292_0_a2_3_RNIPINO4;
wire [21:21] un1_DacWriteNextState_292_0_a2_2_RNIECNJ2;
wire [21:21] un1_DacWriteNextState_292_0_a2_2_RNI97NJ2;
wire [19:19] un1_DacWriteNextState_297_3;
wire [21:21] un1_DacWriteNextState_292_0_a2_2_RNIC6JJ2;
wire [23:0] DacSetpoints_5_3_Z;
wire [0:0] StateOut_23;
wire [23:0] DacSetpoints_5_2_Z;
wire [23:0] DacFSetpointToWrite_Z;
wire [21:21] un1_DacWriteNextState_292_0_a2_2_RNISCEH2;
wire [21:21] un1_DacWriteNextState_292_0_a2_2_RNIN7EH2;
wire [21:21] un1_DacWriteNextState_292_0_a2_2_RNII2EH2;
wire [21:21] un1_DacWriteNextState_292_0_a2_2_RNIDTDH2;
wire [21:21] un1_DacWriteNextState_292_0_a2_2_RNI8ODH2;
wire [21:19] un1_DacWriteNextState_292_0;
wire [21:21] un1_DacWriteNextState_292_0_a2_2_RNI5US42;
wire [21:21] un1_DacWriteNextState_292_0_a2_2_RNIBSEH2;
wire [21:21] un1_DacWriteNextState_292_0_a2_2_RNI6NEH2;
wire [21:21] un1_DacWriteNextState_292_0_a2_2_RNI1IEH2;
wire [19:19] un1_DacWriteNextState_292_0_a2_3_RNIIA1A4;
wire [21:21] un1_DacWriteNextState_292_0_a2_2_RNI2V052;
wire [2:2] O_RNI8EGK_S;
wire [0:0] DacSetpointReadAddressChannel_RNI5ULI_S;
wire [0:0] DacSetpointReadAddressChannel_RNI5ULI_Y;
wire [1:1] DacSetpointReadAddressChannel_RNIBTB51_S;
wire [1:1] DacSetpointReadAddressChannel_RNIBTB51_Y;
wire [34:1] un7_dacsetpointreadaddress_0;
wire [2:2] DacSetpointReadAddressChannel_RNIIT1O1_S;
wire [2:2] DacSetpointReadAddressChannel_RNIIT1O1_Y;
wire [3:3] DacSetpointReadAddressChannel_RNIQUNA2_S;
wire [3:3] DacSetpointReadAddressChannel_RNIQUNA2_Y;
wire [4:4] DacSetpointReadAddressChannel_RNI31ET2_S;
wire [4:4] DacSetpointReadAddressChannel_RNI31ET2_Y;
wire [5:5] DacSetpointReadAddressChannel_RNID44G3_S;
wire [5:5] DacSetpointReadAddressChannel_RNID44G3_Y;
wire [5:5] DacSetpointReadAddressChannel_RNI5GSN3_S;
wire [5:5] DacSetpointReadAddressChannel_RNI5GSN3_Y;
wire [5:5] DacSetpointReadAddressChannel_RNITRKV3_S;
wire [5:5] DacSetpointReadAddressChannel_RNITRKV3_Y;
wire [5:5] DacSetpointReadAddressChannel_RNIDJ5F4_FCO;
wire [5:5] DacSetpointReadAddressChannel_RNIDJ5F4_S;
wire [5:5] DacSetpointReadAddressChannel_RNIDJ5F4_Y;
wire [5:5] DacSetpointReadAddressChannel_RNIL7D74_S;
wire [5:5] DacSetpointReadAddressChannel_RNIL7D74_Y;
wire [4:0] DacSetpointReadAddressChannel_cry_Z;
wire [4:0] DacSetpointReadAddressChannel_cry_Y;
wire [5:5] DacSetpointReadAddressChannel_s_FCO;
wire [5:5] DacSetpointReadAddressChannel_s_Y;
wire [2:1] ClkDiv;
wire [1:1] SUM_5;
wire [2:1] ClkDiv_0;
wire [2:1] SUM_4;
wire [2:1] ClkDiv_1;
wire [2:1] SUM_3;
wire [2:1] ClkDiv_2;
wire [2:1] SUM_2;
wire [2:2] SUM_1_0;
wire [43:0] un7_dacsetpointreadaddress_NC;
wire [8:0] un7_dacsetpointreadaddress_ONC;
wire [31:0] RamDataIn;
wire [10:10] O_RNIQ57P8_S;
wire [11:11] O_RNI5NSAA_S;
wire [9:9] O_RNI7EIE7_S;
wire [8:8] O_RNIBFUA6_S;
wire [7:7] O_RNIULF95_S;
wire [6:6] O_RNIV06A4_S;
wire [5:5] O_RNIDF1D3_S;
wire [4:4] O_RNI702I2_S;
wire [3:3] O_RNICI7P1_S;
wire [12:12] O_RNIJM1E_Y;
wire [13:0] RamAddress;
wire [7:2] Address;
wire [12:0] Uart0RxFifoCount;
wire [12:0] Uart1RxFifoCount;
wire [7:0] Uart3RxFifoData;
wire [7:0] Uart1RxFifoData;
wire [12:0] Uart2RxFifoCount;
wire [7:0] Uart2RxFifoData;
wire [12:0] Uart3RxFifoCount;
wire [7:0] Uart0RxFifoData;
wire [7:0] Uart1TxFifoData;
wire [7:0] Uart0TxFifoData;
wire [7:0] Uart2TxFifoData;
wire [7:0] Uart3ClkDivider;
wire [7:0] Uart1ClkDivider;
wire [7:0] Uart2ClkDivider;
wire [7:0] Uart0ClkDivider;
wire N_933_i_set_Z ;
wire GND ;
wire N_933_i_i ;
wire N_1061 ;
wire VCC ;
wire N_947_i_set_Z ;
wire N_947_i_i ;
wire N_1055 ;
wire N_4290_i_set_Z ;
wire N_4290_i_i ;
wire N_1047 ;
wire N_914_i_set_Z ;
wire N_914_i_i ;
wire N_1041 ;
wire N_65_i_set_Z ;
wire N_65_i_i ;
wire N_936_i_set_Z ;
wire N_936_i_i ;
wire shot_i_arst_i ;
wire DacSetpointReadAddressChannele ;
wire N_984_i ;
wire N_982_i ;
wire N_980_i ;
wire N_978_i ;
wire N_976_i ;
wire N_339_i ;
wire domachine_i ;
wire N_737_i ;
wire N_910 ;
wire N_685 ;
wire N_666_i ;
wire N_703 ;
wire N_681_i ;
wire N_676 ;
wire N_674_i ;
wire N_672 ;
wire N_667_i ;
wire N_700_i ;
wire N_698 ;
wire N_942 ;
wire un1_MasterReset_inv_23_0_a2 ;
wire un1_MasterReset_inv_11_0_a2 ;
wire un1_MasterReset_inv_1_0_a2 ;
wire un1_MasterReset_inv_16_0_a2 ;
wire un1_MasterReset_inv_2_1_a2 ;
wire un1_MasterReset_inv_0_a2 ;
wire un1_MasterReset_inv_14_0_a2 ;
wire N_988_i ;
wire N_974 ;
wire N_986_i ;
wire N_994_i ;
wire N_992_i ;
wire N_990_i ;
wire un1_MasterReset_inv_7_0_a2 ;
wire un1_MasterReset_inv_5_0_a2 ;
wire un1_MasterReset_inv_18_0_a2 ;
wire un1_MasterReset_inv_3_0_a2 ;
wire un1_MasterReset_inv_12_0_a2 ;
wire un1_MasterReset_inv_10_0_a2 ;
wire un1_MasterReset_inv_6_0_a2 ;
wire un1_MasterReset_inv_17_0_a2 ;
wire un1_MasterReset_inv_20_0_a2 ;
wire un1_MasterReset_inv_22_0_a2 ;
wire un1_MasterReset_inv_9_0_a2 ;
wire un1_MasterReset_inv_8_0_a2 ;
wire un1_MasterReset_inv_4_0_a2 ;
wire un1_MasterReset_inv_13_0_a2 ;
wire un1_MasterReset_inv_19_0_a2 ;
wire un1_MasterReset_i_a2 ;
wire N_140_i ;
wire N_512_i ;
wire N_924 ;
wire N_517_i ;
wire N_522_i ;
wire N_527_i ;
wire N_532_i ;
wire N_4254_i ;
wire N_537_i ;
wire N_542_i ;
wire N_4205_i ;
wire N_4207_i ;
wire N_4210_i ;
wire N_4211_i ;
wire N_4214_i ;
wire N_487_i ;
wire N_4192_i ;
wire N_839_i ;
wire N_4199_i ;
wire N_851 ;
wire N_407_0_i ;
wire N_4204_i ;
wire N_796_i ;
wire N_4162_i ;
wire N_731 ;
wire N_4165_i ;
wire N_4168_i ;
wire N_4171_i ;
wire N_4174_i ;
wire N_4177_i ;
wire N_4253_i ;
wire N_4179_i ;
wire N_237_0_i ;
wire N_4140_i ;
wire N_282_0_i ;
wire N_2587 ;
wire N_170_0_i ;
wire N_768_i ;
wire N_202_0_i ;
wire N_659 ;
wire N_212_0_i ;
wire N_217_0_i ;
wire N_222_0_i ;
wire N_227_0_i ;
wire N_232_0_i ;
wire N_654 ;
wire N_107_0_i ;
wire N_38_0_i ;
wire N_112_0_i ;
wire N_122_i ;
wire N_117_0_i ;
wire N_122_0_i ;
wire N_127_0_i ;
wire N_4272_i ;
wire N_4273_i ;
wire N_4274_i ;
wire N_4282_i ;
wire N_867_mux_i ;
wire N_4283_i ;
wire N_4284_i ;
wire N_81_0_i ;
wire N_741_i ;
wire N_97_0_i ;
wire N_4269_i ;
wire N_4270_i ;
wire N_4285_i ;
wire N_4286_i ;
wire N_4287_i ;
wire N_4288_i ;
wire N_4275_i ;
wire N_4276_i ;
wire N_4277_i ;
wire N_4278_i ;
wire N_4279_i ;
wire N_866_mux_i ;
wire N_4280_i ;
wire N_4281_i ;
wire N_4271_i ;
wire un1_MasterReset_inv_21_0_a2 ;
wire N_378_i ;
wire N_377_i ;
wire N_376_i ;
wire N_375_i ;
wire N_4267_i ;
wire N_4268_i ;
wire un1_MasterReset_inv_15_0_a2 ;
wire N_895_i ;
wire N_4249_i ;
wire N_929 ;
wire N_587_i ;
wire N_592_i ;
wire N_597_i ;
wire N_602_i ;
wire N_607_i ;
wire N_612_i ;
wire N_617_i ;
wire N_577_i ;
wire un19_dacsetpointwriteaddress_cry_0_cy ;
wire un23_dacsetpointwriteaddress_s_0_Z ;
wire un7_dacsetpointreadaddress_cry_0 ;
wire un7_dacsetpointreadaddress ;
wire un7_dacsetpointreadaddress_cry_1 ;
wire un7_dacsetpointreadaddress_cry_2 ;
wire un7_dacsetpointreadaddress_cry_3 ;
wire un7_dacsetpointreadaddress_cry_4 ;
wire un7_dacsetpointreadaddress_cry_5 ;
wire un7_dacsetpointreadaddress_cry_6 ;
wire un7_dacsetpointreadaddress_cry_7 ;
wire un7_dacsetpointreadaddress_cry_8 ;
wire DacSetpointReadAddressChannel_s_335_FCO ;
wire DacSetpointReadAddressChannel_s_335_S ;
wire DacSetpointReadAddressChannel_s_335_Y ;
wire DacSetpointReadAddressChannel_lcry ;
wire un3_dacsetpointreadaddresschannellto2_0_Z ;
wire CO0_5 ;
wire CO0_4 ;
wire CO0_3 ;
wire CO0_2 ;
wire un3_dacsetpointreadaddresschannellt5 ;
wire OVFL_CARRYOUT ;
wire N_201 ;
wire N_200 ;
wire N_199 ;
wire N_198 ;
wire N_197 ;
wire N_196 ;
wire N_195 ;
wire N_194 ;
wire N_193 ;
wire N_192 ;
wire N_191 ;
wire N_190 ;
wire N_189 ;
wire N_188 ;
wire N_187 ;
wire N_186 ;
wire N_185 ;
wire N_184 ;
wire N_183 ;
wire N_182 ;
wire N_181 ;
wire N_180 ;
wire MasterReset_i ;
wire shot_i ;
wire RamBusCE_i ;
wire RamBusWrnRd_i ;
wire RamBusCE1_i ;
wire Uart0TxFifoFull ;
wire Uart0RxFifoEmpty ;
wire Uart0TxFifoEmpty ;
wire Uart3RxFifoEmpty ;
wire Uart2RxFifoEmpty ;
wire Uart1RxFifoEmpty ;
wire Uart2TxFifoFull ;
wire Uart2TxFifoEmpty ;
wire Uart1TxFifoFull ;
wire Uart1TxFifoEmpty ;
wire Uart2RxFifoFull ;
wire Uart1RxFifoFull ;
wire Uart3TxFifoEmpty ;
wire Uart3TxFifoFull ;
wire Uart0RxFifoFull ;
wire Uart3RxFifoFull ;
wire ReadUart3 ;
wire ReadUart2 ;
wire ReadUart1 ;
wire ReadUart0 ;
wire WriteUart3 ;
wire WriteUart2 ;
wire WriteUart1 ;
wire WriteUart0 ;
wire Uart3FifoReset_i_arst_i ;
wire Uart2FifoReset_i_arst_i ;
wire Uart1FifoReset_i_arst_i ;
wire Uart0FifoReset_i_arst_i ;
wire Uart1FifoReset_i_data_i ;
wire Uart3FifoReset_i_data_i ;
wire Uart0FifoReset_i_data_i ;
wire Uart2FifoReset_i_data_i ;
wire UartClk0 ;
wire UartTxClk0 ;
wire Rxd0_i ;
wire UartClk1 ;
wire UartTxClk1 ;
wire Rxd1_i ;
wire UartClk2 ;
wire UartTxClk2 ;
wire Rxd2_i ;
wire UartClk3 ;
wire UartTxClk3 ;
wire SpiRst ;
wire SpiRst_0 ;
wire un1_SpiRst_0_sqmuxa_1_i ;
wire un1_SpiRst_0_sqmuxa_1_i_0 ;
wire un1_SpiRst_0_sqmuxa_1_i_1 ;
wire un1_SpiRst_0_sqmuxa_1_i_2 ;
wire un1_SpiRst_0_sqmuxa_1_i_3 ;
wire N_95 ;
wire N_60 ;
wire N_103 ;
wire N_99 ;
wire N_691 ;
wire SpiRst_0_sqmuxa_2 ;
wire SpiXferCompleteOut ;
wire LastSpiXferComplete ;
wire N_5483 ;
wire SpiXferCompleteOut_0 ;
wire LastSpiXferComplete_0 ;
wire N_408 ;
wire SpiXferCompleteOut_1 ;
wire LastSpiXferComplete_1 ;
wire SpiRst_0_sqmuxa_2_0 ;
wire SpiXferCompleteOut_2 ;
wire LastSpiXferComplete_2 ;
wire N_2335 ;
wire SpiXferCompleteOut_3 ;
wire LastSpiXferComplete_3 ;
wire DacCSetpointWritten ;
wire DacFSetpointWritten ;
wire DacBSetpointWritten ;
wire DacDSetpointWritten ;
wire DacESetpointWritten ;
wire un1_rst_3_i ;
wire SpiRst_1 ;
wire un1_rst_3_i_0 ;
wire SpiRst_2 ;
wire un1_rst_3_i_1 ;
wire SpiRst_3 ;
wire LastWriteDac ;
wire N_947_i ;
wire N_914_i ;
wire N_1859_i_i ;
  SLE N_933_i_set (
	.Q(N_933_i_set_Z),
	.ADn(GND),
	.ALn(N_933_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(GND),
	.EN(N_1061),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE N_947_i_set (
	.Q(N_947_i_set_Z),
	.ADn(GND),
	.ALn(N_947_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(GND),
	.EN(N_1055),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE N_4290_i_set (
	.Q(N_4290_i_set_Z),
	.ADn(GND),
	.ALn(N_4290_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(GND),
	.EN(N_1047),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE N_914_i_set (
	.Q(N_914_i_set_Z),
	.ADn(GND),
	.ALn(N_914_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(GND),
	.EN(N_1041),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE N_65_i_set (
	.Q(N_65_i_set_Z),
	.ADn(GND),
	.ALn(N_65_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(GND),
	.EN(un1_Mosi_i_0_sqmuxa_1_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE N_936_i_set (
	.Q(N_936_i_set_Z),
	.ADn(GND),
	.ALn(N_936_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(GND),
	.EN(un1_Mosi_i_0_sqmuxa_1_i_0[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpointReadAddressChannel[5]  (
	.Q(DacSetpointReadAddressChannel_Z[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointReadAddressChannel_s_Z[5]),
	.EN(DacSetpointReadAddressChannele),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpointReadAddressChannel[4]  (
	.Q(DacSetpointReadAddressChannel_Z[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointReadAddressChannel_s[4]),
	.EN(DacSetpointReadAddressChannele),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpointReadAddressChannel[3]  (
	.Q(DacSetpointReadAddressChannel_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointReadAddressChannel_s[3]),
	.EN(DacSetpointReadAddressChannele),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpointReadAddressChannel[2]  (
	.Q(DacSetpointReadAddressChannel_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointReadAddressChannel_s[2]),
	.EN(DacSetpointReadAddressChannele),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpointReadAddressChannel[1]  (
	.Q(DacSetpointReadAddressChannel_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointReadAddressChannel_s[1]),
	.EN(DacSetpointReadAddressChannele),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpointReadAddressChannel[0]  (
	.Q(DacSetpointReadAddressChannel_Z[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointReadAddressChannel_s[0]),
	.EN(DacSetpointReadAddressChannele),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpointReadAddressController[2]  (
	.Q(DacSetpointReadAddressController_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_984_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpointReadAddressController[1]  (
	.Q(DacSetpointReadAddressController_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_982_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpointReadAddressController[0]  (
	.Q(DacSetpointReadAddressController_Z[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_980_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpointReadAddressDac[1]  (
	.Q(DacSetpointReadAddressDac_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_978_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpointReadAddressDac[0]  (
	.Q(DacSetpointReadAddressDac_Z[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_976_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacWriteNextState_rep[6]  (
	.Q(DacWriteNextState_rep_Z[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_339_i),
	.EN(domachine_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacWriteNextState_rep[2]  (
	.Q(DacWriteNextState_rep_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_737_i),
	.EN(domachine_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacWriteNextState[7]  (
	.Q(DacWriteNextState_Z[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacWriteNextState_ns[14]),
	.EN(domachine_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacWriteNextState[6]  (
	.Q(DacWriteNextState_Z[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_339_i),
	.EN(domachine_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacWriteNextState[5]  (
	.Q(DacWriteNextState_Z[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacWriteNextState_ns[16]),
	.EN(domachine_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacWriteNextState[4]  (
	.Q(DacWriteNextState_Z[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_910),
	.EN(domachine_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacWriteNextState[3]  (
	.Q(DacWriteNextState_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacWriteNextState_ns[18]),
	.EN(domachine_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacWriteNextState[2]  (
	.Q(DacWriteNextState_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_737_i),
	.EN(domachine_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacWriteNextState[1]  (
	.Q(DacWriteNextState_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacWriteNextState_ns[20]),
	.EN(domachine_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacWriteNextState[0]  (
	.Q(DacWriteNextState_Z[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_685),
	.EN(domachine_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE WriteDacs (
	.Q(TP8_c),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_666_i),
	.EN(domachine_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacWriteNextState[21]  (
	.Q(DacWriteNextState_Z[21]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_703),
	.EN(domachine_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacWriteNextState[20]  (
	.Q(DacWriteNextState_Z[20]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_681_i),
	.EN(domachine_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacWriteNextState[19]  (
	.Q(DacWriteNextState_Z[19]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacWriteNextState_ns[2]),
	.EN(domachine_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacWriteNextState[18]  (
	.Q(DacWriteNextState_Z[18]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_676),
	.EN(domachine_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacWriteNextState[17]  (
	.Q(DacWriteNextState_Z[17]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_674_i),
	.EN(domachine_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacWriteNextState[16]  (
	.Q(DacWriteNextState_Z[16]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_672),
	.EN(domachine_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacWriteNextState[15]  (
	.Q(DacWriteNextState_Z[15]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_667_i),
	.EN(domachine_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacWriteNextState[14]  (
	.Q(DacWriteNextState_Z[14]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacWriteNextState_ns[7]),
	.EN(domachine_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacWriteNextState[13]  (
	.Q(DacWriteNextState_Z[13]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_700_i),
	.EN(domachine_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacWriteNextState[12]  (
	.Q(DacWriteNextState_Z[12]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_698),
	.EN(domachine_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacWriteNextState[11]  (
	.Q(DacWriteNextState_Z[11]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacWriteNextState_ns[10]),
	.EN(domachine_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacWriteNextState[10]  (
	.Q(DacWriteNextState_Z[10]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacWriteNextState_ns[11]),
	.EN(domachine_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacWriteNextState[9]  (
	.Q(DacWriteNextState_Z[9]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacWriteNextState_Z[10]),
	.EN(domachine_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacWriteNextState[8]  (
	.Q(DacWriteNextState_Z[8]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_942),
	.EN(domachine_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_2[8]  (
	.Q(DacSetpoints_1_2_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(un1_MasterReset_inv_23_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_2[7]  (
	.Q(DacSetpoints_1_2_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(un1_MasterReset_inv_23_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_2[6]  (
	.Q(DacSetpoints_1_2_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(un1_MasterReset_inv_23_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_2[5]  (
	.Q(DacSetpoints_1_2_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(un1_MasterReset_inv_23_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_2[4]  (
	.Q(DacSetpoints_1_2_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(un1_MasterReset_inv_23_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_2[3]  (
	.Q(DacSetpoints_1_2_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(un1_MasterReset_inv_23_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_2[2]  (
	.Q(DacSetpoints_1_2_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(un1_MasterReset_inv_23_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_2[1]  (
	.Q(DacSetpoints_1_2_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(un1_MasterReset_inv_23_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_2[0]  (
	.Q(DacSetpoints_1_2_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(un1_MasterReset_inv_23_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_2[23]  (
	.Q(DacSetpoints_1_2_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(un1_MasterReset_inv_23_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_2[22]  (
	.Q(DacSetpoints_1_2_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(un1_MasterReset_inv_23_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_2[21]  (
	.Q(DacSetpoints_1_2_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(un1_MasterReset_inv_23_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_2[20]  (
	.Q(DacSetpoints_1_2_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(un1_MasterReset_inv_23_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_2[19]  (
	.Q(DacSetpoints_1_2_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(un1_MasterReset_inv_23_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_2[18]  (
	.Q(DacSetpoints_1_2_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(un1_MasterReset_inv_23_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_2[17]  (
	.Q(DacSetpoints_1_2_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(un1_MasterReset_inv_23_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_2[16]  (
	.Q(DacSetpoints_1_2_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(un1_MasterReset_inv_23_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_2[15]  (
	.Q(DacSetpoints_1_2_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(un1_MasterReset_inv_23_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_2[14]  (
	.Q(DacSetpoints_1_2_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(un1_MasterReset_inv_23_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_2[13]  (
	.Q(DacSetpoints_1_2_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(un1_MasterReset_inv_23_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_2[12]  (
	.Q(DacSetpoints_1_2_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(un1_MasterReset_inv_23_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_2[11]  (
	.Q(DacSetpoints_1_2_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(un1_MasterReset_inv_23_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_2[10]  (
	.Q(DacSetpoints_1_2_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(un1_MasterReset_inv_23_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_2[9]  (
	.Q(DacSetpoints_1_2_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(un1_MasterReset_inv_23_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_1[14]  (
	.Q(DacSetpoints_1_1_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(un1_MasterReset_inv_11_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_1[13]  (
	.Q(DacSetpoints_1_1_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(un1_MasterReset_inv_11_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_1[12]  (
	.Q(DacSetpoints_1_1_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(un1_MasterReset_inv_11_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_1[11]  (
	.Q(DacSetpoints_1_1_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(un1_MasterReset_inv_11_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_1[10]  (
	.Q(DacSetpoints_1_1_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(un1_MasterReset_inv_11_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_1[9]  (
	.Q(DacSetpoints_1_1_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(un1_MasterReset_inv_11_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_1[8]  (
	.Q(DacSetpoints_1_1_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(un1_MasterReset_inv_11_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_1[7]  (
	.Q(DacSetpoints_1_1_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(un1_MasterReset_inv_11_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_1[6]  (
	.Q(DacSetpoints_1_1_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(un1_MasterReset_inv_11_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_1[5]  (
	.Q(DacSetpoints_1_1_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(un1_MasterReset_inv_11_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_1[4]  (
	.Q(DacSetpoints_1_1_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(un1_MasterReset_inv_11_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_1[3]  (
	.Q(DacSetpoints_1_1_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(un1_MasterReset_inv_11_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_1[2]  (
	.Q(DacSetpoints_1_1_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(un1_MasterReset_inv_11_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_1[1]  (
	.Q(DacSetpoints_1_1_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(un1_MasterReset_inv_11_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_1[0]  (
	.Q(DacSetpoints_1_1_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(un1_MasterReset_inv_11_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_0[5]  (
	.Q(DacSetpoints_1_0_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(un1_MasterReset_inv_1_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_0[4]  (
	.Q(DacSetpoints_1_0_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(un1_MasterReset_inv_1_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_0[3]  (
	.Q(DacSetpoints_1_0_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(un1_MasterReset_inv_1_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_0[2]  (
	.Q(DacSetpoints_1_0_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(un1_MasterReset_inv_1_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_0[1]  (
	.Q(DacSetpoints_1_0_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(un1_MasterReset_inv_1_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_0[0]  (
	.Q(DacSetpoints_1_0_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(un1_MasterReset_inv_1_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_1[23]  (
	.Q(DacSetpoints_1_1_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(un1_MasterReset_inv_11_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_1[22]  (
	.Q(DacSetpoints_1_1_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(un1_MasterReset_inv_11_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_1[21]  (
	.Q(DacSetpoints_1_1_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(un1_MasterReset_inv_11_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_1[20]  (
	.Q(DacSetpoints_1_1_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(un1_MasterReset_inv_11_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_1[19]  (
	.Q(DacSetpoints_1_1_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(un1_MasterReset_inv_11_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_1[18]  (
	.Q(DacSetpoints_1_1_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(un1_MasterReset_inv_11_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_1[17]  (
	.Q(DacSetpoints_1_1_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(un1_MasterReset_inv_11_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_1[16]  (
	.Q(DacSetpoints_1_1_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(un1_MasterReset_inv_11_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_1[15]  (
	.Q(DacSetpoints_1_1_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(un1_MasterReset_inv_11_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_0[20]  (
	.Q(DacSetpoints_1_0_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(un1_MasterReset_inv_1_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_0[19]  (
	.Q(DacSetpoints_1_0_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(un1_MasterReset_inv_1_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_0[18]  (
	.Q(DacSetpoints_1_0_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(un1_MasterReset_inv_1_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_0[17]  (
	.Q(DacSetpoints_1_0_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(un1_MasterReset_inv_1_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_0[16]  (
	.Q(DacSetpoints_1_0_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(un1_MasterReset_inv_1_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_0[15]  (
	.Q(DacSetpoints_1_0_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(un1_MasterReset_inv_1_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_0[14]  (
	.Q(DacSetpoints_1_0_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(un1_MasterReset_inv_1_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_0[13]  (
	.Q(DacSetpoints_1_0_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(un1_MasterReset_inv_1_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_0[12]  (
	.Q(DacSetpoints_1_0_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(un1_MasterReset_inv_1_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_0[11]  (
	.Q(DacSetpoints_1_0_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(un1_MasterReset_inv_1_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_0[10]  (
	.Q(DacSetpoints_1_0_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(un1_MasterReset_inv_1_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_0[9]  (
	.Q(DacSetpoints_1_0_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(un1_MasterReset_inv_1_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_0[8]  (
	.Q(DacSetpoints_1_0_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(un1_MasterReset_inv_1_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_0[7]  (
	.Q(DacSetpoints_1_0_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(un1_MasterReset_inv_1_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_0[6]  (
	.Q(DacSetpoints_1_0_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(un1_MasterReset_inv_1_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_3[11]  (
	.Q(DacSetpoints_0_3_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(un1_MasterReset_inv_16_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_3[10]  (
	.Q(DacSetpoints_0_3_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(un1_MasterReset_inv_16_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_3[9]  (
	.Q(DacSetpoints_0_3_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(un1_MasterReset_inv_16_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_3[8]  (
	.Q(DacSetpoints_0_3_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(un1_MasterReset_inv_16_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_3[7]  (
	.Q(DacSetpoints_0_3_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(un1_MasterReset_inv_16_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_3[6]  (
	.Q(DacSetpoints_0_3_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(un1_MasterReset_inv_16_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_3[5]  (
	.Q(DacSetpoints_0_3_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(un1_MasterReset_inv_16_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_3[4]  (
	.Q(DacSetpoints_0_3_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(un1_MasterReset_inv_16_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_3[3]  (
	.Q(DacSetpoints_0_3_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(un1_MasterReset_inv_16_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_3[2]  (
	.Q(DacSetpoints_0_3_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(un1_MasterReset_inv_16_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_3[1]  (
	.Q(DacSetpoints_0_3_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(un1_MasterReset_inv_16_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_3[0]  (
	.Q(DacSetpoints_0_3_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(un1_MasterReset_inv_16_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_0[23]  (
	.Q(DacSetpoints_1_0_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(un1_MasterReset_inv_1_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_0[22]  (
	.Q(DacSetpoints_1_0_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(un1_MasterReset_inv_1_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_0[21]  (
	.Q(DacSetpoints_1_0_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(un1_MasterReset_inv_1_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_2[2]  (
	.Q(DacSetpoints_0_2_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(un1_MasterReset_inv_2_1_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_2[1]  (
	.Q(DacSetpoints_0_2_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(un1_MasterReset_inv_2_1_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_2[0]  (
	.Q(DacSetpoints_0_2_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(un1_MasterReset_inv_2_1_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_3[23]  (
	.Q(DacSetpoints_0_3_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(un1_MasterReset_inv_16_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_3[22]  (
	.Q(DacSetpoints_0_3_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(un1_MasterReset_inv_16_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_3[21]  (
	.Q(DacSetpoints_0_3_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(un1_MasterReset_inv_16_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_3[20]  (
	.Q(DacSetpoints_0_3_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(un1_MasterReset_inv_16_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_3[19]  (
	.Q(DacSetpoints_0_3_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(un1_MasterReset_inv_16_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_3[18]  (
	.Q(DacSetpoints_0_3_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(un1_MasterReset_inv_16_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_3[17]  (
	.Q(DacSetpoints_0_3_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(un1_MasterReset_inv_16_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_3[16]  (
	.Q(DacSetpoints_0_3_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(un1_MasterReset_inv_16_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_3[15]  (
	.Q(DacSetpoints_0_3_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(un1_MasterReset_inv_16_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_3[14]  (
	.Q(DacSetpoints_0_3_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(un1_MasterReset_inv_16_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_3[13]  (
	.Q(DacSetpoints_0_3_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(un1_MasterReset_inv_16_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_3[12]  (
	.Q(DacSetpoints_0_3_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(un1_MasterReset_inv_16_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_2[17]  (
	.Q(DacSetpoints_0_2_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(un1_MasterReset_inv_2_1_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_2[16]  (
	.Q(DacSetpoints_0_2_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(un1_MasterReset_inv_2_1_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_2[15]  (
	.Q(DacSetpoints_0_2_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(un1_MasterReset_inv_2_1_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_2[14]  (
	.Q(DacSetpoints_0_2_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(un1_MasterReset_inv_2_1_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_2[13]  (
	.Q(DacSetpoints_0_2_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(un1_MasterReset_inv_2_1_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_2[12]  (
	.Q(DacSetpoints_0_2_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(un1_MasterReset_inv_2_1_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_2[11]  (
	.Q(DacSetpoints_0_2_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(un1_MasterReset_inv_2_1_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_2[10]  (
	.Q(DacSetpoints_0_2_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(un1_MasterReset_inv_2_1_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_2[9]  (
	.Q(DacSetpoints_0_2_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(un1_MasterReset_inv_2_1_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_2[8]  (
	.Q(DacSetpoints_0_2_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(un1_MasterReset_inv_2_1_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_2[7]  (
	.Q(DacSetpoints_0_2_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(un1_MasterReset_inv_2_1_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_2[6]  (
	.Q(DacSetpoints_0_2_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(un1_MasterReset_inv_2_1_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_2[5]  (
	.Q(DacSetpoints_0_2_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(un1_MasterReset_inv_2_1_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_2[4]  (
	.Q(DacSetpoints_0_2_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(un1_MasterReset_inv_2_1_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_2[3]  (
	.Q(DacSetpoints_0_2_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(un1_MasterReset_inv_2_1_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_1[8]  (
	.Q(DacSetpoints_0_1_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(un1_MasterReset_inv_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_1[7]  (
	.Q(DacSetpoints_0_1_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(un1_MasterReset_inv_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_1[6]  (
	.Q(DacSetpoints_0_1_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(un1_MasterReset_inv_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_1[5]  (
	.Q(DacSetpoints_0_1_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(un1_MasterReset_inv_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_1[4]  (
	.Q(DacSetpoints_0_1_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(un1_MasterReset_inv_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_1[3]  (
	.Q(DacSetpoints_0_1_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(un1_MasterReset_inv_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_1[2]  (
	.Q(DacSetpoints_0_1_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(un1_MasterReset_inv_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_1[1]  (
	.Q(DacSetpoints_0_1_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(un1_MasterReset_inv_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_1[0]  (
	.Q(DacSetpoints_0_1_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(un1_MasterReset_inv_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_2[23]  (
	.Q(DacSetpoints_0_2_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(un1_MasterReset_inv_2_1_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_2[22]  (
	.Q(DacSetpoints_0_2_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(un1_MasterReset_inv_2_1_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_2[21]  (
	.Q(DacSetpoints_0_2_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(un1_MasterReset_inv_2_1_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_2[20]  (
	.Q(DacSetpoints_0_2_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(un1_MasterReset_inv_2_1_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_2[19]  (
	.Q(DacSetpoints_0_2_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(un1_MasterReset_inv_2_1_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_2[18]  (
	.Q(DacSetpoints_0_2_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(un1_MasterReset_inv_2_1_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_1[23]  (
	.Q(DacSetpoints_0_1_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(un1_MasterReset_inv_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_1[22]  (
	.Q(DacSetpoints_0_1_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(un1_MasterReset_inv_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_1[21]  (
	.Q(DacSetpoints_0_1_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(un1_MasterReset_inv_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_1[20]  (
	.Q(DacSetpoints_0_1_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(un1_MasterReset_inv_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_1[19]  (
	.Q(DacSetpoints_0_1_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(un1_MasterReset_inv_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_1[18]  (
	.Q(DacSetpoints_0_1_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(un1_MasterReset_inv_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_1[17]  (
	.Q(DacSetpoints_0_1_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(un1_MasterReset_inv_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_1[16]  (
	.Q(DacSetpoints_0_1_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(un1_MasterReset_inv_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_1[15]  (
	.Q(DacSetpoints_0_1_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(un1_MasterReset_inv_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_1[14]  (
	.Q(DacSetpoints_0_1_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(un1_MasterReset_inv_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_1[13]  (
	.Q(DacSetpoints_0_1_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(un1_MasterReset_inv_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_1[12]  (
	.Q(DacSetpoints_0_1_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(un1_MasterReset_inv_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_1[11]  (
	.Q(DacSetpoints_0_1_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(un1_MasterReset_inv_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_1[10]  (
	.Q(DacSetpoints_0_1_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(un1_MasterReset_inv_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_1[9]  (
	.Q(DacSetpoints_0_1_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(un1_MasterReset_inv_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_0[14]  (
	.Q(DacSetpoints_0_0_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(un1_MasterReset_inv_14_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_0[13]  (
	.Q(DacSetpoints_0_0_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(un1_MasterReset_inv_14_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_0[12]  (
	.Q(DacSetpoints_0_0_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(un1_MasterReset_inv_14_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_0[11]  (
	.Q(DacSetpoints_0_0_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(un1_MasterReset_inv_14_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_0[10]  (
	.Q(DacSetpoints_0_0_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(un1_MasterReset_inv_14_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_0[9]  (
	.Q(DacSetpoints_0_0_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(un1_MasterReset_inv_14_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_0[8]  (
	.Q(DacSetpoints_0_0_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(un1_MasterReset_inv_14_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_0[7]  (
	.Q(DacSetpoints_0_0_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(un1_MasterReset_inv_14_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_0[6]  (
	.Q(DacSetpoints_0_0_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(un1_MasterReset_inv_14_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_0[5]  (
	.Q(DacSetpoints_0_0_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(un1_MasterReset_inv_14_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_0[4]  (
	.Q(DacSetpoints_0_0_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(un1_MasterReset_inv_14_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_0[3]  (
	.Q(DacSetpoints_0_0_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(un1_MasterReset_inv_14_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_0[2]  (
	.Q(DacSetpoints_0_0_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(un1_MasterReset_inv_14_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_0[1]  (
	.Q(DacSetpoints_0_0_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(un1_MasterReset_inv_14_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_0[0]  (
	.Q(DacSetpoints_0_0_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(un1_MasterReset_inv_14_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpointReadedAddressDac[1]  (
	.Q(DacSetpointReadedAddressDac_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_988_i),
	.EN(N_974),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpointReadedAddressDac[0]  (
	.Q(DacSetpointReadedAddressDac_Z[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_986_i),
	.EN(N_974),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpointReadedAddressController[2]  (
	.Q(DacSetpointReadedAddressController_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_994_i),
	.EN(N_974),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpointReadedAddressController[1]  (
	.Q(DacSetpointReadedAddressController_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_992_i),
	.EN(N_974),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpointReadedAddressController[0]  (
	.Q(DacSetpointReadedAddressController_Z[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_990_i),
	.EN(N_974),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_0[23]  (
	.Q(DacSetpoints_0_0_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(un1_MasterReset_inv_14_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_0[22]  (
	.Q(DacSetpoints_0_0_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(un1_MasterReset_inv_14_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_0[21]  (
	.Q(DacSetpoints_0_0_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(un1_MasterReset_inv_14_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_0[20]  (
	.Q(DacSetpoints_0_0_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(un1_MasterReset_inv_14_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_0[19]  (
	.Q(DacSetpoints_0_0_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(un1_MasterReset_inv_14_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_0[18]  (
	.Q(DacSetpoints_0_0_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(un1_MasterReset_inv_14_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_0[17]  (
	.Q(DacSetpoints_0_0_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(un1_MasterReset_inv_14_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_0[16]  (
	.Q(DacSetpoints_0_0_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(un1_MasterReset_inv_14_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_0[15]  (
	.Q(DacSetpoints_0_0_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(un1_MasterReset_inv_14_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_1[6]  (
	.Q(DacSetpoints_5_1_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(un1_MasterReset_inv_7_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_1[5]  (
	.Q(DacSetpoints_5_1_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(un1_MasterReset_inv_7_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_1[4]  (
	.Q(DacSetpoints_5_1_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(un1_MasterReset_inv_7_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_1[3]  (
	.Q(DacSetpoints_5_1_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(un1_MasterReset_inv_7_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_1[2]  (
	.Q(DacSetpoints_5_1_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(un1_MasterReset_inv_7_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_1[1]  (
	.Q(DacSetpoints_5_1_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(un1_MasterReset_inv_7_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_1[0]  (
	.Q(DacSetpoints_5_1_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(un1_MasterReset_inv_7_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_1[21]  (
	.Q(DacSetpoints_5_1_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(un1_MasterReset_inv_7_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_1[20]  (
	.Q(DacSetpoints_5_1_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(un1_MasterReset_inv_7_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_1[19]  (
	.Q(DacSetpoints_5_1_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(un1_MasterReset_inv_7_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_1[18]  (
	.Q(DacSetpoints_5_1_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(un1_MasterReset_inv_7_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_1[17]  (
	.Q(DacSetpoints_5_1_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(un1_MasterReset_inv_7_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_1[16]  (
	.Q(DacSetpoints_5_1_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(un1_MasterReset_inv_7_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_1[15]  (
	.Q(DacSetpoints_5_1_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(un1_MasterReset_inv_7_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_1[14]  (
	.Q(DacSetpoints_5_1_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(un1_MasterReset_inv_7_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_1[13]  (
	.Q(DacSetpoints_5_1_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(un1_MasterReset_inv_7_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_1[12]  (
	.Q(DacSetpoints_5_1_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(un1_MasterReset_inv_7_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_1[11]  (
	.Q(DacSetpoints_5_1_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(un1_MasterReset_inv_7_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_1[10]  (
	.Q(DacSetpoints_5_1_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(un1_MasterReset_inv_7_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_1[9]  (
	.Q(DacSetpoints_5_1_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(un1_MasterReset_inv_7_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_1[8]  (
	.Q(DacSetpoints_5_1_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(un1_MasterReset_inv_7_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_1[7]  (
	.Q(DacSetpoints_5_1_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(un1_MasterReset_inv_7_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_0[12]  (
	.Q(DacSetpoints_5_0_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(un1_MasterReset_inv_5_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_0[11]  (
	.Q(DacSetpoints_5_0_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(un1_MasterReset_inv_5_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_0[10]  (
	.Q(DacSetpoints_5_0_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(un1_MasterReset_inv_5_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_0[9]  (
	.Q(DacSetpoints_5_0_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(un1_MasterReset_inv_5_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_0[8]  (
	.Q(DacSetpoints_5_0_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(un1_MasterReset_inv_5_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_0[7]  (
	.Q(DacSetpoints_5_0_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(un1_MasterReset_inv_5_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_0[6]  (
	.Q(DacSetpoints_5_0_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(un1_MasterReset_inv_5_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_0[5]  (
	.Q(DacSetpoints_5_0_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(un1_MasterReset_inv_5_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_0[4]  (
	.Q(DacSetpoints_5_0_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(un1_MasterReset_inv_5_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_0[3]  (
	.Q(DacSetpoints_5_0_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(un1_MasterReset_inv_5_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_0[2]  (
	.Q(DacSetpoints_5_0_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(un1_MasterReset_inv_5_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_0[1]  (
	.Q(DacSetpoints_5_0_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(un1_MasterReset_inv_5_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_0[0]  (
	.Q(DacSetpoints_5_0_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(un1_MasterReset_inv_5_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_1[23]  (
	.Q(DacSetpoints_5_1_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(un1_MasterReset_inv_7_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_1[22]  (
	.Q(DacSetpoints_5_1_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(un1_MasterReset_inv_7_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_3[3]  (
	.Q(DacSetpoints_4_3_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(un1_MasterReset_inv_18_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_3[2]  (
	.Q(DacSetpoints_4_3_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(un1_MasterReset_inv_18_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_3[1]  (
	.Q(DacSetpoints_4_3_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(un1_MasterReset_inv_18_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_3[0]  (
	.Q(DacSetpoints_4_3_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(un1_MasterReset_inv_18_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_0[23]  (
	.Q(DacSetpoints_5_0_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(un1_MasterReset_inv_5_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_0[22]  (
	.Q(DacSetpoints_5_0_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(un1_MasterReset_inv_5_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_0[21]  (
	.Q(DacSetpoints_5_0_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(un1_MasterReset_inv_5_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_0[20]  (
	.Q(DacSetpoints_5_0_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(un1_MasterReset_inv_5_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_0[19]  (
	.Q(DacSetpoints_5_0_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(un1_MasterReset_inv_5_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_0[18]  (
	.Q(DacSetpoints_5_0_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(un1_MasterReset_inv_5_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_0[17]  (
	.Q(DacSetpoints_5_0_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(un1_MasterReset_inv_5_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_0[16]  (
	.Q(DacSetpoints_5_0_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(un1_MasterReset_inv_5_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_0[15]  (
	.Q(DacSetpoints_5_0_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(un1_MasterReset_inv_5_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_0[14]  (
	.Q(DacSetpoints_5_0_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(un1_MasterReset_inv_5_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_0[13]  (
	.Q(DacSetpoints_5_0_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(un1_MasterReset_inv_5_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_3[18]  (
	.Q(DacSetpoints_4_3_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(un1_MasterReset_inv_18_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_3[17]  (
	.Q(DacSetpoints_4_3_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(un1_MasterReset_inv_18_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_3[16]  (
	.Q(DacSetpoints_4_3_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(un1_MasterReset_inv_18_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_3[15]  (
	.Q(DacSetpoints_4_3_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(un1_MasterReset_inv_18_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_3[14]  (
	.Q(DacSetpoints_4_3_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(un1_MasterReset_inv_18_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_3[13]  (
	.Q(DacSetpoints_4_3_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(un1_MasterReset_inv_18_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_3[12]  (
	.Q(DacSetpoints_4_3_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(un1_MasterReset_inv_18_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_3[11]  (
	.Q(DacSetpoints_4_3_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(un1_MasterReset_inv_18_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_3[10]  (
	.Q(DacSetpoints_4_3_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(un1_MasterReset_inv_18_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_3[9]  (
	.Q(DacSetpoints_4_3_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(un1_MasterReset_inv_18_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_3[8]  (
	.Q(DacSetpoints_4_3_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(un1_MasterReset_inv_18_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_3[7]  (
	.Q(DacSetpoints_4_3_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(un1_MasterReset_inv_18_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_3[6]  (
	.Q(DacSetpoints_4_3_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(un1_MasterReset_inv_18_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_3[5]  (
	.Q(DacSetpoints_4_3_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(un1_MasterReset_inv_18_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_3[4]  (
	.Q(DacSetpoints_4_3_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(un1_MasterReset_inv_18_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_2[9]  (
	.Q(DacSetpoints_4_2_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(un1_MasterReset_inv_3_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_2[8]  (
	.Q(DacSetpoints_4_2_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(un1_MasterReset_inv_3_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_2[7]  (
	.Q(DacSetpoints_4_2_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(un1_MasterReset_inv_3_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_2[6]  (
	.Q(DacSetpoints_4_2_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(un1_MasterReset_inv_3_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_2[5]  (
	.Q(DacSetpoints_4_2_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(un1_MasterReset_inv_3_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_2[4]  (
	.Q(DacSetpoints_4_2_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(un1_MasterReset_inv_3_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_2[3]  (
	.Q(DacSetpoints_4_2_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(un1_MasterReset_inv_3_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_2[2]  (
	.Q(DacSetpoints_4_2_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(un1_MasterReset_inv_3_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_2[1]  (
	.Q(DacSetpoints_4_2_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(un1_MasterReset_inv_3_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_2[0]  (
	.Q(DacSetpoints_4_2_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(un1_MasterReset_inv_3_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_3[23]  (
	.Q(DacSetpoints_4_3_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(un1_MasterReset_inv_18_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_3[22]  (
	.Q(DacSetpoints_4_3_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(un1_MasterReset_inv_18_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_3[21]  (
	.Q(DacSetpoints_4_3_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(un1_MasterReset_inv_18_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_3[20]  (
	.Q(DacSetpoints_4_3_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(un1_MasterReset_inv_18_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_3[19]  (
	.Q(DacSetpoints_4_3_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(un1_MasterReset_inv_18_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_1[0]  (
	.Q(DacSetpoints_4_1_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(un1_MasterReset_inv_12_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_2[23]  (
	.Q(DacSetpoints_4_2_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(un1_MasterReset_inv_3_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_2[22]  (
	.Q(DacSetpoints_4_2_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(un1_MasterReset_inv_3_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_2[21]  (
	.Q(DacSetpoints_4_2_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(un1_MasterReset_inv_3_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_2[20]  (
	.Q(DacSetpoints_4_2_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(un1_MasterReset_inv_3_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_2[19]  (
	.Q(DacSetpoints_4_2_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(un1_MasterReset_inv_3_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_2[18]  (
	.Q(DacSetpoints_4_2_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(un1_MasterReset_inv_3_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_2[17]  (
	.Q(DacSetpoints_4_2_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(un1_MasterReset_inv_3_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_2[16]  (
	.Q(DacSetpoints_4_2_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(un1_MasterReset_inv_3_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_2[15]  (
	.Q(DacSetpoints_4_2_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(un1_MasterReset_inv_3_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_2[14]  (
	.Q(DacSetpoints_4_2_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(un1_MasterReset_inv_3_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_2[13]  (
	.Q(DacSetpoints_4_2_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(un1_MasterReset_inv_3_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_2[12]  (
	.Q(DacSetpoints_4_2_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(un1_MasterReset_inv_3_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_2[11]  (
	.Q(DacSetpoints_4_2_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(un1_MasterReset_inv_3_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_2[10]  (
	.Q(DacSetpoints_4_2_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(un1_MasterReset_inv_3_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_1[15]  (
	.Q(DacSetpoints_4_1_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(un1_MasterReset_inv_12_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_1[14]  (
	.Q(DacSetpoints_4_1_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(un1_MasterReset_inv_12_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_1[13]  (
	.Q(DacSetpoints_4_1_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(un1_MasterReset_inv_12_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_1[12]  (
	.Q(DacSetpoints_4_1_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(un1_MasterReset_inv_12_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_1[11]  (
	.Q(DacSetpoints_4_1_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(un1_MasterReset_inv_12_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_1[10]  (
	.Q(DacSetpoints_4_1_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(un1_MasterReset_inv_12_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_1[9]  (
	.Q(DacSetpoints_4_1_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(un1_MasterReset_inv_12_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_1[8]  (
	.Q(DacSetpoints_4_1_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(un1_MasterReset_inv_12_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_1[7]  (
	.Q(DacSetpoints_4_1_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(un1_MasterReset_inv_12_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_1[6]  (
	.Q(DacSetpoints_4_1_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(un1_MasterReset_inv_12_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_1[5]  (
	.Q(DacSetpoints_4_1_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(un1_MasterReset_inv_12_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_1[4]  (
	.Q(DacSetpoints_4_1_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(un1_MasterReset_inv_12_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_1[3]  (
	.Q(DacSetpoints_4_1_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(un1_MasterReset_inv_12_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_1[2]  (
	.Q(DacSetpoints_4_1_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(un1_MasterReset_inv_12_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_1[1]  (
	.Q(DacSetpoints_4_1_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(un1_MasterReset_inv_12_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_0[6]  (
	.Q(DacSetpoints_4_0_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(un1_MasterReset_inv_10_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_0[5]  (
	.Q(DacSetpoints_4_0_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(un1_MasterReset_inv_10_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_0[4]  (
	.Q(DacSetpoints_4_0_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(un1_MasterReset_inv_10_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_0[3]  (
	.Q(DacSetpoints_4_0_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(un1_MasterReset_inv_10_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_0[2]  (
	.Q(DacSetpoints_4_0_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(un1_MasterReset_inv_10_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_0[1]  (
	.Q(DacSetpoints_4_0_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(un1_MasterReset_inv_10_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_0[0]  (
	.Q(DacSetpoints_4_0_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(un1_MasterReset_inv_10_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_1[23]  (
	.Q(DacSetpoints_4_1_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(un1_MasterReset_inv_12_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_1[22]  (
	.Q(DacSetpoints_4_1_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(un1_MasterReset_inv_12_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_1[21]  (
	.Q(DacSetpoints_4_1_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(un1_MasterReset_inv_12_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_1[20]  (
	.Q(DacSetpoints_4_1_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(un1_MasterReset_inv_12_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_1[19]  (
	.Q(DacSetpoints_4_1_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(un1_MasterReset_inv_12_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_1[18]  (
	.Q(DacSetpoints_4_1_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(un1_MasterReset_inv_12_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_1[17]  (
	.Q(DacSetpoints_4_1_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(un1_MasterReset_inv_12_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_1[16]  (
	.Q(DacSetpoints_4_1_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(un1_MasterReset_inv_12_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_0[21]  (
	.Q(DacSetpoints_4_0_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(un1_MasterReset_inv_10_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_0[20]  (
	.Q(DacSetpoints_4_0_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(un1_MasterReset_inv_10_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_0[19]  (
	.Q(DacSetpoints_4_0_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(un1_MasterReset_inv_10_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_0[18]  (
	.Q(DacSetpoints_4_0_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(un1_MasterReset_inv_10_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_0[17]  (
	.Q(DacSetpoints_4_0_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(un1_MasterReset_inv_10_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_0[16]  (
	.Q(DacSetpoints_4_0_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(un1_MasterReset_inv_10_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_0[15]  (
	.Q(DacSetpoints_4_0_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(un1_MasterReset_inv_10_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_0[14]  (
	.Q(DacSetpoints_4_0_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(un1_MasterReset_inv_10_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_0[13]  (
	.Q(DacSetpoints_4_0_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(un1_MasterReset_inv_10_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_0[12]  (
	.Q(DacSetpoints_4_0_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(un1_MasterReset_inv_10_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_0[11]  (
	.Q(DacSetpoints_4_0_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(un1_MasterReset_inv_10_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_0[10]  (
	.Q(DacSetpoints_4_0_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(un1_MasterReset_inv_10_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_0[9]  (
	.Q(DacSetpoints_4_0_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(un1_MasterReset_inv_10_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_0[8]  (
	.Q(DacSetpoints_4_0_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(un1_MasterReset_inv_10_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_0[7]  (
	.Q(DacSetpoints_4_0_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(un1_MasterReset_inv_10_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_3[12]  (
	.Q(DacSetpoints_3_3_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(un1_MasterReset_inv_6_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_3[11]  (
	.Q(DacSetpoints_3_3_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(un1_MasterReset_inv_6_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_3[10]  (
	.Q(DacSetpoints_3_3_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(un1_MasterReset_inv_6_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_3[9]  (
	.Q(DacSetpoints_3_3_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(un1_MasterReset_inv_6_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_3[8]  (
	.Q(DacSetpoints_3_3_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(un1_MasterReset_inv_6_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_3[7]  (
	.Q(DacSetpoints_3_3_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(un1_MasterReset_inv_6_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_3[6]  (
	.Q(DacSetpoints_3_3_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(un1_MasterReset_inv_6_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_3[5]  (
	.Q(DacSetpoints_3_3_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(un1_MasterReset_inv_6_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_3[4]  (
	.Q(DacSetpoints_3_3_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(un1_MasterReset_inv_6_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_3[3]  (
	.Q(DacSetpoints_3_3_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(un1_MasterReset_inv_6_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_3[2]  (
	.Q(DacSetpoints_3_3_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(un1_MasterReset_inv_6_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_3[1]  (
	.Q(DacSetpoints_3_3_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(un1_MasterReset_inv_6_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_3[0]  (
	.Q(DacSetpoints_3_3_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(un1_MasterReset_inv_6_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_0[23]  (
	.Q(DacSetpoints_4_0_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(un1_MasterReset_inv_10_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_0[22]  (
	.Q(DacSetpoints_4_0_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(un1_MasterReset_inv_10_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_2[3]  (
	.Q(DacSetpoints_3_2_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(un1_MasterReset_inv_17_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_2[2]  (
	.Q(DacSetpoints_3_2_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(un1_MasterReset_inv_17_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_2[1]  (
	.Q(DacSetpoints_3_2_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(un1_MasterReset_inv_17_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_2[0]  (
	.Q(DacSetpoints_3_2_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(un1_MasterReset_inv_17_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_3[23]  (
	.Q(DacSetpoints_3_3_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(un1_MasterReset_inv_6_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_3[22]  (
	.Q(DacSetpoints_3_3_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(un1_MasterReset_inv_6_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_3[21]  (
	.Q(DacSetpoints_3_3_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(un1_MasterReset_inv_6_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_3[20]  (
	.Q(DacSetpoints_3_3_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(un1_MasterReset_inv_6_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_3[19]  (
	.Q(DacSetpoints_3_3_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(un1_MasterReset_inv_6_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_3[18]  (
	.Q(DacSetpoints_3_3_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(un1_MasterReset_inv_6_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_3[17]  (
	.Q(DacSetpoints_3_3_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(un1_MasterReset_inv_6_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_3[16]  (
	.Q(DacSetpoints_3_3_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(un1_MasterReset_inv_6_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_3[15]  (
	.Q(DacSetpoints_3_3_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(un1_MasterReset_inv_6_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_3[14]  (
	.Q(DacSetpoints_3_3_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(un1_MasterReset_inv_6_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_3[13]  (
	.Q(DacSetpoints_3_3_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(un1_MasterReset_inv_6_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_2[18]  (
	.Q(DacSetpoints_3_2_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(un1_MasterReset_inv_17_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_2[17]  (
	.Q(DacSetpoints_3_2_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(un1_MasterReset_inv_17_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_2[16]  (
	.Q(DacSetpoints_3_2_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(un1_MasterReset_inv_17_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_2[15]  (
	.Q(DacSetpoints_3_2_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(un1_MasterReset_inv_17_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_2[14]  (
	.Q(DacSetpoints_3_2_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(un1_MasterReset_inv_17_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_2[13]  (
	.Q(DacSetpoints_3_2_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(un1_MasterReset_inv_17_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_2[12]  (
	.Q(DacSetpoints_3_2_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(un1_MasterReset_inv_17_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_2[11]  (
	.Q(DacSetpoints_3_2_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(un1_MasterReset_inv_17_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_2[10]  (
	.Q(DacSetpoints_3_2_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(un1_MasterReset_inv_17_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_2[9]  (
	.Q(DacSetpoints_3_2_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(un1_MasterReset_inv_17_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_2[8]  (
	.Q(DacSetpoints_3_2_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(un1_MasterReset_inv_17_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_2[7]  (
	.Q(DacSetpoints_3_2_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(un1_MasterReset_inv_17_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_2[6]  (
	.Q(DacSetpoints_3_2_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(un1_MasterReset_inv_17_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_2[5]  (
	.Q(DacSetpoints_3_2_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(un1_MasterReset_inv_17_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_2[4]  (
	.Q(DacSetpoints_3_2_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(un1_MasterReset_inv_17_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_1[9]  (
	.Q(DacSetpoints_3_1_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(un1_MasterReset_inv_20_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_1[8]  (
	.Q(DacSetpoints_3_1_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(un1_MasterReset_inv_20_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_1[7]  (
	.Q(DacSetpoints_3_1_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(un1_MasterReset_inv_20_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_1[6]  (
	.Q(DacSetpoints_3_1_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(un1_MasterReset_inv_20_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_1[5]  (
	.Q(DacSetpoints_3_1_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(un1_MasterReset_inv_20_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_1[4]  (
	.Q(DacSetpoints_3_1_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(un1_MasterReset_inv_20_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_1[3]  (
	.Q(DacSetpoints_3_1_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(un1_MasterReset_inv_20_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_1[2]  (
	.Q(DacSetpoints_3_1_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(un1_MasterReset_inv_20_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_1[1]  (
	.Q(DacSetpoints_3_1_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(un1_MasterReset_inv_20_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_1[0]  (
	.Q(DacSetpoints_3_1_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(un1_MasterReset_inv_20_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_2[23]  (
	.Q(DacSetpoints_3_2_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(un1_MasterReset_inv_17_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_2[22]  (
	.Q(DacSetpoints_3_2_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(un1_MasterReset_inv_17_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_2[21]  (
	.Q(DacSetpoints_3_2_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(un1_MasterReset_inv_17_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_2[20]  (
	.Q(DacSetpoints_3_2_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(un1_MasterReset_inv_17_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_2[19]  (
	.Q(DacSetpoints_3_2_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(un1_MasterReset_inv_17_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_0[0]  (
	.Q(DacSetpoints_3_0_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(un1_MasterReset_inv_22_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_1[23]  (
	.Q(DacSetpoints_3_1_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(un1_MasterReset_inv_20_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_1[22]  (
	.Q(DacSetpoints_3_1_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(un1_MasterReset_inv_20_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_1[21]  (
	.Q(DacSetpoints_3_1_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(un1_MasterReset_inv_20_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_1[20]  (
	.Q(DacSetpoints_3_1_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(un1_MasterReset_inv_20_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_1[19]  (
	.Q(DacSetpoints_3_1_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(un1_MasterReset_inv_20_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_1[18]  (
	.Q(DacSetpoints_3_1_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(un1_MasterReset_inv_20_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_1[17]  (
	.Q(DacSetpoints_3_1_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(un1_MasterReset_inv_20_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_1[16]  (
	.Q(DacSetpoints_3_1_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(un1_MasterReset_inv_20_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_1[15]  (
	.Q(DacSetpoints_3_1_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(un1_MasterReset_inv_20_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_1[14]  (
	.Q(DacSetpoints_3_1_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(un1_MasterReset_inv_20_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_1[13]  (
	.Q(DacSetpoints_3_1_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(un1_MasterReset_inv_20_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_1[12]  (
	.Q(DacSetpoints_3_1_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(un1_MasterReset_inv_20_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_1[11]  (
	.Q(DacSetpoints_3_1_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(un1_MasterReset_inv_20_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_1[10]  (
	.Q(DacSetpoints_3_1_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(un1_MasterReset_inv_20_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_0[15]  (
	.Q(DacSetpoints_3_0_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(un1_MasterReset_inv_22_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_0[14]  (
	.Q(DacSetpoints_3_0_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(un1_MasterReset_inv_22_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_0[13]  (
	.Q(DacSetpoints_3_0_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(un1_MasterReset_inv_22_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_0[12]  (
	.Q(DacSetpoints_3_0_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(un1_MasterReset_inv_22_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_0[11]  (
	.Q(DacSetpoints_3_0_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(un1_MasterReset_inv_22_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_0[10]  (
	.Q(DacSetpoints_3_0_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(un1_MasterReset_inv_22_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_0[9]  (
	.Q(DacSetpoints_3_0_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(un1_MasterReset_inv_22_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_0[8]  (
	.Q(DacSetpoints_3_0_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(un1_MasterReset_inv_22_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_0[7]  (
	.Q(DacSetpoints_3_0_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(un1_MasterReset_inv_22_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_0[6]  (
	.Q(DacSetpoints_3_0_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(un1_MasterReset_inv_22_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_0[5]  (
	.Q(DacSetpoints_3_0_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(un1_MasterReset_inv_22_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_0[4]  (
	.Q(DacSetpoints_3_0_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(un1_MasterReset_inv_22_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_0[3]  (
	.Q(DacSetpoints_3_0_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(un1_MasterReset_inv_22_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_0[2]  (
	.Q(DacSetpoints_3_0_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(un1_MasterReset_inv_22_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_0[1]  (
	.Q(DacSetpoints_3_0_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(un1_MasterReset_inv_22_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_3[6]  (
	.Q(DacSetpoints_2_3_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(un1_MasterReset_inv_9_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_3[5]  (
	.Q(DacSetpoints_2_3_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(un1_MasterReset_inv_9_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_3[4]  (
	.Q(DacSetpoints_2_3_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(un1_MasterReset_inv_9_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_3[3]  (
	.Q(DacSetpoints_2_3_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(un1_MasterReset_inv_9_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_3[2]  (
	.Q(DacSetpoints_2_3_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(un1_MasterReset_inv_9_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_3[1]  (
	.Q(DacSetpoints_2_3_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(un1_MasterReset_inv_9_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_3[0]  (
	.Q(DacSetpoints_2_3_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(un1_MasterReset_inv_9_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_0[23]  (
	.Q(DacSetpoints_3_0_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(un1_MasterReset_inv_22_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_0[22]  (
	.Q(DacSetpoints_3_0_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(un1_MasterReset_inv_22_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_0[21]  (
	.Q(DacSetpoints_3_0_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(un1_MasterReset_inv_22_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_0[20]  (
	.Q(DacSetpoints_3_0_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(un1_MasterReset_inv_22_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_0[19]  (
	.Q(DacSetpoints_3_0_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(un1_MasterReset_inv_22_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_0[18]  (
	.Q(DacSetpoints_3_0_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(un1_MasterReset_inv_22_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_0[17]  (
	.Q(DacSetpoints_3_0_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(un1_MasterReset_inv_22_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_0[16]  (
	.Q(DacSetpoints_3_0_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(un1_MasterReset_inv_22_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_3[21]  (
	.Q(DacSetpoints_2_3_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(un1_MasterReset_inv_9_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_3[20]  (
	.Q(DacSetpoints_2_3_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(un1_MasterReset_inv_9_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_3[19]  (
	.Q(DacSetpoints_2_3_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(un1_MasterReset_inv_9_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_3[18]  (
	.Q(DacSetpoints_2_3_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(un1_MasterReset_inv_9_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_3[17]  (
	.Q(DacSetpoints_2_3_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(un1_MasterReset_inv_9_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_3[16]  (
	.Q(DacSetpoints_2_3_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(un1_MasterReset_inv_9_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_3[15]  (
	.Q(DacSetpoints_2_3_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(un1_MasterReset_inv_9_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_3[14]  (
	.Q(DacSetpoints_2_3_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(un1_MasterReset_inv_9_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_3[13]  (
	.Q(DacSetpoints_2_3_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(un1_MasterReset_inv_9_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_3[12]  (
	.Q(DacSetpoints_2_3_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(un1_MasterReset_inv_9_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_3[11]  (
	.Q(DacSetpoints_2_3_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(un1_MasterReset_inv_9_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_3[10]  (
	.Q(DacSetpoints_2_3_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(un1_MasterReset_inv_9_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_3[9]  (
	.Q(DacSetpoints_2_3_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(un1_MasterReset_inv_9_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_3[8]  (
	.Q(DacSetpoints_2_3_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(un1_MasterReset_inv_9_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_3[7]  (
	.Q(DacSetpoints_2_3_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(un1_MasterReset_inv_9_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_2[12]  (
	.Q(DacSetpoints_2_2_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(un1_MasterReset_inv_8_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_2[11]  (
	.Q(DacSetpoints_2_2_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(un1_MasterReset_inv_8_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_2[10]  (
	.Q(DacSetpoints_2_2_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(un1_MasterReset_inv_8_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_2[9]  (
	.Q(DacSetpoints_2_2_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(un1_MasterReset_inv_8_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_2[8]  (
	.Q(DacSetpoints_2_2_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(un1_MasterReset_inv_8_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_2[7]  (
	.Q(DacSetpoints_2_2_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(un1_MasterReset_inv_8_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_2[6]  (
	.Q(DacSetpoints_2_2_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(un1_MasterReset_inv_8_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_2[5]  (
	.Q(DacSetpoints_2_2_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(un1_MasterReset_inv_8_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_2[4]  (
	.Q(DacSetpoints_2_2_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(un1_MasterReset_inv_8_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_2[3]  (
	.Q(DacSetpoints_2_2_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(un1_MasterReset_inv_8_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_2[2]  (
	.Q(DacSetpoints_2_2_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(un1_MasterReset_inv_8_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_2[1]  (
	.Q(DacSetpoints_2_2_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(un1_MasterReset_inv_8_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_2[0]  (
	.Q(DacSetpoints_2_2_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(un1_MasterReset_inv_8_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_3[23]  (
	.Q(DacSetpoints_2_3_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(un1_MasterReset_inv_9_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_3[22]  (
	.Q(DacSetpoints_2_3_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(un1_MasterReset_inv_9_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_1[3]  (
	.Q(DacSetpoints_2_1_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(un1_MasterReset_inv_4_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_1[2]  (
	.Q(DacSetpoints_2_1_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(un1_MasterReset_inv_4_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_1[1]  (
	.Q(DacSetpoints_2_1_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(un1_MasterReset_inv_4_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_1[0]  (
	.Q(DacSetpoints_2_1_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(un1_MasterReset_inv_4_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_2[23]  (
	.Q(DacSetpoints_2_2_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(un1_MasterReset_inv_8_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_2[22]  (
	.Q(DacSetpoints_2_2_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(un1_MasterReset_inv_8_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_2[21]  (
	.Q(DacSetpoints_2_2_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(un1_MasterReset_inv_8_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_2[20]  (
	.Q(DacSetpoints_2_2_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(un1_MasterReset_inv_8_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_2[19]  (
	.Q(DacSetpoints_2_2_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(un1_MasterReset_inv_8_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_2[18]  (
	.Q(DacSetpoints_2_2_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(un1_MasterReset_inv_8_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_2[17]  (
	.Q(DacSetpoints_2_2_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(un1_MasterReset_inv_8_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_2[16]  (
	.Q(DacSetpoints_2_2_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(un1_MasterReset_inv_8_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_2[15]  (
	.Q(DacSetpoints_2_2_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(un1_MasterReset_inv_8_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_2[14]  (
	.Q(DacSetpoints_2_2_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(un1_MasterReset_inv_8_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_2[13]  (
	.Q(DacSetpoints_2_2_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(un1_MasterReset_inv_8_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_1[18]  (
	.Q(DacSetpoints_2_1_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(un1_MasterReset_inv_4_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_1[17]  (
	.Q(DacSetpoints_2_1_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(un1_MasterReset_inv_4_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_1[16]  (
	.Q(DacSetpoints_2_1_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(un1_MasterReset_inv_4_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_1[15]  (
	.Q(DacSetpoints_2_1_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(un1_MasterReset_inv_4_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_1[14]  (
	.Q(DacSetpoints_2_1_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(un1_MasterReset_inv_4_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_1[13]  (
	.Q(DacSetpoints_2_1_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(un1_MasterReset_inv_4_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_1[12]  (
	.Q(DacSetpoints_2_1_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(un1_MasterReset_inv_4_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_1[11]  (
	.Q(DacSetpoints_2_1_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(un1_MasterReset_inv_4_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_1[10]  (
	.Q(DacSetpoints_2_1_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(un1_MasterReset_inv_4_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_1[9]  (
	.Q(DacSetpoints_2_1_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(un1_MasterReset_inv_4_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_1[8]  (
	.Q(DacSetpoints_2_1_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(un1_MasterReset_inv_4_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_1[7]  (
	.Q(DacSetpoints_2_1_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(un1_MasterReset_inv_4_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_1[6]  (
	.Q(DacSetpoints_2_1_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(un1_MasterReset_inv_4_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_1[5]  (
	.Q(DacSetpoints_2_1_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(un1_MasterReset_inv_4_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_1[4]  (
	.Q(DacSetpoints_2_1_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(un1_MasterReset_inv_4_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_0[9]  (
	.Q(DacSetpoints_2_0_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(un1_MasterReset_inv_13_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_0[8]  (
	.Q(DacSetpoints_2_0_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(un1_MasterReset_inv_13_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_0[7]  (
	.Q(DacSetpoints_2_0_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(un1_MasterReset_inv_13_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_0[6]  (
	.Q(DacSetpoints_2_0_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(un1_MasterReset_inv_13_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_0[5]  (
	.Q(DacSetpoints_2_0_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(un1_MasterReset_inv_13_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_0[4]  (
	.Q(DacSetpoints_2_0_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(un1_MasterReset_inv_13_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_0[3]  (
	.Q(DacSetpoints_2_0_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(un1_MasterReset_inv_13_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_0[2]  (
	.Q(DacSetpoints_2_0_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(un1_MasterReset_inv_13_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_0[1]  (
	.Q(DacSetpoints_2_0_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(un1_MasterReset_inv_13_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_0[0]  (
	.Q(DacSetpoints_2_0_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(un1_MasterReset_inv_13_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_1[23]  (
	.Q(DacSetpoints_2_1_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(un1_MasterReset_inv_4_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_1[22]  (
	.Q(DacSetpoints_2_1_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(un1_MasterReset_inv_4_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_1[21]  (
	.Q(DacSetpoints_2_1_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(un1_MasterReset_inv_4_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_1[20]  (
	.Q(DacSetpoints_2_1_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(un1_MasterReset_inv_4_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_1[19]  (
	.Q(DacSetpoints_2_1_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(un1_MasterReset_inv_4_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_3[0]  (
	.Q(DacSetpoints_1_3_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(un1_MasterReset_inv_19_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_0[23]  (
	.Q(DacSetpoints_2_0_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(un1_MasterReset_inv_13_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_0[22]  (
	.Q(DacSetpoints_2_0_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(un1_MasterReset_inv_13_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_0[21]  (
	.Q(DacSetpoints_2_0_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(un1_MasterReset_inv_13_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_0[20]  (
	.Q(DacSetpoints_2_0_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(un1_MasterReset_inv_13_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_0[19]  (
	.Q(DacSetpoints_2_0_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(un1_MasterReset_inv_13_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_0[18]  (
	.Q(DacSetpoints_2_0_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(un1_MasterReset_inv_13_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_0[17]  (
	.Q(DacSetpoints_2_0_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(un1_MasterReset_inv_13_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_0[16]  (
	.Q(DacSetpoints_2_0_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(un1_MasterReset_inv_13_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_0[15]  (
	.Q(DacSetpoints_2_0_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(un1_MasterReset_inv_13_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_0[14]  (
	.Q(DacSetpoints_2_0_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(un1_MasterReset_inv_13_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_0[13]  (
	.Q(DacSetpoints_2_0_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(un1_MasterReset_inv_13_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_0[12]  (
	.Q(DacSetpoints_2_0_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(un1_MasterReset_inv_13_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_0[11]  (
	.Q(DacSetpoints_2_0_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(un1_MasterReset_inv_13_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_0[10]  (
	.Q(DacSetpoints_2_0_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(un1_MasterReset_inv_13_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_3[15]  (
	.Q(DacSetpoints_1_3_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(un1_MasterReset_inv_19_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_3[14]  (
	.Q(DacSetpoints_1_3_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(un1_MasterReset_inv_19_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_3[13]  (
	.Q(DacSetpoints_1_3_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(un1_MasterReset_inv_19_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_3[12]  (
	.Q(DacSetpoints_1_3_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(un1_MasterReset_inv_19_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_3[11]  (
	.Q(DacSetpoints_1_3_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(un1_MasterReset_inv_19_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_3[10]  (
	.Q(DacSetpoints_1_3_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(un1_MasterReset_inv_19_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_3[9]  (
	.Q(DacSetpoints_1_3_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(un1_MasterReset_inv_19_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_3[8]  (
	.Q(DacSetpoints_1_3_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(un1_MasterReset_inv_19_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_3[7]  (
	.Q(DacSetpoints_1_3_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(un1_MasterReset_inv_19_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_3[6]  (
	.Q(DacSetpoints_1_3_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(un1_MasterReset_inv_19_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_3[5]  (
	.Q(DacSetpoints_1_3_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(un1_MasterReset_inv_19_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_3[4]  (
	.Q(DacSetpoints_1_3_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(un1_MasterReset_inv_19_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_3[3]  (
	.Q(DacSetpoints_1_3_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(un1_MasterReset_inv_19_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_3[2]  (
	.Q(DacSetpoints_1_3_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(un1_MasterReset_inv_19_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_3[1]  (
	.Q(DacSetpoints_1_3_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(un1_MasterReset_inv_19_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacESetpointToWrite[6]  (
	.Q(DacESetpointToWrite_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0_a2_2_RNI1HC32[21]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacESetpointToWrite[5]  (
	.Q(DacESetpointToWrite_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_293_0[5]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacESetpointToWrite[4]  (
	.Q(DacESetpointToWrite_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0_a2_2_RNIN6C32[21]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacESetpointToWrite[3]  (
	.Q(DacESetpointToWrite_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0_a2_2_RNII1C32[21]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacESetpointToWrite[2]  (
	.Q(DacESetpointToWrite_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0_a2_2_RNIDSB32[21]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacESetpointToWrite[1]  (
	.Q(DacESetpointToWrite_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0_a2_2_RNI8NB32[21]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacESetpointToWrite[0]  (
	.Q(DacESetpointToWrite_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0_a2_2_RNI3IB32[21]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_3[23]  (
	.Q(DacSetpoints_1_3_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(un1_MasterReset_inv_19_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_3[22]  (
	.Q(DacSetpoints_1_3_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(un1_MasterReset_inv_19_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_3[21]  (
	.Q(DacSetpoints_1_3_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(un1_MasterReset_inv_19_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_3[20]  (
	.Q(DacSetpoints_1_3_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(un1_MasterReset_inv_19_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_3[19]  (
	.Q(DacSetpoints_1_3_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(un1_MasterReset_inv_19_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_3[18]  (
	.Q(DacSetpoints_1_3_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(un1_MasterReset_inv_19_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_3[17]  (
	.Q(DacSetpoints_1_3_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(un1_MasterReset_inv_19_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_3[16]  (
	.Q(DacSetpoints_1_3_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(un1_MasterReset_inv_19_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacESetpointToWrite[21]  (
	.Q(DacESetpointToWrite_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0_a2_2_RNI2PO42[21]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacESetpointToWrite[20]  (
	.Q(DacESetpointToWrite_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0_a2_2_RNITJO42[21]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacESetpointToWrite[19]  (
	.Q(DacESetpointToWrite_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0_a2_1_RNIQTG91[19]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacESetpointToWrite[18]  (
	.Q(DacESetpointToWrite_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0_a2_2_RNI0JK42[21]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacESetpointToWrite[17]  (
	.Q(DacESetpointToWrite_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_140_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacESetpointToWrite[16]  (
	.Q(DacESetpointToWrite_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_512_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacESetpointToWrite[15]  (
	.Q(DacESetpointToWrite_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_924),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacESetpointToWrite[14]  (
	.Q(DacESetpointToWrite_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_517_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacESetpointToWrite[13]  (
	.Q(DacESetpointToWrite_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_522_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacESetpointToWrite[12]  (
	.Q(DacESetpointToWrite_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_527_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacESetpointToWrite[11]  (
	.Q(DacESetpointToWrite_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_532_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacESetpointToWrite[10]  (
	.Q(DacESetpointToWrite_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4254_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacESetpointToWrite[9]  (
	.Q(DacESetpointToWrite_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_537_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacESetpointToWrite[8]  (
	.Q(DacESetpointToWrite_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_542_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacESetpointToWrite[7]  (
	.Q(DacESetpointToWrite_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0_a2_2_RNI6MC32[21]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacDSetpointToWrite[12]  (
	.Q(DacDSetpointToWrite_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4205_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacDSetpointToWrite[11]  (
	.Q(DacDSetpointToWrite_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4207_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacDSetpointToWrite[10]  (
	.Q(DacDSetpointToWrite_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4210_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacDSetpointToWrite[9]  (
	.Q(DacDSetpointToWrite_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4211_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacDSetpointToWrite[8]  (
	.Q(DacDSetpointToWrite_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4214_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacDSetpointToWrite[7]  (
	.Q(DacDSetpointToWrite_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0_a2_2_RNI1GAL2[21]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacDSetpointToWrite[6]  (
	.Q(DacDSetpointToWrite_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0_a2_2_RNISAAL2[21]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacDSetpointToWrite[5]  (
	.Q(DacDSetpointToWrite_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0_a2_2_RNIN5AL2[21]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacDSetpointToWrite[4]  (
	.Q(DacDSetpointToWrite_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0_a2_2_RNII0AL2[21]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacDSetpointToWrite[3]  (
	.Q(DacDSetpointToWrite_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0_a2_2_RNIDR9L2[21]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacDSetpointToWrite[2]  (
	.Q(DacDSetpointToWrite_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0_a2_2_RNI8M9L2[21]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacDSetpointToWrite[1]  (
	.Q(DacDSetpointToWrite_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0_a2_2_RNI3H9L2[21]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacDSetpointToWrite[0]  (
	.Q(DacDSetpointToWrite_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0_a2_2_RNIUB9L2[21]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacESetpointToWrite[23]  (
	.Q(DacESetpointToWrite_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0_a2_3_RNIDVO94[19]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacESetpointToWrite[22]  (
	.Q(DacESetpointToWrite_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_487_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacCSetpointToWrite[3]  (
	.Q(DacCSetpointToWrite_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0_a2_2_RNI8L772[21]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacCSetpointToWrite[2]  (
	.Q(DacCSetpointToWrite_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0_a2_2_RNI3G772[21]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacCSetpointToWrite[1]  (
	.Q(DacCSetpointToWrite_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0_a2_2_RNIUA772[21]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacCSetpointToWrite[0]  (
	.Q(DacCSetpointToWrite_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0_a2_2_RNIP5772[21]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacDSetpointToWrite[23]  (
	.Q(DacDSetpointToWrite_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0_a2_3_RNI8KG94[19]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacDSetpointToWrite[22]  (
	.Q(DacDSetpointToWrite_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4192_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacDSetpointToWrite[21]  (
	.Q(DacDSetpointToWrite_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0_a2_2_RNITDG42[21]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacDSetpointToWrite[20]  (
	.Q(DacDSetpointToWrite_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0_a2_2_RNIO8G42[21]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacDSetpointToWrite[19]  (
	.Q(DacDSetpointToWrite_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0_a2_1_RNIR0KO1[19]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacDSetpointToWrite[18]  (
	.Q(DacDSetpointToWrite_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0_a2_2_RNIR7C42[21]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacDSetpointToWrite[17]  (
	.Q(DacDSetpointToWrite_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_839_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacDSetpointToWrite[16]  (
	.Q(DacDSetpointToWrite_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4199_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacDSetpointToWrite[15]  (
	.Q(DacDSetpointToWrite_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_851),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacDSetpointToWrite[14]  (
	.Q(DacDSetpointToWrite_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_407_0_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacDSetpointToWrite[13]  (
	.Q(DacDSetpointToWrite_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4204_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacCSetpointToWrite[18]  (
	.Q(DacCSetpointToWrite_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0_a2_2_RNIMS342[21]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacCSetpointToWrite[17]  (
	.Q(DacCSetpointToWrite_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_796_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacCSetpointToWrite[16]  (
	.Q(DacCSetpointToWrite_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4162_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacCSetpointToWrite[15]  (
	.Q(DacCSetpointToWrite_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_731),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacCSetpointToWrite[14]  (
	.Q(DacCSetpointToWrite_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4165_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacCSetpointToWrite[13]  (
	.Q(DacCSetpointToWrite_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4168_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacCSetpointToWrite[12]  (
	.Q(DacCSetpointToWrite_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4171_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacCSetpointToWrite[11]  (
	.Q(DacCSetpointToWrite_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4174_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacCSetpointToWrite[10]  (
	.Q(DacCSetpointToWrite_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4177_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacCSetpointToWrite[9]  (
	.Q(DacCSetpointToWrite_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4253_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacCSetpointToWrite[8]  (
	.Q(DacCSetpointToWrite_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4179_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacCSetpointToWrite[7]  (
	.Q(DacCSetpointToWrite_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0_a2_2_RNIS9872[21]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacCSetpointToWrite[6]  (
	.Q(DacCSetpointToWrite_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0_a2_2_RNIN4872[21]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacCSetpointToWrite[5]  (
	.Q(DacCSetpointToWrite_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0_a2_2_RNIIV772[21]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacCSetpointToWrite[4]  (
	.Q(DacCSetpointToWrite_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0_a2_2_RNIDQ772[21]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacBSetpointToWrite[9]  (
	.Q(DacBSetpointToWrite_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_237_0_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacBSetpointToWrite[8]  (
	.Q(DacBSetpointToWrite_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4140_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacBSetpointToWrite[7]  (
	.Q(DacBSetpointToWrite_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0_a2_2_RNIN3692[21]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacBSetpointToWrite[6]  (
	.Q(DacBSetpointToWrite_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0_a2_2_RNIIU592[21]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacBSetpointToWrite[5]  (
	.Q(DacBSetpointToWrite_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0_a2_2_RNIDP592[21]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacBSetpointToWrite[4]  (
	.Q(DacBSetpointToWrite_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0_a2_2_RNI8K592[21]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacBSetpointToWrite[3]  (
	.Q(DacBSetpointToWrite_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0_a2_2_RNI3F592[21]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacBSetpointToWrite[2]  (
	.Q(DacBSetpointToWrite_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0_a2_2_RNIU9592[21]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacBSetpointToWrite[1]  (
	.Q(DacBSetpointToWrite_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0_a2_2_RNIP4592[21]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacBSetpointToWrite[0]  (
	.Q(DacBSetpointToWrite_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0_a2_2_RNIKV492[21]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacCSetpointToWrite[23]  (
	.Q(DacCSetpointToWrite_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_295_3[23]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacCSetpointToWrite[22]  (
	.Q(DacCSetpointToWrite_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_282_0_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacCSetpointToWrite[21]  (
	.Q(DacCSetpointToWrite_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0_a2_2_RNIO2842[21]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacCSetpointToWrite[20]  (
	.Q(DacCSetpointToWrite_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0_a2_2_RNIJT742[21]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacCSetpointToWrite[19]  (
	.Q(DacCSetpointToWrite_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0_a2_1_RNIS3NN1[19]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacASetpointToWrite[0]  (
	.Q(DacASetpointToWrite_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0_a2_2_RNIFP2R2[21]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacBSetpointToWrite[23]  (
	.Q(DacBSetpointToWrite_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_2587),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacBSetpointToWrite[22]  (
	.Q(DacBSetpointToWrite_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_170_0_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacBSetpointToWrite[21]  (
	.Q(DacBSetpointToWrite_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0_a2_2_RNIJNVJ2[21]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacBSetpointToWrite[20]  (
	.Q(DacBSetpointToWrite_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0_a2_2_RNIEIVJ2[21]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacBSetpointToWrite[19]  (
	.Q(DacBSetpointToWrite_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0_a2_1_RNIT6QM1[19]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacBSetpointToWrite[18]  (
	.Q(DacBSetpointToWrite_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0_a2_2_RNIHHRJ2[21]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacBSetpointToWrite[17]  (
	.Q(DacBSetpointToWrite_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_768_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacBSetpointToWrite[16]  (
	.Q(DacBSetpointToWrite_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_202_0_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacBSetpointToWrite[15]  (
	.Q(DacBSetpointToWrite_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_659),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacBSetpointToWrite[14]  (
	.Q(DacBSetpointToWrite_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_212_0_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacBSetpointToWrite[13]  (
	.Q(DacBSetpointToWrite_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_217_0_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacBSetpointToWrite[12]  (
	.Q(DacBSetpointToWrite_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_222_0_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacBSetpointToWrite[11]  (
	.Q(DacBSetpointToWrite_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_227_0_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacBSetpointToWrite[10]  (
	.Q(DacBSetpointToWrite_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_232_0_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacASetpointToWrite[15]  (
	.Q(DacASetpointToWrite_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_654),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacASetpointToWrite[14]  (
	.Q(DacASetpointToWrite_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_107_0_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacASetpointToWrite[13]  (
	.Q(DacASetpointToWrite_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_38_0_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacASetpointToWrite[12]  (
	.Q(DacASetpointToWrite_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_112_0_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacASetpointToWrite[11]  (
	.Q(DacASetpointToWrite_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_122_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacASetpointToWrite[10]  (
	.Q(DacASetpointToWrite_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_117_0_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacASetpointToWrite[9]  (
	.Q(DacASetpointToWrite_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_122_0_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacASetpointToWrite[8]  (
	.Q(DacASetpointToWrite_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_127_0_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacASetpointToWrite[7]  (
	.Q(DacASetpointToWrite_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0_a2_2_RNIIT3R2[21]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacASetpointToWrite[6]  (
	.Q(DacASetpointToWrite_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0_a2_2_RNIDO3R2[21]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacASetpointToWrite[5]  (
	.Q(DacASetpointToWrite_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0_a2_2_RNI8J3R2[21]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacASetpointToWrite[4]  (
	.Q(DacASetpointToWrite_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0_a2_2_RNI3E3R2[21]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacASetpointToWrite[3]  (
	.Q(DacASetpointToWrite_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0_a2_2_RNIU83R2[21]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacASetpointToWrite[2]  (
	.Q(DacASetpointToWrite_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0_a2_2_RNIP33R2[21]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacASetpointToWrite[1]  (
	.Q(DacASetpointToWrite_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0_a2_2_RNIKU2R2[21]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \nCsDacsE_i[2]  (
	.Q(nCsE_c[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4272_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \nCsDacsE_i[1]  (
	.Q(nCsE_c[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4273_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \nCsDacsE_i[0]  (
	.Q(nCsE_c[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4274_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \nCsDacsF_i[3]  (
	.Q(nCsF_c[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4282_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \nCsDacsF_i[2]  (
	.Q(nCsF_c[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_867_mux_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \nCsDacsF_i[1]  (
	.Q(nCsF_c[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4283_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \nCsDacsF_i[0]  (
	.Q(nCsF_c[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4284_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacASetpointToWrite[23]  (
	.Q(DacASetpointToWrite_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0_a2_3_RNIPINO4[19]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacASetpointToWrite[22]  (
	.Q(DacASetpointToWrite_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_81_0_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacASetpointToWrite[21]  (
	.Q(DacASetpointToWrite_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0_a2_2_RNIECNJ2[21]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacASetpointToWrite[20]  (
	.Q(DacASetpointToWrite_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0_a2_2_RNI97NJ2[21]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacASetpointToWrite[19]  (
	.Q(DacASetpointToWrite_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_297_3[19]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacASetpointToWrite[18]  (
	.Q(DacASetpointToWrite_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0_a2_2_RNIC6JJ2[21]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacASetpointToWrite[17]  (
	.Q(DacASetpointToWrite_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_741_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacASetpointToWrite[16]  (
	.Q(DacASetpointToWrite_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_97_0_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \nCsDacsA_i[1]  (
	.Q(nCsA_c[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4269_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \nCsDacsA_i[0]  (
	.Q(nCsA_c[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4270_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \nCsDacsB_i[3]  (
	.Q(nCsB_c[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4285_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \nCsDacsB_i[2]  (
	.Q(nCsB_c[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4286_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \nCsDacsB_i[1]  (
	.Q(nCsB_c[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4287_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \nCsDacsB_i[0]  (
	.Q(nCsB_c[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4288_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \nCsDacsC_i[3]  (
	.Q(nCsC_c[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4275_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \nCsDacsC_i[2]  (
	.Q(nCsC_c[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4276_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \nCsDacsC_i[1]  (
	.Q(nCsC_c[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4277_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \nCsDacsC_i[0]  (
	.Q(nCsC_c[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4278_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \nCsDacsD_i[3]  (
	.Q(nCsD_c[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4279_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \nCsDacsD_i[2]  (
	.Q(nCsD_c[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_866_mux_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \nCsDacsD_i[1]  (
	.Q(nCsD_c[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4280_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \nCsDacsD_i[0]  (
	.Q(nCsD_c[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4281_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \nCsDacsE_i[3]  (
	.Q(nCsE_c[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4271_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_3[7]  (
	.Q(DacSetpoints_5_3_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(un1_MasterReset_inv_21_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_3[6]  (
	.Q(DacSetpoints_5_3_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(un1_MasterReset_inv_21_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_3[5]  (
	.Q(DacSetpoints_5_3_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(un1_MasterReset_inv_21_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_3[4]  (
	.Q(DacSetpoints_5_3_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(un1_MasterReset_inv_21_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_3[3]  (
	.Q(DacSetpoints_5_3_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(un1_MasterReset_inv_21_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_3[2]  (
	.Q(DacSetpoints_5_3_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(un1_MasterReset_inv_21_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_3[1]  (
	.Q(DacSetpoints_5_3_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(un1_MasterReset_inv_21_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_3[0]  (
	.Q(DacSetpoints_5_3_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(un1_MasterReset_inv_21_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \StateOut[4]  (
	.Q(TP5_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_378_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \StateOut[3]  (
	.Q(TP4_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_377_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \StateOut[2]  (
	.Q(TP3_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_376_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \StateOut[1]  (
	.Q(TP2_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_375_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \StateOut[0]  (
	.Q(TP1_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(StateOut_23[0]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \nCsDacsA_i[3]  (
	.Q(nCsA_c[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4267_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \nCsDacsA_i[2]  (
	.Q(nCsA_c[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4268_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_3[22]  (
	.Q(DacSetpoints_5_3_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(un1_MasterReset_inv_21_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_3[21]  (
	.Q(DacSetpoints_5_3_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(un1_MasterReset_inv_21_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_3[20]  (
	.Q(DacSetpoints_5_3_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(un1_MasterReset_inv_21_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_3[19]  (
	.Q(DacSetpoints_5_3_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(un1_MasterReset_inv_21_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_3[18]  (
	.Q(DacSetpoints_5_3_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(un1_MasterReset_inv_21_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_3[17]  (
	.Q(DacSetpoints_5_3_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(un1_MasterReset_inv_21_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_3[16]  (
	.Q(DacSetpoints_5_3_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(un1_MasterReset_inv_21_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_3[15]  (
	.Q(DacSetpoints_5_3_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(un1_MasterReset_inv_21_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_3[14]  (
	.Q(DacSetpoints_5_3_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(un1_MasterReset_inv_21_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_3[13]  (
	.Q(DacSetpoints_5_3_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(un1_MasterReset_inv_21_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_3[12]  (
	.Q(DacSetpoints_5_3_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(un1_MasterReset_inv_21_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_3[11]  (
	.Q(DacSetpoints_5_3_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(un1_MasterReset_inv_21_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_3[10]  (
	.Q(DacSetpoints_5_3_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(un1_MasterReset_inv_21_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_3[9]  (
	.Q(DacSetpoints_5_3_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(un1_MasterReset_inv_21_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_3[8]  (
	.Q(DacSetpoints_5_3_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(un1_MasterReset_inv_21_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_2[13]  (
	.Q(DacSetpoints_5_2_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(un1_MasterReset_inv_15_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_2[12]  (
	.Q(DacSetpoints_5_2_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(un1_MasterReset_inv_15_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_2[11]  (
	.Q(DacSetpoints_5_2_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(un1_MasterReset_inv_15_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_2[10]  (
	.Q(DacSetpoints_5_2_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(un1_MasterReset_inv_15_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_2[9]  (
	.Q(DacSetpoints_5_2_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(un1_MasterReset_inv_15_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_2[8]  (
	.Q(DacSetpoints_5_2_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(un1_MasterReset_inv_15_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_2[7]  (
	.Q(DacSetpoints_5_2_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(un1_MasterReset_inv_15_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_2[6]  (
	.Q(DacSetpoints_5_2_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(un1_MasterReset_inv_15_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_2[5]  (
	.Q(DacSetpoints_5_2_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(un1_MasterReset_inv_15_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_2[4]  (
	.Q(DacSetpoints_5_2_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(un1_MasterReset_inv_15_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_2[3]  (
	.Q(DacSetpoints_5_2_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(un1_MasterReset_inv_15_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_2[2]  (
	.Q(DacSetpoints_5_2_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(un1_MasterReset_inv_15_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_2[1]  (
	.Q(DacSetpoints_5_2_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(un1_MasterReset_inv_15_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_2[0]  (
	.Q(DacSetpoints_5_2_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(un1_MasterReset_inv_15_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_3[23]  (
	.Q(DacSetpoints_5_3_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(un1_MasterReset_inv_21_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacFSetpointToWrite[4]  (
	.Q(DacFSetpointToWrite_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0_a2_2_RNISCEH2[21]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacFSetpointToWrite[3]  (
	.Q(DacFSetpointToWrite_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0_a2_2_RNIN7EH2[21]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacFSetpointToWrite[2]  (
	.Q(DacFSetpointToWrite_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0_a2_2_RNII2EH2[21]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacFSetpointToWrite[1]  (
	.Q(DacFSetpointToWrite_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0_a2_2_RNIDTDH2[21]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacFSetpointToWrite[0]  (
	.Q(DacFSetpointToWrite_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0_a2_2_RNI8ODH2[21]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_2[23]  (
	.Q(DacSetpoints_5_2_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(un1_MasterReset_inv_15_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_2[22]  (
	.Q(DacSetpoints_5_2_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(un1_MasterReset_inv_15_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_2[21]  (
	.Q(DacSetpoints_5_2_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(un1_MasterReset_inv_15_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_2[20]  (
	.Q(DacSetpoints_5_2_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(un1_MasterReset_inv_15_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_2[19]  (
	.Q(DacSetpoints_5_2_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(un1_MasterReset_inv_15_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_2[18]  (
	.Q(DacSetpoints_5_2_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(un1_MasterReset_inv_15_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_2[17]  (
	.Q(DacSetpoints_5_2_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(un1_MasterReset_inv_15_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_2[16]  (
	.Q(DacSetpoints_5_2_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(un1_MasterReset_inv_15_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_2[15]  (
	.Q(DacSetpoints_5_2_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(un1_MasterReset_inv_15_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_2[14]  (
	.Q(DacSetpoints_5_2_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(un1_MasterReset_inv_15_0_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacFSetpointToWrite[19]  (
	.Q(DacFSetpointToWrite_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0[19]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacFSetpointToWrite[18]  (
	.Q(DacFSetpointToWrite_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0_a2_2_RNI5US42[21]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacFSetpointToWrite[17]  (
	.Q(DacFSetpointToWrite_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_895_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacFSetpointToWrite[16]  (
	.Q(DacFSetpointToWrite_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4249_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacFSetpointToWrite[15]  (
	.Q(DacFSetpointToWrite_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_929),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacFSetpointToWrite[14]  (
	.Q(DacFSetpointToWrite_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_587_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacFSetpointToWrite[13]  (
	.Q(DacFSetpointToWrite_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_592_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacFSetpointToWrite[12]  (
	.Q(DacFSetpointToWrite_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_597_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacFSetpointToWrite[11]  (
	.Q(DacFSetpointToWrite_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_602_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacFSetpointToWrite[10]  (
	.Q(DacFSetpointToWrite_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_607_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacFSetpointToWrite[9]  (
	.Q(DacFSetpointToWrite_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_612_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacFSetpointToWrite[8]  (
	.Q(DacFSetpointToWrite_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_617_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacFSetpointToWrite[7]  (
	.Q(DacFSetpointToWrite_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0_a2_2_RNIBSEH2[21]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacFSetpointToWrite[6]  (
	.Q(DacFSetpointToWrite_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0_a2_2_RNI6NEH2[21]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacFSetpointToWrite[5]  (
	.Q(DacFSetpointToWrite_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0_a2_2_RNI1IEH2[21]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacFSetpointToWrite[23]  (
	.Q(DacFSetpointToWrite_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0_a2_3_RNIIA1A4[19]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacFSetpointToWrite[22]  (
	.Q(DacFSetpointToWrite_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_577_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacFSetpointToWrite[21]  (
	.Q(DacFSetpointToWrite_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0[21]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacFSetpointToWrite[20]  (
	.Q(DacFSetpointToWrite_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0_a2_2_RNI2V052[21]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:743
  CFG2 un23_dacsetpointwriteaddress_s_0 (
	.A(O_RNI8EGK_S[2]),
	.B(un19_dacsetpointwriteaddress_cry_0_cy),
	.Y(un23_dacsetpointwriteaddress_s_0_Z)
);
defparam un23_dacsetpointwriteaddress_s_0.INIT=4'h9;
// @48:775
  ARI1 \DacSetpointReadAddressChannel_RNI5ULI[0]  (
	.FCO(un7_dacsetpointreadaddress_cry_0),
	.S(DacSetpointReadAddressChannel_RNI5ULI_S[0]),
	.Y(DacSetpointReadAddressChannel_RNI5ULI_Y[0]),
	.B(un7_dacsetpointreadaddress),
	.C(GND),
	.D(GND),
	.A(DacSetpointReadAddressChannel_Z[0]),
	.FCI(GND)
);
defparam \DacSetpointReadAddressChannel_RNI5ULI[0] .INIT=20'h555AA;
// @48:775
  ARI1 \DacSetpointReadAddressChannel_RNIBTB51[1]  (
	.FCO(un7_dacsetpointreadaddress_cry_1),
	.S(DacSetpointReadAddressChannel_RNIBTB51_S[1]),
	.Y(DacSetpointReadAddressChannel_RNIBTB51_Y[1]),
	.B(un7_dacsetpointreadaddress_0[1]),
	.C(GND),
	.D(GND),
	.A(DacSetpointReadAddressChannel_Z[1]),
	.FCI(un7_dacsetpointreadaddress_cry_0)
);
defparam \DacSetpointReadAddressChannel_RNIBTB51[1] .INIT=20'h555AA;
// @48:775
  ARI1 \DacSetpointReadAddressChannel_RNIIT1O1[2]  (
	.FCO(un7_dacsetpointreadaddress_cry_2),
	.S(DacSetpointReadAddressChannel_RNIIT1O1_S[2]),
	.Y(DacSetpointReadAddressChannel_RNIIT1O1_Y[2]),
	.B(un7_dacsetpointreadaddress_0[2]),
	.C(GND),
	.D(GND),
	.A(DacSetpointReadAddressChannel_Z[2]),
	.FCI(un7_dacsetpointreadaddress_cry_1)
);
defparam \DacSetpointReadAddressChannel_RNIIT1O1[2] .INIT=20'h555AA;
// @48:775
  ARI1 \DacSetpointReadAddressChannel_RNIQUNA2[3]  (
	.FCO(un7_dacsetpointreadaddress_cry_3),
	.S(DacSetpointReadAddressChannel_RNIQUNA2_S[3]),
	.Y(DacSetpointReadAddressChannel_RNIQUNA2_Y[3]),
	.B(un7_dacsetpointreadaddress_0[3]),
	.C(GND),
	.D(GND),
	.A(DacSetpointReadAddressChannel_Z[3]),
	.FCI(un7_dacsetpointreadaddress_cry_2)
);
defparam \DacSetpointReadAddressChannel_RNIQUNA2[3] .INIT=20'h555AA;
// @48:775
  ARI1 \DacSetpointReadAddressChannel_RNI31ET2[4]  (
	.FCO(un7_dacsetpointreadaddress_cry_4),
	.S(DacSetpointReadAddressChannel_RNI31ET2_S[4]),
	.Y(DacSetpointReadAddressChannel_RNI31ET2_Y[4]),
	.B(un7_dacsetpointreadaddress_0[4]),
	.C(GND),
	.D(GND),
	.A(DacSetpointReadAddressChannel_Z[4]),
	.FCI(un7_dacsetpointreadaddress_cry_3)
);
defparam \DacSetpointReadAddressChannel_RNI31ET2[4] .INIT=20'h555AA;
// @48:775
  ARI1 \DacSetpointReadAddressChannel_RNID44G3[5]  (
	.FCO(un7_dacsetpointreadaddress_cry_5),
	.S(DacSetpointReadAddressChannel_RNID44G3_S[5]),
	.Y(DacSetpointReadAddressChannel_RNID44G3_Y[5]),
	.B(un7_dacsetpointreadaddress_0[5]),
	.C(GND),
	.D(GND),
	.A(DacSetpointReadAddressChannel_Z[5]),
	.FCI(un7_dacsetpointreadaddress_cry_4)
);
defparam \DacSetpointReadAddressChannel_RNID44G3[5] .INIT=20'h555AA;
// @48:775
  ARI1 \DacSetpointReadAddressChannel_RNI5GSN3[5]  (
	.FCO(un7_dacsetpointreadaddress_cry_6),
	.S(DacSetpointReadAddressChannel_RNI5GSN3_S[5]),
	.Y(DacSetpointReadAddressChannel_RNI5GSN3_Y[5]),
	.B(un7_dacsetpointreadaddress_0[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un7_dacsetpointreadaddress_cry_5)
);
defparam \DacSetpointReadAddressChannel_RNI5GSN3[5] .INIT=20'h4AA00;
// @48:775
  ARI1 \DacSetpointReadAddressChannel_RNITRKV3[5]  (
	.FCO(un7_dacsetpointreadaddress_cry_7),
	.S(DacSetpointReadAddressChannel_RNITRKV3_S[5]),
	.Y(DacSetpointReadAddressChannel_RNITRKV3_Y[5]),
	.B(un7_dacsetpointreadaddress_0[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un7_dacsetpointreadaddress_cry_6)
);
defparam \DacSetpointReadAddressChannel_RNITRKV3[5] .INIT=20'h4AA00;
// @48:775
  ARI1 \DacSetpointReadAddressChannel_RNIDJ5F4[5]  (
	.FCO(DacSetpointReadAddressChannel_RNIDJ5F4_FCO[5]),
	.S(DacSetpointReadAddressChannel_RNIDJ5F4_S[5]),
	.Y(DacSetpointReadAddressChannel_RNIDJ5F4_Y[5]),
	.B(un7_dacsetpointreadaddress_0[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un7_dacsetpointreadaddress_cry_8)
);
defparam \DacSetpointReadAddressChannel_RNIDJ5F4[5] .INIT=20'h4AA00;
// @48:775
  ARI1 \DacSetpointReadAddressChannel_RNIL7D74[5]  (
	.FCO(un7_dacsetpointreadaddress_cry_8),
	.S(DacSetpointReadAddressChannel_RNIL7D74_S[5]),
	.Y(DacSetpointReadAddressChannel_RNIL7D74_Y[5]),
	.B(un7_dacsetpointreadaddress_0[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un7_dacsetpointreadaddress_cry_7)
);
defparam \DacSetpointReadAddressChannel_RNIL7D74[5] .INIT=20'h4AA00;
// @48:1453
  ARI1 DacSetpointReadAddressChannel_s_335 (
	.FCO(DacSetpointReadAddressChannel_s_335_FCO),
	.S(DacSetpointReadAddressChannel_s_335_S),
	.Y(DacSetpointReadAddressChannel_s_335_Y),
	.B(DacSetpointReadAddressChannel_lcry),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam DacSetpointReadAddressChannel_s_335.INIT=20'h4AA00;
// @48:1453
  ARI1 \DacSetpointReadAddressChannel_cry[0]  (
	.FCO(DacSetpointReadAddressChannel_cry_Z[0]),
	.S(DacSetpointReadAddressChannel_s[0]),
	.Y(DacSetpointReadAddressChannel_cry_Y[0]),
	.B(DacSetpointReadAddressChannel_Z[0]),
	.C(DacSetpointReadAddressChannel_lcry),
	.D(GND),
	.A(VCC),
	.FCI(DacSetpointReadAddressChannel_s_335_FCO)
);
defparam \DacSetpointReadAddressChannel_cry[0] .INIT=20'h48800;
// @48:1453
  ARI1 \DacSetpointReadAddressChannel_cry[1]  (
	.FCO(DacSetpointReadAddressChannel_cry_Z[1]),
	.S(DacSetpointReadAddressChannel_s[1]),
	.Y(DacSetpointReadAddressChannel_cry_Y[1]),
	.B(DacSetpointReadAddressChannel_Z[1]),
	.C(DacSetpointReadAddressChannel_lcry),
	.D(GND),
	.A(VCC),
	.FCI(DacSetpointReadAddressChannel_cry_Z[0])
);
defparam \DacSetpointReadAddressChannel_cry[1] .INIT=20'h48800;
// @48:1453
  ARI1 \DacSetpointReadAddressChannel_cry[2]  (
	.FCO(DacSetpointReadAddressChannel_cry_Z[2]),
	.S(DacSetpointReadAddressChannel_s[2]),
	.Y(DacSetpointReadAddressChannel_cry_Y[2]),
	.B(DacSetpointReadAddressChannel_Z[2]),
	.C(DacSetpointReadAddressChannel_lcry),
	.D(GND),
	.A(VCC),
	.FCI(DacSetpointReadAddressChannel_cry_Z[1])
);
defparam \DacSetpointReadAddressChannel_cry[2] .INIT=20'h48800;
// @48:1453
  ARI1 \DacSetpointReadAddressChannel_cry[3]  (
	.FCO(DacSetpointReadAddressChannel_cry_Z[3]),
	.S(DacSetpointReadAddressChannel_s[3]),
	.Y(DacSetpointReadAddressChannel_cry_Y[3]),
	.B(DacSetpointReadAddressChannel_Z[3]),
	.C(DacSetpointReadAddressChannel_lcry),
	.D(GND),
	.A(VCC),
	.FCI(DacSetpointReadAddressChannel_cry_Z[2])
);
defparam \DacSetpointReadAddressChannel_cry[3] .INIT=20'h48800;
// @48:1453
  ARI1 \DacSetpointReadAddressChannel_s[5]  (
	.FCO(DacSetpointReadAddressChannel_s_FCO[5]),
	.S(DacSetpointReadAddressChannel_s_Z[5]),
	.Y(DacSetpointReadAddressChannel_s_Y[5]),
	.B(DacSetpointReadAddressChannel_Z[5]),
	.C(DacSetpointReadAddressChannel_lcry),
	.D(GND),
	.A(VCC),
	.FCI(DacSetpointReadAddressChannel_cry_Z[4])
);
defparam \DacSetpointReadAddressChannel_s[5] .INIT=20'h48800;
// @48:1453
  ARI1 \DacSetpointReadAddressChannel_cry[4]  (
	.FCO(DacSetpointReadAddressChannel_cry_Z[4]),
	.S(DacSetpointReadAddressChannel_s[4]),
	.Y(DacSetpointReadAddressChannel_cry_Y[4]),
	.B(DacSetpointReadAddressChannel_Z[4]),
	.C(DacSetpointReadAddressChannel_lcry),
	.D(GND),
	.A(VCC),
	.FCI(DacSetpointReadAddressChannel_cry_Z[3])
);
defparam \DacSetpointReadAddressChannel_cry[4] .INIT=20'h48800;
// @48:1971
  CFG2 un3_dacsetpointreadaddresschannellto2_0 (
	.A(DacSetpointReadAddressChannel_Z[0]),
	.B(DacSetpointReadAddressChannel_Z[1]),
	.Y(un3_dacsetpointreadaddresschannellto2_0_Z)
);
defparam un3_dacsetpointreadaddresschannellto2_0.INIT=4'h7;
// @35:67
  CFG2 \un2_dacsetpointreadaddresscontroller_1.SUM_5[1]  (
	.A(CO0_5),
	.B(ClkDiv[1]),
	.Y(SUM_5[1])
);
defparam \un2_dacsetpointreadaddresscontroller_1.SUM_5[1] .INIT=4'h6;
// @35:67
  CFG2 \un2_dacsetpointreadaddresscontroller_1.SUM_4[1]  (
	.A(CO0_4),
	.B(ClkDiv_0[1]),
	.Y(SUM_4[1])
);
defparam \un2_dacsetpointreadaddresscontroller_1.SUM_4[1] .INIT=4'h6;
// @35:67
  CFG2 \un2_dacsetpointreadaddresscontroller_1.SUM_3[1]  (
	.A(CO0_3),
	.B(ClkDiv_1[1]),
	.Y(SUM_3[1])
);
defparam \un2_dacsetpointreadaddresscontroller_1.SUM_3[1] .INIT=4'h6;
// @35:67
  CFG2 \un2_dacsetpointreadaddresscontroller_1.SUM_2[1]  (
	.A(CO0_2),
	.B(ClkDiv_2[1]),
	.Y(SUM_2[1])
);
defparam \un2_dacsetpointreadaddresscontroller_1.SUM_2[1] .INIT=4'h6;
// @35:67
  CFG3 \un2_dacsetpointreadaddresscontroller_1.SUM_4[2]  (
	.A(ClkDiv[2]),
	.B(ClkDiv[1]),
	.C(CO0_5),
	.Y(SUM_4[2])
);
defparam \un2_dacsetpointreadaddresscontroller_1.SUM_4[2] .INIT=8'h6A;
// @35:67
  CFG3 \un2_dacsetpointreadaddresscontroller_1.SUM_3[2]  (
	.A(ClkDiv_0[2]),
	.B(ClkDiv_0[1]),
	.C(CO0_4),
	.Y(SUM_3[2])
);
defparam \un2_dacsetpointreadaddresscontroller_1.SUM_3[2] .INIT=8'h6A;
// @35:67
  CFG3 \un2_dacsetpointreadaddresscontroller_1.SUM_2[2]  (
	.A(ClkDiv_1[2]),
	.B(ClkDiv_1[1]),
	.C(CO0_3),
	.Y(SUM_2[2])
);
defparam \un2_dacsetpointreadaddresscontroller_1.SUM_2[2] .INIT=8'h6A;
// @35:67
  CFG3 \un2_dacsetpointreadaddresscontroller_1.SUM_1[2]  (
	.A(ClkDiv_2[2]),
	.B(ClkDiv_2[1]),
	.C(CO0_2),
	.Y(SUM_1_0[2])
);
defparam \un2_dacsetpointreadaddresscontroller_1.SUM_1[2] .INIT=8'h6A;
// @20:344
  CFG3 \DacWriteNextState_RNI9Q9C1[0]  (
	.A(domachine_i),
	.B(DacSetpointReadAddressChannel_lcry),
	.C(DacWriteNextState_Z[0]),
	.Y(DacSetpointReadAddressChannele)
);
defparam \DacWriteNextState_RNI9Q9C1[0] .INIT=8'hB3;
// @48:1971
  CFG4 un3_dacsetpointreadaddresschannellto4 (
	.A(DacSetpointReadAddressChannel_Z[2]),
	.B(un3_dacsetpointreadaddresschannellto2_0_Z),
	.C(DacSetpointReadAddressChannel_Z[4]),
	.D(DacSetpointReadAddressChannel_Z[3]),
	.Y(un3_dacsetpointreadaddresschannellt5)
);
defparam un3_dacsetpointreadaddresschannellto4.INIT=16'h000D;
// @48:775
  MACC \un10_muladd_0[10:0]  (
	.CDOUT(un7_dacsetpointreadaddress_NC[43:0]),
	.OVFL_CARRYOUT(OVFL_CARRYOUT),
	.P({un7_dacsetpointreadaddress_0[34:1], un7_dacsetpointreadaddress, un7_dacsetpointreadaddress_ONC[8:0]}),
	.CDIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, VCC, GND, VCC, GND, GND, GND}),
	.B({GND, GND, GND, GND, DacSetpointReadAddressController_Z[2:0], GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.C({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, DacSetpointReadAddressDac_Z[1:0], DacSetpointReadAddressDac_Z[1:0], GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.P_BYPASS({VCC, VCC}),
	.A_BYPASS({VCC, VCC}),
	.B_BYPASS({VCC, VCC}),
	.C_BYPASS({VCC, VCC}),
	.P_EN({VCC, VCC}),
	.A_EN({VCC, VCC}),
	.B_EN({VCC, VCC}),
	.C_EN({VCC, VCC}),
	.P_ARST_N({VCC, VCC}),
	.A_ARST_N({VCC, VCC}),
	.B_ARST_N({VCC, VCC}),
	.C_ARST_N({VCC, VCC}),
	.P_SRST_N({VCC, VCC}),
	.A_SRST_N({VCC, VCC}),
	.B_SRST_N({VCC, VCC}),
	.C_SRST_N({VCC, VCC}),
	.CLK({GND, GND}),
	.FDBKSEL(GND),
	.CDSEL(GND),
	.ARSHFT17(GND),
	.SUB(GND),
	.FDBKSEL_BYPASS(VCC),
	.CDSEL_BYPASS(VCC),
	.ARSHFT17_BYPASS(VCC),
	.SUB_BYPASS(VCC),
	.FDBKSEL_EN(VCC),
	.CDSEL_EN(VCC),
	.ARSHFT17_EN(VCC),
	.SUB_EN(VCC),
	.FDBKSEL_AL_N(VCC),
	.CDSEL_AL_N(VCC),
	.ARSHFT17_AL_N(VCC),
	.SUB_AL_N(VCC),
	.FDBKSEL_AD(GND),
	.CDSEL_AD(GND),
	.ARSHFT17_AD(GND),
	.SUB_AD(GND),
	.FDBKSEL_SL_N(VCC),
	.CDSEL_SL_N(VCC),
	.ARSHFT17_SL_N(VCC),
	.SUB_SL_N(VCC),
	.FDBKSEL_SD_N(GND),
	.CDSEL_SD_N(GND),
	.ARSHFT17_SD_N(GND),
	.SUB_SD_N(VCC),
	.SIMD(GND),
	.DOTP(VCC),
	.CARRYIN(GND),
	.OVFL_CARRYOUT_SEL(GND)
);
// @48:666
  OneShotPorts_work_dmmainports_dmmain_0layer1 BootupReset (
	.shot_i_arst_i(shot_i_arst_i),
	.MasterReset_i(MasterReset_i),
	.shot_i_1z(shot_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @48:684
  IBufP2Ports IBufCE (
	.RamBusCE_i(RamBusCE_i),
	.MSS_ADLIB_INST_RNIDP761(MSS_ADLIB_INST_RNIDP761),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @48:685
  IBufP2Ports_0 IBufWrnRd (
	.RamBusWrnRd_i(RamBusWrnRd_i),
	.popfeedthru_unused(popfeedthru_unused),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @48:699
  IBufP1Ports_23 \GenRamDataBus.31.IBUF_RamData_i  (
	.RamDataIn_0(RamDataIn[31]),
	.popfeedthru_unused_0(popfeedthru_unused_0),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @48:699
  IBufP1Ports_24 \GenRamDataBus.30.IBUF_RamData_i  (
	.RamDataIn_0(RamDataIn[30]),
	.popfeedthru_unused_1(popfeedthru_unused_1),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @48:699
  IBufP1Ports_29 \GenRamDataBus.26.IBUF_RamData_i  (
	.RamDataIn_0(RamDataIn[26]),
	.popfeedthru_unused_5(popfeedthru_unused_5),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @48:699
  IBufP1Ports_31 \GenRamDataBus.27.IBUF_RamData_i  (
	.RamDataIn_0(RamDataIn[27]),
	.popfeedthru_unused_4(popfeedthru_unused_4),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @48:699
  IBufP1Ports_33 \GenRamDataBus.24.IBUF_RamData_i  (
	.RamDataIn_0(RamDataIn[24]),
	.popfeedthru_unused_7(popfeedthru_unused_7),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @48:699
  IBufP1Ports_35 \GenRamDataBus.25.IBUF_RamData_i  (
	.RamDataIn_0(RamDataIn[25]),
	.popfeedthru_unused_6(popfeedthru_unused_6),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @48:699
  IBufP1Ports_38 \GenRamDataBus.28.IBUF_RamData_i  (
	.RamDataIn_0(RamDataIn[28]),
	.popfeedthru_unused_3(popfeedthru_unused_3),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @48:699
  IBufP1Ports_39 \GenRamDataBus.29.IBUF_RamData_i  (
	.RamDataIn_0(RamDataIn[29]),
	.popfeedthru_unused_2(popfeedthru_unused_2),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @48:711
  IBufP2Ports_1 IBufCE1 (
	.RamBusCE1_i(RamBusCE1_i),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1(EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @48:716
  IBufP1Ports_50 \GenRamAddrBus1.0.IBUF_RamAddr1_i  (
	.O_RNIQ57P8_S_0(O_RNIQ57P8_S[10]),
	.O_RNI5NSAA_S_0(O_RNI5NSAA_S[11]),
	.O_RNI7EIE7_S_0(O_RNI7EIE7_S[9]),
	.O_RNIBFUA6_S_0(O_RNIBFUA6_S[8]),
	.O_RNIULF95_S_0(O_RNIULF95_S[7]),
	.O_RNIV06A4_S_0(O_RNIV06A4_S[6]),
	.O_RNIDF1D3_S_0(O_RNIDF1D3_S[5]),
	.O_RNI702I2_S_0(O_RNI702I2_S[4]),
	.O_RNICI7P1_S_0(O_RNICI7P1_S[3]),
	.O_RNI8EGK_S_0(O_RNI8EGK_S[2]),
	.O_RNIJM1E_Y_0(O_RNIJM1E_Y[12]),
	.RamAddress_10(RamAddress[10]),
	.RamAddress_9(RamAddress[9]),
	.RamAddress_8(RamAddress[8]),
	.RamAddress_6(RamAddress[6]),
	.RamAddress_4(RamAddress[4]),
	.RamAddress_1(RamAddress[1]),
	.RamAddress_0(RamAddress[0]),
	.RamAddress_13(RamAddress[13]),
	.RamAddress_12(RamAddress[12]),
	.RamAddress_11(RamAddress[11]),
	.Address_5(Address[7]),
	.Address_3(Address[5]),
	.Address_1(Address[3]),
	.Address_0(Address[2]),
	.un19_dacsetpointwriteaddress_cry_0_cy(un19_dacsetpointwriteaddress_cry_0_cy),
	.popfeedthru_unused_35(popfeedthru_unused_35),
	.popfeedthru_unused_34(popfeedthru_unused_34),
	.popfeedthru_unused_33(popfeedthru_unused_33),
	.popfeedthru_unused_46(popfeedthru_unused_46),
	.popfeedthru_unused_45(popfeedthru_unused_45),
	.popfeedthru_unused_44(popfeedthru_unused_44),
	.popfeedthru_unused_43(popfeedthru_unused_43),
	.popfeedthru_unused_42(popfeedthru_unused_42),
	.popfeedthru_unused_41(popfeedthru_unused_41),
	.popfeedthru_unused_40(popfeedthru_unused_40),
	.popfeedthru_unused_39(popfeedthru_unused_39),
	.popfeedthru_unused_38(popfeedthru_unused_38),
	.popfeedthru_unused_37(popfeedthru_unused_37),
	.popfeedthru_unused_36(popfeedthru_unused_36),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @48:726
  IBufP1Ports_75 \GenRamDataBus1.0.IBUF_RamData1_i  (
	.RamDataIn(RamDataIn[23:0]),
	.popfeedthru_unused_15(popfeedthru_unused_15),
	.popfeedthru_unused_14(popfeedthru_unused_14),
	.popfeedthru_unused_13(popfeedthru_unused_13),
	.popfeedthru_unused_12(popfeedthru_unused_12),
	.popfeedthru_unused_11(popfeedthru_unused_11),
	.popfeedthru_unused_10(popfeedthru_unused_10),
	.popfeedthru_unused_9(popfeedthru_unused_9),
	.popfeedthru_unused_8(popfeedthru_unused_8),
	.popfeedthru_unused_30(popfeedthru_unused_30),
	.popfeedthru_unused_29(popfeedthru_unused_29),
	.popfeedthru_unused_28(popfeedthru_unused_28),
	.popfeedthru_unused_27(popfeedthru_unused_27),
	.popfeedthru_unused_26(popfeedthru_unused_26),
	.popfeedthru_unused_25(popfeedthru_unused_25),
	.popfeedthru_unused_24(popfeedthru_unused_24),
	.popfeedthru_unused_23(popfeedthru_unused_23),
	.popfeedthru_unused_22(popfeedthru_unused_22),
	.popfeedthru_unused_21(popfeedthru_unused_21),
	.popfeedthru_unused_20(popfeedthru_unused_20),
	.popfeedthru_unused_19(popfeedthru_unused_19),
	.popfeedthru_unused_18(popfeedthru_unused_18),
	.popfeedthru_unused_17(popfeedthru_unused_17),
	.popfeedthru_unused_16(popfeedthru_unused_16),
	.popfeedthru_unused_31(popfeedthru_unused_31),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @48:759
  DmDacRamFlatPorts DmDacRam (
	.O_RNIJM1E_Y_0(O_RNIJM1E_Y[12]),
	.DacSetpointFromRead(DacSetpointFromRead[23:0]),
	.RamDataIn(RamDataIn[23:0]),
	.O_RNI5NSAA_S_0(O_RNI5NSAA_S[11]),
	.O_RNIQ57P8_S_0(O_RNIQ57P8_S[10]),
	.O_RNI7EIE7_S_0(O_RNI7EIE7_S[9]),
	.O_RNIBFUA6_S_0(O_RNIBFUA6_S[8]),
	.O_RNIULF95_S_0(O_RNIULF95_S[7]),
	.O_RNIV06A4_S_0(O_RNIV06A4_S[6]),
	.O_RNIDF1D3_S_0(O_RNIDF1D3_S[5]),
	.O_RNI702I2_S_0(O_RNI702I2_S[4]),
	.O_RNICI7P1_S_0(O_RNICI7P1_S[3]),
	.DacSetpointReadAddressChannel_RNIDJ5F4_S_0(DacSetpointReadAddressChannel_RNIDJ5F4_S[5]),
	.DacSetpointReadAddressChannel_RNIL7D74_S_0(DacSetpointReadAddressChannel_RNIL7D74_S[5]),
	.DacSetpointReadAddressChannel_RNITRKV3_S_0(DacSetpointReadAddressChannel_RNITRKV3_S[5]),
	.DacSetpointReadAddressChannel_RNI5GSN3_S_0(DacSetpointReadAddressChannel_RNI5GSN3_S[5]),
	.DacSetpointReadAddressChannel_RNID44G3_S_0(DacSetpointReadAddressChannel_RNID44G3_S[5]),
	.DacSetpointReadAddressChannel_RNI31ET2_S_0(DacSetpointReadAddressChannel_RNI31ET2_S[4]),
	.DacSetpointReadAddressChannel_RNIQUNA2_S_0(DacSetpointReadAddressChannel_RNIQUNA2_S[3]),
	.DacSetpointReadAddressChannel_RNIIT1O1_S_0(DacSetpointReadAddressChannel_RNIIT1O1_S[2]),
	.DacSetpointReadAddressChannel_RNIBTB51_S_0(DacSetpointReadAddressChannel_RNIBTB51_S[1]),
	.DacSetpointReadAddressChannel_RNI5ULI_Y_0(DacSetpointReadAddressChannel_RNI5ULI_Y[0]),
	.RamBusWrnRd_i(RamBusWrnRd_i),
	.RamBusCE1_i(RamBusCE1_i),
	.shot_i(shot_i),
	.un23_dacsetpointwriteaddress_s_0(un23_dacsetpointwriteaddress_s_0_Z),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.shot_i_arst_i(shot_i_arst_i)
);
// @48:787
  RegisterSpacePorts_14_13 RegisterSpace (
	.Uart0RxFifoCount(Uart0RxFifoCount[12:0]),
	.Uart1RxFifoCount(Uart1RxFifoCount[12:0]),
	.Uart3RxFifoData(Uart3RxFifoData[7:0]),
	.Uart1RxFifoData(Uart1RxFifoData[7:0]),
	.Uart2RxFifoCount(Uart2RxFifoCount[12:0]),
	.Uart2RxFifoData(Uart2RxFifoData[7:0]),
	.Uart3RxFifoCount(Uart3RxFifoCount[12:0]),
	.Uart0RxFifoData(Uart0RxFifoData[7:0]),
	.RamAddress_4(RamAddress[4]),
	.RamAddress_9(RamAddress[9]),
	.RamAddress_8(RamAddress[8]),
	.RamAddress_1(RamAddress[1]),
	.RamAddress_0(RamAddress[0]),
	.RamAddress_11(RamAddress[11]),
	.RamAddress_10(RamAddress[10]),
	.RamAddress_13(RamAddress[13]),
	.RamAddress_12(RamAddress[12]),
	.RamAddress_6(RamAddress[6]),
	.Address_5(Address[7]),
	.Address_0(Address[2]),
	.Address_3(Address[5]),
	.Address_1(Address[3]),
	.Uart1TxFifoData(Uart1TxFifoData[7:0]),
	.Uart0TxFifoData(Uart0TxFifoData[7:0]),
	.Uart2TxFifoData(Uart2TxFifoData[7:0]),
	.Uart3ClkDivider(Uart3ClkDivider[7:0]),
	.RamDataIn(RamDataIn[31:0]),
	.DMMainPorts_1_RamBusDataOut(DMMainPorts_1_RamBusDataOut[31:0]),
	.Uart1ClkDivider(Uart1ClkDivider[7:0]),
	.Uart2ClkDivider(Uart2ClkDivider[7:0]),
	.Uart0ClkDivider(Uart0ClkDivider[7:0]),
	.Uart0TxFifoFull(Uart0TxFifoFull),
	.Uart0RxFifoEmpty(Uart0RxFifoEmpty),
	.Uart0TxFifoEmpty(Uart0TxFifoEmpty),
	.Uart3RxFifoEmpty(Uart3RxFifoEmpty),
	.Uart2RxFifoEmpty(Uart2RxFifoEmpty),
	.Uart1RxFifoEmpty(Uart1RxFifoEmpty),
	.Uart2TxFifoFull(Uart2TxFifoFull),
	.Uart2TxFifoEmpty(Uart2TxFifoEmpty),
	.Uart1TxFifoFull(Uart1TxFifoFull),
	.Uart1TxFifoEmpty(Uart1TxFifoEmpty),
	.Uart2RxFifoFull(Uart2RxFifoFull),
	.Uart1RxFifoFull(Uart1RxFifoFull),
	.RamBusCE_i(RamBusCE_i),
	.RamBusWrnRd_i(RamBusWrnRd_i),
	.Uart3TxFifoEmpty(Uart3TxFifoEmpty),
	.Uart3TxFifoFull(Uart3TxFifoFull),
	.shot_i(shot_i),
	.Uart0RxFifoFull(Uart0RxFifoFull),
	.Uart3RxFifoFull(Uart3RxFifoFull),
	.domachine_i(domachine_i),
	.ReadUart3_1z(ReadUart3),
	.ReadUart2_1z(ReadUart2),
	.ReadUart1_1z(ReadUart1),
	.ReadUart0_1z(ReadUart0),
	.RegisterSpaceWriteAck(RegisterSpaceWriteAck),
	.RegisterSpaceReadAck(RegisterSpaceReadAck),
	.Oe2_c(Oe2_c),
	.Oe1_c(Oe1_c),
	.Oe0_c(Oe0_c),
	.WriteUart3_1z(WriteUart3),
	.WriteUart2_1z(WriteUart2),
	.WriteUart1_1z(WriteUart1),
	.WriteUart0_1z(WriteUart0),
	.MasterReset_i(MasterReset_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.shot_i_arst_i(shot_i_arst_i),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i),
	.Uart1FifoReset_i_data_i(Uart1FifoReset_i_data_i),
	.Uart3FifoReset_i_data_i(Uart3FifoReset_i_data_i),
	.Uart0FifoReset_i_data_i(Uart0FifoReset_i_data_i),
	.Uart2FifoReset_i_data_i(Uart2FifoReset_i_data_i)
);
// @48:916
  VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_3 Uart0BitClockDiv (
	.Uart0ClkDivider(Uart0ClkDivider[7:0]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.shot_i_arst_i(shot_i_arst_i),
	.UartClk0(UartClk0)
);
// @48:929
  ClockDividerPorts_work_dmmainports_dmmain_0layer1_3 Uart0TxBitClockDiv (
	.SUM_5_0(SUM_5[1]),
	.ClkDiv(ClkDiv[2:1]),
	.SUM_4_0(SUM_4[2]),
	.UartClk0(UartClk0),
	.shot_i_arst_i(shot_i_arst_i),
	.CO0_5(CO0_5),
	.UartTxClk0(UartTxClk0)
);
// @48:940
  IBufP3Ports IBufRxd0 (
	.Rx0_c(Rx0_c),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Rxd0_i(Rxd0_i)
);
// @48:942
  UartRxFifoExtClk_13_3 RS422_Rx0 (
	.Uart0RxFifoCount(Uart0RxFifoCount[12:0]),
	.Uart0RxFifoData(Uart0RxFifoData[7:0]),
	.ReadUart0(ReadUart0),
	.Uart0FifoReset_i_data_i(Uart0FifoReset_i_data_i),
	.Uart0RxFifoEmpty(Uart0RxFifoEmpty),
	.Uart0RxFifoFull(Uart0RxFifoFull),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Rxd0_i(Rxd0_i),
	.UartClk0(UartClk0),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i)
);
// @48:962
  UartTxFifoExtClk_13_3 RS422_Tx0 (
	.Uart0TxFifoData(Uart0TxFifoData[7:0]),
	.Tx0_c(Tx0_c),
	.UartTxClk0(UartTxClk0),
	.WriteUart0(WriteUart0),
	.Uart0TxFifoEmpty(Uart0TxFifoEmpty),
	.Uart0TxFifoFull(Uart0TxFifoFull),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i)
);
// @48:989
  VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_2 Uart1BitClockDiv (
	.Uart1ClkDivider(Uart1ClkDivider[7:0]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.shot_i_arst_i(shot_i_arst_i),
	.UartClk1(UartClk1)
);
// @48:1002
  ClockDividerPorts_work_dmmainports_dmmain_0layer1_2 Uart1TxBitClockDiv (
	.SUM_4_0(SUM_4[1]),
	.ClkDiv(ClkDiv_0[2:1]),
	.SUM_3_0(SUM_3[2]),
	.UartClk1(UartClk1),
	.shot_i_arst_i(shot_i_arst_i),
	.CO0_4(CO0_4),
	.UartTxClk1(UartTxClk1)
);
// @48:1013
  IBufP3Ports_0 IBufRxd1 (
	.Rx1_c(Rx1_c),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Rxd1_i(Rxd1_i)
);
// @48:1015
  UartRxFifoExtClk_13_2 RS422_Rx1 (
	.Uart1RxFifoCount(Uart1RxFifoCount[12:0]),
	.Uart1RxFifoData(Uart1RxFifoData[7:0]),
	.ReadUart1(ReadUart1),
	.Uart1FifoReset_i_data_i(Uart1FifoReset_i_data_i),
	.Uart1RxFifoEmpty(Uart1RxFifoEmpty),
	.Uart1RxFifoFull(Uart1RxFifoFull),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Rxd1_i(Rxd1_i),
	.UartClk1(UartClk1),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i)
);
// @48:1034
  UartTxFifoExtClk_13_2 RS422_Tx1 (
	.Uart1TxFifoData(Uart1TxFifoData[7:0]),
	.Tx1_c(Tx1_c),
	.UartTxClk1(UartTxClk1),
	.WriteUart1(WriteUart1),
	.Uart1TxFifoEmpty(Uart1TxFifoEmpty),
	.Uart1TxFifoFull(Uart1TxFifoFull),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i)
);
// @48:1060
  VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_1 Uart2BitClockDiv (
	.Uart2ClkDivider(Uart2ClkDivider[7:0]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.shot_i_arst_i(shot_i_arst_i),
	.UartClk2(UartClk2)
);
// @48:1073
  ClockDividerPorts_work_dmmainports_dmmain_0layer1_1 Uart2TxBitClockDiv (
	.SUM_3_0(SUM_3[1]),
	.ClkDiv(ClkDiv_1[2:1]),
	.SUM_2_0(SUM_2[2]),
	.UartClk2(UartClk2),
	.shot_i_arst_i(shot_i_arst_i),
	.CO0_3(CO0_3),
	.UartTxClk2(UartTxClk2)
);
// @48:1086
  IBufP3Ports_1 IBufRxd2 (
	.Rxd2_i(Rxd2_i),
	.Rx2_c(Rx2_c),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @48:1090
  UartRxFifoExtClk_13_1 RS422_Rx2 (
	.Uart2RxFifoCount(Uart2RxFifoCount[12:0]),
	.Uart2RxFifoData(Uart2RxFifoData[7:0]),
	.ReadUart2(ReadUart2),
	.Uart2FifoReset_i_data_i(Uart2FifoReset_i_data_i),
	.Uart2RxFifoEmpty(Uart2RxFifoEmpty),
	.Uart2RxFifoFull(Uart2RxFifoFull),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Rxd2_i(Rxd2_i),
	.UartClk2(UartClk2),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i)
);
// @48:1109
  UartTxFifoExtClk_13_1 RS422_Tx2 (
	.Uart2TxFifoData(Uart2TxFifoData[7:0]),
	.Tx2_c(Tx2_c),
	.UartTxClk2(UartTxClk2),
	.WriteUart2(WriteUart2),
	.Uart2TxFifoFull(Uart2TxFifoFull),
	.Uart2TxFifoEmpty(Uart2TxFifoEmpty),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i)
);
// @48:1139
  VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_0 Uart3BitClockDiv (
	.Uart3ClkDivider(Uart3ClkDivider[7:0]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.shot_i_arst_i(shot_i_arst_i),
	.UartClk3(UartClk3)
);
// @48:1152
  ClockDividerPorts_work_dmmainports_dmmain_0layer1_0 Uart3TxBitClockDiv (
	.SUM_2_0(SUM_2[1]),
	.ClkDiv(ClkDiv_2[2:1]),
	.SUM_1_0_0(SUM_1_0[2]),
	.UartClk3(UartClk3),
	.shot_i_arst_i(shot_i_arst_i),
	.CO0_2(CO0_2),
	.UartTxClk3(UartTxClk3)
);
// @48:1169
  UartRxFifoExtClk_13_0 RS433_Rx3 (
	.Uart3RxFifoCount(Uart3RxFifoCount[12:0]),
	.Uart3RxFifoData(Uart3RxFifoData[7:0]),
	.ReadUart3(ReadUart3),
	.Uart3FifoReset_i_data_i(Uart3FifoReset_i_data_i),
	.Uart3RxFifoEmpty(Uart3RxFifoEmpty),
	.Uart3RxFifoFull(Uart3RxFifoFull),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.UartClk3(UartClk3),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i)
);
// @48:1188
  UartTxFifoExtClk_13_0 RS433_Tx3 (
	.UartTxClk3(UartTxClk3),
	.WriteUart3(WriteUart3),
	.Uart3TxFifoFull(Uart3TxFifoFull),
	.Uart3TxFifoEmpty(Uart3TxFifoEmpty),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i)
);
// @48:1251
  SpiDacPorts_work_dmmainports_dmmain_0layer1 DMDacsA_i (
	.DacASetpointToWrite(DacASetpointToWrite_Z[23:0]),
	.DacSetpoints_0_2(DacSetpoints_0_2_Z[23:0]),
	.DacSetpoints_0_3(DacSetpoints_0_3_Z[23:0]),
	.DacSetpoints_0_0(DacSetpoints_0_0_Z[23:0]),
	.DacSetpoints_0_1(DacSetpoints_0_1_Z[23:0]),
	.DacSetpoints_1_2(DacSetpoints_1_2_Z[23:0]),
	.DacSetpoints_1_3(DacSetpoints_1_3_Z[23:0]),
	.DacSetpoints_1_0(DacSetpoints_1_0_Z[23:0]),
	.DacSetpoints_1_1(DacSetpoints_1_1_Z[23:0]),
	.DacSetpoints_3_2(DacSetpoints_3_2_Z[23:0]),
	.DacSetpoints_3_3(DacSetpoints_3_3_Z[23:0]),
	.DacSetpoints_3_0(DacSetpoints_3_0_Z[23:0]),
	.DacSetpoints_3_1(DacSetpoints_3_1_Z[23:0]),
	.DacSetpoints_4_2(DacSetpoints_4_2_Z[23:0]),
	.DacSetpoints_4_3(DacSetpoints_4_3_Z[23:0]),
	.DacSetpoints_4_0(DacSetpoints_4_0_Z[23:0]),
	.DacSetpoints_4_1(DacSetpoints_4_1_Z[23:0]),
	.DacSetpoints_5_2(DacSetpoints_5_2_Z[23:0]),
	.DacSetpoints_5_3(DacSetpoints_5_3_Z[23:0]),
	.DacSetpoints_5_0(DacSetpoints_5_0_Z[23:0]),
	.DacSetpoints_5_1(DacSetpoints_5_1_Z[23:0]),
	.DacSetpointReadAddressController(DacSetpointReadAddressController_Z[2:0]),
	.DacSetpointReadAddressDac(DacSetpointReadAddressDac_Z[1:0]),
	.DacSetpoints_2_2(DacSetpoints_2_2_Z[23:0]),
	.DacSetpoints_2_3(DacSetpoints_2_3_Z[23:0]),
	.DacSetpoints_2_0(DacSetpoints_2_0_Z[23:0]),
	.DacSetpoints_2_1(DacSetpoints_2_1_Z[23:0]),
	.DacWriteNextState_ns_12(DacWriteNextState_ns[14]),
	.DacWriteNextState_ns_16(DacWriteNextState_ns[18]),
	.DacWriteNextState_ns_14(DacWriteNextState_ns[16]),
	.DacWriteNextState_ns_0(DacWriteNextState_ns[2]),
	.DacWriteNextState_ns_5(DacWriteNextState_ns[7]),
	.DacWriteNextState_ns_8(DacWriteNextState_ns[10]),
	.DacWriteNextState_ns_18(DacWriteNextState_ns[20]),
	.DacWriteNextState_ns_9(DacWriteNextState_ns[11]),
	.DacWriteNextState(DacWriteNextState_Z[21:0]),
	.un1_DacWriteNextState_295_3_0(un1_DacWriteNextState_295_3[23]),
	.un1_DacWriteNextState_297_3_0(un1_DacWriteNextState_297_3[19]),
	.DacESetpointToWrite(DacESetpointToWrite_Z[23:0]),
	.DacDSetpointToWrite(DacDSetpointToWrite_Z[23:0]),
	.DacCSetpointToWrite(DacCSetpointToWrite_Z[23:0]),
	.DacBSetpointToWrite(DacBSetpointToWrite_Z[23:0]),
	.DacFSetpointToWrite(DacFSetpointToWrite_Z[23:0]),
	.nCsA_c(nCsA_c[3:0]),
	.nCsE_c(nCsE_c[3:0]),
	.nCsD_c(nCsD_c[3:0]),
	.nCsC_c(nCsC_c[3:0]),
	.nCsB_c(nCsB_c[3:0]),
	.nCsF_c(nCsF_c[3:0]),
	.un1_DacWriteNextState_292_0_a2_2_RNI2V052_0(un1_DacWriteNextState_292_0_a2_2_RNI2V052[21]),
	.un1_DacWriteNextState_292_0_a2_2_RNI1HC32_0(un1_DacWriteNextState_292_0_a2_2_RNI1HC32[21]),
	.un1_DacWriteNextState_292_0_a2_2_RNIN4872_0(un1_DacWriteNextState_292_0_a2_2_RNIN4872[21]),
	.un1_DacWriteNextState_292_0_a2_2_RNIJT742_0(un1_DacWriteNextState_292_0_a2_2_RNIJT742[21]),
	.un1_DacWriteNextState_292_0_a2_2_RNIU9592_0(un1_DacWriteNextState_292_0_a2_2_RNIU9592[21]),
	.un1_DacWriteNextState_292_0_a2_2_RNIIT3R2_0(un1_DacWriteNextState_292_0_a2_2_RNIIT3R2[21]),
	.un1_DacWriteNextState_292_0_a2_2_RNI97NJ2_0(un1_DacWriteNextState_292_0_a2_2_RNI97NJ2[21]),
	.un1_DacWriteNextState_292_0_a2_2_RNIDTDH2_0(un1_DacWriteNextState_292_0_a2_2_RNIDTDH2[21]),
	.un1_DacWriteNextState_292_0_a2_2_RNII2EH2_0(un1_DacWriteNextState_292_0_a2_2_RNII2EH2[21]),
	.un1_DacWriteNextState_292_0_a2_2_RNISCEH2_0(un1_DacWriteNextState_292_0_a2_2_RNISCEH2[21]),
	.un1_DacWriteNextState_292_0_a2_2_RNI1IEH2_0(un1_DacWriteNextState_292_0_a2_2_RNI1IEH2[21]),
	.un1_DacWriteNextState_292_0_a2_2_RNI6NEH2_0(un1_DacWriteNextState_292_0_a2_2_RNI6NEH2[21]),
	.un1_DacWriteNextState_292_0_a2_2_RNIBSEH2_0(un1_DacWriteNextState_292_0_a2_2_RNIBSEH2[21]),
	.un1_DacWriteNextState_292_0_a2_2_RNI3IB32_0(un1_DacWriteNextState_292_0_a2_2_RNI3IB32[21]),
	.un1_DacWriteNextState_292_0_a2_2_RNI8NB32_0(un1_DacWriteNextState_292_0_a2_2_RNI8NB32[21]),
	.un1_DacWriteNextState_292_0_a2_2_RNIDSB32_0(un1_DacWriteNextState_292_0_a2_2_RNIDSB32[21]),
	.un1_DacWriteNextState_292_0_a2_2_RNIN6C32_0(un1_DacWriteNextState_292_0_a2_2_RNIN6C32[21]),
	.un1_DacWriteNextState_292_0_a2_2_RNI6MC32_0(un1_DacWriteNextState_292_0_a2_2_RNI6MC32[21]),
	.un1_DacWriteNextState_292_0_a2_2_RNI0JK42_0(un1_DacWriteNextState_292_0_a2_2_RNI0JK42[21]),
	.un1_DacWriteNextState_292_0_a2_2_RNITJO42_0(un1_DacWriteNextState_292_0_a2_2_RNITJO42[21]),
	.un1_DacWriteNextState_292_0_a2_2_RNI2PO42_0(un1_DacWriteNextState_292_0_a2_2_RNI2PO42[21]),
	.un1_DacWriteNextState_292_0_a2_2_RNIUB9L2_0(un1_DacWriteNextState_292_0_a2_2_RNIUB9L2[21]),
	.un1_DacWriteNextState_292_0_a2_2_RNI3H9L2_0(un1_DacWriteNextState_292_0_a2_2_RNI3H9L2[21]),
	.un1_DacWriteNextState_292_0_a2_2_RNI8M9L2_0(un1_DacWriteNextState_292_0_a2_2_RNI8M9L2[21]),
	.un1_DacWriteNextState_292_0_a2_2_RNIDR9L2_0(un1_DacWriteNextState_292_0_a2_2_RNIDR9L2[21]),
	.un1_DacWriteNextState_292_0_a2_2_RNII0AL2_0(un1_DacWriteNextState_292_0_a2_2_RNII0AL2[21]),
	.un1_DacWriteNextState_292_0_a2_2_RNIN5AL2_0(un1_DacWriteNextState_292_0_a2_2_RNIN5AL2[21]),
	.un1_DacWriteNextState_292_0_a2_2_RNISAAL2_0(un1_DacWriteNextState_292_0_a2_2_RNISAAL2[21]),
	.un1_DacWriteNextState_292_0_a2_2_RNI1GAL2_0(un1_DacWriteNextState_292_0_a2_2_RNI1GAL2[21]),
	.un1_DacWriteNextState_292_0_a2_2_RNIR7C42_0(un1_DacWriteNextState_292_0_a2_2_RNIR7C42[21]),
	.un1_DacWriteNextState_292_0_a2_2_RNIO8G42_0(un1_DacWriteNextState_292_0_a2_2_RNIO8G42[21]),
	.un1_DacWriteNextState_292_0_a2_2_RNITDG42_0(un1_DacWriteNextState_292_0_a2_2_RNITDG42[21]),
	.un1_DacWriteNextState_292_0_a2_2_RNIP5772_0(un1_DacWriteNextState_292_0_a2_2_RNIP5772[21]),
	.un1_DacWriteNextState_292_0_a2_2_RNI3G772_0(un1_DacWriteNextState_292_0_a2_2_RNI3G772[21]),
	.un1_DacWriteNextState_292_0_a2_2_RNI8L772_0(un1_DacWriteNextState_292_0_a2_2_RNI8L772[21]),
	.un1_DacWriteNextState_292_0_a2_2_RNIDQ772_0(un1_DacWriteNextState_292_0_a2_2_RNIDQ772[21]),
	.un1_DacWriteNextState_292_0_a2_2_RNIIV772_0(un1_DacWriteNextState_292_0_a2_2_RNIIV772[21]),
	.un1_DacWriteNextState_292_0_a2_2_RNIS9872_0(un1_DacWriteNextState_292_0_a2_2_RNIS9872[21]),
	.un1_DacWriteNextState_292_0_a2_2_RNIKV492_0(un1_DacWriteNextState_292_0_a2_2_RNIKV492[21]),
	.un1_DacWriteNextState_292_0_a2_2_RNIP4592_0(un1_DacWriteNextState_292_0_a2_2_RNIP4592[21]),
	.un1_DacWriteNextState_292_0_a2_2_RNI3F592_0(un1_DacWriteNextState_292_0_a2_2_RNI3F592[21]),
	.un1_DacWriteNextState_292_0_a2_2_RNI8K592_0(un1_DacWriteNextState_292_0_a2_2_RNI8K592[21]),
	.un1_DacWriteNextState_292_0_a2_2_RNIDP592_0(un1_DacWriteNextState_292_0_a2_2_RNIDP592[21]),
	.un1_DacWriteNextState_292_0_a2_2_RNIIU592_0(un1_DacWriteNextState_292_0_a2_2_RNIIU592[21]),
	.un1_DacWriteNextState_292_0_a2_2_RNIN3692_0(un1_DacWriteNextState_292_0_a2_2_RNIN3692[21]),
	.un1_DacWriteNextState_292_0_a2_2_RNIHHRJ2_0(un1_DacWriteNextState_292_0_a2_2_RNIHHRJ2[21]),
	.un1_DacWriteNextState_292_0_a2_2_RNIEIVJ2_0(un1_DacWriteNextState_292_0_a2_2_RNIEIVJ2[21]),
	.un1_DacWriteNextState_292_0_a2_2_RNIJNVJ2_0(un1_DacWriteNextState_292_0_a2_2_RNIJNVJ2[21]),
	.un1_DacWriteNextState_292_0_a2_2_RNIFP2R2_0(un1_DacWriteNextState_292_0_a2_2_RNIFP2R2[21]),
	.un1_DacWriteNextState_292_0_a2_2_RNIKU2R2_0(un1_DacWriteNextState_292_0_a2_2_RNIKU2R2[21]),
	.un1_DacWriteNextState_292_0_a2_2_RNIP33R2_0(un1_DacWriteNextState_292_0_a2_2_RNIP33R2[21]),
	.un1_DacWriteNextState_292_0_a2_2_RNIU83R2_0(un1_DacWriteNextState_292_0_a2_2_RNIU83R2[21]),
	.un1_DacWriteNextState_292_0_a2_2_RNI8J3R2_0(un1_DacWriteNextState_292_0_a2_2_RNI8J3R2[21]),
	.un1_DacWriteNextState_292_0_a2_2_RNIDO3R2_0(un1_DacWriteNextState_292_0_a2_2_RNIDO3R2[21]),
	.un1_DacWriteNextState_292_0_a2_2_RNIECNJ2_0(un1_DacWriteNextState_292_0_a2_2_RNIECNJ2[21]),
	.un1_DacWriteNextState_292_0_a2_2_RNI5US42_0(un1_DacWriteNextState_292_0_a2_2_RNI5US42[21]),
	.un1_DacWriteNextState_292_0_a2_2_RNII1C32_0(un1_DacWriteNextState_292_0_a2_2_RNII1C32[21]),
	.un1_DacWriteNextState_292_0_a2_2_RNIUA772_0(un1_DacWriteNextState_292_0_a2_2_RNIUA772[21]),
	.un1_DacWriteNextState_292_0_a2_2_RNIMS342_0(un1_DacWriteNextState_292_0_a2_2_RNIMS342[21]),
	.un1_DacWriteNextState_292_0_a2_2_RNIO2842_0(un1_DacWriteNextState_292_0_a2_2_RNIO2842[21]),
	.un1_DacWriteNextState_292_0_a2_2_RNI3E3R2_0(un1_DacWriteNextState_292_0_a2_2_RNI3E3R2[21]),
	.un1_DacWriteNextState_292_0_a2_2_RNIC6JJ2_0(un1_DacWriteNextState_292_0_a2_2_RNIC6JJ2[21]),
	.un1_DacWriteNextState_292_0_a2_2_RNI8ODH2_0(un1_DacWriteNextState_292_0_a2_2_RNI8ODH2[21]),
	.un1_DacWriteNextState_292_0_a2_2_RNIN7EH2_0(un1_DacWriteNextState_292_0_a2_2_RNIN7EH2[21]),
	.un1_DacWriteNextState_293_0_0(un1_DacWriteNextState_293_0[5]),
	.un1_DacWriteNextState_292_0_0(un1_DacWriteNextState_292_0[19]),
	.un1_DacWriteNextState_292_0_2(un1_DacWriteNextState_292_0[21]),
	.un1_DacWriteNextState_292_0_a2_1_RNIR0KO1_0(un1_DacWriteNextState_292_0_a2_1_RNIR0KO1[19]),
	.un1_DacWriteNextState_292_0_a2_1_RNIS3NN1_0(un1_DacWriteNextState_292_0_a2_1_RNIS3NN1[19]),
	.un1_DacWriteNextState_292_0_a2_1_RNIT6QM1_0(un1_DacWriteNextState_292_0_a2_1_RNIT6QM1[19]),
	.un1_DacWriteNextState_292_0_a2_1_RNIQTG91_0(un1_DacWriteNextState_292_0_a2_1_RNIQTG91[19]),
	.StateOut_23_0(StateOut_23[0]),
	.un1_DacWriteNextState_292_0_a2_3_RNIPINO4_0(un1_DacWriteNextState_292_0_a2_3_RNIPINO4[19]),
	.un1_DacWriteNextState_292_0_a2_3_RNIIA1A4_0(un1_DacWriteNextState_292_0_a2_3_RNIIA1A4[19]),
	.un1_DacWriteNextState_292_0_a2_3_RNIDVO94_0(un1_DacWriteNextState_292_0_a2_3_RNIDVO94[19]),
	.un1_DacWriteNextState_292_0_a2_3_RNI8KG94_0(un1_DacWriteNextState_292_0_a2_3_RNI8KG94[19]),
	.DacSetpointReadAddressChannel_0(DacSetpointReadAddressChannel_Z[5]),
	.DacSetpointReadedAddressDac(DacSetpointReadedAddressDac_Z[1:0]),
	.DacSetpointReadedAddressController(DacSetpointReadedAddressController_Z[2:0]),
	.DacWriteNextState_rep_0(DacWriteNextState_rep_Z[2]),
	.DacWriteNextState_rep_4(DacWriteNextState_rep_Z[6]),
	.N_933_i_i(N_933_i_i),
	.N_933_i_set(N_933_i_set_Z),
	.TP7_c(TP7_c),
	.N_1061(N_1061),
	.TP6_c(TP6_c),
	.N_982_i(N_982_i),
	.N_4249_i(N_4249_i),
	.N_97_0_i(N_97_0_i),
	.N_202_0_i(N_202_0_i),
	.N_4162_i(N_4162_i),
	.N_4199_i(N_4199_i),
	.N_512_i(N_512_i),
	.un1_MasterReset_i_a2(un1_MasterReset_i_a2),
	.N_974(N_974),
	.N_988_i(N_988_i),
	.N_986_i(N_986_i),
	.N_994_i(N_994_i),
	.N_992_i(N_992_i),
	.N_990_i(N_990_i),
	.N_978_i(N_978_i),
	.N_942(N_942),
	.N_929(N_929),
	.N_976_i(N_976_i),
	.N_140_i(N_140_i),
	.N_839_i(N_839_i),
	.N_796_i(N_796_i),
	.N_768_i(N_768_i),
	.N_741_i(N_741_i),
	.N_895_i(N_895_i),
	.N_980_i(N_980_i),
	.N_984_i(N_984_i),
	.N_517_i(N_517_i),
	.N_522_i(N_522_i),
	.N_527_i(N_527_i),
	.N_532_i(N_532_i),
	.N_4254_i(N_4254_i),
	.N_537_i(N_537_i),
	.N_542_i(N_542_i),
	.N_4205_i(N_4205_i),
	.N_4207_i(N_4207_i),
	.N_4210_i(N_4210_i),
	.N_4211_i(N_4211_i),
	.N_4214_i(N_4214_i),
	.N_487_i(N_487_i),
	.N_4192_i(N_4192_i),
	.N_407_0_i(N_407_0_i),
	.N_4204_i(N_4204_i),
	.N_4165_i(N_4165_i),
	.N_4168_i(N_4168_i),
	.N_4171_i(N_4171_i),
	.N_4174_i(N_4174_i),
	.N_4177_i(N_4177_i),
	.N_4253_i(N_4253_i),
	.N_4179_i(N_4179_i),
	.N_237_0_i(N_237_0_i),
	.N_4140_i(N_4140_i),
	.N_282_0_i(N_282_0_i),
	.N_170_0_i(N_170_0_i),
	.N_212_0_i(N_212_0_i),
	.N_217_0_i(N_217_0_i),
	.N_222_0_i(N_222_0_i),
	.N_227_0_i(N_227_0_i),
	.N_232_0_i(N_232_0_i),
	.N_107_0_i(N_107_0_i),
	.N_38_0_i(N_38_0_i),
	.N_112_0_i(N_112_0_i),
	.N_122_i(N_122_i),
	.N_117_0_i(N_117_0_i),
	.N_122_0_i(N_122_0_i),
	.N_127_0_i(N_127_0_i),
	.N_81_0_i(N_81_0_i),
	.N_587_i(N_587_i),
	.N_592_i(N_592_i),
	.N_597_i(N_597_i),
	.N_602_i(N_602_i),
	.N_577_i(N_577_i),
	.N_617_i(N_617_i),
	.N_612_i(N_612_i),
	.N_607_i(N_607_i),
	.N_4268_i(N_4268_i),
	.N_4267_i(N_4267_i),
	.N_4271_i(N_4271_i),
	.N_4281_i(N_4281_i),
	.N_4280_i(N_4280_i),
	.N_866_mux_i(N_866_mux_i),
	.N_4279_i(N_4279_i),
	.N_4278_i(N_4278_i),
	.N_4277_i(N_4277_i),
	.N_4276_i(N_4276_i),
	.N_4275_i(N_4275_i),
	.SpiRst_4(SpiRst),
	.N_4288_i(N_4288_i),
	.N_4287_i(N_4287_i),
	.N_4286_i(N_4286_i),
	.N_4285_i(N_4285_i),
	.N_4270_i(N_4270_i),
	.N_4269_i(N_4269_i),
	.N_4284_i(N_4284_i),
	.N_4283_i(N_4283_i),
	.N_867_mux_i(N_867_mux_i),
	.N_4282_i(N_4282_i),
	.N_4274_i(N_4274_i),
	.N_4273_i(N_4273_i),
	.N_4272_i(N_4272_i),
	.SpiRst_3(SpiRst_0),
	.N_666_i(N_666_i),
	.N_674_i(N_674_i),
	.N_737_i(N_737_i),
	.N_339_i(N_339_i),
	.N_700_i(N_700_i),
	.N_667_i(N_667_i),
	.N_2587(N_2587),
	.N_924(N_924),
	.N_851(N_851),
	.N_731(N_731),
	.N_659(N_659),
	.N_654(N_654),
	.DacSetpointReadAddressChannel_lcry(DacSetpointReadAddressChannel_lcry),
	.un3_dacsetpointreadaddresschannellt5(un3_dacsetpointreadaddresschannellt5),
	.N_375_i(N_375_i),
	.N_376_i_1z(N_376_i),
	.N_378_i_1z(N_378_i),
	.N_681_i(N_681_i),
	.N_910(N_910),
	.N_703(N_703),
	.N_698(N_698),
	.N_676(N_676),
	.N_672(N_672),
	.un1_MasterReset_inv_20_0_a2_1z(un1_MasterReset_inv_20_0_a2),
	.un1_MasterReset_inv_22_0_a2_1z(un1_MasterReset_inv_22_0_a2),
	.un1_MasterReset_inv_11_0_a2_1z(un1_MasterReset_inv_11_0_a2),
	.un1_MasterReset_inv_13_0_a2_1z(un1_MasterReset_inv_13_0_a2),
	.un1_MasterReset_inv_14_0_a2_1z(un1_MasterReset_inv_14_0_a2),
	.un1_MasterReset_inv_0_a2_1z(un1_MasterReset_inv_0_a2),
	.un1_MasterReset_inv_1_0_a2_1z(un1_MasterReset_inv_1_0_a2),
	.un1_MasterReset_inv_4_0_a2_1z(un1_MasterReset_inv_4_0_a2),
	.un1_SpiRst_0_sqmuxa_1_i_4(un1_SpiRst_0_sqmuxa_1_i),
	.un1_SpiRst_0_sqmuxa_1_i_3(un1_SpiRst_0_sqmuxa_1_i_0),
	.un1_SpiRst_0_sqmuxa_1_i_2(un1_SpiRst_0_sqmuxa_1_i_1),
	.un1_SpiRst_0_sqmuxa_1_i_1(un1_SpiRst_0_sqmuxa_1_i_2),
	.un1_SpiRst_0_sqmuxa_1_i_0(un1_SpiRst_0_sqmuxa_1_i_3),
	.N_377_i(N_377_i),
	.N_685(N_685),
	.un1_MasterReset_inv_12_0_a2_1z(un1_MasterReset_inv_12_0_a2),
	.un1_MasterReset_inv_10_0_a2_1z(un1_MasterReset_inv_10_0_a2),
	.un1_MasterReset_inv_7_0_a2_1z(un1_MasterReset_inv_7_0_a2),
	.un1_MasterReset_inv_5_0_a2_1z(un1_MasterReset_inv_5_0_a2),
	.un1_MasterReset_inv_21_0_a2_1z(un1_MasterReset_inv_21_0_a2),
	.un1_MasterReset_inv_23_0_a2_1z(un1_MasterReset_inv_23_0_a2),
	.un1_MasterReset_inv_6_0_a2_1z(un1_MasterReset_inv_6_0_a2),
	.un1_MasterReset_inv_8_0_a2_1z(un1_MasterReset_inv_8_0_a2),
	.un1_MasterReset_inv_9_0_a2_1z(un1_MasterReset_inv_9_0_a2),
	.un1_MasterReset_inv_15_0_a2_1z(un1_MasterReset_inv_15_0_a2),
	.un1_MasterReset_inv_16_0_a2_1z(un1_MasterReset_inv_16_0_a2),
	.un1_MasterReset_inv_17_0_a2_1z(un1_MasterReset_inv_17_0_a2),
	.un1_MasterReset_inv_18_0_a2_1z(un1_MasterReset_inv_18_0_a2),
	.un1_MasterReset_inv_19_0_a2_1z(un1_MasterReset_inv_19_0_a2),
	.un1_MasterReset_inv_2_1_a2_1z(un1_MasterReset_inv_2_1_a2),
	.un1_MasterReset_inv_3_0_a2_1z(un1_MasterReset_inv_3_0_a2),
	.N_95(N_95),
	.N_60(N_60),
	.N_103(N_103),
	.N_99(N_99),
	.N_691(N_691),
	.SpiRst_0_sqmuxa_2_0(SpiRst_0_sqmuxa_2),
	.SpiXferCompleteOut_4(SpiXferCompleteOut),
	.LastSpiXferComplete_4(LastSpiXferComplete),
	.N_5483(N_5483),
	.SpiXferCompleteOut_3(SpiXferCompleteOut_0),
	.LastSpiXferComplete_3(LastSpiXferComplete_0),
	.N_408(N_408),
	.SpiXferCompleteOut_2(SpiXferCompleteOut_1),
	.LastSpiXferComplete_2(LastSpiXferComplete_1),
	.SpiRst_0_sqmuxa_2(SpiRst_0_sqmuxa_2_0),
	.SpiXferCompleteOut_1(SpiXferCompleteOut_2),
	.LastSpiXferComplete_1(LastSpiXferComplete_2),
	.N_2335(N_2335),
	.SpiXferCompleteOut_0(SpiXferCompleteOut_3),
	.LastSpiXferComplete_0(LastSpiXferComplete_3),
	.DacCSetpointWritten(DacCSetpointWritten),
	.DacFSetpointWritten(DacFSetpointWritten),
	.DacBSetpointWritten(DacBSetpointWritten),
	.DacDSetpointWritten(DacDSetpointWritten),
	.DacESetpointWritten(DacESetpointWritten),
	.un1_rst_3_i_1(un1_rst_3_i),
	.SpiRst_2(SpiRst_1),
	.un1_rst_3_i_0(un1_rst_3_i_0),
	.SpiRst_1(SpiRst_2),
	.un1_rst_3_i(un1_rst_3_i_1),
	.SpiRst_0(SpiRst_3),
	.domachine_i(domachine_i),
	.shot_i(shot_i),
	.TP8_c(TP8_c),
	.LastWriteDac_1z(LastWriteDac),
	.N_947_i_i(N_947_i_i),
	.N_947_i_1z(N_947_i),
	.N_914_i_i(N_914_i_i),
	.N_914_i_1z(N_914_i),
	.N_1859_i_i(N_1859_i_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.shot_i_arst_i(shot_i_arst_i)
);
// @48:1276
  SpiDacPorts_work_dmmainports_dmmain_0layer1_5 DMDacsB_i (
	.DacBSetpointToWrite(DacBSetpointToWrite_Z[23:0]),
	.N_947_i_set(N_947_i_set_Z),
	.MosiB_c(MosiB_c),
	.un1_rst_3_i(un1_rst_3_i_1),
	.N_1055(N_1055),
	.N_947_i(N_947_i),
	.SckB_c(SckB_c),
	.TP8_c(TP8_c),
	.LastWriteDac(LastWriteDac),
	.un1_SpiRst_0_sqmuxa_1_i(un1_SpiRst_0_sqmuxa_1_i),
	.N_408(N_408),
	.DacBSetpointWritten(DacBSetpointWritten),
	.SpiRst_1z(SpiRst_3),
	.SpiXferCompleteOut(SpiXferCompleteOut_1),
	.LastSpiXferComplete_1z(LastSpiXferComplete_1),
	.N_103(N_103),
	.N_1859_i_i(N_1859_i_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.shot_i_arst_i(shot_i_arst_i)
);
// @48:1301
  SpiDacPorts_work_dmmainports_dmmain_0layer1_6 DMDacsC_i (
	.DacCSetpointToWrite(DacCSetpointToWrite_Z[23:0]),
	.N_4290_i_i(N_4290_i_i),
	.N_4290_i_set(N_4290_i_set_Z),
	.MosiC_c(MosiC_c),
	.N_1047(N_1047),
	.SckC_c(SckC_c),
	.TP8_c(TP8_c),
	.LastWriteDac(LastWriteDac),
	.un1_SpiRst_0_sqmuxa_1_i(un1_SpiRst_0_sqmuxa_1_i_0),
	.SpiRst_0_sqmuxa_2(SpiRst_0_sqmuxa_2_0),
	.DacCSetpointWritten(DacCSetpointWritten),
	.SpiRst_1z(SpiRst),
	.SpiXferCompleteOut(SpiXferCompleteOut_2),
	.LastSpiXferComplete_1z(LastSpiXferComplete_2),
	.N_99(N_99),
	.N_1859_i_i(N_1859_i_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.shot_i_arst_i(shot_i_arst_i)
);
// @48:1326
  SpiDacPorts_work_dmmainports_dmmain_0layer1_7 DMDacsD_i (
	.DacDSetpointToWrite(DacDSetpointToWrite_Z[23:0]),
	.N_914_i_set(N_914_i_set_Z),
	.MosiD_c(MosiD_c),
	.un1_rst_3_i(un1_rst_3_i_0),
	.N_1041(N_1041),
	.N_914_i(N_914_i),
	.SckD_c(SckD_c),
	.TP8_c(TP8_c),
	.LastWriteDac(LastWriteDac),
	.un1_SpiRst_0_sqmuxa_1_i(un1_SpiRst_0_sqmuxa_1_i_1),
	.SpiRst_0_sqmuxa_2(SpiRst_0_sqmuxa_2),
	.DacDSetpointWritten(DacDSetpointWritten),
	.SpiRst_1z(SpiRst_2),
	.SpiXferCompleteOut(SpiXferCompleteOut),
	.LastSpiXferComplete_1z(LastSpiXferComplete),
	.N_95(N_95),
	.N_1859_i_i(N_1859_i_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.shot_i_arst_i(shot_i_arst_i)
);
// @48:1351
  SpiDacPorts_work_dmmainports_dmmain_0layer1_8 DMDacsE_i (
	.un1_Mosi_i_0_sqmuxa_1_i_0(un1_Mosi_i_0_sqmuxa_1_i[0]),
	.DacESetpointToWrite(DacESetpointToWrite_Z[23:0]),
	.N_65_i_i(N_65_i_i),
	.N_65_i_set(N_65_i_set_Z),
	.MosiE_c(MosiE_c),
	.SckE_c(SckE_c),
	.TP8_c(TP8_c),
	.LastWriteDac(LastWriteDac),
	.un1_SpiRst_0_sqmuxa_1_i(un1_SpiRst_0_sqmuxa_1_i_2),
	.N_5483(N_5483),
	.DacESetpointWritten(DacESetpointWritten),
	.SpiRst_1z(SpiRst_0),
	.SpiXferCompleteOut(SpiXferCompleteOut_0),
	.LastSpiXferComplete_1z(LastSpiXferComplete_0),
	.N_60(N_60),
	.N_1859_i_i(N_1859_i_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.shot_i_arst_i(shot_i_arst_i)
);
// @48:1376
  SpiDacPorts_work_dmmainports_dmmain_0layer1_9 DMDacsF_i (
	.un1_Mosi_i_0_sqmuxa_1_i_0(un1_Mosi_i_0_sqmuxa_1_i_0[0]),
	.DacFSetpointToWrite(DacFSetpointToWrite_Z[23:0]),
	.N_936_i_i(N_936_i_i),
	.N_936_i_set(N_936_i_set_Z),
	.MosiF_c(MosiF_c),
	.un1_rst_3_i(un1_rst_3_i),
	.SckF_c(SckF_c),
	.TP8_c(TP8_c),
	.LastWriteDac(LastWriteDac),
	.un1_SpiRst_0_sqmuxa_1_i(un1_SpiRst_0_sqmuxa_1_i_3),
	.N_2335(N_2335),
	.DacFSetpointWritten(DacFSetpointWritten),
	.SpiRst_1z(SpiRst_1),
	.SpiXferCompleteOut(SpiXferCompleteOut_3),
	.LastSpiXferComplete_1z(LastSpiXferComplete_3),
	.N_691(N_691),
	.N_1859_i_i(N_1859_i_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.shot_i_arst_i(shot_i_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* DMMainPorts */

module EvalBoardSandbox (
  CLK0_PAD,
  DEVRST_N,
  MisoA,
  MisoB,
  MisoC,
  MisoD,
  MisoE,
  MisoF,
  PPS,
  Rx0,
  Rx1,
  Rx2,
  MosiA,
  MosiB,
  MosiC,
  MosiD,
  MosiE,
  MosiF,
  Oe0,
  Oe1,
  Oe2,
  PowerHVnEn,
  SckA,
  SckB,
  SckC,
  SckD,
  SckE,
  SckF,
  TP1,
  TP2,
  TP3,
  TP4,
  TP5,
  TP6,
  TP7,
  TP8,
  Tx0,
  Tx1,
  Tx2,
  TxUsb,
  nClrDacs,
  nCsA,
  nCsB,
  nCsC,
  nCsD,
  nCsE,
  nCsF,
  nLDacs,
  nRstDacs,
  Ux1SelJmp
)
;
input CLK0_PAD ;
input DEVRST_N ;
input MisoA ;
input MisoB ;
input MisoC ;
input MisoD ;
input MisoE ;
input MisoF ;
input PPS ;
input Rx0 ;
input Rx1 ;
input Rx2 ;
output MosiA ;
output MosiB ;
output MosiC ;
output MosiD ;
output MosiE ;
output MosiF ;
output Oe0 ;
output Oe1 ;
output Oe2 ;
output PowerHVnEn ;
output SckA ;
output SckB ;
output SckC ;
output SckD ;
output SckE ;
output SckF ;
output TP1 ;
output TP2 ;
output TP3 ;
output TP4 ;
output TP5 ;
output TP6 ;
output TP7 ;
output TP8 ;
output Tx0 ;
output Tx1 ;
output Tx2 ;
output [0:0] TxUsb /* synthesis syn_tristate = 1 */ ;
output nClrDacs ;
output [3:0] nCsA ;
output [3:0] nCsB ;
output [3:0] nCsC ;
output [3:0] nCsD ;
output [3:0] nCsE ;
output [3:0] nCsF ;
output nLDacs ;
output nRstDacs ;
input Ux1SelJmp ;
wire CLK0_PAD ;
wire DEVRST_N ;
wire MisoA ;
wire MisoB ;
wire MisoC ;
wire MisoD ;
wire MisoE ;
wire MisoF ;
wire PPS ;
wire Rx0 ;
wire Rx1 ;
wire Rx2 ;
wire MosiA ;
wire MosiB ;
wire MosiC ;
wire MosiD ;
wire MosiE ;
wire MosiF ;
wire Oe0 ;
wire Oe1 ;
wire Oe2 ;
wire PowerHVnEn ;
wire SckA ;
wire SckB ;
wire SckC ;
wire SckD ;
wire SckE ;
wire SckF ;
wire TP1 ;
wire TP2 ;
wire TP3 ;
wire TP4 ;
wire TP5 ;
wire TP6 ;
wire TP7 ;
wire TP8 ;
wire Tx0 ;
wire Tx1 ;
wire Tx2 ;
wire nClrDacs ;
wire nLDacs ;
wire nRstDacs ;
wire Ux1SelJmp ;
wire [31:0] DMMainPorts_1_RamBusDataOut;
wire [3:0] nCsA_c;
wire [3:0] nCsB_c;
wire [3:0] nCsC_c;
wire [3:0] nCsD_c;
wire [3:0] nCsE_c;
wire [3:0] nCsF_c;
wire FCCC_C0_0_GL0 ;
wire popfeedthru_unused_46 ;
wire popfeedthru_unused_45 ;
wire popfeedthru_unused_44 ;
wire popfeedthru_unused_43 ;
wire popfeedthru_unused_42 ;
wire popfeedthru_unused_41 ;
wire popfeedthru_unused_40 ;
wire popfeedthru_unused_39 ;
wire popfeedthru_unused_38 ;
wire popfeedthru_unused_37 ;
wire popfeedthru_unused_36 ;
wire popfeedthru_unused_35 ;
wire popfeedthru_unused_34 ;
wire popfeedthru_unused_33 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1 ;
wire popfeedthru_unused_31 ;
wire popfeedthru_unused_30 ;
wire popfeedthru_unused_29 ;
wire popfeedthru_unused_28 ;
wire popfeedthru_unused_27 ;
wire popfeedthru_unused_26 ;
wire popfeedthru_unused_25 ;
wire popfeedthru_unused_24 ;
wire popfeedthru_unused_23 ;
wire popfeedthru_unused_22 ;
wire popfeedthru_unused_21 ;
wire popfeedthru_unused_20 ;
wire popfeedthru_unused_19 ;
wire popfeedthru_unused_18 ;
wire popfeedthru_unused_17 ;
wire popfeedthru_unused_16 ;
wire popfeedthru_unused_15 ;
wire popfeedthru_unused_14 ;
wire popfeedthru_unused_13 ;
wire popfeedthru_unused_12 ;
wire popfeedthru_unused_11 ;
wire popfeedthru_unused_10 ;
wire popfeedthru_unused_9 ;
wire popfeedthru_unused_8 ;
wire popfeedthru_unused_7 ;
wire popfeedthru_unused_6 ;
wire popfeedthru_unused_5 ;
wire popfeedthru_unused_4 ;
wire popfeedthru_unused_3 ;
wire popfeedthru_unused_2 ;
wire popfeedthru_unused_1 ;
wire popfeedthru_unused_0 ;
wire popfeedthru_unused ;
wire VCC ;
wire GND ;
wire MSS_ADLIB_INST_RNIDP761 ;
wire DMMainPorts_1_RegisterSpaceReadAck ;
wire DMMainPorts_1_RegisterSpaceWriteAck ;
wire Rx0_c ;
wire Rx1_c ;
wire Rx2_c ;
wire MosiB_c ;
wire MosiC_c ;
wire MosiD_c ;
wire MosiE_c ;
wire MosiF_c ;
wire Oe0_c ;
wire Oe1_c ;
wire Oe2_c ;
wire SckB_c ;
wire SckC_c ;
wire SckD_c ;
wire SckE_c ;
wire SckF_c ;
wire TP1_c ;
wire TP2_c ;
wire TP3_c ;
wire TP4_c ;
wire TP5_c ;
wire TP6_c ;
wire TP7_c ;
wire TP8_c ;
wire Tx0_c ;
wire Tx1_c ;
wire Tx2_c ;
// @20:77
  INBUF Rx0_ibuf (
	.Y(Rx0_c),
	.PAD(Rx0)
);
// @20:78
  INBUF Rx1_ibuf (
	.Y(Rx1_c),
	.PAD(Rx1)
);
// @20:79
  INBUF Rx2_ibuf (
	.Y(Rx2_c),
	.PAD(Rx2)
);
// @20:83
  OUTBUF MosiA_obuf (
	.PAD(MosiA),
	.D(TP7_c)
);
// @20:84
  OUTBUF MosiB_obuf (
	.PAD(MosiB),
	.D(MosiB_c)
);
// @20:85
  OUTBUF MosiC_obuf (
	.PAD(MosiC),
	.D(MosiC_c)
);
// @20:86
  OUTBUF MosiD_obuf (
	.PAD(MosiD),
	.D(MosiD_c)
);
// @20:87
  OUTBUF MosiE_obuf (
	.PAD(MosiE),
	.D(MosiE_c)
);
// @20:88
  OUTBUF MosiF_obuf (
	.PAD(MosiF),
	.D(MosiF_c)
);
// @20:89
  OUTBUF Oe0_obuf (
	.PAD(Oe0),
	.D(Oe0_c)
);
// @20:90
  OUTBUF Oe1_obuf (
	.PAD(Oe1),
	.D(Oe1_c)
);
// @20:91
  OUTBUF Oe2_obuf (
	.PAD(Oe2),
	.D(Oe2_c)
);
// @20:92
  OUTBUF PowerHVnEn_obuf (
	.PAD(PowerHVnEn),
	.D(GND)
);
// @20:93
  OUTBUF SckA_obuf (
	.PAD(SckA),
	.D(TP6_c)
);
// @20:94
  OUTBUF SckB_obuf (
	.PAD(SckB),
	.D(SckB_c)
);
// @20:95
  OUTBUF SckC_obuf (
	.PAD(SckC),
	.D(SckC_c)
);
// @20:96
  OUTBUF SckD_obuf (
	.PAD(SckD),
	.D(SckD_c)
);
// @20:97
  OUTBUF SckE_obuf (
	.PAD(SckE),
	.D(SckE_c)
);
// @20:98
  OUTBUF SckF_obuf (
	.PAD(SckF),
	.D(SckF_c)
);
// @20:99
  OUTBUF TP1_obuf (
	.PAD(TP1),
	.D(TP1_c)
);
// @20:100
  OUTBUF TP2_obuf (
	.PAD(TP2),
	.D(TP2_c)
);
// @20:101
  OUTBUF TP3_obuf (
	.PAD(TP3),
	.D(TP3_c)
);
// @20:102
  OUTBUF TP4_obuf (
	.PAD(TP4),
	.D(TP4_c)
);
// @20:103
  OUTBUF TP5_obuf (
	.PAD(TP5),
	.D(TP5_c)
);
// @20:104
  OUTBUF TP6_obuf (
	.PAD(TP6),
	.D(TP6_c)
);
// @20:105
  OUTBUF TP7_obuf (
	.PAD(TP7),
	.D(TP7_c)
);
// @20:106
  OUTBUF TP8_obuf (
	.PAD(TP8),
	.D(TP8_c)
);
// @20:107
  OUTBUF Tx0_obuf (
	.PAD(Tx0),
	.D(Tx0_c)
);
// @20:108
  OUTBUF Tx1_obuf (
	.PAD(Tx1),
	.D(Tx1_c)
);
// @20:109
  OUTBUF Tx2_obuf (
	.PAD(Tx2),
	.D(Tx2_c)
);
// @20:111
  OUTBUF nClrDacs_obuf (
	.PAD(nClrDacs),
	.D(VCC)
);
// @20:112
  OUTBUF \nCsA_obuf[0]  (
	.PAD(nCsA[0]),
	.D(nCsA_c[0])
);
// @20:112
  OUTBUF \nCsA_obuf[1]  (
	.PAD(nCsA[1]),
	.D(nCsA_c[1])
);
// @20:112
  OUTBUF \nCsA_obuf[2]  (
	.PAD(nCsA[2]),
	.D(nCsA_c[2])
);
// @20:112
  OUTBUF \nCsA_obuf[3]  (
	.PAD(nCsA[3]),
	.D(nCsA_c[3])
);
// @20:113
  OUTBUF \nCsB_obuf[0]  (
	.PAD(nCsB[0]),
	.D(nCsB_c[0])
);
// @20:113
  OUTBUF \nCsB_obuf[1]  (
	.PAD(nCsB[1]),
	.D(nCsB_c[1])
);
// @20:113
  OUTBUF \nCsB_obuf[2]  (
	.PAD(nCsB[2]),
	.D(nCsB_c[2])
);
// @20:113
  OUTBUF \nCsB_obuf[3]  (
	.PAD(nCsB[3]),
	.D(nCsB_c[3])
);
// @20:114
  OUTBUF \nCsC_obuf[0]  (
	.PAD(nCsC[0]),
	.D(nCsC_c[0])
);
// @20:114
  OUTBUF \nCsC_obuf[1]  (
	.PAD(nCsC[1]),
	.D(nCsC_c[1])
);
// @20:114
  OUTBUF \nCsC_obuf[2]  (
	.PAD(nCsC[2]),
	.D(nCsC_c[2])
);
// @20:114
  OUTBUF \nCsC_obuf[3]  (
	.PAD(nCsC[3]),
	.D(nCsC_c[3])
);
// @20:115
  OUTBUF \nCsD_obuf[0]  (
	.PAD(nCsD[0]),
	.D(nCsD_c[0])
);
// @20:115
  OUTBUF \nCsD_obuf[1]  (
	.PAD(nCsD[1]),
	.D(nCsD_c[1])
);
// @20:115
  OUTBUF \nCsD_obuf[2]  (
	.PAD(nCsD[2]),
	.D(nCsD_c[2])
);
// @20:115
  OUTBUF \nCsD_obuf[3]  (
	.PAD(nCsD[3]),
	.D(nCsD_c[3])
);
// @20:116
  OUTBUF \nCsE_obuf[0]  (
	.PAD(nCsE[0]),
	.D(nCsE_c[0])
);
// @20:116
  OUTBUF \nCsE_obuf[1]  (
	.PAD(nCsE[1]),
	.D(nCsE_c[1])
);
// @20:116
  OUTBUF \nCsE_obuf[2]  (
	.PAD(nCsE[2]),
	.D(nCsE_c[2])
);
// @20:116
  OUTBUF \nCsE_obuf[3]  (
	.PAD(nCsE[3]),
	.D(nCsE_c[3])
);
// @20:117
  OUTBUF \nCsF_obuf[0]  (
	.PAD(nCsF[0]),
	.D(nCsF_c[0])
);
// @20:117
  OUTBUF \nCsF_obuf[1]  (
	.PAD(nCsF[1]),
	.D(nCsF_c[1])
);
// @20:117
  OUTBUF \nCsF_obuf[2]  (
	.PAD(nCsF[2]),
	.D(nCsF_c[2])
);
// @20:117
  OUTBUF \nCsF_obuf[3]  (
	.PAD(nCsF[3]),
	.D(nCsF_c[3])
);
// @20:118
  OUTBUF nLDacs_obuf (
	.PAD(nLDacs),
	.D(GND)
);
// @20:119
  OUTBUF nRstDacs_obuf (
	.PAD(nRstDacs),
	.D(VCC)
);
// @20:409
  EvalSandbox_MSS EvalSandbox_MSS_0 (
	.DMMainPorts_1_RamBusDataOut(DMMainPorts_1_RamBusDataOut[31:0]),
	.popfeedthru_unused_46(popfeedthru_unused_46),
	.popfeedthru_unused_45(popfeedthru_unused_45),
	.popfeedthru_unused_44(popfeedthru_unused_44),
	.popfeedthru_unused_43(popfeedthru_unused_43),
	.popfeedthru_unused_42(popfeedthru_unused_42),
	.popfeedthru_unused_41(popfeedthru_unused_41),
	.popfeedthru_unused_40(popfeedthru_unused_40),
	.popfeedthru_unused_39(popfeedthru_unused_39),
	.popfeedthru_unused_38(popfeedthru_unused_38),
	.popfeedthru_unused_37(popfeedthru_unused_37),
	.popfeedthru_unused_36(popfeedthru_unused_36),
	.popfeedthru_unused_35(popfeedthru_unused_35),
	.popfeedthru_unused_31(popfeedthru_unused_31),
	.popfeedthru_unused_30(popfeedthru_unused_30),
	.popfeedthru_unused_29(popfeedthru_unused_29),
	.popfeedthru_unused_28(popfeedthru_unused_28),
	.popfeedthru_unused_27(popfeedthru_unused_27),
	.popfeedthru_unused_26(popfeedthru_unused_26),
	.popfeedthru_unused_25(popfeedthru_unused_25),
	.popfeedthru_unused_24(popfeedthru_unused_24),
	.popfeedthru_unused_23(popfeedthru_unused_23),
	.popfeedthru_unused_22(popfeedthru_unused_22),
	.popfeedthru_unused_21(popfeedthru_unused_21),
	.popfeedthru_unused_20(popfeedthru_unused_20),
	.popfeedthru_unused_19(popfeedthru_unused_19),
	.popfeedthru_unused_18(popfeedthru_unused_18),
	.popfeedthru_unused_17(popfeedthru_unused_17),
	.popfeedthru_unused_16(popfeedthru_unused_16),
	.popfeedthru_unused_15(popfeedthru_unused_15),
	.popfeedthru_unused_14(popfeedthru_unused_14),
	.popfeedthru_unused_13(popfeedthru_unused_13),
	.popfeedthru_unused_12(popfeedthru_unused_12),
	.popfeedthru_unused_11(popfeedthru_unused_11),
	.popfeedthru_unused_10(popfeedthru_unused_10),
	.popfeedthru_unused_9(popfeedthru_unused_9),
	.popfeedthru_unused_8(popfeedthru_unused_8),
	.popfeedthru_unused_7(popfeedthru_unused_7),
	.popfeedthru_unused_6(popfeedthru_unused_6),
	.popfeedthru_unused_5(popfeedthru_unused_5),
	.popfeedthru_unused_4(popfeedthru_unused_4),
	.popfeedthru_unused_3(popfeedthru_unused_3),
	.popfeedthru_unused_2(popfeedthru_unused_2),
	.popfeedthru_unused_1(popfeedthru_unused_1),
	.popfeedthru_unused_0(popfeedthru_unused_0),
	.popfeedthru_unused(popfeedthru_unused),
	.popfeedthru_unused_33(popfeedthru_unused_33),
	.popfeedthru_unused_34(popfeedthru_unused_34),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1(EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1),
	.RegisterSpaceWriteAck(DMMainPorts_1_RegisterSpaceWriteAck),
	.MSS_ADLIB_INST_RNIDP761(MSS_ADLIB_INST_RNIDP761),
	.RegisterSpaceReadAck(DMMainPorts_1_RegisterSpaceReadAck),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @20:439
  FCCC_C0 FCCC_C0_0 (
	.CLK0_PAD(CLK0_PAD),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @20:449
  IO_C2 IO_C2_0 (
	.TxUsb_0(TxUsb[0])
);
// @20:344
  DMMainPorts DMMainPorts_1 (
	.DMMainPorts_1_RamBusDataOut(DMMainPorts_1_RamBusDataOut[31:0]),
	.nCsA_c(nCsA_c[3:0]),
	.nCsE_c(nCsE_c[3:0]),
	.nCsD_c(nCsD_c[3:0]),
	.nCsC_c(nCsC_c[3:0]),
	.nCsB_c(nCsB_c[3:0]),
	.nCsF_c(nCsF_c[3:0]),
	.SckF_c(SckF_c),
	.MosiF_c(MosiF_c),
	.SckE_c(SckE_c),
	.MosiE_c(MosiE_c),
	.SckD_c(SckD_c),
	.MosiD_c(MosiD_c),
	.SckC_c(SckC_c),
	.MosiC_c(MosiC_c),
	.SckB_c(SckB_c),
	.MosiB_c(MosiB_c),
	.TP6_c(TP6_c),
	.TP7_c(TP7_c),
	.Tx2_c(Tx2_c),
	.Rx2_c(Rx2_c),
	.Tx1_c(Tx1_c),
	.Rx1_c(Rx1_c),
	.Tx0_c(Tx0_c),
	.Rx0_c(Rx0_c),
	.Oe0_c(Oe0_c),
	.Oe1_c(Oe1_c),
	.Oe2_c(Oe2_c),
	.RegisterSpaceReadAck(DMMainPorts_1_RegisterSpaceReadAck),
	.RegisterSpaceWriteAck(DMMainPorts_1_RegisterSpaceWriteAck),
	.popfeedthru_unused_31(popfeedthru_unused_31),
	.popfeedthru_unused_16(popfeedthru_unused_16),
	.popfeedthru_unused_17(popfeedthru_unused_17),
	.popfeedthru_unused_18(popfeedthru_unused_18),
	.popfeedthru_unused_19(popfeedthru_unused_19),
	.popfeedthru_unused_20(popfeedthru_unused_20),
	.popfeedthru_unused_21(popfeedthru_unused_21),
	.popfeedthru_unused_22(popfeedthru_unused_22),
	.popfeedthru_unused_23(popfeedthru_unused_23),
	.popfeedthru_unused_24(popfeedthru_unused_24),
	.popfeedthru_unused_25(popfeedthru_unused_25),
	.popfeedthru_unused_26(popfeedthru_unused_26),
	.popfeedthru_unused_27(popfeedthru_unused_27),
	.popfeedthru_unused_28(popfeedthru_unused_28),
	.popfeedthru_unused_29(popfeedthru_unused_29),
	.popfeedthru_unused_30(popfeedthru_unused_30),
	.popfeedthru_unused_8(popfeedthru_unused_8),
	.popfeedthru_unused_9(popfeedthru_unused_9),
	.popfeedthru_unused_10(popfeedthru_unused_10),
	.popfeedthru_unused_11(popfeedthru_unused_11),
	.popfeedthru_unused_12(popfeedthru_unused_12),
	.popfeedthru_unused_13(popfeedthru_unused_13),
	.popfeedthru_unused_14(popfeedthru_unused_14),
	.popfeedthru_unused_15(popfeedthru_unused_15),
	.popfeedthru_unused_36(popfeedthru_unused_36),
	.popfeedthru_unused_37(popfeedthru_unused_37),
	.popfeedthru_unused_38(popfeedthru_unused_38),
	.popfeedthru_unused_39(popfeedthru_unused_39),
	.popfeedthru_unused_40(popfeedthru_unused_40),
	.popfeedthru_unused_41(popfeedthru_unused_41),
	.popfeedthru_unused_42(popfeedthru_unused_42),
	.popfeedthru_unused_43(popfeedthru_unused_43),
	.popfeedthru_unused_44(popfeedthru_unused_44),
	.popfeedthru_unused_45(popfeedthru_unused_45),
	.popfeedthru_unused_46(popfeedthru_unused_46),
	.popfeedthru_unused_33(popfeedthru_unused_33),
	.popfeedthru_unused_34(popfeedthru_unused_34),
	.popfeedthru_unused_35(popfeedthru_unused_35),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1(EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1),
	.popfeedthru_unused_2(popfeedthru_unused_2),
	.popfeedthru_unused_3(popfeedthru_unused_3),
	.popfeedthru_unused_6(popfeedthru_unused_6),
	.popfeedthru_unused_7(popfeedthru_unused_7),
	.popfeedthru_unused_4(popfeedthru_unused_4),
	.popfeedthru_unused_5(popfeedthru_unused_5),
	.popfeedthru_unused_1(popfeedthru_unused_1),
	.popfeedthru_unused_0(popfeedthru_unused_0),
	.popfeedthru_unused(popfeedthru_unused),
	.MSS_ADLIB_INST_RNIDP761(MSS_ADLIB_INST_RNIDP761),
	.TP1_c(TP1_c),
	.TP2_c(TP2_c),
	.TP3_c(TP3_c),
	.TP4_c(TP4_c),
	.TP5_c(TP5_c),
	.TP8_c(TP8_c),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* EvalBoardSandbox */

