// Seed: 3913125329
module module_0;
  timeunit 1ps;
  assign id_1 = id_1;
  supply0 id_2;
  assign module_1.type_9 = 0;
  wire id_3;
  assign id_1 = id_2 ** 1'h0;
  tri id_4;
  reg id_5, id_6, id_7 = id_4 == 'b0;
  reg id_8, id_9;
  logic [7:0][1] id_10;
  uwire id_11, id_12 = 1, id_13 = ~~id_5, id_14;
  initial @(posedge "") #1 id_9 <= id_5;
  wire id_15;
endmodule
module module_1 (
    output tri1 id_0,
    input  wire id_1
);
  supply1 id_3 = id_3;
  module_0 modCall_1 ();
  assign id_3 = id_1;
  tri id_4;
  initial #1 id_4 = 1 ? 1 : 1;
  wire id_5, id_6;
  wire id_7;
endmodule
