{"Source Block": ["oh/src/mio/hdl/mrx_io.v@83:97@HdlStmProcess", "   //########################################\n   //# DATA (SDR) \n   //########################################\n   //select 2nd byte (stall on this signal)\n\n   always @ (posedge rx_clk)\n     if(~rx_frame)\n       byte0_sel <= 1'b1;\n     else if (~ddr_mode)\n       byte0_sel <= rx_frame ^ byte0_sel;\n   \n   always @ (posedge rx_clk)\n     if(byte0_sel)\n       sdr_data[NMIO-1:0]  <= rx_packet[NMIO-1:0];\n     else\n"], "Clone Blocks": [["oh/src/mio/hdl/mrx_io.v@89:103", "     if(~rx_frame)\n       byte0_sel <= 1'b1;\n     else if (~ddr_mode)\n       byte0_sel <= rx_frame ^ byte0_sel;\n   \n   always @ (posedge rx_clk)\n     if(byte0_sel)\n       sdr_data[NMIO-1:0]  <= rx_packet[NMIO-1:0];\n     else\n       sdr_data[2*NMIO-1:NMIO] <= rx_packet[NMIO-1:0];\n\n   //########################################\n   //# HANDL DDR/SDR\n   //########################################\n   \n"]], "Diff Content": {"Delete": [[89, "     if(~rx_frame)\n"], [90, "       byte0_sel <= 1'b1;\n"], [91, "     else if (~ddr_mode)\n"], [92, "       byte0_sel <= rx_frame ^ byte0_sel;\n"]], "Add": [[92, "     if(rx_access)\n"], [92, "       sdr_data[IOW-1:0] <= rx_packet[IOW-1:0];\n"], [92, "   assign io_data[IOW-1:0]   = ddr_mode ? ddr_data[IOW-1:0] :\n"], [92, "                                          sdr_data[IOW-1:0];\n"], [92, "   assign mux_data[IOW-1:0] = dmode8  ? {(8){io_data[7:0]}}  :\n"], [92, "\t\t\t      dmode16 ? {(4){io_data[15:0]}} :\n"], [92, "\t\t\t      dmode32 ? {(2){io_data[31:0]}} :\n"], [92, "\t\t\t                    io_data[IOW-1:0];\n"]]}}