// Seed: 2199915685
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wor id_1;
  assign id_1 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  module_0 modCall_1 (
      id_3,
      id_6
  );
  input wire id_1;
  or primCall (id_6, id_1, id_7, id_5, id_4, id_2);
  wire id_9;
endmodule
module module_2 #(
    parameter id_3 = 32'd8
) (
    inout  wor  id_0,
    input  wire id_1,
    input  tri1 id_2,
    output tri1 _id_3,
    output tri  id_4
);
  always release id_4;
  assign id_3 = id_0;
  logic [id_3  ==  1  &  -1 'd0 : id_3] id_6;
  ;
  wire id_7;
  ;
  assign id_4 = id_0 << -1'b0;
  wire id_8;
  ;
  module_0 modCall_1 (
      id_8,
      id_6
  );
  wire id_9;
  wire [-1 : -1 'b0] id_10;
endmodule
