#FPGA LED vร Hiแปn thแป 7 ฤoแบกn (FSM)

> Thiแบฟt kแบฟ ฤiแปu khiแปn LED vร LED 7 ฤoแบกn sแปญ dแปฅng FSM (Finite State Machine) trรชn kit FPGA DE2 - Cyclone II.

## ๐ง Mรด tแบฃ

- Khi bแบญt cรดng tแบฏc `SW[0]`, hแป thแปng sแบฝ hiแปn thแป dรฒng chแปฏ "HAPPY DAY" trรชn cรกc LED 7 ฤoแบกn (`HEX0` ฤแบฟn `HEX7`) theo trแบกng thรกi `ON`.
- Khi tแบฏt cรดng tแบฏc `SW[0]`, hแป thแปng chuyแปn sang trแบกng thรกi `OFF`, tแบฏt toรn bแป LED 7 ฤoแบกn.
- Mแปt FSM ฤiแปu khiแปn dรฃy sรกng LED ฤแป (`LEDR`) tแปซ trรกi sang phแบฃi vร ngฦฐแปฃc lแบกi vแปi nhแปp 1s.

## โ๏ธ Mแบกch & Clock

- Clock hแป thแปng: `CLOCK_50` (50 MHz).
- Bแป chia clock ฤแป tแบกo ra:
  - `1s`: ฤiแปu khiแปn LED dรฃy.
  - `200ms`, `2s`: (cรณ thแป mแป rแปng).
- Cรณ tแปng cแปng 39 trแบกng thรกi (`s0` ฤแบฟn `s38`) ฤแป tแบกo hiแปu แปฉng LED ฤแบนp mแบฏt.

## ๐ก Kiแบฟn thแปฉc sแปญ dแปฅng

- FSM (Finite State Machine)
- Bแป chia clock (Clock Divider)
- LED 7 ฤoแบกn
- Kแปน thuแบญt รกnh xแบก LED trong Verilog

## ๐ฅ๏ธ Yรชu cแบงu phแบงn cแปฉng

- Kit FPGA DE2 - Cyclone II
- Cรดng tแบฏc `SW[0]`, cรกc LED `LEDR[17:0]`, `LEDG[7:0]`, LED 7 ฤoแบกn `HEX0` ฤแบฟn `HEX7`


