// Seed: 2326988196
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_3 = 1 < id_6;
  wire id_11;
  wor  id_12;
  id_13(
      .id_0(1), .id_1(), .id_2(id_12)
  ); id_14(
      .id_0(1),
      .id_1(id_5),
      .id_2(),
      .id_3(1),
      .id_4(id_12 ^ id_10),
      .id_5(1),
      .id_6(id_8),
      .id_7(id_4),
      .id_8(1'b0),
      .id_9(id_3),
      .id_10(1),
      .id_11(id_9),
      .id_12(id_12),
      .id_13(1'h0),
      .id_14(id_1),
      .id_15(1),
      .id_16(1),
      .id_17(id_8),
      .id_18(id_11),
      .id_19(1),
      .id_20(id_5),
      .id_21(1)
  );
  wire id_15;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_3 = id_1;
  module_0(
      id_3, id_3, id_1, id_3, id_3, id_4, id_3, id_1, id_3, id_1
  );
endmodule
