// Seed: 2422733920
`define pp_2 0
`timescale 1 ps / 1 ps `timescale 1ps / 1ps `timescale 1 ps / 1 ps
module module_0 (
    output id_0,
    output logic id_1
);
  assign id_0[1'b0] = 1'b0;
endmodule
