Release 14.7 - par P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Wed Dec 05 20:58:05 2018

All signals are completely routed.

WARNING:ParHelpers:361 - There are 6 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   regs/Mram_reg11_RAMD_D1_O
   regs/Mram_reg12_RAMD_D1_O
   regs/Mram_reg2_RAMD_D1_O
   regs/Mram_reg3_RAMD_D1_O
   st/Mram_reg1_RAMD_D1_O
   st/Mram_reg2_RAMD_D1_O


