
---------- Begin Simulation Statistics ----------
final_tick                               101050936500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 364249                       # Simulator instruction rate (inst/s)
host_mem_usage                                 686776                       # Number of bytes of host memory used
host_op_rate                                   364964                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   274.54                       # Real time elapsed on the host
host_tick_rate                              368076738                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.101051                       # Number of seconds simulated
sim_ticks                                101050936500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.708441                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2093622                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2099744                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81339                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3725509                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                292                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             792                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              500                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4475254                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65324                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.021019                       # CPI: cycles per instruction
system.cpu.discardedOps                        190749                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42607212                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43400007                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         10999537                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        68216325                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.494800                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        202101873                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       133885548                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       432756                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        882780                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1136                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1124127                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         6735                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2250179                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           6735                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 101050936500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             181473                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       294254                       # Transaction distribution
system.membus.trans_dist::CleanEvict           138497                       # Transaction distribution
system.membus.trans_dist::ReadExReq            268556                       # Transaction distribution
system.membus.trans_dist::ReadExResp           268556                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        181473                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1332809                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1332809                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     23817056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23817056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            450029                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  450029    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              450029                       # Request fanout histogram
system.membus.respLayer1.occupancy         1531546000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1579601500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.6                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 101050936500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            704732                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1252863                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          280                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          307588                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           421230                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          421229                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1182                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       703550                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           91                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           91                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2644                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3373587                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3376231                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        46784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     66668384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               66715168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          436605                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9416160                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1562658                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.005038                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.070797                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1554786     99.50%     99.50% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   7872      0.50%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1562658                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1604533500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1124825997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1182000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 101050936500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   89                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               675841                       # number of demand (read+write) hits
system.l2.demand_hits::total                   675930                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  89                       # number of overall hits
system.l2.overall_hits::.cpu.data              675841                       # number of overall hits
system.l2.overall_hits::total                  675930                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1093                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             448939                       # number of demand (read+write) misses
system.l2.demand_misses::total                 450032                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1093                       # number of overall misses
system.l2.overall_misses::.cpu.data            448939                       # number of overall misses
system.l2.overall_misses::total                450032                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     85224500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  37853232000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      37938456500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     85224500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  37853232000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     37938456500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1182                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1124780                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1125962                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1182                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1124780                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1125962                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.924704                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.399135                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.399687                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.924704                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.399135                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.399687                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77973.010064                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 84317.094305                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84301.686325                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77973.010064                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 84317.094305                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84301.686325                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              294255                       # number of writebacks
system.l2.writebacks::total                    294255                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1093                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        448936                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            450029                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1093                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       448936                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           450029                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     74294500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  33363459000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  33437753500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     74294500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  33363459000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  33437753500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.924704                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.399132                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.399684                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.924704                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.399132                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.399684                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67973.010064                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 74316.737798                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74301.330581                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67973.010064                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 74316.737798                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74301.330581                       # average overall mshr miss latency
system.l2.replacements                         436605                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       958608                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           958608                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       958608                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       958608                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          272                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              272                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          272                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          272                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         2882                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          2882                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            152674                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                152674                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          268556                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              268556                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  23106531500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   23106531500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        421230                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            421230                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.637552                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.637552                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 86039.900430                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86039.900430                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       268556                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         268556                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  20420971500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  20420971500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.637552                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.637552                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 76039.900430                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76039.900430                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             89                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 89                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1093                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1093                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     85224500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     85224500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1182                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1182                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.924704                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.924704                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77973.010064                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77973.010064                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1093                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1093                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     74294500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     74294500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.924704                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.924704                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67973.010064                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67973.010064                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        523167                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            523167                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       180383                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          180383                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  14746700500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  14746700500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       703550                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        703550                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.256390                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.256390                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81752.163452                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81752.163452                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       180380                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       180380                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  12942487500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  12942487500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.256385                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.256385                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71751.233507                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71751.233507                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            91                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                91                       # number of InvalidateReq hits
system.l2.InvalidateReq_accesses::.cpu.data           91                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            91                       # number of InvalidateReq accesses(hits+misses)
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 101050936500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16063.876018                       # Cycle average of tags in use
system.l2.tags.total_refs                     2246158                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    453080                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.957531                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      71.644097                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        47.226951                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15945.004970                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.004373                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002883                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.973206                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.980461                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          145                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          469                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3995                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        11081                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          694                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4951166                       # Number of tag accesses
system.l2.tags.data_accesses                  4951166                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 101050936500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          34976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       14365952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14400928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        34976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         34976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      9416128                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9416128                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1093                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          448936                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              450029                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       294254                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             294254                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            346122                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         142165451                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             142511574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       346122                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           346122                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       93181996                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             93181996                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       93181996                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           346122                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        142165451                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            235693570                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    239397.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1093.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    448609.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002293316500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        14160                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        14160                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1203673                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             225509                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      450029                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     294254                       # Number of write requests accepted
system.mem_ctrls.readBursts                    450029                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   294254                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    327                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 54857                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             28896                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             28961                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             28399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             28281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             29016                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             28638                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             27230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             27827                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             28007                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             27773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            27153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            26909                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            28014                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            28554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            27742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            28302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             15289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             15322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             14773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             15104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             15671                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             14362                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             14700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             14913                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             14905                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            14437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            14349                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            14853                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            15177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            14386                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            14992                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.04                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6456062000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2248510000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14887974500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14356.31                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33106.31                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   273374                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  118918                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 60.79                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                49.67                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                450029                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5               294254                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  368810                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   80735                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  13141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  14337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  14443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  14308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  14318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  14331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  14376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  14358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  14260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  14265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  14303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  14280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  14184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  14172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  14161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       296775                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    148.598177                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    94.340037                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   218.019770                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       217922     73.43%     73.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        42165     14.21%     87.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7167      2.41%     90.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3449      1.16%     91.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        10096      3.40%     94.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1468      0.49%     95.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1184      0.40%     95.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2056      0.69%     96.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        11268      3.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       296775                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        14160                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      31.757910                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     26.032924                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     45.394679                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         14030     99.08%     99.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           80      0.56%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           11      0.08%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            7      0.05%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           28      0.20%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         14160                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        14160                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.905014                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.871052                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.082358                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             8089     57.13%     57.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              240      1.69%     58.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4944     34.92%     93.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              863      6.09%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               22      0.16%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         14160                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               28780928                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   20928                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                15320000                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14400928                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9416128                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       284.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       151.61                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    142.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     93.18                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.41                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.23                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.18                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  101050854000                       # Total gap between requests
system.mem_ctrls.avgGap                     135769.40                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        34976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     14355488                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7660000                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 346122.472600736364                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 142061899.644047349691                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 75803354.875390008092                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1093                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       448936                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       294254                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     29564750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  14858409750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2421786636750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27049.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33096.94                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8230259.02                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    56.93                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1043132580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            554422935                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1588321560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          616022640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     7976797920.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      32536680150                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      11404250400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        55719628185                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        551.401403                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  29285598750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3374280000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  68391057750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1075912320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            571838190                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1622550720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          633514860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     7976797920.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      33409189980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      10669505280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        55959309270                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        553.773287                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  27379087000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3374280000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  70297569500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    101050936500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 101050936500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     13351862                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         13351862                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     13351862                       # number of overall hits
system.cpu.icache.overall_hits::total        13351862                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1182                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1182                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1182                       # number of overall misses
system.cpu.icache.overall_misses::total          1182                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     89138500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     89138500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     89138500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     89138500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     13353044                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     13353044                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     13353044                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     13353044                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000089                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000089                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000089                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000089                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 75413.282572                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75413.282572                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 75413.282572                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75413.282572                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          280                       # number of writebacks
system.cpu.icache.writebacks::total               280                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1182                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1182                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1182                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1182                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     87956500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     87956500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     87956500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     87956500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000089                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000089                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000089                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000089                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 74413.282572                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 74413.282572                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 74413.282572                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 74413.282572                       # average overall mshr miss latency
system.cpu.icache.replacements                    280                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     13351862                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        13351862                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1182                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1182                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     89138500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     89138500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     13353044                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     13353044                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000089                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000089                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 75413.282572                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75413.282572                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1182                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1182                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     87956500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     87956500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000089                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000089                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 74413.282572                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 74413.282572                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 101050936500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           694.389700                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            13353044                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1182                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          11296.991540                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   694.389700                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.339057                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.339057                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          902                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          215                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          687                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.440430                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          13354226                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         13354226                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 101050936500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 101050936500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 101050936500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     50868906                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         50868906                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     50869252                       # number of overall hits
system.cpu.dcache.overall_hits::total        50869252                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1244429                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1244429                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1252492                       # number of overall misses
system.cpu.dcache.overall_misses::total       1252492                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  53096724499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  53096724499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  53096724499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  53096724499                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52113335                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52113335                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52121744                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52121744                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.023879                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.023879                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.024030                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.024030                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 42667.540293                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 42667.540293                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 42392.865183                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 42392.865183                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         7422                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               133                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    55.804511                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       958608                       # number of writebacks
system.cpu.dcache.writebacks::total            958608                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       127622                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       127622                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       127622                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       127622                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1116807                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1116807                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1124870                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1124870                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  46168527500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  46168527500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  46780749990                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  46780749990                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.021430                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.021430                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.021582                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.021582                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 41339.754765                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 41339.754765                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 41587.694569                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 41587.694569                       # average overall mshr miss latency
system.cpu.dcache.replacements                1123846                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40462743                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40462743                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       700474                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        700474                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  21793220999                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  21793220999                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41163217                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41163217                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.017017                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.017017                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 31112.105516                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 31112.105516                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         4925                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4925                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       695549                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       695549                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  20772306000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  20772306000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.016897                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.016897                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 29864.619171                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 29864.619171                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10406163                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10406163                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       543955                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       543955                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  31303503500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  31303503500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950118                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950118                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.049676                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.049676                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 57547.965365                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 57547.965365                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       122697                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       122697                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       421258                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       421258                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  25396221500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  25396221500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.038471                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.038471                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60286.621263                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60286.621263                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          346                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           346                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         8063                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         8063                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8409                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8409                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.958854                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.958854                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         8063                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         8063                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    612222490                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    612222490                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.958854                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.958854                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 75929.863574                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 75929.863574                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           37                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           37                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        72500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        72500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.026316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.026316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        72500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        72500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        71500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        71500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.026316                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.026316                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        71500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        71500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 101050936500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1011.334652                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            51994197                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1124870                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             46.222405                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1011.334652                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.987631                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.987631                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          155                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          329                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          532                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53246690                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53246690                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 101050936500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 101050936500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
