// Seed: 3144352117
module module_0 (
    input  wor   id_0,
    output wand  id_1,
    output tri   id_2,
    output uwire id_3
    , id_5
);
  wire id_6;
  assign id_2 = id_5;
  assign id_5 = (1);
  assign id_1 = id_6;
  supply0 id_7 = id_6;
  wire id_8, id_9;
  wire id_10;
  assign id_2 = 1;
  assign module_1.id_0 = 0;
  assign id_5 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    input uwire id_1,
    output supply0 id_2,
    input wire id_3,
    output wor id_4,
    input tri0 id_5,
    input wand id_6,
    input supply0 id_7,
    input tri1 id_8,
    output wire id_9,
    input tri0 id_10,
    output uwire id_11,
    input tri id_12,
    input supply1 id_13,
    input supply1 id_14,
    input wand id_15,
    output uwire id_16,
    input uwire id_17,
    input uwire id_18,
    input wire id_19
);
  id_21 :
  assert property (@(posedge 1) 1'b0)
  else $display(id_14, id_0 - id_7);
  module_0 modCall_1 (
      id_0,
      id_9,
      id_4,
      id_9
  );
endmodule
