{"Lei Jiang": [["FPB: Fine-grained Power Budgeting to Improve Write Throughput of Multi-level Cell Phase Change Memory", ["Lei Jiang", "Youtao Zhang", "Bruce R. Childers", "Jun Yang"], "https://doi.org/10.1109/MICRO.2012.10", "micro", 2012]], "Youtao Zhang": [["FPB: Fine-grained Power Budgeting to Improve Write Throughput of Multi-level Cell Phase Change Memory", ["Lei Jiang", "Youtao Zhang", "Bruce R. Childers", "Jun Yang"], "https://doi.org/10.1109/MICRO.2012.10", "micro", 2012]], "Bruce R. Childers": [["FPB: Fine-grained Power Budgeting to Improve Write Throughput of Multi-level Cell Phase Change Memory", ["Lei Jiang", "Youtao Zhang", "Bruce R. Childers", "Jun Yang"], "https://doi.org/10.1109/MICRO.2012.10", "micro", 2012]], "Jun Yang": [["FPB: Fine-grained Power Budgeting to Improve Write Throughput of Multi-level Cell Phase Change Memory", ["Lei Jiang", "Youtao Zhang", "Bruce R. Childers", "Jun Yang"], "https://doi.org/10.1109/MICRO.2012.10", "micro", 2012]], "Niladrish Chatterjee": [["Leveraging Heterogeneity in DRAM Main Memories to Accelerate Critical Word Access", ["Niladrish Chatterjee", "Manjunath Shevgoor", "Rajeev Balasubramonian", "Al Davis", "Zhen Fang", "Ramesh Illikkal", "Ravi Iyer"], "https://doi.org/10.1109/MICRO.2012.11", "micro", 2012]], "Manjunath Shevgoor": [["Leveraging Heterogeneity in DRAM Main Memories to Accelerate Critical Word Access", ["Niladrish Chatterjee", "Manjunath Shevgoor", "Rajeev Balasubramonian", "Al Davis", "Zhen Fang", "Ramesh Illikkal", "Ravi Iyer"], "https://doi.org/10.1109/MICRO.2012.11", "micro", 2012]], "Rajeev Balasubramonian": [["Leveraging Heterogeneity in DRAM Main Memories to Accelerate Critical Word Access", ["Niladrish Chatterjee", "Manjunath Shevgoor", "Rajeev Balasubramonian", "Al Davis", "Zhen Fang", "Ramesh Illikkal", "Ravi Iyer"], "https://doi.org/10.1109/MICRO.2012.11", "micro", 2012]], "Al Davis": [["Leveraging Heterogeneity in DRAM Main Memories to Accelerate Critical Word Access", ["Niladrish Chatterjee", "Manjunath Shevgoor", "Rajeev Balasubramonian", "Al Davis", "Zhen Fang", "Ramesh Illikkal", "Ravi Iyer"], "https://doi.org/10.1109/MICRO.2012.11", "micro", 2012]], "Zhen Fang": [["Leveraging Heterogeneity in DRAM Main Memories to Accelerate Critical Word Access", ["Niladrish Chatterjee", "Manjunath Shevgoor", "Rajeev Balasubramonian", "Al Davis", "Zhen Fang", "Ramesh Illikkal", "Ravi Iyer"], "https://doi.org/10.1109/MICRO.2012.11", "micro", 2012]], "Ramesh Illikkal": [["Leveraging Heterogeneity in DRAM Main Memories to Accelerate Critical Word Access", ["Niladrish Chatterjee", "Manjunath Shevgoor", "Rajeev Balasubramonian", "Al Davis", "Zhen Fang", "Ramesh Illikkal", "Ravi Iyer"], "https://doi.org/10.1109/MICRO.2012.11", "micro", 2012]], "Ravi Iyer": [["Leveraging Heterogeneity in DRAM Main Memories to Accelerate Critical Word Access", ["Niladrish Chatterjee", "Manjunath Shevgoor", "Rajeev Balasubramonian", "Al Davis", "Zhen Fang", "Ramesh Illikkal", "Ravi Iyer"], "https://doi.org/10.1109/MICRO.2012.11", "micro", 2012]], "Christian Jacobi": [["Transactional Memory Architecture and Implementation for IBM System Z", ["Christian Jacobi", "Timothy J. Slegel", "Dan F. Greiner"], "https://doi.org/10.1109/MICRO.2012.12", "micro", 2012]], "Timothy J. Slegel": [["Transactional Memory Architecture and Implementation for IBM System Z", ["Christian Jacobi", "Timothy J. Slegel", "Dan F. Greiner"], "https://doi.org/10.1109/MICRO.2012.12", "micro", 2012]], "Dan F. Greiner": [["Transactional Memory Architecture and Implementation for IBM System Z", ["Christian Jacobi", "Timothy J. Slegel", "Dan F. Greiner"], "https://doi.org/10.1109/MICRO.2012.12", "micro", 2012]], "Hyeran Jeon": [["Warped-DMR: Light-weight Error Detection for GPGPU", ["Hyeran Jeon", "Murali Annavaram"], "https://doi.org/10.1109/MICRO.2012.13", "micro", 2012]], "Murali Annavaram": [["Warped-DMR: Light-weight Error Detection for GPGPU", ["Hyeran Jeon", "Murali Annavaram"], "https://doi.org/10.1109/MICRO.2012.13", "micro", 2012], ["KnightShift: Scaling the Energy Proportionality Wall through Server-Level Heterogeneity", ["Daniel Wong", "Murali Annavaram"], "https://doi.org/10.1109/MICRO.2012.20", "micro", 2012]], "Damien Hardy": [["The Performance Vulnerability of Architectural and Non-architectural Arrays to Permanent Faults", ["Damien Hardy", "Isidoros Sideris", "Nikolas Ladas", "Yiannakis Sazeides"], "https://doi.org/10.1109/MICRO.2012.14", "micro", 2012]], "Isidoros Sideris": [["The Performance Vulnerability of Architectural and Non-architectural Arrays to Permanent Faults", ["Damien Hardy", "Isidoros Sideris", "Nikolas Ladas", "Yiannakis Sazeides"], "https://doi.org/10.1109/MICRO.2012.14", "micro", 2012]], "Nikolas Ladas": [["The Performance Vulnerability of Architectural and Non-architectural Arrays to Permanent Faults", ["Damien Hardy", "Isidoros Sideris", "Nikolas Ladas", "Yiannakis Sazeides"], "https://doi.org/10.1109/MICRO.2012.14", "micro", 2012]], "Yiannakis Sazeides": [["The Performance Vulnerability of Architectural and Non-architectural Arrays to Permanent Faults", ["Damien Hardy", "Isidoros Sideris", "Nikolas Ladas", "Yiannakis Sazeides"], "https://doi.org/10.1109/MICRO.2012.14", "micro", 2012], ["NoCAlert: An On-Line and Real-Time Fault Detection Mechanism for Network-on-Chip Architectures", ["Andreas Prodromou", "Andreas Panteli", "Chrysostomos Nicopoulos", "Yiannakis Sazeides"], "https://doi.org/10.1109/MICRO.2012.15", "micro", 2012]], "Andreas Prodromou": [["NoCAlert: An On-Line and Real-Time Fault Detection Mechanism for Network-on-Chip Architectures", ["Andreas Prodromou", "Andreas Panteli", "Chrysostomos Nicopoulos", "Yiannakis Sazeides"], "https://doi.org/10.1109/MICRO.2012.15", "micro", 2012]], "Andreas Panteli": [["NoCAlert: An On-Line and Real-Time Fault Detection Mechanism for Network-on-Chip Architectures", ["Andreas Prodromou", "Andreas Panteli", "Chrysostomos Nicopoulos", "Yiannakis Sazeides"], "https://doi.org/10.1109/MICRO.2012.15", "micro", 2012]], "Chrysostomos Nicopoulos": [["NoCAlert: An On-Line and Real-Time Fault Detection Mechanism for Network-on-Chip Architectures", ["Andreas Prodromou", "Andreas Panteli", "Chrysostomos Nicopoulos", "Yiannakis Sazeides"], "https://doi.org/10.1109/MICRO.2012.15", "micro", 2012]], "Timothy G. Rogers": [["Cache-Conscious Wavefront Scheduling", ["Timothy G. Rogers", "Mike OConnor", "Tor M. Aamodt"], "https://doi.org/10.1109/MICRO.2012.16", "micro", 2012]], "Mike OConnor": [["Cache-Conscious Wavefront Scheduling", ["Timothy G. Rogers", "Mike OConnor", "Tor M. Aamodt"], "https://doi.org/10.1109/MICRO.2012.16", "micro", 2012], ["A Mostly-Clean DRAM Cache for Effective Hit Speculation and Self-Balancing Dispatch", ["Jaewoong Sim", "Gabriel H. Loh", "Hyesoon Kim", "Mike OConnor", "Mithuna Thottethodi"], "https://doi.org/10.1109/MICRO.2012.31", "micro", 2012]], "Tor M. Aamodt": [["Cache-Conscious Wavefront Scheduling", ["Timothy G. Rogers", "Mike OConnor", "Tor M. Aamodt"], "https://doi.org/10.1109/MICRO.2012.16", "micro", 2012]], "Yongjun Park": [["Libra: Tailoring SIMD Execution Using Heterogeneous Hardware and Dynamic Configurability", ["Yongjun Park", "Jason Jong Kyu Park", "Hyunchul Park", "Scott A. Mahlke"], "https://doi.org/10.1109/MICRO.2012.17", "micro", 2012]], "Jason Jong Kyu Park": [["Libra: Tailoring SIMD Execution Using Heterogeneous Hardware and Dynamic Configurability", ["Yongjun Park", "Jason Jong Kyu Park", "Hyunchul Park", "Scott A. Mahlke"], "https://doi.org/10.1109/MICRO.2012.17", "micro", 2012]], "Hyunchul Park": [["Libra: Tailoring SIMD Execution Using Heterogeneous Hardware and Dynamic Configurability", ["Yongjun Park", "Jason Jong Kyu Park", "Hyunchul Park", "Scott A. Mahlke"], "https://doi.org/10.1109/MICRO.2012.17", "micro", 2012], ["SMARQ: Software-Managed Alias Register Queue for Dynamic Optimizations", ["Cheng Wang", "Youfeng Wu", "Hongbo Rong", "Hyunchul Park"], "https://doi.org/10.1109/MICRO.2012.46", "micro", 2012]], "Scott A. Mahlke": [["Libra: Tailoring SIMD Execution Using Heterogeneous Hardware and Dynamic Configurability", ["Yongjun Park", "Jason Jong Kyu Park", "Hyunchul Park", "Scott A. Mahlke"], "https://doi.org/10.1109/MICRO.2012.17", "micro", 2012], ["Composite Cores: Pushing Heterogeneity Into a Core", ["Andrew Lukefahr", "Shruti Padmanabha", "Reetuparna Das", "Faissal M. Sleiman", "Ronald G. Dreslinski", "Thomas F. Wenisch", "Scott A. Mahlke"], "https://doi.org/10.1109/MICRO.2012.37", "micro", 2012]], "Mark Gebhart": [["Unifying Primary Cache, Scratch, and Register File Memories in a Throughput Processor", ["Mark Gebhart", "Stephen W. Keckler", "Brucek Khailany", "Ronny Krashinsky", "William J. Dally"], "https://doi.org/10.1109/MICRO.2012.18", "micro", 2012]], "Stephen W. Keckler": [["Unifying Primary Cache, Scratch, and Register File Memories in a Throughput Processor", ["Mark Gebhart", "Stephen W. Keckler", "Brucek Khailany", "Ronny Krashinsky", "William J. Dally"], "https://doi.org/10.1109/MICRO.2012.18", "micro", 2012]], "Brucek Khailany": [["Unifying Primary Cache, Scratch, and Register File Memories in a Throughput Processor", ["Mark Gebhart", "Stephen W. Keckler", "Brucek Khailany", "Ronny Krashinsky", "William J. Dally"], "https://doi.org/10.1109/MICRO.2012.18", "micro", 2012]], "Ronny Krashinsky": [["Unifying Primary Cache, Scratch, and Register File Memories in a Throughput Processor", ["Mark Gebhart", "Stephen W. Keckler", "Brucek Khailany", "Ronny Krashinsky", "William J. Dally"], "https://doi.org/10.1109/MICRO.2012.18", "micro", 2012]], "William J. Dally": [["Unifying Primary Cache, Scratch, and Register File Memories in a Throughput Processor", ["Mark Gebhart", "Stephen W. Keckler", "Brucek Khailany", "Ronny Krashinsky", "William J. Dally"], "https://doi.org/10.1109/MICRO.2012.18", "micro", 2012]], "Haicheng Wu": [["Kernel Weaver: Automatically Fusing Database Primitives for Efficient GPU Computation", ["Haicheng Wu", "Gregory Frederick Diamos", "Srihari Cadambi", "Sudhakar Yalamanchili"], "https://doi.org/10.1109/MICRO.2012.19", "micro", 2012]], "Gregory Frederick Diamos": [["Kernel Weaver: Automatically Fusing Database Primitives for Efficient GPU Computation", ["Haicheng Wu", "Gregory Frederick Diamos", "Srihari Cadambi", "Sudhakar Yalamanchili"], "https://doi.org/10.1109/MICRO.2012.19", "micro", 2012]], "Srihari Cadambi": [["Kernel Weaver: Automatically Fusing Database Primitives for Efficient GPU Computation", ["Haicheng Wu", "Gregory Frederick Diamos", "Srihari Cadambi", "Sudhakar Yalamanchili"], "https://doi.org/10.1109/MICRO.2012.19", "micro", 2012]], "Sudhakar Yalamanchili": [["Kernel Weaver: Automatically Fusing Database Primitives for Efficient GPU Computation", ["Haicheng Wu", "Gregory Frederick Diamos", "Srihari Cadambi", "Sudhakar Yalamanchili"], "https://doi.org/10.1109/MICRO.2012.19", "micro", 2012]], "Daniel Wong": [["KnightShift: Scaling the Energy Proportionality Wall through Server-Level Heterogeneity", ["Daniel Wong", "Murali Annavaram"], "https://doi.org/10.1109/MICRO.2012.20", "micro", 2012]], "Krishna T. Malladi": [["Rethinking DRAM Power Modes for Energy Proportionality", ["Krishna T. Malladi", "Ian Shaeffer", "Liji Gopalakrishnan", "David Lo", "Benjamin C. Lee", "Mark Horowitz"], "https://doi.org/10.1109/MICRO.2012.21", "micro", 2012]], "Ian Shaeffer": [["Rethinking DRAM Power Modes for Energy Proportionality", ["Krishna T. Malladi", "Ian Shaeffer", "Liji Gopalakrishnan", "David Lo", "Benjamin C. Lee", "Mark Horowitz"], "https://doi.org/10.1109/MICRO.2012.21", "micro", 2012]], "Liji Gopalakrishnan": [["Rethinking DRAM Power Modes for Energy Proportionality", ["Krishna T. Malladi", "Ian Shaeffer", "Liji Gopalakrishnan", "David Lo", "Benjamin C. Lee", "Mark Horowitz"], "https://doi.org/10.1109/MICRO.2012.21", "micro", 2012]], "David Lo": [["Rethinking DRAM Power Modes for Energy Proportionality", ["Krishna T. Malladi", "Ian Shaeffer", "Liji Gopalakrishnan", "David Lo", "Benjamin C. Lee", "Mark Horowitz"], "https://doi.org/10.1109/MICRO.2012.21", "micro", 2012]], "Benjamin C. Lee": [["Rethinking DRAM Power Modes for Energy Proportionality", ["Krishna T. Malladi", "Ian Shaeffer", "Liji Gopalakrishnan", "David Lo", "Benjamin C. Lee", "Mark Horowitz"], "https://doi.org/10.1109/MICRO.2012.21", "micro", 2012], ["Inferred Models for Dynamic and Sparse Hardware-Software Spaces", ["Weidan Wu", "Benjamin C. Lee"], "https://doi.org/10.1109/MICRO.2012.45", "micro", 2012]], "Mark Horowitz": [["Rethinking DRAM Power Modes for Energy Proportionality", ["Krishna T. Malladi", "Ian Shaeffer", "Liji Gopalakrishnan", "David Lo", "Benjamin C. Lee", "Mark Horowitz"], "https://doi.org/10.1109/MICRO.2012.21", "micro", 2012]], "Qingyuan Deng": [["CoScale: Coordinating CPU and Memory System DVFS in Server Systems", ["Qingyuan Deng", "David Meisner", "Abhishek Bhattacharjee", "Thomas F. Wenisch", "Ricardo Bianchini"], "https://doi.org/10.1109/MICRO.2012.22", "micro", 2012]], "David Meisner": [["CoScale: Coordinating CPU and Memory System DVFS in Server Systems", ["Qingyuan Deng", "David Meisner", "Abhishek Bhattacharjee", "Thomas F. Wenisch", "Ricardo Bianchini"], "https://doi.org/10.1109/MICRO.2012.22", "micro", 2012]], "Abhishek Bhattacharjee": [["CoScale: Coordinating CPU and Memory System DVFS in Server Systems", ["Qingyuan Deng", "David Meisner", "Abhishek Bhattacharjee", "Thomas F. Wenisch", "Ricardo Bianchini"], "https://doi.org/10.1109/MICRO.2012.22", "micro", 2012], ["CoLT: Coalesced Large-Reach TLBs", ["Binh Pham", "Viswanathan Vaidyanathan", "Aamer Jaleel", "Abhishek Bhattacharjee"], "https://doi.org/10.1109/MICRO.2012.32", "micro", 2012]], "Thomas F. Wenisch": [["CoScale: Coordinating CPU and Memory System DVFS in Server Systems", ["Qingyuan Deng", "David Meisner", "Abhishek Bhattacharjee", "Thomas F. Wenisch", "Ricardo Bianchini"], "https://doi.org/10.1109/MICRO.2012.22", "micro", 2012], ["Composite Cores: Pushing Heterogeneity Into a Core", ["Andrew Lukefahr", "Shruti Padmanabha", "Reetuparna Das", "Faissal M. Sleiman", "Ronald G. Dreslinski", "Thomas F. Wenisch", "Scott A. Mahlke"], "https://doi.org/10.1109/MICRO.2012.37", "micro", 2012]], "Ricardo Bianchini": [["CoScale: Coordinating CPU and Memory System DVFS in Server Systems", ["Qingyuan Deng", "David Meisner", "Abhishek Bhattacharjee", "Thomas F. Wenisch", "Ricardo Bianchini"], "https://doi.org/10.1109/MICRO.2012.22", "micro", 2012]], "Rustam Miftakhutdinov": [["Predicting Performance Impact of DVFS for Realistic Memory Systems", ["Rustam Miftakhutdinov", "Eiman Ebrahimi", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.2012.23", "micro", 2012]], "Eiman Ebrahimi": [["Predicting Performance Impact of DVFS for Realistic Memory Systems", ["Rustam Miftakhutdinov", "Eiman Ebrahimi", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.2012.23", "micro", 2012]], "Yale N. Patt": [["Predicting Performance Impact of DVFS for Realistic Memory Systems", ["Rustam Miftakhutdinov", "Eiman Ebrahimi", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.2012.23", "micro", 2012], ["MorphCore: An Energy-Efficient Microarchitecture for High Performance ILP and High Throughput TLP", ["Khubaib", "M. Aater Suleman", "Milad Hashemi", "Chris Wilkerson", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.2012.36", "micro", 2012]], "Timothy Hayes": [["Vector Extensions for Decision Support DBMS Acceleration", ["Timothy Hayes", "Oscar Palomar", "Osman S. Unsal", "Adrian Cristal", "Mateo Valero"], "https://doi.org/10.1109/MICRO.2012.24", "micro", 2012]], "Oscar Palomar": [["Vector Extensions for Decision Support DBMS Acceleration", ["Timothy Hayes", "Oscar Palomar", "Osman S. Unsal", "Adrian Cristal", "Mateo Valero"], "https://doi.org/10.1109/MICRO.2012.24", "micro", 2012]], "Osman S. Unsal": [["Vector Extensions for Decision Support DBMS Acceleration", ["Timothy Hayes", "Oscar Palomar", "Osman S. Unsal", "Adrian Cristal", "Mateo Valero"], "https://doi.org/10.1109/MICRO.2012.24", "micro", 2012]], "Adrian Cristal": [["Vector Extensions for Decision Support DBMS Acceleration", ["Timothy Hayes", "Oscar Palomar", "Osman S. Unsal", "Adrian Cristal", "Mateo Valero"], "https://doi.org/10.1109/MICRO.2012.24", "micro", 2012]], "Mateo Valero": [["Vector Extensions for Decision Support DBMS Acceleration", ["Timothy Hayes", "Oscar Palomar", "Osman S. Unsal", "Adrian Cristal", "Mateo Valero"], "https://doi.org/10.1109/MICRO.2012.24", "micro", 2012], ["Improving Cache Management Policies Using Dynamic Reuse Distances", ["Nam Duong", "Dali Zhao", "Taesu Kim", "Rosario Cammarota", "Mateo Valero", "Alexander V. Veidenbaum"], "https://doi.org/10.1109/MICRO.2012.43", "micro", 2012]], "Pejman Lotfi-Kamran": [["NOC-Out: Microarchitecting a Scale-Out Processor", ["Pejman Lotfi-Kamran", "Boris Grot", "Babak Falsafi"], "https://doi.org/10.1109/MICRO.2012.25", "micro", 2012]], "Boris Grot": [["NOC-Out: Microarchitecting a Scale-Out Processor", ["Pejman Lotfi-Kamran", "Boris Grot", "Babak Falsafi"], "https://doi.org/10.1109/MICRO.2012.25", "micro", 2012]], "Babak Falsafi": [["NOC-Out: Microarchitecting a Scale-Out Processor", ["Pejman Lotfi-Kamran", "Boris Grot", "Babak Falsafi"], "https://doi.org/10.1109/MICRO.2012.25", "micro", 2012]], "Islam Atta": [["SLICC: Self-Assembly of Instruction Cache Collectives for OLTP Workloads", ["Islam Atta", "Pinar Tozun", "Anastasia Ailamaki", "Andreas Moshovos"], "https://doi.org/10.1109/MICRO.2012.26", "micro", 2012]], "Pinar Tozun": [["SLICC: Self-Assembly of Instruction Cache Collectives for OLTP Workloads", ["Islam Atta", "Pinar Tozun", "Anastasia Ailamaki", "Andreas Moshovos"], "https://doi.org/10.1109/MICRO.2012.26", "micro", 2012]], "Anastasia Ailamaki": [["SLICC: Self-Assembly of Instruction Cache Collectives for OLTP Workloads", ["Islam Atta", "Pinar Tozun", "Anastasia Ailamaki", "Andreas Moshovos"], "https://doi.org/10.1109/MICRO.2012.26", "micro", 2012]], "Andreas Moshovos": [["SLICC: Self-Assembly of Instruction Cache Collectives for OLTP Workloads", ["Islam Atta", "Pinar Tozun", "Anastasia Ailamaki", "Andreas Moshovos"], "https://doi.org/10.1109/MICRO.2012.26", "micro", 2012]], "Ramon Bertran": [["Systematic Energy Characterization of CMP/SMT Processor Systems via Automated Micro-Benchmarks", ["Ramon Bertran", "Alper Buyuktosunoglu", "Meeta Sharma Gupta", "Marc Gonzalez", "Pradip Bose"], "https://doi.org/10.1109/MICRO.2012.27", "micro", 2012]], "Alper Buyuktosunoglu": [["Systematic Energy Characterization of CMP/SMT Processor Systems via Automated Micro-Benchmarks", ["Ramon Bertran", "Alper Buyuktosunoglu", "Meeta Sharma Gupta", "Marc Gonzalez", "Pradip Bose"], "https://doi.org/10.1109/MICRO.2012.27", "micro", 2012], ["Accurate Fine-Grained Processor Power Proxies", ["Wei Huang", "Charles Lefurgy", "William Kuk", "Alper Buyuktosunoglu", "Michael S. Floyd", "Karthick Rajamani", "Malcolm Allen-Ware", "Bishop Brock"], "https://doi.org/10.1109/MICRO.2012.29", "micro", 2012]], "Meeta Sharma Gupta": [["Systematic Energy Characterization of CMP/SMT Processor Systems via Automated Micro-Benchmarks", ["Ramon Bertran", "Alper Buyuktosunoglu", "Meeta Sharma Gupta", "Marc Gonzalez", "Pradip Bose"], "https://doi.org/10.1109/MICRO.2012.27", "micro", 2012]], "Marc Gonzalez": [["Systematic Energy Characterization of CMP/SMT Processor Systems via Automated Micro-Benchmarks", ["Ramon Bertran", "Alper Buyuktosunoglu", "Meeta Sharma Gupta", "Marc Gonzalez", "Pradip Bose"], "https://doi.org/10.1109/MICRO.2012.27", "micro", 2012]], "Pradip Bose": [["Systematic Energy Characterization of CMP/SMT Processor Systems via Automated Micro-Benchmarks", ["Ramon Bertran", "Alper Buyuktosunoglu", "Meeta Sharma Gupta", "Marc Gonzalez", "Pradip Bose"], "https://doi.org/10.1109/MICRO.2012.27", "micro", 2012]], "Youngtaek Kim": [["AUDIT: Stress Testing the Automatic Way", ["Youngtaek Kim", "Lizy Kurian John", "Sanjay Pant", "Srilatha Manne", "Michael J. Schulte", "William Lloyd Bircher", "Madhu Saravana Sibi Govindan"], "https://doi.org/10.1109/MICRO.2012.28", "micro", 2012]], "Lizy Kurian John": [["AUDIT: Stress Testing the Automatic Way", ["Youngtaek Kim", "Lizy Kurian John", "Sanjay Pant", "Srilatha Manne", "Michael J. Schulte", "William Lloyd Bircher", "Madhu Saravana Sibi Govindan"], "https://doi.org/10.1109/MICRO.2012.28", "micro", 2012]], "Sanjay Pant": [["AUDIT: Stress Testing the Automatic Way", ["Youngtaek Kim", "Lizy Kurian John", "Sanjay Pant", "Srilatha Manne", "Michael J. Schulte", "William Lloyd Bircher", "Madhu Saravana Sibi Govindan"], "https://doi.org/10.1109/MICRO.2012.28", "micro", 2012]], "Srilatha Manne": [["AUDIT: Stress Testing the Automatic Way", ["Youngtaek Kim", "Lizy Kurian John", "Sanjay Pant", "Srilatha Manne", "Michael J. Schulte", "William Lloyd Bircher", "Madhu Saravana Sibi Govindan"], "https://doi.org/10.1109/MICRO.2012.28", "micro", 2012]], "Michael J. Schulte": [["AUDIT: Stress Testing the Automatic Way", ["Youngtaek Kim", "Lizy Kurian John", "Sanjay Pant", "Srilatha Manne", "Michael J. Schulte", "William Lloyd Bircher", "Madhu Saravana Sibi Govindan"], "https://doi.org/10.1109/MICRO.2012.28", "micro", 2012]], "William Lloyd Bircher": [["AUDIT: Stress Testing the Automatic Way", ["Youngtaek Kim", "Lizy Kurian John", "Sanjay Pant", "Srilatha Manne", "Michael J. Schulte", "William Lloyd Bircher", "Madhu Saravana Sibi Govindan"], "https://doi.org/10.1109/MICRO.2012.28", "micro", 2012]], "Madhu Saravana Sibi Govindan": [["AUDIT: Stress Testing the Automatic Way", ["Youngtaek Kim", "Lizy Kurian John", "Sanjay Pant", "Srilatha Manne", "Michael J. Schulte", "William Lloyd Bircher", "Madhu Saravana Sibi Govindan"], "https://doi.org/10.1109/MICRO.2012.28", "micro", 2012]], "Wei Huang": [["Accurate Fine-Grained Processor Power Proxies", ["Wei Huang", "Charles Lefurgy", "William Kuk", "Alper Buyuktosunoglu", "Michael S. Floyd", "Karthick Rajamani", "Malcolm Allen-Ware", "Bishop Brock"], "https://doi.org/10.1109/MICRO.2012.29", "micro", 2012]], "Charles Lefurgy": [["Accurate Fine-Grained Processor Power Proxies", ["Wei Huang", "Charles Lefurgy", "William Kuk", "Alper Buyuktosunoglu", "Michael S. Floyd", "Karthick Rajamani", "Malcolm Allen-Ware", "Bishop Brock"], "https://doi.org/10.1109/MICRO.2012.29", "micro", 2012]], "William Kuk": [["Accurate Fine-Grained Processor Power Proxies", ["Wei Huang", "Charles Lefurgy", "William Kuk", "Alper Buyuktosunoglu", "Michael S. Floyd", "Karthick Rajamani", "Malcolm Allen-Ware", "Bishop Brock"], "https://doi.org/10.1109/MICRO.2012.29", "micro", 2012]], "Michael S. Floyd": [["Accurate Fine-Grained Processor Power Proxies", ["Wei Huang", "Charles Lefurgy", "William Kuk", "Alper Buyuktosunoglu", "Michael S. Floyd", "Karthick Rajamani", "Malcolm Allen-Ware", "Bishop Brock"], "https://doi.org/10.1109/MICRO.2012.29", "micro", 2012]], "Karthick Rajamani": [["Accurate Fine-Grained Processor Power Proxies", ["Wei Huang", "Charles Lefurgy", "William Kuk", "Alper Buyuktosunoglu", "Michael S. Floyd", "Karthick Rajamani", "Malcolm Allen-Ware", "Bishop Brock"], "https://doi.org/10.1109/MICRO.2012.29", "micro", 2012]], "Malcolm Allen-Ware": [["Accurate Fine-Grained Processor Power Proxies", ["Wei Huang", "Charles Lefurgy", "William Kuk", "Alper Buyuktosunoglu", "Michael S. Floyd", "Karthick Rajamani", "Malcolm Allen-Ware", "Bishop Brock"], "https://doi.org/10.1109/MICRO.2012.29", "micro", 2012]], "Bishop Brock": [["Accurate Fine-Grained Processor Power Proxies", ["Wei Huang", "Charles Lefurgy", "William Kuk", "Alper Buyuktosunoglu", "Michael S. Floyd", "Karthick Rajamani", "Malcolm Allen-Ware", "Bishop Brock"], "https://doi.org/10.1109/MICRO.2012.29", "micro", 2012]], "Moinuddin K. Qureshi": [["Fundamental Latency Trade-off in Architecting DRAM Caches: Outperforming Impractical SRAM-Tags with a Simple and Practical Design", ["Moinuddin K. Qureshi", "Gabriel H. Loh"], "https://doi.org/10.1109/MICRO.2012.30", "micro", 2012]], "Gabriel H. Loh": [["Fundamental Latency Trade-off in Architecting DRAM Caches: Outperforming Impractical SRAM-Tags with a Simple and Practical Design", ["Moinuddin K. Qureshi", "Gabriel H. Loh"], "https://doi.org/10.1109/MICRO.2012.30", "micro", 2012], ["A Mostly-Clean DRAM Cache for Effective Hit Speculation and Self-Balancing Dispatch", ["Jaewoong Sim", "Gabriel H. Loh", "Hyesoon Kim", "Mike OConnor", "Mithuna Thottethodi"], "https://doi.org/10.1109/MICRO.2012.31", "micro", 2012]], "Jaewoong Sim": [["A Mostly-Clean DRAM Cache for Effective Hit Speculation and Self-Balancing Dispatch", ["Jaewoong Sim", "Gabriel H. Loh", "Hyesoon Kim", "Mike OConnor", "Mithuna Thottethodi"], "https://doi.org/10.1109/MICRO.2012.31", "micro", 2012]], "Hyesoon Kim": [["A Mostly-Clean DRAM Cache for Effective Hit Speculation and Self-Balancing Dispatch", ["Jaewoong Sim", "Gabriel H. Loh", "Hyesoon Kim", "Mike OConnor", "Mithuna Thottethodi"], "https://doi.org/10.1109/MICRO.2012.31", "micro", 2012]], "Mithuna Thottethodi": [["A Mostly-Clean DRAM Cache for Effective Hit Speculation and Self-Balancing Dispatch", ["Jaewoong Sim", "Gabriel H. Loh", "Hyesoon Kim", "Mike OConnor", "Mithuna Thottethodi"], "https://doi.org/10.1109/MICRO.2012.31", "micro", 2012]], "Binh Pham": [["CoLT: Coalesced Large-Reach TLBs", ["Binh Pham", "Viswanathan Vaidyanathan", "Aamer Jaleel", "Abhishek Bhattacharjee"], "https://doi.org/10.1109/MICRO.2012.32", "micro", 2012]], "Viswanathan Vaidyanathan": [["CoLT: Coalesced Large-Reach TLBs", ["Binh Pham", "Viswanathan Vaidyanathan", "Aamer Jaleel", "Abhishek Bhattacharjee"], "https://doi.org/10.1109/MICRO.2012.32", "micro", 2012]], "Aamer Jaleel": [["CoLT: Coalesced Large-Reach TLBs", ["Binh Pham", "Viswanathan Vaidyanathan", "Aamer Jaleel", "Abhishek Bhattacharjee"], "https://doi.org/10.1109/MICRO.2012.32", "micro", 2012]], "Lizhong Chen": [["NoRD: Node-Router Decoupling for Effective Power-gating of On-Chip Routers", ["Lizhong Chen", "Timothy Mark Pinkston"], "https://doi.org/10.1109/MICRO.2012.33", "micro", 2012]], "Timothy Mark Pinkston": [["NoRD: Node-Router Decoupling for Effective Power-gating of On-Chip Routers", ["Lizhong Chen", "Timothy Mark Pinkston"], "https://doi.org/10.1109/MICRO.2012.33", "micro", 2012]], "Randy Morris": [["Dynamic Reconfiguration of 3D Photonic Networks-on-Chip for Maximizing Performance and Improving Fault Tolerance", ["Randy Morris", "Avinash Karanth Kodi", "Ahmed Louri"], "https://doi.org/10.1109/MICRO.2012.34", "micro", 2012]], "Avinash Karanth Kodi": [["Dynamic Reconfiguration of 3D Photonic Networks-on-Chip for Maximizing Performance and Improving Fault Tolerance", ["Randy Morris", "Avinash Karanth Kodi", "Ahmed Louri"], "https://doi.org/10.1109/MICRO.2012.34", "micro", 2012]], "Ahmed Louri": [["Dynamic Reconfiguration of 3D Photonic Networks-on-Chip for Maximizing Performance and Improving Fault Tolerance", ["Randy Morris", "Avinash Karanth Kodi", "Ahmed Louri"], "https://doi.org/10.1109/MICRO.2012.34", "micro", 2012]], "Akbar Sharifi": [["Addressing End-to-End Memory Access Latency in NoC-Based Multicores", ["Akbar Sharifi", "Emre Kultursay", "Mahmut T. Kandemir", "Chita R. Das"], "https://doi.org/10.1109/MICRO.2012.35", "micro", 2012]], "Emre Kultursay": [["Addressing End-to-End Memory Access Latency in NoC-Based Multicores", ["Akbar Sharifi", "Emre Kultursay", "Mahmut T. Kandemir", "Chita R. Das"], "https://doi.org/10.1109/MICRO.2012.35", "micro", 2012]], "Mahmut T. Kandemir": [["Addressing End-to-End Memory Access Latency in NoC-Based Multicores", ["Akbar Sharifi", "Emre Kultursay", "Mahmut T. Kandemir", "Chita R. Das"], "https://doi.org/10.1109/MICRO.2012.35", "micro", 2012]], "Chita R. Das": [["Addressing End-to-End Memory Access Latency in NoC-Based Multicores", ["Akbar Sharifi", "Emre Kultursay", "Mahmut T. Kandemir", "Chita R. Das"], "https://doi.org/10.1109/MICRO.2012.35", "micro", 2012]], "Khubaib": [["MorphCore: An Energy-Efficient Microarchitecture for High Performance ILP and High Throughput TLP", ["Khubaib", "M. Aater Suleman", "Milad Hashemi", "Chris Wilkerson", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.2012.36", "micro", 2012]], "M. Aater Suleman": [["MorphCore: An Energy-Efficient Microarchitecture for High Performance ILP and High Throughput TLP", ["Khubaib", "M. Aater Suleman", "Milad Hashemi", "Chris Wilkerson", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.2012.36", "micro", 2012]], "Milad Hashemi": [["MorphCore: An Energy-Efficient Microarchitecture for High Performance ILP and High Throughput TLP", ["Khubaib", "M. Aater Suleman", "Milad Hashemi", "Chris Wilkerson", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.2012.36", "micro", 2012]], "Chris Wilkerson": [["MorphCore: An Energy-Efficient Microarchitecture for High Performance ILP and High Throughput TLP", ["Khubaib", "M. Aater Suleman", "Milad Hashemi", "Chris Wilkerson", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.2012.36", "micro", 2012]], "Andrew Lukefahr": [["Composite Cores: Pushing Heterogeneity Into a Core", ["Andrew Lukefahr", "Shruti Padmanabha", "Reetuparna Das", "Faissal M. Sleiman", "Ronald G. Dreslinski", "Thomas F. Wenisch", "Scott A. Mahlke"], "https://doi.org/10.1109/MICRO.2012.37", "micro", 2012]], "Shruti Padmanabha": [["Composite Cores: Pushing Heterogeneity Into a Core", ["Andrew Lukefahr", "Shruti Padmanabha", "Reetuparna Das", "Faissal M. Sleiman", "Ronald G. Dreslinski", "Thomas F. Wenisch", "Scott A. Mahlke"], "https://doi.org/10.1109/MICRO.2012.37", "micro", 2012]], "Reetuparna Das": [["Composite Cores: Pushing Heterogeneity Into a Core", ["Andrew Lukefahr", "Shruti Padmanabha", "Reetuparna Das", "Faissal M. Sleiman", "Ronald G. Dreslinski", "Thomas F. Wenisch", "Scott A. Mahlke"], "https://doi.org/10.1109/MICRO.2012.37", "micro", 2012]], "Faissal M. Sleiman": [["Composite Cores: Pushing Heterogeneity Into a Core", ["Andrew Lukefahr", "Shruti Padmanabha", "Reetuparna Das", "Faissal M. Sleiman", "Ronald G. Dreslinski", "Thomas F. Wenisch", "Scott A. Mahlke"], "https://doi.org/10.1109/MICRO.2012.37", "micro", 2012]], "Ronald G. Dreslinski": [["Composite Cores: Pushing Heterogeneity Into a Core", ["Andrew Lukefahr", "Shruti Padmanabha", "Reetuparna Das", "Faissal M. Sleiman", "Ronald G. Dreslinski", "Thomas F. Wenisch", "Scott A. Mahlke"], "https://doi.org/10.1109/MICRO.2012.37", "micro", 2012]], "Rami Sheikh": [["Control-Flow Decoupling", ["Rami Sheikh", "James Tuck", "Eric Rotenberg"], "https://doi.org/10.1109/MICRO.2012.38", "micro", 2012]], "James Tuck": [["Control-Flow Decoupling", ["Rami Sheikh", "James Tuck", "Eric Rotenberg"], "https://doi.org/10.1109/MICRO.2012.38", "micro", 2012]], "Eric Rotenberg": [["Control-Flow Decoupling", ["Rami Sheikh", "James Tuck", "Eric Rotenberg"], "https://doi.org/10.1109/MICRO.2012.38", "micro", 2012]], "Mohammad Alisafaee": [["Spatiotemporal Coherence Tracking", ["Mohammad Alisafaee"], "https://doi.org/10.1109/MICRO.2012.39", "micro", 2012]], "Socrates Demetriades": [["Predicting Coherence Communication by Tracking Synchronization Points at Run Time", ["Socrates Demetriades", "Sangyeun Cho"], "https://doi.org/10.1109/MICRO.2012.40", "micro", 2012]], "Sangyeun Cho": [["Predicting Coherence Communication by Tracking Synchronization Points at Run Time", ["Socrates Demetriades", "Sangyeun Cho"], "https://doi.org/10.1109/MICRO.2012.40", "micro", 2012]], "Abdullah Muzahid": [["Vulcan: Hardware Support for Detecting Sequential Consistency Violations Dynamically", ["Abdullah Muzahid", "Shanxiang Qi", "Josep Torrellas"], "https://doi.org/10.1109/MICRO.2012.41", "micro", 2012]], "Shanxiang Qi": [["Vulcan: Hardware Support for Detecting Sequential Consistency Violations Dynamically", ["Abdullah Muzahid", "Shanxiang Qi", "Josep Torrellas"], "https://doi.org/10.1109/MICRO.2012.41", "micro", 2012]], "Josep Torrellas": [["Vulcan: Hardware Support for Detecting Sequential Consistency Violations Dynamically", ["Abdullah Muzahid", "Shanxiang Qi", "Josep Torrellas"], "https://doi.org/10.1109/MICRO.2012.41", "micro", 2012]], "Snehasish Kumar": [["Amoeba-Cache: Adaptive Blocks for Eliminating Waste in the Memory Hierarchy", ["Snehasish Kumar", "Hongzhou Zhao", "Arrvindh Shriraman", "Eric Matthews", "Sandhya Dwarkadas", "Lesley Shannon"], "https://doi.org/10.1109/MICRO.2012.42", "micro", 2012]], "Hongzhou Zhao": [["Amoeba-Cache: Adaptive Blocks for Eliminating Waste in the Memory Hierarchy", ["Snehasish Kumar", "Hongzhou Zhao", "Arrvindh Shriraman", "Eric Matthews", "Sandhya Dwarkadas", "Lesley Shannon"], "https://doi.org/10.1109/MICRO.2012.42", "micro", 2012]], "Arrvindh Shriraman": [["Amoeba-Cache: Adaptive Blocks for Eliminating Waste in the Memory Hierarchy", ["Snehasish Kumar", "Hongzhou Zhao", "Arrvindh Shriraman", "Eric Matthews", "Sandhya Dwarkadas", "Lesley Shannon"], "https://doi.org/10.1109/MICRO.2012.42", "micro", 2012]], "Eric Matthews": [["Amoeba-Cache: Adaptive Blocks for Eliminating Waste in the Memory Hierarchy", ["Snehasish Kumar", "Hongzhou Zhao", "Arrvindh Shriraman", "Eric Matthews", "Sandhya Dwarkadas", "Lesley Shannon"], "https://doi.org/10.1109/MICRO.2012.42", "micro", 2012]], "Sandhya Dwarkadas": [["Amoeba-Cache: Adaptive Blocks for Eliminating Waste in the Memory Hierarchy", ["Snehasish Kumar", "Hongzhou Zhao", "Arrvindh Shriraman", "Eric Matthews", "Sandhya Dwarkadas", "Lesley Shannon"], "https://doi.org/10.1109/MICRO.2012.42", "micro", 2012]], "Lesley Shannon": [["Amoeba-Cache: Adaptive Blocks for Eliminating Waste in the Memory Hierarchy", ["Snehasish Kumar", "Hongzhou Zhao", "Arrvindh Shriraman", "Eric Matthews", "Sandhya Dwarkadas", "Lesley Shannon"], "https://doi.org/10.1109/MICRO.2012.42", "micro", 2012]], "Nam Duong": [["Improving Cache Management Policies Using Dynamic Reuse Distances", ["Nam Duong", "Dali Zhao", "Taesu Kim", "Rosario Cammarota", "Mateo Valero", "Alexander V. Veidenbaum"], "https://doi.org/10.1109/MICRO.2012.43", "micro", 2012]], "Dali Zhao": [["Improving Cache Management Policies Using Dynamic Reuse Distances", ["Nam Duong", "Dali Zhao", "Taesu Kim", "Rosario Cammarota", "Mateo Valero", "Alexander V. Veidenbaum"], "https://doi.org/10.1109/MICRO.2012.43", "micro", 2012]], "Taesu Kim": [["Improving Cache Management Policies Using Dynamic Reuse Distances", ["Nam Duong", "Dali Zhao", "Taesu Kim", "Rosario Cammarota", "Mateo Valero", "Alexander V. Veidenbaum"], "https://doi.org/10.1109/MICRO.2012.43", "micro", 2012]], "Rosario Cammarota": [["Improving Cache Management Policies Using Dynamic Reuse Distances", ["Nam Duong", "Dali Zhao", "Taesu Kim", "Rosario Cammarota", "Mateo Valero", "Alexander V. Veidenbaum"], "https://doi.org/10.1109/MICRO.2012.43", "micro", 2012]], "Alexander V. Veidenbaum": [["Improving Cache Management Policies Using Dynamic Reuse Distances", ["Nam Duong", "Dali Zhao", "Taesu Kim", "Rosario Cammarota", "Mateo Valero", "Alexander V. Veidenbaum"], "https://doi.org/10.1109/MICRO.2012.43", "micro", 2012]], "Petar Radojkovic": [["Kernel Partitioning of Streaming Applications: A Statistical Approach to an NP-complete Problem", ["Petar Radojkovic", "Paul M. Carpenter", "Miquel Moreto", "Alex Ramirez", "Francisco J. Cazorla"], "https://doi.org/10.1109/MICRO.2012.44", "micro", 2012]], "Paul M. Carpenter": [["Kernel Partitioning of Streaming Applications: A Statistical Approach to an NP-complete Problem", ["Petar Radojkovic", "Paul M. Carpenter", "Miquel Moreto", "Alex Ramirez", "Francisco J. Cazorla"], "https://doi.org/10.1109/MICRO.2012.44", "micro", 2012]], "Miquel Moreto": [["Kernel Partitioning of Streaming Applications: A Statistical Approach to an NP-complete Problem", ["Petar Radojkovic", "Paul M. Carpenter", "Miquel Moreto", "Alex Ramirez", "Francisco J. Cazorla"], "https://doi.org/10.1109/MICRO.2012.44", "micro", 2012]], "Alex Ramirez": [["Kernel Partitioning of Streaming Applications: A Statistical Approach to an NP-complete Problem", ["Petar Radojkovic", "Paul M. Carpenter", "Miquel Moreto", "Alex Ramirez", "Francisco J. Cazorla"], "https://doi.org/10.1109/MICRO.2012.44", "micro", 2012]], "Francisco J. Cazorla": [["Kernel Partitioning of Streaming Applications: A Statistical Approach to an NP-complete Problem", ["Petar Radojkovic", "Paul M. Carpenter", "Miquel Moreto", "Alex Ramirez", "Francisco J. Cazorla"], "https://doi.org/10.1109/MICRO.2012.44", "micro", 2012]], "Weidan Wu": [["Inferred Models for Dynamic and Sparse Hardware-Software Spaces", ["Weidan Wu", "Benjamin C. Lee"], "https://doi.org/10.1109/MICRO.2012.45", "micro", 2012]], "Cheng Wang": [["SMARQ: Software-Managed Alias Register Queue for Dynamic Optimizations", ["Cheng Wang", "Youfeng Wu", "Hongbo Rong", "Hyunchul Park"], "https://doi.org/10.1109/MICRO.2012.46", "micro", 2012]], "Youfeng Wu": [["SMARQ: Software-Managed Alias Register Queue for Dynamic Optimizations", ["Cheng Wang", "Youfeng Wu", "Hongbo Rong", "Hyunchul Park"], "https://doi.org/10.1109/MICRO.2012.46", "micro", 2012]], "Hongbo Rong": [["SMARQ: Software-Managed Alias Register Queue for Dynamic Optimizations", ["Cheng Wang", "Youfeng Wu", "Hongbo Rong", "Hyunchul Park"], "https://doi.org/10.1109/MICRO.2012.46", "micro", 2012]], "Alain Ketterlin": [["Profiling Data-Dependence to Assist Parallelization: Framework, Scope, and Optimization", ["Alain Ketterlin", "Philippe Clauss"], "https://doi.org/10.1109/MICRO.2012.47", "micro", 2012]], "Philippe Clauss": [["Profiling Data-Dependence to Assist Parallelization: Framework, Scope, and Optimization", ["Alain Ketterlin", "Philippe Clauss"], "https://doi.org/10.1109/MICRO.2012.47", "micro", 2012]], "Hadi Esmaeilzadeh": [["Neural Acceleration for General-Purpose Approximate Programs", ["Hadi Esmaeilzadeh", "Adrian Sampson", "Luis Ceze", "Doug Burger"], "https://doi.org/10.1109/MICRO.2012.48", "micro", 2012]], "Adrian Sampson": [["Neural Acceleration for General-Purpose Approximate Programs", ["Hadi Esmaeilzadeh", "Adrian Sampson", "Luis Ceze", "Doug Burger"], "https://doi.org/10.1109/MICRO.2012.48", "micro", 2012]], "Luis Ceze": [["Neural Acceleration for General-Purpose Approximate Programs", ["Hadi Esmaeilzadeh", "Adrian Sampson", "Luis Ceze", "Doug Burger"], "https://doi.org/10.1109/MICRO.2012.48", "micro", 2012]], "Doug Burger": [["Neural Acceleration for General-Purpose Approximate Programs", ["Hadi Esmaeilzadeh", "Adrian Sampson", "Luis Ceze", "Doug Burger"], "https://doi.org/10.1109/MICRO.2012.48", "micro", 2012]], "Jan van Lunteren": [["Designing a Programmable Wire-Speed Regular-Expression Matching Accelerator", ["Jan van Lunteren", "Christoph Hagleitner", "Timothy Heil", "Giora Biran", "Uzi Shvadron", "Kubilay Atasu"], "https://doi.org/10.1109/MICRO.2012.49", "micro", 2012]], "Christoph Hagleitner": [["Designing a Programmable Wire-Speed Regular-Expression Matching Accelerator", ["Jan van Lunteren", "Christoph Hagleitner", "Timothy Heil", "Giora Biran", "Uzi Shvadron", "Kubilay Atasu"], "https://doi.org/10.1109/MICRO.2012.49", "micro", 2012]], "Timothy Heil": [["Designing a Programmable Wire-Speed Regular-Expression Matching Accelerator", ["Jan van Lunteren", "Christoph Hagleitner", "Timothy Heil", "Giora Biran", "Uzi Shvadron", "Kubilay Atasu"], "https://doi.org/10.1109/MICRO.2012.49", "micro", 2012]], "Giora Biran": [["Designing a Programmable Wire-Speed Regular-Expression Matching Accelerator", ["Jan van Lunteren", "Christoph Hagleitner", "Timothy Heil", "Giora Biran", "Uzi Shvadron", "Kubilay Atasu"], "https://doi.org/10.1109/MICRO.2012.49", "micro", 2012]], "Uzi Shvadron": [["Designing a Programmable Wire-Speed Regular-Expression Matching Accelerator", ["Jan van Lunteren", "Christoph Hagleitner", "Timothy Heil", "Giora Biran", "Uzi Shvadron", "Kubilay Atasu"], "https://doi.org/10.1109/MICRO.2012.49", "micro", 2012]], "Kubilay Atasu": [["Designing a Programmable Wire-Speed Regular-Expression Matching Accelerator", ["Jan van Lunteren", "Christoph Hagleitner", "Timothy Heil", "Giora Biran", "Uzi Shvadron", "Kubilay Atasu"], "https://doi.org/10.1109/MICRO.2012.49", "micro", 2012]]}