
Efinity Interface Designer Report
Version: 2019.3.272
Date: 2020-01-18 13:39

Copyright (C) 2017 - 2019 Efinix Inc. All rights reserved.

Device: T8F81
Project: PllClkExample

Package: 81-ball FBGA (final)
Timing Model: C2 (final)

---------- Table of Contents (begin) ----------
   1. Periphery Usage Summary
   2. Generated Output Files
   3. I/O Banks Summary
   4. Global Connection Summary
   5. Clock Region Usage Summary
   6. GPIO Usage Summary
   7. PLL Usage Summary
   8. Oscillator Usage Summary
   9. JTAG Usage Summary
---------- Table of Contents (end) ------------

---------- 1. Periphery Usage Summary (begin) ----------
gpio: 4 / 55 (7.27%)
jtag: 0 / 2 (0.0%)
osc: 0 / 1 (0.0%)
pll: 1 / 1 (100.0%)
---------- Periphery Usage Summary (end) ----------

---------- 2. Generated Output Files (begin) ----------
Interface Configuration: PllClkExample.interface.csv
Peripheral Block Configuration: PllClkExample.lpf
Pinout Report: PllClkExample.pinout.csv
Timing Report: PllClkExample.pt_timing.rpt
Timing SDC Template: PllClkExample.pt.sdc
Verilog Template: PllClkExample_template.v
---------- Generated Output Files (end) ----------

---------- 3. I/O Banks Summary (begin) ----------

+----------+----------------------+
| I/O Bank |     I/O Standard     |
+----------+----------------------+
|    1A    | 3.3 V LVTTL / LVCMOS |
|    1B    | 3.3 V LVTTL / LVCMOS |
|    1C    |        1.1 V         |
|    2A    | 3.3 V LVTTL / LVCMOS |
|    2B    | 3.3 V LVTTL / LVCMOS |
+----------+----------------------+

---------- I/O Banks Summary (end) ----------

---------- 4. Global Connection Summary (begin) ----------

+----------+---------------+------+
| Pin Name |    Resource   | Type |
+----------+---------------+------+
| pll_CLK  | PLL_0.CLKOUT0 | GCLK |
+----------+---------------+------+

---------- Global Connection Summary (end) ----------

---------- 5. Clock Region Usage Summary (begin) ----------

+--------------+----------------+
| Clock Region | Used/Available |
+--------------+----------------+
|      L0      |      0/4       |
|      L1      |      0/4       |
|      R0      |      0/4       |
|      R1      |      0/4       |
+--------------+----------------+

---------- Clock Region Usage Summary (end) ----------

---------- 6. GPIO Usage Summary (begin) ----------

Global Unused Setting: input with weak pullup

+-----------------+----------+--------+----------+--------------+----------+-----------------------+-------------+
|  Instance Name  | Resource |  Mode  | Register | Clock Region | I/O Bank |        Pad Name       | Package Pin |
+-----------------+----------+--------+----------+--------------+----------+-----------------------+-------------+
|       btn1      | GPIOR_28 | input  |          |              |    2B    |        GPIOR_28       |      J9     |
|       led1      | GPIOR_02 | output |          |              |    2A    | GPIOR_02_RESERVED_OUT |      C5     |
|       led2      | GPIOR_05 | output |          |              |    2A    |        GPIOR_05       |      B6     |
| pll_inst1_CLKIN | GPIOL_20 | input  |          |              |    1B    |     GPIOL_20_PLLIN    |      C3     |
+-----------------+----------+--------+----------+--------------+----------+-----------------------+-------------+


Input GPIO Configuration:
=========================

+-----------------+-----------+---------------------+-----------------+--------------+-----------------+
|  Instance Name  | Input Pin | Alternate Input Pin | Input Clock Pin | Pull Up/Down | Schmitt Trigger |
+-----------------+-----------+---------------------+-----------------+--------------+-----------------+
|       btn1      |    btn1   |                     |                 | weak pullup  |     Disable     |
| pll_inst1_CLKIN |           |      pll_CLKIN      |                 |     none     |     Disable     |
+-----------------+-----------+---------------------+-----------------+--------------+-----------------+

Output GPIO Configuration:
==========================

+---------------+------------+------------------+----------------+-----------+
| Instance Name | Output Pin | Output Clock Pin | Drive Strength | Slew Rate |
+---------------+------------+------------------+----------------+-----------+
|      led1     |    led1    |                  |       1        |  Disable  |
|      led2     |    led2    |                  |       1        |  Disable  |
+---------------+------------+------------------+----------------+-----------+

---------- GPIO Usage Summary (end) ----------

---------- 7. PLL Usage Summary (begin) ----------

Instance Name                 : pll_inst1
Resource                      : PLL_0
Reference Clock Resource      : GPIOL_20
Reset Pin Name                : pll_RSTN
Locked Pin Name               : pll_LOCKED
Reference Clock Frequency     : 33.33 MHz
Reference Clock Period        : 30.00 ns
Multiplier (M)                : 24
Pre-Divider (N)               : 1
VCO Frequency                 : 799.92 MHz
Post-Divider (O)              : 1
PLL Frequency                 : 799.92 MHz

Output Clock 0
Clock Pin Name                : pll_CLK
Output Divider                : 16
Output Frequency              : 49.99 MHz
Output Period                 : 20.00 ns

Frequency calculations:
	VCO = REFCLK * (M/N)
	    = 33.33 MHz * (24/1)
	    = 799.92 MHz
	PLL = VCO / O
	    = 799.92 MHz / 1
	    = 799.92 MHz

	CLKOUT0 = PLL / CLKOUT0_DIV
	        = 799.92 MHz / 16
	        = 49.99 MHz

SDC Constraints:
	create_clock -period 20.00 pll_CLK

---------- PLL Usage Summary (end) ----------

---------- 8. Oscillator Usage Summary (begin) ----------

No Oscillator was configured

---------- Oscillator Usage Summary (end) ----------

---------- 9. JTAG Usage Summary (begin) ----------

No JTAG was configured

---------- JTAG Usage Summary (end) ----------
