pr_debug	,	F_26
parent	,	V_52
clkdev_pxa_register	,	F_29
sdram_rows	,	V_1
"ppll_147_46mhz"	,	L_12
"Run Mode clock: %ld.%02ldMHz\n"	,	L_1
dummy_clks	,	V_49
"run"	,	L_6
pxa25x_freqs	,	V_38
hw	,	V_20
clkcfg	,	V_26
clk_put	,	F_12
clk_rate_request	,	V_32
pxa2xx_core_turbo_switch	,	F_18
PXA_CORE_RUN	,	V_29
clk_pxa25x_core_determine_rate	,	F_19
MDREFR	,	V_42
ARRAY_SIZE	,	F_8
pxa25x_clocks_init	,	F_40
CLK_CORE	,	V_44
clk	,	V_14
__clk_mux_determine_rate	,	F_20
index	,	V_30
"core"	,	L_7
mdcnfg	,	V_4
__func__	,	V_40
pxa25x_dummy_clocks_init	,	F_38
interval	,	V_11
"ppll_95_85mhz"	,	L_11
clk_pxa25x_run_get_rate	,	F_21
device_node	,	V_54
pxa25x_base_clocks_init	,	F_36
clk_pxa25x_core_set_parent	,	F_17
clk_pxa25x_core_get_parent	,	F_16
clk_register_fixed_factor	,	F_35
clk_hw	,	V_19
"system_bus"	,	L_13
get_freq_khz	,	V_17
u8	,	T_2
CLK_GET_RATE_NOCACHE	,	V_45
pxa2xx_cpll_change	,	F_27
d	,	V_47
max	,	F_5
pr_info	,	F_13
i	,	V_16
M_clk_mult	,	V_25
l	,	V_36
m	,	V_24
"%s(rate=%lu parent_rate=%lu)\n"	,	L_4
EINVAL	,	V_31
pxa25x_dt_clocks_init	,	F_42
t	,	V_27
__init	,	T_3
clk_pxa25x_memory_get_rate	,	F_14
cpll	,	V_41
n2	,	V_34
dummy_clk	,	V_46
freq_khz	,	V_10
clk_register_clk_pxa25x_core	,	F_32
u32	,	T_1
clk_pxa25x_cpll_determine_rate	,	F_23
clk_register_clkdev	,	F_39
clk_register_clk_pxa25x_cpll	,	F_30
info	,	V_13
PXA_CORE_TURBO	,	V_28
req	,	V_33
"cpll"	,	L_5
"clk_dummy"	,	L_10
pxa25x_register_plls	,	F_33
pxa2xx_determine_rate	,	F_24
L_clk_mult	,	V_37
mdrefr_dri	,	F_6
clk_pxa25x_cpll_get_rate	,	F_22
clk_get_rate	,	F_11
readl_relaxed	,	F_2
"Turbo Mode clock: %ld.%02ldMHz\n"	,	L_2
drac2	,	V_2
drac0	,	V_3
name	,	V_48
KHz	,	V_18
clks	,	V_15
MDCNFG	,	V_5
clk_pxa25x_cpll_set_rate	,	F_25
pxa25x_register_core	,	F_28
np	,	V_55
get_sdram_rows	,	F_1
con_id	,	V_51
SDRAM_TREF	,	V_12
N2_clk_mult	,	V_35
CCCR	,	V_23
parent_rate	,	V_21
rate	,	V_39
clk_register_clk_pxa25x_run	,	F_31
pxa25x_get_clk_frequency_khz	,	F_7
clk_get	,	F_9
cccr	,	V_22
readl	,	F_15
"osc_3_6864mhz"	,	L_8
MDCNFG_DRAC2	,	F_3
clk_pxa_dt_common_init	,	F_43
MDCNFG_DRAC0	,	F_4
"osc_32_768khz"	,	L_9
dev_id	,	V_50
clk_pxa_cken_init	,	F_41
MDCNFG_DE0	,	V_8
clk_register_clk_pxa25x_memory	,	F_37
MDCNFG_DE2	,	V_6
MDCNFG_DE1	,	V_9
CLK_NONE	,	V_43
MDCNFG_DE3	,	V_7
"Memory clock: %ld.%02ldMHz\n"	,	L_3
clk_register_fixed_rate	,	F_34
pxa25x_clocks	,	V_53
IS_ERR	,	F_10
