Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Dec  8 18:24:25 2024
| Host         : ECE-PHO115-23 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file acctop_module_timing_summary_routed.rpt -pb acctop_module_timing_summary_routed.pb -rpx acctop_module_timing_summary_routed.rpx -warn_on_violation
| Design       : acctop_module
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  48          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (48)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (90)
5. checking no_input_delay (1)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (48)
-------------------------
 There are 48 register/latch pins with no clock driven by root clock pin: iclk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (90)
-------------------------------------------------
 There are 90 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   95          inf        0.000                      0                   95           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            95 Endpoints
Min Delay            95 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 accel_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            accel_inst/FSM_sequential_state_reg_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.760ns  (logic 1.448ns (21.419%)  route 5.312ns (78.581%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDRE                         0.000     0.000 r  accel_inst/FSM_sequential_state_reg_reg[0]/C
    SLICE_X7Y47          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  accel_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=29, routed)          0.973     1.392    accel_inst/state_reg__0[0]
    SLICE_X2Y49          LUT2 (Prop_lut2_I1_O)        0.299     1.691 r  accel_inst/FSM_sequential_state_reg[6]_i_70/O
                         net (fo=2, routed)           0.983     2.674    accel_inst/FSM_sequential_state_reg[6]_i_70_n_0
    SLICE_X2Y50          LUT6 (Prop_lut6_I4_O)        0.124     2.798 r  accel_inst/FSM_sequential_state_reg[6]_i_37/O
                         net (fo=6, routed)           1.209     4.008    accel_inst/FSM_sequential_state_reg[6]_i_37_n_0
    SLICE_X3Y46          LUT5 (Prop_lut5_I4_O)        0.150     4.158 r  accel_inst/FSM_sequential_state_reg[6]_i_11/O
                         net (fo=2, routed)           0.816     4.974    accel_inst/FSM_sequential_state_reg[6]_i_11_n_0
    SLICE_X5Y46          LUT6 (Prop_lut6_I2_O)        0.332     5.306 r  accel_inst/FSM_sequential_state_reg[6]_i_7/O
                         net (fo=1, routed)           0.665     5.971    accel_inst/FSM_sequential_state_reg[6]_i_7_n_0
    SLICE_X5Y46          LUT6 (Prop_lut6_I4_O)        0.124     6.095 r  accel_inst/FSM_sequential_state_reg[6]_i_1/O
                         net (fo=7, routed)           0.665     6.760    accel_inst/FSM_sequential_state_reg[6]_i_1_n_0
    SLICE_X6Y47          FDRE                                         r  accel_inst/FSM_sequential_state_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accel_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            accel_inst/FSM_sequential_state_reg_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.578ns  (logic 1.448ns (22.013%)  route 5.130ns (77.987%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDRE                         0.000     0.000 r  accel_inst/FSM_sequential_state_reg_reg[0]/C
    SLICE_X7Y47          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  accel_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=29, routed)          0.973     1.392    accel_inst/state_reg__0[0]
    SLICE_X2Y49          LUT2 (Prop_lut2_I1_O)        0.299     1.691 r  accel_inst/FSM_sequential_state_reg[6]_i_70/O
                         net (fo=2, routed)           0.983     2.674    accel_inst/FSM_sequential_state_reg[6]_i_70_n_0
    SLICE_X2Y50          LUT6 (Prop_lut6_I4_O)        0.124     2.798 r  accel_inst/FSM_sequential_state_reg[6]_i_37/O
                         net (fo=6, routed)           1.209     4.008    accel_inst/FSM_sequential_state_reg[6]_i_37_n_0
    SLICE_X3Y46          LUT5 (Prop_lut5_I4_O)        0.150     4.158 r  accel_inst/FSM_sequential_state_reg[6]_i_11/O
                         net (fo=2, routed)           0.816     4.974    accel_inst/FSM_sequential_state_reg[6]_i_11_n_0
    SLICE_X5Y46          LUT6 (Prop_lut6_I2_O)        0.332     5.306 r  accel_inst/FSM_sequential_state_reg[6]_i_7/O
                         net (fo=1, routed)           0.665     5.971    accel_inst/FSM_sequential_state_reg[6]_i_7_n_0
    SLICE_X5Y46          LUT6 (Prop_lut6_I4_O)        0.124     6.095 r  accel_inst/FSM_sequential_state_reg[6]_i_1/O
                         net (fo=7, routed)           0.483     6.578    accel_inst/FSM_sequential_state_reg[6]_i_1_n_0
    SLICE_X7Y47          FDRE                                         r  accel_inst/FSM_sequential_state_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accel_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            accel_inst/FSM_sequential_state_reg_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.578ns  (logic 1.448ns (22.013%)  route 5.130ns (77.987%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDRE                         0.000     0.000 r  accel_inst/FSM_sequential_state_reg_reg[0]/C
    SLICE_X7Y47          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  accel_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=29, routed)          0.973     1.392    accel_inst/state_reg__0[0]
    SLICE_X2Y49          LUT2 (Prop_lut2_I1_O)        0.299     1.691 r  accel_inst/FSM_sequential_state_reg[6]_i_70/O
                         net (fo=2, routed)           0.983     2.674    accel_inst/FSM_sequential_state_reg[6]_i_70_n_0
    SLICE_X2Y50          LUT6 (Prop_lut6_I4_O)        0.124     2.798 r  accel_inst/FSM_sequential_state_reg[6]_i_37/O
                         net (fo=6, routed)           1.209     4.008    accel_inst/FSM_sequential_state_reg[6]_i_37_n_0
    SLICE_X3Y46          LUT5 (Prop_lut5_I4_O)        0.150     4.158 r  accel_inst/FSM_sequential_state_reg[6]_i_11/O
                         net (fo=2, routed)           0.816     4.974    accel_inst/FSM_sequential_state_reg[6]_i_11_n_0
    SLICE_X5Y46          LUT6 (Prop_lut6_I2_O)        0.332     5.306 r  accel_inst/FSM_sequential_state_reg[6]_i_7/O
                         net (fo=1, routed)           0.665     5.971    accel_inst/FSM_sequential_state_reg[6]_i_7_n_0
    SLICE_X5Y46          LUT6 (Prop_lut6_I4_O)        0.124     6.095 r  accel_inst/FSM_sequential_state_reg[6]_i_1/O
                         net (fo=7, routed)           0.483     6.578    accel_inst/FSM_sequential_state_reg[6]_i_1_n_0
    SLICE_X7Y47          FDRE                                         r  accel_inst/FSM_sequential_state_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accel_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            accel_inst/FSM_sequential_state_reg_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.578ns  (logic 1.448ns (22.013%)  route 5.130ns (77.987%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDRE                         0.000     0.000 r  accel_inst/FSM_sequential_state_reg_reg[0]/C
    SLICE_X7Y47          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  accel_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=29, routed)          0.973     1.392    accel_inst/state_reg__0[0]
    SLICE_X2Y49          LUT2 (Prop_lut2_I1_O)        0.299     1.691 r  accel_inst/FSM_sequential_state_reg[6]_i_70/O
                         net (fo=2, routed)           0.983     2.674    accel_inst/FSM_sequential_state_reg[6]_i_70_n_0
    SLICE_X2Y50          LUT6 (Prop_lut6_I4_O)        0.124     2.798 r  accel_inst/FSM_sequential_state_reg[6]_i_37/O
                         net (fo=6, routed)           1.209     4.008    accel_inst/FSM_sequential_state_reg[6]_i_37_n_0
    SLICE_X3Y46          LUT5 (Prop_lut5_I4_O)        0.150     4.158 r  accel_inst/FSM_sequential_state_reg[6]_i_11/O
                         net (fo=2, routed)           0.816     4.974    accel_inst/FSM_sequential_state_reg[6]_i_11_n_0
    SLICE_X5Y46          LUT6 (Prop_lut6_I2_O)        0.332     5.306 r  accel_inst/FSM_sequential_state_reg[6]_i_7/O
                         net (fo=1, routed)           0.665     5.971    accel_inst/FSM_sequential_state_reg[6]_i_7_n_0
    SLICE_X5Y46          LUT6 (Prop_lut6_I4_O)        0.124     6.095 r  accel_inst/FSM_sequential_state_reg[6]_i_1/O
                         net (fo=7, routed)           0.483     6.578    accel_inst/FSM_sequential_state_reg[6]_i_1_n_0
    SLICE_X7Y47          FDRE                                         r  accel_inst/FSM_sequential_state_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accel_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            accel_inst/FSM_sequential_state_reg_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.578ns  (logic 1.448ns (22.013%)  route 5.130ns (77.987%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDRE                         0.000     0.000 r  accel_inst/FSM_sequential_state_reg_reg[0]/C
    SLICE_X7Y47          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  accel_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=29, routed)          0.973     1.392    accel_inst/state_reg__0[0]
    SLICE_X2Y49          LUT2 (Prop_lut2_I1_O)        0.299     1.691 r  accel_inst/FSM_sequential_state_reg[6]_i_70/O
                         net (fo=2, routed)           0.983     2.674    accel_inst/FSM_sequential_state_reg[6]_i_70_n_0
    SLICE_X2Y50          LUT6 (Prop_lut6_I4_O)        0.124     2.798 r  accel_inst/FSM_sequential_state_reg[6]_i_37/O
                         net (fo=6, routed)           1.209     4.008    accel_inst/FSM_sequential_state_reg[6]_i_37_n_0
    SLICE_X3Y46          LUT5 (Prop_lut5_I4_O)        0.150     4.158 r  accel_inst/FSM_sequential_state_reg[6]_i_11/O
                         net (fo=2, routed)           0.816     4.974    accel_inst/FSM_sequential_state_reg[6]_i_11_n_0
    SLICE_X5Y46          LUT6 (Prop_lut6_I2_O)        0.332     5.306 r  accel_inst/FSM_sequential_state_reg[6]_i_7/O
                         net (fo=1, routed)           0.665     5.971    accel_inst/FSM_sequential_state_reg[6]_i_7_n_0
    SLICE_X5Y46          LUT6 (Prop_lut6_I4_O)        0.124     6.095 r  accel_inst/FSM_sequential_state_reg[6]_i_1/O
                         net (fo=7, routed)           0.483     6.578    accel_inst/FSM_sequential_state_reg[6]_i_1_n_0
    SLICE_X7Y47          FDRE                                         r  accel_inst/FSM_sequential_state_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accel_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            accel_inst/FSM_sequential_state_reg_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.428ns  (logic 1.448ns (22.526%)  route 4.980ns (77.474%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDRE                         0.000     0.000 r  accel_inst/FSM_sequential_state_reg_reg[0]/C
    SLICE_X7Y47          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  accel_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=29, routed)          0.973     1.392    accel_inst/state_reg__0[0]
    SLICE_X2Y49          LUT2 (Prop_lut2_I1_O)        0.299     1.691 r  accel_inst/FSM_sequential_state_reg[6]_i_70/O
                         net (fo=2, routed)           0.983     2.674    accel_inst/FSM_sequential_state_reg[6]_i_70_n_0
    SLICE_X2Y50          LUT6 (Prop_lut6_I4_O)        0.124     2.798 r  accel_inst/FSM_sequential_state_reg[6]_i_37/O
                         net (fo=6, routed)           1.209     4.008    accel_inst/FSM_sequential_state_reg[6]_i_37_n_0
    SLICE_X3Y46          LUT5 (Prop_lut5_I4_O)        0.150     4.158 r  accel_inst/FSM_sequential_state_reg[6]_i_11/O
                         net (fo=2, routed)           0.816     4.974    accel_inst/FSM_sequential_state_reg[6]_i_11_n_0
    SLICE_X5Y46          LUT6 (Prop_lut6_I2_O)        0.332     5.306 r  accel_inst/FSM_sequential_state_reg[6]_i_7/O
                         net (fo=1, routed)           0.665     5.971    accel_inst/FSM_sequential_state_reg[6]_i_7_n_0
    SLICE_X5Y46          LUT6 (Prop_lut6_I4_O)        0.124     6.095 r  accel_inst/FSM_sequential_state_reg[6]_i_1/O
                         net (fo=7, routed)           0.333     6.428    accel_inst/FSM_sequential_state_reg[6]_i_1_n_0
    SLICE_X6Y46          FDRE                                         r  accel_inst/FSM_sequential_state_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accel_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            accel_inst/FSM_sequential_state_reg_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.428ns  (logic 1.448ns (22.526%)  route 4.980ns (77.474%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDRE                         0.000     0.000 r  accel_inst/FSM_sequential_state_reg_reg[0]/C
    SLICE_X7Y47          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  accel_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=29, routed)          0.973     1.392    accel_inst/state_reg__0[0]
    SLICE_X2Y49          LUT2 (Prop_lut2_I1_O)        0.299     1.691 r  accel_inst/FSM_sequential_state_reg[6]_i_70/O
                         net (fo=2, routed)           0.983     2.674    accel_inst/FSM_sequential_state_reg[6]_i_70_n_0
    SLICE_X2Y50          LUT6 (Prop_lut6_I4_O)        0.124     2.798 r  accel_inst/FSM_sequential_state_reg[6]_i_37/O
                         net (fo=6, routed)           1.209     4.008    accel_inst/FSM_sequential_state_reg[6]_i_37_n_0
    SLICE_X3Y46          LUT5 (Prop_lut5_I4_O)        0.150     4.158 r  accel_inst/FSM_sequential_state_reg[6]_i_11/O
                         net (fo=2, routed)           0.816     4.974    accel_inst/FSM_sequential_state_reg[6]_i_11_n_0
    SLICE_X5Y46          LUT6 (Prop_lut6_I2_O)        0.332     5.306 r  accel_inst/FSM_sequential_state_reg[6]_i_7/O
                         net (fo=1, routed)           0.665     5.971    accel_inst/FSM_sequential_state_reg[6]_i_7_n_0
    SLICE_X5Y46          LUT6 (Prop_lut6_I4_O)        0.124     6.095 r  accel_inst/FSM_sequential_state_reg[6]_i_1/O
                         net (fo=7, routed)           0.333     6.428    accel_inst/FSM_sequential_state_reg[6]_i_1_n_0
    SLICE_X6Y46          FDRE                                         r  accel_inst/FSM_sequential_state_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accel_inst/counter_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            accel_inst/cs_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.298ns  (logic 1.306ns (20.738%)  route 4.992ns (79.262%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE                         0.000     0.000 r  accel_inst/counter_reg[15]/C
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  accel_inst/counter_reg[15]/Q
                         net (fo=12, routed)          1.360     1.816    accel_inst/counter_reg_n_0_[15]
    SLICE_X2Y48          LUT3 (Prop_lut3_I0_O)        0.150     1.966 r  accel_inst/FSM_sequential_state_reg[6]_i_74/O
                         net (fo=3, routed)           0.994     2.960    accel_inst/FSM_sequential_state_reg[6]_i_74_n_0
    SLICE_X6Y49          LUT6 (Prop_lut6_I4_O)        0.328     3.288 r  accel_inst/FSM_sequential_state_reg[6]_i_60/O
                         net (fo=2, routed)           0.559     3.848    accel_inst/FSM_sequential_state_reg[6]_i_60_n_0
    SLICE_X5Y48          LUT5 (Prop_lut5_I4_O)        0.124     3.972 r  accel_inst/cs_i_18/O
                         net (fo=1, routed)           0.639     4.611    accel_inst/cs_i_18_n_0
    SLICE_X5Y49          LUT6 (Prop_lut6_I0_O)        0.124     4.735 r  accel_inst/cs_i_8/O
                         net (fo=2, routed)           0.843     5.578    accel_inst/cs_i_8_n_0
    SLICE_X2Y48          LUT6 (Prop_lut6_I5_O)        0.124     5.702 r  accel_inst/cs_i_1/O
                         net (fo=1, routed)           0.596     6.298    accel_inst/cs_i_1_n_0
    SLICE_X2Y48          FDRE                                         r  accel_inst/cs_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accel_inst/clk_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.279ns  (logic 3.604ns (57.396%)  route 2.675ns (42.604%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y52          FDRE                         0.000     0.000 r  accel_inst/clk_reg_reg/C
    SLICE_X0Y52          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  accel_inst/clk_reg_reg/Q
                         net (fo=2, routed)           0.851     1.270    accel_inst/clk_reg
    SLICE_X0Y52          LUT2 (Prop_lut2_I1_O)        0.327     1.597 r  accel_inst/sclk_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.824     3.421    sclk_OBUF
    T13                  OBUF (Prop_obuf_I_O)         2.858     6.279 r  sclk_OBUF_inst/O
                         net (fo=0)                   0.000     6.279    sclk
    T13                                                               r  sclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accel_inst/counter_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            accel_inst/counter_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.757ns  (logic 0.952ns (16.537%)  route 4.805ns (83.463%))
  Logic Levels:           5  (FDRE=1 LUT3=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE                         0.000     0.000 r  accel_inst/counter_reg[31]/C
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  accel_inst/counter_reg[31]/Q
                         net (fo=3, routed)           0.819     1.275    accel_inst/counter_reg_n_0_[31]
    SLICE_X2Y51          LUT3 (Prop_lut3_I0_O)        0.124     1.399 f  accel_inst/cs_i_16/O
                         net (fo=4, routed)           0.823     2.222    accel_inst/cs_i_16_n_0
    SLICE_X2Y50          LUT6 (Prop_lut6_I3_O)        0.124     2.346 f  accel_inst/counter[31]_i_9/O
                         net (fo=9, routed)           0.835     3.182    accel_inst/counter[31]_i_9_n_0
    SLICE_X4Y48          LUT5 (Prop_lut5_I1_O)        0.124     3.306 f  accel_inst/counter[31]_i_5/O
                         net (fo=5, routed)           1.014     4.320    accel_inst/counter[31]_i_5_n_0
    SLICE_X4Y51          LUT3 (Prop_lut3_I2_O)        0.124     4.444 r  accel_inst/counter[31]_i_1/O
                         net (fo=31, routed)          1.313     5.757    accel_inst/counter[31]_i_1_n_0
    SLICE_X3Y47          FDRE                                         r  accel_inst/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 accel_inst/FSM_sequential_state_reg_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            accel_inst/FSM_sequential_state_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.186ns (62.108%)  route 0.113ns (37.892%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDRE                         0.000     0.000 r  accel_inst/FSM_sequential_state_reg_reg[4]/C
    SLICE_X7Y47          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  accel_inst/FSM_sequential_state_reg_reg[4]/Q
                         net (fo=31, routed)          0.113     0.254    accel_inst/state_reg__0[4]
    SLICE_X6Y47          LUT6 (Prop_lut6_I2_O)        0.045     0.299 r  accel_inst/FSM_sequential_state_reg[6]_i_2/O
                         net (fo=1, routed)           0.000     0.299    accel_inst/state_reg__1[6]
    SLICE_X6Y47          FDRE                                         r  accel_inst/FSM_sequential_state_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accel_inst/Y_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            accel_inst/temp_DATA_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.141ns (42.844%)  route 0.188ns (57.156%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE                         0.000     0.000 r  accel_inst/Y_reg[11]/C
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  accel_inst/Y_reg[11]/Q
                         net (fo=2, routed)           0.188     0.329    accel_inst/Y[11]
    SLICE_X0Y49          FDRE                                         r  accel_inst/temp_DATA_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accel_inst/Y_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            accel_inst/temp_DATA_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.141ns (41.080%)  route 0.202ns (58.920%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE                         0.000     0.000 r  accel_inst/Y_reg[10]/C
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  accel_inst/Y_reg[10]/Q
                         net (fo=2, routed)           0.202     0.343    accel_inst/Y[10]
    SLICE_X0Y49          FDRE                                         r  accel_inst/temp_DATA_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accel_inst/counter_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            accel_inst/counter_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE                         0.000     0.000 r  accel_inst/counter_reg[20]/C
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  accel_inst/counter_reg[20]/Q
                         net (fo=2, routed)           0.119     0.260    accel_inst/counter_reg_n_0_[20]
    SLICE_X3Y51          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  accel_inst/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    accel_inst/data0[20]
    SLICE_X3Y51          FDRE                                         r  accel_inst/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accel_inst/counter_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            accel_inst/counter_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDRE                         0.000     0.000 r  accel_inst/counter_reg[24]/C
    SLICE_X3Y52          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  accel_inst/counter_reg[24]/Q
                         net (fo=2, routed)           0.119     0.260    accel_inst/counter_reg_n_0_[24]
    SLICE_X3Y52          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  accel_inst/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    accel_inst/data0[24]
    SLICE_X3Y52          FDRE                                         r  accel_inst/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accel_inst/counter_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            accel_inst/counter_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE                         0.000     0.000 r  accel_inst/counter_reg[28]/C
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  accel_inst/counter_reg[28]/Q
                         net (fo=2, routed)           0.119     0.260    accel_inst/counter_reg_n_0_[28]
    SLICE_X3Y53          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  accel_inst/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    accel_inst/data0[28]
    SLICE_X3Y53          FDRE                                         r  accel_inst/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accel_inst/counter_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            accel_inst/counter_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE                         0.000     0.000 r  accel_inst/counter_reg[16]/C
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  accel_inst/counter_reg[16]/Q
                         net (fo=3, routed)           0.120     0.261    accel_inst/counter_reg_n_0_[16]
    SLICE_X3Y50          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  accel_inst/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    accel_inst/data0[16]
    SLICE_X3Y50          FDRE                                         r  accel_inst/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accel_inst/clk_counter_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            accel_inst/clk_counter_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.186ns (50.311%)  route 0.184ns (49.689%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y52          FDRE                         0.000     0.000 r  accel_inst/clk_counter_reg/C
    SLICE_X0Y52          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  accel_inst/clk_counter_reg/Q
                         net (fo=2, routed)           0.184     0.325    accel_inst/clk_counter
    SLICE_X0Y52          LUT1 (Prop_lut1_I0_O)        0.045     0.370 r  accel_inst/clk_counter_i_1/O
                         net (fo=1, routed)           0.000     0.370    accel_inst/p_0_in
    SLICE_X0Y52          FDRE                                         r  accel_inst/clk_counter_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accel_inst/FSM_sequential_state_reg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            accel_inst/FSM_sequential_state_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.209ns (56.185%)  route 0.163ns (43.815%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDRE                         0.000     0.000 r  accel_inst/FSM_sequential_state_reg_reg[6]/C
    SLICE_X6Y47          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  accel_inst/FSM_sequential_state_reg_reg[6]/Q
                         net (fo=29, routed)          0.163     0.327    accel_inst/state_reg__0[6]
    SLICE_X7Y47          LUT6 (Prop_lut6_I2_O)        0.045     0.372 r  accel_inst/FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.372    accel_inst/state_reg__1[2]
    SLICE_X7Y47          FDRE                                         r  accel_inst/FSM_sequential_state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accel_inst/counter_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            accel_inst/counter_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE                         0.000     0.000 r  accel_inst/counter_reg[19]/C
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  accel_inst/counter_reg[19]/Q
                         net (fo=2, routed)           0.120     0.261    accel_inst/counter_reg_n_0_[19]
    SLICE_X3Y51          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.372 r  accel_inst/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.372    accel_inst/data0[19]
    SLICE_X3Y51          FDRE                                         r  accel_inst/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------





