xpm_cdc.sv,systemverilog,xpm,../../../../../../../../../Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../project_adc_capture.gen/sources_1/bd/ILA/ipshared/1b7e/hdl/verilog"incdir="../../../../project_adc_capture.gen/sources_1/bd/ILA/ipshared/122e/hdl/verilog"incdir="../../../../project_adc_capture.gen/sources_1/bd/ILA/ipshared/b205/hdl/verilog"incdir="../../../../project_adc_capture.gen/sources_1/bd/ILA/ipshared/fd26/hdl/verilog"
xpm_memory.sv,systemverilog,xpm,../../../../../../../../../Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../project_adc_capture.gen/sources_1/bd/ILA/ipshared/1b7e/hdl/verilog"incdir="../../../../project_adc_capture.gen/sources_1/bd/ILA/ipshared/122e/hdl/verilog"incdir="../../../../project_adc_capture.gen/sources_1/bd/ILA/ipshared/b205/hdl/verilog"incdir="../../../../project_adc_capture.gen/sources_1/bd/ILA/ipshared/fd26/hdl/verilog"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../Xilinx/Vivado/2022.1/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../project_adc_capture.gen/sources_1/bd/ILA/ipshared/1b7e/hdl/verilog"incdir="../../../../project_adc_capture.gen/sources_1/bd/ILA/ipshared/122e/hdl/verilog"incdir="../../../../project_adc_capture.gen/sources_1/bd/ILA/ipshared/b205/hdl/verilog"incdir="../../../../project_adc_capture.gen/sources_1/bd/ILA/ipshared/fd26/hdl/verilog"
ILA_ila_0_0.vhd,vhdl,xil_defaultlib,../../../bd/ILA/ip/ILA_ila_0_0/sim/ILA_ila_0_0.vhd,incdir="../../../../project_adc_capture.gen/sources_1/bd/ILA/ipshared/1b7e/hdl/verilog"incdir="../../../../project_adc_capture.gen/sources_1/bd/ILA/ipshared/122e/hdl/verilog"incdir="../../../../project_adc_capture.gen/sources_1/bd/ILA/ipshared/b205/hdl/verilog"incdir="../../../../project_adc_capture.gen/sources_1/bd/ILA/ipshared/fd26/hdl/verilog"
ILA.vhd,vhdl,xil_defaultlib,../../../bd/ILA/sim/ILA.vhd,incdir="../../../../project_adc_capture.gen/sources_1/bd/ILA/ipshared/1b7e/hdl/verilog"incdir="../../../../project_adc_capture.gen/sources_1/bd/ILA/ipshared/122e/hdl/verilog"incdir="../../../../project_adc_capture.gen/sources_1/bd/ILA/ipshared/b205/hdl/verilog"incdir="../../../../project_adc_capture.gen/sources_1/bd/ILA/ipshared/fd26/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
