<h1 id="id-2019-07-19Progress:-Highlights:"><em><strong><span class="legacy-color-text-blue4"><u>Highlights:</u></span></strong></em></h1><ol><li>Symphony <span class="legacy-color-text-default"><strong>RTL only bugs</strong> s</span>tatistics in last week: <strong>Created=10 ( <span class="legacy-color-text-blue4">CTL_Layer=3, VC_Buffer=3, A</span><span class="legacy-color-text-blue4">XI_ATU=2, Firewall=2 </span>)</strong><strong>, Resolved=13, Updated=22.</strong></li><li>Symphony<strong> RTL only bugs open / in-progress Total = 24.</strong></li><li>Symphony <strong>RTL+DV bugs</strong> statistics in last week: <strong>Created=18, Resolved=20, Updated=36.</strong> Details at <a class="external-link" href="https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=12000" rel="nofollow">https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=12000</a></li><li>An important decision making meeting to move CTL P0 features verification to AXI level (instead of CTL level)... details at &quot;<a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16156357/2019-07-18+Meeting+notes+--+CTL+P0+features+verification+at+Native-Layer+AXI+..." data-linked-resource-id="16156357" data-linked-resource-version="2" data-linked-resource-type="page">2019-07-18 Meeting notes -- CTL P0 features verification at Native-Layer (AXI)...</a>&quot;.<ol><li>Action items are as follows,<br/><ol><li><a class="confluence-userlink user-mention" data-account-id="624b373df6a26900695fd0fc" href="https://arterisip.atlassian.net/wiki/people/624b373df6a26900695fd0fc?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Syed Shah (Deactivated)</a> &amp; <a class="confluence-userlink user-mention" data-account-id="624b37fc258562006fa692fa" href="https://arterisip.atlassian.net/wiki/people/624b37fc258562006fa692fa?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">John Coddington (Deactivated)</a> need to sync-up with CTO team and Maestro team on CTL to CTL (NoC to NoC connection).</li><li><a class="confluence-userlink user-mention" data-account-id="624b37fc258562006fa692fa" href="https://arterisip.atlassian.net/wiki/people/624b37fc258562006fa692fa?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">John Coddington (Deactivated)</a> &amp; <a class="confluence-userlink user-mention" data-account-id="624b37e8699649006ae9901f" href="https://arterisip.atlassian.net/wiki/people/624b37e8699649006ae9901f?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Eric Taylor (Deactivated)</a> will define details on &quot;debug and trace&quot; functionality.</li><li><a class="confluence-userlink user-mention" data-account-id="624b373df6a26900695fd0fc" href="https://arterisip.atlassian.net/wiki/people/624b373df6a26900695fd0fc?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Syed Shah (Deactivated)</a> will clarify the Presto R1 (P0) flow to VC mapping details in architecture documents. </li></ol></li></ol></li><li>Updated CTL testplan and reviewed with EricT. Details at &quot;<a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16163349/Common+Layer+CL+Test+Plan" data-linked-resource-id="16163349" data-linked-resource-version="43" data-linked-resource-type="page">Common Layer (CL) Test Plan:</a>&quot;.</li><li>Maestro and Symphony TB Sync-Up:<ol><li>Started working on tb.json to extract from rtl.json. Initial version is completed.</li><li>Meeting with Aria team on how to adapt &quot;ARIA&quot; in verification TB generation.</li></ol></li><li>VC Buffer Switch:<ol><li>Found 3 new issues this week.</li><li>All resolved except one SYM-1183.</li></ol></li><li>Verified multiple dynamic reset in nightly regression. Found one issue, which seems like simulation issues.</li><li>Verified the global-dynamic-timeout mechanism which will help us greatly in running long / deep regressions.</li><li> Firewall:<ol><li>Found couple of new issues this week (both resolved).</li><li>Started integration firewall test bench flow into runsim.js.</li></ol></li><li>PMON + RAL verification is <strong>blocked</strong> by following JIRA,<ol><li>
    

            

    <span class="aui-message aui-message-warning jim-error-message jim-error-message-single">
        <span class="icon-in-pdf"></span>
                            Unable to locate Jira server for this macro. It may be due to Application Link configuration.
            </span>
</li></ol></li><li>New TACHL coverage integration is in progress... following bug is blocking the progress. <ol><li>
    

            

    <span class="aui-message aui-message-warning jim-error-message jim-error-message-single">
        <span class="icon-in-pdf"></span>
                            Unable to locate Jira server for this macro. It may be due to Application Link configuration.
            </span>
</li><li>Latest TACHL Coverage numbers <strong><span class="legacy-color-text-blue4">Statement = 74%; Branches = 52%</span>. </strong>Details at <strong>&quot;<a class="external-link" href="http://dev.arteris.com/dv_reg_symphony/reports/index_tachl.html" rel="nofollow">http://dev.arteris.com/dv_reg_symphony/reports/index_tachl.html</a>&quot;</strong></li></ol></li><li>DV Infrastructure:<ol><li>Halted adding IPXACT and RAL flow into runsim in past week... plan to finish it by next week..</li></ol></li><li>Symphony nightly regression <strong>passing rate at at 0%</strong>... Due to SGE issues.</li><li>Miscellaneous items / meetings<ol><li>For &quot;Sen Li&quot; we are moving forward.</li><li>Upcoming DV interviews:<br/><ol><li>Pratyush – 7/24 (Onsite)</li><li>Bill Chandler – 7/22 week (Phone)</li></ol></li></ol></li><li>Mentor license utilization live graph shown below is at <a class="external-link" href="http://dev.arteris.com/dv_reg_symphony/reports/grid_util/index.html" rel="nofollow">http://dev.arteris.com/dv_reg_symphony/reports/grid_util/index.html</a></li><li><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="400" src="https://arterisip.atlassian.net/wiki/download/attachments/16156057/licenses.jpg?api=v2"></span></li></ol><p> </p><h1 id="id-2019-07-19Progress:-Details:"><em><strong><span class="legacy-color-text-blue4"><u>Details:</u></span></strong></em></h1><h2 style="margin-left: 30.0px;" id="id-2019-07-19Progress:-Blocker/CriticalIssues:Livelink&gt;&gt;&gt;ClickHere:"><u><strong>Blocker / Critical Issues: Live link &gt;&gt;&gt; <a class="external-link" href="https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=11812" rel="nofollow">Click Here</a></strong></u>:</h2><p style="margin-left: 60.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="250" src="https://arterisip.atlassian.net/wiki/download/attachments/16156057/blockers.jpg?api=v2"></span></p><h2 style="margin-left: 30.0px;" id="id-2019-07-19Progress:-BugsStatistics:Livelink&gt;&gt;&gt;ClickHere:"><u><strong>Bugs Statistics : Live link &gt;&gt;&gt; <a class="external-link" href="https://confluence.arteris.com/pages/viewpage.action?pageId=10390927" rel="nofollow">Click Here:</a></strong></u></h2><p style="margin-left: 60.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="250" src="https://arterisip.atlassian.net/wiki/download/attachments/16156057/bugs_table.jpg?api=v2"></span></p><p style="margin-left: 60.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="250" src="https://arterisip.atlassian.net/wiki/download/attachments/16156057/bugs_trend.jpg?api=v2"></span></p><p style="margin-left: 60.0px;"> </p><h2 style="margin-left: 30.0px;" id="id-2019-07-19Progress:-Symphonyregressiontrendanddetails:Livelink&gt;&gt;&gt;ClickHere:"><strong><u>Symphony regression trend and details: Live link &gt;&gt;&gt; <a class="external-link" href="http://dev.arteris.com/dv_reg_symphony/reports/" rel="nofollow">Click Here:</a></u></strong></h2><p style="margin-left: 60.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="250" src="https://arterisip.atlassian.net/wiki/download/attachments/16156057/regr.jpg?api=v2"></span></p><p style="margin-left: 60.0px;"> </p><h2 style="margin-left: 30.0px;" id="id-2019-07-19Progress:-LegatoTACHLCoverageDetails:Livelink&gt;&gt;&gt;ClickHere:"><strong><u>Legato TACHL Coverage Details: Live link &gt;&gt;&gt; <a class="external-link" href="http://dev.arteris.com/dv_reg_symphony/reports/index_tachl.html" rel="nofollow">Click Here</a>:</u></strong></h2><p style="margin-left: 90.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="250" src="https://arterisip.atlassian.net/wiki/download/attachments/16156057/tachl_cov.jpg?api=v2"></span></p><h2 style="margin-left: 30.0px;" id="id-2019-07-19Progress:-FunctionalVerification:"><u><strong>Functional Verification:</strong></u></h2><ul><li style="list-style-type: none;background-image: none;"><ul><li><p>CTL Verification</p><ul><li><p>Opened SYM-1172, SYM-1173 for CTL_I RTL issues.</p></li><li><p>Started SYM-1022 work: porting CTL VIP to new interfaces</p></li><li><p>Finished CTL test plan</p></li><li><p>Started striping bringup.</p></li></ul></li><li><p>VC Buffer Switch.</p><ul><li><p>Configuration bring up of vc_buffered switch completed. Resolved codegen issues with Darshan &amp; Eric <a class="external-link" href="https://arterisip.atlassian.net/browse/SYM-1174" rel="nofollow">SYM-1174</a></p></li><li><p>RTL bug found in vc_smi_depkt. Forwarded to Darshan <a class="external-link" href="https://arterisip.atlassian.net/browse/SYM-1183" rel="nofollow">SYM-1183</a></p></li></ul></li><li><p>Maestro &amp; TB JSON and Wrapper:</p><ul><li>Script to convert rtl-&gt;tb.json completed  to generate AXI top and SMI top benches.</li></ul></li><li><p>Multicast:</p><ul><li>Learning about NoC, Symphony micro architecture</li><li>Ran ATP level simulation to learn about the environment. Viewed log files and waves.</li><li>Learning an initial discussion on multicast feature</li></ul></li><li><p>Multi-Reset Support:</p><ul><li class="MsoListParagraph">Regression failure debug and bug reporting on TB issues.</li></ul></li><li><p>Firewall Verification:</p><ul><li>Developed a basic sv testbench to catch bugs in firewall module.</li><li>Integrated the script generated json files into the runsim_testlist.</li><li>Developed top_fire env using the already existing switch env for ATP interface. </li><li>Created new json files for the firewall.</li><li>Plugged the top_fire env with the firewall tachl and run a basic simulation successfully.</li></ul></li><li><p>Regression fail debug/TB-fixes/triage.</p></li><li><p>TB changes for glbl_timeout for top_atp - done. Need to add same for other ENVs.</p></li><li>Understanding reset_loop implementation in top_axi_axi.</li><li>TB changes for glbl_timeout for top_smi - done. (1104)</li><li><p>Need to add for other ENVs/configs.</p></li><li>Debug regression failures for axi4 P0 features</li><li>Add/update/debug test/sequence/constraints for exclusive and buffered transactions.</li><li><p>JIRAs:</p></li></ul></li></ul><ul><li style="list-style-type: none;background-image: none;"><ul><li style="list-style-type: none;background-image: none;"><ul><li>1168 – TB fix for GLBL_TIMEOUT</li><li>1165 – TB fixes related to reset_loop in top_axi_axi/apb</li><li>1175 – TB fixes related to reset_loop in top_atp</li><li>1180 – TB fix JSON</li><li>1179 – Debug TB issue related to reset_loop</li><li>1176 – Debug/fix TB issue related to VIP</li><li>1177 – Debug/fix TB changes – ongoing.</li><li>1154 - Firewall Integration into Symphony Verification Environment.</li><li>1178 - Error in firewall RTL generation (closed bug)</li><li>1181: Bug jira for wrong write data at target for buffered, non-modifiable write.</li><li>1171: Task jira for AXI-stream P0 features(Started).</li><li>1170: Task jira for AXI5 P0 features.</li><li>1140: Task jira for AXI4 P0 features(Almost completed).<br/><br/></li></ul></li></ul></li></ul><ul><li style="list-style-type: none;background-image: none;"><ul><li><p>Regression triaging report from Archit (<strong>excellent work in keeping the close eye on regression failures</strong>). </p><div class="table-wrap"><table class="confluenceTable"><tbody><tr><th class="confluenceTh"><p>ENV</p></th><th class="confluenceTh"><p>config/test</p></th><th class="confluenceTh"><p>JIRA</p></th><th class="confluenceTh"><p>Assignee</p></th><th class="confluenceTh"><p>Cnt</p></th><th class="confluenceTh"><p>Grp</p></th><th class="confluenceTh"><p>Status</p></th></tr><tr><th class="confluenceTh"><p>top_atp</p></th><td class="confluenceTd"><p>atp_4x4_s</p></td><td class="confluenceTd"><p align="right">1179</p></td><td class="confluenceTd"><p>Chandra</p></td><td class="confluenceTd"><p align="right">10</p></td><td class="confluenceTd"><p>TB</p></td><td class="confluenceTd"><p>Timedout for ready on vc 0</p></td></tr><tr><th class="confluenceTh"><p> </p></th><td class="confluenceTd"><p>atp_2x2_s_rteadp_cfg1</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Archit</p></td><td class="confluenceTd"><p align="right">10</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Passed in latest</p></td></tr><tr><th class="confluenceTh"><p> </p></th><td class="confluenceTd"><p>atp_2x2_s_rteadp_cfg2</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Archit</p></td><td class="confluenceTd"><p align="right">10</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Passed in latest</p></td></tr><tr><th class="confluenceTh"><p> </p></th><td class="confluenceTd"><p>atp_2x2_s_rteadp</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Archit</p></td><td class="confluenceTd"><p align="right">10</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Passed in latest</p></td></tr><tr><th class="confluenceTh"><p> </p></th><td class="confluenceTd"><p>atp_2x2_s_clkadp</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Archit</p></td><td class="confluenceTd"><p align="right">10</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Passed in latest</p></td></tr><tr><th class="confluenceTh"><p> </p></th><td class="confluenceTd"><p>atp_pmon_s</p></td><td class="confluenceTd"><p align="right">1143</p></td><td class="confluenceTd"><p>Darshan</p></td><td class="confluenceTd"><p align="right">10</p></td><td class="confluenceTd"><p>RTL</p></td><td class="confluenceTd"><p>Open</p></td></tr><tr><th class="confluenceTh"><p> </p></th><td class="confluenceTd"><p>atp_2x2_s_vc2</p></td><td class="confluenceTd"><p align="right">1179</p></td><td class="confluenceTd"><p>Chandra</p></td><td class="confluenceTd"><p align="right">10</p></td><td class="confluenceTd"><p>TB</p></td><td class="confluenceTd"><p>Timedout for ready on vc 0</p></td></tr><tr><th class="confluenceTh"><p> </p></th><td class="confluenceTd"><p>atp_8x8_m_cfg1</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Archit</p></td><td class="confluenceTd"><p align="right">10</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Passed in latest</p></td></tr><tr><th class="confluenceTh"><p> </p></th><td class="confluenceTd"><p>atp_8x8_m_cfg2</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Archit</p></td><td class="confluenceTd"><p align="right">10</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Passed in latest</p></td></tr><tr><th class="confluenceTh"><p> </p></th><td class="confluenceTd"><p>atp_16x12_m</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Archit</p></td><td class="confluenceTd"><p align="right">10</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Passed in latest</p></td></tr><tr><th class="confluenceTh"><p> </p></th><td class="confluenceTd"><p>atp_8x11_m_rsp</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Archit</p></td><td class="confluenceTd"><p align="right">10</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Passed in latest</p></td></tr><tr><th class="confluenceTh"><p> </p></th><td class="confluenceTd"><p>atp_11x8_m_req</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Archit</p></td><td class="confluenceTd"><p align="right">10</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Passed in latest</p></td></tr><tr><th class="confluenceTh"><p> </p></th><td class="confluenceTd"><p>atp_16x16_m_ring</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Archit</p></td><td class="confluenceTd"><p align="right">10</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Passed in latest</p></td></tr><tr><th class="confluenceTh"><p> </p></th><td class="confluenceTd"><p>atp_mesh_m</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Archit</p></td><td class="confluenceTd"><p align="right">10</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Passed in latest</p></td></tr><tr><th class="confluenceTh"><p>top_ctl</p></th><td class="confluenceTd"><p>split_1x1</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Andrew</p></td><td class="confluenceTd"><p align="right">7</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Tachl fail, Cannot find ctl_req_interface</p></td></tr><tr><th class="confluenceTh"><p> </p></th><td class="confluenceTd"><p>split_1x4</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Andrew</p></td><td class="confluenceTd"><p align="right">10</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Tachl fail, Cannot find ctl_req_interface</p></td></tr><tr><th class="confluenceTh"><p> </p></th><td class="confluenceTd"><p>stripe_1x4</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Andrew</p></td><td class="confluenceTd"><p align="right">10</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Tachl fail, Cannot find ctl_req_interface</p></td></tr><tr><th class="confluenceTh"><p> </p></th><td class="confluenceTd"><p>stripe_split_1x4</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Andrew</p></td><td class="confluenceTd"><p align="right">10</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Tachl fail, Cannot find ctl_req_interface</p></td></tr><tr><th class="confluenceTh"><p>top_smi</p></th><td class="confluenceTd"><p>blue_rand</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Archit</p></td><td class="confluenceTd"><p align="right">1000</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Passed in latest</p></td></tr><tr><th class="confluenceTh"><p> </p></th><td class="confluenceTd"><p>blue_rand_pipe</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Archit</p></td><td class="confluenceTd"><p align="right">1000</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Passed in latest</p></td></tr><tr><th class="confluenceTh"><p> </p></th><td class="confluenceTd"><p>vc_buff_switch_12x12_arb1</p></td><td class="confluenceTd"><p align="right">1090</p></td><td class="confluenceTd"><p>Darshan</p></td><td class="confluenceTd"><p align="right">20</p></td><td class="confluenceTd"><p>RTL</p></td><td class="confluenceTd"><p>Could not find expected SMI <br/> transaction for target</p></td></tr><tr><th class="confluenceTh"><p> </p></th><td class="confluenceTd"><p>vc_buff_switch_12x12_arb2_b1_2</p></td><td class="confluenceTd"><p align="right">1090</p></td><td class="confluenceTd"><p>Darshan</p></td><td class="confluenceTd"><p align="right">20</p></td><td class="confluenceTd"><p>RTL</p></td><td class="confluenceTd"><p>Could not find expected SMI <br/> transaction for target</p></td></tr><tr><th class="confluenceTh"><p>top_axi_apb_ni</p></th><td class="confluenceTd"><p>top_axi_apb</p></td><td class="confluenceTd"><p> 1155</p></td><td class="confluenceTd"><p>Archit</p></td><td class="confluenceTd"><p align="right">10</p></td><td class="confluenceTd"><p>TB</p></td><td class="confluenceTd"><p>Fixed</p></td></tr><tr><th class="confluenceTh"><p>top_apb_axi_ni</p></th><td class="confluenceTd"><p>top_apb_axi_4x4</p></td><td class="confluenceTd"><p align="right">1177</p></td><td class="confluenceTd"><p>Archit</p></td><td class="confluenceTd"><p align="right">10</p></td><td class="confluenceTd"><p>RTL</p></td><td class="confluenceTd"><p>Transaction mismatched</p></td></tr><tr><th class="confluenceTh"><p>top_axi_axi_ni</p></th><td class="confluenceTd"><p>top_axi_atu</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p align="right">130</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Passed in latest</p></td></tr><tr><th class="confluenceTh"><p> </p></th><td class="confluenceTd"><p>top_axi_atu1x2</p></td><td class="confluenceTd"><p align="right">1073</p></td><td class="confluenceTd"><p>Eric</p></td><td class="confluenceTd"><p align="right">40</p></td><td class="confluenceTd"><p>RTL</p></td><td class="confluenceTd"><p>wready issue in latest</p></td></tr><tr><th class="confluenceTh"><p> </p></th><td class="confluenceTd"><p>top_axi_atu2x2_asyncadp</p></td><td class="confluenceTd"><p>1145/1073</p></td><td class="confluenceTd"><p>Eric</p></td><td class="confluenceTd"><p align="right">40</p></td><td class="confluenceTd"><p>RTL</p></td><td class="confluenceTd"><p>Improper read data at initiator,wready issue</p></td></tr><tr><th class="confluenceTh"><p> </p></th><td class="confluenceTd"><p>top_axi_atu2x2_clkadp</p></td><td class="confluenceTd"><p align="right">1073</p></td><td class="confluenceTd"><p>Eric</p></td><td class="confluenceTd"><p align="right">40</p></td><td class="confluenceTd"><p>RTL</p></td><td class="confluenceTd"><p>wready issue</p></td></tr><tr><th class="confluenceTh"><p> </p></th><td class="confluenceTd"><p>top_axi_1x4</p></td><td class="confluenceTd"><p>1073/1102</p></td><td class="confluenceTd"><p>Eric</p></td><td class="confluenceTd"><p align="right">30</p></td><td class="confluenceTd"><p>RTL</p></td><td class="confluenceTd"><p>wready issue,arburst = Z</p></td></tr><tr><th class="confluenceTh"><p> </p></th><td class="confluenceTd"><p>top_axi_atu_8x8</p></td><td class="confluenceTd"><p align="right">1073</p></td><td class="confluenceTd"><p>Eric</p></td><td class="confluenceTd"><p align="right">60</p></td><td class="confluenceTd"><p>RTL</p></td><td class="confluenceTd"><p>wready issue</p></td></tr><tr><th class="confluenceTh"><p> </p></th><td class="confluenceTd"><p>top_axi_atu_8x8_noI</p></td><td class="confluenceTd"><p align="right">1073</p></td><td class="confluenceTd"><p>Eric</p></td><td class="confluenceTd"><p align="right">30</p></td><td class="confluenceTd"><p>RTL</p></td><td class="confluenceTd"><p>wready issue</p></td></tr><tr><th class="confluenceTh"><p> </p></th><td class="confluenceTd"><p>top_11x8</p></td><td class="confluenceTd"><p align="right">1073</p></td><td class="confluenceTd"><p>Eric</p></td><td class="confluenceTd"><p align="right">30</p></td><td class="confluenceTd"><p>RTL</p></td><td class="confluenceTd"><p>wready issue</p></td></tr><tr><th class="confluenceTh"><p> </p></th><td class="confluenceTd"><p>top_multiclk_11x8</p></td><td class="confluenceTd"><p align="right">1073</p></td><td class="confluenceTd"><p>Eric</p></td><td class="confluenceTd"><p align="right">30</p></td><td class="confluenceTd"><p>RTL</p></td><td class="confluenceTd"><p>wready issue</p></td></tr><tr><th class="confluenceTh"><p> </p></th><td class="confluenceTd"><p>top_multiclk_11x8_rdi</p></td><td class="confluenceTd"><p align="right">1073</p></td><td class="confluenceTd"><p>Eric</p></td><td class="confluenceTd"><p align="right">30</p></td><td class="confluenceTd"><p>RTL</p></td><td class="confluenceTd"><p>wready issue</p></td></tr><tr><th class="confluenceTh"><p> </p></th><td class="confluenceTd"><p>top_axi_atu_mesh16x16</p></td><td class="confluenceTd"><p align="right">1073</p></td><td class="confluenceTd"><p>Eric</p></td><td class="confluenceTd"><p align="right">60</p></td><td class="confluenceTd"><p>RTL</p></td><td class="confluenceTd"><p>wready issue</p></td></tr><tr><th class="confluenceTh"><p> </p></th><td class="confluenceTd"><p>top_axi_multi_width_cfg1</p></td><td class="confluenceTd"><p>1106/1125/<br/> 1145</p></td><td class="confluenceTd"><p>Eric</p></td><td class="confluenceTd"><p align="right">30</p></td><td class="confluenceTd"><p>RTL</p></td><td class="confluenceTd"><p>write/read conversion issue, improper<br/> read data at initiator</p></td></tr><tr><th class="confluenceTh"><p> </p></th><td class="confluenceTd"><p>top_axi_multi_clk_width</p></td><td class="confluenceTd"><p align="right">1073</p></td><td class="confluenceTd"><p>Eric</p></td><td class="confluenceTd"><p align="right">30</p></td><td class="confluenceTd"><p>RTL</p></td><td class="confluenceTd"><p>wready issue</p></td></tr><tr><th class="confluenceTh"><p>top_axi_axi</p></th><td class="confluenceTd"><p>top_axi_1x4</p></td><td class="confluenceTd"><p>1073/1102</p></td><td class="confluenceTd"><p>Eric</p></td><td class="confluenceTd"><p align="right">30</p></td><td class="confluenceTd"><p>RTL</p></td><td class="confluenceTd"><p>wready issue,ar_burst = Z</p></td></tr><tr><th class="confluenceTh"><p> </p></th><td class="confluenceTd"><p>top_axi_multi_width_cfg1</p></td><td class="confluenceTd"><p align="right">1073</p></td><td class="confluenceTd"><p>Eric</p></td><td class="confluenceTd"><p align="right">10</p></td><td class="confluenceTd"><p>RTL</p></td><td class="confluenceTd"><p>wready issue</p></td></tr><tr><th class="confluenceTh"><p> </p></th><td class="confluenceTd"><p>top_multiclk_11x8</p></td><td class="confluenceTd"><p align="right">1073</p></td><td class="confluenceTd"><p>Eric</p></td><td class="confluenceTd"><p align="right">15</p></td><td class="confluenceTd"><p>RTL</p></td><td class="confluenceTd"><p>wready issue</p></td></tr><tr><th class="confluenceTh"><p> </p></th><td class="confluenceTd"><p>top_multiclk_11x8_rdi</p></td><td class="confluenceTd"><p align="right">1073</p></td><td class="confluenceTd"><p>Eric</p></td><td class="confluenceTd"><p align="right">2</p></td><td class="confluenceTd"><p>RTL</p></td><td class="confluenceTd"><p>wready issue</p></td></tr><tr><th class="confluenceTh"><p> </p></th><td class="confluenceTd"><p>top_axi_multi_clk_width</p></td><td class="confluenceTd"><p align="right">1073</p></td><td class="confluenceTd"><p>Eric</p></td><td class="confluenceTd"><p align="right">17</p></td><td class="confluenceTd"><p>RTL</p></td><td class="confluenceTd"><p>wready issue</p></td></tr><tr><th class="confluenceTh"><p>atp_uvc_test</p></th><td class="confluenceTd"><p>atp_static</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Archit</p></td><td class="confluenceTd"><p align="right">10</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Passed in latest</p></td></tr></tbody></table></div><p> </p><p> </p></li></ul></li></ul><p style="margin-left: 30.0px;"><u><strong style="font-size: 20.0px;">Formal Verification</strong>:</u></p><ul><li style="list-style-type: none;background-image: none;"><ul><li><p>No progress this week.</p></li></ul></li></ul><h2 style="margin-left: 30.0px;" id="id-2019-07-19Progress:-ToolDevelopment&amp;Support:"><u><strong>Tool Development &amp; Support</strong>:</u></h2><ul><li style="list-style-type: none;background-image: none;"><ul><li>Tachl regression html page active online with the merged day results.</li><li>Spoke to Dan for an option to skip merging of tachl coverage on conflict. Raised the ticket here : <a class="external-link" href="https://arterisip.atlassian.net/browse/TACHL-74" rel="nofollow">TACHL-74</a></li><li>Regressions are moving slow on old setup so testing to run symphony nightly regression on new grid from Thursday.</li><li>Tested out the interactive queue in new grid. The setup runs the process in background, probably the new grid needs to be configured o run an interactive job on the terminal..</li><li>Ramping up Ailyn with infrastructure setup.</li><li>Working on adding ARM protocol checks to the passing criteria in runsim. The errors are now caught and can be seen through the Signature Triaging Information.</li><ul><li><a class="external-link" href="https://arterisip.atlassian.net/browse/SYM-1161" rel="nofollow">https://arterisip.atlassian.net/browse/SYM-1161</a></li></ul></ul></li></ul><h2 style="margin-left: 30.0px;" id="id-2019-07-19Progress:-Miscellaneousitems:"><u><strong>Miscellaneous items</strong></u>:</h2><ul><li style="list-style-type: none;background-image: none;"><ul><li>Aniq &amp; Ailyn started on 7/15 in Austin TX.</li><li>Upcoming DV interviews:<ol style="list-style-type: lower-roman;"><li>Sen – 7/17 (Onsite).</li><li>Pratyush – 7/16 (Phone)</li><li>Bhavesh – 7/17 (Phone)</li></ol></li><li>Meetings on Symphony parameters sync-up between HW and Maestro.</li><li>Meeting with AJ on Maestro Test flow.</li><li><strong>Meeting with SteveP on Maestro module release... need to followup on the solution.</strong></li><li>Meeting with Khaled on Symphony verification schedule.</li><li>Multiple calls to prospective Senior DV candidates from Linkedin.</li><li>Sync-up meeting on CTL verification issues &amp;  progress.</li><li>DV weekly sync-up meeting.</li></ul></li></ul><h2 style="margin-left: 30.0px;" id="id-2019-07-19Progress:-Travel/Vacation:"><strong><u>Travel / Vacation</u></strong>:</h2><ul><li style="list-style-type: none;background-image: none;"><ul><li>Saad – PTO: 8/5 to 8/16.</li><li>Andrew – PTO 8/19 (tentative).</li></ul></li></ul><h2 style="margin-left: 30.0px;" id="id-2019-07-19Progress:-LegatoDeliveryStatus:"><u><strong>Legato Delivery Status:</strong></u></h2><p style="margin-left: 30.0px;"><u><strong><span class="confluence-embedded-file-wrapper"><img class="confluence-embedded-image" src="https://arterisip.atlassian.net/wiki/download/attachments/16156057/legato_status.jpg?api=v2"></span><br/></strong></u></p><p class="MsoNormal"> </p>