library verilog;
use verilog.vl_types.all;
entity GND is
    port(
        G               : out    vl_logic
    );
end GND;
