# 100_Days_Of_RTL
# Day 1 : Bidirectional Buffer,Ripple Carry Adder
# Day 2 : ALU
# Day 3 : Priority Encoder
# Day4  :D Flipflop
# Day 5  :T FlipFlop 
# Day 6  : Decoder 
# Day 7  : Mux
# Day 8  :SR latch
# Day 9  :Binary Up Counter
# Day 10 :UP Down Counter
# Day 11: Mode 13 Counter
# Day 12 :JK Flipflop
# Day 13 :FIFO
# Day 14 :Single Port Ram
# Day 15 :16*8 Synchronous Dual Port Ram
# Day 16 :Priority Encoder - Behaviour model
# Day 17 :Time Delay Analysis 
# Day 18 :Sequence Detector-(101)
# Day 19 :Clock Divider
# Day 20 : JK latch
# Day 21 :4-bit Comparator
# Day 22 :Posedge_Detector 
# Day 23: Gray_Counter
# Day 24: SR flipflop using T flipflop
# Day 25: D flipflop using T flipflop
# Day 26: JK flipflop using T flipflop
# Day 27: 4_bit_parallel adder
