;redcode
;assert 1
	SPL 0, <336
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP 200, 101
	CMP 200, 101
	CMP 200, 101
	MOV -1, <-20
	SPL 4, #-2
	SUB @121, 106
	ADD 114, 9
	SUB @11, @0
	ADD 210, 60
	DJN -1, @-20
	MOV -1, <-20
	ADD 210, 60
	ADD 210, 60
	SPL 4, #-2
	DJN -1, @-20
	SUB @0, @2
	CMP @121, 106
	SUB @11, @0
	DAT <4, <-2
	SUB 41, @20
	SUB 41, @20
	ADD 270, 60
	ADD 510, 38
	ADD 510, 38
	ADD 114, 9
	SUB @121, 103
	DJN -1, @-20
	ADD 270, 60
	DJN -1, @-20
	ADD 270, 60
	SUB @121, 103
	ADD 210, 30
	SLT 12, @10
	SLT 12, @10
	MOV -7, <-20
	SUB @121, 103
	SUB @121, 103
	SUB @0, @2
	SUB @121, 106
	SUB @121, 106
	CMP <0, @2
	CMP @121, 106
	SUB @-127, 100
	SPL 0, <336
	SUB @121, 103
	SPL 0, <336
	ADD 3, 361
	CMP -207, <-120
