library ieee;
use ieee.std_logic_1164.all;
use IEEE.NUMERIC_STD.all;

entity StateDiagram is
	port (
		clock	: in std_logic;
		reset : in std_logic;
		a : in std_logic;
		b : in std_logic;
		c : in std_logic;
		
		MOO_OUT : out std_logic;
		MEA_OUT : out std_logic);
end StateDiagram;

architecture dataflow of StateDiagram is
	type state is (S0, S1, S2);
	signal present_state : state := S0;
begin
	process(clock, reset, a, b, present_state)
		variable input : std_logic_vector(1 downto 0);
	begin
	end process;
end dataflow;