{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683490344267 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683490344272 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 08 08:12:24 2023 " "Processing started: Mon May 08 08:12:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683490344272 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683490344272 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off GRP-ReCOP -c GRP-ReCOP " "Command: quartus_map --read_settings_files=on --write_settings_files=off GRP-ReCOP -c GRP-ReCOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683490344272 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683490344783 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683490344783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-bdf_type " "Found design unit 1: top-bdf_type" {  } { { "top.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/top.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683490351718 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/top.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683490351718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683490351718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max.vhd 2 1 " "Found 2 design units, including 1 entities, in source file max.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Max-behaviour " "Found design unit 1: Max-behaviour" {  } { { "MAX.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/MAX.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683490351721 ""} { "Info" "ISGN_ENTITY_NAME" "1 Max " "Found entity 1: Max" {  } { { "MAX.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/MAX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683490351721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683490351721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behaviour " "Found design unit 1: ALU-behaviour" {  } { { "ALU.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ALU.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683490351724 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ALU.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683490351724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683490351724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-behaviour " "Found design unit 1: regfile-behaviour" {  } { { "RegFile.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/RegFile.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683490351727 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "RegFile.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/RegFile.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683490351727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683490351727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC_TB-behavior " "Found design unit 1: PC_TB-behavior" {  } { { "PC_tb.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/PC_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683490351730 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC_TB " "Found entity 1: PC_TB" {  } { { "PC_tb.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/PC_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683490351730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683490351730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-behaviour " "Found design unit 1: PC-behaviour" {  } { { "PC.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/PC.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683490351733 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/PC.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683490351733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683490351733 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "OpDec.vhd " "Can't analyze file -- file OpDec.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1683490351737 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "MI.vhd " "Can't analyze file -- file MI.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1683490351741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_interface-behaviour " "Found design unit 1: memory_interface-behaviour" {  } { { "memory_interface.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683490351744 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_interface " "Found entity 1: memory_interface" {  } { { "memory_interface.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683490351744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683490351744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-behaviour " "Found design unit 1: IR-behaviour" {  } { { "IR.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/IR.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683490351748 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/IR.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683490351748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683490351748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-behaviour " "Found design unit 1: ControlUnit-behaviour" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683490351751 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683490351751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683490351751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_block/memory_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_block/memory_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_block-SYN " "Found design unit 1: memory_block-SYN" {  } { { "memory_block/memory_block.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_block/memory_block.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683490351753 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_block " "Found entity 1: memory_block" {  } { { "memory_block/memory_block.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_block/memory_block.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683490351753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683490351753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zRegister-behaviour " "Found design unit 1: zRegister-behaviour" {  } { { "zRegister.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/zRegister.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683490351756 ""} { "Info" "ISGN_ENTITY_NAME" "1 zRegister " "Found entity 1: zRegister" {  } { { "zRegister.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/zRegister.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683490351756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683490351756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signalregisters.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signalregisters.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signalRegisters-behaviour " "Found design unit 1: signalRegisters-behaviour" {  } { { "signalRegisters.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/signalRegisters.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683490351761 ""} { "Info" "ISGN_ENTITY_NAME" "1 signalRegisters " "Found entity 1: signalRegisters" {  } { { "signalRegisters.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/signalRegisters.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683490351761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683490351761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_memory/program_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file program_memory/program_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 program_memory-SYN " "Found design unit 1: program_memory-SYN" {  } { { "program_memory/program_memory.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/program_memory/program_memory.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683490351766 ""} { "Info" "ISGN_ENTITY_NAME" "1 program_memory " "Found entity 1: program_memory" {  } { { "program_memory/program_memory.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/program_memory/program_memory.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683490351766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683490351766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory/data_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_memory/data_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_memory-SYN " "Found design unit 1: data_memory-SYN" {  } { { "data_memory/data_memory.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/data_memory/data_memory.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683490351769 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory/data_memory.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/data_memory/data_memory.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683490351769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683490351769 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683490351815 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reset top.vhd(212) " "VHDL Signal Declaration warning at top.vhd(212): used explicit default value for signal \"reset\" because signal was never assigned a value" {  } { { "top.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/top.vhd" 212 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1683490351817 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signalRegisters signalRegisters:signal_registers " "Elaborating entity \"signalRegisters\" for hierarchy \"signalRegisters:signal_registers\"" {  } { { "top.vhd" "signal_registers" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/top.vhd" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683490351829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:b2v_inst " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:b2v_inst\"" {  } { { "top.vhd" "b2v_inst" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/top.vhd" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683490351835 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cu_selx ControlUnit.vhd(24) " "VHDL Signal Declaration warning at ControlUnit.vhd(24): used implicit default value for signal \"cu_selx\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ControlUnit.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683490351836 "|top|ControlUnit:b2v_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cu_selz ControlUnit.vhd(25) " "VHDL Signal Declaration warning at ControlUnit.vhd(25): used implicit default value for signal \"cu_selz\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ControlUnit.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683490351836 "|top|ControlUnit:b2v_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CarryIn ControlUnit.vhd(31) " "VHDL Signal Declaration warning at ControlUnit.vhd(31): used implicit default value for signal \"CarryIn\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ControlUnit.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683490351836 "|top|ControlUnit:b2v_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "debug ControlUnit.vhd(134) " "VHDL Process Statement warning at ControlUnit.vhd(134): signal \"debug\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683490351837 "|top|ControlUnit:b2v_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clr_start ControlUnit.vhd(229) " "VHDL Process Statement warning at ControlUnit.vhd(229): signal \"clr_start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd" 229 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683490351837 "|top|ControlUnit:b2v_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clr_start ControlUnit.vhd(236) " "VHDL Process Statement warning at ControlUnit.vhd(236): signal \"clr_start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd" 236 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683490351838 "|top|ControlUnit:b2v_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state_op ControlUnit.vhd(87) " "VHDL Process Statement warning at ControlUnit.vhd(87): inferring latch(es) for signal or variable \"next_state_op\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd" 87 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683490351838 "|top|ControlUnit:b2v_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pc_mux_select ControlUnit.vhd(87) " "VHDL Process Statement warning at ControlUnit.vhd(87): inferring latch(es) for signal or variable \"pc_mux_select\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd" 87 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683490351839 "|top|ControlUnit:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_mux_select\[0\] ControlUnit.vhd(87) " "Inferred latch for \"pc_mux_select\[0\]\" at ControlUnit.vhd(87)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683490351839 "|top|ControlUnit:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_mux_select\[1\] ControlUnit.vhd(87) " "Inferred latch for \"pc_mux_select\[1\]\" at ControlUnit.vhd(87)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683490351839 "|top|ControlUnit:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_op.E2 ControlUnit.vhd(87) " "Inferred latch for \"next_state_op.E2\" at ControlUnit.vhd(87)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683490351839 "|top|ControlUnit:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_op.E1bis ControlUnit.vhd(87) " "Inferred latch for \"next_state_op.E1bis\" at ControlUnit.vhd(87)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683490351839 "|top|ControlUnit:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_op.E1 ControlUnit.vhd(87) " "Inferred latch for \"next_state_op.E1\" at ControlUnit.vhd(87)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683490351839 "|top|ControlUnit:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_op.E0 ControlUnit.vhd(87) " "Inferred latch for \"next_state_op.E0\" at ControlUnit.vhd(87)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683490351839 "|top|ControlUnit:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_op.Test2 ControlUnit.vhd(87) " "Inferred latch for \"next_state_op.Test2\" at ControlUnit.vhd(87)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683490351840 "|top|ControlUnit:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_op.Test ControlUnit.vhd(87) " "Inferred latch for \"next_state_op.Test\" at ControlUnit.vhd(87)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683490351840 "|top|ControlUnit:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_op.R_HOLD ControlUnit.vhd(87) " "Inferred latch for \"next_state_op.R_HOLD\" at ControlUnit.vhd(87)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683490351840 "|top|ControlUnit:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_op.R ControlUnit.vhd(87) " "Inferred latch for \"next_state_op.R\" at ControlUnit.vhd(87)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683490351840 "|top|ControlUnit:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_op.T2 ControlUnit.vhd(87) " "Inferred latch for \"next_state_op.T2\" at ControlUnit.vhd(87)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683490351840 "|top|ControlUnit:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_op.T1 ControlUnit.vhd(87) " "Inferred latch for \"next_state_op.T1\" at ControlUnit.vhd(87)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683490351840 "|top|ControlUnit:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_op.T0 ControlUnit.vhd(87) " "Inferred latch for \"next_state_op.T0\" at ControlUnit.vhd(87)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683490351840 "|top|ControlUnit:b2v_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:b2v_inst2 " "Elaborating entity \"PC\" for hierarchy \"PC:b2v_inst2\"" {  } { { "top.vhd" "b2v_inst2" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/top.vhd" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683490351848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:b2v_inst3 " "Elaborating entity \"IR\" for hierarchy \"IR:b2v_inst3\"" {  } { { "top.vhd" "b2v_inst3" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/top.vhd" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683490351855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:b2v_inst4 " "Elaborating entity \"regfile\" for hierarchy \"regfile:b2v_inst4\"" {  } { { "top.vhd" "b2v_inst4" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/top.vhd" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683490351862 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "er_temp RegFile.vhd(41) " "VHDL Signal Declaration warning at RegFile.vhd(41): used explicit default value for signal \"er_temp\" because signal was never assigned a value" {  } { { "RegFile.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/RegFile.vhd" 41 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1683490351863 "|top|regfile:b2v_inst4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "mem_hp_low RegFile.vhd(42) " "VHDL Signal Declaration warning at RegFile.vhd(42): used explicit default value for signal \"mem_hp_low\" because signal was never assigned a value" {  } { { "RegFile.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/RegFile.vhd" 42 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1683490351863 "|top|regfile:b2v_inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_interface memory_interface:b2v_inst5 " "Elaborating entity \"memory_interface\" for hierarchy \"memory_interface:b2v_inst5\"" {  } { { "top.vhd" "b2v_inst5" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/top.vhd" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683490351887 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "data_memory memory_interface.vhd(20) " "VHDL Signal Declaration warning at memory_interface.vhd(20): used implicit default value for signal \"data_memory\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "memory_interface.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683490351888 "|top|memory_interface:b2v_inst5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_b memory_interface.vhd(29) " "Verilog HDL or VHDL warning at memory_interface.vhd(29): object \"address_b\" assigned a value but never read" {  } { { "memory_interface.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683490351888 "|top|memory_interface:b2v_inst5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_b memory_interface.vhd(30) " "Verilog HDL or VHDL warning at memory_interface.vhd(30): object \"data_b\" assigned a value but never read" {  } { { "memory_interface.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683490351888 "|top|memory_interface:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a_temp\[0\] memory_interface.vhd(49) " "Inferred latch for \"address_a_temp\[0\]\" at memory_interface.vhd(49)" {  } { { "memory_interface.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683490351890 "|top|memory_interface:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a_temp\[1\] memory_interface.vhd(49) " "Inferred latch for \"address_a_temp\[1\]\" at memory_interface.vhd(49)" {  } { { "memory_interface.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683490351890 "|top|memory_interface:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a_temp\[2\] memory_interface.vhd(49) " "Inferred latch for \"address_a_temp\[2\]\" at memory_interface.vhd(49)" {  } { { "memory_interface.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683490351890 "|top|memory_interface:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a_temp\[3\] memory_interface.vhd(49) " "Inferred latch for \"address_a_temp\[3\]\" at memory_interface.vhd(49)" {  } { { "memory_interface.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683490351890 "|top|memory_interface:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a_temp\[4\] memory_interface.vhd(49) " "Inferred latch for \"address_a_temp\[4\]\" at memory_interface.vhd(49)" {  } { { "memory_interface.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683490351890 "|top|memory_interface:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a_temp\[5\] memory_interface.vhd(49) " "Inferred latch for \"address_a_temp\[5\]\" at memory_interface.vhd(49)" {  } { { "memory_interface.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683490351890 "|top|memory_interface:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a_temp\[6\] memory_interface.vhd(49) " "Inferred latch for \"address_a_temp\[6\]\" at memory_interface.vhd(49)" {  } { { "memory_interface.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683490351890 "|top|memory_interface:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a_temp\[7\] memory_interface.vhd(49) " "Inferred latch for \"address_a_temp\[7\]\" at memory_interface.vhd(49)" {  } { { "memory_interface.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683490351890 "|top|memory_interface:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a_temp\[8\] memory_interface.vhd(49) " "Inferred latch for \"address_a_temp\[8\]\" at memory_interface.vhd(49)" {  } { { "memory_interface.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683490351890 "|top|memory_interface:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a_temp\[9\] memory_interface.vhd(49) " "Inferred latch for \"address_a_temp\[9\]\" at memory_interface.vhd(49)" {  } { { "memory_interface.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683490351890 "|top|memory_interface:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a_temp\[10\] memory_interface.vhd(49) " "Inferred latch for \"address_a_temp\[10\]\" at memory_interface.vhd(49)" {  } { { "memory_interface.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683490351890 "|top|memory_interface:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a_temp\[11\] memory_interface.vhd(49) " "Inferred latch for \"address_a_temp\[11\]\" at memory_interface.vhd(49)" {  } { { "memory_interface.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683490351890 "|top|memory_interface:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_address\[0\] memory_interface.vhd(44) " "Inferred latch for \"temp_address\[0\]\" at memory_interface.vhd(44)" {  } { { "memory_interface.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683490351890 "|top|memory_interface:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_address\[1\] memory_interface.vhd(44) " "Inferred latch for \"temp_address\[1\]\" at memory_interface.vhd(44)" {  } { { "memory_interface.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683490351891 "|top|memory_interface:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_address\[2\] memory_interface.vhd(44) " "Inferred latch for \"temp_address\[2\]\" at memory_interface.vhd(44)" {  } { { "memory_interface.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683490351891 "|top|memory_interface:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_address\[3\] memory_interface.vhd(44) " "Inferred latch for \"temp_address\[3\]\" at memory_interface.vhd(44)" {  } { { "memory_interface.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683490351891 "|top|memory_interface:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_address\[4\] memory_interface.vhd(44) " "Inferred latch for \"temp_address\[4\]\" at memory_interface.vhd(44)" {  } { { "memory_interface.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683490351891 "|top|memory_interface:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_address\[5\] memory_interface.vhd(44) " "Inferred latch for \"temp_address\[5\]\" at memory_interface.vhd(44)" {  } { { "memory_interface.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683490351891 "|top|memory_interface:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_address\[6\] memory_interface.vhd(44) " "Inferred latch for \"temp_address\[6\]\" at memory_interface.vhd(44)" {  } { { "memory_interface.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683490351891 "|top|memory_interface:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_address\[7\] memory_interface.vhd(44) " "Inferred latch for \"temp_address\[7\]\" at memory_interface.vhd(44)" {  } { { "memory_interface.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683490351891 "|top|memory_interface:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_address\[8\] memory_interface.vhd(44) " "Inferred latch for \"temp_address\[8\]\" at memory_interface.vhd(44)" {  } { { "memory_interface.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683490351891 "|top|memory_interface:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_address\[9\] memory_interface.vhd(44) " "Inferred latch for \"temp_address\[9\]\" at memory_interface.vhd(44)" {  } { { "memory_interface.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683490351891 "|top|memory_interface:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_address\[10\] memory_interface.vhd(44) " "Inferred latch for \"temp_address\[10\]\" at memory_interface.vhd(44)" {  } { { "memory_interface.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683490351891 "|top|memory_interface:b2v_inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_address\[11\] memory_interface.vhd(44) " "Inferred latch for \"temp_address\[11\]\" at memory_interface.vhd(44)" {  } { { "memory_interface.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683490351891 "|top|memory_interface:b2v_inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_memory memory_interface:b2v_inst5\|program_memory:memory_test " "Elaborating entity \"program_memory\" for hierarchy \"memory_interface:b2v_inst5\|program_memory:memory_test\"" {  } { { "memory_interface.vhd" "memory_test" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683490351906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memory_interface:b2v_inst5\|program_memory:memory_test\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"memory_interface:b2v_inst5\|program_memory:memory_test\|altsyncram:altsyncram_component\"" {  } { { "program_memory/program_memory.vhd" "altsyncram_component" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/program_memory/program_memory.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683490351964 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory_interface:b2v_inst5\|program_memory:memory_test\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"memory_interface:b2v_inst5\|program_memory:memory_test\|altsyncram:altsyncram_component\"" {  } { { "program_memory/program_memory.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/program_memory/program_memory.vhd" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683490351974 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory_interface:b2v_inst5\|program_memory:memory_test\|altsyncram:altsyncram_component " "Instantiated megafunction \"memory_interface:b2v_inst5\|program_memory:memory_test\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683490351974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683490351974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683490351974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683490351974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683490351974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683490351974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683490351974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683490351974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683490351974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683490351974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683490351974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683490351974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683490351974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683490351974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683490351974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683490351974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683490351974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683490351974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683490351974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683490351974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file C:\\Users\\euanp\\Documents\\GitHub\\COMPSYS701_GRP\\Euan\\ReCOP\\testing.mif " "Parameter \"init_file\" = \"C:\\Users\\euanp\\Documents\\GitHub\\COMPSYS701_GRP\\Euan\\ReCOP\\testing.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683490351974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683490351974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683490351974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683490351974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683490351974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683490351974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683490351974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683490351974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683490351974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683490351974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683490351974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683490351974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683490351974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683490351974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683490351974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683490351974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683490351974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683490351974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683490351974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683490351974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683490351974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683490351974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683490351974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683490351974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683490351974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683490351974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683490351974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683490351974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683490351974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683490351974 ""}  } { { "program_memory/program_memory.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/program_memory/program_memory.vhd" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683490351974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d6a4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d6a4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d6a4 " "Found entity 1: altsyncram_d6a4" {  } { { "db/altsyncram_d6a4.tdf" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/db/altsyncram_d6a4.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683490352018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683490352018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d6a4 memory_interface:b2v_inst5\|program_memory:memory_test\|altsyncram:altsyncram_component\|altsyncram_d6a4:auto_generated " "Elaborating entity \"altsyncram_d6a4\" for hierarchy \"memory_interface:b2v_inst5\|program_memory:memory_test\|altsyncram:altsyncram_component\|altsyncram_d6a4:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683490352019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ioa3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ioa3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ioa3 " "Found entity 1: altsyncram_ioa3" {  } { { "db/altsyncram_ioa3.tdf" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/db/altsyncram_ioa3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683490352067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683490352067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ioa3 memory_interface:b2v_inst5\|program_memory:memory_test\|altsyncram:altsyncram_component\|altsyncram_d6a4:auto_generated\|altsyncram_ioa3:altsyncram1 " "Elaborating entity \"altsyncram_ioa3\" for hierarchy \"memory_interface:b2v_inst5\|program_memory:memory_test\|altsyncram:altsyncram_component\|altsyncram_d6a4:auto_generated\|altsyncram_ioa3:altsyncram1\"" {  } { { "db/altsyncram_d6a4.tdf" "altsyncram1" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/db/altsyncram_d6a4.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683490352068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom memory_interface:b2v_inst5\|program_memory:memory_test\|altsyncram:altsyncram_component\|altsyncram_d6a4:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"memory_interface:b2v_inst5\|program_memory:memory_test\|altsyncram:altsyncram_component\|altsyncram_d6a4:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_d6a4.tdf" "mgl_prim2" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/db/altsyncram_d6a4.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683490352221 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory_interface:b2v_inst5\|program_memory:memory_test\|altsyncram:altsyncram_component\|altsyncram_d6a4:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"memory_interface:b2v_inst5\|program_memory:memory_test\|altsyncram:altsyncram_component\|altsyncram_d6a4:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_d6a4.tdf" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/db/altsyncram_d6a4.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683490352233 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory_interface:b2v_inst5\|program_memory:memory_test\|altsyncram:altsyncram_component\|altsyncram_d6a4:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"memory_interface:b2v_inst5\|program_memory:memory_test\|altsyncram:altsyncram_component\|altsyncram_d6a4:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683490352233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683490352233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683490352233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 0 " "Parameter \"NODE_NAME\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683490352233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 4096 " "Parameter \"NUMWORDS\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683490352233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683490352233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683490352233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 12 " "Parameter \"WIDTHAD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683490352233 ""}  } { { "db/altsyncram_d6a4.tdf" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/db/altsyncram_d6a4.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683490352233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter memory_interface:b2v_inst5\|program_memory:memory_test\|altsyncram:altsyncram_component\|altsyncram_d6a4:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"memory_interface:b2v_inst5\|program_memory:memory_test\|altsyncram:altsyncram_component\|altsyncram_d6a4:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683490352321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl memory_interface:b2v_inst5\|program_memory:memory_test\|altsyncram:altsyncram_component\|altsyncram_d6a4:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"memory_interface:b2v_inst5\|program_memory:memory_test\|altsyncram:altsyncram_component\|altsyncram_d6a4:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683490352417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr memory_interface:b2v_inst5\|program_memory:memory_test\|altsyncram:altsyncram_component\|altsyncram_d6a4:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"memory_interface:b2v_inst5\|program_memory:memory_test\|altsyncram:altsyncram_component\|altsyncram_d6a4:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:no_name_gen:info_rom_sr" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683490352504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:b2v_inst7 " "Elaborating entity \"ALU\" for hierarchy \"ALU:b2v_inst7\"" {  } { { "top.vhd" "b2v_inst7" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/top.vhd" 384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683490352537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zRegister zRegister:b2v_inst8 " "Elaborating entity \"zRegister\" for hierarchy \"zRegister:b2v_inst8\"" {  } { { "top.vhd" "b2v_inst8" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/top.vhd" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683490352547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Max Max:b2v_inst9 " "Elaborating entity \"Max\" for hierarchy \"Max:b2v_inst9\"" {  } { { "top.vhd" "b2v_inst9" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/top.vhd" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683490352551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ib84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ib84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ib84 " "Found entity 1: altsyncram_ib84" {  } { { "db/altsyncram_ib84.tdf" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/db/altsyncram_ib84.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683490353786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683490353786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_elc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_elc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_elc " "Found entity 1: mux_elc" {  } { { "db/mux_elc.tdf" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/db/mux_elc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683490353980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683490353980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/db/decode_vnf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683490354078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683490354078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_29i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_29i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_29i " "Found entity 1: cntr_29i" {  } { { "db/cntr_29i.tdf" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/db/cntr_29i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683490354214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683490354214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_e9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e9c " "Found entity 1: cmpr_e9c" {  } { { "db/cmpr_e9c.tdf" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/db/cmpr_e9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683490354264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683490354264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4vi " "Found entity 1: cntr_4vi" {  } { { "db/cntr_4vi.tdf" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/db/cntr_4vi.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683490354341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683490354341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_09i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_09i " "Found entity 1: cntr_09i" {  } { { "db/cntr_09i.tdf" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/db/cntr_09i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683490354444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683490354444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/db/cmpr_c9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683490354494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683490354494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/db/cntr_kri.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683490354571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683490354571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/db/cmpr_99c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683490354622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683490354622 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683490354735 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1683490354809 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.05.08.08:12:37 Progress: Loading sldb5081352/alt_sld_fab_wrapper_hw.tcl " "2023.05.08.08:12:37 Progress: Loading sldb5081352/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683490357393 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683490359026 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683490359131 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683490360507 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683490360568 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683490360634 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683490360718 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683490360721 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683490360722 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1683490361409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb5081352/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb5081352/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldb5081352/alt_sld_fab.v" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/db/ip/sldb5081352/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683490361582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683490361582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb5081352/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb5081352/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldb5081352/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/db/ip/sldb5081352/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683490361652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683490361652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb5081352/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb5081352/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldb5081352/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/db/ip/sldb5081352/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683490361667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683490361667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb5081352/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb5081352/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldb5081352/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/db/ip/sldb5081352/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683490361713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683490361713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb5081352/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldb5081352/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldb5081352/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/db/ip/sldb5081352/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683490361780 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldb5081352/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/db/ip/sldb5081352/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683490361780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683490361780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb5081352/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb5081352/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldb5081352/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/db/ip/sldb5081352/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683490361831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683490361831 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "regfile:b2v_inst4\|regs_rtl_0 " "Inferred RAM node \"regfile:b2v_inst4\|regs_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1683490362811 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "regfile:b2v_inst4\|regs_rtl_1 " "Inferred RAM node \"regfile:b2v_inst4\|regs_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1683490362811 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memory_interface:b2v_inst5\|temp_address\[2\] " "LATCH primitive \"memory_interface:b2v_inst5\|temp_address\[2\]\" is permanently enabled" {  } { { "memory_interface.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683490362824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memory_interface:b2v_inst5\|temp_address\[1\] " "LATCH primitive \"memory_interface:b2v_inst5\|temp_address\[1\]\" is permanently enabled" {  } { { "memory_interface.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683490362824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memory_interface:b2v_inst5\|temp_address\[0\] " "LATCH primitive \"memory_interface:b2v_inst5\|temp_address\[0\]\" is permanently enabled" {  } { { "memory_interface.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683490362824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memory_interface:b2v_inst5\|temp_address\[6\] " "LATCH primitive \"memory_interface:b2v_inst5\|temp_address\[6\]\" is permanently enabled" {  } { { "memory_interface.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683490362824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memory_interface:b2v_inst5\|temp_address\[5\] " "LATCH primitive \"memory_interface:b2v_inst5\|temp_address\[5\]\" is permanently enabled" {  } { { "memory_interface.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683490362824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memory_interface:b2v_inst5\|temp_address\[7\] " "LATCH primitive \"memory_interface:b2v_inst5\|temp_address\[7\]\" is permanently enabled" {  } { { "memory_interface.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683490362824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memory_interface:b2v_inst5\|temp_address\[8\] " "LATCH primitive \"memory_interface:b2v_inst5\|temp_address\[8\]\" is permanently enabled" {  } { { "memory_interface.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683490362824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memory_interface:b2v_inst5\|temp_address\[9\] " "LATCH primitive \"memory_interface:b2v_inst5\|temp_address\[9\]\" is permanently enabled" {  } { { "memory_interface.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683490362824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memory_interface:b2v_inst5\|temp_address\[10\] " "LATCH primitive \"memory_interface:b2v_inst5\|temp_address\[10\]\" is permanently enabled" {  } { { "memory_interface.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683490362824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memory_interface:b2v_inst5\|temp_address\[11\] " "LATCH primitive \"memory_interface:b2v_inst5\|temp_address\[11\]\" is permanently enabled" {  } { { "memory_interface.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683490362824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memory_interface:b2v_inst5\|temp_address\[4\] " "LATCH primitive \"memory_interface:b2v_inst5\|temp_address\[4\]\" is permanently enabled" {  } { { "memory_interface.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683490362825 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memory_interface:b2v_inst5\|temp_address\[3\] " "LATCH primitive \"memory_interface:b2v_inst5\|temp_address\[3\]\" is permanently enabled" {  } { { "memory_interface.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683490362825 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ControlUnit:b2v_inst\|next_state_op.Test_340 " "LATCH primitive \"ControlUnit:b2v_inst\|next_state_op.Test_340\" is permanently enabled" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd" 87 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683490362911 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ControlUnit:b2v_inst\|next_state_op.Test2_332 " "LATCH primitive \"ControlUnit:b2v_inst\|next_state_op.Test2_332\" is permanently enabled" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd" 87 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683490362911 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ControlUnit:b2v_inst\|next_state_op.T2_356 " "LATCH primitive \"ControlUnit:b2v_inst\|next_state_op.T2_356\" is permanently enabled" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd" 87 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683490362911 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ControlUnit:b2v_inst\|next_state_op.T1_364 " "LATCH primitive \"ControlUnit:b2v_inst\|next_state_op.T1_364\" is permanently enabled" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd" 87 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683490362911 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ControlUnit:b2v_inst\|next_state_op.T0_372 " "LATCH primitive \"ControlUnit:b2v_inst\|next_state_op.T0_372\" is permanently enabled" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd" 87 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683490362911 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "regfile:b2v_inst4\|regs_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"regfile:b2v_inst4\|regs_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683490362927 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683490362927 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683490362927 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683490362927 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683490362927 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683490362927 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683490362927 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683490362927 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683490362927 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683490362927 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683490362927 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683490362927 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683490362927 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683490362927 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683490362927 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683490362927 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "regfile:b2v_inst4\|regs_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"regfile:b2v_inst4\|regs_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683490362927 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683490362927 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683490362927 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683490362927 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683490362927 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683490362927 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683490362927 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683490362927 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683490362927 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683490362927 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683490362927 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683490362927 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683490362927 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683490362927 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683490362927 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683490362927 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1683490362927 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "regfile:b2v_inst4\|altsyncram:regs_rtl_0 " "Elaborated megafunction instantiation \"regfile:b2v_inst4\|altsyncram:regs_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683490362954 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "regfile:b2v_inst4\|altsyncram:regs_rtl_0 " "Instantiated megafunction \"regfile:b2v_inst4\|altsyncram:regs_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683490362954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683490362954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683490362954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683490362954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683490362954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683490362954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683490362954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683490362954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683490362954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683490362954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683490362954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683490362954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683490362954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683490362954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683490362954 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683490362954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bio1 " "Found entity 1: altsyncram_bio1" {  } { { "db/altsyncram_bio1.tdf" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/db/altsyncram_bio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683490363003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683490363003 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_interface:b2v_inst5\|address_a_temp\[0\] " "Latch memory_interface:b2v_inst5\|address_a_temp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:b2v_inst3\|temp_IR\[14\] " "Ports D and ENA on the latch are fed by the same signal IR:b2v_inst3\|temp_IR\[14\]" {  } { { "IR.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/IR.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683490363787 ""}  } { { "memory_interface.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683490363787 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_interface:b2v_inst5\|address_a_temp\[1\] " "Latch memory_interface:b2v_inst5\|address_a_temp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:b2v_inst3\|temp_IR\[14\] " "Ports D and ENA on the latch are fed by the same signal IR:b2v_inst3\|temp_IR\[14\]" {  } { { "IR.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/IR.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683490363787 ""}  } { { "memory_interface.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683490363787 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_interface:b2v_inst5\|address_a_temp\[2\] " "Latch memory_interface:b2v_inst5\|address_a_temp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:b2v_inst3\|temp_IR\[14\] " "Ports D and ENA on the latch are fed by the same signal IR:b2v_inst3\|temp_IR\[14\]" {  } { { "IR.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/IR.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683490363787 ""}  } { { "memory_interface.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683490363787 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_interface:b2v_inst5\|address_a_temp\[3\] " "Latch memory_interface:b2v_inst5\|address_a_temp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:b2v_inst3\|temp_IR\[14\] " "Ports D and ENA on the latch are fed by the same signal IR:b2v_inst3\|temp_IR\[14\]" {  } { { "IR.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/IR.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683490363787 ""}  } { { "memory_interface.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683490363787 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_interface:b2v_inst5\|address_a_temp\[4\] " "Latch memory_interface:b2v_inst5\|address_a_temp\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:b2v_inst3\|temp_IR\[14\] " "Ports D and ENA on the latch are fed by the same signal IR:b2v_inst3\|temp_IR\[14\]" {  } { { "IR.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/IR.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683490363787 ""}  } { { "memory_interface.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683490363787 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_interface:b2v_inst5\|address_a_temp\[5\] " "Latch memory_interface:b2v_inst5\|address_a_temp\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:b2v_inst3\|temp_IR\[14\] " "Ports D and ENA on the latch are fed by the same signal IR:b2v_inst3\|temp_IR\[14\]" {  } { { "IR.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/IR.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683490363787 ""}  } { { "memory_interface.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683490363787 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_interface:b2v_inst5\|address_a_temp\[6\] " "Latch memory_interface:b2v_inst5\|address_a_temp\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:b2v_inst3\|temp_IR\[14\] " "Ports D and ENA on the latch are fed by the same signal IR:b2v_inst3\|temp_IR\[14\]" {  } { { "IR.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/IR.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683490363787 ""}  } { { "memory_interface.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683490363787 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_interface:b2v_inst5\|address_a_temp\[7\] " "Latch memory_interface:b2v_inst5\|address_a_temp\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:b2v_inst3\|temp_IR\[14\] " "Ports D and ENA on the latch are fed by the same signal IR:b2v_inst3\|temp_IR\[14\]" {  } { { "IR.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/IR.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683490363787 ""}  } { { "memory_interface.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683490363787 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_interface:b2v_inst5\|address_a_temp\[8\] " "Latch memory_interface:b2v_inst5\|address_a_temp\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:b2v_inst3\|temp_IR\[14\] " "Ports D and ENA on the latch are fed by the same signal IR:b2v_inst3\|temp_IR\[14\]" {  } { { "IR.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/IR.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683490363787 ""}  } { { "memory_interface.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683490363787 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_interface:b2v_inst5\|address_a_temp\[9\] " "Latch memory_interface:b2v_inst5\|address_a_temp\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:b2v_inst3\|temp_IR\[14\] " "Ports D and ENA on the latch are fed by the same signal IR:b2v_inst3\|temp_IR\[14\]" {  } { { "IR.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/IR.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683490363787 ""}  } { { "memory_interface.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683490363787 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_interface:b2v_inst5\|address_a_temp\[10\] " "Latch memory_interface:b2v_inst5\|address_a_temp\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:b2v_inst3\|temp_IR\[14\] " "Ports D and ENA on the latch are fed by the same signal IR:b2v_inst3\|temp_IR\[14\]" {  } { { "IR.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/IR.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683490363787 ""}  } { { "memory_interface.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683490363787 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memory_interface:b2v_inst5\|address_a_temp\[11\] " "Latch memory_interface:b2v_inst5\|address_a_temp\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:b2v_inst3\|temp_IR\[14\] " "Ports D and ENA on the latch are fed by the same signal IR:b2v_inst3\|temp_IR\[14\]" {  } { { "IR.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/IR.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683490363788 ""}  } { { "memory_interface.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683490363788 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:b2v_inst\|pc_mux_select\[1\] " "Latch ControlUnit:b2v_inst\|pc_mux_select\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:b2v_inst\|state.T2 " "Ports D and ENA on the latch are fed by the same signal ControlUnit:b2v_inst\|state.T2" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683490363788 ""}  } { { "ControlUnit.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd" 87 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683490363788 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:b2v_inst\|pc_mux_select\[0\] " "Latch ControlUnit:b2v_inst\|pc_mux_select\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:b2v_inst\|state.T2 " "Ports D and ENA on the latch are fed by the same signal ControlUnit:b2v_inst\|state.T2" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683490363788 ""}  } { { "ControlUnit.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd" 87 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683490363788 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683490364106 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683490364656 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683490364926 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683490365308 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 117 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 117 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1683490366496 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683490366523 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683490366523 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "top.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/top.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683490366707 "|top|KEY[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1683490366707 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1640 " "Implemented 1640 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683490366710 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683490366710 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1524 " "Implemented 1524 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683490366710 ""} { "Info" "ICUT_CUT_TM_RAMS" "90 " "Implemented 90 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1683490366710 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683490366710 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 66 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4974 " "Peak virtual memory: 4974 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683490366737 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 08 08:12:46 2023 " "Processing ended: Mon May 08 08:12:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683490366737 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683490366737 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683490366737 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683490366737 ""}
