#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Fri Apr  2 17:38:23 2021
# Process ID: 6090
# Current directory: /home/pablo/Documentos/Especialización/5_CLP/Codigos/shift_reg/fuentes
# Command line: vivado
# Log file: /home/pablo/Documentos/Especialización/5_CLP/Codigos/shift_reg/fuentes/vivado.log
# Journal file: /home/pablo/Documentos/Especialización/5_CLP/Codigos/shift_reg/fuentes/vivado.jou
#-----------------------------------------------------------
start_gui
create_project Shift_reg /home/pablo/Documentos/Especializacin/5_CLP/Codigos/shift_reg/simulacion/Shift_reg -part xc7z010clg400-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.1/data/ip'.
set_property board_part digilentinc.com:arty-z7-10:part0:1.0 [current_project]
set_property target_language VHDL [current_project]
add_files -norecurse /home/pablo/Documentos/Especialización/5_CLP/Codigos/shift_reg/fuentes/shift_reg.vhd
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes /home/pablo/Documentos/Especialización/5_CLP/Codigos/shift_reg/fuentes/shift_reg_tb.vhd
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/pablo/Documentos/Especializacin/5_CLP/Codigos/shift_reg/simulacion/Shift_reg/Shift_reg.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'shift_reg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/pablo/Documentos/Especializacin/5_CLP/Codigos/shift_reg/simulacion/Shift_reg/Shift_reg.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj shift_reg_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pablo/Documentos/Especialización/5_CLP/Codigos/shift_reg/fuentes/shift_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_reg
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/pablo/Documentos/Especializacin/5_CLP/Codigos/shift_reg/simulacion/Shift_reg/Shift_reg.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto 322f52da1a7342159716cd435995980b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot shift_reg_behav xil_defaultlib.shift_reg -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] ffd remains a black-box since it has no binding entity [/home/pablo/Documentos/Especialización/5_CLP/Codigos/shift_reg/fuentes/shift_reg.vhd:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture estruc of entity xil_defaultlib.shift_reg
Built simulation snapshot shift_reg_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/pablo/Documentos/Especializacin/5_CLP/Codigos/shift_reg/simulacion/Shift_reg/Shift_reg.sim/sim_1/behav/xsim/xsim.dir/shift_reg_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:06 . Memory (MB): peak = 296.371 ; gain = 0.000 ; free physical = 2002 ; free virtual = 6939
INFO: [Common 17-206] Exiting Webtalk at Fri Apr  2 17:40:45 2021...
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 6151.730 ; gain = 0.000 ; free physical = 2045 ; free virtual = 6982
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/pablo/Documentos/Especializacin/5_CLP/Codigos/shift_reg/simulacion/Shift_reg/Shift_reg.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "shift_reg_behav -key {Behavioral:sim_1:Functional:shift_reg} -tclbatch {shift_reg.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source shift_reg.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'shift_reg_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 6220.527 ; gain = 68.797 ; free physical = 2010 ; free virtual = 6956
run all
run all
run all
run 200 ns
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/pablo/Documentos/Especializacin/5_CLP/Codigos/shift_reg/simulacion/Shift_reg/Shift_reg.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'shift_reg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/pablo/Documentos/Especializacin/5_CLP/Codigos/shift_reg/simulacion/Shift_reg/Shift_reg.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj shift_reg_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/pablo/Documentos/Especializacin/5_CLP/Codigos/shift_reg/simulacion/Shift_reg/Shift_reg.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto 322f52da1a7342159716cd435995980b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot shift_reg_behav xil_defaultlib.shift_reg -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] ffd remains a black-box since it has no binding entity [/home/pablo/Documentos/Especialización/5_CLP/Codigos/shift_reg/fuentes/shift_reg.vhd:29]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/pablo/Documentos/Especializacin/5_CLP/Codigos/shift_reg/simulacion/Shift_reg/Shift_reg.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "shift_reg_behav -key {Behavioral:sim_1:Functional:shift_reg} -tclbatch {shift_reg.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source shift_reg.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'shift_reg_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr  2 17:47:41 2021...
