<stg><name>mergeSort_Pipeline_VITIS_LOOP_39_6</name>


<trans_list>

<trans id="23" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %k = alloca i32 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:1 %arr_0_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arr_0

]]></Node>
<StgValue><ssdm name="arr_0_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:2 %sext_ln7_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln7

]]></Node>
<StgValue><ssdm name="sext_ln7_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %sext_ln39_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln39

]]></Node>
<StgValue><ssdm name="sext_ln39_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %sext_ln7_cast = sext i32 %sext_ln7_read

]]></Node>
<StgValue><ssdm name="sext_ln7_cast"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %sext_ln39_cast = sext i32 %sext_ln39_read

]]></Node>
<StgValue><ssdm name="sext_ln39_cast"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i64 %sext_ln39_cast, i64 %k

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc:0 %k_1 = load i64 %k

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc:2 %icmp_ln39 = icmp_slt  i64 %k_1, i64 %sext_ln7_cast

]]></Node>
<StgValue><ssdm name="icmp_ln39"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:3 %br_ln39 = br i1 %icmp_ln39, void %for.inc66.preheader.exitStub, void %for.inc.split

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:0 %specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln5"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:1 %add_ln40 = add i64 %k_1, i64 1

]]></Node>
<StgValue><ssdm name="add_ln40"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:2 %temp_addr = getelementptr i32 %temp, i64 0, i64 %k_1

]]></Node>
<StgValue><ssdm name="temp_addr"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
for.inc.split:3 %store_ln40 = store i32 %arr_0_read, i5 %temp_addr

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:4 %store_ln39 = store i64 %add_ln40, i64 %k

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:5 %br_ln39 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0">
<![CDATA[
for.inc66.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="30" name="sext_ln39" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln39"/></StgValue>
</port>
<port id="31" name="sext_ln7" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln7"/></StgValue>
</port>
<port id="32" name="temp" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="temp"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="33" name="arr_0" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="arr_0"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="35" from="StgValue_34" to="k" fromId="34" toId="4">
</dataflow>
<dataflow id="37" from="_ssdm_op_Read.ap_auto.i32" to="arr_0_read" fromId="36" toId="5">
</dataflow>
<dataflow id="38" from="arr_0" to="arr_0_read" fromId="33" toId="5">
</dataflow>
<dataflow id="39" from="_ssdm_op_Read.ap_auto.i32" to="sext_ln7_read" fromId="36" toId="6">
</dataflow>
<dataflow id="40" from="sext_ln7" to="sext_ln7_read" fromId="31" toId="6">
</dataflow>
<dataflow id="41" from="_ssdm_op_Read.ap_auto.i32" to="sext_ln39_read" fromId="36" toId="7">
</dataflow>
<dataflow id="42" from="sext_ln39" to="sext_ln39_read" fromId="30" toId="7">
</dataflow>
<dataflow id="43" from="sext_ln7_read" to="sext_ln7_cast" fromId="6" toId="8">
</dataflow>
<dataflow id="44" from="sext_ln39_read" to="sext_ln39_cast" fromId="7" toId="9">
</dataflow>
<dataflow id="45" from="sext_ln39_cast" to="store_ln0" fromId="9" toId="10">
</dataflow>
<dataflow id="46" from="k" to="store_ln0" fromId="4" toId="10">
</dataflow>
<dataflow id="47" from="k" to="k_1" fromId="4" toId="12">
</dataflow>
<dataflow id="49" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="48" toId="13">
</dataflow>
<dataflow id="51" from="StgValue_50" to="specpipeline_ln0" fromId="50" toId="13">
</dataflow>
<dataflow id="53" from="StgValue_52" to="specpipeline_ln0" fromId="52" toId="13">
</dataflow>
<dataflow id="54" from="StgValue_34" to="specpipeline_ln0" fromId="34" toId="13">
</dataflow>
<dataflow id="55" from="StgValue_52" to="specpipeline_ln0" fromId="52" toId="13">
</dataflow>
<dataflow id="57" from="p_str" to="specpipeline_ln0" fromId="56" toId="13">
</dataflow>
<dataflow id="58" from="k_1" to="icmp_ln39" fromId="12" toId="14">
</dataflow>
<dataflow id="59" from="sext_ln7_cast" to="icmp_ln39" fromId="8" toId="14">
</dataflow>
<dataflow id="60" from="icmp_ln39" to="br_ln39" fromId="14" toId="15">
</dataflow>
<dataflow id="62" from="_ssdm_op_SpecLoopName" to="specloopname_ln5" fromId="61" toId="16">
</dataflow>
<dataflow id="64" from="empty_10" to="specloopname_ln5" fromId="63" toId="16">
</dataflow>
<dataflow id="65" from="k_1" to="add_ln40" fromId="12" toId="17">
</dataflow>
<dataflow id="67" from="StgValue_66" to="add_ln40" fromId="66" toId="17">
</dataflow>
<dataflow id="68" from="temp" to="temp_addr" fromId="32" toId="18">
</dataflow>
<dataflow id="70" from="StgValue_69" to="temp_addr" fromId="69" toId="18">
</dataflow>
<dataflow id="71" from="k_1" to="temp_addr" fromId="12" toId="18">
</dataflow>
<dataflow id="72" from="arr_0_read" to="store_ln40" fromId="5" toId="19">
</dataflow>
<dataflow id="73" from="temp_addr" to="store_ln40" fromId="18" toId="19">
</dataflow>
<dataflow id="74" from="add_ln40" to="store_ln39" fromId="17" toId="20">
</dataflow>
<dataflow id="75" from="k" to="store_ln39" fromId="4" toId="20">
</dataflow>
<dataflow id="76" from="icmp_ln39" to="StgValue_2" fromId="14" toId="2">
</dataflow>
</dataflows>


</stg>
