##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for FILTER2RAM1/termout
		4.3::Critical Path Report for SPIS_IntClock
		4.4::Critical Path Report for SPI_SCLK(0)_PAD
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (SPIS_IntClock:R vs. SPIS_IntClock:R)
		5.3::Critical Path Report for (SPI_SCLK(0)_PAD:R vs. SPI_SCLK(0)_PAD:F)
		5.4::Critical Path Report for (SPI_SCLK(0)_PAD:F vs. SPI_SCLK(0)_PAD:F)
		5.5::Critical Path Report for (SPI_SCLK(0)_PAD:F vs. SPI_SCLK(0)_PAD:R)
		5.6::Critical Path Report for (FILTER2RAM1/termout:R vs. FILTER2RAM1/termout:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 18
Clock: CyBUS_CLK                       | Frequency: 48.19 MHz  | Target: 72.00 MHz   | 
Clock: CyBUS_CLK(fixed-function)       | N/A                   | Target: 72.00 MHz   | 
Clock: CyILO                           | N/A                   | Target: 0.10 MHz    | 
Clock: CyIMO                           | N/A                   | Target: 24.00 MHz   | 
Clock: CyMASTER_CLK                    | N/A                   | Target: 72.00 MHz   | 
Clock: CyPLL_OUT                       | N/A                   | Target: 72.00 MHz   | 
Clock: DelSig_Ext_CP_Clk               | N/A                   | Target: 72.00 MHz   | 
Clock: DelSig_Ext_CP_Clk(routed)       | N/A                   | Target: 72.00 MHz   | 
Clock: DelSig_theACLK                  | N/A                   | Target: 0.18 MHz    | 
Clock: DelSig_theACLK(fixed-function)  | N/A                   | Target: 0.18 MHz    | 
Clock: FILTER2RAM1/termout             | Frequency: 49.42 MHz  | Target: 36.00 MHz   | 
Clock: SAR1_theACLK                    | N/A                   | Target: 18.00 MHz   | 
Clock: SAR1_theACLK(routed)            | N/A                   | Target: 18.00 MHz   | 
Clock: SAR2_theACLK                    | N/A                   | Target: 18.00 MHz   | 
Clock: SAR2_theACLK(routed)            | N/A                   | Target: 18.00 MHz   | 
Clock: SPIS_IntClock                   | Frequency: 83.16 MHz  | Target: 2.00 MHz    | 
Clock: SPI_SCLK(0)_PAD                 | Frequency: 33.32 MHz  | Target: 100.00 MHz  | 
Clock: \DelSig:DSM\/dec_clock          | N/A                   | Target: 100.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock         Capture Clock        Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------------  -------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK            CyBUS_CLK            13888.9          -6863       N/A              N/A         N/A              N/A         N/A              N/A         
FILTER2RAM1/termout  FILTER2RAM1/termout  27777.8          7542        N/A              N/A         N/A              N/A         N/A              N/A         
SPIS_IntClock        SPIS_IntClock        500000           487975      N/A              N/A         N/A              N/A         N/A              N/A         
SPI_SCLK(0)_PAD      SPI_SCLK(0)_PAD      N/A              N/A         5000             -9018       10000            -9485       5000             -10005      

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name        Setup to Clk  Clock Name:Phase   
---------------  ------------  -----------------  
SPI_MOSI(0)_PAD  3381          SPI_SCLK(0)_PAD:F  
SPI_MOSI(0)_PAD  -2076         SPI_SCLK(0)_PAD:R  
SPI_SS(0)_PAD    11194         SPI_SCLK(0)_PAD:F  


                       3.2::Clock to Out
                       -----------------

Port Name            Clock to Out  Clock Name:Phase             
-------------------  ------------  ---------------------------  
Pin_LED_PWMA(0)_PAD  20365         CyBUS_CLK(fixed-function):R  
Pin_LED_PWMB(0)_PAD  20650         CyBUS_CLK(fixed-function):R  
Pin_test1(0)_PAD     40034         FILTER2RAM1/termout:R        
SPI_MISO(0)_PAD      57767         SPI_SCLK(0)_PAD:F            


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  
SPI_SS(0)_PAD       SPI_MISO(0)_PAD          41747  

 =====================================================================
                    End of Datasheet Report
 #####################################################################
 #####################################################################
                    4::Path Details for Clock Frequency Summary
 =====================================================================
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 48.19 MHz | Target: 72.00 MHz

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin     : SAR2SHIFT1/termout
Path End       : \ShiftBy2_1:DP_select_0\/main_2
Capture Clock  : \ShiftBy2_1:DP_select_0\/clock_0
Path slack     : -6863p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17242
-------------------------------------   ----- 
End-of-path arrival time (ps)           17242
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2SHIFT1/clock                                            drqcell8            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
SAR2SHIFT1/termout               drqcell8      9000   9000  -6863  RISE       1
\ShiftBy2_1:DP_select_0\/main_2  macrocell28   8242  17242  -6863  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftBy2_1:DP_select_0\/clock_0                            macrocell28         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for FILTER2RAM1/termout
*************************************************
Clock: FILTER2RAM1/termout
Frequency: 49.42 MHz | Target: 36.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_7\/q
Path End       : \FreqDiv_1:count_9\/main_11
Capture Clock  : \FreqDiv_1:count_9\/clock_0
Path slack     : 7542p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     15171
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         39439

Launch Clock Arrival Time                       0
+ Clock path delay                      16952
+ Data path delay                       14944
-------------------------------------   ----- 
End-of-path arrival time (ps)           31896
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_7\/clock_0                                 macrocell19      7952  16952  RISE       1

Data path
pin name                                              model name   delay     AT  slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_7\/q                                 macrocell19   1250  18202   7542  RISE       1
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\/main_0  macrocell10   5287  23489   7542  RISE       1
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell10   3350  26839   7542  RISE       1
\FreqDiv_1:count_9\/main_11                           macrocell17   5057  31896   7542  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_9\/clock_0                                 macrocell17      6171  15171  RISE       1


===================================================================== 
4.3::Critical Path Report for SPIS_IntClock
*******************************************
Clock: SPIS_IntClock
Frequency: 83.16 MHz | Target: 2.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:sync_2\/out
Path End       : \SPIS:BSPIS:TxStsReg\/status_0
Capture Clock  : \SPIS:BSPIS:TxStsReg\/clock
Path slack     : 487975p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIS_IntClock:R#1 vs. SPIS_IntClock:R#2)   500000
- Setup time                                                 -500
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11525
-------------------------------------   ----- 
End-of-path arrival time (ps)           11525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:sync_2\/clock                                  synccell            0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIS:BSPIS:sync_2\/out          synccell       1020   1020  487975  RISE       1
\SPIS:BSPIS:tx_status_0\/main_2  macrocell6     4890   5910  487975  RISE       1
\SPIS:BSPIS:tx_status_0\/q       macrocell6     3350   9260  487975  RISE       1
\SPIS:BSPIS:TxStsReg\/status_0   statusicell1   2265  11525  487975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:TxStsReg\/clock                                statusicell1        0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for SPI_SCLK(0)_PAD
*********************************************
Clock: SPI_SCLK(0)_PAD
Frequency: 33.32 MHz | Target: 100.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:BitCounter\/count_3
Path End       : \SPIS:BSPIS:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIS:BSPIS:sR8:Dp:u0\/clock
Path slack     : -10005p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             19406
+ Cycle adjust (SPI_SCLK(0)_PAD:F#1 vs. SPI_SCLK(0)_PAD:R#2)   10000
- Setup time                                                       0
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 29406

Launch Clock Arrival Time                    5000
+ Clock path delay                      21060
+ Data path delay                       13351
-------------------------------------   ----- 
End-of-path arrival time (ps)           39411
 
Launch Clock Path
pin name                                             model name      delay     AT  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ----  ------
SPI_SCLK(0)_PAD                                      \Voltron Main\      0   5000  FALL       1
SPI_SCLK(0)/pad_in                                   iocell20            0   5000  FALL       1
SPI_SCLK(0)/fb                                       iocell20        12350  17350  FALL       1
\SPIS:BSPIS:BitCounter\/clock_n                      count7cell       8710  26060  FALL       1

Data path
pin name                         model name     delay     AT   slack  edge  Fanout
-------------------------------  -------------  -----  -----  ------  ----  ------
\SPIS:BSPIS:BitCounter\/count_3  count7cell      1940  28000  -10005  RISE       1
\SPIS:BSPIS:tx_load\/main_0      macrocell1      2318  30318  -10005  RISE       1
\SPIS:BSPIS:tx_load\/q           macrocell1      3350  33668  -10005  RISE       1
\SPIS:BSPIS:sR8:Dp:u0\/f1_load   datapathcell1   5743  39411  -10005  RISE       1

Capture Clock Path
pin name                                             model name      delay     AT  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ----  ------
SPI_SCLK(0)_PAD                                      \Voltron Main\      0      0  RISE       1
SPI_SCLK(0)/pad_in                                   iocell20            0      0  RISE       1
SPI_SCLK(0)/fb                                       iocell20        12350  12350  RISE       1
\SPIS:BSPIS:sR8:Dp:u0\/clock                         datapathcell1    7056  19406  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SAR2SHIFT1/termout
Path End       : \ShiftBy2_1:DP_select_0\/main_2
Capture Clock  : \ShiftBy2_1:DP_select_0\/clock_0
Path slack     : -6863p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17242
-------------------------------------   ----- 
End-of-path arrival time (ps)           17242
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2SHIFT1/clock                                            drqcell8            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
SAR2SHIFT1/termout               drqcell8      9000   9000  -6863  RISE       1
\ShiftBy2_1:DP_select_0\/main_2  macrocell28   8242  17242  -6863  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftBy2_1:DP_select_0\/clock_0                            macrocell28         0      0  RISE       1


5.2::Critical Path Report for (SPIS_IntClock:R vs. SPIS_IntClock:R)
*******************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:sync_2\/out
Path End       : \SPIS:BSPIS:TxStsReg\/status_0
Capture Clock  : \SPIS:BSPIS:TxStsReg\/clock
Path slack     : 487975p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIS_IntClock:R#1 vs. SPIS_IntClock:R#2)   500000
- Setup time                                                 -500
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11525
-------------------------------------   ----- 
End-of-path arrival time (ps)           11525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:sync_2\/clock                                  synccell            0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIS:BSPIS:sync_2\/out          synccell       1020   1020  487975  RISE       1
\SPIS:BSPIS:tx_status_0\/main_2  macrocell6     4890   5910  487975  RISE       1
\SPIS:BSPIS:tx_status_0\/q       macrocell6     3350   9260  487975  RISE       1
\SPIS:BSPIS:TxStsReg\/status_0   statusicell1   2265  11525  487975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:TxStsReg\/clock                                statusicell1        0      0  RISE       1


5.3::Critical Path Report for (SPI_SCLK(0)_PAD:R vs. SPI_SCLK(0)_PAD:F)
***********************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:mosi_tmp\/q
Path End       : \SPIS:BSPIS:sR8:Dp:u0\/route_si
Capture Clock  : \SPIS:BSPIS:sR8:Dp:u0\/clock
Path slack     : -9018p

Capture Clock Arrival Time                                      5000
+ Clock path delay                                             19406
+ Cycle adjust (SPI_SCLK(0)_PAD:R#1 vs. SPI_SCLK(0)_PAD:F#1)       0
- Setup time                                                   -1970
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 22436

Launch Clock Arrival Time                       0
+ Clock path delay                      21060
+ Data path delay                       10394
-------------------------------------   ----- 
End-of-path arrival time (ps)           31454
 
Launch Clock Path
pin name                                             model name      delay     AT  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ----  ------
SPI_SCLK(0)_PAD                                      \Voltron Main\      0      0  RISE       1
SPI_SCLK(0)/pad_in                                   iocell20            0      0  RISE       1
SPI_SCLK(0)/fb                                       iocell20        12350  12350  RISE       1
\SPIS:BSPIS:mosi_tmp\/clock_0                        macrocell14      8710  21060  RISE       1

Data path
pin name                         model name     delay     AT  slack  edge  Fanout
-------------------------------  -------------  -----  -----  -----  ----  ------
\SPIS:BSPIS:mosi_tmp\/q          macrocell14     1250  22310  -9018  RISE       1
\SPIS:BSPIS:mosi_to_dp\/main_4   macrocell8      2884  25194  -9018  RISE       1
\SPIS:BSPIS:mosi_to_dp\/q        macrocell8      3350  28544  -9018  RISE       1
\SPIS:BSPIS:sR8:Dp:u0\/route_si  datapathcell1   2910  31454  -9018  RISE       1

Capture Clock Path
pin name                                             model name      delay     AT  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ----  ------
SPI_SCLK(0)_PAD                                      \Voltron Main\      0   5000  FALL       1
SPI_SCLK(0)/pad_in                                   iocell20            0   5000  FALL       1
SPI_SCLK(0)/fb                                       iocell20        12350  17350  FALL       1
\SPIS:BSPIS:sR8:Dp:u0\/clock                         datapathcell1    7056  24406  FALL       1


5.4::Critical Path Report for (SPI_SCLK(0)_PAD:F vs. SPI_SCLK(0)_PAD:F)
***********************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:BitCounter\/count_3
Path End       : \SPIS:BSPIS:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPIS:BSPIS:sR8:Dp:u0\/clock
Path slack     : -9485p

Capture Clock Arrival Time                                      5000
+ Clock path delay                                             19406
+ Cycle adjust (SPI_SCLK(0)_PAD:F#1 vs. SPI_SCLK(0)_PAD:F#2)   10000
- Setup time                                                   -4480
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 29926

Launch Clock Arrival Time                    5000
+ Clock path delay                      21060
+ Data path delay                       13351
-------------------------------------   ----- 
End-of-path arrival time (ps)           39411
 
Launch Clock Path
pin name                                             model name      delay     AT  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ----  ------
SPI_SCLK(0)_PAD                                      \Voltron Main\      0   5000  FALL       1
SPI_SCLK(0)/pad_in                                   iocell20            0   5000  FALL       1
SPI_SCLK(0)/fb                                       iocell20        12350  17350  FALL       1
\SPIS:BSPIS:BitCounter\/clock_n                      count7cell       8710  26060  FALL       1

Data path
pin name                          model name     delay     AT  slack  edge  Fanout
--------------------------------  -------------  -----  -----  -----  ----  ------
\SPIS:BSPIS:BitCounter\/count_3   count7cell      1940  28000  -9485  RISE       1
\SPIS:BSPIS:tx_load\/main_0       macrocell1      2318  30318  -9485  RISE       1
\SPIS:BSPIS:tx_load\/q            macrocell1      3350  33668  -9485  RISE       1
\SPIS:BSPIS:sR8:Dp:u0\/cs_addr_0  datapathcell1   5743  39411  -9485  RISE       1

Capture Clock Path
pin name                                             model name      delay     AT  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ----  ------
SPI_SCLK(0)_PAD                                      \Voltron Main\      0   5000  FALL       1
SPI_SCLK(0)/pad_in                                   iocell20            0   5000  FALL       1
SPI_SCLK(0)/fb                                       iocell20        12350  17350  FALL       1
\SPIS:BSPIS:sR8:Dp:u0\/clock                         datapathcell1    7056  24406  FALL       1


5.5::Critical Path Report for (SPI_SCLK(0)_PAD:F vs. SPI_SCLK(0)_PAD:R)
***********************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:BitCounter\/count_3
Path End       : \SPIS:BSPIS:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIS:BSPIS:sR8:Dp:u0\/clock
Path slack     : -10005p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             19406
+ Cycle adjust (SPI_SCLK(0)_PAD:F#1 vs. SPI_SCLK(0)_PAD:R#2)   10000
- Setup time                                                       0
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 29406

Launch Clock Arrival Time                    5000
+ Clock path delay                      21060
+ Data path delay                       13351
-------------------------------------   ----- 
End-of-path arrival time (ps)           39411
 
Launch Clock Path
pin name                                             model name      delay     AT  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ----  ------
SPI_SCLK(0)_PAD                                      \Voltron Main\      0   5000  FALL       1
SPI_SCLK(0)/pad_in                                   iocell20            0   5000  FALL       1
SPI_SCLK(0)/fb                                       iocell20        12350  17350  FALL       1
\SPIS:BSPIS:BitCounter\/clock_n                      count7cell       8710  26060  FALL       1

Data path
pin name                         model name     delay     AT   slack  edge  Fanout
-------------------------------  -------------  -----  -----  ------  ----  ------
\SPIS:BSPIS:BitCounter\/count_3  count7cell      1940  28000  -10005  RISE       1
\SPIS:BSPIS:tx_load\/main_0      macrocell1      2318  30318  -10005  RISE       1
\SPIS:BSPIS:tx_load\/q           macrocell1      3350  33668  -10005  RISE       1
\SPIS:BSPIS:sR8:Dp:u0\/f1_load   datapathcell1   5743  39411  -10005  RISE       1

Capture Clock Path
pin name                                             model name      delay     AT  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ----  ------
SPI_SCLK(0)_PAD                                      \Voltron Main\      0      0  RISE       1
SPI_SCLK(0)/pad_in                                   iocell20            0      0  RISE       1
SPI_SCLK(0)/fb                                       iocell20        12350  12350  RISE       1
\SPIS:BSPIS:sR8:Dp:u0\/clock                         datapathcell1    7056  19406  RISE       1


5.6::Critical Path Report for (FILTER2RAM1/termout:R vs. FILTER2RAM1/termout:R)
*******************************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_7\/q
Path End       : \FreqDiv_1:count_9\/main_11
Capture Clock  : \FreqDiv_1:count_9\/clock_0
Path slack     : 7542p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     15171
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         39439

Launch Clock Arrival Time                       0
+ Clock path delay                      16952
+ Data path delay                       14944
-------------------------------------   ----- 
End-of-path arrival time (ps)           31896
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_7\/clock_0                                 macrocell19      7952  16952  RISE       1

Data path
pin name                                              model name   delay     AT  slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_7\/q                                 macrocell19   1250  18202   7542  RISE       1
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\/main_0  macrocell10   5287  23489   7542  RISE       1
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell10   3350  26839   7542  RISE       1
\FreqDiv_1:count_9\/main_11                           macrocell17   5057  31896   7542  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_9\/clock_0                                 macrocell17      6171  15171  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:BitCounter\/count_3
Path End       : \SPIS:BSPIS:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIS:BSPIS:sR8:Dp:u0\/clock
Path slack     : -10005p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             19406
+ Cycle adjust (SPI_SCLK(0)_PAD:F#1 vs. SPI_SCLK(0)_PAD:R#2)   10000
- Setup time                                                       0
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 29406

Launch Clock Arrival Time                    5000
+ Clock path delay                      21060
+ Data path delay                       13351
-------------------------------------   ----- 
End-of-path arrival time (ps)           39411
 
Launch Clock Path
pin name                                             model name      delay     AT  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ----  ------
SPI_SCLK(0)_PAD                                      \Voltron Main\      0   5000  FALL       1
SPI_SCLK(0)/pad_in                                   iocell20            0   5000  FALL       1
SPI_SCLK(0)/fb                                       iocell20        12350  17350  FALL       1
\SPIS:BSPIS:BitCounter\/clock_n                      count7cell       8710  26060  FALL       1

Data path
pin name                         model name     delay     AT   slack  edge  Fanout
-------------------------------  -------------  -----  -----  ------  ----  ------
\SPIS:BSPIS:BitCounter\/count_3  count7cell      1940  28000  -10005  RISE       1
\SPIS:BSPIS:tx_load\/main_0      macrocell1      2318  30318  -10005  RISE       1
\SPIS:BSPIS:tx_load\/q           macrocell1      3350  33668  -10005  RISE       1
\SPIS:BSPIS:sR8:Dp:u0\/f1_load   datapathcell1   5743  39411  -10005  RISE       1

Capture Clock Path
pin name                                             model name      delay     AT  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ----  ------
SPI_SCLK(0)_PAD                                      \Voltron Main\      0      0  RISE       1
SPI_SCLK(0)/pad_in                                   iocell20            0      0  RISE       1
SPI_SCLK(0)/fb                                       iocell20        12350  12350  RISE       1
\SPIS:BSPIS:sR8:Dp:u0\/clock                         datapathcell1    7056  19406  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:BitCounter\/count_3
Path End       : \SPIS:BSPIS:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPIS:BSPIS:sR8:Dp:u0\/clock
Path slack     : -9485p

Capture Clock Arrival Time                                      5000
+ Clock path delay                                             19406
+ Cycle adjust (SPI_SCLK(0)_PAD:F#1 vs. SPI_SCLK(0)_PAD:F#2)   10000
- Setup time                                                   -4480
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 29926

Launch Clock Arrival Time                    5000
+ Clock path delay                      21060
+ Data path delay                       13351
-------------------------------------   ----- 
End-of-path arrival time (ps)           39411
 
Launch Clock Path
pin name                                             model name      delay     AT  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ----  ------
SPI_SCLK(0)_PAD                                      \Voltron Main\      0   5000  FALL       1
SPI_SCLK(0)/pad_in                                   iocell20            0   5000  FALL       1
SPI_SCLK(0)/fb                                       iocell20        12350  17350  FALL       1
\SPIS:BSPIS:BitCounter\/clock_n                      count7cell       8710  26060  FALL       1

Data path
pin name                          model name     delay     AT  slack  edge  Fanout
--------------------------------  -------------  -----  -----  -----  ----  ------
\SPIS:BSPIS:BitCounter\/count_3   count7cell      1940  28000  -9485  RISE       1
\SPIS:BSPIS:tx_load\/main_0       macrocell1      2318  30318  -9485  RISE       1
\SPIS:BSPIS:tx_load\/q            macrocell1      3350  33668  -9485  RISE       1
\SPIS:BSPIS:sR8:Dp:u0\/cs_addr_0  datapathcell1   5743  39411  -9485  RISE       1

Capture Clock Path
pin name                                             model name      delay     AT  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ----  ------
SPI_SCLK(0)_PAD                                      \Voltron Main\      0   5000  FALL       1
SPI_SCLK(0)/pad_in                                   iocell20            0   5000  FALL       1
SPI_SCLK(0)/fb                                       iocell20        12350  17350  FALL       1
\SPIS:BSPIS:sR8:Dp:u0\/clock                         datapathcell1    7056  24406  FALL       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:mosi_tmp\/q
Path End       : \SPIS:BSPIS:sR8:Dp:u0\/route_si
Capture Clock  : \SPIS:BSPIS:sR8:Dp:u0\/clock
Path slack     : -9018p

Capture Clock Arrival Time                                      5000
+ Clock path delay                                             19406
+ Cycle adjust (SPI_SCLK(0)_PAD:R#1 vs. SPI_SCLK(0)_PAD:F#1)       0
- Setup time                                                   -1970
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 22436

Launch Clock Arrival Time                       0
+ Clock path delay                      21060
+ Data path delay                       10394
-------------------------------------   ----- 
End-of-path arrival time (ps)           31454
 
Launch Clock Path
pin name                                             model name      delay     AT  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ----  ------
SPI_SCLK(0)_PAD                                      \Voltron Main\      0      0  RISE       1
SPI_SCLK(0)/pad_in                                   iocell20            0      0  RISE       1
SPI_SCLK(0)/fb                                       iocell20        12350  12350  RISE       1
\SPIS:BSPIS:mosi_tmp\/clock_0                        macrocell14      8710  21060  RISE       1

Data path
pin name                         model name     delay     AT  slack  edge  Fanout
-------------------------------  -------------  -----  -----  -----  ----  ------
\SPIS:BSPIS:mosi_tmp\/q          macrocell14     1250  22310  -9018  RISE       1
\SPIS:BSPIS:mosi_to_dp\/main_4   macrocell8      2884  25194  -9018  RISE       1
\SPIS:BSPIS:mosi_to_dp\/q        macrocell8      3350  28544  -9018  RISE       1
\SPIS:BSPIS:sR8:Dp:u0\/route_si  datapathcell1   2910  31454  -9018  RISE       1

Capture Clock Path
pin name                                             model name      delay     AT  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ----  ------
SPI_SCLK(0)_PAD                                      \Voltron Main\      0   5000  FALL       1
SPI_SCLK(0)/pad_in                                   iocell20            0   5000  FALL       1
SPI_SCLK(0)/fb                                       iocell20        12350  17350  FALL       1
\SPIS:BSPIS:sR8:Dp:u0\/clock                         datapathcell1    7056  24406  FALL       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SAR2SHIFT1/termout
Path End       : \ShiftBy2_1:DP_select_0\/main_2
Capture Clock  : \ShiftBy2_1:DP_select_0\/clock_0
Path slack     : -6863p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17242
-------------------------------------   ----- 
End-of-path arrival time (ps)           17242
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2SHIFT1/clock                                            drqcell8            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
SAR2SHIFT1/termout               drqcell8      9000   9000  -6863  RISE       1
\ShiftBy2_1:DP_select_0\/main_2  macrocell28   8242  17242  -6863  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftBy2_1:DP_select_0\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SAR2SHIFT2/termout
Path End       : \ShiftBy2_2:DP_select_0\/main_2
Capture Clock  : \ShiftBy2_2:DP_select_0\/clock_0
Path slack     : -5372p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15750
-------------------------------------   ----- 
End-of-path arrival time (ps)           15750
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SAR2SHIFT2/clock                                            drqcell9            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
SAR2SHIFT2/termout               drqcell9      9000   9000  -5372  RISE       1
\ShiftBy2_2:DP_select_0\/main_2  macrocell31   6750  15750  -5372  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftBy2_2:DP_select_0\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftBy2_1:DP_select_0\/q
Path End       : \ShiftBy2_1:DP:u0\/cs_addr_0
Capture Clock  : \ShiftBy2_1:DP:u0\/clock
Path slack     : 1587p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6000
------------------------------------------------   ----- 
End-of-path required time (ps)                      7889

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6302
-------------------------------------   ---- 
End-of-path arrival time (ps)           6302
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftBy2_1:DP_select_0\/clock_0                            macrocell28         0      0  RISE       1

Data path
pin name                      model name     delay     AT  slack  edge  Fanout
----------------------------  -------------  -----  -----  -----  ----  ------
\ShiftBy2_1:DP_select_0\/q    macrocell28     1250   1250   1587  RISE       1
\ShiftBy2_1:DP:u0\/cs_addr_0  datapathcell2   5052   6302   1587  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftBy2_1:DP:u0\/clock                                    datapathcell2       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftBy2_1:DP_select_0\/q
Path End       : \ShiftBy2_1:DP:u1\/cs_addr_0
Capture Clock  : \ShiftBy2_1:DP:u1\/clock
Path slack     : 1588p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6000
------------------------------------------------   ----- 
End-of-path required time (ps)                      7889

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6301
-------------------------------------   ---- 
End-of-path arrival time (ps)           6301
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftBy2_1:DP_select_0\/clock_0                            macrocell28         0      0  RISE       1

Data path
pin name                      model name     delay     AT  slack  edge  Fanout
----------------------------  -------------  -----  -----  -----  ----  ------
\ShiftBy2_1:DP_select_0\/q    macrocell28     1250   1250   1587  RISE       1
\ShiftBy2_1:DP:u1\/cs_addr_0  datapathcell3   5051   6301   1588  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftBy2_1:DP:u1\/clock                                    datapathcell3       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftBy2_1:DP_select_1\/q
Path End       : \ShiftBy2_1:DP:u1\/cs_addr_1
Capture Clock  : \ShiftBy2_1:DP:u1\/clock
Path slack     : 3450p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6000
------------------------------------------------   ----- 
End-of-path required time (ps)                      7889

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4439
-------------------------------------   ---- 
End-of-path arrival time (ps)           4439
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftBy2_1:DP_select_1\/clock_0                            macrocell29         0      0  RISE       1

Data path
pin name                      model name     delay     AT  slack  edge  Fanout
----------------------------  -------------  -----  -----  -----  ----  ------
\ShiftBy2_1:DP_select_1\/q    macrocell29     1250   1250   3450  RISE       1
\ShiftBy2_1:DP:u1\/cs_addr_1  datapathcell3   3189   4439   3450  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftBy2_1:DP:u1\/clock                                    datapathcell3       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftBy2_1:DP_select_1\/q
Path End       : \ShiftBy2_1:DP:u0\/cs_addr_1
Capture Clock  : \ShiftBy2_1:DP:u0\/clock
Path slack     : 3475p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6000
------------------------------------------------   ----- 
End-of-path required time (ps)                      7889

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4414
-------------------------------------   ---- 
End-of-path arrival time (ps)           4414
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftBy2_1:DP_select_1\/clock_0                            macrocell29         0      0  RISE       1

Data path
pin name                      model name     delay     AT  slack  edge  Fanout
----------------------------  -------------  -----  -----  -----  ----  ------
\ShiftBy2_1:DP_select_1\/q    macrocell29     1250   1250   3450  RISE       1
\ShiftBy2_1:DP:u0\/cs_addr_1  datapathcell2   3164   4414   3475  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftBy2_1:DP:u0\/clock                                    datapathcell2       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftBy2_2:DP_select_1\/q
Path End       : \ShiftBy2_2:DP:u0\/cs_addr_1
Capture Clock  : \ShiftBy2_2:DP:u0\/clock
Path slack     : 3732p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6000
------------------------------------------------   ----- 
End-of-path required time (ps)                      7889

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4157
-------------------------------------   ---- 
End-of-path arrival time (ps)           4157
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftBy2_2:DP_select_1\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                      model name     delay     AT  slack  edge  Fanout
----------------------------  -------------  -----  -----  -----  ----  ------
\ShiftBy2_2:DP_select_1\/q    macrocell32     1250   1250   3732  RISE       1
\ShiftBy2_2:DP:u0\/cs_addr_1  datapathcell4   2907   4157   3732  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftBy2_2:DP:u0\/clock                                    datapathcell4       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftBy2_2:DP_select_1\/q
Path End       : \ShiftBy2_2:DP:u1\/cs_addr_1
Capture Clock  : \ShiftBy2_2:DP:u1\/clock
Path slack     : 3733p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6000
------------------------------------------------   ----- 
End-of-path required time (ps)                      7889

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4156
-------------------------------------   ---- 
End-of-path arrival time (ps)           4156
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftBy2_2:DP_select_1\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                      model name     delay     AT  slack  edge  Fanout
----------------------------  -------------  -----  -----  -----  ----  ------
\ShiftBy2_2:DP_select_1\/q    macrocell32     1250   1250   3732  RISE       1
\ShiftBy2_2:DP:u1\/cs_addr_1  datapathcell5   2906   4156   3733  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftBy2_2:DP:u1\/clock                                    datapathcell5       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftBy2_2:DP_select_0\/q
Path End       : \ShiftBy2_2:DP:u0\/cs_addr_0
Capture Clock  : \ShiftBy2_2:DP:u0\/clock
Path slack     : 3735p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6000
------------------------------------------------   ----- 
End-of-path required time (ps)                      7889

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4154
-------------------------------------   ---- 
End-of-path arrival time (ps)           4154
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftBy2_2:DP_select_0\/clock_0                            macrocell31         0      0  RISE       1

Data path
pin name                      model name     delay     AT  slack  edge  Fanout
----------------------------  -------------  -----  -----  -----  ----  ------
\ShiftBy2_2:DP_select_0\/q    macrocell31     1250   1250   3735  RISE       1
\ShiftBy2_2:DP:u0\/cs_addr_0  datapathcell4   2904   4154   3735  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftBy2_2:DP:u0\/clock                                    datapathcell4       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftBy2_2:DP_select_0\/q
Path End       : \ShiftBy2_2:DP:u1\/cs_addr_0
Capture Clock  : \ShiftBy2_2:DP:u1\/clock
Path slack     : 3737p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6000
------------------------------------------------   ----- 
End-of-path required time (ps)                      7889

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4152
-------------------------------------   ---- 
End-of-path arrival time (ps)           4152
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftBy2_2:DP_select_0\/clock_0                            macrocell31         0      0  RISE       1

Data path
pin name                      model name     delay     AT  slack  edge  Fanout
----------------------------  -------------  -----  -----  -----  ----  ------
\ShiftBy2_2:DP_select_0\/q    macrocell31     1250   1250   3735  RISE       1
\ShiftBy2_2:DP:u1\/cs_addr_0  datapathcell5   2902   4152   3737  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftBy2_2:DP:u1\/clock                                    datapathcell5       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_8031/q
Path End       : Net_8031/main_0
Capture Clock  : Net_8031/clock_0
Path slack     : 5351p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5027
-------------------------------------   ---- 
End-of-path arrival time (ps)           5027
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_8031/clock_0                                            macrocell30         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_8031/q       macrocell30   1250   1250   5351  RISE       1
Net_8031/main_0  macrocell30   3777   5027   5351  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_8031/clock_0                                            macrocell30         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftBy2_1:DP_select_0\/q
Path End       : Net_8028/main_1
Capture Clock  : Net_8028/clock_0
Path slack     : 5825p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4554
-------------------------------------   ---- 
End-of-path arrival time (ps)           4554
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftBy2_1:DP_select_0\/clock_0                            macrocell28         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\ShiftBy2_1:DP_select_0\/q  macrocell28   1250   1250   1587  RISE       1
Net_8028/main_1             macrocell27   3304   4554   5825  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_8028/clock_0                                            macrocell27         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftBy2_1:DP_select_0\/q
Path End       : \ShiftBy2_1:DP_select_0\/main_0
Capture Clock  : \ShiftBy2_1:DP_select_0\/clock_0
Path slack     : 5825p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4554
-------------------------------------   ---- 
End-of-path arrival time (ps)           4554
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftBy2_1:DP_select_0\/clock_0                            macrocell28         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\ShiftBy2_1:DP_select_0\/q       macrocell28   1250   1250   1587  RISE       1
\ShiftBy2_1:DP_select_0\/main_0  macrocell28   3304   4554   5825  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftBy2_1:DP_select_0\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftBy2_1:DP_select_0\/q
Path End       : \ShiftBy2_1:DP_select_1\/main_0
Capture Clock  : \ShiftBy2_1:DP_select_1\/clock_0
Path slack     : 5825p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4554
-------------------------------------   ---- 
End-of-path arrival time (ps)           4554
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftBy2_1:DP_select_0\/clock_0                            macrocell28         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\ShiftBy2_1:DP_select_0\/q       macrocell28   1250   1250   1587  RISE       1
\ShiftBy2_1:DP_select_1\/main_0  macrocell29   3304   4554   5825  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftBy2_1:DP_select_1\/clock_0                            macrocell29         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftBy2_1:DP_select_1\/q
Path End       : Net_8028/main_2
Capture Clock  : Net_8028/clock_0
Path slack     : 5944p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4435
-------------------------------------   ---- 
End-of-path arrival time (ps)           4435
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftBy2_1:DP_select_1\/clock_0                            macrocell29         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\ShiftBy2_1:DP_select_1\/q  macrocell29   1250   1250   3450  RISE       1
Net_8028/main_2             macrocell27   3185   4435   5944  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_8028/clock_0                                            macrocell27         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftBy2_1:DP_select_1\/q
Path End       : \ShiftBy2_1:DP_select_0\/main_1
Capture Clock  : \ShiftBy2_1:DP_select_0\/clock_0
Path slack     : 5944p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4435
-------------------------------------   ---- 
End-of-path arrival time (ps)           4435
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftBy2_1:DP_select_1\/clock_0                            macrocell29         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\ShiftBy2_1:DP_select_1\/q       macrocell29   1250   1250   3450  RISE       1
\ShiftBy2_1:DP_select_0\/main_1  macrocell28   3185   4435   5944  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftBy2_1:DP_select_0\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftBy2_1:DP_select_1\/q
Path End       : \ShiftBy2_1:DP_select_1\/main_1
Capture Clock  : \ShiftBy2_1:DP_select_1\/clock_0
Path slack     : 5944p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4435
-------------------------------------   ---- 
End-of-path arrival time (ps)           4435
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftBy2_1:DP_select_1\/clock_0                            macrocell29         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\ShiftBy2_1:DP_select_1\/q       macrocell29   1250   1250   3450  RISE       1
\ShiftBy2_1:DP_select_1\/main_1  macrocell29   3185   4435   5944  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftBy2_1:DP_select_1\/clock_0                            macrocell29         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftBy2_2:DP_select_1\/q
Path End       : Net_8031/main_2
Capture Clock  : Net_8031/clock_0
Path slack     : 6231p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4148
-------------------------------------   ---- 
End-of-path arrival time (ps)           4148
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftBy2_2:DP_select_1\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\ShiftBy2_2:DP_select_1\/q  macrocell32   1250   1250   3732  RISE       1
Net_8031/main_2             macrocell30   2898   4148   6231  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_8031/clock_0                                            macrocell30         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftBy2_2:DP_select_1\/q
Path End       : \ShiftBy2_2:DP_select_0\/main_1
Capture Clock  : \ShiftBy2_2:DP_select_0\/clock_0
Path slack     : 6231p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4148
-------------------------------------   ---- 
End-of-path arrival time (ps)           4148
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftBy2_2:DP_select_1\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\ShiftBy2_2:DP_select_1\/q       macrocell32   1250   1250   3732  RISE       1
\ShiftBy2_2:DP_select_0\/main_1  macrocell31   2898   4148   6231  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftBy2_2:DP_select_0\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftBy2_2:DP_select_1\/q
Path End       : \ShiftBy2_2:DP_select_1\/main_1
Capture Clock  : \ShiftBy2_2:DP_select_1\/clock_0
Path slack     : 6231p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4148
-------------------------------------   ---- 
End-of-path arrival time (ps)           4148
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftBy2_2:DP_select_1\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\ShiftBy2_2:DP_select_1\/q       macrocell32   1250   1250   3732  RISE       1
\ShiftBy2_2:DP_select_1\/main_1  macrocell32   2898   4148   6231  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftBy2_2:DP_select_1\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftBy2_2:DP_select_0\/q
Path End       : Net_8031/main_1
Capture Clock  : Net_8031/clock_0
Path slack     : 6235p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4144
-------------------------------------   ---- 
End-of-path arrival time (ps)           4144
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftBy2_2:DP_select_0\/clock_0                            macrocell31         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\ShiftBy2_2:DP_select_0\/q  macrocell31   1250   1250   3735  RISE       1
Net_8031/main_1             macrocell30   2894   4144   6235  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_8031/clock_0                                            macrocell30         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftBy2_2:DP_select_0\/q
Path End       : \ShiftBy2_2:DP_select_0\/main_0
Capture Clock  : \ShiftBy2_2:DP_select_0\/clock_0
Path slack     : 6235p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4144
-------------------------------------   ---- 
End-of-path arrival time (ps)           4144
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftBy2_2:DP_select_0\/clock_0                            macrocell31         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\ShiftBy2_2:DP_select_0\/q       macrocell31   1250   1250   3735  RISE       1
\ShiftBy2_2:DP_select_0\/main_0  macrocell31   2894   4144   6235  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftBy2_2:DP_select_0\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftBy2_2:DP_select_0\/q
Path End       : \ShiftBy2_2:DP_select_1\/main_0
Capture Clock  : \ShiftBy2_2:DP_select_1\/clock_0
Path slack     : 6235p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4144
-------------------------------------   ---- 
End-of-path arrival time (ps)           4144
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftBy2_2:DP_select_0\/clock_0                            macrocell31         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\ShiftBy2_2:DP_select_0\/q       macrocell31   1250   1250   3735  RISE       1
\ShiftBy2_2:DP_select_1\/main_0  macrocell32   2894   4144   6235  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftBy2_2:DP_select_1\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_8028/q
Path End       : Net_8028/main_0
Capture Clock  : Net_8028/clock_0
Path slack     : 6888p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3491
-------------------------------------   ---- 
End-of-path arrival time (ps)           3491
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_8028/clock_0                                            macrocell27         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_8028/q       macrocell27   1250   1250   6888  RISE       1
Net_8028/main_0  macrocell27   2241   3491   6888  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_8028/clock_0                                            macrocell27         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_7\/q
Path End       : \FreqDiv_1:count_9\/main_11
Capture Clock  : \FreqDiv_1:count_9\/clock_0
Path slack     : 7542p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     15171
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         39439

Launch Clock Arrival Time                       0
+ Clock path delay                      16952
+ Data path delay                       14944
-------------------------------------   ----- 
End-of-path arrival time (ps)           31896
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_7\/clock_0                                 macrocell19      7952  16952  RISE       1

Data path
pin name                                              model name   delay     AT  slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_7\/q                                 macrocell19   1250  18202   7542  RISE       1
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\/main_0  macrocell10   5287  23489   7542  RISE       1
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell10   3350  26839   7542  RISE       1
\FreqDiv_1:count_9\/main_11                           macrocell17   5057  31896   7542  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_9\/clock_0                                 macrocell17      6171  15171  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_7\/q
Path End       : \FreqDiv_1:count_8\/main_11
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 7648p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16078
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         40345

Launch Clock Arrival Time                       0
+ Clock path delay                      16952
+ Data path delay                       15746
-------------------------------------   ----- 
End-of-path arrival time (ps)           32698
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_7\/clock_0                                 macrocell19      7952  16952  RISE       1

Data path
pin name                                              model name   delay     AT  slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_7\/q                                 macrocell19   1250  18202   7542  RISE       1
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\/main_0  macrocell10   5287  23489   7542  RISE       1
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell10   3350  26839   7542  RISE       1
\FreqDiv_1:count_8\/main_11                           macrocell18   5859  32698   7648  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_8\/clock_0                                 macrocell18      7078  16078  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftBy2_1:DP:u0\/sol_msb
Path End       : \ShiftBy2_1:DP:u1\/sir
Capture Clock  : \ShiftBy2_1:DP:u1\/clock
Path slack     : 10159p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3010
------------------------------------------------   ----- 
End-of-path required time (ps)                     10879

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       720
-------------------------------------   --- 
End-of-path arrival time (ps)           720
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftBy2_1:DP:u0\/clock                                    datapathcell2       0      0  RISE       1

Data path
pin name                    model name     delay     AT  slack  edge  Fanout
--------------------------  -------------  -----  -----  -----  ----  ------
\ShiftBy2_1:DP:u0\/sol_msb  datapathcell2    720    720  10159  RISE       1
\ShiftBy2_1:DP:u1\/sir      datapathcell3      0    720  10159  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftBy2_1:DP:u1\/clock                                    datapathcell3       0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftBy2_2:DP:u0\/sol_msb
Path End       : \ShiftBy2_2:DP:u1\/sir
Capture Clock  : \ShiftBy2_2:DP:u1\/clock
Path slack     : 10159p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3010
------------------------------------------------   ----- 
End-of-path required time (ps)                     10879

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       720
-------------------------------------   --- 
End-of-path arrival time (ps)           720
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftBy2_2:DP:u0\/clock                                    datapathcell4       0      0  RISE       1

Data path
pin name                    model name     delay     AT  slack  edge  Fanout
--------------------------  -------------  -----  -----  -----  ----  ------
\ShiftBy2_2:DP:u0\/sol_msb  datapathcell4    720    720  10159  RISE       1
\ShiftBy2_2:DP:u1\/sir      datapathcell5      0    720  10159  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftBy2_2:DP:u1\/clock                                    datapathcell5       0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_7\/q
Path End       : \FreqDiv_1:count_6\/main_3
Capture Clock  : \FreqDiv_1:count_6\/clock_0
Path slack     : 14211p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     14335
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38603

Launch Clock Arrival Time                       0
+ Clock path delay                      16952
+ Data path delay                        7440
-------------------------------------   ----- 
End-of-path arrival time (ps)           24393
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_7\/clock_0                                 macrocell19      7952  16952  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_7\/q       macrocell19   1250  18202   7542  RISE       1
\FreqDiv_1:count_6\/main_3  macrocell20   6190  24393  14211  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_6\/clock_0                                 macrocell20      5335  14335  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_7\/q
Path End       : \FreqDiv_1:count_5\/main_3
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 14211p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     14335
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38603

Launch Clock Arrival Time                       0
+ Clock path delay                      16952
+ Data path delay                        7440
-------------------------------------   ----- 
End-of-path arrival time (ps)           24393
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_7\/clock_0                                 macrocell19      7952  16952  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_7\/q       macrocell19   1250  18202   7542  RISE       1
\FreqDiv_1:count_5\/main_3  macrocell21   6190  24393  14211  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_5\/clock_0                                 macrocell21      5335  14335  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_3\/q
Path End       : \FreqDiv_1:count_6\/main_7
Capture Clock  : \FreqDiv_1:count_6\/clock_0
Path slack     : 14454p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     14335
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38603

Launch Clock Arrival Time                       0
+ Clock path delay                      16078
+ Data path delay                        8072
-------------------------------------   ----- 
End-of-path arrival time (ps)           24149
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_3\/clock_0                                 macrocell23      7078  16078  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_3\/q       macrocell23   1250  17328   9284  RISE       1
\FreqDiv_1:count_6\/main_7  macrocell20   6822  24149  14454  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_6\/clock_0                                 macrocell20      5335  14335  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_3\/q
Path End       : \FreqDiv_1:count_5\/main_7
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 14454p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     14335
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38603

Launch Clock Arrival Time                       0
+ Clock path delay                      16078
+ Data path delay                        8072
-------------------------------------   ----- 
End-of-path arrival time (ps)           24149
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_3\/clock_0                                 macrocell23      7078  16078  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_3\/q       macrocell23   1250  17328   9284  RISE       1
\FreqDiv_1:count_5\/main_7  macrocell21   6822  24149  14454  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_5\/clock_0                                 macrocell21      5335  14335  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_3\/q
Path End       : \FreqDiv_1:count_4\/main_1
Capture Clock  : \FreqDiv_1:count_4\/clock_0
Path slack     : 15009p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     14335
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38603

Launch Clock Arrival Time                       0
+ Clock path delay                      16078
+ Data path delay                        7517
-------------------------------------   ----- 
End-of-path arrival time (ps)           23594
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_3\/clock_0                                 macrocell23      7078  16078  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_3\/q       macrocell23   1250  17328   9284  RISE       1
\FreqDiv_1:count_4\/main_1  macrocell22   6267  23594  15009  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_4\/clock_0                                 macrocell22      5335  14335  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_8\/q
Path End       : \FreqDiv_1:count_6\/main_2
Capture Clock  : \FreqDiv_1:count_6\/clock_0
Path slack     : 15899p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     14335
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38603

Launch Clock Arrival Time                       0
+ Clock path delay                      16078
+ Data path delay                        6626
-------------------------------------   ----- 
End-of-path arrival time (ps)           22704
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_8\/clock_0                                 macrocell18      7078  16078  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_8\/q       macrocell18   1250  17328  15899  RISE       1
\FreqDiv_1:count_6\/main_2  macrocell20   5376  22704  15899  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_6\/clock_0                                 macrocell20      5335  14335  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_8\/q
Path End       : \FreqDiv_1:count_5\/main_2
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 15899p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     14335
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38603

Launch Clock Arrival Time                       0
+ Clock path delay                      16078
+ Data path delay                        6626
-------------------------------------   ----- 
End-of-path arrival time (ps)           22704
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_8\/clock_0                                 macrocell18      7078  16078  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_8\/q       macrocell18   1250  17328  15899  RISE       1
\FreqDiv_1:count_5\/main_2  macrocell21   5376  22704  15899  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_5\/clock_0                                 macrocell21      5335  14335  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_7\/q
Path End       : \FreqDiv_1:count_9\/main_3
Capture Clock  : \FreqDiv_1:count_9\/clock_0
Path slack     : 15949p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     15171
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         39439

Launch Clock Arrival Time                       0
+ Clock path delay                      16952
+ Data path delay                        6537
-------------------------------------   ----- 
End-of-path arrival time (ps)           23489
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_7\/clock_0                                 macrocell19      7952  16952  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_7\/q       macrocell19   1250  18202   7542  RISE       1
\FreqDiv_1:count_9\/main_3  macrocell17   5287  23489  15949  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_9\/clock_0                                 macrocell17      6171  15171  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_7\/q
Path End       : \FreqDiv_1:count_3\/main_3
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 16543p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16078
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         40345

Launch Clock Arrival Time                       0
+ Clock path delay                      16952
+ Data path delay                        6851
-------------------------------------   ----- 
End-of-path arrival time (ps)           23803
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_7\/clock_0                                 macrocell19      7952  16952  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_7\/q       macrocell19   1250  18202   7542  RISE       1
\FreqDiv_1:count_3\/main_3  macrocell23   5601  23803  16543  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_3\/clock_0                                 macrocell23      7078  16078  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : \FreqDiv_1:count_6\/main_9
Capture Clock  : \FreqDiv_1:count_6\/clock_0
Path slack     : 16596p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     14335
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38603

Launch Clock Arrival Time                       0
+ Clock path delay                      15171
+ Data path delay                        6837
-------------------------------------   ----- 
End-of-path arrival time (ps)           22007
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_1\/clock_0                                 macrocell25      6171  15171  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_1\/q       macrocell25   1250  16421  11019  RISE       1
\FreqDiv_1:count_6\/main_9  macrocell20   5587  22007  16596  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_6\/clock_0                                 macrocell20      5335  14335  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : \FreqDiv_1:count_5\/main_9
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 16596p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     14335
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38603

Launch Clock Arrival Time                       0
+ Clock path delay                      15171
+ Data path delay                        6837
-------------------------------------   ----- 
End-of-path arrival time (ps)           22007
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_1\/clock_0                                 macrocell25      6171  15171  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_1\/q       macrocell25   1250  16421  11019  RISE       1
\FreqDiv_1:count_5\/main_9  macrocell21   5587  22007  16596  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_5\/clock_0                                 macrocell21      5335  14335  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_6\/main_10
Capture Clock  : \FreqDiv_1:count_6\/clock_0
Path slack     : 16877p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     14335
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38603

Launch Clock Arrival Time                       0
+ Clock path delay                      15171
+ Data path delay                        6555
-------------------------------------   ----- 
End-of-path arrival time (ps)           21726
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_0\/clock_0                                 macrocell26      6171  15171  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_0\/q        macrocell26   1250  16421  11821  RISE       1
\FreqDiv_1:count_6\/main_10  macrocell20   5305  21726  16877  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_6\/clock_0                                 macrocell20      5335  14335  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_5\/main_10
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 16877p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     14335
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38603

Launch Clock Arrival Time                       0
+ Clock path delay                      15171
+ Data path delay                        6555
-------------------------------------   ----- 
End-of-path arrival time (ps)           21726
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_0\/clock_0                                 macrocell26      6171  15171  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_0\/q        macrocell26   1250  16421  11821  RISE       1
\FreqDiv_1:count_5\/main_10  macrocell21   5305  21726  16877  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_5\/clock_0                                 macrocell21      5335  14335  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_7\/q
Path End       : Net_8220/main_4
Capture Clock  : Net_8220/clock_0
Path slack     : 16976p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16952
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41220

Launch Clock Arrival Time                       0
+ Clock path delay                      16952
+ Data path delay                        7291
-------------------------------------   ----- 
End-of-path arrival time (ps)           24243
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_7\/clock_0                                 macrocell19      7952  16952  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_7\/q  macrocell19   1250  18202   7542  RISE       1
Net_8220/main_4        macrocell16   6041  24243  16976  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
Net_8220/clock_0                                            macrocell16      7952  16952  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_2\/q
Path End       : \FreqDiv_1:count_6\/main_8
Capture Clock  : \FreqDiv_1:count_6\/clock_0
Path slack     : 17163p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     14335
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38603

Launch Clock Arrival Time                       0
+ Clock path delay                      15171
+ Data path delay                        6270
-------------------------------------   ----- 
End-of-path arrival time (ps)           21441
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_2\/clock_0                                 macrocell24      6171  15171  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_2\/q       macrocell24   1250  16421  11999  RISE       1
\FreqDiv_1:count_6\/main_8  macrocell20   5020  21441  17163  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_6\/clock_0                                 macrocell20      5335  14335  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_2\/q
Path End       : \FreqDiv_1:count_5\/main_8
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 17163p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     14335
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38603

Launch Clock Arrival Time                       0
+ Clock path delay                      15171
+ Data path delay                        6270
-------------------------------------   ----- 
End-of-path arrival time (ps)           21441
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_2\/clock_0                                 macrocell24      6171  15171  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_2\/q       macrocell24   1250  16421  11999  RISE       1
\FreqDiv_1:count_5\/main_8  macrocell21   5020  21441  17163  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_5\/clock_0                                 macrocell21      5335  14335  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : \FreqDiv_1:count_4\/main_3
Capture Clock  : \FreqDiv_1:count_4\/clock_0
Path slack     : 17168p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     14335
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38603

Launch Clock Arrival Time                       0
+ Clock path delay                      15171
+ Data path delay                        6264
-------------------------------------   ----- 
End-of-path arrival time (ps)           21435
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_1\/clock_0                                 macrocell25      6171  15171  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_1\/q       macrocell25   1250  16421  11019  RISE       1
\FreqDiv_1:count_4\/main_3  macrocell22   5014  21435  17168  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_4\/clock_0                                 macrocell22      5335  14335  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_6\/q
Path End       : \FreqDiv_1:count_7\/main_4
Capture Clock  : \FreqDiv_1:count_7\/clock_0
Path slack     : 17322p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16952
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41220

Launch Clock Arrival Time                       0
+ Clock path delay                      14335
+ Data path delay                        9563
-------------------------------------   ----- 
End-of-path arrival time (ps)           23898
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_6\/clock_0                                 macrocell20      5335  14335  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_6\/q       macrocell20   1250  15585  10813  RISE       1
\FreqDiv_1:count_7\/main_4  macrocell19   8313  23898  17322  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_7\/clock_0                                 macrocell19      7952  16952  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_8\/q
Path End       : \FreqDiv_1:count_9\/main_2
Capture Clock  : \FreqDiv_1:count_9\/clock_0
Path slack     : 17635p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     15171
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         39439

Launch Clock Arrival Time                       0
+ Clock path delay                      16078
+ Data path delay                        5726
-------------------------------------   ----- 
End-of-path arrival time (ps)           21804
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_8\/clock_0                                 macrocell18      7078  16078  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_8\/q       macrocell18   1250  17328  15899  RISE       1
\FreqDiv_1:count_9\/main_2  macrocell17   4476  21804  17635  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_9\/clock_0                                 macrocell17      6171  15171  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_3\/q
Path End       : \FreqDiv_1:count_9\/main_7
Capture Clock  : \FreqDiv_1:count_9\/clock_0
Path slack     : 17690p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     15171
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         39439

Launch Clock Arrival Time                       0
+ Clock path delay                      16078
+ Data path delay                        5670
-------------------------------------   ----- 
End-of-path arrival time (ps)           21748
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_3\/clock_0                                 macrocell23      7078  16078  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_3\/q       macrocell23   1250  17328   9284  RISE       1
\FreqDiv_1:count_9\/main_7  macrocell17   4420  21748  17690  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_9\/clock_0                                 macrocell17      6171  15171  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_2\/q
Path End       : \FreqDiv_1:count_4\/main_2
Capture Clock  : \FreqDiv_1:count_4\/clock_0
Path slack     : 17741p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     14335
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38603

Launch Clock Arrival Time                       0
+ Clock path delay                      15171
+ Data path delay                        5691
-------------------------------------   ----- 
End-of-path arrival time (ps)           20862
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_2\/clock_0                                 macrocell24      6171  15171  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_2\/q       macrocell24   1250  16421  11999  RISE       1
\FreqDiv_1:count_4\/main_2  macrocell22   4441  20862  17741  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_4\/clock_0                                 macrocell22      5335  14335  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_7\/q
Path End       : \FreqDiv_1:count_8\/main_3
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 17779p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16078
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         40345

Launch Clock Arrival Time                       0
+ Clock path delay                      16952
+ Data path delay                        5615
-------------------------------------   ----- 
End-of-path arrival time (ps)           22567
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_7\/clock_0                                 macrocell19      7952  16952  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_7\/q       macrocell19   1250  18202   7542  RISE       1
\FreqDiv_1:count_8\/main_3  macrocell18   4365  22567  17779  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_8\/clock_0                                 macrocell18      7078  16078  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_4\/main_4
Capture Clock  : \FreqDiv_1:count_4\/clock_0
Path slack     : 17822p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     14335
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38603

Launch Clock Arrival Time                       0
+ Clock path delay                      15171
+ Data path delay                        5610
-------------------------------------   ----- 
End-of-path arrival time (ps)           20781
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_0\/clock_0                                 macrocell26      6171  15171  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_0\/q       macrocell26   1250  16421  11821  RISE       1
\FreqDiv_1:count_4\/main_4  macrocell22   4360  20781  17822  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_4\/clock_0                                 macrocell22      5335  14335  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_6\/q
Path End       : Net_8220/main_5
Capture Clock  : Net_8220/clock_0
Path slack     : 17848p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16952
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41220

Launch Clock Arrival Time                       0
+ Clock path delay                      14335
+ Data path delay                        9037
-------------------------------------   ----- 
End-of-path arrival time (ps)           23372
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_6\/clock_0                                 macrocell20      5335  14335  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_6\/q  macrocell20   1250  15585  10813  RISE       1
Net_8220/main_5        macrocell16   7787  23372  17848  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
Net_8220/clock_0                                            macrocell16      7952  16952  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : Net_8220/main_11
Capture Clock  : Net_8220/clock_0
Path slack     : 18306p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16952
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41220

Launch Clock Arrival Time                       0
+ Clock path delay                      15171
+ Data path delay                        7743
-------------------------------------   ----- 
End-of-path arrival time (ps)           22914
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_0\/clock_0                                 macrocell26      6171  15171  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_0\/q  macrocell26   1250  16421  11821  RISE       1
Net_8220/main_11       macrocell16   6493  22914  18306  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
Net_8220/clock_0                                            macrocell16      7952  16952  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_7\/q
Path End       : \FreqDiv_1:count_7\/main_3
Capture Clock  : \FreqDiv_1:count_7\/clock_0
Path slack     : 18414p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16952
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41220

Launch Clock Arrival Time                       0
+ Clock path delay                      16952
+ Data path delay                        5854
-------------------------------------   ----- 
End-of-path arrival time (ps)           22806
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_7\/clock_0                                 macrocell19      7952  16952  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_7\/q       macrocell19   1250  18202   7542  RISE       1
\FreqDiv_1:count_7\/main_3  macrocell19   4604  22806  18414  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_7\/clock_0                                 macrocell19      7952  16952  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_8\/q
Path End       : \FreqDiv_1:count_8\/main_2
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 18451p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16078
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         40345

Launch Clock Arrival Time                       0
+ Clock path delay                      16078
+ Data path delay                        5817
-------------------------------------   ----- 
End-of-path arrival time (ps)           21894
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_8\/clock_0                                 macrocell18      7078  16078  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_8\/q       macrocell18   1250  17328  15899  RISE       1
\FreqDiv_1:count_8\/main_2  macrocell18   4567  21894  18451  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_8\/clock_0                                 macrocell18      7078  16078  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : Net_8220/main_10
Capture Clock  : Net_8220/clock_0
Path slack     : 18466p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16952
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41220

Launch Clock Arrival Time                       0
+ Clock path delay                      15171
+ Data path delay                        7583
-------------------------------------   ----- 
End-of-path arrival time (ps)           22754
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_1\/clock_0                                 macrocell25      6171  15171  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_1\/q  macrocell25   1250  16421  11019  RISE       1
Net_8220/main_10       macrocell16   6333  22754  18466  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
Net_8220/clock_0                                            macrocell16      7952  16952  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : \FreqDiv_1:count_7\/main_9
Capture Clock  : \FreqDiv_1:count_7\/clock_0
Path slack     : 18474p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16952
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41220

Launch Clock Arrival Time                       0
+ Clock path delay                      15171
+ Data path delay                        7576
-------------------------------------   ----- 
End-of-path arrival time (ps)           22746
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_1\/clock_0                                 macrocell25      6171  15171  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_1\/q       macrocell25   1250  16421  11019  RISE       1
\FreqDiv_1:count_7\/main_9  macrocell19   6326  22746  18474  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_7\/clock_0                                 macrocell19      7952  16952  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_3\/q
Path End       : Net_8220/main_8
Capture Clock  : Net_8220/clock_0
Path slack     : 18547p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16952
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41220

Launch Clock Arrival Time                       0
+ Clock path delay                      16078
+ Data path delay                        6595
-------------------------------------   ----- 
End-of-path arrival time (ps)           22673
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_3\/clock_0                                 macrocell23      7078  16078  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_3\/q  macrocell23   1250  17328   9284  RISE       1
Net_8220/main_8        macrocell16   5345  22673  18547  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
Net_8220/clock_0                                            macrocell16      7952  16952  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_3\/q
Path End       : \FreqDiv_1:count_8\/main_7
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 18560p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16078
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         40345

Launch Clock Arrival Time                       0
+ Clock path delay                      16078
+ Data path delay                        5707
-------------------------------------   ----- 
End-of-path arrival time (ps)           21785
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_3\/clock_0                                 macrocell23      7078  16078  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_3\/q       macrocell23   1250  17328   9284  RISE       1
\FreqDiv_1:count_8\/main_7  macrocell18   4457  21785  18560  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_8\/clock_0                                 macrocell18      7078  16078  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : \FreqDiv_1:count_8\/main_9
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 18653p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16078
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         40345

Launch Clock Arrival Time                       0
+ Clock path delay                      15171
+ Data path delay                        6522
-------------------------------------   ----- 
End-of-path arrival time (ps)           21692
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_1\/clock_0                                 macrocell25      6171  15171  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_1\/q       macrocell25   1250  16421  11019  RISE       1
\FreqDiv_1:count_8\/main_9  macrocell18   5272  21692  18653  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_8\/clock_0                                 macrocell18      7078  16078  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : \FreqDiv_1:count_3\/main_9
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 18663p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16078
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         40345

Launch Clock Arrival Time                       0
+ Clock path delay                      15171
+ Data path delay                        6511
-------------------------------------   ----- 
End-of-path arrival time (ps)           21682
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_1\/clock_0                                 macrocell25      6171  15171  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_1\/q       macrocell25   1250  16421  11019  RISE       1
\FreqDiv_1:count_3\/main_9  macrocell23   5261  21682  18663  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_3\/clock_0                                 macrocell23      7078  16078  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_8\/main_10
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 18737p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16078
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         40345

Launch Clock Arrival Time                       0
+ Clock path delay                      15171
+ Data path delay                        6438
-------------------------------------   ----- 
End-of-path arrival time (ps)           21608
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_0\/clock_0                                 macrocell26      6171  15171  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_0\/q        macrocell26   1250  16421  11821  RISE       1
\FreqDiv_1:count_8\/main_10  macrocell18   5188  21608  18737  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_8\/clock_0                                 macrocell18      7078  16078  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_6\/q
Path End       : \FreqDiv_1:count_8\/main_4
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 18754p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16078
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         40345

Launch Clock Arrival Time                       0
+ Clock path delay                      14335
+ Data path delay                        7256
-------------------------------------   ----- 
End-of-path arrival time (ps)           21591
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_6\/clock_0                                 macrocell20      5335  14335  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_6\/q       macrocell20   1250  15585  10813  RISE       1
\FreqDiv_1:count_8\/main_4  macrocell18   6006  21591  18754  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_8\/clock_0                                 macrocell18      7078  16078  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_6\/q
Path End       : \FreqDiv_1:count_3\/main_4
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 18764p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16078
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         40345

Launch Clock Arrival Time                       0
+ Clock path delay                      14335
+ Data path delay                        7246
-------------------------------------   ----- 
End-of-path arrival time (ps)           21581
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_6\/clock_0                                 macrocell20      5335  14335  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_6\/q       macrocell20   1250  15585  10813  RISE       1
\FreqDiv_1:count_3\/main_4  macrocell23   5996  21581  18764  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_3\/clock_0                                 macrocell23      7078  16078  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_7\/main_10
Capture Clock  : \FreqDiv_1:count_7\/clock_0
Path slack     : 18833p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16952
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41220

Launch Clock Arrival Time                       0
+ Clock path delay                      15171
+ Data path delay                        7217
-------------------------------------   ----- 
End-of-path arrival time (ps)           22387
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_0\/clock_0                                 macrocell26      6171  15171  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_0\/q        macrocell26   1250  16421  11821  RISE       1
\FreqDiv_1:count_7\/main_10  macrocell19   5967  22387  18833  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_7\/clock_0                                 macrocell19      7952  16952  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : \FreqDiv_1:count_2\/main_1
Capture Clock  : \FreqDiv_1:count_2\/clock_0
Path slack     : 18846p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     15171
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         39439

Launch Clock Arrival Time                       0
+ Clock path delay                      15171
+ Data path delay                        5422
-------------------------------------   ----- 
End-of-path arrival time (ps)           20593
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_1\/clock_0                                 macrocell25      6171  15171  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_1\/q       macrocell25   1250  16421  11019  RISE       1
\FreqDiv_1:count_2\/main_1  macrocell24   4172  20593  18846  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_2\/clock_0                                 macrocell24      6171  15171  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_9\/q
Path End       : \FreqDiv_1:count_6\/main_1
Capture Clock  : \FreqDiv_1:count_6\/clock_0
Path slack     : 18994p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     14335
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38603

Launch Clock Arrival Time                       0
+ Clock path delay                      15171
+ Data path delay                        4438
-------------------------------------   ----- 
End-of-path arrival time (ps)           19609
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_9\/clock_0                                 macrocell17      6171  15171  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_9\/q       macrocell17   1250  16421  18994  RISE       1
\FreqDiv_1:count_6\/main_1  macrocell20   3188  19609  18994  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_6\/clock_0                                 macrocell20      5335  14335  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_9\/q
Path End       : \FreqDiv_1:count_5\/main_1
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 18994p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     14335
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38603

Launch Clock Arrival Time                       0
+ Clock path delay                      15171
+ Data path delay                        4438
-------------------------------------   ----- 
End-of-path arrival time (ps)           19609
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_9\/clock_0                                 macrocell17      6171  15171  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_9\/q       macrocell17   1250  16421  18994  RISE       1
\FreqDiv_1:count_5\/main_1  macrocell21   3188  19609  18994  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_5\/clock_0                                 macrocell21      5335  14335  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_5\/q
Path End       : Net_8220/main_6
Capture Clock  : Net_8220/clock_0
Path slack     : 19005p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16952
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41220

Launch Clock Arrival Time                       0
+ Clock path delay                      14335
+ Data path delay                        7880
-------------------------------------   ----- 
End-of-path arrival time (ps)           22215
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_5\/clock_0                                 macrocell21      5335  14335  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_5\/q  macrocell21   1250  15585  11398  RISE       1
Net_8220/main_6        macrocell16   6630  22215  19005  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
Net_8220/clock_0                                            macrocell16      7952  16952  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_5\/q
Path End       : \FreqDiv_1:count_7\/main_5
Capture Clock  : \FreqDiv_1:count_7\/clock_0
Path slack     : 19014p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16952
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41220

Launch Clock Arrival Time                       0
+ Clock path delay                      14335
+ Data path delay                        7871
-------------------------------------   ----- 
End-of-path arrival time (ps)           22206
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_5\/clock_0                                 macrocell21      5335  14335  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_5\/q       macrocell21   1250  15585  11398  RISE       1
\FreqDiv_1:count_7\/main_5  macrocell19   6621  22206  19014  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_7\/clock_0                                 macrocell19      7952  16952  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_4\/q
Path End       : Net_8220/main_7
Capture Clock  : Net_8220/clock_0
Path slack     : 19038p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16952
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41220

Launch Clock Arrival Time                       0
+ Clock path delay                      14335
+ Data path delay                        7847
-------------------------------------   ----- 
End-of-path arrival time (ps)           22182
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_4\/clock_0                                 macrocell22      5335  14335  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_4\/q  macrocell22   1250  15585  11424  RISE       1
Net_8220/main_7        macrocell16   6597  22182  19038  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
Net_8220/clock_0                                            macrocell16      7952  16952  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_4\/q
Path End       : \FreqDiv_1:count_7\/main_6
Capture Clock  : \FreqDiv_1:count_7\/clock_0
Path slack     : 19051p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16952
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41220

Launch Clock Arrival Time                       0
+ Clock path delay                      14335
+ Data path delay                        7833
-------------------------------------   ----- 
End-of-path arrival time (ps)           22169
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_4\/clock_0                                 macrocell22      5335  14335  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_4\/q       macrocell22   1250  15585  11424  RISE       1
\FreqDiv_1:count_7\/main_6  macrocell19   6583  22169  19051  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_7\/clock_0                                 macrocell19      7952  16952  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_2\/q
Path End       : \FreqDiv_1:count_7\/main_8
Capture Clock  : \FreqDiv_1:count_7\/clock_0
Path slack     : 19068p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16952
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41220

Launch Clock Arrival Time                       0
+ Clock path delay                      15171
+ Data path delay                        6981
-------------------------------------   ----- 
End-of-path arrival time (ps)           22152
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_2\/clock_0                                 macrocell24      6171  15171  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_2\/q       macrocell24   1250  16421  11999  RISE       1
\FreqDiv_1:count_7\/main_8  macrocell19   5731  22152  19068  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_7\/clock_0                                 macrocell19      7952  16952  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_5\/q
Path End       : \FreqDiv_1:count_8\/main_5
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 19196p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16078
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         40345

Launch Clock Arrival Time                       0
+ Clock path delay                      14335
+ Data path delay                        6814
-------------------------------------   ----- 
End-of-path arrival time (ps)           21150
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_5\/clock_0                                 macrocell21      5335  14335  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_5\/q       macrocell21   1250  15585  11398  RISE       1
\FreqDiv_1:count_8\/main_5  macrocell18   5564  21150  19196  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_8\/clock_0                                 macrocell18      7078  16078  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_5\/q
Path End       : \FreqDiv_1:count_3\/main_5
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 19206p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16078
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         40345

Launch Clock Arrival Time                       0
+ Clock path delay                      14335
+ Data path delay                        6804
-------------------------------------   ----- 
End-of-path arrival time (ps)           21140
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_5\/clock_0                                 macrocell21      5335  14335  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_5\/q       macrocell21   1250  15585  11398  RISE       1
\FreqDiv_1:count_3\/main_5  macrocell23   5554  21140  19206  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_3\/clock_0                                 macrocell23      7078  16078  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_6\/q
Path End       : \FreqDiv_1:count_9\/main_4
Capture Clock  : \FreqDiv_1:count_9\/clock_0
Path slack     : 19220p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     15171
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         39439

Launch Clock Arrival Time                       0
+ Clock path delay                      14335
+ Data path delay                        5883
-------------------------------------   ----- 
End-of-path arrival time (ps)           20218
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_6\/clock_0                                 macrocell20      5335  14335  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_6\/q       macrocell20   1250  15585  10813  RISE       1
\FreqDiv_1:count_9\/main_4  macrocell17   4633  20218  19220  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_9\/clock_0                                 macrocell17      6171  15171  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_4\/q
Path End       : \FreqDiv_1:count_8\/main_6
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 19225p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16078
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         40345

Launch Clock Arrival Time                       0
+ Clock path delay                      14335
+ Data path delay                        6785
-------------------------------------   ----- 
End-of-path arrival time (ps)           21121
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_4\/clock_0                                 macrocell22      5335  14335  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_4\/q       macrocell22   1250  15585  11424  RISE       1
\FreqDiv_1:count_8\/main_6  macrocell18   5535  21121  19225  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_8\/clock_0                                 macrocell18      7078  16078  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_4\/q
Path End       : \FreqDiv_1:count_3\/main_6
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 19240p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16078
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         40345

Launch Clock Arrival Time                       0
+ Clock path delay                      14335
+ Data path delay                        6770
-------------------------------------   ----- 
End-of-path arrival time (ps)           21105
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_4\/clock_0                                 macrocell22      5335  14335  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_4\/q       macrocell22   1250  15585  11424  RISE       1
\FreqDiv_1:count_3\/main_6  macrocell23   5520  21105  19240  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_3\/clock_0                                 macrocell23      7078  16078  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_3\/main_10
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 19292p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16078
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         40345

Launch Clock Arrival Time                       0
+ Clock path delay                      15171
+ Data path delay                        5882
-------------------------------------   ----- 
End-of-path arrival time (ps)           21053
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_0\/clock_0                                 macrocell26      6171  15171  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_0\/q        macrocell26   1250  16421  11821  RISE       1
\FreqDiv_1:count_3\/main_10  macrocell23   4632  21053  19292  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_3\/clock_0                                 macrocell23      7078  16078  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_8220/q
Path End       : Net_8220/main_1
Capture Clock  : Net_8220/clock_0
Path slack     : 19300p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16952
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41220

Launch Clock Arrival Time                       0
+ Clock path delay                      16952
+ Data path delay                        4968
-------------------------------------   ----- 
End-of-path arrival time (ps)           21920
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
Net_8220/clock_0                                            macrocell16      7952  16952  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_8220/q       macrocell16   1250  18202  19300  RISE       1
Net_8220/main_1  macrocell16   3718  21920  19300  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
Net_8220/clock_0                                            macrocell16      7952  16952  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_8\/q
Path End       : Net_8220/main_3
Capture Clock  : Net_8220/clock_0
Path slack     : 19339p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16952
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41220

Launch Clock Arrival Time                       0
+ Clock path delay                      16078
+ Data path delay                        5804
-------------------------------------   ----- 
End-of-path arrival time (ps)           21881
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_8\/clock_0                                 macrocell18      7078  16078  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_8\/q  macrocell18   1250  17328  15899  RISE       1
Net_8220/main_3        macrocell16   4554  21881  19339  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
Net_8220/clock_0                                            macrocell16      7952  16952  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_8\/q
Path End       : \FreqDiv_1:count_7\/main_2
Capture Clock  : \FreqDiv_1:count_7\/clock_0
Path slack     : 19348p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16952
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41220

Launch Clock Arrival Time                       0
+ Clock path delay                      16078
+ Data path delay                        5794
-------------------------------------   ----- 
End-of-path arrival time (ps)           21872
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_8\/clock_0                                 macrocell18      7078  16078  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_8\/q       macrocell18   1250  17328  15899  RISE       1
\FreqDiv_1:count_7\/main_2  macrocell19   4544  21872  19348  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_7\/clock_0                                 macrocell19      7952  16952  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : \FreqDiv_1:count_9\/main_9
Capture Clock  : \FreqDiv_1:count_9\/clock_0
Path slack     : 19426p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     15171
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         39439

Launch Clock Arrival Time                       0
+ Clock path delay                      15171
+ Data path delay                        4842
-------------------------------------   ----- 
End-of-path arrival time (ps)           20013
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_1\/clock_0                                 macrocell25      6171  15171  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_1\/q       macrocell25   1250  16421  11019  RISE       1
\FreqDiv_1:count_9\/main_9  macrocell17   3592  20013  19426  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_9\/clock_0                                 macrocell17      6171  15171  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_8\/q
Path End       : \FreqDiv_1:count_3\/main_2
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 19502p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16078
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         40345

Launch Clock Arrival Time                       0
+ Clock path delay                      16078
+ Data path delay                        4766
-------------------------------------   ----- 
End-of-path arrival time (ps)           20844
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_8\/clock_0                                 macrocell18      7078  16078  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_8\/q       macrocell18   1250  17328  15899  RISE       1
\FreqDiv_1:count_3\/main_2  macrocell23   3516  20844  19502  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_3\/clock_0                                 macrocell23      7078  16078  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_3\/q
Path End       : \FreqDiv_1:count_7\/main_7
Capture Clock  : \FreqDiv_1:count_7\/clock_0
Path slack     : 19509p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16952
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41220

Launch Clock Arrival Time                       0
+ Clock path delay                      16078
+ Data path delay                        5633
-------------------------------------   ----- 
End-of-path arrival time (ps)           21711
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_3\/clock_0                                 macrocell23      7078  16078  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_3\/q       macrocell23   1250  17328   9284  RISE       1
\FreqDiv_1:count_7\/main_7  macrocell19   4383  21711  19509  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_7\/clock_0                                 macrocell19      7952  16952  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_3\/q
Path End       : \FreqDiv_1:count_3\/main_7
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 19514p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16078
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         40345

Launch Clock Arrival Time                       0
+ Clock path delay                      16078
+ Data path delay                        4754
-------------------------------------   ----- 
End-of-path arrival time (ps)           20832
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_3\/clock_0                                 macrocell23      7078  16078  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_3\/q       macrocell23   1250  17328   9284  RISE       1
\FreqDiv_1:count_3\/main_7  macrocell23   3504  20832  19514  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_3\/clock_0                                 macrocell23      7078  16078  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_2\/q
Path End       : Net_8220/main_9
Capture Clock  : Net_8220/clock_0
Path slack     : 19616p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16952
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41220

Launch Clock Arrival Time                       0
+ Clock path delay                      15171
+ Data path delay                        6433
-------------------------------------   ----- 
End-of-path arrival time (ps)           21604
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_2\/clock_0                                 macrocell24      6171  15171  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_2\/q  macrocell24   1250  16421  11999  RISE       1
Net_8220/main_9        macrocell16   5183  21604  19616  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
Net_8220/clock_0                                            macrocell16      7952  16952  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : Net_8220/main_0
Capture Clock  : Net_8220/clock_0
Path slack     : 19763p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16952
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41220

Launch Clock Arrival Time                       0
+ Clock path delay                      14335
+ Data path delay                        7122
-------------------------------------   ----- 
End-of-path arrival time (ps)           21457
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:not_last_reset\/clock_0                          macrocell15      5335  14335  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell15   1250  15585  19763  RISE       1
Net_8220/main_0               macrocell16   5872  21457  19763  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
Net_8220/clock_0                                            macrocell16      7952  16952  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_7\/main_0
Capture Clock  : \FreqDiv_1:count_7\/clock_0
Path slack     : 19774p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16952
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41220

Launch Clock Arrival Time                       0
+ Clock path delay                      14335
+ Data path delay                        7111
-------------------------------------   ----- 
End-of-path arrival time (ps)           21446
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:not_last_reset\/clock_0                          macrocell15      5335  14335  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell15   1250  15585  19763  RISE       1
\FreqDiv_1:count_7\/main_0    macrocell19   5861  21446  19774  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_7\/clock_0                                 macrocell19      7952  16952  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_5\/q
Path End       : \FreqDiv_1:count_9\/main_5
Capture Clock  : \FreqDiv_1:count_9\/clock_0
Path slack     : 19805p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     15171
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         39439

Launch Clock Arrival Time                       0
+ Clock path delay                      14335
+ Data path delay                        5298
-------------------------------------   ----- 
End-of-path arrival time (ps)           19634
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_5\/clock_0                                 macrocell21      5335  14335  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_5\/q       macrocell21   1250  15585  11398  RISE       1
\FreqDiv_1:count_9\/main_5  macrocell17   4048  19634  19805  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_9\/clock_0                                 macrocell17      6171  15171  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_4\/q
Path End       : \FreqDiv_1:count_9\/main_6
Capture Clock  : \FreqDiv_1:count_9\/clock_0
Path slack     : 19831p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     15171
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         39439

Launch Clock Arrival Time                       0
+ Clock path delay                      14335
+ Data path delay                        5272
-------------------------------------   ----- 
End-of-path arrival time (ps)           19608
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_4\/clock_0                                 macrocell22      5335  14335  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_4\/q       macrocell22   1250  15585  11424  RISE       1
\FreqDiv_1:count_9\/main_6  macrocell17   4022  19608  19831  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_9\/clock_0                                 macrocell17      6171  15171  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_8\/main_0
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 19952p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16078
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         40345

Launch Clock Arrival Time                       0
+ Clock path delay                      14335
+ Data path delay                        6058
-------------------------------------   ----- 
End-of-path arrival time (ps)           20393
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:not_last_reset\/clock_0                          macrocell15      5335  14335  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell15   1250  15585  19763  RISE       1
\FreqDiv_1:count_8\/main_0    macrocell18   4808  20393  19952  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_8\/clock_0                                 macrocell18      7078  16078  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_3\/main_0
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 19965p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16078
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         40345

Launch Clock Arrival Time                       0
+ Clock path delay                      14335
+ Data path delay                        6045
-------------------------------------   ----- 
End-of-path arrival time (ps)           20380
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:not_last_reset\/clock_0                          macrocell15      5335  14335  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell15   1250  15585  19763  RISE       1
\FreqDiv_1:count_3\/main_0    macrocell23   4795  20380  19965  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_3\/clock_0                                 macrocell23      7078  16078  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_2\/main_0
Capture Clock  : \FreqDiv_1:count_2\/clock_0
Path slack     : 20146p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     15171
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         39439

Launch Clock Arrival Time                       0
+ Clock path delay                      14335
+ Data path delay                        4957
-------------------------------------   ----- 
End-of-path arrival time (ps)           19293
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:not_last_reset\/clock_0                          macrocell15      5335  14335  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell15   1250  15585  19763  RISE       1
\FreqDiv_1:count_2\/main_0    macrocell24   3707  19293  20146  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_2\/clock_0                                 macrocell24      6171  15171  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_1\/main_0
Capture Clock  : \FreqDiv_1:count_1\/clock_0
Path slack     : 20146p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     15171
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         39439

Launch Clock Arrival Time                       0
+ Clock path delay                      14335
+ Data path delay                        4957
-------------------------------------   ----- 
End-of-path arrival time (ps)           19293
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:not_last_reset\/clock_0                          macrocell15      5335  14335  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell15   1250  15585  19763  RISE       1
\FreqDiv_1:count_1\/main_0    macrocell25   3707  19293  20146  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_1\/clock_0                                 macrocell25      6171  15171  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_9\/main_0
Capture Clock  : \FreqDiv_1:count_9\/clock_0
Path slack     : 20159p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     15171
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         39439

Launch Clock Arrival Time                       0
+ Clock path delay                      14335
+ Data path delay                        4944
-------------------------------------   ----- 
End-of-path arrival time (ps)           19279
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:not_last_reset\/clock_0                          macrocell15      5335  14335  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell15   1250  15585  19763  RISE       1
\FreqDiv_1:count_9\/main_0    macrocell17   3694  19279  20159  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_9\/clock_0                                 macrocell17      6171  15171  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_0\/main_0
Capture Clock  : \FreqDiv_1:count_0\/clock_0
Path slack     : 20159p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     15171
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         39439

Launch Clock Arrival Time                       0
+ Clock path delay                      14335
+ Data path delay                        4944
-------------------------------------   ----- 
End-of-path arrival time (ps)           19279
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:not_last_reset\/clock_0                          macrocell15      5335  14335  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell15   1250  15585  19763  RISE       1
\FreqDiv_1:count_0\/main_0    macrocell26   3694  19279  20159  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_0\/clock_0                                 macrocell26      6171  15171  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_9\/main_10
Capture Clock  : \FreqDiv_1:count_9\/clock_0
Path slack     : 20228p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     15171
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         39439

Launch Clock Arrival Time                       0
+ Clock path delay                      15171
+ Data path delay                        4040
-------------------------------------   ----- 
End-of-path arrival time (ps)           19211
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_0\/clock_0                                 macrocell26      6171  15171  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_0\/q        macrocell26   1250  16421  11821  RISE       1
\FreqDiv_1:count_9\/main_10  macrocell17   2790  19211  20228  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_9\/clock_0                                 macrocell17      6171  15171  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_2\/main_2
Capture Clock  : \FreqDiv_1:count_2\/clock_0
Path slack     : 20248p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     15171
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         39439

Launch Clock Arrival Time                       0
+ Clock path delay                      15171
+ Data path delay                        4020
-------------------------------------   ----- 
End-of-path arrival time (ps)           19191
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_0\/clock_0                                 macrocell26      6171  15171  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_0\/q       macrocell26   1250  16421  11821  RISE       1
\FreqDiv_1:count_2\/main_2  macrocell24   2770  19191  20248  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_2\/clock_0                                 macrocell24      6171  15171  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_1\/main_1
Capture Clock  : \FreqDiv_1:count_1\/clock_0
Path slack     : 20248p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     15171
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         39439

Launch Clock Arrival Time                       0
+ Clock path delay                      15171
+ Data path delay                        4020
-------------------------------------   ----- 
End-of-path arrival time (ps)           19191
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_0\/clock_0                                 macrocell26      6171  15171  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_0\/q       macrocell26   1250  16421  11821  RISE       1
\FreqDiv_1:count_1\/main_1  macrocell25   2770  19191  20248  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_1\/clock_0                                 macrocell25      6171  15171  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_9\/q
Path End       : Net_8220/main_2
Capture Clock  : Net_8220/clock_0
Path slack     : 20350p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16952
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41220

Launch Clock Arrival Time                       0
+ Clock path delay                      15171
+ Data path delay                        5699
-------------------------------------   ----- 
End-of-path arrival time (ps)           20870
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_9\/clock_0                                 macrocell17      6171  15171  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_9\/q  macrocell17   1250  16421  18994  RISE       1
Net_8220/main_2        macrocell16   4449  20870  20350  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
Net_8220/clock_0                                            macrocell16      7952  16952  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_9\/q
Path End       : \FreqDiv_1:count_7\/main_1
Capture Clock  : \FreqDiv_1:count_7\/clock_0
Path slack     : 20361p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16952
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         41220

Launch Clock Arrival Time                       0
+ Clock path delay                      15171
+ Data path delay                        5689
-------------------------------------   ----- 
End-of-path arrival time (ps)           20859
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_9\/clock_0                                 macrocell17      6171  15171  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_9\/q       macrocell17   1250  16421  18994  RISE       1
\FreqDiv_1:count_7\/main_1  macrocell19   4439  20859  20361  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_7\/clock_0                                 macrocell19      7952  16952  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_5\/q
Path End       : \FreqDiv_1:count_6\/main_5
Capture Clock  : \FreqDiv_1:count_6\/clock_0
Path slack     : 20382p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     14335
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38603

Launch Clock Arrival Time                       0
+ Clock path delay                      14335
+ Data path delay                        3886
-------------------------------------   ----- 
End-of-path arrival time (ps)           18222
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_5\/clock_0                                 macrocell21      5335  14335  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_5\/q       macrocell21   1250  15585  11398  RISE       1
\FreqDiv_1:count_6\/main_5  macrocell20   2636  18222  20382  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_6\/clock_0                                 macrocell20      5335  14335  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_5\/q
Path End       : \FreqDiv_1:count_5\/main_5
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 20382p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     14335
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38603

Launch Clock Arrival Time                       0
+ Clock path delay                      14335
+ Data path delay                        3886
-------------------------------------   ----- 
End-of-path arrival time (ps)           18222
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_5\/clock_0                                 macrocell21      5335  14335  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_5\/q       macrocell21   1250  15585  11398  RISE       1
\FreqDiv_1:count_5\/main_5  macrocell21   2636  18222  20382  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_5\/clock_0                                 macrocell21      5335  14335  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_6\/q
Path End       : \FreqDiv_1:count_6\/main_4
Capture Clock  : \FreqDiv_1:count_6\/clock_0
Path slack     : 20395p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     14335
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38603

Launch Clock Arrival Time                       0
+ Clock path delay                      14335
+ Data path delay                        3873
-------------------------------------   ----- 
End-of-path arrival time (ps)           18208
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_6\/clock_0                                 macrocell20      5335  14335  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_6\/q       macrocell20   1250  15585  10813  RISE       1
\FreqDiv_1:count_6\/main_4  macrocell20   2623  18208  20395  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_6\/clock_0                                 macrocell20      5335  14335  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_6\/q
Path End       : \FreqDiv_1:count_5\/main_4
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 20395p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     14335
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38603

Launch Clock Arrival Time                       0
+ Clock path delay                      14335
+ Data path delay                        3873
-------------------------------------   ----- 
End-of-path arrival time (ps)           18208
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_6\/clock_0                                 macrocell20      5335  14335  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_6\/q       macrocell20   1250  15585  10813  RISE       1
\FreqDiv_1:count_5\/main_4  macrocell21   2623  18208  20395  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_5\/clock_0                                 macrocell21      5335  14335  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_2\/q
Path End       : \FreqDiv_1:count_3\/main_8
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 20400p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16078
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         40345

Launch Clock Arrival Time                       0
+ Clock path delay                      15171
+ Data path delay                        4775
-------------------------------------   ----- 
End-of-path arrival time (ps)           19946
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_2\/clock_0                                 macrocell24      6171  15171  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_2\/q       macrocell24   1250  16421  11999  RISE       1
\FreqDiv_1:count_3\/main_8  macrocell23   3525  19946  20400  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_3\/clock_0                                 macrocell23      7078  16078  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_2\/q
Path End       : \FreqDiv_1:count_9\/main_8
Capture Clock  : \FreqDiv_1:count_9\/clock_0
Path slack     : 20406p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     15171
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         39439

Launch Clock Arrival Time                       0
+ Clock path delay                      15171
+ Data path delay                        3862
-------------------------------------   ----- 
End-of-path arrival time (ps)           19033
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_2\/clock_0                                 macrocell24      6171  15171  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_2\/q       macrocell24   1250  16421  11999  RISE       1
\FreqDiv_1:count_9\/main_8  macrocell17   2612  19033  20406  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_9\/clock_0                                 macrocell17      6171  15171  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_4\/main_0
Capture Clock  : \FreqDiv_1:count_4\/clock_0
Path slack     : 20407p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     14335
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38603

Launch Clock Arrival Time                       0
+ Clock path delay                      14335
+ Data path delay                        3861
-------------------------------------   ----- 
End-of-path arrival time (ps)           18196
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:not_last_reset\/clock_0                          macrocell15      5335  14335  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell15   1250  15585  19763  RISE       1
\FreqDiv_1:count_4\/main_0    macrocell22   2611  18196  20407  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_4\/clock_0                                 macrocell22      5335  14335  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_4\/q
Path End       : \FreqDiv_1:count_6\/main_6
Capture Clock  : \FreqDiv_1:count_6\/clock_0
Path slack     : 20410p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     14335
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38603

Launch Clock Arrival Time                       0
+ Clock path delay                      14335
+ Data path delay                        3857
-------------------------------------   ----- 
End-of-path arrival time (ps)           18193
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_4\/clock_0                                 macrocell22      5335  14335  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_4\/q       macrocell22   1250  15585  11424  RISE       1
\FreqDiv_1:count_6\/main_6  macrocell20   2607  18193  20410  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_6\/clock_0                                 macrocell20      5335  14335  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_4\/q
Path End       : \FreqDiv_1:count_5\/main_6
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 20410p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     14335
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38603

Launch Clock Arrival Time                       0
+ Clock path delay                      14335
+ Data path delay                        3857
-------------------------------------   ----- 
End-of-path arrival time (ps)           18193
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_4\/clock_0                                 macrocell22      5335  14335  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_4\/q       macrocell22   1250  15585  11424  RISE       1
\FreqDiv_1:count_5\/main_6  macrocell21   2607  18193  20410  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_5\/clock_0                                 macrocell21      5335  14335  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_6\/main_0
Capture Clock  : \FreqDiv_1:count_6\/clock_0
Path slack     : 20411p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     14335
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38603

Launch Clock Arrival Time                       0
+ Clock path delay                      14335
+ Data path delay                        3857
-------------------------------------   ----- 
End-of-path arrival time (ps)           18192
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:not_last_reset\/clock_0                          macrocell15      5335  14335  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell15   1250  15585  19763  RISE       1
\FreqDiv_1:count_6\/main_0    macrocell20   2607  18192  20411  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_6\/clock_0                                 macrocell20      5335  14335  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_5\/main_0
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 20411p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     14335
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38603

Launch Clock Arrival Time                       0
+ Clock path delay                      14335
+ Data path delay                        3857
-------------------------------------   ----- 
End-of-path arrival time (ps)           18192
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:not_last_reset\/clock_0                          macrocell15      5335  14335  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell15   1250  15585  19763  RISE       1
\FreqDiv_1:count_5\/main_0    macrocell21   2607  18192  20411  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_5\/clock_0                                 macrocell21      5335  14335  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_2\/q
Path End       : \FreqDiv_1:count_8\/main_8
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 20521p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16078
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         40345

Launch Clock Arrival Time                       0
+ Clock path delay                      15171
+ Data path delay                        4654
-------------------------------------   ----- 
End-of-path arrival time (ps)           19824
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_2\/clock_0                                 macrocell24      6171  15171  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_2\/q       macrocell24   1250  16421  11999  RISE       1
\FreqDiv_1:count_8\/main_8  macrocell18   3404  19824  20521  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_8\/clock_0                                 macrocell18      7078  16078  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_9\/q
Path End       : \FreqDiv_1:count_8\/main_1
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 20540p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16078
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         40345

Launch Clock Arrival Time                       0
+ Clock path delay                      15171
+ Data path delay                        4634
-------------------------------------   ----- 
End-of-path arrival time (ps)           19805
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_9\/clock_0                                 macrocell17      6171  15171  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_9\/q       macrocell17   1250  16421  18994  RISE       1
\FreqDiv_1:count_8\/main_1  macrocell18   3384  19805  20540  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_8\/clock_0                                 macrocell18      7078  16078  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_9\/q
Path End       : \FreqDiv_1:count_3\/main_1
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 20553p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     16078
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         40345

Launch Clock Arrival Time                       0
+ Clock path delay                      15171
+ Data path delay                        4622
-------------------------------------   ----- 
End-of-path arrival time (ps)           19793
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_9\/clock_0                                 macrocell17      6171  15171  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_9\/q       macrocell17   1250  16421  18994  RISE       1
\FreqDiv_1:count_3\/main_1  macrocell23   3372  19793  20553  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_3\/clock_0                                 macrocell23      7078  16078  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_9\/q
Path End       : \FreqDiv_1:count_9\/main_1
Capture Clock  : \FreqDiv_1:count_9\/clock_0
Path slack     : 20734p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     15171
+ Cycle adjust (FILTER2RAM1/termout:R#1 vs. FILTER2RAM1/termout:R#2)   27778
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         39439

Launch Clock Arrival Time                       0
+ Clock path delay                      15171
+ Data path delay                        3534
-------------------------------------   ----- 
End-of-path arrival time (ps)           18704
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_9\/clock_0                                 macrocell17      6171  15171  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\FreqDiv_1:count_9\/q       macrocell17   1250  16421  18994  RISE       1
\FreqDiv_1:count_9\/main_1  macrocell17   2284  18704  20734  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
FILTER2RAM1/clock                                           drqcell1            0      0  RISE       1
FILTER2RAM1/termout                                         drqcell1         9000   9000  
FILTER2RAM1/termout (TOTAL_ADJUSTMENTS)                     drqcell1            0   9000  RISE       1
--FILTER2RAM1/termout (Clock Phase Adjustment Delay)        drqcell1            0    N/A  
\FreqDiv_1:count_9\/clock_0                                 macrocell17      6171  15171  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:sync_2\/out
Path End       : \SPIS:BSPIS:TxStsReg\/status_0
Capture Clock  : \SPIS:BSPIS:TxStsReg\/clock
Path slack     : 487975p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIS_IntClock:R#1 vs. SPIS_IntClock:R#2)   500000
- Setup time                                                 -500
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11525
-------------------------------------   ----- 
End-of-path arrival time (ps)           11525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:sync_2\/clock                                  synccell            0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIS:BSPIS:sync_2\/out          synccell       1020   1020  487975  RISE       1
\SPIS:BSPIS:tx_status_0\/main_2  macrocell6     4890   5910  487975  RISE       1
\SPIS:BSPIS:tx_status_0\/q       macrocell6     3350   9260  487975  RISE       1
\SPIS:BSPIS:TxStsReg\/status_0   statusicell1   2265  11525  487975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:TxStsReg\/clock                                statusicell1        0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:sync_1\/out
Path End       : \SPIS:BSPIS:TxStsReg\/status_6
Capture Clock  : \SPIS:BSPIS:TxStsReg\/clock
Path slack     : 489488p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIS_IntClock:R#1 vs. SPIS_IntClock:R#2)   500000
- Setup time                                                 -500
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10012
-------------------------------------   ----- 
End-of-path arrival time (ps)           10012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:sync_1\/clock                                  synccell            0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPIS:BSPIS:sync_1\/out            synccell       1020   1020  489465  RISE       1
\SPIS:BSPIS:byte_complete\/main_0  macrocell2     3390   4410  489488  RISE       1
\SPIS:BSPIS:byte_complete\/q       macrocell2     3350   7760  489488  RISE       1
\SPIS:BSPIS:TxStsReg\/status_6     statusicell1   2252  10012  489488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:TxStsReg\/clock                                statusicell1        0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:sync_3\/out
Path End       : \SPIS:BSPIS:RxStsReg\/status_5
Capture Clock  : \SPIS:BSPIS:RxStsReg\/clock
Path slack     : 489946p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIS_IntClock:R#1 vs. SPIS_IntClock:R#2)   500000
- Setup time                                                 -500
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             499500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9554
-------------------------------------   ---- 
End-of-path arrival time (ps)           9554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:sync_3\/clock                                  synccell            0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\SPIS:BSPIS:sync_3\/out             synccell       1020   1020  489946  RISE       1
\SPIS:BSPIS:rx_buf_overrun\/main_0  macrocell3     2880   3900  489946  RISE       1
\SPIS:BSPIS:rx_buf_overrun\/q       macrocell3     3350   7250  489946  RISE       1
\SPIS:BSPIS:RxStsReg\/status_5      statusicell2   2304   9554  489946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:RxStsReg\/clock                                statusicell2        0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:sync_3\/out
Path End       : \SPIS:BSPIS:mosi_buf_overrun_fin\/main_0
Capture Clock  : \SPIS:BSPIS:mosi_buf_overrun_fin\/clock_0
Path slack     : 492590p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIS_IntClock:R#1 vs. SPIS_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3900
-------------------------------------   ---- 
End-of-path arrival time (ps)           3900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:sync_3\/clock                                  synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIS:BSPIS:sync_3\/out                   synccell      1020   1020  489946  RISE       1
\SPIS:BSPIS:mosi_buf_overrun_fin\/main_0  macrocell13   2880   3900  492590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:mosi_buf_overrun_fin\/clock_0                  macrocell13         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:sync_1\/out
Path End       : \SPIS:BSPIS:dpcounter_one_reg\/main_0
Capture Clock  : \SPIS:BSPIS:dpcounter_one_reg\/clock_0
Path slack     : 493133p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIS_IntClock:R#1 vs. SPIS_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3357
-------------------------------------   ---- 
End-of-path arrival time (ps)           3357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:sync_1\/clock                                  synccell            0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIS:BSPIS:sync_1\/out                synccell      1020   1020  489465  RISE       1
\SPIS:BSPIS:dpcounter_one_reg\/main_0  macrocell12   2337   3357  493133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:dpcounter_one_reg\/clock_0                     macrocell12         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

