// Seed: 3765908346
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_9;
  assign module_1.type_13 = 0;
  genvar id_10;
endmodule
module module_1 (
    input supply0 id_0,
    input tri id_1,
    input supply0 id_2,
    input supply1 id_3,
    output supply1 id_4,
    input wor id_5,
    input tri0 id_6,
    input tri1 id_7,
    output tri id_8,
    input supply0 id_9,
    input uwire id_10,
    input tri1 id_11,
    input supply0 id_12,
    output uwire id_13,
    output supply0 id_14,
    input tri1 id_15,
    input wor id_16,
    output supply1 id_17,
    input supply1 id_18,
    output uwire id_19,
    input wire id_20,
    output supply0 id_21,
    input wire id_22,
    input uwire id_23,
    input wand id_24,
    input wand id_25,
    output uwire id_26,
    output tri0 id_27,
    input wor id_28
);
  assign id_8  = -1;
  assign id_8  = id_1;
  assign id_14 = id_0;
  wire id_30;
  module_0 modCall_1 (
      id_30,
      id_30,
      id_30,
      id_30,
      id_30,
      id_30,
      id_30,
      id_30
  );
endmodule
