INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Uni/EEE4022S/Code/FPGAProjectTesting/IPCompare/IPCompare.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Uni/EEE4022S/Code/FPGAProjectTesting/IPCompare/IPCompare.srcs/IP/new/IPTestbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
WARNING: [VRFC 10-2096] empty statement in sequential block [S:/Uni/EEE4022S/Code/FPGAProjectTesting/IPCompare/IPCompare.srcs/IP/new/IPTestbench.v:49]
