// Seed: 894550649
module module_0 (
    output tri1 id_0,
    input tri0 id_1,
    output wire id_2,
    output supply0 id_3,
    input tri id_4,
    output wand id_5
);
endmodule
module module_0 #(
    parameter id_0 = 32'd39,
    parameter id_3 = 32'd19
) (
    input wire _id_0,
    input tri1 id_1,
    input wor id_2,
    input uwire _id_3,
    input uwire id_4,
    input tri1 id_5,
    input tri id_6,
    output tri id_7,
    output supply1 id_8,
    output wand id_9,
    input wor id_10,
    input wor id_11,
    input supply1 id_12,
    output wor id_13,
    output supply1 module_1,
    output tri id_15,
    input supply0 id_16,
    input wire id_17,
    input uwire id_18,
    input tri0 id_19,
    output supply1 id_20
);
  wire id_22;
  wire [id_0 : id_3] id_23;
  module_0 modCall_1 (
      id_20,
      id_10,
      id_15,
      id_15,
      id_6,
      id_20
  );
  assign modCall_1.id_1 = 0;
  wire id_24;
  logic [id_3 : id_0] id_25;
  ;
endmodule
