{:input (genetic.crossover/dumb-crossover 1965708033 (genetic.mutation/change-constant-value 1242544905 (genetic.mutation/change-constant-value 1622119430 (genetic.mutation/change-names-remove-clause 93705703 (genetic.mutation/change-constant-value 993910413 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))))))) (genetic.mutation/change-constant-value 73873442 (genetic.mutation/change-constant-value 716607339 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(wire0_1, \\wire21_:missing_30 , \\wire22_29_:missing_31 , wire23_1);\n  wire \\:missing_edge ;\n  output wire0_1;\n  wire wire0_1;\n  wire wire15_1;\n  input \\wire21_:missing_30 ;\n  wire \\wire21_:missing_30 ;\n  input \\wire22_29_:missing_31 ;\n  wire \\wire22_29_:missing_31 ;\n  output wire23_1;\n  wire wire23_1;\n  wire \\wire24_36_40_:missing ;\n  wire \\wire25_37_41_:missing_42 ;\n  wire wire26_32_43;\n  wire wire27_33;\n  wire \\wire28_:missing ;\n  wire wire2_1;\n  wire wire36;\n  wire wire3_1;\n  wire wire41;\n  wire wire4_1;\n  wire \\wire4_:missing ;\n  wire wire5_1;\n  wire wire5_12;\n  wire \\wire5_13_:missing_17 ;\n  wire wire5_19;\n  wire wire5_29;\n  wire wire5_32;\n  wire wire5_34;\n  wire wire5_35;\n  wire wire5_38;\n  wire \\wire5_6_:missing ;\n  wire \\wire5_:missing_16_18 ;\n  wire \\wire5_:missing_30_31 ;\n  wire wire6_7;\n  wire \\wire:missing_10 ;\n  wire \\wire:missing_10_14 ;\n  wire \\wire:missing_15 ;\n  wire \\wire:missing_20 ;\n  wire \\wire:missing_30 ;\n  wire \\wire:missing_33_32 ;\n  wire \\wire:missing_33_35 ;\n  wire \\wire:missing_39 ;\n  wire \\wire:missing_43 ;\n  wire \\wire:missing_8_20 ;\n  wire \\wire:missing_9_11 ;\n  wire \\wire:missing_9_12 ;\n  wire \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 2'h1 >> wire2_1;\n  assign \\wire:missing_edge  = 2'hx >> \\wire5_:missing_16_18 ;\n  assign \\wire:missing_edge  = 2'h1 >> wire3_1;\n  assign \\wire:missing_edge  = 2'h1 >> wire26_32_43;\n  assign \\wire:missing_edge  = 2'h1 >> wire27_33;\n  assign \\wire28_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 4'h6 >> { \\wire22_29_:missing_31 , wire5_29 };\n  assign \\wire:missing_30  = 4'h8 >> { \\wire5_:missing_30_31 , \\wire21_:missing_30  };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire22_29_:missing_31 , \\wire5_:missing_30_31  };\n  assign wire26_32_43 = 4'h8 >> { wire5_32, wire5_32 };\n  assign wire27_33 = 4'h8 >> { \\wire:missing_33_35 , \\wire:missing_33_32  };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_edge , wire5_34 };\n  assign \\wire4_:missing  = 2'h1 >> wire4_1;\n  assign \\wire:missing_edge  = 2'hx >> \\wire25_37_41_:missing_42 ;\n  assign \\wire5_6_:missing  = 2'h1 >> wire5_1;\n  assign wire6_7 = 4'h6 >> { \\wire5_6_:missing , \\wire5_6_:missing  };\n  assign \\wire:missing_edge  = 4'h6 >> { \\wire:missing_edge , wire6_7 };\n  assign \\wire:missing_8_20  = 4'h8 >> { \\wire:missing_edge , \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_9_12 , \\wire:missing_9_11  };\n  assign \\wire:missing_10  = 4'h8 >> { \\wire:missing_10_14 , \\wire:missing_edge  };\n  assign wire0_1 = 1'h1;\n  assign \\wire24_36_40_:missing  = 1'h0;\n  assign \\wire25_37_41_:missing_42  = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_43  = wire26_32_43;\n  assign wire41 = \\wire25_37_41_:missing_42 ;\n  assign \\wire:missing_edge  = \\wire24_36_40_:missing ;\n  assign \\wire:missing_39  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire5_38;\n  assign \\wire:missing_edge  = \\wire25_37_41_:missing_42 ;\n  assign wire36 = \\wire24_36_40_:missing ;\n  assign \\wire:missing_33_35  = wire5_35;\n  assign \\wire:missing_20  = \\wire:missing_8_20 ;\n  assign \\wire:missing_edge  = wire5_19;\n  assign \\wire:missing_edge  = \\wire5_13_:missing_17 ;\n  assign \\wire:missing_edge  = \\wire5_:missing_16_18 ;\n  assign \\wire:missing_15  = wire15_1;\n  assign \\wire:missing_10_14  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire5_13_:missing_17 ;\n  assign \\wire:missing_9_12  = wire5_12;\n  assign \\wire:missing_9_11  = \\wire:missing_edge ;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/419281F0.v:3.1-92.10\" *)\nmodule postsynth(wire0_1, \\wire21_:missing_30 , \\wire22_29_:missing_31 , wire23_1);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/419281F0.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/419281F0.v:5.10-5.17\" *)\n  output wire0_1;\n  wire wire0_1;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/419281F0.v:8.9-8.28\" *)\n  input \\wire21_:missing_30 ;\n  wire \\wire21_:missing_30 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/419281F0.v:10.9-10.31\" *)\n  input \\wire22_29_:missing_31 ;\n  wire \\wire22_29_:missing_31 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/419281F0.v:12.10-12.18\" *)\n  output wire23_1;\n  wire wire23_1;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/419281F0.v:14.8-14.30\" *)\n  wire \\wire24_36_40_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/419281F0.v:15.8-15.33\" *)\n  wire \\wire25_37_41_:missing_42 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/419281F0.v:18.8-18.24\" *)\n  wire \\wire28_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/419281F0.v:20.8-20.14\" *)\n  wire wire36;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/419281F0.v:22.8-22.14\" *)\n  wire wire41;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/419281F0.v:27.8-27.29\" *)\n  wire \\wire5_13_:missing_17 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/419281F0.v:28.8-28.16\" *)\n  wire wire5_19;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/419281F0.v:33.8-33.16\" *)\n  wire wire5_38;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/419281F0.v:35.8-35.29\" *)\n  wire \\wire5_:missing_16_18 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/419281F0.v:38.8-38.24\" *)\n  wire \\wire:missing_10 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/419281F0.v:39.8-39.27\" *)\n  wire \\wire:missing_10_14 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/419281F0.v:41.8-41.24\" *)\n  wire \\wire:missing_20 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/419281F0.v:45.8-45.24\" *)\n  wire \\wire:missing_39 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/419281F0.v:47.8-47.26\" *)\n  wire \\wire:missing_8_20 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/419281F0.v:48.8-48.26\" *)\n  wire \\wire:missing_9_11 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/419281F0.v:50.8-50.26\" *)\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire0_1 = 1'h1;\n  assign wire23_1 = 1'hx;\n  assign \\wire24_36_40_:missing  = 1'h0;\n  assign \\wire25_37_41_:missing_42  = 1'h1;\n  assign \\wire28_:missing  = 1'h1;\n  assign wire36 = 1'h0;\n  assign wire41 = 1'h1;\n  assign \\wire5_13_:missing_17  = 1'h0;\n  assign wire5_19 = 1'h0;\n  assign wire5_38 = 1'h0;\n  assign \\wire5_:missing_16_18  = 1'h0;\n  assign \\wire:missing_10  = 1'h0;\n  assign \\wire:missing_10_14  = 1'h0;\n  assign \\wire:missing_20  = 1'h0;\n  assign \\wire:missing_39  = 1'h0;\n  assign \\wire:missing_8_20  = 1'h0;\n  assign \\wire:missing_9_11  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY  2:42:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6ifxon7p] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6ifxon7p/src/top.v'.\nSBY  2:42:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6ifxon7p] Copy '/tmp/fuzzmount2DDF5D8C/419281F0.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6ifxon7p/src/419281F0.v'.\nSBY  2:42:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6ifxon7p] Copy '/tmp/fuzzmount2DDF5D8C/419281F0.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6ifxon7p/src/419281F0.post.v'.\nSBY  2:42:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6ifxon7p] engine_0: abc pdr\nSBY  2:42:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6ifxon7p] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6ifxon7p/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  2:42:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6ifxon7p] base: Warning: Wire presynth.\\wire23_1 is used but has no driver.\nSBY  2:42:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6ifxon7p] base: finished (returncode=0)\nSBY  2:42:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6ifxon7p] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6ifxon7p/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  2:42:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6ifxon7p] aig: Warning: Wire presynth.\\wire23_1 is used but has no driver.\nSBY  2:42:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6ifxon7p] aig: finished (returncode=0)\nSBY  2:42:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6ifxon7p] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6ifxon7p; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  2:42:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6ifxon7p] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  2:42:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6ifxon7p] engine_0: Warning: The network has no constraints.\nSBY  2:42:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6ifxon7p] engine_0: Output 1 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  2:42:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6ifxon7p] engine_0: finished (returncode=0)\nSBY  2:42:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6ifxon7p] engine_0: Status returned by engine: FAIL\nSBY  2:42:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6ifxon7p] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:06 (6)\nSBY  2:42:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6ifxon7p] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  2:42:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6ifxon7p] summary: engine_0 (abc pdr) returned FAIL\nSBY  2:42:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6ifxon7p] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6ifxon7p'.\nSBY  2:42:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6ifxon7p] DONE (FAIL, rc=2)\n", :err ""}}}