#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\verilog\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\verilog\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\verilog\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\verilog\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\verilog\iverilog\lib\ivl\va_math.vpi";
S_000001fc786fd930 .scope module, "CPUtb" "CPUtb" 2 3;
 .timescale -9 -10;
v000001fc7875ea90_0 .var "CLK", 0 0;
v000001fc7875d550_0 .var/i "i", 31 0;
v000001fc7875dc30_0 .var "reset", 0 0;
S_000001fc785fc5e0 .scope module, "mycpu" "CPU" 2 7, 3 17 0, S_000001fc786fd930;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RESET";
v000001fc7875b900_0 .net "ALUD_ex", 31 0, L_000001fc787baa40;  1 drivers
v000001fc7875b360_0 .net "ALU_opcode_id", 4 0, v000001fc7874d430_0;  1 drivers
v000001fc7875b400_0 .net "ALU_out_ma", 31 0, v000001fc7874d070_0;  1 drivers
v000001fc7875c300_0 .net "ALU_out_wb", 31 0, v000001fc7875ad90_0;  1 drivers
v000001fc7875b2c0_0 .net "ALU_result_ex", 31 0, v000001fc7874b380_0;  1 drivers
v000001fc7875b4a0_0 .net "ALU_select_ex", 4 0, v000001fc78758420_0;  1 drivers
v000001fc7875cda0_0 .net "CLK", 0 0, v000001fc7875ea90_0;  1 drivers
v000001fc7875b040_0 .net "DATA_2_ma", 31 0, v000001fc7874eab0_0;  1 drivers
v000001fc7875b180_0 .net "Immediate_ex", 31 0, v000001fc78751950_0;  1 drivers
RS_000001fc786feed8 .resolv tri, v000001fc78751a90_0, L_000001fc786f1d20;
v000001fc7875b7c0_0 .net8 "Instruction_func3_ex", 2 0, RS_000001fc786feed8;  2 drivers
v000001fc7875c440_0 .net "JAL_select_id", 0 0, v000001fc7874d9d0_0;  1 drivers
v000001fc7875bfe0_0 .net "PC4_ex", 31 0, v000001fc78752170_0;  1 drivers
v000001fc7875b540_0 .net "PC_ex", 31 0, v000001fc787582e0_0;  1 drivers
v000001fc7875be00_0 .net "RESET", 0 0, v000001fc7875dc30_0;  1 drivers
v000001fc7875bf40_0 .net "Rd_id", 4 0, L_000001fc7875ec70;  1 drivers
v000001fc7875b860_0 .net "branch_control_out_ex", 0 0, v000001fc7874b560_0;  1 drivers
v000001fc7875b5e0_0 .net "branch_ex", 0 0, v000001fc78757980_0;  1 drivers
v000001fc7875b9a0_0 .net "branch_id", 0 0, v000001fc7874e290_0;  1 drivers
v000001fc7875c580_0 .net "data1_ex", 31 0, v000001fc78757a20_0;  1 drivers
v000001fc7875ba40_0 .net "data1_id", 31 0, L_000001fc786f0f90;  1 drivers
v000001fc7875b680_0 .net "data2_ex", 31 0, v000001fc78757200_0;  1 drivers
v000001fc7875b220_0 .net "data2_id", 31 0, L_000001fc786f1d90;  1 drivers
v000001fc7875c3a0_0 .net "data2_out_ex", 31 0, L_000001fc786f11c0;  1 drivers
v000001fc7875c080_0 .net "destination_reg_ex", 4 0, v000001fc787587e0_0;  1 drivers
v000001fc7875c620_0 .net "destination_reg_ex_out", 4 0, L_000001fc786f1150;  1 drivers
v000001fc7875c6c0_0 .net "func3_ma", 2 0, v000001fc7874edd0_0;  1 drivers
v000001fc7875bae0_0 .net "funct3_id", 2 0, L_000001fc7875de10;  1 drivers
v000001fc7875bb80_0 .net "immidiate_value_id", 31 0, v000001fc7874dcf0_0;  1 drivers
v000001fc7875c260_0 .net "instruction_out_if", 31 0, v000001fc787572a0_0;  1 drivers
v000001fc7875b720_0 .net "instruction_out_ip", 31 0, v000001fc78759490_0;  1 drivers
v000001fc7875c9e0_0 .net "jal_select_ex", 0 0, v000001fc78757de0_0;  1 drivers
v000001fc7875ce40_0 .net "jump_ex", 0 0, v000001fc78758880_0;  1 drivers
v000001fc7875bc20_0 .net "jump_id", 0 0, v000001fc7874d570_0;  1 drivers
RS_000001fc786ff268 .resolv tri, v000001fc78758060_0, L_000001fc786f0f20;
v000001fc7875bcc0_0 .net8 "mem_read_enable_ex", 0 0, RS_000001fc786ff268;  2 drivers
v000001fc7875c760_0 .net "mem_read_enable_id", 0 0, v000001fc7874d610_0;  1 drivers
v000001fc7875b0e0_0 .net "mem_read_ma", 0 0, v000001fc7874d250_0;  1 drivers
RS_000001fc786ff298 .resolv tri, v000001fc78757b60_0, L_000001fc786f1460;
v000001fc7875c800_0 .net8 "mem_write_enable_ex", 0 0, RS_000001fc786ff298;  2 drivers
v000001fc7875bd60_0 .net "mem_write_enable_id", 0 0, v000001fc7874d6b0_0;  1 drivers
v000001fc7875c120_0 .net "mem_write_ma", 0 0, v000001fc7874d110_0;  1 drivers
v000001fc7875c8a0_0 .net "mux1_select_ex", 0 0, v000001fc78757e80_0;  1 drivers
v000001fc7875c1c0_0 .net "mux1_select_id", 0 0, v000001fc7874d750_0;  1 drivers
v000001fc7875c940_0 .net "mux2_select_ex", 0 0, v000001fc78757340_0;  1 drivers
v000001fc7875ca80_0 .net "mux2_select_id", 0 0, v000001fc7874d7f0_0;  1 drivers
v000001fc7875cc60_0 .net "mux3_select_ex", 0 0, v000001fc787575c0_0;  1 drivers
v000001fc7875cbc0_0 .net "mux3_select_ex_out", 0 0, L_000001fc786f1cb0;  1 drivers
v000001fc7875d2d0_0 .net "mux3_select_id", 0 0, v000001fc7874da70_0;  1 drivers
v000001fc7875da50_0 .net "mux3_select_ma", 0 0, v000001fc7874e510_0;  1 drivers
v000001fc7875e8b0_0 .net "mux3_select_wb", 0 0, v000001fc7875a930_0;  1 drivers
v000001fc7875d4b0_0 .net "pc4_out_id", 31 0, v000001fc7875abb0_0;  1 drivers
v000001fc7875e090_0 .net "pc4_out_if", 31 0, L_000001fc7875e770;  1 drivers
v000001fc7875d370_0 .net "pc_out_id", 31 0, v000001fc787590d0_0;  1 drivers
v000001fc7875daf0_0 .net "pc_out_if", 31 0, v000001fc787586a0_0;  1 drivers
v000001fc7875d9b0_0 .net "rd_ma", 4 0, v000001fc7874dc50_0;  1 drivers
v000001fc7875e9f0_0 .net "rd_wb", 4 0, v000001fc7875bea0_0;  1 drivers
v000001fc7875e1d0_0 .net "read_data_ma", 31 0, v000001fc787593f0_0;  1 drivers
v000001fc7875e130_0 .net "read_data_wb", 31 0, v000001fc7875cb20_0;  1 drivers
v000001fc7875e4f0_0 .net "reg_write_enable_id", 0 0, v000001fc7874db10_0;  1 drivers
v000001fc7875d410_0 .net "reg_write_enable_out_if", 0 0, L_000001fc786f18c0;  1 drivers
v000001fc7875e310_0 .net "regwrite_enable_ex", 0 0, v000001fc78758380_0;  1 drivers
v000001fc7875e450_0 .net "regwrite_enable_ex_out", 0 0, L_000001fc786f15b0;  1 drivers
v000001fc7875d190_0 .net "regwrite_enable_ma", 0 0, v000001fc7874ebf0_0;  1 drivers
v000001fc7875e270_0 .net "regwrite_enable_wb", 0 0, v000001fc7875cd00_0;  1 drivers
o000001fc78701e48 .functor BUFZ 1, C4<z>; HiZ drive
v000001fc7875e590_0 .net "reset", 0 0, o000001fc78701e48;  0 drivers
v000001fc7875deb0_0 .net "write_data_out_if", 31 0, L_000001fc7875e3b0;  1 drivers
v000001fc7875e950_0 .net "write_reg_out_if", 4 0, L_000001fc786f12a0;  1 drivers
S_000001fc78617650 .scope module, "EX" "instruction_execution" 3 187, 4 4 0, S_000001fc785fc5e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 5 "ALU_select";
    .port_info 1 /INPUT 1 "mux1_select";
    .port_info 2 /INPUT 1 "mux2_select";
    .port_info 3 /INPUT 1 "mux3_select";
    .port_info 4 /INPUT 1 "regwrite_enable";
    .port_info 5 /INPUT 1 "memory_write_enable";
    .port_info 6 /INPUT 1 "memory_read_enable";
    .port_info 7 /INPUT 1 "branch";
    .port_info 8 /INPUT 1 "jump";
    .port_info 9 /INPUT 1 "jal_select";
    .port_info 10 /INPUT 32 "pc4";
    .port_info 11 /INPUT 32 "pc";
    .port_info 12 /INPUT 32 "immediate";
    .port_info 13 /INPUT 32 "data1";
    .port_info 14 /INPUT 32 "data2";
    .port_info 15 /INPUT 3 "funct3";
    .port_info 16 /INPUT 5 "rd";
    .port_info 17 /OUTPUT 32 "ALUD";
    .port_info 18 /OUTPUT 32 "ALU_result";
    .port_info 19 /OUTPUT 32 "data2_out";
    .port_info 20 /OUTPUT 3 "funct3_out";
    .port_info 21 /OUTPUT 5 "rd_out";
    .port_info 22 /OUTPUT 1 "memory_read_enable_out";
    .port_info 23 /OUTPUT 1 "memory_write_enable_out";
    .port_info 24 /OUTPUT 1 "regwrite_enable_out";
    .port_info 25 /OUTPUT 1 "mux3_select_out";
    .port_info 26 /OUTPUT 1 "branch_control_out";
L_000001fc7875f138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001fc786f1930 .functor XNOR 1, v000001fc78757e80_0, L_000001fc7875f138, C4<0>, C4<0>;
L_000001fc7875f180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001fc786f1a10 .functor XNOR 1, v000001fc78757340_0, L_000001fc7875f180, C4<0>, C4<0>;
L_000001fc7875f330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001fc786f1c40 .functor XNOR 1, v000001fc78757de0_0, L_000001fc7875f330, C4<0>, C4<0>;
L_000001fc786f0f20 .functor BUFZ 1, RS_000001fc786ff268, C4<0>, C4<0>, C4<0>;
L_000001fc786f1460 .functor BUFZ 1, RS_000001fc786ff298, C4<0>, C4<0>, C4<0>;
L_000001fc786f15b0 .functor BUFZ 1, v000001fc78758380_0, C4<0>, C4<0>, C4<0>;
L_000001fc786f1cb0 .functor BUFZ 1, v000001fc787575c0_0, C4<0>, C4<0>, C4<0>;
L_000001fc786f1d20 .functor BUFZ 3, RS_000001fc786feed8, C4<000>, C4<000>, C4<000>;
L_000001fc786f1150 .functor BUFZ 5, v000001fc787587e0_0, C4<00000>, C4<00000>, C4<00000>;
L_000001fc786f11c0 .functor BUFZ 32, v000001fc78757200_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001fc7874afc0_0 .net "ALUD", 31 0, L_000001fc787baa40;  alias, 1 drivers
v000001fc7874a980_0 .net "ALU_result", 31 0, v000001fc7874b380_0;  alias, 1 drivers
v000001fc7874b240_0 .net "ALU_select", 4 0, v000001fc78758420_0;  alias, 1 drivers
v000001fc7874b600_0 .net/2u *"_ivl_0", 0 0, L_000001fc7875f138;  1 drivers
v000001fc7874a480_0 .net/2u *"_ivl_12", 0 0, L_000001fc7875f330;  1 drivers
v000001fc7874b420_0 .net *"_ivl_14", 0 0, L_000001fc786f1c40;  1 drivers
v000001fc7874aa20_0 .net *"_ivl_2", 0 0, L_000001fc786f1930;  1 drivers
v000001fc7874b880_0 .net/2u *"_ivl_6", 0 0, L_000001fc7875f180;  1 drivers
v000001fc7874b4c0_0 .net *"_ivl_8", 0 0, L_000001fc786f1a10;  1 drivers
v000001fc7874a520_0 .net "branch", 0 0, v000001fc78757980_0;  alias, 1 drivers
v000001fc7874a5c0_0 .net "branch_control_out", 0 0, v000001fc7874b560_0;  alias, 1 drivers
v000001fc7874a660_0 .net "data1", 31 0, v000001fc78757a20_0;  alias, 1 drivers
v000001fc7874a7a0_0 .net "data2", 31 0, v000001fc78757200_0;  alias, 1 drivers
v000001fc7874b9c0_0 .net "data2_out", 31 0, L_000001fc786f11c0;  alias, 1 drivers
v000001fc7874aac0_0 .net8 "funct3", 2 0, RS_000001fc786feed8;  alias, 2 drivers
v000001fc7874a840_0 .net8 "funct3_out", 2 0, RS_000001fc786feed8;  alias, 2 drivers
v000001fc7874bb00_0 .net "immediate", 31 0, v000001fc78751950_0;  alias, 1 drivers
v000001fc7874bba0_0 .net "jal_select", 0 0, v000001fc78757de0_0;  alias, 1 drivers
v000001fc7874bc40_0 .net "jump", 0 0, v000001fc78758880_0;  alias, 1 drivers
v000001fc7874aca0_0 .net8 "memory_read_enable", 0 0, RS_000001fc786ff268;  alias, 2 drivers
v000001fc78749ee0_0 .net8 "memory_read_enable_out", 0 0, RS_000001fc786ff268;  alias, 2 drivers
v000001fc78749f80_0 .net8 "memory_write_enable", 0 0, RS_000001fc786ff298;  alias, 2 drivers
v000001fc7874e8d0_0 .net8 "memory_write_enable_out", 0 0, RS_000001fc786ff298;  alias, 2 drivers
v000001fc7874ed30_0 .net "mux1_out", 31 0, L_000001fc7875d0f0;  1 drivers
v000001fc7874d1b0_0 .net "mux1_select", 0 0, v000001fc78757e80_0;  alias, 1 drivers
v000001fc7874e330_0 .net "mux2_out", 31 0, L_000001fc7875ed10;  1 drivers
v000001fc7874d890_0 .net "mux2_select", 0 0, v000001fc78757340_0;  alias, 1 drivers
v000001fc7874e6f0_0 .net "mux3_select", 0 0, v000001fc787575c0_0;  alias, 1 drivers
v000001fc7874d390_0 .net "mux3_select_out", 0 0, L_000001fc786f1cb0;  alias, 1 drivers
v000001fc7874cfd0_0 .net "pc", 31 0, v000001fc787582e0_0;  alias, 1 drivers
v000001fc7874e970_0 .net "pc4", 31 0, v000001fc78752170_0;  alias, 1 drivers
v000001fc7874e790_0 .net "rd", 4 0, v000001fc787587e0_0;  alias, 1 drivers
v000001fc7874e0b0_0 .net "rd_out", 4 0, L_000001fc786f1150;  alias, 1 drivers
v000001fc7874e470_0 .net "regwrite_enable", 0 0, v000001fc78758380_0;  alias, 1 drivers
v000001fc7874d4d0_0 .net "regwrite_enable_out", 0 0, L_000001fc786f15b0;  alias, 1 drivers
L_000001fc7875d0f0 .functor MUXZ 32, v000001fc78757a20_0, v000001fc787582e0_0, L_000001fc786f1930, C4<>;
L_000001fc7875ed10 .functor MUXZ 32, v000001fc78751950_0, v000001fc78757200_0, L_000001fc786f1a10, C4<>;
L_000001fc787baa40 .functor MUXZ 32, v000001fc7874b380_0, v000001fc78752170_0, L_000001fc786f1c40, C4<>;
S_000001fc7862be30 .scope module, "ALU_unit1" "ALU_unit" 4 48, 5 172 0, S_000001fc78617650;
 .timescale -9 -10;
    .port_info 0 /INPUT 5 "Opcode";
    .port_info 1 /INPUT 32 "data1";
    .port_info 2 /INPUT 32 "data2";
    .port_info 3 /OUTPUT 32 "result";
v000001fc78748a10_0 .net "Opcode", 4 0, v000001fc78758420_0;  alias, 1 drivers
v000001fc7874b100_0 .net "data1", 31 0, L_000001fc7875d0f0;  alias, 1 drivers
v000001fc7874ade0_0 .net "data2", 31 0, L_000001fc7875ed10;  alias, 1 drivers
v000001fc7874b380_0 .var "result", 31 0;
v000001fc7874ac00_0 .net "result00", 31 0, L_000001fc7875df50;  1 drivers
v000001fc7874b920_0 .net "result01", 31 0, L_000001fc786f1bd0;  1 drivers
v000001fc7874a0c0_0 .net "result02", 31 0, L_000001fc786f1a80;  1 drivers
v000001fc7874a160_0 .net "result03", 31 0, L_000001fc786f1690;  1 drivers
v000001fc7874b060_0 .net "result04", 31 0, L_000001fc7875eef0;  1 drivers
v000001fc7874a8e0_0 .net "result05", 31 0, L_000001fc7875dff0;  1 drivers
L_000001fc7875f1c8 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v000001fc7874a200_0 .net "result06", 31 0, L_000001fc7875f1c8;  1 drivers
v000001fc7874b6a0_0 .net "result07", 31 0, L_000001fc7875d050;  1 drivers
v000001fc78749da0_0 .net "result08", 31 0, L_000001fc7875d230;  1 drivers
v000001fc7874b740_0 .net "result09", 31 0, L_000001fc787b96e0;  1 drivers
v000001fc7874ad40_0 .net "result10", 31 0, L_000001fc787bae00;  1 drivers
v000001fc7874a020_0 .net "result11", 31 0, L_000001fc787b9fa0;  1 drivers
v000001fc7874ab60_0 .net "result12", 31 0, L_000001fc786f1e00;  1 drivers
v000001fc7874b7e0_0 .net "result13", 31 0, L_000001fc787b9140;  1 drivers
v000001fc7874b2e0_0 .net "result14", 31 0, L_000001fc787b93c0;  1 drivers
v000001fc7874b1a0_0 .net "result15", 31 0, L_000001fc787b9640;  1 drivers
v000001fc7874a2a0_0 .net "result16", 31 0, L_000001fc787b91e0;  1 drivers
v000001fc7874a340_0 .net "result17", 31 0, L_000001fc787ba9a0;  1 drivers
v000001fc7874ae80_0 .net "result18", 31 0, L_000001fc787ba360;  1 drivers
E_000001fc786e1190/0 .event anyedge, v000001fc78748a10_0, v000001fc786f08b0_0, v000001fc78748970_0, v000001fc786ef730_0;
E_000001fc786e1190/1 .event anyedge, v000001fc78748470_0, v000001fc786da400_0, v000001fc78749050_0, v000001fc78749870_0;
E_000001fc786e1190/2 .event anyedge, v000001fc787497d0_0, v000001fc786f0590_0, v000001fc786ef370_0, v000001fc78748650_0;
E_000001fc786e1190/3 .event anyedge, v000001fc78749af0_0, v000001fc786ef7d0_0, v000001fc78749190_0, v000001fc787480b0_0;
E_000001fc786e1190/4 .event anyedge, v000001fc787492d0_0, v000001fc787485b0_0, v000001fc78747d90_0, v000001fc78748290_0;
E_000001fc786e1190 .event/or E_000001fc786e1190/0, E_000001fc786e1190/1, E_000001fc786e1190/2, E_000001fc786e1190/3, E_000001fc786e1190/4;
S_000001fc7862bfc0 .scope module, "add_unit" "Add_unit" 5 184, 5 1 0, S_000001fc7862be30;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /OUTPUT 32 "result";
v000001fc786f0130_0 .net "data1", 31 0, L_000001fc7875d0f0;  alias, 1 drivers
v000001fc786f01d0_0 .net "data2", 31 0, L_000001fc7875ed10;  alias, 1 drivers
v000001fc786f08b0_0 .net "result", 31 0, L_000001fc7875df50;  alias, 1 drivers
L_000001fc7875df50 .arith/sum 32, L_000001fc7875d0f0, L_000001fc7875ed10;
S_000001fc7861b2e0 .scope module, "and_unit" "AND_unit" 5 186, 5 24 0, S_000001fc7862be30;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /OUTPUT 32 "result";
L_000001fc786f1a80 .functor AND 32, L_000001fc7875d0f0, L_000001fc7875ed10, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001fc786f0270_0 .net "data1", 31 0, L_000001fc7875d0f0;  alias, 1 drivers
v000001fc786f0310_0 .net "data2", 31 0, L_000001fc7875ed10;  alias, 1 drivers
v000001fc786ef730_0 .net "result", 31 0, L_000001fc786f1a80;  alias, 1 drivers
S_000001fc7861b470 .scope module, "div_unit" "DIV_unit" 5 192, 5 86 0, S_000001fc7862be30;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /OUTPUT 32 "result";
v000001fc786f03b0_0 .net "data1", 31 0, L_000001fc7875d0f0;  alias, 1 drivers
v000001fc786f0450_0 .net "data2", 31 0, L_000001fc7875ed10;  alias, 1 drivers
v000001fc786f0590_0 .net "result", 31 0, L_000001fc7875d230;  alias, 1 drivers
L_000001fc7875d230 .arith/div.s 32, L_000001fc7875d0f0, L_000001fc7875ed10;
S_000001fc7860ded0 .scope module, "divu_unit" "DIVU_unit" 5 193, 5 94 0, S_000001fc7862be30;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /OUTPUT 32 "result";
v000001fc786f0bd0_0 .net "data1", 31 0, L_000001fc7875d0f0;  alias, 1 drivers
v000001fc786f06d0_0 .net "data2", 31 0, L_000001fc7875ed10;  alias, 1 drivers
v000001fc786ef370_0 .net "result", 31 0, L_000001fc787b96e0;  alias, 1 drivers
L_000001fc787b96e0 .arith/div 32, L_000001fc7875d0f0, L_000001fc7875ed10;
S_000001fc7860e060 .scope module, "forward_unit" "Forward_Unit" 5 196, 5 118 0, S_000001fc7862be30;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data2";
    .port_info 1 /OUTPUT 32 "result";
L_000001fc786f1e00 .functor BUFZ 32, L_000001fc7875ed10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001fc786f0810_0 .net "data2", 31 0, L_000001fc7875ed10;  alias, 1 drivers
v000001fc786ef7d0_0 .net "result", 31 0, L_000001fc786f1e00;  alias, 1 drivers
S_000001fc78606a90 .scope module, "mul_unit" "MUL_unit" 5 188, 5 39 0, S_000001fc7862be30;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /OUTPUT 32 "result";
v000001fc786ef410_0 .net "data1", 31 0, L_000001fc7875d0f0;  alias, 1 drivers
v000001fc786ef870_0 .net "data2", 31 0, L_000001fc7875ed10;  alias, 1 drivers
v000001fc786da400_0 .net "result", 31 0, L_000001fc7875eef0;  alias, 1 drivers
v000001fc78748dd0_0 .var "result1", 64 0;
E_000001fc786e1390 .event anyedge, v000001fc786f0130_0, v000001fc786f01d0_0;
L_000001fc7875eef0 .part v000001fc78748dd0_0, 0, 32;
S_000001fc78606c20 .scope module, "mulh_unit" "MULH_unit" 5 189, 5 51 0, S_000001fc7862be30;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /OUTPUT 32 "result";
v000001fc78749910_0 .net "data1", 31 0, L_000001fc7875d0f0;  alias, 1 drivers
v000001fc78748bf0_0 .net "data2", 31 0, L_000001fc7875ed10;  alias, 1 drivers
v000001fc78749050_0 .net "result", 31 0, L_000001fc7875dff0;  alias, 1 drivers
v000001fc78749a50_0 .var "result1", 64 0;
L_000001fc7875dff0 .part v000001fc78749a50_0, 32, 32;
S_000001fc78633380 .scope module, "mulhsu_unit" "MULHSU_unit" 5 191, 5 75 0, S_000001fc7862be30;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /OUTPUT 32 "result";
v000001fc78748c90_0 .net "data1", 31 0, L_000001fc7875d0f0;  alias, 1 drivers
v000001fc78748e70_0 .net "data2", 31 0, L_000001fc7875ed10;  alias, 1 drivers
v000001fc787497d0_0 .net "result", 31 0, L_000001fc7875d050;  alias, 1 drivers
v000001fc787490f0_0 .var "result1", 63 0;
L_000001fc7875d050 .part v000001fc787490f0_0, 32, 32;
S_000001fc78633510 .scope module, "mulhu_unit" "MULHU_unit" 5 190, 5 63 0, S_000001fc7862be30;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /OUTPUT 32 "result";
v000001fc78749b90_0 .net "data1", 31 0, L_000001fc7875d0f0;  alias, 1 drivers
v000001fc78749370_0 .net "data2", 31 0, L_000001fc7875ed10;  alias, 1 drivers
v000001fc78749870_0 .net "result", 31 0, L_000001fc7875f1c8;  alias, 1 drivers
v000001fc78748d30_0 .var "result1", 63 0;
S_000001fc78632e50 .scope module, "or_unit" "OR_unit" 5 187, 5 31 0, S_000001fc7862be30;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /OUTPUT 32 "result";
L_000001fc786f1690 .functor OR 32, L_000001fc7875d0f0, L_000001fc7875ed10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001fc787495f0_0 .net "data1", 31 0, L_000001fc7875d0f0;  alias, 1 drivers
v000001fc78748ab0_0 .net "data2", 31 0, L_000001fc7875ed10;  alias, 1 drivers
v000001fc78748470_0 .net "result", 31 0, L_000001fc786f1690;  alias, 1 drivers
S_000001fc78632fe0 .scope module, "rem_unit" "REM_unit" 5 194, 5 103 0, S_000001fc7862be30;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /OUTPUT 32 "result";
v000001fc78749690_0 .net "data1", 31 0, L_000001fc7875d0f0;  alias, 1 drivers
v000001fc787499b0_0 .net "data2", 31 0, L_000001fc7875ed10;  alias, 1 drivers
v000001fc78748650_0 .net "result", 31 0, L_000001fc787bae00;  alias, 1 drivers
L_000001fc787bae00 .arith/mod.s 32, L_000001fc7875d0f0, L_000001fc7875ed10;
S_000001fc78639e00 .scope module, "remu_unit" "REMU_unit" 5 195, 5 111 0, S_000001fc7862be30;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /OUTPUT 32 "result";
v000001fc787486f0_0 .net "data1", 31 0, L_000001fc7875d0f0;  alias, 1 drivers
v000001fc78747f70_0 .net "data2", 31 0, L_000001fc7875ed10;  alias, 1 drivers
v000001fc78749af0_0 .net "result", 31 0, L_000001fc787b9fa0;  alias, 1 drivers
L_000001fc787b9fa0 .arith/mod 32, L_000001fc7875d0f0, L_000001fc7875ed10;
S_000001fc7874c3f0 .scope module, "sll_unit" "SLL_Unit" 5 197, 5 124 0, S_000001fc7862be30;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /OUTPUT 32 "result";
v000001fc78749410_0 .net "data1", 31 0, L_000001fc7875d0f0;  alias, 1 drivers
v000001fc78748f10_0 .net "data2", 31 0, L_000001fc7875ed10;  alias, 1 drivers
v000001fc78749190_0 .net "result", 31 0, L_000001fc787b9140;  alias, 1 drivers
L_000001fc787b9140 .shift/l 32, L_000001fc7875d0f0, L_000001fc7875ed10;
S_000001fc7874bdb0 .scope module, "slt_unit" "SLT_Unit" 5 199, 5 146 0, S_000001fc7862be30;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /OUTPUT 32 "result";
v000001fc78748010_0 .net *"_ivl_0", 0 0, L_000001fc787b9a00;  1 drivers
L_000001fc7875f210 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001fc787488d0_0 .net/2u *"_ivl_2", 31 0, L_000001fc7875f210;  1 drivers
L_000001fc7875f258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fc78748790_0 .net/2u *"_ivl_4", 31 0, L_000001fc7875f258;  1 drivers
v000001fc78748fb0_0 .net "data1", 31 0, L_000001fc7875d0f0;  alias, 1 drivers
v000001fc78749230_0 .net "data2", 31 0, L_000001fc7875ed10;  alias, 1 drivers
v000001fc787492d0_0 .net "result", 31 0, L_000001fc787b9640;  alias, 1 drivers
L_000001fc787b9a00 .cmp/gt.s 32, L_000001fc7875ed10, L_000001fc7875d0f0;
L_000001fc787b9640 .functor MUXZ 32, L_000001fc7875f258, L_000001fc7875f210, L_000001fc787b9a00, C4<>;
S_000001fc7874c8a0 .scope module, "sltu_unit" "SLTU_unit" 5 202, 5 163 0, S_000001fc7862be30;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /OUTPUT 32 "result";
v000001fc78749c30_0 .net *"_ivl_0", 0 0, L_000001fc787ba180;  1 drivers
L_000001fc7875f2a0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001fc787494b0_0 .net/2u *"_ivl_2", 31 0, L_000001fc7875f2a0;  1 drivers
L_000001fc7875f2e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fc78749550_0 .net/2u *"_ivl_4", 31 0, L_000001fc7875f2e8;  1 drivers
v000001fc787483d0_0 .net "data1", 31 0, L_000001fc7875d0f0;  alias, 1 drivers
v000001fc78749730_0 .net "data2", 31 0, L_000001fc7875ed10;  alias, 1 drivers
v000001fc78747d90_0 .net "result", 31 0, L_000001fc787ba9a0;  alias, 1 drivers
L_000001fc787ba180 .cmp/gt 32, L_000001fc7875ed10, L_000001fc7875d0f0;
L_000001fc787ba9a0 .functor MUXZ 32, L_000001fc7875f2e8, L_000001fc7875f2a0, L_000001fc787ba180, C4<>;
S_000001fc7874ca30 .scope module, "sra_unit" "SRA_Unit" 5 198, 5 139 0, S_000001fc7862be30;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /OUTPUT 32 "result";
v000001fc78747e30_0 .net "data1", 31 0, L_000001fc7875d0f0;  alias, 1 drivers
v000001fc78747ed0_0 .net "data2", 31 0, L_000001fc7875ed10;  alias, 1 drivers
v000001fc787480b0_0 .net "result", 31 0, L_000001fc787b93c0;  alias, 1 drivers
L_000001fc787b93c0 .shift/r 32, L_000001fc7875d0f0, L_000001fc7875ed10;
S_000001fc7874bf40 .scope module, "srl_unit" "SRL_unit" 5 203, 5 131 0, S_000001fc7862be30;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /OUTPUT 32 "result";
v000001fc78748150_0 .net "data1", 31 0, L_000001fc7875d0f0;  alias, 1 drivers
v000001fc787481f0_0 .net "data2", 31 0, L_000001fc7875ed10;  alias, 1 drivers
v000001fc78748290_0 .net "result", 31 0, L_000001fc787ba360;  alias, 1 drivers
L_000001fc787ba360 .shift/r 32, L_000001fc7875d0f0, L_000001fc7875ed10;
S_000001fc7874c710 .scope module, "sub_unit" "Sub_unit" 5 200, 5 9 0, S_000001fc7862be30;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /OUTPUT 32 "result";
v000001fc78748330_0 .net "data1", 31 0, L_000001fc7875d0f0;  alias, 1 drivers
v000001fc78748510_0 .net "data2", 31 0, L_000001fc7875ed10;  alias, 1 drivers
v000001fc787485b0_0 .net "result", 31 0, L_000001fc787b91e0;  alias, 1 drivers
L_000001fc787b91e0 .arith/sub 32, L_000001fc7875d0f0, L_000001fc7875ed10;
S_000001fc7874c260 .scope module, "xor_unit" "XOR_unit" 5 185, 5 17 0, S_000001fc7862be30;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /OUTPUT 32 "result";
L_000001fc786f1bd0 .functor XOR 32, L_000001fc7875d0f0, L_000001fc7875ed10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001fc78748b50_0 .net "data1", 31 0, L_000001fc7875d0f0;  alias, 1 drivers
v000001fc78748830_0 .net "data2", 31 0, L_000001fc7875ed10;  alias, 1 drivers
v000001fc78748970_0 .net "result", 31 0, L_000001fc786f1bd0;  alias, 1 drivers
S_000001fc7874cbc0 .scope module, "branch_control1" "branch_control" 4 59, 6 1 0, S_000001fc78617650;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "jump";
    .port_info 1 /INPUT 1 "branch";
    .port_info 2 /INPUT 3 "funct3";
    .port_info 3 /INPUT 32 "data1";
    .port_info 4 /INPUT 32 "data2";
    .port_info 5 /OUTPUT 1 "isJumpOrBranch";
v000001fc7874af20_0 .net "branch", 0 0, v000001fc78757980_0;  alias, 1 drivers
v000001fc7874ba60_0 .net "data1", 31 0, v000001fc78757a20_0;  alias, 1 drivers
v000001fc7874a3e0_0 .net "data2", 31 0, v000001fc78757200_0;  alias, 1 drivers
v000001fc7874a700_0 .net8 "funct3", 2 0, RS_000001fc786feed8;  alias, 2 drivers
v000001fc7874b560_0 .var "isJumpOrBranch", 0 0;
v000001fc78749e40_0 .net "jump", 0 0, v000001fc78758880_0;  alias, 1 drivers
E_000001fc786e2610/0 .event anyedge, v000001fc7874a700_0, v000001fc7874af20_0, v000001fc78749e40_0, v000001fc7874a3e0_0;
E_000001fc786e2610/1 .event anyedge, v000001fc7874ba60_0;
E_000001fc786e2610 .event/or E_000001fc786e2610/0, E_000001fc786e2610/1;
S_000001fc7874c0d0 .scope module, "EX_MA" "EX_MA_register" 3 104, 7 9 0, S_000001fc785fc5e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "mem_write";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /INPUT 1 "MUX3_select";
    .port_info 4 /INPUT 1 "regwrite_enable";
    .port_info 5 /INPUT 32 "ALU_out";
    .port_info 6 /INPUT 32 "DATA_2";
    .port_info 7 /INPUT 3 "func_3";
    .port_info 8 /INPUT 5 "rd";
    .port_info 9 /OUTPUT 1 "mem_write_out";
    .port_info 10 /OUTPUT 1 "mem_read_out";
    .port_info 11 /OUTPUT 1 "MUX3_select_out";
    .port_info 12 /OUTPUT 1 "regwrite_enable_out";
    .port_info 13 /OUTPUT 32 "ALU_out_out";
    .port_info 14 /OUTPUT 32 "DATA_2_out";
    .port_info 15 /OUTPUT 3 "func_3_out";
    .port_info 16 /OUTPUT 5 "rd_out";
v000001fc7874e3d0_0 .net "ALU_out", 31 0, v000001fc7874b380_0;  alias, 1 drivers
v000001fc7874d070_0 .var "ALU_out_out", 31 0;
v000001fc7874d930_0 .net "CLK", 0 0, v000001fc7875ea90_0;  alias, 1 drivers
v000001fc7874e830_0 .net "DATA_2", 31 0, L_000001fc786f11c0;  alias, 1 drivers
v000001fc7874eab0_0 .var "DATA_2_out", 31 0;
v000001fc7874e5b0_0 .net "MUX3_select", 0 0, L_000001fc786f1cb0;  alias, 1 drivers
v000001fc7874e510_0 .var "MUX3_select_out", 0 0;
v000001fc7874e010_0 .net8 "func_3", 2 0, RS_000001fc786feed8;  alias, 2 drivers
v000001fc7874edd0_0 .var "func_3_out", 2 0;
v000001fc7874ea10_0 .net8 "mem_read", 0 0, RS_000001fc786ff268;  alias, 2 drivers
v000001fc7874d250_0 .var "mem_read_out", 0 0;
v000001fc7874e650_0 .net8 "mem_write", 0 0, RS_000001fc786ff298;  alias, 2 drivers
v000001fc7874d110_0 .var "mem_write_out", 0 0;
v000001fc7874eb50_0 .net "rd", 4 0, L_000001fc786f1150;  alias, 1 drivers
v000001fc7874dc50_0 .var "rd_out", 4 0;
v000001fc7874d2f0_0 .net "regwrite_enable", 0 0, L_000001fc786f15b0;  alias, 1 drivers
v000001fc7874ebf0_0 .var "regwrite_enable_out", 0 0;
E_000001fc786e20d0 .event posedge, v000001fc7874d930_0;
S_000001fc7874c580 .scope module, "ID" "instruction_decode" 3 158, 8 5 0, S_000001fc785fc5e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "wite_enable";
    .port_info 4 /INPUT 32 "write_data";
    .port_info 5 /INPUT 5 "write_reg";
    .port_info 6 /INPUT 32 "pc";
    .port_info 7 /INPUT 32 "pc4";
    .port_info 8 /OUTPUT 32 "pc_out";
    .port_info 9 /OUTPUT 32 "pc4_out";
    .port_info 10 /OUTPUT 5 "AlU_opcode";
    .port_info 11 /OUTPUT 1 "mux1_select";
    .port_info 12 /OUTPUT 1 "mux2_select";
    .port_info 13 /OUTPUT 1 "mux3_select";
    .port_info 14 /OUTPUT 1 "reg_write_enable";
    .port_info 15 /OUTPUT 1 "mem_write_enable";
    .port_info 16 /OUTPUT 1 "mem_read_enable";
    .port_info 17 /OUTPUT 1 "branch";
    .port_info 18 /OUTPUT 1 "jump";
    .port_info 19 /OUTPUT 1 "JAL_select";
    .port_info 20 /OUTPUT 32 "immidiate_value";
    .port_info 21 /OUTPUT 32 "data1";
    .port_info 22 /OUTPUT 32 "data2";
    .port_info 23 /OUTPUT 3 "funct3";
    .port_info 24 /OUTPUT 5 "Rd";
v000001fc78752670_0 .net "AlU_opcode", 4 0, v000001fc7874d430_0;  alias, 1 drivers
v000001fc78752c10_0 .net "JAL_select", 0 0, v000001fc7874d9d0_0;  alias, 1 drivers
v000001fc787528f0_0 .net "Rd", 4 0, L_000001fc7875ec70;  alias, 1 drivers
v000001fc78750ff0_0 .net "branch", 0 0, v000001fc7874e290_0;  alias, 1 drivers
v000001fc787522b0_0 .net "clk", 0 0, v000001fc7875ea90_0;  alias, 1 drivers
v000001fc78751090_0 .net "data1", 31 0, L_000001fc786f0f90;  alias, 1 drivers
v000001fc787513b0_0 .net "data2", 31 0, L_000001fc786f1d90;  alias, 1 drivers
v000001fc78751810_0 .net "funct3", 2 0, L_000001fc7875de10;  alias, 1 drivers
v000001fc78751f90_0 .net "imm_select", 2 0, v000001fc7874df70_0;  1 drivers
v000001fc78751130_0 .net "immidiate_value", 31 0, v000001fc7874dcf0_0;  alias, 1 drivers
v000001fc78752cb0_0 .net "instruction", 31 0, v000001fc78759490_0;  alias, 1 drivers
v000001fc787511d0_0 .net "jump", 0 0, v000001fc7874d570_0;  alias, 1 drivers
v000001fc787518b0_0 .net "mem_read_enable", 0 0, v000001fc7874d610_0;  alias, 1 drivers
v000001fc787519f0_0 .net "mem_write_enable", 0 0, v000001fc7874d6b0_0;  alias, 1 drivers
v000001fc78752350_0 .net "mux1_select", 0 0, v000001fc7874d750_0;  alias, 1 drivers
v000001fc78752710_0 .net "mux2_select", 0 0, v000001fc7874d7f0_0;  alias, 1 drivers
v000001fc78752990_0 .net "mux3_select", 0 0, v000001fc7874da70_0;  alias, 1 drivers
v000001fc78751db0_0 .net "pc", 31 0, v000001fc787590d0_0;  alias, 1 drivers
v000001fc78752df0_0 .net "pc4", 31 0, v000001fc7875abb0_0;  alias, 1 drivers
v000001fc787520d0_0 .net "pc4_out", 31 0, v000001fc7875abb0_0;  alias, 1 drivers
v000001fc78752a30_0 .net "pc_out", 31 0, v000001fc787590d0_0;  alias, 1 drivers
v000001fc78752ad0_0 .net "reg_write_enable", 0 0, v000001fc7874db10_0;  alias, 1 drivers
v000001fc78752d50_0 .net "reset", 0 0, v000001fc7875dc30_0;  alias, 1 drivers
v000001fc78751270_0 .net "wite_enable", 0 0, L_000001fc786f18c0;  alias, 1 drivers
v000001fc78752e90_0 .net "write_data", 31 0, L_000001fc7875e3b0;  alias, 1 drivers
v000001fc78751450_0 .net "write_reg", 4 0, L_000001fc786f12a0;  alias, 1 drivers
L_000001fc7875db90 .part v000001fc78759490_0, 15, 5;
L_000001fc7875dcd0 .part v000001fc78759490_0, 20, 5;
L_000001fc7875de10 .part v000001fc78759490_0, 12, 3;
L_000001fc7875ec70 .part v000001fc78759490_0, 7, 5;
S_000001fc78750c00 .scope module, "control_unit" "control_unit" 8 43, 9 1 0, S_000001fc7874c580;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 5 "AlU_opcode";
    .port_info 2 /OUTPUT 1 "mux1_select";
    .port_info 3 /OUTPUT 1 "mux2_select";
    .port_info 4 /OUTPUT 1 "mux3_select";
    .port_info 5 /OUTPUT 1 "regwrite_enable";
    .port_info 6 /OUTPUT 1 "mem_read";
    .port_info 7 /OUTPUT 1 "mem_write";
    .port_info 8 /OUTPUT 1 "branch";
    .port_info 9 /OUTPUT 1 "jump";
    .port_info 10 /OUTPUT 1 "jal_select";
    .port_info 11 /OUTPUT 3 "imm_select";
v000001fc7874d430_0 .var "AlU_opcode", 4 0;
v000001fc7874e290_0 .var "branch", 0 0;
v000001fc7874ec90_0 .net "funct3", 2 0, L_000001fc7875ee50;  1 drivers
v000001fc7874ee70_0 .net "funct7", 6 0, L_000001fc7875ebd0;  1 drivers
v000001fc7874df70_0 .var "imm_select", 2 0;
v000001fc7874dd90_0 .net "instruction", 31 0, v000001fc78759490_0;  alias, 1 drivers
v000001fc7874d9d0_0 .var "jal_select", 0 0;
v000001fc7874d570_0 .var "jump", 0 0;
v000001fc7874d610_0 .var "mem_read", 0 0;
v000001fc7874d6b0_0 .var "mem_write", 0 0;
v000001fc7874d750_0 .var "mux1_select", 0 0;
v000001fc7874d7f0_0 .var "mux2_select", 0 0;
v000001fc7874da70_0 .var "mux3_select", 0 0;
v000001fc7874e150_0 .net "opcode", 6 0, L_000001fc7875e810;  1 drivers
v000001fc7874db10_0 .var "regwrite_enable", 0 0;
E_000001fc786e2390 .event anyedge, v000001fc7874ec90_0, v000001fc7874ee70_0, v000001fc7874e150_0;
L_000001fc7875e810 .part v000001fc78759490_0, 0, 7;
L_000001fc7875ee50 .part v000001fc78759490_0, 12, 3;
L_000001fc7875ebd0 .part v000001fc78759490_0, 25, 7;
S_000001fc7874f170 .scope module, "immidiate" "immediate_extend" 8 61, 10 1 0, S_000001fc7874c580;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /INPUT 3 "imm_select";
    .port_info 2 /OUTPUT 32 "immediate";
v000001fc7874dbb0_0 .net "imm_select", 2 0, v000001fc7874df70_0;  alias, 1 drivers
v000001fc7874dcf0_0 .var "immediate", 31 0;
v000001fc7874de30_0 .net "instruction", 31 0, v000001fc78759490_0;  alias, 1 drivers
E_000001fc786e28d0 .event anyedge, v000001fc7874df70_0, v000001fc7874dd90_0;
S_000001fc78750a70 .scope module, "register_file" "register_file" 8 70, 11 1 0, S_000001fc7874c580;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "data1";
    .port_info 1 /OUTPUT 32 "data2";
    .port_info 2 /INPUT 5 "addr1";
    .port_info 3 /INPUT 5 "addr2";
    .port_info 4 /INPUT 1 "write_enable";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 32 "reg_write_data";
    .port_info 7 /INPUT 1 "reset";
    .port_info 8 /INPUT 5 "write_reg_addr";
L_000001fc786f0f90 .functor BUFZ 32, L_000001fc7875d910, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001fc786f1d90 .functor BUFZ 32, L_000001fc7875dd70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o000001fc78700468 .functor BUFZ 1, C4<z>; HiZ drive
v000001fc7874e1f0_0 .net "R", 0 0, o000001fc78700468;  0 drivers
v000001fc78751d10_0 .net *"_ivl_0", 31 0, L_000001fc7875d910;  1 drivers
v000001fc78752490_0 .net *"_ivl_10", 6 0, L_000001fc7875d7d0;  1 drivers
L_000001fc7875f0f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001fc787523f0_0 .net *"_ivl_13", 1 0, L_000001fc7875f0f0;  1 drivers
v000001fc78752b70_0 .net *"_ivl_2", 6 0, L_000001fc7875d5f0;  1 drivers
L_000001fc7875f0a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001fc787527b0_0 .net *"_ivl_5", 1 0, L_000001fc7875f0a8;  1 drivers
v000001fc78752850_0 .net *"_ivl_8", 31 0, L_000001fc7875dd70;  1 drivers
v000001fc78751ef0_0 .net "addr1", 4 0, L_000001fc7875db90;  1 drivers
v000001fc78751310_0 .net "addr2", 4 0, L_000001fc7875dcd0;  1 drivers
v000001fc78751bd0_0 .net "clk", 0 0, v000001fc7875ea90_0;  alias, 1 drivers
v000001fc78751590_0 .net "data1", 31 0, L_000001fc786f0f90;  alias, 1 drivers
v000001fc78751630_0 .net "data2", 31 0, L_000001fc786f1d90;  alias, 1 drivers
v000001fc78752530_0 .net "reg_write_data", 31 0, L_000001fc7875e3b0;  alias, 1 drivers
v000001fc78751c70 .array "register", 0 31, 31 0;
v000001fc787516d0_0 .net "reset", 0 0, v000001fc7875dc30_0;  alias, 1 drivers
v000001fc78752210_0 .net "write_enable", 0 0, L_000001fc786f18c0;  alias, 1 drivers
v000001fc787525d0_0 .net "write_reg_addr", 4 0, L_000001fc786f12a0;  alias, 1 drivers
L_000001fc7875d910 .array/port v000001fc78751c70, L_000001fc7875d5f0;
L_000001fc7875d5f0 .concat [ 5 2 0 0], L_000001fc7875db90, L_000001fc7875f0a8;
L_000001fc7875dd70 .array/port v000001fc78751c70, L_000001fc7875d7d0;
L_000001fc7875d7d0 .concat [ 5 2 0 0], L_000001fc7875dcd0, L_000001fc7875f0f0;
S_000001fc78750750 .scope module, "ID_EX" "Execution_registers" 3 66, 12 1 0, S_000001fc785fc5e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 5 "alu_select";
    .port_info 2 /INPUT 1 "mux1_select";
    .port_info 3 /INPUT 1 "mux2_select";
    .port_info 4 /INPUT 1 "mux3_select";
    .port_info 5 /INPUT 1 "regwrite_enable";
    .port_info 6 /INPUT 1 "mem_read";
    .port_info 7 /INPUT 1 "mem_write";
    .port_info 8 /INPUT 1 "branch";
    .port_info 9 /INPUT 1 "jump";
    .port_info 10 /INPUT 1 "jal_select";
    .port_info 11 /INPUT 32 "PC4";
    .port_info 12 /INPUT 32 "PC";
    .port_info 13 /INPUT 32 "Immediate";
    .port_info 14 /INPUT 32 "data1";
    .port_info 15 /INPUT 32 "data2";
    .port_info 16 /INPUT 3 "Instruction_func3";
    .port_info 17 /INPUT 5 "destination_reg";
    .port_info 18 /OUTPUT 5 "alu_select_out";
    .port_info 19 /OUTPUT 1 "mux1_select_out";
    .port_info 20 /OUTPUT 1 "mux2_select_out";
    .port_info 21 /OUTPUT 1 "mux3_select_out";
    .port_info 22 /OUTPUT 1 "regwrite_enable_out";
    .port_info 23 /OUTPUT 1 "mem_read_out";
    .port_info 24 /OUTPUT 1 "mem_write_out";
    .port_info 25 /OUTPUT 1 "branch_out";
    .port_info 26 /OUTPUT 1 "jump_out";
    .port_info 27 /OUTPUT 1 "jal_select_out";
    .port_info 28 /OUTPUT 32 "PC4_out";
    .port_info 29 /OUTPUT 32 "PC_out";
    .port_info 30 /OUTPUT 32 "Immediate_out";
    .port_info 31 /OUTPUT 32 "data1_out";
    .port_info 32 /OUTPUT 32 "data2_out";
    .port_info 33 /OUTPUT 3 "Instruction_func3_out";
    .port_info 34 /OUTPUT 5 "destination_reg_out";
v000001fc78751e50_0 .net "CLK", 0 0, v000001fc7875ea90_0;  alias, 1 drivers
v000001fc787514f0_0 .net "Immediate", 31 0, v000001fc7874dcf0_0;  alias, 1 drivers
v000001fc78751950_0 .var "Immediate_out", 31 0;
v000001fc78751770_0 .net "Instruction_func3", 2 0, L_000001fc7875de10;  alias, 1 drivers
v000001fc78751a90_0 .var "Instruction_func3_out", 2 0;
v000001fc78751b30_0 .net "PC", 31 0, v000001fc787590d0_0;  alias, 1 drivers
v000001fc78752030_0 .net "PC4", 31 0, v000001fc7875abb0_0;  alias, 1 drivers
v000001fc78752170_0 .var "PC4_out", 31 0;
v000001fc787582e0_0 .var "PC_out", 31 0;
v000001fc78758560_0 .net "alu_select", 4 0, v000001fc7874d430_0;  alias, 1 drivers
v000001fc78758420_0 .var "alu_select_out", 4 0;
v000001fc787584c0_0 .net "branch", 0 0, v000001fc7874e290_0;  alias, 1 drivers
v000001fc78757980_0 .var "branch_out", 0 0;
v000001fc787581a0_0 .net "data1", 31 0, L_000001fc786f0f90;  alias, 1 drivers
v000001fc78757a20_0 .var "data1_out", 31 0;
v000001fc78758740_0 .net "data2", 31 0, L_000001fc786f1d90;  alias, 1 drivers
v000001fc78757200_0 .var "data2_out", 31 0;
v000001fc787578e0_0 .net "destination_reg", 4 0, L_000001fc7875ec70;  alias, 1 drivers
v000001fc787587e0_0 .var "destination_reg_out", 4 0;
v000001fc78757020_0 .net "jal_select", 0 0, v000001fc7874d9d0_0;  alias, 1 drivers
v000001fc78757de0_0 .var "jal_select_out", 0 0;
v000001fc78757160_0 .net "jump", 0 0, v000001fc7874d570_0;  alias, 1 drivers
v000001fc78758880_0 .var "jump_out", 0 0;
v000001fc78757480_0 .net "mem_read", 0 0, v000001fc7874d610_0;  alias, 1 drivers
v000001fc78758060_0 .var "mem_read_out", 0 0;
v000001fc78757ac0_0 .net "mem_write", 0 0, v000001fc7874d6b0_0;  alias, 1 drivers
v000001fc78757b60_0 .var "mem_write_out", 0 0;
v000001fc78757520_0 .net "mux1_select", 0 0, v000001fc7874d750_0;  alias, 1 drivers
v000001fc78757e80_0 .var "mux1_select_out", 0 0;
v000001fc787573e0_0 .net "mux2_select", 0 0, v000001fc7874d7f0_0;  alias, 1 drivers
v000001fc78757340_0 .var "mux2_select_out", 0 0;
v000001fc78758ec0_0 .net "mux3_select", 0 0, v000001fc7874da70_0;  alias, 1 drivers
v000001fc787575c0_0 .var "mux3_select_out", 0 0;
v000001fc78757c00_0 .net "regwrite_enable", 0 0, v000001fc7874db10_0;  alias, 1 drivers
v000001fc78758380_0 .var "regwrite_enable_out", 0 0;
S_000001fc787508e0 .scope module, "IF" "instruction_fetch" 3 139, 13 5 0, S_000001fc785fc5e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /INPUT 32 "ALUD";
    .port_info 3 /INPUT 32 "MEMD";
    .port_info 4 /INPUT 5 "Rd";
    .port_info 5 /INPUT 1 "mux3_select";
    .port_info 6 /INPUT 1 "reg_write_enable";
    .port_info 7 /INPUT 1 "branch_control";
    .port_info 8 /INPUT 32 "branch_address";
    .port_info 9 /OUTPUT 32 "write_data_out";
    .port_info 10 /OUTPUT 5 "write_reg_out";
    .port_info 11 /OUTPUT 1 "reg_write_enable_out";
    .port_info 12 /OUTPUT 32 "pc_out";
    .port_info 13 /OUTPUT 32 "pc4_out";
    .port_info 14 /OUTPUT 32 "instruction_out";
L_000001fc7875f018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001fc786f17e0 .functor XNOR 1, v000001fc7875a930_0, L_000001fc7875f018, C4<0>, C4<0>;
L_000001fc786f12a0 .functor BUFZ 5, v000001fc7875bea0_0, C4<00000>, C4<00000>, C4<00000>;
L_000001fc786f18c0 .functor BUFZ 1, v000001fc7875cd00_0, C4<0>, C4<0>, C4<0>;
v000001fc78757d40_0 .net "ALUD", 31 0, v000001fc7875ad90_0;  alias, 1 drivers
v000001fc787577a0_0 .net "CLK", 0 0, v000001fc7875ea90_0;  alias, 1 drivers
v000001fc78757700_0 .net "MEMD", 31 0, v000001fc7875cb20_0;  alias, 1 drivers
v000001fc78758ba0_0 .net "RESET", 0 0, v000001fc7875dc30_0;  alias, 1 drivers
v000001fc78757f20_0 .net "Rd", 4 0, v000001fc7875bea0_0;  alias, 1 drivers
v000001fc78757ca0_0 .net/2u *"_ivl_0", 0 0, L_000001fc7875f018;  1 drivers
L_000001fc7875f060 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001fc78757840_0 .net/2u *"_ivl_10", 31 0, L_000001fc7875f060;  1 drivers
v000001fc78758a60_0 .net *"_ivl_2", 0 0, L_000001fc786f17e0;  1 drivers
v000001fc78757fc0_0 .net "branch_address", 31 0, v000001fc7874b380_0;  alias, 1 drivers
v000001fc78758b00_0 .net "branch_control", 0 0, v000001fc7874b560_0;  alias, 1 drivers
v000001fc78758c40_0 .net "instruction_out", 31 0, v000001fc787572a0_0;  alias, 1 drivers
v000001fc78758ce0_0 .net "mux3_select", 0 0, v000001fc7875a930_0;  alias, 1 drivers
v000001fc78758d80_0 .net "pc4_out", 31 0, L_000001fc7875e770;  alias, 1 drivers
v000001fc78758e20_0 .var "pc_input", 31 0;
v000001fc78759fd0_0 .net "pc_out", 31 0, v000001fc787586a0_0;  alias, 1 drivers
v000001fc78759030_0 .net "reg_write_enable", 0 0, v000001fc7875cd00_0;  alias, 1 drivers
v000001fc7875a6b0_0 .net "reg_write_enable_out", 0 0, L_000001fc786f18c0;  alias, 1 drivers
v000001fc78759a30_0 .net "write_data_out", 31 0, L_000001fc7875e3b0;  alias, 1 drivers
v000001fc7875aed0_0 .net "write_reg_out", 4 0, L_000001fc786f12a0;  alias, 1 drivers
L_000001fc7875e3b0 .functor MUXZ 32, v000001fc7875cb20_0, v000001fc7875ad90_0, L_000001fc786f17e0, C4<>;
L_000001fc7875e770 .arith/sum 32, v000001fc787586a0_0, L_000001fc7875f060;
S_000001fc78750d90 .scope module, "instruction_memory1" "instruction_memory" 13 57, 14 1 0, S_000001fc787508e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "PC";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "instruction";
v000001fc787570c0_0 .net "PC", 31 0, v000001fc787586a0_0;  alias, 1 drivers
v000001fc78757660_0 .net "clk", 0 0, v000001fc7875ea90_0;  alias, 1 drivers
v000001fc787572a0_0 .var "instruction", 31 0;
v000001fc78758100 .array "memory", 1023 0, 31 0;
v000001fc78758240_0 .net "reset", 0 0, v000001fc7875dc30_0;  alias, 1 drivers
S_000001fc7874efe0 .scope module, "pc1" "pc" 13 51, 15 1 0, S_000001fc787508e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /OUTPUT 32 "pc";
v000001fc78758600_0 .net "CLK", 0 0, v000001fc7875ea90_0;  alias, 1 drivers
v000001fc78758920_0 .net "RESET", 0 0, v000001fc7875dc30_0;  alias, 1 drivers
v000001fc787586a0_0 .var "pc", 31 0;
v000001fc787589c0_0 .net "pc_in", 31 0, v000001fc78758e20_0;  1 drivers
S_000001fc7874ff80 .scope module, "IF_ID" "Instfetch_registers" 3 56, 16 1 0, S_000001fc785fc5e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 32 "PC4";
    .port_info 2 /INPUT 32 "PC";
    .port_info 3 /INPUT 32 "instruction";
    .port_info 4 /OUTPUT 32 "instruction_out";
    .port_info 5 /OUTPUT 32 "PC_out";
    .port_info 6 /OUTPUT 32 "PC4_out";
v000001fc7875a7f0_0 .net "CLK", 0 0, v000001fc7875ea90_0;  alias, 1 drivers
v000001fc7875ae30_0 .net "PC", 31 0, v000001fc787586a0_0;  alias, 1 drivers
v000001fc7875a390_0 .net "PC4", 31 0, L_000001fc7875e770;  alias, 1 drivers
v000001fc7875abb0_0 .var "PC4_out", 31 0;
v000001fc787590d0_0 .var "PC_out", 31 0;
v000001fc78759710_0 .net "instruction", 31 0, v000001fc787572a0_0;  alias, 1 drivers
v000001fc78759490_0 .var "instruction_out", 31 0;
S_000001fc787505c0 .scope module, "MA" "memory_access" 3 218, 17 3 0, S_000001fc785fc5e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /INPUT 1 "mem_write";
    .port_info 4 /INPUT 1 "mux3_select";
    .port_info 5 /INPUT 1 "regwrite_enable";
    .port_info 6 /INPUT 32 "alud";
    .port_info 7 /INPUT 32 "data2";
    .port_info 8 /INPUT 3 "func3";
    .port_info 9 /INPUT 5 "rd";
    .port_info 10 /OUTPUT 1 "mux3_select_out";
    .port_info 11 /OUTPUT 1 "regwrite_enable_out";
    .port_info 12 /OUTPUT 32 "alud_out";
    .port_info 13 /OUTPUT 5 "rd_out";
    .port_info 14 /OUTPUT 32 "read_data";
v000001fc7875ac50_0 .net "alud", 31 0, v000001fc7874d070_0;  alias, 1 drivers
v000001fc7875a610_0 .net "alud_out", 31 0, v000001fc7874d070_0;  alias, 1 drivers
v000001fc787597b0_0 .net "clk", 0 0, v000001fc7875ea90_0;  alias, 1 drivers
v000001fc78759350_0 .net "data2", 31 0, v000001fc7874eab0_0;  alias, 1 drivers
v000001fc7875a4d0_0 .net "func3", 2 0, v000001fc7874edd0_0;  alias, 1 drivers
v000001fc7875a250_0 .net "mem_read", 0 0, v000001fc7874d250_0;  alias, 1 drivers
v000001fc78759210_0 .net "mem_write", 0 0, v000001fc7874d110_0;  alias, 1 drivers
v000001fc78759990_0 .net "mux3_select", 0 0, v000001fc7874e510_0;  alias, 1 drivers
v000001fc78759cb0_0 .net "mux3_select_out", 0 0, v000001fc7874e510_0;  alias, 1 drivers
v000001fc78759d50_0 .net "rd", 4 0, v000001fc7874dc50_0;  alias, 1 drivers
v000001fc78759df0_0 .net "rd_out", 4 0, v000001fc7874dc50_0;  alias, 1 drivers
v000001fc78759e90_0 .net "read_data", 31 0, v000001fc787593f0_0;  alias, 1 drivers
v000001fc7875ab10_0 .net "regwrite_enable", 0 0, v000001fc7874ebf0_0;  alias, 1 drivers
v000001fc78759f30_0 .net "regwrite_enable_out", 0 0, v000001fc7874ebf0_0;  alias, 1 drivers
v000001fc7875a1b0_0 .net "reset", 0 0, o000001fc78701e48;  alias, 0 drivers
S_000001fc7874f300 .scope module, "data_memory" "Data_Memory" 17 29, 18 11 0, S_000001fc787505c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /INPUT 1 "mem_write";
    .port_info 4 /INPUT 32 "mem_address";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /INPUT 3 "func3";
    .port_info 7 /OUTPUT 32 "data_out";
    .port_info 8 /OUTPUT 1 "busywait";
v000001fc7875a070_0 .var *"_ivl_3", 31 0; Local signal
v000001fc78759b70_0 .var *"_ivl_6", 31 0; Local signal
v000001fc78759530_0 .var "busywait", 0 0;
v000001fc787595d0_0 .net "clk", 0 0, v000001fc7875ea90_0;  alias, 1 drivers
v000001fc7875acf0_0 .net "data_in", 31 0, v000001fc7874eab0_0;  alias, 1 drivers
v000001fc787593f0_0 .var "data_out", 31 0;
v000001fc78759c10_0 .net "func3", 2 0, v000001fc7874edd0_0;  alias, 1 drivers
v000001fc78759170_0 .var/i "i", 31 0;
v000001fc787592b0_0 .net "mem_address", 31 0, v000001fc7874d070_0;  alias, 1 drivers
v000001fc787598f0_0 .net "mem_read", 0 0, v000001fc7874d250_0;  alias, 1 drivers
v000001fc7875a570_0 .var "mem_read_access", 0 0;
v000001fc7875aa70_0 .net "mem_write", 0 0, v000001fc7874d110_0;  alias, 1 drivers
v000001fc78759670_0 .var "mem_write_access", 0 0;
v000001fc78759850 .array "memory_array", 0 255, 31 0;
v000001fc7875a110_0 .net "reset", 0 0, o000001fc78701e48;  alias, 0 drivers
E_000001fc786e2410 .event posedge, v000001fc7875a110_0;
E_000001fc786e2850 .event anyedge, v000001fc7874d110_0, v000001fc7874d250_0;
S_000001fc7874f490 .scope task, "dump_memory" "dump_memory" 18 69, 18 69 0, S_000001fc7874f300;
 .timescale -9 -10;
v000001fc78759ad0_0 .var/i "j", 31 0;
TD_CPUtb.mycpu.MA.data_memory.dump_memory ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fc78759ad0_0, 0, 32;
T_0.0 ;
    %load/vec4 v000001fc78759ad0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_0.1, 5;
    %vpi_call 18 73 "$display", "Memory[%0d] = %0d", v000001fc78759ad0_0, &A<v000001fc78759850, v000001fc78759ad0_0 > {0 0 0};
    %load/vec4 v000001fc78759ad0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fc78759ad0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_000001fc7874f620 .scope module, "MA_WB" "MA_WB_register" 3 124, 19 9 0, S_000001fc785fc5e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "MUX3_select";
    .port_info 2 /INPUT 1 "regwrite_enable";
    .port_info 3 /INPUT 32 "ALU_out";
    .port_info 4 /INPUT 32 "read_data";
    .port_info 5 /INPUT 5 "rd";
    .port_info 6 /OUTPUT 1 "MUX3_select_out";
    .port_info 7 /OUTPUT 1 "regwrite_enable_out";
    .port_info 8 /OUTPUT 32 "ALU_out_out";
    .port_info 9 /OUTPUT 32 "read_data_out";
    .port_info 10 /OUTPUT 5 "rd_out";
v000001fc7875a2f0_0 .net "ALU_out", 31 0, v000001fc7874d070_0;  alias, 1 drivers
v000001fc7875ad90_0 .var "ALU_out_out", 31 0;
v000001fc7875a750_0 .net "CLK", 0 0, v000001fc7875ea90_0;  alias, 1 drivers
v000001fc7875a890_0 .net "MUX3_select", 0 0, v000001fc7874e510_0;  alias, 1 drivers
v000001fc7875a930_0 .var "MUX3_select_out", 0 0;
v000001fc7875a9d0_0 .net "rd", 4 0, v000001fc7874dc50_0;  alias, 1 drivers
v000001fc7875bea0_0 .var "rd_out", 4 0;
v000001fc7875cee0_0 .net "read_data", 31 0, v000001fc787593f0_0;  alias, 1 drivers
v000001fc7875cb20_0 .var "read_data_out", 31 0;
v000001fc7875c4e0_0 .net "regwrite_enable", 0 0, v000001fc7874ebf0_0;  alias, 1 drivers
v000001fc7875cd00_0 .var "regwrite_enable_out", 0 0;
S_000001fc785fc450 .scope module, "Zero_out" "Zero_out" 5 155;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "result";
    .port_info 1 /OUTPUT 1 "zero";
L_000001fc7875f378 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fc7875edb0_0 .net/2u *"_ivl_0", 31 0, L_000001fc7875f378;  1 drivers
v000001fc7875d690_0 .net *"_ivl_2", 0 0, L_000001fc787baae0;  1 drivers
L_000001fc7875f3c0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001fc7875d730_0 .net/2s *"_ivl_4", 1 0, L_000001fc7875f3c0;  1 drivers
L_000001fc7875f408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001fc7875eb30_0 .net/2s *"_ivl_6", 1 0, L_000001fc7875f408;  1 drivers
v000001fc7875e630_0 .net *"_ivl_8", 1 0, L_000001fc787bad60;  1 drivers
o000001fc78702688 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001fc7875d870_0 .net "result", 31 0, o000001fc78702688;  0 drivers
v000001fc7875e6d0_0 .net "zero", 0 0, L_000001fc787b9780;  1 drivers
L_000001fc787baae0 .cmp/eq 32, o000001fc78702688, L_000001fc7875f378;
L_000001fc787bad60 .functor MUXZ 2, L_000001fc7875f408, L_000001fc7875f3c0, L_000001fc787baae0, C4<>;
L_000001fc787b9780 .part L_000001fc787bad60, 0, 1;
    .scope S_000001fc7874ff80;
T_1 ;
    %wait E_000001fc786e20d0;
    %load/vec4 v000001fc78759710_0;
    %assign/vec4 v000001fc78759490_0, 0;
    %load/vec4 v000001fc7875ae30_0;
    %assign/vec4 v000001fc787590d0_0, 0;
    %load/vec4 v000001fc7875a390_0;
    %assign/vec4 v000001fc7875abb0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_000001fc78750750;
T_2 ;
    %wait E_000001fc786e20d0;
    %load/vec4 v000001fc78758560_0;
    %assign/vec4 v000001fc78758420_0, 0;
    %load/vec4 v000001fc78757520_0;
    %assign/vec4 v000001fc78757e80_0, 0;
    %load/vec4 v000001fc787573e0_0;
    %assign/vec4 v000001fc78757340_0, 0;
    %load/vec4 v000001fc78758ec0_0;
    %assign/vec4 v000001fc787575c0_0, 0;
    %load/vec4 v000001fc78757c00_0;
    %assign/vec4 v000001fc78758380_0, 0;
    %load/vec4 v000001fc78757480_0;
    %assign/vec4 v000001fc78758060_0, 0;
    %load/vec4 v000001fc78757ac0_0;
    %assign/vec4 v000001fc78757b60_0, 0;
    %load/vec4 v000001fc787584c0_0;
    %assign/vec4 v000001fc78757980_0, 0;
    %load/vec4 v000001fc78757160_0;
    %assign/vec4 v000001fc78758880_0, 0;
    %load/vec4 v000001fc78757020_0;
    %assign/vec4 v000001fc78757de0_0, 0;
    %load/vec4 v000001fc78752030_0;
    %assign/vec4 v000001fc78752170_0, 0;
    %load/vec4 v000001fc78751b30_0;
    %assign/vec4 v000001fc787582e0_0, 0;
    %load/vec4 v000001fc787514f0_0;
    %assign/vec4 v000001fc78751950_0, 0;
    %load/vec4 v000001fc787581a0_0;
    %assign/vec4 v000001fc78757a20_0, 0;
    %load/vec4 v000001fc78758740_0;
    %assign/vec4 v000001fc78757200_0, 0;
    %load/vec4 v000001fc78751770_0;
    %assign/vec4 v000001fc78751a90_0, 0;
    %load/vec4 v000001fc787578e0_0;
    %assign/vec4 v000001fc787587e0_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_000001fc7874c0d0;
T_3 ;
    %wait E_000001fc786e20d0;
    %load/vec4 v000001fc7874e650_0;
    %assign/vec4 v000001fc7874d110_0, 0;
    %load/vec4 v000001fc7874ea10_0;
    %assign/vec4 v000001fc7874d250_0, 0;
    %load/vec4 v000001fc7874e5b0_0;
    %assign/vec4 v000001fc7874e510_0, 0;
    %load/vec4 v000001fc7874d2f0_0;
    %assign/vec4 v000001fc7874ebf0_0, 0;
    %load/vec4 v000001fc7874e3d0_0;
    %assign/vec4 v000001fc7874d070_0, 0;
    %load/vec4 v000001fc7874e830_0;
    %assign/vec4 v000001fc7874eab0_0, 0;
    %load/vec4 v000001fc7874e010_0;
    %assign/vec4 v000001fc7874edd0_0, 0;
    %load/vec4 v000001fc7874eb50_0;
    %assign/vec4 v000001fc7874dc50_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_000001fc7874f620;
T_4 ;
    %wait E_000001fc786e20d0;
    %load/vec4 v000001fc7875a890_0;
    %assign/vec4 v000001fc7875a930_0, 0;
    %load/vec4 v000001fc7875c4e0_0;
    %assign/vec4 v000001fc7875cd00_0, 0;
    %load/vec4 v000001fc7875a2f0_0;
    %assign/vec4 v000001fc7875ad90_0, 0;
    %load/vec4 v000001fc7875cee0_0;
    %assign/vec4 v000001fc7875cb20_0, 0;
    %load/vec4 v000001fc7875a9d0_0;
    %assign/vec4 v000001fc7875bea0_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_000001fc7874efe0;
T_5 ;
    %wait E_000001fc786e20d0;
    %load/vec4 v000001fc78758920_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001fc787586a0_0, 1000;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001fc787589c0_0;
    %addi 4, 0, 32;
    %assign/vec4 v000001fc787586a0_0, 1000;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001fc78750d90;
T_6 ;
    %pushi/vec4 2130355, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001fc78758100, 4, 0;
    %pushi/vec4 1075872307, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001fc78758100, 4, 0;
    %pushi/vec4 3153955, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001fc78758100, 4, 0;
    %pushi/vec4 4203043, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001fc78758100, 4, 0;
    %pushi/vec4 8835, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001fc78758100, 4, 0;
    %pushi/vec4 4203267, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001fc78758100, 4, 0;
    %end;
    .thread T_6;
    .scope S_000001fc78750d90;
T_7 ;
    %wait E_000001fc786e20d0;
    %load/vec4 v000001fc787570c0_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %ix/vec4 4;
    %load/vec4a v000001fc78758100, 4;
    %assign/vec4 v000001fc787572a0_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_000001fc787508e0;
T_8 ;
    %wait E_000001fc786e20d0;
    %load/vec4 v000001fc78758ba0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001fc78758e20_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001fc78758b00_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v000001fc78757fc0_0;
    %assign/vec4 v000001fc78758e20_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v000001fc78758d80_0;
    %assign/vec4 v000001fc78758e20_0, 0;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001fc78750c00;
T_9 ;
    %wait E_000001fc786e2390;
    %load/vec4 v000001fc7874e150_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fc7874d750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fc7874d7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fc7874da70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fc7874db10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fc7874d610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fc7874d6b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fc7874e290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fc7874d570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fc7874d9d0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001fc7874df70_0, 0, 3;
    %load/vec4 v000001fc7874ee70_0;
    %load/vec4 v000001fc7874ec90_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 10;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 10;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 10;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 261, 0, 10;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 10;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 10;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 10;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 10;
    %cmp/u;
    %jmp/1 T_9.15, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 10;
    %cmp/u;
    %jmp/1 T_9.16, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 10;
    %cmp/u;
    %jmp/1 T_9.17, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 10;
    %cmp/u;
    %jmp/1 T_9.18, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 10;
    %cmp/u;
    %jmp/1 T_9.19, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001fc7874d430_0, 0, 5;
    %jmp T_9.21;
T_9.2 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001fc7874d430_0, 0, 5;
    %jmp T_9.21;
T_9.3 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v000001fc7874d430_0, 0, 5;
    %jmp T_9.21;
T_9.4 ;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v000001fc7874d430_0, 0, 5;
    %jmp T_9.21;
T_9.5 ;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v000001fc7874d430_0, 0, 5;
    %jmp T_9.21;
T_9.6 ;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v000001fc7874d430_0, 0, 5;
    %jmp T_9.21;
T_9.7 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001fc7874d430_0, 0, 5;
    %jmp T_9.21;
T_9.8 ;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v000001fc7874d430_0, 0, 5;
    %jmp T_9.21;
T_9.9 ;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v000001fc7874d430_0, 0, 5;
    %jmp T_9.21;
T_9.10 ;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v000001fc7874d430_0, 0, 5;
    %jmp T_9.21;
T_9.11 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000001fc7874d430_0, 0, 5;
    %jmp T_9.21;
T_9.12 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v000001fc7874d430_0, 0, 5;
    %jmp T_9.21;
T_9.13 ;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v000001fc7874d430_0, 0, 5;
    %jmp T_9.21;
T_9.14 ;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v000001fc7874d430_0, 0, 5;
    %jmp T_9.21;
T_9.15 ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v000001fc7874d430_0, 0, 5;
    %jmp T_9.21;
T_9.16 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v000001fc7874d430_0, 0, 5;
    %jmp T_9.21;
T_9.17 ;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v000001fc7874d430_0, 0, 5;
    %jmp T_9.21;
T_9.18 ;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v000001fc7874d430_0, 0, 5;
    %jmp T_9.21;
T_9.19 ;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v000001fc7874d430_0, 0, 5;
    %jmp T_9.21;
T_9.21 ;
    %pop/vec4 1;
    %jmp T_9.1;
T_9.1 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001fc7874f170;
T_10 ;
    %wait E_000001fc786e28d0;
    %load/vec4 v000001fc7874dbb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %jmp T_10.5;
T_10.0 ;
    %load/vec4 v000001fc7874de30_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v000001fc7874de30_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001fc7874de30_0;
    %parti/s 4, 21, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001fc7874de30_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001fc7874dcf0_0, 0, 32;
    %jmp T_10.5;
T_10.1 ;
    %load/vec4 v000001fc7874de30_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v000001fc7874de30_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001fc7874de30_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001fc7874de30_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001fc7874dcf0_0, 0, 32;
    %jmp T_10.5;
T_10.2 ;
    %load/vec4 v000001fc7874de30_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v000001fc7874de30_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001fc7874de30_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001fc7874de30_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001fc7874de30_0;
    %parti/s 4, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001fc7874dcf0_0, 0, 32;
    %jmp T_10.5;
T_10.3 ;
    %load/vec4 v000001fc7874de30_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000001fc7874de30_0;
    %parti/s 11, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001fc7874de30_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 12;
    %store/vec4 v000001fc7874dcf0_0, 0, 32;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v000001fc7874de30_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001fc7874de30_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001fc7874de30_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001fc7874de30_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001fc7874dcf0_0, 0, 32;
    %jmp T_10.5;
T_10.5 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001fc78750a70;
T_11 ;
    %wait E_000001fc786e20d0;
    %load/vec4 v000001fc787516d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc78751c70, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc78751c70, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc78751c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc78751c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc78751c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc78751c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc78751c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc78751c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc78751c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc78751c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc78751c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc78751c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc78751c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc78751c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc78751c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc78751c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc78751c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc78751c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc78751c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc78751c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc78751c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc78751c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc78751c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc78751c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc78751c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc78751c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc78751c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc78751c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc78751c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc78751c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc78751c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc78751c70, 0, 4;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001fc78752210_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v000001fc78752530_0;
    %load/vec4 v000001fc787525d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc78751c70, 0, 4;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001fc78606a90;
T_12 ;
    %wait E_000001fc786e1390;
    %load/vec4 v000001fc786ef410_0;
    %pad/s 65;
    %load/vec4 v000001fc786ef870_0;
    %pad/s 65;
    %mul;
    %store/vec4 v000001fc78748dd0_0, 0, 65;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000001fc78606c20;
T_13 ;
    %wait E_000001fc786e1390;
    %load/vec4 v000001fc78749910_0;
    %pad/s 65;
    %load/vec4 v000001fc78748bf0_0;
    %pad/s 65;
    %mul;
    %store/vec4 v000001fc78749a50_0, 0, 65;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001fc78633510;
T_14 ;
    %wait E_000001fc786e1390;
    %load/vec4 v000001fc78749b90_0;
    %pad/u 64;
    %load/vec4 v000001fc78749370_0;
    %pad/u 64;
    %mul;
    %store/vec4 v000001fc78748d30_0, 0, 64;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001fc78633380;
T_15 ;
    %wait E_000001fc786e1390;
    %load/vec4 v000001fc78748c90_0;
    %pad/u 64;
    %load/vec4 v000001fc78748e70_0;
    %pad/u 64;
    %mul;
    %store/vec4 v000001fc787490f0_0, 0, 64;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_000001fc7862be30;
T_16 ;
    %wait E_000001fc786e1190;
    %load/vec4 v000001fc78748a10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_16.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_16.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_16.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_16.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_16.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_16.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_16.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_16.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_16.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_16.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_16.18, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000001fc7874b380_0, 0, 32;
    %jmp T_16.20;
T_16.0 ;
    %load/vec4 v000001fc7874ac00_0;
    %store/vec4 v000001fc7874b380_0, 0, 32;
    %jmp T_16.20;
T_16.1 ;
    %load/vec4 v000001fc7874b920_0;
    %store/vec4 v000001fc7874b380_0, 0, 32;
    %jmp T_16.20;
T_16.2 ;
    %load/vec4 v000001fc7874a0c0_0;
    %store/vec4 v000001fc7874b380_0, 0, 32;
    %jmp T_16.20;
T_16.3 ;
    %load/vec4 v000001fc7874a160_0;
    %store/vec4 v000001fc7874b380_0, 0, 32;
    %jmp T_16.20;
T_16.4 ;
    %load/vec4 v000001fc7874b060_0;
    %store/vec4 v000001fc7874b380_0, 0, 32;
    %jmp T_16.20;
T_16.5 ;
    %load/vec4 v000001fc7874a8e0_0;
    %store/vec4 v000001fc7874b380_0, 0, 32;
    %jmp T_16.20;
T_16.6 ;
    %load/vec4 v000001fc7874a200_0;
    %store/vec4 v000001fc7874b380_0, 0, 32;
    %jmp T_16.20;
T_16.7 ;
    %load/vec4 v000001fc7874b6a0_0;
    %store/vec4 v000001fc7874b380_0, 0, 32;
    %jmp T_16.20;
T_16.8 ;
    %load/vec4 v000001fc78749da0_0;
    %store/vec4 v000001fc7874b380_0, 0, 32;
    %jmp T_16.20;
T_16.9 ;
    %load/vec4 v000001fc7874b740_0;
    %store/vec4 v000001fc7874b380_0, 0, 32;
    %jmp T_16.20;
T_16.10 ;
    %load/vec4 v000001fc7874ad40_0;
    %store/vec4 v000001fc7874b380_0, 0, 32;
    %jmp T_16.20;
T_16.11 ;
    %load/vec4 v000001fc7874a020_0;
    %store/vec4 v000001fc7874b380_0, 0, 32;
    %jmp T_16.20;
T_16.12 ;
    %load/vec4 v000001fc7874ab60_0;
    %store/vec4 v000001fc7874b380_0, 0, 32;
    %jmp T_16.20;
T_16.13 ;
    %load/vec4 v000001fc7874b7e0_0;
    %store/vec4 v000001fc7874b380_0, 0, 32;
    %jmp T_16.20;
T_16.14 ;
    %load/vec4 v000001fc7874b2e0_0;
    %store/vec4 v000001fc7874b380_0, 0, 32;
    %jmp T_16.20;
T_16.15 ;
    %load/vec4 v000001fc7874b1a0_0;
    %store/vec4 v000001fc7874b380_0, 0, 32;
    %jmp T_16.20;
T_16.16 ;
    %load/vec4 v000001fc7874a2a0_0;
    %store/vec4 v000001fc7874b380_0, 0, 32;
    %jmp T_16.20;
T_16.17 ;
    %load/vec4 v000001fc7874a340_0;
    %store/vec4 v000001fc7874b380_0, 0, 32;
    %jmp T_16.20;
T_16.18 ;
    %load/vec4 v000001fc7874ae80_0;
    %store/vec4 v000001fc7874b380_0, 0, 32;
    %jmp T_16.20;
T_16.20 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_000001fc7874cbc0;
T_17 ;
    %wait E_000001fc786e2610;
    %load/vec4 v000001fc78749e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fc7874b560_0, 0, 1;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v000001fc7874af20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v000001fc7874a700_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_17.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_17.9, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fc7874b560_0, 0, 1;
    %jmp T_17.11;
T_17.4 ;
    %load/vec4 v000001fc7874ba60_0;
    %load/vec4 v000001fc7874a3e0_0;
    %cmp/e;
    %jmp/0xz  T_17.12, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fc7874b560_0, 0, 1;
T_17.12 ;
    %jmp T_17.11;
T_17.5 ;
    %load/vec4 v000001fc7874ba60_0;
    %load/vec4 v000001fc7874a3e0_0;
    %cmp/ne;
    %jmp/0xz  T_17.14, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fc7874b560_0, 0, 1;
T_17.14 ;
    %jmp T_17.11;
T_17.6 ;
    %load/vec4 v000001fc7874ba60_0;
    %load/vec4 v000001fc7874a3e0_0;
    %cmp/s;
    %jmp/0xz  T_17.16, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fc7874b560_0, 0, 1;
T_17.16 ;
    %jmp T_17.11;
T_17.7 ;
    %load/vec4 v000001fc7874a3e0_0;
    %load/vec4 v000001fc7874ba60_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz  T_17.18, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fc7874b560_0, 0, 1;
T_17.18 ;
    %jmp T_17.11;
T_17.8 ;
    %load/vec4 v000001fc7874ba60_0;
    %load/vec4 v000001fc7874a3e0_0;
    %cmp/u;
    %jmp/0xz  T_17.20, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fc7874b560_0, 0, 1;
T_17.20 ;
    %jmp T_17.11;
T_17.9 ;
    %load/vec4 v000001fc7874a3e0_0;
    %load/vec4 v000001fc7874ba60_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_17.22, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fc7874b560_0, 0, 1;
T_17.22 ;
    %jmp T_17.11;
T_17.11 ;
    %pop/vec4 1;
    %jmp T_17.3;
T_17.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fc7874b560_0, 0, 1;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_000001fc7874f300;
T_18 ;
    %wait E_000001fc786e2850;
    %load/vec4 v000001fc787598f0_0;
    %flag_set/vec4 8;
    %jmp/1 T_18.2, 8;
    %load/vec4 v000001fc7875aa70_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_18.2;
    %jmp/0 T_18.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_18.1, 8;
T_18.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_18.1, 8;
 ; End of false expr.
    %blend;
T_18.1;
    %pad/s 1;
    %store/vec4 v000001fc78759530_0, 0, 1;
    %load/vec4 v000001fc787598f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.5, 9;
    %load/vec4 v000001fc7875aa70_0;
    %nor/r;
    %and;
T_18.5;
    %flag_set/vec4 8;
    %jmp/0 T_18.3, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_18.4, 8;
T_18.3 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_18.4, 8;
 ; End of false expr.
    %blend;
T_18.4;
    %pad/s 1;
    %store/vec4 v000001fc7875a570_0, 0, 1;
    %load/vec4 v000001fc787598f0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.8, 9;
    %load/vec4 v000001fc7875aa70_0;
    %and;
T_18.8;
    %flag_set/vec4 8;
    %jmp/0 T_18.6, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_18.7, 8;
T_18.6 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_18.7, 8;
 ; End of false expr.
    %blend;
T_18.7;
    %pad/s 1;
    %store/vec4 v000001fc78759670_0, 0, 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_000001fc7874f300;
T_19 ;
    %wait E_000001fc786e20d0;
    %load/vec4 v000001fc7875a570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %ix/getv 4, v000001fc787592b0_0;
    %load/vec4a v000001fc78759850, 4;
    %store/vec4 v000001fc7875a070_0, 0, 32;
    %pushi/vec4 10000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v000001fc7875a070_0;
    %store/vec4 v000001fc787593f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fc78759530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fc7875a570_0, 0, 1;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_000001fc7874f300;
T_20 ;
    %wait E_000001fc786e20d0;
    %load/vec4 v000001fc78759670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v000001fc7875acf0_0;
    %store/vec4 v000001fc78759b70_0, 0, 32;
    %pushi/vec4 10000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v000001fc78759b70_0;
    %ix/getv 4, v000001fc787592b0_0;
    %store/vec4a v000001fc78759850, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fc78759530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fc78759670_0, 0, 1;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001fc7874f300;
T_21 ;
    %wait E_000001fc786e2410;
    %load/vec4 v000001fc7875a110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fc78759170_0, 0, 32;
T_21.2 ;
    %load/vec4 v000001fc78759170_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_21.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001fc78759170_0;
    %store/vec4a v000001fc78759850, 4, 0;
    %load/vec4 v000001fc78759170_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fc78759170_0, 0, 32;
    %jmp T_21.2;
T_21.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fc78759530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fc7875a570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fc78759670_0, 0, 1;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000001fc7874f300;
T_22 ;
    %vpi_call 18 80 "$dumpvars", 32'sb00000000000000000000000000000001, v000001fc787595d0_0, v000001fc7875a110_0, v000001fc787598f0_0, v000001fc7875aa70_0, v000001fc787592b0_0, v000001fc7875acf0_0, v000001fc787593f0_0, v000001fc78759530_0 {0 0 0};
    %end;
    .thread T_22;
    .scope S_000001fc786fd930;
T_23 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fc7875ea90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fc7875dc30_0, 0, 1;
    %delay 9000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fc7875dc30_0, 0, 1;
    %delay 15000000, 0;
    %vpi_call 2 21 "$finish" {0 0 0};
    %end;
    .thread T_23;
    .scope S_000001fc786fd930;
T_24 ;
    %vpi_call 2 27 "$dumpfile", "cputb_dump.vcd" {0 0 0};
    %vpi_call 2 28 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001fc786fd930 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fc7875d550_0, 0, 32;
T_24.0 ;
    %load/vec4 v000001fc7875d550_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_24.1, 5;
    %vpi_call 2 33 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v000001fc78751c70, v000001fc7875d550_0 > {0 0 0};
    %load/vec4 v000001fc7875d550_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fc7875d550_0, 0, 32;
    %jmp T_24.0;
T_24.1 ;
    %end;
    .thread T_24;
    .scope S_000001fc786fd930;
T_25 ;
    %delay 8000, 0;
    %load/vec4 v000001fc7875ea90_0;
    %inv;
    %store/vec4 v000001fc7875ea90_0, 0, 1;
    %jmp T_25;
    .thread T_25;
# The file index is used to find the file name in the following table.
:file_names 20;
    "N/A";
    "<interactive>";
    "TestBench.v";
    "./CPU.v";
    "./Stages of the pipeline/instruction execution stage/instruction_execution.v";
    "./../ALU/ALU.v";
    "./../branch control/branch_control.v";
    "./pipeline registers/MA register/EX_MA.v";
    "./Stages of the pipeline/instruction decode stage/instruction_decode.v";
    "./../Control Unit/control_unit.v";
    "./../extend Immediate/immidiate.v";
    "./../Register/register.v";
    "./pipeline registers/EX registers/Execution.v";
    "./Stages of the pipeline/instruction fetch stage/instruction_fetch.v";
    "./../instruction memory/instruction_memory.v";
    "./../PC/PC.v";
    "./pipeline registers/IF registers/instructionfetch.v";
    "./Stages of the pipeline/Memory Access stage/memory_access.v";
    "./../Data Memory/Data_Memory.v";
    "./pipeline registers/WB register/MA_WB.v";
