#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_000001f099cc6890 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001f099cc6a20 .scope module, "parity4" "parity4" 3 2;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /OUTPUT 1 "parity";
o000001f099bd69a8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000001f099cc7250_0 .net "a", 3 0, o000001f099bd69a8;  0 drivers
v000001f099cc6bb0_0 .net "parity", 0 0, L_000001f099cc6c50;  1 drivers
L_000001f099cc6c50 .reduce/xor o000001f099bd69a8;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "-";
    "hdl_projects\parity4.sv";
