	.file	"coverage.cc"
	.option nopic
	.attribute arch, "rv32i2p0_m2p0_w2p0"
	.attribute unaligned_access, 0
	.attribute stack_align, 16
	.text
	.align	1
	.globl	_Z15test_load_storev
	.type	_Z15test_load_storev, @function
_Z15test_load_storev:
	SFPLOAD	L2, 0, 3, 0
	SFPLOAD	L0, 0, 3, 2
	SFPLOAD	L1, 0, 3, 4
	SFPSTORE	L2, 0, 3, 6
	SFPSTORE	L0, 0, 3, 8
	SFPSTORE	L1, 0, 3, 10
	SFPLOAD	L1, 0, 3, 14
	SFPSTORE	L1, 0, 3, 12
	SFPSTORE	L0, 0, 3, 16
	SFPSTORE	L10, 0, 3, 18
	SFPLOAD	L0, 0, 3, 16382
	SFPLOAD	L0, 0, 3, 16382
	SFPSTORE	L0, 0, 3, 16382
	SFPSTORE	L0, 0, 3, 16382
	ret
	.size	_Z15test_load_storev, .-_Z15test_load_storev
	.align	1
	.globl	_Z8test_addv
	.type	_Z8test_addv, @function
_Z8test_addv:
	SFPLOAD	L1, 0, 3, 4
	SFPLOAD	L0, 0, 3, 2
	SFPADD	L10, L0, L1, L0, 0
	SFPWNOP
	SFPSTORE	L0, 0, 3, 0
	SFPLOAD	L1, 0, 3, 10
	SFPLOAD	L0, 0, 3, 8
	SFPADD	L10, L0, L1, L0, 0
	SFPWNOP
	SFPADDI	16128, L0, 0
	SFPWNOP
	SFPSTORE	L0, 0, 3, 6
	SFPLOAD	L1, 0, 3, 16
	SFPLOAD	L0, 0, 3, 14
	SFPADD	L10, L0, L1, L0, 0
	SFPWNOP
	SFPADDI	48896, L0, 0
	SFPWNOP
	SFPSTORE	L0, 0, 3, 12
	SFPLOAD	L1, 0, 3, 18
	SFPLOAD	L0, 0, 3, 20
	SFPADD	L10, L1, L0, L2, 0
	SFPWNOP
	SFPADDI	48896, L2, 0
	SFPADD	L10, L1, L0, L1, 0
	SFPLOAD	L3, 0, 3, 0
	SFPADD	L10, L1, L3, L1, 0
	SFPWNOP
	SFPADD	L10, L1, L10, L1, 0
	SFPSTORE	L2, 0, 3, 22
	SFPADD	L10, L1, L0, L3, 0
	SFPWNOP
	SFPADDI	16128, L3, 0
	SFPWNOP
	SFPSTORE	L3, 0, 3, 24
	SFPADD	L10, L9, L10, L3, 0
	SFPWNOP
	SFPSTORE	L3, 0, 3, 26
	SFPLOAD	L3, 0, 3, 24
	SFPADD	L10, L10, L3, L3, 0
	SFPWNOP
	SFPSTORE	L3, 0, 3, 28
	SFPLOAD	L3, 0, 3, 24
	SFPADD	L10, L3, L8, L3, 0
	SFPWNOP
	SFPADDI	16128, L3, 0
	SFPWNOP
	SFPSTORE	L3, 0, 3, 30
	SFPADD	L10, L2, L12, L3, 0
	SFPWNOP
	SFPADDI	48896, L3, 0
	SFPWNOP
	SFPSTORE	L3, 0, 3, 32
	SFPADD	L10, L1, L0, L3, 0
	SFPWNOP
	SFPADD	L10, L3, L2, L3, 0
	SFPWNOP
	SFPSTORE	L3, 0, 3, 34
	SFPADD	L10, L1, L0, L0, 0
	SFPWNOP
	SFPADD	L10, L0, L2, L0, 0
	SFPLOAD	L2, 0, 3, 0
	SFPADD	L10, L0, L2, L0, 0
	SFPWNOP
	SFPADD	L10, L0, L10, L0, 0
	SFPWNOP
	SFPADDI	16544, L0, 0
	SFPWNOP
	SFPADDI	16128, L0, 0
	SFPWNOP
	SFPSTORE	L0, 0, 3, 36
	SFPADDI	16256, L1, 0
	SFPWNOP
	SFPSTORE	L1, 0, 3, 38
	SFPLOAD	L0, 0, 3, 38
	SFPADDI	16256, L0, 0
	SFPWNOP
	SFPSTORE	L0, 0, 3, 40
	ret
	.size	_Z8test_addv, .-_Z8test_addv
	.align	1
	.globl	_Z8test_subv
	.type	_Z8test_subv, @function
_Z8test_subv:
	SFPLOAD	L0, 0, 3, 4
	SFPLOAD	L1, 0, 3, 2
	SFPMAD	L11, L0, L1, L0, 0
	SFPWNOP
	SFPSTORE	L0, 0, 3, 0
	SFPLOAD	L0, 0, 3, 10
	SFPLOAD	L1, 0, 3, 8
	SFPMAD	L11, L0, L1, L0, 0
	SFPWNOP
	SFPADDI	16128, L0, 0
	SFPWNOP
	SFPSTORE	L0, 0, 3, 6
	SFPLOAD	L0, 0, 3, 16
	SFPLOAD	L1, 0, 3, 14
	SFPMAD	L11, L0, L1, L0, 0
	SFPWNOP
	SFPADDI	48896, L0, 0
	SFPWNOP
	SFPSTORE	L0, 0, 3, 12
	SFPLOAD	L2, 0, 3, 18
	SFPLOAD	L1, 0, 3, 20
	SFPMAD	L11, L1, L2, L0, 0
	SFPWNOP
	SFPADDI	48896, L0, 0
	SFPMAD	L11, L1, L2, L3, 0
	SFPLOAD	L2, 0, 3, 0
	SFPMAD	L11, L2, L3, L2, 0
	SFPWNOP
	SFPMAD	L11, L10, L2, L3, 0
	SFPADD	L10, L1, L0, L2, 0
	SFPWNOP
	SFPMAD	L11, L2, L3, L2, 0
	SFPSTORE	L0, 0, 3, 22
	SFPMAD	L11, L1, L2, L3, 0
	SFPWNOP
	SFPADDI	16128, L3, 0
	SFPWNOP
	SFPSTORE	L3, 0, 3, 24
	SFPADD	L10, L2, L1, L2, 0
	SFPWNOP
	SFPMAD	L11, L0, L2, L2, 0
	SFPWNOP
	SFPSTORE	L2, 0, 3, 34
	SFPLOAD	L2, 0, 3, 18
	SFPMAD	L11, L1, L2, L1, 0
	SFPWNOP
	SFPMAD	L11, L0, L1, L1, 0
	SFPLOAD	L3, 0, 3, 0
	SFPMAD	L11, L3, L1, L1, 0
	SFPWNOP
	SFPMAD	L11, L10, L1, L1, 0
	SFPWNOP
	SFPADDI	49312, L1, 0
	SFPWNOP
	SFPADDI	16128, L1, 0
	SFPWNOP
	SFPSTORE	L1, 0, 3, 36
	SFPMAD	L11, L10, L9, L1, 0
	SFPWNOP
	SFPSTORE	L1, 0, 3, 26
	SFPLOAD	L1, 0, 3, 24
	SFPMAD	L11, L1, L10, L1, 0
	SFPWNOP
	SFPSTORE	L1, 0, 3, 28
	SFPLOAD	L1, 0, 3, 24
	SFPMAD	L11, L13, L1, L1, 0
	SFPWNOP
	SFPADDI	16128, L1, 0
	SFPWNOP
	SFPSTORE	L1, 0, 3, 30
	SFPMAD	L11, L14, L0, L0, 0
	SFPWNOP
	SFPADDI	48896, L0, 0
	SFPWNOP
	SFPSTORE	L0, 0, 3, 32
	SFPLOADI	L0, 0, 16256
	SFPMAD	L11, L2, L0, L2, 0
	SFPWNOP
	SFPSTORE	L2, 0, 3, 34
	SFPLOAD	L0, 0, 3, 38
	SFPLOADI	L1, 0, 16256
	SFPMAD	L11, L0, L1, L0, 0
	SFPWNOP
	SFPSTORE	L0, 0, 3, 36
	ret
	.size	_Z8test_subv, .-_Z8test_subv
	.align	1
	.globl	_Z8test_mulv
	.type	_Z8test_mulv, @function
_Z8test_mulv:
	SFPLOAD	L1, 0, 3, 4
	SFPLOAD	L0, 0, 3, 2
	SFPMUL	L0, L1, L9, L0, 0
	SFPWNOP
	SFPSTORE	L0, 0, 3, 0
	SFPLOAD	L1, 0, 3, 10
	SFPLOAD	L0, 0, 3, 8
	SFPLOADI	L2, 0, 16128
	SFPMAD	L0, L1, L2, L0, 0
	SFPWNOP
	SFPSTORE	L0, 0, 3, 6
	SFPLOAD	L1, 0, 3, 16
	SFPLOAD	L0, 0, 3, 14
	SFPLOADI	L2, 0, 48896
	SFPMAD	L0, L1, L2, L0, 0
	SFPWNOP
	SFPSTORE	L0, 0, 3, 12
	SFPLOAD	L0, 0, 3, 18
	SFPLOAD	L1, 0, 3, 20
	SFPLOADI	L2, 0, 48896
	SFPMAD	L0, L1, L2, L2, 0
	SFPMUL	L0, L1, L9, L0, 0
	SFPMOV	L1, L3, 1
	SFPMUL	L0, L3, L9, L0, 0
	SFPLOAD	L3, 0, 3, 0
	SFPMUL	L0, L3, L9, L0, 0
	SFPLOAD	L3, 0, 3, 0
	SFPMOV	L3, L3, 1
	SFPMUL	L0, L3, L9, L0, 0
	SFPWNOP
	SFPMUL	L0, L10, L9, L0, 0
	SFPSTORE	L2, 0, 3, 22
	SFPLOADI	L3, 0, 16128
	SFPMAD	L0, L1, L3, L3, 0
	SFPWNOP
	SFPSTORE	L3, 0, 3, 24
	SFPMUL	L9, L10, L9, L3, 0
	SFPWNOP
	SFPSTORE	L3, 0, 3, 26
	SFPLOAD	L3, 0, 3, 24
	SFPMUL	L10, L3, L9, L3, 0
	SFPWNOP
	SFPSTORE	L3, 0, 3, 28
	SFPLOAD	L3, 0, 3, 24
	SFPLOADI	L4, 0, 16128
	SFPMAD	L3, L14, L4, L3, 0
	SFPWNOP
	SFPSTORE	L3, 0, 3, 30
	SFPLOADI	L3, 0, 48896
	SFPMAD	L2, L13, L3, L3, 0
	SFPWNOP
	SFPSTORE	L3, 0, 3, 32
	SFPMUL	L0, L1, L9, L3, 0
	SFPWNOP
	SFPMUL	L3, L2, L9, L3, 0
	SFPWNOP
	SFPSTORE	L3, 0, 3, 34
	SFPMUL	L0, L1, L9, L1, 0
	SFPWNOP
	SFPMUL	L1, L2, L9, L1, 0
	SFPLOAD	L2, 0, 3, 0
	SFPMUL	L1, L2, L9, L1, 0
	SFPWNOP
	SFPMUL	L1, L10, L9, L1, 0
	SFPLOADI	L2, 0, 16544
	SFPLOADI	L3, 0, 16128
	SFPMAD	L1, L2, L3, L1, 0
	SFPWNOP
	SFPSTORE	L1, 0, 3, 36
	SFPMULI	16256, L0, 0
	SFPWNOP
	SFPSTORE	L0, 0, 3, 38
	SFPLOAD	L0, 0, 3, 38
	SFPMULI	16256, L0, 0
	SFPWNOP
	SFPSTORE	L0, 0, 3, 40
	ret
	.size	_Z8test_mulv, .-_Z8test_mulv
	.align	1
	.globl	_Z8test_madv
	.type	_Z8test_madv, @function
_Z8test_madv:
	SFPLOAD	L1, 0, 3, 4
	SFPLOAD	L0, 0, 3, 2
	SFPLOAD	L2, 0, 3, 6
	SFPMAD	L0, L1, L2, L0, 0
	SFPWNOP
	SFPSTORE	L0, 0, 3, 0
	SFPLOAD	L1, 0, 3, 12
	SFPLOAD	L0, 0, 3, 10
	SFPLOAD	L2, 0, 3, 14
	SFPMAD	L0, L1, L2, L0, 0
	SFPWNOP
	SFPADDI	16128, L0, 0
	SFPWNOP
	SFPSTORE	L0, 0, 3, 8
	SFPLOAD	L1, 0, 3, 20
	SFPLOAD	L0, 0, 3, 18
	SFPLOAD	L2, 0, 3, 22
	SFPMAD	L0, L1, L2, L0, 0
	SFPWNOP
	SFPADDI	48896, L0, 0
	SFPWNOP
	SFPSTORE	L0, 0, 3, 16
	SFPLOAD	L1, 0, 3, 24
	SFPLOAD	L0, 0, 3, 26
	SFPLOAD	L2, 0, 3, 28
	SFPMAD	L1, L0, L2, L3, 0
	SFPWNOP
	SFPADDI	48896, L3, 0
	SFPWNOP
	SFPSTORE	L3, 0, 3, 30
	SFPMAD	L1, L0, L2, L2, 0
	SFPWNOP
	SFPADDI	16128, L2, 0
	SFPWNOP
	SFPSTORE	L2, 0, 3, 32
	SFPMAD	L1, L0, L10, L2, 0
	SFPWNOP
	SFPADDI	48896, L2, 0
	SFPWNOP
	SFPSTORE	L2, 0, 3, 34
	SFPMAD	L9, L0, L10, L2, 0
	SFPWNOP
	SFPADDI	16128, L2, 0
	SFPWNOP
	SFPSTORE	L2, 0, 3, 36
	SFPMOV	L0, L0, 1
	SFPMOV	L1, L1, 1
	SFPMAD	L9, L0, L1, L0, 0
	SFPWNOP
	SFPADDI	16128, L0, 0
	SFPWNOP
	SFPSTORE	L0, 0, 3, 38
	ret
	.size	_Z8test_madv, .-_Z8test_madv
	.align	1
	.globl	_Z11test_incdecv
	.type	_Z11test_incdecv, @function
_Z11test_incdecv:
	SFPLOADI	L1, 0, 16256
	SFPADDI	16256, L1, 0
	SFPWNOP
	SFPSTORE	L1, 0, 3, 0
	SFPLOADI	L0, 0, 16256
	SFPADD	L10, L1, L0, L2, 0
	SFPSTORE	L1, 0, 3, 2
	SFPSTORE	L2, 0, 3, 4
	SFPLOADI	L0, 0, 16256
	SFPMAD	L11, L0, L2, L0, 0
	SFPWNOP
	SFPSTORE	L0, 0, 3, 0
	SFPLOADI	L1, 0, 16256
	SFPMAD	L11, L1, L0, L1, 0
	SFPSTORE	L0, 0, 3, 2
	SFPSTORE	L1, 0, 3, 4
	SFPREPLAY	0, 11, 1, 1
	SFPLOADI	L1, 4, 1
	SFPIADD	1, L1, L1, 5
	SFPSTORE	L1, 0, 3, 0
	SFPIADD	1, L1, L0, 5
	SFPSTORE	L1, 0, 3, 2
	SFPSTORE	L0, 0, 3, 4
	SFPIADD	-1, L0, L0, 5
	SFPSTORE	L0, 0, 3, 0
	SFPIADD	-1, L0, L1, 5
	SFPSTORE	L0, 0, 3, 2
	SFPSTORE	L1, 0, 3, 4
	SFPREPLAY	0, 11, 0, 0
	ret
	.size	_Z11test_incdecv, .-_Z11test_incdecv
	.align	1
	.globl	_Z10test_loadilm
	.type	_Z10test_loadilm, @function
_Z10test_loadilm:
	SFPLOADI	L0, 4, 255
	SFPSTORE	L0, 0, 3, 0
	SFPLOADI	L0, 4, -255
	SFPSTORE	L0, 0, 3, 0
	li	a4,65536
	lui	a5,%hi(_ZN7ckernel13instrn_bufferE)
	addi	a4,a4,-1
	lw	a5,%lo(_ZN7ckernel13instrn_bufferE)(a5)
	and	a2,a0,a4
	li	a3, 1896480768	# 710a0000
	add	a3,a2,a3
	sw	a3, 0(a5)	# Op(0x71) - d(lr0)
	srli	a0,a0,16
	li	a3, 1896349696	# 71080000
	add	a3,a0,a3
	sw	a3, 0(a5)	# Op(0x71) lv(lr0)  d(lr0)
	SFPSTORE	L0, 0, 3, 0
	and	a4,a1,a4
	li	a3, 1896480768	# 710a0000
	add	a3,a3,a4
	sw	a3, 0(a5)	# Op(0x71) - d(lr0)
	srli	a1,a1,16
	li	a3, 1896349696	# 71080000
	add	a3,a1,a3
	sw	a3, 0(a5)	# Op(0x71) lv(lr0)  d(lr0)
	SFPSTORE	L0, 0, 3, 0
	SFPLOADI	L0, 2, 255
	SFPSTORE	L0, 0, 3, 2
	SFPLOADI	L0, 8, 65535
	SFPLOADI	L0, 10, 65281
	SFPSTORE	L0, 0, 3, 2
	li	a3, 1896480768	# 710a0000
	add	a3,a3,a2
	sw	a3, 0(a5)	# Op(0x71) - d(lr0)
	li	a3, 1896349696	# 71080000
	add	a0,a0,a3
	sw	a0, 0(a5)	# Op(0x71) lv(lr0)  d(lr0)
	SFPSTORE	L0, 0, 3, 2
	li	a3, 1896480768	# 710a0000
	add	a3,a3,a4
	sw	a3, 0(a5)	# Op(0x71) - d(lr0)
	li	a3, 1896349696	# 71080000
	add	a1,a1,a3
	sw	a1, 0(a5)	# Op(0x71) lv(lr0)  d(lr0)
	SFPSTORE	L0, 0, 3, 2
	SFPLOADI	L0, 1, 15360
	SFPSTORE	L0, 0, 3, 4
	SFPLOADI	L0, 1, 16256
	SFPSTORE	L0, 0, 3, 4
	SFPLOADI	L0, 1, 16256
	SFPSTORE	L0, 0, 3, 4
	SFPREPLAY	0, 2, 1, 1
	SFPLOADI	L0, 0, 16256
	SFPSTORE	L0, 0, 3, 4
	SFPREPLAY	0, 2, 0, 0
	SFPREPLAY	0, 2, 0, 0
	li	a3, 1895825408	# 71000000
	add	a3,a3,a2
	sw	a3, 0(a5)	# Op(0x71) - d(lr0)
	SFPSTORE	L0, 0, 3, 4
	li	a3, 1895825408	# 71000000
	add	a4,a3,a4
	sw	a4, 0(a5)	# Op(0x71) - d(lr0)
	SFPSTORE	L0, 0, 3, 4
	SFPLOADI	L0, 0, 16448
	SFPSTORE	L0, 0, 3, 10
	SFPLOADI	L0, 0, 49216
	SFPSTORE	L0, 0, 3, 10
	SFPLOADI	L0, 8, 16454
	SFPLOADI	L0, 10, 26214
	SFPSTORE	L0, 0, 3, 12
	SFPLOADI	L0, 0, 16448
	SFPSTORE	L0, 0, 3, 14
	ret
	.size	_Z10test_loadilm, .-_Z10test_loadilm
	.align	1
	.globl	_Z17test_control_flowi
	.type	_Z17test_control_flowi, @function
_Z17test_control_flowi:
	SFPLOADI	L0, 0, 16320
	li	a5,0
	bgt	a0,zero,.L10
	j	.L9
.L16:
	SFPLOAD	L0, 0, 3, 2
	addi	a5,a5,1
	beq	a0,a5,.L9
.L10:
	andi	a4,a5,1
	bne	a4,zero,.L16
	SFPSTORE	L0, 0, 3, 4
	addi	a5,a5,1
	bne	a0,a5,.L10
.L9:
	ret
	.size	_Z17test_control_flowi, .-_Z17test_control_flowi
	.align	1
	.globl	_Z12test_mad_immv
	.type	_Z12test_mad_immv, @function
_Z12test_mad_immv:
	SFPLOAD	L1, 0, 3, 0
	SFPLOADI	L0, 8, 16046
	SFPLOADI	L0, 10, 5243
	SFPLOADI	L2, 8, 48793
	SFPLOADI	L2, 10, 39322
	SFPMAD	L1, L0, L2, L0, 0
	SFPLOADI	L2, 0, 16128
	SFPMAD	L1, L0, L2, L0, 0
	SFPWNOP
	SFPSTORE	L0, 0, 3, 4
	ret
	.size	_Z12test_mad_immv, .-_Z12test_mad_immv
	.align	1
	.globl	_Z16test_exman_exexpv
	.type	_Z16test_exman_exexpv, @function
_Z16test_exman_exexpv:
	SFPLOAD	L0, 0, 3, 0
	SFPEXMAN	L0, L1, 0
	SFPEXMAN	L0, L1, 1
	SFPEXEXP	L0, L1, 0
	SFPEXEXP	L0, L1, 1
	SFPSTORE	L1, 0, 3, 6
	SFPEXEXP	L0, L1, 2
	SFPENCC	3, 10
	SFPEXEXP	L0, L1, 1
	SFPSETCC	0, L1, 0
	SFPENCC	3, 10
	ret
	.size	_Z16test_exman_exexpv, .-_Z16test_exman_exexpv
	.align	1
	.globl	_Z32test_setman_setexp_addexp_setsgni
	.type	_Z32test_setman_setexp_addexp_setsgni, @function
_Z32test_setman_setexp_addexp_setsgni:
	SFPLOADI	L0, 0, 16256
	SFPLOADI	L1, 4, 1
	SFPLOADI	L2, 4, 1
	SFPSETEXP	1023, L0, L0, 1
	SFPMOV	L1, L3, 0
	SFPSETEXP	0, L0, L3, 0
	SFPMOV	L2, L0, 0
	SFPSETEXP	0, L3, L0, 0
	SFPSETEXP	4095, L0, L0, 1
	lui	a4,%hi(_ZN7ckernel13instrn_bufferE)
	slli	a5,a0,12
	li	a3,16773120
	lw	a4,%lo(_ZN7ckernel13instrn_bufferE)(a4)
	and	a5,a5,a3
	li	a3, 2181038081	# 82000001
	add	a3,a5,a3
	sw	a3, 0(a4)	# Op(0x82) - d(lr0) s(lr0)
	SFPSETEXP	4095, L0, L0, 1
	SFPSETMAN	1023, L0, L0, 1
	SFPMOV	L1, L3, 0
	SFPSETMAN	0, L0, L3, 0
	SFPMOV	L2, L0, 2
	SFPSETMAN	0, L3, L0, 0
	SFPLOADI	L2, 8, 15
	SFPLOADI	L2, 10, 65535
	SFPSETMAN	0, L0, L2, 0
	slli	a3,a0,16
	li	a2, 1896480768	# 710a0000
	srli	a3,a3,16
	add	a3,a3,a2
	sw	a3, 0(a4)	# Op(0x71) - d(lr0)
	li	a3, 1896349696	# 71080000
	srli	a0,a0,16
	add	a0,a0,a3
	sw	a0, 0(a4)	# Op(0x71) lv(lr0)  d(lr0)
	SFPSETMAN	0, L2, L0, 0
	SFPLOADI	L2, 8, 65535
	SFPLOADI	L2, 10, 65535
	SFPSETMAN	0, L0, L2, 0
	SFPLOAD	L0, 0, 3, 2
	SFPDIVP2	20, L0, L2, 1
	SFPDIVP2	-20, L0, L2, 1
	li	a3, 1979711521	# 76000021
	add	a3,a5,a3
	sw	a3, 0(a4)	# Op(0x76) - d(lr2) s(lr0)
	SFPDIVP2	-1, L0, L2, 1
	SFPSETSGN	1, L0, L2, 1
	SFPSETSGN	4095, L0, L2, 1
	SFPSETSGN	0, L0, L1, 0
	li	a3, 2298478609	# 89000011
	add	a5,a5,a3
	sw	a5, 0(a4)	# Op(0x89) - d(lr1) s(lr0)
	SFPSETSGN	4095, L0, L1, 1
	SFPLOAD	L1, 0, 3, 4
	SFPSETSGN	0, L0, L1, 0
	SFPSTORE	L1, 0, 3, 4
	ret
	.size	_Z32test_setman_setexp_addexp_setsgni, .-_Z32test_setman_setexp_addexp_setsgni
	.align	1
	.globl	_Z27test_dreg_conditional_constv
	.type	_Z27test_dreg_conditional_constv, @function
_Z27test_dreg_conditional_constv:
	SFPLOAD	L0, 0, 3, 0
	SFPLOAD	L2, 0, 3, 0
	SFPLOADI	L1, 0, 16544
	SFPMAD	L1, L11, L2, L1, 0
	SFPWNOP
	SFPSETCC	0, L1, 0
	SFPPUSHC	0
	SFPLOAD	L2, 0, 3, 0
	SFPLOADI	L1, 0, 16384
	SFPMAD	L1, L11, L2, L1, 0
	SFPWNOP
	SFPSETCC	0, L1, 4
	SFPSTORE	L0, 0, 3, 4
	SFPCOMPC
	SFPLOAD	L2, 0, 3, 0
	SFPLOADI	L1, 0, 16512
	SFPMAD	L1, L11, L2, L1, 0
	SFPWNOP
	SFPSETCC	0, L1, 2
	SFPSTORE	L0, 0, 3, 6
	SFPPOPC	0
	SFPSTORE	L0, 0, 3, 8
	SFPCOMPC
	SFPPUSHC	0
	SFPLOAD	L2, 0, 3, 0
	SFPLOADI	L1, 0, 16576
	SFPMAD	L1, L11, L2, L1, 0
	SFPWNOP
	SFPSETCC	0, L1, 4
	SFPPUSHC	0
	SFPLOAD	L1, 0, 3, 0
	SFPSETCC	0, L1, 6
	SFPSTORE	L0, 0, 3, 10
	SFPPOPC	0
	SFPCOMPC
	SFPPUSHC	0
	SFPLOAD	L2, 0, 3, 0
	SFPLOADI	L1, 0, 16576
	SFPMAD	L1, L11, L2, L1, 0
	SFPWNOP
	SFPSETCC	0, L1, 0
	SFPSTORE	L0, 0, 3, 12
	SFPCOMPC
	SFPSTORE	L0, 0, 3, 14
	SFPPOPC	0
	SFPPOPC	0
	SFPENCC	3, 10
	SFPLOAD	L2, 0, 3, 0
	SFPLOADI	L1, 0, 16608
	SFPMAD	L1, L11, L2, L1, 0
	SFPWNOP
	SFPSETCC	0, L1, 4
	SFPSETCC	0, L1, 2
	SFPCOMPC
	SFPSTORE	L0, 0, 3, 16
	SFPCOMPC
	SFPPUSHC	0
	SFPLOAD	L2, 0, 3, 0
	SFPLOADI	L1, 0, 16640
	SFPMAD	L1, L11, L2, L1, 0
	SFPWNOP
	SFPSETCC	0, L1, 4
	SFPSETCC	0, L1, 2
	SFPSTORE	L0, 0, 3, 18
	SFPCOMPC
	SFPPUSHC	0
	SFPLOAD	L2, 0, 3, 0
	SFPLOADI	L1, 0, 16656
	SFPMAD	L1, L11, L2, L1, 0
	SFPWNOP
	SFPSETCC	0, L1, 4
	SFPSETCC	0, L1, 2
	SFPSTORE	L0, 0, 3, 20
	SFPCOMPC
	SFPLOAD	L2, 0, 3, 0
	SFPLOADI	L1, 0, 16672
	SFPMAD	L1, L11, L2, L1, 0
	SFPWNOP
	SFPSETCC	0, L1, 4
	SFPSETCC	0, L1, 2
	SFPCOMPC
	SFPSTORE	L0, 0, 3, 22
	SFPPOPC	0
	SFPPOPC	0
	SFPENCC	3, 10
	SFPSTORE	L0, 0, 3, 16
	ret
	.size	_Z27test_dreg_conditional_constv, .-_Z27test_dreg_conditional_constv
	.align	1
	.globl	_Z28test_vhalf_conditional_constv
	.type	_Z28test_vhalf_conditional_constv, @function
_Z28test_vhalf_conditional_constv:
	SFPLOAD	L0, 0, 3, 0
	SFPLOADI	L1, 0, 16544
	SFPMAD	L1, L11, L0, L1, 0
	SFPWNOP
	SFPSETCC	0, L1, 0
	SFPPUSHC	0
	SFPLOADI	L1, 0, 16384
	SFPMAD	L1, L11, L0, L1, 0
	SFPWNOP
	SFPSETCC	0, L1, 4
	SFPSTORE	L0, 0, 3, 4
	SFPCOMPC
	SFPLOADI	L1, 0, 16512
	SFPMAD	L1, L11, L0, L1, 0
	SFPWNOP
	SFPSETCC	0, L1, 2
	SFPSTORE	L0, 0, 3, 6
	SFPPOPC	0
	SFPSTORE	L0, 0, 3, 8
	SFPCOMPC
	SFPPUSHC	0
	SFPREPLAY	0, 3, 1, 1
	SFPLOADI	L1, 0, 16576
	SFPMAD	L1, L11, L0, L1, 0
	SFPWNOP
	SFPSETCC	0, L1, 4
	SFPPUSHC	0
	SFPSETCC	0, L0, 6
	SFPSTORE	L0, 0, 3, 10
	SFPPOPC	0
	SFPCOMPC
	SFPPUSHC	0
	SFPREPLAY	0, 3, 0, 0
	SFPSETCC	0, L1, 0
	SFPSTORE	L0, 0, 3, 12
	SFPCOMPC
	SFPSTORE	L0, 0, 3, 14
	SFPPOPC	0
	SFPPOPC	0
	SFPENCC	3, 10
	SFPLOADI	L1, 0, 16608
	SFPMAD	L1, L11, L0, L1, 0
	SFPWNOP
	SFPSETCC	0, L1, 4
	SFPSETCC	0, L1, 2
	SFPCOMPC
	SFPSTORE	L0, 0, 3, 16
	SFPCOMPC
	SFPPUSHC	0
	SFPLOADI	L1, 0, 16640
	SFPMAD	L1, L11, L0, L1, 0
	SFPWNOP
	SFPSETCC	0, L1, 4
	SFPSETCC	0, L1, 2
	SFPSTORE	L0, 0, 3, 18
	SFPCOMPC
	SFPPUSHC	0
	SFPLOADI	L1, 0, 16656
	SFPMAD	L1, L11, L0, L1, 0
	SFPWNOP
	SFPSETCC	0, L1, 4
	SFPSETCC	0, L1, 2
	SFPSTORE	L0, 0, 3, 20
	SFPCOMPC
	SFPLOADI	L1, 0, 16672
	SFPMAD	L1, L11, L0, L1, 0
	SFPWNOP
	SFPSETCC	0, L1, 4
	SFPSETCC	0, L1, 2
	SFPCOMPC
	SFPSTORE	L0, 0, 3, 22
	SFPPOPC	0
	SFPPOPC	0
	SFPENCC	3, 10
	SFPSTORE	L0, 0, 3, 16
	ret
	.size	_Z28test_vhalf_conditional_constv, .-_Z28test_vhalf_conditional_constv
	.align	1
	.globl	_Z22test_vhalf_conditionalv
	.type	_Z22test_vhalf_conditionalv, @function
_Z22test_vhalf_conditionalv:
	SFPLOAD	L0, 0, 3, 0
	SFPLOADI	L1, 0, 16256
	SFPMAD	L1, L11, L0, L2, 0
	SFPWNOP
	SFPSETCC	0, L2, 0
	SFPPUSHC	0
	SFPMAD	L1, L11, L0, L2, 0
	SFPWNOP
	SFPSETCC	0, L2, 4
	SFPSTORE	L0, 0, 3, 4
	SFPCOMPC
	SFPMAD	L1, L11, L0, L2, 0
	SFPWNOP
	SFPSETCC	0, L2, 2
	SFPSTORE	L0, 0, 3, 6
	SFPPOPC	0
	SFPSTORE	L0, 0, 3, 8
	SFPCOMPC
	SFPPUSHC	0
	SFPMAD	L1, L11, L0, L2, 0
	SFPWNOP
	SFPSETCC	0, L2, 4
	SFPPUSHC	0
	SFPSETCC	0, L0, 6
	SFPSTORE	L0, 0, 3, 10
	SFPPOPC	0
	SFPCOMPC
	SFPPUSHC	0
	SFPMAD	L1, L11, L0, L2, 0
	SFPWNOP
	SFPSETCC	0, L2, 0
	SFPSTORE	L0, 0, 3, 12
	SFPCOMPC
	SFPSTORE	L0, 0, 3, 14
	SFPPOPC	0
	SFPPOPC	0
	SFPENCC	3, 10
	SFPMAD	L1, L11, L0, L2, 0
	SFPWNOP
	SFPSETCC	0, L2, 4
	SFPSETCC	0, L2, 2
	SFPCOMPC
	SFPSTORE	L0, 0, 3, 16
	SFPCOMPC
	SFPPUSHC	0
	SFPMAD	L1, L11, L0, L2, 0
	SFPWNOP
	SFPSETCC	0, L2, 4
	SFPSETCC	0, L2, 2
	SFPSTORE	L0, 0, 3, 18
	SFPCOMPC
	SFPPUSHC	0
	SFPMAD	L1, L11, L0, L2, 0
	SFPWNOP
	SFPSETCC	0, L2, 4
	SFPSETCC	0, L2, 2
	SFPSTORE	L0, 0, 3, 20
	SFPCOMPC
	SFPMAD	L1, L11, L0, L1, 0
	SFPWNOP
	SFPSETCC	0, L1, 4
	SFPSETCC	0, L1, 2
	SFPCOMPC
	SFPSTORE	L0, 0, 3, 22
	SFPPOPC	0
	SFPPOPC	0
	SFPENCC	3, 10
	SFPSTORE	L0, 0, 3, 16
	ret
	.size	_Z22test_vhalf_conditionalv, .-_Z22test_vhalf_conditionalv
	.align	1
	.globl	_Z30test_vhalf_conditional_reversev
	.type	_Z30test_vhalf_conditional_reversev, @function
_Z30test_vhalf_conditional_reversev:
	SFPLOADI	L0, 0, 16256
	SFPLOADI	L1, 0, 16384
	SFPMAD	L1, L11, L0, L1, 0
	SFPWNOP
	SFPSETCC	0, L1, 4
	SFPSETCC	0, L1, 2
	SFPPUSHC	0
	SFPLOADI	L1, 0, 16384
	SFPMAD	L1, L11, L0, L1, 0
	SFPWNOP
	SFPSETCC	0, L1, 4
	SFPSETCC	0, L1, 2
	SFPCOMPC
	SFPLOADI	L1, 0, 16384
	SFPSTORE	L1, 0, 3, 4
	SFPCOMPC
	SFPLOADI	L1, 0, 16384
	SFPMAD	L1, L11, L0, L1, 0
	SFPWNOP
	SFPSETCC	0, L1, 2
	SFPLOADI	L1, 0, 16384
	SFPSTORE	L1, 0, 3, 6
	SFPPOPC	0
	SFPPUSHC	0
	SFPLOADI	L1, 0, 16384
	SFPMAD	L1, L11, L0, L1, 0
	SFPWNOP
	SFPSETCC	0, L1, 6
	SFPLOADI	L1, 0, 16384
	SFPSTORE	L1, 0, 3, 8
	SFPPOPC	0
	SFPLOADI	L1, 0, 16384
	SFPSTORE	L1, 0, 3, 8
	SFPCOMPC
	SFPPUSHC	0
	SFPLOADI	L1, 0, 16384
	SFPMAD	L1, L11, L0, L1, 0
	SFPWNOP
	SFPSETCC	0, L1, 0
	SFPLOADI	L1, 0, 16384
	SFPSTORE	L1, 0, 3, 10
	SFPCOMPC
	SFPPUSHC	0
	SFPLOADI	L1, 0, 16384
	SFPMAD	L1, L11, L0, L1, 0
	SFPWNOP
	SFPSETCC	0, L1, 4
	SFPSETCC	0, L1, 2
	SFPLOADI	L1, 0, 16384
	SFPSTORE	L1, 0, 3, 12
	SFPCOMPC
	SFPLOADI	L1, 0, 16384
	SFPSTORE	L1, 0, 3, 14
	SFPPOPC	0
	SFPPOPC	0
	SFPENCC	3, 10
	SFPLOADI	L1, 0, 16384
	SFPMAD	L1, L11, L0, L1, 0
	SFPWNOP
	SFPSETCC	0, L1, 4
	SFPLOADI	L1, 0, 16384
	SFPSTORE	L1, 0, 3, 16
	SFPCOMPC
	SFPPUSHC	0
	SFPLOADI	L1, 0, 16384
	SFPMAD	L1, L11, L0, L1, 0
	SFPWNOP
	SFPSETCC	0, L1, 0
	SFPLOADI	L1, 0, 16384
	SFPSTORE	L1, 0, 3, 18
	SFPCOMPC
	SFPPUSHC	0
	SFPLOADI	L1, 0, 16384
	SFPMAD	L1, L11, L0, L1, 0
	SFPWNOP
	SFPSETCC	0, L1, 0
	SFPLOADI	L1, 0, 16384
	SFPSTORE	L1, 0, 3, 20
	SFPCOMPC
	SFPLOADI	L1, 0, 16384
	SFPMAD	L1, L11, L0, L0, 0
	SFPWNOP
	SFPSETCC	0, L0, 4
	SFPLOADI	L0, 0, 16384
	SFPSTORE	L0, 0, 3, 22
	SFPPOPC	0
	SFPPOPC	0
	SFPENCC	3, 10
	SFPLOADI	L0, 0, 16384
	SFPSTORE	L0, 0, 3, 16
	ret
	.size	_Z30test_vhalf_conditional_reversev, .-_Z30test_vhalf_conditional_reversev
	.align	1
	.globl	_Z21test_creg_conditionalv
	.type	_Z21test_creg_conditionalv, @function
_Z21test_creg_conditionalv:
	SFPLOAD	L0, 0, 3, 0
	SFPMAD	L10, L11, L0, L1, 0
	SFPWNOP
	SFPSETCC	0, L1, 0
	SFPPUSHC	0
	SFPMAD	L10, L11, L0, L1, 0
	SFPWNOP
	SFPSETCC	0, L1, 4
	SFPSTORE	L0, 0, 3, 4
	SFPCOMPC
	SFPMAD	L10, L11, L0, L1, 0
	SFPWNOP
	SFPSETCC	0, L1, 2
	SFPSTORE	L0, 0, 3, 6
	SFPPOPC	0
	SFPSTORE	L0, 0, 3, 8
	SFPCOMPC
	SFPPUSHC	0
	SFPMAD	L10, L11, L0, L1, 0
	SFPWNOP
	SFPSETCC	0, L1, 4
	SFPPUSHC	0
	SFPMAD	L10, L11, L0, L1, 0
	SFPWNOP
	SFPSETCC	0, L1, 6
	SFPSTORE	L0, 0, 3, 10
	SFPPOPC	0
	SFPCOMPC
	SFPPUSHC	0
	SFPMAD	L10, L11, L0, L1, 0
	SFPWNOP
	SFPSETCC	0, L1, 0
	SFPSTORE	L0, 0, 3, 12
	SFPCOMPC
	SFPSTORE	L0, 0, 3, 14
	SFPPOPC	0
	SFPPOPC	0
	SFPENCC	3, 10
	SFPMAD	L10, L11, L0, L1, 0
	SFPWNOP
	SFPSETCC	0, L1, 4
	SFPSETCC	0, L1, 2
	SFPCOMPC
	SFPSTORE	L0, 0, 3, 16
	SFPCOMPC
	SFPPUSHC	0
	SFPMAD	L10, L11, L0, L1, 0
	SFPWNOP
	SFPSETCC	0, L1, 4
	SFPSETCC	0, L1, 2
	SFPSTORE	L0, 0, 3, 18
	SFPCOMPC
	SFPPUSHC	0
	SFPMAD	L10, L11, L0, L1, 0
	SFPWNOP
	SFPSETCC	0, L1, 4
	SFPSETCC	0, L1, 2
	SFPSTORE	L0, 0, 3, 20
	SFPCOMPC
	SFPMAD	L10, L11, L0, L1, 0
	SFPWNOP
	SFPSETCC	0, L1, 4
	SFPSETCC	0, L1, 2
	SFPCOMPC
	SFPSTORE	L0, 0, 3, 22
	SFPPOPC	0
	SFPPOPC	0
	SFPENCC	3, 10
	SFPSTORE	L0, 0, 3, 16
	ret
	.size	_Z21test_creg_conditionalv, .-_Z21test_creg_conditionalv
	.align	1
	.globl	_Z25test_creg_conditional_revv
	.type	_Z25test_creg_conditional_revv, @function
_Z25test_creg_conditional_revv:
	SFPLOAD	L0, 0, 3, 0
	SFPMAD	L0, L11, L10, L1, 0
	SFPWNOP
	SFPSETCC	0, L1, 0
	SFPPUSHC	0
	SFPMAD	L0, L11, L10, L1, 0
	SFPWNOP
	SFPSETCC	0, L1, 4
	SFPSTORE	L0, 0, 3, 4
	SFPCOMPC
	SFPMAD	L0, L11, L10, L1, 0
	SFPWNOP
	SFPSETCC	0, L1, 2
	SFPSTORE	L0, 0, 3, 6
	SFPPOPC	0
	SFPSTORE	L0, 0, 3, 8
	SFPCOMPC
	SFPPUSHC	0
	SFPMAD	L0, L11, L10, L1, 0
	SFPWNOP
	SFPSETCC	0, L1, 4
	SFPPUSHC	0
	SFPMAD	L0, L11, L10, L1, 0
	SFPWNOP
	SFPSETCC	0, L1, 6
	SFPSTORE	L0, 0, 3, 10
	SFPPOPC	0
	SFPCOMPC
	SFPPUSHC	0
	SFPMAD	L0, L11, L10, L1, 0
	SFPWNOP
	SFPSETCC	0, L1, 0
	SFPSTORE	L0, 0, 3, 12
	SFPCOMPC
	SFPSTORE	L0, 0, 3, 14
	SFPPOPC	0
	SFPPOPC	0
	SFPENCC	3, 10
	SFPMAD	L0, L11, L10, L1, 0
	SFPWNOP
	SFPSETCC	0, L1, 4
	SFPSETCC	0, L1, 2
	SFPCOMPC
	SFPSTORE	L0, 0, 3, 16
	SFPCOMPC
	SFPPUSHC	0
	SFPMAD	L0, L11, L10, L1, 0
	SFPWNOP
	SFPSETCC	0, L1, 4
	SFPSETCC	0, L1, 2
	SFPSTORE	L0, 0, 3, 18
	SFPCOMPC
	SFPPUSHC	0
	SFPMAD	L0, L11, L10, L1, 0
	SFPWNOP
	SFPSETCC	0, L1, 4
	SFPSETCC	0, L1, 2
	SFPSTORE	L0, 0, 3, 20
	SFPCOMPC
	SFPMAD	L0, L11, L10, L1, 0
	SFPWNOP
	SFPSETCC	0, L1, 4
	SFPSETCC	0, L1, 2
	SFPCOMPC
	SFPSTORE	L0, 0, 3, 22
	SFPPOPC	0
	SFPPOPC	0
	SFPENCC	3, 10
	SFPSTORE	L0, 0, 3, 16
	ret
	.size	_Z25test_creg_conditional_revv, .-_Z25test_creg_conditional_revv
	.align	1
	.globl	_Z28test_conditional_outside_vifv
	.type	_Z28test_conditional_outside_vifv, @function
_Z28test_conditional_outside_vifv:
	SFPLOADI	L2, 0, 16256
	SFPLOADI	L1, 4, 0
	SFPSETCC	0, L2, 6
	SFPLOADI	L1, 4, 1
	SFPENCC	3, 10
	SFPLOADI	L0, 4, 0
	SFPSETCC	0, L2, 6
	SFPLOADI	L0, 4, 1
	SFPENCC	3, 10
	SFPSETCC	0, L1, 6
	SFPENCC	3, 10
	SFPSETCC	0, L0, 2
	SFPENCC	3, 10
	SFPSETCC	0, L1, 2
	SFPCOMPC
	SFPSETCC	0, L1, 2
	SFPENCC	3, 10
	SFPSETCC	0, L0, 2
	SFPCOMPC
	SFPSETCC	0, L0, 2
	SFPENCC	3, 10
	ret
	.size	_Z28test_conditional_outside_vifv, .-_Z28test_conditional_outside_vifv
	.align	1
	.globl	_Z12test_bitwisev
	.type	_Z12test_bitwisev, @function
_Z12test_bitwisev:
	SFPLOADI	L0, 4, 1
	SFPLOADI	L1, 4, 2
	SFPOR	L1, L0
	SFPLOADI	L2, 4, 170
	SFPOR	L2, L0
	SFPSTORE	L0, 0, 3, 4
	SFPAND	L1, L0
	SFPLOADI	L2, 4, 170
	SFPAND	L2, L0
	SFPSTORE	L1, 0, 3, 6
	SFPNOT	L0, L2
	SFPSTORE	L2, 0, 3, 8
	SFPMOV	L0, L2, 0
	SFPOR	L1, L2
	SFPSTORE	L2, 0, 3, 10
	SFPMOV	L0, L2, 0
	SFPAND	L1, L2
	SFPSTORE	L2, 0, 3, 12
	SFPAND	L1, L0
	SFPLOADI	L2, 4, 170
	SFPOR	L2, L0
	SFPNOT	L1, L1
	SFPAND	L1, L0
	SFPSTORE	L0, 0, 3, 14
	SFPLOADI	L0, 2, 3
	SFPLOADI	L1, 2, 4
	SFPOR	L1, L0
	SFPLOADI	L2, 2, 170
	SFPOR	L2, L0
	SFPSTORE	L0, 0, 3, 16
	SFPAND	L1, L0
	SFPLOADI	L2, 2, 170
	SFPAND	L2, L0
	SFPSTORE	L1, 0, 3, 18
	SFPNOT	L0, L2
	SFPSTORE	L2, 0, 3, 20
	SFPMOV	L0, L2, 0
	SFPOR	L1, L2
	SFPSTORE	L2, 0, 3, 22
	SFPMOV	L0, L2, 0
	SFPAND	L1, L2
	SFPSTORE	L2, 0, 3, 24
	SFPMOV	L0, L2, 0
	SFPAND	L1, L2
	SFPLOADI	L3, 4, 170
	SFPOR	L3, L2
	SFPNOT	L1, L1
	SFPAND	L1, L2
	SFPSTORE	L2, 0, 3, 26
	SFPLOADI	L1, 4, 8
	SFPLOADI	L2, 4, 5
	SFPOR	L2, L1
	SFPLOADI	L2, 4, 5
	SFPAND	L2, L1
	SFPLOADI	L2, 4, 5
	SFPXOR	L2, L1
	SFPSTORE	L1, 0, 3, 28
	SFPLOADI	L1, 4, 5
	SFPOR	L1, L0
	SFPLOADI	L1, 2, 5
	SFPAND	L1, L0
	SFPLOADI	L1, 4, 5
	SFPXOR	L1, L0
	SFPSTORE	L0, 0, 3, 30
	ret
	.size	_Z12test_bitwisev, .-_Z12test_bitwisev
	.align	1
	.globl	_Z8test_absv
	.type	_Z8test_absv, @function
_Z8test_absv:
	SFPLOADI	L1, 4, -5
	SFPABS	L1, L0, 0
	SFPABS	L0, L0, 0
	SFPIADD	1, L0, L0, 5
	SFPSTORE	L1, 0, 3, 0
	SFPSTORE	L0, 0, 3, 2
	SFPLOADI	L1, 0, 49344
	SFPABS	L1, L0, 1
	SFPABS	L0, L0, 1
	SFPADDI	16256, L0, 0
	SFPSTORE	L1, 0, 3, 4
	SFPSTORE	L0, 0, 3, 6
	ret
	.size	_Z8test_absv, .-_Z8test_absv
	.align	1
	.globl	_Z7test_lzv
	.type	_Z7test_lzv, @function
_Z7test_lzv:
	SFPLOADI	L2, 0, 16672
	SFPLZ	L2, L1, 0
	SFPIADD	1, L1, L1, 5
	SFPLZ	L2, L0, 0
	SFPIADD	1, L0, L0, 5
	SFPLZ	L1, L1, 0
	SFPIADD	1, L1, L1, 5
	SFPLZ	L0, L0, 0
	SFPIADD	1, L0, L0, 5
	SFPLZ	L2, L1, 4
	SFPIADD	1, L1, L1, 5
	SFPLZ	L2, L0, 4
	SFPIADD	1, L0, L0, 5
	SFPLZ	L1, L1, 4
	SFPIADD	1, L1, L1, 5
	SFPLZ	L0, L0, 4
	SFPIADD	1, L0, L0, 5
	SFPSTORE	L1, 0, 3, 0
	SFPSTORE	L0, 0, 3, 2
	SFPSTORE	L2, 0, 3, 4
	ret
	.size	_Z7test_lzv, .-_Z7test_lzv
	.align	1
	.globl	_Z9test_shftv
	.type	_Z9test_shftv, @function
_Z9test_shftv:
	SFPLOADI	L2, 4, 1
	SFPLOADI	L1, 4, 2
	SFPLOADI	L0, 4, 3
	SFPSHFT	-4, L0, L2, 1
	SFPSHFT	5, L0, L1, 1
	SFPSHFT	6, L0, L1, 1
	SFPMOV	L0, L2, 0
	SFPSHFT	7, L0, L2, 1
	SFPMOV	L0, L2, 0
	SFPSHFT	8, L0, L2, 1
	SFPSHFT	9, L0, L0, 1
	SFPSHFT	10, L0, L0, 1
	SFPSHFT	-11, L0, L0, 1
	SFPSHFT	-12, L0, L0, 1
	SFPMOV	L0, L2, 0
	SFPSHFT	0, L1, L2, 0
	SFPSTORE	L1, 0, 3, 0
	SFPSTORE	L2, 0, 3, 2
	SFPSTORE	L0, 0, 3, 4
	ret
	.size	_Z9test_shftv, .-_Z9test_shftv
	.align	1
	.globl	_Z12test_complexv
	.type	_Z12test_complexv, @function
_Z12test_complexv:
	SFPLOAD	L0, 0, 3, 0
	SFPLOAD	L1, 0, 3, 2
	SFPLOAD	L2, 0, 3, 4
	SFPLOAD	L2, 0, 3, 4
	SFPADD	L10, L0, L1, L2, 0
	SFPADD	L10, L0, L1, L2, 0
	SFPWNOP
	SFPSTORE	L2, 0, 3, 4
	SFPADD	L10, L0, L1, L0, 0
	SFPWNOP
	SFPSTORE	L0, 0, 3, 4
	ret
	.size	_Z12test_complexv, .-_Z12test_complexv
	.align	1
	.globl	_Z14test_muli_addiv
	.type	_Z14test_muli_addiv, @function
_Z14test_muli_addiv:
	SFPLOAD	L0, 0, 3, 0
	SFPADDI	16704, L0, 0
	SFPWNOP
	SFPADDI	16768, L0, 0
	SFPLOADI	L1, 1, 19456
	SFPADD	L10, L0, L1, L0, 0
	SFPWNOP
	SFPMULI	16768, L0, 0
	SFPWNOP
	SFPMULI	16768, L0, 0
	SFPLOADI	L1, 1, 19456
	SFPMUL	L0, L1, L9, L0, 0
	SFPWNOP
	SFPSTORE	L0, 0, 3, 2
	SFPLOADI	L1, 0, 16704
	SFPADD	L10, L0, L1, L1, 0
	SFPLOADI	L1, 0, 16768
	SFPADD	L10, L0, L1, L1, 0
	SFPLOADI	L1, 1, 19456
	SFPADD	L10, L0, L1, L1, 0
	SFPLOADI	L2, 0, 16768
	SFPMUL	L0, L2, L9, L2, 0
	SFPLOADI	L2, 0, 16768
	SFPMUL	L0, L2, L9, L2, 0
	SFPLOADI	L2, 1, 19456
	SFPMUL	L0, L2, L9, L0, 0
	SFPWNOP
	SFPSTORE	L0, 0, 3, 4
	SFPSTORE	L1, 0, 3, 6
	ret
	.size	_Z14test_muli_addiv, .-_Z14test_muli_addiv
	.align	1
	.globl	_Z9test_iaddv
	.type	_Z9test_iaddv, @function
_Z9test_iaddv:
	SFPLOADI	L0, 4, 12
	SFPIADD	10, L0, L2, 5
	SFPIADD	0, L0, L2, 4
	SFPIADD	10, L2, L2, 5
	SFPMOV	L2, L1, 0
	SFPIADD	0, L0, L1, 4
	SFPIADD	0, L2, L1, 6
	SFPIADD	-10, L1, L1, 5
	SFPIADD	0, L0, L1, 6
	SFPMOV	L15, L2, 0
	SFPIADD	0, L1, L2, 6
	SFPMOV	L15, L1, 0
	SFPIADD	0, L0, L1, 4
	SFPMOV	L15, L3, 0
	SFPIADD	0, L0, L3, 6
	SFPMOV	L15, L1, 0
	SFPIADD	0, L3, L1, 6
	SFPSTORE	L0, 0, 3, 2
	SFPSTORE	L1, 0, 3, 4
	SFPSTORE	L2, 0, 3, 6
	SFPIADD	0, L15, L0, 8
	SFPREPLAY	0, 3, 1, 1
	SFPLOADI	L0, 0, 0
	SFPSTORE	L0, 0, 3, 8
	SFPENCC	3, 10
	SFPLOADI	L0, 2, 12
	SFPIADD	10, L0, L2, 5
	SFPIADD	0, L0, L2, 4
	SFPIADD	10, L2, L2, 5
	SFPMOV	L2, L1, 0
	SFPIADD	0, L0, L1, 4
	SFPIADD	0, L2, L1, 6
	SFPIADD	-10, L1, L1, 5
	SFPIADD	0, L0, L1, 6
	SFPIADD	0, L15, L1, 4
	SFPMOV	L15, L2, 0
	SFPIADD	0, L0, L2, 4
	SFPMOV	L15, L3, 0
	SFPIADD	0, L0, L3, 4
	SFPMOV	L15, L2, 0
	SFPIADD	0, L3, L2, 6
	SFPSTORE	L0, 0, 3, 2
	SFPSTORE	L2, 0, 3, 4
	SFPSTORE	L1, 0, 3, 6
	SFPMOV	L15, L1, 0
	SFPIADD	0, L0, L1, 4
	SFPMOV	L1, L0, 0
	SFPSETCC	0, L0, 4
	SFPREPLAY	0, 3, 0, 0
	ret
	.size	_Z9test_iaddv, .-_Z9test_iaddv
	.align	1
	.globl	_Z11test_icmp_iv
	.type	_Z11test_icmp_iv, @function
_Z11test_icmp_iv:
	SFPLOADI	L0, 4, 5
	SFPIADD	-1, L0, L1, 5
	SFPSETCC	0, L1, 6
	SFPIADD	100, L0, L0, 5
	SFPCOMPC
	SFPPUSHC	0
	SFPIADD	-2, L0, L1, 5
	SFPSETCC	0, L1, 2
	SFPIADD	200, L0, L0, 5
	SFPCOMPC
	SFPPUSHC	0
	SFPIADD	-3, L0, L1, 1
	SFPIADD	300, L0, L0, 5
	SFPCOMPC
	SFPPUSHC	0
	SFPIADD	-4, L0, L1, 9
	SFPSETCC	0, L1, 2
	SFPCOMPC
	SFPIADD	400, L0, L0, 5
	SFPCOMPC
	SFPPUSHC	0
	SFPIADD	-5, L0, L1, 9
	SFPSETCC	0, L1, 2
	SFPIADD	500, L0, L0, 5
	SFPCOMPC
	SFPIADD	-6, L0, L1, 9
	SFPIADD	600, L0, L0, 5
	SFPPOPC	0
	SFPPOPC	0
	SFPPOPC	0
	SFPPOPC	0
	SFPENCC	3, 10
	SFPSTORE	L0, 0, 3, 0
	SFPLOADI	L0, 4, 16
	SFPIADD	-1, L0, L1, 5
	SFPSETCC	0, L1, 6
	SFPIADD	100, L0, L0, 5
	SFPCOMPC
	SFPPUSHC	0
	SFPIADD	-2, L0, L1, 5
	SFPSETCC	0, L1, 2
	SFPIADD	200, L0, L0, 5
	SFPCOMPC
	SFPPUSHC	0
	SFPIADD	-3, L0, L1, 1
	SFPIADD	300, L0, L0, 5
	SFPCOMPC
	SFPPUSHC	0
	SFPIADD	-4, L0, L1, 9
	SFPSETCC	0, L1, 2
	SFPCOMPC
	SFPIADD	400, L0, L0, 5
	SFPCOMPC
	SFPPUSHC	0
	SFPIADD	-5, L0, L1, 9
	SFPSETCC	0, L1, 2
	SFPIADD	500, L0, L0, 5
	SFPCOMPC
	SFPIADD	-6, L0, L1, 9
	SFPIADD	600, L0, L0, 5
	SFPPOPC	0
	SFPPOPC	0
	SFPPOPC	0
	SFPPOPC	0
	SFPENCC	3, 10
	SFPSTORE	L0, 0, 3, 2
	ret
	.size	_Z11test_icmp_iv, .-_Z11test_icmp_iv
	.align	1
	.globl	_Z15test_icmp_i_revv
	.type	_Z15test_icmp_i_revv, @function
_Z15test_icmp_i_revv:
	SFPLOADI	L0, 4, 5
	SFPIADD	-1, L0, L1, 5
	SFPSETCC	0, L1, 6
	SFPIADD	100, L0, L0, 5
	SFPCOMPC
	SFPPUSHC	0
	SFPIADD	-2, L0, L1, 5
	SFPSETCC	0, L1, 2
	SFPIADD	200, L0, L0, 5
	SFPCOMPC
	SFPPUSHC	0
	SFPIADD	-3, L0, L1, 9
	SFPSETCC	0, L1, 2
	SFPIADD	300, L0, L0, 5
	SFPCOMPC
	SFPPUSHC	0
	SFPIADD	-4, L0, L1, 9
	SFPIADD	400, L0, L0, 5
	SFPCOMPC
	SFPPUSHC	0
	SFPIADD	-5, L0, L1, 1
	SFPIADD	500, L0, L0, 5
	SFPCOMPC
	SFPIADD	-6, L0, L1, 9
	SFPSETCC	0, L1, 2
	SFPCOMPC
	SFPIADD	600, L0, L0, 5
	SFPPOPC	0
	SFPPOPC	0
	SFPPOPC	0
	SFPPOPC	0
	SFPENCC	3, 10
	SFPSTORE	L0, 0, 3, 0
	SFPLOADI	L0, 4, 16
	SFPIADD	-1, L0, L1, 5
	SFPSETCC	0, L1, 6
	SFPIADD	100, L0, L0, 5
	SFPCOMPC
	SFPPUSHC	0
	SFPIADD	-2, L0, L1, 5
	SFPSETCC	0, L1, 2
	SFPIADD	200, L0, L0, 5
	SFPCOMPC
	SFPPUSHC	0
	SFPIADD	-3, L0, L1, 9
	SFPSETCC	0, L1, 2
	SFPIADD	300, L0, L0, 5
	SFPCOMPC
	SFPPUSHC	0
	SFPIADD	-4, L0, L1, 9
	SFPIADD	400, L0, L0, 5
	SFPCOMPC
	SFPPUSHC	0
	SFPIADD	-5, L0, L1, 1
	SFPIADD	500, L0, L0, 5
	SFPCOMPC
	SFPIADD	-6, L0, L1, 9
	SFPSETCC	0, L1, 2
	SFPCOMPC
	SFPIADD	600, L0, L0, 5
	SFPPOPC	0
	SFPPOPC	0
	SFPPOPC	0
	SFPPOPC	0
	SFPENCC	3, 10
	SFPSTORE	L0, 0, 3, 2
	ret
	.size	_Z15test_icmp_i_revv, .-_Z15test_icmp_i_revv
	.align	1
	.globl	_Z11test_icmp_vv
	.type	_Z11test_icmp_vv, @function
_Z11test_icmp_vv:
	SFPLOADI	L1, 4, 1
	SFPLOADI	L0, 4, 2
	SFPMOV	L0, L2, 0
	SFPIADD	0, L1, L2, 6
	SFPSETCC	0, L2, 6
	SFPIADD	100, L0, L0, 5
	SFPCOMPC
	SFPPUSHC	0
	SFPMOV	L0, L2, 0
	SFPIADD	0, L1, L2, 6
	SFPSETCC	0, L2, 2
	SFPIADD	200, L0, L0, 5
	SFPCOMPC
	SFPPUSHC	0
	SFPMOV	L0, L2, 0
	SFPIADD	0, L1, L2, 2
	SFPIADD	300, L0, L0, 5
	SFPCOMPC
	SFPPUSHC	0
	SFPMOV	L0, L2, 0
	SFPIADD	0, L1, L2, 10
	SFPSETCC	0, L2, 2
	SFPCOMPC
	SFPIADD	400, L0, L0, 5
	SFPCOMPC
	SFPPUSHC	0
	SFPMOV	L0, L2, 0
	SFPIADD	0, L1, L2, 10
	SFPSETCC	0, L2, 2
	SFPIADD	500, L0, L0, 5
	SFPCOMPC
	SFPMOV	L0, L2, 0
	SFPIADD	0, L1, L2, 10
	SFPIADD	600, L0, L0, 5
	SFPMOV	L0, L1, 2
	SFPPOPC	0
	SFPPOPC	0
	SFPPOPC	0
	SFPPOPC	0
	SFPENCC	3, 10
	SFPSTORE	L0, 0, 3, 0
	SFPLOADI	L2, 4, 10
	SFPLOADI	L0, 4, 11
	SFPMOV	L0, L3, 0
	SFPIADD	0, L2, L3, 6
	SFPSETCC	0, L3, 6
	SFPIADD	700, L0, L0, 5
	SFPCOMPC
	SFPPUSHC	0
	SFPMOV	L0, L3, 0
	SFPIADD	0, L2, L3, 6
	SFPSETCC	0, L3, 2
	SFPIADD	800, L0, L0, 5
	SFPCOMPC
	SFPPUSHC	0
	SFPMOV	L0, L3, 0
	SFPIADD	0, L2, L3, 2
	SFPIADD	900, L0, L0, 5
	SFPCOMPC
	SFPPUSHC	0
	SFPMOV	L0, L3, 0
	SFPIADD	0, L2, L3, 10
	SFPSETCC	0, L3, 2
	SFPCOMPC
	SFPIADD	1000, L0, L0, 5
	SFPCOMPC
	SFPPUSHC	0
	SFPMOV	L0, L3, 0
	SFPIADD	0, L2, L3, 10
	SFPSETCC	0, L3, 2
	SFPIADD	1100, L0, L0, 5
	SFPCOMPC
	SFPMOV	L0, L3, 0
	SFPIADD	0, L2, L3, 10
	SFPIADD	1200, L0, L0, 5
	SFPPOPC	0
	SFPPOPC	0
	SFPPOPC	0
	SFPPOPC	0
	SFPENCC	3, 10
	SFPSTORE	L1, 0, 3, 0
	ret
	.size	_Z11test_icmp_vv, .-_Z11test_icmp_vv
	.align	1
	.globl	_Z20lots_of_conditionalsv
	.type	_Z20lots_of_conditionalsv, @function
_Z20lots_of_conditionalsv:
	SFPLOADI	L0, 0, 16256
	SFPSETCC	0, L0, 6
	SFPSETCC	0, L0, 6
	SFPCOMPC
	SFPLOADI	L1, 4, 1
	SFPPUSHC	0
	SFPSETCC	0, L0, 6
	SFPSETCC	0, L0, 6
	SFPCOMPC
	SFPREPLAY	0, 8, 1, 1
	SFPLOADI	L1, 4, 0
	SFPPOPC	0
	SFPSETCC	0, L1, 6
	SFPCOMPC
	SFPENCC	3, 10
	SFPSETCC	0, L0, 4
	SFPSETCC	0, L0, 0
	SFPCOMPC
	SFPLOADI	L1, 4, 1
	SFPPUSHC	0
	SFPSETCC	0, L0, 6
	SFPSETCC	0, L0, 2
	SFPCOMPC
	SFPREPLAY	0, 3, 0, 0
	SFPLOADI	L1, 4, 1
	SFPPUSHC	0
	SFPSETCC	0, L0, 6
	SFPSETCC	0, L0, 2
	SFPCOMPC
	SFPLOADI	L2, 4, 1
	SFPPUSHC	0
	SFPSETCC	0, L0, 6
	SFPSETCC	0, L0, 2
	SFPCOMPC
	SFPLOADI	L2, 4, 0
	SFPPOPC	0
	SFPSETCC	0, L2, 6
	SFPREPLAY	0, 8, 0, 0
	SFPSETCC	0, L0, 2
	SFPSETCC	0, L0, 6
	SFPCOMPC
	SFPLOADI	L1, 4, 1
	SFPPUSHC	0
	SFPSETCC	0, L0, 6
	SFPSETCC	0, L0, 2
	SFPLOADI	L2, 4, 1
	SFPPUSHC	0
	SFPSETCC	0, L0, 2
	SFPSETCC	0, L0, 6
	SFPCOMPC
	SFPLOADI	L2, 4, 0
	SFPPOPC	0
	SFPSETCC	0, L2, 6
	SFPCOMPC
	SFPREPLAY	0, 3, 0, 0
	SFPENCC	3, 10
	SFPSETCC	0, L0, 4
	SFPSETCC	0, L0, 0
	SFPCOMPC
	SFPLOADI	L1, 4, 1
	SFPPUSHC	0
	SFPSETCC	0, L0, 4
	SFPSETCC	0, L0, 0
	SFPCOMPC
	SFPMOV	L1, L0, 2
	SFPLOADI	L0, 4, 0
	SFPPOPC	0
	SFPSETCC	0, L0, 6
	SFPENCC	3, 10
	ret
	.size	_Z20lots_of_conditionalsv, .-_Z20lots_of_conditionalsv
	.align	1
	.globl	_Z8test_lutv
	.type	_Z8test_lutv, @function
_Z8test_lutv:
	SFPLOADI	L0, 4, 0
	SFPLOADI	L1, 4, 1
	SFPLOADI	L2, 4, 2
	SFPLOADI	L3, 0, 16256
	SFPLUT	L3, 4
	SFPWNOP
	SFPLUT	L3, 0
	SFPWNOP
	SFPSTORE	L3, 0, 3, 2
	ret
	.size	_Z8test_lutv, .-_Z8test_lutv
	.align	1
	.globl	_Z10test_lut2av
	.type	_Z10test_lut2av, @function
_Z10test_lut2av:
	SFPLOADI	L3, 0, 16256
	SFPLOADI	L0, 4, 1
	SFPLOADI	L1, 4, 2
	SFPLOADI	L2, 4, 3
	SFPLOADI	L7, 2, 4
	SFPLUTFP32	L4, 14
	SFPWNOP
	SFPSTORE	L4, 0, 3, 0
	SFPLOADI	L7, 2, 0
	SFPLUTFP32	L0, 10
	SFPWNOP
	SFPSTORE	L0, 0, 3, 2
	ret
	.size	_Z10test_lut2av, .-_Z10test_lut2av
	.align	1
	.globl	_Z10test_lut2bv
	.type	_Z10test_lut2bv, @function
_Z10test_lut2bv:
	SFPLOADI	L3, 0, 16256
	SFPLOADI	L0, 0, 16256
	SFPLOADI	L1, 0, 16384
	SFPLOADI	L2, 0, 16448
	SFPLOADI	L4, 0, 16512
	SFPLOADI	L5, 0, 16544
	SFPLOADI	L6, 0, 16576
	SFPLUTFP32	L7, 4
	SFPWNOP
	SFPSTORE	L7, 0, 3, 0
	SFPLUTFP32	L0, 0
	SFPWNOP
	SFPSTORE	L0, 0, 3, 2
	ret
	.size	_Z10test_lut2bv, .-_Z10test_lut2bv
	.align	1
	.globl	_Z10test_lut2cv
	.type	_Z10test_lut2cv, @function
_Z10test_lut2cv:
	SFPLOADI	L3, 0, 16256
	SFPLOADI	L0, 4, 1
	SFPLOADI	L1, 4, 2
	SFPLOADI	L2, 4, 3
	SFPLOADI	L4, 4, 4
	SFPLOADI	L5, 4, 5
	SFPLOADI	L6, 4, 6
	SFPLUTFP32	L7, 6
	SFPWNOP
	SFPSTORE	L7, 0, 3, 0
	SFPLUTFP32	L7, 7
	SFPWNOP
	SFPSTORE	L7, 0, 3, 2
	SFPLUTFP32	L7, 7
	SFPWNOP
	SFPSTORE	L7, 0, 3, 4
	SFPLUTFP32	L7, 2
	SFPWNOP
	SFPSTORE	L7, 0, 3, 6
	SFPLUTFP32	L7, 3
	SFPWNOP
	SFPSTORE	L7, 0, 3, 8
	SFPLUTFP32	L0, 3
	SFPWNOP
	SFPSTORE	L0, 0, 3, 10
	ret
	.size	_Z10test_lut2cv, .-_Z10test_lut2cv
	.align	1
	.globl	_Z9test_castv
	.type	_Z9test_castv, @function
_Z9test_castv:
	SFPLOADI	L0, 4, 1
	SFPCAST L0, L1, 0
	SFPSTORE	L1, 0, 3, 0
	SFPCAST L0, L1, 1
	SFPSTORE	L1, 0, 3, 2
	SFPCAST L0, L0, 1
	SFPSTORE	L0, 0, 3, 2
	ret
	.size	_Z9test_castv, .-_Z9test_castv
	.align	1
	.globl	_Z13test_stochrndi
	.type	_Z13test_stochrndi, @function
_Z13test_stochrndi:
	SFPLOADI	L1, 4, 1
	SFPCAST L1, L0, 0
	SFPCAST L1, L0, 1
	SFPLOADI	L0, 0, 16256
	SFPSTOCHRND	1, 0, L0, L0, L2, 0
	SFPSTOCHRND	0, 0, L0, L0, L2, 0
	SFPSTOCHRND	1, 0, L0, L0, L2, 0
	SFPSTOCHRND	1, 0, L0, L0, L2, 1
	SFPSTOCHRND	0, 0, L0, L0, L2, 1
	SFPSTOCHRND	1, 0, L0, L0, L2, 1
	SFPSTOCHRND	1, 0, L0, L0, L2, 2
	SFPSTOCHRND	0, 0, L0, L0, L2, 2
	SFPSTOCHRND	1, 0, L0, L0, L2, 2
	SFPSTOCHRND	1, 0, L0, L0, L2, 3
	SFPSTOCHRND	0, 0, L0, L0, L2, 3
	SFPSTOCHRND	1, 0, L0, L0, L2, 3
	SFPSTOCHRND	1, 0, L0, L0, L2, 6
	SFPSTOCHRND	0, 0, L0, L0, L2, 6
	SFPSTOCHRND	1, 0, L0, L0, L2, 6
	SFPSTOCHRND	1, 0, L0, L0, L2, 7
	SFPSTOCHRND	0, 0, L0, L0, L2, 7
	SFPSTOCHRND	1, 0, L0, L0, L0, 7
	SFPLOADI	L0, 4, 3
	SFPSTOCHRND	0, 0, L0, L1, L2, 4
	SFPSTOCHRND	1, 0, L0, L1, L2, 4
	SFPSTOCHRND	1, 0, L0, L1, L2, 4
	SFPSTOCHRND	0, 3, L0, L1, L2, 12
	lui	a5,%hi(_ZN7ckernel13instrn_bufferE)
	lw	a4,%lo(_ZN7ckernel13instrn_bufferE)(a5)
	li	a5,65536
	addi	a5,a5,-1
	slli	a0,a0,8
	and	a0,a0,a5
	li	a5, 2382364972	# 8e00012c
	add	a5,a5,a0
	sw	a5, 0(a4)	# Op(0x8e) - d(lr2) s(lr1)
	SFPSTOCHRND	1, 31, L0, L1, L2, 12
	SFPSTOCHRND	1, 31, L0, L1, L2, 12
	SFPSTOCHRND	0, 0, L0, L1, L2, 5
	SFPSTOCHRND	1, 0, L0, L1, L2, 5
	SFPSTOCHRND	1, 0, L0, L1, L0, 5
	SFPSTOCHRND	0, 3, L0, L1, L0, 13
	li	a5, 2382364941	# 8e00010d
	add	a0,a5,a0
	sw	a0, 0(a4)	# Op(0x8e) - d(lr0) s(lr1)
	SFPSTOCHRND	1, 31, L0, L1, L0, 13
	SFPSTOCHRND	1, 31, L0, L1, L1, 13
	ret
	.size	_Z13test_stochrndi, .-_Z13test_stochrndi
	.align	1
	.globl	_Z11subvec_shflv
	.type	_Z11subvec_shflv, @function
_Z11subvec_shflv:
	SFPLOADI	L0, 0, 16256
	SFPSHFT2	0, L0, L1, 3
	SFPWNOP
	SFPSHFT2	0, L9, L9, 3
	SFPWNOP
	SFPSHFT2	0, L0, L0, 4
	SFPWNOP
	ret
	.size	_Z11subvec_shflv, .-_Z11subvec_shflv
	.align	1
	.globl	_Z9many_regsv
	.type	_Z9many_regsv, @function
_Z9many_regsv:
	SFPLOAD	L7, 0, 3, 0
	SFPLOAD	L6, 0, 3, 2
	SFPLOAD	L5, 0, 3, 4
	SFPLOAD	L4, 0, 3, 6
	SFPLOAD	L3, 0, 3, 8
	SFPLOAD	L2, 0, 3, 10
	SFPLOAD	L1, 0, 3, 12
	SFPLOAD	L0, 0, 3, 14
	SFPSTORE	L7, 0, 3, 0
	SFPSTORE	L6, 0, 3, 2
	SFPSTORE	L5, 0, 3, 4
	SFPSTORE	L4, 0, 3, 6
	SFPSTORE	L3, 0, 3, 8
	SFPSTORE	L2, 0, 3, 10
	SFPSTORE	L1, 0, 3, 12
	SFPSTORE	L0, 0, 3, 14
	ret
	.size	_Z9many_regsv, .-_Z9many_regsv
	.align	1
	.globl	_Z3lrav
	.type	_Z3lrav, @function
_Z3lrav:
	SFPSTORE	L5, 0, 3, 0
	SFPSTORE	L7, 0, 3, 0
	SFPSTORE	L6, 0, 3, 0
	SFPSTORE	L0, 0, 3, 0
	SFPSTORE	L1, 0, 3, 0
	SFPSTORE	L2, 0, 3, 0
	SFPSTORE	L3, 0, 3, 0
	SFPSTORE	L4, 0, 3, 0
	ret
	.size	_Z3lrav, .-_Z3lrav
	.align	1
	.globl	_Z14stupid_examplej
	.type	_Z14stupid_examplej, @function
_Z14stupid_examplej:
	SFPLOAD	L0, 0, 3, 0
	SFPADDI	16384, L0, 0
	SFPLOAD	L1, 0, 3, 2
	SFPMOV	L1, L1, 1
	SFPMAD	L0, L1, L9, L1, 0
	SFPWNOP
	SFPADDI	16128, L1, 0
	SFPWNOP
	SFPSTORE	L1, 0, 3, 6
	SFPLOAD	L1, 0, 3, 2
	SFPREPLAY	0, 4, 1, 1
	SFPLOADI	L2, 8, 16281
	SFPLOADI	L2, 10, 39322
	SFPMAD	L0, L1, L2, L1, 0
	SFPWNOP
	SFPSTORE	L1, 0, 3, 8
	SFPLOADI	L1, 0, 16320
	SFPREPLAY	0, 4, 0, 0
	SFPSTORE	L1, 0, 3, 8
	lui	a5,%hi(_ZN7ckernel13instrn_bufferE)
	lw	a4,%lo(_ZN7ckernel13instrn_bufferE)(a5)
	slli	a5,a0,16
	li	a3, 1896939520	# 71110000
	srli	a5,a5,16
	add	a5,a5,a3
	sw	a5, 0(a4)	# Op(0x71) - d(lr1)
	SFPREPLAY	0, 4, 0, 0
	SFPSTORE	L1, 0, 3, 10
	SFPMAD	L10, L11, L0, L1, 0
	SFPWNOP
	SFPSETCC	0, L1, 4
	SFPLOADI	L1, 0, 16640
	SFPMAD	L1, L11, L0, L1, 0
	SFPWNOP
	SFPSETCC	0, L1, 0
	SFPCOMPC
	SFPLOADI	L1, 4, 1
	SFPPUSHC	0
	SFPLOADI	L2, 0, 16704
	SFPMAD	L2, L11, L0, L2, 0
	SFPWNOP
	SFPSETCC	0, L2, 4
	SFPLOADI	L2, 0, 16768
	SFPMAD	L2, L11, L0, L2, 0
	SFPWNOP
	SFPSETCC	0, L2, 0
	SFPCOMPC
	SFPLOADI	L1, 4, 0
	SFPPOPC	0
	SFPSETCC	0, L1, 6
	SFPCOMPC
	SFPEXEXP	L0, L1, 1
	SFPPUSHC	0
	SFPSETCC	0, L1, 4
	SFPSETEXP	127, L0, L1, 1
	SFPSTORE	L1, 0, 3, 12
	SFPPOPC	0
	SFPCOMPC
	SFPPUSHC	0
	SFPLOADI	L1, 1, 16896
	SFPMAD	L1, L11, L0, L1, 0
	SFPWNOP
	SFPSETCC	0, L1, 6
	SFPABS	L0, L1, 1
	SFPSTORE	L1, 0, 3, 14
	SFPCOMPC
	SFPLZ	L0, L1, 0
	SFPIADD	-19, L1, L1, 5
	SFPNOT	L1, L1
	SFPLOADI	L2, 4, 170
	SFPAND	L2, L1
	SFPSETEXP	0, L0, L1, 0
	SFPMOV	L1, L0, 1
	SFPSTORE	L0, 0, 3, 16
	SFPPOPC	0
	SFPENCC	3, 10
	ret
	.size	_Z14stupid_examplej, .-_Z14stupid_examplej
	.align	1
	.globl	_Z20test_operator_equalsv
	.type	_Z20test_operator_equalsv, @function
_Z20test_operator_equalsv:
	SFPLOADI	L0, 0, 16256
	SFPSTORE	L0, 0, 3, 0
	SFPSTORE	L0, 0, 3, 2
	SFPSTORE	L0, 0, 3, 0
	SFPSTORE	L0, 0, 3, 2
	SFPSTORE	L0, 0, 3, 4
	SFPMUL	L0, L0, L9, L1, 0
	SFPWNOP
	SFPSTORE	L1, 0, 3, 0
	SFPSTORE	L1, 0, 3, 2
	SFPSTORE	L0, 0, 3, 4
	SFPADD	L10, L1, L1, L0, 0
	SFPWNOP
	SFPSTORE	L0, 0, 3, 0
	SFPSTORE	L1, 0, 3, 2
	SFPSTORE	L0, 0, 3, 4
	SFPMAD	L11, L1, L0, L0, 0
	SFPWNOP
	SFPSTORE	L0, 0, 3, 0
	SFPSTORE	L1, 0, 3, 2
	SFPSTORE	L0, 0, 3, 4
	SFPREPLAY	0, 18, 1, 1
	SFPLOADI	L0, 4, 1
	SFPSTORE	L0, 0, 3, 0
	SFPSTORE	L0, 0, 3, 0
	SFPIADD	1, L0, L0, 5
	SFPSTORE	L0, 0, 3, 0
	SFPSTORE	L0, 0, 3, 0
	SFPLOADI	L1, 4, 1
	SFPOR	L1, L0
	SFPSTORE	L0, 0, 3, 0
	SFPSTORE	L0, 0, 3, 0
	SFPLOADI	L1, 4, 1
	SFPAND	L1, L0
	SFPSTORE	L0, 0, 3, 0
	SFPSTORE	L0, 0, 3, 0
	SFPLOADI	L1, 4, 1
	SFPXOR	L1, L0
	SFPSTORE	L0, 0, 3, 0
	SFPSTORE	L0, 0, 3, 0
	SFPSHFT	1, L0, L0, 1
	SFPSTORE	L0, 0, 3, 0
	SFPSTORE	L0, 0, 3, 0
	SFPREPLAY	0, 18, 0, 0
	SFPSHFT	-1, L0, L0, 1
	SFPSTORE	L0, 0, 3, 0
	SFPSTORE	L0, 0, 3, 0
	SFPSHFT	1, L0, L0, 1
	SFPSTORE	L0, 0, 3, 0
	SFPSTORE	L0, 0, 3, 0
	ret
	.size	_Z20test_operator_equalsv, .-_Z20test_operator_equalsv
	.section	.text.startup,"ax",@progbits
	.align	1
	.globl	main
	.type	main, @function
main:
	addi	sp,sp,-16
	sw	ra,12(sp)
	sw	s0,8(sp)
	mv	s0,a0
	call	_Z15test_load_storev
	call	_Z8test_addv
	call	_Z8test_subv
	call	_Z8test_mulv
	call	_Z8test_madv
	call	_Z11test_incdecv
	li	a1,20
	li	a0,10
	call	_Z10test_loadilm
	SFPLOADI	L0, 0, 16320
	SFPSTORE	L0, 0, 3, 4
	SFPLOAD	L0, 0, 3, 2
	SFPSTORE	L0, 0, 3, 4
	SFPLOAD	L0, 0, 3, 2
	SFPSTORE	L0, 0, 3, 4
	SFPLOAD	L0, 0, 3, 0
	SFPLOADI	L3, 8, 16046
	SFPLOADI	L3, 10, 5243
	SFPLOADI	L1, 8, 48793
	SFPLOADI	L1, 10, 39322
	SFPMAD	L0, L3, L1, L3, 0
	SFPLOADI	L1, 0, 16128
	SFPMAD	L0, L3, L1, L3, 0
	SFPWNOP
	SFPSTORE	L3, 0, 3, 4
	mv	a0,s0
	call	_Z32test_setman_setexp_addexp_setsgni
	call	_Z27test_dreg_conditional_constv
	call	_Z28test_vhalf_conditional_constv
	call	_Z22test_vhalf_conditionalv
	call	_Z21test_creg_conditionalv
	call	_Z25test_creg_conditional_revv
	call	_Z28test_conditional_outside_vifv
	call	_Z12test_bitwisev
	call	_Z8test_absv
	call	_Z7test_lzv
	call	_Z9test_shftv
	call	_Z12test_complexv
	call	_Z14test_muli_addiv
	call	_Z9test_iaddv
	call	_Z11test_icmp_iv
	call	_Z11test_icmp_vv
	SFPLOADI	L0, 4, 0
	SFPLOADI	L1, 4, 1
	SFPLOADI	L2, 4, 2
	SFPLOADI	L3, 0, 16256
	SFPLUT	L3, 4
	SFPWNOP
	SFPLUT	L3, 0
	SFPWNOP
	SFPSTORE	L3, 0, 3, 2
	SFPLOADI	L3, 0, 16256
	SFPLOADI	L0, 4, 1
	SFPLOADI	L1, 4, 2
	SFPLOADI	L2, 4, 3
	SFPLOADI	L7, 2, 4
	SFPLUTFP32	L4, 14
	SFPWNOP
	SFPSTORE	L4, 0, 3, 0
	SFPLOADI	L7, 2, 0
	SFPLUTFP32	L0, 10
	SFPWNOP
	SFPSTORE	L0, 0, 3, 2
	call	_Z10test_lut2bv
	call	_Z10test_lut2cv
	call	_Z9many_regsv
	SFPLOADI	L0, 0, 16256
	SFPSHFT2	0, L0, L1, 3
	SFPWNOP
	SFPSHFT2	0, L9, L9, 3
	SFPWNOP
	SFPSHFT2	0, L0, L0, 4
	SFPWNOP
	mv	a0,s0
	call	_Z13test_stochrndi
	mv	a0,s0
	call	_Z14stupid_examplej
	call	_Z20test_operator_equalsv
	lw	ra,12(sp)
	lw	s0,8(sp)
	li	a0,0
	addi	sp,sp,16
	jr	ra
	.size	main, .-main
	.globl	_ZN7ckernel13instrn_bufferE
	.section	.sbss,"aw",@nobits
	.align	2
	.type	_ZN7ckernel13instrn_bufferE, @object
	.size	_ZN7ckernel13instrn_bufferE, 4
_ZN7ckernel13instrn_bufferE:
	.zero	4
	.ident	"GCC: (GNU) 10.2.0"
