#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Dec 13 13:41:39 2023
# Process ID: 4120
# Current directory: C:/Users/otienom/Documents/ece212_alex_maurice/lab9
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24108 C:\Users\otienom\Documents\ece212_alex_maurice\lab9\lab9.xpr
# Log file: C:/Users/otienom/Documents/ece212_alex_maurice/lab9/vivado.log
# Journal file: C:/Users/otienom/Documents/ece212_alex_maurice/lab9\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/otienom/Documents/ece212_alex_maurice/lab9/lab9.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/villalba/MPLABXProjects/ece212_alex_maurice/lab9' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/Users/otienom/Documents/ece212_alex_maurice/lab9/lab9.gen/sources_1', nor could it be found using path 'C:/Users/villalba/MPLABXProjects/ece212_alex_maurice/lab9/lab9.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1088.637 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
set_property top controller_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab9/lab9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'controller_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab9/lab9.sim/sim_1/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab9/lab9.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj controller_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab9/sv/mips_decls_p.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab9/sv/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab9/sv/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab9/sv/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab9/sv/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_tb
ERROR: [VRFC 10-2989] 'dataadr' is not declared [C:/Users/otienom/Documents/ece212_alex_maurice/lab9/sv/testbench.sv:39]
ERROR: [VRFC 10-2989] 'dataadr' is not declared [C:/Users/otienom/Documents/ece212_alex_maurice/lab9/sv/testbench.sv:42]
ERROR: [VRFC 10-2865] module 'controller_tb' ignored due to previous errors [C:/Users/otienom/Documents/ece212_alex_maurice/lab9/sv/testbench.sv:10]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/otienom/Documents/ece212_alex_maurice/lab9/lab9.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/otienom/Documents/ece212_alex_maurice/lab9/lab9.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab9/lab9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'controller_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab9/lab9.sim/sim_1/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab9/lab9.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj controller_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab9/sv/mips_decls_p.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab9/sv/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab9/sv/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab9/sv/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab9/sv/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_tb
ERROR: [VRFC 10-2989] 'dataadr' is not declared [C:/Users/otienom/Documents/ece212_alex_maurice/lab9/sv/testbench.sv:39]
ERROR: [VRFC 10-2989] 'dataadr' is not declared [C:/Users/otienom/Documents/ece212_alex_maurice/lab9/sv/testbench.sv:42]
ERROR: [VRFC 10-2865] module 'controller_tb' ignored due to previous errors [C:/Users/otienom/Documents/ece212_alex_maurice/lab9/sv/testbench.sv:10]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/otienom/Documents/ece212_alex_maurice/lab9/lab9.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/otienom/Documents/ece212_alex_maurice/lab9/lab9.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab9/lab9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'controller_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab9/lab9.sim/sim_1/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab9/lab9.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj controller_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab9/sv/mips_decls_p.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab9/sv/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab9/sv/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab9/sv/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab9/sv/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_tb
ERROR: [VRFC 10-2989] 'dataadr' is not declared [C:/Users/otienom/Documents/ece212_alex_maurice/lab9/sv/testbench.sv:39]
ERROR: [VRFC 10-2989] 'dataadr' is not declared [C:/Users/otienom/Documents/ece212_alex_maurice/lab9/sv/testbench.sv:42]
ERROR: [VRFC 10-2865] module 'controller_tb' ignored due to previous errors [C:/Users/otienom/Documents/ece212_alex_maurice/lab9/sv/testbench.sv:10]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/otienom/Documents/ece212_alex_maurice/lab9/lab9.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/otienom/Documents/ece212_alex_maurice/lab9/lab9.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab9/lab9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'controller_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab9/lab9.sim/sim_1/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab9/lab9.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj controller_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab9/sv/mips_decls_p.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab9/sv/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab9/sv/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab9/sv/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab9/sv/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab9/lab9.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab9/lab9.sim/sim_1/behav/xsim'
"xelab -wto 83d22ed21e0e49e9ab51065abd21d836 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot controller_tb_behav xil_defaultlib.controller_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 83d22ed21e0e49e9ab51065abd21d836 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot controller_tb_behav xil_defaultlib.controller_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2649] an enum variable may only be assigned the same enum typed variable or one of its values [C:/Users/otienom/Documents/ece212_alex_maurice/lab9/sv/testbench.sv:21]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/otienom/Documents/ece212_alex_maurice/lab9/lab9.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/otienom/Documents/ece212_alex_maurice/lab9/lab9.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab9/lab9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'controller_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab9/lab9.sim/sim_1/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab9/lab9.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj controller_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab9/lab9.sim/sim_1/behav/xsim'
"xelab -wto 83d22ed21e0e49e9ab51065abd21d836 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot controller_tb_behav xil_defaultlib.controller_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 83d22ed21e0e49e9ab51065abd21d836 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot controller_tb_behav xil_defaultlib.controller_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2649] an enum variable may only be assigned the same enum typed variable or one of its values [C:/Users/otienom/Documents/ece212_alex_maurice/lab9/sv/testbench.sv:21]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/otienom/Documents/ece212_alex_maurice/lab9/lab9.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/otienom/Documents/ece212_alex_maurice/lab9/lab9.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property top controller [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab9/lab9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'controller_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab9/lab9.sim/sim_1/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab9/lab9.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj controller_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab9/lab9.sim/sim_1/behav/xsim'
"xelab -wto 83d22ed21e0e49e9ab51065abd21d836 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot controller_tb_behav xil_defaultlib.controller_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 83d22ed21e0e49e9ab51065abd21d836 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot controller_tb_behav xil_defaultlib.controller_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2649] an enum variable may only be assigned the same enum typed variable or one of its values [C:/Users/otienom/Documents/ece212_alex_maurice/lab9/sv/testbench.sv:21]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/otienom/Documents/ece212_alex_maurice/lab9/lab9.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/otienom/Documents/ece212_alex_maurice/lab9/lab9.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab9/lab9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'controller_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab9/lab9.sim/sim_1/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab9/lab9.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj controller_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab9/lab9.sim/sim_1/behav/xsim'
"xelab -wto 83d22ed21e0e49e9ab51065abd21d836 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot controller_tb_behav xil_defaultlib.controller_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 83d22ed21e0e49e9ab51065abd21d836 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot controller_tb_behav xil_defaultlib.controller_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2649] an enum variable may only be assigned the same enum typed variable or one of its values [C:/Users/otienom/Documents/ece212_alex_maurice/lab9/sv/testbench.sv:21]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/otienom/Documents/ece212_alex_maurice/lab9/lab9.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/otienom/Documents/ece212_alex_maurice/lab9/lab9.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
file mkdir C:/Users/otienom/Documents/ece212_alex_maurice/lab9/lab9.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/otienom/Documents/ece212_alex_maurice/lab9/lab9.srcs/sim_1/new/controller_tb.sv w ]
add_files -fileset sim_1 C:/Users/otienom/Documents/ece212_alex_maurice/lab9/lab9.srcs/sim_1/new/controller_tb.sv
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files C:/Users/otienom/Documents/ece212_alex_maurice/lab9/sv/testbench.sv] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/otienom/Documents/ece212_alex_maurice/lab9/sv/testbench.sv
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab9/lab9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'controller_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab9/lab9.sim/sim_1/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab9/lab9.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj controller_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab9/lab9.srcs/sim_1/new/controller_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab9/lab9.sim/sim_1/behav/xsim'
"xelab -wto 83d22ed21e0e49e9ab51065abd21d836 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot controller_tb_behav xil_defaultlib.controller_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 83d22ed21e0e49e9ab51065abd21d836 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot controller_tb_behav xil_defaultlib.controller_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2649] an enum variable may only be assigned the same enum typed variable or one of its values [C:/Users/otienom/Documents/ece212_alex_maurice/lab9/lab9.srcs/sim_1/new/controller_tb.sv:21]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/otienom/Documents/ece212_alex_maurice/lab9/lab9.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/otienom/Documents/ece212_alex_maurice/lab9/lab9.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: controller
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1594.094 ; gain = 252.070
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'controller' [C:/Users/otienom/Documents/ece212_alex_maurice/lab9/sv/controller.sv:1]
INFO: [Synth 8-6157] synthesizing module 'maindec' [C:/Users/otienom/Documents/ece212_alex_maurice/lab9/sv/maindec.sv:15]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/otienom/Documents/ece212_alex_maurice/lab9/sv/maindec.sv:104]
INFO: [Synth 8-6155] done synthesizing module 'maindec' (1#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab9/sv/maindec.sv:15]
INFO: [Synth 8-6157] synthesizing module 'aludec' [C:/Users/otienom/Documents/ece212_alex_maurice/lab9/sv/aludec.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'aludec' (2#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab9/sv/aludec.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'controller' (3#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab9/sv/controller.sv:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1671.418 ; gain = 329.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1671.418 ; gain = 329.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1671.418 ; gain = 329.395
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1671.418 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1733.785 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1834.715 ; gain = 492.691
10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1834.715 ; gain = 746.078
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab9/lab9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'controller_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab9/lab9.sim/sim_1/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab9/lab9.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj controller_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab9/lab9.sim/sim_1/behav/xsim'
"xelab -wto 83d22ed21e0e49e9ab51065abd21d836 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot controller_tb_behav xil_defaultlib.controller_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 83d22ed21e0e49e9ab51065abd21d836 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot controller_tb_behav xil_defaultlib.controller_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2649] an enum variable may only be assigned the same enum typed variable or one of its values [C:/Users/otienom/Documents/ece212_alex_maurice/lab9/lab9.srcs/sim_1/new/controller_tb.sv:21]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/otienom/Documents/ece212_alex_maurice/lab9/lab9.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/otienom/Documents/ece212_alex_maurice/lab9/lab9.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec 13 13:57:45 2023...
