{"id": "2601.22476", "categories": ["cs.AR", "cs.AI"], "pdf": "https://arxiv.org/pdf/2601.22476", "abs": "https://arxiv.org/abs/2601.22476", "authors": ["Ruizhe Zhong", "Xingbo Du", "Junchi Yan"], "title": "RulePlanner: All-in-One Reinforcement Learner for Unifying Design Rules in 3D Floorplanning", "comment": null, "summary": "Floorplanning determines the coordinate and shape of each module in Integrated Circuits. With the scaling of technology nodes, in floorplanning stage especially 3D scenarios with multiple stacked layers, it has become increasingly challenging to adhere to complex hardware design rules. Current methods are only capable of handling specific and limited design rules, while violations of other rules require manual and meticulous adjustment. This leads to labor-intensive and time-consuming post-processing for expert engineers. In this paper, we propose an all-in-one deep reinforcement learning-based approach to tackle these challenges, and design novel representations for real-world IC design rules that have not been addressed by previous approaches. Specifically, the processing of various hardware design rules is unified into a single framework with three key components: 1) novel matrix representations to model the design rules, 2) constraints on the action space to filter out invalid actions that cause rule violations, and 3) quantitative analysis of constraint satisfaction as reward signals. Experiments on public benchmarks demonstrate the effectiveness and validity of our approach. Furthermore, transferability is well demonstrated on unseen circuits. Our framework is extensible to accommodate new design rules, thus providing flexibility to address emerging challenges in future chip design. Code will be available at: https://github.com/Thinklab-SJTU/EDA-AI", "AI": {"tldr": "\u63d0\u51fa\u57fa\u4e8e\u6df1\u5ea6\u5f3a\u5316\u5b66\u4e60\u7684\u7edf\u4e00\u6846\u67b6\uff0c\u7528\u4e8e\u5904\u74063D\u82af\u7247\u5e03\u5c40\u4e2d\u7684\u590d\u6742\u8bbe\u8ba1\u89c4\u5219\uff0c\u901a\u8fc7\u77e9\u9635\u8868\u793a\u3001\u52a8\u4f5c\u7a7a\u95f4\u7ea6\u675f\u548c\u5956\u52b1\u4fe1\u53f7\u5b9e\u73b0\u81ea\u52a8\u5316\u5e03\u5c40\u4f18\u5316\u3002", "motivation": "\u968f\u7740\u6280\u672f\u8282\u70b9\u7f29\u5c0f\uff0c3D\u82af\u7247\u5e03\u5c40\u9762\u4e34\u590d\u6742\u8bbe\u8ba1\u89c4\u5219\u6311\u6218\uff0c\u73b0\u6709\u65b9\u6cd5\u53ea\u80fd\u5904\u7406\u6709\u9650\u89c4\u5219\uff0c\u5176\u4ed6\u89c4\u5219\u8fdd\u53cd\u9700\u8981\u4e13\u5bb6\u624b\u52a8\u8c03\u6574\uff0c\u5bfc\u81f4\u540e\u5904\u7406\u5de5\u4f5c\u91cf\u5927\u4e14\u8017\u65f6\u3002", "method": "1) \u8bbe\u8ba1\u65b0\u9896\u7684\u77e9\u9635\u8868\u793a\u6765\u5efa\u6a21\u8bbe\u8ba1\u89c4\u5219\uff1b2) \u5728\u52a8\u4f5c\u7a7a\u95f4\u4e0a\u65bd\u52a0\u7ea6\u675f\u4ee5\u8fc7\u6ee4\u5bfc\u81f4\u89c4\u5219\u8fdd\u53cd\u7684\u65e0\u6548\u52a8\u4f5c\uff1b3) \u5c06\u7ea6\u675f\u6ee1\u8db3\u5ea6\u4f5c\u4e3a\u5956\u52b1\u4fe1\u53f7\u8fdb\u884c\u91cf\u5316\u5206\u6790\u3002", "result": "\u5728\u516c\u5f00\u57fa\u51c6\u6d4b\u8bd5\u4e0a\u9a8c\u8bc1\u4e86\u65b9\u6cd5\u7684\u6709\u6548\u6027\u548c\u6b63\u786e\u6027\uff0c\u540c\u65f6\u5728\u672a\u89c1\u7535\u8def\u4e0a\u5c55\u793a\u4e86\u826f\u597d\u7684\u53ef\u8fc1\u79fb\u6027\u3002", "conclusion": "\u6846\u67b6\u53ef\u6269\u5c55\u4ee5\u5bb9\u7eb3\u65b0\u8bbe\u8ba1\u89c4\u5219\uff0c\u4e3a\u672a\u6765\u82af\u7247\u8bbe\u8ba1\u4e2d\u7684\u65b0\u5174\u6311\u6218\u63d0\u4f9b\u4e86\u7075\u6d3b\u6027\u89e3\u51b3\u65b9\u6848\u3002"}}
{"id": "2601.22862", "categories": ["cs.AR"], "pdf": "https://arxiv.org/pdf/2601.22862", "abs": "https://arxiv.org/abs/2601.22862", "authors": ["Aurora Tom\u00e1s", "Juan Luis Arag\u00f3n", "Joan Manuel Parcerisa", "Antonio Gonz\u00e1lez"], "title": "Design of a GPU with Heterogeneous Cores for Graphics", "comment": null, "summary": "Heterogeneous architectures can deliver higher performance and energy efficiency than symmetric counterparts by using multiple architectures tuned to different types of workloads. While previous works focused on CPUs, this work extends the concept of heterogeneity to GPUs by proposing KHEPRI, a heterogeneous GPU architecture for graphics applications. Scenes in graphics applications showcase diversity, as they consist of many objects with varying levels of complexity. As a result, computational intensity and memory bandwidth requirements differ significantly across different regions of each scene. To address this variability, our proposal includes two types of cores: cores optimized for high ILP (compute-specialized) and cores that tolerate a higher number of simultaneously outstanding cache misses (memory-specialized). A key component of the proposed architecture is a novel work scheduler that dynamically assigns each part of a frame (i.e., a tile) to the most suitable core. Designing this scheduler is particularly challenging, as it must preserve data locality; otherwise, the benefits of heterogeneity may be offset by the penalty of additional cache misses. Additionally, the scheduler requires knowledge of each tile's characteristics before rendering it. For this purpose, KHEPRI leverages frame-to-frame coherence to predict the behavior of each tile based on that of the corresponding tile in the previous frame. Evaluations across a wide range of commercial animated graphics applications show that, compared to a traditional homogeneous GPU, KHEPRI achieves an average performance improvement of 9.2%, a throughput increase (frames per second) of 7.3%, and a total GPU energy reduction of 4.8%. Importantly, these benefits are achieved without any hardware overhead.", "AI": {"tldr": "KHEPRI\u63d0\u51fa\u4e86\u4e00\u79cd\u5f02\u6784GPU\u67b6\u6784\uff0c\u901a\u8fc7\u8ba1\u7b97\u4e13\u7528\u548c\u5185\u5b58\u4e13\u7528\u4e24\u79cd\u6838\u5fc3\u6765\u9002\u5e94\u56fe\u5f62\u5e94\u7528\u4e2d\u4e0d\u540c\u533a\u57df\u7684\u591a\u6837\u6027\u9700\u6c42\uff0c\u914d\u5408\u667a\u80fd\u8c03\u5ea6\u5668\u5b9e\u73b0\u6027\u80fd\u63d0\u5347\u548c\u80fd\u8017\u964d\u4f4e\u3002", "motivation": "\u56fe\u5f62\u5e94\u7528\u4e2d\u7684\u573a\u666f\u5177\u6709\u591a\u6837\u6027\uff0c\u4e0d\u540c\u533a\u57df\u7684\u590d\u6742\u5ea6\u548c\u8ba1\u7b97\u9700\u6c42\u5dee\u5f02\u663e\u8457\u3002\u4f20\u7edf\u540c\u6784GPU\u65e0\u6cd5\u6709\u6548\u9002\u5e94\u8fd9\u79cd\u53d8\u5316\uff0c\u5bfc\u81f4\u8d44\u6e90\u5229\u7528\u6548\u7387\u4f4e\u4e0b\u3002\u5f02\u6784\u67b6\u6784\u5728CPU\u9886\u57df\u5df2\u8bc1\u660e\u6709\u6548\uff0c\u4f46\u5728GPU\u9886\u57df\u5c1a\u672a\u5145\u5206\u63a2\u7d22\u3002", "method": "1. \u8bbe\u8ba1\u5305\u542b\u4e24\u79cd\u6838\u5fc3\u7684\u5f02\u6784GPU\u67b6\u6784\uff1a\u9ad8ILP\u4f18\u5316\u7684\u8ba1\u7b97\u4e13\u7528\u6838\u5fc3\u548c\u5bb9\u5fcd\u66f4\u591a\u7f13\u5b58\u672a\u547d\u4e2d\u7684\u5185\u5b58\u4e13\u7528\u6838\u5fc3\n2. \u5f00\u53d1\u667a\u80fd\u5de5\u4f5c\u8c03\u5ea6\u5668\uff0c\u52a8\u6001\u5c06\u5e27\u7684\u4e0d\u540c\u533a\u57df\uff08tile\uff09\u5206\u914d\u7ed9\u6700\u5408\u9002\u7684\u6838\u5fc3\n3. \u5229\u7528\u5e27\u95f4\u4e00\u81f4\u6027\uff0c\u57fa\u4e8e\u524d\u4e00\u5e27\u5bf9\u5e94tile\u7684\u884c\u4e3a\u9884\u6d4b\u5f53\u524dtile\u7279\u6027", "result": "\u76f8\u6bd4\u4f20\u7edf\u540c\u6784GPU\uff0cKHEPRI\u5b9e\u73b0\u5e73\u5747\u6027\u80fd\u63d0\u53479.2%\uff0c\u5e27\u7387\u63d0\u53477.3%\uff0cGPU\u603b\u80fd\u8017\u964d\u4f4e4.8%\uff0c\u4e14\u65e0\u9700\u989d\u5916\u786c\u4ef6\u5f00\u9500\u3002", "conclusion": "\u5f02\u6784GPU\u67b6\u6784\u80fd\u6709\u6548\u9002\u5e94\u56fe\u5f62\u5e94\u7528\u7684\u573a\u666f\u591a\u6837\u6027\uff0c\u901a\u8fc7\u4e13\u7528\u6838\u5fc3\u548c\u667a\u80fd\u8c03\u5ea6\u5b9e\u73b0\u663e\u8457\u7684\u6027\u80fd\u63d0\u5347\u548c\u80fd\u8017\u964d\u4f4e\uff0c\u8bc1\u660e\u4e86\u5f02\u6784\u8bbe\u8ba1\u5728GPU\u9886\u57df\u7684\u53ef\u884c\u6027\u3002"}}
{"id": "2601.23134", "categories": ["cs.AR", "cs.AI", "cs.LG"], "pdf": "https://arxiv.org/pdf/2601.23134", "abs": "https://arxiv.org/abs/2601.23134", "authors": ["Zheyuan Hu", "Yifei Shi"], "title": "Machine Learning for Energy-Performance-aware Scheduling", "comment": "Zheyuan Hu and Yifei Shi contributed equally to this work", "summary": "In the post-Dennard era, optimizing embedded systems requires navigating complex trade-offs between energy efficiency and latency. Traditional heuristic tuning is often inefficient in such high-dimensional, non-smooth landscapes. In this work, we propose a Bayesian Optimization framework using Gaussian Processes to automate the search for optimal scheduling configurations on heterogeneous multi-core architectures. We explicitly address the multi-objective nature of the problem by approximating the Pareto Frontier between energy and time. Furthermore, by incorporating Sensitivity Analysis (fANOVA) and comparing different covariance kernels (e.g., Mat\u00e9rn vs. RBF), we provide physical interpretability to the black-box model, revealing the dominant hardware parameters driving system performance.", "AI": {"tldr": "\u63d0\u51fa\u57fa\u4e8e\u9ad8\u65af\u8fc7\u7a0b\u7684\u8d1d\u53f6\u65af\u4f18\u5316\u6846\u67b6\uff0c\u7528\u4e8e\u81ea\u52a8\u5316\u641c\u7d22\u5f02\u6784\u591a\u6838\u67b6\u6784\u4e0a\u7684\u6700\u4f18\u8c03\u5ea6\u914d\u7f6e\uff0c\u5e73\u8861\u80fd\u8017\u4e0e\u5ef6\u8fdf\uff0c\u5e76\u901a\u8fc7\u654f\u611f\u6027\u5206\u6790\u63d0\u4f9b\u6a21\u578b\u53ef\u89e3\u91ca\u6027\u3002", "motivation": "\u5728\u540e\u9093\u7eb3\u5fb7\u65f6\u4ee3\uff0c\u5d4c\u5165\u5f0f\u7cfb\u7edf\u4f18\u5316\u9700\u8981\u5728\u80fd\u8017\u6548\u7387\u548c\u5ef6\u8fdf\u4e4b\u95f4\u8fdb\u884c\u590d\u6742\u6743\u8861\u3002\u4f20\u7edf\u542f\u53d1\u5f0f\u8c03\u4f18\u5728\u9ad8\u7ef4\u3001\u975e\u5e73\u6ed1\u7684\u641c\u7d22\u7a7a\u95f4\u4e2d\u6548\u7387\u4f4e\u4e0b\u3002", "method": "\u4f7f\u7528\u9ad8\u65af\u8fc7\u7a0b\u7684\u8d1d\u53f6\u65af\u4f18\u5316\u6846\u67b6\uff0c\u8fd1\u4f3c\u80fd\u8017\u4e0e\u65f6\u95f4\u7684\u5e15\u7d2f\u6258\u524d\u6cbf\uff0c\u7ed3\u5408\u654f\u611f\u6027\u5206\u6790\uff08fANOVA\uff09\u6bd4\u8f83\u4e0d\u540c\u534f\u65b9\u5dee\u6838\u51fd\u6570\uff08\u5982Mat\u00e9rn\u4e0eRBF\uff09\uff0c\u4e3a\u9ed1\u76d2\u6a21\u578b\u63d0\u4f9b\u7269\u7406\u53ef\u89e3\u91ca\u6027\u3002", "result": "\u6846\u67b6\u80fd\u591f\u81ea\u52a8\u5316\u641c\u7d22\u5f02\u6784\u591a\u6838\u67b6\u6784\u7684\u6700\u4f18\u8c03\u5ea6\u914d\u7f6e\uff0c\u63ed\u793a\u9a71\u52a8\u7cfb\u7edf\u6027\u80fd\u7684\u4e3b\u5bfc\u786c\u4ef6\u53c2\u6570\uff0c\u63d0\u4f9b\u6a21\u578b\u53ef\u89e3\u91ca\u6027\u3002", "conclusion": "\u63d0\u51fa\u7684\u8d1d\u53f6\u65af\u4f18\u5316\u6846\u67b6\u80fd\u6709\u6548\u5904\u7406\u5d4c\u5165\u5f0f\u7cfb\u7edf\u4f18\u5316\u4e2d\u7684\u9ad8\u7ef4\u590d\u6742\u6743\u8861\u95ee\u9898\uff0c\u901a\u8fc7\u654f\u611f\u6027\u5206\u6790\u589e\u5f3a\u6a21\u578b\u53ef\u89e3\u91ca\u6027\uff0c\u4f18\u4e8e\u4f20\u7edf\u542f\u53d1\u5f0f\u65b9\u6cd5\u3002"}}
{"id": "2601.23226", "categories": ["cs.AR", "cs.ET"], "pdf": "https://arxiv.org/pdf/2601.23226", "abs": "https://arxiv.org/abs/2601.23226", "authors": ["Gourab Datta", "Sarah Safura Sharif", "Yaser Mike Banad"], "title": "Toward Digital Twins in 3D IC Packaging: A Critical Review of Physics, Data, and Hybrid Architectures", "comment": null, "summary": "Three-dimensional integrated circuit (3D IC) pack-aging and heterogeneous integration have emerged as central pillars of contemporary semiconductor scaling. Yet, the multi-physics coupling inherent to stacked architectures manifesting as thermal hot spots, warpage-induced stresses, and interconnect aging demands monitoring and control capabilities that surpass traditional offline metrology. Although Digital Twin (DT) technology provides a principled route to real-time reliability management, the existing literature remains fragmented and frequently blurs the distinction between static multiphysics simulation workflows and truly dynamic, closed-loop twins. This critical review distinguishes itself by addressing these deficiencies through three specific contributions. First, we clarify the Digital Twin hierarchy to resolve terminological ambiguity between digital models, shadows, and twins. Second, we synthesize three foundational enabling technologies: (1) physics-based modeling, emphasizing the shift from computationally intensive finite-element analysis (FEA) to real-time surrogate models; (2) data-driven paradigms, highlighting virtual metrology (VM) for inferring latent metrics; and (3) in-situ sensing, the nervous system coupling the physical stack to its virtual counterpart. Third, beyond a descriptive survey, we propose a unified hybrid DT architecture that leverages physics-informed machine learning (e.g., PINNs) to reconcile data scarcity with latency constraints. Finally, we outline a standards-aligned roadmap incorporating IEEE 1451 and UCIe protocols to accelerate the transition from passive digital shadows to autonomous, self-optimizing Digital Twins for 3D IC manufacturing and field operation.", "AI": {"tldr": "\u672c\u6587\u5bf93D IC\u6570\u5b57\u5b6a\u751f\u6280\u672f\u8fdb\u884c\u6279\u5224\u6027\u7efc\u8ff0\uff0c\u6f84\u6e05\u672f\u8bed\u6df7\u6dc6\uff0c\u63d0\u51fa\u6df7\u5408\u67b6\u6784\uff0c\u5e76\u5236\u5b9a\u6807\u51c6\u5316\u8def\u7ebf\u56fe", "motivation": "3D IC\u5c01\u88c5\u548c\u5f02\u6784\u96c6\u6210\u9762\u4e34\u70ed\u6591\u3001\u7fd8\u66f2\u5e94\u529b\u3001\u4e92\u8fde\u8001\u5316\u7b49\u591a\u7269\u7406\u573a\u8026\u5408\u95ee\u9898\uff0c\u9700\u8981\u8d85\u8d8a\u4f20\u7edf\u79bb\u7ebf\u8ba1\u91cf\u5b66\u7684\u5b9e\u65f6\u76d1\u63a7\u548c\u63a7\u5236\u80fd\u529b\u3002\u73b0\u6709\u6570\u5b57\u5b6a\u751f\u6587\u732e\u5206\u6563\u4e14\u5e38\u6df7\u6dc6\u9759\u6001\u4eff\u771f\u4e0e\u52a8\u6001\u95ed\u73af\u5b6a\u751f\uff0c\u9700\u8981\u6f84\u6e05\u672f\u8bed\u5e76\u63d0\u4f9b\u7edf\u4e00\u67b6\u6784", "method": "\u901a\u8fc7\u4e09\u4e2a\u5177\u4f53\u8d21\u732e\uff1a1) \u6f84\u6e05\u6570\u5b57\u5b6a\u751f\u5c42\u6b21\u7ed3\u6784\uff0c\u533a\u5206\u6570\u5b57\u6a21\u578b\u3001\u6570\u5b57\u9634\u5f71\u548c\u6570\u5b57\u5b6a\u751f\uff1b2) \u7efc\u5408\u4e09\u5927\u4f7f\u80fd\u6280\u672f\uff1a\u57fa\u4e8e\u7269\u7406\u7684\u5efa\u6a21\uff08\u4eceFEA\u8f6c\u5411\u5b9e\u65f6\u4ee3\u7406\u6a21\u578b\uff09\u3001\u6570\u636e\u9a71\u52a8\u8303\u5f0f\uff08\u865a\u62df\u8ba1\u91cf\u5b66\uff09\u3001\u539f\u4f4d\u4f20\u611f\uff1b3) \u63d0\u51fa\u7edf\u4e00\u6df7\u5408\u6570\u5b57\u5b6a\u751f\u67b6\u6784\uff0c\u5229\u7528\u7269\u7406\u4fe1\u606f\u673a\u5668\u5b66\u4e60\uff08\u5982PINNs\uff09\u89e3\u51b3\u6570\u636e\u7a00\u7f3a\u4e0e\u5ef6\u8fdf\u7ea6\u675f", "result": "\u5efa\u7acb\u4e86\u6e05\u6670\u7684\u6570\u5b57\u5b6a\u751f\u672f\u8bed\u4f53\u7cfb\uff0c\u63d0\u51fa\u4e86\u7ed3\u5408\u7269\u7406\u6a21\u578b\u4e0e\u6570\u636e\u9a71\u52a8\u7684\u6df7\u5408\u67b6\u6784\uff0c\u5236\u5b9a\u4e86\u57fa\u4e8eIEEE 1451\u548cUCIe\u534f\u8bae\u7684\u6807\u51c6\u5316\u8def\u7ebf\u56fe\uff0c\u4e3a\u4ece\u88ab\u52a8\u6570\u5b57\u9634\u5f71\u5411\u81ea\u4e3b\u4f18\u5316\u6570\u5b57\u5b6a\u751f\u8fc7\u6e21\u63d0\u4f9b\u6307\u5bfc", "conclusion": "\u672c\u6587\u901a\u8fc7\u6f84\u6e05\u672f\u8bed\u3001\u7efc\u5408\u4f7f\u80fd\u6280\u672f\u548c\u63d0\u51fa\u7edf\u4e00\u67b6\u6784\uff0c\u4e3a3D IC\u6570\u5b57\u5b6a\u751f\u6280\u672f\u63d0\u4f9b\u4e86\u7cfb\u7edf\u6846\u67b6\uff0c\u6807\u51c6\u5316\u8def\u7ebf\u56fe\u5c06\u52a0\u901f\u4ece\u88ab\u52a8\u76d1\u63a7\u5411\u81ea\u4e3b\u4f18\u5316\u7684\u6570\u5b57\u5b6a\u751f\u7cfb\u7edf\u8fc7\u6e21\uff0c\u5bf93D IC\u5236\u9020\u548c\u73b0\u573a\u8fd0\u7ef4\u5177\u6709\u91cd\u8981\u610f\u4e49"}}
