{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1705680779177 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705680779178 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 19 17:12:58 2024 " "Processing started: Fri Jan 19 17:12:58 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705680779178 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705680779178 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Cyclone_10_generator -c Cyclone_10_generator " "Command: quartus_map --read_settings_files=on --write_settings_files=off Cyclone_10_generator -c Cyclone_10_generator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705680779178 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1705680779750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/serdes_logics.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/serdes_logics.sv" { { "Info" "ISGN_ENTITY_NAME" "1 serdes_logic " "Found entity 1: serdes_logic" {  } { { "rtl/serdes_logics.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/serdes_logics.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705680793074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705680793074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/stp/stp/synthesis/stp.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/stp/stp/synthesis/stp.v" { { "Info" "ISGN_ENTITY_NAME" "1 stp " "Found entity 1: stp" {  } { { "rtl/stp/stp/synthesis/stp.v" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/stp/stp/synthesis/stp.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705680793076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705680793076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/lvds/lvds_tx/lvds_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/lvds/lvds_tx/lvds_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 lvds_tx " "Found entity 1: lvds_tx" {  } { { "rtl/lvds/lvds_tx/lvds_tx.v" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/lvds/lvds_tx/lvds_tx.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705680793079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705680793079 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "main.sv(84) " "Verilog HDL syntax warning at main.sv(84): extra block comment delimiter characters /* within block comment" {  } { { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 84 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1705680793080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/main.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705680793081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705680793081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/lvds/pll/lvds_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/lvds/pll/lvds_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 lvds_pll " "Found entity 1: lvds_pll" {  } { { "rtl/lvds/pll/lvds_pll.v" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/lvds/pll/lvds_pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705680793083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705680793083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/lvds/lvds_rx/lvds_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/lvds/lvds_rx/lvds_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 lvds_rx " "Found entity 1: lvds_rx" {  } { { "rtl/lvds/lvds_rx/lvds_rx.v" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/lvds/lvds_rx/lvds_rx.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705680793086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705680793086 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1705680793551 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_tx main.sv(21) " "Output port \"o_tx\" at main.sv(21) has no driver" {  } { { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705680793551 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_csn0 main.sv(12) " "Output port \"o_csn0\" at main.sv(12) has no driver" {  } { { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705680793551 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_clk main.sv(13) " "Output port \"o_clk\" at main.sv(13) has no driver" {  } { { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705680793551 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_clkn main.sv(14) " "Output port \"o_clkn\" at main.sv(14) has no driver" {  } { { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705680793551 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_resetn main.sv(17) " "Output port \"o_resetn\" at main.sv(17) has no driver" {  } { { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705680793551 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_csn1 main.sv(18) " "Output port \"o_csn1\" at main.sv(18) has no driver" {  } { { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705680793551 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serdes_logic serdes_logic:serdes_inst " "Elaborating entity \"serdes_logic\" for hierarchy \"serdes_logic:serdes_inst\"" {  } { { "rtl/main.sv" "serdes_inst" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705680793552 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "error_i serdes_logics.sv(98) " "Verilog HDL or VHDL warning at serdes_logics.sv(98): object \"error_i\" assigned a value but never read" {  } { { "rtl/serdes_logics.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/serdes_logics.sv" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1705680793553 "|main|serdes_logic:serdes_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 serdes_logics.sv(166) " "Verilog HDL assignment warning at serdes_logics.sv(166): truncated value with size 32 to match size of target (10)" {  } { { "rtl/serdes_logics.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/serdes_logics.sv" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705680793553 "|main|serdes_logic:serdes_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lvds_tx serdes_logic:serdes_inst\|lvds_tx:lvds_tx_inst " "Elaborating entity \"lvds_tx\" for hierarchy \"serdes_logic:serdes_inst\|lvds_tx:lvds_tx_inst\"" {  } { { "rtl/serdes_logics.sv" "lvds_tx_inst" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/serdes_logics.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705680793558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altlvds_tx serdes_logic:serdes_inst\|lvds_tx:lvds_tx_inst\|altlvds_tx:ALTLVDS_TX_component " "Elaborating entity \"altlvds_tx\" for hierarchy \"serdes_logic:serdes_inst\|lvds_tx:lvds_tx_inst\|altlvds_tx:ALTLVDS_TX_component\"" {  } { { "rtl/lvds/lvds_tx/lvds_tx.v" "ALTLVDS_TX_component" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/lvds/lvds_tx/lvds_tx.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705680793639 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "serdes_logic:serdes_inst\|lvds_tx:lvds_tx_inst\|altlvds_tx:ALTLVDS_TX_component " "Elaborated megafunction instantiation \"serdes_logic:serdes_inst\|lvds_tx:lvds_tx_inst\|altlvds_tx:ALTLVDS_TX_component\"" {  } { { "rtl/lvds/lvds_tx/lvds_tx.v" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/lvds/lvds_tx/lvds_tx.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705680793655 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "serdes_logic:serdes_inst\|lvds_tx:lvds_tx_inst\|altlvds_tx:ALTLVDS_TX_component " "Instantiated megafunction \"serdes_logic:serdes_inst\|lvds_tx:lvds_tx_inst\|altlvds_tx:ALTLVDS_TX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "center_align_msb UNUSED " "Parameter \"center_align_msb\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "common_rx_tx_pll ON " "Parameter \"common_rx_tx_pll\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coreclock_divide_by 2 " "Parameter \"coreclock_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "data_rate 250.0 Mbps " "Parameter \"data_rate\" = \"250.0 Mbps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "deserialization_factor 10 " "Parameter \"deserialization_factor\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "differential_drive 0 " "Parameter \"differential_drive\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_clock_pin_mode UNUSED " "Parameter \"enable_clock_pin_mode\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les ON " "Parameter \"implement_in_les\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_boost 0 " "Parameter \"inclock_boost\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_data_alignment EDGE_ALIGNED " "Parameter \"inclock_data_alignment\" = \"EDGE_ALIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_period 20000 " "Parameter \"inclock_period\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_phase_shift 0 " "Parameter \"inclock_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=lvds_tx " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=lvds_tx\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altlvds_tx " "Parameter \"lpm_type\" = \"altlvds_tx\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multi_clock OFF " "Parameter \"multi_clock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_channels 1 " "Parameter \"number_of_channels\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_alignment EDGE_ALIGNED " "Parameter \"outclock_alignment\" = \"EDGE_ALIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_divide_by 1 " "Parameter \"outclock_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_duty_cycle 50 " "Parameter \"outclock_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_multiply_by 1 " "Parameter \"outclock_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_phase_shift 0 " "Parameter \"outclock_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_resource AUTO " "Parameter \"outclock_resource\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_data_rate 250 " "Parameter \"output_data_rate\" = \"250\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_compensation_mode AUTO " "Parameter \"pll_compensation_mode\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_self_reset_on_loss_lock OFF " "Parameter \"pll_self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preemphasis_setting 0 " "Parameter \"preemphasis_setting\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "refclk_frequency UNUSED " "Parameter \"refclk_frequency\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "registered_input OFF " "Parameter \"registered_input\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_external_pll OFF " "Parameter \"use_external_pll\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_no_phase_shift ON " "Parameter \"use_no_phase_shift\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "vod_setting 0 " "Parameter \"vod_setting\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk_src_is_pll off " "Parameter \"clk_src_is_pll\" = \"off\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793655 ""}  } { { "rtl/lvds/lvds_tx/lvds_tx.v" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/lvds/lvds_tx/lvds_tx.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705680793655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lvds_tx_lvds_tx1.v 6 6 " "Found 6 design units, including 6 entities, in source file db/lvds_tx_lvds_tx1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lvds_tx_lvds_tx1_lvds_tx_ddio_out " "Found entity 1: lvds_tx_lvds_tx1_lvds_tx_ddio_out" {  } { { "db/lvds_tx_lvds_tx1.v" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/lvds_tx_lvds_tx1.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705680793693 ""} { "Info" "ISGN_ENTITY_NAME" "2 lvds_tx_lvds_tx1_lvds_tx_cmpr " "Found entity 2: lvds_tx_lvds_tx1_lvds_tx_cmpr" {  } { { "db/lvds_tx_lvds_tx1.v" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/lvds_tx_lvds_tx1.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705680793693 ""} { "Info" "ISGN_ENTITY_NAME" "3 lvds_tx_lvds_tx1_lvds_tx_cmpr1 " "Found entity 3: lvds_tx_lvds_tx1_lvds_tx_cmpr1" {  } { { "db/lvds_tx_lvds_tx1.v" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/lvds_tx_lvds_tx1.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705680793693 ""} { "Info" "ISGN_ENTITY_NAME" "4 lvds_tx_lvds_tx1_lvds_tx_cntr " "Found entity 4: lvds_tx_lvds_tx1_lvds_tx_cntr" {  } { { "db/lvds_tx_lvds_tx1.v" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/lvds_tx_lvds_tx1.v" 169 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705680793693 ""} { "Info" "ISGN_ENTITY_NAME" "5 lvds_tx_lvds_tx1_lvds_tx_shift_reg " "Found entity 5: lvds_tx_lvds_tx1_lvds_tx_shift_reg" {  } { { "db/lvds_tx_lvds_tx1.v" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/lvds_tx_lvds_tx1.v" 322 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705680793693 ""} { "Info" "ISGN_ENTITY_NAME" "6 lvds_tx_lvds_tx1 " "Found entity 6: lvds_tx_lvds_tx1" {  } { { "db/lvds_tx_lvds_tx1.v" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/lvds_tx_lvds_tx1.v" 365 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705680793693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705680793693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lvds_tx_lvds_tx1 serdes_logic:serdes_inst\|lvds_tx:lvds_tx_inst\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_lvds_tx1:auto_generated " "Elaborating entity \"lvds_tx_lvds_tx1\" for hierarchy \"serdes_logic:serdes_inst\|lvds_tx:lvds_tx_inst\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_lvds_tx1:auto_generated\"" {  } { { "altlvds_tx.tdf" "auto_generated" { Text "c:/intelfpga/22.1std/quartus/libraries/megafunctions/altlvds_tx.tdf" 263 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705680793694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lvds_tx_lvds_tx1_lvds_tx_ddio_out serdes_logic:serdes_inst\|lvds_tx:lvds_tx_inst\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_lvds_tx1:auto_generated\|lvds_tx_lvds_tx1_lvds_tx_ddio_out:ddio_out " "Elaborating entity \"lvds_tx_lvds_tx1_lvds_tx_ddio_out\" for hierarchy \"serdes_logic:serdes_inst\|lvds_tx:lvds_tx_inst\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_lvds_tx1:auto_generated\|lvds_tx_lvds_tx1_lvds_tx_ddio_out:ddio_out\"" {  } { { "db/lvds_tx_lvds_tx1.v" "ddio_out" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/lvds_tx_lvds_tx1.v" 404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705680793702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lvds_tx_lvds_tx1_lvds_tx_cmpr serdes_logic:serdes_inst\|lvds_tx:lvds_tx_inst\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_lvds_tx1:auto_generated\|lvds_tx_lvds_tx1_lvds_tx_cmpr:cmpr10 " "Elaborating entity \"lvds_tx_lvds_tx1_lvds_tx_cmpr\" for hierarchy \"serdes_logic:serdes_inst\|lvds_tx:lvds_tx_inst\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_lvds_tx1:auto_generated\|lvds_tx_lvds_tx1_lvds_tx_cmpr:cmpr10\"" {  } { { "db/lvds_tx_lvds_tx1.v" "cmpr10" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/lvds_tx_lvds_tx1.v" 457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705680793709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lvds_tx_lvds_tx1_lvds_tx_cntr serdes_logic:serdes_inst\|lvds_tx:lvds_tx_inst\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_lvds_tx1:auto_generated\|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2 " "Elaborating entity \"lvds_tx_lvds_tx1_lvds_tx_cntr\" for hierarchy \"serdes_logic:serdes_inst\|lvds_tx:lvds_tx_inst\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_lvds_tx1:auto_generated\|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2\"" {  } { { "db/lvds_tx_lvds_tx1.v" "cntr2" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/lvds_tx_lvds_tx1.v" 467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705680793719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lvds_tx_lvds_tx1_lvds_tx_cmpr1 serdes_logic:serdes_inst\|lvds_tx:lvds_tx_inst\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_lvds_tx1:auto_generated\|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2\|lvds_tx_lvds_tx1_lvds_tx_cmpr1:cmpr14 " "Elaborating entity \"lvds_tx_lvds_tx1_lvds_tx_cmpr1\" for hierarchy \"serdes_logic:serdes_inst\|lvds_tx:lvds_tx_inst\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_lvds_tx1:auto_generated\|lvds_tx_lvds_tx1_lvds_tx_cntr:cntr2\|lvds_tx_lvds_tx1_lvds_tx_cmpr1:cmpr14\"" {  } { { "db/lvds_tx_lvds_tx1.v" "cmpr14" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/lvds_tx_lvds_tx1.v" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705680793726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lvds_tx_lvds_tx1_lvds_tx_shift_reg serdes_logic:serdes_inst\|lvds_tx:lvds_tx_inst\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_lvds_tx1:auto_generated\|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg12 " "Elaborating entity \"lvds_tx_lvds_tx1_lvds_tx_shift_reg\" for hierarchy \"serdes_logic:serdes_inst\|lvds_tx:lvds_tx_inst\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_lvds_tx1:auto_generated\|lvds_tx_lvds_tx1_lvds_tx_shift_reg:shift_reg12\"" {  } { { "db/lvds_tx_lvds_tx1.v" "shift_reg12" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/lvds_tx_lvds_tx1.v" 474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705680793732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lvds_rx serdes_logic:serdes_inst\|lvds_rx:lvds_rx_inst " "Elaborating entity \"lvds_rx\" for hierarchy \"serdes_logic:serdes_inst\|lvds_rx:lvds_rx_inst\"" {  } { { "rtl/serdes_logics.sv" "lvds_rx_inst" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/serdes_logics.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705680793744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altlvds_rx serdes_logic:serdes_inst\|lvds_rx:lvds_rx_inst\|altlvds_rx:ALTLVDS_RX_component " "Elaborating entity \"altlvds_rx\" for hierarchy \"serdes_logic:serdes_inst\|lvds_rx:lvds_rx_inst\|altlvds_rx:ALTLVDS_RX_component\"" {  } { { "rtl/lvds/lvds_rx/lvds_rx.v" "ALTLVDS_RX_component" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/lvds/lvds_rx/lvds_rx.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705680793790 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "serdes_logic:serdes_inst\|lvds_rx:lvds_rx_inst\|altlvds_rx:ALTLVDS_RX_component " "Elaborated megafunction instantiation \"serdes_logic:serdes_inst\|lvds_rx:lvds_rx_inst\|altlvds_rx:ALTLVDS_RX_component\"" {  } { { "rtl/lvds/lvds_rx/lvds_rx.v" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/lvds/lvds_rx/lvds_rx.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705680793808 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "serdes_logic:serdes_inst\|lvds_rx:lvds_rx_inst\|altlvds_rx:ALTLVDS_RX_component " "Instantiated megafunction \"serdes_logic:serdes_inst\|lvds_rx:lvds_rx_inst\|altlvds_rx:ALTLVDS_RX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "buffer_implementation RAM " "Parameter \"buffer_implementation\" = \"RAM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "cds_mode UNUSED " "Parameter \"cds_mode\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "common_rx_tx_pll ON " "Parameter \"common_rx_tx_pll\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "data_align_rollover 4 " "Parameter \"data_align_rollover\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "data_rate 250.0 Mbps " "Parameter \"data_rate\" = \"250.0 Mbps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "deserialization_factor 10 " "Parameter \"deserialization_factor\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpa_initial_phase_value 0 " "Parameter \"dpa_initial_phase_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpll_lock_count 0 " "Parameter \"dpll_lock_count\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpll_lock_window 0 " "Parameter \"dpll_lock_window\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_clock_pin_mode UNUSED " "Parameter \"enable_clock_pin_mode\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_align_to_rising_edge_only OFF " "Parameter \"enable_dpa_align_to_rising_edge_only\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_calibration ON " "Parameter \"enable_dpa_calibration\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_fifo UNUSED " "Parameter \"enable_dpa_fifo\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_initial_phase_selection OFF " "Parameter \"enable_dpa_initial_phase_selection\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_mode OFF " "Parameter \"enable_dpa_mode\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_pll_calibration OFF " "Parameter \"enable_dpa_pll_calibration\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_soft_cdr_mode OFF " "Parameter \"enable_soft_cdr_mode\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les ON " "Parameter \"implement_in_les\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_boost 0 " "Parameter \"inclock_boost\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_data_alignment EDGE_ALIGNED " "Parameter \"inclock_data_alignment\" = \"EDGE_ALIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_period 20000 " "Parameter \"inclock_period\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_phase_shift 0 " "Parameter \"inclock_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_data_rate 250 " "Parameter \"input_data_rate\" = \"250\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lose_lock_on_one_change UNUSED " "Parameter \"lose_lock_on_one_change\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=lvds_rx " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=lvds_rx\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altlvds_rx " "Parameter \"lpm_type\" = \"altlvds_rx\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lvds_rx_reg_setting ON " "Parameter \"lvds_rx_reg_setting\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_channels 1 " "Parameter \"number_of_channels\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_resource AUTO " "Parameter \"outclock_resource\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_operation_mode UNUSED " "Parameter \"pll_operation_mode\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_self_reset_on_loss_lock OFF " "Parameter \"pll_self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_rx_channel_data_align PORT_UNUSED " "Parameter \"port_rx_channel_data_align\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_rx_data_align PORT_USED " "Parameter \"port_rx_data_align\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "refclk_frequency UNUSED " "Parameter \"refclk_frequency\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "registered_data_align_input UNUSED " "Parameter \"registered_data_align_input\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "registered_output ON " "Parameter \"registered_output\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reset_fifo_at_first_lock UNUSED " "Parameter \"reset_fifo_at_first_lock\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rx_align_data_reg UNUSED " "Parameter \"rx_align_data_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_dpa_is_negative_ppm_drift OFF " "Parameter \"sim_dpa_is_negative_ppm_drift\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_dpa_net_ppm_variation 0 " "Parameter \"sim_dpa_net_ppm_variation\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_dpa_output_clock_phase_shift 0 " "Parameter \"sim_dpa_output_clock_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_coreclock_input OFF " "Parameter \"use_coreclock_input\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_dpll_rawperror OFF " "Parameter \"use_dpll_rawperror\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_external_pll OFF " "Parameter \"use_external_pll\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_no_phase_shift ON " "Parameter \"use_no_phase_shift\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "x_on_bitslip ON " "Parameter \"x_on_bitslip\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk_src_is_pll off " "Parameter \"clk_src_is_pll\" = \"off\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680793808 ""}  } { { "rtl/lvds/lvds_rx/lvds_rx.v" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/lvds/lvds_rx/lvds_rx.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705680793808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lvds_rx_lvds_rx1.v 6 6 " "Found 6 design units, including 6 entities, in source file db/lvds_rx_lvds_rx1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lvds_rx_lvds_rx1_lvds_rx_lvds_ddio_in " "Found entity 1: lvds_rx_lvds_rx1_lvds_rx_lvds_ddio_in" {  } { { "db/lvds_rx_lvds_rx1.v" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/lvds_rx_lvds_rx1.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705680793847 ""} { "Info" "ISGN_ENTITY_NAME" "2 lvds_rx_lvds_rx1_lvds_rx_dffpipe " "Found entity 2: lvds_rx_lvds_rx1_lvds_rx_dffpipe" {  } { { "db/lvds_rx_lvds_rx1.v" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/lvds_rx_lvds_rx1.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705680793847 ""} { "Info" "ISGN_ENTITY_NAME" "3 lvds_rx_lvds_rx1_lvds_rx_cmpr " "Found entity 3: lvds_rx_lvds_rx1_lvds_rx_cmpr" {  } { { "db/lvds_rx_lvds_rx1.v" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/lvds_rx_lvds_rx1.v" 157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705680793847 ""} { "Info" "ISGN_ENTITY_NAME" "4 lvds_rx_lvds_rx1_lvds_rx_cntr " "Found entity 4: lvds_rx_lvds_rx1_lvds_rx_cntr" {  } { { "db/lvds_rx_lvds_rx1.v" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/lvds_rx_lvds_rx1.v" 191 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705680793847 ""} { "Info" "ISGN_ENTITY_NAME" "5 lvds_rx_lvds_rx1_lvds_rx_mux " "Found entity 5: lvds_rx_lvds_rx1_lvds_rx_mux" {  } { { "db/lvds_rx_lvds_rx1.v" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/lvds_rx_lvds_rx1.v" 367 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705680793847 ""} { "Info" "ISGN_ENTITY_NAME" "6 lvds_rx_lvds_rx1 " "Found entity 6: lvds_rx_lvds_rx1" {  } { { "db/lvds_rx_lvds_rx1.v" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/lvds_rx_lvds_rx1.v" 422 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705680793847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705680793847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lvds_rx_lvds_rx1 serdes_logic:serdes_inst\|lvds_rx:lvds_rx_inst\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_lvds_rx1:auto_generated " "Elaborating entity \"lvds_rx_lvds_rx1\" for hierarchy \"serdes_logic:serdes_inst\|lvds_rx:lvds_rx_inst\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_lvds_rx1:auto_generated\"" {  } { { "altlvds_rx.tdf" "auto_generated" { Text "c:/intelfpga/22.1std/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705680793849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lvds_rx_lvds_rx1_lvds_rx_lvds_ddio_in serdes_logic:serdes_inst\|lvds_rx:lvds_rx_inst\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_lvds_rx1:auto_generated\|lvds_rx_lvds_rx1_lvds_rx_lvds_ddio_in:ddio_in " "Elaborating entity \"lvds_rx_lvds_rx1_lvds_rx_lvds_ddio_in\" for hierarchy \"serdes_logic:serdes_inst\|lvds_rx:lvds_rx_inst\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_lvds_rx1:auto_generated\|lvds_rx_lvds_rx1_lvds_rx_lvds_ddio_in:ddio_in\"" {  } { { "db/lvds_rx_lvds_rx1.v" "ddio_in" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/lvds_rx_lvds_rx1.v" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705680793858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lvds_rx_lvds_rx1_lvds_rx_dffpipe serdes_logic:serdes_inst\|lvds_rx:lvds_rx_inst\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_lvds_rx1:auto_generated\|lvds_rx_lvds_rx1_lvds_rx_dffpipe:h_dffpipe " "Elaborating entity \"lvds_rx_lvds_rx1_lvds_rx_dffpipe\" for hierarchy \"serdes_logic:serdes_inst\|lvds_rx:lvds_rx_inst\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_lvds_rx1:auto_generated\|lvds_rx_lvds_rx1_lvds_rx_dffpipe:h_dffpipe\"" {  } { { "db/lvds_rx_lvds_rx1.v" "h_dffpipe" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/lvds_rx_lvds_rx1.v" 535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705680793865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lvds_rx_lvds_rx1_lvds_rx_cntr serdes_logic:serdes_inst\|lvds_rx:lvds_rx_inst\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_lvds_rx1:auto_generated\|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr " "Elaborating entity \"lvds_rx_lvds_rx1_lvds_rx_cntr\" for hierarchy \"serdes_logic:serdes_inst\|lvds_rx:lvds_rx_inst\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_lvds_rx1:auto_generated\|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr\"" {  } { { "db/lvds_rx_lvds_rx1.v" "bitslip_cntr" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/lvds_rx_lvds_rx1.v" 545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705680793871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lvds_rx_lvds_rx1_lvds_rx_cmpr serdes_logic:serdes_inst\|lvds_rx:lvds_rx_inst\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_lvds_rx1:auto_generated\|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr\|lvds_rx_lvds_rx1_lvds_rx_cmpr:cmpr9 " "Elaborating entity \"lvds_rx_lvds_rx1_lvds_rx_cmpr\" for hierarchy \"serdes_logic:serdes_inst\|lvds_rx:lvds_rx_inst\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_lvds_rx1:auto_generated\|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr\|lvds_rx_lvds_rx1_lvds_rx_cmpr:cmpr9\"" {  } { { "db/lvds_rx_lvds_rx1.v" "cmpr9" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/lvds_rx_lvds_rx1.v" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705680793879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lvds_rx_lvds_rx1_lvds_rx_mux serdes_logic:serdes_inst\|lvds_rx:lvds_rx_inst\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_lvds_rx1:auto_generated\|lvds_rx_lvds_rx1_lvds_rx_mux:h_mux5a " "Elaborating entity \"lvds_rx_lvds_rx1_lvds_rx_mux\" for hierarchy \"serdes_logic:serdes_inst\|lvds_rx:lvds_rx_inst\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_lvds_rx1:auto_generated\|lvds_rx_lvds_rx1_lvds_rx_mux:h_mux5a\"" {  } { { "db/lvds_rx_lvds_rx1.v" "h_mux5a" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/lvds_rx_lvds_rx1.v" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705680793884 ""}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_ONE" "" "1 design partition requires Analysis and Synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_FILE_CHANGE" "Top " "Partition \"Top\" requires synthesis because there were changes to its dependent source files" {  } {  } 0 12211 "Partition \"%1!s!\" requires synthesis because there were changes to its dependent source files" 0 0 "Design Software" 0 -1 1705680793936 ""}  } {  } 0 12205 "1 design partition requires Analysis and Synthesis" 0 0 "Analysis & Synthesis" 0 -1 1705680793936 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_ZERO" "" "No design partitions will skip synthesis in the current incremental compilation" {  } {  } 0 12209 "No design partitions will skip synthesis in the current incremental compilation" 0 0 "Analysis & Synthesis" 0 -1 1705680793937 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "serdes_logic:serdes_inst\|tx_data_last1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"serdes_logic:serdes_inst\|tx_data_last1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1705680794119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1705680794119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 10 " "Parameter WIDTH set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1705680794119 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1705680794119 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1705680794119 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "serdes_logic:serdes_inst\|altshift_taps:tx_data_last1_rtl_0 " "Elaborated megafunction instantiation \"serdes_logic:serdes_inst\|altshift_taps:tx_data_last1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705680794215 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "serdes_logic:serdes_inst\|altshift_taps:tx_data_last1_rtl_0 " "Instantiated megafunction \"serdes_logic:serdes_inst\|altshift_taps:tx_data_last1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680794215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680794215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 10 " "Parameter \"WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705680794215 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705680794215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_2km.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_2km.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_2km " "Found entity 1: shift_taps_2km" {  } { { "db/shift_taps_2km.tdf" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/shift_taps_2km.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705680794252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705680794252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_91b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_91b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_91b1 " "Found entity 1: altsyncram_91b1" {  } { { "db/altsyncram_91b1.tdf" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/altsyncram_91b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705680794293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705680794293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tof.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tof.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tof " "Found entity 1: cntr_tof" {  } { { "db/cntr_tof.tdf" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/cntr_tof.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705680794332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705680794332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_k8h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_k8h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_k8h " "Found entity 1: cntr_k8h" {  } { { "db/cntr_k8h.tdf" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/cntr_k8h.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705680794371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705680794371 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Analysis & Synthesis" 0 -1 1705680794566 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "io_dq\[0\] " "bidirectional pin \"io_dq\[0\]\" has no driver" {  } { { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1705680794569 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "io_dq\[1\] " "bidirectional pin \"io_dq\[1\]\" has no driver" {  } { { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1705680794569 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "io_dq\[2\] " "bidirectional pin \"io_dq\[2\]\" has no driver" {  } { { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1705680794569 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "io_dq\[3\] " "bidirectional pin \"io_dq\[3\]\" has no driver" {  } { { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1705680794569 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "io_dq\[4\] " "bidirectional pin \"io_dq\[4\]\" has no driver" {  } { { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1705680794569 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "io_dq\[5\] " "bidirectional pin \"io_dq\[5\]\" has no driver" {  } { { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1705680794569 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "io_dq\[6\] " "bidirectional pin \"io_dq\[6\]\" has no driver" {  } { { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1705680794569 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "io_dq\[7\] " "bidirectional pin \"io_dq\[7\]\" has no driver" {  } { { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1705680794569 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "io_rwds " "bidirectional pin \"io_rwds\" has no driver" {  } { { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1705680794569 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1705680794569 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/shift_taps_2km.tdf" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/db/shift_taps_2km.tdf" 39 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1705680794571 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1705680794571 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_csn0 GND " "Pin \"o_csn0\" is stuck at GND" {  } { { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705680794610 "|main|o_csn0"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_clk GND " "Pin \"o_clk\" is stuck at GND" {  } { { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705680794610 "|main|o_clk"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_clkn GND " "Pin \"o_clkn\" is stuck at GND" {  } { { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705680794610 "|main|o_clkn"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_resetn GND " "Pin \"o_resetn\" is stuck at GND" {  } { { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705680794610 "|main|o_resetn"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_csn1 GND " "Pin \"o_csn1\" is stuck at GND" {  } { { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705680794610 "|main|o_csn1"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_tx\[0\] GND " "Pin \"o_tx\[0\]\" is stuck at GND" {  } { { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705680794610 "|main|o_tx[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_tx\[1\] GND " "Pin \"o_tx\[1\]\" is stuck at GND" {  } { { "rtl/main.sv" "" { Text "C:/Users/admin/Documents/FPGA/Cyclone_10_generator/rtl/main.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705680794610 "|main|o_tx[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1705680794610 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1705680794676 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1705680795330 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "220 " "Implemented 220 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1705680795340 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1705680795340 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "9 " "Implemented 9 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1705680795340 ""} { "Info" "ICUT_CUT_TM_LCELLS" "180 " "Implemented 180 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1705680795340 ""} { "Info" "ICUT_CUT_TM_RAMS" "10 " "Implemented 10 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1705680795340 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1705680795340 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1705680795340 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "sld_signaltap 34 " "Ignored 34 assignments for entity \"sld_signaltap\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1705680795357 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "stp 19 " "Ignored 19 assignments for entity \"stp\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1705680795357 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4791 " "Peak virtual memory: 4791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705680795678 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 19 17:13:15 2024 " "Processing ended: Fri Jan 19 17:13:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705680795678 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705680795678 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705680795678 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1705680795678 ""}
