\doxysection{SPI\+\_\+\+Init\+Type\+Def Struct Reference}
\label{struct_s_p_i___init_type_def}\index{SPI\_InitTypeDef@{SPI\_InitTypeDef}}


SPI Configuration Structure definition.  




{\ttfamily \#include $<$stm32g0xx\+\_\+hal\+\_\+spi.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \textbf{ Mode}
\item 
uint32\+\_\+t \textbf{ Direction}
\item 
uint32\+\_\+t \textbf{ Data\+Size}
\item 
uint32\+\_\+t \textbf{ CLKPolarity}
\item 
uint32\+\_\+t \textbf{ CLKPhase}
\item 
uint32\+\_\+t \textbf{ NSS}
\item 
uint32\+\_\+t \textbf{ Baud\+Rate\+Prescaler}
\item 
uint32\+\_\+t \textbf{ First\+Bit}
\item 
uint32\+\_\+t \textbf{ TIMode}
\item 
uint32\+\_\+t \textbf{ CRCCalculation}
\item 
uint32\+\_\+t \textbf{ CRCPolynomial}
\item 
uint32\+\_\+t \textbf{ CRCLength}
\item 
uint32\+\_\+t \textbf{ NSSPMode}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
SPI Configuration Structure definition. 

\doxysubsection{Field Documentation}
\label{struct_s_p_i___init_type_def_a2fa72ad4f27606fffa2ec9456bcb0a56} 
\index{SPI\_InitTypeDef@{SPI\_InitTypeDef}!BaudRatePrescaler@{BaudRatePrescaler}}
\index{BaudRatePrescaler@{BaudRatePrescaler}!SPI\_InitTypeDef@{SPI\_InitTypeDef}}
\doxysubsubsection{BaudRatePrescaler}
{\footnotesize\ttfamily uint32\+\_\+t Baud\+Rate\+Prescaler}

Specifies the Baud Rate prescaler value which will be used to configure the transmit and receive SCK clock. This parameter can be a value of \doxyref{SPI Baud\+Rate Prescaler}{p.}{group___s_p_i___baud_rate___prescaler} \begin{DoxyNote}{Note}
The communication clock is derived from the master clock. The slave clock does not need to be set. 
\end{DoxyNote}
\label{struct_s_p_i___init_type_def_aba7183911cbc41063270dab182de768f} 
\index{SPI\_InitTypeDef@{SPI\_InitTypeDef}!CLKPhase@{CLKPhase}}
\index{CLKPhase@{CLKPhase}!SPI\_InitTypeDef@{SPI\_InitTypeDef}}
\doxysubsubsection{CLKPhase}
{\footnotesize\ttfamily uint32\+\_\+t CLKPhase}

Specifies the clock active edge for the bit capture. This parameter can be a value of \doxyref{SPI Clock Phase}{p.}{group___s_p_i___clock___phase} \label{struct_s_p_i___init_type_def_a83f278c9d173d3cd021644692bf3c435} 
\index{SPI\_InitTypeDef@{SPI\_InitTypeDef}!CLKPolarity@{CLKPolarity}}
\index{CLKPolarity@{CLKPolarity}!SPI\_InitTypeDef@{SPI\_InitTypeDef}}
\doxysubsubsection{CLKPolarity}
{\footnotesize\ttfamily uint32\+\_\+t CLKPolarity}

Specifies the serial clock steady state. This parameter can be a value of \doxyref{SPI Clock Polarity}{p.}{group___s_p_i___clock___polarity} \label{struct_s_p_i___init_type_def_a9d334a47c34b01cbfa55ff66cfc1e0ce} 
\index{SPI\_InitTypeDef@{SPI\_InitTypeDef}!CRCCalculation@{CRCCalculation}}
\index{CRCCalculation@{CRCCalculation}!SPI\_InitTypeDef@{SPI\_InitTypeDef}}
\doxysubsubsection{CRCCalculation}
{\footnotesize\ttfamily uint32\+\_\+t CRCCalculation}

Specifies if the CRC calculation is enabled or not. This parameter can be a value of \doxyref{SPI CRC Calculation}{p.}{group___s_p_i___c_r_c___calculation} \label{struct_s_p_i___init_type_def_aba709d1ebebac9b3385fb61d6eeb79a2} 
\index{SPI\_InitTypeDef@{SPI\_InitTypeDef}!CRCLength@{CRCLength}}
\index{CRCLength@{CRCLength}!SPI\_InitTypeDef@{SPI\_InitTypeDef}}
\doxysubsubsection{CRCLength}
{\footnotesize\ttfamily uint32\+\_\+t CRCLength}

Specifies the CRC Length used for the CRC calculation. CRC Length is only used with Data8 and Data16, not other data size This parameter can be a value of \doxyref{SPI CRC Length}{p.}{group___s_p_i___c_r_c__length} \label{struct_s_p_i___init_type_def_a48aef59cfd7bf0262b1ad993fef2fc7b} 
\index{SPI\_InitTypeDef@{SPI\_InitTypeDef}!CRCPolynomial@{CRCPolynomial}}
\index{CRCPolynomial@{CRCPolynomial}!SPI\_InitTypeDef@{SPI\_InitTypeDef}}
\doxysubsubsection{CRCPolynomial}
{\footnotesize\ttfamily uint32\+\_\+t CRCPolynomial}

Specifies the polynomial used for the CRC calculation. This parameter must be an odd number between Min\+\_\+\+Data = 1 and Max\+\_\+\+Data = 65535 \label{struct_s_p_i___init_type_def_a98999b0cd6e4c94f05b61b2554ee0371} 
\index{SPI\_InitTypeDef@{SPI\_InitTypeDef}!DataSize@{DataSize}}
\index{DataSize@{DataSize}!SPI\_InitTypeDef@{SPI\_InitTypeDef}}
\doxysubsubsection{DataSize}
{\footnotesize\ttfamily uint32\+\_\+t Data\+Size}

Specifies the SPI data size. This parameter can be a value of \doxyref{SPI Data Size}{p.}{group___s_p_i___data___size} \label{struct_s_p_i___init_type_def_ab94410c1333b512e271b1c135fe50916} 
\index{SPI\_InitTypeDef@{SPI\_InitTypeDef}!Direction@{Direction}}
\index{Direction@{Direction}!SPI\_InitTypeDef@{SPI\_InitTypeDef}}
\doxysubsubsection{Direction}
{\footnotesize\ttfamily uint32\+\_\+t Direction}

Specifies the SPI bidirectional mode state. This parameter can be a value of \doxyref{SPI Direction Mode}{p.}{group___s_p_i___direction} \label{struct_s_p_i___init_type_def_a9740c535f073c87bb06668385ce96002} 
\index{SPI\_InitTypeDef@{SPI\_InitTypeDef}!FirstBit@{FirstBit}}
\index{FirstBit@{FirstBit}!SPI\_InitTypeDef@{SPI\_InitTypeDef}}
\doxysubsubsection{FirstBit}
{\footnotesize\ttfamily uint32\+\_\+t First\+Bit}

Specifies whether data transfers start from MSB or LSB bit. This parameter can be a value of \doxyref{SPI MSB LSB Transmission}{p.}{group___s_p_i___m_s_b___l_s_b__transmission} \label{struct_s_p_i___init_type_def_a0ffc93ec511ed9cf1663f6939bd3e839} 
\index{SPI\_InitTypeDef@{SPI\_InitTypeDef}!Mode@{Mode}}
\index{Mode@{Mode}!SPI\_InitTypeDef@{SPI\_InitTypeDef}}
\doxysubsubsection{Mode}
{\footnotesize\ttfamily uint32\+\_\+t Mode}

Specifies the SPI operating mode. This parameter can be a value of \doxyref{SPI Mode}{p.}{group___s_p_i___mode} \label{struct_s_p_i___init_type_def_ae4a064e48fd5945eda7210d515fed69c} 
\index{SPI\_InitTypeDef@{SPI\_InitTypeDef}!NSS@{NSS}}
\index{NSS@{NSS}!SPI\_InitTypeDef@{SPI\_InitTypeDef}}
\doxysubsubsection{NSS}
{\footnotesize\ttfamily uint32\+\_\+t NSS}

Specifies whether the NSS signal is managed by hardware (NSS pin) or by software using the SSI bit. This parameter can be a value of \doxyref{SPI Slave Select Management}{p.}{group___s_p_i___slave___select__management} \label{struct_s_p_i___init_type_def_a537f238782f2847191f7d221ffaa6c9b} 
\index{SPI\_InitTypeDef@{SPI\_InitTypeDef}!NSSPMode@{NSSPMode}}
\index{NSSPMode@{NSSPMode}!SPI\_InitTypeDef@{SPI\_InitTypeDef}}
\doxysubsubsection{NSSPMode}
{\footnotesize\ttfamily uint32\+\_\+t NSSPMode}

Specifies whether the NSSP signal is enabled or not . This parameter can be a value of \doxyref{SPI NSS Pulse Mode}{p.}{group___s_p_i___n_s_s_p___mode} This mode is activated by the NSSP bit in the SPIx\+\_\+\+CR2 register and it takes effect only if the SPI interface is configured as Motorola SPI master (FRF=0) with capture on the first edge (SPIx\+\_\+\+CR1 CPHA = 0, CPOL setting is ignored).. \label{struct_s_p_i___init_type_def_a3db685adbdc6f7bfc7ad0191ba5ab277} 
\index{SPI\_InitTypeDef@{SPI\_InitTypeDef}!TIMode@{TIMode}}
\index{TIMode@{TIMode}!SPI\_InitTypeDef@{SPI\_InitTypeDef}}
\doxysubsubsection{TIMode}
{\footnotesize\ttfamily uint32\+\_\+t TIMode}

Specifies if the TI mode is enabled or not. This parameter can be a value of \doxyref{SPI TI Mode}{p.}{group___s_p_i___t_i__mode} 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+STM32\+G0xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\textbf{ stm32g0xx\+\_\+hal\+\_\+spi.\+h}\end{DoxyCompactItemize}
