// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "04/19/2024 00:50:01"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module TopModule (
	clk,
	rst,
	vga_clk,
	h_sync,
	v_sync,
	sync_b,
	blank_b,
	red,
	green,
	blue);
input 	clk;
input 	rst;
output 	vga_clk;
output 	h_sync;
output 	v_sync;
output 	sync_b;
output 	blank_b;
output 	[7:0] red;
output 	[7:0] green;
output 	[7:0] blue;

// Design Ports Information
// rst	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_clk	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// h_sync	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// v_sync	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sync_b	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blank_b	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \rst~input_o ;
wire \clk~input_o ;
wire \vga_pll|divider~0_combout ;
wire \vga_pll|divider~q ;
wire \vgaCont|Add0~21_sumout ;
wire \vgaCont|x[9]~feeder_combout ;
wire \vgaCont|Add0~18 ;
wire \vgaCont|Add0~1_sumout ;
wire \vgaCont|Equal0~0_combout ;
wire \vgaCont|Equal0~1_combout ;
wire \vgaCont|Add0~22 ;
wire \vgaCont|Add0~25_sumout ;
wire \vgaCont|Add0~26 ;
wire \vgaCont|Add0~29_sumout ;
wire \vgaCont|x[2]~feeder_combout ;
wire \vgaCont|Add0~30 ;
wire \vgaCont|Add0~33_sumout ;
wire \vgaCont|Add0~34 ;
wire \vgaCont|Add0~37_sumout ;
wire \vgaCont|Add0~38 ;
wire \vgaCont|Add0~5_sumout ;
wire \vgaCont|Add0~6 ;
wire \vgaCont|Add0~9_sumout ;
wire \vgaCont|Add0~10 ;
wire \vgaCont|Add0~13_sumout ;
wire \vgaCont|Add0~14 ;
wire \vgaCont|Add0~17_sumout ;
wire \vgaCont|h_sync~0_combout ;
wire \vgaCont|Add1~21_sumout ;
wire \vgaCont|y[0]~feeder_combout ;
wire \vgaCont|Add1~38 ;
wire \vgaCont|Add1~9_sumout ;
wire \vgaCont|Add1~10 ;
wire \vgaCont|Add1~13_sumout ;
wire \vgaCont|Add1~14 ;
wire \vgaCont|Add1~1_sumout ;
wire \vgaCont|y[8]~DUPLICATE_q ;
wire \vgaCont|Add1~2 ;
wire \vgaCont|Add1~17_sumout ;
wire \vgaCont|y[9]~feeder_combout ;
wire \vgaCont|y[9]~DUPLICATE_q ;
wire \vgaCont|Add1~18 ;
wire \vgaCont|Add1~5_sumout ;
wire \vgaCont|Equal1~0_combout ;
wire \vgaCont|Equal1~1_combout ;
wire \vgaCont|Add1~22 ;
wire \vgaCont|Add1~25_sumout ;
wire \vgaCont|y[1]~feeder_combout ;
wire \vgaCont|Add1~26 ;
wire \vgaCont|Add1~29_sumout ;
wire \vgaCont|Add1~30 ;
wire \vgaCont|Add1~33_sumout ;
wire \vgaCont|y[3]~feeder_combout ;
wire \vgaCont|Add1~34 ;
wire \vgaCont|Add1~37_sumout ;
wire \vgaCont|y[4]~feeder_combout ;
wire \vgaCont|y[4]~DUPLICATE_q ;
wire \vgaCont|y[2]~DUPLICATE_q ;
wire \vgaCont|y[1]~DUPLICATE_q ;
wire \vgaCont|v_sync~0_combout ;
wire \vgaCont|v_sync~1_combout ;
wire \vgaCont|sync_b~combout ;
wire \vgaCont|blank_b~combout ;
wire \clk~inputCLKENA0_outclk ;
wire \micro_arch|Add0~13_sumout ;
wire \micro_arch|LessThan1~0_combout ;
wire \micro_arch|memAddress[17]~DUPLICATE_q ;
wire \micro_arch|LessThan1~1_combout ;
wire \micro_arch|memAddress[22]~0_combout ;
wire \micro_arch|Add0~14 ;
wire \micro_arch|Add0~17_sumout ;
wire \micro_arch|Add0~18 ;
wire \micro_arch|Add0~21_sumout ;
wire \micro_arch|Add0~22 ;
wire \micro_arch|Add0~25_sumout ;
wire \micro_arch|Add0~26 ;
wire \micro_arch|Add0~29_sumout ;
wire \micro_arch|Add0~30 ;
wire \micro_arch|Add0~33_sumout ;
wire \micro_arch|Add0~34 ;
wire \micro_arch|Add0~37_sumout ;
wire \micro_arch|memAddress[6]~DUPLICATE_q ;
wire \micro_arch|Add0~38 ;
wire \micro_arch|Add0~41_sumout ;
wire \micro_arch|Add0~42 ;
wire \micro_arch|Add0~45_sumout ;
wire \micro_arch|Add0~46 ;
wire \micro_arch|Add0~49_sumout ;
wire \micro_arch|Add0~50 ;
wire \micro_arch|Add0~53_sumout ;
wire \micro_arch|Add0~54 ;
wire \micro_arch|Add0~57_sumout ;
wire \micro_arch|Add0~58 ;
wire \micro_arch|Add0~61_sumout ;
wire \micro_arch|Add0~62 ;
wire \micro_arch|Add0~9_sumout ;
wire \micro_arch|Add0~10 ;
wire \micro_arch|Add0~2 ;
wire \micro_arch|Add0~5_sumout ;
wire \micro_arch|Add0~6 ;
wire \micro_arch|Add0~109_sumout ;
wire \micro_arch|Add0~110 ;
wire \micro_arch|Add0~65_sumout ;
wire \micro_arch|Add0~66 ;
wire \micro_arch|Add0~105_sumout ;
wire \micro_arch|memAddress[18]~DUPLICATE_q ;
wire \micro_arch|Add0~106 ;
wire \micro_arch|Add0~101_sumout ;
wire \micro_arch|Add0~102 ;
wire \micro_arch|Add0~97_sumout ;
wire \micro_arch|Add0~98 ;
wire \micro_arch|Add0~93_sumout ;
wire \micro_arch|Add0~94 ;
wire \micro_arch|Add0~89_sumout ;
wire \micro_arch|memAddress[22]~DUPLICATE_q ;
wire \micro_arch|Add0~90 ;
wire \micro_arch|Add0~113_sumout ;
wire \micro_arch|Add0~114 ;
wire \micro_arch|Add0~85_sumout ;
wire \micro_arch|memAddress[24]~DUPLICATE_q ;
wire \micro_arch|Add0~86 ;
wire \micro_arch|Add0~81_sumout ;
wire \micro_arch|Add0~82 ;
wire \micro_arch|Add0~77_sumout ;
wire \micro_arch|Add0~78 ;
wire \micro_arch|Add0~73_sumout ;
wire \micro_arch|Add0~74 ;
wire \micro_arch|Add0~69_sumout ;
wire \micro_arch|memAddress[28]~DUPLICATE_q ;
wire \micro_arch|Add0~70 ;
wire \micro_arch|Add0~125_sumout ;
wire \micro_arch|memAddress[29]~DUPLICATE_q ;
wire \micro_arch|Add0~126 ;
wire \micro_arch|Add0~121_sumout ;
wire \micro_arch|memAddress[30]~DUPLICATE_q ;
wire \micro_arch|Add0~122 ;
wire \micro_arch|Add0~117_sumout ;
wire \micro_arch|LessThan1~2_combout ;
wire \micro_arch|LessThan1~3_combout ;
wire \micro_arch|memAddress[14]~DUPLICATE_q ;
wire \micro_arch|Add0~1_sumout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2167w[3]~0_combout ;
wire \~GND~combout ;
wire \micro_arch|memAddress[1]~DUPLICATE_q ;
wire \micro_arch|memAddress[2]~DUPLICATE_q ;
wire \micro_arch|memAddress[3]~DUPLICATE_q ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a64~portbdataout ;
wire \micro_arch|memAddress[15]~DUPLICATE_q ;
wire \micro_arch|memAddress[13]~DUPLICATE_q ;
wire \micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2156w[3]~0_combout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32~portbdataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0~portbdataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2178w[3]~0_combout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a96~portbdataout ;
wire \gen_grid|red[0]~2_combout ;
wire \gen_grid|red[1]~0_combout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2222w[3]~0_combout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224~portbdataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2189w[3]~0_combout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128~portbdataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2200w[3]~0_combout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160~portbdataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2211w[3]~0_combout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192~portbdataout ;
wire \gen_grid|red[0]~1_combout ;
wire \gen_grid|red[0]~3_combout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a97~portbdataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33~portbdataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1~portbdataout ;
wire \gen_grid|red[1]~5_combout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65~portbdataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225~portbdataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161~portbdataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129~portbdataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193~portbdataout ;
wire \gen_grid|red[1]~4_combout ;
wire \gen_grid|red[1]~6_combout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162~portbdataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130~portbdataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226~portbdataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194~portbdataout ;
wire \gen_grid|red[2]~7_combout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a66~portbdataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34~portbdataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a98~portbdataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2~portbdataout ;
wire \gen_grid|red[2]~8_combout ;
wire \gen_grid|red[2]~9_combout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a195~portbdataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a227~portbdataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a131~portbdataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163~portbdataout ;
wire \gen_grid|red[3]~10_combout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a67~portbdataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35~portbdataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3~portbdataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a99~portbdataout ;
wire \gen_grid|red[3]~11_combout ;
wire \gen_grid|red[3]~12_combout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68~portbdataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a100~portbdataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4~portbdataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36~portbdataout ;
wire \gen_grid|red[4]~14_combout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a228~portbdataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a164~portbdataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a196~portbdataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a132~portbdataout ;
wire \gen_grid|red[4]~13_combout ;
wire \gen_grid|red[4]~15_combout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a69~portbdataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a165~portbdataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a197~portbdataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a133~portbdataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229~portbdataout ;
wire \gen_grid|red[5]~16_combout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a101~portbdataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37~portbdataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5~portbdataout ;
wire \gen_grid|red[5]~17_combout ;
wire \gen_grid|red[5]~18_combout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198~portbdataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166~portbdataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230~portbdataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134~portbdataout ;
wire \gen_grid|red[6]~19_combout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a70~portbdataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38~portbdataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6~portbdataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a102~portbdataout ;
wire \gen_grid|red[6]~20_combout ;
wire \gen_grid|red[6]~21_combout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a71~portbdataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a103~portbdataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7~portbdataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39~portbdataout ;
wire \gen_grid|red[7]~23_combout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a167~portbdataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a135~portbdataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a199~portbdataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231~portbdataout ;
wire \gen_grid|red[7]~22_combout ;
wire \gen_grid|red[7]~24_combout ;
wire [9:0] \vgaCont|x ;
wire [9:0] \vgaCont|y ;
wire [31:0] \micro_arch|memAddress ;
wire [3:0] \micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2138w ;
wire [2:0] \micro_arch|ram|altsyncram_component|auto_generated|address_reg_b ;

wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a97_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a98_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a131_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a195_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a227_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a99_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a132_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a164_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a196_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a228_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a100_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a133_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a165_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a197_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a101_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a102_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a135_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a167_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a199_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a103_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a64~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a96~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a97~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a97_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a66~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a98~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a98_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a67~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a131~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a131_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a195~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a195_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a227~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a227_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a99~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a99_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a132~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a132_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a164~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a164_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a196~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a196_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a228~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a228_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a100~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a100_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a69~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a133~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a133_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a165~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a165_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a197~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a197_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a101~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a101_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a70~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a102~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a102_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a71~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a135~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a135_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a167~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a167_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a199~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a199_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a103~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a103_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7~portbdataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \vga_clk~output (
	.i(\vga_pll|divider~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_clk),
	.obar());
// synopsys translate_off
defparam \vga_clk~output .bus_hold = "false";
defparam \vga_clk~output .open_drain_output = "false";
defparam \vga_clk~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \h_sync~output (
	.i(\vgaCont|h_sync~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(h_sync),
	.obar());
// synopsys translate_off
defparam \h_sync~output .bus_hold = "false";
defparam \h_sync~output .open_drain_output = "false";
defparam \h_sync~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \v_sync~output (
	.i(\vgaCont|v_sync~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(v_sync),
	.obar());
// synopsys translate_off
defparam \v_sync~output .bus_hold = "false";
defparam \v_sync~output .open_drain_output = "false";
defparam \v_sync~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \sync_b~output (
	.i(!\vgaCont|sync_b~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sync_b),
	.obar());
// synopsys translate_off
defparam \sync_b~output .bus_hold = "false";
defparam \sync_b~output .open_drain_output = "false";
defparam \sync_b~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \blank_b~output (
	.i(!\vgaCont|blank_b~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blank_b),
	.obar());
// synopsys translate_off
defparam \blank_b~output .bus_hold = "false";
defparam \blank_b~output .open_drain_output = "false";
defparam \blank_b~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \red[0]~output (
	.i(\gen_grid|red[0]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[0]),
	.obar());
// synopsys translate_off
defparam \red[0]~output .bus_hold = "false";
defparam \red[0]~output .open_drain_output = "false";
defparam \red[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \red[1]~output (
	.i(\gen_grid|red[1]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[1]),
	.obar());
// synopsys translate_off
defparam \red[1]~output .bus_hold = "false";
defparam \red[1]~output .open_drain_output = "false";
defparam \red[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \red[2]~output (
	.i(\gen_grid|red[2]~9_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[2]),
	.obar());
// synopsys translate_off
defparam \red[2]~output .bus_hold = "false";
defparam \red[2]~output .open_drain_output = "false";
defparam \red[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \red[3]~output (
	.i(\gen_grid|red[3]~12_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[3]),
	.obar());
// synopsys translate_off
defparam \red[3]~output .bus_hold = "false";
defparam \red[3]~output .open_drain_output = "false";
defparam \red[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \red[4]~output (
	.i(\gen_grid|red[4]~15_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[4]),
	.obar());
// synopsys translate_off
defparam \red[4]~output .bus_hold = "false";
defparam \red[4]~output .open_drain_output = "false";
defparam \red[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \red[5]~output (
	.i(\gen_grid|red[5]~18_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[5]),
	.obar());
// synopsys translate_off
defparam \red[5]~output .bus_hold = "false";
defparam \red[5]~output .open_drain_output = "false";
defparam \red[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \red[6]~output (
	.i(\gen_grid|red[6]~21_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[6]),
	.obar());
// synopsys translate_off
defparam \red[6]~output .bus_hold = "false";
defparam \red[6]~output .open_drain_output = "false";
defparam \red[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \red[7]~output (
	.i(\gen_grid|red[7]~24_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[7]),
	.obar());
// synopsys translate_off
defparam \red[7]~output .bus_hold = "false";
defparam \red[7]~output .open_drain_output = "false";
defparam \red[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \green[0]~output (
	.i(\gen_grid|red[0]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[0]),
	.obar());
// synopsys translate_off
defparam \green[0]~output .bus_hold = "false";
defparam \green[0]~output .open_drain_output = "false";
defparam \green[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \green[1]~output (
	.i(\gen_grid|red[1]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[1]),
	.obar());
// synopsys translate_off
defparam \green[1]~output .bus_hold = "false";
defparam \green[1]~output .open_drain_output = "false";
defparam \green[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \green[2]~output (
	.i(\gen_grid|red[2]~9_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[2]),
	.obar());
// synopsys translate_off
defparam \green[2]~output .bus_hold = "false";
defparam \green[2]~output .open_drain_output = "false";
defparam \green[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \green[3]~output (
	.i(\gen_grid|red[3]~12_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[3]),
	.obar());
// synopsys translate_off
defparam \green[3]~output .bus_hold = "false";
defparam \green[3]~output .open_drain_output = "false";
defparam \green[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \green[4]~output (
	.i(\gen_grid|red[4]~15_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[4]),
	.obar());
// synopsys translate_off
defparam \green[4]~output .bus_hold = "false";
defparam \green[4]~output .open_drain_output = "false";
defparam \green[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \green[5]~output (
	.i(\gen_grid|red[5]~18_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[5]),
	.obar());
// synopsys translate_off
defparam \green[5]~output .bus_hold = "false";
defparam \green[5]~output .open_drain_output = "false";
defparam \green[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \green[6]~output (
	.i(\gen_grid|red[6]~21_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[6]),
	.obar());
// synopsys translate_off
defparam \green[6]~output .bus_hold = "false";
defparam \green[6]~output .open_drain_output = "false";
defparam \green[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \green[7]~output (
	.i(\gen_grid|red[7]~24_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[7]),
	.obar());
// synopsys translate_off
defparam \green[7]~output .bus_hold = "false";
defparam \green[7]~output .open_drain_output = "false";
defparam \green[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \blue[0]~output (
	.i(\gen_grid|red[0]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[0]),
	.obar());
// synopsys translate_off
defparam \blue[0]~output .bus_hold = "false";
defparam \blue[0]~output .open_drain_output = "false";
defparam \blue[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \blue[1]~output (
	.i(\gen_grid|red[1]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[1]),
	.obar());
// synopsys translate_off
defparam \blue[1]~output .bus_hold = "false";
defparam \blue[1]~output .open_drain_output = "false";
defparam \blue[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \blue[2]~output (
	.i(\gen_grid|red[2]~9_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[2]),
	.obar());
// synopsys translate_off
defparam \blue[2]~output .bus_hold = "false";
defparam \blue[2]~output .open_drain_output = "false";
defparam \blue[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \blue[3]~output (
	.i(\gen_grid|red[3]~12_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[3]),
	.obar());
// synopsys translate_off
defparam \blue[3]~output .bus_hold = "false";
defparam \blue[3]~output .open_drain_output = "false";
defparam \blue[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \blue[4]~output (
	.i(\gen_grid|red[4]~15_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[4]),
	.obar());
// synopsys translate_off
defparam \blue[4]~output .bus_hold = "false";
defparam \blue[4]~output .open_drain_output = "false";
defparam \blue[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \blue[5]~output (
	.i(\gen_grid|red[5]~18_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[5]),
	.obar());
// synopsys translate_off
defparam \blue[5]~output .bus_hold = "false";
defparam \blue[5]~output .open_drain_output = "false";
defparam \blue[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \blue[6]~output (
	.i(\gen_grid|red[6]~21_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[6]),
	.obar());
// synopsys translate_off
defparam \blue[6]~output .bus_hold = "false";
defparam \blue[6]~output .open_drain_output = "false";
defparam \blue[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \blue[7]~output (
	.i(\gen_grid|red[7]~24_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[7]),
	.obar());
// synopsys translate_off
defparam \blue[7]~output .bus_hold = "false";
defparam \blue[7]~output .open_drain_output = "false";
defparam \blue[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y72_N36
cyclonev_lcell_comb \vga_pll|divider~0 (
// Equation(s):
// \vga_pll|divider~0_combout  = ( !\vga_pll|divider~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_pll|divider~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_pll|divider~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_pll|divider~0 .extended_lut = "off";
defparam \vga_pll|divider~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \vga_pll|divider~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y72_N53
dffeas \vga_pll|divider (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\vga_pll|divider~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pll|divider~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pll|divider .is_wysiwyg = "true";
defparam \vga_pll|divider .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N0
cyclonev_lcell_comb \vgaCont|Add0~21 (
// Equation(s):
// \vgaCont|Add0~21_sumout  = SUM(( \vgaCont|x [0] ) + ( VCC ) + ( !VCC ))
// \vgaCont|Add0~22  = CARRY(( \vgaCont|x [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaCont|x [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add0~21_sumout ),
	.cout(\vgaCont|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add0~21 .extended_lut = "off";
defparam \vgaCont|Add0~21 .lut_mask = 64'h00000000000000FF;
defparam \vgaCont|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N30
cyclonev_lcell_comb \vgaCont|x[9]~feeder (
// Equation(s):
// \vgaCont|x[9]~feeder_combout  = ( \vgaCont|Add0~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaCont|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaCont|x[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaCont|x[9]~feeder .extended_lut = "off";
defparam \vgaCont|x[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vgaCont|x[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y76_N32
dffeas \vgaCont|x[9] (
	.clk(\vga_pll|divider~q ),
	.d(\vgaCont|x[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|x [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|x[9] .is_wysiwyg = "true";
defparam \vgaCont|x[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N24
cyclonev_lcell_comb \vgaCont|Add0~17 (
// Equation(s):
// \vgaCont|Add0~17_sumout  = SUM(( \vgaCont|x [8] ) + ( GND ) + ( \vgaCont|Add0~14  ))
// \vgaCont|Add0~18  = CARRY(( \vgaCont|x [8] ) + ( GND ) + ( \vgaCont|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaCont|x [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaCont|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add0~17_sumout ),
	.cout(\vgaCont|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add0~17 .extended_lut = "off";
defparam \vgaCont|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vgaCont|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N27
cyclonev_lcell_comb \vgaCont|Add0~1 (
// Equation(s):
// \vgaCont|Add0~1_sumout  = SUM(( \vgaCont|x [9] ) + ( GND ) + ( \vgaCont|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaCont|x [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaCont|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add0~1 .extended_lut = "off";
defparam \vgaCont|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vgaCont|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N42
cyclonev_lcell_comb \vgaCont|Equal0~0 (
// Equation(s):
// \vgaCont|Equal0~0_combout  = ( !\vgaCont|Add0~33_sumout  & ( \vgaCont|Add0~37_sumout  & ( (!\vgaCont|Add0~21_sumout  & (!\vgaCont|Add0~25_sumout  & !\vgaCont|Add0~29_sumout )) ) ) )

	.dataa(!\vgaCont|Add0~21_sumout ),
	.datab(gnd),
	.datac(!\vgaCont|Add0~25_sumout ),
	.datad(!\vgaCont|Add0~29_sumout ),
	.datae(!\vgaCont|Add0~33_sumout ),
	.dataf(!\vgaCont|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaCont|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Equal0~0 .extended_lut = "off";
defparam \vgaCont|Equal0~0 .lut_mask = 64'h00000000A0000000;
defparam \vgaCont|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N51
cyclonev_lcell_comb \vgaCont|Equal0~1 (
// Equation(s):
// \vgaCont|Equal0~1_combout  = ( \vgaCont|Add0~1_sumout  & ( \vgaCont|Equal0~0_combout  & ( (!\vgaCont|Add0~9_sumout  & (\vgaCont|Add0~5_sumout  & (\vgaCont|Add0~13_sumout  & !\vgaCont|Add0~17_sumout ))) ) ) )

	.dataa(!\vgaCont|Add0~9_sumout ),
	.datab(!\vgaCont|Add0~5_sumout ),
	.datac(!\vgaCont|Add0~13_sumout ),
	.datad(!\vgaCont|Add0~17_sumout ),
	.datae(!\vgaCont|Add0~1_sumout ),
	.dataf(!\vgaCont|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaCont|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Equal0~1 .extended_lut = "off";
defparam \vgaCont|Equal0~1 .lut_mask = 64'h0000000000000200;
defparam \vgaCont|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y76_N56
dffeas \vgaCont|x[0] (
	.clk(\vga_pll|divider~q ),
	.d(gnd),
	.asdata(\vgaCont|Add0~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|x[0] .is_wysiwyg = "true";
defparam \vgaCont|x[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N3
cyclonev_lcell_comb \vgaCont|Add0~25 (
// Equation(s):
// \vgaCont|Add0~25_sumout  = SUM(( \vgaCont|x [1] ) + ( GND ) + ( \vgaCont|Add0~22  ))
// \vgaCont|Add0~26  = CARRY(( \vgaCont|x [1] ) + ( GND ) + ( \vgaCont|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaCont|x [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaCont|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add0~25_sumout ),
	.cout(\vgaCont|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add0~25 .extended_lut = "off";
defparam \vgaCont|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaCont|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y76_N47
dffeas \vgaCont|x[1] (
	.clk(\vga_pll|divider~q ),
	.d(gnd),
	.asdata(\vgaCont|Add0~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|x[1] .is_wysiwyg = "true";
defparam \vgaCont|x[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N6
cyclonev_lcell_comb \vgaCont|Add0~29 (
// Equation(s):
// \vgaCont|Add0~29_sumout  = SUM(( \vgaCont|x [2] ) + ( GND ) + ( \vgaCont|Add0~26  ))
// \vgaCont|Add0~30  = CARRY(( \vgaCont|x [2] ) + ( GND ) + ( \vgaCont|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaCont|x [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaCont|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add0~29_sumout ),
	.cout(\vgaCont|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add0~29 .extended_lut = "off";
defparam \vgaCont|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vgaCont|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N33
cyclonev_lcell_comb \vgaCont|x[2]~feeder (
// Equation(s):
// \vgaCont|x[2]~feeder_combout  = ( \vgaCont|Add0~29_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaCont|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaCont|x[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaCont|x[2]~feeder .extended_lut = "off";
defparam \vgaCont|x[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vgaCont|x[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y76_N35
dffeas \vgaCont|x[2] (
	.clk(\vga_pll|divider~q ),
	.d(\vgaCont|x[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|x[2] .is_wysiwyg = "true";
defparam \vgaCont|x[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N9
cyclonev_lcell_comb \vgaCont|Add0~33 (
// Equation(s):
// \vgaCont|Add0~33_sumout  = SUM(( \vgaCont|x [3] ) + ( GND ) + ( \vgaCont|Add0~30  ))
// \vgaCont|Add0~34  = CARRY(( \vgaCont|x [3] ) + ( GND ) + ( \vgaCont|Add0~30  ))

	.dataa(!\vgaCont|x [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaCont|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add0~33_sumout ),
	.cout(\vgaCont|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add0~33 .extended_lut = "off";
defparam \vgaCont|Add0~33 .lut_mask = 64'h0000FFFF00005555;
defparam \vgaCont|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y76_N53
dffeas \vgaCont|x[3] (
	.clk(\vga_pll|divider~q ),
	.d(gnd),
	.asdata(\vgaCont|Add0~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|x[3] .is_wysiwyg = "true";
defparam \vgaCont|x[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N12
cyclonev_lcell_comb \vgaCont|Add0~37 (
// Equation(s):
// \vgaCont|Add0~37_sumout  = SUM(( \vgaCont|x [4] ) + ( GND ) + ( \vgaCont|Add0~34  ))
// \vgaCont|Add0~38  = CARRY(( \vgaCont|x [4] ) + ( GND ) + ( \vgaCont|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaCont|x [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaCont|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add0~37_sumout ),
	.cout(\vgaCont|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add0~37 .extended_lut = "off";
defparam \vgaCont|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vgaCont|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y76_N50
dffeas \vgaCont|x[4] (
	.clk(\vga_pll|divider~q ),
	.d(gnd),
	.asdata(\vgaCont|Add0~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|x[4] .is_wysiwyg = "true";
defparam \vgaCont|x[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N15
cyclonev_lcell_comb \vgaCont|Add0~5 (
// Equation(s):
// \vgaCont|Add0~5_sumout  = SUM(( \vgaCont|x [5] ) + ( GND ) + ( \vgaCont|Add0~38  ))
// \vgaCont|Add0~6  = CARRY(( \vgaCont|x [5] ) + ( GND ) + ( \vgaCont|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaCont|x [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaCont|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add0~5_sumout ),
	.cout(\vgaCont|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add0~5 .extended_lut = "off";
defparam \vgaCont|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaCont|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y76_N59
dffeas \vgaCont|x[5] (
	.clk(\vga_pll|divider~q ),
	.d(gnd),
	.asdata(\vgaCont|Add0~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|x[5] .is_wysiwyg = "true";
defparam \vgaCont|x[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N18
cyclonev_lcell_comb \vgaCont|Add0~9 (
// Equation(s):
// \vgaCont|Add0~9_sumout  = SUM(( \vgaCont|x [6] ) + ( GND ) + ( \vgaCont|Add0~6  ))
// \vgaCont|Add0~10  = CARRY(( \vgaCont|x [6] ) + ( GND ) + ( \vgaCont|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaCont|x [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaCont|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add0~9_sumout ),
	.cout(\vgaCont|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add0~9 .extended_lut = "off";
defparam \vgaCont|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vgaCont|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y76_N44
dffeas \vgaCont|x[6] (
	.clk(\vga_pll|divider~q ),
	.d(gnd),
	.asdata(\vgaCont|Add0~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|x [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|x[6] .is_wysiwyg = "true";
defparam \vgaCont|x[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N21
cyclonev_lcell_comb \vgaCont|Add0~13 (
// Equation(s):
// \vgaCont|Add0~13_sumout  = SUM(( \vgaCont|x [7] ) + ( GND ) + ( \vgaCont|Add0~10  ))
// \vgaCont|Add0~14  = CARRY(( \vgaCont|x [7] ) + ( GND ) + ( \vgaCont|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaCont|x [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaCont|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add0~13_sumout ),
	.cout(\vgaCont|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add0~13 .extended_lut = "off";
defparam \vgaCont|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vgaCont|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y76_N41
dffeas \vgaCont|x[7] (
	.clk(\vga_pll|divider~q ),
	.d(gnd),
	.asdata(\vgaCont|Add0~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|x [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|x[7] .is_wysiwyg = "true";
defparam \vgaCont|x[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y76_N38
dffeas \vgaCont|x[8] (
	.clk(\vga_pll|divider~q ),
	.d(gnd),
	.asdata(\vgaCont|Add0~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|x [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|x[8] .is_wysiwyg = "true";
defparam \vgaCont|x[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N57
cyclonev_lcell_comb \vgaCont|h_sync~0 (
// Equation(s):
// \vgaCont|h_sync~0_combout  = ( \vgaCont|x [5] & ( \vgaCont|x [6] & ( (!\vgaCont|x [8]) # ((!\vgaCont|x [7]) # ((\vgaCont|x [4]) # (\vgaCont|x [9]))) ) ) ) # ( !\vgaCont|x [5] & ( \vgaCont|x [6] & ( (!\vgaCont|x [8]) # ((!\vgaCont|x [7]) # (\vgaCont|x 
// [9])) ) ) ) # ( \vgaCont|x [5] & ( !\vgaCont|x [6] ) ) # ( !\vgaCont|x [5] & ( !\vgaCont|x [6] ) )

	.dataa(!\vgaCont|x [8]),
	.datab(!\vgaCont|x [7]),
	.datac(!\vgaCont|x [9]),
	.datad(!\vgaCont|x [4]),
	.datae(!\vgaCont|x [5]),
	.dataf(!\vgaCont|x [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaCont|h_sync~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaCont|h_sync~0 .extended_lut = "off";
defparam \vgaCont|h_sync~0 .lut_mask = 64'hFFFFFFFFEFEFEFFF;
defparam \vgaCont|h_sync~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N30
cyclonev_lcell_comb \vgaCont|Add1~21 (
// Equation(s):
// \vgaCont|Add1~21_sumout  = SUM(( \vgaCont|y [0] ) + ( VCC ) + ( !VCC ))
// \vgaCont|Add1~22  = CARRY(( \vgaCont|y [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaCont|y [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add1~21_sumout ),
	.cout(\vgaCont|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add1~21 .extended_lut = "off";
defparam \vgaCont|Add1~21 .lut_mask = 64'h0000000000000F0F;
defparam \vgaCont|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N24
cyclonev_lcell_comb \vgaCont|y[0]~feeder (
// Equation(s):
// \vgaCont|y[0]~feeder_combout  = ( \vgaCont|Add1~21_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaCont|Add1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaCont|y[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaCont|y[0]~feeder .extended_lut = "off";
defparam \vgaCont|y[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vgaCont|y[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y76_N14
dffeas \vgaCont|y[7] (
	.clk(\vga_pll|divider~q ),
	.d(gnd),
	.asdata(\vgaCont|Add1~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal1~1_combout ),
	.sload(vcc),
	.ena(\vgaCont|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|y [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|y[7] .is_wysiwyg = "true";
defparam \vgaCont|y[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N42
cyclonev_lcell_comb \vgaCont|Add1~37 (
// Equation(s):
// \vgaCont|Add1~37_sumout  = SUM(( \vgaCont|y[4]~DUPLICATE_q  ) + ( GND ) + ( \vgaCont|Add1~34  ))
// \vgaCont|Add1~38  = CARRY(( \vgaCont|y[4]~DUPLICATE_q  ) + ( GND ) + ( \vgaCont|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaCont|y[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaCont|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add1~37_sumout ),
	.cout(\vgaCont|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add1~37 .extended_lut = "off";
defparam \vgaCont|Add1~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaCont|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N45
cyclonev_lcell_comb \vgaCont|Add1~9 (
// Equation(s):
// \vgaCont|Add1~9_sumout  = SUM(( \vgaCont|y [5] ) + ( GND ) + ( \vgaCont|Add1~38  ))
// \vgaCont|Add1~10  = CARRY(( \vgaCont|y [5] ) + ( GND ) + ( \vgaCont|Add1~38  ))

	.dataa(!\vgaCont|y [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaCont|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add1~9_sumout ),
	.cout(\vgaCont|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add1~9 .extended_lut = "off";
defparam \vgaCont|Add1~9 .lut_mask = 64'h0000FFFF00005555;
defparam \vgaCont|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y76_N20
dffeas \vgaCont|y[5] (
	.clk(\vga_pll|divider~q ),
	.d(gnd),
	.asdata(\vgaCont|Add1~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal1~1_combout ),
	.sload(vcc),
	.ena(\vgaCont|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|y[5] .is_wysiwyg = "true";
defparam \vgaCont|y[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N48
cyclonev_lcell_comb \vgaCont|Add1~13 (
// Equation(s):
// \vgaCont|Add1~13_sumout  = SUM(( \vgaCont|y [6] ) + ( GND ) + ( \vgaCont|Add1~10  ))
// \vgaCont|Add1~14  = CARRY(( \vgaCont|y [6] ) + ( GND ) + ( \vgaCont|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaCont|y [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaCont|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add1~13_sumout ),
	.cout(\vgaCont|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add1~13 .extended_lut = "off";
defparam \vgaCont|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaCont|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y76_N10
dffeas \vgaCont|y[6] (
	.clk(\vga_pll|divider~q ),
	.d(gnd),
	.asdata(\vgaCont|Add1~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal1~1_combout ),
	.sload(vcc),
	.ena(\vgaCont|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|y[6] .is_wysiwyg = "true";
defparam \vgaCont|y[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N51
cyclonev_lcell_comb \vgaCont|Add1~1 (
// Equation(s):
// \vgaCont|Add1~1_sumout  = SUM(( \vgaCont|y [7] ) + ( GND ) + ( \vgaCont|Add1~14  ))
// \vgaCont|Add1~2  = CARRY(( \vgaCont|y [7] ) + ( GND ) + ( \vgaCont|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaCont|y [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaCont|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add1~1_sumout ),
	.cout(\vgaCont|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add1~1 .extended_lut = "off";
defparam \vgaCont|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaCont|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y76_N23
dffeas \vgaCont|y[8]~DUPLICATE (
	.clk(\vga_pll|divider~q ),
	.d(gnd),
	.asdata(\vgaCont|Add1~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal1~1_combout ),
	.sload(vcc),
	.ena(\vgaCont|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|y[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|y[8]~DUPLICATE .is_wysiwyg = "true";
defparam \vgaCont|y[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N54
cyclonev_lcell_comb \vgaCont|Add1~17 (
// Equation(s):
// \vgaCont|Add1~17_sumout  = SUM(( \vgaCont|y[8]~DUPLICATE_q  ) + ( GND ) + ( \vgaCont|Add1~2  ))
// \vgaCont|Add1~18  = CARRY(( \vgaCont|y[8]~DUPLICATE_q  ) + ( GND ) + ( \vgaCont|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaCont|y[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaCont|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add1~17_sumout ),
	.cout(\vgaCont|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add1~17 .extended_lut = "off";
defparam \vgaCont|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaCont|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y76_N27
cyclonev_lcell_comb \vgaCont|y[9]~feeder (
// Equation(s):
// \vgaCont|y[9]~feeder_combout  = ( \vgaCont|Add1~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaCont|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaCont|y[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaCont|y[9]~feeder .extended_lut = "off";
defparam \vgaCont|y[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vgaCont|y[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y76_N28
dffeas \vgaCont|y[9]~DUPLICATE (
	.clk(\vga_pll|divider~q ),
	.d(\vgaCont|y[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal1~1_combout ),
	.sload(gnd),
	.ena(\vgaCont|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|y[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|y[9]~DUPLICATE .is_wysiwyg = "true";
defparam \vgaCont|y[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N57
cyclonev_lcell_comb \vgaCont|Add1~5 (
// Equation(s):
// \vgaCont|Add1~5_sumout  = SUM(( \vgaCont|y[9]~DUPLICATE_q  ) + ( GND ) + ( \vgaCont|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaCont|y[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaCont|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add1~5 .extended_lut = "off";
defparam \vgaCont|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaCont|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N12
cyclonev_lcell_comb \vgaCont|Equal1~0 (
// Equation(s):
// \vgaCont|Equal1~0_combout  = ( !\vgaCont|Add1~37_sumout  & ( !\vgaCont|Add1~33_sumout  & ( (!\vgaCont|Add1~29_sumout  & (\vgaCont|Add1~25_sumout  & !\vgaCont|Add1~21_sumout )) ) ) )

	.dataa(!\vgaCont|Add1~29_sumout ),
	.datab(gnd),
	.datac(!\vgaCont|Add1~25_sumout ),
	.datad(!\vgaCont|Add1~21_sumout ),
	.datae(!\vgaCont|Add1~37_sumout ),
	.dataf(!\vgaCont|Add1~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaCont|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Equal1~0 .extended_lut = "off";
defparam \vgaCont|Equal1~0 .lut_mask = 64'h0A00000000000000;
defparam \vgaCont|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N6
cyclonev_lcell_comb \vgaCont|Equal1~1 (
// Equation(s):
// \vgaCont|Equal1~1_combout  = ( !\vgaCont|Add1~5_sumout  & ( \vgaCont|Equal1~0_combout  & ( (\vgaCont|Add1~1_sumout  & (\vgaCont|Add1~9_sumout  & (\vgaCont|Add1~17_sumout  & \vgaCont|Add1~13_sumout ))) ) ) )

	.dataa(!\vgaCont|Add1~1_sumout ),
	.datab(!\vgaCont|Add1~9_sumout ),
	.datac(!\vgaCont|Add1~17_sumout ),
	.datad(!\vgaCont|Add1~13_sumout ),
	.datae(!\vgaCont|Add1~5_sumout ),
	.dataf(!\vgaCont|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaCont|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Equal1~1 .extended_lut = "off";
defparam \vgaCont|Equal1~1 .lut_mask = 64'h0000000000010000;
defparam \vgaCont|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y76_N26
dffeas \vgaCont|y[0] (
	.clk(\vga_pll|divider~q ),
	.d(\vgaCont|y[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal1~1_combout ),
	.sload(gnd),
	.ena(\vgaCont|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|y[0] .is_wysiwyg = "true";
defparam \vgaCont|y[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N33
cyclonev_lcell_comb \vgaCont|Add1~25 (
// Equation(s):
// \vgaCont|Add1~25_sumout  = SUM(( \vgaCont|y [1] ) + ( GND ) + ( \vgaCont|Add1~22  ))
// \vgaCont|Add1~26  = CARRY(( \vgaCont|y [1] ) + ( GND ) + ( \vgaCont|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaCont|y [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaCont|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add1~25_sumout ),
	.cout(\vgaCont|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add1~25 .extended_lut = "off";
defparam \vgaCont|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaCont|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N0
cyclonev_lcell_comb \vgaCont|y[1]~feeder (
// Equation(s):
// \vgaCont|y[1]~feeder_combout  = ( \vgaCont|Add1~25_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaCont|Add1~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaCont|y[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaCont|y[1]~feeder .extended_lut = "off";
defparam \vgaCont|y[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vgaCont|y[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y76_N2
dffeas \vgaCont|y[1] (
	.clk(\vga_pll|divider~q ),
	.d(\vgaCont|y[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal1~1_combout ),
	.sload(gnd),
	.ena(\vgaCont|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|y[1] .is_wysiwyg = "true";
defparam \vgaCont|y[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N36
cyclonev_lcell_comb \vgaCont|Add1~29 (
// Equation(s):
// \vgaCont|Add1~29_sumout  = SUM(( \vgaCont|y [2] ) + ( GND ) + ( \vgaCont|Add1~26  ))
// \vgaCont|Add1~30  = CARRY(( \vgaCont|y [2] ) + ( GND ) + ( \vgaCont|Add1~26  ))

	.dataa(gnd),
	.datab(!\vgaCont|y [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaCont|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add1~29_sumout ),
	.cout(\vgaCont|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add1~29 .extended_lut = "off";
defparam \vgaCont|Add1~29 .lut_mask = 64'h0000FFFF00003333;
defparam \vgaCont|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y76_N17
dffeas \vgaCont|y[2] (
	.clk(\vga_pll|divider~q ),
	.d(gnd),
	.asdata(\vgaCont|Add1~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal1~1_combout ),
	.sload(vcc),
	.ena(\vgaCont|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|y[2] .is_wysiwyg = "true";
defparam \vgaCont|y[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N39
cyclonev_lcell_comb \vgaCont|Add1~33 (
// Equation(s):
// \vgaCont|Add1~33_sumout  = SUM(( \vgaCont|y [3] ) + ( GND ) + ( \vgaCont|Add1~30  ))
// \vgaCont|Add1~34  = CARRY(( \vgaCont|y [3] ) + ( GND ) + ( \vgaCont|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaCont|y [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaCont|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add1~33_sumout ),
	.cout(\vgaCont|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add1~33 .extended_lut = "off";
defparam \vgaCont|Add1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaCont|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N3
cyclonev_lcell_comb \vgaCont|y[3]~feeder (
// Equation(s):
// \vgaCont|y[3]~feeder_combout  = ( \vgaCont|Add1~33_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaCont|Add1~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaCont|y[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaCont|y[3]~feeder .extended_lut = "off";
defparam \vgaCont|y[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vgaCont|y[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y76_N5
dffeas \vgaCont|y[3] (
	.clk(\vga_pll|divider~q ),
	.d(\vgaCont|y[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal1~1_combout ),
	.sload(gnd),
	.ena(\vgaCont|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|y[3] .is_wysiwyg = "true";
defparam \vgaCont|y[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N27
cyclonev_lcell_comb \vgaCont|y[4]~feeder (
// Equation(s):
// \vgaCont|y[4]~feeder_combout  = ( \vgaCont|Add1~37_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaCont|Add1~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaCont|y[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaCont|y[4]~feeder .extended_lut = "off";
defparam \vgaCont|y[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vgaCont|y[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y76_N29
dffeas \vgaCont|y[4]~DUPLICATE (
	.clk(\vga_pll|divider~q ),
	.d(\vgaCont|y[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal1~1_combout ),
	.sload(gnd),
	.ena(\vgaCont|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|y[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|y[4]~DUPLICATE .is_wysiwyg = "true";
defparam \vgaCont|y[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y76_N22
dffeas \vgaCont|y[8] (
	.clk(\vga_pll|divider~q ),
	.d(gnd),
	.asdata(\vgaCont|Add1~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal1~1_combout ),
	.sload(vcc),
	.ena(\vgaCont|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|y [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|y[8] .is_wysiwyg = "true";
defparam \vgaCont|y[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y76_N16
dffeas \vgaCont|y[2]~DUPLICATE (
	.clk(\vga_pll|divider~q ),
	.d(gnd),
	.asdata(\vgaCont|Add1~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal1~1_combout ),
	.sload(vcc),
	.ena(\vgaCont|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|y[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|y[2]~DUPLICATE .is_wysiwyg = "true";
defparam \vgaCont|y[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y76_N1
dffeas \vgaCont|y[1]~DUPLICATE (
	.clk(\vga_pll|divider~q ),
	.d(\vgaCont|y[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal1~1_combout ),
	.sload(gnd),
	.ena(\vgaCont|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|y[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|y[1]~DUPLICATE .is_wysiwyg = "true";
defparam \vgaCont|y[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y76_N29
dffeas \vgaCont|y[9] (
	.clk(\vga_pll|divider~q ),
	.d(\vgaCont|y[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal1~1_combout ),
	.sload(gnd),
	.ena(\vgaCont|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|y [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|y[9] .is_wysiwyg = "true";
defparam \vgaCont|y[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y76_N30
cyclonev_lcell_comb \vgaCont|v_sync~0 (
// Equation(s):
// \vgaCont|v_sync~0_combout  = ( !\vgaCont|y [9] & ( !\vgaCont|y [3] & ( (\vgaCont|y [8] & (!\vgaCont|y[2]~DUPLICATE_q  & !\vgaCont|y[1]~DUPLICATE_q )) ) ) )

	.dataa(!\vgaCont|y [8]),
	.datab(!\vgaCont|y[2]~DUPLICATE_q ),
	.datac(!\vgaCont|y[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\vgaCont|y [9]),
	.dataf(!\vgaCont|y [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaCont|v_sync~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaCont|v_sync~0 .extended_lut = "off";
defparam \vgaCont|v_sync~0 .lut_mask = 64'h4040000000000000;
defparam \vgaCont|v_sync~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N18
cyclonev_lcell_comb \vgaCont|v_sync~1 (
// Equation(s):
// \vgaCont|v_sync~1_combout  = ( \vgaCont|y [5] & ( \vgaCont|v_sync~0_combout  & ( (!\vgaCont|y[4]~DUPLICATE_q ) # ((!\vgaCont|y [6]) # (\vgaCont|y [7])) ) ) ) # ( !\vgaCont|y [5] & ( \vgaCont|v_sync~0_combout  ) ) # ( \vgaCont|y [5] & ( 
// !\vgaCont|v_sync~0_combout  ) ) # ( !\vgaCont|y [5] & ( !\vgaCont|v_sync~0_combout  ) )

	.dataa(!\vgaCont|y[4]~DUPLICATE_q ),
	.datab(!\vgaCont|y [7]),
	.datac(!\vgaCont|y [6]),
	.datad(gnd),
	.datae(!\vgaCont|y [5]),
	.dataf(!\vgaCont|v_sync~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaCont|v_sync~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaCont|v_sync~1 .extended_lut = "off";
defparam \vgaCont|v_sync~1 .lut_mask = 64'hFFFFFFFFFFFFFBFB;
defparam \vgaCont|v_sync~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y76_N28
dffeas \vgaCont|y[4] (
	.clk(\vga_pll|divider~q ),
	.d(\vgaCont|y[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal1~1_combout ),
	.sload(gnd),
	.ena(\vgaCont|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|y[4] .is_wysiwyg = "true";
defparam \vgaCont|y[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y76_N12
cyclonev_lcell_comb \vgaCont|sync_b (
// Equation(s):
// \vgaCont|sync_b~combout  = ( \vgaCont|y [7] & ( \vgaCont|y [6] & ( !\vgaCont|h_sync~0_combout  ) ) ) # ( !\vgaCont|y [7] & ( \vgaCont|y [6] & ( (!\vgaCont|h_sync~0_combout ) # ((\vgaCont|v_sync~0_combout  & (\vgaCont|y [5] & \vgaCont|y [4]))) ) ) ) # ( 
// \vgaCont|y [7] & ( !\vgaCont|y [6] & ( !\vgaCont|h_sync~0_combout  ) ) ) # ( !\vgaCont|y [7] & ( !\vgaCont|y [6] & ( !\vgaCont|h_sync~0_combout  ) ) )

	.dataa(!\vgaCont|v_sync~0_combout ),
	.datab(!\vgaCont|y [5]),
	.datac(!\vgaCont|h_sync~0_combout ),
	.datad(!\vgaCont|y [4]),
	.datae(!\vgaCont|y [7]),
	.dataf(!\vgaCont|y [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaCont|sync_b~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaCont|sync_b .extended_lut = "off";
defparam \vgaCont|sync_b .lut_mask = 64'hF0F0F0F0F0F1F0F0;
defparam \vgaCont|sync_b .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N39
cyclonev_lcell_comb \vgaCont|blank_b (
// Equation(s):
// \vgaCont|blank_b~combout  = ( \vgaCont|y[9]~DUPLICATE_q  & ( \vgaCont|y [8] ) ) # ( !\vgaCont|y[9]~DUPLICATE_q  & ( \vgaCont|y [8] ) ) # ( \vgaCont|y[9]~DUPLICATE_q  & ( !\vgaCont|y [8] ) ) # ( !\vgaCont|y[9]~DUPLICATE_q  & ( !\vgaCont|y [8] & ( 
// (\vgaCont|x [8]) # (\vgaCont|x [9]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaCont|x [9]),
	.datad(!\vgaCont|x [8]),
	.datae(!\vgaCont|y[9]~DUPLICATE_q ),
	.dataf(!\vgaCont|y [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaCont|blank_b~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaCont|blank_b .extended_lut = "off";
defparam \vgaCont|blank_b .lut_mask = 64'h0FFFFFFFFFFFFFFF;
defparam \vgaCont|blank_b .shared_arith = "off";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N0
cyclonev_lcell_comb \micro_arch|Add0~13 (
// Equation(s):
// \micro_arch|Add0~13_sumout  = SUM(( \micro_arch|memAddress [0] ) + ( VCC ) + ( !VCC ))
// \micro_arch|Add0~14  = CARRY(( \micro_arch|memAddress [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\micro_arch|memAddress [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\micro_arch|Add0~13_sumout ),
	.cout(\micro_arch|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \micro_arch|Add0~13 .extended_lut = "off";
defparam \micro_arch|Add0~13 .lut_mask = 64'h00000000000000FF;
defparam \micro_arch|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y72_N14
dffeas \micro_arch|memAddress[24] (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\micro_arch|LessThan1~3_combout ),
	.sload(gnd),
	.ena(\micro_arch|memAddress[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|memAddress [24]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|memAddress[24] .is_wysiwyg = "true";
defparam \micro_arch|memAddress[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y72_N54
cyclonev_lcell_comb \micro_arch|LessThan1~0 (
// Equation(s):
// \micro_arch|LessThan1~0_combout  = ( !\micro_arch|memAddress [25] & ( !\micro_arch|memAddress [24] & ( (!\micro_arch|memAddress [26] & !\micro_arch|memAddress [27]) ) ) )

	.dataa(gnd),
	.datab(!\micro_arch|memAddress [26]),
	.datac(!\micro_arch|memAddress [27]),
	.datad(gnd),
	.datae(!\micro_arch|memAddress [25]),
	.dataf(!\micro_arch|memAddress [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\micro_arch|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \micro_arch|LessThan1~0 .extended_lut = "off";
defparam \micro_arch|LessThan1~0 .lut_mask = 64'hC0C0000000000000;
defparam \micro_arch|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y73_N52
dffeas \micro_arch|memAddress[17]~DUPLICATE (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\micro_arch|LessThan1~3_combout ),
	.sload(gnd),
	.ena(\micro_arch|memAddress[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|memAddress[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|memAddress[17]~DUPLICATE .is_wysiwyg = "true";
defparam \micro_arch|memAddress[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y72_N8
dffeas \micro_arch|memAddress[22] (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\micro_arch|LessThan1~3_combout ),
	.sload(gnd),
	.ena(\micro_arch|memAddress[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|memAddress [22]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|memAddress[22] .is_wysiwyg = "true";
defparam \micro_arch|memAddress[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y73_N56
dffeas \micro_arch|memAddress[18] (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\micro_arch|LessThan1~3_combout ),
	.sload(gnd),
	.ena(\micro_arch|memAddress[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|memAddress [18]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|memAddress[18] .is_wysiwyg = "true";
defparam \micro_arch|memAddress[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y72_N39
cyclonev_lcell_comb \micro_arch|LessThan1~1 (
// Equation(s):
// \micro_arch|LessThan1~1_combout  = ( !\micro_arch|memAddress [18] & ( (!\micro_arch|memAddress [19] & (!\micro_arch|memAddress [21] & (!\micro_arch|memAddress [22] & !\micro_arch|memAddress [20]))) ) )

	.dataa(!\micro_arch|memAddress [19]),
	.datab(!\micro_arch|memAddress [21]),
	.datac(!\micro_arch|memAddress [22]),
	.datad(!\micro_arch|memAddress [20]),
	.datae(gnd),
	.dataf(!\micro_arch|memAddress [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\micro_arch|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \micro_arch|LessThan1~1 .extended_lut = "off";
defparam \micro_arch|LessThan1~1 .lut_mask = 64'h8000800000000000;
defparam \micro_arch|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y72_N26
dffeas \micro_arch|memAddress[28] (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\micro_arch|LessThan1~3_combout ),
	.sload(gnd),
	.ena(\micro_arch|memAddress[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|memAddress [28]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|memAddress[28] .is_wysiwyg = "true";
defparam \micro_arch|memAddress[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y72_N42
cyclonev_lcell_comb \micro_arch|memAddress[22]~0 (
// Equation(s):
// \micro_arch|memAddress[22]~0_combout  = ( \vgaCont|blank_b~combout  & ( \micro_arch|memAddress [28] ) ) # ( !\vgaCont|blank_b~combout  & ( \micro_arch|memAddress [28] ) ) # ( \vgaCont|blank_b~combout  & ( !\micro_arch|memAddress [28] & ( 
// (!\micro_arch|LessThan1~0_combout ) # (((!\micro_arch|LessThan1~2_combout ) # (!\micro_arch|LessThan1~1_combout )) # (\micro_arch|memAddress[17]~DUPLICATE_q )) ) ) ) # ( !\vgaCont|blank_b~combout  & ( !\micro_arch|memAddress [28] ) )

	.dataa(!\micro_arch|LessThan1~0_combout ),
	.datab(!\micro_arch|memAddress[17]~DUPLICATE_q ),
	.datac(!\micro_arch|LessThan1~2_combout ),
	.datad(!\micro_arch|LessThan1~1_combout ),
	.datae(!\vgaCont|blank_b~combout ),
	.dataf(!\micro_arch|memAddress [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\micro_arch|memAddress[22]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \micro_arch|memAddress[22]~0 .extended_lut = "off";
defparam \micro_arch|memAddress[22]~0 .lut_mask = 64'hFFFFFFFBFFFFFFFF;
defparam \micro_arch|memAddress[22]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y73_N1
dffeas \micro_arch|memAddress[0] (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\micro_arch|LessThan1~3_combout ),
	.sload(gnd),
	.ena(\micro_arch|memAddress[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|memAddress [0]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|memAddress[0] .is_wysiwyg = "true";
defparam \micro_arch|memAddress[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N3
cyclonev_lcell_comb \micro_arch|Add0~17 (
// Equation(s):
// \micro_arch|Add0~17_sumout  = SUM(( \micro_arch|memAddress [1] ) + ( GND ) + ( \micro_arch|Add0~14  ))
// \micro_arch|Add0~18  = CARRY(( \micro_arch|memAddress [1] ) + ( GND ) + ( \micro_arch|Add0~14  ))

	.dataa(!\micro_arch|memAddress [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\micro_arch|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\micro_arch|Add0~17_sumout ),
	.cout(\micro_arch|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \micro_arch|Add0~17 .extended_lut = "off";
defparam \micro_arch|Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \micro_arch|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y73_N5
dffeas \micro_arch|memAddress[1] (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\micro_arch|LessThan1~3_combout ),
	.sload(gnd),
	.ena(\micro_arch|memAddress[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|memAddress [1]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|memAddress[1] .is_wysiwyg = "true";
defparam \micro_arch|memAddress[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N6
cyclonev_lcell_comb \micro_arch|Add0~21 (
// Equation(s):
// \micro_arch|Add0~21_sumout  = SUM(( \micro_arch|memAddress [2] ) + ( GND ) + ( \micro_arch|Add0~18  ))
// \micro_arch|Add0~22  = CARRY(( \micro_arch|memAddress [2] ) + ( GND ) + ( \micro_arch|Add0~18  ))

	.dataa(gnd),
	.datab(!\micro_arch|memAddress [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\micro_arch|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\micro_arch|Add0~21_sumout ),
	.cout(\micro_arch|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \micro_arch|Add0~21 .extended_lut = "off";
defparam \micro_arch|Add0~21 .lut_mask = 64'h0000FFFF00003333;
defparam \micro_arch|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y73_N8
dffeas \micro_arch|memAddress[2] (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\micro_arch|LessThan1~3_combout ),
	.sload(gnd),
	.ena(\micro_arch|memAddress[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|memAddress [2]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|memAddress[2] .is_wysiwyg = "true";
defparam \micro_arch|memAddress[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N9
cyclonev_lcell_comb \micro_arch|Add0~25 (
// Equation(s):
// \micro_arch|Add0~25_sumout  = SUM(( \micro_arch|memAddress [3] ) + ( GND ) + ( \micro_arch|Add0~22  ))
// \micro_arch|Add0~26  = CARRY(( \micro_arch|memAddress [3] ) + ( GND ) + ( \micro_arch|Add0~22  ))

	.dataa(!\micro_arch|memAddress [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\micro_arch|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\micro_arch|Add0~25_sumout ),
	.cout(\micro_arch|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \micro_arch|Add0~25 .extended_lut = "off";
defparam \micro_arch|Add0~25 .lut_mask = 64'h0000FFFF00005555;
defparam \micro_arch|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y73_N10
dffeas \micro_arch|memAddress[3] (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\micro_arch|LessThan1~3_combout ),
	.sload(gnd),
	.ena(\micro_arch|memAddress[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|memAddress [3]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|memAddress[3] .is_wysiwyg = "true";
defparam \micro_arch|memAddress[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N12
cyclonev_lcell_comb \micro_arch|Add0~29 (
// Equation(s):
// \micro_arch|Add0~29_sumout  = SUM(( \micro_arch|memAddress [4] ) + ( GND ) + ( \micro_arch|Add0~26  ))
// \micro_arch|Add0~30  = CARRY(( \micro_arch|memAddress [4] ) + ( GND ) + ( \micro_arch|Add0~26  ))

	.dataa(gnd),
	.datab(!\micro_arch|memAddress [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\micro_arch|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\micro_arch|Add0~29_sumout ),
	.cout(\micro_arch|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \micro_arch|Add0~29 .extended_lut = "off";
defparam \micro_arch|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \micro_arch|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y73_N14
dffeas \micro_arch|memAddress[4] (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\micro_arch|LessThan1~3_combout ),
	.sload(gnd),
	.ena(\micro_arch|memAddress[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|memAddress [4]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|memAddress[4] .is_wysiwyg = "true";
defparam \micro_arch|memAddress[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N15
cyclonev_lcell_comb \micro_arch|Add0~33 (
// Equation(s):
// \micro_arch|Add0~33_sumout  = SUM(( \micro_arch|memAddress [5] ) + ( GND ) + ( \micro_arch|Add0~30  ))
// \micro_arch|Add0~34  = CARRY(( \micro_arch|memAddress [5] ) + ( GND ) + ( \micro_arch|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\micro_arch|memAddress [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\micro_arch|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\micro_arch|Add0~33_sumout ),
	.cout(\micro_arch|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \micro_arch|Add0~33 .extended_lut = "off";
defparam \micro_arch|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \micro_arch|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y73_N17
dffeas \micro_arch|memAddress[5] (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\micro_arch|LessThan1~3_combout ),
	.sload(gnd),
	.ena(\micro_arch|memAddress[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|memAddress [5]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|memAddress[5] .is_wysiwyg = "true";
defparam \micro_arch|memAddress[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N18
cyclonev_lcell_comb \micro_arch|Add0~37 (
// Equation(s):
// \micro_arch|Add0~37_sumout  = SUM(( \micro_arch|memAddress[6]~DUPLICATE_q  ) + ( GND ) + ( \micro_arch|Add0~34  ))
// \micro_arch|Add0~38  = CARRY(( \micro_arch|memAddress[6]~DUPLICATE_q  ) + ( GND ) + ( \micro_arch|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\micro_arch|memAddress[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\micro_arch|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\micro_arch|Add0~37_sumout ),
	.cout(\micro_arch|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \micro_arch|Add0~37 .extended_lut = "off";
defparam \micro_arch|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \micro_arch|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y73_N19
dffeas \micro_arch|memAddress[6]~DUPLICATE (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\micro_arch|LessThan1~3_combout ),
	.sload(gnd),
	.ena(\micro_arch|memAddress[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|memAddress[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|memAddress[6]~DUPLICATE .is_wysiwyg = "true";
defparam \micro_arch|memAddress[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N21
cyclonev_lcell_comb \micro_arch|Add0~41 (
// Equation(s):
// \micro_arch|Add0~41_sumout  = SUM(( \micro_arch|memAddress [7] ) + ( GND ) + ( \micro_arch|Add0~38  ))
// \micro_arch|Add0~42  = CARRY(( \micro_arch|memAddress [7] ) + ( GND ) + ( \micro_arch|Add0~38  ))

	.dataa(!\micro_arch|memAddress [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\micro_arch|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\micro_arch|Add0~41_sumout ),
	.cout(\micro_arch|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \micro_arch|Add0~41 .extended_lut = "off";
defparam \micro_arch|Add0~41 .lut_mask = 64'h0000FFFF00005555;
defparam \micro_arch|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y73_N23
dffeas \micro_arch|memAddress[7] (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\micro_arch|LessThan1~3_combout ),
	.sload(gnd),
	.ena(\micro_arch|memAddress[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|memAddress [7]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|memAddress[7] .is_wysiwyg = "true";
defparam \micro_arch|memAddress[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N24
cyclonev_lcell_comb \micro_arch|Add0~45 (
// Equation(s):
// \micro_arch|Add0~45_sumout  = SUM(( \micro_arch|memAddress [8] ) + ( GND ) + ( \micro_arch|Add0~42  ))
// \micro_arch|Add0~46  = CARRY(( \micro_arch|memAddress [8] ) + ( GND ) + ( \micro_arch|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\micro_arch|memAddress [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\micro_arch|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\micro_arch|Add0~45_sumout ),
	.cout(\micro_arch|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \micro_arch|Add0~45 .extended_lut = "off";
defparam \micro_arch|Add0~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \micro_arch|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y73_N25
dffeas \micro_arch|memAddress[8] (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\micro_arch|LessThan1~3_combout ),
	.sload(gnd),
	.ena(\micro_arch|memAddress[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|memAddress [8]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|memAddress[8] .is_wysiwyg = "true";
defparam \micro_arch|memAddress[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N27
cyclonev_lcell_comb \micro_arch|Add0~49 (
// Equation(s):
// \micro_arch|Add0~49_sumout  = SUM(( \micro_arch|memAddress [9] ) + ( GND ) + ( \micro_arch|Add0~46  ))
// \micro_arch|Add0~50  = CARRY(( \micro_arch|memAddress [9] ) + ( GND ) + ( \micro_arch|Add0~46  ))

	.dataa(!\micro_arch|memAddress [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\micro_arch|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\micro_arch|Add0~49_sumout ),
	.cout(\micro_arch|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \micro_arch|Add0~49 .extended_lut = "off";
defparam \micro_arch|Add0~49 .lut_mask = 64'h0000FFFF00005555;
defparam \micro_arch|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y73_N29
dffeas \micro_arch|memAddress[9] (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\micro_arch|LessThan1~3_combout ),
	.sload(gnd),
	.ena(\micro_arch|memAddress[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|memAddress [9]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|memAddress[9] .is_wysiwyg = "true";
defparam \micro_arch|memAddress[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N30
cyclonev_lcell_comb \micro_arch|Add0~53 (
// Equation(s):
// \micro_arch|Add0~53_sumout  = SUM(( \micro_arch|memAddress [10] ) + ( GND ) + ( \micro_arch|Add0~50  ))
// \micro_arch|Add0~54  = CARRY(( \micro_arch|memAddress [10] ) + ( GND ) + ( \micro_arch|Add0~50  ))

	.dataa(gnd),
	.datab(!\micro_arch|memAddress [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\micro_arch|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\micro_arch|Add0~53_sumout ),
	.cout(\micro_arch|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \micro_arch|Add0~53 .extended_lut = "off";
defparam \micro_arch|Add0~53 .lut_mask = 64'h0000FFFF00003333;
defparam \micro_arch|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y73_N32
dffeas \micro_arch|memAddress[10] (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\micro_arch|LessThan1~3_combout ),
	.sload(gnd),
	.ena(\micro_arch|memAddress[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|memAddress [10]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|memAddress[10] .is_wysiwyg = "true";
defparam \micro_arch|memAddress[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N33
cyclonev_lcell_comb \micro_arch|Add0~57 (
// Equation(s):
// \micro_arch|Add0~57_sumout  = SUM(( \micro_arch|memAddress [11] ) + ( GND ) + ( \micro_arch|Add0~54  ))
// \micro_arch|Add0~58  = CARRY(( \micro_arch|memAddress [11] ) + ( GND ) + ( \micro_arch|Add0~54  ))

	.dataa(!\micro_arch|memAddress [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\micro_arch|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\micro_arch|Add0~57_sumout ),
	.cout(\micro_arch|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \micro_arch|Add0~57 .extended_lut = "off";
defparam \micro_arch|Add0~57 .lut_mask = 64'h0000FFFF00005555;
defparam \micro_arch|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y73_N35
dffeas \micro_arch|memAddress[11] (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\micro_arch|LessThan1~3_combout ),
	.sload(gnd),
	.ena(\micro_arch|memAddress[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|memAddress [11]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|memAddress[11] .is_wysiwyg = "true";
defparam \micro_arch|memAddress[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N36
cyclonev_lcell_comb \micro_arch|Add0~61 (
// Equation(s):
// \micro_arch|Add0~61_sumout  = SUM(( \micro_arch|memAddress [12] ) + ( GND ) + ( \micro_arch|Add0~58  ))
// \micro_arch|Add0~62  = CARRY(( \micro_arch|memAddress [12] ) + ( GND ) + ( \micro_arch|Add0~58  ))

	.dataa(!\micro_arch|memAddress [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\micro_arch|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\micro_arch|Add0~61_sumout ),
	.cout(\micro_arch|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \micro_arch|Add0~61 .extended_lut = "off";
defparam \micro_arch|Add0~61 .lut_mask = 64'h0000FFFF00005555;
defparam \micro_arch|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y73_N38
dffeas \micro_arch|memAddress[12] (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\micro_arch|LessThan1~3_combout ),
	.sload(gnd),
	.ena(\micro_arch|memAddress[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|memAddress [12]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|memAddress[12] .is_wysiwyg = "true";
defparam \micro_arch|memAddress[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N39
cyclonev_lcell_comb \micro_arch|Add0~9 (
// Equation(s):
// \micro_arch|Add0~9_sumout  = SUM(( \micro_arch|memAddress [13] ) + ( GND ) + ( \micro_arch|Add0~62  ))
// \micro_arch|Add0~10  = CARRY(( \micro_arch|memAddress [13] ) + ( GND ) + ( \micro_arch|Add0~62  ))

	.dataa(gnd),
	.datab(!\micro_arch|memAddress [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\micro_arch|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\micro_arch|Add0~9_sumout ),
	.cout(\micro_arch|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \micro_arch|Add0~9 .extended_lut = "off";
defparam \micro_arch|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \micro_arch|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y73_N40
dffeas \micro_arch|memAddress[13] (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\micro_arch|LessThan1~3_combout ),
	.sload(gnd),
	.ena(\micro_arch|memAddress[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|memAddress [13]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|memAddress[13] .is_wysiwyg = "true";
defparam \micro_arch|memAddress[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N42
cyclonev_lcell_comb \micro_arch|Add0~1 (
// Equation(s):
// \micro_arch|Add0~1_sumout  = SUM(( \micro_arch|memAddress[14]~DUPLICATE_q  ) + ( GND ) + ( \micro_arch|Add0~10  ))
// \micro_arch|Add0~2  = CARRY(( \micro_arch|memAddress[14]~DUPLICATE_q  ) + ( GND ) + ( \micro_arch|Add0~10  ))

	.dataa(gnd),
	.datab(!\micro_arch|memAddress[14]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\micro_arch|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\micro_arch|Add0~1_sumout ),
	.cout(\micro_arch|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \micro_arch|Add0~1 .extended_lut = "off";
defparam \micro_arch|Add0~1 .lut_mask = 64'h0000FFFF00003333;
defparam \micro_arch|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N45
cyclonev_lcell_comb \micro_arch|Add0~5 (
// Equation(s):
// \micro_arch|Add0~5_sumout  = SUM(( \micro_arch|memAddress [15] ) + ( GND ) + ( \micro_arch|Add0~2  ))
// \micro_arch|Add0~6  = CARRY(( \micro_arch|memAddress [15] ) + ( GND ) + ( \micro_arch|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\micro_arch|memAddress [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\micro_arch|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\micro_arch|Add0~5_sumout ),
	.cout(\micro_arch|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \micro_arch|Add0~5 .extended_lut = "off";
defparam \micro_arch|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \micro_arch|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y73_N46
dffeas \micro_arch|memAddress[15] (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\micro_arch|LessThan1~3_combout ),
	.sload(gnd),
	.ena(\micro_arch|memAddress[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|memAddress [15]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|memAddress[15] .is_wysiwyg = "true";
defparam \micro_arch|memAddress[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N48
cyclonev_lcell_comb \micro_arch|Add0~109 (
// Equation(s):
// \micro_arch|Add0~109_sumout  = SUM(( \micro_arch|memAddress [16] ) + ( GND ) + ( \micro_arch|Add0~6  ))
// \micro_arch|Add0~110  = CARRY(( \micro_arch|memAddress [16] ) + ( GND ) + ( \micro_arch|Add0~6  ))

	.dataa(gnd),
	.datab(!\micro_arch|memAddress [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\micro_arch|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\micro_arch|Add0~109_sumout ),
	.cout(\micro_arch|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \micro_arch|Add0~109 .extended_lut = "off";
defparam \micro_arch|Add0~109 .lut_mask = 64'h0000FFFF00003333;
defparam \micro_arch|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y73_N49
dffeas \micro_arch|memAddress[16] (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\micro_arch|LessThan1~3_combout ),
	.sload(gnd),
	.ena(\micro_arch|memAddress[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|memAddress [16]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|memAddress[16] .is_wysiwyg = "true";
defparam \micro_arch|memAddress[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N51
cyclonev_lcell_comb \micro_arch|Add0~65 (
// Equation(s):
// \micro_arch|Add0~65_sumout  = SUM(( \micro_arch|memAddress [17] ) + ( GND ) + ( \micro_arch|Add0~110  ))
// \micro_arch|Add0~66  = CARRY(( \micro_arch|memAddress [17] ) + ( GND ) + ( \micro_arch|Add0~110  ))

	.dataa(!\micro_arch|memAddress [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\micro_arch|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\micro_arch|Add0~65_sumout ),
	.cout(\micro_arch|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \micro_arch|Add0~65 .extended_lut = "off";
defparam \micro_arch|Add0~65 .lut_mask = 64'h0000FFFF00005555;
defparam \micro_arch|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y73_N53
dffeas \micro_arch|memAddress[17] (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\micro_arch|LessThan1~3_combout ),
	.sload(gnd),
	.ena(\micro_arch|memAddress[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|memAddress [17]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|memAddress[17] .is_wysiwyg = "true";
defparam \micro_arch|memAddress[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N54
cyclonev_lcell_comb \micro_arch|Add0~105 (
// Equation(s):
// \micro_arch|Add0~105_sumout  = SUM(( \micro_arch|memAddress[18]~DUPLICATE_q  ) + ( GND ) + ( \micro_arch|Add0~66  ))
// \micro_arch|Add0~106  = CARRY(( \micro_arch|memAddress[18]~DUPLICATE_q  ) + ( GND ) + ( \micro_arch|Add0~66  ))

	.dataa(!\micro_arch|memAddress[18]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\micro_arch|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\micro_arch|Add0~105_sumout ),
	.cout(\micro_arch|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \micro_arch|Add0~105 .extended_lut = "off";
defparam \micro_arch|Add0~105 .lut_mask = 64'h0000FFFF00005555;
defparam \micro_arch|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y73_N55
dffeas \micro_arch|memAddress[18]~DUPLICATE (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\micro_arch|LessThan1~3_combout ),
	.sload(gnd),
	.ena(\micro_arch|memAddress[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|memAddress[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|memAddress[18]~DUPLICATE .is_wysiwyg = "true";
defparam \micro_arch|memAddress[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N57
cyclonev_lcell_comb \micro_arch|Add0~101 (
// Equation(s):
// \micro_arch|Add0~101_sumout  = SUM(( \micro_arch|memAddress [19] ) + ( GND ) + ( \micro_arch|Add0~106  ))
// \micro_arch|Add0~102  = CARRY(( \micro_arch|memAddress [19] ) + ( GND ) + ( \micro_arch|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\micro_arch|memAddress [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\micro_arch|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\micro_arch|Add0~101_sumout ),
	.cout(\micro_arch|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \micro_arch|Add0~101 .extended_lut = "off";
defparam \micro_arch|Add0~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \micro_arch|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y72_N38
dffeas \micro_arch|memAddress[19] (
	.clk(\vga_pll|divider~q ),
	.d(gnd),
	.asdata(\micro_arch|Add0~101_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\micro_arch|LessThan1~3_combout ),
	.sload(vcc),
	.ena(\micro_arch|memAddress[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|memAddress [19]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|memAddress[19] .is_wysiwyg = "true";
defparam \micro_arch|memAddress[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y72_N0
cyclonev_lcell_comb \micro_arch|Add0~97 (
// Equation(s):
// \micro_arch|Add0~97_sumout  = SUM(( \micro_arch|memAddress [20] ) + ( GND ) + ( \micro_arch|Add0~102  ))
// \micro_arch|Add0~98  = CARRY(( \micro_arch|memAddress [20] ) + ( GND ) + ( \micro_arch|Add0~102  ))

	.dataa(!\micro_arch|memAddress [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\micro_arch|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\micro_arch|Add0~97_sumout ),
	.cout(\micro_arch|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \micro_arch|Add0~97 .extended_lut = "off";
defparam \micro_arch|Add0~97 .lut_mask = 64'h0000FFFF00005555;
defparam \micro_arch|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y72_N1
dffeas \micro_arch|memAddress[20] (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\micro_arch|LessThan1~3_combout ),
	.sload(gnd),
	.ena(\micro_arch|memAddress[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|memAddress [20]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|memAddress[20] .is_wysiwyg = "true";
defparam \micro_arch|memAddress[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y72_N3
cyclonev_lcell_comb \micro_arch|Add0~93 (
// Equation(s):
// \micro_arch|Add0~93_sumout  = SUM(( \micro_arch|memAddress [21] ) + ( GND ) + ( \micro_arch|Add0~98  ))
// \micro_arch|Add0~94  = CARRY(( \micro_arch|memAddress [21] ) + ( GND ) + ( \micro_arch|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\micro_arch|memAddress [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\micro_arch|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\micro_arch|Add0~93_sumout ),
	.cout(\micro_arch|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \micro_arch|Add0~93 .extended_lut = "off";
defparam \micro_arch|Add0~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \micro_arch|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y72_N4
dffeas \micro_arch|memAddress[21] (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\micro_arch|LessThan1~3_combout ),
	.sload(gnd),
	.ena(\micro_arch|memAddress[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|memAddress [21]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|memAddress[21] .is_wysiwyg = "true";
defparam \micro_arch|memAddress[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y72_N6
cyclonev_lcell_comb \micro_arch|Add0~89 (
// Equation(s):
// \micro_arch|Add0~89_sumout  = SUM(( \micro_arch|memAddress[22]~DUPLICATE_q  ) + ( GND ) + ( \micro_arch|Add0~94  ))
// \micro_arch|Add0~90  = CARRY(( \micro_arch|memAddress[22]~DUPLICATE_q  ) + ( GND ) + ( \micro_arch|Add0~94  ))

	.dataa(gnd),
	.datab(!\micro_arch|memAddress[22]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\micro_arch|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\micro_arch|Add0~89_sumout ),
	.cout(\micro_arch|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \micro_arch|Add0~89 .extended_lut = "off";
defparam \micro_arch|Add0~89 .lut_mask = 64'h0000FFFF00003333;
defparam \micro_arch|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y72_N7
dffeas \micro_arch|memAddress[22]~DUPLICATE (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\micro_arch|LessThan1~3_combout ),
	.sload(gnd),
	.ena(\micro_arch|memAddress[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|memAddress[22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|memAddress[22]~DUPLICATE .is_wysiwyg = "true";
defparam \micro_arch|memAddress[22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y72_N9
cyclonev_lcell_comb \micro_arch|Add0~113 (
// Equation(s):
// \micro_arch|Add0~113_sumout  = SUM(( \micro_arch|memAddress [23] ) + ( GND ) + ( \micro_arch|Add0~90  ))
// \micro_arch|Add0~114  = CARRY(( \micro_arch|memAddress [23] ) + ( GND ) + ( \micro_arch|Add0~90  ))

	.dataa(!\micro_arch|memAddress [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\micro_arch|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\micro_arch|Add0~113_sumout ),
	.cout(\micro_arch|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \micro_arch|Add0~113 .extended_lut = "off";
defparam \micro_arch|Add0~113 .lut_mask = 64'h0000FFFF00005555;
defparam \micro_arch|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y72_N11
dffeas \micro_arch|memAddress[23] (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\micro_arch|LessThan1~3_combout ),
	.sload(gnd),
	.ena(\micro_arch|memAddress[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|memAddress [23]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|memAddress[23] .is_wysiwyg = "true";
defparam \micro_arch|memAddress[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y72_N12
cyclonev_lcell_comb \micro_arch|Add0~85 (
// Equation(s):
// \micro_arch|Add0~85_sumout  = SUM(( \micro_arch|memAddress[24]~DUPLICATE_q  ) + ( GND ) + ( \micro_arch|Add0~114  ))
// \micro_arch|Add0~86  = CARRY(( \micro_arch|memAddress[24]~DUPLICATE_q  ) + ( GND ) + ( \micro_arch|Add0~114  ))

	.dataa(gnd),
	.datab(!\micro_arch|memAddress[24]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\micro_arch|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\micro_arch|Add0~85_sumout ),
	.cout(\micro_arch|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \micro_arch|Add0~85 .extended_lut = "off";
defparam \micro_arch|Add0~85 .lut_mask = 64'h0000FFFF00003333;
defparam \micro_arch|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y72_N13
dffeas \micro_arch|memAddress[24]~DUPLICATE (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\micro_arch|LessThan1~3_combout ),
	.sload(gnd),
	.ena(\micro_arch|memAddress[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|memAddress[24]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|memAddress[24]~DUPLICATE .is_wysiwyg = "true";
defparam \micro_arch|memAddress[24]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y72_N15
cyclonev_lcell_comb \micro_arch|Add0~81 (
// Equation(s):
// \micro_arch|Add0~81_sumout  = SUM(( \micro_arch|memAddress [25] ) + ( GND ) + ( \micro_arch|Add0~86  ))
// \micro_arch|Add0~82  = CARRY(( \micro_arch|memAddress [25] ) + ( GND ) + ( \micro_arch|Add0~86  ))

	.dataa(!\micro_arch|memAddress [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\micro_arch|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\micro_arch|Add0~81_sumout ),
	.cout(\micro_arch|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \micro_arch|Add0~81 .extended_lut = "off";
defparam \micro_arch|Add0~81 .lut_mask = 64'h0000FFFF00005555;
defparam \micro_arch|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y72_N16
dffeas \micro_arch|memAddress[25] (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\micro_arch|LessThan1~3_combout ),
	.sload(gnd),
	.ena(\micro_arch|memAddress[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|memAddress [25]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|memAddress[25] .is_wysiwyg = "true";
defparam \micro_arch|memAddress[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y72_N18
cyclonev_lcell_comb \micro_arch|Add0~77 (
// Equation(s):
// \micro_arch|Add0~77_sumout  = SUM(( \micro_arch|memAddress [26] ) + ( GND ) + ( \micro_arch|Add0~82  ))
// \micro_arch|Add0~78  = CARRY(( \micro_arch|memAddress [26] ) + ( GND ) + ( \micro_arch|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\micro_arch|memAddress [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\micro_arch|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\micro_arch|Add0~77_sumout ),
	.cout(\micro_arch|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \micro_arch|Add0~77 .extended_lut = "off";
defparam \micro_arch|Add0~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \micro_arch|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y72_N20
dffeas \micro_arch|memAddress[26] (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\micro_arch|LessThan1~3_combout ),
	.sload(gnd),
	.ena(\micro_arch|memAddress[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|memAddress [26]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|memAddress[26] .is_wysiwyg = "true";
defparam \micro_arch|memAddress[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y72_N21
cyclonev_lcell_comb \micro_arch|Add0~73 (
// Equation(s):
// \micro_arch|Add0~73_sumout  = SUM(( \micro_arch|memAddress [27] ) + ( GND ) + ( \micro_arch|Add0~78  ))
// \micro_arch|Add0~74  = CARRY(( \micro_arch|memAddress [27] ) + ( GND ) + ( \micro_arch|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\micro_arch|memAddress [27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\micro_arch|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\micro_arch|Add0~73_sumout ),
	.cout(\micro_arch|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \micro_arch|Add0~73 .extended_lut = "off";
defparam \micro_arch|Add0~73 .lut_mask = 64'h0000FFFF000000FF;
defparam \micro_arch|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y72_N23
dffeas \micro_arch|memAddress[27] (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\micro_arch|LessThan1~3_combout ),
	.sload(gnd),
	.ena(\micro_arch|memAddress[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|memAddress [27]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|memAddress[27] .is_wysiwyg = "true";
defparam \micro_arch|memAddress[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y72_N24
cyclonev_lcell_comb \micro_arch|Add0~69 (
// Equation(s):
// \micro_arch|Add0~69_sumout  = SUM(( \micro_arch|memAddress[28]~DUPLICATE_q  ) + ( GND ) + ( \micro_arch|Add0~74  ))
// \micro_arch|Add0~70  = CARRY(( \micro_arch|memAddress[28]~DUPLICATE_q  ) + ( GND ) + ( \micro_arch|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\micro_arch|memAddress[28]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\micro_arch|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\micro_arch|Add0~69_sumout ),
	.cout(\micro_arch|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \micro_arch|Add0~69 .extended_lut = "off";
defparam \micro_arch|Add0~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \micro_arch|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y72_N25
dffeas \micro_arch|memAddress[28]~DUPLICATE (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\micro_arch|LessThan1~3_combout ),
	.sload(gnd),
	.ena(\micro_arch|memAddress[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|memAddress[28]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|memAddress[28]~DUPLICATE .is_wysiwyg = "true";
defparam \micro_arch|memAddress[28]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y72_N27
cyclonev_lcell_comb \micro_arch|Add0~125 (
// Equation(s):
// \micro_arch|Add0~125_sumout  = SUM(( \micro_arch|memAddress[29]~DUPLICATE_q  ) + ( GND ) + ( \micro_arch|Add0~70  ))
// \micro_arch|Add0~126  = CARRY(( \micro_arch|memAddress[29]~DUPLICATE_q  ) + ( GND ) + ( \micro_arch|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\micro_arch|memAddress[29]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\micro_arch|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\micro_arch|Add0~125_sumout ),
	.cout(\micro_arch|Add0~126 ),
	.shareout());
// synopsys translate_off
defparam \micro_arch|Add0~125 .extended_lut = "off";
defparam \micro_arch|Add0~125 .lut_mask = 64'h0000FFFF00000F0F;
defparam \micro_arch|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y72_N28
dffeas \micro_arch|memAddress[29]~DUPLICATE (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~125_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\micro_arch|LessThan1~3_combout ),
	.sload(gnd),
	.ena(\micro_arch|memAddress[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|memAddress[29]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|memAddress[29]~DUPLICATE .is_wysiwyg = "true";
defparam \micro_arch|memAddress[29]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y72_N30
cyclonev_lcell_comb \micro_arch|Add0~121 (
// Equation(s):
// \micro_arch|Add0~121_sumout  = SUM(( \micro_arch|memAddress[30]~DUPLICATE_q  ) + ( GND ) + ( \micro_arch|Add0~126  ))
// \micro_arch|Add0~122  = CARRY(( \micro_arch|memAddress[30]~DUPLICATE_q  ) + ( GND ) + ( \micro_arch|Add0~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\micro_arch|memAddress[30]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\micro_arch|Add0~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\micro_arch|Add0~121_sumout ),
	.cout(\micro_arch|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \micro_arch|Add0~121 .extended_lut = "off";
defparam \micro_arch|Add0~121 .lut_mask = 64'h0000FFFF00000F0F;
defparam \micro_arch|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y72_N31
dffeas \micro_arch|memAddress[30]~DUPLICATE (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~121_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\micro_arch|LessThan1~3_combout ),
	.sload(gnd),
	.ena(\micro_arch|memAddress[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|memAddress[30]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|memAddress[30]~DUPLICATE .is_wysiwyg = "true";
defparam \micro_arch|memAddress[30]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y72_N33
cyclonev_lcell_comb \micro_arch|Add0~117 (
// Equation(s):
// \micro_arch|Add0~117_sumout  = SUM(( \micro_arch|memAddress [31] ) + ( GND ) + ( \micro_arch|Add0~122  ))

	.dataa(!\micro_arch|memAddress [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\micro_arch|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\micro_arch|Add0~117_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \micro_arch|Add0~117 .extended_lut = "off";
defparam \micro_arch|Add0~117 .lut_mask = 64'h0000FFFF00005555;
defparam \micro_arch|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y72_N35
dffeas \micro_arch|memAddress[31] (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\micro_arch|LessThan1~3_combout ),
	.sload(gnd),
	.ena(\micro_arch|memAddress[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|memAddress [31]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|memAddress[31] .is_wysiwyg = "true";
defparam \micro_arch|memAddress[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y72_N32
dffeas \micro_arch|memAddress[30] (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~121_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\micro_arch|LessThan1~3_combout ),
	.sload(gnd),
	.ena(\micro_arch|memAddress[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|memAddress [30]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|memAddress[30] .is_wysiwyg = "true";
defparam \micro_arch|memAddress[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y72_N29
dffeas \micro_arch|memAddress[29] (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~125_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\micro_arch|LessThan1~3_combout ),
	.sload(gnd),
	.ena(\micro_arch|memAddress[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|memAddress [29]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|memAddress[29] .is_wysiwyg = "true";
defparam \micro_arch|memAddress[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y72_N54
cyclonev_lcell_comb \micro_arch|LessThan1~2 (
// Equation(s):
// \micro_arch|LessThan1~2_combout  = ( !\micro_arch|memAddress [23] & ( !\micro_arch|memAddress [16] & ( (!\micro_arch|memAddress [31] & (!\micro_arch|memAddress [30] & !\micro_arch|memAddress [29])) ) ) )

	.dataa(!\micro_arch|memAddress [31]),
	.datab(!\micro_arch|memAddress [30]),
	.datac(!\micro_arch|memAddress [29]),
	.datad(gnd),
	.datae(!\micro_arch|memAddress [23]),
	.dataf(!\micro_arch|memAddress [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\micro_arch|LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \micro_arch|LessThan1~2 .extended_lut = "off";
defparam \micro_arch|LessThan1~2 .lut_mask = 64'h8080000000000000;
defparam \micro_arch|LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y72_N48
cyclonev_lcell_comb \micro_arch|LessThan1~3 (
// Equation(s):
// \micro_arch|LessThan1~3_combout  = ( \micro_arch|LessThan1~0_combout  & ( \micro_arch|memAddress [28] ) ) # ( !\micro_arch|LessThan1~0_combout  & ( \micro_arch|memAddress [28] ) ) # ( \micro_arch|LessThan1~0_combout  & ( !\micro_arch|memAddress [28] & ( 
// (!\micro_arch|LessThan1~2_combout ) # ((!\micro_arch|LessThan1~1_combout ) # (\micro_arch|memAddress[17]~DUPLICATE_q )) ) ) ) # ( !\micro_arch|LessThan1~0_combout  & ( !\micro_arch|memAddress [28] ) )

	.dataa(!\micro_arch|LessThan1~2_combout ),
	.datab(!\micro_arch|memAddress[17]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\micro_arch|LessThan1~1_combout ),
	.datae(!\micro_arch|LessThan1~0_combout ),
	.dataf(!\micro_arch|memAddress [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\micro_arch|LessThan1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \micro_arch|LessThan1~3 .extended_lut = "off";
defparam \micro_arch|LessThan1~3 .lut_mask = 64'hFFFFFFBBFFFFFFFF;
defparam \micro_arch|LessThan1~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y73_N44
dffeas \micro_arch|memAddress[14]~DUPLICATE (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\micro_arch|LessThan1~3_combout ),
	.sload(gnd),
	.ena(\micro_arch|memAddress[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|memAddress[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|memAddress[14]~DUPLICATE .is_wysiwyg = "true";
defparam \micro_arch|memAddress[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y73_N43
dffeas \micro_arch|memAddress[14] (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\micro_arch|LessThan1~3_combout ),
	.sload(gnd),
	.ena(\micro_arch|memAddress[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|memAddress [14]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|memAddress[14] .is_wysiwyg = "true";
defparam \micro_arch|memAddress[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y74_N24
cyclonev_lcell_comb \micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2167w[3]~0 (
// Equation(s):
// \micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2167w[3]~0_combout  = ( !\micro_arch|memAddress [15] & ( (\micro_arch|memAddress [14] & !\micro_arch|memAddress [13]) ) )

	.dataa(!\micro_arch|memAddress [14]),
	.datab(!\micro_arch|memAddress [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\micro_arch|memAddress [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2167w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2167w[3]~0 .extended_lut = "off";
defparam \micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2167w[3]~0 .lut_mask = 64'h4444444400000000;
defparam \micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2167w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y76_N6
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y73_N4
dffeas \micro_arch|memAddress[1]~DUPLICATE (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\micro_arch|LessThan1~3_combout ),
	.sload(gnd),
	.ena(\micro_arch|memAddress[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|memAddress[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|memAddress[1]~DUPLICATE .is_wysiwyg = "true";
defparam \micro_arch|memAddress[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y73_N7
dffeas \micro_arch|memAddress[2]~DUPLICATE (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\micro_arch|LessThan1~3_combout ),
	.sload(gnd),
	.ena(\micro_arch|memAddress[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|memAddress[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|memAddress[2]~DUPLICATE .is_wysiwyg = "true";
defparam \micro_arch|memAddress[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y73_N11
dffeas \micro_arch|memAddress[3]~DUPLICATE (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\micro_arch|LessThan1~3_combout ),
	.sload(gnd),
	.ena(\micro_arch|memAddress[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|memAddress[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|memAddress[3]~DUPLICATE .is_wysiwyg = "true";
defparam \micro_arch|memAddress[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y73_N20
dffeas \micro_arch|memAddress[6] (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\micro_arch|LessThan1~3_combout ),
	.sload(gnd),
	.ena(\micro_arch|memAddress[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|memAddress [6]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|memAddress[6] .is_wysiwyg = "true";
defparam \micro_arch|memAddress[6] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y77_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2167w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a64 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a64 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a64 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a64 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a64 .port_b_first_bit_number = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a64 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a64 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a64 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a64 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a64 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a64 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a64 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a64 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a64 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X31_Y73_N47
dffeas \micro_arch|memAddress[15]~DUPLICATE (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\micro_arch|LessThan1~3_combout ),
	.sload(gnd),
	.ena(\micro_arch|memAddress[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|memAddress[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|memAddress[15]~DUPLICATE .is_wysiwyg = "true";
defparam \micro_arch|memAddress[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y73_N38
dffeas \micro_arch|ram|altsyncram_component|auto_generated|address_reg_b[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\micro_arch|memAddress[15]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \micro_arch|ram|altsyncram_component|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y73_N41
dffeas \micro_arch|memAddress[13]~DUPLICATE (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\micro_arch|LessThan1~3_combout ),
	.sload(gnd),
	.ena(\micro_arch|memAddress[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|memAddress[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|memAddress[13]~DUPLICATE .is_wysiwyg = "true";
defparam \micro_arch|memAddress[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y73_N35
dffeas \micro_arch|ram|altsyncram_component|auto_generated|address_reg_b[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\micro_arch|memAddress[13]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \micro_arch|ram|altsyncram_component|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y73_N23
dffeas \micro_arch|ram|altsyncram_component|auto_generated|address_reg_b[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\micro_arch|memAddress [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \micro_arch|ram|altsyncram_component|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y73_N54
cyclonev_lcell_comb \micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2156w[3]~0 (
// Equation(s):
// \micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2156w[3]~0_combout  = ( !\micro_arch|memAddress [15] & ( (!\micro_arch|memAddress [14] & \micro_arch|memAddress [13]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\micro_arch|memAddress [14]),
	.datad(!\micro_arch|memAddress [13]),
	.datae(gnd),
	.dataf(!\micro_arch|memAddress [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2156w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2156w[3]~0 .extended_lut = "off";
defparam \micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2156w[3]~0 .lut_mask = 64'h00F000F000000000;
defparam \micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2156w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y75_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2156w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y73_N51
cyclonev_lcell_comb \micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2138w[3] (
// Equation(s):
// \micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2138w [3] = ( !\micro_arch|memAddress [14] & ( (!\micro_arch|memAddress [15] & !\micro_arch|memAddress [13]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\micro_arch|memAddress [15]),
	.datad(!\micro_arch|memAddress [13]),
	.datae(gnd),
	.dataf(!\micro_arch|memAddress [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2138w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2138w[3] .extended_lut = "off";
defparam \micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2138w[3] .lut_mask = 64'hF000F00000000000;
defparam \micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2138w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y77_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2138w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y73_N9
cyclonev_lcell_comb \micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2178w[3]~0 (
// Equation(s):
// \micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2178w[3]~0_combout  = ( !\micro_arch|memAddress [15] & ( (\micro_arch|memAddress [14] & \micro_arch|memAddress [13]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\micro_arch|memAddress [14]),
	.datad(!\micro_arch|memAddress [13]),
	.datae(gnd),
	.dataf(!\micro_arch|memAddress [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2178w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2178w[3]~0 .extended_lut = "off";
defparam \micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2178w[3]~0 .lut_mask = 64'h000F000F00000000;
defparam \micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2178w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y72_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a96 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2178w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a96 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a96 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a96 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a96 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a96 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a96 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a96 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a96 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a96 .port_b_first_bit_number = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a96 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a96 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a96 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a96 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a96 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a96 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a96 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a96 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a96 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a96 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y73_N54
cyclonev_lcell_comb \gen_grid|red[0]~2 (
// Equation(s):
// \gen_grid|red[0]~2_combout  = ( \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a96~portbdataout  & ( ((!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0~portbdataout ))) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32~portbdataout ))) # 
// (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1]) ) ) # ( !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a96~portbdataout  & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & ((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0~portbdataout ))) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32~portbdataout )))) ) )

	.dataa(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1]),
	.datac(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32~portbdataout ),
	.datad(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0~portbdataout ),
	.datae(gnd),
	.dataf(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a96~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|red[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|red[0]~2 .extended_lut = "off";
defparam \gen_grid|red[0]~2 .lut_mask = 64'h048C048C37BF37BF;
defparam \gen_grid|red[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y73_N57
cyclonev_lcell_comb \gen_grid|red[1]~0 (
// Equation(s):
// \gen_grid|red[1]~0_combout  = ( !\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & ( \micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|red[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|red[1]~0 .extended_lut = "off";
defparam \gen_grid|red[1]~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \gen_grid|red[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y73_N12
cyclonev_lcell_comb \micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2222w[3]~0 (
// Equation(s):
// \micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2222w[3]~0_combout  = (\micro_arch|memAddress [15] & (\micro_arch|memAddress [14] & \micro_arch|memAddress [13]))

	.dataa(gnd),
	.datab(!\micro_arch|memAddress [15]),
	.datac(!\micro_arch|memAddress [14]),
	.datad(!\micro_arch|memAddress [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2222w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2222w[3]~0 .extended_lut = "off";
defparam \micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2222w[3]~0 .lut_mask = 64'h0003000300030003;
defparam \micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2222w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y69_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2222w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224 .port_a_first_bit_number = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224 .port_b_first_bit_number = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y73_N15
cyclonev_lcell_comb \micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2189w[3]~0 (
// Equation(s):
// \micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2189w[3]~0_combout  = ( \micro_arch|memAddress [15] & ( (!\micro_arch|memAddress [14] & !\micro_arch|memAddress [13]) ) )

	.dataa(!\micro_arch|memAddress [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\micro_arch|memAddress [13]),
	.datae(gnd),
	.dataf(!\micro_arch|memAddress [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2189w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2189w[3]~0 .extended_lut = "off";
defparam \micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2189w[3]~0 .lut_mask = 64'h00000000AA00AA00;
defparam \micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2189w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y73_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2189w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128 .port_a_first_bit_number = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128 .port_b_first_bit_number = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X30_Y72_N12
cyclonev_lcell_comb \micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2200w[3]~0 (
// Equation(s):
// \micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2200w[3]~0_combout  = ( \micro_arch|memAddress[13]~DUPLICATE_q  & ( (\micro_arch|memAddress [15] & !\micro_arch|memAddress [14]) ) )

	.dataa(!\micro_arch|memAddress [15]),
	.datab(!\micro_arch|memAddress [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\micro_arch|memAddress[13]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2200w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2200w[3]~0 .extended_lut = "off";
defparam \micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2200w[3]~0 .lut_mask = 64'h0000000044444444;
defparam \micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2200w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y69_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2200w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160 .port_a_first_bit_number = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160 .port_b_first_bit_number = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y73_N24
cyclonev_lcell_comb \micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2211w[3]~0 (
// Equation(s):
// \micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2211w[3]~0_combout  = ( \micro_arch|memAddress [15] & ( (\micro_arch|memAddress [14] & !\micro_arch|memAddress [13]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\micro_arch|memAddress [14]),
	.datad(!\micro_arch|memAddress [13]),
	.datae(gnd),
	.dataf(!\micro_arch|memAddress [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2211w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2211w[3]~0 .extended_lut = "off";
defparam \micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2211w[3]~0 .lut_mask = 64'h000000000F000F00;
defparam \micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2211w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y79_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2211w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192 .port_a_first_bit_number = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192 .port_b_first_bit_number = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y73_N36
cyclonev_lcell_comb \gen_grid|red[0]~1 (
// Equation(s):
// \gen_grid|red[0]~1_combout  = ( \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160~portbdataout  & ( \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192~portbdataout  & ( 
// (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & (((\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1]) # (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128~portbdataout )))) # 
// (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & (((!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1])) # (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224~portbdataout ))) ) ) ) # ( 
// !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160~portbdataout  & ( \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192~portbdataout  & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & 
// (((\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1]) # (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128~portbdataout )))) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224~portbdataout  & ((\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1])))) ) ) ) # ( \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160~portbdataout  & ( 
// !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192~portbdataout  & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & (((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128~portbdataout  & 
// !\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1])))) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & (((!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1])) # 
// (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224~portbdataout ))) ) ) ) # ( !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160~portbdataout  & ( 
// !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192~portbdataout  & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & (((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128~portbdataout  & 
// !\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1])))) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224~portbdataout  & 
// ((\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1])))) ) ) )

	.dataa(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a224~portbdataout ),
	.datab(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a128~portbdataout ),
	.datac(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1]),
	.datae(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a160~portbdataout ),
	.dataf(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a192~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|red[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|red[0]~1 .extended_lut = "off";
defparam \gen_grid|red[0]~1 .lut_mask = 64'h30053F0530F53FF5;
defparam \gen_grid|red[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y73_N0
cyclonev_lcell_comb \gen_grid|red[0]~3 (
// Equation(s):
// \gen_grid|red[0]~3_combout  = ( \gen_grid|red[0]~1_combout  & ( \vgaCont|blank_b~combout  ) ) # ( !\gen_grid|red[0]~1_combout  & ( \vgaCont|blank_b~combout  ) ) # ( \gen_grid|red[0]~1_combout  & ( !\vgaCont|blank_b~combout  & ( 
// ((!\gen_grid|red[1]~0_combout  & ((\gen_grid|red[0]~2_combout ))) # (\gen_grid|red[1]~0_combout  & (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a64~portbdataout ))) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b 
// [2]) ) ) ) # ( !\gen_grid|red[0]~1_combout  & ( !\vgaCont|blank_b~combout  & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [2] & ((!\gen_grid|red[1]~0_combout  & ((\gen_grid|red[0]~2_combout ))) # (\gen_grid|red[1]~0_combout  & 
// (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a64~portbdataout )))) ) ) )

	.dataa(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a64~portbdataout ),
	.datab(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [2]),
	.datac(!\gen_grid|red[0]~2_combout ),
	.datad(!\gen_grid|red[1]~0_combout ),
	.datae(!\gen_grid|red[0]~1_combout ),
	.dataf(!\vgaCont|blank_b~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|red[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|red[0]~3 .extended_lut = "off";
defparam \gen_grid|red[0]~3 .lut_mask = 64'h0C443F77FFFFFFFF;
defparam \gen_grid|red[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y67_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a97 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2178w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a97_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a97 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a97 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a97 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a97 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a97 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a97 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a97 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a97 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a97 .port_b_first_bit_number = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a97 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a97 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a97 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a97 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a97 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a97 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a97 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a97 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a97 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a97 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y75_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2156w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y74_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2138w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y73_N57
cyclonev_lcell_comb \gen_grid|red[1]~5 (
// Equation(s):
// \gen_grid|red[1]~5_combout  = ( \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1~portbdataout  & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0]) # ((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33~portbdataout )))) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & 
// (((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a97~portbdataout )))) ) ) # ( !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1~portbdataout  & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & 
// (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & ((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33~portbdataout )))) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & 
// (((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a97~portbdataout )))) ) )

	.dataa(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1]),
	.datac(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a97~portbdataout ),
	.datad(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33~portbdataout ),
	.datae(gnd),
	.dataf(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|red[1]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|red[1]~5 .extended_lut = "off";
defparam \gen_grid|red[1]~5 .lut_mask = 64'h034703478BCF8BCF;
defparam \gen_grid|red[1]~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y79_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2167w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65 .port_b_first_bit_number = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y71_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2222w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225 .port_a_first_bit_number = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225 .port_b_first_bit_number = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y72_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2200w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161 .port_a_first_bit_number = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161 .port_b_first_bit_number = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y73_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2189w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129 .port_a_first_bit_number = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129 .port_b_first_bit_number = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y69_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2211w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193 .port_a_first_bit_number = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193 .port_b_first_bit_number = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y73_N42
cyclonev_lcell_comb \gen_grid|red[1]~4 (
// Equation(s):
// \gen_grid|red[1]~4_combout  = ( \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129~portbdataout  & ( \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193~portbdataout  & ( 
// (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0]) # ((!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & ((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161~portbdataout ))) # 
// (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225~portbdataout ))) ) ) ) # ( !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129~portbdataout  & ( 
// \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193~portbdataout  & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & (((\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & 
// \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161~portbdataout )))) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & (((!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0])) # 
// (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225~portbdataout ))) ) ) ) # ( \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129~portbdataout  & ( 
// !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193~portbdataout  & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & (((!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0]) # 
// (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161~portbdataout )))) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225~portbdataout  & 
// (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0]))) ) ) ) # ( !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129~portbdataout  & ( !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193~portbdataout  & ( 
// (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & ((!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & ((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161~portbdataout ))) # 
// (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225~portbdataout )))) ) ) )

	.dataa(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a225~portbdataout ),
	.datab(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1]),
	.datac(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a161~portbdataout ),
	.datae(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a129~portbdataout ),
	.dataf(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a193~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|red[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|red[1]~4 .extended_lut = "off";
defparam \gen_grid|red[1]~4 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \gen_grid|red[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y73_N12
cyclonev_lcell_comb \gen_grid|red[1]~6 (
// Equation(s):
// \gen_grid|red[1]~6_combout  = ( \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65~portbdataout  & ( \gen_grid|red[1]~4_combout  & ( (!\vgaCont|blank_b~combout  & (((\gen_grid|red[1]~5_combout ) # 
// (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [2])) # (\gen_grid|red[1]~0_combout ))) ) ) ) # ( !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65~portbdataout  & ( \gen_grid|red[1]~4_combout  & ( 
// (!\vgaCont|blank_b~combout  & (((!\gen_grid|red[1]~0_combout  & \gen_grid|red[1]~5_combout )) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [2]))) ) ) ) # ( 
// \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65~portbdataout  & ( !\gen_grid|red[1]~4_combout  & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [2] & (!\vgaCont|blank_b~combout  & ((\gen_grid|red[1]~5_combout ) # 
// (\gen_grid|red[1]~0_combout )))) ) ) ) # ( !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65~portbdataout  & ( !\gen_grid|red[1]~4_combout  & ( (!\gen_grid|red[1]~0_combout  & 
// (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [2] & (!\vgaCont|blank_b~combout  & \gen_grid|red[1]~5_combout ))) ) ) )

	.dataa(!\gen_grid|red[1]~0_combout ),
	.datab(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [2]),
	.datac(!\vgaCont|blank_b~combout ),
	.datad(!\gen_grid|red[1]~5_combout ),
	.datae(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a65~portbdataout ),
	.dataf(!\gen_grid|red[1]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|red[1]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|red[1]~6 .extended_lut = "off";
defparam \gen_grid|red[1]~6 .lut_mask = 64'h008040C030B070F0;
defparam \gen_grid|red[1]~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y65_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2200w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162 .port_a_first_bit_number = 2;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162 .port_b_first_bit_number = 2;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y70_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2189w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130 .port_a_first_bit_number = 2;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130 .port_b_first_bit_number = 2;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y71_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2222w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226 .port_a_first_bit_number = 2;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226 .port_b_first_bit_number = 2;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y78_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2211w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194 .port_a_first_bit_number = 2;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194 .port_b_first_bit_number = 2;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y73_N30
cyclonev_lcell_comb \gen_grid|red[2]~7 (
// Equation(s):
// \gen_grid|red[2]~7_combout  = ( \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226~portbdataout  & ( \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194~portbdataout  & ( 
// ((!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & ((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130~portbdataout ))) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162~portbdataout ))) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1]) ) ) ) # ( !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226~portbdataout  & ( 
// \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194~portbdataout  & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & ((!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130~portbdataout ))) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162~portbdataout )))) # 
// (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & (((!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0])))) ) ) ) # ( \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226~portbdataout  & ( 
// !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194~portbdataout  & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & ((!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130~portbdataout ))) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162~portbdataout )))) # 
// (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & (((\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0])))) ) ) ) # ( !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226~portbdataout  & ( 
// !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194~portbdataout  & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & ((!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130~portbdataout ))) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162~portbdataout )))) ) ) )

	.dataa(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1]),
	.datab(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a162~portbdataout ),
	.datac(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a130~portbdataout ),
	.datae(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a226~portbdataout ),
	.dataf(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a194~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|red[2]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|red[2]~7 .extended_lut = "off";
defparam \gen_grid|red[2]~7 .lut_mask = 64'h02A207A752F257F7;
defparam \gen_grid|red[2]~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y67_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2167w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a66 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a66 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a66 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a66 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a66 .port_b_first_bit_number = 2;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a66 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a66 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a66 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a66 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a66 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a66 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a66 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a66 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a66 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y66_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2156w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y77_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a98 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2178w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a98_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a98 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a98 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a98 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a98 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a98 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a98 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a98 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a98 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a98 .port_b_first_bit_number = 2;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a98 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a98 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a98 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a98 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a98 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a98 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a98 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a98 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a98 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a98 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y76_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2138w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y73_N6
cyclonev_lcell_comb \gen_grid|red[2]~8 (
// Equation(s):
// \gen_grid|red[2]~8_combout  = ( \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2~portbdataout  & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & 
// (((!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0])) # (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34~portbdataout ))) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & 
// (((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a98~portbdataout )))) ) ) # ( !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2~portbdataout  & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & 
// (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34~portbdataout  & ((\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0])))) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & 
// (((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a98~portbdataout )))) ) )

	.dataa(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34~portbdataout ),
	.datab(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a98~portbdataout ),
	.datac(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0]),
	.datae(gnd),
	.dataf(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|red[2]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|red[2]~8 .extended_lut = "off";
defparam \gen_grid|red[2]~8 .lut_mask = 64'h03530353F353F353;
defparam \gen_grid|red[2]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y73_N0
cyclonev_lcell_comb \gen_grid|red[2]~9 (
// Equation(s):
// \gen_grid|red[2]~9_combout  = ( \gen_grid|red[1]~0_combout  & ( \gen_grid|red[2]~8_combout  & ( ((!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [2] & ((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a66~portbdataout ))) 
// # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [2] & (\gen_grid|red[2]~7_combout ))) # (\vgaCont|blank_b~combout ) ) ) ) # ( !\gen_grid|red[1]~0_combout  & ( \gen_grid|red[2]~8_combout  & ( 
// ((!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [2]) # (\gen_grid|red[2]~7_combout )) # (\vgaCont|blank_b~combout ) ) ) ) # ( \gen_grid|red[1]~0_combout  & ( !\gen_grid|red[2]~8_combout  & ( 
// ((!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [2] & ((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a66~portbdataout ))) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [2] & 
// (\gen_grid|red[2]~7_combout ))) # (\vgaCont|blank_b~combout ) ) ) ) # ( !\gen_grid|red[1]~0_combout  & ( !\gen_grid|red[2]~8_combout  & ( ((\gen_grid|red[2]~7_combout  & \micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [2])) # 
// (\vgaCont|blank_b~combout ) ) ) )

	.dataa(!\vgaCont|blank_b~combout ),
	.datab(!\gen_grid|red[2]~7_combout ),
	.datac(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [2]),
	.datad(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a66~portbdataout ),
	.datae(!\gen_grid|red[1]~0_combout ),
	.dataf(!\gen_grid|red[2]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|red[2]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|red[2]~9 .extended_lut = "off";
defparam \gen_grid|red[2]~9 .lut_mask = 64'h575757F7F7F757F7;
defparam \gen_grid|red[2]~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y79_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a195 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2211w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a195_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a195 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a195 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a195 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a195 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a195 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a195 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a195 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a195 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a195 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a195 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a195 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a195 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a195 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a195 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a195 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a195 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a195 .port_a_first_bit_number = 3;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a195 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a195 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a195 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a195 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a195 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a195 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a195 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a195 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a195 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a195 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a195 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a195 .port_b_first_bit_number = 3;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a195 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a195 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a195 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a195 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a195 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a195 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a195 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a195 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a195 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a195 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y69_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a227 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2222w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a227_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a227 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a227 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a227 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a227 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a227 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a227 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a227 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a227 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a227 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a227 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a227 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a227 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a227 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a227 .port_a_first_bit_number = 3;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a227 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a227 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a227 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a227 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a227 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a227 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a227 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a227 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a227 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a227 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a227 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a227 .port_b_first_bit_number = 3;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a227 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a227 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a227 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a227 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a227 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a227 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a227 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a227 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a227 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a227 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y76_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a131 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2189w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a131_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a131 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a131 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a131 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a131 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a131 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a131 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a131 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a131 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a131 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a131 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a131 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a131 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a131 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a131 .port_a_first_bit_number = 3;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a131 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a131 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a131 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a131 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a131 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a131 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a131 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a131 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a131 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a131 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a131 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a131 .port_b_first_bit_number = 3;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a131 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a131 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a131 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a131 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a131 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a131 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a131 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a131 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a131 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a131 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y72_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2200w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163 .port_a_first_bit_number = 3;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163 .port_b_first_bit_number = 3;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y73_N6
cyclonev_lcell_comb \gen_grid|red[3]~10 (
// Equation(s):
// \gen_grid|red[3]~10_combout  = ( \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163~portbdataout  & ( \micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & ( 
// (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1]) # (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a227~portbdataout ) ) ) ) # ( !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163~portbdataout  & ( 
// \micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & ( (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a227~portbdataout ) ) ) ) # ( 
// \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163~portbdataout  & ( !\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a131~portbdataout ))) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a195~portbdataout )) ) ) ) # ( 
// !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163~portbdataout  & ( !\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a131~portbdataout ))) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a195~portbdataout )) ) ) )

	.dataa(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1]),
	.datab(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a195~portbdataout ),
	.datac(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a227~portbdataout ),
	.datad(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a131~portbdataout ),
	.datae(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a163~portbdataout ),
	.dataf(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|red[3]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|red[3]~10 .extended_lut = "off";
defparam \gen_grid|red[3]~10 .lut_mask = 64'h11BB11BB0505AFAF;
defparam \gen_grid|red[3]~10 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y73_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2167w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a67 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a67 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a67 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a67 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a67 .port_b_first_bit_number = 3;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a67 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a67 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a67 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a67 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a67 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a67 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a67 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a67 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a67 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y70_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2156w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y70_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2138w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y69_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a99 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2178w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a99_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a99 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a99 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a99 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a99 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a99 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a99 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a99 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a99 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a99 .port_b_first_bit_number = 3;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a99 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a99 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a99 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a99 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a99 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a99 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a99 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a99 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a99 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a99 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y73_N24
cyclonev_lcell_comb \gen_grid|red[3]~11 (
// Equation(s):
// \gen_grid|red[3]~11_combout  = ( \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a99~portbdataout  & ( ((!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3~portbdataout ))) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35~portbdataout ))) # 
// (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1]) ) ) # ( !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a99~portbdataout  & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & ((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3~portbdataout ))) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35~portbdataout )))) ) )

	.dataa(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1]),
	.datac(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35~portbdataout ),
	.datad(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3~portbdataout ),
	.datae(gnd),
	.dataf(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a99~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|red[3]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|red[3]~11 .extended_lut = "off";
defparam \gen_grid|red[3]~11 .lut_mask = 64'h048C048C37BF37BF;
defparam \gen_grid|red[3]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y73_N30
cyclonev_lcell_comb \gen_grid|red[3]~12 (
// Equation(s):
// \gen_grid|red[3]~12_combout  = ( \micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [2] & ( \gen_grid|red[3]~11_combout  & ( (\gen_grid|red[3]~10_combout  & !\vgaCont|blank_b~combout ) ) ) ) # ( 
// !\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [2] & ( \gen_grid|red[3]~11_combout  & ( (!\vgaCont|blank_b~combout  & ((!\gen_grid|red[1]~0_combout ) # (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a67~portbdataout ))) 
// ) ) ) # ( \micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [2] & ( !\gen_grid|red[3]~11_combout  & ( (\gen_grid|red[3]~10_combout  & !\vgaCont|blank_b~combout ) ) ) ) # ( !\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b 
// [2] & ( !\gen_grid|red[3]~11_combout  & ( (\gen_grid|red[1]~0_combout  & (!\vgaCont|blank_b~combout  & \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a67~portbdataout )) ) ) )

	.dataa(!\gen_grid|red[1]~0_combout ),
	.datab(!\gen_grid|red[3]~10_combout ),
	.datac(!\vgaCont|blank_b~combout ),
	.datad(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a67~portbdataout ),
	.datae(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [2]),
	.dataf(!\gen_grid|red[3]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|red[3]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|red[3]~12 .extended_lut = "off";
defparam \gen_grid|red[3]~12 .lut_mask = 64'h00503030A0F03030;
defparam \gen_grid|red[3]~12 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y75_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2167w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68 .port_b_first_bit_number = 4;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y67_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a100 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2178w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a100_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a100 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a100 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a100 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a100 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a100 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a100 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a100 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a100 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a100 .port_b_first_bit_number = 4;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a100 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a100 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a100 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a100 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a100 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a100 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a100 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a100 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a100 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a100 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y70_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2138w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y71_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2156w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y73_N27
cyclonev_lcell_comb \gen_grid|red[4]~14 (
// Equation(s):
// \gen_grid|red[4]~14_combout  = ( \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36~portbdataout  & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & 
// (((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4~portbdataout )) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0]))) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & 
// (((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a100~portbdataout )))) ) ) # ( !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36~portbdataout  & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & 
// (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & ((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4~portbdataout )))) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & 
// (((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a100~portbdataout )))) ) )

	.dataa(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1]),
	.datac(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a100~portbdataout ),
	.datad(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4~portbdataout ),
	.datae(gnd),
	.dataf(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|red[4]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|red[4]~14 .extended_lut = "off";
defparam \gen_grid|red[4]~14 .lut_mask = 64'h038B038B47CF47CF;
defparam \gen_grid|red[4]~14 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y66_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a228 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2222w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a228_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a228 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a228 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a228 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a228 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a228 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a228 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a228 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a228 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a228 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a228 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a228 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a228 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a228 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a228 .port_a_first_bit_number = 4;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a228 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a228 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a228 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a228 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a228 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a228 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a228 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a228 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a228 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a228 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a228 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a228 .port_b_first_bit_number = 4;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a228 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a228 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a228 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a228 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a228 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a228 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a228 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a228 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a228 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a228 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y76_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a164 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2200w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a164_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a164 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a164 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a164 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a164 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a164 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a164 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a164 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a164 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a164 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a164 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a164 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a164 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a164 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a164 .port_a_first_bit_number = 4;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a164 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a164 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a164 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a164 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a164 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a164 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a164 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a164 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a164 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a164 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a164 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a164 .port_b_first_bit_number = 4;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a164 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a164 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a164 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a164 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a164 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a164 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a164 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a164 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a164 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a164 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y73_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a196 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2211w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a196_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a196 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a196 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a196 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a196 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a196 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a196 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a196 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a196 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a196 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a196 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a196 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a196 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a196 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a196 .port_a_first_bit_number = 4;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a196 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a196 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a196 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a196 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a196 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a196 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a196 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a196 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a196 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a196 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a196 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a196 .port_b_first_bit_number = 4;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a196 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a196 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a196 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a196 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a196 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a196 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a196 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a196 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a196 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a196 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y76_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a132 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2189w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a132_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a132 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a132 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a132 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a132 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a132 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a132 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a132 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a132 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a132 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a132 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a132 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a132 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a132 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a132 .port_a_first_bit_number = 4;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a132 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a132 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a132 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a132 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a132 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a132 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a132 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a132 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a132 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a132 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a132 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a132 .port_b_first_bit_number = 4;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a132 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a132 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a132 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a132 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a132 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a132 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a132 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a132 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a132 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a132 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y73_N48
cyclonev_lcell_comb \gen_grid|red[4]~13 (
// Equation(s):
// \gen_grid|red[4]~13_combout  = ( \micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & ( \micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & ( 
// \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a228~portbdataout  ) ) ) # ( !\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & ( \micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & ( 
// \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a164~portbdataout  ) ) ) # ( \micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & ( !\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & ( 
// \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a196~portbdataout  ) ) ) # ( !\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & ( !\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & ( 
// \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a132~portbdataout  ) ) )

	.dataa(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a228~portbdataout ),
	.datab(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a164~portbdataout ),
	.datac(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a196~portbdataout ),
	.datad(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a132~portbdataout ),
	.datae(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1]),
	.dataf(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|red[4]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|red[4]~13 .extended_lut = "off";
defparam \gen_grid|red[4]~13 .lut_mask = 64'h00FF0F0F33335555;
defparam \gen_grid|red[4]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y73_N18
cyclonev_lcell_comb \gen_grid|red[4]~15 (
// Equation(s):
// \gen_grid|red[4]~15_combout  = ( \gen_grid|red[4]~14_combout  & ( \gen_grid|red[4]~13_combout  & ( (!\gen_grid|red[1]~0_combout ) # (((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68~portbdataout ) # (\vgaCont|blank_b~combout )) # 
// (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [2])) ) ) ) # ( !\gen_grid|red[4]~14_combout  & ( \gen_grid|red[4]~13_combout  & ( (((\gen_grid|red[1]~0_combout  & 
// \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68~portbdataout )) # (\vgaCont|blank_b~combout )) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [2]) ) ) ) # ( \gen_grid|red[4]~14_combout  & ( 
// !\gen_grid|red[4]~13_combout  & ( ((!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [2] & ((!\gen_grid|red[1]~0_combout ) # (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68~portbdataout )))) # (\vgaCont|blank_b~combout 
// ) ) ) ) # ( !\gen_grid|red[4]~14_combout  & ( !\gen_grid|red[4]~13_combout  & ( ((\gen_grid|red[1]~0_combout  & (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [2] & 
// \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68~portbdataout ))) # (\vgaCont|blank_b~combout ) ) ) )

	.dataa(!\gen_grid|red[1]~0_combout ),
	.datab(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [2]),
	.datac(!\vgaCont|blank_b~combout ),
	.datad(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a68~portbdataout ),
	.datae(!\gen_grid|red[4]~14_combout ),
	.dataf(!\gen_grid|red[4]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|red[4]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|red[4]~15 .extended_lut = "off";
defparam \gen_grid|red[4]~15 .lut_mask = 64'h0F4F8FCF3F7FBFFF;
defparam \gen_grid|red[4]~15 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y74_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2167w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a69 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a69 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a69 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a69 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a69 .port_b_first_bit_number = 5;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a69 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a69 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a69 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a69 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a69 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a69 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a69 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a69 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a69 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y68_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a165 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2200w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a165_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a165 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a165 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a165 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a165 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a165 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a165 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a165 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a165 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a165 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a165 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a165 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a165 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a165 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a165 .port_a_first_bit_number = 5;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a165 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a165 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a165 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a165 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a165 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a165 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a165 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a165 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a165 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a165 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a165 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a165 .port_b_first_bit_number = 5;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a165 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a165 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a165 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a165 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a165 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a165 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a165 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a165 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a165 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a165 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y78_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a197 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2211w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a197_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a197 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a197 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a197 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a197 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a197 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a197 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a197 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a197 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a197 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a197 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a197 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a197 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a197 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a197 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a197 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a197 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a197 .port_a_first_bit_number = 5;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a197 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a197 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a197 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a197 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a197 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a197 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a197 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a197 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a197 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a197 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a197 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a197 .port_b_first_bit_number = 5;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a197 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a197 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a197 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a197 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a197 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a197 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a197 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a197 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a197 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a197 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y72_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a133 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2189w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a133_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a133 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a133 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a133 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a133 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a133 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a133 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a133 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a133 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a133 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a133 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a133 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a133 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a133 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a133 .port_a_first_bit_number = 5;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a133 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a133 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a133 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a133 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a133 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a133 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a133 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a133 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a133 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a133 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a133 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a133 .port_b_first_bit_number = 5;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a133 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a133 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a133 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a133 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a133 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a133 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a133 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a133 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a133 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a133 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y65_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2222w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229 .port_a_first_bit_number = 5;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229 .port_b_first_bit_number = 5;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X34_Y73_N48
cyclonev_lcell_comb \gen_grid|red[5]~16 (
// Equation(s):
// \gen_grid|red[5]~16_combout  = ( \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229~portbdataout  & ( \micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & ( 
// (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a165~portbdataout ) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1]) ) ) ) # ( !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229~portbdataout  & ( 
// \micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a165~portbdataout ) ) ) ) # ( 
// \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229~portbdataout  & ( !\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a133~portbdataout ))) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a197~portbdataout )) ) ) ) # ( 
// !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229~portbdataout  & ( !\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a133~portbdataout ))) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a197~portbdataout )) ) ) )

	.dataa(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1]),
	.datab(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a165~portbdataout ),
	.datac(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a197~portbdataout ),
	.datad(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a133~portbdataout ),
	.datae(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a229~portbdataout ),
	.dataf(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|red[5]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|red[5]~16 .extended_lut = "off";
defparam \gen_grid|red[5]~16 .lut_mask = 64'h05AF05AF22227777;
defparam \gen_grid|red[5]~16 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y78_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a101 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2178w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a101_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a101 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a101 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a101 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a101 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a101 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a101 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a101 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a101 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a101 .port_b_first_bit_number = 5;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a101 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a101 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a101 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a101 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a101 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a101 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a101 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a101 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a101 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a101 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y65_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2156w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y75_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2138w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y73_N27
cyclonev_lcell_comb \gen_grid|red[5]~17 (
// Equation(s):
// \gen_grid|red[5]~17_combout  = ( \micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37~portbdataout ))) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a101~portbdataout )) ) ) # ( 
// !\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & ((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5~portbdataout ))) # 
// (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a101~portbdataout )) ) )

	.dataa(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a101~portbdataout ),
	.datab(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37~portbdataout ),
	.datac(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5~portbdataout ),
	.datad(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1]),
	.datae(gnd),
	.dataf(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|red[5]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|red[5]~17 .extended_lut = "off";
defparam \gen_grid|red[5]~17 .lut_mask = 64'h0F550F5533553355;
defparam \gen_grid|red[5]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y73_N42
cyclonev_lcell_comb \gen_grid|red[5]~18 (
// Equation(s):
// \gen_grid|red[5]~18_combout  = ( \gen_grid|red[5]~17_combout  & ( !\vgaCont|blank_b~combout  & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [2] & ((!\gen_grid|red[1]~0_combout ) # 
// ((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a69~portbdataout )))) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [2] & (((\gen_grid|red[5]~16_combout )))) ) ) ) # ( !\gen_grid|red[5]~17_combout  & ( 
// !\vgaCont|blank_b~combout  & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [2] & (\gen_grid|red[1]~0_combout  & (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a69~portbdataout ))) # 
// (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [2] & (((\gen_grid|red[5]~16_combout )))) ) ) )

	.dataa(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [2]),
	.datab(!\gen_grid|red[1]~0_combout ),
	.datac(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a69~portbdataout ),
	.datad(!\gen_grid|red[5]~16_combout ),
	.datae(!\gen_grid|red[5]~17_combout ),
	.dataf(!\vgaCont|blank_b~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|red[5]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|red[5]~18 .extended_lut = "off";
defparam \gen_grid|red[5]~18 .lut_mask = 64'h02578ADF00000000;
defparam \gen_grid|red[5]~18 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y71_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2211w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198 .port_a_first_bit_number = 6;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198 .port_b_first_bit_number = 6;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y66_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2200w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166 .port_a_first_bit_number = 6;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166 .port_b_first_bit_number = 6;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y68_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2222w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230 .port_a_first_bit_number = 6;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230 .port_b_first_bit_number = 6;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y74_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2189w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134 .port_a_first_bit_number = 6;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134 .port_b_first_bit_number = 6;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X34_Y73_N18
cyclonev_lcell_comb \gen_grid|red[6]~19 (
// Equation(s):
// \gen_grid|red[6]~19_combout  = ( \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230~portbdataout  & ( \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134~portbdataout  & ( 
// (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & (((!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0]) # (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166~portbdataout )))) # 
// (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & (((\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0])) # (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198~portbdataout ))) ) ) ) # ( 
// !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230~portbdataout  & ( \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134~portbdataout  & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & 
// (((!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0]) # (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166~portbdataout )))) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & 
// (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198~portbdataout  & (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0]))) ) ) ) # ( \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230~portbdataout  & ( 
// !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134~portbdataout  & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & (((\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & 
// \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166~portbdataout )))) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & (((\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0])) # 
// (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198~portbdataout ))) ) ) ) # ( !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230~portbdataout  & ( 
// !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134~portbdataout  & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & (((\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & 
// \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166~portbdataout )))) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198~portbdataout  & 
// (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0]))) ) ) )

	.dataa(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1]),
	.datab(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a198~portbdataout ),
	.datac(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a166~portbdataout ),
	.datae(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a230~portbdataout ),
	.dataf(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a134~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|red[6]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|red[6]~19 .extended_lut = "off";
defparam \gen_grid|red[6]~19 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \gen_grid|red[6]~19 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y78_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2167w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a70 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a70 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a70 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a70 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a70 .port_b_first_bit_number = 6;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a70 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a70 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a70 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a70 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a70 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a70 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a70 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a70 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a70 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y74_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2156w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y75_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2138w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y72_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a102 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2178w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a102_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a102 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a102 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a102 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a102 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a102 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a102 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a102 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a102 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a102 .port_b_first_bit_number = 6;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a102 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a102 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a102 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a102 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a102 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a102 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a102 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a102 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a102 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a102 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X34_Y73_N12
cyclonev_lcell_comb \gen_grid|red[6]~20 (
// Equation(s):
// \gen_grid|red[6]~20_combout  = ( \micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & ( \micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & ( 
// \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a102~portbdataout  ) ) ) # ( !\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & ( \micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & ( 
// \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38~portbdataout  ) ) ) # ( \micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & ( !\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & ( 
// \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a102~portbdataout  ) ) ) # ( !\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & ( !\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & ( 
// \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6~portbdataout  ) ) )

	.dataa(gnd),
	.datab(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38~portbdataout ),
	.datac(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6~portbdataout ),
	.datad(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a102~portbdataout ),
	.datae(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1]),
	.dataf(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|red[6]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|red[6]~20 .extended_lut = "off";
defparam \gen_grid|red[6]~20 .lut_mask = 64'h0F0F00FF333300FF;
defparam \gen_grid|red[6]~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y73_N54
cyclonev_lcell_comb \gen_grid|red[6]~21 (
// Equation(s):
// \gen_grid|red[6]~21_combout  = ( \micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [2] & ( \gen_grid|red[6]~20_combout  & ( (\vgaCont|blank_b~combout ) # (\gen_grid|red[6]~19_combout ) ) ) ) # ( 
// !\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [2] & ( \gen_grid|red[6]~20_combout  & ( (!\gen_grid|red[1]~0_combout ) # ((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a70~portbdataout ) # (\vgaCont|blank_b~combout )) 
// ) ) ) # ( \micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [2] & ( !\gen_grid|red[6]~20_combout  & ( (\vgaCont|blank_b~combout ) # (\gen_grid|red[6]~19_combout ) ) ) ) # ( !\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b 
// [2] & ( !\gen_grid|red[6]~20_combout  & ( ((\gen_grid|red[1]~0_combout  & \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a70~portbdataout )) # (\vgaCont|blank_b~combout ) ) ) )

	.dataa(!\gen_grid|red[6]~19_combout ),
	.datab(!\gen_grid|red[1]~0_combout ),
	.datac(!\vgaCont|blank_b~combout ),
	.datad(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a70~portbdataout ),
	.datae(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [2]),
	.dataf(!\gen_grid|red[6]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|red[6]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|red[6]~21 .extended_lut = "off";
defparam \gen_grid|red[6]~21 .lut_mask = 64'h0F3F5F5FCFFF5F5F;
defparam \gen_grid|red[6]~21 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y76_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2167w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a71 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a71 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a71 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a71 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a71 .port_b_first_bit_number = 7;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a71 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a71 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a71 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a71 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a71 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a71 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a71 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a71 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a71 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y73_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a103 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2178w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a103_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a103 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a103 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a103 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a103 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a103 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a103 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a103 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a103 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a103 .port_b_first_bit_number = 7;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a103 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a103 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a103 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a103 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a103 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a103 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a103 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a103 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a103 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a103 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y77_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2138w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y74_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2156w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y73_N48
cyclonev_lcell_comb \gen_grid|red[7]~23 (
// Equation(s):
// \gen_grid|red[7]~23_combout  = ( \micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39~portbdataout ))) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a103~portbdataout )) ) ) # ( 
// !\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & ((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7~portbdataout ))) # 
// (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a103~portbdataout )) ) )

	.dataa(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a103~portbdataout ),
	.datab(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1]),
	.datac(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7~portbdataout ),
	.datad(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39~portbdataout ),
	.datae(gnd),
	.dataf(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|red[7]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|red[7]~23 .extended_lut = "off";
defparam \gen_grid|red[7]~23 .lut_mask = 64'h1D1D1D1D11DD11DD;
defparam \gen_grid|red[7]~23 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y71_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a167 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2200w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a167_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a167 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a167 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a167 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a167 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a167 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a167 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a167 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a167 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a167 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a167 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a167 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a167 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a167 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a167 .port_a_first_bit_number = 7;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a167 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a167 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a167 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a167 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a167 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a167 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a167 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a167 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a167 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a167 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a167 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a167 .port_b_first_bit_number = 7;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a167 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a167 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a167 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a167 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a167 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a167 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a167 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a167 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a167 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a167 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y70_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a135 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2189w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a135_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a135 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a135 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a135 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a135 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a135 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a135 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a135 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a135 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a135 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a135 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a135 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a135 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a135 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a135 .port_a_first_bit_number = 7;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a135 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a135 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a135 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a135 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a135 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a135 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a135 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a135 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a135 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a135 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a135 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a135 .port_b_first_bit_number = 7;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a135 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a135 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a135 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a135 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a135 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a135 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a135 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a135 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a135 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a135 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y77_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a199 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2211w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a199_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a199 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a199 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a199 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a199 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a199 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a199 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a199 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a199 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a199 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a199 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a199 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a199 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a199 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a199 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a199 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a199 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a199 .port_a_first_bit_number = 7;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a199 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a199 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a199 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a199 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a199 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a199 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a199 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a199 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a199 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a199 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a199 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a199 .port_b_first_bit_number = 7;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a199 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a199 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a199 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a199 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a199 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a199 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a199 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a199 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a199 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a199 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y68_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode_b|w_anode2222w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\micro_arch|memAddress [12],\micro_arch|memAddress [11],\micro_arch|memAddress [10],\micro_arch|memAddress [9],\micro_arch|memAddress [8],\micro_arch|memAddress [7],\micro_arch|memAddress [6],\micro_arch|memAddress [5],\micro_arch|memAddress [4],\micro_arch|memAddress[3]~DUPLICATE_q ,
\micro_arch|memAddress[2]~DUPLICATE_q ,\micro_arch|memAddress[1]~DUPLICATE_q ,\micro_arch|memAddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231 .clk1_core_clock_enable = "ena1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231 .init_file = "./RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_tv02:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231 .mixed_port_feed_through_mode = "dont_care";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231 .operation_mode = "dual_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231 .port_a_first_bit_number = 7;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231 .port_a_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231 .port_b_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231 .port_b_address_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231 .port_b_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231 .port_b_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231 .port_b_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231 .port_b_first_bit_number = 7;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231 .port_b_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231 .port_b_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231 .port_b_logical_ram_width = 32;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231 .port_b_read_enable_clock = "clock1";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y73_N39
cyclonev_lcell_comb \gen_grid|red[7]~22 (
// Equation(s):
// \gen_grid|red[7]~22_combout  = ( \micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & ( \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231~portbdataout  & ( 
// (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a199~portbdataout ) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0]) ) ) ) # ( !\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231~portbdataout  & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & ((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a135~portbdataout ))) # 
// (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a167~portbdataout )) ) ) ) # ( \micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231~portbdataout  & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a199~portbdataout ) ) ) ) # ( 
// !\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1] & ( !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231~portbdataout  & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a135~portbdataout ))) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0] & (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a167~portbdataout )) ) ) )

	.dataa(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a167~portbdataout ),
	.datab(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [0]),
	.datac(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a135~portbdataout ),
	.datad(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a199~portbdataout ),
	.datae(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [1]),
	.dataf(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a231~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|red[7]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|red[7]~22 .extended_lut = "off";
defparam \gen_grid|red[7]~22 .lut_mask = 64'h1D1D00CC1D1D33FF;
defparam \gen_grid|red[7]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y73_N18
cyclonev_lcell_comb \gen_grid|red[7]~24 (
// Equation(s):
// \gen_grid|red[7]~24_combout  = ( \micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [2] & ( !\vgaCont|blank_b~combout  & ( \gen_grid|red[7]~22_combout  ) ) ) # ( !\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [2] & ( 
// !\vgaCont|blank_b~combout  & ( (!\gen_grid|red[1]~0_combout  & ((\gen_grid|red[7]~23_combout ))) # (\gen_grid|red[1]~0_combout  & (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a71~portbdataout )) ) ) )

	.dataa(!\gen_grid|red[1]~0_combout ),
	.datab(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a71~portbdataout ),
	.datac(!\gen_grid|red[7]~23_combout ),
	.datad(!\gen_grid|red[7]~22_combout ),
	.datae(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_b [2]),
	.dataf(!\vgaCont|blank_b~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|red[7]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|red[7]~24 .extended_lut = "off";
defparam \gen_grid|red[7]~24 .lut_mask = 64'h1B1B00FF00000000;
defparam \gen_grid|red[7]~24 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y9_N21
cyclonev_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
