Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (win32) Build 932637 Wed Jun 11 13:24:38 MDT 2014
| Date         : Sat May 06 14:30:32 2017
| Host         : JELLECOREMA4D78 running 32-bit major release  (build 7600)
| Command      : report_timing_summary -warn_on_violation -file Eight_Digit_BCD_teller_timing_summary_routed.rpt -pb Eight_Digit_BCD_teller_timing_summary_routed.pb
| Design       : Eight_Digit_BCD_teller
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.12 2014-03-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 5 register/latch pins with no clock driven by root clock pin: Scan_teller/count_out_reg/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: Scan_teller/scan_out_reg/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: mux/tellers[0].eerste.tel/carry_out_reg/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: mux/tellers[1].andere.tel/carry_out_reg/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: mux/tellers[2].andere.tel/carry_out_reg/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: mux/tellers[3].andere.tel/carry_out_reg/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: mux/tellers[4].andere.tel/carry_out_reg/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: mux/tellers[5].andere.tel/carry_out_reg/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mux/tellers[6].andere.tel/carry_out_reg/C (HIGH)


2. checking constant clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 147 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but has a clock definition.


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.365        0.000                      0                   67        0.266        0.000                      0                   67        4.500        0.000                       0                    68  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.365        0.000                      0                   67        0.266        0.000                      0                   67        4.500        0.000                       0                    68  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.365ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.266ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.365ns  (required time - arrival time)
  Source:                 Scan_teller/cntr2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Scan_teller/cntr2_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.645ns  (logic 3.456ns (61.222%)  route 2.189ns (38.778%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.693ns = ( 14.693 - 10.000 ) 
    Source Clock Delay      (SCD):    4.979ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.620     4.979    Scan_teller/clk_IBUF_BUFG
    SLICE_X71Y79                                                      r  Scan_teller/cntr2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y79         FDCE (Prop_fdce_C_Q)         0.456     5.435 r  Scan_teller/cntr2_reg[3]/Q
                         net (fo=3, routed)           0.825     6.259    Scan_teller/cntr2_reg[3]
    SLICE_X70Y81         LUT2 (Prop_lut2_I1_O)        0.124     6.383 r  Scan_teller/count_out_i_32/O
                         net (fo=1, routed)           0.000     6.383    Scan_teller/n_0_count_out_i_32
    SLICE_X70Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.916 r  Scan_teller/count_out_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000     6.916    Scan_teller/n_0_count_out_reg_i_19
    SLICE_X70Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.033 r  Scan_teller/count_out_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.033    Scan_teller/n_0_count_out_reg_i_10
    SLICE_X70Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.150 r  Scan_teller/count_out_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.150    Scan_teller/n_0_count_out_reg_i_4
    SLICE_X70Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.267 r  Scan_teller/count_out_reg_i_3/CO[3]
                         net (fo=35, routed)          1.365     8.632    Scan_teller/cntr21
    SLICE_X71Y79         LUT2 (Prop_lut2_I0_O)        0.424     9.056 r  Scan_teller/cntr2[0]_i_5/O
                         net (fo=1, routed)           0.000     9.056    Scan_teller/n_0_cntr2[0]_i_5
    SLICE_X71Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.606 r  Scan_teller/cntr2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.606    Scan_teller/n_0_cntr2_reg[0]_i_1
    SLICE_X71Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.720 r  Scan_teller/cntr2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.720    Scan_teller/n_0_cntr2_reg[4]_i_1
    SLICE_X71Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.834 r  Scan_teller/cntr2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.834    Scan_teller/n_0_cntr2_reg[8]_i_1
    SLICE_X71Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.948 r  Scan_teller/cntr2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.948    Scan_teller/n_0_cntr2_reg[12]_i_1
    SLICE_X71Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.062 r  Scan_teller/cntr2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.062    Scan_teller/n_0_cntr2_reg[16]_i_1
    SLICE_X71Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.176 r  Scan_teller/cntr2_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.176    Scan_teller/n_0_cntr2_reg[20]_i_1
    SLICE_X71Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.290 r  Scan_teller/cntr2_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.290    Scan_teller/n_0_cntr2_reg[24]_i_1
    SLICE_X71Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.624 r  Scan_teller/cntr2_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.624    Scan_teller/n_6_cntr2_reg[28]_i_1
    SLICE_X71Y86         FDCE                                         r  Scan_teller/cntr2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.507    14.693    Scan_teller/clk_IBUF_BUFG
    SLICE_X71Y86                                                      r  Scan_teller/cntr2_reg[29]/C
                         clock pessimism              0.269    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X71Y86         FDCE (Setup_fdce_C_D)        0.062    14.988    Scan_teller/cntr2_reg[29]
  -------------------------------------------------------------------
                         required time                         14.988    
                         arrival time                         -10.624    
  -------------------------------------------------------------------
                         slack                                  4.365    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 Scan_teller/ledON_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Scan_teller/ledON_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.560     1.393    Scan_teller/clk_IBUF_BUFG
    SLICE_X70Y80                                                      r  Scan_teller/ledON_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y80         FDRE (Prop_fdre_C_Q)         0.164     1.557 r  Scan_teller/ledON_reg/Q
                         net (fo=2, routed)           0.177     1.735    Scan_teller/O1
    SLICE_X70Y80         LUT3 (Prop_lut3_I2_O)        0.045     1.780 r  Scan_teller/ledON_i_1/O
                         net (fo=1, routed)           0.000     1.780    Scan_teller/n_0_ledON_i_1
    SLICE_X70Y80         FDRE                                         r  Scan_teller/ledON_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.830     1.899    Scan_teller/clk_IBUF_BUFG
    SLICE_X70Y80                                                      r  Scan_teller/ledON_reg/C
                         clock pessimism             -0.505     1.393    
    SLICE_X70Y80         FDRE (Hold_fdre_C_D)         0.120     1.513    Scan_teller/ledON_reg
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155     10.000  7.845  BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDCE/C   n/a            0.500     5.000   4.500  SLICE_X71Y84    Scan_teller/cntr2_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500     5.000   4.500  SLICE_X71Y85    Scan_teller/cntr2_reg[24]/C



