==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.07 seconds; current allocated memory: 1.196 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c' ... 
WARNING: [HLS 207-5292] unused parameter 'tsteps' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:2:58)
WARNING: [HLS 207-5292] unused parameter 'n' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:2:69)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.21 seconds. CPU system time: 0.58 seconds. Elapsed time: 0.83 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0.68 seconds. Elapsed time: 2.76 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.199 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:6) in function 'seidel' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.220 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_10_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:5:7) in function 'seidel' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_8_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:4:7) in function 'seidel'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.228 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'seidel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seidel_Pipeline_VITIS_LOOP_12_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_3'.
WARNING: [HLS 200-880] The II Violation in module 'seidel_Pipeline_VITIS_LOOP_12_3' (loop 'VITIS_LOOP_12_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13) and 'select' operation ('reuse_select', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13).
WARNING: [HLS 200-880] The II Violation in module 'seidel_Pipeline_VITIS_LOOP_12_3' (loop 'VITIS_LOOP_12_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13) and 'select' operation ('reuse_select', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13).
WARNING: [HLS 200-880] The II Violation in module 'seidel_Pipeline_VITIS_LOOP_12_3' (loop 'VITIS_LOOP_12_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13) and 'select' operation ('reuse_select', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13).
WARNING: [HLS 200-880] The II Violation in module 'seidel_Pipeline_VITIS_LOOP_12_3' (loop 'VITIS_LOOP_12_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13) and 'select' operation ('reuse_select', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13).
WARNING: [HLS 200-880] The II Violation in module 'seidel_Pipeline_VITIS_LOOP_12_3' (loop 'VITIS_LOOP_12_3'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13) and 'select' operation ('reuse_select', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13).
WARNING: [HLS 200-880] The II Violation in module 'seidel_Pipeline_VITIS_LOOP_12_3' (loop 'VITIS_LOOP_12_3'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1) between 'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13) and 'select' operation ('reuse_select', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13).
WARNING: [HLS 200-880] The II Violation in module 'seidel_Pipeline_VITIS_LOOP_12_3' (loop 'VITIS_LOOP_12_3'): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 1) between 'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13) and 'select' operation ('reuse_select', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13).
WARNING: [HLS 200-880] The II Violation in module 'seidel_Pipeline_VITIS_LOOP_12_3' (loop 'VITIS_LOOP_12_3'): Unable to enforce a carried dependence constraint (II = 61, distance = 1, offset = 1) between 'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13) and 'select' operation ('reuse_select', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 62, Depth = 68, loop 'VITIS_LOOP_12_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.229 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.229 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seidel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.230 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.08 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c' ... 
WARNING: [HLS 207-5292] unused parameter 'tsteps' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:2:58)
WARNING: [HLS 207-5292] unused parameter 'n' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:2:69)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.19 seconds. CPU system time: 0.58 seconds. Elapsed time: 0.84 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.07 seconds. CPU system time: 0.64 seconds. Elapsed time: 2.78 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.200 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.200 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:6) in function 'seidel' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.221 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_10_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:5:7) in function 'seidel' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_8_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:4:7) in function 'seidel'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.221 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'seidel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seidel_Pipeline_VITIS_LOOP_12_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_3'.
WARNING: [HLS 200-880] The II Violation in module 'seidel_Pipeline_VITIS_LOOP_12_3' (loop 'VITIS_LOOP_12_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13) and 'select' operation ('reuse_select', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13).
WARNING: [HLS 200-880] The II Violation in module 'seidel_Pipeline_VITIS_LOOP_12_3' (loop 'VITIS_LOOP_12_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13) and 'select' operation ('reuse_select', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13).
WARNING: [HLS 200-880] The II Violation in module 'seidel_Pipeline_VITIS_LOOP_12_3' (loop 'VITIS_LOOP_12_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13) and 'select' operation ('reuse_select', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13).
WARNING: [HLS 200-880] The II Violation in module 'seidel_Pipeline_VITIS_LOOP_12_3' (loop 'VITIS_LOOP_12_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13) and 'select' operation ('reuse_select', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13).
WARNING: [HLS 200-880] The II Violation in module 'seidel_Pipeline_VITIS_LOOP_12_3' (loop 'VITIS_LOOP_12_3'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13) and 'select' operation ('reuse_select', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13).
WARNING: [HLS 200-880] The II Violation in module 'seidel_Pipeline_VITIS_LOOP_12_3' (loop 'VITIS_LOOP_12_3'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1) between 'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13) and 'select' operation ('reuse_select', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13).
WARNING: [HLS 200-880] The II Violation in module 'seidel_Pipeline_VITIS_LOOP_12_3' (loop 'VITIS_LOOP_12_3'): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 1) between 'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13) and 'select' operation ('reuse_select', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13).
WARNING: [HLS 200-880] The II Violation in module 'seidel_Pipeline_VITIS_LOOP_12_3' (loop 'VITIS_LOOP_12_3'): Unable to enforce a carried dependence constraint (II = 61, distance = 1, offset = 1) between 'ddiv' operation ('div', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13) and 'select' operation ('reuse_select', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/seidel/seidel_slow.c:13).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 62, Depth = 68, loop 'VITIS_LOOP_12_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.222 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.222 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seidel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.222 GB.
