#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Nov  6 16:34:16 2020
# Process ID: 6048
# Current directory: E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16108 E:\project\SmartCanteen\module_test\system_zynq\hx711_zynq\hx711_zynq.xpr
# Log file: E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/vivado.log
# Journal file: E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/project/SmartCanteen/module_test/system_zynq/ip_repo/hx711_package_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/software/vivado2018/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 822.012 ; gain = 178.215
update_compile_order -fileset sources_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Fri Nov  6 16:35:12 2020] Launched impl_1...
Run output will be captured here: E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/201706300081
set_property PROGRAM.FILE {E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.runs/impl_1/hx711_zynq_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.runs/impl_1/hx711_zynq_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
launch_sdk -workspace E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.sdk -hwspec E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.sdk/hx711_zynq_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.sdk -hwspec E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.sdk/hx711_zynq_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
ipx::edit_ip_in_project -upgrade true -name hx711_package_v1_0_project -directory E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.tmp/hx711_package_v1_0_project e:/project/SmartCanteen/module_test/system_zynq/ip_repo/hx711_package_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'e:/project/smartcanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.tmp/hx711_package_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/software/vivado2018/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/project/SmartCanteen/module_test/system_zynq/ip_repo/hx711_package_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/rtl/ad.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/project/SmartCanteen/module_test/system_zynq/ip_repo/hx711_package_1.0/hdl/hx711_package_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/project/SmartCanteen/module_test/system_zynq/ip_repo/hx711_package_1.0/hdl/hx711_package_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1923.277 ; gain = 26.734
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'e:/project/SmartCanteen/module_test/system_zynq/ip_repo/hx711_package_1.0/component.xml' ignored by IP packager.
set_property core_revision 5 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path e:/project/SmartCanteen/module_test/system_zynq/ip_repo/hx711_package_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'e:/project/SmartCanteen/module_test/system_zynq/ip_repo/hx711_package_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv yubow:user:hx711_package:1.0 [get_ips  hx711_zynq_hx711_package_0_0] -log ip_upgrade.log
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding cell -- yubow:user:hx711_package:1.0 - hx711_package_0
Successfully read diagram <hx711_zynq> from BD file <E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.srcs/sources_1/bd/hx711_zynq/hx711_zynq.bd>
Upgrading 'E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.srcs/sources_1/bd/hx711_zynq/hx711_zynq.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.runs/hx711_zynq_hx711_package_0_0_synth_1

INFO: [IP_Flow 19-3422] Upgraded hx711_zynq_hx711_package_0_0 (hx711_package_v1.0 1.0) from revision 4 to revision 5
Wrote  : <E:\project\SmartCanteen\module_test\system_zynq\hx711_zynq\hx711_zynq.srcs\sources_1\bd\hx711_zynq\hx711_zynq.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips hx711_zynq_hx711_package_0_0] -no_script -sync -force -quiet
generate_target all [get_files  E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.srcs/sources_1/bd/hx711_zynq/hx711_zynq.bd]
Wrote  : <E:\project\SmartCanteen\module_test\system_zynq\hx711_zynq\hx711_zynq.srcs\sources_1\bd\hx711_zynq\hx711_zynq.bd> 
VHDL Output written to : E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.srcs/sources_1/bd/hx711_zynq/synth/hx711_zynq.v
VHDL Output written to : E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.srcs/sources_1/bd/hx711_zynq/sim/hx711_zynq.v
VHDL Output written to : E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.srcs/sources_1/bd/hx711_zynq/hdl/hx711_zynq_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hx711_package_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.srcs/sources_1/bd/hx711_zynq/ip/hx711_zynq_auto_pc_0/hx711_zynq_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.srcs/sources_1/bd/hx711_zynq/hw_handoff/hx711_zynq.hwh
Generated Block Design Tcl file E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.srcs/sources_1/bd/hx711_zynq/hw_handoff/hx711_zynq_bd.tcl
Generated Hardware Definition File E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.srcs/sources_1/bd/hx711_zynq/synth/hx711_zynq.hwdef
catch { config_ip_cache -export [get_ips -all hx711_zynq_hx711_package_0_0] }
catch { config_ip_cache -export [get_ips -all hx711_zynq_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP hx711_zynq_auto_pc_0, cache-ID = 247f873b7c50fb00; cache size = 3.896 MB.
export_ip_user_files -of_objects [get_files E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.srcs/sources_1/bd/hx711_zynq/hx711_zynq.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.srcs/sources_1/bd/hx711_zynq/hx711_zynq.bd]
launch_runs -jobs 12 hx711_zynq_hx711_package_0_0_synth_1
[Fri Nov  6 16:41:06 2020] Launched hx711_zynq_hx711_package_0_0_synth_1...
Run output will be captured here: E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.runs/hx711_zynq_hx711_package_0_0_synth_1/runme.log
export_simulation -of_objects [get_files E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.srcs/sources_1/bd/hx711_zynq/hx711_zynq.bd] -directory E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.ip_user_files/sim_scripts -ip_user_files_dir E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.ip_user_files -ipstatic_source_dir E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.cache/compile_simlib/modelsim} {questa=E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.cache/compile_simlib/questa} {riviera=E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.cache/compile_simlib/riviera} {activehdl=E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
set_property needs_refresh false [get_runs hx711_zynq_processing_system7_0_0_synth_1]
set_property needs_refresh false [get_runs hx711_zynq_hx711_package_0_0_synth_1]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Fri Nov  6 18:02:30 2020] Launched impl_1...
Run output will be captured here: E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Constraints 18-5170] The checkpoint was created with non-default parameter values which do not match the current Vivado settings.  Mismatching parameters are:
  general.maxThreads
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.215 . Memory (MB): peak = 2887.547 ; gain = 0.000
open_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2887.547 ; gain = 749.668
INFO: [Common 17-344] 'open_run' was cancelled
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.runs/impl_1/hx711_zynq_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
launch_sdk -workspace E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.sdk -hwspec E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.sdk/hx711_zynq_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.sdk -hwspec E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.sdk/hx711_zynq_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/201706300081
set_property  ip_repo_paths  {e:/project/SmartCanteen/module_test/system_zynq/ip_repo/hx711_package_1.0 E:/project/SmartCanteen/module_test/system_zynq/ip_repo} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'e:/project/SmartCanteen/module_test/system_zynq/ip_repo/hx711_package_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/project/SmartCanteen/module_test/system_zynq/ip_repo'.
ipx::edit_ip_in_project -upgrade true -name hx711_package_v1_0_project -directory E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.tmp/hx711_package_v1_0_project e:/project/SmartCanteen/module_test/system_zynq/ip_repo/hx711_package_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'e:/project/smartcanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.tmp/hx711_package_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/software/vivado2018/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'e:/project/SmartCanteen/module_test/system_zynq/ip_repo/hx711_package_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/project/SmartCanteen/module_test/system_zynq/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/rtl/ad.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/project/SmartCanteen/module_test/system_zynq/ip_repo/hx711_package_1.0/hdl/hx711_package_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/project/SmartCanteen/module_test/system_zynq/ip_repo/hx711_package_1.0/hdl/hx711_package_v1_0.v:]
update_compile_order -fileset sources_1
current_project hx711_zynq
current_project hx711_package_v1_0_project
close_project
set_property  ip_repo_paths  e:/project/SmartCanteen/module_test/system_zynq/ip_repo [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/project/SmartCanteen/module_test/system_zynq/ip_repo'.
ipx::edit_ip_in_project -upgrade true -name hx711_package_v1_0_project -directory E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.tmp/hx711_package_v1_0_project e:/project/SmartCanteen/module_test/system_zynq/ip_repo/hx711_package_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'e:/project/smartcanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.tmp/hx711_package_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/software/vivado2018/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/project/SmartCanteen/module_test/system_zynq/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/rtl/ad.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/project/SmartCanteen/module_test/system_zynq/ip_repo/hx711_package_1.0/hdl/hx711_package_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/project/SmartCanteen/module_test/system_zynq/ip_repo/hx711_package_1.0/hdl/hx711_package_v1_0.v:]
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'e:/project/SmartCanteen/module_test/system_zynq/ip_repo/hx711_package_1.0/component.xml' ignored by IP packager.
set_property core_revision 6 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path e:/project/SmartCanteen/module_test/system_zynq/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'e:/project/SmartCanteen/module_test/system_zynq/ip_repo'
report_ip_status -name ip_status 
upgrade_ip -vlnv yubow:user:hx711_package:1.0 [get_ips  hx711_zynq_hx711_package_0_0] -log ip_upgrade.log
Upgrading 'E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.srcs/sources_1/bd/hx711_zynq/hx711_zynq.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.runs/hx711_zynq_hx711_package_0_0_synth_1

INFO: [IP_Flow 19-3422] Upgraded hx711_zynq_hx711_package_0_0 (hx711_package_v1.0 1.0) from revision 5 to revision 6
Wrote  : <E:\project\SmartCanteen\module_test\system_zynq\hx711_zynq\hx711_zynq.srcs\sources_1\bd\hx711_zynq\hx711_zynq.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips hx711_zynq_hx711_package_0_0] -no_script -sync -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.srcs/sources_1/bd/hx711_zynq/hx711_zynq.bd]
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.runs/hx711_zynq_processing_system7_0_0_synth_1

set_property synth_checkpoint_mode None [get_files  E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.srcs/sources_1/bd/hx711_zynq/hx711_zynq.bd]
generate_target all [get_files  E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.srcs/sources_1/bd/hx711_zynq/hx711_zynq.bd]
Wrote  : <E:\project\SmartCanteen\module_test\system_zynq\hx711_zynq\hx711_zynq.srcs\sources_1\bd\hx711_zynq\hx711_zynq.bd> 
VHDL Output written to : E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.srcs/sources_1/bd/hx711_zynq/synth/hx711_zynq.v
VHDL Output written to : E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.srcs/sources_1/bd/hx711_zynq/sim/hx711_zynq.v
VHDL Output written to : E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.srcs/sources_1/bd/hx711_zynq/hdl/hx711_zynq_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hx711_package_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.srcs/sources_1/bd/hx711_zynq/ip/hx711_zynq_auto_pc_0/hx711_zynq_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.srcs/sources_1/bd/hx711_zynq/hw_handoff/hx711_zynq.hwh
Generated Block Design Tcl file E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.srcs/sources_1/bd/hx711_zynq/hw_handoff/hx711_zynq_bd.tcl
Generated Hardware Definition File E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.srcs/sources_1/bd/hx711_zynq/synth/hx711_zynq.hwdef
generate_target: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3055.523 ; gain = 48.910
export_ip_user_files -of_objects [get_files E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.srcs/sources_1/bd/hx711_zynq/hx711_zynq.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.srcs/sources_1/bd/hx711_zynq/hx711_zynq.bd] -directory E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.ip_user_files/sim_scripts -ip_user_files_dir E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.ip_user_files -ipstatic_source_dir E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.cache/compile_simlib/modelsim} {questa=E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.cache/compile_simlib/questa} {riviera=E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.cache/compile_simlib/riviera} {activehdl=E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Fri Nov  6 18:13:46 2020] Launched synth_1...
Run output will be captured here: E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.runs/synth_1/runme.log
[Fri Nov  6 18:13:46 2020] Launched impl_1...
Run output will be captured here: E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.runs/impl_1/runme.log
set_param general.maxThreads 8
8
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/201706300081
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/201706300081.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
report_ip_status -name ip_status 
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/201706300081
set_property PROGRAM.FILE {E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.runs/impl_1/hx711_zynq_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.runs/impl_1/hx711_zynq_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ipx::edit_ip_in_project -upgrade true -name hx711_package_v1_0_project -directory E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.tmp/hx711_package_v1_0_project e:/project/SmartCanteen/module_test/system_zynq/ip_repo/hx711_package_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'e:/project/smartcanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.tmp/hx711_package_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/software/vivado2018/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/project/SmartCanteen/module_test/system_zynq/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/rtl/ad.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/project/SmartCanteen/module_test/system_zynq/ip_repo/hx711_package_1.0/hdl/hx711_package_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/project/SmartCanteen/module_test/system_zynq/ip_repo/hx711_package_1.0/hdl/hx711_package_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3062.832 ; gain = 0.000
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'e:/project/SmartCanteen/module_test/system_zynq/ip_repo/hx711_package_1.0/component.xml' ignored by IP packager.
set_property core_revision 7 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path e:/project/SmartCanteen/module_test/system_zynq/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'e:/project/SmartCanteen/module_test/system_zynq/ip_repo'
report_ip_status -name ip_status 
upgrade_ip -vlnv yubow:user:hx711_package:1.0 [get_ips  hx711_zynq_hx711_package_0_0] -log ip_upgrade.log
Upgrading 'E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.srcs/sources_1/bd/hx711_zynq/hx711_zynq.bd'
INFO: [IP_Flow 19-3422] Upgraded hx711_zynq_hx711_package_0_0 (hx711_package_v1.0 1.0) from revision 6 to revision 7
Wrote  : <E:\project\SmartCanteen\module_test\system_zynq\hx711_zynq\hx711_zynq.srcs\sources_1\bd\hx711_zynq\hx711_zynq.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips hx711_zynq_hx711_package_0_0] -no_script -sync -force -quiet
set_property synth_checkpoint_mode Hierarchical [get_files  E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.srcs/sources_1/bd/hx711_zynq/hx711_zynq.bd]
generate_target all [get_files  E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.srcs/sources_1/bd/hx711_zynq/hx711_zynq.bd]
Wrote  : <E:\project\SmartCanteen\module_test\system_zynq\hx711_zynq\hx711_zynq.srcs\sources_1\bd\hx711_zynq\hx711_zynq.bd> 
VHDL Output written to : E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.srcs/sources_1/bd/hx711_zynq/synth/hx711_zynq.v
VHDL Output written to : E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.srcs/sources_1/bd/hx711_zynq/sim/hx711_zynq.v
VHDL Output written to : E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.srcs/sources_1/bd/hx711_zynq/hdl/hx711_zynq_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hx711_package_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.srcs/sources_1/bd/hx711_zynq/ip/hx711_zynq_auto_pc_0/hx711_zynq_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.srcs/sources_1/bd/hx711_zynq/hw_handoff/hx711_zynq.hwh
Generated Block Design Tcl file E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.srcs/sources_1/bd/hx711_zynq/hw_handoff/hx711_zynq_bd.tcl
Generated Hardware Definition File E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.srcs/sources_1/bd/hx711_zynq/synth/hx711_zynq.hwdef
generate_target: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3124.715 ; gain = 61.883
catch { config_ip_cache -export [get_ips -all hx711_zynq_processing_system7_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP hx711_zynq_processing_system7_0_0, cache-ID = 2bb8b9c7c4b37250; cache size = 4.045 MB.
catch { config_ip_cache -export [get_ips -all hx711_zynq_hx711_package_0_0] }
catch { config_ip_cache -export [get_ips -all hx711_zynq_rst_ps7_0_50M_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP hx711_zynq_rst_ps7_0_50M_0, cache-ID = d4976b1fd4a55e9f; cache size = 4.045 MB.
catch { config_ip_cache -export [get_ips -all hx711_zynq_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP hx711_zynq_auto_pc_0, cache-ID = 247f873b7c50fb00; cache size = 4.045 MB.
export_ip_user_files -of_objects [get_files E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.srcs/sources_1/bd/hx711_zynq/hx711_zynq.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.srcs/sources_1/bd/hx711_zynq/hx711_zynq.bd]
launch_runs -jobs 12 hx711_zynq_hx711_package_0_0_synth_1
[Fri Nov  6 18:26:12 2020] Launched hx711_zynq_hx711_package_0_0_synth_1...
Run output will be captured here: E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.runs/hx711_zynq_hx711_package_0_0_synth_1/runme.log
export_simulation -of_objects [get_files E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.srcs/sources_1/bd/hx711_zynq/hx711_zynq.bd] -directory E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.ip_user_files/sim_scripts -ip_user_files_dir E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.ip_user_files -ipstatic_source_dir E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.cache/compile_simlib/modelsim} {questa=E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.cache/compile_simlib/questa} {riviera=E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.cache/compile_simlib/riviera} {activehdl=E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/201706300081
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/201706300081
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/201706300081
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
set_property needs_refresh false [get_runs hx711_zynq_hx711_package_0_0_synth_1]
open_bd_design {E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.srcs/sources_1/bd/hx711_zynq/hx711_zynq.bd}
generate_target all [get_files  E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.srcs/sources_1/bd/hx711_zynq/hx711_zynq.bd]
INFO: [BD 41-1637] Generated targets are already up-to-date for bd-design 'hx711_zynq' - hence not re-generating.
export_ip_user_files -of_objects [get_files E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.srcs/sources_1/bd/hx711_zynq/hx711_zynq.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.srcs/sources_1/bd/hx711_zynq/hx711_zynq.bd]
export_simulation -of_objects [get_files E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.srcs/sources_1/bd/hx711_zynq/hx711_zynq.bd] -directory E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.ip_user_files/sim_scripts -ip_user_files_dir E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.ip_user_files -ipstatic_source_dir E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.cache/compile_simlib/modelsim} {questa=E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.cache/compile_simlib/questa} {riviera=E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.cache/compile_simlib/riviera} {activehdl=E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.srcs/sources_1/bd/hx711_zynq/hx711_zynq.bd]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg400-2
Top: hx711_zynq_wrapper
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3398.996 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hx711_zynq_wrapper' [E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.srcs/sources_1/bd/hx711_zynq/hdl/hx711_zynq_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'hx711_zynq' [E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.srcs/sources_1/bd/hx711_zynq/synth/hx711_zynq.v:13]
INFO: [Synth 8-6157] synthesizing module 'hx711_zynq_hx711_package_0_0' [E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/.Xil/Vivado-6048-MSI/realtime/hx711_zynq_hx711_package_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hx711_zynq_hx711_package_0_0' (1#1) [E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/.Xil/Vivado-6048-MSI/realtime/hx711_zynq_hx711_package_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'hx711_zynq_processing_system7_0_0' [E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/.Xil/Vivado-6048-MSI/realtime/hx711_zynq_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hx711_zynq_processing_system7_0_0' (2#1) [E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/.Xil/Vivado-6048-MSI/realtime/hx711_zynq_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'hx711_zynq_ps7_0_axi_periph_0' [E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.srcs/sources_1/bd/hx711_zynq/synth/hx711_zynq.v:307]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1DK7VXS' [E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.srcs/sources_1/bd/hx711_zynq/synth/hx711_zynq.v:622]
INFO: [Synth 8-6157] synthesizing module 'hx711_zynq_auto_pc_0' [E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/.Xil/Vivado-6048-MSI/realtime/hx711_zynq_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hx711_zynq_auto_pc_0' (3#1) [E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/.Xil/Vivado-6048-MSI/realtime/hx711_zynq_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1DK7VXS' (4#1) [E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.srcs/sources_1/bd/hx711_zynq/synth/hx711_zynq.v:622]
INFO: [Synth 8-6155] done synthesizing module 'hx711_zynq_ps7_0_axi_periph_0' (5#1) [E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.srcs/sources_1/bd/hx711_zynq/synth/hx711_zynq.v:307]
INFO: [Synth 8-6157] synthesizing module 'hx711_zynq_rst_ps7_0_50M_0' [E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/.Xil/Vivado-6048-MSI/realtime/hx711_zynq_rst_ps7_0_50M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hx711_zynq_rst_ps7_0_50M_0' (6#1) [E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/.Xil/Vivado-6048-MSI/realtime/hx711_zynq_rst_ps7_0_50M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_ps7_0_50M' of module 'hx711_zynq_rst_ps7_0_50M_0' requires 10 connections, but only 6 given [E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.srcs/sources_1/bd/hx711_zynq/synth/hx711_zynq.v:298]
INFO: [Synth 8-6155] done synthesizing module 'hx711_zynq' (7#1) [E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.srcs/sources_1/bd/hx711_zynq/synth/hx711_zynq.v:13]
INFO: [Synth 8-6155] done synthesizing module 'hx711_zynq_wrapper' (8#1) [E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.srcs/sources_1/bd/hx711_zynq/hdl/hx711_zynq_wrapper.v:12]
WARNING: [Synth 8-3331] design s00_couplers_imp_1DK7VXS has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1DK7VXS has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design hx711_zynq_ps7_0_axi_periph_0 has unconnected port ACLK
WARNING: [Synth 8-3331] design hx711_zynq_ps7_0_axi_periph_0 has unconnected port ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3414.117 ; gain = 15.121
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3414.117 ; gain = 15.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3414.117 ; gain = 15.121
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'e:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.srcs/sources_1/bd/hx711_zynq/ip/hx711_zynq_hx711_package_0_0/hx711_zynq_hx711_package_0_0.dcp' for cell 'hx711_zynq_i/hx711_package_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.srcs/sources_1/bd/hx711_zynq/ip/hx711_zynq_processing_system7_0_0/hx711_zynq_processing_system7_0_0.dcp' for cell 'hx711_zynq_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.srcs/sources_1/bd/hx711_zynq/ip/hx711_zynq_rst_ps7_0_50M_0/hx711_zynq_rst_ps7_0_50M_0.dcp' for cell 'hx711_zynq_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint 'e:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.srcs/sources_1/bd/hx711_zynq/ip/hx711_zynq_auto_pc_0/hx711_zynq_auto_pc_0.dcp' for cell 'hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.srcs/sources_1/bd/hx711_zynq/ip/hx711_zynq_processing_system7_0_0/hx711_zynq_processing_system7_0_0.xdc] for cell 'hx711_zynq_i/processing_system7_0/inst'
Finished Parsing XDC File [e:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.srcs/sources_1/bd/hx711_zynq/ip/hx711_zynq_processing_system7_0_0/hx711_zynq_processing_system7_0_0.xdc] for cell 'hx711_zynq_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.srcs/sources_1/bd/hx711_zynq/ip/hx711_zynq_processing_system7_0_0/hx711_zynq_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hx711_zynq_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hx711_zynq_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [e:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.srcs/sources_1/bd/hx711_zynq/ip/hx711_zynq_rst_ps7_0_50M_0/hx711_zynq_rst_ps7_0_50M_0_board.xdc] for cell 'hx711_zynq_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [e:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.srcs/sources_1/bd/hx711_zynq/ip/hx711_zynq_rst_ps7_0_50M_0/hx711_zynq_rst_ps7_0_50M_0_board.xdc] for cell 'hx711_zynq_i/rst_ps7_0_50M/U0'
Parsing XDC File [e:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.srcs/sources_1/bd/hx711_zynq/ip/hx711_zynq_rst_ps7_0_50M_0/hx711_zynq_rst_ps7_0_50M_0.xdc] for cell 'hx711_zynq_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [e:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.srcs/sources_1/bd/hx711_zynq/ip/hx711_zynq_rst_ps7_0_50M_0/hx711_zynq_rst_ps7_0_50M_0.xdc] for cell 'hx711_zynq_i/rst_ps7_0_50M/U0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3435.902 ; gain = 0.000
Parsing XDC File [E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.srcs/constrs_1/new/hx711_zynq.xdc]
Finished Parsing XDC File [E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.srcs/constrs_1/new/hx711_zynq.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3435.902 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
RTL Elaboration Complete:  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3475.258 ; gain = 76.262
29 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3475.258 ; gain = 76.262
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
ipx::edit_ip_in_project -upgrade true -name hx711_package_v1_0_project -directory E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.tmp/hx711_package_v1_0_project e:/project/SmartCanteen/module_test/system_zynq/ip_repo/hx711_package_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'e:/project/smartcanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.tmp/hx711_package_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/software/vivado2018/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/project/SmartCanteen/module_test/system_zynq/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/rtl/ad.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/project/SmartCanteen/module_test/system_zynq/ip_repo/hx711_package_1.0/hdl/hx711_package_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/project/SmartCanteen/module_test/system_zynq/ip_repo/hx711_package_1.0/hdl/hx711_package_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3519.848 ; gain = 0.000
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'e:/project/SmartCanteen/module_test/system_zynq/ip_repo/hx711_package_1.0/component.xml' ignored by IP packager.
set_property core_revision 8 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path e:/project/SmartCanteen/module_test/system_zynq/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'e:/project/SmartCanteen/module_test/system_zynq/ip_repo'
report_ip_status -name ip_status 
upgrade_ip [get_ips]
Upgrading 'E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.srcs/sources_1/bd/hx711_zynq/hx711_zynq.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.runs/hx711_zynq_hx711_package_0_0_synth_1

INFO: [IP_Flow 19-3422] Upgraded hx711_zynq_hx711_package_0_0 (hx711_package_v1.0 1.0) from revision 7 to revision 8
Wrote  : <E:\project\SmartCanteen\module_test\system_zynq\hx711_zynq\hx711_zynq.srcs\sources_1\bd\hx711_zynq\hx711_zynq.bd> 
Wrote  : <E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.srcs/sources_1/bd/hx711_zynq/ui/bd_7e57687a.ui> 
e:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.srcs/sources_1/bd/hx711_zynq/ip/hx711_zynq_hx711_package_0_0/hx711_zynq_hx711_package_0_0.xci
report_ip_status -name ip_status 
report_ip_status -name ip_status 
generate_target all [get_files  E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.srcs/sources_1/bd/hx711_zynq/hx711_zynq.bd]
Wrote  : <E:\project\SmartCanteen\module_test\system_zynq\hx711_zynq\hx711_zynq.srcs\sources_1\bd\hx711_zynq\hx711_zynq.bd> 
VHDL Output written to : E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.srcs/sources_1/bd/hx711_zynq/synth/hx711_zynq.v
VHDL Output written to : E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.srcs/sources_1/bd/hx711_zynq/sim/hx711_zynq.v
VHDL Output written to : E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.srcs/sources_1/bd/hx711_zynq/hdl/hx711_zynq_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hx711_package_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.srcs/sources_1/bd/hx711_zynq/ip/hx711_zynq_auto_pc_0/hx711_zynq_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.srcs/sources_1/bd/hx711_zynq/hw_handoff/hx711_zynq.hwh
Generated Block Design Tcl file E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.srcs/sources_1/bd/hx711_zynq/hw_handoff/hx711_zynq_bd.tcl
Generated Hardware Definition File E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.srcs/sources_1/bd/hx711_zynq/synth/hx711_zynq.hwdef
catch { config_ip_cache -export [get_ips -all hx711_zynq_hx711_package_0_0] }
catch { config_ip_cache -export [get_ips -all hx711_zynq_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP hx711_zynq_auto_pc_0, cache-ID = 247f873b7c50fb00; cache size = 4.194 MB.
export_ip_user_files -of_objects [get_files E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.srcs/sources_1/bd/hx711_zynq/hx711_zynq.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.srcs/sources_1/bd/hx711_zynq/hx711_zynq.bd]
launch_runs -jobs 12 hx711_zynq_hx711_package_0_0_synth_1
[Fri Nov  6 18:31:40 2020] Launched hx711_zynq_hx711_package_0_0_synth_1...
Run output will be captured here: E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.runs/hx711_zynq_hx711_package_0_0_synth_1/runme.log
export_simulation -of_objects [get_files E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.srcs/sources_1/bd/hx711_zynq/hx711_zynq.bd] -directory E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.ip_user_files/sim_scripts -ip_user_files_dir E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.ip_user_files -ipstatic_source_dir E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.cache/compile_simlib/modelsim} {questa=E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.cache/compile_simlib/questa} {riviera=E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.cache/compile_simlib/riviera} {activehdl=E:/project/SmartCanteen/module_test/system_zynq/hx711_zynq/hx711_zynq.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov  6 18:35:43 2020...
