	.file	"sha256_schedule.c"
__SP_H__ = 0x3e
__SP_L__ = 0x3d
__SREG__ = 0x3f
__tmp_reg__ = 0
__zero_reg__ = 1
	.text
.global	sha256_message_schedule
	.type	sha256_message_schedule, @function
sha256_message_schedule:
	push r2
	push r3
	push r4
	push r5
	push r6
	push r7
	push r8
	push r9
	push r10
	push r11
	push r12
	push r13
	push r14
	push r15
	push r16
	push r17
	push r28
	push r29
	in r28,__SP_L__
	in r29,__SP_H__
	sbiw r28,28
	in __tmp_reg__,__SREG__
	cli
	out __SP_H__,r29
	out __SREG__,__tmp_reg__
	out __SP_L__,r28
/* prologue: function */
/* frame size = 28 */
/* stack size = 46 */
.L__stack_usage = 46
	movw r30,r24
	ld r18,Z
	std Y+23,r18
	ldd r19,Z+1
	std Y+24,r19
	ldd r20,Z+2
	std Y+25,r20
	ldd r21,Z+3
	std Y+26,r21
	movw r26,r22
	st X,r18
	adiw r26,1
	st X,r19
	sbiw r26,1
	adiw r26,2
	st X,r20
	sbiw r26,2
	adiw r26,3
	st X,r21
	sbiw r26,3
	ldd r16,Z+4
	ldd r17,Z+5
	ldd r18,Z+6
	ldd r19,Z+7
	adiw r26,4
	st X+,r16
	st X+,r17
	st X+,r18
	st X,r19
	sbiw r26,4+3
	ldd r16,Z+8
	ldd r17,Z+9
	ldd r18,Z+10
	ldd r19,Z+11
	adiw r26,8
	st X+,r16
	st X+,r17
	st X+,r18
	st X,r19
	sbiw r26,8+3
	ldd r16,Z+12
	ldd r17,Z+13
	ldd r18,Z+14
	ldd r19,Z+15
	adiw r26,12
	st X+,r16
	st X+,r17
	st X+,r18
	st X,r19
	sbiw r26,12+3
	ldd r16,Z+16
	ldd r17,Z+17
	ldd r18,Z+18
	ldd r19,Z+19
	adiw r26,16
	st X+,r16
	st X+,r17
	st X+,r18
	st X,r19
	sbiw r26,16+3
	ldd r16,Z+20
	ldd r17,Z+21
	ldd r18,Z+22
	ldd r19,Z+23
	adiw r26,20
	st X+,r16
	st X+,r17
	st X+,r18
	st X,r19
	sbiw r26,20+3
	ldd r16,Z+24
	ldd r17,Z+25
	ldd r18,Z+26
	ldd r19,Z+27
	adiw r26,24
	st X+,r16
	st X+,r17
	st X+,r18
	st X,r19
	sbiw r26,24+3
	ldd r16,Z+28
	ldd r17,Z+29
	ldd r18,Z+30
	ldd r19,Z+31
	adiw r26,28
	st X+,r16
	st X+,r17
	st X+,r18
	st X,r19
	sbiw r26,28+3
	ldd r16,Z+32
	ldd r17,Z+33
	ldd r18,Z+34
	ldd r19,Z+35
	adiw r26,32
	st X+,r16
	st X+,r17
	st X+,r18
	st X,r19
	sbiw r26,32+3
	ldd r8,Z+36
	ldd r9,Z+37
	ldd r10,Z+38
	ldd r11,Z+39
	adiw r26,36
	st X,r8
	sbiw r26,36
	adiw r26,37
	st X,r9
	sbiw r26,37
	adiw r26,38
	st X,r10
	sbiw r26,38
	adiw r26,39
	st X,r11
	sbiw r26,39
	ldd r12,Z+40
	ldd r13,Z+41
	ldd r14,Z+42
	ldd r15,Z+43
	adiw r26,40
	st X,r12
	sbiw r26,40
	adiw r26,41
	st X,r13
	sbiw r26,41
	adiw r26,42
	st X,r14
	sbiw r26,42
	adiw r26,43
	st X,r15
	ldd r16,Z+44
	ldd r17,Z+45
	ldd r27,Z+46
	std Y+19,r27
	ldd r18,Z+47
	std Y+20,r18
	movw r26,r22
	adiw r26,44
	st X,r16
	sbiw r26,44
	adiw r26,45
	st X,r17
	sbiw r26,45
	ldd r18,Y+19
	adiw r26,46
	st X,r18
	sbiw r26,46
	ldd r19,Y+20
	adiw r26,47
	st X,r19
	sbiw r26,47
	ldd r20,Z+48
	std Y+13,r20
	ldd r21,Z+49
	std Y+14,r21
	ldd r21,Z+50
	ldd r20,Z+51
	ldd r24,Y+13
	adiw r26,48
	st X,r24
	sbiw r26,48
	ldd r18,Y+14
	adiw r26,49
	st X,r18
	sbiw r26,49
	adiw r26,50
	st X,r21
	sbiw r26,50
	adiw r26,51
	st X,r20
	sbiw r26,51
	ldd r19,Z+52
	ldd r18,Z+53
	ldd r3,Z+54
	ldd r2,Z+55
	adiw r26,52
	st X,r19
	sbiw r26,52
	adiw r26,53
	st X,r18
	sbiw r26,53
	adiw r26,54
	st X,r3
	sbiw r26,54
	adiw r26,55
	st X,r2
	sbiw r26,55
	ldd r25,Z+56
	ldd r24,Z+57
	ldd r7,Z+58
	ldd r6,Z+59
	adiw r26,56
	st X,r25
	sbiw r26,56
	adiw r26,57
	st X,r24
	sbiw r26,57
	adiw r26,58
	st X,r7
	sbiw r26,58
	adiw r26,59
	st X,r6
	ldd r5,Z+60
	ldd r4,Z+61
	ldd r26,Z+62
	std Y+21,r26
	ldd r30,Z+63
	movw r26,r22
	adiw r26,60
	st X,r5
	sbiw r26,60
	adiw r26,61
	st X,r4
	sbiw r26,61
	ldd r31,Y+21
	adiw r26,62
	st X,r31
	sbiw r26,62
	adiw r26,63
	st X,r30
	std Y+1,r8
	std Y+2,r9
	std Y+3,r10
	std Y+4,r11
	std Y+5,r12
	std Y+6,r13
	std Y+7,r14
	std Y+8,r15
	std Y+17,r16
	std Y+18,r17
	std Y+15,r21
	std Y+16,r20
	std Y+11,r19
	std Y+12,r18
	mov r12,r25
	mov r13,r24
	mov r14,r7
	mov r15,r6
	std Y+9,r5
	std Y+10,r4
	ldd r24,Y+23
	ldd r25,Y+24
	ldd r26,Y+25
	ldd r27,Y+26
	movw r18,r22
	subi r18,-4
	sbci r19,-1
	std Y+28,r19
	std Y+27,r18
	movw r20,r22
	subi r20,60
	sbci r21,-1
	std Y+22,r21
	std Y+21,r20
	std Y+23,r31
	std Y+24,r30
.L2:
	ldd r30,Y+27
	ldd r31,Y+28
	ld r16,Z+
	ld r17,Z+
	ld r18,Z+
	ld r19,Z+
	std Y+28,r31
	std Y+27,r30
	movw r8,r12
	movw r10,r14
	ldi r20,15
	1:
	lsl r8
	rol r9
	rol r10
	rol r11
	dec r20
	brne 1b
	movw r22,r14
	movw r20,r12
	mov r0,r19
	ldi r19,17
	1:
	lsr r23
	ror r22
	ror r21
	ror r20
	dec r19
	brne 1b
	mov r19,r0
	or r8,r20
	or r9,r21
	or r10,r22
	or r11,r23
	movw r4,r12
	movw r6,r14
	ldi r20,13
	1:
	lsl r4
	rol r5
	rol r6
	rol r7
	dec r20
	brne 1b
	movw r22,r14
	movw r20,r12
	mov r0,r19
	ldi r19,19
	1:
	lsr r23
	ror r22
	ror r21
	ror r20
	dec r19
	brne 1b
	mov r19,r0
	or r20,r4
	or r21,r5
	or r22,r6
	or r23,r7
	eor r8,r20
	eor r9,r21
	eor r10,r22
	eor r11,r23
	movw r22,r14
	movw r20,r12
	mov r0,r19
	ldi r19,10
	1:
	lsr r23
	ror r22
	ror r21
	ror r20
	dec r19
	brne 1b
	mov r19,r0
	eor r8,r20
	eor r9,r21
	eor r10,r22
	eor r11,r23
	ldd r20,Y+1
	ldd r21,Y+2
	ldd r22,Y+3
	ldd r23,Y+4
	add r24,r20
	adc r25,r21
	adc r26,r22
	adc r27,r23
	add r8,r24
	adc r9,r25
	adc r10,r26
	adc r11,r27
	movw r22,r18
	movw r20,r16
	ldi r24,7
	1:
	lsr r23
	ror r22
	ror r21
	ror r20
	dec r24
	brne 1b
	movw r26,r18
	movw r24,r16
	mov r0,r23
	ldi r23,25
	1:
	lsl r24
	rol r25
	rol r26
	rol r27
	dec r23
	brne 1b
	mov r23,r0
	or r20,r24
	or r21,r25
	or r22,r26
	or r23,r27
	movw r4,r16
	movw r6,r18
	ldi r24,14
	1:
	lsl r4
	rol r5
	rol r6
	rol r7
	dec r24
	brne 1b
	movw r26,r18
	movw r24,r16
	mov r0,r23
	ldi r23,18
	1:
	lsr r27
	ror r26
	ror r25
	ror r24
	dec r23
	brne 1b
	mov r23,r0
	or r24,r4
	or r25,r5
	or r26,r6
	or r27,r7
	eor r20,r24
	eor r21,r25
	eor r22,r26
	eor r23,r27
	movw r26,r18
	movw r24,r16
	set
	bld __zero_reg__,3-1
	1:
	lsr r27
	ror r26
	ror r25
	ror r24
	lsr __zero_reg__
	brne 1b
	eor r24,r20
	eor r25,r21
	eor r26,r22
	eor r27,r23
	add r8,r24
	adc r9,r25
	adc r10,r26
	adc r11,r27
	std Z+56,r8
	std Z+57,r9
	std Z+58,r10
	std Z+59,r11
	ldd r27,Y+5
	std Y+1,r27
	ldd r30,Y+6
	std Y+2,r30
	ldd r31,Y+7
	std Y+3,r31
	ldd r20,Y+8
	std Y+4,r20
	ldd r21,Y+17
	std Y+5,r21
	ldd r22,Y+18
	std Y+6,r22
	ldd r23,Y+19
	std Y+7,r23
	ldd r24,Y+20
	std Y+8,r24
	ldd r26,Y+13
	std Y+17,r26
	ldd r27,Y+14
	std Y+18,r27
	ldd r30,Y+15
	std Y+19,r30
	ldd r31,Y+16
	std Y+20,r31
	ldd r20,Y+11
	std Y+13,r20
	ldd r21,Y+12
	std Y+14,r21
	std Y+15,r3
	std Y+16,r2
	std Y+11,r12
	std Y+12,r13
	mov r3,r14
	mov r2,r15
	ldd r12,Y+9
	ldd r13,Y+10
	ldd r14,Y+23
	ldd r15,Y+24
	std Y+9,r8
	std Y+10,r9
	std Y+23,r10
	std Y+24,r11
	movw r26,r18
	movw r24,r16
	ldd r22,Y+27
	ldd r23,Y+28
	ldd r30,Y+21
	ldd r31,Y+22
	cp r22,r30
	cpc r23,r31
	breq .+2
	rjmp .L2
/* epilogue start */
	adiw r28,28
	in __tmp_reg__,__SREG__
	cli
	out __SP_H__,r29
	out __SREG__,__tmp_reg__
	out __SP_L__,r28
	pop r29
	pop r28
	pop r17
	pop r16
	pop r15
	pop r14
	pop r13
	pop r12
	pop r11
	pop r10
	pop r9
	pop r8
	pop r7
	pop r6
	pop r5
	pop r4
	pop r3
	pop r2
	ret
	.size	sha256_message_schedule, .-sha256_message_schedule
	.ident	"GCC: (GNU) 7.3.0"
