{"vcs1":{"timestamp_begin":1735306854.845581445, "rt":1.85, "ut":0.65, "st":0.24}}
{"vcselab":{"timestamp_begin":1735306856.766394824, "rt":1.05, "ut":0.25, "st":0.17}}
{"link":{"timestamp_begin":1735306857.892066891, "rt":0.39, "ut":0.14, "st":0.18}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1735306854.218849991}
{"VCS_COMP_START_TIME": 1735306854.218849991}
{"VCS_COMP_END_TIME": 1735306860.180554724}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks +define+D7"}
{"vcs1": {"peak_mem": 332620}}
{"stitch_vcselab": {"peak_mem": 223364}}
