#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Dec 15 12:03:56 2019
# Process ID: 4460
# Current directory: C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7768 C:\Users\An-ck\Desktop\xadc_with_bram_with_one_addr\adc.xpr
# Log file: C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/vivado.log
# Journal file: C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/mikke/OneDrive/Skrivebord/Final_project/xadc_with_bram_with_one_addr' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:14 . Memory (MB): peak = 813.496 ; gain = 147.727
update_compile_order -fileset sources_1
open_bd_design {C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/xadc_pl2ps.bd}
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:xadc_wiz:3.3 - xadc_wiz_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - constant_High
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - constant_Low
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - constant3x0_Low
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - constant31x0_Low1
Adding component instance block -- xilinx.com:module_ref:PS_info_3_bits:1.0 - PS_info_3_bits_0
Successfully read diagram <xadc_pl2ps> from BD file <C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/xadc_pl2ps.bd>
open_bd_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1090.363 ; gain = 155.887
create_bd_cell -type hier PWM_mod
/PWM_mod
set_property screensize {167 154} [get_bd_cells PWM_mod]
set_property location {1 310 -158} [get_bd_cells PWM_mod]
import_files -norecurse {{C:/Users/An-ck/Dropbox/UNI/MSc/Robot Electronics/Project/sources/comparator.vhd} {C:/Users/An-ck/Dropbox/UNI/MSc/Robot Electronics/Project/sources/counter.vhd} {C:/Users/An-ck/Dropbox/UNI/MSc/Robot Electronics/Project/sources/OR.vhd}}
update_compile_order -fileset sources_1
create_bd_cell -type module -reference OR_bit PWM_mod/OR_bit_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
create_bd_cell -type module -reference comparator_N_bit PWM_mod/comparator_N_bit_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
create_bd_cell -type module -reference counter_N_bit PWM_mod/counter_N_bit_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
copy_bd_objs PWM_mod  [get_bd_cells {PWM_mod/comparator_N_bit_0}]
connect_bd_net [get_bd_pins PWM_mod/counter_N_bit_0/count] [get_bd_pins PWM_mod/comparator_N_bit_1/count]
connect_bd_net [get_bd_pins PWM_mod/comparator_N_bit_0/count] [get_bd_pins PWM_mod/counter_N_bit_0/count]
connect_bd_net [get_bd_pins PWM_mod/comparator_N_bit_1/OutBit] [get_bd_pins PWM_mod/OR_bit_0/A]
startgroup
make_bd_pins_external  [get_bd_pins PWM_mod/comparator_N_bit_0/OutBit]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins PWM_mod/OR_bit_0/B]
endgroup
set_property name rst_0 [get_bd_pins PWM_mod/B_0]
startgroup
make_bd_pins_external  [get_bd_pins PWM_mod/comparator_N_bit_0/threshold]
endgroup
delete_bd_objs [get_bd_nets PWM_mod/threshold_0_1]
delete_bd_objs [get_bd_nets threshold_0_1] [get_bd_pins PWM_mod/threshold_0]
startgroup
set_property -dict [list CONFIG.N {13}] [get_bd_cells PWM_mod/comparator_N_bit_0]
endgroup
startgroup
set_property -dict [list CONFIG.N {13}] [get_bd_cells PWM_mod/comparator_N_bit_1]
endgroup
startgroup
set_property -dict [list CONFIG.N {13}] [get_bd_cells PWM_mod/counter_N_bit_0]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins PWM_mod/comparator_N_bit_0/threshold]
endgroup
set_property name DutyCycle [get_bd_pins PWM_mod/threshold_1]
set_property name PWM_0 [get_bd_pins PWM_mod/OutBit_0]
startgroup
make_bd_pins_external  [get_bd_pins PWM_mod/counter_N_bit_0/clk]
endgroup
connect_bd_net [get_bd_pins PWM_mod/counter_N_bit_0/rst] [get_bd_pins PWM_mod/OR_bit_0/OutBit]
WARNING: [BD 41-1731] Type mismatch between connected pins: /PWM_mod/counter_N_bit_0/rst(rst) and /PWM_mod/OR_bit_0/OutBit(undef)
startgroup
make_bd_pins_external  [get_bd_pins PWM_mod/counter_N_bit_0/en]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins PWM_mod/comparator_N_bit_1/threshold]
endgroup
set_property name FrequencyConstant [get_bd_pins PWM_mod/threshold_2]
regenerate_bd_layout -hierarchy [get_bd_cells PWM_mod]
save_bd_design
Wrote  : <C:\Users\An-ck\Desktop\xadc_with_bram_with_one_addr\adc.srcs\sources_1\bd\xadc_pl2ps\xadc_pl2ps.bd> 
Wrote  : <C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/ui/bd_56b33bc2.ui> 
Wrote  : <C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/ui/bd_78a80c47.ui> 
update_compile_order -fileset sources_1
regenerate_bd_layout
delete_bd_objs [get_bd_ports threshold_0]
set_property name PWM_0 [get_bd_ports OutBit_0]
delete_bd_objs [get_bd_nets threshold_2_1] [get_bd_ports threshold_2]
delete_bd_objs [get_bd_nets en_0_1] [get_bd_ports en_0]
delete_bd_objs [get_bd_nets clk_0_1] [get_bd_ports clk_0]
delete_bd_objs [get_bd_nets threshold_1_1] [get_bd_ports threshold_1]
delete_bd_objs [get_bd_nets B_0_1] [get_bd_ports B_0]
connect_bd_net [get_bd_pins PWM_mod/clk_0] [get_bd_pins xadc_and_bram/processing_system7_0/FCLK_CLK0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
set_property name FrequencyConstant [get_bd_cells xlconstant_0]
set_property -dict [list CONFIG.CONST_WIDTH {13} CONFIG.CONST_VAL {5000}] [get_bd_cells FrequencyConstant]
connect_bd_net [get_bd_pins FrequencyConstant/dout] [get_bd_pins PWM_mod/FrequencyConstant]
copy_bd_objs /  [get_bd_cells {FrequencyConstant}]
copy_bd_objs /  [get_bd_cells {FrequencyConstant}]
set_property -dict [list CONFIG.CONST_WIDTH {1} CONFIG.CONST_VAL {1}] [get_bd_cells FrequencyConstant2]
set_property name LogicHigh [get_bd_cells FrequencyConstant2]
connect_bd_net [get_bd_pins LogicHigh/dout] [get_bd_pins PWM_mod/en_0]
set_property name LogicLow [get_bd_cells FrequencyConstant1]
set_property -dict [list CONFIG.CONST_WIDTH {1} CONFIG.CONST_VAL {0}] [get_bd_cells LogicLow]
connect_bd_net [get_bd_pins LogicLow/dout] [get_bd_pins PWM_mod/rst_0]
regenerate_bd_layout
regenerate_bd_layout
close [ open C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/new/pwm_control.vhd w ]
add_files C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/new/pwm_control.vhd
update_compile_order -fileset sources_1
create_bd_cell -type module -reference pwm_control pwm_control_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
connect_bd_net [get_bd_pins pwm_control_0/clk_inc] [get_bd_pins xadc_and_bram/FCLK_CLK0]
WARNING: [BD 41-1731] Type mismatch between connected pins: /xadc_and_bram/FCLK_CLK0(clk) and /pwm_control_0/clk_inc(undef)
connect_bd_net [get_bd_pins pwm_control_0/pwm_inc] [get_bd_pins PS_info_3_bits_0/pwm_inc]
connect_bd_net [get_bd_pins pwm_control_0/dutyCycleVal] [get_bd_pins PWM_mod/DutyCycle]
regenerate_bd_layout
startgroup
make_bd_pins_external  [get_bd_pins PS_info_3_bits_0/battery_lvl]
endgroup
set_property name LED_0 [get_bd_ports battery_lvl_0]
save_bd_design
Wrote  : <C:\Users\An-ck\Desktop\xadc_with_bram_with_one_addr\adc.srcs\sources_1\bd\xadc_pl2ps\xadc_pl2ps.bd> 
Wrote  : <C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/ui/bd_56b33bc2.ui> 
Wrote  : <C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/ui/bd_78a80c47.ui> 
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/xadc_and_bram/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-2180] Resetting the memory initialization file of </xadc_and_bram/blk_mem_gen_0> to default.
WARNING: [BD 41-927] Following properties on pin /xadc_and_bram/xadc_wiz_0/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=xadc_pl2ps_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /PWM_mod/counter_N_bit_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=xadc_pl2ps_processing_system7_0_0_FCLK_CLK0 
Wrote  : <C:\Users\An-ck\Desktop\xadc_with_bram_with_one_addr\adc.srcs\sources_1\bd\xadc_pl2ps\xadc_pl2ps.bd> 
Wrote  : <C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/ui/bd_56b33bc2.ui> 
Wrote  : <C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/ui/bd_78a80c47.ui> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/xadc_and_bram/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/synth/xadc_pl2ps.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/xadc_and_bram/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/sim/xadc_pl2ps.vhd
VHDL Output written to : C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/hdl/xadc_pl2ps_wrapper.vhd
Wrote  : <C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/ui/bd_56b33bc2.ui> 
Wrote  : <C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/ui/bd_78a80c47.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/xadc_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/constant_High .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/constant_Low .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/constant3x0_Low .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/constant31x0_Low1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS_info_3_bits_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_mod/OR_bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_mod/comparator_N_bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_mod/counter_N_bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_mod/comparator_N_bit_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FrequencyConstant .
INFO: [BD 41-1029] Generation completed for the IP Integrator block LogicLow .
INFO: [BD 41-1029] Generation completed for the IP Integrator block LogicHigh .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pwm_control_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/ip/xadc_pl2ps_auto_pc_1/xadc_pl2ps_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/ip/xadc_pl2ps_auto_pc_0/xadc_pl2ps_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/ps7_0_axi_periph/m00_couplers/auto_pc .
Exporting to file C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/hw_handoff/xadc_pl2ps.hwh
Generated Block Design Tcl file C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/hw_handoff/xadc_pl2ps_bd.tcl
Generated Hardware Definition File C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/synth/xadc_pl2ps.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP xadc_pl2ps_auto_pc_0, cache-ID = b0815e792eb1baf7; cache size = 10.209 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP xadc_pl2ps_auto_pc_1, cache-ID = 6a9f204f240cae7f; cache size = 10.209 MB.
[Sun Dec 15 12:32:04 2019] Launched xadc_pl2ps_comparator_N_bit_0_1_synth_1, xadc_pl2ps_comparator_N_bit_0_0_synth_1, xadc_pl2ps_counter_N_bit_0_0_synth_1, xadc_pl2ps_OR_bit_0_0_synth_1, xadc_pl2ps_pwm_control_0_0_synth_1, synth_1...
Run output will be captured here:
xadc_pl2ps_comparator_N_bit_0_1_synth_1: C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/xadc_pl2ps_comparator_N_bit_0_1_synth_1/runme.log
xadc_pl2ps_comparator_N_bit_0_0_synth_1: C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/xadc_pl2ps_comparator_N_bit_0_0_synth_1/runme.log
xadc_pl2ps_counter_N_bit_0_0_synth_1: C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/xadc_pl2ps_counter_N_bit_0_0_synth_1/runme.log
xadc_pl2ps_OR_bit_0_0_synth_1: C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/xadc_pl2ps_OR_bit_0_0_synth_1/runme.log
xadc_pl2ps_pwm_control_0_0_synth_1: C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/xadc_pl2ps_pwm_control_0_0_synth_1/runme.log
synth_1: C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/synth_1/runme.log
[Sun Dec 15 12:32:04 2019] Launched impl_1...
Run output will be captured here: C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:17 ; elapsed = 00:00:39 . Memory (MB): peak = 1349.289 ; gain = 179.402
file copy -force C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/impl_1/xadc_pl2ps_wrapper.sysdef C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.sdk/xadc_pl2ps_wrapper.hdf

launch_sdk -workspace C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.sdk -hwspec C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.sdk/xadc_pl2ps_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.sdk -hwspec C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.sdk/xadc_pl2ps_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
launch_sdk -workspace C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.sdk -hwspec C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.sdk/xadc_pl2ps_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.sdk -hwspec C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.sdk/xadc_pl2ps_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec 15 12:52:00 2019...
