Protel Design System Design Rule Check
PCB File : G:\自学电路和单片机\科协电路组\正式队\大风车（STM32F1）\大风车.PcbDoc
Date     : 2020/11/15
Time     : 18:38:10

ERROR : More than 500 violations detected, DRC was stopped

WARNING: Unplated multi-layer pad(s) detected
   Pad Free-0(73.914mm,45.999mm) on Multi-Layer on Net GND

Processing Rule : Clearance Constraint (Gap=0.203mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.254mm) (Max=5.08mm) (Preferred=0.762mm) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.254mm) (Max=5.08mm) (Preferred=0.762mm) (InNetClass('POWER'))
Rule Violations :0

Processing Rule : Width Constraint (Min=0.254mm) (Max=0.762mm) (Preferred=0.254mm) (InNetClass('SIGHAL'))
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Arc (30.89mm,82.286mm) on Top Overlay And Pad R26-2(30.429mm,82.551mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (29.968mm,81.737mm) on Top Overlay And Pad R26-1(30.429mm,81.472mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Arc (72.818mm,22.23mm) on Top Overlay And Pad R47-2(73.279mm,21.965mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Arc (73.74mm,22.779mm) on Top Overlay And Pad R47-1(73.279mm,23.044mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Arc (73.072mm,2.347mm) on Top Overlay And Pad R46-2(73.533mm,2.082mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Arc (73.994mm,2.896mm) on Top Overlay And Pad R46-1(73.533mm,3.161mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Arc (76.662mm,27.842mm) on Top Overlay And Pad R45-2(76.397mm,27.381mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Arc (77.211mm,26.921mm) on Top Overlay And Pad R45-1(77.476mm,27.381mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Arc (69.897mm,2.356mm) on Top Overlay And Pad R44-2(70.358mm,2.091mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Arc (70.819mm,2.905mm) on Top Overlay And Pad R44-1(70.358mm,3.17mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Arc (72.647mm,14.473mm) on Top Overlay And Pad R43-2(72.187mm,14.738mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (71.726mm,13.924mm) on Top Overlay And Pad R43-1(72.187mm,13.659mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Arc (71.726mm,10.647mm) on Top Overlay And Pad R42-2(72.187mm,10.383mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Arc (72.647mm,11.197mm) on Top Overlay And Pad R42-1(72.187mm,11.461mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Arc (27.823mm,24.895mm) on Top Overlay And Pad R39-2(27.558mm,24.435mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Arc (28.372mm,23.974mm) on Top Overlay And Pad R39-1(28.637mm,24.435mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Arc (9.383mm,24.895mm) on Top Overlay And Pad R38-2(9.118mm,24.435mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Arc (9.932mm,23.974mm) on Top Overlay And Pad R38-1(10.196mm,24.435mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Arc (34.522mm,21.585mm) on Top Overlay And Pad R37-2(34.061mm,21.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (33.601mm,21.036mm) on Top Overlay And Pad R37-1(34.061mm,20.771mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Arc (5.617mm,20.754mm) on Top Overlay And Pad R36-2(5.156mm,21.019mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (4.696mm,20.205mm) on Top Overlay And Pad R36-1(5.156mm,19.94mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Arc (21.128mm,26.26mm) on Top Overlay And Pad R35-2(21.393mm,26.721mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Arc (20.579mm,27.181mm) on Top Overlay And Pad R35-1(20.314mm,26.721mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Arc (17.353mm,27.181mm) on Top Overlay And Pad R34-2(17.088mm,26.721mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Arc (17.902mm,26.26mm) on Top Overlay And Pad R34-1(18.167mm,26.721mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Arc (27.131mm,65.141mm) on Top Overlay And Pad R31-2(26.67mm,65.406mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (26.209mm,64.592mm) on Top Overlay And Pad R31-1(26.67mm,64.327mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Arc (22.779mm,57.858mm) on Top Overlay And Pad R30-2(23.044mm,58.318mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Arc (22.23mm,58.779mm) on Top Overlay And Pad R30-1(21.965mm,58.318mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Arc (27.911mm,70.439mm) on Top Overlay And Pad R29-2(28.372mm,70.174mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Arc (28.832mm,70.988mm) on Top Overlay And Pad R29-1(28.372mm,71.253mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Arc (27.004mm,82.286mm) on Top Overlay And Pad R27-2(26.543mm,82.551mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (26.082mm,81.737mm) on Top Overlay And Pad R27-1(26.543mm,81.472mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Arc (28.832mm,74.122mm) on Top Overlay And Pad R25-2(28.372mm,74.387mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (27.911mm,73.573mm) on Top Overlay And Pad R25-1(28.372mm,73.308mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Arc (47.259mm,74.495mm) on Top Overlay And Pad R23-2(47.524mm,74.955mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Arc (46.71mm,75.416mm) on Top Overlay And Pad R23-1(46.446mm,74.955mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Arc (64.023mm,74.495mm) on Top Overlay And Pad R22-2(64.288mm,74.955mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Arc (63.474mm,75.416mm) on Top Overlay And Pad R22-1(63.21mm,74.955mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Arc (39.24mm,78.389mm) on Top Overlay And Pad R21-2(39.7mm,78.124mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Arc (40.161mm,78.938mm) on Top Overlay And Pad R21-1(39.7mm,79.203mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Arc (66.722mm,75.595mm) on Top Overlay And Pad R20-2(67.183mm,75.33mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Arc (67.644mm,76.144mm) on Top Overlay And Pad R20-1(67.183mm,76.409mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Arc (52.481mm,72.698mm) on Top Overlay And Pad R19-2(52.216mm,72.238mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Arc (53.03mm,71.777mm) on Top Overlay And Pad R19-1(53.295mm,72.238mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Arc (56.256mm,71.777mm) on Top Overlay And Pad R18-2(56.521mm,72.238mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Arc (55.707mm,72.698mm) on Top Overlay And Pad R18-1(55.442mm,72.238mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Arc (75.028mm,60.711mm) on Top Overlay And Pad R15-2(75.489mm,60.446mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Arc (75.949mm,61.26mm) on Top Overlay And Pad R15-1(75.489mm,61.525mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Arc (75.028mm,78.313mm) on Top Overlay And Pad R14-2(75.489mm,78.048mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Arc (75.949mm,78.862mm) on Top Overlay And Pad R14-1(75.489mm,79.127mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Arc (71.528mm,60.736mm) on Top Overlay And Pad R13-2(71.989mm,60.472mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Arc (72.449mm,61.285mm) on Top Overlay And Pad R13-1(71.989mm,61.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Arc (88.651mm,83.468mm) on Top Overlay And Pad R12-2(88.386mm,83.007mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Arc (89.2mm,82.547mm) on Top Overlay And Pad R12-1(89.465mm,83.007mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Arc (72.793mm,69.118mm) on Top Overlay And Pad R11-2(73.254mm,68.853mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Arc (73.714mm,69.667mm) on Top Overlay And Pad R11-1(73.254mm,69.932mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Arc (73.714mm,72.893mm) on Top Overlay And Pad R10-2(73.254mm,73.158mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (72.793mm,72.344mm) on Top Overlay And Pad R10-1(73.254mm,72.079mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (45.813mm,38.659mm) on Top Overlay And Pad C1-1(46.203mm,39.024mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (46.593mm,38.659mm) on Top Overlay And Pad C1-1(46.203mm,39.024mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (46.593mm,40.929mm) on Top Overlay And Pad C1-2(46.203mm,40.564mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (45.813mm,40.929mm) on Top Overlay And Pad C1-2(46.203mm,40.564mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (65.472mm,31.801mm) on Top Overlay And Pad C12-1(65.862mm,32.166mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (66.252mm,31.801mm) on Top Overlay And Pad C12-1(65.862mm,32.166mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (66.252mm,34.071mm) on Top Overlay And Pad C12-2(65.862mm,33.706mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (65.472mm,34.071mm) on Top Overlay And Pad C12-2(65.862mm,33.706mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (30.795mm,37.818mm) on Top Overlay And Pad C6-1(32.055mm,38.298mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (33.315mm,37.818mm) on Top Overlay And Pad C6-1(32.055mm,38.298mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (33.315mm,41.728mm) on Top Overlay And Pad C6-2(32.055mm,41.248mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (30.795mm,41.728mm) on Top Overlay And Pad C6-2(32.055mm,41.248mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (34.561mm,37.818mm) on Top Overlay And Pad C7-1(35.821mm,38.298mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (37.081mm,37.818mm) on Top Overlay And Pad C7-1(35.821mm,38.298mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (37.081mm,41.728mm) on Top Overlay And Pad C7-2(35.821mm,41.248mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (34.561mm,41.728mm) on Top Overlay And Pad C7-2(35.821mm,41.248mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (25.35mm,51.349mm) on Top Overlay And Pad C5-1(25.83mm,50.089mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (25.35mm,48.829mm) on Top Overlay And Pad C5-1(25.83mm,50.089mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (29.26mm,48.829mm) on Top Overlay And Pad C5-2(28.78mm,50.089mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (29.26mm,51.349mm) on Top Overlay And Pad C5-2(28.78mm,50.089mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (25.35mm,47.412mm) on Top Overlay And Pad C4-1(25.83mm,46.152mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (25.35mm,44.892mm) on Top Overlay And Pad C4-1(25.83mm,46.152mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (29.26mm,44.892mm) on Top Overlay And Pad C4-2(28.78mm,46.152mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (29.26mm,47.412mm) on Top Overlay And Pad C4-2(28.78mm,46.152mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (63.44mm,47.641mm) on Top Overlay And Pad C19-1(63.83mm,48.006mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (64.22mm,47.641mm) on Top Overlay And Pad C19-1(63.83mm,48.006mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (64.22mm,49.911mm) on Top Overlay And Pad C19-2(63.83mm,49.546mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (63.44mm,49.911mm) on Top Overlay And Pad C19-2(63.83mm,49.546mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (64.83mm,39.903mm) on Top Overlay And Pad C3-1(64.44mm,39.538mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (64.05mm,39.903mm) on Top Overlay And Pad C3-1(64.44mm,39.538mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (64.05mm,37.633mm) on Top Overlay And Pad C3-2(64.44mm,37.998mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (64.83mm,37.633mm) on Top Overlay And Pad C3-2(64.44mm,37.998mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (66.32mm,42.206mm) on Top Overlay And Pad C23-1(65.955mm,42.596mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (66.32mm,42.986mm) on Top Overlay And Pad C23-1(65.955mm,42.596mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (64.05mm,42.986mm) on Top Overlay And Pad C23-2(64.415mm,42.596mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (64.05mm,42.206mm) on Top Overlay And Pad C23-2(64.415mm,42.596mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (58.513mm,32.918mm) on Top Overlay And Pad C22-1(58.903mm,33.283mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (59.293mm,32.918mm) on Top Overlay And Pad C22-1(58.903mm,33.283mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (59.293mm,35.188mm) on Top Overlay And Pad C22-2(58.903mm,34.823mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (58.513mm,35.188mm) on Top Overlay And Pad C22-2(58.903mm,34.823mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (43.205mm,42.884mm) on Top Overlay And Pad C21-1(43.57mm,42.494mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (43.205mm,42.104mm) on Top Overlay And Pad C21-1(43.57mm,42.494mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (45.475mm,42.104mm) on Top Overlay And Pad C21-2(45.11mm,42.494mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (45.475mm,42.884mm) on Top Overlay And Pad C21-2(45.11mm,42.494mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (54.254mm,52.257mm) on Top Overlay And Pad C20-1(54.619mm,51.867mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (54.254mm,51.477mm) on Top Overlay And Pad C20-1(54.619mm,51.867mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (56.524mm,51.477mm) on Top Overlay And Pad C20-2(56.159mm,51.867mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (56.524mm,52.257mm) on Top Overlay And Pad C20-2(56.159mm,51.867mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (59.064mm,30.217mm) on Top Overlay And Pad C18-1(58.699mm,30.607mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (59.064mm,30.997mm) on Top Overlay And Pad C18-1(58.699mm,30.607mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (56.794mm,30.997mm) on Top Overlay And Pad C18-2(57.159mm,30.607mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (56.794mm,30.217mm) on Top Overlay And Pad C18-2(57.159mm,30.607mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (59.064mm,28.236mm) on Top Overlay And Pad C17-1(58.699mm,28.626mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (59.064mm,29.016mm) on Top Overlay And Pad C17-1(58.699mm,28.626mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (56.794mm,29.016mm) on Top Overlay And Pad C17-2(57.159mm,28.626mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (56.794mm,28.236mm) on Top Overlay And Pad C17-2(57.159mm,28.626mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (59.064mm,26.255mm) on Top Overlay And Pad C16-1(58.699mm,26.645mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (59.064mm,27.035mm) on Top Overlay And Pad C16-1(58.699mm,26.645mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (56.794mm,27.035mm) on Top Overlay And Pad C16-2(57.159mm,26.645mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (56.794mm,26.255mm) on Top Overlay And Pad C16-2(57.159mm,26.645mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (53.045mm,25.722mm) on Top Overlay And Pad C14-1(53.41mm,25.332mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (53.045mm,24.942mm) on Top Overlay And Pad C14-1(53.41mm,25.332mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (55.315mm,24.942mm) on Top Overlay And Pad C14-2(54.95mm,25.332mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (55.315mm,25.722mm) on Top Overlay And Pad C14-2(54.95mm,25.332mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (53.045mm,27.797mm) on Top Overlay And Pad C15-1(53.41mm,27.407mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (53.045mm,27.017mm) on Top Overlay And Pad C15-1(53.41mm,27.407mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (55.315mm,27.017mm) on Top Overlay And Pad C15-2(54.95mm,27.407mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (55.315mm,27.797mm) on Top Overlay And Pad C15-2(54.95mm,27.407mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (53.045mm,23.648mm) on Top Overlay And Pad C13-1(53.41mm,23.258mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (53.045mm,22.868mm) on Top Overlay And Pad C13-1(53.41mm,23.258mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (55.315mm,22.868mm) on Top Overlay And Pad C13-2(54.95mm,23.258mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (55.315mm,23.648mm) on Top Overlay And Pad C13-2(54.95mm,23.258mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (53.552mm,35.281mm) on Top Overlay And Pad C10-1(53.162mm,34.916mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (52.772mm,35.281mm) on Top Overlay And Pad C10-1(53.162mm,34.916mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (52.772mm,33.011mm) on Top Overlay And Pad C10-2(53.162mm,33.376mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (53.552mm,33.011mm) on Top Overlay And Pad C10-2(53.162mm,33.376mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (49.174mm,31.302mm) on Top Overlay And Pad C11-1(49.539mm,30.912mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (49.174mm,30.522mm) on Top Overlay And Pad C11-1(49.539mm,30.912mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (51.444mm,30.522mm) on Top Overlay And Pad C11-2(51.079mm,30.912mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (51.444mm,31.302mm) on Top Overlay And Pad C11-2(51.079mm,30.912mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Arc (50.504mm,37.41mm) on Top Overlay And Pad U1-1(51.152mm,37.761mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (46.727mm,33.027mm) on Top Overlay And Pad C9-1(47.117mm,33.392mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (47.507mm,33.027mm) on Top Overlay And Pad C9-1(47.117mm,33.392mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (47.507mm,35.297mm) on Top Overlay And Pad C9-2(47.117mm,34.932mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (46.727mm,35.297mm) on Top Overlay And Pad C9-2(47.117mm,34.932mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (62.315mm,53.975mm) on Top Overlay And Pad C8-1(61.925mm,53.61mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (61.535mm,53.975mm) on Top Overlay And Pad C8-1(61.925mm,53.61mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (61.535mm,51.705mm) on Top Overlay And Pad C8-2(61.925mm,52.07mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (62.315mm,51.705mm) on Top Overlay And Pad C8-2(61.925mm,52.07mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (50.53mm,53.264mm) on Top Overlay And Pad C2-1(50.14mm,52.899mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (49.75mm,53.264mm) on Top Overlay And Pad C2-1(50.14mm,52.899mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (49.75mm,50.994mm) on Top Overlay And Pad C2-2(50.14mm,51.359mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (50.53mm,50.994mm) on Top Overlay And Pad C2-2(50.14mm,51.359mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Arc (81.082mm,16.1mm) on Bottom Overlay And Pad R41-2(80.817mm,16.561mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Arc (81.631mm,17.021mm) on Bottom Overlay And Pad R41-1(81.896mm,16.561mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Arc (81.082mm,10.741mm) on Bottom Overlay And Pad R40-2(80.817mm,11.201mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Arc (81.631mm,11.662mm) on Bottom Overlay And Pad R40-1(81.896mm,11.201mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Arc (23.6mm,14.356mm) on Bottom Overlay And Pad R33-2(23.139mm,14.091mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Arc (22.679mm,14.905mm) on Bottom Overlay And Pad R33-1(23.139mm,15.17mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Arc (18.469mm,14.356mm) on Bottom Overlay And Pad R32-2(18.009mm,14.091mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Arc (17.548mm,14.905mm) on Bottom Overlay And Pad R32-1(18.009mm,15.17mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Arc (14.7mm,68.043mm) on Bottom Overlay And Pad R28-2(14.436mm,68.504mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Arc (15.25mm,68.964mm) on Bottom Overlay And Pad R28-1(15.514mm,68.504mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Arc (14.7mm,73.428mm) on Bottom Overlay And Pad R24-2(14.436mm,73.889mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Arc (15.25mm,74.349mm) on Bottom Overlay And Pad R24-1(15.514mm,73.889mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Arc (50.111mm,84.933mm) on Bottom Overlay And Pad R17-2(50.571mm,85.198mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Arc (51.032mm,84.384mm) on Bottom Overlay And Pad R17-1(50.571mm,84.119mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Arc (55.165mm,84.933mm) on Bottom Overlay And Pad R16-2(55.626mm,85.198mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Arc (56.087mm,84.384mm) on Bottom Overlay And Pad R16-1(55.626mm,84.119mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Arc (85.339mm,69.853mm) on Bottom Overlay And Pad R9-2(85.604mm,69.393mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Arc (84.79mm,68.932mm) on Bottom Overlay And Pad R9-1(84.525mm,69.393mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Arc (85.339mm,75.289mm) on Bottom Overlay And Pad R8-2(85.604mm,74.828mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Arc (84.79mm,74.368mm) on Bottom Overlay And Pad R8-1(84.525mm,74.828mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.068mm < 0.254mm) Between Track (30.48mm,77.648mm)(31.09mm,78.257mm) on Top Overlay And Pad D10-2(30.48mm,77.078mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.068mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Track (29.769mm,76.454mm)(29.769mm,77.47mm) on Top Overlay And Pad D10-2(30.48mm,77.078mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Track (31.191mm,76.454mm)(31.191mm,77.47mm) on Top Overlay And Pad D10-2(30.48mm,77.078mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Text "R25" (27.991mm,75.54mm) on Top Overlay And Pad D10-2(30.48mm,77.078mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.122mm < 0.254mm) Between Track (29.769mm,76.454mm)(31.191mm,76.454mm) on Top Overlay And Pad D10-2(30.48mm,77.078mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.122mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.068mm < 0.254mm) Between Track (29.87mm,78.257mm)(30.48mm,77.648mm) on Top Overlay And Pad D10-2(30.48mm,77.078mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.068mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.254mm) Between Track (30.48mm,77.648mm)(31.09mm,78.257mm) on Top Overlay And Pad D10-1(30.48mm,78.878mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Track (29.769mm,78.511mm)(29.769mm,79.502mm) on Top Overlay And Pad D10-1(30.48mm,78.878mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Track (31.191mm,78.511mm)(31.191mm,79.502mm) on Top Overlay And Pad D10-1(30.48mm,78.878mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Track (29.87mm,78.257mm)(31.09mm,78.257mm) on Top Overlay And Pad D10-1(30.48mm,78.878mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.254mm) Between Track (29.87mm,78.257mm)(30.48mm,77.648mm) on Top Overlay And Pad D10-1(30.48mm,78.878mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.122mm < 0.254mm) Between Track (29.769mm,79.502mm)(31.191mm,79.502mm) on Top Overlay And Pad D10-1(30.48mm,78.878mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.122mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (29.968mm,82.736mm)(29.969mm,82.286mm) on Top Overlay And Pad R26-2(30.429mm,82.551mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (29.968mm,82.961mm)(30.175mm,82.961mm) on Top Overlay And Pad R26-2(30.429mm,82.551mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (29.968mm,82.736mm)(29.968mm,82.961mm) on Top Overlay And Pad R26-2(30.429mm,82.551mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (30.89mm,82.286mm)(30.89mm,82.736mm) on Top Overlay And Pad R26-2(30.429mm,82.551mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (30.89mm,82.736mm)(30.89mm,82.961mm) on Top Overlay And Pad R26-2(30.429mm,82.551mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (30.683mm,82.961mm)(30.89mm,82.961mm) on Top Overlay And Pad R26-2(30.429mm,82.551mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (30.175mm,82.961mm)(30.683mm,82.961mm) on Top Overlay And Pad R26-2(30.429mm,82.551mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (29.968mm,81.287mm)(29.968mm,81.737mm) on Top Overlay And Pad R26-1(30.429mm,81.472mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (30.89mm,81.287mm)(30.89mm,81.737mm) on Top Overlay And Pad R26-1(30.429mm,81.472mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (29.968mm,81.062mm)(29.968mm,81.287mm) on Top Overlay And Pad R26-1(30.429mm,81.472mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (29.968mm,81.062mm)(30.175mm,81.062mm) on Top Overlay And Pad R26-1(30.429mm,81.472mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (30.683mm,81.062mm)(30.89mm,81.062mm) on Top Overlay And Pad R26-1(30.429mm,81.472mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (30.89mm,81.062mm)(30.89mm,81.287mm) on Top Overlay And Pad R26-1(30.429mm,81.472mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (30.175mm,81.062mm)(30.683mm,81.062mm) on Top Overlay And Pad R26-1(30.429mm,81.472mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (67.003mm,31.383mm)(68.583mm,31.383mm) on Top Overlay And Pad R4-1(67.793mm,32.148mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (68.583mm,31.383mm)(68.583mm,32.518mm) on Top Overlay And Pad R4-1(67.793mm,32.148mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (67.003mm,31.383mm)(67.003mm,32.518mm) on Top Overlay And Pad R4-1(67.793mm,32.148mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (68.583mm,33.318mm)(68.583mm,34.453mm) on Top Overlay And Pad R4-2(67.793mm,33.688mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (67.003mm,33.318mm)(67.003mm,34.453mm) on Top Overlay And Pad R4-2(67.793mm,33.688mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (67.003mm,34.453mm)(68.583mm,34.453mm) on Top Overlay And Pad R4-2(67.793mm,33.688mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (72.818mm,21.555mm)(72.818mm,21.78mm) on Top Overlay And Pad R47-2(73.279mm,21.965mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (73.025mm,21.555mm)(73.533mm,21.555mm) on Top Overlay And Pad R47-2(73.279mm,21.965mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (73.533mm,21.555mm)(73.74mm,21.555mm) on Top Overlay And Pad R47-2(73.279mm,21.965mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (73.74mm,21.555mm)(73.74mm,21.78mm) on Top Overlay And Pad R47-2(73.279mm,21.965mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (72.818mm,21.78mm)(72.818mm,22.23mm) on Top Overlay And Pad R47-2(73.279mm,21.965mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (73.74mm,22.23mm)(73.74mm,21.78mm) on Top Overlay And Pad R47-2(73.279mm,21.965mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (72.818mm,21.555mm)(73.025mm,21.555mm) on Top Overlay And Pad R47-2(73.279mm,21.965mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (72.818mm,22.779mm)(72.818mm,23.229mm) on Top Overlay And Pad R47-1(73.279mm,23.044mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (72.818mm,23.229mm)(72.818mm,23.454mm) on Top Overlay And Pad R47-1(73.279mm,23.044mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (73.74mm,22.779mm)(73.74mm,23.229mm) on Top Overlay And Pad R47-1(73.279mm,23.044mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (73.025mm,23.454mm)(73.533mm,23.454mm) on Top Overlay And Pad R47-1(73.279mm,23.044mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (73.74mm,23.229mm)(73.74mm,23.454mm) on Top Overlay And Pad R47-1(73.279mm,23.044mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (73.533mm,23.454mm)(73.74mm,23.454mm) on Top Overlay And Pad R47-1(73.279mm,23.044mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (72.818mm,23.454mm)(73.025mm,23.454mm) on Top Overlay And Pad R47-1(73.279mm,23.044mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (73.279mm,1.672mm)(73.787mm,1.672mm) on Top Overlay And Pad R46-2(73.533mm,2.082mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (73.072mm,1.672mm)(73.279mm,1.672mm) on Top Overlay And Pad R46-2(73.533mm,2.082mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (73.787mm,1.672mm)(73.994mm,1.672mm) on Top Overlay And Pad R46-2(73.533mm,2.082mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (73.072mm,1.897mm)(73.072mm,2.347mm) on Top Overlay And Pad R46-2(73.533mm,2.082mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (73.994mm,2.347mm)(73.994mm,1.897mm) on Top Overlay And Pad R46-2(73.533mm,2.082mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (73.072mm,1.672mm)(73.072mm,1.897mm) on Top Overlay And Pad R46-2(73.533mm,2.082mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (73.994mm,1.672mm)(73.994mm,1.897mm) on Top Overlay And Pad R46-2(73.533mm,2.082mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (73.994mm,2.896mm)(73.994mm,3.346mm) on Top Overlay And Pad R46-1(73.533mm,3.161mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (73.072mm,2.896mm)(73.072mm,3.346mm) on Top Overlay And Pad R46-1(73.533mm,3.161mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (73.279mm,3.571mm)(73.787mm,3.571mm) on Top Overlay And Pad R46-1(73.533mm,3.161mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (73.994mm,3.346mm)(73.994mm,3.571mm) on Top Overlay And Pad R46-1(73.533mm,3.161mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (73.787mm,3.571mm)(73.994mm,3.571mm) on Top Overlay And Pad R46-1(73.533mm,3.161mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (73.072mm,3.571mm)(73.279mm,3.571mm) on Top Overlay And Pad R46-1(73.533mm,3.161mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (73.072mm,3.346mm)(73.072mm,3.571mm) on Top Overlay And Pad R46-1(73.533mm,3.161mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (75.987mm,27.127mm)(75.987mm,27.635mm) on Top Overlay And Pad R45-2(76.397mm,27.381mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (76.212mm,27.842mm)(76.662mm,27.842mm) on Top Overlay And Pad R45-2(76.397mm,27.381mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (76.212mm,26.921mm)(76.662mm,26.921mm) on Top Overlay And Pad R45-2(76.397mm,27.381mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (75.987mm,27.842mm)(76.212mm,27.842mm) on Top Overlay And Pad R45-2(76.397mm,27.381mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (75.987mm,27.635mm)(75.987mm,27.842mm) on Top Overlay And Pad R45-2(76.397mm,27.381mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (75.987mm,26.921mm)(75.987mm,27.127mm) on Top Overlay And Pad R45-2(76.397mm,27.381mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (75.987mm,26.921mm)(76.212mm,26.921mm) on Top Overlay And Pad R45-2(76.397mm,27.381mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (77.211mm,26.921mm)(77.661mm,26.921mm) on Top Overlay And Pad R45-1(77.476mm,27.381mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (77.211mm,27.842mm)(77.661mm,27.842mm) on Top Overlay And Pad R45-1(77.476mm,27.381mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (77.886mm,27.127mm)(77.886mm,27.635mm) on Top Overlay And Pad R45-1(77.476mm,27.381mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (77.661mm,26.921mm)(77.886mm,26.921mm) on Top Overlay And Pad R45-1(77.476mm,27.381mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (77.886mm,26.921mm)(77.886mm,27.127mm) on Top Overlay And Pad R45-1(77.476mm,27.381mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (77.886mm,27.635mm)(77.886mm,27.842mm) on Top Overlay And Pad R45-1(77.476mm,27.381mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (77.661mm,27.842mm)(77.886mm,27.842mm) on Top Overlay And Pad R45-1(77.476mm,27.381mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (70.104mm,1.681mm)(70.612mm,1.681mm) on Top Overlay And Pad R44-2(70.358mm,2.091mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (69.897mm,1.681mm)(70.104mm,1.681mm) on Top Overlay And Pad R44-2(70.358mm,2.091mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (70.612mm,1.681mm)(70.819mm,1.681mm) on Top Overlay And Pad R44-2(70.358mm,2.091mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (69.897mm,1.906mm)(69.897mm,2.356mm) on Top Overlay And Pad R44-2(70.358mm,2.091mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (70.819mm,2.356mm)(70.819mm,1.906mm) on Top Overlay And Pad R44-2(70.358mm,2.091mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (69.897mm,1.681mm)(69.897mm,1.906mm) on Top Overlay And Pad R44-2(70.358mm,2.091mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (70.819mm,1.681mm)(70.819mm,1.906mm) on Top Overlay And Pad R44-2(70.358mm,2.091mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (70.819mm,2.905mm)(70.819mm,3.355mm) on Top Overlay And Pad R44-1(70.358mm,3.17mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (69.897mm,2.905mm)(69.897mm,3.355mm) on Top Overlay And Pad R44-1(70.358mm,3.17mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (70.104mm,3.58mm)(70.612mm,3.58mm) on Top Overlay And Pad R44-1(70.358mm,3.17mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (70.819mm,3.355mm)(70.819mm,3.58mm) on Top Overlay And Pad R44-1(70.358mm,3.17mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (70.612mm,3.58mm)(70.819mm,3.58mm) on Top Overlay And Pad R44-1(70.358mm,3.17mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (69.897mm,3.58mm)(70.104mm,3.58mm) on Top Overlay And Pad R44-1(70.358mm,3.17mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (69.897mm,3.355mm)(69.897mm,3.58mm) on Top Overlay And Pad R44-1(70.358mm,3.17mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (71.933mm,15.148mm)(72.441mm,15.148mm) on Top Overlay And Pad R43-2(72.187mm,14.738mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (72.647mm,14.473mm)(72.647mm,14.923mm) on Top Overlay And Pad R43-2(72.187mm,14.738mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (71.726mm,14.923mm)(71.726mm,14.473mm) on Top Overlay And Pad R43-2(72.187mm,14.738mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (72.647mm,14.923mm)(72.647mm,15.148mm) on Top Overlay And Pad R43-2(72.187mm,14.738mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (72.441mm,15.148mm)(72.647mm,15.148mm) on Top Overlay And Pad R43-2(72.187mm,14.738mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (71.726mm,15.148mm)(71.933mm,15.148mm) on Top Overlay And Pad R43-2(72.187mm,14.738mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (71.726mm,14.923mm)(71.726mm,15.148mm) on Top Overlay And Pad R43-2(72.187mm,14.738mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (71.726mm,13.474mm)(71.726mm,13.924mm) on Top Overlay And Pad R43-1(72.187mm,13.659mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (72.647mm,13.474mm)(72.647mm,13.924mm) on Top Overlay And Pad R43-1(72.187mm,13.659mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (71.933mm,13.249mm)(72.441mm,13.249mm) on Top Overlay And Pad R43-1(72.187mm,13.659mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (71.726mm,13.249mm)(71.726mm,13.474mm) on Top Overlay And Pad R43-1(72.187mm,13.659mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (71.726mm,13.249mm)(71.933mm,13.249mm) on Top Overlay And Pad R43-1(72.187mm,13.659mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (72.441mm,13.249mm)(72.647mm,13.249mm) on Top Overlay And Pad R43-1(72.187mm,13.659mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (72.647mm,13.249mm)(72.647mm,13.474mm) on Top Overlay And Pad R43-1(72.187mm,13.659mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (71.726mm,10.197mm)(71.726mm,10.647mm) on Top Overlay And Pad R42-2(72.187mm,10.383mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (72.647mm,10.647mm)(72.647mm,10.197mm) on Top Overlay And Pad R42-2(72.187mm,10.383mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (71.933mm,9.972mm)(72.441mm,9.972mm) on Top Overlay And Pad R42-2(72.187mm,10.383mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (71.726mm,9.972mm)(71.726mm,10.197mm) on Top Overlay And Pad R42-2(72.187mm,10.383mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (71.726mm,9.972mm)(71.933mm,9.972mm) on Top Overlay And Pad R42-2(72.187mm,10.383mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (72.441mm,9.972mm)(72.647mm,9.972mm) on Top Overlay And Pad R42-2(72.187mm,10.383mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (72.647mm,9.972mm)(72.647mm,10.197mm) on Top Overlay And Pad R42-2(72.187mm,10.383mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (72.647mm,11.197mm)(72.647mm,11.647mm) on Top Overlay And Pad R42-1(72.187mm,11.461mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (71.726mm,11.197mm)(71.726mm,11.647mm) on Top Overlay And Pad R42-1(72.187mm,11.461mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (71.933mm,11.872mm)(72.441mm,11.872mm) on Top Overlay And Pad R42-1(72.187mm,11.461mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (72.647mm,11.647mm)(72.647mm,11.872mm) on Top Overlay And Pad R42-1(72.187mm,11.461mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (72.441mm,11.872mm)(72.647mm,11.872mm) on Top Overlay And Pad R42-1(72.187mm,11.461mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (71.726mm,11.872mm)(71.933mm,11.872mm) on Top Overlay And Pad R42-1(72.187mm,11.461mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (71.726mm,11.647mm)(71.726mm,11.872mm) on Top Overlay And Pad R42-1(72.187mm,11.461mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (27.373mm,23.974mm)(27.823mm,23.974mm) on Top Overlay And Pad R39-2(27.558mm,24.435mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (27.148mm,23.974mm)(27.373mm,23.974mm) on Top Overlay And Pad R39-2(27.558mm,24.435mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (27.373mm,24.895mm)(27.823mm,24.895mm) on Top Overlay And Pad R39-2(27.558mm,24.435mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (27.148mm,24.895mm)(27.373mm,24.895mm) on Top Overlay And Pad R39-2(27.558mm,24.435mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (27.148mm,24.689mm)(27.148mm,24.895mm) on Top Overlay And Pad R39-2(27.558mm,24.435mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (27.148mm,24.181mm)(27.148mm,24.689mm) on Top Overlay And Pad R39-2(27.558mm,24.435mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (27.148mm,23.974mm)(27.148mm,24.181mm) on Top Overlay And Pad R39-2(27.558mm,24.435mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (28.372mm,23.974mm)(28.822mm,23.974mm) on Top Overlay And Pad R39-1(28.637mm,24.435mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (28.822mm,23.974mm)(29.047mm,23.974mm) on Top Overlay And Pad R39-1(28.637mm,24.435mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (28.372mm,24.895mm)(28.822mm,24.895mm) on Top Overlay And Pad R39-1(28.637mm,24.435mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (29.047mm,24.689mm)(29.047mm,24.895mm) on Top Overlay And Pad R39-1(28.637mm,24.435mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (28.822mm,24.895mm)(29.047mm,24.895mm) on Top Overlay And Pad R39-1(28.637mm,24.435mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (29.047mm,24.181mm)(29.047mm,24.689mm) on Top Overlay And Pad R39-1(28.637mm,24.435mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (29.047mm,23.974mm)(29.047mm,24.181mm) on Top Overlay And Pad R39-1(28.637mm,24.435mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (8.932mm,23.974mm)(9.383mm,23.974mm) on Top Overlay And Pad R38-2(9.118mm,24.435mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (8.708mm,23.974mm)(8.932mm,23.974mm) on Top Overlay And Pad R38-2(9.118mm,24.435mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (8.932mm,24.895mm)(9.383mm,24.895mm) on Top Overlay And Pad R38-2(9.118mm,24.435mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (8.708mm,24.895mm)(8.932mm,24.895mm) on Top Overlay And Pad R38-2(9.118mm,24.435mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (8.708mm,24.689mm)(8.708mm,24.895mm) on Top Overlay And Pad R38-2(9.118mm,24.435mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (8.708mm,24.181mm)(8.708mm,24.689mm) on Top Overlay And Pad R38-2(9.118mm,24.435mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (8.708mm,23.974mm)(8.708mm,24.181mm) on Top Overlay And Pad R38-2(9.118mm,24.435mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (10.382mm,23.974mm)(10.607mm,23.974mm) on Top Overlay And Pad R38-1(10.196mm,24.435mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (10.607mm,24.689mm)(10.607mm,24.895mm) on Top Overlay And Pad R38-1(10.196mm,24.435mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (10.382mm,24.895mm)(10.607mm,24.895mm) on Top Overlay And Pad R38-1(10.196mm,24.435mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (10.607mm,24.181mm)(10.607mm,24.689mm) on Top Overlay And Pad R38-1(10.196mm,24.435mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (10.607mm,23.974mm)(10.607mm,24.181mm) on Top Overlay And Pad R38-1(10.196mm,24.435mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (9.932mm,23.974mm)(10.382mm,23.974mm) on Top Overlay And Pad R38-1(10.196mm,24.435mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (9.932mm,24.895mm)(10.382mm,24.895mm) on Top Overlay And Pad R38-1(10.196mm,24.435mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (33.601mm,22.035mm)(33.601mm,21.585mm) on Top Overlay And Pad R37-2(34.061mm,21.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (34.522mm,21.585mm)(34.522mm,22.035mm) on Top Overlay And Pad R37-2(34.061mm,21.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (33.601mm,22.26mm)(33.807mm,22.26mm) on Top Overlay And Pad R37-2(34.061mm,21.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (33.601mm,22.035mm)(33.601mm,22.26mm) on Top Overlay And Pad R37-2(34.061mm,21.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (34.522mm,22.035mm)(34.522mm,22.26mm) on Top Overlay And Pad R37-2(34.061mm,21.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (33.807mm,22.26mm)(34.315mm,22.26mm) on Top Overlay And Pad R37-2(34.061mm,21.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (34.315mm,22.26mm)(34.522mm,22.26mm) on Top Overlay And Pad R37-2(34.061mm,21.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (33.601mm,20.586mm)(33.601mm,21.036mm) on Top Overlay And Pad R37-1(34.061mm,20.771mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (33.601mm,20.361mm)(33.601mm,20.586mm) on Top Overlay And Pad R37-1(34.061mm,20.771mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (33.601mm,20.361mm)(33.807mm,20.361mm) on Top Overlay And Pad R37-1(34.061mm,20.771mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (34.522mm,20.586mm)(34.522mm,21.036mm) on Top Overlay And Pad R37-1(34.061mm,20.771mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (34.522mm,20.361mm)(34.522mm,20.586mm) on Top Overlay And Pad R37-1(34.061mm,20.771mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (33.807mm,20.361mm)(34.315mm,20.361mm) on Top Overlay And Pad R37-1(34.061mm,20.771mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (34.315mm,20.361mm)(34.522mm,20.361mm) on Top Overlay And Pad R37-1(34.061mm,20.771mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (4.902mm,21.429mm)(5.41mm,21.429mm) on Top Overlay And Pad R36-2(5.156mm,21.019mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (5.617mm,20.754mm)(5.617mm,21.204mm) on Top Overlay And Pad R36-2(5.156mm,21.019mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (4.696mm,21.204mm)(4.696mm,20.754mm) on Top Overlay And Pad R36-2(5.156mm,21.019mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (5.617mm,21.204mm)(5.617mm,21.429mm) on Top Overlay And Pad R36-2(5.156mm,21.019mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (5.41mm,21.429mm)(5.617mm,21.429mm) on Top Overlay And Pad R36-2(5.156mm,21.019mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (4.696mm,21.429mm)(4.902mm,21.429mm) on Top Overlay And Pad R36-2(5.156mm,21.019mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (4.696mm,21.204mm)(4.696mm,21.429mm) on Top Overlay And Pad R36-2(5.156mm,21.019mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (4.902mm,19.53mm)(5.41mm,19.53mm) on Top Overlay And Pad R36-1(5.156mm,19.94mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (4.696mm,19.53mm)(4.696mm,19.755mm) on Top Overlay And Pad R36-1(5.156mm,19.94mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (4.696mm,19.53mm)(4.902mm,19.53mm) on Top Overlay And Pad R36-1(5.156mm,19.94mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (5.41mm,19.53mm)(5.617mm,19.53mm) on Top Overlay And Pad R36-1(5.156mm,19.94mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (5.617mm,19.53mm)(5.617mm,19.755mm) on Top Overlay And Pad R36-1(5.156mm,19.94mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (4.696mm,19.755mm)(4.696mm,20.205mm) on Top Overlay And Pad R36-1(5.156mm,19.94mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (5.617mm,19.755mm)(5.617mm,20.205mm) on Top Overlay And Pad R36-1(5.156mm,19.94mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (21.803mm,26.467mm)(21.803mm,26.975mm) on Top Overlay And Pad R35-2(21.393mm,26.721mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (21.128mm,27.181mm)(21.578mm,27.181mm) on Top Overlay And Pad R35-2(21.393mm,26.721mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (21.803mm,26.975mm)(21.803mm,27.181mm) on Top Overlay And Pad R35-2(21.393mm,26.721mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (21.578mm,27.181mm)(21.803mm,27.181mm) on Top Overlay And Pad R35-2(21.393mm,26.721mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (21.128mm,26.26mm)(21.578mm,26.26mm) on Top Overlay And Pad R35-2(21.393mm,26.721mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (21.578mm,26.26mm)(21.803mm,26.26mm) on Top Overlay And Pad R35-2(21.393mm,26.721mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (21.803mm,26.26mm)(21.803mm,26.467mm) on Top Overlay And Pad R35-2(21.393mm,26.721mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (19.904mm,26.467mm)(19.904mm,26.975mm) on Top Overlay And Pad R35-1(20.314mm,26.721mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (19.904mm,26.975mm)(19.904mm,27.181mm) on Top Overlay And Pad R35-1(20.314mm,26.721mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (19.904mm,26.26mm)(19.904mm,26.467mm) on Top Overlay And Pad R35-1(20.314mm,26.721mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (20.129mm,27.181mm)(20.579mm,27.181mm) on Top Overlay And Pad R35-1(20.314mm,26.721mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (19.904mm,27.181mm)(20.129mm,27.181mm) on Top Overlay And Pad R35-1(20.314mm,26.721mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (20.129mm,26.26mm)(20.579mm,26.26mm) on Top Overlay And Pad R35-1(20.314mm,26.721mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (19.904mm,26.26mm)(20.129mm,26.26mm) on Top Overlay And Pad R35-1(20.314mm,26.721mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (16.678mm,26.467mm)(16.678mm,26.975mm) on Top Overlay And Pad R34-2(17.088mm,26.721mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (16.903mm,27.181mm)(17.353mm,27.181mm) on Top Overlay And Pad R34-2(17.088mm,26.721mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (16.678mm,27.181mm)(16.903mm,27.181mm) on Top Overlay And Pad R34-2(17.088mm,26.721mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (16.678mm,26.975mm)(16.678mm,27.181mm) on Top Overlay And Pad R34-2(17.088mm,26.721mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (16.903mm,26.26mm)(17.353mm,26.26mm) on Top Overlay And Pad R34-2(17.088mm,26.721mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (16.678mm,26.26mm)(16.678mm,26.467mm) on Top Overlay And Pad R34-2(17.088mm,26.721mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (16.678mm,26.26mm)(16.903mm,26.26mm) on Top Overlay And Pad R34-2(17.088mm,26.721mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (18.577mm,26.467mm)(18.577mm,26.975mm) on Top Overlay And Pad R34-1(18.167mm,26.721mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (18.577mm,26.975mm)(18.577mm,27.181mm) on Top Overlay And Pad R34-1(18.167mm,26.721mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (18.352mm,27.181mm)(18.577mm,27.181mm) on Top Overlay And Pad R34-1(18.167mm,26.721mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (18.352mm,26.26mm)(18.577mm,26.26mm) on Top Overlay And Pad R34-1(18.167mm,26.721mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (18.577mm,26.26mm)(18.577mm,26.467mm) on Top Overlay And Pad R34-1(18.167mm,26.721mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (17.902mm,27.181mm)(18.352mm,27.181mm) on Top Overlay And Pad R34-1(18.167mm,26.721mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (17.902mm,26.26mm)(18.352mm,26.26mm) on Top Overlay And Pad R34-1(18.167mm,26.721mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (26.416mm,65.816mm)(26.924mm,65.816mm) on Top Overlay And Pad R31-2(26.67mm,65.406mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (27.131mm,65.141mm)(27.131mm,65.591mm) on Top Overlay And Pad R31-2(26.67mm,65.406mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (27.131mm,65.591mm)(27.131mm,65.816mm) on Top Overlay And Pad R31-2(26.67mm,65.406mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (26.924mm,65.816mm)(27.131mm,65.816mm) on Top Overlay And Pad R31-2(26.67mm,65.406mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (26.209mm,65.591mm)(26.209mm,65.141mm) on Top Overlay And Pad R31-2(26.67mm,65.406mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (26.209mm,65.816mm)(26.416mm,65.816mm) on Top Overlay And Pad R31-2(26.67mm,65.406mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (26.209mm,65.591mm)(26.209mm,65.816mm) on Top Overlay And Pad R31-2(26.67mm,65.406mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (27.131mm,64.142mm)(27.131mm,64.592mm) on Top Overlay And Pad R31-1(26.67mm,64.327mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (26.416mm,63.917mm)(26.924mm,63.917mm) on Top Overlay And Pad R31-1(26.67mm,64.327mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (26.924mm,63.917mm)(27.131mm,63.917mm) on Top Overlay And Pad R31-1(26.67mm,64.327mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (27.131mm,63.917mm)(27.131mm,64.142mm) on Top Overlay And Pad R31-1(26.67mm,64.327mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (26.209mm,64.142mm)(26.209mm,64.592mm) on Top Overlay And Pad R31-1(26.67mm,64.327mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (26.209mm,63.917mm)(26.209mm,64.142mm) on Top Overlay And Pad R31-1(26.67mm,64.327mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (26.209mm,63.917mm)(26.416mm,63.917mm) on Top Overlay And Pad R31-1(26.67mm,64.327mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (23.454mm,58.064mm)(23.454mm,58.572mm) on Top Overlay And Pad R30-2(23.044mm,58.318mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (22.779mm,57.858mm)(23.229mm,57.858mm) on Top Overlay And Pad R30-2(23.044mm,58.318mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (23.229mm,57.858mm)(23.454mm,57.858mm) on Top Overlay And Pad R30-2(23.044mm,58.318mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (23.454mm,57.858mm)(23.454mm,58.064mm) on Top Overlay And Pad R30-2(23.044mm,58.318mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (22.779mm,58.779mm)(23.229mm,58.779mm) on Top Overlay And Pad R30-2(23.044mm,58.318mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (23.454mm,58.572mm)(23.454mm,58.779mm) on Top Overlay And Pad R30-2(23.044mm,58.318mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (23.229mm,58.779mm)(23.454mm,58.779mm) on Top Overlay And Pad R30-2(23.044mm,58.318mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (21.555mm,58.064mm)(21.555mm,58.572mm) on Top Overlay And Pad R30-1(21.965mm,58.318mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (21.555mm,57.858mm)(21.555mm,58.064mm) on Top Overlay And Pad R30-1(21.965mm,58.318mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (21.555mm,57.858mm)(21.78mm,57.858mm) on Top Overlay And Pad R30-1(21.965mm,58.318mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (21.555mm,58.779mm)(21.78mm,58.779mm) on Top Overlay And Pad R30-1(21.965mm,58.318mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (21.555mm,58.572mm)(21.555mm,58.779mm) on Top Overlay And Pad R30-1(21.965mm,58.318mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (21.78mm,57.858mm)(22.23mm,57.858mm) on Top Overlay And Pad R30-1(21.965mm,58.318mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (21.78mm,58.779mm)(22.23mm,58.779mm) on Top Overlay And Pad R30-1(21.965mm,58.318mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (27.911mm,69.989mm)(27.911mm,70.439mm) on Top Overlay And Pad R29-2(28.372mm,70.174mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (27.911mm,69.764mm)(27.911mm,69.989mm) on Top Overlay And Pad R29-2(28.372mm,70.174mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (27.911mm,69.764mm)(28.118mm,69.764mm) on Top Overlay And Pad R29-2(28.372mm,70.174mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (28.832mm,70.439mm)(28.832mm,69.989mm) on Top Overlay And Pad R29-2(28.372mm,70.174mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (28.626mm,69.764mm)(28.832mm,69.764mm) on Top Overlay And Pad R29-2(28.372mm,70.174mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (28.832mm,69.764mm)(28.832mm,69.989mm) on Top Overlay And Pad R29-2(28.372mm,70.174mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (28.118mm,69.764mm)(28.626mm,69.764mm) on Top Overlay And Pad R29-2(28.372mm,70.174mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (27.911mm,71.663mm)(28.118mm,71.663mm) on Top Overlay And Pad R29-1(28.372mm,71.253mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (27.911mm,71.438mm)(27.911mm,71.663mm) on Top Overlay And Pad R29-1(28.372mm,71.253mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (28.832mm,71.438mm)(28.832mm,71.663mm) on Top Overlay And Pad R29-1(28.372mm,71.253mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (28.626mm,71.663mm)(28.832mm,71.663mm) on Top Overlay And Pad R29-1(28.372mm,71.253mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (27.911mm,70.988mm)(27.911mm,71.438mm) on Top Overlay And Pad R29-1(28.372mm,71.253mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (28.832mm,70.988mm)(28.832mm,71.438mm) on Top Overlay And Pad R29-1(28.372mm,71.253mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (28.118mm,71.663mm)(28.626mm,71.663mm) on Top Overlay And Pad R29-1(28.372mm,71.253mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (26.082mm,82.736mm)(26.082mm,82.286mm) on Top Overlay And Pad R27-2(26.543mm,82.551mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (26.082mm,82.736mm)(26.082mm,82.961mm) on Top Overlay And Pad R27-2(26.543mm,82.551mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (26.289mm,82.961mm)(26.797mm,82.961mm) on Top Overlay And Pad R27-2(26.543mm,82.551mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (27.004mm,82.286mm)(27.004mm,82.736mm) on Top Overlay And Pad R27-2(26.543mm,82.551mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (27.004mm,82.736mm)(27.004mm,82.961mm) on Top Overlay And Pad R27-2(26.543mm,82.551mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (26.797mm,82.961mm)(27.004mm,82.961mm) on Top Overlay And Pad R27-2(26.543mm,82.551mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (26.082mm,82.961mm)(26.289mm,82.961mm) on Top Overlay And Pad R27-2(26.543mm,82.551mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (26.082mm,81.287mm)(26.082mm,81.737mm) on Top Overlay And Pad R27-1(26.543mm,81.472mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (27.004mm,81.287mm)(27.004mm,81.737mm) on Top Overlay And Pad R27-1(26.543mm,81.472mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (26.082mm,81.062mm)(26.082mm,81.287mm) on Top Overlay And Pad R27-1(26.543mm,81.472mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (26.289mm,81.062mm)(26.797mm,81.062mm) on Top Overlay And Pad R27-1(26.543mm,81.472mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (26.797mm,81.062mm)(27.004mm,81.062mm) on Top Overlay And Pad R27-1(26.543mm,81.472mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (27.004mm,81.062mm)(27.004mm,81.287mm) on Top Overlay And Pad R27-1(26.543mm,81.472mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (26.082mm,81.062mm)(26.289mm,81.062mm) on Top Overlay And Pad R27-1(26.543mm,81.472mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (27.911mm,74.572mm)(27.911mm,74.122mm) on Top Overlay And Pad R25-2(28.372mm,74.387mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (27.911mm,74.797mm)(28.118mm,74.797mm) on Top Overlay And Pad R25-2(28.372mm,74.387mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (27.911mm,74.572mm)(27.911mm,74.797mm) on Top Overlay And Pad R25-2(28.372mm,74.387mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (28.832mm,74.122mm)(28.832mm,74.572mm) on Top Overlay And Pad R25-2(28.372mm,74.387mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (28.832mm,74.572mm)(28.832mm,74.797mm) on Top Overlay And Pad R25-2(28.372mm,74.387mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (28.626mm,74.797mm)(28.832mm,74.797mm) on Top Overlay And Pad R25-2(28.372mm,74.387mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (28.118mm,74.797mm)(28.626mm,74.797mm) on Top Overlay And Pad R25-2(28.372mm,74.387mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (27.911mm,72.898mm)(28.118mm,72.898mm) on Top Overlay And Pad R25-1(28.372mm,73.308mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (27.911mm,73.123mm)(27.911mm,73.573mm) on Top Overlay And Pad R25-1(28.372mm,73.308mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (28.626mm,72.898mm)(28.832mm,72.898mm) on Top Overlay And Pad R25-1(28.372mm,73.308mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (28.832mm,73.123mm)(28.832mm,73.573mm) on Top Overlay And Pad R25-1(28.372mm,73.308mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (27.911mm,72.898mm)(27.911mm,73.123mm) on Top Overlay And Pad R25-1(28.372mm,73.308mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (28.832mm,72.898mm)(28.832mm,73.123mm) on Top Overlay And Pad R25-1(28.372mm,73.308mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (28.118mm,72.898mm)(28.626mm,72.898mm) on Top Overlay And Pad R25-1(28.372mm,73.308mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (47.259mm,74.495mm)(47.71mm,74.495mm) on Top Overlay And Pad R23-2(47.524mm,74.955mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (47.71mm,74.495mm)(47.934mm,74.495mm) on Top Overlay And Pad R23-2(47.524mm,74.955mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (47.934mm,74.495mm)(47.934mm,74.701mm) on Top Overlay And Pad R23-2(47.524mm,74.955mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (47.259mm,75.416mm)(47.71mm,75.416mm) on Top Overlay And Pad R23-2(47.524mm,74.955mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (47.934mm,75.209mm)(47.934mm,75.416mm) on Top Overlay And Pad R23-2(47.524mm,74.955mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (47.71mm,75.416mm)(47.934mm,75.416mm) on Top Overlay And Pad R23-2(47.524mm,74.955mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (47.934mm,74.701mm)(47.934mm,75.209mm) on Top Overlay And Pad R23-2(47.524mm,74.955mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (46.035mm,74.495mm)(46.035mm,74.701mm) on Top Overlay And Pad R23-1(46.446mm,74.955mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (46.035mm,74.495mm)(46.26mm,74.495mm) on Top Overlay And Pad R23-1(46.446mm,74.955mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (46.035mm,75.416mm)(46.26mm,75.416mm) on Top Overlay And Pad R23-1(46.446mm,74.955mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (46.035mm,75.209mm)(46.035mm,75.416mm) on Top Overlay And Pad R23-1(46.446mm,74.955mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (46.035mm,74.701mm)(46.035mm,75.209mm) on Top Overlay And Pad R23-1(46.446mm,74.955mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (46.26mm,74.495mm)(46.71mm,74.495mm) on Top Overlay And Pad R23-1(46.446mm,74.955mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (46.26mm,75.416mm)(46.71mm,75.416mm) on Top Overlay And Pad R23-1(46.446mm,74.955mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (64.023mm,74.495mm)(64.474mm,74.495mm) on Top Overlay And Pad R22-2(64.288mm,74.955mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (64.474mm,74.495mm)(64.698mm,74.495mm) on Top Overlay And Pad R22-2(64.288mm,74.955mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (64.698mm,74.495mm)(64.698mm,74.701mm) on Top Overlay And Pad R22-2(64.288mm,74.955mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (64.023mm,75.416mm)(64.474mm,75.416mm) on Top Overlay And Pad R22-2(64.288mm,74.955mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (64.698mm,75.209mm)(64.698mm,75.416mm) on Top Overlay And Pad R22-2(64.288mm,74.955mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (64.474mm,75.416mm)(64.698mm,75.416mm) on Top Overlay And Pad R22-2(64.288mm,74.955mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (64.698mm,74.701mm)(64.698mm,75.209mm) on Top Overlay And Pad R22-2(64.288mm,74.955mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (63.024mm,74.495mm)(63.474mm,74.495mm) on Top Overlay And Pad R22-1(63.21mm,74.955mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (63.024mm,75.416mm)(63.474mm,75.416mm) on Top Overlay And Pad R22-1(63.21mm,74.955mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (62.799mm,74.495mm)(62.799mm,74.701mm) on Top Overlay And Pad R22-1(63.21mm,74.955mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (62.799mm,74.495mm)(63.024mm,74.495mm) on Top Overlay And Pad R22-1(63.21mm,74.955mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (62.799mm,75.416mm)(63.024mm,75.416mm) on Top Overlay And Pad R22-1(63.21mm,74.955mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (62.799mm,75.209mm)(62.799mm,75.416mm) on Top Overlay And Pad R22-1(63.21mm,74.955mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (62.799mm,74.701mm)(62.799mm,75.209mm) on Top Overlay And Pad R22-1(63.21mm,74.955mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (39.446mm,77.714mm)(39.954mm,77.714mm) on Top Overlay And Pad R21-2(39.7mm,78.124mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (39.24mm,77.939mm)(39.24mm,78.389mm) on Top Overlay And Pad R21-2(39.7mm,78.124mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (40.161mm,78.389mm)(40.161mm,77.939mm) on Top Overlay And Pad R21-2(39.7mm,78.124mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (39.24mm,77.714mm)(39.24mm,77.939mm) on Top Overlay And Pad R21-2(39.7mm,78.124mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (39.24mm,77.714mm)(39.446mm,77.714mm) on Top Overlay And Pad R21-2(39.7mm,78.124mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (39.954mm,77.714mm)(40.161mm,77.714mm) on Top Overlay And Pad R21-2(39.7mm,78.124mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (40.161mm,77.714mm)(40.161mm,77.939mm) on Top Overlay And Pad R21-2(39.7mm,78.124mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (39.446mm,79.613mm)(39.954mm,79.613mm) on Top Overlay And Pad R21-1(39.7mm,79.203mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (40.161mm,79.388mm)(40.161mm,79.613mm) on Top Overlay And Pad R21-1(39.7mm,79.203mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (39.954mm,79.613mm)(40.161mm,79.613mm) on Top Overlay And Pad R21-1(39.7mm,79.203mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (39.24mm,79.613mm)(39.446mm,79.613mm) on Top Overlay And Pad R21-1(39.7mm,79.203mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (39.24mm,79.388mm)(39.24mm,79.613mm) on Top Overlay And Pad R21-1(39.7mm,79.203mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (40.161mm,78.938mm)(40.161mm,79.388mm) on Top Overlay And Pad R21-1(39.7mm,79.203mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (39.24mm,78.938mm)(39.24mm,79.388mm) on Top Overlay And Pad R21-1(39.7mm,79.203mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (66.722mm,75.145mm)(66.722mm,75.595mm) on Top Overlay And Pad R20-2(67.183mm,75.33mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (66.929mm,74.92mm)(67.437mm,74.92mm) on Top Overlay And Pad R20-2(67.183mm,75.33mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (67.437mm,74.92mm)(67.644mm,74.92mm) on Top Overlay And Pad R20-2(67.183mm,75.33mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (67.644mm,75.595mm)(67.644mm,75.145mm) on Top Overlay And Pad R20-2(67.183mm,75.33mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (66.722mm,74.92mm)(66.722mm,75.145mm) on Top Overlay And Pad R20-2(67.183mm,75.33mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (67.644mm,74.92mm)(67.644mm,75.145mm) on Top Overlay And Pad R20-2(67.183mm,75.33mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (66.722mm,74.92mm)(66.929mm,74.92mm) on Top Overlay And Pad R20-2(67.183mm,75.33mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (66.722mm,76.144mm)(66.722mm,76.594mm) on Top Overlay And Pad R20-1(67.183mm,76.409mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (66.722mm,76.594mm)(66.722mm,76.819mm) on Top Overlay And Pad R20-1(67.183mm,76.409mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Track (67.644mm,76.144mm)(67.644mm,76.594mm) on Top Overlay And Pad R20-1(67.183mm,76.409mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Track (66.929mm,76.819mm)(67.437mm,76.819mm) on Top Overlay And Pad R20-1(67.183mm,76.409mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.058mm]
Rule Violations :496

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (0.202mm < 0.254mm) Between Text "C12" (64.694mm,32.029mm) on Top Overlay And Arc (65.472mm,34.071mm) on Top Overlay Silk Text to Silk Clearance [0.202mm]
   Violation between Silk To Silk Clearance Constraint: (0.253mm < 0.254mm) Between Text "C22" (57.683mm,33.096mm) on Top Overlay And Arc (58.513mm,35.188mm) on Top Overlay Silk Text to Silk Clearance [0.253mm]
   Violation between Silk To Silk Clearance Constraint: (0.237mm < 0.254mm) Between Text "C11" (46.736mm,30.556mm) on Top Overlay And Arc (49.174mm,31.302mm) on Top Overlay Silk Text to Silk Clearance [0.237mm]
   Violation between Silk To Silk Clearance Constraint: (0.104mm < 0.254mm) Between Text "C11" (46.736mm,30.556mm) on Top Overlay And Arc (49.174mm,30.522mm) on Top Overlay Silk Text to Silk Clearance [0.104mm]
Rule Violations :4

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:01