Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o D:/Downloads/FinalProject/tb_final_isim_beh.exe -prj D:/Downloads/FinalProject/tb_final_beh.prj work.tb_final 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/Downloads/FinalProject/common.vhd" into library work
Parsing VHDL file "D:/Downloads/FinalProject/Registers.vhd" into library work
Parsing VHDL file "D:/Downloads/FinalProject/PC.vhd" into library work
Parsing VHDL file "D:/Downloads/FinalProject/Instructions_ROM.vhd" into library work
Parsing VHDL file "D:/Downloads/FinalProject/decoder_unit.vhd" into library work
Parsing VHDL file "D:/Downloads/FinalProject/ALUdisplay.vhd" into library work
Parsing VHDL file "D:/Downloads/FinalProject/ALU.vhd" into library work
Parsing VHDL file "D:/Downloads/FinalProject/micropro.vhd" into library work
Parsing VHDL file "D:/Downloads/FinalProject/tb_final.vhd" into library work
Starting static elaboration
ERROR:HDLCompiler:432 - "D:/Downloads/FinalProject/micropro.vhd" Line 35: Formal <mas_clk> has no actual or default value.
ERROR:Simulator:777 - Static elaboration of top level VHDL design unit tb_final in library work failed
