<?xml version="1.0" encoding="UTF-8"?>
<hwModel>
    <coreTypes name="Generic Core" bitWidth="32" instructionsPerCycle="1"/>
    <memoryTypes name="Generic Local RAM" xAccessPattern="SinglePortedNoConcurrentAccesses" type="RAM" size="131072"/>
    <memoryTypes name="Generic RAM" xAccessPattern="SinglePortedNoConcurrentAccesses" type="RAM" size="262144"/>
    <networkTypes xsi:type="hw:CrossbarSwitch" name="Generic Crossbar Switch" bitWidth="32"/>
    <networkTypes xsi:type="hw:Bus" name="Generic Local Bus" busType="NA"/>
    <accessPaths xsi:type="hw:LatencyAccessPath" name="CORE0_to_LRAM0" source="CORE0?type=hw.Core" target="LRAM0?type=hw.Memory">
        <latencies xsi:type="hw:LatencyConstant" accessType="RW" transferSize="32" quartz="Generic+PLL?type=hw.Quartz" value="1"/>
    </accessPaths>
    <accessPaths xsi:type="hw:LatencyAccessPath" name="CORE0_to_LRAM1" source="CORE0?type=hw.Core" target="LRAM1?type=hw.Memory">
        <latencies xsi:type="hw:LatencyConstant" accessType="RW" transferSize="32" quartz="Generic+PLL?type=hw.Quartz" value="9"/>
    </accessPaths>
    <accessPaths xsi:type="hw:LatencyAccessPath" name="CORE0_to_LRAM2" source="CORE0?type=hw.Core" target="LRAM2?type=hw.Memory">
        <latencies xsi:type="hw:LatencyConstant" accessType="RW" transferSize="32" quartz="Generic+PLL?type=hw.Quartz" value="9"/>
    </accessPaths>
    <accessPaths xsi:type="hw:LatencyAccessPath" name="CORE0_to_LRAM3" source="CORE0?type=hw.Core" target="LRAM3?type=hw.Memory">
        <latencies xsi:type="hw:LatencyConstant" accessType="RW" transferSize="32" quartz="Generic+PLL?type=hw.Quartz" value="9"/>
    </accessPaths>
    <accessPaths xsi:type="hw:LatencyAccessPath" name="CORE1_to_LRAM0" source="CORE1?type=hw.Core" target="LRAM0?type=hw.Memory">
        <latencies xsi:type="hw:LatencyConstant" accessType="RW" transferSize="32" quartz="Generic+PLL?type=hw.Quartz" value="9"/>
    </accessPaths>
    <accessPaths xsi:type="hw:LatencyAccessPath" name="CORE1_to_LRAM1" source="CORE1?type=hw.Core" target="LRAM1?type=hw.Memory">
        <latencies xsi:type="hw:LatencyConstant" accessType="RW" transferSize="32" quartz="Generic+PLL?type=hw.Quartz" value="1"/>
    </accessPaths>
    <accessPaths xsi:type="hw:LatencyAccessPath" name="CORE1_to_LRAM2" source="CORE1?type=hw.Core" target="LRAM2?type=hw.Memory">
        <latencies xsi:type="hw:LatencyConstant" accessType="RW" transferSize="32" quartz="Generic+PLL?type=hw.Quartz" value="9"/>
    </accessPaths>
    <accessPaths xsi:type="hw:LatencyAccessPath" name="CORE1_to_LRAM3" source="CORE1?type=hw.Core" target="LRAM3?type=hw.Memory">
        <latencies xsi:type="hw:LatencyConstant" accessType="RW" transferSize="32" quartz="Generic+PLL?type=hw.Quartz" value="9"/>
    </accessPaths>
    <accessPaths xsi:type="hw:LatencyAccessPath" name="CORE2_to_LRAM0" source="CORE2?type=hw.Core" target="LRAM0?type=hw.Memory">
        <latencies xsi:type="hw:LatencyConstant" accessType="RW" transferSize="32" quartz="Generic+PLL?type=hw.Quartz" value="9"/>
    </accessPaths>
    <accessPaths xsi:type="hw:LatencyAccessPath" name="CORE2_to_LRAM1" source="CORE2?type=hw.Core" target="LRAM1?type=hw.Memory">
        <latencies xsi:type="hw:LatencyConstant" accessType="RW" transferSize="32" quartz="Generic+PLL?type=hw.Quartz" value="9"/>
    </accessPaths>
    <accessPaths xsi:type="hw:LatencyAccessPath" name="CORE2_to_LRAM2" source="CORE2?type=hw.Core" target="LRAM2?type=hw.Memory">
        <latencies xsi:type="hw:LatencyConstant" accessType="RW" transferSize="32" quartz="Generic+PLL?type=hw.Quartz" value="1"/>
    </accessPaths>
    <accessPaths xsi:type="hw:LatencyAccessPath" name="CORE2_to_LRAM3" source="CORE2?type=hw.Core" target="LRAM3?type=hw.Memory">
        <latencies xsi:type="hw:LatencyConstant" accessType="RW" transferSize="32" quartz="Generic+PLL?type=hw.Quartz" value="9"/>
    </accessPaths>
    <accessPaths xsi:type="hw:LatencyAccessPath" name="CORE3_to_LRAM0" source="CORE3?type=hw.Core" target="LRAM0?type=hw.Memory">
        <latencies xsi:type="hw:LatencyConstant" accessType="RW" transferSize="32" quartz="Generic+PLL?type=hw.Quartz" value="9"/>
    </accessPaths>
    <accessPaths xsi:type="hw:LatencyAccessPath" name="CORE3_to_LRAM1" source="CORE3?type=hw.Core" target="LRAM1?type=hw.Memory">
        <latencies xsi:type="hw:LatencyConstant" accessType="RW" transferSize="32" quartz="Generic+PLL?type=hw.Quartz" value="9"/>
    </accessPaths>
    <accessPaths xsi:type="hw:LatencyAccessPath" name="CORE3_to_LRAM2" source="CORE3?type=hw.Core" target="LRAM2?type=hw.Memory">
        <latencies xsi:type="hw:LatencyConstant" accessType="RW" transferSize="32" quartz="Generic+PLL?type=hw.Quartz" value="9"/>
    </accessPaths>
    <accessPaths xsi:type="hw:LatencyAccessPath" name="CORE3_to_LRAM3" source="CORE3?type=hw.Core" target="LRAM3?type=hw.Memory">
        <latencies xsi:type="hw:LatencyConstant" accessType="RW" transferSize="32" quartz="Generic+PLL?type=hw.Quartz" value="1"/>
    </accessPaths>
    <accessPaths xsi:type="hw:LatencyAccessPath" name="CORE0_to_GRAM" source="CORE0?type=hw.Core" target="GRAM?type=hw.Memory">
        <latencies xsi:type="hw:LatencyConstant" accessType="RW" transferSize="32" quartz="Generic+PLL?type=hw.Quartz" value="9"/>
    </accessPaths>
    <accessPaths xsi:type="hw:LatencyAccessPath" name="CORE1_to_GRAM" source="CORE1?type=hw.Core" target="GRAM?type=hw.Memory">
        <latencies xsi:type="hw:LatencyConstant" accessType="RW" transferSize="32" quartz="Generic+PLL?type=hw.Quartz" value="9"/>
    </accessPaths>
    <accessPaths xsi:type="hw:LatencyAccessPath" name="CORE2_to_GRAM" source="CORE2?type=hw.Core" target="GRAM?type=hw.Memory">
        <latencies xsi:type="hw:LatencyConstant" accessType="RW" transferSize="32" quartz="Generic+PLL?type=hw.Quartz" value="9"/>
    </accessPaths>
    <accessPaths xsi:type="hw:LatencyAccessPath" name="CORE3_to_GRAM" source="CORE3?type=hw.Core" target="GRAM?type=hw.Memory">
        <latencies xsi:type="hw:LatencyConstant" accessType="RW" transferSize="32" quartz="Generic+PLL?type=hw.Quartz" value="9"/>
    </accessPaths>
    <system name="System">
        <ecus name="ECU">
        <microcontrollers name="Microcrontroller">
            <memories name="GRAM" type="Generic+RAM?type=hw.MemType">
            <ports xsi:type="hw:ComplexPort" name="Port_Generic Crossbar Net" network="Generic+Crossbar+Net?type=hw.Network" bitWidth="32" direction="RW" writeCycles="8" readCycles="8"/>
            </memories>
            <memories name="LRAM0" type="Generic+Local+RAM?type=hw.MemType">
            <ports xsi:type="hw:ComplexPort" name="Port_Generic Crossbar Net" network="Generic+Crossbar+Net?type=hw.Network" bitWidth="32" direction="RW" writeCycles="8" readCycles="8"/>
            <ports xsi:type="hw:ComplexPort" name="Port_CORE0_to_LRAM0_Bus" network="CORE0_to_LRAM0_Bus?type=hw.Network" bitWidth="32" direction="RW" writeCycles="1" readCycles="1"/>
            </memories>
            <memories name="LRAM1" type="Generic+Local+RAM?type=hw.MemType">
            <ports xsi:type="hw:ComplexPort" name="Port_Generic Crossbar Net" network="Generic+Crossbar+Net?type=hw.Network" bitWidth="32" direction="RW" writeCycles="8" readCycles="8"/>
            <ports xsi:type="hw:ComplexPort" name="Port_CORE1_to_LRAM1_Bus" network="CORE1_to_LRAM1_Bus?type=hw.Network" bitWidth="32" direction="RW" writeCycles="1" readCycles="1"/>
            </memories>
            <memories name="LRAM2" type="Generic+Local+RAM?type=hw.MemType">
            <ports xsi:type="hw:ComplexPort" name="Port_Generic Crossbar Net" network="Generic+Crossbar+Net?type=hw.Network" bitWidth="32" direction="RW" writeCycles="8" readCycles="8"/>
            <ports xsi:type="hw:ComplexPort" name="Port_CORE2_to_LRAM2_Bus" network="CORE2_to_LRAM2_Bus?type=hw.Network" bitWidth="32" direction="RW" writeCycles="1" readCycles="1"/>
            </memories>
            <memories name="LRAM3" type="Generic+Local+RAM?type=hw.MemType">
            <ports xsi:type="hw:ComplexPort" name="Port_Generic Crossbar Net" network="Generic+Crossbar+Net?type=hw.Network" bitWidth="32" direction="RW" writeCycles="8" readCycles="8"/>
            <ports xsi:type="hw:ComplexPort" name="Port_CORE3_to_LRAM3_Bus" network="CORE3_to_LRAM3_Bus?type=hw.Network" bitWidth="32" direction="RW" writeCycles="1" readCycles="1"/>
            </memories>
            <networks name="Generic Crossbar Net" type="Generic+Crossbar+Switch?type=hw.CrossbarSwitch">
            <prescaler name="Prescaler" clockRatio="1.0" quartz="Generic+PLL?type=hw.Quartz"/>
            </networks>
            <quartzes name="Generic PLL" frequency="200000000"/>
            <cores name="CORE0" coreType="Generic+Core?type=hw.CoreType">
            <networks name="CORE0_to_LRAM0_Bus" type="Generic+Local+Bus?type=hw.Bus"/>
            <ports xsi:type="hw:ComplexPort" name="Port_CORE0_to_LRAM0_Bus" network="CORE0_to_LRAM0_Bus?type=hw.Network" isMaster="true" bitWidth="32" direction="RW" writeCycles="1" readCycles="1"/>
            <ports xsi:type="hw:ComplexPort" name="Port_Generic Crossbar Net" network="Generic+Crossbar+Net?type=hw.Network" isMaster="true" bitWidth="32" direction="RW" writeCycles="1" readCycles="1"/>
            <prescaler name="Prescaler" clockRatio="1.0" quartz="Generic+PLL?type=hw.Quartz"/>
            </cores>
            <cores name="CORE1" coreType="Generic+Core?type=hw.CoreType">
            <networks name="CORE1_to_LRAM1_Bus" type="Generic+Local+Bus?type=hw.Bus"/>
            <ports xsi:type="hw:ComplexPort" name="Port_CORE1_to_LRAM1_Bus" network="CORE1_to_LRAM1_Bus?type=hw.Network" isMaster="true" bitWidth="32" direction="RW" writeCycles="1" readCycles="1"/>
            <ports xsi:type="hw:ComplexPort" name="Port_Generic Crossbar Net" network="Generic+Crossbar+Net?type=hw.Network" isMaster="true" bitWidth="32" direction="RW" writeCycles="1" readCycles="1"/>
            <prescaler name="Prescaler" clockRatio="1.0" quartz="Generic+PLL?type=hw.Quartz"/>
            </cores>
            <cores name="CORE2" coreType="Generic+Core?type=hw.CoreType">
            <networks name="CORE2_to_LRAM2_Bus" type="Generic+Local+Bus?type=hw.Bus"/>
            <ports xsi:type="hw:ComplexPort" name="Port_CORE2_to_LRAM2_Bus" network="CORE2_to_LRAM2_Bus?type=hw.Network" isMaster="true" bitWidth="32" direction="RW" writeCycles="1" readCycles="1"/>
            <ports xsi:type="hw:ComplexPort" name="Port_Generic Crossbar Net" network="Generic+Crossbar+Net?type=hw.Network" isMaster="true" bitWidth="32" direction="RW" writeCycles="1" readCycles="1"/>
            <prescaler name="Prescaler" clockRatio="1.0" quartz="Generic+PLL?type=hw.Quartz"/>
            </cores>
            <cores name="CORE3" coreType="Generic+Core?type=hw.CoreType">
            <networks name="CORE3_to_LRAM3_Bus" type="Generic+Local+Bus?type=hw.Bus"/>
            <ports xsi:type="hw:ComplexPort" name="Port_CORE3_to_LRAM3_Bus" network="CORE3_to_LRAM3_Bus?type=hw.Network" isMaster="true" bitWidth="32" direction="RW" writeCycles="1" readCycles="1"/>
            <ports xsi:type="hw:ComplexPort" name="Port_Generic Crossbar Net" network="Generic+Crossbar+Net?type=hw.Network" isMaster="true" bitWidth="32" direction="RW" writeCycles="1" readCycles="1"/>
            <prescaler name="Prescaler" clockRatio="1.0" quartz="Generic+PLL?type=hw.Quartz"/>
            </cores>
        </microcontrollers>
        </ecus>
    </system>
</hwModel>