Active-HDL 15.0.261.9132 2024-12-27 19:32:41

Elaboration top modules:
Verilog Module                Design_tb


-------------------------------------------------------------------------------------------
Verilog Module          | Library | Info | Compiler Version          | Compilation Options
-------------------------------------------------------------------------------------------
Design_tb               | project |      | 15.0.261.9132 (Windows64) | -O2 -sv2k17
mp_top                  | project |      | 15.0.261.9132 (Windows64) | -O2 -sv2k17
reg_file                | project |      | 15.0.261.9132 (Windows64) | -O2 -sv2k17
alu                     | project |      | 15.0.261.9132 (Windows64) | -O2 -sv2k17
-------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------
Library                 | Comment
-------------------------------------------------------------------------------------------
project                 | None
-------------------------------------------------------------------------------------------
