

================================================================
== Vitis HLS Report for 'txAppStatusHandler'
================================================================
* Date:           Sat Mar 18 14:38:44 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  2.461 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.200 ns|  3.200 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.46>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i34 %txApp2txSar_push, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i34 %txApp2txSar_push, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i34 %txApp2txSar_push, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i85 %txApp_txEventCache, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i85 %txApp_txEventCache, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i85 %txApp_txEventCache, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i85 %txApp_txEventCache, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i34 %txApp2txSar_push, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %s_axis_txwrite_sts, void @empty_5, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln77 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:77]   --->   Operation 12 'specpipeline' 'specpipeline_ln77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tash_state_load = load i2 %tash_state" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:77]   --->   Operation 13 'load' 'tash_state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%ev_sessionID_V_load = load i16 %ev_sessionID_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:106]   --->   Operation 14 'load' 'ev_sessionID_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%lhs = load i18 %ev_address_V"   --->   Operation 15 'load' 'lhs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%rhs = load i16 %ev_length_V"   --->   Operation 16 'load' 'rhs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.49ns)   --->   "%switch_ln77 = switch i2 %tash_state_load, void, i2 2, void, i2 1, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:77]   --->   Operation 17 'switch' 'switch_ln77' <Predicate = true> <Delay = 0.49>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_i_166 = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i8P128A, i8 %s_axis_txwrite_sts, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 18 'nbreadreq' 'tmp_i_166' <Predicate = (tash_state_load == 1)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %tmp_i_166, void %._crit_edge3.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:94]   --->   Operation 19 'br' 'br_ln94' <Predicate = (tash_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%s_axis_txwrite_sts_read_1 = read i8 @_ssdm_op_Read.axis.volatile.i8P128A, i8 %s_axis_txwrite_sts" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 20 'read' 's_axis_txwrite_sts_read_1' <Predicate = (tash_state_load == 1 & tmp_i_166)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_okay_V = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %s_axis_txwrite_sts_read_1, i32 7" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 21 'bitselect' 'tmp_okay_V' <Predicate = (tash_state_load == 1 & tmp_i_166)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln97 = br i1 %tmp_okay_V, void %._crit_edge4.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:97]   --->   Operation 22 'br' 'br_ln97' <Predicate = (tash_state_load == 1 & tmp_i_166)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln232 = zext i18 %lhs"   --->   Operation 23 'zext' 'zext_ln232' <Predicate = (tash_state_load == 1 & tmp_i_166 & tmp_okay_V)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln232_2 = zext i16 %rhs"   --->   Operation 24 'zext' 'zext_ln232_2' <Predicate = (tash_state_load == 1 & tmp_i_166 & tmp_okay_V)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.79ns)   --->   "%ret = add i19 %zext_ln232, i19 %zext_ln232_2"   --->   Operation 25 'add' 'ret' <Predicate = (tash_state_load == 1 & tmp_i_166 & tmp_okay_V)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.71ns)   --->   "%icmp_ln1080 = icmp_ugt  i19 %ret, i19 262144"   --->   Operation 26 'icmp' 'icmp_ln1080' <Predicate = (tash_state_load == 1 & tmp_i_166 & tmp_okay_V)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%br_ln100 = br i1 %icmp_ln1080, void, void %._crit_edge5.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:100]   --->   Operation 27 'br' 'br_ln100' <Predicate = (tash_state_load == 1 & tmp_i_166 & tmp_okay_V)> <Delay = 0.38>
ST_1 : Operation 28 [1/1] (0.38ns)   --->   "%br_ln0 = br void %._crit_edge5.i"   --->   Operation 28 'br' 'br_ln0' <Predicate = (tash_state_load == 1 & tmp_i_166 & tmp_okay_V & !icmp_ln1080)> <Delay = 0.38>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%storemerge_i = phi i2 0, void, i2 2, void"   --->   Operation 29 'phi' 'storemerge_i' <Predicate = (tash_state_load == 1 & tmp_i_166 & tmp_okay_V)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.41ns)   --->   "%store_ln102 = store i2 %storemerge_i, i2 %tash_state" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:102]   --->   Operation 30 'store' 'store_ln102' <Predicate = (tash_state_load == 1 & tmp_i_166 & tmp_okay_V)> <Delay = 0.41>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln112 = br void %._crit_edge4.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:112]   --->   Operation 31 'br' 'br_ln112' <Predicate = (tash_state_load == 1 & tmp_i_166 & tmp_okay_V)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln114 = br void %._crit_edge3.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:114]   --->   Operation 32 'br' 'br_ln114' <Predicate = (tash_state_load == 1 & tmp_i_166)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln115 = br void %txAppStatusHandler.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:115]   --->   Operation 33 'br' 'br_ln115' <Predicate = (tash_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_6_i = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i8P128A, i8 %s_axis_txwrite_sts, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 34 'nbreadreq' 'tmp_6_i' <Predicate = (tash_state_load == 2)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln117 = br i1 %tmp_6_i, void %._crit_edge6.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:117]   --->   Operation 35 'br' 'br_ln117' <Predicate = (tash_state_load == 2)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%s_axis_txwrite_sts_read = read i8 @_ssdm_op_Read.axis.volatile.i8P128A, i8 %s_axis_txwrite_sts" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 36 'read' 's_axis_txwrite_sts_read' <Predicate = (tash_state_load == 2 & tmp_6_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_okay_V_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %s_axis_txwrite_sts_read, i32 7" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 37 'bitselect' 'tmp_okay_V_1' <Predicate = (tash_state_load == 2 & tmp_6_i)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln119 = br i1 %tmp_okay_V_1, void %._crit_edge7.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:119]   --->   Operation 38 'br' 'br_ln119' <Predicate = (tash_state_load == 2 & tmp_6_i)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.41ns)   --->   "%store_ln125 = store i2 0, i2 %tash_state" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:125]   --->   Operation 39 'store' 'store_ln125' <Predicate = (tash_state_load == 2 & tmp_6_i & tmp_okay_V_1)> <Delay = 0.41>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln127 = br void %._crit_edge6.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:127]   --->   Operation 40 'br' 'br_ln127' <Predicate = (tash_state_load == 2 & tmp_6_i)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln128 = br void %txAppStatusHandler.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:128]   --->   Operation 41 'br' 'br_ln128' <Predicate = (tash_state_load == 2)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i85P0A, i85 %txApp_txEventCache, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 42 'nbreadreq' 'tmp_i' <Predicate = (tash_state_load != 2 & tash_state_load != 1)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.06> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 85> <Depth = 64> <FIFO>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln79 = br i1 %tmp_i, void %._crit_edge1.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:79]   --->   Operation 43 'br' 'br_ln79' <Predicate = (tash_state_load != 2 & tash_state_load != 1)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.06ns)   --->   "%txApp_txEventCache_read = read i85 @_ssdm_op_Read.ap_fifo.volatile.i85P0A, i85 %txApp_txEventCache" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 44 'read' 'txApp_txEventCache_read' <Predicate = (tash_state_load != 2 & tash_state_load != 1 & tmp_i)> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.06> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 85> <Depth = 64> <FIFO>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln144 = trunc i85 %txApp_txEventCache_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 45 'trunc' 'trunc_ln144' <Predicate = (tash_state_load != 2 & tash_state_load != 1 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln144_1 = partselect i16 @_ssdm_op_PartSelect.i16.i85.i32.i32, i85 %txApp_txEventCache_read, i32 32, i32 47" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 46 'partselect' 'trunc_ln144_1' <Predicate = (tash_state_load != 2 & tash_state_load != 1 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln144_2 = partselect i18 @_ssdm_op_PartSelect.i18.i85.i32.i32, i85 %txApp_txEventCache_read, i32 48, i32 65" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 47 'partselect' 'trunc_ln144_2' <Predicate = (tash_state_load != 2 & tash_state_load != 1 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln144_3 = partselect i16 @_ssdm_op_PartSelect.i16.i85.i32.i32, i85 %txApp_txEventCache_read, i32 66, i32 81" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 48 'partselect' 'trunc_ln144_3' <Predicate = (tash_state_load != 2 & tash_state_load != 1 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%store_ln144 = store i16 %trunc_ln144_1, i16 %ev_sessionID_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 49 'store' 'store_ln144' <Predicate = (tash_state_load != 2 & tash_state_load != 1 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%store_ln144 = store i18 %trunc_ln144_2, i18 %ev_address_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 50 'store' 'store_ln144' <Predicate = (tash_state_load != 2 & tash_state_load != 1 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%store_ln144 = store i16 %trunc_ln144_3, i16 %ev_length_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 51 'store' 'store_ln144' <Predicate = (tash_state_load != 2 & tash_state_load != 1 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.85ns)   --->   "%icmp_ln81 = icmp_eq  i32 %trunc_ln144, i32 0" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:81]   --->   Operation 52 'icmp' 'icmp_ln81' <Predicate = (tash_state_load != 2 & tash_state_load != 1 & tmp_i)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81, void %._crit_edge2.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:81]   --->   Operation 53 'br' 'br_ln81' <Predicate = (tash_state_load != 2 & tash_state_load != 1 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.41ns)   --->   "%store_ln83 = store i2 1, i2 %tash_state" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:83]   --->   Operation 54 'store' 'store_ln83' <Predicate = (tash_state_load != 2 & tash_state_load != 1 & tmp_i & icmp_ln81)> <Delay = 0.41>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln84 = br void %._crit_edge2.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:84]   --->   Operation 55 'br' 'br_ln84' <Predicate = (tash_state_load != 2 & tash_state_load != 1 & tmp_i & icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln91 = br void %._crit_edge1.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:91]   --->   Operation 56 'br' 'br_ln91' <Predicate = (tash_state_load != 2 & tash_state_load != 1 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln92 = br void %txAppStatusHandler.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:92]   --->   Operation 57 'br' 'br_ln92' <Predicate = (tash_state_load != 2 & tash_state_load != 1)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.96>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln1540 = zext i16 %rhs"   --->   Operation 58 'zext' 'zext_ln1540' <Predicate = (tash_state_load == 1 & tmp_i_166 & tmp_okay_V)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.79ns)   --->   "%add_ln223_1 = add i18 %lhs, i18 %zext_ln1540"   --->   Operation 59 'add' 'add_ln223_1' <Predicate = (tash_state_load == 1 & tmp_i_166 & tmp_okay_V & !icmp_ln1080)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%p_03 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i18.i16, i18 %add_ln223_1, i16 %ev_sessionID_V_load" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 60 'bitconcatenate' 'p_03' <Predicate = (tash_state_load == 1 & tmp_i_166 & tmp_okay_V & !icmp_ln1080)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i34P0A, i34 %txApp2txSar_push, i34 %p_03" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 61 'write' 'write_ln173' <Predicate = (tash_state_load == 1 & tmp_i_166 & tmp_okay_V & !icmp_ln1080)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 34> <Depth = 16> <FIFO>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln223 = zext i16 %rhs"   --->   Operation 62 'zext' 'zext_ln223' <Predicate = (tash_state_load == 2 & tmp_6_i & tmp_okay_V_1)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.79ns)   --->   "%add_ln223 = add i18 %lhs, i18 %zext_ln223"   --->   Operation 63 'add' 'add_ln223' <Predicate = (tash_state_load == 2 & tmp_6_i & tmp_okay_V_1)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%p_02 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i18.i16, i18 %add_ln223, i16 %ev_sessionID_V_load" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 64 'bitconcatenate' 'p_02' <Predicate = (tash_state_load == 2 & tmp_6_i & tmp_okay_V_1)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i34P0A, i34 %txApp2txSar_push, i34 %p_02" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 65 'write' 'write_ln173' <Predicate = (tash_state_load == 2 & tmp_6_i & tmp_okay_V_1)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 34> <Depth = 16> <FIFO>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln126 = br void %._crit_edge7.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:126]   --->   Operation 66 'br' 'br_ln126' <Predicate = (tash_state_load == 2 & tmp_6_i & tmp_okay_V_1)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 67 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.2ns, clock uncertainty: 0.864ns.

 <State 1>: 2.46ns
The critical path consists of the following:
	'load' operation ('lhs') on static variable 'ev_address_V' [20]  (0 ns)
	'add' operation ('ret') [34]  (0.797 ns)
	'icmp' operation ('icmp_ln1080') [35]  (0.71 ns)
	multiplexor before 'phi' operation ('storemerge_i') [43]  (0.387 ns)
	'phi' operation ('storemerge_i') [43]  (0 ns)
	'store' operation ('store_ln102', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:102) of variable 'storemerge_i' on static variable 'tash_state' [44]  (0.42 ns)
	blocking operation 0.147 ns on control path)

 <State 2>: 1.96ns
The critical path consists of the following:
	'add' operation ('add_ln223_1') [38]  (0.797 ns)
	fifo write operation ('write_ln173', /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'txApp2txSar_push' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) [40]  (1.17 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
