<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>myip</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s00_axi_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m00_bram_rst</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_bram_rst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s00_axi_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_ACLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m00_bram_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_bram_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_BRAM_CLK.ASSOCIATED_RESET">m00_bram_rst</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m00_bram</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="bram" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="bram_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_bram_rst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_bram_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DIN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_bram_wrdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>EN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_bram_en</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DOUT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_bram_rddata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_bram_we</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_bram_addr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>MASTER_TYPE</spirit:name>
          <spirit:description>BRAM_CTRL</spirit:description>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_BRAM.MASTER_TYPE"/>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>myip_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_xilinx_com_ip_clk_wiz_6_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_xilinx_com_ip_floating_point_7_1__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>ef5a5bea</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>myip_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_xilinx_com_ip_clk_wiz_6_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_xilinx_com_ip_floating_point_7_1__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>ef5a5bea</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>97e43322</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>edac2fe3</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>45a2f450</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>m00_bram_addr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_BRAM_ADDR_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_bram_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_bram_wrdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_BRAM_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_bram_rddata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_BRAM_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_bram_en</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_bram_rst</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_bram_we</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_BRAM_WE_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_M00_BRAM_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C M00 Bram Addr Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_BRAM_ADDR_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_BRAM_DATA_WIDTH</spirit:name>
        <spirit:displayName>C M00 Bram Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_BRAM_DATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_BRAM_WE_WIDTH</spirit:name>
        <spirit:displayName>C M00 Bram We Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_BRAM_WE_WIDTH">4</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 Axi Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 Axi Addr Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/floating_point_MAC_1/floating_point_MAC.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/clk_wiz_0/clk_wiz_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../28_Verilog_V0/term_project_v0.srcs/sources_1/new/my_pe_2.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/myip_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../28_Verilog_V0/term_project_v0.srcs/sources_1/new/pe_array_v0_7.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/myip_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_5ef437a3</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_xilinx_com_ip_clk_wiz_6_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="clk_wiz" xilinx:version="6.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_xilinx_com_ip_floating_point_7_1__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="floating_point" xilinx:version="7.1">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/floating_point_MAC_1/floating_point_MAC.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/clk_wiz_0/clk_wiz_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../28_Verilog_V0/term_project_v0.srcs/sources_1/new/my_pe_2.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/myip_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../28_Verilog_V0/term_project_v0.srcs/sources_1/new/pe_array_v0_7.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/myip_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_xilinx_com_ip_clk_wiz_6_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="clk_wiz" xilinx:version="6.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_xilinx_com_ip_floating_point_7_1__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="floating_point" xilinx:version="7.1">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/myip_v1_0/data/myip.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/myip_v1_0/data/myip.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/myip_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/myip_v1_0/src/myip.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/myip_v1_0/src/myip.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/myip_v1_0/src/myip_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/myip_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_edac2fe3</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">myip_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_BRAM_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C M00 Bram Addr Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_BRAM_ADDR_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_BRAM_DATA_WIDTH</spirit:name>
      <spirit:displayName>C M00 Bram Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_BRAM_DATA_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_BRAM_WE_WIDTH</spirit:name>
      <spirit:displayName>C M00 Bram We Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_BRAM_WE_WIDTH">4</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 Axi Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 Axi Addr Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH">4</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>myip_v1.0</xilinx:displayName>
      <xilinx:coreRevision>13</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2021-06-18T05:34:23Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="user.org:user:myip:1.0_ARCHIVE_LOCATION">/home/ltmin/vivado_prj/zed/hsd2017/lab7/lab7_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c217194_ARCHIVE_LOCATION">c:/Users/CMA/lab10_6/lab10_git/lab10_ip_repo.tar/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@448c4ac1_ARCHIVE_LOCATION">c:/Users/CMA/lab10_6/lab10_git/lab10_ip_repo.tar/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c386b43_ARCHIVE_LOCATION">c:/Users/CMA/lab10_6/lab10_git/lab10_ip_repo.tar/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@604196f2_ARCHIVE_LOCATION">c:/Users/CMA/lab10_6/lab10_git/lab10_ip_repo.tar/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3477617d_ARCHIVE_LOCATION">c:/Users/CMA/lab10_6/lab10_git/lab10_ip_repo.tar/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d810568_ARCHIVE_LOCATION">c:/Users/CMA/lab10_6/lab10_git/lab10_ip_repo.tar/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@444e5b3b_ARCHIVE_LOCATION">c:/Users/CMA/lab10_6/lab10_git/lab10_ip_repo.tar/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51b4c1d7_ARCHIVE_LOCATION">c:/Users/CMA/lab10_6/lab10_git/lab10_ip_repo.tar/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ab06c60_ARCHIVE_LOCATION">c:/Users/CMA/lab10_6/lab10_git/lab10_ip_repo.tar/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25d34532_ARCHIVE_LOCATION">c:/Users/CMA/lab10_6/lab10_git/lab10_ip_repo.tar/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43bd39b8_ARCHIVE_LOCATION">c:/Users/CMA/lab10_6/lab10_git/lab10_ip_repo.tar/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cbcfdf7_ARCHIVE_LOCATION">c:/Users/CMA/lab10_6/lab10_git/lab10_ip_repo.tar/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fac2601_ARCHIVE_LOCATION">c:/Users/CMA/lab10_6/lab10_git/lab10_ip_repo.tar/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62b6be5e_ARCHIVE_LOCATION">c:/Users/CMA/lab10_6/lab10_git/lab10_ip_repo.tar/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a62bbf_ARCHIVE_LOCATION">c:/Users/CMA/lab10_6/lab10_git/lab10_ip_repo.tar/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53505e89_ARCHIVE_LOCATION">c:/Users/CMA/lab10_6/lab10_git/lab10_ip_repo.tar/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e97c14d_ARCHIVE_LOCATION">c:/Users/CMA/lab10_6/lab10_git/lab10_ip_repo.tar/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45c94e14_ARCHIVE_LOCATION">c:/Users/CMA/lab10_6/lab10_git/lab10_ip_repo.tar/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c3f0c8f_ARCHIVE_LOCATION">c:/Users/CMA/lab10_6/lab10_git/lab10_ip_repo.tar/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@629645d1_ARCHIVE_LOCATION">c:/Users/CMA/lab10_6/lab10_git/lab10_ip_repo.tar/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7314c28b_ARCHIVE_LOCATION">c:/Users/CMA/lab10_6/lab10_git/lab10_ip_repo.tar/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@236a563f_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9ea1761_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@781ce1a6_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6eef7b01_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3db563ba_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63ca1442_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@198fd448_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11fbc6ca_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@122fd6ee_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e6f34cf_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53c8c863_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b6db48_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36a35508_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10eae791_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fd6a3c3_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75ad915b_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50cb1bce_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bfd5f23_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@219b8f09_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1194bde7_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5844905d_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@417f14e3_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e30b823_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@291fd145_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b0185c9_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60de1942_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12734667_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55018ac2_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d072849_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3880d8c1_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c5747b7_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19d9c311_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b4fe90f_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2835d3cf_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@302657d7_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@742c2aa_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dff36d0_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15117aff_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@604b8913_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7db671ef_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e0c10f3_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cb3e0b5_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c2804c_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28622bc0_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@238a7dd6_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f53931e_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e368c98_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43f23fe8_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@752b1805_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55d7d58b_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f429c94_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f26eca7_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e2aa8d2_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f8db11f_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ec4f8fe_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47c6c215_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b4adbcc_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@254e380a_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d2d47bf_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75d8e5e9_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d3dae35_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bde4c4d_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c1f09b8_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63c85435_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@412b058a_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d1d5ffa_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b06d749_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4655718a_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43eedbc8_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e8c3591_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@599ef534_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62d7ed80_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e8f4606_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@773af60a_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d75aa99_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e1c1332_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34dee8a2_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@341c5f54_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4be1572f_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28c47436_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5811310c_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3aa497eb_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d9ddcdd_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a8c0874_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d58d17c_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78592b16_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@145ff5a0_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69ffaa53_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25bba04f_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d7e596d_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59fcedea_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7156caa7_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@643fabf8_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8a1193d_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21298de8_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52578f51_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@339c07a0_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2328dde7_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fc0c9dc_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@797286a0_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41c0e424_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b75aed4_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77c065af_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7896e6f6_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a059d7d_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2adf6477_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@509ef278_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@95afdb4_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45eecc22_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39d0b2f7_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1535aaf4_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11ed9d42_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9237484_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ed77951_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e7eb943_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b048f71_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79eb1e61_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4710352c_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57b2637_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42a4c031_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a6331ce_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@712a74b2_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cc3c1da_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44d653df_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f693604_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37dcc9ee_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7da9b53d_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@546ef20d_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a3c55fc_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22f9ffbd_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16cbf920_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f93453a_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62c208d1_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e41614e_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11d2f6bf_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3497c6bf_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dae4100_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74cb95b8_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55bbae25_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@658d5634_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bf758d5_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22e26dae_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@670c545d_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@280ecc3_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2642f0eb_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4043fb77_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ac27d93_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7eaee0b9_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55b94ab0_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2258b32_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77b24eca_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ca56e2d_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c115052_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d8d00d7_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5720906a_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@799fea7a_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d034725_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@681e94ef_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2efc6822_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@183ee95d_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5232b1_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1603ac2_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47a94361_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23a67178_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e3d72fc_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7143c552_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f693c5e_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6de4114e_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f4a7de4_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bcf6ed1_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30e7c188_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6229fca6_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38993b86_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75c95130_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@476e3b57_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c7b004f_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c5a8915_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b21c4ff_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28d2dbc5_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c6048c5_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/28_V0/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fa4b6d8_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/28_V0/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24efd09c_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/28_V0/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ebe8757_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/28_V0/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@257de956_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/28_V0/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8b5eaf3_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/28_V0/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7953f00c_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/28_V0/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ed4e5b7_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/28_V0/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@561cc2b7_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/28_V0/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64ebdb30_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/28_V0/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18aff024_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/28_V0/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21c4069e_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/28_V0/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@483b129e_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/28_V0/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54c7a6b_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/28_V0/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ce08ab6_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/28_V0/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@96a85ee_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/28_V0/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75551f35_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/28_V0/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c93daaf_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/28_V0/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f1b0af5_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/28_V0/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@237d705_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/28_V0/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b838ed9_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/28_V0/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15fb0d22_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/28_V0/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39952dff_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/28_V0/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@326504ce_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/28_V0/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4216e0d2_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/28_V0/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@614f4291_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/28_V0/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@630416e8_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/28_V0/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c2346e_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/28_V0/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4342060d_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/28_V0/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@347e75a9_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/28_V0/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@202687e8_ARCHIVE_LOCATION">c:/Users/JaeWon Kim/Documents/hsd_final_project/28_V0/ip_repo/myip_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="e27a6a30"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="1061e77d"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="4ad72740"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="850261f6"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="0ccfb5b7"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
