
        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-e6406cc958fbf80baff7920ec51f4842e6b6d8d9_modified_4] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                              16 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            4 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                            1MB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                        5 # Select page eviction policy
-invalidate_clean                       0 # Should directly invalidate clean pages
-reserve_accessed_page_percent                    0 # Percentage of accessed pages reserved from eviction in hope that they will be accessed in next iteration.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwidth                  16.0GB/s # PCI-e bandwidth per direction, in GB/s.
-enable_dma                             0 # Enable direct access to CPU memory
-multiply_dma_penalty                    2 # Oversubscription Multiplicative Penalty Factor for Adaptive DMA
-migrate_threshold                      8 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      3 # Select gpgpu-sim hardware prefetcher
-hwprefetch_oversub                     3 # Select gpgpu-sim hardware prefetcher under over-subscription
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_smart_runtime                    0 # Enable access pattern detection, policy engine, and adaptive memory management.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 8
addr_dec_mask[CHIP]  = 0000000000000300 	high:10 low:8
addr_dec_mask[BK]    = 000000000001c080 	high:17 low:7
addr_dec_mask[ROW]   = 000000003ffe0000 	high:30 low:17
addr_dec_mask[COL]   = 0000000000003c7f 	high:14 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
f5cdbe38ef3c4de23b868d60345b8c45  /root/uvmsmart/benchmarks/Managed/2DCONV/2dconv
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /root/uvmsmart/benchmarks/Managed/2DCONV/2dconv
Running md5sum using "md5sum /root/uvmsmart/benchmarks/Managed/2DCONV/2dconv "
Parsing file _cuobjdump_complete_output_6YMIZF
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z20Convolution2D_kernelPfS_ : hostFun 0x0x400f19, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z20Convolution2D_kernelPfS_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z20Convolution2D_kernelPfS_'...
GPGPU-Sim PTX: Finding dominators for '_Z20Convolution2D_kernelPfS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z20Convolution2D_kernelPfS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z20Convolution2D_kernelPfS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z20Convolution2D_kernelPfS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z20Convolution2D_kernelPfS_'...
GPGPU-Sim PTX: reconvergence points for _Z20Convolution2D_kernelPfS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x088 (_1.ptx:42) @!%p7 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x180 (_1.ptx:77) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x090 (_1.ptx:43) bra.uni BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x098 (_1.ptx:46) cvta.to.global.u64 %rd3, %rd1;
GPGPU-Sim PTX: ... end of reconvergence points for _Z20Convolution2D_kernelPfS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z20Convolution2D_kernelPfS_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_JqWdP8"
Running: cat _ptx_JqWdP8 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_jMmKEB
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_jMmKEB --output-file  /dev/null 2> _ptx_JqWdP8info"
GPGPU-Sim PTX: Kernel '_Z20Convolution2D_kernelPfS_' : regs=16, lmem=0, smem=0, cmem=80
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_JqWdP8 _ptx2_jMmKEB _ptx_JqWdP8info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.

GPGPU-Sim PTX: cudaLaunch for 0x0x400f19 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20Convolution2D_kernelPfS_' to stream 0, gridDim= (8,32,1) blockDim = (32,8,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z20Convolution2D_kernelPfS_'
Destroy streams for kernel 1: size 0
kernel_name = _Z20Convolution2D_kernelPfS_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 335156
gpu_sim_insn = 3116148
gpu_ipc =       9.2976
gpu_tot_sim_cycle = 557306
gpu_tot_sim_insn = 3116148
gpu_tot_ipc =       5.5914
gpu_tot_issued_cta = 256
max_total_param_size = 0
gpu_stall_dramfull = 31
gpu_stall_icnt2sh    = 18106
partiton_reqs_in_parallel = 2681217
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =       7.9999
partiton_level_parallism_total  =       4.8110
partiton_reqs_in_parallel_util = 2681217
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 335156
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =       7.9999
partiton_level_parallism_util_total  =       7.9999
partiton_replys_in_parallel = 31128
partiton_replys_in_parallel_total    = 0
L2_BW  =       8.8032 GB/Sec
L2_BW_total  =       5.2941 GB/Sec
gpu_total_sim_rate=17311

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 50976
	L1I_total_cache_misses = 2458
	L1I_total_cache_miss_rate = 0.0482
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6851
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 4096
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.4375
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 5054
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2304
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5054
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 48518
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2458
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6851
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 4096
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 50976
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
112, 112, 112, 112, 112, 112, 112, 80, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 
gpgpu_n_tot_thrd_icount = 3195904
gpgpu_n_tot_w_icount = 99872
gpgpu_n_stall_shd_mem = 17154
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 28956
gpgpu_n_mem_write_global = 2032
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 580644
gpgpu_n_store_insn = 64516
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 131072
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 5054
gpgpu_stall_shd_mem[c_mem][bk_conf] = 5054
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 10668
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1432
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7125	W0_Idle:8821145	W0_Scoreboard:9842906	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:15240	W32:84632
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 231648 {8:28956,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 276352 {136:2032,}
traffic_breakdown_coretomem[INST_ACC_R] = 896 {8:112,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2913888 {40:10668,136:18288,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16256 {8:2032,}
traffic_breakdown_memtocore[INST_ACC_R] = 15232 {136:112,}
maxmrqlatency = 101 
maxdqlatency = 0 
maxmflatency = 184193 
averagemflatency = 22882 
max_icnt2mem_latency = 183949 
max_icnt2sh_latency = 557305 
mrq_lat_table:1105 	382 	303 	468 	1402 	1426 	1031 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	22011 	424 	9 	45 	237 	563 	793 	828 	1282 	2653 	2171 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	21849 	12 	16 	0 	679 	0 	0 	0 	45 	237 	608 	748 	828 	1282 	2653 	2171 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	22113 	6666 	205 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1656 	376 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	126 	4 	0 	2 	2 	6 	8 	19 	28 	23 	50 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        22        24        24        24        24        16        16        32        32        16        16        24        24        32        32 
dram[1]:        22        22        24        24        24        24        16        16        32        32        16        16        24        24        32        32 
dram[2]:        22        22        24        24        24        24        16        16        32        32        16        16        24        24        32        32 
dram[3]:        22        22        24        24        24        24        16        16        32        32        16        16        24        24        32        32 
maximum service time to same row:
dram[0]:     80758     80757    140671    140673    129043    129042     70334     70335     70336     70335     58707     58708    162909    162910    173329    173330 
dram[1]:     80758     80757    140671    140673    129042    129043     70334     70335     70335     70336     58708     58707    162909    162910    173329    173330 
dram[2]:     80758     80757    140672    140672    129042    129043     70334     70335     70336     70335     58707     58708    162909    162910    173329    173330 
dram[3]:     80758     80756    140672    140672    129042    129044     70334     70335     70336     70335     58707     58708    162909    162910    173329    173330 
average row accesses per activate:
dram[0]: 13.714286 13.571428 19.200001 19.200001 16.000000 16.000000 10.666667 10.666667 16.000000 16.000000  8.727273  8.727273 13.714286 13.714286 13.428572 13.428572 
dram[1]: 13.571428 13.571428 19.200001 19.200001 16.000000 16.000000 10.666667 10.666667 16.000000 16.000000  8.727273  8.727273 13.714286 13.714286 13.428572 13.428572 
dram[2]: 18.799999 18.799999 19.200001 19.200001 16.000000 16.000000 10.666667 10.666667 16.000000 16.000000  8.727273  8.727273 13.714286 13.714286 13.428572 13.428572 
dram[3]: 18.799999 18.799999 19.200001 19.200001 16.000000 16.000000 10.666667 10.666667 16.000000 16.000000  8.727273  8.727273 13.714286 13.714286 13.428572 13.428572 
average row locality = 6117/456 = 13.414474
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        65        64        64        64        64        64        64        64        64        64        64        64        64        64        63        63 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        63        63 
dram[2]:        63        63        64        64        64        64        64        64        64        64        64        64        64        64        63        63 
dram[3]:        63        63        64        64        64        64        64        64        64        64        64        64        64        64        63        63 
total reads: 4085
bank skew: 65/63 = 1.03
chip skew: 1023/1020 = 1.00
number of total write accesses:
dram[0]:        31        31        32        32        32        32        32        32        32        32        32        32        32        32        31        31 
dram[1]:        31        31        32        32        32        32        32        32        32        32        32        32        32        32        31        31 
dram[2]:        31        31        32        32        32        32        32        32        32        32        32        32        32        32        31        31 
dram[3]:        31        31        32        32        32        32        32        32        32        32        32        32        32        32        31        31 
total reads: 2032
bank skew: 32/31 = 1.03
chip skew: 508/508 = 1.00
average mf latency per bank:
dram[0]:     112121    113365    123255    123384    149219    149353    139924    140059    148979    149105    131658    131789     69642     69784     76127     76289
dram[1]:     113344    113363    123376    123399    149343    149361    140034    140050    149092    149118    131789    131804     69767     69782     76253     76276
dram[2]:     114564    114580    123392    123404    149342    149345    140026    140044    149111    149121    131789    131800     69779     69790     76247     76254
dram[3]:     114563     92664    123378     99580    149330    112400    140034    107126    149098    115070    131779    102124     69773     53947     76245     59294
maximum mf latency per bank:
dram[0]:     181595    181568    173759    173747    178970    178956    184193    184178    184182    184163    183919    183912    178995    178995    173766    173745
dram[1]:     181581    181567    173744    173739    178952    178953    184175    184176    184160    184160    183920    183905    178992    178995    173743    173739
dram[2]:     181566    181578    173744    173749    178954    178953    184175    184176    184158    184165    183916    183906    178992    178994    173743    173740
dram[3]:     181574    181588    173740    173754    178950    178956    184173    184178    184152    184166    183918    183912    178991    178992    173738    173746
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents
MSHR: tag=0xc007f800, atomic=0 1 entries : 0x7cf0d3b1dbb0 :  mf: uid= 99990, sid25:w06, part=0, addr=0xc007f800, load , size=128, unknown  status = IN_PARTITION_DRAM (557305), 

Cache L2_bank_001:
MSHR contents
MSHR: tag=0xc007f880, atomic=0 1 entries : 0x7cf0cc9f7b60 :  mf: uid= 99991, sid26:w06, part=0, addr=0xc007f880, load , size=128, unknown  status = IN_PARTITION_DRAM (557305), 

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=622334 n_nop=615980 n_act=126 n_pre=110 n_req=1531 n_rd=4086 n_write=2032 bw_util=0.01966
n_activity=19107 dram_eff=0.6404
bk0: 260a 620481i bk1: 256a 620226i bk2: 256a 620465i bk3: 256a 620192i bk4: 256a 620425i bk5: 256a 620175i bk6: 256a 620405i bk7: 256a 620131i bk8: 256a 620476i bk9: 256a 620190i bk10: 256a 620322i bk11: 256a 620050i bk12: 256a 620448i bk13: 256a 620173i bk14: 250a 620512i bk15: 248a 620187i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.137221
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents
MSHR: tag=0xc007f900, atomic=0 1 entries : 0x7cf0d2f94690 :  mf: uid= 99992, sid27:w06, part=1, addr=0xc007f900, load , size=128, unknown  status = IN_PARTITION_DRAM (557305), 

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc007f980, atomic=0 1 entries : 0x7cf0cfc8f790 :  mf: uid= 99993, sid00:w06, part=1, addr=0xc007f980, load , size=128, unknown  status = IN_PARTITION_DRAM (557305), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=622334 n_nop=615982 n_act=127 n_pre=111 n_req=1530 n_rd=4082 n_write=2032 bw_util=0.01965
n_activity=19092 dram_eff=0.6405
bk0: 256a 620461i bk1: 256a 620213i bk2: 256a 620452i bk3: 256a 620186i bk4: 256a 620455i bk5: 256a 620175i bk6: 256a 620395i bk7: 256a 620133i bk8: 256a 620459i bk9: 256a 620193i bk10: 256a 620331i bk11: 256a 620058i bk12: 256a 620451i bk13: 256a 620190i bk14: 250a 620472i bk15: 248a 620217i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.137384
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents
MSHR: tag=0xc007fa00, atomic=0 1 entries : 0x7cf0d28ca4b0 :  mf: uid= 99994, sid01:w14, part=2, addr=0xc007fa00, load , size=128, unknown  status = IN_PARTITION_DRAM (557305), 

Cache L2_bank_005:
MSHR contents
MSHR: tag=0xc007fa80, atomic=0 1 entries : 0x7cf0cd0b3bd0 :  mf: uid= 99995, sid02:w14, part=2, addr=0xc007fa80, load , size=128, unknown  status = IN_PARTITION_DRAM (557305), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=622334 n_nop=615996 n_act=124 n_pre=108 n_req=1528 n_rd=4074 n_write=2032 bw_util=0.01962
n_activity=18961 dram_eff=0.6441
bk0: 252a 620518i bk1: 252a 620235i bk2: 256a 620477i bk3: 256a 620195i bk4: 256a 620461i bk5: 256a 620179i bk6: 256a 620400i bk7: 256a 620134i bk8: 256a 620469i bk9: 256a 620191i bk10: 256a 620336i bk11: 256a 620056i bk12: 256a 620439i bk13: 256a 620158i bk14: 250a 620453i bk15: 248a 620195i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.136184
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents
MSHR: tag=0xc007fb00, atomic=0 1 entries : 0x7cf0cc000d80 :  mf: uid= 99996, sid03:w14, part=3, addr=0xc007fb00, load , size=128, unknown  status = IN_PARTITION_DRAM (557305), 

Cache L2_bank_007:
MSHR contents
MSHR: tag=0xc007fb80, atomic=0 1 entries : 0x7cf0cc9f7de0 :  mf: uid= 99997, sid04:w14, part=3, addr=0xc007fb80, load , size=128, unknown  status = IN_PARTITION_DRAM (557305), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=622334 n_nop=615996 n_act=124 n_pre=108 n_req=1528 n_rd=4074 n_write=2032 bw_util=0.01962
n_activity=18961 dram_eff=0.6441
bk0: 252a 620524i bk1: 252a 620245i bk2: 256a 620473i bk3: 256a 620202i bk4: 256a 620463i bk5: 256a 620187i bk6: 256a 620398i bk7: 256a 620136i bk8: 256a 620469i bk9: 256a 620195i bk10: 256a 620341i bk11: 256a 620067i bk12: 256a 620440i bk13: 256a 620193i bk14: 250a 620451i bk15: 248a 620191i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.136943

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3358, Miss = 512, Miss_rate = 0.152, Pending_hits = 718, Reservation_fails = 0
L2_cache_bank[1]: Access = 4092, Miss = 511, Miss_rate = 0.125, Pending_hits = 686, Reservation_fails = 0
L2_cache_bank[2]: Access = 4092, Miss = 511, Miss_rate = 0.125, Pending_hits = 671, Reservation_fails = 0
L2_cache_bank[3]: Access = 4092, Miss = 511, Miss_rate = 0.125, Pending_hits = 671, Reservation_fails = 0
L2_cache_bank[4]: Access = 4064, Miss = 510, Miss_rate = 0.125, Pending_hits = 664, Reservation_fails = 0
L2_cache_bank[5]: Access = 4064, Miss = 510, Miss_rate = 0.125, Pending_hits = 664, Reservation_fails = 0
L2_cache_bank[6]: Access = 4064, Miss = 510, Miss_rate = 0.125, Pending_hits = 664, Reservation_fails = 0
L2_cache_bank[7]: Access = 3302, Miss = 510, Miss_rate = 0.154, Pending_hits = 330, Reservation_fails = 0
L2_total_cache_accesses = 31128
L2_total_cache_misses = 4085
L2_total_cache_miss_rate = 0.1312
L2_total_cache_pending_hits = 5068
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 21930
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4978
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2032
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 63
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 28956
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2032
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 112
L2_cache_data_port_util = 0.023
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=115452
icnt_total_pkts_simt_to_mem=39256
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.83473
	minimum = 6
	maximum = 60
Network latency average = 9.18326
	minimum = 6
	maximum = 60
Slowest packet = 27
Flit latency average = 7.75953
	minimum = 6
	maximum = 60
Slowest flit = 27
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00185753
	minimum = 0 (at node 36)
	maximum = 0.00610464 (at node 29)
Accepted packet rate average = 0.00185753
	minimum = 0 (at node 36)
	maximum = 0.00610464 (at node 29)
Injected flit rate average = 0.00461601
	minimum = 0 (at node 36)
	maximum = 0.0221867 (at node 29)
Accepted flit rate average= 0.00461601
	minimum = 0 (at node 36)
	maximum = 0.00762035 (at node 29)
Injected packet length average = 2.48503
Accepted packet length average = 2.48503
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.83473 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Network latency average = 9.18326 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Flit latency average = 7.75953 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00185753 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00610464 (1 samples)
Accepted packet rate average = 0.00185753 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00610464 (1 samples)
Injected flit rate average = 0.00461601 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0221867 (1 samples)
Accepted flit rate average = 0.00461601 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00762035 (1 samples)
Injected packet size average = 2.48503 (1 samples)
Accepted packet size average = 2.48503 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 0 sec (180 sec)
gpgpu_simulation_rate = 17311 (inst/sec)
gpgpu_simulation_rate = 3096 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400f19 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20Convolution2D_kernelPfS_' to stream 0, gridDim= (8,32,1) blockDim = (32,8,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z20Convolution2D_kernelPfS_'
Destroy streams for kernel 2: size 0
kernel_name = _Z20Convolution2D_kernelPfS_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 334920
gpu_sim_insn = 3116148
gpu_ipc =       9.3042
gpu_tot_sim_cycle = 1154366
gpu_tot_sim_insn = 6232296
gpu_tot_ipc =       5.3989
gpu_tot_issued_cta = 512
max_total_param_size = 0
gpu_stall_dramfull = 96
gpu_stall_icnt2sh    = 35480
partiton_reqs_in_parallel = 2679295
partiton_reqs_in_parallel_total    = 2681217
partiton_level_parallism =       7.9998
partiton_level_parallism_total  =       4.6437
partiton_reqs_in_parallel_util = 2679295
partiton_reqs_in_parallel_util_total    = 2681217
gpu_sim_cycle_parition_util = 334920
gpu_tot_sim_cycle_parition_util    = 335156
partiton_level_parallism_util =       7.9998
partiton_level_parallism_util_total  =       7.9999
partiton_replys_in_parallel = 30988
partiton_replys_in_parallel_total    = 31128
L2_BW  =       8.7698 GB/Sec
L2_BW_total  =       5.1003 GB/Sec
gpu_total_sim_rate=17457

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 101952
	L1I_total_cache_misses = 2458
	L1I_total_cache_miss_rate = 0.0241
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6851
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 8192
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.2188
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 5054
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6400
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5054
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 99494
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2458
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6851
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 8192
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 101952
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
224, 224, 224, 224, 224, 224, 224, 192, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 112, 
gpgpu_n_tot_thrd_icount = 6391808
gpgpu_n_tot_w_icount = 199744
gpgpu_n_stall_shd_mem = 29230
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 57912
gpgpu_n_mem_write_global = 4064
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1161288
gpgpu_n_store_insn = 129032
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 262144
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 5054
gpgpu_stall_shd_mem[c_mem][bk_conf] = 5054
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 21336
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 2840
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:10582	W0_Idle:18437101	W0_Scoreboard:18880333	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:30480	W32:169264
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 463296 {8:57912,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 552704 {136:4064,}
traffic_breakdown_coretomem[INST_ACC_R] = 896 {8:112,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5827776 {40:21336,136:36576,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 32512 {8:4064,}
traffic_breakdown_memtocore[INST_ACC_R] = 15232 {136:112,}
maxmrqlatency = 114 
maxdqlatency = 0 
maxmflatency = 194603 
averagemflatency = 22805 
max_icnt2mem_latency = 194369 
max_icnt2sh_latency = 1154365 
mrq_lat_table:2228 	830 	630 	894 	2779 	2842 	2026 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	44131 	902 	10 	120 	496 	1246 	1422 	1424 	2756 	5103 	4394 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	43718 	14 	19 	0 	1362 	42 	0 	0 	120 	496 	1322 	1346 	1424 	2756 	5103 	4394 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	44273 	13330 	337 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1656 	1168 	1240 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	253 	6 	0 	5 	3 	12 	18 	32 	55 	45 	101 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[1]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[2]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[3]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
maximum service time to same row:
dram[0]:    135462    135463    140671    140673    129043    129042    117224    117225    101597    101597     72941     72940    162909    162910    173329    173330 
dram[1]:    135463    135462    140671    140673    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[2]:    135462    135463    140672    140672    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[3]:    135463    135462    140672    140672    129042    129044    117224    117225    101597    101597     72941     72939    162909    162910    173329    173330 
average row accesses per activate:
dram[0]: 17.272728 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[1]: 17.181818 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[2]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[3]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
average row locality = 12229/896 = 13.648438
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[1]:       127       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[2]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[3]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
total reads: 8165
bank skew: 128/126 = 1.02
chip skew: 2043/2040 = 1.00
number of total write accesses:
dram[0]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[1]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[2]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[3]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
total reads: 4064
bank skew: 64/62 = 1.03
chip skew: 1016/1016 = 1.00
average mf latency per bank:
dram[0]:     112792    113487    124187    124319    135323    135458    143040    143173    148081    148210    137954    138086     69369     69511     77477     77633
dram[1]:     113468    113489    124306    124327    135445    135464    143153    143171    148195    148218    138080    138096     69494     69513     77603     77624
dram[2]:     114082    114095    124313    124325    135448    135453    143154    143166    148208    148217    138082    138092     69509     69522     77595     77604
dram[3]:     114078     92140    124302     99598    135436    105408    143153    110632    148198    115221    138073    105587     69505     53711     77592     59847
maximum mf latency per bank:
dram[0]:     181595    181568    178972    178956    194603    194599    194602    194598    194354    194336    191729    191726    178995    178995    181303    181296
dram[1]:     181581    181567    178952    178955    194585    194598    194599    194597    194347    194335    191727    191724    178992    178995    181296    181295
dram[2]:     181566    181578    178952    178952    194602    194588    194598    194603    194347    194334    191733    191717    178992    178994    181303    181288
dram[3]:     181574    181588    178947    178960    194586    194600    194603    194595    194347    194339    191729    191723    178991    178992    181300    181294
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents
MSHR: tag=0xc00f9c00, atomic=0 1 entries : 0x7cf0df6fdda0 :  mf: uid=188082, sid05:w07, part=0, addr=0xc00f9c00, load , size=128, unknown  status = IN_PARTITION_DRAM (1154365), 

Cache L2_bank_001:
MSHR contents
MSHR: tag=0xc00f9c80, atomic=0 1 entries : 0x7cf0c70910a0 :  mf: uid=188083, sid06:w07, part=0, addr=0xc00f9c80, load , size=128, unknown  status = IN_PARTITION_DRAM (1154365), 

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1244230 n_nop=1231543 n_act=236 n_pre=220 n_req=3059 n_rd=8167 n_write=4064 bw_util=0.01966
n_activity=38166 dram_eff=0.6409
bk0: 512a 1240586i bk1: 508a 1240050i bk2: 512a 1240485i bk3: 512a 1239929i bk4: 512a 1240380i bk5: 512a 1239847i bk6: 512a 1240432i bk7: 512a 1239890i bk8: 512a 1240428i bk9: 512a 1239885i bk10: 512a 1240293i bk11: 512a 1239753i bk12: 508a 1240521i bk13: 511a 1239947i bk14: 504a 1240541i bk15: 504a 1239970i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.135465
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents
MSHR: tag=0xc00f9d00, atomic=0 1 entries : 0x7cf0c70a12c0 :  mf: uid=188084, sid07:w07, part=1, addr=0xc00f9d00, load , size=128, unknown  status = IN_PARTITION_DRAM (1154365), 

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc00f9d80, atomic=0 1 entries : 0x7cf0d0a22df0 :  mf: uid=188085, sid08:w07, part=1, addr=0xc00f9d80, load , size=128, unknown  status = IN_PARTITION_DRAM (1154365), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1244230 n_nop=1231545 n_act=237 n_pre=221 n_req=3058 n_rd=8163 n_write=4064 bw_util=0.01965
n_activity=38100 dram_eff=0.6418
bk0: 508a 1240582i bk1: 508a 1240044i bk2: 512a 1240474i bk3: 512a 1239928i bk4: 512a 1240399i bk5: 512a 1239846i bk6: 512a 1240418i bk7: 512a 1239892i bk8: 512a 1240418i bk9: 512a 1239889i bk10: 512a 1240301i bk11: 512a 1239762i bk12: 511a 1240496i bk13: 508a 1239974i bk14: 504a 1240504i bk15: 504a 1239968i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.135856
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents
MSHR: tag=0xc00f9e00, atomic=0 1 entries : 0x7cf0cc3ef780 :  mf: uid=188086, sid09:w07, part=2, addr=0xc00f9e00, load , size=128, unknown  status = IN_PARTITION_DRAM (1154365), 

Cache L2_bank_005:
MSHR contents
MSHR: tag=0xc00f9e80, atomic=0 1 entries : 0x7cf0d3b56430 :  mf: uid=188087, sid10:w07, part=2, addr=0xc00f9e80, load , size=128, unknown  status = IN_PARTITION_DRAM (1154365), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1244230 n_nop=1231559 n_act=234 n_pre=218 n_req=3056 n_rd=8155 n_write=4064 bw_util=0.01964
n_activity=37867 dram_eff=0.6454
bk0: 504a 1240626i bk1: 504a 1240063i bk2: 512a 1240504i bk3: 512a 1239938i bk4: 512a 1240413i bk5: 512a 1239852i bk6: 512a 1240431i bk7: 512a 1239892i bk8: 512a 1240433i bk9: 512a 1239890i bk10: 512a 1240313i bk11: 512a 1239762i bk12: 511a 1240461i bk13: 508a 1239913i bk14: 504a 1240454i bk15: 504a 1239929i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.134351
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents
MSHR: tag=0xc00f9f00, atomic=0 1 entries : 0x7cf0c6a61b10 :  mf: uid=188088, sid11:w07, part=3, addr=0xc00f9f00, load , size=128, unknown  status = IN_PARTITION_DRAM (1154365), 

Cache L2_bank_007:
MSHR contents
MSHR: tag=0xc00f9f80, atomic=0 1 entries : 0x7cf0de7feae0 :  mf: uid=188089, sid12:w07, part=3, addr=0xc00f9f80, load , size=128, unknown  status = IN_PARTITION_DRAM (1154365), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1244230 n_nop=1231559 n_act=234 n_pre=218 n_req=3056 n_rd=8155 n_write=4064 bw_util=0.01964
n_activity=37871 dram_eff=0.6453
bk0: 504a 1240640i bk1: 504a 1240080i bk2: 512a 1240501i bk3: 512a 1239950i bk4: 512a 1240420i bk5: 512a 1239863i bk6: 512a 1240436i bk7: 512a 1239903i bk8: 512a 1240435i bk9: 512a 1239899i bk10: 512a 1240322i bk11: 512a 1239783i bk12: 511a 1240454i bk13: 508a 1239941i bk14: 504a 1240450i bk15: 504a 1239932i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.135392

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6660, Miss = 1022, Miss_rate = 0.153, Pending_hits = 1370, Reservation_fails = 0
L2_cache_bank[1]: Access = 8156, Miss = 1021, Miss_rate = 0.125, Pending_hits = 1338, Reservation_fails = 0
L2_cache_bank[2]: Access = 8156, Miss = 1021, Miss_rate = 0.125, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[3]: Access = 8156, Miss = 1021, Miss_rate = 0.125, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[4]: Access = 8128, Miss = 1020, Miss_rate = 0.125, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[5]: Access = 8128, Miss = 1020, Miss_rate = 0.125, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[6]: Access = 8128, Miss = 1020, Miss_rate = 0.125, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[7]: Access = 6604, Miss = 1020, Miss_rate = 0.154, Pending_hits = 654, Reservation_fails = 0
L2_total_cache_accesses = 62116
L2_total_cache_misses = 8165
L2_total_cache_miss_rate = 0.1314
L2_total_cache_pending_hits = 9956
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 43950
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9866
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 63
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 57912
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4064
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 112
L2_cache_data_port_util = 0.023
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=230260
icnt_total_pkts_simt_to_mem=78372
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.84652
	minimum = 6
	maximum = 60
Network latency average = 9.2061
	minimum = 6
	maximum = 57
Slowest packet = 116850
Flit latency average = 7.75001
	minimum = 6
	maximum = 57
Slowest flit = 290028
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00185048
	minimum = 0 (at node 36)
	maximum = 0.00606714 (at node 29)
Accepted packet rate average = 0.00185048
	minimum = 0 (at node 36)
	maximum = 0.00606714 (at node 29)
Injected flit rate average = 0.00459586
	minimum = 0 (at node 36)
	maximum = 0.0219934 (at node 29)
Accepted flit rate average= 0.00459586
	minimum = 0 (at node 36)
	maximum = 0.00758392 (at node 29)
Injected packet length average = 2.48361
Accepted packet length average = 2.48361
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.84063 (2 samples)
	minimum = 6 (2 samples)
	maximum = 60 (2 samples)
Network latency average = 9.19468 (2 samples)
	minimum = 6 (2 samples)
	maximum = 58.5 (2 samples)
Flit latency average = 7.75477 (2 samples)
	minimum = 6 (2 samples)
	maximum = 58.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.001854 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.00608589 (2 samples)
Accepted packet rate average = 0.001854 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.00608589 (2 samples)
Injected flit rate average = 0.00460594 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0220901 (2 samples)
Accepted flit rate average = 0.00460594 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.00760214 (2 samples)
Injected packet size average = 2.48432 (2 samples)
Accepted packet size average = 2.48432 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 57 sec (357 sec)
gpgpu_simulation_rate = 17457 (inst/sec)
gpgpu_simulation_rate = 3233 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400f19 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20Convolution2D_kernelPfS_' to stream 0, gridDim= (8,32,1) blockDim = (32,8,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z20Convolution2D_kernelPfS_'
Destroy streams for kernel 3: size 0
kernel_name = _Z20Convolution2D_kernelPfS_ 
kernel_launch_uid = 3 
gpu_sim_cycle = 174316
gpu_sim_insn = 3116148
gpu_ipc =      17.8764
gpu_tot_sim_cycle = 1590822
gpu_tot_sim_insn = 9348444
gpu_tot_ipc =       5.8765
gpu_tot_issued_cta = 768
max_total_param_size = 0
gpu_stall_dramfull = 68143
gpu_stall_icnt2sh    = 49739
partiton_reqs_in_parallel = 1326481
partiton_reqs_in_parallel_total    = 5360512
partiton_level_parallism =       7.6096
partiton_level_parallism_total  =       4.2035
partiton_reqs_in_parallel_util = 1326481
partiton_reqs_in_parallel_util_total    = 5360512
gpu_sim_cycle_parition_util = 173148
gpu_tot_sim_cycle_parition_util    = 670076
partiton_level_parallism_util =       7.6610
partiton_level_parallism_util_total  =       7.9303
partiton_replys_in_parallel = 30988
partiton_replys_in_parallel_total    = 62116
L2_BW  =      16.8497 GB/Sec
L2_BW_total  =       5.5473 GB/Sec
gpu_total_sim_rate=21392

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 152928
	L1I_total_cache_misses = 2458
	L1I_total_cache_miss_rate = 0.0161
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6851
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 12288
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.1458
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 5054
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 10496
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5054
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 150470
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2458
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6851
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 12288
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 152928
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
336, 336, 336, 336, 336, 336, 336, 304, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 168, 
gpgpu_n_tot_thrd_icount = 9587712
gpgpu_n_tot_w_icount = 299616
gpgpu_n_stall_shd_mem = 336505
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 86868
gpgpu_n_mem_write_global = 6096
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1741932
gpgpu_n_store_insn = 193548
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 393216
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 5054
gpgpu_stall_shd_mem[c_mem][bk_conf] = 5054
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 300698
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 30753
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:134723	W0_Idle:27295116	W0_Scoreboard:19568705	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:45720	W32:253896
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 694944 {8:86868,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 829056 {136:6096,}
traffic_breakdown_coretomem[INST_ACC_R] = 896 {8:112,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8741664 {40:32004,136:54864,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 48768 {8:6096,}
traffic_breakdown_memtocore[INST_ACC_R] = 15232 {136:112,}
maxmrqlatency = 114 
maxdqlatency = 0 
maxmflatency = 194603 
averagemflatency = 17048 
max_icnt2mem_latency = 194369 
max_icnt2sh_latency = 1590821 
mrq_lat_table:2228 	830 	630 	894 	2779 	2842 	2026 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	47682 	14176 	8257 	842 	1413 	3089 	2236 	1612 	3156 	5875 	4654 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	44322 	148 	763 	2299 	5725 	5526 	9555 	2085 	815 	1275 	3278 	2017 	1611 	3157 	5877 	4651 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	62550 	22988 	1357 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1656 	1168 	3272 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	259 	10 	12 	12 	10 	14 	23 	38 	67 	69 	110 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[1]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[2]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[3]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
maximum service time to same row:
dram[0]:    135462    135463    140671    140673    129043    129042    117224    117225    101597    101597     72941     72940    162909    162910    173329    173330 
dram[1]:    135463    135462    140671    140673    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[2]:    135462    135463    140672    140672    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[3]:    135463    135462    140672    140672    129042    129044    117224    117225    101597    101597     72941     72939    162909    162910    173329    173330 
average row accesses per activate:
dram[0]: 17.272728 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[1]: 17.181818 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[2]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[3]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
average row locality = 12229/896 = 13.648438
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[1]:       127       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[2]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[3]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
total reads: 8165
bank skew: 128/126 = 1.02
chip skew: 2043/2040 = 1.00
number of total write accesses:
dram[0]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[1]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[2]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[3]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
total reads: 4064
bank skew: 64/62 = 1.03
chip skew: 1016/1016 = 1.00
average mf latency per bank:
dram[0]:     124260    125431    137344    137940    150123    150539    157741    158359    167568    168249    156132    156604     78981     79353     86406     86887
dram[1]:     125373    125406    138081    137731    150363    150201    158281    158177    168141    168024    156711    156455     79410     79355     86665     86664
dram[2]:     126292    126230    138093    138201    150287    150820    158271    158387    168308    168354    156482    156669     79328     79495     86649     86672
dram[3]:     126280    103327    137992    112400    150543    119458    158226    124744    168160    134084    156464    122818     79555     62916     86641     68303
maximum mf latency per bank:
dram[0]:     181595    181568    178972    178956    194603    194599    194602    194598    194354    194336    191729    191726    178995    178995    181303    181296
dram[1]:     181581    181567    178952    178955    194585    194598    194599    194597    194347    194335    191727    191724    178992    178995    181296    181295
dram[2]:     181566    181578    178952    178952    194602    194588    194598    194603    194347    194334    191733    191717    178992    178994    181303    181288
dram[3]:     181574    181588    178947    178960    194586    194600    194603    194595    194347    194339    191729    191723    178991    178992    181300    181294
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1567908 n_nop=1555216 n_act=236 n_pre=220 n_req=3059 n_rd=8172 n_write=4064 bw_util=0.01561
n_activity=38187 dram_eff=0.6408
bk0: 512a 1564264i bk1: 508a 1563728i bk2: 512a 1564163i bk3: 512a 1563607i bk4: 512a 1564058i bk5: 512a 1563525i bk6: 512a 1564110i bk7: 512a 1563568i bk8: 512a 1564106i bk9: 512a 1563563i bk10: 512a 1563971i bk11: 512a 1563431i bk12: 512a 1564189i bk13: 512a 1563623i bk14: 504a 1564219i bk15: 504a 1563648i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.1075
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1567908 n_nop=1555218 n_act=237 n_pre=221 n_req=3058 n_rd=8168 n_write=4064 bw_util=0.0156
n_activity=38121 dram_eff=0.6417
bk0: 508a 1564260i bk1: 508a 1563722i bk2: 512a 1564152i bk3: 512a 1563606i bk4: 512a 1564077i bk5: 512a 1563524i bk6: 512a 1564096i bk7: 512a 1563570i bk8: 512a 1564096i bk9: 512a 1563567i bk10: 512a 1563979i bk11: 512a 1563440i bk12: 512a 1564172i bk13: 512a 1563642i bk14: 504a 1564182i bk15: 504a 1563646i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.10781
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1567908 n_nop=1555232 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.01559
n_activity=37888 dram_eff=0.6453
bk0: 504a 1564304i bk1: 504a 1563741i bk2: 512a 1564182i bk3: 512a 1563616i bk4: 512a 1564091i bk5: 512a 1563530i bk6: 512a 1564109i bk7: 512a 1563570i bk8: 512a 1564111i bk9: 512a 1563568i bk10: 512a 1563991i bk11: 512a 1563440i bk12: 512a 1564137i bk13: 512a 1563581i bk14: 504a 1564132i bk15: 504a 1563607i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.106615
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1567908 n_nop=1555232 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.01559
n_activity=37892 dram_eff=0.6452
bk0: 504a 1564318i bk1: 504a 1563758i bk2: 512a 1564179i bk3: 512a 1563628i bk4: 512a 1564098i bk5: 512a 1563541i bk6: 512a 1564114i bk7: 512a 1563581i bk8: 512a 1564113i bk9: 512a 1563577i bk10: 512a 1564000i bk11: 512a 1563461i bk12: 512a 1564130i bk13: 512a 1563609i bk14: 504a 1564128i bk15: 504a 1563610i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.107442

========= L2 cache stats =========
L2_cache_bank[0]: Access = 9962, Miss = 1022, Miss_rate = 0.103, Pending_hits = 1370, Reservation_fails = 0
L2_cache_bank[1]: Access = 12220, Miss = 1021, Miss_rate = 0.084, Pending_hits = 1338, Reservation_fails = 0
L2_cache_bank[2]: Access = 12220, Miss = 1021, Miss_rate = 0.084, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[3]: Access = 12220, Miss = 1021, Miss_rate = 0.084, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[4]: Access = 12192, Miss = 1020, Miss_rate = 0.084, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[5]: Access = 12192, Miss = 1020, Miss_rate = 0.084, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[6]: Access = 12192, Miss = 1020, Miss_rate = 0.084, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[7]: Access = 9906, Miss = 1020, Miss_rate = 0.103, Pending_hits = 654, Reservation_fails = 0
L2_total_cache_accesses = 93104
L2_total_cache_misses = 8165
L2_total_cache_miss_rate = 0.0877
L2_total_cache_pending_hits = 9956
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 72906
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9866
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2032
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 63
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 86868
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6096
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 112
L2_cache_data_port_util = 0.032
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=345068
icnt_total_pkts_simt_to_mem=117488
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 201.435
	minimum = 6
	maximum = 1856
Network latency average = 106.915
	minimum = 6
	maximum = 1504
Slowest packet = 124961
Flit latency average = 47.7593
	minimum = 6
	maximum = 1504
Slowest flit = 362669
Fragmentation average = 0.0100684
	minimum = 0
	maximum = 547
Injected packet rate average = 0.0035554
	minimum = 0 (at node 36)
	maximum = 0.0116571 (at node 29)
Accepted packet rate average = 0.0035554
	minimum = 0 (at node 36)
	maximum = 0.0116571 (at node 29)
Injected flit rate average = 0.00883022
	minimum = 0 (at node 36)
	maximum = 0.0422568 (at node 29)
Accepted flit rate average= 0.00883022
	minimum = 0 (at node 36)
	maximum = 0.0145713 (at node 29)
Injected packet length average = 2.48361
Accepted packet length average = 2.48361
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 73.7056 (3 samples)
	minimum = 6 (3 samples)
	maximum = 658.667 (3 samples)
Network latency average = 41.7682 (3 samples)
	minimum = 6 (3 samples)
	maximum = 540.333 (3 samples)
Flit latency average = 21.0896 (3 samples)
	minimum = 6 (3 samples)
	maximum = 540.333 (3 samples)
Fragmentation average = 0.00335614 (3 samples)
	minimum = 0 (3 samples)
	maximum = 182.333 (3 samples)
Injected packet rate average = 0.00242114 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.00794294 (3 samples)
Accepted packet rate average = 0.00242114 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.00794294 (3 samples)
Injected flit rate average = 0.00601403 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.0288123 (3 samples)
Accepted flit rate average = 0.00601403 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.0099252 (3 samples)
Injected packet size average = 2.48397 (3 samples)
Accepted packet size average = 2.48397 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 17 sec (437 sec)
gpgpu_simulation_rate = 21392 (inst/sec)
gpgpu_simulation_rate = 3640 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400f19 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20Convolution2D_kernelPfS_' to stream 0, gridDim= (8,32,1) blockDim = (32,8,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z20Convolution2D_kernelPfS_'
Destroy streams for kernel 4: size 0
kernel_name = _Z20Convolution2D_kernelPfS_ 
kernel_launch_uid = 4 
gpu_sim_cycle = 174499
gpu_sim_insn = 3116148
gpu_ipc =      17.8577
gpu_tot_sim_cycle = 2027461
gpu_tot_sim_insn = 12464592
gpu_tot_ipc =       6.1479
gpu_tot_issued_cta = 1024
max_total_param_size = 0
gpu_stall_dramfull = 135654
gpu_stall_icnt2sh    = 64508
partiton_reqs_in_parallel = 1328481
partiton_reqs_in_parallel_total    = 6686993
partiton_level_parallism =       7.6131
partiton_level_parallism_total  =       3.9535
partiton_reqs_in_parallel_util = 1328481
partiton_reqs_in_parallel_util_total    = 6686993
gpu_sim_cycle_parition_util = 173387
gpu_tot_sim_cycle_parition_util    = 843224
partiton_level_parallism_util =       7.6619
partiton_level_parallism_util_total  =       7.8845
partiton_replys_in_parallel = 30988
partiton_replys_in_parallel_total    = 93104
L2_BW  =      16.8320 GB/Sec
L2_BW_total  =       5.8013 GB/Sec
gpu_total_sim_rate=24156

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 203904
	L1I_total_cache_misses = 2458
	L1I_total_cache_miss_rate = 0.0121
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6851
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 16384
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.1094
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 5054
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 14592
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5054
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 201446
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2458
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6851
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 16384
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 203904
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
448, 448, 448, 448, 448, 448, 448, 416, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 224, 
gpgpu_n_tot_thrd_icount = 12783616
gpgpu_n_tot_w_icount = 399488
gpgpu_n_stall_shd_mem = 641857
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 115824
gpgpu_n_mem_write_global = 8128
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2322576
gpgpu_n_store_insn = 258064
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 524288
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 5054
gpgpu_stall_shd_mem[c_mem][bk_conf] = 5054
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 578699
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 58104
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:276796	W0_Idle:36163664	W0_Scoreboard:20238700	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:60960	W32:338528
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 926592 {8:115824,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1105408 {136:8128,}
traffic_breakdown_coretomem[INST_ACC_R] = 896 {8:112,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 11655552 {40:42672,136:73152,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 65024 {8:8128,}
traffic_breakdown_memtocore[INST_ACC_R] = 15232 {136:112,}
maxmrqlatency = 114 
maxdqlatency = 0 
maxmflatency = 194603 
averagemflatency = 14136 
max_icnt2mem_latency = 194369 
max_icnt2sh_latency = 2027460 
mrq_lat_table:2228 	830 	630 	894 	2779 	2842 	2026 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	51166 	27509 	16465 	1712 	2312 	4860 	3075 	1787 	3549 	6666 	4879 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	44960 	304 	1464 	4526 	10258 	10778 	19197 	4119 	1758 	1975 	5103 	2770 	1786 	3552 	6666 	4876 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	80857 	32598 	2385 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1656 	1168 	5304 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	265 	14 	21 	23 	15 	17 	28 	43 	80 	93 	117 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[1]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[2]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[3]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
maximum service time to same row:
dram[0]:    135462    135463    140671    140673    129043    129042    117224    117225    101597    101597     72941     72940    162909    162910    173329    173330 
dram[1]:    135463    135462    140671    140673    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[2]:    135462    135463    140672    140672    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[3]:    135463    135462    140672    140672    129042    129044    117224    117225    101597    101597     72941     72939    162909    162910    173329    173330 
average row accesses per activate:
dram[0]: 17.272728 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[1]: 17.181818 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[2]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[3]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
average row locality = 12229/896 = 13.648438
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[1]:       127       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[2]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[3]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
total reads: 8165
bank skew: 128/126 = 1.02
chip skew: 2043/2040 = 1.00
number of total write accesses:
dram[0]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[1]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[2]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[3]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
total reads: 4064
bank skew: 64/62 = 1.03
chip skew: 1016/1016 = 1.00
average mf latency per bank:
dram[0]:     139067    141096    150807    151748    163634    164178    173155    174361    179625    180897    175751    176813     86079     86720     98047     99040
dram[1]:     140522    140671    151882    151365    163805    163497    174072    174130    180833    180698    176521    176129     86927     86636     98672     98657
dram[2]:     142064    141744    152106    152380    163601    164582    174188    174445    180979    181030    176402    176691     86628     87026     98610     98555
dram[3]:     141742    117874    151840    125262    164082    132089    174029    139622    180705    145651    176488    141645     86964     69923     98481     79604
maximum mf latency per bank:
dram[0]:     181595    181568    178972    178956    194603    194599    194602    194598    194354    194336    191729    191726    178995    178995    181303    181296
dram[1]:     181581    181567    178952    178955    194585    194598    194599    194597    194347    194335    191727    191724    178992    178995    181296    181295
dram[2]:     181566    181578    178952    178952    194602    194588    194598    194603    194347    194334    191733    191717    178992    178994    181303    181288
dram[3]:     181574    181588    178947    178960    194586    194600    194603    194595    194347    194339    191729    191723    178991    178992    181300    181294
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1891926 n_nop=1879234 n_act=236 n_pre=220 n_req=3059 n_rd=8172 n_write=4064 bw_util=0.01293
n_activity=38187 dram_eff=0.6408
bk0: 512a 1888282i bk1: 508a 1887746i bk2: 512a 1888181i bk3: 512a 1887625i bk4: 512a 1888076i bk5: 512a 1887543i bk6: 512a 1888128i bk7: 512a 1887586i bk8: 512a 1888124i bk9: 512a 1887581i bk10: 512a 1887989i bk11: 512a 1887449i bk12: 512a 1888207i bk13: 512a 1887641i bk14: 504a 1888237i bk15: 504a 1887666i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0890891
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1891926 n_nop=1879236 n_act=237 n_pre=221 n_req=3058 n_rd=8168 n_write=4064 bw_util=0.01293
n_activity=38121 dram_eff=0.6417
bk0: 508a 1888278i bk1: 508a 1887740i bk2: 512a 1888170i bk3: 512a 1887624i bk4: 512a 1888095i bk5: 512a 1887542i bk6: 512a 1888114i bk7: 512a 1887588i bk8: 512a 1888114i bk9: 512a 1887585i bk10: 512a 1887997i bk11: 512a 1887458i bk12: 512a 1888190i bk13: 512a 1887660i bk14: 504a 1888200i bk15: 504a 1887664i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.089346
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1891926 n_nop=1879250 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.01292
n_activity=37888 dram_eff=0.6453
bk0: 504a 1888322i bk1: 504a 1887759i bk2: 512a 1888200i bk3: 512a 1887634i bk4: 512a 1888109i bk5: 512a 1887548i bk6: 512a 1888127i bk7: 512a 1887588i bk8: 512a 1888129i bk9: 512a 1887586i bk10: 512a 1888009i bk11: 512a 1887458i bk12: 512a 1888155i bk13: 512a 1887599i bk14: 504a 1888150i bk15: 504a 1887625i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.088356
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1891926 n_nop=1879250 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.01292
n_activity=37892 dram_eff=0.6452
bk0: 504a 1888336i bk1: 504a 1887776i bk2: 512a 1888197i bk3: 512a 1887646i bk4: 512a 1888116i bk5: 512a 1887559i bk6: 512a 1888132i bk7: 512a 1887599i bk8: 512a 1888131i bk9: 512a 1887595i bk10: 512a 1888018i bk11: 512a 1887479i bk12: 512a 1888148i bk13: 512a 1887627i bk14: 504a 1888146i bk15: 504a 1887628i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.089041

========= L2 cache stats =========
L2_cache_bank[0]: Access = 13264, Miss = 1022, Miss_rate = 0.077, Pending_hits = 1370, Reservation_fails = 0
L2_cache_bank[1]: Access = 16284, Miss = 1021, Miss_rate = 0.063, Pending_hits = 1338, Reservation_fails = 0
L2_cache_bank[2]: Access = 16284, Miss = 1021, Miss_rate = 0.063, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[3]: Access = 16284, Miss = 1021, Miss_rate = 0.063, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[4]: Access = 16256, Miss = 1020, Miss_rate = 0.063, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[5]: Access = 16256, Miss = 1020, Miss_rate = 0.063, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[6]: Access = 16256, Miss = 1020, Miss_rate = 0.063, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[7]: Access = 13208, Miss = 1020, Miss_rate = 0.077, Pending_hits = 654, Reservation_fails = 0
L2_total_cache_accesses = 124092
L2_total_cache_misses = 8165
L2_total_cache_miss_rate = 0.0658
L2_total_cache_pending_hits = 9956
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 101862
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9866
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 63
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 115824
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8128
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 112
L2_cache_data_port_util = 0.038
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=459876
icnt_total_pkts_simt_to_mem=156604
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 200.43
	minimum = 6
	maximum = 1909
Network latency average = 106.231
	minimum = 6
	maximum = 1446
Slowest packet = 186863
Flit latency average = 47.5347
	minimum = 6
	maximum = 1446
Slowest flit = 543736
Fragmentation average = 0.0143281
	minimum = 0
	maximum = 571
Injected packet rate average = 0.00355167
	minimum = 0 (at node 36)
	maximum = 0.0116448 (at node 29)
Accepted packet rate average = 0.00355167
	minimum = 0 (at node 36)
	maximum = 0.0116448 (at node 29)
Injected flit rate average = 0.00882096
	minimum = 0 (at node 36)
	maximum = 0.0422125 (at node 29)
Accepted flit rate average= 0.00882096
	minimum = 0 (at node 36)
	maximum = 0.014556 (at node 29)
Injected packet length average = 2.48361
Accepted packet length average = 2.48361
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 105.387 (4 samples)
	minimum = 6 (4 samples)
	maximum = 971.25 (4 samples)
Network latency average = 57.8839 (4 samples)
	minimum = 6 (4 samples)
	maximum = 766.75 (4 samples)
Flit latency average = 27.7009 (4 samples)
	minimum = 6 (4 samples)
	maximum = 766.75 (4 samples)
Fragmentation average = 0.00609914 (4 samples)
	minimum = 0 (4 samples)
	maximum = 279.5 (4 samples)
Injected packet rate average = 0.00270377 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.00886842 (4 samples)
Accepted packet rate average = 0.00270377 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.00886842 (4 samples)
Injected flit rate average = 0.00671576 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0321624 (4 samples)
Accepted flit rate average = 0.00671576 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0110829 (4 samples)
Injected packet size average = 2.48385 (4 samples)
Accepted packet size average = 2.48385 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 36 sec (516 sec)
gpgpu_simulation_rate = 24156 (inst/sec)
gpgpu_simulation_rate = 3929 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400f19 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20Convolution2D_kernelPfS_' to stream 0, gridDim= (8,32,1) blockDim = (32,8,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z20Convolution2D_kernelPfS_'
Destroy streams for kernel 5: size 0
kernel_name = _Z20Convolution2D_kernelPfS_ 
kernel_launch_uid = 5 
gpu_sim_cycle = 174231
gpu_sim_insn = 3116148
gpu_ipc =      17.8852
gpu_tot_sim_cycle = 2463832
gpu_tot_sim_insn = 15580740
gpu_tot_ipc =       6.3238
gpu_tot_issued_cta = 1280
max_total_param_size = 0
gpu_stall_dramfull = 203321
gpu_stall_icnt2sh    = 76265
partiton_reqs_in_parallel = 1326181
partiton_reqs_in_parallel_total    = 8015474
partiton_level_parallism =       7.6116
partiton_level_parallism_total  =       3.7915
partiton_reqs_in_parallel_util = 1326181
partiton_reqs_in_parallel_util_total    = 8015474
gpu_sim_cycle_parition_util = 173217
gpu_tot_sim_cycle_parition_util    = 1016611
partiton_level_parallism_util =       7.6562
partiton_level_parallism_util_total  =       7.8513
partiton_replys_in_parallel = 30988
partiton_replys_in_parallel_total    = 124092
L2_BW  =      16.8579 GB/Sec
L2_BW_total  =       5.9660 GB/Sec
gpu_total_sim_rate=26186

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 254880
	L1I_total_cache_misses = 2458
	L1I_total_cache_miss_rate = 0.0096
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6851
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 20480
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0875
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 5054
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 18688
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5054
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 252422
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2458
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6851
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20480
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 254880
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
560, 560, 560, 560, 560, 560, 560, 528, 280, 280, 280, 280, 280, 280, 280, 280, 280, 280, 280, 280, 280, 280, 280, 280, 280, 280, 280, 280, 280, 280, 280, 280, 280, 280, 280, 280, 280, 280, 280, 280, 280, 280, 280, 280, 280, 280, 280, 280, 280, 280, 280, 280, 280, 280, 280, 280, 280, 280, 280, 280, 280, 280, 280, 280, 
gpgpu_n_tot_thrd_icount = 15979520
gpgpu_n_tot_w_icount = 499360
gpgpu_n_stall_shd_mem = 955840
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 144780
gpgpu_n_mem_write_global = 10160
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2903220
gpgpu_n_store_insn = 322580
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 655360
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 5054
gpgpu_stall_shd_mem[c_mem][bk_conf] = 5054
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 862032
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 88754
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:385393	W0_Idle:45007292	W0_Scoreboard:20952083	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:76200	W32:423160
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1158240 {8:144780,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1381760 {136:10160,}
traffic_breakdown_coretomem[INST_ACC_R] = 896 {8:112,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 14569440 {40:53340,136:91440,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 81280 {8:10160,}
traffic_breakdown_memtocore[INST_ACC_R] = 15232 {136:112,}
maxmrqlatency = 114 
maxdqlatency = 0 
maxmflatency = 194603 
averagemflatency = 12392 
max_icnt2mem_latency = 194369 
max_icnt2sh_latency = 2463831 
mrq_lat_table:2228 	830 	630 	894 	2779 	2842 	2026 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	54636 	40663 	24888 	2523 	3357 	6509 	3959 	1961 	3949 	7380 	5143 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	45576 	434 	2079 	6513 	14515 	16452 	29208 	6073 	2500 	2943 	6822 	3535 	1958 	3953 	7381 	5138 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	100080 	41584 	3120 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1656 	1168 	5304 	2032 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	270 	18 	32 	30 	22 	19 	32 	49 	93 	117 	125 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[1]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[2]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[3]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
maximum service time to same row:
dram[0]:    135462    135463    140671    140673    129043    129042    117224    117225    101597    101597     72941     72940    162909    162910    173329    173330 
dram[1]:    135463    135462    140671    140673    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[2]:    135462    135463    140672    140672    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[3]:    135463    135462    140672    140672    129042    129044    117224    117225    101597    101597     72941     72939    162909    162910    173329    173330 
average row accesses per activate:
dram[0]: 17.272728 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[1]: 17.181818 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[2]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[3]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
average row locality = 12229/896 = 13.648438
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[1]:       127       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[2]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[3]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
total reads: 8165
bank skew: 128/126 = 1.02
chip skew: 2043/2040 = 1.00
number of total write accesses:
dram[0]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[1]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[2]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[3]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
total reads: 4064
bank skew: 64/62 = 1.03
chip skew: 1016/1016 = 1.00
average mf latency per bank:
dram[0]:     150212    152728    167405    168791    180725    181553    186072    187710    192501    194338    194879    196300     93625     94656    108296    109690
dram[1]:     152279    152419    168685    168229    181116    180822    187370    187502    194253    193982    196005    195511     95076     94585    109354    109403
dram[2]:     153912    153458    169053    169692    180992    181910    187585    187809    194175    194473    195552    196121     94627     95048    109320    109198
dram[3]:     153537    128759    168912    141363    181340    148581    187158    151934    194023    158038    196102    159920     95089     77385    109001     89747
maximum mf latency per bank:
dram[0]:     181595    181568    178972    178956    194603    194599    194602    194598    194354    194336    191729    191726    178995    178995    181303    181296
dram[1]:     181581    181567    178952    178955    194585    194598    194599    194597    194347    194335    191727    191724    178992    178995    181296    181295
dram[2]:     181566    181578    178952    178952    194602    194588    194598    194603    194347    194334    191733    191717    178992    178994    181303    181288
dram[3]:     181574    181588    178947    178960    194586    194600    194603    194595    194347    194339    191729    191723    178991    178992    181300    181294
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2215446 n_nop=2202754 n_act=236 n_pre=220 n_req=3059 n_rd=8172 n_write=4064 bw_util=0.01105
n_activity=38187 dram_eff=0.6408
bk0: 512a 2211802i bk1: 508a 2211266i bk2: 512a 2211701i bk3: 512a 2211145i bk4: 512a 2211596i bk5: 512a 2211063i bk6: 512a 2211648i bk7: 512a 2211106i bk8: 512a 2211644i bk9: 512a 2211101i bk10: 512a 2211509i bk11: 512a 2210969i bk12: 512a 2211727i bk13: 512a 2211161i bk14: 504a 2211757i bk15: 504a 2211186i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0760795
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2215446 n_nop=2202756 n_act=237 n_pre=221 n_req=3058 n_rd=8168 n_write=4064 bw_util=0.01104
n_activity=38121 dram_eff=0.6417
bk0: 508a 2211798i bk1: 508a 2211260i bk2: 512a 2211690i bk3: 512a 2211144i bk4: 512a 2211615i bk5: 512a 2211062i bk6: 512a 2211634i bk7: 512a 2211108i bk8: 512a 2211634i bk9: 512a 2211105i bk10: 512a 2211517i bk11: 512a 2210978i bk12: 512a 2211710i bk13: 512a 2211180i bk14: 504a 2211720i bk15: 504a 2211184i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0762989
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2215446 n_nop=2202770 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.01104
n_activity=37888 dram_eff=0.6453
bk0: 504a 2211842i bk1: 504a 2211279i bk2: 512a 2211720i bk3: 512a 2211154i bk4: 512a 2211629i bk5: 512a 2211068i bk6: 512a 2211647i bk7: 512a 2211108i bk8: 512a 2211649i bk9: 512a 2211106i bk10: 512a 2211529i bk11: 512a 2210978i bk12: 512a 2211675i bk13: 512a 2211119i bk14: 504a 2211670i bk15: 504a 2211145i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0754534
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2215446 n_nop=2202770 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.01104
n_activity=37892 dram_eff=0.6452
bk0: 504a 2211856i bk1: 504a 2211296i bk2: 512a 2211717i bk3: 512a 2211166i bk4: 512a 2211636i bk5: 512a 2211079i bk6: 512a 2211652i bk7: 512a 2211119i bk8: 512a 2211651i bk9: 512a 2211115i bk10: 512a 2211538i bk11: 512a 2210999i bk12: 512a 2211668i bk13: 512a 2211147i bk14: 504a 2211666i bk15: 504a 2211148i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0760384

========= L2 cache stats =========
L2_cache_bank[0]: Access = 16566, Miss = 1022, Miss_rate = 0.062, Pending_hits = 1370, Reservation_fails = 0
L2_cache_bank[1]: Access = 20348, Miss = 1021, Miss_rate = 0.050, Pending_hits = 1338, Reservation_fails = 0
L2_cache_bank[2]: Access = 20348, Miss = 1021, Miss_rate = 0.050, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[3]: Access = 20348, Miss = 1021, Miss_rate = 0.050, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[4]: Access = 20320, Miss = 1020, Miss_rate = 0.050, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[5]: Access = 20320, Miss = 1020, Miss_rate = 0.050, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[6]: Access = 20320, Miss = 1020, Miss_rate = 0.050, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[7]: Access = 16510, Miss = 1020, Miss_rate = 0.062, Pending_hits = 654, Reservation_fails = 0
L2_total_cache_accesses = 155080
L2_total_cache_misses = 8165
L2_total_cache_miss_rate = 0.0527
L2_total_cache_pending_hits = 9956
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 130818
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9866
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 63
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 144780
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10160
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 112
L2_cache_data_port_util = 0.042
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=574684
icnt_total_pkts_simt_to_mem=195720
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 203.966
	minimum = 6
	maximum = 1616
Network latency average = 108.106
	minimum = 6
	maximum = 1437
Slowest packet = 249350
Flit latency average = 48.2836
	minimum = 6
	maximum = 1437
Slowest flit = 717689
Fragmentation average = 0.0244772
	minimum = 0
	maximum = 495
Injected packet rate average = 0.00355714
	minimum = 0 (at node 36)
	maximum = 0.0116627 (at node 29)
Accepted packet rate average = 0.00355714
	minimum = 0 (at node 36)
	maximum = 0.0116627 (at node 29)
Injected flit rate average = 0.00883453
	minimum = 0 (at node 36)
	maximum = 0.0422774 (at node 29)
Accepted flit rate average= 0.00883453
	minimum = 0 (at node 36)
	maximum = 0.0145784 (at node 29)
Injected packet length average = 2.48361
Accepted packet length average = 2.48361
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 125.103 (5 samples)
	minimum = 6 (5 samples)
	maximum = 1100.2 (5 samples)
Network latency average = 67.9283 (5 samples)
	minimum = 6 (5 samples)
	maximum = 900.8 (5 samples)
Flit latency average = 31.8174 (5 samples)
	minimum = 6 (5 samples)
	maximum = 900.8 (5 samples)
Fragmentation average = 0.00977475 (5 samples)
	minimum = 0 (5 samples)
	maximum = 322.6 (5 samples)
Injected packet rate average = 0.00287444 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.00942728 (5 samples)
Accepted packet rate average = 0.00287444 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.00942728 (5 samples)
Injected flit rate average = 0.00713952 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.0341854 (5 samples)
Accepted flit rate average = 0.00713952 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.011782 (5 samples)
Injected packet size average = 2.48379 (5 samples)
Accepted packet size average = 2.48379 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 55 sec (595 sec)
gpgpu_simulation_rate = 26186 (inst/sec)
gpgpu_simulation_rate = 4140 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400f19 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20Convolution2D_kernelPfS_' to stream 0, gridDim= (8,32,1) blockDim = (32,8,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z20Convolution2D_kernelPfS_'
Destroy streams for kernel 6: size 0
kernel_name = _Z20Convolution2D_kernelPfS_ 
kernel_launch_uid = 6 
gpu_sim_cycle = 174170
gpu_sim_insn = 3116148
gpu_ipc =      17.8914
gpu_tot_sim_cycle = 2900142
gpu_tot_sim_insn = 18696888
gpu_tot_ipc =       6.4469
gpu_tot_issued_cta = 1536
max_total_param_size = 0
gpu_stall_dramfull = 271091
gpu_stall_icnt2sh    = 89432
partiton_reqs_in_parallel = 1325590
partiton_reqs_in_parallel_total    = 9341655
partiton_level_parallism =       7.6109
partiton_level_parallism_total  =       3.6782
partiton_reqs_in_parallel_util = 1325590
partiton_reqs_in_parallel_util_total    = 9341655
gpu_sim_cycle_parition_util = 173359
gpu_tot_sim_cycle_parition_util    = 1189828
partiton_level_parallism_util =       7.6465
partiton_level_parallism_util_total  =       7.8252
partiton_replys_in_parallel = 30988
partiton_replys_in_parallel_total    = 155080
L2_BW  =      16.8638 GB/Sec
L2_BW_total  =       6.0812 GB/Sec
gpu_total_sim_rate=27740

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 305856
	L1I_total_cache_misses = 2458
	L1I_total_cache_miss_rate = 0.0080
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6851
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 24576
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0729
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 5054
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 22784
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5054
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 303398
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2458
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6851
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 24576
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 305856
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
640, 672, 672, 672, 672, 672, 672, 640, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 336, 
gpgpu_n_tot_thrd_icount = 19175424
gpgpu_n_tot_w_icount = 599232
gpgpu_n_stall_shd_mem = 1268418
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 173736
gpgpu_n_mem_write_global = 12192
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 3483864
gpgpu_n_store_insn = 387096
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 786432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 5054
gpgpu_stall_shd_mem[c_mem][bk_conf] = 5054
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1143339
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 120025
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:508631	W0_Idle:53850924	W0_Scoreboard:21647565	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:91440	W32:507792
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1389888 {8:173736,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1658112 {136:12192,}
traffic_breakdown_coretomem[INST_ACC_R] = 896 {8:112,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 17483328 {40:64008,136:109728,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 97536 {8:12192,}
traffic_breakdown_memtocore[INST_ACC_R] = 15232 {136:112,}
maxmrqlatency = 114 
maxdqlatency = 0 
maxmflatency = 194603 
averagemflatency = 11202 
max_icnt2mem_latency = 194369 
max_icnt2sh_latency = 2900141 
mrq_lat_table:2228 	830 	630 	894 	2779 	2842 	2026 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	58219 	53471 	33406 	3376 	4436 	8079 	4925 	2198 	4331 	8210 	5305 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	46344 	580 	2700 	8632 	18330 	21988 	39269 	8123 	3271 	3972 	8428 	4390 	2197 	4333 	8212 	5299 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	119024 	50728 	3961 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1656 	1168 	5304 	4064 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	276 	22 	41 	39 	28 	24 	38 	55 	106 	144 	129 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[1]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[2]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[3]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
maximum service time to same row:
dram[0]:    135462    135463    140671    140673    129043    129042    117224    117225    101597    101597     72941     72940    162909    162910    173329    173330 
dram[1]:    135463    135462    140671    140673    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[2]:    135462    135463    140672    140672    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[3]:    135463    135462    140672    140672    129042    129044    117224    117225    101597    101597     72941     72939    162909    162910    173329    173330 
average row accesses per activate:
dram[0]: 17.272728 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[1]: 17.181818 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[2]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[3]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
average row locality = 12229/896 = 13.648438
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[1]:       127       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[2]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[3]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
total reads: 8165
bank skew: 128/126 = 1.02
chip skew: 2043/2040 = 1.00
number of total write accesses:
dram[0]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[1]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[2]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[3]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
total reads: 4064
bank skew: 64/62 = 1.03
chip skew: 1016/1016 = 1.00
average mf latency per bank:
dram[0]:     162389    165348    180848    182646    191670    192761    204130    206195    210283    212703    209717    211531    102678    104098    116767    118533
dram[1]:     164996    165197    182307    181839    192068    192055    205653    205757    212554    212088    211202    210573    104714    104064    118119    118358
dram[2]:     166796    166097    182867    183817    192241    193170    206000    206300    212180    212714    210477    211315    104098    104520    118287    118110
dram[3]:     166102    140742    182717    154255    192509    158880    205380    169348    211943    175269    211359    173830    104763     86462    117772     98128
maximum mf latency per bank:
dram[0]:     181595    181568    178972    178956    194603    194599    194602    194598    194354    194336    191729    191726    178995    178995    181303    181296
dram[1]:     181581    181567    178952    178955    194585    194598    194599    194597    194347    194335    191727    191724    178992    178995    181296    181295
dram[2]:     181566    181578    178952    178952    194602    194588    194598    194603    194347    194334    191733    191717    178992    178994    181303    181288
dram[3]:     181574    181588    178947    178960    194586    194600    194603    194595    194347    194339    191729    191723    178991    178992    181300    181294
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2538853 n_nop=2526161 n_act=236 n_pre=220 n_req=3059 n_rd=8172 n_write=4064 bw_util=0.009639
n_activity=38187 dram_eff=0.6408
bk0: 512a 2535209i bk1: 508a 2534673i bk2: 512a 2535108i bk3: 512a 2534552i bk4: 512a 2535003i bk5: 512a 2534470i bk6: 512a 2535055i bk7: 512a 2534513i bk8: 512a 2535051i bk9: 512a 2534508i bk10: 512a 2534916i bk11: 512a 2534376i bk12: 512a 2535134i bk13: 512a 2534568i bk14: 504a 2535164i bk15: 504a 2534593i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0663882
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2538853 n_nop=2526163 n_act=237 n_pre=221 n_req=3058 n_rd=8168 n_write=4064 bw_util=0.009636
n_activity=38121 dram_eff=0.6417
bk0: 508a 2535205i bk1: 508a 2534667i bk2: 512a 2535097i bk3: 512a 2534551i bk4: 512a 2535022i bk5: 512a 2534469i bk6: 512a 2535041i bk7: 512a 2534515i bk8: 512a 2535041i bk9: 512a 2534512i bk10: 512a 2534924i bk11: 512a 2534385i bk12: 512a 2535117i bk13: 512a 2534587i bk14: 504a 2535127i bk15: 504a 2534591i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0665797
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2538853 n_nop=2526177 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.00963
n_activity=37888 dram_eff=0.6453
bk0: 504a 2535249i bk1: 504a 2534686i bk2: 512a 2535127i bk3: 512a 2534561i bk4: 512a 2535036i bk5: 512a 2534475i bk6: 512a 2535054i bk7: 512a 2534515i bk8: 512a 2535056i bk9: 512a 2534513i bk10: 512a 2534936i bk11: 512a 2534385i bk12: 512a 2535082i bk13: 512a 2534526i bk14: 504a 2535077i bk15: 504a 2534552i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0658419
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2538853 n_nop=2526177 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.00963
n_activity=37892 dram_eff=0.6452
bk0: 504a 2535263i bk1: 504a 2534703i bk2: 512a 2535124i bk3: 512a 2534573i bk4: 512a 2535043i bk5: 512a 2534486i bk6: 512a 2535059i bk7: 512a 2534526i bk8: 512a 2535058i bk9: 512a 2534522i bk10: 512a 2534945i bk11: 512a 2534406i bk12: 512a 2535075i bk13: 512a 2534554i bk14: 504a 2535073i bk15: 504a 2534555i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0663524

========= L2 cache stats =========
L2_cache_bank[0]: Access = 19868, Miss = 1022, Miss_rate = 0.051, Pending_hits = 1370, Reservation_fails = 0
L2_cache_bank[1]: Access = 24412, Miss = 1021, Miss_rate = 0.042, Pending_hits = 1338, Reservation_fails = 0
L2_cache_bank[2]: Access = 24412, Miss = 1021, Miss_rate = 0.042, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[3]: Access = 24412, Miss = 1021, Miss_rate = 0.042, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[4]: Access = 24384, Miss = 1020, Miss_rate = 0.042, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[5]: Access = 24384, Miss = 1020, Miss_rate = 0.042, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[6]: Access = 24384, Miss = 1020, Miss_rate = 0.042, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[7]: Access = 19812, Miss = 1020, Miss_rate = 0.051, Pending_hits = 654, Reservation_fails = 0
L2_total_cache_accesses = 186068
L2_total_cache_misses = 8165
L2_total_cache_miss_rate = 0.0439
L2_total_cache_pending_hits = 9956
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 159774
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9866
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 63
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 173736
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 12192
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 112
L2_cache_data_port_util = 0.045
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=689492
icnt_total_pkts_simt_to_mem=234836
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 203.217
	minimum = 6
	maximum = 1795
Network latency average = 107.617
	minimum = 6
	maximum = 1539
Slowest packet = 311321
Flit latency average = 48.056
	minimum = 6
	maximum = 1539
Slowest flit = 866342
Fragmentation average = 0.0182167
	minimum = 0
	maximum = 723
Injected packet rate average = 0.00355838
	minimum = 0 (at node 36)
	maximum = 0.0116668 (at node 29)
Accepted packet rate average = 0.00355838
	minimum = 0 (at node 36)
	maximum = 0.0116668 (at node 29)
Injected flit rate average = 0.00883762
	minimum = 0 (at node 36)
	maximum = 0.0422923 (at node 29)
Accepted flit rate average= 0.00883762
	minimum = 0 (at node 36)
	maximum = 0.0145835 (at node 29)
Injected packet length average = 2.48361
Accepted packet length average = 2.48361
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 138.122 (6 samples)
	minimum = 6 (6 samples)
	maximum = 1216 (6 samples)
Network latency average = 74.5431 (6 samples)
	minimum = 6 (6 samples)
	maximum = 1007.17 (6 samples)
Flit latency average = 34.5238 (6 samples)
	minimum = 6 (6 samples)
	maximum = 1007.17 (6 samples)
Fragmentation average = 0.0111817 (6 samples)
	minimum = 0 (6 samples)
	maximum = 389.333 (6 samples)
Injected packet rate average = 0.00298843 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.00980054 (6 samples)
Accepted packet rate average = 0.00298843 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.00980054 (6 samples)
Injected flit rate average = 0.00742253 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.0355365 (6 samples)
Accepted flit rate average = 0.00742253 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.0122489 (6 samples)
Injected packet size average = 2.48375 (6 samples)
Accepted packet size average = 2.48375 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 11 min, 14 sec (674 sec)
gpgpu_simulation_rate = 27740 (inst/sec)
gpgpu_simulation_rate = 4302 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400f19 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20Convolution2D_kernelPfS_' to stream 0, gridDim= (8,32,1) blockDim = (32,8,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z20Convolution2D_kernelPfS_'
Destroy streams for kernel 7: size 0
kernel_name = _Z20Convolution2D_kernelPfS_ 
kernel_launch_uid = 7 
gpu_sim_cycle = 174125
gpu_sim_insn = 3116148
gpu_ipc =      17.8960
gpu_tot_sim_cycle = 3336407
gpu_tot_sim_insn = 21813036
gpu_tot_ipc =       6.5379
gpu_tot_issued_cta = 1792
max_total_param_size = 0
gpu_stall_dramfull = 338526
gpu_stall_icnt2sh    = 104029
partiton_reqs_in_parallel = 1325565
partiton_reqs_in_parallel_total    = 10667245
partiton_level_parallism =       7.6127
partiton_level_parallism_total  =       3.5945
partiton_reqs_in_parallel_util = 1325565
partiton_reqs_in_parallel_util_total    = 10667245
gpu_sim_cycle_parition_util = 173046
gpu_tot_sim_cycle_parition_util    = 1363187
partiton_level_parallism_util =       7.6602
partiton_level_parallism_util_total  =       7.8066
partiton_replys_in_parallel = 30988
partiton_replys_in_parallel_total    = 186068
L2_BW  =      16.8681 GB/Sec
L2_BW_total  =       6.1663 GB/Sec
gpu_total_sim_rate=28929

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 356832
	L1I_total_cache_misses = 2458
	L1I_total_cache_miss_rate = 0.0069
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6851
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 28672
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0625
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 5054
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 26880
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5054
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 354374
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2458
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6851
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28672
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 356832
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
720, 784, 784, 784, 784, 784, 784, 752, 448, 448, 448, 448, 448, 448, 448, 416, 392, 392, 392, 392, 392, 392, 392, 392, 392, 392, 392, 392, 392, 392, 392, 392, 392, 392, 392, 392, 392, 392, 392, 392, 392, 392, 392, 392, 392, 392, 392, 392, 392, 392, 392, 392, 392, 392, 392, 392, 392, 392, 392, 392, 392, 392, 392, 392, 
gpgpu_n_tot_thrd_icount = 22371328
gpgpu_n_tot_w_icount = 699104
gpgpu_n_stall_shd_mem = 1575199
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 202692
gpgpu_n_mem_write_global = 14224
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 4064508
gpgpu_n_store_insn = 451612
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 917504
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 5054
gpgpu_stall_shd_mem[c_mem][bk_conf] = 5054
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1424045
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 146100
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:639927	W0_Idle:62699159	W0_Scoreboard:22327706	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:106680	W32:592424
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1621536 {8:202692,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1934464 {136:14224,}
traffic_breakdown_coretomem[INST_ACC_R] = 896 {8:112,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 20397216 {40:74676,136:128016,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 113792 {8:14224,}
traffic_breakdown_memtocore[INST_ACC_R] = 15232 {136:112,}
maxmrqlatency = 114 
maxdqlatency = 0 
maxmflatency = 194603 
averagemflatency = 10389 
max_icnt2mem_latency = 194369 
max_icnt2sh_latency = 3336406 
mrq_lat_table:2228 	830 	630 	894 	2779 	2842 	2026 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	61862 	66338 	41843 	4272 	5490 	9767 	5715 	2374 	4733 	8987 	5563 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	46975 	714 	3340 	10939 	22667 	27310 	49078 	10116 	4072 	4960 	10172 	5059 	2373 	4735 	8989 	5557 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	137693 	60029 	4943 	55 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1656 	1168 	5304 	6096 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	282 	25 	52 	48 	33 	27 	40 	61 	121 	169 	136 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[1]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[2]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[3]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
maximum service time to same row:
dram[0]:    135462    135463    140671    140673    129043    129042    117224    117225    101597    101597     72941     72940    162909    162910    173329    173330 
dram[1]:    135463    135462    140671    140673    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[2]:    135462    135463    140672    140672    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[3]:    135463    135462    140672    140672    129042    129044    117224    117225    101597    101597     72941     72939    162909    162910    173329    173330 
average row accesses per activate:
dram[0]: 17.272728 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[1]: 17.181818 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[2]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[3]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
average row locality = 12229/896 = 13.648438
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[1]:       127       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[2]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[3]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
total reads: 8165
bank skew: 128/126 = 1.02
chip skew: 2043/2040 = 1.00
number of total write accesses:
dram[0]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[1]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[2]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[3]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
total reads: 4064
bank skew: 64/62 = 1.03
chip skew: 1016/1016 = 1.00
average mf latency per bank:
dram[0]:     175061    178418    194980    197160    206691    208142    219998    222486    227040    230175    226194    228425    111160    112980    126683    128833
dram[1]:     178279    178491    196642    196394    207396    207350    221865    221860    229939    229249    228260    227570    113849    112902    128452    128691
dram[2]:     180217    179379    197473    198637    207535    208551    222118    222460    229218    230073    227360    228338    112875    113303    128660    128380
dram[3]:     179455    153277    197286    167964    207844    173324    221445    184691    229127    191399    228435    189633    113906     94940    127962    107932
maximum mf latency per bank:
dram[0]:     181595    181568    178972    178956    194603    194599    194602    194598    194354    194336    191729    191726    178995    178995    181303    181296
dram[1]:     181581    181567    178952    178955    194585    194598    194599    194597    194347    194335    191727    191724    178992    178995    181296    181295
dram[2]:     181566    181578    178952    178952    194602    194588    194598    194603    194347    194334    191733    191717    178992    178994    181303    181288
dram[3]:     181574    181588    178947    178960    194586    194600    194603    194595    194347    194339    191729    191723    178991    178992    181300    181294
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2862176 n_nop=2849484 n_act=236 n_pre=220 n_req=3059 n_rd=8172 n_write=4064 bw_util=0.00855
n_activity=38187 dram_eff=0.6408
bk0: 512a 2858532i bk1: 508a 2857996i bk2: 512a 2858431i bk3: 512a 2857875i bk4: 512a 2858326i bk5: 512a 2857793i bk6: 512a 2858378i bk7: 512a 2857836i bk8: 512a 2858374i bk9: 512a 2857831i bk10: 512a 2858239i bk11: 512a 2857699i bk12: 512a 2858457i bk13: 512a 2857891i bk14: 504a 2858487i bk15: 504a 2857916i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0588888
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2862176 n_nop=2849486 n_act=237 n_pre=221 n_req=3058 n_rd=8168 n_write=4064 bw_util=0.008547
n_activity=38121 dram_eff=0.6417
bk0: 508a 2858528i bk1: 508a 2857990i bk2: 512a 2858420i bk3: 512a 2857874i bk4: 512a 2858345i bk5: 512a 2857792i bk6: 512a 2858364i bk7: 512a 2857838i bk8: 512a 2858364i bk9: 512a 2857835i bk10: 512a 2858247i bk11: 512a 2857708i bk12: 512a 2858440i bk13: 512a 2857910i bk14: 504a 2858450i bk15: 504a 2857914i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0590586
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2862176 n_nop=2849500 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.008542
n_activity=37888 dram_eff=0.6453
bk0: 504a 2858572i bk1: 504a 2858009i bk2: 512a 2858450i bk3: 512a 2857884i bk4: 512a 2858359i bk5: 512a 2857798i bk6: 512a 2858377i bk7: 512a 2857838i bk8: 512a 2858379i bk9: 512a 2857836i bk10: 512a 2858259i bk11: 512a 2857708i bk12: 512a 2858405i bk13: 512a 2857849i bk14: 504a 2858400i bk15: 504a 2857875i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0584042
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2862176 n_nop=2849500 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.008542
n_activity=37892 dram_eff=0.6452
bk0: 504a 2858586i bk1: 504a 2858026i bk2: 512a 2858447i bk3: 512a 2857896i bk4: 512a 2858366i bk5: 512a 2857809i bk6: 512a 2858382i bk7: 512a 2857849i bk8: 512a 2858381i bk9: 512a 2857845i bk10: 512a 2858268i bk11: 512a 2857729i bk12: 512a 2858398i bk13: 512a 2857877i bk14: 504a 2858396i bk15: 504a 2857878i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.058857

========= L2 cache stats =========
L2_cache_bank[0]: Access = 23170, Miss = 1022, Miss_rate = 0.044, Pending_hits = 1370, Reservation_fails = 0
L2_cache_bank[1]: Access = 28476, Miss = 1021, Miss_rate = 0.036, Pending_hits = 1338, Reservation_fails = 0
L2_cache_bank[2]: Access = 28476, Miss = 1021, Miss_rate = 0.036, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[3]: Access = 28476, Miss = 1021, Miss_rate = 0.036, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[4]: Access = 28448, Miss = 1020, Miss_rate = 0.036, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[5]: Access = 28448, Miss = 1020, Miss_rate = 0.036, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[6]: Access = 28448, Miss = 1020, Miss_rate = 0.036, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[7]: Access = 23114, Miss = 1020, Miss_rate = 0.044, Pending_hits = 654, Reservation_fails = 0
L2_total_cache_accesses = 217056
L2_total_cache_misses = 8165
L2_total_cache_miss_rate = 0.0376
L2_total_cache_pending_hits = 9956
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 188730
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9866
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 63
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 202692
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 14224
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 112
L2_cache_data_port_util = 0.047
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=804300
icnt_total_pkts_simt_to_mem=273952
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 202.062
	minimum = 6
	maximum = 1818
Network latency average = 107.188
	minimum = 6
	maximum = 1432
Slowest packet = 373298
Flit latency average = 47.8769
	minimum = 6
	maximum = 1432
Slowest flit = 996225
Fragmentation average = 0.0049374
	minimum = 0
	maximum = 223
Injected packet rate average = 0.0035593
	minimum = 0 (at node 36)
	maximum = 0.0116698 (at node 29)
Accepted packet rate average = 0.0035593
	minimum = 0 (at node 36)
	maximum = 0.0116698 (at node 29)
Injected flit rate average = 0.00883991
	minimum = 0 (at node 36)
	maximum = 0.0423032 (at node 29)
Accepted flit rate average= 0.00883991
	minimum = 0 (at node 36)
	maximum = 0.0145873 (at node 29)
Injected packet length average = 2.48361
Accepted packet length average = 2.48361
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 147.256 (7 samples)
	minimum = 6 (7 samples)
	maximum = 1302 (7 samples)
Network latency average = 79.2067 (7 samples)
	minimum = 6 (7 samples)
	maximum = 1067.86 (7 samples)
Flit latency average = 36.4314 (7 samples)
	minimum = 6 (7 samples)
	maximum = 1067.86 (7 samples)
Fragmentation average = 0.0102897 (7 samples)
	minimum = 0 (7 samples)
	maximum = 365.571 (7 samples)
Injected packet rate average = 0.00306999 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.0100676 (7 samples)
Accepted packet rate average = 0.00306999 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.0100676 (7 samples)
Injected flit rate average = 0.00762502 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.0365032 (7 samples)
Accepted flit rate average = 0.00762502 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.012583 (7 samples)
Injected packet size average = 2.48373 (7 samples)
Accepted packet size average = 2.48373 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 12 min, 34 sec (754 sec)
gpgpu_simulation_rate = 28929 (inst/sec)
gpgpu_simulation_rate = 4424 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400f19 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20Convolution2D_kernelPfS_' to stream 0, gridDim= (8,32,1) blockDim = (32,8,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z20Convolution2D_kernelPfS_'
Destroy streams for kernel 8: size 0
kernel_name = _Z20Convolution2D_kernelPfS_ 
kernel_launch_uid = 8 
gpu_sim_cycle = 174664
gpu_sim_insn = 3116148
gpu_ipc =      17.8408
gpu_tot_sim_cycle = 3773211
gpu_tot_sim_insn = 24929184
gpu_tot_ipc =       6.6069
gpu_tot_issued_cta = 2048
max_total_param_size = 0
gpu_stall_dramfull = 405388
gpu_stall_icnt2sh    = 120879
partiton_reqs_in_parallel = 1330450
partiton_reqs_in_parallel_total    = 11992810
partiton_level_parallism =       7.6172
partiton_level_parallism_total  =       3.5310
partiton_reqs_in_parallel_util = 1330450
partiton_reqs_in_parallel_util_total    = 11992810
gpu_sim_cycle_parition_util = 173712
gpu_tot_sim_cycle_parition_util    = 1536233
partiton_level_parallism_util =       7.6589
partiton_level_parallism_util_total  =       7.7916
partiton_replys_in_parallel = 30988
partiton_replys_in_parallel_total    = 217056
L2_BW  =      16.8161 GB/Sec
L2_BW_total  =       6.2309 GB/Sec
gpu_total_sim_rate=29855

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 407808
	L1I_total_cache_misses = 2458
	L1I_total_cache_miss_rate = 0.0060
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6851
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 32768
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0547
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 5054
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 30976
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5054
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 405350
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2458
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6851
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 32768
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 407808
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
832, 896, 896, 896, 896, 896, 896, 832, 504, 504, 504, 504, 504, 504, 504, 472, 448, 448, 448, 448, 448, 448, 448, 448, 448, 448, 448, 448, 448, 448, 448, 448, 448, 448, 448, 448, 448, 448, 448, 448, 448, 448, 448, 448, 448, 448, 448, 448, 448, 448, 448, 448, 448, 448, 448, 448, 448, 448, 448, 448, 448, 448, 448, 448, 
gpgpu_n_tot_thrd_icount = 25567232
gpgpu_n_tot_w_icount = 798976
gpgpu_n_stall_shd_mem = 1891073
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 231648
gpgpu_n_mem_write_global = 16256
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 4645152
gpgpu_n_store_insn = 516128
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1048576
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 5054
gpgpu_stall_shd_mem[c_mem][bk_conf] = 5054
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1711487
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 174532
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:795814	W0_Idle:71575493	W0_Scoreboard:22985501	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:121920	W32:677056
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1853184 {8:231648,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2210816 {136:16256,}
traffic_breakdown_coretomem[INST_ACC_R] = 896 {8:112,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 23311104 {40:85344,136:146304,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 130048 {8:16256,}
traffic_breakdown_memtocore[INST_ACC_R] = 15232 {136:112,}
maxmrqlatency = 114 
maxdqlatency = 0 
maxmflatency = 194603 
averagemflatency = 9750 
max_icnt2mem_latency = 194369 
max_icnt2sh_latency = 3773210 
mrq_lat_table:2228 	830 	630 	894 	2779 	2842 	2026 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	65804 	78904 	50298 	5143 	6441 	11537 	6600 	2554 	5163 	9689 	5799 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	47754 	858 	4057 	13253 	26789 	32608 	58600 	12471 	4779 	5817 	11962 	5895 	2553 	5165 	9690 	5793 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	156271 	69188 	6143 	74 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1656 	1168 	5304 	8128 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	288 	28 	62 	59 	38 	31 	45 	66 	136 	191 	143 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[1]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[2]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[3]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
maximum service time to same row:
dram[0]:    135462    135463    140671    140673    129043    129042    117224    117225    101597    101597     72941     72940    162909    162910    173329    173330 
dram[1]:    135463    135462    140671    140673    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[2]:    135462    135463    140672    140672    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[3]:    135463    135462    140672    140672    129042    129044    117224    117225    101597    101597     72941     72939    162909    162910    173329    173330 
average row accesses per activate:
dram[0]: 17.272728 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[1]: 17.181818 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[2]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[3]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
average row locality = 12229/896 = 13.648438
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[1]:       127       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[2]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[3]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
total reads: 8165
bank skew: 128/126 = 1.02
chip skew: 2043/2040 = 1.00
number of total write accesses:
dram[0]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[1]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[2]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[3]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
total reads: 4064
bank skew: 64/62 = 1.03
chip skew: 1016/1016 = 1.00
average mf latency per bank:
dram[0]:     185617    189397    209079    211713    222373    224138    233670    236271    243734    247213    244124    246897    119889    121956    134745    137410
dram[1]:     189270    189273    211082    210633    223135    223188    235848    235670    246815    246040    246548    245932    123188    122112    136763    136881
dram[2]:     191196    190209    212018    212963    223704    224682    236036    236345    246111    247016    246039    246902    122045    122409    137072    136750
dram[3]:     190459    163416    211763    181495    223820    188381    235306    197643    246067    207419    246759    206803    123027    103543    136165    115626
maximum mf latency per bank:
dram[0]:     181595    181568    178972    178956    194603    194599    194602    194598    194354    194336    191729    191726    178995    178995    181303    181296
dram[1]:     181581    181567    178952    178955    194585    194598    194599    194597    194347    194335    191727    191724    178992    178995    181296    181295
dram[2]:     181566    181578    178952    178952    194602    194588    194598    194603    194347    194334    191733    191717    178992    178994    181303    181288
dram[3]:     181574    181588    178947    178960    194586    194600    194603    194595    194347    194339    191729    191723    178991    178992    181300    181294
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3186500 n_nop=3173808 n_act=236 n_pre=220 n_req=3059 n_rd=8172 n_write=4064 bw_util=0.00768
n_activity=38187 dram_eff=0.6408
bk0: 512a 3182856i bk1: 508a 3182320i bk2: 512a 3182755i bk3: 512a 3182199i bk4: 512a 3182650i bk5: 512a 3182117i bk6: 512a 3182702i bk7: 512a 3182160i bk8: 512a 3182698i bk9: 512a 3182155i bk10: 512a 3182563i bk11: 512a 3182023i bk12: 512a 3182781i bk13: 512a 3182215i bk14: 504a 3182811i bk15: 504a 3182240i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.052895
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3186500 n_nop=3173810 n_act=237 n_pre=221 n_req=3058 n_rd=8168 n_write=4064 bw_util=0.007677
n_activity=38121 dram_eff=0.6417
bk0: 508a 3182852i bk1: 508a 3182314i bk2: 512a 3182744i bk3: 512a 3182198i bk4: 512a 3182669i bk5: 512a 3182116i bk6: 512a 3182688i bk7: 512a 3182162i bk8: 512a 3182688i bk9: 512a 3182159i bk10: 512a 3182571i bk11: 512a 3182032i bk12: 512a 3182764i bk13: 512a 3182234i bk14: 504a 3182774i bk15: 504a 3182238i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0530475
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3186500 n_nop=3173824 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.007672
n_activity=37888 dram_eff=0.6453
bk0: 504a 3182896i bk1: 504a 3182333i bk2: 512a 3182774i bk3: 512a 3182208i bk4: 512a 3182683i bk5: 512a 3182122i bk6: 512a 3182701i bk7: 512a 3182162i bk8: 512a 3182703i bk9: 512a 3182160i bk10: 512a 3182583i bk11: 512a 3182032i bk12: 512a 3182729i bk13: 512a 3182173i bk14: 504a 3182724i bk15: 504a 3182199i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0524598
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3186500 n_nop=3173824 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.007672
n_activity=37892 dram_eff=0.6452
bk0: 504a 3182910i bk1: 504a 3182350i bk2: 512a 3182771i bk3: 512a 3182220i bk4: 512a 3182690i bk5: 512a 3182133i bk6: 512a 3182706i bk7: 512a 3182173i bk8: 512a 3182705i bk9: 512a 3182169i bk10: 512a 3182592i bk11: 512a 3182053i bk12: 512a 3182722i bk13: 512a 3182201i bk14: 504a 3182720i bk15: 504a 3182202i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0528665

========= L2 cache stats =========
L2_cache_bank[0]: Access = 26472, Miss = 1022, Miss_rate = 0.039, Pending_hits = 1370, Reservation_fails = 0
L2_cache_bank[1]: Access = 32540, Miss = 1021, Miss_rate = 0.031, Pending_hits = 1338, Reservation_fails = 0
L2_cache_bank[2]: Access = 32540, Miss = 1021, Miss_rate = 0.031, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[3]: Access = 32540, Miss = 1021, Miss_rate = 0.031, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[4]: Access = 32512, Miss = 1020, Miss_rate = 0.031, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[5]: Access = 32512, Miss = 1020, Miss_rate = 0.031, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[6]: Access = 32512, Miss = 1020, Miss_rate = 0.031, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[7]: Access = 26416, Miss = 1020, Miss_rate = 0.039, Pending_hits = 654, Reservation_fails = 0
L2_total_cache_accesses = 248044
L2_total_cache_misses = 8165
L2_total_cache_miss_rate = 0.0329
L2_total_cache_pending_hits = 9956
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 217686
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9866
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 63
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 231648
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 16256
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 112
L2_cache_data_port_util = 0.049
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=919108
icnt_total_pkts_simt_to_mem=313068
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 204.388
	minimum = 6
	maximum = 2322
Network latency average = 107.844
	minimum = 6
	maximum = 1864
Slowest packet = 435254
Flit latency average = 48.2402
	minimum = 6
	maximum = 1864
Slowest flit = 1108200
Fragmentation average = 0.0165548
	minimum = 0
	maximum = 354
Injected packet rate average = 0.00354832
	minimum = 0 (at node 36)
	maximum = 0.0116338 (at node 29)
Accepted packet rate average = 0.00354832
	minimum = 0 (at node 36)
	maximum = 0.0116338 (at node 29)
Injected flit rate average = 0.00881263
	minimum = 0 (at node 36)
	maximum = 0.0421726 (at node 29)
Accepted flit rate average= 0.00881263
	minimum = 0 (at node 36)
	maximum = 0.0145423 (at node 29)
Injected packet length average = 2.48361
Accepted packet length average = 2.48361
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 154.398 (8 samples)
	minimum = 6 (8 samples)
	maximum = 1429.5 (8 samples)
Network latency average = 82.7864 (8 samples)
	minimum = 6 (8 samples)
	maximum = 1167.38 (8 samples)
Flit latency average = 37.9075 (8 samples)
	minimum = 6 (8 samples)
	maximum = 1167.38 (8 samples)
Fragmentation average = 0.0110728 (8 samples)
	minimum = 0 (8 samples)
	maximum = 364.125 (8 samples)
Injected packet rate average = 0.00312978 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.0102634 (8 samples)
Accepted packet rate average = 0.00312978 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.0102634 (8 samples)
Injected flit rate average = 0.00777347 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.0372119 (8 samples)
Accepted flit rate average = 0.00777347 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.0128279 (8 samples)
Injected packet size average = 2.48371 (8 samples)
Accepted packet size average = 2.48371 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 13 min, 55 sec (835 sec)
gpgpu_simulation_rate = 29855 (inst/sec)
gpgpu_simulation_rate = 4518 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400f19 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20Convolution2D_kernelPfS_' to stream 0, gridDim= (8,32,1) blockDim = (32,8,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z20Convolution2D_kernelPfS_'
Destroy streams for kernel 9: size 0
kernel_name = _Z20Convolution2D_kernelPfS_ 
kernel_launch_uid = 9 
gpu_sim_cycle = 174180
gpu_sim_insn = 3116148
gpu_ipc =      17.8904
gpu_tot_sim_cycle = 4209531
gpu_tot_sim_insn = 28045332
gpu_tot_ipc =       6.6623
gpu_tot_issued_cta = 2304
max_total_param_size = 0
gpu_stall_dramfull = 472625
gpu_stall_icnt2sh    = 134822
partiton_reqs_in_parallel = 1326203
partiton_reqs_in_parallel_total    = 13323260
partiton_level_parallism =       7.6140
partiton_level_parallism_total  =       3.4801
partiton_reqs_in_parallel_util = 1326203
partiton_reqs_in_parallel_util_total    = 13323260
gpu_sim_cycle_parition_util = 173131
gpu_tot_sim_cycle_parition_util    = 1709945
partiton_level_parallism_util =       7.6601
partiton_level_parallism_util_total  =       7.7795
partiton_replys_in_parallel = 30988
partiton_replys_in_parallel_total    = 248044
L2_BW  =      16.8628 GB/Sec
L2_BW_total  =       6.2828 GB/Sec
gpu_total_sim_rate=30484

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 458784
	L1I_total_cache_misses = 2458
	L1I_total_cache_miss_rate = 0.0054
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6851
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 36864
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0486
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 5054
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 35072
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5054
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 456326
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2458
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6851
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 36864
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 458784
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
944, 1008, 1008, 1008, 1008, 1008, 1008, 944, 560, 560, 560, 560, 560, 560, 560, 528, 504, 504, 504, 504, 504, 504, 504, 504, 504, 504, 504, 504, 504, 504, 504, 504, 504, 504, 504, 504, 504, 504, 504, 504, 504, 504, 504, 504, 504, 504, 504, 504, 504, 504, 504, 504, 504, 504, 504, 504, 504, 504, 504, 504, 504, 504, 504, 504, 
gpgpu_n_tot_thrd_icount = 28763136
gpgpu_n_tot_w_icount = 898848
gpgpu_n_stall_shd_mem = 2194528
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 260604
gpgpu_n_mem_write_global = 18288
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 5225796
gpgpu_n_store_insn = 580644
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1179648
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 5054
gpgpu_stall_shd_mem[c_mem][bk_conf] = 5054
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1986254
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 203220
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:927849	W0_Idle:80426298	W0_Scoreboard:23665413	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:137160	W32:761688
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2084832 {8:260604,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2487168 {136:18288,}
traffic_breakdown_coretomem[INST_ACC_R] = 896 {8:112,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 26224992 {40:96012,136:164592,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 146304 {8:18288,}
traffic_breakdown_memtocore[INST_ACC_R] = 15232 {136:112,}
maxmrqlatency = 114 
maxdqlatency = 0 
maxmflatency = 194603 
averagemflatency = 9256 
max_icnt2mem_latency = 194369 
max_icnt2sh_latency = 4209530 
mrq_lat_table:2228 	830 	630 	894 	2779 	2842 	2026 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	69411 	91947 	58603 	6141 	7414 	13197 	7445 	2760 	5569 	10365 	6068 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	48414 	1009 	4753 	15979 	31012 	37638 	68286 	14492 	5730 	6659 	13720 	6583 	2758 	5573 	10364 	6062 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	174759 	78704 	7086 	83 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1656 	1168 	5304 	9816 	344 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	292 	34 	72 	70 	41 	34 	50 	71 	150 	213 	151 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[1]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[2]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[3]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
maximum service time to same row:
dram[0]:    135462    135463    140671    140673    129043    129042    117224    117225    101597    101597     72941     72940    162909    162910    173329    173330 
dram[1]:    135463    135462    140671    140673    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[2]:    135462    135463    140672    140672    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[3]:    135463    135462    140672    140672    129042    129044    117224    117225    101597    101597     72941     72939    162909    162910    173329    173330 
average row accesses per activate:
dram[0]: 17.272728 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[1]: 17.181818 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[2]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[3]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
average row locality = 12229/896 = 13.648438
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[1]:       127       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[2]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[3]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
total reads: 8165
bank skew: 128/126 = 1.02
chip skew: 2043/2040 = 1.00
number of total write accesses:
dram[0]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[1]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[2]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[3]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
total reads: 4064
bank skew: 64/62 = 1.03
chip skew: 1016/1016 = 1.00
average mf latency per bank:
dram[0]:     198448    202791    225386    228444    235869    237929    245011    248073    259955    263693    259741    262836    129794    132215    144164    147187
dram[1]:     202845    202765    227909    227380    236893    237105    247690    247618    263464    262569    262733    261989    133346    132351    146471    146605
dram[2]:     205024    203625    228775    229713    237614    238453    247727    248091    262521    263652    262098    262987    132105    132453    146842    146466
dram[3]:     204062    176098    228625    197465    237776    201388    247132    208508    262707    223009    263059    221752    133607    113291    145873    124812
maximum mf latency per bank:
dram[0]:     181595    181568    178972    178956    194603    194599    194602    194598    194354    194336    191729    191726    178995    178995    181303    181296
dram[1]:     181581    181567    178952    178955    194585    194598    194599    194597    194347    194335    191727    191724    178992    178995    181296    181295
dram[2]:     181566    181578    178952    178952    194602    194588    194598    194603    194347    194334    191733    191717    178992    178994    181303    181288
dram[3]:     181574    181588    178947    178960    194586    194600    194603    194595    194347    194339    191729    191723    178991    178992    181300    181294
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3509925 n_nop=3497233 n_act=236 n_pre=220 n_req=3059 n_rd=8172 n_write=4064 bw_util=0.006972
n_activity=38187 dram_eff=0.6408
bk0: 512a 3506281i bk1: 508a 3505745i bk2: 512a 3506180i bk3: 512a 3505624i bk4: 512a 3506075i bk5: 512a 3505542i bk6: 512a 3506127i bk7: 512a 3505585i bk8: 512a 3506123i bk9: 512a 3505580i bk10: 512a 3505988i bk11: 512a 3505448i bk12: 512a 3506206i bk13: 512a 3505640i bk14: 504a 3506236i bk15: 504a 3505665i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.048021
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3509925 n_nop=3497235 n_act=237 n_pre=221 n_req=3058 n_rd=8168 n_write=4064 bw_util=0.00697
n_activity=38121 dram_eff=0.6417
bk0: 508a 3506277i bk1: 508a 3505739i bk2: 512a 3506169i bk3: 512a 3505623i bk4: 512a 3506094i bk5: 512a 3505541i bk6: 512a 3506113i bk7: 512a 3505587i bk8: 512a 3506113i bk9: 512a 3505584i bk10: 512a 3505996i bk11: 512a 3505457i bk12: 512a 3506189i bk13: 512a 3505659i bk14: 504a 3506199i bk15: 504a 3505663i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0481594
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3509925 n_nop=3497249 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.006965
n_activity=37888 dram_eff=0.6453
bk0: 504a 3506321i bk1: 504a 3505758i bk2: 512a 3506199i bk3: 512a 3505633i bk4: 512a 3506108i bk5: 512a 3505547i bk6: 512a 3506126i bk7: 512a 3505587i bk8: 512a 3506128i bk9: 512a 3505585i bk10: 512a 3506008i bk11: 512a 3505457i bk12: 512a 3506154i bk13: 512a 3505598i bk14: 504a 3506149i bk15: 504a 3505624i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0476258
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3509925 n_nop=3497249 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.006965
n_activity=37892 dram_eff=0.6452
bk0: 504a 3506335i bk1: 504a 3505775i bk2: 512a 3506196i bk3: 512a 3505645i bk4: 512a 3506115i bk5: 512a 3505558i bk6: 512a 3506131i bk7: 512a 3505598i bk8: 512a 3506130i bk9: 512a 3505594i bk10: 512a 3506017i bk11: 512a 3505478i bk12: 512a 3506147i bk13: 512a 3505626i bk14: 504a 3506145i bk15: 504a 3505627i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.047995

========= L2 cache stats =========
L2_cache_bank[0]: Access = 29774, Miss = 1022, Miss_rate = 0.034, Pending_hits = 1370, Reservation_fails = 0
L2_cache_bank[1]: Access = 36604, Miss = 1021, Miss_rate = 0.028, Pending_hits = 1338, Reservation_fails = 0
L2_cache_bank[2]: Access = 36604, Miss = 1021, Miss_rate = 0.028, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[3]: Access = 36604, Miss = 1021, Miss_rate = 0.028, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[4]: Access = 36576, Miss = 1020, Miss_rate = 0.028, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[5]: Access = 36576, Miss = 1020, Miss_rate = 0.028, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[6]: Access = 36576, Miss = 1020, Miss_rate = 0.028, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[7]: Access = 29718, Miss = 1020, Miss_rate = 0.034, Pending_hits = 654, Reservation_fails = 0
L2_total_cache_accesses = 279032
L2_total_cache_misses = 8165
L2_total_cache_miss_rate = 0.0293
L2_total_cache_pending_hits = 9956
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 246642
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9866
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14224
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 63
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 260604
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18288
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 112
L2_cache_data_port_util = 0.051
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=1033916
icnt_total_pkts_simt_to_mem=352184
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 200.039
	minimum = 6
	maximum = 2346
Network latency average = 106.536
	minimum = 6
	maximum = 1688
Slowest packet = 497339
Flit latency average = 47.6967
	minimum = 6
	maximum = 1688
Slowest flit = 1310859
Fragmentation average = 0.00864851
	minimum = 0
	maximum = 492
Injected packet rate average = 0.00355818
	minimum = 0 (at node 36)
	maximum = 0.0116662 (at node 29)
Accepted packet rate average = 0.00355818
	minimum = 0 (at node 36)
	maximum = 0.0116662 (at node 29)
Injected flit rate average = 0.00883712
	minimum = 0 (at node 36)
	maximum = 0.0422898 (at node 29)
Accepted flit rate average= 0.00883712
	minimum = 0 (at node 36)
	maximum = 0.0145827 (at node 29)
Injected packet length average = 2.48361
Accepted packet length average = 2.48361
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 159.469 (9 samples)
	minimum = 6 (9 samples)
	maximum = 1531.33 (9 samples)
Network latency average = 85.4252 (9 samples)
	minimum = 6 (9 samples)
	maximum = 1225.22 (9 samples)
Flit latency average = 38.9952 (9 samples)
	minimum = 6 (9 samples)
	maximum = 1225.22 (9 samples)
Fragmentation average = 0.0108035 (9 samples)
	minimum = 0 (9 samples)
	maximum = 378.333 (9 samples)
Injected packet rate average = 0.00317738 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.0104192 (9 samples)
Accepted packet rate average = 0.00317738 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.0104192 (9 samples)
Injected flit rate average = 0.00789165 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.0377761 (9 samples)
Accepted flit rate average = 0.00789165 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.0130229 (9 samples)
Injected packet size average = 2.4837 (9 samples)
Accepted packet size average = 2.4837 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 15 min, 20 sec (920 sec)
gpgpu_simulation_rate = 30484 (inst/sec)
gpgpu_simulation_rate = 4575 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400f19 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20Convolution2D_kernelPfS_' to stream 0, gridDim= (8,32,1) blockDim = (32,8,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z20Convolution2D_kernelPfS_'
Destroy streams for kernel 10: size 0
kernel_name = _Z20Convolution2D_kernelPfS_ 
kernel_launch_uid = 10 
gpu_sim_cycle = 174215
gpu_sim_insn = 3116148
gpu_ipc =      17.8868
gpu_tot_sim_cycle = 4645886
gpu_tot_sim_insn = 31161480
gpu_tot_ipc =       6.7073
gpu_tot_issued_cta = 2560
max_total_param_size = 0
gpu_stall_dramfull = 540377
gpu_stall_icnt2sh    = 147721
partiton_reqs_in_parallel = 1325968
partiton_reqs_in_parallel_total    = 14649463
partiton_level_parallism =       7.6111
partiton_level_parallism_total  =       3.4386
partiton_reqs_in_parallel_util = 1325968
partiton_reqs_in_parallel_util_total    = 14649463
gpu_sim_cycle_parition_util = 173342
gpu_tot_sim_cycle_parition_util    = 1883076
partiton_level_parallism_util =       7.6494
partiton_level_parallism_util_total  =       7.7686
partiton_replys_in_parallel = 30988
partiton_replys_in_parallel_total    = 279032
L2_BW  =      16.8594 GB/Sec
L2_BW_total  =       6.3249 GB/Sec
gpu_total_sim_rate=31037

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 509760
	L1I_total_cache_misses = 2458
	L1I_total_cache_miss_rate = 0.0048
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6851
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 40960
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0437
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 5054
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 39168
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5054
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 507302
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2458
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6851
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 40960
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 509760
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1056, 1120, 1120, 1120, 1120, 1120, 1120, 1056, 616, 616, 616, 616, 616, 616, 616, 584, 560, 560, 560, 560, 560, 560, 560, 560, 560, 560, 560, 560, 560, 560, 560, 560, 560, 560, 560, 560, 560, 560, 560, 560, 560, 560, 560, 560, 560, 560, 560, 560, 560, 560, 560, 560, 560, 560, 560, 560, 560, 560, 560, 560, 560, 560, 560, 560, 
gpgpu_n_tot_thrd_icount = 31959040
gpgpu_n_tot_w_icount = 998720
gpgpu_n_stall_shd_mem = 2504771
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 289560
gpgpu_n_mem_write_global = 20320
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 5806440
gpgpu_n_store_insn = 645160
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1310720
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 5054
gpgpu_stall_shd_mem[c_mem][bk_conf] = 5054
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2265356
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 234361
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1050649	W0_Idle:89276217	W0_Scoreboard:24357566	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:152400	W32:846320
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2316480 {8:289560,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2763520 {136:20320,}
traffic_breakdown_coretomem[INST_ACC_R] = 896 {8:112,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 29138880 {40:106680,136:182880,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 162560 {8:20320,}
traffic_breakdown_memtocore[INST_ACC_R] = 15232 {136:112,}
maxmrqlatency = 114 
maxdqlatency = 0 
maxmflatency = 194603 
averagemflatency = 8856 
max_icnt2mem_latency = 194369 
max_icnt2sh_latency = 4645885 
mrq_lat_table:2228 	830 	630 	894 	2779 	2842 	2026 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	72934 	104911 	67049 	7006 	8477 	14774 	8394 	2980 	5972 	11164 	6247 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	49128 	1167 	5399 	18065 	34874 	43291 	78383 	16416 	6516 	7670 	15331 	7423 	2978 	5975 	11163 	6241 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	193538 	88077 	7864 	109 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1656 	1168 	5304 	9816 	2376 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	298 	38 	81 	79 	47 	38 	56 	78 	164 	238 	156 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[1]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[2]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[3]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
maximum service time to same row:
dram[0]:    135462    135463    140671    140673    129043    129042    117224    117225    101597    101597     72941     72940    162909    162910    173329    173330 
dram[1]:    135463    135462    140671    140673    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[2]:    135462    135463    140672    140672    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[3]:    135463    135462    140672    140672    129042    129044    117224    117225    101597    101597     72941     72939    162909    162910    173329    173330 
average row accesses per activate:
dram[0]: 17.272728 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[1]: 17.181818 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[2]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[3]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
average row locality = 12229/896 = 13.648438
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[1]:       127       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[2]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[3]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
total reads: 8165
bank skew: 128/126 = 1.02
chip skew: 2043/2040 = 1.00
number of total write accesses:
dram[0]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[1]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[2]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[3]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
total reads: 4064
bank skew: 64/62 = 1.03
chip skew: 1016/1016 = 1.00
average mf latency per bank:
dram[0]:     211550    216332    240713    244191    249958    252288    255719    259260    276262    280603    276475    279987    137713    140519    154700    158114
dram[1]:     216493    216490    243422    242905    250998    251505    258657    258538    280312    279230    279824    278976    141847    140705    157302    157638
dram[2]:     218839    217230    244476    245752    251994    252872    258798    259247    279058    280433    278912    280139    140435    140801    157857    157452
dram[3]:     217547    189019    244332    212259    252084    214842    258009    218580    279150    238773    280208    237583    142160    121233    156706    135272
maximum mf latency per bank:
dram[0]:     181595    181568    178972    178956    194603    194599    194602    194598    194354    194336    191729    191726    178995    178995    181303    181296
dram[1]:     181581    181567    178952    178955    194585    194598    194599    194597    194347    194335    191727    191724    178992    178995    181296    181295
dram[2]:     181566    181578    178952    178952    194602    194588    194598    194603    194347    194334    191733    191717    178992    178994    181303    181288
dram[3]:     181574    181588    178947    178960    194586    194600    194603    194595    194347    194339    191729    191723    178991    178992    181300    181294
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3833415 n_nop=3820723 n_act=236 n_pre=220 n_req=3059 n_rd=8172 n_write=4064 bw_util=0.006384
n_activity=38187 dram_eff=0.6408
bk0: 512a 3829771i bk1: 508a 3829235i bk2: 512a 3829670i bk3: 512a 3829114i bk4: 512a 3829565i bk5: 512a 3829032i bk6: 512a 3829617i bk7: 512a 3829075i bk8: 512a 3829613i bk9: 512a 3829070i bk10: 512a 3829478i bk11: 512a 3828938i bk12: 512a 3829696i bk13: 512a 3829130i bk14: 504a 3829726i bk15: 504a 3829155i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0439686
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3833415 n_nop=3820725 n_act=237 n_pre=221 n_req=3058 n_rd=8168 n_write=4064 bw_util=0.006382
n_activity=38121 dram_eff=0.6417
bk0: 508a 3829767i bk1: 508a 3829229i bk2: 512a 3829659i bk3: 512a 3829113i bk4: 512a 3829584i bk5: 512a 3829031i bk6: 512a 3829603i bk7: 512a 3829077i bk8: 512a 3829603i bk9: 512a 3829074i bk10: 512a 3829486i bk11: 512a 3828947i bk12: 512a 3829679i bk13: 512a 3829149i bk14: 504a 3829689i bk15: 504a 3829153i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0440954
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3833415 n_nop=3820739 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.006378
n_activity=37888 dram_eff=0.6453
bk0: 504a 3829811i bk1: 504a 3829248i bk2: 512a 3829689i bk3: 512a 3829123i bk4: 512a 3829598i bk5: 512a 3829037i bk6: 512a 3829616i bk7: 512a 3829077i bk8: 512a 3829618i bk9: 512a 3829075i bk10: 512a 3829498i bk11: 512a 3828947i bk12: 512a 3829644i bk13: 512a 3829088i bk14: 504a 3829639i bk15: 504a 3829114i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0436068
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3833415 n_nop=3820739 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.006378
n_activity=37892 dram_eff=0.6452
bk0: 504a 3829825i bk1: 504a 3829265i bk2: 512a 3829686i bk3: 512a 3829135i bk4: 512a 3829605i bk5: 512a 3829048i bk6: 512a 3829621i bk7: 512a 3829088i bk8: 512a 3829620i bk9: 512a 3829084i bk10: 512a 3829507i bk11: 512a 3828968i bk12: 512a 3829637i bk13: 512a 3829116i bk14: 504a 3829635i bk15: 504a 3829117i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0439449

========= L2 cache stats =========
L2_cache_bank[0]: Access = 33076, Miss = 1022, Miss_rate = 0.031, Pending_hits = 1370, Reservation_fails = 0
L2_cache_bank[1]: Access = 40668, Miss = 1021, Miss_rate = 0.025, Pending_hits = 1338, Reservation_fails = 0
L2_cache_bank[2]: Access = 40668, Miss = 1021, Miss_rate = 0.025, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[3]: Access = 40668, Miss = 1021, Miss_rate = 0.025, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[4]: Access = 40640, Miss = 1020, Miss_rate = 0.025, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[5]: Access = 40640, Miss = 1020, Miss_rate = 0.025, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[6]: Access = 40640, Miss = 1020, Miss_rate = 0.025, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[7]: Access = 33020, Miss = 1020, Miss_rate = 0.031, Pending_hits = 654, Reservation_fails = 0
L2_total_cache_accesses = 310020
L2_total_cache_misses = 8165
L2_total_cache_miss_rate = 0.0263
L2_total_cache_pending_hits = 9956
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 275598
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9866
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16256
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 63
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 289560
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 20320
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 112
L2_cache_data_port_util = 0.052
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=1148724
icnt_total_pkts_simt_to_mem=391300
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 202.144
	minimum = 6
	maximum = 1682
Network latency average = 107.179
	minimum = 6
	maximum = 1382
Slowest packet = 559230
Flit latency average = 47.9757
	minimum = 6
	maximum = 1382
Slowest flit = 1415434
Fragmentation average = 0.0137473
	minimum = 0
	maximum = 350
Injected packet rate average = 0.00355746
	minimum = 0 (at node 36)
	maximum = 0.0116638 (at node 29)
Accepted packet rate average = 0.00355746
	minimum = 0 (at node 36)
	maximum = 0.0116638 (at node 29)
Injected flit rate average = 0.00883534
	minimum = 0 (at node 36)
	maximum = 0.0422813 (at node 29)
Accepted flit rate average= 0.00883534
	minimum = 0 (at node 36)
	maximum = 0.0145798 (at node 29)
Injected packet length average = 2.48361
Accepted packet length average = 2.48361
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 163.736 (10 samples)
	minimum = 6 (10 samples)
	maximum = 1546.4 (10 samples)
Network latency average = 87.6006 (10 samples)
	minimum = 6 (10 samples)
	maximum = 1240.9 (10 samples)
Flit latency average = 39.8933 (10 samples)
	minimum = 6 (10 samples)
	maximum = 1240.9 (10 samples)
Fragmentation average = 0.0110978 (10 samples)
	minimum = 0 (10 samples)
	maximum = 375.5 (10 samples)
Injected packet rate average = 0.00321539 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.0105437 (10 samples)
Accepted packet rate average = 0.00321539 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.0105437 (10 samples)
Injected flit rate average = 0.00798602 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.0382266 (10 samples)
Accepted flit rate average = 0.00798602 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.0131786 (10 samples)
Injected packet size average = 2.48369 (10 samples)
Accepted packet size average = 2.48369 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 16 min, 44 sec (1004 sec)
gpgpu_simulation_rate = 31037 (inst/sec)
gpgpu_simulation_rate = 4627 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400f19 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20Convolution2D_kernelPfS_' to stream 0, gridDim= (8,32,1) blockDim = (32,8,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z20Convolution2D_kernelPfS_'
Destroy streams for kernel 11: size 0
kernel_name = _Z20Convolution2D_kernelPfS_ 
kernel_launch_uid = 11 
gpu_sim_cycle = 174225
gpu_sim_insn = 3116148
gpu_ipc =      17.8858
gpu_tot_sim_cycle = 5082251
gpu_tot_sim_insn = 34277628
gpu_tot_ipc =       6.7446
gpu_tot_issued_cta = 2816
max_total_param_size = 0
gpu_stall_dramfull = 607725
gpu_stall_icnt2sh    = 160333
partiton_reqs_in_parallel = 1326452
partiton_reqs_in_parallel_total    = 15975431
partiton_level_parallism =       7.6134
partiton_level_parallism_total  =       3.4044
partiton_reqs_in_parallel_util = 1326452
partiton_reqs_in_parallel_util_total    = 15975431
gpu_sim_cycle_parition_util = 173412
gpu_tot_sim_cycle_parition_util    = 2056418
partiton_level_parallism_util =       7.6491
partiton_level_parallism_util_total  =       7.7593
partiton_replys_in_parallel = 30988
partiton_replys_in_parallel_total    = 310020
L2_BW  =      16.8585 GB/Sec
L2_BW_total  =       6.3598 GB/Sec
gpu_total_sim_rate=31476

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 560736
	L1I_total_cache_misses = 2458
	L1I_total_cache_miss_rate = 0.0044
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6851
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 45056
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0398
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 5054
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 43264
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5054
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 558278
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2458
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6851
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 45056
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 560736
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1168, 1232, 1232, 1232, 1232, 1232, 1232, 1168, 672, 672, 672, 672, 672, 672, 672, 640, 616, 616, 616, 616, 616, 616, 616, 616, 616, 616, 616, 616, 616, 616, 616, 616, 616, 616, 616, 616, 616, 616, 616, 616, 616, 616, 616, 616, 616, 616, 616, 616, 616, 616, 616, 616, 616, 616, 616, 616, 616, 616, 616, 616, 616, 616, 616, 616, 
gpgpu_n_tot_thrd_icount = 35154944
gpgpu_n_tot_w_icount = 1098592
gpgpu_n_stall_shd_mem = 2817193
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 318516
gpgpu_n_mem_write_global = 22352
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 6387084
gpgpu_n_store_insn = 709676
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1441792
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 5054
gpgpu_stall_shd_mem[c_mem][bk_conf] = 5054
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2546280
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 265859
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1173149	W0_Idle:98123413	W0_Scoreboard:25053142	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:167640	W32:930952
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2548128 {8:318516,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3039872 {136:22352,}
traffic_breakdown_coretomem[INST_ACC_R] = 896 {8:112,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 32052768 {40:117348,136:201168,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 178816 {8:22352,}
traffic_breakdown_memtocore[INST_ACC_R] = 15232 {136:112,}
maxmrqlatency = 114 
maxdqlatency = 0 
maxmflatency = 194603 
averagemflatency = 8530 
max_icnt2mem_latency = 194369 
max_icnt2sh_latency = 5082250 
mrq_lat_table:2228 	830 	630 	894 	2779 	2842 	2026 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	76663 	117732 	75511 	7848 	9575 	16366 	9270 	3178 	6367 	11929 	6457 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	49875 	1316 	6059 	20070 	38802 	49049 	88462 	18275 	7319 	8714 	16959 	8183 	3176 	6373 	11925 	6451 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	212533 	97261 	8621 	129 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1656 	1168 	5304 	9816 	4408 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	303 	41 	94 	86 	53 	40 	60 	85 	176 	264 	162 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[1]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[2]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[3]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
maximum service time to same row:
dram[0]:    135462    135463    140671    140673    129043    129042    117224    117225    101597    101597     72941     72940    162909    162910    173329    173330 
dram[1]:    135463    135462    140671    140673    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[2]:    135462    135463    140672    140672    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[3]:    135463    135462    140672    140672    129042    129044    117224    117225    101597    101597     72941     72939    162909    162910    173329    173330 
average row accesses per activate:
dram[0]: 17.272728 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[1]: 17.181818 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[2]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[3]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
average row locality = 12229/896 = 13.648438
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[1]:       127       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[2]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[3]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
total reads: 8165
bank skew: 128/126 = 1.02
chip skew: 2043/2040 = 1.00
number of total write accesses:
dram[0]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[1]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[2]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[3]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
total reads: 4064
bank skew: 64/62 = 1.03
chip skew: 1016/1016 = 1.00
average mf latency per bank:
dram[0]:     222675    227907    256045    259937    263072    265641    274540    278497    292204    297106    292121    296025    145010    148190    162166    165967
dram[1]:     228170    228212    258973    258416    264121    264916    277730    277530    296836    295493    295874    294878    149723    148414    165091    165585
dram[2]:     230673    228817    260178    261768    265410    266307    277974    278465    295232    296840    294664    296179    148151    148516    165823    165341
dram[3]:     229072    199933    260057    227025    265434    227312    277002    236760    295226    254146    296303    252306    150082    128523    164517    142646
maximum mf latency per bank:
dram[0]:     181595    181568    178972    178956    194603    194599    194602    194598    194354    194336    191729    191726    178995    178995    181303    181296
dram[1]:     181581    181567    178952    178955    194585    194598    194599    194597    194347    194335    191727    191724    178992    178995    181296    181295
dram[2]:     181566    181578    178952    178952    194602    194588    194598    194603    194347    194334    191733    191717    178992    178994    181303    181288
dram[3]:     181574    181588    178947    178960    194586    194600    194603    194595    194347    194339    191729    191723    178991    178992    181300    181294
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4156924 n_nop=4144232 n_act=236 n_pre=220 n_req=3059 n_rd=8172 n_write=4064 bw_util=0.005887
n_activity=38187 dram_eff=0.6408
bk0: 512a 4153280i bk1: 508a 4152744i bk2: 512a 4153179i bk3: 512a 4152623i bk4: 512a 4153074i bk5: 512a 4152541i bk6: 512a 4153126i bk7: 512a 4152584i bk8: 512a 4153122i bk9: 512a 4152579i bk10: 512a 4152987i bk11: 512a 4152447i bk12: 512a 4153205i bk13: 512a 4152639i bk14: 504a 4153235i bk15: 504a 4152664i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0405468
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4156924 n_nop=4144234 n_act=237 n_pre=221 n_req=3058 n_rd=8168 n_write=4064 bw_util=0.005885
n_activity=38121 dram_eff=0.6417
bk0: 508a 4153276i bk1: 508a 4152738i bk2: 512a 4153168i bk3: 512a 4152622i bk4: 512a 4153093i bk5: 512a 4152540i bk6: 512a 4153112i bk7: 512a 4152586i bk8: 512a 4153112i bk9: 512a 4152583i bk10: 512a 4152995i bk11: 512a 4152456i bk12: 512a 4153188i bk13: 512a 4152658i bk14: 504a 4153198i bk15: 504a 4152662i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0406637
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4156924 n_nop=4144248 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.005881
n_activity=37888 dram_eff=0.6453
bk0: 504a 4153320i bk1: 504a 4152757i bk2: 512a 4153198i bk3: 512a 4152632i bk4: 512a 4153107i bk5: 512a 4152546i bk6: 512a 4153125i bk7: 512a 4152586i bk8: 512a 4153127i bk9: 512a 4152584i bk10: 512a 4153007i bk11: 512a 4152456i bk12: 512a 4153153i bk13: 512a 4152597i bk14: 504a 4153148i bk15: 504a 4152623i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0402131
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4156924 n_nop=4144248 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.005881
n_activity=37892 dram_eff=0.6452
bk0: 504a 4153334i bk1: 504a 4152774i bk2: 512a 4153195i bk3: 512a 4152644i bk4: 512a 4153114i bk5: 512a 4152557i bk6: 512a 4153130i bk7: 512a 4152597i bk8: 512a 4153129i bk9: 512a 4152593i bk10: 512a 4153016i bk11: 512a 4152477i bk12: 512a 4153146i bk13: 512a 4152625i bk14: 504a 4153144i bk15: 504a 4152626i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0405249

========= L2 cache stats =========
L2_cache_bank[0]: Access = 36378, Miss = 1022, Miss_rate = 0.028, Pending_hits = 1370, Reservation_fails = 0
L2_cache_bank[1]: Access = 44732, Miss = 1021, Miss_rate = 0.023, Pending_hits = 1338, Reservation_fails = 0
L2_cache_bank[2]: Access = 44732, Miss = 1021, Miss_rate = 0.023, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[3]: Access = 44732, Miss = 1021, Miss_rate = 0.023, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[4]: Access = 44704, Miss = 1020, Miss_rate = 0.023, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[5]: Access = 44704, Miss = 1020, Miss_rate = 0.023, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[6]: Access = 44704, Miss = 1020, Miss_rate = 0.023, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[7]: Access = 36322, Miss = 1020, Miss_rate = 0.028, Pending_hits = 654, Reservation_fails = 0
L2_total_cache_accesses = 341008
L2_total_cache_misses = 8165
L2_total_cache_miss_rate = 0.0239
L2_total_cache_pending_hits = 9956
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 304554
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9866
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18288
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 63
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 318516
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 22352
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 112
L2_cache_data_port_util = 0.053
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=1263532
icnt_total_pkts_simt_to_mem=430416
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 203.081
	minimum = 6
	maximum = 1682
Network latency average = 107.481
	minimum = 6
	maximum = 1382
Slowest packet = 621206
Flit latency average = 48.0915
	minimum = 6
	maximum = 1382
Slowest flit = 1569358
Fragmentation average = 0.021234
	minimum = 0
	maximum = 477
Injected packet rate average = 0.00355726
	minimum = 0 (at node 36)
	maximum = 0.0116631 (at node 29)
Accepted packet rate average = 0.00355726
	minimum = 0 (at node 36)
	maximum = 0.0116631 (at node 29)
Injected flit rate average = 0.00883483
	minimum = 0 (at node 36)
	maximum = 0.0422789 (at node 29)
Accepted flit rate average= 0.00883483
	minimum = 0 (at node 36)
	maximum = 0.0145789 (at node 29)
Injected packet length average = 2.48361
Accepted packet length average = 2.48361
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 167.313 (11 samples)
	minimum = 6 (11 samples)
	maximum = 1558.73 (11 samples)
Network latency average = 89.4079 (11 samples)
	minimum = 6 (11 samples)
	maximum = 1253.73 (11 samples)
Flit latency average = 40.6386 (11 samples)
	minimum = 6 (11 samples)
	maximum = 1253.73 (11 samples)
Fragmentation average = 0.0120193 (11 samples)
	minimum = 0 (11 samples)
	maximum = 384.727 (11 samples)
Injected packet rate average = 0.00324647 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.0106455 (11 samples)
Accepted packet rate average = 0.00324647 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.0106455 (11 samples)
Injected flit rate average = 0.00806318 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.038595 (11 samples)
Accepted flit rate average = 0.00806318 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.0133059 (11 samples)
Injected packet size average = 2.48368 (11 samples)
Accepted packet size average = 2.48368 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 18 min, 9 sec (1089 sec)
gpgpu_simulation_rate = 31476 (inst/sec)
gpgpu_simulation_rate = 4666 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400f19 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20Convolution2D_kernelPfS_' to stream 0, gridDim= (8,32,1) blockDim = (32,8,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z20Convolution2D_kernelPfS_'
Destroy streams for kernel 12: size 0
kernel_name = _Z20Convolution2D_kernelPfS_ 
kernel_launch_uid = 12 
gpu_sim_cycle = 174223
gpu_sim_insn = 3116148
gpu_ipc =      17.8860
gpu_tot_sim_cycle = 5518614
gpu_tot_sim_insn = 37393776
gpu_tot_ipc =       6.7759
gpu_tot_issued_cta = 3072
max_total_param_size = 0
gpu_stall_dramfull = 676092
gpu_stall_icnt2sh    = 173817
partiton_reqs_in_parallel = 1325417
partiton_reqs_in_parallel_total    = 17301883
partiton_level_parallism =       7.6076
partiton_level_parallism_total  =       3.3754
partiton_reqs_in_parallel_util = 1325417
partiton_reqs_in_parallel_util_total    = 17301883
gpu_sim_cycle_parition_util = 173041
gpu_tot_sim_cycle_parition_util    = 2229830
partiton_level_parallism_util =       7.6596
partiton_level_parallism_util_total  =       7.7521
partiton_replys_in_parallel = 30988
partiton_replys_in_parallel_total    = 341008
L2_BW  =      16.8587 GB/Sec
L2_BW_total  =       6.3892 GB/Sec
gpu_total_sim_rate=31878

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 611712
	L1I_total_cache_misses = 2458
	L1I_total_cache_miss_rate = 0.0040
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6851
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 49152
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0365
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 5054
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 47360
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5054
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 609254
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2458
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6851
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 49152
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 611712
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1280, 1344, 1344, 1344, 1344, 1344, 1344, 1280, 728, 728, 728, 728, 728, 728, 728, 696, 672, 672, 672, 672, 672, 672, 672, 672, 672, 672, 672, 672, 672, 672, 672, 672, 672, 672, 672, 672, 672, 672, 672, 672, 672, 672, 672, 672, 672, 672, 672, 672, 672, 672, 672, 672, 672, 672, 672, 672, 672, 672, 672, 672, 672, 672, 672, 672, 
gpgpu_n_tot_thrd_icount = 38350848
gpgpu_n_tot_w_icount = 1198464
gpgpu_n_stall_shd_mem = 3124000
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 347472
gpgpu_n_mem_write_global = 24384
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 6967728
gpgpu_n_store_insn = 774192
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1572864
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 5054
gpgpu_stall_shd_mem[c_mem][bk_conf] = 5054
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2824104
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 294842
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1299287	W0_Idle:106974463	W0_Scoreboard:25741274	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:182880	W32:1015584
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2779776 {8:347472,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3316224 {136:24384,}
traffic_breakdown_coretomem[INST_ACC_R] = 896 {8:112,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 34966656 {40:128016,136:219456,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 195072 {8:24384,}
traffic_breakdown_memtocore[INST_ACC_R] = 15232 {136:112,}
maxmrqlatency = 114 
maxdqlatency = 0 
maxmflatency = 194603 
averagemflatency = 8264 
max_icnt2mem_latency = 194369 
max_icnt2sh_latency = 5518613 
mrq_lat_table:2228 	830 	630 	894 	2779 	2842 	2026 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	80279 	130694 	83845 	8731 	10580 	18156 	10071 	3364 	6769 	12743 	6652 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	50422 	1476 	6674 	22546 	43216 	54276 	98148 	20245 	8144 	9663 	18783 	8883 	3362 	6774 	12740 	6644 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	231007 	106842 	9510 	141 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1656 	1168 	5304 	9816 	6440 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	308 	45 	105 	95 	58 	44 	64 	90 	190 	289 	169 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[1]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[2]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[3]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
maximum service time to same row:
dram[0]:    135462    135463    140671    140673    129043    129042    117224    117225    101597    101597     72941     72940    162909    162910    173329    173330 
dram[1]:    135463    135462    140671    140673    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[2]:    135462    135463    140672    140672    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[3]:    135463    135462    140672    140672    129042    129044    117224    117225    101597    101597     72941     72939    162909    162910    173329    173330 
average row accesses per activate:
dram[0]: 17.272728 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[1]: 17.181818 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[2]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[3]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
average row locality = 12229/896 = 13.648438
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[1]:       127       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[2]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[3]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
total reads: 8165
bank skew: 128/126 = 1.02
chip skew: 2043/2040 = 1.00
number of total write accesses:
dram[0]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[1]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[2]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[3]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
total reads: 4064
bank skew: 64/62 = 1.03
chip skew: 1016/1016 = 1.00
average mf latency per bank:
dram[0]:     234581    240189    273849    278049    276420    279186    288422    292785    306239    311603    309511    313704    154271    157785    171282    175458
dram[1]:     240565    240717    276947    276453    277566    278339    291932    291608    311403    309847    313544    312525    159606    158049    174619    175101
dram[2]:     243350    241232    278391    280344    278905    279772    292215    292616    309493    311295    312220    313972    157832    158168    175319    174797
dram[3]:     241567    211603    278322    244329    278780    239890    290978    250022    309482    267617    314178    268809    159899    137737    173924    151650
maximum mf latency per bank:
dram[0]:     181595    181568    178972    178956    194603    194599    194602    194598    194354    194336    191729    191726    178995    178995    181303    181296
dram[1]:     181581    181567    178952    178955    194585    194598    194599    194597    194347    194335    191727    191724    178992    178995    181296    181295
dram[2]:     181566    181578    178952    178952    194602    194588    194598    194603    194347    194334    191733    191717    178992    178994    181303    181288
dram[3]:     181574    181588    178947    178960    194586    194600    194603    194595    194347    194339    191729    191723    178991    178992    181300    181294
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4480429 n_nop=4467737 n_act=236 n_pre=220 n_req=3059 n_rd=8172 n_write=4064 bw_util=0.005462
n_activity=38187 dram_eff=0.6408
bk0: 512a 4476785i bk1: 508a 4476249i bk2: 512a 4476684i bk3: 512a 4476128i bk4: 512a 4476579i bk5: 512a 4476046i bk6: 512a 4476631i bk7: 512a 4476089i bk8: 512a 4476627i bk9: 512a 4476084i bk10: 512a 4476492i bk11: 512a 4475952i bk12: 512a 4476710i bk13: 512a 4476144i bk14: 504a 4476740i bk15: 504a 4476169i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0376192
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4480429 n_nop=4467739 n_act=237 n_pre=221 n_req=3058 n_rd=8168 n_write=4064 bw_util=0.00546
n_activity=38121 dram_eff=0.6417
bk0: 508a 4476781i bk1: 508a 4476243i bk2: 512a 4476673i bk3: 512a 4476127i bk4: 512a 4476598i bk5: 512a 4476045i bk6: 512a 4476617i bk7: 512a 4476091i bk8: 512a 4476617i bk9: 512a 4476088i bk10: 512a 4476500i bk11: 512a 4475961i bk12: 512a 4476693i bk13: 512a 4476163i bk14: 504a 4476703i bk15: 504a 4476167i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0377276
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4480429 n_nop=4467753 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.005457
n_activity=37888 dram_eff=0.6453
bk0: 504a 4476825i bk1: 504a 4476262i bk2: 512a 4476703i bk3: 512a 4476137i bk4: 512a 4476612i bk5: 512a 4476051i bk6: 512a 4476630i bk7: 512a 4476091i bk8: 512a 4476632i bk9: 512a 4476089i bk10: 512a 4476512i bk11: 512a 4475961i bk12: 512a 4476658i bk13: 512a 4476102i bk14: 504a 4476653i bk15: 504a 4476128i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0373096
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4480429 n_nop=4467753 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.005457
n_activity=37892 dram_eff=0.6452
bk0: 504a 4476839i bk1: 504a 4476279i bk2: 512a 4476700i bk3: 512a 4476149i bk4: 512a 4476619i bk5: 512a 4476062i bk6: 512a 4476635i bk7: 512a 4476102i bk8: 512a 4476634i bk9: 512a 4476098i bk10: 512a 4476521i bk11: 512a 4475982i bk12: 512a 4476651i bk13: 512a 4476130i bk14: 504a 4476649i bk15: 504a 4476131i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0375989

========= L2 cache stats =========
L2_cache_bank[0]: Access = 39680, Miss = 1022, Miss_rate = 0.026, Pending_hits = 1370, Reservation_fails = 0
L2_cache_bank[1]: Access = 48796, Miss = 1021, Miss_rate = 0.021, Pending_hits = 1338, Reservation_fails = 0
L2_cache_bank[2]: Access = 48796, Miss = 1021, Miss_rate = 0.021, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[3]: Access = 48796, Miss = 1021, Miss_rate = 0.021, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[4]: Access = 48768, Miss = 1020, Miss_rate = 0.021, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[5]: Access = 48768, Miss = 1020, Miss_rate = 0.021, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[6]: Access = 48768, Miss = 1020, Miss_rate = 0.021, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[7]: Access = 39624, Miss = 1020, Miss_rate = 0.026, Pending_hits = 654, Reservation_fails = 0
L2_total_cache_accesses = 371996
L2_total_cache_misses = 8165
L2_total_cache_miss_rate = 0.0219
L2_total_cache_pending_hits = 9956
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 333510
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9866
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20320
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 63
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 347472
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 24384
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 112
L2_cache_data_port_util = 0.054
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=1378340
icnt_total_pkts_simt_to_mem=469532
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 200.439
	minimum = 6
	maximum = 1816
Network latency average = 106.408
	minimum = 6
	maximum = 1321
Slowest packet = 683182
Flit latency average = 47.7543
	minimum = 6
	maximum = 1321
Slowest flit = 1695243
Fragmentation average = 0.015748
	minimum = 0
	maximum = 423
Injected packet rate average = 0.0035573
	minimum = 0 (at node 36)
	maximum = 0.0116633 (at node 29)
Accepted packet rate average = 0.0035573
	minimum = 0 (at node 36)
	maximum = 0.0116633 (at node 29)
Injected flit rate average = 0.00883493
	minimum = 0 (at node 36)
	maximum = 0.0422794 (at node 29)
Accepted flit rate average= 0.00883493
	minimum = 0 (at node 36)
	maximum = 0.0145791 (at node 29)
Injected packet length average = 2.48361
Accepted packet length average = 2.48361
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 170.074 (12 samples)
	minimum = 6 (12 samples)
	maximum = 1580.17 (12 samples)
Network latency average = 90.8245 (12 samples)
	minimum = 6 (12 samples)
	maximum = 1259.33 (12 samples)
Flit latency average = 41.2315 (12 samples)
	minimum = 6 (12 samples)
	maximum = 1259.33 (12 samples)
Fragmentation average = 0.01233 (12 samples)
	minimum = 0 (12 samples)
	maximum = 387.917 (12 samples)
Injected packet rate average = 0.00327237 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.0107303 (12 samples)
Accepted packet rate average = 0.00327237 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.0107303 (12 samples)
Injected flit rate average = 0.0081275 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.038902 (12 samples)
Accepted flit rate average = 0.0081275 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.013412 (12 samples)
Injected packet size average = 2.48367 (12 samples)
Accepted packet size average = 2.48367 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 19 min, 33 sec (1173 sec)
gpgpu_simulation_rate = 31878 (inst/sec)
gpgpu_simulation_rate = 4704 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400f19 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20Convolution2D_kernelPfS_' to stream 0, gridDim= (8,32,1) blockDim = (32,8,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z20Convolution2D_kernelPfS_'
Destroy streams for kernel 13: size 0
kernel_name = _Z20Convolution2D_kernelPfS_ 
kernel_launch_uid = 13 
gpu_sim_cycle = 174022
gpu_sim_insn = 3116148
gpu_ipc =      17.9066
gpu_tot_sim_cycle = 5954776
gpu_tot_sim_insn = 40509924
gpu_tot_ipc =       6.8029
gpu_tot_issued_cta = 3328
max_total_param_size = 0
gpu_stall_dramfull = 744096
gpu_stall_icnt2sh    = 186225
partiton_reqs_in_parallel = 1324172
partiton_reqs_in_parallel_total    = 18627300
partiton_level_parallism =       7.6092
partiton_level_parallism_total  =       3.3505
partiton_reqs_in_parallel_util = 1324172
partiton_reqs_in_parallel_util_total    = 18627300
gpu_sim_cycle_parition_util = 172952
gpu_tot_sim_cycle_parition_util    = 2402871
partiton_level_parallism_util =       7.6563
partiton_level_parallism_util_total  =       7.7457
partiton_replys_in_parallel = 30988
partiton_replys_in_parallel_total    = 371996
L2_BW  =      16.8781 GB/Sec
L2_BW_total  =       6.4144 GB/Sec
gpu_total_sim_rate=32227

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 662688
	L1I_total_cache_misses = 2458
	L1I_total_cache_miss_rate = 0.0037
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6851
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 53248
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0337
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 5054
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 51456
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5054
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 660230
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2458
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6851
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 53248
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 662688
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1360, 1456, 1456, 1456, 1456, 1456, 1456, 1392, 784, 784, 784, 784, 784, 784, 784, 752, 728, 728, 728, 728, 728, 728, 728, 728, 728, 728, 728, 728, 728, 728, 728, 728, 728, 728, 728, 728, 728, 728, 728, 728, 728, 728, 728, 728, 728, 728, 728, 728, 728, 728, 728, 728, 728, 728, 728, 728, 728, 728, 728, 728, 728, 728, 728, 728, 
gpgpu_n_tot_thrd_icount = 41546752
gpgpu_n_tot_w_icount = 1298336
gpgpu_n_stall_shd_mem = 3433149
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 376428
gpgpu_n_mem_write_global = 26416
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 7548372
gpgpu_n_store_insn = 838708
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1703936
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 5054
gpgpu_stall_shd_mem[c_mem][bk_conf] = 5054
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3104373
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 323722
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1423308	W0_Idle:115816043	W0_Scoreboard:26429577	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:198120	W32:1100216
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3011424 {8:376428,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3592576 {136:26416,}
traffic_breakdown_coretomem[INST_ACC_R] = 896 {8:112,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 37880544 {40:138684,136:237744,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 211328 {8:26416,}
traffic_breakdown_memtocore[INST_ACC_R] = 15232 {136:112,}
maxmrqlatency = 114 
maxdqlatency = 0 
maxmflatency = 194603 
averagemflatency = 8044 
max_icnt2mem_latency = 194369 
max_icnt2sh_latency = 5954775 
mrq_lat_table:2228 	830 	630 	894 	2779 	2842 	2026 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	83997 	143373 	92403 	9603 	11585 	19941 	10885 	3534 	7115 	13569 	6867 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	51069 	1614 	7337 	24968 	47475 	59345 	108092 	22238 	8963 	10613 	20600 	9595 	3532 	7119 	13566 	6858 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	249848 	116141 	10317 	150 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1656 	1168 	5304 	9816 	8472 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	314 	49 	115 	105 	63 	48 	70 	95 	201 	314 	176 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[1]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[2]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[3]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
maximum service time to same row:
dram[0]:    135462    135463    140671    140673    129043    129042    117224    117225    101597    101597     72941     72940    162909    162910    173329    173330 
dram[1]:    135463    135462    140671    140673    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[2]:    135462    135463    140672    140672    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[3]:    135463    135462    140672    140672    129042    129044    117224    117225    101597    101597     72941     72939    162909    162910    173329    173330 
average row accesses per activate:
dram[0]: 17.272728 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[1]: 17.181818 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[2]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[3]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
average row locality = 12229/896 = 13.648438
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[1]:       127       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[2]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[3]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
total reads: 8165
bank skew: 128/126 = 1.02
chip skew: 2043/2040 = 1.00
number of total write accesses:
dram[0]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[1]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[2]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[3]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
total reads: 4064
bank skew: 64/62 = 1.03
chip skew: 1016/1016 = 1.00
average mf latency per bank:
dram[0]:     247507    253537    290011    294550    289754    292739    303704    308498    324162    330022    328039    332546    160933    164831    177883    182444
dram[1]:     254015    254294    293292    292869    290992    291787    307556    307110    329825    328109    332343    331333    166934    165112    181622    182112
dram[2]:     257049    254698    294959    297298    292380    293229    307852    308203    327642    329639    330891    332948    164925    165293    182290    181731
dram[3]:     255109    224322    294949    260012    292119    252465    306370    264706    327661    285009    333211    286463    167157    144366    180798    158129
maximum mf latency per bank:
dram[0]:     181595    181568    178972    178956    194603    194599    194602    194598    194354    194336    191729    191726    178995    178995    181303    181296
dram[1]:     181581    181567    178952    178955    194585    194598    194599    194597    194347    194335    191727    191724    178992    178995    181296    181295
dram[2]:     181566    181578    178952    178952    194602    194588    194598    194603    194347    194334    191733    191717    178992    178994    181303    181288
dram[3]:     181574    181588    178947    178960    194586    194600    194603    194595    194347    194339    191729    191723    178991    178992    181300    181294
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4803561 n_nop=4790869 n_act=236 n_pre=220 n_req=3059 n_rd=8172 n_write=4064 bw_util=0.005095
n_activity=38187 dram_eff=0.6408
bk0: 512a 4799917i bk1: 508a 4799381i bk2: 512a 4799816i bk3: 512a 4799260i bk4: 512a 4799711i bk5: 512a 4799178i bk6: 512a 4799763i bk7: 512a 4799221i bk8: 512a 4799759i bk9: 512a 4799216i bk10: 512a 4799624i bk11: 512a 4799084i bk12: 512a 4799842i bk13: 512a 4799276i bk14: 504a 4799872i bk15: 504a 4799301i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0350886
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4803561 n_nop=4790871 n_act=237 n_pre=221 n_req=3058 n_rd=8168 n_write=4064 bw_util=0.005093
n_activity=38121 dram_eff=0.6417
bk0: 508a 4799913i bk1: 508a 4799375i bk2: 512a 4799805i bk3: 512a 4799259i bk4: 512a 4799730i bk5: 512a 4799177i bk6: 512a 4799749i bk7: 512a 4799223i bk8: 512a 4799749i bk9: 512a 4799220i bk10: 512a 4799632i bk11: 512a 4799093i bk12: 512a 4799825i bk13: 512a 4799295i bk14: 504a 4799835i bk15: 504a 4799299i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0351897
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4803561 n_nop=4790885 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.00509
n_activity=37888 dram_eff=0.6453
bk0: 504a 4799957i bk1: 504a 4799394i bk2: 512a 4799835i bk3: 512a 4799269i bk4: 512a 4799744i bk5: 512a 4799183i bk6: 512a 4799762i bk7: 512a 4799223i bk8: 512a 4799764i bk9: 512a 4799221i bk10: 512a 4799644i bk11: 512a 4799093i bk12: 512a 4799790i bk13: 512a 4799234i bk14: 504a 4799785i bk15: 504a 4799260i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0347998
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4803561 n_nop=4790885 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.00509
n_activity=37892 dram_eff=0.6452
bk0: 504a 4799971i bk1: 504a 4799411i bk2: 512a 4799832i bk3: 512a 4799281i bk4: 512a 4799751i bk5: 512a 4799194i bk6: 512a 4799767i bk7: 512a 4799234i bk8: 512a 4799766i bk9: 512a 4799230i bk10: 512a 4799653i bk11: 512a 4799114i bk12: 512a 4799783i bk13: 512a 4799262i bk14: 504a 4799781i bk15: 504a 4799263i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0350696

========= L2 cache stats =========
L2_cache_bank[0]: Access = 42982, Miss = 1022, Miss_rate = 0.024, Pending_hits = 1370, Reservation_fails = 0
L2_cache_bank[1]: Access = 52860, Miss = 1021, Miss_rate = 0.019, Pending_hits = 1338, Reservation_fails = 0
L2_cache_bank[2]: Access = 52860, Miss = 1021, Miss_rate = 0.019, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[3]: Access = 52860, Miss = 1021, Miss_rate = 0.019, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[4]: Access = 52832, Miss = 1020, Miss_rate = 0.019, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[5]: Access = 52832, Miss = 1020, Miss_rate = 0.019, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[6]: Access = 52832, Miss = 1020, Miss_rate = 0.019, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[7]: Access = 42926, Miss = 1020, Miss_rate = 0.024, Pending_hits = 654, Reservation_fails = 0
L2_total_cache_accesses = 402984
L2_total_cache_misses = 8165
L2_total_cache_miss_rate = 0.0203
L2_total_cache_pending_hits = 9956
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 362466
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9866
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22352
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 63
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 376428
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 26416
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 112
L2_cache_data_port_util = 0.055
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=1493148
icnt_total_pkts_simt_to_mem=508648
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 201.767
	minimum = 6
	maximum = 2092
Network latency average = 107.035
	minimum = 6
	maximum = 1354
Slowest packet = 745153
Flit latency average = 47.9099
	minimum = 6
	maximum = 1354
Slowest flit = 1936721
Fragmentation average = 0.0227346
	minimum = 0
	maximum = 528
Injected packet rate average = 0.00356141
	minimum = 0 (at node 36)
	maximum = 0.0116768 (at node 29)
Accepted packet rate average = 0.00356141
	minimum = 0 (at node 36)
	maximum = 0.0116768 (at node 29)
Injected flit rate average = 0.00884514
	minimum = 0 (at node 36)
	maximum = 0.0423282 (at node 29)
Accepted flit rate average= 0.00884514
	minimum = 0 (at node 36)
	maximum = 0.0145959 (at node 29)
Injected packet length average = 2.48361
Accepted packet length average = 2.48361
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 172.512 (13 samples)
	minimum = 6 (13 samples)
	maximum = 1619.54 (13 samples)
Network latency average = 92.0715 (13 samples)
	minimum = 6 (13 samples)
	maximum = 1266.62 (13 samples)
Flit latency average = 41.7453 (13 samples)
	minimum = 6 (13 samples)
	maximum = 1266.62 (13 samples)
Fragmentation average = 0.0131304 (13 samples)
	minimum = 0 (13 samples)
	maximum = 398.692 (13 samples)
Injected packet rate average = 0.0032946 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.0108031 (13 samples)
Accepted packet rate average = 0.0032946 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.0108031 (13 samples)
Injected flit rate average = 0.0081827 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.0391656 (13 samples)
Accepted flit rate average = 0.0081827 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.013503 (13 samples)
Injected packet size average = 2.48367 (13 samples)
Accepted packet size average = 2.48367 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 20 min, 57 sec (1257 sec)
gpgpu_simulation_rate = 32227 (inst/sec)
gpgpu_simulation_rate = 4737 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400f19 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20Convolution2D_kernelPfS_' to stream 0, gridDim= (8,32,1) blockDim = (32,8,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z20Convolution2D_kernelPfS_'
Destroy streams for kernel 14: size 0
kernel_name = _Z20Convolution2D_kernelPfS_ 
kernel_launch_uid = 14 
gpu_sim_cycle = 174191
gpu_sim_insn = 3116148
gpu_ipc =      17.8893
gpu_tot_sim_cycle = 6391107
gpu_tot_sim_insn = 43626072
gpu_tot_ipc =       6.8261
gpu_tot_issued_cta = 3584
max_total_param_size = 0
gpu_stall_dramfull = 812600
gpu_stall_icnt2sh    = 201017
partiton_reqs_in_parallel = 1325024
partiton_reqs_in_parallel_total    = 19951472
partiton_level_parallism =       7.6067
partiton_level_parallism_total  =       3.3291
partiton_reqs_in_parallel_util = 1325024
partiton_reqs_in_parallel_util_total    = 19951472
gpu_sim_cycle_parition_util = 172214
gpu_tot_sim_cycle_parition_util    = 2575823
partiton_level_parallism_util =       7.6941
partiton_level_parallism_util_total  =       7.7424
partiton_replys_in_parallel = 30988
partiton_replys_in_parallel_total    = 402984
L2_BW  =      16.8618 GB/Sec
L2_BW_total  =       6.4361 GB/Sec
gpu_total_sim_rate=32435

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 713664
	L1I_total_cache_misses = 2458
	L1I_total_cache_miss_rate = 0.0034
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6851
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 57344
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0312
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 5054
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 55552
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5054
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 711206
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2458
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6851
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 57344
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 713664
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1440, 1568, 1568, 1568, 1568, 1568, 1568, 1504, 896, 896, 896, 896, 896, 896, 896, 832, 784, 784, 784, 784, 784, 784, 784, 784, 784, 784, 784, 784, 784, 784, 784, 784, 784, 784, 784, 784, 784, 784, 784, 784, 784, 784, 784, 784, 784, 784, 784, 784, 784, 784, 784, 784, 784, 784, 784, 784, 784, 784, 784, 784, 784, 784, 784, 784, 
gpgpu_n_tot_thrd_icount = 44742656
gpgpu_n_tot_w_icount = 1398208
gpgpu_n_stall_shd_mem = 3733063
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 405384
gpgpu_n_mem_write_global = 28448
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 8129016
gpgpu_n_store_insn = 903224
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1835008
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 5054
gpgpu_stall_shd_mem[c_mem][bk_conf] = 5054
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3374929
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 353080
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1554330	W0_Idle:124681906	W0_Scoreboard:27096220	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:213360	W32:1184848
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3243072 {8:405384,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3868928 {136:28448,}
traffic_breakdown_coretomem[INST_ACC_R] = 896 {8:112,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 40794432 {40:149352,136:256032,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 227584 {8:28448,}
traffic_breakdown_memtocore[INST_ACC_R] = 15232 {136:112,}
maxmrqlatency = 114 
maxdqlatency = 0 
maxmflatency = 194603 
averagemflatency = 7849 
max_icnt2mem_latency = 194369 
max_icnt2sh_latency = 6391106 
mrq_lat_table:2228 	830 	630 	894 	2779 	2842 	2026 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	87514 	156323 	100911 	10574 	12416 	22009 	11477 	3716 	7516 	14283 	7121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	51701 	1757 	7913 	27706 	52559 	63566 	118085 	24183 	9764 	11290 	22705 	10119 	3714 	7519 	14281 	7110 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	268096 	125933 	11215 	168 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1656 	1168 	5304 	9816 	10504 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	319 	54 	126 	113 	68 	50 	74 	100 	215 	337 	184 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[1]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[2]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[3]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
maximum service time to same row:
dram[0]:    135462    135463    140671    140673    129043    129042    117224    117225    101597    101597     72941     72940    162909    162910    173329    173330 
dram[1]:    135463    135462    140671    140673    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[2]:    135462    135463    140672    140672    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[3]:    135463    135462    140672    140672    129042    129044    117224    117225    101597    101597     72941     72939    162909    162910    173329    173330 
average row accesses per activate:
dram[0]: 17.272728 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[1]: 17.181818 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[2]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[3]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
average row locality = 12229/896 = 13.648438
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[1]:       127       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[2]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[3]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
total reads: 8165
bank skew: 128/126 = 1.02
chip skew: 2043/2040 = 1.00
number of total write accesses:
dram[0]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[1]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[2]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[3]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
total reads: 4064
bank skew: 64/62 = 1.03
chip skew: 1016/1016 = 1.00
average mf latency per bank:
dram[0]:     258929    265496    303910    308895    304425    307752    320442    325614    337724    344061    343542    348619    168577    173005    189770    194494
dram[1]:     265797    265997    307589    307168    305994    306795    324644    324088    343995    342139    348703    347530    175433    173400    193811    194094
dram[2]:     269038    266674    309207    311702    307432    308494    324653    325232    341666    343740    346946    349017    173096    173473    194261    193745
dram[3]:     266930    235362    309487    273507    307155    266711    323345    280872    341883    298250    349561    301444    175500    152067    192911    169652
maximum mf latency per bank:
dram[0]:     181595    181568    178972    178956    194603    194599    194602    194598    194354    194336    191729    191726    178995    178995    181303    181296
dram[1]:     181581    181567    178952    178955    194585    194598    194599    194597    194347    194335    191727    191724    178992    178995    181296    181295
dram[2]:     181566    181578    178952    178952    194602    194588    194598    194603    194347    194334    191733    191717    178992    178994    181303    181288
dram[3]:     181574    181588    178947    178960    194586    194600    194603    194595    194347    194339    191729    191723    178991    178992    181300    181294
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5127007 n_nop=5114315 n_act=236 n_pre=220 n_req=3059 n_rd=8172 n_write=4064 bw_util=0.004773
n_activity=38187 dram_eff=0.6408
bk0: 512a 5123363i bk1: 508a 5122827i bk2: 512a 5123262i bk3: 512a 5122706i bk4: 512a 5123157i bk5: 512a 5122624i bk6: 512a 5123209i bk7: 512a 5122667i bk8: 512a 5123205i bk9: 512a 5122662i bk10: 512a 5123070i bk11: 512a 5122530i bk12: 512a 5123288i bk13: 512a 5122722i bk14: 504a 5123318i bk15: 504a 5122747i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0328749
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5127007 n_nop=5114317 n_act=237 n_pre=221 n_req=3058 n_rd=8168 n_write=4064 bw_util=0.004772
n_activity=38121 dram_eff=0.6417
bk0: 508a 5123359i bk1: 508a 5122821i bk2: 512a 5123251i bk3: 512a 5122705i bk4: 512a 5123176i bk5: 512a 5122623i bk6: 512a 5123195i bk7: 512a 5122669i bk8: 512a 5123195i bk9: 512a 5122666i bk10: 512a 5123078i bk11: 512a 5122539i bk12: 512a 5123271i bk13: 512a 5122741i bk14: 504a 5123281i bk15: 504a 5122745i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0329697
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5127007 n_nop=5114331 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.004768
n_activity=37888 dram_eff=0.6453
bk0: 504a 5123403i bk1: 504a 5122840i bk2: 512a 5123281i bk3: 512a 5122715i bk4: 512a 5123190i bk5: 512a 5122629i bk6: 512a 5123208i bk7: 512a 5122669i bk8: 512a 5123210i bk9: 512a 5122667i bk10: 512a 5123090i bk11: 512a 5122539i bk12: 512a 5123236i bk13: 512a 5122680i bk14: 504a 5123231i bk15: 504a 5122706i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0326044
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5127007 n_nop=5114331 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.004768
n_activity=37892 dram_eff=0.6452
bk0: 504a 5123417i bk1: 504a 5122857i bk2: 512a 5123278i bk3: 512a 5122727i bk4: 512a 5123197i bk5: 512a 5122640i bk6: 512a 5123213i bk7: 512a 5122680i bk8: 512a 5123212i bk9: 512a 5122676i bk10: 512a 5123099i bk11: 512a 5122560i bk12: 512a 5123229i bk13: 512a 5122708i bk14: 504a 5123227i bk15: 504a 5122709i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0328572

========= L2 cache stats =========
L2_cache_bank[0]: Access = 46284, Miss = 1022, Miss_rate = 0.022, Pending_hits = 1370, Reservation_fails = 0
L2_cache_bank[1]: Access = 56924, Miss = 1021, Miss_rate = 0.018, Pending_hits = 1338, Reservation_fails = 0
L2_cache_bank[2]: Access = 56924, Miss = 1021, Miss_rate = 0.018, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[3]: Access = 56924, Miss = 1021, Miss_rate = 0.018, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[4]: Access = 56896, Miss = 1020, Miss_rate = 0.018, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[5]: Access = 56896, Miss = 1020, Miss_rate = 0.018, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[6]: Access = 56896, Miss = 1020, Miss_rate = 0.018, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[7]: Access = 46228, Miss = 1020, Miss_rate = 0.022, Pending_hits = 654, Reservation_fails = 0
L2_total_cache_accesses = 433972
L2_total_cache_misses = 8165
L2_total_cache_miss_rate = 0.0188
L2_total_cache_pending_hits = 9956
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 391422
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9866
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 24384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 63
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 405384
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 28448
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 112
L2_cache_data_port_util = 0.056
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=1607956
icnt_total_pkts_simt_to_mem=547764
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 197.773
	minimum = 6
	maximum = 1764
Network latency average = 105.075
	minimum = 6
	maximum = 1455
Slowest packet = 807339
Flit latency average = 47.2193
	minimum = 6
	maximum = 1455
Slowest flit = 2047423
Fragmentation average = 0.020879
	minimum = 0
	maximum = 561
Injected packet rate average = 0.00355795
	minimum = 0 (at node 36)
	maximum = 0.0116654 (at node 29)
Accepted packet rate average = 0.00355795
	minimum = 0 (at node 36)
	maximum = 0.0116654 (at node 29)
Injected flit rate average = 0.00883656
	minimum = 0 (at node 36)
	maximum = 0.0422872 (at node 29)
Accepted flit rate average= 0.00883656
	minimum = 0 (at node 36)
	maximum = 0.0145818 (at node 29)
Injected packet length average = 2.48361
Accepted packet length average = 2.48361
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 174.316 (14 samples)
	minimum = 6 (14 samples)
	maximum = 1629.86 (14 samples)
Network latency average = 93.0003 (14 samples)
	minimum = 6 (14 samples)
	maximum = 1280.07 (14 samples)
Flit latency average = 42.1363 (14 samples)
	minimum = 6 (14 samples)
	maximum = 1280.07 (14 samples)
Fragmentation average = 0.0136839 (14 samples)
	minimum = 0 (14 samples)
	maximum = 410.286 (14 samples)
Injected packet rate average = 0.00331341 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0.0108647 (14 samples)
Accepted packet rate average = 0.00331341 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0.0108647 (14 samples)
Injected flit rate average = 0.0082294 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0.0393886 (14 samples)
Accepted flit rate average = 0.0082294 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0.0135801 (14 samples)
Injected packet size average = 2.48366 (14 samples)
Accepted packet size average = 2.48366 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 22 min, 25 sec (1345 sec)
gpgpu_simulation_rate = 32435 (inst/sec)
gpgpu_simulation_rate = 4751 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400f19 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20Convolution2D_kernelPfS_' to stream 0, gridDim= (8,32,1) blockDim = (32,8,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z20Convolution2D_kernelPfS_'
Destroy streams for kernel 15: size 0
kernel_name = _Z20Convolution2D_kernelPfS_ 
kernel_launch_uid = 15 
gpu_sim_cycle = 174280
gpu_sim_insn = 3116148
gpu_ipc =      17.8801
gpu_tot_sim_cycle = 6827527
gpu_tot_sim_insn = 46742220
gpu_tot_ipc =       6.8461
gpu_tot_issued_cta = 3840
max_total_param_size = 0
gpu_stall_dramfull = 879740
gpu_stall_icnt2sh    = 214294
partiton_reqs_in_parallel = 1327100
partiton_reqs_in_parallel_total    = 21276496
partiton_level_parallism =       7.6148
partiton_level_parallism_total  =       3.3107
partiton_reqs_in_parallel_util = 1327100
partiton_reqs_in_parallel_util_total    = 21276496
gpu_sim_cycle_parition_util = 173406
gpu_tot_sim_cycle_parition_util    = 2748037
partiton_level_parallism_util =       7.6531
partiton_level_parallism_util_total  =       7.7371
partiton_replys_in_parallel = 30988
partiton_replys_in_parallel_total    = 433972
L2_BW  =      16.8531 GB/Sec
L2_BW_total  =       6.4549 GB/Sec
gpu_total_sim_rate=32572

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 764640
	L1I_total_cache_misses = 2458
	L1I_total_cache_miss_rate = 0.0032
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6851
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 61440
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0292
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 5054
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 59648
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5054
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 762182
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2458
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6851
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 61440
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 764640
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1552, 1680, 1680, 1680, 1680, 1680, 1680, 1584, 952, 952, 952, 952, 952, 952, 952, 888, 840, 840, 840, 840, 840, 840, 840, 840, 840, 840, 840, 840, 840, 840, 840, 840, 840, 840, 840, 840, 840, 840, 840, 840, 840, 840, 840, 840, 840, 840, 840, 840, 840, 840, 840, 840, 840, 840, 840, 840, 840, 840, 840, 840, 840, 840, 840, 840, 
gpgpu_n_tot_thrd_icount = 47938560
gpgpu_n_tot_w_icount = 1498080
gpgpu_n_stall_shd_mem = 4046619
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 434340
gpgpu_n_mem_write_global = 30480
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 8709660
gpgpu_n_store_insn = 967740
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1966080
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 5054
gpgpu_stall_shd_mem[c_mem][bk_conf] = 5054
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3657786
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 383779
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1655749	W0_Idle:133537381	W0_Scoreboard:27807678	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:228600	W32:1269480
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3474720 {8:434340,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4145280 {136:30480,}
traffic_breakdown_coretomem[INST_ACC_R] = 896 {8:112,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 43708320 {40:160020,136:274320,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 243840 {8:30480,}
traffic_breakdown_memtocore[INST_ACC_R] = 15232 {136:112,}
maxmrqlatency = 114 
maxdqlatency = 0 
maxmflatency = 194603 
averagemflatency = 7683 
max_icnt2mem_latency = 194369 
max_icnt2sh_latency = 6827526 
mrq_lat_table:2228 	830 	630 	894 	2779 	2842 	2026 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	91205 	169354 	109264 	11388 	13308 	23797 	12314 	3922 	7916 	14999 	7381 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	52466 	1894 	8572 	29635 	56316 	69300 	128423 	26182 	10458 	12100 	24513 	10895 	3922 	7921 	14993 	7370 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	287037 	135036 	12120 	175 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1656 	1168 	5304 	9816 	12536 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	325 	57 	138 	123 	72 	53 	77 	106 	228 	361 	192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[1]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[2]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[3]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
maximum service time to same row:
dram[0]:    135462    135463    140671    140673    129043    129042    117224    117225    101597    101597     72941     72940    162909    162910    173329    173330 
dram[1]:    135463    135462    140671    140673    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[2]:    135462    135463    140672    140672    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[3]:    135463    135462    140672    140672    129042    129044    117224    117225    101597    101597     72941     72939    162909    162910    173329    173330 
average row accesses per activate:
dram[0]: 17.272728 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[1]: 17.181818 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[2]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[3]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
average row locality = 12229/896 = 13.648438
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[1]:       127       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[2]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[3]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
total reads: 8165
bank skew: 128/126 = 1.02
chip skew: 2043/2040 = 1.00
number of total write accesses:
dram[0]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[1]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[2]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[3]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
total reads: 4064
bank skew: 64/62 = 1.03
chip skew: 1016/1016 = 1.00
average mf latency per bank:
dram[0]:     271340    278496    320124    325416    315199    318857    335204    340843    352664    359355    360277    365634    177911    182473    201605    206934
dram[1]:     278888    278766    324056    323415    317033    317778    340030    339151    359193    357130    365731    364435    185362    183229    206025    206270
dram[2]:     282026    279392    325708    328212    318754    319774    339823    340239    356642    358947    364098    366278    182832    183120    206626    205901
dram[3]:     280013    247435    326105    289018    318329    276924    338439    295054    357193    312504    366600    317218    185191    161225    205114    181236
maximum mf latency per bank:
dram[0]:     181595    181568    178972    178956    194603    194599    194602    194598    194354    194336    191729    191726    178995    178995    181303    181296
dram[1]:     181581    181567    178952    178955    194585    194598    194599    194597    194347    194335    191727    191724    178992    178995    181296    181295
dram[2]:     181566    181578    178952    178952    194602    194588    194598    194603    194347    194334    191733    191717    178992    178994    181303    181288
dram[3]:     181574    181588    178947    178960    194586    194600    194603    194595    194347    194339    191729    191723    178991    178992    181300    181294
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5450618 n_nop=5437926 n_act=236 n_pre=220 n_req=3059 n_rd=8172 n_write=4064 bw_util=0.00449
n_activity=38187 dram_eff=0.6408
bk0: 512a 5446974i bk1: 508a 5446438i bk2: 512a 5446873i bk3: 512a 5446317i bk4: 512a 5446768i bk5: 512a 5446235i bk6: 512a 5446820i bk7: 512a 5446278i bk8: 512a 5446816i bk9: 512a 5446273i bk10: 512a 5446681i bk11: 512a 5446141i bk12: 512a 5446899i bk13: 512a 5446333i bk14: 504a 5446929i bk15: 504a 5446358i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0309231
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5450618 n_nop=5437928 n_act=237 n_pre=221 n_req=3058 n_rd=8168 n_write=4064 bw_util=0.004488
n_activity=38121 dram_eff=0.6417
bk0: 508a 5446970i bk1: 508a 5446432i bk2: 512a 5446862i bk3: 512a 5446316i bk4: 512a 5446787i bk5: 512a 5446234i bk6: 512a 5446806i bk7: 512a 5446280i bk8: 512a 5446806i bk9: 512a 5446277i bk10: 512a 5446689i bk11: 512a 5446150i bk12: 512a 5446882i bk13: 512a 5446352i bk14: 504a 5446892i bk15: 504a 5446356i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0310123
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5450618 n_nop=5437942 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.004485
n_activity=37888 dram_eff=0.6453
bk0: 504a 5447014i bk1: 504a 5446451i bk2: 512a 5446892i bk3: 512a 5446326i bk4: 512a 5446801i bk5: 512a 5446240i bk6: 512a 5446819i bk7: 512a 5446280i bk8: 512a 5446821i bk9: 512a 5446278i bk10: 512a 5446701i bk11: 512a 5446150i bk12: 512a 5446847i bk13: 512a 5446291i bk14: 504a 5446842i bk15: 504a 5446317i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0306686
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5450618 n_nop=5437942 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.004485
n_activity=37892 dram_eff=0.6452
bk0: 504a 5447028i bk1: 504a 5446468i bk2: 512a 5446889i bk3: 512a 5446338i bk4: 512a 5446808i bk5: 512a 5446251i bk6: 512a 5446824i bk7: 512a 5446291i bk8: 512a 5446823i bk9: 512a 5446287i bk10: 512a 5446710i bk11: 512a 5446171i bk12: 512a 5446840i bk13: 512a 5446319i bk14: 504a 5446838i bk15: 504a 5446320i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0309064

========= L2 cache stats =========
L2_cache_bank[0]: Access = 49586, Miss = 1022, Miss_rate = 0.021, Pending_hits = 1370, Reservation_fails = 0
L2_cache_bank[1]: Access = 60988, Miss = 1021, Miss_rate = 0.017, Pending_hits = 1338, Reservation_fails = 0
L2_cache_bank[2]: Access = 60988, Miss = 1021, Miss_rate = 0.017, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[3]: Access = 60988, Miss = 1021, Miss_rate = 0.017, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[4]: Access = 60960, Miss = 1020, Miss_rate = 0.017, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[5]: Access = 60960, Miss = 1020, Miss_rate = 0.017, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[6]: Access = 60960, Miss = 1020, Miss_rate = 0.017, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[7]: Access = 49530, Miss = 1020, Miss_rate = 0.021, Pending_hits = 654, Reservation_fails = 0
L2_total_cache_accesses = 464960
L2_total_cache_misses = 8165
L2_total_cache_miss_rate = 0.0176
L2_total_cache_pending_hits = 9956
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 420378
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9866
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 26416
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 63
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 434340
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 30480
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 112
L2_cache_data_port_util = 0.056
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=1722764
icnt_total_pkts_simt_to_mem=586880
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 203.558
	minimum = 6
	maximum = 1692
Network latency average = 107.677
	minimum = 6
	maximum = 1257
Slowest packet = 869086
Flit latency average = 48.1382
	minimum = 6
	maximum = 1257
Slowest flit = 2156956
Fragmentation average = 0.0164418
	minimum = 0
	maximum = 564
Injected packet rate average = 0.00355614
	minimum = 0 (at node 36)
	maximum = 0.0116595 (at node 29)
Accepted packet rate average = 0.00355614
	minimum = 0 (at node 36)
	maximum = 0.0116595 (at node 29)
Injected flit rate average = 0.00883205
	minimum = 0 (at node 36)
	maximum = 0.0422656 (at node 29)
Accepted flit rate average= 0.00883205
	minimum = 0 (at node 36)
	maximum = 0.0145743 (at node 29)
Injected packet length average = 2.48361
Accepted packet length average = 2.48361
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 176.265 (15 samples)
	minimum = 6 (15 samples)
	maximum = 1634 (15 samples)
Network latency average = 93.9787 (15 samples)
	minimum = 6 (15 samples)
	maximum = 1278.53 (15 samples)
Flit latency average = 42.5364 (15 samples)
	minimum = 6 (15 samples)
	maximum = 1278.53 (15 samples)
Fragmentation average = 0.0138677 (15 samples)
	minimum = 0 (15 samples)
	maximum = 420.533 (15 samples)
Injected packet rate average = 0.0033296 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0.0109177 (15 samples)
Accepted packet rate average = 0.0033296 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0.0109177 (15 samples)
Injected flit rate average = 0.00826958 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0.0395804 (15 samples)
Accepted flit rate average = 0.00826958 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0.0136464 (15 samples)
Injected packet size average = 2.48366 (15 samples)
Accepted packet size average = 2.48366 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 23 min, 55 sec (1435 sec)
gpgpu_simulation_rate = 32572 (inst/sec)
gpgpu_simulation_rate = 4757 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400f19 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20Convolution2D_kernelPfS_' to stream 0, gridDim= (8,32,1) blockDim = (32,8,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z20Convolution2D_kernelPfS_'
Destroy streams for kernel 16: size 0
kernel_name = _Z20Convolution2D_kernelPfS_ 
kernel_launch_uid = 16 
gpu_sim_cycle = 174168
gpu_sim_insn = 3116148
gpu_ipc =      17.8916
gpu_tot_sim_cycle = 7263835
gpu_tot_sim_insn = 49858368
gpu_tot_ipc =       6.8639
gpu_tot_issued_cta = 4096
max_total_param_size = 0
gpu_stall_dramfull = 946247
gpu_stall_icnt2sh    = 227403
partiton_reqs_in_parallel = 1326837
partiton_reqs_in_parallel_total    = 22603596
partiton_level_parallism =       7.6181
partiton_level_parallism_total  =       3.2945
partiton_reqs_in_parallel_util = 1326837
partiton_reqs_in_parallel_util_total    = 22603596
gpu_sim_cycle_parition_util = 173304
gpu_tot_sim_cycle_parition_util    = 2921443
partiton_level_parallism_util =       7.6561
partiton_level_parallism_util_total  =       7.7326
partiton_replys_in_parallel = 30988
partiton_replys_in_parallel_total    = 464960
L2_BW  =      16.8640 GB/Sec
L2_BW_total  =       6.4715 GB/Sec
gpu_total_sim_rate=32629

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 815616
	L1I_total_cache_misses = 2458
	L1I_total_cache_miss_rate = 0.0030
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6851
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 65536
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0273
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 5054
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 63744
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5054
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 813158
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2458
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6851
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 65536
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 815616
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1664, 1792, 1792, 1792, 1792, 1792, 1792, 1696, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 944, 896, 896, 896, 896, 896, 896, 896, 896, 896, 896, 896, 896, 896, 896, 896, 896, 896, 896, 896, 896, 896, 896, 896, 896, 896, 896, 896, 896, 896, 896, 896, 896, 896, 896, 896, 896, 896, 896, 896, 896, 896, 896, 896, 896, 896, 896, 896, 896, 
gpgpu_n_tot_thrd_icount = 51134464
gpgpu_n_tot_w_icount = 1597952
gpgpu_n_stall_shd_mem = 4361418
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 463296
gpgpu_n_mem_write_global = 32512
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 9290304
gpgpu_n_store_insn = 1032256
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2097152
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 5054
gpgpu_stall_shd_mem[c_mem][bk_conf] = 5054
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3941911
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 414453
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1774053	W0_Idle:142377237	W0_Scoreboard:28511758	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:243840	W32:1354112
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3706368 {8:463296,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4421632 {136:32512,}
traffic_breakdown_coretomem[INST_ACC_R] = 896 {8:112,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 46622208 {40:170688,136:292608,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 260096 {8:32512,}
traffic_breakdown_memtocore[INST_ACC_R] = 15232 {136:112,}
maxmrqlatency = 114 
maxdqlatency = 0 
maxmflatency = 194603 
averagemflatency = 7536 
max_icnt2mem_latency = 194369 
max_icnt2sh_latency = 7263834 
mrq_lat_table:2228 	830 	630 	894 	2779 	2842 	2026 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	94814 	182436 	117514 	12254 	14373 	25403 	13249 	4121 	8322 	15746 	7604 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	53156 	2052 	9246 	31554 	60075 	75239 	138534 	28060 	11263 	13116 	26110 	11762 	4124 	8324 	15740 	7593 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	306161 	144077 	12890 	196 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1656 	1168 	5304 	9816 	14568 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	331 	60 	149 	133 	77 	57 	81 	113 	242 	385 	198 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[1]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[2]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[3]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
maximum service time to same row:
dram[0]:    135462    135463    140671    140673    129043    129042    117224    117225    101597    101597     72941     72940    162909    162910    173329    173330 
dram[1]:    135463    135462    140671    140673    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[2]:    135462    135463    140672    140672    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[3]:    135463    135462    140672    140672    129042    129044    117224    117225    101597    101597     72941     72939    162909    162910    173329    173330 
average row accesses per activate:
dram[0]: 17.272728 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[1]: 17.181818 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[2]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[3]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
average row locality = 12229/896 = 13.648438
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[1]:       127       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[2]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[3]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
total reads: 8165
bank skew: 128/126 = 1.02
chip skew: 2043/2040 = 1.00
number of total write accesses:
dram[0]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[1]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[2]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[3]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
total reads: 4064
bank skew: 64/62 = 1.03
chip skew: 1016/1016 = 1.00
average mf latency per bank:
dram[0]:     283125    290744    334975    340763    330925    334881    353743    359864    368142    375507    372808    378661    186693    191672    210167    215867
dram[1]:     291156    291215    339126    338517    332746    333800    358766    357856    375173    372997    378603    377260    194733    192445    214797    215330
dram[2]:     294529    291717    340999    343832    334713    335823    358640    359183    372371    374978    376738    379259    192023    192312    215653    214912
dram[3]:     292252    259032    341414    303352    334263    292007    357116    312924    372840    327443    379556    328865    194583    170028    214003    189672
maximum mf latency per bank:
dram[0]:     181595    181568    178972    178956    194603    194599    194602    194598    194354    194336    191729    191726    178995    178995    181303    181296
dram[1]:     181581    181567    178952    178955    194585    194598    194599    194597    194347    194335    191727    191724    178992    178995    181296    181295
dram[2]:     181566    181578    178952    178952    194602    194588    194598    194603    194347    194334    191733    191717    178992    178994    181303    181288
dram[3]:     181574    181588    178947    178960    194586    194600    194603    194595    194347    194339    191729    191723    178991    178992    181300    181294
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5774021 n_nop=5761329 n_act=236 n_pre=220 n_req=3059 n_rd=8172 n_write=4064 bw_util=0.004238
n_activity=38187 dram_eff=0.6408
bk0: 512a 5770377i bk1: 508a 5769841i bk2: 512a 5770276i bk3: 512a 5769720i bk4: 512a 5770171i bk5: 512a 5769638i bk6: 512a 5770223i bk7: 512a 5769681i bk8: 512a 5770219i bk9: 512a 5769676i bk10: 512a 5770084i bk11: 512a 5769544i bk12: 512a 5770302i bk13: 512a 5769736i bk14: 504a 5770332i bk15: 504a 5769761i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0291911
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5774021 n_nop=5761331 n_act=237 n_pre=221 n_req=3058 n_rd=8168 n_write=4064 bw_util=0.004237
n_activity=38121 dram_eff=0.6417
bk0: 508a 5770373i bk1: 508a 5769835i bk2: 512a 5770265i bk3: 512a 5769719i bk4: 512a 5770190i bk5: 512a 5769637i bk6: 512a 5770209i bk7: 512a 5769683i bk8: 512a 5770209i bk9: 512a 5769680i bk10: 512a 5770092i bk11: 512a 5769553i bk12: 512a 5770285i bk13: 512a 5769755i bk14: 504a 5770295i bk15: 504a 5769759i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0292753
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5774021 n_nop=5761345 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.004234
n_activity=37888 dram_eff=0.6453
bk0: 504a 5770417i bk1: 504a 5769854i bk2: 512a 5770295i bk3: 512a 5769729i bk4: 512a 5770204i bk5: 512a 5769643i bk6: 512a 5770222i bk7: 512a 5769683i bk8: 512a 5770224i bk9: 512a 5769681i bk10: 512a 5770104i bk11: 512a 5769553i bk12: 512a 5770250i bk13: 512a 5769694i bk14: 504a 5770245i bk15: 504a 5769720i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0289509
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5774021 n_nop=5761345 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.004234
n_activity=37892 dram_eff=0.6452
bk0: 504a 5770431i bk1: 504a 5769871i bk2: 512a 5770292i bk3: 512a 5769741i bk4: 512a 5770211i bk5: 512a 5769654i bk6: 512a 5770227i bk7: 512a 5769694i bk8: 512a 5770226i bk9: 512a 5769690i bk10: 512a 5770113i bk11: 512a 5769574i bk12: 512a 5770243i bk13: 512a 5769722i bk14: 504a 5770241i bk15: 504a 5769723i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0291753

========= L2 cache stats =========
L2_cache_bank[0]: Access = 52888, Miss = 1022, Miss_rate = 0.019, Pending_hits = 1370, Reservation_fails = 0
L2_cache_bank[1]: Access = 65052, Miss = 1021, Miss_rate = 0.016, Pending_hits = 1338, Reservation_fails = 0
L2_cache_bank[2]: Access = 65052, Miss = 1021, Miss_rate = 0.016, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[3]: Access = 65052, Miss = 1021, Miss_rate = 0.016, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[4]: Access = 65024, Miss = 1020, Miss_rate = 0.016, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[5]: Access = 65024, Miss = 1020, Miss_rate = 0.016, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[6]: Access = 65024, Miss = 1020, Miss_rate = 0.016, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[7]: Access = 52832, Miss = 1020, Miss_rate = 0.019, Pending_hits = 654, Reservation_fails = 0
L2_total_cache_accesses = 495948
L2_total_cache_misses = 8165
L2_total_cache_miss_rate = 0.0165
L2_total_cache_pending_hits = 9956
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 449334
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9866
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 28448
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 63
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 463296
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32512
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 112
L2_cache_data_port_util = 0.057
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=1837572
icnt_total_pkts_simt_to_mem=625996
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 204.344
	minimum = 6
	maximum = 1748
Network latency average = 108.249
	minimum = 6
	maximum = 1382
Slowest packet = 931085
Flit latency average = 48.3565
	minimum = 6
	maximum = 1382
Slowest flit = 2338976
Fragmentation average = 0.00693817
	minimum = 0
	maximum = 195
Injected packet rate average = 0.00355842
	minimum = 0 (at node 36)
	maximum = 0.011667 (at node 29)
Accepted packet rate average = 0.00355842
	minimum = 0 (at node 36)
	maximum = 0.011667 (at node 29)
Injected flit rate average = 0.00883772
	minimum = 0 (at node 36)
	maximum = 0.0422927 (at node 29)
Accepted flit rate average= 0.00883772
	minimum = 0 (at node 36)
	maximum = 0.0145837 (at node 29)
Injected packet length average = 2.48361
Accepted packet length average = 2.48361
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 178.02 (16 samples)
	minimum = 6 (16 samples)
	maximum = 1641.12 (16 samples)
Network latency average = 94.8706 (16 samples)
	minimum = 6 (16 samples)
	maximum = 1285 (16 samples)
Flit latency average = 42.9001 (16 samples)
	minimum = 6 (16 samples)
	maximum = 1285 (16 samples)
Fragmentation average = 0.0134346 (16 samples)
	minimum = 0 (16 samples)
	maximum = 406.438 (16 samples)
Injected packet rate average = 0.0033439 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0.0109645 (16 samples)
Accepted packet rate average = 0.0033439 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0.0109645 (16 samples)
Injected flit rate average = 0.00830509 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0.0397499 (16 samples)
Accepted flit rate average = 0.00830509 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0.013705 (16 samples)
Injected packet size average = 2.48366 (16 samples)
Accepted packet size average = 2.48366 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 25 min, 28 sec (1528 sec)
gpgpu_simulation_rate = 32629 (inst/sec)
gpgpu_simulation_rate = 4753 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400f19 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20Convolution2D_kernelPfS_' to stream 0, gridDim= (8,32,1) blockDim = (32,8,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z20Convolution2D_kernelPfS_'
Destroy streams for kernel 17: size 0
kernel_name = _Z20Convolution2D_kernelPfS_ 
kernel_launch_uid = 17 
gpu_sim_cycle = 174223
gpu_sim_insn = 3116148
gpu_ipc =      17.8860
gpu_tot_sim_cycle = 7700198
gpu_tot_sim_insn = 52974516
gpu_tot_ipc =       6.8796
gpu_tot_issued_cta = 4352
max_total_param_size = 0
gpu_stall_dramfull = 1014146
gpu_stall_icnt2sh    = 242831
partiton_reqs_in_parallel = 1325885
partiton_reqs_in_parallel_total    = 23930433
partiton_level_parallism =       7.6103
partiton_level_parallism_total  =       3.2800
partiton_reqs_in_parallel_util = 1325885
partiton_reqs_in_parallel_util_total    = 23930433
gpu_sim_cycle_parition_util = 173242
gpu_tot_sim_cycle_parition_util    = 3094747
partiton_level_parallism_util =       7.6534
partiton_level_parallism_util_total  =       7.7284
partiton_replys_in_parallel = 30988
partiton_replys_in_parallel_total    = 495948
L2_BW  =      16.8587 GB/Sec
L2_BW_total  =       6.4862 GB/Sec
gpu_total_sim_rate=32659

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 866592
	L1I_total_cache_misses = 2458
	L1I_total_cache_miss_rate = 0.0028
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6851
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 69632
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0257
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 5054
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 67840
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5054
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 864134
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2458
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6851
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 69632
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 866592
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1776, 1904, 1904, 1904, 1904, 1904, 1904, 1808, 1064, 1064, 1064, 1064, 1064, 1064, 1064, 1000, 952, 952, 952, 952, 952, 952, 952, 952, 952, 952, 952, 952, 952, 952, 952, 952, 952, 952, 952, 952, 952, 952, 952, 952, 952, 952, 952, 952, 952, 952, 952, 952, 952, 952, 952, 952, 952, 952, 952, 952, 952, 952, 952, 952, 952, 952, 952, 952, 
gpgpu_n_tot_thrd_icount = 54330368
gpgpu_n_tot_w_icount = 1697824
gpgpu_n_stall_shd_mem = 4665230
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 492252
gpgpu_n_mem_write_global = 34544
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 9870948
gpgpu_n_store_insn = 1096772
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2228224
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 5054
gpgpu_stall_shd_mem[c_mem][bk_conf] = 5054
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4216245
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 443931
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1892449	W0_Idle:151235311	W0_Scoreboard:29200448	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:259080	W32:1438744
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3938016 {8:492252,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4697984 {136:34544,}
traffic_breakdown_coretomem[INST_ACC_R] = 896 {8:112,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 49536096 {40:181356,136:310896,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 276352 {8:34544,}
traffic_breakdown_memtocore[INST_ACC_R] = 15232 {136:112,}
maxmrqlatency = 114 
maxdqlatency = 0 
maxmflatency = 194603 
averagemflatency = 7414 
max_icnt2mem_latency = 194369 
max_icnt2sh_latency = 7700197 
mrq_lat_table:2228 	830 	630 	894 	2779 	2842 	2026 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	98438 	195489 	125855 	13076 	15415 	27028 	14143 	4289 	8701 	16565 	7825 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	53786 	2208 	9861 	33710 	64271 	80939 	148504 	29853 	12010 	14108 	27848 	12472 	4292 	8701 	16561 	7812 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	324565 	153695 	13799 	221 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1656 	1168 	5304 	9816 	16600 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	337 	64 	159 	140 	84 	59 	86 	119 	255 	412 	204 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[1]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[2]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[3]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
maximum service time to same row:
dram[0]:    135462    135463    140671    140673    129043    129042    117224    117225    101597    101597     72941     72940    162909    162910    173329    173330 
dram[1]:    135463    135462    140671    140673    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[2]:    135462    135463    140672    140672    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[3]:    135463    135462    140672    140672    129042    129044    117224    117225    101597    101597     72941     72939    162909    162910    173329    173330 
average row accesses per activate:
dram[0]: 17.272728 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[1]: 17.181818 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[2]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[3]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
average row locality = 12229/896 = 13.648438
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[1]:       127       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[2]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[3]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
total reads: 8165
bank skew: 128/126 = 1.02
chip skew: 2043/2040 = 1.00
number of total write accesses:
dram[0]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[1]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[2]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[3]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
total reads: 4064
bank skew: 64/62 = 1.03
chip skew: 1016/1016 = 1.00
average mf latency per bank:
dram[0]:     293085    301126    351032    357261    344417    348560    367739    374358    388487    396379    391483    397664    194853    200287    218152    224245
dram[1]:     301517    301773    355380    354891    346053    347437    373087    372160    395930    393674    397540    396229    203497    201084    223091    223835
dram[2]:     305130    302180    357423    360593    348368    349447    373046    373610    392943    395814    395530    398272    200596    200930    224143    223359
dram[3]:     302526    268736    357916    318942    347826    304793    371246    326344    393324    347224    398484    346583    203370    178240    222299    197641
maximum mf latency per bank:
dram[0]:     181595    181568    178972    178956    194603    194599    194602    194598    194354    194336    191729    191726    178995    178995    181303    181296
dram[1]:     181581    181567    178952    178955    194585    194598    194599    194597    194347    194335    191727    191724    178992    178995    181296    181295
dram[2]:     181566    181578    178952    178952    194602    194588    194598    194603    194347    194334    191733    191717    178992    178994    181303    181288
dram[3]:     181574    181588    178947    178960    194586    194600    194603    194595    194347    194339    191729    191723    178991    178992    181300    181294
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6097526 n_nop=6084834 n_act=236 n_pre=220 n_req=3059 n_rd=8172 n_write=4064 bw_util=0.004013
n_activity=38187 dram_eff=0.6408
bk0: 512a 6093882i bk1: 508a 6093346i bk2: 512a 6093781i bk3: 512a 6093225i bk4: 512a 6093676i bk5: 512a 6093143i bk6: 512a 6093728i bk7: 512a 6093186i bk8: 512a 6093724i bk9: 512a 6093181i bk10: 512a 6093589i bk11: 512a 6093049i bk12: 512a 6093807i bk13: 512a 6093241i bk14: 504a 6093837i bk15: 504a 6093266i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0276424
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6097526 n_nop=6084836 n_act=237 n_pre=221 n_req=3058 n_rd=8168 n_write=4064 bw_util=0.004012
n_activity=38121 dram_eff=0.6417
bk0: 508a 6093878i bk1: 508a 6093340i bk2: 512a 6093770i bk3: 512a 6093224i bk4: 512a 6093695i bk5: 512a 6093142i bk6: 512a 6093714i bk7: 512a 6093188i bk8: 512a 6093714i bk9: 512a 6093185i bk10: 512a 6093597i bk11: 512a 6093058i bk12: 512a 6093790i bk13: 512a 6093260i bk14: 504a 6093800i bk15: 504a 6093264i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0277221
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6097526 n_nop=6084850 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.004009
n_activity=37888 dram_eff=0.6453
bk0: 504a 6093922i bk1: 504a 6093359i bk2: 512a 6093800i bk3: 512a 6093234i bk4: 512a 6093709i bk5: 512a 6093148i bk6: 512a 6093727i bk7: 512a 6093188i bk8: 512a 6093729i bk9: 512a 6093186i bk10: 512a 6093609i bk11: 512a 6093058i bk12: 512a 6093755i bk13: 512a 6093199i bk14: 504a 6093750i bk15: 504a 6093225i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0274149
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6097526 n_nop=6084850 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.004009
n_activity=37892 dram_eff=0.6452
bk0: 504a 6093936i bk1: 504a 6093376i bk2: 512a 6093797i bk3: 512a 6093246i bk4: 512a 6093716i bk5: 512a 6093159i bk6: 512a 6093732i bk7: 512a 6093199i bk8: 512a 6093731i bk9: 512a 6093195i bk10: 512a 6093618i bk11: 512a 6093079i bk12: 512a 6093748i bk13: 512a 6093227i bk14: 504a 6093746i bk15: 504a 6093228i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0276274

========= L2 cache stats =========
L2_cache_bank[0]: Access = 56190, Miss = 1022, Miss_rate = 0.018, Pending_hits = 1370, Reservation_fails = 0
L2_cache_bank[1]: Access = 69116, Miss = 1021, Miss_rate = 0.015, Pending_hits = 1338, Reservation_fails = 0
L2_cache_bank[2]: Access = 69116, Miss = 1021, Miss_rate = 0.015, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[3]: Access = 69116, Miss = 1021, Miss_rate = 0.015, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[4]: Access = 69088, Miss = 1020, Miss_rate = 0.015, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[5]: Access = 69088, Miss = 1020, Miss_rate = 0.015, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[6]: Access = 69088, Miss = 1020, Miss_rate = 0.015, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[7]: Access = 56134, Miss = 1020, Miss_rate = 0.018, Pending_hits = 654, Reservation_fails = 0
L2_total_cache_accesses = 526936
L2_total_cache_misses = 8165
L2_total_cache_miss_rate = 0.0155
L2_total_cache_pending_hits = 9956
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 478290
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9866
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 30480
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 63
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 492252
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 34544
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 112
L2_cache_data_port_util = 0.057
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=1952380
icnt_total_pkts_simt_to_mem=665112
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 199.631
	minimum = 6
	maximum = 2314
Network latency average = 106.202
	minimum = 6
	maximum = 1644
Slowest packet = 993062
Flit latency average = 47.5662
	minimum = 6
	maximum = 1644
Slowest flit = 2540626
Fragmentation average = 0.00735769
	minimum = 0
	maximum = 223
Injected packet rate average = 0.0035573
	minimum = 0 (at node 36)
	maximum = 0.0116633 (at node 29)
Accepted packet rate average = 0.0035573
	minimum = 0 (at node 36)
	maximum = 0.0116633 (at node 29)
Injected flit rate average = 0.00883493
	minimum = 0 (at node 36)
	maximum = 0.0422794 (at node 29)
Accepted flit rate average= 0.00883493
	minimum = 0 (at node 36)
	maximum = 0.0145791 (at node 29)
Injected packet length average = 2.48361
Accepted packet length average = 2.48361
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 179.292 (17 samples)
	minimum = 6 (17 samples)
	maximum = 1680.71 (17 samples)
Network latency average = 95.5371 (17 samples)
	minimum = 6 (17 samples)
	maximum = 1306.12 (17 samples)
Flit latency average = 43.1746 (17 samples)
	minimum = 6 (17 samples)
	maximum = 1306.12 (17 samples)
Fragmentation average = 0.0130772 (17 samples)
	minimum = 0 (17 samples)
	maximum = 395.647 (17 samples)
Injected packet rate average = 0.00335645 (17 samples)
	minimum = 0 (17 samples)
	maximum = 0.0110056 (17 samples)
Accepted packet rate average = 0.00335645 (17 samples)
	minimum = 0 (17 samples)
	maximum = 0.0110056 (17 samples)
Injected flit rate average = 0.00833626 (17 samples)
	minimum = 0 (17 samples)
	maximum = 0.0398987 (17 samples)
Accepted flit rate average = 0.00833626 (17 samples)
	minimum = 0 (17 samples)
	maximum = 0.0137564 (17 samples)
Injected packet size average = 2.48365 (17 samples)
Accepted packet size average = 2.48365 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 27 min, 2 sec (1622 sec)
gpgpu_simulation_rate = 32659 (inst/sec)
gpgpu_simulation_rate = 4747 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400f19 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20Convolution2D_kernelPfS_' to stream 0, gridDim= (8,32,1) blockDim = (32,8,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z20Convolution2D_kernelPfS_'
Destroy streams for kernel 18: size 0
kernel_name = _Z20Convolution2D_kernelPfS_ 
kernel_launch_uid = 18 
gpu_sim_cycle = 174179
gpu_sim_insn = 3116148
gpu_ipc =      17.8905
gpu_tot_sim_cycle = 8136517
gpu_tot_sim_insn = 56090664
gpu_tot_ipc =       6.8937
gpu_tot_issued_cta = 4608
max_total_param_size = 0
gpu_stall_dramfull = 1081727
gpu_stall_icnt2sh    = 257865
partiton_reqs_in_parallel = 1325851
partiton_reqs_in_parallel_total    = 25256318
partiton_level_parallism =       7.6120
partiton_level_parallism_total  =       3.2670
partiton_reqs_in_parallel_util = 1325851
partiton_reqs_in_parallel_util_total    = 25256318
gpu_sim_cycle_parition_util = 172829
gpu_tot_sim_cycle_parition_util    = 3267989
partiton_level_parallism_util =       7.6715
partiton_level_parallism_util_total  =       7.7255
partiton_replys_in_parallel = 30988
partiton_replys_in_parallel_total    = 526936
L2_BW  =      16.8629 GB/Sec
L2_BW_total  =       6.4994 GB/Sec
gpu_total_sim_rate=32686

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 917568
	L1I_total_cache_misses = 2458
	L1I_total_cache_miss_rate = 0.0027
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6851
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 73728
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0243
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 5054
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 71936
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5054
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 915110
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2458
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6851
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 73728
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 917568
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1888, 2016, 2016, 2016, 2016, 2016, 2016, 1920, 1120, 1120, 1120, 1120, 1120, 1120, 1120, 1056, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 1008, 
gpgpu_n_tot_thrd_icount = 57526272
gpgpu_n_tot_w_icount = 1797696
gpgpu_n_stall_shd_mem = 4976659
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 521208
gpgpu_n_mem_write_global = 36576
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10451592
gpgpu_n_store_insn = 1161288
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2359296
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 5054
gpgpu_stall_shd_mem[c_mem][bk_conf] = 5054
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4498982
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 472623
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2030177	W0_Idle:160086546	W0_Scoreboard:29874341	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:274320	W32:1523376
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4169664 {8:521208,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4974336 {136:36576,}
traffic_breakdown_coretomem[INST_ACC_R] = 896 {8:112,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52449984 {40:192024,136:329184,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 292608 {8:36576,}
traffic_breakdown_memtocore[INST_ACC_R] = 15232 {136:112,}
maxmrqlatency = 114 
maxdqlatency = 0 
maxmflatency = 194603 
averagemflatency = 7289 
max_icnt2mem_latency = 194369 
max_icnt2sh_latency = 8136516 
mrq_lat_table:2228 	830 	630 	894 	2779 	2842 	2026 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	102240 	208232 	134265 	13860 	16433 	28885 	14974 	4480 	9111 	17285 	8047 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	54467 	2336 	10537 	36298 	68933 	85668 	158264 	31787 	12734 	15023 	29790 	13179 	4482 	9112 	17282 	8032 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	343135 	162988 	14883 	230 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1656 	1168 	5304 	9816 	18632 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	343 	68 	166 	153 	89 	62 	91 	126 	268 	435 	210 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[1]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[2]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[3]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
maximum service time to same row:
dram[0]:    135462    135463    140671    140673    129043    129042    117224    117225    101597    101597     72941     72940    162909    162910    173329    173330 
dram[1]:    135463    135462    140671    140673    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[2]:    135462    135463    140672    140672    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[3]:    135463    135462    140672    140672    129042    129044    117224    117225    101597    101597     72941     72939    162909    162910    173329    173330 
average row accesses per activate:
dram[0]: 17.272728 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[1]: 17.181818 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[2]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[3]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
average row locality = 12229/896 = 13.648438
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[1]:       127       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[2]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[3]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
total reads: 8165
bank skew: 128/126 = 1.02
chip skew: 2043/2040 = 1.00
number of total write accesses:
dram[0]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[1]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[2]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[3]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
total reads: 4064
bank skew: 64/62 = 1.03
chip skew: 1016/1016 = 1.00
average mf latency per bank:
dram[0]:     303884    312297    366606    373161    361012    365613    380558    387776    405850    414253    407611    413945    199182    205045    227899    234409
dram[1]:     312617    312950    371062    370607    362870    364234    386307    385383    413481    411292    413774    412668    208098    205800    233054    233812
dram[2]:     316687    313532    373292    376488    365253    366531    386227    386821    410519    413636    411882    414729    205368    205657    234233    233460
dram[3]:     313965    279193    373672    333854    364659    320795    384370    338588    411036    363840    414740    361754    208009    182359    232257    207129
maximum mf latency per bank:
dram[0]:     181595    181568    178972    178956    194603    194599    194602    194598    194354    194336    191729    191726    178995    178995    181303    181296
dram[1]:     181581    181567    178952    178955    194585    194598    194599    194597    194347    194335    191727    191724    178992    178995    181296    181295
dram[2]:     181566    181578    178952    178952    194602    194588    194598    194603    194347    194334    191733    191717    178992    178994    181303    181288
dram[3]:     181574    181588    178947    178960    194586    194600    194603    194595    194347    194339    191729    191723    178991    178992    181300    181294
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6420950 n_nop=6408258 n_act=236 n_pre=220 n_req=3059 n_rd=8172 n_write=4064 bw_util=0.003811
n_activity=38187 dram_eff=0.6408
bk0: 512a 6417306i bk1: 508a 6416770i bk2: 512a 6417205i bk3: 512a 6416649i bk4: 512a 6417100i bk5: 512a 6416567i bk6: 512a 6417152i bk7: 512a 6416610i bk8: 512a 6417148i bk9: 512a 6416605i bk10: 512a 6417013i bk11: 512a 6416473i bk12: 512a 6417231i bk13: 512a 6416665i bk14: 504a 6417261i bk15: 504a 6416690i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.02625
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6420950 n_nop=6408260 n_act=237 n_pre=221 n_req=3058 n_rd=8168 n_write=4064 bw_util=0.00381
n_activity=38121 dram_eff=0.6417
bk0: 508a 6417302i bk1: 508a 6416764i bk2: 512a 6417194i bk3: 512a 6416648i bk4: 512a 6417119i bk5: 512a 6416566i bk6: 512a 6417138i bk7: 512a 6416612i bk8: 512a 6417138i bk9: 512a 6416609i bk10: 512a 6417021i bk11: 512a 6416482i bk12: 512a 6417214i bk13: 512a 6416684i bk14: 504a 6417224i bk15: 504a 6416688i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0263257
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6420950 n_nop=6408274 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.003808
n_activity=37888 dram_eff=0.6453
bk0: 504a 6417346i bk1: 504a 6416783i bk2: 512a 6417224i bk3: 512a 6416658i bk4: 512a 6417133i bk5: 512a 6416572i bk6: 512a 6417151i bk7: 512a 6416612i bk8: 512a 6417153i bk9: 512a 6416610i bk10: 512a 6417033i bk11: 512a 6416482i bk12: 512a 6417179i bk13: 512a 6416623i bk14: 504a 6417174i bk15: 504a 6416649i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.026034
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6420950 n_nop=6408274 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.003808
n_activity=37892 dram_eff=0.6452
bk0: 504a 6417360i bk1: 504a 6416800i bk2: 512a 6417221i bk3: 512a 6416670i bk4: 512a 6417140i bk5: 512a 6416583i bk6: 512a 6417156i bk7: 512a 6416623i bk8: 512a 6417155i bk9: 512a 6416619i bk10: 512a 6417042i bk11: 512a 6416503i bk12: 512a 6417172i bk13: 512a 6416651i bk14: 504a 6417170i bk15: 504a 6416652i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0262358

========= L2 cache stats =========
L2_cache_bank[0]: Access = 59492, Miss = 1022, Miss_rate = 0.017, Pending_hits = 1370, Reservation_fails = 0
L2_cache_bank[1]: Access = 73180, Miss = 1021, Miss_rate = 0.014, Pending_hits = 1338, Reservation_fails = 0
L2_cache_bank[2]: Access = 73180, Miss = 1021, Miss_rate = 0.014, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[3]: Access = 73180, Miss = 1021, Miss_rate = 0.014, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[4]: Access = 73152, Miss = 1020, Miss_rate = 0.014, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[5]: Access = 73152, Miss = 1020, Miss_rate = 0.014, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[6]: Access = 73152, Miss = 1020, Miss_rate = 0.014, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[7]: Access = 59436, Miss = 1020, Miss_rate = 0.017, Pending_hits = 654, Reservation_fails = 0
L2_total_cache_accesses = 557924
L2_total_cache_misses = 8165
L2_total_cache_miss_rate = 0.0146
L2_total_cache_pending_hits = 9956
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 507246
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9866
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 32512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 63
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 521208
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 36576
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 112
L2_cache_data_port_util = 0.058
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2067188
icnt_total_pkts_simt_to_mem=704228
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 202.295
	minimum = 6
	maximum = 2618
Network latency average = 107.129
	minimum = 6
	maximum = 1820
Slowest packet = 1055179
Flit latency average = 48.0311
	minimum = 6
	maximum = 1820
Slowest flit = 2702062
Fragmentation average = 0.0143927
	minimum = 0
	maximum = 275
Injected packet rate average = 0.0035582
	minimum = 0 (at node 36)
	maximum = 0.0116662 (at node 29)
Accepted packet rate average = 0.0035582
	minimum = 0 (at node 36)
	maximum = 0.0116662 (at node 29)
Injected flit rate average = 0.00883717
	minimum = 0 (at node 36)
	maximum = 0.0422901 (at node 29)
Accepted flit rate average= 0.00883717
	minimum = 0 (at node 36)
	maximum = 0.0145828 (at node 29)
Injected packet length average = 2.48361
Accepted packet length average = 2.48361
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 180.57 (18 samples)
	minimum = 6 (18 samples)
	maximum = 1732.78 (18 samples)
Network latency average = 96.1811 (18 samples)
	minimum = 6 (18 samples)
	maximum = 1334.67 (18 samples)
Flit latency average = 43.4444 (18 samples)
	minimum = 6 (18 samples)
	maximum = 1334.67 (18 samples)
Fragmentation average = 0.0131503 (18 samples)
	minimum = 0 (18 samples)
	maximum = 388.944 (18 samples)
Injected packet rate average = 0.00336766 (18 samples)
	minimum = 0 (18 samples)
	maximum = 0.0110423 (18 samples)
Accepted packet rate average = 0.00336766 (18 samples)
	minimum = 0 (18 samples)
	maximum = 0.0110423 (18 samples)
Injected flit rate average = 0.00836409 (18 samples)
	minimum = 0 (18 samples)
	maximum = 0.0400315 (18 samples)
Accepted flit rate average = 0.00836409 (18 samples)
	minimum = 0 (18 samples)
	maximum = 0.0138023 (18 samples)
Injected packet size average = 2.48365 (18 samples)
Accepted packet size average = 2.48365 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 28 min, 36 sec (1716 sec)
gpgpu_simulation_rate = 32686 (inst/sec)
gpgpu_simulation_rate = 4741 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400f19 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20Convolution2D_kernelPfS_' to stream 0, gridDim= (8,32,1) blockDim = (32,8,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z20Convolution2D_kernelPfS_'
Destroy streams for kernel 19: size 0
kernel_name = _Z20Convolution2D_kernelPfS_ 
kernel_launch_uid = 19 
gpu_sim_cycle = 174621
gpu_sim_insn = 3116148
gpu_ipc =      17.8452
gpu_tot_sim_cycle = 8573278
gpu_tot_sim_insn = 59206812
gpu_tot_ipc =       6.9060
gpu_tot_issued_cta = 4864
max_total_param_size = 0
gpu_stall_dramfull = 1148887
gpu_stall_icnt2sh    = 272657
partiton_reqs_in_parallel = 1329808
partiton_reqs_in_parallel_total    = 26582169
partiton_level_parallism =       7.6154
partiton_level_parallism_total  =       3.2557
partiton_reqs_in_parallel_util = 1329808
partiton_reqs_in_parallel_util_total    = 26582169
gpu_sim_cycle_parition_util = 173540
gpu_tot_sim_cycle_parition_util    = 3440818
partiton_level_parallism_util =       7.6628
partiton_level_parallism_util_total  =       7.7225
partiton_replys_in_parallel = 30988
partiton_replys_in_parallel_total    = 557924
L2_BW  =      16.8202 GB/Sec
L2_BW_total  =       6.5109 GB/Sec
gpu_total_sim_rate=32692

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 968544
	L1I_total_cache_misses = 2458
	L1I_total_cache_miss_rate = 0.0025
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6851
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 77824
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0230
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 5054
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 76032
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5054
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 966086
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2458
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6851
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 77824
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 968544
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2000, 2128, 2128, 2128, 2128, 2128, 2128, 2032, 1176, 1176, 1176, 1176, 1176, 1176, 1176, 1112, 1064, 1064, 1064, 1064, 1064, 1064, 1064, 1064, 1064, 1064, 1064, 1064, 1064, 1064, 1064, 1064, 1064, 1064, 1064, 1064, 1064, 1064, 1064, 1064, 1064, 1064, 1064, 1064, 1064, 1064, 1064, 1064, 1064, 1064, 1064, 1064, 1064, 1064, 1064, 1064, 1064, 1064, 1064, 1064, 1064, 1064, 1064, 1064, 
gpgpu_n_tot_thrd_icount = 60722176
gpgpu_n_tot_w_icount = 1897568
gpgpu_n_stall_shd_mem = 5286201
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 550164
gpgpu_n_mem_write_global = 38608
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 11032236
gpgpu_n_store_insn = 1225804
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2490368
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 5054
gpgpu_stall_shd_mem[c_mem][bk_conf] = 5054
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4778567
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 502580
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2158900	W0_Idle:168961662	W0_Scoreboard:30558110	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:289560	W32:1608008
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4401312 {8:550164,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5250688 {136:38608,}
traffic_breakdown_coretomem[INST_ACC_R] = 896 {8:112,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 55363872 {40:202692,136:347472,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 308864 {8:38608,}
traffic_breakdown_memtocore[INST_ACC_R] = 15232 {136:112,}
maxmrqlatency = 114 
maxdqlatency = 0 
maxmflatency = 194603 
averagemflatency = 7182 
max_icnt2mem_latency = 194369 
max_icnt2sh_latency = 8573277 
mrq_lat_table:2228 	830 	630 	894 	2779 	2842 	2026 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	105909 	221286 	142386 	14679 	17535 	30675 	15856 	4677 	9483 	18082 	8232 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	55156 	2489 	11161 	38533 	73416 	90868 	167987 	33717 	13561 	15992 	31580 	13997 	4676 	9483 	18079 	8217 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	361670 	172448 	15836 	238 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1656 	1168 	5304 	9816 	18632 	2032 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	348 	72 	177 	163 	93 	66 	97 	133 	280 	462 	215 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[1]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[2]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[3]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
maximum service time to same row:
dram[0]:    135462    135463    140671    140673    129043    129042    117224    117225    101597    101597     72941     72940    162909    162910    173329    173330 
dram[1]:    135463    135462    140671    140673    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[2]:    135462    135463    140672    140672    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[3]:    135463    135462    140672    140672    129042    129044    117224    117225    101597    101597     72941     72939    162909    162910    173329    173330 
average row accesses per activate:
dram[0]: 17.272728 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[1]: 17.181818 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[2]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[3]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
average row locality = 12229/896 = 13.648438
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[1]:       127       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[2]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[3]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
total reads: 8165
bank skew: 128/126 = 1.02
chip skew: 2043/2040 = 1.00
number of total write accesses:
dram[0]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[1]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[2]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[3]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
total reads: 4064
bank skew: 64/62 = 1.03
chip skew: 1016/1016 = 1.00
average mf latency per bank:
dram[0]:     318559    327505    383577    390693    376559    381731    390571    398201    418550    427429    427317    434242    204934    211166    236540    243468
dram[1]:     327781    328045    388591    387849    378780    379887    396894    395654    426530    424313    434151    432925    214123    211767    242232    242751
dram[2]:     331833    328905    390740    394011    381024    382553    396338    397278    423495    426875    432261    435075    211457    211741    243210    242430
dram[3]:     329204    293504    391198    350339    380923    335875    394890    348087    424145    375746    435230    380911    214098    188012    241276    215485
maximum mf latency per bank:
dram[0]:     181595    181568    178972    178956    194603    194599    194602    194598    194354    194336    191729    191726    178995    178995    181303    181296
dram[1]:     181581    181567    178952    178955    194585    194598    194599    194597    194347    194335    191727    191724    178992    178995    181296    181295
dram[2]:     181566    181578    178952    178952    194602    194588    194598    194603    194347    194334    191733    191717    178992    178994    181303    181288
dram[3]:     181574    181588    178947    178960    194586    194600    194603    194595    194347    194339    191729    191723    178991    178992    181300    181294
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6745194 n_nop=6732502 n_act=236 n_pre=220 n_req=3059 n_rd=8172 n_write=4064 bw_util=0.003628
n_activity=38187 dram_eff=0.6408
bk0: 512a 6741550i bk1: 508a 6741014i bk2: 512a 6741449i bk3: 512a 6740893i bk4: 512a 6741344i bk5: 512a 6740811i bk6: 512a 6741396i bk7: 512a 6740854i bk8: 512a 6741392i bk9: 512a 6740849i bk10: 512a 6741257i bk11: 512a 6740717i bk12: 512a 6741475i bk13: 512a 6740909i bk14: 504a 6741505i bk15: 504a 6740934i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0249882
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6745194 n_nop=6732504 n_act=237 n_pre=221 n_req=3058 n_rd=8168 n_write=4064 bw_util=0.003627
n_activity=38121 dram_eff=0.6417
bk0: 508a 6741546i bk1: 508a 6741008i bk2: 512a 6741438i bk3: 512a 6740892i bk4: 512a 6741363i bk5: 512a 6740810i bk6: 512a 6741382i bk7: 512a 6740856i bk8: 512a 6741382i bk9: 512a 6740853i bk10: 512a 6741265i bk11: 512a 6740726i bk12: 512a 6741458i bk13: 512a 6740928i bk14: 504a 6741468i bk15: 504a 6740932i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0250602
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6745194 n_nop=6732518 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.003625
n_activity=37888 dram_eff=0.6453
bk0: 504a 6741590i bk1: 504a 6741027i bk2: 512a 6741468i bk3: 512a 6740902i bk4: 512a 6741377i bk5: 512a 6740816i bk6: 512a 6741395i bk7: 512a 6740856i bk8: 512a 6741397i bk9: 512a 6740854i bk10: 512a 6741277i bk11: 512a 6740726i bk12: 512a 6741423i bk13: 512a 6740867i bk14: 504a 6741418i bk15: 504a 6740893i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0247825
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6745194 n_nop=6732518 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.003625
n_activity=37892 dram_eff=0.6452
bk0: 504a 6741604i bk1: 504a 6741044i bk2: 512a 6741465i bk3: 512a 6740914i bk4: 512a 6741384i bk5: 512a 6740827i bk6: 512a 6741400i bk7: 512a 6740867i bk8: 512a 6741399i bk9: 512a 6740863i bk10: 512a 6741286i bk11: 512a 6740747i bk12: 512a 6741416i bk13: 512a 6740895i bk14: 504a 6741414i bk15: 504a 6740896i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0249747

========= L2 cache stats =========
L2_cache_bank[0]: Access = 62794, Miss = 1022, Miss_rate = 0.016, Pending_hits = 1370, Reservation_fails = 0
L2_cache_bank[1]: Access = 77244, Miss = 1021, Miss_rate = 0.013, Pending_hits = 1338, Reservation_fails = 0
L2_cache_bank[2]: Access = 77244, Miss = 1021, Miss_rate = 0.013, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[3]: Access = 77244, Miss = 1021, Miss_rate = 0.013, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[4]: Access = 77216, Miss = 1020, Miss_rate = 0.013, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[5]: Access = 77216, Miss = 1020, Miss_rate = 0.013, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[6]: Access = 77216, Miss = 1020, Miss_rate = 0.013, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[7]: Access = 62738, Miss = 1020, Miss_rate = 0.016, Pending_hits = 654, Reservation_fails = 0
L2_total_cache_accesses = 588912
L2_total_cache_misses = 8165
L2_total_cache_miss_rate = 0.0139
L2_total_cache_pending_hits = 9956
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 536202
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9866
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 34544
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 63
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 550164
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 38608
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 112
L2_cache_data_port_util = 0.058
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2181996
icnt_total_pkts_simt_to_mem=743344
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 201.172
	minimum = 6
	maximum = 1714
Network latency average = 106.818
	minimum = 6
	maximum = 1392
Slowest packet = 1116805
Flit latency average = 47.7897
	minimum = 6
	maximum = 1392
Slowest flit = 2833642
Fragmentation average = 0.0214599
	minimum = 0
	maximum = 669
Injected packet rate average = 0.00354919
	minimum = 0 (at node 36)
	maximum = 0.0116367 (at node 29)
Accepted packet rate average = 0.00354919
	minimum = 0 (at node 36)
	maximum = 0.0116367 (at node 29)
Injected flit rate average = 0.0088148
	minimum = 0 (at node 36)
	maximum = 0.042183 (at node 29)
Accepted flit rate average= 0.0088148
	minimum = 0 (at node 36)
	maximum = 0.0145459 (at node 29)
Injected packet length average = 2.48361
Accepted packet length average = 2.48361
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 181.654 (19 samples)
	minimum = 6 (19 samples)
	maximum = 1731.79 (19 samples)
Network latency average = 96.7409 (19 samples)
	minimum = 6 (19 samples)
	maximum = 1337.68 (19 samples)
Flit latency average = 43.6731 (19 samples)
	minimum = 6 (19 samples)
	maximum = 1337.68 (19 samples)
Fragmentation average = 0.0135876 (19 samples)
	minimum = 0 (19 samples)
	maximum = 403.684 (19 samples)
Injected packet rate average = 0.00337721 (19 samples)
	minimum = 0 (19 samples)
	maximum = 0.0110736 (19 samples)
Accepted packet rate average = 0.00337721 (19 samples)
	minimum = 0 (19 samples)
	maximum = 0.0110736 (19 samples)
Injected flit rate average = 0.00838781 (19 samples)
	minimum = 0 (19 samples)
	maximum = 0.0401448 (19 samples)
Accepted flit rate average = 0.00838781 (19 samples)
	minimum = 0 (19 samples)
	maximum = 0.0138414 (19 samples)
Injected packet size average = 2.48365 (19 samples)
Accepted packet size average = 2.48365 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 30 min, 11 sec (1811 sec)
gpgpu_simulation_rate = 32692 (inst/sec)
gpgpu_simulation_rate = 4734 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400f19 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20Convolution2D_kernelPfS_' to stream 0, gridDim= (8,32,1) blockDim = (32,8,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z20Convolution2D_kernelPfS_'
Destroy streams for kernel 20: size 0
kernel_name = _Z20Convolution2D_kernelPfS_ 
kernel_launch_uid = 20 
gpu_sim_cycle = 174234
gpu_sim_insn = 3116148
gpu_ipc =      17.8848
gpu_tot_sim_cycle = 9009652
gpu_tot_sim_insn = 62322960
gpu_tot_ipc =       6.9174
gpu_tot_issued_cta = 5120
max_total_param_size = 0
gpu_stall_dramfull = 1216157
gpu_stall_icnt2sh    = 288094
partiton_reqs_in_parallel = 1326602
partiton_reqs_in_parallel_total    = 27911977
partiton_level_parallism =       7.6139
partiton_level_parallism_total  =       3.2453
partiton_reqs_in_parallel_util = 1326602
partiton_reqs_in_parallel_util_total    = 27911977
gpu_sim_cycle_parition_util = 173609
gpu_tot_sim_cycle_parition_util    = 3614358
partiton_level_parallism_util =       7.6413
partiton_level_parallism_util_total  =       7.7188
partiton_replys_in_parallel = 30988
partiton_replys_in_parallel_total    = 588912
L2_BW  =      16.8576 GB/Sec
L2_BW_total  =       6.5215 GB/Sec
gpu_total_sim_rate=32698

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1019520
	L1I_total_cache_misses = 2458
	L1I_total_cache_miss_rate = 0.0024
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6851
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 81920
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0219
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 5054
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 80128
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5054
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1017062
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2458
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6851
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 81920
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1019520
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2080, 2240, 2240, 2240, 2240, 2240, 2240, 2144, 1232, 1232, 1232, 1232, 1232, 1232, 1232, 1168, 1120, 1120, 1120, 1120, 1120, 1120, 1120, 1120, 1120, 1120, 1120, 1120, 1120, 1120, 1120, 1120, 1120, 1120, 1120, 1120, 1120, 1120, 1120, 1120, 1120, 1120, 1120, 1120, 1120, 1120, 1120, 1120, 1120, 1120, 1120, 1120, 1120, 1120, 1120, 1120, 1120, 1120, 1120, 1120, 1120, 1120, 1120, 1120, 
gpgpu_n_tot_thrd_icount = 63918080
gpgpu_n_tot_w_icount = 1997440
gpgpu_n_stall_shd_mem = 5598302
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 579120
gpgpu_n_mem_write_global = 40640
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 11612880
gpgpu_n_store_insn = 1290320
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2621440
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 5054
gpgpu_stall_shd_mem[c_mem][bk_conf] = 5054
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5062533
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 530715
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2294528	W0_Idle:177806327	W0_Scoreboard:31243753	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:304800	W32:1692640
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4632960 {8:579120,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5527040 {136:40640,}
traffic_breakdown_coretomem[INST_ACC_R] = 896 {8:112,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 58277760 {40:213360,136:365760,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 325120 {8:40640,}
traffic_breakdown_memtocore[INST_ACC_R] = 15232 {136:112,}
maxmrqlatency = 114 
maxdqlatency = 0 
maxmflatency = 194603 
averagemflatency = 7097 
max_icnt2mem_latency = 194369 
max_icnt2sh_latency = 9009651 
mrq_lat_table:2228 	830 	630 	894 	2779 	2842 	2026 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	109643 	233933 	151001 	15518 	18583 	32327 	16717 	4819 	9880 	18912 	8455 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	55771 	2625 	11870 	40823 	77341 	96421 	177822 	35847 	14328 	16990 	33320 	14695 	4819 	9880 	18908 	8440 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	380172 	181883 	16835 	258 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1656 	1168 	5304 	9816 	18632 	4064 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	353 	76 	190 	169 	99 	69 	103 	137 	295 	488 	221 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[1]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[2]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[3]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
maximum service time to same row:
dram[0]:    135462    135463    140671    140673    129043    129042    117224    117225    101597    101597     72941     72940    162909    162910    173329    173330 
dram[1]:    135463    135462    140671    140673    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[2]:    135462    135463    140672    140672    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[3]:    135463    135462    140672    140672    129042    129044    117224    117225    101597    101597     72941     72939    162909    162910    173329    173330 
average row accesses per activate:
dram[0]: 17.272728 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[1]: 17.181818 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[2]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[3]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
average row locality = 12229/896 = 13.648438
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[1]:       127       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[2]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[3]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
total reads: 8165
bank skew: 128/126 = 1.02
chip skew: 2043/2040 = 1.00
number of total write accesses:
dram[0]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[1]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[2]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[3]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
total reads: 4064
bank skew: 64/62 = 1.03
chip skew: 1016/1016 = 1.00
average mf latency per bank:
dram[0]:     331145    340575    396915    404454    388082    393413    408888    416949    438206    447517    443795    450995    212270    218939    246646    253858
dram[1]:     340858    341329    402112    401470    390199    391640    415458    414351    446557    444268    450919    449725    222069    219573    252561    253351
dram[2]:     345169    341964    404432    407983    392753    394230    415084    415977    443263    446902    448768    451886    219212    219519    253797    252959
dram[3]:     342224    305933    404911    363232    392550    346786    413400    365903    443873    394812    451909    396487    222051    195420    251675    225540
maximum mf latency per bank:
dram[0]:     181595    181568    178972    178956    194603    194599    194602    194598    194354    194336    191729    191726    178995    178995    181303    181296
dram[1]:     181581    181567    178952    178955    194585    194598    194599    194597    194347    194335    191727    191724    178992    178995    181296    181295
dram[2]:     181566    181578    178952    178952    194602    194588    194598    194603    194347    194334    191733    191717    178992    178994    181303    181288
dram[3]:     181574    181588    178947    178960    194586    194600    194603    194595    194347    194339    191729    191723    178991    178992    181300    181294
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7068720 n_nop=7056028 n_act=236 n_pre=220 n_req=3059 n_rd=8172 n_write=4064 bw_util=0.003462
n_activity=38187 dram_eff=0.6408
bk0: 512a 7065076i bk1: 508a 7064540i bk2: 512a 7064975i bk3: 512a 7064419i bk4: 512a 7064870i bk5: 512a 7064337i bk6: 512a 7064922i bk7: 512a 7064380i bk8: 512a 7064918i bk9: 512a 7064375i bk10: 512a 7064783i bk11: 512a 7064243i bk12: 512a 7065001i bk13: 512a 7064435i bk14: 504a 7065031i bk15: 504a 7064460i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0238445
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7068720 n_nop=7056030 n_act=237 n_pre=221 n_req=3058 n_rd=8168 n_write=4064 bw_util=0.003461
n_activity=38121 dram_eff=0.6417
bk0: 508a 7065072i bk1: 508a 7064534i bk2: 512a 7064964i bk3: 512a 7064418i bk4: 512a 7064889i bk5: 512a 7064336i bk6: 512a 7064908i bk7: 512a 7064382i bk8: 512a 7064908i bk9: 512a 7064379i bk10: 512a 7064791i bk11: 512a 7064252i bk12: 512a 7064984i bk13: 512a 7064454i bk14: 504a 7064994i bk15: 504a 7064458i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0239132
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7068720 n_nop=7056044 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.003459
n_activity=37888 dram_eff=0.6453
bk0: 504a 7065116i bk1: 504a 7064553i bk2: 512a 7064994i bk3: 512a 7064428i bk4: 512a 7064903i bk5: 512a 7064342i bk6: 512a 7064921i bk7: 512a 7064382i bk8: 512a 7064923i bk9: 512a 7064380i bk10: 512a 7064803i bk11: 512a 7064252i bk12: 512a 7064949i bk13: 512a 7064393i bk14: 504a 7064944i bk15: 504a 7064419i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0236483
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7068720 n_nop=7056044 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.003459
n_activity=37892 dram_eff=0.6452
bk0: 504a 7065130i bk1: 504a 7064570i bk2: 512a 7064991i bk3: 512a 7064440i bk4: 512a 7064910i bk5: 512a 7064353i bk6: 512a 7064926i bk7: 512a 7064393i bk8: 512a 7064925i bk9: 512a 7064389i bk10: 512a 7064812i bk11: 512a 7064273i bk12: 512a 7064942i bk13: 512a 7064421i bk14: 504a 7064940i bk15: 504a 7064422i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0238316

========= L2 cache stats =========
L2_cache_bank[0]: Access = 66096, Miss = 1022, Miss_rate = 0.015, Pending_hits = 1370, Reservation_fails = 0
L2_cache_bank[1]: Access = 81308, Miss = 1021, Miss_rate = 0.013, Pending_hits = 1338, Reservation_fails = 0
L2_cache_bank[2]: Access = 81308, Miss = 1021, Miss_rate = 0.013, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[3]: Access = 81308, Miss = 1021, Miss_rate = 0.013, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[4]: Access = 81280, Miss = 1020, Miss_rate = 0.013, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[5]: Access = 81280, Miss = 1020, Miss_rate = 0.013, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[6]: Access = 81280, Miss = 1020, Miss_rate = 0.013, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[7]: Access = 66040, Miss = 1020, Miss_rate = 0.015, Pending_hits = 654, Reservation_fails = 0
L2_total_cache_accesses = 619900
L2_total_cache_misses = 8165
L2_total_cache_miss_rate = 0.0132
L2_total_cache_pending_hits = 9956
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 565158
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9866
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 36576
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 63
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 579120
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 40640
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 112
L2_cache_data_port_util = 0.058
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2296804
icnt_total_pkts_simt_to_mem=782460
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 204.637
	minimum = 6
	maximum = 2174
Network latency average = 108.668
	minimum = 6
	maximum = 1566
Slowest packet = 1178985
Flit latency average = 48.489
	minimum = 6
	maximum = 1566
Slowest flit = 2996466
Fragmentation average = 0.00132309
	minimum = 0
	maximum = 6
Injected packet rate average = 0.00355708
	minimum = 0 (at node 36)
	maximum = 0.0116625 (at node 29)
Accepted packet rate average = 0.00355708
	minimum = 0 (at node 36)
	maximum = 0.0116625 (at node 29)
Injected flit rate average = 0.00883438
	minimum = 0 (at node 36)
	maximum = 0.0422767 (at node 29)
Accepted flit rate average= 0.00883438
	minimum = 0 (at node 36)
	maximum = 0.0145782 (at node 29)
Injected packet length average = 2.48361
Accepted packet length average = 2.48361
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 182.803 (20 samples)
	minimum = 6 (20 samples)
	maximum = 1753.9 (20 samples)
Network latency average = 97.3373 (20 samples)
	minimum = 6 (20 samples)
	maximum = 1349.1 (20 samples)
Flit latency average = 43.9139 (20 samples)
	minimum = 6 (20 samples)
	maximum = 1349.1 (20 samples)
Fragmentation average = 0.0129744 (20 samples)
	minimum = 0 (20 samples)
	maximum = 383.8 (20 samples)
Injected packet rate average = 0.00338621 (20 samples)
	minimum = 0 (20 samples)
	maximum = 0.011103 (20 samples)
Accepted packet rate average = 0.00338621 (20 samples)
	minimum = 0 (20 samples)
	maximum = 0.011103 (20 samples)
Injected flit rate average = 0.00841014 (20 samples)
	minimum = 0 (20 samples)
	maximum = 0.0402514 (20 samples)
Accepted flit rate average = 0.00841014 (20 samples)
	minimum = 0 (20 samples)
	maximum = 0.0138783 (20 samples)
Injected packet size average = 2.48365 (20 samples)
Accepted packet size average = 2.48365 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 31 min, 46 sec (1906 sec)
gpgpu_simulation_rate = 32698 (inst/sec)
gpgpu_simulation_rate = 4726 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400f19 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20Convolution2D_kernelPfS_' to stream 0, gridDim= (8,32,1) blockDim = (32,8,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 21 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 21 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 21 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 21 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 21 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 21 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 21 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 21 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 21 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 21 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 21 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 21 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 21 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 21 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 21 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 21 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 21 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 21 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 21 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 21 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 21 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 21 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 21 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 21 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 21 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 21 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 21 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 21 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 21 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 21 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 21 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 21 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 21 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 21 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 21 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 21 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 21 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 21 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 21 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 21 '_Z20Convolution2D_kernelPfS_'
Destroy streams for kernel 21: size 0
kernel_name = _Z20Convolution2D_kernelPfS_ 
kernel_launch_uid = 21 
gpu_sim_cycle = 174019
gpu_sim_insn = 3116148
gpu_ipc =      17.9069
gpu_tot_sim_cycle = 9445811
gpu_tot_sim_insn = 65439108
gpu_tot_ipc =       6.9278
gpu_tot_issued_cta = 5376
max_total_param_size = 0
gpu_stall_dramfull = 1283862
gpu_stall_icnt2sh    = 301148
partiton_reqs_in_parallel = 1324447
partiton_reqs_in_parallel_total    = 29238579
partiton_level_parallism =       7.6109
partiton_level_parallism_total  =       3.2356
partiton_reqs_in_parallel_util = 1324447
partiton_reqs_in_parallel_util_total    = 29238579
gpu_sim_cycle_parition_util = 172923
gpu_tot_sim_cycle_parition_util    = 3787967
partiton_level_parallism_util =       7.6592
partiton_level_parallism_util_total  =       7.7162
partiton_replys_in_parallel = 30988
partiton_replys_in_parallel_total    = 619900
L2_BW  =      16.8784 GB/Sec
L2_BW_total  =       6.5313 GB/Sec
gpu_total_sim_rate=32703

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1070496
	L1I_total_cache_misses = 2458
	L1I_total_cache_miss_rate = 0.0023
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6851
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 86016
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0208
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 5054
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 84224
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5054
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1068038
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2458
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6851
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 86016
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1070496
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2160, 2352, 2352, 2352, 2352, 2352, 2352, 2256, 1344, 1344, 1344, 1344, 1344, 1344, 1344, 1248, 1176, 1176, 1176, 1176, 1176, 1176, 1176, 1176, 1176, 1176, 1176, 1176, 1176, 1176, 1176, 1176, 1176, 1176, 1176, 1176, 1176, 1176, 1176, 1176, 1176, 1176, 1176, 1176, 1176, 1176, 1176, 1176, 1176, 1176, 1176, 1176, 1176, 1176, 1176, 1176, 1176, 1176, 1176, 1176, 1176, 1176, 1176, 1176, 
gpgpu_n_tot_thrd_icount = 67113984
gpgpu_n_tot_w_icount = 2097312
gpgpu_n_stall_shd_mem = 5905605
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 608076
gpgpu_n_mem_write_global = 42672
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 12193524
gpgpu_n_store_insn = 1354836
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2752512
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 5054
gpgpu_stall_shd_mem[c_mem][bk_conf] = 5054
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5341946
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 558605
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2420512	W0_Idle:186647117	W0_Scoreboard:31930875	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:320040	W32:1777272
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4864608 {8:608076,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5803392 {136:42672,}
traffic_breakdown_coretomem[INST_ACC_R] = 896 {8:112,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 61191648 {40:224028,136:384048,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 341376 {8:42672,}
traffic_breakdown_memtocore[INST_ACC_R] = 15232 {136:112,}
maxmrqlatency = 114 
maxdqlatency = 0 
maxmflatency = 194603 
averagemflatency = 7011 
max_icnt2mem_latency = 194369 
max_icnt2sh_latency = 9445810 
mrq_lat_table:2228 	830 	630 	894 	2779 	2842 	2026 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	113557 	246539 	159499 	16407 	19578 	34123 	17457 	5019 	10234 	19686 	8677 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	56437 	2777 	12535 	43292 	81875 	101345 	187611 	37851 	15152 	17937 	35147 	15334 	5021 	10230 	19685 	8659 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	398659 	191504 	17674 	267 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1656 	1168 	5304 	9816 	18632 	6096 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	359 	79 	199 	180 	104 	71 	108 	142 	308 	512 	228 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[1]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[2]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[3]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
maximum service time to same row:
dram[0]:    135462    135463    140671    140673    129043    129042    117224    117225    101597    101597     72941     72940    162909    162910    173329    173330 
dram[1]:    135463    135462    140671    140673    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[2]:    135462    135463    140672    140672    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[3]:    135463    135462    140672    140672    129042    129044    117224    117225    101597    101597     72941     72939    162909    162910    173329    173330 
average row accesses per activate:
dram[0]: 17.272728 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[1]: 17.181818 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[2]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[3]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
average row locality = 12229/896 = 13.648438
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[1]:       127       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[2]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[3]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
total reads: 8165
bank skew: 128/126 = 1.02
chip skew: 2043/2040 = 1.00
number of total write accesses:
dram[0]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[1]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[2]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[3]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
total reads: 4064
bank skew: 64/62 = 1.03
chip skew: 1016/1016 = 1.00
average mf latency per bank:
dram[0]:     341065    350870    413792    421661    400886    406429    423572    432062    454124    463927    462404    469932    218829    225833    256673    264274
dram[1]:     351247    351852    419139    418596    403082    404534    430453    429251    462941    460532    469761    468604    229241    226520    263005    263812
dram[2]:     355825    352391    421713    425634    405683    407142    430131    430960    459413    463215    467515    470963    226171    226459    264200    263328
dram[3]:     352728    315599    422243    379620    405349    358809    428185    379987    460048    410188    471037    414217    229150    201886    262000    235457
maximum mf latency per bank:
dram[0]:     181595    181568    178972    178956    194603    194599    194602    194598    194354    194336    191729    191726    178995    178995    181303    181296
dram[1]:     181581    181567    178952    178955    194585    194598    194599    194597    194347    194335    191727    191724    178992    178995    181296    181295
dram[2]:     181566    181578    178952    178952    194602    194588    194598    194603    194347    194334    191733    191717    178992    178994    181303    181288
dram[3]:     181574    181588    178947    178960    194586    194600    194603    194595    194347    194339    191729    191723    178991    178992    181300    181294
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7391846 n_nop=7379154 n_act=236 n_pre=220 n_req=3059 n_rd=8172 n_write=4064 bw_util=0.003311
n_activity=38187 dram_eff=0.6408
bk0: 512a 7388202i bk1: 508a 7387666i bk2: 512a 7388101i bk3: 512a 7387545i bk4: 512a 7387996i bk5: 512a 7387463i bk6: 512a 7388048i bk7: 512a 7387506i bk8: 512a 7388044i bk9: 512a 7387501i bk10: 512a 7387909i bk11: 512a 7387369i bk12: 512a 7388127i bk13: 512a 7387561i bk14: 504a 7388157i bk15: 504a 7387586i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0228022
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7391846 n_nop=7379156 n_act=237 n_pre=221 n_req=3058 n_rd=8168 n_write=4064 bw_util=0.00331
n_activity=38121 dram_eff=0.6417
bk0: 508a 7388198i bk1: 508a 7387660i bk2: 512a 7388090i bk3: 512a 7387544i bk4: 512a 7388015i bk5: 512a 7387462i bk6: 512a 7388034i bk7: 512a 7387508i bk8: 512a 7388034i bk9: 512a 7387505i bk10: 512a 7387917i bk11: 512a 7387378i bk12: 512a 7388110i bk13: 512a 7387580i bk14: 504a 7388120i bk15: 504a 7387584i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0228679
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7391846 n_nop=7379170 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.003307
n_activity=37888 dram_eff=0.6453
bk0: 504a 7388242i bk1: 504a 7387679i bk2: 512a 7388120i bk3: 512a 7387554i bk4: 512a 7388029i bk5: 512a 7387468i bk6: 512a 7388047i bk7: 512a 7387508i bk8: 512a 7388049i bk9: 512a 7387506i bk10: 512a 7387929i bk11: 512a 7387378i bk12: 512a 7388075i bk13: 512a 7387519i bk14: 504a 7388070i bk15: 504a 7387545i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0226145
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7391846 n_nop=7379170 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.003307
n_activity=37892 dram_eff=0.6452
bk0: 504a 7388256i bk1: 504a 7387696i bk2: 512a 7388117i bk3: 512a 7387566i bk4: 512a 7388036i bk5: 512a 7387479i bk6: 512a 7388052i bk7: 512a 7387519i bk8: 512a 7388051i bk9: 512a 7387515i bk10: 512a 7387938i bk11: 512a 7387399i bk12: 512a 7388068i bk13: 512a 7387547i bk14: 504a 7388066i bk15: 504a 7387548i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0227898

========= L2 cache stats =========
L2_cache_bank[0]: Access = 69398, Miss = 1022, Miss_rate = 0.015, Pending_hits = 1370, Reservation_fails = 0
L2_cache_bank[1]: Access = 85372, Miss = 1021, Miss_rate = 0.012, Pending_hits = 1338, Reservation_fails = 0
L2_cache_bank[2]: Access = 85372, Miss = 1021, Miss_rate = 0.012, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[3]: Access = 85372, Miss = 1021, Miss_rate = 0.012, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[4]: Access = 85344, Miss = 1020, Miss_rate = 0.012, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[5]: Access = 85344, Miss = 1020, Miss_rate = 0.012, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[6]: Access = 85344, Miss = 1020, Miss_rate = 0.012, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[7]: Access = 69342, Miss = 1020, Miss_rate = 0.015, Pending_hits = 654, Reservation_fails = 0
L2_total_cache_accesses = 650888
L2_total_cache_misses = 8165
L2_total_cache_miss_rate = 0.0125
L2_total_cache_pending_hits = 9956
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 594114
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9866
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 38608
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 63
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 608076
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 42672
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 112
L2_cache_data_port_util = 0.059
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2411612
icnt_total_pkts_simt_to_mem=821576
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 200.589
	minimum = 6
	maximum = 1816
Network latency average = 106.37
	minimum = 6
	maximum = 1321
Slowest packet = 1240962
Flit latency average = 47.6955
	minimum = 6
	maximum = 1321
Slowest flit = 3080558
Fragmentation average = 0.0310927
	minimum = 0
	maximum = 655
Injected packet rate average = 0.00356147
	minimum = 0 (at node 36)
	maximum = 0.011677 (at node 29)
Accepted packet rate average = 0.00356147
	minimum = 0 (at node 36)
	maximum = 0.011677 (at node 29)
Injected flit rate average = 0.00884529
	minimum = 0 (at node 36)
	maximum = 0.042329 (at node 29)
Accepted flit rate average= 0.00884529
	minimum = 0 (at node 36)
	maximum = 0.0145962 (at node 29)
Injected packet length average = 2.48361
Accepted packet length average = 2.48361
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 183.65 (21 samples)
	minimum = 6 (21 samples)
	maximum = 1756.86 (21 samples)
Network latency average = 97.7674 (21 samples)
	minimum = 6 (21 samples)
	maximum = 1347.76 (21 samples)
Flit latency average = 44.094 (21 samples)
	minimum = 6 (21 samples)
	maximum = 1347.76 (21 samples)
Fragmentation average = 0.0138372 (21 samples)
	minimum = 0 (21 samples)
	maximum = 396.714 (21 samples)
Injected packet rate average = 0.00339455 (21 samples)
	minimum = 0 (21 samples)
	maximum = 0.0111304 (21 samples)
Accepted packet rate average = 0.00339455 (21 samples)
	minimum = 0 (21 samples)
	maximum = 0.0111304 (21 samples)
Injected flit rate average = 0.00843086 (21 samples)
	minimum = 0 (21 samples)
	maximum = 0.0403503 (21 samples)
Accepted flit rate average = 0.00843086 (21 samples)
	minimum = 0 (21 samples)
	maximum = 0.0139125 (21 samples)
Injected packet size average = 2.48364 (21 samples)
Accepted packet size average = 2.48364 (21 samples)
Hops average = 1 (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 33 min, 21 sec (2001 sec)
gpgpu_simulation_rate = 32703 (inst/sec)
gpgpu_simulation_rate = 4720 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400f19 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20Convolution2D_kernelPfS_' to stream 0, gridDim= (8,32,1) blockDim = (32,8,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z20Convolution2D_kernelPfS_'
Destroy streams for kernel 22: size 0
kernel_name = _Z20Convolution2D_kernelPfS_ 
kernel_launch_uid = 22 
gpu_sim_cycle = 174167
gpu_sim_insn = 3116148
gpu_ipc =      17.8917
gpu_tot_sim_cycle = 9882118
gpu_tot_sim_insn = 68555256
gpu_tot_ipc =       6.9373
gpu_tot_issued_cta = 5632
max_total_param_size = 0
gpu_stall_dramfull = 1351623
gpu_stall_icnt2sh    = 313610
partiton_reqs_in_parallel = 1325575
partiton_reqs_in_parallel_total    = 30563026
partiton_level_parallism =       7.6109
partiton_level_parallism_total  =       3.2269
partiton_reqs_in_parallel_util = 1325575
partiton_reqs_in_parallel_util_total    = 30563026
gpu_sim_cycle_parition_util = 173251
gpu_tot_sim_cycle_parition_util    = 3960890
partiton_level_parallism_util =       7.6512
partiton_level_parallism_util_total  =       7.7135
partiton_replys_in_parallel = 30988
partiton_replys_in_parallel_total    = 650888
L2_BW  =      16.8641 GB/Sec
L2_BW_total  =       6.5402 GB/Sec
gpu_total_sim_rate=32707

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1121472
	L1I_total_cache_misses = 2458
	L1I_total_cache_miss_rate = 0.0022
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6851
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 90112
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0199
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 5054
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 88320
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5054
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1119014
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2458
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6851
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 90112
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1121472
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2272, 2464, 2464, 2464, 2464, 2464, 2464, 2336, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1304, 1232, 1232, 1232, 1232, 1232, 1232, 1232, 1232, 1232, 1232, 1232, 1232, 1232, 1232, 1232, 1232, 1232, 1232, 1232, 1232, 1232, 1232, 1232, 1232, 1232, 1232, 1232, 1232, 1232, 1232, 1232, 1232, 1232, 1232, 1232, 1232, 1232, 1232, 1232, 1232, 1232, 1232, 1232, 1232, 1232, 1232, 1232, 1232, 
gpgpu_n_tot_thrd_icount = 70309888
gpgpu_n_tot_w_icount = 2197184
gpgpu_n_stall_shd_mem = 6218014
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 637032
gpgpu_n_mem_write_global = 44704
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 12774168
gpgpu_n_store_insn = 1419352
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2883584
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 5054
gpgpu_stall_shd_mem[c_mem][bk_conf] = 5054
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5623080
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 589880
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2541946	W0_Idle:195492940	W0_Scoreboard:32625802	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:335280	W32:1861904
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5096256 {8:637032,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6079744 {136:44704,}
traffic_breakdown_coretomem[INST_ACC_R] = 896 {8:112,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 64105536 {40:234696,136:402336,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 357632 {8:44704,}
traffic_breakdown_memtocore[INST_ACC_R] = 15232 {136:112,}
maxmrqlatency = 114 
maxdqlatency = 0 
maxmflatency = 194603 
averagemflatency = 6936 
max_icnt2mem_latency = 194369 
max_icnt2sh_latency = 9882117 
mrq_lat_table:2228 	830 	630 	894 	2779 	2842 	2026 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	117218 	259341 	168018 	17282 	20646 	35711 	18375 	5232 	10588 	20423 	8930 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	57146 	2915 	13201 	45413 	85749 	106891 	197802 	39790 	15962 	18947 	36768 	16141 	5234 	10584 	20422 	8911 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	417864 	200486 	18415 	295 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1656 	1168 	5304 	9816 	18632 	8128 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	365 	82 	209 	189 	110 	76 	111 	148 	320 	535 	236 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[1]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[2]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[3]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
maximum service time to same row:
dram[0]:    135462    135463    140671    140673    129043    129042    117224    117225    101597    101597     72941     72940    162909    162910    173329    173330 
dram[1]:    135463    135462    140671    140673    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[2]:    135462    135463    140672    140672    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[3]:    135463    135462    140672    140672    129042    129044    117224    117225    101597    101597     72941     72939    162909    162910    173329    173330 
average row accesses per activate:
dram[0]: 17.272728 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[1]: 17.181818 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[2]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[3]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
average row locality = 12229/896 = 13.648438
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[1]:       127       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[2]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[3]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
total reads: 8165
bank skew: 128/126 = 1.02
chip skew: 2043/2040 = 1.00
number of total write accesses:
dram[0]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[1]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[2]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[3]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
total reads: 4064
bank skew: 64/62 = 1.03
chip skew: 1016/1016 = 1.00
average mf latency per bank:
dram[0]:     347982    358237    430526    438833    415348    421178    438753    447712    474716    485132    477607    485589    227124    234533    266078    274082
dram[1]:     358681    359386    436064    435540    417567    419315    445870    444639    484052    481474    485319    484080    238121    235254    272704    273730
dram[2]:     363389    359753    438831    443101    420447    421942    445671    446596    480232    484298    482811    486600    234876    235195    274097    273210
dram[3]:     360003    322270    439366    395825    420029    372644    443526    394540    480781    430242    486665    428517    238065    210202    271709    244779
maximum mf latency per bank:
dram[0]:     181595    181568    178972    178956    194603    194599    194602    194598    194354    194336    191729    191726    178995    178995    181303    181296
dram[1]:     181581    181567    178952    178955    194585    194598    194599    194597    194347    194335    191727    191724    178992    178995    181296    181295
dram[2]:     181566    181578    178952    178952    194602    194588    194598    194603    194347    194334    191733    191717    178992    178994    181303    181288
dram[3]:     181574    181588    178947    178960    194586    194600    194603    194595    194347    194339    191729    191723    178991    178992    181300    181294
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7715247 n_nop=7702555 n_act=236 n_pre=220 n_req=3059 n_rd=8172 n_write=4064 bw_util=0.003172
n_activity=38187 dram_eff=0.6408
bk0: 512a 7711603i bk1: 508a 7711067i bk2: 512a 7711502i bk3: 512a 7710946i bk4: 512a 7711397i bk5: 512a 7710864i bk6: 512a 7711449i bk7: 512a 7710907i bk8: 512a 7711445i bk9: 512a 7710902i bk10: 512a 7711310i bk11: 512a 7710770i bk12: 512a 7711528i bk13: 512a 7710962i bk14: 504a 7711558i bk15: 504a 7710987i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0218464
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7715247 n_nop=7702557 n_act=237 n_pre=221 n_req=3058 n_rd=8168 n_write=4064 bw_util=0.003171
n_activity=38121 dram_eff=0.6417
bk0: 508a 7711599i bk1: 508a 7711061i bk2: 512a 7711491i bk3: 512a 7710945i bk4: 512a 7711416i bk5: 512a 7710863i bk6: 512a 7711435i bk7: 512a 7710909i bk8: 512a 7711435i bk9: 512a 7710906i bk10: 512a 7711318i bk11: 512a 7710779i bk12: 512a 7711511i bk13: 512a 7710981i bk14: 504a 7711521i bk15: 504a 7710985i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0219093
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7715247 n_nop=7702571 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.003169
n_activity=37888 dram_eff=0.6453
bk0: 504a 7711643i bk1: 504a 7711080i bk2: 512a 7711521i bk3: 512a 7710955i bk4: 512a 7711430i bk5: 512a 7710869i bk6: 512a 7711448i bk7: 512a 7710909i bk8: 512a 7711450i bk9: 512a 7710907i bk10: 512a 7711330i bk11: 512a 7710779i bk12: 512a 7711476i bk13: 512a 7710920i bk14: 504a 7711471i bk15: 504a 7710946i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0216666
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7715247 n_nop=7702571 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.003169
n_activity=37892 dram_eff=0.6452
bk0: 504a 7711657i bk1: 504a 7711097i bk2: 512a 7711518i bk3: 512a 7710967i bk4: 512a 7711437i bk5: 512a 7710880i bk6: 512a 7711453i bk7: 512a 7710920i bk8: 512a 7711452i bk9: 512a 7710916i bk10: 512a 7711339i bk11: 512a 7710800i bk12: 512a 7711469i bk13: 512a 7710948i bk14: 504a 7711467i bk15: 504a 7710949i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0218346

========= L2 cache stats =========
L2_cache_bank[0]: Access = 72700, Miss = 1022, Miss_rate = 0.014, Pending_hits = 1370, Reservation_fails = 0
L2_cache_bank[1]: Access = 89436, Miss = 1021, Miss_rate = 0.011, Pending_hits = 1338, Reservation_fails = 0
L2_cache_bank[2]: Access = 89436, Miss = 1021, Miss_rate = 0.011, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[3]: Access = 89436, Miss = 1021, Miss_rate = 0.011, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[4]: Access = 89408, Miss = 1020, Miss_rate = 0.011, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[5]: Access = 89408, Miss = 1020, Miss_rate = 0.011, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[6]: Access = 89408, Miss = 1020, Miss_rate = 0.011, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[7]: Access = 72644, Miss = 1020, Miss_rate = 0.014, Pending_hits = 654, Reservation_fails = 0
L2_total_cache_accesses = 681876
L2_total_cache_misses = 8165
L2_total_cache_miss_rate = 0.0120
L2_total_cache_pending_hits = 9956
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 623070
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9866
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 40640
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 63
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 637032
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 44704
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 112
L2_cache_data_port_util = 0.059
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2526420
icnt_total_pkts_simt_to_mem=860692
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 203.396
	minimum = 6
	maximum = 1682
Network latency average = 107.682
	minimum = 6
	maximum = 1382
Slowest packet = 1302939
Flit latency average = 48.167
	minimum = 6
	maximum = 1382
Slowest flit = 3262519
Fragmentation average = 0.0203466
	minimum = 0
	maximum = 587
Injected packet rate average = 0.00355844
	minimum = 0 (at node 36)
	maximum = 0.011667 (at node 29)
Accepted packet rate average = 0.00355844
	minimum = 0 (at node 36)
	maximum = 0.011667 (at node 29)
Injected flit rate average = 0.00883778
	minimum = 0 (at node 36)
	maximum = 0.042293 (at node 29)
Accepted flit rate average= 0.00883778
	minimum = 0 (at node 36)
	maximum = 0.0145838 (at node 29)
Injected packet length average = 2.48361
Accepted packet length average = 2.48361
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 184.547 (22 samples)
	minimum = 6 (22 samples)
	maximum = 1753.45 (22 samples)
Network latency average = 98.2181 (22 samples)
	minimum = 6 (22 samples)
	maximum = 1349.32 (22 samples)
Flit latency average = 44.2791 (22 samples)
	minimum = 6 (22 samples)
	maximum = 1349.32 (22 samples)
Fragmentation average = 0.014133 (22 samples)
	minimum = 0 (22 samples)
	maximum = 405.364 (22 samples)
Injected packet rate average = 0.003402 (22 samples)
	minimum = 0 (22 samples)
	maximum = 0.0111548 (22 samples)
Accepted packet rate average = 0.003402 (22 samples)
	minimum = 0 (22 samples)
	maximum = 0.0111548 (22 samples)
Injected flit rate average = 0.00844935 (22 samples)
	minimum = 0 (22 samples)
	maximum = 0.0404386 (22 samples)
Accepted flit rate average = 0.00844935 (22 samples)
	minimum = 0 (22 samples)
	maximum = 0.013943 (22 samples)
Injected packet size average = 2.48364 (22 samples)
Accepted packet size average = 2.48364 (22 samples)
Hops average = 1 (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 34 min, 56 sec (2096 sec)
gpgpu_simulation_rate = 32707 (inst/sec)
gpgpu_simulation_rate = 4714 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400f19 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20Convolution2D_kernelPfS_' to stream 0, gridDim= (8,32,1) blockDim = (32,8,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 23 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 23 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 23 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 23 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 23 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 23 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 23 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 23 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 23 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 23 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 23 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 23 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 23 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 23 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 23 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 23 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 23 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 23 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 23 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 23 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 23 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 23 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 23 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 23 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 23 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 23 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 23 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 23 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 23 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 23 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 23 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 23 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 23 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 23 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 23 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 23 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 23 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 23 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 23 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 23 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 23 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 23 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 23 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 23 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 23 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 23 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 23 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 23 '_Z20Convolution2D_kernelPfS_'
Destroy streams for kernel 23: size 0
kernel_name = _Z20Convolution2D_kernelPfS_ 
kernel_launch_uid = 23 
gpu_sim_cycle = 174208
gpu_sim_insn = 3116148
gpu_ipc =      17.8875
gpu_tot_sim_cycle = 10318466
gpu_tot_sim_insn = 71671404
gpu_tot_ipc =       6.9459
gpu_tot_issued_cta = 5888
max_total_param_size = 0
gpu_stall_dramfull = 1419429
gpu_stall_icnt2sh    = 326755
partiton_reqs_in_parallel = 1325858
partiton_reqs_in_parallel_total    = 31888601
partiton_level_parallism =       7.6108
partiton_level_parallism_total  =       3.2189
partiton_reqs_in_parallel_util = 1325858
partiton_reqs_in_parallel_util_total    = 31888601
gpu_sim_cycle_parition_util = 173341
gpu_tot_sim_cycle_parition_util    = 4134141
partiton_level_parallism_util =       7.6488
partiton_level_parallism_util_total  =       7.7109
partiton_replys_in_parallel = 30988
partiton_replys_in_parallel_total    = 681876
L2_BW  =      16.8601 GB/Sec
L2_BW_total  =       6.5483 GB/Sec
gpu_total_sim_rate=32711

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1172448
	L1I_total_cache_misses = 2458
	L1I_total_cache_miss_rate = 0.0021
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6851
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 94208
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0190
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 5054
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 92416
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5054
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1169990
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2458
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6851
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 94208
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1172448
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2384, 2576, 2576, 2576, 2576, 2576, 2576, 2448, 1456, 1456, 1456, 1456, 1456, 1456, 1456, 1360, 1288, 1288, 1288, 1288, 1288, 1288, 1288, 1288, 1288, 1288, 1288, 1288, 1288, 1288, 1288, 1288, 1288, 1288, 1288, 1288, 1288, 1288, 1288, 1288, 1288, 1288, 1288, 1288, 1288, 1288, 1288, 1288, 1288, 1288, 1288, 1288, 1288, 1288, 1288, 1288, 1288, 1288, 1288, 1288, 1288, 1288, 1288, 1288, 
gpgpu_n_tot_thrd_icount = 73505792
gpgpu_n_tot_w_icount = 2297056
gpgpu_n_stall_shd_mem = 6532558
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 665988
gpgpu_n_mem_write_global = 46736
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 13354812
gpgpu_n_store_insn = 1483868
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3014656
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 5054
gpgpu_stall_shd_mem[c_mem][bk_conf] = 5054
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5906268
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 621236
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2663563	W0_Idle:204337943	W0_Scoreboard:33323662	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:350520	W32:1946536
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5327904 {8:665988,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6356096 {136:46736,}
traffic_breakdown_coretomem[INST_ACC_R] = 896 {8:112,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 67019424 {40:245364,136:420624,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 373888 {8:46736,}
traffic_breakdown_memtocore[INST_ACC_R] = 15232 {136:112,}
maxmrqlatency = 114 
maxdqlatency = 0 
maxmflatency = 194603 
averagemflatency = 6863 
max_icnt2mem_latency = 194369 
max_icnt2sh_latency = 10318465 
mrq_lat_table:2228 	830 	630 	894 	2779 	2842 	2026 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	120861 	272139 	176567 	18131 	21723 	37313 	19294 	5437 	10955 	21178 	9154 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	57856 	3060 	13874 	47445 	89506 	112628 	208019 	41685 	16768 	19971 	38406 	16944 	5440 	10952 	21176 	9134 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	436916 	209593 	19186 	321 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1656 	1168 	5304 	9816 	18632 	10160 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	370 	86 	220 	197 	116 	80 	116 	154 	332 	560 	243 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[1]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[2]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[3]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
maximum service time to same row:
dram[0]:    135462    135463    140671    140673    129043    129042    117224    117225    101597    101597     72941     72940    162909    162910    173329    173330 
dram[1]:    135463    135462    140671    140673    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[2]:    135462    135463    140672    140672    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[3]:    135463    135462    140672    140672    129042    129044    117224    117225    101597    101597     72941     72939    162909    162910    173329    173330 
average row accesses per activate:
dram[0]: 17.272728 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[1]: 17.181818 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[2]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[3]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
average row locality = 12229/896 = 13.648438
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[1]:       127       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[2]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[3]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
total reads: 8165
bank skew: 128/126 = 1.02
chip skew: 2043/2040 = 1.00
number of total write accesses:
dram[0]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[1]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[2]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[3]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
total reads: 4064
bank skew: 64/62 = 1.03
chip skew: 1016/1016 = 1.00
average mf latency per bank:
dram[0]:     358946    369644    441568    450280    427371    433447    457997    467405    491378    502371    495268    503635    236252    244034    274154    282560
dram[1]:     370200    370954    447329    446752    429603    431651    465379    464067    501265    498424    503367    501992    247829    244781    281107    282293
dram[2]:     375060    371174    450246    454854    432794    434284    465288    466254    497100    501426    500572    504646    244435    244736    282686    281727
dram[3]:     371354    333010    450804    406280    432288    384031    462944    413145    497574    446309    504767    445247    247819    219339    280130    252758
maximum mf latency per bank:
dram[0]:     181595    181568    178972    178956    194603    194599    194602    194598    194354    194336    191729    191726    178995    178995    181303    181296
dram[1]:     181581    181567    178952    178955    194585    194598    194599    194597    194347    194335    191727    191724    178992    178995    181296    181295
dram[2]:     181566    181578    178952    178952    194602    194588    194598    194603    194347    194334    191733    191717    178992    178994    181303    181288
dram[3]:     181574    181588    178947    178960    194586    194600    194603    194595    194347    194339    191729    191723    178991    178992    181300    181294
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8038724 n_nop=8026032 n_act=236 n_pre=220 n_req=3059 n_rd=8172 n_write=4064 bw_util=0.003044
n_activity=38187 dram_eff=0.6408
bk0: 512a 8035080i bk1: 508a 8034544i bk2: 512a 8034979i bk3: 512a 8034423i bk4: 512a 8034874i bk5: 512a 8034341i bk6: 512a 8034926i bk7: 512a 8034384i bk8: 512a 8034922i bk9: 512a 8034379i bk10: 512a 8034787i bk11: 512a 8034247i bk12: 512a 8035005i bk13: 512a 8034439i bk14: 504a 8035035i bk15: 504a 8034464i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0209673
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8038724 n_nop=8026034 n_act=237 n_pre=221 n_req=3058 n_rd=8168 n_write=4064 bw_util=0.003043
n_activity=38121 dram_eff=0.6417
bk0: 508a 8035076i bk1: 508a 8034538i bk2: 512a 8034968i bk3: 512a 8034422i bk4: 512a 8034893i bk5: 512a 8034340i bk6: 512a 8034912i bk7: 512a 8034386i bk8: 512a 8034912i bk9: 512a 8034383i bk10: 512a 8034795i bk11: 512a 8034256i bk12: 512a 8034988i bk13: 512a 8034458i bk14: 504a 8034998i bk15: 504a 8034462i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0210277
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8038724 n_nop=8026048 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.003041
n_activity=37888 dram_eff=0.6453
bk0: 504a 8035120i bk1: 504a 8034557i bk2: 512a 8034998i bk3: 512a 8034432i bk4: 512a 8034907i bk5: 512a 8034346i bk6: 512a 8034925i bk7: 512a 8034386i bk8: 512a 8034927i bk9: 512a 8034384i bk10: 512a 8034807i bk11: 512a 8034256i bk12: 512a 8034953i bk13: 512a 8034397i bk14: 504a 8034948i bk15: 504a 8034423i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0207947
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8038724 n_nop=8026048 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.003041
n_activity=37892 dram_eff=0.6452
bk0: 504a 8035134i bk1: 504a 8034574i bk2: 512a 8034995i bk3: 512a 8034444i bk4: 512a 8034914i bk5: 512a 8034357i bk6: 512a 8034930i bk7: 512a 8034397i bk8: 512a 8034929i bk9: 512a 8034393i bk10: 512a 8034816i bk11: 512a 8034277i bk12: 512a 8034946i bk13: 512a 8034425i bk14: 504a 8034944i bk15: 504a 8034426i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0209559

========= L2 cache stats =========
L2_cache_bank[0]: Access = 76002, Miss = 1022, Miss_rate = 0.013, Pending_hits = 1370, Reservation_fails = 0
L2_cache_bank[1]: Access = 93500, Miss = 1021, Miss_rate = 0.011, Pending_hits = 1338, Reservation_fails = 0
L2_cache_bank[2]: Access = 93500, Miss = 1021, Miss_rate = 0.011, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[3]: Access = 93500, Miss = 1021, Miss_rate = 0.011, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[4]: Access = 93472, Miss = 1020, Miss_rate = 0.011, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[5]: Access = 93472, Miss = 1020, Miss_rate = 0.011, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[6]: Access = 93472, Miss = 1020, Miss_rate = 0.011, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[7]: Access = 75946, Miss = 1020, Miss_rate = 0.013, Pending_hits = 654, Reservation_fails = 0
L2_total_cache_accesses = 712864
L2_total_cache_misses = 8165
L2_total_cache_miss_rate = 0.0115
L2_total_cache_pending_hits = 9956
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 652026
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9866
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 42672
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 63
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 665988
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 46736
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 112
L2_cache_data_port_util = 0.059
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2641228
icnt_total_pkts_simt_to_mem=899808
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 203.892
	minimum = 6
	maximum = 1682
Network latency average = 107.83
	minimum = 6
	maximum = 1382
Slowest packet = 1364917
Flit latency average = 48.2325
	minimum = 6
	maximum = 1382
Slowest flit = 3416444
Fragmentation average = 0.0325771
	minimum = 0
	maximum = 698
Injected packet rate average = 0.00355761
	minimum = 0 (at node 36)
	maximum = 0.0116643 (at node 29)
Accepted packet rate average = 0.00355761
	minimum = 0 (at node 36)
	maximum = 0.0116643 (at node 29)
Injected flit rate average = 0.0088357
	minimum = 0 (at node 36)
	maximum = 0.042283 (at node 29)
Accepted flit rate average= 0.0088357
	minimum = 0 (at node 36)
	maximum = 0.0145804 (at node 29)
Injected packet length average = 2.48361
Accepted packet length average = 2.48361
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 185.389 (23 samples)
	minimum = 6 (23 samples)
	maximum = 1750.35 (23 samples)
Network latency average = 98.636 (23 samples)
	minimum = 6 (23 samples)
	maximum = 1350.74 (23 samples)
Flit latency average = 44.451 (23 samples)
	minimum = 6 (23 samples)
	maximum = 1350.74 (23 samples)
Fragmentation average = 0.014935 (23 samples)
	minimum = 0 (23 samples)
	maximum = 418.087 (23 samples)
Injected packet rate average = 0.00340877 (23 samples)
	minimum = 0 (23 samples)
	maximum = 0.0111769 (23 samples)
Accepted packet rate average = 0.00340877 (23 samples)
	minimum = 0 (23 samples)
	maximum = 0.0111769 (23 samples)
Injected flit rate average = 0.00846615 (23 samples)
	minimum = 0 (23 samples)
	maximum = 0.0405188 (23 samples)
Accepted flit rate average = 0.00846615 (23 samples)
	minimum = 0 (23 samples)
	maximum = 0.0139707 (23 samples)
Injected packet size average = 2.48364 (23 samples)
Accepted packet size average = 2.48364 (23 samples)
Hops average = 1 (23 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 36 min, 31 sec (2191 sec)
gpgpu_simulation_rate = 32711 (inst/sec)
gpgpu_simulation_rate = 4709 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400f19 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20Convolution2D_kernelPfS_' to stream 0, gridDim= (8,32,1) blockDim = (32,8,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 24 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 24 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 24 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 24 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 24 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 24 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 24 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 24 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 24 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 24 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 24 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 24 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 24 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 24 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 24 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 24 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 24 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 24 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 24 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z20Convolution2D_kernelPfS_'
Destroy streams for kernel 24: size 0
kernel_name = _Z20Convolution2D_kernelPfS_ 
kernel_launch_uid = 24 
gpu_sim_cycle = 174224
gpu_sim_insn = 3116148
gpu_ipc =      17.8859
gpu_tot_sim_cycle = 10754830
gpu_tot_sim_insn = 74787552
gpu_tot_ipc =       6.9539
gpu_tot_issued_cta = 6144
max_total_param_size = 0
gpu_stall_dramfull = 1487253
gpu_stall_icnt2sh    = 339761
partiton_reqs_in_parallel = 1325968
partiton_reqs_in_parallel_total    = 33214459
partiton_level_parallism =       7.6107
partiton_level_parallism_total  =       3.2116
partiton_reqs_in_parallel_util = 1325968
partiton_reqs_in_parallel_util_total    = 33214459
gpu_sim_cycle_parition_util = 173386
gpu_tot_sim_cycle_parition_util    = 4307482
partiton_level_parallism_util =       7.6475
partiton_level_parallism_util_total  =       7.7084
partiton_replys_in_parallel = 30988
partiton_replys_in_parallel_total    = 712864
L2_BW  =      16.8586 GB/Sec
L2_BW_total  =       6.5557 GB/Sec
gpu_total_sim_rate=32715

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1223424
	L1I_total_cache_misses = 2458
	L1I_total_cache_miss_rate = 0.0020
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6851
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 98304
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0182
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 5054
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 96512
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5054
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1220966
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2458
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6851
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 98304
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1223424
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2496, 2688, 2688, 2688, 2688, 2688, 2688, 2560, 1512, 1512, 1512, 1512, 1512, 1512, 1512, 1416, 1344, 1344, 1344, 1344, 1344, 1344, 1344, 1344, 1344, 1344, 1344, 1344, 1344, 1344, 1344, 1344, 1344, 1344, 1344, 1344, 1344, 1344, 1344, 1344, 1344, 1344, 1344, 1344, 1344, 1344, 1344, 1344, 1344, 1344, 1344, 1344, 1344, 1344, 1344, 1344, 1344, 1344, 1344, 1344, 1344, 1344, 1344, 1344, 
gpgpu_n_tot_thrd_icount = 76701696
gpgpu_n_tot_w_icount = 2396928
gpgpu_n_stall_shd_mem = 6843530
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 694944
gpgpu_n_mem_write_global = 48768
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 13935456
gpgpu_n_store_insn = 1548384
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3145728
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 5054
gpgpu_stall_shd_mem[c_mem][bk_conf] = 5054
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6186416
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 652060
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2787519	W0_Idle:213185715	W0_Scoreboard:34017150	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:365760	W32:2031168
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5559552 {8:694944,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6632448 {136:48768,}
traffic_breakdown_coretomem[INST_ACC_R] = 896 {8:112,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 69933312 {40:256032,136:438912,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 390144 {8:48768,}
traffic_breakdown_memtocore[INST_ACC_R] = 15232 {136:112,}
maxmrqlatency = 114 
maxdqlatency = 0 
maxmflatency = 194603 
averagemflatency = 6793 
max_icnt2mem_latency = 194369 
max_icnt2sh_latency = 10754829 
mrq_lat_table:2228 	830 	630 	894 	2779 	2842 	2026 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	124465 	284964 	185082 	18980 	22772 	38900 	20291 	5651 	11356 	21931 	9348 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	58558 	3205 	14573 	49593 	93301 	118220 	218070 	43695 	17554 	20965 	40024 	17830 	5656 	11351 	21931 	9326 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	455854 	218780 	19993 	345 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1656 	1168 	5304 	9816 	18632 	12192 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	376 	89 	230 	206 	122 	83 	123 	161 	345 	585 	248 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[1]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[2]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[3]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
maximum service time to same row:
dram[0]:    135462    135463    140671    140673    129043    129042    117224    117225    101597    101597     72941     72940    162909    162910    173329    173330 
dram[1]:    135463    135462    140671    140673    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[2]:    135462    135463    140672    140672    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[3]:    135463    135462    140672    140672    129042    129044    117224    117225    101597    101597     72941     72939    162909    162910    173329    173330 
average row accesses per activate:
dram[0]: 17.272728 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[1]: 17.181818 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[2]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[3]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
average row locality = 12229/896 = 13.648438
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[1]:       127       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[2]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[3]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
total reads: 8165
bank skew: 128/126 = 1.02
chip skew: 2043/2040 = 1.00
number of total write accesses:
dram[0]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[1]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[2]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[3]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
total reads: 4064
bank skew: 64/62 = 1.03
chip skew: 1016/1016 = 1.00
average mf latency per bank:
dram[0]:     370119    381277    454240    463386    439179    445526    473281    483143    508877    520475    514395    523178    245249    253422    280531    289374
dram[1]:     381910    382755    460173    459626    441416    443777    480895    479565    519286    516271    522847    521372    257398    254218    287814    289185
dram[2]:     386936    382826    463284    468230    444886    446418    480919    481979    514830    519400    519761    524168    253839    254161    289584    288590
dram[3]:     382908    343997    463846    418412    444311    395209    478386    427805    515210    463269    524305    463459    257435    228363    286834    259075
maximum mf latency per bank:
dram[0]:     181595    181568    178972    178956    194603    194599    194602    194598    194354    194336    191729    191726    178995    178995    181303    181296
dram[1]:     181581    181567    178952    178955    194585    194598    194599    194597    194347    194335    191727    191724    178992    178995    181296    181295
dram[2]:     181566    181578    178952    178952    194602    194588    194598    194603    194347    194334    191733    191717    178992    178994    181303    181288
dram[3]:     181574    181588    178947    178960    194586    194600    194603    194595    194347    194339    191729    191723    178991    178992    181300    181294
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8362231 n_nop=8349539 n_act=236 n_pre=220 n_req=3059 n_rd=8172 n_write=4064 bw_util=0.002926
n_activity=38187 dram_eff=0.6408
bk0: 512a 8358587i bk1: 508a 8358051i bk2: 512a 8358486i bk3: 512a 8357930i bk4: 512a 8358381i bk5: 512a 8357848i bk6: 512a 8358433i bk7: 512a 8357891i bk8: 512a 8358429i bk9: 512a 8357886i bk10: 512a 8358294i bk11: 512a 8357754i bk12: 512a 8358512i bk13: 512a 8357946i bk14: 504a 8358542i bk15: 504a 8357971i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0201561
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8362231 n_nop=8349541 n_act=237 n_pre=221 n_req=3058 n_rd=8168 n_write=4064 bw_util=0.002926
n_activity=38121 dram_eff=0.6417
bk0: 508a 8358583i bk1: 508a 8358045i bk2: 512a 8358475i bk3: 512a 8357929i bk4: 512a 8358400i bk5: 512a 8357847i bk6: 512a 8358419i bk7: 512a 8357893i bk8: 512a 8358419i bk9: 512a 8357890i bk10: 512a 8358302i bk11: 512a 8357763i bk12: 512a 8358495i bk13: 512a 8357965i bk14: 504a 8358505i bk15: 504a 8357969i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0202142
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8362231 n_nop=8349555 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.002924
n_activity=37888 dram_eff=0.6453
bk0: 504a 8358627i bk1: 504a 8358064i bk2: 512a 8358505i bk3: 512a 8357939i bk4: 512a 8358414i bk5: 512a 8357853i bk6: 512a 8358432i bk7: 512a 8357893i bk8: 512a 8358434i bk9: 512a 8357891i bk10: 512a 8358314i bk11: 512a 8357763i bk12: 512a 8358460i bk13: 512a 8357904i bk14: 504a 8358455i bk15: 504a 8357930i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0199902
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8362231 n_nop=8349555 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.002924
n_activity=37892 dram_eff=0.6452
bk0: 504a 8358641i bk1: 504a 8358081i bk2: 512a 8358502i bk3: 512a 8357951i bk4: 512a 8358421i bk5: 512a 8357864i bk6: 512a 8358437i bk7: 512a 8357904i bk8: 512a 8358436i bk9: 512a 8357900i bk10: 512a 8358323i bk11: 512a 8357784i bk12: 512a 8358453i bk13: 512a 8357932i bk14: 504a 8358451i bk15: 504a 8357933i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0201452

========= L2 cache stats =========
L2_cache_bank[0]: Access = 79304, Miss = 1022, Miss_rate = 0.013, Pending_hits = 1370, Reservation_fails = 0
L2_cache_bank[1]: Access = 97564, Miss = 1021, Miss_rate = 0.010, Pending_hits = 1338, Reservation_fails = 0
L2_cache_bank[2]: Access = 97564, Miss = 1021, Miss_rate = 0.010, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[3]: Access = 97564, Miss = 1021, Miss_rate = 0.010, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[4]: Access = 97536, Miss = 1020, Miss_rate = 0.010, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[5]: Access = 97536, Miss = 1020, Miss_rate = 0.010, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[6]: Access = 97536, Miss = 1020, Miss_rate = 0.010, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[7]: Access = 79248, Miss = 1020, Miss_rate = 0.013, Pending_hits = 654, Reservation_fails = 0
L2_total_cache_accesses = 743852
L2_total_cache_misses = 8165
L2_total_cache_miss_rate = 0.0110
L2_total_cache_pending_hits = 9956
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 680982
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9866
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 44704
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 63
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 694944
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 48768
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 112
L2_cache_data_port_util = 0.060
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2756036
icnt_total_pkts_simt_to_mem=938924
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 202.498
	minimum = 6
	maximum = 1682
Network latency average = 107.379
	minimum = 6
	maximum = 1382
Slowest packet = 1426894
Flit latency average = 48.0188
	minimum = 6
	maximum = 1382
Slowest flit = 3570370
Fragmentation average = 0.0161998
	minimum = 0
	maximum = 710
Injected packet rate average = 0.00355728
	minimum = 0 (at node 36)
	maximum = 0.0116632 (at node 29)
Accepted packet rate average = 0.00355728
	minimum = 0 (at node 36)
	maximum = 0.0116632 (at node 29)
Injected flit rate average = 0.00883488
	minimum = 0 (at node 36)
	maximum = 0.0422791 (at node 29)
Accepted flit rate average= 0.00883488
	minimum = 0 (at node 36)
	maximum = 0.014579 (at node 29)
Injected packet length average = 2.48361
Accepted packet length average = 2.48361
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 186.101 (24 samples)
	minimum = 6 (24 samples)
	maximum = 1747.5 (24 samples)
Network latency average = 99.0003 (24 samples)
	minimum = 6 (24 samples)
	maximum = 1352.04 (24 samples)
Flit latency average = 44.5997 (24 samples)
	minimum = 6 (24 samples)
	maximum = 1352.04 (24 samples)
Fragmentation average = 0.0149877 (24 samples)
	minimum = 0 (24 samples)
	maximum = 430.25 (24 samples)
Injected packet rate average = 0.00341495 (24 samples)
	minimum = 0 (24 samples)
	maximum = 0.0111972 (24 samples)
Accepted packet rate average = 0.00341495 (24 samples)
	minimum = 0 (24 samples)
	maximum = 0.0111972 (24 samples)
Injected flit rate average = 0.00848151 (24 samples)
	minimum = 0 (24 samples)
	maximum = 0.0405921 (24 samples)
Accepted flit rate average = 0.00848151 (24 samples)
	minimum = 0 (24 samples)
	maximum = 0.013996 (24 samples)
Injected packet size average = 2.48364 (24 samples)
Accepted packet size average = 2.48364 (24 samples)
Hops average = 1 (24 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 38 min, 6 sec (2286 sec)
gpgpu_simulation_rate = 32715 (inst/sec)
gpgpu_simulation_rate = 4704 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400f19 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20Convolution2D_kernelPfS_' to stream 0, gridDim= (8,32,1) blockDim = (32,8,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 25 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 25 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 25 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 25 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 25 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 25 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 25 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 25 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 25 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 25 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 25 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 25 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 25 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 25 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 25 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 25 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 25 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 25 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 25 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 25 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 25 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 25 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 25 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 25 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 25 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 25 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 25 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 25 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 25 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 25 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 25 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 25 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 25 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 25 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 25 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 25 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 25 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 25 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 25 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 25 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 25 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 25 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 25 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 25 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 25 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 25 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 25 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 25 '_Z20Convolution2D_kernelPfS_'
Destroy streams for kernel 25: size 0
kernel_name = _Z20Convolution2D_kernelPfS_ 
kernel_launch_uid = 25 
gpu_sim_cycle = 176828
gpu_sim_insn = 3116148
gpu_ipc =      17.6225
gpu_tot_sim_cycle = 11193798
gpu_tot_sim_insn = 77903700
gpu_tot_ipc =       6.9595
gpu_tot_issued_cta = 6400
max_total_param_size = 0
gpu_stall_dramfull = 1554482
gpu_stall_icnt2sh    = 352262
partiton_reqs_in_parallel = 1347395
partiton_reqs_in_parallel_total    = 34540427
partiton_level_parallism =       7.6198
partiton_level_parallism_total  =       3.2060
partiton_reqs_in_parallel_util = 1347395
partiton_reqs_in_parallel_util_total    = 34540427
gpu_sim_cycle_parition_util = 176116
gpu_tot_sim_cycle_parition_util    = 4480868
partiton_level_parallism_util =       7.6506
partiton_level_parallism_util_total  =       7.7062
partiton_replys_in_parallel = 30988
partiton_replys_in_parallel_total    = 743852
L2_BW  =      16.6103 GB/Sec
L2_BW_total  =       6.5610 GB/Sec
gpu_total_sim_rate=32691

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1274400
	L1I_total_cache_misses = 2458
	L1I_total_cache_miss_rate = 0.0019
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6851
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 102400
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0175
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 5054
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 100608
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5054
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1271942
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2458
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6851
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 102400
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1274400
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2608, 2800, 2800, 2800, 2800, 2800, 2800, 2672, 1568, 1568, 1568, 1568, 1568, 1568, 1568, 1472, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 1400, 
gpgpu_n_tot_thrd_icount = 79897600
gpgpu_n_tot_w_icount = 2496800
gpgpu_n_stall_shd_mem = 7164048
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 723900
gpgpu_n_mem_write_global = 50800
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 14516100
gpgpu_n_store_insn = 1612900
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3276800
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 5054
gpgpu_stall_shd_mem[c_mem][bk_conf] = 5054
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6474400
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 684594
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2909818	W0_Idle:222172210	W0_Scoreboard:34719556	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:381000	W32:2115800
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5791200 {8:723900,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6908800 {136:50800,}
traffic_breakdown_coretomem[INST_ACC_R] = 896 {8:112,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 72847200 {40:266700,136:457200,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 406400 {8:50800,}
traffic_breakdown_memtocore[INST_ACC_R] = 15232 {136:112,}
maxmrqlatency = 114 
maxdqlatency = 0 
maxmflatency = 194603 
averagemflatency = 6739 
max_icnt2mem_latency = 194369 
max_icnt2sh_latency = 11193797 
mrq_lat_table:2228 	830 	630 	894 	2779 	2842 	2026 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	128016 	297849 	193651 	19840 	23853 	40496 	21175 	5862 	11723 	22610 	9653 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	59215 	3365 	15225 	51398 	96960 	124112 	228464 	45669 	18356 	21998 	41648 	18606 	5866 	11718 	22609 	9631 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	475038 	227797 	20726 	367 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1656 	1168 	5304 	9816 	18632 	14224 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	382 	92 	242 	214 	128 	85 	128 	169 	357 	607 	256 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[1]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[2]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[3]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
maximum service time to same row:
dram[0]:    135462    135463    140671    140673    129043    129042    117224    117225    101597    101597     72941     72940    162909    162910    173329    173330 
dram[1]:    135463    135462    140671    140673    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[2]:    135462    135463    140672    140672    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[3]:    135463    135462    140672    140672    129042    129044    117224    117225    101597    101597     72941     72939    162909    162910    173329    173330 
average row accesses per activate:
dram[0]: 17.272728 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[1]: 17.181818 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[2]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[3]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
average row locality = 12229/896 = 13.648438
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[1]:       127       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[2]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[3]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
total reads: 8165
bank skew: 128/126 = 1.02
chip skew: 2043/2040 = 1.00
number of total write accesses:
dram[0]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[1]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[2]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[3]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
total reads: 4064
bank skew: 64/62 = 1.03
chip skew: 1016/1016 = 1.00
average mf latency per bank:
dram[0]:     380363    391985    469244    478825    455162    461772    487437    497731    528564    540745    531974    541190    252612    261234    288841    298093
dram[1]:     392710    393621    475379    474815    457405    460081    495302    493896    539538    536289    540824    539250    265388    262020    296460    297993
dram[2]:     397884    393542    478639    483933    461166    462737    495408    496551    534724    539571    537455    542162    261644    261975    298385    297361
dram[3]:     393540    354026    479256    432850    460536    410573    492693    441324    535030    482396    542357    480146    265464    235766    295488    267300
maximum mf latency per bank:
dram[0]:     181595    181568    178972    178956    194603    194599    194602    194598    194354    194336    191729    191726    178995    178995    181303    181296
dram[1]:     181581    181567    178952    178955    194585    194598    194599    194597    194347    194335    191727    191724    178992    178995    181296    181295
dram[2]:     181566    181578    178952    178952    194602    194588    194598    194603    194347    194334    191733    191717    178992    178994    181303    181288
dram[3]:     181574    181588    178947    178960    194586    194600    194603    194595    194347    194339    191729    191723    178991    178992    181300    181294
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8690573 n_nop=8677881 n_act=236 n_pre=220 n_req=3059 n_rd=8172 n_write=4064 bw_util=0.002816
n_activity=38187 dram_eff=0.6408
bk0: 512a 8686929i bk1: 508a 8686393i bk2: 512a 8686828i bk3: 512a 8686272i bk4: 512a 8686723i bk5: 512a 8686190i bk6: 512a 8686775i bk7: 512a 8686233i bk8: 512a 8686771i bk9: 512a 8686228i bk10: 512a 8686636i bk11: 512a 8686096i bk12: 512a 8686854i bk13: 512a 8686288i bk14: 504a 8686884i bk15: 504a 8686313i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0193946
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8690573 n_nop=8677883 n_act=237 n_pre=221 n_req=3058 n_rd=8168 n_write=4064 bw_util=0.002815
n_activity=38121 dram_eff=0.6417
bk0: 508a 8686925i bk1: 508a 8686387i bk2: 512a 8686817i bk3: 512a 8686271i bk4: 512a 8686742i bk5: 512a 8686189i bk6: 512a 8686761i bk7: 512a 8686235i bk8: 512a 8686761i bk9: 512a 8686232i bk10: 512a 8686644i bk11: 512a 8686105i bk12: 512a 8686837i bk13: 512a 8686307i bk14: 504a 8686847i bk15: 504a 8686311i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0194505
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8690573 n_nop=8677897 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.002813
n_activity=37888 dram_eff=0.6453
bk0: 504a 8686969i bk1: 504a 8686406i bk2: 512a 8686847i bk3: 512a 8686281i bk4: 512a 8686756i bk5: 512a 8686195i bk6: 512a 8686774i bk7: 512a 8686235i bk8: 512a 8686776i bk9: 512a 8686233i bk10: 512a 8686656i bk11: 512a 8686105i bk12: 512a 8686802i bk13: 512a 8686246i bk14: 504a 8686797i bk15: 504a 8686272i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.019235
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8690573 n_nop=8677897 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.002813
n_activity=37892 dram_eff=0.6452
bk0: 504a 8686983i bk1: 504a 8686423i bk2: 512a 8686844i bk3: 512a 8686293i bk4: 512a 8686763i bk5: 512a 8686206i bk6: 512a 8686779i bk7: 512a 8686246i bk8: 512a 8686778i bk9: 512a 8686242i bk10: 512a 8686665i bk11: 512a 8686126i bk12: 512a 8686795i bk13: 512a 8686274i bk14: 504a 8686793i bk15: 504a 8686275i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0193841

========= L2 cache stats =========
L2_cache_bank[0]: Access = 82606, Miss = 1022, Miss_rate = 0.012, Pending_hits = 1370, Reservation_fails = 0
L2_cache_bank[1]: Access = 101628, Miss = 1021, Miss_rate = 0.010, Pending_hits = 1338, Reservation_fails = 0
L2_cache_bank[2]: Access = 101628, Miss = 1021, Miss_rate = 0.010, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[3]: Access = 101628, Miss = 1021, Miss_rate = 0.010, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[4]: Access = 101600, Miss = 1020, Miss_rate = 0.010, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[5]: Access = 101600, Miss = 1020, Miss_rate = 0.010, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[6]: Access = 101600, Miss = 1020, Miss_rate = 0.010, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[7]: Access = 82550, Miss = 1020, Miss_rate = 0.012, Pending_hits = 654, Reservation_fails = 0
L2_total_cache_accesses = 774840
L2_total_cache_misses = 8165
L2_total_cache_miss_rate = 0.0105
L2_total_cache_pending_hits = 9956
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 709938
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9866
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 46736
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 63
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 723900
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 50800
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 112
L2_cache_data_port_util = 0.060
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2870844
icnt_total_pkts_simt_to_mem=978040
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 207.696
	minimum = 6
	maximum = 1682
Network latency average = 109.593
	minimum = 6
	maximum = 1382
Slowest packet = 1488870
Flit latency average = 48.8973
	minimum = 6
	maximum = 1382
Slowest flit = 3724294
Fragmentation average = 0.00803537
	minimum = 0
	maximum = 243
Injected packet rate average = 0.00350489
	minimum = 0 (at node 36)
	maximum = 0.0114915 (at node 29)
Accepted packet rate average = 0.00350489
	minimum = 0 (at node 36)
	maximum = 0.0114915 (at node 29)
Injected flit rate average = 0.00870478
	minimum = 0 (at node 36)
	maximum = 0.0416565 (at node 29)
Accepted flit rate average= 0.00870478
	minimum = 0 (at node 36)
	maximum = 0.0143643 (at node 29)
Injected packet length average = 2.48361
Accepted packet length average = 2.48361
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 186.965 (25 samples)
	minimum = 6 (25 samples)
	maximum = 1744.88 (25 samples)
Network latency average = 99.424 (25 samples)
	minimum = 6 (25 samples)
	maximum = 1353.24 (25 samples)
Flit latency average = 44.7716 (25 samples)
	minimum = 6 (25 samples)
	maximum = 1353.24 (25 samples)
Fragmentation average = 0.0147096 (25 samples)
	minimum = 0 (25 samples)
	maximum = 422.76 (25 samples)
Injected packet rate average = 0.00341855 (25 samples)
	minimum = 0 (25 samples)
	maximum = 0.0112089 (25 samples)
Accepted packet rate average = 0.00341855 (25 samples)
	minimum = 0 (25 samples)
	maximum = 0.0112089 (25 samples)
Injected flit rate average = 0.00849045 (25 samples)
	minimum = 0 (25 samples)
	maximum = 0.0406347 (25 samples)
Accepted flit rate average = 0.00849045 (25 samples)
	minimum = 0 (25 samples)
	maximum = 0.0140108 (25 samples)
Injected packet size average = 2.48364 (25 samples)
Accepted packet size average = 2.48364 (25 samples)
Hops average = 1 (25 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 39 min, 43 sec (2383 sec)
gpgpu_simulation_rate = 32691 (inst/sec)
gpgpu_simulation_rate = 4697 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400f19 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20Convolution2D_kernelPfS_' to stream 0, gridDim= (8,32,1) blockDim = (32,8,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 26 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 26 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 26 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 26 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 26 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 26 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 26 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 26 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 26 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 26 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 26 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 26 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 26 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 26 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 26 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 26 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 26 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 26 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 26 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 26 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 26 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 26 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 26 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 26 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 26 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 26 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 26 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 26 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 26 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 26 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 26 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 26 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 26 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 26 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 26 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 26 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 26 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 26 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 26 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 26 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 26 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 26 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 26 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 26 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 26 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 26 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 26 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 26 '_Z20Convolution2D_kernelPfS_'
Destroy streams for kernel 26: size 0
kernel_name = _Z20Convolution2D_kernelPfS_ 
kernel_launch_uid = 26 
gpu_sim_cycle = 174171
gpu_sim_insn = 3116148
gpu_ipc =      17.8913
gpu_tot_sim_cycle = 11630109
gpu_tot_sim_insn = 81019848
gpu_tot_ipc =       6.9664
gpu_tot_issued_cta = 6656
max_total_param_size = 0
gpu_stall_dramfull = 1620574
gpu_stall_icnt2sh    = 364163
partiton_reqs_in_parallel = 1327276
partiton_reqs_in_parallel_total    = 35887822
partiton_level_parallism =       7.6205
partiton_level_parallism_total  =       3.1999
partiton_reqs_in_parallel_util = 1327276
partiton_reqs_in_parallel_util_total    = 35887822
gpu_sim_cycle_parition_util = 173383
gpu_tot_sim_cycle_parition_util    = 4656984
partiton_level_parallism_util =       7.6552
partiton_level_parallism_util_total  =       7.7044
partiton_replys_in_parallel = 30988
partiton_replys_in_parallel_total    = 774840
L2_BW  =      16.8637 GB/Sec
L2_BW_total  =       6.5674 GB/Sec
gpu_total_sim_rate=32682

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1325376
	L1I_total_cache_misses = 2458
	L1I_total_cache_miss_rate = 0.0019
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6851
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 106496
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0168
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 5054
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 104704
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5054
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1322918
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2458
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6851
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 106496
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1325376
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2720, 2912, 2912, 2912, 2912, 2912, 2912, 2784, 1624, 1624, 1624, 1624, 1624, 1624, 1624, 1528, 1456, 1456, 1456, 1456, 1456, 1456, 1456, 1456, 1456, 1456, 1456, 1456, 1456, 1456, 1456, 1456, 1456, 1456, 1456, 1456, 1456, 1456, 1456, 1456, 1456, 1456, 1456, 1456, 1456, 1456, 1456, 1456, 1456, 1456, 1456, 1456, 1456, 1456, 1456, 1456, 1456, 1456, 1456, 1456, 1456, 1456, 1456, 1456, 
gpgpu_n_tot_thrd_icount = 83093504
gpgpu_n_tot_w_icount = 2596672
gpgpu_n_stall_shd_mem = 7482161
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 752856
gpgpu_n_mem_write_global = 52832
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 15096744
gpgpu_n_store_insn = 1677416
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3407872
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 5054
gpgpu_stall_shd_mem[c_mem][bk_conf] = 5054
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6760712
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 716395
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3027879	W0_Idle:231011134	W0_Scoreboard:35424979	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:396240	W32:2200432
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6022848 {8:752856,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7185152 {136:52832,}
traffic_breakdown_coretomem[INST_ACC_R] = 896 {8:112,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 75761088 {40:277368,136:475488,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 422656 {8:52832,}
traffic_breakdown_memtocore[INST_ACC_R] = 15232 {136:112,}
maxmrqlatency = 114 
maxdqlatency = 0 
maxmflatency = 194603 
averagemflatency = 6681 
max_icnt2mem_latency = 194369 
max_icnt2sh_latency = 11630108 
mrq_lat_table:2228 	830 	630 	894 	2779 	2842 	2026 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	131656 	310853 	201914 	20699 	24947 	42092 	22150 	6059 	12102 	23436 	9808 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	59873 	3507 	15873 	53281 	100732 	129990 	238715 	47528 	19161 	23042 	43232 	19513 	6067 	12094 	23435 	9785 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	494447 	236578 	21468 	391 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1656 	1168 	5304 	9816 	18632 	16256 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	389 	94 	253 	224 	134 	88 	134 	176 	369 	634 	260 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[1]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[2]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[3]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
maximum service time to same row:
dram[0]:    135462    135463    140671    140673    129043    129042    117224    117225    101597    101597     72941     72940    162909    162910    173329    173330 
dram[1]:    135463    135462    140671    140673    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[2]:    135462    135463    140672    140672    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[3]:    135463    135462    140672    140672    129042    129044    117224    117225    101597    101597     72941     72939    162909    162910    173329    173330 
average row accesses per activate:
dram[0]: 17.272728 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[1]: 17.181818 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[2]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[3]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
average row locality = 12229/896 = 13.648438
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[1]:       127       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[2]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[3]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
total reads: 8165
bank skew: 128/126 = 1.02
chip skew: 2043/2040 = 1.00
number of total write accesses:
dram[0]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[1]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[2]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[3]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
total reads: 4064
bank skew: 64/62 = 1.03
chip skew: 1016/1016 = 1.00
average mf latency per bank:
dram[0]:     390404    402463    481976    492050    469747    476653    505915    516700    542901    555774    548836    558566    260952    269980    297169    306798
dram[1]:     403219    404291    488353    487783    471997    474959    514004    512537    554396    550989    558058    556403    274313    270777    305032    306806
dram[2]:     408615    404090    491806    497444    475997    477638    514177    515459    549325    554456    554416    559509    270383    270720    307167    306132
dram[3]:     404004    363828    492478    445060    475345    424516    511334    459124    549542    496194    559701    496118    274416    244130    304143    275513
maximum mf latency per bank:
dram[0]:     181595    181568    178972    178956    194603    194599    194602    194598    194354    194336    191729    191726    178995    178995    181303    181296
dram[1]:     181581    181567    178952    178955    194585    194598    194599    194597    194347    194335    191727    191724    178992    178995    181296    181295
dram[2]:     181566    181578    178952    178952    194602    194588    194598    194603    194347    194334    191733    191717    178992    178994    181303    181288
dram[3]:     181574    181588    178947    178960    194586    194600    194603    194595    194347    194339    191729    191723    178991    178992    181300    181294
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9013982 n_nop=9001290 n_act=236 n_pre=220 n_req=3059 n_rd=8172 n_write=4064 bw_util=0.002715
n_activity=38187 dram_eff=0.6408
bk0: 512a 9010338i bk1: 508a 9009802i bk2: 512a 9010237i bk3: 512a 9009681i bk4: 512a 9010132i bk5: 512a 9009599i bk6: 512a 9010184i bk7: 512a 9009642i bk8: 512a 9010180i bk9: 512a 9009637i bk10: 512a 9010045i bk11: 512a 9009505i bk12: 512a 9010263i bk13: 512a 9009697i bk14: 504a 9010293i bk15: 504a 9009722i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0186987
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9013982 n_nop=9001292 n_act=237 n_pre=221 n_req=3058 n_rd=8168 n_write=4064 bw_util=0.002714
n_activity=38121 dram_eff=0.6417
bk0: 508a 9010334i bk1: 508a 9009796i bk2: 512a 9010226i bk3: 512a 9009680i bk4: 512a 9010151i bk5: 512a 9009598i bk6: 512a 9010170i bk7: 512a 9009644i bk8: 512a 9010170i bk9: 512a 9009641i bk10: 512a 9010053i bk11: 512a 9009514i bk12: 512a 9010246i bk13: 512a 9009716i bk14: 504a 9010256i bk15: 504a 9009720i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0187526
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9013982 n_nop=9001306 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.002712
n_activity=37888 dram_eff=0.6453
bk0: 504a 9010378i bk1: 504a 9009815i bk2: 512a 9010256i bk3: 512a 9009690i bk4: 512a 9010165i bk5: 512a 9009604i bk6: 512a 9010183i bk7: 512a 9009644i bk8: 512a 9010185i bk9: 512a 9009642i bk10: 512a 9010065i bk11: 512a 9009514i bk12: 512a 9010211i bk13: 512a 9009655i bk14: 504a 9010206i bk15: 504a 9009681i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0185449
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9013982 n_nop=9001306 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.002712
n_activity=37892 dram_eff=0.6452
bk0: 504a 9010392i bk1: 504a 9009832i bk2: 512a 9010253i bk3: 512a 9009702i bk4: 512a 9010172i bk5: 512a 9009615i bk6: 512a 9010188i bk7: 512a 9009655i bk8: 512a 9010187i bk9: 512a 9009651i bk10: 512a 9010074i bk11: 512a 9009535i bk12: 512a 9010204i bk13: 512a 9009683i bk14: 504a 9010202i bk15: 504a 9009684i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0186886

========= L2 cache stats =========
L2_cache_bank[0]: Access = 85908, Miss = 1022, Miss_rate = 0.012, Pending_hits = 1370, Reservation_fails = 0
L2_cache_bank[1]: Access = 105692, Miss = 1021, Miss_rate = 0.010, Pending_hits = 1338, Reservation_fails = 0
L2_cache_bank[2]: Access = 105692, Miss = 1021, Miss_rate = 0.010, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[3]: Access = 105692, Miss = 1021, Miss_rate = 0.010, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[4]: Access = 105664, Miss = 1020, Miss_rate = 0.010, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[5]: Access = 105664, Miss = 1020, Miss_rate = 0.010, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[6]: Access = 105664, Miss = 1020, Miss_rate = 0.010, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[7]: Access = 85852, Miss = 1020, Miss_rate = 0.012, Pending_hits = 654, Reservation_fails = 0
L2_total_cache_accesses = 805828
L2_total_cache_misses = 8165
L2_total_cache_miss_rate = 0.0101
L2_total_cache_pending_hits = 9956
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 738894
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9866
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 48768
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 63
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 752856
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 52832
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 112
L2_cache_data_port_util = 0.060
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2985652
icnt_total_pkts_simt_to_mem=1017156
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 205.905
	minimum = 6
	maximum = 1732
Network latency average = 108.631
	minimum = 6
	maximum = 1382
Slowest packet = 1550846
Flit latency average = 48.482
	minimum = 6
	maximum = 1382
Slowest flit = 3878219
Fragmentation average = 0.0137795
	minimum = 0
	maximum = 313
Injected packet rate average = 0.00355836
	minimum = 0 (at node 36)
	maximum = 0.0116668 (at node 29)
Accepted packet rate average = 0.00355836
	minimum = 0 (at node 36)
	maximum = 0.0116668 (at node 29)
Injected flit rate average = 0.00883757
	minimum = 0 (at node 36)
	maximum = 0.042292 (at node 29)
Accepted flit rate average= 0.00883757
	minimum = 0 (at node 36)
	maximum = 0.0145835 (at node 29)
Injected packet length average = 2.48361
Accepted packet length average = 2.48361
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 187.694 (26 samples)
	minimum = 6 (26 samples)
	maximum = 1744.38 (26 samples)
Network latency average = 99.7781 (26 samples)
	minimum = 6 (26 samples)
	maximum = 1354.35 (26 samples)
Flit latency average = 44.9143 (26 samples)
	minimum = 6 (26 samples)
	maximum = 1354.35 (26 samples)
Fragmentation average = 0.0146738 (26 samples)
	minimum = 0 (26 samples)
	maximum = 418.538 (26 samples)
Injected packet rate average = 0.00342393 (26 samples)
	minimum = 0 (26 samples)
	maximum = 0.0112266 (26 samples)
Accepted packet rate average = 0.00342393 (26 samples)
	minimum = 0 (26 samples)
	maximum = 0.0112266 (26 samples)
Injected flit rate average = 0.0085038 (26 samples)
	minimum = 0 (26 samples)
	maximum = 0.0406985 (26 samples)
Accepted flit rate average = 0.0085038 (26 samples)
	minimum = 0 (26 samples)
	maximum = 0.0140328 (26 samples)
Injected packet size average = 2.48364 (26 samples)
Accepted packet size average = 2.48364 (26 samples)
Hops average = 1 (26 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 41 min, 19 sec (2479 sec)
gpgpu_simulation_rate = 32682 (inst/sec)
gpgpu_simulation_rate = 4691 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400f19 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20Convolution2D_kernelPfS_' to stream 0, gridDim= (8,32,1) blockDim = (32,8,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 27 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 27 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 27 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 27 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 27 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 27 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 27 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 27 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 27 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 27 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 27 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 27 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 27 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 27 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 27 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 27 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 27 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 27 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 27 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 27 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 27 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 27 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 27 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 27 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 27 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 27 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 27 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 27 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 27 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 27 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 27 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 27 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 27 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 27 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 27 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 27 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 27 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 27 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 27 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 27 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 27 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 27 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 27 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 27 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 27 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 27 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 27 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 27 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 27 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 27 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 27 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 27 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 27 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 27 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 27 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 27 '_Z20Convolution2D_kernelPfS_'
Destroy streams for kernel 27: size 0
kernel_name = _Z20Convolution2D_kernelPfS_ 
kernel_launch_uid = 27 
gpu_sim_cycle = 174214
gpu_sim_insn = 3116148
gpu_ipc =      17.8869
gpu_tot_sim_cycle = 12066463
gpu_tot_sim_insn = 84135996
gpu_tot_ipc =       6.9727
gpu_tot_issued_cta = 6912
max_total_param_size = 0
gpu_stall_dramfull = 1686415
gpu_stall_icnt2sh    = 376281
partiton_reqs_in_parallel = 1327871
partiton_reqs_in_parallel_total    = 37215098
partiton_level_parallism =       7.6221
partiton_level_parallism_total  =       3.1942
partiton_reqs_in_parallel_util = 1327871
partiton_reqs_in_parallel_util_total    = 37215098
gpu_sim_cycle_parition_util = 173429
gpu_tot_sim_cycle_parition_util    = 4830367
partiton_level_parallism_util =       7.6566
partiton_level_parallism_util_total  =       7.7027
partiton_replys_in_parallel = 30988
partiton_replys_in_parallel_total    = 805828
L2_BW  =      16.8595 GB/Sec
L2_BW_total  =       6.5733 GB/Sec
gpu_total_sim_rate=32686

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1376352
	L1I_total_cache_misses = 2458
	L1I_total_cache_miss_rate = 0.0018
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6851
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 110592
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0162
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 5054
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 108800
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5054
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1373894
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2458
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6851
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 110592
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1376352
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2800, 3024, 3024, 3024, 3024, 3024, 3024, 2896, 1680, 1680, 1680, 1680, 1680, 1680, 1680, 1584, 1512, 1512, 1512, 1512, 1512, 1512, 1512, 1512, 1512, 1512, 1512, 1512, 1512, 1512, 1512, 1512, 1512, 1512, 1512, 1512, 1512, 1512, 1512, 1512, 1512, 1512, 1512, 1512, 1512, 1512, 1512, 1512, 1512, 1512, 1512, 1512, 1512, 1512, 1512, 1512, 1512, 1512, 1512, 1512, 1512, 1512, 1512, 1512, 
gpgpu_n_tot_thrd_icount = 86289408
gpgpu_n_tot_w_icount = 2696544
gpgpu_n_stall_shd_mem = 7802090
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 781812
gpgpu_n_mem_write_global = 54864
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 15677388
gpgpu_n_store_insn = 1741932
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3538944
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 5054
gpgpu_stall_shd_mem[c_mem][bk_conf] = 5054
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7049466
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 747570
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3148477	W0_Idle:239848887	W0_Scoreboard:36131444	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:411480	W32:2285064
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6254496 {8:781812,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7461504 {136:54864,}
traffic_breakdown_coretomem[INST_ACC_R] = 896 {8:112,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 78674976 {40:288036,136:493776,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 438912 {8:54864,}
traffic_breakdown_memtocore[INST_ACC_R] = 15232 {136:112,}
maxmrqlatency = 114 
maxdqlatency = 0 
maxmflatency = 194603 
averagemflatency = 6625 
max_icnt2mem_latency = 194369 
max_icnt2sh_latency = 12066462 
mrq_lat_table:2228 	830 	630 	894 	2779 	2842 	2026 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	135248 	323845 	210216 	21572 	26038 	43692 	23121 	6277 	12508 	24219 	9968 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	60529 	3621 	16505 	55146 	104429 	135961 	248925 	49456 	19972 	24084 	44825 	20415 	6287 	12498 	24218 	9945 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	513922 	245292 	22214 	412 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1656 	1168 	5304 	9816 	18632 	18288 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	395 	98 	264 	234 	139 	91 	141 	184 	381 	660 	265 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[1]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[2]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[3]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
maximum service time to same row:
dram[0]:    135462    135463    140671    140673    129043    129042    117224    117225    101597    101597     72941     72940    162909    162910    173329    173330 
dram[1]:    135463    135462    140671    140673    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[2]:    135462    135463    140672    140672    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[3]:    135463    135462    140672    140672    129042    129044    117224    117225    101597    101597     72941     72939    162909    162910    173329    173330 
average row accesses per activate:
dram[0]: 17.272728 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[1]: 17.181818 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[2]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[3]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
average row locality = 12229/896 = 13.648438
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[1]:       127       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[2]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[3]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
total reads: 8165
bank skew: 128/126 = 1.02
chip skew: 2043/2040 = 1.00
number of total write accesses:
dram[0]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[1]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[2]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[3]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
total reads: 4064
bank skew: 64/62 = 1.03
chip skew: 1016/1016 = 1.00
average mf latency per bank:
dram[0]:     402136    414654    495869    506401    480920    488111    524125    535378    556554    570076    564515    574721    269451    278870    307330    317334
dram[1]:     415432    416662    502442    501892    483177    486411    532413    530900    568535    564967    574080    572371    283385    279700    315439    317456
dram[2]:     421068    416367    506115    512089    487411    489109    532683    534083    563240    568652    570203    575624    279286    279616    317807    316737
dram[3]:     416175    375340    506834    458408    486729    435034    529688    476660    563343    509257    575812    510893    283516    252651    314647    285556
maximum mf latency per bank:
dram[0]:     181595    181568    178972    178956    194603    194599    194602    194598    194354    194336    191729    191726    178995    178995    181303    181296
dram[1]:     181581    181567    178952    178955    194585    194598    194599    194597    194347    194335    191727    191724    178992    178995    181296    181295
dram[2]:     181566    181578    178952    178952    194602    194588    194598    194603    194347    194334    191733    191717    178992    178994    181303    181288
dram[3]:     181574    181588    178947    178960    194586    194600    194603    194595    194347    194339    191729    191723    178991    178992    181300    181294
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9337471 n_nop=9324779 n_act=236 n_pre=220 n_req=3059 n_rd=8172 n_write=4064 bw_util=0.002621
n_activity=38187 dram_eff=0.6408
bk0: 512a 9333827i bk1: 508a 9333291i bk2: 512a 9333726i bk3: 512a 9333170i bk4: 512a 9333621i bk5: 512a 9333088i bk6: 512a 9333673i bk7: 512a 9333131i bk8: 512a 9333669i bk9: 512a 9333126i bk10: 512a 9333534i bk11: 512a 9332994i bk12: 512a 9333752i bk13: 512a 9333186i bk14: 504a 9333782i bk15: 504a 9333211i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0180509
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9337471 n_nop=9324781 n_act=237 n_pre=221 n_req=3058 n_rd=8168 n_write=4064 bw_util=0.00262
n_activity=38121 dram_eff=0.6417
bk0: 508a 9333823i bk1: 508a 9333285i bk2: 512a 9333715i bk3: 512a 9333169i bk4: 512a 9333640i bk5: 512a 9333087i bk6: 512a 9333659i bk7: 512a 9333133i bk8: 512a 9333659i bk9: 512a 9333130i bk10: 512a 9333542i bk11: 512a 9333003i bk12: 512a 9333735i bk13: 512a 9333205i bk14: 504a 9333745i bk15: 504a 9333209i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.018103
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9337471 n_nop=9324795 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.002618
n_activity=37888 dram_eff=0.6453
bk0: 504a 9333867i bk1: 504a 9333304i bk2: 512a 9333745i bk3: 512a 9333179i bk4: 512a 9333654i bk5: 512a 9333093i bk6: 512a 9333672i bk7: 512a 9333133i bk8: 512a 9333674i bk9: 512a 9333131i bk10: 512a 9333554i bk11: 512a 9333003i bk12: 512a 9333700i bk13: 512a 9333144i bk14: 504a 9333695i bk15: 504a 9333170i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0179024
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9337471 n_nop=9324795 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.002618
n_activity=37892 dram_eff=0.6452
bk0: 504a 9333881i bk1: 504a 9333321i bk2: 512a 9333742i bk3: 512a 9333191i bk4: 512a 9333661i bk5: 512a 9333104i bk6: 512a 9333677i bk7: 512a 9333144i bk8: 512a 9333676i bk9: 512a 9333140i bk10: 512a 9333563i bk11: 512a 9333024i bk12: 512a 9333693i bk13: 512a 9333172i bk14: 504a 9333691i bk15: 504a 9333173i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0180412

========= L2 cache stats =========
L2_cache_bank[0]: Access = 89210, Miss = 1022, Miss_rate = 0.011, Pending_hits = 1370, Reservation_fails = 0
L2_cache_bank[1]: Access = 109756, Miss = 1021, Miss_rate = 0.009, Pending_hits = 1338, Reservation_fails = 0
L2_cache_bank[2]: Access = 109756, Miss = 1021, Miss_rate = 0.009, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[3]: Access = 109756, Miss = 1021, Miss_rate = 0.009, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[4]: Access = 109728, Miss = 1020, Miss_rate = 0.009, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[5]: Access = 109728, Miss = 1020, Miss_rate = 0.009, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[6]: Access = 109728, Miss = 1020, Miss_rate = 0.009, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[7]: Access = 89154, Miss = 1020, Miss_rate = 0.011, Pending_hits = 654, Reservation_fails = 0
L2_total_cache_accesses = 836816
L2_total_cache_misses = 8165
L2_total_cache_miss_rate = 0.0098
L2_total_cache_pending_hits = 9956
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 767850
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9866
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 50800
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 63
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 781812
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 54864
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 112
L2_cache_data_port_util = 0.060
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=3100460
icnt_total_pkts_simt_to_mem=1056272
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 207.026
	minimum = 6
	maximum = 1754
Network latency average = 109.384
	minimum = 6
	maximum = 1382
Slowest packet = 1612817
Flit latency average = 48.7682
	minimum = 6
	maximum = 1382
Slowest flit = 4032139
Fragmentation average = 0.0214276
	minimum = 0
	maximum = 508
Injected packet rate average = 0.00355748
	minimum = 0 (at node 36)
	maximum = 0.0116639 (at node 29)
Accepted packet rate average = 0.00355748
	minimum = 0 (at node 36)
	maximum = 0.0116639 (at node 29)
Injected flit rate average = 0.00883539
	minimum = 0 (at node 36)
	maximum = 0.0422816 (at node 29)
Accepted flit rate average= 0.00883539
	minimum = 0 (at node 36)
	maximum = 0.0145799 (at node 29)
Injected packet length average = 2.48361
Accepted packet length average = 2.48361
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 188.41 (27 samples)
	minimum = 6 (27 samples)
	maximum = 1744.74 (27 samples)
Network latency average = 100.134 (27 samples)
	minimum = 6 (27 samples)
	maximum = 1355.37 (27 samples)
Flit latency average = 45.057 (27 samples)
	minimum = 6 (27 samples)
	maximum = 1355.37 (27 samples)
Fragmentation average = 0.0149239 (27 samples)
	minimum = 0 (27 samples)
	maximum = 421.852 (27 samples)
Injected packet rate average = 0.00342888 (27 samples)
	minimum = 0 (27 samples)
	maximum = 0.0112428 (27 samples)
Accepted packet rate average = 0.00342888 (27 samples)
	minimum = 0 (27 samples)
	maximum = 0.0112428 (27 samples)
Injected flit rate average = 0.00851608 (27 samples)
	minimum = 0 (27 samples)
	maximum = 0.0407571 (27 samples)
Accepted flit rate average = 0.00851608 (27 samples)
	minimum = 0 (27 samples)
	maximum = 0.0140531 (27 samples)
Injected packet size average = 2.48364 (27 samples)
Accepted packet size average = 2.48364 (27 samples)
Hops average = 1 (27 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 42 min, 54 sec (2574 sec)
gpgpu_simulation_rate = 32686 (inst/sec)
gpgpu_simulation_rate = 4687 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400f19 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20Convolution2D_kernelPfS_' to stream 0, gridDim= (8,32,1) blockDim = (32,8,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 28 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 28 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 28 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 28 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 28 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 28 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 28 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 28 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 28 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 28 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 28 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 28 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 28 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 28 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 28 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 28 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 28 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 28 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 28 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 28 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 28 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 28 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 28 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 28 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 28 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 28 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 28 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 28 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 28 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 28 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 28 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 28 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 28 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 28 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 28 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 28 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 28 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 28 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 28 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 28 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 28 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 28 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 28 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 28 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 28 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 28 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 28 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 28 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 28 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 28 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 28 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 28 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 28 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 28 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 28 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 28 '_Z20Convolution2D_kernelPfS_'
Destroy streams for kernel 28: size 0
kernel_name = _Z20Convolution2D_kernelPfS_ 
kernel_launch_uid = 28 
gpu_sim_cycle = 174219
gpu_sim_insn = 3116148
gpu_ipc =      17.8864
gpu_tot_sim_cycle = 12502822
gpu_tot_sim_insn = 87252144
gpu_tot_ipc =       6.9786
gpu_tot_issued_cta = 7168
max_total_param_size = 0
gpu_stall_dramfull = 1753628
gpu_stall_icnt2sh    = 387981
partiton_reqs_in_parallel = 1326539
partiton_reqs_in_parallel_total    = 38542969
partiton_level_parallism =       7.6142
partiton_level_parallism_total  =       3.1888
partiton_reqs_in_parallel_util = 1326539
partiton_reqs_in_parallel_util_total    = 38542969
gpu_sim_cycle_parition_util = 173476
gpu_tot_sim_cycle_parition_util    = 5003796
partiton_level_parallism_util =       7.6468
partiton_level_parallism_util_total  =       7.7009
partiton_replys_in_parallel = 30988
partiton_replys_in_parallel_total    = 836816
L2_BW  =      16.8590 GB/Sec
L2_BW_total  =       6.5788 GB/Sec
gpu_total_sim_rate=32678

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1427328
	L1I_total_cache_misses = 2458
	L1I_total_cache_miss_rate = 0.0017
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6851
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 114688
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0156
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 5054
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 112896
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5054
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1424870
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2458
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6851
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 114688
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1427328
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2880, 3136, 3136, 3136, 3136, 3136, 3136, 3008, 1792, 1792, 1792, 1792, 1792, 1792, 1792, 1664, 1568, 1568, 1568, 1568, 1568, 1568, 1568, 1568, 1568, 1568, 1568, 1568, 1568, 1568, 1568, 1568, 1568, 1568, 1568, 1568, 1568, 1568, 1568, 1568, 1568, 1568, 1568, 1568, 1568, 1568, 1568, 1568, 1568, 1568, 1568, 1568, 1568, 1568, 1568, 1568, 1568, 1568, 1568, 1568, 1568, 1568, 1568, 1568, 
gpgpu_n_tot_thrd_icount = 89485312
gpgpu_n_tot_w_icount = 2796416
gpgpu_n_stall_shd_mem = 8122887
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 810768
gpgpu_n_mem_write_global = 56896
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 16258032
gpgpu_n_store_insn = 1806448
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3670016
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 5054
gpgpu_stall_shd_mem[c_mem][bk_conf] = 5054
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7337420
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 780413
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3267801	W0_Idle:248688718	W0_Scoreboard:36837225	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:426720	W32:2369696
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6486144 {8:810768,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7737856 {136:56896,}
traffic_breakdown_coretomem[INST_ACC_R] = 896 {8:112,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 81588864 {40:298704,136:512064,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 455168 {8:56896,}
traffic_breakdown_memtocore[INST_ACC_R] = 15232 {136:112,}
maxmrqlatency = 114 
maxdqlatency = 0 
maxmflatency = 194603 
averagemflatency = 6583 
max_icnt2mem_latency = 194369 
max_icnt2sh_latency = 12502821 
mrq_lat_table:2228 	830 	630 	894 	2779 	2842 	2026 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	138766 	336793 	218749 	22420 	27113 	45291 	23997 	6481 	12834 	25058 	10190 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	61145 	3752 	17105 	56969 	108088 	141910 	259443 	51332 	20792 	25090 	46462 	21178 	6490 	12824 	25057 	10167 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	533323 	254111 	22929 	433 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1656 	1168 	5304 	9816 	18632 	20320 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	400 	102 	275 	243 	146 	93 	145 	190 	392 	687 	272 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[1]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[2]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[3]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
maximum service time to same row:
dram[0]:    135462    135463    140671    140673    129043    129042    117224    117225    101597    101597     72941     72940    162909    162910    173329    173330 
dram[1]:    135463    135462    140671    140673    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[2]:    135462    135463    140672    140672    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[3]:    135463    135462    140672    140672    129042    129044    117224    117225    101597    101597     72941     72939    162909    162910    173329    173330 
average row accesses per activate:
dram[0]: 17.272728 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[1]: 17.181818 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[2]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[3]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
average row locality = 12229/896 = 13.648438
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[1]:       127       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[2]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[3]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
total reads: 8165
bank skew: 128/126 = 1.02
chip skew: 2043/2040 = 1.00
number of total write accesses:
dram[0]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[1]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[2]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[3]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
total reads: 4064
bank skew: 64/62 = 1.03
chip skew: 1016/1016 = 1.00
average mf latency per bank:
dram[0]:     412837    425778    509147    520104    494513    501967    541037    552736    573268    587355    581893    592499    279165    288964    317529    327932
dram[1]:     426701    427988    515931    515363    496791    500334    549595    548012    585782    582017    591839    590039    293675    289819    325957    328162
dram[2]:     432480    427525    519749    526059    501331    503050    549953    551425    580164    585821    587685    593420    289405    289751    328512    327396
dram[3]:     427249    385816    520499    471121    500589    448009    546776    492946    580172    525389    593657    527371    293860    262388    325183    295657
maximum mf latency per bank:
dram[0]:     181595    181568    178972    178956    194603    194599    194602    194598    194354    194336    191729    191726    178995    178995    181303    181296
dram[1]:     181581    181567    178952    178955    194585    194598    194599    194597    194347    194335    191727    191724    178992    178995    181296    181295
dram[2]:     181566    181578    178952    178952    194602    194588    194598    194603    194347    194334    191733    191717    178992    178994    181303    181288
dram[3]:     181574    181588    178947    178960    194586    194600    194603    194595    194347    194339    191729    191723    178991    178992    181300    181294
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9660969 n_nop=9648277 n_act=236 n_pre=220 n_req=3059 n_rd=8172 n_write=4064 bw_util=0.002533
n_activity=38187 dram_eff=0.6408
bk0: 512a 9657325i bk1: 508a 9656789i bk2: 512a 9657224i bk3: 512a 9656668i bk4: 512a 9657119i bk5: 512a 9656586i bk6: 512a 9657171i bk7: 512a 9656629i bk8: 512a 9657167i bk9: 512a 9656624i bk10: 512a 9657032i bk11: 512a 9656492i bk12: 512a 9657250i bk13: 512a 9656684i bk14: 504a 9657280i bk15: 504a 9656709i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0174465
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9660969 n_nop=9648279 n_act=237 n_pre=221 n_req=3058 n_rd=8168 n_write=4064 bw_util=0.002532
n_activity=38121 dram_eff=0.6417
bk0: 508a 9657321i bk1: 508a 9656783i bk2: 512a 9657213i bk3: 512a 9656667i bk4: 512a 9657138i bk5: 512a 9656585i bk6: 512a 9657157i bk7: 512a 9656631i bk8: 512a 9657157i bk9: 512a 9656628i bk10: 512a 9657040i bk11: 512a 9656501i bk12: 512a 9657233i bk13: 512a 9656703i bk14: 504a 9657243i bk15: 504a 9656707i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0174968
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9660969 n_nop=9648293 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.002531
n_activity=37888 dram_eff=0.6453
bk0: 504a 9657365i bk1: 504a 9656802i bk2: 512a 9657243i bk3: 512a 9656677i bk4: 512a 9657152i bk5: 512a 9656591i bk6: 512a 9657170i bk7: 512a 9656631i bk8: 512a 9657172i bk9: 512a 9656629i bk10: 512a 9657052i bk11: 512a 9656501i bk12: 512a 9657198i bk13: 512a 9656642i bk14: 504a 9657193i bk15: 504a 9656668i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0173029
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9660969 n_nop=9648293 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.002531
n_activity=37892 dram_eff=0.6452
bk0: 504a 9657379i bk1: 504a 9656819i bk2: 512a 9657240i bk3: 512a 9656689i bk4: 512a 9657159i bk5: 512a 9656602i bk6: 512a 9657175i bk7: 512a 9656642i bk8: 512a 9657174i bk9: 512a 9656638i bk10: 512a 9657061i bk11: 512a 9656522i bk12: 512a 9657191i bk13: 512a 9656670i bk14: 504a 9657189i bk15: 504a 9656671i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0174371

========= L2 cache stats =========
L2_cache_bank[0]: Access = 92512, Miss = 1022, Miss_rate = 0.011, Pending_hits = 1370, Reservation_fails = 0
L2_cache_bank[1]: Access = 113820, Miss = 1021, Miss_rate = 0.009, Pending_hits = 1338, Reservation_fails = 0
L2_cache_bank[2]: Access = 113820, Miss = 1021, Miss_rate = 0.009, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[3]: Access = 113820, Miss = 1021, Miss_rate = 0.009, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[4]: Access = 113792, Miss = 1020, Miss_rate = 0.009, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[5]: Access = 113792, Miss = 1020, Miss_rate = 0.009, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[6]: Access = 113792, Miss = 1020, Miss_rate = 0.009, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[7]: Access = 92456, Miss = 1020, Miss_rate = 0.011, Pending_hits = 654, Reservation_fails = 0
L2_total_cache_accesses = 867804
L2_total_cache_misses = 8165
L2_total_cache_miss_rate = 0.0094
L2_total_cache_pending_hits = 9956
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 796806
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9866
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 52832
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 63
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 810768
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 56896
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 112
L2_cache_data_port_util = 0.060
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=3215268
icnt_total_pkts_simt_to_mem=1095388
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 207.45
	minimum = 6
	maximum = 1682
Network latency average = 109.707
	minimum = 6
	maximum = 1382
Slowest packet = 1674794
Flit latency average = 48.9128
	minimum = 6
	maximum = 1382
Slowest flit = 4186063
Fragmentation average = 0.00482445
	minimum = 0
	maximum = 145
Injected packet rate average = 0.00355738
	minimum = 0 (at node 36)
	maximum = 0.0116635 (at node 29)
Accepted packet rate average = 0.00355738
	minimum = 0 (at node 36)
	maximum = 0.0116635 (at node 29)
Injected flit rate average = 0.00883514
	minimum = 0 (at node 36)
	maximum = 0.0422804 (at node 29)
Accepted flit rate average= 0.00883514
	minimum = 0 (at node 36)
	maximum = 0.0145794 (at node 29)
Injected packet length average = 2.48361
Accepted packet length average = 2.48361
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 189.09 (28 samples)
	minimum = 6 (28 samples)
	maximum = 1742.5 (28 samples)
Network latency average = 100.476 (28 samples)
	minimum = 6 (28 samples)
	maximum = 1356.32 (28 samples)
Flit latency average = 45.1947 (28 samples)
	minimum = 6 (28 samples)
	maximum = 1356.32 (28 samples)
Fragmentation average = 0.0145632 (28 samples)
	minimum = 0 (28 samples)
	maximum = 411.964 (28 samples)
Injected packet rate average = 0.00343347 (28 samples)
	minimum = 0 (28 samples)
	maximum = 0.0112578 (28 samples)
Accepted packet rate average = 0.00343347 (28 samples)
	minimum = 0 (28 samples)
	maximum = 0.0112578 (28 samples)
Injected flit rate average = 0.00852747 (28 samples)
	minimum = 0 (28 samples)
	maximum = 0.0408115 (28 samples)
Accepted flit rate average = 0.00852747 (28 samples)
	minimum = 0 (28 samples)
	maximum = 0.0140719 (28 samples)
Injected packet size average = 2.48363 (28 samples)
Accepted packet size average = 2.48363 (28 samples)
Hops average = 1 (28 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 44 min, 30 sec (2670 sec)
gpgpu_simulation_rate = 32678 (inst/sec)
gpgpu_simulation_rate = 4682 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400f19 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20Convolution2D_kernelPfS_' to stream 0, gridDim= (8,32,1) blockDim = (32,8,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 29 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 29 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 29 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 29 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 29 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 29 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 29 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 29 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 29 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 29 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 29 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 29 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 29 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 29 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 29 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 29 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 29 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 29 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 29 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 29 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 29 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 29 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 29 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 29 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 29 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 29 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 29 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 29 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 29 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 29 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 29 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 29 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 29 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 29 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 29 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 29 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 29 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 29 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 29 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 29 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 29 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 29 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 29 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 29 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 29 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 29 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 29 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 29 '_Z20Convolution2D_kernelPfS_'
Destroy streams for kernel 29: size 0
kernel_name = _Z20Convolution2D_kernelPfS_ 
kernel_launch_uid = 29 
gpu_sim_cycle = 174173
gpu_sim_insn = 3116148
gpu_ipc =      17.8911
gpu_tot_sim_cycle = 12939135
gpu_tot_sim_insn = 90368292
gpu_tot_ipc =       6.9841
gpu_tot_issued_cta = 7424
max_total_param_size = 0
gpu_stall_dramfull = 1820951
gpu_stall_icnt2sh    = 400607
partiton_reqs_in_parallel = 1326061
partiton_reqs_in_parallel_total    = 39869508
partiton_level_parallism =       7.6135
partiton_level_parallism_total  =       3.1838
partiton_reqs_in_parallel_util = 1326061
partiton_reqs_in_parallel_util_total    = 39869508
gpu_sim_cycle_parition_util = 173353
gpu_tot_sim_cycle_parition_util    = 5177272
partiton_level_parallism_util =       7.6495
partiton_level_parallism_util_total  =       7.6992
partiton_replys_in_parallel = 30988
partiton_replys_in_parallel_total    = 867804
L2_BW  =      16.8635 GB/Sec
L2_BW_total  =       6.5840 GB/Sec
gpu_total_sim_rate=32682

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1478304
	L1I_total_cache_misses = 2458
	L1I_total_cache_miss_rate = 0.0017
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6851
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 118784
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0151
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 5054
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 116992
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5054
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1475846
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2458
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6851
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 118784
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1478304
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2992, 3248, 3248, 3248, 3248, 3248, 3248, 3088, 1848, 1848, 1848, 1848, 1848, 1848, 1848, 1720, 1624, 1624, 1624, 1624, 1624, 1624, 1624, 1624, 1624, 1624, 1624, 1624, 1624, 1624, 1624, 1624, 1624, 1624, 1624, 1624, 1624, 1624, 1624, 1624, 1624, 1624, 1624, 1624, 1624, 1624, 1624, 1624, 1624, 1624, 1624, 1624, 1624, 1624, 1624, 1624, 1624, 1624, 1624, 1624, 1624, 1624, 1624, 1624, 
gpgpu_n_tot_thrd_icount = 92681216
gpgpu_n_tot_w_icount = 2896288
gpgpu_n_stall_shd_mem = 8435365
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 839724
gpgpu_n_mem_write_global = 58928
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 16838676
gpgpu_n_store_insn = 1870964
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3801088
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 5054
gpgpu_stall_shd_mem[c_mem][bk_conf] = 5054
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7618328
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 811983
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3390303	W0_Idle:257533213	W0_Scoreboard:37532588	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:441960	W32:2454328
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6717792 {8:839724,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8014208 {136:58928,}
traffic_breakdown_coretomem[INST_ACC_R] = 896 {8:112,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 84502752 {40:309372,136:530352,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 471424 {8:58928,}
traffic_breakdown_memtocore[INST_ACC_R] = 15232 {136:112,}
maxmrqlatency = 114 
maxdqlatency = 0 
maxmflatency = 194603 
averagemflatency = 6534 
max_icnt2mem_latency = 194369 
max_icnt2sh_latency = 12939134 
mrq_lat_table:2228 	830 	630 	894 	2779 	2842 	2026 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	142456 	349557 	227211 	23263 	28206 	46885 	24978 	6685 	13242 	25817 	10380 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	61858 	3908 	17766 	58989 	111926 	147673 	269522 	53191 	21594 	26131 	48093 	22044 	6694 	13230 	25818 	10355 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	552241 	263362 	23697 	452 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1656 	1168 	5304 	9816 	18632 	22352 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	406 	104 	288 	250 	152 	97 	152 	196 	406 	711 	277 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[1]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[2]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[3]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
maximum service time to same row:
dram[0]:    135462    135463    140671    140673    129043    129042    117224    117225    101597    101597     72941     72940    162909    162910    173329    173330 
dram[1]:    135463    135462    140671    140673    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[2]:    135462    135463    140672    140672    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[3]:    135463    135462    140672    140672    129042    129044    117224    117225    101597    101597     72941     72939    162909    162910    173329    173330 
average row accesses per activate:
dram[0]: 17.272728 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[1]: 17.181818 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[2]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[3]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
average row locality = 12229/896 = 13.648438
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[1]:       127       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[2]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[3]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
total reads: 8165
bank skew: 128/126 = 1.02
chip skew: 2043/2040 = 1.00
number of total write accesses:
dram[0]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[1]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[2]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[3]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
total reads: 4064
bank skew: 64/62 = 1.03
chip skew: 1016/1016 = 1.00
average mf latency per bank:
dram[0]:     425661    439061    523556    534927    508441    516134    557796    569910    584379    599028    597974    608971    287523    297689    327097    337887
dram[1]:     440088    441419    530559    529951    510728    514559    566605    564941    597476    593450    608324    606375    302604    298584    335845    338213
dram[2]:     446033    440831    534529    541153    515561    517299    567066    568580    591508    597398    603872    609894    298178    298522    338582    337388
dram[3]:     440492    398448    535302    484965    514753    461292    563708    509064    591418    535932    610186    542527    302836    270758    335097    305137
maximum mf latency per bank:
dram[0]:     181595    181568    178972    178956    194603    194599    194602    194598    194354    194336    191729    191726    178995    178995    181303    181296
dram[1]:     181581    181567    178952    178955    194585    194598    194599    194597    194347    194335    191727    191724    178992    178995    181296    181295
dram[2]:     181566    181578    178952    178952    194602    194588    194598    194603    194347    194334    191733    191717    178992    178994    181303    181288
dram[3]:     181574    181588    178947    178960    194586    194600    194603    194595    194347    194339    191729    191723    178991    178992    181300    181294
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9984381 n_nop=9971689 n_act=236 n_pre=220 n_req=3059 n_rd=8172 n_write=4064 bw_util=0.002451
n_activity=38187 dram_eff=0.6408
bk0: 512a 9980737i bk1: 508a 9980201i bk2: 512a 9980636i bk3: 512a 9980080i bk4: 512a 9980531i bk5: 512a 9979998i bk6: 512a 9980583i bk7: 512a 9980041i bk8: 512a 9980579i bk9: 512a 9980036i bk10: 512a 9980444i bk11: 512a 9979904i bk12: 512a 9980662i bk13: 512a 9980096i bk14: 504a 9980692i bk15: 504a 9980121i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0168814
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9984381 n_nop=9971691 n_act=237 n_pre=221 n_req=3058 n_rd=8168 n_write=4064 bw_util=0.00245
n_activity=38121 dram_eff=0.6417
bk0: 508a 9980733i bk1: 508a 9980195i bk2: 512a 9980625i bk3: 512a 9980079i bk4: 512a 9980550i bk5: 512a 9979997i bk6: 512a 9980569i bk7: 512a 9980043i bk8: 512a 9980569i bk9: 512a 9980040i bk10: 512a 9980452i bk11: 512a 9979913i bk12: 512a 9980645i bk13: 512a 9980115i bk14: 504a 9980655i bk15: 504a 9980119i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.01693
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9984381 n_nop=9971705 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.002449
n_activity=37888 dram_eff=0.6453
bk0: 504a 9980777i bk1: 504a 9980214i bk2: 512a 9980655i bk3: 512a 9980089i bk4: 512a 9980564i bk5: 512a 9980003i bk6: 512a 9980582i bk7: 512a 9980043i bk8: 512a 9980584i bk9: 512a 9980041i bk10: 512a 9980464i bk11: 512a 9979913i bk12: 512a 9980610i bk13: 512a 9980054i bk14: 504a 9980605i bk15: 504a 9980080i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0167424
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9984381 n_nop=9971705 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.002449
n_activity=37892 dram_eff=0.6452
bk0: 504a 9980791i bk1: 504a 9980231i bk2: 512a 9980652i bk3: 512a 9980101i bk4: 512a 9980571i bk5: 512a 9980014i bk6: 512a 9980587i bk7: 512a 9980054i bk8: 512a 9980586i bk9: 512a 9980050i bk10: 512a 9980473i bk11: 512a 9979934i bk12: 512a 9980603i bk13: 512a 9980082i bk14: 504a 9980601i bk15: 504a 9980083i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0168723

========= L2 cache stats =========
L2_cache_bank[0]: Access = 95814, Miss = 1022, Miss_rate = 0.011, Pending_hits = 1370, Reservation_fails = 0
L2_cache_bank[1]: Access = 117884, Miss = 1021, Miss_rate = 0.009, Pending_hits = 1338, Reservation_fails = 0
L2_cache_bank[2]: Access = 117884, Miss = 1021, Miss_rate = 0.009, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[3]: Access = 117884, Miss = 1021, Miss_rate = 0.009, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[4]: Access = 117856, Miss = 1020, Miss_rate = 0.009, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[5]: Access = 117856, Miss = 1020, Miss_rate = 0.009, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[6]: Access = 117856, Miss = 1020, Miss_rate = 0.009, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[7]: Access = 95758, Miss = 1020, Miss_rate = 0.011, Pending_hits = 654, Reservation_fails = 0
L2_total_cache_accesses = 898792
L2_total_cache_misses = 8165
L2_total_cache_miss_rate = 0.0091
L2_total_cache_pending_hits = 9956
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 825762
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9866
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 54864
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 63
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 839724
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 58928
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 112
L2_cache_data_port_util = 0.061
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=3330076
icnt_total_pkts_simt_to_mem=1134504
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 203.101
	minimum = 6
	maximum = 1682
Network latency average = 107.504
	minimum = 6
	maximum = 1382
Slowest packet = 1736771
Flit latency average = 48.1142
	minimum = 6
	maximum = 1382
Slowest flit = 4339987
Fragmentation average = 0.021234
	minimum = 0
	maximum = 477
Injected packet rate average = 0.00355832
	minimum = 0 (at node 36)
	maximum = 0.0116666 (at node 29)
Accepted packet rate average = 0.00355832
	minimum = 0 (at node 36)
	maximum = 0.0116666 (at node 29)
Injected flit rate average = 0.00883747
	minimum = 0 (at node 36)
	maximum = 0.0422915 (at node 29)
Accepted flit rate average= 0.00883747
	minimum = 0 (at node 36)
	maximum = 0.0145833 (at node 29)
Injected packet length average = 2.48361
Accepted packet length average = 2.48361
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 189.573 (29 samples)
	minimum = 6 (29 samples)
	maximum = 1740.41 (29 samples)
Network latency average = 100.718 (29 samples)
	minimum = 6 (29 samples)
	maximum = 1357.21 (29 samples)
Flit latency average = 45.2954 (29 samples)
	minimum = 6 (29 samples)
	maximum = 1357.21 (29 samples)
Fragmentation average = 0.0147933 (29 samples)
	minimum = 0 (29 samples)
	maximum = 414.207 (29 samples)
Injected packet rate average = 0.00343777 (29 samples)
	minimum = 0 (29 samples)
	maximum = 0.0112719 (29 samples)
Accepted packet rate average = 0.00343777 (29 samples)
	minimum = 0 (29 samples)
	maximum = 0.0112719 (29 samples)
Injected flit rate average = 0.00853816 (29 samples)
	minimum = 0 (29 samples)
	maximum = 0.0408625 (29 samples)
Accepted flit rate average = 0.00853816 (29 samples)
	minimum = 0 (29 samples)
	maximum = 0.0140895 (29 samples)
Injected packet size average = 2.48363 (29 samples)
Accepted packet size average = 2.48363 (29 samples)
Hops average = 1 (29 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 46 min, 5 sec (2765 sec)
gpgpu_simulation_rate = 32682 (inst/sec)
gpgpu_simulation_rate = 4679 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400f19 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20Convolution2D_kernelPfS_' to stream 0, gridDim= (8,32,1) blockDim = (32,8,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 30 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 30 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 30 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 30 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 30 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 30 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 30 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 30 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 30 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 30 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 30 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 30 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 30 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 30 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 30 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 30 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 30 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 30 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 30 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 30 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 30 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 30 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 30 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 30 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 30 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 30 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 30 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 30 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 30 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 30 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 30 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 30 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 30 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 30 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 30 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 30 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 30 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 30 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 30 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 30 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 30 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 30 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 30 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 30 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 30 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 30 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 30 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 30 '_Z20Convolution2D_kernelPfS_'
Destroy streams for kernel 30: size 0
kernel_name = _Z20Convolution2D_kernelPfS_ 
kernel_launch_uid = 30 
gpu_sim_cycle = 174020
gpu_sim_insn = 3116148
gpu_ipc =      17.9068
gpu_tot_sim_cycle = 13375295
gpu_tot_sim_insn = 93484440
gpu_tot_ipc =       6.9893
gpu_tot_issued_cta = 7680
max_total_param_size = 0
gpu_stall_dramfull = 1888630
gpu_stall_icnt2sh    = 413415
partiton_reqs_in_parallel = 1324481
partiton_reqs_in_parallel_total    = 41195569
partiton_level_parallism =       7.6111
partiton_level_parallism_total  =       3.1790
partiton_reqs_in_parallel_util = 1324481
partiton_reqs_in_parallel_util_total    = 41195569
gpu_sim_cycle_parition_util = 172974
gpu_tot_sim_cycle_parition_util    = 5350625
partiton_level_parallism_util =       7.6571
partiton_level_parallism_util_total  =       7.6979
partiton_replys_in_parallel = 30988
partiton_replys_in_parallel_total    = 898792
L2_BW  =      16.8783 GB/Sec
L2_BW_total  =       6.5889 GB/Sec
gpu_total_sim_rate=32675

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1529280
	L1I_total_cache_misses = 2458
	L1I_total_cache_miss_rate = 0.0016
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6851
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 122880
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0146
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 5054
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 121088
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5054
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1526822
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2458
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6851
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 122880
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1529280
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
3104, 3360, 3360, 3360, 3360, 3360, 3360, 3200, 1904, 1904, 1904, 1904, 1904, 1904, 1904, 1776, 1680, 1680, 1680, 1680, 1680, 1680, 1680, 1680, 1680, 1680, 1680, 1680, 1680, 1680, 1680, 1680, 1680, 1680, 1680, 1680, 1680, 1680, 1680, 1680, 1680, 1680, 1680, 1680, 1680, 1680, 1680, 1680, 1680, 1680, 1680, 1680, 1680, 1680, 1680, 1680, 1680, 1680, 1680, 1680, 1680, 1680, 1680, 1680, 
gpgpu_n_tot_thrd_icount = 95877120
gpgpu_n_tot_w_icount = 2996160
gpgpu_n_stall_shd_mem = 8743402
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 868680
gpgpu_n_mem_write_global = 60960
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 17419320
gpgpu_n_store_insn = 1935480
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3932160
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 5054
gpgpu_stall_shd_mem[c_mem][bk_conf] = 5054
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7897662
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 840686
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3516756	W0_Idle:266375395	W0_Scoreboard:38217905	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:457200	W32:2538960
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6949440 {8:868680,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8290560 {136:60960,}
traffic_breakdown_coretomem[INST_ACC_R] = 896 {8:112,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 87416640 {40:320040,136:548640,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 487680 {8:60960,}
traffic_breakdown_memtocore[INST_ACC_R] = 15232 {136:112,}
maxmrqlatency = 114 
maxdqlatency = 0 
maxmflatency = 194603 
averagemflatency = 6495 
max_icnt2mem_latency = 194369 
max_icnt2sh_latency = 13375294 
mrq_lat_table:2228 	830 	630 	894 	2779 	2842 	2026 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	146224 	362374 	235604 	24158 	29207 	48694 	25718 	6863 	13620 	26601 	10605 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	62518 	4056 	18420 	61478 	116248 	152808 	279223 	55269 	22402 	27080 	49938 	22681 	6871 	13606 	26602 	10580 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	570789 	272966 	24492 	461 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1656 	1168 	5304 	9816 	18632 	24384 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	412 	107 	299 	259 	158 	99 	157 	202 	418 	735 	284 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[1]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[2]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[3]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
maximum service time to same row:
dram[0]:    135462    135463    140671    140673    129043    129042    117224    117225    101597    101597     72941     72940    162909    162910    173329    173330 
dram[1]:    135463    135462    140671    140673    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[2]:    135462    135463    140672    140672    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[3]:    135463    135462    140672    140672    129042    129044    117224    117225    101597    101597     72941     72939    162909    162910    173329    173330 
average row accesses per activate:
dram[0]: 17.272728 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[1]: 17.181818 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[2]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[3]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
average row locality = 12229/896 = 13.648438
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[1]:       127       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[2]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[3]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
total reads: 8165
bank skew: 128/126 = 1.02
chip skew: 2043/2040 = 1.00
number of total write accesses:
dram[0]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[1]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[2]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[3]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
total reads: 4064
bank skew: 64/62 = 1.03
chip skew: 1016/1016 = 1.00
average mf latency per bank:
dram[0]:     438482    452309    536732    548458    524000    531906    573518    586108    598760    613902    614570    625931    295689    306197    337291    348457
dram[1]:     453417    454878    543893    543382    526396    530221    582698    580911    612364    608194    625225    623290    311413    307142    346436    348823
dram[2]:     459624    454172    548126    555121    531240    533014    583161    584628    606117    612186    620628    626952    306753    307115    349130    347904
dram[3]:     453915    411043    548949    497656    530316    476100    579585    524205    606076    549778    627322    558274    311556    278857    345564    315197
maximum mf latency per bank:
dram[0]:     181595    181568    178972    178956    194603    194599    194602    194598    194354    194336    191729    191726    178995    178995    181303    181296
dram[1]:     181581    181567    178952    178955    194585    194598    194599    194597    194347    194335    191727    191724    178992    178995    181296    181295
dram[2]:     181566    181578    178952    178952    194602    194588    194598    194603    194347    194334    191733    191717    178992    178994    181303    181288
dram[3]:     181574    181588    178947    178960    194586    194600    194603    194595    194347    194339    191729    191723    178991    178992    181300    181294
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10307509 n_nop=10294817 n_act=236 n_pre=220 n_req=3059 n_rd=8172 n_write=4064 bw_util=0.002374
n_activity=38187 dram_eff=0.6408
bk0: 512a 10303865i bk1: 508a 10303329i bk2: 512a 10303764i bk3: 512a 10303208i bk4: 512a 10303659i bk5: 512a 10303126i bk6: 512a 10303711i bk7: 512a 10303169i bk8: 512a 10303707i bk9: 512a 10303164i bk10: 512a 10303572i bk11: 512a 10303032i bk12: 512a 10303790i bk13: 512a 10303224i bk14: 504a 10303820i bk15: 504a 10303249i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0163522
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10307509 n_nop=10294819 n_act=237 n_pre=221 n_req=3058 n_rd=8168 n_write=4064 bw_util=0.002373
n_activity=38121 dram_eff=0.6417
bk0: 508a 10303861i bk1: 508a 10303323i bk2: 512a 10303753i bk3: 512a 10303207i bk4: 512a 10303678i bk5: 512a 10303125i bk6: 512a 10303697i bk7: 512a 10303171i bk8: 512a 10303697i bk9: 512a 10303168i bk10: 512a 10303580i bk11: 512a 10303041i bk12: 512a 10303773i bk13: 512a 10303243i bk14: 504a 10303783i bk15: 504a 10303247i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0163993
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10307509 n_nop=10294833 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.002372
n_activity=37888 dram_eff=0.6453
bk0: 504a 10303905i bk1: 504a 10303342i bk2: 512a 10303783i bk3: 512a 10303217i bk4: 512a 10303692i bk5: 512a 10303131i bk6: 512a 10303710i bk7: 512a 10303171i bk8: 512a 10303712i bk9: 512a 10303169i bk10: 512a 10303592i bk11: 512a 10303041i bk12: 512a 10303738i bk13: 512a 10303182i bk14: 504a 10303733i bk15: 504a 10303208i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0162176
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10307509 n_nop=10294833 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.002372
n_activity=37892 dram_eff=0.6452
bk0: 504a 10303919i bk1: 504a 10303359i bk2: 512a 10303780i bk3: 512a 10303229i bk4: 512a 10303699i bk5: 512a 10303142i bk6: 512a 10303715i bk7: 512a 10303182i bk8: 512a 10303714i bk9: 512a 10303178i bk10: 512a 10303601i bk11: 512a 10303062i bk12: 512a 10303731i bk13: 512a 10303210i bk14: 504a 10303729i bk15: 504a 10303211i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0163433

========= L2 cache stats =========
L2_cache_bank[0]: Access = 99116, Miss = 1022, Miss_rate = 0.010, Pending_hits = 1370, Reservation_fails = 0
L2_cache_bank[1]: Access = 121948, Miss = 1021, Miss_rate = 0.008, Pending_hits = 1338, Reservation_fails = 0
L2_cache_bank[2]: Access = 121948, Miss = 1021, Miss_rate = 0.008, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[3]: Access = 121948, Miss = 1021, Miss_rate = 0.008, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[4]: Access = 121920, Miss = 1020, Miss_rate = 0.008, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[5]: Access = 121920, Miss = 1020, Miss_rate = 0.008, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[6]: Access = 121920, Miss = 1020, Miss_rate = 0.008, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[7]: Access = 99060, Miss = 1020, Miss_rate = 0.010, Pending_hits = 654, Reservation_fails = 0
L2_total_cache_accesses = 929780
L2_total_cache_misses = 8165
L2_total_cache_miss_rate = 0.0088
L2_total_cache_pending_hits = 9956
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 854718
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9866
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 56896
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 63
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 868680
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 60960
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 112
L2_cache_data_port_util = 0.061
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=3444884
icnt_total_pkts_simt_to_mem=1173620
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 200.634
	minimum = 6
	maximum = 1816
Network latency average = 106.302
	minimum = 6
	maximum = 1321
Slowest packet = 1798749
Flit latency average = 47.6869
	minimum = 6
	maximum = 1321
Slowest flit = 4465875
Fragmentation average = 0.0165709
	minimum = 0
	maximum = 528
Injected packet rate average = 0.00356145
	minimum = 0 (at node 36)
	maximum = 0.0116769 (at node 29)
Accepted packet rate average = 0.00356145
	minimum = 0 (at node 36)
	maximum = 0.0116769 (at node 29)
Injected flit rate average = 0.00884524
	minimum = 0 (at node 36)
	maximum = 0.0423287 (at node 29)
Accepted flit rate average= 0.00884524
	minimum = 0 (at node 36)
	maximum = 0.0145961 (at node 29)
Injected packet length average = 2.48361
Accepted packet length average = 2.48361
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 189.942 (30 samples)
	minimum = 6 (30 samples)
	maximum = 1742.93 (30 samples)
Network latency average = 100.904 (30 samples)
	minimum = 6 (30 samples)
	maximum = 1356 (30 samples)
Flit latency average = 45.3751 (30 samples)
	minimum = 6 (30 samples)
	maximum = 1356 (30 samples)
Fragmentation average = 0.0148525 (30 samples)
	minimum = 0 (30 samples)
	maximum = 418 (30 samples)
Injected packet rate average = 0.00344189 (30 samples)
	minimum = 0 (30 samples)
	maximum = 0.0112854 (30 samples)
Accepted packet rate average = 0.00344189 (30 samples)
	minimum = 0 (30 samples)
	maximum = 0.0112854 (30 samples)
Injected flit rate average = 0.0085484 (30 samples)
	minimum = 0 (30 samples)
	maximum = 0.0409114 (30 samples)
Accepted flit rate average = 0.0085484 (30 samples)
	minimum = 0 (30 samples)
	maximum = 0.0141064 (30 samples)
Injected packet size average = 2.48363 (30 samples)
Accepted packet size average = 2.48363 (30 samples)
Hops average = 1 (30 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 47 min, 41 sec (2861 sec)
gpgpu_simulation_rate = 32675 (inst/sec)
gpgpu_simulation_rate = 4675 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400f19 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20Convolution2D_kernelPfS_' to stream 0, gridDim= (8,32,1) blockDim = (32,8,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 31 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 31 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 31 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 31 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 31 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 31 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 31 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 31 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 31 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 31 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 31 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 31 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 31 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 31 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 31 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 31 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 31 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 31 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 31 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 31 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 31 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 31 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 31 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 31 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 31 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 31 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 31 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 31 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 31 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 31 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 31 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 31 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 31 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 31 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 31 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 31 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 31 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 31 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 31 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 31 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 31 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 31 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 31 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 31 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 31 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 31 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 31 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 31 '_Z20Convolution2D_kernelPfS_'
Destroy streams for kernel 31: size 0
kernel_name = _Z20Convolution2D_kernelPfS_ 
kernel_launch_uid = 31 
gpu_sim_cycle = 174176
gpu_sim_insn = 3116148
gpu_ipc =      17.8908
gpu_tot_sim_cycle = 13811611
gpu_tot_sim_insn = 96600588
gpu_tot_ipc =       6.9942
gpu_tot_issued_cta = 7936
max_total_param_size = 0
gpu_stall_dramfull = 1957172
gpu_stall_icnt2sh    = 427758
partiton_reqs_in_parallel = 1324866
partiton_reqs_in_parallel_total    = 42520050
partiton_level_parallism =       7.6065
partiton_level_parallism_total  =       3.1745
partiton_reqs_in_parallel_util = 1324866
partiton_reqs_in_parallel_util_total    = 42520050
gpu_sim_cycle_parition_util = 172587
gpu_tot_sim_cycle_parition_util    = 5523599
partiton_level_parallism_util =       7.6765
partiton_level_parallism_util_total  =       7.6972
partiton_replys_in_parallel = 30988
partiton_replys_in_parallel_total    = 929780
L2_BW  =      16.8632 GB/Sec
L2_BW_total  =       6.5934 GB/Sec
gpu_total_sim_rate=32668

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1580256
	L1I_total_cache_misses = 2458
	L1I_total_cache_miss_rate = 0.0016
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6851
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 126976
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0141
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 5054
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 125184
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5054
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1577798
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2458
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6851
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 126976
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1580256
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
3216, 3472, 3472, 3472, 3472, 3472, 3472, 3312, 1960, 1960, 1960, 1960, 1960, 1960, 1960, 1832, 1736, 1736, 1736, 1736, 1736, 1736, 1736, 1736, 1736, 1736, 1736, 1736, 1736, 1736, 1736, 1736, 1736, 1736, 1736, 1736, 1736, 1736, 1736, 1736, 1736, 1736, 1736, 1736, 1736, 1736, 1736, 1736, 1736, 1736, 1736, 1736, 1736, 1736, 1736, 1736, 1736, 1736, 1736, 1736, 1736, 1736, 1736, 1736, 
gpgpu_n_tot_thrd_icount = 99073024
gpgpu_n_tot_w_icount = 3096032
gpgpu_n_stall_shd_mem = 9048411
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 897636
gpgpu_n_mem_write_global = 62992
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 17999964
gpgpu_n_store_insn = 1999996
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4063232
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 5054
gpgpu_stall_shd_mem[c_mem][bk_conf] = 5054
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 8174026
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 869331
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3650911	W0_Idle:275232752	W0_Scoreboard:38888921	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:472440	W32:2623592
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7181088 {8:897636,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8566912 {136:62992,}
traffic_breakdown_coretomem[INST_ACC_R] = 896 {8:112,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 90330528 {40:330708,136:566928,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 503936 {8:62992,}
traffic_breakdown_memtocore[INST_ACC_R] = 15232 {136:112,}
maxmrqlatency = 114 
maxdqlatency = 0 
maxmflatency = 194603 
averagemflatency = 6460 
max_icnt2mem_latency = 194369 
max_icnt2sh_latency = 13811610 
mrq_lat_table:2228 	830 	630 	894 	2779 	2842 	2026 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	149883 	375237 	244097 	24914 	30232 	50549 	26488 	7039 	13995 	27362 	10860 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	63125 	4171 	19082 	64374 	121017 	157277 	289165 	57054 	23074 	28001 	51877 	23328 	7044 	13984 	27361 	10834 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	589462 	282197 	25534 	471 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1656 	1168 	5304 	9816 	18632 	26416 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	418 	111 	306 	270 	164 	102 	161 	207 	430 	759 	292 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[1]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[2]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[3]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
maximum service time to same row:
dram[0]:    135462    135463    140671    140673    129043    129042    117224    117225    101597    101597     72941     72940    162909    162910    173329    173330 
dram[1]:    135463    135462    140671    140673    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[2]:    135462    135463    140672    140672    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[3]:    135463    135462    140672    140672    129042    129044    117224    117225    101597    101597     72941     72939    162909    162910    173329    173330 
average row accesses per activate:
dram[0]: 17.272728 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[1]: 17.181818 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[2]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[3]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
average row locality = 12229/896 = 13.648438
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[1]:       127       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[2]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[3]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
total reads: 8165
bank skew: 128/126 = 1.02
chip skew: 2043/2040 = 1.00
number of total write accesses:
dram[0]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[1]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[2]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[3]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
total reads: 4064
bank skew: 64/62 = 1.03
chip skew: 1016/1016 = 1.00
average mf latency per bank:
dram[0]:     451241    465459    550574    562629    536673    545041    589935    603069    616419    632033    633692    645197    301802    312710    346994    358571
dram[1]:     466512    468017    557858    557336    539305    543077    599496    597723    630198    626050    644428    642718    317756    313616    356332    358762
dram[2]:     473149    467521    562259    569264    544244    546205    599927    601418    623972    630316    639997    646365    313294    313604    359181    357944
dram[3]:     467343    423499    562959    510803    543229    488189    596305    540033    624091    566674    646552    576440    317940    284733    355477    324653
maximum mf latency per bank:
dram[0]:     181595    181568    178972    178956    194603    194599    194602    194598    194354    194336    191729    191726    178995    178995    181303    181296
dram[1]:     181581    181567    178952    178955    194585    194598    194599    194597    194347    194335    191727    191724    178992    178995    181296    181295
dram[2]:     181566    181578    178952    178952    194602    194588    194598    194603    194347    194334    191733    191717    178992    178994    181303    181288
dram[3]:     181574    181588    178947    178960    194586    194600    194603    194595    194347    194339    191729    191723    178991    178992    181300    181294
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10630927 n_nop=10618235 n_act=236 n_pre=220 n_req=3059 n_rd=8172 n_write=4064 bw_util=0.002302
n_activity=38187 dram_eff=0.6408
bk0: 512a 10627283i bk1: 508a 10626747i bk2: 512a 10627182i bk3: 512a 10626626i bk4: 512a 10627077i bk5: 512a 10626544i bk6: 512a 10627129i bk7: 512a 10626587i bk8: 512a 10627125i bk9: 512a 10626582i bk10: 512a 10626990i bk11: 512a 10626450i bk12: 512a 10627208i bk13: 512a 10626642i bk14: 504a 10627238i bk15: 504a 10626667i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0158547
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10630927 n_nop=10618237 n_act=237 n_pre=221 n_req=3058 n_rd=8168 n_write=4064 bw_util=0.002301
n_activity=38121 dram_eff=0.6417
bk0: 508a 10627279i bk1: 508a 10626741i bk2: 512a 10627171i bk3: 512a 10626625i bk4: 512a 10627096i bk5: 512a 10626543i bk6: 512a 10627115i bk7: 512a 10626589i bk8: 512a 10627115i bk9: 512a 10626586i bk10: 512a 10626998i bk11: 512a 10626459i bk12: 512a 10627191i bk13: 512a 10626661i bk14: 504a 10627201i bk15: 504a 10626665i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0159004
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10630927 n_nop=10618251 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.0023
n_activity=37888 dram_eff=0.6453
bk0: 504a 10627323i bk1: 504a 10626760i bk2: 512a 10627201i bk3: 512a 10626635i bk4: 512a 10627110i bk5: 512a 10626549i bk6: 512a 10627128i bk7: 512a 10626589i bk8: 512a 10627130i bk9: 512a 10626587i bk10: 512a 10627010i bk11: 512a 10626459i bk12: 512a 10627156i bk13: 512a 10626600i bk14: 504a 10627151i bk15: 504a 10626626i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0157242
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10630927 n_nop=10618251 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.0023
n_activity=37892 dram_eff=0.6452
bk0: 504a 10627337i bk1: 504a 10626777i bk2: 512a 10627198i bk3: 512a 10626647i bk4: 512a 10627117i bk5: 512a 10626560i bk6: 512a 10627133i bk7: 512a 10626600i bk8: 512a 10627132i bk9: 512a 10626596i bk10: 512a 10627019i bk11: 512a 10626480i bk12: 512a 10627149i bk13: 512a 10626628i bk14: 504a 10627147i bk15: 504a 10626629i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0158461

========= L2 cache stats =========
L2_cache_bank[0]: Access = 102418, Miss = 1022, Miss_rate = 0.010, Pending_hits = 1370, Reservation_fails = 0
L2_cache_bank[1]: Access = 126012, Miss = 1021, Miss_rate = 0.008, Pending_hits = 1338, Reservation_fails = 0
L2_cache_bank[2]: Access = 126012, Miss = 1021, Miss_rate = 0.008, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[3]: Access = 126012, Miss = 1021, Miss_rate = 0.008, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[4]: Access = 125984, Miss = 1020, Miss_rate = 0.008, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[5]: Access = 125984, Miss = 1020, Miss_rate = 0.008, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[6]: Access = 125984, Miss = 1020, Miss_rate = 0.008, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[7]: Access = 102362, Miss = 1020, Miss_rate = 0.010, Pending_hits = 654, Reservation_fails = 0
L2_total_cache_accesses = 960768
L2_total_cache_misses = 8165
L2_total_cache_miss_rate = 0.0085
L2_total_cache_pending_hits = 9956
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 883674
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9866
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 58928
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 63
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 897636
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 62992
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 112
L2_cache_data_port_util = 0.061
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=3559692
icnt_total_pkts_simt_to_mem=1212736
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 199.823
	minimum = 6
	maximum = 1855
Network latency average = 106.308
	minimum = 6
	maximum = 1568
Slowest packet = 1860866
Flit latency average = 47.6887
	minimum = 6
	maximum = 1568
Slowest flit = 4664698
Fragmentation average = 0.0106654
	minimum = 0
	maximum = 206
Injected packet rate average = 0.00355826
	minimum = 0 (at node 36)
	maximum = 0.0116664 (at node 29)
Accepted packet rate average = 0.00355826
	minimum = 0 (at node 36)
	maximum = 0.0116664 (at node 29)
Injected flit rate average = 0.00883732
	minimum = 0 (at node 36)
	maximum = 0.0422908 (at node 29)
Accepted flit rate average= 0.00883732
	minimum = 0 (at node 36)
	maximum = 0.014583 (at node 29)
Injected packet length average = 2.48361
Accepted packet length average = 2.48361
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 190.26 (31 samples)
	minimum = 6 (31 samples)
	maximum = 1746.55 (31 samples)
Network latency average = 101.079 (31 samples)
	minimum = 6 (31 samples)
	maximum = 1362.84 (31 samples)
Flit latency average = 45.4498 (31 samples)
	minimum = 6 (31 samples)
	maximum = 1362.84 (31 samples)
Fragmentation average = 0.0147175 (31 samples)
	minimum = 0 (31 samples)
	maximum = 411.161 (31 samples)
Injected packet rate average = 0.00344565 (31 samples)
	minimum = 0 (31 samples)
	maximum = 0.0112977 (31 samples)
Accepted packet rate average = 0.00344565 (31 samples)
	minimum = 0 (31 samples)
	maximum = 0.0112977 (31 samples)
Injected flit rate average = 0.00855772 (31 samples)
	minimum = 0 (31 samples)
	maximum = 0.0409559 (31 samples)
Accepted flit rate average = 0.00855772 (31 samples)
	minimum = 0 (31 samples)
	maximum = 0.0141217 (31 samples)
Injected packet size average = 2.48363 (31 samples)
Accepted packet size average = 2.48363 (31 samples)
Hops average = 1 (31 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 49 min, 17 sec (2957 sec)
gpgpu_simulation_rate = 32668 (inst/sec)
gpgpu_simulation_rate = 4670 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400f19 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20Convolution2D_kernelPfS_' to stream 0, gridDim= (8,32,1) blockDim = (32,8,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 32 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 32 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 32 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 32 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 32 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 32 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 32 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 32 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 32 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 32 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 32 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 32 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 32 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 32 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 32 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 32 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 32 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 32 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 32 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 32 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 32 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 32 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 32 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 32 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 32 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 32 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 32 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 32 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 32 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 32 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 32 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 32 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 32 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 32 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 32 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 32 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 32 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 32 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 32 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 32 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 32 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 32 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 32 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 32 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 32 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 32 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 32 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 32 '_Z20Convolution2D_kernelPfS_'
Destroy streams for kernel 32: size 0
kernel_name = _Z20Convolution2D_kernelPfS_ 
kernel_launch_uid = 32 
gpu_sim_cycle = 174272
gpu_sim_insn = 3116148
gpu_ipc =      17.8809
gpu_tot_sim_cycle = 14248023
gpu_tot_sim_insn = 99716736
gpu_tot_ipc =       6.9986
gpu_tot_issued_cta = 8192
max_total_param_size = 0
gpu_stall_dramfull = 2024009
gpu_stall_icnt2sh    = 440575
partiton_reqs_in_parallel = 1327339
partiton_reqs_in_parallel_total    = 43844916
partiton_level_parallism =       7.6165
partiton_level_parallism_total  =       3.1704
partiton_reqs_in_parallel_util = 1327339
partiton_reqs_in_parallel_util_total    = 43844916
gpu_sim_cycle_parition_util = 173400
gpu_tot_sim_cycle_parition_util    = 5696186
partiton_level_parallism_util =       7.6548
partiton_level_parallism_util_total  =       7.6960
partiton_replys_in_parallel = 30988
partiton_replys_in_parallel_total    = 960768
L2_BW  =      16.8539 GB/Sec
L2_BW_total  =       6.5976 GB/Sec
gpu_total_sim_rate=32651

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1631232
	L1I_total_cache_misses = 2458
	L1I_total_cache_miss_rate = 0.0015
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6851
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 131072
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0137
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 5054
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 129280
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5054
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1628774
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2458
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6851
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 131072
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1631232
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
3328, 3584, 3584, 3584, 3584, 3584, 3584, 3424, 2016, 2016, 2016, 2016, 2016, 2016, 2016, 1888, 1792, 1792, 1792, 1792, 1792, 1792, 1792, 1792, 1792, 1792, 1792, 1792, 1792, 1792, 1792, 1792, 1792, 1792, 1792, 1792, 1792, 1792, 1792, 1792, 1792, 1792, 1792, 1792, 1792, 1792, 1792, 1792, 1792, 1792, 1792, 1792, 1792, 1792, 1792, 1792, 1792, 1792, 1792, 1792, 1792, 1792, 1792, 1792, 
gpgpu_n_tot_thrd_icount = 102268928
gpgpu_n_tot_w_icount = 3195904
gpgpu_n_stall_shd_mem = 9363828
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 926592
gpgpu_n_mem_write_global = 65024
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 18580608
gpgpu_n_store_insn = 2064512
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4194304
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 5054
gpgpu_stall_shd_mem[c_mem][bk_conf] = 5054
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 8458782
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 899992
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3753516	W0_Idle:284088441	W0_Scoreboard:39598531	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:487680	W32:2708224
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7412736 {8:926592,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8843264 {136:65024,}
traffic_breakdown_coretomem[INST_ACC_R] = 896 {8:112,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 93244416 {40:341376,136:585216,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 520192 {8:65024,}
traffic_breakdown_memtocore[INST_ACC_R] = 15232 {136:112,}
maxmrqlatency = 114 
maxdqlatency = 0 
maxmflatency = 194603 
averagemflatency = 6424 
max_icnt2mem_latency = 194369 
max_icnt2sh_latency = 14248022 
mrq_lat_table:2228 	830 	630 	894 	2779 	2842 	2026 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	153632 	388139 	252452 	25742 	31117 	52364 	27377 	7265 	14405 	28066 	11085 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	63898 	4344 	19741 	66287 	124759 	162970 	299403 	59115 	23775 	28805 	53715 	24158 	7271 	14392 	28065 	11058 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	608640 	291073 	26426 	481 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1656 	1168 	5304 	9816 	18632 	28448 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	424 	113 	318 	280 	169 	104 	166 	214 	443 	783 	299 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[1]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[2]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[3]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
maximum service time to same row:
dram[0]:    135462    135463    140671    140673    129043    129042    117224    117225    101597    101597     72941     72940    162909    162910    173329    173330 
dram[1]:    135463    135462    140671    140673    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[2]:    135462    135463    140672    140672    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[3]:    135463    135462    140672    140672    129042    129044    117224    117225    101597    101597     72941     72939    162909    162910    173329    173330 
average row accesses per activate:
dram[0]: 17.272728 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[1]: 17.181818 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[2]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[3]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
average row locality = 12229/896 = 13.648438
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[1]:       127       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[2]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[3]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
total reads: 8165
bank skew: 128/126 = 1.02
chip skew: 2043/2040 = 1.00
number of total write accesses:
dram[0]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[1]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[2]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[3]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
total reads: 4064
bank skew: 64/62 = 1.03
chip skew: 1016/1016 = 1.00
average mf latency per bank:
dram[0]:     466506    481308    560537    572892    550377    559067    602309    615887    634085    650019    649464    661224    310683    321718    359267    371447
dram[1]:     482468    483669    568058    567337    553287    556992    612500    610403    648120    643758    660475    658634    327233    322985    368991    371386
dram[2]:     489027    483106    572499    579521    558494    560398    612705    614033    641643    648204    656173    662634    322576    322784    371996    370549
dram[3]:     483308    438444    573338    520038    557332    501336    609006    551827    642096    583660    662609    591234    327175    293453    368123    336687
maximum mf latency per bank:
dram[0]:     181595    181568    178972    178956    194603    194599    194602    194598    194354    194336    191729    191726    178995    178995    181303    181296
dram[1]:     181581    181567    178952    178955    194585    194598    194599    194597    194347    194335    191727    191724    178992    178995    181296    181295
dram[2]:     181566    181578    178952    178952    194602    194588    194598    194603    194347    194334    191733    191717    178992    178994    181303    181288
dram[3]:     181574    181588    178947    178960    194586    194600    194603    194595    194347    194339    191729    191723    178991    178992    181300    181294
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10954523 n_nop=10941831 n_act=236 n_pre=220 n_req=3059 n_rd=8172 n_write=4064 bw_util=0.002234
n_activity=38187 dram_eff=0.6408
bk0: 512a 10950879i bk1: 508a 10950343i bk2: 512a 10950778i bk3: 512a 10950222i bk4: 512a 10950673i bk5: 512a 10950140i bk6: 512a 10950725i bk7: 512a 10950183i bk8: 512a 10950721i bk9: 512a 10950178i bk10: 512a 10950586i bk11: 512a 10950046i bk12: 512a 10950804i bk13: 512a 10950238i bk14: 504a 10950834i bk15: 504a 10950263i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0153863
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10954523 n_nop=10941833 n_act=237 n_pre=221 n_req=3058 n_rd=8168 n_write=4064 bw_util=0.002233
n_activity=38121 dram_eff=0.6417
bk0: 508a 10950875i bk1: 508a 10950337i bk2: 512a 10950767i bk3: 512a 10950221i bk4: 512a 10950692i bk5: 512a 10950139i bk6: 512a 10950711i bk7: 512a 10950185i bk8: 512a 10950711i bk9: 512a 10950182i bk10: 512a 10950594i bk11: 512a 10950055i bk12: 512a 10950787i bk13: 512a 10950257i bk14: 504a 10950797i bk15: 504a 10950261i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0154307
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10954523 n_nop=10941847 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.002232
n_activity=37888 dram_eff=0.6453
bk0: 504a 10950919i bk1: 504a 10950356i bk2: 512a 10950797i bk3: 512a 10950231i bk4: 512a 10950706i bk5: 512a 10950145i bk6: 512a 10950724i bk7: 512a 10950185i bk8: 512a 10950726i bk9: 512a 10950183i bk10: 512a 10950606i bk11: 512a 10950055i bk12: 512a 10950752i bk13: 512a 10950196i bk14: 504a 10950747i bk15: 504a 10950222i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0152597
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10954523 n_nop=10941847 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.002232
n_activity=37892 dram_eff=0.6452
bk0: 504a 10950933i bk1: 504a 10950373i bk2: 512a 10950794i bk3: 512a 10950243i bk4: 512a 10950713i bk5: 512a 10950156i bk6: 512a 10950729i bk7: 512a 10950196i bk8: 512a 10950728i bk9: 512a 10950192i bk10: 512a 10950615i bk11: 512a 10950076i bk12: 512a 10950745i bk13: 512a 10950224i bk14: 504a 10950743i bk15: 504a 10950225i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.015378

========= L2 cache stats =========
L2_cache_bank[0]: Access = 105720, Miss = 1022, Miss_rate = 0.010, Pending_hits = 1370, Reservation_fails = 0
L2_cache_bank[1]: Access = 130076, Miss = 1021, Miss_rate = 0.008, Pending_hits = 1338, Reservation_fails = 0
L2_cache_bank[2]: Access = 130076, Miss = 1021, Miss_rate = 0.008, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[3]: Access = 130076, Miss = 1021, Miss_rate = 0.008, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[4]: Access = 130048, Miss = 1020, Miss_rate = 0.008, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[5]: Access = 130048, Miss = 1020, Miss_rate = 0.008, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[6]: Access = 130048, Miss = 1020, Miss_rate = 0.008, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[7]: Access = 105664, Miss = 1020, Miss_rate = 0.010, Pending_hits = 654, Reservation_fails = 0
L2_total_cache_accesses = 991756
L2_total_cache_misses = 8165
L2_total_cache_miss_rate = 0.0082
L2_total_cache_pending_hits = 9956
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 912630
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9866
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 60960
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 63
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 926592
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 65024
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 112
L2_cache_data_port_util = 0.061
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=3674500
icnt_total_pkts_simt_to_mem=1251852
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 203.453
	minimum = 6
	maximum = 1820
Network latency average = 107.453
	minimum = 6
	maximum = 1257
Slowest packet = 1922680
Flit latency average = 48.0156
	minimum = 6
	maximum = 1257
Slowest flit = 4773668
Fragmentation average = 0.0221537
	minimum = 0
	maximum = 564
Injected packet rate average = 0.0035563
	minimum = 0 (at node 36)
	maximum = 0.01166 (at node 29)
Accepted packet rate average = 0.0035563
	minimum = 0 (at node 36)
	maximum = 0.01166 (at node 29)
Injected flit rate average = 0.00883245
	minimum = 0 (at node 36)
	maximum = 0.0422675 (at node 29)
Accepted flit rate average= 0.00883245
	minimum = 0 (at node 36)
	maximum = 0.014575 (at node 29)
Injected packet length average = 2.48361
Accepted packet length average = 2.48361
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 190.673 (32 samples)
	minimum = 6 (32 samples)
	maximum = 1748.84 (32 samples)
Network latency average = 101.278 (32 samples)
	minimum = 6 (32 samples)
	maximum = 1359.53 (32 samples)
Flit latency average = 45.5299 (32 samples)
	minimum = 6 (32 samples)
	maximum = 1359.53 (32 samples)
Fragmentation average = 0.0149498 (32 samples)
	minimum = 0 (32 samples)
	maximum = 415.938 (32 samples)
Injected packet rate average = 0.00344911 (32 samples)
	minimum = 0 (32 samples)
	maximum = 0.011309 (32 samples)
Accepted packet rate average = 0.00344911 (32 samples)
	minimum = 0 (32 samples)
	maximum = 0.011309 (32 samples)
Injected flit rate average = 0.0085663 (32 samples)
	minimum = 0 (32 samples)
	maximum = 0.0409969 (32 samples)
Accepted flit rate average = 0.0085663 (32 samples)
	minimum = 0 (32 samples)
	maximum = 0.0141359 (32 samples)
Injected packet size average = 2.48363 (32 samples)
Accepted packet size average = 2.48363 (32 samples)
Hops average = 1 (32 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 50 min, 54 sec (3054 sec)
gpgpu_simulation_rate = 32651 (inst/sec)
gpgpu_simulation_rate = 4665 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400f19 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20Convolution2D_kernelPfS_' to stream 0, gridDim= (8,32,1) blockDim = (32,8,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 33 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 33 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 33 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 33 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 33 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 33 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 33 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 33 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 33 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 33 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 33 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 33 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 33 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 33 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 33 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 33 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 33 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 33 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 33 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 33 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 33 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 33 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 33 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 33 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 33 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 33 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 33 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 33 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 33 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 33 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 33 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 33 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 33 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 33 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 33 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 33 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 33 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 33 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 33 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 33 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 33 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 33 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 33 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 33 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 33 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 33 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 33 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 33 '_Z20Convolution2D_kernelPfS_'
Destroy streams for kernel 33: size 0
kernel_name = _Z20Convolution2D_kernelPfS_ 
kernel_launch_uid = 33 
gpu_sim_cycle = 174227
gpu_sim_insn = 3116148
gpu_ipc =      17.8856
gpu_tot_sim_cycle = 14684390
gpu_tot_sim_insn = 102832884
gpu_tot_ipc =       7.0029
gpu_tot_issued_cta = 8448
max_total_param_size = 0
gpu_stall_dramfull = 2091422
gpu_stall_icnt2sh    = 452678
partiton_reqs_in_parallel = 1326403
partiton_reqs_in_parallel_total    = 45172255
partiton_level_parallism =       7.6131
partiton_level_parallism_total  =       3.1665
partiton_reqs_in_parallel_util = 1326403
partiton_reqs_in_parallel_util_total    = 45172255
gpu_sim_cycle_parition_util = 173493
gpu_tot_sim_cycle_parition_util    = 5869586
partiton_level_parallism_util =       7.6453
partiton_level_parallism_util_total  =       7.6945
partiton_replys_in_parallel = 30988
partiton_replys_in_parallel_total    = 991756
L2_BW  =      16.8583 GB/Sec
L2_BW_total  =       6.6016 GB/Sec
gpu_total_sim_rate=32645

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1682208
	L1I_total_cache_misses = 2458
	L1I_total_cache_miss_rate = 0.0015
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6851
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 135168
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0133
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 5054
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 133376
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5054
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1679750
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2458
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6851
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 135168
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1682208
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
3440, 3696, 3696, 3696, 3696, 3696, 3696, 3536, 2072, 2072, 2072, 2072, 2072, 2072, 2072, 1944, 1848, 1848, 1848, 1848, 1848, 1848, 1848, 1848, 1848, 1848, 1848, 1848, 1848, 1848, 1848, 1848, 1848, 1848, 1848, 1848, 1848, 1848, 1848, 1848, 1848, 1848, 1848, 1848, 1848, 1848, 1848, 1848, 1848, 1848, 1848, 1848, 1848, 1848, 1848, 1848, 1848, 1848, 1848, 1848, 1848, 1848, 1848, 1848, 
gpgpu_n_tot_thrd_icount = 105464832
gpgpu_n_tot_w_icount = 3295776
gpgpu_n_stall_shd_mem = 9685016
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 955548
gpgpu_n_mem_write_global = 67056
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 19161252
gpgpu_n_store_insn = 2129028
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4325376
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 5054
gpgpu_stall_shd_mem[c_mem][bk_conf] = 5054
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 8746743
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 933219
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3873887	W0_Idle:292929402	W0_Scoreboard:40302583	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:502920	W32:2792856
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7644384 {8:955548,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9119616 {136:67056,}
traffic_breakdown_coretomem[INST_ACC_R] = 896 {8:112,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 96158304 {40:352044,136:603504,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 536448 {8:67056,}
traffic_breakdown_memtocore[INST_ACC_R] = 15232 {136:112,}
maxmrqlatency = 114 
maxdqlatency = 0 
maxmflatency = 194603 
averagemflatency = 6389 
max_icnt2mem_latency = 194369 
max_icnt2sh_latency = 14684389 
mrq_lat_table:2228 	830 	630 	894 	2779 	2842 	2026 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	157080 	401097 	260938 	26606 	32214 	53972 	28353 	7478 	14759 	28843 	11292 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	64540 	4472 	20369 	68094 	128360 	168883 	309851 	61014 	24609 	29843 	55351 	25023 	7482 	14747 	28841 	11265 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	628064 	299789 	27213 	510 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1656 	1168 	5304 	9816 	18632 	30480 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	430 	116 	330 	288 	175 	107 	171 	221 	457 	807 	305 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[1]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[2]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[3]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
maximum service time to same row:
dram[0]:    135462    135463    140671    140673    129043    129042    117224    117225    101597    101597     72941     72940    162909    162910    173329    173330 
dram[1]:    135463    135462    140671    140673    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[2]:    135462    135463    140672    140672    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[3]:    135463    135462    140672    140672    129042    129044    117224    117225    101597    101597     72941     72939    162909    162910    173329    173330 
average row accesses per activate:
dram[0]: 17.272728 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[1]: 17.181818 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[2]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[3]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
average row locality = 12229/896 = 13.648438
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[1]:       127       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[2]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[3]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
total reads: 8165
bank skew: 128/126 = 1.02
chip skew: 2043/2040 = 1.00
number of total write accesses:
dram[0]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[1]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[2]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[3]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
total reads: 4064
bank skew: 64/62 = 1.03
chip skew: 1016/1016 = 1.00
average mf latency per bank:
dram[0]:     478463    493737    574772    587568    563630    572612    616989    631022    652901    669433    662594    674783    320027    331442    368620    381205
dram[1]:     494981    496242    582520    581767    566568    570557    627451    625274    667495    662904    674006    672046    337146    332718    378673    381232
dram[2]:     501708    495548    587106    594464    572047    573999    627742    629151    660677    667504    669422    676194    332331    332549    381827    380352
dram[3]:     495669    450192    587992    533727    570831    513965    623867    565876    661052    601918    676215    603470    337133    302805    377820    345946
maximum mf latency per bank:
dram[0]:     181595    181568    178972    178956    194603    194599    194602    194598    194354    194336    191729    191726    178995    178995    181303    181296
dram[1]:     181581    181567    178952    178955    194585    194598    194599    194597    194347    194335    191727    191724    178992    178995    181296    181295
dram[2]:     181566    181578    178952    178952    194602    194588    194598    194603    194347    194334    191733    191717    178992    178994    181303    181288
dram[3]:     181574    181588    178947    178960    194586    194600    194603    194595    194347    194339    191729    191723    178991    178992    181300    181294
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11278036 n_nop=11265344 n_act=236 n_pre=220 n_req=3059 n_rd=8172 n_write=4064 bw_util=0.00217
n_activity=38187 dram_eff=0.6408
bk0: 512a 11274392i bk1: 508a 11273856i bk2: 512a 11274291i bk3: 512a 11273735i bk4: 512a 11274186i bk5: 512a 11273653i bk6: 512a 11274238i bk7: 512a 11273696i bk8: 512a 11274234i bk9: 512a 11273691i bk10: 512a 11274099i bk11: 512a 11273559i bk12: 512a 11274317i bk13: 512a 11273751i bk14: 504a 11274347i bk15: 504a 11273776i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.014945
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11278036 n_nop=11265346 n_act=237 n_pre=221 n_req=3058 n_rd=8168 n_write=4064 bw_util=0.002169
n_activity=38121 dram_eff=0.6417
bk0: 508a 11274388i bk1: 508a 11273850i bk2: 512a 11274280i bk3: 512a 11273734i bk4: 512a 11274205i bk5: 512a 11273652i bk6: 512a 11274224i bk7: 512a 11273698i bk8: 512a 11274224i bk9: 512a 11273695i bk10: 512a 11274107i bk11: 512a 11273568i bk12: 512a 11274300i bk13: 512a 11273770i bk14: 504a 11274310i bk15: 504a 11273774i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0149881
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11278036 n_nop=11265360 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.002168
n_activity=37888 dram_eff=0.6453
bk0: 504a 11274432i bk1: 504a 11273869i bk2: 512a 11274310i bk3: 512a 11273744i bk4: 512a 11274219i bk5: 512a 11273658i bk6: 512a 11274237i bk7: 512a 11273698i bk8: 512a 11274239i bk9: 512a 11273696i bk10: 512a 11274119i bk11: 512a 11273568i bk12: 512a 11274265i bk13: 512a 11273709i bk14: 504a 11274260i bk15: 504a 11273735i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.014822
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11278036 n_nop=11265360 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.002168
n_activity=37892 dram_eff=0.6452
bk0: 504a 11274446i bk1: 504a 11273886i bk2: 512a 11274307i bk3: 512a 11273756i bk4: 512a 11274226i bk5: 512a 11273669i bk6: 512a 11274242i bk7: 512a 11273709i bk8: 512a 11274241i bk9: 512a 11273705i bk10: 512a 11274128i bk11: 512a 11273589i bk12: 512a 11274258i bk13: 512a 11273737i bk14: 504a 11274256i bk15: 504a 11273738i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0149369

========= L2 cache stats =========
L2_cache_bank[0]: Access = 109022, Miss = 1022, Miss_rate = 0.009, Pending_hits = 1370, Reservation_fails = 0
L2_cache_bank[1]: Access = 134140, Miss = 1021, Miss_rate = 0.008, Pending_hits = 1338, Reservation_fails = 0
L2_cache_bank[2]: Access = 134140, Miss = 1021, Miss_rate = 0.008, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[3]: Access = 134140, Miss = 1021, Miss_rate = 0.008, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[4]: Access = 134112, Miss = 1020, Miss_rate = 0.008, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[5]: Access = 134112, Miss = 1020, Miss_rate = 0.008, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[6]: Access = 134112, Miss = 1020, Miss_rate = 0.008, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[7]: Access = 108966, Miss = 1020, Miss_rate = 0.009, Pending_hits = 654, Reservation_fails = 0
L2_total_cache_accesses = 1022744
L2_total_cache_misses = 8165
L2_total_cache_miss_rate = 0.0080
L2_total_cache_pending_hits = 9956
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 941586
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9866
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 62992
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 63
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 955548
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 67056
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 112
L2_cache_data_port_util = 0.061
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=3789308
icnt_total_pkts_simt_to_mem=1290968
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 207.543
	minimum = 6
	maximum = 1746
Network latency average = 109.69
	minimum = 6
	maximum = 1382
Slowest packet = 1984678
Flit latency average = 48.9748
	minimum = 6
	maximum = 1382
Slowest flit = 4955687
Fragmentation average = 0.01741
	minimum = 0
	maximum = 355
Injected packet rate average = 0.00355722
	minimum = 0 (at node 36)
	maximum = 0.011663 (at node 29)
Accepted packet rate average = 0.00355722
	minimum = 0 (at node 36)
	maximum = 0.011663 (at node 29)
Injected flit rate average = 0.00883473
	minimum = 0 (at node 36)
	maximum = 0.0422784 (at node 29)
Accepted flit rate average= 0.00883473
	minimum = 0 (at node 36)
	maximum = 0.0145788 (at node 29)
Injected packet length average = 2.48361
Accepted packet length average = 2.48361
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 191.184 (33 samples)
	minimum = 6 (33 samples)
	maximum = 1748.76 (33 samples)
Network latency average = 101.533 (33 samples)
	minimum = 6 (33 samples)
	maximum = 1360.21 (33 samples)
Flit latency average = 45.6343 (33 samples)
	minimum = 6 (33 samples)
	maximum = 1360.21 (33 samples)
Fragmentation average = 0.0150244 (33 samples)
	minimum = 0 (33 samples)
	maximum = 414.091 (33 samples)
Injected packet rate average = 0.00345238 (33 samples)
	minimum = 0 (33 samples)
	maximum = 0.0113197 (33 samples)
Accepted packet rate average = 0.00345238 (33 samples)
	minimum = 0 (33 samples)
	maximum = 0.0113197 (33 samples)
Injected flit rate average = 0.00857444 (33 samples)
	minimum = 0 (33 samples)
	maximum = 0.0410357 (33 samples)
Accepted flit rate average = 0.00857444 (33 samples)
	minimum = 0 (33 samples)
	maximum = 0.0141493 (33 samples)
Injected packet size average = 2.48363 (33 samples)
Accepted packet size average = 2.48363 (33 samples)
Hops average = 1 (33 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 52 min, 30 sec (3150 sec)
gpgpu_simulation_rate = 32645 (inst/sec)
gpgpu_simulation_rate = 4661 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400f19 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20Convolution2D_kernelPfS_' to stream 0, gridDim= (8,32,1) blockDim = (32,8,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 34 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 34 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 34 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 34 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 34 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 34 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 34 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 34 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 34 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 34 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 34 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 34 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 34 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 34 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 34 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 34 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 34 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 34 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 34 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 34 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 34 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 34 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 34 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 34 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 34 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 34 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 34 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 34 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 34 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 34 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 34 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 34 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 34 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 34 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 34 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 34 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 34 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 34 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 34 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 34 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 34 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 34 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 34 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 34 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 34 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 34 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 34 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 34 '_Z20Convolution2D_kernelPfS_'
Destroy streams for kernel 34: size 0
kernel_name = _Z20Convolution2D_kernelPfS_ 
kernel_launch_uid = 34 
gpu_sim_cycle = 174226
gpu_sim_insn = 3116148
gpu_ipc =      17.8857
gpu_tot_sim_cycle = 15120756
gpu_tot_sim_insn = 105949032
gpu_tot_ipc =       7.0069
gpu_tot_issued_cta = 8704
max_total_param_size = 0
gpu_stall_dramfull = 2158603
gpu_stall_icnt2sh    = 464703
partiton_reqs_in_parallel = 1326627
partiton_reqs_in_parallel_total    = 46498658
partiton_level_parallism =       7.6144
partiton_level_parallism_total  =       3.1629
partiton_reqs_in_parallel_util = 1326627
partiton_reqs_in_parallel_util_total    = 46498658
gpu_sim_cycle_parition_util = 173156
gpu_tot_sim_cycle_parition_util    = 6043079
partiton_level_parallism_util =       7.6615
partiton_level_parallism_util_total  =       7.6936
partiton_replys_in_parallel = 30988
partiton_replys_in_parallel_total    = 1022744
L2_BW  =      16.8584 GB/Sec
L2_BW_total  =       6.6053 GB/Sec
gpu_total_sim_rate=32629

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1733184
	L1I_total_cache_misses = 2458
	L1I_total_cache_miss_rate = 0.0014
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6851
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 139264
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0129
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 5054
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 137472
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5054
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1730726
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2458
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6851
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 139264
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1733184
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
3520, 3808, 3808, 3808, 3808, 3808, 3808, 3648, 2128, 2128, 2128, 2128, 2128, 2128, 2128, 2000, 1904, 1904, 1904, 1904, 1904, 1904, 1904, 1904, 1904, 1904, 1904, 1904, 1904, 1904, 1904, 1904, 1904, 1904, 1904, 1904, 1904, 1904, 1904, 1904, 1904, 1904, 1904, 1904, 1904, 1904, 1904, 1904, 1904, 1904, 1904, 1904, 1904, 1904, 1904, 1904, 1904, 1904, 1904, 1904, 1904, 1904, 1904, 1904, 
gpgpu_n_tot_thrd_icount = 108660736
gpgpu_n_tot_w_icount = 3395648
gpgpu_n_stall_shd_mem = 9998215
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 984504
gpgpu_n_mem_write_global = 69088
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 19741896
gpgpu_n_store_insn = 2193544
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4456448
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 5054
gpgpu_stall_shd_mem[c_mem][bk_conf] = 5054
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9028461
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 964700
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3974669	W0_Idle:301786056	W0_Scoreboard:41010635	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:518160	W32:2877488
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7876032 {8:984504,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9395968 {136:69088,}
traffic_breakdown_coretomem[INST_ACC_R] = 896 {8:112,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 99072192 {40:362712,136:621792,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 552704 {8:69088,}
traffic_breakdown_memtocore[INST_ACC_R] = 15232 {136:112,}
maxmrqlatency = 114 
maxdqlatency = 0 
maxmflatency = 194603 
averagemflatency = 6358 
max_icnt2mem_latency = 194369 
max_icnt2sh_latency = 15120755 
mrq_lat_table:2228 	830 	630 	894 	2779 	2842 	2026 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	160635 	414271 	269244 	27420 	33105 	55784 	29240 	7684 	15103 	29613 	11521 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	65264 	4630 	21036 	69892 	132315 	174608 	320214 	62898 	25306 	30649 	57187 	25850 	7690 	15089 	29612 	11492 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	647366 	308604 	28044 	518 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1656 	1168 	5304 	9816 	18632 	32512 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	436 	120 	342 	297 	179 	110 	175 	228 	468 	833 	312 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[1]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[2]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[3]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
maximum service time to same row:
dram[0]:    135462    135463    140671    140673    129043    129042    117224    117225    101597    101597     72941     72940    162909    162910    173329    173330 
dram[1]:    135463    135462    140671    140673    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[2]:    135462    135463    140672    140672    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[3]:    135463    135462    140672    140672    129042    129044    117224    117225    101597    101597     72941     72939    162909    162910    173329    173330 
average row accesses per activate:
dram[0]: 17.272728 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[1]: 17.181818 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[2]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[3]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
average row locality = 12229/896 = 13.648438
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[1]:       127       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[2]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[3]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
total reads: 8165
bank skew: 128/126 = 1.02
chip skew: 2043/2040 = 1.00
number of total write accesses:
dram[0]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[1]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[2]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[3]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
total reads: 4064
bank skew: 64/62 = 1.03
chip skew: 1016/1016 = 1.00
average mf latency per bank:
dram[0]:     491763    507626    588751    601897    575523    584884    628393    642916    670880    687776    680728    693241    328482    340058    379779    392981
dram[1]:     508960    509948    596756    595799    578732    582707    639457    636996    685721    680960    692429    690386    346194    341694    390185    392756
dram[2]:     515593    509199    601312    608763    584507    586437    639525    640823    678645    685738    687958    694894    341181    341332    393519    391868
dram[3]:     509644    463189    602370    547001    583144    525316    635577    576695    679378    619235    694637    620651    345942    311094    389338    356878
maximum mf latency per bank:
dram[0]:     181595    181568    178972    178956    194603    194599    194602    194598    194354    194336    191729    191726    178995    178995    181303    181296
dram[1]:     181581    181567    178952    178955    194585    194598    194599    194597    194347    194335    191727    191724    178992    178995    181296    181295
dram[2]:     181566    181578    178952    178952    194602    194588    194598    194603    194347    194334    191733    191717    178992    178994    181303    181288
dram[3]:     181574    181588    178947    178960    194586    194600    194603    194595    194347    194339    191729    191723    178991    178992    181300    181294
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11601547 n_nop=11588855 n_act=236 n_pre=220 n_req=3059 n_rd=8172 n_write=4064 bw_util=0.002109
n_activity=38187 dram_eff=0.6408
bk0: 512a 11597903i bk1: 508a 11597367i bk2: 512a 11597802i bk3: 512a 11597246i bk4: 512a 11597697i bk5: 512a 11597164i bk6: 512a 11597749i bk7: 512a 11597207i bk8: 512a 11597745i bk9: 512a 11597202i bk10: 512a 11597610i bk11: 512a 11597070i bk12: 512a 11597828i bk13: 512a 11597262i bk14: 504a 11597858i bk15: 504a 11597287i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0145282
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11601547 n_nop=11588857 n_act=237 n_pre=221 n_req=3058 n_rd=8168 n_write=4064 bw_util=0.002109
n_activity=38121 dram_eff=0.6417
bk0: 508a 11597899i bk1: 508a 11597361i bk2: 512a 11597791i bk3: 512a 11597245i bk4: 512a 11597716i bk5: 512a 11597163i bk6: 512a 11597735i bk7: 512a 11597209i bk8: 512a 11597735i bk9: 512a 11597206i bk10: 512a 11597618i bk11: 512a 11597079i bk12: 512a 11597811i bk13: 512a 11597281i bk14: 504a 11597821i bk15: 504a 11597285i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0145701
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11601547 n_nop=11588871 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.002107
n_activity=37888 dram_eff=0.6453
bk0: 504a 11597943i bk1: 504a 11597380i bk2: 512a 11597821i bk3: 512a 11597255i bk4: 512a 11597730i bk5: 512a 11597169i bk6: 512a 11597748i bk7: 512a 11597209i bk8: 512a 11597750i bk9: 512a 11597207i bk10: 512a 11597630i bk11: 512a 11597079i bk12: 512a 11597776i bk13: 512a 11597220i bk14: 504a 11597771i bk15: 504a 11597246i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0144087
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11601547 n_nop=11588871 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.002107
n_activity=37892 dram_eff=0.6452
bk0: 504a 11597957i bk1: 504a 11597397i bk2: 512a 11597818i bk3: 512a 11597267i bk4: 512a 11597737i bk5: 512a 11597180i bk6: 512a 11597753i bk7: 512a 11597220i bk8: 512a 11597752i bk9: 512a 11597216i bk10: 512a 11597639i bk11: 512a 11597100i bk12: 512a 11597769i bk13: 512a 11597248i bk14: 504a 11597767i bk15: 504a 11597249i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0145204

========= L2 cache stats =========
L2_cache_bank[0]: Access = 112324, Miss = 1022, Miss_rate = 0.009, Pending_hits = 1370, Reservation_fails = 0
L2_cache_bank[1]: Access = 138204, Miss = 1021, Miss_rate = 0.007, Pending_hits = 1338, Reservation_fails = 0
L2_cache_bank[2]: Access = 138204, Miss = 1021, Miss_rate = 0.007, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[3]: Access = 138204, Miss = 1021, Miss_rate = 0.007, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[4]: Access = 138176, Miss = 1020, Miss_rate = 0.007, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[5]: Access = 138176, Miss = 1020, Miss_rate = 0.007, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[6]: Access = 138176, Miss = 1020, Miss_rate = 0.007, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[7]: Access = 112268, Miss = 1020, Miss_rate = 0.009, Pending_hits = 654, Reservation_fails = 0
L2_total_cache_accesses = 1053732
L2_total_cache_misses = 8165
L2_total_cache_miss_rate = 0.0077
L2_total_cache_pending_hits = 9956
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 970542
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9866
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 65024
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 63
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 984504
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 69088
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 112
L2_cache_data_port_util = 0.061
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=3904116
icnt_total_pkts_simt_to_mem=1330084
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 202.535
	minimum = 6
	maximum = 1692
Network latency average = 107.111
	minimum = 6
	maximum = 1257
Slowest packet = 2046629
Flit latency average = 47.9626
	minimum = 6
	maximum = 1257
Slowest flit = 5081518
Fragmentation average = 0.00981025
	minimum = 0
	maximum = 513
Injected packet rate average = 0.00355724
	minimum = 0 (at node 36)
	maximum = 0.0116631 (at node 29)
Accepted packet rate average = 0.00355724
	minimum = 0 (at node 36)
	maximum = 0.0116631 (at node 29)
Injected flit rate average = 0.00883478
	minimum = 0 (at node 36)
	maximum = 0.0422787 (at node 29)
Accepted flit rate average= 0.00883478
	minimum = 0 (at node 36)
	maximum = 0.0145788 (at node 29)
Injected packet length average = 2.48361
Accepted packet length average = 2.48361
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 191.518 (34 samples)
	minimum = 6 (34 samples)
	maximum = 1747.09 (34 samples)
Network latency average = 101.697 (34 samples)
	minimum = 6 (34 samples)
	maximum = 1357.18 (34 samples)
Flit latency average = 45.7028 (34 samples)
	minimum = 6 (34 samples)
	maximum = 1357.18 (34 samples)
Fragmentation average = 0.014871 (34 samples)
	minimum = 0 (34 samples)
	maximum = 417 (34 samples)
Injected packet rate average = 0.00345547 (34 samples)
	minimum = 0 (34 samples)
	maximum = 0.0113298 (34 samples)
Accepted packet rate average = 0.00345547 (34 samples)
	minimum = 0 (34 samples)
	maximum = 0.0113298 (34 samples)
Injected flit rate average = 0.0085821 (34 samples)
	minimum = 0 (34 samples)
	maximum = 0.0410723 (34 samples)
Accepted flit rate average = 0.0085821 (34 samples)
	minimum = 0 (34 samples)
	maximum = 0.014162 (34 samples)
Injected packet size average = 2.48363 (34 samples)
Accepted packet size average = 2.48363 (34 samples)
Hops average = 1 (34 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 54 min, 7 sec (3247 sec)
gpgpu_simulation_rate = 32629 (inst/sec)
gpgpu_simulation_rate = 4656 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400f19 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20Convolution2D_kernelPfS_' to stream 0, gridDim= (8,32,1) blockDim = (32,8,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 35 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 35 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 35 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 35 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 35 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 35 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 35 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 35 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 35 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 35 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 35 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 35 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 35 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 35 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 35 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 35 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 35 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 35 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 35 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 35 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 35 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 35 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 35 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 35 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 35 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 35 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 35 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 35 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 35 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 35 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 35 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 35 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 35 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 35 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 35 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 35 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 35 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 35 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 35 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 35 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 35 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 35 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 35 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 35 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 35 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 35 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 35 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 35 '_Z20Convolution2D_kernelPfS_'
Destroy streams for kernel 35: size 0
kernel_name = _Z20Convolution2D_kernelPfS_ 
kernel_launch_uid = 35 
gpu_sim_cycle = 174270
gpu_sim_insn = 3116148
gpu_ipc =      17.8811
gpu_tot_sim_cycle = 15557166
gpu_tot_sim_insn = 109065180
gpu_tot_ipc =       7.0106
gpu_tot_issued_cta = 8960
max_total_param_size = 0
gpu_stall_dramfull = 2225225
gpu_stall_icnt2sh    = 476646
partiton_reqs_in_parallel = 1327538
partiton_reqs_in_parallel_total    = 47825285
partiton_level_parallism =       7.6177
partiton_level_parallism_total  =       3.1595
partiton_reqs_in_parallel_util = 1327538
partiton_reqs_in_parallel_util_total    = 47825285
gpu_sim_cycle_parition_util = 173426
gpu_tot_sim_cycle_parition_util    = 6216235
partiton_level_parallism_util =       7.6548
partiton_level_parallism_util_total  =       7.6926
partiton_replys_in_parallel = 30988
partiton_replys_in_parallel_total    = 1053732
L2_BW  =      16.8541 GB/Sec
L2_BW_total  =       6.6088 GB/Sec
gpu_total_sim_rate=32624

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1784160
	L1I_total_cache_misses = 2458
	L1I_total_cache_miss_rate = 0.0014
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6851
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 143360
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0125
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 5054
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 141568
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5054
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1781702
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2458
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6851
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 143360
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1784160
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
3600, 3920, 3920, 3920, 3920, 3920, 3920, 3760, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2080, 1960, 1960, 1960, 1960, 1960, 1960, 1960, 1960, 1960, 1960, 1960, 1960, 1960, 1960, 1960, 1960, 1960, 1960, 1960, 1960, 1960, 1960, 1960, 1960, 1960, 1960, 1960, 1960, 1960, 1960, 1960, 1960, 1960, 1960, 1960, 1960, 1960, 1960, 1960, 1960, 1960, 1960, 1960, 1960, 1960, 1960, 1960, 1960, 
gpgpu_n_tot_thrd_icount = 111856640
gpgpu_n_tot_w_icount = 3495520
gpgpu_n_stall_shd_mem = 10312105
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1013460
gpgpu_n_mem_write_global = 71120
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 20322540
gpgpu_n_store_insn = 2258060
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4587520
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 5054
gpgpu_stall_shd_mem[c_mem][bk_conf] = 5054
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9311944
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 995107
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4074751	W0_Idle:310643774	W0_Scoreboard:41720787	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:533400	W32:2962120
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8107680 {8:1013460,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9672320 {136:71120,}
traffic_breakdown_coretomem[INST_ACC_R] = 896 {8:112,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 101986080 {40:373380,136:640080,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 568960 {8:71120,}
traffic_breakdown_memtocore[INST_ACC_R] = 15232 {136:112,}
maxmrqlatency = 114 
maxdqlatency = 0 
maxmflatency = 194603 
averagemflatency = 6332 
max_icnt2mem_latency = 194369 
max_icnt2sh_latency = 15557165 
mrq_lat_table:2228 	830 	630 	894 	2779 	2842 	2026 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	164317 	427335 	277517 	28233 	33994 	57581 	30128 	7903 	15468 	30380 	11752 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	66045 	4776 	21694 	71750 	136063 	180416 	330470 	64905 	25992 	31458 	59011 	26675 	7910 	15454 	30382 	11719 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	666622 	317454 	28885 	527 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1656 	1168 	5304 	9816 	18632 	34544 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	442 	123 	355 	306 	183 	113 	180 	234 	480 	859 	319 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[1]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[2]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[3]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
maximum service time to same row:
dram[0]:    135462    135463    140671    140673    129043    129042    117224    117225    101597    101597     72941     72940    162909    162910    173329    173330 
dram[1]:    135463    135462    140671    140673    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[2]:    135462    135463    140672    140672    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[3]:    135463    135462    140672    140672    129042    129044    117224    117225    101597    101597     72941     72939    162909    162910    173329    173330 
average row accesses per activate:
dram[0]: 17.272728 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[1]: 17.181818 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[2]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[3]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
average row locality = 12229/896 = 13.648438
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[1]:       127       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[2]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[3]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
total reads: 8165
bank skew: 128/126 = 1.02
chip skew: 2043/2040 = 1.00
number of total write accesses:
dram[0]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[1]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[2]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[3]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
total reads: 4064
bank skew: 64/62 = 1.03
chip skew: 1016/1016 = 1.00
average mf latency per bank:
dram[0]:     503244    519656    605037    618487    586625    596315    643831    658803    686372    703604    702363    715138    336719    348434    388803    402585
dram[1]:     521120    521774    613291    612101    590100    594016    655490    652720    701484    696485    714347    712160    355032    350425    399574    402111
dram[2]:     527637    520989    617873    625325    596159    598046    655344    656480    694164    701491    710013    717027    349828    349889    403066    401210
dram[3]:     521792    474335    619037    562570    594650    535844    651344    591534    695220    634054    716566    641308    354545    319163    398711    365624
maximum mf latency per bank:
dram[0]:     181595    181568    178972    178956    194603    194599    194602    194598    194354    194336    191729    191726    178995    178995    181303    181296
dram[1]:     181581    181567    178952    178955    194585    194598    194599    194597    194347    194335    191727    191724    178992    178995    181296    181295
dram[2]:     181566    181578    178952    178952    194602    194588    194598    194603    194347    194334    191733    191717    178992    178994    181303    181288
dram[3]:     181574    181588    178947    178960    194586    194600    194603    194595    194347    194339    191729    191723    178991    178992    181300    181294
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11925139 n_nop=11912447 n_act=236 n_pre=220 n_req=3059 n_rd=8172 n_write=4064 bw_util=0.002052
n_activity=38187 dram_eff=0.6408
bk0: 512a 11921495i bk1: 508a 11920959i bk2: 512a 11921394i bk3: 512a 11920838i bk4: 512a 11921289i bk5: 512a 11920756i bk6: 512a 11921341i bk7: 512a 11920799i bk8: 512a 11921337i bk9: 512a 11920794i bk10: 512a 11921202i bk11: 512a 11920662i bk12: 512a 11921420i bk13: 512a 11920854i bk14: 504a 11921450i bk15: 504a 11920879i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.014134
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11925139 n_nop=11912449 n_act=237 n_pre=221 n_req=3058 n_rd=8168 n_write=4064 bw_util=0.002051
n_activity=38121 dram_eff=0.6417
bk0: 508a 11921491i bk1: 508a 11920953i bk2: 512a 11921383i bk3: 512a 11920837i bk4: 512a 11921308i bk5: 512a 11920755i bk6: 512a 11921327i bk7: 512a 11920801i bk8: 512a 11921327i bk9: 512a 11920798i bk10: 512a 11921210i bk11: 512a 11920671i bk12: 512a 11921403i bk13: 512a 11920873i bk14: 504a 11921413i bk15: 504a 11920877i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0141748
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11925139 n_nop=11912463 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.00205
n_activity=37888 dram_eff=0.6453
bk0: 504a 11921535i bk1: 504a 11920972i bk2: 512a 11921413i bk3: 512a 11920847i bk4: 512a 11921322i bk5: 512a 11920761i bk6: 512a 11921340i bk7: 512a 11920801i bk8: 512a 11921342i bk9: 512a 11920799i bk10: 512a 11921222i bk11: 512a 11920671i bk12: 512a 11921368i bk13: 512a 11920812i bk14: 504a 11921363i bk15: 504a 11920838i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0140177
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11925139 n_nop=11912463 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.00205
n_activity=37892 dram_eff=0.6452
bk0: 504a 11921549i bk1: 504a 11920989i bk2: 512a 11921410i bk3: 512a 11920859i bk4: 512a 11921329i bk5: 512a 11920772i bk6: 512a 11921345i bk7: 512a 11920812i bk8: 512a 11921344i bk9: 512a 11920808i bk10: 512a 11921231i bk11: 512a 11920692i bk12: 512a 11921361i bk13: 512a 11920840i bk14: 504a 11921359i bk15: 504a 11920841i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0141264

========= L2 cache stats =========
L2_cache_bank[0]: Access = 115626, Miss = 1022, Miss_rate = 0.009, Pending_hits = 1370, Reservation_fails = 0
L2_cache_bank[1]: Access = 142268, Miss = 1021, Miss_rate = 0.007, Pending_hits = 1338, Reservation_fails = 0
L2_cache_bank[2]: Access = 142268, Miss = 1021, Miss_rate = 0.007, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[3]: Access = 142268, Miss = 1021, Miss_rate = 0.007, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[4]: Access = 142240, Miss = 1020, Miss_rate = 0.007, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[5]: Access = 142240, Miss = 1020, Miss_rate = 0.007, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[6]: Access = 142240, Miss = 1020, Miss_rate = 0.007, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[7]: Access = 115570, Miss = 1020, Miss_rate = 0.009, Pending_hits = 654, Reservation_fails = 0
L2_total_cache_accesses = 1084720
L2_total_cache_misses = 8165
L2_total_cache_miss_rate = 0.0075
L2_total_cache_pending_hits = 9956
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 999498
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9866
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 67056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 63
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1013460
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 71120
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 112
L2_cache_data_port_util = 0.062
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=4018924
icnt_total_pkts_simt_to_mem=1369200
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 203.467
	minimum = 6
	maximum = 1692
Network latency average = 107.442
	minimum = 6
	maximum = 1257
Slowest packet = 2108606
Flit latency average = 47.9015
	minimum = 6
	maximum = 1257
Slowest flit = 5235436
Fragmentation average = 0.00358203
	minimum = 0
	maximum = 91
Injected packet rate average = 0.00355634
	minimum = 0 (at node 36)
	maximum = 0.0116601 (at node 29)
Accepted packet rate average = 0.00355634
	minimum = 0 (at node 36)
	maximum = 0.0116601 (at node 29)
Injected flit rate average = 0.00883255
	minimum = 0 (at node 36)
	maximum = 0.042268 (at node 29)
Accepted flit rate average= 0.00883255
	minimum = 0 (at node 36)
	maximum = 0.0145752 (at node 29)
Injected packet length average = 2.48361
Accepted packet length average = 2.48361
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 191.859 (35 samples)
	minimum = 6 (35 samples)
	maximum = 1745.51 (35 samples)
Network latency average = 101.861 (35 samples)
	minimum = 6 (35 samples)
	maximum = 1354.31 (35 samples)
Flit latency average = 45.7656 (35 samples)
	minimum = 6 (35 samples)
	maximum = 1354.31 (35 samples)
Fragmentation average = 0.0145485 (35 samples)
	minimum = 0 (35 samples)
	maximum = 407.686 (35 samples)
Injected packet rate average = 0.00345835 (35 samples)
	minimum = 0 (35 samples)
	maximum = 0.0113393 (35 samples)
Accepted packet rate average = 0.00345835 (35 samples)
	minimum = 0 (35 samples)
	maximum = 0.0113393 (35 samples)
Injected flit rate average = 0.00858925 (35 samples)
	minimum = 0 (35 samples)
	maximum = 0.0411064 (35 samples)
Accepted flit rate average = 0.00858925 (35 samples)
	minimum = 0 (35 samples)
	maximum = 0.0141738 (35 samples)
Injected packet size average = 2.48363 (35 samples)
Accepted packet size average = 2.48363 (35 samples)
Hops average = 1 (35 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 55 min, 43 sec (3343 sec)
gpgpu_simulation_rate = 32624 (inst/sec)
gpgpu_simulation_rate = 4653 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400f19 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20Convolution2D_kernelPfS_' to stream 0, gridDim= (8,32,1) blockDim = (32,8,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 36 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 36 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 36 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 36 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 36 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 36 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 36 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 36 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 36 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 36 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 36 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 36 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 36 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 36 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 36 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 36 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 36 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 36 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 36 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 36 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 36 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 36 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 36 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 36 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 36 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 36 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 36 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 36 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 36 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 36 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 36 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 36 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 36 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 36 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 36 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 36 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 36 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 36 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 36 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 36 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 36 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 36 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 36 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 36 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 36 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 36 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 36 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 36 '_Z20Convolution2D_kernelPfS_'
Destroy streams for kernel 36: size 0
kernel_name = _Z20Convolution2D_kernelPfS_ 
kernel_launch_uid = 36 
gpu_sim_cycle = 174250
gpu_sim_insn = 3116148
gpu_ipc =      17.8832
gpu_tot_sim_cycle = 15993556
gpu_tot_sim_insn = 112181328
gpu_tot_ipc =       7.0142
gpu_tot_issued_cta = 9216
max_total_param_size = 0
gpu_stall_dramfull = 2291991
gpu_stall_icnt2sh    = 489223
partiton_reqs_in_parallel = 1327234
partiton_reqs_in_parallel_total    = 49152823
partiton_level_parallism =       7.6168
partiton_level_parallism_total  =       3.1563
partiton_reqs_in_parallel_util = 1327234
partiton_reqs_in_parallel_util_total    = 49152823
gpu_sim_cycle_parition_util = 173451
gpu_tot_sim_cycle_parition_util    = 6389661
partiton_level_parallism_util =       7.6519
partiton_level_parallism_util_total  =       7.6915
partiton_replys_in_parallel = 30988
partiton_replys_in_parallel_total    = 1084720
L2_BW  =      16.8560 GB/Sec
L2_BW_total  =       6.6121 GB/Sec
gpu_total_sim_rate=32610

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1835136
	L1I_total_cache_misses = 2458
	L1I_total_cache_miss_rate = 0.0013
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6851
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 147456
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0122
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 5054
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 145664
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5054
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1832678
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2458
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6851
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 147456
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1835136
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
3712, 4032, 4032, 4032, 4032, 4032, 4032, 3840, 2296, 2296, 2296, 2296, 2296, 2296, 2296, 2136, 2016, 2016, 2016, 2016, 2016, 2016, 2016, 2016, 2016, 2016, 2016, 2016, 2016, 2016, 2016, 2016, 2016, 2016, 2016, 2016, 2016, 2016, 2016, 2016, 2016, 2016, 2016, 2016, 2016, 2016, 2016, 2016, 2016, 2016, 2016, 2016, 2016, 2016, 2016, 2016, 2016, 2016, 2016, 2016, 2016, 2016, 2016, 2016, 
gpgpu_n_tot_thrd_icount = 115052544
gpgpu_n_tot_w_icount = 3595392
gpgpu_n_stall_shd_mem = 10622131
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1042416
gpgpu_n_mem_write_global = 73152
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 20903184
gpgpu_n_store_insn = 2322576
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4718592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 5054
gpgpu_stall_shd_mem[c_mem][bk_conf] = 5054
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9591759
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1025318
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4196346	W0_Idle:319494068	W0_Scoreboard:42415570	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:548640	W32:3046752
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8339328 {8:1042416,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9948672 {136:73152,}
traffic_breakdown_coretomem[INST_ACC_R] = 896 {8:112,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 104899968 {40:384048,136:658368,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 585216 {8:73152,}
traffic_breakdown_memtocore[INST_ACC_R] = 15232 {136:112,}
maxmrqlatency = 114 
maxdqlatency = 0 
maxmflatency = 194603 
averagemflatency = 6312 
max_icnt2mem_latency = 194369 
max_icnt2sh_latency = 15993555 
mrq_lat_table:2228 	830 	630 	894 	2779 	2842 	2026 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	168078 	440275 	285823 	29067 	35071 	59150 	31001 	8075 	15845 	31187 	12024 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	66749 	4944 	22388 	73750 	139965 	186160 	340599 	66754 	26770 	32486 	60572 	27479 	8082 	15830 	31189 	11991 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	685725 	326566 	29605 	548 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1656 	1168 	5304 	9816 	18632 	36576 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	447 	127 	366 	315 	188 	115 	183 	240 	493 	884 	328 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[1]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[2]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[3]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
maximum service time to same row:
dram[0]:    135462    135463    140671    140673    129043    129042    117224    117225    101597    101597     72941     72940    162909    162910    173329    173330 
dram[1]:    135463    135462    140671    140673    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[2]:    135462    135463    140672    140672    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[3]:    135463    135462    140672    140672    129042    129044    117224    117225    101597    101597     72941     72939    162909    162910    173329    173330 
average row accesses per activate:
dram[0]: 17.272728 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[1]: 17.181818 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[2]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[3]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
average row locality = 12229/896 = 13.648438
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[1]:       127       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[2]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[3]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
total reads: 8165
bank skew: 128/126 = 1.02
chip skew: 2043/2040 = 1.00
number of total write accesses:
dram[0]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[1]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[2]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[3]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
total reads: 4064
bank skew: 64/62 = 1.03
chip skew: 1016/1016 = 1.00
average mf latency per bank:
dram[0]:     514905    531793    621724    635681    600884    610864    656645    672101    706608    724562    720260    733507    345226    357361    398560    412722
dram[1]:     533267    534104    630192    629043    604350    608569    668517    665738    722256    717124    732601    730388    364095    359378    409555    412353
dram[2]:     540002    533186    634989    642794    610633    612612    668485    669743    714657    722262    728014    735350    358735    358812    413259    411414
dram[3]:     533869    485808    636189    578780    609112    549470    664311    603699    715632    653765    734890    658341    363662    327724    408770    375276
maximum mf latency per bank:
dram[0]:     181595    181568    178972    178956    194603    194599    194602    194598    194354    194336    191729    191726    178995    178995    181303    181296
dram[1]:     181581    181567    178952    178955    194585    194598    194599    194597    194347    194335    191727    191724    178992    178995    181296    181295
dram[2]:     181566    181578    178952    178952    194602    194588    194598    194603    194347    194334    191733    191717    178992    178994    181303    181288
dram[3]:     181574    181588    178947    178960    194586    194600    194603    194595    194347    194339    191729    191723    178991    178992    181300    181294
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12248694 n_nop=12236002 n_act=236 n_pre=220 n_req=3059 n_rd=8172 n_write=4064 bw_util=0.001998
n_activity=38187 dram_eff=0.6408
bk0: 512a 12245050i bk1: 508a 12244514i bk2: 512a 12244949i bk3: 512a 12244393i bk4: 512a 12244844i bk5: 512a 12244311i bk6: 512a 12244896i bk7: 512a 12244354i bk8: 512a 12244892i bk9: 512a 12244349i bk10: 512a 12244757i bk11: 512a 12244217i bk12: 512a 12244975i bk13: 512a 12244409i bk14: 504a 12245005i bk15: 504a 12244434i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0137607
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12248694 n_nop=12236004 n_act=237 n_pre=221 n_req=3058 n_rd=8168 n_write=4064 bw_util=0.001997
n_activity=38121 dram_eff=0.6417
bk0: 508a 12245046i bk1: 508a 12244508i bk2: 512a 12244938i bk3: 512a 12244392i bk4: 512a 12244863i bk5: 512a 12244310i bk6: 512a 12244882i bk7: 512a 12244356i bk8: 512a 12244882i bk9: 512a 12244353i bk10: 512a 12244765i bk11: 512a 12244226i bk12: 512a 12244958i bk13: 512a 12244428i bk14: 504a 12244968i bk15: 504a 12244432i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0138003
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12248694 n_nop=12236018 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.001996
n_activity=37888 dram_eff=0.6453
bk0: 504a 12245090i bk1: 504a 12244527i bk2: 512a 12244968i bk3: 512a 12244402i bk4: 512a 12244877i bk5: 512a 12244316i bk6: 512a 12244895i bk7: 512a 12244356i bk8: 512a 12244897i bk9: 512a 12244354i bk10: 512a 12244777i bk11: 512a 12244226i bk12: 512a 12244923i bk13: 512a 12244367i bk14: 504a 12244918i bk15: 504a 12244393i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0136474
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12248694 n_nop=12236018 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.001996
n_activity=37892 dram_eff=0.6452
bk0: 504a 12245104i bk1: 504a 12244544i bk2: 512a 12244965i bk3: 512a 12244414i bk4: 512a 12244884i bk5: 512a 12244327i bk6: 512a 12244900i bk7: 512a 12244367i bk8: 512a 12244899i bk9: 512a 12244363i bk10: 512a 12244786i bk11: 512a 12244247i bk12: 512a 12244916i bk13: 512a 12244395i bk14: 504a 12244914i bk15: 504a 12244396i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0137532

========= L2 cache stats =========
L2_cache_bank[0]: Access = 118928, Miss = 1022, Miss_rate = 0.009, Pending_hits = 1370, Reservation_fails = 0
L2_cache_bank[1]: Access = 146332, Miss = 1021, Miss_rate = 0.007, Pending_hits = 1338, Reservation_fails = 0
L2_cache_bank[2]: Access = 146332, Miss = 1021, Miss_rate = 0.007, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[3]: Access = 146332, Miss = 1021, Miss_rate = 0.007, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[4]: Access = 146304, Miss = 1020, Miss_rate = 0.007, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[5]: Access = 146304, Miss = 1020, Miss_rate = 0.007, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[6]: Access = 146304, Miss = 1020, Miss_rate = 0.007, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[7]: Access = 118872, Miss = 1020, Miss_rate = 0.009, Pending_hits = 654, Reservation_fails = 0
L2_total_cache_accesses = 1115708
L2_total_cache_misses = 8165
L2_total_cache_miss_rate = 0.0073
L2_total_cache_pending_hits = 9956
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1028454
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9866
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 69088
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 63
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1042416
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 73152
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 112
L2_cache_data_port_util = 0.062
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=4133732
icnt_total_pkts_simt_to_mem=1408316
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 202.075
	minimum = 6
	maximum = 1732
Network latency average = 106.966
	minimum = 6
	maximum = 1382
Slowest packet = 2170603
Flit latency average = 47.6914
	minimum = 6
	maximum = 1382
Slowest flit = 5417455
Fragmentation average = 0.000919711
	minimum = 0
	maximum = 4
Injected packet rate average = 0.00355675
	minimum = 0 (at node 36)
	maximum = 0.0116615 (at node 29)
Accepted packet rate average = 0.00355675
	minimum = 0 (at node 36)
	maximum = 0.0116615 (at node 29)
Injected flit rate average = 0.00883357
	minimum = 0 (at node 36)
	maximum = 0.0422728 (at node 29)
Accepted flit rate average= 0.00883357
	minimum = 0 (at node 36)
	maximum = 0.0145768 (at node 29)
Injected packet length average = 2.48361
Accepted packet length average = 2.48361
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 192.143 (36 samples)
	minimum = 6 (36 samples)
	maximum = 1745.14 (36 samples)
Network latency average = 102.003 (36 samples)
	minimum = 6 (36 samples)
	maximum = 1355.08 (36 samples)
Flit latency average = 45.8191 (36 samples)
	minimum = 6 (36 samples)
	maximum = 1355.08 (36 samples)
Fragmentation average = 0.0141699 (36 samples)
	minimum = 0 (36 samples)
	maximum = 396.472 (36 samples)
Injected packet rate average = 0.00346108 (36 samples)
	minimum = 0 (36 samples)
	maximum = 0.0113482 (36 samples)
Accepted packet rate average = 0.00346108 (36 samples)
	minimum = 0 (36 samples)
	maximum = 0.0113482 (36 samples)
Injected flit rate average = 0.00859604 (36 samples)
	minimum = 0 (36 samples)
	maximum = 0.0411388 (36 samples)
Accepted flit rate average = 0.00859604 (36 samples)
	minimum = 0 (36 samples)
	maximum = 0.014185 (36 samples)
Injected packet size average = 2.48363 (36 samples)
Accepted packet size average = 2.48363 (36 samples)
Hops average = 1 (36 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 57 min, 20 sec (3440 sec)
gpgpu_simulation_rate = 32610 (inst/sec)
gpgpu_simulation_rate = 4649 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400f19 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20Convolution2D_kernelPfS_' to stream 0, gridDim= (8,32,1) blockDim = (32,8,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 37 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 37 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 37 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 37 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 37 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 37 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 37 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 37 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 37 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 37 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 37 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 37 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 37 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 37 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 37 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 37 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 37 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 37 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 37 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 37 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 37 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 37 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 37 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 37 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 37 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 37 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 37 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 37 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 37 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 37 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 37 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 37 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 37 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 37 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 37 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 37 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 37 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 37 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 37 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 37 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 37 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 37 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 37 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 37 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 37 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 37 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 37 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 37 '_Z20Convolution2D_kernelPfS_'
Destroy streams for kernel 37: size 0
kernel_name = _Z20Convolution2D_kernelPfS_ 
kernel_launch_uid = 37 
gpu_sim_cycle = 174229
gpu_sim_insn = 3116148
gpu_ipc =      17.8854
gpu_tot_sim_cycle = 16429925
gpu_tot_sim_insn = 115297476
gpu_tot_ipc =       7.0175
gpu_tot_issued_cta = 9472
max_total_param_size = 0
gpu_stall_dramfull = 2359381
gpu_stall_icnt2sh    = 504826
partiton_reqs_in_parallel = 1326442
partiton_reqs_in_parallel_total    = 50480057
partiton_level_parallism =       7.6132
partiton_level_parallism_total  =       3.1532
partiton_reqs_in_parallel_util = 1326442
partiton_reqs_in_parallel_util_total    = 50480057
gpu_sim_cycle_parition_util = 173547
gpu_tot_sim_cycle_parition_util    = 6563112
partiton_level_parallism_util =       7.6431
partiton_level_parallism_util_total  =       7.6902
partiton_replys_in_parallel = 30988
partiton_replys_in_parallel_total    = 1115708
L2_BW  =      16.8581 GB/Sec
L2_BW_total  =       6.6153 GB/Sec
gpu_total_sim_rate=32588

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1886112
	L1I_total_cache_misses = 2458
	L1I_total_cache_miss_rate = 0.0013
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6851
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 151552
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0118
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 5054
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 149760
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5054
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1883654
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2458
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6851
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 151552
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1886112
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
3824, 4144, 4144, 4144, 4144, 4144, 4144, 3952, 2352, 2352, 2352, 2352, 2352, 2352, 2352, 2192, 2072, 2072, 2072, 2072, 2072, 2072, 2072, 2072, 2072, 2072, 2072, 2072, 2072, 2072, 2072, 2072, 2072, 2072, 2072, 2072, 2072, 2072, 2072, 2072, 2072, 2072, 2072, 2072, 2072, 2072, 2072, 2072, 2072, 2072, 2072, 2072, 2072, 2072, 2072, 2072, 2072, 2072, 2072, 2072, 2072, 2072, 2072, 2072, 
gpgpu_n_tot_thrd_icount = 118248448
gpgpu_n_tot_w_icount = 3695264
gpgpu_n_stall_shd_mem = 10935450
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1071372
gpgpu_n_mem_write_global = 75184
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 21483828
gpgpu_n_store_insn = 2387092
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4849664
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 5054
gpgpu_stall_shd_mem[c_mem][bk_conf] = 5054
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9876482
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1053914
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4332672	W0_Idle:328336444	W0_Scoreboard:43102364	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:563880	W32:3131384
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8570976 {8:1071372,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10225024 {136:75184,}
traffic_breakdown_coretomem[INST_ACC_R] = 896 {8:112,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 107813856 {40:394716,136:676656,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 601472 {8:75184,}
traffic_breakdown_memtocore[INST_ACC_R] = 15232 {136:112,}
maxmrqlatency = 114 
maxdqlatency = 0 
maxmflatency = 194603 
averagemflatency = 6290 
max_icnt2mem_latency = 194369 
max_icnt2sh_latency = 16429924 
mrq_lat_table:2228 	830 	630 	894 	2779 	2842 	2026 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	171963 	452897 	294378 	29944 	36111 	60798 	31794 	8265 	16226 	31873 	12335 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	67405 	5105 	23074 	76106 	144043 	191665 	350303 	68886 	27554 	33480 	62306 	28109 	8273 	16210 	31875 	12302 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	704102 	336131 	30596 	571 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1656 	1168 	5304 	9816 	18632 	38608 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	452 	130 	380 	321 	194 	117 	187 	247 	505 	905 	337 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[1]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[2]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[3]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
maximum service time to same row:
dram[0]:    135462    135463    140671    140673    129043    129042    117224    117225    101597    101597     72941     72940    162909    162910    173329    173330 
dram[1]:    135463    135462    140671    140673    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[2]:    135462    135463    140672    140672    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[3]:    135463    135462    140672    140672    129042    129044    117224    117225    101597    101597     72941     72939    162909    162910    173329    173330 
average row accesses per activate:
dram[0]: 17.272728 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[1]: 17.181818 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[2]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[3]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
average row locality = 12229/896 = 13.648438
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[1]:       127       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[2]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[3]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
total reads: 8165
bank skew: 128/126 = 1.02
chip skew: 2043/2040 = 1.00
number of total write accesses:
dram[0]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[1]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[2]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[3]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
total reads: 4064
bank skew: 64/62 = 1.03
chip skew: 1016/1016 = 1.00
average mf latency per bank:
dram[0]:     527611    544955    638474    652867    615493    625653    672347    688239    723335    741717    739700    753252    351653    364214    405463    419920
dram[1]:     546456    547511    647138    646075    618866    623421    684471    681826    739358    734157    752353    750182    371135    366265    416705    419731
dram[2]:     553457    546353    652116    660199    625449    627386    684621    685853    731483    739345    747517    755112    365579    365667    420631    418782
dram[3]:     546986    498349    653306    595094    623829    563460    680223    618914    732423    669900    754553    676905    370701    334205    415982    382123
maximum mf latency per bank:
dram[0]:     181595    181568    178972    178956    194603    194599    194602    194598    194354    194336    191729    191726    178995    178995    181303    181296
dram[1]:     181581    181567    178952    178955    194585    194598    194599    194597    194347    194335    191727    191724    178992    178995    181296    181295
dram[2]:     181566    181578    178952    178952    194602    194588    194598    194603    194347    194334    191733    191717    178992    178994    181303    181288
dram[3]:     181574    181588    178947    178960    194586    194600    194603    194595    194347    194339    191729    191723    178991    178992    181300    181294
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12572210 n_nop=12559518 n_act=236 n_pre=220 n_req=3059 n_rd=8172 n_write=4064 bw_util=0.001947
n_activity=38187 dram_eff=0.6408
bk0: 512a 12568566i bk1: 508a 12568030i bk2: 512a 12568465i bk3: 512a 12567909i bk4: 512a 12568360i bk5: 512a 12567827i bk6: 512a 12568412i bk7: 512a 12567870i bk8: 512a 12568408i bk9: 512a 12567865i bk10: 512a 12568273i bk11: 512a 12567733i bk12: 512a 12568491i bk13: 512a 12567925i bk14: 504a 12568521i bk15: 504a 12567950i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0134066
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12572210 n_nop=12559520 n_act=237 n_pre=221 n_req=3058 n_rd=8168 n_write=4064 bw_util=0.001946
n_activity=38121 dram_eff=0.6417
bk0: 508a 12568562i bk1: 508a 12568024i bk2: 512a 12568454i bk3: 512a 12567908i bk4: 512a 12568379i bk5: 512a 12567826i bk6: 512a 12568398i bk7: 512a 12567872i bk8: 512a 12568398i bk9: 512a 12567869i bk10: 512a 12568281i bk11: 512a 12567742i bk12: 512a 12568474i bk13: 512a 12567944i bk14: 504a 12568484i bk15: 504a 12567948i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0134452
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12572210 n_nop=12559534 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.001945
n_activity=37888 dram_eff=0.6453
bk0: 504a 12568606i bk1: 504a 12568043i bk2: 512a 12568484i bk3: 512a 12567918i bk4: 512a 12568393i bk5: 512a 12567832i bk6: 512a 12568411i bk7: 512a 12567872i bk8: 512a 12568413i bk9: 512a 12567870i bk10: 512a 12568293i bk11: 512a 12567742i bk12: 512a 12568439i bk13: 512a 12567883i bk14: 504a 12568434i bk15: 504a 12567909i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0132962
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12572210 n_nop=12559534 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.001945
n_activity=37892 dram_eff=0.6452
bk0: 504a 12568620i bk1: 504a 12568060i bk2: 512a 12568481i bk3: 512a 12567930i bk4: 512a 12568400i bk5: 512a 12567843i bk6: 512a 12568416i bk7: 512a 12567883i bk8: 512a 12568415i bk9: 512a 12567879i bk10: 512a 12568302i bk11: 512a 12567763i bk12: 512a 12568432i bk13: 512a 12567911i bk14: 504a 12568430i bk15: 504a 12567912i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0133993

========= L2 cache stats =========
L2_cache_bank[0]: Access = 122230, Miss = 1022, Miss_rate = 0.008, Pending_hits = 1370, Reservation_fails = 0
L2_cache_bank[1]: Access = 150396, Miss = 1021, Miss_rate = 0.007, Pending_hits = 1338, Reservation_fails = 0
L2_cache_bank[2]: Access = 150396, Miss = 1021, Miss_rate = 0.007, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[3]: Access = 150396, Miss = 1021, Miss_rate = 0.007, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[4]: Access = 150368, Miss = 1020, Miss_rate = 0.007, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[5]: Access = 150368, Miss = 1020, Miss_rate = 0.007, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[6]: Access = 150368, Miss = 1020, Miss_rate = 0.007, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[7]: Access = 122174, Miss = 1020, Miss_rate = 0.008, Pending_hits = 654, Reservation_fails = 0
L2_total_cache_accesses = 1146696
L2_total_cache_misses = 8165
L2_total_cache_miss_rate = 0.0071
L2_total_cache_pending_hits = 9956
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1057410
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9866
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 71120
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 63
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1071372
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 75184
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 112
L2_cache_data_port_util = 0.062
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=4248540
icnt_total_pkts_simt_to_mem=1447432
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 204.394
	minimum = 6
	maximum = 2174
Network latency average = 108.368
	minimum = 6
	maximum = 1566
Slowest packet = 2232581
Flit latency average = 48.524
	minimum = 6
	maximum = 1566
Slowest flit = 5613174
Fragmentation average = 0.00916484
	minimum = 0
	maximum = 189
Injected packet rate average = 0.00355718
	minimum = 0 (at node 36)
	maximum = 0.0116629 (at node 29)
Accepted packet rate average = 0.00355718
	minimum = 0 (at node 36)
	maximum = 0.0116629 (at node 29)
Injected flit rate average = 0.00883463
	minimum = 0 (at node 36)
	maximum = 0.0422779 (at node 29)
Accepted flit rate average= 0.00883463
	minimum = 0 (at node 36)
	maximum = 0.0145786 (at node 29)
Injected packet length average = 2.48361
Accepted packet length average = 2.48361
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 192.474 (37 samples)
	minimum = 6 (37 samples)
	maximum = 1756.73 (37 samples)
Network latency average = 102.175 (37 samples)
	minimum = 6 (37 samples)
	maximum = 1360.78 (37 samples)
Flit latency average = 45.8922 (37 samples)
	minimum = 6 (37 samples)
	maximum = 1360.78 (37 samples)
Fragmentation average = 0.0140346 (37 samples)
	minimum = 0 (37 samples)
	maximum = 390.865 (37 samples)
Injected packet rate average = 0.00346368 (37 samples)
	minimum = 0 (37 samples)
	maximum = 0.0113567 (37 samples)
Accepted packet rate average = 0.00346368 (37 samples)
	minimum = 0 (37 samples)
	maximum = 0.0113567 (37 samples)
Injected flit rate average = 0.00860249 (37 samples)
	minimum = 0 (37 samples)
	maximum = 0.0411696 (37 samples)
Accepted flit rate average = 0.00860249 (37 samples)
	minimum = 0 (37 samples)
	maximum = 0.0141956 (37 samples)
Injected packet size average = 2.48363 (37 samples)
Accepted packet size average = 2.48363 (37 samples)
Hops average = 1 (37 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 58 min, 58 sec (3538 sec)
gpgpu_simulation_rate = 32588 (inst/sec)
gpgpu_simulation_rate = 4643 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400f19 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20Convolution2D_kernelPfS_' to stream 0, gridDim= (8,32,1) blockDim = (32,8,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 38 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 38 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 38 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 38 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 38 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 38 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 38 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 38 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 38 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 38 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 38 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 38 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 38 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 38 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 38 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 38 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 38 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 38 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 38 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 38 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 38 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 38 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 38 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 38 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 38 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 38 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 38 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 38 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 38 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 38 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 38 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 38 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 38 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 38 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 38 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 38 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 38 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 38 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 38 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 38 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 38 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 38 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 38 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 38 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 38 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 38 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 38 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 38 '_Z20Convolution2D_kernelPfS_'
Destroy streams for kernel 38: size 0
kernel_name = _Z20Convolution2D_kernelPfS_ 
kernel_launch_uid = 38 
gpu_sim_cycle = 174174
gpu_sim_insn = 3116148
gpu_ipc =      17.8910
gpu_tot_sim_cycle = 16866239
gpu_tot_sim_insn = 118413624
gpu_tot_ipc =       7.0207
gpu_tot_issued_cta = 9728
max_total_param_size = 0
gpu_stall_dramfull = 2426059
gpu_stall_icnt2sh    = 516845
partiton_reqs_in_parallel = 1326714
partiton_reqs_in_parallel_total    = 51806499
partiton_level_parallism =       7.6172
partiton_level_parallism_total  =       3.1503
partiton_reqs_in_parallel_util = 1326714
partiton_reqs_in_parallel_util_total    = 51806499
gpu_sim_cycle_parition_util = 173369
gpu_tot_sim_cycle_parition_util    = 6736659
partiton_level_parallism_util =       7.6525
partiton_level_parallism_util_total  =       7.6893
partiton_replys_in_parallel = 30988
partiton_replys_in_parallel_total    = 1146696
L2_BW  =      16.8634 GB/Sec
L2_BW_total  =       6.6183 GB/Sec
gpu_total_sim_rate=32584

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1937088
	L1I_total_cache_misses = 2458
	L1I_total_cache_miss_rate = 0.0013
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6851
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 155648
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0115
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 5054
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 153856
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5054
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1934630
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2458
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6851
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 155648
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1937088
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
3936, 4256, 4256, 4256, 4256, 4256, 4256, 4064, 2408, 2408, 2408, 2408, 2408, 2408, 2408, 2248, 2128, 2128, 2128, 2128, 2128, 2128, 2128, 2128, 2128, 2128, 2128, 2128, 2128, 2128, 2128, 2128, 2128, 2128, 2128, 2128, 2128, 2128, 2128, 2128, 2128, 2128, 2128, 2128, 2128, 2128, 2128, 2128, 2128, 2128, 2128, 2128, 2128, 2128, 2128, 2128, 2128, 2128, 2128, 2128, 2128, 2128, 2128, 2128, 
gpgpu_n_tot_thrd_icount = 121444352
gpgpu_n_tot_w_icount = 3795136
gpgpu_n_stall_shd_mem = 11249293
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1100328
gpgpu_n_mem_write_global = 77216
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 22064472
gpgpu_n_store_insn = 2451608
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4980736
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 5054
gpgpu_stall_shd_mem[c_mem][bk_conf] = 5054
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 10158423
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1085816
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4454940	W0_Idle:337181074	W0_Scoreboard:43798042	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:579120	W32:3216016
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8802624 {8:1100328,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10501376 {136:77216,}
traffic_breakdown_coretomem[INST_ACC_R] = 896 {8:112,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 110727744 {40:405384,136:694944,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 617728 {8:77216,}
traffic_breakdown_memtocore[INST_ACC_R] = 15232 {136:112,}
maxmrqlatency = 114 
maxdqlatency = 0 
maxmflatency = 194603 
averagemflatency = 6266 
max_icnt2mem_latency = 194369 
max_icnt2sh_latency = 16866238 
mrq_lat_table:2228 	830 	630 	894 	2779 	2842 	2026 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	175622 	465876 	302690 	30790 	37185 	62395 	32726 	8473 	16598 	32652 	12565 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	68099 	5232 	23727 	78099 	147904 	197489 	360409 	70775 	28332 	34506 	63892 	28972 	8480 	16582 	32655 	12531 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	723438 	345033 	31294 	591 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1656 	1168 	5304 	9816 	18632 	39496 	
mf_lat_pw_table:1144 	0 	0 	0 	0 	0 	0 	457 	134 	391 	330 	199 	121 	191 	253 	518 	930 	343 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[1]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[2]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[3]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
maximum service time to same row:
dram[0]:    135462    135463    140671    140673    129043    129042    117224    117225    101597    101597     72941     72940    162909    162910    173329    173330 
dram[1]:    135463    135462    140671    140673    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[2]:    135462    135463    140672    140672    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[3]:    135463    135462    140672    140672    129042    129044    117224    117225    101597    101597     72941     72939    162909    162910    173329    173330 
average row accesses per activate:
dram[0]: 17.272728 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[1]: 17.181818 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[2]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[3]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
average row locality = 12229/896 = 13.648438
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[1]:       127       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[2]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[3]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
total reads: 8165
bank skew: 128/126 = 1.02
chip skew: 2043/2040 = 1.00
number of total write accesses:
dram[0]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[1]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[2]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[3]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
total reads: 4064
bank skew: 64/62 = 1.03
chip skew: 1016/1016 = 1.00
average mf latency per bank:
dram[0]:     539546    557373    652991    667900    626005    636477    688096    704463    742484    761578    756627    770655    360531    373524    415199    430033
dram[1]:     558873    560109    661866    660848    629335    634223    700428    697774    759033    753717    769608    767435    380562    375593    426662    429944
dram[2]:     566109    558847    667063    675508    636179    638196    700691    702058    750892    759053    764539    772463    374843    374956    430804    428977
dram[3]:     559348    510085    668292    609133    634548    573304    696110    634001    751741    688517    771911    692959    380196    343133    426009    391751
maximum mf latency per bank:
dram[0]:     181595    181568    178972    178956    194603    194599    194602    194598    194354    194336    191729    191726    178995    178995    181303    181296
dram[1]:     181581    181567    178952    178955    194585    194598    194599    194597    194347    194335    191727    191724    178992    178995    181296    181295
dram[2]:     181566    181578    178952    178952    194602    194588    194598    194603    194347    194334    191733    191717    178992    178994    181303    181288
dram[3]:     181574    181588    178947    178960    194586    194600    194603    194595    194347    194339    191729    191723    178991    178992    181300    181294
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12895624 n_nop=12882932 n_act=236 n_pre=220 n_req=3059 n_rd=8172 n_write=4064 bw_util=0.001898
n_activity=38187 dram_eff=0.6408
bk0: 512a 12891980i bk1: 508a 12891444i bk2: 512a 12891879i bk3: 512a 12891323i bk4: 512a 12891774i bk5: 512a 12891241i bk6: 512a 12891826i bk7: 512a 12891284i bk8: 512a 12891822i bk9: 512a 12891279i bk10: 512a 12891687i bk11: 512a 12891147i bk12: 512a 12891905i bk13: 512a 12891339i bk14: 504a 12891935i bk15: 504a 12891364i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0130703
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12895624 n_nop=12882934 n_act=237 n_pre=221 n_req=3058 n_rd=8168 n_write=4064 bw_util=0.001897
n_activity=38121 dram_eff=0.6417
bk0: 508a 12891976i bk1: 508a 12891438i bk2: 512a 12891868i bk3: 512a 12891322i bk4: 512a 12891793i bk5: 512a 12891240i bk6: 512a 12891812i bk7: 512a 12891286i bk8: 512a 12891812i bk9: 512a 12891283i bk10: 512a 12891695i bk11: 512a 12891156i bk12: 512a 12891888i bk13: 512a 12891358i bk14: 504a 12891898i bk15: 504a 12891362i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.013108
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12895624 n_nop=12882948 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.001896
n_activity=37888 dram_eff=0.6453
bk0: 504a 12892020i bk1: 504a 12891457i bk2: 512a 12891898i bk3: 512a 12891332i bk4: 512a 12891807i bk5: 512a 12891246i bk6: 512a 12891825i bk7: 512a 12891286i bk8: 512a 12891827i bk9: 512a 12891284i bk10: 512a 12891707i bk11: 512a 12891156i bk12: 512a 12891853i bk13: 512a 12891297i bk14: 504a 12891848i bk15: 504a 12891323i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0129628
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12895624 n_nop=12882948 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.001896
n_activity=37892 dram_eff=0.6452
bk0: 504a 12892034i bk1: 504a 12891474i bk2: 512a 12891895i bk3: 512a 12891344i bk4: 512a 12891814i bk5: 512a 12891257i bk6: 512a 12891830i bk7: 512a 12891297i bk8: 512a 12891829i bk9: 512a 12891293i bk10: 512a 12891716i bk11: 512a 12891177i bk12: 512a 12891846i bk13: 512a 12891325i bk14: 504a 12891844i bk15: 504a 12891326i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0130633

========= L2 cache stats =========
L2_cache_bank[0]: Access = 125532, Miss = 1022, Miss_rate = 0.008, Pending_hits = 1370, Reservation_fails = 0
L2_cache_bank[1]: Access = 154460, Miss = 1021, Miss_rate = 0.007, Pending_hits = 1338, Reservation_fails = 0
L2_cache_bank[2]: Access = 154460, Miss = 1021, Miss_rate = 0.007, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[3]: Access = 154460, Miss = 1021, Miss_rate = 0.007, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[4]: Access = 154432, Miss = 1020, Miss_rate = 0.007, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[5]: Access = 154432, Miss = 1020, Miss_rate = 0.007, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[6]: Access = 154432, Miss = 1020, Miss_rate = 0.007, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[7]: Access = 125476, Miss = 1020, Miss_rate = 0.008, Pending_hits = 654, Reservation_fails = 0
L2_total_cache_accesses = 1177684
L2_total_cache_misses = 8165
L2_total_cache_miss_rate = 0.0069
L2_total_cache_pending_hits = 9956
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1086366
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9866
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 73152
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 63
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1100328
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 77216
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 112
L2_cache_data_port_util = 0.062
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=4363348
icnt_total_pkts_simt_to_mem=1486548
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 203.415
	minimum = 6
	maximum = 1732
Network latency average = 107.873
	minimum = 6
	maximum = 1382
Slowest packet = 2294558
Flit latency average = 48.1895
	minimum = 6
	maximum = 1382
Slowest flit = 5725306
Fragmentation average = 0.00445334
	minimum = 0
	maximum = 99
Injected packet rate average = 0.0035583
	minimum = 0 (at node 36)
	maximum = 0.0116666 (at node 29)
Accepted packet rate average = 0.0035583
	minimum = 0 (at node 36)
	maximum = 0.0116666 (at node 29)
Injected flit rate average = 0.00883742
	minimum = 0 (at node 36)
	maximum = 0.0422913 (at node 29)
Accepted flit rate average= 0.00883742
	minimum = 0 (at node 36)
	maximum = 0.0145832 (at node 29)
Injected packet length average = 2.48361
Accepted packet length average = 2.48361
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 192.762 (38 samples)
	minimum = 6 (38 samples)
	maximum = 1756.08 (38 samples)
Network latency average = 102.325 (38 samples)
	minimum = 6 (38 samples)
	maximum = 1361.34 (38 samples)
Flit latency average = 45.9527 (38 samples)
	minimum = 6 (38 samples)
	maximum = 1361.34 (38 samples)
Fragmentation average = 0.0137825 (38 samples)
	minimum = 0 (38 samples)
	maximum = 383.184 (38 samples)
Injected packet rate average = 0.00346617 (38 samples)
	minimum = 0 (38 samples)
	maximum = 0.0113649 (38 samples)
Accepted packet rate average = 0.00346617 (38 samples)
	minimum = 0 (38 samples)
	maximum = 0.0113649 (38 samples)
Injected flit rate average = 0.00860867 (38 samples)
	minimum = 0 (38 samples)
	maximum = 0.0411991 (38 samples)
Accepted flit rate average = 0.00860867 (38 samples)
	minimum = 0 (38 samples)
	maximum = 0.0142058 (38 samples)
Injected packet size average = 2.48363 (38 samples)
Accepted packet size average = 2.48363 (38 samples)
Hops average = 1 (38 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 0 min, 34 sec (3634 sec)
gpgpu_simulation_rate = 32584 (inst/sec)
gpgpu_simulation_rate = 4641 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400f19 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20Convolution2D_kernelPfS_' to stream 0, gridDim= (8,32,1) blockDim = (32,8,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 39 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 39 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 39 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 39 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 39 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 39 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 39 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 39 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 39 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 39 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 39 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 39 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 39 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 39 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 39 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 39 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 39 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 39 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 39 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 39 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 39 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 39 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 39 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 39 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 39 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 39 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 39 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 39 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 39 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 39 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 39 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 39 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 39 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 39 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 39 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 39 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 39 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 39 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 39 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 39 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 39 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 39 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 39 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 39 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 39 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 39 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 39 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 39 '_Z20Convolution2D_kernelPfS_'
Destroy streams for kernel 39: size 0
kernel_name = _Z20Convolution2D_kernelPfS_ 
kernel_launch_uid = 39 
gpu_sim_cycle = 174225
gpu_sim_insn = 3116148
gpu_ipc =      17.8858
gpu_tot_sim_cycle = 17302604
gpu_tot_sim_insn = 121529772
gpu_tot_ipc =       7.0238
gpu_tot_issued_cta = 9984
max_total_param_size = 0
gpu_stall_dramfull = 2494144
gpu_stall_icnt2sh    = 534566
partiton_reqs_in_parallel = 1325715
partiton_reqs_in_parallel_total    = 53133213
partiton_level_parallism =       7.6092
partiton_level_parallism_total  =       3.1474
partiton_reqs_in_parallel_util = 1325715
partiton_reqs_in_parallel_util_total    = 53133213
gpu_sim_cycle_parition_util = 173428
gpu_tot_sim_cycle_parition_util    = 6910028
partiton_level_parallism_util =       7.6442
partiton_level_parallism_util_total  =       7.6882
partiton_replys_in_parallel = 30988
partiton_replys_in_parallel_total    = 1177684
L2_BW  =      16.8585 GB/Sec
L2_BW_total  =       6.6211 GB/Sec
gpu_total_sim_rate=32572

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1988064
	L1I_total_cache_misses = 2458
	L1I_total_cache_miss_rate = 0.0012
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6851
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 159744
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0112
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 5054
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 157952
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5054
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1985606
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2458
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6851
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 159744
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1988064
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
4048, 4368, 4368, 4368, 4368, 4368, 4368, 4176, 2464, 2464, 2464, 2464, 2464, 2464, 2464, 2304, 2184, 2184, 2184, 2184, 2184, 2184, 2184, 2184, 2184, 2184, 2184, 2184, 2184, 2184, 2184, 2184, 2184, 2184, 2184, 2184, 2184, 2184, 2184, 2184, 2184, 2184, 2184, 2184, 2184, 2184, 2184, 2184, 2184, 2184, 2184, 2184, 2184, 2184, 2184, 2184, 2184, 2184, 2184, 2184, 2184, 2184, 2184, 2184, 
gpgpu_n_tot_thrd_icount = 124640256
gpgpu_n_tot_w_icount = 3895008
gpgpu_n_stall_shd_mem = 11559847
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1129284
gpgpu_n_mem_write_global = 79248
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 22645116
gpgpu_n_store_insn = 2516124
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5111808
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 5054
gpgpu_stall_shd_mem[c_mem][bk_conf] = 5054
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 10440300
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1114493
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4588730	W0_Idle:346025985	W0_Scoreboard:44484773	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:594360	W32:3300648
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9034272 {8:1129284,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10777728 {136:79248,}
traffic_breakdown_coretomem[INST_ACC_R] = 896 {8:112,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 113641632 {40:416052,136:713232,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 633984 {8:79248,}
traffic_breakdown_memtocore[INST_ACC_R] = 15232 {136:112,}
maxmrqlatency = 114 
maxdqlatency = 0 
maxmflatency = 194603 
averagemflatency = 6242 
max_icnt2mem_latency = 194369 
max_icnt2sh_latency = 17302603 
mrq_lat_table:2228 	830 	630 	894 	2779 	2842 	2026 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	179270 	478644 	311284 	31669 	38225 	64057 	33562 	8649 	16990 	33395 	12815 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	68704 	5350 	24437 	80469 	152018 	202903 	370182 	72897 	29120 	35499 	65639 	29648 	8656 	16972 	33397 	12781 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	741357 	354944 	32394 	617 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1656 	1168 	5304 	9816 	18632 	39496 	
mf_lat_pw_table:3176 	0 	0 	0 	0 	0 	0 	462 	139 	403 	336 	205 	124 	196 	258 	530 	955 	351 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[1]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[2]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[3]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
maximum service time to same row:
dram[0]:    135462    135463    140671    140673    129043    129042    117224    117225    101597    101597     72941     72940    162909    162910    173329    173330 
dram[1]:    135463    135462    140671    140673    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[2]:    135462    135463    140672    140672    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[3]:    135463    135462    140672    140672    129042    129044    117224    117225    101597    101597     72941     72939    162909    162910    173329    173330 
average row accesses per activate:
dram[0]: 17.272728 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[1]: 17.181818 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[2]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[3]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
average row locality = 12229/896 = 13.648438
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[1]:       127       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[2]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[3]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
total reads: 8165
bank skew: 128/126 = 1.02
chip skew: 2043/2040 = 1.00
number of total write accesses:
dram[0]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[1]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[2]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[3]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
total reads: 4064
bank skew: 64/62 = 1.03
chip skew: 1016/1016 = 1.00
average mf latency per bank:
dram[0]:     550843    569091    667762    683056    636988    647614    703442    720216    759786    779293    775784    790046    368425    381816    424988    440114
dram[1]:     570653    572037    676841    675861    640239    645419    716025    713473    776759    771316    789080    786866    389073    383939    436692    440217
dram[2]:     578145    570570    682194    690881    647396    649314    716468    717766    768313    776700    783740    791902    383186    383257    441082    439176
dram[3]:     571041    521167    683439    623414    645664    583642    711678    648815    769167    705209    791288    711176    388724    351075    436126    401471
maximum mf latency per bank:
dram[0]:     181595    181568    178972    178956    194603    194599    194602    194598    194354    194336    191729    191726    178995    178995    181303    181296
dram[1]:     181581    181567    178952    178955    194585    194598    194599    194597    194347    194335    191727    191724    178992    178995    181296    181295
dram[2]:     181566    181578    178952    178952    194602    194588    194598    194603    194347    194334    191733    191717    178992    178994    181303    181288
dram[3]:     181574    181588    178947    178960    194586    194600    194603    194595    194347    194339    191729    191723    178991    178992    181300    181294
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13219133 n_nop=13206441 n_act=236 n_pre=220 n_req=3059 n_rd=8172 n_write=4064 bw_util=0.001851
n_activity=38187 dram_eff=0.6408
bk0: 512a 13215489i bk1: 508a 13214953i bk2: 512a 13215388i bk3: 512a 13214832i bk4: 512a 13215283i bk5: 512a 13214750i bk6: 512a 13215335i bk7: 512a 13214793i bk8: 512a 13215331i bk9: 512a 13214788i bk10: 512a 13215196i bk11: 512a 13214656i bk12: 512a 13215414i bk13: 512a 13214848i bk14: 504a 13215444i bk15: 504a 13214873i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0127505
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13219133 n_nop=13206443 n_act=237 n_pre=221 n_req=3058 n_rd=8168 n_write=4064 bw_util=0.001851
n_activity=38121 dram_eff=0.6417
bk0: 508a 13215485i bk1: 508a 13214947i bk2: 512a 13215377i bk3: 512a 13214831i bk4: 512a 13215302i bk5: 512a 13214749i bk6: 512a 13215321i bk7: 512a 13214795i bk8: 512a 13215321i bk9: 512a 13214792i bk10: 512a 13215204i bk11: 512a 13214665i bk12: 512a 13215397i bk13: 512a 13214867i bk14: 504a 13215407i bk15: 504a 13214871i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0127872
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13219133 n_nop=13206457 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.001849
n_activity=37888 dram_eff=0.6453
bk0: 504a 13215529i bk1: 504a 13214966i bk2: 512a 13215407i bk3: 512a 13214841i bk4: 512a 13215316i bk5: 512a 13214755i bk6: 512a 13215334i bk7: 512a 13214795i bk8: 512a 13215336i bk9: 512a 13214793i bk10: 512a 13215216i bk11: 512a 13214665i bk12: 512a 13215362i bk13: 512a 13214806i bk14: 504a 13215357i bk15: 504a 13214832i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0126455
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13219133 n_nop=13206457 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.001849
n_activity=37892 dram_eff=0.6452
bk0: 504a 13215543i bk1: 504a 13214983i bk2: 512a 13215404i bk3: 512a 13214853i bk4: 512a 13215323i bk5: 512a 13214766i bk6: 512a 13215339i bk7: 512a 13214806i bk8: 512a 13215338i bk9: 512a 13214802i bk10: 512a 13215225i bk11: 512a 13214686i bk12: 512a 13215355i bk13: 512a 13214834i bk14: 504a 13215353i bk15: 504a 13214835i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0127436

========= L2 cache stats =========
L2_cache_bank[0]: Access = 128834, Miss = 1022, Miss_rate = 0.008, Pending_hits = 1370, Reservation_fails = 0
L2_cache_bank[1]: Access = 158524, Miss = 1021, Miss_rate = 0.006, Pending_hits = 1338, Reservation_fails = 0
L2_cache_bank[2]: Access = 158524, Miss = 1021, Miss_rate = 0.006, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[3]: Access = 158524, Miss = 1021, Miss_rate = 0.006, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[4]: Access = 158496, Miss = 1020, Miss_rate = 0.006, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[5]: Access = 158496, Miss = 1020, Miss_rate = 0.006, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[6]: Access = 158496, Miss = 1020, Miss_rate = 0.006, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[7]: Access = 128778, Miss = 1020, Miss_rate = 0.008, Pending_hits = 654, Reservation_fails = 0
L2_total_cache_accesses = 1208672
L2_total_cache_misses = 8165
L2_total_cache_miss_rate = 0.0068
L2_total_cache_pending_hits = 9956
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1115322
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9866
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 75184
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 63
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1129284
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 79248
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 112
L2_cache_data_port_util = 0.062
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=4478156
icnt_total_pkts_simt_to_mem=1525664
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 203.518
	minimum = 6
	maximum = 2174
Network latency average = 108.221
	minimum = 6
	maximum = 1566
Slowest packet = 2356534
Flit latency average = 48.5357
	minimum = 6
	maximum = 1566
Slowest flit = 5921022
Fragmentation average = 0.0223635
	minimum = 0
	maximum = 484
Injected packet rate average = 0.00355726
	minimum = 0 (at node 36)
	maximum = 0.0116631 (at node 29)
Accepted packet rate average = 0.00355726
	minimum = 0 (at node 36)
	maximum = 0.0116631 (at node 29)
Injected flit rate average = 0.00883483
	minimum = 0 (at node 36)
	maximum = 0.0422789 (at node 29)
Accepted flit rate average= 0.00883483
	minimum = 0 (at node 36)
	maximum = 0.0145789 (at node 29)
Injected packet length average = 2.48361
Accepted packet length average = 2.48361
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 193.038 (39 samples)
	minimum = 6 (39 samples)
	maximum = 1766.79 (39 samples)
Network latency average = 102.476 (39 samples)
	minimum = 6 (39 samples)
	maximum = 1366.59 (39 samples)
Flit latency average = 46.0189 (39 samples)
	minimum = 6 (39 samples)
	maximum = 1366.59 (39 samples)
Fragmentation average = 0.0140025 (39 samples)
	minimum = 0 (39 samples)
	maximum = 385.769 (39 samples)
Injected packet rate average = 0.0034685 (39 samples)
	minimum = 0 (39 samples)
	maximum = 0.0113725 (39 samples)
Accepted packet rate average = 0.0034685 (39 samples)
	minimum = 0 (39 samples)
	maximum = 0.0113725 (39 samples)
Injected flit rate average = 0.00861447 (39 samples)
	minimum = 0 (39 samples)
	maximum = 0.0412268 (39 samples)
Accepted flit rate average = 0.00861447 (39 samples)
	minimum = 0 (39 samples)
	maximum = 0.0142154 (39 samples)
Injected packet size average = 2.48363 (39 samples)
Accepted packet size average = 2.48363 (39 samples)
Hops average = 1 (39 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 2 min, 11 sec (3731 sec)
gpgpu_simulation_rate = 32572 (inst/sec)
gpgpu_simulation_rate = 4637 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400f19 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20Convolution2D_kernelPfS_' to stream 0, gridDim= (8,32,1) blockDim = (32,8,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 40 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 40 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 40 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 40 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 40 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 40 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 40 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 40 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 40 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 40 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 40 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 40 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 40 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 40 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 40 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 40 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 40 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 40 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 40 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 40 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 40 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 40 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 40 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 40 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 40 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 40 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 40 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 40 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 40 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 40 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 40 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 40 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 40 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 40 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 40 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 40 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 40 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 40 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 40 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 40 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 40 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 40 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 40 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 40 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 40 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 40 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 40 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 40 '_Z20Convolution2D_kernelPfS_'
Destroy streams for kernel 40: size 0
kernel_name = _Z20Convolution2D_kernelPfS_ 
kernel_launch_uid = 40 
gpu_sim_cycle = 174279
gpu_sim_insn = 3116148
gpu_ipc =      17.8802
gpu_tot_sim_cycle = 17739023
gpu_tot_sim_insn = 124645920
gpu_tot_ipc =       7.0267
gpu_tot_issued_cta = 10240
max_total_param_size = 0
gpu_stall_dramfull = 2561599
gpu_stall_icnt2sh    = 547136
partiton_reqs_in_parallel = 1326777
partiton_reqs_in_parallel_total    = 54458928
partiton_level_parallism =       7.6129
partiton_level_parallism_total  =       3.1448
partiton_reqs_in_parallel_util = 1326777
partiton_reqs_in_parallel_util_total    = 54458928
gpu_sim_cycle_parition_util = 173140
gpu_tot_sim_cycle_parition_util    = 7083456
partiton_level_parallism_util =       7.6630
partiton_level_parallism_util_total  =       7.6876
partiton_replys_in_parallel = 30988
partiton_replys_in_parallel_total    = 1208672
L2_BW  =      16.8532 GB/Sec
L2_BW_total  =       6.6238 GB/Sec
gpu_total_sim_rate=32578

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2039040
	L1I_total_cache_misses = 2458
	L1I_total_cache_miss_rate = 0.0012
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6851
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 163840
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0109
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 5054
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 162048
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5054
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2036582
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2458
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6851
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 163840
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2039040
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
4160, 4480, 4480, 4480, 4480, 4480, 4480, 4288, 2520, 2520, 2520, 2520, 2520, 2520, 2520, 2360, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 2240, 
gpgpu_n_tot_thrd_icount = 127836160
gpgpu_n_tot_w_icount = 3994880
gpgpu_n_stall_shd_mem = 11869012
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1158240
gpgpu_n_mem_write_global = 81280
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 23225760
gpgpu_n_store_insn = 2580640
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5242880
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 5054
gpgpu_stall_shd_mem[c_mem][bk_conf] = 5054
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 10718692
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1145266
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4690405	W0_Idle:354887173	W0_Scoreboard:45190206	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:609600	W32:3385280
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9265920 {8:1158240,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11054080 {136:81280,}
traffic_breakdown_coretomem[INST_ACC_R] = 896 {8:112,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 116555520 {40:426720,136:731520,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 650240 {8:81280,}
traffic_breakdown_memtocore[INST_ACC_R] = 15232 {136:112,}
maxmrqlatency = 114 
maxdqlatency = 0 
maxmflatency = 194603 
averagemflatency = 6223 
max_icnt2mem_latency = 194369 
max_icnt2sh_latency = 17739022 
mrq_lat_table:2228 	830 	630 	894 	2779 	2842 	2026 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	182823 	491800 	319581 	32495 	39091 	65860 	34444 	8857 	17379 	34178 	13040 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	69443 	5528 	25068 	82485 	155807 	208554 	380523 	74808 	29810 	36285 	67469 	30469 	8867 	17362 	34177 	13005 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	760627 	363758 	33260 	623 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1656 	1168 	5304 	9816 	18632 	39496 	
mf_lat_pw_table:5208 	0 	0 	0 	0 	0 	0 	468 	143 	414 	345 	209 	126 	201 	264 	544 	980 	358 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[1]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[2]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[3]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
maximum service time to same row:
dram[0]:    135462    135463    140671    140673    129043    129042    117224    117225    101597    101597     72941     72940    162909    162910    173329    173330 
dram[1]:    135463    135462    140671    140673    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[2]:    135462    135463    140672    140672    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[3]:    135463    135462    140672    140672    129042    129044    117224    117225    101597    101597     72941     72939    162909    162910    173329    173330 
average row accesses per activate:
dram[0]: 17.272728 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[1]: 17.181818 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[2]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[3]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
average row locality = 12229/896 = 13.648438
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[1]:       127       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[2]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[3]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
total reads: 8165
bank skew: 128/126 = 1.02
chip skew: 2043/2040 = 1.00
number of total write accesses:
dram[0]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[1]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[2]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[3]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
total reads: 4064
bank skew: 64/62 = 1.03
chip skew: 1016/1016 = 1.00
average mf latency per bank:
dram[0]:     560382    579186    684711    700353    650244    661233    719298    736521    778302    798164    792173    806745    376826    390360    434988    450716
dram[1]:     580864    581932    694069    692882    653773    658898    732476    729646    795545    789899    805768    803447    398067    392840    447054    450571
dram[2]:     588211    580405    699451    708164    661197    663113    732713    733867    786835    795466    800574    808862    391994    391988    451599    449509
dram[3]:     581208    530356    700807    639682    659335    596348    727851    664081    788034    723069    807976    726623    397481    359311    446487    411232
maximum mf latency per bank:
dram[0]:     181595    181568    178972    178956    194603    194599    194602    194598    194354    194336    191729    191726    178995    178995    181303    181296
dram[1]:     181581    181567    178952    178955    194585    194598    194599    194597    194347    194335    191727    191724    178992    178995    181296    181295
dram[2]:     181566    181578    178952    178952    194602    194588    194598    194603    194347    194334    191733    191717    178992    178994    181303    181288
dram[3]:     181574    181588    178947    178960    194586    194600    194603    194595    194347    194339    191729    191723    178991    178992    181300    181294
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13542742 n_nop=13530050 n_act=236 n_pre=220 n_req=3059 n_rd=8172 n_write=4064 bw_util=0.001807
n_activity=38187 dram_eff=0.6408
bk0: 512a 13539098i bk1: 508a 13538562i bk2: 512a 13538997i bk3: 512a 13538441i bk4: 512a 13538892i bk5: 512a 13538359i bk6: 512a 13538944i bk7: 512a 13538402i bk8: 512a 13538940i bk9: 512a 13538397i bk10: 512a 13538805i bk11: 512a 13538265i bk12: 512a 13539023i bk13: 512a 13538457i bk14: 504a 13539053i bk15: 504a 13538482i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0124458
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13542742 n_nop=13530052 n_act=237 n_pre=221 n_req=3058 n_rd=8168 n_write=4064 bw_util=0.001806
n_activity=38121 dram_eff=0.6417
bk0: 508a 13539094i bk1: 508a 13538556i bk2: 512a 13538986i bk3: 512a 13538440i bk4: 512a 13538911i bk5: 512a 13538358i bk6: 512a 13538930i bk7: 512a 13538404i bk8: 512a 13538930i bk9: 512a 13538401i bk10: 512a 13538813i bk11: 512a 13538274i bk12: 512a 13539006i bk13: 512a 13538476i bk14: 504a 13539016i bk15: 504a 13538480i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0124817
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13542742 n_nop=13530066 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.001805
n_activity=37888 dram_eff=0.6453
bk0: 504a 13539138i bk1: 504a 13538575i bk2: 512a 13539016i bk3: 512a 13538450i bk4: 512a 13538925i bk5: 512a 13538364i bk6: 512a 13538943i bk7: 512a 13538404i bk8: 512a 13538945i bk9: 512a 13538402i bk10: 512a 13538825i bk11: 512a 13538274i bk12: 512a 13538971i bk13: 512a 13538415i bk14: 504a 13538966i bk15: 504a 13538441i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0123434
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13542742 n_nop=13530066 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.001805
n_activity=37892 dram_eff=0.6452
bk0: 504a 13539152i bk1: 504a 13538592i bk2: 512a 13539013i bk3: 512a 13538462i bk4: 512a 13538932i bk5: 512a 13538375i bk6: 512a 13538948i bk7: 512a 13538415i bk8: 512a 13538947i bk9: 512a 13538411i bk10: 512a 13538834i bk11: 512a 13538295i bk12: 512a 13538964i bk13: 512a 13538443i bk14: 504a 13538962i bk15: 504a 13538444i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0124391

========= L2 cache stats =========
L2_cache_bank[0]: Access = 132136, Miss = 1022, Miss_rate = 0.008, Pending_hits = 1370, Reservation_fails = 0
L2_cache_bank[1]: Access = 162588, Miss = 1021, Miss_rate = 0.006, Pending_hits = 1338, Reservation_fails = 0
L2_cache_bank[2]: Access = 162588, Miss = 1021, Miss_rate = 0.006, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[3]: Access = 162588, Miss = 1021, Miss_rate = 0.006, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[4]: Access = 162560, Miss = 1020, Miss_rate = 0.006, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[5]: Access = 162560, Miss = 1020, Miss_rate = 0.006, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[6]: Access = 162560, Miss = 1020, Miss_rate = 0.006, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[7]: Access = 132080, Miss = 1020, Miss_rate = 0.008, Pending_hits = 654, Reservation_fails = 0
L2_total_cache_accesses = 1239660
L2_total_cache_misses = 8165
L2_total_cache_miss_rate = 0.0066
L2_total_cache_pending_hits = 9956
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1144278
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9866
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 77216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 63
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1158240
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 81280
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 112
L2_cache_data_port_util = 0.062
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=4592964
icnt_total_pkts_simt_to_mem=1564780
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 200.79
	minimum = 6
	maximum = 1692
Network latency average = 106.531
	minimum = 6
	maximum = 1257
Slowest packet = 2418488
Flit latency average = 47.7051
	minimum = 6
	maximum = 1257
Slowest flit = 6005060
Fragmentation average = 0.0172163
	minimum = 0
	maximum = 426
Injected packet rate average = 0.00355616
	minimum = 0 (at node 36)
	maximum = 0.0116595 (at node 29)
Accepted packet rate average = 0.00355616
	minimum = 0 (at node 36)
	maximum = 0.0116595 (at node 29)
Injected flit rate average = 0.0088321
	minimum = 0 (at node 36)
	maximum = 0.0422658 (at node 29)
Accepted flit rate average= 0.0088321
	minimum = 0 (at node 36)
	maximum = 0.0145744 (at node 29)
Injected packet length average = 2.48361
Accepted packet length average = 2.48361
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 193.231 (40 samples)
	minimum = 6 (40 samples)
	maximum = 1764.92 (40 samples)
Network latency average = 102.577 (40 samples)
	minimum = 6 (40 samples)
	maximum = 1363.85 (40 samples)
Flit latency average = 46.0611 (40 samples)
	minimum = 6 (40 samples)
	maximum = 1363.85 (40 samples)
Fragmentation average = 0.0140829 (40 samples)
	minimum = 0 (40 samples)
	maximum = 386.775 (40 samples)
Injected packet rate average = 0.0034707 (40 samples)
	minimum = 0 (40 samples)
	maximum = 0.0113797 (40 samples)
Accepted packet rate average = 0.0034707 (40 samples)
	minimum = 0 (40 samples)
	maximum = 0.0113797 (40 samples)
Injected flit rate average = 0.00861991 (40 samples)
	minimum = 0 (40 samples)
	maximum = 0.0412528 (40 samples)
Accepted flit rate average = 0.00861991 (40 samples)
	minimum = 0 (40 samples)
	maximum = 0.0142244 (40 samples)
Injected packet size average = 2.48363 (40 samples)
Accepted packet size average = 2.48363 (40 samples)
Hops average = 1 (40 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 3 min, 46 sec (3826 sec)
gpgpu_simulation_rate = 32578 (inst/sec)
gpgpu_simulation_rate = 4636 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400f19 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20Convolution2D_kernelPfS_' to stream 0, gridDim= (8,32,1) blockDim = (32,8,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 41 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 41 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 41 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 41 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 41 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 41 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 41 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 41 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 41 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 41 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 41 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 41 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 41 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 41 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 41 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 41 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 41 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 41 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 41 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 41 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 41 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 41 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 41 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 41 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 41 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 41 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 41 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 41 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 41 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 41 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 41 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 41 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 41 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 41 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 41 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 41 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 41 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 41 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 41 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 41 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 41 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 41 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 41 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 41 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 41 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 41 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 41 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 41 '_Z20Convolution2D_kernelPfS_'
Destroy streams for kernel 41: size 0
kernel_name = _Z20Convolution2D_kernelPfS_ 
kernel_launch_uid = 41 
gpu_sim_cycle = 174222
gpu_sim_insn = 3116148
gpu_ipc =      17.8861
gpu_tot_sim_cycle = 18175385
gpu_tot_sim_insn = 127762068
gpu_tot_ipc =       7.0294
gpu_tot_issued_cta = 10496
max_total_param_size = 0
gpu_stall_dramfull = 2628447
gpu_stall_icnt2sh    = 559451
partiton_reqs_in_parallel = 1326928
partiton_reqs_in_parallel_total    = 55785705
partiton_level_parallism =       7.6163
partiton_level_parallism_total  =       3.1423
partiton_reqs_in_parallel_util = 1326928
partiton_reqs_in_parallel_util_total    = 55785705
gpu_sim_cycle_parition_util = 173143
gpu_tot_sim_cycle_parition_util    = 7256596
partiton_level_parallism_util =       7.6638
partiton_level_parallism_util_total  =       7.6870
partiton_replys_in_parallel = 30988
partiton_replys_in_parallel_total    = 1239660
L2_BW  =      16.8588 GB/Sec
L2_BW_total  =       6.6264 GB/Sec
gpu_total_sim_rate=32575

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2090016
	L1I_total_cache_misses = 2458
	L1I_total_cache_miss_rate = 0.0012
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6851
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 167936
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0107
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 5054
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 166144
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5054
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2087558
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2458
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6851
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 167936
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2090016
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
4240, 4592, 4592, 4592, 4592, 4592, 4592, 4400, 2576, 2576, 2576, 2576, 2576, 2576, 2576, 2416, 2296, 2296, 2296, 2296, 2296, 2296, 2296, 2296, 2296, 2296, 2296, 2296, 2296, 2296, 2296, 2296, 2296, 2296, 2296, 2296, 2296, 2296, 2296, 2296, 2296, 2296, 2296, 2296, 2296, 2296, 2296, 2296, 2296, 2296, 2296, 2296, 2296, 2296, 2296, 2296, 2296, 2296, 2296, 2296, 2296, 2296, 2296, 2296, 
gpgpu_n_tot_thrd_icount = 131032064
gpgpu_n_tot_w_icount = 4094752
gpgpu_n_stall_shd_mem = 12182365
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1187196
gpgpu_n_mem_write_global = 83312
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 23806404
gpgpu_n_store_insn = 2645156
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5373952
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 5054
gpgpu_stall_shd_mem[c_mem][bk_conf] = 5054
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11000297
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1177014
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4791292	W0_Idle:363744177	W0_Scoreboard:45897419	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:624840	W32:3469912
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9497568 {8:1187196,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11330432 {136:83312,}
traffic_breakdown_coretomem[INST_ACC_R] = 896 {8:112,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 119469408 {40:437388,136:749808,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 666496 {8:83312,}
traffic_breakdown_memtocore[INST_ACC_R] = 15232 {136:112,}
maxmrqlatency = 114 
maxdqlatency = 0 
maxmflatency = 194603 
averagemflatency = 6199 
max_icnt2mem_latency = 194369 
max_icnt2sh_latency = 18175384 
mrq_lat_table:2228 	830 	630 	894 	2779 	2842 	2026 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	186433 	504815 	327960 	33325 	39963 	67663 	35369 	9055 	17760 	34962 	13231 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	70212 	5675 	25705 	84356 	159668 	214244 	390879 	76725 	30507 	37081 	69300 	31331 	9070 	17740 	34959 	13196 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	779832 	372708 	34054 	630 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1656 	1168 	5304 	9816 	18632 	39496 	
mf_lat_pw_table:7240 	0 	0 	0 	0 	0 	0 	474 	146 	427 	354 	213 	130 	207 	269 	557 	1006 	364 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[1]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[2]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[3]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
maximum service time to same row:
dram[0]:    135462    135463    140671    140673    129043    129042    117224    117225    101597    101597     72941     72940    162909    162910    173329    173330 
dram[1]:    135463    135462    140671    140673    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[2]:    135462    135463    140672    140672    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[3]:    135463    135462    140672    140672    129042    129044    117224    117225    101597    101597     72941     72939    162909    162910    173329    173330 
average row accesses per activate:
dram[0]: 17.272728 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[1]: 17.181818 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[2]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[3]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
average row locality = 12229/896 = 13.648438
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[1]:       127       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[2]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[3]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
total reads: 8165
bank skew: 128/126 = 1.02
chip skew: 2043/2040 = 1.00
number of total write accesses:
dram[0]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[1]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[2]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[3]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
total reads: 4064
bank skew: 64/62 = 1.03
chip skew: 1016/1016 = 1.00
average mf latency per bank:
dram[0]:     573048    592446    700096    716096    661656    673028    730753    748471    795618    815864    810621    825526    384393    398088    445428    461786
dram[1]:     594205    595004    709724    708327    665447    670561    744529    741433    813119    807298    824509    822120    406223    400921    457858    461377
dram[2]:     601455    593430    715081    723879    673149    675082    744548    745585    804164    813065    819432    827891    399955    399892    462576    460305
dram[3]:     594539    542719    716588    654362    671149    607220    739608    674956    805705    739742    826714    744126    405406    366725    457286    421456
maximum mf latency per bank:
dram[0]:     181595    181568    178972    178956    194603    194599    194602    194598    194354    194336    191729    191726    178995    178995    181303    181296
dram[1]:     181581    181567    178952    178955    194585    194598    194599    194597    194347    194335    191727    191724    178992    178995    181296    181295
dram[2]:     181566    181578    178952    178952    194602    194588    194598    194603    194347    194334    191733    191717    178992    178994    181303    181288
dram[3]:     181574    181588    178947    178960    194586    194600    194603    194595    194347    194339    191729    191723    178991    178992    181300    181294
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13866245 n_nop=13853553 n_act=236 n_pre=220 n_req=3059 n_rd=8172 n_write=4064 bw_util=0.001765
n_activity=38187 dram_eff=0.6408
bk0: 512a 13862601i bk1: 508a 13862065i bk2: 512a 13862500i bk3: 512a 13861944i bk4: 512a 13862395i bk5: 512a 13861862i bk6: 512a 13862447i bk7: 512a 13861905i bk8: 512a 13862443i bk9: 512a 13861900i bk10: 512a 13862308i bk11: 512a 13861768i bk12: 512a 13862526i bk13: 512a 13861960i bk14: 504a 13862556i bk15: 504a 13861985i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0121554
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13866245 n_nop=13853555 n_act=237 n_pre=221 n_req=3058 n_rd=8168 n_write=4064 bw_util=0.001764
n_activity=38121 dram_eff=0.6417
bk0: 508a 13862597i bk1: 508a 13862059i bk2: 512a 13862489i bk3: 512a 13861943i bk4: 512a 13862414i bk5: 512a 13861861i bk6: 512a 13862433i bk7: 512a 13861907i bk8: 512a 13862433i bk9: 512a 13861904i bk10: 512a 13862316i bk11: 512a 13861777i bk12: 512a 13862509i bk13: 512a 13861979i bk14: 504a 13862519i bk15: 504a 13861983i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0121905
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13866245 n_nop=13853569 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.001763
n_activity=37888 dram_eff=0.6453
bk0: 504a 13862641i bk1: 504a 13862078i bk2: 512a 13862519i bk3: 512a 13861953i bk4: 512a 13862428i bk5: 512a 13861867i bk6: 512a 13862446i bk7: 512a 13861907i bk8: 512a 13862448i bk9: 512a 13861905i bk10: 512a 13862328i bk11: 512a 13861777i bk12: 512a 13862474i bk13: 512a 13861918i bk14: 504a 13862469i bk15: 504a 13861944i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0120554
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13866245 n_nop=13853569 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.001763
n_activity=37892 dram_eff=0.6452
bk0: 504a 13862655i bk1: 504a 13862095i bk2: 512a 13862516i bk3: 512a 13861965i bk4: 512a 13862435i bk5: 512a 13861878i bk6: 512a 13862451i bk7: 512a 13861918i bk8: 512a 13862450i bk9: 512a 13861914i bk10: 512a 13862337i bk11: 512a 13861798i bk12: 512a 13862467i bk13: 512a 13861946i bk14: 504a 13862465i bk15: 504a 13861947i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0121489

========= L2 cache stats =========
L2_cache_bank[0]: Access = 135438, Miss = 1022, Miss_rate = 0.008, Pending_hits = 1370, Reservation_fails = 0
L2_cache_bank[1]: Access = 166652, Miss = 1021, Miss_rate = 0.006, Pending_hits = 1338, Reservation_fails = 0
L2_cache_bank[2]: Access = 166652, Miss = 1021, Miss_rate = 0.006, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[3]: Access = 166652, Miss = 1021, Miss_rate = 0.006, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[4]: Access = 166624, Miss = 1020, Miss_rate = 0.006, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[5]: Access = 166624, Miss = 1020, Miss_rate = 0.006, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[6]: Access = 166624, Miss = 1020, Miss_rate = 0.006, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[7]: Access = 135382, Miss = 1020, Miss_rate = 0.008, Pending_hits = 654, Reservation_fails = 0
L2_total_cache_accesses = 1270648
L2_total_cache_misses = 8165
L2_total_cache_miss_rate = 0.0064
L2_total_cache_pending_hits = 9956
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1173234
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9866
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 79248
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 63
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1187196
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 83312
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 112
L2_cache_data_port_util = 0.062
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=4707772
icnt_total_pkts_simt_to_mem=1603896
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 202.71
	minimum = 6
	maximum = 1808
Network latency average = 107.215
	minimum = 6
	maximum = 1257
Slowest packet = 2480461
Flit latency average = 47.9707
	minimum = 6
	maximum = 1257
Slowest flit = 6158986
Fragmentation average = 0.0303827
	minimum = 0
	maximum = 513
Injected packet rate average = 0.00355732
	minimum = 0 (at node 36)
	maximum = 0.0116633 (at node 29)
Accepted packet rate average = 0.00355732
	minimum = 0 (at node 36)
	maximum = 0.0116633 (at node 29)
Injected flit rate average = 0.00883499
	minimum = 0 (at node 36)
	maximum = 0.0422796 (at node 29)
Accepted flit rate average= 0.00883499
	minimum = 0 (at node 36)
	maximum = 0.0145792 (at node 29)
Injected packet length average = 2.48361
Accepted packet length average = 2.48361
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 193.463 (41 samples)
	minimum = 6 (41 samples)
	maximum = 1765.98 (41 samples)
Network latency average = 102.69 (41 samples)
	minimum = 6 (41 samples)
	maximum = 1361.24 (41 samples)
Flit latency average = 46.1076 (41 samples)
	minimum = 6 (41 samples)
	maximum = 1361.24 (41 samples)
Fragmentation average = 0.0144804 (41 samples)
	minimum = 0 (41 samples)
	maximum = 389.854 (41 samples)
Injected packet rate average = 0.00347281 (41 samples)
	minimum = 0 (41 samples)
	maximum = 0.0113866 (41 samples)
Accepted packet rate average = 0.00347281 (41 samples)
	minimum = 0 (41 samples)
	maximum = 0.0113866 (41 samples)
Injected flit rate average = 0.00862515 (41 samples)
	minimum = 0 (41 samples)
	maximum = 0.0412779 (41 samples)
Accepted flit rate average = 0.00862515 (41 samples)
	minimum = 0 (41 samples)
	maximum = 0.014233 (41 samples)
Injected packet size average = 2.48363 (41 samples)
Accepted packet size average = 2.48363 (41 samples)
Hops average = 1 (41 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 5 min, 22 sec (3922 sec)
gpgpu_simulation_rate = 32575 (inst/sec)
gpgpu_simulation_rate = 4634 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400f19 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20Convolution2D_kernelPfS_' to stream 0, gridDim= (8,32,1) blockDim = (32,8,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 42 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 42 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 42 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 42 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 42 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 42 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 42 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 42 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 42 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 42 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 42 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 42 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 42 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 42 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 42 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 42 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 42 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 42 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 42 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 42 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 42 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 42 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 42 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 42 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 42 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 42 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 42 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 42 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 42 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 42 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 42 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 42 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 42 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 42 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 42 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 42 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 42 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 42 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 42 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 42 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 42 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 42 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 42 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 42 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 42 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 42 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 42 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 42 '_Z20Convolution2D_kernelPfS_'
Destroy streams for kernel 42: size 0
kernel_name = _Z20Convolution2D_kernelPfS_ 
kernel_launch_uid = 42 
gpu_sim_cycle = 174216
gpu_sim_insn = 3116148
gpu_ipc =      17.8867
gpu_tot_sim_cycle = 18611741
gpu_tot_sim_insn = 130878216
gpu_tot_ipc =       7.0320
gpu_tot_issued_cta = 10752
max_total_param_size = 0
gpu_stall_dramfull = 2696111
gpu_stall_icnt2sh    = 573903
partiton_reqs_in_parallel = 1326064
partiton_reqs_in_parallel_total    = 57112633
partiton_level_parallism =       7.6116
partiton_level_parallism_total  =       3.1399
partiton_reqs_in_parallel_util = 1326064
partiton_reqs_in_parallel_util_total    = 57112633
gpu_sim_cycle_parition_util = 173403
gpu_tot_sim_cycle_parition_util    = 7429739
partiton_level_parallism_util =       7.6473
partiton_level_parallism_util_total  =       7.6861
partiton_replys_in_parallel = 30988
partiton_replys_in_parallel_total    = 1270648
L2_BW  =      16.8593 GB/Sec
L2_BW_total  =       6.6288 GB/Sec
gpu_total_sim_rate=32572

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2140992
	L1I_total_cache_misses = 2458
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6851
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 172032
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0104
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 5054
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 170240
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5054
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2138534
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2458
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6851
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 172032
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2140992
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
4320, 4704, 4704, 4704, 4704, 4704, 4704, 4512, 2688, 2688, 2688, 2688, 2688, 2688, 2688, 2496, 2352, 2352, 2352, 2352, 2352, 2352, 2352, 2352, 2352, 2352, 2352, 2352, 2352, 2352, 2352, 2352, 2352, 2352, 2352, 2352, 2352, 2352, 2352, 2352, 2352, 2352, 2352, 2352, 2352, 2352, 2352, 2352, 2352, 2352, 2352, 2352, 2352, 2352, 2352, 2352, 2352, 2352, 2352, 2352, 2352, 2352, 2352, 2352, 
gpgpu_n_tot_thrd_icount = 134227968
gpgpu_n_tot_w_icount = 4194624
gpgpu_n_stall_shd_mem = 12493138
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1216152
gpgpu_n_mem_write_global = 85344
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 24387048
gpgpu_n_store_insn = 2709672
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5505024
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 5054
gpgpu_stall_shd_mem[c_mem][bk_conf] = 5054
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11280453
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1207631
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4915105	W0_Idle:372591602	W0_Scoreboard:46591109	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:640080	W32:3554544
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9729216 {8:1216152,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11606784 {136:85344,}
traffic_breakdown_coretomem[INST_ACC_R] = 896 {8:112,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 122383296 {40:448056,136:768096,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 682752 {8:85344,}
traffic_breakdown_memtocore[INST_ACC_R] = 15232 {136:112,}
maxmrqlatency = 114 
maxdqlatency = 0 
maxmflatency = 194603 
averagemflatency = 6182 
max_icnt2mem_latency = 194369 
max_icnt2sh_latency = 18611740 
mrq_lat_table:2228 	830 	630 	894 	2779 	2842 	2026 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	190107 	517637 	336507 	34184 	41027 	69235 	36265 	9243 	18079 	35712 	13528 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	70918 	5834 	26331 	86478 	163605 	219808 	400969 	78764 	31298 	38091 	70907 	32114 	9261 	18056 	35712 	13490 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	798529 	382095 	34907 	649 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1656 	1168 	5304 	9816 	18632 	39496 	
mf_lat_pw_table:9272 	0 	0 	0 	0 	0 	0 	478 	152 	436 	363 	220 	132 	212 	275 	567 	1031 	373 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[1]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[2]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[3]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
maximum service time to same row:
dram[0]:    135462    135463    140671    140673    129043    129042    117224    117225    101597    101597     72941     72940    162909    162910    173329    173330 
dram[1]:    135463    135462    140671    140673    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[2]:    135462    135463    140672    140672    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[3]:    135463    135462    140672    140672    129042    129044    117224    117225    101597    101597     72941     72939    162909    162910    173329    173330 
average row accesses per activate:
dram[0]: 17.272728 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[1]: 17.181818 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[2]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[3]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
average row locality = 12229/896 = 13.648438
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[1]:       127       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[2]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[3]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
total reads: 8165
bank skew: 128/126 = 1.02
chip skew: 2043/2040 = 1.00
number of total write accesses:
dram[0]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[1]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[2]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[3]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
total reads: 4064
bank skew: 64/62 = 1.03
chip skew: 1016/1016 = 1.00
average mf latency per bank:
dram[0]:     585111    604964    714891    731305    676509    688145    745935    764096    809158    829991    830124    845450    392859    406949    455861    472608
dram[1]:     606799    607679    724701    723318    680307    685730    759943    756821    827200    821203    844375    841892    415267    409824    468588    472310
dram[2]:     614214    605957    730234    739359    688291    690242    760075    761195    817927    827089    838995    847787    408825    408788    473501    471191
dram[3]:     606984    554588    731743    668613    686221    621434    754948    689512    819372    752731    846637    762713    414494    375207    468028    431799
maximum mf latency per bank:
dram[0]:     181595    181568    178972    178956    194603    194599    194602    194598    194354    194336    191729    191726    178995    178995    181303    181296
dram[1]:     181581    181567    178952    178955    194585    194598    194599    194597    194347    194335    191727    191724    178992    178995    181296    181295
dram[2]:     181566    181578    178952    178952    194602    194588    194598    194603    194347    194334    191733    191717    178992    178994    181303    181288
dram[3]:     181574    181588    178947    178960    194586    194600    194603    194595    194347    194339    191729    191723    178991    178992    181300    181294
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14189737 n_nop=14177045 n_act=236 n_pre=220 n_req=3059 n_rd=8172 n_write=4064 bw_util=0.001725
n_activity=38187 dram_eff=0.6408
bk0: 512a 14186093i bk1: 508a 14185557i bk2: 512a 14185992i bk3: 512a 14185436i bk4: 512a 14185887i bk5: 512a 14185354i bk6: 512a 14185939i bk7: 512a 14185397i bk8: 512a 14185935i bk9: 512a 14185392i bk10: 512a 14185800i bk11: 512a 14185260i bk12: 512a 14186018i bk13: 512a 14185452i bk14: 504a 14186048i bk15: 504a 14185477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0118783
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14189737 n_nop=14177047 n_act=237 n_pre=221 n_req=3058 n_rd=8168 n_write=4064 bw_util=0.001724
n_activity=38121 dram_eff=0.6417
bk0: 508a 14186089i bk1: 508a 14185551i bk2: 512a 14185981i bk3: 512a 14185435i bk4: 512a 14185906i bk5: 512a 14185353i bk6: 512a 14185925i bk7: 512a 14185399i bk8: 512a 14185925i bk9: 512a 14185396i bk10: 512a 14185808i bk11: 512a 14185269i bk12: 512a 14186001i bk13: 512a 14185471i bk14: 504a 14186011i bk15: 504a 14185475i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0119126
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14189737 n_nop=14177061 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.001723
n_activity=37888 dram_eff=0.6453
bk0: 504a 14186133i bk1: 504a 14185570i bk2: 512a 14186011i bk3: 512a 14185445i bk4: 512a 14185920i bk5: 512a 14185359i bk6: 512a 14185938i bk7: 512a 14185399i bk8: 512a 14185940i bk9: 512a 14185397i bk10: 512a 14185820i bk11: 512a 14185269i bk12: 512a 14185966i bk13: 512a 14185410i bk14: 504a 14185961i bk15: 504a 14185436i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0117806
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14189737 n_nop=14177061 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.001723
n_activity=37892 dram_eff=0.6452
bk0: 504a 14186147i bk1: 504a 14185587i bk2: 512a 14186008i bk3: 512a 14185457i bk4: 512a 14185927i bk5: 512a 14185370i bk6: 512a 14185943i bk7: 512a 14185410i bk8: 512a 14185942i bk9: 512a 14185406i bk10: 512a 14185829i bk11: 512a 14185290i bk12: 512a 14185959i bk13: 512a 14185438i bk14: 504a 14185957i bk15: 504a 14185439i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0118719

========= L2 cache stats =========
L2_cache_bank[0]: Access = 138740, Miss = 1022, Miss_rate = 0.007, Pending_hits = 1370, Reservation_fails = 0
L2_cache_bank[1]: Access = 170716, Miss = 1021, Miss_rate = 0.006, Pending_hits = 1338, Reservation_fails = 0
L2_cache_bank[2]: Access = 170716, Miss = 1021, Miss_rate = 0.006, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[3]: Access = 170716, Miss = 1021, Miss_rate = 0.006, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[4]: Access = 170688, Miss = 1020, Miss_rate = 0.006, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[5]: Access = 170688, Miss = 1020, Miss_rate = 0.006, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[6]: Access = 170688, Miss = 1020, Miss_rate = 0.006, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[7]: Access = 138684, Miss = 1020, Miss_rate = 0.007, Pending_hits = 654, Reservation_fails = 0
L2_total_cache_accesses = 1301636
L2_total_cache_misses = 8165
L2_total_cache_miss_rate = 0.0063
L2_total_cache_pending_hits = 9956
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1202190
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9866
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 81280
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 63
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1216152
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 85344
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 112
L2_cache_data_port_util = 0.062
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=4822580
icnt_total_pkts_simt_to_mem=1643012
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 203.273
	minimum = 6
	maximum = 1682
Network latency average = 107.954
	minimum = 6
	maximum = 1382
Slowest packet = 2542458
Flit latency average = 48.1785
	minimum = 6
	maximum = 1382
Slowest flit = 6340999
Fragmentation average = 0.0328514
	minimum = 0
	maximum = 697
Injected packet rate average = 0.00355744
	minimum = 0 (at node 36)
	maximum = 0.0116637 (at node 29)
Accepted packet rate average = 0.00355744
	minimum = 0 (at node 36)
	maximum = 0.0116637 (at node 29)
Injected flit rate average = 0.00883529
	minimum = 0 (at node 36)
	maximum = 0.0422811 (at node 29)
Accepted flit rate average= 0.00883529
	minimum = 0 (at node 36)
	maximum = 0.0145797 (at node 29)
Injected packet length average = 2.48361
Accepted packet length average = 2.48361
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 193.696 (42 samples)
	minimum = 6 (42 samples)
	maximum = 1763.98 (42 samples)
Network latency average = 102.816 (42 samples)
	minimum = 6 (42 samples)
	maximum = 1361.74 (42 samples)
Flit latency average = 46.1569 (42 samples)
	minimum = 6 (42 samples)
	maximum = 1361.74 (42 samples)
Fragmentation average = 0.0149178 (42 samples)
	minimum = 0 (42 samples)
	maximum = 397.167 (42 samples)
Injected packet rate average = 0.00347482 (42 samples)
	minimum = 0 (42 samples)
	maximum = 0.0113932 (42 samples)
Accepted packet rate average = 0.00347482 (42 samples)
	minimum = 0 (42 samples)
	maximum = 0.0113932 (42 samples)
Injected flit rate average = 0.00863016 (42 samples)
	minimum = 0 (42 samples)
	maximum = 0.0413017 (42 samples)
Accepted flit rate average = 0.00863016 (42 samples)
	minimum = 0 (42 samples)
	maximum = 0.0142413 (42 samples)
Injected packet size average = 2.48362 (42 samples)
Accepted packet size average = 2.48362 (42 samples)
Hops average = 1 (42 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 6 min, 58 sec (4018 sec)
gpgpu_simulation_rate = 32572 (inst/sec)
gpgpu_simulation_rate = 4632 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400f19 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20Convolution2D_kernelPfS_' to stream 0, gridDim= (8,32,1) blockDim = (32,8,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 43 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 43 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 43 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 43 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 43 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 43 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 43 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 43 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 43 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 43 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 43 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 43 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 43 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 43 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 43 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 43 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 43 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 43 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 43 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 43 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 43 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 43 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 43 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 43 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 43 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 43 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 43 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 43 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 43 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 43 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 43 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 43 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 43 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 43 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 43 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 43 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 43 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 43 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 43 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 43 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 43 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 43 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 43 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 43 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 43 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 43 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 43 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 43 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 43 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 43 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 43 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 43 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 43 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 43 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 43 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 43 '_Z20Convolution2D_kernelPfS_'
Destroy streams for kernel 43: size 0
kernel_name = _Z20Convolution2D_kernelPfS_ 
kernel_launch_uid = 43 
gpu_sim_cycle = 174282
gpu_sim_insn = 3116148
gpu_ipc =      17.8799
gpu_tot_sim_cycle = 19048163
gpu_tot_sim_insn = 133994364
gpu_tot_ipc =       7.0345
gpu_tot_issued_cta = 11008
max_total_param_size = 0
gpu_stall_dramfull = 2762797
gpu_stall_icnt2sh    = 585917
partiton_reqs_in_parallel = 1327570
partiton_reqs_in_parallel_total    = 58438697
partiton_level_parallism =       7.6174
partiton_level_parallism_total  =       3.1376
partiton_reqs_in_parallel_util = 1327570
partiton_reqs_in_parallel_util_total    = 58438697
gpu_sim_cycle_parition_util = 173409
gpu_tot_sim_cycle_parition_util    = 7603142
partiton_level_parallism_util =       7.6557
partiton_level_parallism_util_total  =       7.6854
partiton_replys_in_parallel = 30988
partiton_replys_in_parallel_total    = 1301636
L2_BW  =      16.8530 GB/Sec
L2_BW_total  =       6.6312 GB/Sec
gpu_total_sim_rate=32570

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2191968
	L1I_total_cache_misses = 2458
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6851
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 176128
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0102
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 5054
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 174336
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5054
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2189510
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2458
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6851
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 176128
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2191968
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
4432, 4816, 4816, 4816, 4816, 4816, 4816, 4592, 2744, 2744, 2744, 2744, 2744, 2744, 2744, 2552, 2408, 2408, 2408, 2408, 2408, 2408, 2408, 2408, 2408, 2408, 2408, 2408, 2408, 2408, 2408, 2408, 2408, 2408, 2408, 2408, 2408, 2408, 2408, 2408, 2408, 2408, 2408, 2408, 2408, 2408, 2408, 2408, 2408, 2408, 2408, 2408, 2408, 2408, 2408, 2408, 2408, 2408, 2408, 2408, 2408, 2408, 2408, 2408, 
gpgpu_n_tot_thrd_icount = 137423872
gpgpu_n_tot_w_icount = 4294496
gpgpu_n_stall_shd_mem = 12807027
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1245108
gpgpu_n_mem_write_global = 87376
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 24967692
gpgpu_n_store_insn = 2774188
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5636096
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 5054
gpgpu_stall_shd_mem[c_mem][bk_conf] = 5054
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11563954
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1238019
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5015190	W0_Idle:381449952	W0_Scoreboard:47301138	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:655320	W32:3639176
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9960864 {8:1245108,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11883136 {136:87376,}
traffic_breakdown_coretomem[INST_ACC_R] = 896 {8:112,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 125297184 {40:458724,136:786384,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 699008 {8:87376,}
traffic_breakdown_memtocore[INST_ACC_R] = 15232 {136:112,}
maxmrqlatency = 114 
maxdqlatency = 0 
maxmflatency = 194603 
averagemflatency = 6168 
max_icnt2mem_latency = 194369 
max_icnt2sh_latency = 19048162 
mrq_lat_table:2228 	830 	630 	894 	2779 	2842 	2026 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	193859 	530687 	344780 	34997 	41922 	70988 	37097 	9443 	18438 	36518 	13783 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	71704 	5972 	26980 	88338 	167428 	225608 	411224 	80771 	31986 	38904 	72686 	32884 	9464 	18412 	36518 	13745 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	817914 	390810 	35754 	658 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1656 	1168 	5304 	9816 	18632 	39496 	
mf_lat_pw_table:11304 	0 	0 	0 	0 	0 	0 	485 	155 	449 	372 	224 	134 	215 	281 	579 	1057 	381 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[1]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[2]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[3]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
maximum service time to same row:
dram[0]:    135462    135463    140671    140673    129043    129042    117224    117225    101597    101597     72941     72940    162909    162910    173329    173330 
dram[1]:    135463    135462    140671    140673    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[2]:    135462    135463    140672    140672    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[3]:    135463    135462    140672    140672    129042    129044    117224    117225    101597    101597     72941     72939    162909    162910    173329    173330 
average row accesses per activate:
dram[0]: 17.272728 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[1]: 17.181818 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[2]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[3]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
average row locality = 12229/896 = 13.648438
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[1]:       127       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[2]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[3]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
total reads: 8165
bank skew: 128/126 = 1.02
chip skew: 2043/2040 = 1.00
number of total write accesses:
dram[0]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[1]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[2]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[3]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
total reads: 4064
bank skew: 64/62 = 1.03
chip skew: 1016/1016 = 1.00
average mf latency per bank:
dram[0]:     598840    619255    733565    750283    690650    702615    758062    776672    821937    843105    848612    864199    402728    416955    467889    485221
dram[1]:     621219    621766    743624    742008    694714    700079    772665    769234    840250    834013    863145    860518    425735    420189    480985    484675
dram[2]:     628531    620020    749183    758309    702982    704891    772583    773541    830733    840129    857902    866773    419101    418974    486057    483545
dram[3]:     621405    568007    750798    686570    700767    635002    767404    701040    832502    764837    865418    780222    424724    384907    480412    443546
maximum mf latency per bank:
dram[0]:     181595    181568    178972    178956    194603    194599    194602    194598    194354    194336    191729    191726    178995    178995    181303    181296
dram[1]:     181581    181567    178952    178955    194585    194598    194599    194597    194347    194335    191727    191724    178992    178995    181296    181295
dram[2]:     181566    181578    178952    178952    194602    194588    194598    194603    194347    194334    191733    191717    178992    178994    181303    181288
dram[3]:     181574    181588    178947    178960    194586    194600    194603    194595    194347    194339    191729    191723    178991    178992    181300    181294
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14513352 n_nop=14500660 n_act=236 n_pre=220 n_req=3059 n_rd=8172 n_write=4064 bw_util=0.001686
n_activity=38187 dram_eff=0.6408
bk0: 512a 14509708i bk1: 508a 14509172i bk2: 512a 14509607i bk3: 512a 14509051i bk4: 512a 14509502i bk5: 512a 14508969i bk6: 512a 14509554i bk7: 512a 14509012i bk8: 512a 14509550i bk9: 512a 14509007i bk10: 512a 14509415i bk11: 512a 14508875i bk12: 512a 14509633i bk13: 512a 14509067i bk14: 504a 14509663i bk15: 504a 14509092i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0116134
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14513352 n_nop=14500662 n_act=237 n_pre=221 n_req=3058 n_rd=8168 n_write=4064 bw_util=0.001686
n_activity=38121 dram_eff=0.6417
bk0: 508a 14509704i bk1: 508a 14509166i bk2: 512a 14509596i bk3: 512a 14509050i bk4: 512a 14509521i bk5: 512a 14508968i bk6: 512a 14509540i bk7: 512a 14509014i bk8: 512a 14509540i bk9: 512a 14509011i bk10: 512a 14509423i bk11: 512a 14508884i bk12: 512a 14509616i bk13: 512a 14509086i bk14: 504a 14509626i bk15: 504a 14509090i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0116469
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14513352 n_nop=14500676 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.001685
n_activity=37888 dram_eff=0.6453
bk0: 504a 14509748i bk1: 504a 14509185i bk2: 512a 14509626i bk3: 512a 14509060i bk4: 512a 14509535i bk5: 512a 14508974i bk6: 512a 14509553i bk7: 512a 14509014i bk8: 512a 14509555i bk9: 512a 14509012i bk10: 512a 14509435i bk11: 512a 14508884i bk12: 512a 14509581i bk13: 512a 14509025i bk14: 504a 14509576i bk15: 504a 14509051i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0115179
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14513352 n_nop=14500676 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.001685
n_activity=37892 dram_eff=0.6452
bk0: 504a 14509762i bk1: 504a 14509202i bk2: 512a 14509623i bk3: 512a 14509072i bk4: 512a 14509542i bk5: 512a 14508985i bk6: 512a 14509558i bk7: 512a 14509025i bk8: 512a 14509557i bk9: 512a 14509021i bk10: 512a 14509444i bk11: 512a 14508905i bk12: 512a 14509574i bk13: 512a 14509053i bk14: 504a 14509572i bk15: 504a 14509054i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0116072

========= L2 cache stats =========
L2_cache_bank[0]: Access = 142042, Miss = 1022, Miss_rate = 0.007, Pending_hits = 1370, Reservation_fails = 0
L2_cache_bank[1]: Access = 174780, Miss = 1021, Miss_rate = 0.006, Pending_hits = 1338, Reservation_fails = 0
L2_cache_bank[2]: Access = 174780, Miss = 1021, Miss_rate = 0.006, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[3]: Access = 174780, Miss = 1021, Miss_rate = 0.006, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[4]: Access = 174752, Miss = 1020, Miss_rate = 0.006, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[5]: Access = 174752, Miss = 1020, Miss_rate = 0.006, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[6]: Access = 174752, Miss = 1020, Miss_rate = 0.006, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[7]: Access = 141986, Miss = 1020, Miss_rate = 0.007, Pending_hits = 654, Reservation_fails = 0
L2_total_cache_accesses = 1332624
L2_total_cache_misses = 8165
L2_total_cache_miss_rate = 0.0061
L2_total_cache_pending_hits = 9956
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1231146
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9866
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 83312
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 63
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1245108
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 87376
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 112
L2_cache_data_port_util = 0.062
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=4937388
icnt_total_pkts_simt_to_mem=1682128
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 203.451
	minimum = 6
	maximum = 1692
Network latency average = 107.433
	minimum = 6
	maximum = 1257
Slowest packet = 2604414
Flit latency average = 47.8861
	minimum = 6
	maximum = 1257
Slowest flit = 6466828
Fragmentation average = 0.00358203
	minimum = 0
	maximum = 91
Injected packet rate average = 0.0035561
	minimum = 0 (at node 36)
	maximum = 0.0116593 (at node 29)
Accepted packet rate average = 0.0035561
	minimum = 0 (at node 36)
	maximum = 0.0116593 (at node 29)
Injected flit rate average = 0.00883194
	minimum = 0 (at node 36)
	maximum = 0.0422651 (at node 29)
Accepted flit rate average= 0.00883194
	minimum = 0 (at node 36)
	maximum = 0.0145742 (at node 29)
Injected packet length average = 2.48361
Accepted packet length average = 2.48361
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 193.923 (43 samples)
	minimum = 6 (43 samples)
	maximum = 1762.3 (43 samples)
Network latency average = 102.923 (43 samples)
	minimum = 6 (43 samples)
	maximum = 1359.3 (43 samples)
Flit latency average = 46.1972 (43 samples)
	minimum = 6 (43 samples)
	maximum = 1359.3 (43 samples)
Fragmentation average = 0.0146542 (43 samples)
	minimum = 0 (43 samples)
	maximum = 390.047 (43 samples)
Injected packet rate average = 0.00347671 (43 samples)
	minimum = 0 (43 samples)
	maximum = 0.0113994 (43 samples)
Accepted packet rate average = 0.00347671 (43 samples)
	minimum = 0 (43 samples)
	maximum = 0.0113994 (43 samples)
Injected flit rate average = 0.00863485 (43 samples)
	minimum = 0 (43 samples)
	maximum = 0.0413241 (43 samples)
Accepted flit rate average = 0.00863485 (43 samples)
	minimum = 0 (43 samples)
	maximum = 0.014249 (43 samples)
Injected packet size average = 2.48362 (43 samples)
Accepted packet size average = 2.48362 (43 samples)
Hops average = 1 (43 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 8 min, 34 sec (4114 sec)
gpgpu_simulation_rate = 32570 (inst/sec)
gpgpu_simulation_rate = 4630 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400f19 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20Convolution2D_kernelPfS_' to stream 0, gridDim= (8,32,1) blockDim = (32,8,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 44 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 44 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 44 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 44 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 44 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 44 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 44 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 44 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 44 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 44 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 44 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 44 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 44 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 44 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 44 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 44 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 44 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 44 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 44 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 44 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 44 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 44 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 44 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 44 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 44 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 44 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 44 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 44 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 44 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 44 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 44 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 44 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 44 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 44 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 44 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 44 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 44 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 44 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 44 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 44 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 44 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 44 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 44 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 44 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 44 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 44 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 44 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 44 '_Z20Convolution2D_kernelPfS_'
Destroy streams for kernel 44: size 0
kernel_name = _Z20Convolution2D_kernelPfS_ 
kernel_launch_uid = 44 
gpu_sim_cycle = 174073
gpu_sim_insn = 3116148
gpu_ipc =      17.9014
gpu_tot_sim_cycle = 19484376
gpu_tot_sim_insn = 137110512
gpu_tot_ipc =       7.0369
gpu_tot_issued_cta = 11264
max_total_param_size = 0
gpu_stall_dramfull = 2830549
gpu_stall_icnt2sh    = 601054
partiton_reqs_in_parallel = 1324832
partiton_reqs_in_parallel_total    = 59766267
partiton_level_parallism =       7.6108
partiton_level_parallism_total  =       3.1354
partiton_reqs_in_parallel_util = 1324832
partiton_reqs_in_parallel_util_total    = 59766267
gpu_sim_cycle_parition_util = 173056
gpu_tot_sim_cycle_parition_util    = 7776551
partiton_level_parallism_util =       7.6555
partiton_level_parallism_util_total  =       7.6848
partiton_replys_in_parallel = 30988
partiton_replys_in_parallel_total    = 1332624
L2_BW  =      16.8732 GB/Sec
L2_BW_total  =       6.6334 GB/Sec
gpu_total_sim_rate=32575

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2242944
	L1I_total_cache_misses = 2458
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6851
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 180224
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0099
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 5054
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 178432
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5054
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2240486
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2458
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6851
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 180224
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2242944
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
4544, 4928, 4928, 4928, 4928, 4928, 4928, 4704, 2800, 2800, 2800, 2800, 2800, 2800, 2800, 2608, 2464, 2464, 2464, 2464, 2464, 2464, 2464, 2464, 2464, 2464, 2464, 2464, 2464, 2464, 2464, 2464, 2464, 2464, 2464, 2464, 2464, 2464, 2464, 2464, 2464, 2464, 2464, 2464, 2464, 2464, 2464, 2464, 2464, 2464, 2464, 2464, 2464, 2464, 2464, 2464, 2464, 2464, 2464, 2464, 2464, 2464, 2464, 2464, 
gpgpu_n_tot_thrd_icount = 140619776
gpgpu_n_tot_w_icount = 4394368
gpgpu_n_stall_shd_mem = 13113235
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1274064
gpgpu_n_mem_write_global = 89408
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 25548336
gpgpu_n_store_insn = 2838704
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5767168
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 5054
gpgpu_stall_shd_mem[c_mem][bk_conf] = 5054
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11843385
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1264796
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5147641	W0_Idle:390294992	W0_Scoreboard:47980407	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:670560	W32:3723808
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10192512 {8:1274064,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12159488 {136:89408,}
traffic_breakdown_coretomem[INST_ACC_R] = 896 {8:112,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 128211072 {40:469392,136:804672,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 715264 {8:89408,}
traffic_breakdown_memtocore[INST_ACC_R] = 15232 {136:112,}
maxmrqlatency = 114 
maxdqlatency = 0 
maxmflatency = 194603 
averagemflatency = 6151 
max_icnt2mem_latency = 194369 
max_icnt2sh_latency = 19484375 
mrq_lat_table:2228 	830 	630 	894 	2779 	2842 	2026 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	197517 	543650 	353106 	35896 	43007 	72707 	37870 	9614 	18827 	37268 	14038 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	72346 	6109 	27630 	90731 	171874 	230882 	420885 	82724 	32807 	39923 	74460 	33537 	9640 	18796 	37268 	14000 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	836619 	400075 	36736 	662 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1656 	1168 	5304 	9816 	18632 	39496 	
mf_lat_pw_table:13336 	0 	0 	0 	0 	0 	0 	490 	159 	460 	381 	229 	139 	217 	287 	591 	1082 	388 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[1]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[2]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[3]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
maximum service time to same row:
dram[0]:    135462    135463    140671    140673    129043    129042    117224    117225    101597    101597     72941     72940    162909    162910    173329    173330 
dram[1]:    135463    135462    140671    140673    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[2]:    135462    135463    140672    140672    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[3]:    135463    135462    140672    140672    129042    129044    117224    117225    101597    101597     72941     72939    162909    162910    173329    173330 
average row accesses per activate:
dram[0]: 17.272728 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[1]: 17.181818 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[2]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[3]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
average row locality = 12229/896 = 13.648438
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[1]:       127       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[2]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[3]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
total reads: 8165
bank skew: 128/126 = 1.02
chip skew: 2043/2040 = 1.00
number of total write accesses:
dram[0]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[1]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[2]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[3]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
total reads: 4064
bank skew: 64/62 = 1.03
chip skew: 1016/1016 = 1.00
average mf latency per bank:
dram[0]:     610236    631059    748129    765231    705211    717568    775006    794041    836864    858732    865739    881745    409214    423860    479666    497383
dram[1]:     633223    633784    758391    756995    709619    714924    789959    786425    855772    849345    880844    878176    432883    427043    493170    496883
dram[2]:     640650    632020    764214    773568    717816    719847    789771    790781    845930    855667    875420    884450    425873    425769    498283    495687
dram[3]:     633466    579253    765789    700727    715678    648987    784546    717472    847840    779123    883146    796678    431885    391372    492471    455231
maximum mf latency per bank:
dram[0]:     181595    181568    178972    178956    194603    194599    194602    194598    194354    194336    191729    191726    178995    178995    181303    181296
dram[1]:     181581    181567    178952    178955    194585    194598    194599    194597    194347    194335    191727    191724    178992    178995    181296    181295
dram[2]:     181566    181578    178952    178952    194602    194588    194598    194603    194347    194334    191733    191717    178992    178994    181303    181288
dram[3]:     181574    181588    178947    178960    194586    194600    194603    194595    194347    194339    191729    191723    178991    178992    181300    181294
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14836579 n_nop=14823887 n_act=236 n_pre=220 n_req=3059 n_rd=8172 n_write=4064 bw_util=0.001649
n_activity=38187 dram_eff=0.6408
bk0: 512a 14832935i bk1: 508a 14832399i bk2: 512a 14832834i bk3: 512a 14832278i bk4: 512a 14832729i bk5: 512a 14832196i bk6: 512a 14832781i bk7: 512a 14832239i bk8: 512a 14832777i bk9: 512a 14832234i bk10: 512a 14832642i bk11: 512a 14832102i bk12: 512a 14832860i bk13: 512a 14832294i bk14: 504a 14832890i bk15: 504a 14832319i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0113604
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14836579 n_nop=14823889 n_act=237 n_pre=221 n_req=3058 n_rd=8168 n_write=4064 bw_util=0.001649
n_activity=38121 dram_eff=0.6417
bk0: 508a 14832931i bk1: 508a 14832393i bk2: 512a 14832823i bk3: 512a 14832277i bk4: 512a 14832748i bk5: 512a 14832195i bk6: 512a 14832767i bk7: 512a 14832241i bk8: 512a 14832767i bk9: 512a 14832238i bk10: 512a 14832650i bk11: 512a 14832111i bk12: 512a 14832843i bk13: 512a 14832313i bk14: 504a 14832853i bk15: 504a 14832317i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0113932
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14836579 n_nop=14823903 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.001648
n_activity=37888 dram_eff=0.6453
bk0: 504a 14832975i bk1: 504a 14832412i bk2: 512a 14832853i bk3: 512a 14832287i bk4: 512a 14832762i bk5: 512a 14832201i bk6: 512a 14832780i bk7: 512a 14832241i bk8: 512a 14832782i bk9: 512a 14832239i bk10: 512a 14832662i bk11: 512a 14832111i bk12: 512a 14832808i bk13: 512a 14832252i bk14: 504a 14832803i bk15: 504a 14832278i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.011267
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14836579 n_nop=14823903 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.001648
n_activity=37892 dram_eff=0.6452
bk0: 504a 14832989i bk1: 504a 14832429i bk2: 512a 14832850i bk3: 512a 14832299i bk4: 512a 14832769i bk5: 512a 14832212i bk6: 512a 14832785i bk7: 512a 14832252i bk8: 512a 14832784i bk9: 512a 14832248i bk10: 512a 14832671i bk11: 512a 14832132i bk12: 512a 14832801i bk13: 512a 14832280i bk14: 504a 14832799i bk15: 504a 14832281i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0113543

========= L2 cache stats =========
L2_cache_bank[0]: Access = 145344, Miss = 1022, Miss_rate = 0.007, Pending_hits = 1370, Reservation_fails = 0
L2_cache_bank[1]: Access = 178844, Miss = 1021, Miss_rate = 0.006, Pending_hits = 1338, Reservation_fails = 0
L2_cache_bank[2]: Access = 178844, Miss = 1021, Miss_rate = 0.006, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[3]: Access = 178844, Miss = 1021, Miss_rate = 0.006, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[4]: Access = 178816, Miss = 1020, Miss_rate = 0.006, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[5]: Access = 178816, Miss = 1020, Miss_rate = 0.006, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[6]: Access = 178816, Miss = 1020, Miss_rate = 0.006, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[7]: Access = 145288, Miss = 1020, Miss_rate = 0.007, Pending_hits = 654, Reservation_fails = 0
L2_total_cache_accesses = 1363612
L2_total_cache_misses = 8165
L2_total_cache_miss_rate = 0.0060
L2_total_cache_pending_hits = 9956
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1260102
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9866
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 85344
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 63
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1274064
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 89408
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 112
L2_cache_data_port_util = 0.062
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=5052196
icnt_total_pkts_simt_to_mem=1721244
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 200.124
	minimum = 6
	maximum = 1818
Network latency average = 106.326
	minimum = 6
	maximum = 1432
Slowest packet = 2666413
Flit latency average = 47.6393
	minimum = 6
	maximum = 1432
Slowest flit = 6691413
Fragmentation average = 0.00929392
	minimum = 0
	maximum = 388
Injected packet rate average = 0.00356037
	minimum = 0 (at node 36)
	maximum = 0.0116733 (at node 29)
Accepted packet rate average = 0.00356037
	minimum = 0 (at node 36)
	maximum = 0.0116733 (at node 29)
Injected flit rate average = 0.00884255
	minimum = 0 (at node 36)
	maximum = 0.0423158 (at node 29)
Accepted flit rate average= 0.00884255
	minimum = 0 (at node 36)
	maximum = 0.0145917 (at node 29)
Injected packet length average = 2.48361
Accepted packet length average = 2.48361
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 194.064 (44 samples)
	minimum = 6 (44 samples)
	maximum = 1763.57 (44 samples)
Network latency average = 103 (44 samples)
	minimum = 6 (44 samples)
	maximum = 1360.95 (44 samples)
Flit latency average = 46.2299 (44 samples)
	minimum = 6 (44 samples)
	maximum = 1360.95 (44 samples)
Fragmentation average = 0.0145324 (44 samples)
	minimum = 0 (44 samples)
	maximum = 390 (44 samples)
Injected packet rate average = 0.00347861 (44 samples)
	minimum = 0 (44 samples)
	maximum = 0.0114056 (44 samples)
Accepted packet rate average = 0.00347861 (44 samples)
	minimum = 0 (44 samples)
	maximum = 0.0114056 (44 samples)
Injected flit rate average = 0.00863957 (44 samples)
	minimum = 0 (44 samples)
	maximum = 0.0413467 (44 samples)
Accepted flit rate average = 0.00863957 (44 samples)
	minimum = 0 (44 samples)
	maximum = 0.0142568 (44 samples)
Injected packet size average = 2.48362 (44 samples)
Accepted packet size average = 2.48362 (44 samples)
Hops average = 1 (44 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 10 min, 9 sec (4209 sec)
gpgpu_simulation_rate = 32575 (inst/sec)
gpgpu_simulation_rate = 4629 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400f19 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20Convolution2D_kernelPfS_' to stream 0, gridDim= (8,32,1) blockDim = (32,8,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 45 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 45 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 45 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 45 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 45 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 45 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 45 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 45 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 45 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 45 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 45 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 45 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 45 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 45 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 45 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 45 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 45 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 45 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 45 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 45 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 45 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 45 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 45 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 45 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 45 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 45 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 45 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 45 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 45 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 45 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 45 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 45 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 45 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 45 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 45 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 45 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 45 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 45 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 45 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 45 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 45 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 45 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 45 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 45 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 45 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 45 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 45 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 45 '_Z20Convolution2D_kernelPfS_'
Destroy streams for kernel 45: size 0
kernel_name = _Z20Convolution2D_kernelPfS_ 
kernel_launch_uid = 45 
gpu_sim_cycle = 174242
gpu_sim_insn = 3116148
gpu_ipc =      17.8840
gpu_tot_sim_cycle = 19920758
gpu_tot_sim_insn = 140226660
gpu_tot_ipc =       7.0392
gpu_tot_issued_cta = 11520
max_total_param_size = 0
gpu_stall_dramfull = 2898019
gpu_stall_icnt2sh    = 614163
partiton_reqs_in_parallel = 1326466
partiton_reqs_in_parallel_total    = 61091099
partiton_level_parallism =       7.6128
partiton_level_parallism_total  =       3.1333
partiton_reqs_in_parallel_util = 1326466
partiton_reqs_in_parallel_util_total    = 61091099
gpu_sim_cycle_parition_util = 173442
gpu_tot_sim_cycle_parition_util    = 7949607
partiton_level_parallism_util =       7.6479
partiton_level_parallism_util_total  =       7.6840
partiton_replys_in_parallel = 30988
partiton_replys_in_parallel_total    = 1363612
L2_BW  =      16.8568 GB/Sec
L2_BW_total  =       6.6356 GB/Sec
gpu_total_sim_rate=32572

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2293920
	L1I_total_cache_misses = 2458
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6851
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 184320
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0097
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 5054
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 182528
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5054
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2291462
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2458
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6851
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 184320
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2293920
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
4656, 5040, 5040, 5040, 5040, 5040, 5040, 4816, 2856, 2856, 2856, 2856, 2856, 2856, 2856, 2664, 2520, 2520, 2520, 2520, 2520, 2520, 2520, 2520, 2520, 2520, 2520, 2520, 2520, 2520, 2520, 2520, 2520, 2520, 2520, 2520, 2520, 2520, 2520, 2520, 2520, 2520, 2520, 2520, 2520, 2520, 2520, 2520, 2520, 2520, 2520, 2520, 2520, 2520, 2520, 2520, 2520, 2520, 2520, 2520, 2520, 2520, 2520, 2520, 
gpgpu_n_tot_thrd_icount = 143815680
gpgpu_n_tot_w_icount = 4494240
gpgpu_n_stall_shd_mem = 13427881
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1303020
gpgpu_n_mem_write_global = 91440
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 26128980
gpgpu_n_store_insn = 2903220
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5898240
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 5054
gpgpu_stall_shd_mem[c_mem][bk_conf] = 5054
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 12126776
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1296051
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5270764	W0_Idle:399140979	W0_Scoreboard:48677681	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:685800	W32:3808440
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10424160 {8:1303020,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12435840 {136:91440,}
traffic_breakdown_coretomem[INST_ACC_R] = 896 {8:112,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 131124960 {40:480060,136:822960,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 731520 {8:91440,}
traffic_breakdown_memtocore[INST_ACC_R] = 15232 {136:112,}
maxmrqlatency = 114 
maxdqlatency = 0 
maxmflatency = 194603 
averagemflatency = 6136 
max_icnt2mem_latency = 194369 
max_icnt2sh_latency = 19920757 
mrq_lat_table:2228 	830 	630 	894 	2779 	2842 	2026 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	201195 	556452 	361646 	36773 	44069 	74291 	38738 	9778 	19231 	38023 	14292 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	73060 	6263 	28325 	92896 	175551 	236451 	431093 	84773 	33601 	40932 	76084 	34292 	9804 	19198 	38023 	14254 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	855609 	409205 	37549 	685 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1656 	1168 	5304 	9816 	18632 	39496 	
mf_lat_pw_table:15368 	0 	0 	0 	0 	0 	0 	495 	164 	469 	390 	235 	141 	221 	292 	604 	1107 	396 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[1]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[2]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[3]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
maximum service time to same row:
dram[0]:    135462    135463    140671    140673    129043    129042    117224    117225    101597    101597     72941     72940    162909    162910    173329    173330 
dram[1]:    135463    135462    140671    140673    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[2]:    135462    135463    140672    140672    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[3]:    135463    135462    140672    140672    129042    129044    117224    117225    101597    101597     72941     72939    162909    162910    173329    173330 
average row accesses per activate:
dram[0]: 17.272728 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[1]: 17.181818 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[2]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[3]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
average row locality = 12229/896 = 13.648438
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[1]:       127       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[2]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[3]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
total reads: 8165
bank skew: 128/126 = 1.02
chip skew: 2043/2040 = 1.00
number of total write accesses:
dram[0]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[1]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[2]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[3]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
total reads: 4064
bank skew: 64/62 = 1.03
chip skew: 1016/1016 = 1.00
average mf latency per bank:
dram[0]:     623663    644961    761305    778804    717673    730280    789909    809378    856164    878626    884432    900841    415872    430953    490252    508356
dram[1]:     647215    647825    771746    770353    722089    727695    805107    801532    875609    868970    899893    897111    440156    434140    504051    507965
dram[2]:     654797    645931    777750    787421    730577    732631    805032    806118    865456    875418    894185    903538    432960    432870    509366    506712
dram[3]:     647306    592514    779328    713339    728361    660804    799623    731748    867273    797874    902264    814444    439204    398041    503371    465735
maximum mf latency per bank:
dram[0]:     181595    181568    178972    178956    194603    194599    194602    194598    194354    194336    191729    191726    178995    178995    181303    181296
dram[1]:     181581    181567    178952    178955    194585    194598    194599    194597    194347    194335    191727    191724    178992    178995    181296    181295
dram[2]:     181566    181578    178952    178952    194602    194588    194598    194603    194347    194334    191733    191717    178992    178994    181303    181288
dram[3]:     181574    181588    178947    178960    194586    194600    194603    194595    194347    194339    191729    191723    178991    178992    181300    181294
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15160120 n_nop=15147428 n_act=236 n_pre=220 n_req=3059 n_rd=8172 n_write=4064 bw_util=0.001614
n_activity=38187 dram_eff=0.6408
bk0: 512a 15156476i bk1: 508a 15155940i bk2: 512a 15156375i bk3: 512a 15155819i bk4: 512a 15156270i bk5: 512a 15155737i bk6: 512a 15156322i bk7: 512a 15155780i bk8: 512a 15156318i bk9: 512a 15155775i bk10: 512a 15156183i bk11: 512a 15155643i bk12: 512a 15156401i bk13: 512a 15155835i bk14: 504a 15156431i bk15: 504a 15155860i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.011118
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15160120 n_nop=15147430 n_act=237 n_pre=221 n_req=3058 n_rd=8168 n_write=4064 bw_util=0.001614
n_activity=38121 dram_eff=0.6417
bk0: 508a 15156472i bk1: 508a 15155934i bk2: 512a 15156364i bk3: 512a 15155818i bk4: 512a 15156289i bk5: 512a 15155736i bk6: 512a 15156308i bk7: 512a 15155782i bk8: 512a 15156308i bk9: 512a 15155779i bk10: 512a 15156191i bk11: 512a 15155652i bk12: 512a 15156384i bk13: 512a 15155854i bk14: 504a 15156394i bk15: 504a 15155858i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.01115
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15160120 n_nop=15147444 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.001613
n_activity=37888 dram_eff=0.6453
bk0: 504a 15156516i bk1: 504a 15155953i bk2: 512a 15156394i bk3: 512a 15155828i bk4: 512a 15156303i bk5: 512a 15155742i bk6: 512a 15156321i bk7: 512a 15155782i bk8: 512a 15156323i bk9: 512a 15155780i bk10: 512a 15156203i bk11: 512a 15155652i bk12: 512a 15156349i bk13: 512a 15155793i bk14: 504a 15156344i bk15: 504a 15155819i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0110265
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15160120 n_nop=15147444 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.001613
n_activity=37892 dram_eff=0.6452
bk0: 504a 15156530i bk1: 504a 15155970i bk2: 512a 15156391i bk3: 512a 15155840i bk4: 512a 15156310i bk5: 512a 15155753i bk6: 512a 15156326i bk7: 512a 15155793i bk8: 512a 15156325i bk9: 512a 15155789i bk10: 512a 15156212i bk11: 512a 15155673i bk12: 512a 15156342i bk13: 512a 15155821i bk14: 504a 15156340i bk15: 504a 15155822i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.011112

========= L2 cache stats =========
L2_cache_bank[0]: Access = 148646, Miss = 1022, Miss_rate = 0.007, Pending_hits = 1370, Reservation_fails = 0
L2_cache_bank[1]: Access = 182908, Miss = 1021, Miss_rate = 0.006, Pending_hits = 1338, Reservation_fails = 0
L2_cache_bank[2]: Access = 182908, Miss = 1021, Miss_rate = 0.006, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[3]: Access = 182908, Miss = 1021, Miss_rate = 0.006, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[4]: Access = 182880, Miss = 1020, Miss_rate = 0.006, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[5]: Access = 182880, Miss = 1020, Miss_rate = 0.006, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[6]: Access = 182880, Miss = 1020, Miss_rate = 0.006, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[7]: Access = 148590, Miss = 1020, Miss_rate = 0.007, Pending_hits = 654, Reservation_fails = 0
L2_total_cache_accesses = 1394600
L2_total_cache_misses = 8165
L2_total_cache_miss_rate = 0.0059
L2_total_cache_pending_hits = 9956
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1289058
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9866
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 87376
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 63
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1303020
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 91440
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 112
L2_cache_data_port_util = 0.062
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=5167004
icnt_total_pkts_simt_to_mem=1760360
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 204.333
	minimum = 6
	maximum = 1807
Network latency average = 108.239
	minimum = 6
	maximum = 1549
Slowest packet = 2728390
Flit latency average = 48.2869
	minimum = 6
	maximum = 1549
Slowest flit = 6869376
Fragmentation average = 0.0123596
	minimum = 0
	maximum = 353
Injected packet rate average = 0.00355691
	minimum = 0 (at node 36)
	maximum = 0.011662 (at node 29)
Accepted packet rate average = 0.00355691
	minimum = 0 (at node 36)
	maximum = 0.011662 (at node 29)
Injected flit rate average = 0.00883397
	minimum = 0 (at node 36)
	maximum = 0.0422748 (at node 29)
Accepted flit rate average= 0.00883397
	minimum = 0 (at node 36)
	maximum = 0.0145775 (at node 29)
Injected packet length average = 2.48361
Accepted packet length average = 2.48361
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 194.292 (45 samples)
	minimum = 6 (45 samples)
	maximum = 1764.53 (45 samples)
Network latency average = 103.117 (45 samples)
	minimum = 6 (45 samples)
	maximum = 1365.13 (45 samples)
Flit latency average = 46.2756 (45 samples)
	minimum = 6 (45 samples)
	maximum = 1365.13 (45 samples)
Fragmentation average = 0.0144841 (45 samples)
	minimum = 0 (45 samples)
	maximum = 389.178 (45 samples)
Injected packet rate average = 0.00348035 (45 samples)
	minimum = 0 (45 samples)
	maximum = 0.0114113 (45 samples)
Accepted packet rate average = 0.00348035 (45 samples)
	minimum = 0 (45 samples)
	maximum = 0.0114113 (45 samples)
Injected flit rate average = 0.00864389 (45 samples)
	minimum = 0 (45 samples)
	maximum = 0.0413673 (45 samples)
Accepted flit rate average = 0.00864389 (45 samples)
	minimum = 0 (45 samples)
	maximum = 0.0142639 (45 samples)
Injected packet size average = 2.48362 (45 samples)
Accepted packet size average = 2.48362 (45 samples)
Hops average = 1 (45 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 11 min, 45 sec (4305 sec)
gpgpu_simulation_rate = 32572 (inst/sec)
gpgpu_simulation_rate = 4627 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400f19 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20Convolution2D_kernelPfS_' to stream 0, gridDim= (8,32,1) blockDim = (32,8,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 46 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 46 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 46 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 46 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 46 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 46 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 46 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 46 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 46 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 46 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 46 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 46 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 46 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 46 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 46 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 46 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 46 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 46 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 46 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 46 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 46 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 46 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 46 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 46 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 46 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 46 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 46 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 46 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 46 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 46 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 46 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 46 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 46 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 46 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 46 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 46 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 46 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 46 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 46 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 46 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 46 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 46 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 46 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 46 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 46 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 46 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 46 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 46 '_Z20Convolution2D_kernelPfS_'
Destroy streams for kernel 46: size 0
kernel_name = _Z20Convolution2D_kernelPfS_ 
kernel_launch_uid = 46 
gpu_sim_cycle = 174048
gpu_sim_insn = 3116148
gpu_ipc =      17.9040
gpu_tot_sim_cycle = 20356946
gpu_tot_sim_insn = 143342808
gpu_tot_ipc =       7.0415
gpu_tot_issued_cta = 11776
max_total_param_size = 0
gpu_stall_dramfull = 2965900
gpu_stall_icnt2sh    = 627006
partiton_reqs_in_parallel = 1324503
partiton_reqs_in_parallel_total    = 62417565
partiton_level_parallism =       7.6100
partiton_level_parallism_total  =       3.1312
partiton_reqs_in_parallel_util = 1324503
partiton_reqs_in_parallel_util_total    = 62417565
gpu_sim_cycle_parition_util = 172920
gpu_tot_sim_cycle_parition_util    = 8123049
partiton_level_parallism_util =       7.6596
partiton_level_parallism_util_total  =       7.6835
partiton_replys_in_parallel = 30988
partiton_replys_in_parallel_total    = 1394600
L2_BW  =      16.8756 GB/Sec
L2_BW_total  =       6.6377 GB/Sec
gpu_total_sim_rate=32563

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2344896
	L1I_total_cache_misses = 2458
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6851
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 188416
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0095
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 5054
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 186624
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5054
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2342438
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2458
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6851
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 188416
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2344896
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
4768, 5152, 5152, 5152, 5152, 5152, 5152, 4928, 2912, 2912, 2912, 2912, 2912, 2912, 2912, 2720, 2576, 2576, 2576, 2576, 2576, 2576, 2576, 2576, 2576, 2576, 2576, 2576, 2576, 2576, 2576, 2576, 2576, 2576, 2576, 2576, 2576, 2576, 2576, 2576, 2576, 2576, 2576, 2576, 2576, 2576, 2576, 2576, 2576, 2576, 2576, 2576, 2576, 2576, 2576, 2576, 2576, 2576, 2576, 2576, 2576, 2576, 2576, 2576, 
gpgpu_n_tot_thrd_icount = 147011584
gpgpu_n_tot_w_icount = 4594112
gpgpu_n_stall_shd_mem = 13734964
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1331976
gpgpu_n_mem_write_global = 93472
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 26709624
gpgpu_n_store_insn = 2967736
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6029312
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 5054
gpgpu_stall_shd_mem[c_mem][bk_conf] = 5054
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 12404894
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1325016
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5396990	W0_Idle:407983326	W0_Scoreboard:49364468	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:701040	W32:3893072
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10655808 {8:1331976,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12712192 {136:93472,}
traffic_breakdown_coretomem[INST_ACC_R] = 896 {8:112,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 134038848 {40:490728,136:841248,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 747776 {8:93472,}
traffic_breakdown_memtocore[INST_ACC_R] = 15232 {136:112,}
maxmrqlatency = 114 
maxdqlatency = 0 
maxmflatency = 194603 
averagemflatency = 6117 
max_icnt2mem_latency = 194369 
max_icnt2sh_latency = 20356945 
mrq_lat_table:2228 	830 	630 	894 	2779 	2842 	2026 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	204863 	569327 	370075 	37626 	45072 	76089 	39545 	9956 	19641 	38800 	14482 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	73660 	6394 	28990 	95285 	179956 	241606 	440915 	86762 	34391 	41884 	77914 	35000 	9979 	19609 	38799 	14444 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	874239 	418680 	38388 	697 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1656 	1168 	5304 	9816 	18632 	39496 	
mf_lat_pw_table:17400 	0 	0 	0 	0 	0 	0 	501 	167 	479 	400 	240 	146 	226 	297 	617 	1131 	401 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[1]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[2]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[3]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
maximum service time to same row:
dram[0]:    135462    135463    140671    140673    129043    129042    117224    117225    101597    101597     72941     72940    162909    162910    173329    173330 
dram[1]:    135463    135462    140671    140673    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[2]:    135462    135463    140672    140672    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[3]:    135463    135462    140672    140672    129042    129044    117224    117225    101597    101597     72941     72939    162909    162910    173329    173330 
average row accesses per activate:
dram[0]: 17.272728 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[1]: 17.181818 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[2]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[3]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
average row locality = 12229/896 = 13.648438
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[1]:       127       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[2]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[3]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
total reads: 8165
bank skew: 128/126 = 1.02
chip skew: 2043/2040 = 1.00
number of total write accesses:
dram[0]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[1]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[2]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[3]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
total reads: 4064
bank skew: 64/62 = 1.03
chip skew: 1016/1016 = 1.00
average mf latency per bank:
dram[0]:     637598    659286    776477    794345    732104    744918    804991    824867    871546    894504    899535    916250    422469    437879    498836    517315
dram[1]:     661641    662381    787093    785757    736602    742208    820484    816813    891467    884682    915269    912469    447374    441119    513039    516964
dram[2]:     669505    660390    793337    803422    745147    747179    820474    821481    881080    891211    909455    919086    439970    439868    518317    515622
dram[3]:     661853    606224    794994    728025    742792    674454    814787    746205    882894    812711    917864    828690    446351    404565    512246    474181
maximum mf latency per bank:
dram[0]:     181595    181568    178972    178956    194603    194599    194602    194598    194354    194336    191729    191726    178995    178995    181303    181296
dram[1]:     181581    181567    178952    178955    194585    194598    194599    194597    194347    194335    191727    191724    178992    178995    181296    181295
dram[2]:     181566    181578    178952    178952    194602    194588    194598    194603    194347    194334    191733    191717    178992    178994    181303    181288
dram[3]:     181574    181588    178947    178960    194586    194600    194603    194595    194347    194339    191729    191723    178991    178992    181300    181294
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15483300 n_nop=15470608 n_act=236 n_pre=220 n_req=3059 n_rd=8172 n_write=4064 bw_util=0.001581
n_activity=38187 dram_eff=0.6408
bk0: 512a 15479656i bk1: 508a 15479120i bk2: 512a 15479555i bk3: 512a 15478999i bk4: 512a 15479450i bk5: 512a 15478917i bk6: 512a 15479502i bk7: 512a 15478960i bk8: 512a 15479498i bk9: 512a 15478955i bk10: 512a 15479363i bk11: 512a 15478823i bk12: 512a 15479581i bk13: 512a 15479015i bk14: 504a 15479611i bk15: 504a 15479040i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0108859
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15483300 n_nop=15470610 n_act=237 n_pre=221 n_req=3058 n_rd=8168 n_write=4064 bw_util=0.00158
n_activity=38121 dram_eff=0.6417
bk0: 508a 15479652i bk1: 508a 15479114i bk2: 512a 15479544i bk3: 512a 15478998i bk4: 512a 15479469i bk5: 512a 15478916i bk6: 512a 15479488i bk7: 512a 15478962i bk8: 512a 15479488i bk9: 512a 15478959i bk10: 512a 15479371i bk11: 512a 15478832i bk12: 512a 15479564i bk13: 512a 15479034i bk14: 504a 15479574i bk15: 504a 15479038i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0109173
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15483300 n_nop=15470624 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.001579
n_activity=37888 dram_eff=0.6453
bk0: 504a 15479696i bk1: 504a 15479133i bk2: 512a 15479574i bk3: 512a 15479008i bk4: 512a 15479483i bk5: 512a 15478922i bk6: 512a 15479501i bk7: 512a 15478962i bk8: 512a 15479503i bk9: 512a 15478960i bk10: 512a 15479383i bk11: 512a 15478832i bk12: 512a 15479529i bk13: 512a 15478973i bk14: 504a 15479524i bk15: 504a 15478999i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0107963
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15483300 n_nop=15470624 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.001579
n_activity=37892 dram_eff=0.6452
bk0: 504a 15479710i bk1: 504a 15479150i bk2: 512a 15479571i bk3: 512a 15479020i bk4: 512a 15479490i bk5: 512a 15478933i bk6: 512a 15479506i bk7: 512a 15478973i bk8: 512a 15479505i bk9: 512a 15478969i bk10: 512a 15479392i bk11: 512a 15478853i bk12: 512a 15479522i bk13: 512a 15479001i bk14: 504a 15479520i bk15: 504a 15479002i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.01088

========= L2 cache stats =========
L2_cache_bank[0]: Access = 151948, Miss = 1022, Miss_rate = 0.007, Pending_hits = 1370, Reservation_fails = 0
L2_cache_bank[1]: Access = 186972, Miss = 1021, Miss_rate = 0.005, Pending_hits = 1338, Reservation_fails = 0
L2_cache_bank[2]: Access = 186972, Miss = 1021, Miss_rate = 0.005, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[3]: Access = 186972, Miss = 1021, Miss_rate = 0.005, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[4]: Access = 186944, Miss = 1020, Miss_rate = 0.005, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[5]: Access = 186944, Miss = 1020, Miss_rate = 0.005, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[6]: Access = 186944, Miss = 1020, Miss_rate = 0.005, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[7]: Access = 151892, Miss = 1020, Miss_rate = 0.007, Pending_hits = 654, Reservation_fails = 0
L2_total_cache_accesses = 1425588
L2_total_cache_misses = 8165
L2_total_cache_miss_rate = 0.0057
L2_total_cache_pending_hits = 9956
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1318014
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9866
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 89408
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 63
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1331976
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 93472
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 112
L2_cache_data_port_util = 0.063
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=5281812
icnt_total_pkts_simt_to_mem=1799476
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 201.473
	minimum = 6
	maximum = 1816
Network latency average = 106.958
	minimum = 6
	maximum = 1321
Slowest packet = 2790366
Flit latency average = 47.9943
	minimum = 6
	maximum = 1321
Slowest flit = 6928659
Fragmentation average = 0.0170227
	minimum = 0
	maximum = 551
Injected packet rate average = 0.00356088
	minimum = 0 (at node 36)
	maximum = 0.011675 (at node 29)
Accepted packet rate average = 0.00356088
	minimum = 0 (at node 36)
	maximum = 0.011675 (at node 29)
Injected flit rate average = 0.00884382
	minimum = 0 (at node 36)
	maximum = 0.0423219 (at node 29)
Accepted flit rate average= 0.00884382
	minimum = 0 (at node 36)
	maximum = 0.0145938 (at node 29)
Injected packet length average = 2.48361
Accepted packet length average = 2.48361
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 194.448 (46 samples)
	minimum = 6 (46 samples)
	maximum = 1765.65 (46 samples)
Network latency average = 103.2 (46 samples)
	minimum = 6 (46 samples)
	maximum = 1364.17 (46 samples)
Flit latency average = 46.313 (46 samples)
	minimum = 6 (46 samples)
	maximum = 1364.17 (46 samples)
Fragmentation average = 0.0145393 (46 samples)
	minimum = 0 (46 samples)
	maximum = 392.696 (46 samples)
Injected packet rate average = 0.00348211 (46 samples)
	minimum = 0 (46 samples)
	maximum = 0.0114171 (46 samples)
Accepted packet rate average = 0.00348211 (46 samples)
	minimum = 0 (46 samples)
	maximum = 0.0114171 (46 samples)
Injected flit rate average = 0.00864824 (46 samples)
	minimum = 0 (46 samples)
	maximum = 0.0413881 (46 samples)
Accepted flit rate average = 0.00864824 (46 samples)
	minimum = 0 (46 samples)
	maximum = 0.0142711 (46 samples)
Injected packet size average = 2.48362 (46 samples)
Accepted packet size average = 2.48362 (46 samples)
Hops average = 1 (46 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 13 min, 22 sec (4402 sec)
gpgpu_simulation_rate = 32563 (inst/sec)
gpgpu_simulation_rate = 4624 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400f19 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20Convolution2D_kernelPfS_' to stream 0, gridDim= (8,32,1) blockDim = (32,8,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 47 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 47 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 47 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 47 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 47 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 47 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 47 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 47 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 47 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 47 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 47 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 47 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 47 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 47 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 47 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 47 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 47 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 47 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 47 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 47 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 47 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 47 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 47 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 47 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 47 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 47 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 47 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 47 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 47 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 47 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 47 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 47 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 47 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 47 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 47 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 47 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 47 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 47 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 47 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 47 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 47 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 47 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 47 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 47 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 47 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 47 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 47 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 47 '_Z20Convolution2D_kernelPfS_'
Destroy streams for kernel 47: size 0
kernel_name = _Z20Convolution2D_kernelPfS_ 
kernel_launch_uid = 47 
gpu_sim_cycle = 174220
gpu_sim_insn = 3116148
gpu_ipc =      17.8863
gpu_tot_sim_cycle = 20793306
gpu_tot_sim_insn = 146458956
gpu_tot_ipc =       7.0436
gpu_tot_issued_cta = 12032
max_total_param_size = 0
gpu_stall_dramfull = 3033736
gpu_stall_icnt2sh    = 639940
partiton_reqs_in_parallel = 1325924
partiton_reqs_in_parallel_total    = 63742068
partiton_level_parallism =       7.6106
partiton_level_parallism_total  =       3.1293
partiton_reqs_in_parallel_util = 1325924
partiton_reqs_in_parallel_util_total    = 63742068
gpu_sim_cycle_parition_util = 173387
gpu_tot_sim_cycle_parition_util    = 8295969
partiton_level_parallism_util =       7.6472
partiton_level_parallism_util_total  =       7.6828
partiton_replys_in_parallel = 30988
partiton_replys_in_parallel_total    = 1425588
L2_BW  =      16.8590 GB/Sec
L2_BW_total  =       6.6396 GB/Sec
gpu_total_sim_rate=32560

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2395872
	L1I_total_cache_misses = 2458
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6851
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 192512
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0093
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 5054
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 190720
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5054
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2393414
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2458
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6851
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 192512
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2395872
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
4880, 5264, 5264, 5264, 5264, 5264, 5264, 5040, 2968, 2968, 2968, 2968, 2968, 2968, 2968, 2776, 2632, 2632, 2632, 2632, 2632, 2632, 2632, 2632, 2632, 2632, 2632, 2632, 2632, 2632, 2632, 2632, 2632, 2632, 2632, 2632, 2632, 2632, 2632, 2632, 2632, 2632, 2632, 2632, 2632, 2632, 2632, 2632, 2632, 2632, 2632, 2632, 2632, 2632, 2632, 2632, 2632, 2632, 2632, 2632, 2632, 2632, 2632, 2632, 
gpgpu_n_tot_thrd_icount = 150207488
gpgpu_n_tot_w_icount = 4693984
gpgpu_n_stall_shd_mem = 14047394
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1360932
gpgpu_n_mem_write_global = 95504
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 27290268
gpgpu_n_store_insn = 3032252
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6160384
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 5054
gpgpu_stall_shd_mem[c_mem][bk_conf] = 5054
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 12686154
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1356186
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5520189	W0_Idle:416829592	W0_Scoreboard:50059995	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:716280	W32:3977704
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10887456 {8:1360932,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12988544 {136:95504,}
traffic_breakdown_coretomem[INST_ACC_R] = 896 {8:112,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 136952736 {40:501396,136:859536,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 764032 {8:95504,}
traffic_breakdown_memtocore[INST_ACC_R] = 15232 {136:112,}
maxmrqlatency = 114 
maxdqlatency = 0 
maxmflatency = 194603 
averagemflatency = 6099 
max_icnt2mem_latency = 194369 
max_icnt2sh_latency = 20793305 
mrq_lat_table:2228 	830 	630 	894 	2779 	2842 	2026 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	208533 	582109 	378596 	38477 	46153 	77648 	40473 	10169 	20038 	39577 	14691 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	74412 	6566 	29615 	97401 	183816 	247155 	450973 	88810 	35162 	42913 	79509 	35818 	10192 	20005 	39576 	14653 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	893171 	427854 	39219 	716 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1656 	1168 	5304 	9816 	18632 	39496 	
mf_lat_pw_table:19432 	0 	0 	0 	0 	0 	0 	507 	171 	488 	409 	246 	150 	230 	304 	632 	1155 	407 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[1]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[2]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[3]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
maximum service time to same row:
dram[0]:    135462    135463    140671    140673    129043    129042    117224    117225    101597    101597     72941     72940    162909    162910    173329    173330 
dram[1]:    135463    135462    140671    140673    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[2]:    135462    135463    140672    140672    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[3]:    135463    135462    140672    140672    129042    129044    117224    117225    101597    101597     72941     72939    162909    162910    173329    173330 
average row accesses per activate:
dram[0]: 17.272728 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[1]: 17.181818 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[2]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[3]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
average row locality = 12229/896 = 13.648438
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[1]:       127       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[2]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[3]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
total reads: 8165
bank skew: 128/126 = 1.02
chip skew: 2043/2040 = 1.00
number of total write accesses:
dram[0]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[1]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[2]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[3]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
total reads: 4064
bank skew: 64/62 = 1.03
chip skew: 1016/1016 = 1.00
average mf latency per bank:
dram[0]:     648020    670139    790625    808906    746686    759764    821743    842051    889654    913196    915459    932565    429246    445044    507393    526248
dram[1]:     672595    673395    801421    800073    751190    757078    837465    833766    910095    903114    931551    928617    454735    448321    521893    526010
dram[2]:     680616    671256    807855    818252    760032    762076    837585    838669    899412    909776    925467    935366    447164    447064    527373    524623
dram[3]:     672644    616433    809505    741623    757596    688387    831706    762317    901139    830267    934205    843687    453748    411365    521107    482636
maximum mf latency per bank:
dram[0]:     181595    181568    178972    178956    194603    194599    194602    194598    194354    194336    191729    191726    178995    178995    181303    181296
dram[1]:     181581    181567    178952    178955    194585    194598    194599    194597    194347    194335    191727    191724    178992    178995    181296    181295
dram[2]:     181566    181578    178952    178952    194602    194588    194598    194603    194347    194334    191733    191717    178992    178994    181303    181288
dram[3]:     181574    181588    178947    178960    194586    194600    194603    194595    194347    194339    191729    191723    178991    178992    181300    181294
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15806800 n_nop=15794108 n_act=236 n_pre=220 n_req=3059 n_rd=8172 n_write=4064 bw_util=0.001548
n_activity=38187 dram_eff=0.6408
bk0: 512a 15803156i bk1: 508a 15802620i bk2: 512a 15803055i bk3: 512a 15802499i bk4: 512a 15802950i bk5: 512a 15802417i bk6: 512a 15803002i bk7: 512a 15802460i bk8: 512a 15802998i bk9: 512a 15802455i bk10: 512a 15802863i bk11: 512a 15802323i bk12: 512a 15803081i bk13: 512a 15802515i bk14: 504a 15803111i bk15: 504a 15802540i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0106631
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15806800 n_nop=15794110 n_act=237 n_pre=221 n_req=3058 n_rd=8168 n_write=4064 bw_util=0.001548
n_activity=38121 dram_eff=0.6417
bk0: 508a 15803152i bk1: 508a 15802614i bk2: 512a 15803044i bk3: 512a 15802498i bk4: 512a 15802969i bk5: 512a 15802416i bk6: 512a 15802988i bk7: 512a 15802462i bk8: 512a 15802988i bk9: 512a 15802459i bk10: 512a 15802871i bk11: 512a 15802332i bk12: 512a 15803064i bk13: 512a 15802534i bk14: 504a 15803074i bk15: 504a 15802538i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0106939
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15806800 n_nop=15794124 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.001547
n_activity=37888 dram_eff=0.6453
bk0: 504a 15803196i bk1: 504a 15802633i bk2: 512a 15803074i bk3: 512a 15802508i bk4: 512a 15802983i bk5: 512a 15802422i bk6: 512a 15803001i bk7: 512a 15802462i bk8: 512a 15803003i bk9: 512a 15802460i bk10: 512a 15802883i bk11: 512a 15802332i bk12: 512a 15803029i bk13: 512a 15802473i bk14: 504a 15803024i bk15: 504a 15802499i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0105754
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15806800 n_nop=15794124 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.001547
n_activity=37892 dram_eff=0.6452
bk0: 504a 15803210i bk1: 504a 15802650i bk2: 512a 15803071i bk3: 512a 15802520i bk4: 512a 15802990i bk5: 512a 15802433i bk6: 512a 15803006i bk7: 512a 15802473i bk8: 512a 15803005i bk9: 512a 15802469i bk10: 512a 15802892i bk11: 512a 15802353i bk12: 512a 15803022i bk13: 512a 15802501i bk14: 504a 15803020i bk15: 504a 15802502i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0106574

========= L2 cache stats =========
L2_cache_bank[0]: Access = 155250, Miss = 1022, Miss_rate = 0.007, Pending_hits = 1370, Reservation_fails = 0
L2_cache_bank[1]: Access = 191036, Miss = 1021, Miss_rate = 0.005, Pending_hits = 1338, Reservation_fails = 0
L2_cache_bank[2]: Access = 191036, Miss = 1021, Miss_rate = 0.005, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[3]: Access = 191036, Miss = 1021, Miss_rate = 0.005, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[4]: Access = 191008, Miss = 1020, Miss_rate = 0.005, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[5]: Access = 191008, Miss = 1020, Miss_rate = 0.005, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[6]: Access = 191008, Miss = 1020, Miss_rate = 0.005, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[7]: Access = 155194, Miss = 1020, Miss_rate = 0.007, Pending_hits = 654, Reservation_fails = 0
L2_total_cache_accesses = 1456576
L2_total_cache_misses = 8165
L2_total_cache_miss_rate = 0.0056
L2_total_cache_pending_hits = 9956
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1346970
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9866
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 91440
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 63
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1360932
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 95504
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 112
L2_cache_data_port_util = 0.063
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=5396620
icnt_total_pkts_simt_to_mem=1838592
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 203.124
	minimum = 6
	maximum = 1795
Network latency average = 107.602
	minimum = 6
	maximum = 1539
Slowest packet = 2852342
Flit latency average = 48.0543
	minimum = 6
	maximum = 1539
Slowest flit = 7177225
Fragmentation average = 0.0182329
	minimum = 0
	maximum = 723
Injected packet rate average = 0.00355736
	minimum = 0 (at node 36)
	maximum = 0.0116635 (at node 29)
Accepted packet rate average = 0.00355736
	minimum = 0 (at node 36)
	maximum = 0.0116635 (at node 29)
Injected flit rate average = 0.00883509
	minimum = 0 (at node 36)
	maximum = 0.0422801 (at node 29)
Accepted flit rate average= 0.00883509
	minimum = 0 (at node 36)
	maximum = 0.0145794 (at node 29)
Injected packet length average = 2.48361
Accepted packet length average = 2.48361
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 194.633 (47 samples)
	minimum = 6 (47 samples)
	maximum = 1766.28 (47 samples)
Network latency average = 103.294 (47 samples)
	minimum = 6 (47 samples)
	maximum = 1367.89 (47 samples)
Flit latency average = 46.3501 (47 samples)
	minimum = 6 (47 samples)
	maximum = 1367.89 (47 samples)
Fragmentation average = 0.0146179 (47 samples)
	minimum = 0 (47 samples)
	maximum = 399.723 (47 samples)
Injected packet rate average = 0.00348371 (47 samples)
	minimum = 0 (47 samples)
	maximum = 0.0114223 (47 samples)
Accepted packet rate average = 0.00348371 (47 samples)
	minimum = 0 (47 samples)
	maximum = 0.0114223 (47 samples)
Injected flit rate average = 0.00865221 (47 samples)
	minimum = 0 (47 samples)
	maximum = 0.041407 (47 samples)
Accepted flit rate average = 0.00865221 (47 samples)
	minimum = 0 (47 samples)
	maximum = 0.0142776 (47 samples)
Injected packet size average = 2.48362 (47 samples)
Accepted packet size average = 2.48362 (47 samples)
Hops average = 1 (47 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 14 min, 58 sec (4498 sec)
gpgpu_simulation_rate = 32560 (inst/sec)
gpgpu_simulation_rate = 4622 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400f19 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20Convolution2D_kernelPfS_' to stream 0, gridDim= (8,32,1) blockDim = (32,8,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 48 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 48 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 48 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 48 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 48 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 48 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 48 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 48 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 48 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 48 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 48 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 48 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 48 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 48 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 48 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 48 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 48 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 48 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 48 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 48 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 48 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 48 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 48 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 48 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 48 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 48 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 48 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 48 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 48 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 48 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 48 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 48 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 48 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 48 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 48 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 48 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 48 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 48 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 48 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 48 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 48 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 48 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 48 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 48 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 48 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 48 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 48 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 48 '_Z20Convolution2D_kernelPfS_'
Destroy streams for kernel 48: size 0
kernel_name = _Z20Convolution2D_kernelPfS_ 
kernel_launch_uid = 48 
gpu_sim_cycle = 174398
gpu_sim_insn = 3116148
gpu_ipc =      17.8680
gpu_tot_sim_cycle = 21229844
gpu_tot_sim_insn = 149575104
gpu_tot_ipc =       7.0455
gpu_tot_issued_cta = 12288
max_total_param_size = 0
gpu_stall_dramfull = 3100546
gpu_stall_icnt2sh    = 652824
partiton_reqs_in_parallel = 1328374
partiton_reqs_in_parallel_total    = 65067992
partiton_level_parallism =       7.6169
partiton_level_parallism_total  =       3.1275
partiton_reqs_in_parallel_util = 1328374
partiton_reqs_in_parallel_util_total    = 65067992
gpu_sim_cycle_parition_util = 173530
gpu_tot_sim_cycle_parition_util    = 8469356
partiton_level_parallism_util =       7.6550
partiton_level_parallism_util_total  =       7.6822
partiton_replys_in_parallel = 30988
partiton_replys_in_parallel_total    = 1456576
L2_BW  =      16.8417 GB/Sec
L2_BW_total  =       6.6415 GB/Sec
gpu_total_sim_rate=32551

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2446848
	L1I_total_cache_misses = 2458
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6851
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 196608
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0091
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 5054
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 194816
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5054
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2444390
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2458
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6851
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 196608
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2446848
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
4960, 5376, 5376, 5376, 5376, 5376, 5376, 5152, 3024, 3024, 3024, 3024, 3024, 3024, 3024, 2832, 2688, 2688, 2688, 2688, 2688, 2688, 2688, 2688, 2688, 2688, 2688, 2688, 2688, 2688, 2688, 2688, 2688, 2688, 2688, 2688, 2688, 2688, 2688, 2688, 2688, 2688, 2688, 2688, 2688, 2688, 2688, 2688, 2688, 2688, 2688, 2688, 2688, 2688, 2688, 2688, 2688, 2688, 2688, 2688, 2688, 2688, 2688, 2688, 
gpgpu_n_tot_thrd_icount = 153403392
gpgpu_n_tot_w_icount = 4793856
gpgpu_n_stall_shd_mem = 14362684
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1389888
gpgpu_n_mem_write_global = 97536
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 27870912
gpgpu_n_store_insn = 3096768
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6291456
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 5054
gpgpu_stall_shd_mem[c_mem][bk_conf] = 5054
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 12970903
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1386727
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5622778	W0_Idle:425692291	W0_Scoreboard:50769827	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:731520	W32:4062336
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 11119104 {8:1389888,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13264896 {136:97536,}
traffic_breakdown_coretomem[INST_ACC_R] = 896 {8:112,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 139866624 {40:512064,136:877824,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 780288 {8:97536,}
traffic_breakdown_memtocore[INST_ACC_R] = 15232 {136:112,}
maxmrqlatency = 114 
maxdqlatency = 0 
maxmflatency = 194603 
averagemflatency = 6091 
max_icnt2mem_latency = 194369 
max_icnt2sh_latency = 21229843 
mrq_lat_table:2228 	830 	630 	894 	2779 	2842 	2026 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	212422 	595007 	386951 	39305 	47030 	79382 	41291 	10343 	20381 	40290 	15050 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	75224 	6732 	30270 	99307 	187645 	252875 	461212 	90871 	35863 	43709 	81266 	36575 	10369 	20346 	40288 	15012 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	912297 	436811 	40080 	728 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1656 	1168 	5304 	9816 	18632 	39496 	
mf_lat_pw_table:21464 	0 	0 	0 	0 	0 	0 	513 	173 	500 	419 	250 	150 	234 	310 	644 	1177 	417 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[1]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[2]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[3]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
maximum service time to same row:
dram[0]:    135462    135463    140671    140673    129043    129042    117224    117225    101597    101597     72941     72940    162909    162910    173329    173330 
dram[1]:    135463    135462    140671    140673    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[2]:    135462    135463    140672    140672    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[3]:    135463    135462    140672    140672    129042    129044    117224    117225    101597    101597     72941     72939    162909    162910    173329    173330 
average row accesses per activate:
dram[0]: 17.272728 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[1]: 17.181818 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[2]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[3]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
average row locality = 12229/896 = 13.648438
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[1]:       127       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[2]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[3]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
total reads: 8165
bank skew: 128/126 = 1.02
chip skew: 2043/2040 = 1.00
number of total write accesses:
dram[0]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[1]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[2]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[3]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
total reads: 4064
bank skew: 64/62 = 1.03
chip skew: 1016/1016 = 1.00
average mf latency per bank:
dram[0]:     663614    686320    802487    821069    760553    773952    834443    855195    909328    933190    934813    952175    440051    455982    517945    537403
dram[1]:     688881    689377    813519    811973    765335    771156    850794    846771    930024    922830    951180    948114    466141    459616    532833    536914
dram[2]:     696826    687174    819995    830409    774444    776432    850689    851610    919091    929673    945225    955217    458374    458170    538467    535507
dram[3]:     688942    631711    821784    752758    771861    701698    844733    774437    921152    849261    953844    862063    464912    421988    532035    492938
maximum mf latency per bank:
dram[0]:     181595    181568    178972    178956    194603    194599    194602    194598    194354    194336    191729    191726    178995    178995    181303    181296
dram[1]:     181581    181567    178952    178955    194585    194598    194599    194597    194347    194335    191727    191724    178992    178995    181296    181295
dram[2]:     181566    181578    178952    178952    194602    194588    194598    194603    194347    194334    191733    191717    178992    178994    181303    181288
dram[3]:     181574    181588    178947    178960    194586    194600    194603    194595    194347    194339    191729    191723    178991    178992    181300    181294
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16130630 n_nop=16117938 n_act=236 n_pre=220 n_req=3059 n_rd=8172 n_write=4064 bw_util=0.001517
n_activity=38187 dram_eff=0.6408
bk0: 512a 16126986i bk1: 508a 16126450i bk2: 512a 16126885i bk3: 512a 16126329i bk4: 512a 16126780i bk5: 512a 16126247i bk6: 512a 16126832i bk7: 512a 16126290i bk8: 512a 16126828i bk9: 512a 16126285i bk10: 512a 16126693i bk11: 512a 16126153i bk12: 512a 16126911i bk13: 512a 16126345i bk14: 504a 16126941i bk15: 504a 16126370i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0104491
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16130630 n_nop=16117940 n_act=237 n_pre=221 n_req=3058 n_rd=8168 n_write=4064 bw_util=0.001517
n_activity=38121 dram_eff=0.6417
bk0: 508a 16126982i bk1: 508a 16126444i bk2: 512a 16126874i bk3: 512a 16126328i bk4: 512a 16126799i bk5: 512a 16126246i bk6: 512a 16126818i bk7: 512a 16126292i bk8: 512a 16126818i bk9: 512a 16126289i bk10: 512a 16126701i bk11: 512a 16126162i bk12: 512a 16126894i bk13: 512a 16126364i bk14: 504a 16126904i bk15: 504a 16126368i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0104792
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16130630 n_nop=16117954 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.001516
n_activity=37888 dram_eff=0.6453
bk0: 504a 16127026i bk1: 504a 16126463i bk2: 512a 16126904i bk3: 512a 16126338i bk4: 512a 16126813i bk5: 512a 16126252i bk6: 512a 16126831i bk7: 512a 16126292i bk8: 512a 16126833i bk9: 512a 16126290i bk10: 512a 16126713i bk11: 512a 16126162i bk12: 512a 16126859i bk13: 512a 16126303i bk14: 504a 16126854i bk15: 504a 16126329i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0103631
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16130630 n_nop=16117954 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.001516
n_activity=37892 dram_eff=0.6452
bk0: 504a 16127040i bk1: 504a 16126480i bk2: 512a 16126901i bk3: 512a 16126350i bk4: 512a 16126820i bk5: 512a 16126263i bk6: 512a 16126836i bk7: 512a 16126303i bk8: 512a 16126835i bk9: 512a 16126299i bk10: 512a 16126722i bk11: 512a 16126183i bk12: 512a 16126852i bk13: 512a 16126331i bk14: 504a 16126850i bk15: 504a 16126332i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0104434

========= L2 cache stats =========
L2_cache_bank[0]: Access = 158552, Miss = 1022, Miss_rate = 0.006, Pending_hits = 1370, Reservation_fails = 0
L2_cache_bank[1]: Access = 195100, Miss = 1021, Miss_rate = 0.005, Pending_hits = 1338, Reservation_fails = 0
L2_cache_bank[2]: Access = 195100, Miss = 1021, Miss_rate = 0.005, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[3]: Access = 195100, Miss = 1021, Miss_rate = 0.005, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[4]: Access = 195072, Miss = 1020, Miss_rate = 0.005, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[5]: Access = 195072, Miss = 1020, Miss_rate = 0.005, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[6]: Access = 195072, Miss = 1020, Miss_rate = 0.005, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[7]: Access = 158496, Miss = 1020, Miss_rate = 0.006, Pending_hits = 654, Reservation_fails = 0
L2_total_cache_accesses = 1487564
L2_total_cache_misses = 8165
L2_total_cache_miss_rate = 0.0055
L2_total_cache_pending_hits = 9956
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1375926
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9866
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 93472
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 63
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1389888
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 97536
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 112
L2_cache_data_port_util = 0.063
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=5511428
icnt_total_pkts_simt_to_mem=1877708
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 203.487
	minimum = 6
	maximum = 1820
Network latency average = 107.464
	minimum = 6
	maximum = 1257
Slowest packet = 2914293
Flit latency average = 48.0167
	minimum = 6
	maximum = 1257
Slowest flit = 7236454
Fragmentation average = 0.0221537
	minimum = 0
	maximum = 564
Injected packet rate average = 0.00355373
	minimum = 0 (at node 36)
	maximum = 0.0116516 (at node 29)
Accepted packet rate average = 0.00355373
	minimum = 0 (at node 36)
	maximum = 0.0116516 (at node 29)
Injected flit rate average = 0.00882607
	minimum = 0 (at node 36)
	maximum = 0.042237 (at node 29)
Accepted flit rate average= 0.00882607
	minimum = 0 (at node 36)
	maximum = 0.0145645 (at node 29)
Injected packet length average = 2.48361
Accepted packet length average = 2.48361
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 194.817 (48 samples)
	minimum = 6 (48 samples)
	maximum = 1767.4 (48 samples)
Network latency average = 103.381 (48 samples)
	minimum = 6 (48 samples)
	maximum = 1365.58 (48 samples)
Flit latency average = 46.3848 (48 samples)
	minimum = 6 (48 samples)
	maximum = 1365.58 (48 samples)
Fragmentation average = 0.0147749 (48 samples)
	minimum = 0 (48 samples)
	maximum = 403.146 (48 samples)
Injected packet rate average = 0.00348517 (48 samples)
	minimum = 0 (48 samples)
	maximum = 0.0114271 (48 samples)
Accepted packet rate average = 0.00348517 (48 samples)
	minimum = 0 (48 samples)
	maximum = 0.0114271 (48 samples)
Injected flit rate average = 0.00865583 (48 samples)
	minimum = 0 (48 samples)
	maximum = 0.0414243 (48 samples)
Accepted flit rate average = 0.00865583 (48 samples)
	minimum = 0 (48 samples)
	maximum = 0.0142836 (48 samples)
Injected packet size average = 2.48362 (48 samples)
Accepted packet size average = 2.48362 (48 samples)
Hops average = 1 (48 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 16 min, 35 sec (4595 sec)
gpgpu_simulation_rate = 32551 (inst/sec)
gpgpu_simulation_rate = 4620 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400f19 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20Convolution2D_kernelPfS_' to stream 0, gridDim= (8,32,1) blockDim = (32,8,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 49 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 49 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 49 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 49 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 49 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 49 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 49 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 49 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 49 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 49 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 49 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 49 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 49 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 49 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 49 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 49 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 49 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 49 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 49 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 49 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 49 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 49 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 49 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 49 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 49 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 49 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 49 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 49 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 49 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 49 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 49 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 49 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 49 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 49 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 49 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 49 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 49 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 49 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 49 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 49 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 49 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 49 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 49 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 49 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 49 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 49 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 49 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 49 '_Z20Convolution2D_kernelPfS_'
Destroy streams for kernel 49: size 0
kernel_name = _Z20Convolution2D_kernelPfS_ 
kernel_launch_uid = 49 
gpu_sim_cycle = 174230
gpu_sim_insn = 3116148
gpu_ipc =      17.8853
gpu_tot_sim_cycle = 21666214
gpu_tot_sim_insn = 152691252
gpu_tot_ipc =       7.0474
gpu_tot_issued_cta = 12544
max_total_param_size = 0
gpu_stall_dramfull = 3168481
gpu_stall_icnt2sh    = 666080
partiton_reqs_in_parallel = 1325905
partiton_reqs_in_parallel_total    = 66396366
partiton_level_parallism =       7.6101
partiton_level_parallism_total  =       3.1257
partiton_reqs_in_parallel_util = 1325905
partiton_reqs_in_parallel_util_total    = 66396366
gpu_sim_cycle_parition_util = 173482
gpu_tot_sim_cycle_parition_util    = 8642886
partiton_level_parallism_util =       7.6429
partiton_level_parallism_util_total  =       7.6814
partiton_replys_in_parallel = 30988
partiton_replys_in_parallel_total    = 1487564
L2_BW  =      16.8580 GB/Sec
L2_BW_total  =       6.6433 GB/Sec
gpu_total_sim_rate=32542

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2497824
	L1I_total_cache_misses = 2458
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6851
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 200704
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0089
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 5054
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 198912
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5054
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2495366
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2458
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6851
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 200704
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2497824
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
5040, 5488, 5488, 5488, 5488, 5488, 5488, 5264, 3136, 3136, 3136, 3136, 3136, 3136, 3136, 2912, 2744, 2744, 2744, 2744, 2744, 2744, 2744, 2744, 2744, 2744, 2744, 2744, 2744, 2744, 2744, 2744, 2744, 2744, 2744, 2744, 2744, 2744, 2744, 2744, 2744, 2744, 2744, 2744, 2744, 2744, 2744, 2744, 2744, 2744, 2744, 2744, 2744, 2744, 2744, 2744, 2744, 2744, 2744, 2744, 2744, 2744, 2744, 2744, 
gpgpu_n_tot_thrd_icount = 156599296
gpgpu_n_tot_w_icount = 4893728
gpgpu_n_stall_shd_mem = 14678459
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1418844
gpgpu_n_mem_write_global = 99568
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 28451556
gpgpu_n_store_insn = 3161284
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6422528
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 5054
gpgpu_stall_shd_mem[c_mem][bk_conf] = 5054
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 13255066
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1418339
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5743549	W0_Idle:434538144	W0_Scoreboard:51468915	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:746760	W32:4146968
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 11350752 {8:1418844,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13541248 {136:99568,}
traffic_breakdown_coretomem[INST_ACC_R] = 896 {8:112,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 142780512 {40:522732,136:896112,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 796544 {8:99568,}
traffic_breakdown_memtocore[INST_ACC_R] = 15232 {136:112,}
maxmrqlatency = 114 
maxdqlatency = 0 
maxmflatency = 194603 
averagemflatency = 6075 
max_icnt2mem_latency = 194369 
max_icnt2sh_latency = 21666213 
mrq_lat_table:2228 	830 	630 	894 	2779 	2842 	2026 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	216045 	607839 	395478 	40143 	48108 	80969 	42203 	10551 	20771 	41077 	15256 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	75906 	6885 	30963 	101258 	191370 	258662 	471485 	92755 	36671 	44733 	82884 	37374 	10580 	20733 	41076 	15217 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	931307 	445879 	40939 	747 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1656 	1168 	5304 	9816 	18632 	39496 	
mf_lat_pw_table:23496 	0 	0 	0 	0 	0 	0 	519 	175 	512 	427 	257 	152 	237 	317 	657 	1203 	423 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[1]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[2]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[3]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
maximum service time to same row:
dram[0]:    135462    135463    140671    140673    129043    129042    117224    117225    101597    101597     72941     72940    162909    162910    173329    173330 
dram[1]:    135463    135462    140671    140673    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[2]:    135462    135463    140672    140672    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[3]:    135463    135462    140672    140672    129042    129044    117224    117225    101597    101597     72941     72939    162909    162910    173329    173330 
average row accesses per activate:
dram[0]: 17.272728 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[1]: 17.181818 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[2]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[3]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
average row locality = 12229/896 = 13.648438
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[1]:       127       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[2]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[3]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
total reads: 8165
bank skew: 128/126 = 1.02
chip skew: 2043/2040 = 1.00
number of total write accesses:
dram[0]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[1]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[2]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[3]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
total reads: 4064
bank skew: 64/62 = 1.03
chip skew: 1016/1016 = 1.00
average mf latency per bank:
dram[0]:     675624    698771    818593    837574    774264    787908    849761    870981    925398    949826    949544    967288    448415    464721    526750    546597
dram[1]:     701443    702003    829825    828247    779053    785181    866390    862285    946636    939191    966282    963106    475092    468388    541965    546202
dram[2]:     709547    699654    836453    847184    788469    790464    866389    867377    935369    946200    960067    970349    467160    466944    547773    544735
dram[3]:     701349    643511    838264    768285    785804    714773    860242    789124    937336    864738    969013    875878    473905    430367    541176    501649
maximum mf latency per bank:
dram[0]:     181595    181568    178972    178956    194603    194599    194602    194598    194354    194336    191729    191726    178995    178995    181303    181296
dram[1]:     181581    181567    178952    178955    194585    194598    194599    194597    194347    194335    191727    191724    178992    178995    181296    181295
dram[2]:     181566    181578    178952    178952    194602    194588    194598    194603    194347    194334    191733    191717    178992    178994    181303    181288
dram[3]:     181574    181588    178947    178960    194586    194600    194603    194595    194347    194339    191729    191723    178991    178992    181300    181294
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16454148 n_nop=16441456 n_act=236 n_pre=220 n_req=3059 n_rd=8172 n_write=4064 bw_util=0.001487
n_activity=38187 dram_eff=0.6408
bk0: 512a 16450504i bk1: 508a 16449968i bk2: 512a 16450403i bk3: 512a 16449847i bk4: 512a 16450298i bk5: 512a 16449765i bk6: 512a 16450350i bk7: 512a 16449808i bk8: 512a 16450346i bk9: 512a 16449803i bk10: 512a 16450211i bk11: 512a 16449671i bk12: 512a 16450429i bk13: 512a 16449863i bk14: 504a 16450459i bk15: 504a 16449888i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0102436
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16454148 n_nop=16441458 n_act=237 n_pre=221 n_req=3058 n_rd=8168 n_write=4064 bw_util=0.001487
n_activity=38121 dram_eff=0.6417
bk0: 508a 16450500i bk1: 508a 16449962i bk2: 512a 16450392i bk3: 512a 16449846i bk4: 512a 16450317i bk5: 512a 16449764i bk6: 512a 16450336i bk7: 512a 16449810i bk8: 512a 16450336i bk9: 512a 16449807i bk10: 512a 16450219i bk11: 512a 16449680i bk12: 512a 16450412i bk13: 512a 16449882i bk14: 504a 16450422i bk15: 504a 16449886i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0102732
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16454148 n_nop=16441472 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.001486
n_activity=37888 dram_eff=0.6453
bk0: 504a 16450544i bk1: 504a 16449981i bk2: 512a 16450422i bk3: 512a 16449856i bk4: 512a 16450331i bk5: 512a 16449770i bk6: 512a 16450349i bk7: 512a 16449810i bk8: 512a 16450351i bk9: 512a 16449808i bk10: 512a 16450231i bk11: 512a 16449680i bk12: 512a 16450377i bk13: 512a 16449821i bk14: 504a 16450372i bk15: 504a 16449847i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0101593
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16454148 n_nop=16441472 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.001486
n_activity=37892 dram_eff=0.6452
bk0: 504a 16450558i bk1: 504a 16449998i bk2: 512a 16450419i bk3: 512a 16449868i bk4: 512a 16450338i bk5: 512a 16449781i bk6: 512a 16450354i bk7: 512a 16449821i bk8: 512a 16450353i bk9: 512a 16449817i bk10: 512a 16450240i bk11: 512a 16449701i bk12: 512a 16450370i bk13: 512a 16449849i bk14: 504a 16450368i bk15: 504a 16449850i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0102381

========= L2 cache stats =========
L2_cache_bank[0]: Access = 161854, Miss = 1022, Miss_rate = 0.006, Pending_hits = 1370, Reservation_fails = 0
L2_cache_bank[1]: Access = 199164, Miss = 1021, Miss_rate = 0.005, Pending_hits = 1338, Reservation_fails = 0
L2_cache_bank[2]: Access = 199164, Miss = 1021, Miss_rate = 0.005, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[3]: Access = 199164, Miss = 1021, Miss_rate = 0.005, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[4]: Access = 199136, Miss = 1020, Miss_rate = 0.005, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[5]: Access = 199136, Miss = 1020, Miss_rate = 0.005, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[6]: Access = 199136, Miss = 1020, Miss_rate = 0.005, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[7]: Access = 161798, Miss = 1020, Miss_rate = 0.006, Pending_hits = 654, Reservation_fails = 0
L2_total_cache_accesses = 1518552
L2_total_cache_misses = 8165
L2_total_cache_miss_rate = 0.0054
L2_total_cache_pending_hits = 9956
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1404882
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9866
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 95504
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 63
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1418844
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 99568
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 112
L2_cache_data_port_util = 0.063
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=5626236
icnt_total_pkts_simt_to_mem=1916824
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 204.626
	minimum = 6
	maximum = 1682
Network latency average = 108.356
	minimum = 6
	maximum = 1382
Slowest packet = 2976290
Flit latency average = 48.4332
	minimum = 6
	maximum = 1382
Slowest flit = 7418467
Fragmentation average = 0.0267523
	minimum = 0
	maximum = 425
Injected packet rate average = 0.00355716
	minimum = 0 (at node 36)
	maximum = 0.0116628 (at node 29)
Accepted packet rate average = 0.00355716
	minimum = 0 (at node 36)
	maximum = 0.0116628 (at node 29)
Injected flit rate average = 0.00883458
	minimum = 0 (at node 36)
	maximum = 0.0422777 (at node 29)
Accepted flit rate average= 0.00883458
	minimum = 0 (at node 36)
	maximum = 0.0145785 (at node 29)
Injected packet length average = 2.48361
Accepted packet length average = 2.48361
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 195.018 (49 samples)
	minimum = 6 (49 samples)
	maximum = 1765.65 (49 samples)
Network latency average = 103.482 (49 samples)
	minimum = 6 (49 samples)
	maximum = 1365.92 (49 samples)
Flit latency average = 46.4266 (49 samples)
	minimum = 6 (49 samples)
	maximum = 1365.92 (49 samples)
Fragmentation average = 0.0150193 (49 samples)
	minimum = 0 (49 samples)
	maximum = 403.592 (49 samples)
Injected packet rate average = 0.00348663 (49 samples)
	minimum = 0 (49 samples)
	maximum = 0.0114319 (49 samples)
Accepted packet rate average = 0.00348663 (49 samples)
	minimum = 0 (49 samples)
	maximum = 0.0114319 (49 samples)
Injected flit rate average = 0.00865948 (49 samples)
	minimum = 0 (49 samples)
	maximum = 0.0414417 (49 samples)
Accepted flit rate average = 0.00865948 (49 samples)
	minimum = 0 (49 samples)
	maximum = 0.0142896 (49 samples)
Injected packet size average = 2.48362 (49 samples)
Accepted packet size average = 2.48362 (49 samples)
Hops average = 1 (49 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 18 min, 12 sec (4692 sec)
gpgpu_simulation_rate = 32542 (inst/sec)
gpgpu_simulation_rate = 4617 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400f19 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20Convolution2D_kernelPfS_' to stream 0, gridDim= (8,32,1) blockDim = (32,8,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 50 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 50 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 50 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 50 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 50 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 50 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 50 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 50 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 50 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 50 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 50 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 50 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 50 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 50 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 50 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 50 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 50 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 50 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 50 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 50 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 50 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 50 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 50 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 50 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 50 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 50 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 50 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 50 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 50 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 50 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 50 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 50 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 50 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 50 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 50 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 50 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 50 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 50 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 50 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 50 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 50 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 50 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 50 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 50 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 50 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 50 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 50 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 50 '_Z20Convolution2D_kernelPfS_'
Destroy streams for kernel 50: size 0
kernel_name = _Z20Convolution2D_kernelPfS_ 
kernel_launch_uid = 50 
gpu_sim_cycle = 174209
gpu_sim_insn = 3116148
gpu_ipc =      17.8874
gpu_tot_sim_cycle = 22102563
gpu_tot_sim_insn = 155807400
gpu_tot_ipc =       7.0493
gpu_tot_issued_cta = 12800
max_total_param_size = 0
gpu_stall_dramfull = 3235082
gpu_stall_icnt2sh    = 678286
partiton_reqs_in_parallel = 1327071
partiton_reqs_in_parallel_total    = 67722271
partiton_level_parallism =       7.6177
partiton_level_parallism_total  =       3.1240
partiton_reqs_in_parallel_util = 1327071
partiton_reqs_in_parallel_util_total    = 67722271
gpu_sim_cycle_parition_util = 173405
gpu_tot_sim_cycle_parition_util    = 8816368
partiton_level_parallism_util =       7.6530
partiton_level_parallism_util_total  =       7.6809
partiton_replys_in_parallel = 30988
partiton_replys_in_parallel_total    = 1518552
L2_BW  =      16.8600 GB/Sec
L2_BW_total  =       6.6450 GB/Sec
gpu_total_sim_rate=32548

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2548800
	L1I_total_cache_misses = 2458
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6851
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 204800
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0088
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 5054
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 203008
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5054
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2546342
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2458
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6851
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 204800
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2548800
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
5152, 5600, 5600, 5600, 5600, 5600, 5600, 5344, 3192, 3192, 3192, 3192, 3192, 3192, 3192, 2968, 2800, 2800, 2800, 2800, 2800, 2800, 2800, 2800, 2800, 2800, 2800, 2800, 2800, 2800, 2800, 2800, 2800, 2800, 2800, 2800, 2800, 2800, 2800, 2800, 2800, 2800, 2800, 2800, 2800, 2800, 2800, 2800, 2800, 2800, 2800, 2800, 2800, 2800, 2800, 2800, 2800, 2800, 2800, 2800, 2800, 2800, 2800, 2800, 
gpgpu_n_tot_thrd_icount = 159795200
gpgpu_n_tot_w_icount = 4993600
gpgpu_n_stall_shd_mem = 14991342
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1447800
gpgpu_n_mem_write_global = 101600
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 29032200
gpgpu_n_store_insn = 3225800
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6553600
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 5054
gpgpu_stall_shd_mem[c_mem][bk_conf] = 5054
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 13536627
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1449661
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5866933	W0_Idle:443384540	W0_Scoreboard:52163671	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:762000	W32:4231600
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 11582400 {8:1447800,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13817600 {136:101600,}
traffic_breakdown_coretomem[INST_ACC_R] = 896 {8:112,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 145694400 {40:533400,136:914400,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 812800 {8:101600,}
traffic_breakdown_memtocore[INST_ACC_R] = 15232 {136:112,}
maxmrqlatency = 114 
maxdqlatency = 0 
maxmflatency = 194603 
averagemflatency = 6059 
max_icnt2mem_latency = 194369 
max_icnt2sh_latency = 22102562 
mrq_lat_table:2228 	830 	630 	894 	2779 	2842 	2026 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	219841 	620856 	403647 	40972 	49214 	82552 	43134 	10758 	21143 	41798 	15513 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	76591 	7034 	31580 	103299 	195412 	264482 	481431 	94618 	37456 	45780 	84461 	38234 	10787 	21104 	41797 	15474 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	950644 	454749 	41668 	767 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1656 	1168 	5304 	9816 	18632 	39496 	
mf_lat_pw_table:25528 	0 	0 	0 	0 	0 	0 	525 	178 	525 	435 	262 	156 	242 	323 	670 	1226 	431 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[1]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[2]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[3]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
maximum service time to same row:
dram[0]:    135462    135463    140671    140673    129043    129042    117224    117225    101597    101597     72941     72940    162909    162910    173329    173330 
dram[1]:    135463    135462    140671    140673    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[2]:    135462    135463    140672    140672    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[3]:    135463    135462    140672    140672    129042    129044    117224    117225    101597    101597     72941     72939    162909    162910    173329    173330 
average row accesses per activate:
dram[0]: 17.272728 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[1]: 17.181818 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[2]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[3]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
average row locality = 12229/896 = 13.648438
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[1]:       127       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[2]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[3]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
total reads: 8165
bank skew: 128/126 = 1.02
chip skew: 2043/2040 = 1.00
number of total write accesses:
dram[0]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[1]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[2]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[3]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
total reads: 4064
bank skew: 64/62 = 1.03
chip skew: 1016/1016 = 1.00
average mf latency per bank:
dram[0]:     686852    710468    830606    850095    784962    798891    869028    890747    941323    966500    969554    987797    456710    473429    534830    555068
dram[1]:     713146    713893    842035    840506    789713    796157    885871    881769    963102    955543    986645    983458    483930    477127    550276    554771
dram[2]:     721461    711411    848849    859960    799361    801469    885964    887092    951558    962694    980168    990822    475832    475653    556293    553265
dram[3]:     712986    654545    850745    779792    796675    724813    879656    807744    953445    880172    989472    895014    482801    438701    549551    509635
maximum mf latency per bank:
dram[0]:     181595    181568    178972    178956    194603    194599    194602    194598    194354    194336    191729    191726    178995    178995    181303    181296
dram[1]:     181581    181567    178952    178955    194585    194598    194599    194597    194347    194335    191727    191724    178992    178995    181296    181295
dram[2]:     181566    181578    178952    178952    194602    194588    194598    194603    194347    194334    191733    191717    178992    178994    181303    181288
dram[3]:     181574    181588    178947    178960    194586    194600    194603    194595    194347    194339    191729    191723    178991    178992    181300    181294
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16777627 n_nop=16764935 n_act=236 n_pre=220 n_req=3059 n_rd=8172 n_write=4064 bw_util=0.001459
n_activity=38187 dram_eff=0.6408
bk0: 512a 16773983i bk1: 508a 16773447i bk2: 512a 16773882i bk3: 512a 16773326i bk4: 512a 16773777i bk5: 512a 16773244i bk6: 512a 16773829i bk7: 512a 16773287i bk8: 512a 16773825i bk9: 512a 16773282i bk10: 512a 16773690i bk11: 512a 16773150i bk12: 512a 16773908i bk13: 512a 16773342i bk14: 504a 16773938i bk15: 504a 16773367i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0100461
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16777627 n_nop=16764937 n_act=237 n_pre=221 n_req=3058 n_rd=8168 n_write=4064 bw_util=0.001458
n_activity=38121 dram_eff=0.6417
bk0: 508a 16773979i bk1: 508a 16773441i bk2: 512a 16773871i bk3: 512a 16773325i bk4: 512a 16773796i bk5: 512a 16773243i bk6: 512a 16773815i bk7: 512a 16773289i bk8: 512a 16773815i bk9: 512a 16773286i bk10: 512a 16773698i bk11: 512a 16773159i bk12: 512a 16773891i bk13: 512a 16773361i bk14: 504a 16773901i bk15: 504a 16773365i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0100751
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16777627 n_nop=16764951 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.001457
n_activity=37888 dram_eff=0.6453
bk0: 504a 16774023i bk1: 504a 16773460i bk2: 512a 16773901i bk3: 512a 16773335i bk4: 512a 16773810i bk5: 512a 16773249i bk6: 512a 16773828i bk7: 512a 16773289i bk8: 512a 16773830i bk9: 512a 16773287i bk10: 512a 16773710i bk11: 512a 16773159i bk12: 512a 16773856i bk13: 512a 16773300i bk14: 504a 16773851i bk15: 504a 16773326i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00996345
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16777627 n_nop=16764951 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.001457
n_activity=37892 dram_eff=0.6452
bk0: 504a 16774037i bk1: 504a 16773477i bk2: 512a 16773898i bk3: 512a 16773347i bk4: 512a 16773817i bk5: 512a 16773260i bk6: 512a 16773833i bk7: 512a 16773300i bk8: 512a 16773832i bk9: 512a 16773296i bk10: 512a 16773719i bk11: 512a 16773180i bk12: 512a 16773849i bk13: 512a 16773328i bk14: 504a 16773847i bk15: 504a 16773329i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0100407

========= L2 cache stats =========
L2_cache_bank[0]: Access = 165156, Miss = 1022, Miss_rate = 0.006, Pending_hits = 1370, Reservation_fails = 0
L2_cache_bank[1]: Access = 203228, Miss = 1021, Miss_rate = 0.005, Pending_hits = 1338, Reservation_fails = 0
L2_cache_bank[2]: Access = 203228, Miss = 1021, Miss_rate = 0.005, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[3]: Access = 203228, Miss = 1021, Miss_rate = 0.005, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[4]: Access = 203200, Miss = 1020, Miss_rate = 0.005, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[5]: Access = 203200, Miss = 1020, Miss_rate = 0.005, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[6]: Access = 203200, Miss = 1020, Miss_rate = 0.005, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[7]: Access = 165100, Miss = 1020, Miss_rate = 0.006, Pending_hits = 654, Reservation_fails = 0
L2_total_cache_accesses = 1549540
L2_total_cache_misses = 8165
L2_total_cache_miss_rate = 0.0053
L2_total_cache_pending_hits = 9956
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1433838
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9866
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 97536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 63
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1447800
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 101600
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 112
L2_cache_data_port_util = 0.063
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=5741044
icnt_total_pkts_simt_to_mem=1955940
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 202.828
	minimum = 6
	maximum = 1822
Network latency average = 107.563
	minimum = 6
	maximum = 1520
Slowest packet = 3038267
Flit latency average = 48.017
	minimum = 6
	maximum = 1520
Slowest flit = 7639810
Fragmentation average = 0.00935846
	minimum = 0
	maximum = 286
Injected packet rate average = 0.00355759
	minimum = 0 (at node 36)
	maximum = 0.0116642 (at node 29)
Accepted packet rate average = 0.00355759
	minimum = 0 (at node 36)
	maximum = 0.0116642 (at node 29)
Injected flit rate average = 0.00883564
	minimum = 0 (at node 36)
	maximum = 0.0422828 (at node 29)
Accepted flit rate average= 0.00883564
	minimum = 0 (at node 36)
	maximum = 0.0145803 (at node 29)
Injected packet length average = 2.48361
Accepted packet length average = 2.48361
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 195.174 (50 samples)
	minimum = 6 (50 samples)
	maximum = 1766.78 (50 samples)
Network latency average = 103.564 (50 samples)
	minimum = 6 (50 samples)
	maximum = 1369 (50 samples)
Flit latency average = 46.4584 (50 samples)
	minimum = 6 (50 samples)
	maximum = 1369 (50 samples)
Fragmentation average = 0.0149061 (50 samples)
	minimum = 0 (50 samples)
	maximum = 401.24 (50 samples)
Injected packet rate average = 0.00348805 (50 samples)
	minimum = 0 (50 samples)
	maximum = 0.0114365 (50 samples)
Accepted packet rate average = 0.00348805 (50 samples)
	minimum = 0 (50 samples)
	maximum = 0.0114365 (50 samples)
Injected flit rate average = 0.00866301 (50 samples)
	minimum = 0 (50 samples)
	maximum = 0.0414586 (50 samples)
Accepted flit rate average = 0.00866301 (50 samples)
	minimum = 0 (50 samples)
	maximum = 0.0142955 (50 samples)
Injected packet size average = 2.48362 (50 samples)
Accepted packet size average = 2.48362 (50 samples)
Hops average = 1 (50 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 19 min, 47 sec (4787 sec)
gpgpu_simulation_rate = 32548 (inst/sec)
gpgpu_simulation_rate = 4617 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400f19 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20Convolution2D_kernelPfS_' to stream 0, gridDim= (8,32,1) blockDim = (32,8,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 51 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 51 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 51 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 51 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 51 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 51 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 51 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 51 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 51 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 51 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 51 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 51 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 51 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 51 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 51 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 51 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 51 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 51 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 51 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 51 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 51 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 51 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 51 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 51 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 51 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 51 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 51 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 51 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 51 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 51 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 51 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 51 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 51 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 51 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 51 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 51 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 51 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 51 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 51 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 51 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 51 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 51 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 51 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 51 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 51 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 51 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 51 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 51 '_Z20Convolution2D_kernelPfS_'
Destroy streams for kernel 51: size 0
kernel_name = _Z20Convolution2D_kernelPfS_ 
kernel_launch_uid = 51 
gpu_sim_cycle = 174266
gpu_sim_insn = 3116148
gpu_ipc =      17.8816
gpu_tot_sim_cycle = 22538969
gpu_tot_sim_insn = 158923548
gpu_tot_ipc =       7.0511
gpu_tot_issued_cta = 13056
max_total_param_size = 0
gpu_stall_dramfull = 3301678
gpu_stall_icnt2sh    = 690266
partiton_reqs_in_parallel = 1327532
partiton_reqs_in_parallel_total    = 69049342
partiton_level_parallism =       7.6178
partiton_level_parallism_total  =       3.1225
partiton_reqs_in_parallel_util = 1327532
partiton_reqs_in_parallel_util_total    = 69049342
gpu_sim_cycle_parition_util = 173404
gpu_tot_sim_cycle_parition_util    = 8989773
partiton_level_parallism_util =       7.6557
partiton_level_parallism_util_total  =       7.6804
partiton_replys_in_parallel = 30988
partiton_replys_in_parallel_total    = 1549540
L2_BW  =      16.8545 GB/Sec
L2_BW_total  =       6.6467 GB/Sec
gpu_total_sim_rate=32539

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2599776
	L1I_total_cache_misses = 2458
	L1I_total_cache_miss_rate = 0.0009
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6851
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 208896
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0086
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 5054
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 207104
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5054
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2597318
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2458
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6851
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 208896
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2599776
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
5264, 5712, 5712, 5712, 5712, 5712, 5712, 5456, 3248, 3248, 3248, 3248, 3248, 3248, 3248, 3024, 2856, 2856, 2856, 2856, 2856, 2856, 2856, 2856, 2856, 2856, 2856, 2856, 2856, 2856, 2856, 2856, 2856, 2856, 2856, 2856, 2856, 2856, 2856, 2856, 2856, 2856, 2856, 2856, 2856, 2856, 2856, 2856, 2856, 2856, 2856, 2856, 2856, 2856, 2856, 2856, 2856, 2856, 2856, 2856, 2856, 2856, 2856, 2856, 
gpgpu_n_tot_thrd_icount = 162991104
gpgpu_n_tot_w_icount = 5093472
gpgpu_n_stall_shd_mem = 15305248
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1476756
gpgpu_n_mem_write_global = 103632
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 29612844
gpgpu_n_store_insn = 3290316
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6684672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 5054
gpgpu_stall_shd_mem[c_mem][bk_conf] = 5054
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 13820122
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1480072
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5967016	W0_Idle:452242125	W0_Scoreboard:52873571	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:777240	W32:4316232
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 11814048 {8:1476756,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 14093952 {136:103632,}
traffic_breakdown_coretomem[INST_ACC_R] = 896 {8:112,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 148608288 {40:544068,136:932688,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 829056 {8:103632,}
traffic_breakdown_memtocore[INST_ACC_R] = 15232 {136:112,}
maxmrqlatency = 114 
maxdqlatency = 0 
maxmflatency = 194603 
averagemflatency = 6048 
max_icnt2mem_latency = 194369 
max_icnt2sh_latency = 22538968 
mrq_lat_table:2228 	830 	630 	894 	2779 	2842 	2026 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	223531 	633936 	411920 	41785 	50115 	84350 	43970 	10974 	21512 	42551 	15772 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	77385 	7198 	32205 	105155 	199172 	270305 	491688 	96625 	38143 	46602 	86283 	39010 	11005 	21472 	42549 	15731 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	969933 	463607 	42470 	774 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1656 	1168 	5304 	9816 	18632 	39496 	
mf_lat_pw_table:27560 	0 	0 	0 	0 	0 	0 	531 	181 	538 	444 	266 	158 	246 	330 	682 	1251 	439 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[1]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[2]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[3]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
maximum service time to same row:
dram[0]:    135462    135463    140671    140673    129043    129042    117224    117225    101597    101597     72941     72940    162909    162910    173329    173330 
dram[1]:    135463    135462    140671    140673    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[2]:    135462    135463    140672    140672    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[3]:    135463    135462    140672    140672    129042    129044    117224    117225    101597    101597     72941     72939    162909    162910    173329    173330 
average row accesses per activate:
dram[0]: 17.272728 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[1]: 17.181818 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[2]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[3]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
average row locality = 12229/896 = 13.648438
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[1]:       127       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[2]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[3]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
total reads: 8165
bank skew: 128/126 = 1.02
chip skew: 2043/2040 = 1.00
number of total write accesses:
dram[0]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[1]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[2]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[3]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
total reads: 4064
bank skew: 64/62 = 1.03
chip skew: 1016/1016 = 1.00
average mf latency per bank:
dram[0]:     701019    725200    846458    866250    797801    812058    882891    905060    958009    983522    991461   1009966    463978    480839    541245    562064
dram[1]:     728007    728421    858136    856374    802818    809203    900330    895919    980060    972261   1008833   1005503    491802    484891    557055    561517
dram[2]:     736220    725916    864975    876088    812750    814814    900208    901175    968272    979641   1002494   1013226    483513    483243    563234    560004
dram[3]:     727851    668407    866978    794927    809917    737079    893849    821009    970481    896185   1011672    915943    490434    445795    556317    515779
maximum mf latency per bank:
dram[0]:     181595    181568    178972    178956    194603    194599    194602    194598    194354    194336    191729    191726    178995    178995    181303    181296
dram[1]:     181581    181567    178952    178955    194585    194598    194599    194597    194347    194335    191727    191724    178992    178995    181296    181295
dram[2]:     181566    181578    178952    178952    194602    194588    194598    194603    194347    194334    191733    191717    178992    178994    181303    181288
dram[3]:     181574    181588    178947    178960    194586    194600    194603    194595    194347    194339    191729    191723    178991    178992    181300    181294
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17101212 n_nop=17088520 n_act=236 n_pre=220 n_req=3059 n_rd=8172 n_write=4064 bw_util=0.001431
n_activity=38187 dram_eff=0.6408
bk0: 512a 17097568i bk1: 508a 17097032i bk2: 512a 17097467i bk3: 512a 17096911i bk4: 512a 17097362i bk5: 512a 17096829i bk6: 512a 17097414i bk7: 512a 17096872i bk8: 512a 17097410i bk9: 512a 17096867i bk10: 512a 17097275i bk11: 512a 17096735i bk12: 512a 17097493i bk13: 512a 17096927i bk14: 504a 17097523i bk15: 504a 17096952i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.00985603
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17101212 n_nop=17088522 n_act=237 n_pre=221 n_req=3058 n_rd=8168 n_write=4064 bw_util=0.001431
n_activity=38121 dram_eff=0.6417
bk0: 508a 17097564i bk1: 508a 17097026i bk2: 512a 17097456i bk3: 512a 17096910i bk4: 512a 17097381i bk5: 512a 17096828i bk6: 512a 17097400i bk7: 512a 17096874i bk8: 512a 17097400i bk9: 512a 17096871i bk10: 512a 17097283i bk11: 512a 17096744i bk12: 512a 17097476i bk13: 512a 17096946i bk14: 504a 17097486i bk15: 504a 17096950i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.00988445
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17101212 n_nop=17088536 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.00143
n_activity=37888 dram_eff=0.6453
bk0: 504a 17097608i bk1: 504a 17097045i bk2: 512a 17097486i bk3: 512a 17096920i bk4: 512a 17097395i bk5: 512a 17096834i bk6: 512a 17097413i bk7: 512a 17096874i bk8: 512a 17097415i bk9: 512a 17096872i bk10: 512a 17097295i bk11: 512a 17096744i bk12: 512a 17097441i bk13: 512a 17096885i bk14: 504a 17097436i bk15: 504a 17096911i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00977492
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17101212 n_nop=17088536 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.00143
n_activity=37892 dram_eff=0.6452
bk0: 504a 17097622i bk1: 504a 17097062i bk2: 512a 17097483i bk3: 512a 17096932i bk4: 512a 17097402i bk5: 512a 17096845i bk6: 512a 17097418i bk7: 512a 17096885i bk8: 512a 17097417i bk9: 512a 17096881i bk10: 512a 17097304i bk11: 512a 17096765i bk12: 512a 17097434i bk13: 512a 17096913i bk14: 504a 17097432i bk15: 504a 17096914i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.00985071

========= L2 cache stats =========
L2_cache_bank[0]: Access = 168458, Miss = 1022, Miss_rate = 0.006, Pending_hits = 1370, Reservation_fails = 0
L2_cache_bank[1]: Access = 207292, Miss = 1021, Miss_rate = 0.005, Pending_hits = 1338, Reservation_fails = 0
L2_cache_bank[2]: Access = 207292, Miss = 1021, Miss_rate = 0.005, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[3]: Access = 207292, Miss = 1021, Miss_rate = 0.005, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[4]: Access = 207264, Miss = 1020, Miss_rate = 0.005, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[5]: Access = 207264, Miss = 1020, Miss_rate = 0.005, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[6]: Access = 207264, Miss = 1020, Miss_rate = 0.005, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[7]: Access = 168402, Miss = 1020, Miss_rate = 0.006, Pending_hits = 654, Reservation_fails = 0
L2_total_cache_accesses = 1580528
L2_total_cache_misses = 8165
L2_total_cache_miss_rate = 0.0052
L2_total_cache_pending_hits = 9956
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1462794
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9866
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 99568
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 63
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1476756
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 103632
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 112
L2_cache_data_port_util = 0.063
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=5855852
icnt_total_pkts_simt_to_mem=1995056
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 203.45
	minimum = 6
	maximum = 1692
Network latency average = 107.422
	minimum = 6
	maximum = 1257
Slowest packet = 3100222
Flit latency average = 47.887
	minimum = 6
	maximum = 1257
Slowest flit = 7698221
Fragmentation average = 0.00358203
	minimum = 0
	maximum = 91
Injected packet rate average = 0.00355642
	minimum = 0 (at node 36)
	maximum = 0.0116604 (at node 29)
Accepted packet rate average = 0.00355642
	minimum = 0 (at node 36)
	maximum = 0.0116604 (at node 29)
Injected flit rate average = 0.00883275
	minimum = 0 (at node 36)
	maximum = 0.042269 (at node 29)
Accepted flit rate average= 0.00883275
	minimum = 0 (at node 36)
	maximum = 0.0145755 (at node 29)
Injected packet length average = 2.48361
Accepted packet length average = 2.48361
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 195.336 (51 samples)
	minimum = 6 (51 samples)
	maximum = 1765.31 (51 samples)
Network latency average = 103.64 (51 samples)
	minimum = 6 (51 samples)
	maximum = 1366.8 (51 samples)
Flit latency average = 46.4864 (51 samples)
	minimum = 6 (51 samples)
	maximum = 1366.8 (51 samples)
Fragmentation average = 0.0146841 (51 samples)
	minimum = 0 (51 samples)
	maximum = 395.157 (51 samples)
Injected packet rate average = 0.00348939 (51 samples)
	minimum = 0 (51 samples)
	maximum = 0.0114409 (51 samples)
Accepted packet rate average = 0.00348939 (51 samples)
	minimum = 0 (51 samples)
	maximum = 0.0114409 (51 samples)
Injected flit rate average = 0.00866633 (51 samples)
	minimum = 0 (51 samples)
	maximum = 0.0414745 (51 samples)
Accepted flit rate average = 0.00866633 (51 samples)
	minimum = 0 (51 samples)
	maximum = 0.0143009 (51 samples)
Injected packet size average = 2.48362 (51 samples)
Accepted packet size average = 2.48362 (51 samples)
Hops average = 1 (51 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 21 min, 24 sec (4884 sec)
gpgpu_simulation_rate = 32539 (inst/sec)
gpgpu_simulation_rate = 4614 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400f19 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20Convolution2D_kernelPfS_' to stream 0, gridDim= (8,32,1) blockDim = (32,8,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 52 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 52 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 52 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 52 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 52 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 52 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 52 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 52 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 52 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 52 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 52 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 52 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 52 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 52 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 52 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 52 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 52 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 52 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 52 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 52 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 52 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 52 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 52 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 52 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 52 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 52 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 52 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 52 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 52 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 52 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 52 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 52 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 52 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 52 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 52 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 52 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 52 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 52 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 52 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 52 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 52 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 52 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 52 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 52 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 52 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 52 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 52 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 52 '_Z20Convolution2D_kernelPfS_'
Destroy streams for kernel 52: size 0
kernel_name = _Z20Convolution2D_kernelPfS_ 
kernel_launch_uid = 52 
gpu_sim_cycle = 174330
gpu_sim_insn = 3116148
gpu_ipc =      17.8750
gpu_tot_sim_cycle = 22975439
gpu_tot_sim_insn = 162039696
gpu_tot_ipc =       7.0527
gpu_tot_issued_cta = 13312
max_total_param_size = 0
gpu_stall_dramfull = 3369289
gpu_stall_icnt2sh    = 705449
partiton_reqs_in_parallel = 1327029
partiton_reqs_in_parallel_total    = 70376874
partiton_level_parallism =       7.6122
partiton_level_parallism_total  =       3.1209
partiton_reqs_in_parallel_util = 1327029
partiton_reqs_in_parallel_util_total    = 70376874
gpu_sim_cycle_parition_util = 173033
gpu_tot_sim_cycle_parition_util    = 9163177
partiton_level_parallism_util =       7.6692
partiton_level_parallism_util_total  =       7.6802
partiton_replys_in_parallel = 30988
partiton_replys_in_parallel_total    = 1580528
L2_BW  =      16.8483 GB/Sec
L2_BW_total  =       6.6482 GB/Sec
gpu_total_sim_rate=32525

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2650752
	L1I_total_cache_misses = 2458
	L1I_total_cache_miss_rate = 0.0009
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6851
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 212992
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0084
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 5054
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 211200
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5054
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2648294
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2458
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6851
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 212992
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2650752
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
5376, 5824, 5824, 5824, 5824, 5824, 5824, 5568, 3304, 3304, 3304, 3304, 3304, 3304, 3304, 3080, 2912, 2912, 2912, 2912, 2912, 2912, 2912, 2912, 2912, 2912, 2912, 2912, 2912, 2912, 2912, 2912, 2912, 2912, 2912, 2912, 2912, 2912, 2912, 2912, 2912, 2912, 2912, 2912, 2912, 2912, 2912, 2912, 2912, 2912, 2912, 2912, 2912, 2912, 2912, 2912, 2912, 2912, 2912, 2912, 2912, 2912, 2912, 2912, 
gpgpu_n_tot_thrd_icount = 166187008
gpgpu_n_tot_w_icount = 5193344
gpgpu_n_stall_shd_mem = 15617758
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1505712
gpgpu_n_mem_write_global = 105664
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 30193488
gpgpu_n_store_insn = 3354832
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6815744
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 5054
gpgpu_stall_shd_mem[c_mem][bk_conf] = 5054
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 14100680
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1512024
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6082970	W0_Idle:461097516	W0_Scoreboard:53573538	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:792480	W32:4400864
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12045696 {8:1505712,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 14370304 {136:105664,}
traffic_breakdown_coretomem[INST_ACC_R] = 896 {8:112,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 151522176 {40:554736,136:950976,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 845312 {8:105664,}
traffic_breakdown_memtocore[INST_ACC_R] = 15232 {136:112,}
maxmrqlatency = 114 
maxdqlatency = 0 
maxmflatency = 194603 
averagemflatency = 6035 
max_icnt2mem_latency = 194369 
max_icnt2sh_latency = 22975438 
mrq_lat_table:2228 	830 	630 	894 	2779 	2842 	2026 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	227247 	646805 	420239 	42651 	51042 	86212 	44819 	11142 	21915 	43336 	15996 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	78046 	7321 	32897 	107516 	203311 	275755 	501396 	98638 	39008 	47327 	88272 	39693 	11173 	21876 	43333 	15954 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	988070 	473422 	43445 	788 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1656 	1168 	5304 	9816 	18632 	39496 	
mf_lat_pw_table:29592 	0 	0 	0 	0 	0 	0 	537 	184 	551 	450 	273 	162 	250 	335 	694 	1277 	446 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[1]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[2]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[3]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
maximum service time to same row:
dram[0]:    135462    135463    140671    140673    129043    129042    117224    117225    101597    101597     72941     72940    162909    162910    173329    173330 
dram[1]:    135463    135462    140671    140673    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[2]:    135462    135463    140672    140672    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[3]:    135463    135462    140672    140672    129042    129044    117224    117225    101597    101597     72941     72939    162909    162910    173329    173330 
average row accesses per activate:
dram[0]: 17.272728 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[1]: 17.181818 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[2]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[3]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
average row locality = 12229/896 = 13.648438
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[1]:       127       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[2]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[3]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
total reads: 8165
bank skew: 128/126 = 1.02
chip skew: 2043/2040 = 1.00
number of total write accesses:
dram[0]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[1]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[2]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[3]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
total reads: 4064
bank skew: 64/62 = 1.03
chip skew: 1016/1016 = 1.00
average mf latency per bank:
dram[0]:     714181    738718    860297    880319    809694    824237    898590    921123    973668    999237   1012887   1031711    472613    489646    549558    570665
dram[1]:     741955    741814    872029    870366    814745    821094    916234    911736    995704    988059   1030335   1027189    500760    493712    565862    570192
dram[2]:     749770    739705    879350    890223    824948    826934    916168    917084    984326    995632   1024403   1035115    492404    492076    571978    568649
dram[3]:     741621    681149    881082    808151    821904    748251    909581    835915    986314    910957   1033264    936565    499245    454043    564822    523831
maximum mf latency per bank:
dram[0]:     181595    181568    178972    178956    194603    194599    194602    194598    194354    194336    191729    191726    178995    178995    181303    181296
dram[1]:     181581    181567    178952    178955    194585    194598    194599    194597    194347    194335    191727    191724    178992    178995    181296    181295
dram[2]:     181566    181578    178952    178952    194602    194588    194598    194603    194347    194334    191733    191717    178992    178994    181303    181288
dram[3]:     181574    181588    178947    178960    194586    194600    194603    194595    194347    194339    191729    191723    178991    178992    181300    181294
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17424916 n_nop=17412224 n_act=236 n_pre=220 n_req=3059 n_rd=8172 n_write=4064 bw_util=0.001404
n_activity=38187 dram_eff=0.6408
bk0: 512a 17421272i bk1: 508a 17420736i bk2: 512a 17421171i bk3: 512a 17420615i bk4: 512a 17421066i bk5: 512a 17420533i bk6: 512a 17421118i bk7: 512a 17420576i bk8: 512a 17421114i bk9: 512a 17420571i bk10: 512a 17420979i bk11: 512a 17420439i bk12: 512a 17421197i bk13: 512a 17420631i bk14: 504a 17421227i bk15: 504a 17420656i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.00967293
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17424916 n_nop=17412226 n_act=237 n_pre=221 n_req=3058 n_rd=8168 n_write=4064 bw_util=0.001404
n_activity=38121 dram_eff=0.6417
bk0: 508a 17421268i bk1: 508a 17420730i bk2: 512a 17421160i bk3: 512a 17420614i bk4: 512a 17421085i bk5: 512a 17420532i bk6: 512a 17421104i bk7: 512a 17420578i bk8: 512a 17421104i bk9: 512a 17420575i bk10: 512a 17420987i bk11: 512a 17420448i bk12: 512a 17421180i bk13: 512a 17420650i bk14: 504a 17421190i bk15: 504a 17420654i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.00970082
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17424916 n_nop=17412240 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.001403
n_activity=37888 dram_eff=0.6453
bk0: 504a 17421312i bk1: 504a 17420749i bk2: 512a 17421190i bk3: 512a 17420624i bk4: 512a 17421099i bk5: 512a 17420538i bk6: 512a 17421117i bk7: 512a 17420578i bk8: 512a 17421119i bk9: 512a 17420576i bk10: 512a 17420999i bk11: 512a 17420448i bk12: 512a 17421145i bk13: 512a 17420589i bk14: 504a 17421140i bk15: 504a 17420615i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00959333
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17424916 n_nop=17412240 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.001403
n_activity=37892 dram_eff=0.6452
bk0: 504a 17421326i bk1: 504a 17420766i bk2: 512a 17421187i bk3: 512a 17420636i bk4: 512a 17421106i bk5: 512a 17420549i bk6: 512a 17421122i bk7: 512a 17420589i bk8: 512a 17421121i bk9: 512a 17420585i bk10: 512a 17421008i bk11: 512a 17420469i bk12: 512a 17421138i bk13: 512a 17420617i bk14: 504a 17421136i bk15: 504a 17420618i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.00966771

========= L2 cache stats =========
L2_cache_bank[0]: Access = 171760, Miss = 1022, Miss_rate = 0.006, Pending_hits = 1370, Reservation_fails = 0
L2_cache_bank[1]: Access = 211356, Miss = 1021, Miss_rate = 0.005, Pending_hits = 1338, Reservation_fails = 0
L2_cache_bank[2]: Access = 211356, Miss = 1021, Miss_rate = 0.005, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[3]: Access = 211356, Miss = 1021, Miss_rate = 0.005, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[4]: Access = 211328, Miss = 1020, Miss_rate = 0.005, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[5]: Access = 211328, Miss = 1020, Miss_rate = 0.005, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[6]: Access = 211328, Miss = 1020, Miss_rate = 0.005, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[7]: Access = 171704, Miss = 1020, Miss_rate = 0.006, Pending_hits = 654, Reservation_fails = 0
L2_total_cache_accesses = 1611516
L2_total_cache_misses = 8165
L2_total_cache_miss_rate = 0.0051
L2_total_cache_pending_hits = 9956
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1491750
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9866
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 101600
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 63
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1505712
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 105664
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 112
L2_cache_data_port_util = 0.063
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=5970660
icnt_total_pkts_simt_to_mem=2034172
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 203.676
	minimum = 6
	maximum = 2668
Network latency average = 107.892
	minimum = 6
	maximum = 1774
Slowest packet = 3162216
Flit latency average = 48.3268
	minimum = 6
	maximum = 1774
Slowest flit = 7925576
Fragmentation average = 0.00895508
	minimum = 0
	maximum = 344
Injected packet rate average = 0.00355512
	minimum = 0 (at node 36)
	maximum = 0.0116561 (at node 29)
Accepted packet rate average = 0.00355512
	minimum = 0 (at node 36)
	maximum = 0.0116561 (at node 29)
Injected flit rate average = 0.00882951
	minimum = 0 (at node 36)
	maximum = 0.0422534 (at node 29)
Accepted flit rate average= 0.00882951
	minimum = 0 (at node 36)
	maximum = 0.0145702 (at node 29)
Injected packet length average = 2.48361
Accepted packet length average = 2.48361
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 195.496 (52 samples)
	minimum = 6 (52 samples)
	maximum = 1782.67 (52 samples)
Network latency average = 103.721 (52 samples)
	minimum = 6 (52 samples)
	maximum = 1374.63 (52 samples)
Flit latency average = 46.5218 (52 samples)
	minimum = 6 (52 samples)
	maximum = 1374.63 (52 samples)
Fragmentation average = 0.0145739 (52 samples)
	minimum = 0 (52 samples)
	maximum = 394.173 (52 samples)
Injected packet rate average = 0.00349066 (52 samples)
	minimum = 0 (52 samples)
	maximum = 0.0114451 (52 samples)
Accepted packet rate average = 0.00349066 (52 samples)
	minimum = 0 (52 samples)
	maximum = 0.0114451 (52 samples)
Injected flit rate average = 0.00866947 (52 samples)
	minimum = 0 (52 samples)
	maximum = 0.0414894 (52 samples)
Accepted flit rate average = 0.00866947 (52 samples)
	minimum = 0 (52 samples)
	maximum = 0.0143061 (52 samples)
Injected packet size average = 2.48362 (52 samples)
Accepted packet size average = 2.48362 (52 samples)
Hops average = 1 (52 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 23 min, 2 sec (4982 sec)
gpgpu_simulation_rate = 32525 (inst/sec)
gpgpu_simulation_rate = 4611 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400f19 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20Convolution2D_kernelPfS_' to stream 0, gridDim= (8,32,1) blockDim = (32,8,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 53 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 53 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 53 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 53 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 53 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 53 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 53 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 53 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 53 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 53 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 53 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 53 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 53 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 53 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 53 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 53 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 53 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 53 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 53 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 53 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 53 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 53 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 53 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 53 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 53 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 53 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 53 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 53 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 53 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 53 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 53 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 53 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 53 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 53 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 53 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 53 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 53 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 53 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 53 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 53 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 53 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 53 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 53 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 53 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 53 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 53 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 53 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 53 '_Z20Convolution2D_kernelPfS_'
Destroy streams for kernel 53: size 0
kernel_name = _Z20Convolution2D_kernelPfS_ 
kernel_launch_uid = 53 
gpu_sim_cycle = 174189
gpu_sim_insn = 3116148
gpu_ipc =      17.8895
gpu_tot_sim_cycle = 23411768
gpu_tot_sim_insn = 165155844
gpu_tot_ipc =       7.0544
gpu_tot_issued_cta = 13568
max_total_param_size = 0
gpu_stall_dramfull = 3436906
gpu_stall_icnt2sh    = 719728
partiton_reqs_in_parallel = 1325895
partiton_reqs_in_parallel_total    = 71703903
partiton_level_parallism =       7.6118
partiton_level_parallism_total  =       3.1194
partiton_reqs_in_parallel_util = 1325895
partiton_reqs_in_parallel_util_total    = 71703903
gpu_sim_cycle_parition_util = 172821
gpu_tot_sim_cycle_parition_util    = 9336210
partiton_level_parallism_util =       7.6721
partiton_level_parallism_util_total  =       7.6800
partiton_replys_in_parallel = 30988
partiton_replys_in_parallel_total    = 1611516
L2_BW  =      16.8620 GB/Sec
L2_BW_total  =       6.6498 GB/Sec
gpu_total_sim_rate=32389

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2701728
	L1I_total_cache_misses = 2458
	L1I_total_cache_miss_rate = 0.0009
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6851
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 217088
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0083
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 5054
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 215296
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5054
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2699270
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2458
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6851
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 217088
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2701728
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
5488, 5936, 5936, 5936, 5936, 5936, 5936, 5680, 3360, 3360, 3360, 3360, 3360, 3360, 3360, 3136, 2968, 2968, 2968, 2968, 2968, 2968, 2968, 2968, 2968, 2968, 2968, 2968, 2968, 2968, 2968, 2968, 2968, 2968, 2968, 2968, 2968, 2968, 2968, 2968, 2968, 2968, 2968, 2968, 2968, 2968, 2968, 2968, 2968, 2968, 2968, 2968, 2968, 2968, 2968, 2968, 2968, 2968, 2968, 2968, 2968, 2968, 2968, 2968, 
gpgpu_n_tot_thrd_icount = 169382912
gpgpu_n_tot_w_icount = 5293216
gpgpu_n_stall_shd_mem = 15930289
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1534668
gpgpu_n_mem_write_global = 107696
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 30774132
gpgpu_n_store_insn = 3419348
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6946816
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 5054
gpgpu_stall_shd_mem[c_mem][bk_conf] = 5054
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 14383257
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1541978
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6216821	W0_Idle:469947819	W0_Scoreboard:54252640	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:807720	W32:4485496
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12277344 {8:1534668,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 14646656 {136:107696,}
traffic_breakdown_coretomem[INST_ACC_R] = 896 {8:112,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 154436064 {40:565404,136:969264,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 861568 {8:107696,}
traffic_breakdown_memtocore[INST_ACC_R] = 15232 {136:112,}
maxmrqlatency = 114 
maxdqlatency = 0 
maxmflatency = 194603 
averagemflatency = 6029 
max_icnt2mem_latency = 194369 
max_icnt2sh_latency = 23411767 
mrq_lat_table:2228 	830 	630 	894 	2779 	2842 	2026 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	231035 	659552 	428718 	43418 	52055 	88068 	45558 	11289 	22270 	44147 	16282 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	78701 	7459 	33515 	110123 	207819 	280573 	511383 	100527 	39723 	48227 	90214 	40305 	11320 	22233 	44143 	16239 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1006784 	482620 	44484 	793 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1656 	1168 	5304 	9816 	18632 	39496 	
mf_lat_pw_table:31624 	0 	0 	0 	0 	0 	0 	543 	187 	559 	463 	278 	163 	254 	339 	705 	1303 	455 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[1]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[2]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[3]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
maximum service time to same row:
dram[0]:    135462    135463    140671    140673    129043    129042    117224    117225    101597    101597     72941     72940    162909    162910    173329    173330 
dram[1]:    135463    135462    140671    140673    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[2]:    135462    135463    140672    140672    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[3]:    135463    135462    140672    140672    129042    129044    117224    117225    101597    101597     72941     72939    162909    162910    173329    173330 
average row accesses per activate:
dram[0]: 17.272728 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[1]: 17.181818 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[2]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[3]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
average row locality = 12229/896 = 13.648438
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[1]:       127       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[2]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[3]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
total reads: 8165
bank skew: 128/126 = 1.02
chip skew: 2043/2040 = 1.00
number of total write accesses:
dram[0]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[1]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[2]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[3]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
total reads: 4064
bank skew: 64/62 = 1.03
chip skew: 1016/1016 = 1.00
average mf latency per bank:
dram[0]:     727932    752829    876472    896794    824236    839229    915703    938814    990616   1016639   1033478   1052412    476960    494395    560060    581560
dram[1]:     756025    755941    888278    886675    829520    835814    933748    929242   1012839   1005233   1051020   1048060    505398    498417    576569    580911
dram[2]:     764298    754019    895850    906707    839787    841945    933663    934555   1001485   1013018   1045239   1056005    497192    496805    582819    579476
dram[3]:     756055    694578    897440    823663    836684    762185    926995    852437   1003616    927148   1053985    956199    503891    458164    575511    534057
maximum mf latency per bank:
dram[0]:     181595    181568    178972    178956    194603    194599    194602    194598    194354    194336    191729    191726    178995    178995    181303    181296
dram[1]:     181581    181567    178952    178955    194585    194598    194599    194597    194347    194335    191727    191724    178992    178995    181296    181295
dram[2]:     181566    181578    178952    178952    194602    194588    194598    194603    194347    194334    191733    191717    178992    178994    181303    181288
dram[3]:     181574    181588    178947    178960    194586    194600    194603    194595    194347    194339    191729    191723    178991    178992    181300    181294
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17748358 n_nop=17735666 n_act=236 n_pre=220 n_req=3059 n_rd=8172 n_write=4064 bw_util=0.001379
n_activity=38187 dram_eff=0.6408
bk0: 512a 17744714i bk1: 508a 17744178i bk2: 512a 17744613i bk3: 512a 17744057i bk4: 512a 17744508i bk5: 512a 17743975i bk6: 512a 17744560i bk7: 512a 17744018i bk8: 512a 17744556i bk9: 512a 17744013i bk10: 512a 17744421i bk11: 512a 17743881i bk12: 512a 17744639i bk13: 512a 17744073i bk14: 504a 17744669i bk15: 504a 17744098i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.00949665
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17748358 n_nop=17735668 n_act=237 n_pre=221 n_req=3058 n_rd=8168 n_write=4064 bw_util=0.001378
n_activity=38121 dram_eff=0.6417
bk0: 508a 17744710i bk1: 508a 17744172i bk2: 512a 17744602i bk3: 512a 17744056i bk4: 512a 17744527i bk5: 512a 17743974i bk6: 512a 17744546i bk7: 512a 17744020i bk8: 512a 17744546i bk9: 512a 17744017i bk10: 512a 17744429i bk11: 512a 17743890i bk12: 512a 17744622i bk13: 512a 17744092i bk14: 504a 17744632i bk15: 504a 17744096i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.00952404
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17748358 n_nop=17735682 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.001377
n_activity=37888 dram_eff=0.6453
bk0: 504a 17744754i bk1: 504a 17744191i bk2: 512a 17744632i bk3: 512a 17744066i bk4: 512a 17744541i bk5: 512a 17743980i bk6: 512a 17744559i bk7: 512a 17744020i bk8: 512a 17744561i bk9: 512a 17744018i bk10: 512a 17744441i bk11: 512a 17743890i bk12: 512a 17744587i bk13: 512a 17744031i bk14: 504a 17744582i bk15: 504a 17744057i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00941851
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17748358 n_nop=17735682 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.001377
n_activity=37892 dram_eff=0.6452
bk0: 504a 17744768i bk1: 504a 17744208i bk2: 512a 17744629i bk3: 512a 17744078i bk4: 512a 17744548i bk5: 512a 17743991i bk6: 512a 17744564i bk7: 512a 17744031i bk8: 512a 17744563i bk9: 512a 17744027i bk10: 512a 17744450i bk11: 512a 17743911i bk12: 512a 17744580i bk13: 512a 17744059i bk14: 504a 17744578i bk15: 504a 17744060i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.00949153

========= L2 cache stats =========
L2_cache_bank[0]: Access = 175062, Miss = 1022, Miss_rate = 0.006, Pending_hits = 1370, Reservation_fails = 0
L2_cache_bank[1]: Access = 215420, Miss = 1021, Miss_rate = 0.005, Pending_hits = 1338, Reservation_fails = 0
L2_cache_bank[2]: Access = 215420, Miss = 1021, Miss_rate = 0.005, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[3]: Access = 215420, Miss = 1021, Miss_rate = 0.005, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[4]: Access = 215392, Miss = 1020, Miss_rate = 0.005, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[5]: Access = 215392, Miss = 1020, Miss_rate = 0.005, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[6]: Access = 215392, Miss = 1020, Miss_rate = 0.005, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[7]: Access = 175006, Miss = 1020, Miss_rate = 0.006, Pending_hits = 654, Reservation_fails = 0
L2_total_cache_accesses = 1642504
L2_total_cache_misses = 8165
L2_total_cache_miss_rate = 0.0050
L2_total_cache_pending_hits = 9956
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1520706
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9866
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 103632
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 63
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1534668
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 107696
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 112
L2_cache_data_port_util = 0.063
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=6085468
icnt_total_pkts_simt_to_mem=2073288
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 203.219
	minimum = 6
	maximum = 2616
Network latency average = 107.594
	minimum = 6
	maximum = 1820
Slowest packet = 3224339
Flit latency average = 48.2157
	minimum = 6
	maximum = 1820
Slowest flit = 8089402
Fragmentation average = 0.0163934
	minimum = 0
	maximum = 485
Injected packet rate average = 0.00355799
	minimum = 0 (at node 36)
	maximum = 0.0116656 (at node 29)
Accepted packet rate average = 0.00355799
	minimum = 0 (at node 36)
	maximum = 0.0116656 (at node 29)
Injected flit rate average = 0.00883666
	minimum = 0 (at node 36)
	maximum = 0.0422876 (at node 29)
Accepted flit rate average= 0.00883666
	minimum = 0 (at node 36)
	maximum = 0.0145819 (at node 29)
Injected packet length average = 2.48361
Accepted packet length average = 2.48361
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 195.642 (53 samples)
	minimum = 6 (53 samples)
	maximum = 1798.4 (53 samples)
Network latency average = 103.795 (53 samples)
	minimum = 6 (53 samples)
	maximum = 1383.04 (53 samples)
Flit latency average = 46.5538 (53 samples)
	minimum = 6 (53 samples)
	maximum = 1383.04 (53 samples)
Fragmentation average = 0.0146082 (53 samples)
	minimum = 0 (53 samples)
	maximum = 395.887 (53 samples)
Injected packet rate average = 0.00349193 (53 samples)
	minimum = 0 (53 samples)
	maximum = 0.0114492 (53 samples)
Accepted packet rate average = 0.00349193 (53 samples)
	minimum = 0 (53 samples)
	maximum = 0.0114492 (53 samples)
Injected flit rate average = 0.00867263 (53 samples)
	minimum = 0 (53 samples)
	maximum = 0.0415045 (53 samples)
Accepted flit rate average = 0.00867263 (53 samples)
	minimum = 0 (53 samples)
	maximum = 0.0143113 (53 samples)
Injected packet size average = 2.48362 (53 samples)
Accepted packet size average = 2.48362 (53 samples)
Hops average = 1 (53 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 24 min, 59 sec (5099 sec)
gpgpu_simulation_rate = 32389 (inst/sec)
gpgpu_simulation_rate = 4591 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400f19 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20Convolution2D_kernelPfS_' to stream 0, gridDim= (8,32,1) blockDim = (32,8,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 54 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 54 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 54 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 54 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 54 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 54 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 54 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 54 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 54 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 54 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 54 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 54 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 54 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 54 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 54 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 54 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 54 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 54 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 54 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 54 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 54 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 54 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 54 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 54 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 54 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 54 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 54 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 54 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 54 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 54 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 54 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 54 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 54 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 54 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 54 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 54 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 54 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 54 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 54 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 54 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 54 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 54 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 54 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 54 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 54 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 54 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 54 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 54 '_Z20Convolution2D_kernelPfS_'
Destroy streams for kernel 54: size 0
kernel_name = _Z20Convolution2D_kernelPfS_ 
kernel_launch_uid = 54 
gpu_sim_cycle = 174168
gpu_sim_insn = 3116148
gpu_ipc =      17.8916
gpu_tot_sim_cycle = 23848076
gpu_tot_sim_insn = 168271992
gpu_tot_ipc =       7.0560
gpu_tot_issued_cta = 13824
max_total_param_size = 0
gpu_stall_dramfull = 3504297
gpu_stall_icnt2sh    = 733458
partiton_reqs_in_parallel = 1325953
partiton_reqs_in_parallel_total    = 73029798
partiton_level_parallism =       7.6131
partiton_level_parallism_total  =       3.1179
partiton_reqs_in_parallel_util = 1325953
partiton_reqs_in_parallel_util_total    = 73029798
gpu_sim_cycle_parition_util = 173376
gpu_tot_sim_cycle_parition_util    = 9509031
partiton_level_parallism_util =       7.6478
partiton_level_parallism_util_total  =       7.6795
partiton_replys_in_parallel = 30988
partiton_replys_in_parallel_total    = 1642504
L2_BW  =      16.8640 GB/Sec
L2_BW_total  =       6.6513 GB/Sec
gpu_total_sim_rate=32359

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2752704
	L1I_total_cache_misses = 2458
	L1I_total_cache_miss_rate = 0.0009
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6851
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 221184
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0081
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 5054
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 219392
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5054
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2750246
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2458
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6851
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 221184
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2752704
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
5600, 6048, 6048, 6048, 6048, 6048, 6048, 5792, 3416, 3416, 3416, 3416, 3416, 3416, 3416, 3192, 3024, 3024, 3024, 3024, 3024, 3024, 3024, 3024, 3024, 3024, 3024, 3024, 3024, 3024, 3024, 3024, 3024, 3024, 3024, 3024, 3024, 3024, 3024, 3024, 3024, 3024, 3024, 3024, 3024, 3024, 3024, 3024, 3024, 3024, 3024, 3024, 3024, 3024, 3024, 3024, 3024, 3024, 3024, 3024, 3024, 3024, 3024, 3024, 
gpgpu_n_tot_thrd_icount = 172578816
gpgpu_n_tot_w_icount = 5393088
gpgpu_n_stall_shd_mem = 16240953
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1563624
gpgpu_n_mem_write_global = 109728
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 31354776
gpgpu_n_store_insn = 3483864
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7077888
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 5054
gpgpu_stall_shd_mem[c_mem][bk_conf] = 5054
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 14662957
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1572942
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6340180	W0_Idle:478794436	W0_Scoreboard:54944904	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:822960	W32:4570128
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12508992 {8:1563624,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 14923008 {136:109728,}
traffic_breakdown_coretomem[INST_ACC_R] = 896 {8:112,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157349952 {40:576072,136:987552,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 877824 {8:109728,}
traffic_breakdown_memtocore[INST_ACC_R] = 15232 {136:112,}
maxmrqlatency = 114 
maxdqlatency = 0 
maxmflatency = 194603 
averagemflatency = 6018 
max_icnt2mem_latency = 194369 
max_icnt2sh_latency = 23848075 
mrq_lat_table:2228 	830 	630 	894 	2779 	2842 	2026 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	234654 	672519 	437126 	44287 	53114 	89648 	46476 	11459 	22650 	44902 	16545 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	79422 	7607 	34180 	112104 	211763 	286276 	521469 	102478 	40522 	49228 	91830 	41110 	11493 	22610 	44900 	16500 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1025443 	492036 	45343 	815 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1656 	1168 	5304 	9816 	18632 	39496 	
mf_lat_pw_table:33656 	0 	0 	0 	0 	0 	0 	549 	191 	568 	472 	284 	167 	256 	346 	718 	1327 	463 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[1]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[2]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
dram[3]:        30        30        24        24        24        24        32        32        32        32        24        24        32        32        32        32 
maximum service time to same row:
dram[0]:    135462    135463    140671    140673    129043    129042    117224    117225    101597    101597     72941     72940    162909    162910    173329    173330 
dram[1]:    135463    135462    140671    140673    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[2]:    135462    135463    140672    140672    129042    129043    117224    117225    101597    101597     72940     72941    162909    162910    173329    173330 
dram[3]:    135463    135462    140672    140672    129042    129044    117224    117225    101597    101597     72941     72939    162909    162910    173329    173330 
average row accesses per activate:
dram[0]: 17.272728 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[1]: 17.181818 17.181818 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[2]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
dram[3]: 20.888889 20.888889 17.454546 17.454546 12.800000 12.800000 13.714286 13.714286 13.714286 13.714286 10.105263 10.105263 12.000000 12.000000 14.461538 14.461538 
average row locality = 12229/896 = 13.648438
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[1]:       127       127       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[2]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
dram[3]:       126       126       128       128       128       128       128       128       128       128       128       128       128       128       126       126 
total reads: 8165
bank skew: 128/126 = 1.02
chip skew: 2043/2040 = 1.00
number of total write accesses:
dram[0]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[1]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[2]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
dram[3]:        62        62        64        64        64        64        64        64        64        64        64        64        64        64        62        62 
total reads: 4064
bank skew: 64/62 = 1.03
chip skew: 1016/1016 = 1.00
average mf latency per bank:
dram[0]:     738547    763906    891316    912066    837727    852995    932837    956404   1010721   1037358   1049560   1068944    485320    503161    567691    589588
dram[1]:     767210    767206    903296    901725    843018    849622    951112    946587   1033457   1025687   1067454   1064401    514341    507221    584492    589050
dram[2]:     775631    765116    911059    922241    853576    855755    951137    952128   1021823   1033600   1061389   1072493    505961    505598    590939    587559
dram[3]:     767032    705001    912647    837978    850382    775042    944286    868947   1023854    946722   1070474    971378    512877    466540    583442    541616
maximum mf latency per bank:
dram[0]:     181595    181568    178972    178956    194603    194599    194602    194598    194354    194336    191729    191726    178995    178995    181303    181296
dram[1]:     181581    181567    178952    178955    194585    194598    194599    194597    194347    194335    191727    191724    178992    178995    181296    181295
dram[2]:     181566    181578    178952    178952    194602    194588    194598    194603    194347    194334    191733    191717    178992    178994    181303    181288
dram[3]:     181574    181588    178947    178960    194586    194600    194603    194595    194347    194339    191729    191723    178991    178992    181300    181294
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18071761 n_nop=18059069 n_act=236 n_pre=220 n_req=3059 n_rd=8172 n_write=4064 bw_util=0.001354
n_activity=38187 dram_eff=0.6408
bk0: 512a 18068117i bk1: 508a 18067581i bk2: 512a 18068016i bk3: 512a 18067460i bk4: 512a 18067911i bk5: 512a 18067378i bk6: 512a 18067963i bk7: 512a 18067421i bk8: 512a 18067959i bk9: 512a 18067416i bk10: 512a 18067824i bk11: 512a 18067284i bk12: 512a 18068042i bk13: 512a 18067476i bk14: 504a 18068072i bk15: 504a 18067501i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.00932671
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18071761 n_nop=18059071 n_act=237 n_pre=221 n_req=3058 n_rd=8168 n_write=4064 bw_util=0.001354
n_activity=38121 dram_eff=0.6417
bk0: 508a 18068113i bk1: 508a 18067575i bk2: 512a 18068005i bk3: 512a 18067459i bk4: 512a 18067930i bk5: 512a 18067377i bk6: 512a 18067949i bk7: 512a 18067423i bk8: 512a 18067949i bk9: 512a 18067420i bk10: 512a 18067832i bk11: 512a 18067293i bk12: 512a 18068025i bk13: 512a 18067495i bk14: 504a 18068035i bk15: 504a 18067499i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0093536
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18071761 n_nop=18059085 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.001353
n_activity=37888 dram_eff=0.6453
bk0: 504a 18068157i bk1: 504a 18067594i bk2: 512a 18068035i bk3: 512a 18067469i bk4: 512a 18067944i bk5: 512a 18067383i bk6: 512a 18067962i bk7: 512a 18067423i bk8: 512a 18067964i bk9: 512a 18067421i bk10: 512a 18067844i bk11: 512a 18067293i bk12: 512a 18067990i bk13: 512a 18067434i bk14: 504a 18067985i bk15: 504a 18067460i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00924996
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18071761 n_nop=18059085 n_act=234 n_pre=218 n_req=3056 n_rd=8160 n_write=4064 bw_util=0.001353
n_activity=37892 dram_eff=0.6452
bk0: 504a 18068171i bk1: 504a 18067611i bk2: 512a 18068032i bk3: 512a 18067481i bk4: 512a 18067951i bk5: 512a 18067394i bk6: 512a 18067967i bk7: 512a 18067434i bk8: 512a 18067966i bk9: 512a 18067430i bk10: 512a 18067853i bk11: 512a 18067314i bk12: 512a 18067983i bk13: 512a 18067462i bk14: 504a 18067981i bk15: 504a 18067463i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.00932167

========= L2 cache stats =========
L2_cache_bank[0]: Access = 178364, Miss = 1022, Miss_rate = 0.006, Pending_hits = 1370, Reservation_fails = 0
L2_cache_bank[1]: Access = 219484, Miss = 1021, Miss_rate = 0.005, Pending_hits = 1338, Reservation_fails = 0
L2_cache_bank[2]: Access = 219484, Miss = 1021, Miss_rate = 0.005, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[3]: Access = 219484, Miss = 1021, Miss_rate = 0.005, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[4]: Access = 219456, Miss = 1020, Miss_rate = 0.005, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[5]: Access = 219456, Miss = 1020, Miss_rate = 0.005, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[6]: Access = 219456, Miss = 1020, Miss_rate = 0.005, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[7]: Access = 178308, Miss = 1020, Miss_rate = 0.006, Pending_hits = 654, Reservation_fails = 0
L2_total_cache_accesses = 1673492
L2_total_cache_misses = 8165
L2_total_cache_miss_rate = 0.0049
L2_total_cache_pending_hits = 9956
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1549662
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9866
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 105664
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 63
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1563624
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 109728
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 112
L2_cache_data_port_util = 0.063
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=6200276
icnt_total_pkts_simt_to_mem=2112404
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 203.242
	minimum = 6
	maximum = 1734
Network latency average = 107.857
	minimum = 6
	maximum = 1584
Slowest packet = 3286174
Flit latency average = 48.2074
	minimum = 6
	maximum = 1584
Slowest flit = 8262712
Fragmentation average = 0.0209597
	minimum = 0
	maximum = 673
Injected packet rate average = 0.00355842
	minimum = 0 (at node 36)
	maximum = 0.011667 (at node 29)
Accepted packet rate average = 0.00355842
	minimum = 0 (at node 36)
	maximum = 0.011667 (at node 29)
Injected flit rate average = 0.00883772
	minimum = 0 (at node 36)
	maximum = 0.0422927 (at node 29)
Accepted flit rate average= 0.00883772
	minimum = 0 (at node 36)
	maximum = 0.0145837 (at node 29)
Injected packet length average = 2.48361
Accepted packet length average = 2.48361
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 195.783 (54 samples)
	minimum = 6 (54 samples)
	maximum = 1797.2 (54 samples)
Network latency average = 103.87 (54 samples)
	minimum = 6 (54 samples)
	maximum = 1386.76 (54 samples)
Flit latency average = 46.5844 (54 samples)
	minimum = 6 (54 samples)
	maximum = 1386.76 (54 samples)
Fragmentation average = 0.0147258 (54 samples)
	minimum = 0 (54 samples)
	maximum = 401.019 (54 samples)
Injected packet rate average = 0.00349316 (54 samples)
	minimum = 0 (54 samples)
	maximum = 0.0114532 (54 samples)
Accepted packet rate average = 0.00349316 (54 samples)
	minimum = 0 (54 samples)
	maximum = 0.0114532 (54 samples)
Injected flit rate average = 0.00867568 (54 samples)
	minimum = 0 (54 samples)
	maximum = 0.0415191 (54 samples)
Accepted flit rate average = 0.00867568 (54 samples)
	minimum = 0 (54 samples)
	maximum = 0.0143164 (54 samples)
Injected packet size average = 2.48362 (54 samples)
Accepted packet size average = 2.48362 (54 samples)
Hops average = 1 (54 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 26 min, 40 sec (5200 sec)
gpgpu_simulation_rate = 32359 (inst/sec)
gpgpu_simulation_rate = 4586 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400f19 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20Convolution2D_kernelPfS_' to stream 0, gridDim= (8,32,1) blockDim = (32,8,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 55 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 55 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 55 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 55 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 55 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 55 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 55 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 55 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 55 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 55 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 55 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 55 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 55 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 55 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 55 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 55 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 55 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 55 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 55 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 55 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 55 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 55 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 55 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 55 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 55 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 55 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 55 '_Z20Convolution2D_kernelPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 55 '_Z20Convolution2D_kernelPfS_'
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 