{"hands_on_practices": [{"introduction": "The heart of an FPGA's reconfigurability lies in its most fundamental element: the Look-Up Table (LUT). Before you can build complex systems, you must first understand how to command these basic blocks. This practice will guide you through the process of translating a desired Boolean function into the raw binary configuration string that programs a single LUT, providing a foundational understanding of how FPGAs physically realize logic. [@problem_id:1934992]", "problem": "In a Field-Programmable Gate Array (FPGA), a fundamental logic element is the Look-Up Table (LUT). A $k$-input LUT can be configured to implement any arbitrary Boolean function of $k$ variables. This is achieved by programming its $2^k$ internal static memory cells, which store the function's truth table.\n\nConsider a 4-input LUT with inputs labeled $I_3, I_2, I_1, I_0$ and a single output $O$. The 16 configuration memory bits correspond to the LUT's output for each possible input combination, ordered from address $(I_3, I_2, I_1, I_0) = (0,0,0,0)$ to $(1,1,1,1)$.\n\nYou are tasked with configuring this LUT to implement the following 4-variable Boolean function:\n$$F(A, B, C, D) = (A \\oplus B) \\cdot (C \\odot D)$$\nwhere $\\oplus$ denotes the Exclusive OR (XOR) operation, and $\\odot$ denotes the Exclusive NOR (XNOR) operation.\n\nThe function variables $A, B, C, D$ are connected to the LUT inputs according to the following physical mapping:\n- $A$ is connected to $I_1$.\n- $B$ is connected to $I_0$.\n- $C$ is connected to $I_3$.\n- $D$ is connected to $I_2$.\n\nDetermine the 16-bit configuration string that must be loaded into the LUT's memory. Present your answer as a single binary string of 16 digits, with the first digit corresponding to the memory cell for address $(0,0,0,0)$ and the last digit for address $(1,1,1,1)$.", "solution": "A $k$-input LUT stores the output for each input address $(I_3, I_2, I_1, I_0)$ in a $2^{k}$-entry table. Here, with $k=4$, the required function is\n$$F(A,B,C,D)=(A \\oplus B)\\cdot(C \\odot D),$$\nwith the physical mapping $A \\to I_{1}$, $B \\to I_{0}$, $C \\to I_{3}$, $D \\to I_{2}$. Therefore, for an address $(i_3, i_2, i_1, i_0)$, the LUT output is\n$$O=(i_1 \\oplus i_0) \\cdot (i_3 \\odot i_2).$$\nBy definition, $x \\oplus y=1$ if and only if $x \\neq y$, and $x \\odot y=1$ if and only if $x=y$. Hence,\n- If $i_3=i_2$, then $(i_3 \\odot i_2)=1$ and $O=i_1 \\oplus i_0$.\n- If $i_3 \\neq i_2$, then $(i_3 \\odot i_2)=0$ and $O=0$.\n\nEnumerate addresses in order from $(0,0,0,0)$ to $(1,1,1,1)$:\n\n1) For $(i_3, i_2)=(0,0)$, addresses $(0,0,i_1,i_0)$ yield\n$$(i_1, i_0)=(0,0)\\to 0,\\quad (0,1)\\to 1,\\quad (1,0)\\to 1,\\quad (1,1)\\to 0,$$\nso bits: $0,1,1,0$.\n\n2) For $(i_3, i_2)=(0,1)$, $(i_3 \\odot i_2)=0$, so bits: $0,0,0,0$.\n\n3) For $(i_3, i_2)=(1,0)$, $(i_3 \\odot i_2)=0$, so bits: $0,0,0,0$.\n\n4) For $(i_3, i_2)=(1,1)$, addresses $(1,1,i_1,i_0)$ yield the same XOR pattern:\n$$(i_1, i_0)=(0,0)\\to 0,\\quad (0,1)\\to 1,\\quad (1,0)\\to 1,\\quad (1,1)\\to 0,$$\nso bits: $0,1,1,0$.\n\nConcatenating in address order $(0000$ to $1111)$ gives the 16-bit configuration:\n$$0110000000000110.$$", "answer": "$$\\boxed{0110000000000110}$$", "id": "1934992"}, {"introduction": "While single LUTs are versatile, real-world logic functions often require more inputs than one LUT can provide, necessitating their decomposition across multiple logic elements. This exercise demonstrates this essential process and introduces the critical concept of timing analysis. By calculating the total delay through cascaded LUTs and the connecting network, you will learn how physical implementation details directly impact the performance of your design. [@problem_id:1935002]", "problem": "A digital design engineer is tasked with implementing a 7-input logical AND gate on a modern Field-Programmable Gate Array (FPGA). The target FPGA's logic fabric is constructed from 6-input Look-Up Tables (LUTs). A single 6-input LUT can be configured to implement any arbitrary Boolean function of up to 6 variables.\n\nThe timing characteristics of this FPGA architecture are as follows:\n- The propagation delay from any input to the output of a single LUT is $T_{\\text{LUT}} = 80$ ps.\n- The signal propagation delay on the interconnect network between the output of one LUT and the input of a subsequent LUT is $T_{\\text{NET}} = 110$ ps.\n\nFor this analysis, assume that all 7 primary inputs to the AND gate are stable and simultaneously available at the inputs of the first level of LUTs at time $t=0$. Your task is to determine the parameters of the most resource-efficient implementation, where efficiency is defined as using the minimum number of LUTs.\n\nCalculate the minimum number of LUTs ($L$) required to implement the 7-input AND gate, and the total worst-case propagation delay ($D$) for this implementation. The delay is measured from $t=0$ until the final output is stable.\n\nReport your answer as a 2-element row matrix $[L, D]$, where $L$ is the dimensionless count of LUTs, and $D$ is the total delay expressed in picoseconds.", "solution": "A single 6-input LUT can realize any Boolean function of up to 6 independent variables. A 7-input AND depends on 7 independent variables, so it cannot be implemented with a single 6-input LUT. Therefore, at least 2 LUTs are required.\n\nA resource-minimal construction uses 2 LUTs:\n- LUT1 computes the partial product $y_{1} = x_{1} \\land x_{2} \\land x_{3} \\land x_{4} \\land x_{5} \\land x_{6}$.\n- LUT2 computes the final output $y = y_{1} \\land x_{7}$.\n\nThus the minimum number of LUTs is $L=2$.\n\nFor timing, the worst-case propagation delay is the sum of delays along the longest series path from a primary input to the final output. The path passing through both LUTs comprises:\n- The first LUT delay $T_{\\text{LUT}}$ to produce $y_{1}$,\n- One inter-LUT net delay $T_{\\text{NET}}$ from LUT1 output to LUT2 input,\n- The second LUT delay $T_{\\text{LUT}}$ to produce $y$.\n\nTherefore, the total delay is\n$$\nD = T_{\\text{LUT}} + T_{\\text{NET}} + T_{\\text{LUT}} = 2T_{\\text{LUT}} + T_{\\text{NET}}.\n$$\nSubstituting the given values $T_{\\text{LUT}} = 80$ ps and $T_{\\text{NET}} = 110$ ps yields\n$$\nD = 2 \\times 80 + 110 = 270.\n$$\nThus, $L=2$ and $D=270$ (in picoseconds).", "answer": "$$\\boxed{\\begin{pmatrix} 2 & 270 \\end{pmatrix}}$$", "id": "1935002"}, {"introduction": "Moving beyond simple combinational logic, we now explore the implementation of sequential circuits, exemplified by the Finite State Machine (FSM). A critical design decision in any FSM is the choice of state encoding, which has profound implications for resource usage and performance. This problem challenges you to compare binary and one-hot encoding schemes, offering insight into the practical trade-offs between the number of flip-flops required and the complexity of the resulting combinational logic. [@problem_id:1934982]", "problem": "An engineer is designing a controller for a high-frequency trading system using a Field-Programmable Gate Array (FPGA). The core of the controller is a Finite State Machine (FSM) with 10 distinct states, a single-bit input $x$, and two single-bit outputs, $z_1$ and $z_0$. The target FPGA architecture is composed of logic elements, where each Look-Up Table (LUT) can implement any arbitrary logic function of up to 6 inputs, and each state variable is stored in a dedicated D-Flip-Flop (DFF).\n\nThe engineer needs to estimate the hardware resources required for two different state encoding schemes: binary encoding and one-hot encoding. To ensure a deterministic estimation, you must use the following modeling assumptions:\n\n1.  The FSM is a Moore machine, meaning the outputs $z_1$ and $z_0$ depend only on the current state of the machine.\n2.  For binary encoding, the next-state logic for each state bit and the logic for each output bit are assumed to be functions of all available state bits (and the FSM input $x$ for the next-state logic).\n3.  For one-hot encoding, the logic for each next-state bit is a function of the FSM input $x$ and at most 5 of the current-state bits. The logic for each output bit is a function of at most 6 of the current-state bits.\n\nBased on these specifications, which of the following options correctly quantifies the estimated resource utilization (number of LUTs, number of DFFs) for both encoding schemes?\n\nA. Binary: (8 LUTs, 4 DFFs); One-Hot: (10 LUTs, 10 DFFs)\n\nB. Binary: (6 LUTs, 4 DFFs); One-Hot: (12 LUTs, 10 DFFs)\n\nC. Binary: (4 LUTs, 4 DFFs); One-Hot: (10 LUTs, 10 DFFs)\n\nD. Binary: (6 LUTs, 5 DFFs); One-Hot: (12 LUTs, 11 DFFs)\n\nE. Binary: (10 LUTs, 4 DFFs); One-Hot: (22 LUTs, 10 DFFs)", "solution": "We are given a Moore FSM with 10 states, one input $x$, and two outputs $z_{1}$ and $z_{0}$. Each LUT can implement any function of up to 6 inputs, and each state variable is stored in a DFF. We estimate LUTs by counting one LUT per Boolean function that satisfies the given input count limits, following the modeling assumptions.\n\nBinary encoding:\n- Number of state bits required is $\\lceil \\log_{2}(10) \\rceil = 4$, so the number of DFFs is $4$.\n- By assumption, each next-state bit is a function of all state bits and $x$, so each next-state function depends on $4+1=5$ inputs. Since a LUT supports up to 6 inputs, each next-state bit requires one LUT. Thus next-state LUTs $=4$.\n- The machine is Moore, and by assumption each output bit depends on all state bits, i.e., 4 inputs. Each output thus fits in one LUT. Therefore output LUTs $=2$.\n- Total for binary encoding: LUTs $=4+2=6$, DFFs $=4$.\n\nOne-hot encoding:\n- Number of state bits equals the number of states, so DFFs $=10$.\n- By assumption, each next-state bit is a function of $x$ and at most 5 current-state bits, i.e., at most $1+5=6$ inputs. Each such function fits in one LUT. There are 10 next-state bits, so next-state LUTs $=10$.\n- Each output bit depends on at most 6 current-state bits, which fits in one LUT per output. Therefore output LUTs $=2$.\n- Total for one-hot encoding: LUTs $=10+2=12$, DFFs $=10$.\n\nComparing with the options, this matches option B: Binary $(6\\ \\text{LUTs}, 4\\ \\text{DFFs})$; One-Hot $(12\\ \\text{LUTs}, 10\\ \\text{DFFs})$.", "answer": "$$\\boxed{B}$$", "id": "1934982"}]}