#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sat Mar 19 13:32:06 2022
# Process ID: 16836
# Current directory: D:/Vivado/MyProject/POCexp
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11708 D:\Vivado\MyProject\POCexp\POCexp.xpr
# Log file: D:/Vivado/MyProject/POCexp/vivado.log
# Journal file: D:/Vivado/MyProject/POCexp\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Vivado/MyProject/POCexp/POCexp.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Xilinx/Vivado2020/Vivado/2020.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'POCexp_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj POCexp_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POCexp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Printer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Printer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xelab -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.POC
Compiling module xil_defaultlib.Printer
Compiling module xil_defaultlib.POCexp
Compiling module xil_defaultlib.POCexp_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot POCexp_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "POCexp_TB_behav -key {Behavioral:sim_1:Functional:POCexp_TB} -tclbatch {POCexp_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source POCexp_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'POCexp_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1017.762 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/POCexp_TB/u_POCexp/u_Processor/RW}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/POCexp_TB/u_POCexp/u_Processor/IRQ}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/POCexp_TB/u_POCexp/u_POC/SR}} 
run all
$stop called at time : 6240 ns : File "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" Line 73
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/POCexp_TB/u_POCexp/u_Processor/ADDR}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/POCexp_TB/u_POCexp/u_Processor/handle}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/POCexp_TB/u_POCexp/u_Processor/Din}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'POCexp_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj POCexp_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POCexp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Printer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Printer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xelab -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.POC
Compiling module xil_defaultlib.Printer
Compiling module xil_defaultlib.POCexp
Compiling module xil_defaultlib.POCexp_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot POCexp_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1017.762 ; gain = 0.000
run all
$stop called at time : 6240 ns : File "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" Line 73
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'POCexp_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj POCexp_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POCexp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Printer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Printer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xelab -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.POC
Compiling module xil_defaultlib.Printer
Compiling module xil_defaultlib.POCexp
Compiling module xil_defaultlib.POCexp_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot POCexp_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1094.957 ; gain = 0.000
run all
$stop called at time : 6040 ns : File "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" Line 73
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'POCexp_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj POCexp_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POCexp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Printer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Printer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xelab -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.POC
Compiling module xil_defaultlib.Printer
Compiling module xil_defaultlib.POCexp
Compiling module xil_defaultlib.POCexp_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot POCexp_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1094.957 ; gain = 0.000
run all
$stop called at time : 6040 ns : File "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" Line 73
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'POCexp_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj POCexp_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POCexp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Printer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Printer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xelab -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.POC
Compiling module xil_defaultlib.Printer
Compiling module xil_defaultlib.POCexp
Compiling module xil_defaultlib.POCexp_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot POCexp_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1094.957 ; gain = 0.000
run all
$stop called at time : 6040 ns : File "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" Line 73
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'POCexp_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj POCexp_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POCexp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Printer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Printer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xelab -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.POC
Compiling module xil_defaultlib.Printer
Compiling module xil_defaultlib.POCexp
Compiling module xil_defaultlib.POCexp_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot POCexp_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 10 ns  Iteration: 10000
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1094.957 ; gain = 0.000
run all
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'POCexp_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj POCexp_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POCexp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Printer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Printer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xelab -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.POC
Compiling module xil_defaultlib.Printer
Compiling module xil_defaultlib.POCexp
Compiling module xil_defaultlib.POCexp_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot POCexp_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 10 ns  Iteration: 10000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1094.957 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'POCexp_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj POCexp_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POCexp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Printer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Printer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xelab -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.POC
Compiling module xil_defaultlib.Printer
Compiling module xil_defaultlib.POCexp
Compiling module xil_defaultlib.POCexp_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot POCexp_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 10 ns  Iteration: 10000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1094.957 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'POCexp_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj POCexp_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POCexp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Printer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Printer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xelab -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.POC
Compiling module xil_defaultlib.Printer
Compiling module xil_defaultlib.POCexp
Compiling module xil_defaultlib.POCexp_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot POCexp_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1094.957 ; gain = 0.000
run all
$stop called at time : 6040 ns : File "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" Line 73
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/POCexp_TB/u_POCexp/Dout}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'POCexp_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj POCexp_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POCexp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Printer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Printer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xelab -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.POC
Compiling module xil_defaultlib.Printer
Compiling module xil_defaultlib.POCexp
Compiling module xil_defaultlib.POCexp_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot POCexp_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1307.512 ; gain = 0.000
run all
$stop called at time : 6040 ns : File "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" Line 73
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'POCexp_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj POCexp_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POCexp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Printer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Printer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xelab -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.POC
Compiling module xil_defaultlib.Printer
Compiling module xil_defaultlib.POCexp
Compiling module xil_defaultlib.POCexp_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot POCexp_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1307.512 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/POCexp_TB/u_POCexp/u_Processor/RW_reg}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/POCexp_TB/u_POCexp/u_Processor/Din}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/POCexp_TB/u_POCexp/u_Processor/Din_reg}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'POCexp_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj POCexp_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xelab -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1307.512 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'POCexp_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj POCexp_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POCexp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Printer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Printer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xelab -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.POC
Compiling module xil_defaultlib.Printer
Compiling module xil_defaultlib.POCexp
Compiling module xil_defaultlib.POCexp_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot POCexp_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1307.512 ; gain = 0.000
run all
$stop called at time : 6040 ns : File "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" Line 73
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/POCexp_TB/u_POCexp/u_Printer/PRINT}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/POCexp_TB/u_POCexp/u_Printer/RDY}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'POCexp_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj POCexp_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POCexp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Printer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Printer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xelab -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.POC
Compiling module xil_defaultlib.Printer
Compiling module xil_defaultlib.POCexp
Compiling module xil_defaultlib.POCexp_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot POCexp_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1433.531 ; gain = 0.000
run all
$stop called at time : 6040 ns : File "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" Line 73
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/POCexp_TB/u_POCexp/u_Printer/TR}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/POCexp_TB/u_POCexp/u_Printer/PD}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/POCexp_TB/u_POCexp/u_Printer/waiting}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/POCexp_TB/u_POCexp/u_POC/BR}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'POCexp_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj POCexp_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xelab -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1433.531 ; gain = 0.000
run all
$stop called at time : 6040 ns : File "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" Line 73
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'POCexp_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj POCexp_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POCexp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Printer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Printer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xelab -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.POC
Compiling module xil_defaultlib.Printer
Compiling module xil_defaultlib.POCexp
Compiling module xil_defaultlib.POCexp_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot POCexp_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1433.531 ; gain = 0.000
run all
$stop called at time : 6040 ns : File "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" Line 73
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'POCexp_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj POCexp_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POCexp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Printer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Printer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xelab -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.POC
Compiling module xil_defaultlib.Printer
Compiling module xil_defaultlib.POCexp
Compiling module xil_defaultlib.POCexp_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot POCexp_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1433.531 ; gain = 0.000
run all
$stop called at time : 15040 ns : File "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" Line 73
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'POCexp_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj POCexp_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POCexp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Printer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Printer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xelab -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.POC
Compiling module xil_defaultlib.Printer
Compiling module xil_defaultlib.POCexp
Compiling module xil_defaultlib.POCexp_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot POCexp_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1433.531 ; gain = 0.000
run all
$stop called at time : 15040 ns : File "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" Line 73
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'POCexp_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj POCexp_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POCexp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Printer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Printer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xelab -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.POC
Compiling module xil_defaultlib.Printer
Compiling module xil_defaultlib.POCexp
Compiling module xil_defaultlib.POCexp_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot POCexp_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1433.531 ; gain = 0.000
run all
$stop called at time : 15040 ns : File "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" Line 83
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'POCexp_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj POCexp_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POCexp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Printer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Printer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xelab -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.POC
Compiling module xil_defaultlib.Printer
Compiling module xil_defaultlib.POCexp
Compiling module xil_defaultlib.POCexp_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot POCexp_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1433.531 ; gain = 0.000
run all
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 6020 ns  Iteration: 10000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'POCexp_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj POCexp_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POCexp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Printer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Printer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xelab -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.POC
Compiling module xil_defaultlib.Printer
Compiling module xil_defaultlib.POCexp
Compiling module xil_defaultlib.POCexp_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot POCexp_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1433.531 ; gain = 0.000
run all
$stop called at time : 15040 ns : File "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" Line 83
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'POCexp_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj POCexp_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POCexp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Printer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Printer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xelab -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.POC
Compiling module xil_defaultlib.Printer
Compiling module xil_defaultlib.POCexp
Compiling module xil_defaultlib.POCexp_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot POCexp_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1433.531 ; gain = 0.000
run all
$stop called at time : 15040 ns : File "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" Line 83
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'POCexp_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj POCexp_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POCexp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Printer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Printer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xelab -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.POC
Compiling module xil_defaultlib.Printer
Compiling module xil_defaultlib.POCexp
Compiling module xil_defaultlib.POCexp_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot POCexp_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1433.531 ; gain = 0.000
run all
$stop called at time : 15040 ns : File "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" Line 83
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'POCexp_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj POCexp_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POCexp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Printer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Printer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xelab -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.POC
Compiling module xil_defaultlib.Printer
Compiling module xil_defaultlib.POCexp
Compiling module xil_defaultlib.POCexp_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot POCexp_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1433.531 ; gain = 0.000
run all
$stop called at time : 15040 ns : File "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" Line 83
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'POCexp_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj POCexp_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POCexp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Printer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Printer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xelab -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.POC
Compiling module xil_defaultlib.Printer
Compiling module xil_defaultlib.POCexp
Compiling module xil_defaultlib.POCexp_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot POCexp_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1433.531 ; gain = 0.000
run all
$stop called at time : 15040 ns : File "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" Line 83
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'POCexp_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj POCexp_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POCexp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Printer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Printer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xelab -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.POC
Compiling module xil_defaultlib.Printer
Compiling module xil_defaultlib.POCexp
Compiling module xil_defaultlib.POCexp_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot POCexp_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1433.531 ; gain = 0.000
run all
$stop called at time : 15040 ns : File "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" Line 83
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'POCexp_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj POCexp_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POCexp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Printer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Printer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xelab -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.POC
Compiling module xil_defaultlib.Printer
Compiling module xil_defaultlib.POCexp
Compiling module xil_defaultlib.POCexp_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot POCexp_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1433.531 ; gain = 0.000
run all
$stop called at time : 15040 ns : File "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" Line 83
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'POCexp_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj POCexp_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POCexp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Printer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Printer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xelab -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.POC
Compiling module xil_defaultlib.Printer
Compiling module xil_defaultlib.POCexp
Compiling module xil_defaultlib.POCexp_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot POCexp_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1433.531 ; gain = 0.000
run all
$stop called at time : 15040 ns : File "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" Line 83
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'POCexp_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj POCexp_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POCexp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Printer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Printer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xelab -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.POC
Compiling module xil_defaultlib.Printer
Compiling module xil_defaultlib.POCexp
Compiling module xil_defaultlib.POCexp_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot POCexp_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1433.531 ; gain = 0.000
run all
$stop called at time : 15040 ns : File "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" Line 83
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'POCexp_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj POCexp_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POCexp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Printer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Printer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xelab -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.POC
Compiling module xil_defaultlib.Printer
Compiling module xil_defaultlib.POCexp
Compiling module xil_defaultlib.POCexp_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot POCexp_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1433.531 ; gain = 0.000
run all
$stop called at time : 15040 ns : File "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" Line 83
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'POCexp_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj POCexp_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POCexp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Printer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Printer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xelab -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.POC
Compiling module xil_defaultlib.Printer
Compiling module xil_defaultlib.POCexp
Compiling module xil_defaultlib.POCexp_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot POCexp_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1433.531 ; gain = 0.000
run all
$stop called at time : 15040 ns : File "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" Line 83
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'POCexp_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj POCexp_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POCexp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Printer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Printer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xelab -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.POC
Compiling module xil_defaultlib.Printer
Compiling module xil_defaultlib.POCexp
Compiling module xil_defaultlib.POCexp_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot POCexp_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1433.531 ; gain = 0.000
run all
$stop called at time : 15040 ns : File "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" Line 83
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'POCexp_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj POCexp_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POCexp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Printer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Printer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xelab -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.POC
Compiling module xil_defaultlib.Printer
Compiling module xil_defaultlib.POCexp
Compiling module xil_defaultlib.POCexp_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot POCexp_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1433.531 ; gain = 0.000
run all
$stop called at time : 15040 ns : File "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" Line 83
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'POCexp_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj POCexp_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POCexp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Printer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Printer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xelab -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.POC
Compiling module xil_defaultlib.Printer
Compiling module xil_defaultlib.POCexp
Compiling module xil_defaultlib.POCexp_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot POCexp_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1433.531 ; gain = 0.000
run all
$stop called at time : 15040 ns : File "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" Line 83
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'POCexp_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj POCexp_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POCexp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Printer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Printer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xelab -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.POC
Compiling module xil_defaultlib.Printer
Compiling module xil_defaultlib.POCexp
Compiling module xil_defaultlib.POCexp_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot POCexp_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1470.285 ; gain = 0.012
run all
$stop called at time : 15040 ns : File "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" Line 83
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/POCexp_TB/u_POCexp/u_Processor/change_flag}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'POCexp_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj POCexp_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POCexp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Printer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Printer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xelab -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.POC
Compiling module xil_defaultlib.Printer
Compiling module xil_defaultlib.POCexp
Compiling module xil_defaultlib.POCexp_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot POCexp_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1473.551 ; gain = 0.000
run all
$stop called at time : 15040 ns : File "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" Line 83
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'POCexp_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj POCexp_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POCexp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Printer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Printer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xelab -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.POC
Compiling module xil_defaultlib.Printer
Compiling module xil_defaultlib.POCexp
Compiling module xil_defaultlib.POCexp_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot POCexp_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1473.551 ; gain = 0.000
run all
$stop called at time : 15040 ns : File "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" Line 83
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/POCexp_TB/u_POCexp/u_POC/state_reg}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'POCexp_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj POCexp_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xelab -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1474.250 ; gain = 0.000
run all
$stop called at time : 15040 ns : File "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" Line 83
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/POCexp_TB/u_POCexp/u_POC/next_state}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'POCexp_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj POCexp_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xelab -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1474.250 ; gain = 0.000
run all
$stop called at time : 15040 ns : File "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" Line 83
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'POCexp_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj POCexp_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POCexp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Printer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Printer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xelab -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.POC
Compiling module xil_defaultlib.Printer
Compiling module xil_defaultlib.POCexp
Compiling module xil_defaultlib.POCexp_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot POCexp_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1474.250 ; gain = 0.000
run all
$stop called at time : 15040 ns : File "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" Line 83
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'POCexp_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj POCexp_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POCexp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Printer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Printer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xelab -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.POC
Compiling module xil_defaultlib.Printer
Compiling module xil_defaultlib.POCexp
Compiling module xil_defaultlib.POCexp_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot POCexp_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1474.250 ; gain = 0.000
run all
$stop called at time : 15040 ns : File "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" Line 83
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'POCexp_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj POCexp_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POCexp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Printer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Printer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xelab -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.POC
Compiling module xil_defaultlib.Printer
Compiling module xil_defaultlib.POCexp
Compiling module xil_defaultlib.POCexp_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot POCexp_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1474.250 ; gain = 0.000
run all
$stop called at time : 15040 ns : File "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" Line 83
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'POCexp_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj POCexp_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POCexp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Printer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Printer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xelab -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.POC
Compiling module xil_defaultlib.Printer
Compiling module xil_defaultlib.POCexp
Compiling module xil_defaultlib.POCexp_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot POCexp_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1484.453 ; gain = 0.000
run all
$stop called at time : 15040 ns : File "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" Line 83
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'POCexp_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj POCexp_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POCexp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Printer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Printer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xelab -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.POC
Compiling module xil_defaultlib.Printer
Compiling module xil_defaultlib.POCexp
Compiling module xil_defaultlib.POCexp_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot POCexp_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1484.453 ; gain = 0.000
run all
$stop called at time : 15040 ns : File "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" Line 83
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'POCexp_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj POCexp_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POCexp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Printer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Printer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xelab -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.POC
Compiling module xil_defaultlib.Printer
Compiling module xil_defaultlib.POCexp
Compiling module xil_defaultlib.POCexp_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot POCexp_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1484.832 ; gain = 0.027
run all
$stop called at time : 15040 ns : File "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" Line 83
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'POCexp_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj POCexp_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POCexp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Printer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Printer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xelab -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.POC
Compiling module xil_defaultlib.Printer
Compiling module xil_defaultlib.POCexp
Compiling module xil_defaultlib.POCexp_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot POCexp_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1484.832 ; gain = 0.000
run all
$stop called at time : 15040 ns : File "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" Line 83
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'POCexp_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj POCexp_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POCexp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Printer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Printer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xelab -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.POC
Compiling module xil_defaultlib.Printer
Compiling module xil_defaultlib.POCexp
Compiling module xil_defaultlib.POCexp_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot POCexp_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1484.832 ; gain = 0.000
run all
$stop called at time : 15040 ns : File "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" Line 83
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'POCexp_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj POCexp_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POCexp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Printer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Printer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xelab -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.POC
Compiling module xil_defaultlib.Printer
Compiling module xil_defaultlib.POCexp
Compiling module xil_defaultlib.POCexp_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot POCexp_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1484.832 ; gain = 0.000
run all
$stop called at time : 15040 ns : File "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" Line 83
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'POCexp_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj POCexp_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POCexp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Printer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Printer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xelab -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.POC
Compiling module xil_defaultlib.Printer
Compiling module xil_defaultlib.POCexp
Compiling module xil_defaultlib.POCexp_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot POCexp_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1484.832 ; gain = 0.000
run all
$stop called at time : 15040 ns : File "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" Line 83
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'POCexp_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj POCexp_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POCexp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Printer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Printer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xelab -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.POC
Compiling module xil_defaultlib.Printer
Compiling module xil_defaultlib.POCexp
Compiling module xil_defaultlib.POCexp_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot POCexp_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1484.832 ; gain = 0.000
run all
$stop called at time : 15040 ns : File "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" Line 83
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'POCexp_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj POCexp_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POCexp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Printer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Printer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xelab -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.POC
Compiling module xil_defaultlib.Printer
Compiling module xil_defaultlib.POCexp
Compiling module xil_defaultlib.POCexp_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot POCexp_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1484.832 ; gain = 0.000
run all
$stop called at time : 15040 ns : File "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" Line 83
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'POCexp_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj POCexp_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POC
ERROR: [VRFC 10-4982] syntax error near 'else' [D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POC.v:123]
ERROR: [VRFC 10-2790] Verilog 2000 keyword else used in incorrect context [D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POC.v:123]
ERROR: [VRFC 10-2865] module 'POC' ignored due to previous errors [D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POC.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'POCexp_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj POCexp_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POCexp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Printer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Printer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xelab -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.POC
Compiling module xil_defaultlib.Printer
Compiling module xil_defaultlib.POCexp
Compiling module xil_defaultlib.POCexp_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot POCexp_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1484.832 ; gain = 0.000
run all
$stop called at time : 15040 ns : File "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" Line 83
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'POCexp_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj POCexp_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POCexp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Printer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Printer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xelab -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.POC
Compiling module xil_defaultlib.Printer
Compiling module xil_defaultlib.POCexp
Compiling module xil_defaultlib.POCexp_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot POCexp_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1484.832 ; gain = 0.000
run all
$stop called at time : 15040 ns : File "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" Line 83
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'POCexp_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj POCexp_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POCexp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Printer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Printer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xelab -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.POC
Compiling module xil_defaultlib.Printer
Compiling module xil_defaultlib.POCexp
Compiling module xil_defaultlib.POCexp_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot POCexp_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1484.832 ; gain = 0.000
run all
$stop called at time : 14550 ns : File "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" Line 87
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'POCexp_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj POCexp_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POCexp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Printer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Printer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xelab -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.POC
Compiling module xil_defaultlib.Printer
Compiling module xil_defaultlib.POCexp
Compiling module xil_defaultlib.POCexp_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot POCexp_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1484.832 ; gain = 0.000
run all
$stop called at time : 15050 ns : File "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" Line 88
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'POCexp_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj POCexp_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POCexp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Printer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Printer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xelab -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.POC
Compiling module xil_defaultlib.Printer
Compiling module xil_defaultlib.POCexp
Compiling module xil_defaultlib.POCexp_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot POCexp_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1484.832 ; gain = 0.000
run all
$stop called at time : 15050 ns : File "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" Line 88
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'POCexp_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj POCexp_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POCexp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Printer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Printer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xelab -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.POC
Compiling module xil_defaultlib.Printer
Compiling module xil_defaultlib.POCexp
Compiling module xil_defaultlib.POCexp_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot POCexp_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1484.832 ; gain = 0.000
run all
$stop called at time : 15050 ns : File "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" Line 88
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'POCexp_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj POCexp_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POCexp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Printer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Printer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xelab -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.POC
Compiling module xil_defaultlib.Printer
Compiling module xil_defaultlib.POCexp
Compiling module xil_defaultlib.POCexp_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot POCexp_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1484.832 ; gain = 0.000
run all
$stop called at time : 15040 ns : File "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" Line 84
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'POCexp_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj POCexp_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POCexp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Printer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Printer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xelab -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.POC
Compiling module xil_defaultlib.Printer
Compiling module xil_defaultlib.POCexp
Compiling module xil_defaultlib.POCexp_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot POCexp_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1484.832 ; gain = 0.000
run all
$stop called at time : 15040 ns : File "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" Line 84
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'POCexp_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj POCexp_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POCexp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Printer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Printer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xelab -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.POC
Compiling module xil_defaultlib.Printer
Compiling module xil_defaultlib.POCexp
Compiling module xil_defaultlib.POCexp_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot POCexp_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1484.832 ; gain = 0.000
run all
$stop called at time : 15040 ns : File "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" Line 84
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'POCexp_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj POCexp_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POCexp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Printer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Printer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xelab -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.POC
Compiling module xil_defaultlib.Printer
Compiling module xil_defaultlib.POCexp
Compiling module xil_defaultlib.POCexp_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot POCexp_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1484.832 ; gain = 0.000
run all
$stop called at time : 15040 ns : File "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" Line 84
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'POCexp_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj POCexp_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POCexp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Printer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Printer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xelab -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.POC
Compiling module xil_defaultlib.Printer
Compiling module xil_defaultlib.POCexp
Compiling module xil_defaultlib.POCexp_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot POCexp_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1500.484 ; gain = 0.000
run all
$stop called at time : 15040 ns : File "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" Line 84
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'POCexp_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj POCexp_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POCexp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Printer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Printer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xelab -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.POC
Compiling module xil_defaultlib.Printer
Compiling module xil_defaultlib.POCexp
Compiling module xil_defaultlib.POCexp_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot POCexp_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1500.484 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'POCexp_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj POCexp_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POCexp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Printer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Printer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xelab -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.POC
Compiling module xil_defaultlib.Printer
Compiling module xil_defaultlib.POCexp
Compiling module xil_defaultlib.POCexp_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot POCexp_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1500.484 ; gain = 0.000
run all
$stop called at time : 15040 ns : File "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" Line 84
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'POCexp_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj POCexp_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POCexp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Printer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Printer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xelab -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.POC
Compiling module xil_defaultlib.Printer
Compiling module xil_defaultlib.POCexp
Compiling module xil_defaultlib.POCexp_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot POCexp_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1500.484 ; gain = 0.000
run all
$stop called at time : 15040 ns : File "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" Line 84
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'POCexp_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj POCexp_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POCexp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Printer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Printer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xelab -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.POC
Compiling module xil_defaultlib.Printer
Compiling module xil_defaultlib.POCexp
Compiling module xil_defaultlib.POCexp_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot POCexp_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1500.484 ; gain = 0.000
run all
$stop called at time : 15040 ns : File "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" Line 84
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'POCexp_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj POCexp_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POCexp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Printer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Printer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xelab -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.POC
Compiling module xil_defaultlib.Printer
Compiling module xil_defaultlib.POCexp
Compiling module xil_defaultlib.POCexp_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot POCexp_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1500.484 ; gain = 0.000
run all
$stop called at time : 15040 ns : File "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" Line 84
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'POCexp_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj POCexp_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POCexp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Printer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Printer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xelab -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.POC
Compiling module xil_defaultlib.Printer
Compiling module xil_defaultlib.POCexp
Compiling module xil_defaultlib.POCexp_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot POCexp_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1500.484 ; gain = 0.000
run all
$stop called at time : 15040 ns : File "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" Line 84
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'POCexp_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj POCexp_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POCexp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Printer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Printer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xelab -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.POC
Compiling module xil_defaultlib.Printer
Compiling module xil_defaultlib.POCexp
Compiling module xil_defaultlib.POCexp_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot POCexp_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1500.484 ; gain = 0.000
run all
$stop called at time : 15040 ns : File "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" Line 84
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'POCexp_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj POCexp_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POCexp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Printer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Printer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xelab -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.POC
Compiling module xil_defaultlib.Printer
Compiling module xil_defaultlib.POCexp
Compiling module xil_defaultlib.POCexp_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot POCexp_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1500.484 ; gain = 0.000
run all
$stop called at time : 15040 ns : File "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" Line 84
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'POCexp_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj POCexp_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POCexp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Printer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Printer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xelab -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.POC
Compiling module xil_defaultlib.Printer
Compiling module xil_defaultlib.POCexp
Compiling module xil_defaultlib.POCexp_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot POCexp_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1500.484 ; gain = 0.000
run all
$stop called at time : 15040 ns : File "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" Line 84
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'POCexp_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj POCexp_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POCexp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Printer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Printer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xelab -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.POC
Compiling module xil_defaultlib.Printer
Compiling module xil_defaultlib.POCexp
Compiling module xil_defaultlib.POCexp_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot POCexp_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1500.484 ; gain = 0.000
run all
$stop called at time : 15040 ns : File "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" Line 84
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1500.484 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'POCexp_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj POCexp_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POCexp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Printer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Printer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xelab -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.POC
Compiling module xil_defaultlib.Printer
Compiling module xil_defaultlib.POCexp
Compiling module xil_defaultlib.POCexp_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot POCexp_TB_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim/xsim.dir/POCexp_TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim/xsim.dir/POCexp_TB_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Mar 19 20:34:23 2022. For additional details about this file, please refer to the WebTalk help file at D:/Vivado/Xilinx/Vivado2020/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Mar 19 20:34:23 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1500.484 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1500.484 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 1500.484 ; gain = 0.000
run all
$stop called at time : 15040 ns : File "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" Line 84
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'POCexp_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj POCexp_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POC
ERROR: [VRFC 10-4982] syntax error near '/' [D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POC.v:109]
ERROR: [VRFC 10-2865] module 'POC' ignored due to previous errors [D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POC.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'POCexp_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj POCexp_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POC
ERROR: [VRFC 10-4982] syntax error near '/' [D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POC.v:109]
ERROR: [VRFC 10-2865] module 'POC' ignored due to previous errors [D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POC.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'POCexp_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj POCexp_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POCexp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Printer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Printer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xelab -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.POC
Compiling module xil_defaultlib.Printer
Compiling module xil_defaultlib.POCexp
Compiling module xil_defaultlib.POCexp_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot POCexp_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1500.484 ; gain = 0.000
run all
$stop called at time : 15040 ns : File "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" Line 84
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'POCexp_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj POCexp_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POCexp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Printer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Printer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xelab -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.POC
Compiling module xil_defaultlib.Printer
Compiling module xil_defaultlib.POCexp
Compiling module xil_defaultlib.POCexp_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot POCexp_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1500.484 ; gain = 0.000
run all
$stop called at time : 15040 ns : File "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" Line 84
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'POCexp_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj POCexp_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POCexp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Printer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Printer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xelab -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.POC
Compiling module xil_defaultlib.Printer
Compiling module xil_defaultlib.POCexp
Compiling module xil_defaultlib.POCexp_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot POCexp_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1500.484 ; gain = 0.000
run all
$stop called at time : 15040 ns : File "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" Line 84
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'POCexp_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj POCexp_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POCexp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Printer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Printer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xelab -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.POC
Compiling module xil_defaultlib.Printer
Compiling module xil_defaultlib.POCexp
Compiling module xil_defaultlib.POCexp_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot POCexp_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1500.484 ; gain = 0.000
run all
$stop called at time : 15040 ns : File "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" Line 84
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'POCexp_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj POCexp_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POCexp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Printer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Printer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xelab -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.POC
Compiling module xil_defaultlib.Printer
Compiling module xil_defaultlib.POCexp
Compiling module xil_defaultlib.POCexp_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot POCexp_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1500.484 ; gain = 0.000
run all
$stop called at time : 15040 ns : File "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" Line 84
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'POCexp_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj POCexp_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POCexp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Printer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Printer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xelab -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.POC
Compiling module xil_defaultlib.Printer
Compiling module xil_defaultlib.POCexp
Compiling module xil_defaultlib.POCexp_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot POCexp_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1500.484 ; gain = 0.000
run all
$stop called at time : 15040 ns : File "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" Line 84
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'POCexp_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj POCexp_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POCexp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Printer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Printer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xelab -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.POC
Compiling module xil_defaultlib.Printer
Compiling module xil_defaultlib.POCexp
Compiling module xil_defaultlib.POCexp_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot POCexp_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1500.484 ; gain = 0.000
run all
$stop called at time : 14040 ns : File "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" Line 84
save_wave_config {D:/Vivado/MyProject/POCexp/POCexp_TB_behav.wcfg}
add_files -fileset sim_1 -norecurse D:/Vivado/MyProject/POCexp/POCexp_TB_behav.wcfg
set_property xsim.view D:/Vivado/MyProject/POCexp/POCexp_TB_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sat Mar 19 21:21:41 2022] Launched synth_1...
Run output will be captured here: D:/Vivado/MyProject/POCexp/POCexp.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sat Mar 19 21:25:01 2022] Launched synth_1...
Run output will be captured here: D:/Vivado/MyProject/POCexp/POCexp.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k70tfbv676-1
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1500.484 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1500.484 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1500.484 ; gain = 0.000
launch_runs impl_1 -jobs 4
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
[Sat Mar 19 21:30:34 2022] Launched impl_1...
Run output will be captured here: D:/Vivado/MyProject/POCexp/POCexp.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1899.844 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1960.051 ; gain = 0.035
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1960.051 ; gain = 0.035
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1960.051 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
set_property top POC [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sat Mar 19 21:37:41 2022] Launched synth_1...
Run output will be captured here: D:/Vivado/MyProject/POCexp/POCexp.runs/synth_1/runme.log
current_design synth_1
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k70tfbv676-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2747.523 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2747.523 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

set_property top Printer [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sat Mar 19 21:39:04 2022] Launched synth_1...
Run output will be captured here: D:/Vivado/MyProject/POCexp/POCexp.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k70tfbv676-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2747.523 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2747.523 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

set_property top Processor [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sat Mar 19 21:40:16 2022] Launched synth_1...
Run output will be captured here: D:/Vivado/MyProject/POCexp/POCexp.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k70tfbv676-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2747.523 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2747.523 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

reset_run synth_1
launch_runs synth_1 -jobs 4
[Sat Mar 19 21:46:06 2022] Launched synth_1...
Run output will be captured here: D:/Vivado/MyProject/POCexp/POCexp.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k70tfbv676-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2747.523 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2747.523 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

set_property top POCexp [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sat Mar 19 21:47:23 2022] Launched synth_1...
Run output will be captured here: D:/Vivado/MyProject/POCexp/POCexp.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k70tfbv676-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3174.961 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3174.961 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

set_property top Processor [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sat Mar 19 21:49:10 2022] Launched synth_1...
Run output will be captured here: D:/Vivado/MyProject/POCexp/POCexp.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k70tfbv676-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3174.961 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3174.961 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

reset_run synth_1
launch_runs synth_1 -jobs 4
[Sat Mar 19 21:52:24 2022] Launched synth_1...
Run output will be captured here: D:/Vivado/MyProject/POCexp/POCexp.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k70tfbv676-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3174.961 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3174.961 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

set_property top POC [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sat Mar 19 21:55:35 2022] Launched synth_1...
Run output will be captured here: D:/Vivado/MyProject/POCexp/POCexp.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k70tfbv676-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3174.961 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3174.961 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

set_property top Printer [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sat Mar 19 22:02:47 2022] Launched synth_1...
Run output will be captured here: D:/Vivado/MyProject/POCexp/POCexp.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k70tfbv676-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3290.445 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3290.445 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

set_property top Processor [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sat Mar 19 22:09:17 2022] Launched synth_1...
Run output will be captured here: D:/Vivado/MyProject/POCexp/POCexp.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k70tfbv676-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3290.445 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3290.445 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

set_property top POCexp [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sat Mar 19 22:11:02 2022] Launched synth_1...
Run output will be captured here: D:/Vivado/MyProject/POCexp/POCexp.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k70tfbv676-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3290.445 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3290.445 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'POCexp_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj POCexp_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/POCexp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Printer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Printer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POCexp_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
"xelab -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f547be8816d94f99a0146eda048c2409 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot POCexp_TB_behav xil_defaultlib.POCexp_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.POC
Compiling module xil_defaultlib.Printer
Compiling module xil_defaultlib.POCexp
Compiling module xil_defaultlib.POCexp_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot POCexp_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/MyProject/POCexp/POCexp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "POCexp_TB_behav -key {Behavioral:sim_1:Functional:POCexp_TB} -tclbatch {POCexp_TB.tcl} -view {D:/Vivado/MyProject/POCexp/POCexp_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config D:/Vivado/MyProject/POCexp/POCexp_TB_behav.wcfg
source POCexp_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'POCexp_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 3290.445 ; gain = 0.000
run all
$stop called at time : 14040 ns : File "D:/Vivado/MyProject/POCexp/POCexp.srcs/sim_1/new/POCexp_TB.v" Line 84
save_wave_config {D:/Vivado/MyProject/POCexp/POCexp_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Mar 19 22:23:04 2022...
