# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Assignment_3.srcs/sources_1/new/rom_8_32.vhd" \
"../../../../Assignment_3.srcs/sim_1/new/rom_8_32_test.vhd" \

# Do not sort compile order
nosort
