Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: DEM_4BITS_UP_DOWN_2BTNS.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "DEM_4BITS_UP_DOWN_2BTNS.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "DEM_4BITS_UP_DOWN_2BTNS"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : DEM_4BITS_UP_DOWN_2BTNS
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Hau Tran\Desktop\vhdl\debounce_button\lam_hep_xung.vhd" into library work
Parsing entity <lam_hep_xung>.
Parsing architecture <Behavioral> of entity <lam_hep_xung>.
Parsing VHDL file "C:\Users\Hau Tran\Desktop\vhdl\debounce_button\debounce_btn.vhd" into library work
Parsing entity <debounce_btn>.
Parsing architecture <Behavioral> of entity <debounce_btn>.
Parsing VHDL file "C:\Users\Hau Tran\Desktop\vhdl\dem_4bits_up_down_2btn\dem_4bits_ud.vhd" into library work
Parsing entity <dem_4bits_ud>.
Parsing architecture <Behavioral> of entity <dem_4bits_ud>.
Parsing VHDL file "C:\Users\Hau Tran\Desktop\vhdl\dem_4bits_up_down_2btn\cd_lam_hep_btn.vhd" into library work
Parsing entity <cd_lam_hep_btn>.
Parsing architecture <Behavioral> of entity <cd_lam_hep_btn>.
Parsing VHDL file "C:\Users\Hau Tran\Desktop\vhdl\dem_4bits_up_down_2btn\dem_4bits_up_down_2btns_module.vhd" into library work
Parsing entity <dem_4bits_up_down_2btns_module>.
Parsing architecture <Behavioral> of entity <dem_4bits_up_down_2btns_module>.
Parsing VHDL file "C:\Users\Hau Tran\Desktop\vhdl\dem_4bits_up_down_2btn\DEM_4BITS_UP_DOWN_2BTNS.vhd" into library work
Parsing entity <DEM_4BITS_UP_DOWN_2BTNS>.
Parsing architecture <Behavioral> of entity <dem_4bits_up_down_2btns>.
WARNING:HDLCompiler:946 - "C:\Users\Hau Tran\Desktop\vhdl\dem_4bits_up_down_2btn\DEM_4BITS_UP_DOWN_2BTNS.vhd" Line 46: Actual for formal port btn_up is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:\Users\Hau Tran\Desktop\vhdl\dem_4bits_up_down_2btn\DEM_4BITS_UP_DOWN_2BTNS.vhd" Line 47: Actual for formal port btn_down is neither a static name nor a globally static expression

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <DEM_4BITS_UP_DOWN_2BTNS> (architecture <Behavioral>) from library <work>.

Elaborating entity <dem_4bits_up_down_2btns_module> (architecture <Behavioral>) from library <work>.

Elaborating entity <cd_lam_hep_btn> (architecture <Behavioral>) from library <work>.

Elaborating entity <debounce_btn> (architecture <Behavioral>) from library <work>.

Elaborating entity <lam_hep_xung> (architecture <Behavioral>) from library <work>.

Elaborating entity <dem_4bits_ud> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <DEM_4BITS_UP_DOWN_2BTNS>.
    Related source file is "C:\Users\Hau Tran\Desktop\vhdl\dem_4bits_up_down_2btn\DEM_4BITS_UP_DOWN_2BTNS.vhd".
    Summary:
	no macro.
Unit <DEM_4BITS_UP_DOWN_2BTNS> synthesized.

Synthesizing Unit <dem_4bits_up_down_2btns_module>.
    Related source file is "C:\Users\Hau Tran\Desktop\vhdl\dem_4bits_up_down_2btn\dem_4bits_up_down_2btns_module.vhd".
    Summary:
	no macro.
Unit <dem_4bits_up_down_2btns_module> synthesized.

Synthesizing Unit <cd_lam_hep_btn>.
    Related source file is "C:\Users\Hau Tran\Desktop\vhdl\dem_4bits_up_down_2btn\cd_lam_hep_btn.vhd".
    Summary:
	no macro.
Unit <cd_lam_hep_btn> synthesized.

Synthesizing Unit <debounce_btn>.
    Related source file is "C:\Users\Hau Tran\Desktop\vhdl\debounce_button\debounce_btn.vhd".
    Found 20-bit register for signal <dl_r>.
    Found 2-bit register for signal <db_r>.
    Found finite state machine <FSM_0> for signal <db_r>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | CKHT (falling_edge)                            |
    | Power Up State     | zero                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 20-bit subtractor for signal <GND_8_o_GND_8_o_sub_5_OUT<19:0>> created at line 1308.
    Found 20-bit 4-to-1 multiplexer for signal <dl_n> created at line 63.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <debounce_btn> synthesized.

Synthesizing Unit <lam_hep_xung>.
    Related source file is "C:\Users\Hau Tran\Desktop\vhdl\debounce_button\lam_hep_xung.vhd".
    Found 1-bit register for signal <QFF>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <lam_hep_xung> synthesized.

Synthesizing Unit <dem_4bits_ud>.
    Related source file is "C:\Users\Hau Tran\Desktop\vhdl\dem_4bits_up_down_2btn\dem_4bits_ud.vhd".
    Found 4-bit register for signal <q_r>.
    Found 4-bit adder for signal <q_r[3]_GND_10_o_add_3_OUT> created at line 1241.
    Found 4-bit subtractor for signal <GND_10_o_GND_10_o_sub_2_OUT<3:0>> created at line 1308.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
Unit <dem_4bits_ud> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 20-bit subtractor                                     : 2
 4-bit addsub                                          : 1
# Registers                                            : 5
 1-bit register                                        : 2
 20-bit register                                       : 2
 4-bit register                                        : 1
# Multiplexers                                         : 6
 20-bit 2-to-1 multiplexer                             : 4
 20-bit 4-to-1 multiplexer                             : 2
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <dem_4bits_ud>.
The following registers are absorbed into counter <q_r>: 1 register on signal <q_r>.
Unit <dem_4bits_ud> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 20-bit subtractor                                     : 2
# Counters                                             : 1
 4-bit updown counter                                  : 1
# Registers                                            : 42
 Flip-Flops                                            : 42
# Multiplexers                                         : 6
 20-bit 2-to-1 multiplexer                             : 4
 20-bit 4-to-1 multiplexer                             : 2
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <IC/U2/U1/FSM_0> on signal <db_r[1:2]> with user encoding.
Optimizing FSM <IC/U1/U1/FSM_0> on signal <db_r[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 zero  | 00
 wait0 | 01
 one   | 10
 wait1 | 11
-------------------

Optimizing unit <DEM_4BITS_UP_DOWN_2BTNS> ...

Optimizing unit <debounce_btn> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block DEM_4BITS_UP_DOWN_2BTNS, actual ratio is 2.
FlipFlop IC/U1/U1/db_r_FSM_FFd1 has been replicated 1 time(s)
FlipFlop IC/U1/U1/db_r_FSM_FFd2 has been replicated 2 time(s)
FlipFlop IC/U2/U1/db_r_FSM_FFd1 has been replicated 1 time(s)
FlipFlop IC/U2/U1/db_r_FSM_FFd2 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 55
 Flip-Flops                                            : 55

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : DEM_4BITS_UP_DOWN_2BTNS.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 189
#      GND                         : 1
#      INV                         : 40
#      LUT1                        : 2
#      LUT2                        : 7
#      LUT3                        : 2
#      LUT4                        : 2
#      LUT5                        : 41
#      LUT6                        : 14
#      MUXCY                       : 38
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 40
# FlipFlops/Latches                : 55
#      FD_1                        : 51
#      FDP                         : 2
#      FDPE                        : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 7
#      IBUF                        : 3
#      OBUF                        : 4

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              55  out of  11440     0%  
 Number of Slice LUTs:                  108  out of   5720     1%  
    Number used as Logic:               108  out of   5720     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    113
   Number with an unused Flip Flop:      58  out of    113    51%  
   Number with an unused LUT:             5  out of    113     4%  
   Number of fully used LUT-FF pairs:    50  out of    113    44%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                           8
 Number of bonded IOBs:                   8  out of    102     7%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CKHT                               | BUFGP                  | 55    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.932ns (Maximum Frequency: 341.122MHz)
   Minimum input arrival time before clock: 3.815ns
   Maximum output required time after clock: 3.762ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CKHT'
  Clock period: 2.932ns (frequency: 341.122MHz)
  Total number of paths / destination ports: 799 / 57
-------------------------------------------------------------------------
Delay:               2.932ns (Levels of Logic = 2)
  Source:            IC/U1/U1/dl_r_1 (FF)
  Destination:       IC/U1/U1/db_r_FSM_FFd1 (FF)
  Source Clock:      CKHT falling
  Destination Clock: CKHT falling

  Data Path: IC/U1/U1/dl_r_1 to IC/U1/U1/db_r_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             3   0.447   1.015  IC/U1/U1/dl_r_1 (IC/U1/U1/dl_r_1)
     LUT6:I0->O            2   0.203   0.961  IC/U1/U1/dl_r[19]_GND_8_o_equal_6_o<19>1 (IC/U1/U1/dl_r[19]_GND_8_o_equal_6_o<19>)
     LUT6:I1->O            2   0.203   0.000  IC/U1/U1/db_r_FSM_FFd1-In1 (IC/U1/U1/db_r_FSM_FFd1-In)
     FD_1:D                    0.102          IC/U1/U1/db_r_FSM_FFd1
    ----------------------------------------
    Total                      2.932ns (0.955ns logic, 1.977ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CKHT'
  Total number of paths / destination ports: 57 / 53
-------------------------------------------------------------------------
Offset:              3.815ns (Levels of Logic = 3)
  Source:            buttons<1> (PAD)
  Destination:       IC/U1/U1/db_r_FSM_FFd1 (FF)
  Destination Clock: CKHT falling

  Data Path: buttons<1> to IC/U1/U1/db_r_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            23   1.222   1.401  buttons_1_IBUF (buttons_1_IBUF)
     LUT4:I0->O            1   0.203   0.684  IC/U1/U1/dl_r[19]_GND_8_o_equal_6_o<19>4_SW1 (N4)
     LUT6:I4->O            2   0.203   0.000  IC/U1/U1/db_r_FSM_FFd1-In1 (IC/U1/U1/db_r_FSM_FFd1-In)
     FD_1:D                    0.102          IC/U1/U1/db_r_FSM_FFd1
    ----------------------------------------
    Total                      3.815ns (1.730ns logic, 2.085ns route)
                                       (45.3% logic, 54.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CKHT'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              3.762ns (Levels of Logic = 1)
  Source:            IC/u3/q_r_0 (FF)
  Destination:       leds<0> (PAD)
  Source Clock:      CKHT falling

  Data Path: IC/u3/q_r_0 to leds<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              6   0.447   0.744  IC/u3/q_r_0 (IC/u3/q_r_0)
     OBUF:I->O                 2.571          leds_0_OBUF (leds<0>)
    ----------------------------------------
    Total                      3.762ns (3.018ns logic, 0.744ns route)
                                       (80.2% logic, 19.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CKHT
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CKHT           |         |         |    2.932|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 3.41 secs
 
--> 

Total memory usage is 4487420 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    0 (   0 filtered)

