<?xml version="1" encoding="UTF-8"?>
<!DOCTYPE gowin-fpga-project>
<Project>
    <Template>FPGA</Template>
    <Version>5</Version>
    <Device name="GW2A-18" pn="GW2A-LV18PG256C8/I7">gw2a18-002</Device>
    <FileList>
        <File path="src/audio_process/i2s_decoder.v" type="file.verilog" enable="1"/>
        <File path="src/audio_process/mic_subsys.v" type="file.verilog" enable="1"/>
        <File path="src/bus_cnt_width.v" type="file.verilog" enable="1"/>
        <File path="src/clk_div.v" type="file.verilog" enable="1"/>
        <File path="src/fifo_hs/fifo_hs.v" type="file.verilog" enable="1"/>
        <File path="src/fifo_top/fifo_top.v" type="file.verilog" enable="1"/>
        <File path="src/gao_clk/gao_clk.v" type="file.verilog" enable="1"/>
        <File path="src/gowin_osc/gowin_osc.v" type="file.verilog" enable="1"/>
        <File path="src/gowin_rpll/rpll_81MHz.v" type="file.verilog" enable="1"/>
        <File path="src/uart_top.v" type="file.verilog" enable="1"/>
        <File path="src/uart_tx.v" type="file.verilog" enable="1"/>
        <File path="src/I2S_Capture.cst" type="file.cst" enable="1"/>
        <File path="src/I2S_Capture.sdc" type="file.sdc" enable="1"/>
        <File path="src/I2S_Capture.rao" type="file.gao" enable="0"/>
        <File path="src/I2S_Capture_Lite.rao" type="file.gao" enable="1"/>
    </FileList>
</Project>
