// Seed: 2750321802
module module_0;
  wor id_1 = 1;
  always #id_2
    if (id_1) begin : LABEL_0
      if (-1) begin : LABEL_0
        id_1 = -1;
        if (-1) id_1 = 1;
      end else;
      `define pp_3 0
    end else if (1 != id_2)
      if (id_2) id_2 = id_1 | 1;
      else;
  wire id_4;
  assign id_1 = -1;
  wire id_5;
  wire id_6;
  assign module_1.id_1 = 0;
  assign id_2 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  tri0 id_8 = 1;
  assign id_1 = -1;
  module_0 modCall_1 ();
endmodule
