Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Thu Aug 16 15:29:41 2018
| Host         : fabricant running 64-bit Linux Mint 18 Sarah
| Command      : report_timing_summary -max_paths 10 -file iicComm_wrapper_timing_summary_routed.rpt -rpx iicComm_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : iicComm_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.048        0.000                      0                 7557        0.033        0.000                      0                 7557        4.020        0.000                       0                  3179  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         
clk_fpga_1  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.048        0.000                      0                 7557        0.033        0.000                      0                 7557        4.020        0.000                       0                  3179  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.048ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.048ns  (required time - arrival time)
  Source:                 iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/full_n_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.648ns  (logic 1.892ns (21.877%)  route 6.756ns (78.123%))
  Logic Levels:           10  (LUT2=2 LUT4=4 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.630ns = ( 12.630 - 10.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicComm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicComm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3182, routed)        1.645     2.939    iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X33Y84         FDRE                                         r  iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y84         FDRE (Prop_fdre_C_Q)         0.456     3.395 f  iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/Q
                         net (fo=3, routed)           0.646     4.041    iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][2]
    SLICE_X33Y84         LUT4 (Prop_lut4_I3_O)        0.124     4.165 f  iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.426     4.591    iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X33Y82         LUT4 (Prop_lut4_I2_O)        0.124     4.715 r  iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.565     5.281    iicComm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X29Y82         LUT6 (Prop_lut6_I1_O)        0.124     5.405 f  iicComm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.708     6.113    iicComm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X29Y79         LUT2 (Prop_lut2_I1_O)        0.118     6.231 r  iicComm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.954     7.185    iicComm_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X39Y73         LUT5 (Prop_lut5_I1_O)        0.326     7.511 r  iicComm_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=8, routed)           1.031     8.542    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/buff_wdata/m_axi_iic_WREADY
    SLICE_X26Y64         LUT4 (Prop_lut4_I1_O)        0.124     8.666 r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=50, routed)          1.205     9.870    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]
    SLICE_X47Y72         LUT5 (Prop_lut5_I3_O)        0.124     9.994 r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_2/O
                         net (fo=3, routed)           0.330    10.324    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_burst
    SLICE_X48Y72         LUT2 (Prop_lut2_I0_O)        0.124    10.448 r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_i_1__0/O
                         net (fo=11, routed)          0.606    11.054    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/pop0
    SLICE_X53Y73         LUT4 (Prop_lut4_I2_O)        0.124    11.178 f  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/full_n_i_4/O
                         net (fo=1, routed)           0.285    11.463    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/full_n_i_4_n_0
    SLICE_X51Y73         LUT6 (Prop_lut6_I4_O)        0.124    11.587 r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/full_n_i_1__1/O
                         net (fo=1, routed)           0.000    11.587    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/full_n_i_1__1_n_0
    SLICE_X51Y73         FDRE                                         r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/full_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicComm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicComm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicComm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3182, routed)        1.451    12.630    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_clk
    SLICE_X51Y73         FDRE                                         r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/full_n_reg/C
                         clock pessimism              0.129    12.759    
                         clock uncertainty           -0.154    12.605    
    SLICE_X51Y73         FDRE (Setup_fdre_C_D)        0.031    12.636    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/full_n_reg
  -------------------------------------------------------------------
                         required time                         12.636    
                         arrival time                         -11.587    
  -------------------------------------------------------------------
                         slack                                  1.048    

Slack (MET) :             1.151ns  (required time - arrival time)
  Source:                 iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.991ns  (logic 1.644ns (20.573%)  route 6.347ns (79.427%))
  Logic Levels:           8  (LUT2=2 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.631ns = ( 12.631 - 10.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicComm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicComm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3182, routed)        1.645     2.939    iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X33Y84         FDRE                                         r  iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y84         FDRE (Prop_fdre_C_Q)         0.456     3.395 f  iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/Q
                         net (fo=3, routed)           0.646     4.041    iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][2]
    SLICE_X33Y84         LUT4 (Prop_lut4_I3_O)        0.124     4.165 f  iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.426     4.591    iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X33Y82         LUT4 (Prop_lut4_I2_O)        0.124     4.715 r  iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.565     5.281    iicComm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X29Y82         LUT6 (Prop_lut6_I1_O)        0.124     5.405 f  iicComm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.708     6.113    iicComm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X29Y79         LUT2 (Prop_lut2_I1_O)        0.118     6.231 r  iicComm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.954     7.185    iicComm_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X39Y73         LUT5 (Prop_lut5_I1_O)        0.326     7.511 r  iicComm_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=8, routed)           1.031     8.542    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/buff_wdata/m_axi_iic_WREADY
    SLICE_X26Y64         LUT4 (Prop_lut4_I1_O)        0.124     8.666 r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=50, routed)          1.205     9.870    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]
    SLICE_X47Y72         LUT5 (Prop_lut5_I3_O)        0.124     9.994 r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_2/O
                         net (fo=3, routed)           0.327    10.321    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_burst
    SLICE_X48Y72         LUT2 (Prop_lut2_I0_O)        0.124    10.445 r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt[7]_i_1/O
                         net (fo=8, routed)           0.485    10.930    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst_n_35
    SLICE_X50Y72         FDRE                                         r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicComm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicComm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicComm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3182, routed)        1.452    12.631    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/ap_clk
    SLICE_X50Y72         FDRE                                         r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[0]/C
                         clock pessimism              0.129    12.760    
                         clock uncertainty           -0.154    12.606    
    SLICE_X50Y72         FDRE (Setup_fdre_C_R)       -0.524    12.082    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.082    
                         arrival time                         -10.930    
  -------------------------------------------------------------------
                         slack                                  1.151    

Slack (MET) :             1.151ns  (required time - arrival time)
  Source:                 iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.991ns  (logic 1.644ns (20.573%)  route 6.347ns (79.427%))
  Logic Levels:           8  (LUT2=2 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.631ns = ( 12.631 - 10.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicComm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicComm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3182, routed)        1.645     2.939    iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X33Y84         FDRE                                         r  iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y84         FDRE (Prop_fdre_C_Q)         0.456     3.395 f  iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/Q
                         net (fo=3, routed)           0.646     4.041    iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][2]
    SLICE_X33Y84         LUT4 (Prop_lut4_I3_O)        0.124     4.165 f  iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.426     4.591    iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X33Y82         LUT4 (Prop_lut4_I2_O)        0.124     4.715 r  iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.565     5.281    iicComm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X29Y82         LUT6 (Prop_lut6_I1_O)        0.124     5.405 f  iicComm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.708     6.113    iicComm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X29Y79         LUT2 (Prop_lut2_I1_O)        0.118     6.231 r  iicComm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.954     7.185    iicComm_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X39Y73         LUT5 (Prop_lut5_I1_O)        0.326     7.511 r  iicComm_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=8, routed)           1.031     8.542    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/buff_wdata/m_axi_iic_WREADY
    SLICE_X26Y64         LUT4 (Prop_lut4_I1_O)        0.124     8.666 r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=50, routed)          1.205     9.870    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]
    SLICE_X47Y72         LUT5 (Prop_lut5_I3_O)        0.124     9.994 r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_2/O
                         net (fo=3, routed)           0.327    10.321    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_burst
    SLICE_X48Y72         LUT2 (Prop_lut2_I0_O)        0.124    10.445 r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt[7]_i_1/O
                         net (fo=8, routed)           0.485    10.930    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst_n_35
    SLICE_X50Y72         FDRE                                         r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicComm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicComm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicComm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3182, routed)        1.452    12.631    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/ap_clk
    SLICE_X50Y72         FDRE                                         r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[6]/C
                         clock pessimism              0.129    12.760    
                         clock uncertainty           -0.154    12.606    
    SLICE_X50Y72         FDRE (Setup_fdre_C_R)       -0.524    12.082    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         12.082    
                         arrival time                         -10.930    
  -------------------------------------------------------------------
                         slack                                  1.151    

Slack (MET) :             1.151ns  (required time - arrival time)
  Source:                 iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.991ns  (logic 1.644ns (20.573%)  route 6.347ns (79.427%))
  Logic Levels:           8  (LUT2=2 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.631ns = ( 12.631 - 10.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicComm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicComm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3182, routed)        1.645     2.939    iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X33Y84         FDRE                                         r  iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y84         FDRE (Prop_fdre_C_Q)         0.456     3.395 f  iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/Q
                         net (fo=3, routed)           0.646     4.041    iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][2]
    SLICE_X33Y84         LUT4 (Prop_lut4_I3_O)        0.124     4.165 f  iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.426     4.591    iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X33Y82         LUT4 (Prop_lut4_I2_O)        0.124     4.715 r  iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.565     5.281    iicComm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X29Y82         LUT6 (Prop_lut6_I1_O)        0.124     5.405 f  iicComm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.708     6.113    iicComm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X29Y79         LUT2 (Prop_lut2_I1_O)        0.118     6.231 r  iicComm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.954     7.185    iicComm_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X39Y73         LUT5 (Prop_lut5_I1_O)        0.326     7.511 r  iicComm_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=8, routed)           1.031     8.542    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/buff_wdata/m_axi_iic_WREADY
    SLICE_X26Y64         LUT4 (Prop_lut4_I1_O)        0.124     8.666 r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=50, routed)          1.205     9.870    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]
    SLICE_X47Y72         LUT5 (Prop_lut5_I3_O)        0.124     9.994 r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_2/O
                         net (fo=3, routed)           0.327    10.321    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_burst
    SLICE_X48Y72         LUT2 (Prop_lut2_I0_O)        0.124    10.445 r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt[7]_i_1/O
                         net (fo=8, routed)           0.485    10.930    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst_n_35
    SLICE_X50Y72         FDRE                                         r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicComm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicComm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicComm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3182, routed)        1.452    12.631    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/ap_clk
    SLICE_X50Y72         FDRE                                         r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[7]/C
                         clock pessimism              0.129    12.760    
                         clock uncertainty           -0.154    12.606    
    SLICE_X50Y72         FDRE (Setup_fdre_C_R)       -0.524    12.082    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         12.082    
                         arrival time                         -10.930    
  -------------------------------------------------------------------
                         slack                                  1.151    

Slack (MET) :             1.254ns  (required time - arrival time)
  Source:                 iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.095ns  (logic 1.644ns (20.308%)  route 6.451ns (79.692%))
  Logic Levels:           8  (LUT2=2 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 12.642 - 10.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicComm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicComm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3182, routed)        1.645     2.939    iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X33Y84         FDRE                                         r  iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y84         FDRE (Prop_fdre_C_Q)         0.456     3.395 f  iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/Q
                         net (fo=3, routed)           0.646     4.041    iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][2]
    SLICE_X33Y84         LUT4 (Prop_lut4_I3_O)        0.124     4.165 f  iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.426     4.591    iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X33Y82         LUT4 (Prop_lut4_I2_O)        0.124     4.715 r  iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.565     5.281    iicComm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X29Y82         LUT6 (Prop_lut6_I1_O)        0.124     5.405 f  iicComm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.708     6.113    iicComm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X29Y79         LUT2 (Prop_lut2_I1_O)        0.118     6.231 r  iicComm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.954     7.185    iicComm_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X39Y73         LUT5 (Prop_lut5_I1_O)        0.326     7.511 r  iicComm_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=8, routed)           1.031     8.542    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/buff_wdata/m_axi_iic_WREADY
    SLICE_X26Y64         LUT4 (Prop_lut4_I1_O)        0.124     8.666 r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=50, routed)          1.205     9.870    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]
    SLICE_X47Y72         LUT5 (Prop_lut5_I3_O)        0.124     9.994 r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_2/O
                         net (fo=3, routed)           0.327    10.321    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_burst
    SLICE_X48Y72         LUT2 (Prop_lut2_I0_O)        0.124    10.445 r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt[7]_i_1/O
                         net (fo=8, routed)           0.589    11.034    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst_n_35
    SLICE_X49Y72         FDRE                                         r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicComm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicComm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicComm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3182, routed)        1.463    12.642    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/ap_clk
    SLICE_X49Y72         FDRE                                         r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[1]/C
                         clock pessimism              0.229    12.871    
                         clock uncertainty           -0.154    12.717    
    SLICE_X49Y72         FDRE (Setup_fdre_C_R)       -0.429    12.288    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.288    
                         arrival time                         -11.034    
  -------------------------------------------------------------------
                         slack                                  1.254    

Slack (MET) :             1.254ns  (required time - arrival time)
  Source:                 iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.095ns  (logic 1.644ns (20.308%)  route 6.451ns (79.692%))
  Logic Levels:           8  (LUT2=2 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 12.642 - 10.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicComm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicComm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3182, routed)        1.645     2.939    iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X33Y84         FDRE                                         r  iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y84         FDRE (Prop_fdre_C_Q)         0.456     3.395 f  iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/Q
                         net (fo=3, routed)           0.646     4.041    iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][2]
    SLICE_X33Y84         LUT4 (Prop_lut4_I3_O)        0.124     4.165 f  iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.426     4.591    iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X33Y82         LUT4 (Prop_lut4_I2_O)        0.124     4.715 r  iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.565     5.281    iicComm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X29Y82         LUT6 (Prop_lut6_I1_O)        0.124     5.405 f  iicComm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.708     6.113    iicComm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X29Y79         LUT2 (Prop_lut2_I1_O)        0.118     6.231 r  iicComm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.954     7.185    iicComm_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X39Y73         LUT5 (Prop_lut5_I1_O)        0.326     7.511 r  iicComm_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=8, routed)           1.031     8.542    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/buff_wdata/m_axi_iic_WREADY
    SLICE_X26Y64         LUT4 (Prop_lut4_I1_O)        0.124     8.666 r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=50, routed)          1.205     9.870    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]
    SLICE_X47Y72         LUT5 (Prop_lut5_I3_O)        0.124     9.994 r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_2/O
                         net (fo=3, routed)           0.327    10.321    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_burst
    SLICE_X48Y72         LUT2 (Prop_lut2_I0_O)        0.124    10.445 r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt[7]_i_1/O
                         net (fo=8, routed)           0.589    11.034    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst_n_35
    SLICE_X49Y72         FDRE                                         r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicComm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicComm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicComm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3182, routed)        1.463    12.642    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/ap_clk
    SLICE_X49Y72         FDRE                                         r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[2]/C
                         clock pessimism              0.229    12.871    
                         clock uncertainty           -0.154    12.717    
    SLICE_X49Y72         FDRE (Setup_fdre_C_R)       -0.429    12.288    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         12.288    
                         arrival time                         -11.034    
  -------------------------------------------------------------------
                         slack                                  1.254    

Slack (MET) :             1.254ns  (required time - arrival time)
  Source:                 iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.095ns  (logic 1.644ns (20.308%)  route 6.451ns (79.692%))
  Logic Levels:           8  (LUT2=2 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 12.642 - 10.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicComm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicComm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3182, routed)        1.645     2.939    iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X33Y84         FDRE                                         r  iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y84         FDRE (Prop_fdre_C_Q)         0.456     3.395 f  iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/Q
                         net (fo=3, routed)           0.646     4.041    iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][2]
    SLICE_X33Y84         LUT4 (Prop_lut4_I3_O)        0.124     4.165 f  iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.426     4.591    iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X33Y82         LUT4 (Prop_lut4_I2_O)        0.124     4.715 r  iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.565     5.281    iicComm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X29Y82         LUT6 (Prop_lut6_I1_O)        0.124     5.405 f  iicComm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.708     6.113    iicComm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X29Y79         LUT2 (Prop_lut2_I1_O)        0.118     6.231 r  iicComm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.954     7.185    iicComm_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X39Y73         LUT5 (Prop_lut5_I1_O)        0.326     7.511 r  iicComm_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=8, routed)           1.031     8.542    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/buff_wdata/m_axi_iic_WREADY
    SLICE_X26Y64         LUT4 (Prop_lut4_I1_O)        0.124     8.666 r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=50, routed)          1.205     9.870    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]
    SLICE_X47Y72         LUT5 (Prop_lut5_I3_O)        0.124     9.994 r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_2/O
                         net (fo=3, routed)           0.327    10.321    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_burst
    SLICE_X48Y72         LUT2 (Prop_lut2_I0_O)        0.124    10.445 r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt[7]_i_1/O
                         net (fo=8, routed)           0.589    11.034    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst_n_35
    SLICE_X49Y72         FDRE                                         r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicComm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicComm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicComm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3182, routed)        1.463    12.642    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/ap_clk
    SLICE_X49Y72         FDRE                                         r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[3]/C
                         clock pessimism              0.229    12.871    
                         clock uncertainty           -0.154    12.717    
    SLICE_X49Y72         FDRE (Setup_fdre_C_R)       -0.429    12.288    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         12.288    
                         arrival time                         -11.034    
  -------------------------------------------------------------------
                         slack                                  1.254    

Slack (MET) :             1.254ns  (required time - arrival time)
  Source:                 iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.095ns  (logic 1.644ns (20.308%)  route 6.451ns (79.692%))
  Logic Levels:           8  (LUT2=2 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 12.642 - 10.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicComm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicComm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3182, routed)        1.645     2.939    iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X33Y84         FDRE                                         r  iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y84         FDRE (Prop_fdre_C_Q)         0.456     3.395 f  iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/Q
                         net (fo=3, routed)           0.646     4.041    iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][2]
    SLICE_X33Y84         LUT4 (Prop_lut4_I3_O)        0.124     4.165 f  iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.426     4.591    iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X33Y82         LUT4 (Prop_lut4_I2_O)        0.124     4.715 r  iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.565     5.281    iicComm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X29Y82         LUT6 (Prop_lut6_I1_O)        0.124     5.405 f  iicComm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.708     6.113    iicComm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X29Y79         LUT2 (Prop_lut2_I1_O)        0.118     6.231 r  iicComm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.954     7.185    iicComm_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X39Y73         LUT5 (Prop_lut5_I1_O)        0.326     7.511 r  iicComm_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=8, routed)           1.031     8.542    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/buff_wdata/m_axi_iic_WREADY
    SLICE_X26Y64         LUT4 (Prop_lut4_I1_O)        0.124     8.666 r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=50, routed)          1.205     9.870    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]
    SLICE_X47Y72         LUT5 (Prop_lut5_I3_O)        0.124     9.994 r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_2/O
                         net (fo=3, routed)           0.327    10.321    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_burst
    SLICE_X48Y72         LUT2 (Prop_lut2_I0_O)        0.124    10.445 r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt[7]_i_1/O
                         net (fo=8, routed)           0.589    11.034    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst_n_35
    SLICE_X49Y72         FDRE                                         r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicComm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicComm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicComm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3182, routed)        1.463    12.642    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/ap_clk
    SLICE_X49Y72         FDRE                                         r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[4]/C
                         clock pessimism              0.229    12.871    
                         clock uncertainty           -0.154    12.717    
    SLICE_X49Y72         FDRE (Setup_fdre_C_R)       -0.429    12.288    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.288    
                         arrival time                         -11.034    
  -------------------------------------------------------------------
                         slack                                  1.254    

Slack (MET) :             1.254ns  (required time - arrival time)
  Source:                 iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.095ns  (logic 1.644ns (20.308%)  route 6.451ns (79.692%))
  Logic Levels:           8  (LUT2=2 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 12.642 - 10.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicComm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicComm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3182, routed)        1.645     2.939    iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X33Y84         FDRE                                         r  iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y84         FDRE (Prop_fdre_C_Q)         0.456     3.395 f  iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/Q
                         net (fo=3, routed)           0.646     4.041    iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][2]
    SLICE_X33Y84         LUT4 (Prop_lut4_I3_O)        0.124     4.165 f  iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.426     4.591    iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X33Y82         LUT4 (Prop_lut4_I2_O)        0.124     4.715 r  iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.565     5.281    iicComm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X29Y82         LUT6 (Prop_lut6_I1_O)        0.124     5.405 f  iicComm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.708     6.113    iicComm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X29Y79         LUT2 (Prop_lut2_I1_O)        0.118     6.231 r  iicComm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.954     7.185    iicComm_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X39Y73         LUT5 (Prop_lut5_I1_O)        0.326     7.511 r  iicComm_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=8, routed)           1.031     8.542    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/buff_wdata/m_axi_iic_WREADY
    SLICE_X26Y64         LUT4 (Prop_lut4_I1_O)        0.124     8.666 r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=50, routed)          1.205     9.870    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]
    SLICE_X47Y72         LUT5 (Prop_lut5_I3_O)        0.124     9.994 r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_2/O
                         net (fo=3, routed)           0.327    10.321    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_burst
    SLICE_X48Y72         LUT2 (Prop_lut2_I0_O)        0.124    10.445 r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt[7]_i_1/O
                         net (fo=8, routed)           0.589    11.034    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst_n_35
    SLICE_X49Y72         FDRE                                         r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicComm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicComm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicComm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3182, routed)        1.463    12.642    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/ap_clk
    SLICE_X49Y72         FDRE                                         r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[5]/C
                         clock pessimism              0.229    12.871    
                         clock uncertainty           -0.154    12.717    
    SLICE_X49Y72         FDRE (Setup_fdre_C_R)       -0.429    12.288    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         12.288    
                         arrival time                         -11.034    
  -------------------------------------------------------------------
                         slack                                  1.254    

Slack (MET) :             1.336ns  (required time - arrival time)
  Source:                 iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.158ns  (logic 1.644ns (20.151%)  route 6.514ns (79.849%))
  Logic Levels:           8  (LUT2=2 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.628ns = ( 12.628 - 10.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicComm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicComm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3182, routed)        1.645     2.939    iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X33Y84         FDRE                                         r  iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y84         FDRE (Prop_fdre_C_Q)         0.456     3.395 f  iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/Q
                         net (fo=3, routed)           0.646     4.041    iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][2]
    SLICE_X33Y84         LUT4 (Prop_lut4_I3_O)        0.124     4.165 f  iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.426     4.591    iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X33Y82         LUT4 (Prop_lut4_I2_O)        0.124     4.715 r  iicComm_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.565     5.281    iicComm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X29Y82         LUT6 (Prop_lut6_I1_O)        0.124     5.405 f  iicComm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.708     6.113    iicComm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X29Y79         LUT2 (Prop_lut2_I1_O)        0.118     6.231 r  iicComm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.954     7.185    iicComm_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X39Y73         LUT5 (Prop_lut5_I1_O)        0.326     7.511 r  iicComm_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=8, routed)           1.031     8.542    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/buff_wdata/m_axi_iic_WREADY
    SLICE_X26Y64         LUT4 (Prop_lut4_I1_O)        0.124     8.666 r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=50, routed)          1.205     9.870    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]
    SLICE_X47Y72         LUT5 (Prop_lut5_I3_O)        0.124     9.994 r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_2/O
                         net (fo=3, routed)           0.330    10.324    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_burst
    SLICE_X48Y72         LUT2 (Prop_lut2_I0_O)        0.124    10.448 r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_i_1__0/O
                         net (fo=11, routed)          0.649    11.097    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/pop0
    SLICE_X50Y74         FDRE                                         r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicComm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicComm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicComm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3182, routed)        1.449    12.628    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_clk
    SLICE_X50Y74         FDRE                                         r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q_reg[0]/C
                         clock pessimism              0.129    12.757    
                         clock uncertainty           -0.154    12.603    
    SLICE_X50Y74         FDRE (Setup_fdre_C_CE)      -0.169    12.434    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q_reg[0]
  -------------------------------------------------------------------
                         required time                         12.434    
                         arrival time                         -11.097    
  -------------------------------------------------------------------
                         slack                                  1.336    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/fifo_resp_to_user/data_vld_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/fifo_resp_to_user/empty_n_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.213ns (52.451%)  route 0.193ns (47.549%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicComm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicComm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3182, routed)        0.542     0.878    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/fifo_resp_to_user/ap_clk
    SLICE_X50Y71         FDRE                                         r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/fifo_resp_to_user/data_vld_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y71         FDRE (Prop_fdre_C_Q)         0.164     1.042 r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/fifo_resp_to_user/data_vld_reg/Q
                         net (fo=5, routed)           0.193     1.235    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/fifo_resp_to_user/data_vld_reg_n_0
    SLICE_X49Y70         LUT3 (Prop_lut3_I2_O)        0.049     1.284 r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/fifo_resp_to_user/empty_n_i_1__2/O
                         net (fo=1, routed)           0.000     1.284    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/fifo_resp_to_user/empty_n_i_1__2_n_0
    SLICE_X49Y70         FDRE                                         r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/fifo_resp_to_user/empty_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicComm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicComm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3182, routed)        0.813     1.179    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/fifo_resp_to_user/ap_clk
    SLICE_X49Y70         FDRE                                         r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/fifo_resp_to_user/empty_n_reg/C
                         clock pessimism             -0.035     1.144    
    SLICE_X49Y70         FDRE (Hold_fdre_C_D)         0.107     1.251    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/fifo_resp_to_user/empty_n_reg
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_read/buff_rdata/waddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_read/buff_rdata/mem_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.873%)  route 0.160ns (53.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicComm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicComm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3182, routed)        0.566     0.902    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_read/buff_rdata/ap_clk
    SLICE_X55Y71         FDRE                                         r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_read/buff_rdata/waddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_read/buff_rdata/waddr_reg[2]/Q
                         net (fo=8, routed)           0.160     1.202    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_read/buff_rdata/waddr[2]
    RAMB18_X3Y28         RAMB18E1                                     r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_read/buff_rdata/mem_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicComm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicComm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3182, routed)        0.875     1.241    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_read/buff_rdata/ap_clk
    RAMB18_X3Y28         RAMB18E1                                     r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_read/buff_rdata/mem_reg/CLKBWRCLK
                         clock pessimism             -0.283     0.958    
    RAMB18_X3Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.141    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_read/buff_rdata/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_read/buff_rdata/dout_buf_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_read/bus_equal_gen.data_buf_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.726%)  route 0.265ns (65.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicComm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicComm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3182, routed)        0.543     0.879    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_read/buff_rdata/ap_clk
    SLICE_X51Y70         FDRE                                         r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_read/buff_rdata/dout_buf_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y70         FDRE (Prop_fdre_C_Q)         0.141     1.020 r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_read/buff_rdata/dout_buf_reg[15]/Q
                         net (fo=1, routed)           0.265     1.285    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_read/buff_rdata_n_36
    SLICE_X49Y66         FDRE                                         r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_read/bus_equal_gen.data_buf_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicComm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicComm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3182, routed)        0.817     1.183    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_read/ap_clk
    SLICE_X49Y66         FDRE                                         r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_read/bus_equal_gen.data_buf_reg[15]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X49Y66         FDRE (Hold_fdre_C_D)         0.070     1.218    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_read/bus_equal_gen.data_buf_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 iicComm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicComm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicComm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3182, routed)        0.557     0.893    iicComm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X35Y91         FDRE                                         r  iicComm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  iicComm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/Q
                         net (fo=1, routed)           0.056     1.089    iicComm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[0]
    SLICE_X34Y91         SRLC32E                                      r  iicComm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicComm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicComm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3182, routed)        0.824     1.190    iicComm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X34Y91         SRLC32E                                      r  iicComm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism             -0.284     0.906    
    SLICE_X34Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.023    iicComm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 iicComm_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicComm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicComm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3182, routed)        0.566     0.902    iicComm_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X31Y78         FDRE                                         r  iicComm_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  iicComm_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/Q
                         net (fo=1, routed)           0.056     1.098    iicComm_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[0]
    SLICE_X30Y78         SRLC32E                                      r  iicComm_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicComm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicComm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3182, routed)        0.832     1.198    iicComm_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y78         SRLC32E                                      r  iicComm_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism             -0.283     0.915    
    SLICE_X30Y78         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.032    iicComm_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.032    
                         arrival time                           1.098    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 iicComm_i/iiccomm_0/inst/ap_CS_fsm_reg_r_0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm_i/iiccomm_0/inst/ap_CS_fsm_reg_r_1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.124%)  route 0.272ns (65.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.875ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicComm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicComm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3182, routed)        0.539     0.875    iicComm_i/iiccomm_0/inst/ap_clk
    SLICE_X51Y75         FDRE                                         r  iicComm_i/iiccomm_0/inst/ap_CS_fsm_reg_r_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y75         FDRE (Prop_fdre_C_Q)         0.141     1.016 r  iicComm_i/iiccomm_0/inst/ap_CS_fsm_reg_r_0/Q
                         net (fo=1, routed)           0.272     1.288    iicComm_i/iiccomm_0/inst/ap_CS_fsm_reg_r_0_n_0
    SLICE_X48Y69         FDRE                                         r  iicComm_i/iiccomm_0/inst/ap_CS_fsm_reg_r_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicComm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicComm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3182, routed)        0.814     1.180    iicComm_i/iiccomm_0/inst/ap_clk
    SLICE_X48Y69         FDRE                                         r  iicComm_i/iiccomm_0/inst/ap_CS_fsm_reg_r_1/C
                         clock pessimism             -0.035     1.145    
    SLICE_X48Y69         FDRE (Hold_fdre_C_D)         0.075     1.220    iicComm_i/iiccomm_0/inst/ap_CS_fsm_reg_r_1
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 iicComm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (56.013%)  route 0.129ns (43.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicComm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicComm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3182, routed)        0.656     0.992    iicComm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  iicComm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  iicComm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.129     1.285    iicComm_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  iicComm_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicComm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicComm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3182, routed)        0.885     1.251    iicComm_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  iicComm_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.216    iicComm_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 iicComm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (56.013%)  route 0.129ns (43.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicComm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicComm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3182, routed)        0.656     0.992    iicComm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  iicComm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  iicComm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.129     1.285    iicComm_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  iicComm_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicComm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicComm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3182, routed)        0.885     1.251    iicComm_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  iicComm_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                      0.000     1.216    iicComm_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.213ns (47.768%)  route 0.233ns (52.232%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicComm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicComm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3182, routed)        0.542     0.878    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/ap_clk
    SLICE_X50Y72         FDRE                                         r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y72         FDRE (Prop_fdre_C_Q)         0.164     1.042 r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[0]/Q
                         net (fo=8, routed)           0.233     1.275    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg__0[0]
    SLICE_X49Y72         LUT5 (Prop_lut5_I4_O)        0.049     1.324 r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.324    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/p_0_in__1[4]
    SLICE_X49Y72         FDRE                                         r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicComm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicComm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3182, routed)        0.811     1.177    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/ap_clk
    SLICE_X49Y72         FDRE                                         r  iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[4]/C
                         clock pessimism             -0.035     1.142    
    SLICE_X49Y72         FDRE (Hold_fdre_C_D)         0.107     1.249    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 iicComm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.301%)  route 0.170ns (54.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicComm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicComm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3182, routed)        0.659     0.995    iicComm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y100        FDRE                                         r  iicComm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  iicComm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]/Q
                         net (fo=1, routed)           0.170     1.306    iicComm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][22]
    SLICE_X29Y99         FDRE                                         r  iicComm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicComm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicComm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3182, routed)        0.845     1.211    iicComm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y99         FDRE                                         r  iicComm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X29Y99         FDRE (Hold_fdre_C_D)         0.047     1.223    iicComm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { iicComm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y26    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y26    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/buff_wdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y28    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y28    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_read/buff_rdata/mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  iicComm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y85    iicComm_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/Cr_txModeSelect_clr_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y85    iicComm_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/Cr_txModeSelect_set_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y85    iicComm_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/ackDataState_d1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y84    iicComm_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/callingReadAccess_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y84    iicComm_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/earlyAckDataState_d1_reg/C
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y78    iicComm_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y78    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/fifo_wreq/mem_reg[4][10]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y78    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/fifo_wreq/mem_reg[4][1]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y78    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/fifo_wreq/mem_reg[4][32]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y78    iicComm_i/iiccomm_0/inst/iiccomm_iic_m_axi_U/bus_write/fifo_wreq/mem_reg[4][3]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y69    iicComm_i/iiccomm_0/inst/ap_CS_fsm_reg[69]_srl4___ap_CS_fsm_reg_r_2/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y75    iicComm_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y75    iicComm_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y76    iicComm_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y75    iicComm_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y75    iicComm_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y75    iicComm_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y76    iicComm_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y77    iicComm_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y75    iicComm_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y79    iicComm_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y79    iicComm_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X38Y74    iicComm_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X38Y74    iicComm_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X38Y74    iicComm_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK



