Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Mar 31 15:33:20 2025
| Host         : DESKTOP-2R1EJAP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file test_env_timing_summary_routed.rpt -pb test_env_timing_summary_routed.pb -rpx test_env_timing_summary_routed.rpx -warn_on_violation
| Design       : test_env
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  21          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.420        0.000                      0                   89        0.175        0.000                      0                   89        4.500        0.000                       0                    58  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.420        0.000                      0                   89        0.175        0.000                      0                   89        4.500        0.000                       0                    58  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.420ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.420ns  (required time - arrival time)
  Source:                 inst_IF/s_pc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_IF/s_pc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.595ns  (logic 1.913ns (53.217%)  route 1.682ns (46.783%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.626     5.147    inst_IF/clk_IBUF_BUFG
    SLICE_X59Y18         FDRE                                         r  inst_IF/s_pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDRE (Prop_fdre_C_Q)         0.419     5.566 r  inst_IF/s_pc_reg[1]/Q
                         net (fo=7, routed)           0.684     6.250    inst_IF/s_pc_reg_rep[1]
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.081 r  inst_IF/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.081    inst_IF/plusOp_carry_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.195 r  inst_IF/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.195    inst_IF/plusOp_carry__0_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.417 r  inst_IF/plusOp_carry__1/O[0]
                         net (fo=1, routed)           0.998     8.415    inst_IF/plusOp[9]
    SLICE_X59Y20         LUT3 (Prop_lut3_I1_O)        0.327     8.742 r  inst_IF/s_pc[9]_i_1/O
                         net (fo=1, routed)           0.000     8.742    inst_IF/p_0_in[9]
    SLICE_X59Y20         FDRE                                         r  inst_IF/s_pc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.507    14.848    inst_IF/clk_IBUF_BUFG
    SLICE_X59Y20         FDRE                                         r  inst_IF/s_pc_reg[9]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X59Y20         FDRE (Setup_fdre_C_D)        0.075    15.162    inst_IF/s_pc_reg[9]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                          -8.742    
  -------------------------------------------------------------------
                         slack                                  6.420    

Slack (MET) :             6.467ns  (required time - arrival time)
  Source:                 inst_IF/s_pc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_IF/s_pc_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.499ns  (logic 2.001ns (57.186%)  route 1.498ns (42.814%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.626     5.147    inst_IF/clk_IBUF_BUFG
    SLICE_X59Y18         FDRE                                         r  inst_IF/s_pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDRE (Prop_fdre_C_Q)         0.419     5.566 r  inst_IF/s_pc_reg[1]/Q
                         net (fo=7, routed)           0.684     6.250    inst_IF/s_pc_reg_rep[1]
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.081 r  inst_IF/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.081    inst_IF/plusOp_carry_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.195 r  inst_IF/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.195    inst_IF/plusOp_carry__0_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.529 r  inst_IF/plusOp_carry__1/O[1]
                         net (fo=1, routed)           0.814     8.343    inst_IF/plusOp[10]
    SLICE_X59Y22         LUT3 (Prop_lut3_I1_O)        0.303     8.646 r  inst_IF/s_pc[10]_i_1/O
                         net (fo=1, routed)           0.000     8.646    inst_IF/p_0_in[10]
    SLICE_X59Y22         FDRE                                         r  inst_IF/s_pc_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.504    14.845    inst_IF/clk_IBUF_BUFG
    SLICE_X59Y22         FDRE                                         r  inst_IF/s_pc_reg[10]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X59Y22         FDRE (Setup_fdre_C_D)        0.029    15.113    inst_IF/s_pc_reg[10]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                          -8.646    
  -------------------------------------------------------------------
                         slack                                  6.467    

Slack (MET) :             6.469ns  (required time - arrival time)
  Source:                 inst_IF/s_pc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_IF/s_pc_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.542ns  (logic 2.047ns (57.789%)  route 1.495ns (42.211%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.626     5.147    inst_IF/clk_IBUF_BUFG
    SLICE_X59Y18         FDRE                                         r  inst_IF/s_pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDRE (Prop_fdre_C_Q)         0.419     5.566 r  inst_IF/s_pc_reg[1]/Q
                         net (fo=7, routed)           0.684     6.250    inst_IF/s_pc_reg_rep[1]
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.081 r  inst_IF/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.081    inst_IF/plusOp_carry_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.195 r  inst_IF/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.195    inst_IF/plusOp_carry__0_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.309 r  inst_IF/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.309    inst_IF/plusOp_carry__1_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.548 r  inst_IF/plusOp_carry__2/O[2]
                         net (fo=1, routed)           0.812     8.359    inst_IF/plusOp[15]
    SLICE_X59Y22         LUT3 (Prop_lut3_I1_O)        0.330     8.689 r  inst_IF/s_pc[15]_i_3/O
                         net (fo=1, routed)           0.000     8.689    inst_IF/p_0_in[15]
    SLICE_X59Y22         FDRE                                         r  inst_IF/s_pc_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.504    14.845    inst_IF/clk_IBUF_BUFG
    SLICE_X59Y22         FDRE                                         r  inst_IF/s_pc_reg[15]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X59Y22         FDRE (Setup_fdre_C_D)        0.075    15.159    inst_IF/s_pc_reg[15]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                          -8.689    
  -------------------------------------------------------------------
                         slack                                  6.469    

Slack (MET) :             6.588ns  (required time - arrival time)
  Source:                 inst_IF/s_pc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_IF/s_pc_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.380ns  (logic 2.115ns (62.572%)  route 1.265ns (37.428%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.626     5.147    inst_IF/clk_IBUF_BUFG
    SLICE_X59Y18         FDRE                                         r  inst_IF/s_pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDRE (Prop_fdre_C_Q)         0.419     5.566 r  inst_IF/s_pc_reg[1]/Q
                         net (fo=7, routed)           0.684     6.250    inst_IF/s_pc_reg_rep[1]
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.081 r  inst_IF/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.081    inst_IF/plusOp_carry_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.195 r  inst_IF/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.195    inst_IF/plusOp_carry__0_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.309 r  inst_IF/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.309    inst_IF/plusOp_carry__1_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.643 r  inst_IF/plusOp_carry__2/O[1]
                         net (fo=1, routed)           0.581     8.224    inst_IF/plusOp[14]
    SLICE_X59Y22         LUT3 (Prop_lut3_I1_O)        0.303     8.527 r  inst_IF/s_pc[14]_i_1/O
                         net (fo=1, routed)           0.000     8.527    inst_IF/p_0_in[14]
    SLICE_X59Y22         FDRE                                         r  inst_IF/s_pc_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.504    14.845    inst_IF/clk_IBUF_BUFG
    SLICE_X59Y22         FDRE                                         r  inst_IF/s_pc_reg[14]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X59Y22         FDRE (Setup_fdre_C_D)        0.031    15.115    inst_IF/s_pc_reg[14]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                          -8.527    
  -------------------------------------------------------------------
                         slack                                  6.588    

Slack (MET) :             6.657ns  (required time - arrival time)
  Source:                 inst_IF/s_pc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_IF/s_pc_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.356ns  (logic 2.011ns (59.916%)  route 1.345ns (40.084%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.626     5.147    inst_IF/clk_IBUF_BUFG
    SLICE_X59Y18         FDRE                                         r  inst_IF/s_pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDRE (Prop_fdre_C_Q)         0.419     5.566 r  inst_IF/s_pc_reg[1]/Q
                         net (fo=7, routed)           0.684     6.250    inst_IF/s_pc_reg_rep[1]
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.081 r  inst_IF/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.081    inst_IF/plusOp_carry_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.195 r  inst_IF/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.195    inst_IF/plusOp_carry__0_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.508 r  inst_IF/plusOp_carry__1/O[3]
                         net (fo=1, routed)           0.662     8.170    inst_IF/plusOp[12]
    SLICE_X59Y21         LUT3 (Prop_lut3_I1_O)        0.334     8.504 r  inst_IF/s_pc[12]_i_1/O
                         net (fo=1, routed)           0.000     8.504    inst_IF/p_0_in[12]
    SLICE_X59Y21         FDRE                                         r  inst_IF/s_pc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.506    14.847    inst_IF/clk_IBUF_BUFG
    SLICE_X59Y21         FDRE                                         r  inst_IF/s_pc_reg[12]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X59Y21         FDRE (Setup_fdre_C_D)        0.075    15.161    inst_IF/s_pc_reg[12]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                          -8.504    
  -------------------------------------------------------------------
                         slack                                  6.657    

Slack (MET) :             6.674ns  (required time - arrival time)
  Source:                 inst_IF/s_pc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_IF/s_pc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 1.799ns (53.859%)  route 1.541ns (46.141%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.626     5.147    inst_IF/clk_IBUF_BUFG
    SLICE_X59Y18         FDRE                                         r  inst_IF/s_pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDRE (Prop_fdre_C_Q)         0.419     5.566 r  inst_IF/s_pc_reg[1]/Q
                         net (fo=7, routed)           0.684     6.250    inst_IF/s_pc_reg_rep[1]
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.081 r  inst_IF/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.081    inst_IF/plusOp_carry_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.303 r  inst_IF/plusOp_carry__0/O[0]
                         net (fo=1, routed)           0.858     8.160    inst_IF/plusOp[5]
    SLICE_X59Y20         LUT3 (Prop_lut3_I1_O)        0.327     8.487 r  inst_IF/s_pc[5]_i_1/O
                         net (fo=1, routed)           0.000     8.487    inst_IF/s_pc[5]_i_1_n_0
    SLICE_X59Y20         FDRE                                         r  inst_IF/s_pc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.507    14.848    inst_IF/clk_IBUF_BUFG
    SLICE_X59Y20         FDRE                                         r  inst_IF/s_pc_reg[5]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X59Y20         FDRE (Setup_fdre_C_D)        0.075    15.162    inst_IF/s_pc_reg[5]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                          -8.487    
  -------------------------------------------------------------------
                         slack                                  6.674    

Slack (MET) :             6.677ns  (required time - arrival time)
  Source:                 inst_IF/s_pc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_IF/s_pc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.334ns  (logic 2.025ns (60.734%)  route 1.309ns (39.266%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.626     5.147    inst_IF/clk_IBUF_BUFG
    SLICE_X59Y18         FDRE                                         r  inst_IF/s_pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDRE (Prop_fdre_C_Q)         0.419     5.566 r  inst_IF/s_pc_reg[1]/Q
                         net (fo=7, routed)           0.684     6.250    inst_IF/s_pc_reg_rep[1]
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.081 r  inst_IF/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.081    inst_IF/plusOp_carry_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.195 r  inst_IF/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.195    inst_IF/plusOp_carry__0_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.309 r  inst_IF/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.309    inst_IF/plusOp_carry__1_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.531 r  inst_IF/plusOp_carry__2/O[0]
                         net (fo=1, routed)           0.626     8.156    inst_IF/plusOp[13]
    SLICE_X59Y22         LUT3 (Prop_lut3_I1_O)        0.325     8.481 r  inst_IF/s_pc[13]_i_1/O
                         net (fo=1, routed)           0.000     8.481    inst_IF/p_0_in[13]
    SLICE_X59Y22         FDRE                                         r  inst_IF/s_pc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.504    14.845    inst_IF/clk_IBUF_BUFG
    SLICE_X59Y22         FDRE                                         r  inst_IF/s_pc_reg[13]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X59Y22         FDRE (Setup_fdre_C_D)        0.075    15.159    inst_IF/s_pc_reg[13]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                          -8.481    
  -------------------------------------------------------------------
                         slack                                  6.677    

Slack (MET) :             6.716ns  (required time - arrival time)
  Source:                 mpg_i_fetch/cnt_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg_i_fetch/Q1_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.003ns  (logic 0.828ns (27.568%)  route 2.175ns (72.432%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.627     5.148    mpg_i_fetch/clk_IBUF_BUFG
    SLICE_X63Y18         FDRE                                         r  mpg_i_fetch/cnt_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  mpg_i_fetch/cnt_int_reg[2]/Q
                         net (fo=2, routed)           0.857     6.461    mpg_i_fetch/mpg_rst/cnt_int_reg[2]
    SLICE_X62Y18         LUT5 (Prop_lut5_I2_O)        0.124     6.585 r  mpg_i_fetch/Q1_i_4/O
                         net (fo=1, routed)           0.417     7.002    mpg_i_fetch/Q1_i_4_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124     7.126 f  mpg_i_fetch/Q1_i_3/O
                         net (fo=1, routed)           0.417     7.544    mpg_i_fetch/Q1_i_3_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.668 r  mpg_i_fetch/Q1_i_1/O
                         net (fo=2, routed)           0.484     8.152    mpg_i_fetch/eqOp
    SLICE_X58Y20         FDRE                                         r  mpg_i_fetch/Q1_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.507    14.848    mpg_i_fetch/clk_IBUF_BUFG
    SLICE_X58Y20         FDRE                                         r  mpg_i_fetch/Q1_reg/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X58Y20         FDRE (Setup_fdre_C_CE)      -0.205    14.868    mpg_i_fetch/Q1_reg
  -------------------------------------------------------------------
                         required time                         14.868    
                         arrival time                          -8.152    
  -------------------------------------------------------------------
                         slack                                  6.716    

Slack (MET) :             6.716ns  (required time - arrival time)
  Source:                 mpg_i_fetch/cnt_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg_rst/Q1_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.003ns  (logic 0.828ns (27.568%)  route 2.175ns (72.432%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.627     5.148    mpg_i_fetch/clk_IBUF_BUFG
    SLICE_X63Y18         FDRE                                         r  mpg_i_fetch/cnt_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  mpg_i_fetch/cnt_int_reg[2]/Q
                         net (fo=2, routed)           0.857     6.461    mpg_i_fetch/mpg_rst/cnt_int_reg[2]
    SLICE_X62Y18         LUT5 (Prop_lut5_I2_O)        0.124     6.585 r  mpg_i_fetch/Q1_i_4/O
                         net (fo=1, routed)           0.417     7.002    mpg_i_fetch/Q1_i_4_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124     7.126 f  mpg_i_fetch/Q1_i_3/O
                         net (fo=1, routed)           0.417     7.544    mpg_i_fetch/Q1_i_3_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.668 r  mpg_i_fetch/Q1_i_1/O
                         net (fo=2, routed)           0.484     8.152    mpg_rst/eqOp
    SLICE_X58Y20         FDRE                                         r  mpg_rst/Q1_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.507    14.848    mpg_rst/clk_IBUF_BUFG
    SLICE_X58Y20         FDRE                                         r  mpg_rst/Q1_reg/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X58Y20         FDRE (Setup_fdre_C_CE)      -0.205    14.868    mpg_rst/Q1_reg
  -------------------------------------------------------------------
                         required time                         14.868    
                         arrival time                          -8.152    
  -------------------------------------------------------------------
                         slack                                  6.716    

Slack (MET) :             6.808ns  (required time - arrival time)
  Source:                 inst_IF/s_pc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_IF/s_pc_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.207ns  (logic 1.898ns (59.190%)  route 1.309ns (40.810%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.626     5.147    inst_IF/clk_IBUF_BUFG
    SLICE_X59Y18         FDRE                                         r  inst_IF/s_pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDRE (Prop_fdre_C_Q)         0.419     5.566 r  inst_IF/s_pc_reg[1]/Q
                         net (fo=7, routed)           0.684     6.250    inst_IF/s_pc_reg_rep[1]
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.081 r  inst_IF/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.081    inst_IF/plusOp_carry_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.394 r  inst_IF/plusOp_carry__0/O[3]
                         net (fo=1, routed)           0.625     8.019    inst_IF/plusOp[8]
    SLICE_X59Y20         LUT3 (Prop_lut3_I1_O)        0.335     8.354 r  inst_IF/s_pc[8]_i_1/O
                         net (fo=1, routed)           0.000     8.354    inst_IF/p_0_in[8]
    SLICE_X59Y20         FDRE                                         r  inst_IF/s_pc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.507    14.848    inst_IF/clk_IBUF_BUFG
    SLICE_X59Y20         FDRE                                         r  inst_IF/s_pc_reg[8]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X59Y20         FDRE (Setup_fdre_C_D)        0.075    15.162    inst_IF/s_pc_reg[8]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                          -8.354    
  -------------------------------------------------------------------
                         slack                                  6.808    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 mpg_rst/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg_rst/Q3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.248%)  route 0.101ns (41.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.584     1.467    mpg_rst/clk_IBUF_BUFG
    SLICE_X58Y21         FDRE                                         r  mpg_rst/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  mpg_rst/Q2_reg/Q
                         net (fo=2, routed)           0.101     1.709    mpg_rst/Q2
    SLICE_X60Y20         FDRE                                         r  mpg_rst/Q3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.853     1.980    mpg_rst/clk_IBUF_BUFG
    SLICE_X60Y20         FDRE                                         r  mpg_rst/Q3_reg/C
                         clock pessimism             -0.498     1.482    
    SLICE_X60Y20         FDRE (Hold_fdre_C_D)         0.052     1.534    mpg_rst/Q3_reg
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 mpg_i_fetch/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg_i_fetch/Q3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.724%)  route 0.112ns (44.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.584     1.467    mpg_i_fetch/clk_IBUF_BUFG
    SLICE_X58Y21         FDRE                                         r  mpg_i_fetch/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  mpg_i_fetch/Q2_reg/Q
                         net (fo=2, routed)           0.112     1.720    mpg_i_fetch/Q2
    SLICE_X60Y20         FDRE                                         r  mpg_i_fetch/Q3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.853     1.980    mpg_i_fetch/clk_IBUF_BUFG
    SLICE_X60Y20         FDRE                                         r  mpg_i_fetch/Q3_reg/C
                         clock pessimism             -0.498     1.482    
    SLICE_X60Y20         FDRE (Hold_fdre_C_D)         0.059     1.541    mpg_i_fetch/Q3_reg
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 mpg_rst/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg_rst/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.835%)  route 0.154ns (52.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.585     1.468    mpg_rst/clk_IBUF_BUFG
    SLICE_X58Y20         FDRE                                         r  mpg_rst/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  mpg_rst/Q1_reg/Q
                         net (fo=1, routed)           0.154     1.763    mpg_rst/Q1_reg_n_0
    SLICE_X58Y21         FDRE                                         r  mpg_rst/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.852     1.979    mpg_rst/clk_IBUF_BUFG
    SLICE_X58Y21         FDRE                                         r  mpg_rst/Q2_reg/C
                         clock pessimism             -0.498     1.481    
    SLICE_X58Y21         FDRE (Hold_fdre_C_D)         0.055     1.536    mpg_rst/Q2_reg
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegmentDisplay/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.586     1.469    SevenSegmentDisplay/clk_IBUF_BUFG
    SLICE_X61Y19         FDRE                                         r  SevenSegmentDisplay/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  SevenSegmentDisplay/counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.718    SevenSegmentDisplay/counter_reg_n_0_[11]
    SLICE_X61Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.826 r  SevenSegmentDisplay/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.826    SevenSegmentDisplay/counter_reg[8]_i_1_n_4
    SLICE_X61Y19         FDRE                                         r  SevenSegmentDisplay/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.854     1.981    SevenSegmentDisplay/clk_IBUF_BUFG
    SLICE_X61Y19         FDRE                                         r  SevenSegmentDisplay/counter_reg[11]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X61Y19         FDRE (Hold_fdre_C_D)         0.105     1.574    SevenSegmentDisplay/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegmentDisplay/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.588     1.471    SevenSegmentDisplay/clk_IBUF_BUFG
    SLICE_X61Y17         FDRE                                         r  SevenSegmentDisplay/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y17         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  SevenSegmentDisplay/counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.720    SevenSegmentDisplay/counter_reg_n_0_[3]
    SLICE_X61Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.828 r  SevenSegmentDisplay/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.828    SevenSegmentDisplay/counter_reg[0]_i_1_n_4
    SLICE_X61Y17         FDRE                                         r  SevenSegmentDisplay/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.856     1.983    SevenSegmentDisplay/clk_IBUF_BUFG
    SLICE_X61Y17         FDRE                                         r  SevenSegmentDisplay/counter_reg[3]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X61Y17         FDRE (Hold_fdre_C_D)         0.105     1.576    SevenSegmentDisplay/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegmentDisplay/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.587     1.470    SevenSegmentDisplay/clk_IBUF_BUFG
    SLICE_X61Y18         FDRE                                         r  SevenSegmentDisplay/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  SevenSegmentDisplay/counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.719    SevenSegmentDisplay/counter_reg_n_0_[7]
    SLICE_X61Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.827 r  SevenSegmentDisplay/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.827    SevenSegmentDisplay/counter_reg[4]_i_1_n_4
    SLICE_X61Y18         FDRE                                         r  SevenSegmentDisplay/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.855     1.982    SevenSegmentDisplay/clk_IBUF_BUFG
    SLICE_X61Y18         FDRE                                         r  SevenSegmentDisplay/counter_reg[7]/C
                         clock pessimism             -0.512     1.470    
    SLICE_X61Y18         FDRE (Hold_fdre_C_D)         0.105     1.575    SevenSegmentDisplay/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegmentDisplay/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.585     1.468    SevenSegmentDisplay/clk_IBUF_BUFG
    SLICE_X61Y20         FDRE                                         r  SevenSegmentDisplay/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  SevenSegmentDisplay/counter_reg[12]/Q
                         net (fo=1, routed)           0.105     1.714    SevenSegmentDisplay/counter_reg_n_0_[12]
    SLICE_X61Y20         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.829 r  SevenSegmentDisplay/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.829    SevenSegmentDisplay/counter_reg[12]_i_1_n_7
    SLICE_X61Y20         FDRE                                         r  SevenSegmentDisplay/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.853     1.980    SevenSegmentDisplay/clk_IBUF_BUFG
    SLICE_X61Y20         FDRE                                         r  SevenSegmentDisplay/counter_reg[12]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X61Y20         FDRE (Hold_fdre_C_D)         0.105     1.573    SevenSegmentDisplay/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegmentDisplay/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.587     1.470    SevenSegmentDisplay/clk_IBUF_BUFG
    SLICE_X61Y18         FDRE                                         r  SevenSegmentDisplay/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  SevenSegmentDisplay/counter_reg[4]/Q
                         net (fo=1, routed)           0.105     1.716    SevenSegmentDisplay/counter_reg_n_0_[4]
    SLICE_X61Y18         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.831 r  SevenSegmentDisplay/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.831    SevenSegmentDisplay/counter_reg[4]_i_1_n_7
    SLICE_X61Y18         FDRE                                         r  SevenSegmentDisplay/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.855     1.982    SevenSegmentDisplay/clk_IBUF_BUFG
    SLICE_X61Y18         FDRE                                         r  SevenSegmentDisplay/counter_reg[4]/C
                         clock pessimism             -0.512     1.470    
    SLICE_X61Y18         FDRE (Hold_fdre_C_D)         0.105     1.575    SevenSegmentDisplay/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegmentDisplay/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.586     1.469    SevenSegmentDisplay/clk_IBUF_BUFG
    SLICE_X61Y19         FDRE                                         r  SevenSegmentDisplay/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  SevenSegmentDisplay/counter_reg[8]/Q
                         net (fo=1, routed)           0.105     1.715    SevenSegmentDisplay/counter_reg_n_0_[8]
    SLICE_X61Y19         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.830 r  SevenSegmentDisplay/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.830    SevenSegmentDisplay/counter_reg[8]_i_1_n_7
    SLICE_X61Y19         FDRE                                         r  SevenSegmentDisplay/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.854     1.981    SevenSegmentDisplay/clk_IBUF_BUFG
    SLICE_X61Y19         FDRE                                         r  SevenSegmentDisplay/counter_reg[8]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X61Y19         FDRE (Hold_fdre_C_D)         0.105     1.574    SevenSegmentDisplay/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegmentDisplay/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.585     1.468    SevenSegmentDisplay/clk_IBUF_BUFG
    SLICE_X61Y20         FDRE                                         r  SevenSegmentDisplay/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  SevenSegmentDisplay/counter_reg[14]/Q
                         net (fo=1, routed)           0.109     1.719    SevenSegmentDisplay/counter_reg_n_0_[14]
    SLICE_X61Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.830 r  SevenSegmentDisplay/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.830    SevenSegmentDisplay/counter_reg[12]_i_1_n_5
    SLICE_X61Y20         FDRE                                         r  SevenSegmentDisplay/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.853     1.980    SevenSegmentDisplay/clk_IBUF_BUFG
    SLICE_X61Y20         FDRE                                         r  SevenSegmentDisplay/counter_reg[14]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X61Y20         FDRE (Hold_fdre_C_D)         0.105     1.573    SevenSegmentDisplay/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y17   SevenSegmentDisplay/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y19   SevenSegmentDisplay/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y19   SevenSegmentDisplay/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y20   SevenSegmentDisplay/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y20   SevenSegmentDisplay/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y20   SevenSegmentDisplay/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y20   SevenSegmentDisplay/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y21   SevenSegmentDisplay/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y17   SevenSegmentDisplay/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y17   SevenSegmentDisplay/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y17   SevenSegmentDisplay/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   SevenSegmentDisplay/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   SevenSegmentDisplay/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   SevenSegmentDisplay/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   SevenSegmentDisplay/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   SevenSegmentDisplay/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   SevenSegmentDisplay/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   SevenSegmentDisplay/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   SevenSegmentDisplay/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y17   SevenSegmentDisplay/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y17   SevenSegmentDisplay/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   SevenSegmentDisplay/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   SevenSegmentDisplay/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   SevenSegmentDisplay/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   SevenSegmentDisplay/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   SevenSegmentDisplay/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   SevenSegmentDisplay/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   SevenSegmentDisplay/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   SevenSegmentDisplay/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.145ns  (logic 5.561ns (42.306%)  route 7.584ns (57.694%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sw_IBUF[7]_inst/O
                         net (fo=13, routed)          3.719     5.178    inst_IF/led_OBUF[2]
    SLICE_X59Y21         LUT5 (Prop_lut5_I1_O)        0.124     5.302 r  inst_IF/cat_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.858     6.160    inst_IF/digits[10]
    SLICE_X62Y21         LUT5 (Prop_lut5_I4_O)        0.124     6.284 r  inst_IF/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.177     7.461    inst_IF/SevenSegmentDisplay/number__29[2]
    SLICE_X60Y19         LUT4 (Prop_lut4_I1_O)        0.146     7.607 r  inst_IF/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.830     9.437    cat_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.708    13.145 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.145    cat[5]
    V5                                                                r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.969ns  (logic 5.362ns (41.348%)  route 7.607ns (58.652%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sw_IBUF[7]_inst/O
                         net (fo=13, routed)          3.719     5.178    inst_IF/led_OBUF[2]
    SLICE_X59Y21         LUT5 (Prop_lut5_I1_O)        0.124     5.302 r  inst_IF/cat_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.858     6.160    inst_IF/digits[10]
    SLICE_X62Y21         LUT5 (Prop_lut5_I4_O)        0.124     6.284 r  inst_IF/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.996     7.280    inst_IF/SevenSegmentDisplay/number__29[2]
    SLICE_X60Y19         LUT4 (Prop_lut4_I2_O)        0.124     7.404 r  inst_IF/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.034     9.437    cat_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    12.969 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.969    cat[6]
    U7                                                                r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.930ns  (logic 5.351ns (41.384%)  route 7.579ns (58.616%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sw_IBUF[7]_inst/O
                         net (fo=13, routed)          3.719     5.178    inst_IF/led_OBUF[2]
    SLICE_X59Y21         LUT5 (Prop_lut5_I1_O)        0.124     5.302 r  inst_IF/cat_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.858     6.160    inst_IF/digits[10]
    SLICE_X62Y21         LUT5 (Prop_lut5_I4_O)        0.124     6.284 r  inst_IF/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.177     7.461    inst_IF/SevenSegmentDisplay/number__29[2]
    SLICE_X60Y19         LUT4 (Prop_lut4_I2_O)        0.124     7.585 r  inst_IF/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.824     9.410    cat_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    12.930 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.930    cat[4]
    U5                                                                r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.665ns  (logic 5.616ns (44.347%)  route 7.048ns (55.653%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sw_IBUF[7]_inst/O
                         net (fo=13, routed)          3.719     5.178    inst_IF/led_OBUF[2]
    SLICE_X59Y21         LUT5 (Prop_lut5_I1_O)        0.124     5.302 r  inst_IF/cat_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.858     6.160    inst_IF/digits[10]
    SLICE_X62Y21         LUT5 (Prop_lut5_I4_O)        0.124     6.284 r  inst_IF/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.638     6.922    inst_IF/SevenSegmentDisplay/number__29[2]
    SLICE_X60Y22         LUT4 (Prop_lut4_I1_O)        0.150     7.072 r  inst_IF/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.833     8.905    cat_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.760    12.665 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.665    cat[3]
    V8                                                                r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.622ns  (logic 5.572ns (44.142%)  route 7.050ns (55.858%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sw_IBUF[7]_inst/O
                         net (fo=13, routed)          3.719     5.178    inst_IF/led_OBUF[2]
    SLICE_X59Y21         LUT5 (Prop_lut5_I1_O)        0.124     5.302 r  inst_IF/cat_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.858     6.160    inst_IF/digits[10]
    SLICE_X62Y21         LUT5 (Prop_lut5_I4_O)        0.124     6.284 r  inst_IF/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.641     6.925    inst_IF/SevenSegmentDisplay/number__29[2]
    SLICE_X60Y22         LUT4 (Prop_lut4_I1_O)        0.150     7.075 r  inst_IF/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.832     8.907    cat_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.715    12.622 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.622    cat[0]
    W7                                                                r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.401ns  (logic 5.360ns (43.223%)  route 7.041ns (56.777%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sw_IBUF[7]_inst/O
                         net (fo=13, routed)          3.719     5.178    inst_IF/led_OBUF[2]
    SLICE_X59Y21         LUT5 (Prop_lut5_I1_O)        0.124     5.302 r  inst_IF/cat_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.858     6.160    inst_IF/digits[10]
    SLICE_X62Y21         LUT5 (Prop_lut5_I4_O)        0.124     6.284 r  inst_IF/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.641     6.925    inst_IF/SevenSegmentDisplay/number__29[2]
    SLICE_X60Y22         LUT4 (Prop_lut4_I1_O)        0.124     7.049 r  inst_IF/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.822     8.872    cat_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    12.401 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.401    cat[1]
    W6                                                                r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.256ns  (logic 5.366ns (43.783%)  route 6.890ns (56.217%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sw_IBUF[7]_inst/O
                         net (fo=13, routed)          3.719     5.178    inst_IF/led_OBUF[2]
    SLICE_X59Y21         LUT5 (Prop_lut5_I1_O)        0.124     5.302 r  inst_IF/cat_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.858     6.160    inst_IF/digits[10]
    SLICE_X62Y21         LUT5 (Prop_lut5_I4_O)        0.124     6.284 r  inst_IF/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.638     6.922    inst_IF/SevenSegmentDisplay/number__29[2]
    SLICE_X60Y22         LUT4 (Prop_lut4_I3_O)        0.124     7.046 r  inst_IF/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.674     8.721    cat_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    12.256 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.256    cat[2]
    U8                                                                r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.946ns  (logic 4.991ns (62.813%)  route 2.955ns (37.187%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=17, routed)          2.955     4.416    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     7.946 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.946    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.108ns  (logic 4.960ns (69.770%)  route 2.149ns (30.230%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sw_IBUF[7]_inst/O
                         net (fo=13, routed)          2.149     3.608    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501     7.108 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.108    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.108ns  (logic 4.958ns (69.748%)  route 2.150ns (30.252%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=17, routed)          2.150     3.603    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     7.108 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.108    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.891ns  (logic 1.429ns (75.572%)  route 0.462ns (24.428%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  sw_IBUF[7]_inst/O
                         net (fo=13, routed)          0.462     0.689    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     1.891 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.891    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.892ns  (logic 1.427ns (75.410%)  route 0.465ns (24.590%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=17, routed)          0.465     0.686    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     1.892 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.892    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.282ns  (logic 1.460ns (63.983%)  route 0.822ns (36.017%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=17, routed)          0.822     1.051    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.282 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.282    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.780ns  (logic 1.553ns (41.085%)  route 2.227ns (58.915%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  sw_IBUF[7]_inst/O
                         net (fo=13, routed)          1.720     1.947    inst_IF/led_OBUF[2]
    SLICE_X60Y21         LUT6 (Prop_lut6_I2_O)        0.045     1.992 r  inst_IF/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.166     2.158    inst_IF/SevenSegmentDisplay/number__29[3]
    SLICE_X60Y22         LUT4 (Prop_lut4_I0_O)        0.045     2.203 r  inst_IF/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.340     2.544    cat_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.780 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.780    cat[2]
    U8                                                                r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.818ns  (logic 1.547ns (40.520%)  route 2.271ns (59.480%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  sw_IBUF[7]_inst/O
                         net (fo=13, routed)          1.720     1.947    inst_IF/led_OBUF[2]
    SLICE_X60Y21         LUT6 (Prop_lut6_I2_O)        0.045     1.992 r  inst_IF/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.162     2.154    inst_IF/SevenSegmentDisplay/number__29[3]
    SLICE_X60Y22         LUT4 (Prop_lut4_I0_O)        0.045     2.199 r  inst_IF/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.388     2.588    cat_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.818 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.818    cat[1]
    W6                                                                r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.865ns  (logic 1.538ns (39.789%)  route 2.327ns (60.211%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 f  sw_IBUF[7]_inst/O
                         net (fo=13, routed)          1.720     1.947    inst_IF/led_OBUF[2]
    SLICE_X60Y21         LUT6 (Prop_lut6_I2_O)        0.045     1.992 f  inst_IF/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.221     2.214    inst_IF/SevenSegmentDisplay/number__29[3]
    SLICE_X60Y19         LUT4 (Prop_lut4_I0_O)        0.045     2.259 r  inst_IF/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.385     2.644    cat_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.865 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.865    cat[4]
    U5                                                                r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.876ns  (logic 1.598ns (41.218%)  route 2.279ns (58.782%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  sw_IBUF[7]_inst/O
                         net (fo=13, routed)          1.720     1.947    inst_IF/led_OBUF[2]
    SLICE_X60Y21         LUT6 (Prop_lut6_I2_O)        0.045     1.992 r  inst_IF/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.162     2.154    inst_IF/SevenSegmentDisplay/number__29[3]
    SLICE_X60Y22         LUT4 (Prop_lut4_I0_O)        0.048     2.202 r  inst_IF/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.396     2.598    cat_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.278     3.876 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.876    cat[0]
    W7                                                                r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.881ns  (logic 1.549ns (39.914%)  route 2.332ns (60.086%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  sw_IBUF[7]_inst/O
                         net (fo=13, routed)          1.720     1.947    inst_IF/led_OBUF[2]
    SLICE_X60Y21         LUT6 (Prop_lut6_I2_O)        0.045     1.992 r  inst_IF/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.133     2.126    inst_IF/SevenSegmentDisplay/number__29[3]
    SLICE_X60Y19         LUT4 (Prop_lut4_I0_O)        0.045     2.171 r  inst_IF/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.479     2.649    cat_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.881 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.881    cat[6]
    U7                                                                r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.912ns  (logic 1.629ns (41.653%)  route 2.282ns (58.347%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  sw_IBUF[7]_inst/O
                         net (fo=13, routed)          1.720     1.947    inst_IF/led_OBUF[2]
    SLICE_X60Y21         LUT6 (Prop_lut6_I2_O)        0.045     1.992 r  inst_IF/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.166     2.158    inst_IF/SevenSegmentDisplay/number__29[3]
    SLICE_X60Y22         LUT4 (Prop_lut4_I0_O)        0.048     2.206 r  inst_IF/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.396     2.602    cat_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.309     3.912 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.912    cat[3]
    V8                                                                r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.926ns  (logic 1.589ns (40.489%)  route 2.336ns (59.511%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  sw_IBUF[7]_inst/O
                         net (fo=13, routed)          1.720     1.947    inst_IF/led_OBUF[2]
    SLICE_X60Y21         LUT6 (Prop_lut6_I2_O)        0.045     1.992 r  inst_IF/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.221     2.214    inst_IF/SevenSegmentDisplay/number__29[3]
    SLICE_X60Y19         LUT4 (Prop_lut4_I0_O)        0.046     2.260 r  inst_IF/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.395     2.654    cat_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.272     3.926 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.926    cat[5]
    V5                                                                r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_IF/s_pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.344ns  (logic 4.824ns (46.640%)  route 5.519ns (53.360%))
  Logic Levels:           5  (LUT4=1 LUT5=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.625     5.146    inst_IF/clk_IBUF_BUFG
    SLICE_X59Y19         FDRE                                         r  inst_IF/s_pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDRE (Prop_fdre_C_Q)         0.419     5.565 f  inst_IF/s_pc_reg[3]/Q
                         net (fo=5, routed)           0.842     6.407    inst_IF/s_pc_reg_rep[3]
    SLICE_X60Y20         LUT5 (Prop_lut5_I0_O)        0.299     6.706 r  inst_IF/cat_OBUF[6]_inst_i_18/O
                         net (fo=7, routed)           0.979     7.685    inst_IF/cat_OBUF[6]_inst_i_18_n_0
    SLICE_X59Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.809 r  inst_IF/cat_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.879     8.688    inst_IF/digits[13]
    SLICE_X59Y21         LUT5 (Prop_lut5_I1_O)        0.124     8.812 r  inst_IF/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.990     9.802    inst_IF/SevenSegmentDisplay/number__29[1]
    SLICE_X60Y19         LUT4 (Prop_lut4_I3_O)        0.150     9.952 r  inst_IF/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.830    11.782    cat_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.708    15.490 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.490    cat[5]
    V5                                                                r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_IF/s_pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.191ns  (logic 4.621ns (45.349%)  route 5.569ns (54.651%))
  Logic Levels:           5  (LUT4=1 LUT5=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.625     5.146    inst_IF/clk_IBUF_BUFG
    SLICE_X59Y19         FDRE                                         r  inst_IF/s_pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDRE (Prop_fdre_C_Q)         0.419     5.565 f  inst_IF/s_pc_reg[3]/Q
                         net (fo=5, routed)           0.842     6.407    inst_IF/s_pc_reg_rep[3]
    SLICE_X60Y20         LUT5 (Prop_lut5_I0_O)        0.299     6.706 r  inst_IF/cat_OBUF[6]_inst_i_18/O
                         net (fo=7, routed)           0.979     7.685    inst_IF/cat_OBUF[6]_inst_i_18_n_0
    SLICE_X59Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.809 r  inst_IF/cat_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.879     8.688    inst_IF/digits[13]
    SLICE_X59Y21         LUT5 (Prop_lut5_I1_O)        0.124     8.812 r  inst_IF/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.836     9.648    inst_IF/SevenSegmentDisplay/number__29[1]
    SLICE_X60Y19         LUT4 (Prop_lut4_I3_O)        0.124     9.772 r  inst_IF/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.034    11.806    cat_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    15.337 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.337    cat[6]
    U7                                                                r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_IF/s_pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.124ns  (logic 4.610ns (45.533%)  route 5.514ns (54.467%))
  Logic Levels:           5  (LUT4=1 LUT5=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.625     5.146    inst_IF/clk_IBUF_BUFG
    SLICE_X59Y19         FDRE                                         r  inst_IF/s_pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDRE (Prop_fdre_C_Q)         0.419     5.565 r  inst_IF/s_pc_reg[3]/Q
                         net (fo=5, routed)           0.842     6.407    inst_IF/s_pc_reg_rep[3]
    SLICE_X60Y20         LUT5 (Prop_lut5_I0_O)        0.299     6.706 f  inst_IF/cat_OBUF[6]_inst_i_18/O
                         net (fo=7, routed)           0.979     7.685    inst_IF/cat_OBUF[6]_inst_i_18_n_0
    SLICE_X59Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.809 f  inst_IF/cat_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.879     8.688    inst_IF/digits[13]
    SLICE_X59Y21         LUT5 (Prop_lut5_I1_O)        0.124     8.812 f  inst_IF/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.990     9.802    inst_IF/SevenSegmentDisplay/number__29[1]
    SLICE_X60Y19         LUT4 (Prop_lut4_I1_O)        0.124     9.926 r  inst_IF/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.824    11.751    cat_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    15.270 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.270    cat[4]
    U5                                                                r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_IF/s_pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.082ns  (logic 4.876ns (48.358%)  route 5.207ns (51.642%))
  Logic Levels:           5  (LUT4=1 LUT5=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.625     5.146    inst_IF/clk_IBUF_BUFG
    SLICE_X59Y19         FDRE                                         r  inst_IF/s_pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDRE (Prop_fdre_C_Q)         0.419     5.565 f  inst_IF/s_pc_reg[3]/Q
                         net (fo=5, routed)           0.842     6.407    inst_IF/s_pc_reg_rep[3]
    SLICE_X60Y20         LUT5 (Prop_lut5_I0_O)        0.299     6.706 r  inst_IF/cat_OBUF[6]_inst_i_18/O
                         net (fo=7, routed)           0.979     7.685    inst_IF/cat_OBUF[6]_inst_i_18_n_0
    SLICE_X59Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.809 r  inst_IF/cat_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.879     8.688    inst_IF/digits[13]
    SLICE_X59Y21         LUT5 (Prop_lut5_I1_O)        0.124     8.812 r  inst_IF/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.674     9.486    inst_IF/SevenSegmentDisplay/number__29[1]
    SLICE_X60Y22         LUT4 (Prop_lut4_I3_O)        0.150     9.636 r  inst_IF/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.833    11.469    cat_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.760    15.228 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.228    cat[3]
    V8                                                                r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_IF/s_pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.037ns  (logic 4.829ns (48.111%)  route 5.208ns (51.889%))
  Logic Levels:           5  (LUT4=1 LUT5=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.625     5.146    inst_IF/clk_IBUF_BUFG
    SLICE_X59Y19         FDRE                                         r  inst_IF/s_pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDRE (Prop_fdre_C_Q)         0.419     5.565 f  inst_IF/s_pc_reg[3]/Q
                         net (fo=5, routed)           0.842     6.407    inst_IF/s_pc_reg_rep[3]
    SLICE_X60Y20         LUT5 (Prop_lut5_I0_O)        0.299     6.706 r  inst_IF/cat_OBUF[6]_inst_i_18/O
                         net (fo=7, routed)           0.979     7.685    inst_IF/cat_OBUF[6]_inst_i_18_n_0
    SLICE_X59Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.809 r  inst_IF/cat_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.879     8.688    inst_IF/digits[13]
    SLICE_X59Y21         LUT5 (Prop_lut5_I1_O)        0.124     8.812 r  inst_IF/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.676     9.488    inst_IF/SevenSegmentDisplay/number__29[1]
    SLICE_X60Y22         LUT4 (Prop_lut4_I3_O)        0.148     9.636 r  inst_IF/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.832    11.468    cat_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.715    15.183 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.183    cat[0]
    W7                                                                r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_IF/s_pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.817ns  (logic 4.619ns (47.051%)  route 5.198ns (52.949%))
  Logic Levels:           5  (LUT4=1 LUT5=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.625     5.146    inst_IF/clk_IBUF_BUFG
    SLICE_X59Y19         FDRE                                         r  inst_IF/s_pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDRE (Prop_fdre_C_Q)         0.419     5.565 f  inst_IF/s_pc_reg[3]/Q
                         net (fo=5, routed)           0.842     6.407    inst_IF/s_pc_reg_rep[3]
    SLICE_X60Y20         LUT5 (Prop_lut5_I0_O)        0.299     6.706 r  inst_IF/cat_OBUF[6]_inst_i_18/O
                         net (fo=7, routed)           0.979     7.685    inst_IF/cat_OBUF[6]_inst_i_18_n_0
    SLICE_X59Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.809 r  inst_IF/cat_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.879     8.688    inst_IF/digits[13]
    SLICE_X59Y21         LUT5 (Prop_lut5_I1_O)        0.124     8.812 r  inst_IF/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.676     9.488    inst_IF/SevenSegmentDisplay/number__29[1]
    SLICE_X60Y22         LUT4 (Prop_lut4_I2_O)        0.124     9.612 r  inst_IF/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.822    11.434    cat_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    14.964 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.964    cat[1]
    W6                                                                r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_IF/s_pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.673ns  (logic 4.625ns (47.814%)  route 5.048ns (52.186%))
  Logic Levels:           5  (LUT4=1 LUT5=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.625     5.146    inst_IF/clk_IBUF_BUFG
    SLICE_X59Y19         FDRE                                         r  inst_IF/s_pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDRE (Prop_fdre_C_Q)         0.419     5.565 f  inst_IF/s_pc_reg[3]/Q
                         net (fo=5, routed)           0.842     6.407    inst_IF/s_pc_reg_rep[3]
    SLICE_X60Y20         LUT5 (Prop_lut5_I0_O)        0.299     6.706 r  inst_IF/cat_OBUF[6]_inst_i_18/O
                         net (fo=7, routed)           0.979     7.685    inst_IF/cat_OBUF[6]_inst_i_18_n_0
    SLICE_X59Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.809 r  inst_IF/cat_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.879     8.688    inst_IF/digits[13]
    SLICE_X59Y21         LUT5 (Prop_lut5_I1_O)        0.124     8.812 r  inst_IF/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.674     9.486    inst_IF/SevenSegmentDisplay/number__29[1]
    SLICE_X60Y22         LUT4 (Prop_lut4_I2_O)        0.124     9.610 r  inst_IF/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.674    11.284    cat_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    14.820 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.820    cat[2]
    U8                                                                r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.294ns  (logic 4.319ns (59.215%)  route 2.975ns (40.785%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.624     5.145    SevenSegmentDisplay/clk_IBUF_BUFG
    SLICE_X61Y20         FDRE                                         r  SevenSegmentDisplay/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  SevenSegmentDisplay/counter_reg[15]/Q
                         net (fo=13, routed)          0.878     6.479    SevenSegmentDisplay/sel[0]
    SLICE_X62Y22         LUT2 (Prop_lut2_I0_O)        0.152     6.631 r  SevenSegmentDisplay/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.097     8.728    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.711    12.439 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.439    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.116ns  (logic 4.331ns (60.863%)  route 2.785ns (39.137%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.624     5.145    SevenSegmentDisplay/clk_IBUF_BUFG
    SLICE_X61Y20         FDRE                                         r  SevenSegmentDisplay/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  SevenSegmentDisplay/counter_reg[15]/Q
                         net (fo=13, routed)          0.885     6.487    SevenSegmentDisplay/sel[0]
    SLICE_X62Y22         LUT2 (Prop_lut2_I0_O)        0.150     6.637 r  SevenSegmentDisplay/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.899     8.536    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.725    12.261 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.261    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.848ns  (logic 4.079ns (59.570%)  route 2.768ns (40.430%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.624     5.145    SevenSegmentDisplay/clk_IBUF_BUFG
    SLICE_X61Y20         FDRE                                         r  SevenSegmentDisplay/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  SevenSegmentDisplay/counter_reg[15]/Q
                         net (fo=13, routed)          0.885     6.487    SevenSegmentDisplay/sel[0]
    SLICE_X62Y22         LUT2 (Prop_lut2_I1_O)        0.124     6.611 r  SevenSegmentDisplay/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.883     8.494    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    11.993 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.993    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SevenSegmentDisplay/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.978ns  (logic 1.397ns (70.659%)  route 0.580ns (29.341%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.584     1.467    SevenSegmentDisplay/clk_IBUF_BUFG
    SLICE_X61Y21         FDRE                                         r  SevenSegmentDisplay/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDRE (Prop_fdre_C_Q)         0.141     1.608 f  SevenSegmentDisplay/counter_reg[16]/Q
                         net (fo=13, routed)          0.202     1.810    SevenSegmentDisplay/sel[1]
    SLICE_X62Y22         LUT2 (Prop_lut2_I1_O)        0.045     1.855 r  SevenSegmentDisplay/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.379     2.233    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     3.445 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.445    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.024ns  (logic 1.386ns (68.491%)  route 0.638ns (31.509%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.584     1.467    SevenSegmentDisplay/clk_IBUF_BUFG
    SLICE_X61Y21         FDRE                                         r  SevenSegmentDisplay/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  SevenSegmentDisplay/counter_reg[16]/Q
                         net (fo=13, routed)          0.201     1.809    SevenSegmentDisplay/sel[1]
    SLICE_X62Y22         LUT2 (Prop_lut2_I0_O)        0.045     1.854 r  SevenSegmentDisplay/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.437     2.291    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.491 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.491    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.101ns  (logic 1.467ns (69.819%)  route 0.634ns (30.181%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.584     1.467    SevenSegmentDisplay/clk_IBUF_BUFG
    SLICE_X61Y21         FDRE                                         r  SevenSegmentDisplay/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  SevenSegmentDisplay/counter_reg[16]/Q
                         net (fo=13, routed)          0.128     1.736    inst_IF/sel[1]
    SLICE_X60Y21         LUT6 (Prop_lut6_I3_O)        0.045     1.781 r  inst_IF/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.166     1.947    inst_IF/SevenSegmentDisplay/number__29[3]
    SLICE_X60Y22         LUT4 (Prop_lut4_I0_O)        0.045     1.992 r  inst_IF/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.340     2.332    cat_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.568 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.568    cat[2]
    U8                                                                r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.112ns  (logic 1.475ns (69.831%)  route 0.637ns (30.169%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.584     1.467    SevenSegmentDisplay/clk_IBUF_BUFG
    SLICE_X61Y21         FDRE                                         r  SevenSegmentDisplay/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDRE (Prop_fdre_C_Q)         0.141     1.608 f  SevenSegmentDisplay/counter_reg[16]/Q
                         net (fo=13, routed)          0.201     1.809    SevenSegmentDisplay/sel[1]
    SLICE_X62Y22         LUT2 (Prop_lut2_I1_O)        0.048     1.857 r  SevenSegmentDisplay/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.436     2.293    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.286     3.579 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.579    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.139ns  (logic 1.461ns (68.300%)  route 0.678ns (31.700%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.584     1.467    SevenSegmentDisplay/clk_IBUF_BUFG
    SLICE_X61Y21         FDRE                                         r  SevenSegmentDisplay/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  SevenSegmentDisplay/counter_reg[16]/Q
                         net (fo=13, routed)          0.128     1.736    inst_IF/sel[1]
    SLICE_X60Y21         LUT6 (Prop_lut6_I3_O)        0.045     1.781 r  inst_IF/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.162     1.943    inst_IF/SevenSegmentDisplay/number__29[3]
    SLICE_X60Y22         LUT4 (Prop_lut4_I0_O)        0.045     1.988 r  inst_IF/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.388     2.376    cat_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.606 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.606    cat[1]
    W6                                                                r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.186ns  (logic 1.452ns (66.409%)  route 0.734ns (33.591%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.584     1.467    SevenSegmentDisplay/clk_IBUF_BUFG
    SLICE_X61Y21         FDRE                                         r  SevenSegmentDisplay/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDRE (Prop_fdre_C_Q)         0.141     1.608 f  SevenSegmentDisplay/counter_reg[16]/Q
                         net (fo=13, routed)          0.128     1.736    inst_IF/sel[1]
    SLICE_X60Y21         LUT6 (Prop_lut6_I3_O)        0.045     1.781 f  inst_IF/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.221     2.002    inst_IF/SevenSegmentDisplay/number__29[3]
    SLICE_X60Y19         LUT4 (Prop_lut4_I0_O)        0.045     2.047 r  inst_IF/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.385     2.433    cat_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.653 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.653    cat[4]
    U5                                                                r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.198ns  (logic 1.512ns (68.793%)  route 0.686ns (31.207%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.584     1.467    SevenSegmentDisplay/clk_IBUF_BUFG
    SLICE_X61Y21         FDRE                                         r  SevenSegmentDisplay/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  SevenSegmentDisplay/counter_reg[16]/Q
                         net (fo=13, routed)          0.128     1.736    inst_IF/sel[1]
    SLICE_X60Y21         LUT6 (Prop_lut6_I3_O)        0.045     1.781 r  inst_IF/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.162     1.943    inst_IF/SevenSegmentDisplay/number__29[3]
    SLICE_X60Y22         LUT4 (Prop_lut4_I0_O)        0.048     1.991 r  inst_IF/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.396     2.387    cat_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.278     3.665 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.665    cat[0]
    W7                                                                r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.202ns  (logic 1.461ns (66.355%)  route 0.741ns (33.645%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.584     1.467    SevenSegmentDisplay/clk_IBUF_BUFG
    SLICE_X61Y21         FDRE                                         r  SevenSegmentDisplay/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  SevenSegmentDisplay/counter_reg[16]/Q
                         net (fo=13, routed)          0.202     1.810    SevenSegmentDisplay/sel[1]
    SLICE_X62Y22         LUT2 (Prop_lut2_I1_O)        0.049     1.859 r  SevenSegmentDisplay/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.539     2.398    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.271     3.669 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.669    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.203ns  (logic 1.463ns (66.430%)  route 0.739ns (33.570%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.584     1.467    SevenSegmentDisplay/clk_IBUF_BUFG
    SLICE_X61Y21         FDRE                                         r  SevenSegmentDisplay/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  SevenSegmentDisplay/counter_reg[16]/Q
                         net (fo=13, routed)          0.128     1.736    inst_IF/sel[1]
    SLICE_X60Y21         LUT6 (Prop_lut6_I3_O)        0.045     1.781 r  inst_IF/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.133     1.914    inst_IF/SevenSegmentDisplay/number__29[3]
    SLICE_X60Y19         LUT4 (Prop_lut4_I0_O)        0.045     1.959 r  inst_IF/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.479     2.438    cat_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.670 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.670    cat[6]
    U7                                                                r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.233ns  (logic 1.543ns (69.118%)  route 0.690ns (30.882%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.584     1.467    SevenSegmentDisplay/clk_IBUF_BUFG
    SLICE_X61Y21         FDRE                                         r  SevenSegmentDisplay/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  SevenSegmentDisplay/counter_reg[16]/Q
                         net (fo=13, routed)          0.128     1.736    inst_IF/sel[1]
    SLICE_X60Y21         LUT6 (Prop_lut6_I3_O)        0.045     1.781 r  inst_IF/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.166     1.947    inst_IF/SevenSegmentDisplay/number__29[3]
    SLICE_X60Y22         LUT4 (Prop_lut4_I0_O)        0.048     1.995 r  inst_IF/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.396     2.391    cat_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.309     3.700 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.700    cat[3]
    V8                                                                r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            inst_IF/s_pc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.429ns  (logic 1.613ns (29.716%)  route 3.816ns (70.284%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  sw_IBUF[1]_inst/O
                         net (fo=17, routed)          3.816     5.277    inst_IF/led_OBUF[1]
    SLICE_X59Y22         LUT3 (Prop_lut3_I0_O)        0.152     5.429 r  inst_IF/s_pc[13]_i_1/O
                         net (fo=1, routed)           0.000     5.429    inst_IF/p_0_in[13]
    SLICE_X59Y22         FDRE                                         r  inst_IF/s_pc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.504     4.845    inst_IF/clk_IBUF_BUFG
    SLICE_X59Y22         FDRE                                         r  inst_IF/s_pc_reg[13]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            inst_IF/s_pc_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.428ns  (logic 1.613ns (29.722%)  route 3.815ns (70.278%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  sw_IBUF[1]_inst/O
                         net (fo=17, routed)          3.815     5.276    inst_IF/led_OBUF[1]
    SLICE_X59Y22         LUT3 (Prop_lut3_I0_O)        0.152     5.428 r  inst_IF/s_pc[15]_i_3/O
                         net (fo=1, routed)           0.000     5.428    inst_IF/p_0_in[15]
    SLICE_X59Y22         FDRE                                         r  inst_IF/s_pc_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.504     4.845    inst_IF/clk_IBUF_BUFG
    SLICE_X59Y22         FDRE                                         r  inst_IF/s_pc_reg[15]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            inst_IF/s_pc_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.401ns  (logic 1.585ns (29.352%)  route 3.816ns (70.648%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  sw_IBUF[1]_inst/O
                         net (fo=17, routed)          3.816     5.277    inst_IF/led_OBUF[1]
    SLICE_X59Y22         LUT3 (Prop_lut3_I0_O)        0.124     5.401 r  inst_IF/s_pc[10]_i_1/O
                         net (fo=1, routed)           0.000     5.401    inst_IF/p_0_in[10]
    SLICE_X59Y22         FDRE                                         r  inst_IF/s_pc_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.504     4.845    inst_IF/clk_IBUF_BUFG
    SLICE_X59Y22         FDRE                                         r  inst_IF/s_pc_reg[10]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            inst_IF/s_pc_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.400ns  (logic 1.585ns (29.357%)  route 3.815ns (70.643%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  sw_IBUF[1]_inst/O
                         net (fo=17, routed)          3.815     5.276    inst_IF/led_OBUF[1]
    SLICE_X59Y22         LUT3 (Prop_lut3_I0_O)        0.124     5.400 r  inst_IF/s_pc[14]_i_1/O
                         net (fo=1, routed)           0.000     5.400    inst_IF/p_0_in[14]
    SLICE_X59Y22         FDRE                                         r  inst_IF/s_pc_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.504     4.845    inst_IF/clk_IBUF_BUFG
    SLICE_X59Y22         FDRE                                         r  inst_IF/s_pc_reg[14]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            inst_IF/s_pc_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.292ns  (logic 1.613ns (30.486%)  route 3.679ns (69.514%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  sw_IBUF[1]_inst/O
                         net (fo=17, routed)          3.679     5.140    inst_IF/led_OBUF[1]
    SLICE_X59Y21         LUT3 (Prop_lut3_I0_O)        0.152     5.292 r  inst_IF/s_pc[12]_i_1/O
                         net (fo=1, routed)           0.000     5.292    inst_IF/p_0_in[12]
    SLICE_X59Y21         FDRE                                         r  inst_IF/s_pc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.506     4.847    inst_IF/clk_IBUF_BUFG
    SLICE_X59Y21         FDRE                                         r  inst_IF/s_pc_reg[12]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            inst_IF/s_pc_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.264ns  (logic 1.585ns (30.116%)  route 3.679ns (69.884%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  sw_IBUF[1]_inst/O
                         net (fo=17, routed)          3.679     5.140    inst_IF/led_OBUF[1]
    SLICE_X59Y21         LUT3 (Prop_lut3_I0_O)        0.124     5.264 r  inst_IF/s_pc[11]_i_1/O
                         net (fo=1, routed)           0.000     5.264    inst_IF/p_0_in[11]
    SLICE_X59Y21         FDRE                                         r  inst_IF/s_pc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.506     4.847    inst_IF/clk_IBUF_BUFG
    SLICE_X59Y21         FDRE                                         r  inst_IF/s_pc_reg[11]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            inst_IF/s_pc_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.194ns  (logic 1.615ns (31.099%)  route 3.579ns (68.901%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  sw_IBUF[1]_inst/O
                         net (fo=17, routed)          3.579     5.040    inst_IF/led_OBUF[1]
    SLICE_X59Y20         LUT3 (Prop_lut3_I0_O)        0.154     5.194 r  inst_IF/s_pc[8]_i_1/O
                         net (fo=1, routed)           0.000     5.194    inst_IF/p_0_in[8]
    SLICE_X59Y20         FDRE                                         r  inst_IF/s_pc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.507     4.848    inst_IF/clk_IBUF_BUFG
    SLICE_X59Y20         FDRE                                         r  inst_IF/s_pc_reg[8]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            inst_IF/s_pc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.164ns  (logic 1.585ns (30.699%)  route 3.579ns (69.301%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  sw_IBUF[1]_inst/O
                         net (fo=17, routed)          3.579     5.040    inst_IF/led_OBUF[1]
    SLICE_X59Y20         LUT3 (Prop_lut3_I0_O)        0.124     5.164 r  inst_IF/s_pc[7]_i_1/O
                         net (fo=1, routed)           0.000     5.164    inst_IF/s_pc[7]_i_1_n_0
    SLICE_X59Y20         FDRE                                         r  inst_IF/s_pc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.507     4.848    inst_IF/clk_IBUF_BUFG
    SLICE_X59Y20         FDRE                                         r  inst_IF/s_pc_reg[7]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            inst_IF/s_pc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.967ns  (logic 1.611ns (32.440%)  route 3.356ns (67.560%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  sw_IBUF[1]_inst/O
                         net (fo=17, routed)          3.356     4.817    inst_IF/led_OBUF[1]
    SLICE_X59Y20         LUT3 (Prop_lut3_I0_O)        0.150     4.967 r  inst_IF/s_pc[5]_i_1/O
                         net (fo=1, routed)           0.000     4.967    inst_IF/s_pc[5]_i_1_n_0
    SLICE_X59Y20         FDRE                                         r  inst_IF/s_pc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.507     4.848    inst_IF/clk_IBUF_BUFG
    SLICE_X59Y20         FDRE                                         r  inst_IF/s_pc_reg[5]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            inst_IF/s_pc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.941ns  (logic 1.585ns (32.084%)  route 3.356ns (67.916%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  sw_IBUF[1]_inst/O
                         net (fo=17, routed)          3.356     4.817    inst_IF/led_OBUF[1]
    SLICE_X59Y20         LUT3 (Prop_lut3_I0_O)        0.124     4.941 r  inst_IF/s_pc[4]_i_1/O
                         net (fo=1, routed)           0.000     4.941    inst_IF/s_pc[4]_i_1_n_0
    SLICE_X59Y20         FDRE                                         r  inst_IF/s_pc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.507     4.848    inst_IF/clk_IBUF_BUFG
    SLICE_X59Y20         FDRE                                         r  inst_IF/s_pc_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            mpg_i_fetch/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.569ns  (logic 0.210ns (13.351%)  route 1.360ns (86.649%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           1.360     1.569    mpg_i_fetch/btn_IBUF[0]
    SLICE_X58Y20         FDRE                                         r  mpg_i_fetch/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.853     1.980    mpg_i_fetch/clk_IBUF_BUFG
    SLICE_X58Y20         FDRE                                         r  mpg_i_fetch/Q1_reg/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            inst_IF/s_pc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.642ns  (logic 0.266ns (16.193%)  route 1.376ns (83.807%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=17, routed)          1.376     1.597    inst_IF/led_OBUF[0]
    SLICE_X59Y19         LUT3 (Prop_lut3_I0_O)        0.045     1.642 r  inst_IF/s_pc[2]_i_1/O
                         net (fo=1, routed)           0.000     1.642    inst_IF/s_pc[2]_i_1_n_0
    SLICE_X59Y19         FDRE                                         r  inst_IF/s_pc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.854     1.981    inst_IF/clk_IBUF_BUFG
    SLICE_X59Y19         FDRE                                         r  inst_IF/s_pc_reg[2]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            inst_IF/s_pc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.645ns  (logic 0.269ns (16.346%)  route 1.376ns (83.654%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  sw_IBUF[0]_inst/O
                         net (fo=17, routed)          1.376     1.597    inst_IF/led_OBUF[0]
    SLICE_X59Y19         LUT3 (Prop_lut3_I2_O)        0.048     1.645 r  inst_IF/s_pc[3]_i_1/O
                         net (fo=1, routed)           0.000     1.645    inst_IF/s_pc[3]_i_1_n_0
    SLICE_X59Y19         FDRE                                         r  inst_IF/s_pc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.854     1.981    inst_IF/clk_IBUF_BUFG
    SLICE_X59Y19         FDRE                                         r  inst_IF/s_pc_reg[3]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            inst_IF/s_pc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.695ns  (logic 0.271ns (16.011%)  route 1.423ns (83.989%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  sw_IBUF[1]_inst/O
                         net (fo=17, routed)          1.423     1.653    inst_IF/led_OBUF[1]
    SLICE_X59Y18         LUT3 (Prop_lut3_I0_O)        0.042     1.695 r  inst_IF/s_pc[1]_i_1/O
                         net (fo=1, routed)           0.000     1.695    inst_IF/s_pc[1]_i_1_n_0
    SLICE_X59Y18         FDRE                                         r  inst_IF/s_pc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.855     1.982    inst_IF/clk_IBUF_BUFG
    SLICE_X59Y18         FDRE                                         r  inst_IF/s_pc_reg[1]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            inst_IF/s_pc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.695ns  (logic 0.266ns (15.686%)  route 1.430ns (84.314%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  sw_IBUF[0]_inst/O
                         net (fo=17, routed)          1.430     1.650    inst_IF/led_OBUF[0]
    SLICE_X59Y18         LUT3 (Prop_lut3_I2_O)        0.045     1.695 r  inst_IF/s_pc[0]_i_1/O
                         net (fo=1, routed)           0.000     1.695    inst_IF/s_pc[0]_i_1_n_0
    SLICE_X59Y18         FDRE                                         r  inst_IF/s_pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.855     1.982    inst_IF/clk_IBUF_BUFG
    SLICE_X59Y18         FDRE                                         r  inst_IF/s_pc_reg[0]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            inst_IF/s_pc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.696ns  (logic 0.266ns (15.679%)  route 1.430ns (84.321%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  sw_IBUF[0]_inst/O
                         net (fo=17, routed)          1.430     1.651    inst_IF/led_OBUF[0]
    SLICE_X59Y20         LUT3 (Prop_lut3_I2_O)        0.045     1.696 r  inst_IF/s_pc[4]_i_1/O
                         net (fo=1, routed)           0.000     1.696    inst_IF/s_pc[4]_i_1_n_0
    SLICE_X59Y20         FDRE                                         r  inst_IF/s_pc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.853     1.980    inst_IF/clk_IBUF_BUFG
    SLICE_X59Y20         FDRE                                         r  inst_IF/s_pc_reg[4]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            inst_IF/s_pc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.697ns  (logic 0.266ns (15.669%)  route 1.431ns (84.331%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  sw_IBUF[0]_inst/O
                         net (fo=17, routed)          1.431     1.652    inst_IF/led_OBUF[0]
    SLICE_X59Y20         LUT3 (Prop_lut3_I2_O)        0.045     1.697 r  inst_IF/s_pc[6]_i_1/O
                         net (fo=1, routed)           0.000     1.697    inst_IF/s_pc[6]_i_1_n_0
    SLICE_X59Y20         FDRE                                         r  inst_IF/s_pc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.853     1.980    inst_IF/clk_IBUF_BUFG
    SLICE_X59Y20         FDRE                                         r  inst_IF/s_pc_reg[6]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            inst_IF/s_pc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.699ns  (logic 0.269ns (15.828%)  route 1.430ns (84.172%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  sw_IBUF[0]_inst/O
                         net (fo=17, routed)          1.430     1.651    inst_IF/led_OBUF[0]
    SLICE_X59Y20         LUT3 (Prop_lut3_I2_O)        0.048     1.699 r  inst_IF/s_pc[5]_i_1/O
                         net (fo=1, routed)           0.000     1.699    inst_IF/s_pc[5]_i_1_n_0
    SLICE_X59Y20         FDRE                                         r  inst_IF/s_pc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.853     1.980    inst_IF/clk_IBUF_BUFG
    SLICE_X59Y20         FDRE                                         r  inst_IF/s_pc_reg[5]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            inst_IF/s_pc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.701ns  (logic 0.270ns (15.868%)  route 1.431ns (84.132%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  sw_IBUF[0]_inst/O
                         net (fo=17, routed)          1.431     1.652    inst_IF/led_OBUF[0]
    SLICE_X59Y20         LUT3 (Prop_lut3_I2_O)        0.049     1.701 r  inst_IF/s_pc[9]_i_1/O
                         net (fo=1, routed)           0.000     1.701    inst_IF/p_0_in[9]
    SLICE_X59Y20         FDRE                                         r  inst_IF/s_pc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.853     1.980    inst_IF/clk_IBUF_BUFG
    SLICE_X59Y20         FDRE                                         r  inst_IF/s_pc_reg[9]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            inst_IF/s_pc_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.712ns  (logic 0.266ns (15.538%)  route 1.446ns (84.462%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  sw_IBUF[0]_inst/O
                         net (fo=17, routed)          1.446     1.667    inst_IF/led_OBUF[0]
    SLICE_X59Y21         LUT3 (Prop_lut3_I2_O)        0.045     1.712 r  inst_IF/s_pc[11]_i_1/O
                         net (fo=1, routed)           0.000     1.712    inst_IF/p_0_in[11]
    SLICE_X59Y21         FDRE                                         r  inst_IF/s_pc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.852     1.979    inst_IF/clk_IBUF_BUFG
    SLICE_X59Y21         FDRE                                         r  inst_IF/s_pc_reg[11]/C





