<div align="center">

<pre style="font-family:monospace; line-height:1.3; color:#00f000">
clk â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”“                                     â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”
â”—â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”›
rst_n     â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”
data_out  â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”< R A W A N >â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”< A B D E L K A D E R >â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”
</pre>

[![Analog Devices](https://img.shields.io/badge/Analog%20Devices-FF0000?logo=analogdevices&logoColor=white)](https://www.analog.com/)
[![E-JUST](https://img.shields.io/badge/E--JUST-004080?logo=education&logoColor=white)](https://www.ejust.edu.eg/)

</div>

<!--
â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“
  RAWAN ABDELKADER  |  Digital IC Design & Verification Engineer
â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“â–“
-->

<div align="center">

  <h1>Rawan Abdelkader</h1>
  <h3>Digital IC Design & Verification Engineer</h3>
  
  <p>
    <strong>GP Sponsored by Analog Devices</strong> â€¢ E-JUST S'27 â€¢ Senior Year
  </p>

  <pre style="background:#000;color:#0f0;font-family:monospace;border:1px solid #444;padding:16px;border-radius:4px;text-align:left;display:inline-block;margin:20px 0">
   _______                     ___________    _____      _____ 
  |   _   |.--.--.-----.-----|   |   |   |  |   | |.--.|   __|
  |.  |___||  |  |  -__|     |       |   |__| | | ||  ||__   |
  |.  |   ||_____|_____|__|__|__|_|__|______|___|_||__||_____|
  |:  1   |
  |::.. . |
  `-------'
  Hardware doesn't lie. Verification proves it.
  </pre>

</div>

<div align="center">
  <hr width="80%" style="border:0;border-top:1px solid #444;margin:30px auto">
</div>

<h2 align="center">ğŸ” What I Build</h2>

<div align="center">
  <table align="center" width="800" style="margin:20px auto;border-collapse:collapse;color:#333;font-family:monospace">
    <tr>
      <td width="50%" style="padding:12px;border:1px solid #ddd;vertical-align:top">
        <strong>âœ“ Digital ICs</strong><br/>
        UVM/cocotb testbenches â€¢ Coverage-driven verification<br/>
        Constrained-random stimulus â€¢ Scoreboards
      </td>
      <td width="50%" style="padding:12px;border:1px solid #ddd;vertical-align:top">
        <strong>âœ“ Hardware Accelerators</strong><br/>
        Systolic arrays â€¢ MAC units â€¢ Convolution kernels<br/>
        PPA optimization for ML inference workloads
      </td>
    </tr>
    <tr>
      <td style="padding:12px;border:1px solid #ddd;vertical-align:top">
        <strong>âœ“ RTL Design</strong><br/>
        Pipelined datapaths â€¢ Signed/unsigned arithmetic<br/>
        FSMs â€¢ FIFOs â€¢ Async domain crossing
      </td>
      <td style="padding:12px;border:1px solid #ddd;vertical-align:top">
        <strong>âœ“ Silicon Flow</strong><br/>
        Synthesis (Quartus/Vivado) â€¢ Timing analysis<br/>
        FPGA prototyping â€¢ Gate-level simulation
      </td>
    </tr>
  </table>
</div>

<div align="center">
  <hr width="80%" style="border:0;border-top:1px solid #444;margin:30px auto">
</div>

<h2 align="center">âš™ï¸ Technical Stack</h2>

<div align="center">
  <table align="center" width="800" style="margin:20px auto;border-collapse:collapse;color:#333;font-family:monospace">
    <tr>
      <td width="30%" style="padding:12px;border:1px solid #ddd;vertical-align:top;background:#f8f9fa">
        <strong>RTL & Verification</strong><br/>
        Verilog â€¢ SystemVerilog â€¢ UVM â€¢ cocotb<br/>
        RISC-V ISA â€¢ Assertion-based verification
      </td>
      <td width="35%" style="padding:12px;border:1px solid #ddd;vertical-align:top;background:#f8f9fa">
        <strong>Programming</strong><br/>
        Python (pytest, cocotb automation)<br/>
        C++ (data structures, algorithms)<br/>
        MATLAB (signal processing)
      </td>
      <td width="35%" style="padding:12px;border:1px solid #ddd;vertical-align:top;background:#f8f9fa">
        <strong>EDA Tools</strong><br/>
        QuestaSim â€¢ Vivado â€¢ Quartus Prime<br/>
        Linux CLI â€¢ Git â€¢ Makefiles
      </td>
    </tr>
  </table>
</div>

<div align="center">
  <hr width="80%" style="border:0;border-top:1px solid #444;margin:30px auto">
</div>

<h2 align="center">ğŸ§ª Current Focus: ML Accelerator Microarchitecture</h2>

<div align="center">
  <div style="background:#1e1f29;color:#88c0d0;font-family:monospace;font-size:14px;border-radius:6px;padding:20px;width:800px;margin:20px auto;text-align:left;overflow-x:auto">
    <div style="color:#81a1c1">// systolic_array.sv â€” Convolution accelerator core</div>
    <div style="color:#d8dee9">module</div> <div style="color:#8fbcbb">systolic_mac</div> #(
      <div style="color:#d8dee9">parameter</div> <div style="color:#b48ead">DATA_WIDTH</div> = <div style="color:#d8dee9">16</div>
    ) (
      <div style="color:#d8dee9">input</div>  <div style="color:#81a1c1">logic</div>                     <div style="color:#8fbcbb">clk</div>,
      <div style="color:#d8dee9">input</div>  <div style="color:#81a1c1">logic</div>                     <div style="color:#8fbcbb">rst_n</div>,
      <div style="color:#d8dee9">input</div>  <div style="color:#81a1c1">logic</div> [<div style="color:#b48ead">DATA_WIDTH</div>-<div style="color:#d8dee9">1</div>:<div style="color:#d8dee9">0</div>] <div style="color:#8fbcbb">weight</div>,
      <div style="color:#d8dee9">input</div>  <div style="color:#81a1c1">logic</div> [<div style="color:#b48ead">DATA_WIDTH</div>-<div style="color:#d8dee9">1</div>:<div style="color:#d8dee9">0</div>] <div style="color:#8fbcbb">input_data</div>,
      <div style="color:#d8dee9">output</div> <div style="color:#81a1c1">logic</div> [<div style="color:#b48ead">DATA_WIDTH</div>*<div style="color:#d8dee9">2</div>-<div style="color:#d8dee9">1</div>:<div style="color:#d8dee9">0</div>] <div style="color:#8fbcbb">output_data</div>
    );
    
    <div style="color:#81a1c1">always_ff</div> @(<div style="color:#81a1c1">posedge</div> <div style="color:#8fbcbb">clk</div>) <div style="color:#81a1c1">begin</div>
      <div style="color:#81a1c1">if</div> (!<div style="color:#8fbcbb">rst_n</div>) <div style="color:#8fbcbb">output_data</div> <= <div style="color:#d8dee9">'0</div>;
      <div style="color:#81a1c1">else</div> <div style="color:#8fbcbb">output_data</div> <= <div style="color:#8fbcbb">weight</div> * <div style="color:#8fbcbb">input_data</div> + <div style="color:#8fbcbb">output_data</div>;
    <div style="color:#81a1c1">end</div>
    
    <div style="color:#d8dee9">endmodule</div>
  </div>
</div>

<div align="center">
  <hr width="80%" style="border:0;border-top:1px solid #444;margin:30px auto">
</div>

<h2 align="center">ğŸ“ Academic Background</h2>

<div align="center" style="max-width:800px;margin:0 auto;text-align:left;font-family:monospace">
  <p>
    <strong>Electronics & Communication Engineering</strong><br/>
    Egypt-Japan University of Science and Technology (E-JUST)<br/>
    Expected Graduation: 2027
  </p>
  
  <p>
    <strong>Industry Sponsorship</strong><br/>
    ğŸ“ GP Program â€” <strong>Analog Devices</strong><br/>
    <em>Hands-on exposure to mixed-signal verification methodologies and silicon validation flows</em>
  </p>
</div>

<div align="center">
  <hr width="80%" style="border:0;border-top:1px solid #444;margin:30px auto">
</div>

<h2 align="center">ğŸ’¡ Engineering Philosophy</h2>

<div align="center" style="max-width:800px;margin:0 auto;font-style:italic;font-family:monospace;color:#555">
  "A chip is only as good as its verification. I don't just write RTLâ€”I prove it works under every corner case."<br/><br/>
  â€¢ Strong C++/Python fundamentals â†’ efficient testbench automation<br/>
  â€¢ Obsessed with coverage closure and bug hunting<br/>
  â€¢ Hardware accelerators are the future of efficient ML
</div>

<div align="center">
  <hr width="80%" style="border:0;border-top:1px solid #444;margin:30px auto">
</div>

<h2 align="center">ğŸ“« Let's Connect</h2>

<div align="center" style="margin:20px 0">
  <a href="https://www.linkedin.com/in/yourprofile" target="_blank">
    <img src="https://img.shields.io/badge/LinkedIn-0A66C2?style=flat&logo=linkedin&logoColor=white" alt="LinkedIn" style="margin:0 5px">
  </a>
  <a href="https://www.analog.com/" target="_blank">
    <img src="https://img.shields.io/badge/Analog%20Devices-FF0000?style=flat&logo=analogdevices&logoColor=white" alt="Analog Devices" style="margin:0 5px">
  </a>
</div>

<div align="center" style="font-family:monospace;color:#777;margin-top:10px">
  Open to design/verification internships & hardware accelerator research opportunities
</div>

<div align="center">
  <hr width="80%" style="border:0;border-top:1px solid #444;margin:30px auto">
</div>

<div align="center" style="font-family:monospace;color:#777;font-size:14px">
  <div style="background:#000;color:#0f0;padding:12px;border-radius:4px;display:inline-block;margin:15px 0">
$ git log --author="Rawan" --oneline | head -5<br/>
a1b2c3d fix: resolved metastability in async FIFO handshake<br/>
e4f5g6h feat: added coverage groups for ALU corner cases<br/>
i7j8k9l docs: verification plan for ML accelerator core<br/>
m0n1o2p perf: 23% latency reduction in MAC pipeline<br/>
q3r4s5t init: UVM environment for signed multiplier DUT
  </div>
</div>

<div align="center" style="margin-top:30px;color:#777;font-family:monospace;font-size:13px">
  <!-- Profile views -->
  <img src="https://komarev.com/ghpvc/?username=RawanAbdelkader272&color=blueviolet" alt="Profile views" />
  <br/><br/>
  Hardware Engineer â€¢ E-JUST â€¢ Sponsored by Analog Devices
</div>
