Real time: Mar/27/2014 01:33:20

Profiler Stats
--------------
Elapsed_time_in_seconds: 39
Elapsed_time_in_minutes: 0.65
Elapsed_time_in_hours: 0.0108333
Elapsed_time_in_days: 0.000451389

Virtual_time_in_seconds: 37.59
Virtual_time_in_minutes: 0.6265
Virtual_time_in_hours:   0.0104417
Virtual_time_in_days:    0.000435069

Ruby_current_time: 26618770
Ruby_start_time: 0
Ruby_cycles: 26618770

mbytes_resident: 236.816
mbytes_total: 2340.8
resident_ratio: 0.101169

Busy Controller Counts:
L1Cache-0:0  L1Cache-1:0  

GPUL1Cache-0:0  GPUL1Cache-1:0  GPUL1Cache-2:0  GPUL1Cache-3:0  
GPUL2Cache-0:0  
GPUCopyDMA-0:0  
Directory-0:0  


Busy Bank Count:0

sequencer_requests_outstanding: [binsize: 2 max: 66 count: 8755274 average: 1.01469 | standard deviation: 0.819806 | 8751215 279 172 147 160 147 127 124 149 110 94 83 94 112 142 134 129 158 116 69 49 46 57 66 221 64 61 64 57 65 71 110 578 4 ]

All Non-Zero Cycle Demand Cache Accesses
----------------------------------------
latency: [binsize: 128 max: 2272 count: 8755273 average: 2.22984 | standard deviation: 12.6076 | 8750779 2033 601 537 400 232 180 229 59 57 43 38 33 21 15 8 1 7 ]
latency: LD: [binsize: 128 max: 2272 count: 1242730 average: 2.66428 | standard deviation: 25.3296 | 1241387 236 398 195 65 58 57 67 44 57 43 38 33 21 15 8 1 7 ]
latency: ST: [binsize: 64 max: 1125 count: 789933 average: 3.2864 | standard deviation: 26.8452 | 787294 0 799 526 169 32 102 210 206 129 90 83 53 64 52 109 12 3 ]
latency: IFETCH: [binsize: 64 max: 915 count: 6665160 average: 2.02554 | standard deviation: 1.88196 | 6664651 0 458 11 1 1 5 25 0 0 0 1 3 3 1 ]
latency: RMW_Read: [binsize: 8 max: 146 count: 57350 average: 2.00772 | standard deviation: 1.03163 | 57346 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 2 ]
latency: Locked_RMW_Read: [binsize: 1 max: 2 count: 50 average:     2 | standard deviation: 0 | 0 0 50 ]
latency: Locked_RMW_Write: [binsize: 1 max: 2 count: 50 average:     2 | standard deviation: 0 | 0 0 50 ]
hit latency: [binsize: 64 max: 1125 count: 8753190 average: 2.13782 | standard deviation: 8.57778 | 8750779 0 0 524 355 213 215 253 224 138 94 96 57 66 52 109 12 3 ]
hit latency: LD: [binsize: 64 max: 880 count: 1241964 average: 2.18093 | standard deviation: 8.46581 | 1241387 0 0 0 190 181 113 43 18 9 4 13 4 2 ]
hit latency: ST: [binsize: 64 max: 1125 count: 789128 average: 3.14113 | standard deviation: 26.4682 | 787294 0 0 524 165 32 102 210 206 129 90 83 53 64 52 109 12 3 ]
hit latency: IFETCH: [binsize: 1 max: 18 count: 6664651 average: 2.01217 | standard deviation: 0.441134 | 0 0 6659581 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5070 ]
hit latency: RMW_Read: [binsize: 1 max: 18 count: 57347 average: 2.00028 | standard deviation: 0.0668141 | 0 0 57346 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 ]
hit latency: Locked_RMW_Read: [binsize: 1 max: 2 count: 50 average:     2 | standard deviation: 0 | 0 0 50 ]
hit latency: Locked_RMW_Write: [binsize: 1 max: 2 count: 50 average:     2 | standard deviation: 0 | 0 0 50 ]
hit latency: L1Cache: [binsize: 1 max: 2 count: 8744058 average:     2 | standard deviation: 0 | 0 0 8744058 ]
hit latency: L2Cache: [binsize: 1 max: 18 count: 5589 average: 17.874 | standard deviation: 1.41421 | 0 0 44 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5545 ]
hit latency: GPUL1Cache: [binsize: 64 max: 1028 count: 2390 average: 240.898 | standard deviation: 302.96 | 1132 0 0 524 165 32 29 37 71 65 48 50 39 47 44 99 8 ]
hit latency: GPUCopyDMA: [binsize: 64 max: 1125 count: 1153 average: 476.116 | standard deviation: 155.727 | 0 0 0 0 190 181 186 216 153 73 46 46 18 19 8 10 4 3 ]
hit latency: LD: L1Cache: [binsize: 1 max: 2 count: 1239758 average:     2 | standard deviation: 0 | 0 0 1239758 ]
hit latency: LD: L2Cache: [binsize: 1 max: 18 count: 497 average: 16.5835 | standard deviation: 4.54968 | 0 0 44 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 453 ]
hit latency: LD: GPUL1Cache: [binsize: 1 max: 1 count: 1132 average:     1 | standard deviation: 0 | 0 1132 ]
hit latency: LD: GPUCopyDMA: [binsize: 64 max: 880 count: 577 average: 380.847 | standard deviation: 103.084 | 0 0 0 0 190 181 113 43 18 9 4 13 4 2 ]
hit latency: ST: L1Cache: [binsize: 1 max: 2 count: 787273 average:     2 | standard deviation: 0 | 0 0 787273 ]
hit latency: ST: L2Cache: [binsize: 1 max: 18 count: 21 average:    18 | standard deviation: 0 | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21 ]
hit latency: ST: GPUL1Cache: [binsize: 64 max: 1028 count: 1258 average: 456.769 | standard deviation: 275.639 | 0 0 0 524 165 32 29 37 71 65 48 50 39 47 44 99 8 ]
hit latency: ST: GPUCopyDMA: [binsize: 64 max: 1125 count: 576 average: 571.55 | standard deviation: 140.393 | 0 0 0 0 0 0 73 173 135 64 42 33 14 17 8 10 4 3 ]
hit latency: IFETCH: L1Cache: [binsize: 1 max: 2 count: 6659581 average:     2 | standard deviation: 0 | 0 0 6659581 ]
hit latency: IFETCH: L2Cache: [binsize: 1 max: 18 count: 5070 average:    18 | standard deviation: 0 | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5070 ]
hit latency: RMW_Read: L1Cache: [binsize: 1 max: 2 count: 57346 average:     2 | standard deviation: 0 | 0 0 57346 ]
hit latency: RMW_Read: L2Cache: [binsize: 1 max: 18 count: 1 average:    18 | standard deviation: 0 | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 ]
hit latency: Locked_RMW_Read: L1Cache: [binsize: 1 max: 2 count: 50 average:     2 | standard deviation: 0 | 0 0 50 ]
hit latency: Locked_RMW_Write: L1Cache: [binsize: 1 max: 2 count: 50 average:     2 | standard deviation: 0 | 0 0 50 ]
miss latency: [binsize: 128 max: 2272 count: 2083 average: 388.943 | standard deviation: 457.637 | 0 1509 33 69 38 42 57 68 44 57 43 38 33 21 15 8 1 7 ]
miss latency: LD: [binsize: 128 max: 2272 count: 766 average: 786.35 | standard deviation: 557.272 | 0 236 27 39 38 41 51 67 44 57 43 38 33 21 15 8 1 7 ]
miss latency: ST: [binsize: 16 max: 290 count: 805 average: 145.693 | standard deviation: 11.0573 | 0 0 0 0 0 0 0 0 223 570 2 4 2 0 0 0 0 0 4 ]
miss latency: IFETCH: [binsize: 64 max: 915 count: 509 average: 177.029 | standard deviation: 115.011 | 0 0 458 11 1 1 5 25 0 0 0 1 3 3 1 ]
miss latency: RMW_Read: [binsize: 8 max: 146 count: 3 average: 144.333 | standard deviation: 1.58114 | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 2 ]
miss latency: L1Cache: [binsize: 32 max: 380 count: 1 average:   380 | standard deviation: 0 | 0 0 0 0 0 0 0 0 0 0 0 1 ]
miss latency: L1Cache::issue_to_initial_request: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
miss latency: L1Cache::initial_to_forward_request: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
miss latency: L1Cache::forward_to_first_response: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
miss latency: L1Cache::first_response_to_completion: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
incomplete times: 1
miss latency: GPUL2Cache: [binsize: 128 max: 1508 count: 184 average: 533.087 | standard deviation: 305.542 | 0 44 32 36 11 10 23 20 2 1 4 1 ]
miss latency: GPUL2Cache::issue_to_initial_request: [binsize: 1 max: 2 count: 8 average:     2 | standard deviation: 0 | 0 0 8 ]
miss latency: GPUL2Cache::initial_to_forward_request: [binsize: 1 max: 5 count: 8 average:     5 | standard deviation: 0 | 0 0 0 0 0 8 ]
miss latency: GPUL2Cache::forward_to_first_response: [binsize: 2 max: 27 count: 8 average:    27 | standard deviation: 0 | 0 0 0 0 0 0 0 0 0 0 0 0 0 8 ]
miss latency: GPUL2Cache::first_response_to_completion: [binsize: 16 max: 256 count: 8 average: 255.375 | standard deviation: 0.534522 | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5 3 ]
incomplete times: 176
miss latency: Directory: [binsize: 128 max: 2272 count: 1898 average: 374.974 | standard deviation: 467.589 | 0 1465 0 33 27 32 34 48 42 56 39 37 33 21 15 8 1 7 ]
miss latency: Directory::issue_to_initial_request: [binsize: 1 max: 18 count: 1465 average: 2.48055 | standard deviation: 2.73187 | 0 0 1421 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 44 ]
miss latency: Directory::initial_to_forward_request: [binsize: 1 max: 5 count: 1465 average:     5 | standard deviation: 0 | 0 0 0 0 0 1465 ]
miss latency: Directory::forward_to_first_response: [binsize: 2 max: 28 count: 1465 average: 27.0007 | standard deviation: 0.0261354 | 0 0 0 0 0 0 0 0 0 0 0 0 0 1464 1 ]
miss latency: Directory::first_response_to_completion: [binsize: 16 max: 162 count: 1465 average: 110.902 | standard deviation: 4.56794 | 0 0 0 0 0 0 1040 409 4 10 2 ]
incomplete times: 433
miss latency: LD: GPUL2Cache: [binsize: 128 max: 1508 count: 144 average: 558.833 | standard deviation: 324.968 | 0 35 27 16 11 9 18 20 2 1 4 1 ]
miss latency: LD: Directory: [binsize: 128 max: 2272 count: 622 average: 839.023 | standard deviation: 586.058 | 0 201 0 23 27 32 33 47 42 56 39 37 33 21 15 8 1 7 ]
miss latency: ST: GPUL2Cache: [binsize: 16 max: 290 count: 4 average: 289.75 | standard deviation: 0.57735 | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4 ]
miss latency: ST: Directory: [binsize: 16 max: 196 count: 801 average: 144.974 | standard deviation: 4.31205 | 0 0 0 0 0 0 0 0 223 570 2 4 2 ]
miss latency: IFETCH: L1Cache: [binsize: 32 max: 380 count: 1 average:   380 | standard deviation: 0 | 0 0 0 0 0 0 0 0 0 0 0 1 ]
miss latency: IFETCH: GPUL2Cache: [binsize: 64 max: 891 count: 36 average: 457.139 | standard deviation: 203.028 | 0 0 0 9 1 0 5 15 0 0 0 1 2 3 ]
miss latency: IFETCH: Directory: [binsize: 64 max: 915 count: 472 average: 155.235 | standard deviation: 68.1404 | 0 0 458 2 0 0 0 10 0 0 0 0 1 0 1 ]
miss latency: RMW_Read: Directory: [binsize: 8 max: 146 count: 3 average: 144.333 | standard deviation: 1.58114 | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 2 ]

Request vs. RubySystem State Profile
--------------------------------



Message Delayed Cycles
----------------------
Total_delay_cycles: [binsize: 2 max: 64 count: 1868 average: 1.03105 | standard deviation: 5.57824 | 1696 67 30 17 8 12 5 3 2 2 2 2 1 2 0 0 1 0 1 1 0 2 2 0 1 0 2 3 1 2 2 0 1 ]
  virtual_network_0_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_1_delay_cycles: [binsize: 2 max: 64 count: 1868 average: 1.03105 | standard deviation: 5.57824 | 1696 67 30 17 8 12 5 3 2 2 2 2 1 2 0 0 1 0 1 1 0 2 2 0 1 0 2 3 1 2 2 0 1 ]
  virtual_network_2_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_3_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_4_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_5_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_6_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_7_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_8_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_9_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
