<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVI_IN\impl\gwsynthesis\DVP.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVI_IN\src\dk_video.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\DVI_IN\src\dk_video.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138FPG676AES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Nov 27 15:45:27 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C ES</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C ES</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>2521</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>2730</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>3</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>3</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>I_clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>I_clk </td>
</tr>
<tr>
<td>2</td>
<td>I_tmds_clk_p</td>
<td>Base</td>
<td>13.468</td>
<td>74.250
<td>0.000</td>
<td>6.734</td>
<td></td>
<td></td>
<td>I_tmds_clk_p </td>
</tr>
<tr>
<td>3</td>
<td>rx0_pclk</td>
<td>Base</td>
<td>13.468</td>
<td>74.250
<td>0.000</td>
<td>6.734</td>
<td></td>
<td></td>
<td>rx0_pclk </td>
</tr>
<tr>
<td>4</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.250
<td>0.000</td>
<td>1.347</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/I</td>
<td>I_tmds_clk_p</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0 </td>
</tr>
<tr>
<td>5</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.250
<td>0.000</td>
<td>1.347</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
<td>rx0_pclk</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/PLL_inst/CLKOUT0 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>I_clk</td>
<td>50.000(MHz)</td>
<td>135.915(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>I_tmds_clk_p</td>
<td>74.250(MHz)</td>
<td>362.072(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>rx0_pclk</td>
<td>74.250(MHz)</td>
<td>96.902(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk!</h4>
<h4>No timing paths to get frequency of DVI_TX_Top_inst/rgb2dvi_inst/PLL_inst/CLKOUT0.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>I_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I_tmds_clk_p</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I_tmds_clk_p</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rx0_pclk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rx0_pclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>DVI_TX_Top_inst/rgb2dvi_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>DVI_TX_Top_inst/rgb2dvi_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>3.148</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_33_s0/CE</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>13.468</td>
<td>-0.014</td>
<td>10.022</td>
</tr>
<tr>
<td>2</td>
<td>3.455</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_265_s0/CE</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>13.468</td>
<td>-0.022</td>
<td>9.724</td>
</tr>
<tr>
<td>3</td>
<td>3.585</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Bali_12_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_0_s1/D</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>13.468</td>
<td>-0.031</td>
<td>9.850</td>
</tr>
<tr>
<td>4</td>
<td>3.702</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_97_s0/CE</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>13.468</td>
<td>-0.003</td>
<td>9.457</td>
</tr>
<tr>
<td>5</td>
<td>3.749</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Bali_12_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_1_s1/D</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>13.468</td>
<td>-0.023</td>
<td>9.679</td>
</tr>
<tr>
<td>6</td>
<td>3.891</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_204_s0/CE</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>13.468</td>
<td>-0.007</td>
<td>9.273</td>
</tr>
<tr>
<td>7</td>
<td>3.921</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_75_s0/CE</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>13.468</td>
<td>-0.018</td>
<td>9.254</td>
</tr>
<tr>
<td>8</td>
<td>4.001</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_153_s0/CE</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>13.468</td>
<td>-0.029</td>
<td>9.185</td>
</tr>
<tr>
<td>9</td>
<td>4.010</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_161_s0/CE</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>13.468</td>
<td>-0.003</td>
<td>9.150</td>
</tr>
<tr>
<td>10</td>
<td>4.012</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_14_s0/CE</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>13.468</td>
<td>-0.039</td>
<td>9.184</td>
</tr>
<tr>
<td>11</td>
<td>4.013</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_98_s0/CE</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>13.468</td>
<td>-0.012</td>
<td>9.156</td>
</tr>
<tr>
<td>12</td>
<td>4.020</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_252_s0/CE</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>13.468</td>
<td>-0.031</td>
<td>9.167</td>
</tr>
<tr>
<td>13</td>
<td>4.095</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_43_s0/CE</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>13.468</td>
<td>-0.014</td>
<td>9.076</td>
</tr>
<tr>
<td>14</td>
<td>4.102</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_257_s0/CE</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>13.468</td>
<td>-0.022</td>
<td>9.076</td>
</tr>
<tr>
<td>15</td>
<td>4.162</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Bali_12_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_3_s1/D</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>13.468</td>
<td>-0.031</td>
<td>9.273</td>
</tr>
<tr>
<td>16</td>
<td>4.168</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_249_s0/CE</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>13.468</td>
<td>-0.022</td>
<td>9.010</td>
</tr>
<tr>
<td>17</td>
<td>4.189</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_137_s0/CE</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>13.468</td>
<td>-0.003</td>
<td>8.970</td>
</tr>
<tr>
<td>18</td>
<td>4.196</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_169_s0/CE</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>13.468</td>
<td>-0.012</td>
<td>8.972</td>
</tr>
<tr>
<td>19</td>
<td>4.213</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_146_s0/CE</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>13.468</td>
<td>-0.007</td>
<td>8.951</td>
</tr>
<tr>
<td>20</td>
<td>4.250</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_66_s0/CE</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>13.468</td>
<td>-0.022</td>
<td>8.929</td>
</tr>
<tr>
<td>21</td>
<td>4.265</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_334_s0/CE</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>13.468</td>
<td>-0.048</td>
<td>8.940</td>
</tr>
<tr>
<td>22</td>
<td>4.267</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_201_s0/CE</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>13.468</td>
<td>-0.010</td>
<td>8.900</td>
</tr>
<tr>
<td>23</td>
<td>4.276</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_225_s0/CE</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>13.468</td>
<td>-0.020</td>
<td>8.900</td>
</tr>
<tr>
<td>24</td>
<td>4.296</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_185_s0/CE</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>13.468</td>
<td>-0.005</td>
<td>8.865</td>
</tr>
<tr>
<td>25</td>
<td>4.330</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_342_s0/CE</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>13.468</td>
<td>-0.048</td>
<td>8.875</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.275</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/judge_cnt_8_s9/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/judge_cnt_8_s9/D</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>2</td>
<td>0.275</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_0_s2/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_0_s2/D</td>
<td>I_tmds_clk_p:[R]</td>
<td>I_tmds_clk_p:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>3</td>
<td>0.275</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phschg_cnt_1_s1/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phschg_cnt_1_s1/D</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>4</td>
<td>0.275</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phschg_cnt_8_s1/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phschg_cnt_8_s1/D</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>5</td>
<td>0.275</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_code_clk_cnt_4_s1/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_code_clk_cnt_4_s1/D</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>6</td>
<td>0.275</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_0_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_0_s0/D</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>7</td>
<td>0.275</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_14_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_14_s0/D</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>8</td>
<td>0.275</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_17_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_17_s0/D</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>9</td>
<td>0.275</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_2_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_2_s0/D</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>10</td>
<td>0.275</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_30_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_30_s0/D</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>11</td>
<td>0.275</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/idle_cnt_1_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/idle_cnt_1_s0/D</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>12</td>
<td>0.278</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_0_s0/Q</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_0_s0/D</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>13</td>
<td>0.278</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_1_s0/Q</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_1_s0/D</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>14</td>
<td>0.278</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/judge_cnt_4_s1/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/judge_cnt_4_s1/D</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>15</td>
<td>0.278</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phschg_cnt_0_s1/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phschg_cnt_0_s1/D</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>16</td>
<td>0.278</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phschg_cnt_5_s1/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phschg_cnt_5_s1/D</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>17</td>
<td>0.278</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllps_7_s1/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllps_7_s1/D</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>18</td>
<td>0.278</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/r_code_clk_cnt_7_s1/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/r_code_clk_cnt_7_s1/D</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>19</td>
<td>0.278</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_code_clk_cnt_1_s1/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_code_clk_cnt_1_s1/D</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>20</td>
<td>0.278</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_7_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_7_s0/D</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>21</td>
<td>0.278</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_10_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_10_s0/D</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>22</td>
<td>0.278</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_22_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_22_s0/D</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>23</td>
<td>0.278</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/word_address_2_s0/Q</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/word_address_2_s0/D</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>24</td>
<td>0.281</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/clken_s0/Q</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/clken_s0/D</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.306</td>
</tr>
<tr>
<td>25</td>
<td>0.281</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/b_code_clk_cnt_4_s1/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/b_code_clk_cnt_4_s1/D</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.306</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-7.976</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA/RESET</td>
<td>rx0_pclk:[R]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>1.347</td>
<td>2.975</td>
<td>6.199</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-7.775</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA/RESET</td>
<td>rx0_pclk:[R]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>1.347</td>
<td>2.975</td>
<td>5.998</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-6.709</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA/RESET</td>
<td>rx0_pclk:[R]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>1.347</td>
<td>2.975</td>
<td>4.931</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-6.634</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA/RESET</td>
<td>rx0_pclk:[R]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>2.694</td>
<td>2.977</td>
<td>6.199</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-6.433</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA/RESET</td>
<td>rx0_pclk:[R]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>2.694</td>
<td>2.977</td>
<td>5.998</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-5.367</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA/RESET</td>
<td>rx0_pclk:[R]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>2.694</td>
<td>2.977</td>
<td>4.931</td>
</tr>
<tr>
<td>7</td>
<td>7.072</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA/RESET</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>13.468</td>
<td>0.081</td>
<td>6.199</td>
</tr>
<tr>
<td>8</td>
<td>7.277</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA/RESET</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>13.468</td>
<td>0.077</td>
<td>5.998</td>
</tr>
<tr>
<td>9</td>
<td>8.338</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA/RESET</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>13.468</td>
<td>0.082</td>
<td>4.931</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>2.344</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA/RESET</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>0.000</td>
<td>0.020</td>
<td>2.434</td>
</tr>
<tr>
<td>2</td>
<td>2.709</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA/RESET</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>0.000</td>
<td>0.015</td>
<td>2.804</td>
</tr>
<tr>
<td>3</td>
<td>2.807</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA/RESET</td>
<td>rx0_pclk:[R]</td>
<td>rx0_pclk:[R]</td>
<td>0.000</td>
<td>0.017</td>
<td>2.900</td>
</tr>
<tr>
<td>4</td>
<td>3.021</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA/RESET</td>
<td>rx0_pclk:[R]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.732</td>
<td>2.434</td>
</tr>
<tr>
<td>5</td>
<td>3.391</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA/RESET</td>
<td>rx0_pclk:[R]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.732</td>
<td>2.804</td>
</tr>
<tr>
<td>6</td>
<td>3.487</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA/RESET</td>
<td>rx0_pclk:[R]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.732</td>
<td>2.900</td>
</tr>
<tr>
<td>7</td>
<td>4.365</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA/RESET</td>
<td>rx0_pclk:[R]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>-1.347</td>
<td>0.732</td>
<td>2.434</td>
</tr>
<tr>
<td>8</td>
<td>4.735</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA/RESET</td>
<td>rx0_pclk:[R]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>-1.347</td>
<td>0.732</td>
<td>2.804</td>
</tr>
<tr>
<td>9</td>
<td>4.831</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA/RESET</td>
<td>rx0_pclk:[R]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>-1.347</td>
<td>0.732</td>
<td>2.900</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>4.497</td>
<td>4.747</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>rx0_pclk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_338_s0</td>
</tr>
<tr>
<td>2</td>
<td>4.497</td>
<td>4.747</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>rx0_pclk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_333_s0</td>
</tr>
<tr>
<td>3</td>
<td>4.497</td>
<td>4.747</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>rx0_pclk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_306_s0</td>
</tr>
<tr>
<td>4</td>
<td>4.497</td>
<td>4.747</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>rx0_pclk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_305_s0</td>
</tr>
<tr>
<td>5</td>
<td>4.497</td>
<td>4.747</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>rx0_pclk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_304_s0</td>
</tr>
<tr>
<td>6</td>
<td>4.497</td>
<td>4.747</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>rx0_pclk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_332_s0</td>
</tr>
<tr>
<td>7</td>
<td>4.497</td>
<td>4.747</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>rx0_pclk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_tmds_r/decode_data_6_s0</td>
</tr>
<tr>
<td>8</td>
<td>4.497</td>
<td>4.747</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>rx0_pclk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_tmds_r/decode_data_5_s0</td>
</tr>
<tr>
<td>9</td>
<td>4.497</td>
<td>4.747</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>rx0_pclk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_tmds_r/decode_data_4_s0</td>
</tr>
<tr>
<td>10</td>
<td>4.497</td>
<td>4.747</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>rx0_pclk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_tmds_r/decode_data_3_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.148</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.662</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.810</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_33_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.640</td>
<td>3.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C131[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>4.022</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R66C131[2][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1/Q</td>
</tr>
<tr>
<td>4.178</td>
<td>0.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C131[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s10/I0</td>
</tr>
<tr>
<td>4.746</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C131[1][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s10/F</td>
</tr>
<tr>
<td>5.460</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C131[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s9/I1</td>
</tr>
<tr>
<td>6.038</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R63C131[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s9/F</td>
</tr>
<tr>
<td>8.512</td>
<td>2.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C115[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_353_s6/I2</td>
</tr>
<tr>
<td>9.020</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>45</td>
<td>R70C115[1][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_353_s6/F</td>
</tr>
<tr>
<td>11.692</td>
<td>2.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C134[2][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_33_s4/I1</td>
</tr>
<tr>
<td>12.200</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R72C134[2][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_33_s4/F</td>
</tr>
<tr>
<td>13.662</td>
<td>1.462</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C134[1][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_33_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>17.122</td>
<td>3.654</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C134[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_33_s0/CLK</td>
</tr>
<tr>
<td>16.810</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R72C134[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_33_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.640, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.161, 21.564%; route: 7.479, 74.620%; tC2Q: 0.382, 3.816%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.654, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.455</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.363</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_265_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.640</td>
<td>3.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C131[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>4.022</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R66C131[2][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1/Q</td>
</tr>
<tr>
<td>4.178</td>
<td>0.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C131[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s10/I0</td>
</tr>
<tr>
<td>4.746</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C131[1][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s10/F</td>
</tr>
<tr>
<td>5.460</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C131[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s9/I1</td>
</tr>
<tr>
<td>6.038</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R63C131[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s9/F</td>
</tr>
<tr>
<td>8.512</td>
<td>2.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C115[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_353_s6/I2</td>
</tr>
<tr>
<td>9.020</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>45</td>
<td>R70C115[1][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_353_s6/F</td>
</tr>
<tr>
<td>12.276</td>
<td>3.256</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C131[0][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_265_s4/I1</td>
</tr>
<tr>
<td>12.565</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R71C131[0][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_265_s4/F</td>
</tr>
<tr>
<td>13.363</td>
<td>0.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C131[2][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_265_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>17.129</td>
<td>3.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C131[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_265_s0/CLK</td>
</tr>
<tr>
<td>16.818</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R71C131[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_265_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.640, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.942, 19.977%; route: 7.399, 76.089%; tC2Q: 0.382, 3.934%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.661, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.585</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.062</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Bali_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.627</td>
<td>3.627</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C145[1][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Bali_12_s0/CLK</td>
</tr>
<tr>
<td>4.009</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R49C145[1][B]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Bali_12_s0/Q</td>
</tr>
<tr>
<td>5.851</td>
<td>1.841</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C144[3][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n131_s6/I0</td>
</tr>
<tr>
<td>6.424</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R66C144[3][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n131_s6/F</td>
</tr>
<tr>
<td>6.429</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C144[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n164_s4/I0</td>
</tr>
<tr>
<td>6.937</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R66C144[1][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n164_s4/F</td>
</tr>
<tr>
<td>7.864</td>
<td>0.928</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C144[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n197_s2/I1</td>
</tr>
<tr>
<td>8.432</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C144[2][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n197_s2/F</td>
</tr>
<tr>
<td>8.434</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C144[0][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n197_s0/I1</td>
</tr>
<tr>
<td>8.942</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R62C144[0][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n197_s0/F</td>
</tr>
<tr>
<td>9.904</td>
<td>0.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C143[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n440_s22/I2</td>
</tr>
<tr>
<td>10.472</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C143[2][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n440_s22/F</td>
</tr>
<tr>
<td>10.472</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C143[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n440_s19/I0</td>
</tr>
<tr>
<td>10.622</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R65C143[2][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n440_s19/O</td>
</tr>
<tr>
<td>11.671</td>
<td>1.049</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C140[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2078_s35/I0</td>
</tr>
<tr>
<td>12.249</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C140[1][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2078_s35/F</td>
</tr>
<tr>
<td>12.252</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C140[1][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2078_s27/I3</td>
</tr>
<tr>
<td>12.541</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C140[1][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2078_s27/F</td>
</tr>
<tr>
<td>12.713</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C140[3][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2078_s22/I1</td>
</tr>
<tr>
<td>13.032</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R69C140[3][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2078_s22/F</td>
</tr>
<tr>
<td>13.188</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C139[0][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2078_s21/I0</td>
</tr>
<tr>
<td>13.477</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R69C139[0][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2078_s21/F</td>
</tr>
<tr>
<td>13.477</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C139[0][B]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>17.125</td>
<td>3.658</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C139[0][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_0_s1/CLK</td>
</tr>
<tr>
<td>17.062</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R69C139[0][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.031</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.627, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.349, 44.150%; route: 5.119, 51.967%; tC2Q: 0.382, 3.883%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.658, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.702</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.097</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.799</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_97_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.640</td>
<td>3.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C131[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>4.022</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R66C131[2][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1/Q</td>
</tr>
<tr>
<td>4.178</td>
<td>0.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C131[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s10/I0</td>
</tr>
<tr>
<td>4.746</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C131[1][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s10/F</td>
</tr>
<tr>
<td>5.460</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C131[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s9/I1</td>
</tr>
<tr>
<td>6.038</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R63C131[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s9/F</td>
</tr>
<tr>
<td>8.512</td>
<td>2.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C115[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_353_s6/I2</td>
</tr>
<tr>
<td>9.020</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>45</td>
<td>R70C115[1][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_353_s6/F</td>
</tr>
<tr>
<td>11.731</td>
<td>2.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C132[1][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_97_s4/I1</td>
</tr>
<tr>
<td>12.298</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C132[1][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_97_s4/F</td>
</tr>
<tr>
<td>13.097</td>
<td>0.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C132[1][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_97_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>17.110</td>
<td>3.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C132[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_97_s0/CLK</td>
</tr>
<tr>
<td>16.799</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R68C132[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_97_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.640, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.221, 23.487%; route: 6.854, 72.469%; tC2Q: 0.382, 4.044%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.642, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.749</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.054</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Bali_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.627</td>
<td>3.627</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C145[1][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Bali_12_s0/CLK</td>
</tr>
<tr>
<td>4.009</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R49C145[1][B]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Bali_12_s0/Q</td>
</tr>
<tr>
<td>5.851</td>
<td>1.841</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C144[3][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n131_s6/I0</td>
</tr>
<tr>
<td>6.424</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R66C144[3][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n131_s6/F</td>
</tr>
<tr>
<td>6.429</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C144[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n164_s4/I0</td>
</tr>
<tr>
<td>6.937</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R66C144[1][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n164_s4/F</td>
</tr>
<tr>
<td>7.864</td>
<td>0.928</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C144[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n197_s2/I1</td>
</tr>
<tr>
<td>8.432</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C144[2][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n197_s2/F</td>
</tr>
<tr>
<td>8.434</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C144[0][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n197_s0/I1</td>
</tr>
<tr>
<td>8.942</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R62C144[0][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n197_s0/F</td>
</tr>
<tr>
<td>9.696</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C144[1][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2056_s19/I2</td>
</tr>
<tr>
<td>10.263</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R65C144[1][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2056_s19/F</td>
</tr>
<tr>
<td>10.268</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C144[3][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/align_cnt_2_s5/I1</td>
</tr>
<tr>
<td>10.842</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R65C144[3][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/align_cnt_2_s5/F</td>
</tr>
<tr>
<td>11.567</td>
<td>0.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C140[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2077_s25/I2</td>
</tr>
<tr>
<td>12.146</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R69C140[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2077_s25/F</td>
</tr>
<tr>
<td>12.738</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C138[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2077_s23/I1</td>
</tr>
<tr>
<td>13.306</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C138[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2077_s23/F</td>
</tr>
<tr>
<td>13.306</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C138[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>17.118</td>
<td>3.650</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C138[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_1_s1/CLK</td>
</tr>
<tr>
<td>17.054</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R70C138[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.627, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.444, 45.912%; route: 4.853, 50.136%; tC2Q: 0.382, 3.952%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.650, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.891</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.912</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.804</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_204_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.640</td>
<td>3.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C131[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>4.022</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R66C131[2][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1/Q</td>
</tr>
<tr>
<td>4.178</td>
<td>0.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C131[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s10/I0</td>
</tr>
<tr>
<td>4.746</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C131[1][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s10/F</td>
</tr>
<tr>
<td>5.460</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C131[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s9/I1</td>
</tr>
<tr>
<td>6.038</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R63C131[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s9/F</td>
</tr>
<tr>
<td>8.512</td>
<td>2.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C115[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_356_s5/I2</td>
</tr>
<tr>
<td>9.020</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>45</td>
<td>R70C115[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_356_s5/F</td>
</tr>
<tr>
<td>11.542</td>
<td>2.523</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C134[2][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_204_s4/I1</td>
</tr>
<tr>
<td>12.050</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C134[2][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_204_s4/F</td>
</tr>
<tr>
<td>12.912</td>
<td>0.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C134[2][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_204_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>17.115</td>
<td>3.647</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C134[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_204_s0/CLK</td>
</tr>
<tr>
<td>16.804</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R65C134[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_204_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.640, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.161, 23.308%; route: 6.729, 72.567%; tC2Q: 0.382, 4.125%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.647, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.921</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.814</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_75_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.640</td>
<td>3.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C131[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>4.022</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R66C131[2][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1/Q</td>
</tr>
<tr>
<td>4.178</td>
<td>0.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C131[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s10/I0</td>
</tr>
<tr>
<td>4.746</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C131[1][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s10/F</td>
</tr>
<tr>
<td>5.460</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C131[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s9/I1</td>
</tr>
<tr>
<td>6.038</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R63C131[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s9/F</td>
</tr>
<tr>
<td>7.663</td>
<td>1.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C120[3][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_355_s7/I1</td>
</tr>
<tr>
<td>8.237</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>45</td>
<td>R68C120[3][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_355_s7/F</td>
</tr>
<tr>
<td>11.502</td>
<td>3.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C135[0][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_75_s4/I1</td>
</tr>
<tr>
<td>12.070</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C135[0][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_75_s4/F</td>
</tr>
<tr>
<td>12.893</td>
<td>0.824</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C135[2][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_75_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>17.125</td>
<td>3.658</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C135[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_75_s0/CLK</td>
</tr>
<tr>
<td>16.814</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R69C135[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_75_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.640, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.287, 24.720%; route: 6.584, 71.147%; tC2Q: 0.382, 4.133%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.658, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.001</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.825</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_153_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.640</td>
<td>3.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C131[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>4.022</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R66C131[2][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1/Q</td>
</tr>
<tr>
<td>4.178</td>
<td>0.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C131[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s10/I0</td>
</tr>
<tr>
<td>4.746</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C131[1][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s10/F</td>
</tr>
<tr>
<td>5.460</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C131[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s9/I1</td>
</tr>
<tr>
<td>6.038</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R63C131[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s9/F</td>
</tr>
<tr>
<td>8.512</td>
<td>2.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C115[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_353_s6/I2</td>
</tr>
<tr>
<td>9.020</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>45</td>
<td>R70C115[1][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_353_s6/F</td>
</tr>
<tr>
<td>11.447</td>
<td>2.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C124[1][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_153_s4/I1</td>
</tr>
<tr>
<td>12.026</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C124[1][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_153_s4/F</td>
</tr>
<tr>
<td>12.825</td>
<td>0.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C124[1][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_153_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>17.136</td>
<td>3.668</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C124[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_153_s0/CLK</td>
</tr>
<tr>
<td>16.825</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R62C124[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_153_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.640, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.233, 24.306%; route: 6.570, 71.530%; tC2Q: 0.382, 4.164%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.668, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.010</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.790</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.799</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_161_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.640</td>
<td>3.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C131[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>4.022</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R66C131[2][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1/Q</td>
</tr>
<tr>
<td>4.178</td>
<td>0.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C131[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s10/I0</td>
</tr>
<tr>
<td>4.746</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C131[1][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s10/F</td>
</tr>
<tr>
<td>5.460</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C131[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s9/I1</td>
</tr>
<tr>
<td>6.038</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R63C131[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s9/F</td>
</tr>
<tr>
<td>8.512</td>
<td>2.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C115[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_353_s6/I2</td>
</tr>
<tr>
<td>9.020</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>45</td>
<td>R70C115[1][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_353_s6/F</td>
</tr>
<tr>
<td>11.483</td>
<td>2.464</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C133[0][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_161_s4/I1</td>
</tr>
<tr>
<td>11.991</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R71C133[0][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_161_s4/F</td>
</tr>
<tr>
<td>12.790</td>
<td>0.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C133[1][B]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_161_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>17.111</td>
<td>3.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C133[1][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_161_s0/CLK</td>
</tr>
<tr>
<td>16.799</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R71C133[1][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_161_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.640, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.161, 23.620%; route: 6.606, 72.199%; tC2Q: 0.382, 4.180%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.642, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.012</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.823</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.836</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.640</td>
<td>3.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C131[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>4.022</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R66C131[2][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1/Q</td>
</tr>
<tr>
<td>4.178</td>
<td>0.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C131[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s10/I0</td>
</tr>
<tr>
<td>4.746</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C131[1][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s10/F</td>
</tr>
<tr>
<td>5.460</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C131[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s9/I1</td>
</tr>
<tr>
<td>6.038</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R63C131[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s9/F</td>
</tr>
<tr>
<td>7.730</td>
<td>1.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C119[3][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_358_s5/I3</td>
</tr>
<tr>
<td>8.186</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>45</td>
<td>R66C119[3][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_358_s5/F</td>
</tr>
<tr>
<td>11.673</td>
<td>3.488</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C117[2][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_14_s4/I1</td>
</tr>
<tr>
<td>11.962</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C117[2][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_14_s4/F</td>
</tr>
<tr>
<td>12.823</td>
<td>0.861</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C117[2][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>17.147</td>
<td>3.679</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C117[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_14_s0/CLK</td>
</tr>
<tr>
<td>16.836</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R74C117[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.039</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.640, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.891, 20.593%; route: 6.910, 75.242%; tC2Q: 0.382, 4.165%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.679, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.013</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.796</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.809</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_98_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.640</td>
<td>3.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C131[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>4.022</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R66C131[2][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1/Q</td>
</tr>
<tr>
<td>4.178</td>
<td>0.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C131[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s10/I0</td>
</tr>
<tr>
<td>4.746</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C131[1][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s10/F</td>
</tr>
<tr>
<td>5.460</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C131[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s9/I1</td>
</tr>
<tr>
<td>6.038</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R63C131[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s9/F</td>
</tr>
<tr>
<td>7.881</td>
<td>1.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C118[3][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_354_s6/I3</td>
</tr>
<tr>
<td>8.428</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>45</td>
<td>R69C118[3][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_354_s6/F</td>
</tr>
<tr>
<td>11.418</td>
<td>2.990</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C133[1][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_98_s4/I1</td>
</tr>
<tr>
<td>11.997</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C133[1][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_98_s4/F</td>
</tr>
<tr>
<td>12.796</td>
<td>0.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C133[2][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_98_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>17.120</td>
<td>3.652</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C133[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_98_s0/CLK</td>
</tr>
<tr>
<td>16.809</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C133[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_98_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.640, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.273, 24.819%; route: 6.501, 71.003%; tC2Q: 0.382, 4.177%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.652, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.020</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.807</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.827</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_252_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.640</td>
<td>3.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C131[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>4.022</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R66C131[2][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1/Q</td>
</tr>
<tr>
<td>4.178</td>
<td>0.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C131[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s10/I0</td>
</tr>
<tr>
<td>4.746</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C131[1][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s10/F</td>
</tr>
<tr>
<td>5.460</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C131[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s9/I1</td>
</tr>
<tr>
<td>6.038</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R63C131[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s9/F</td>
</tr>
<tr>
<td>8.512</td>
<td>2.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C115[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_356_s5/I2</td>
</tr>
<tr>
<td>9.020</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>45</td>
<td>R70C115[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_356_s5/F</td>
</tr>
<tr>
<td>11.373</td>
<td>2.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C119[0][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_252_s4/I1</td>
</tr>
<tr>
<td>11.881</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C119[0][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_252_s4/F</td>
</tr>
<tr>
<td>12.807</td>
<td>0.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C119[2][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_252_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>17.139</td>
<td>3.671</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C119[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_252_s0/CLK</td>
</tr>
<tr>
<td>16.827</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C119[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_252_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.031</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.640, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.161, 23.575%; route: 6.624, 72.253%; tC2Q: 0.382, 4.172%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.671, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.095</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.716</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.810</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_43_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.640</td>
<td>3.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C131[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>4.022</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R66C131[2][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1/Q</td>
</tr>
<tr>
<td>4.178</td>
<td>0.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C131[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s10/I0</td>
</tr>
<tr>
<td>4.746</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C131[1][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s10/F</td>
</tr>
<tr>
<td>5.460</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C131[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s9/I1</td>
</tr>
<tr>
<td>6.038</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R63C131[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s9/F</td>
</tr>
<tr>
<td>7.663</td>
<td>1.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C120[3][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_355_s7/I1</td>
</tr>
<tr>
<td>8.237</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>45</td>
<td>R68C120[3][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_355_s7/F</td>
</tr>
<tr>
<td>11.226</td>
<td>2.989</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C136[1][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_43_s4/I1</td>
</tr>
<tr>
<td>11.805</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R72C136[1][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_43_s4/F</td>
</tr>
<tr>
<td>12.716</td>
<td>0.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C136[2][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_43_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>17.122</td>
<td>3.654</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C136[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_43_s0/CLK</td>
</tr>
<tr>
<td>16.810</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R72C136[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_43_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.640, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.299, 25.327%; route: 6.395, 70.459%; tC2Q: 0.382, 4.214%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.654, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.102</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.716</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_257_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.640</td>
<td>3.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C131[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>4.022</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R66C131[2][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1/Q</td>
</tr>
<tr>
<td>4.178</td>
<td>0.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C131[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s10/I0</td>
</tr>
<tr>
<td>4.746</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C131[1][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s10/F</td>
</tr>
<tr>
<td>5.460</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C131[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s9/I1</td>
</tr>
<tr>
<td>6.038</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R63C131[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s9/F</td>
</tr>
<tr>
<td>8.512</td>
<td>2.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C115[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_353_s6/I2</td>
</tr>
<tr>
<td>9.020</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>45</td>
<td>R70C115[1][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_353_s6/F</td>
</tr>
<tr>
<td>12.276</td>
<td>3.256</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C131[2][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_257_s4/I1</td>
</tr>
<tr>
<td>12.565</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R71C131[2][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_257_s4/F</td>
</tr>
<tr>
<td>12.716</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C131[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_257_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>17.129</td>
<td>3.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C131[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_257_s0/CLK</td>
</tr>
<tr>
<td>16.818</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R71C131[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_257_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.640, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.942, 21.402%; route: 6.751, 74.384%; tC2Q: 0.382, 4.214%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.661, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.162</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.899</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.062</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Bali_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.627</td>
<td>3.627</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C145[1][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Bali_12_s0/CLK</td>
</tr>
<tr>
<td>4.009</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R49C145[1][B]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Bali_12_s0/Q</td>
</tr>
<tr>
<td>5.851</td>
<td>1.841</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C144[3][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n131_s6/I0</td>
</tr>
<tr>
<td>6.424</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R66C144[3][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n131_s6/F</td>
</tr>
<tr>
<td>6.429</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C144[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n164_s4/I0</td>
</tr>
<tr>
<td>6.937</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R66C144[1][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n164_s4/F</td>
</tr>
<tr>
<td>7.864</td>
<td>0.928</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C144[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n197_s2/I1</td>
</tr>
<tr>
<td>8.432</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C144[2][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n197_s2/F</td>
</tr>
<tr>
<td>8.434</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C144[0][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n197_s0/I1</td>
</tr>
<tr>
<td>8.942</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R62C144[0][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n197_s0/F</td>
</tr>
<tr>
<td>9.696</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C144[1][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2056_s19/I2</td>
</tr>
<tr>
<td>10.263</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R65C144[1][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2056_s19/F</td>
</tr>
<tr>
<td>10.268</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C144[3][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/align_cnt_2_s5/I1</td>
</tr>
<tr>
<td>10.842</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R65C144[3][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/align_cnt_2_s5/F</td>
</tr>
<tr>
<td>11.567</td>
<td>0.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C140[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2077_s25/I2</td>
</tr>
<tr>
<td>12.146</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R69C140[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2077_s25/F</td>
</tr>
<tr>
<td>12.321</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C139[1][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2075_s21/I1</td>
</tr>
<tr>
<td>12.899</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C139[1][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2075_s21/F</td>
</tr>
<tr>
<td>12.899</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C139[1][B]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>17.125</td>
<td>3.658</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C139[1][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_3_s1/CLK</td>
</tr>
<tr>
<td>17.062</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R69C139[1][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.031</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.627, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.455, 48.045%; route: 4.435, 47.830%; tC2Q: 0.382, 4.125%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.658, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.168</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.650</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_249_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.640</td>
<td>3.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C131[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>4.022</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R66C131[2][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1/Q</td>
</tr>
<tr>
<td>4.178</td>
<td>0.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C131[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s10/I0</td>
</tr>
<tr>
<td>4.746</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C131[1][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s10/F</td>
</tr>
<tr>
<td>5.460</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C131[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s9/I1</td>
</tr>
<tr>
<td>6.038</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R63C131[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s9/F</td>
</tr>
<tr>
<td>8.512</td>
<td>2.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C115[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_353_s6/I2</td>
</tr>
<tr>
<td>9.020</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>45</td>
<td>R70C115[1][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_353_s6/F</td>
</tr>
<tr>
<td>11.241</td>
<td>2.221</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C120[0][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_249_s4/I1</td>
</tr>
<tr>
<td>11.748</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C120[0][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_249_s4/F</td>
</tr>
<tr>
<td>12.650</td>
<td>0.901</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C120[2][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_249_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>17.129</td>
<td>3.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C120[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_249_s0/CLK</td>
</tr>
<tr>
<td>16.818</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C120[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_249_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.640, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.161, 23.987%; route: 6.466, 71.767%; tC2Q: 0.382, 4.245%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.661, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.189</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.610</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.799</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_137_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.640</td>
<td>3.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C131[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>4.022</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R66C131[2][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1/Q</td>
</tr>
<tr>
<td>4.178</td>
<td>0.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C131[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s10/I0</td>
</tr>
<tr>
<td>4.746</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C131[1][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s10/F</td>
</tr>
<tr>
<td>5.460</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C131[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s9/I1</td>
</tr>
<tr>
<td>6.038</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R63C131[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s9/F</td>
</tr>
<tr>
<td>8.512</td>
<td>2.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C115[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_353_s6/I2</td>
</tr>
<tr>
<td>9.020</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>45</td>
<td>R70C115[1][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_353_s6/F</td>
</tr>
<tr>
<td>11.522</td>
<td>2.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C130[2][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_137_s4/I1</td>
</tr>
<tr>
<td>11.811</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C130[2][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_137_s4/F</td>
</tr>
<tr>
<td>12.610</td>
<td>0.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C130[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_137_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>17.110</td>
<td>3.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C130[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_137_s0/CLK</td>
</tr>
<tr>
<td>16.799</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R68C130[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_137_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.640, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.942, 21.656%; route: 6.645, 74.080%; tC2Q: 0.382, 4.264%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.642, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.196</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.612</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.809</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_169_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.640</td>
<td>3.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C131[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>4.022</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R66C131[2][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1/Q</td>
</tr>
<tr>
<td>4.178</td>
<td>0.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C131[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s10/I0</td>
</tr>
<tr>
<td>4.746</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C131[1][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s10/F</td>
</tr>
<tr>
<td>5.460</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C131[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s9/I1</td>
</tr>
<tr>
<td>6.038</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R63C131[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s9/F</td>
</tr>
<tr>
<td>8.512</td>
<td>2.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C115[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_353_s6/I2</td>
</tr>
<tr>
<td>9.020</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>45</td>
<td>R70C115[1][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_353_s6/F</td>
</tr>
<tr>
<td>11.522</td>
<td>2.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C130[3][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_169_s4/I1</td>
</tr>
<tr>
<td>11.813</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R71C130[3][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_169_s4/F</td>
</tr>
<tr>
<td>12.612</td>
<td>0.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C130[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_169_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>17.120</td>
<td>3.652</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C130[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_169_s0/CLK</td>
</tr>
<tr>
<td>16.809</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R71C130[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_169_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.640, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.945, 21.677%; route: 6.645, 74.060%; tC2Q: 0.382, 4.263%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.652, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.591</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.804</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_146_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.640</td>
<td>3.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C131[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>4.022</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R66C131[2][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1/Q</td>
</tr>
<tr>
<td>4.178</td>
<td>0.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C131[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s10/I0</td>
</tr>
<tr>
<td>4.746</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C131[1][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s10/F</td>
</tr>
<tr>
<td>5.460</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C131[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s9/I1</td>
</tr>
<tr>
<td>6.038</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R63C131[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s9/F</td>
</tr>
<tr>
<td>7.881</td>
<td>1.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C118[3][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_354_s6/I3</td>
</tr>
<tr>
<td>8.428</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>45</td>
<td>R69C118[3][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_354_s6/F</td>
</tr>
<tr>
<td>10.511</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C128[1][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_146_s4/I1</td>
</tr>
<tr>
<td>11.090</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C128[1][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_146_s4/F</td>
</tr>
<tr>
<td>12.591</td>
<td>1.501</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C128[1][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_146_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>17.115</td>
<td>3.647</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C128[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_146_s0/CLK</td>
</tr>
<tr>
<td>16.804</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R65C128[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_146_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.640, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.273, 25.388%; route: 6.296, 70.339%; tC2Q: 0.382, 4.273%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.647, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.250</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.568</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_66_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.640</td>
<td>3.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C131[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>4.022</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R66C131[2][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1/Q</td>
</tr>
<tr>
<td>4.178</td>
<td>0.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C131[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s10/I0</td>
</tr>
<tr>
<td>4.746</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C131[1][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s10/F</td>
</tr>
<tr>
<td>5.460</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C131[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s9/I1</td>
</tr>
<tr>
<td>6.038</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R63C131[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s9/F</td>
</tr>
<tr>
<td>7.881</td>
<td>1.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C118[3][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_354_s6/I3</td>
</tr>
<tr>
<td>8.428</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>45</td>
<td>R69C118[3][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_354_s6/F</td>
</tr>
<tr>
<td>11.481</td>
<td>3.052</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C134[1][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_66_s4/I1</td>
</tr>
<tr>
<td>11.770</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C134[1][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_66_s4/F</td>
</tr>
<tr>
<td>12.568</td>
<td>0.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C134[2][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_66_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>17.129</td>
<td>3.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C134[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_66_s0/CLK</td>
</tr>
<tr>
<td>16.818</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C134[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_66_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.640, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.983, 22.204%; route: 6.564, 73.513%; tC2Q: 0.382, 4.284%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.661, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.265</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.580</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_334_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.640</td>
<td>3.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C131[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>4.022</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R66C131[2][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1/Q</td>
</tr>
<tr>
<td>4.178</td>
<td>0.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C131[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s10/I0</td>
</tr>
<tr>
<td>4.746</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C131[1][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s10/F</td>
</tr>
<tr>
<td>5.460</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C131[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s9/I1</td>
</tr>
<tr>
<td>6.038</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R63C131[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s9/F</td>
</tr>
<tr>
<td>7.730</td>
<td>1.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C119[3][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_358_s5/I3</td>
</tr>
<tr>
<td>8.186</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>45</td>
<td>R66C119[3][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_358_s5/F</td>
</tr>
<tr>
<td>11.881</td>
<td>3.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C112[3][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_334_s4/I1</td>
</tr>
<tr>
<td>12.428</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C112[3][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_334_s4/F</td>
</tr>
<tr>
<td>12.580</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C112[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_334_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>17.156</td>
<td>3.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C112[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_334_s0/CLK</td>
</tr>
<tr>
<td>16.845</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R74C112[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_334_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.048</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.640, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.150, 24.049%; route: 6.408, 71.672%; tC2Q: 0.382, 4.279%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.688, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.267</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.540</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.807</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_201_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.640</td>
<td>3.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C131[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>4.022</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R66C131[2][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1/Q</td>
</tr>
<tr>
<td>4.178</td>
<td>0.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C131[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s10/I0</td>
</tr>
<tr>
<td>4.746</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C131[1][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s10/F</td>
</tr>
<tr>
<td>5.460</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C131[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s9/I1</td>
</tr>
<tr>
<td>6.038</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R63C131[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s9/F</td>
</tr>
<tr>
<td>8.512</td>
<td>2.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C115[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_353_s6/I2</td>
</tr>
<tr>
<td>9.020</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>45</td>
<td>R70C115[1][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_353_s6/F</td>
</tr>
<tr>
<td>11.162</td>
<td>2.143</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C130[0][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_201_s4/I1</td>
</tr>
<tr>
<td>11.741</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C130[0][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_201_s4/F</td>
</tr>
<tr>
<td>12.540</td>
<td>0.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C130[2][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_201_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>17.118</td>
<td>3.650</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C130[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_201_s0/CLK</td>
</tr>
<tr>
<td>16.807</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R70C130[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_201_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.640, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.233, 25.084%; route: 6.285, 70.618%; tC2Q: 0.382, 4.298%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.650, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.276</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.540</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.816</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_225_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.640</td>
<td>3.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C131[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>4.022</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R66C131[2][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1/Q</td>
</tr>
<tr>
<td>4.178</td>
<td>0.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C131[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s10/I0</td>
</tr>
<tr>
<td>4.746</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C131[1][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s10/F</td>
</tr>
<tr>
<td>5.460</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C131[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s9/I1</td>
</tr>
<tr>
<td>6.038</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R63C131[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s9/F</td>
</tr>
<tr>
<td>8.512</td>
<td>2.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C115[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_353_s6/I2</td>
</tr>
<tr>
<td>9.020</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>45</td>
<td>R70C115[1][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_353_s6/F</td>
</tr>
<tr>
<td>11.162</td>
<td>2.143</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C131[0][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_225_s4/I1</td>
</tr>
<tr>
<td>11.741</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C131[0][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_225_s4/F</td>
</tr>
<tr>
<td>12.540</td>
<td>0.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C131[1][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_225_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>17.127</td>
<td>3.659</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C131[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_225_s0/CLK</td>
</tr>
<tr>
<td>16.816</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R70C131[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_225_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.640, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.233, 25.084%; route: 6.285, 70.618%; tC2Q: 0.382, 4.298%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.659, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.296</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.505</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_185_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.640</td>
<td>3.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C131[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>4.022</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R66C131[2][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1/Q</td>
</tr>
<tr>
<td>4.178</td>
<td>0.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C131[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s10/I0</td>
</tr>
<tr>
<td>4.746</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C131[1][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s10/F</td>
</tr>
<tr>
<td>5.460</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C131[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s9/I1</td>
</tr>
<tr>
<td>6.038</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R63C131[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s9/F</td>
</tr>
<tr>
<td>8.512</td>
<td>2.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C115[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_353_s6/I2</td>
</tr>
<tr>
<td>9.020</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>45</td>
<td>R70C115[1][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_353_s6/F</td>
</tr>
<tr>
<td>12.065</td>
<td>3.045</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C129[0][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_185_s4/I1</td>
</tr>
<tr>
<td>12.353</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R72C129[0][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_185_s4/F</td>
</tr>
<tr>
<td>12.505</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C129[1][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_185_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>17.112</td>
<td>3.644</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C129[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_185_s0/CLK</td>
</tr>
<tr>
<td>16.801</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R72C129[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_185_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.640, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.942, 21.912%; route: 6.540, 73.773%; tC2Q: 0.382, 4.315%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.644, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.330</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.515</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_342_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.640</td>
<td>3.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C131[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>4.022</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R66C131[2][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_chk_cnt_2_s1/Q</td>
</tr>
<tr>
<td>4.178</td>
<td>0.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C131[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s10/I0</td>
</tr>
<tr>
<td>4.746</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C131[1][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s10/F</td>
</tr>
<tr>
<td>5.460</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C131[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s9/I1</td>
</tr>
<tr>
<td>6.038</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R63C131[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s9/F</td>
</tr>
<tr>
<td>7.730</td>
<td>1.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C119[3][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_358_s5/I3</td>
</tr>
<tr>
<td>8.186</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>45</td>
<td>R66C119[3][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_358_s5/F</td>
</tr>
<tr>
<td>11.856</td>
<td>3.670</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C110[1][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_342_s4/I1</td>
</tr>
<tr>
<td>12.363</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C110[1][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_342_s4/F</td>
</tr>
<tr>
<td>12.515</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C110[1][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_342_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>17.156</td>
<td>3.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C110[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_342_s0/CLK</td>
</tr>
<tr>
<td>16.845</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R74C110[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_342_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.048</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.640, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.110, 23.775%; route: 6.383, 71.915%; tC2Q: 0.382, 4.310%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.688, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.718</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.443</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/judge_cnt_8_s9</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/judge_cnt_8_s9</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.418</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C117[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/judge_cnt_8_s9/CLK</td>
</tr>
<tr>
<td>1.559</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R62C117[1][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/judge_cnt_8_s9/Q</td>
</tr>
<tr>
<td>1.565</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C117[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3620_s5/I0</td>
</tr>
<tr>
<td>1.718</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R62C117[1][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3620_s5/F</td>
</tr>
<tr>
<td>1.718</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C117[1][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/judge_cnt_8_s9/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.418</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C117[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/judge_cnt_8_s9/CLK</td>
</tr>
<tr>
<td>1.443</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C117[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/judge_cnt_8_s9</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.418, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.418, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.376</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.101</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_tmds_clk_p:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_tmds_clk_p:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_tmds_clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR29</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOR29</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/O</td>
</tr>
<tr>
<td>2.076</td>
<td>1.400</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C147[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_0_s2/CLK</td>
</tr>
<tr>
<td>2.217</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R65C147[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_0_s2/Q</td>
</tr>
<tr>
<td>2.223</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C147[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3984_s3/I0</td>
</tr>
<tr>
<td>2.376</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R65C147[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3984_s3/F</td>
</tr>
<tr>
<td>2.376</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C147[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_tmds_clk_p</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR29</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>IOR29</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/O</td>
</tr>
<tr>
<td>2.076</td>
<td>1.400</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C147[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_0_s2/CLK</td>
</tr>
<tr>
<td>2.101</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R65C147[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllrst_cnt_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 32.546%; route: 1.400, 67.454%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 32.546%; route: 1.400, 67.454%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.451</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phschg_cnt_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phschg_cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.426</td>
<td>1.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C135[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phschg_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>1.567</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R62C135[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phschg_cnt_1_s1/Q</td>
</tr>
<tr>
<td>1.573</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C135[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3584_s1/I0</td>
</tr>
<tr>
<td>1.726</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R62C135[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3584_s1/F</td>
</tr>
<tr>
<td>1.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C135[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phschg_cnt_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.426</td>
<td>1.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C135[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phschg_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>1.451</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C135[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phschg_cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.426, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.426, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.702</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.427</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phschg_cnt_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phschg_cnt_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.402</td>
<td>1.402</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C135[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phschg_cnt_8_s1/CLK</td>
</tr>
<tr>
<td>1.543</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R66C135[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phschg_cnt_8_s1/Q</td>
</tr>
<tr>
<td>1.549</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C135[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3577_s1/I2</td>
</tr>
<tr>
<td>1.702</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R66C135[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3577_s1/F</td>
</tr>
<tr>
<td>1.702</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C135[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phschg_cnt_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.402</td>
<td>1.402</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C135[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phschg_cnt_8_s1/CLK</td>
</tr>
<tr>
<td>1.427</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R66C135[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phschg_cnt_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.402, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.402, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.717</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.442</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_code_clk_cnt_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_code_clk_cnt_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.417</td>
<td>1.417</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C132[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_code_clk_cnt_4_s1/CLK</td>
</tr>
<tr>
<td>1.558</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R63C132[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_code_clk_cnt_4_s1/Q</td>
</tr>
<tr>
<td>1.564</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C132[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3168_s1/I2</td>
</tr>
<tr>
<td>1.717</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R63C132[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3168_s1/F</td>
</tr>
<tr>
<td>1.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C132[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_code_clk_cnt_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.417</td>
<td>1.417</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C132[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_code_clk_cnt_4_s1/CLK</td>
</tr>
<tr>
<td>1.442</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C132[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_code_clk_cnt_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.417, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.417, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.717</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.442</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.417</td>
<td>1.417</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C108[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.558</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R63C108[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_0_s0/Q</td>
</tr>
<tr>
<td>1.564</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C108[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3431_s1/I1</td>
</tr>
<tr>
<td>1.717</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R63C108[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3431_s1/F</td>
</tr>
<tr>
<td>1.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C108[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.417</td>
<td>1.417</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C108[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.442</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C108[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.417, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.417, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.447</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.422</td>
<td>1.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C116[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_14_s0/CLK</td>
</tr>
<tr>
<td>1.563</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R62C116[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_14_s0/Q</td>
</tr>
<tr>
<td>1.569</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C116[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3417_s1/I3</td>
</tr>
<tr>
<td>1.722</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R62C116[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3417_s1/F</td>
</tr>
<tr>
<td>1.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C116[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.422</td>
<td>1.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C116[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_14_s0/CLK</td>
</tr>
<tr>
<td>1.447</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C116[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.422, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.422, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.717</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.442</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.417</td>
<td>1.417</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C110[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_17_s0/CLK</td>
</tr>
<tr>
<td>1.558</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R63C110[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_17_s0/Q</td>
</tr>
<tr>
<td>1.564</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C110[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3414_s1/I3</td>
</tr>
<tr>
<td>1.717</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R63C110[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3414_s1/F</td>
</tr>
<tr>
<td>1.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C110[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.417</td>
<td>1.417</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C110[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_17_s0/CLK</td>
</tr>
<tr>
<td>1.442</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C110[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.417, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.417, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.707</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.432</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.407</td>
<td>1.407</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C140[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.548</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R65C140[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_2_s0/Q</td>
</tr>
<tr>
<td>1.554</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C140[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2883_s1/I2</td>
</tr>
<tr>
<td>1.707</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R65C140[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2883_s1/F</td>
</tr>
<tr>
<td>1.707</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C140[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.407</td>
<td>1.407</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C140[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.432</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R65C140[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.407, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.407, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.717</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.442</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.417</td>
<td>1.417</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C134[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_30_s0/CLK</td>
</tr>
<tr>
<td>1.558</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R63C134[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_30_s0/Q</td>
</tr>
<tr>
<td>1.564</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C134[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2855_s1/I2</td>
</tr>
<tr>
<td>1.717</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R63C134[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2855_s1/F</td>
</tr>
<tr>
<td>1.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C134[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.417</td>
<td>1.417</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C134[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_30_s0/CLK</td>
</tr>
<tr>
<td>1.442</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C134[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.417, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.417, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.447</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/idle_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/idle_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.422</td>
<td>1.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C142[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/idle_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.563</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R62C142[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/idle_cnt_1_s0/Q</td>
</tr>
<tr>
<td>1.569</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C142[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n82_s1/I1</td>
</tr>
<tr>
<td>1.722</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R62C142[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n82_s1/F</td>
</tr>
<tr>
<td>1.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C142[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/idle_cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.422</td>
<td>1.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C142[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/idle_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.447</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C142[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/idle_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.422, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.422, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>82</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.158</td>
<td>1.483</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C104[0][A]</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_0_s0/CLK</td>
</tr>
<tr>
<td>2.299</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R72C104[0][A]</td>
<td style=" font-weight:bold;">EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_0_s0/Q</td>
</tr>
<tr>
<td>2.308</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R72C104[0][A]</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/n1112_s34/I2</td>
</tr>
<tr>
<td>2.461</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R72C104[0][A]</td>
<td style=" background: #97FFFF;">EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/n1112_s34/F</td>
</tr>
<tr>
<td>2.461</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R72C104[0][A]</td>
<td style=" font-weight:bold;">EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>82</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.158</td>
<td>1.483</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C104[0][A]</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_0_s0/CLK</td>
</tr>
<tr>
<td>2.183</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R72C104[0][A]</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 31.299%; route: 1.483, 68.701%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 31.299%; route: 1.483, 68.701%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>82</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.158</td>
<td>1.483</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C104[1][A]</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_1_s0/CLK</td>
</tr>
<tr>
<td>2.299</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R72C104[1][A]</td>
<td style=" font-weight:bold;">EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_1_s0/Q</td>
</tr>
<tr>
<td>2.308</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R72C104[1][A]</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/n1110_s34/I2</td>
</tr>
<tr>
<td>2.461</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R72C104[1][A]</td>
<td style=" background: #97FFFF;">EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/n1110_s34/F</td>
</tr>
<tr>
<td>2.461</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R72C104[1][A]</td>
<td style=" font-weight:bold;">EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>82</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.158</td>
<td>1.483</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C104[1][A]</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_1_s0/CLK</td>
</tr>
<tr>
<td>2.183</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R72C104[1][A]</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 31.299%; route: 1.483, 68.701%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 31.299%; route: 1.483, 68.701%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.724</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.446</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/judge_cnt_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/judge_cnt_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.421</td>
<td>1.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C115[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/judge_cnt_4_s1/CLK</td>
</tr>
<tr>
<td>1.562</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R63C115[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/judge_cnt_4_s1/Q</td>
</tr>
<tr>
<td>1.571</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C115[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3624_s1/I2</td>
</tr>
<tr>
<td>1.724</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R63C115[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3624_s1/F</td>
</tr>
<tr>
<td>1.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C115[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/judge_cnt_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.421</td>
<td>1.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C115[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/judge_cnt_4_s1/CLK</td>
</tr>
<tr>
<td>1.446</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C115[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/judge_cnt_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.421, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.421, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.725</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.447</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phschg_cnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phschg_cnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.422</td>
<td>1.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C134[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phschg_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>1.563</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R62C134[1][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phschg_cnt_0_s1/Q</td>
</tr>
<tr>
<td>1.572</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C134[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3585_s1/I0</td>
</tr>
<tr>
<td>1.725</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R62C134[1][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3585_s1/F</td>
</tr>
<tr>
<td>1.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C134[1][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phschg_cnt_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.422</td>
<td>1.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C134[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phschg_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>1.447</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C134[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phschg_cnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.422, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.422, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.720</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.442</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phschg_cnt_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phschg_cnt_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.417</td>
<td>1.417</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C136[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phschg_cnt_5_s1/CLK</td>
</tr>
<tr>
<td>1.558</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R63C136[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phschg_cnt_5_s1/Q</td>
</tr>
<tr>
<td>1.567</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C136[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3580_s1/I2</td>
</tr>
<tr>
<td>1.720</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R63C136[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3580_s1/F</td>
</tr>
<tr>
<td>1.720</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C136[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phschg_cnt_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.417</td>
<td>1.417</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C136[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phschg_cnt_5_s1/CLK</td>
</tr>
<tr>
<td>1.442</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C136[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phschg_cnt_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.417, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.417, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.720</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.442</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllps_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllps_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.417</td>
<td>1.417</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C111[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllps_7_s1/CLK</td>
</tr>
<tr>
<td>1.558</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R71C111[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllps_7_s1/Q</td>
</tr>
<tr>
<td>1.567</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R71C111[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3531_s2/I2</td>
</tr>
<tr>
<td>1.720</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R71C111[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3531_s2/F</td>
</tr>
<tr>
<td>1.720</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R71C111[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllps_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.417</td>
<td>1.417</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C111[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllps_7_s1/CLK</td>
</tr>
<tr>
<td>1.442</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R71C111[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllps_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.417, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.417, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.716</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.438</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/r_code_clk_cnt_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/r_code_clk_cnt_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.413</td>
<td>1.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C133[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/r_code_clk_cnt_7_s1/CLK</td>
</tr>
<tr>
<td>1.554</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R63C133[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/r_code_clk_cnt_7_s1/Q</td>
</tr>
<tr>
<td>1.563</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C133[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3290_s1/I2</td>
</tr>
<tr>
<td>1.716</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R63C133[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3290_s1/F</td>
</tr>
<tr>
<td>1.716</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C133[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/r_code_clk_cnt_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.413</td>
<td>1.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C133[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/r_code_clk_cnt_7_s1/CLK</td>
</tr>
<tr>
<td>1.438</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C133[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/r_code_clk_cnt_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.413, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.413, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.710</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.432</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_code_clk_cnt_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_code_clk_cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.407</td>
<td>1.407</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C130[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_code_clk_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>1.548</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R65C130[1][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_code_clk_cnt_1_s1/Q</td>
</tr>
<tr>
<td>1.557</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C130[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3171_s1/I2</td>
</tr>
<tr>
<td>1.710</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R65C130[1][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3171_s1/F</td>
</tr>
<tr>
<td>1.710</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C130[1][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_code_clk_cnt_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.407</td>
<td>1.407</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C130[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_code_clk_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>1.432</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R65C130[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/g_code_clk_cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.407, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.407, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.721</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.443</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.418</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C141[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>1.559</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R62C141[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_7_s0/Q</td>
</tr>
<tr>
<td>1.568</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C141[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2878_s1/I1</td>
</tr>
<tr>
<td>1.721</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R62C141[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2878_s1/F</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C141[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.418</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C141[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>1.443</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C141[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.418, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.418, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.714</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.411</td>
<td>1.411</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C139[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>1.552</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R65C139[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_10_s0/Q</td>
</tr>
<tr>
<td>1.561</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C139[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2875_s1/I1</td>
</tr>
<tr>
<td>1.714</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R65C139[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2875_s1/F</td>
</tr>
<tr>
<td>1.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C139[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.411</td>
<td>1.411</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C139[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>1.436</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R65C139[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.411, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.411, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.697</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.419</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.394</td>
<td>1.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C137[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_22_s0/CLK</td>
</tr>
<tr>
<td>1.535</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R66C137[1][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_22_s0/Q</td>
</tr>
<tr>
<td>1.544</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C137[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2863_s1/I1</td>
</tr>
<tr>
<td>1.697</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R66C137[1][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2863_s1/F</td>
</tr>
<tr>
<td>1.697</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C137[1][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.394</td>
<td>1.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C137[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_22_s0/CLK</td>
</tr>
<tr>
<td>1.419</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R66C137[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.394, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.394, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.475</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/word_address_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/word_address_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>82</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.172</td>
<td>1.497</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C102[1][A]</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/word_address_2_s0/CLK</td>
</tr>
<tr>
<td>2.313</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R74C102[1][A]</td>
<td style=" font-weight:bold;">EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/word_address_2_s0/Q</td>
</tr>
<tr>
<td>2.322</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R74C102[1][A]</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/n645_s3/I1</td>
</tr>
<tr>
<td>2.475</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R74C102[1][A]</td>
<td style=" background: #97FFFF;">EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/n645_s3/F</td>
</tr>
<tr>
<td>2.475</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R74C102[1][A]</td>
<td style=" font-weight:bold;">EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/word_address_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>82</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.172</td>
<td>1.497</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C102[1][A]</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/word_address_2_s0/CLK</td>
</tr>
<tr>
<td>2.197</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R74C102[1][A]</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/word_address_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 31.097%; route: 1.497, 68.903%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 31.097%; route: 1.497, 68.903%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.463</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/clken_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/clken_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>82</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.157</td>
<td>1.481</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C104[1][A]</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/clken_s0/CLK</td>
</tr>
<tr>
<td>2.298</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R71C104[1][A]</td>
<td style=" font-weight:bold;">EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/clken_s0/Q</td>
</tr>
<tr>
<td>2.310</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R71C104[1][A]</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/n1093_s15/I1</td>
</tr>
<tr>
<td>2.463</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R71C104[1][A]</td>
<td style=" background: #97FFFF;">EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/n1093_s15/F</td>
</tr>
<tr>
<td>2.463</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R71C104[1][A]</td>
<td style=" font-weight:bold;">EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/clken_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>82</td>
<td>IOR103[B]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.157</td>
<td>1.481</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C104[1][A]</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/clken_s0/CLK</td>
</tr>
<tr>
<td>2.182</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R71C104[1][A]</td>
<td>EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/clken_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 31.317%; route: 1.481, 68.683%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.000%; route: 0.012, 3.922%; tC2Q: 0.141, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 31.317%; route: 1.481, 68.683%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.717</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/b_code_clk_cnt_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/b_code_clk_cnt_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.411</td>
<td>1.411</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C131[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/b_code_clk_cnt_4_s1/CLK</td>
</tr>
<tr>
<td>1.552</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R65C131[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/b_code_clk_cnt_4_s1/Q</td>
</tr>
<tr>
<td>1.564</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C131[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3043_s1/I2</td>
</tr>
<tr>
<td>1.717</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R65C131[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3043_s1/F</td>
</tr>
<tr>
<td>1.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C131[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/b_code_clk_cnt_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.411</td>
<td>1.411</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C131[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/b_code_clk_cnt_4_s1/CLK</td>
</tr>
<tr>
<td>1.436</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R65C131[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/b_code_clk_cnt_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.411, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.000%; route: 0.012, 3.922%; tC2Q: 0.141, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.411, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.976</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.860</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.661</td>
<td>3.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C142[0][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/CLK</td>
</tr>
<tr>
<td>4.044</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R63C142[0][B]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
</tr>
<tr>
<td>4.763</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C147[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/I0</td>
</tr>
<tr>
<td>5.123</td>
<td>0.360</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R62C147[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/F</td>
</tr>
<tr>
<td>9.860</td>
<td>4.738</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>IOR33[A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.347</td>
<td>1.347</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.029</td>
<td>0.682</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.034</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR33[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA/FCLK</td>
</tr>
<tr>
<td>1.999</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA</td>
</tr>
<tr>
<td>1.884</td>
<td>-0.115</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR33[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.975</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.347</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.360, 5.808%; route: 5.456, 88.022%; tC2Q: 0.382, 6.171%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.005, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.775</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.659</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.661</td>
<td>3.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C142[0][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/CLK</td>
</tr>
<tr>
<td>4.044</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R63C142[0][B]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
</tr>
<tr>
<td>4.763</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C147[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/I0</td>
</tr>
<tr>
<td>5.123</td>
<td>0.360</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R62C147[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/F</td>
</tr>
<tr>
<td>9.659</td>
<td>4.536</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>IOR35[A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.347</td>
<td>1.347</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.029</td>
<td>0.682</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.034</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR35[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA/FCLK</td>
</tr>
<tr>
<td>1.999</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA</td>
</tr>
<tr>
<td>1.884</td>
<td>-0.115</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR35[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.975</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.347</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.360, 6.003%; route: 5.255, 87.620%; tC2Q: 0.382, 6.378%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.005, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.593</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.661</td>
<td>3.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C142[0][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/CLK</td>
</tr>
<tr>
<td>4.044</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R63C142[0][B]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
</tr>
<tr>
<td>4.763</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C147[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/I0</td>
</tr>
<tr>
<td>5.123</td>
<td>0.360</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R62C147[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/F</td>
</tr>
<tr>
<td>8.593</td>
<td>3.470</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>IOR47[A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.347</td>
<td>1.347</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.029</td>
<td>0.682</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.034</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR47[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA/FCLK</td>
</tr>
<tr>
<td>1.999</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA</td>
</tr>
<tr>
<td>1.884</td>
<td>-0.115</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR47[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.975</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.347</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.360, 7.300%; route: 4.189, 84.943%; tC2Q: 0.382, 7.757%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.005, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.634</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.860</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.226</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.661</td>
<td>3.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C142[0][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/CLK</td>
</tr>
<tr>
<td>4.044</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R63C142[0][B]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
</tr>
<tr>
<td>4.763</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C147[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/I0</td>
</tr>
<tr>
<td>5.123</td>
<td>0.360</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R62C147[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/F</td>
</tr>
<tr>
<td>9.860</td>
<td>4.738</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>IOR33[A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>2.694</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.375</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>3.378</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR33[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA/FCLK</td>
</tr>
<tr>
<td>3.343</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA</td>
</tr>
<tr>
<td>3.226</td>
<td>-0.117</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR33[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.977</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.694</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.360, 5.808%; route: 5.456, 88.022%; tC2Q: 0.382, 6.171%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.003, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.433</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.659</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.226</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.661</td>
<td>3.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C142[0][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/CLK</td>
</tr>
<tr>
<td>4.044</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R63C142[0][B]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
</tr>
<tr>
<td>4.763</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C147[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/I0</td>
</tr>
<tr>
<td>5.123</td>
<td>0.360</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R62C147[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/F</td>
</tr>
<tr>
<td>9.659</td>
<td>4.536</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>IOR35[A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>2.694</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.375</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>3.378</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA/FCLK</td>
</tr>
<tr>
<td>3.343</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA</td>
</tr>
<tr>
<td>3.226</td>
<td>-0.117</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR35[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.977</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.694</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.360, 6.003%; route: 5.255, 87.620%; tC2Q: 0.382, 6.378%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.003, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.367</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.593</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.226</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.661</td>
<td>3.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C142[0][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/CLK</td>
</tr>
<tr>
<td>4.044</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R63C142[0][B]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
</tr>
<tr>
<td>4.763</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C147[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/I0</td>
</tr>
<tr>
<td>5.123</td>
<td>0.360</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R62C147[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/F</td>
</tr>
<tr>
<td>8.593</td>
<td>3.470</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>IOR47[A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>2.694</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.375</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>3.378</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR47[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA/FCLK</td>
</tr>
<tr>
<td>3.343</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA</td>
</tr>
<tr>
<td>3.226</td>
<td>-0.117</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR47[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.977</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.694</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.360, 7.300%; route: 4.189, 84.943%; tC2Q: 0.382, 7.757%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.003, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.072</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.860</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.661</td>
<td>3.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C142[0][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/CLK</td>
</tr>
<tr>
<td>4.044</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R63C142[0][B]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
</tr>
<tr>
<td>4.763</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C147[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/I0</td>
</tr>
<tr>
<td>5.123</td>
<td>0.360</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R62C147[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/F</td>
</tr>
<tr>
<td>9.860</td>
<td>4.738</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>IOR33[A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>17.049</td>
<td>3.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR33[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA/PCLK</td>
</tr>
<tr>
<td>16.932</td>
<td>-0.117</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR33[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.081</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.360, 5.808%; route: 5.456, 88.022%; tC2Q: 0.382, 6.171%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.581, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.277</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.659</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.935</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.661</td>
<td>3.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C142[0][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/CLK</td>
</tr>
<tr>
<td>4.044</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R63C142[0][B]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
</tr>
<tr>
<td>4.763</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C147[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/I0</td>
</tr>
<tr>
<td>5.123</td>
<td>0.360</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R62C147[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/F</td>
</tr>
<tr>
<td>9.659</td>
<td>4.536</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>IOR35[A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>17.052</td>
<td>3.584</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA/PCLK</td>
</tr>
<tr>
<td>16.935</td>
<td>-0.117</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR35[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.077</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.360, 6.003%; route: 5.255, 87.620%; tC2Q: 0.382, 6.378%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.584, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.593</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.930</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.661</td>
<td>3.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C142[0][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/CLK</td>
</tr>
<tr>
<td>4.044</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R63C142[0][B]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
</tr>
<tr>
<td>4.763</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C147[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/I0</td>
</tr>
<tr>
<td>5.123</td>
<td>0.360</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R62C147[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/F</td>
</tr>
<tr>
<td>8.593</td>
<td>3.470</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>IOR47[A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>17.047</td>
<td>3.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR47[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA/PCLK</td>
</tr>
<tr>
<td>16.930</td>
<td>-0.117</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR47[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.082</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.661, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.360, 7.300%; route: 4.189, 84.943%; tC2Q: 0.382, 7.757%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.579, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.507</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.417</td>
<td>1.417</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C142[0][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/CLK</td>
</tr>
<tr>
<td>1.561</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R63C142[0][B]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
</tr>
<tr>
<td>1.910</td>
<td>0.349</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C147[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/I0</td>
</tr>
<tr>
<td>2.114</td>
<td>0.204</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R62C147[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/F</td>
</tr>
<tr>
<td>3.851</td>
<td>1.737</td>
<td>tNET</td>
<td>RR</td>
<td>10</td>
<td>IOR47[A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.397</td>
<td>1.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR47[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA/PCLK</td>
</tr>
<tr>
<td>1.507</td>
<td>0.110</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR47[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.417, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.204, 8.381%; route: 2.086, 85.703%; tC2Q: 0.144, 5.916%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.397, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.512</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.417</td>
<td>1.417</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C142[0][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/CLK</td>
</tr>
<tr>
<td>1.561</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R63C142[0][B]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
</tr>
<tr>
<td>1.910</td>
<td>0.349</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C147[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/I0</td>
</tr>
<tr>
<td>2.114</td>
<td>0.204</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R62C147[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/F</td>
</tr>
<tr>
<td>4.221</td>
<td>2.107</td>
<td>tNET</td>
<td>RR</td>
<td>10</td>
<td>IOR35[A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.402</td>
<td>1.402</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA/PCLK</td>
</tr>
<tr>
<td>1.512</td>
<td>0.110</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR35[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.417, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.204, 7.275%; route: 2.456, 87.589%; tC2Q: 0.144, 5.136%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.402, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.807</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.317</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.510</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.417</td>
<td>1.417</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C142[0][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/CLK</td>
</tr>
<tr>
<td>1.561</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R63C142[0][B]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
</tr>
<tr>
<td>1.910</td>
<td>0.349</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C147[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/I0</td>
</tr>
<tr>
<td>2.114</td>
<td>0.204</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R62C147[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/F</td>
</tr>
<tr>
<td>4.317</td>
<td>2.203</td>
<td>tNET</td>
<td>RR</td>
<td>10</td>
<td>IOR33[A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.400</td>
<td>1.400</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR33[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA/PCLK</td>
</tr>
<tr>
<td>1.510</td>
<td>0.110</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR33[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.017</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.417, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.204, 7.034%; route: 2.552, 88.000%; tC2Q: 0.144, 4.966%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.400, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.021</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.830</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.417</td>
<td>1.417</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C142[0][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/CLK</td>
</tr>
<tr>
<td>1.561</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R63C142[0][B]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
</tr>
<tr>
<td>1.910</td>
<td>0.349</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C147[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/I0</td>
</tr>
<tr>
<td>2.114</td>
<td>0.204</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R62C147[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/F</td>
</tr>
<tr>
<td>3.851</td>
<td>1.737</td>
<td>tNET</td>
<td>RR</td>
<td>10</td>
<td>IOR47[A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.685</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR47[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA/FCLK</td>
</tr>
<tr>
<td>0.720</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA</td>
</tr>
<tr>
<td>0.830</td>
<td>0.110</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR47[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.732</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.417, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.204, 8.381%; route: 2.086, 85.703%; tC2Q: 0.144, 5.916%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.003, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.830</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.417</td>
<td>1.417</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C142[0][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/CLK</td>
</tr>
<tr>
<td>1.561</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R63C142[0][B]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
</tr>
<tr>
<td>1.910</td>
<td>0.349</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C147[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/I0</td>
</tr>
<tr>
<td>2.114</td>
<td>0.204</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R62C147[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/F</td>
</tr>
<tr>
<td>4.221</td>
<td>2.107</td>
<td>tNET</td>
<td>RR</td>
<td>10</td>
<td>IOR35[A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.685</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA/FCLK</td>
</tr>
<tr>
<td>0.720</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA</td>
</tr>
<tr>
<td>0.830</td>
<td>0.110</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR35[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.732</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.417, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.204, 7.275%; route: 2.456, 87.589%; tC2Q: 0.144, 5.136%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.003, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.487</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.317</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.830</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.417</td>
<td>1.417</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C142[0][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/CLK</td>
</tr>
<tr>
<td>1.561</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R63C142[0][B]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
</tr>
<tr>
<td>1.910</td>
<td>0.349</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C147[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/I0</td>
</tr>
<tr>
<td>2.114</td>
<td>0.204</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R62C147[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/F</td>
</tr>
<tr>
<td>4.317</td>
<td>2.203</td>
<td>tNET</td>
<td>RR</td>
<td>10</td>
<td>IOR33[A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.685</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR33[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA/FCLK</td>
</tr>
<tr>
<td>0.720</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA</td>
</tr>
<tr>
<td>0.830</td>
<td>0.110</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR33[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.732</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.417, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.204, 7.034%; route: 2.552, 88.000%; tC2Q: 0.144, 4.966%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.003, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.365</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-0.514</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.417</td>
<td>1.417</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C142[0][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/CLK</td>
</tr>
<tr>
<td>1.561</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R63C142[0][B]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
</tr>
<tr>
<td>1.910</td>
<td>0.349</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C147[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/I0</td>
</tr>
<tr>
<td>2.114</td>
<td>0.204</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R62C147[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/F</td>
</tr>
<tr>
<td>3.851</td>
<td>1.737</td>
<td>tNET</td>
<td>RR</td>
<td>10</td>
<td>IOR47[A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.347</td>
<td>-1.347</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>-0.665</td>
<td>0.682</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>-0.662</td>
<td>0.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR47[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA/FCLK</td>
</tr>
<tr>
<td>-0.627</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA</td>
</tr>
<tr>
<td>-0.514</td>
<td>0.113</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR47[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_G_DATA</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.732</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.347</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.417, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.204, 8.381%; route: 2.086, 85.703%; tC2Q: 0.144, 5.916%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.003, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.735</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-0.514</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.417</td>
<td>1.417</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C142[0][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/CLK</td>
</tr>
<tr>
<td>1.561</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R63C142[0][B]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
</tr>
<tr>
<td>1.910</td>
<td>0.349</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C147[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/I0</td>
</tr>
<tr>
<td>2.114</td>
<td>0.204</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R62C147[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/F</td>
</tr>
<tr>
<td>4.221</td>
<td>2.107</td>
<td>tNET</td>
<td>RR</td>
<td>10</td>
<td>IOR35[A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.347</td>
<td>-1.347</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>-0.665</td>
<td>0.682</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>-0.662</td>
<td>0.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR35[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA/FCLK</td>
</tr>
<tr>
<td>-0.627</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA</td>
</tr>
<tr>
<td>-0.514</td>
<td>0.113</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR35[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_B_DATA</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.732</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.347</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.417, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.204, 7.275%; route: 2.456, 87.589%; tC2Q: 0.144, 5.136%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.003, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.831</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.317</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-0.514</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rx0_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>788</td>
<td>RIGHTSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>1.417</td>
<td>1.417</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C142[0][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/CLK</td>
</tr>
<tr>
<td>1.561</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R63C142[0][B]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/ides10_rst_s0/Q</td>
</tr>
<tr>
<td>1.910</td>
<td>0.349</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C147[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/I0</td>
</tr>
<tr>
<td>2.114</td>
<td>0.204</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R62C147[0][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/n33_s1/F</td>
</tr>
<tr>
<td>4.317</td>
<td>2.203</td>
<td>tNET</td>
<td>RR</td>
<td>10</td>
<td>IOR33[A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.347</td>
<td>-1.347</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>-0.665</td>
<td>0.682</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_R[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>-0.662</td>
<td>0.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR33[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA/FCLK</td>
</tr>
<tr>
<td>-0.627</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA</td>
</tr>
<tr>
<td>-0.514</td>
<td>0.113</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR33[A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_R_DATA</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.732</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.347</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.417, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.204, 7.034%; route: 2.552, 88.000%; tC2Q: 0.144, 4.966%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.003, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.497</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.747</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rx0_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_338_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.698</td>
<td>3.698</td>
<td>tNET</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_338_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>8.445</td>
<td>1.711</td>
<td>tNET</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_338_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.497</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.747</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rx0_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_333_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.698</td>
<td>3.698</td>
<td>tNET</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_333_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>8.445</td>
<td>1.711</td>
<td>tNET</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_333_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.497</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.747</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rx0_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_306_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.698</td>
<td>3.698</td>
<td>tNET</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_306_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>8.445</td>
<td>1.711</td>
<td>tNET</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_306_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.497</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.747</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rx0_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_305_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.698</td>
<td>3.698</td>
<td>tNET</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_305_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>8.445</td>
<td>1.711</td>
<td>tNET</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_305_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.497</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.747</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rx0_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_304_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.698</td>
<td>3.698</td>
<td>tNET</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_304_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>8.445</td>
<td>1.711</td>
<td>tNET</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_304_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.497</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.747</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rx0_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_332_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.698</td>
<td>3.698</td>
<td>tNET</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_332_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>8.445</td>
<td>1.711</td>
<td>tNET</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_332_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.497</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.747</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rx0_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_tmds_r/decode_data_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.698</td>
<td>3.698</td>
<td>tNET</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_tmds_r/decode_data_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>8.445</td>
<td>1.711</td>
<td>tNET</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_tmds_r/decode_data_6_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.497</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.747</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rx0_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_tmds_r/decode_data_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.698</td>
<td>3.698</td>
<td>tNET</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_tmds_r/decode_data_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>8.445</td>
<td>1.711</td>
<td>tNET</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_tmds_r/decode_data_5_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.497</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.747</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rx0_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_tmds_r/decode_data_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.698</td>
<td>3.698</td>
<td>tNET</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_tmds_r/decode_data_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>8.445</td>
<td>1.711</td>
<td>tNET</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_tmds_r/decode_data_4_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.497</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.747</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rx0_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_tmds_r/decode_data_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>3.698</td>
<td>3.698</td>
<td>tNET</td>
<td>RR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_tmds_r/decode_data_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rx0_pclk</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>8.445</td>
<td>1.711</td>
<td>tNET</td>
<td>FF</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_tmds_r/decode_data_3_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>788</td>
<td>rx0_pclk</td>
<td>-7.976</td>
<td>3.714</td>
</tr>
<tr>
<td>743</td>
<td>Align_sta[1]</td>
<td>5.069</td>
<td>5.318</td>
</tr>
<tr>
<td>360</td>
<td>phase_flag_359_19</td>
<td>6.451</td>
<td>2.661</td>
</tr>
<tr>
<td>196</td>
<td>judge_cnt[0]</td>
<td>5.156</td>
<td>2.439</td>
</tr>
<tr>
<td>90</td>
<td>n3664_11</td>
<td>6.296</td>
<td>2.709</td>
</tr>
<tr>
<td>82</td>
<td>I_clk_d</td>
<td>12.642</td>
<td>3.649</td>
</tr>
<tr>
<td>80</td>
<td>align_cnt[1]</td>
<td>6.540</td>
<td>2.246</td>
</tr>
<tr>
<td>76</td>
<td>align_cnt[2]</td>
<td>6.039</td>
<td>2.479</td>
</tr>
<tr>
<td>74</td>
<td>b_code_clk_cnt_7_13</td>
<td>7.476</td>
<td>3.314</td>
</tr>
<tr>
<td>65</td>
<td>align_cnt[0]</td>
<td>7.920</td>
<td>1.793</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R66C120</td>
<td>69.44%</td>
</tr>
<tr>
<td>R67C120</td>
<td>68.06%</td>
</tr>
<tr>
<td>R67C122</td>
<td>66.67%</td>
</tr>
<tr>
<td>R69C118</td>
<td>66.67%</td>
</tr>
<tr>
<td>R72C104</td>
<td>66.67%</td>
</tr>
<tr>
<td>R70C117</td>
<td>66.67%</td>
</tr>
<tr>
<td>R70C120</td>
<td>65.28%</td>
</tr>
<tr>
<td>R67C121</td>
<td>63.89%</td>
</tr>
<tr>
<td>R66C121</td>
<td>62.50%</td>
</tr>
<tr>
<td>R67C131</td>
<td>62.50%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name I_clk -period 20 -waveform {0 10} [get_ports {I_clk}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name I_tmds_clk_p -period 13.468 -waveform {0 6.734} [get_ports {I_tmds_clk_p}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name rx0_pclk -period 13.468 -waveform {0 6.734} [get_nets {rx0_pclk}] -add</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -exclusive -group [get_clocks {I_tmds_clk_p}] -group [get_clocks {rx0_pclk}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
