

================================================================
== Vitis HLS Report for 'Convolution2d_float_s'
================================================================
* Date:           Tue Jul  2 15:30:45 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        proj_lenet5
* Solution:       zed (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.567 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   123079|   123079|  1.231 ms|  1.231 ms|  123079|  123079|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |                                                                           |                                                                |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |                                  Instance                                 |                             Module                             |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |grp_Convolution2d_float_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3_fu_436    |Convolution2d_float_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3    |      786|      786|  7.860 us|  7.860 us|    786|    786|       no|
        |grp_Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_445  |Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6  |    19722|    19722|  0.197 ms|  0.197 ms|  19722|  19722|       no|
        +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_94_1  |   123078|   123078|     20513|          -|          -|     6|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    404|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|    2727|   1864|    -|
|Memory           |       48|    -|      32|      3|    -|
|Multiplexer      |        -|    -|       -|    165|    -|
|Register         |        -|    -|     883|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       48|    0|    3642|   2436|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       17|    0|       3|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+----+------+------+-----+
    |                                  Instance                                 |                             Module                             | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+----+------+------+-----+
    |grp_Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_445  |Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6  |        0|   0|  2693|  1699|    0|
    |grp_Convolution2d_float_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3_fu_436    |Convolution2d_float_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3    |        0|   0|    34|   165|    0|
    +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                      |                                                                |        0|   0|  2727|  1864|    0|
    +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------+------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory     |                     Module                     | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |conv1_bias_U    |Convolution2d_float_s_conv1_bias_ROM_AUTO_1R    |        0|  32|   3|    0|     6|   32|     1|          192|
    |conv1_weight_U  |Convolution2d_float_s_conv1_weight_ROM_AUTO_1R  |       48|   0|   0|    0|   150|   32|     1|         4800|
    +----------------+------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total           |                                                |       48|  32|   3|    0|   156|   64|     2|         4992|
    +----------------+------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln123_10_fu_682_p2  |         +|   0|  0|  15|           8|           4|
    |add_ln123_11_fu_692_p2  |         +|   0|  0|  15|           8|           4|
    |add_ln123_12_fu_702_p2  |         +|   0|  0|  15|           8|           4|
    |add_ln123_13_fu_712_p2  |         +|   0|  0|  15|           8|           4|
    |add_ln123_14_fu_722_p2  |         +|   0|  0|  15|           8|           4|
    |add_ln123_15_fu_732_p2  |         +|   0|  0|  15|           8|           5|
    |add_ln123_16_fu_742_p2  |         +|   0|  0|  15|           8|           5|
    |add_ln123_17_fu_752_p2  |         +|   0|  0|  15|           8|           5|
    |add_ln123_18_fu_762_p2  |         +|   0|  0|  15|           8|           5|
    |add_ln123_19_fu_772_p2  |         +|   0|  0|  15|           8|           5|
    |add_ln123_1_fu_591_p2   |         +|   0|  0|  14|           7|           2|
    |add_ln123_20_fu_782_p2  |         +|   0|  0|  15|           8|           5|
    |add_ln123_21_fu_792_p2  |         +|   0|  0|  15|           8|           5|
    |add_ln123_22_fu_802_p2  |         +|   0|  0|  15|           8|           5|
    |add_ln123_23_fu_812_p2  |         +|   0|  0|  15|           8|           5|
    |add_ln123_2_fu_602_p2   |         +|   0|  0|  15|           8|           2|
    |add_ln123_3_fu_612_p2   |         +|   0|  0|  15|           8|           3|
    |add_ln123_4_fu_622_p2   |         +|   0|  0|  15|           8|           3|
    |add_ln123_5_fu_632_p2   |         +|   0|  0|  15|           8|           3|
    |add_ln123_6_fu_642_p2   |         +|   0|  0|  15|           8|           3|
    |add_ln123_7_fu_652_p2   |         +|   0|  0|  15|           8|           4|
    |add_ln123_8_fu_662_p2   |         +|   0|  0|  15|           8|           4|
    |add_ln123_9_fu_672_p2   |         +|   0|  0|  15|           8|           4|
    |add_ln123_fu_580_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln94_2_fu_529_p2    |         +|   0|  0|  12|          12|          10|
    |add_ln94_3_fu_535_p2    |         +|   0|  0|  15|           8|           5|
    |add_ln94_fu_547_p2      |         +|   0|  0|  11|           3|           1|
    |icmp_ln94_fu_541_p2     |      icmp|   0|  0|   8|           3|           3|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 404|         216|         113|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  37|          7|    1|          7|
    |f_fu_112            |   9|          2|    3|          6|
    |grp_fu_1145_ce      |   9|          2|    1|          2|
    |grp_fu_1149_ce      |   9|          2|    1|          2|
    |grp_fu_1153_ce      |   9|          2|    1|          2|
    |m_axi_data_ARVALID  |   9|          2|    1|          2|
    |m_axi_data_RREADY   |   9|          2|    1|          2|
    |out_data_address0   |  14|          3|   13|         39|
    |out_data_ce0        |  14|          3|    1|          3|
    |out_data_d0         |  14|          3|   32|         96|
    |out_data_we0        |  14|          3|    1|          3|
    |phi_mul186_fu_104   |   9|          2|   12|         24|
    |phi_mul_fu_108      |   9|          2|    8|         16|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 165|         35|   76|        204|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                          Name                                          | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |B_reg_890                                                                               |  32|   0|   32|          0|
    |ap_CS_fsm                                                                               |   6|   0|    6|          0|
    |conv1_weight_load_10_reg_1070                                                           |  32|   0|   32|          0|
    |conv1_weight_load_11_reg_1075                                                           |  32|   0|   32|          0|
    |conv1_weight_load_12_reg_1080                                                           |  32|   0|   32|          0|
    |conv1_weight_load_13_reg_1085                                                           |  32|   0|   32|          0|
    |conv1_weight_load_14_reg_1090                                                           |  32|   0|   32|          0|
    |conv1_weight_load_15_reg_1095                                                           |  32|   0|   32|          0|
    |conv1_weight_load_16_reg_1100                                                           |  32|   0|   32|          0|
    |conv1_weight_load_17_reg_1105                                                           |  32|   0|   32|          0|
    |conv1_weight_load_18_reg_1110                                                           |  32|   0|   32|          0|
    |conv1_weight_load_19_reg_1115                                                           |  32|   0|   32|          0|
    |conv1_weight_load_1_reg_1025                                                            |  32|   0|   32|          0|
    |conv1_weight_load_20_reg_1120                                                           |  32|   0|   32|          0|
    |conv1_weight_load_21_reg_1125                                                           |  32|   0|   32|          0|
    |conv1_weight_load_22_reg_1130                                                           |  32|   0|   32|          0|
    |conv1_weight_load_23_reg_1135                                                           |  32|   0|   32|          0|
    |conv1_weight_load_24_reg_1140                                                           |  32|   0|   32|          0|
    |conv1_weight_load_2_reg_1030                                                            |  32|   0|   32|          0|
    |conv1_weight_load_3_reg_1035                                                            |  32|   0|   32|          0|
    |conv1_weight_load_4_reg_1040                                                            |  32|   0|   32|          0|
    |conv1_weight_load_5_reg_1045                                                            |  32|   0|   32|          0|
    |conv1_weight_load_6_reg_1050                                                            |  32|   0|   32|          0|
    |conv1_weight_load_7_reg_1055                                                            |  32|   0|   32|          0|
    |conv1_weight_load_8_reg_1060                                                            |  32|   0|   32|          0|
    |conv1_weight_load_9_reg_1065                                                            |  32|   0|   32|          0|
    |conv1_weight_load_reg_1020                                                              |  32|   0|   32|          0|
    |f_fu_112                                                                                |   3|   0|    3|          0|
    |grp_Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_445_ap_start_reg  |   1|   0|    1|          0|
    |grp_Convolution2d_float_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3_fu_436_ap_start_reg    |   1|   0|    1|          0|
    |phi_mul186_fu_104                                                                       |  12|   0|   12|          0|
    |phi_mul186_load_reg_848                                                                 |  12|   0|   12|          0|
    |phi_mul_fu_108                                                                          |   8|   0|    8|          0|
    |phi_mul_load_reg_854                                                                    |   8|   0|    8|          0|
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                   | 883|   0|  883|          0|
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+---------------------+-----+-----+------------+----------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  Convolution2d<float>|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  Convolution2d<float>|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  Convolution2d<float>|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  Convolution2d<float>|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  Convolution2d<float>|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  Convolution2d<float>|  return value|
|grp_fu_236_p_din0    |  out|   32|  ap_ctrl_hs|  Convolution2d<float>|  return value|
|grp_fu_236_p_din1    |  out|   32|  ap_ctrl_hs|  Convolution2d<float>|  return value|
|grp_fu_236_p_opcode  |  out|    2|  ap_ctrl_hs|  Convolution2d<float>|  return value|
|grp_fu_236_p_dout0   |   in|   32|  ap_ctrl_hs|  Convolution2d<float>|  return value|
|grp_fu_236_p_ce      |  out|    1|  ap_ctrl_hs|  Convolution2d<float>|  return value|
|grp_fu_240_p_din0    |  out|   32|  ap_ctrl_hs|  Convolution2d<float>|  return value|
|grp_fu_240_p_din1    |  out|   32|  ap_ctrl_hs|  Convolution2d<float>|  return value|
|grp_fu_240_p_opcode  |  out|    2|  ap_ctrl_hs|  Convolution2d<float>|  return value|
|grp_fu_240_p_dout0   |   in|   32|  ap_ctrl_hs|  Convolution2d<float>|  return value|
|grp_fu_240_p_ce      |  out|    1|  ap_ctrl_hs|  Convolution2d<float>|  return value|
|grp_fu_244_p_din0    |  out|   32|  ap_ctrl_hs|  Convolution2d<float>|  return value|
|grp_fu_244_p_din1    |  out|   32|  ap_ctrl_hs|  Convolution2d<float>|  return value|
|grp_fu_244_p_dout0   |   in|   32|  ap_ctrl_hs|  Convolution2d<float>|  return value|
|grp_fu_244_p_ce      |  out|    1|  ap_ctrl_hs|  Convolution2d<float>|  return value|
|out_data_address0    |  out|   13|   ap_memory|              out_data|         array|
|out_data_ce0         |  out|    1|   ap_memory|              out_data|         array|
|out_data_we0         |  out|    1|   ap_memory|              out_data|         array|
|out_data_d0          |  out|   32|   ap_memory|              out_data|         array|
|out_data_q0          |   in|   32|   ap_memory|              out_data|         array|
|m_axi_data_AWVALID   |  out|    1|       m_axi|                  data|       pointer|
|m_axi_data_AWREADY   |   in|    1|       m_axi|                  data|       pointer|
|m_axi_data_AWADDR    |  out|   32|       m_axi|                  data|       pointer|
|m_axi_data_AWID      |  out|    1|       m_axi|                  data|       pointer|
|m_axi_data_AWLEN     |  out|   32|       m_axi|                  data|       pointer|
|m_axi_data_AWSIZE    |  out|    3|       m_axi|                  data|       pointer|
|m_axi_data_AWBURST   |  out|    2|       m_axi|                  data|       pointer|
|m_axi_data_AWLOCK    |  out|    2|       m_axi|                  data|       pointer|
|m_axi_data_AWCACHE   |  out|    4|       m_axi|                  data|       pointer|
|m_axi_data_AWPROT    |  out|    3|       m_axi|                  data|       pointer|
|m_axi_data_AWQOS     |  out|    4|       m_axi|                  data|       pointer|
|m_axi_data_AWREGION  |  out|    4|       m_axi|                  data|       pointer|
|m_axi_data_AWUSER    |  out|    1|       m_axi|                  data|       pointer|
|m_axi_data_WVALID    |  out|    1|       m_axi|                  data|       pointer|
|m_axi_data_WREADY    |   in|    1|       m_axi|                  data|       pointer|
|m_axi_data_WDATA     |  out|   32|       m_axi|                  data|       pointer|
|m_axi_data_WSTRB     |  out|    4|       m_axi|                  data|       pointer|
|m_axi_data_WLAST     |  out|    1|       m_axi|                  data|       pointer|
|m_axi_data_WID       |  out|    1|       m_axi|                  data|       pointer|
|m_axi_data_WUSER     |  out|    1|       m_axi|                  data|       pointer|
|m_axi_data_ARVALID   |  out|    1|       m_axi|                  data|       pointer|
|m_axi_data_ARREADY   |   in|    1|       m_axi|                  data|       pointer|
|m_axi_data_ARADDR    |  out|   32|       m_axi|                  data|       pointer|
|m_axi_data_ARID      |  out|    1|       m_axi|                  data|       pointer|
|m_axi_data_ARLEN     |  out|   32|       m_axi|                  data|       pointer|
|m_axi_data_ARSIZE    |  out|    3|       m_axi|                  data|       pointer|
|m_axi_data_ARBURST   |  out|    2|       m_axi|                  data|       pointer|
|m_axi_data_ARLOCK    |  out|    2|       m_axi|                  data|       pointer|
|m_axi_data_ARCACHE   |  out|    4|       m_axi|                  data|       pointer|
|m_axi_data_ARPROT    |  out|    3|       m_axi|                  data|       pointer|
|m_axi_data_ARQOS     |  out|    4|       m_axi|                  data|       pointer|
|m_axi_data_ARREGION  |  out|    4|       m_axi|                  data|       pointer|
|m_axi_data_ARUSER    |  out|    1|       m_axi|                  data|       pointer|
|m_axi_data_RVALID    |   in|    1|       m_axi|                  data|       pointer|
|m_axi_data_RREADY    |  out|    1|       m_axi|                  data|       pointer|
|m_axi_data_RDATA     |   in|   32|       m_axi|                  data|       pointer|
|m_axi_data_RLAST     |   in|    1|       m_axi|                  data|       pointer|
|m_axi_data_RID       |   in|    1|       m_axi|                  data|       pointer|
|m_axi_data_RFIFONUM  |   in|    9|       m_axi|                  data|       pointer|
|m_axi_data_RUSER     |   in|    1|       m_axi|                  data|       pointer|
|m_axi_data_RRESP     |   in|    2|       m_axi|                  data|       pointer|
|m_axi_data_BVALID    |   in|    1|       m_axi|                  data|       pointer|
|m_axi_data_BREADY    |  out|    1|       m_axi|                  data|       pointer|
|m_axi_data_BRESP     |   in|    2|       m_axi|                  data|       pointer|
|m_axi_data_BID       |   in|    1|       m_axi|                  data|       pointer|
|m_axi_data_BUSER     |   in|    1|       m_axi|                  data|       pointer|
|in_data              |   in|   32|     ap_none|               in_data|        scalar|
+---------------------+-----+-----+------------+----------------------+--------------+

