#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Jul 12 10:07:25 2023
# Process ID: 16116
# Current directory: D:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.runs/design_1_HDL_DUT_ip_0_0_synth_1
# Command line: vivado.exe -log design_1_HDL_DUT_ip_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_HDL_DUT_ip_0_0.tcl
# Log file: D:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.runs/design_1_HDL_DUT_ip_0_0_synth_1/design_1_HDL_DUT_ip_0_0.vds
# Journal file: D:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.runs/design_1_HDL_DUT_ip_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_HDL_DUT_ip_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GITEA/GitHub/ES/IP_cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top design_1_HDL_DUT_ip_0_0 -part xc7a50tftg256-3 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: [Device 21-403] Loading part xc7a50tftg256-3
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 248 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 806.785 ; gain = 178.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_HDL_DUT_ip_0_0' [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ip/design_1_HDL_DUT_ip_0_0/synth/design_1_HDL_DUT_ip_0_0.vhd:82]
INFO: [Synth 8-3491] module 'HDL_DUT_ip' declared at 'd:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ipshared/45c4/hdl/vhdl/HDL_DUT_ip.vhd:29' bound to instance 'U0' of component 'HDL_DUT_ip' [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ip/design_1_HDL_DUT_ip_0_0/synth/design_1_HDL_DUT_ip_0_0.vhd:146]
INFO: [Synth 8-638] synthesizing module 'HDL_DUT_ip' [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ipshared/45c4/hdl/vhdl/HDL_DUT_ip.vhd:55]
INFO: [Synth 8-3491] module 'HDL_DUT_ip_reset_sync' declared at 'd:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ipshared/45c4/hdl/vhdl/HDL_DUT_ip_reset_sync.vhd:22' bound to instance 'u_HDL_DUT_ip_reset_sync_inst' of component 'HDL_DUT_ip_reset_sync' [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ipshared/45c4/hdl/vhdl/HDL_DUT_ip.vhd:125]
INFO: [Synth 8-638] synthesizing module 'HDL_DUT_ip_reset_sync' [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ipshared/45c4/hdl/vhdl/HDL_DUT_ip_reset_sync.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'HDL_DUT_ip_reset_sync' (1#1) [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ipshared/45c4/hdl/vhdl/HDL_DUT_ip_reset_sync.vhd:30]
INFO: [Synth 8-3491] module 'HDL_DUT_ip_dut' declared at 'd:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ipshared/45c4/hdl/vhdl/HDL_DUT_ip_dut.vhd:22' bound to instance 'u_HDL_DUT_ip_dut_inst' of component 'HDL_DUT_ip_dut' [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ipshared/45c4/hdl/vhdl/HDL_DUT_ip.vhd:131]
INFO: [Synth 8-638] synthesizing module 'HDL_DUT_ip_dut' [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ipshared/45c4/hdl/vhdl/HDL_DUT_ip_dut.vhd:30]
INFO: [Synth 8-3491] module 'HDL_DUT_ip_src_HDL_DUT' declared at 'd:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ipshared/45c4/hdl/vhdl/HDL_DUT_ip_src_HDL_DUT.vhd:29' bound to instance 'u_HDL_DUT_ip_src_HDL_DUT' of component 'HDL_DUT_ip_src_HDL_DUT' [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ipshared/45c4/hdl/vhdl/HDL_DUT_ip_dut.vhd:48]
INFO: [Synth 8-638] synthesizing module 'HDL_DUT_ip_src_HDL_DUT' [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ipshared/45c4/hdl/vhdl/HDL_DUT_ip_src_HDL_DUT.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'HDL_DUT_ip_src_HDL_DUT' (2#1) [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ipshared/45c4/hdl/vhdl/HDL_DUT_ip_src_HDL_DUT.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'HDL_DUT_ip_dut' (3#1) [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ipshared/45c4/hdl/vhdl/HDL_DUT_ip_dut.vhd:30]
INFO: [Synth 8-3491] module 'HDL_DUT_ip_axi_lite' declared at 'd:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ipshared/45c4/hdl/vhdl/HDL_DUT_ip_axi_lite.vhd:22' bound to instance 'u_HDL_DUT_ip_axi_lite_inst' of component 'HDL_DUT_ip_axi_lite' [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ipshared/45c4/hdl/vhdl/HDL_DUT_ip.vhd:137]
INFO: [Synth 8-638] synthesizing module 'HDL_DUT_ip_axi_lite' [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ipshared/45c4/hdl/vhdl/HDL_DUT_ip_axi_lite.vhd:52]
INFO: [Synth 8-3491] module 'HDL_DUT_ip_addr_decoder' declared at 'd:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ipshared/45c4/hdl/vhdl/HDL_DUT_ip_addr_decoder.vhd:22' bound to instance 'u_HDL_DUT_ip_addr_decoder_inst' of component 'HDL_DUT_ip_addr_decoder' [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ipshared/45c4/hdl/vhdl/HDL_DUT_ip_axi_lite.vhd:120]
INFO: [Synth 8-638] synthesizing module 'HDL_DUT_ip_addr_decoder' [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ipshared/45c4/hdl/vhdl/HDL_DUT_ip_addr_decoder.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'HDL_DUT_ip_addr_decoder' (4#1) [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ipshared/45c4/hdl/vhdl/HDL_DUT_ip_addr_decoder.vhd:38]
INFO: [Synth 8-3491] module 'HDL_DUT_ip_axi_lite_module' declared at 'd:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ipshared/45c4/hdl/vhdl/HDL_DUT_ip_axi_lite_module.vhd:22' bound to instance 'u_HDL_DUT_ip_axi_lite_module_inst' of component 'HDL_DUT_ip_axi_lite_module' [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ipshared/45c4/hdl/vhdl/HDL_DUT_ip_axi_lite.vhd:134]
INFO: [Synth 8-638] synthesizing module 'HDL_DUT_ip_axi_lite_module' [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ipshared/45c4/hdl/vhdl/HDL_DUT_ip_axi_lite_module.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'HDL_DUT_ip_axi_lite_module' (5#1) [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ipshared/45c4/hdl/vhdl/HDL_DUT_ip_axi_lite_module.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'HDL_DUT_ip_axi_lite' (6#1) [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ipshared/45c4/hdl/vhdl/HDL_DUT_ip_axi_lite.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'HDL_DUT_ip' (7#1) [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ipshared/45c4/hdl/vhdl/HDL_DUT_ip.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'design_1_HDL_DUT_ip_0_0' (8#1) [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ip/design_1_HDL_DUT_ip_0_0/synth/design_1_HDL_DUT_ip_0_0.vhd:82]
WARNING: [Synth 8-3331] design HDL_DUT_ip_axi_lite_module has unconnected port AXI4_Lite_ARADDR[1]
WARNING: [Synth 8-3331] design HDL_DUT_ip_axi_lite_module has unconnected port AXI4_Lite_ARADDR[0]
WARNING: [Synth 8-3331] design HDL_DUT_ip_addr_decoder has unconnected port data_write[31]
WARNING: [Synth 8-3331] design HDL_DUT_ip_addr_decoder has unconnected port data_write[30]
WARNING: [Synth 8-3331] design HDL_DUT_ip_addr_decoder has unconnected port data_write[29]
WARNING: [Synth 8-3331] design HDL_DUT_ip_addr_decoder has unconnected port data_write[28]
WARNING: [Synth 8-3331] design HDL_DUT_ip_addr_decoder has unconnected port data_write[27]
WARNING: [Synth 8-3331] design HDL_DUT_ip_addr_decoder has unconnected port data_write[26]
WARNING: [Synth 8-3331] design HDL_DUT_ip_addr_decoder has unconnected port data_write[25]
WARNING: [Synth 8-3331] design HDL_DUT_ip_addr_decoder has unconnected port data_write[24]
WARNING: [Synth 8-3331] design HDL_DUT_ip_addr_decoder has unconnected port data_write[23]
WARNING: [Synth 8-3331] design HDL_DUT_ip_addr_decoder has unconnected port data_write[22]
WARNING: [Synth 8-3331] design HDL_DUT_ip_addr_decoder has unconnected port data_write[21]
WARNING: [Synth 8-3331] design HDL_DUT_ip_addr_decoder has unconnected port data_write[20]
WARNING: [Synth 8-3331] design HDL_DUT_ip_addr_decoder has unconnected port data_write[19]
WARNING: [Synth 8-3331] design HDL_DUT_ip_addr_decoder has unconnected port data_write[18]
WARNING: [Synth 8-3331] design HDL_DUT_ip_addr_decoder has unconnected port data_write[17]
WARNING: [Synth 8-3331] design HDL_DUT_ip_addr_decoder has unconnected port data_write[16]
WARNING: [Synth 8-3331] design HDL_DUT_ip_addr_decoder has unconnected port data_write[15]
WARNING: [Synth 8-3331] design HDL_DUT_ip_addr_decoder has unconnected port data_write[14]
WARNING: [Synth 8-3331] design HDL_DUT_ip_addr_decoder has unconnected port data_write[13]
WARNING: [Synth 8-3331] design HDL_DUT_ip_addr_decoder has unconnected port data_write[12]
WARNING: [Synth 8-3331] design HDL_DUT_ip_addr_decoder has unconnected port data_write[11]
WARNING: [Synth 8-3331] design HDL_DUT_ip_addr_decoder has unconnected port data_write[10]
WARNING: [Synth 8-3331] design HDL_DUT_ip_addr_decoder has unconnected port rd_enb
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 875.625 ; gain = 246.840
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 875.625 ; gain = 246.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 875.625 ; gain = 246.840
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 981.480 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.230 . Memory (MB): peak = 982.660 ; gain = 1.180
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 982.660 ; gain = 353.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50tftg256-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 982.660 ; gain = 353.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 982.660 ; gain = 353.875
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'axi_lite_wstate_reg' in module 'HDL_DUT_ip_axi_lite_module'
INFO: [Synth 8-802] inferred FSM for state register 'axi_lite_rstate_reg' in module 'HDL_DUT_ip_axi_lite_module'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                                0 |                         00000000
                 iSTATE0 |                                1 |                         00000001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'axi_lite_rstate_reg' using encoding 'sequential' in module 'HDL_DUT_ip_axi_lite_module'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                              001 |                         00000000
                  iSTATE |                              010 |                         00000001
                 iSTATE0 |                              100 |                         00000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'axi_lite_wstate_reg' using encoding 'one-hot' in module 'HDL_DUT_ip_axi_lite_module'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 982.660 ; gain = 353.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module HDL_DUT_ip_reset_sync 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module HDL_DUT_ip_src_HDL_DUT 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
Module HDL_DUT_ip_addr_decoder 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module HDL_DUT_ip_axi_lite_module 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3917] design design_1_HDL_DUT_ip_0_0 has port AXI4_Lite_BRESP[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_HDL_DUT_ip_0_0 has port AXI4_Lite_BRESP[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_HDL_DUT_ip_0_0 has port AXI4_Lite_RRESP[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_HDL_DUT_ip_0_0 has port AXI4_Lite_RRESP[0] driven by constant 0
WARNING: [Synth 8-3331] design design_1_HDL_DUT_ip_0_0 has unconnected port AXI4_Lite_ARADDR[1]
WARNING: [Synth 8-3331] design design_1_HDL_DUT_ip_0_0 has unconnected port AXI4_Lite_ARADDR[0]
INFO: [Synth 8-3886] merging instance 'U0/u_HDL_DUT_ip_axi_lite_inst/u_HDL_DUT_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[0]' (FDC) to 'U0/u_HDL_DUT_ip_axi_lite_inst/u_HDL_DUT_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/u_HDL_DUT_ip_axi_lite_inst/u_HDL_DUT_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[1]' (FDC) to 'U0/u_HDL_DUT_ip_axi_lite_inst/u_HDL_DUT_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/u_HDL_DUT_ip_axi_lite_inst/u_HDL_DUT_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[2]' (FDC) to 'U0/u_HDL_DUT_ip_axi_lite_inst/u_HDL_DUT_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/u_HDL_DUT_ip_axi_lite_inst/u_HDL_DUT_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[3]' (FDC) to 'U0/u_HDL_DUT_ip_axi_lite_inst/u_HDL_DUT_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/u_HDL_DUT_ip_axi_lite_inst/u_HDL_DUT_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[4]' (FDC) to 'U0/u_HDL_DUT_ip_axi_lite_inst/u_HDL_DUT_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/u_HDL_DUT_ip_axi_lite_inst/u_HDL_DUT_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[5]' (FDC) to 'U0/u_HDL_DUT_ip_axi_lite_inst/u_HDL_DUT_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/u_HDL_DUT_ip_axi_lite_inst/u_HDL_DUT_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[6]' (FDC) to 'U0/u_HDL_DUT_ip_axi_lite_inst/u_HDL_DUT_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/u_HDL_DUT_ip_axi_lite_inst/u_HDL_DUT_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[7]' (FDC) to 'U0/u_HDL_DUT_ip_axi_lite_inst/u_HDL_DUT_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/u_HDL_DUT_ip_axi_lite_inst/u_HDL_DUT_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[8]' (FDC) to 'U0/u_HDL_DUT_ip_axi_lite_inst/u_HDL_DUT_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/u_HDL_DUT_ip_axi_lite_inst/u_HDL_DUT_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[9]' (FDC) to 'U0/u_HDL_DUT_ip_axi_lite_inst/u_HDL_DUT_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/u_HDL_DUT_ip_axi_lite_inst/u_HDL_DUT_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[10]' (FDC) to 'U0/u_HDL_DUT_ip_axi_lite_inst/u_HDL_DUT_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/u_HDL_DUT_ip_axi_lite_inst/u_HDL_DUT_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[11]' (FDC) to 'U0/u_HDL_DUT_ip_axi_lite_inst/u_HDL_DUT_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/u_HDL_DUT_ip_axi_lite_inst/u_HDL_DUT_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[12]' (FDC) to 'U0/u_HDL_DUT_ip_axi_lite_inst/u_HDL_DUT_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/u_HDL_DUT_ip_axi_lite_inst/u_HDL_DUT_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[13]' (FDC) to 'U0/u_HDL_DUT_ip_axi_lite_inst/u_HDL_DUT_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/u_HDL_DUT_ip_axi_lite_inst/u_HDL_DUT_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[14]' (FDC) to 'U0/u_HDL_DUT_ip_axi_lite_inst/u_HDL_DUT_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/u_HDL_DUT_ip_axi_lite_inst/u_HDL_DUT_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[15]' (FDC) to 'U0/u_HDL_DUT_ip_axi_lite_inst/u_HDL_DUT_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/u_HDL_DUT_ip_axi_lite_inst/u_HDL_DUT_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[16]' (FDC) to 'U0/u_HDL_DUT_ip_axi_lite_inst/u_HDL_DUT_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/u_HDL_DUT_ip_axi_lite_inst/u_HDL_DUT_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[17]' (FDC) to 'U0/u_HDL_DUT_ip_axi_lite_inst/u_HDL_DUT_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/u_HDL_DUT_ip_axi_lite_inst/u_HDL_DUT_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[18]' (FDC) to 'U0/u_HDL_DUT_ip_axi_lite_inst/u_HDL_DUT_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/u_HDL_DUT_ip_axi_lite_inst/u_HDL_DUT_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[19]' (FDC) to 'U0/u_HDL_DUT_ip_axi_lite_inst/u_HDL_DUT_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/u_HDL_DUT_ip_axi_lite_inst/u_HDL_DUT_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[20]' (FDC) to 'U0/u_HDL_DUT_ip_axi_lite_inst/u_HDL_DUT_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/u_HDL_DUT_ip_axi_lite_inst/u_HDL_DUT_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[21]' (FDC) to 'U0/u_HDL_DUT_ip_axi_lite_inst/u_HDL_DUT_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/u_HDL_DUT_ip_axi_lite_inst/u_HDL_DUT_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[22]' (FDC) to 'U0/u_HDL_DUT_ip_axi_lite_inst/u_HDL_DUT_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/u_HDL_DUT_ip_axi_lite_inst/u_HDL_DUT_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[23]' (FDC) to 'U0/u_HDL_DUT_ip_axi_lite_inst/u_HDL_DUT_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/u_HDL_DUT_ip_axi_lite_inst/u_HDL_DUT_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[24]' (FDC) to 'U0/u_HDL_DUT_ip_axi_lite_inst/u_HDL_DUT_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/u_HDL_DUT_ip_axi_lite_inst/u_HDL_DUT_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[25]' (FDC) to 'U0/u_HDL_DUT_ip_axi_lite_inst/u_HDL_DUT_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/u_HDL_DUT_ip_axi_lite_inst/u_HDL_DUT_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[26]' (FDC) to 'U0/u_HDL_DUT_ip_axi_lite_inst/u_HDL_DUT_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/u_HDL_DUT_ip_axi_lite_inst/u_HDL_DUT_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[27]' (FDC) to 'U0/u_HDL_DUT_ip_axi_lite_inst/u_HDL_DUT_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/u_HDL_DUT_ip_axi_lite_inst/u_HDL_DUT_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[28]' (FDC) to 'U0/u_HDL_DUT_ip_axi_lite_inst/u_HDL_DUT_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/u_HDL_DUT_ip_axi_lite_inst/u_HDL_DUT_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[29]' (FDC) to 'U0/u_HDL_DUT_ip_axi_lite_inst/u_HDL_DUT_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/u_HDL_DUT_ip_axi_lite_inst/u_HDL_DUT_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[30] )
INFO: [Synth 8-3886] merging instance 'U0/u_HDL_DUT_ip_axi_lite_inst/u_HDL_DUT_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[12]' (FDCE) to 'U0/u_HDL_DUT_ip_axi_lite_inst/u_HDL_DUT_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/u_HDL_DUT_ip_axi_lite_inst/u_HDL_DUT_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[14]' (FDCE) to 'U0/u_HDL_DUT_ip_axi_lite_inst/u_HDL_DUT_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/u_HDL_DUT_ip_axi_lite_inst/u_HDL_DUT_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[15]' (FDCE) to 'U0/u_HDL_DUT_ip_axi_lite_inst/u_HDL_DUT_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/u_HDL_DUT_ip_axi_lite_inst/u_HDL_DUT_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[17]' (FDCE) to 'U0/u_HDL_DUT_ip_axi_lite_inst/u_HDL_DUT_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/u_HDL_DUT_ip_axi_lite_inst/u_HDL_DUT_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[23]' (FDCE) to 'U0/u_HDL_DUT_ip_axi_lite_inst/u_HDL_DUT_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/u_HDL_DUT_ip_axi_lite_inst/u_HDL_DUT_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[24]' (FDCE) to 'U0/u_HDL_DUT_ip_axi_lite_inst/u_HDL_DUT_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/u_HDL_DUT_ip_axi_lite_inst/u_HDL_DUT_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[27]' (FDCE) to 'U0/u_HDL_DUT_ip_axi_lite_inst/u_HDL_DUT_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[31]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 982.660 ; gain = 353.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 982.660 ; gain = 353.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 982.660 ; gain = 353.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 982.660 ; gain = 353.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 985.215 ; gain = 356.430
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 985.215 ; gain = 356.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 985.215 ; gain = 356.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 985.215 ; gain = 356.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 985.215 ; gain = 356.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 985.215 ; gain = 356.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     3|
|2     |LUT1   |     1|
|3     |LUT2   |     7|
|4     |LUT3   |     5|
|5     |LUT4   |     8|
|6     |LUT5   |    17|
|7     |LUT6   |     9|
|8     |FDCE   |    67|
|9     |FDPE   |     3|
+------+-------+------+

Report Instance Areas: 
+------+----------------------------------------+---------------------------+------+
|      |Instance                                |Module                     |Cells |
+------+----------------------------------------+---------------------------+------+
|1     |top                                     |                           |   120|
|2     |  U0                                    |HDL_DUT_ip                 |   120|
|3     |    u_HDL_DUT_ip_axi_lite_inst          |HDL_DUT_ip_axi_lite        |   111|
|4     |      u_HDL_DUT_ip_addr_decoder_inst    |HDL_DUT_ip_addr_decoder    |    34|
|5     |      u_HDL_DUT_ip_axi_lite_module_inst |HDL_DUT_ip_axi_lite_module |    77|
|6     |    u_HDL_DUT_ip_dut_inst               |HDL_DUT_ip_dut             |     7|
|7     |      u_HDL_DUT_ip_src_HDL_DUT          |HDL_DUT_ip_src_HDL_DUT     |     7|
|8     |    u_HDL_DUT_ip_reset_sync_inst        |HDL_DUT_ip_reset_sync      |     2|
+------+----------------------------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 985.215 ; gain = 356.430
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 985.215 ; gain = 249.395
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 985.215 ; gain = 356.430
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1004.574 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
83 Infos, 28 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 1004.574 ; gain = 615.898
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1004.574 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.runs/design_1_HDL_DUT_ip_0_0_synth_1/design_1_HDL_DUT_ip_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_HDL_DUT_ip_0_0, cache-ID = 9f58fb3dcaccc06f
INFO: [Coretcl 2-1174] Renamed 7 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1004.574 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.runs/design_1_HDL_DUT_ip_0_0_synth_1/design_1_HDL_DUT_ip_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_HDL_DUT_ip_0_0_utilization_synth.rpt -pb design_1_HDL_DUT_ip_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jul 12 10:08:13 2023...
