// Seed: 2134236713
module module_0 (
    id_1,
    id_2
);
  input id_2;
  input id_1;
  assign id_2 = 1'd0;
  always @(1) id_3 = id_1;
  assign id_3 = 1;
  reg id_4;
  reg id_5 = id_2;
  type_9(
      id_2, id_2, id_3, 1, 1 + id_1
  );
  reg id_6;
  assign id_3 = 1'h0;
  assign id_3 = {id_2, 1 - 1} ? id_4 : 1;
  always @(id_6) begin
    id_6 <= 1'b0;
    id_6 <= 1;
    id_4 <= id_6;
  end
endmodule
