<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.36.0 (20140111.2315)
 -->
<!-- Title: G Pages: 1 -->
<svg width="464pt" height="884pt"
 viewBox="0.00 0.00 464.00 884.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 880)">
<title>G</title>
<polygon fill="white" stroke="none" points="-4,4 -4,-880 460,-880 460,4 -4,4"/>
<g id="clust1" class="cluster"><title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index&#61;0&#10;full_system&#61;false&#10;sim_quantum&#61;0&#10;time_sync_enable&#61;false&#10;time_sync_period&#61;100000000000&#10;time_sync_spin_threshold&#61;100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 436,-8 436,-8 442,-8 448,-14 448,-20 448,-20 448,-856 448,-856 448,-862 442,-868 436,-868 436,-868 20,-868 20,-868 14,-868 8,-862 8,-856 8,-856 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="228" y="-852.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="228" y="-837.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster"><title>cluster_system</title>
<g id="a_clust2"><a xlink:title="boot_osflags&#61;a&#10;cache_line_size&#61;64&#10;clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;exit_on_work_items&#61;false&#10;init_param&#61;0&#10;kernel&#61;&#10;kernel_addr_check&#61;true&#10;load_addr_mask&#61;1099511627775&#10;load_offset&#61;0&#10;mem_mode&#61;timing&#10;mem_ranges&#61;0:536870911&#10;memories&#61;system.mem_ctrl&#10;mmap_using_noreserve&#61;false&#10;multi_thread&#61;false&#10;num_work_ids&#61;16&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;readfile&#61;&#10;symbolfile&#61;&#10;thermal_components&#61;&#10;thermal_model&#61;Null&#10;work_begin_ckpt_count&#61;0&#10;work_begin_cpu_id_exit&#61;&#45;1&#10;work_begin_exit_count&#61;0&#10;work_cpus_ckpt_count&#61;0&#10;work_end_ckpt_count&#61;0&#10;work_end_exit_count&#61;0&#10;work_item_id&#61;&#45;1">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 428,-16 428,-16 434,-16 440,-22 440,-28 440,-28 440,-810 440,-810 440,-816 434,-822 428,-822 428,-822 28,-822 28,-822 22,-822 16,-816 16,-810 16,-810 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="228" y="-806.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="228" y="-791.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust3" class="cluster"><title>cluster_system_membus</title>
<g id="a_clust3"><a xlink:title="clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;forward_latency&#61;4&#10;frontend_latency&#61;3&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;point_of_coherency&#61;true&#10;power_model&#61;Null&#10;response_latency&#61;2&#10;snoop_filter&#61;Null&#10;snoop_response_latency&#61;4&#10;system&#61;system&#10;use_default_range&#61;false&#10;width&#61;16">
<path fill="#6f798c" stroke="#000000" d="M195,-156C195,-156 319,-156 319,-156 325,-156 331,-162 331,-168 331,-168 331,-236 331,-236 331,-242 325,-248 319,-248 319,-248 195,-248 195,-248 189,-248 183,-242 183,-236 183,-236 183,-168 183,-168 183,-162 189,-156 195,-156"/>
<text text-anchor="middle" x="257" y="-232.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="257" y="-217.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust4" class="cluster"><title>cluster_system_l2bus</title>
<g id="a_clust4"><a xlink:title="clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;forward_latency&#61;0&#10;frontend_latency&#61;1&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;point_of_coherency&#61;false&#10;power_model&#61;Null&#10;response_latency&#61;1&#10;snoop_filter&#61;system.l2bus.snoop_filter&#10;snoop_response_latency&#61;1&#10;system&#61;system&#10;use_default_range&#61;false&#10;width&#61;32">
<path fill="#6f798c" stroke="#000000" d="M169,-420C169,-420 293,-420 293,-420 299,-420 305,-426 305,-432 305,-432 305,-500 305,-500 305,-506 299,-512 293,-512 293,-512 169,-512 169,-512 163,-512 157,-506 157,-500 157,-500 157,-432 157,-432 157,-426 163,-420 169,-420"/>
<text text-anchor="middle" x="231" y="-496.8" font-family="Arial" font-size="14.00" fill="#000000">l2bus </text>
<text text-anchor="middle" x="231" y="-481.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust8" class="cluster"><title>cluster_system_l2cache</title>
<g id="a_clust8"><a xlink:title="addr_ranges&#61;0:18446744073709551615&#10;assoc&#61;8&#10;clk_domain&#61;system.clk_domain&#10;clusivity&#61;mostly_incl&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;hit_latency&#61;20&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;20&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;20&#10;sequential_access&#61;false&#10;size&#61;262144&#10;system&#61;system&#10;tags&#61;system.l2cache.tags&#10;tgts_per_mshr&#61;12&#10;write_buffers&#61;8&#10;writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M234,-288C234,-288 402,-288 402,-288 408,-288 414,-294 414,-300 414,-300 414,-368 414,-368 414,-374 408,-380 402,-380 402,-380 234,-380 234,-380 228,-380 222,-374 222,-368 222,-368 222,-300 222,-300 222,-294 228,-288 234,-288"/>
<text text-anchor="middle" x="318" y="-364.8" font-family="Arial" font-size="14.00" fill="#000000">l2cache </text>
<text text-anchor="middle" x="318" y="-349.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust11" class="cluster"><title>cluster_system_mem_ctrl</title>
<g id="a_clust11"><a xlink:title="IDD0&#61;0.075000&#10;IDD02&#61;0.000000&#10;IDD2N&#61;0.050000&#10;IDD2N2&#61;0.000000&#10;IDD2P0&#61;0.000000&#10;IDD2P02&#61;0.000000&#10;IDD2P1&#61;0.000000&#10;IDD2P12&#61;0.000000&#10;IDD3N&#61;0.057000&#10;IDD3N2&#61;0.000000&#10;IDD3P0&#61;0.000000&#10;IDD3P02&#61;0.000000&#10;IDD3P1&#61;0.000000&#10;IDD3P12&#61;0.000000&#10;IDD4R&#61;0.187000&#10;IDD4R2&#61;0.000000&#10;IDD4W&#61;0.165000&#10;IDD4W2&#61;0.000000&#10;IDD5&#61;0.220000&#10;IDD52&#61;0.000000&#10;IDD6&#61;0.000000&#10;IDD62&#61;0.000000&#10;VDD&#61;1.500000&#10;VDD2&#61;0.000000&#10;activation_limit&#61;4&#10;addr_mapping&#61;RoRaBaCoCh&#10;bank_groups_per_rank&#61;0&#10;banks_per_rank&#61;8&#10;burst_length&#61;8&#10;channels&#61;1&#10;clk_domain&#61;system.clk_domain&#10;conf_table_reported&#61;true&#10;default_p_state&#61;UNDEFINED&#10;device_bus_width&#61;8&#10;device_rowbuffer_size&#61;1024&#10;device_size&#61;536870912&#10;devices_per_rank&#61;8&#10;dll&#61;true&#10;eventq_index&#61;0&#10;in_addr_map&#61;true&#10;max_accesses_per_row&#61;16&#10;mem_sched_policy&#61;frfcfs&#10;min_writes_per_switch&#61;16&#10;null&#61;false&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;page_policy&#61;open_adaptive&#10;power_model&#61;Null&#10;range&#61;0:536870911&#10;ranks_per_channel&#61;2&#10;read_buffer_size&#61;32&#10;static_backend_latency&#61;10000&#10;static_frontend_latency&#61;10000&#10;tBURST&#61;5000&#10;tCCD_L&#61;0&#10;tCK&#61;1250&#10;tCL&#61;13750&#10;tCS&#61;2500&#10;tRAS&#61;35000&#10;tRCD&#61;13750&#10;tREFI&#61;7800000&#10;tRFC&#61;260000&#10;tRP&#61;13750&#10;tRRD&#61;6000&#10;tRRD_L&#61;0&#10;tRTP&#61;7500&#10;tRTW&#61;2500&#10;tWR&#61;15000&#10;tWTR&#61;7500&#10;tXAW&#61;30000&#10;tXP&#61;0&#10;tXPDLL&#61;0&#10;tXS&#61;0&#10;tXSDLL&#61;0&#10;write_buffer_size&#61;64&#10;write_high_thresh_perc&#61;85&#10;write_low_thresh_perc&#61;50">
<path fill="#5e5958" stroke="#000000" d="M237,-24C237,-24 350,-24 350,-24 356,-24 362,-30 362,-36 362,-36 362,-104 362,-104 362,-110 356,-116 350,-116 350,-116 237,-116 237,-116 231,-116 225,-110 225,-104 225,-104 225,-36 225,-36 225,-30 231,-24 237,-24"/>
<text text-anchor="middle" x="293.5" y="-100.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrl </text>
<text text-anchor="middle" x="293.5" y="-85.8" font-family="Arial" font-size="14.00" fill="#000000">: DDR3_1600_x64</text>
</a>
</g>
</g>
<g id="clust12" class="cluster"><title>cluster_system_cpu</title>
<g id="a_clust12"><a xlink:title="branchPred&#61;Null&#10;checker&#61;Null&#10;clk_domain&#61;system.clk_domain&#10;cpu_id&#61;&#45;1&#10;default_p_state&#61;UNDEFINED&#10;do_checkpoint_insts&#61;true&#10;do_quiesce&#61;true&#10;do_statistics_insts&#61;true&#10;dstage2_mmu&#61;system.cpu.dstage2_mmu&#10;dtb&#61;system.cpu.dtb&#10;eventq_index&#61;0&#10;function_trace&#61;false&#10;function_trace_start&#61;0&#10;interrupts&#61;system.cpu.interrupts&#10;isa&#61;system.cpu.isa&#10;istage2_mmu&#61;system.cpu.istage2_mmu&#10;itb&#61;system.cpu.itb&#10;max_insts_all_threads&#61;0&#10;max_insts_any_thread&#61;0&#10;max_loads_all_threads&#61;0&#10;max_loads_any_thread&#61;0&#10;numThreads&#61;1&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;profile&#61;0&#10;progress_interval&#61;0&#10;simpoint_start_insts&#61;&#10;socket_id&#61;0&#10;switched_out&#61;false&#10;system&#61;system&#10;tracer&#61;system.cpu.tracer&#10;workload&#61;system.cpu.workload">
<path fill="#bbc6d9" stroke="#000000" d="M36,-544C36,-544 420,-544 420,-544 426,-544 432,-550 432,-556 432,-556 432,-764 432,-764 432,-770 426,-776 420,-776 420,-776 36,-776 36,-776 30,-776 24,-770 24,-764 24,-764 24,-556 24,-556 24,-550 30,-544 36,-544"/>
<text text-anchor="middle" x="228" y="-760.8" font-family="Arial" font-size="14.00" fill="#000000">cpu </text>
<text text-anchor="middle" x="228" y="-745.8" font-family="Arial" font-size="14.00" fill="#000000">: TimingSimpleCPU</text>
</a>
</g>
</g>
<g id="clust13" class="cluster"><title>cluster_system_cpu_icache</title>
<g id="a_clust13"><a xlink:title="addr_ranges&#61;0:18446744073709551615&#10;assoc&#61;2&#10;clk_domain&#61;system.clk_domain&#10;clusivity&#61;mostly_incl&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;hit_latency&#61;2&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;16384&#10;system&#61;system&#10;tags&#61;system.cpu.icache.tags&#10;tgts_per_mshr&#61;20&#10;write_buffers&#61;8&#10;writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M244,-552C244,-552 412,-552 412,-552 418,-552 424,-558 424,-564 424,-564 424,-632 424,-632 424,-638 418,-644 412,-644 412,-644 244,-644 244,-644 238,-644 232,-638 232,-632 232,-632 232,-564 232,-564 232,-558 238,-552 244,-552"/>
<text text-anchor="middle" x="328" y="-628.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="328" y="-613.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICache</text>
</a>
</g>
</g>
<g id="clust27" class="cluster"><title>cluster_system_cpu_dcache</title>
<g id="a_clust27"><a xlink:title="addr_ranges&#61;0:18446744073709551615&#10;assoc&#61;2&#10;clk_domain&#61;system.clk_domain&#10;clusivity&#61;mostly_incl&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;hit_latency&#61;2&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;65536&#10;system&#61;system&#10;tags&#61;system.cpu.dcache.tags&#10;tgts_per_mshr&#61;20&#10;write_buffers&#61;8&#10;writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M44,-552C44,-552 212,-552 212,-552 218,-552 224,-558 224,-564 224,-564 224,-632 224,-632 224,-638 218,-644 212,-644 212,-644 44,-644 44,-644 38,-644 32,-638 32,-632 32,-632 32,-564 32,-564 32,-558 38,-552 44,-552"/>
<text text-anchor="middle" x="128" y="-628.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="128" y="-613.8" font-family="Arial" font-size="14.00" fill="#000000">: L1DCache</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node"><title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M128.5,-297C128.5,-297 199.5,-297 199.5,-297 205.5,-297 211.5,-303 211.5,-309 211.5,-309 211.5,-321 211.5,-321 211.5,-327 205.5,-333 199.5,-333 199.5,-333 128.5,-333 128.5,-333 122.5,-333 116.5,-327 116.5,-321 116.5,-321 116.5,-309 116.5,-309 116.5,-303 122.5,-297 128.5,-297"/>
<text text-anchor="middle" x="164" y="-311.3" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_slave -->
<g id="node3" class="node"><title>system_membus_slave</title>
<path fill="#586070" stroke="#000000" d="M203,-165C203,-165 233,-165 233,-165 239,-165 245,-171 245,-177 245,-177 245,-189 245,-189 245,-195 239,-201 233,-201 233,-201 203,-201 203,-201 197,-201 191,-195 191,-189 191,-189 191,-177 191,-177 191,-171 197,-165 203,-165"/>
<text text-anchor="middle" x="218" y="-179.3" font-family="Arial" font-size="14.00" fill="#000000">slave</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_slave -->
<g id="edge1" class="edge"><title>system_system_port&#45;&gt;system_membus_slave</title>
<path fill="none" stroke="black" d="M171.171,-296.737C180.289,-274.786 196.131,-236.649 206.836,-210.877"/>
<polygon fill="black" stroke="black" points="210.196,-211.912 210.8,-201.334 203.731,-209.227 210.196,-211.912"/>
</g>
<!-- system_membus_master -->
<g id="node2" class="node"><title>system_membus_master</title>
<path fill="#586070" stroke="#000000" d="M275,-165C275,-165 311,-165 311,-165 317,-165 323,-171 323,-177 323,-177 323,-189 323,-189 323,-195 317,-201 311,-201 311,-201 275,-201 275,-201 269,-201 263,-195 263,-189 263,-189 263,-177 263,-177 263,-171 269,-165 275,-165"/>
<text text-anchor="middle" x="293" y="-179.3" font-family="Arial" font-size="14.00" fill="#000000">master</text>
</g>
<!-- system_mem_ctrl_port -->
<g id="node8" class="node"><title>system_mem_ctrl_port</title>
<path fill="#4b4746" stroke="#000000" d="M278,-33C278,-33 308,-33 308,-33 314,-33 320,-39 320,-45 320,-45 320,-57 320,-57 320,-63 314,-69 308,-69 308,-69 278,-69 278,-69 272,-69 266,-63 266,-57 266,-57 266,-45 266,-45 266,-39 272,-33 278,-33"/>
<text text-anchor="middle" x="293" y="-47.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_master&#45;&gt;system_mem_ctrl_port -->
<g id="edge2" class="edge"><title>system_membus_master&#45;&gt;system_mem_ctrl_port</title>
<path fill="none" stroke="black" d="M293,-164.737C293,-142.981 293,-105.322 293,-79.5641"/>
<polygon fill="black" stroke="black" points="296.5,-79.3344 293,-69.3344 289.5,-79.3344 296.5,-79.3344"/>
</g>
<!-- system_l2bus_master -->
<g id="node4" class="node"><title>system_l2bus_master</title>
<path fill="#586070" stroke="#000000" d="M249,-429C249,-429 285,-429 285,-429 291,-429 297,-435 297,-441 297,-441 297,-453 297,-453 297,-459 291,-465 285,-465 285,-465 249,-465 249,-465 243,-465 237,-459 237,-453 237,-453 237,-441 237,-441 237,-435 243,-429 249,-429"/>
<text text-anchor="middle" x="267" y="-443.3" font-family="Arial" font-size="14.00" fill="#000000">master</text>
</g>
<!-- system_l2cache_cpu_side -->
<g id="node7" class="node"><title>system_l2cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M241.5,-297C241.5,-297 292.5,-297 292.5,-297 298.5,-297 304.5,-303 304.5,-309 304.5,-309 304.5,-321 304.5,-321 304.5,-327 298.5,-333 292.5,-333 292.5,-333 241.5,-333 241.5,-333 235.5,-333 229.5,-327 229.5,-321 229.5,-321 229.5,-309 229.5,-309 229.5,-303 235.5,-297 241.5,-297"/>
<text text-anchor="middle" x="267" y="-311.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_l2bus_master&#45;&gt;system_l2cache_cpu_side -->
<g id="edge3" class="edge"><title>system_l2bus_master&#45;&gt;system_l2cache_cpu_side</title>
<path fill="none" stroke="black" d="M267,-428.737C267,-406.981 267,-369.322 267,-343.564"/>
<polygon fill="black" stroke="black" points="270.5,-343.334 267,-333.334 263.5,-343.334 270.5,-343.334"/>
</g>
<!-- system_l2bus_slave -->
<g id="node5" class="node"><title>system_l2bus_slave</title>
<path fill="#586070" stroke="#000000" d="M177,-429C177,-429 207,-429 207,-429 213,-429 219,-435 219,-441 219,-441 219,-453 219,-453 219,-459 213,-465 207,-465 207,-465 177,-465 177,-465 171,-465 165,-459 165,-453 165,-453 165,-441 165,-441 165,-435 171,-429 177,-429"/>
<text text-anchor="middle" x="192" y="-443.3" font-family="Arial" font-size="14.00" fill="#000000">slave</text>
</g>
<!-- system_l2cache_mem_side -->
<g id="node6" class="node"><title>system_l2cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M334,-297C334,-297 394,-297 394,-297 400,-297 406,-303 406,-309 406,-309 406,-321 406,-321 406,-327 400,-333 394,-333 394,-333 334,-333 334,-333 328,-333 322,-327 322,-321 322,-321 322,-309 322,-309 322,-303 328,-297 334,-297"/>
<text text-anchor="middle" x="364" y="-311.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_l2cache_mem_side&#45;&gt;system_membus_slave -->
<g id="edge4" class="edge"><title>system_l2cache_mem_side&#45;&gt;system_membus_slave</title>
<path fill="none" stroke="black" d="M331.492,-296.919C303.576,-281.82 265.994,-260.335 254,-248 243.551,-237.254 235.107,-222.88 229.03,-210.476"/>
<polygon fill="black" stroke="black" points="232.047,-208.663 224.67,-201.058 225.695,-211.604 232.047,-208.663"/>
</g>
<!-- system_cpu_icache_port -->
<g id="node9" class="node"><title>system_cpu_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M243.5,-693C243.5,-693 310.5,-693 310.5,-693 316.5,-693 322.5,-699 322.5,-705 322.5,-705 322.5,-717 322.5,-717 322.5,-723 316.5,-729 310.5,-729 310.5,-729 243.5,-729 243.5,-729 237.5,-729 231.5,-723 231.5,-717 231.5,-717 231.5,-705 231.5,-705 231.5,-699 237.5,-693 243.5,-693"/>
<text text-anchor="middle" x="277" y="-707.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu_icache_cpu_side -->
<g id="node12" class="node"><title>system_cpu_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M251.5,-561C251.5,-561 302.5,-561 302.5,-561 308.5,-561 314.5,-567 314.5,-573 314.5,-573 314.5,-585 314.5,-585 314.5,-591 308.5,-597 302.5,-597 302.5,-597 251.5,-597 251.5,-597 245.5,-597 239.5,-591 239.5,-585 239.5,-585 239.5,-573 239.5,-573 239.5,-567 245.5,-561 251.5,-561"/>
<text text-anchor="middle" x="277" y="-575.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side -->
<g id="edge5" class="edge"><title>system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side</title>
<path fill="none" stroke="black" d="M277,-692.737C277,-670.981 277,-633.322 277,-607.564"/>
<polygon fill="black" stroke="black" points="280.5,-607.334 277,-597.334 273.5,-607.334 280.5,-607.334"/>
</g>
<!-- system_cpu_dcache_port -->
<g id="node10" class="node"><title>system_cpu_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M44,-693C44,-693 116,-693 116,-693 122,-693 128,-699 128,-705 128,-705 128,-717 128,-717 128,-723 122,-729 116,-729 116,-729 44,-729 44,-729 38,-729 32,-723 32,-717 32,-717 32,-705 32,-705 32,-699 38,-693 44,-693"/>
<text text-anchor="middle" x="80" y="-707.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu_dcache_cpu_side -->
<g id="node14" class="node"><title>system_cpu_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M51.5,-561C51.5,-561 102.5,-561 102.5,-561 108.5,-561 114.5,-567 114.5,-573 114.5,-573 114.5,-585 114.5,-585 114.5,-591 108.5,-597 102.5,-597 102.5,-597 51.5,-597 51.5,-597 45.5,-597 39.5,-591 39.5,-585 39.5,-585 39.5,-573 39.5,-573 39.5,-567 45.5,-561 51.5,-561"/>
<text text-anchor="middle" x="77" y="-575.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side -->
<g id="edge6" class="edge"><title>system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M79.6016,-692.737C79.0996,-670.981 78.2305,-633.322 77.6361,-607.564"/>
<polygon fill="black" stroke="black" points="81.1299,-607.251 77.4,-597.334 74.1318,-607.413 81.1299,-607.251"/>
</g>
<!-- system_cpu_icache_mem_side -->
<g id="node11" class="node"><title>system_cpu_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M344,-561C344,-561 404,-561 404,-561 410,-561 416,-567 416,-573 416,-573 416,-585 416,-585 416,-591 410,-597 404,-597 404,-597 344,-597 344,-597 338,-597 332,-591 332,-585 332,-585 332,-573 332,-573 332,-567 338,-561 344,-561"/>
<text text-anchor="middle" x="374" y="-575.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_icache_mem_side&#45;&gt;system_l2bus_slave -->
<g id="edge7" class="edge"><title>system_cpu_icache_mem_side&#45;&gt;system_l2bus_slave</title>
<path fill="none" stroke="black" d="M351.161,-560.911C342.621,-555.029 332.647,-548.737 323,-544 283.008,-524.362 262.314,-540.417 228,-512 216.185,-502.216 207.524,-487.49 201.661,-474.63"/>
<polygon fill="black" stroke="black" points="204.827,-473.128 197.718,-465.271 198.376,-475.846 204.827,-473.128"/>
</g>
<!-- system_cpu_dcache_mem_side -->
<g id="node13" class="node"><title>system_cpu_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M144,-561C144,-561 204,-561 204,-561 210,-561 216,-567 216,-573 216,-573 216,-585 216,-585 216,-591 210,-597 204,-597 204,-597 144,-597 144,-597 138,-597 132,-591 132,-585 132,-585 132,-573 132,-573 132,-567 138,-561 144,-561"/>
<text text-anchor="middle" x="174" y="-575.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_dcache_mem_side&#45;&gt;system_l2bus_slave -->
<g id="edge8" class="edge"><title>system_cpu_dcache_mem_side&#45;&gt;system_l2bus_slave</title>
<path fill="none" stroke="black" d="M176.39,-560.737C179.403,-538.981 184.617,-501.322 188.183,-475.564"/>
<polygon fill="black" stroke="black" points="191.695,-475.72 189.6,-465.334 184.761,-474.76 191.695,-475.72"/>
</g>
</g>
</svg>
