library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity dff is 
    Port(clk,rst: in STD_LOGIC;
         d : in STD_LOGIC;
         q : out STD_LOGIC);
end dff;

architecture Behavioral of dff is

begin 
     process(rst,clk)  
     begin  
         if (rst = '1')then  
             q <= '0';  
         elsif (clk'event and clk = '1')then  
             q <= d;  
         end if;  
     end process;
end Behavioral;
