// Seed: 1465780020
module module_0 (
    input tri id_0,
    output tri0 id_1,
    output tri id_2,
    input tri1 id_3,
    output supply1 id_4,
    input tri0 id_5,
    input wor id_6,
    output wire id_7,
    output uwire id_8
);
  logic id_10;
  assign module_1.id_3 = 0;
  wire [1 : 1 'h0] id_11;
endmodule
module module_1 (
    input tri id_0,
    input uwire id_1,
    output tri0 id_2,
    input wor id_3,
    input wor id_4,
    input uwire id_5,
    input wire id_6,
    input tri id_7,
    input wor id_8,
    input tri1 id_9,
    output supply1 id_10,
    output uwire id_11,
    input wor id_12,
    output wor id_13,
    input wand id_14
);
  assign id_2 = id_0;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_11,
      id_4,
      id_2,
      id_4,
      id_7,
      id_11,
      id_11
  );
endmodule
