// SPDX-License-Identifier: GPL-2.0+
// Copyright Aleksandrov Stanislav <lightofmysoul@gmail.com>

/dts-v1/;
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/sound/fsl-imx-audmux.h>
#include "imx6q.dtsi"

/ {
	model = "Fanvil C600 V2 Video Phone";
	compatible = "fanvil,imx6q-fanvil-c600", "fsl,imx6q";

	chosen {
		stdout-path = &uart1;
	};

	memory@10000000 {
		device_type = "memory";
		reg = <0x10000000 0x40000000>;
	};

	reg_usb_h1_vbus: regulator-usb-h1-vbus {
		compatible = "regulator-fixed";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_usbh1>;
		regulator-name = "usb_h1_vbus";
		regulator-min-microvolt = <5000000>;
		regulator-max-microvolt = <5000000>;
		gpio = <&gpio1 29 GPIO_ACTIVE_HIGH>;
		enable-active-high;
	};

	reg_usb_otg_vbus: regulator-usb-otg-vbus {
		compatible = "regulator-fixed";
		regulator-name = "usb_otg_vbus";
		regulator-min-microvolt = <5000000>;
		regulator-max-microvolt = <5000000>;
		/* I am not sure about this gpio. Need to test this somehow.. */
		// gpio = <&gpio3 22 GPIO_ACTIVE_HIGH>;
		// enable-active-high;
		regulator-always-on;
	};

	gpio-keys {
		compatible = "gpio-keys";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_gpio_keys>;

		handset-hook {
			label = "Handset Hook";
			gpios = <&gpio7 13 GPIO_ACTIVE_LOW>;
			linux,code = <KEY_CLOSE>;
		};
	};

	backlight_lcd: backlight-lcd {
		compatible = "pwm-backlight";
		pwms = <&pwm1 0 5000000>;
		brightness-levels = <0 4 8 16 32 64 128 255>;
		default-brightness-level = <7>;
		status = "okay";
	};

	lcd_display: disp0 {
		compatible = "fsl,imx-parallel-display";
		#address-cells = <1>;
		#size-cells = <0>;
		interface-pix-fmt = "rgb24";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_j15>;
		status = "okay";

		port@0 {
			reg = <0>;

			lcd_display_in: endpoint {
				remote-endpoint = <&ipu1_di0_disp0>;
			};
		};

		port@1 {
			reg = <1>;

			lcd_display_out: endpoint {
				remote-endpoint = <&lcd_panel_in>;
			};
		};
	};

	panel-lcd {
		compatible = "innolux,at070tn92";
		backlight = <&backlight_lcd>;

		port {
			lcd_panel_in: endpoint {
				remote-endpoint = <&lcd_display_out>;
			};
		};
	};

        leds {
                compatible = "gpio-leds";
                pinctrl-names = "default";
                pinctrl-0 = <&pinctrl_gpio_leds>;

                red-led {
			gpios = <&gpio1 7 GPIO_ACTIVE_HIGH>;
			default-state = "off";
		};
	};

	sound {
		compatible = "simple-audio-card";
		simple-audio-card,name = "cx20707";
		simple-audio-card,widgets =
			"Headphone", "Headphones",
			"Speaker", "Speakers",
			"Line",	"Line Out Jack",
			"Microphone", "Mic";

		simple-audio-card,routing =
			"Headphones", "HPOUTL",
			"Headphones", "HPOUTR",
			"Line Out Jack", "LINEOUTL",
			"Line Out Jack", "LINEOUTR",
			"Speakers", "SPKOUTL",
			"Speakers", "SPKOUTR",
			"MICIN", "Mic";

		/* This requires custom firmware */
		simple-audio-card,hp-det-gpio =
			<&gpio1 6 GPIO_ACTIVE_LOW>;

		simple-audio-card,dai-link@0 {
                        bitclock-master = <&dailink0_master>;
                        frame-master = <&dailink0_master>;
                        format = "i2s";

			cpu {
				sound-dai = <&ssi2 0>;
			};
			dailink0_master: codec {
				sound-dai = <&codec 0>;
			};
		};
	};
};

&kpp {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_kpp>;
	linux,keymap = <
		MATRIX_KEY(0, 0, KEY_HOME) /* Home */
		MATRIX_KEY(4, 0, KEY_BACK) /* Back */
		MATRIX_KEY(1, 0, KEY_SOUND)/* Volume */
		MATRIX_KEY(0, 4, KEY_MENU) /* Menu */
		MATRIX_KEY(1, 4, KEY_HP)   /* Headset */
	>;
	status = "okay";
};

&ipu1_csi0_from_ipu1_csi0_mux {
	bus-width = <8>;
	data-shift = <12>; /* Lines 19:12 used */
	hsync-active = <1>;
	vync-active = <1>;
};

&ipu1_csi0_mux_from_parallel_sensor {
	remote-endpoint = <&nt99141_to_ipu1_csi0_mux>;
};

&ipu1_csi0 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ipu1_csi0>;
};

&audmux {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_audmux>;
	status = "okay";

	audmux_ssi2 {
		fsl,audmux-port = <MX51_AUDMUX_PORT2_SSI1>;
		fsl,port-config = <
			(IMX_AUDMUX_V2_PTCR_SYN|
			IMX_AUDMUX_V2_PTCR_TFSDIR|
			IMX_AUDMUX_V2_PTCR_TFSEL(2)|
			IMX_AUDMUX_V2_PTCR_TCLKDIR|
			IMX_AUDMUX_V2_PTCR_TCSEL(2))
			IMX_AUDMUX_V2_PDCR_RXDSEL(2)
		>;
        };
	audmux_ssi3 {
		fsl,audmux-port = <MX51_AUDMUX_PORT3>;
		fsl,port-config = <
			IMX_AUDMUX_V2_PTCR_SYN
			IMX_AUDMUX_V2_PDCR_RXDSEL(1)
		>;
	};
};

&fec {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet>;
	phy-mode = "rgmii-id";
	status = "okay";

	fixed-link {
		speed = <1000>;
		full-duplex;
	};

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;

                switch@0 {
                        compatible = "realtek,rtl8363nb";
                        #address-cells = <1>;
                        #size-cells = <0>;
			pinctrl-names = "default";
                        pinctrl-0 = <&pinctrl_etnphy_int>;
			reset-gpios = <&gpio1 25 GPIO_ACTIVE_LOW>;
                        interrupt-parent = <&gpio1>;
                        interrupts = <26 GPIO_ACTIVE_HIGH>;
			interrupt-controller;
			reg = <0>;

			ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@1 {
					reg = <1>;
					label = "lan";
				};

				port@3 {
					reg = <3>;
					label = "pc";
				};

				port@6 {
					reg = <6>;
                                        label = "cpu";
					ethernet = <&fec>;
				};
			};
		};
	};
};

&hdmi {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hdmicec>;
	ddc-i2c-bus = <&i2c2>;
	status = "okay";
};

&i2c1 {
	clock-frequency = <400000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c1>;
	status = "okay";

	nt99141: camera@2a {
		compatible = "novatek,nt99141";
		reg = <0x2a>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_nt99141>;

		clocks = <&clks IMX6QDL_CLK_CKO1>;
		clock-names = "mclk";
		assigned-clocks = <&clks IMX6QDL_CLK_CKO>,
				  <&clks IMX6QDL_CLK_CKO1_SEL>;
		assigned-clock-parents = <&clks IMX6QDL_CLK_CKO1>,
					 <&clks IMX6QDL_CLK_VIDEO_27M>;

		reset-gpios = <&gpio5 29 GPIO_ACTIVE_LOW>;
		powerdown-gpios = <&gpio5 28 GPIO_ACTIVE_HIGH>;
		/* What is the purpose of this gpio? */
		gp-gpios = <&gpio2 31 GPIO_ACTIVE_HIGH>;
		status = "okay";

		port {
			nt99141_to_ipu1_csi0_mux: endpoint {
				remote-endpoint = <&ipu1_csi0_mux_from_parallel_sensor>;
				bus-width = <8>;
				hsync-active = <1>;
				vsync-active = <1>;
			};
		};
	};
};

&i2c2 {
	clock-frequency = <400000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c2>;
	status = "okay";
};

&i2c3 {
	clock-frequency = <400000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c3>;
	status = "okay";

	codec: cnxt@14 {
		compatible = "cnxt,cx20707";
		reg = <0x14>;
		#sound-dai-cells = <0>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_cx20707>;

		/* Is there any clocks at all ? */
		//clocks = <&clks IMX6QDL_CLK_CKO2>;
		reset-gpios = <&gpio1 3 GPIO_ACTIVE_HIGH>;

		/* It is not clear why this gpio is used as interrupt
		 * Maybe custom firmware will notify us about something?
		 *
		 * interrupt-parent = <&gpio3>;
		 * interrupts = <9 GPIO_ACTIVE_LOW>;
		 * irq-gpios = <&gpio3 9 GPIO_ACTIVE_LOW>;
		 */
		status = "okay";
	};

	gt911: touchscreen@5d {
		compatible = "goodix,gt911";
		reg = <0x5d>;

		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_gt911>;

		interrupt-parent = <&gpio3>;
		interrupts = <26 GPIO_ACTIVE_HIGH>;
		irq-gpios = <&gpio3 26 GPIO_ACTIVE_HIGH>;
		reset-gpios = <&gpio7 12 GPIO_ACTIVE_HIGH>;

		status = "okay";
	};
};

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog>;

	pinctrl_hog: hoggrp {
		fsl,pins = <
			/* Discovered original mappings */
			MX6QDL_PAD_EIM_A24__GPIO5_IO04 0x0b0b1

			MX6QDL_PAD_EIM_A22__GPIO2_IO16 0x0b0b1
			MX6QDL_PAD_EIM_A21__GPIO2_IO17 0x0b0b1
			MX6QDL_PAD_EIM_A20__GPIO2_IO18 0x0b0b1
			MX6QDL_PAD_EIM_A19__GPIO2_IO19 0x0b0b1
			MX6QDL_PAD_EIM_A18__GPIO2_IO20 0x0b0b1
			MX6QDL_PAD_EIM_A17__GPIO2_IO21 0x0b0b1
			MX6QDL_PAD_EIM_A16__GPIO2_IO22 0x0b0b1

			MX6QDL_PAD_EIM_RW__GPIO2_IO26 0x0b0b1
			MX6QDL_PAD_EIM_LBA__GPIO2_IO27 0x0b0b1
			MX6QDL_PAD_EIM_EB0__GPIO2_IO28 0x0b0b1
			MX6QDL_PAD_EIM_EB1__GPIO2_IO29 0x0b0b1

			MX6QDL_PAD_EIM_DA0__GPIO3_IO00 0x0b0b1
			MX6QDL_PAD_EIM_DA1__GPIO3_IO01 0x0b0b1
			MX6QDL_PAD_EIM_DA2__GPIO3_IO02 0x0b0b1
			MX6QDL_PAD_EIM_DA3__GPIO3_IO03 0x0b0b1
			MX6QDL_PAD_EIM_DA4__GPIO3_IO04 0x0b0b1
			MX6QDL_PAD_EIM_DA5__GPIO3_IO05 0x0b0b1
			MX6QDL_PAD_EIM_DA6__GPIO3_IO06 0x0b0b1
			MX6QDL_PAD_EIM_DA7__GPIO3_IO07 0x0b0b1
			MX6QDL_PAD_EIM_DA8__GPIO3_IO08 0x0b0b1

			MX6QDL_PAD_EIM_DA10__GPIO3_IO10 0x0b0b1
			MX6QDL_PAD_EIM_DA11__GPIO3_IO11 0x0b0b1
			MX6QDL_PAD_EIM_DA12__GPIO3_IO12 0x0b0b1
			MX6QDL_PAD_EIM_DA13__GPIO3_IO13 0x0b0b1
			MX6QDL_PAD_EIM_DA14__GPIO3_IO14 0x0b0b1
			MX6QDL_PAD_EIM_DA15__GPIO3_IO15 0x0b0b1

			MX6QDL_PAD_EIM_WAIT__GPIO5_IO00 0x10
		>;
	};

	pinctrl_hdmicec: hdmicecgrp {
		fsl,pins = <
			MX6QDL_PAD_KEY_ROW2__HDMI_TX_CEC_LINE 0x1f8b0
		>;
	};

	pinctrl_audmux: audmuxgrp {
		fsl,pins = <
			MX6QDL_PAD_CSI0_DAT4__AUD3_TXC	0x1b0b0
			MX6QDL_PAD_CSI0_DAT5__AUD3_TXD	0x130b0
			MX6QDL_PAD_CSI0_DAT6__AUD3_TXFS	0x1b0b0
			MX6QDL_PAD_CSI0_DAT7__AUD3_RXD	0x130b0
		>;
	};

	pinctrl_enet: enetgrp {
		fsl,pins = <
			/* MDIO to Realtek Switch */
			MX6QDL_PAD_ENET_MDIO__ENET_MDIO		0x1b0f1
			MX6QDL_PAD_ENET_MDC__ENET_MDC		0x1b0f1

			/* RGMII To Realtek Switch */
			MX6QDL_PAD_RGMII_TXC__RGMII_TXC		0x1b030
			MX6QDL_PAD_RGMII_TD0__RGMII_TD0		0x1b030
			MX6QDL_PAD_RGMII_TD1__RGMII_TD1		0x1b030
			MX6QDL_PAD_RGMII_TD2__RGMII_TD2		0x1b030
			MX6QDL_PAD_RGMII_TD3__RGMII_TD3		0x1b030
			MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL	0x1b030
			MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK	0x1b0f1
			MX6QDL_PAD_RGMII_RXC__RGMII_RXC		0x1b030
			MX6QDL_PAD_RGMII_RD0__RGMII_RD0		0x1b030
			MX6QDL_PAD_RGMII_RD1__RGMII_RD1		0x1b030
			MX6QDL_PAD_RGMII_RD2__RGMII_RD2		0x1b030
			MX6QDL_PAD_RGMII_RD3__RGMII_RD3		0x1b030
			MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL	0x1b030

			/* 125 MHZ Clock for RGMII */
			MX6QDL_PAD_GPIO_16__ENET_REF_CLK        0x1b0f1
		>;
	};

	pinctrl_etnphy_int: etnphy-intgrp {
		fsl,pins = <
			/* Realtek Switch reset */
			MX6QDL_PAD_ENET_CRS_DV__GPIO1_IO25 0x88

			/* Realtek Switch interrupt */
			MX6QDL_PAD_ENET_RXD1__GPIO1_IO26 0x1b0b0
		>;
	};

	pinctrl_gpio_keys: gpio-keysgrp {
		fsl,pins = <
			/* Phone Hook */
			MX6QDL_PAD_GPIO_18__GPIO7_IO13		0x1b0b0
		>;
	};

	pinctrl_i2c1: i2c1grp {
		fsl,pins = <
			MX6QDL_PAD_CSI0_DAT8__I2C1_SDA          0x4001b8b1
			MX6QDL_PAD_CSI0_DAT9__I2C1_SCL          0x4001b8b1
		>;
	};

	pinctrl_i2c2: i2c2grp {
		fsl,pins = <
			MX6QDL_PAD_KEY_COL3__I2C2_SCL		0x4001b8b1
			MX6QDL_PAD_KEY_ROW3__I2C2_SDA		0x4001b8b1
		>;
	};

	pinctrl_i2c3: i2c3grp {
		fsl,pins = <
			MX6QDL_PAD_EIM_D17__I2C3_SCL		0x4001b8b1
			MX6QDL_PAD_EIM_D18__I2C3_SDA		0x4001b8b1
		>;
	};

	pinctrl_ipu1_csi0: ipu1csi0grp {
		fsl,pins = <
			MX6QDL_PAD_CSI0_DAT12__IPU1_CSI0_DATA12    0x1b0b0
			MX6QDL_PAD_CSI0_DAT13__IPU1_CSI0_DATA13    0x1b0b0
			MX6QDL_PAD_CSI0_DAT14__IPU1_CSI0_DATA14    0x1b0b0
			MX6QDL_PAD_CSI0_DAT15__IPU1_CSI0_DATA15    0x1b0b0
			MX6QDL_PAD_CSI0_DAT16__IPU1_CSI0_DATA16    0x1b0b0
			MX6QDL_PAD_CSI0_DAT17__IPU1_CSI0_DATA17    0x1b0b0
			MX6QDL_PAD_CSI0_DAT18__IPU1_CSI0_DATA18    0x1b0b0
			MX6QDL_PAD_CSI0_DAT19__IPU1_CSI0_DATA19    0x1b0b0
			MX6QDL_PAD_CSI0_PIXCLK__IPU1_CSI0_PIXCLK   0x1b0b0
			MX6QDL_PAD_CSI0_MCLK__IPU1_CSI0_HSYNC      0x1b0b0
			MX6QDL_PAD_CSI0_VSYNC__IPU1_CSI0_VSYNC     0x1b0b0
			MX6QDL_PAD_CSI0_DATA_EN__IPU1_CSI0_DATA_EN 0x1b0b0
		>;
	};

	pinctrl_j15: j15grp {
		fsl,pins = <
			/* Original settings was 0x10, but green dots are displayed */
			MX6QDL_PAD_DI0_DISP_CLK__IPU1_DI0_DISP_CLK 0x100f9
			MX6QDL_PAD_DI0_PIN15__IPU1_DI0_PIN15       0x100f9
			MX6QDL_PAD_DI0_PIN2__IPU1_DI0_PIN02        0x100f9
			MX6QDL_PAD_DI0_PIN3__IPU1_DI0_PIN03        0x100f9
			MX6QDL_PAD_DI0_PIN4__IPU1_DI0_PIN04	   0x1b0b0 //Why? not connected?
			MX6QDL_PAD_DISP0_DAT0__IPU1_DISP0_DATA00   0x100f9
			MX6QDL_PAD_DISP0_DAT1__IPU1_DISP0_DATA01   0x100f9
			MX6QDL_PAD_DISP0_DAT2__IPU1_DISP0_DATA02   0x100f9
			MX6QDL_PAD_DISP0_DAT3__IPU1_DISP0_DATA03   0x100f9
			MX6QDL_PAD_DISP0_DAT4__IPU1_DISP0_DATA04   0x100f9
			MX6QDL_PAD_DISP0_DAT5__IPU1_DISP0_DATA05   0x100f9
			MX6QDL_PAD_DISP0_DAT6__IPU1_DISP0_DATA06   0x100f9
			MX6QDL_PAD_DISP0_DAT7__IPU1_DISP0_DATA07   0x100f9
			MX6QDL_PAD_DISP0_DAT8__IPU1_DISP0_DATA08   0x100f9
			MX6QDL_PAD_DISP0_DAT9__IPU1_DISP0_DATA09   0x100f9
			MX6QDL_PAD_DISP0_DAT10__IPU1_DISP0_DATA10  0x100f9
			MX6QDL_PAD_DISP0_DAT11__IPU1_DISP0_DATA11  0x100f9
			MX6QDL_PAD_DISP0_DAT12__IPU1_DISP0_DATA12  0x100f9
			MX6QDL_PAD_DISP0_DAT13__IPU1_DISP0_DATA13  0x100f9
			MX6QDL_PAD_DISP0_DAT14__IPU1_DISP0_DATA14  0x100f9
			MX6QDL_PAD_DISP0_DAT15__IPU1_DISP0_DATA15  0x100f9
			MX6QDL_PAD_DISP0_DAT16__IPU1_DISP0_DATA16  0x100f9
			MX6QDL_PAD_DISP0_DAT17__IPU1_DISP0_DATA17  0x100f9
			MX6QDL_PAD_DISP0_DAT18__IPU1_DISP0_DATA18  0x100f9
			MX6QDL_PAD_DISP0_DAT19__IPU1_DISP0_DATA19  0x100f9
			MX6QDL_PAD_DISP0_DAT20__IPU1_DISP0_DATA20  0x100f9
			MX6QDL_PAD_DISP0_DAT21__IPU1_DISP0_DATA21  0x100f9
			MX6QDL_PAD_DISP0_DAT22__IPU1_DISP0_DATA22  0x100f9
			MX6QDL_PAD_DISP0_DAT23__IPU1_DISP0_DATA23  0x100f9
		>;
	};

	pinctrl_nt99141: nt99141grp {
		fsl,pins = <
			/* powerdown */
			MX6QDL_PAD_CSI0_DAT10__GPIO5_IO28 0x1b0b0

			/* reset */
			MX6QDL_PAD_CSI0_DAT11__GPIO5_IO29 0x1b0b0

			/* wtfgpio */
			MX6QDL_PAD_EIM_EB3__GPIO2_IO31 0x1b0b0

			/* clock */
			MX6QDL_PAD_GPIO_0__CCM_CLKO1    0x17099
		>;
	};

	pinctrl_pwm1: pwm1grp {
		fsl,pins = <
			MX6QDL_PAD_SD1_DAT3__PWM1_OUT 0x1b0b1
		>;
	};

	pinctrl_uart1: uart1grp {
		fsl,pins = <
			MX6QDL_PAD_SD3_DAT7__UART1_TX_DATA	0x1b0b1
			MX6QDL_PAD_SD3_DAT6__UART1_RX_DATA	0x1b0b1
		>;
	};

	pinctrl_uart3: uart3grp {
		fsl,pins = <
			MX6QDL_PAD_EIM_D24__UART3_TX_DATA	0x1b0b1
			MX6QDL_PAD_EIM_D25__UART3_RX_DATA	0x1b0b1
		>;
	};

	pinctrl_cx20707: cx20707grp {
		fsl,pins =<
			/* codec reset */
			MX6QDL_PAD_GPIO_3__GPIO1_IO03		0x1b0b0

			/* interrupt from cx2070x codec? */
			MX6QDL_PAD_EIM_DA9__GPIO3_IO09		0x0b0b1

			/* Headset Detection, looks like
			 * works only with custom firmware
			 * Triggered by codec itself */
			MX6QDL_PAD_GPIO_6__GPIO1_IO06		0x1b0b0
		>;
	};

	pinctrl_usbh1: usbh1grp {
		fsl,pins = <
			/* power on */
			MX6QDL_PAD_ENET_TXD1__GPIO1_IO29	0x1b0b0
			MX6QDL_PAD_EIM_D30__USB_H1_OC		0x1b0b0
		>;
	};

	pinctrl_usbotg: usbotggrp {
		fsl,pins = <
			MX6QDL_PAD_ENET_RX_ER__USB_OTG_ID 0x1b0b0

			/* Not sure */
			MX6QDL_PAD_EIM_D22__GPIO3_IO22	0x130b0
		>;
	};

	pinctrl_usdhc3: usdhc3grp {
		fsl,pins = <
			MX6QDL_PAD_SD3_CMD__SD3_CMD		0x17059
			MX6QDL_PAD_SD3_CLK__SD3_CLK		0x17059
			MX6QDL_PAD_SD3_DAT0__SD3_DATA0		0x17059
			MX6QDL_PAD_SD3_DAT1__SD3_DATA1		0x17059
			MX6QDL_PAD_SD3_DAT2__SD3_DATA2		0x17059
			MX6QDL_PAD_SD3_DAT3__SD3_DATA3		0x17059
			MX6QDL_PAD_SD3_DAT5__GPIO7_IO00		0x1b0b0	/* CD */
			MX6QDL_PAD_SD3_DAT4__GPIO7_IO01		0x1f0b0	/* WP */
		>;
	};

	pinctrl_usdhc4: usdhc4grp {
		fsl,pins = <
			MX6QDL_PAD_SD4_CMD__SD4_CMD		0x17059
			MX6QDL_PAD_SD4_CLK__SD4_CLK		0x17059
			MX6QDL_PAD_SD4_DAT0__SD4_DATA0		0x17059
			MX6QDL_PAD_SD4_DAT1__SD4_DATA1		0x17059
			MX6QDL_PAD_SD4_DAT2__SD4_DATA2		0x17059
			MX6QDL_PAD_SD4_DAT3__SD4_DATA3		0x17059
			MX6QDL_PAD_SD4_DAT4__SD4_DATA4          0x17059
			MX6QDL_PAD_SD4_DAT5__SD4_DATA5          0x17059
			MX6QDL_PAD_SD4_DAT6__SD4_DATA6          0x17059
			MX6QDL_PAD_SD4_DAT7__SD4_DATA7          0x17059
		>;
	};

	pinctrl_gt911: gt911grp {
		fsl,pins = <
			MX6QDL_PAD_EIM_D26__GPIO3_IO26		0x1b0b0
			MX6QDL_PAD_GPIO_17__GPIO7_IO12		0x1b0b0
		>;
	};

	pinctrl_gpio_leds: ledsgrp {
		fsl,pins = <
			MX6QDL_PAD_GPIO_7__GPIO1_IO07 0x1b0b0
		>;
	};

	pinctrl_kpp: kppgrp {
		fsl,pins = <
			MX6QDL_PAD_KEY_ROW0__KEY_ROW0 0x1b070
			MX6QDL_PAD_KEY_ROW1__KEY_ROW1 0x1b070
			MX6QDL_PAD_KEY_ROW4__KEY_ROW4 0x1b070
			MX6QDL_PAD_KEY_COL0__KEY_COL0 0x1b070
			MX6QDL_PAD_KEY_COL4__KEY_COL4 0x1b070

			/* Why? */
			MX6QDL_PAD_GPIO_1__KEY_ROW5 0x1b070
			MX6QDL_PAD_GPIO_5__KEY_ROW7 0x1b070
		>;
	};
};

&ipu1_di0_disp0 {
	remote-endpoint = <&lcd_display_in>;
};

&ldb {
	status = "disabled";
};

&pcie {
	status = "disabled";
};

&pwm1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm1>;
	status = "okay";
};

&ssi2 {
	status = "okay";
};

&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	status = "okay";
};

/* is it realy exist? */
&uart3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart3>;
	status = "okay";
};

&usbh1 {
	vbus-supply = <&reg_usb_h1_vbus>;
	status = "okay";
};

&usbotg {
	vbus-supply = <&reg_usb_otg_vbus>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usbotg>;
	disable-over-current;
	dr_mode = "otg";
	status = "okay";
};

&usdhc3 {
	/* MicroSD Card slot */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc3>;
	cd-gpios = <&gpio7 0 GPIO_ACTIVE_LOW>;
	wp-gpios = <&gpio7 1 GPIO_ACTIVE_HIGH>;
	no-1-8-v;
	status = "okay";
};

&usdhc4 {
	/* Internal 4G emmc */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc4>;
	bus-width = <8>;
	non-removable;
	no-1-8-v;
	status = "okay";
};
