// Seed: 2520678974
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  output uwire id_1;
  assign id_1 = -1;
endmodule
module module_1 (
    input  tri1  id_0,
    output tri   id_1,
    input  wand  id_2,
    output wand  id_3,
    output uwire id_4,
    output logic id_5
);
  assign id_4 = id_2;
  wire id_7;
  always @(id_2 or negedge id_2) begin : LABEL_0
    if (1'd0) for (id_5 = id_0; |(-1 && 1); id_5 = id_7) $unsigned(4);
    ;
  end
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7
  );
  assign modCall_1.id_1 = 0;
endmodule
