Startpoint: t1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: t3 (rising edge-triggered flip-flop clocked by clk)
Path Group: custom
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ t1/r2/CLK (DFFHQx4_ASAP7_75t_R)
  63.94   63.94 ^ t1/r2/Q (DFFHQx4_ASAP7_75t_R)
   0.00   63.94 ^ t1/out (internal_paths_cell)
  17.77   82.53 ^ b1/Y (BUFx2_ASAP7_75t_R)
  17.88  100.42 ^ b2/Y (BUFx2_ASAP7_75t_R)
   0.00  100.42 ^ t3/in (internal_paths_cell)
   0.00  100.42 ^ t3/r1/D (DFFHQx4_ASAP7_75t_R)
         100.42   data arrival time

 500.00  500.00   clock clk (rise edge)
   0.00  500.00   clock network delay (ideal)
   0.00  500.00   clock reconvergence pessimism
         500.00 ^ t3/clk (internal_paths_cell)
 -11.41  488.59   library setup time
         488.59   data required time
---------------------------------------------------------
         488.59   data required time
        -100.42   data arrival time
---------------------------------------------------------
         388.17   slack (MET)


Startpoint: t1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: t2 (rising edge-triggered flip-flop clocked by clk)
Path Group: custom
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ t1/r2/CLK (DFFHQx4_ASAP7_75t_R)
  63.94   63.94 ^ t1/r2/Q (DFFHQx4_ASAP7_75t_R)
   0.00   63.94 ^ t1/out (internal_paths_cell)
  17.77   82.53 ^ b1/Y (BUFx2_ASAP7_75t_R)
   0.00   82.53 ^ t2/in (internal_paths_cell)
   0.00   82.53 ^ t2/r1/D (DFFHQx4_ASAP7_75t_R)
          82.53   data arrival time

 500.00  500.00   clock clk (rise edge)
   0.00  500.00   clock network delay (ideal)
   0.00  500.00   clock reconvergence pessimism
         500.00 ^ t2/clk (internal_paths_cell)
 -11.41  488.59   library setup time
         488.59   data required time
---------------------------------------------------------
         488.59   data required time
         -82.53   data arrival time
---------------------------------------------------------
         406.05   slack (MET)


Startpoint: t1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: t5 (rising edge-triggered flip-flop clocked by clk)
Path Group: long
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ t1/r2/CLK (DFFHQx4_ASAP7_75t_R)
  63.94   63.94 ^ t1/r2/Q (DFFHQx4_ASAP7_75t_R)
   0.00   63.94 ^ t1/out (internal_paths_cell)
  17.77   82.53 ^ b1/Y (BUFx2_ASAP7_75t_R)
  17.88  100.42 ^ b2/Y (BUFx2_ASAP7_75t_R)
  17.88  118.30 ^ b3/Y (BUFx2_ASAP7_75t_R)
  16.66  134.96 ^ b4/Y (BUFx2_ASAP7_75t_R)
   0.00  134.96 ^ t5/in (internal_paths_cell)
   0.00  134.96 ^ t5/r1/D (DFFHQx4_ASAP7_75t_R)
         134.96   data arrival time

 500.00  500.00   clock clk (rise edge)
   0.00  500.00   clock network delay (ideal)
   0.00  500.00   clock reconvergence pessimism
         500.00 ^ t5/clk (internal_paths_cell)
 -11.41  488.59   library setup time
         488.59   data required time
---------------------------------------------------------
         488.59   data required time
        -134.96   data arrival time
---------------------------------------------------------
         353.63   slack (MET)


Startpoint: t1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: t4 (rising edge-triggered flip-flop clocked by clk)
Path Group: long
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ t1/r2/CLK (DFFHQx4_ASAP7_75t_R)
  63.94   63.94 ^ t1/r2/Q (DFFHQx4_ASAP7_75t_R)
   0.00   63.94 ^ t1/out (internal_paths_cell)
  17.77   82.53 ^ b1/Y (BUFx2_ASAP7_75t_R)
  17.88  100.42 ^ b2/Y (BUFx2_ASAP7_75t_R)
  17.88  118.30 ^ b3/Y (BUFx2_ASAP7_75t_R)
   0.00  118.30 ^ t4/in (internal_paths_cell)
   0.00  118.30 ^ t4/r1/D (DFFHQx4_ASAP7_75t_R)
         118.30   data arrival time

 500.00  500.00   clock clk (rise edge)
   0.00  500.00   clock network delay (ideal)
   0.00  500.00   clock reconvergence pessimism
         500.00 ^ t4/clk (internal_paths_cell)
 -11.41  488.59   library setup time
         488.59   data required time
---------------------------------------------------------
         488.59   data required time
        -118.30   data arrival time
---------------------------------------------------------
         370.29   slack (MET)


