SET_FLAG MODE BATCH
SET_FLAG STANDALONE_MODE TRUE
SET_PREFERENCE upgrade_mode yes
SET_PREFERENCE ipi_mode no
SET_PREFERENCE devicefamily artix7
SET_PREFERENCE device xc7a100t
SET_PREFERENCE speedgrade -2
SET_PREFERENCE package csg324
SET_PREFERENCE verilogsim true
SET_PREFERENCE vhdlsim false
SET_PREFERENCE designentry Verilog
SET_PREFERENCE outputdirectory /home/price/software/ztex/examples/memfifo/fpga-2.13/memfifo.srcs/sources_1/ip/mig_7series_0/_tmp/
SET_PREFERENCE subworkingdirectory /home/price/software/ztex/examples/memfifo/fpga-2.13/memfifo.srcs/sources_1/ip/mig_7series_0/_tmp/
SET_PREFERENCE flowvendor Other
SET_PREFERENCE tool vivado
SET_PREFERENCE compnamestatus 0
SET_PARAMETER component_name mig_7series_0
SET_PARAMETER xml_input_file /home/price/software/ztex/examples/memfifo/fpga-2.13/memfifo.srcs/sources_1/ip/mig_7series_0/mig_b.prj
SET_PARAMETER data_dir_path /home/price/software/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0
SET_CORE_NAME Memory Interface Generator (MIG 7 Series)
SET_CORE_VERSION 4.0
SET_CORE_VLNV xilinx.com:ip:mig_7series:4.0
SET_CORE_PATH /home/price/software/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0
SET_CORE_DATASHEET /home/price/software/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0/data/docs/ds176_7series_MIS.pdf
