logic module placement
boundary constraint
b*-tree
simulated annealing algorithm
silicon area
interconnection length
