ncverilog: 15.20-s039: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s039: Started on Oct 15, 2019 at 19:17:19 CST
ncverilog
	+access+rwc
	testbench.v
Recompiling... reason: file './adder_b.v' is newer than expected.
	expected: Tue Oct 15 19:16:42 2019
	actual:   Tue Oct 15 19:17:25 2019
file: testbench.v
	module worklib.adder_16bit_b:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.adder_16bit_b:v <0x1740b399>
			streams:   4, words:  2618
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                  2       2
		Registers:               16      16
		Scalar wires:             5       -
		Vectored wires:           3       -
		Always blocks:            2       2
		Initial blocks:           4       4
		Cont. assignments:        2       5
		Pseudo assignments:       3       3
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.tb_adder:v
Loading snapshot worklib.tb_adder:v .................... Done
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
=============================================================
Congratulation!, Your design PASSed all the test patterns 
^     ^
 +++++
=============================================================
Simulation complete via $finish(1) at time 100 US + 0
./testbench.v:86 	$finish ;
ncsim> exit
TOOL:	ncverilog	15.20-s039: Exiting on Oct 15, 2019 at 19:17:20 CST  (total: 00:00:01)
