Hello there, I'm Arunachalam ğŸ‘‹
<p align="center"> <img src="https://capsule-render.vercel.app/api?type=rect&color=6D28D9&height=70&section=header&text=Hello%20there,%20I'm%20Arunachalam%20ğŸ‘‹&fontSize=28&fontColor=ffffff&animation=fadeIn" /> </p> <p align="center"> <img src="https://readme-typing-svg.demolab.com?font=Fira+Code&size=22&duration=1900&pause=1300&color=58A6FF&center=true&vCenter=true&width=800&lines=ECE+student+who+treats+hardware+like+a+puzzle;VLSI+%7C+RTL+Design+%7C+FPGA+%7C+Embedded+Systems;Turning+concepts+into+circuits+and+circuits+into+reality;Breaking+things+to+understand+them+better;Debugging+is+my+superpower;Trying+to+understand+both+the+system+and+the+signal" /> </p>
<p align="center"> <img src="https://raw.githubusercontent.com/andreasbm/readme/master/assets/wave.svg" /> </p>
ğŸ”¥ About Me

I'm Arunachalam, an ECE engineer who likes problems that are:

too logical for normal people

too chaotic for textbooks

and somehow perfect for me

Iâ€™m not the â€œit worked on the first tryâ€ type â€”
Iâ€™m the simulate â†’ debug â†’ break â†’ fix â†’ refine type.

If it involves:

weird timing failures

unstable waveforms

dramatic circuits

embedded systems that misbehave at 3 AM

â€¦Iâ€™m automatically interested.

I love turning ideas â†’ simulations â†’ hardware and understanding what the signal is trying to say.

Currently exploring VLSI, RTL architecture, FPGA flows, embedded systems, and circuit-level design.

ğŸ§¾ Terminal Card (with your fun fact)
> whoami
Arunachalam â€“ ECE | VLSI | RTL | Embedded Systems

> focus --areas
RTL Design | FPGA | Embedded Systems | Digital Logic | Simulation

> mindset
iterate -> simulate -> debug -> refine -> build

> fun_fact
Blue LEDs were considered "impossible" for decades.
They became real only in 1993 â€“ enabling white LEDs and modern LED displays.

ğŸ§  Skill Radar (3D-style bar view)

Not a fragile external image â€“ this will always render on GitHub.

Area	Level (feel)
Embedded Systems	â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–‘â–‘ (85%)
Debugging	â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–‘â–‘â–‘ (80%)
Circuit Design	â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–‘â–‘â–‘â–‘ (75%)
Simulation	â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–‘â–‘â–‘â–‘â–‘ (70%)
VLSI Basics	â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–‘â–‘â–‘â–‘â–‘â–‘â–‘ (60%)
RTL Foundations	â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–‘â–‘â–‘â–‘â–‘â–‘â–‘ (55%)

Looks like a radar in bar form â€“ and shows clearly that youâ€™re still growing in VLSI/RTL, which is exactly what you said.

ğŸš€ Tech Stack
<p align="center"> <img src="https://skillicons.dev/icons?i=c,cpp,python,arduino,linux,git,vscode,bash&theme=dark" /> </p>
ğŸ’» Programming & HDL

C â€¢ C++ â€¢ Python â€¢ Embedded C â€¢ Verilog â€¢ RTL

ğŸ“¡ Electronics & Embedded

ESP-32 â€¢ Arduino â€¢ IoT â€¢ Sensors & Actuators â€¢ Digital/Analog Electronics

ğŸ”§ VLSI / EDA Tools

Quartus â€¢ Vivado â€¢ Cadence Virtuoso â€¢ LTspice â€¢ Multisim â€¢ Proteus â€¢ PCB Layout

ğŸ§ª Testing & Simulation

Timing Analysis â€¢ Logic Analysis â€¢ Testbench Creation â€¢ RTL Synthesis â€¢ Hardware Debug

ğŸ›  Platforms

VS Code â€¢ Git â€¢ Google Colab â€¢ MATLAB â€¢ TinkerCAD â€¢ Arduino IDE

âœ¨ Highlight Panels
<div align="center"> <table> <tr> <td align="center" width="300" style="padding:16px;background:rgba(93,112,255,0.15);border-radius:12px;border:1px solid rgba(93,112,255,0.4);"> <b>ğŸ”· RTL & FPGA</b><br/>FSM, datapath, synthesis, timing. </td> <td align="center" width="300" style="padding:16px;background:rgba(236,72,153,0.15);border-radius:12px;border:1px solid rgba(236,72,153,0.4);"> <b>ğŸ”¶ Embedded Systems</b><br/>ESP32, real-time logic, sensor integration. </td> <td align="center" width="300" style="padding:16px;background:rgba(34,197,94,0.15);border-radius:12px;border:1px solid rgba(34,197,94,0.4);"> <b>ğŸŸ© Circuit Simulation</b><br/>LTspice, Proteus, Multisim workflows. </td> </tr> </table> </div>
ğŸ§ª Projects
ğŸ”¹ Indoor Navigation using A* Algorithm

Grid-based routing with A* and simulated pathfinding.

ğŸ”¹ Smart Pill Dispenser (ESP32)

Scheduled medication dispenser using ESP32, sensors and embedded logic.

ğŸ”¹ Traffic Light Controller (FPGA + Verilog)

FSM-based controller designed in Verilog and synthesized using Quartus.

ğŸ GitHub Contribution Snake

This will work only if your snake.yml workflow and output branch are set up correctly.

<p align="center">
  <img src="https://raw.githubusercontent.com/Arunachalam-212223060022/Arunachalam-212223060022/output/github-contribution-grid-snake-dark.svg" />
</p>


If this shows a broken image, the problem is workflow / branch, not the README.

ğŸ’¼ Experience

NSIC Technical Services Centre â€” Intern
Circuit design, simulation and hardware testing.

Codec Technology â€” VLSI Intern
Verilog, RTL, FPGA workflows, debugging & synthesis.

Freelance Teaching â€” 2023â€“Present
STEM tutoring with a concept-first approach.

ğŸ“ Education

B.E. Electronics & Communication Engineering â€” CGPA: 8.4
Saveetha Engineering College, Chennai

Higher Secondary (XII) â€” 81%
DAV MHSS, Chennai

ğŸŒ Letâ€™s Connect
<p align="center"> <a href="mailto:arunachalam862005@gmail.com"><img src="https://img.shields.io/badge/Email-Contact-red?style=for-the-badge&logo=gmail" /></a> <a href="https://github.com/Arunachalam-212223060022"><img src="https://img.shields.io/badge/GitHub-Profile-111?style=for-the-badge&logo=github" /></a> <a href="https://www.linkedin.com/in/arunachalam-p-12445b290"><img src="https://img.shields.io/badge/LinkedIn-Arunachalam-0A66C2?style=for-the-badge&logo=linkedin" /></a> </p> <p align="center"> <sub>âœ¨ Thanks for scrolling â€” you're awesome.</sub> </p>
