============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.10-p003_1
  Generated on:           Sep 14 2021  01:43:10 pm
  Module:                 uart_top
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (1824 ps) Setup Check with Pin ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/buffer_full_counter_reg[2]/CLK->D
          Group: clk_b
     Startpoint: (F) rx_data_rd_enable_in_b
          Clock: (R) clk_b
       Endpoint: (R) ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/buffer_full_counter_reg[2]/D
          Clock: (R) clk_b

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     715                  
       Uncertainty:-     500                  
     Required Time:=    8785                  
      Launch Clock:-       0                  
       Input Delay:-    6000                  
         Data Path:-     961                  
             Slack:=    1824                  

Exceptions/Constraints:
  input_delay             6000            in_del_19_1 

#------------------------------------------------------------------------------------------------------------------------------------------------------------
#                                  Timing Point                                    Flags   Arc   Edge     Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------------------
  rx_data_rd_enable_in_b                                                           -       -     F     (arrival)         9  4.7     0     0    6000    (-,-) 
  ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/g610/Y                       -       A->Y  R     INVX1_HVT         9  3.7   151    86    6086    (-,-) 
  ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/g597/Y                       -       A1->Y F     NAND2X0_HVT       2  1.2   229   230    6316    (-,-) 
  ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/g589/Y                       -       A1->Y R     NAND2X0_HVT       2  1.0   184   256    6572    (-,-) 
  ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/g557/Y                       -       A2->Y R     OA21X1_HVT        1  0.6   131   389    6961    (-,-) 
  ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/buffer_full_counter_reg[2]/D -       -     R     DFFSSRX1_HVT      1    -     -     0    6961    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------------------



Path 2: MET (1824 ps) Setup Check with Pin ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/buffer_full_counter_reg[2]/CLK->D
          Group: clk_a
     Startpoint: (F) rx_data_rd_enable_in_a
          Clock: (R) clk_a
       Endpoint: (R) ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/buffer_full_counter_reg[2]/D
          Clock: (R) clk_a

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     715                  
       Uncertainty:-     500                  
     Required Time:=    8785                  
      Launch Clock:-       0                  
       Input Delay:-    6000                  
         Data Path:-     961                  
             Slack:=    1824                  

Exceptions/Constraints:
  input_delay             6000            in_del_9_1 

#------------------------------------------------------------------------------------------------------------------------------------------------------------
#                                  Timing Point                                    Flags   Arc   Edge     Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------------------
  rx_data_rd_enable_in_a                                                           -       -     F     (arrival)         9  4.7     0     0    6000    (-,-) 
  ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/g610/Y                       -       A->Y  R     INVX1_HVT         9  3.7   151    86    6086    (-,-) 
  ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/g597/Y                       -       A1->Y F     NAND2X0_HVT       2  1.2   229   230    6316    (-,-) 
  ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/g589/Y                       -       A1->Y R     NAND2X0_HVT       2  1.0   184   256    6572    (-,-) 
  ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/g557/Y                       -       A2->Y R     OA21X1_HVT        1  0.6   131   389    6961    (-,-) 
  ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/buffer_full_counter_reg[2]/D -       -     R     DFFSSRX1_HVT      1    -     -     0    6961    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------------------



Path 3: MET (1891 ps) Setup Check with Pin ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/memory_reg[7]/CLK->D
          Group: clk_b
     Startpoint: (F) tx_data_wr_enable_in_b
          Clock: (R) clk_b
       Endpoint: (R) ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/memory_reg[7]/D
          Clock: (R) clk_b

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     403                  
       Uncertainty:-     500                  
     Required Time:=    9097                  
      Launch Clock:-       0                  
       Input Delay:-    6000                  
         Data Path:-    1207                  
             Slack:=    1891                  

Exceptions/Constraints:
  input_delay             6000            in_del_18_1 

#----------------------------------------------------------------------------------------------------------------------------------------------
#                            Timing Point                             Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------------
  tx_data_wr_enable_in_b                                              -       -     F     (arrival)        8  4.6     0     0    6000    (-,-) 
  ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g943/Y          -       A3->Y F     OR3X1_HVT        2  1.1   125   280    6280    (-,-) 
  ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g941/Y          -       A3->Y R     OAI21X1_HVT      1  0.4   156   478    6758    (-,-) 
  ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g933/Y          -       A2->Y R     AO22X1_HVT       1  0.5   145   449    7207    (-,-) 
  ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/memory_reg[7]/D -       -     R     DFFX1_HVT        1    -     -     0    7207    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------------



Path 4: MET (1891 ps) Setup Check with Pin ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/memory_reg[7]/CLK->D
          Group: clk_a
     Startpoint: (F) tx_data_wr_enable_in_a
          Clock: (R) clk_a
       Endpoint: (R) ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/memory_reg[7]/D
          Clock: (R) clk_a

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     403                  
       Uncertainty:-     500                  
     Required Time:=    9097                  
      Launch Clock:-       0                  
       Input Delay:-    6000                  
         Data Path:-    1207                  
             Slack:=    1891                  

Exceptions/Constraints:
  input_delay             6000            in_del_8_1 

#----------------------------------------------------------------------------------------------------------------------------------------------
#                            Timing Point                             Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------------
  tx_data_wr_enable_in_a                                              -       -     F     (arrival)        8  4.6     0     0    6000    (-,-) 
  ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/g943/Y          -       A3->Y F     OR3X1_HVT        2  1.1   125   280    6280    (-,-) 
  ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/g941/Y          -       A3->Y R     OAI21X1_HVT      1  0.4   156   478    6758    (-,-) 
  ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/g933/Y          -       A2->Y R     AO22X1_HVT       1  0.5   145   449    7207    (-,-) 
  ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/memory_reg[7]/D -       -     R     DFFX1_HVT        1    -     -     0    7207    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------------



Path 5: MET (1991 ps) Setup Check with Pin ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/buffer_full_counter_reg[1]/CLK->D
          Group: clk_b
     Startpoint: (F) rx_data_rd_enable_in_b
          Clock: (R) clk_b
       Endpoint: (R) ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/buffer_full_counter_reg[1]/D
          Clock: (R) clk_b

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     652                  
       Uncertainty:-     500                  
     Required Time:=    8848                  
      Launch Clock:-       0                  
       Input Delay:-    6000                  
         Data Path:-     857                  
             Slack:=    1991                  

Exceptions/Constraints:
  input_delay             6000            in_del_19_1 

#------------------------------------------------------------------------------------------------------------------------------------------------------------
#                                  Timing Point                                    Flags   Arc   Edge     Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------------------
  rx_data_rd_enable_in_b                                                           -       -     F     (arrival)         9  4.7     0     0    6000    (-,-) 
  ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/g610/Y                       -       A->Y  R     INVX1_HVT         9  3.7   151    86    6086    (-,-) 
  ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/g597/Y                       -       A1->Y F     NAND2X0_HVT       2  1.2   229   230    6316    (-,-) 
  ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/g589/Y                       -       A1->Y R     NAND2X0_HVT       2  1.0   184   256    6572    (-,-) 
  ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/g566/Y                       -       A1->Y R     AND2X1_HVT        1  0.6    98   286    6857    (-,-) 
  ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/buffer_full_counter_reg[1]/D -       -     R     DFFSSRX1_HVT      1    -     -     0    6857    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------------------



Path 6: MET (1991 ps) Setup Check with Pin ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/buffer_full_counter_reg[1]/CLK->D
          Group: clk_a
     Startpoint: (F) rx_data_rd_enable_in_a
          Clock: (R) clk_a
       Endpoint: (R) ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/buffer_full_counter_reg[1]/D
          Clock: (R) clk_a

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     652                  
       Uncertainty:-     500                  
     Required Time:=    8848                  
      Launch Clock:-       0                  
       Input Delay:-    6000                  
         Data Path:-     857                  
             Slack:=    1991                  

Exceptions/Constraints:
  input_delay             6000            in_del_9_1 

#------------------------------------------------------------------------------------------------------------------------------------------------------------
#                                  Timing Point                                    Flags   Arc   Edge     Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------------------
  rx_data_rd_enable_in_a                                                           -       -     F     (arrival)         9  4.7     0     0    6000    (-,-) 
  ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/g610/Y                       -       A->Y  R     INVX1_HVT         9  3.7   151    86    6086    (-,-) 
  ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/g597/Y                       -       A1->Y F     NAND2X0_HVT       2  1.2   229   230    6316    (-,-) 
  ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/g589/Y                       -       A1->Y R     NAND2X0_HVT       2  1.0   184   256    6572    (-,-) 
  ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/g566/Y                       -       A1->Y R     AND2X1_HVT        1  0.6    98   286    6857    (-,-) 
  ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/buffer_full_counter_reg[1]/D -       -     R     DFFSSRX1_HVT      1    -     -     0    6857    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------------------



Path 7: MET (1992 ps) Setup Check with Pin ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/memory_reg[4]/CLK->D
          Group: clk_b
     Startpoint: (F) tx_data_wr_enable_in_b
          Clock: (R) clk_b
       Endpoint: (R) ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/memory_reg[4]/D
          Clock: (R) clk_b

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     458                  
       Uncertainty:-     500                  
     Required Time:=    9042                  
      Launch Clock:-       0                  
       Input Delay:-    6000                  
         Data Path:-    1051                  
             Slack:=    1992                  

Exceptions/Constraints:
  input_delay             6000            in_del_18_1 

#----------------------------------------------------------------------------------------------------------------------------------------------
#                            Timing Point                             Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------------
  tx_data_wr_enable_in_b                                              -       -     F     (arrival)        8  4.6     0     0    6000    (-,-) 
  ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g943/Y          -       A3->Y F     OR3X1_HVT        2  1.1   125   280    6280    (-,-) 
  ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g942/Y          -       A->Y  R     INVX1_HVT        7  3.5   153   165    6444    (-,-) 
  ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g939/Y          -       A4->Y R     AO222X1_HVT      1  0.5   230   606    7051    (-,-) 
  ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/memory_reg[4]/D -       -     R     DFFX1_HVT        1    -     -     0    7051    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------------



Path 8: MET (1992 ps) Setup Check with Pin ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/memory_reg[6]/CLK->D
          Group: clk_b
     Startpoint: (F) tx_data_wr_enable_in_b
          Clock: (R) clk_b
       Endpoint: (R) ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/memory_reg[6]/D
          Clock: (R) clk_b

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     458                  
       Uncertainty:-     500                  
     Required Time:=    9042                  
      Launch Clock:-       0                  
       Input Delay:-    6000                  
         Data Path:-    1051                  
             Slack:=    1992                  

Exceptions/Constraints:
  input_delay             6000            in_del_18_1 

#----------------------------------------------------------------------------------------------------------------------------------------------
#                            Timing Point                             Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------------
  tx_data_wr_enable_in_b                                              -       -     F     (arrival)        8  4.6     0     0    6000    (-,-) 
  ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g943/Y          -       A3->Y F     OR3X1_HVT        2  1.1   125   280    6280    (-,-) 
  ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g942/Y          -       A->Y  R     INVX1_HVT        7  3.5   153   165    6444    (-,-) 
  ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g940/Y          -       A4->Y R     AO222X1_HVT      1  0.5   230   606    7051    (-,-) 
  ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/memory_reg[6]/D -       -     R     DFFX1_HVT        1    -     -     0    7051    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------------



Path 9: MET (1992 ps) Setup Check with Pin ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/memory_reg[0]/CLK->D
          Group: clk_b
     Startpoint: (F) tx_data_wr_enable_in_b
          Clock: (R) clk_b
       Endpoint: (R) ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/memory_reg[0]/D
          Clock: (R) clk_b

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     458                  
       Uncertainty:-     500                  
     Required Time:=    9042                  
      Launch Clock:-       0                  
       Input Delay:-    6000                  
         Data Path:-    1051                  
             Slack:=    1992                  

Exceptions/Constraints:
  input_delay             6000            in_del_18_1 

#----------------------------------------------------------------------------------------------------------------------------------------------
#                            Timing Point                             Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------------
  tx_data_wr_enable_in_b                                              -       -     F     (arrival)        8  4.6     0     0    6000    (-,-) 
  ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g943/Y          -       A3->Y F     OR3X1_HVT        2  1.1   125   280    6280    (-,-) 
  ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g942/Y          -       A->Y  R     INVX1_HVT        7  3.5   153   165    6444    (-,-) 
  ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g936/Y          -       A4->Y R     AO222X1_HVT      1  0.5   230   606    7051    (-,-) 
  ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/memory_reg[0]/D -       -     R     DFFX1_HVT        1    -     -     0    7051    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------------



Path 10: MET (1992 ps) Setup Check with Pin ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/memory_reg[3]/CLK->D
          Group: clk_b
     Startpoint: (F) tx_data_wr_enable_in_b
          Clock: (R) clk_b
       Endpoint: (R) ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/memory_reg[3]/D
          Clock: (R) clk_b

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     458                  
       Uncertainty:-     500                  
     Required Time:=    9042                  
      Launch Clock:-       0                  
       Input Delay:-    6000                  
         Data Path:-    1051                  
             Slack:=    1992                  

Exceptions/Constraints:
  input_delay             6000            in_del_18_1 

#----------------------------------------------------------------------------------------------------------------------------------------------
#                            Timing Point                             Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------------
  tx_data_wr_enable_in_b                                              -       -     F     (arrival)        8  4.6     0     0    6000    (-,-) 
  ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g943/Y          -       A3->Y F     OR3X1_HVT        2  1.1   125   280    6280    (-,-) 
  ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g942/Y          -       A->Y  R     INVX1_HVT        7  3.5   153   165    6444    (-,-) 
  ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g938/Y          -       A4->Y R     AO222X1_HVT      1  0.5   230   606    7051    (-,-) 
  ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/memory_reg[3]/D -       -     R     DFFX1_HVT        1    -     -     0    7051    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------------

