Classic Timing Analyzer report for main
Thu May 15 00:17:06 2014
Quartus II Version 7.2 Build 151 09/26/2007 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'KEY[0]'
  6. tsu
  7. tco
  8. tpd
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------------------------------+--------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                       ; To                                         ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------------------------------+--------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.902 ns                                       ; SW[17]                                     ; Multiplier:comb_59|accumulator:comb_4|r[3] ; --         ; KEY[0]   ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 10.130 ns                                      ; Multiplier:comb_59|accumulator:comb_4|r[3] ; LED[3]                                     ; KEY[0]     ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 8.407 ns                                       ; SW[2]                                      ; H6[2]                                      ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.775 ns                                       ; SW[0]                                      ; Multiplier:comb_59|accumulator:comb_4|r[0] ; --         ; KEY[0]   ; 0            ;
; Clock Setup: 'KEY[0]'        ; N/A   ; None          ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Multiplier:comb_59|accumulator:comb_4|r[1] ; Multiplier:comb_59|accumulator:comb_4|r[2] ; KEY[0]     ; KEY[0]   ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                            ;                                            ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------------------------------+--------------------------------------------+------------+----------+--------------+


+---------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                      ;
+----------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                         ; Setting            ; From ; To ; Entity Name ;
+----------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                    ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                  ; Final              ;      ;    ;             ;
; Default hold multicycle                                        ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                      ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                         ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                 ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                               ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                          ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                        ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                               ; Off                ;      ;    ;             ;
; Enable Clock Latency                                           ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                  ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node          ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                          ; 10                 ;      ;    ;             ;
; Number of paths to report                                      ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                   ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                         ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                     ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                   ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis ; Off                ;      ;    ;             ;
+----------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; KEY[0]          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'KEY[0]'                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                          ; To                                                            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Multiplier:comb_59|accumulator:comb_4|r[1]                    ; Multiplier:comb_59|accumulator:comb_4|r[2]                    ; KEY[0]     ; KEY[0]   ; None                        ; None                      ; 1.217 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Multiplier:comb_59|accumulator:comb_4|r[0]                    ; Multiplier:comb_59|accumulator:comb_4|r[1]                    ; KEY[0]     ; KEY[0]   ; None                        ; None                      ; 1.115 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Multiplier:comb_59|accumulator:comb_4|r[0]                    ; Multiplier:comb_59|accumulator:comb_4|r[3]                    ; KEY[0]     ; KEY[0]   ; None                        ; None                      ; 1.095 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Multiplier:comb_59|accumulator:comb_4|r[0]                    ; Multiplier:comb_59|accumulator:comb_4|r[2]                    ; KEY[0]     ; KEY[0]   ; None                        ; None                      ; 1.090 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Multiplier:comb_59|accumulator:comb_4|r[1]                    ; Multiplier:comb_59|accumulator:comb_4|r[3]                    ; KEY[0]     ; KEY[0]   ; None                        ; None                      ; 1.073 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Multiplier:comb_59|accumulator:comb_4|r[2]                    ; Multiplier:comb_59|accumulator:comb_4|r[3]                    ; KEY[0]     ; KEY[0]   ; None                        ; None                      ; 0.999 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Multiplier:comb_59|accumulator:comb_4|r[0]                    ; Multiplier:comb_59|accumulator:comb_4|r[0]                    ; KEY[0]     ; KEY[0]   ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Multiplier:comb_59|postCounter:comb_6|DflipflopDescibe:a|temp ; Multiplier:comb_59|postCounter:comb_6|DflipflopDescibe:a|temp ; KEY[0]     ; KEY[0]   ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Multiplier:comb_59|postCounter:comb_6|DflipflopDescibe:b|temp ; Multiplier:comb_59|postCounter:comb_6|DflipflopDescibe:b|temp ; KEY[0]     ; KEY[0]   ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Multiplier:comb_59|accumulator:comb_4|r[3]                    ; Multiplier:comb_59|accumulator:comb_4|r[3]                    ; KEY[0]     ; KEY[0]   ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Multiplier:comb_59|accumulator:comb_4|r[2]                    ; Multiplier:comb_59|accumulator:comb_4|r[2]                    ; KEY[0]     ; KEY[0]   ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Multiplier:comb_59|accumulator:comb_4|r[1]                    ; Multiplier:comb_59|accumulator:comb_4|r[1]                    ; KEY[0]     ; KEY[0]   ; None                        ; None                      ; 0.407 ns                ;
+-------+------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------+
; tsu                                                                                                ;
+-------+--------------+------------+--------+--------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To                                         ; To Clock ;
+-------+--------------+------------+--------+--------------------------------------------+----------+
; N/A   ; None         ; 3.902 ns   ; SW[17] ; Multiplier:comb_59|accumulator:comb_4|r[3] ; KEY[0]   ;
; N/A   ; None         ; 3.165 ns   ; SW[17] ; Multiplier:comb_59|accumulator:comb_4|r[1] ; KEY[0]   ;
; N/A   ; None         ; 3.164 ns   ; SW[17] ; Multiplier:comb_59|accumulator:comb_4|r[2] ; KEY[0]   ;
; N/A   ; None         ; 3.162 ns   ; SW[17] ; Multiplier:comb_59|accumulator:comb_4|r[0] ; KEY[0]   ;
; N/A   ; None         ; 0.278 ns   ; SW[1]  ; Multiplier:comb_59|accumulator:comb_4|r[2] ; KEY[0]   ;
; N/A   ; None         ; 0.261 ns   ; SW[1]  ; Multiplier:comb_59|accumulator:comb_4|r[3] ; KEY[0]   ;
; N/A   ; None         ; 0.106 ns   ; SW[1]  ; Multiplier:comb_59|accumulator:comb_4|r[1] ; KEY[0]   ;
; N/A   ; None         ; -0.131 ns  ; SW[0]  ; Multiplier:comb_59|accumulator:comb_4|r[1] ; KEY[0]   ;
; N/A   ; None         ; -0.135 ns  ; SW[0]  ; Multiplier:comb_59|accumulator:comb_4|r[2] ; KEY[0]   ;
; N/A   ; None         ; -0.155 ns  ; SW[0]  ; Multiplier:comb_59|accumulator:comb_4|r[3] ; KEY[0]   ;
; N/A   ; None         ; -0.545 ns  ; SW[0]  ; Multiplier:comb_59|accumulator:comb_4|r[0] ; KEY[0]   ;
+-------+--------------+------------+--------+--------------------------------------------+----------+


+------------------------------------------------------------------------------------------------------+
; tco                                                                                                  ;
+-------+--------------+------------+--------------------------------------------+--------+------------+
; Slack ; Required tco ; Actual tco ; From                                       ; To     ; From Clock ;
+-------+--------------+------------+--------------------------------------------+--------+------------+
; N/A   ; None         ; 10.130 ns  ; Multiplier:comb_59|accumulator:comb_4|r[3] ; LED[3] ; KEY[0]     ;
; N/A   ; None         ; 10.111 ns  ; Multiplier:comb_59|accumulator:comb_4|r[0] ; LED[0] ; KEY[0]     ;
; N/A   ; None         ; 9.430 ns   ; Multiplier:comb_59|accumulator:comb_4|r[0] ; H0[0]  ; KEY[0]     ;
; N/A   ; None         ; 9.411 ns   ; Multiplier:comb_59|accumulator:comb_4|r[2] ; H0[0]  ; KEY[0]     ;
; N/A   ; None         ; 9.400 ns   ; Multiplier:comb_59|accumulator:comb_4|r[0] ; H0[1]  ; KEY[0]     ;
; N/A   ; None         ; 9.390 ns   ; Multiplier:comb_59|accumulator:comb_4|r[2] ; H0[2]  ; KEY[0]     ;
; N/A   ; None         ; 9.381 ns   ; Multiplier:comb_59|accumulator:comb_4|r[0] ; H0[2]  ; KEY[0]     ;
; N/A   ; None         ; 9.377 ns   ; Multiplier:comb_59|accumulator:comb_4|r[2] ; H0[1]  ; KEY[0]     ;
; N/A   ; None         ; 9.178 ns   ; Multiplier:comb_59|accumulator:comb_4|r[0] ; H0[4]  ; KEY[0]     ;
; N/A   ; None         ; 9.174 ns   ; Multiplier:comb_59|accumulator:comb_4|r[0] ; H0[3]  ; KEY[0]     ;
; N/A   ; None         ; 9.167 ns   ; Multiplier:comb_59|accumulator:comb_4|r[0] ; H0[5]  ; KEY[0]     ;
; N/A   ; None         ; 9.161 ns   ; Multiplier:comb_59|accumulator:comb_4|r[0] ; H0[6]  ; KEY[0]     ;
; N/A   ; None         ; 9.160 ns   ; Multiplier:comb_59|accumulator:comb_4|r[2] ; H0[4]  ; KEY[0]     ;
; N/A   ; None         ; 9.156 ns   ; Multiplier:comb_59|accumulator:comb_4|r[2] ; H0[3]  ; KEY[0]     ;
; N/A   ; None         ; 9.143 ns   ; Multiplier:comb_59|accumulator:comb_4|r[2] ; H0[6]  ; KEY[0]     ;
; N/A   ; None         ; 9.136 ns   ; Multiplier:comb_59|accumulator:comb_4|r[2] ; H0[5]  ; KEY[0]     ;
; N/A   ; None         ; 9.061 ns   ; Multiplier:comb_59|accumulator:comb_4|r[2] ; LED[2] ; KEY[0]     ;
; N/A   ; None         ; 9.035 ns   ; Multiplier:comb_59|accumulator:comb_4|r[1] ; H0[2]  ; KEY[0]     ;
; N/A   ; None         ; 9.028 ns   ; Multiplier:comb_59|accumulator:comb_4|r[1] ; H0[0]  ; KEY[0]     ;
; N/A   ; None         ; 9.023 ns   ; Multiplier:comb_59|accumulator:comb_4|r[1] ; H0[1]  ; KEY[0]     ;
; N/A   ; None         ; 8.969 ns   ; Multiplier:comb_59|accumulator:comb_4|r[1] ; LED[1] ; KEY[0]     ;
; N/A   ; None         ; 8.808 ns   ; Multiplier:comb_59|accumulator:comb_4|r[1] ; H0[4]  ; KEY[0]     ;
; N/A   ; None         ; 8.803 ns   ; Multiplier:comb_59|accumulator:comb_4|r[1] ; H0[3]  ; KEY[0]     ;
; N/A   ; None         ; 8.789 ns   ; Multiplier:comb_59|accumulator:comb_4|r[1] ; H0[6]  ; KEY[0]     ;
; N/A   ; None         ; 8.788 ns   ; Multiplier:comb_59|accumulator:comb_4|r[1] ; H0[5]  ; KEY[0]     ;
; N/A   ; None         ; 8.561 ns   ; Multiplier:comb_59|accumulator:comb_4|r[3] ; H0[0]  ; KEY[0]     ;
; N/A   ; None         ; 8.540 ns   ; Multiplier:comb_59|accumulator:comb_4|r[3] ; H0[2]  ; KEY[0]     ;
; N/A   ; None         ; 8.529 ns   ; Multiplier:comb_59|accumulator:comb_4|r[3] ; H0[1]  ; KEY[0]     ;
; N/A   ; None         ; 8.310 ns   ; Multiplier:comb_59|accumulator:comb_4|r[3] ; H0[4]  ; KEY[0]     ;
; N/A   ; None         ; 8.306 ns   ; Multiplier:comb_59|accumulator:comb_4|r[3] ; H0[3]  ; KEY[0]     ;
; N/A   ; None         ; 8.294 ns   ; Multiplier:comb_59|accumulator:comb_4|r[3] ; H0[5]  ; KEY[0]     ;
; N/A   ; None         ; 8.293 ns   ; Multiplier:comb_59|accumulator:comb_4|r[3] ; H0[6]  ; KEY[0]     ;
+-------+--------------+------------+--------------------------------------------+--------+------------+


+-------------------------------------------------------------+
; tpd                                                         ;
+-------+-------------------+-----------------+-------+-------+
; Slack ; Required P2P Time ; Actual P2P Time ; From  ; To    ;
+-------+-------------------+-----------------+-------+-------+
; N/A   ; None              ; 8.407 ns        ; SW[2] ; H6[2] ;
; N/A   ; None              ; 8.312 ns        ; SW[3] ; H6[2] ;
; N/A   ; None              ; 8.147 ns        ; SW[2] ; H6[0] ;
; N/A   ; None              ; 8.013 ns        ; SW[3] ; H6[0] ;
; N/A   ; None              ; 7.618 ns        ; SW[2] ; H6[3] ;
; N/A   ; None              ; 7.615 ns        ; SW[2] ; H6[5] ;
; N/A   ; None              ; 7.585 ns        ; SW[1] ; H4[5] ;
; N/A   ; None              ; 7.484 ns        ; SW[3] ; H6[3] ;
; N/A   ; None              ; 7.450 ns        ; SW[3] ; H6[5] ;
; N/A   ; None              ; 7.408 ns        ; SW[1] ; H4[3] ;
; N/A   ; None              ; 7.301 ns        ; SW[1] ; H4[2] ;
; N/A   ; None              ; 7.258 ns        ; SW[1] ; H4[0] ;
; N/A   ; None              ; 7.002 ns        ; SW[0] ; H4[5] ;
; N/A   ; None              ; 6.875 ns        ; SW[0] ; H4[3] ;
; N/A   ; None              ; 6.725 ns        ; SW[0] ; H4[0] ;
; N/A   ; None              ; 6.719 ns        ; SW[0] ; H4[2] ;
; N/A   ; None              ; 6.495 ns        ; SW[1] ; H4[6] ;
; N/A   ; None              ; 6.384 ns        ; SW[0] ; H4[4] ;
; N/A   ; None              ; 6.282 ns        ; SW[3] ; H6[6] ;
; N/A   ; None              ; 6.250 ns        ; SW[2] ; H6[4] ;
+-------+-------------------+-----------------+-------+-------+


+----------------------------------------------------------------------------------------------------------+
; th                                                                                                       ;
+---------------+-------------+-----------+--------+--------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To                                         ; To Clock ;
+---------------+-------------+-----------+--------+--------------------------------------------+----------+
; N/A           ; None        ; 0.775 ns  ; SW[0]  ; Multiplier:comb_59|accumulator:comb_4|r[0] ; KEY[0]   ;
; N/A           ; None        ; 0.385 ns  ; SW[0]  ; Multiplier:comb_59|accumulator:comb_4|r[3] ; KEY[0]   ;
; N/A           ; None        ; 0.365 ns  ; SW[0]  ; Multiplier:comb_59|accumulator:comb_4|r[2] ; KEY[0]   ;
; N/A           ; None        ; 0.361 ns  ; SW[0]  ; Multiplier:comb_59|accumulator:comb_4|r[1] ; KEY[0]   ;
; N/A           ; None        ; 0.124 ns  ; SW[1]  ; Multiplier:comb_59|accumulator:comb_4|r[1] ; KEY[0]   ;
; N/A           ; None        ; -0.031 ns ; SW[1]  ; Multiplier:comb_59|accumulator:comb_4|r[3] ; KEY[0]   ;
; N/A           ; None        ; -0.048 ns ; SW[1]  ; Multiplier:comb_59|accumulator:comb_4|r[2] ; KEY[0]   ;
; N/A           ; None        ; -2.932 ns ; SW[17] ; Multiplier:comb_59|accumulator:comb_4|r[0] ; KEY[0]   ;
; N/A           ; None        ; -2.934 ns ; SW[17] ; Multiplier:comb_59|accumulator:comb_4|r[2] ; KEY[0]   ;
; N/A           ; None        ; -2.935 ns ; SW[17] ; Multiplier:comb_59|accumulator:comb_4|r[1] ; KEY[0]   ;
; N/A           ; None        ; -3.672 ns ; SW[17] ; Multiplier:comb_59|accumulator:comb_4|r[3] ; KEY[0]   ;
+---------------+-------------+-----------+--------+--------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition
    Info: Processing started: Thu May 15 00:17:06 2014
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off main -c main --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "Multiplier:comb_59|ena~39" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "KEY[0]" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "Multiplier:comb_59|postCounter:comb_6|DflipflopDescibe:a|temp" as buffer
Info: Clock "KEY[0]" Internal fmax is restricted to 450.05 MHz between source register "Multiplier:comb_59|accumulator:comb_4|r[1]" and destination register "Multiplier:comb_59|accumulator:comb_4|r[2]"
    Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.217 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y4_N17; Fanout = 11; REG Node = 'Multiplier:comb_59|accumulator:comb_4|r[1]'
            Info: 2: + IC(0.573 ns) + CELL(0.150 ns) = 0.723 ns; Loc. = LCCOMB_X28_Y4_N30; Fanout = 1; COMB Node = 'Multiplier:comb_59|accumulator:comb_4|r[2]~627'
            Info: 3: + IC(0.260 ns) + CELL(0.150 ns) = 1.133 ns; Loc. = LCCOMB_X28_Y4_N24; Fanout = 1; COMB Node = 'Multiplier:comb_59|accumulator:comb_4|r[2]~628'
            Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.217 ns; Loc. = LCFF_X28_Y4_N25; Fanout = 10; REG Node = 'Multiplier:comb_59|accumulator:comb_4|r[2]'
            Info: Total cell delay = 0.384 ns ( 31.55 % )
            Info: Total interconnect delay = 0.833 ns ( 68.45 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "KEY[0]" to destination register is 4.103 ns
                Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 5; CLK Node = 'KEY[0]'
                Info: 2: + IC(2.704 ns) + CELL(0.537 ns) = 4.103 ns; Loc. = LCFF_X28_Y4_N25; Fanout = 10; REG Node = 'Multiplier:comb_59|accumulator:comb_4|r[2]'
                Info: Total cell delay = 1.399 ns ( 34.10 % )
                Info: Total interconnect delay = 2.704 ns ( 65.90 % )
            Info: - Longest clock path from clock "KEY[0]" to source register is 4.103 ns
                Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 5; CLK Node = 'KEY[0]'
                Info: 2: + IC(2.704 ns) + CELL(0.537 ns) = 4.103 ns; Loc. = LCFF_X28_Y4_N17; Fanout = 11; REG Node = 'Multiplier:comb_59|accumulator:comb_4|r[1]'
                Info: Total cell delay = 1.399 ns ( 34.10 % )
                Info: Total interconnect delay = 2.704 ns ( 65.90 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "Multiplier:comb_59|accumulator:comb_4|r[3]" (data pin = "SW[17]", clock pin = "KEY[0]") is 3.902 ns
    Info: + Longest pin to register delay is 8.041 ns
        Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 4; PIN Node = 'SW[17]'
        Info: 2: + IC(5.919 ns) + CELL(0.242 ns) = 7.013 ns; Loc. = LCCOMB_X28_Y4_N18; Fanout = 1; COMB Node = 'Multiplier:comb_59|comb~0'
        Info: 3: + IC(0.506 ns) + CELL(0.438 ns) = 7.957 ns; Loc. = LCCOMB_X28_Y4_N22; Fanout = 1; COMB Node = 'Multiplier:comb_59|accumulator:comb_4|r[3]~626'
        Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 8.041 ns; Loc. = LCFF_X28_Y4_N23; Fanout = 9; REG Node = 'Multiplier:comb_59|accumulator:comb_4|r[3]'
        Info: Total cell delay = 1.616 ns ( 20.10 % )
        Info: Total interconnect delay = 6.425 ns ( 79.90 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "KEY[0]" to destination register is 4.103 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 5; CLK Node = 'KEY[0]'
        Info: 2: + IC(2.704 ns) + CELL(0.537 ns) = 4.103 ns; Loc. = LCFF_X28_Y4_N23; Fanout = 9; REG Node = 'Multiplier:comb_59|accumulator:comb_4|r[3]'
        Info: Total cell delay = 1.399 ns ( 34.10 % )
        Info: Total interconnect delay = 2.704 ns ( 65.90 % )
Info: tco from clock "KEY[0]" to destination pin "LED[3]" through register "Multiplier:comb_59|accumulator:comb_4|r[3]" is 10.130 ns
    Info: + Longest clock path from clock "KEY[0]" to source register is 4.103 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 5; CLK Node = 'KEY[0]'
        Info: 2: + IC(2.704 ns) + CELL(0.537 ns) = 4.103 ns; Loc. = LCFF_X28_Y4_N23; Fanout = 9; REG Node = 'Multiplier:comb_59|accumulator:comb_4|r[3]'
        Info: Total cell delay = 1.399 ns ( 34.10 % )
        Info: Total interconnect delay = 2.704 ns ( 65.90 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 5.777 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y4_N23; Fanout = 9; REG Node = 'Multiplier:comb_59|accumulator:comb_4|r[3]'
        Info: 2: + IC(2.989 ns) + CELL(2.788 ns) = 5.777 ns; Loc. = PIN_AC22; Fanout = 0; PIN Node = 'LED[3]'
        Info: Total cell delay = 2.788 ns ( 48.26 % )
        Info: Total interconnect delay = 2.989 ns ( 51.74 % )
Info: Longest tpd from source pin "SW[2]" to destination pin "H6[2]" is 8.407 ns
    Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 5; PIN Node = 'SW[2]'
    Info: 2: + IC(1.964 ns) + CELL(0.398 ns) = 3.361 ns; Loc. = LCCOMB_X17_Y23_N18; Fanout = 1; COMB Node = 'translator:comb_57|H~10'
    Info: 3: + IC(2.414 ns) + CELL(2.632 ns) = 8.407 ns; Loc. = PIN_P3; Fanout = 0; PIN Node = 'H6[2]'
    Info: Total cell delay = 4.029 ns ( 47.92 % )
    Info: Total interconnect delay = 4.378 ns ( 52.08 % )
Info: th for register "Multiplier:comb_59|accumulator:comb_4|r[0]" (data pin = "SW[0]", clock pin = "KEY[0]") is 0.775 ns
    Info: + Longest clock path from clock "KEY[0]" to destination register is 4.103 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 5; CLK Node = 'KEY[0]'
        Info: 2: + IC(2.704 ns) + CELL(0.537 ns) = 4.103 ns; Loc. = LCFF_X28_Y4_N15; Fanout = 12; REG Node = 'Multiplier:comb_59|accumulator:comb_4|r[0]'
        Info: Total cell delay = 1.399 ns ( 34.10 % )
        Info: Total interconnect delay = 2.704 ns ( 65.90 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 3.594 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 8; PIN Node = 'SW[0]'
        Info: 2: + IC(2.091 ns) + CELL(0.420 ns) = 3.510 ns; Loc. = LCCOMB_X28_Y4_N14; Fanout = 1; COMB Node = 'Multiplier:comb_59|accumulator:comb_4|r[0]~624'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.594 ns; Loc. = LCFF_X28_Y4_N15; Fanout = 12; REG Node = 'Multiplier:comb_59|accumulator:comb_4|r[0]'
        Info: Total cell delay = 1.503 ns ( 41.82 % )
        Info: Total interconnect delay = 2.091 ns ( 58.18 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Allocated 178 megabytes of memory during processing
    Info: Processing ended: Thu May 15 00:17:06 2014
    Info: Elapsed time: 00:00:00


