-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity k2c_dense is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    output_array_address0 : OUT STD_LOGIC_VECTOR (18 downto 0);
    output_array_ce0 : OUT STD_LOGIC;
    output_array_we0 : OUT STD_LOGIC;
    output_array_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    output_array_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    input_array_address0 : OUT STD_LOGIC_VECTOR (18 downto 0);
    input_array_ce0 : OUT STD_LOGIC;
    input_array_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    input_ndim_read : IN STD_LOGIC_VECTOR (63 downto 0);
    input_numel_read : IN STD_LOGIC_VECTOR (63 downto 0);
    input_shape_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    input_shape_ce0 : OUT STD_LOGIC;
    input_shape_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    kernel_array_address0 : OUT STD_LOGIC_VECTOR (18 downto 0);
    kernel_array_ce0 : OUT STD_LOGIC;
    kernel_array_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    kernel_shape_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    kernel_shape_ce0 : OUT STD_LOGIC;
    kernel_shape_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    kernel_shape_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    kernel_shape_ce1 : OUT STD_LOGIC;
    kernel_shape_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    bias_array_address0 : OUT STD_LOGIC_VECTOR (18 downto 0);
    bias_array_ce0 : OUT STD_LOGIC;
    bias_array_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    fwork_address0 : OUT STD_LOGIC_VECTOR (18 downto 0);
    fwork_ce0 : OUT STD_LOGIC;
    fwork_we0 : OUT STD_LOGIC;
    fwork_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    fwork_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    fwork_address1 : OUT STD_LOGIC_VECTOR (18 downto 0);
    fwork_ce1 : OUT STD_LOGIC;
    fwork_q1 : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of k2c_dense is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (9 downto 0) := "0000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (9 downto 0) := "0000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (9 downto 0) := "0000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (9 downto 0) := "0000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (9 downto 0) := "0000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (9 downto 0) := "0001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (9 downto 0) := "0010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (9 downto 0) := "0100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (9 downto 0) := "1000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv64_3 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000011";
    constant ap_const_lv64_FFFFFFFFFFFFFFFF : STD_LOGIC_VECTOR (63 downto 0) := "1111111111111111111111111111111111111111111111111111111111111111";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv63_0 : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv6_24 : STD_LOGIC_VECTOR (5 downto 0) := "100100";
    constant ap_const_lv7_64 : STD_LOGIC_VECTOR (6 downto 0) := "1100100";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal tmp_fu_276_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_471 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_18_fu_282_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_18_reg_475 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_fu_299_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_reg_480 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_i_cast_fu_309_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal i_i_cast_reg_500 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal i_20_fu_328_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_20_reg_511 : STD_LOGIC_VECTOR (63 downto 0);
    signal outrowidx_fu_334_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal outrowidx_reg_516 : STD_LOGIC_VECTOR (19 downto 0);
    signal exitcond2_fu_323_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal inneridx_fu_339_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal inneridx_reg_521 : STD_LOGIC_VECTOR (19 downto 0);
    signal j_11_fu_359_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal j_11_reg_529 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal exitcond_i_fu_353_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal output_array_addr_3_reg_539 : STD_LOGIC_VECTOR (18 downto 0);
    signal i_s_fu_375_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal outrows1_fu_381_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal outrows1_reg_549 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal outcols_reg_554 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_70_fu_388_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_70_reg_559 : STD_LOGIC_VECTOR (19 downto 0);
    signal innerdim_reg_565 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_71_fu_392_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_71_reg_570 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_73_fu_396_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_73_reg_575 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal j_9_fu_405_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal j_9_reg_583 : STD_LOGIC_VECTOR (63 downto 0);
    signal exitcond1_fu_400_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal output_array_addr_reg_593 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal k_2_fu_430_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal k_2_reg_606 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal exitcond_fu_425_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_261_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal grp_k2c_dot_2_fu_240_ap_start : STD_LOGIC;
    signal grp_k2c_dot_2_fu_240_ap_done : STD_LOGIC;
    signal grp_k2c_dot_2_fu_240_ap_idle : STD_LOGIC;
    signal grp_k2c_dot_2_fu_240_ap_ready : STD_LOGIC;
    signal grp_k2c_dot_2_fu_240_C_array_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_k2c_dot_2_fu_240_C_array_ce0 : STD_LOGIC;
    signal grp_k2c_dot_2_fu_240_C_array_we0 : STD_LOGIC;
    signal grp_k2c_dot_2_fu_240_C_array_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_k2c_dot_2_fu_240_Ar_array_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_k2c_dot_2_fu_240_Ar_array_ce0 : STD_LOGIC;
    signal grp_k2c_dot_2_fu_240_Ar_shape_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_k2c_dot_2_fu_240_Ar_shape_ce0 : STD_LOGIC;
    signal grp_k2c_dot_2_fu_240_B_array_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_k2c_dot_2_fu_240_B_array_ce0 : STD_LOGIC;
    signal grp_k2c_dot_2_fu_240_B_shape_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_k2c_dot_2_fu_240_B_shape_ce0 : STD_LOGIC;
    signal grp_k2c_dot_2_fu_240_fwork_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_k2c_dot_2_fu_240_fwork_ce0 : STD_LOGIC;
    signal grp_k2c_dot_2_fu_240_fwork_we0 : STD_LOGIC;
    signal grp_k2c_dot_2_fu_240_fwork_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_k2c_dot_2_fu_240_fwork_address1 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_k2c_dot_2_fu_240_fwork_ce1 : STD_LOGIC;
    signal i_i_reg_172 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal i_reg_184 : STD_LOGIC_VECTOR (63 downto 0);
    signal j_i_reg_195 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal tmp_i_fu_313_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_reg_206 : STD_LOGIC_VECTOR (63 downto 0);
    signal storemerge_reg_218 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_reg_229 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_k2c_dot_2_fu_240_ap_start_reg : STD_LOGIC := '0';
    signal j_i_cast1_fu_344_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_i_cast_fu_370_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_19_cast_fu_416_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_21_cast_fu_441_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_23_cast_fu_456_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_261_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_261_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_24_fu_269_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_69_fu_289_p4 : STD_LOGIC_VECTOR (62 downto 0);
    signal i_i_cast3_fu_305_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_72_fu_319_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal j_i_cast_fu_349_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_i_42_fu_365_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_19_fu_411_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_74_fu_421_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_21_fu_436_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_22_fu_446_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_23_fu_451_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (9 downto 0);

    component k2c_dot_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        C_array_address0 : OUT STD_LOGIC_VECTOR (18 downto 0);
        C_array_ce0 : OUT STD_LOGIC;
        C_array_we0 : OUT STD_LOGIC;
        C_array_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        Ar_array_address0 : OUT STD_LOGIC_VECTOR (18 downto 0);
        Ar_array_ce0 : OUT STD_LOGIC;
        Ar_array_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        Ar_ndim_read : IN STD_LOGIC_VECTOR (63 downto 0);
        Ar_numel_read : IN STD_LOGIC_VECTOR (63 downto 0);
        Ar_shape_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        Ar_shape_ce0 : OUT STD_LOGIC;
        Ar_shape_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        B_array_address0 : OUT STD_LOGIC_VECTOR (18 downto 0);
        B_array_ce0 : OUT STD_LOGIC;
        B_array_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_shape_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        B_shape_ce0 : OUT STD_LOGIC;
        B_shape_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        p_read4 : IN STD_LOGIC_VECTOR (63 downto 0);
        fwork_address0 : OUT STD_LOGIC_VECTOR (18 downto 0);
        fwork_ce0 : OUT STD_LOGIC;
        fwork_we0 : OUT STD_LOGIC;
        fwork_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        fwork_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        fwork_address1 : OUT STD_LOGIC_VECTOR (18 downto 0);
        fwork_ce1 : OUT STD_LOGIC;
        fwork_q1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component face_classifier_cbkb IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component face_classifier_ccud IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    grp_k2c_dot_2_fu_240 : component k2c_dot_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_k2c_dot_2_fu_240_ap_start,
        ap_done => grp_k2c_dot_2_fu_240_ap_done,
        ap_idle => grp_k2c_dot_2_fu_240_ap_idle,
        ap_ready => grp_k2c_dot_2_fu_240_ap_ready,
        C_array_address0 => grp_k2c_dot_2_fu_240_C_array_address0,
        C_array_ce0 => grp_k2c_dot_2_fu_240_C_array_ce0,
        C_array_we0 => grp_k2c_dot_2_fu_240_C_array_we0,
        C_array_d0 => grp_k2c_dot_2_fu_240_C_array_d0,
        Ar_array_address0 => grp_k2c_dot_2_fu_240_Ar_array_address0,
        Ar_array_ce0 => grp_k2c_dot_2_fu_240_Ar_array_ce0,
        Ar_array_q0 => input_array_q0,
        Ar_ndim_read => input_ndim_read,
        Ar_numel_read => input_numel_read,
        Ar_shape_address0 => grp_k2c_dot_2_fu_240_Ar_shape_address0,
        Ar_shape_ce0 => grp_k2c_dot_2_fu_240_Ar_shape_ce0,
        Ar_shape_q0 => input_shape_q0,
        B_array_address0 => grp_k2c_dot_2_fu_240_B_array_address0,
        B_array_ce0 => grp_k2c_dot_2_fu_240_B_array_ce0,
        B_array_q0 => kernel_array_q0,
        B_shape_address0 => grp_k2c_dot_2_fu_240_B_shape_address0,
        B_shape_ce0 => grp_k2c_dot_2_fu_240_B_shape_ce0,
        B_shape_q0 => kernel_shape_q0,
        p_read4 => tmp_18_reg_475,
        fwork_address0 => grp_k2c_dot_2_fu_240_fwork_address0,
        fwork_ce0 => grp_k2c_dot_2_fu_240_fwork_ce0,
        fwork_we0 => grp_k2c_dot_2_fu_240_fwork_we0,
        fwork_d0 => grp_k2c_dot_2_fu_240_fwork_d0,
        fwork_q0 => fwork_q0,
        fwork_address1 => grp_k2c_dot_2_fu_240_fwork_address1,
        fwork_ce1 => grp_k2c_dot_2_fu_240_fwork_ce1,
        fwork_q1 => fwork_q1);

    face_classifier_cbkb_U28 : component face_classifier_cbkb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => grp_fu_261_p0,
        din1 => grp_fu_261_p1,
        dout => grp_fu_261_p2);

    face_classifier_ccud_U29 : component face_classifier_ccud
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => input_array_q0,
        din1 => kernel_array_q0,
        dout => tmp_24_fu_269_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_k2c_dot_2_fu_240_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_k2c_dot_2_fu_240_ap_start_reg <= ap_const_logic_0;
            else
                if (((tmp_fu_276_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_k2c_dot_2_fu_240_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_k2c_dot_2_fu_240_ap_ready = ap_const_logic_1)) then 
                    grp_k2c_dot_2_fu_240_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_i_reg_172_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_i_fu_353_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                i_i_reg_172 <= i_s_fu_375_p2;
            elsif (((grp_k2c_dot_2_fu_240_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                i_i_reg_172 <= ap_const_lv6_0;
            end if; 
        end if;
    end process;

    i_reg_184_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond1_fu_400_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                i_reg_184 <= i_20_reg_511;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                i_reg_184 <= ap_const_lv64_0;
            end if; 
        end if;
    end process;

    j_i_reg_195_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_fu_313_p2 = ap_const_lv1_1) and (tmp_reg_471 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                j_i_reg_195 <= ap_const_lv7_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                j_i_reg_195 <= j_11_reg_529;
            end if; 
        end if;
    end process;

    j_reg_206_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_fu_425_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
                j_reg_206 <= j_9_reg_583;
            elsif (((exitcond2_fu_323_p2 = ap_const_lv1_0) and (tmp_reg_471 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                j_reg_206 <= ap_const_lv64_0;
            end if; 
        end if;
    end process;

    k_reg_229_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                k_reg_229 <= k_2_reg_606;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                k_reg_229 <= ap_const_lv64_0;
            end if; 
        end if;
    end process;

    storemerge_reg_218_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                storemerge_reg_218 <= grp_fu_261_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                storemerge_reg_218 <= bias_array_q0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_reg_471 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                i_20_reg_511 <= i_20_fu_328_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_reg_471 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    i_i_cast_reg_500(6 downto 0) <= i_i_cast_fu_309_p1(6 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_fu_276_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                icmp_reg_480 <= icmp_fu_299_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                innerdim_reg_565 <= kernel_shape_q1;
                outcols_reg_554 <= kernel_shape_q0;
                outrows1_reg_549 <= outrows1_fu_381_p3;
                tmp_70_reg_559 <= tmp_70_fu_388_p1;
                tmp_71_reg_570 <= tmp_71_fu_392_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond2_fu_323_p2 = ap_const_lv1_0) and (tmp_reg_471 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                inneridx_reg_521 <= inneridx_fu_339_p2;
                outrowidx_reg_516 <= outrowidx_fu_334_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                j_11_reg_529 <= j_11_fu_359_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                j_9_reg_583 <= j_9_fu_405_p2;
                tmp_73_reg_575 <= tmp_73_fu_396_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                k_2_reg_606 <= k_2_fu_430_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_i_fu_353_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    output_array_addr_3_reg_539(7 downto 0) <= tmp_i_cast_fu_370_p1(19 - 1 downto 0)(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond1_fu_400_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                output_array_addr_reg_593 <= tmp_19_cast_fu_416_p1(19 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_fu_276_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                tmp_18_reg_475 <= tmp_18_fu_282_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                tmp_reg_471 <= tmp_fu_276_p2;
            end if;
        end if;
    end process;
    i_i_cast_reg_500(7) <= '0';
    output_array_addr_3_reg_539(18 downto 8) <= "00000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, tmp_fu_276_p2, tmp_reg_471, ap_CS_fsm_state3, exitcond2_fu_323_p2, ap_CS_fsm_state4, exitcond_i_fu_353_p2, ap_CS_fsm_state7, exitcond1_fu_400_p2, ap_CS_fsm_state9, exitcond_fu_425_p2, grp_k2c_dot_2_fu_240_ap_done, ap_CS_fsm_state2, tmp_i_fu_313_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((tmp_fu_276_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                elsif (((tmp_fu_276_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((grp_k2c_dot_2_fu_240_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (((exitcond2_fu_323_p2 = ap_const_lv1_1) and (tmp_reg_471 = ap_const_lv1_1)) or ((tmp_i_fu_313_p2 = ap_const_lv1_0) and (tmp_reg_471 = ap_const_lv1_0))))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                elsif (((exitcond2_fu_323_p2 = ap_const_lv1_0) and (tmp_reg_471 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                if (((exitcond_i_fu_353_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state7 => 
                if (((exitcond1_fu_400_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                if (((exitcond_fu_425_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, tmp_reg_471, ap_CS_fsm_state3, exitcond2_fu_323_p2, tmp_i_fu_313_p2)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_logic_1 = ap_CS_fsm_state3) and (((exitcond2_fu_323_p2 = ap_const_lv1_1) and (tmp_reg_471 = ap_const_lv1_1)) or ((tmp_i_fu_313_p2 = ap_const_lv1_0) and (tmp_reg_471 = ap_const_lv1_0)))))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(tmp_reg_471, ap_CS_fsm_state3, exitcond2_fu_323_p2, tmp_i_fu_313_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (((exitcond2_fu_323_p2 = ap_const_lv1_1) and (tmp_reg_471 = ap_const_lv1_1)) or ((tmp_i_fu_313_p2 = ap_const_lv1_0) and (tmp_reg_471 = ap_const_lv1_0))))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    bias_array_address0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state7, j_reg_206, j_i_cast1_fu_344_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            bias_array_address0 <= j_reg_206(19 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            bias_array_address0 <= j_i_cast1_fu_344_p1(19 - 1 downto 0);
        else 
            bias_array_address0 <= "XXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    bias_array_ce0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            bias_array_ce0 <= ap_const_logic_1;
        else 
            bias_array_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exitcond1_fu_400_p2 <= "1" when (j_reg_206 = outcols_reg_554) else "0";
    exitcond2_fu_323_p2 <= "1" when (i_reg_184 = outrows1_reg_549) else "0";
    exitcond_fu_425_p2 <= "1" when (k_reg_229 = innerdim_reg_565) else "0";
    exitcond_i_fu_353_p2 <= "1" when (j_i_reg_195 = ap_const_lv7_64) else "0";
    fwork_address0 <= grp_k2c_dot_2_fu_240_fwork_address0;
    fwork_address1 <= grp_k2c_dot_2_fu_240_fwork_address1;
    fwork_ce0 <= grp_k2c_dot_2_fu_240_fwork_ce0;
    fwork_ce1 <= grp_k2c_dot_2_fu_240_fwork_ce1;
    fwork_d0 <= grp_k2c_dot_2_fu_240_fwork_d0;
    fwork_we0 <= grp_k2c_dot_2_fu_240_fwork_we0;

    grp_fu_261_p0_assign_proc : process(output_array_q0, ap_CS_fsm_state10, ap_CS_fsm_state5, storemerge_reg_218)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_261_p0 <= storemerge_reg_218;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_261_p0 <= output_array_q0;
        else 
            grp_fu_261_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_261_p1_assign_proc : process(bias_array_q0, ap_CS_fsm_state10, ap_CS_fsm_state5, tmp_24_fu_269_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_261_p1 <= tmp_24_fu_269_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_261_p1 <= bias_array_q0;
        else 
            grp_fu_261_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_k2c_dot_2_fu_240_ap_start <= grp_k2c_dot_2_fu_240_ap_start_reg;
    i_20_fu_328_p2 <= std_logic_vector(unsigned(ap_const_lv64_1) + unsigned(i_reg_184));
        i_i_cast3_fu_305_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(i_i_reg_172),7));

    i_i_cast_fu_309_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_i_cast3_fu_305_p1),8));
    i_s_fu_375_p2 <= std_logic_vector(signed(i_i_reg_172) + signed(ap_const_lv6_24));
    icmp_fu_299_p2 <= "0" when (tmp_69_fu_289_p4 = ap_const_lv63_0) else "1";
    inneridx_fu_339_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(tmp_71_reg_570) * signed(tmp_72_fu_319_p1))), 20));

    input_array_address0_assign_proc : process(ap_CS_fsm_state9, grp_k2c_dot_2_fu_240_Ar_array_address0, ap_CS_fsm_state2, tmp_21_cast_fu_441_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            input_array_address0 <= tmp_21_cast_fu_441_p1(19 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            input_array_address0 <= grp_k2c_dot_2_fu_240_Ar_array_address0;
        else 
            input_array_address0 <= "XXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    input_array_ce0_assign_proc : process(ap_CS_fsm_state9, grp_k2c_dot_2_fu_240_Ar_array_ce0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            input_array_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            input_array_ce0 <= grp_k2c_dot_2_fu_240_Ar_array_ce0;
        else 
            input_array_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    input_shape_address0_assign_proc : process(ap_CS_fsm_state1, tmp_fu_276_p2, grp_k2c_dot_2_fu_240_Ar_shape_address0, ap_CS_fsm_state2)
    begin
        if (((tmp_fu_276_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            input_shape_address0 <= ap_const_lv64_0(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            input_shape_address0 <= grp_k2c_dot_2_fu_240_Ar_shape_address0;
        else 
            input_shape_address0 <= "XXX";
        end if; 
    end process;


    input_shape_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, tmp_fu_276_p2, grp_k2c_dot_2_fu_240_Ar_shape_ce0, ap_CS_fsm_state2)
    begin
        if (((tmp_fu_276_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
            input_shape_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            input_shape_ce0 <= grp_k2c_dot_2_fu_240_Ar_shape_ce0;
        else 
            input_shape_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    j_11_fu_359_p2 <= std_logic_vector(unsigned(j_i_reg_195) + unsigned(ap_const_lv7_1));
    j_9_fu_405_p2 <= std_logic_vector(unsigned(ap_const_lv64_1) + unsigned(j_reg_206));
    j_i_cast1_fu_344_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_i_reg_195),64));
    j_i_cast_fu_349_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_i_reg_195),8));
    k_2_fu_430_p2 <= std_logic_vector(unsigned(ap_const_lv64_1) + unsigned(k_reg_229));

    kernel_array_address0_assign_proc : process(ap_CS_fsm_state9, grp_k2c_dot_2_fu_240_B_array_address0, ap_CS_fsm_state2, tmp_23_cast_fu_456_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            kernel_array_address0 <= tmp_23_cast_fu_456_p1(19 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            kernel_array_address0 <= grp_k2c_dot_2_fu_240_B_array_address0;
        else 
            kernel_array_address0 <= "XXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    kernel_array_ce0_assign_proc : process(ap_CS_fsm_state9, grp_k2c_dot_2_fu_240_B_array_ce0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            kernel_array_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            kernel_array_ce0 <= grp_k2c_dot_2_fu_240_B_array_ce0;
        else 
            kernel_array_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    kernel_shape_address0_assign_proc : process(ap_CS_fsm_state1, tmp_fu_276_p2, grp_k2c_dot_2_fu_240_B_shape_address0, ap_CS_fsm_state2)
    begin
        if (((tmp_fu_276_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            kernel_shape_address0 <= ap_const_lv64_1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            kernel_shape_address0 <= grp_k2c_dot_2_fu_240_B_shape_address0;
        else 
            kernel_shape_address0 <= "XXX";
        end if; 
    end process;

    kernel_shape_address1 <= ap_const_lv64_0(3 - 1 downto 0);

    kernel_shape_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, tmp_fu_276_p2, grp_k2c_dot_2_fu_240_B_shape_ce0, ap_CS_fsm_state2)
    begin
        if (((tmp_fu_276_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
            kernel_shape_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            kernel_shape_ce0 <= grp_k2c_dot_2_fu_240_B_shape_ce0;
        else 
            kernel_shape_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    kernel_shape_ce1_assign_proc : process(ap_start, ap_CS_fsm_state1, tmp_fu_276_p2)
    begin
        if (((tmp_fu_276_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
            kernel_shape_ce1 <= ap_const_logic_1;
        else 
            kernel_shape_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    output_array_address0_assign_proc : process(ap_CS_fsm_state4, output_array_addr_3_reg_539, output_array_addr_reg_593, ap_CS_fsm_state9, grp_k2c_dot_2_fu_240_C_array_address0, ap_CS_fsm_state2, ap_CS_fsm_state5, tmp_i_cast_fu_370_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            output_array_address0 <= output_array_addr_reg_593;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            output_array_address0 <= output_array_addr_3_reg_539;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            output_array_address0 <= tmp_i_cast_fu_370_p1(19 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_array_address0 <= grp_k2c_dot_2_fu_240_C_array_address0;
        else 
            output_array_address0 <= "XXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    output_array_ce0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state9, grp_k2c_dot_2_fu_240_C_array_ce0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            output_array_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_array_ce0 <= grp_k2c_dot_2_fu_240_C_array_ce0;
        else 
            output_array_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_array_d0_assign_proc : process(ap_CS_fsm_state9, grp_fu_261_p2, grp_k2c_dot_2_fu_240_C_array_d0, ap_CS_fsm_state2, ap_CS_fsm_state5, storemerge_reg_218)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            output_array_d0 <= storemerge_reg_218;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            output_array_d0 <= grp_fu_261_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_array_d0 <= grp_k2c_dot_2_fu_240_C_array_d0;
        else 
            output_array_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    output_array_we0_assign_proc : process(ap_CS_fsm_state9, grp_k2c_dot_2_fu_240_C_array_we0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            output_array_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_array_we0 <= grp_k2c_dot_2_fu_240_C_array_we0;
        else 
            output_array_we0 <= ap_const_logic_0;
        end if; 
    end process;

    outrowidx_fu_334_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(tmp_70_reg_559) * signed(tmp_72_fu_319_p1))), 20));
    outrows1_fu_381_p3 <= 
        input_shape_q0 when (icmp_reg_480(0) = '1') else 
        ap_const_lv64_1;
    tmp_18_fu_282_p2 <= std_logic_vector(unsigned(input_ndim_read) + unsigned(ap_const_lv64_FFFFFFFFFFFFFFFF));
    tmp_19_cast_fu_416_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_19_fu_411_p2),64));
    tmp_19_fu_411_p2 <= std_logic_vector(unsigned(tmp_73_fu_396_p1) + unsigned(outrowidx_reg_516));
    tmp_21_cast_fu_441_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_21_fu_436_p2),64));
    tmp_21_fu_436_p2 <= std_logic_vector(signed(tmp_74_fu_421_p1) + signed(inneridx_reg_521));
    tmp_22_fu_446_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(tmp_70_reg_559) * signed(tmp_74_fu_421_p1))), 20));
    tmp_23_cast_fu_456_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_23_fu_451_p2),64));
    tmp_23_fu_451_p2 <= std_logic_vector(unsigned(tmp_22_fu_446_p2) + unsigned(tmp_73_reg_575));
    tmp_69_fu_289_p4 <= input_ndim_read(63 downto 1);
    tmp_70_fu_388_p1 <= kernel_shape_q0(20 - 1 downto 0);
    tmp_71_fu_392_p1 <= kernel_shape_q1(20 - 1 downto 0);
    tmp_72_fu_319_p1 <= i_reg_184(20 - 1 downto 0);
    tmp_73_fu_396_p1 <= j_reg_206(20 - 1 downto 0);
    tmp_74_fu_421_p1 <= k_reg_229(20 - 1 downto 0);
    tmp_fu_276_p2 <= "1" when (unsigned(input_ndim_read) < unsigned(ap_const_lv64_3)) else "0";
    tmp_i_42_fu_365_p2 <= std_logic_vector(unsigned(j_i_cast_fu_349_p1) + unsigned(i_i_cast_reg_500));
    tmp_i_cast_fu_370_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_i_42_fu_365_p2),64));
    tmp_i_fu_313_p2 <= "1" when (unsigned(i_i_reg_172) < unsigned(ap_const_lv6_24)) else "0";
end behav;
