$date
	Wed Oct 30 15:07:32 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module BU_tb $end
$var wire 1 ! NextPCSrc $end
$var reg 5 " BrOp [4:0] $end
$var reg 32 # o_rs1 [31:0] $end
$var reg 32 $ o_rs2 [31:0] $end
$scope module bu $end
$var wire 5 % BrOp [4:0] $end
$var wire 32 & o_rs1 [31:0] $end
$var wire 32 ' o_rs2 [31:0] $end
$var reg 1 ! NextPCSrc $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b101 '
b1010 &
b1000 %
b101 $
b1010 #
b1000 "
0!
$end
#10
b1001 "
b1001 %
b1111 $
b1111 '
b1111 #
b1111 &
#20
b1100 "
b1100 %
b100 $
b100 '
b101 #
b101 &
#30
b1101 "
b1101 %
b100000 $
b100000 '
b1111 #
b1111 &
#40
1!
b1110 "
b1110 %
b1010 $
b1010 '
b101 #
b101 &
#50
b1111 "
b1111 %
b101 $
b101 '
b1010 #
b1010 &
#60
x!
b0 "
b0 %
b0 $
b0 '
b0 #
b0 &
#70
0!
b1110 "
b1110 %
b1010 $
b1010 '
b11111111111111111111111111111011 #
b11111111111111111111111111111011 &
#80
1!
b1100 "
b1100 %
b0 $
b0 '
#90
