// Seed: 508877146
module module_0 (
    input uwire id_0
    , id_9,
    output wor id_1,
    output supply1 id_2,
    input tri1 id_3,
    input uwire id_4,
    input tri id_5,
    output supply1 id_6,
    input supply0 id_7
);
  assign id_9 = 1;
  for (id_10 = id_10; 1'b0; id_1 = id_7) begin
    always begin
      disable id_11;
    end
    wire id_12;
  end
  assign id_2 = 1;
  assign {"", 1, id_0 - 1'h0} = 1;
  assign id_10 = 1;
  wire id_13;
  always id_9 = 1;
endmodule
module module_1 (
    output wire id_0,
    input uwire id_1,
    input wand id_2,
    input supply1 id_3,
    output wand id_4,
    input tri id_5,
    input uwire id_6,
    output supply1 id_7,
    input tri1 id_8,
    input supply0 id_9
);
  wire id_11;
  always_latch id_0 = 1'h0;
  assign id_0 = id_1;
  module_0(
      id_2, id_7, id_7, id_9, id_9, id_1, id_4, id_8
  );
endmodule
