INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2 opened at Fri Aug 22 22:01:11 UTC 2025
Command     open_solution done; 0.47 sec.
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command       ap_part_info done; 140.79 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Command               ap_source done; 0.3 sec.
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Command               ap_source done; 0.11 sec.
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Command               ap_source done; 0.29 sec.
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Command               ap_source done; 0.18 sec.
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Command               ap_source done; 0.29 sec.
Command             ap_source done; 1.5 sec.
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Command             ap_source done; 0.3 sec.
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Command           ap_source done; 2.46 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Command             ap_source done; 0.11 sec.
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Command               ap_source done; 0.3 sec.
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Command             ap_source done; 0.5 sec.
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command             ap_source done; 0.26 sec.
Command           ap_source done; 1.03 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Command           ap_source done; 0.77 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command         import_lib done; 4.76 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Command             ap_source done; 0.34 sec.
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Command             ap_source done; 0.12 sec.
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Command             ap_source done; 0.23 sec.
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Command               ap_source done; 0.27 sec.
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Command               ap_source done; 0.43 sec.
Command             ap_source done; 0.8 sec.
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Command             ap_source done; 0.31 sec.
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Command             ap_source done; 0.49 sec.
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Command             ap_source done; 0.35 sec.
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.29 sec.
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.12 sec.
Command           ap_source done; 3.65 sec.
Command         ap_source done; 3.72 sec.
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 8.84 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Command           ap_source done; 0.33 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command           ap_source done; 0.13 sec.
Command         import_lib done; 0.84 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Command           ap_source done; 0.11 sec.
Command         ap_source done; 0.24 sec.
Command       add_library done; 1.17 sec.
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 151.46 sec.
Execute     create_clock -period 10 -name default 
Execute       config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     csim_design -clean -O 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       send_msg_by_id ERROR @200-627@ 
ERROR: [HLS 200-627] Cannot find C test bench. Please specify test bench files using 'add_files -tb'.
Command       send_msg_by_id done; 0.3 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 0.83 sec.
Command   ap_source done; error code: 1; 153.35 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2 opened at Fri Aug 22 22:17:12 UTC 2025
Execute       config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.11 sec.
Command       ap_source done; 0.11 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command         ap_part_info done; 1.35 sec.
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute           ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.18 sec.
Execute         add_library xilinx/zynquplus/zynquplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         get_default_platform 
Command       set_part done; 1.68 sec.
Execute       ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       config_chip_info -quiet -speed medium 
Command     open_solution done; 2 sec.
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.2 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.33 sec.
Execute     create_clock -period 10 -name default 
Execute     csim_design -clean -O 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       send_msg_by_id ERROR @200-627@ 
ERROR: [HLS 200-627] Cannot find C test bench. Please specify test bench files using 'add_files -tb'.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 0.23 sec.
Command   ap_source done; error code: 1; 3.68 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2 opened at Fri Aug 22 22:17:36 UTC 2025
Execute       config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.11 sec.
Command       ap_source done; 0.11 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command         ap_part_info done; 1.35 sec.
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute           ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.2 sec.
Execute         add_library xilinx/zynquplus/zynquplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         get_default_platform 
Command       set_part done; 1.69 sec.
Execute       ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       config_chip_info -quiet -speed medium 
Command     open_solution done; 2.03 sec.
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.18 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.33 sec.
Execute     create_clock -period 10 -name default 
Execute     csim_design -clean -O 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       send_msg_by_id ERROR @200-627@ 
ERROR: [HLS 200-627] Cannot find C test bench. Please specify test bench files using 'add_files -tb'.
Command       send_msg_by_id done; 0.17 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 0.64 sec.
Command   ap_source done; error code: 1; 3.85 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2 opened at Fri Aug 22 22:21:42 UTC 2025
Execute       config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.11 sec.
Command       ap_source done; 0.11 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command         ap_part_info done; 1.34 sec.
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute           ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.35 sec.
Execute         add_library xilinx/zynquplus/zynquplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         get_default_platform 
Command       set_part done; 1.85 sec.
Execute       ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       config_chip_info -quiet -speed medium 
Command     open_solution done; 2.35 sec.
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.19 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Command       add_library done; 0.23 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.51 sec.
Execute     create_clock -period 10 -name default 
Command     create_clock done; 0.14 sec.
Execute     csim_design -clean -O 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute       is_xip /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/bnn-library.h 
Execute       is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/bnn-library.h 
Execute       is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp 
Execute       is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp 
Execute       is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/memdata.h 
Execute       is_xip /home/coder/Desktop/s2n2/convSNN/memdata.h 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_weights.hpp 
Execute       is_xip /home/coder/Desktop/s2n2/convSNN/fc1_weights.hpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute       is_xip /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute       is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 31.75 sec.
Command   ap_source done; error code: 1; 35.29 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2 opened at Fri Aug 22 22:27:23 UTC 2025
Execute       config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute       open_platform DefaultPlatform 
Execute       import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command         ap_part_info done; 1.37 sec.
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute           ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.36 sec.
Execute         add_library xilinx/zynquplus/zynquplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         get_default_platform 
Command       set_part done; 1.87 sec.
Execute       ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       config_chip_info -quiet -speed medium 
Command     open_solution done; 2.36 sec.
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.22 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Command       add_library done; 0.23 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.54 sec.
Execute     create_clock -period 10 -name default 
Execute     csim_design -clean -O 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute       is_xip /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/bnn-library.h 
Execute       is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/bnn-library.h 
Execute       is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp 
Execute       is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp 
Execute       is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/memdata.h 
Execute       is_xip /home/coder/Desktop/s2n2/convSNN/memdata.h 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_weights.hpp 
Execute       is_xip /home/coder/Desktop/s2n2/convSNN/fc1_weights.hpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute       is_xip /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute       is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 24.44 sec.
Command   ap_source done; error code: 1; 27.82 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2 opened at Fri Aug 22 22:29:57 UTC 2025
Execute       config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute       open_platform DefaultPlatform 
Execute       import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command         ap_part_info done; 1.35 sec.
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute           ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.36 sec.
Execute         add_library xilinx/zynquplus/zynquplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         get_default_platform 
Command       set_part done; 1.86 sec.
Execute       ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       config_chip_info -quiet -speed medium 
Command     open_solution done; 2.36 sec.
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.34 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.5 sec.
Execute     create_clock -period 10 -name default 
Execute     csim_design -clean -O 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute       is_xip /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/bnn-library.h 
Execute       is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/bnn-library.h 
Execute       is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp 
Execute       is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp 
Execute       is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/memdata.h 
Execute       is_xip /home/coder/Desktop/s2n2/convSNN/memdata.h 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_weights.hpp 
Execute       is_xip /home/coder/Desktop/s2n2/convSNN/fc1_weights.hpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute       is_xip /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute       is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 2.16 sec.
Command   ap_source done; error code: 1; 5.57 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2 opened at Fri Aug 22 22:31:29 UTC 2025
Execute       config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.11 sec.
Command       ap_source done; 0.11 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command         ap_part_info done; 1.39 sec.
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute           ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.2 sec.
Execute         add_library xilinx/zynquplus/zynquplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         get_default_platform 
Command       set_part done; 1.74 sec.
Execute       ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       config_chip_info -quiet -speed medium 
Command     open_solution done; 2.06 sec.
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.19 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Command       add_library done; 0.27 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.55 sec.
Execute     create_clock -period 10 -name default 
Command     create_clock done; 0.15 sec.
Execute     csim_design -clean -O 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute       is_xip /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/bnn-library.h 
Execute       is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/bnn-library.h 
Execute       is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp 
Execute       is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp 
Execute       is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/memdata.h 
Execute       is_xip /home/coder/Desktop/s2n2/convSNN/memdata.h 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_weights.hpp 
Execute       is_xip /home/coder/Desktop/s2n2/convSNN/fc1_weights.hpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute       is_xip /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute       is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 0.76 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 6.89 sec.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
WARNING: [HLS 200-40] Cannot find source file ../finn-hlslib-lif/weights.hpp; skipping it.
WARNING: [HLS 200-40] Cannot find source file memdata.h; skipping it.
WARNING: [HLS 200-40] Cannot find source file fc2_weights.hpp; skipping it.
WARNING: [HLS 200-40] Cannot find source file fc2_top.cpp; skipping it.
WARNING: [HLS 200-40] Cannot find source file fc2_tb.cpp; skipping it.
WARNING: [HLS 200-40] Cannot find source file fc1_weights.hpp; skipping it.
WARNING: [HLS 200-40] Cannot find source file fc1_top.cpp; skipping it.
WARNING: [HLS 200-40] Cannot find source file fc1_tb.cpp; skipping it.
WARNING: [HLS 200-40] Cannot find source file conv1_weights.hpp; skipping it.
WARNING: [HLS 200-40] Cannot find source file conv1_top.cpp; skipping it.
WARNING: [HLS 200-40] Cannot find source file conv1_tb.cpp; skipping it.
WARNING: [HLS 200-40] Cannot find source file configSNN.h; skipping it.
INFO: [HLS 200-10] Analyzing design file '/home/coder/Desktop/s2n2/convSNN/fc1_top.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp as C++
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx2/Vivado/2020.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "/home/coder/Desktop/s2n2/convSNN/fc1_top.cpp"   -std=c++0x -I/home/coder/Desktop/s2n2/finn-hlslib-lif  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx2/Vivado/2020.1/common/technology/autopilot" -I "/tools/Xilinx2/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.pp.0.cpp" 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx2/Vivado/2020.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp -std=c++0x -I/home/coder/Desktop/s2n2/finn-hlslib-lif -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx2/Vivado/2020.1/common/technology/autopilot -I /tools/Xilinx2/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.pp.0.cpp
Command         clang done; 39.46 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.pp.0.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 3.86 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx2/Vivado/2020.1/lnx64/tools/gcc" -hls  -std=c++0x -I/home/coder/Desktop/s2n2/finn-hlslib-lif  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx2/Vivado/2020.1/common/technology/autopilot" -I "/tools/Xilinx2/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.pp.0.cpp"  -o "/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/useless.bc"  
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx2/Vivado/2020.1/lnx64/tools/gcc -hls -std=c++0x -I/home/coder/Desktop/s2n2/finn-hlslib-lif -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx2/Vivado/2020.1/common/technology/autopilot -I /tools/Xilinx2/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.pp.0.cpp -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/useless.bc
Command         clang done; 2.12 sec.
INFO-FLOW: Done: GCC PP time: 45.4 seconds per iteration
Execute         source /tools/Xilinx2/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Command         ap_source done; 0.12 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Command           ap_source done; 0.11 sec.
Command         ap_source done; 0.37 sec.
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.pp.0.cpp std=c++0x -directive=/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/.systemc_flag -quiet -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.81 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.pp.0.cpp std=c++0x -directive=/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/all.directive.json -quiet -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.81 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/xilinx-dataflow-lawyer.fc1_top.pp.0.cpp.diag.yml /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/xilinx-dataflow-lawyer.fc1_top.pp.0.cpp.out.log 2> /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/xilinx-dataflow-lawyer.fc1_top.pp.0.cpp.err.log 
Command         ap_eval done; 2.81 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command         ap_source done; 0.23 sec.
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp:40:9
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp:41:9
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp:44:9
Execute         send_msg_by_id WARNING @200-471@%s%s 3 /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/tidy-3.1.fc1_top.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/tidy-3.1.fc1_top.pp.0.cpp.out.log 2> /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/tidy-3.1.fc1_top.pp.0.cpp.err.log 
Command           ap_eval done; 1.01 sec.
Execute           ap_eval exec -ignorestderr /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/xilinx-legacy-rewriter.fc1_top.pp.0.cpp.out.log 2> /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/xilinx-legacy-rewriter.fc1_top.pp.0.cpp.err.log 
Command           ap_eval done; 2.2 sec.
Command         tidy_31 done; 3.21 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 7.3 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.47 sec.
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /tools/Xilinx2/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.pragma.2.cpp"  -std=c++0x -I/home/coder/Desktop/s2n2/finn-hlslib-lif  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx2/Vivado/2020.1/common/technology/autopilot" -I "/tools/Xilinx2/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.bc" 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx2/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.pragma.2.cpp -std=c++0x -I/home/coder/Desktop/s2n2/finn-hlslib-lif -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx2/Vivado/2020.1/common/technology/autopilot -I /tools/Xilinx2/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.bc
Command         clang done; 2.19 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.g.bc -hls-opt -except-internalize fc1_top -L/tools/Xilinx2/Vivado/2020.1/lnx64/lib -lhlsm -lhlsmc++ -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/a.g 
Command         llvm-ld done; 5.78 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:22 ; elapsed = 00:01:16 . Memory (MB): peak = 1696.543 ; gain = 1294.723 ; free physical = 203247 ; free virtual = 432441
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:22 ; elapsed = 00:01:16 . Memory (MB): peak = 1696.543 ; gain = 1294.723 ; free physical = 203247 ; free virtual = 432441
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/a.pp.bc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/a.pp.0.bc -disable-opt -L/tools/Xilinx2/Vivado/2020.1/lnx64/lib -lfloatconversion -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/a.g.0 
Command           llvm-ld done; 2.44 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -stream-depth-lower -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top fc1_top -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/a.g.0.bc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'FixedPointWeightsSp<16u, ap_int<32>, 8u, 160u>::weights' into 'Matrix_Vector_Activate_Batch<320u, 64u, 16u, 16u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 1u, ap_uint<320>, ap_uint<64>, FixedPointWeightsSp<16u, ap_int<32>, 8u, 160u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:178).
INFO: [XFORM 203-603] Inlining function 'FixedPointWeightsSp<16u, ap_int<32>, 8u, 160u>::TileIndex::operator[]' into 'Matrix_Vector_Activate_Batch<320u, 64u, 16u, 16u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 1u, ap_uint<320>, ap_uint<64>, FixedPointWeightsSp<16u, ap_int<32>, 8u, 160u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:189).
INFO: [XFORM 203-603] Inlining function 'FixedPointWeightsSp<16u, ap_int<32>, 8u, 160u>::TileIndex::operator[]' into 'Matrix_Vector_Activate_Batch<320u, 64u, 16u, 16u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 1u, ap_uint<320>, ap_uint<64>, FixedPointWeightsSp<16u, ap_int<32>, 8u, 160u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:186).
INFO: [XFORM 203-603] Inlining function 'Slice<ap_uint<1>, 1u>::operator()<ap_uint<64> >' into 'Matrix_Vector_Activate_Batch<320u, 64u, 16u, 16u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 1u, ap_uint<320>, ap_uint<64>, FixedPointWeightsSp<16u, ap_int<32>, 8u, 160u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:199).
INFO: [XFORM 203-603] Inlining function 'Slice<ap_uint<1>, 1u>::Container<ap_uint<64> >::operator[]' into 'Matrix_Vector_Activate_Batch<320u, 64u, 16u, 16u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 1u, ap_uint<320>, ap_uint<64>, FixedPointWeightsSp<16u, ap_int<32>, 8u, 160u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:203).
INFO: [XFORM 203-603] Inlining function 'Slice<ap_uint<1>, 1u>::Container<ap_uint<64> >::operator ap_uint<64> const&' into 'Matrix_Vector_Activate_Batch<320u, 64u, 16u, 16u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 1u, ap_uint<320>, ap_uint<64>, FixedPointWeightsSp<16u, ap_int<32>, 8u, 160u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:207).
Command           transform done; 0.53 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:23 ; elapsed = 00:01:19 . Memory (MB): peak = 1696.543 ; gain = 1294.723 ; free physical = 203226 ; free virtual = 432426
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/a.g.1.bc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'Matrix_Vector_Activate_Batch<320u, 64u, 16u, 16u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 1u, ap_uint<320>, ap_uint<64>, FixedPointWeightsSp<16u, ap_int<32>, 8u, 160u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:202) automatically.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/a.g.2.prechk.bc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp:204: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command           transform done; 0.14 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:23 ; elapsed = 00:01:19 . Memory (MB): peak = 1696.543 ; gain = 1294.723 ; free physical = 203208 ; free virtual = 432409
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/a.g.1.bc to /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/a.o.1.bc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:147) in function 'Matrix_Vector_Activate_Batch<320u, 64u, 16u, 16u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 1u, ap_uint<320>, ap_uint<64>, FixedPointWeightsSp<16u, ap_int<32>, 8u, 160u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:166) in function 'Matrix_Vector_Activate_Batch<320u, 64u, 16u, 16u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 1u, ap_uint<320>, ap_uint<64>, FixedPointWeightsSp<16u, ap_int<32>, 8u, 160u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:184) in function 'Matrix_Vector_Activate_Batch<320u, 64u, 16u, 16u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 1u, ap_uint<320>, ap_uint<64>, FixedPointWeightsSp<16u, ap_int<32>, 8u, 160u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (/home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp:200) in function 'Matrix_Vector_Activate_Batch<320u, 64u, 16u, 16u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 1u, ap_uint<320>, ap_uint<64>, FixedPointWeightsSp<16u, ap_int<32>, 8u, 160u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.2' (/home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp:200) in function 'Matrix_Vector_Activate_Batch<320u, 64u, 16u, 16u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 1u, ap_uint<320>, ap_uint<64>, FixedPointWeightsSp<16u, ap_int<32>, 8u, 160u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:200) in function 'Matrix_Vector_Activate_Batch<320u, 64u, 16u, 16u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 1u, ap_uint<320>, ap_uint<64>, FixedPointWeightsSp<16u, ap_int<32>, 8u, 160u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'inputBuf.V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:127) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'neust.V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) accessed through non-constant indices on dimension 2 (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:204:40), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'neust.V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'accu.V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:136) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'neust.V.0' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.1' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.2' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.3' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.4' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.5' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.6' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.7' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.8' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.9' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.10' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.11' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.12' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.13' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.14' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.15' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.16' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.17' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.18' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.19' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.20' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.21' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.22' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.23' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.24' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.25' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.26' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.27' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.28' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.29' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.30' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.31' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.32' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.33' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.34' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.35' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.36' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.37' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.38' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.39' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.40' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.41' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.42' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.43' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.44' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.45' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.46' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.47' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.48' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.49' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.50' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.51' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.52' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.53' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.54' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.55' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.56' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.57' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.58' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.59' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.60' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.61' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.62' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.63' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-602] Inlining function 'DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'Matrix_Vector_Activate_Batch<320u, 64u, 16u, 16u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 1u, ap_uint<320>, ap_uint<64>, FixedPointWeightsSp<16u, ap_int<32>, 8u, 160u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:202) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'fc1_top', detected/extracted 1 process function(s): 
	 'Matrix_Vector_Activate_Batch<320u, 64u, 16u, 16u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 1u, ap_uint<320>, ap_uint<64>, FixedPointWeightsSp<16u, ap_int<32>, 8u, 160u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>'.
Command           transform done; 4.85 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/a.o.1.tmp.bc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:165:5) to (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:197:5) in function 'Matrix_Vector_Activate_Batch<320u, 64u, 16u, 16u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 1u, ap_uint<320>, ap_uint<64>, FixedPointWeightsSp<16u, ap_int<32>, 8u, 160u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>'... converting 67 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:73:9) to (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:216:5) in function 'Matrix_Vector_Activate_Batch<320u, 64u, 16u, 16u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 1u, ap_uint<320>, ap_uint<64>, FixedPointWeightsSp<16u, ap_int<32>, 8u, 160u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>'... converting 65 basic blocks.
Command           transform done; 0.37 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:01:24 . Memory (MB): peak = 1696.543 ; gain = 1294.723 ; free physical = 203225 ; free virtual = 432429
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/a.o.2.bc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'Matrix_Vector_Activate_Batch<320u, 64u, 16u, 16u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 1u, ap_uint<320>, ap_uint<64>, FixedPointWeightsSp<16u, ap_int<32>, 8u, 160u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' to 'Matrix_Vector_Activa' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:73:46)
Command           transform done; 0.4 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:01:25 . Memory (MB): peak = 1696.543 ; gain = 1294.723 ; free physical = 203174 ; free virtual = 432378
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 9.14 sec.
Command       elaborate done; 74.41 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'fc1_top' ...
Execute         ap_set_top_model fc1_top 
Execute         get_model_list fc1_top -filter all-wo-channel -topdown 
Execute         preproc_iomode -model fc1_top 
Execute         preproc_iomode -model Matrix_Vector_Activa 
Execute         get_model_list fc1_top -filter all-wo-channel 
INFO-FLOW: Model list for configure: Matrix_Vector_Activa fc1_top
INFO-FLOW: Configuring Module : Matrix_Vector_Activa ...
Execute         set_default_model Matrix_Vector_Activa 
Execute         apply_spec_resource_limit Matrix_Vector_Activa 
INFO-FLOW: Configuring Module : fc1_top ...
Execute         set_default_model fc1_top 
Execute         apply_spec_resource_limit fc1_top 
INFO-FLOW: Model list for preprocess: Matrix_Vector_Activa fc1_top
INFO-FLOW: Preprocessing Module: Matrix_Vector_Activa ...
Execute         set_default_model Matrix_Vector_Activa 
Execute         cdfg_preprocess -model Matrix_Vector_Activa 
Execute         rtl_gen_preprocess Matrix_Vector_Activa 
INFO-FLOW: Preprocessing Module: fc1_top ...
Execute         set_default_model fc1_top 
Execute         cdfg_preprocess -model fc1_top 
Execute         rtl_gen_preprocess fc1_top 
INFO-FLOW: Model list for synthesis: Matrix_Vector_Activa fc1_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Matrix_Vector_Activa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Matrix_Vector_Activa 
Execute         schedule -model Matrix_Vector_Activa 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.73 sec.
INFO: [HLS 200-111]  Elapsed time: 85.88 seconds; current allocated memory: 223.622 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/Matrix_Vector_Activa.verbose.sched.rpt 
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/Matrix_Vector_Activa.sched.adb -f 
INFO-FLOW: Finish scheduling Matrix_Vector_Activa.
Execute         set_default_model Matrix_Vector_Activa 
Execute         bind -model Matrix_Vector_Activa 
BIND OPTION: model=Matrix_Vector_Activa
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.39 sec.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 225.063 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/Matrix_Vector_Activa.verbose.bind.rpt 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/Matrix_Vector_Activa.bind.adb -f 
INFO-FLOW: Finish binding Matrix_Vector_Activa.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc1_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model fc1_top 
Execute         schedule -model fc1_top 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 225.180 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.verbose.sched.rpt 
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.sched.adb -f 
INFO-FLOW: Finish scheduling fc1_top.
Execute         set_default_model fc1_top 
Execute         bind -model fc1_top 
BIND OPTION: model=fc1_top
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.47 sec.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 225.243 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.verbose.bind.rpt 
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.bind.adb -f 
INFO-FLOW: Finish binding fc1_top.
Execute         get_model_list fc1_top -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess Matrix_Vector_Activa 
Execute         rtl_gen_preprocess fc1_top 
INFO-FLOW: Model list for RTL generation: Matrix_Vector_Activa fc1_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Matrix_Vector_Activa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Matrix_Vector_Activa -vendor xilinx -mg_file /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/Matrix_Vector_Activa.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'fc1_top_mux_83_16_1_1' to 'fc1_top_mux_83_16bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'fc1_top_mux_83_16bkb': 63 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Matrix_Vector_Activa'.
Command         create_rtl_model done; 0.21 sec.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 228.863 MB.
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl Matrix_Vector_Activa -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/syn/systemc/Matrix_Vector_Activa -synmodules Matrix_Vector_Activa fc1_top 
Execute         gen_rtl Matrix_Vector_Activa -style xilinx -f -lang vhdl -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/syn/vhdl/Matrix_Vector_Activa 
Execute         gen_rtl Matrix_Vector_Activa -style xilinx -f -lang vlog -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/syn/verilog/Matrix_Vector_Activa 
Execute         syn_report -csynth -model Matrix_Vector_Activa -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/syn/report/Matrix_Vector_Activa_csynth.rpt 
Execute         syn_report -rtlxml -model Matrix_Vector_Activa -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/syn/report/Matrix_Vector_Activa_csynth.xml 
Execute         syn_report -verbosereport -model Matrix_Vector_Activa -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/Matrix_Vector_Activa.verbose.rpt 
Command         syn_report done; 0.15 sec.
Execute         db_write -model Matrix_Vector_Activa -f -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/Matrix_Vector_Activa.adb 
Execute         gen_tb_info Matrix_Vector_Activa -p /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/Matrix_Vector_Activa 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc1_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model fc1_top -vendor xilinx -mg_file /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'fc1_top/in_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fc1_top/out_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fc1_top/numReps' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fc1_top' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc1_top'.
Command         create_rtl_model done; 0.54 sec.
INFO: [HLS 200-111]  Elapsed time: 1.55 seconds; current allocated memory: 234.305 MB.
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl fc1_top -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/syn/systemc/fc1_top -synmodules Matrix_Vector_Activa fc1_top 
Execute         gen_rtl fc1_top -istop -style xilinx -f -lang vhdl -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/syn/vhdl/fc1_top 
Execute         gen_rtl fc1_top -istop -style xilinx -f -lang vlog -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/syn/verilog/fc1_top 
Execute         syn_report -csynth -model fc1_top -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/syn/report/fc1_top_csynth.rpt 
Execute         syn_report -rtlxml -model fc1_top -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/syn/report/fc1_top_csynth.xml 
Execute         syn_report -verbosereport -model fc1_top -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.verbose.rpt 
Execute         db_write -model fc1_top -f -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.adb 
Execute         gen_tb_info fc1_top -p /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top 
Execute         export_constraint_db -f -tool general -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.constraint.tcl 
Execute         syn_report -designview -model fc1_top -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.design.xml 
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model fc1_top -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model fc1_top -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks fc1_top 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain fc1_top 
INFO-FLOW: Model list for RTL component generation: Matrix_Vector_Activa fc1_top
INFO-FLOW: Handling components in module [Matrix_Vector_Activa] ... 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/Matrix_Vector_Activa.compgen.tcl 
INFO-FLOW: Found component fc1_top_mux_83_16bkb.
INFO-FLOW: Append model fc1_top_mux_83_16bkb
INFO-FLOW: Handling components in module [fc1_top] ... 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.compgen.tcl 
INFO-FLOW: Append model Matrix_Vector_Activa
INFO-FLOW: Append model fc1_top
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: fc1_top_mux_83_16bkb Matrix_Vector_Activa fc1_top
INFO-FLOW: To file: write model fc1_top_mux_83_16bkb
INFO-FLOW: To file: write model Matrix_Vector_Activa
INFO-FLOW: To file: write model fc1_top
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         syn_report -model fc1_top -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 321.34 MHz
Command         syn_report done; 0.12 sec.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Command           ap_source done; 0.13 sec.
Command         ap_source done; 0.18 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Command         ap_source done; 0.22 sec.
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/Matrix_Vector_Activa.compgen.tcl 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.compgen.tcl 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=fc1_top xml_exists=0
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.rtl_wrap.cfg.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.rtl_wrap.cfg.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.rtl_wrap.cfg.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.tbgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/Matrix_Vector_Activa.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/Matrix_Vector_Activa.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.compgen.tcl 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Command         ap_source done; 0.11 sec.
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/Matrix_Vector_Activa.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.compgen.tcl 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.constraint.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=3
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=3 #gSsdmPorts=8
Execute         source /tools/Xilinx2/Vivado/2020.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Command         ap_source done; 0.17 sec.
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/global.setting.tcl 
Execute         get_config_export -xo 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.tbgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.tbgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.tbgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.rtl_wrap.cfg.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.compgen.dataonly.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.constraint.tcl 
Execute         sc_get_clocks fc1_top 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/Matrix_Vector_Activa.tbgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.tbgen.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:26 ; elapsed = 00:01:32 . Memory (MB): peak = 1696.543 ; gain = 1294.723 ; free physical = 203372 ; free virtual = 432573
INFO: [VHDL 208-304] Generating VHDL RTL for fc1_top.
INFO: [VLOG 209-307] Generating Verilog RTL for fc1_top.
Command       autosyn done; 7.44 sec.
Command     csynth_design done; 81.86 sec.
Execute     cosim_design 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/global.setting.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/global.setting.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/global.setting.tcl 
ERROR: [COSIM 212-41] ../../fc1_tb.cpp is not found.
ERROR: [COSIM 212-41] ../../conv1_tb.cpp is not found.
WARNING: [COSIM 212-42] Please make sure test bench files are set correctly in Vivado HLS project tcl.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
Command     cosim_design done; error code: 2; 0.42 sec.
Command   ap_source done; error code: 1; 92.42 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2 opened at Fri Aug 22 22:46:08 UTC 2025
Execute       config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute       open_platform DefaultPlatform 
Execute       import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command         ap_part_info done; 1.35 sec.
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute           ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.36 sec.
Execute         add_library xilinx/zynquplus/zynquplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         get_default_platform 
Command       set_part done; 1.86 sec.
Execute       ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       config_chip_info -quiet -speed medium 
Command     open_solution done; 2.17 sec.
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.2 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.34 sec.
Execute     create_clock -period 10 -name default 
Execute     csim_design -clean -O 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute       is_xip /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/bnn-library.h 
Execute       is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/bnn-library.h 
Execute       is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp 
Execute       is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp 
Execute       is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/memdata.h 
Execute       is_xip /home/coder/Desktop/s2n2/convSNN/memdata.h 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_weights.hpp 
Execute       is_xip /home/coder/Desktop/s2n2/convSNN/fc1_weights.hpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute       is_xip /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute       is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 0.35 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 6.51 sec.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
WARNING: [HLS 200-40] Cannot find source file ../finn-hlslib-lif/weights.hpp; skipping it.
WARNING: [HLS 200-40] Cannot find source file memdata.h; skipping it.
WARNING: [HLS 200-40] Cannot find source file fc2_weights.hpp; skipping it.
WARNING: [HLS 200-40] Cannot find source file fc2_top.cpp; skipping it.
WARNING: [HLS 200-40] Cannot find source file fc2_tb.cpp; skipping it.
WARNING: [HLS 200-40] Cannot find source file fc1_weights.hpp; skipping it.
WARNING: [HLS 200-40] Cannot find source file fc1_top.cpp; skipping it.
WARNING: [HLS 200-40] Cannot find source file fc1_tb.cpp; skipping it.
WARNING: [HLS 200-40] Cannot find source file conv1_weights.hpp; skipping it.
WARNING: [HLS 200-40] Cannot find source file conv1_top.cpp; skipping it.
WARNING: [HLS 200-40] Cannot find source file conv1_tb.cpp; skipping it.
WARNING: [HLS 200-40] Cannot find source file configSNN.h; skipping it.
INFO: [HLS 200-10] Analyzing design file '/home/coder/Desktop/s2n2/convSNN/fc1_top.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp as C++
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx2/Vivado/2020.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "/home/coder/Desktop/s2n2/convSNN/fc1_top.cpp"   -std=c++0x -I/home/coder/Desktop/s2n2/finn-hlslib-lif  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx2/Vivado/2020.1/common/technology/autopilot" -I "/tools/Xilinx2/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.pp.0.cpp" 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx2/Vivado/2020.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp -std=c++0x -I/home/coder/Desktop/s2n2/finn-hlslib-lif -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx2/Vivado/2020.1/common/technology/autopilot -I /tools/Xilinx2/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.pp.0.cpp
Command         clang done; 1.68 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.pp.0.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.91 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx2/Vivado/2020.1/lnx64/tools/gcc" -hls  -std=c++0x -I/home/coder/Desktop/s2n2/finn-hlslib-lif  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx2/Vivado/2020.1/common/technology/autopilot" -I "/tools/Xilinx2/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.pp.0.cpp"  -o "/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/useless.bc"  
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx2/Vivado/2020.1/lnx64/tools/gcc -hls -std=c++0x -I/home/coder/Desktop/s2n2/finn-hlslib-lif -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx2/Vivado/2020.1/common/technology/autopilot -I /tools/Xilinx2/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.pp.0.cpp -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/useless.bc
Command         clang done; 2.14 sec.
INFO-FLOW: Done: GCC PP time: 4.7 seconds per iteration
Execute         source /tools/Xilinx2/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.pp.0.cpp std=c++0x -directive=/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/.systemc_flag -quiet -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.82 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.pp.0.cpp std=c++0x -directive=/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/all.directive.json -quiet -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.82 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/xilinx-dataflow-lawyer.fc1_top.pp.0.cpp.diag.yml /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/xilinx-dataflow-lawyer.fc1_top.pp.0.cpp.out.log 2> /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/xilinx-dataflow-lawyer.fc1_top.pp.0.cpp.err.log 
Command         ap_eval done; 0.92 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp:40:9
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp:41:9
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp:44:9
Execute         send_msg_by_id WARNING @200-471@%s%s 3 /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/tidy-3.1.fc1_top.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/tidy-3.1.fc1_top.pp.0.cpp.out.log 2> /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/tidy-3.1.fc1_top.pp.0.cpp.err.log 
Command           ap_eval done; 1.01 sec.
Execute           ap_eval exec -ignorestderr /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/xilinx-legacy-rewriter.fc1_top.pp.0.cpp.out.log 2> /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/xilinx-legacy-rewriter.fc1_top.pp.0.cpp.err.log 
Command           ap_eval done; 0.7 sec.
Command         tidy_31 done; 1.72 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 3.6 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.48 sec.
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /tools/Xilinx2/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.pragma.2.cpp"  -std=c++0x -I/home/coder/Desktop/s2n2/finn-hlslib-lif  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx2/Vivado/2020.1/common/technology/autopilot" -I "/tools/Xilinx2/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.bc" 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx2/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.pragma.2.cpp -std=c++0x -I/home/coder/Desktop/s2n2/finn-hlslib-lif -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx2/Vivado/2020.1/common/technology/autopilot -I /tools/Xilinx2/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.bc
Command         clang done; 2.2 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.g.bc -hls-opt -except-internalize fc1_top -L/tools/Xilinx2/Vivado/2020.1/lnx64/lib -lhlsm -lhlsmc++ -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/a.g 
Command         llvm-ld done; 0.91 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1696.543 ; gain = 1294.723 ; free physical = 203190 ; free virtual = 432360
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1696.543 ; gain = 1294.723 ; free physical = 203190 ; free virtual = 432360
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/a.pp.bc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/a.pp.0.bc -f 
Command           transform done; 0.17 sec.
Execute           llvm-ld /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/a.pp.0.bc -disable-opt -L/tools/Xilinx2/Vivado/2020.1/lnx64/lib -lfloatconversion -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/a.g.0 
Command           llvm-ld done; 0.9 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -stream-depth-lower -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top fc1_top -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/a.g.0.bc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'FixedPointWeightsSp<16u, ap_int<32>, 8u, 160u>::weights' into 'Matrix_Vector_Activate_Batch<320u, 64u, 16u, 16u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 1u, ap_uint<320>, ap_uint<64>, FixedPointWeightsSp<16u, ap_int<32>, 8u, 160u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:178).
INFO: [XFORM 203-603] Inlining function 'FixedPointWeightsSp<16u, ap_int<32>, 8u, 160u>::TileIndex::operator[]' into 'Matrix_Vector_Activate_Batch<320u, 64u, 16u, 16u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 1u, ap_uint<320>, ap_uint<64>, FixedPointWeightsSp<16u, ap_int<32>, 8u, 160u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:189).
INFO: [XFORM 203-603] Inlining function 'FixedPointWeightsSp<16u, ap_int<32>, 8u, 160u>::TileIndex::operator[]' into 'Matrix_Vector_Activate_Batch<320u, 64u, 16u, 16u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 1u, ap_uint<320>, ap_uint<64>, FixedPointWeightsSp<16u, ap_int<32>, 8u, 160u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:186).
INFO: [XFORM 203-603] Inlining function 'Slice<ap_uint<1>, 1u>::operator()<ap_uint<64> >' into 'Matrix_Vector_Activate_Batch<320u, 64u, 16u, 16u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 1u, ap_uint<320>, ap_uint<64>, FixedPointWeightsSp<16u, ap_int<32>, 8u, 160u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:199).
INFO: [XFORM 203-603] Inlining function 'Slice<ap_uint<1>, 1u>::Container<ap_uint<64> >::operator[]' into 'Matrix_Vector_Activate_Batch<320u, 64u, 16u, 16u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 1u, ap_uint<320>, ap_uint<64>, FixedPointWeightsSp<16u, ap_int<32>, 8u, 160u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:203).
INFO: [XFORM 203-603] Inlining function 'Slice<ap_uint<1>, 1u>::Container<ap_uint<64> >::operator ap_uint<64> const&' into 'Matrix_Vector_Activate_Batch<320u, 64u, 16u, 16u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 1u, ap_uint<320>, ap_uint<64>, FixedPointWeightsSp<16u, ap_int<32>, 8u, 160u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:207).
Command           transform done; 0.43 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1696.543 ; gain = 1294.723 ; free physical = 203172 ; free virtual = 432342
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/a.g.1.bc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'Matrix_Vector_Activate_Batch<320u, 64u, 16u, 16u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 1u, ap_uint<320>, ap_uint<64>, FixedPointWeightsSp<16u, ap_int<32>, 8u, 160u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:202) automatically.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/a.g.2.prechk.bc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp:204: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1696.543 ; gain = 1294.723 ; free physical = 203167 ; free virtual = 432337
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/a.g.1.bc to /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/a.o.1.bc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:147) in function 'Matrix_Vector_Activate_Batch<320u, 64u, 16u, 16u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 1u, ap_uint<320>, ap_uint<64>, FixedPointWeightsSp<16u, ap_int<32>, 8u, 160u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:166) in function 'Matrix_Vector_Activate_Batch<320u, 64u, 16u, 16u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 1u, ap_uint<320>, ap_uint<64>, FixedPointWeightsSp<16u, ap_int<32>, 8u, 160u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:184) in function 'Matrix_Vector_Activate_Batch<320u, 64u, 16u, 16u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 1u, ap_uint<320>, ap_uint<64>, FixedPointWeightsSp<16u, ap_int<32>, 8u, 160u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (/home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp:200) in function 'Matrix_Vector_Activate_Batch<320u, 64u, 16u, 16u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 1u, ap_uint<320>, ap_uint<64>, FixedPointWeightsSp<16u, ap_int<32>, 8u, 160u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.2' (/home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp:200) in function 'Matrix_Vector_Activate_Batch<320u, 64u, 16u, 16u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 1u, ap_uint<320>, ap_uint<64>, FixedPointWeightsSp<16u, ap_int<32>, 8u, 160u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:200) in function 'Matrix_Vector_Activate_Batch<320u, 64u, 16u, 16u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 1u, ap_uint<320>, ap_uint<64>, FixedPointWeightsSp<16u, ap_int<32>, 8u, 160u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'inputBuf.V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:127) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'neust.V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) accessed through non-constant indices on dimension 2 (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:204:40), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'neust.V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'accu.V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:136) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'neust.V.0' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.1' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.2' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.3' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.4' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.5' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.6' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.7' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.8' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.9' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.10' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.11' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.12' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.13' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.14' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.15' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.16' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.17' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.18' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.19' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.20' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.21' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.22' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.23' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.24' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.25' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.26' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.27' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.28' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.29' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.30' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.31' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.32' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.33' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.34' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.35' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.36' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.37' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.38' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.39' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.40' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.41' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.42' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.43' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.44' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.45' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.46' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.47' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.48' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.49' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.50' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.51' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.52' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.53' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.54' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.55' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.56' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.57' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.58' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.59' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.60' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.61' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.62' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.63' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-602] Inlining function 'DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'Matrix_Vector_Activate_Batch<320u, 64u, 16u, 16u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 1u, ap_uint<320>, ap_uint<64>, FixedPointWeightsSp<16u, ap_int<32>, 8u, 160u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:202) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'fc1_top', detected/extracted 1 process function(s): 
	 'Matrix_Vector_Activate_Batch<320u, 64u, 16u, 16u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 1u, ap_uint<320>, ap_uint<64>, FixedPointWeightsSp<16u, ap_int<32>, 8u, 160u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>'.
Command           transform done; 5.14 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/a.o.1.tmp.bc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:165:5) to (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:197:5) in function 'Matrix_Vector_Activate_Batch<320u, 64u, 16u, 16u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 1u, ap_uint<320>, ap_uint<64>, FixedPointWeightsSp<16u, ap_int<32>, 8u, 160u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>'... converting 67 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:73:9) to (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:216:5) in function 'Matrix_Vector_Activate_Batch<320u, 64u, 16u, 16u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 1u, ap_uint<320>, ap_uint<64>, FixedPointWeightsSp<16u, ap_int<32>, 8u, 160u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>'... converting 65 basic blocks.
Command           transform done; 0.36 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 1696.543 ; gain = 1294.723 ; free physical = 203138 ; free virtual = 432308
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/a.o.2.bc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'Matrix_Vector_Activate_Batch<320u, 64u, 16u, 16u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 1u, ap_uint<320>, ap_uint<64>, FixedPointWeightsSp<16u, ap_int<32>, 8u, 160u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' to 'Matrix_Vector_Activa' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:73:46)
Command           transform done; 0.4 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 1696.543 ; gain = 1294.723 ; free physical = 203103 ; free virtual = 432273
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 7.77 sec.
Command       elaborate done; 23.45 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'fc1_top' ...
Execute         ap_set_top_model fc1_top 
Execute         get_model_list fc1_top -filter all-wo-channel -topdown 
Execute         preproc_iomode -model fc1_top 
Execute         preproc_iomode -model Matrix_Vector_Activa 
Execute         get_model_list fc1_top -filter all-wo-channel 
INFO-FLOW: Model list for configure: Matrix_Vector_Activa fc1_top
INFO-FLOW: Configuring Module : Matrix_Vector_Activa ...
Execute         set_default_model Matrix_Vector_Activa 
Execute         apply_spec_resource_limit Matrix_Vector_Activa 
INFO-FLOW: Configuring Module : fc1_top ...
Execute         set_default_model fc1_top 
Execute         apply_spec_resource_limit fc1_top 
INFO-FLOW: Model list for preprocess: Matrix_Vector_Activa fc1_top
INFO-FLOW: Preprocessing Module: Matrix_Vector_Activa ...
Execute         set_default_model Matrix_Vector_Activa 
Execute         cdfg_preprocess -model Matrix_Vector_Activa 
Execute         rtl_gen_preprocess Matrix_Vector_Activa 
INFO-FLOW: Preprocessing Module: fc1_top ...
Execute         set_default_model fc1_top 
Execute         cdfg_preprocess -model fc1_top 
Execute         rtl_gen_preprocess fc1_top 
INFO-FLOW: Model list for synthesis: Matrix_Vector_Activa fc1_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Matrix_Vector_Activa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Matrix_Vector_Activa 
Execute         schedule -model Matrix_Vector_Activa 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.32 sec.
INFO: [HLS 200-111]  Elapsed time: 34.05 seconds; current allocated memory: 223.719 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/Matrix_Vector_Activa.verbose.sched.rpt 
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/Matrix_Vector_Activa.sched.adb -f 
INFO-FLOW: Finish scheduling Matrix_Vector_Activa.
Execute         set_default_model Matrix_Vector_Activa 
Execute         bind -model Matrix_Vector_Activa 
BIND OPTION: model=Matrix_Vector_Activa
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.61 sec.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 225.161 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/Matrix_Vector_Activa.verbose.bind.rpt 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/Matrix_Vector_Activa.bind.adb -f 
Command         db_write done; 0.27 sec.
INFO-FLOW: Finish binding Matrix_Vector_Activa.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc1_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model fc1_top 
Execute         schedule -model fc1_top 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 225.262 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.verbose.sched.rpt 
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.sched.adb -f 
INFO-FLOW: Finish scheduling fc1_top.
Execute         set_default_model fc1_top 
Execute         bind -model fc1_top 
BIND OPTION: model=fc1_top
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.39 sec.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 225.325 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.verbose.bind.rpt 
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.bind.adb -f 
INFO-FLOW: Finish binding fc1_top.
Execute         get_model_list fc1_top -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess Matrix_Vector_Activa 
Execute         rtl_gen_preprocess fc1_top 
INFO-FLOW: Model list for RTL generation: Matrix_Vector_Activa fc1_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Matrix_Vector_Activa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Matrix_Vector_Activa -vendor xilinx -mg_file /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/Matrix_Vector_Activa.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'fc1_top_mux_83_16_1_1' to 'fc1_top_mux_83_16bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'fc1_top_mux_83_16bkb': 63 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Matrix_Vector_Activa'.
Command         create_rtl_model done; 0.23 sec.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 228.959 MB.
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl Matrix_Vector_Activa -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/syn/systemc/Matrix_Vector_Activa -synmodules Matrix_Vector_Activa fc1_top 
Execute         gen_rtl Matrix_Vector_Activa -style xilinx -f -lang vhdl -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/syn/vhdl/Matrix_Vector_Activa 
Execute         gen_rtl Matrix_Vector_Activa -style xilinx -f -lang vlog -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/syn/verilog/Matrix_Vector_Activa 
Execute         syn_report -csynth -model Matrix_Vector_Activa -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/syn/report/Matrix_Vector_Activa_csynth.rpt 
Execute         syn_report -rtlxml -model Matrix_Vector_Activa -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/syn/report/Matrix_Vector_Activa_csynth.xml 
Execute         syn_report -verbosereport -model Matrix_Vector_Activa -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/Matrix_Vector_Activa.verbose.rpt 
Command         syn_report done; 0.14 sec.
Execute         db_write -model Matrix_Vector_Activa -f -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/Matrix_Vector_Activa.adb 
Command         db_write done; 0.11 sec.
Execute         gen_tb_info Matrix_Vector_Activa -p /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/Matrix_Vector_Activa 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc1_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model fc1_top -vendor xilinx -mg_file /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'fc1_top/in_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fc1_top/out_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fc1_top/numReps' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fc1_top' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc1_top'.
Command         create_rtl_model done; 0.35 sec.
INFO: [HLS 200-111]  Elapsed time: 1.34 seconds; current allocated memory: 234.384 MB.
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl fc1_top -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/syn/systemc/fc1_top -synmodules Matrix_Vector_Activa fc1_top 
Execute         gen_rtl fc1_top -istop -style xilinx -f -lang vhdl -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/syn/vhdl/fc1_top 
Execute         gen_rtl fc1_top -istop -style xilinx -f -lang vlog -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/syn/verilog/fc1_top 
Execute         syn_report -csynth -model fc1_top -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/syn/report/fc1_top_csynth.rpt 
Execute         syn_report -rtlxml -model fc1_top -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/syn/report/fc1_top_csynth.xml 
Execute         syn_report -verbosereport -model fc1_top -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.verbose.rpt 
Execute         db_write -model fc1_top -f -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.adb 
Execute         gen_tb_info fc1_top -p /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top 
Execute         export_constraint_db -f -tool general -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.constraint.tcl 
Execute         syn_report -designview -model fc1_top -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.design.xml 
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model fc1_top -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model fc1_top -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks fc1_top 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain fc1_top 
INFO-FLOW: Model list for RTL component generation: Matrix_Vector_Activa fc1_top
INFO-FLOW: Handling components in module [Matrix_Vector_Activa] ... 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/Matrix_Vector_Activa.compgen.tcl 
INFO-FLOW: Found component fc1_top_mux_83_16bkb.
INFO-FLOW: Append model fc1_top_mux_83_16bkb
INFO-FLOW: Handling components in module [fc1_top] ... 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.compgen.tcl 
INFO-FLOW: Append model Matrix_Vector_Activa
INFO-FLOW: Append model fc1_top
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: fc1_top_mux_83_16bkb Matrix_Vector_Activa fc1_top
INFO-FLOW: To file: write model fc1_top_mux_83_16bkb
INFO-FLOW: To file: write model Matrix_Vector_Activa
INFO-FLOW: To file: write model fc1_top
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         syn_report -model fc1_top -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 321.34 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.11 sec.
Command         ap_source done; 0.11 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/Matrix_Vector_Activa.compgen.tcl 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.compgen.tcl 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=fc1_top xml_exists=1
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.rtl_wrap.cfg.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.rtl_wrap.cfg.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.rtl_wrap.cfg.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.tbgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/Matrix_Vector_Activa.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/Matrix_Vector_Activa.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.compgen.tcl 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/Matrix_Vector_Activa.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.compgen.tcl 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.constraint.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=3
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=3 #gSsdmPorts=8
Execute         source /tools/Xilinx2/Vivado/2020.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/global.setting.tcl 
Execute         get_config_export -xo 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.tbgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.tbgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.tbgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.rtl_wrap.cfg.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.compgen.dataonly.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.constraint.tcl 
Execute         sc_get_clocks fc1_top 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/Matrix_Vector_Activa.tbgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.tbgen.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:26 ; elapsed = 00:00:39 . Memory (MB): peak = 1696.543 ; gain = 1294.723 ; free physical = 203190 ; free virtual = 432359
INFO: [VHDL 208-304] Generating VHDL RTL for fc1_top.
INFO: [VLOG 209-307] Generating Verilog RTL for fc1_top.
Command       autosyn done; 5.6 sec.
Command     csynth_design done; 29.05 sec.
Execute     cosim_design 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/global.setting.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/global.setting.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/global.setting.tcl 
ERROR: [COSIM 212-41] ../../fc1_tb.cpp is not found.
ERROR: [COSIM 212-41] ../../conv1_tb.cpp is not found.
WARNING: [COSIM 212-42] Please make sure test bench files are set correctly in Vivado HLS project tcl.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
Command     cosim_design done; error code: 2; 0.45 sec.
Command   ap_source done; error code: 1; 39.2 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2 opened at Fri Aug 22 23:06:25 UTC 2025
Execute       config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Command             ap_source done; 0.12 sec.
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Command             ap_source done; 0.12 sec.
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Command             ap_source done; 0.12 sec.
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Command             ap_source done; 0.19 sec.
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Command             ap_source done; 0.11 sec.
Command           ap_source done; 0.91 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Command           ap_source done; 0.11 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Command           ap_source done; 0.11 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Command         ap_source done; 1.44 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Command             ap_source done; 0.11 sec.
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Command           ap_source done; 0.34 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command           ap_source done; 0.28 sec.
Command         ap_source done; 0.98 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Command         ap_source done; 0.12 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 2.82 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Command           ap_source done; 0.11 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Command           ap_source done; 0.12 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Command           ap_source done; 0.23 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Command             ap_source done; 0.22 sec.
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Command             ap_source done; 0.32 sec.
Command           ap_source done; 0.64 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Command           ap_source done; 0.27 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Command           ap_source done; 0.23 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Command           ap_source done; 0.16 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.22 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.13 sec.
Command         ap_source done; 2.42 sec.
Command       ap_source done; 2.6 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Command         ap_source done; 0.14 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command         ap_source done; 0.13 sec.
Command       import_lib done; 0.5 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Command         ap_source done; 0.11 sec.
Command       ap_source done; 0.2 sec.
Execute       set_part xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command         ap_part_info done; 72.34 sec.
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute           ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.36 sec.
Execute         add_library xilinx/zynquplus/zynquplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         get_default_platform 
Command       set_part done; 73.04 sec.
Execute       ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       config_chip_info -quiet -speed medium 
Command     open_solution done; 79.76 sec.
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.34 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.48 sec.
Execute     create_clock -period 10 -name default 
Execute     csim_design -clean -O 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute       is_xip /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/bnn-library.h 
Execute       is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/bnn-library.h 
Execute       is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp 
Execute       is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp 
Execute       is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/memdata.h 
Execute       is_xip /home/coder/Desktop/s2n2/convSNN/memdata.h 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_weights.hpp 
Execute       is_xip /home/coder/Desktop/s2n2/convSNN/fc1_weights.hpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute       is_xip /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute       is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 0.91 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 76.88 sec.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
WARNING: [HLS 200-40] Cannot find source file ../finn-hlslib-lif/weights.hpp; skipping it.
WARNING: [HLS 200-40] Cannot find source file memdata.h; skipping it.
WARNING: [HLS 200-40] Cannot find source file fc2_weights.hpp; skipping it.
WARNING: [HLS 200-40] Cannot find source file fc2_top.cpp; skipping it.
WARNING: [HLS 200-40] Cannot find source file fc2_tb.cpp; skipping it.
WARNING: [HLS 200-40] Cannot find source file fc1_weights.hpp; skipping it.
WARNING: [HLS 200-40] Cannot find source file fc1_top.cpp; skipping it.
WARNING: [HLS 200-40] Cannot find source file fc1_tb.cpp; skipping it.
WARNING: [HLS 200-40] Cannot find source file conv1_weights.hpp; skipping it.
WARNING: [HLS 200-40] Cannot find source file conv1_top.cpp; skipping it.
WARNING: [HLS 200-40] Cannot find source file conv1_tb.cpp; skipping it.
WARNING: [HLS 200-40] Cannot find source file configSNN.h; skipping it.
INFO: [HLS 200-10] Analyzing design file '/home/coder/Desktop/s2n2/convSNN/fc1_top.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp as C++
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx2/Vivado/2020.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "/home/coder/Desktop/s2n2/convSNN/fc1_top.cpp"   -std=c++0x -I/home/coder/Desktop/s2n2/finn-hlslib-lif  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx2/Vivado/2020.1/common/technology/autopilot" -I "/tools/Xilinx2/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.pp.0.cpp" 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx2/Vivado/2020.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp -std=c++0x -I/home/coder/Desktop/s2n2/finn-hlslib-lif -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx2/Vivado/2020.1/common/technology/autopilot -I /tools/Xilinx2/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.pp.0.cpp
Command         clang done; 24.69 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.pp.0.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 3.72 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx2/Vivado/2020.1/lnx64/tools/gcc" -hls  -std=c++0x -I/home/coder/Desktop/s2n2/finn-hlslib-lif  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx2/Vivado/2020.1/common/technology/autopilot" -I "/tools/Xilinx2/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.pp.0.cpp"  -o "/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/useless.bc"  
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx2/Vivado/2020.1/lnx64/tools/gcc -hls -std=c++0x -I/home/coder/Desktop/s2n2/finn-hlslib-lif -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx2/Vivado/2020.1/common/technology/autopilot -I /tools/Xilinx2/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.pp.0.cpp -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/useless.bc
Command         clang done; 2.14 sec.
INFO-FLOW: Done: GCC PP time: 30.5 seconds per iteration
Execute         source /tools/Xilinx2/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Command         ap_source done; 0.37 sec.
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.pp.0.cpp std=c++0x -directive=/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/.systemc_flag -quiet -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.83 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.pp.0.cpp std=c++0x -directive=/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/all.directive.json -quiet -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.81 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/xilinx-dataflow-lawyer.fc1_top.pp.0.cpp.diag.yml /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/xilinx-dataflow-lawyer.fc1_top.pp.0.cpp.out.log 2> /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/xilinx-dataflow-lawyer.fc1_top.pp.0.cpp.err.log 
Command         ap_eval done; 2.29 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command         ap_source done; 0.23 sec.
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp:40:9
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp:41:9
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp:44:9
Execute         send_msg_by_id WARNING @200-471@%s%s 3 /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp
Command         send_msg_by_id done; 0.12 sec.
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/tidy-3.1.fc1_top.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/tidy-3.1.fc1_top.pp.0.cpp.out.log 2> /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/tidy-3.1.fc1_top.pp.0.cpp.err.log 
Command           ap_eval done; 1.02 sec.
Execute           ap_eval exec -ignorestderr /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/xilinx-legacy-rewriter.fc1_top.pp.0.cpp.out.log 2> /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/xilinx-legacy-rewriter.fc1_top.pp.0.cpp.err.log 
Command           ap_eval done; 1.96 sec.
Command         tidy_31 done; 2.98 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 6.6 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.47 sec.
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /tools/Xilinx2/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.pragma.2.cpp"  -std=c++0x -I/home/coder/Desktop/s2n2/finn-hlslib-lif  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx2/Vivado/2020.1/common/technology/autopilot" -I "/tools/Xilinx2/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.bc" 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx2/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.pragma.2.cpp -std=c++0x -I/home/coder/Desktop/s2n2/finn-hlslib-lif -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx2/Vivado/2020.1/common/technology/autopilot -I /tools/Xilinx2/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.bc
Command         clang done; 2.2 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.g.bc -hls-opt -except-internalize fc1_top -L/tools/Xilinx2/Vivado/2020.1/lnx64/lib -lhlsm -lhlsmc++ -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/a.g 
Command         llvm-ld done; 4.62 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:22 ; elapsed = 00:03:58 . Memory (MB): peak = 1525.305 ; gain = 1163.754 ; free physical = 206474 ; free virtual = 432616
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:22 ; elapsed = 00:03:58 . Memory (MB): peak = 1525.305 ; gain = 1163.754 ; free physical = 206474 ; free virtual = 432616
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/a.pp.bc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/a.pp.0.bc -disable-opt -L/tools/Xilinx2/Vivado/2020.1/lnx64/lib -lfloatconversion -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/a.g.0 
Command           llvm-ld done; 2.18 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -stream-depth-lower -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top fc1_top -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/a.g.0.bc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'FixedPointWeightsSp<16u, ap_int<32>, 8u, 160u>::weights' into 'Matrix_Vector_Activate_Batch<320u, 64u, 16u, 16u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 1u, ap_uint<320>, ap_uint<64>, FixedPointWeightsSp<16u, ap_int<32>, 8u, 160u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:178).
INFO: [XFORM 203-603] Inlining function 'FixedPointWeightsSp<16u, ap_int<32>, 8u, 160u>::TileIndex::operator[]' into 'Matrix_Vector_Activate_Batch<320u, 64u, 16u, 16u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 1u, ap_uint<320>, ap_uint<64>, FixedPointWeightsSp<16u, ap_int<32>, 8u, 160u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:189).
INFO: [XFORM 203-603] Inlining function 'FixedPointWeightsSp<16u, ap_int<32>, 8u, 160u>::TileIndex::operator[]' into 'Matrix_Vector_Activate_Batch<320u, 64u, 16u, 16u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 1u, ap_uint<320>, ap_uint<64>, FixedPointWeightsSp<16u, ap_int<32>, 8u, 160u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:186).
INFO: [XFORM 203-603] Inlining function 'Slice<ap_uint<1>, 1u>::operator()<ap_uint<64> >' into 'Matrix_Vector_Activate_Batch<320u, 64u, 16u, 16u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 1u, ap_uint<320>, ap_uint<64>, FixedPointWeightsSp<16u, ap_int<32>, 8u, 160u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:199).
INFO: [XFORM 203-603] Inlining function 'Slice<ap_uint<1>, 1u>::Container<ap_uint<64> >::operator[]' into 'Matrix_Vector_Activate_Batch<320u, 64u, 16u, 16u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 1u, ap_uint<320>, ap_uint<64>, FixedPointWeightsSp<16u, ap_int<32>, 8u, 160u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:203).
INFO: [XFORM 203-603] Inlining function 'Slice<ap_uint<1>, 1u>::Container<ap_uint<64> >::operator ap_uint<64> const&' into 'Matrix_Vector_Activate_Batch<320u, 64u, 16u, 16u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 1u, ap_uint<320>, ap_uint<64>, FixedPointWeightsSp<16u, ap_int<32>, 8u, 160u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:207).
Command           transform done; 0.49 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:23 ; elapsed = 00:04:01 . Memory (MB): peak = 1525.305 ; gain = 1163.754 ; free physical = 206484 ; free virtual = 432625
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/a.g.1.bc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'Matrix_Vector_Activate_Batch<320u, 64u, 16u, 16u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 1u, ap_uint<320>, ap_uint<64>, FixedPointWeightsSp<16u, ap_int<32>, 8u, 160u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:202) automatically.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/a.g.2.prechk.bc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp:204: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command           transform done; 0.22 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:23 ; elapsed = 00:04:01 . Memory (MB): peak = 1525.305 ; gain = 1163.754 ; free physical = 206475 ; free virtual = 432616
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/a.g.1.bc to /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/a.o.1.bc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:147) in function 'Matrix_Vector_Activate_Batch<320u, 64u, 16u, 16u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 1u, ap_uint<320>, ap_uint<64>, FixedPointWeightsSp<16u, ap_int<32>, 8u, 160u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:166) in function 'Matrix_Vector_Activate_Batch<320u, 64u, 16u, 16u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 1u, ap_uint<320>, ap_uint<64>, FixedPointWeightsSp<16u, ap_int<32>, 8u, 160u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:184) in function 'Matrix_Vector_Activate_Batch<320u, 64u, 16u, 16u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 1u, ap_uint<320>, ap_uint<64>, FixedPointWeightsSp<16u, ap_int<32>, 8u, 160u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (/home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp:200) in function 'Matrix_Vector_Activate_Batch<320u, 64u, 16u, 16u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 1u, ap_uint<320>, ap_uint<64>, FixedPointWeightsSp<16u, ap_int<32>, 8u, 160u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.2' (/home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp:200) in function 'Matrix_Vector_Activate_Batch<320u, 64u, 16u, 16u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 1u, ap_uint<320>, ap_uint<64>, FixedPointWeightsSp<16u, ap_int<32>, 8u, 160u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:200) in function 'Matrix_Vector_Activate_Batch<320u, 64u, 16u, 16u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 1u, ap_uint<320>, ap_uint<64>, FixedPointWeightsSp<16u, ap_int<32>, 8u, 160u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'inputBuf.V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:127) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'neust.V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) accessed through non-constant indices on dimension 2 (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:204:40), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'neust.V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'accu.V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:136) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'neust.V.0' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.1' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.2' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.3' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.4' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.5' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.6' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.7' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.8' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.9' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.10' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.11' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.12' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.13' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.14' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.15' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.16' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.17' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.18' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.19' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.20' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.21' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.22' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.23' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.24' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.25' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.26' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.27' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.28' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.29' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.30' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.31' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.32' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.33' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.34' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.35' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.36' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.37' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.38' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.39' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.40' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.41' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.42' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.43' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.44' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.45' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.46' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.47' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.48' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.49' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.50' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.51' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.52' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.53' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.54' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.55' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.56' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.57' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.58' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.59' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.60' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.61' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.62' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.63' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-602] Inlining function 'DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'Matrix_Vector_Activate_Batch<320u, 64u, 16u, 16u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 1u, ap_uint<320>, ap_uint<64>, FixedPointWeightsSp<16u, ap_int<32>, 8u, 160u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:202) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'fc1_top', detected/extracted 1 process function(s): 
	 'Matrix_Vector_Activate_Batch<320u, 64u, 16u, 16u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 1u, ap_uint<320>, ap_uint<64>, FixedPointWeightsSp<16u, ap_int<32>, 8u, 160u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>'.
Command           transform done; 4.78 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/a.o.1.tmp.bc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:165:5) to (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:197:5) in function 'Matrix_Vector_Activate_Batch<320u, 64u, 16u, 16u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 1u, ap_uint<320>, ap_uint<64>, FixedPointWeightsSp<16u, ap_int<32>, 8u, 160u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>'... converting 67 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:73:9) to (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:216:5) in function 'Matrix_Vector_Activate_Batch<320u, 64u, 16u, 16u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 1u, ap_uint<320>, ap_uint<64>, FixedPointWeightsSp<16u, ap_int<32>, 8u, 160u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>'... converting 65 basic blocks.
Command           transform done; 0.42 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:04:06 . Memory (MB): peak = 1525.305 ; gain = 1163.754 ; free physical = 206462 ; free virtual = 432601
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/a.o.2.bc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'Matrix_Vector_Activate_Batch<320u, 64u, 16u, 16u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 1u, ap_uint<320>, ap_uint<64>, FixedPointWeightsSp<16u, ap_int<32>, 8u, 160u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' to 'Matrix_Vector_Activa' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:73:46)
Command           transform done; 0.61 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:04:07 . Memory (MB): peak = 1525.305 ; gain = 1163.754 ; free physical = 206388 ; free virtual = 432527
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 8.96 sec.
Command       elaborate done; 57.04 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'fc1_top' ...
Execute         ap_set_top_model fc1_top 
Execute         get_model_list fc1_top -filter all-wo-channel -topdown 
Execute         preproc_iomode -model fc1_top 
Execute         preproc_iomode -model Matrix_Vector_Activa 
Execute         get_model_list fc1_top -filter all-wo-channel 
INFO-FLOW: Model list for configure: Matrix_Vector_Activa fc1_top
INFO-FLOW: Configuring Module : Matrix_Vector_Activa ...
Execute         set_default_model Matrix_Vector_Activa 
Execute         apply_spec_resource_limit Matrix_Vector_Activa 
INFO-FLOW: Configuring Module : fc1_top ...
Execute         set_default_model fc1_top 
Execute         apply_spec_resource_limit fc1_top 
INFO-FLOW: Model list for preprocess: Matrix_Vector_Activa fc1_top
INFO-FLOW: Preprocessing Module: Matrix_Vector_Activa ...
Execute         set_default_model Matrix_Vector_Activa 
Execute         cdfg_preprocess -model Matrix_Vector_Activa 
Execute         rtl_gen_preprocess Matrix_Vector_Activa 
INFO-FLOW: Preprocessing Module: fc1_top ...
Execute         set_default_model fc1_top 
Execute         cdfg_preprocess -model fc1_top 
Execute         rtl_gen_preprocess fc1_top 
INFO-FLOW: Model list for synthesis: Matrix_Vector_Activa fc1_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Matrix_Vector_Activa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Matrix_Vector_Activa 
Execute         schedule -model Matrix_Vector_Activa 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.66 sec.
INFO: [HLS 200-111]  Elapsed time: 247.67 seconds; current allocated memory: 223.701 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/Matrix_Vector_Activa.verbose.sched.rpt 
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/Matrix_Vector_Activa.sched.adb -f 
Command         db_write done; 0.14 sec.
INFO-FLOW: Finish scheduling Matrix_Vector_Activa.
Execute         set_default_model Matrix_Vector_Activa 
Execute         bind -model Matrix_Vector_Activa 
BIND OPTION: model=Matrix_Vector_Activa
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.35 sec.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 225.141 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/Matrix_Vector_Activa.verbose.bind.rpt 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/Matrix_Vector_Activa.bind.adb -f 
INFO-FLOW: Finish binding Matrix_Vector_Activa.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc1_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model fc1_top 
Execute         schedule -model fc1_top 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 225.257 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.verbose.sched.rpt 
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.sched.adb -f 
INFO-FLOW: Finish scheduling fc1_top.
Execute         set_default_model fc1_top 
Execute         bind -model fc1_top 
BIND OPTION: model=fc1_top
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.37 sec.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 225.319 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.verbose.bind.rpt 
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.bind.adb -f 
INFO-FLOW: Finish binding fc1_top.
Execute         get_model_list fc1_top -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess Matrix_Vector_Activa 
Execute         rtl_gen_preprocess fc1_top 
INFO-FLOW: Model list for RTL generation: Matrix_Vector_Activa fc1_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Matrix_Vector_Activa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Matrix_Vector_Activa -vendor xilinx -mg_file /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/Matrix_Vector_Activa.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'fc1_top_mux_83_16_1_1' to 'fc1_top_mux_83_16bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'fc1_top_mux_83_16bkb': 63 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Matrix_Vector_Activa'.
Command         create_rtl_model done; 0.22 sec.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 228.985 MB.
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl Matrix_Vector_Activa -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/syn/systemc/Matrix_Vector_Activa -synmodules Matrix_Vector_Activa fc1_top 
Execute         gen_rtl Matrix_Vector_Activa -style xilinx -f -lang vhdl -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/syn/vhdl/Matrix_Vector_Activa 
Execute         gen_rtl Matrix_Vector_Activa -style xilinx -f -lang vlog -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/syn/verilog/Matrix_Vector_Activa 
Execute         syn_report -csynth -model Matrix_Vector_Activa -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/syn/report/Matrix_Vector_Activa_csynth.rpt 
Execute         syn_report -rtlxml -model Matrix_Vector_Activa -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/syn/report/Matrix_Vector_Activa_csynth.xml 
Execute         syn_report -verbosereport -model Matrix_Vector_Activa -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/Matrix_Vector_Activa.verbose.rpt 
Command         syn_report done; 0.14 sec.
Execute         db_write -model Matrix_Vector_Activa -f -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/Matrix_Vector_Activa.adb 
Command         db_write done; 0.24 sec.
Execute         gen_tb_info Matrix_Vector_Activa -p /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/Matrix_Vector_Activa 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc1_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model fc1_top -vendor xilinx -mg_file /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'fc1_top/in_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fc1_top/out_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fc1_top/numReps' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fc1_top' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc1_top'.
Command         create_rtl_model done; 0.33 sec.
INFO: [HLS 200-111]  Elapsed time: 1.31 seconds; current allocated memory: 234.396 MB.
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl fc1_top -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/syn/systemc/fc1_top -synmodules Matrix_Vector_Activa fc1_top 
Execute         gen_rtl fc1_top -istop -style xilinx -f -lang vhdl -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/syn/vhdl/fc1_top 
Execute         gen_rtl fc1_top -istop -style xilinx -f -lang vlog -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/syn/verilog/fc1_top 
Execute         syn_report -csynth -model fc1_top -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/syn/report/fc1_top_csynth.rpt 
Execute         syn_report -rtlxml -model fc1_top -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/syn/report/fc1_top_csynth.xml 
Execute         syn_report -verbosereport -model fc1_top -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.verbose.rpt 
Execute         db_write -model fc1_top -f -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.adb 
Execute         gen_tb_info fc1_top -p /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top 
Execute         export_constraint_db -f -tool general -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.constraint.tcl 
Execute         syn_report -designview -model fc1_top -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.design.xml 
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model fc1_top -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model fc1_top -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks fc1_top 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain fc1_top 
INFO-FLOW: Model list for RTL component generation: Matrix_Vector_Activa fc1_top
INFO-FLOW: Handling components in module [Matrix_Vector_Activa] ... 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/Matrix_Vector_Activa.compgen.tcl 
INFO-FLOW: Found component fc1_top_mux_83_16bkb.
INFO-FLOW: Append model fc1_top_mux_83_16bkb
INFO-FLOW: Handling components in module [fc1_top] ... 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.compgen.tcl 
INFO-FLOW: Append model Matrix_Vector_Activa
INFO-FLOW: Append model fc1_top
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: fc1_top_mux_83_16bkb Matrix_Vector_Activa fc1_top
INFO-FLOW: To file: write model fc1_top_mux_83_16bkb
INFO-FLOW: To file: write model Matrix_Vector_Activa
INFO-FLOW: To file: write model fc1_top
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         syn_report -model fc1_top -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 321.34 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Command           ap_source done; 0.13 sec.
Command         ap_source done; 0.21 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Command         ap_source done; 0.22 sec.
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.11 sec.
Command         ap_source done; 0.11 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/Matrix_Vector_Activa.compgen.tcl 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.compgen.tcl 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=fc1_top xml_exists=1
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.rtl_wrap.cfg.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.rtl_wrap.cfg.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.rtl_wrap.cfg.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.tbgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/Matrix_Vector_Activa.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/Matrix_Vector_Activa.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.compgen.tcl 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/Matrix_Vector_Activa.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.compgen.tcl 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.constraint.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=3
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=3 #gSsdmPorts=8
Execute         source /tools/Xilinx2/Vivado/2020.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Command         ap_source done; 0.12 sec.
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/global.setting.tcl 
Execute         get_config_export -xo 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.tbgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.tbgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.tbgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.rtl_wrap.cfg.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.compgen.dataonly.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.constraint.tcl 
Execute         sc_get_clocks fc1_top 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/Matrix_Vector_Activa.tbgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.tbgen.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:26 ; elapsed = 00:04:14 . Memory (MB): peak = 1525.305 ; gain = 1163.754 ; free physical = 206425 ; free virtual = 432603
INFO: [VHDL 208-304] Generating VHDL RTL for fc1_top.
INFO: [VLOG 209-307] Generating Verilog RTL for fc1_top.
Command       autosyn done; 7.05 sec.
Command     csynth_design done; 64.09 sec.
Execute     cosim_design 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/global.setting.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/global.setting.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/global.setting.tcl 
ERROR: [COSIM 212-41] ../../fc1_tb.cpp is not found.
ERROR: [COSIM 212-41] ../../conv1_tb.cpp is not found.
WARNING: [COSIM 212-42] Please make sure test bench files are set correctly in Vivado HLS project tcl.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
Command     cosim_design done; error code: 2; 0.33 sec.
Command   ap_source done; error code: 1; 222.16 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2 opened at Sat Aug 23 02:38:16 UTC 2025
Execute       config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Command             ap_source done; 0.17 sec.
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Command             ap_source done; 0.11 sec.
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Command             ap_source done; 0.13 sec.
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Command             ap_source done; 0.14 sec.
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Command             ap_source done; 0.17 sec.
Command           ap_source done; 0.88 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Command           ap_source done; 0.11 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Command         ap_source done; 1.46 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Command           ap_source done; 0.11 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Command             ap_source done; 0.11 sec.
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Command           ap_source done; 0.32 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command           ap_source done; 0.13 sec.
Command         ap_source done; 0.7 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Command         ap_source done; 0.12 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 2.61 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Command           ap_source done; 0.12 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Command           ap_source done; 0.12 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Command           ap_source done; 0.23 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Command             ap_source done; 0.21 sec.
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Command             ap_source done; 0.32 sec.
Command           ap_source done; 0.64 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Command           ap_source done; 0.32 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Command           ap_source done; 0.22 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Command           ap_source done; 0.19 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.24 sec.
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.13 sec.
Command         ap_source done; 2.65 sec.
Command       ap_source done; 2.79 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Command         ap_source done; 0.14 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command         ap_source done; 0.13 sec.
Command       import_lib done; 0.47 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Command         ap_source done; 0.12 sec.
Command       ap_source done; 0.19 sec.
Execute       set_part xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command         ap_part_info done; 140.62 sec.
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute           ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.35 sec.
Execute         add_library xilinx/zynquplus/zynquplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         get_default_platform 
Command       set_part done; 141.6 sec.
Execute       ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       config_chip_info -quiet -speed medium 
Command     open_solution done; 148.28 sec.
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.44 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Command       add_library done; 0.23 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.75 sec.
Execute     create_clock -period 10 -name default 
Execute     csim_design -clean -O 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute       is_xip /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/bnn-library.h 
Execute       is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/bnn-library.h 
Execute       is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp 
Execute       is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp 
Execute       is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/memdata.h 
Execute       is_xip /home/coder/Desktop/s2n2/convSNN/memdata.h 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_weights.hpp 
Execute       is_xip /home/coder/Desktop/s2n2/convSNN/fc1_weights.hpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute       is_xip /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute       is_xip /home/coder/Desktop/s2n2/convSNN/configSNN.h 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 0.93 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 91.06 sec.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
WARNING: [HLS 200-40] Cannot find source file ../finn-hlslib-lif/weights.hpp; skipping it.
WARNING: [HLS 200-40] Cannot find source file memdata.h; skipping it.
WARNING: [HLS 200-40] Cannot find source file fc2_weights.hpp; skipping it.
WARNING: [HLS 200-40] Cannot find source file fc2_top.cpp; skipping it.
WARNING: [HLS 200-40] Cannot find source file fc2_tb.cpp; skipping it.
WARNING: [HLS 200-40] Cannot find source file fc1_weights.hpp; skipping it.
WARNING: [HLS 200-40] Cannot find source file fc1_top.cpp; skipping it.
WARNING: [HLS 200-40] Cannot find source file fc1_tb.cpp; skipping it.
WARNING: [HLS 200-40] Cannot find source file conv1_weights.hpp; skipping it.
WARNING: [HLS 200-40] Cannot find source file conv1_top.cpp; skipping it.
WARNING: [HLS 200-40] Cannot find source file conv1_tb.cpp; skipping it.
WARNING: [HLS 200-40] Cannot find source file configSNN.h; skipping it.
INFO: [HLS 200-10] Analyzing design file '/home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp as C++
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx2/Vivado/2020.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "/home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp"   -std=c++0x -I/home/coder/Desktop/s2n2/finn-hlslib-lif  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx2/Vivado/2020.1/common/technology/autopilot" -I "/tools/Xilinx2/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_tb.pp.0.cpp" 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx2/Vivado/2020.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E /home/coder/Desktop/s2n2/convSNN/fc1_tb.cpp -std=c++0x -I/home/coder/Desktop/s2n2/finn-hlslib-lif -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx2/Vivado/2020.1/common/technology/autopilot -I /tools/Xilinx2/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_tb.pp.0.cpp
Command         clang done; 31.39 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_tb.pp.0.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_tb.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 5.07 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_tb.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx2/Vivado/2020.1/lnx64/tools/gcc" -hls  -std=c++0x -I/home/coder/Desktop/s2n2/finn-hlslib-lif  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx2/Vivado/2020.1/common/technology/autopilot" -I "/tools/Xilinx2/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_tb.pp.0.cpp"  -o "/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/useless.bc"  
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx2/Vivado/2020.1/lnx64/tools/gcc -hls -std=c++0x -I/home/coder/Desktop/s2n2/finn-hlslib-lif -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx2/Vivado/2020.1/common/technology/autopilot -I /tools/Xilinx2/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_tb.pp.0.cpp -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/useless.bc
Command         clang done; 2.87 sec.
INFO-FLOW: Done: GCC PP time: 39.3 seconds per iteration
Execute         source /tools/Xilinx2/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Command         ap_source done; 0.11 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Command         ap_source done; 0.37 sec.
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_tb.pp.0.cpp std=c++0x -directive=/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/.systemc_flag -quiet -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_tb.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.03 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_tb.pp.0.cpp std=c++0x -directive=/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/all.directive.json -quiet -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_tb.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.02 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/xilinx-dataflow-lawyer.fc1_tb.pp.0.cpp.diag.yml /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_tb.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/xilinx-dataflow-lawyer.fc1_tb.pp.0.cpp.out.log 2> /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/xilinx-dataflow-lawyer.fc1_tb.pp.0.cpp.err.log 
Command         ap_eval done; 4.26 sec.
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_tb.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/tidy-3.1.fc1_tb.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_tb.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/tidy-3.1.fc1_tb.pp.0.cpp.out.log 2> /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/tidy-3.1.fc1_tb.pp.0.cpp.err.log 
Command           ap_eval done; 2.25 sec.
Execute           ap_eval exec -ignorestderr /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_tb.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/xilinx-legacy-rewriter.fc1_tb.pp.0.cpp.out.log 2> /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/xilinx-legacy-rewriter.fc1_tb.pp.0.cpp.err.log 
Command           ap_eval done; 3.19 sec.
Command         tidy_31 done; 5.45 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 11.7 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_tb.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_tb.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.45 sec.
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_tb.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /tools/Xilinx2/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_tb.pragma.2.cpp"  -std=c++0x -I/home/coder/Desktop/s2n2/finn-hlslib-lif  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx2/Vivado/2020.1/common/technology/autopilot" -I "/tools/Xilinx2/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_tb.bc" 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx2/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_tb.pragma.2.cpp -std=c++0x -I/home/coder/Desktop/s2n2/finn-hlslib-lif -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx2/Vivado/2020.1/common/technology/autopilot -I /tools/Xilinx2/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_tb.bc
Command         clang done; 2.91 sec.
INFO: [HLS 200-10] Analyzing design file '/home/coder/Desktop/s2n2/convSNN/fc1_top.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp as C++
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         is_encrypted /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx2/Vivado/2020.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "/home/coder/Desktop/s2n2/convSNN/fc1_top.cpp"   -std=c++0x -I/home/coder/Desktop/s2n2/finn-hlslib-lif  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx2/Vivado/2020.1/common/technology/autopilot" -I "/tools/Xilinx2/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.pp.0.cpp" 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx2/Vivado/2020.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp -std=c++0x -I/home/coder/Desktop/s2n2/finn-hlslib-lif -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx2/Vivado/2020.1/common/technology/autopilot -I /tools/Xilinx2/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.pp.0.cpp
Command         clang done; 1.67 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.pp.0.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.91 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx2/Vivado/2020.1/lnx64/tools/gcc" -hls  -std=c++0x -I/home/coder/Desktop/s2n2/finn-hlslib-lif  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx2/Vivado/2020.1/common/technology/autopilot" -I "/tools/Xilinx2/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.pp.0.cpp"  -o "/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/useless.bc"  
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx2/Vivado/2020.1/lnx64/tools/gcc -hls -std=c++0x -I/home/coder/Desktop/s2n2/finn-hlslib-lif -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx2/Vivado/2020.1/common/technology/autopilot -I /tools/Xilinx2/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.pp.0.cpp -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/useless.bc
Command         clang done; 2.13 sec.
INFO-FLOW: Done: GCC PP time: 4.7 seconds per iteration
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.pp.0.cpp std=c++0x -directive=/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/.systemc_flag -quiet -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.82 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.pp.0.cpp std=c++0x -directive=/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/all.directive.json -quiet -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.82 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/xilinx-dataflow-lawyer.fc1_top.pp.0.cpp.diag.yml /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/xilinx-dataflow-lawyer.fc1_top.pp.0.cpp.out.log 2> /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/xilinx-dataflow-lawyer.fc1_top.pp.0.cpp.err.log 
Command         ap_eval done; 0.92 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command         ap_source done; 0.22 sec.
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp:40:9
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp:41:9
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp:44:9
Execute         send_msg_by_id WARNING @200-471@%s%s 3 /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file /home/coder/Desktop/s2n2/convSNN/fc1_top.cpp
Command         send_msg_by_id done; 0.12 sec.
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/tidy-3.1.fc1_top.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/tidy-3.1.fc1_top.pp.0.cpp.out.log 2> /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/tidy-3.1.fc1_top.pp.0.cpp.err.log 
Command           ap_eval done; 1.02 sec.
Execute           ap_eval exec -ignorestderr /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/xilinx-legacy-rewriter.fc1_top.pp.0.cpp.out.log 2> /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/xilinx-legacy-rewriter.fc1_top.pp.0.cpp.err.log 
Command           ap_eval done; 0.71 sec.
Command         tidy_31 done; 1.74 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 4 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.5 sec.
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /tools/Xilinx2/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.pragma.2.cpp"  -std=c++0x -I/home/coder/Desktop/s2n2/finn-hlslib-lif  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx2/Vivado/2020.1/common/technology/autopilot" -I "/tools/Xilinx2/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.bc" 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx2/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.pragma.2.cpp -std=c++0x -I/home/coder/Desktop/s2n2/finn-hlslib-lif -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx2/Vivado/2020.1/common/technology/autopilot -I /tools/Xilinx2/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.bc
Command         clang done; 2.22 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_tb.g.bc /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.g.bc -hls-opt -except-internalize fc1_top -L/tools/Xilinx2/Vivado/2020.1/lnx64/lib -lhlsm -lhlsmc++ -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/a.g 
Command         llvm-ld done; 5.74 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:45 ; elapsed = 00:05:54 . Memory (MB): peak = 1525.305 ; gain = 1163.754 ; free physical = 202209 ; free virtual = 429008
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:45 ; elapsed = 00:05:54 . Memory (MB): peak = 1525.305 ; gain = 1163.754 ; free physical = 202209 ; free virtual = 429008
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/a.pp.bc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/a.pp.0.bc -disable-opt -L/tools/Xilinx2/Vivado/2020.1/lnx64/lib -lfloatconversion -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/a.g.0 
Command           llvm-ld done; 2.72 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -stream-depth-lower -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top fc1_top -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/a.g.0.bc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'FixedPointWeightsSp<16u, ap_int<32>, 8u, 160u>::weights' into 'Matrix_Vector_Activate_Batch<320u, 64u, 16u, 16u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 1u, ap_uint<320>, ap_uint<64>, FixedPointWeightsSp<16u, ap_int<32>, 8u, 160u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:178).
INFO: [XFORM 203-603] Inlining function 'FixedPointWeightsSp<16u, ap_int<32>, 8u, 160u>::TileIndex::operator[]' into 'Matrix_Vector_Activate_Batch<320u, 64u, 16u, 16u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 1u, ap_uint<320>, ap_uint<64>, FixedPointWeightsSp<16u, ap_int<32>, 8u, 160u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:189).
INFO: [XFORM 203-603] Inlining function 'FixedPointWeightsSp<16u, ap_int<32>, 8u, 160u>::TileIndex::operator[]' into 'Matrix_Vector_Activate_Batch<320u, 64u, 16u, 16u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 1u, ap_uint<320>, ap_uint<64>, FixedPointWeightsSp<16u, ap_int<32>, 8u, 160u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:186).
INFO: [XFORM 203-603] Inlining function 'Slice<ap_uint<1>, 1u>::operator()<ap_uint<64> >' into 'Matrix_Vector_Activate_Batch<320u, 64u, 16u, 16u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 1u, ap_uint<320>, ap_uint<64>, FixedPointWeightsSp<16u, ap_int<32>, 8u, 160u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:199).
INFO: [XFORM 203-603] Inlining function 'Slice<ap_uint<1>, 1u>::Container<ap_uint<64> >::operator[]' into 'Matrix_Vector_Activate_Batch<320u, 64u, 16u, 16u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 1u, ap_uint<320>, ap_uint<64>, FixedPointWeightsSp<16u, ap_int<32>, 8u, 160u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:203).
INFO: [XFORM 203-603] Inlining function 'Slice<ap_uint<1>, 1u>::Container<ap_uint<64> >::operator ap_uint<64> const&' into 'Matrix_Vector_Activate_Batch<320u, 64u, 16u, 16u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 1u, ap_uint<320>, ap_uint<64>, FixedPointWeightsSp<16u, ap_int<32>, 8u, 160u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:207).
Command           transform done; 0.59 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:46 ; elapsed = 00:05:57 . Memory (MB): peak = 1525.305 ; gain = 1163.754 ; free physical = 202192 ; free virtual = 428996
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/a.g.1.bc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'Matrix_Vector_Activate_Batch<320u, 64u, 16u, 16u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 1u, ap_uint<320>, ap_uint<64>, FixedPointWeightsSp<16u, ap_int<32>, 8u, 160u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:202) automatically.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/a.g.2.prechk.bc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] /home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp:204: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command           transform done; 0.21 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:46 ; elapsed = 00:05:57 . Memory (MB): peak = 1525.305 ; gain = 1163.754 ; free physical = 202181 ; free virtual = 428986
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/a.g.1.bc to /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/a.o.1.bc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:147) in function 'Matrix_Vector_Activate_Batch<320u, 64u, 16u, 16u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 1u, ap_uint<320>, ap_uint<64>, FixedPointWeightsSp<16u, ap_int<32>, 8u, 160u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:166) in function 'Matrix_Vector_Activate_Batch<320u, 64u, 16u, 16u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 1u, ap_uint<320>, ap_uint<64>, FixedPointWeightsSp<16u, ap_int<32>, 8u, 160u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:184) in function 'Matrix_Vector_Activate_Batch<320u, 64u, 16u, 16u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 1u, ap_uint<320>, ap_uint<64>, FixedPointWeightsSp<16u, ap_int<32>, 8u, 160u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (/home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp:200) in function 'Matrix_Vector_Activate_Batch<320u, 64u, 16u, 16u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 1u, ap_uint<320>, ap_uint<64>, FixedPointWeightsSp<16u, ap_int<32>, 8u, 160u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.2' (/home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp:200) in function 'Matrix_Vector_Activate_Batch<320u, 64u, 16u, 16u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 1u, ap_uint<320>, ap_uint<64>, FixedPointWeightsSp<16u, ap_int<32>, 8u, 160u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:200) in function 'Matrix_Vector_Activate_Batch<320u, 64u, 16u, 16u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 1u, ap_uint<320>, ap_uint<64>, FixedPointWeightsSp<16u, ap_int<32>, 8u, 160u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'inputBuf.V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:127) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'neust.V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) accessed through non-constant indices on dimension 2 (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:204:40), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'neust.V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'accu.V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:136) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'neust.V.0' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.1' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.2' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.3' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.4' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.5' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.6' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.7' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.8' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.9' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.10' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.11' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.12' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.13' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.14' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.15' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.16' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.17' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.18' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.19' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.20' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.21' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.22' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.23' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.24' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.25' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.26' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.27' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.28' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.29' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.30' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.31' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.32' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.33' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.34' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.35' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.36' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.37' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.38' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.39' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.40' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.41' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.42' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.43' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.44' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.45' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.46' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.47' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.48' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.49' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.50' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.51' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.52' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.53' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.54' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.55' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.56' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.57' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.58' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.59' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.60' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.61' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.62' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'neust.V.63' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132) automatically.
INFO: [XFORM 203-602] Inlining function 'DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'Matrix_Vector_Activate_Batch<320u, 64u, 16u, 16u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 1u, ap_uint<320>, ap_uint<64>, FixedPointWeightsSp<16u, ap_int<32>, 8u, 160u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:202) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'fc1_top', detected/extracted 1 process function(s): 
	 'Matrix_Vector_Activate_Batch<320u, 64u, 16u, 16u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 1u, ap_uint<320>, ap_uint<64>, FixedPointWeightsSp<16u, ap_int<32>, 8u, 160u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>'.
Command           transform done; 5.24 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/a.o.1.tmp.bc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:165:5) to (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:197:5) in function 'Matrix_Vector_Activate_Batch<320u, 64u, 16u, 16u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 1u, ap_uint<320>, ap_uint<64>, FixedPointWeightsSp<16u, ap_int<32>, 8u, 160u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>'... converting 67 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:73:9) to (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:216:5) in function 'Matrix_Vector_Activate_Batch<320u, 64u, 16u, 16u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 1u, ap_uint<320>, ap_uint<64>, FixedPointWeightsSp<16u, ap_int<32>, 8u, 160u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>'... converting 65 basic blocks.
Command           transform done; 0.28 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:46 ; elapsed = 00:06:03 . Memory (MB): peak = 1525.305 ; gain = 1163.754 ; free physical = 202219 ; free virtual = 428984
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/a.o.2.bc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'Matrix_Vector_Activate_Batch<320u, 64u, 16u, 16u, 8u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 1u, ap_uint<320>, ap_uint<64>, FixedPointWeightsSp<16u, ap_int<32>, 8u, 160u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' to 'Matrix_Vector_Activa' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:73:46)
Command           transform done; 0.54 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:47 ; elapsed = 00:06:03 . Memory (MB): peak = 1525.305 ; gain = 1163.754 ; free physical = 202205 ; free virtual = 428971
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 9.84 sec.
Command       elaborate done; 89.79 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'fc1_top' ...
Execute         ap_set_top_model fc1_top 
Execute         get_model_list fc1_top -filter all-wo-channel -topdown 
Execute         preproc_iomode -model fc1_top 
Execute         preproc_iomode -model Matrix_Vector_Activa 
Execute         get_model_list fc1_top -filter all-wo-channel 
INFO-FLOW: Model list for configure: Matrix_Vector_Activa fc1_top
INFO-FLOW: Configuring Module : Matrix_Vector_Activa ...
Execute         set_default_model Matrix_Vector_Activa 
Execute         apply_spec_resource_limit Matrix_Vector_Activa 
INFO-FLOW: Configuring Module : fc1_top ...
Execute         set_default_model fc1_top 
Execute         apply_spec_resource_limit fc1_top 
INFO-FLOW: Model list for preprocess: Matrix_Vector_Activa fc1_top
INFO-FLOW: Preprocessing Module: Matrix_Vector_Activa ...
Execute         set_default_model Matrix_Vector_Activa 
Execute         cdfg_preprocess -model Matrix_Vector_Activa 
Execute         rtl_gen_preprocess Matrix_Vector_Activa 
INFO-FLOW: Preprocessing Module: fc1_top ...
Execute         set_default_model fc1_top 
Execute         cdfg_preprocess -model fc1_top 
Execute         rtl_gen_preprocess fc1_top 
INFO-FLOW: Model list for synthesis: Matrix_Vector_Activa fc1_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Matrix_Vector_Activa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Matrix_Vector_Activa 
Execute         schedule -model Matrix_Vector_Activa 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.66 sec.
INFO: [HLS 200-111]  Elapsed time: 364.42 seconds; current allocated memory: 235.043 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/Matrix_Vector_Activa.verbose.sched.rpt 
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/Matrix_Vector_Activa.sched.adb -f 
Command         db_write done; 0.26 sec.
INFO-FLOW: Finish scheduling Matrix_Vector_Activa.
Execute         set_default_model Matrix_Vector_Activa 
Execute         bind -model Matrix_Vector_Activa 
BIND OPTION: model=Matrix_Vector_Activa
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.31 sec.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 236.470 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/Matrix_Vector_Activa.verbose.bind.rpt 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/Matrix_Vector_Activa.bind.adb -f 
INFO-FLOW: Finish binding Matrix_Vector_Activa.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc1_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model fc1_top 
Execute         schedule -model fc1_top 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 236.587 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.verbose.sched.rpt 
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.sched.adb -f 
INFO-FLOW: Finish scheduling fc1_top.
Execute         set_default_model fc1_top 
Execute         bind -model fc1_top 
BIND OPTION: model=fc1_top
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.42 sec.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 236.650 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.verbose.bind.rpt 
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.bind.adb -f 
INFO-FLOW: Finish binding fc1_top.
Execute         get_model_list fc1_top -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess Matrix_Vector_Activa 
Execute         rtl_gen_preprocess fc1_top 
INFO-FLOW: Model list for RTL generation: Matrix_Vector_Activa fc1_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Matrix_Vector_Activa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Matrix_Vector_Activa -vendor xilinx -mg_file /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/Matrix_Vector_Activa.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'fc1_top_mux_83_16_1_1' to 'fc1_top_mux_83_16bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'fc1_top_mux_83_16bkb': 63 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Matrix_Vector_Activa'.
Command         create_rtl_model done; 0.23 sec.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 240.249 MB.
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl Matrix_Vector_Activa -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/syn/systemc/Matrix_Vector_Activa -synmodules Matrix_Vector_Activa fc1_top 
Execute         gen_rtl Matrix_Vector_Activa -style xilinx -f -lang vhdl -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/syn/vhdl/Matrix_Vector_Activa 
Execute         gen_rtl Matrix_Vector_Activa -style xilinx -f -lang vlog -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/syn/verilog/Matrix_Vector_Activa 
Execute         syn_report -csynth -model Matrix_Vector_Activa -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/syn/report/Matrix_Vector_Activa_csynth.rpt 
Execute         syn_report -rtlxml -model Matrix_Vector_Activa -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/syn/report/Matrix_Vector_Activa_csynth.xml 
Execute         syn_report -verbosereport -model Matrix_Vector_Activa -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/Matrix_Vector_Activa.verbose.rpt 
Command         syn_report done; 0.15 sec.
Execute         db_write -model Matrix_Vector_Activa -f -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/Matrix_Vector_Activa.adb 
Execute         gen_tb_info Matrix_Vector_Activa -p /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/Matrix_Vector_Activa 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc1_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model fc1_top -vendor xilinx -mg_file /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'fc1_top/in_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fc1_top/out_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fc1_top/numReps' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fc1_top' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc1_top'.
Command         create_rtl_model done; 0.38 sec.
INFO: [HLS 200-111]  Elapsed time: 1.4 seconds; current allocated memory: 245.710 MB.
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl fc1_top -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/syn/systemc/fc1_top -synmodules Matrix_Vector_Activa fc1_top 
Execute         gen_rtl fc1_top -istop -style xilinx -f -lang vhdl -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/syn/vhdl/fc1_top 
Execute         gen_rtl fc1_top -istop -style xilinx -f -lang vlog -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/syn/verilog/fc1_top 
Execute         syn_report -csynth -model fc1_top -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/syn/report/fc1_top_csynth.rpt 
Execute         syn_report -rtlxml -model fc1_top -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/syn/report/fc1_top_csynth.xml 
Execute         syn_report -verbosereport -model fc1_top -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.verbose.rpt 
Execute         db_write -model fc1_top -f -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.adb 
Execute         gen_tb_info fc1_top -p /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top 
Execute         export_constraint_db -f -tool general -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.constraint.tcl 
Execute         syn_report -designview -model fc1_top -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.design.xml 
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model fc1_top -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model fc1_top -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks fc1_top 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain fc1_top 
INFO-FLOW: Model list for RTL component generation: Matrix_Vector_Activa fc1_top
INFO-FLOW: Handling components in module [Matrix_Vector_Activa] ... 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/Matrix_Vector_Activa.compgen.tcl 
INFO-FLOW: Found component fc1_top_mux_83_16bkb.
INFO-FLOW: Append model fc1_top_mux_83_16bkb
INFO-FLOW: Handling components in module [fc1_top] ... 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.compgen.tcl 
INFO-FLOW: Append model Matrix_Vector_Activa
INFO-FLOW: Append model fc1_top
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: fc1_top_mux_83_16bkb Matrix_Vector_Activa fc1_top
INFO-FLOW: To file: write model fc1_top_mux_83_16bkb
INFO-FLOW: To file: write model Matrix_Vector_Activa
INFO-FLOW: To file: write model fc1_top
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         syn_report -model fc1_top -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 321.34 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Command           ap_source done; 0.12 sec.
Command         ap_source done; 0.18 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Command         ap_source done; 0.35 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Command         ap_source done; 0.22 sec.
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/Matrix_Vector_Activa.compgen.tcl 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.compgen.tcl 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=fc1_top xml_exists=1
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.rtl_wrap.cfg.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.rtl_wrap.cfg.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.rtl_wrap.cfg.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.tbgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/Matrix_Vector_Activa.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/Matrix_Vector_Activa.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.compgen.tcl 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute           ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Command         ap_source done; 0.11 sec.
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/Matrix_Vector_Activa.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.compgen.tcl 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.constraint.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=3
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=3 #gSsdmPorts=8
Execute         source /tools/Xilinx2/Vivado/2020.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Command         ap_source done; 0.12 sec.
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/global.setting.tcl 
Execute         get_config_export -xo 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.tbgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.tbgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.tbgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.rtl_wrap.cfg.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.compgen.dataonly.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.constraint.tcl 
Execute         sc_get_clocks fc1_top 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data names -quiet 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info -quiet 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/Matrix_Vector_Activa.tbgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/fc1_top.tbgen.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:48 ; elapsed = 00:06:11 . Memory (MB): peak = 1525.305 ; gain = 1163.754 ; free physical = 202284 ; free virtual = 429097
INFO: [VHDL 208-304] Generating VHDL RTL for fc1_top.
INFO: [VLOG 209-307] Generating Verilog RTL for fc1_top.
Command       autosyn done; 7.31 sec.
Command     csynth_design done; 97.11 sec.
Execute     cosim_design 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/global.setting.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/global.setting.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/solution2/convSNN_hls/solution2/.autopilot/db/global.setting.tcl 
ERROR: [COSIM 212-41] ../../fc1_tb.cpp is not found.
ERROR: [COSIM 212-41] ../../conv1_tb.cpp is not found.
WARNING: [COSIM 212-42] Please make sure test bench files are set correctly in Vivado HLS project tcl.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
Command     cosim_design done; error code: 2; 0.29 sec.
Command   ap_source done; error code: 1; 338.36 sec.
Execute   cleanup_all 
