
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//chown_gcc_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004017a0 <.init>:
  4017a0:	stp	x29, x30, [sp, #-16]!
  4017a4:	mov	x29, sp
  4017a8:	bl	40216c <__fxstatat@plt+0x52c>
  4017ac:	ldp	x29, x30, [sp], #16
  4017b0:	ret

Disassembly of section .plt:

00000000004017c0 <mbrtowc@plt-0x20>:
  4017c0:	stp	x16, x30, [sp, #-16]!
  4017c4:	adrp	x16, 420000 <__fxstatat@plt+0x1e3c0>
  4017c8:	ldr	x17, [x16, #4088]
  4017cc:	add	x16, x16, #0xff8
  4017d0:	br	x17
  4017d4:	nop
  4017d8:	nop
  4017dc:	nop

00000000004017e0 <mbrtowc@plt>:
  4017e0:	adrp	x16, 421000 <__fxstatat@plt+0x1f3c0>
  4017e4:	ldr	x17, [x16]
  4017e8:	add	x16, x16, #0x0
  4017ec:	br	x17

00000000004017f0 <memcpy@plt>:
  4017f0:	adrp	x16, 421000 <__fxstatat@plt+0x1f3c0>
  4017f4:	ldr	x17, [x16, #8]
  4017f8:	add	x16, x16, #0x8
  4017fc:	br	x17

0000000000401800 <memmove@plt>:
  401800:	adrp	x16, 421000 <__fxstatat@plt+0x1f3c0>
  401804:	ldr	x17, [x16, #16]
  401808:	add	x16, x16, #0x10
  40180c:	br	x17

0000000000401810 <_exit@plt>:
  401810:	adrp	x16, 421000 <__fxstatat@plt+0x1f3c0>
  401814:	ldr	x17, [x16, #24]
  401818:	add	x16, x16, #0x18
  40181c:	br	x17

0000000000401820 <strtoul@plt>:
  401820:	adrp	x16, 421000 <__fxstatat@plt+0x1f3c0>
  401824:	ldr	x17, [x16, #32]
  401828:	add	x16, x16, #0x20
  40182c:	br	x17

0000000000401830 <strlen@plt>:
  401830:	adrp	x16, 421000 <__fxstatat@plt+0x1f3c0>
  401834:	ldr	x17, [x16, #40]
  401838:	add	x16, x16, #0x28
  40183c:	br	x17

0000000000401840 <exit@plt>:
  401840:	adrp	x16, 421000 <__fxstatat@plt+0x1f3c0>
  401844:	ldr	x17, [x16, #48]
  401848:	add	x16, x16, #0x30
  40184c:	br	x17

0000000000401850 <error@plt>:
  401850:	adrp	x16, 421000 <__fxstatat@plt+0x1f3c0>
  401854:	ldr	x17, [x16, #56]
  401858:	add	x16, x16, #0x38
  40185c:	br	x17

0000000000401860 <fchdir@plt>:
  401860:	adrp	x16, 421000 <__fxstatat@plt+0x1f3c0>
  401864:	ldr	x17, [x16, #64]
  401868:	add	x16, x16, #0x40
  40186c:	br	x17

0000000000401870 <getgrnam@plt>:
  401870:	adrp	x16, 421000 <__fxstatat@plt+0x1f3c0>
  401874:	ldr	x17, [x16, #72]
  401878:	add	x16, x16, #0x48
  40187c:	br	x17

0000000000401880 <__cxa_atexit@plt>:
  401880:	adrp	x16, 421000 <__fxstatat@plt+0x1f3c0>
  401884:	ldr	x17, [x16, #80]
  401888:	add	x16, x16, #0x50
  40188c:	br	x17

0000000000401890 <qsort@plt>:
  401890:	adrp	x16, 421000 <__fxstatat@plt+0x1f3c0>
  401894:	ldr	x17, [x16, #88]
  401898:	add	x16, x16, #0x58
  40189c:	br	x17

00000000004018a0 <endgrent@plt>:
  4018a0:	adrp	x16, 421000 <__fxstatat@plt+0x1f3c0>
  4018a4:	ldr	x17, [x16, #96]
  4018a8:	add	x16, x16, #0x60
  4018ac:	br	x17

00000000004018b0 <lseek@plt>:
  4018b0:	adrp	x16, 421000 <__fxstatat@plt+0x1f3c0>
  4018b4:	ldr	x17, [x16, #104]
  4018b8:	add	x16, x16, #0x68
  4018bc:	br	x17

00000000004018c0 <__fpending@plt>:
  4018c0:	adrp	x16, 421000 <__fxstatat@plt+0x1f3c0>
  4018c4:	ldr	x17, [x16, #112]
  4018c8:	add	x16, x16, #0x70
  4018cc:	br	x17

00000000004018d0 <stpcpy@plt>:
  4018d0:	adrp	x16, 421000 <__fxstatat@plt+0x1f3c0>
  4018d4:	ldr	x17, [x16, #120]
  4018d8:	add	x16, x16, #0x78
  4018dc:	br	x17

00000000004018e0 <fileno@plt>:
  4018e0:	adrp	x16, 421000 <__fxstatat@plt+0x1f3c0>
  4018e4:	ldr	x17, [x16, #128]
  4018e8:	add	x16, x16, #0x80
  4018ec:	br	x17

00000000004018f0 <fclose@plt>:
  4018f0:	adrp	x16, 421000 <__fxstatat@plt+0x1f3c0>
  4018f4:	ldr	x17, [x16, #136]
  4018f8:	add	x16, x16, #0x88
  4018fc:	br	x17

0000000000401900 <nl_langinfo@plt>:
  401900:	adrp	x16, 421000 <__fxstatat@plt+0x1f3c0>
  401904:	ldr	x17, [x16, #144]
  401908:	add	x16, x16, #0x90
  40190c:	br	x17

0000000000401910 <malloc@plt>:
  401910:	adrp	x16, 421000 <__fxstatat@plt+0x1f3c0>
  401914:	ldr	x17, [x16, #152]
  401918:	add	x16, x16, #0x98
  40191c:	br	x17

0000000000401920 <open@plt>:
  401920:	adrp	x16, 421000 <__fxstatat@plt+0x1f3c0>
  401924:	ldr	x17, [x16, #160]
  401928:	add	x16, x16, #0xa0
  40192c:	br	x17

0000000000401930 <strncmp@plt>:
  401930:	adrp	x16, 421000 <__fxstatat@plt+0x1f3c0>
  401934:	ldr	x17, [x16, #168]
  401938:	add	x16, x16, #0xa8
  40193c:	br	x17

0000000000401940 <bindtextdomain@plt>:
  401940:	adrp	x16, 421000 <__fxstatat@plt+0x1f3c0>
  401944:	ldr	x17, [x16, #176]
  401948:	add	x16, x16, #0xb0
  40194c:	br	x17

0000000000401950 <__libc_start_main@plt>:
  401950:	adrp	x16, 421000 <__fxstatat@plt+0x1f3c0>
  401954:	ldr	x17, [x16, #184]
  401958:	add	x16, x16, #0xb8
  40195c:	br	x17

0000000000401960 <__printf_chk@plt>:
  401960:	adrp	x16, 421000 <__fxstatat@plt+0x1f3c0>
  401964:	ldr	x17, [x16, #192]
  401968:	add	x16, x16, #0xc0
  40196c:	br	x17

0000000000401970 <fstatfs@plt>:
  401970:	adrp	x16, 421000 <__fxstatat@plt+0x1f3c0>
  401974:	ldr	x17, [x16, #200]
  401978:	add	x16, x16, #0xc8
  40197c:	br	x17

0000000000401980 <memset@plt>:
  401980:	adrp	x16, 421000 <__fxstatat@plt+0x1f3c0>
  401984:	ldr	x17, [x16, #208]
  401988:	add	x16, x16, #0xd0
  40198c:	br	x17

0000000000401990 <getpwnam@plt>:
  401990:	adrp	x16, 421000 <__fxstatat@plt+0x1f3c0>
  401994:	ldr	x17, [x16, #216]
  401998:	add	x16, x16, #0xd8
  40199c:	br	x17

00000000004019a0 <calloc@plt>:
  4019a0:	adrp	x16, 421000 <__fxstatat@plt+0x1f3c0>
  4019a4:	ldr	x17, [x16, #224]
  4019a8:	add	x16, x16, #0xe0
  4019ac:	br	x17

00000000004019b0 <readdir@plt>:
  4019b0:	adrp	x16, 421000 <__fxstatat@plt+0x1f3c0>
  4019b4:	ldr	x17, [x16, #232]
  4019b8:	add	x16, x16, #0xe8
  4019bc:	br	x17

00000000004019c0 <realloc@plt>:
  4019c0:	adrp	x16, 421000 <__fxstatat@plt+0x1f3c0>
  4019c4:	ldr	x17, [x16, #240]
  4019c8:	add	x16, x16, #0xf0
  4019cc:	br	x17

00000000004019d0 <closedir@plt>:
  4019d0:	adrp	x16, 421000 <__fxstatat@plt+0x1f3c0>
  4019d4:	ldr	x17, [x16, #248]
  4019d8:	add	x16, x16, #0xf8
  4019dc:	br	x17

00000000004019e0 <__openat_2@plt>:
  4019e0:	adrp	x16, 421000 <__fxstatat@plt+0x1f3c0>
  4019e4:	ldr	x17, [x16, #256]
  4019e8:	add	x16, x16, #0x100
  4019ec:	br	x17

00000000004019f0 <close@plt>:
  4019f0:	adrp	x16, 421000 <__fxstatat@plt+0x1f3c0>
  4019f4:	ldr	x17, [x16, #264]
  4019f8:	add	x16, x16, #0x108
  4019fc:	br	x17

0000000000401a00 <strrchr@plt>:
  401a00:	adrp	x16, 421000 <__fxstatat@plt+0x1f3c0>
  401a04:	ldr	x17, [x16, #272]
  401a08:	add	x16, x16, #0x110
  401a0c:	br	x17

0000000000401a10 <__gmon_start__@plt>:
  401a10:	adrp	x16, 421000 <__fxstatat@plt+0x1f3c0>
  401a14:	ldr	x17, [x16, #280]
  401a18:	add	x16, x16, #0x118
  401a1c:	br	x17

0000000000401a20 <fdopendir@plt>:
  401a20:	adrp	x16, 421000 <__fxstatat@plt+0x1f3c0>
  401a24:	ldr	x17, [x16, #288]
  401a28:	add	x16, x16, #0x120
  401a2c:	br	x17

0000000000401a30 <abort@plt>:
  401a30:	adrp	x16, 421000 <__fxstatat@plt+0x1f3c0>
  401a34:	ldr	x17, [x16, #296]
  401a38:	add	x16, x16, #0x128
  401a3c:	br	x17

0000000000401a40 <mbsinit@plt>:
  401a40:	adrp	x16, 421000 <__fxstatat@plt+0x1f3c0>
  401a44:	ldr	x17, [x16, #304]
  401a48:	add	x16, x16, #0x130
  401a4c:	br	x17

0000000000401a50 <memcmp@plt>:
  401a50:	adrp	x16, 421000 <__fxstatat@plt+0x1f3c0>
  401a54:	ldr	x17, [x16, #312]
  401a58:	add	x16, x16, #0x138
  401a5c:	br	x17

0000000000401a60 <textdomain@plt>:
  401a60:	adrp	x16, 421000 <__fxstatat@plt+0x1f3c0>
  401a64:	ldr	x17, [x16, #320]
  401a68:	add	x16, x16, #0x140
  401a6c:	br	x17

0000000000401a70 <getopt_long@plt>:
  401a70:	adrp	x16, 421000 <__fxstatat@plt+0x1f3c0>
  401a74:	ldr	x17, [x16, #328]
  401a78:	add	x16, x16, #0x148
  401a7c:	br	x17

0000000000401a80 <__fprintf_chk@plt>:
  401a80:	adrp	x16, 421000 <__fxstatat@plt+0x1f3c0>
  401a84:	ldr	x17, [x16, #336]
  401a88:	add	x16, x16, #0x150
  401a8c:	br	x17

0000000000401a90 <strcmp@plt>:
  401a90:	adrp	x16, 421000 <__fxstatat@plt+0x1f3c0>
  401a94:	ldr	x17, [x16, #344]
  401a98:	add	x16, x16, #0x158
  401a9c:	br	x17

0000000000401aa0 <getpwuid@plt>:
  401aa0:	adrp	x16, 421000 <__fxstatat@plt+0x1f3c0>
  401aa4:	ldr	x17, [x16, #352]
  401aa8:	add	x16, x16, #0x160
  401aac:	br	x17

0000000000401ab0 <__ctype_b_loc@plt>:
  401ab0:	adrp	x16, 421000 <__fxstatat@plt+0x1f3c0>
  401ab4:	ldr	x17, [x16, #360]
  401ab8:	add	x16, x16, #0x168
  401abc:	br	x17

0000000000401ac0 <fseeko@plt>:
  401ac0:	adrp	x16, 421000 <__fxstatat@plt+0x1f3c0>
  401ac4:	ldr	x17, [x16, #368]
  401ac8:	add	x16, x16, #0x170
  401acc:	br	x17

0000000000401ad0 <free@plt>:
  401ad0:	adrp	x16, 421000 <__fxstatat@plt+0x1f3c0>
  401ad4:	ldr	x17, [x16, #376]
  401ad8:	add	x16, x16, #0x178
  401adc:	br	x17

0000000000401ae0 <__ctype_get_mb_cur_max@plt>:
  401ae0:	adrp	x16, 421000 <__fxstatat@plt+0x1f3c0>
  401ae4:	ldr	x17, [x16, #384]
  401ae8:	add	x16, x16, #0x180
  401aec:	br	x17

0000000000401af0 <fchownat@plt>:
  401af0:	adrp	x16, 421000 <__fxstatat@plt+0x1f3c0>
  401af4:	ldr	x17, [x16, #392]
  401af8:	add	x16, x16, #0x188
  401afc:	br	x17

0000000000401b00 <strchr@plt>:
  401b00:	adrp	x16, 421000 <__fxstatat@plt+0x1f3c0>
  401b04:	ldr	x17, [x16, #400]
  401b08:	add	x16, x16, #0x190
  401b0c:	br	x17

0000000000401b10 <fwrite@plt>:
  401b10:	adrp	x16, 421000 <__fxstatat@plt+0x1f3c0>
  401b14:	ldr	x17, [x16, #408]
  401b18:	add	x16, x16, #0x198
  401b1c:	br	x17

0000000000401b20 <fcntl@plt>:
  401b20:	adrp	x16, 421000 <__fxstatat@plt+0x1f3c0>
  401b24:	ldr	x17, [x16, #416]
  401b28:	add	x16, x16, #0x1a0
  401b2c:	br	x17

0000000000401b30 <fflush@plt>:
  401b30:	adrp	x16, 421000 <__fxstatat@plt+0x1f3c0>
  401b34:	ldr	x17, [x16, #424]
  401b38:	add	x16, x16, #0x1a8
  401b3c:	br	x17

0000000000401b40 <strcpy@plt>:
  401b40:	adrp	x16, 421000 <__fxstatat@plt+0x1f3c0>
  401b44:	ldr	x17, [x16, #432]
  401b48:	add	x16, x16, #0x1b0
  401b4c:	br	x17

0000000000401b50 <dirfd@plt>:
  401b50:	adrp	x16, 421000 <__fxstatat@plt+0x1f3c0>
  401b54:	ldr	x17, [x16, #440]
  401b58:	add	x16, x16, #0x1b8
  401b5c:	br	x17

0000000000401b60 <endpwent@plt>:
  401b60:	adrp	x16, 421000 <__fxstatat@plt+0x1f3c0>
  401b64:	ldr	x17, [x16, #448]
  401b68:	add	x16, x16, #0x1c0
  401b6c:	br	x17

0000000000401b70 <__lxstat@plt>:
  401b70:	adrp	x16, 421000 <__fxstatat@plt+0x1f3c0>
  401b74:	ldr	x17, [x16, #456]
  401b78:	add	x16, x16, #0x1c8
  401b7c:	br	x17

0000000000401b80 <__fxstat@plt>:
  401b80:	adrp	x16, 421000 <__fxstatat@plt+0x1f3c0>
  401b84:	ldr	x17, [x16, #464]
  401b88:	add	x16, x16, #0x1d0
  401b8c:	br	x17

0000000000401b90 <dcgettext@plt>:
  401b90:	adrp	x16, 421000 <__fxstatat@plt+0x1f3c0>
  401b94:	ldr	x17, [x16, #472]
  401b98:	add	x16, x16, #0x1d8
  401b9c:	br	x17

0000000000401ba0 <fputs_unlocked@plt>:
  401ba0:	adrp	x16, 421000 <__fxstatat@plt+0x1f3c0>
  401ba4:	ldr	x17, [x16, #480]
  401ba8:	add	x16, x16, #0x1e0
  401bac:	br	x17

0000000000401bb0 <__freading@plt>:
  401bb0:	adrp	x16, 421000 <__fxstatat@plt+0x1f3c0>
  401bb4:	ldr	x17, [x16, #488]
  401bb8:	add	x16, x16, #0x1e8
  401bbc:	br	x17

0000000000401bc0 <iswprint@plt>:
  401bc0:	adrp	x16, 421000 <__fxstatat@plt+0x1f3c0>
  401bc4:	ldr	x17, [x16, #496]
  401bc8:	add	x16, x16, #0x1f0
  401bcc:	br	x17

0000000000401bd0 <openat@plt>:
  401bd0:	adrp	x16, 421000 <__fxstatat@plt+0x1f3c0>
  401bd4:	ldr	x17, [x16, #504]
  401bd8:	add	x16, x16, #0x1f8
  401bdc:	br	x17

0000000000401be0 <__assert_fail@plt>:
  401be0:	adrp	x16, 421000 <__fxstatat@plt+0x1f3c0>
  401be4:	ldr	x17, [x16, #512]
  401be8:	add	x16, x16, #0x200
  401bec:	br	x17

0000000000401bf0 <__errno_location@plt>:
  401bf0:	adrp	x16, 421000 <__fxstatat@plt+0x1f3c0>
  401bf4:	ldr	x17, [x16, #520]
  401bf8:	add	x16, x16, #0x208
  401bfc:	br	x17

0000000000401c00 <__xstat@plt>:
  401c00:	adrp	x16, 421000 <__fxstatat@plt+0x1f3c0>
  401c04:	ldr	x17, [x16, #528]
  401c08:	add	x16, x16, #0x210
  401c0c:	br	x17

0000000000401c10 <getgrgid@plt>:
  401c10:	adrp	x16, 421000 <__fxstatat@plt+0x1f3c0>
  401c14:	ldr	x17, [x16, #536]
  401c18:	add	x16, x16, #0x218
  401c1c:	br	x17

0000000000401c20 <fchown@plt>:
  401c20:	adrp	x16, 421000 <__fxstatat@plt+0x1f3c0>
  401c24:	ldr	x17, [x16, #544]
  401c28:	add	x16, x16, #0x220
  401c2c:	br	x17

0000000000401c30 <setlocale@plt>:
  401c30:	adrp	x16, 421000 <__fxstatat@plt+0x1f3c0>
  401c34:	ldr	x17, [x16, #552]
  401c38:	add	x16, x16, #0x228
  401c3c:	br	x17

0000000000401c40 <__fxstatat@plt>:
  401c40:	adrp	x16, 421000 <__fxstatat@plt+0x1f3c0>
  401c44:	ldr	x17, [x16, #560]
  401c48:	add	x16, x16, #0x230
  401c4c:	br	x17

Disassembly of section .text:

0000000000401c50 <.text>:
  401c50:	stp	x29, x30, [sp, #-304]!
  401c54:	mov	x29, sp
  401c58:	stp	x23, x24, [sp, #48]
  401c5c:	mov	w24, w0
  401c60:	mov	x23, x1
  401c64:	ldr	x0, [x1]
  401c68:	stp	x19, x20, [sp, #16]
  401c6c:	mov	w19, #0xffffffff            	// #-1
  401c70:	stp	x21, x22, [sp, #32]
  401c74:	adrp	x21, 40c000 <__fxstatat@plt+0xa3c0>
  401c78:	add	x21, x21, #0x1e0
  401c7c:	stp	x25, x26, [sp, #64]
  401c80:	adrp	x26, 40c000 <__fxstatat@plt+0xa3c0>
  401c84:	add	x26, x26, #0xa38
  401c88:	stp	x27, x28, [sp, #80]
  401c8c:	adrp	x25, 40c000 <__fxstatat@plt+0xa3c0>
  401c90:	add	x25, x25, #0xd70
  401c94:	stp	w19, w19, [sp, #120]
  401c98:	mov	w20, #0x10                  	// #16
  401c9c:	stp	w19, w19, [sp, #128]
  401ca0:	bl	4035c0 <__fxstatat@plt+0x1980>
  401ca4:	mov	x1, x26
  401ca8:	mov	w0, #0x6                   	// #6
  401cac:	bl	401c30 <setlocale@plt>
  401cb0:	mov	w22, #0x0                   	// #0
  401cb4:	mov	x0, x21
  401cb8:	adrp	x1, 40c000 <__fxstatat@plt+0xa3c0>
  401cbc:	add	x1, x1, #0xd30
  401cc0:	bl	401940 <bindtextdomain@plt>
  401cc4:	mov	x0, x21
  401cc8:	adrp	x21, 40c000 <__fxstatat@plt+0xa3c0>
  401ccc:	add	x21, x21, #0xea8
  401cd0:	mov	w28, #0x1                   	// #1
  401cd4:	add	x21, x21, #0x70
  401cd8:	bl	401a60 <textdomain@plt>
  401cdc:	adrp	x27, 421000 <__fxstatat@plt+0x1f3c0>
  401ce0:	adrp	x0, 403000 <__fxstatat@plt+0x13c0>
  401ce4:	add	x0, x0, #0x4a0
  401ce8:	bl	40c190 <__fxstatat@plt+0xa550>
  401cec:	add	x0, sp, #0x88
  401cf0:	bl	4026a0 <__fxstatat@plt+0xa60>
  401cf4:	nop
  401cf8:	mov	x3, x21
  401cfc:	mov	x2, x25
  401d00:	mov	x1, x23
  401d04:	mov	w0, w24
  401d08:	mov	x4, #0x0                   	// #0
  401d0c:	bl	401a70 <getopt_long@plt>
  401d10:	cmn	w0, #0x1
  401d14:	b.eq	401d6c <__fxstatat@plt+0x12c>  // b.none
  401d18:	cmp	w0, #0x66
  401d1c:	b.eq	401f28 <__fxstatat@plt+0x2e8>  // b.none
  401d20:	b.le	401e24 <__fxstatat@plt+0x1e4>
  401d24:	cmp	w0, #0x101
  401d28:	b.eq	401ed0 <__fxstatat@plt+0x290>  // b.none
  401d2c:	b.le	401e5c <__fxstatat@plt+0x21c>
  401d30:	cmp	w0, #0x103
  401d34:	b.eq	401eb8 <__fxstatat@plt+0x278>  // b.none
  401d38:	cmp	w0, #0x104
  401d3c:	b.ne	401e4c <__fxstatat@plt+0x20c>  // b.any
  401d40:	adrp	x0, 421000 <__fxstatat@plt+0x1f3c0>
  401d44:	mov	x3, x21
  401d48:	ldr	x1, [x27, #704]
  401d4c:	str	x1, [x0, #744]
  401d50:	mov	x2, x25
  401d54:	mov	x1, x23
  401d58:	mov	w0, w24
  401d5c:	mov	x4, #0x0                   	// #0
  401d60:	bl	401a70 <getopt_long@plt>
  401d64:	cmn	w0, #0x1
  401d68:	b.ne	401d18 <__fxstatat@plt+0xd8>  // b.any
  401d6c:	ldrb	w0, [sp, #140]
  401d70:	cbnz	w0, 401f70 <__fxstatat@plt+0x330>
  401d74:	mov	w20, #0x10                  	// #16
  401d78:	adrp	x25, 421000 <__fxstatat@plt+0x1f3c0>
  401d7c:	cmp	w19, #0x0
  401d80:	adrp	x21, 421000 <__fxstatat@plt+0x1f3c0>
  401d84:	cset	w1, ne  // ne = any
  401d88:	ldr	x19, [x25, #744]
  401d8c:	strb	w1, [sp, #152]
  401d90:	ldr	w0, [x21, #712]
  401d94:	sub	w1, w24, w0
  401d98:	cbz	x19, 401f88 <__fxstatat@plt+0x348>
  401d9c:	cmp	w1, #0x0
  401da0:	b.le	402030 <__fxstatat@plt+0x3f0>
  401da4:	add	x2, sp, #0xb0
  401da8:	mov	x1, x19
  401dac:	mov	w0, #0x0                   	// #0
  401db0:	bl	401c00 <__xstat@plt>
  401db4:	cbnz	w0, 40209c <__fxstatat@plt+0x45c>
  401db8:	ldp	w0, w1, [sp, #200]
  401dbc:	stp	w0, w1, [sp, #120]
  401dc0:	bl	402730 <__fxstatat@plt+0xaf0>
  401dc4:	mov	x1, x0
  401dc8:	ldr	w0, [sp, #204]
  401dcc:	str	x1, [sp, #160]
  401dd0:	bl	4026e8 <__fxstatat@plt+0xaa8>
  401dd4:	str	x0, [sp, #168]
  401dd8:	ldrb	w0, [sp, #140]
  401ddc:	tst	w22, w0
  401de0:	b.ne	401fcc <__fxstatat@plt+0x38c>  // b.any
  401de4:	ldp	w2, w3, [sp, #120]
  401de8:	add	x6, sp, #0x88
  401dec:	ldp	w4, w5, [sp, #128]
  401df0:	orr	w1, w20, #0x400
  401df4:	ldrsw	x0, [x21, #712]
  401df8:	add	x0, x23, x0, lsl #3
  401dfc:	bl	402778 <__fxstatat@plt+0xb38>
  401e00:	and	w0, w0, #0xff
  401e04:	eor	w0, w0, #0x1
  401e08:	ldp	x19, x20, [sp, #16]
  401e0c:	ldp	x21, x22, [sp, #32]
  401e10:	ldp	x23, x24, [sp, #48]
  401e14:	ldp	x25, x26, [sp, #64]
  401e18:	ldp	x27, x28, [sp, #80]
  401e1c:	ldp	x29, x30, [sp], #304
  401e20:	ret
  401e24:	cmp	w0, #0x4c
  401e28:	b.eq	401ec0 <__fxstatat@plt+0x280>  // b.none
  401e2c:	b.le	401e90 <__fxstatat@plt+0x250>
  401e30:	cmp	w0, #0x52
  401e34:	b.eq	401f20 <__fxstatat@plt+0x2e0>  // b.none
  401e38:	cmp	w0, #0x63
  401e3c:	b.ne	401e80 <__fxstatat@plt+0x240>  // b.any
  401e40:	mov	w0, #0x1                   	// #1
  401e44:	str	w0, [sp, #136]
  401e48:	b	401cf8 <__fxstatat@plt+0xb8>
  401e4c:	cmp	w0, #0x102
  401e50:	b.ne	401eb0 <__fxstatat@plt+0x270>  // b.any
  401e54:	mov	w22, #0x0                   	// #0
  401e58:	b	401cf8 <__fxstatat@plt+0xb8>
  401e5c:	cmp	w0, #0x76
  401e60:	b.eq	401ec8 <__fxstatat@plt+0x288>  // b.none
  401e64:	cmp	w0, #0x100
  401e68:	mov	w19, #0x1                   	// #1
  401e6c:	b.eq	401cf8 <__fxstatat@plt+0xb8>  // b.none
  401e70:	cmp	w0, #0x68
  401e74:	b.ne	401eb0 <__fxstatat@plt+0x270>  // b.any
  401e78:	mov	w19, #0x0                   	// #0
  401e7c:	b	401cf8 <__fxstatat@plt+0xb8>
  401e80:	cmp	w0, #0x50
  401e84:	b.ne	401eb0 <__fxstatat@plt+0x270>  // b.any
  401e88:	mov	w20, #0x10                  	// #16
  401e8c:	b	401cf8 <__fxstatat@plt+0xb8>
  401e90:	cmn	w0, #0x2
  401e94:	b.eq	402028 <__fxstatat@plt+0x3e8>  // b.none
  401e98:	cmp	w0, #0x48
  401e9c:	b.ne	401ea8 <__fxstatat@plt+0x268>  // b.any
  401ea0:	mov	w20, #0x11                  	// #17
  401ea4:	b	401cf8 <__fxstatat@plt+0xb8>
  401ea8:	cmn	w0, #0x3
  401eac:	b.eq	401f30 <__fxstatat@plt+0x2f0>  // b.none
  401eb0:	mov	w0, #0x1                   	// #1
  401eb4:	bl	402228 <__fxstatat@plt+0x5e8>
  401eb8:	mov	w22, #0x1                   	// #1
  401ebc:	b	401cf8 <__fxstatat@plt+0xb8>
  401ec0:	mov	w20, #0x2                   	// #2
  401ec4:	b	401cf8 <__fxstatat@plt+0xb8>
  401ec8:	str	wzr, [sp, #136]
  401ecc:	b	401cf8 <__fxstatat@plt+0xb8>
  401ed0:	ldr	x0, [x27, #704]
  401ed4:	mov	x3, #0x0                   	// #0
  401ed8:	add	x2, sp, #0x84
  401edc:	add	x1, sp, #0x80
  401ee0:	mov	x4, #0x0                   	// #0
  401ee4:	bl	406d40 <__fxstatat@plt+0x5100>
  401ee8:	mov	x3, x0
  401eec:	cbz	x0, 401cf8 <__fxstatat@plt+0xb8>
  401ef0:	adrp	x0, 421000 <__fxstatat@plt+0x1f3c0>
  401ef4:	add	x0, x0, #0x2c0
  401ef8:	str	x3, [sp, #104]
  401efc:	ldr	x0, [x0]
  401f00:	bl	4068a8 <__fxstatat@plt+0x4c68>
  401f04:	mov	x4, x0
  401f08:	ldr	x3, [sp, #104]
  401f0c:	adrp	x2, 40c000 <__fxstatat@plt+0xa3c0>
  401f10:	mov	w1, #0x0                   	// #0
  401f14:	add	x2, x2, #0xd48
  401f18:	mov	w0, #0x1                   	// #1
  401f1c:	bl	401850 <error@plt>
  401f20:	strb	w28, [sp, #140]
  401f24:	b	401cf8 <__fxstatat@plt+0xb8>
  401f28:	strb	w28, [sp, #153]
  401f2c:	b	401cf8 <__fxstatat@plt+0xb8>
  401f30:	adrp	x1, 421000 <__fxstatat@plt+0x1f3c0>
  401f34:	adrp	x0, 421000 <__fxstatat@plt+0x1f3c0>
  401f38:	adrp	x5, 40c000 <__fxstatat@plt+0xa3c0>
  401f3c:	adrp	x4, 40c000 <__fxstatat@plt+0xa3c0>
  401f40:	ldr	x3, [x1, #584]
  401f44:	add	x5, x5, #0xd50
  401f48:	ldr	x0, [x0, #720]
  401f4c:	add	x4, x4, #0xd60
  401f50:	adrp	x2, 40c000 <__fxstatat@plt+0xa3c0>
  401f54:	adrp	x1, 40c000 <__fxstatat@plt+0xa3c0>
  401f58:	add	x2, x2, #0xc78
  401f5c:	add	x1, x1, #0x258
  401f60:	mov	x6, #0x0                   	// #0
  401f64:	bl	4074b8 <__fxstatat@plt+0x5878>
  401f68:	mov	w0, #0x0                   	// #0
  401f6c:	bl	401840 <exit@plt>
  401f70:	cmp	w20, #0x10
  401f74:	b.ne	401d78 <__fxstatat@plt+0x138>  // b.any
  401f78:	cmp	w19, #0x1
  401f7c:	b.eq	4020f8 <__fxstatat@plt+0x4b8>  // b.none
  401f80:	mov	w19, #0x0                   	// #0
  401f84:	b	401d78 <__fxstatat@plt+0x138>
  401f88:	cmp	w1, #0x1
  401f8c:	b.le	402030 <__fxstatat@plt+0x3f0>
  401f90:	ldr	x0, [x23, w0, sxtw #3]
  401f94:	add	x1, sp, #0x88
  401f98:	add	x3, x1, #0x18
  401f9c:	add	x4, sp, #0xa8
  401fa0:	add	x2, sp, #0x7c
  401fa4:	add	x1, sp, #0x78
  401fa8:	bl	406d40 <__fxstatat@plt+0x5100>
  401fac:	mov	x19, x0
  401fb0:	cbnz	x0, 4020e0 <__fxstatat@plt+0x4a0>
  401fb4:	ldr	x0, [sp, #160]
  401fb8:	cbz	x0, 402010 <__fxstatat@plt+0x3d0>
  401fbc:	ldr	w0, [x21, #712]
  401fc0:	add	w0, w0, #0x1
  401fc4:	str	w0, [x21, #712]
  401fc8:	b	401dd8 <__fxstatat@plt+0x198>
  401fcc:	add	x0, x25, #0x2e8
  401fd0:	add	x0, x0, #0x8
  401fd4:	bl	406a00 <__fxstatat@plt+0x4dc0>
  401fd8:	str	x0, [sp, #144]
  401fdc:	cbnz	x0, 401de4 <__fxstatat@plt+0x1a4>
  401fe0:	bl	401bf0 <__errno_location@plt>
  401fe4:	mov	x3, x0
  401fe8:	mov	w2, #0x5                   	// #5
  401fec:	adrp	x1, 40c000 <__fxstatat@plt+0xa3c0>
  401ff0:	mov	x0, #0x0                   	// #0
  401ff4:	add	x1, x1, #0xde0
  401ff8:	ldr	w20, [x3]
  401ffc:	bl	401b90 <dcgettext@plt>
  402000:	adrp	x1, 40c000 <__fxstatat@plt+0xa3c0>
  402004:	mov	x19, x0
  402008:	add	x1, x1, #0xe00
  40200c:	b	4020c4 <__fxstatat@plt+0x484>
  402010:	ldr	x0, [sp, #168]
  402014:	cbz	x0, 401fbc <__fxstatat@plt+0x37c>
  402018:	mov	x0, x26
  40201c:	bl	4079a8 <__fxstatat@plt+0x5d68>
  402020:	str	x0, [sp, #160]
  402024:	b	401fbc <__fxstatat@plt+0x37c>
  402028:	mov	w0, #0x0                   	// #0
  40202c:	bl	402228 <__fxstatat@plt+0x5e8>
  402030:	cmp	w0, w24
  402034:	b.lt	402060 <__fxstatat@plt+0x420>  // b.tstop
  402038:	mov	w2, #0x5                   	// #5
  40203c:	adrp	x1, 40c000 <__fxstatat@plt+0xa3c0>
  402040:	mov	x0, #0x0                   	// #0
  402044:	add	x1, x1, #0xdb0
  402048:	bl	401b90 <dcgettext@plt>
  40204c:	mov	x2, x0
  402050:	mov	w1, #0x0                   	// #0
  402054:	mov	w0, #0x0                   	// #0
  402058:	bl	401850 <error@plt>
  40205c:	b	401eb0 <__fxstatat@plt+0x270>
  402060:	add	x23, x23, w24, sxtw #3
  402064:	mov	w2, #0x5                   	// #5
  402068:	adrp	x1, 40c000 <__fxstatat@plt+0xa3c0>
  40206c:	mov	x0, #0x0                   	// #0
  402070:	add	x1, x1, #0xdc0
  402074:	bl	401b90 <dcgettext@plt>
  402078:	mov	x19, x0
  40207c:	ldur	x0, [x23, #-8]
  402080:	bl	4068a8 <__fxstatat@plt+0x4c68>
  402084:	mov	x3, x0
  402088:	mov	x2, x19
  40208c:	mov	w1, #0x0                   	// #0
  402090:	mov	w0, #0x0                   	// #0
  402094:	bl	401850 <error@plt>
  402098:	b	401eb0 <__fxstatat@plt+0x270>
  40209c:	bl	401bf0 <__errno_location@plt>
  4020a0:	mov	x3, x0
  4020a4:	mov	w2, #0x5                   	// #5
  4020a8:	adrp	x1, 40c000 <__fxstatat@plt+0xa3c0>
  4020ac:	mov	x0, #0x0                   	// #0
  4020b0:	add	x1, x1, #0xde0
  4020b4:	ldr	w20, [x3]
  4020b8:	bl	401b90 <dcgettext@plt>
  4020bc:	mov	x1, x19
  4020c0:	mov	x19, x0
  4020c4:	mov	w0, #0x4                   	// #4
  4020c8:	bl	405620 <__fxstatat@plt+0x39e0>
  4020cc:	mov	x2, x19
  4020d0:	mov	x3, x0
  4020d4:	mov	w1, w20
  4020d8:	mov	w0, #0x1                   	// #1
  4020dc:	bl	401850 <error@plt>
  4020e0:	ldrsw	x0, [x21, #712]
  4020e4:	ldr	x0, [x23, x0, lsl #3]
  4020e8:	bl	4068a8 <__fxstatat@plt+0x4c68>
  4020ec:	mov	x4, x0
  4020f0:	mov	x3, x19
  4020f4:	b	401f0c <__fxstatat@plt+0x2cc>
  4020f8:	mov	w2, #0x5                   	// #5
  4020fc:	adrp	x1, 40c000 <__fxstatat@plt+0xa3c0>
  402100:	mov	x0, #0x0                   	// #0
  402104:	add	x1, x1, #0xd80
  402108:	bl	401b90 <dcgettext@plt>
  40210c:	mov	x2, x0
  402110:	mov	w1, #0x0                   	// #0
  402114:	mov	w0, w19
  402118:	bl	401850 <error@plt>
  40211c:	mov	x29, #0x0                   	// #0
  402120:	mov	x30, #0x0                   	// #0
  402124:	mov	x5, x0
  402128:	ldr	x1, [sp]
  40212c:	add	x2, sp, #0x8
  402130:	mov	x6, sp
  402134:	movz	x0, #0x0, lsl #48
  402138:	movk	x0, #0x0, lsl #32
  40213c:	movk	x0, #0x40, lsl #16
  402140:	movk	x0, #0x1c50
  402144:	movz	x3, #0x0, lsl #48
  402148:	movk	x3, #0x0, lsl #32
  40214c:	movk	x3, #0x40, lsl #16
  402150:	movk	x3, #0xc108
  402154:	movz	x4, #0x0, lsl #48
  402158:	movk	x4, #0x0, lsl #32
  40215c:	movk	x4, #0x40, lsl #16
  402160:	movk	x4, #0xc188
  402164:	bl	401950 <__libc_start_main@plt>
  402168:	bl	401a30 <abort@plt>
  40216c:	adrp	x0, 420000 <__fxstatat@plt+0x1e3c0>
  402170:	ldr	x0, [x0, #4064]
  402174:	cbz	x0, 40217c <__fxstatat@plt+0x53c>
  402178:	b	401a10 <__gmon_start__@plt>
  40217c:	ret
  402180:	adrp	x0, 421000 <__fxstatat@plt+0x1f3c0>
  402184:	add	x0, x0, #0x2b0
  402188:	adrp	x1, 421000 <__fxstatat@plt+0x1f3c0>
  40218c:	add	x1, x1, #0x2b0
  402190:	cmp	x1, x0
  402194:	b.eq	4021ac <__fxstatat@plt+0x56c>  // b.none
  402198:	adrp	x1, 40c000 <__fxstatat@plt+0xa3c0>
  40219c:	ldr	x1, [x1, #440]
  4021a0:	cbz	x1, 4021ac <__fxstatat@plt+0x56c>
  4021a4:	mov	x16, x1
  4021a8:	br	x16
  4021ac:	ret
  4021b0:	adrp	x0, 421000 <__fxstatat@plt+0x1f3c0>
  4021b4:	add	x0, x0, #0x2b0
  4021b8:	adrp	x1, 421000 <__fxstatat@plt+0x1f3c0>
  4021bc:	add	x1, x1, #0x2b0
  4021c0:	sub	x1, x1, x0
  4021c4:	lsr	x2, x1, #63
  4021c8:	add	x1, x2, x1, asr #3
  4021cc:	cmp	xzr, x1, asr #1
  4021d0:	asr	x1, x1, #1
  4021d4:	b.eq	4021ec <__fxstatat@plt+0x5ac>  // b.none
  4021d8:	adrp	x2, 40c000 <__fxstatat@plt+0xa3c0>
  4021dc:	ldr	x2, [x2, #448]
  4021e0:	cbz	x2, 4021ec <__fxstatat@plt+0x5ac>
  4021e4:	mov	x16, x2
  4021e8:	br	x16
  4021ec:	ret
  4021f0:	stp	x29, x30, [sp, #-32]!
  4021f4:	mov	x29, sp
  4021f8:	str	x19, [sp, #16]
  4021fc:	adrp	x19, 421000 <__fxstatat@plt+0x1f3c0>
  402200:	ldrb	w0, [x19, #736]
  402204:	cbnz	w0, 402214 <__fxstatat@plt+0x5d4>
  402208:	bl	402180 <__fxstatat@plt+0x540>
  40220c:	mov	w0, #0x1                   	// #1
  402210:	strb	w0, [x19, #736]
  402214:	ldr	x19, [sp, #16]
  402218:	ldp	x29, x30, [sp], #32
  40221c:	ret
  402220:	b	4021b0 <__fxstatat@plt+0x570>
  402224:	nop
  402228:	stp	x29, x30, [sp, #-176]!
  40222c:	mov	x29, sp
  402230:	stp	x19, x20, [sp, #16]
  402234:	mov	w20, w0
  402238:	stp	x21, x22, [sp, #32]
  40223c:	str	x23, [sp, #48]
  402240:	cbz	w0, 402280 <__fxstatat@plt+0x640>
  402244:	adrp	x0, 421000 <__fxstatat@plt+0x1f3c0>
  402248:	mov	w2, #0x5                   	// #5
  40224c:	adrp	x1, 40c000 <__fxstatat@plt+0xa3c0>
  402250:	add	x1, x1, #0x270
  402254:	ldr	x19, [x0, #696]
  402258:	mov	x0, #0x0                   	// #0
  40225c:	bl	401b90 <dcgettext@plt>
  402260:	mov	x2, x0
  402264:	adrp	x3, 421000 <__fxstatat@plt+0x1f3c0>
  402268:	mov	x0, x19
  40226c:	mov	w1, #0x1                   	// #1
  402270:	ldr	x3, [x3, #784]
  402274:	bl	401a80 <__fprintf_chk@plt>
  402278:	mov	w0, w20
  40227c:	bl	401840 <exit@plt>
  402280:	adrp	x21, 421000 <__fxstatat@plt+0x1f3c0>
  402284:	mov	w2, #0x5                   	// #5
  402288:	adrp	x1, 40c000 <__fxstatat@plt+0xa3c0>
  40228c:	mov	x0, #0x0                   	// #0
  402290:	add	x1, x1, #0x298
  402294:	bl	401b90 <dcgettext@plt>
  402298:	ldr	x3, [x21, #784]
  40229c:	adrp	x19, 421000 <__fxstatat@plt+0x1f3c0>
  4022a0:	mov	x1, x0
  4022a4:	mov	w0, #0x1                   	// #1
  4022a8:	mov	x2, x3
  4022ac:	adrp	x22, 40c000 <__fxstatat@plt+0xa3c0>
  4022b0:	bl	401960 <__printf_chk@plt>
  4022b4:	add	x22, x22, #0x258
  4022b8:	mov	w2, #0x5                   	// #5
  4022bc:	adrp	x1, 40c000 <__fxstatat@plt+0xa3c0>
  4022c0:	mov	x0, #0x0                   	// #0
  4022c4:	add	x1, x1, #0x300
  4022c8:	bl	401b90 <dcgettext@plt>
  4022cc:	ldr	x1, [x19, #720]
  4022d0:	bl	401ba0 <fputs_unlocked@plt>
  4022d4:	mov	w2, #0x5                   	// #5
  4022d8:	adrp	x1, 40c000 <__fxstatat@plt+0xa3c0>
  4022dc:	mov	x0, #0x0                   	// #0
  4022e0:	add	x1, x1, #0x398
  4022e4:	bl	401b90 <dcgettext@plt>
  4022e8:	ldr	x1, [x19, #720]
  4022ec:	bl	401ba0 <fputs_unlocked@plt>
  4022f0:	mov	w2, #0x5                   	// #5
  4022f4:	adrp	x1, 40c000 <__fxstatat@plt+0xa3c0>
  4022f8:	mov	x0, #0x0                   	// #0
  4022fc:	add	x1, x1, #0x468
  402300:	bl	401b90 <dcgettext@plt>
  402304:	ldr	x1, [x19, #720]
  402308:	bl	401ba0 <fputs_unlocked@plt>
  40230c:	mov	w2, #0x5                   	// #5
  402310:	adrp	x1, 40c000 <__fxstatat@plt+0xa3c0>
  402314:	mov	x0, #0x0                   	// #0
  402318:	add	x1, x1, #0x550
  40231c:	bl	401b90 <dcgettext@plt>
  402320:	ldr	x1, [x19, #720]
  402324:	bl	401ba0 <fputs_unlocked@plt>
  402328:	mov	w2, #0x5                   	// #5
  40232c:	adrp	x1, 40c000 <__fxstatat@plt+0xa3c0>
  402330:	mov	x0, #0x0                   	// #0
  402334:	add	x1, x1, #0x5c8
  402338:	bl	401b90 <dcgettext@plt>
  40233c:	ldr	x1, [x19, #720]
  402340:	bl	401ba0 <fputs_unlocked@plt>
  402344:	mov	w2, #0x5                   	// #5
  402348:	adrp	x1, 40c000 <__fxstatat@plt+0xa3c0>
  40234c:	mov	x0, #0x0                   	// #0
  402350:	add	x1, x1, #0x720
  402354:	bl	401b90 <dcgettext@plt>
  402358:	ldr	x1, [x19, #720]
  40235c:	bl	401ba0 <fputs_unlocked@plt>
  402360:	mov	w2, #0x5                   	// #5
  402364:	adrp	x1, 40c000 <__fxstatat@plt+0xa3c0>
  402368:	mov	x0, #0x0                   	// #0
  40236c:	add	x1, x1, #0x7a0
  402370:	bl	401b90 <dcgettext@plt>
  402374:	ldr	x1, [x19, #720]
  402378:	bl	401ba0 <fputs_unlocked@plt>
  40237c:	mov	w2, #0x5                   	// #5
  402380:	adrp	x1, 40c000 <__fxstatat@plt+0xa3c0>
  402384:	mov	x0, #0x0                   	// #0
  402388:	add	x1, x1, #0x820
  40238c:	bl	401b90 <dcgettext@plt>
  402390:	ldr	x1, [x19, #720]
  402394:	bl	401ba0 <fputs_unlocked@plt>
  402398:	mov	w2, #0x5                   	// #5
  40239c:	adrp	x1, 40c000 <__fxstatat@plt+0xa3c0>
  4023a0:	mov	x0, #0x0                   	// #0
  4023a4:	add	x1, x1, #0x868
  4023a8:	bl	401b90 <dcgettext@plt>
  4023ac:	ldr	x1, [x19, #720]
  4023b0:	bl	401ba0 <fputs_unlocked@plt>
  4023b4:	mov	w2, #0x5                   	// #5
  4023b8:	adrp	x1, 40c000 <__fxstatat@plt+0xa3c0>
  4023bc:	mov	x0, #0x0                   	// #0
  4023c0:	add	x1, x1, #0xa40
  4023c4:	bl	401b90 <dcgettext@plt>
  4023c8:	ldr	x1, [x19, #720]
  4023cc:	bl	401ba0 <fputs_unlocked@plt>
  4023d0:	mov	w2, #0x5                   	// #5
  4023d4:	adrp	x1, 40c000 <__fxstatat@plt+0xa3c0>
  4023d8:	mov	x0, #0x0                   	// #0
  4023dc:	add	x1, x1, #0xa70
  4023e0:	bl	401b90 <dcgettext@plt>
  4023e4:	ldr	x1, [x19, #720]
  4023e8:	bl	401ba0 <fputs_unlocked@plt>
  4023ec:	mov	w2, #0x5                   	// #5
  4023f0:	adrp	x1, 40c000 <__fxstatat@plt+0xa3c0>
  4023f4:	mov	x0, #0x0                   	// #0
  4023f8:	add	x1, x1, #0xaa8
  4023fc:	bl	401b90 <dcgettext@plt>
  402400:	ldr	x1, [x19, #720]
  402404:	bl	401ba0 <fputs_unlocked@plt>
  402408:	mov	w2, #0x5                   	// #5
  40240c:	adrp	x1, 40c000 <__fxstatat@plt+0xa3c0>
  402410:	mov	x0, #0x0                   	// #0
  402414:	add	x1, x1, #0xb68
  402418:	bl	401b90 <dcgettext@plt>
  40241c:	mov	x1, x0
  402420:	ldr	x4, [x21, #784]
  402424:	mov	w0, #0x1                   	// #1
  402428:	add	x21, sp, #0x40
  40242c:	mov	x3, x4
  402430:	mov	x2, x4
  402434:	bl	401960 <__printf_chk@plt>
  402438:	adrp	x2, 40c000 <__fxstatat@plt+0xa3c0>
  40243c:	add	x2, x2, #0xea8
  402440:	ldp	x4, x5, [x2, #16]
  402444:	stp	x4, x5, [sp, #80]
  402448:	ldp	x1, x0, [x2]
  40244c:	stp	x1, x0, [sp, #64]
  402450:	ldp	x4, x5, [x2, #32]
  402454:	stp	x4, x5, [sp, #96]
  402458:	ldp	x4, x5, [x2, #48]
  40245c:	stp	x4, x5, [sp, #112]
  402460:	ldp	x4, x5, [x2, #64]
  402464:	stp	x4, x5, [sp, #128]
  402468:	ldp	x4, x5, [x2, #80]
  40246c:	stp	x4, x5, [sp, #144]
  402470:	ldp	x2, x3, [x2, #96]
  402474:	stp	x2, x3, [sp, #160]
  402478:	cbnz	x1, 40254c <__fxstatat@plt+0x90c>
  40247c:	ldr	x23, [x21, #8]
  402480:	adrp	x1, 40c000 <__fxstatat@plt+0xa3c0>
  402484:	mov	w2, #0x5                   	// #5
  402488:	add	x1, x1, #0xc38
  40248c:	mov	x0, #0x0                   	// #0
  402490:	cbz	x23, 40255c <__fxstatat@plt+0x91c>
  402494:	bl	401b90 <dcgettext@plt>
  402498:	adrp	x21, 40c000 <__fxstatat@plt+0xa3c0>
  40249c:	add	x21, x21, #0xc50
  4024a0:	adrp	x2, 40c000 <__fxstatat@plt+0xa3c0>
  4024a4:	mov	x3, x21
  4024a8:	add	x2, x2, #0xc78
  4024ac:	mov	x1, x0
  4024b0:	mov	w0, #0x1                   	// #1
  4024b4:	bl	401960 <__printf_chk@plt>
  4024b8:	mov	x1, #0x0                   	// #0
  4024bc:	mov	w0, #0x5                   	// #5
  4024c0:	bl	401c30 <setlocale@plt>
  4024c4:	cbz	x0, 4024dc <__fxstatat@plt+0x89c>
  4024c8:	adrp	x1, 40c000 <__fxstatat@plt+0xa3c0>
  4024cc:	mov	x2, #0x3                   	// #3
  4024d0:	add	x1, x1, #0xc88
  4024d4:	bl	401930 <strncmp@plt>
  4024d8:	cbnz	w0, 4025f8 <__fxstatat@plt+0x9b8>
  4024dc:	mov	w2, #0x5                   	// #5
  4024e0:	adrp	x1, 40c000 <__fxstatat@plt+0xa3c0>
  4024e4:	mov	x0, #0x0                   	// #0
  4024e8:	add	x1, x1, #0xcd8
  4024ec:	bl	401b90 <dcgettext@plt>
  4024f0:	mov	x1, x0
  4024f4:	mov	x3, x22
  4024f8:	mov	x2, x21
  4024fc:	mov	w0, #0x1                   	// #1
  402500:	bl	401960 <__printf_chk@plt>
  402504:	mov	w2, #0x5                   	// #5
  402508:	adrp	x1, 40c000 <__fxstatat@plt+0xa3c0>
  40250c:	mov	x0, #0x0                   	// #0
  402510:	add	x1, x1, #0xcf8
  402514:	bl	401b90 <dcgettext@plt>
  402518:	mov	x1, x0
  40251c:	cmp	x23, x22
  402520:	adrp	x2, 40c000 <__fxstatat@plt+0xa3c0>
  402524:	adrp	x3, 40c000 <__fxstatat@plt+0xa3c0>
  402528:	add	x2, x2, #0xa38
  40252c:	add	x3, x3, #0x260
  402530:	csel	x3, x3, x2, eq  // eq = none
  402534:	mov	x2, x23
  402538:	mov	w0, #0x1                   	// #1
  40253c:	bl	401960 <__printf_chk@plt>
  402540:	b	402278 <__fxstatat@plt+0x638>
  402544:	ldr	x1, [x21, #16]!
  402548:	cbz	x1, 40247c <__fxstatat@plt+0x83c>
  40254c:	mov	x0, x22
  402550:	bl	401a90 <strcmp@plt>
  402554:	cbnz	w0, 402544 <__fxstatat@plt+0x904>
  402558:	b	40247c <__fxstatat@plt+0x83c>
  40255c:	bl	401b90 <dcgettext@plt>
  402560:	adrp	x21, 40c000 <__fxstatat@plt+0xa3c0>
  402564:	add	x21, x21, #0xc50
  402568:	adrp	x2, 40c000 <__fxstatat@plt+0xa3c0>
  40256c:	mov	x3, x21
  402570:	add	x2, x2, #0xc78
  402574:	mov	x1, x0
  402578:	mov	w0, #0x1                   	// #1
  40257c:	bl	401960 <__printf_chk@plt>
  402580:	mov	x1, #0x0                   	// #0
  402584:	mov	w0, #0x5                   	// #5
  402588:	bl	401c30 <setlocale@plt>
  40258c:	cbz	x0, 4025a4 <__fxstatat@plt+0x964>
  402590:	adrp	x1, 40c000 <__fxstatat@plt+0xa3c0>
  402594:	mov	x2, #0x3                   	// #3
  402598:	add	x1, x1, #0xc88
  40259c:	bl	401930 <strncmp@plt>
  4025a0:	cbnz	w0, 4025f4 <__fxstatat@plt+0x9b4>
  4025a4:	mov	w2, #0x5                   	// #5
  4025a8:	adrp	x1, 40c000 <__fxstatat@plt+0xa3c0>
  4025ac:	mov	x0, #0x0                   	// #0
  4025b0:	add	x1, x1, #0xcd8
  4025b4:	bl	401b90 <dcgettext@plt>
  4025b8:	mov	x1, x0
  4025bc:	mov	x3, x22
  4025c0:	mov	x2, x21
  4025c4:	mov	w0, #0x1                   	// #1
  4025c8:	bl	401960 <__printf_chk@plt>
  4025cc:	adrp	x1, 40c000 <__fxstatat@plt+0xa3c0>
  4025d0:	mov	w2, #0x5                   	// #5
  4025d4:	add	x1, x1, #0xcf8
  4025d8:	mov	x0, #0x0                   	// #0
  4025dc:	bl	401b90 <dcgettext@plt>
  4025e0:	mov	x23, x22
  4025e4:	adrp	x3, 40c000 <__fxstatat@plt+0xa3c0>
  4025e8:	mov	x1, x0
  4025ec:	add	x3, x3, #0x260
  4025f0:	b	402534 <__fxstatat@plt+0x8f4>
  4025f4:	mov	x23, x22
  4025f8:	mov	w2, #0x5                   	// #5
  4025fc:	adrp	x1, 40c000 <__fxstatat@plt+0xa3c0>
  402600:	mov	x0, #0x0                   	// #0
  402604:	add	x1, x1, #0xc90
  402608:	bl	401b90 <dcgettext@plt>
  40260c:	ldr	x1, [x19, #720]
  402610:	bl	401ba0 <fputs_unlocked@plt>
  402614:	b	4024dc <__fxstatat@plt+0x89c>
  402618:	stp	x29, x30, [sp, #-48]!
  40261c:	mov	x29, sp
  402620:	stp	x19, x20, [sp, #16]
  402624:	mov	x19, x1
  402628:	cbz	x0, 402684 <__fxstatat@plt+0xa44>
  40262c:	cbz	x1, 40268c <__fxstatat@plt+0xa4c>
  402630:	mov	x20, x0
  402634:	str	x21, [sp, #32]
  402638:	bl	401830 <strlen@plt>
  40263c:	mov	x21, x0
  402640:	mov	x0, x19
  402644:	bl	401830 <strlen@plt>
  402648:	add	x0, x21, x0
  40264c:	add	x0, x0, #0x2
  402650:	bl	407820 <__fxstatat@plt+0x5be0>
  402654:	mov	x1, x20
  402658:	mov	x20, x0
  40265c:	bl	4018d0 <stpcpy@plt>
  402660:	mov	w2, #0x3a                  	// #58
  402664:	strb	w2, [x0], #1
  402668:	mov	x1, x19
  40266c:	bl	401b40 <strcpy@plt>
  402670:	ldr	x21, [sp, #32]
  402674:	mov	x0, x20
  402678:	ldp	x19, x20, [sp, #16]
  40267c:	ldp	x29, x30, [sp], #48
  402680:	ret
  402684:	cbz	x1, 402698 <__fxstatat@plt+0xa58>
  402688:	mov	x0, x1
  40268c:	ldp	x19, x20, [sp, #16]
  402690:	ldp	x29, x30, [sp], #48
  402694:	b	4079a8 <__fxstatat@plt+0x5d68>
  402698:	mov	x20, #0x0                   	// #0
  40269c:	b	402674 <__fxstatat@plt+0xa34>
  4026a0:	mov	w2, #0x2                   	// #2
  4026a4:	mov	w1, #0x1                   	// #1
  4026a8:	str	w2, [x0]
  4026ac:	strb	wzr, [x0, #4]
  4026b0:	str	xzr, [x0, #8]
  4026b4:	strh	w1, [x0, #16]
  4026b8:	stp	xzr, xzr, [x0, #24]
  4026bc:	ret
  4026c0:	stp	x29, x30, [sp, #-32]!
  4026c4:	mov	x29, sp
  4026c8:	str	x19, [sp, #16]
  4026cc:	mov	x19, x0
  4026d0:	ldr	x0, [x0, #24]
  4026d4:	bl	401ad0 <free@plt>
  4026d8:	ldr	x0, [x19, #32]
  4026dc:	ldr	x19, [sp, #16]
  4026e0:	ldp	x29, x30, [sp], #32
  4026e4:	b	401ad0 <free@plt>
  4026e8:	stp	x29, x30, [sp, #-64]!
  4026ec:	mov	x29, sp
  4026f0:	str	x19, [sp, #16]
  4026f4:	mov	w19, w0
  4026f8:	bl	401c10 <getgrgid@plt>
  4026fc:	cbz	x0, 402714 <__fxstatat@plt+0xad4>
  402700:	ldr	x0, [x0]
  402704:	bl	4079a8 <__fxstatat@plt+0x5d68>
  402708:	ldr	x19, [sp, #16]
  40270c:	ldp	x29, x30, [sp], #64
  402710:	ret
  402714:	add	x1, sp, #0x28
  402718:	mov	w0, w19
  40271c:	bl	403580 <__fxstatat@plt+0x1940>
  402720:	bl	4079a8 <__fxstatat@plt+0x5d68>
  402724:	ldr	x19, [sp, #16]
  402728:	ldp	x29, x30, [sp], #64
  40272c:	ret
  402730:	stp	x29, x30, [sp, #-64]!
  402734:	mov	x29, sp
  402738:	str	x19, [sp, #16]
  40273c:	mov	w19, w0
  402740:	bl	401aa0 <getpwuid@plt>
  402744:	cbz	x0, 40275c <__fxstatat@plt+0xb1c>
  402748:	ldr	x0, [x0]
  40274c:	bl	4079a8 <__fxstatat@plt+0x5d68>
  402750:	ldr	x19, [sp, #16]
  402754:	ldp	x29, x30, [sp], #64
  402758:	ret
  40275c:	add	x1, sp, #0x28
  402760:	mov	w0, w19
  402764:	bl	403580 <__fxstatat@plt+0x1940>
  402768:	bl	4079a8 <__fxstatat@plt+0x5d68>
  40276c:	ldr	x19, [sp, #16]
  402770:	ldp	x29, x30, [sp], #64
  402774:	ret
  402778:	stp	x29, x30, [sp, #-416]!
  40277c:	mov	x29, sp
  402780:	stp	x19, x20, [sp, #16]
  402784:	mov	x20, x6
  402788:	stp	x21, x22, [sp, #32]
  40278c:	stp	x23, x24, [sp, #48]
  402790:	stp	x25, x26, [sp, #64]
  402794:	stp	x27, x28, [sp, #80]
  402798:	stp	w2, w5, [sp, #128]
  40279c:	stp	w4, w3, [sp, #136]
  4027a0:	and	w4, w4, w5
  4027a4:	str	w4, [sp, #116]
  4027a8:	cmn	w4, #0x1
  4027ac:	b.eq	40316c <__fxstatat@plt+0x152c>  // b.none
  4027b0:	mov	x2, #0x0                   	// #0
  4027b4:	bl	407a30 <__fxstatat@plt+0x5df0>
  4027b8:	mov	x22, x0
  4027bc:	bl	401bf0 <__errno_location@plt>
  4027c0:	str	x0, [sp, #120]
  4027c4:	adrp	x1, 40d000 <__fxstatat@plt+0xb3c0>
  4027c8:	add	x0, x1, #0x3e8
  4027cc:	str	x0, [sp, #144]
  4027d0:	adrp	x0, 40d000 <__fxstatat@plt+0xb3c0>
  4027d4:	add	x0, x0, #0x438
  4027d8:	str	x0, [sp, #152]
  4027dc:	mov	w0, #0x1                   	// #1
  4027e0:	str	w0, [sp, #108]
  4027e4:	nop
  4027e8:	mov	x0, x22
  4027ec:	bl	409aa0 <__fxstatat@plt+0x7e60>
  4027f0:	mov	x19, x0
  4027f4:	cbz	x0, 402a04 <__fxstatat@plt+0xdc4>
  4027f8:	ldrh	w23, [x0, #108]
  4027fc:	ldr	x24, [x0, #56]
  402800:	cmp	w23, #0x6
  402804:	b.eq	402d9c <__fxstatat@plt+0x115c>  // b.none
  402808:	b.hi	402924 <__fxstatat@plt+0xce4>  // b.pmore
  40280c:	cmp	w23, #0x2
  402810:	b.eq	402a4c <__fxstatat@plt+0xe0c>  // b.none
  402814:	cmp	w23, #0x4
  402818:	b.ne	40285c <__fxstatat@plt+0xc1c>  // b.any
  40281c:	ldrb	w25, [x20, #17]
  402820:	cbz	w25, 4030d8 <__fxstatat@plt+0x1498>
  402824:	mov	x21, #0x0                   	// #0
  402828:	mov	w0, #0x0                   	// #0
  40282c:	str	wzr, [sp, #108]
  402830:	ldr	w1, [x20]
  402834:	cmp	w1, #0x2
  402838:	b.eq	4029dc <__fxstatat@plt+0xd9c>  // b.none
  40283c:	cbnz	w1, 4029dc <__fxstatat@plt+0xd9c>
  402840:	mov	w1, #0x3                   	// #3
  402844:	str	w1, [sp, #112]
  402848:	cbnz	w0, 402988 <__fxstatat@plt+0xd48>
  40284c:	cbnz	x21, 40305c <__fxstatat@plt+0x141c>
  402850:	mov	x26, #0x0                   	// #0
  402854:	ldp	x27, x28, [x20, #24]
  402858:	b	402cf4 <__fxstatat@plt+0x10b4>
  40285c:	cmp	w23, #0x1
  402860:	b.ne	402a60 <__fxstatat@plt+0xe20>  // b.any
  402864:	ldrb	w0, [x20, #4]
  402868:	cbz	w0, 402a60 <__fxstatat@plt+0xe20>
  40286c:	ldr	x0, [x20, #8]
  402870:	cbz	x0, 4027e8 <__fxstatat@plt+0xba8>
  402874:	ldr	x1, [x0]
  402878:	ldr	x2, [x19, #128]
  40287c:	cmp	x2, x1
  402880:	b.ne	4027e8 <__fxstatat@plt+0xba8>  // b.any
  402884:	ldr	x0, [x0, #8]
  402888:	ldr	x1, [x19, #120]
  40288c:	cmp	x1, x0
  402890:	b.ne	4027e8 <__fxstatat@plt+0xba8>  // b.any
  402894:	ldrb	w0, [x24]
  402898:	cmp	w0, #0x2f
  40289c:	b.ne	4033cc <__fxstatat@plt+0x178c>  // b.any
  4028a0:	ldrb	w0, [x24, #1]
  4028a4:	cbnz	w0, 4033cc <__fxstatat@plt+0x178c>
  4028a8:	mov	w2, #0x5                   	// #5
  4028ac:	adrp	x1, 40d000 <__fxstatat@plt+0xb3c0>
  4028b0:	mov	x0, #0x0                   	// #0
  4028b4:	add	x1, x1, #0xe8
  4028b8:	bl	401b90 <dcgettext@plt>
  4028bc:	mov	x21, x0
  4028c0:	mov	x1, x24
  4028c4:	mov	w0, #0x4                   	// #4
  4028c8:	bl	405620 <__fxstatat@plt+0x39e0>
  4028cc:	mov	x3, x0
  4028d0:	mov	x2, x21
  4028d4:	mov	w1, #0x0                   	// #0
  4028d8:	mov	w0, #0x0                   	// #0
  4028dc:	bl	401850 <error@plt>
  4028e0:	mov	w2, #0x5                   	// #5
  4028e4:	adrp	x1, 40d000 <__fxstatat@plt+0xb3c0>
  4028e8:	mov	x0, #0x0                   	// #0
  4028ec:	add	x1, x1, #0x158
  4028f0:	bl	401b90 <dcgettext@plt>
  4028f4:	mov	x2, x0
  4028f8:	mov	w1, #0x0                   	// #0
  4028fc:	mov	w0, #0x0                   	// #0
  402900:	bl	401850 <error@plt>
  402904:	str	wzr, [sp, #108]
  402908:	mov	x1, x19
  40290c:	mov	w2, #0x4                   	// #4
  402910:	mov	x0, x22
  402914:	bl	40a320 <__fxstatat@plt+0x86e0>
  402918:	mov	x0, x22
  40291c:	bl	409aa0 <__fxstatat@plt+0x7e60>
  402920:	b	4027e8 <__fxstatat@plt+0xba8>
  402924:	cmp	w23, #0x7
  402928:	b.eq	402d54 <__fxstatat@plt+0x1114>  // b.none
  40292c:	cmp	w23, #0xa
  402930:	b.ne	402a60 <__fxstatat@plt+0xe20>  // b.any
  402934:	ldr	x0, [x0, #88]
  402938:	cbnz	x0, 402944 <__fxstatat@plt+0xd04>
  40293c:	ldr	x0, [x19, #32]
  402940:	cbz	x0, 403278 <__fxstatat@plt+0x1638>
  402944:	ldrb	w25, [x20, #17]
  402948:	cbnz	w25, 402824 <__fxstatat@plt+0xbe4>
  40294c:	mov	w2, #0x5                   	// #5
  402950:	ldr	w23, [x19, #64]
  402954:	adrp	x1, 40d000 <__fxstatat@plt+0xb3c0>
  402958:	mov	x0, #0x0                   	// #0
  40295c:	add	x1, x1, #0x190
  402960:	bl	401b90 <dcgettext@plt>
  402964:	mov	x1, x24
  402968:	mov	x21, x0
  40296c:	mov	w0, #0x4                   	// #4
  402970:	bl	405620 <__fxstatat@plt+0x39e0>
  402974:	mov	x2, x21
  402978:	mov	x3, x0
  40297c:	mov	w1, w23
  402980:	mov	w0, #0x0                   	// #0
  402984:	b	402d84 <__fxstatat@plt+0x1144>
  402988:	cbnz	w25, 403364 <__fxstatat@plt+0x1724>
  40298c:	cbnz	x21, 403248 <__fxstatat@plt+0x1608>
  402990:	mov	x26, #0x0                   	// #0
  402994:	nop
  402998:	mov	w2, #0x5                   	// #5
  40299c:	adrp	x1, 40d000 <__fxstatat@plt+0xb3c0>
  4029a0:	mov	x0, #0x0                   	// #0
  4029a4:	add	x1, x1, #0x2e0
  4029a8:	bl	401b90 <dcgettext@plt>
  4029ac:	mov	x23, x0
  4029b0:	mov	x1, x24
  4029b4:	mov	w0, #0x4                   	// #4
  4029b8:	bl	405620 <__fxstatat@plt+0x39e0>
  4029bc:	mov	x2, x0
  4029c0:	mov	x1, x23
  4029c4:	mov	w0, #0x1                   	// #1
  4029c8:	bl	401960 <__printf_chk@plt>
  4029cc:	mov	x0, x26
  4029d0:	bl	401ad0 <free@plt>
  4029d4:	mov	x0, x21
  4029d8:	bl	401ad0 <free@plt>
  4029dc:	ldrb	w0, [x20, #4]
  4029e0:	cbnz	w0, 4027e8 <__fxstatat@plt+0xba8>
  4029e4:	mov	x1, x19
  4029e8:	mov	w2, #0x4                   	// #4
  4029ec:	mov	x0, x22
  4029f0:	bl	40a320 <__fxstatat@plt+0x86e0>
  4029f4:	mov	x0, x22
  4029f8:	bl	409aa0 <__fxstatat@plt+0x7e60>
  4029fc:	mov	x19, x0
  402a00:	cbnz	x0, 4027f8 <__fxstatat@plt+0xbb8>
  402a04:	ldr	x1, [sp, #120]
  402a08:	ldr	w19, [x1]
  402a0c:	cbz	w19, 402a20 <__fxstatat@plt+0xde0>
  402a10:	ldrb	w1, [x20, #17]
  402a14:	str	w1, [sp, #108]
  402a18:	cbz	w1, 403224 <__fxstatat@plt+0x15e4>
  402a1c:	str	wzr, [sp, #108]
  402a20:	mov	x0, x22
  402a24:	bl	4098d8 <__fxstatat@plt+0x7c98>
  402a28:	cbnz	w0, 403188 <__fxstatat@plt+0x1548>
  402a2c:	ldrb	w0, [sp, #108]
  402a30:	ldp	x19, x20, [sp, #16]
  402a34:	ldp	x21, x22, [sp, #32]
  402a38:	ldp	x23, x24, [sp, #48]
  402a3c:	ldp	x25, x26, [sp, #64]
  402a40:	ldp	x27, x28, [sp, #80]
  402a44:	ldp	x29, x30, [sp], #416
  402a48:	ret
  402a4c:	mov	x1, x0
  402a50:	mov	x0, x22
  402a54:	bl	407a80 <__fxstatat@plt+0x5e40>
  402a58:	tst	w0, #0xff
  402a5c:	b.ne	403064 <__fxstatat@plt+0x1424>  // b.any
  402a60:	ldr	w0, [sp, #116]
  402a64:	add	x21, x19, #0x78
  402a68:	ldrb	w25, [x20, #16]
  402a6c:	cmn	w0, #0x1
  402a70:	mov	x0, x21
  402a74:	ldr	x26, [x19, #48]
  402a78:	b.eq	402aec <__fxstatat@plt+0xeac>  // b.none
  402a7c:	cbz	w25, 402a90 <__fxstatat@plt+0xe50>
  402a80:	ldr	w0, [x0, #16]
  402a84:	and	w0, w0, #0xf000
  402a88:	cmp	w0, #0xa, lsl #12
  402a8c:	b.eq	403138 <__fxstatat@plt+0x14f8>  // b.none
  402a90:	and	w0, w23, #0xfffffffd
  402a94:	sub	w23, w23, #0x1
  402a98:	cmp	w0, #0x4
  402a9c:	and	w23, w23, #0xffff
  402aa0:	cset	w0, eq  // eq = none
  402aa4:	ldr	w2, [sp, #136]
  402aa8:	cmp	w23, #0x1
  402aac:	cset	w1, ls  // ls = plast
  402ab0:	cmn	w2, #0x1
  402ab4:	orr	w0, w0, w1
  402ab8:	b.eq	402b24 <__fxstatat@plt+0xee4>  // b.none
  402abc:	ldr	w1, [x21, #24]
  402ac0:	cmp	w2, w1
  402ac4:	b.eq	402b24 <__fxstatat@plt+0xee4>  // b.none
  402ac8:	cbz	w0, 4030cc <__fxstatat@plt+0x148c>
  402acc:	ldr	x1, [x20, #8]
  402ad0:	cbz	x1, 402ae4 <__fxstatat@plt+0xea4>
  402ad4:	ldr	x3, [x1]
  402ad8:	ldr	x2, [x21, #8]
  402adc:	cmp	x3, x2
  402ae0:	b.eq	402f84 <__fxstatat@plt+0x1344>  // b.none
  402ae4:	mov	w25, w0
  402ae8:	b	402830 <__fxstatat@plt+0xbf0>
  402aec:	ldr	w1, [x20]
  402af0:	cmp	w1, #0x2
  402af4:	b.ne	402a7c <__fxstatat@plt+0xe3c>  // b.any
  402af8:	ldr	x1, [x20, #8]
  402afc:	cbnz	x1, 402a7c <__fxstatat@plt+0xe3c>
  402b00:	cbnz	w25, 402a80 <__fxstatat@plt+0xe40>
  402b04:	and	w1, w23, #0xfffffffd
  402b08:	sub	w0, w23, #0x1
  402b0c:	cmp	w1, #0x4
  402b10:	and	w0, w0, #0xffff
  402b14:	ccmp	w0, #0x1, #0x0, ne  // ne = any
  402b18:	b.hi	402b50 <__fxstatat@plt+0xf10>  // b.pmore
  402b1c:	ldr	w27, [x22, #44]
  402b20:	b	402b58 <__fxstatat@plt+0xf18>
  402b24:	ldr	w1, [sp, #132]
  402b28:	cmn	w1, #0x1
  402b2c:	b.eq	402eb8 <__fxstatat@plt+0x1278>  // b.none
  402b30:	ldr	w1, [x21, #28]
  402b34:	cbz	w0, 402b40 <__fxstatat@plt+0xf00>
  402b38:	ldr	x0, [x20, #8]
  402b3c:	cbnz	x0, 403114 <__fxstatat@plt+0x14d4>
  402b40:	ldr	w0, [sp, #132]
  402b44:	cmp	w0, w1
  402b48:	b.ne	4030cc <__fxstatat@plt+0x148c>  // b.any
  402b4c:	ldrb	w25, [x20, #16]
  402b50:	ldr	w27, [x22, #44]
  402b54:	cbnz	w25, 402bf4 <__fxstatat@plt+0xfb4>
  402b58:	ldr	w2, [sp, #128]
  402b5c:	mov	x1, x26
  402b60:	ldr	w3, [sp, #140]
  402b64:	mov	w0, w27
  402b68:	mov	w4, #0x100                 	// #256
  402b6c:	bl	401af0 <fchownat@plt>
  402b70:	cmp	w0, #0x0
  402b74:	cset	w1, eq  // eq = none
  402b78:	cbz	w0, 402b8c <__fxstatat@plt+0xf4c>
  402b7c:	ldr	x0, [sp, #120]
  402b80:	ldr	w0, [x0]
  402b84:	cmp	w0, #0x5f
  402b88:	b.eq	403044 <__fxstatat@plt+0x1404>  // b.none
  402b8c:	cbnz	w1, 402c80 <__fxstatat@plt+0x1040>
  402b90:	ldrb	w25, [x20, #17]
  402b94:	cbnz	w25, 402eac <__fxstatat@plt+0x126c>
  402b98:	ldr	w0, [sp, #128]
  402b9c:	cmn	w0, #0x1
  402ba0:	ldr	x0, [sp, #120]
  402ba4:	ldr	w23, [x0]
  402ba8:	b.eq	4031d8 <__fxstatat@plt+0x1598>  // b.none
  402bac:	adrp	x1, 40d000 <__fxstatat@plt+0xb3c0>
  402bb0:	mov	w2, #0x5                   	// #5
  402bb4:	add	x1, x1, #0x2a8
  402bb8:	mov	x0, #0x0                   	// #0
  402bbc:	bl	401b90 <dcgettext@plt>
  402bc0:	mov	x25, x0
  402bc4:	mov	x1, x24
  402bc8:	mov	w0, #0x4                   	// #4
  402bcc:	bl	405620 <__fxstatat@plt+0x39e0>
  402bd0:	mov	x3, x0
  402bd4:	mov	x2, x25
  402bd8:	mov	w1, w23
  402bdc:	mov	w0, #0x0                   	// #0
  402be0:	str	wzr, [sp, #108]
  402be4:	bl	401850 <error@plt>
  402be8:	mov	w25, #0x1                   	// #1
  402bec:	mov	w0, #0x0                   	// #0
  402bf0:	b	402830 <__fxstatat@plt+0xbf0>
  402bf4:	ldr	w0, [sp, #116]
  402bf8:	cmn	w0, #0x1
  402bfc:	b.eq	402c58 <__fxstatat@plt+0x1018>  // b.none
  402c00:	ldr	w0, [x21, #16]
  402c04:	and	w0, w0, #0xf000
  402c08:	cmp	w0, #0x8, lsl #12
  402c0c:	b.eq	4030c0 <__fxstatat@plt+0x1480>  // b.none
  402c10:	cmp	w0, #0x4, lsl #12
  402c14:	mov	w23, #0x4901                	// #18689
  402c18:	mov	w2, #0x4900                	// #18688
  402c1c:	b.ne	402c58 <__fxstatat@plt+0x1018>  // b.any
  402c20:	mov	x1, x26
  402c24:	mov	w0, w27
  402c28:	bl	4019e0 <__openat_2@plt>
  402c2c:	mov	w28, w0
  402c30:	tbz	w0, #31, 402f00 <__fxstatat@plt+0x12c0>
  402c34:	ldr	x0, [sp, #120]
  402c38:	ldr	w0, [x0]
  402c3c:	cmp	w0, #0xd
  402c40:	b.ne	402b90 <__fxstatat@plt+0xf50>  // b.any
  402c44:	ldr	w0, [x21, #16]
  402c48:	and	w0, w0, #0xf000
  402c4c:	cmp	w0, #0x8, lsl #12
  402c50:	b.eq	402ee8 <__fxstatat@plt+0x12a8>  // b.none
  402c54:	ldr	w27, [x22, #44]
  402c58:	ldr	w2, [sp, #128]
  402c5c:	mov	x1, x26
  402c60:	ldr	w3, [sp, #140]
  402c64:	mov	w0, w27
  402c68:	mov	w4, #0x0                   	// #0
  402c6c:	bl	401af0 <fchownat@plt>
  402c70:	cmp	w0, #0x0
  402c74:	cset	w1, eq  // eq = none
  402c78:	cbz	w1, 402b90 <__fxstatat@plt+0xf50>
  402c7c:	nop
  402c80:	ldr	w0, [x20]
  402c84:	cmp	w0, #0x2
  402c88:	b.eq	4029dc <__fxstatat@plt+0xd9c>  // b.none
  402c8c:	ldr	w1, [sp, #128]
  402c90:	cmn	w1, #0x1
  402c94:	b.eq	402dc4 <__fxstatat@plt+0x1184>  // b.none
  402c98:	mov	w1, #0x2                   	// #2
  402c9c:	ldr	w23, [x21, #24]
  402ca0:	str	w1, [sp, #112]
  402ca4:	ldr	w1, [sp, #128]
  402ca8:	cmp	w1, w23
  402cac:	b.eq	402dc4 <__fxstatat@plt+0x1184>  // b.none
  402cb0:	mov	w0, w23
  402cb4:	bl	401aa0 <getpwuid@plt>
  402cb8:	cbz	x0, 402df8 <__fxstatat@plt+0x11b8>
  402cbc:	ldr	x0, [x0]
  402cc0:	bl	4079a8 <__fxstatat@plt+0x5d68>
  402cc4:	ldr	w21, [x21, #28]
  402cc8:	mov	x26, x0
  402ccc:	mov	w0, w21
  402cd0:	bl	401c10 <getgrgid@plt>
  402cd4:	cbz	x0, 402e20 <__fxstatat@plt+0x11e0>
  402cd8:	ldr	x0, [x0]
  402cdc:	bl	4079a8 <__fxstatat@plt+0x5d68>
  402ce0:	ldr	w1, [sp, #112]
  402ce4:	mov	x21, x0
  402ce8:	cmp	w1, #0x1
  402cec:	b.eq	402998 <__fxstatat@plt+0xd58>  // b.none
  402cf0:	ldp	x27, x28, [x20, #24]
  402cf4:	mov	x1, x28
  402cf8:	mov	x0, x27
  402cfc:	bl	402618 <__fxstatat@plt+0x9d8>
  402d00:	cmp	x27, #0x0
  402d04:	mov	x25, x0
  402d08:	csel	x1, x26, xzr, ne  // ne = any
  402d0c:	cmp	x28, #0x0
  402d10:	mov	x0, x1
  402d14:	csel	x1, x21, xzr, ne  // ne = any
  402d18:	bl	402618 <__fxstatat@plt+0x9d8>
  402d1c:	mov	x23, x0
  402d20:	ldr	w1, [sp, #112]
  402d24:	cmp	w1, #0x3
  402d28:	b.eq	402e88 <__fxstatat@plt+0x1248>  // b.none
  402d2c:	cmp	w1, #0x4
  402d30:	b.eq	402e30 <__fxstatat@plt+0x11f0>  // b.none
  402d34:	cbz	x27, 402f44 <__fxstatat@plt+0x1304>
  402d38:	adrp	x1, 40d000 <__fxstatat@plt+0xb3c0>
  402d3c:	mov	w2, #0x5                   	// #5
  402d40:	add	x1, x1, #0x318
  402d44:	mov	x0, #0x0                   	// #0
  402d48:	bl	401b90 <dcgettext@plt>
  402d4c:	mov	x27, x0
  402d50:	b	402e50 <__fxstatat@plt+0x1210>
  402d54:	ldrb	w25, [x20, #17]
  402d58:	cbnz	w25, 402824 <__fxstatat@plt+0xbe4>
  402d5c:	ldr	w21, [x19, #64]
  402d60:	mov	x2, x24
  402d64:	mov	w1, #0x3                   	// #3
  402d68:	mov	w0, #0x0                   	// #0
  402d6c:	bl	405fa0 <__fxstatat@plt+0x4360>
  402d70:	mov	x3, x0
  402d74:	adrp	x2, 40d000 <__fxstatat@plt+0xb3c0>
  402d78:	mov	w1, w21
  402d7c:	add	x2, x2, #0x1a8
  402d80:	mov	w0, #0x0                   	// #0
  402d84:	str	wzr, [sp, #108]
  402d88:	bl	401850 <error@plt>
  402d8c:	mov	x21, #0x0                   	// #0
  402d90:	mov	w25, #0x1                   	// #1
  402d94:	mov	w0, #0x0                   	// #0
  402d98:	b	402830 <__fxstatat@plt+0xbf0>
  402d9c:	ldrb	w0, [x20, #4]
  402da0:	cbz	w0, 4027e8 <__fxstatat@plt+0xba8>
  402da4:	ldr	w0, [sp, #116]
  402da8:	add	x21, x19, #0x78
  402dac:	ldrb	w25, [x20, #16]
  402db0:	cmn	w0, #0x1
  402db4:	mov	x0, x21
  402db8:	ldr	x26, [x19, #48]
  402dbc:	b.ne	402a7c <__fxstatat@plt+0xe3c>  // b.any
  402dc0:	b	402aec <__fxstatat@plt+0xeac>
  402dc4:	ldr	w2, [sp, #140]
  402dc8:	cmn	w2, #0x1
  402dcc:	b.eq	403050 <__fxstatat@plt+0x1410>  // b.none
  402dd0:	ldr	w1, [x21, #28]
  402dd4:	cmp	w2, w1
  402dd8:	b.eq	403050 <__fxstatat@plt+0x1410>  // b.none
  402ddc:	ldr	w23, [x21, #24]
  402de0:	mov	w0, #0x2                   	// #2
  402de4:	str	w0, [sp, #112]
  402de8:	mov	w0, w23
  402dec:	bl	401aa0 <getpwuid@plt>
  402df0:	cbnz	x0, 402cbc <__fxstatat@plt+0x107c>
  402df4:	nop
  402df8:	add	x1, sp, #0x120
  402dfc:	mov	w0, w23
  402e00:	bl	403580 <__fxstatat@plt+0x1940>
  402e04:	bl	4079a8 <__fxstatat@plt+0x5d68>
  402e08:	ldr	w21, [x21, #28]
  402e0c:	mov	x26, x0
  402e10:	mov	w0, w21
  402e14:	bl	401c10 <getgrgid@plt>
  402e18:	cbnz	x0, 402cd8 <__fxstatat@plt+0x1098>
  402e1c:	nop
  402e20:	mov	w0, w21
  402e24:	add	x1, sp, #0x120
  402e28:	bl	403580 <__fxstatat@plt+0x1940>
  402e2c:	b	402cdc <__fxstatat@plt+0x109c>
  402e30:	cbz	x27, 402f64 <__fxstatat@plt+0x1324>
  402e34:	adrp	x1, 40d000 <__fxstatat@plt+0xb3c0>
  402e38:	mov	w2, #0x5                   	// #5
  402e3c:	add	x1, x1, #0x460
  402e40:	mov	x0, #0x0                   	// #0
  402e44:	bl	401b90 <dcgettext@plt>
  402e48:	mov	x27, x0
  402e4c:	nop
  402e50:	mov	x1, x24
  402e54:	mov	w0, #0x4                   	// #4
  402e58:	bl	405620 <__fxstatat@plt+0x39e0>
  402e5c:	mov	x2, x0
  402e60:	mov	x4, x25
  402e64:	mov	x3, x23
  402e68:	mov	x1, x27
  402e6c:	mov	w0, #0x1                   	// #1
  402e70:	bl	401960 <__printf_chk@plt>
  402e74:	mov	x0, x23
  402e78:	bl	401ad0 <free@plt>
  402e7c:	mov	x0, x25
  402e80:	bl	401ad0 <free@plt>
  402e84:	b	4029cc <__fxstatat@plt+0xd8c>
  402e88:	cbz	x0, 4031f4 <__fxstatat@plt+0x15b4>
  402e8c:	cbz	x27, 403024 <__fxstatat@plt+0x13e4>
  402e90:	adrp	x1, 40d000 <__fxstatat@plt+0xb3c0>
  402e94:	mov	w2, #0x5                   	// #5
  402e98:	add	x1, x1, #0x388
  402e9c:	mov	x0, #0x0                   	// #0
  402ea0:	bl	401b90 <dcgettext@plt>
  402ea4:	mov	x27, x0
  402ea8:	b	402e50 <__fxstatat@plt+0x1210>
  402eac:	mov	w0, #0x0                   	// #0
  402eb0:	str	wzr, [sp, #108]
  402eb4:	b	402830 <__fxstatat@plt+0xbf0>
  402eb8:	cbz	w0, 402b4c <__fxstatat@plt+0xf0c>
  402ebc:	ldr	x0, [x20, #8]
  402ec0:	cbz	x0, 402b4c <__fxstatat@plt+0xf0c>
  402ec4:	ldr	x2, [x0]
  402ec8:	ldr	x1, [x21, #8]
  402ecc:	cmp	x2, x1
  402ed0:	b.ne	402b4c <__fxstatat@plt+0xf0c>  // b.any
  402ed4:	ldr	x1, [x21]
  402ed8:	ldr	x0, [x0, #8]
  402edc:	cmp	x0, x1
  402ee0:	b.ne	402b4c <__fxstatat@plt+0xf0c>  // b.any
  402ee4:	b	402f94 <__fxstatat@plt+0x1354>
  402ee8:	mov	w2, w23
  402eec:	mov	w0, w27
  402ef0:	mov	x1, x26
  402ef4:	bl	4019e0 <__openat_2@plt>
  402ef8:	mov	w28, w0
  402efc:	tbnz	w0, #31, 4033b4 <__fxstatat@plt+0x1774>
  402f00:	add	x2, sp, #0x120
  402f04:	mov	w1, w28
  402f08:	mov	w0, #0x0                   	// #0
  402f0c:	bl	401b80 <__fxstat@plt>
  402f10:	cbnz	w0, 4030a8 <__fxstatat@plt+0x1468>
  402f14:	ldr	x1, [x21, #8]
  402f18:	ldr	x0, [sp, #296]
  402f1c:	cmp	x1, x0
  402f20:	b.eq	4032ec <__fxstatat@plt+0x16ac>  // b.none
  402f24:	ldr	x26, [sp, #120]
  402f28:	mov	w0, w28
  402f2c:	str	wzr, [sp, #108]
  402f30:	ldr	w23, [x26]
  402f34:	bl	4019f0 <close@plt>
  402f38:	mov	w0, #0x0                   	// #0
  402f3c:	str	w23, [x26]
  402f40:	b	402830 <__fxstatat@plt+0xbf0>
  402f44:	cbz	x28, 403348 <__fxstatat@plt+0x1708>
  402f48:	adrp	x1, 40d000 <__fxstatat@plt+0xb3c0>
  402f4c:	mov	w2, #0x5                   	// #5
  402f50:	add	x1, x1, #0x340
  402f54:	mov	x0, #0x0                   	// #0
  402f58:	bl	401b90 <dcgettext@plt>
  402f5c:	mov	x27, x0
  402f60:	b	402e50 <__fxstatat@plt+0x1210>
  402f64:	cbz	x28, 40332c <__fxstatat@plt+0x16ec>
  402f68:	adrp	x1, 40d000 <__fxstatat@plt+0xb3c0>
  402f6c:	mov	w2, #0x5                   	// #5
  402f70:	add	x1, x1, #0x480
  402f74:	mov	x0, #0x0                   	// #0
  402f78:	bl	401b90 <dcgettext@plt>
  402f7c:	mov	x27, x0
  402f80:	b	402e50 <__fxstatat@plt+0x1210>
  402f84:	ldr	x2, [x21]
  402f88:	ldr	x1, [x1, #8]
  402f8c:	cmp	x1, x2
  402f90:	b.ne	402ae4 <__fxstatat@plt+0xea4>  // b.any
  402f94:	ldrb	w0, [x24]
  402f98:	cmp	w0, #0x2f
  402f9c:	b.eq	4032a8 <__fxstatat@plt+0x1668>  // b.none
  402fa0:	mov	w2, #0x5                   	// #5
  402fa4:	adrp	x1, 40d000 <__fxstatat@plt+0xb3c0>
  402fa8:	mov	x0, #0x0                   	// #0
  402fac:	add	x1, x1, #0x118
  402fb0:	bl	401b90 <dcgettext@plt>
  402fb4:	mov	x19, x0
  402fb8:	mov	x2, x24
  402fbc:	mov	w1, #0x4                   	// #4
  402fc0:	mov	w0, #0x0                   	// #0
  402fc4:	bl	405580 <__fxstatat@plt+0x3940>
  402fc8:	mov	w1, #0x4                   	// #4
  402fcc:	mov	x21, x0
  402fd0:	adrp	x2, 40c000 <__fxstatat@plt+0xa3c0>
  402fd4:	mov	w0, #0x1                   	// #1
  402fd8:	add	x2, x2, #0xe00
  402fdc:	bl	405580 <__fxstatat@plt+0x3940>
  402fe0:	mov	x3, x21
  402fe4:	mov	x4, x0
  402fe8:	mov	x2, x19
  402fec:	mov	w1, #0x0                   	// #0
  402ff0:	mov	w0, #0x0                   	// #0
  402ff4:	bl	401850 <error@plt>
  402ff8:	mov	w2, #0x5                   	// #5
  402ffc:	adrp	x1, 40d000 <__fxstatat@plt+0xb3c0>
  403000:	mov	x0, #0x0                   	// #0
  403004:	add	x1, x1, #0x158
  403008:	bl	401b90 <dcgettext@plt>
  40300c:	mov	x2, x0
  403010:	mov	w1, #0x0                   	// #0
  403014:	mov	w0, #0x0                   	// #0
  403018:	str	wzr, [sp, #108]
  40301c:	bl	401850 <error@plt>
  403020:	b	4027e8 <__fxstatat@plt+0xba8>
  403024:	cbz	x28, 403290 <__fxstatat@plt+0x1650>
  403028:	adrp	x1, 40d000 <__fxstatat@plt+0xb3c0>
  40302c:	mov	w2, #0x5                   	// #5
  403030:	add	x1, x1, #0x3b8
  403034:	mov	x0, #0x0                   	// #0
  403038:	bl	401b90 <dcgettext@plt>
  40303c:	mov	x27, x0
  403040:	b	402e50 <__fxstatat@plt+0x1210>
  403044:	mov	w25, #0x0                   	// #0
  403048:	mov	w0, #0x1                   	// #1
  40304c:	b	402830 <__fxstatat@plt+0xbf0>
  403050:	cbnz	w0, 4029dc <__fxstatat@plt+0xd9c>
  403054:	mov	w0, #0x4                   	// #4
  403058:	str	w0, [sp, #112]
  40305c:	ldr	w23, [x21, #24]
  403060:	b	402cb0 <__fxstatat@plt+0x1070>
  403064:	mov	w2, #0x5                   	// #5
  403068:	adrp	x1, 40d000 <__fxstatat@plt+0xb3c0>
  40306c:	mov	x0, #0x0                   	// #0
  403070:	add	x1, x1, #0x1d0
  403074:	bl	401b90 <dcgettext@plt>
  403078:	mov	x19, x0
  40307c:	mov	x2, x24
  403080:	mov	w1, #0x3                   	// #3
  403084:	mov	w0, #0x0                   	// #0
  403088:	bl	405fa0 <__fxstatat@plt+0x4360>
  40308c:	mov	x2, x19
  403090:	mov	x3, x0
  403094:	mov	w1, #0x0                   	// #0
  403098:	mov	w0, #0x0                   	// #0
  40309c:	str	wzr, [sp, #108]
  4030a0:	bl	401850 <error@plt>
  4030a4:	b	4027e8 <__fxstatat@plt+0xba8>
  4030a8:	ldr	x25, [sp, #120]
  4030ac:	mov	w0, w28
  4030b0:	ldr	w23, [x25]
  4030b4:	bl	4019f0 <close@plt>
  4030b8:	str	w23, [x25]
  4030bc:	b	402b90 <__fxstatat@plt+0xf50>
  4030c0:	mov	w23, #0x901                 	// #2305
  4030c4:	mov	w2, #0x900                 	// #2304
  4030c8:	b	402c20 <__fxstatat@plt+0xfe0>
  4030cc:	mov	w25, #0x1                   	// #1
  4030d0:	mov	w0, w25
  4030d4:	b	402830 <__fxstatat@plt+0xbf0>
  4030d8:	mov	w2, #0x5                   	// #5
  4030dc:	ldr	w25, [x19, #64]
  4030e0:	adrp	x1, 40d000 <__fxstatat@plt+0xb3c0>
  4030e4:	mov	x0, #0x0                   	// #0
  4030e8:	add	x1, x1, #0x1b0
  4030ec:	bl	401b90 <dcgettext@plt>
  4030f0:	mov	x1, x24
  4030f4:	mov	x21, x0
  4030f8:	mov	w0, w23
  4030fc:	bl	405620 <__fxstatat@plt+0x39e0>
  403100:	mov	x2, x21
  403104:	mov	x3, x0
  403108:	mov	w1, w25
  40310c:	mov	w0, #0x0                   	// #0
  403110:	b	402d84 <__fxstatat@plt+0x1144>
  403114:	ldr	x2, [x0]
  403118:	ldr	x3, [x21, #8]
  40311c:	cmp	x3, x2
  403120:	b.ne	402b40 <__fxstatat@plt+0xf00>  // b.any
  403124:	ldr	x2, [x21]
  403128:	ldr	x0, [x0, #8]
  40312c:	cmp	x2, x0
  403130:	b.ne	402b40 <__fxstatat@plt+0xf00>  // b.any
  403134:	b	402f94 <__fxstatat@plt+0x1354>
  403138:	ldr	w1, [x22, #44]
  40313c:	add	x3, sp, #0xa0
  403140:	mov	x2, x26
  403144:	mov	w4, #0x0                   	// #0
  403148:	mov	w0, #0x0                   	// #0
  40314c:	bl	401c40 <__fxstatat@plt>
  403150:	cbz	w0, 403218 <__fxstatat@plt+0x15d8>
  403154:	ldrb	w25, [x20, #17]
  403158:	cbz	w25, 403374 <__fxstatat@plt+0x1734>
  40315c:	add	x21, sp, #0xa0
  403160:	mov	w0, #0x0                   	// #0
  403164:	str	wzr, [sp, #108]
  403168:	b	402830 <__fxstatat@plt+0xbf0>
  40316c:	ldrb	w2, [x6, #16]
  403170:	cbnz	w2, 4027b0 <__fxstatat@plt+0xb70>
  403174:	ldr	w3, [x6]
  403178:	orr	w2, w1, #0x8
  40317c:	cmp	w3, #0x2
  403180:	csel	w1, w2, w1, eq  // eq = none
  403184:	b	4027b0 <__fxstatat@plt+0xb70>
  403188:	ldr	x0, [sp, #120]
  40318c:	mov	w2, #0x5                   	// #5
  403190:	adrp	x1, 40d000 <__fxstatat@plt+0xb3c0>
  403194:	add	x1, x1, #0x4c0
  403198:	str	wzr, [sp, #108]
  40319c:	ldr	w19, [x0]
  4031a0:	mov	x0, #0x0                   	// #0
  4031a4:	bl	401b90 <dcgettext@plt>
  4031a8:	mov	x2, x0
  4031ac:	mov	w1, w19
  4031b0:	mov	w0, #0x0                   	// #0
  4031b4:	bl	401850 <error@plt>
  4031b8:	ldrb	w0, [sp, #108]
  4031bc:	ldp	x19, x20, [sp, #16]
  4031c0:	ldp	x21, x22, [sp, #32]
  4031c4:	ldp	x23, x24, [sp, #48]
  4031c8:	ldp	x25, x26, [sp, #64]
  4031cc:	ldp	x27, x28, [sp, #80]
  4031d0:	ldp	x29, x30, [sp], #416
  4031d4:	ret
  4031d8:	adrp	x1, 40d000 <__fxstatat@plt+0xb3c0>
  4031dc:	mov	w2, #0x5                   	// #5
  4031e0:	add	x1, x1, #0x2c8
  4031e4:	mov	x0, #0x0                   	// #0
  4031e8:	bl	401b90 <dcgettext@plt>
  4031ec:	mov	x25, x0
  4031f0:	b	402bc4 <__fxstatat@plt+0xf84>
  4031f4:	cbz	x27, 403258 <__fxstatat@plt+0x1618>
  4031f8:	mov	x23, x25
  4031fc:	adrp	x1, 40d000 <__fxstatat@plt+0xb3c0>
  403200:	mov	w2, #0x5                   	// #5
  403204:	add	x1, x1, #0x410
  403208:	mov	x25, #0x0                   	// #0
  40320c:	bl	401b90 <dcgettext@plt>
  403210:	mov	x27, x0
  403214:	b	402e50 <__fxstatat@plt+0x1210>
  403218:	ldrh	w23, [x19, #108]
  40321c:	add	x21, sp, #0xa0
  403220:	b	402a90 <__fxstatat@plt+0xe50>
  403224:	mov	w2, #0x5                   	// #5
  403228:	adrp	x1, 40d000 <__fxstatat@plt+0xb3c0>
  40322c:	add	x1, x1, #0xd8
  403230:	bl	401b90 <dcgettext@plt>
  403234:	mov	w1, w19
  403238:	mov	x2, x0
  40323c:	mov	w0, #0x0                   	// #0
  403240:	bl	401850 <error@plt>
  403244:	b	402a20 <__fxstatat@plt+0xde0>
  403248:	ldr	w23, [x21, #24]
  40324c:	mov	w0, #0x1                   	// #1
  403250:	str	w0, [sp, #112]
  403254:	b	402cb0 <__fxstatat@plt+0x1070>
  403258:	mov	w2, #0x5                   	// #5
  40325c:	cbz	x28, 403428 <__fxstatat@plt+0x17e8>
  403260:	ldr	x1, [sp, #152]
  403264:	mov	x23, x25
  403268:	mov	x25, #0x0                   	// #0
  40326c:	bl	401b90 <dcgettext@plt>
  403270:	mov	x27, x0
  403274:	b	402e50 <__fxstatat@plt+0x1210>
  403278:	mov	x2, #0x1                   	// #1
  40327c:	str	x2, [x19, #32]
  403280:	mov	x1, x19
  403284:	mov	x0, x22
  403288:	bl	40a320 <__fxstatat@plt+0x86e0>
  40328c:	b	4027e8 <__fxstatat@plt+0xba8>
  403290:	ldr	x1, [sp, #144]
  403294:	mov	w2, #0x5                   	// #5
  403298:	mov	x0, #0x0                   	// #0
  40329c:	bl	401b90 <dcgettext@plt>
  4032a0:	mov	x27, x0
  4032a4:	b	402e50 <__fxstatat@plt+0x1210>
  4032a8:	ldrb	w0, [x24, #1]
  4032ac:	cbnz	w0, 402fa0 <__fxstatat@plt+0x1360>
  4032b0:	mov	w2, #0x5                   	// #5
  4032b4:	adrp	x1, 40d000 <__fxstatat@plt+0xb3c0>
  4032b8:	mov	x0, #0x0                   	// #0
  4032bc:	add	x1, x1, #0xe8
  4032c0:	bl	401b90 <dcgettext@plt>
  4032c4:	mov	x19, x0
  4032c8:	mov	x1, x24
  4032cc:	mov	w0, #0x4                   	// #4
  4032d0:	bl	405620 <__fxstatat@plt+0x39e0>
  4032d4:	mov	x3, x0
  4032d8:	mov	x2, x19
  4032dc:	mov	w1, #0x0                   	// #0
  4032e0:	mov	w0, #0x0                   	// #0
  4032e4:	bl	401850 <error@plt>
  4032e8:	b	402ff8 <__fxstatat@plt+0x13b8>
  4032ec:	ldr	x1, [x21]
  4032f0:	ldr	x0, [sp, #288]
  4032f4:	cmp	x1, x0
  4032f8:	b.ne	402f24 <__fxstatat@plt+0x12e4>  // b.any
  4032fc:	ldr	w1, [sp, #136]
  403300:	cmn	w1, #0x1
  403304:	b.eq	403440 <__fxstatat@plt+0x1800>  // b.none
  403308:	ldr	w0, [sp, #312]
  40330c:	cmp	w1, w0
  403310:	b.eq	403440 <__fxstatat@plt+0x1800>  // b.none
  403314:	ldr	x25, [sp, #120]
  403318:	mov	w0, w28
  40331c:	ldr	w23, [x25]
  403320:	bl	4019f0 <close@plt>
  403324:	str	w23, [x25]
  403328:	b	402c80 <__fxstatat@plt+0x1040>
  40332c:	adrp	x1, 40d000 <__fxstatat@plt+0xb3c0>
  403330:	mov	w2, #0x5                   	// #5
  403334:	add	x1, x1, #0x4a0
  403338:	mov	x0, #0x0                   	// #0
  40333c:	bl	401b90 <dcgettext@plt>
  403340:	mov	x27, x0
  403344:	b	402e50 <__fxstatat@plt+0x1210>
  403348:	adrp	x1, 40d000 <__fxstatat@plt+0xb3c0>
  40334c:	mov	w2, #0x5                   	// #5
  403350:	add	x1, x1, #0x368
  403354:	mov	x0, #0x0                   	// #0
  403358:	bl	401b90 <dcgettext@plt>
  40335c:	mov	x27, x0
  403360:	b	402e50 <__fxstatat@plt+0x1210>
  403364:	mov	w0, #0x4                   	// #4
  403368:	str	w0, [sp, #112]
  40336c:	cbz	x21, 402850 <__fxstatat@plt+0xc10>
  403370:	b	40305c <__fxstatat@plt+0x141c>
  403374:	ldr	x0, [sp, #120]
  403378:	mov	w2, #0x5                   	// #5
  40337c:	adrp	x1, 40d000 <__fxstatat@plt+0xb3c0>
  403380:	add	x1, x1, #0x290
  403384:	ldr	w23, [x0]
  403388:	mov	x0, #0x0                   	// #0
  40338c:	bl	401b90 <dcgettext@plt>
  403390:	mov	x21, x0
  403394:	mov	x1, x24
  403398:	mov	w0, #0x4                   	// #4
  40339c:	bl	405620 <__fxstatat@plt+0x39e0>
  4033a0:	mov	x3, x0
  4033a4:	mov	x2, x21
  4033a8:	mov	w1, w23
  4033ac:	add	x21, sp, #0xa0
  4033b0:	b	402bdc <__fxstatat@plt+0xf9c>
  4033b4:	ldr	x0, [sp, #120]
  4033b8:	ldr	w0, [x0]
  4033bc:	cmp	w0, #0xd
  4033c0:	b.ne	402b90 <__fxstatat@plt+0xf50>  // b.any
  4033c4:	ldr	w27, [x22, #44]
  4033c8:	b	402c58 <__fxstatat@plt+0x1018>
  4033cc:	mov	w2, #0x5                   	// #5
  4033d0:	adrp	x1, 40d000 <__fxstatat@plt+0xb3c0>
  4033d4:	mov	x0, #0x0                   	// #0
  4033d8:	add	x1, x1, #0x118
  4033dc:	bl	401b90 <dcgettext@plt>
  4033e0:	mov	x21, x0
  4033e4:	mov	x2, x24
  4033e8:	mov	w1, #0x4                   	// #4
  4033ec:	mov	w0, #0x0                   	// #0
  4033f0:	bl	405580 <__fxstatat@plt+0x3940>
  4033f4:	mov	w1, #0x4                   	// #4
  4033f8:	mov	x23, x0
  4033fc:	adrp	x2, 40c000 <__fxstatat@plt+0xa3c0>
  403400:	mov	w0, #0x1                   	// #1
  403404:	add	x2, x2, #0xe00
  403408:	bl	405580 <__fxstatat@plt+0x3940>
  40340c:	mov	x3, x23
  403410:	mov	x4, x0
  403414:	mov	x2, x21
  403418:	mov	w1, #0x0                   	// #0
  40341c:	mov	w0, #0x0                   	// #0
  403420:	bl	401850 <error@plt>
  403424:	b	4028e0 <__fxstatat@plt+0xca0>
  403428:	ldr	x1, [sp, #144]
  40342c:	mov	x23, x25
  403430:	mov	x25, #0x0                   	// #0
  403434:	bl	401b90 <dcgettext@plt>
  403438:	mov	x27, x0
  40343c:	b	402e50 <__fxstatat@plt+0x1210>
  403440:	ldr	w1, [sp, #132]
  403444:	cmn	w1, #0x1
  403448:	b.eq	403458 <__fxstatat@plt+0x1818>  // b.none
  40344c:	ldr	w0, [sp, #316]
  403450:	cmp	w1, w0
  403454:	b.ne	403314 <__fxstatat@plt+0x16d4>  // b.any
  403458:	ldr	w1, [sp, #128]
  40345c:	mov	w0, w28
  403460:	ldr	w2, [sp, #140]
  403464:	bl	401c20 <fchown@plt>
  403468:	cbnz	w0, 4030a8 <__fxstatat@plt+0x1468>
  40346c:	mov	w0, w28
  403470:	bl	4019f0 <close@plt>
  403474:	cbnz	w0, 402b90 <__fxstatat@plt+0xf50>
  403478:	b	402c80 <__fxstatat@plt+0x1040>
  40347c:	nop
  403480:	adrp	x1, 421000 <__fxstatat@plt+0x1f3c0>
  403484:	str	x0, [x1, #768]
  403488:	ret
  40348c:	nop
  403490:	adrp	x1, 421000 <__fxstatat@plt+0x1f3c0>
  403494:	strb	w0, [x1, #776]
  403498:	ret
  40349c:	nop
  4034a0:	stp	x29, x30, [sp, #-48]!
  4034a4:	adrp	x0, 421000 <__fxstatat@plt+0x1f3c0>
  4034a8:	mov	x29, sp
  4034ac:	ldr	x0, [x0, #720]
  4034b0:	bl	40a5f0 <__fxstatat@plt+0x89b0>
  4034b4:	cbz	w0, 4034ec <__fxstatat@plt+0x18ac>
  4034b8:	stp	x19, x20, [sp, #16]
  4034bc:	adrp	x20, 421000 <__fxstatat@plt+0x1f3c0>
  4034c0:	add	x0, x20, #0x300
  4034c4:	str	x21, [sp, #32]
  4034c8:	ldrb	w21, [x0, #8]
  4034cc:	bl	401bf0 <__errno_location@plt>
  4034d0:	mov	x19, x0
  4034d4:	cbz	w21, 403504 <__fxstatat@plt+0x18c4>
  4034d8:	ldr	w0, [x0]
  4034dc:	cmp	w0, #0x20
  4034e0:	b.ne	403504 <__fxstatat@plt+0x18c4>  // b.any
  4034e4:	ldp	x19, x20, [sp, #16]
  4034e8:	ldr	x21, [sp, #32]
  4034ec:	adrp	x0, 421000 <__fxstatat@plt+0x1f3c0>
  4034f0:	ldr	x0, [x0, #696]
  4034f4:	bl	40a5f0 <__fxstatat@plt+0x89b0>
  4034f8:	cbnz	w0, 403558 <__fxstatat@plt+0x1918>
  4034fc:	ldp	x29, x30, [sp], #48
  403500:	ret
  403504:	mov	w2, #0x5                   	// #5
  403508:	adrp	x1, 40d000 <__fxstatat@plt+0xb3c0>
  40350c:	mov	x0, #0x0                   	// #0
  403510:	add	x1, x1, #0x4e0
  403514:	bl	401b90 <dcgettext@plt>
  403518:	ldr	x2, [x20, #768]
  40351c:	mov	x20, x0
  403520:	cbz	x2, 403564 <__fxstatat@plt+0x1924>
  403524:	ldr	w19, [x19]
  403528:	mov	x0, x2
  40352c:	bl	405c80 <__fxstatat@plt+0x4040>
  403530:	mov	x3, x0
  403534:	adrp	x2, 40c000 <__fxstatat@plt+0xa3c0>
  403538:	mov	w1, w19
  40353c:	mov	x4, x20
  403540:	add	x2, x2, #0xd48
  403544:	mov	w0, #0x0                   	// #0
  403548:	bl	401850 <error@plt>
  40354c:	adrp	x0, 421000 <__fxstatat@plt+0x1f3c0>
  403550:	ldr	w0, [x0, #592]
  403554:	bl	401810 <_exit@plt>
  403558:	stp	x19, x20, [sp, #16]
  40355c:	str	x21, [sp, #32]
  403560:	b	40354c <__fxstatat@plt+0x190c>
  403564:	ldr	w1, [x19]
  403568:	mov	x3, x0
  40356c:	adrp	x2, 40d000 <__fxstatat@plt+0xb3c0>
  403570:	mov	w0, #0x0                   	// #0
  403574:	add	x2, x2, #0x1a8
  403578:	bl	401850 <error@plt>
  40357c:	b	40354c <__fxstatat@plt+0x190c>
  403580:	mov	x3, x0
  403584:	mov	x4, #0xcccccccccccccccc    	// #-3689348814741910324
  403588:	add	x0, x1, #0x14
  40358c:	movk	x4, #0xcccd
  403590:	strb	wzr, [x1, #20]
  403594:	nop
  403598:	umulh	x2, x3, x4
  40359c:	cmp	x3, #0x9
  4035a0:	lsr	x2, x2, #3
  4035a4:	add	x1, x2, x2, lsl #2
  4035a8:	sub	x1, x3, x1, lsl #1
  4035ac:	mov	x3, x2
  4035b0:	add	w1, w1, #0x30
  4035b4:	strb	w1, [x0, #-1]!
  4035b8:	b.hi	403598 <__fxstatat@plt+0x1958>  // b.pmore
  4035bc:	ret
  4035c0:	stp	x29, x30, [sp, #-48]!
  4035c4:	mov	x29, sp
  4035c8:	stp	x19, x20, [sp, #16]
  4035cc:	cbz	x0, 4036a4 <__fxstatat@plt+0x1a64>
  4035d0:	mov	x19, x0
  4035d4:	mov	w1, #0x2f                  	// #47
  4035d8:	bl	401a00 <strrchr@plt>
  4035dc:	mov	x20, x0
  4035e0:	cbz	x0, 403644 <__fxstatat@plt+0x1a04>
  4035e4:	str	x21, [sp, #32]
  4035e8:	add	x21, x0, #0x1
  4035ec:	sub	x0, x21, x19
  4035f0:	cmp	x0, #0x6
  4035f4:	b.le	403660 <__fxstatat@plt+0x1a20>
  4035f8:	adrp	x1, 40d000 <__fxstatat@plt+0xb3c0>
  4035fc:	sub	x0, x20, #0x6
  403600:	add	x1, x1, #0x528
  403604:	mov	x2, #0x7                   	// #7
  403608:	bl	401930 <strncmp@plt>
  40360c:	cbnz	w0, 403660 <__fxstatat@plt+0x1a20>
  403610:	ldrb	w0, [x20, #1]
  403614:	cmp	w0, #0x6c
  403618:	b.ne	403680 <__fxstatat@plt+0x1a40>  // b.any
  40361c:	ldrb	w0, [x21, #1]
  403620:	cmp	w0, #0x74
  403624:	b.ne	403680 <__fxstatat@plt+0x1a40>  // b.any
  403628:	ldrb	w0, [x21, #2]
  40362c:	cmp	w0, #0x2d
  403630:	b.ne	403680 <__fxstatat@plt+0x1a40>  // b.any
  403634:	adrp	x0, 421000 <__fxstatat@plt+0x1f3c0>
  403638:	add	x19, x20, #0x4
  40363c:	ldr	x21, [sp, #32]
  403640:	str	x19, [x0, #728]
  403644:	adrp	x1, 421000 <__fxstatat@plt+0x1f3c0>
  403648:	adrp	x0, 421000 <__fxstatat@plt+0x1f3c0>
  40364c:	str	x19, [x1, #784]
  403650:	str	x19, [x0, #688]
  403654:	ldp	x19, x20, [sp, #16]
  403658:	ldp	x29, x30, [sp], #48
  40365c:	ret
  403660:	adrp	x1, 421000 <__fxstatat@plt+0x1f3c0>
  403664:	adrp	x0, 421000 <__fxstatat@plt+0x1f3c0>
  403668:	ldr	x21, [sp, #32]
  40366c:	str	x19, [x1, #784]
  403670:	str	x19, [x0, #688]
  403674:	ldp	x19, x20, [sp, #16]
  403678:	ldp	x29, x30, [sp], #48
  40367c:	ret
  403680:	adrp	x1, 421000 <__fxstatat@plt+0x1f3c0>
  403684:	adrp	x0, 421000 <__fxstatat@plt+0x1f3c0>
  403688:	mov	x19, x21
  40368c:	str	x19, [x1, #784]
  403690:	str	x19, [x0, #688]
  403694:	ldp	x19, x20, [sp, #16]
  403698:	ldr	x21, [sp, #32]
  40369c:	ldp	x29, x30, [sp], #48
  4036a0:	ret
  4036a4:	adrp	x3, 421000 <__fxstatat@plt+0x1f3c0>
  4036a8:	mov	x2, #0x37                  	// #55
  4036ac:	mov	x1, #0x1                   	// #1
  4036b0:	adrp	x0, 40d000 <__fxstatat@plt+0xb3c0>
  4036b4:	ldr	x3, [x3, #696]
  4036b8:	add	x0, x0, #0x4f0
  4036bc:	str	x21, [sp, #32]
  4036c0:	bl	401b10 <fwrite@plt>
  4036c4:	bl	401a30 <abort@plt>
  4036c8:	stp	x29, x30, [sp, #-48]!
  4036cc:	mov	w2, #0x5                   	// #5
  4036d0:	mov	x29, sp
  4036d4:	stp	x19, x20, [sp, #16]
  4036d8:	mov	x20, x0
  4036dc:	str	x21, [sp, #32]
  4036e0:	mov	w21, w1
  4036e4:	mov	x1, x0
  4036e8:	mov	x0, #0x0                   	// #0
  4036ec:	bl	401b90 <dcgettext@plt>
  4036f0:	mov	x19, x0
  4036f4:	cmp	x20, x0
  4036f8:	b.eq	403710 <__fxstatat@plt+0x1ad0>  // b.none
  4036fc:	mov	x0, x19
  403700:	ldp	x19, x20, [sp, #16]
  403704:	ldr	x21, [sp, #32]
  403708:	ldp	x29, x30, [sp], #48
  40370c:	ret
  403710:	bl	40bbc8 <__fxstatat@plt+0x9f88>
  403714:	ldrb	w1, [x0]
  403718:	and	w1, w1, #0xffffffdf
  40371c:	cmp	w1, #0x55
  403720:	b.ne	403784 <__fxstatat@plt+0x1b44>  // b.any
  403724:	ldrb	w1, [x0, #1]
  403728:	and	w1, w1, #0xffffffdf
  40372c:	cmp	w1, #0x54
  403730:	b.ne	403800 <__fxstatat@plt+0x1bc0>  // b.any
  403734:	ldrb	w1, [x0, #2]
  403738:	and	w1, w1, #0xffffffdf
  40373c:	cmp	w1, #0x46
  403740:	b.ne	403800 <__fxstatat@plt+0x1bc0>  // b.any
  403744:	ldrb	w1, [x0, #3]
  403748:	cmp	w1, #0x2d
  40374c:	b.ne	403800 <__fxstatat@plt+0x1bc0>  // b.any
  403750:	ldrb	w1, [x0, #4]
  403754:	cmp	w1, #0x38
  403758:	b.ne	403800 <__fxstatat@plt+0x1bc0>  // b.any
  40375c:	ldrb	w0, [x0, #5]
  403760:	cbnz	w0, 403800 <__fxstatat@plt+0x1bc0>
  403764:	ldrb	w1, [x19]
  403768:	adrp	x0, 40d000 <__fxstatat@plt+0xb3c0>
  40376c:	adrp	x19, 40d000 <__fxstatat@plt+0xb3c0>
  403770:	add	x0, x0, #0x538
  403774:	cmp	w1, #0x60
  403778:	add	x19, x19, #0x550
  40377c:	csel	x19, x19, x0, eq  // eq = none
  403780:	b	4036fc <__fxstatat@plt+0x1abc>
  403784:	cmp	w1, #0x47
  403788:	b.ne	403800 <__fxstatat@plt+0x1bc0>  // b.any
  40378c:	ldrb	w1, [x0, #1]
  403790:	and	w1, w1, #0xffffffdf
  403794:	cmp	w1, #0x42
  403798:	b.ne	403800 <__fxstatat@plt+0x1bc0>  // b.any
  40379c:	ldrb	w1, [x0, #2]
  4037a0:	cmp	w1, #0x31
  4037a4:	b.ne	403800 <__fxstatat@plt+0x1bc0>  // b.any
  4037a8:	ldrb	w1, [x0, #3]
  4037ac:	cmp	w1, #0x38
  4037b0:	b.ne	403800 <__fxstatat@plt+0x1bc0>  // b.any
  4037b4:	ldrb	w1, [x0, #4]
  4037b8:	cmp	w1, #0x30
  4037bc:	b.ne	403800 <__fxstatat@plt+0x1bc0>  // b.any
  4037c0:	ldrb	w1, [x0, #5]
  4037c4:	cmp	w1, #0x33
  4037c8:	b.ne	403800 <__fxstatat@plt+0x1bc0>  // b.any
  4037cc:	ldrb	w1, [x0, #6]
  4037d0:	cmp	w1, #0x30
  4037d4:	b.ne	403800 <__fxstatat@plt+0x1bc0>  // b.any
  4037d8:	ldrb	w0, [x0, #7]
  4037dc:	cbnz	w0, 403800 <__fxstatat@plt+0x1bc0>
  4037e0:	ldrb	w1, [x19]
  4037e4:	adrp	x0, 40d000 <__fxstatat@plt+0xb3c0>
  4037e8:	adrp	x19, 40d000 <__fxstatat@plt+0xb3c0>
  4037ec:	add	x0, x0, #0x540
  4037f0:	cmp	w1, #0x60
  4037f4:	add	x19, x19, #0x548
  4037f8:	csel	x19, x19, x0, eq  // eq = none
  4037fc:	b	4036fc <__fxstatat@plt+0x1abc>
  403800:	cmp	w21, #0x9
  403804:	adrp	x0, 40d000 <__fxstatat@plt+0xb3c0>
  403808:	adrp	x19, 40d000 <__fxstatat@plt+0xb3c0>
  40380c:	add	x0, x0, #0x558
  403810:	add	x19, x19, #0x530
  403814:	csel	x19, x19, x0, eq  // eq = none
  403818:	mov	x0, x19
  40381c:	ldp	x19, x20, [sp, #16]
  403820:	ldr	x21, [sp, #32]
  403824:	ldp	x29, x30, [sp], #48
  403828:	ret
  40382c:	nop
  403830:	sub	sp, sp, #0x100
  403834:	stp	x29, x30, [sp, #16]
  403838:	add	x29, sp, #0x10
  40383c:	stp	x19, x20, [sp, #32]
  403840:	mov	w19, w5
  403844:	and	w20, w5, #0x2
  403848:	stp	x21, x22, [sp, #48]
  40384c:	mov	w21, w4
  403850:	stp	x23, x24, [sp, #64]
  403854:	mov	x23, x1
  403858:	mov	x24, x3
  40385c:	stp	x25, x26, [sp, #80]
  403860:	mov	x26, x6
  403864:	stp	x27, x28, [sp, #96]
  403868:	mov	x28, x0
  40386c:	mov	x27, x2
  403870:	str	w4, [sp, #116]
  403874:	str	w5, [sp, #184]
  403878:	str	x7, [sp, #200]
  40387c:	bl	401ae0 <__ctype_get_mb_cur_max@plt>
  403880:	mov	x1, x19
  403884:	str	x0, [sp, #176]
  403888:	cmp	w21, #0x4
  40388c:	ubfx	x10, x1, #1, #1
  403890:	b.eq	404520 <__fxstatat@plt+0x28e0>  // b.none
  403894:	ldr	w0, [sp, #116]
  403898:	b.ls	403c28 <__fxstatat@plt+0x1fe8>  // b.plast
  40389c:	cmp	w0, #0x7
  4038a0:	b.eq	40458c <__fxstatat@plt+0x294c>  // b.none
  4038a4:	b.ls	404234 <__fxstatat@plt+0x25f4>  // b.plast
  4038a8:	ldr	w0, [sp, #116]
  4038ac:	sub	w0, w0, #0x8
  4038b0:	cmp	w0, #0x2
  4038b4:	b.hi	4049cc <__fxstatat@plt+0x2d8c>  // b.pmore
  4038b8:	ldr	w19, [sp, #116]
  4038bc:	cmp	w19, #0xa
  4038c0:	b.ne	404418 <__fxstatat@plt+0x27d8>  // b.any
  4038c4:	mov	x19, #0x0                   	// #0
  4038c8:	cbz	w20, 40480c <__fxstatat@plt+0x2bcc>
  4038cc:	ldr	x0, [sp, #256]
  4038d0:	str	w10, [sp, #124]
  4038d4:	mov	w25, #0x0                   	// #0
  4038d8:	bl	401830 <strlen@plt>
  4038dc:	cmp	x0, #0x0
  4038e0:	ldr	w10, [sp, #124]
  4038e4:	mov	x12, x0
  4038e8:	mov	w11, #0x1                   	// #1
  4038ec:	mov	w5, w11
  4038f0:	csel	w0, w10, wzr, ne  // ne = any
  4038f4:	str	w0, [sp, #208]
  4038f8:	ldr	w0, [sp, #184]
  4038fc:	mov	w7, #0x0                   	// #0
  403900:	stp	w11, wzr, [sp, #120]
  403904:	and	w1, w0, w11
  403908:	and	w0, w0, #0x4
  40390c:	stp	w1, w0, [sp, #212]
  403910:	ldr	x0, [sp, #256]
  403914:	str	wzr, [sp, #144]
  403918:	str	x0, [sp, #168]
  40391c:	str	wzr, [sp, #188]
  403920:	str	xzr, [sp, #192]
  403924:	nop
  403928:	mov	x4, x26
  40392c:	mov	w26, w5
  403930:	mov	x20, #0x0                   	// #0
  403934:	nop
  403938:	cmp	x24, x20
  40393c:	cset	w21, ne  // ne = any
  403940:	cmn	x24, #0x1
  403944:	b.eq	403c98 <__fxstatat@plt+0x2058>  // b.none
  403948:	cbz	w21, 403ca8 <__fxstatat@plt+0x2068>
  40394c:	add	x3, x27, x20
  403950:	cbz	w11, 403f5c <__fxstatat@plt+0x231c>
  403954:	cbz	x12, 404108 <__fxstatat@plt+0x24c8>
  403958:	cmp	x12, #0x1
  40395c:	add	x22, x20, x12
  403960:	ccmn	x24, #0x1, #0x0, hi  // hi = pmore
  403964:	b.ne	403994 <__fxstatat@plt+0x1d54>  // b.any
  403968:	mov	x0, x27
  40396c:	stp	x3, x12, [sp, #128]
  403970:	stp	w10, w7, [sp, #148]
  403974:	str	w11, [sp, #156]
  403978:	str	x4, [sp, #160]
  40397c:	bl	401830 <strlen@plt>
  403980:	ldp	x3, x12, [sp, #128]
  403984:	mov	x24, x0
  403988:	ldp	w10, w7, [sp, #148]
  40398c:	ldr	w11, [sp, #156]
  403990:	ldr	x4, [sp, #160]
  403994:	cmp	x22, x24
  403998:	b.hi	404108 <__fxstatat@plt+0x24c8>  // b.pmore
  40399c:	ldr	x1, [sp, #168]
  4039a0:	mov	x2, x12
  4039a4:	mov	x0, x3
  4039a8:	stp	x3, x12, [sp, #128]
  4039ac:	stp	w10, w7, [sp, #148]
  4039b0:	str	w11, [sp, #156]
  4039b4:	str	x4, [sp, #160]
  4039b8:	bl	401a50 <memcmp@plt>
  4039bc:	ldp	w10, w7, [sp, #148]
  4039c0:	ldr	w11, [sp, #156]
  4039c4:	ldp	x3, x12, [sp, #128]
  4039c8:	ldr	x4, [sp, #160]
  4039cc:	cbnz	w0, 404108 <__fxstatat@plt+0x24c8>
  4039d0:	cbnz	w10, 403eec <__fxstatat@plt+0x22ac>
  4039d4:	ldrb	w22, [x3]
  4039d8:	cmp	w22, #0x7e
  4039dc:	b.ls	403d44 <__fxstatat@plt+0x2104>  // b.plast
  4039e0:	ldr	x0, [sp, #176]
  4039e4:	mov	w5, w11
  4039e8:	cmp	x0, #0x1
  4039ec:	b.eq	403f78 <__fxstatat@plt+0x2338>  // b.none
  4039f0:	str	xzr, [sp, #248]
  4039f4:	cmn	x24, #0x1
  4039f8:	b.ne	403a30 <__fxstatat@plt+0x1df0>  // b.any
  4039fc:	mov	x0, x27
  403a00:	str	w5, [sp, #128]
  403a04:	str	x12, [sp, #136]
  403a08:	stp	w10, w7, [sp, #148]
  403a0c:	str	w11, [sp, #156]
  403a10:	str	x4, [sp, #160]
  403a14:	bl	401830 <strlen@plt>
  403a18:	ldr	w5, [sp, #128]
  403a1c:	mov	x24, x0
  403a20:	ldp	w10, w7, [sp, #148]
  403a24:	ldr	w11, [sp, #156]
  403a28:	ldr	x12, [sp, #136]
  403a2c:	ldr	x4, [sp, #160]
  403a30:	str	w22, [sp, #220]
  403a34:	ldr	w22, [sp, #144]
  403a38:	mov	x8, #0x0                   	// #0
  403a3c:	stp	x19, x4, [sp, #224]
  403a40:	mov	w19, w21
  403a44:	mov	x21, x8
  403a48:	str	x12, [sp, #128]
  403a4c:	str	w10, [sp, #136]
  403a50:	stp	w25, w5, [sp, #148]
  403a54:	stp	w7, w11, [sp, #156]
  403a58:	add	x25, x20, x21
  403a5c:	add	x3, sp, #0xf8
  403a60:	sub	x2, x24, x25
  403a64:	add	x1, x27, x25
  403a68:	add	x0, sp, #0xf4
  403a6c:	bl	40a570 <__fxstatat@plt+0x8930>
  403a70:	mov	x13, #0x2b                  	// #43
  403a74:	mov	x3, x0
  403a78:	movk	x13, #0x2, lsl #32
  403a7c:	cbz	x0, 403ab8 <__fxstatat@plt+0x1e78>
  403a80:	cmn	x0, #0x1
  403a84:	b.eq	404850 <__fxstatat@plt+0x2c10>  // b.none
  403a88:	cmn	x0, #0x2
  403a8c:	mov	x6, #0x1                   	// #1
  403a90:	b.eq	404888 <__fxstatat@plt+0x2c48>  // b.none
  403a94:	cbnz	w22, 404384 <__fxstatat@plt+0x2744>
  403a98:	ldr	w0, [sp, #244]
  403a9c:	add	x21, x21, x3
  403aa0:	bl	401bc0 <iswprint@plt>
  403aa4:	cmp	w0, #0x0
  403aa8:	csel	w19, w19, wzr, ne  // ne = any
  403aac:	add	x0, sp, #0xf8
  403ab0:	bl	401a40 <mbsinit@plt>
  403ab4:	cbz	w0, 403a58 <__fxstatat@plt+0x1e18>
  403ab8:	eor	w1, w19, #0x1
  403abc:	ldr	w0, [sp, #120]
  403ac0:	mov	x8, x21
  403ac4:	mov	w21, w19
  403ac8:	ldp	x19, x4, [sp, #224]
  403acc:	and	w1, w0, w1
  403ad0:	ldr	w10, [sp, #136]
  403ad4:	and	w1, w1, #0xff
  403ad8:	ldp	w25, w5, [sp, #148]
  403adc:	ldp	w7, w11, [sp, #156]
  403ae0:	ldr	w22, [sp, #220]
  403ae4:	ldr	x12, [sp, #128]
  403ae8:	cmp	x8, #0x1
  403aec:	b.hi	403b00 <__fxstatat@plt+0x1ec0>  // b.pmore
  403af0:	cbz	w1, 403fec <__fxstatat@plt+0x23ac>
  403af4:	nop
  403af8:	ldr	w1, [sp, #120]
  403afc:	mov	w21, #0x0                   	// #0
  403b00:	add	x8, x8, x20
  403b04:	mov	w9, #0x0                   	// #0
  403b08:	mov	w2, #0x27                  	// #39
  403b0c:	mov	w3, #0x5c                  	// #92
  403b10:	mov	w6, #0x24                  	// #36
  403b14:	cbz	w1, 403bcc <__fxstatat@plt+0x1f8c>
  403b18:	cbnz	w10, 404404 <__fxstatat@plt+0x27c4>
  403b1c:	eor	w0, w25, #0x1
  403b20:	ands	w0, w7, w0
  403b24:	b.eq	403b5c <__fxstatat@plt+0x1f1c>  // b.none
  403b28:	cmp	x23, x19
  403b2c:	b.ls	403b34 <__fxstatat@plt+0x1ef4>  // b.plast
  403b30:	strb	w2, [x28, x19]
  403b34:	add	x9, x19, #0x1
  403b38:	cmp	x23, x9
  403b3c:	b.ls	403b44 <__fxstatat@plt+0x1f04>  // b.plast
  403b40:	strb	w6, [x28, x9]
  403b44:	add	x9, x19, #0x2
  403b48:	cmp	x23, x9
  403b4c:	b.ls	403b54 <__fxstatat@plt+0x1f14>  // b.plast
  403b50:	strb	w2, [x28, x9]
  403b54:	add	x19, x19, #0x3
  403b58:	mov	w25, w0
  403b5c:	cmp	x23, x19
  403b60:	b.ls	403b68 <__fxstatat@plt+0x1f28>  // b.plast
  403b64:	strb	w3, [x28, x19]
  403b68:	add	x0, x19, #0x1
  403b6c:	cmp	x23, x0
  403b70:	b.ls	403b80 <__fxstatat@plt+0x1f40>  // b.plast
  403b74:	lsr	w9, w22, #6
  403b78:	add	w9, w9, #0x30
  403b7c:	strb	w9, [x28, x0]
  403b80:	add	x0, x19, #0x2
  403b84:	cmp	x23, x0
  403b88:	b.ls	403b98 <__fxstatat@plt+0x1f58>  // b.plast
  403b8c:	ubfx	x9, x22, #3, #3
  403b90:	add	w9, w9, #0x30
  403b94:	strb	w9, [x28, x0]
  403b98:	and	w22, w22, #0x7
  403b9c:	add	x20, x20, #0x1
  403ba0:	add	w22, w22, #0x30
  403ba4:	cmp	x8, x20
  403ba8:	add	x19, x19, #0x3
  403bac:	b.ls	403dec <__fxstatat@plt+0x21ac>  // b.plast
  403bb0:	mov	w9, w1
  403bb4:	cmp	x23, x19
  403bb8:	b.ls	403bc0 <__fxstatat@plt+0x1f80>  // b.plast
  403bbc:	strb	w22, [x28, x19]
  403bc0:	ldrb	w22, [x27, x20]
  403bc4:	add	x19, x19, #0x1
  403bc8:	cbnz	w1, 403b18 <__fxstatat@plt+0x1ed8>
  403bcc:	eor	w0, w9, #0x1
  403bd0:	and	w0, w25, w0
  403bd4:	and	w0, w0, #0xff
  403bd8:	cbz	w5, 403bec <__fxstatat@plt+0x1fac>
  403bdc:	cmp	x23, x19
  403be0:	b.ls	403be8 <__fxstatat@plt+0x1fa8>  // b.plast
  403be4:	strb	w3, [x28, x19]
  403be8:	add	x19, x19, #0x1
  403bec:	add	x20, x20, #0x1
  403bf0:	cmp	x20, x8
  403bf4:	b.cs	403e88 <__fxstatat@plt+0x2248>  // b.hs, b.nlast
  403bf8:	cbz	w0, 4045d4 <__fxstatat@plt+0x2994>
  403bfc:	cmp	x23, x19
  403c00:	b.ls	403c08 <__fxstatat@plt+0x1fc8>  // b.plast
  403c04:	strb	w2, [x28, x19]
  403c08:	add	x0, x19, #0x1
  403c0c:	cmp	x23, x0
  403c10:	b.ls	403c18 <__fxstatat@plt+0x1fd8>  // b.plast
  403c14:	strb	w2, [x28, x0]
  403c18:	add	x19, x19, #0x2
  403c1c:	mov	w5, #0x0                   	// #0
  403c20:	mov	w25, #0x0                   	// #0
  403c24:	b	403bb4 <__fxstatat@plt+0x1f74>
  403c28:	cmp	w21, #0x1
  403c2c:	b.eq	404628 <__fxstatat@plt+0x29e8>  // b.none
  403c30:	b.ls	4041e8 <__fxstatat@plt+0x25a8>  // b.plast
  403c34:	cmp	w0, #0x2
  403c38:	b.eq	4046a0 <__fxstatat@plt+0x2a60>  // b.none
  403c3c:	adrp	x0, 40d000 <__fxstatat@plt+0xb3c0>
  403c40:	add	x0, x0, #0x558
  403c44:	str	x0, [sp, #168]
  403c48:	mov	w1, #0x1                   	// #1
  403c4c:	ldr	w0, [sp, #184]
  403c50:	mov	w7, w1
  403c54:	mov	w5, w1
  403c58:	mov	w10, w1
  403c5c:	stp	w1, w1, [sp, #120]
  403c60:	mov	w11, #0x0                   	// #0
  403c64:	str	w1, [sp, #144]
  403c68:	mov	w25, #0x0                   	// #0
  403c6c:	str	w1, [sp, #208]
  403c70:	and	w1, w0, w1
  403c74:	and	w0, w0, #0x4
  403c78:	mov	x12, #0x1                   	// #1
  403c7c:	mov	x19, #0x0                   	// #0
  403c80:	str	wzr, [sp, #188]
  403c84:	str	xzr, [sp, #192]
  403c88:	stp	w1, w0, [sp, #212]
  403c8c:	mov	w0, #0x2                   	// #2
  403c90:	str	w0, [sp, #116]
  403c94:	b	403928 <__fxstatat@plt+0x1ce8>
  403c98:	ldrb	w0, [x27, x20]
  403c9c:	cmp	w0, #0x0
  403ca0:	cset	w21, ne  // ne = any
  403ca4:	cbnz	w21, 40394c <__fxstatat@plt+0x1d0c>
  403ca8:	ldr	w0, [sp, #144]
  403cac:	cmp	x19, #0x0
  403cb0:	mov	w5, w26
  403cb4:	mov	x26, x4
  403cb8:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  403cbc:	b.ne	40401c <__fxstatat@plt+0x23dc>  // b.any
  403cc0:	eor	w10, w10, #0x1
  403cc4:	ands	w7, w10, w7
  403cc8:	b.eq	4048d8 <__fxstatat@plt+0x2c98>  // b.none
  403ccc:	ldr	w0, [sp, #188]
  403cd0:	cbz	w0, 4048dc <__fxstatat@plt+0x2c9c>
  403cd4:	cbnz	w5, 404938 <__fxstatat@plt+0x2cf8>
  403cd8:	ldr	x2, [sp, #192]
  403cdc:	cmp	x23, #0x0
  403ce0:	cset	w0, eq  // eq = none
  403ce4:	cmp	x2, #0x0
  403ce8:	mov	x1, x2
  403cec:	csel	w0, w0, wzr, ne  // ne = any
  403cf0:	cbz	w0, 404930 <__fxstatat@plt+0x2cf0>
  403cf4:	str	w0, [sp, #188]
  403cf8:	mov	w0, #0x27                  	// #39
  403cfc:	ldr	x23, [sp, #192]
  403d00:	str	x1, [sp, #192]
  403d04:	mov	w1, #0x1                   	// #1
  403d08:	mov	x12, #0x1                   	// #1
  403d0c:	mov	w7, w1
  403d10:	mov	x19, x12
  403d14:	mov	w11, #0x0                   	// #0
  403d18:	mov	w10, #0x0                   	// #0
  403d1c:	strb	w0, [x28]
  403d20:	mov	w0, #0x2                   	// #2
  403d24:	str	w0, [sp, #116]
  403d28:	str	w1, [sp, #124]
  403d2c:	adrp	x1, 40d000 <__fxstatat@plt+0xb3c0>
  403d30:	add	x1, x1, #0x558
  403d34:	str	wzr, [sp, #144]
  403d38:	str	x1, [sp, #168]
  403d3c:	str	wzr, [sp, #208]
  403d40:	b	403928 <__fxstatat@plt+0x1ce8>
  403d44:	adrp	x0, 40d000 <__fxstatat@plt+0xb3c0>
  403d48:	add	x0, x0, #0x5d0
  403d4c:	ldrh	w0, [x0, w22, uxtw #1]
  403d50:	adr	x1, 403d5c <__fxstatat@plt+0x211c>
  403d54:	add	x0, x1, w0, sxth #2
  403d58:	br	x0
  403d5c:	ldr	w0, [sp, #124]
  403d60:	cbnz	w0, 404878 <__fxstatat@plt+0x2c38>
  403d64:	mov	w0, w25
  403d68:	mov	w21, w11
  403d6c:	mov	w5, w11
  403d70:	cbz	x4, 403e80 <__fxstatat@plt+0x2240>
  403d74:	ubfx	x1, x22, #5, #8
  403d78:	ldr	w1, [x4, x1, lsl #2]
  403d7c:	lsr	w1, w1, w22
  403d80:	tbz	w1, #0, 403e80 <__fxstatat@plt+0x2240>
  403d84:	cbnz	w10, 403ecc <__fxstatat@plt+0x228c>
  403d88:	eor	w1, w25, #0x1
  403d8c:	ands	w1, w7, w1
  403d90:	b.eq	403dd4 <__fxstatat@plt+0x2194>  // b.none
  403d94:	cmp	x23, x19
  403d98:	b.ls	403da4 <__fxstatat@plt+0x2164>  // b.plast
  403d9c:	mov	w0, #0x27                  	// #39
  403da0:	strb	w0, [x28, x19]
  403da4:	add	x0, x19, #0x1
  403da8:	cmp	x23, x0
  403dac:	b.ls	403db8 <__fxstatat@plt+0x2178>  // b.plast
  403db0:	mov	w2, #0x24                  	// #36
  403db4:	strb	w2, [x28, x0]
  403db8:	add	x0, x19, #0x2
  403dbc:	cmp	x23, x0
  403dc0:	b.ls	403dcc <__fxstatat@plt+0x218c>  // b.plast
  403dc4:	mov	w2, #0x27                  	// #39
  403dc8:	strb	w2, [x28, x0]
  403dcc:	add	x19, x19, #0x3
  403dd0:	mov	w25, w1
  403dd4:	cmp	x23, x19
  403dd8:	b.ls	403de4 <__fxstatat@plt+0x21a4>  // b.plast
  403ddc:	mov	w0, #0x5c                  	// #92
  403de0:	strb	w0, [x28, x19]
  403de4:	add	x19, x19, #0x1
  403de8:	add	x20, x20, #0x1
  403dec:	cmp	x19, x23
  403df0:	b.cs	403df8 <__fxstatat@plt+0x21b8>  // b.hs, b.nlast
  403df4:	strb	w22, [x28, x19]
  403df8:	cmp	w21, #0x0
  403dfc:	add	x19, x19, #0x1
  403e00:	csel	w26, w26, wzr, ne  // ne = any
  403e04:	b	403938 <__fxstatat@plt+0x1cf8>
  403e08:	cbnz	w10, 404024 <__fxstatat@plt+0x23e4>
  403e0c:	mov	w5, #0x0                   	// #0
  403e10:	ldr	x1, [sp, #192]
  403e14:	cmp	x23, #0x0
  403e18:	mov	x0, #0x0                   	// #0
  403e1c:	ccmp	x1, #0x0, #0x0, ne  // ne = any
  403e20:	b.eq	403e64 <__fxstatat@plt+0x2224>  // b.none
  403e24:	cmp	x23, x19
  403e28:	b.ls	403e34 <__fxstatat@plt+0x21f4>  // b.plast
  403e2c:	mov	w0, #0x27                  	// #39
  403e30:	strb	w0, [x28, x19]
  403e34:	add	x0, x19, #0x1
  403e38:	cmp	x23, x0
  403e3c:	b.ls	403e48 <__fxstatat@plt+0x2208>  // b.plast
  403e40:	mov	w1, #0x5c                  	// #92
  403e44:	strb	w1, [x28, x0]
  403e48:	add	x1, x19, #0x2
  403e4c:	mov	x0, x23
  403e50:	cmp	x23, x1
  403e54:	b.ls	404968 <__fxstatat@plt+0x2d28>  // b.plast
  403e58:	ldr	x23, [sp, #192]
  403e5c:	mov	w2, #0x27                  	// #39
  403e60:	strb	w2, [x28, x1]
  403e64:	add	x19, x19, #0x3
  403e68:	mov	w22, #0x27                  	// #39
  403e6c:	mov	w25, #0x0                   	// #0
  403e70:	str	w21, [sp, #188]
  403e74:	str	x23, [sp, #192]
  403e78:	mov	x23, x0
  403e7c:	mov	w0, #0x0                   	// #0
  403e80:	cbnz	w5, 403d84 <__fxstatat@plt+0x2144>
  403e84:	add	x20, x20, #0x1
  403e88:	cbz	w0, 403dec <__fxstatat@plt+0x21ac>
  403e8c:	cmp	x23, x19
  403e90:	b.ls	403e9c <__fxstatat@plt+0x225c>  // b.plast
  403e94:	mov	w0, #0x27                  	// #39
  403e98:	strb	w0, [x28, x19]
  403e9c:	add	x0, x19, #0x1
  403ea0:	cmp	x23, x0
  403ea4:	b.ls	403eb0 <__fxstatat@plt+0x2270>  // b.plast
  403ea8:	mov	w1, #0x27                  	// #39
  403eac:	strb	w1, [x28, x0]
  403eb0:	add	x19, x19, #0x2
  403eb4:	mov	w25, #0x0                   	// #0
  403eb8:	b	403dec <__fxstatat@plt+0x21ac>
  403ebc:	mov	w22, #0x66                  	// #102
  403ec0:	mov	w21, #0x0                   	// #0
  403ec4:	nop
  403ec8:	cbz	w10, 403d88 <__fxstatat@plt+0x2148>
  403ecc:	ldr	w0, [sp, #120]
  403ed0:	and	w0, w0, w7
  403ed4:	str	w0, [sp, #120]
  403ed8:	ldp	w1, w0, [sp, #116]
  403edc:	cmp	w0, #0x0
  403ee0:	mov	w0, #0x4                   	// #4
  403ee4:	csel	w0, w1, w0, eq  // eq = none
  403ee8:	str	w0, [sp, #116]
  403eec:	ldr	w4, [sp, #116]
  403ef0:	mov	x3, x24
  403ef4:	ldr	x7, [sp, #200]
  403ef8:	mov	x2, x27
  403efc:	ldr	x0, [sp, #256]
  403f00:	str	x0, [sp]
  403f04:	ldr	w0, [sp, #184]
  403f08:	mov	x1, x23
  403f0c:	mov	x6, #0x0                   	// #0
  403f10:	and	w5, w0, #0xfffffffd
  403f14:	mov	x0, x28
  403f18:	bl	403830 <__fxstatat@plt+0x1bf0>
  403f1c:	mov	x19, x0
  403f20:	mov	x0, x19
  403f24:	ldp	x29, x30, [sp, #16]
  403f28:	ldp	x19, x20, [sp, #32]
  403f2c:	ldp	x21, x22, [sp, #48]
  403f30:	ldp	x23, x24, [sp, #64]
  403f34:	ldp	x25, x26, [sp, #80]
  403f38:	ldp	x27, x28, [sp, #96]
  403f3c:	add	sp, sp, #0x100
  403f40:	ret
  403f44:	mov	w22, #0x62                  	// #98
  403f48:	mov	w21, #0x0                   	// #0
  403f4c:	b	403ec8 <__fxstatat@plt+0x2288>
  403f50:	mov	w22, #0x61                  	// #97
  403f54:	mov	w21, #0x0                   	// #0
  403f58:	b	403ec8 <__fxstatat@plt+0x2288>
  403f5c:	ldrb	w22, [x27, x20]
  403f60:	cmp	w22, #0x7e
  403f64:	b.ls	403fcc <__fxstatat@plt+0x238c>  // b.plast
  403f68:	ldr	x0, [sp, #176]
  403f6c:	mov	w5, #0x0                   	// #0
  403f70:	cmp	x0, #0x1
  403f74:	b.ne	4039f0 <__fxstatat@plt+0x1db0>  // b.any
  403f78:	str	w5, [sp, #128]
  403f7c:	str	x12, [sp, #136]
  403f80:	stp	w10, w7, [sp, #148]
  403f84:	str	w11, [sp, #156]
  403f88:	str	x4, [sp, #160]
  403f8c:	bl	401ab0 <__ctype_b_loc@plt>
  403f90:	ldr	x0, [x0]
  403f94:	ldr	w5, [sp, #128]
  403f98:	ldp	w10, w7, [sp, #148]
  403f9c:	ldrh	w21, [x0, w22, uxtw #1]
  403fa0:	ldr	w11, [sp, #156]
  403fa4:	ands	w0, w21, #0x4000
  403fa8:	ldr	w0, [sp, #120]
  403fac:	cset	w1, eq  // eq = none
  403fb0:	ubfx	x21, x21, #14, #1
  403fb4:	and	w1, w0, w1
  403fb8:	ldr	x12, [sp, #136]
  403fbc:	ldr	x4, [sp, #160]
  403fc0:	ldr	x8, [sp, #176]
  403fc4:	cbz	w1, 403fec <__fxstatat@plt+0x23ac>
  403fc8:	b	403af8 <__fxstatat@plt+0x1eb8>
  403fcc:	adrp	x0, 40d000 <__fxstatat@plt+0xb3c0>
  403fd0:	add	x0, x0, #0x6d0
  403fd4:	ldrh	w0, [x0, w22, uxtw #1]
  403fd8:	adr	x1, 403fe4 <__fxstatat@plt+0x23a4>
  403fdc:	add	x0, x1, w0, sxth #2
  403fe0:	br	x0
  403fe4:	mov	w21, w11
  403fe8:	mov	w5, #0x0                   	// #0
  403fec:	ldr	w1, [sp, #124]
  403ff0:	mov	w0, w25
  403ff4:	cbz	w1, 403d70 <__fxstatat@plt+0x2130>
  403ff8:	mov	w0, w25
  403ffc:	cbnz	w10, 403d70 <__fxstatat@plt+0x2130>
  404000:	mov	w0, w25
  404004:	cbnz	w5, 403d84 <__fxstatat@plt+0x2144>
  404008:	b	403e84 <__fxstatat@plt+0x2244>
  40400c:	mov	w5, #0x0                   	// #0
  404010:	mov	w21, #0x0                   	// #0
  404014:	ldr	w0, [sp, #144]
  404018:	cbz	w0, 403fec <__fxstatat@plt+0x23ac>
  40401c:	mov	w0, #0x2                   	// #2
  404020:	str	w0, [sp, #116]
  404024:	ldp	w1, w0, [sp, #116]
  404028:	cmp	w0, #0x0
  40402c:	mov	w0, #0x4                   	// #4
  404030:	csel	w0, w1, w0, eq  // eq = none
  404034:	str	w0, [sp, #116]
  404038:	b	403eec <__fxstatat@plt+0x22ac>
  40403c:	ldr	w0, [sp, #116]
  404040:	cmp	w0, #0x2
  404044:	b.eq	404368 <__fxstatat@plt+0x2728>  // b.none
  404048:	mov	w5, #0x0                   	// #0
  40404c:	ldr	w0, [sp, #116]
  404050:	cmp	w0, #0x5
  404054:	b.ne	404078 <__fxstatat@plt+0x2438>  // b.any
  404058:	ldr	w0, [sp, #216]
  40405c:	cbz	w0, 404078 <__fxstatat@plt+0x2438>
  404060:	add	x6, x20, #0x2
  404064:	cmp	x6, x24
  404068:	b.cs	404078 <__fxstatat@plt+0x2438>  // b.hs, b.nlast
  40406c:	ldrb	w22, [x3, #1]
  404070:	cmp	w22, #0x3f
  404074:	b.eq	4046bc <__fxstatat@plt+0x2a7c>  // b.none
  404078:	mov	w21, #0x0                   	// #0
  40407c:	mov	w22, #0x3f                  	// #63
  404080:	b	403fec <__fxstatat@plt+0x23ac>
  404084:	ldr	w0, [sp, #116]
  404088:	cmp	w0, #0x2
  40408c:	b.eq	403e08 <__fxstatat@plt+0x21c8>  // b.none
  404090:	mov	w5, #0x0                   	// #0
  404094:	mov	w22, #0x27                  	// #39
  404098:	str	w21, [sp, #188]
  40409c:	b	403fec <__fxstatat@plt+0x23ac>
  4040a0:	mov	w5, #0x0                   	// #0
  4040a4:	mov	w0, #0x74                  	// #116
  4040a8:	ldr	w1, [sp, #144]
  4040ac:	cbnz	w1, 40401c <__fxstatat@plt+0x23dc>
  4040b0:	ldr	w1, [sp, #120]
  4040b4:	cbnz	w1, 4040c8 <__fxstatat@plt+0x2488>
  4040b8:	mov	w0, w25
  4040bc:	mov	w21, #0x0                   	// #0
  4040c0:	cbnz	w10, 403d70 <__fxstatat@plt+0x2130>
  4040c4:	b	404000 <__fxstatat@plt+0x23c0>
  4040c8:	mov	w22, w0
  4040cc:	mov	w21, #0x0                   	// #0
  4040d0:	b	403ec8 <__fxstatat@plt+0x2288>
  4040d4:	mov	w5, #0x0                   	// #0
  4040d8:	mov	w0, #0x66                  	// #102
  4040dc:	b	4040b0 <__fxstatat@plt+0x2470>
  4040e0:	mov	w5, #0x0                   	// #0
  4040e4:	mov	w0, #0x62                  	// #98
  4040e8:	b	4040b0 <__fxstatat@plt+0x2470>
  4040ec:	ldr	w0, [sp, #120]
  4040f0:	cbnz	w0, 404138 <__fxstatat@plt+0x24f8>
  4040f4:	ldr	w0, [sp, #212]
  4040f8:	mov	w5, #0x0                   	// #0
  4040fc:	cbz	w0, 4040b8 <__fxstatat@plt+0x2478>
  404100:	add	x20, x20, #0x1
  404104:	b	403938 <__fxstatat@plt+0x1cf8>
  404108:	ldrb	w22, [x3]
  40410c:	cmp	w22, #0x7e
  404110:	b.hi	403f68 <__fxstatat@plt+0x2328>  // b.pmore
  404114:	adrp	x0, 40d000 <__fxstatat@plt+0xb3c0>
  404118:	add	x0, x0, #0x7d0
  40411c:	ldrh	w0, [x0, w22, uxtw #1]
  404120:	adr	x1, 40412c <__fxstatat@plt+0x24ec>
  404124:	add	x0, x1, w0, sxth #2
  404128:	br	x0
  40412c:	mov	w5, #0x0                   	// #0
  404130:	mov	w21, #0x0                   	// #0
  404134:	b	403fec <__fxstatat@plt+0x23ac>
  404138:	cbnz	w10, 404404 <__fxstatat@plt+0x27c4>
  40413c:	mov	w5, #0x0                   	// #0
  404140:	eor	w0, w25, #0x1
  404144:	ands	w0, w7, w0
  404148:	b.eq	404304 <__fxstatat@plt+0x26c4>  // b.none
  40414c:	cmp	x23, x19
  404150:	b.ls	40415c <__fxstatat@plt+0x251c>  // b.plast
  404154:	mov	w1, #0x27                  	// #39
  404158:	strb	w1, [x28, x19]
  40415c:	add	x1, x19, #0x1
  404160:	cmp	x23, x1
  404164:	b.ls	404170 <__fxstatat@plt+0x2530>  // b.plast
  404168:	mov	w2, #0x24                  	// #36
  40416c:	strb	w2, [x28, x1]
  404170:	add	x1, x19, #0x2
  404174:	cmp	x23, x1
  404178:	b.ls	404184 <__fxstatat@plt+0x2544>  // b.plast
  40417c:	mov	w2, #0x27                  	// #39
  404180:	strb	w2, [x28, x1]
  404184:	add	x1, x19, #0x3
  404188:	cmp	x23, x1
  40418c:	b.ls	4043d0 <__fxstatat@plt+0x2790>  // b.plast
  404190:	mov	w25, w0
  404194:	mov	w0, #0x5c                  	// #92
  404198:	strb	w0, [x28, x1]
  40419c:	ldr	w0, [sp, #116]
  4041a0:	add	x19, x1, #0x1
  4041a4:	cmp	w0, #0x2
  4041a8:	b.eq	4043d8 <__fxstatat@plt+0x2798>  // b.none
  4041ac:	add	x0, x20, #0x1
  4041b0:	cmp	x0, x24
  4041b4:	b.cs	4043ec <__fxstatat@plt+0x27ac>  // b.hs, b.nlast
  4041b8:	ldrb	w2, [x27, x0]
  4041bc:	mov	w22, #0x30                  	// #48
  4041c0:	mov	w0, #0x0                   	// #0
  4041c4:	sub	w2, w2, #0x30
  4041c8:	and	w2, w2, #0xff
  4041cc:	cmp	w2, #0x9
  4041d0:	b.ls	40444c <__fxstatat@plt+0x280c>  // b.plast
  4041d4:	ldr	w1, [sp, #124]
  4041d8:	mov	w21, #0x0                   	// #0
  4041dc:	cbz	w1, 403d70 <__fxstatat@plt+0x2130>
  4041e0:	cbnz	w5, 403d84 <__fxstatat@plt+0x2144>
  4041e4:	b	403e84 <__fxstatat@plt+0x2244>
  4041e8:	cbnz	w0, 4049cc <__fxstatat@plt+0x2d8c>
  4041ec:	ldr	w0, [sp, #184]
  4041f0:	mov	w5, #0x1                   	// #1
  4041f4:	mov	w7, #0x0                   	// #0
  4041f8:	mov	w11, #0x0                   	// #0
  4041fc:	and	w1, w0, w5
  404200:	mov	w25, #0x0                   	// #0
  404204:	and	w0, w0, #0x4
  404208:	mov	w10, #0x0                   	// #0
  40420c:	mov	x12, #0x0                   	// #0
  404210:	mov	x19, #0x0                   	// #0
  404214:	stp	wzr, w5, [sp, #120]
  404218:	str	wzr, [sp, #144]
  40421c:	str	xzr, [sp, #168]
  404220:	str	wzr, [sp, #188]
  404224:	str	xzr, [sp, #192]
  404228:	stp	wzr, w1, [sp, #208]
  40422c:	str	w0, [sp, #216]
  404230:	b	403928 <__fxstatat@plt+0x1ce8>
  404234:	cmp	w0, #0x5
  404238:	b.ne	40429c <__fxstatat@plt+0x265c>  // b.any
  40423c:	ldr	w0, [sp, #184]
  404240:	and	w1, w0, #0x1
  404244:	and	w0, w0, #0x4
  404248:	stp	w1, w0, [sp, #212]
  40424c:	cbnz	w20, 404744 <__fxstatat@plt+0x2b04>
  404250:	cbz	x23, 404660 <__fxstatat@plt+0x2a20>
  404254:	mov	w11, #0x1                   	// #1
  404258:	mov	w0, #0x22                  	// #34
  40425c:	mov	x12, #0x1                   	// #1
  404260:	adrp	x1, 40d000 <__fxstatat@plt+0xb3c0>
  404264:	mov	w5, w11
  404268:	add	x1, x1, #0x530
  40426c:	mov	x19, x12
  404270:	mov	w7, #0x0                   	// #0
  404274:	mov	w25, #0x0                   	// #0
  404278:	mov	w10, #0x0                   	// #0
  40427c:	strb	w0, [x28]
  404280:	stp	w11, wzr, [sp, #120]
  404284:	str	wzr, [sp, #144]
  404288:	str	x1, [sp, #168]
  40428c:	str	wzr, [sp, #188]
  404290:	str	xzr, [sp, #192]
  404294:	str	wzr, [sp, #208]
  404298:	b	403928 <__fxstatat@plt+0x1ce8>
  40429c:	cmp	w0, #0x6
  4042a0:	b.ne	4049cc <__fxstatat@plt+0x2d8c>  // b.any
  4042a4:	mov	w0, #0x1                   	// #1
  4042a8:	mov	w1, w0
  4042ac:	adrp	x0, 40d000 <__fxstatat@plt+0xb3c0>
  4042b0:	add	x0, x0, #0x530
  4042b4:	str	x0, [sp, #168]
  4042b8:	mov	w11, w1
  4042bc:	ldr	w0, [sp, #184]
  4042c0:	mov	w5, w1
  4042c4:	mov	w10, w1
  4042c8:	stp	w1, wzr, [sp, #120]
  4042cc:	str	w1, [sp, #208]
  4042d0:	and	w1, w0, w1
  4042d4:	and	w0, w0, #0x4
  4042d8:	mov	w7, #0x0                   	// #0
  4042dc:	mov	w25, #0x0                   	// #0
  4042e0:	mov	x12, #0x1                   	// #1
  4042e4:	mov	x19, #0x0                   	// #0
  4042e8:	str	wzr, [sp, #144]
  4042ec:	str	wzr, [sp, #188]
  4042f0:	str	xzr, [sp, #192]
  4042f4:	stp	w1, w0, [sp, #212]
  4042f8:	mov	w0, #0x5                   	// #5
  4042fc:	str	w0, [sp, #116]
  404300:	b	403928 <__fxstatat@plt+0x1ce8>
  404304:	mov	x1, x19
  404308:	cmp	x23, x19
  40430c:	b.ls	40419c <__fxstatat@plt+0x255c>  // b.plast
  404310:	mov	w0, w25
  404314:	mov	w25, w0
  404318:	mov	w0, #0x5c                  	// #92
  40431c:	strb	w0, [x28, x1]
  404320:	b	40419c <__fxstatat@plt+0x255c>
  404324:	mov	w5, #0x0                   	// #0
  404328:	cmp	x24, #0x1
  40432c:	cset	w0, ne  // ne = any
  404330:	cmn	x24, #0x1
  404334:	b.eq	404348 <__fxstatat@plt+0x2708>  // b.none
  404338:	cbnz	w0, 404130 <__fxstatat@plt+0x24f0>
  40433c:	cbz	x20, 404014 <__fxstatat@plt+0x23d4>
  404340:	mov	w21, #0x0                   	// #0
  404344:	b	403fec <__fxstatat@plt+0x23ac>
  404348:	ldrb	w0, [x27, #1]
  40434c:	cmp	w0, #0x0
  404350:	cset	w0, ne  // ne = any
  404354:	cbnz	w0, 404130 <__fxstatat@plt+0x24f0>
  404358:	b	40433c <__fxstatat@plt+0x26fc>
  40435c:	mov	w5, #0x0                   	// #0
  404360:	cbnz	x20, 404340 <__fxstatat@plt+0x2700>
  404364:	b	404014 <__fxstatat@plt+0x23d4>
  404368:	cbnz	w10, 404024 <__fxstatat@plt+0x23e4>
  40436c:	mov	w5, #0x0                   	// #0
  404370:	mov	w0, w25
  404374:	mov	w21, #0x0                   	// #0
  404378:	mov	w22, #0x3f                  	// #63
  40437c:	cbnz	w5, 403d84 <__fxstatat@plt+0x2144>
  404380:	b	403e84 <__fxstatat@plt+0x2244>
  404384:	cmp	x0, #0x1
  404388:	b.eq	403a98 <__fxstatat@plt+0x1e58>  // b.none
  40438c:	add	x2, x25, #0x1
  404390:	add	x0, x27, x0
  404394:	add	x2, x27, x2
  404398:	add	x9, x0, x25
  40439c:	b	4043ac <__fxstatat@plt+0x276c>
  4043a0:	add	x2, x2, #0x1
  4043a4:	cmp	x9, x2
  4043a8:	b.eq	403a98 <__fxstatat@plt+0x1e58>  // b.none
  4043ac:	ldrb	w0, [x2]
  4043b0:	sub	w0, w0, #0x5b
  4043b4:	and	w0, w0, #0xff
  4043b8:	cmp	w0, #0x21
  4043bc:	b.hi	4043a0 <__fxstatat@plt+0x2760>  // b.pmore
  4043c0:	lsl	x0, x6, x0
  4043c4:	tst	x0, x13
  4043c8:	b.eq	4043a0 <__fxstatat@plt+0x2760>  // b.none
  4043cc:	b	40401c <__fxstatat@plt+0x23dc>
  4043d0:	add	x19, x19, #0x4
  4043d4:	mov	w25, w0
  4043d8:	mov	w0, #0x0                   	// #0
  4043dc:	mov	w21, #0x0                   	// #0
  4043e0:	mov	w22, #0x30                  	// #48
  4043e4:	cbnz	w5, 403d84 <__fxstatat@plt+0x2144>
  4043e8:	b	403e84 <__fxstatat@plt+0x2244>
  4043ec:	ldr	w1, [sp, #124]
  4043f0:	mov	w0, #0x0                   	// #0
  4043f4:	mov	w22, #0x30                  	// #48
  4043f8:	mov	w21, #0x0                   	// #0
  4043fc:	cbz	w1, 403d70 <__fxstatat@plt+0x2130>
  404400:	b	4041e0 <__fxstatat@plt+0x25a0>
  404404:	str	w7, [sp, #120]
  404408:	b	404024 <__fxstatat@plt+0x23e4>
  40440c:	mov	w5, w11
  404410:	mov	w21, #0x0                   	// #0
  404414:	b	403fec <__fxstatat@plt+0x23ac>
  404418:	mov	w1, w19
  40441c:	adrp	x0, 40d000 <__fxstatat@plt+0xb3c0>
  404420:	add	x0, x0, #0x560
  404424:	str	w10, [sp, #120]
  404428:	bl	4036c8 <__fxstatat@plt+0x1a88>
  40442c:	str	x0, [sp, #200]
  404430:	adrp	x1, 40d000 <__fxstatat@plt+0xb3c0>
  404434:	add	x0, x1, #0x558
  404438:	mov	w1, w19
  40443c:	bl	4036c8 <__fxstatat@plt+0x1a88>
  404440:	ldr	w10, [sp, #120]
  404444:	str	x0, [sp, #256]
  404448:	b	4038c4 <__fxstatat@plt+0x1c84>
  40444c:	cmp	x23, x19
  404450:	b.ls	404458 <__fxstatat@plt+0x2818>  // b.plast
  404454:	strb	w22, [x28, x19]
  404458:	add	x0, x1, #0x2
  40445c:	cmp	x23, x0
  404460:	b.ls	40446c <__fxstatat@plt+0x282c>  // b.plast
  404464:	mov	w2, #0x30                  	// #48
  404468:	strb	w2, [x28, x0]
  40446c:	add	x19, x1, #0x3
  404470:	mov	w0, #0x0                   	// #0
  404474:	mov	w22, #0x30                  	// #48
  404478:	b	4041d4 <__fxstatat@plt+0x2594>
  40447c:	mov	w5, #0x0                   	// #0
  404480:	ldr	w0, [sp, #116]
  404484:	cmp	w0, #0x2
  404488:	b.eq	404508 <__fxstatat@plt+0x28c8>  // b.none
  40448c:	ldr	w1, [sp, #208]
  404490:	mov	w22, #0x5c                  	// #92
  404494:	mov	w0, w22
  404498:	cbz	w1, 4040b0 <__fxstatat@plt+0x2470>
  40449c:	add	x20, x20, #0x1
  4044a0:	mov	w0, w25
  4044a4:	mov	w21, #0x0                   	// #0
  4044a8:	b	403e88 <__fxstatat@plt+0x2248>
  4044ac:	mov	w5, #0x0                   	// #0
  4044b0:	mov	w0, #0x76                  	// #118
  4044b4:	b	4040b0 <__fxstatat@plt+0x2470>
  4044b8:	mov	w21, w11
  4044bc:	mov	w5, #0x0                   	// #0
  4044c0:	b	404014 <__fxstatat@plt+0x23d4>
  4044c4:	mov	w5, #0x0                   	// #0
  4044c8:	mov	w0, #0x72                  	// #114
  4044cc:	b	4040a8 <__fxstatat@plt+0x2468>
  4044d0:	mov	w5, #0x0                   	// #0
  4044d4:	mov	w0, #0x6e                  	// #110
  4044d8:	b	4040a8 <__fxstatat@plt+0x2468>
  4044dc:	mov	w5, #0x0                   	// #0
  4044e0:	mov	w0, #0x61                  	// #97
  4044e4:	b	4040b0 <__fxstatat@plt+0x2470>
  4044e8:	mov	w5, #0x0                   	// #0
  4044ec:	mov	w22, #0xa                   	// #10
  4044f0:	mov	w0, #0x6e                  	// #110
  4044f4:	b	4040b0 <__fxstatat@plt+0x2470>
  4044f8:	mov	w5, #0x0                   	// #0
  4044fc:	mov	w22, #0xd                   	// #13
  404500:	mov	w0, #0x72                  	// #114
  404504:	b	4040b0 <__fxstatat@plt+0x2470>
  404508:	cbnz	w10, 404024 <__fxstatat@plt+0x23e4>
  40450c:	add	x20, x20, #0x1
  404510:	mov	w0, w25
  404514:	mov	w21, #0x0                   	// #0
  404518:	mov	w22, #0x5c                  	// #92
  40451c:	b	403e88 <__fxstatat@plt+0x2248>
  404520:	ldr	w0, [sp, #184]
  404524:	and	w1, w0, #0x1
  404528:	and	w0, w0, #0x4
  40452c:	stp	w1, w0, [sp, #212]
  404530:	cbnz	w20, 4045dc <__fxstatat@plt+0x299c>
  404534:	mov	w0, #0x1                   	// #1
  404538:	str	w0, [sp, #120]
  40453c:	cbnz	x23, 4049b4 <__fxstatat@plt+0x2d74>
  404540:	mov	w0, #0x1                   	// #1
  404544:	mov	w5, w0
  404548:	mov	w7, w0
  40454c:	adrp	x0, 40d000 <__fxstatat@plt+0xb3c0>
  404550:	add	x0, x0, #0x558
  404554:	mov	x12, #0x1                   	// #1
  404558:	mov	w11, #0x0                   	// #0
  40455c:	mov	x19, x12
  404560:	mov	w25, #0x0                   	// #0
  404564:	mov	w10, #0x0                   	// #0
  404568:	str	w5, [sp, #124]
  40456c:	str	wzr, [sp, #144]
  404570:	str	x0, [sp, #168]
  404574:	mov	w0, #0x2                   	// #2
  404578:	str	w0, [sp, #116]
  40457c:	str	wzr, [sp, #188]
  404580:	str	xzr, [sp, #192]
  404584:	str	wzr, [sp, #208]
  404588:	b	403928 <__fxstatat@plt+0x1ce8>
  40458c:	ldr	w0, [sp, #184]
  404590:	mov	w11, #0x1                   	// #1
  404594:	mov	w7, #0x0                   	// #0
  404598:	mov	w5, w11
  40459c:	and	w1, w0, w11
  4045a0:	mov	w25, #0x0                   	// #0
  4045a4:	and	w0, w0, #0x4
  4045a8:	mov	w10, #0x0                   	// #0
  4045ac:	mov	x12, #0x0                   	// #0
  4045b0:	mov	x19, #0x0                   	// #0
  4045b4:	stp	w11, wzr, [sp, #120]
  4045b8:	str	wzr, [sp, #144]
  4045bc:	str	xzr, [sp, #168]
  4045c0:	str	wzr, [sp, #188]
  4045c4:	str	xzr, [sp, #192]
  4045c8:	stp	wzr, w1, [sp, #208]
  4045cc:	str	w0, [sp, #216]
  4045d0:	b	403928 <__fxstatat@plt+0x1ce8>
  4045d4:	mov	w5, #0x0                   	// #0
  4045d8:	b	403bb4 <__fxstatat@plt+0x1f74>
  4045dc:	mov	w1, #0x1                   	// #1
  4045e0:	mov	w10, w1
  4045e4:	mov	w7, w1
  4045e8:	mov	w5, w1
  4045ec:	adrp	x0, 40d000 <__fxstatat@plt+0xb3c0>
  4045f0:	add	x0, x0, #0x558
  4045f4:	str	w1, [sp, #124]
  4045f8:	str	w1, [sp, #144]
  4045fc:	str	x0, [sp, #168]
  404600:	mov	w0, #0x2                   	// #2
  404604:	mov	w11, #0x0                   	// #0
  404608:	mov	w25, #0x0                   	// #0
  40460c:	mov	x12, #0x1                   	// #1
  404610:	mov	x19, #0x0                   	// #0
  404614:	stp	w0, wzr, [sp, #116]
  404618:	str	wzr, [sp, #188]
  40461c:	str	xzr, [sp, #192]
  404620:	str	wzr, [sp, #208]
  404624:	b	403928 <__fxstatat@plt+0x1ce8>
  404628:	ldr	w1, [sp, #184]
  40462c:	mov	w10, w0
  404630:	mov	w7, w0
  404634:	mov	w5, w0
  404638:	str	w0, [sp, #124]
  40463c:	and	w2, w1, #0x1
  404640:	str	w0, [sp, #144]
  404644:	adrp	x0, 40d000 <__fxstatat@plt+0xb3c0>
  404648:	add	x0, x0, #0x558
  40464c:	str	x0, [sp, #168]
  404650:	and	w0, w1, #0x4
  404654:	str	w2, [sp, #212]
  404658:	str	w0, [sp, #216]
  40465c:	b	404600 <__fxstatat@plt+0x29c0>
  404660:	mov	w11, #0x1                   	// #1
  404664:	mov	x12, #0x1                   	// #1
  404668:	adrp	x0, 40d000 <__fxstatat@plt+0xb3c0>
  40466c:	mov	w5, w11
  404670:	add	x0, x0, #0x530
  404674:	mov	x19, x12
  404678:	mov	w7, #0x0                   	// #0
  40467c:	mov	w25, #0x0                   	// #0
  404680:	mov	w10, #0x0                   	// #0
  404684:	stp	w11, wzr, [sp, #120]
  404688:	str	wzr, [sp, #144]
  40468c:	str	x0, [sp, #168]
  404690:	str	wzr, [sp, #188]
  404694:	str	xzr, [sp, #192]
  404698:	str	wzr, [sp, #208]
  40469c:	b	403928 <__fxstatat@plt+0x1ce8>
  4046a0:	ldr	w0, [sp, #184]
  4046a4:	and	w1, w0, #0x1
  4046a8:	and	w0, w0, #0x4
  4046ac:	stp	w1, w0, [sp, #212]
  4046b0:	cbnz	w20, 404970 <__fxstatat@plt+0x2d30>
  4046b4:	str	wzr, [sp, #120]
  4046b8:	b	40453c <__fxstatat@plt+0x28fc>
  4046bc:	ldrb	w2, [x27, x6]
  4046c0:	cmp	w2, #0x3e
  4046c4:	b.hi	404130 <__fxstatat@plt+0x24f0>  // b.pmore
  4046c8:	mov	x1, #0x1                   	// #1
  4046cc:	mov	x0, #0xa38200000000        	// #179778741075968
  4046d0:	movk	x0, #0x7000, lsl #48
  4046d4:	lsl	x1, x1, x2
  4046d8:	mov	w21, #0x0                   	// #0
  4046dc:	tst	x1, x0
  4046e0:	b.eq	403fec <__fxstatat@plt+0x23ac>  // b.none
  4046e4:	cbnz	w10, 403eec <__fxstatat@plt+0x22ac>
  4046e8:	cmp	x23, x19
  4046ec:	b.ls	4046f4 <__fxstatat@plt+0x2ab4>  // b.plast
  4046f0:	strb	w22, [x28, x19]
  4046f4:	add	x0, x19, #0x1
  4046f8:	cmp	x23, x0
  4046fc:	b.ls	404708 <__fxstatat@plt+0x2ac8>  // b.plast
  404700:	mov	w1, #0x22                  	// #34
  404704:	strb	w1, [x28, x0]
  404708:	add	x0, x19, #0x2
  40470c:	cmp	x23, x0
  404710:	b.ls	40471c <__fxstatat@plt+0x2adc>  // b.plast
  404714:	mov	w1, #0x22                  	// #34
  404718:	strb	w1, [x28, x0]
  40471c:	add	x0, x19, #0x3
  404720:	cmp	x23, x0
  404724:	b.ls	404730 <__fxstatat@plt+0x2af0>  // b.plast
  404728:	mov	w1, #0x3f                  	// #63
  40472c:	strb	w1, [x28, x0]
  404730:	add	x19, x19, #0x4
  404734:	mov	w22, w2
  404738:	mov	x20, x6
  40473c:	mov	w0, w25
  404740:	b	4041d4 <__fxstatat@plt+0x2594>
  404744:	mov	w0, #0x1                   	// #1
  404748:	mov	w1, w0
  40474c:	mov	w11, w1
  404750:	adrp	x0, 40d000 <__fxstatat@plt+0xb3c0>
  404754:	mov	w5, w1
  404758:	add	x0, x0, #0x530
  40475c:	mov	w10, w1
  404760:	mov	w7, #0x0                   	// #0
  404764:	mov	w25, #0x0                   	// #0
  404768:	mov	x12, #0x1                   	// #1
  40476c:	mov	x19, #0x0                   	// #0
  404770:	stp	w1, wzr, [sp, #120]
  404774:	str	wzr, [sp, #144]
  404778:	str	x0, [sp, #168]
  40477c:	str	wzr, [sp, #188]
  404780:	str	xzr, [sp, #192]
  404784:	str	w1, [sp, #208]
  404788:	b	403928 <__fxstatat@plt+0x1ce8>
  40478c:	mov	w5, w11
  404790:	cbnz	x20, 404340 <__fxstatat@plt+0x2700>
  404794:	b	404014 <__fxstatat@plt+0x23d4>
  404798:	mov	w5, w11
  40479c:	b	404328 <__fxstatat@plt+0x26e8>
  4047a0:	mov	w5, w11
  4047a4:	b	4044fc <__fxstatat@plt+0x28bc>
  4047a8:	mov	w5, w11
  4047ac:	mov	w0, #0x76                  	// #118
  4047b0:	b	4040b0 <__fxstatat@plt+0x2470>
  4047b4:	mov	w5, w11
  4047b8:	b	404480 <__fxstatat@plt+0x2840>
  4047bc:	ldr	w0, [sp, #116]
  4047c0:	mov	w5, w11
  4047c4:	cmp	w0, #0x2
  4047c8:	b.ne	40404c <__fxstatat@plt+0x240c>  // b.any
  4047cc:	b	404370 <__fxstatat@plt+0x2730>
  4047d0:	mov	w5, w11
  4047d4:	mov	w21, w11
  4047d8:	b	404014 <__fxstatat@plt+0x23d4>
  4047dc:	mov	w5, w11
  4047e0:	b	4044ec <__fxstatat@plt+0x28ac>
  4047e4:	mov	w5, w11
  4047e8:	mov	w0, #0x74                  	// #116
  4047ec:	b	4040a8 <__fxstatat@plt+0x2468>
  4047f0:	mov	w5, w11
  4047f4:	b	404140 <__fxstatat@plt+0x2500>
  4047f8:	ldr	w0, [sp, #116]
  4047fc:	mov	w5, w11
  404800:	cmp	w0, #0x2
  404804:	b.ne	404094 <__fxstatat@plt+0x2454>  // b.any
  404808:	b	403e10 <__fxstatat@plt+0x21d0>
  40480c:	ldr	x0, [sp, #200]
  404810:	ldrb	w0, [x0]
  404814:	cbz	w0, 4038cc <__fxstatat@plt+0x1c8c>
  404818:	cmp	x23, x19
  40481c:	b.ls	40483c <__fxstatat@plt+0x2bfc>  // b.plast
  404820:	strb	w0, [x28, x19]
  404824:	add	x19, x19, #0x1
  404828:	ldr	x0, [sp, #200]
  40482c:	ldrb	w0, [x0, x19]
  404830:	cbz	w0, 4038cc <__fxstatat@plt+0x1c8c>
  404834:	cmp	x23, x19
  404838:	b.hi	404820 <__fxstatat@plt+0x2be0>  // b.pmore
  40483c:	ldr	x0, [sp, #200]
  404840:	add	x19, x19, #0x1
  404844:	ldrb	w0, [x0, x19]
  404848:	cbnz	w0, 404818 <__fxstatat@plt+0x2bd8>
  40484c:	b	4038cc <__fxstatat@plt+0x1c8c>
  404850:	mov	x8, x21
  404854:	ldr	w1, [sp, #120]
  404858:	ldr	w10, [sp, #136]
  40485c:	mov	w21, #0x0                   	// #0
  404860:	ldp	w25, w5, [sp, #148]
  404864:	ldp	w7, w11, [sp, #156]
  404868:	ldr	w22, [sp, #220]
  40486c:	ldr	x12, [sp, #128]
  404870:	ldp	x19, x4, [sp, #224]
  404874:	b	403ae8 <__fxstatat@plt+0x1ea8>
  404878:	ldr	w5, [sp, #124]
  40487c:	mov	w0, w25
  404880:	mov	w21, w5
  404884:	b	404004 <__fxstatat@plt+0x23c4>
  404888:	mov	x9, x25
  40488c:	cmp	x25, x24
  404890:	ldr	w10, [sp, #136]
  404894:	mov	x8, x21
  404898:	ldp	w25, w5, [sp, #148]
  40489c:	ldp	w7, w11, [sp, #156]
  4048a0:	ldr	w22, [sp, #220]
  4048a4:	ldr	x12, [sp, #128]
  4048a8:	ldp	x19, x4, [sp, #224]
  4048ac:	b.cc	4048c4 <__fxstatat@plt+0x2c84>  // b.lo, b.ul, b.last
  4048b0:	b	4048cc <__fxstatat@plt+0x2c8c>
  4048b4:	add	x8, x8, #0x1
  4048b8:	add	x9, x20, x8
  4048bc:	cmp	x24, x9
  4048c0:	b.ls	4048cc <__fxstatat@plt+0x2c8c>  // b.plast
  4048c4:	ldrb	w0, [x27, x9]
  4048c8:	cbnz	w0, 4048b4 <__fxstatat@plt+0x2c74>
  4048cc:	ldr	w1, [sp, #120]
  4048d0:	mov	w21, #0x0                   	// #0
  4048d4:	b	403ae8 <__fxstatat@plt+0x1ea8>
  4048d8:	mov	w7, w10
  4048dc:	ldr	x0, [sp, #168]
  4048e0:	cmp	x0, #0x0
  4048e4:	ccmp	w7, #0x0, #0x4, ne  // ne = any
  4048e8:	b.eq	404910 <__fxstatat@plt+0x2cd0>  // b.none
  4048ec:	ldrb	w1, [x0]
  4048f0:	cbz	w1, 404910 <__fxstatat@plt+0x2cd0>
  4048f4:	sub	x0, x0, x19
  4048f8:	cmp	x23, x19
  4048fc:	b.ls	404920 <__fxstatat@plt+0x2ce0>  // b.plast
  404900:	strb	w1, [x28, x19]
  404904:	add	x19, x19, #0x1
  404908:	ldrb	w1, [x0, x19]
  40490c:	cbnz	w1, 4048f8 <__fxstatat@plt+0x2cb8>
  404910:	cmp	x23, x19
  404914:	b.ls	403f20 <__fxstatat@plt+0x22e0>  // b.plast
  404918:	strb	wzr, [x28, x19]
  40491c:	b	403f20 <__fxstatat@plt+0x22e0>
  404920:	add	x19, x19, #0x1
  404924:	ldrb	w1, [x0, x19]
  404928:	cbnz	w1, 4048f8 <__fxstatat@plt+0x2cb8>
  40492c:	b	404910 <__fxstatat@plt+0x2cd0>
  404930:	ldr	w7, [sp, #188]
  404934:	b	4048dc <__fxstatat@plt+0x2c9c>
  404938:	ldp	x1, x7, [sp, #192]
  40493c:	mov	x6, x4
  404940:	ldr	w5, [sp, #184]
  404944:	mov	x3, x24
  404948:	ldr	x0, [sp, #256]
  40494c:	str	x0, [sp]
  404950:	mov	x2, x27
  404954:	mov	x0, x28
  404958:	mov	w4, #0x5                   	// #5
  40495c:	bl	403830 <__fxstatat@plt+0x1bf0>
  404960:	mov	x19, x0
  404964:	b	403f20 <__fxstatat@plt+0x22e0>
  404968:	ldr	x23, [sp, #192]
  40496c:	b	403e64 <__fxstatat@plt+0x2224>
  404970:	mov	w1, #0x1                   	// #1
  404974:	adrp	x0, 40d000 <__fxstatat@plt+0xb3c0>
  404978:	mov	w10, w1
  40497c:	add	x0, x0, #0x558
  404980:	mov	w7, w1
  404984:	mov	w5, w1
  404988:	mov	w11, #0x0                   	// #0
  40498c:	mov	w25, #0x0                   	// #0
  404990:	mov	x12, #0x1                   	// #1
  404994:	mov	x19, #0x0                   	// #0
  404998:	stp	wzr, w1, [sp, #120]
  40499c:	str	w1, [sp, #144]
  4049a0:	str	x0, [sp, #168]
  4049a4:	str	wzr, [sp, #188]
  4049a8:	str	xzr, [sp, #192]
  4049ac:	str	wzr, [sp, #208]
  4049b0:	b	403928 <__fxstatat@plt+0x1ce8>
  4049b4:	mov	w25, #0x0                   	// #0
  4049b8:	mov	w0, #0x0                   	// #0
  4049bc:	mov	w5, #0x1                   	// #1
  4049c0:	mov	x1, #0x0                   	// #0
  4049c4:	str	x23, [sp, #192]
  4049c8:	b	403cf4 <__fxstatat@plt+0x20b4>
  4049cc:	bl	401a30 <abort@plt>
  4049d0:	sub	sp, sp, #0x80
  4049d4:	stp	x29, x30, [sp, #16]
  4049d8:	add	x29, sp, #0x10
  4049dc:	stp	x19, x20, [sp, #32]
  4049e0:	mov	w19, w0
  4049e4:	mov	x20, x3
  4049e8:	stp	x21, x22, [sp, #48]
  4049ec:	stp	x23, x24, [sp, #64]
  4049f0:	mov	x23, x1
  4049f4:	mov	x24, x2
  4049f8:	stp	x25, x26, [sp, #80]
  4049fc:	stp	x27, x28, [sp, #96]
  404a00:	bl	401bf0 <__errno_location@plt>
  404a04:	mov	x22, x0
  404a08:	ldr	w0, [x0]
  404a0c:	adrp	x27, 421000 <__fxstatat@plt+0x1f3c0>
  404a10:	str	w0, [sp, #116]
  404a14:	ldr	x21, [x27, #600]
  404a18:	tbnz	w19, #31, 404b70 <__fxstatat@plt+0x2f30>
  404a1c:	add	x26, x27, #0x258
  404a20:	ldr	w0, [x26, #8]
  404a24:	cmp	w0, w19
  404a28:	b.gt	404a78 <__fxstatat@plt+0x2e38>
  404a2c:	mov	w0, #0x7fffffff            	// #2147483647
  404a30:	cmp	w19, w0
  404a34:	b.eq	404b6c <__fxstatat@plt+0x2f2c>  // b.none
  404a38:	add	w28, w19, #0x1
  404a3c:	add	x0, x26, #0x10
  404a40:	cmp	x21, x0
  404a44:	sbfiz	x1, x28, #4, #32
  404a48:	b.eq	404b50 <__fxstatat@plt+0x2f10>  // b.none
  404a4c:	mov	x0, x21
  404a50:	bl	407850 <__fxstatat@plt+0x5c10>
  404a54:	mov	x21, x0
  404a58:	str	x0, [x27, #600]
  404a5c:	ldr	w0, [x26, #8]
  404a60:	mov	w1, #0x0                   	// #0
  404a64:	sub	w2, w28, w0
  404a68:	add	x0, x21, w0, sxtw #4
  404a6c:	sbfiz	x2, x2, #4, #32
  404a70:	bl	401980 <memset@plt>
  404a74:	str	w28, [x26, #8]
  404a78:	sbfiz	x19, x19, #4, #32
  404a7c:	add	x26, x20, #0x8
  404a80:	add	x0, x21, x19
  404a84:	str	x0, [sp, #120]
  404a88:	ldp	w4, w5, [x20]
  404a8c:	mov	x6, x26
  404a90:	ldr	x7, [x20, #40]
  404a94:	orr	w25, w5, #0x1
  404a98:	ldr	x27, [x21, x19]
  404a9c:	mov	x3, x24
  404aa0:	ldr	x28, [x0, #8]
  404aa4:	mov	x1, x27
  404aa8:	ldr	x0, [x20, #48]
  404aac:	str	x0, [sp]
  404ab0:	mov	x2, x23
  404ab4:	mov	w5, w25
  404ab8:	mov	x0, x28
  404abc:	bl	403830 <__fxstatat@plt+0x1bf0>
  404ac0:	cmp	x27, x0
  404ac4:	b.hi	404b24 <__fxstatat@plt+0x2ee4>  // b.pmore
  404ac8:	add	x27, x0, #0x1
  404acc:	str	x27, [x21, x19]
  404ad0:	adrp	x0, 421000 <__fxstatat@plt+0x1f3c0>
  404ad4:	add	x0, x0, #0x320
  404ad8:	cmp	x28, x0
  404adc:	b.eq	404ae8 <__fxstatat@plt+0x2ea8>  // b.none
  404ae0:	mov	x0, x28
  404ae4:	bl	401ad0 <free@plt>
  404ae8:	mov	x0, x27
  404aec:	bl	407820 <__fxstatat@plt+0x5be0>
  404af0:	ldr	x1, [sp, #120]
  404af4:	mov	x28, x0
  404af8:	ldr	w4, [x20]
  404afc:	mov	x6, x26
  404b00:	ldr	x7, [x20, #40]
  404b04:	str	x0, [x1, #8]
  404b08:	ldr	x1, [x20, #48]
  404b0c:	str	x1, [sp]
  404b10:	mov	w5, w25
  404b14:	mov	x3, x24
  404b18:	mov	x2, x23
  404b1c:	mov	x1, x27
  404b20:	bl	403830 <__fxstatat@plt+0x1bf0>
  404b24:	ldr	w0, [sp, #116]
  404b28:	ldp	x29, x30, [sp, #16]
  404b2c:	ldp	x19, x20, [sp, #32]
  404b30:	ldp	x23, x24, [sp, #64]
  404b34:	ldp	x25, x26, [sp, #80]
  404b38:	str	w0, [x22]
  404b3c:	mov	x0, x28
  404b40:	ldp	x21, x22, [sp, #48]
  404b44:	ldp	x27, x28, [sp, #96]
  404b48:	add	sp, sp, #0x80
  404b4c:	ret
  404b50:	mov	x0, #0x0                   	// #0
  404b54:	bl	407850 <__fxstatat@plt+0x5c10>
  404b58:	mov	x21, x0
  404b5c:	str	x0, [x27, #600]
  404b60:	ldp	x0, x1, [x26, #16]
  404b64:	stp	x0, x1, [x21]
  404b68:	b	404a5c <__fxstatat@plt+0x2e1c>
  404b6c:	bl	4079e8 <__fxstatat@plt+0x5da8>
  404b70:	bl	401a30 <abort@plt>
  404b74:	nop
  404b78:	stp	x29, x30, [sp, #-48]!
  404b7c:	mov	x29, sp
  404b80:	stp	x19, x20, [sp, #16]
  404b84:	mov	x20, x0
  404b88:	str	x21, [sp, #32]
  404b8c:	bl	401bf0 <__errno_location@plt>
  404b90:	adrp	x2, 421000 <__fxstatat@plt+0x1f3c0>
  404b94:	mov	x19, x0
  404b98:	add	x2, x2, #0x320
  404b9c:	cmp	x20, #0x0
  404ba0:	add	x2, x2, #0x100
  404ba4:	mov	x1, #0x38                  	// #56
  404ba8:	ldr	w21, [x19]
  404bac:	csel	x0, x2, x20, eq  // eq = none
  404bb0:	bl	407968 <__fxstatat@plt+0x5d28>
  404bb4:	str	w21, [x19]
  404bb8:	ldp	x19, x20, [sp, #16]
  404bbc:	ldr	x21, [sp, #32]
  404bc0:	ldp	x29, x30, [sp], #48
  404bc4:	ret
  404bc8:	adrp	x1, 421000 <__fxstatat@plt+0x1f3c0>
  404bcc:	add	x1, x1, #0x320
  404bd0:	cmp	x0, #0x0
  404bd4:	add	x1, x1, #0x100
  404bd8:	csel	x0, x1, x0, eq  // eq = none
  404bdc:	ldr	w0, [x0]
  404be0:	ret
  404be4:	nop
  404be8:	adrp	x2, 421000 <__fxstatat@plt+0x1f3c0>
  404bec:	add	x2, x2, #0x320
  404bf0:	cmp	x0, #0x0
  404bf4:	add	x2, x2, #0x100
  404bf8:	csel	x0, x2, x0, eq  // eq = none
  404bfc:	str	w1, [x0]
  404c00:	ret
  404c04:	nop
  404c08:	adrp	x3, 421000 <__fxstatat@plt+0x1f3c0>
  404c0c:	add	x3, x3, #0x320
  404c10:	cmp	x0, #0x0
  404c14:	add	x3, x3, #0x100
  404c18:	csel	x0, x3, x0, eq  // eq = none
  404c1c:	ubfx	x4, x1, #5, #3
  404c20:	add	x3, x0, #0x8
  404c24:	and	w1, w1, #0x1f
  404c28:	ldr	w5, [x3, x4, lsl #2]
  404c2c:	lsr	w0, w5, w1
  404c30:	eor	w2, w0, w2
  404c34:	and	w2, w2, #0x1
  404c38:	and	w0, w0, #0x1
  404c3c:	lsl	w2, w2, w1
  404c40:	eor	w2, w2, w5
  404c44:	str	w2, [x3, x4, lsl #2]
  404c48:	ret
  404c4c:	nop
  404c50:	adrp	x3, 421000 <__fxstatat@plt+0x1f3c0>
  404c54:	add	x3, x3, #0x320
  404c58:	cmp	x0, #0x0
  404c5c:	add	x3, x3, #0x100
  404c60:	csel	x2, x3, x0, eq  // eq = none
  404c64:	ldr	w0, [x2, #4]
  404c68:	str	w1, [x2, #4]
  404c6c:	ret
  404c70:	adrp	x3, 421000 <__fxstatat@plt+0x1f3c0>
  404c74:	add	x3, x3, #0x320
  404c78:	cmp	x0, #0x0
  404c7c:	add	x3, x3, #0x100
  404c80:	csel	x0, x3, x0, eq  // eq = none
  404c84:	mov	w3, #0xa                   	// #10
  404c88:	cmp	x1, #0x0
  404c8c:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  404c90:	str	w3, [x0]
  404c94:	b.eq	404ca0 <__fxstatat@plt+0x3060>  // b.none
  404c98:	stp	x1, x2, [x0, #40]
  404c9c:	ret
  404ca0:	stp	x29, x30, [sp, #-16]!
  404ca4:	mov	x29, sp
  404ca8:	bl	401a30 <abort@plt>
  404cac:	nop
  404cb0:	sub	sp, sp, #0x50
  404cb4:	adrp	x5, 421000 <__fxstatat@plt+0x1f3c0>
  404cb8:	stp	x29, x30, [sp, #16]
  404cbc:	add	x29, sp, #0x10
  404cc0:	stp	x19, x20, [sp, #32]
  404cc4:	mov	x19, x4
  404cc8:	add	x4, x5, #0x320
  404ccc:	cmp	x19, #0x0
  404cd0:	add	x4, x4, #0x100
  404cd4:	csel	x19, x4, x19, eq  // eq = none
  404cd8:	mov	x20, x3
  404cdc:	stp	x21, x22, [sp, #48]
  404ce0:	mov	x21, x0
  404ce4:	mov	x22, x1
  404ce8:	str	x23, [sp, #64]
  404cec:	mov	x23, x2
  404cf0:	bl	401bf0 <__errno_location@plt>
  404cf4:	ldp	x7, x8, [x19, #40]
  404cf8:	mov	x3, x20
  404cfc:	mov	x20, x0
  404d00:	mov	x0, x21
  404d04:	ldp	w4, w5, [x19]
  404d08:	mov	x2, x23
  404d0c:	ldr	w21, [x20]
  404d10:	mov	x1, x22
  404d14:	str	x8, [sp]
  404d18:	add	x6, x19, #0x8
  404d1c:	bl	403830 <__fxstatat@plt+0x1bf0>
  404d20:	ldp	x29, x30, [sp, #16]
  404d24:	ldr	x23, [sp, #64]
  404d28:	str	w21, [x20]
  404d2c:	ldp	x19, x20, [sp, #32]
  404d30:	ldp	x21, x22, [sp, #48]
  404d34:	add	sp, sp, #0x50
  404d38:	ret
  404d3c:	nop
  404d40:	sub	sp, sp, #0x60
  404d44:	adrp	x4, 421000 <__fxstatat@plt+0x1f3c0>
  404d48:	add	x4, x4, #0x320
  404d4c:	cmp	x2, #0x0
  404d50:	add	x4, x4, #0x100
  404d54:	stp	x29, x30, [sp, #16]
  404d58:	add	x29, sp, #0x10
  404d5c:	stp	x19, x20, [sp, #32]
  404d60:	csel	x19, x4, x2, eq  // eq = none
  404d64:	stp	x21, x22, [sp, #48]
  404d68:	mov	x22, x0
  404d6c:	stp	x23, x24, [sp, #64]
  404d70:	mov	x23, x1
  404d74:	stp	x25, x26, [sp, #80]
  404d78:	bl	401bf0 <__errno_location@plt>
  404d7c:	ldr	w26, [x0]
  404d80:	ldp	w4, w24, [x19]
  404d84:	mov	x20, x0
  404d88:	ldp	x7, x0, [x19, #40]
  404d8c:	add	x25, x19, #0x8
  404d90:	orr	w24, w24, #0x1
  404d94:	mov	x6, x25
  404d98:	mov	x3, x23
  404d9c:	mov	x2, x22
  404da0:	mov	w5, w24
  404da4:	str	x0, [sp]
  404da8:	mov	x1, #0x0                   	// #0
  404dac:	mov	x0, #0x0                   	// #0
  404db0:	bl	403830 <__fxstatat@plt+0x1bf0>
  404db4:	add	x21, x0, #0x1
  404db8:	mov	x0, x21
  404dbc:	bl	407820 <__fxstatat@plt+0x5be0>
  404dc0:	ldp	x7, x1, [x19, #40]
  404dc4:	mov	w5, w24
  404dc8:	ldr	w4, [x19]
  404dcc:	mov	x6, x25
  404dd0:	str	x1, [sp]
  404dd4:	mov	x3, x23
  404dd8:	mov	x2, x22
  404ddc:	mov	x19, x0
  404de0:	mov	x1, x21
  404de4:	bl	403830 <__fxstatat@plt+0x1bf0>
  404de8:	mov	x0, x19
  404dec:	ldp	x29, x30, [sp, #16]
  404df0:	ldp	x21, x22, [sp, #48]
  404df4:	ldp	x23, x24, [sp, #64]
  404df8:	str	w26, [x20]
  404dfc:	ldp	x19, x20, [sp, #32]
  404e00:	ldp	x25, x26, [sp, #80]
  404e04:	add	sp, sp, #0x60
  404e08:	ret
  404e0c:	nop
  404e10:	sub	sp, sp, #0x70
  404e14:	adrp	x4, 421000 <__fxstatat@plt+0x1f3c0>
  404e18:	add	x4, x4, #0x320
  404e1c:	cmp	x3, #0x0
  404e20:	add	x4, x4, #0x100
  404e24:	stp	x29, x30, [sp, #16]
  404e28:	add	x29, sp, #0x10
  404e2c:	stp	x19, x20, [sp, #32]
  404e30:	csel	x19, x4, x3, eq  // eq = none
  404e34:	mov	x20, x2
  404e38:	stp	x21, x22, [sp, #48]
  404e3c:	mov	x22, x0
  404e40:	stp	x23, x24, [sp, #64]
  404e44:	mov	x23, x1
  404e48:	stp	x25, x26, [sp, #80]
  404e4c:	stp	x27, x28, [sp, #96]
  404e50:	bl	401bf0 <__errno_location@plt>
  404e54:	ldr	w28, [x0]
  404e58:	ldp	w4, w5, [x19]
  404e5c:	mov	x21, x0
  404e60:	ldp	x7, x0, [x19, #40]
  404e64:	cmp	x20, #0x0
  404e68:	cset	w24, eq  // eq = none
  404e6c:	add	x27, x19, #0x8
  404e70:	orr	w24, w24, w5
  404e74:	mov	x6, x27
  404e78:	mov	x3, x23
  404e7c:	mov	x2, x22
  404e80:	mov	w5, w24
  404e84:	str	x0, [sp]
  404e88:	mov	x1, #0x0                   	// #0
  404e8c:	mov	x0, #0x0                   	// #0
  404e90:	bl	403830 <__fxstatat@plt+0x1bf0>
  404e94:	add	x26, x0, #0x1
  404e98:	mov	x25, x0
  404e9c:	mov	x0, x26
  404ea0:	bl	407820 <__fxstatat@plt+0x5be0>
  404ea4:	ldp	x7, x1, [x19, #40]
  404ea8:	mov	w5, w24
  404eac:	ldr	w4, [x19]
  404eb0:	mov	x6, x27
  404eb4:	str	x1, [sp]
  404eb8:	mov	x3, x23
  404ebc:	mov	x2, x22
  404ec0:	mov	x19, x0
  404ec4:	mov	x1, x26
  404ec8:	bl	403830 <__fxstatat@plt+0x1bf0>
  404ecc:	str	w28, [x21]
  404ed0:	cbz	x20, 404ed8 <__fxstatat@plt+0x3298>
  404ed4:	str	x25, [x20]
  404ed8:	mov	x0, x19
  404edc:	ldp	x29, x30, [sp, #16]
  404ee0:	ldp	x19, x20, [sp, #32]
  404ee4:	ldp	x21, x22, [sp, #48]
  404ee8:	ldp	x23, x24, [sp, #64]
  404eec:	ldp	x25, x26, [sp, #80]
  404ef0:	ldp	x27, x28, [sp, #96]
  404ef4:	add	sp, sp, #0x70
  404ef8:	ret
  404efc:	nop
  404f00:	stp	x29, x30, [sp, #-64]!
  404f04:	mov	x29, sp
  404f08:	stp	x21, x22, [sp, #32]
  404f0c:	str	x23, [sp, #48]
  404f10:	adrp	x23, 421000 <__fxstatat@plt+0x1f3c0>
  404f14:	add	x22, x23, #0x258
  404f18:	stp	x19, x20, [sp, #16]
  404f1c:	ldr	x21, [x23, #600]
  404f20:	ldr	w20, [x22, #8]
  404f24:	cmp	w20, #0x1
  404f28:	b.le	404f50 <__fxstatat@plt+0x3310>
  404f2c:	sub	w0, w20, #0x2
  404f30:	add	x20, x21, #0x28
  404f34:	add	x19, x21, #0x18
  404f38:	add	x20, x20, w0, uxtw #4
  404f3c:	nop
  404f40:	ldr	x0, [x19], #16
  404f44:	bl	401ad0 <free@plt>
  404f48:	cmp	x19, x20
  404f4c:	b.ne	404f40 <__fxstatat@plt+0x3300>  // b.any
  404f50:	ldr	x0, [x21, #8]
  404f54:	adrp	x19, 421000 <__fxstatat@plt+0x1f3c0>
  404f58:	add	x19, x19, #0x320
  404f5c:	cmp	x0, x19
  404f60:	b.eq	404f70 <__fxstatat@plt+0x3330>  // b.none
  404f64:	bl	401ad0 <free@plt>
  404f68:	mov	x0, #0x100                 	// #256
  404f6c:	stp	x0, x19, [x22, #16]
  404f70:	add	x19, x22, #0x10
  404f74:	cmp	x21, x19
  404f78:	b.eq	404f88 <__fxstatat@plt+0x3348>  // b.none
  404f7c:	mov	x0, x21
  404f80:	bl	401ad0 <free@plt>
  404f84:	str	x19, [x23, #600]
  404f88:	mov	w0, #0x1                   	// #1
  404f8c:	str	w0, [x22, #8]
  404f90:	ldp	x19, x20, [sp, #16]
  404f94:	ldp	x21, x22, [sp, #32]
  404f98:	ldr	x23, [sp, #48]
  404f9c:	ldp	x29, x30, [sp], #64
  404fa0:	ret
  404fa4:	nop
  404fa8:	sub	sp, sp, #0x70
  404fac:	stp	x29, x30, [sp, #16]
  404fb0:	add	x29, sp, #0x10
  404fb4:	stp	x21, x22, [sp, #48]
  404fb8:	adrp	x22, 421000 <__fxstatat@plt+0x1f3c0>
  404fbc:	stp	x19, x20, [sp, #32]
  404fc0:	mov	w19, w0
  404fc4:	stp	x23, x24, [sp, #64]
  404fc8:	mov	x24, x1
  404fcc:	stp	x25, x26, [sp, #80]
  404fd0:	stp	x27, x28, [sp, #96]
  404fd4:	bl	401bf0 <__errno_location@plt>
  404fd8:	ldr	w25, [x0]
  404fdc:	ldr	x20, [x22, #600]
  404fe0:	tbnz	w19, #31, 405128 <__fxstatat@plt+0x34e8>
  404fe4:	add	x21, x22, #0x258
  404fe8:	mov	x23, x0
  404fec:	ldr	w0, [x21, #8]
  404ff0:	cmp	w19, w0
  404ff4:	b.lt	405044 <__fxstatat@plt+0x3404>  // b.tstop
  404ff8:	mov	w0, #0x7fffffff            	// #2147483647
  404ffc:	cmp	w19, w0
  405000:	b.eq	405124 <__fxstatat@plt+0x34e4>  // b.none
  405004:	add	w26, w19, #0x1
  405008:	add	x0, x21, #0x10
  40500c:	cmp	x20, x0
  405010:	sbfiz	x1, x26, #4, #32
  405014:	b.eq	405108 <__fxstatat@plt+0x34c8>  // b.none
  405018:	mov	x0, x20
  40501c:	bl	407850 <__fxstatat@plt+0x5c10>
  405020:	mov	x20, x0
  405024:	str	x0, [x22, #600]
  405028:	ldr	w0, [x21, #8]
  40502c:	mov	w1, #0x0                   	// #0
  405030:	sub	w2, w26, w0
  405034:	add	x0, x20, w0, sxtw #4
  405038:	sbfiz	x2, x2, #4, #32
  40503c:	bl	401980 <memset@plt>
  405040:	str	w26, [x21, #8]
  405044:	adrp	x21, 421000 <__fxstatat@plt+0x1f3c0>
  405048:	add	x21, x21, #0x320
  40504c:	sbfiz	x19, x19, #4, #32
  405050:	add	x6, x21, #0x108
  405054:	add	x26, x20, x19
  405058:	mov	x2, x24
  40505c:	ldp	x7, x0, [x21, #296]
  405060:	mov	x3, #0xffffffffffffffff    	// #-1
  405064:	ldr	w4, [x21, #256]
  405068:	ldr	w28, [x21, #260]
  40506c:	ldr	x22, [x20, x19]
  405070:	orr	w28, w28, #0x1
  405074:	ldr	x27, [x26, #8]
  405078:	str	x0, [sp]
  40507c:	mov	x1, x22
  405080:	mov	w5, w28
  405084:	mov	x0, x27
  405088:	bl	403830 <__fxstatat@plt+0x1bf0>
  40508c:	cmp	x22, x0
  405090:	b.hi	4050e0 <__fxstatat@plt+0x34a0>  // b.pmore
  405094:	add	x22, x0, #0x1
  405098:	str	x22, [x20, x19]
  40509c:	cmp	x27, x21
  4050a0:	b.eq	4050ac <__fxstatat@plt+0x346c>  // b.none
  4050a4:	mov	x0, x27
  4050a8:	bl	401ad0 <free@plt>
  4050ac:	mov	x0, x22
  4050b0:	bl	407820 <__fxstatat@plt+0x5be0>
  4050b4:	ldp	x7, x1, [x21, #296]
  4050b8:	str	x0, [x26, #8]
  4050bc:	ldr	w4, [x21, #256]
  4050c0:	mov	x27, x0
  4050c4:	str	x1, [sp]
  4050c8:	mov	w5, w28
  4050cc:	mov	x2, x24
  4050d0:	add	x6, x21, #0x108
  4050d4:	mov	x1, x22
  4050d8:	mov	x3, #0xffffffffffffffff    	// #-1
  4050dc:	bl	403830 <__fxstatat@plt+0x1bf0>
  4050e0:	mov	x0, x27
  4050e4:	ldp	x29, x30, [sp, #16]
  4050e8:	ldp	x19, x20, [sp, #32]
  4050ec:	ldp	x21, x22, [sp, #48]
  4050f0:	ldp	x27, x28, [sp, #96]
  4050f4:	str	w25, [x23]
  4050f8:	ldp	x23, x24, [sp, #64]
  4050fc:	ldp	x25, x26, [sp, #80]
  405100:	add	sp, sp, #0x70
  405104:	ret
  405108:	mov	x0, #0x0                   	// #0
  40510c:	bl	407850 <__fxstatat@plt+0x5c10>
  405110:	mov	x20, x0
  405114:	str	x0, [x22, #600]
  405118:	ldp	x0, x1, [x21, #16]
  40511c:	stp	x0, x1, [x20]
  405120:	b	405028 <__fxstatat@plt+0x33e8>
  405124:	bl	4079e8 <__fxstatat@plt+0x5da8>
  405128:	bl	401a30 <abort@plt>
  40512c:	nop
  405130:	sub	sp, sp, #0x80
  405134:	stp	x29, x30, [sp, #16]
  405138:	add	x29, sp, #0x10
  40513c:	stp	x19, x20, [sp, #32]
  405140:	mov	w19, w0
  405144:	stp	x21, x22, [sp, #48]
  405148:	stp	x23, x24, [sp, #64]
  40514c:	mov	x23, x1
  405150:	mov	x24, x2
  405154:	stp	x25, x26, [sp, #80]
  405158:	adrp	x26, 421000 <__fxstatat@plt+0x1f3c0>
  40515c:	stp	x27, x28, [sp, #96]
  405160:	bl	401bf0 <__errno_location@plt>
  405164:	mov	x22, x0
  405168:	ldr	w0, [x0]
  40516c:	str	w0, [sp, #124]
  405170:	ldr	x20, [x26, #600]
  405174:	tbnz	w19, #31, 4052bc <__fxstatat@plt+0x367c>
  405178:	add	x21, x26, #0x258
  40517c:	ldr	w0, [x21, #8]
  405180:	cmp	w19, w0
  405184:	b.lt	4051d4 <__fxstatat@plt+0x3594>  // b.tstop
  405188:	mov	w0, #0x7fffffff            	// #2147483647
  40518c:	cmp	w19, w0
  405190:	b.eq	4052b8 <__fxstatat@plt+0x3678>  // b.none
  405194:	add	w27, w19, #0x1
  405198:	add	x0, x21, #0x10
  40519c:	cmp	x20, x0
  4051a0:	sbfiz	x1, x27, #4, #32
  4051a4:	b.eq	40529c <__fxstatat@plt+0x365c>  // b.none
  4051a8:	mov	x0, x20
  4051ac:	bl	407850 <__fxstatat@plt+0x5c10>
  4051b0:	mov	x20, x0
  4051b4:	str	x0, [x26, #600]
  4051b8:	ldr	w0, [x21, #8]
  4051bc:	mov	w1, #0x0                   	// #0
  4051c0:	sub	w2, w27, w0
  4051c4:	add	x0, x20, w0, sxtw #4
  4051c8:	sbfiz	x2, x2, #4, #32
  4051cc:	bl	401980 <memset@plt>
  4051d0:	str	w27, [x21, #8]
  4051d4:	adrp	x21, 421000 <__fxstatat@plt+0x1f3c0>
  4051d8:	add	x21, x21, #0x320
  4051dc:	sbfiz	x19, x19, #4, #32
  4051e0:	add	x6, x21, #0x108
  4051e4:	add	x26, x20, x19
  4051e8:	mov	x3, x24
  4051ec:	ldp	x7, x0, [x21, #296]
  4051f0:	mov	x2, x23
  4051f4:	ldr	w4, [x21, #256]
  4051f8:	ldr	w5, [x21, #260]
  4051fc:	ldr	x27, [x20, x19]
  405200:	orr	w25, w5, #0x1
  405204:	ldr	x28, [x26, #8]
  405208:	str	x0, [sp]
  40520c:	mov	x1, x27
  405210:	mov	w5, w25
  405214:	mov	x0, x28
  405218:	bl	403830 <__fxstatat@plt+0x1bf0>
  40521c:	cmp	x27, x0
  405220:	b.hi	405270 <__fxstatat@plt+0x3630>  // b.pmore
  405224:	add	x27, x0, #0x1
  405228:	str	x27, [x20, x19]
  40522c:	cmp	x28, x21
  405230:	b.eq	40523c <__fxstatat@plt+0x35fc>  // b.none
  405234:	mov	x0, x28
  405238:	bl	401ad0 <free@plt>
  40523c:	mov	x0, x27
  405240:	bl	407820 <__fxstatat@plt+0x5be0>
  405244:	ldp	x7, x1, [x21, #296]
  405248:	str	x0, [x26, #8]
  40524c:	ldr	w4, [x21, #256]
  405250:	mov	x28, x0
  405254:	str	x1, [sp]
  405258:	mov	w5, w25
  40525c:	mov	x3, x24
  405260:	mov	x2, x23
  405264:	add	x6, x21, #0x108
  405268:	mov	x1, x27
  40526c:	bl	403830 <__fxstatat@plt+0x1bf0>
  405270:	ldr	w0, [sp, #124]
  405274:	ldp	x29, x30, [sp, #16]
  405278:	ldp	x19, x20, [sp, #32]
  40527c:	ldp	x23, x24, [sp, #64]
  405280:	ldp	x25, x26, [sp, #80]
  405284:	str	w0, [x22]
  405288:	mov	x0, x28
  40528c:	ldp	x21, x22, [sp, #48]
  405290:	ldp	x27, x28, [sp, #96]
  405294:	add	sp, sp, #0x80
  405298:	ret
  40529c:	mov	x0, #0x0                   	// #0
  4052a0:	bl	407850 <__fxstatat@plt+0x5c10>
  4052a4:	mov	x20, x0
  4052a8:	str	x0, [x26, #600]
  4052ac:	ldp	x0, x1, [x21, #16]
  4052b0:	stp	x0, x1, [x20]
  4052b4:	b	4051b8 <__fxstatat@plt+0x3578>
  4052b8:	bl	4079e8 <__fxstatat@plt+0x5da8>
  4052bc:	bl	401a30 <abort@plt>
  4052c0:	sub	sp, sp, #0x60
  4052c4:	stp	x29, x30, [sp, #16]
  4052c8:	add	x29, sp, #0x10
  4052cc:	stp	x19, x20, [sp, #32]
  4052d0:	stp	x21, x22, [sp, #48]
  4052d4:	adrp	x21, 421000 <__fxstatat@plt+0x1f3c0>
  4052d8:	add	x20, x21, #0x258
  4052dc:	stp	x23, x24, [sp, #64]
  4052e0:	mov	x24, x0
  4052e4:	stp	x25, x26, [sp, #80]
  4052e8:	bl	401bf0 <__errno_location@plt>
  4052ec:	mov	x23, x0
  4052f0:	ldr	w0, [x20, #8]
  4052f4:	ldr	x19, [x21, #600]
  4052f8:	cmp	w0, #0x0
  4052fc:	ldr	w25, [x23]
  405300:	b.gt	405344 <__fxstatat@plt+0x3704>
  405304:	add	x0, x20, #0x10
  405308:	cmp	x19, x0
  40530c:	b.eq	4053f8 <__fxstatat@plt+0x37b8>  // b.none
  405310:	mov	x0, x19
  405314:	mov	x1, #0x10                  	// #16
  405318:	bl	407850 <__fxstatat@plt+0x5c10>
  40531c:	mov	x19, x0
  405320:	str	x0, [x21, #600]
  405324:	ldr	w0, [x20, #8]
  405328:	mov	w21, #0x1                   	// #1
  40532c:	mov	w1, #0x0                   	// #0
  405330:	sub	w2, w21, w0
  405334:	add	x0, x19, w0, sxtw #4
  405338:	sbfiz	x2, x2, #4, #32
  40533c:	bl	401980 <memset@plt>
  405340:	str	w21, [x20, #8]
  405344:	adrp	x20, 421000 <__fxstatat@plt+0x1f3c0>
  405348:	add	x20, x20, #0x320
  40534c:	ldp	x21, x22, [x19]
  405350:	add	x6, x20, #0x108
  405354:	ldp	x7, x0, [x20, #296]
  405358:	mov	x2, x24
  40535c:	ldr	w4, [x20, #256]
  405360:	mov	x3, #0xffffffffffffffff    	// #-1
  405364:	ldr	w26, [x20, #260]
  405368:	str	x0, [sp]
  40536c:	mov	x1, x21
  405370:	orr	w26, w26, #0x1
  405374:	mov	x0, x22
  405378:	mov	w5, w26
  40537c:	bl	403830 <__fxstatat@plt+0x1bf0>
  405380:	cmp	x21, x0
  405384:	b.hi	4053d4 <__fxstatat@plt+0x3794>  // b.pmore
  405388:	add	x21, x0, #0x1
  40538c:	str	x21, [x19]
  405390:	cmp	x22, x20
  405394:	b.eq	4053a0 <__fxstatat@plt+0x3760>  // b.none
  405398:	mov	x0, x22
  40539c:	bl	401ad0 <free@plt>
  4053a0:	mov	x0, x21
  4053a4:	bl	407820 <__fxstatat@plt+0x5be0>
  4053a8:	ldp	x7, x1, [x20, #296]
  4053ac:	str	x0, [x19, #8]
  4053b0:	ldr	w4, [x20, #256]
  4053b4:	mov	x22, x0
  4053b8:	str	x1, [sp]
  4053bc:	mov	w5, w26
  4053c0:	mov	x2, x24
  4053c4:	add	x6, x20, #0x108
  4053c8:	mov	x1, x21
  4053cc:	mov	x3, #0xffffffffffffffff    	// #-1
  4053d0:	bl	403830 <__fxstatat@plt+0x1bf0>
  4053d4:	mov	x0, x22
  4053d8:	ldp	x29, x30, [sp, #16]
  4053dc:	ldp	x19, x20, [sp, #32]
  4053e0:	ldp	x21, x22, [sp, #48]
  4053e4:	str	w25, [x23]
  4053e8:	ldp	x23, x24, [sp, #64]
  4053ec:	ldp	x25, x26, [sp, #80]
  4053f0:	add	sp, sp, #0x60
  4053f4:	ret
  4053f8:	mov	x1, #0x10                  	// #16
  4053fc:	mov	x0, #0x0                   	// #0
  405400:	bl	407850 <__fxstatat@plt+0x5c10>
  405404:	mov	x19, x0
  405408:	str	x0, [x21, #600]
  40540c:	ldp	x0, x1, [x20, #16]
  405410:	stp	x0, x1, [x19]
  405414:	b	405324 <__fxstatat@plt+0x36e4>
  405418:	sub	sp, sp, #0x70
  40541c:	stp	x29, x30, [sp, #16]
  405420:	add	x29, sp, #0x10
  405424:	stp	x19, x20, [sp, #32]
  405428:	stp	x21, x22, [sp, #48]
  40542c:	adrp	x21, 421000 <__fxstatat@plt+0x1f3c0>
  405430:	add	x20, x21, #0x258
  405434:	stp	x23, x24, [sp, #64]
  405438:	mov	x23, x0
  40543c:	mov	x24, x1
  405440:	stp	x25, x26, [sp, #80]
  405444:	str	x27, [sp, #96]
  405448:	bl	401bf0 <__errno_location@plt>
  40544c:	mov	x22, x0
  405450:	ldr	w0, [x20, #8]
  405454:	ldr	x19, [x21, #600]
  405458:	cmp	w0, #0x0
  40545c:	ldr	w25, [x22]
  405460:	b.gt	4054a4 <__fxstatat@plt+0x3864>
  405464:	add	x0, x20, #0x10
  405468:	cmp	x19, x0
  40546c:	b.eq	40555c <__fxstatat@plt+0x391c>  // b.none
  405470:	mov	x0, x19
  405474:	mov	x1, #0x10                  	// #16
  405478:	bl	407850 <__fxstatat@plt+0x5c10>
  40547c:	mov	x19, x0
  405480:	str	x0, [x21, #600]
  405484:	ldr	w0, [x20, #8]
  405488:	mov	w21, #0x1                   	// #1
  40548c:	mov	w1, #0x0                   	// #0
  405490:	sub	w2, w21, w0
  405494:	add	x0, x19, w0, sxtw #4
  405498:	sbfiz	x2, x2, #4, #32
  40549c:	bl	401980 <memset@plt>
  4054a0:	str	w21, [x20, #8]
  4054a4:	adrp	x20, 421000 <__fxstatat@plt+0x1f3c0>
  4054a8:	add	x20, x20, #0x320
  4054ac:	ldp	x21, x26, [x19]
  4054b0:	add	x6, x20, #0x108
  4054b4:	ldp	x7, x0, [x20, #296]
  4054b8:	mov	x3, x24
  4054bc:	ldr	w4, [x20, #256]
  4054c0:	mov	x2, x23
  4054c4:	ldr	w27, [x20, #260]
  4054c8:	str	x0, [sp]
  4054cc:	mov	x1, x21
  4054d0:	orr	w27, w27, #0x1
  4054d4:	mov	x0, x26
  4054d8:	mov	w5, w27
  4054dc:	bl	403830 <__fxstatat@plt+0x1bf0>
  4054e0:	cmp	x21, x0
  4054e4:	b.hi	405534 <__fxstatat@plt+0x38f4>  // b.pmore
  4054e8:	add	x21, x0, #0x1
  4054ec:	str	x21, [x19]
  4054f0:	cmp	x26, x20
  4054f4:	b.eq	405500 <__fxstatat@plt+0x38c0>  // b.none
  4054f8:	mov	x0, x26
  4054fc:	bl	401ad0 <free@plt>
  405500:	mov	x0, x21
  405504:	bl	407820 <__fxstatat@plt+0x5be0>
  405508:	ldp	x7, x1, [x20, #296]
  40550c:	str	x0, [x19, #8]
  405510:	ldr	w4, [x20, #256]
  405514:	mov	x26, x0
  405518:	str	x1, [sp]
  40551c:	mov	w5, w27
  405520:	mov	x3, x24
  405524:	mov	x2, x23
  405528:	add	x6, x20, #0x108
  40552c:	mov	x1, x21
  405530:	bl	403830 <__fxstatat@plt+0x1bf0>
  405534:	mov	x0, x26
  405538:	ldp	x29, x30, [sp, #16]
  40553c:	ldp	x19, x20, [sp, #32]
  405540:	ldp	x23, x24, [sp, #64]
  405544:	ldr	x27, [sp, #96]
  405548:	str	w25, [x22]
  40554c:	ldp	x21, x22, [sp, #48]
  405550:	ldp	x25, x26, [sp, #80]
  405554:	add	sp, sp, #0x70
  405558:	ret
  40555c:	mov	x1, #0x10                  	// #16
  405560:	mov	x0, #0x0                   	// #0
  405564:	bl	407850 <__fxstatat@plt+0x5c10>
  405568:	mov	x19, x0
  40556c:	str	x0, [x21, #600]
  405570:	ldp	x0, x1, [x20, #16]
  405574:	stp	x0, x1, [x19]
  405578:	b	405484 <__fxstatat@plt+0x3844>
  40557c:	nop
  405580:	stp	x29, x30, [sp, #-128]!
  405584:	cmp	w1, #0xa
  405588:	mov	x29, sp
  40558c:	stp	xzr, xzr, [sp, #72]
  405590:	b.eq	4055c8 <__fxstatat@plt+0x3988>  // b.none
  405594:	mov	w3, w1
  405598:	str	w3, [sp, #72]
  40559c:	mov	x1, x2
  4055a0:	add	x3, sp, #0x10
  4055a4:	ldp	x4, x5, [sp, #72]
  4055a8:	mov	x2, #0xffffffffffffffff    	// #-1
  4055ac:	stp	x4, x5, [sp, #16]
  4055b0:	stp	xzr, xzr, [sp, #32]
  4055b4:	stp	xzr, xzr, [sp, #48]
  4055b8:	str	xzr, [sp, #64]
  4055bc:	bl	4049d0 <__fxstatat@plt+0x2d90>
  4055c0:	ldp	x29, x30, [sp], #128
  4055c4:	ret
  4055c8:	bl	401a30 <abort@plt>
  4055cc:	nop
  4055d0:	stp	x29, x30, [sp, #-128]!
  4055d4:	cmp	w1, #0xa
  4055d8:	mov	x29, sp
  4055dc:	stp	xzr, xzr, [sp, #72]
  4055e0:	b.eq	405618 <__fxstatat@plt+0x39d8>  // b.none
  4055e4:	mov	w4, w1
  4055e8:	str	w4, [sp, #72]
  4055ec:	mov	x1, x2
  4055f0:	mov	x2, x3
  4055f4:	ldp	x4, x5, [sp, #72]
  4055f8:	add	x3, sp, #0x10
  4055fc:	stp	x4, x5, [sp, #16]
  405600:	stp	xzr, xzr, [sp, #32]
  405604:	stp	xzr, xzr, [sp, #48]
  405608:	str	xzr, [sp, #64]
  40560c:	bl	4049d0 <__fxstatat@plt+0x2d90>
  405610:	ldp	x29, x30, [sp], #128
  405614:	ret
  405618:	bl	401a30 <abort@plt>
  40561c:	nop
  405620:	sub	sp, sp, #0xd0
  405624:	cmp	w0, #0xa
  405628:	stp	x29, x30, [sp, #16]
  40562c:	add	x29, sp, #0x10
  405630:	stp	x19, x20, [sp, #32]
  405634:	stp	x21, x22, [sp, #48]
  405638:	stp	x23, x24, [sp, #64]
  40563c:	str	x25, [sp, #80]
  405640:	stp	xzr, xzr, [sp, #152]
  405644:	stp	xzr, xzr, [sp, #168]
  405648:	stp	xzr, xzr, [sp, #184]
  40564c:	str	xzr, [sp, #200]
  405650:	b.eq	4057a4 <__fxstatat@plt+0x3b64>  // b.none
  405654:	str	w0, [sp, #152]
  405658:	mov	x23, x1
  40565c:	adrp	x21, 421000 <__fxstatat@plt+0x1f3c0>
  405660:	add	x20, x21, #0x258
  405664:	ldp	x0, x1, [sp, #152]
  405668:	stp	x0, x1, [sp, #96]
  40566c:	stp	xzr, xzr, [sp, #112]
  405670:	stp	xzr, xzr, [sp, #128]
  405674:	str	xzr, [sp, #144]
  405678:	bl	401bf0 <__errno_location@plt>
  40567c:	ldr	w1, [x20, #8]
  405680:	mov	x22, x0
  405684:	ldr	x19, [x21, #600]
  405688:	cmp	w1, #0x0
  40568c:	ldr	w25, [x0]
  405690:	b.gt	4056d4 <__fxstatat@plt+0x3a94>
  405694:	add	x0, x20, #0x10
  405698:	cmp	x19, x0
  40569c:	b.eq	405784 <__fxstatat@plt+0x3b44>  // b.none
  4056a0:	mov	x0, x19
  4056a4:	mov	x1, #0x10                  	// #16
  4056a8:	bl	407850 <__fxstatat@plt+0x5c10>
  4056ac:	mov	x19, x0
  4056b0:	str	x0, [x21, #600]
  4056b4:	ldr	w0, [x20, #8]
  4056b8:	mov	w21, #0x1                   	// #1
  4056bc:	mov	w1, #0x0                   	// #0
  4056c0:	sub	w2, w21, w0
  4056c4:	add	x0, x19, w0, sxtw #4
  4056c8:	sbfiz	x2, x2, #4, #32
  4056cc:	bl	401980 <memset@plt>
  4056d0:	str	w21, [x20, #8]
  4056d4:	ldp	x20, x21, [x19]
  4056d8:	add	x6, sp, #0x68
  4056dc:	ldp	x7, x0, [sp, #136]
  4056e0:	str	x0, [sp]
  4056e4:	ldp	w4, w24, [sp, #96]
  4056e8:	mov	x2, x23
  4056ec:	mov	x1, x20
  4056f0:	mov	x0, x21
  4056f4:	orr	w24, w24, #0x1
  4056f8:	mov	x3, #0xffffffffffffffff    	// #-1
  4056fc:	mov	w5, w24
  405700:	bl	403830 <__fxstatat@plt+0x1bf0>
  405704:	cmp	x20, x0
  405708:	b.hi	405760 <__fxstatat@plt+0x3b20>  // b.pmore
  40570c:	add	x20, x0, #0x1
  405710:	str	x20, [x19]
  405714:	adrp	x0, 421000 <__fxstatat@plt+0x1f3c0>
  405718:	add	x0, x0, #0x320
  40571c:	cmp	x21, x0
  405720:	b.eq	40572c <__fxstatat@plt+0x3aec>  // b.none
  405724:	mov	x0, x21
  405728:	bl	401ad0 <free@plt>
  40572c:	mov	x0, x20
  405730:	bl	407820 <__fxstatat@plt+0x5be0>
  405734:	ldp	x7, x1, [sp, #136]
  405738:	str	x0, [x19, #8]
  40573c:	ldr	w4, [sp, #96]
  405740:	mov	x21, x0
  405744:	str	x1, [sp]
  405748:	add	x6, sp, #0x68
  40574c:	mov	w5, w24
  405750:	mov	x2, x23
  405754:	mov	x1, x20
  405758:	mov	x3, #0xffffffffffffffff    	// #-1
  40575c:	bl	403830 <__fxstatat@plt+0x1bf0>
  405760:	ldp	x29, x30, [sp, #16]
  405764:	mov	x0, x21
  405768:	ldp	x19, x20, [sp, #32]
  40576c:	ldp	x23, x24, [sp, #64]
  405770:	str	w25, [x22]
  405774:	ldp	x21, x22, [sp, #48]
  405778:	ldr	x25, [sp, #80]
  40577c:	add	sp, sp, #0xd0
  405780:	ret
  405784:	mov	x1, #0x10                  	// #16
  405788:	mov	x0, #0x0                   	// #0
  40578c:	bl	407850 <__fxstatat@plt+0x5c10>
  405790:	mov	x19, x0
  405794:	str	x0, [x21, #600]
  405798:	ldp	x0, x1, [x20, #16]
  40579c:	stp	x0, x1, [x19]
  4057a0:	b	4056b4 <__fxstatat@plt+0x3a74>
  4057a4:	bl	401a30 <abort@plt>
  4057a8:	sub	sp, sp, #0xd0
  4057ac:	cmp	w0, #0xa
  4057b0:	stp	x29, x30, [sp, #16]
  4057b4:	add	x29, sp, #0x10
  4057b8:	stp	x19, x20, [sp, #32]
  4057bc:	stp	x21, x22, [sp, #48]
  4057c0:	stp	x23, x24, [sp, #64]
  4057c4:	stp	x25, x26, [sp, #80]
  4057c8:	stp	xzr, xzr, [sp, #152]
  4057cc:	stp	xzr, xzr, [sp, #168]
  4057d0:	stp	xzr, xzr, [sp, #184]
  4057d4:	str	xzr, [sp, #200]
  4057d8:	b.eq	405930 <__fxstatat@plt+0x3cf0>  // b.none
  4057dc:	str	w0, [sp, #152]
  4057e0:	mov	x23, x1
  4057e4:	adrp	x21, 421000 <__fxstatat@plt+0x1f3c0>
  4057e8:	add	x20, x21, #0x258
  4057ec:	ldp	x0, x1, [sp, #152]
  4057f0:	mov	x24, x2
  4057f4:	stp	x0, x1, [sp, #96]
  4057f8:	stp	xzr, xzr, [sp, #112]
  4057fc:	stp	xzr, xzr, [sp, #128]
  405800:	str	xzr, [sp, #144]
  405804:	bl	401bf0 <__errno_location@plt>
  405808:	ldr	w1, [x20, #8]
  40580c:	mov	x22, x0
  405810:	ldr	x19, [x21, #600]
  405814:	cmp	w1, #0x0
  405818:	ldr	w25, [x0]
  40581c:	b.gt	405860 <__fxstatat@plt+0x3c20>
  405820:	add	x0, x20, #0x10
  405824:	cmp	x19, x0
  405828:	b.eq	405910 <__fxstatat@plt+0x3cd0>  // b.none
  40582c:	mov	x0, x19
  405830:	mov	x1, #0x10                  	// #16
  405834:	bl	407850 <__fxstatat@plt+0x5c10>
  405838:	mov	x19, x0
  40583c:	str	x0, [x21, #600]
  405840:	ldr	w0, [x20, #8]
  405844:	mov	w21, #0x1                   	// #1
  405848:	mov	w1, #0x0                   	// #0
  40584c:	sub	w2, w21, w0
  405850:	add	x0, x19, w0, sxtw #4
  405854:	sbfiz	x2, x2, #4, #32
  405858:	bl	401980 <memset@plt>
  40585c:	str	w21, [x20, #8]
  405860:	ldp	x20, x21, [x19]
  405864:	add	x6, sp, #0x68
  405868:	ldp	x7, x0, [sp, #136]
  40586c:	str	x0, [sp]
  405870:	ldp	w4, w26, [sp, #96]
  405874:	mov	x3, x24
  405878:	mov	x2, x23
  40587c:	mov	x1, x20
  405880:	orr	w26, w26, #0x1
  405884:	mov	x0, x21
  405888:	mov	w5, w26
  40588c:	bl	403830 <__fxstatat@plt+0x1bf0>
  405890:	cmp	x20, x0
  405894:	b.hi	4058ec <__fxstatat@plt+0x3cac>  // b.pmore
  405898:	add	x20, x0, #0x1
  40589c:	str	x20, [x19]
  4058a0:	adrp	x0, 421000 <__fxstatat@plt+0x1f3c0>
  4058a4:	add	x0, x0, #0x320
  4058a8:	cmp	x21, x0
  4058ac:	b.eq	4058b8 <__fxstatat@plt+0x3c78>  // b.none
  4058b0:	mov	x0, x21
  4058b4:	bl	401ad0 <free@plt>
  4058b8:	mov	x0, x20
  4058bc:	bl	407820 <__fxstatat@plt+0x5be0>
  4058c0:	ldp	x7, x1, [sp, #136]
  4058c4:	str	x0, [x19, #8]
  4058c8:	ldr	w4, [sp, #96]
  4058cc:	mov	x21, x0
  4058d0:	str	x1, [sp]
  4058d4:	add	x6, sp, #0x68
  4058d8:	mov	w5, w26
  4058dc:	mov	x3, x24
  4058e0:	mov	x2, x23
  4058e4:	mov	x1, x20
  4058e8:	bl	403830 <__fxstatat@plt+0x1bf0>
  4058ec:	ldp	x29, x30, [sp, #16]
  4058f0:	mov	x0, x21
  4058f4:	ldp	x19, x20, [sp, #32]
  4058f8:	ldp	x23, x24, [sp, #64]
  4058fc:	str	w25, [x22]
  405900:	ldp	x21, x22, [sp, #48]
  405904:	ldp	x25, x26, [sp, #80]
  405908:	add	sp, sp, #0xd0
  40590c:	ret
  405910:	mov	x1, #0x10                  	// #16
  405914:	mov	x0, #0x0                   	// #0
  405918:	bl	407850 <__fxstatat@plt+0x5c10>
  40591c:	mov	x19, x0
  405920:	str	x0, [x21, #600]
  405924:	ldp	x0, x1, [x20, #16]
  405928:	stp	x0, x1, [x19]
  40592c:	b	405840 <__fxstatat@plt+0x3c00>
  405930:	bl	401a30 <abort@plt>
  405934:	nop
  405938:	sub	sp, sp, #0xb0
  40593c:	ubfx	x6, x2, #5, #3
  405940:	add	x5, sp, #0x80
  405944:	and	w2, w2, #0x1f
  405948:	stp	x29, x30, [sp, #16]
  40594c:	add	x29, sp, #0x10
  405950:	stp	x19, x20, [sp, #32]
  405954:	adrp	x20, 421000 <__fxstatat@plt+0x1f3c0>
  405958:	add	x20, x20, #0x320
  40595c:	stp	x21, x22, [sp, #48]
  405960:	mov	x22, x1
  405964:	mov	x21, x0
  405968:	ldp	x8, x9, [x20, #256]
  40596c:	stp	x8, x9, [sp, #120]
  405970:	ldp	x8, x9, [x20, #272]
  405974:	stp	x8, x9, [sp, #136]
  405978:	ldp	x8, x9, [x20, #288]
  40597c:	stp	x8, x9, [sp, #152]
  405980:	ldr	x3, [x20, #304]
  405984:	str	x3, [sp, #168]
  405988:	stp	x23, x24, [sp, #64]
  40598c:	adrp	x24, 421000 <__fxstatat@plt+0x1f3c0>
  405990:	ldr	w4, [x5, x6, lsl #2]
  405994:	stp	x25, x26, [sp, #80]
  405998:	add	x23, x24, #0x258
  40599c:	lsr	w3, w4, w2
  4059a0:	mvn	w3, w3
  4059a4:	and	w3, w3, #0x1
  4059a8:	str	x27, [sp, #96]
  4059ac:	lsl	w3, w3, w2
  4059b0:	eor	w3, w3, w4
  4059b4:	str	w3, [x5, x6, lsl #2]
  4059b8:	bl	401bf0 <__errno_location@plt>
  4059bc:	ldr	w26, [x0]
  4059c0:	ldr	w1, [x23, #8]
  4059c4:	mov	x25, x0
  4059c8:	ldr	x19, [x24, #600]
  4059cc:	cmp	w1, #0x0
  4059d0:	b.gt	405a14 <__fxstatat@plt+0x3dd4>
  4059d4:	add	x0, x23, #0x10
  4059d8:	cmp	x19, x0
  4059dc:	b.eq	405ac0 <__fxstatat@plt+0x3e80>  // b.none
  4059e0:	mov	x0, x19
  4059e4:	mov	x1, #0x10                  	// #16
  4059e8:	bl	407850 <__fxstatat@plt+0x5c10>
  4059ec:	mov	x19, x0
  4059f0:	str	x0, [x24, #600]
  4059f4:	ldr	w0, [x23, #8]
  4059f8:	mov	w24, #0x1                   	// #1
  4059fc:	mov	w1, #0x0                   	// #0
  405a00:	sub	w2, w24, w0
  405a04:	add	x0, x19, w0, sxtw #4
  405a08:	sbfiz	x2, x2, #4, #32
  405a0c:	bl	401980 <memset@plt>
  405a10:	str	w24, [x23, #8]
  405a14:	ldp	x23, x24, [x19]
  405a18:	add	x6, sp, #0x80
  405a1c:	ldp	x7, x0, [sp, #160]
  405a20:	str	x0, [sp]
  405a24:	ldp	w4, w27, [sp, #120]
  405a28:	mov	x3, x22
  405a2c:	mov	x2, x21
  405a30:	mov	x1, x23
  405a34:	orr	w27, w27, #0x1
  405a38:	mov	x0, x24
  405a3c:	mov	w5, w27
  405a40:	bl	403830 <__fxstatat@plt+0x1bf0>
  405a44:	cmp	x23, x0
  405a48:	b.hi	405a98 <__fxstatat@plt+0x3e58>  // b.pmore
  405a4c:	add	x23, x0, #0x1
  405a50:	str	x23, [x19]
  405a54:	cmp	x24, x20
  405a58:	b.eq	405a64 <__fxstatat@plt+0x3e24>  // b.none
  405a5c:	mov	x0, x24
  405a60:	bl	401ad0 <free@plt>
  405a64:	mov	x0, x23
  405a68:	bl	407820 <__fxstatat@plt+0x5be0>
  405a6c:	ldp	x7, x1, [sp, #160]
  405a70:	str	x0, [x19, #8]
  405a74:	ldr	w4, [sp, #120]
  405a78:	mov	x24, x0
  405a7c:	str	x1, [sp]
  405a80:	add	x6, sp, #0x80
  405a84:	mov	w5, w27
  405a88:	mov	x3, x22
  405a8c:	mov	x2, x21
  405a90:	mov	x1, x23
  405a94:	bl	403830 <__fxstatat@plt+0x1bf0>
  405a98:	mov	x0, x24
  405a9c:	ldp	x29, x30, [sp, #16]
  405aa0:	ldp	x19, x20, [sp, #32]
  405aa4:	ldp	x21, x22, [sp, #48]
  405aa8:	ldp	x23, x24, [sp, #64]
  405aac:	ldr	x27, [sp, #96]
  405ab0:	str	w26, [x25]
  405ab4:	ldp	x25, x26, [sp, #80]
  405ab8:	add	sp, sp, #0xb0
  405abc:	ret
  405ac0:	mov	x1, #0x10                  	// #16
  405ac4:	mov	x0, #0x0                   	// #0
  405ac8:	bl	407850 <__fxstatat@plt+0x5c10>
  405acc:	mov	x19, x0
  405ad0:	str	x0, [x24, #600]
  405ad4:	ldp	x0, x1, [x23, #16]
  405ad8:	stp	x0, x1, [x19]
  405adc:	b	4059f4 <__fxstatat@plt+0x3db4>
  405ae0:	sub	sp, sp, #0xa0
  405ae4:	ubfx	x5, x1, #5, #3
  405ae8:	add	x4, sp, #0x70
  405aec:	and	w1, w1, #0x1f
  405af0:	stp	x29, x30, [sp, #16]
  405af4:	add	x29, sp, #0x10
  405af8:	stp	x21, x22, [sp, #48]
  405afc:	adrp	x21, 421000 <__fxstatat@plt+0x1f3c0>
  405b00:	add	x21, x21, #0x320
  405b04:	mov	x22, x0
  405b08:	stp	x19, x20, [sp, #32]
  405b0c:	ldp	x6, x7, [x21, #256]
  405b10:	stp	x6, x7, [sp, #104]
  405b14:	ldp	x6, x7, [x21, #272]
  405b18:	stp	x6, x7, [sp, #120]
  405b1c:	ldp	x6, x7, [x21, #288]
  405b20:	stp	x6, x7, [sp, #136]
  405b24:	ldr	x2, [x21, #304]
  405b28:	str	x2, [sp, #152]
  405b2c:	stp	x23, x24, [sp, #64]
  405b30:	adrp	x23, 421000 <__fxstatat@plt+0x1f3c0>
  405b34:	ldr	w0, [x4, x5, lsl #2]
  405b38:	stp	x25, x26, [sp, #80]
  405b3c:	add	x20, x23, #0x258
  405b40:	lsr	w2, w0, w1
  405b44:	mvn	w2, w2
  405b48:	and	w2, w2, #0x1
  405b4c:	lsl	w2, w2, w1
  405b50:	eor	w2, w2, w0
  405b54:	str	w2, [x4, x5, lsl #2]
  405b58:	bl	401bf0 <__errno_location@plt>
  405b5c:	ldr	w25, [x0]
  405b60:	ldr	w1, [x20, #8]
  405b64:	mov	x24, x0
  405b68:	ldr	x19, [x23, #600]
  405b6c:	cmp	w1, #0x0
  405b70:	b.gt	405bb4 <__fxstatat@plt+0x3f74>
  405b74:	add	x0, x20, #0x10
  405b78:	cmp	x19, x0
  405b7c:	b.eq	405c5c <__fxstatat@plt+0x401c>  // b.none
  405b80:	mov	x0, x19
  405b84:	mov	x1, #0x10                  	// #16
  405b88:	bl	407850 <__fxstatat@plt+0x5c10>
  405b8c:	mov	x19, x0
  405b90:	str	x0, [x23, #600]
  405b94:	ldr	w0, [x20, #8]
  405b98:	mov	w23, #0x1                   	// #1
  405b9c:	mov	w1, #0x0                   	// #0
  405ba0:	sub	w2, w23, w0
  405ba4:	add	x0, x19, w0, sxtw #4
  405ba8:	sbfiz	x2, x2, #4, #32
  405bac:	bl	401980 <memset@plt>
  405bb0:	str	w23, [x20, #8]
  405bb4:	ldp	x20, x23, [x19]
  405bb8:	add	x6, sp, #0x70
  405bbc:	ldp	x7, x0, [sp, #144]
  405bc0:	str	x0, [sp]
  405bc4:	ldp	w4, w26, [sp, #104]
  405bc8:	mov	x2, x22
  405bcc:	mov	x1, x20
  405bd0:	mov	x0, x23
  405bd4:	orr	w26, w26, #0x1
  405bd8:	mov	x3, #0xffffffffffffffff    	// #-1
  405bdc:	mov	w5, w26
  405be0:	bl	403830 <__fxstatat@plt+0x1bf0>
  405be4:	cmp	x20, x0
  405be8:	b.hi	405c38 <__fxstatat@plt+0x3ff8>  // b.pmore
  405bec:	add	x20, x0, #0x1
  405bf0:	str	x20, [x19]
  405bf4:	cmp	x23, x21
  405bf8:	b.eq	405c04 <__fxstatat@plt+0x3fc4>  // b.none
  405bfc:	mov	x0, x23
  405c00:	bl	401ad0 <free@plt>
  405c04:	mov	x0, x20
  405c08:	bl	407820 <__fxstatat@plt+0x5be0>
  405c0c:	ldp	x7, x1, [sp, #144]
  405c10:	str	x0, [x19, #8]
  405c14:	ldr	w4, [sp, #104]
  405c18:	mov	x23, x0
  405c1c:	str	x1, [sp]
  405c20:	add	x6, sp, #0x70
  405c24:	mov	w5, w26
  405c28:	mov	x2, x22
  405c2c:	mov	x1, x20
  405c30:	mov	x3, #0xffffffffffffffff    	// #-1
  405c34:	bl	403830 <__fxstatat@plt+0x1bf0>
  405c38:	ldp	x29, x30, [sp, #16]
  405c3c:	mov	x0, x23
  405c40:	ldp	x19, x20, [sp, #32]
  405c44:	ldp	x21, x22, [sp, #48]
  405c48:	str	w25, [x24]
  405c4c:	ldp	x23, x24, [sp, #64]
  405c50:	ldp	x25, x26, [sp, #80]
  405c54:	add	sp, sp, #0xa0
  405c58:	ret
  405c5c:	mov	x1, #0x10                  	// #16
  405c60:	mov	x0, #0x0                   	// #0
  405c64:	bl	407850 <__fxstatat@plt+0x5c10>
  405c68:	mov	x19, x0
  405c6c:	str	x0, [x23, #600]
  405c70:	ldp	x0, x1, [x20, #16]
  405c74:	stp	x0, x1, [x19]
  405c78:	b	405b94 <__fxstatat@plt+0x3f54>
  405c7c:	nop
  405c80:	sub	sp, sp, #0xa0
  405c84:	stp	x29, x30, [sp, #16]
  405c88:	add	x29, sp, #0x10
  405c8c:	stp	x23, x24, [sp, #64]
  405c90:	adrp	x23, 421000 <__fxstatat@plt+0x1f3c0>
  405c94:	add	x23, x23, #0x320
  405c98:	stp	x21, x22, [sp, #48]
  405c9c:	mov	x22, x0
  405ca0:	adrp	x21, 421000 <__fxstatat@plt+0x1f3c0>
  405ca4:	ldp	x4, x5, [x23, #256]
  405ca8:	stp	x4, x5, [sp, #104]
  405cac:	ldr	w0, [sp, #116]
  405cb0:	ldp	x4, x5, [x23, #272]
  405cb4:	stp	x4, x5, [sp, #120]
  405cb8:	mvn	w1, w0, lsr #26
  405cbc:	ldp	x4, x5, [x23, #288]
  405cc0:	ubfiz	w1, w1, #26, #1
  405cc4:	ldr	x2, [x23, #304]
  405cc8:	eor	w1, w1, w0
  405ccc:	stp	x19, x20, [sp, #32]
  405cd0:	add	x20, x21, #0x258
  405cd4:	stp	x25, x26, [sp, #80]
  405cd8:	str	w1, [sp, #116]
  405cdc:	stp	x4, x5, [sp, #136]
  405ce0:	str	x2, [sp, #152]
  405ce4:	bl	401bf0 <__errno_location@plt>
  405ce8:	ldr	w1, [x20, #8]
  405cec:	mov	x24, x0
  405cf0:	ldr	x19, [x21, #600]
  405cf4:	cmp	w1, #0x0
  405cf8:	ldr	w25, [x0]
  405cfc:	b.gt	405d40 <__fxstatat@plt+0x4100>
  405d00:	add	x0, x20, #0x10
  405d04:	cmp	x19, x0
  405d08:	b.eq	405de8 <__fxstatat@plt+0x41a8>  // b.none
  405d0c:	mov	x0, x19
  405d10:	mov	x1, #0x10                  	// #16
  405d14:	bl	407850 <__fxstatat@plt+0x5c10>
  405d18:	mov	x19, x0
  405d1c:	str	x0, [x21, #600]
  405d20:	ldr	w0, [x20, #8]
  405d24:	mov	w21, #0x1                   	// #1
  405d28:	mov	w1, #0x0                   	// #0
  405d2c:	sub	w2, w21, w0
  405d30:	add	x0, x19, w0, sxtw #4
  405d34:	sbfiz	x2, x2, #4, #32
  405d38:	bl	401980 <memset@plt>
  405d3c:	str	w21, [x20, #8]
  405d40:	ldp	x20, x21, [x19]
  405d44:	add	x6, sp, #0x70
  405d48:	ldp	x7, x0, [sp, #144]
  405d4c:	str	x0, [sp]
  405d50:	ldp	w4, w26, [sp, #104]
  405d54:	mov	x2, x22
  405d58:	mov	x1, x20
  405d5c:	mov	x0, x21
  405d60:	orr	w26, w26, #0x1
  405d64:	mov	x3, #0xffffffffffffffff    	// #-1
  405d68:	mov	w5, w26
  405d6c:	bl	403830 <__fxstatat@plt+0x1bf0>
  405d70:	cmp	x20, x0
  405d74:	b.hi	405dc4 <__fxstatat@plt+0x4184>  // b.pmore
  405d78:	add	x20, x0, #0x1
  405d7c:	str	x20, [x19]
  405d80:	cmp	x21, x23
  405d84:	b.eq	405d90 <__fxstatat@plt+0x4150>  // b.none
  405d88:	mov	x0, x21
  405d8c:	bl	401ad0 <free@plt>
  405d90:	mov	x0, x20
  405d94:	bl	407820 <__fxstatat@plt+0x5be0>
  405d98:	ldp	x7, x1, [sp, #144]
  405d9c:	str	x0, [x19, #8]
  405da0:	ldr	w4, [sp, #104]
  405da4:	mov	x21, x0
  405da8:	str	x1, [sp]
  405dac:	add	x6, sp, #0x70
  405db0:	mov	w5, w26
  405db4:	mov	x2, x22
  405db8:	mov	x1, x20
  405dbc:	mov	x3, #0xffffffffffffffff    	// #-1
  405dc0:	bl	403830 <__fxstatat@plt+0x1bf0>
  405dc4:	mov	x0, x21
  405dc8:	ldp	x29, x30, [sp, #16]
  405dcc:	ldp	x19, x20, [sp, #32]
  405dd0:	ldp	x21, x22, [sp, #48]
  405dd4:	str	w25, [x24]
  405dd8:	ldp	x23, x24, [sp, #64]
  405ddc:	ldp	x25, x26, [sp, #80]
  405de0:	add	sp, sp, #0xa0
  405de4:	ret
  405de8:	mov	x1, #0x10                  	// #16
  405dec:	mov	x0, #0x0                   	// #0
  405df0:	bl	407850 <__fxstatat@plt+0x5c10>
  405df4:	mov	x19, x0
  405df8:	str	x0, [x21, #600]
  405dfc:	ldp	x0, x1, [x20, #16]
  405e00:	stp	x0, x1, [x19]
  405e04:	b	405d20 <__fxstatat@plt+0x40e0>
  405e08:	sub	sp, sp, #0xb0
  405e0c:	stp	x29, x30, [sp, #16]
  405e10:	add	x29, sp, #0x10
  405e14:	stp	x21, x22, [sp, #48]
  405e18:	adrp	x21, 421000 <__fxstatat@plt+0x1f3c0>
  405e1c:	add	x21, x21, #0x320
  405e20:	mov	x22, x0
  405e24:	stp	x19, x20, [sp, #32]
  405e28:	ldp	x4, x5, [x21, #256]
  405e2c:	stp	x4, x5, [sp, #120]
  405e30:	ldr	w4, [sp, #132]
  405e34:	ldp	x6, x7, [x21, #272]
  405e38:	stp	x6, x7, [sp, #136]
  405e3c:	mvn	w2, w4, lsr #26
  405e40:	ldp	x6, x7, [x21, #288]
  405e44:	ubfiz	w2, w2, #26, #1
  405e48:	ldr	x0, [x21, #304]
  405e4c:	eor	w2, w2, w4
  405e50:	stp	x23, x24, [sp, #64]
  405e54:	adrp	x24, 421000 <__fxstatat@plt+0x1f3c0>
  405e58:	add	x20, x24, #0x258
  405e5c:	mov	x23, x1
  405e60:	stp	x25, x26, [sp, #80]
  405e64:	str	x27, [sp, #96]
  405e68:	str	w2, [sp, #132]
  405e6c:	stp	x6, x7, [sp, #152]
  405e70:	str	x0, [sp, #168]
  405e74:	bl	401bf0 <__errno_location@plt>
  405e78:	ldr	w1, [x20, #8]
  405e7c:	mov	x25, x0
  405e80:	ldr	x19, [x24, #600]
  405e84:	cmp	w1, #0x0
  405e88:	ldr	w26, [x0]
  405e8c:	b.gt	405ed0 <__fxstatat@plt+0x4290>
  405e90:	add	x0, x20, #0x10
  405e94:	cmp	x19, x0
  405e98:	b.eq	405f7c <__fxstatat@plt+0x433c>  // b.none
  405e9c:	mov	x0, x19
  405ea0:	mov	x1, #0x10                  	// #16
  405ea4:	bl	407850 <__fxstatat@plt+0x5c10>
  405ea8:	mov	x19, x0
  405eac:	str	x0, [x24, #600]
  405eb0:	ldr	w0, [x20, #8]
  405eb4:	mov	w24, #0x1                   	// #1
  405eb8:	mov	w1, #0x0                   	// #0
  405ebc:	sub	w2, w24, w0
  405ec0:	add	x0, x19, w0, sxtw #4
  405ec4:	sbfiz	x2, x2, #4, #32
  405ec8:	bl	401980 <memset@plt>
  405ecc:	str	w24, [x20, #8]
  405ed0:	ldp	x20, x24, [x19]
  405ed4:	add	x6, sp, #0x80
  405ed8:	ldp	x7, x0, [sp, #160]
  405edc:	str	x0, [sp]
  405ee0:	ldp	w4, w27, [sp, #120]
  405ee4:	mov	x3, x23
  405ee8:	mov	x2, x22
  405eec:	mov	x1, x20
  405ef0:	orr	w27, w27, #0x1
  405ef4:	mov	x0, x24
  405ef8:	mov	w5, w27
  405efc:	bl	403830 <__fxstatat@plt+0x1bf0>
  405f00:	cmp	x20, x0
  405f04:	b.hi	405f54 <__fxstatat@plt+0x4314>  // b.pmore
  405f08:	add	x20, x0, #0x1
  405f0c:	str	x20, [x19]
  405f10:	cmp	x24, x21
  405f14:	b.eq	405f20 <__fxstatat@plt+0x42e0>  // b.none
  405f18:	mov	x0, x24
  405f1c:	bl	401ad0 <free@plt>
  405f20:	mov	x0, x20
  405f24:	bl	407820 <__fxstatat@plt+0x5be0>
  405f28:	ldp	x7, x1, [sp, #160]
  405f2c:	str	x0, [x19, #8]
  405f30:	ldr	w4, [sp, #120]
  405f34:	mov	x24, x0
  405f38:	str	x1, [sp]
  405f3c:	add	x6, sp, #0x80
  405f40:	mov	w5, w27
  405f44:	mov	x3, x23
  405f48:	mov	x2, x22
  405f4c:	mov	x1, x20
  405f50:	bl	403830 <__fxstatat@plt+0x1bf0>
  405f54:	mov	x0, x24
  405f58:	ldp	x29, x30, [sp, #16]
  405f5c:	ldp	x19, x20, [sp, #32]
  405f60:	ldp	x21, x22, [sp, #48]
  405f64:	ldp	x23, x24, [sp, #64]
  405f68:	ldr	x27, [sp, #96]
  405f6c:	str	w26, [x25]
  405f70:	ldp	x25, x26, [sp, #80]
  405f74:	add	sp, sp, #0xb0
  405f78:	ret
  405f7c:	mov	x1, #0x10                  	// #16
  405f80:	mov	x0, #0x0                   	// #0
  405f84:	bl	407850 <__fxstatat@plt+0x5c10>
  405f88:	mov	x19, x0
  405f8c:	str	x0, [x24, #600]
  405f90:	ldp	x0, x1, [x20, #16]
  405f94:	stp	x0, x1, [x19]
  405f98:	b	405eb0 <__fxstatat@plt+0x4270>
  405f9c:	nop
  405fa0:	stp	x29, x30, [sp, #-128]!
  405fa4:	cmp	w1, #0xa
  405fa8:	mov	x29, sp
  405fac:	stp	xzr, xzr, [sp, #16]
  405fb0:	stp	xzr, xzr, [sp, #32]
  405fb4:	stp	xzr, xzr, [sp, #48]
  405fb8:	str	xzr, [sp, #64]
  405fbc:	b.eq	405fe8 <__fxstatat@plt+0x43a8>  // b.none
  405fc0:	mov	w4, w1
  405fc4:	mov	w5, #0x4000000             	// #67108864
  405fc8:	mov	x1, x2
  405fcc:	add	x3, sp, #0x10
  405fd0:	mov	x2, #0xffffffffffffffff    	// #-1
  405fd4:	str	w4, [sp, #16]
  405fd8:	str	w5, [sp, #28]
  405fdc:	bl	4049d0 <__fxstatat@plt+0x2d90>
  405fe0:	ldp	x29, x30, [sp], #128
  405fe4:	ret
  405fe8:	bl	401a30 <abort@plt>
  405fec:	nop
  405ff0:	adrp	x4, 421000 <__fxstatat@plt+0x1f3c0>
  405ff4:	add	x4, x4, #0x320
  405ff8:	stp	x29, x30, [sp, #-80]!
  405ffc:	mov	x5, x1
  406000:	mov	w1, #0xa                   	// #10
  406004:	mov	x29, sp
  406008:	ldp	x8, x9, [x4, #256]
  40600c:	stp	x8, x9, [sp, #24]
  406010:	cmp	x5, #0x0
  406014:	str	w1, [sp, #24]
  406018:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  40601c:	ldp	x10, x11, [x4, #272]
  406020:	stp	x10, x11, [sp, #40]
  406024:	ldp	x8, x9, [x4, #288]
  406028:	stp	x8, x9, [sp, #56]
  40602c:	ldr	x1, [x4, #304]
  406030:	str	x1, [sp, #72]
  406034:	b.eq	406058 <__fxstatat@plt+0x4418>  // b.none
  406038:	mov	x4, x2
  40603c:	mov	x1, x3
  406040:	mov	x2, #0xffffffffffffffff    	// #-1
  406044:	add	x3, sp, #0x18
  406048:	stp	x5, x4, [sp, #64]
  40604c:	bl	4049d0 <__fxstatat@plt+0x2d90>
  406050:	ldp	x29, x30, [sp], #80
  406054:	ret
  406058:	bl	401a30 <abort@plt>
  40605c:	nop
  406060:	adrp	x5, 421000 <__fxstatat@plt+0x1f3c0>
  406064:	add	x5, x5, #0x320
  406068:	stp	x29, x30, [sp, #-80]!
  40606c:	mov	x6, x1
  406070:	mov	w1, #0xa                   	// #10
  406074:	mov	x29, sp
  406078:	ldp	x8, x9, [x5, #256]
  40607c:	stp	x8, x9, [sp, #24]
  406080:	cmp	x6, #0x0
  406084:	str	w1, [sp, #24]
  406088:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  40608c:	ldp	x10, x11, [x5, #272]
  406090:	stp	x10, x11, [sp, #40]
  406094:	ldp	x8, x9, [x5, #288]
  406098:	stp	x8, x9, [sp, #56]
  40609c:	ldr	x1, [x5, #304]
  4060a0:	str	x1, [sp, #72]
  4060a4:	b.eq	4060c8 <__fxstatat@plt+0x4488>  // b.none
  4060a8:	mov	x5, x2
  4060ac:	mov	x1, x3
  4060b0:	mov	x2, x4
  4060b4:	add	x3, sp, #0x18
  4060b8:	stp	x6, x5, [sp, #64]
  4060bc:	bl	4049d0 <__fxstatat@plt+0x2d90>
  4060c0:	ldp	x29, x30, [sp], #80
  4060c4:	ret
  4060c8:	bl	401a30 <abort@plt>
  4060cc:	nop
  4060d0:	sub	sp, sp, #0xb0
  4060d4:	cmp	x0, #0x0
  4060d8:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  4060dc:	stp	x29, x30, [sp, #16]
  4060e0:	add	x29, sp, #0x10
  4060e4:	stp	x21, x22, [sp, #48]
  4060e8:	adrp	x22, 421000 <__fxstatat@plt+0x1f3c0>
  4060ec:	add	x22, x22, #0x320
  4060f0:	mov	x21, x0
  4060f4:	stp	x19, x20, [sp, #32]
  4060f8:	mov	w19, #0xa                   	// #10
  4060fc:	ldp	x4, x5, [x22, #256]
  406100:	stp	x4, x5, [sp, #120]
  406104:	ldp	x4, x5, [x22, #272]
  406108:	stp	x23, x24, [sp, #64]
  40610c:	ldp	x6, x7, [x22, #288]
  406110:	stp	x25, x26, [sp, #80]
  406114:	ldr	x0, [x22, #304]
  406118:	str	x27, [sp, #96]
  40611c:	str	w19, [sp, #120]
  406120:	stp	x4, x5, [sp, #136]
  406124:	stp	x6, x7, [sp, #152]
  406128:	str	x0, [sp, #168]
  40612c:	b.eq	40627c <__fxstatat@plt+0x463c>  // b.none
  406130:	adrp	x27, 421000 <__fxstatat@plt+0x1f3c0>
  406134:	add	x26, x27, #0x258
  406138:	mov	x20, x1
  40613c:	mov	x24, x2
  406140:	stp	x21, x1, [sp, #160]
  406144:	bl	401bf0 <__errno_location@plt>
  406148:	ldr	w1, [x26, #8]
  40614c:	mov	w4, w19
  406150:	ldr	w25, [x0]
  406154:	ldr	x19, [x27, #600]
  406158:	mov	x23, x0
  40615c:	cmp	w1, #0x0
  406160:	b.gt	4061b0 <__fxstatat@plt+0x4570>
  406164:	add	x0, x26, #0x10
  406168:	cmp	x19, x0
  40616c:	b.eq	40625c <__fxstatat@plt+0x461c>  // b.none
  406170:	mov	x0, x19
  406174:	mov	x1, #0x10                  	// #16
  406178:	bl	407850 <__fxstatat@plt+0x5c10>
  40617c:	mov	x19, x0
  406180:	str	x0, [x27, #600]
  406184:	ldr	w0, [x26, #8]
  406188:	mov	w20, #0x1                   	// #1
  40618c:	mov	w1, #0x0                   	// #0
  406190:	sub	w2, w20, w0
  406194:	add	x0, x19, w0, sxtw #4
  406198:	sbfiz	x2, x2, #4, #32
  40619c:	bl	401980 <memset@plt>
  4061a0:	ldr	w4, [sp, #120]
  4061a4:	str	w20, [x26, #8]
  4061a8:	ldr	x21, [sp, #160]
  4061ac:	ldr	x20, [sp, #168]
  4061b0:	mov	x7, x21
  4061b4:	ldp	x27, x21, [x19]
  4061b8:	str	x20, [sp]
  4061bc:	ldr	w26, [sp, #124]
  4061c0:	add	x6, sp, #0x80
  4061c4:	mov	x2, x24
  4061c8:	mov	x3, #0xffffffffffffffff    	// #-1
  4061cc:	orr	w26, w26, #0x1
  4061d0:	mov	w5, w26
  4061d4:	mov	x1, x27
  4061d8:	mov	x0, x21
  4061dc:	bl	403830 <__fxstatat@plt+0x1bf0>
  4061e0:	cmp	x27, x0
  4061e4:	b.hi	406234 <__fxstatat@plt+0x45f4>  // b.pmore
  4061e8:	add	x20, x0, #0x1
  4061ec:	str	x20, [x19]
  4061f0:	cmp	x21, x22
  4061f4:	b.eq	406200 <__fxstatat@plt+0x45c0>  // b.none
  4061f8:	mov	x0, x21
  4061fc:	bl	401ad0 <free@plt>
  406200:	mov	x0, x20
  406204:	bl	407820 <__fxstatat@plt+0x5be0>
  406208:	ldp	x7, x1, [sp, #160]
  40620c:	str	x0, [x19, #8]
  406210:	ldr	w4, [sp, #120]
  406214:	mov	x21, x0
  406218:	str	x1, [sp]
  40621c:	add	x6, sp, #0x80
  406220:	mov	w5, w26
  406224:	mov	x2, x24
  406228:	mov	x1, x20
  40622c:	mov	x3, #0xffffffffffffffff    	// #-1
  406230:	bl	403830 <__fxstatat@plt+0x1bf0>
  406234:	mov	x0, x21
  406238:	ldp	x29, x30, [sp, #16]
  40623c:	ldp	x19, x20, [sp, #32]
  406240:	ldp	x21, x22, [sp, #48]
  406244:	ldr	x27, [sp, #96]
  406248:	str	w25, [x23]
  40624c:	ldp	x23, x24, [sp, #64]
  406250:	ldp	x25, x26, [sp, #80]
  406254:	add	sp, sp, #0xb0
  406258:	ret
  40625c:	mov	x1, #0x10                  	// #16
  406260:	mov	x0, #0x0                   	// #0
  406264:	bl	407850 <__fxstatat@plt+0x5c10>
  406268:	mov	x19, x0
  40626c:	str	x0, [x27, #600]
  406270:	ldp	x0, x1, [x26, #16]
  406274:	stp	x0, x1, [x19]
  406278:	b	406184 <__fxstatat@plt+0x4544>
  40627c:	bl	401a30 <abort@plt>
  406280:	sub	sp, sp, #0xb0
  406284:	cmp	x0, #0x0
  406288:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  40628c:	stp	x29, x30, [sp, #16]
  406290:	add	x29, sp, #0x10
  406294:	stp	x21, x22, [sp, #48]
  406298:	adrp	x22, 421000 <__fxstatat@plt+0x1f3c0>
  40629c:	add	x22, x22, #0x320
  4062a0:	mov	x21, x0
  4062a4:	stp	x19, x20, [sp, #32]
  4062a8:	mov	w19, #0xa                   	// #10
  4062ac:	ldp	x6, x7, [x22, #256]
  4062b0:	stp	x6, x7, [sp, #120]
  4062b4:	add	x4, x22, #0x100
  4062b8:	ldp	x6, x7, [x4, #16]
  4062bc:	stp	x23, x24, [sp, #64]
  4062c0:	ldp	x8, x9, [x4, #32]
  4062c4:	stp	x25, x26, [sp, #80]
  4062c8:	ldr	x0, [x4, #48]
  4062cc:	stp	x27, x28, [sp, #96]
  4062d0:	str	w19, [sp, #120]
  4062d4:	stp	x6, x7, [sp, #136]
  4062d8:	stp	x8, x9, [sp, #152]
  4062dc:	str	x0, [sp, #168]
  4062e0:	b.eq	406434 <__fxstatat@plt+0x47f4>  // b.none
  4062e4:	adrp	x28, 421000 <__fxstatat@plt+0x1f3c0>
  4062e8:	add	x27, x28, #0x258
  4062ec:	mov	x20, x1
  4062f0:	mov	x24, x2
  4062f4:	mov	x25, x3
  4062f8:	stp	x21, x1, [sp, #160]
  4062fc:	bl	401bf0 <__errno_location@plt>
  406300:	ldr	w1, [x27, #8]
  406304:	mov	w4, w19
  406308:	ldr	w26, [x0]
  40630c:	mov	x23, x0
  406310:	ldr	x19, [x28, #600]
  406314:	cmp	w1, #0x0
  406318:	b.gt	406368 <__fxstatat@plt+0x4728>
  40631c:	add	x0, x27, #0x10
  406320:	cmp	x19, x0
  406324:	b.eq	406414 <__fxstatat@plt+0x47d4>  // b.none
  406328:	mov	x0, x19
  40632c:	mov	x1, #0x10                  	// #16
  406330:	bl	407850 <__fxstatat@plt+0x5c10>
  406334:	mov	x19, x0
  406338:	str	x0, [x28, #600]
  40633c:	ldr	w0, [x27, #8]
  406340:	mov	w20, #0x1                   	// #1
  406344:	mov	w1, #0x0                   	// #0
  406348:	sub	w2, w20, w0
  40634c:	add	x0, x19, w0, sxtw #4
  406350:	sbfiz	x2, x2, #4, #32
  406354:	bl	401980 <memset@plt>
  406358:	ldr	w4, [sp, #120]
  40635c:	str	w20, [x27, #8]
  406360:	ldr	x21, [sp, #160]
  406364:	ldr	x20, [sp, #168]
  406368:	mov	x7, x21
  40636c:	ldp	x28, x21, [x19]
  406370:	str	x20, [sp]
  406374:	ldr	w27, [sp, #124]
  406378:	add	x6, sp, #0x80
  40637c:	mov	x3, x25
  406380:	mov	x2, x24
  406384:	orr	w27, w27, #0x1
  406388:	mov	w5, w27
  40638c:	mov	x1, x28
  406390:	mov	x0, x21
  406394:	bl	403830 <__fxstatat@plt+0x1bf0>
  406398:	cmp	x28, x0
  40639c:	b.hi	4063ec <__fxstatat@plt+0x47ac>  // b.pmore
  4063a0:	add	x20, x0, #0x1
  4063a4:	str	x20, [x19]
  4063a8:	cmp	x21, x22
  4063ac:	b.eq	4063b8 <__fxstatat@plt+0x4778>  // b.none
  4063b0:	mov	x0, x21
  4063b4:	bl	401ad0 <free@plt>
  4063b8:	mov	x0, x20
  4063bc:	bl	407820 <__fxstatat@plt+0x5be0>
  4063c0:	ldp	x7, x1, [sp, #160]
  4063c4:	str	x0, [x19, #8]
  4063c8:	ldr	w4, [sp, #120]
  4063cc:	mov	x21, x0
  4063d0:	str	x1, [sp]
  4063d4:	add	x6, sp, #0x80
  4063d8:	mov	w5, w27
  4063dc:	mov	x3, x25
  4063e0:	mov	x2, x24
  4063e4:	mov	x1, x20
  4063e8:	bl	403830 <__fxstatat@plt+0x1bf0>
  4063ec:	mov	x0, x21
  4063f0:	ldp	x29, x30, [sp, #16]
  4063f4:	ldp	x19, x20, [sp, #32]
  4063f8:	ldp	x21, x22, [sp, #48]
  4063fc:	ldp	x27, x28, [sp, #96]
  406400:	str	w26, [x23]
  406404:	ldp	x23, x24, [sp, #64]
  406408:	ldp	x25, x26, [sp, #80]
  40640c:	add	sp, sp, #0xb0
  406410:	ret
  406414:	mov	x1, #0x10                  	// #16
  406418:	mov	x0, #0x0                   	// #0
  40641c:	bl	407850 <__fxstatat@plt+0x5c10>
  406420:	mov	x19, x0
  406424:	str	x0, [x28, #600]
  406428:	ldp	x0, x1, [x27, #16]
  40642c:	stp	x0, x1, [x19]
  406430:	b	40633c <__fxstatat@plt+0x46fc>
  406434:	bl	401a30 <abort@plt>
  406438:	sub	sp, sp, #0x80
  40643c:	stp	x29, x30, [sp, #16]
  406440:	add	x29, sp, #0x10
  406444:	stp	x19, x20, [sp, #32]
  406448:	mov	w19, w0
  40644c:	stp	x21, x22, [sp, #48]
  406450:	stp	x23, x24, [sp, #64]
  406454:	mov	x23, x1
  406458:	mov	x24, x2
  40645c:	stp	x25, x26, [sp, #80]
  406460:	adrp	x26, 421000 <__fxstatat@plt+0x1f3c0>
  406464:	stp	x27, x28, [sp, #96]
  406468:	bl	401bf0 <__errno_location@plt>
  40646c:	mov	x22, x0
  406470:	ldr	w0, [x0]
  406474:	str	w0, [sp, #124]
  406478:	ldr	x21, [x26, #600]
  40647c:	tbnz	w19, #31, 4065c0 <__fxstatat@plt+0x4980>
  406480:	add	x20, x26, #0x258
  406484:	ldr	w0, [x20, #8]
  406488:	cmp	w19, w0
  40648c:	b.lt	4064dc <__fxstatat@plt+0x489c>  // b.tstop
  406490:	mov	w0, #0x7fffffff            	// #2147483647
  406494:	cmp	w19, w0
  406498:	b.eq	4065bc <__fxstatat@plt+0x497c>  // b.none
  40649c:	add	w27, w19, #0x1
  4064a0:	add	x0, x20, #0x10
  4064a4:	cmp	x21, x0
  4064a8:	sbfiz	x1, x27, #4, #32
  4064ac:	b.eq	4065a0 <__fxstatat@plt+0x4960>  // b.none
  4064b0:	mov	x0, x21
  4064b4:	bl	407850 <__fxstatat@plt+0x5c10>
  4064b8:	mov	x21, x0
  4064bc:	str	x0, [x26, #600]
  4064c0:	ldr	w0, [x20, #8]
  4064c4:	mov	w1, #0x0                   	// #0
  4064c8:	sub	w2, w27, w0
  4064cc:	add	x0, x21, w0, sxtw #4
  4064d0:	sbfiz	x2, x2, #4, #32
  4064d4:	bl	401980 <memset@plt>
  4064d8:	str	w27, [x20, #8]
  4064dc:	sbfiz	x19, x19, #4, #32
  4064e0:	add	x6, x20, #0x28
  4064e4:	add	x26, x21, x19
  4064e8:	mov	x3, x24
  4064ec:	ldp	x7, x0, [x20, #72]
  4064f0:	mov	x2, x23
  4064f4:	ldp	w4, w5, [x20, #32]
  4064f8:	ldr	x27, [x21, x19]
  4064fc:	orr	w25, w5, #0x1
  406500:	ldr	x28, [x26, #8]
  406504:	str	x0, [sp]
  406508:	mov	x1, x27
  40650c:	mov	w5, w25
  406510:	mov	x0, x28
  406514:	bl	403830 <__fxstatat@plt+0x1bf0>
  406518:	cmp	x27, x0
  40651c:	b.hi	406574 <__fxstatat@plt+0x4934>  // b.pmore
  406520:	add	x27, x0, #0x1
  406524:	str	x27, [x21, x19]
  406528:	adrp	x0, 421000 <__fxstatat@plt+0x1f3c0>
  40652c:	add	x0, x0, #0x320
  406530:	cmp	x28, x0
  406534:	b.eq	406540 <__fxstatat@plt+0x4900>  // b.none
  406538:	mov	x0, x28
  40653c:	bl	401ad0 <free@plt>
  406540:	mov	x0, x27
  406544:	bl	407820 <__fxstatat@plt+0x5be0>
  406548:	ldp	x7, x1, [x20, #72]
  40654c:	str	x0, [x26, #8]
  406550:	ldr	w4, [x20, #32]
  406554:	mov	x28, x0
  406558:	str	x1, [sp]
  40655c:	mov	w5, w25
  406560:	mov	x3, x24
  406564:	mov	x2, x23
  406568:	add	x6, x20, #0x28
  40656c:	mov	x1, x27
  406570:	bl	403830 <__fxstatat@plt+0x1bf0>
  406574:	ldr	w0, [sp, #124]
  406578:	ldp	x29, x30, [sp, #16]
  40657c:	ldp	x19, x20, [sp, #32]
  406580:	ldp	x23, x24, [sp, #64]
  406584:	ldp	x25, x26, [sp, #80]
  406588:	str	w0, [x22]
  40658c:	mov	x0, x28
  406590:	ldp	x21, x22, [sp, #48]
  406594:	ldp	x27, x28, [sp, #96]
  406598:	add	sp, sp, #0x80
  40659c:	ret
  4065a0:	mov	x0, #0x0                   	// #0
  4065a4:	bl	407850 <__fxstatat@plt+0x5c10>
  4065a8:	mov	x21, x0
  4065ac:	str	x0, [x26, #600]
  4065b0:	ldp	x0, x1, [x20, #16]
  4065b4:	stp	x0, x1, [x21]
  4065b8:	b	4064c0 <__fxstatat@plt+0x4880>
  4065bc:	bl	4079e8 <__fxstatat@plt+0x5da8>
  4065c0:	bl	401a30 <abort@plt>
  4065c4:	nop
  4065c8:	sub	sp, sp, #0x70
  4065cc:	stp	x29, x30, [sp, #16]
  4065d0:	add	x29, sp, #0x10
  4065d4:	stp	x19, x20, [sp, #32]
  4065d8:	stp	x21, x22, [sp, #48]
  4065dc:	adrp	x21, 421000 <__fxstatat@plt+0x1f3c0>
  4065e0:	add	x19, x21, #0x258
  4065e4:	stp	x23, x24, [sp, #64]
  4065e8:	mov	x24, x0
  4065ec:	stp	x25, x26, [sp, #80]
  4065f0:	mov	x25, x1
  4065f4:	str	x27, [sp, #96]
  4065f8:	bl	401bf0 <__errno_location@plt>
  4065fc:	mov	x23, x0
  406600:	ldr	w0, [x19, #8]
  406604:	ldr	x20, [x21, #600]
  406608:	cmp	w0, #0x0
  40660c:	ldr	w26, [x23]
  406610:	b.gt	406654 <__fxstatat@plt+0x4a14>
  406614:	add	x0, x19, #0x10
  406618:	cmp	x20, x0
  40661c:	b.eq	406708 <__fxstatat@plt+0x4ac8>  // b.none
  406620:	mov	x0, x20
  406624:	mov	x1, #0x10                  	// #16
  406628:	bl	407850 <__fxstatat@plt+0x5c10>
  40662c:	mov	x20, x0
  406630:	str	x0, [x21, #600]
  406634:	ldr	w0, [x19, #8]
  406638:	mov	w21, #0x1                   	// #1
  40663c:	mov	w1, #0x0                   	// #0
  406640:	sub	w2, w21, w0
  406644:	add	x0, x20, w0, sxtw #4
  406648:	sbfiz	x2, x2, #4, #32
  40664c:	bl	401980 <memset@plt>
  406650:	str	w21, [x19, #8]
  406654:	ldp	x21, x22, [x20]
  406658:	add	x6, x19, #0x28
  40665c:	ldp	x7, x0, [x19, #72]
  406660:	str	x0, [sp]
  406664:	ldp	w4, w27, [x19, #32]
  406668:	mov	x3, x25
  40666c:	mov	x2, x24
  406670:	mov	x1, x21
  406674:	orr	w27, w27, #0x1
  406678:	mov	x0, x22
  40667c:	mov	w5, w27
  406680:	bl	403830 <__fxstatat@plt+0x1bf0>
  406684:	cmp	x21, x0
  406688:	b.hi	4066e0 <__fxstatat@plt+0x4aa0>  // b.pmore
  40668c:	add	x21, x0, #0x1
  406690:	str	x21, [x20]
  406694:	adrp	x0, 421000 <__fxstatat@plt+0x1f3c0>
  406698:	add	x0, x0, #0x320
  40669c:	cmp	x22, x0
  4066a0:	b.eq	4066ac <__fxstatat@plt+0x4a6c>  // b.none
  4066a4:	mov	x0, x22
  4066a8:	bl	401ad0 <free@plt>
  4066ac:	mov	x0, x21
  4066b0:	bl	407820 <__fxstatat@plt+0x5be0>
  4066b4:	ldp	x7, x1, [x19, #72]
  4066b8:	str	x0, [x20, #8]
  4066bc:	ldr	w4, [x19, #32]
  4066c0:	mov	x22, x0
  4066c4:	str	x1, [sp]
  4066c8:	mov	w5, w27
  4066cc:	mov	x3, x25
  4066d0:	mov	x2, x24
  4066d4:	add	x6, x19, #0x28
  4066d8:	mov	x1, x21
  4066dc:	bl	403830 <__fxstatat@plt+0x1bf0>
  4066e0:	mov	x0, x22
  4066e4:	ldp	x29, x30, [sp, #16]
  4066e8:	ldp	x19, x20, [sp, #32]
  4066ec:	ldp	x21, x22, [sp, #48]
  4066f0:	ldr	x27, [sp, #96]
  4066f4:	str	w26, [x23]
  4066f8:	ldp	x23, x24, [sp, #64]
  4066fc:	ldp	x25, x26, [sp, #80]
  406700:	add	sp, sp, #0x70
  406704:	ret
  406708:	mov	x1, #0x10                  	// #16
  40670c:	mov	x0, #0x0                   	// #0
  406710:	bl	407850 <__fxstatat@plt+0x5c10>
  406714:	mov	x20, x0
  406718:	str	x0, [x21, #600]
  40671c:	ldp	x0, x1, [x19, #16]
  406720:	stp	x0, x1, [x20]
  406724:	b	406634 <__fxstatat@plt+0x49f4>
  406728:	sub	sp, sp, #0x70
  40672c:	stp	x29, x30, [sp, #16]
  406730:	add	x29, sp, #0x10
  406734:	stp	x21, x22, [sp, #48]
  406738:	adrp	x22, 421000 <__fxstatat@plt+0x1f3c0>
  40673c:	stp	x19, x20, [sp, #32]
  406740:	mov	w19, w0
  406744:	stp	x23, x24, [sp, #64]
  406748:	mov	x24, x1
  40674c:	stp	x25, x26, [sp, #80]
  406750:	stp	x27, x28, [sp, #96]
  406754:	bl	401bf0 <__errno_location@plt>
  406758:	ldr	w25, [x0]
  40675c:	ldr	x21, [x22, #600]
  406760:	tbnz	w19, #31, 4068a4 <__fxstatat@plt+0x4c64>
  406764:	add	x20, x22, #0x258
  406768:	mov	x23, x0
  40676c:	ldr	w0, [x20, #8]
  406770:	cmp	w19, w0
  406774:	b.lt	4067c4 <__fxstatat@plt+0x4b84>  // b.tstop
  406778:	mov	w0, #0x7fffffff            	// #2147483647
  40677c:	cmp	w19, w0
  406780:	b.eq	4068a0 <__fxstatat@plt+0x4c60>  // b.none
  406784:	add	w26, w19, #0x1
  406788:	add	x0, x20, #0x10
  40678c:	cmp	x21, x0
  406790:	sbfiz	x1, x26, #4, #32
  406794:	b.eq	406884 <__fxstatat@plt+0x4c44>  // b.none
  406798:	mov	x0, x21
  40679c:	bl	407850 <__fxstatat@plt+0x5c10>
  4067a0:	mov	x21, x0
  4067a4:	str	x0, [x22, #600]
  4067a8:	ldr	w0, [x20, #8]
  4067ac:	mov	w1, #0x0                   	// #0
  4067b0:	sub	w2, w26, w0
  4067b4:	add	x0, x21, w0, sxtw #4
  4067b8:	sbfiz	x2, x2, #4, #32
  4067bc:	bl	401980 <memset@plt>
  4067c0:	str	w26, [x20, #8]
  4067c4:	sbfiz	x19, x19, #4, #32
  4067c8:	add	x6, x20, #0x28
  4067cc:	add	x26, x21, x19
  4067d0:	mov	x2, x24
  4067d4:	ldp	x7, x0, [x20, #72]
  4067d8:	mov	x3, #0xffffffffffffffff    	// #-1
  4067dc:	ldp	w4, w28, [x20, #32]
  4067e0:	ldr	x22, [x21, x19]
  4067e4:	orr	w28, w28, #0x1
  4067e8:	ldr	x27, [x26, #8]
  4067ec:	str	x0, [sp]
  4067f0:	mov	x1, x22
  4067f4:	mov	w5, w28
  4067f8:	mov	x0, x27
  4067fc:	bl	403830 <__fxstatat@plt+0x1bf0>
  406800:	cmp	x22, x0
  406804:	b.hi	40685c <__fxstatat@plt+0x4c1c>  // b.pmore
  406808:	add	x22, x0, #0x1
  40680c:	str	x22, [x21, x19]
  406810:	adrp	x0, 421000 <__fxstatat@plt+0x1f3c0>
  406814:	add	x0, x0, #0x320
  406818:	cmp	x27, x0
  40681c:	b.eq	406828 <__fxstatat@plt+0x4be8>  // b.none
  406820:	mov	x0, x27
  406824:	bl	401ad0 <free@plt>
  406828:	mov	x0, x22
  40682c:	bl	407820 <__fxstatat@plt+0x5be0>
  406830:	ldp	x7, x1, [x20, #72]
  406834:	str	x0, [x26, #8]
  406838:	ldr	w4, [x20, #32]
  40683c:	mov	x27, x0
  406840:	str	x1, [sp]
  406844:	mov	w5, w28
  406848:	mov	x2, x24
  40684c:	add	x6, x20, #0x28
  406850:	mov	x1, x22
  406854:	mov	x3, #0xffffffffffffffff    	// #-1
  406858:	bl	403830 <__fxstatat@plt+0x1bf0>
  40685c:	mov	x0, x27
  406860:	ldp	x29, x30, [sp, #16]
  406864:	ldp	x19, x20, [sp, #32]
  406868:	ldp	x21, x22, [sp, #48]
  40686c:	ldp	x27, x28, [sp, #96]
  406870:	str	w25, [x23]
  406874:	ldp	x23, x24, [sp, #64]
  406878:	ldp	x25, x26, [sp, #80]
  40687c:	add	sp, sp, #0x70
  406880:	ret
  406884:	mov	x0, #0x0                   	// #0
  406888:	bl	407850 <__fxstatat@plt+0x5c10>
  40688c:	mov	x21, x0
  406890:	str	x0, [x22, #600]
  406894:	ldp	x0, x1, [x20, #16]
  406898:	stp	x0, x1, [x21]
  40689c:	b	4067a8 <__fxstatat@plt+0x4b68>
  4068a0:	bl	4079e8 <__fxstatat@plt+0x5da8>
  4068a4:	bl	401a30 <abort@plt>
  4068a8:	sub	sp, sp, #0x60
  4068ac:	stp	x29, x30, [sp, #16]
  4068b0:	add	x29, sp, #0x10
  4068b4:	stp	x19, x20, [sp, #32]
  4068b8:	stp	x21, x22, [sp, #48]
  4068bc:	adrp	x21, 421000 <__fxstatat@plt+0x1f3c0>
  4068c0:	add	x19, x21, #0x258
  4068c4:	stp	x23, x24, [sp, #64]
  4068c8:	mov	x24, x0
  4068cc:	stp	x25, x26, [sp, #80]
  4068d0:	bl	401bf0 <__errno_location@plt>
  4068d4:	mov	x23, x0
  4068d8:	ldr	w0, [x19, #8]
  4068dc:	ldr	x20, [x21, #600]
  4068e0:	cmp	w0, #0x0
  4068e4:	ldr	w25, [x23]
  4068e8:	b.gt	40692c <__fxstatat@plt+0x4cec>
  4068ec:	add	x0, x19, #0x10
  4068f0:	cmp	x20, x0
  4068f4:	b.eq	4069dc <__fxstatat@plt+0x4d9c>  // b.none
  4068f8:	mov	x0, x20
  4068fc:	mov	x1, #0x10                  	// #16
  406900:	bl	407850 <__fxstatat@plt+0x5c10>
  406904:	mov	x20, x0
  406908:	str	x0, [x21, #600]
  40690c:	ldr	w0, [x19, #8]
  406910:	mov	w21, #0x1                   	// #1
  406914:	mov	w1, #0x0                   	// #0
  406918:	sub	w2, w21, w0
  40691c:	add	x0, x20, w0, sxtw #4
  406920:	sbfiz	x2, x2, #4, #32
  406924:	bl	401980 <memset@plt>
  406928:	str	w21, [x19, #8]
  40692c:	ldp	x21, x22, [x20]
  406930:	add	x6, x19, #0x28
  406934:	ldp	x7, x0, [x19, #72]
  406938:	str	x0, [sp]
  40693c:	ldp	w4, w26, [x19, #32]
  406940:	mov	x2, x24
  406944:	mov	x1, x21
  406948:	mov	x0, x22
  40694c:	orr	w26, w26, #0x1
  406950:	mov	x3, #0xffffffffffffffff    	// #-1
  406954:	mov	w5, w26
  406958:	bl	403830 <__fxstatat@plt+0x1bf0>
  40695c:	cmp	x21, x0
  406960:	b.hi	4069b8 <__fxstatat@plt+0x4d78>  // b.pmore
  406964:	add	x21, x0, #0x1
  406968:	str	x21, [x20]
  40696c:	adrp	x0, 421000 <__fxstatat@plt+0x1f3c0>
  406970:	add	x0, x0, #0x320
  406974:	cmp	x22, x0
  406978:	b.eq	406984 <__fxstatat@plt+0x4d44>  // b.none
  40697c:	mov	x0, x22
  406980:	bl	401ad0 <free@plt>
  406984:	mov	x0, x21
  406988:	bl	407820 <__fxstatat@plt+0x5be0>
  40698c:	ldp	x7, x1, [x19, #72]
  406990:	str	x0, [x20, #8]
  406994:	ldr	w4, [x19, #32]
  406998:	mov	x22, x0
  40699c:	str	x1, [sp]
  4069a0:	mov	w5, w26
  4069a4:	mov	x2, x24
  4069a8:	add	x6, x19, #0x28
  4069ac:	mov	x1, x21
  4069b0:	mov	x3, #0xffffffffffffffff    	// #-1
  4069b4:	bl	403830 <__fxstatat@plt+0x1bf0>
  4069b8:	mov	x0, x22
  4069bc:	ldp	x29, x30, [sp, #16]
  4069c0:	ldp	x19, x20, [sp, #32]
  4069c4:	ldp	x21, x22, [sp, #48]
  4069c8:	str	w25, [x23]
  4069cc:	ldp	x23, x24, [sp, #64]
  4069d0:	ldp	x25, x26, [sp, #80]
  4069d4:	add	sp, sp, #0x60
  4069d8:	ret
  4069dc:	mov	x1, #0x10                  	// #16
  4069e0:	mov	x0, #0x0                   	// #0
  4069e4:	bl	407850 <__fxstatat@plt+0x5c10>
  4069e8:	mov	x20, x0
  4069ec:	str	x0, [x21, #600]
  4069f0:	ldp	x0, x1, [x19, #16]
  4069f4:	stp	x0, x1, [x20]
  4069f8:	b	40690c <__fxstatat@plt+0x4ccc>
  4069fc:	nop
  406a00:	stp	x29, x30, [sp, #-160]!
  406a04:	adrp	x1, 40c000 <__fxstatat@plt+0xa3c0>
  406a08:	add	x1, x1, #0xe00
  406a0c:	mov	x29, sp
  406a10:	add	x2, sp, #0x20
  406a14:	str	x19, [sp, #16]
  406a18:	mov	x19, x0
  406a1c:	mov	w0, #0x0                   	// #0
  406a20:	bl	401b70 <__lxstat@plt>
  406a24:	cbnz	w0, 406a44 <__fxstatat@plt+0x4e04>
  406a28:	ldr	q0, [sp, #32]
  406a2c:	mov	x0, x19
  406a30:	ext	v0.16b, v0.16b, v0.16b, #8
  406a34:	str	q0, [x19]
  406a38:	ldr	x19, [sp, #16]
  406a3c:	ldp	x29, x30, [sp], #160
  406a40:	ret
  406a44:	mov	x0, #0x0                   	// #0
  406a48:	ldr	x19, [sp, #16]
  406a4c:	ldp	x29, x30, [sp], #160
  406a50:	ret
  406a54:	nop
  406a58:	stp	x29, x30, [sp, #-128]!
  406a5c:	mov	x29, sp
  406a60:	stp	x19, x20, [sp, #16]
  406a64:	mov	x19, x1
  406a68:	mov	x20, x3
  406a6c:	stp	x21, x22, [sp, #32]
  406a70:	mov	x21, x4
  406a74:	mov	x22, x5
  406a78:	stp	x23, x24, [sp, #48]
  406a7c:	mov	x24, x2
  406a80:	stp	x25, x26, [sp, #64]
  406a84:	mov	w25, #0xffffffff            	// #-1
  406a88:	ldr	w26, [x2]
  406a8c:	stp	x27, x28, [sp, #80]
  406a90:	cbz	x3, 406a98 <__fxstatat@plt+0x4e58>
  406a94:	ldr	w25, [x3]
  406a98:	cbz	x21, 406aa0 <__fxstatat@plt+0x4e60>
  406a9c:	str	xzr, [x21]
  406aa0:	cbz	x22, 406aa8 <__fxstatat@plt+0x4e68>
  406aa4:	str	xzr, [x22]
  406aa8:	cbz	x19, 406bf0 <__fxstatat@plt+0x4fb0>
  406aac:	subs	x23, x19, x0
  406ab0:	b.ne	406b40 <__fxstatat@plt+0x4f00>  // b.any
  406ab4:	ldrb	w1, [x19, #1]
  406ab8:	cbz	w1, 406c7c <__fxstatat@plt+0x503c>
  406abc:	add	x23, x19, #0x1
  406ac0:	mov	x19, #0x0                   	// #0
  406ac4:	cmp	w1, #0x2b
  406ac8:	b.eq	406ba0 <__fxstatat@plt+0x4f60>  // b.none
  406acc:	mov	x0, x23
  406ad0:	bl	401870 <getgrnam@plt>
  406ad4:	cbz	x0, 406ba0 <__fxstatat@plt+0x4f60>
  406ad8:	ldr	w25, [x0, #16]
  406adc:	bl	4018a0 <endgrent@plt>
  406ae0:	mov	x0, x23
  406ae4:	bl	4079a8 <__fxstatat@plt+0x5d68>
  406ae8:	mov	x23, x0
  406aec:	str	w26, [x24]
  406af0:	cbz	x20, 406af8 <__fxstatat@plt+0x4eb8>
  406af4:	str	w25, [x20]
  406af8:	cbz	x21, 406b04 <__fxstatat@plt+0x4ec4>
  406afc:	str	x19, [x21]
  406b00:	mov	x19, #0x0                   	// #0
  406b04:	cbz	x22, 406b10 <__fxstatat@plt+0x4ed0>
  406b08:	str	x23, [x22]
  406b0c:	mov	x23, #0x0                   	// #0
  406b10:	mov	x0, x19
  406b14:	bl	401ad0 <free@plt>
  406b18:	mov	x0, x23
  406b1c:	bl	401ad0 <free@plt>
  406b20:	mov	x0, #0x0                   	// #0
  406b24:	ldp	x19, x20, [sp, #16]
  406b28:	ldp	x21, x22, [sp, #32]
  406b2c:	ldp	x23, x24, [sp, #48]
  406b30:	ldp	x25, x26, [sp, #64]
  406b34:	ldp	x27, x28, [sp, #80]
  406b38:	ldp	x29, x30, [sp], #128
  406b3c:	ret
  406b40:	add	x1, x23, #0x1
  406b44:	bl	407968 <__fxstatat@plt+0x5d28>
  406b48:	strb	wzr, [x0, x23]
  406b4c:	mov	x27, x0
  406b50:	ldrb	w1, [x19, #1]
  406b54:	cbz	w1, 406c04 <__fxstatat@plt+0x4fc4>
  406b58:	add	x19, x19, #0x1
  406b5c:	cbz	x0, 406d30 <__fxstatat@plt+0x50f0>
  406b60:	ldrb	w1, [x0]
  406b64:	cmp	w1, #0x2b
  406b68:	b.eq	406cb4 <__fxstatat@plt+0x5074>  // b.none
  406b6c:	bl	401990 <getpwnam@plt>
  406b70:	cbz	x0, 406cb4 <__fxstatat@plt+0x5074>
  406b74:	mov	x23, x19
  406b78:	mov	w28, #0x0                   	// #0
  406b7c:	nop
  406b80:	ldr	w26, [x0, #16]
  406b84:	cbnz	w28, 406c88 <__fxstatat@plt+0x5048>
  406b88:	mov	x19, x27
  406b8c:	bl	401b60 <endpwent@plt>
  406b90:	cbz	x23, 406aec <__fxstatat@plt+0x4eac>
  406b94:	ldrb	w1, [x23]
  406b98:	cmp	w1, #0x2b
  406b9c:	b.ne	406acc <__fxstatat@plt+0x4e8c>  // b.any
  406ba0:	adrp	x4, 40c000 <__fxstatat@plt+0xa3c0>
  406ba4:	add	x3, sp, #0x68
  406ba8:	add	x4, x4, #0xa38
  406bac:	mov	x0, x23
  406bb0:	mov	w2, #0xa                   	// #10
  406bb4:	mov	x1, #0x0                   	// #0
  406bb8:	bl	407ac0 <__fxstatat@plt+0x5e80>
  406bbc:	cbnz	w0, 406bd0 <__fxstatat@plt+0x4f90>
  406bc0:	ldr	x25, [sp, #104]
  406bc4:	mov	x0, #0xfffffffe            	// #4294967294
  406bc8:	cmp	x25, x0
  406bcc:	b.ls	406adc <__fxstatat@plt+0x4e9c>  // b.plast
  406bd0:	bl	4018a0 <endgrent@plt>
  406bd4:	mov	x27, x19
  406bd8:	mov	x0, x23
  406bdc:	adrp	x19, 40d000 <__fxstatat@plt+0xb3c0>
  406be0:	bl	4079a8 <__fxstatat@plt+0x5d68>
  406be4:	add	x19, x19, #0x968
  406be8:	mov	x20, x0
  406bec:	b	406c40 <__fxstatat@plt+0x5000>
  406bf0:	ldrb	w1, [x0]
  406bf4:	mov	x23, #0x0                   	// #0
  406bf8:	cbz	w1, 406aec <__fxstatat@plt+0x4eac>
  406bfc:	bl	4079a8 <__fxstatat@plt+0x5d68>
  406c00:	mov	x27, x0
  406c04:	cbz	x27, 406c7c <__fxstatat@plt+0x503c>
  406c08:	ldrb	w0, [x27]
  406c0c:	cmp	x19, #0x0
  406c10:	cset	w28, ne  // ne = any
  406c14:	cmp	w0, #0x2b
  406c18:	b.eq	406c2c <__fxstatat@plt+0x4fec>  // b.none
  406c1c:	mov	x0, x27
  406c20:	mov	x23, #0x0                   	// #0
  406c24:	bl	401990 <getpwnam@plt>
  406c28:	cbnz	x0, 406b80 <__fxstatat@plt+0x4f40>
  406c2c:	cbz	x19, 406cb4 <__fxstatat@plt+0x5074>
  406c30:	adrp	x19, 40d000 <__fxstatat@plt+0xb3c0>
  406c34:	add	x19, x19, #0x958
  406c38:	mov	x20, #0x0                   	// #0
  406c3c:	bl	401b60 <endpwent@plt>
  406c40:	mov	x0, x27
  406c44:	bl	401ad0 <free@plt>
  406c48:	mov	x0, x20
  406c4c:	bl	401ad0 <free@plt>
  406c50:	mov	x1, x19
  406c54:	mov	w2, #0x5                   	// #5
  406c58:	mov	x0, #0x0                   	// #0
  406c5c:	bl	401b90 <dcgettext@plt>
  406c60:	ldp	x19, x20, [sp, #16]
  406c64:	ldp	x21, x22, [sp, #32]
  406c68:	ldp	x23, x24, [sp, #48]
  406c6c:	ldp	x25, x26, [sp, #64]
  406c70:	ldp	x27, x28, [sp, #80]
  406c74:	ldp	x29, x30, [sp], #128
  406c78:	ret
  406c7c:	mov	x19, #0x0                   	// #0
  406c80:	mov	x23, #0x0                   	// #0
  406c84:	b	406aec <__fxstatat@plt+0x4eac>
  406c88:	ldr	w25, [x0, #20]
  406c8c:	mov	w0, w25
  406c90:	bl	401c10 <getgrgid@plt>
  406c94:	cbz	x0, 406d20 <__fxstatat@plt+0x50e0>
  406c98:	ldr	x0, [x0]
  406c9c:	bl	4079a8 <__fxstatat@plt+0x5d68>
  406ca0:	mov	x19, x27
  406ca4:	mov	x23, x0
  406ca8:	bl	4018a0 <endgrent@plt>
  406cac:	bl	401b60 <endpwent@plt>
  406cb0:	b	406aec <__fxstatat@plt+0x4eac>
  406cb4:	adrp	x4, 40c000 <__fxstatat@plt+0xa3c0>
  406cb8:	add	x3, sp, #0x68
  406cbc:	add	x4, x4, #0xa38
  406cc0:	mov	x0, x27
  406cc4:	mov	w2, #0xa                   	// #10
  406cc8:	mov	x1, #0x0                   	// #0
  406ccc:	bl	407ac0 <__fxstatat@plt+0x5e80>
  406cd0:	cbnz	w0, 406d0c <__fxstatat@plt+0x50cc>
  406cd4:	ldr	x0, [sp, #104]
  406cd8:	mov	x1, #0xfffffffe            	// #4294967294
  406cdc:	mov	w26, w0
  406ce0:	cmp	x0, x1
  406ce4:	b.hi	406d0c <__fxstatat@plt+0x50cc>  // b.pmore
  406ce8:	bl	401b60 <endpwent@plt>
  406cec:	cbnz	x19, 406cfc <__fxstatat@plt+0x50bc>
  406cf0:	mov	x19, x27
  406cf4:	mov	x23, #0x0                   	// #0
  406cf8:	b	406aec <__fxstatat@plt+0x4eac>
  406cfc:	ldrb	w1, [x19]
  406d00:	mov	x23, x19
  406d04:	mov	x19, x27
  406d08:	b	406ac4 <__fxstatat@plt+0x4e84>
  406d0c:	adrp	x19, 40d000 <__fxstatat@plt+0xb3c0>
  406d10:	mov	x20, #0x0                   	// #0
  406d14:	add	x19, x19, #0x978
  406d18:	bl	401b60 <endpwent@plt>
  406d1c:	b	406c40 <__fxstatat@plt+0x5000>
  406d20:	add	x1, sp, #0x68
  406d24:	mov	w0, w25
  406d28:	bl	403580 <__fxstatat@plt+0x1940>
  406d2c:	b	406c9c <__fxstatat@plt+0x505c>
  406d30:	mov	x23, x19
  406d34:	mov	x19, #0x0                   	// #0
  406d38:	b	406ac4 <__fxstatat@plt+0x4e84>
  406d3c:	nop
  406d40:	stp	x29, x30, [sp, #-80]!
  406d44:	mov	x29, sp
  406d48:	stp	x23, x24, [sp, #48]
  406d4c:	mov	x23, x1
  406d50:	mov	x24, x3
  406d54:	str	x25, [sp, #64]
  406d58:	mov	x25, x4
  406d5c:	cbz	x2, 406df0 <__fxstatat@plt+0x51b0>
  406d60:	mov	w1, #0x3a                  	// #58
  406d64:	stp	x19, x20, [sp, #16]
  406d68:	mov	x19, x2
  406d6c:	mov	x20, x0
  406d70:	stp	x21, x22, [sp, #32]
  406d74:	bl	401b00 <strchr@plt>
  406d78:	mov	x5, x25
  406d7c:	mov	x1, x0
  406d80:	mov	x21, x0
  406d84:	mov	x4, x24
  406d88:	mov	x3, x19
  406d8c:	mov	x2, x23
  406d90:	mov	x0, x20
  406d94:	bl	406a58 <__fxstatat@plt+0x4e18>
  406d98:	mov	x22, x0
  406d9c:	cbnz	x21, 406dd4 <__fxstatat@plt+0x5194>
  406da0:	cbz	x0, 406e14 <__fxstatat@plt+0x51d4>
  406da4:	mov	w1, #0x2e                  	// #46
  406da8:	mov	x0, x20
  406dac:	bl	401b00 <strchr@plt>
  406db0:	mov	x1, x0
  406db4:	cbz	x0, 406dd4 <__fxstatat@plt+0x5194>
  406db8:	mov	x5, x25
  406dbc:	mov	x4, x24
  406dc0:	mov	x3, x19
  406dc4:	mov	x2, x23
  406dc8:	mov	x0, x20
  406dcc:	bl	406a58 <__fxstatat@plt+0x4e18>
  406dd0:	cbz	x0, 406e14 <__fxstatat@plt+0x51d4>
  406dd4:	mov	x0, x22
  406dd8:	ldp	x19, x20, [sp, #16]
  406ddc:	ldp	x21, x22, [sp, #32]
  406de0:	ldp	x23, x24, [sp, #48]
  406de4:	ldr	x25, [sp, #64]
  406de8:	ldp	x29, x30, [sp], #80
  406dec:	ret
  406df0:	ldp	x23, x24, [sp, #48]
  406df4:	mov	x5, x4
  406df8:	ldr	x25, [sp, #64]
  406dfc:	mov	x4, x3
  406e00:	ldp	x29, x30, [sp], #80
  406e04:	mov	x2, x1
  406e08:	mov	x3, #0x0                   	// #0
  406e0c:	mov	x1, #0x0                   	// #0
  406e10:	b	406a58 <__fxstatat@plt+0x4e18>
  406e14:	mov	x22, #0x0                   	// #0
  406e18:	mov	x0, x22
  406e1c:	ldp	x19, x20, [sp, #16]
  406e20:	ldp	x21, x22, [sp, #32]
  406e24:	ldp	x23, x24, [sp, #48]
  406e28:	ldr	x25, [sp, #64]
  406e2c:	ldp	x29, x30, [sp], #80
  406e30:	ret
  406e34:	nop
  406e38:	sub	sp, sp, #0x50
  406e3c:	stp	x29, x30, [sp, #32]
  406e40:	add	x29, sp, #0x20
  406e44:	stp	x19, x20, [sp, #48]
  406e48:	mov	x19, x5
  406e4c:	mov	x20, x4
  406e50:	str	x21, [sp, #64]
  406e54:	mov	x5, x3
  406e58:	mov	x21, x0
  406e5c:	cbz	x1, 407038 <__fxstatat@plt+0x53f8>
  406e60:	mov	x4, x2
  406e64:	mov	x3, x1
  406e68:	adrp	x2, 40d000 <__fxstatat@plt+0xb3c0>
  406e6c:	mov	w1, #0x1                   	// #1
  406e70:	add	x2, x2, #0x988
  406e74:	bl	401a80 <__fprintf_chk@plt>
  406e78:	mov	w2, #0x5                   	// #5
  406e7c:	adrp	x1, 40d000 <__fxstatat@plt+0xb3c0>
  406e80:	mov	x0, #0x0                   	// #0
  406e84:	add	x1, x1, #0x9a0
  406e88:	bl	401b90 <dcgettext@plt>
  406e8c:	mov	x3, x0
  406e90:	mov	w4, #0x7e3                 	// #2019
  406e94:	mov	w1, #0x1                   	// #1
  406e98:	mov	x0, x21
  406e9c:	adrp	x2, 40d000 <__fxstatat@plt+0xb3c0>
  406ea0:	add	x2, x2, #0xca0
  406ea4:	bl	401a80 <__fprintf_chk@plt>
  406ea8:	mov	w2, #0x5                   	// #5
  406eac:	adrp	x1, 40d000 <__fxstatat@plt+0xb3c0>
  406eb0:	mov	x0, #0x0                   	// #0
  406eb4:	add	x1, x1, #0x9a8
  406eb8:	bl	401b90 <dcgettext@plt>
  406ebc:	mov	x1, x21
  406ec0:	bl	401ba0 <fputs_unlocked@plt>
  406ec4:	cmp	x19, #0x5
  406ec8:	b.eq	407054 <__fxstatat@plt+0x5414>  // b.none
  406ecc:	b.hi	406f20 <__fxstatat@plt+0x52e0>  // b.pmore
  406ed0:	cmp	x19, #0x2
  406ed4:	b.eq	407094 <__fxstatat@plt+0x5454>  // b.none
  406ed8:	b.ls	406f94 <__fxstatat@plt+0x5354>  // b.plast
  406edc:	cmp	x19, #0x3
  406ee0:	b.eq	407114 <__fxstatat@plt+0x54d4>  // b.none
  406ee4:	mov	w2, #0x5                   	// #5
  406ee8:	adrp	x1, 40d000 <__fxstatat@plt+0xb3c0>
  406eec:	mov	x0, #0x0                   	// #0
  406ef0:	add	x1, x1, #0xac0
  406ef4:	bl	401b90 <dcgettext@plt>
  406ef8:	mov	x2, x0
  406efc:	ldp	x3, x4, [x20]
  406f00:	mov	x0, x21
  406f04:	ldp	x5, x6, [x20, #16]
  406f08:	mov	w1, #0x1                   	// #1
  406f0c:	ldp	x29, x30, [sp, #32]
  406f10:	ldp	x19, x20, [sp, #48]
  406f14:	ldr	x21, [sp, #64]
  406f18:	add	sp, sp, #0x50
  406f1c:	b	401a80 <__fprintf_chk@plt>
  406f20:	cmp	x19, #0x8
  406f24:	b.eq	407150 <__fxstatat@plt+0x5510>  // b.none
  406f28:	b.ls	406fd8 <__fxstatat@plt+0x5398>  // b.plast
  406f2c:	cmp	x19, #0x9
  406f30:	b.ne	407104 <__fxstatat@plt+0x54c4>  // b.any
  406f34:	adrp	x1, 40d000 <__fxstatat@plt+0xb3c0>
  406f38:	add	x1, x1, #0xb90
  406f3c:	mov	w2, #0x5                   	// #5
  406f40:	mov	x0, #0x0                   	// #0
  406f44:	bl	401b90 <dcgettext@plt>
  406f48:	ldp	x7, x8, [x20, #32]
  406f4c:	mov	x2, x0
  406f50:	ldp	x3, x4, [x20]
  406f54:	mov	x0, x21
  406f58:	ldp	x5, x6, [x20, #16]
  406f5c:	str	x8, [sp]
  406f60:	mov	w1, #0x1                   	// #1
  406f64:	ldr	x8, [x20, #48]
  406f68:	str	x8, [sp, #8]
  406f6c:	ldr	x8, [x20, #56]
  406f70:	str	x8, [sp, #16]
  406f74:	ldr	x8, [x20, #64]
  406f78:	str	x8, [sp, #24]
  406f7c:	bl	401a80 <__fprintf_chk@plt>
  406f80:	ldp	x29, x30, [sp, #32]
  406f84:	ldp	x19, x20, [sp, #48]
  406f88:	ldr	x21, [sp, #64]
  406f8c:	add	sp, sp, #0x50
  406f90:	ret
  406f94:	cbz	x19, 407024 <__fxstatat@plt+0x53e4>
  406f98:	cmp	x19, #0x1
  406f9c:	b.ne	407104 <__fxstatat@plt+0x54c4>  // b.any
  406fa0:	mov	w2, #0x5                   	// #5
  406fa4:	adrp	x1, 40d000 <__fxstatat@plt+0xb3c0>
  406fa8:	mov	x0, #0x0                   	// #0
  406fac:	add	x1, x1, #0xa78
  406fb0:	bl	401b90 <dcgettext@plt>
  406fb4:	mov	x2, x0
  406fb8:	mov	w1, w19
  406fbc:	mov	x0, x21
  406fc0:	ldr	x3, [x20]
  406fc4:	ldp	x29, x30, [sp, #32]
  406fc8:	ldp	x19, x20, [sp, #48]
  406fcc:	ldr	x21, [sp, #64]
  406fd0:	add	sp, sp, #0x50
  406fd4:	b	401a80 <__fprintf_chk@plt>
  406fd8:	cmp	x19, #0x6
  406fdc:	b.eq	4070cc <__fxstatat@plt+0x548c>  // b.none
  406fe0:	cmp	x19, #0x7
  406fe4:	b.ne	407104 <__fxstatat@plt+0x54c4>  // b.any
  406fe8:	mov	w2, #0x5                   	// #5
  406fec:	adrp	x1, 40d000 <__fxstatat@plt+0xb3c0>
  406ff0:	mov	x0, #0x0                   	// #0
  406ff4:	add	x1, x1, #0xb30
  406ff8:	bl	401b90 <dcgettext@plt>
  406ffc:	mov	x2, x0
  407000:	ldp	x7, x8, [x20, #32]
  407004:	mov	x0, x21
  407008:	ldp	x3, x4, [x20]
  40700c:	mov	w1, #0x1                   	// #1
  407010:	ldp	x5, x6, [x20, #16]
  407014:	str	x8, [sp]
  407018:	ldr	x8, [x20, #48]
  40701c:	str	x8, [sp, #8]
  407020:	bl	401a80 <__fprintf_chk@plt>
  407024:	ldp	x29, x30, [sp, #32]
  407028:	ldp	x19, x20, [sp, #48]
  40702c:	ldr	x21, [sp, #64]
  407030:	add	sp, sp, #0x50
  407034:	ret
  407038:	mov	x4, x3
  40703c:	mov	w1, #0x1                   	// #1
  407040:	mov	x3, x2
  407044:	adrp	x2, 40d000 <__fxstatat@plt+0xb3c0>
  407048:	add	x2, x2, #0x998
  40704c:	bl	401a80 <__fprintf_chk@plt>
  407050:	b	406e78 <__fxstatat@plt+0x5238>
  407054:	mov	w2, w19
  407058:	adrp	x1, 40d000 <__fxstatat@plt+0xb3c0>
  40705c:	mov	x0, #0x0                   	// #0
  407060:	add	x1, x1, #0xae0
  407064:	bl	401b90 <dcgettext@plt>
  407068:	mov	x2, x0
  40706c:	ldp	x3, x4, [x20]
  407070:	mov	x0, x21
  407074:	ldp	x5, x6, [x20, #16]
  407078:	mov	w1, #0x1                   	// #1
  40707c:	ldp	x29, x30, [sp, #32]
  407080:	ldr	x7, [x20, #32]
  407084:	ldp	x19, x20, [sp, #48]
  407088:	ldr	x21, [sp, #64]
  40708c:	add	sp, sp, #0x50
  407090:	b	401a80 <__fprintf_chk@plt>
  407094:	mov	w2, #0x5                   	// #5
  407098:	adrp	x1, 40d000 <__fxstatat@plt+0xb3c0>
  40709c:	mov	x0, #0x0                   	// #0
  4070a0:	add	x1, x1, #0xa88
  4070a4:	bl	401b90 <dcgettext@plt>
  4070a8:	mov	x2, x0
  4070ac:	ldp	x3, x4, [x20]
  4070b0:	mov	x0, x21
  4070b4:	ldp	x29, x30, [sp, #32]
  4070b8:	mov	w1, #0x1                   	// #1
  4070bc:	ldp	x19, x20, [sp, #48]
  4070c0:	ldr	x21, [sp, #64]
  4070c4:	add	sp, sp, #0x50
  4070c8:	b	401a80 <__fprintf_chk@plt>
  4070cc:	mov	w2, #0x5                   	// #5
  4070d0:	adrp	x1, 40d000 <__fxstatat@plt+0xb3c0>
  4070d4:	mov	x0, #0x0                   	// #0
  4070d8:	add	x1, x1, #0xb08
  4070dc:	bl	401b90 <dcgettext@plt>
  4070e0:	mov	x2, x0
  4070e4:	ldp	x3, x4, [x20]
  4070e8:	mov	x0, x21
  4070ec:	ldp	x5, x6, [x20, #16]
  4070f0:	mov	w1, #0x1                   	// #1
  4070f4:	ldp	x7, x8, [x20, #32]
  4070f8:	str	x8, [sp]
  4070fc:	bl	401a80 <__fprintf_chk@plt>
  407100:	b	407024 <__fxstatat@plt+0x53e4>
  407104:	adrp	x1, 40d000 <__fxstatat@plt+0xb3c0>
  407108:	mov	w2, #0x5                   	// #5
  40710c:	add	x1, x1, #0xbc8
  407110:	b	406f40 <__fxstatat@plt+0x5300>
  407114:	mov	w2, #0x5                   	// #5
  407118:	adrp	x1, 40d000 <__fxstatat@plt+0xb3c0>
  40711c:	mov	x0, #0x0                   	// #0
  407120:	add	x1, x1, #0xaa0
  407124:	bl	401b90 <dcgettext@plt>
  407128:	mov	x2, x0
  40712c:	ldp	x3, x4, [x20]
  407130:	mov	x0, x21
  407134:	ldr	x5, [x20, #16]
  407138:	mov	w1, #0x1                   	// #1
  40713c:	ldp	x29, x30, [sp, #32]
  407140:	ldp	x19, x20, [sp, #48]
  407144:	ldr	x21, [sp, #64]
  407148:	add	sp, sp, #0x50
  40714c:	b	401a80 <__fprintf_chk@plt>
  407150:	mov	w2, #0x5                   	// #5
  407154:	adrp	x1, 40d000 <__fxstatat@plt+0xb3c0>
  407158:	mov	x0, #0x0                   	// #0
  40715c:	add	x1, x1, #0xb60
  407160:	bl	401b90 <dcgettext@plt>
  407164:	mov	x2, x0
  407168:	ldp	x7, x8, [x20, #32]
  40716c:	mov	x0, x21
  407170:	ldp	x3, x4, [x20]
  407174:	mov	w1, #0x1                   	// #1
  407178:	ldp	x5, x6, [x20, #16]
  40717c:	str	x8, [sp]
  407180:	ldr	x8, [x20, #48]
  407184:	str	x8, [sp, #8]
  407188:	ldr	x8, [x20, #56]
  40718c:	str	x8, [sp, #16]
  407190:	bl	401a80 <__fprintf_chk@plt>
  407194:	b	407024 <__fxstatat@plt+0x53e4>
  407198:	ldr	x5, [x4]
  40719c:	cbz	x5, 4071b8 <__fxstatat@plt+0x5578>
  4071a0:	mov	x5, #0x0                   	// #0
  4071a4:	nop
  4071a8:	add	x5, x5, #0x1
  4071ac:	ldr	x6, [x4, x5, lsl #3]
  4071b0:	cbnz	x6, 4071a8 <__fxstatat@plt+0x5568>
  4071b4:	b	406e38 <__fxstatat@plt+0x51f8>
  4071b8:	mov	x5, #0x0                   	// #0
  4071bc:	b	406e38 <__fxstatat@plt+0x51f8>
  4071c0:	stp	x29, x30, [sp, #-96]!
  4071c4:	mov	x29, sp
  4071c8:	ldp	x6, x8, [x4]
  4071cc:	ldr	w7, [x4, #24]
  4071d0:	add	x5, x6, #0xf
  4071d4:	and	x5, x5, #0xfffffffffffffff8
  4071d8:	tbnz	w7, #31, 4072c0 <__fxstatat@plt+0x5680>
  4071dc:	ldr	x4, [x6]
  4071e0:	str	x4, [sp, #16]
  4071e4:	cbz	x4, 407310 <__fxstatat@plt+0x56d0>
  4071e8:	add	x4, x5, #0xf
  4071ec:	ldr	x5, [x5]
  4071f0:	str	x5, [sp, #24]
  4071f4:	and	x4, x4, #0xfffffffffffffff8
  4071f8:	cbz	x5, 4072fc <__fxstatat@plt+0x56bc>
  4071fc:	add	x5, x4, #0xf
  407200:	and	x5, x5, #0xfffffffffffffff8
  407204:	ldr	x4, [x4]
  407208:	str	x4, [sp, #32]
  40720c:	cbz	x4, 4072ac <__fxstatat@plt+0x566c>
  407210:	add	x6, x5, #0xf
  407214:	and	x6, x6, #0xfffffffffffffff8
  407218:	ldr	x4, [x5]
  40721c:	str	x4, [sp, #40]
  407220:	cbz	x4, 407324 <__fxstatat@plt+0x56e4>
  407224:	ldr	x5, [x6]
  407228:	str	x5, [sp, #48]
  40722c:	add	x4, x6, #0xf
  407230:	and	x4, x4, #0xfffffffffffffff8
  407234:	cbz	x5, 407338 <__fxstatat@plt+0x56f8>
  407238:	add	x6, x4, #0xf
  40723c:	and	x6, x6, #0xfffffffffffffff8
  407240:	ldr	x4, [x4]
  407244:	str	x4, [sp, #56]
  407248:	cbz	x4, 407340 <__fxstatat@plt+0x5700>
  40724c:	ldr	x5, [x6]
  407250:	str	x5, [sp, #64]
  407254:	add	x4, x6, #0xf
  407258:	and	x4, x4, #0xfffffffffffffff8
  40725c:	cbz	x5, 407348 <__fxstatat@plt+0x5708>
  407260:	add	x5, x4, #0xf
  407264:	and	x5, x5, #0xfffffffffffffff8
  407268:	ldr	x4, [x4]
  40726c:	str	x4, [sp, #72]
  407270:	cbz	x4, 407350 <__fxstatat@plt+0x5710>
  407274:	add	x6, x5, #0xf
  407278:	and	x6, x6, #0xfffffffffffffff8
  40727c:	ldr	x4, [x5]
  407280:	str	x4, [sp, #80]
  407284:	cbz	x4, 407358 <__fxstatat@plt+0x5718>
  407288:	ldr	x4, [x6]
  40728c:	str	x4, [sp, #88]
  407290:	cmp	x4, #0x0
  407294:	cset	x5, ne  // ne = any
  407298:	add	x5, x5, #0x9
  40729c:	add	x4, sp, #0x10
  4072a0:	bl	406e38 <__fxstatat@plt+0x51f8>
  4072a4:	ldp	x29, x30, [sp], #96
  4072a8:	ret
  4072ac:	add	x4, sp, #0x10
  4072b0:	mov	x5, #0x2                   	// #2
  4072b4:	bl	406e38 <__fxstatat@plt+0x51f8>
  4072b8:	ldp	x29, x30, [sp], #96
  4072bc:	ret
  4072c0:	add	w4, w7, #0x8
  4072c4:	cmp	w4, #0x0
  4072c8:	b.gt	4071dc <__fxstatat@plt+0x559c>
  4072cc:	ldr	x9, [x8, w7, sxtw]
  4072d0:	str	x9, [sp, #16]
  4072d4:	cbz	x9, 407310 <__fxstatat@plt+0x56d0>
  4072d8:	cbz	w4, 407488 <__fxstatat@plt+0x5848>
  4072dc:	add	w9, w7, #0x10
  4072e0:	cmp	w9, #0x0
  4072e4:	b.le	407360 <__fxstatat@plt+0x5720>
  4072e8:	mov	x4, x5
  4072ec:	mov	x5, x6
  4072f0:	ldr	x5, [x5]
  4072f4:	str	x5, [sp, #24]
  4072f8:	cbnz	x5, 4071fc <__fxstatat@plt+0x55bc>
  4072fc:	add	x4, sp, #0x10
  407300:	mov	x5, #0x1                   	// #1
  407304:	bl	406e38 <__fxstatat@plt+0x51f8>
  407308:	ldp	x29, x30, [sp], #96
  40730c:	ret
  407310:	add	x4, sp, #0x10
  407314:	mov	x5, #0x0                   	// #0
  407318:	bl	406e38 <__fxstatat@plt+0x51f8>
  40731c:	ldp	x29, x30, [sp], #96
  407320:	ret
  407324:	add	x4, sp, #0x10
  407328:	mov	x5, #0x3                   	// #3
  40732c:	bl	406e38 <__fxstatat@plt+0x51f8>
  407330:	ldp	x29, x30, [sp], #96
  407334:	ret
  407338:	mov	x5, #0x4                   	// #4
  40733c:	b	40729c <__fxstatat@plt+0x565c>
  407340:	mov	x5, #0x5                   	// #5
  407344:	b	40729c <__fxstatat@plt+0x565c>
  407348:	mov	x5, #0x6                   	// #6
  40734c:	b	40729c <__fxstatat@plt+0x565c>
  407350:	mov	x5, #0x7                   	// #7
  407354:	b	40729c <__fxstatat@plt+0x565c>
  407358:	mov	x5, #0x8                   	// #8
  40735c:	b	40729c <__fxstatat@plt+0x565c>
  407360:	ldr	x4, [x8, w4, sxtw]
  407364:	str	x4, [sp, #24]
  407368:	cbz	x4, 4072fc <__fxstatat@plt+0x56bc>
  40736c:	cbz	w9, 4074b0 <__fxstatat@plt+0x5870>
  407370:	add	w10, w7, #0x18
  407374:	mov	x4, x6
  407378:	cmp	w10, #0x0
  40737c:	b.gt	407204 <__fxstatat@plt+0x55c4>
  407380:	ldr	x4, [x8, w9, sxtw]
  407384:	str	x4, [sp, #32]
  407388:	cbz	x4, 4072ac <__fxstatat@plt+0x566c>
  40738c:	cbz	w10, 4074a8 <__fxstatat@plt+0x5868>
  407390:	add	w4, w7, #0x20
  407394:	cmp	w4, #0x0
  407398:	b.le	4073ac <__fxstatat@plt+0x576c>
  40739c:	add	x4, x6, #0xf
  4073a0:	mov	x5, x6
  4073a4:	and	x6, x4, #0xfffffffffffffff8
  4073a8:	b	407218 <__fxstatat@plt+0x55d8>
  4073ac:	ldr	x5, [x8, w10, sxtw]
  4073b0:	str	x5, [sp, #40]
  4073b4:	cbz	x5, 407324 <__fxstatat@plt+0x56e4>
  4073b8:	cbz	w4, 407224 <__fxstatat@plt+0x55e4>
  4073bc:	add	w5, w7, #0x28
  4073c0:	cmp	w5, #0x0
  4073c4:	b.gt	407224 <__fxstatat@plt+0x55e4>
  4073c8:	ldr	x4, [x8, w4, sxtw]
  4073cc:	str	x4, [sp, #48]
  4073d0:	cbz	x4, 407338 <__fxstatat@plt+0x56f8>
  4073d4:	cbz	w5, 4074a0 <__fxstatat@plt+0x5860>
  4073d8:	add	w4, w7, #0x30
  4073dc:	cmp	w4, #0x0
  4073e0:	b.le	4073f4 <__fxstatat@plt+0x57b4>
  4073e4:	add	x5, x6, #0xf
  4073e8:	mov	x4, x6
  4073ec:	and	x6, x5, #0xfffffffffffffff8
  4073f0:	b	407240 <__fxstatat@plt+0x5600>
  4073f4:	ldr	x5, [x8, w5, sxtw]
  4073f8:	str	x5, [sp, #56]
  4073fc:	cbz	x5, 407340 <__fxstatat@plt+0x5700>
  407400:	cbz	w4, 40724c <__fxstatat@plt+0x560c>
  407404:	add	w5, w7, #0x38
  407408:	cmp	w5, #0x0
  40740c:	b.gt	40724c <__fxstatat@plt+0x560c>
  407410:	ldr	x4, [x8, w4, sxtw]
  407414:	str	x4, [sp, #64]
  407418:	cbz	x4, 407348 <__fxstatat@plt+0x5708>
  40741c:	cbz	w5, 407498 <__fxstatat@plt+0x5858>
  407420:	add	w9, w7, #0x40
  407424:	cmp	w9, #0x0
  407428:	b.le	40743c <__fxstatat@plt+0x57fc>
  40742c:	add	x5, x6, #0xf
  407430:	mov	x4, x6
  407434:	and	x5, x5, #0xfffffffffffffff8
  407438:	b	407268 <__fxstatat@plt+0x5628>
  40743c:	ldr	x4, [x8, w5, sxtw]
  407440:	str	x4, [sp, #72]
  407444:	cbz	x4, 407350 <__fxstatat@plt+0x5710>
  407448:	cbz	w9, 407490 <__fxstatat@plt+0x5850>
  40744c:	add	w4, w7, #0x48
  407450:	cmp	w4, #0x0
  407454:	b.le	407468 <__fxstatat@plt+0x5828>
  407458:	add	x4, x6, #0xf
  40745c:	mov	x5, x6
  407460:	and	x6, x4, #0xfffffffffffffff8
  407464:	b	40727c <__fxstatat@plt+0x563c>
  407468:	ldr	x5, [x8, w9, sxtw]
  40746c:	str	x5, [sp, #80]
  407470:	cbz	x5, 407358 <__fxstatat@plt+0x5718>
  407474:	cbz	w4, 407288 <__fxstatat@plt+0x5648>
  407478:	add	x8, x8, w4, sxtw
  40747c:	cmn	w7, #0x4f
  407480:	csel	x6, x8, x6, lt  // lt = tstop
  407484:	b	407288 <__fxstatat@plt+0x5648>
  407488:	mov	x5, x6
  40748c:	b	4071e8 <__fxstatat@plt+0x55a8>
  407490:	mov	x5, x6
  407494:	b	407274 <__fxstatat@plt+0x5634>
  407498:	mov	x4, x6
  40749c:	b	407260 <__fxstatat@plt+0x5620>
  4074a0:	mov	x4, x6
  4074a4:	b	407238 <__fxstatat@plt+0x55f8>
  4074a8:	mov	x5, x6
  4074ac:	b	407210 <__fxstatat@plt+0x55d0>
  4074b0:	mov	x4, x6
  4074b4:	b	4071fc <__fxstatat@plt+0x55bc>
  4074b8:	stp	x29, x30, [sp, #-288]!
  4074bc:	mov	w10, #0xffffffe0            	// #-32
  4074c0:	mov	w9, #0xffffff80            	// #-128
  4074c4:	mov	x29, sp
  4074c8:	add	x11, sp, #0x100
  4074cc:	add	x12, sp, #0x120
  4074d0:	stp	x12, x12, [sp, #16]
  4074d4:	str	x11, [sp, #32]
  4074d8:	stp	w10, w9, [sp, #40]
  4074dc:	str	x4, [sp, #48]
  4074e0:	str	q0, [sp, #128]
  4074e4:	str	q1, [sp, #144]
  4074e8:	str	q2, [sp, #160]
  4074ec:	str	q3, [sp, #176]
  4074f0:	str	q4, [sp, #192]
  4074f4:	str	q5, [sp, #208]
  4074f8:	str	q6, [sp, #224]
  4074fc:	str	q7, [sp, #240]
  407500:	stp	x4, x5, [sp, #256]
  407504:	stp	x6, x7, [sp, #272]
  407508:	cbz	x4, 4075f8 <__fxstatat@plt+0x59b8>
  40750c:	str	x5, [sp, #56]
  407510:	cbz	x5, 4075f0 <__fxstatat@plt+0x59b0>
  407514:	str	x6, [sp, #64]
  407518:	mov	x5, #0x2                   	// #2
  40751c:	cbz	x6, 407590 <__fxstatat@plt+0x5950>
  407520:	str	x7, [sp, #72]
  407524:	mov	x5, #0x3                   	// #3
  407528:	cbz	x7, 407590 <__fxstatat@plt+0x5950>
  40752c:	ldr	x4, [sp, #288]
  407530:	str	x4, [sp, #80]
  407534:	mov	x5, #0x4                   	// #4
  407538:	cbz	x4, 407590 <__fxstatat@plt+0x5950>
  40753c:	ldr	x5, [sp, #296]
  407540:	str	x5, [sp, #88]
  407544:	add	x4, sp, #0x130
  407548:	cbz	x5, 4075a0 <__fxstatat@plt+0x5960>
  40754c:	ldr	x5, [x4]
  407550:	str	x5, [sp, #96]
  407554:	add	x4, x4, #0x8
  407558:	cbz	x5, 4075b4 <__fxstatat@plt+0x5974>
  40755c:	ldr	x5, [x4]
  407560:	str	x5, [sp, #104]
  407564:	add	x4, x4, #0x8
  407568:	cbz	x5, 4075c8 <__fxstatat@plt+0x5988>
  40756c:	ldr	x5, [x4]
  407570:	str	x5, [sp, #112]
  407574:	add	x4, x4, #0x8
  407578:	cbz	x5, 4075dc <__fxstatat@plt+0x599c>
  40757c:	ldr	x4, [x4]
  407580:	str	x4, [sp, #120]
  407584:	cmp	x4, #0x0
  407588:	cset	x5, ne  // ne = any
  40758c:	add	x5, x5, #0x9
  407590:	add	x4, sp, #0x30
  407594:	bl	406e38 <__fxstatat@plt+0x51f8>
  407598:	ldp	x29, x30, [sp], #288
  40759c:	ret
  4075a0:	add	x4, sp, #0x30
  4075a4:	mov	x5, #0x5                   	// #5
  4075a8:	bl	406e38 <__fxstatat@plt+0x51f8>
  4075ac:	ldp	x29, x30, [sp], #288
  4075b0:	ret
  4075b4:	add	x4, sp, #0x30
  4075b8:	mov	x5, #0x6                   	// #6
  4075bc:	bl	406e38 <__fxstatat@plt+0x51f8>
  4075c0:	ldp	x29, x30, [sp], #288
  4075c4:	ret
  4075c8:	add	x4, sp, #0x30
  4075cc:	mov	x5, #0x7                   	// #7
  4075d0:	bl	406e38 <__fxstatat@plt+0x51f8>
  4075d4:	ldp	x29, x30, [sp], #288
  4075d8:	ret
  4075dc:	add	x4, sp, #0x30
  4075e0:	mov	x5, #0x8                   	// #8
  4075e4:	bl	406e38 <__fxstatat@plt+0x51f8>
  4075e8:	ldp	x29, x30, [sp], #288
  4075ec:	ret
  4075f0:	mov	x5, #0x1                   	// #1
  4075f4:	b	407590 <__fxstatat@plt+0x5950>
  4075f8:	mov	x5, #0x0                   	// #0
  4075fc:	b	407590 <__fxstatat@plt+0x5950>
  407600:	stp	x29, x30, [sp, #-16]!
  407604:	mov	w2, #0x5                   	// #5
  407608:	adrp	x1, 40d000 <__fxstatat@plt+0xb3c0>
  40760c:	mov	x29, sp
  407610:	add	x1, x1, #0xc08
  407614:	mov	x0, #0x0                   	// #0
  407618:	bl	401b90 <dcgettext@plt>
  40761c:	mov	x1, x0
  407620:	adrp	x2, 40d000 <__fxstatat@plt+0xb3c0>
  407624:	mov	w0, #0x1                   	// #1
  407628:	add	x2, x2, #0xc20
  40762c:	bl	401960 <__printf_chk@plt>
  407630:	mov	w2, #0x5                   	// #5
  407634:	adrp	x1, 40d000 <__fxstatat@plt+0xb3c0>
  407638:	mov	x0, #0x0                   	// #0
  40763c:	add	x1, x1, #0xc38
  407640:	bl	401b90 <dcgettext@plt>
  407644:	mov	x1, x0
  407648:	adrp	x3, 40c000 <__fxstatat@plt+0xa3c0>
  40764c:	add	x3, x3, #0xc50
  407650:	adrp	x2, 40c000 <__fxstatat@plt+0xa3c0>
  407654:	mov	w0, #0x1                   	// #1
  407658:	add	x2, x2, #0xc78
  40765c:	bl	401960 <__printf_chk@plt>
  407660:	mov	w2, #0x5                   	// #5
  407664:	adrp	x1, 40d000 <__fxstatat@plt+0xb3c0>
  407668:	mov	x0, #0x0                   	// #0
  40766c:	add	x1, x1, #0xc50
  407670:	bl	401b90 <dcgettext@plt>
  407674:	ldp	x29, x30, [sp], #16
  407678:	adrp	x1, 421000 <__fxstatat@plt+0x1f3c0>
  40767c:	ldr	x1, [x1, #720]
  407680:	b	401ba0 <fputs_unlocked@plt>
  407684:	nop
  407688:	stp	x29, x30, [sp, #-32]!
  40768c:	umulh	x2, x0, x1
  407690:	mov	x29, sp
  407694:	str	x19, [sp, #16]
  407698:	mul	x19, x0, x1
  40769c:	cmp	x2, #0x0
  4076a0:	cset	x0, ne  // ne = any
  4076a4:	tbnz	x19, #63, 4076cc <__fxstatat@plt+0x5a8c>
  4076a8:	cbnz	x0, 4076cc <__fxstatat@plt+0x5a8c>
  4076ac:	mov	x0, x19
  4076b0:	bl	401910 <malloc@plt>
  4076b4:	cmp	x0, #0x0
  4076b8:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  4076bc:	b.ne	4076cc <__fxstatat@plt+0x5a8c>  // b.any
  4076c0:	ldr	x19, [sp, #16]
  4076c4:	ldp	x29, x30, [sp], #32
  4076c8:	ret
  4076cc:	bl	4079e8 <__fxstatat@plt+0x5da8>
  4076d0:	stp	x29, x30, [sp, #-32]!
  4076d4:	umulh	x4, x1, x2
  4076d8:	mov	x29, sp
  4076dc:	str	x19, [sp, #16]
  4076e0:	mul	x19, x1, x2
  4076e4:	cmp	x4, #0x0
  4076e8:	cset	x1, ne  // ne = any
  4076ec:	tbnz	x19, #63, 407734 <__fxstatat@plt+0x5af4>
  4076f0:	cbnz	x1, 407734 <__fxstatat@plt+0x5af4>
  4076f4:	cmp	x19, #0x0
  4076f8:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  4076fc:	b.ne	407720 <__fxstatat@plt+0x5ae0>  // b.any
  407700:	mov	x1, x19
  407704:	bl	4019c0 <realloc@plt>
  407708:	cmp	x0, #0x0
  40770c:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  407710:	b.ne	407734 <__fxstatat@plt+0x5af4>  // b.any
  407714:	ldr	x19, [sp, #16]
  407718:	ldp	x29, x30, [sp], #32
  40771c:	ret
  407720:	bl	401ad0 <free@plt>
  407724:	mov	x0, #0x0                   	// #0
  407728:	ldr	x19, [sp, #16]
  40772c:	ldp	x29, x30, [sp], #32
  407730:	ret
  407734:	bl	4079e8 <__fxstatat@plt+0x5da8>
  407738:	stp	x29, x30, [sp, #-32]!
  40773c:	mov	x4, x0
  407740:	mov	x29, sp
  407744:	ldr	x3, [x1]
  407748:	str	x19, [sp, #16]
  40774c:	cbz	x0, 40779c <__fxstatat@plt+0x5b5c>
  407750:	mov	x5, #0x5555555555555555    	// #6148914691236517205
  407754:	movk	x5, #0x5554
  407758:	udiv	x5, x5, x2
  40775c:	cmp	x5, x3
  407760:	b.ls	4077e8 <__fxstatat@plt+0x5ba8>  // b.plast
  407764:	add	x19, x3, #0x1
  407768:	add	x19, x19, x3, lsr #1
  40776c:	str	x19, [x1]
  407770:	mul	x19, x2, x19
  407774:	cbz	x19, 4077d4 <__fxstatat@plt+0x5b94>
  407778:	mov	x0, x4
  40777c:	mov	x1, x19
  407780:	bl	4019c0 <realloc@plt>
  407784:	cmp	x0, #0x0
  407788:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  40778c:	b.ne	4077e8 <__fxstatat@plt+0x5ba8>  // b.any
  407790:	ldr	x19, [sp, #16]
  407794:	ldp	x29, x30, [sp], #32
  407798:	ret
  40779c:	cbz	x3, 4077c0 <__fxstatat@plt+0x5b80>
  4077a0:	umulh	x0, x3, x2
  4077a4:	mul	x19, x3, x2
  4077a8:	cmp	x0, #0x0
  4077ac:	cset	x0, ne  // ne = any
  4077b0:	tbnz	x19, #63, 4077e8 <__fxstatat@plt+0x5ba8>
  4077b4:	cbnz	x0, 4077e8 <__fxstatat@plt+0x5ba8>
  4077b8:	str	x3, [x1]
  4077bc:	b	407778 <__fxstatat@plt+0x5b38>
  4077c0:	mov	x3, #0x80                  	// #128
  4077c4:	cmp	x2, x3
  4077c8:	udiv	x3, x3, x2
  4077cc:	cinc	x3, x3, hi  // hi = pmore
  4077d0:	b	4077a0 <__fxstatat@plt+0x5b60>
  4077d4:	bl	401ad0 <free@plt>
  4077d8:	mov	x0, #0x0                   	// #0
  4077dc:	ldr	x19, [sp, #16]
  4077e0:	ldp	x29, x30, [sp], #32
  4077e4:	ret
  4077e8:	bl	4079e8 <__fxstatat@plt+0x5da8>
  4077ec:	nop
  4077f0:	stp	x29, x30, [sp, #-32]!
  4077f4:	mov	x29, sp
  4077f8:	str	x19, [sp, #16]
  4077fc:	mov	x19, x0
  407800:	bl	401910 <malloc@plt>
  407804:	cmp	x0, #0x0
  407808:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  40780c:	b.ne	40781c <__fxstatat@plt+0x5bdc>  // b.any
  407810:	ldr	x19, [sp, #16]
  407814:	ldp	x29, x30, [sp], #32
  407818:	ret
  40781c:	bl	4079e8 <__fxstatat@plt+0x5da8>
  407820:	stp	x29, x30, [sp, #-32]!
  407824:	mov	x29, sp
  407828:	str	x19, [sp, #16]
  40782c:	mov	x19, x0
  407830:	bl	401910 <malloc@plt>
  407834:	cmp	x0, #0x0
  407838:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  40783c:	b.ne	40784c <__fxstatat@plt+0x5c0c>  // b.any
  407840:	ldr	x19, [sp, #16]
  407844:	ldp	x29, x30, [sp], #32
  407848:	ret
  40784c:	bl	4079e8 <__fxstatat@plt+0x5da8>
  407850:	stp	x29, x30, [sp, #-32]!
  407854:	cmp	x1, #0x0
  407858:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  40785c:	mov	x29, sp
  407860:	b.ne	407888 <__fxstatat@plt+0x5c48>  // b.any
  407864:	str	x19, [sp, #16]
  407868:	mov	x19, x1
  40786c:	bl	4019c0 <realloc@plt>
  407870:	cmp	x0, #0x0
  407874:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  407878:	b.ne	407898 <__fxstatat@plt+0x5c58>  // b.any
  40787c:	ldr	x19, [sp, #16]
  407880:	ldp	x29, x30, [sp], #32
  407884:	ret
  407888:	bl	401ad0 <free@plt>
  40788c:	mov	x0, #0x0                   	// #0
  407890:	ldp	x29, x30, [sp], #32
  407894:	ret
  407898:	bl	4079e8 <__fxstatat@plt+0x5da8>
  40789c:	nop
  4078a0:	stp	x29, x30, [sp, #-16]!
  4078a4:	mov	x2, x1
  4078a8:	mov	x29, sp
  4078ac:	ldr	x1, [x1]
  4078b0:	cbz	x0, 4078e0 <__fxstatat@plt+0x5ca0>
  4078b4:	mov	x3, #0x5555555555555555    	// #6148914691236517205
  4078b8:	movk	x3, #0x5553
  4078bc:	cmp	x1, x3
  4078c0:	b.hi	4078f4 <__fxstatat@plt+0x5cb4>  // b.pmore
  4078c4:	add	x3, x1, #0x1
  4078c8:	add	x1, x3, x1, lsr #1
  4078cc:	str	x1, [x2]
  4078d0:	bl	4019c0 <realloc@plt>
  4078d4:	cbz	x0, 4078f4 <__fxstatat@plt+0x5cb4>
  4078d8:	ldp	x29, x30, [sp], #16
  4078dc:	ret
  4078e0:	cmp	x1, #0x0
  4078e4:	cbnz	x1, 4078f0 <__fxstatat@plt+0x5cb0>
  4078e8:	mov	x1, #0x80                  	// #128
  4078ec:	b	4078cc <__fxstatat@plt+0x5c8c>
  4078f0:	b.ge	4078cc <__fxstatat@plt+0x5c8c>  // b.tcont
  4078f4:	bl	4079e8 <__fxstatat@plt+0x5da8>
  4078f8:	stp	x29, x30, [sp, #-32]!
  4078fc:	mov	x1, #0x1                   	// #1
  407900:	mov	x29, sp
  407904:	str	x19, [sp, #16]
  407908:	mov	x19, x0
  40790c:	bl	4019a0 <calloc@plt>
  407910:	cmp	x0, #0x0
  407914:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  407918:	b.ne	407928 <__fxstatat@plt+0x5ce8>  // b.any
  40791c:	ldr	x19, [sp, #16]
  407920:	ldp	x29, x30, [sp], #32
  407924:	ret
  407928:	bl	4079e8 <__fxstatat@plt+0x5da8>
  40792c:	nop
  407930:	umulh	x4, x0, x1
  407934:	stp	x29, x30, [sp, #-16]!
  407938:	mul	x2, x0, x1
  40793c:	cmp	x4, #0x0
  407940:	mov	x29, sp
  407944:	cset	x3, ne  // ne = any
  407948:	tbnz	x2, #63, 407960 <__fxstatat@plt+0x5d20>
  40794c:	cbnz	x3, 407960 <__fxstatat@plt+0x5d20>
  407950:	bl	4019a0 <calloc@plt>
  407954:	cbz	x0, 407960 <__fxstatat@plt+0x5d20>
  407958:	ldp	x29, x30, [sp], #16
  40795c:	ret
  407960:	bl	4079e8 <__fxstatat@plt+0x5da8>
  407964:	nop
  407968:	stp	x29, x30, [sp, #-32]!
  40796c:	mov	x29, sp
  407970:	stp	x19, x20, [sp, #16]
  407974:	mov	x19, x1
  407978:	mov	x20, x0
  40797c:	mov	x0, x1
  407980:	bl	401910 <malloc@plt>
  407984:	cmp	x0, #0x0
  407988:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  40798c:	b.ne	4079a4 <__fxstatat@plt+0x5d64>  // b.any
  407990:	mov	x2, x19
  407994:	mov	x1, x20
  407998:	ldp	x19, x20, [sp, #16]
  40799c:	ldp	x29, x30, [sp], #32
  4079a0:	b	4017f0 <memcpy@plt>
  4079a4:	bl	4079e8 <__fxstatat@plt+0x5da8>
  4079a8:	stp	x29, x30, [sp, #-32]!
  4079ac:	mov	x29, sp
  4079b0:	stp	x19, x20, [sp, #16]
  4079b4:	mov	x20, x0
  4079b8:	bl	401830 <strlen@plt>
  4079bc:	add	x19, x0, #0x1
  4079c0:	mov	x0, x19
  4079c4:	bl	401910 <malloc@plt>
  4079c8:	cbz	x0, 4079e0 <__fxstatat@plt+0x5da0>
  4079cc:	mov	x2, x19
  4079d0:	mov	x1, x20
  4079d4:	ldp	x19, x20, [sp, #16]
  4079d8:	ldp	x29, x30, [sp], #32
  4079dc:	b	4017f0 <memcpy@plt>
  4079e0:	bl	4079e8 <__fxstatat@plt+0x5da8>
  4079e4:	nop
  4079e8:	stp	x29, x30, [sp, #-32]!
  4079ec:	adrp	x0, 421000 <__fxstatat@plt+0x1f3c0>
  4079f0:	mov	w2, #0x5                   	// #5
  4079f4:	mov	x29, sp
  4079f8:	str	x19, [sp, #16]
  4079fc:	adrp	x1, 40d000 <__fxstatat@plt+0xb3c0>
  407a00:	ldr	w19, [x0, #592]
  407a04:	add	x1, x1, #0xcd0
  407a08:	mov	x0, #0x0                   	// #0
  407a0c:	bl	401b90 <dcgettext@plt>
  407a10:	adrp	x2, 40d000 <__fxstatat@plt+0xb3c0>
  407a14:	mov	x3, x0
  407a18:	add	x2, x2, #0x1a8
  407a1c:	mov	w0, w19
  407a20:	mov	w1, #0x0                   	// #0
  407a24:	bl	401850 <error@plt>
  407a28:	bl	401a30 <abort@plt>
  407a2c:	nop
  407a30:	stp	x29, x30, [sp, #-16]!
  407a34:	orr	w1, w1, #0x200
  407a38:	mov	x29, sp
  407a3c:	bl	409428 <__fxstatat@plt+0x77e8>
  407a40:	cbz	x0, 407a4c <__fxstatat@plt+0x5e0c>
  407a44:	ldp	x29, x30, [sp], #16
  407a48:	ret
  407a4c:	bl	401bf0 <__errno_location@plt>
  407a50:	ldr	w0, [x0]
  407a54:	cmp	w0, #0x16
  407a58:	b.eq	407a60 <__fxstatat@plt+0x5e20>  // b.none
  407a5c:	bl	4079e8 <__fxstatat@plt+0x5da8>
  407a60:	adrp	x3, 40d000 <__fxstatat@plt+0xb3c0>
  407a64:	adrp	x1, 40d000 <__fxstatat@plt+0xb3c0>
  407a68:	adrp	x0, 40d000 <__fxstatat@plt+0xb3c0>
  407a6c:	add	x3, x3, #0xd08
  407a70:	add	x1, x1, #0xce8
  407a74:	add	x0, x0, #0xcf8
  407a78:	mov	w2, #0x29                  	// #41
  407a7c:	bl	401be0 <__assert_fail@plt>
  407a80:	ldr	w0, [x0, #72]
  407a84:	mov	w2, #0x11                  	// #17
  407a88:	and	w0, w0, w2
  407a8c:	cmp	w0, #0x10
  407a90:	b.eq	407ab4 <__fxstatat@plt+0x5e74>  // b.none
  407a94:	cmp	w0, w2
  407a98:	mov	w0, #0x0                   	// #0
  407a9c:	b.eq	407aa4 <__fxstatat@plt+0x5e64>  // b.none
  407aa0:	ret
  407aa4:	ldr	x0, [x1, #88]
  407aa8:	cmp	x0, #0x0
  407aac:	cset	w0, ne  // ne = any
  407ab0:	ret
  407ab4:	mov	w0, #0x1                   	// #1
  407ab8:	ret
  407abc:	nop
  407ac0:	stp	x29, x30, [sp, #-112]!
  407ac4:	cmp	w2, #0x24
  407ac8:	mov	x29, sp
  407acc:	stp	x19, x20, [sp, #16]
  407ad0:	stp	x21, x22, [sp, #32]
  407ad4:	stp	x23, x24, [sp, #48]
  407ad8:	stp	x25, x26, [sp, #64]
  407adc:	b.hi	407f50 <__fxstatat@plt+0x6310>  // b.pmore
  407ae0:	cmp	x1, #0x0
  407ae4:	mov	x19, x0
  407ae8:	add	x0, sp, #0x68
  407aec:	mov	w24, w2
  407af0:	mov	x21, x3
  407af4:	mov	x20, x4
  407af8:	csel	x23, x0, x1, eq  // eq = none
  407afc:	bl	401bf0 <__errno_location@plt>
  407b00:	str	wzr, [x0]
  407b04:	mov	x22, x0
  407b08:	bl	401ab0 <__ctype_b_loc@plt>
  407b0c:	ldrb	w5, [x19]
  407b10:	ldr	x6, [x0]
  407b14:	ubfiz	x0, x5, #1, #8
  407b18:	ldrh	w0, [x6, x0]
  407b1c:	tbz	w0, #13, 407b38 <__fxstatat@plt+0x5ef8>
  407b20:	mov	x3, x19
  407b24:	nop
  407b28:	ldrb	w5, [x3, #1]!
  407b2c:	ubfiz	x4, x5, #1, #8
  407b30:	ldrh	w4, [x6, x4]
  407b34:	tbnz	w4, #13, 407b28 <__fxstatat@plt+0x5ee8>
  407b38:	cmp	w5, #0x2d
  407b3c:	b.eq	407bb4 <__fxstatat@plt+0x5f74>  // b.none
  407b40:	mov	w2, w24
  407b44:	mov	x1, x23
  407b48:	mov	x0, x19
  407b4c:	bl	401820 <strtoul@plt>
  407b50:	ldr	x25, [x23]
  407b54:	mov	x24, x0
  407b58:	cmp	x25, x19
  407b5c:	b.eq	407ba8 <__fxstatat@plt+0x5f68>  // b.none
  407b60:	ldr	w0, [x22]
  407b64:	cbz	w0, 407ba0 <__fxstatat@plt+0x5f60>
  407b68:	cmp	w0, #0x22
  407b6c:	mov	w26, #0x1                   	// #1
  407b70:	b.ne	407bb4 <__fxstatat@plt+0x5f74>  // b.any
  407b74:	cbz	x20, 407b80 <__fxstatat@plt+0x5f40>
  407b78:	ldrb	w22, [x25]
  407b7c:	cbnz	w22, 407c78 <__fxstatat@plt+0x6038>
  407b80:	str	x24, [x21]
  407b84:	mov	w0, w26
  407b88:	ldp	x19, x20, [sp, #16]
  407b8c:	ldp	x21, x22, [sp, #32]
  407b90:	ldp	x23, x24, [sp, #48]
  407b94:	ldp	x25, x26, [sp, #64]
  407b98:	ldp	x29, x30, [sp], #112
  407b9c:	ret
  407ba0:	mov	w26, #0x0                   	// #0
  407ba4:	b	407b74 <__fxstatat@plt+0x5f34>
  407ba8:	cbz	x20, 407bb4 <__fxstatat@plt+0x5f74>
  407bac:	ldrb	w22, [x19]
  407bb0:	cbnz	w22, 407bd4 <__fxstatat@plt+0x5f94>
  407bb4:	mov	w26, #0x4                   	// #4
  407bb8:	mov	w0, w26
  407bbc:	ldp	x19, x20, [sp, #16]
  407bc0:	ldp	x21, x22, [sp, #32]
  407bc4:	ldp	x23, x24, [sp, #48]
  407bc8:	ldp	x25, x26, [sp, #64]
  407bcc:	ldp	x29, x30, [sp], #112
  407bd0:	ret
  407bd4:	mov	w1, w22
  407bd8:	mov	x0, x20
  407bdc:	mov	w26, #0x0                   	// #0
  407be0:	mov	x24, #0x1                   	// #1
  407be4:	bl	401b00 <strchr@plt>
  407be8:	cbz	x0, 407bb4 <__fxstatat@plt+0x5f74>
  407bec:	sub	w2, w22, #0x45
  407bf0:	and	w2, w2, #0xff
  407bf4:	cmp	w2, #0x2f
  407bf8:	b.hi	407c90 <__fxstatat@plt+0x6050>  // b.pmore
  407bfc:	mov	x6, #0x8945                	// #35141
  407c00:	mov	x5, #0x1                   	// #1
  407c04:	movk	x6, #0x30, lsl #16
  407c08:	lsl	x2, x5, x2
  407c0c:	movk	x6, #0x8144, lsl #32
  407c10:	mov	x19, #0x400                 	// #1024
  407c14:	tst	x2, x6
  407c18:	b.ne	407dd4 <__fxstatat@plt+0x6194>  // b.any
  407c1c:	cmp	w22, #0x5a
  407c20:	b.eq	407cd8 <__fxstatat@plt+0x6098>  // b.none
  407c24:	b.hi	407cf4 <__fxstatat@plt+0x60b4>  // b.pmore
  407c28:	cmp	w22, #0x4d
  407c2c:	b.eq	407db4 <__fxstatat@plt+0x6174>  // b.none
  407c30:	b.hi	407cbc <__fxstatat@plt+0x607c>  // b.pmore
  407c34:	cmp	w22, #0x45
  407c38:	b.eq	407f18 <__fxstatat@plt+0x62d8>  // b.none
  407c3c:	b.ls	407c9c <__fxstatat@plt+0x605c>  // b.plast
  407c40:	cmp	w22, #0x47
  407c44:	b.eq	407d10 <__fxstatat@plt+0x60d0>  // b.none
  407c48:	cmp	w22, #0x4b
  407c4c:	b.ne	407c88 <__fxstatat@plt+0x6048>  // b.any
  407c50:	umulh	x0, x24, x19
  407c54:	cbnz	x0, 407dc8 <__fxstatat@plt+0x6188>
  407c58:	mul	x24, x24, x19
  407c5c:	add	x0, x25, x5
  407c60:	str	x0, [x23]
  407c64:	orr	w0, w26, #0x2
  407c68:	ldrb	w1, [x25, x5]
  407c6c:	cmp	w1, #0x0
  407c70:	csel	w26, w0, w26, ne  // ne = any
  407c74:	b	407b80 <__fxstatat@plt+0x5f40>
  407c78:	mov	w1, w22
  407c7c:	mov	x0, x20
  407c80:	bl	401b00 <strchr@plt>
  407c84:	cbnz	x0, 407bec <__fxstatat@plt+0x5fac>
  407c88:	orr	w26, w26, #0x2
  407c8c:	b	407b80 <__fxstatat@plt+0x5f40>
  407c90:	mov	x19, #0x400                 	// #1024
  407c94:	mov	x5, #0x1                   	// #1
  407c98:	b	407c1c <__fxstatat@plt+0x5fdc>
  407c9c:	cmp	w22, #0x42
  407ca0:	b.ne	407c88 <__fxstatat@plt+0x6048>  // b.any
  407ca4:	lsr	x0, x24, #54
  407ca8:	lsl	x24, x24, #10
  407cac:	cmp	x0, #0x0
  407cb0:	csinc	w26, w26, wzr, eq  // eq = none
  407cb4:	csinv	x24, x24, xzr, eq  // eq = none
  407cb8:	b	407c5c <__fxstatat@plt+0x601c>
  407cbc:	cmp	w22, #0x54
  407cc0:	b.eq	407d9c <__fxstatat@plt+0x615c>  // b.none
  407cc4:	cmp	w22, #0x59
  407cc8:	b.ne	407d88 <__fxstatat@plt+0x6148>  // b.any
  407ccc:	umulh	x0, x24, x19
  407cd0:	cbnz	x0, 407f20 <__fxstatat@plt+0x62e0>
  407cd4:	mul	x24, x19, x24
  407cd8:	umulh	x0, x24, x19
  407cdc:	cbnz	x0, 407f20 <__fxstatat@plt+0x62e0>
  407ce0:	mul	x24, x19, x24
  407ce4:	umulh	x0, x24, x19
  407ce8:	cbnz	x0, 407f20 <__fxstatat@plt+0x62e0>
  407cec:	mul	x24, x19, x24
  407cf0:	b	407d90 <__fxstatat@plt+0x6150>
  407cf4:	cmp	w22, #0x6b
  407cf8:	b.eq	407c50 <__fxstatat@plt+0x6010>  // b.none
  407cfc:	b.hi	407d60 <__fxstatat@plt+0x6120>  // b.pmore
  407d00:	cmp	w22, #0x63
  407d04:	b.eq	407c5c <__fxstatat@plt+0x601c>  // b.none
  407d08:	cmp	w22, #0x67
  407d0c:	b.ne	407d40 <__fxstatat@plt+0x6100>  // b.any
  407d10:	umulh	x0, x24, x19
  407d14:	cbnz	x0, 407f20 <__fxstatat@plt+0x62e0>
  407d18:	mul	x24, x24, x19
  407d1c:	umulh	x0, x24, x19
  407d20:	cbnz	x0, 407f20 <__fxstatat@plt+0x62e0>
  407d24:	mul	x24, x24, x19
  407d28:	umulh	x0, x24, x19
  407d2c:	cbnz	x0, 407f20 <__fxstatat@plt+0x62e0>
  407d30:	mov	w0, #0x0                   	// #0
  407d34:	mul	x24, x24, x19
  407d38:	orr	w26, w26, w0
  407d3c:	b	407c5c <__fxstatat@plt+0x601c>
  407d40:	cmp	w22, #0x62
  407d44:	b.ne	407c88 <__fxstatat@plt+0x6048>  // b.any
  407d48:	lsr	x0, x24, #55
  407d4c:	lsl	x24, x24, #9
  407d50:	cmp	x0, #0x0
  407d54:	csinc	w26, w26, wzr, eq  // eq = none
  407d58:	csinv	x24, x24, xzr, eq  // eq = none
  407d5c:	b	407c5c <__fxstatat@plt+0x601c>
  407d60:	cmp	w22, #0x74
  407d64:	b.eq	407d9c <__fxstatat@plt+0x615c>  // b.none
  407d68:	cmp	w22, #0x77
  407d6c:	b.ne	407dac <__fxstatat@plt+0x616c>  // b.any
  407d70:	lsr	x0, x24, #63
  407d74:	lsl	x24, x24, #1
  407d78:	cmp	x0, #0x0
  407d7c:	csinc	w26, w26, wzr, eq  // eq = none
  407d80:	csinv	x24, x24, xzr, eq  // eq = none
  407d84:	b	407c5c <__fxstatat@plt+0x601c>
  407d88:	cmp	w22, #0x50
  407d8c:	b.ne	407c88 <__fxstatat@plt+0x6048>  // b.any
  407d90:	umulh	x0, x24, x19
  407d94:	cbnz	x0, 407f20 <__fxstatat@plt+0x62e0>
  407d98:	mul	x24, x24, x19
  407d9c:	umulh	x0, x24, x19
  407da0:	cbnz	x0, 407f20 <__fxstatat@plt+0x62e0>
  407da4:	mul	x24, x24, x19
  407da8:	b	407d10 <__fxstatat@plt+0x60d0>
  407dac:	cmp	w22, #0x6d
  407db0:	b.ne	407c88 <__fxstatat@plt+0x6048>  // b.any
  407db4:	umulh	x0, x24, x19
  407db8:	cbnz	x0, 407dc8 <__fxstatat@plt+0x6188>
  407dbc:	mul	x24, x19, x24
  407dc0:	umulh	x0, x24, x19
  407dc4:	cbz	x0, 407c58 <__fxstatat@plt+0x6018>
  407dc8:	mov	w26, #0x1                   	// #1
  407dcc:	mov	x24, #0xffffffffffffffff    	// #-1
  407dd0:	b	407c5c <__fxstatat@plt+0x601c>
  407dd4:	mov	x0, x20
  407dd8:	mov	w1, #0x30                  	// #48
  407ddc:	str	x5, [sp, #88]
  407de0:	bl	401b00 <strchr@plt>
  407de4:	ldr	x5, [sp, #88]
  407de8:	cbz	x0, 407c1c <__fxstatat@plt+0x5fdc>
  407dec:	ldrb	w0, [x25, #1]
  407df0:	cmp	w0, #0x44
  407df4:	b.eq	407e5c <__fxstatat@plt+0x621c>  // b.none
  407df8:	cmp	w0, #0x69
  407dfc:	b.eq	407e48 <__fxstatat@plt+0x6208>  // b.none
  407e00:	cmp	w0, #0x42
  407e04:	b.eq	407e5c <__fxstatat@plt+0x621c>  // b.none
  407e08:	cmp	w22, #0x5a
  407e0c:	b.eq	407cd8 <__fxstatat@plt+0x6098>  // b.none
  407e10:	b.hi	407e98 <__fxstatat@plt+0x6258>  // b.pmore
  407e14:	cmp	w22, #0x4d
  407e18:	b.eq	407db4 <__fxstatat@plt+0x6174>  // b.none
  407e1c:	b.hi	407e7c <__fxstatat@plt+0x623c>  // b.pmore
  407e20:	cmp	w22, #0x45
  407e24:	b.eq	407f10 <__fxstatat@plt+0x62d0>  // b.none
  407e28:	b.ls	407e68 <__fxstatat@plt+0x6228>  // b.plast
  407e2c:	cmp	w22, #0x47
  407e30:	b.eq	407f30 <__fxstatat@plt+0x62f0>  // b.none
  407e34:	cmp	w22, #0x4b
  407e38:	b.ne	407c88 <__fxstatat@plt+0x6048>  // b.any
  407e3c:	mov	x5, #0x1                   	// #1
  407e40:	mov	x19, #0x400                 	// #1024
  407e44:	b	407c50 <__fxstatat@plt+0x6010>
  407e48:	ldrb	w1, [x25, #2]
  407e4c:	mov	x0, #0x3                   	// #3
  407e50:	cmp	w1, #0x42
  407e54:	csel	x5, x5, x0, ne  // ne = any
  407e58:	b	407c1c <__fxstatat@plt+0x5fdc>
  407e5c:	mov	x19, #0x3e8                 	// #1000
  407e60:	mov	x5, #0x2                   	// #2
  407e64:	b	407c1c <__fxstatat@plt+0x5fdc>
  407e68:	cmp	w22, #0x42
  407e6c:	mov	x5, #0x1                   	// #1
  407e70:	b.eq	407ca4 <__fxstatat@plt+0x6064>  // b.none
  407e74:	orr	w26, w26, #0x2
  407e78:	b	407b80 <__fxstatat@plt+0x5f40>
  407e7c:	cmp	w22, #0x54
  407e80:	b.eq	407f44 <__fxstatat@plt+0x6304>  // b.none
  407e84:	cmp	w22, #0x59
  407e88:	b.ne	407ec4 <__fxstatat@plt+0x6284>  // b.any
  407e8c:	mov	x5, #0x1                   	// #1
  407e90:	mov	x19, #0x400                 	// #1024
  407e94:	b	407ccc <__fxstatat@plt+0x608c>
  407e98:	cmp	w22, #0x67
  407e9c:	b.eq	407d10 <__fxstatat@plt+0x60d0>  // b.none
  407ea0:	b.ls	407ef4 <__fxstatat@plt+0x62b4>  // b.plast
  407ea4:	cmp	w22, #0x74
  407ea8:	b.eq	407f44 <__fxstatat@plt+0x6304>  // b.none
  407eac:	b.ls	407ed8 <__fxstatat@plt+0x6298>  // b.plast
  407eb0:	cmp	w22, #0x77
  407eb4:	mov	x5, #0x1                   	// #1
  407eb8:	b.eq	407d70 <__fxstatat@plt+0x6130>  // b.none
  407ebc:	orr	w26, w26, #0x2
  407ec0:	b	407b80 <__fxstatat@plt+0x5f40>
  407ec4:	cmp	w22, #0x50
  407ec8:	b.ne	407c88 <__fxstatat@plt+0x6048>  // b.any
  407ecc:	mov	x5, #0x1                   	// #1
  407ed0:	mov	x19, #0x400                 	// #1024
  407ed4:	b	407d90 <__fxstatat@plt+0x6150>
  407ed8:	cmp	w22, #0x6b
  407edc:	b.eq	407e3c <__fxstatat@plt+0x61fc>  // b.none
  407ee0:	cmp	w22, #0x6d
  407ee4:	b.ne	407c88 <__fxstatat@plt+0x6048>  // b.any
  407ee8:	mov	x5, #0x1                   	// #1
  407eec:	mov	x19, #0x400                 	// #1024
  407ef0:	b	407db4 <__fxstatat@plt+0x6174>
  407ef4:	cmp	w22, #0x62
  407ef8:	b.eq	407f3c <__fxstatat@plt+0x62fc>  // b.none
  407efc:	cmp	w22, #0x63
  407f00:	mov	x5, #0x1                   	// #1
  407f04:	b.eq	407c5c <__fxstatat@plt+0x601c>  // b.none
  407f08:	orr	w26, w26, #0x2
  407f0c:	b	407b80 <__fxstatat@plt+0x5f40>
  407f10:	mov	x5, #0x1                   	// #1
  407f14:	mov	x19, #0x400                 	// #1024
  407f18:	umulh	x0, x24, x19
  407f1c:	cbz	x0, 407cec <__fxstatat@plt+0x60ac>
  407f20:	mov	w0, #0x1                   	// #1
  407f24:	mov	x24, #0xffffffffffffffff    	// #-1
  407f28:	orr	w26, w26, w0
  407f2c:	b	407c5c <__fxstatat@plt+0x601c>
  407f30:	mov	x5, #0x1                   	// #1
  407f34:	mov	x19, #0x400                 	// #1024
  407f38:	b	407d10 <__fxstatat@plt+0x60d0>
  407f3c:	mov	x5, #0x1                   	// #1
  407f40:	b	407d48 <__fxstatat@plt+0x6108>
  407f44:	mov	x5, #0x1                   	// #1
  407f48:	mov	x19, #0x400                 	// #1024
  407f4c:	b	407d9c <__fxstatat@plt+0x615c>
  407f50:	adrp	x3, 40d000 <__fxstatat@plt+0xb3c0>
  407f54:	adrp	x1, 40d000 <__fxstatat@plt+0xb3c0>
  407f58:	adrp	x0, 40d000 <__fxstatat@plt+0xb3c0>
  407f5c:	add	x3, x3, #0xd50
  407f60:	add	x1, x1, #0xd18
  407f64:	add	x0, x0, #0xd28
  407f68:	mov	w2, #0x54                  	// #84
  407f6c:	bl	401be0 <__assert_fail@plt>
  407f70:	ldr	x3, [x0, #8]
  407f74:	ldr	x2, [x1, #8]
  407f78:	cmp	x3, x2
  407f7c:	b.eq	407f88 <__fxstatat@plt+0x6348>  // b.none
  407f80:	mov	w0, #0x0                   	// #0
  407f84:	ret
  407f88:	ldr	x2, [x0]
  407f8c:	ldr	x0, [x1]
  407f90:	cmp	x2, x0
  407f94:	cset	w0, eq  // eq = none
  407f98:	ret
  407f9c:	nop
  407fa0:	ldr	x0, [x0, #8]
  407fa4:	udiv	x2, x0, x1
  407fa8:	msub	x0, x2, x1, x0
  407fac:	ret
  407fb0:	ldr	x0, [x0]
  407fb4:	udiv	x2, x0, x1
  407fb8:	msub	x0, x2, x1, x0
  407fbc:	ret
  407fc0:	ldr	x2, [x0]
  407fc4:	ldr	x0, [x1]
  407fc8:	cmp	x2, x0
  407fcc:	cset	w0, eq  // eq = none
  407fd0:	ret
  407fd4:	nop
  407fd8:	ldr	x2, [x0]
  407fdc:	mov	w3, #0xffffffff            	// #-1
  407fe0:	ldr	x0, [x1]
  407fe4:	ldr	x2, [x2, #128]
  407fe8:	ldr	x1, [x0, #128]
  407fec:	cmp	x2, x1
  407ff0:	cset	w0, hi  // hi = pmore
  407ff4:	csel	w0, w0, w3, cs  // cs = hs, nlast
  407ff8:	ret
  407ffc:	nop
  408000:	stp	x29, x30, [sp, #-48]!
  408004:	mov	x29, sp
  408008:	stp	x19, x20, [sp, #16]
  40800c:	mov	x19, x1
  408010:	mov	x20, x2
  408014:	stp	x21, x22, [sp, #32]
  408018:	mov	x21, x0
  40801c:	ldr	x1, [x0, #56]
  408020:	ldr	x0, [x0, #16]
  408024:	cmp	x1, x2
  408028:	ldr	x22, [x21, #64]
  40802c:	b.cs	408054 <__fxstatat@plt+0x6414>  // b.hs, b.nlast
  408030:	add	x1, x2, #0x28
  408034:	str	x1, [x21, #56]
  408038:	mov	x2, #0x1fffffffffffffff    	// #2305843009213693951
  40803c:	cmp	x1, x2
  408040:	b.hi	4080c4 <__fxstatat@plt+0x6484>  // b.pmore
  408044:	lsl	x1, x1, #3
  408048:	bl	4019c0 <realloc@plt>
  40804c:	cbz	x0, 4080c0 <__fxstatat@plt+0x6480>
  408050:	str	x0, [x21, #16]
  408054:	mov	x1, x0
  408058:	cbz	x19, 40806c <__fxstatat@plt+0x642c>
  40805c:	nop
  408060:	str	x19, [x1], #8
  408064:	ldr	x19, [x19, #16]
  408068:	cbnz	x19, 408060 <__fxstatat@plt+0x6420>
  40806c:	mov	x3, x22
  408070:	mov	x1, x20
  408074:	mov	x2, #0x8                   	// #8
  408078:	bl	401890 <qsort@plt>
  40807c:	ldr	x2, [x21, #16]
  408080:	subs	x3, x20, #0x1
  408084:	mov	x1, x2
  408088:	ldr	x0, [x2]
  40808c:	b.eq	4080e4 <__fxstatat@plt+0x64a4>  // b.none
  408090:	ldr	x4, [x1]
  408094:	subs	x3, x3, #0x1
  408098:	ldr	x5, [x1, #8]!
  40809c:	str	x5, [x4, #16]
  4080a0:	b.ne	408090 <__fxstatat@plt+0x6450>  // b.any
  4080a4:	add	x20, x2, x20, lsl #3
  4080a8:	ldur	x1, [x20, #-8]
  4080ac:	str	xzr, [x1, #16]
  4080b0:	ldp	x19, x20, [sp, #16]
  4080b4:	ldp	x21, x22, [sp, #32]
  4080b8:	ldp	x29, x30, [sp], #48
  4080bc:	ret
  4080c0:	ldr	x0, [x21, #16]
  4080c4:	bl	401ad0 <free@plt>
  4080c8:	str	xzr, [x21, #16]
  4080cc:	mov	x0, x19
  4080d0:	str	xzr, [x21, #56]
  4080d4:	ldp	x19, x20, [sp, #16]
  4080d8:	ldp	x21, x22, [sp, #32]
  4080dc:	ldp	x29, x30, [sp], #48
  4080e0:	ret
  4080e4:	mov	x1, x0
  4080e8:	b	4080ac <__fxstatat@plt+0x646c>
  4080ec:	nop
  4080f0:	stp	x29, x30, [sp, #-48]!
  4080f4:	and	w3, w3, #0xff
  4080f8:	mov	x29, sp
  4080fc:	ldr	x5, [x2, #88]
  408100:	stp	x19, x20, [sp, #16]
  408104:	ldr	w4, [x1]
  408108:	str	x21, [sp, #32]
  40810c:	mov	x19, x2
  408110:	mov	x21, x1
  408114:	add	x20, x2, #0x78
  408118:	ldr	x1, [x2, #48]
  40811c:	cbnz	x5, 408174 <__fxstatat@plt+0x6534>
  408120:	tbz	w4, #0, 408174 <__fxstatat@plt+0x6534>
  408124:	mov	x2, x20
  408128:	mov	w0, #0x0                   	// #0
  40812c:	bl	401c00 <__xstat@plt>
  408130:	cbz	w0, 40819c <__fxstatat@plt+0x655c>
  408134:	bl	401bf0 <__errno_location@plt>
  408138:	mov	x21, x0
  40813c:	ldr	w0, [x0]
  408140:	cmp	w0, #0x2
  408144:	b.ne	4081dc <__fxstatat@plt+0x659c>  // b.any
  408148:	ldr	x1, [x19, #48]
  40814c:	mov	x2, x20
  408150:	mov	w0, #0x0                   	// #0
  408154:	bl	401b70 <__lxstat@plt>
  408158:	cbnz	w0, 408280 <__fxstatat@plt+0x6640>
  40815c:	str	wzr, [x21]
  408160:	mov	w0, #0xd                   	// #13
  408164:	ldp	x19, x20, [sp, #16]
  408168:	ldr	x21, [sp, #32]
  40816c:	ldp	x29, x30, [sp], #48
  408170:	ret
  408174:	tst	x4, #0x2
  408178:	ccmp	w3, #0x0, #0x0, eq  // eq = none
  40817c:	b.ne	408124 <__fxstatat@plt+0x64e4>  // b.any
  408180:	mov	x2, x1
  408184:	mov	x3, x20
  408188:	mov	w1, w0
  40818c:	mov	w4, #0x100                 	// #256
  408190:	mov	w0, #0x0                   	// #0
  408194:	bl	401c40 <__fxstatat@plt>
  408198:	cbnz	w0, 4081d4 <__fxstatat@plt+0x6594>
  40819c:	ldr	w0, [x20, #16]
  4081a0:	and	w0, w0, #0xf000
  4081a4:	cmp	w0, #0x4, lsl #12
  4081a8:	b.eq	408214 <__fxstatat@plt+0x65d4>  // b.none
  4081ac:	cmp	w0, #0xa, lsl #12
  4081b0:	b.eq	408290 <__fxstatat@plt+0x6650>  // b.none
  4081b4:	cmp	w0, #0x8, lsl #12
  4081b8:	mov	w1, #0x8                   	// #8
  4081bc:	mov	w0, #0x3                   	// #3
  4081c0:	csel	w0, w0, w1, ne  // ne = any
  4081c4:	ldp	x19, x20, [sp, #16]
  4081c8:	ldr	x21, [sp, #32]
  4081cc:	ldp	x29, x30, [sp], #48
  4081d0:	ret
  4081d4:	bl	401bf0 <__errno_location@plt>
  4081d8:	ldr	w0, [x0]
  4081dc:	str	w0, [x19, #64]
  4081e0:	mov	w0, #0xa                   	// #10
  4081e4:	stp	xzr, xzr, [x19, #120]
  4081e8:	stp	xzr, xzr, [x20, #16]
  4081ec:	stp	xzr, xzr, [x20, #32]
  4081f0:	stp	xzr, xzr, [x20, #48]
  4081f4:	stp	xzr, xzr, [x20, #64]
  4081f8:	stp	xzr, xzr, [x20, #80]
  4081fc:	stp	xzr, xzr, [x20, #96]
  408200:	stp	xzr, xzr, [x20, #112]
  408204:	ldp	x19, x20, [sp, #16]
  408208:	ldr	x21, [sp, #32]
  40820c:	ldp	x29, x30, [sp], #48
  408210:	ret
  408214:	ldr	w1, [x20, #20]
  408218:	cmp	w1, #0x1
  40821c:	b.ls	408288 <__fxstatat@plt+0x6648>  // b.plast
  408220:	ldr	x0, [x19, #88]
  408224:	cmp	x0, #0x0
  408228:	b.le	408288 <__fxstatat@plt+0x6648>
  40822c:	ldr	w2, [x21]
  408230:	sub	w0, w1, #0x2
  408234:	tst	x2, #0x20
  408238:	csel	w1, w0, w1, eq  // eq = none
  40823c:	ldrb	w2, [x19, #248]
  408240:	mov	w0, #0x1                   	// #1
  408244:	str	w1, [x19, #104]
  408248:	cmp	w2, #0x2e
  40824c:	b.ne	4081c4 <__fxstatat@plt+0x6584>  // b.any
  408250:	ldrb	w1, [x19, #249]
  408254:	cbz	w1, 40826c <__fxstatat@plt+0x662c>
  408258:	ldr	w1, [x19, #248]
  40825c:	mov	w2, #0x2e00                	// #11776
  408260:	and	w1, w1, #0xffff00
  408264:	cmp	w1, w2
  408268:	b.ne	4081c4 <__fxstatat@plt+0x6584>  // b.any
  40826c:	ldr	x1, [x19, #88]
  408270:	mov	w0, #0x5                   	// #5
  408274:	cmp	x1, #0x0
  408278:	csinc	w0, w0, wzr, ne  // ne = any
  40827c:	b	4081c4 <__fxstatat@plt+0x6584>
  408280:	ldr	w0, [x21]
  408284:	b	4081dc <__fxstatat@plt+0x659c>
  408288:	mov	w1, #0xffffffff            	// #-1
  40828c:	b	40823c <__fxstatat@plt+0x65fc>
  408290:	mov	w0, #0xc                   	// #12
  408294:	b	4081c4 <__fxstatat@plt+0x6584>
  408298:	stp	x29, x30, [sp, #-48]!
  40829c:	mov	w3, #0x102                 	// #258
  4082a0:	tst	w0, w3
  4082a4:	mov	x29, sp
  4082a8:	b.ne	4082e0 <__fxstatat@plt+0x66a0>  // b.any
  4082ac:	ldr	x0, [x2, #8]
  4082b0:	cbz	x0, 4082d8 <__fxstatat@plt+0x6698>
  4082b4:	ldr	x3, [x0, #88]
  4082b8:	tbnz	x3, #63, 4082d8 <__fxstatat@plt+0x6698>
  4082bc:	ldr	x1, [x1]
  4082c0:	ldr	x3, [x1, #16]
  4082c4:	cbz	x3, 408324 <__fxstatat@plt+0x66e4>
  4082c8:	ldr	x4, [x1]
  4082cc:	ldr	x3, [x2, #128]
  4082d0:	cmp	x4, x3
  4082d4:	b.eq	408304 <__fxstatat@plt+0x66c4>  // b.none
  4082d8:	ldp	x29, x30, [sp], #48
  4082dc:	ret
  4082e0:	ldr	x0, [x1]
  4082e4:	add	x1, sp, #0x10
  4082e8:	ldur	q0, [x2, #120]
  4082ec:	str	q0, [sp, #16]
  4082f0:	bl	40b998 <__fxstatat@plt+0x9d58>
  4082f4:	cbz	x0, 408324 <__fxstatat@plt+0x66e4>
  4082f8:	bl	401ad0 <free@plt>
  4082fc:	ldp	x29, x30, [sp], #48
  408300:	ret
  408304:	ldr	x3, [x1, #8]
  408308:	ldr	x2, [x2, #120]
  40830c:	cmp	x3, x2
  408310:	b.ne	4082d8 <__fxstatat@plt+0x6698>  // b.any
  408314:	ldur	q0, [x0, #120]
  408318:	ext	v0.16b, v0.16b, v0.16b, #8
  40831c:	str	q0, [x1]
  408320:	b	4082d8 <__fxstatat@plt+0x6698>
  408324:	bl	401a30 <abort@plt>
  408328:	stp	x29, x30, [sp, #-48]!
  40832c:	mov	x29, sp
  408330:	stp	x19, x20, [sp, #16]
  408334:	mov	x19, x0
  408338:	add	x20, x0, #0x60
  40833c:	ldr	w0, [x0, #72]
  408340:	str	x21, [sp, #32]
  408344:	mov	w21, #0x0                   	// #0
  408348:	tbnz	w0, #2, 408390 <__fxstatat@plt+0x6750>
  40834c:	tbz	w0, #9, 4083c4 <__fxstatat@plt+0x6784>
  408350:	ldr	w1, [x19, #44]
  408354:	and	w21, w0, #0x4
  408358:	mov	x0, x20
  40835c:	bl	40bb30 <__fxstatat@plt+0x9ef0>
  408360:	tbz	w0, #31, 4083d8 <__fxstatat@plt+0x6798>
  408364:	mov	w0, #0xffffff9c            	// #-100
  408368:	str	w0, [x19, #44]
  40836c:	mov	x0, x20
  408370:	bl	40bb28 <__fxstatat@plt+0x9ee8>
  408374:	mov	w1, w0
  408378:	mov	x0, x20
  40837c:	tst	w1, #0xff
  408380:	b.ne	4083a8 <__fxstatat@plt+0x6768>  // b.any
  408384:	nop
  408388:	bl	40bb78 <__fxstatat@plt+0x9f38>
  40838c:	tbz	w0, #31, 4083bc <__fxstatat@plt+0x677c>
  408390:	mov	x0, x20
  408394:	bl	40bb28 <__fxstatat@plt+0x9ee8>
  408398:	mov	w1, w0
  40839c:	mov	x0, x20
  4083a0:	tst	w1, #0xff
  4083a4:	b.eq	408388 <__fxstatat@plt+0x6748>  // b.none
  4083a8:	mov	w0, w21
  4083ac:	ldp	x19, x20, [sp, #16]
  4083b0:	ldr	x21, [sp, #32]
  4083b4:	ldp	x29, x30, [sp], #48
  4083b8:	ret
  4083bc:	bl	4019f0 <close@plt>
  4083c0:	b	408390 <__fxstatat@plt+0x6750>
  4083c4:	ldr	w0, [x19, #40]
  4083c8:	bl	401860 <fchdir@plt>
  4083cc:	cmp	w0, #0x0
  4083d0:	cset	w21, ne  // ne = any
  4083d4:	b	408390 <__fxstatat@plt+0x6750>
  4083d8:	bl	4019f0 <close@plt>
  4083dc:	mov	w0, #0xffffff9c            	// #-100
  4083e0:	str	w0, [x19, #44]
  4083e4:	b	40836c <__fxstatat@plt+0x672c>
  4083e8:	stp	x29, x30, [sp, #-176]!
  4083ec:	mov	x29, sp
  4083f0:	stp	x21, x22, [sp, #32]
  4083f4:	ldr	x22, [x0, #80]
  4083f8:	stp	x19, x20, [sp, #16]
  4083fc:	mov	x19, x0
  408400:	ldr	w0, [x22, #72]
  408404:	tbz	w0, #9, 4084d0 <__fxstatat@plt+0x6890>
  408408:	ldr	x21, [x22, #80]
  40840c:	mov	w20, w1
  408410:	cbz	x21, 408488 <__fxstatat@plt+0x6848>
  408414:	ldr	x2, [x19, #120]
  408418:	add	x1, sp, #0x38
  40841c:	mov	x0, x21
  408420:	str	x2, [sp, #56]
  408424:	bl	40acc8 <__fxstatat@plt+0x9088>
  408428:	cbz	x0, 4084b8 <__fxstatat@plt+0x6878>
  40842c:	ldr	x20, [x0, #8]
  408430:	mov	x1, #0x4973                	// #18803
  408434:	movk	x1, #0x5265, lsl #16
  408438:	mov	w0, #0x2                   	// #2
  40843c:	cmp	x20, x1
  408440:	b.eq	4084d4 <__fxstatat@plt+0x6894>  // b.none
  408444:	b.le	408524 <__fxstatat@plt+0x68e4>
  408448:	mov	x1, #0x5342                	// #21314
  40844c:	movk	x1, #0x5846, lsl #16
  408450:	cmp	x20, x1
  408454:	b.eq	4084d4 <__fxstatat@plt+0x6894>  // b.none
  408458:	mov	x0, #0x4d42                	// #19778
  40845c:	movk	x0, #0xff53, lsl #16
  408460:	cmp	x20, x0
  408464:	b.eq	4084d0 <__fxstatat@plt+0x6890>  // b.none
  408468:	mov	x0, #0x414f                	// #16719
  40846c:	movk	x0, #0x5346, lsl #16
  408470:	cmp	x20, x0
  408474:	cset	w0, ne  // ne = any
  408478:	ldp	x19, x20, [sp, #16]
  40847c:	ldp	x21, x22, [sp, #32]
  408480:	ldp	x29, x30, [sp], #176
  408484:	ret
  408488:	adrp	x4, 401000 <mbrtowc@plt-0x7e0>
  40848c:	adrp	x3, 407000 <__fxstatat@plt+0x53c0>
  408490:	add	x4, x4, #0xad0
  408494:	add	x3, x3, #0xfc0
  408498:	adrp	x2, 407000 <__fxstatat@plt+0x53c0>
  40849c:	mov	x1, #0x0                   	// #0
  4084a0:	add	x2, x2, #0xfb0
  4084a4:	mov	x0, #0xd                   	// #13
  4084a8:	bl	40afa8 <__fxstatat@plt+0x9368>
  4084ac:	str	x0, [x22, #80]
  4084b0:	mov	x21, x0
  4084b4:	cbnz	x0, 408414 <__fxstatat@plt+0x67d4>
  4084b8:	tbnz	w20, #31, 4084d0 <__fxstatat@plt+0x6890>
  4084bc:	mov	w0, w20
  4084c0:	add	x1, sp, #0x38
  4084c4:	bl	401970 <fstatfs@plt>
  4084c8:	cbz	w0, 4084e4 <__fxstatat@plt+0x68a4>
  4084cc:	nop
  4084d0:	mov	w0, #0x0                   	// #0
  4084d4:	ldp	x19, x20, [sp, #16]
  4084d8:	ldp	x21, x22, [sp, #32]
  4084dc:	ldp	x29, x30, [sp], #176
  4084e0:	ret
  4084e4:	ldr	x20, [sp, #56]
  4084e8:	cbz	x21, 408430 <__fxstatat@plt+0x67f0>
  4084ec:	mov	x0, #0x10                  	// #16
  4084f0:	bl	401910 <malloc@plt>
  4084f4:	mov	x22, x0
  4084f8:	cbz	x0, 408430 <__fxstatat@plt+0x67f0>
  4084fc:	ldr	x2, [x19, #120]
  408500:	stp	x2, x20, [x22]
  408504:	mov	x0, x21
  408508:	mov	x1, x22
  40850c:	bl	40b780 <__fxstatat@plt+0x9b40>
  408510:	cbz	x0, 408554 <__fxstatat@plt+0x6914>
  408514:	cmp	x22, x0
  408518:	b.ne	408564 <__fxstatat@plt+0x6924>  // b.any
  40851c:	ldr	x20, [sp, #56]
  408520:	b	408430 <__fxstatat@plt+0x67f0>
  408524:	mov	x0, #0x6969                	// #26985
  408528:	cmp	x20, x0
  40852c:	b.eq	4084d0 <__fxstatat@plt+0x6890>  // b.none
  408530:	mov	x0, #0x9fa0                	// #40864
  408534:	cmp	x20, x0
  408538:	b.eq	4084d0 <__fxstatat@plt+0x6890>  // b.none
  40853c:	cmp	x20, #0x0
  408540:	cset	w0, ne  // ne = any
  408544:	ldp	x19, x20, [sp, #16]
  408548:	ldp	x21, x22, [sp, #32]
  40854c:	ldp	x29, x30, [sp], #176
  408550:	ret
  408554:	mov	x0, x22
  408558:	bl	401ad0 <free@plt>
  40855c:	ldr	x20, [sp, #56]
  408560:	b	408430 <__fxstatat@plt+0x67f0>
  408564:	bl	401a30 <abort@plt>
  408568:	stp	x29, x30, [sp, #-208]!
  40856c:	mov	x29, sp
  408570:	stp	x19, x20, [sp, #16]
  408574:	mov	x19, x3
  408578:	ldr	w20, [x0, #72]
  40857c:	stp	x21, x22, [sp, #32]
  408580:	and	w4, w20, #0x4
  408584:	stp	x23, x24, [sp, #48]
  408588:	mov	x24, x0
  40858c:	mov	w23, w2
  408590:	str	x25, [sp, #64]
  408594:	mov	x25, x1
  408598:	cbz	x3, 4085a8 <__fxstatat@plt+0x6968>
  40859c:	ldrb	w3, [x3]
  4085a0:	cmp	w3, #0x2e
  4085a4:	b.eq	408614 <__fxstatat@plt+0x69d4>  // b.none
  4085a8:	cbnz	w4, 4086f0 <__fxstatat@plt+0x6ab0>
  4085ac:	tbnz	w23, #31, 4087c4 <__fxstatat@plt+0x6b84>
  4085b0:	mov	w21, w23
  4085b4:	mov	w22, #0x0                   	// #0
  4085b8:	tbnz	w20, #1, 408668 <__fxstatat@plt+0x6a28>
  4085bc:	cbz	x19, 4085cc <__fxstatat@plt+0x698c>
  4085c0:	ldrb	w3, [x19]
  4085c4:	cmp	w3, #0x2e
  4085c8:	b.eq	408734 <__fxstatat@plt+0x6af4>  // b.none
  4085cc:	tbnz	w20, #9, 4086a8 <__fxstatat@plt+0x6a68>
  4085d0:	mov	w0, w21
  4085d4:	bl	401860 <fchdir@plt>
  4085d8:	mov	w19, w0
  4085dc:	tbz	w23, #31, 408700 <__fxstatat@plt+0x6ac0>
  4085e0:	bl	401bf0 <__errno_location@plt>
  4085e4:	mov	x20, x0
  4085e8:	mov	w0, w21
  4085ec:	ldr	w21, [x20]
  4085f0:	bl	4019f0 <close@plt>
  4085f4:	str	w21, [x20]
  4085f8:	mov	w0, w19
  4085fc:	ldp	x19, x20, [sp, #16]
  408600:	ldp	x21, x22, [sp, #32]
  408604:	ldp	x23, x24, [sp, #48]
  408608:	ldr	x25, [sp, #64]
  40860c:	ldp	x29, x30, [sp], #208
  408610:	ret
  408614:	ldrb	w0, [x19, #1]
  408618:	cmp	w0, #0x2e
  40861c:	b.ne	4085a8 <__fxstatat@plt+0x6968>  // b.any
  408620:	ldrb	w0, [x19, #2]
  408624:	cbnz	w0, 4085a8 <__fxstatat@plt+0x6968>
  408628:	cbnz	w4, 4086f0 <__fxstatat@plt+0x6ab0>
  40862c:	tbz	w2, #31, 408810 <__fxstatat@plt+0x6bd0>
  408630:	tbnz	w20, #9, 40874c <__fxstatat@plt+0x6b0c>
  408634:	lsl	w3, w20, #11
  408638:	mov	w1, #0x4900                	// #18688
  40863c:	and	w3, w3, #0x8000
  408640:	movk	w1, #0x8, lsl #16
  408644:	orr	w1, w3, w1
  408648:	mov	w22, #0x1                   	// #1
  40864c:	mov	x0, x19
  408650:	bl	40a728 <__fxstatat@plt+0x8ae8>
  408654:	mov	w21, w0
  408658:	tbnz	w21, #31, 408808 <__fxstatat@plt+0x6bc8>
  40865c:	ldr	w20, [x24, #72]
  408660:	tbz	w20, #1, 4085bc <__fxstatat@plt+0x697c>
  408664:	nop
  408668:	add	x2, sp, #0x50
  40866c:	mov	w1, w21
  408670:	mov	w0, #0x0                   	// #0
  408674:	bl	401b80 <__fxstat@plt>
  408678:	cbnz	w0, 408728 <__fxstatat@plt+0x6ae8>
  40867c:	ldr	x0, [sp, #80]
  408680:	ldr	x1, [x25, #120]
  408684:	cmp	x1, x0
  408688:	b.ne	40871c <__fxstatat@plt+0x6adc>  // b.any
  40868c:	ldr	x0, [sp, #88]
  408690:	ldr	x1, [x25, #128]
  408694:	cmp	x1, x0
  408698:	b.ne	40871c <__fxstatat@plt+0x6adc>  // b.any
  40869c:	ldr	w20, [x24, #72]
  4086a0:	tbz	w20, #9, 4085d0 <__fxstatat@plt+0x6990>
  4086a4:	nop
  4086a8:	ldr	w1, [x24, #44]
  4086ac:	mov	w0, #0xffffff9c            	// #-100
  4086b0:	cmp	w21, w1
  4086b4:	ccmp	w1, w0, #0x4, eq  // eq = none
  4086b8:	b.ne	408820 <__fxstatat@plt+0x6be0>  // b.any
  4086bc:	cbz	w22, 4087e8 <__fxstatat@plt+0x6ba8>
  4086c0:	tst	x20, #0x4
  4086c4:	ccmp	w1, #0x0, #0x1, eq  // eq = none
  4086c8:	b.ge	4087fc <__fxstatat@plt+0x6bbc>  // b.tcont
  4086cc:	str	w21, [x24, #44]
  4086d0:	mov	w19, #0x0                   	// #0
  4086d4:	mov	w0, w19
  4086d8:	ldp	x19, x20, [sp, #16]
  4086dc:	ldp	x21, x22, [sp, #32]
  4086e0:	ldp	x23, x24, [sp, #48]
  4086e4:	ldr	x25, [sp, #64]
  4086e8:	ldp	x29, x30, [sp], #208
  4086ec:	ret
  4086f0:	tst	x20, #0x200
  4086f4:	mov	w19, #0x0                   	// #0
  4086f8:	ccmp	w23, #0x0, #0x1, ne  // ne = any
  4086fc:	b.ge	40878c <__fxstatat@plt+0x6b4c>  // b.tcont
  408700:	mov	w0, w19
  408704:	ldp	x19, x20, [sp, #16]
  408708:	ldp	x21, x22, [sp, #32]
  40870c:	ldp	x23, x24, [sp, #48]
  408710:	ldr	x25, [sp, #64]
  408714:	ldp	x29, x30, [sp], #208
  408718:	ret
  40871c:	bl	401bf0 <__errno_location@plt>
  408720:	mov	w1, #0x2                   	// #2
  408724:	str	w1, [x0]
  408728:	mov	w19, #0xffffffff            	// #-1
  40872c:	tbz	w23, #31, 408700 <__fxstatat@plt+0x6ac0>
  408730:	b	4085e0 <__fxstatat@plt+0x69a0>
  408734:	ldrb	w0, [x19, #1]
  408738:	cmp	w0, #0x2e
  40873c:	b.ne	4085cc <__fxstatat@plt+0x698c>  // b.any
  408740:	ldrb	w0, [x19, #2]
  408744:	cbz	w0, 408668 <__fxstatat@plt+0x6a28>
  408748:	b	4085cc <__fxstatat@plt+0x698c>
  40874c:	add	x21, x24, #0x60
  408750:	mov	x0, x21
  408754:	bl	40bb28 <__fxstatat@plt+0x9ee8>
  408758:	ands	w22, w0, #0xff
  40875c:	b.eq	408798 <__fxstatat@plt+0x6b58>  // b.none
  408760:	lsl	w3, w20, #11
  408764:	mov	w1, #0x4900                	// #18688
  408768:	and	w3, w3, #0x8000
  40876c:	movk	w1, #0x8, lsl #16
  408770:	orr	w1, w3, w1
  408774:	ldr	w0, [x24, #44]
  408778:	mov	w2, w1
  40877c:	mov	x1, x19
  408780:	bl	40bc08 <__fxstatat@plt+0x9fc8>
  408784:	mov	w21, w0
  408788:	b	408658 <__fxstatat@plt+0x6a18>
  40878c:	mov	w0, w23
  408790:	bl	4019f0 <close@plt>
  408794:	b	408700 <__fxstatat@plt+0x6ac0>
  408798:	mov	x0, x21
  40879c:	bl	40bb78 <__fxstatat@plt+0x9f38>
  4087a0:	ldr	w20, [x24, #72]
  4087a4:	mov	w21, w0
  4087a8:	mov	w22, #0x1                   	// #1
  4087ac:	and	w0, w20, #0x200
  4087b0:	tbnz	w21, #31, 4087cc <__fxstatat@plt+0x6b8c>
  4087b4:	mov	w23, w21
  4087b8:	mov	w22, #0x1                   	// #1
  4087bc:	tbz	w20, #1, 4085cc <__fxstatat@plt+0x698c>
  4087c0:	b	408668 <__fxstatat@plt+0x6a28>
  4087c4:	and	w0, w20, #0x200
  4087c8:	mov	w22, #0x0                   	// #0
  4087cc:	lsl	w3, w20, #11
  4087d0:	mov	w1, #0x4900                	// #18688
  4087d4:	and	w3, w3, #0x8000
  4087d8:	movk	w1, #0x8, lsl #16
  4087dc:	orr	w1, w3, w1
  4087e0:	cbnz	w0, 408774 <__fxstatat@plt+0x6b34>
  4087e4:	b	40864c <__fxstatat@plt+0x6a0c>
  4087e8:	add	x0, x24, #0x60
  4087ec:	bl	40bb30 <__fxstatat@plt+0x9ef0>
  4087f0:	tbnz	w0, #31, 4086cc <__fxstatat@plt+0x6a8c>
  4087f4:	bl	4019f0 <close@plt>
  4087f8:	b	4086cc <__fxstatat@plt+0x6a8c>
  4087fc:	mov	w0, w1
  408800:	bl	4019f0 <close@plt>
  408804:	b	4086cc <__fxstatat@plt+0x6a8c>
  408808:	mov	w19, #0xffffffff            	// #-1
  40880c:	b	408700 <__fxstatat@plt+0x6ac0>
  408810:	mov	w21, w2
  408814:	mov	w22, #0x1                   	// #1
  408818:	tbz	w20, #1, 4085c4 <__fxstatat@plt+0x6984>
  40881c:	b	408668 <__fxstatat@plt+0x6a28>
  408820:	bl	401a30 <abort@plt>
  408824:	nop
  408828:	stp	x29, x30, [sp, #-320]!
  40882c:	mov	x29, sp
  408830:	stp	x21, x22, [sp, #32]
  408834:	ldr	x22, [x0]
  408838:	stp	x27, x28, [sp, #80]
  40883c:	mov	x28, x0
  408840:	stp	x19, x20, [sp, #16]
  408844:	ldr	x0, [x22, #24]
  408848:	str	w1, [sp, #164]
  40884c:	str	x0, [sp, #168]
  408850:	cbz	x0, 408d14 <__fxstatat@plt+0x70d4>
  408854:	bl	401b50 <dirfd@plt>
  408858:	str	w0, [sp, #196]
  40885c:	tbnz	w0, #31, 4092d8 <__fxstatat@plt+0x7698>
  408860:	ldr	x0, [x28, #64]
  408864:	stp	x23, x24, [sp, #48]
  408868:	cbz	x0, 409234 <__fxstatat@plt+0x75f4>
  40886c:	ldr	w0, [x28, #72]
  408870:	mov	x1, #0xffffffffffffffff    	// #-1
  408874:	str	x1, [sp, #144]
  408878:	mov	w1, #0x1                   	// #1
  40887c:	str	w1, [sp, #180]
  408880:	ldr	x21, [x22, #72]
  408884:	ldr	x2, [x22, #56]
  408888:	sub	x1, x21, #0x1
  40888c:	ldrb	w2, [x2, x1]
  408890:	cmp	w2, #0x2f
  408894:	b.eq	4088a0 <__fxstatat@plt+0x6c60>  // b.none
  408898:	mov	x1, x21
  40889c:	add	x21, x21, #0x1
  4088a0:	str	xzr, [sp, #152]
  4088a4:	tbz	w0, #2, 4088c0 <__fxstatat@plt+0x6c80>
  4088a8:	ldr	x0, [x28, #32]
  4088ac:	mov	w2, #0x2f                  	// #47
  4088b0:	add	x3, x0, x1
  4088b4:	add	x3, x3, #0x1
  4088b8:	strb	w2, [x0, x1]
  4088bc:	str	x3, [sp, #152]
  4088c0:	ldr	x23, [x28, #48]
  4088c4:	ldr	x0, [x22, #88]
  4088c8:	sub	x1, x23, x21
  4088cc:	ldr	x24, [x22, #24]
  4088d0:	str	x1, [sp, #128]
  4088d4:	add	x1, x0, #0x1
  4088d8:	str	x1, [sp, #136]
  4088dc:	cbz	x24, 4093d4 <__fxstatat@plt+0x7794>
  4088e0:	stp	x25, x26, [sp, #64]
  4088e4:	bl	401bf0 <__errno_location@plt>
  4088e8:	mov	x20, #0x0                   	// #0
  4088ec:	str	x0, [sp, #120]
  4088f0:	adrp	x0, 401000 <mbrtowc@plt-0x7e0>
  4088f4:	add	x0, x0, #0xad0
  4088f8:	str	x0, [sp, #184]
  4088fc:	mov	x0, x24
  408900:	mov	x19, #0x0                   	// #0
  408904:	stp	xzr, x22, [sp, #104]
  408908:	str	wzr, [sp, #160]
  40890c:	str	wzr, [sp, #176]
  408910:	ldr	x1, [sp, #120]
  408914:	str	wzr, [x1]
  408918:	bl	4019b0 <readdir@plt>
  40891c:	mov	x25, x0
  408920:	cbz	x0, 4090fc <__fxstatat@plt+0x74bc>
  408924:	ldr	w0, [x28, #72]
  408928:	tbnz	w0, #5, 408938 <__fxstatat@plt+0x6cf8>
  40892c:	ldrb	w0, [x25, #19]
  408930:	cmp	w0, #0x2e
  408934:	b.eq	408c10 <__fxstatat@plt+0x6fd0>  // b.none
  408938:	add	x1, x25, #0x13
  40893c:	str	x1, [sp, #96]
  408940:	mov	x0, x1
  408944:	bl	401830 <strlen@plt>
  408948:	adds	x23, x0, x21
  40894c:	mov	x26, x0
  408950:	add	x0, x0, #0x100
  408954:	cset	x24, cs  // cs = hs, nlast
  408958:	and	x0, x0, #0xfffffffffffffff8
  40895c:	bl	401910 <malloc@plt>
  408960:	mov	x27, x0
  408964:	cbz	x0, 4093fc <__fxstatat@plt+0x77bc>
  408968:	ldr	x1, [sp, #96]
  40896c:	add	x22, x0, #0xf8
  408970:	mov	x0, x22
  408974:	mov	x2, x26
  408978:	bl	4017f0 <memcpy@plt>
  40897c:	add	x1, x27, x26
  408980:	mov	w0, #0x30000               	// #196608
  408984:	ldr	x7, [x28, #32]
  408988:	strb	wzr, [x1, #248]
  40898c:	ldr	x1, [sp, #128]
  408990:	stp	xzr, xzr, [x27, #24]
  408994:	str	xzr, [x27, #40]
  408998:	cmp	x1, x26
  40899c:	str	x7, [x27, #56]
  4089a0:	str	wzr, [x27, #64]
  4089a4:	str	x28, [x27, #80]
  4089a8:	str	x26, [x27, #96]
  4089ac:	stur	w0, [x27, #110]
  4089b0:	b.ls	408ac8 <__fxstatat@plt+0x6e88>  // b.plast
  4089b4:	cbnz	x24, 408b28 <__fxstatat@plt+0x6ee8>
  4089b8:	ldr	w0, [x28, #72]
  4089bc:	ldr	x1, [x28]
  4089c0:	str	x1, [x27, #8]
  4089c4:	ldr	x1, [x25]
  4089c8:	str	x23, [x27, #72]
  4089cc:	ldr	x2, [sp, #136]
  4089d0:	str	x2, [x27, #88]
  4089d4:	str	x1, [x27, #128]
  4089d8:	tbnz	w0, #2, 408be4 <__fxstatat@plt+0x6fa4>
  4089dc:	str	x22, [x27, #48]
  4089e0:	ldr	x1, [x28, #64]
  4089e4:	cbz	x1, 4089ec <__fxstatat@plt+0x6dac>
  4089e8:	tbz	w0, #10, 408c4c <__fxstatat@plt+0x700c>
  4089ec:	ldrb	w1, [x25, #18]
  4089f0:	and	w0, w0, #0x18
  4089f4:	cmp	w0, #0x18
  4089f8:	sub	w0, w1, #0x1
  4089fc:	b.eq	408c28 <__fxstatat@plt+0x6fe8>  // b.none
  408a00:	mov	w1, #0xb                   	// #11
  408a04:	strh	w1, [x27, #108]
  408a08:	cmp	w0, #0xb
  408a0c:	b.ls	408bb8 <__fxstatat@plt+0x6f78>  // b.plast
  408a10:	mov	x1, #0x2                   	// #2
  408a14:	str	wzr, [x27, #136]
  408a18:	str	x1, [x27, #168]
  408a1c:	str	xzr, [x27, #16]
  408a20:	cbz	x19, 408c08 <__fxstatat@plt+0x6fc8>
  408a24:	ldr	x0, [sp, #104]
  408a28:	str	x27, [x0, #16]
  408a2c:	mov	x0, #0x2710                	// #10000
  408a30:	cmp	x20, x0
  408a34:	b.eq	408bd0 <__fxstatat@plt+0x6f90>  // b.none
  408a38:	ldr	x0, [sp, #144]
  408a3c:	add	x20, x20, #0x1
  408a40:	cmp	x20, x0
  408a44:	b.cs	408a58 <__fxstatat@plt+0x6e18>  // b.hs, b.nlast
  408a48:	str	x27, [sp, #104]
  408a4c:	ldr	x0, [sp, #112]
  408a50:	ldr	x0, [x0, #24]
  408a54:	cbnz	x0, 408910 <__fxstatat@plt+0x6cd0>
  408a58:	ldr	x22, [sp, #112]
  408a5c:	ldr	w0, [sp, #160]
  408a60:	cbnz	w0, 409140 <__fxstatat@plt+0x7500>
  408a64:	ldr	w0, [x28, #72]
  408a68:	tbnz	w0, #2, 408fb0 <__fxstatat@plt+0x7370>
  408a6c:	ldp	x25, x26, [sp, #64]
  408a70:	ldr	x0, [sp, #168]
  408a74:	cmp	x0, #0x0
  408a78:	ldr	w0, [sp, #180]
  408a7c:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  408a80:	b.eq	408f48 <__fxstatat@plt+0x7308>  // b.none
  408a84:	ldr	w0, [sp, #164]
  408a88:	cmp	x20, #0x0
  408a8c:	ccmp	w0, #0x1, #0x4, ne  // ne = any
  408a90:	b.eq	408fdc <__fxstatat@plt+0x739c>  // b.none
  408a94:	ldr	w0, [sp, #176]
  408a98:	cbnz	w0, 4091e8 <__fxstatat@plt+0x75a8>
  408a9c:	ldr	x0, [x28, #64]
  408aa0:	cmp	x0, #0x0
  408aa4:	ccmp	x20, #0x1, #0x4, ne  // ne = any
  408aa8:	b.ne	408fe4 <__fxstatat@plt+0x73a4>  // b.any
  408aac:	mov	x0, x19
  408ab0:	ldp	x19, x20, [sp, #16]
  408ab4:	ldp	x21, x22, [sp, #32]
  408ab8:	ldp	x23, x24, [sp, #48]
  408abc:	ldp	x27, x28, [sp, #80]
  408ac0:	ldp	x29, x30, [sp], #320
  408ac4:	ret
  408ac8:	ldr	x0, [x28, #48]
  408acc:	add	x1, x0, #0x101
  408ad0:	add	x1, x1, x23
  408ad4:	cmp	x0, x1
  408ad8:	b.hi	408c68 <__fxstatat@plt+0x7028>  // b.pmore
  408adc:	str	x1, [x28, #48]
  408ae0:	mov	x0, x7
  408ae4:	str	x7, [sp, #96]
  408ae8:	bl	4019c0 <realloc@plt>
  408aec:	ldr	x7, [sp, #96]
  408af0:	cbz	x0, 409408 <__fxstatat@plt+0x77c8>
  408af4:	str	x0, [x28, #32]
  408af8:	cmp	x7, x0
  408afc:	b.eq	408b18 <__fxstatat@plt+0x6ed8>  // b.none
  408b00:	ldr	w1, [x28, #72]
  408b04:	mov	w2, #0x1                   	// #1
  408b08:	str	w2, [sp, #160]
  408b0c:	tbz	w1, #2, 408b18 <__fxstatat@plt+0x6ed8>
  408b10:	add	x0, x0, x21
  408b14:	str	x0, [sp, #152]
  408b18:	ldr	x0, [x28, #48]
  408b1c:	sub	x0, x0, x21
  408b20:	str	x0, [sp, #128]
  408b24:	cbz	x24, 4089b8 <__fxstatat@plt+0x6d78>
  408b28:	mov	x0, x27
  408b2c:	ldr	x22, [sp, #112]
  408b30:	bl	401ad0 <free@plt>
  408b34:	cbz	x19, 408b68 <__fxstatat@plt+0x6f28>
  408b38:	ldp	x20, x0, [x19, #16]
  408b3c:	cbz	x0, 408b5c <__fxstatat@plt+0x6f1c>
  408b40:	bl	4019d0 <closedir@plt>
  408b44:	mov	x0, x19
  408b48:	bl	401ad0 <free@plt>
  408b4c:	cbz	x20, 408b68 <__fxstatat@plt+0x6f28>
  408b50:	mov	x19, x20
  408b54:	ldp	x20, x0, [x19, #16]
  408b58:	cbnz	x0, 408b40 <__fxstatat@plt+0x6f00>
  408b5c:	mov	x0, x19
  408b60:	bl	401ad0 <free@plt>
  408b64:	cbnz	x20, 408b50 <__fxstatat@plt+0x6f10>
  408b68:	ldr	x0, [x22, #24]
  408b6c:	mov	x19, #0x0                   	// #0
  408b70:	bl	4019d0 <closedir@plt>
  408b74:	mov	w1, #0x7                   	// #7
  408b78:	ldr	w0, [x28, #72]
  408b7c:	ldp	x23, x24, [sp, #48]
  408b80:	orr	w0, w0, #0x2000
  408b84:	ldp	x25, x26, [sp, #64]
  408b88:	strh	w1, [x22, #108]
  408b8c:	ldr	x1, [sp, #120]
  408b90:	str	xzr, [x22, #24]
  408b94:	str	w0, [x28, #72]
  408b98:	mov	w0, #0x24                  	// #36
  408b9c:	ldp	x21, x22, [sp, #32]
  408ba0:	str	w0, [x1]
  408ba4:	mov	x0, x19
  408ba8:	ldp	x19, x20, [sp, #16]
  408bac:	ldp	x27, x28, [sp, #80]
  408bb0:	ldp	x29, x30, [sp], #320
  408bb4:	ret
  408bb8:	mov	x1, #0x2                   	// #2
  408bbc:	adrp	x2, 40d000 <__fxstatat@plt+0xb3c0>
  408bc0:	add	x2, x2, #0xd70
  408bc4:	ldr	w0, [x2, w0, uxtw #2]
  408bc8:	str	w0, [x27, #136]
  408bcc:	b	408a18 <__fxstatat@plt+0x6dd8>
  408bd0:	ldr	x0, [x28, #64]
  408bd4:	cbz	x0, 408e04 <__fxstatat@plt+0x71c4>
  408bd8:	mov	x20, #0x2711                	// #10001
  408bdc:	str	x27, [sp, #104]
  408be0:	b	408a4c <__fxstatat@plt+0x6e0c>
  408be4:	ldr	x4, [x27, #56]
  408be8:	mov	x1, x22
  408bec:	ldr	x0, [sp, #152]
  408bf0:	str	x4, [x27, #48]
  408bf4:	ldr	x2, [x27, #96]
  408bf8:	add	x2, x2, #0x1
  408bfc:	bl	401800 <memmove@plt>
  408c00:	ldr	w0, [x28, #72]
  408c04:	b	4089e0 <__fxstatat@plt+0x6da0>
  408c08:	mov	x19, x27
  408c0c:	b	408a2c <__fxstatat@plt+0x6dec>
  408c10:	ldrb	w0, [x25, #20]
  408c14:	cbz	w0, 408a4c <__fxstatat@plt+0x6e0c>
  408c18:	ldrh	w0, [x25, #20]
  408c1c:	cmp	w0, #0x2e
  408c20:	b.ne	408938 <__fxstatat@plt+0x6cf8>  // b.any
  408c24:	b	408a4c <__fxstatat@plt+0x6e0c>
  408c28:	and	w1, w1, #0xfffffffb
  408c2c:	cbz	w1, 408a00 <__fxstatat@plt+0x6dc0>
  408c30:	mov	w1, #0xb                   	// #11
  408c34:	strh	w1, [x27, #108]
  408c38:	cmp	w0, #0xb
  408c3c:	mov	x1, #0x1                   	// #1
  408c40:	b.ls	408bbc <__fxstatat@plt+0x6f7c>  // b.plast
  408c44:	str	wzr, [x27, #136]
  408c48:	b	408a18 <__fxstatat@plt+0x6dd8>
  408c4c:	ldr	w0, [x28, #44]
  408c50:	mov	x2, x27
  408c54:	add	x1, x28, #0x48
  408c58:	mov	w3, #0x0                   	// #0
  408c5c:	bl	4080f0 <__fxstatat@plt+0x64b0>
  408c60:	strh	w0, [x27, #108]
  408c64:	b	408a1c <__fxstatat@plt+0x6ddc>
  408c68:	mov	x0, x7
  408c6c:	ldr	x22, [sp, #112]
  408c70:	bl	401ad0 <free@plt>
  408c74:	ldr	x1, [sp, #120]
  408c78:	mov	w0, #0x24                  	// #36
  408c7c:	mov	w21, w0
  408c80:	str	xzr, [x28, #32]
  408c84:	str	w0, [x1]
  408c88:	mov	x0, x27
  408c8c:	bl	401ad0 <free@plt>
  408c90:	cbz	x19, 408cc8 <__fxstatat@plt+0x7088>
  408c94:	ldp	x20, x0, [x19, #16]
  408c98:	cbz	x0, 408cbc <__fxstatat@plt+0x707c>
  408c9c:	nop
  408ca0:	bl	4019d0 <closedir@plt>
  408ca4:	mov	x0, x19
  408ca8:	bl	401ad0 <free@plt>
  408cac:	cbz	x20, 408cc8 <__fxstatat@plt+0x7088>
  408cb0:	mov	x19, x20
  408cb4:	ldp	x20, x0, [x19, #16]
  408cb8:	cbnz	x0, 408ca0 <__fxstatat@plt+0x7060>
  408cbc:	mov	x0, x19
  408cc0:	bl	401ad0 <free@plt>
  408cc4:	cbnz	x20, 408cb0 <__fxstatat@plt+0x7070>
  408cc8:	ldr	x0, [x22, #24]
  408ccc:	mov	x19, #0x0                   	// #0
  408cd0:	bl	4019d0 <closedir@plt>
  408cd4:	ldr	w0, [x28, #72]
  408cd8:	mov	w1, #0x7                   	// #7
  408cdc:	ldp	x23, x24, [sp, #48]
  408ce0:	orr	w0, w0, #0x2000
  408ce4:	ldp	x25, x26, [sp, #64]
  408ce8:	str	xzr, [x22, #24]
  408cec:	strh	w1, [x22, #108]
  408cf0:	str	w0, [x28, #72]
  408cf4:	ldr	x0, [sp, #120]
  408cf8:	str	w21, [x0]
  408cfc:	mov	x0, x19
  408d00:	ldp	x19, x20, [sp, #16]
  408d04:	ldp	x21, x22, [sp, #32]
  408d08:	ldp	x27, x28, [sp, #80]
  408d0c:	ldp	x29, x30, [sp], #320
  408d10:	ret
  408d14:	ldr	w3, [x28, #72]
  408d18:	mov	w1, #0x204                 	// #516
  408d1c:	mov	w0, #0xffffff9c            	// #-100
  408d20:	and	w1, w3, w1
  408d24:	cmp	w1, #0x200
  408d28:	b.ne	408d30 <__fxstatat@plt+0x70f0>  // b.any
  408d2c:	ldr	w0, [x28, #44]
  408d30:	and	w2, w3, #0x10
  408d34:	ldr	x1, [x22, #48]
  408d38:	tbz	w3, #4, 408d44 <__fxstatat@plt+0x7104>
  408d3c:	mov	w2, #0x8000                	// #32768
  408d40:	tbnz	w3, #0, 409014 <__fxstatat@plt+0x73d4>
  408d44:	add	x3, sp, #0xc4
  408d48:	bl	40bc58 <__fxstatat@plt+0xa018>
  408d4c:	str	x0, [x22, #24]
  408d50:	mov	x19, x0
  408d54:	cbz	x0, 40939c <__fxstatat@plt+0x775c>
  408d58:	ldrh	w0, [x22, #108]
  408d5c:	cmp	w0, #0xb
  408d60:	b.eq	409250 <__fxstatat@plt+0x7610>  // b.none
  408d64:	ldr	w0, [x28, #72]
  408d68:	tbnz	w0, #8, 409028 <__fxstatat@plt+0x73e8>
  408d6c:	stp	x23, x24, [sp, #48]
  408d70:	mov	x0, #0x86a0                	// #34464
  408d74:	ldr	x1, [x28, #64]
  408d78:	movk	x0, #0x1, lsl #16
  408d7c:	cmp	x1, #0x0
  408d80:	csinv	x0, x0, xzr, eq  // eq = none
  408d84:	str	x0, [sp, #144]
  408d88:	ldr	w0, [sp, #164]
  408d8c:	cmp	w0, #0x2
  408d90:	b.eq	409228 <__fxstatat@plt+0x75e8>  // b.none
  408d94:	ldr	w3, [x28, #72]
  408d98:	ldr	w0, [sp, #196]
  408d9c:	and	w3, w3, #0x38
  408da0:	cmp	w3, #0x18
  408da4:	b.eq	4090b0 <__fxstatat@plt+0x7470>  // b.none
  408da8:	ldr	w1, [sp, #164]
  408dac:	cmp	w1, #0x3
  408db0:	cset	w19, eq  // eq = none
  408db4:	ldr	w1, [x28, #72]
  408db8:	tbnz	w1, #9, 4092c0 <__fxstatat@plt+0x7680>
  408dbc:	tbz	w0, #31, 4090d4 <__fxstatat@plt+0x7494>
  408dc0:	cbz	w19, 408dd0 <__fxstatat@plt+0x7190>
  408dc4:	bl	401bf0 <__errno_location@plt>
  408dc8:	ldr	w0, [x0]
  408dcc:	str	w0, [x22, #64]
  408dd0:	ldrh	w1, [x22, #110]
  408dd4:	ldr	x0, [x22, #24]
  408dd8:	orr	w1, w1, #0x1
  408ddc:	strh	w1, [x22, #110]
  408de0:	bl	4019d0 <closedir@plt>
  408de4:	ldr	w0, [x28, #72]
  408de8:	str	xzr, [x22, #24]
  408dec:	tbz	w0, #9, 408df8 <__fxstatat@plt+0x71b8>
  408df0:	ldr	w1, [sp, #196]
  408df4:	tbz	w1, #31, 409328 <__fxstatat@plt+0x76e8>
  408df8:	str	xzr, [x22, #24]
  408dfc:	str	wzr, [sp, #180]
  408e00:	b	408880 <__fxstatat@plt+0x6c40>
  408e04:	ldr	x0, [sp, #112]
  408e08:	ldr	x23, [x0, #80]
  408e0c:	ldr	w0, [x23, #72]
  408e10:	tbz	w0, #9, 408f00 <__fxstatat@plt+0x72c0>
  408e14:	ldr	x20, [x23, #80]
  408e18:	ldr	w24, [sp, #196]
  408e1c:	cbz	x20, 408e7c <__fxstatat@plt+0x723c>
  408e20:	ldr	x0, [sp, #112]
  408e24:	add	x1, sp, #0xc8
  408e28:	ldr	x0, [x0, #120]
  408e2c:	str	x0, [sp, #200]
  408e30:	mov	x0, x20
  408e34:	bl	40acc8 <__fxstatat@plt+0x9088>
  408e38:	cbz	x0, 408ea8 <__fxstatat@plt+0x7268>
  408e3c:	ldr	x23, [x0, #8]
  408e40:	mov	x0, #0x1994                	// #6548
  408e44:	movk	x0, #0x102, lsl #16
  408e48:	cmp	x23, x0
  408e4c:	b.eq	408e6c <__fxstatat@plt+0x722c>  // b.none
  408e50:	mov	x0, #0x4d42                	// #19778
  408e54:	movk	x0, #0xff53, lsl #16
  408e58:	cmp	x23, x0
  408e5c:	b.eq	408e6c <__fxstatat@plt+0x722c>  // b.none
  408e60:	mov	x0, #0x6969                	// #26985
  408e64:	cmp	x23, x0
  408e68:	b.ne	408f00 <__fxstatat@plt+0x72c0>  // b.any
  408e6c:	mov	x20, #0x2711                	// #10001
  408e70:	str	x27, [sp, #104]
  408e74:	str	wzr, [sp, #176]
  408e78:	b	408a4c <__fxstatat@plt+0x6e0c>
  408e7c:	ldr	x4, [sp, #184]
  408e80:	adrp	x3, 407000 <__fxstatat@plt+0x53c0>
  408e84:	adrp	x2, 407000 <__fxstatat@plt+0x53c0>
  408e88:	add	x3, x3, #0xfc0
  408e8c:	add	x2, x2, #0xfb0
  408e90:	mov	x1, #0x0                   	// #0
  408e94:	mov	x0, #0xd                   	// #13
  408e98:	bl	40afa8 <__fxstatat@plt+0x9368>
  408e9c:	str	x0, [x23, #80]
  408ea0:	mov	x20, x0
  408ea4:	cbnz	x0, 408e20 <__fxstatat@plt+0x71e0>
  408ea8:	tbnz	w24, #31, 408f00 <__fxstatat@plt+0x72c0>
  408eac:	mov	w0, w24
  408eb0:	add	x1, sp, #0xc8
  408eb4:	bl	401970 <fstatfs@plt>
  408eb8:	cbnz	w0, 408f00 <__fxstatat@plt+0x72c0>
  408ebc:	ldr	x23, [sp, #200]
  408ec0:	cbz	x20, 408e40 <__fxstatat@plt+0x7200>
  408ec4:	mov	x0, #0x10                  	// #16
  408ec8:	bl	401910 <malloc@plt>
  408ecc:	mov	x24, x0
  408ed0:	cbz	x0, 408e40 <__fxstatat@plt+0x7200>
  408ed4:	ldr	x0, [sp, #112]
  408ed8:	ldr	x1, [x0, #120]
  408edc:	stp	x1, x23, [x24]
  408ee0:	mov	x0, x20
  408ee4:	mov	x1, x24
  408ee8:	bl	40b780 <__fxstatat@plt+0x9b40>
  408eec:	cbz	x0, 4093ec <__fxstatat@plt+0x77ac>
  408ef0:	cmp	x24, x0
  408ef4:	b.ne	409424 <__fxstatat@plt+0x77e4>  // b.any
  408ef8:	ldr	x23, [sp, #200]
  408efc:	b	408e40 <__fxstatat@plt+0x7200>
  408f00:	mov	w0, #0x1                   	// #1
  408f04:	str	w0, [sp, #176]
  408f08:	b	408bd8 <__fxstatat@plt+0x6f98>
  408f0c:	ldr	x1, [sp, #168]
  408f10:	mov	x19, #0x0                   	// #0
  408f14:	cmp	x1, #0x0
  408f18:	ldr	w1, [sp, #180]
  408f1c:	csel	w1, w1, wzr, eq  // eq = none
  408f20:	cbz	w1, 408f4c <__fxstatat@plt+0x730c>
  408f24:	mov	x20, #0x0                   	// #0
  408f28:	str	wzr, [sp, #176]
  408f2c:	nop
  408f30:	cbnz	x0, 409270 <__fxstatat@plt+0x7630>
  408f34:	mov	x0, x28
  408f38:	bl	408328 <__fxstatat@plt+0x66e8>
  408f3c:	cmp	w0, #0x0
  408f40:	cset	w0, ne  // ne = any
  408f44:	cbnz	w0, 409338 <__fxstatat@plt+0x76f8>
  408f48:	cbnz	x20, 408a94 <__fxstatat@plt+0x6e54>
  408f4c:	ldr	w0, [sp, #164]
  408f50:	cmp	w0, #0x3
  408f54:	b.eq	40930c <__fxstatat@plt+0x76cc>  // b.none
  408f58:	cbz	x19, 408f90 <__fxstatat@plt+0x7350>
  408f5c:	ldp	x20, x0, [x19, #16]
  408f60:	cbz	x0, 408f84 <__fxstatat@plt+0x7344>
  408f64:	nop
  408f68:	bl	4019d0 <closedir@plt>
  408f6c:	mov	x0, x19
  408f70:	bl	401ad0 <free@plt>
  408f74:	cbz	x20, 408f90 <__fxstatat@plt+0x7350>
  408f78:	mov	x19, x20
  408f7c:	ldp	x20, x0, [x19, #16]
  408f80:	cbnz	x0, 408f68 <__fxstatat@plt+0x7328>
  408f84:	mov	x0, x19
  408f88:	bl	401ad0 <free@plt>
  408f8c:	cbnz	x20, 408f78 <__fxstatat@plt+0x7338>
  408f90:	ldp	x23, x24, [sp, #48]
  408f94:	mov	x19, #0x0                   	// #0
  408f98:	mov	x0, x19
  408f9c:	ldp	x19, x20, [sp, #16]
  408fa0:	ldp	x21, x22, [sp, #32]
  408fa4:	ldp	x27, x28, [sp, #80]
  408fa8:	ldp	x29, x30, [sp], #320
  408fac:	ret
  408fb0:	ldr	x0, [x28, #48]
  408fb4:	cmp	x20, #0x0
  408fb8:	ldp	x25, x26, [sp, #64]
  408fbc:	ccmp	x0, x21, #0x4, ne  // ne = any
  408fc0:	b.ne	408fd0 <__fxstatat@plt+0x7390>  // b.any
  408fc4:	ldr	x0, [sp, #152]
  408fc8:	sub	x0, x0, #0x1
  408fcc:	str	x0, [sp, #152]
  408fd0:	ldr	x0, [sp, #152]
  408fd4:	strb	wzr, [x0]
  408fd8:	b	408a70 <__fxstatat@plt+0x6e30>
  408fdc:	ldr	x0, [x22, #88]
  408fe0:	b	408f30 <__fxstatat@plt+0x72f0>
  408fe4:	mov	x2, x20
  408fe8:	mov	x1, x19
  408fec:	mov	x0, x28
  408ff0:	bl	408000 <__fxstatat@plt+0x63c0>
  408ff4:	mov	x19, x0
  408ff8:	mov	x0, x19
  408ffc:	ldp	x19, x20, [sp, #16]
  409000:	ldp	x21, x22, [sp, #32]
  409004:	ldp	x23, x24, [sp, #48]
  409008:	ldp	x27, x28, [sp, #80]
  40900c:	ldp	x29, x30, [sp], #320
  409010:	ret
  409014:	ldr	x2, [x22, #88]
  409018:	cmp	x2, #0x0
  40901c:	cset	w2, ne  // ne = any
  409020:	lsl	w2, w2, #15
  409024:	b	408d44 <__fxstatat@plt+0x7104>
  409028:	mov	x2, x22
  40902c:	add	x1, x28, #0x58
  409030:	bl	408298 <__fxstatat@plt+0x6658>
  409034:	ldr	w0, [x28, #44]
  409038:	add	x1, x28, #0x48
  40903c:	mov	x2, x22
  409040:	mov	w3, #0x0                   	// #0
  409044:	bl	4080f0 <__fxstatat@plt+0x64b0>
  409048:	ldr	w1, [x28, #72]
  40904c:	mov	w0, #0x102                 	// #258
  409050:	tst	w1, w0
  409054:	b.eq	409298 <__fxstatat@plt+0x7658>  // b.none
  409058:	mov	x0, #0x18                  	// #24
  40905c:	bl	401910 <malloc@plt>
  409060:	mov	x19, x0
  409064:	cbz	x0, 4093c0 <__fxstatat@plt+0x7780>
  409068:	mov	x1, x0
  40906c:	ldr	x0, [x28, #88]
  409070:	ldur	q0, [x22, #120]
  409074:	str	x22, [x19, #16]
  409078:	str	q0, [x19]
  40907c:	bl	40b780 <__fxstatat@plt+0x9b40>
  409080:	mov	x20, x0
  409084:	cmp	x19, x0
  409088:	b.eq	408d6c <__fxstatat@plt+0x712c>  // b.none
  40908c:	mov	x0, x19
  409090:	bl	401ad0 <free@plt>
  409094:	cbz	x20, 4093c0 <__fxstatat@plt+0x7780>
  409098:	stp	x23, x24, [sp, #48]
  40909c:	mov	w0, #0x2                   	// #2
  4090a0:	ldr	x1, [x20, #16]
  4090a4:	str	x1, [x22]
  4090a8:	strh	w0, [x22, #108]
  4090ac:	b	408d70 <__fxstatat@plt+0x7130>
  4090b0:	ldr	w1, [x22, #140]
  4090b4:	cmp	w1, #0x2
  4090b8:	b.ne	408da8 <__fxstatat@plt+0x7168>  // b.any
  4090bc:	mov	w1, w0
  4090c0:	mov	x0, x22
  4090c4:	bl	4083e8 <__fxstatat@plt+0x67a8>
  4090c8:	cbnz	w0, 409384 <__fxstatat@plt+0x7744>
  4090cc:	ldr	w0, [sp, #196]
  4090d0:	b	408da8 <__fxstatat@plt+0x7168>
  4090d4:	mov	w2, w0
  4090d8:	mov	x1, x22
  4090dc:	mov	x0, x28
  4090e0:	mov	x3, #0x0                   	// #0
  4090e4:	bl	408568 <__fxstatat@plt+0x6928>
  4090e8:	cbnz	w0, 408dc0 <__fxstatat@plt+0x7180>
  4090ec:	mov	w0, #0x1                   	// #1
  4090f0:	str	w0, [sp, #180]
  4090f4:	ldr	w0, [x28, #72]
  4090f8:	b	408880 <__fxstatat@plt+0x6c40>
  4090fc:	ldp	x22, x0, [sp, #112]
  409100:	ldr	w0, [x0]
  409104:	cbz	w0, 409128 <__fxstatat@plt+0x74e8>
  409108:	ldr	x1, [sp, #168]
  40910c:	str	w0, [x22, #64]
  409110:	orr	x2, x1, x20
  409114:	mov	w1, #0x4                   	// #4
  409118:	cmp	x2, #0x0
  40911c:	mov	w2, #0x7                   	// #7
  409120:	csel	w1, w1, w2, eq  // eq = none
  409124:	strh	w1, [x22, #108]
  409128:	ldr	x0, [x22, #24]
  40912c:	cbz	x0, 408a5c <__fxstatat@plt+0x6e1c>
  409130:	bl	4019d0 <closedir@plt>
  409134:	str	xzr, [x22, #24]
  409138:	ldr	w0, [sp, #160]
  40913c:	cbz	w0, 408a64 <__fxstatat@plt+0x6e24>
  409140:	ldr	x0, [x28, #8]
  409144:	ldr	x2, [x28, #32]
  409148:	cbz	x0, 409178 <__fxstatat@plt+0x7538>
  40914c:	nop
  409150:	ldr	x1, [x0, #48]
  409154:	add	x3, x0, #0xf8
  409158:	cmp	x1, x3
  40915c:	b.eq	4091d8 <__fxstatat@plt+0x7598>  // b.none
  409160:	ldr	x3, [x0, #56]
  409164:	sub	x1, x1, x3
  409168:	add	x1, x2, x1
  40916c:	stp	x1, x2, [x0, #48]
  409170:	ldr	x0, [x0, #16]
  409174:	cbnz	x0, 409150 <__fxstatat@plt+0x7510>
  409178:	ldr	x1, [x19, #88]
  40917c:	mov	x0, x19
  409180:	tbnz	x1, #63, 408a64 <__fxstatat@plt+0x6e24>
  409184:	nop
  409188:	ldr	x1, [x0, #48]
  40918c:	add	x3, x0, #0xf8
  409190:	cmp	x1, x3
  409194:	b.eq	4091a8 <__fxstatat@plt+0x7568>  // b.none
  409198:	ldr	x3, [x0, #56]
  40919c:	sub	x1, x1, x3
  4091a0:	add	x1, x2, x1
  4091a4:	str	x1, [x0, #48]
  4091a8:	ldr	x1, [x0, #16]
  4091ac:	str	x2, [x0, #56]
  4091b0:	cbz	x1, 4091c4 <__fxstatat@plt+0x7584>
  4091b4:	ldr	x0, [x1, #88]
  4091b8:	tbnz	x0, #63, 408a64 <__fxstatat@plt+0x6e24>
  4091bc:	mov	x0, x1
  4091c0:	b	409188 <__fxstatat@plt+0x7548>
  4091c4:	ldr	x1, [x0, #8]
  4091c8:	ldr	x0, [x1, #88]
  4091cc:	tbnz	x0, #63, 408a64 <__fxstatat@plt+0x6e24>
  4091d0:	mov	x0, x1
  4091d4:	b	409188 <__fxstatat@plt+0x7548>
  4091d8:	str	x2, [x0, #56]
  4091dc:	ldr	x0, [x0, #16]
  4091e0:	cbnz	x0, 409150 <__fxstatat@plt+0x7510>
  4091e4:	b	409178 <__fxstatat@plt+0x7538>
  4091e8:	adrp	x0, 407000 <__fxstatat@plt+0x53c0>
  4091ec:	add	x0, x0, #0xfd8
  4091f0:	str	x0, [x28, #64]
  4091f4:	mov	x2, x20
  4091f8:	mov	x1, x19
  4091fc:	mov	x0, x28
  409200:	bl	408000 <__fxstatat@plt+0x63c0>
  409204:	mov	x19, x0
  409208:	ldp	x23, x24, [sp, #48]
  40920c:	str	xzr, [x28, #64]
  409210:	mov	x0, x19
  409214:	ldp	x19, x20, [sp, #16]
  409218:	ldp	x21, x22, [sp, #32]
  40921c:	ldp	x27, x28, [sp, #80]
  409220:	ldp	x29, x30, [sp], #320
  409224:	ret
  409228:	ldr	w0, [x28, #72]
  40922c:	str	wzr, [sp, #180]
  409230:	b	408880 <__fxstatat@plt+0x6c40>
  409234:	mov	x0, #0x86a0                	// #34464
  409238:	movk	x0, #0x1, lsl #16
  40923c:	str	x0, [sp, #144]
  409240:	mov	w0, #0x1                   	// #1
  409244:	str	w0, [sp, #180]
  409248:	ldr	w0, [x28, #72]
  40924c:	b	408880 <__fxstatat@plt+0x6c40>
  409250:	ldr	w0, [x28, #44]
  409254:	mov	x2, x22
  409258:	add	x1, x28, #0x48
  40925c:	mov	w3, #0x0                   	// #0
  409260:	stp	x23, x24, [sp, #48]
  409264:	bl	4080f0 <__fxstatat@plt+0x64b0>
  409268:	strh	w0, [x22, #108]
  40926c:	b	408d70 <__fxstatat@plt+0x7130>
  409270:	ldr	x1, [x22, #8]
  409274:	mov	x0, x28
  409278:	adrp	x3, 40d000 <__fxstatat@plt+0xb3c0>
  40927c:	mov	w2, #0xffffffff            	// #-1
  409280:	add	x3, x3, #0xd60
  409284:	bl	408568 <__fxstatat@plt+0x6928>
  409288:	cmp	w0, #0x0
  40928c:	cset	w0, ne  // ne = any
  409290:	cbz	w0, 408f48 <__fxstatat@plt+0x7308>
  409294:	b	409338 <__fxstatat@plt+0x76f8>
  409298:	ldr	x0, [x28, #88]
  40929c:	add	x1, x22, #0x78
  4092a0:	stp	x23, x24, [sp, #48]
  4092a4:	bl	40a678 <__fxstatat@plt+0x8a38>
  4092a8:	tst	w0, #0xff
  4092ac:	b.eq	408d70 <__fxstatat@plt+0x7130>  // b.none
  4092b0:	mov	w0, #0x2                   	// #2
  4092b4:	str	x22, [x22]
  4092b8:	strh	w0, [x22, #108]
  4092bc:	b	408d70 <__fxstatat@plt+0x7130>
  4092c0:	mov	w2, #0x3                   	// #3
  4092c4:	mov	w1, #0x406                 	// #1030
  4092c8:	bl	40bdc0 <__fxstatat@plt+0xa180>
  4092cc:	str	w0, [sp, #196]
  4092d0:	tbnz	w0, #31, 408dc0 <__fxstatat@plt+0x7180>
  4092d4:	b	4090d4 <__fxstatat@plt+0x7494>
  4092d8:	ldr	x0, [x22, #24]
  4092dc:	bl	4019d0 <closedir@plt>
  4092e0:	str	xzr, [x22, #24]
  4092e4:	ldr	w0, [sp, #164]
  4092e8:	cmp	w0, #0x3
  4092ec:	b.ne	408f94 <__fxstatat@plt+0x7354>  // b.any
  4092f0:	mov	w0, #0x4                   	// #4
  4092f4:	strh	w0, [x22, #108]
  4092f8:	mov	x19, #0x0                   	// #0
  4092fc:	bl	401bf0 <__errno_location@plt>
  409300:	ldr	w0, [x0]
  409304:	str	w0, [x22, #64]
  409308:	b	408cfc <__fxstatat@plt+0x70bc>
  40930c:	ldrh	w0, [x22, #108]
  409310:	cmp	w0, #0x7
  409314:	ccmp	w0, #0x4, #0x4, ne  // ne = any
  409318:	b.eq	408f58 <__fxstatat@plt+0x7318>  // b.none
  40931c:	mov	w0, #0x6                   	// #6
  409320:	strh	w0, [x22, #108]
  409324:	b	408f58 <__fxstatat@plt+0x7318>
  409328:	mov	w0, w1
  40932c:	bl	4019f0 <close@plt>
  409330:	ldr	w0, [x28, #72]
  409334:	b	408df8 <__fxstatat@plt+0x71b8>
  409338:	ldr	w0, [x28, #72]
  40933c:	mov	w1, #0x7                   	// #7
  409340:	strh	w1, [x22, #108]
  409344:	orr	w0, w0, #0x2000
  409348:	str	w0, [x28, #72]
  40934c:	cbz	x19, 408f90 <__fxstatat@plt+0x7350>
  409350:	ldp	x20, x0, [x19, #16]
  409354:	cbz	x0, 409370 <__fxstatat@plt+0x7730>
  409358:	bl	4019d0 <closedir@plt>
  40935c:	mov	x0, x19
  409360:	bl	401ad0 <free@plt>
  409364:	cbz	x20, 408f90 <__fxstatat@plt+0x7350>
  409368:	mov	x19, x20
  40936c:	b	409350 <__fxstatat@plt+0x7710>
  409370:	mov	x0, x19
  409374:	bl	401ad0 <free@plt>
  409378:	cbz	x20, 408f90 <__fxstatat@plt+0x7350>
  40937c:	mov	x19, x20
  409380:	b	409350 <__fxstatat@plt+0x7710>
  409384:	ldr	w0, [sp, #164]
  409388:	cmp	w0, #0x3
  40938c:	b.ne	409228 <__fxstatat@plt+0x75e8>  // b.any
  409390:	ldr	w0, [sp, #196]
  409394:	mov	w19, #0x0                   	// #0
  409398:	b	408db4 <__fxstatat@plt+0x7174>
  40939c:	ldr	w0, [sp, #164]
  4093a0:	cmp	w0, #0x3
  4093a4:	b.ne	408f94 <__fxstatat@plt+0x7354>  // b.any
  4093a8:	mov	w0, #0x4                   	// #4
  4093ac:	strh	w0, [x22, #108]
  4093b0:	bl	401bf0 <__errno_location@plt>
  4093b4:	ldr	w0, [x0]
  4093b8:	str	w0, [x22, #64]
  4093bc:	b	408cfc <__fxstatat@plt+0x70bc>
  4093c0:	bl	401bf0 <__errno_location@plt>
  4093c4:	mov	x19, #0x0                   	// #0
  4093c8:	mov	w1, #0xc                   	// #12
  4093cc:	str	w1, [x0]
  4093d0:	b	408cfc <__fxstatat@plt+0x70bc>
  4093d4:	ldr	w1, [x28, #72]
  4093d8:	tbz	w1, #2, 408f0c <__fxstatat@plt+0x72cc>
  4093dc:	mov	x19, #0x0                   	// #0
  4093e0:	mov	x20, #0x0                   	// #0
  4093e4:	str	wzr, [sp, #176]
  4093e8:	b	408fc4 <__fxstatat@plt+0x7384>
  4093ec:	mov	x0, x24
  4093f0:	bl	401ad0 <free@plt>
  4093f4:	ldr	x23, [sp, #200]
  4093f8:	b	408e40 <__fxstatat@plt+0x7200>
  4093fc:	ldp	x22, x0, [sp, #112]
  409400:	ldr	w21, [x0]
  409404:	b	408c88 <__fxstatat@plt+0x7048>
  409408:	ldr	x0, [x28, #32]
  40940c:	ldr	x22, [sp, #112]
  409410:	bl	401ad0 <free@plt>
  409414:	ldr	x0, [sp, #120]
  409418:	ldr	w21, [x0]
  40941c:	str	xzr, [x28, #32]
  409420:	b	408c88 <__fxstatat@plt+0x7048>
  409424:	bl	401a30 <abort@plt>
  409428:	stp	x29, x30, [sp, #-128]!
  40942c:	tst	w1, #0xfffff000
  409430:	mov	x29, sp
  409434:	stp	x19, x20, [sp, #16]
  409438:	b.ne	40982c <__fxstatat@plt+0x7bec>  // b.any
  40943c:	stp	x21, x22, [sp, #32]
  409440:	mov	w21, w1
  409444:	stp	x23, x24, [sp, #48]
  409448:	mov	x24, x0
  40944c:	mov	w0, #0x204                 	// #516
  409450:	and	w0, w1, w0
  409454:	cmp	w0, #0x204
  409458:	b.eq	4096d4 <__fxstatat@plt+0x7a94>  // b.none
  40945c:	mov	w0, #0x12                  	// #18
  409460:	tst	w1, w0
  409464:	b.eq	4096d4 <__fxstatat@plt+0x7a94>  // b.none
  409468:	mov	x1, #0x1                   	// #1
  40946c:	mov	x0, #0x80                  	// #128
  409470:	stp	x25, x26, [sp, #64]
  409474:	mov	x25, x2
  409478:	bl	4019a0 <calloc@plt>
  40947c:	mov	x19, x0
  409480:	cbz	x0, 4098c8 <__fxstatat@plt+0x7c88>
  409484:	and	w0, w21, #0xfffffdff
  409488:	tst	x21, #0x2
  40948c:	ldr	x20, [x24]
  409490:	orr	w0, w0, #0x4
  409494:	stp	x27, x28, [sp, #80]
  409498:	csel	w0, w21, w0, eq  // eq = none
  40949c:	mov	w1, #0xffffff9c            	// #-100
  4094a0:	str	w1, [x19, #44]
  4094a4:	str	x25, [x19, #64]
  4094a8:	str	w0, [x19, #72]
  4094ac:	cbz	x20, 409708 <__fxstatat@plt+0x7ac8>
  4094b0:	mov	x23, x24
  4094b4:	mov	x28, x20
  4094b8:	mov	x22, #0x0                   	// #0
  4094bc:	nop
  4094c0:	mov	x0, x28
  4094c4:	bl	401830 <strlen@plt>
  4094c8:	ldr	x28, [x23, #8]!
  4094cc:	cmp	x22, x0
  4094d0:	csel	x22, x22, x0, cs  // cs = hs, nlast
  4094d4:	cbnz	x28, 4094c0 <__fxstatat@plt+0x7880>
  4094d8:	add	x22, x22, #0x1
  4094dc:	mov	x0, #0x1000                	// #4096
  4094e0:	cmp	x22, x0
  4094e4:	csel	x22, x22, x0, cs  // cs = hs, nlast
  4094e8:	add	x0, x22, #0x100
  4094ec:	str	x0, [x19, #48]
  4094f0:	bl	401910 <malloc@plt>
  4094f4:	cbz	x0, 4096a8 <__fxstatat@plt+0x7a68>
  4094f8:	str	x0, [x19, #32]
  4094fc:	mov	x0, #0x100                 	// #256
  409500:	bl	401910 <malloc@plt>
  409504:	mov	x23, x0
  409508:	cbz	x0, 4096a0 <__fxstatat@plt+0x7a60>
  40950c:	ldr	x2, [x19, #32]
  409510:	mov	x0, #0xffffffffffffffff    	// #-1
  409514:	mov	w1, #0x30000               	// #196608
  409518:	stp	xzr, xzr, [x23, #24]
  40951c:	str	xzr, [x23, #40]
  409520:	str	x2, [x23, #56]
  409524:	str	wzr, [x23, #64]
  409528:	stp	x19, x0, [x23, #80]
  40952c:	str	xzr, [x23, #96]
  409530:	str	w0, [x23, #104]
  409534:	stur	w1, [x23, #110]
  409538:	strb	wzr, [x23, #248]
  40953c:	cbz	x25, 4096fc <__fxstatat@plt+0x7abc>
  409540:	ldr	w26, [x19, #72]
  409544:	ubfx	x0, x26, #10, #1
  409548:	str	x0, [sp, #104]
  40954c:	eor	x21, x21, #0x800
  409550:	add	x0, x19, #0x48
  409554:	mov	x22, #0x0                   	// #0
  409558:	stp	xzr, x0, [sp, #112]
  40955c:	ubfx	w21, w21, #11, #1
  409560:	b	40958c <__fxstatat@plt+0x794c>
  409564:	mov	w0, #0xb                   	// #11
  409568:	strh	w0, [x26, #108]
  40956c:	mov	x0, #0x2                   	// #2
  409570:	str	x0, [x26, #168]
  409574:	cbz	x25, 409818 <__fxstatat@plt+0x7bd8>
  409578:	str	x28, [x26, #16]
  40957c:	mov	x28, x26
  409580:	add	x22, x22, #0x1
  409584:	ldr	x20, [x24, x22, lsl #3]
  409588:	cbz	x20, 409648 <__fxstatat@plt+0x7a08>
  40958c:	mov	x0, x20
  409590:	bl	401830 <strlen@plt>
  409594:	cmp	w21, #0x0
  409598:	mov	x27, x0
  40959c:	ccmp	x0, #0x2, #0x0, ne  // ne = any
  4095a0:	b.hi	4097e0 <__fxstatat@plt+0x7ba0>  // b.pmore
  4095a4:	add	x0, x27, #0x100
  4095a8:	and	x0, x0, #0xfffffffffffffff8
  4095ac:	bl	401910 <malloc@plt>
  4095b0:	mov	x26, x0
  4095b4:	cbz	x0, 409670 <__fxstatat@plt+0x7a30>
  4095b8:	add	x3, x0, #0xf8
  4095bc:	mov	x1, x20
  4095c0:	mov	x0, x3
  4095c4:	mov	x2, x27
  4095c8:	bl	4017f0 <memcpy@plt>
  4095cc:	mov	x3, x0
  4095d0:	add	x1, x26, x27
  4095d4:	cmp	x28, #0x0
  4095d8:	ldr	x0, [x19, #32]
  4095dc:	strb	wzr, [x1, #248]
  4095e0:	ldr	w1, [sp, #104]
  4095e4:	str	x23, [x26, #8]
  4095e8:	stp	xzr, xzr, [x26, #24]
  4095ec:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  4095f0:	stp	xzr, x3, [x26, #40]
  4095f4:	str	x0, [x26, #56]
  4095f8:	mov	w0, #0x30000               	// #196608
  4095fc:	str	wzr, [x26, #64]
  409600:	stp	x19, xzr, [x26, #80]
  409604:	str	x27, [x26, #96]
  409608:	stur	w0, [x26, #110]
  40960c:	b.ne	409564 <__fxstatat@plt+0x7924>  // b.any
  409610:	ldr	w0, [x19, #44]
  409614:	mov	x2, x26
  409618:	ldr	x1, [sp, #120]
  40961c:	mov	w3, #0x0                   	// #0
  409620:	bl	4080f0 <__fxstatat@plt+0x64b0>
  409624:	strh	w0, [x26, #108]
  409628:	cbnz	x25, 409578 <__fxstatat@plt+0x7938>
  40962c:	str	xzr, [x26, #16]
  409630:	cbnz	x28, 40981c <__fxstatat@plt+0x7bdc>
  409634:	add	x22, x22, #0x1
  409638:	str	x26, [sp, #112]
  40963c:	mov	x28, x26
  409640:	ldr	x20, [x24, x22, lsl #3]
  409644:	cbnz	x20, 40958c <__fxstatat@plt+0x794c>
  409648:	cmp	x25, #0x0
  40964c:	ccmp	x22, #0x1, #0x0, ne  // ne = any
  409650:	b.ls	409724 <__fxstatat@plt+0x7ae4>  // b.plast
  409654:	mov	x1, x28
  409658:	mov	x2, x22
  40965c:	mov	x0, x19
  409660:	bl	408000 <__fxstatat@plt+0x63c0>
  409664:	mov	x28, x0
  409668:	b	409724 <__fxstatat@plt+0x7ae4>
  40966c:	str	xzr, [x19]
  409670:	cbz	x28, 409698 <__fxstatat@plt+0x7a58>
  409674:	nop
  409678:	ldp	x20, x1, [x28, #16]
  40967c:	mov	x0, x28
  409680:	cbz	x1, 4098b8 <__fxstatat@plt+0x7c78>
  409684:	mov	x0, x1
  409688:	bl	4019d0 <closedir@plt>
  40968c:	mov	x0, x28
  409690:	bl	401ad0 <free@plt>
  409694:	cbnz	x20, 4098c0 <__fxstatat@plt+0x7c80>
  409698:	mov	x0, x23
  40969c:	bl	401ad0 <free@plt>
  4096a0:	ldr	x0, [x19, #32]
  4096a4:	bl	401ad0 <free@plt>
  4096a8:	mov	x0, x19
  4096ac:	bl	401ad0 <free@plt>
  4096b0:	ldp	x21, x22, [sp, #32]
  4096b4:	mov	x19, #0x0                   	// #0
  4096b8:	ldp	x23, x24, [sp, #48]
  4096bc:	ldp	x25, x26, [sp, #64]
  4096c0:	ldp	x27, x28, [sp, #80]
  4096c4:	mov	x0, x19
  4096c8:	ldp	x19, x20, [sp, #16]
  4096cc:	ldp	x29, x30, [sp], #128
  4096d0:	ret
  4096d4:	bl	401bf0 <__errno_location@plt>
  4096d8:	mov	x19, #0x0                   	// #0
  4096dc:	mov	w1, #0x16                  	// #22
  4096e0:	ldp	x21, x22, [sp, #32]
  4096e4:	ldp	x23, x24, [sp, #48]
  4096e8:	str	w1, [x0]
  4096ec:	mov	x0, x19
  4096f0:	ldp	x19, x20, [sp, #16]
  4096f4:	ldp	x29, x30, [sp], #128
  4096f8:	ret
  4096fc:	mov	w0, #0x1                   	// #1
  409700:	str	w0, [sp, #104]
  409704:	b	40954c <__fxstatat@plt+0x790c>
  409708:	mov	x0, #0x1100                	// #4352
  40970c:	str	x0, [x19, #48]
  409710:	bl	401910 <malloc@plt>
  409714:	cbz	x0, 4096a8 <__fxstatat@plt+0x7a68>
  409718:	mov	x23, #0x0                   	// #0
  40971c:	mov	x28, #0x0                   	// #0
  409720:	str	x0, [x19, #32]
  409724:	mov	x0, #0x100                 	// #256
  409728:	bl	401910 <malloc@plt>
  40972c:	cbz	x0, 40966c <__fxstatat@plt+0x7a2c>
  409730:	ldr	x6, [x19, #32]
  409734:	mov	w3, #0x9                   	// #9
  409738:	mov	w2, #0x3                   	// #3
  40973c:	mov	x4, #0x1                   	// #1
  409740:	str	x0, [x19]
  409744:	mov	w1, #0x102                 	// #258
  409748:	stp	x28, xzr, [x0, #16]
  40974c:	stp	xzr, xzr, [x0, #32]
  409750:	str	x6, [x0, #56]
  409754:	str	wzr, [x0, #64]
  409758:	stp	x19, x4, [x0, #80]
  40975c:	str	xzr, [x0, #96]
  409760:	str	w3, [x0, #108]
  409764:	strh	w2, [x0, #112]
  409768:	strb	wzr, [x0, #248]
  40976c:	ldr	w0, [x19, #72]
  409770:	tst	w0, w1
  409774:	b.eq	40984c <__fxstatat@plt+0x7c0c>  // b.none
  409778:	adrp	x4, 401000 <mbrtowc@plt-0x7e0>
  40977c:	adrp	x3, 407000 <__fxstatat@plt+0x53c0>
  409780:	add	x4, x4, #0xad0
  409784:	add	x3, x3, #0xf70
  409788:	adrp	x2, 407000 <__fxstatat@plt+0x53c0>
  40978c:	mov	x1, #0x0                   	// #0
  409790:	add	x2, x2, #0xfa0
  409794:	mov	x0, #0x1f                  	// #31
  409798:	bl	40afa8 <__fxstatat@plt+0x9368>
  40979c:	str	x0, [x19, #88]
  4097a0:	cbz	x0, 409670 <__fxstatat@plt+0x7a30>
  4097a4:	ldr	w0, [x19, #72]
  4097a8:	mov	w1, #0x204                 	// #516
  4097ac:	tst	w0, w1
  4097b0:	b.eq	409864 <__fxstatat@plt+0x7c24>  // b.none
  4097b4:	add	x0, x19, #0x60
  4097b8:	mov	w1, #0xffffffff            	// #-1
  4097bc:	bl	40bb08 <__fxstatat@plt+0x9ec8>
  4097c0:	mov	x0, x19
  4097c4:	ldp	x19, x20, [sp, #16]
  4097c8:	ldp	x21, x22, [sp, #32]
  4097cc:	ldp	x23, x24, [sp, #48]
  4097d0:	ldp	x25, x26, [sp, #64]
  4097d4:	ldp	x27, x28, [sp, #80]
  4097d8:	ldp	x29, x30, [sp], #128
  4097dc:	ret
  4097e0:	add	x0, x20, x0
  4097e4:	sub	x1, x20, #0x2
  4097e8:	ldurb	w0, [x0, #-1]
  4097ec:	cmp	w0, #0x2f
  4097f0:	b.ne	4095a4 <__fxstatat@plt+0x7964>  // b.any
  4097f4:	nop
  4097f8:	ldrb	w0, [x1, x27]
  4097fc:	cmp	w0, #0x2f
  409800:	b.ne	4095a4 <__fxstatat@plt+0x7964>  // b.any
  409804:	sub	x27, x27, #0x1
  409808:	cmp	x27, #0x1
  40980c:	b.ne	4097f8 <__fxstatat@plt+0x7bb8>  // b.any
  409810:	mov	x0, #0x100                 	// #256
  409814:	b	4095ac <__fxstatat@plt+0x796c>
  409818:	str	xzr, [x26, #16]
  40981c:	ldr	x0, [sp, #112]
  409820:	str	x26, [sp, #112]
  409824:	str	x26, [x0, #16]
  409828:	b	409580 <__fxstatat@plt+0x7940>
  40982c:	bl	401bf0 <__errno_location@plt>
  409830:	mov	x19, #0x0                   	// #0
  409834:	mov	w1, #0x16                  	// #22
  409838:	str	w1, [x0]
  40983c:	mov	x0, x19
  409840:	ldp	x19, x20, [sp, #16]
  409844:	ldp	x29, x30, [sp], #128
  409848:	ret
  40984c:	mov	x0, #0x20                  	// #32
  409850:	bl	401910 <malloc@plt>
  409854:	str	x0, [x19, #88]
  409858:	cbz	x0, 409670 <__fxstatat@plt+0x7a30>
  40985c:	bl	40a660 <__fxstatat@plt+0x8a20>
  409860:	b	4097a4 <__fxstatat@plt+0x7b64>
  409864:	lsl	w1, w0, #11
  409868:	mov	w2, #0x4900                	// #18688
  40986c:	and	w1, w1, #0x8000
  409870:	movk	w2, #0x8, lsl #16
  409874:	orr	w1, w1, w2
  409878:	tbz	w0, #9, 4098a8 <__fxstatat@plt+0x7c68>
  40987c:	ldr	w0, [x19, #44]
  409880:	mov	w2, w1
  409884:	adrp	x1, 40d000 <__fxstatat@plt+0xb3c0>
  409888:	add	x1, x1, #0xd68
  40988c:	bl	40bc08 <__fxstatat@plt+0x9fc8>
  409890:	str	w0, [x19, #40]
  409894:	tbz	w0, #31, 4097b4 <__fxstatat@plt+0x7b74>
  409898:	ldr	w0, [x19, #72]
  40989c:	orr	w0, w0, #0x4
  4098a0:	str	w0, [x19, #72]
  4098a4:	b	4097b4 <__fxstatat@plt+0x7b74>
  4098a8:	adrp	x0, 40d000 <__fxstatat@plt+0xb3c0>
  4098ac:	add	x0, x0, #0xd68
  4098b0:	bl	40a728 <__fxstatat@plt+0x8ae8>
  4098b4:	b	409890 <__fxstatat@plt+0x7c50>
  4098b8:	bl	401ad0 <free@plt>
  4098bc:	cbz	x20, 409698 <__fxstatat@plt+0x7a58>
  4098c0:	mov	x28, x20
  4098c4:	b	409678 <__fxstatat@plt+0x7a38>
  4098c8:	ldp	x21, x22, [sp, #32]
  4098cc:	ldp	x23, x24, [sp, #48]
  4098d0:	ldp	x25, x26, [sp, #64]
  4098d4:	b	4096c4 <__fxstatat@plt+0x7a84>
  4098d8:	stp	x29, x30, [sp, #-48]!
  4098dc:	mov	x29, sp
  4098e0:	stp	x19, x20, [sp, #16]
  4098e4:	mov	x20, x0
  4098e8:	ldr	x0, [x0]
  4098ec:	str	x21, [sp, #32]
  4098f0:	cbz	x0, 409938 <__fxstatat@plt+0x7cf8>
  4098f4:	ldr	x1, [x0, #88]
  4098f8:	tbnz	x1, #63, 409a88 <__fxstatat@plt+0x7e48>
  4098fc:	ldr	x19, [x0, #16]
  409900:	cbz	x19, 409920 <__fxstatat@plt+0x7ce0>
  409904:	nop
  409908:	bl	401ad0 <free@plt>
  40990c:	ldr	x0, [x19, #88]
  409910:	tbnz	x0, #63, 409930 <__fxstatat@plt+0x7cf0>
  409914:	mov	x0, x19
  409918:	ldr	x19, [x0, #16]
  40991c:	cbnz	x19, 409908 <__fxstatat@plt+0x7cc8>
  409920:	ldr	x19, [x0, #8]
  409924:	bl	401ad0 <free@plt>
  409928:	ldr	x0, [x19, #88]
  40992c:	tbz	x0, #63, 409914 <__fxstatat@plt+0x7cd4>
  409930:	mov	x0, x19
  409934:	bl	401ad0 <free@plt>
  409938:	ldr	x19, [x20, #8]
  40993c:	cbz	x19, 40997c <__fxstatat@plt+0x7d3c>
  409940:	ldp	x21, x1, [x19, #16]
  409944:	mov	x0, x19
  409948:	cbz	x1, 409974 <__fxstatat@plt+0x7d34>
  40994c:	nop
  409950:	mov	x0, x1
  409954:	bl	4019d0 <closedir@plt>
  409958:	mov	x0, x19
  40995c:	bl	401ad0 <free@plt>
  409960:	cbz	x21, 40997c <__fxstatat@plt+0x7d3c>
  409964:	mov	x19, x21
  409968:	mov	x0, x19
  40996c:	ldp	x21, x1, [x19, #16]
  409970:	cbnz	x1, 409950 <__fxstatat@plt+0x7d10>
  409974:	bl	401ad0 <free@plt>
  409978:	cbnz	x21, 409964 <__fxstatat@plt+0x7d24>
  40997c:	ldr	x0, [x20, #16]
  409980:	bl	401ad0 <free@plt>
  409984:	ldr	x0, [x20, #32]
  409988:	bl	401ad0 <free@plt>
  40998c:	ldr	w0, [x20, #72]
  409990:	tbz	w0, #9, 409a18 <__fxstatat@plt+0x7dd8>
  409994:	ldr	w0, [x20, #44]
  409998:	tbz	w0, #31, 409a44 <__fxstatat@plt+0x7e04>
  40999c:	mov	w21, #0x0                   	// #0
  4099a0:	add	x19, x20, #0x60
  4099a4:	b	4099b0 <__fxstatat@plt+0x7d70>
  4099a8:	bl	40bb78 <__fxstatat@plt+0x9f38>
  4099ac:	tbz	w0, #31, 409a10 <__fxstatat@plt+0x7dd0>
  4099b0:	mov	x0, x19
  4099b4:	bl	40bb28 <__fxstatat@plt+0x9ee8>
  4099b8:	mov	w1, w0
  4099bc:	mov	x0, x19
  4099c0:	tst	w1, #0xff
  4099c4:	b.eq	4099a8 <__fxstatat@plt+0x7d68>  // b.none
  4099c8:	ldr	x0, [x20, #80]
  4099cc:	cbz	x0, 4099d4 <__fxstatat@plt+0x7d94>
  4099d0:	bl	40b2a0 <__fxstatat@plt+0x9660>
  4099d4:	ldr	w2, [x20, #72]
  4099d8:	mov	w1, #0x102                 	// #258
  4099dc:	ldr	x0, [x20, #88]
  4099e0:	tst	w2, w1
  4099e4:	b.eq	409a58 <__fxstatat@plt+0x7e18>  // b.none
  4099e8:	cbz	x0, 4099f0 <__fxstatat@plt+0x7db0>
  4099ec:	bl	40b2a0 <__fxstatat@plt+0x9660>
  4099f0:	mov	x0, x20
  4099f4:	bl	401ad0 <free@plt>
  4099f8:	cbnz	w21, 409a90 <__fxstatat@plt+0x7e50>
  4099fc:	mov	w0, w21
  409a00:	ldp	x19, x20, [sp, #16]
  409a04:	ldr	x21, [sp, #32]
  409a08:	ldp	x29, x30, [sp], #48
  409a0c:	ret
  409a10:	bl	4019f0 <close@plt>
  409a14:	b	4099b0 <__fxstatat@plt+0x7d70>
  409a18:	tbnz	w0, #2, 40999c <__fxstatat@plt+0x7d5c>
  409a1c:	ldr	w0, [x20, #40]
  409a20:	bl	401860 <fchdir@plt>
  409a24:	cbnz	w0, 409a60 <__fxstatat@plt+0x7e20>
  409a28:	ldr	w0, [x20, #40]
  409a2c:	bl	4019f0 <close@plt>
  409a30:	cbz	w0, 40999c <__fxstatat@plt+0x7d5c>
  409a34:	bl	401bf0 <__errno_location@plt>
  409a38:	mov	x19, x0
  409a3c:	ldr	w21, [x19]
  409a40:	b	4099a0 <__fxstatat@plt+0x7d60>
  409a44:	bl	4019f0 <close@plt>
  409a48:	cbz	w0, 40999c <__fxstatat@plt+0x7d5c>
  409a4c:	bl	401bf0 <__errno_location@plt>
  409a50:	ldr	w21, [x0]
  409a54:	b	4099a0 <__fxstatat@plt+0x7d60>
  409a58:	bl	401ad0 <free@plt>
  409a5c:	b	4099f0 <__fxstatat@plt+0x7db0>
  409a60:	bl	401bf0 <__errno_location@plt>
  409a64:	ldr	w21, [x0]
  409a68:	mov	x19, x0
  409a6c:	ldr	w0, [x20, #40]
  409a70:	bl	4019f0 <close@plt>
  409a74:	cmp	w21, #0x0
  409a78:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  409a7c:	b.eq	4099a0 <__fxstatat@plt+0x7d60>  // b.none
  409a80:	ldr	w21, [x19]
  409a84:	b	4099a0 <__fxstatat@plt+0x7d60>
  409a88:	mov	x19, x0
  409a8c:	b	409930 <__fxstatat@plt+0x7cf0>
  409a90:	bl	401bf0 <__errno_location@plt>
  409a94:	str	w21, [x0]
  409a98:	mov	w21, #0xffffffff            	// #-1
  409a9c:	b	4099fc <__fxstatat@plt+0x7dbc>
  409aa0:	stp	x29, x30, [sp, #-48]!
  409aa4:	mov	x29, sp
  409aa8:	stp	x19, x20, [sp, #16]
  409aac:	ldr	x19, [x0]
  409ab0:	cbz	x19, 409cc8 <__fxstatat@plt+0x8088>
  409ab4:	ldr	w1, [x0, #72]
  409ab8:	mov	x20, x0
  409abc:	tbnz	w1, #13, 409cc8 <__fxstatat@plt+0x8088>
  409ac0:	ldrh	w0, [x19, #112]
  409ac4:	mov	w2, #0x3                   	// #3
  409ac8:	strh	w2, [x19, #112]
  409acc:	cmp	w0, #0x1
  409ad0:	b.eq	409f68 <__fxstatat@plt+0x8328>  // b.none
  409ad4:	stp	x21, x22, [sp, #32]
  409ad8:	cmp	w0, #0x2
  409adc:	ldrh	w2, [x19, #108]
  409ae0:	b.eq	409bec <__fxstatat@plt+0x7fac>  // b.none
  409ae4:	cmp	w2, #0x1
  409ae8:	b.ne	409b10 <__fxstatat@plt+0x7ed0>  // b.any
  409aec:	b	409cdc <__fxstatat@plt+0x809c>
  409af0:	str	x19, [x20]
  409af4:	mov	x0, x21
  409af8:	bl	401ad0 <free@plt>
  409afc:	ldr	x0, [x19, #88]
  409b00:	cbz	x0, 409d58 <__fxstatat@plt+0x8118>
  409b04:	ldrh	w0, [x19, #112]
  409b08:	cmp	w0, #0x4
  409b0c:	b.ne	409e10 <__fxstatat@plt+0x81d0>  // b.any
  409b10:	mov	x21, x19
  409b14:	ldr	x19, [x19, #16]
  409b18:	cbnz	x19, 409af0 <__fxstatat@plt+0x7eb0>
  409b1c:	ldr	x22, [x21, #8]
  409b20:	ldr	x0, [x22, #24]
  409b24:	cbnz	x0, 40a0fc <__fxstatat@plt+0x84bc>
  409b28:	str	x22, [x20]
  409b2c:	mov	x0, x21
  409b30:	bl	401ad0 <free@plt>
  409b34:	ldr	x0, [x22, #88]
  409b38:	cmn	x0, #0x1
  409b3c:	b.eq	40a064 <__fxstatat@plt+0x8424>  // b.none
  409b40:	ldrh	w0, [x22, #108]
  409b44:	cmp	w0, #0xb
  409b48:	b.eq	40a31c <__fxstatat@plt+0x86dc>  // b.none
  409b4c:	ldr	x1, [x20, #32]
  409b50:	ldr	x0, [x22, #72]
  409b54:	strb	wzr, [x1, x0]
  409b58:	ldr	x0, [x22, #88]
  409b5c:	cbz	x0, 40a020 <__fxstatat@plt+0x83e0>
  409b60:	ldrh	w0, [x22, #110]
  409b64:	tbz	w0, #1, 409c7c <__fxstatat@plt+0x803c>
  409b68:	ldr	w0, [x20, #72]
  409b6c:	ldr	w19, [x22, #68]
  409b70:	tbnz	w0, #2, 409ba4 <__fxstatat@plt+0x7f64>
  409b74:	tbz	w0, #9, 40a1b0 <__fxstatat@plt+0x8570>
  409b78:	ldr	w1, [x20, #44]
  409b7c:	mov	w0, #0xffffff9c            	// #-100
  409b80:	cmp	w1, w19
  409b84:	ccmp	w1, w0, #0x4, eq  // eq = none
  409b88:	b.ne	40a31c <__fxstatat@plt+0x86dc>  // b.any
  409b8c:	add	x0, x20, #0x60
  409b90:	bl	40bb30 <__fxstatat@plt+0x9ef0>
  409b94:	tbnz	w0, #31, 409b9c <__fxstatat@plt+0x7f5c>
  409b98:	bl	4019f0 <close@plt>
  409b9c:	str	w19, [x20, #44]
  409ba0:	ldr	w19, [x22, #68]
  409ba4:	mov	w0, w19
  409ba8:	bl	4019f0 <close@plt>
  409bac:	ldr	w0, [x20, #72]
  409bb0:	ldrh	w1, [x22, #108]
  409bb4:	cmp	w1, #0x2
  409bb8:	b.eq	409bdc <__fxstatat@plt+0x7f9c>  // b.none
  409bbc:	ldr	w1, [x22, #64]
  409bc0:	cbnz	w1, 40a080 <__fxstatat@plt+0x8440>
  409bc4:	mov	w1, #0x6                   	// #6
  409bc8:	strh	w1, [x22, #108]
  409bcc:	mov	x2, x22
  409bd0:	add	x1, x20, #0x58
  409bd4:	bl	408298 <__fxstatat@plt+0x6658>
  409bd8:	ldr	w0, [x20, #72]
  409bdc:	tbnz	w0, #13, 409cc0 <__fxstatat@plt+0x8080>
  409be0:	mov	x19, x22
  409be4:	ldp	x21, x22, [sp, #32]
  409be8:	b	409ccc <__fxstatat@plt+0x808c>
  409bec:	sub	w0, w2, #0xc
  409bf0:	and	w0, w0, #0xffff
  409bf4:	cmp	w0, #0x1
  409bf8:	b.ls	409ee8 <__fxstatat@plt+0x82a8>  // b.plast
  409bfc:	cmp	w2, #0x1
  409c00:	b.ne	409b10 <__fxstatat@plt+0x7ed0>  // b.any
  409c04:	tbz	w1, #6, 409c18 <__fxstatat@plt+0x7fd8>
  409c08:	ldr	x0, [x20, #24]
  409c0c:	ldr	x2, [x19, #120]
  409c10:	cmp	x2, x0
  409c14:	b.ne	409ce4 <__fxstatat@plt+0x80a4>  // b.any
  409c18:	ldr	x21, [x20, #8]
  409c1c:	cbz	x21, 409fac <__fxstatat@plt+0x836c>
  409c20:	tbnz	w1, #12, 409f84 <__fxstatat@plt+0x8344>
  409c24:	ldr	x3, [x19, #48]
  409c28:	mov	x1, x19
  409c2c:	mov	x0, x20
  409c30:	mov	w2, #0xffffffff            	// #-1
  409c34:	bl	408568 <__fxstatat@plt+0x6928>
  409c38:	cbz	w0, 40a014 <__fxstatat@plt+0x83d4>
  409c3c:	bl	401bf0 <__errno_location@plt>
  409c40:	ldr	w0, [x0]
  409c44:	ldrh	w1, [x19, #110]
  409c48:	str	w0, [x19, #64]
  409c4c:	orr	w1, w1, #0x1
  409c50:	strh	w1, [x19, #110]
  409c54:	ldr	x19, [x20, #8]
  409c58:	cbz	x19, 409c74 <__fxstatat@plt+0x8034>
  409c5c:	mov	x0, x19
  409c60:	ldr	x1, [x0, #8]
  409c64:	ldr	x1, [x1, #48]
  409c68:	str	x1, [x0, #48]
  409c6c:	ldr	x0, [x0, #16]
  409c70:	cbnz	x0, 409c60 <__fxstatat@plt+0x8020>
  409c74:	str	xzr, [x20, #8]
  409c78:	b	409e18 <__fxstatat@plt+0x81d8>
  409c7c:	tbnz	w0, #0, 40a02c <__fxstatat@plt+0x83ec>
  409c80:	ldr	x1, [x22, #8]
  409c84:	adrp	x3, 40d000 <__fxstatat@plt+0xb3c0>
  409c88:	mov	x0, x20
  409c8c:	add	x3, x3, #0xd60
  409c90:	mov	w2, #0xffffffff            	// #-1
  409c94:	bl	408568 <__fxstatat@plt+0x6928>
  409c98:	cbz	w0, 40a02c <__fxstatat@plt+0x83ec>
  409c9c:	bl	401bf0 <__errno_location@plt>
  409ca0:	ldr	w2, [x0]
  409ca4:	ldr	w1, [x20, #72]
  409ca8:	str	w2, [x22, #64]
  409cac:	orr	w0, w1, #0x2000
  409cb0:	ldrh	w1, [x22, #108]
  409cb4:	str	w0, [x20, #72]
  409cb8:	cmp	w1, #0x2
  409cbc:	b.ne	409bbc <__fxstatat@plt+0x7f7c>  // b.any
  409cc0:	ldp	x21, x22, [sp, #32]
  409cc4:	nop
  409cc8:	mov	x19, #0x0                   	// #0
  409ccc:	mov	x0, x19
  409cd0:	ldp	x19, x20, [sp, #16]
  409cd4:	ldp	x29, x30, [sp], #48
  409cd8:	ret
  409cdc:	cmp	w0, #0x4
  409ce0:	b.ne	409c04 <__fxstatat@plt+0x7fc4>  // b.any
  409ce4:	ldrh	w0, [x19, #110]
  409ce8:	tbnz	w0, #1, 40a164 <__fxstatat@plt+0x8524>
  409cec:	ldr	x21, [x20, #8]
  409cf0:	cbz	x21, 409d2c <__fxstatat@plt+0x80ec>
  409cf4:	ldp	x22, x0, [x21, #16]
  409cf8:	cbz	x0, 409d1c <__fxstatat@plt+0x80dc>
  409cfc:	nop
  409d00:	bl	4019d0 <closedir@plt>
  409d04:	mov	x0, x21
  409d08:	bl	401ad0 <free@plt>
  409d0c:	cbz	x22, 409d28 <__fxstatat@plt+0x80e8>
  409d10:	mov	x21, x22
  409d14:	ldp	x22, x0, [x21, #16]
  409d18:	cbnz	x0, 409d00 <__fxstatat@plt+0x80c0>
  409d1c:	mov	x0, x21
  409d20:	bl	401ad0 <free@plt>
  409d24:	cbnz	x22, 409d10 <__fxstatat@plt+0x80d0>
  409d28:	str	xzr, [x20, #8]
  409d2c:	ldr	w0, [x20, #72]
  409d30:	mov	w1, #0x6                   	// #6
  409d34:	strh	w1, [x19, #108]
  409d38:	add	x1, x20, #0x58
  409d3c:	mov	x2, x19
  409d40:	bl	408298 <__fxstatat@plt+0x6658>
  409d44:	mov	x0, x19
  409d48:	ldp	x19, x20, [sp, #16]
  409d4c:	ldp	x21, x22, [sp, #32]
  409d50:	ldp	x29, x30, [sp], #48
  409d54:	ret
  409d58:	mov	x0, x20
  409d5c:	bl	408328 <__fxstatat@plt+0x66e8>
  409d60:	cbnz	w0, 40a130 <__fxstatat@plt+0x84f0>
  409d64:	ldr	w2, [x20, #72]
  409d68:	mov	w1, #0x102                 	// #258
  409d6c:	ldr	x0, [x20, #88]
  409d70:	tst	w2, w1
  409d74:	b.eq	40a15c <__fxstatat@plt+0x851c>  // b.none
  409d78:	cbz	x0, 409d80 <__fxstatat@plt+0x8140>
  409d7c:	bl	40b2a0 <__fxstatat@plt+0x9660>
  409d80:	ldr	x2, [x19, #96]
  409d84:	add	x22, x19, #0xf8
  409d88:	ldr	x0, [x20, #32]
  409d8c:	str	x2, [x19, #72]
  409d90:	add	x2, x2, #0x1
  409d94:	mov	x1, x22
  409d98:	bl	401800 <memmove@plt>
  409d9c:	mov	x0, x22
  409da0:	mov	w1, #0x2f                  	// #47
  409da4:	bl	401a00 <strrchr@plt>
  409da8:	cbz	x0, 409dd8 <__fxstatat@plt+0x8198>
  409dac:	cmp	x22, x0
  409db0:	b.eq	40a034 <__fxstatat@plt+0x83f4>  // b.none
  409db4:	add	x21, x0, #0x1
  409db8:	mov	x0, x21
  409dbc:	bl	401830 <strlen@plt>
  409dc0:	mov	x1, x21
  409dc4:	mov	x21, x0
  409dc8:	add	x2, x21, #0x1
  409dcc:	mov	x0, x22
  409dd0:	bl	401800 <memmove@plt>
  409dd4:	str	x21, [x19, #96]
  409dd8:	ldr	d0, [x20, #32]
  409ddc:	mov	w0, #0x102                 	// #258
  409de0:	ldr	w1, [x20, #72]
  409de4:	dup	v0.2d, v0.d[0]
  409de8:	tst	w1, w0
  409dec:	str	q0, [x19, #48]
  409df0:	b.ne	409fe4 <__fxstatat@plt+0x83a4>  // b.any
  409df4:	mov	x0, #0x20                  	// #32
  409df8:	bl	401910 <malloc@plt>
  409dfc:	str	x0, [x20, #88]
  409e00:	cbz	x0, 409e58 <__fxstatat@plt+0x8218>
  409e04:	bl	40a660 <__fxstatat@plt+0x8a20>
  409e08:	ldrh	w1, [x19, #108]
  409e0c:	b	409e5c <__fxstatat@plt+0x821c>
  409e10:	cmp	w0, #0x2
  409e14:	b.eq	40a170 <__fxstatat@plt+0x8530>  // b.none
  409e18:	ldr	x2, [x19, #8]
  409e1c:	mov	w4, #0x2f                  	// #47
  409e20:	ldr	x3, [x20, #32]
  409e24:	add	x1, x19, #0xf8
  409e28:	ldr	x0, [x2, #72]
  409e2c:	ldr	x5, [x2, #56]
  409e30:	sub	x2, x0, #0x1
  409e34:	ldrb	w5, [x5, x2]
  409e38:	cmp	w5, #0x2f
  409e3c:	csel	x2, x2, x0, eq  // eq = none
  409e40:	add	x0, x3, x2
  409e44:	add	x0, x0, #0x1
  409e48:	strb	w4, [x3, x2]
  409e4c:	ldr	x2, [x19, #96]
  409e50:	add	x2, x2, #0x1
  409e54:	bl	401800 <memmove@plt>
  409e58:	ldrh	w1, [x19, #108]
  409e5c:	str	x19, [x20]
  409e60:	cmp	w1, #0xb
  409e64:	b.eq	409f18 <__fxstatat@plt+0x82d8>  // b.none
  409e68:	cmp	w1, #0x1
  409e6c:	b.ne	409f2c <__fxstatat@plt+0x82ec>  // b.any
  409e70:	ldr	x0, [x19, #88]
  409e74:	cbnz	x0, 409e80 <__fxstatat@plt+0x8240>
  409e78:	ldr	x0, [x19, #120]
  409e7c:	str	x0, [x20, #24]
  409e80:	ldr	w1, [x20, #72]
  409e84:	mov	w0, #0x102                 	// #258
  409e88:	tst	w1, w0
  409e8c:	b.eq	409f40 <__fxstatat@plt+0x8300>  // b.none
  409e90:	mov	x0, #0x18                  	// #24
  409e94:	bl	401910 <malloc@plt>
  409e98:	mov	x21, x0
  409e9c:	cbz	x0, 409fcc <__fxstatat@plt+0x838c>
  409ea0:	mov	x1, x0
  409ea4:	ldr	x0, [x20, #88]
  409ea8:	ldur	q0, [x19, #120]
  409eac:	str	x19, [x21, #16]
  409eb0:	str	q0, [x21]
  409eb4:	bl	40b780 <__fxstatat@plt+0x9b40>
  409eb8:	mov	x20, x0
  409ebc:	cmp	x21, x0
  409ec0:	b.eq	409f2c <__fxstatat@plt+0x82ec>  // b.none
  409ec4:	mov	x0, x21
  409ec8:	bl	401ad0 <free@plt>
  409ecc:	cbz	x20, 409fcc <__fxstatat@plt+0x838c>
  409ed0:	ldr	x1, [x20, #16]
  409ed4:	mov	w0, #0x2                   	// #2
  409ed8:	ldp	x21, x22, [sp, #32]
  409edc:	str	x1, [x19]
  409ee0:	strh	w0, [x19, #108]
  409ee4:	b	409ccc <__fxstatat@plt+0x808c>
  409ee8:	ldr	w0, [x20, #44]
  409eec:	mov	x2, x19
  409ef0:	add	x1, x20, #0x48
  409ef4:	mov	w3, #0x1                   	// #1
  409ef8:	bl	4080f0 <__fxstatat@plt+0x64b0>
  409efc:	strh	w0, [x19, #108]
  409f00:	and	w0, w0, #0xffff
  409f04:	cmp	w0, #0x1
  409f08:	b.eq	40a1c4 <__fxstatat@plt+0x8584>  // b.none
  409f0c:	str	x19, [x20]
  409f10:	cmp	w0, #0xb
  409f14:	b.ne	409f2c <__fxstatat@plt+0x82ec>  // b.any
  409f18:	ldr	x0, [x19, #168]
  409f1c:	cmp	x0, #0x2
  409f20:	b.eq	40a08c <__fxstatat@plt+0x844c>  // b.none
  409f24:	cmp	x0, #0x1
  409f28:	b.ne	40a31c <__fxstatat@plt+0x86dc>  // b.any
  409f2c:	ldp	x21, x22, [sp, #32]
  409f30:	mov	x0, x19
  409f34:	ldp	x19, x20, [sp, #16]
  409f38:	ldp	x29, x30, [sp], #48
  409f3c:	ret
  409f40:	ldr	x0, [x20, #88]
  409f44:	add	x1, x19, #0x78
  409f48:	bl	40a678 <__fxstatat@plt+0x8a38>
  409f4c:	tst	w0, #0xff
  409f50:	b.eq	409f2c <__fxstatat@plt+0x82ec>  // b.none
  409f54:	mov	w0, #0x2                   	// #2
  409f58:	strh	w0, [x19, #108]
  409f5c:	ldp	x21, x22, [sp, #32]
  409f60:	str	x19, [x19]
  409f64:	b	409ccc <__fxstatat@plt+0x808c>
  409f68:	ldr	w0, [x20, #44]
  409f6c:	add	x1, x20, #0x48
  409f70:	mov	x2, x19
  409f74:	mov	w3, #0x0                   	// #0
  409f78:	bl	4080f0 <__fxstatat@plt+0x64b0>
  409f7c:	strh	w0, [x19, #108]
  409f80:	b	409ccc <__fxstatat@plt+0x808c>
  409f84:	and	w1, w1, #0xffffefff
  409f88:	str	w1, [x20, #72]
  409f8c:	nop
  409f90:	ldp	x22, x0, [x21, #16]
  409f94:	cbz	x0, 40a148 <__fxstatat@plt+0x8508>
  409f98:	bl	4019d0 <closedir@plt>
  409f9c:	mov	x0, x21
  409fa0:	bl	401ad0 <free@plt>
  409fa4:	cbnz	x22, 40a154 <__fxstatat@plt+0x8514>
  409fa8:	str	xzr, [x20, #8]
  409fac:	mov	x0, x20
  409fb0:	mov	w1, #0x3                   	// #3
  409fb4:	bl	408828 <__fxstatat@plt+0x6be8>
  409fb8:	str	x0, [x20, #8]
  409fbc:	cbz	x0, 40a040 <__fxstatat@plt+0x8400>
  409fc0:	mov	x19, x0
  409fc4:	str	xzr, [x20, #8]
  409fc8:	b	409e18 <__fxstatat@plt+0x81d8>
  409fcc:	bl	401bf0 <__errno_location@plt>
  409fd0:	mov	x19, #0x0                   	// #0
  409fd4:	mov	w1, #0xc                   	// #12
  409fd8:	ldp	x21, x22, [sp, #32]
  409fdc:	str	w1, [x0]
  409fe0:	b	409ccc <__fxstatat@plt+0x808c>
  409fe4:	mov	x1, #0x0                   	// #0
  409fe8:	adrp	x4, 401000 <mbrtowc@plt-0x7e0>
  409fec:	adrp	x3, 407000 <__fxstatat@plt+0x53c0>
  409ff0:	add	x4, x4, #0xad0
  409ff4:	add	x3, x3, #0xf70
  409ff8:	adrp	x2, 407000 <__fxstatat@plt+0x53c0>
  409ffc:	mov	x0, #0x1f                  	// #31
  40a000:	add	x2, x2, #0xfa0
  40a004:	bl	40afa8 <__fxstatat@plt+0x9368>
  40a008:	ldrh	w1, [x19, #108]
  40a00c:	str	x0, [x20, #88]
  40a010:	b	409e5c <__fxstatat@plt+0x821c>
  40a014:	ldr	x19, [x20, #8]
  40a018:	str	xzr, [x20, #8]
  40a01c:	b	409e18 <__fxstatat@plt+0x81d8>
  40a020:	mov	x0, x20
  40a024:	bl	408328 <__fxstatat@plt+0x66e8>
  40a028:	cbnz	w0, 409c9c <__fxstatat@plt+0x805c>
  40a02c:	ldr	w0, [x20, #72]
  40a030:	b	409bb0 <__fxstatat@plt+0x7f70>
  40a034:	ldrb	w1, [x22, #1]
  40a038:	cbz	w1, 409dd8 <__fxstatat@plt+0x8198>
  40a03c:	b	409db4 <__fxstatat@plt+0x8174>
  40a040:	ldr	w0, [x20, #72]
  40a044:	tbnz	w0, #13, 409cc0 <__fxstatat@plt+0x8080>
  40a048:	ldr	w1, [x19, #64]
  40a04c:	cbz	w1, 409d38 <__fxstatat@plt+0x80f8>
  40a050:	ldrh	w1, [x19, #108]
  40a054:	cmp	w1, #0x4
  40a058:	b.eq	409d38 <__fxstatat@plt+0x80f8>  // b.none
  40a05c:	mov	w1, #0x7                   	// #7
  40a060:	b	409d34 <__fxstatat@plt+0x80f4>
  40a064:	mov	x0, x22
  40a068:	bl	401ad0 <free@plt>
  40a06c:	bl	401bf0 <__errno_location@plt>
  40a070:	ldp	x21, x22, [sp, #32]
  40a074:	str	wzr, [x0]
  40a078:	str	xzr, [x20]
  40a07c:	b	409ccc <__fxstatat@plt+0x808c>
  40a080:	mov	w1, #0x7                   	// #7
  40a084:	strh	w1, [x22, #108]
  40a088:	b	409bdc <__fxstatat@plt+0x7f9c>
  40a08c:	ldr	x21, [x19, #8]
  40a090:	ldr	w0, [x20, #44]
  40a094:	ldr	w1, [x21, #104]
  40a098:	cbnz	w1, 40a0ac <__fxstatat@plt+0x846c>
  40a09c:	ldr	w2, [x20, #72]
  40a0a0:	and	w2, w2, #0x18
  40a0a4:	cmp	w2, #0x18
  40a0a8:	b.eq	40a230 <__fxstatat@plt+0x85f0>  // b.none
  40a0ac:	mov	x2, x19
  40a0b0:	add	x1, x20, #0x48
  40a0b4:	mov	w3, #0x0                   	// #0
  40a0b8:	bl	4080f0 <__fxstatat@plt+0x64b0>
  40a0bc:	ldr	w2, [x19, #136]
  40a0c0:	and	w1, w0, #0xffff
  40a0c4:	strh	w0, [x19, #108]
  40a0c8:	and	w2, w2, #0xf000
  40a0cc:	cmp	w2, #0x4, lsl #12
  40a0d0:	b.ne	409e68 <__fxstatat@plt+0x8228>  // b.any
  40a0d4:	ldr	x0, [x19, #88]
  40a0d8:	cbz	x0, 40a220 <__fxstatat@plt+0x85e0>
  40a0dc:	ldr	w0, [x21, #104]
  40a0e0:	sub	w0, w0, #0x1
  40a0e4:	cmn	w0, #0x3
  40a0e8:	b.ls	40a2b4 <__fxstatat@plt+0x8674>  // b.plast
  40a0ec:	cmp	w1, #0x1
  40a0f0:	b.eq	409e80 <__fxstatat@plt+0x8240>  // b.none
  40a0f4:	ldp	x21, x22, [sp, #32]
  40a0f8:	b	409f30 <__fxstatat@plt+0x82f0>
  40a0fc:	ldr	x3, [x20, #32]
  40a100:	mov	w1, #0x3                   	// #3
  40a104:	ldr	x2, [x22, #72]
  40a108:	str	x22, [x20]
  40a10c:	mov	x0, x20
  40a110:	strb	wzr, [x3, x2]
  40a114:	bl	408828 <__fxstatat@plt+0x6be8>
  40a118:	mov	x1, x0
  40a11c:	cbnz	x0, 40a1a0 <__fxstatat@plt+0x8560>
  40a120:	ldr	w0, [x20, #72]
  40a124:	tbnz	w0, #13, 409cc0 <__fxstatat@plt+0x8080>
  40a128:	ldr	x22, [x21, #8]
  40a12c:	b	409b28 <__fxstatat@plt+0x7ee8>
  40a130:	ldr	w0, [x20, #72]
  40a134:	mov	x19, #0x0                   	// #0
  40a138:	ldp	x21, x22, [sp, #32]
  40a13c:	orr	w0, w0, #0x2000
  40a140:	str	w0, [x20, #72]
  40a144:	b	409ccc <__fxstatat@plt+0x808c>
  40a148:	mov	x0, x21
  40a14c:	bl	401ad0 <free@plt>
  40a150:	cbz	x22, 409fa8 <__fxstatat@plt+0x8368>
  40a154:	mov	x21, x22
  40a158:	b	409f90 <__fxstatat@plt+0x8350>
  40a15c:	bl	401ad0 <free@plt>
  40a160:	b	409d80 <__fxstatat@plt+0x8140>
  40a164:	ldr	w0, [x19, #68]
  40a168:	bl	4019f0 <close@plt>
  40a16c:	b	409cec <__fxstatat@plt+0x80ac>
  40a170:	ldr	w0, [x20, #44]
  40a174:	mov	x2, x19
  40a178:	add	x1, x20, #0x48
  40a17c:	mov	w3, #0x1                   	// #1
  40a180:	bl	4080f0 <__fxstatat@plt+0x64b0>
  40a184:	strh	w0, [x19, #108]
  40a188:	and	w0, w0, #0xffff
  40a18c:	cmp	w0, #0x1
  40a190:	b.eq	40a1d4 <__fxstatat@plt+0x8594>  // b.none
  40a194:	mov	w0, #0x3                   	// #3
  40a198:	strh	w0, [x19, #112]
  40a19c:	b	409e18 <__fxstatat@plt+0x81d8>
  40a1a0:	mov	x0, x21
  40a1a4:	mov	x19, x1
  40a1a8:	bl	401ad0 <free@plt>
  40a1ac:	b	409e18 <__fxstatat@plt+0x81d8>
  40a1b0:	mov	w0, w19
  40a1b4:	bl	401860 <fchdir@plt>
  40a1b8:	cbnz	w0, 40a24c <__fxstatat@plt+0x860c>
  40a1bc:	ldr	w19, [x22, #68]
  40a1c0:	b	409ba4 <__fxstatat@plt+0x7f64>
  40a1c4:	ldr	w0, [x20, #72]
  40a1c8:	tbz	w0, #2, 40a26c <__fxstatat@plt+0x862c>
  40a1cc:	str	x19, [x20]
  40a1d0:	b	409e70 <__fxstatat@plt+0x8230>
  40a1d4:	ldr	w0, [x20, #72]
  40a1d8:	tbnz	w0, #2, 40a194 <__fxstatat@plt+0x8554>
  40a1dc:	lsl	w1, w0, #11
  40a1e0:	mov	w2, #0x4900                	// #18688
  40a1e4:	and	w1, w1, #0x8000
  40a1e8:	movk	w2, #0x8, lsl #16
  40a1ec:	orr	w1, w1, w2
  40a1f0:	tbz	w0, #9, 40a2f4 <__fxstatat@plt+0x86b4>
  40a1f4:	ldr	w0, [x20, #44]
  40a1f8:	mov	w2, w1
  40a1fc:	adrp	x1, 40d000 <__fxstatat@plt+0xb3c0>
  40a200:	add	x1, x1, #0xd68
  40a204:	bl	40bc08 <__fxstatat@plt+0x9fc8>
  40a208:	str	w0, [x19, #68]
  40a20c:	tbnz	w0, #31, 40a304 <__fxstatat@plt+0x86c4>
  40a210:	ldrh	w0, [x19, #110]
  40a214:	orr	w0, w0, #0x2
  40a218:	strh	w0, [x19, #110]
  40a21c:	b	40a194 <__fxstatat@plt+0x8554>
  40a220:	cmp	w1, #0x1
  40a224:	b.eq	409e78 <__fxstatat@plt+0x8238>  // b.none
  40a228:	ldp	x21, x22, [sp, #32]
  40a22c:	b	409f30 <__fxstatat@plt+0x82f0>
  40a230:	mov	w1, w0
  40a234:	mov	x0, x21
  40a238:	bl	4083e8 <__fxstatat@plt+0x67a8>
  40a23c:	cmp	w0, #0x2
  40a240:	b.eq	40a2bc <__fxstatat@plt+0x867c>  // b.none
  40a244:	ldr	w0, [x20, #44]
  40a248:	b	40a0ac <__fxstatat@plt+0x846c>
  40a24c:	bl	401bf0 <__errno_location@plt>
  40a250:	ldr	w0, [x0]
  40a254:	ldr	w1, [x20, #72]
  40a258:	str	w0, [x22, #64]
  40a25c:	ldr	w19, [x22, #68]
  40a260:	orr	w1, w1, #0x2000
  40a264:	str	w1, [x20, #72]
  40a268:	b	409ba4 <__fxstatat@plt+0x7f64>
  40a26c:	lsl	w1, w0, #11
  40a270:	mov	w2, #0x4900                	// #18688
  40a274:	and	w1, w1, #0x8000
  40a278:	movk	w2, #0x8, lsl #16
  40a27c:	orr	w1, w1, w2
  40a280:	tbz	w0, #9, 40a2c4 <__fxstatat@plt+0x8684>
  40a284:	ldr	w0, [x20, #44]
  40a288:	mov	w2, w1
  40a28c:	adrp	x1, 40d000 <__fxstatat@plt+0xb3c0>
  40a290:	add	x1, x1, #0xd68
  40a294:	bl	40bc08 <__fxstatat@plt+0x9fc8>
  40a298:	str	w0, [x19, #68]
  40a29c:	tbnz	w0, #31, 40a2d4 <__fxstatat@plt+0x8694>
  40a2a0:	ldrh	w0, [x19, #110]
  40a2a4:	ldrh	w1, [x19, #108]
  40a2a8:	orr	w0, w0, #0x2
  40a2ac:	strh	w0, [x19, #110]
  40a2b0:	b	409e5c <__fxstatat@plt+0x821c>
  40a2b4:	str	w0, [x21, #104]
  40a2b8:	b	40a0ec <__fxstatat@plt+0x84ac>
  40a2bc:	ldrh	w1, [x19, #108]
  40a2c0:	b	409e68 <__fxstatat@plt+0x8228>
  40a2c4:	adrp	x0, 40d000 <__fxstatat@plt+0xb3c0>
  40a2c8:	add	x0, x0, #0xd68
  40a2cc:	bl	40a728 <__fxstatat@plt+0x8ae8>
  40a2d0:	b	40a298 <__fxstatat@plt+0x8658>
  40a2d4:	bl	401bf0 <__errno_location@plt>
  40a2d8:	ldr	w0, [x0]
  40a2dc:	mov	w1, #0x7                   	// #7
  40a2e0:	ldp	x21, x22, [sp, #32]
  40a2e4:	str	w0, [x19, #64]
  40a2e8:	strh	w1, [x19, #108]
  40a2ec:	str	x19, [x20]
  40a2f0:	b	409ccc <__fxstatat@plt+0x808c>
  40a2f4:	adrp	x0, 40d000 <__fxstatat@plt+0xb3c0>
  40a2f8:	add	x0, x0, #0xd68
  40a2fc:	bl	40a728 <__fxstatat@plt+0x8ae8>
  40a300:	b	40a208 <__fxstatat@plt+0x85c8>
  40a304:	bl	401bf0 <__errno_location@plt>
  40a308:	ldr	w0, [x0]
  40a30c:	mov	w1, #0x7                   	// #7
  40a310:	str	w0, [x19, #64]
  40a314:	strh	w1, [x19, #108]
  40a318:	b	40a194 <__fxstatat@plt+0x8554>
  40a31c:	bl	401a30 <abort@plt>
  40a320:	cmp	w2, #0x4
  40a324:	b.hi	40a334 <__fxstatat@plt+0x86f4>  // b.pmore
  40a328:	mov	w0, #0x0                   	// #0
  40a32c:	strh	w2, [x1, #112]
  40a330:	ret
  40a334:	stp	x29, x30, [sp, #-16]!
  40a338:	mov	x29, sp
  40a33c:	bl	401bf0 <__errno_location@plt>
  40a340:	mov	x1, x0
  40a344:	mov	w2, #0x16                  	// #22
  40a348:	mov	w0, #0x1                   	// #1
  40a34c:	str	w2, [x1]
  40a350:	ldp	x29, x30, [sp], #16
  40a354:	ret
  40a358:	stp	x29, x30, [sp, #-64]!
  40a35c:	mov	x29, sp
  40a360:	stp	x19, x20, [sp, #16]
  40a364:	mov	x19, x0
  40a368:	stp	x21, x22, [sp, #32]
  40a36c:	mov	w21, w1
  40a370:	bl	401bf0 <__errno_location@plt>
  40a374:	tst	w21, #0xffffefff
  40a378:	mov	x22, x0
  40a37c:	b.ne	40a4c4 <__fxstatat@plt+0x8884>  // b.any
  40a380:	stp	x23, x24, [sp, #48]
  40a384:	ldr	x24, [x19]
  40a388:	str	wzr, [x0]
  40a38c:	ldr	w0, [x19, #72]
  40a390:	tbnz	w0, #13, 40a440 <__fxstatat@plt+0x8800>
  40a394:	ldrh	w0, [x24, #108]
  40a398:	cmp	w0, #0x9
  40a39c:	b.eq	40a4e0 <__fxstatat@plt+0x88a0>  // b.none
  40a3a0:	cmp	w0, #0x1
  40a3a4:	b.ne	40a440 <__fxstatat@plt+0x8800>  // b.any
  40a3a8:	ldr	x20, [x19, #8]
  40a3ac:	cbz	x20, 40a3e0 <__fxstatat@plt+0x87a0>
  40a3b0:	ldp	x23, x0, [x20, #16]
  40a3b4:	cbz	x0, 40a3d4 <__fxstatat@plt+0x8794>
  40a3b8:	bl	4019d0 <closedir@plt>
  40a3bc:	mov	x0, x20
  40a3c0:	bl	401ad0 <free@plt>
  40a3c4:	cbz	x23, 40a3e0 <__fxstatat@plt+0x87a0>
  40a3c8:	mov	x20, x23
  40a3cc:	ldp	x23, x0, [x20, #16]
  40a3d0:	cbnz	x0, 40a3b8 <__fxstatat@plt+0x8778>
  40a3d4:	mov	x0, x20
  40a3d8:	bl	401ad0 <free@plt>
  40a3dc:	cbnz	x23, 40a3c8 <__fxstatat@plt+0x8788>
  40a3e0:	cmp	w21, #0x1, lsl #12
  40a3e4:	mov	w20, #0x1                   	// #1
  40a3e8:	b.ne	40a3fc <__fxstatat@plt+0x87bc>  // b.any
  40a3ec:	ldr	w0, [x19, #72]
  40a3f0:	mov	w20, #0x2                   	// #2
  40a3f4:	orr	w0, w0, #0x1000
  40a3f8:	str	w0, [x19, #72]
  40a3fc:	ldr	x0, [x24, #88]
  40a400:	cbnz	x0, 40a41c <__fxstatat@plt+0x87dc>
  40a404:	ldr	x0, [x24, #48]
  40a408:	ldrb	w0, [x0]
  40a40c:	cmp	w0, #0x2f
  40a410:	b.eq	40a41c <__fxstatat@plt+0x87dc>  // b.none
  40a414:	ldr	w0, [x19, #72]
  40a418:	tbz	w0, #2, 40a458 <__fxstatat@plt+0x8818>
  40a41c:	mov	w1, w20
  40a420:	mov	x0, x19
  40a424:	bl	408828 <__fxstatat@plt+0x6be8>
  40a428:	ldp	x23, x24, [sp, #48]
  40a42c:	str	x0, [x19, #8]
  40a430:	ldp	x19, x20, [sp, #16]
  40a434:	ldp	x21, x22, [sp, #32]
  40a438:	ldp	x29, x30, [sp], #64
  40a43c:	ret
  40a440:	ldp	x23, x24, [sp, #48]
  40a444:	mov	x0, #0x0                   	// #0
  40a448:	ldp	x19, x20, [sp, #16]
  40a44c:	ldp	x21, x22, [sp, #32]
  40a450:	ldp	x29, x30, [sp], #64
  40a454:	ret
  40a458:	lsl	w1, w0, #11
  40a45c:	mov	w2, #0x4900                	// #18688
  40a460:	and	w1, w1, #0x8000
  40a464:	movk	w2, #0x8, lsl #16
  40a468:	orr	w1, w1, w2
  40a46c:	tbz	w0, #9, 40a4f8 <__fxstatat@plt+0x88b8>
  40a470:	ldr	w0, [x19, #44]
  40a474:	mov	w2, w1
  40a478:	adrp	x1, 40d000 <__fxstatat@plt+0xb3c0>
  40a47c:	add	x1, x1, #0xd68
  40a480:	bl	40bc08 <__fxstatat@plt+0x9fc8>
  40a484:	mov	w21, w0
  40a488:	tbnz	w21, #31, 40a540 <__fxstatat@plt+0x8900>
  40a48c:	mov	w1, w20
  40a490:	mov	x0, x19
  40a494:	bl	408828 <__fxstatat@plt+0x6be8>
  40a498:	str	x0, [x19, #8]
  40a49c:	ldr	w1, [x19, #72]
  40a4a0:	tbnz	w1, #9, 40a50c <__fxstatat@plt+0x88cc>
  40a4a4:	mov	w0, w21
  40a4a8:	bl	401860 <fchdir@plt>
  40a4ac:	cbnz	w0, 40a550 <__fxstatat@plt+0x8910>
  40a4b0:	mov	w0, w21
  40a4b4:	bl	4019f0 <close@plt>
  40a4b8:	ldr	x0, [x19, #8]
  40a4bc:	ldp	x23, x24, [sp, #48]
  40a4c0:	b	40a448 <__fxstatat@plt+0x8808>
  40a4c4:	mov	w1, #0x16                  	// #22
  40a4c8:	str	w1, [x22]
  40a4cc:	mov	x0, #0x0                   	// #0
  40a4d0:	ldp	x19, x20, [sp, #16]
  40a4d4:	ldp	x21, x22, [sp, #32]
  40a4d8:	ldp	x29, x30, [sp], #64
  40a4dc:	ret
  40a4e0:	ldr	x0, [x24, #16]
  40a4e4:	ldp	x19, x20, [sp, #16]
  40a4e8:	ldp	x21, x22, [sp, #32]
  40a4ec:	ldp	x23, x24, [sp, #48]
  40a4f0:	ldp	x29, x30, [sp], #64
  40a4f4:	ret
  40a4f8:	adrp	x0, 40d000 <__fxstatat@plt+0xb3c0>
  40a4fc:	add	x0, x0, #0xd68
  40a500:	bl	40a728 <__fxstatat@plt+0x8ae8>
  40a504:	mov	w21, w0
  40a508:	b	40a488 <__fxstatat@plt+0x8848>
  40a50c:	ldr	w1, [x19, #44]
  40a510:	mov	w0, #0xffffff9c            	// #-100
  40a514:	cmp	w21, w1
  40a518:	ccmp	w1, w0, #0x4, eq  // eq = none
  40a51c:	b.ne	40a56c <__fxstatat@plt+0x892c>  // b.any
  40a520:	add	x0, x19, #0x60
  40a524:	bl	40bb30 <__fxstatat@plt+0x9ef0>
  40a528:	tbz	w0, #31, 40a534 <__fxstatat@plt+0x88f4>
  40a52c:	str	w21, [x19, #44]
  40a530:	b	40a4b8 <__fxstatat@plt+0x8878>
  40a534:	bl	4019f0 <close@plt>
  40a538:	str	w21, [x19, #44]
  40a53c:	b	40a4b8 <__fxstatat@plt+0x8878>
  40a540:	mov	x0, #0x0                   	// #0
  40a544:	ldp	x23, x24, [sp, #48]
  40a548:	str	xzr, [x19, #8]
  40a54c:	b	40a448 <__fxstatat@plt+0x8808>
  40a550:	ldr	w19, [x22]
  40a554:	mov	w0, w21
  40a558:	bl	4019f0 <close@plt>
  40a55c:	mov	x0, #0x0                   	// #0
  40a560:	ldp	x23, x24, [sp, #48]
  40a564:	str	w19, [x22]
  40a568:	b	40a448 <__fxstatat@plt+0x8808>
  40a56c:	bl	401a30 <abort@plt>
  40a570:	stp	x29, x30, [sp, #-64]!
  40a574:	cmp	x0, #0x0
  40a578:	add	x4, sp, #0x3c
  40a57c:	mov	x29, sp
  40a580:	stp	x19, x20, [sp, #16]
  40a584:	csel	x19, x4, x0, eq  // eq = none
  40a588:	mov	x20, x2
  40a58c:	mov	x0, x19
  40a590:	str	x21, [sp, #32]
  40a594:	mov	x21, x1
  40a598:	bl	4017e0 <mbrtowc@plt>
  40a59c:	cmp	x20, #0x0
  40a5a0:	mov	x20, x0
  40a5a4:	ccmn	x0, #0x3, #0x0, ne  // ne = any
  40a5a8:	b.hi	40a5c0 <__fxstatat@plt+0x8980>  // b.pmore
  40a5ac:	mov	x0, x20
  40a5b0:	ldp	x19, x20, [sp, #16]
  40a5b4:	ldr	x21, [sp, #32]
  40a5b8:	ldp	x29, x30, [sp], #64
  40a5bc:	ret
  40a5c0:	mov	w0, #0x0                   	// #0
  40a5c4:	bl	40a778 <__fxstatat@plt+0x8b38>
  40a5c8:	tst	w0, #0xff
  40a5cc:	b.ne	40a5ac <__fxstatat@plt+0x896c>  // b.any
  40a5d0:	ldrb	w0, [x21]
  40a5d4:	mov	x20, #0x1                   	// #1
  40a5d8:	str	w0, [x19]
  40a5dc:	mov	x0, x20
  40a5e0:	ldp	x19, x20, [sp, #16]
  40a5e4:	ldr	x21, [sp, #32]
  40a5e8:	ldp	x29, x30, [sp], #64
  40a5ec:	ret
  40a5f0:	stp	x29, x30, [sp, #-32]!
  40a5f4:	mov	x29, sp
  40a5f8:	stp	x19, x20, [sp, #16]
  40a5fc:	mov	x19, x0
  40a600:	bl	4018c0 <__fpending@plt>
  40a604:	mov	x20, x0
  40a608:	mov	x0, x19
  40a60c:	ldr	w19, [x19]
  40a610:	and	w19, w19, #0x20
  40a614:	bl	40bd30 <__fxstatat@plt+0xa0f0>
  40a618:	cbnz	w19, 40a640 <__fxstatat@plt+0x8a00>
  40a61c:	cbz	w0, 40a634 <__fxstatat@plt+0x89f4>
  40a620:	cbnz	x20, 40a658 <__fxstatat@plt+0x8a18>
  40a624:	bl	401bf0 <__errno_location@plt>
  40a628:	ldr	w0, [x0]
  40a62c:	cmp	w0, #0x9
  40a630:	csetm	w0, ne  // ne = any
  40a634:	ldp	x19, x20, [sp, #16]
  40a638:	ldp	x29, x30, [sp], #32
  40a63c:	ret
  40a640:	cbnz	w0, 40a658 <__fxstatat@plt+0x8a18>
  40a644:	bl	401bf0 <__errno_location@plt>
  40a648:	mov	x1, x0
  40a64c:	mov	w0, #0xffffffff            	// #-1
  40a650:	str	wzr, [x1]
  40a654:	b	40a634 <__fxstatat@plt+0x89f4>
  40a658:	mov	w0, #0xffffffff            	// #-1
  40a65c:	b	40a634 <__fxstatat@plt+0x89f4>
  40a660:	mov	w1, #0xf616                	// #62998
  40a664:	str	xzr, [x0, #16]
  40a668:	movk	w1, #0x95, lsl #16
  40a66c:	str	w1, [x0, #24]
  40a670:	ret
  40a674:	nop
  40a678:	mov	x2, x0
  40a67c:	mov	w0, #0xf616                	// #62998
  40a680:	movk	w0, #0x95, lsl #16
  40a684:	ldr	w3, [x2, #24]
  40a688:	cmp	w3, w0
  40a68c:	b.ne	40a6fc <__fxstatat@plt+0x8abc>  // b.any
  40a690:	ldr	x0, [x2, #16]
  40a694:	ldr	x3, [x1, #8]
  40a698:	cbz	x0, 40a6c0 <__fxstatat@plt+0x8a80>
  40a69c:	ldr	x4, [x2]
  40a6a0:	cmp	x4, x3
  40a6a4:	b.eq	40a6d8 <__fxstatat@plt+0x8a98>  // b.none
  40a6a8:	add	x4, x0, #0x1
  40a6ac:	str	x4, [x2, #16]
  40a6b0:	tst	x0, x4
  40a6b4:	mov	w0, #0x0                   	// #0
  40a6b8:	b.eq	40a6f0 <__fxstatat@plt+0x8ab0>  // b.none
  40a6bc:	ret
  40a6c0:	mov	x0, #0x1                   	// #1
  40a6c4:	str	x0, [x2, #16]
  40a6c8:	ldr	x1, [x1]
  40a6cc:	mov	w0, #0x0                   	// #0
  40a6d0:	stp	x3, x1, [x2]
  40a6d4:	ret
  40a6d8:	ldr	x5, [x1]
  40a6dc:	ldr	x4, [x2, #8]
  40a6e0:	cmp	x5, x4
  40a6e4:	b.ne	40a6a8 <__fxstatat@plt+0x8a68>  // b.any
  40a6e8:	mov	w0, #0x1                   	// #1
  40a6ec:	ret
  40a6f0:	cbnz	x4, 40a6c8 <__fxstatat@plt+0x8a88>
  40a6f4:	mov	w0, #0x1                   	// #1
  40a6f8:	ret
  40a6fc:	stp	x29, x30, [sp, #-16]!
  40a700:	adrp	x3, 40d000 <__fxstatat@plt+0xb3c0>
  40a704:	adrp	x1, 40d000 <__fxstatat@plt+0xb3c0>
  40a708:	mov	x29, sp
  40a70c:	adrp	x0, 40d000 <__fxstatat@plt+0xb3c0>
  40a710:	add	x3, x3, #0xdd0
  40a714:	add	x1, x1, #0xda0
  40a718:	add	x0, x0, #0xdb8
  40a71c:	mov	w2, #0x3c                  	// #60
  40a720:	bl	401be0 <__assert_fail@plt>
  40a724:	nop
  40a728:	stp	x29, x30, [sp, #-64]!
  40a72c:	mov	x29, sp
  40a730:	str	x2, [sp, #56]
  40a734:	mov	w2, #0x0                   	// #0
  40a738:	tbnz	w1, #6, 40a74c <__fxstatat@plt+0x8b0c>
  40a73c:	bl	401920 <open@plt>
  40a740:	bl	40bcc8 <__fxstatat@plt+0xa088>
  40a744:	ldp	x29, x30, [sp], #64
  40a748:	ret
  40a74c:	mov	w2, #0xfffffff8            	// #-8
  40a750:	stp	w2, wzr, [sp, #40]
  40a754:	ldr	w2, [sp, #56]
  40a758:	add	x3, sp, #0x30
  40a75c:	add	x4, sp, #0x40
  40a760:	stp	x4, x4, [sp, #16]
  40a764:	str	x3, [sp, #32]
  40a768:	bl	401920 <open@plt>
  40a76c:	bl	40bcc8 <__fxstatat@plt+0xa088>
  40a770:	ldp	x29, x30, [sp], #64
  40a774:	ret
  40a778:	stp	x29, x30, [sp, #-16]!
  40a77c:	mov	x1, #0x0                   	// #0
  40a780:	mov	x29, sp
  40a784:	bl	401c30 <setlocale@plt>
  40a788:	mov	w1, #0x1                   	// #1
  40a78c:	cbz	x0, 40a7b0 <__fxstatat@plt+0x8b70>
  40a790:	ldrb	w1, [x0]
  40a794:	cmp	w1, #0x43
  40a798:	b.eq	40a7bc <__fxstatat@plt+0x8b7c>  // b.none
  40a79c:	adrp	x1, 40d000 <__fxstatat@plt+0xb3c0>
  40a7a0:	add	x1, x1, #0xde0
  40a7a4:	bl	401a90 <strcmp@plt>
  40a7a8:	cmp	w0, #0x0
  40a7ac:	cset	w1, ne  // ne = any
  40a7b0:	mov	w0, w1
  40a7b4:	ldp	x29, x30, [sp], #16
  40a7b8:	ret
  40a7bc:	ldrb	w2, [x0, #1]
  40a7c0:	mov	w1, #0x0                   	// #0
  40a7c4:	cbnz	w2, 40a79c <__fxstatat@plt+0x8b5c>
  40a7c8:	mov	w0, w1
  40a7cc:	ldp	x29, x30, [sp], #16
  40a7d0:	ret
  40a7d4:	nop
  40a7d8:	ror	x2, x0, #3
  40a7dc:	udiv	x0, x2, x1
  40a7e0:	msub	x0, x0, x1, x2
  40a7e4:	ret
  40a7e8:	cmp	x1, x0
  40a7ec:	cset	w0, eq  // eq = none
  40a7f0:	ret
  40a7f4:	nop
  40a7f8:	stp	x29, x30, [sp, #-80]!
  40a7fc:	mov	x29, sp
  40a800:	stp	x21, x22, [sp, #32]
  40a804:	mov	x21, x0
  40a808:	mov	x0, x1
  40a80c:	stp	x19, x20, [sp, #16]
  40a810:	mov	x20, x1
  40a814:	stp	x23, x24, [sp, #48]
  40a818:	mov	x24, x2
  40a81c:	and	w23, w3, #0xff
  40a820:	ldr	x1, [x21, #16]
  40a824:	ldr	x2, [x21, #48]
  40a828:	str	x25, [sp, #64]
  40a82c:	blr	x2
  40a830:	ldr	x1, [x21, #16]
  40a834:	cmp	x0, x1
  40a838:	b.cs	40a944 <__fxstatat@plt+0x8d04>  // b.hs, b.nlast
  40a83c:	ldr	x25, [x21]
  40a840:	lsl	x22, x0, #4
  40a844:	add	x19, x25, x22
  40a848:	str	x19, [x24]
  40a84c:	ldr	x1, [x25, x22]
  40a850:	cbz	x1, 40a8dc <__fxstatat@plt+0x8c9c>
  40a854:	cmp	x1, x20
  40a858:	b.eq	40a93c <__fxstatat@plt+0x8cfc>  // b.none
  40a85c:	ldr	x2, [x21, #56]
  40a860:	mov	x0, x20
  40a864:	blr	x2
  40a868:	tst	w0, #0xff
  40a86c:	b.eq	40a8d4 <__fxstatat@plt+0x8c94>  // b.none
  40a870:	ldr	x0, [x25, x22]
  40a874:	cbz	w23, 40a8e0 <__fxstatat@plt+0x8ca0>
  40a878:	ldr	x1, [x19, #8]
  40a87c:	cbz	x1, 40a934 <__fxstatat@plt+0x8cf4>
  40a880:	ldp	x2, x3, [x1]
  40a884:	stp	x2, x3, [x19]
  40a888:	str	xzr, [x1]
  40a88c:	ldp	x19, x20, [sp, #16]
  40a890:	ldr	x2, [x21, #72]
  40a894:	str	x2, [x1, #8]
  40a898:	str	x1, [x21, #72]
  40a89c:	ldp	x21, x22, [sp, #32]
  40a8a0:	ldp	x23, x24, [sp, #48]
  40a8a4:	ldr	x25, [sp, #64]
  40a8a8:	ldp	x29, x30, [sp], #80
  40a8ac:	ret
  40a8b0:	ldr	x1, [x2]
  40a8b4:	cmp	x1, x20
  40a8b8:	b.eq	40a8fc <__fxstatat@plt+0x8cbc>  // b.none
  40a8bc:	ldr	x2, [x21, #56]
  40a8c0:	mov	x0, x20
  40a8c4:	blr	x2
  40a8c8:	tst	w0, #0xff
  40a8cc:	b.ne	40a8f8 <__fxstatat@plt+0x8cb8>  // b.any
  40a8d0:	ldr	x19, [x19, #8]
  40a8d4:	ldr	x2, [x19, #8]
  40a8d8:	cbnz	x2, 40a8b0 <__fxstatat@plt+0x8c70>
  40a8dc:	mov	x0, #0x0                   	// #0
  40a8e0:	ldp	x19, x20, [sp, #16]
  40a8e4:	ldp	x21, x22, [sp, #32]
  40a8e8:	ldp	x23, x24, [sp, #48]
  40a8ec:	ldr	x25, [sp, #64]
  40a8f0:	ldp	x29, x30, [sp], #80
  40a8f4:	ret
  40a8f8:	ldr	x2, [x19, #8]
  40a8fc:	ldr	x0, [x2]
  40a900:	cbz	w23, 40a8e0 <__fxstatat@plt+0x8ca0>
  40a904:	ldr	x1, [x2, #8]
  40a908:	str	x1, [x19, #8]
  40a90c:	str	xzr, [x2]
  40a910:	ldp	x19, x20, [sp, #16]
  40a914:	ldr	x1, [x21, #72]
  40a918:	str	x1, [x2, #8]
  40a91c:	str	x2, [x21, #72]
  40a920:	ldp	x21, x22, [sp, #32]
  40a924:	ldp	x23, x24, [sp, #48]
  40a928:	ldr	x25, [sp, #64]
  40a92c:	ldp	x29, x30, [sp], #80
  40a930:	ret
  40a934:	str	xzr, [x25, x22]
  40a938:	b	40a8e0 <__fxstatat@plt+0x8ca0>
  40a93c:	mov	x0, x1
  40a940:	b	40a874 <__fxstatat@plt+0x8c34>
  40a944:	bl	401a30 <abort@plt>
  40a948:	stp	x29, x30, [sp, #-64]!
  40a94c:	mov	x29, sp
  40a950:	stp	x19, x20, [sp, #16]
  40a954:	mov	x20, x0
  40a958:	stp	x21, x22, [sp, #32]
  40a95c:	mov	x22, x1
  40a960:	ldp	x21, x0, [x1]
  40a964:	stp	x23, x24, [sp, #48]
  40a968:	and	w23, w2, #0xff
  40a96c:	cmp	x21, x0
  40a970:	b.cc	40a984 <__fxstatat@plt+0x8d44>  // b.lo, b.ul, b.last
  40a974:	b	40aa24 <__fxstatat@plt+0x8de4>
  40a978:	add	x21, x21, #0x10
  40a97c:	cmp	x21, x0
  40a980:	b.cs	40aa24 <__fxstatat@plt+0x8de4>  // b.hs, b.nlast
  40a984:	ldr	x24, [x21]
  40a988:	cbz	x24, 40a978 <__fxstatat@plt+0x8d38>
  40a98c:	ldr	x19, [x21, #8]
  40a990:	cbz	x19, 40aa0c <__fxstatat@plt+0x8dcc>
  40a994:	ldr	x1, [x20, #16]
  40a998:	ldr	x2, [x20, #48]
  40a99c:	ldr	x24, [x19]
  40a9a0:	mov	x0, x24
  40a9a4:	blr	x2
  40a9a8:	ldr	x1, [x20, #16]
  40a9ac:	cmp	x0, x1
  40a9b0:	b.cs	40aadc <__fxstatat@plt+0x8e9c>  // b.hs, b.nlast
  40a9b4:	ldr	x2, [x20]
  40a9b8:	lsl	x0, x0, #4
  40a9bc:	ldr	x3, [x19, #8]
  40a9c0:	add	x4, x2, x0
  40a9c4:	ldr	x5, [x2, x0]
  40a9c8:	cbz	x5, 40a9e4 <__fxstatat@plt+0x8da4>
  40a9cc:	ldr	x0, [x4, #8]
  40a9d0:	str	x0, [x19, #8]
  40a9d4:	str	x19, [x4, #8]
  40a9d8:	cbz	x3, 40aa08 <__fxstatat@plt+0x8dc8>
  40a9dc:	mov	x19, x3
  40a9e0:	b	40a998 <__fxstatat@plt+0x8d58>
  40a9e4:	ldr	x4, [x20, #24]
  40a9e8:	str	x24, [x2, x0]
  40a9ec:	add	x0, x4, #0x1
  40a9f0:	str	x0, [x20, #24]
  40a9f4:	str	xzr, [x19]
  40a9f8:	ldr	x0, [x20, #72]
  40a9fc:	str	x0, [x19, #8]
  40aa00:	str	x19, [x20, #72]
  40aa04:	cbnz	x3, 40a9dc <__fxstatat@plt+0x8d9c>
  40aa08:	ldr	x24, [x21]
  40aa0c:	str	xzr, [x21, #8]
  40aa10:	cbz	w23, 40aa40 <__fxstatat@plt+0x8e00>
  40aa14:	ldr	x0, [x22, #8]
  40aa18:	add	x21, x21, #0x10
  40aa1c:	cmp	x21, x0
  40aa20:	b.cc	40a984 <__fxstatat@plt+0x8d44>  // b.lo, b.ul, b.last
  40aa24:	mov	w23, #0x1                   	// #1
  40aa28:	mov	w0, w23
  40aa2c:	ldp	x19, x20, [sp, #16]
  40aa30:	ldp	x21, x22, [sp, #32]
  40aa34:	ldp	x23, x24, [sp, #48]
  40aa38:	ldp	x29, x30, [sp], #64
  40aa3c:	ret
  40aa40:	ldr	x1, [x20, #16]
  40aa44:	mov	x0, x24
  40aa48:	ldr	x2, [x20, #48]
  40aa4c:	blr	x2
  40aa50:	ldr	x1, [x20, #16]
  40aa54:	cmp	x0, x1
  40aa58:	b.cs	40aadc <__fxstatat@plt+0x8e9c>  // b.hs, b.nlast
  40aa5c:	ldr	x1, [x20]
  40aa60:	lsl	x0, x0, #4
  40aa64:	add	x19, x1, x0
  40aa68:	ldr	x2, [x1, x0]
  40aa6c:	cbz	x2, 40aaa4 <__fxstatat@plt+0x8e64>
  40aa70:	ldr	x0, [x20, #72]
  40aa74:	cbz	x0, 40aab8 <__fxstatat@plt+0x8e78>
  40aa78:	ldr	x1, [x0, #8]
  40aa7c:	str	x1, [x20, #72]
  40aa80:	ldr	x1, [x19, #8]
  40aa84:	stp	x24, x1, [x0]
  40aa88:	str	x0, [x19, #8]
  40aa8c:	ldr	x1, [x22, #24]
  40aa90:	str	xzr, [x21]
  40aa94:	sub	x1, x1, #0x1
  40aa98:	str	x1, [x22, #24]
  40aa9c:	ldr	x0, [x22, #8]
  40aaa0:	b	40a978 <__fxstatat@plt+0x8d38>
  40aaa4:	ldr	x2, [x20, #24]
  40aaa8:	str	x24, [x1, x0]
  40aaac:	add	x0, x2, #0x1
  40aab0:	str	x0, [x20, #24]
  40aab4:	b	40aa8c <__fxstatat@plt+0x8e4c>
  40aab8:	mov	x0, #0x10                  	// #16
  40aabc:	bl	401910 <malloc@plt>
  40aac0:	cbnz	x0, 40aa80 <__fxstatat@plt+0x8e40>
  40aac4:	mov	w0, w23
  40aac8:	ldp	x19, x20, [sp, #16]
  40aacc:	ldp	x21, x22, [sp, #32]
  40aad0:	ldp	x23, x24, [sp, #48]
  40aad4:	ldp	x29, x30, [sp], #64
  40aad8:	ret
  40aadc:	bl	401a30 <abort@plt>
  40aae0:	ldr	x0, [x0, #16]
  40aae4:	ret
  40aae8:	ldr	x0, [x0, #24]
  40aaec:	ret
  40aaf0:	ldr	x0, [x0, #32]
  40aaf4:	ret
  40aaf8:	ldp	x3, x4, [x0]
  40aafc:	mov	x0, #0x0                   	// #0
  40ab00:	cmp	x3, x4
  40ab04:	b.cc	40ab18 <__fxstatat@plt+0x8ed8>  // b.lo, b.ul, b.last
  40ab08:	b	40ab50 <__fxstatat@plt+0x8f10>
  40ab0c:	add	x3, x3, #0x10
  40ab10:	cmp	x3, x4
  40ab14:	b.cs	40ab50 <__fxstatat@plt+0x8f10>  // b.hs, b.nlast
  40ab18:	ldr	x1, [x3]
  40ab1c:	cbz	x1, 40ab0c <__fxstatat@plt+0x8ecc>
  40ab20:	ldr	x1, [x3, #8]
  40ab24:	mov	x2, #0x1                   	// #1
  40ab28:	cbz	x1, 40ab3c <__fxstatat@plt+0x8efc>
  40ab2c:	nop
  40ab30:	ldr	x1, [x1, #8]
  40ab34:	add	x2, x2, #0x1
  40ab38:	cbnz	x1, 40ab30 <__fxstatat@plt+0x8ef0>
  40ab3c:	cmp	x0, x2
  40ab40:	add	x3, x3, #0x10
  40ab44:	csel	x0, x0, x2, cs  // cs = hs, nlast
  40ab48:	cmp	x3, x4
  40ab4c:	b.cc	40ab18 <__fxstatat@plt+0x8ed8>  // b.lo, b.ul, b.last
  40ab50:	ret
  40ab54:	nop
  40ab58:	ldp	x3, x4, [x0]
  40ab5c:	mov	x6, x0
  40ab60:	mov	x2, #0x0                   	// #0
  40ab64:	mov	x5, #0x0                   	// #0
  40ab68:	cmp	x3, x4
  40ab6c:	b.cc	40ab80 <__fxstatat@plt+0x8f40>  // b.lo, b.ul, b.last
  40ab70:	b	40abb0 <__fxstatat@plt+0x8f70>
  40ab74:	add	x3, x3, #0x10
  40ab78:	cmp	x3, x4
  40ab7c:	b.cs	40abb0 <__fxstatat@plt+0x8f70>  // b.hs, b.nlast
  40ab80:	ldr	x1, [x3]
  40ab84:	cbz	x1, 40ab74 <__fxstatat@plt+0x8f34>
  40ab88:	ldr	x1, [x3, #8]
  40ab8c:	add	x5, x5, #0x1
  40ab90:	add	x2, x2, #0x1
  40ab94:	cbz	x1, 40ab74 <__fxstatat@plt+0x8f34>
  40ab98:	ldr	x1, [x1, #8]
  40ab9c:	add	x2, x2, #0x1
  40aba0:	cbnz	x1, 40ab98 <__fxstatat@plt+0x8f58>
  40aba4:	add	x3, x3, #0x10
  40aba8:	cmp	x3, x4
  40abac:	b.cc	40ab80 <__fxstatat@plt+0x8f40>  // b.lo, b.ul, b.last
  40abb0:	ldr	x1, [x6, #24]
  40abb4:	mov	w0, #0x0                   	// #0
  40abb8:	cmp	x1, x5
  40abbc:	b.eq	40abc4 <__fxstatat@plt+0x8f84>  // b.none
  40abc0:	ret
  40abc4:	ldr	x0, [x6, #32]
  40abc8:	cmp	x0, x2
  40abcc:	cset	w0, eq  // eq = none
  40abd0:	ret
  40abd4:	nop
  40abd8:	stp	x29, x30, [sp, #-48]!
  40abdc:	mov	x29, sp
  40abe0:	ldp	x4, x5, [x0]
  40abe4:	stp	x19, x20, [sp, #16]
  40abe8:	mov	x20, x1
  40abec:	stp	x21, x22, [sp, #32]
  40abf0:	mov	x19, #0x0                   	// #0
  40abf4:	ldp	x21, x22, [x0, #16]
  40abf8:	cmp	x4, x5
  40abfc:	ldr	x3, [x0, #32]
  40ac00:	b.cc	40ac14 <__fxstatat@plt+0x8fd4>  // b.lo, b.ul, b.last
  40ac04:	b	40ac48 <__fxstatat@plt+0x9008>
  40ac08:	add	x4, x4, #0x10
  40ac0c:	cmp	x4, x5
  40ac10:	b.cs	40ac48 <__fxstatat@plt+0x9008>  // b.hs, b.nlast
  40ac14:	ldr	x0, [x4]
  40ac18:	cbz	x0, 40ac08 <__fxstatat@plt+0x8fc8>
  40ac1c:	ldr	x0, [x4, #8]
  40ac20:	mov	x2, #0x1                   	// #1
  40ac24:	cbz	x0, 40ac34 <__fxstatat@plt+0x8ff4>
  40ac28:	ldr	x0, [x0, #8]
  40ac2c:	add	x2, x2, #0x1
  40ac30:	cbnz	x0, 40ac28 <__fxstatat@plt+0x8fe8>
  40ac34:	cmp	x19, x2
  40ac38:	add	x4, x4, #0x10
  40ac3c:	csel	x19, x19, x2, cs  // cs = hs, nlast
  40ac40:	cmp	x4, x5
  40ac44:	b.cc	40ac14 <__fxstatat@plt+0x8fd4>  // b.lo, b.ul, b.last
  40ac48:	mov	x0, x20
  40ac4c:	mov	w1, #0x1                   	// #1
  40ac50:	adrp	x2, 40d000 <__fxstatat@plt+0xb3c0>
  40ac54:	add	x2, x2, #0xde8
  40ac58:	bl	401a80 <__fprintf_chk@plt>
  40ac5c:	mov	x3, x21
  40ac60:	mov	x0, x20
  40ac64:	mov	w1, #0x1                   	// #1
  40ac68:	adrp	x2, 40d000 <__fxstatat@plt+0xb3c0>
  40ac6c:	add	x2, x2, #0xe00
  40ac70:	bl	401a80 <__fprintf_chk@plt>
  40ac74:	ucvtf	d1, x22
  40ac78:	mov	x0, #0x4059000000000000    	// #4636737291354636288
  40ac7c:	fmov	d2, x0
  40ac80:	ucvtf	d0, x21
  40ac84:	mov	x3, x22
  40ac88:	mov	x0, x20
  40ac8c:	mov	w1, #0x1                   	// #1
  40ac90:	adrp	x2, 40d000 <__fxstatat@plt+0xb3c0>
  40ac94:	fmul	d1, d1, d2
  40ac98:	add	x2, x2, #0xe18
  40ac9c:	fdiv	d0, d1, d0
  40aca0:	bl	401a80 <__fprintf_chk@plt>
  40aca4:	mov	x3, x19
  40aca8:	mov	x0, x20
  40acac:	ldp	x19, x20, [sp, #16]
  40acb0:	adrp	x2, 40d000 <__fxstatat@plt+0xb3c0>
  40acb4:	ldp	x21, x22, [sp, #32]
  40acb8:	add	x2, x2, #0xe40
  40acbc:	ldp	x29, x30, [sp], #48
  40acc0:	mov	w1, #0x1                   	// #1
  40acc4:	b	401a80 <__fprintf_chk@plt>
  40acc8:	stp	x29, x30, [sp, #-48]!
  40accc:	mov	x29, sp
  40acd0:	str	x21, [sp, #32]
  40acd4:	mov	x21, x0
  40acd8:	mov	x0, x1
  40acdc:	stp	x19, x20, [sp, #16]
  40ace0:	mov	x20, x1
  40ace4:	ldr	x1, [x21, #16]
  40ace8:	ldr	x2, [x21, #48]
  40acec:	blr	x2
  40acf0:	ldr	x1, [x21, #16]
  40acf4:	cmp	x0, x1
  40acf8:	b.cs	40ad68 <__fxstatat@plt+0x9128>  // b.hs, b.nlast
  40acfc:	ldr	x1, [x21]
  40ad00:	lsl	x0, x0, #4
  40ad04:	add	x19, x1, x0
  40ad08:	ldr	x1, [x1, x0]
  40ad0c:	cbnz	x1, 40ad18 <__fxstatat@plt+0x90d8>
  40ad10:	b	40ad3c <__fxstatat@plt+0x90fc>
  40ad14:	ldr	x1, [x19]
  40ad18:	cmp	x1, x20
  40ad1c:	b.eq	40ad54 <__fxstatat@plt+0x9114>  // b.none
  40ad20:	ldr	x2, [x21, #56]
  40ad24:	mov	x0, x20
  40ad28:	blr	x2
  40ad2c:	tst	w0, #0xff
  40ad30:	b.ne	40ad50 <__fxstatat@plt+0x9110>  // b.any
  40ad34:	ldr	x19, [x19, #8]
  40ad38:	cbnz	x19, 40ad14 <__fxstatat@plt+0x90d4>
  40ad3c:	mov	x0, #0x0                   	// #0
  40ad40:	ldp	x19, x20, [sp, #16]
  40ad44:	ldr	x21, [sp, #32]
  40ad48:	ldp	x29, x30, [sp], #48
  40ad4c:	ret
  40ad50:	ldr	x20, [x19]
  40ad54:	mov	x0, x20
  40ad58:	ldp	x19, x20, [sp, #16]
  40ad5c:	ldr	x21, [sp, #32]
  40ad60:	ldp	x29, x30, [sp], #48
  40ad64:	ret
  40ad68:	bl	401a30 <abort@plt>
  40ad6c:	nop
  40ad70:	ldr	x1, [x0, #32]
  40ad74:	cbz	x1, 40ada0 <__fxstatat@plt+0x9160>
  40ad78:	ldp	x1, x2, [x0]
  40ad7c:	cmp	x1, x2
  40ad80:	b.cc	40ad94 <__fxstatat@plt+0x9154>  // b.lo, b.ul, b.last
  40ad84:	b	40ada8 <__fxstatat@plt+0x9168>
  40ad88:	add	x1, x1, #0x10
  40ad8c:	cmp	x1, x2
  40ad90:	b.cs	40ada8 <__fxstatat@plt+0x9168>  // b.hs, b.nlast
  40ad94:	ldr	x0, [x1]
  40ad98:	cbz	x0, 40ad88 <__fxstatat@plt+0x9148>
  40ad9c:	ret
  40ada0:	mov	x0, #0x0                   	// #0
  40ada4:	ret
  40ada8:	stp	x29, x30, [sp, #-16]!
  40adac:	mov	x29, sp
  40adb0:	bl	401a30 <abort@plt>
  40adb4:	nop
  40adb8:	stp	x29, x30, [sp, #-32]!
  40adbc:	mov	x29, sp
  40adc0:	stp	x19, x20, [sp, #16]
  40adc4:	mov	x20, x0
  40adc8:	mov	x19, x1
  40adcc:	mov	x0, x1
  40add0:	ldr	x1, [x20, #16]
  40add4:	ldr	x2, [x20, #48]
  40add8:	blr	x2
  40addc:	ldr	x1, [x20, #16]
  40ade0:	cmp	x0, x1
  40ade4:	b.cs	40ae48 <__fxstatat@plt+0x9208>  // b.hs, b.nlast
  40ade8:	ldr	x3, [x20]
  40adec:	add	x3, x3, x0, lsl #4
  40adf0:	mov	x2, x3
  40adf4:	b	40adfc <__fxstatat@plt+0x91bc>
  40adf8:	cbz	x2, 40ae0c <__fxstatat@plt+0x91cc>
  40adfc:	ldp	x4, x2, [x2]
  40ae00:	cmp	x4, x19
  40ae04:	b.ne	40adf8 <__fxstatat@plt+0x91b8>  // b.any
  40ae08:	cbnz	x2, 40ae38 <__fxstatat@plt+0x91f8>
  40ae0c:	ldr	x1, [x20, #8]
  40ae10:	b	40ae1c <__fxstatat@plt+0x91dc>
  40ae14:	ldr	x0, [x3]
  40ae18:	cbnz	x0, 40ae2c <__fxstatat@plt+0x91ec>
  40ae1c:	add	x3, x3, #0x10
  40ae20:	cmp	x1, x3
  40ae24:	b.hi	40ae14 <__fxstatat@plt+0x91d4>  // b.pmore
  40ae28:	mov	x0, #0x0                   	// #0
  40ae2c:	ldp	x19, x20, [sp, #16]
  40ae30:	ldp	x29, x30, [sp], #32
  40ae34:	ret
  40ae38:	ldr	x0, [x2]
  40ae3c:	ldp	x19, x20, [sp, #16]
  40ae40:	ldp	x29, x30, [sp], #32
  40ae44:	ret
  40ae48:	bl	401a30 <abort@plt>
  40ae4c:	nop
  40ae50:	ldp	x5, x3, [x0]
  40ae54:	mov	x6, x0
  40ae58:	cmp	x3, x5
  40ae5c:	b.ls	40aeac <__fxstatat@plt+0x926c>  // b.plast
  40ae60:	sub	x4, x1, #0x8
  40ae64:	mov	x0, #0x0                   	// #0
  40ae68:	ldr	x1, [x5]
  40ae6c:	cbnz	x1, 40ae80 <__fxstatat@plt+0x9240>
  40ae70:	add	x5, x5, #0x10
  40ae74:	cmp	x5, x3
  40ae78:	b.cc	40ae68 <__fxstatat@plt+0x9228>  // b.lo, b.ul, b.last
  40ae7c:	ret
  40ae80:	mov	x1, x5
  40ae84:	nop
  40ae88:	cmp	x2, x0
  40ae8c:	b.ls	40ae7c <__fxstatat@plt+0x923c>  // b.plast
  40ae90:	add	x0, x0, #0x1
  40ae94:	ldr	x3, [x1]
  40ae98:	str	x3, [x4, x0, lsl #3]
  40ae9c:	ldr	x1, [x1, #8]
  40aea0:	cbnz	x1, 40ae88 <__fxstatat@plt+0x9248>
  40aea4:	ldr	x3, [x6, #8]
  40aea8:	b	40ae70 <__fxstatat@plt+0x9230>
  40aeac:	mov	x0, #0x0                   	// #0
  40aeb0:	ret
  40aeb4:	nop
  40aeb8:	stp	x29, x30, [sp, #-64]!
  40aebc:	mov	x29, sp
  40aec0:	stp	x21, x22, [sp, #32]
  40aec4:	mov	x21, x1
  40aec8:	stp	x23, x24, [sp, #48]
  40aecc:	ldp	x23, x1, [x0]
  40aed0:	stp	x19, x20, [sp, #16]
  40aed4:	cmp	x1, x23
  40aed8:	b.ls	40af44 <__fxstatat@plt+0x9304>  // b.plast
  40aedc:	mov	x24, x0
  40aee0:	mov	x22, x2
  40aee4:	mov	x20, #0x0                   	// #0
  40aee8:	ldr	x0, [x23]
  40aeec:	cbnz	x0, 40af14 <__fxstatat@plt+0x92d4>
  40aef0:	add	x23, x23, #0x10
  40aef4:	cmp	x23, x1
  40aef8:	b.cc	40aee8 <__fxstatat@plt+0x92a8>  // b.lo, b.ul, b.last
  40aefc:	mov	x0, x20
  40af00:	ldp	x19, x20, [sp, #16]
  40af04:	ldp	x21, x22, [sp, #32]
  40af08:	ldp	x23, x24, [sp, #48]
  40af0c:	ldp	x29, x30, [sp], #64
  40af10:	ret
  40af14:	mov	x19, x23
  40af18:	b	40af20 <__fxstatat@plt+0x92e0>
  40af1c:	ldr	x0, [x19]
  40af20:	mov	x1, x22
  40af24:	blr	x21
  40af28:	tst	w0, #0xff
  40af2c:	b.eq	40aefc <__fxstatat@plt+0x92bc>  // b.none
  40af30:	ldr	x19, [x19, #8]
  40af34:	add	x20, x20, #0x1
  40af38:	cbnz	x19, 40af1c <__fxstatat@plt+0x92dc>
  40af3c:	ldr	x1, [x24, #8]
  40af40:	b	40aef0 <__fxstatat@plt+0x92b0>
  40af44:	mov	x20, #0x0                   	// #0
  40af48:	b	40aefc <__fxstatat@plt+0x92bc>
  40af4c:	nop
  40af50:	ldrb	w4, [x0]
  40af54:	mov	x2, #0x0                   	// #0
  40af58:	cbz	w4, 40af7c <__fxstatat@plt+0x933c>
  40af5c:	nop
  40af60:	lsl	x3, x2, #5
  40af64:	sub	x2, x3, x2
  40af68:	add	x2, x2, w4, uxtb
  40af6c:	ldrb	w4, [x0, #1]!
  40af70:	udiv	x3, x2, x1
  40af74:	msub	x2, x3, x1, x2
  40af78:	cbnz	w4, 40af60 <__fxstatat@plt+0x9320>
  40af7c:	mov	x0, x2
  40af80:	ret
  40af84:	nop
  40af88:	adrp	x1, 40d000 <__fxstatat@plt+0xb3c0>
  40af8c:	add	x1, x1, #0xe70
  40af90:	ldp	x2, x3, [x1]
  40af94:	stp	x2, x3, [x0]
  40af98:	ldr	w1, [x1, #16]
  40af9c:	str	w1, [x0, #16]
  40afa0:	ret
  40afa4:	nop
  40afa8:	stp	x29, x30, [sp, #-64]!
  40afac:	cmp	x2, #0x0
  40afb0:	mov	x29, sp
  40afb4:	stp	x23, x24, [sp, #48]
  40afb8:	mov	x23, x2
  40afbc:	adrp	x2, 40a000 <__fxstatat@plt+0x83c0>
  40afc0:	add	x2, x2, #0x7d8
  40afc4:	stp	x19, x20, [sp, #16]
  40afc8:	csel	x23, x2, x23, eq  // eq = none
  40afcc:	cmp	x3, #0x0
  40afd0:	adrp	x2, 40a000 <__fxstatat@plt+0x83c0>
  40afd4:	add	x2, x2, #0x7e8
  40afd8:	mov	x19, x0
  40afdc:	mov	x20, x4
  40afe0:	csel	x24, x2, x3, eq  // eq = none
  40afe4:	mov	x0, #0x50                  	// #80
  40afe8:	stp	x21, x22, [sp, #32]
  40afec:	mov	x22, x1
  40aff0:	bl	401910 <malloc@plt>
  40aff4:	mov	x21, x0
  40aff8:	cbz	x0, 40b0b4 <__fxstatat@plt+0x9474>
  40affc:	cbz	x22, 40b0cc <__fxstatat@plt+0x948c>
  40b000:	str	x22, [x21, #40]
  40b004:	adrp	x0, 40d000 <__fxstatat@plt+0xb3c0>
  40b008:	add	x0, x0, #0xe70
  40b00c:	cmp	x22, x0
  40b010:	b.eq	40b0d8 <__fxstatat@plt+0x9498>  // b.none
  40b014:	mov	w0, #0xcccd                	// #52429
  40b018:	ldr	s2, [x22, #8]
  40b01c:	movk	w0, #0x3dcc, lsl #16
  40b020:	fmov	s1, w0
  40b024:	fcmpe	s2, s1
  40b028:	b.le	40b0a8 <__fxstatat@plt+0x9468>
  40b02c:	mov	w0, #0x6666                	// #26214
  40b030:	movk	w0, #0x3f66, lsl #16
  40b034:	fmov	s0, w0
  40b038:	fcmpe	s2, s0
  40b03c:	b.pl	40b0a8 <__fxstatat@plt+0x9468>  // b.nfrst
  40b040:	mov	w0, #0xcccd                	// #52429
  40b044:	ldr	s3, [x22, #12]
  40b048:	movk	w0, #0x3f8c, lsl #16
  40b04c:	fmov	s0, w0
  40b050:	fcmpe	s3, s0
  40b054:	b.le	40b0a8 <__fxstatat@plt+0x9468>
  40b058:	ldr	s0, [x22]
  40b05c:	fcmpe	s0, #0.0
  40b060:	b.lt	40b0a8 <__fxstatat@plt+0x9468>  // b.tstop
  40b064:	fadd	s1, s0, s1
  40b068:	ldr	s0, [x22, #4]
  40b06c:	fcmpe	s1, s0
  40b070:	b.pl	40b0a8 <__fxstatat@plt+0x9468>  // b.nfrst
  40b074:	fmov	s3, #1.000000000000000000e+00
  40b078:	fcmpe	s0, s3
  40b07c:	b.hi	40b0a8 <__fxstatat@plt+0x9468>  // b.pmore
  40b080:	fcmpe	s2, s1
  40b084:	b.le	40b0a8 <__fxstatat@plt+0x9468>
  40b088:	ldrb	w0, [x22, #16]
  40b08c:	cbnz	w0, 40b100 <__fxstatat@plt+0x94c0>
  40b090:	ucvtf	s0, x19
  40b094:	mov	w0, #0x5f800000            	// #1602224128
  40b098:	fmov	s1, w0
  40b09c:	fdiv	s0, s0, s2
  40b0a0:	fcmpe	s0, s1
  40b0a4:	b.lt	40b0fc <__fxstatat@plt+0x94bc>  // b.tstop
  40b0a8:	mov	x0, x21
  40b0ac:	mov	x21, #0x0                   	// #0
  40b0b0:	bl	401ad0 <free@plt>
  40b0b4:	mov	x0, x21
  40b0b8:	ldp	x19, x20, [sp, #16]
  40b0bc:	ldp	x21, x22, [sp, #32]
  40b0c0:	ldp	x23, x24, [sp, #48]
  40b0c4:	ldp	x29, x30, [sp], #64
  40b0c8:	ret
  40b0cc:	adrp	x0, 40d000 <__fxstatat@plt+0xb3c0>
  40b0d0:	add	x0, x0, #0xe70
  40b0d4:	str	x0, [x21, #40]
  40b0d8:	ucvtf	s0, x19
  40b0dc:	mov	w0, #0xcccd                	// #52429
  40b0e0:	movk	w0, #0x3f4c, lsl #16
  40b0e4:	fmov	s2, w0
  40b0e8:	mov	w0, #0x5f800000            	// #1602224128
  40b0ec:	fmov	s1, w0
  40b0f0:	fdiv	s0, s0, s2
  40b0f4:	fcmpe	s0, s1
  40b0f8:	b.ge	40b0a8 <__fxstatat@plt+0x9468>  // b.tcont
  40b0fc:	fcvtzu	x19, s0
  40b100:	cmp	x19, #0xa
  40b104:	mov	x0, #0xa                   	// #10
  40b108:	csel	x19, x19, x0, cs  // cs = hs, nlast
  40b10c:	mov	x4, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  40b110:	orr	x19, x19, #0x1
  40b114:	movk	x4, #0xaaab
  40b118:	cmn	x19, #0x1
  40b11c:	b.eq	40b0a8 <__fxstatat@plt+0x9468>  // b.none
  40b120:	umulh	x1, x19, x4
  40b124:	cmp	x19, #0x9
  40b128:	and	x0, x1, #0xfffffffffffffffe
  40b12c:	add	x1, x0, x1, lsr #1
  40b130:	sub	x1, x19, x1
  40b134:	b.ls	40b16c <__fxstatat@plt+0x952c>  // b.plast
  40b138:	cbz	x1, 40b170 <__fxstatat@plt+0x9530>
  40b13c:	mov	x3, #0x10                  	// #16
  40b140:	mov	x2, #0x9                   	// #9
  40b144:	mov	x0, #0x3                   	// #3
  40b148:	b	40b150 <__fxstatat@plt+0x9510>
  40b14c:	cbz	x1, 40b170 <__fxstatat@plt+0x9530>
  40b150:	add	x0, x0, #0x2
  40b154:	add	x2, x2, x3
  40b158:	cmp	x2, x19
  40b15c:	add	x3, x3, #0x8
  40b160:	udiv	x1, x19, x0
  40b164:	msub	x1, x1, x0, x19
  40b168:	b.cc	40b14c <__fxstatat@plt+0x950c>  // b.lo, b.ul, b.last
  40b16c:	cbnz	x1, 40b180 <__fxstatat@plt+0x9540>
  40b170:	add	x19, x19, #0x2
  40b174:	cmn	x19, #0x1
  40b178:	b.ne	40b120 <__fxstatat@plt+0x94e0>  // b.any
  40b17c:	b	40b0a8 <__fxstatat@plt+0x9468>
  40b180:	cmp	xzr, x19, lsr #61
  40b184:	cset	x0, ne  // ne = any
  40b188:	tbnz	x19, #60, 40b0a8 <__fxstatat@plt+0x9468>
  40b18c:	cbnz	x0, 40b0a8 <__fxstatat@plt+0x9468>
  40b190:	str	x19, [x21, #16]
  40b194:	mov	x0, x19
  40b198:	mov	x1, #0x10                  	// #16
  40b19c:	bl	4019a0 <calloc@plt>
  40b1a0:	str	x0, [x21]
  40b1a4:	cbz	x0, 40b0a8 <__fxstatat@plt+0x9468>
  40b1a8:	add	x19, x0, x19, lsl #4
  40b1ac:	str	x19, [x21, #8]
  40b1b0:	stp	xzr, xzr, [x21, #24]
  40b1b4:	mov	x0, x21
  40b1b8:	stp	x23, x24, [x21, #48]
  40b1bc:	stp	x20, xzr, [x21, #64]
  40b1c0:	ldp	x19, x20, [sp, #16]
  40b1c4:	ldp	x21, x22, [sp, #32]
  40b1c8:	ldp	x23, x24, [sp, #48]
  40b1cc:	ldp	x29, x30, [sp], #64
  40b1d0:	ret
  40b1d4:	nop
  40b1d8:	stp	x29, x30, [sp, #-48]!
  40b1dc:	mov	x29, sp
  40b1e0:	ldr	x1, [x0, #8]
  40b1e4:	str	x21, [sp, #32]
  40b1e8:	ldr	x21, [x0]
  40b1ec:	stp	x19, x20, [sp, #16]
  40b1f0:	mov	x20, x0
  40b1f4:	cmp	x21, x1
  40b1f8:	b.cc	40b20c <__fxstatat@plt+0x95cc>  // b.lo, b.ul, b.last
  40b1fc:	b	40b264 <__fxstatat@plt+0x9624>
  40b200:	add	x21, x21, #0x10
  40b204:	cmp	x1, x21
  40b208:	b.ls	40b264 <__fxstatat@plt+0x9624>  // b.plast
  40b20c:	ldr	x0, [x21]
  40b210:	cbz	x0, 40b200 <__fxstatat@plt+0x95c0>
  40b214:	ldr	x19, [x21, #8]
  40b218:	ldr	x1, [x20, #64]
  40b21c:	cbz	x19, 40b244 <__fxstatat@plt+0x9604>
  40b220:	cbz	x1, 40b278 <__fxstatat@plt+0x9638>
  40b224:	ldr	x0, [x19]
  40b228:	blr	x1
  40b22c:	ldr	x2, [x19, #8]
  40b230:	ldp	x1, x0, [x20, #64]
  40b234:	stp	xzr, x0, [x19]
  40b238:	str	x19, [x20, #72]
  40b23c:	mov	x19, x2
  40b240:	cbnz	x2, 40b220 <__fxstatat@plt+0x95e0>
  40b244:	cbz	x1, 40b250 <__fxstatat@plt+0x9610>
  40b248:	ldr	x0, [x21]
  40b24c:	blr	x1
  40b250:	stp	xzr, xzr, [x21]
  40b254:	add	x21, x21, #0x10
  40b258:	ldr	x1, [x20, #8]
  40b25c:	cmp	x1, x21
  40b260:	b.hi	40b20c <__fxstatat@plt+0x95cc>  // b.pmore
  40b264:	stp	xzr, xzr, [x20, #24]
  40b268:	ldp	x19, x20, [sp, #16]
  40b26c:	ldr	x21, [sp, #32]
  40b270:	ldp	x29, x30, [sp], #48
  40b274:	ret
  40b278:	ldr	x0, [x20, #72]
  40b27c:	mov	x1, x19
  40b280:	str	xzr, [x19]
  40b284:	ldr	x19, [x19, #8]
  40b288:	str	x0, [x1, #8]
  40b28c:	str	x1, [x20, #72]
  40b290:	mov	x0, x1
  40b294:	cbnz	x19, 40b27c <__fxstatat@plt+0x963c>
  40b298:	b	40b250 <__fxstatat@plt+0x9610>
  40b29c:	nop
  40b2a0:	stp	x29, x30, [sp, #-48]!
  40b2a4:	mov	x29, sp
  40b2a8:	str	x21, [sp, #32]
  40b2ac:	mov	x21, x0
  40b2b0:	ldr	x0, [x0, #64]
  40b2b4:	stp	x19, x20, [sp, #16]
  40b2b8:	ldp	x20, x1, [x21]
  40b2bc:	cbz	x0, 40b318 <__fxstatat@plt+0x96d8>
  40b2c0:	ldr	x0, [x21, #32]
  40b2c4:	cbz	x0, 40b318 <__fxstatat@plt+0x96d8>
  40b2c8:	cmp	x20, x1
  40b2cc:	b.cc	40b2e0 <__fxstatat@plt+0x96a0>  // b.lo, b.ul, b.last
  40b2d0:	b	40b348 <__fxstatat@plt+0x9708>
  40b2d4:	add	x20, x20, #0x10
  40b2d8:	cmp	x20, x1
  40b2dc:	b.cs	40b314 <__fxstatat@plt+0x96d4>  // b.hs, b.nlast
  40b2e0:	ldr	x0, [x20]
  40b2e4:	cbz	x0, 40b2d4 <__fxstatat@plt+0x9694>
  40b2e8:	mov	x19, x20
  40b2ec:	b	40b2f4 <__fxstatat@plt+0x96b4>
  40b2f0:	ldr	x0, [x19]
  40b2f4:	ldr	x1, [x21, #64]
  40b2f8:	blr	x1
  40b2fc:	ldr	x19, [x19, #8]
  40b300:	cbnz	x19, 40b2f0 <__fxstatat@plt+0x96b0>
  40b304:	ldr	x1, [x21, #8]
  40b308:	add	x20, x20, #0x10
  40b30c:	cmp	x20, x1
  40b310:	b.cc	40b2e0 <__fxstatat@plt+0x96a0>  // b.lo, b.ul, b.last
  40b314:	ldr	x20, [x21]
  40b318:	cmp	x1, x20
  40b31c:	b.ls	40b348 <__fxstatat@plt+0x9708>  // b.plast
  40b320:	ldr	x19, [x20, #8]
  40b324:	cbz	x19, 40b33c <__fxstatat@plt+0x96fc>
  40b328:	mov	x0, x19
  40b32c:	ldr	x19, [x19, #8]
  40b330:	bl	401ad0 <free@plt>
  40b334:	cbnz	x19, 40b328 <__fxstatat@plt+0x96e8>
  40b338:	ldr	x1, [x21, #8]
  40b33c:	add	x20, x20, #0x10
  40b340:	cmp	x20, x1
  40b344:	b.cc	40b320 <__fxstatat@plt+0x96e0>  // b.lo, b.ul, b.last
  40b348:	ldr	x19, [x21, #72]
  40b34c:	cbz	x19, 40b360 <__fxstatat@plt+0x9720>
  40b350:	mov	x0, x19
  40b354:	ldr	x19, [x19, #8]
  40b358:	bl	401ad0 <free@plt>
  40b35c:	cbnz	x19, 40b350 <__fxstatat@plt+0x9710>
  40b360:	ldr	x0, [x21]
  40b364:	bl	401ad0 <free@plt>
  40b368:	mov	x0, x21
  40b36c:	ldp	x19, x20, [sp, #16]
  40b370:	ldr	x21, [sp, #32]
  40b374:	ldp	x29, x30, [sp], #48
  40b378:	b	401ad0 <free@plt>
  40b37c:	nop
  40b380:	stp	x29, x30, [sp, #-128]!
  40b384:	mov	x29, sp
  40b388:	str	x21, [sp, #32]
  40b38c:	ldr	x21, [x0, #40]
  40b390:	stp	x19, x20, [sp, #16]
  40b394:	mov	x20, x0
  40b398:	ldrb	w0, [x21, #16]
  40b39c:	cbnz	w0, 40b3c0 <__fxstatat@plt+0x9780>
  40b3a0:	ucvtf	s0, x1
  40b3a4:	ldr	s2, [x21, #8]
  40b3a8:	mov	w0, #0x5f800000            	// #1602224128
  40b3ac:	fmov	s1, w0
  40b3b0:	fdiv	s0, s0, s2
  40b3b4:	fcmpe	s0, s1
  40b3b8:	fcvtzu	x1, s0
  40b3bc:	b.ge	40b43c <__fxstatat@plt+0x97fc>  // b.tcont
  40b3c0:	cmp	x1, #0xa
  40b3c4:	mov	x19, #0xa                   	// #10
  40b3c8:	csel	x1, x1, x19, cs  // cs = hs, nlast
  40b3cc:	mov	x4, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  40b3d0:	orr	x19, x1, #0x1
  40b3d4:	movk	x4, #0xaaab
  40b3d8:	cmn	x19, #0x1
  40b3dc:	b.eq	40b43c <__fxstatat@plt+0x97fc>  // b.none
  40b3e0:	umulh	x1, x19, x4
  40b3e4:	cmp	x19, #0x9
  40b3e8:	and	x0, x1, #0xfffffffffffffffe
  40b3ec:	add	x1, x0, x1, lsr #1
  40b3f0:	sub	x1, x19, x1
  40b3f4:	b.ls	40b42c <__fxstatat@plt+0x97ec>  // b.plast
  40b3f8:	cbz	x1, 40b430 <__fxstatat@plt+0x97f0>
  40b3fc:	mov	x3, #0x10                  	// #16
  40b400:	mov	x2, #0x9                   	// #9
  40b404:	mov	x0, #0x3                   	// #3
  40b408:	b	40b414 <__fxstatat@plt+0x97d4>
  40b40c:	add	x3, x3, #0x8
  40b410:	cbz	x1, 40b430 <__fxstatat@plt+0x97f0>
  40b414:	add	x0, x0, #0x2
  40b418:	add	x2, x2, x3
  40b41c:	cmp	x2, x19
  40b420:	udiv	x1, x19, x0
  40b424:	msub	x1, x1, x0, x19
  40b428:	b.cc	40b40c <__fxstatat@plt+0x97cc>  // b.lo, b.ul, b.last
  40b42c:	cbnz	x1, 40b454 <__fxstatat@plt+0x9814>
  40b430:	add	x19, x19, #0x2
  40b434:	cmn	x19, #0x1
  40b438:	b.ne	40b3e0 <__fxstatat@plt+0x97a0>  // b.any
  40b43c:	mov	w19, #0x0                   	// #0
  40b440:	mov	w0, w19
  40b444:	ldp	x19, x20, [sp, #16]
  40b448:	ldr	x21, [sp, #32]
  40b44c:	ldp	x29, x30, [sp], #128
  40b450:	ret
  40b454:	cmp	xzr, x19, lsr #61
  40b458:	cset	x0, ne  // ne = any
  40b45c:	tbnz	x19, #60, 40b43c <__fxstatat@plt+0x97fc>
  40b460:	cbnz	x0, 40b43c <__fxstatat@plt+0x97fc>
  40b464:	ldr	x0, [x20, #16]
  40b468:	cmp	x0, x19
  40b46c:	b.eq	40b510 <__fxstatat@plt+0x98d0>  // b.none
  40b470:	mov	x0, x19
  40b474:	mov	x1, #0x10                  	// #16
  40b478:	bl	4019a0 <calloc@plt>
  40b47c:	str	x0, [sp, #48]
  40b480:	cbz	x0, 40b43c <__fxstatat@plt+0x97fc>
  40b484:	ldp	x5, x4, [x20, #64]
  40b488:	add	x3, x0, x19, lsl #4
  40b48c:	ldr	q0, [x20, #48]
  40b490:	add	x0, sp, #0x30
  40b494:	mov	x1, x20
  40b498:	mov	w2, #0x0                   	// #0
  40b49c:	stp	x3, x19, [sp, #56]
  40b4a0:	stp	xzr, xzr, [sp, #72]
  40b4a4:	str	x21, [sp, #88]
  40b4a8:	str	q0, [sp, #96]
  40b4ac:	stp	x5, x4, [sp, #112]
  40b4b0:	bl	40a948 <__fxstatat@plt+0x8d08>
  40b4b4:	ands	w19, w0, #0xff
  40b4b8:	b.ne	40b528 <__fxstatat@plt+0x98e8>  // b.any
  40b4bc:	ldr	x0, [sp, #120]
  40b4c0:	str	x0, [x20, #72]
  40b4c4:	add	x1, sp, #0x30
  40b4c8:	mov	x0, x20
  40b4cc:	mov	w2, #0x1                   	// #1
  40b4d0:	bl	40a948 <__fxstatat@plt+0x8d08>
  40b4d4:	tst	w0, #0xff
  40b4d8:	b.eq	40b554 <__fxstatat@plt+0x9914>  // b.none
  40b4dc:	add	x1, sp, #0x30
  40b4e0:	mov	x0, x20
  40b4e4:	mov	w2, #0x0                   	// #0
  40b4e8:	bl	40a948 <__fxstatat@plt+0x8d08>
  40b4ec:	tst	w0, #0xff
  40b4f0:	b.eq	40b554 <__fxstatat@plt+0x9914>  // b.none
  40b4f4:	ldr	x0, [sp, #48]
  40b4f8:	bl	401ad0 <free@plt>
  40b4fc:	mov	w0, w19
  40b500:	ldp	x19, x20, [sp, #16]
  40b504:	ldr	x21, [sp, #32]
  40b508:	ldp	x29, x30, [sp], #128
  40b50c:	ret
  40b510:	mov	w19, #0x1                   	// #1
  40b514:	mov	w0, w19
  40b518:	ldp	x19, x20, [sp, #16]
  40b51c:	ldr	x21, [sp, #32]
  40b520:	ldp	x29, x30, [sp], #128
  40b524:	ret
  40b528:	ldr	x0, [x20]
  40b52c:	bl	401ad0 <free@plt>
  40b530:	ldp	q1, q0, [sp, #48]
  40b534:	ldr	x0, [sp, #120]
  40b538:	str	x0, [x20, #72]
  40b53c:	stp	q1, q0, [x20]
  40b540:	mov	w0, w19
  40b544:	ldp	x19, x20, [sp, #16]
  40b548:	ldr	x21, [sp, #32]
  40b54c:	ldp	x29, x30, [sp], #128
  40b550:	ret
  40b554:	bl	401a30 <abort@plt>
  40b558:	stp	x29, x30, [sp, #-64]!
  40b55c:	mov	x29, sp
  40b560:	stp	x19, x20, [sp, #16]
  40b564:	str	x21, [sp, #32]
  40b568:	cbz	x1, 40b6d8 <__fxstatat@plt+0x9a98>
  40b56c:	mov	w3, #0x0                   	// #0
  40b570:	mov	x21, x2
  40b574:	mov	x19, x0
  40b578:	mov	x20, x1
  40b57c:	add	x2, sp, #0x38
  40b580:	bl	40a7f8 <__fxstatat@plt+0x8bb8>
  40b584:	mov	x3, x0
  40b588:	cbz	x0, 40b5a8 <__fxstatat@plt+0x9968>
  40b58c:	mov	w0, #0x0                   	// #0
  40b590:	cbz	x21, 40b598 <__fxstatat@plt+0x9958>
  40b594:	str	x3, [x21]
  40b598:	ldp	x19, x20, [sp, #16]
  40b59c:	ldr	x21, [sp, #32]
  40b5a0:	ldp	x29, x30, [sp], #64
  40b5a4:	ret
  40b5a8:	ldr	x0, [x19, #16]
  40b5ac:	ldr	x1, [x19, #40]
  40b5b0:	ucvtf	s0, x0
  40b5b4:	ldr	x0, [x19, #24]
  40b5b8:	ldr	s2, [x1, #8]
  40b5bc:	ucvtf	s1, x0
  40b5c0:	fmul	s3, s2, s0
  40b5c4:	fcmpe	s1, s3
  40b5c8:	b.gt	40b614 <__fxstatat@plt+0x99d4>
  40b5cc:	ldr	x21, [sp, #56]
  40b5d0:	ldr	x0, [x21]
  40b5d4:	cbz	x0, 40b710 <__fxstatat@plt+0x9ad0>
  40b5d8:	ldr	x0, [x19, #72]
  40b5dc:	cbz	x0, 40b73c <__fxstatat@plt+0x9afc>
  40b5e0:	ldr	x1, [x0, #8]
  40b5e4:	str	x1, [x19, #72]
  40b5e8:	ldr	x2, [x21, #8]
  40b5ec:	ldr	x1, [x19, #32]
  40b5f0:	stp	x20, x2, [x0]
  40b5f4:	str	x0, [x21, #8]
  40b5f8:	add	x1, x1, #0x1
  40b5fc:	str	x1, [x19, #32]
  40b600:	mov	w0, #0x1                   	// #1
  40b604:	ldp	x19, x20, [sp, #16]
  40b608:	ldr	x21, [sp, #32]
  40b60c:	ldp	x29, x30, [sp], #64
  40b610:	ret
  40b614:	adrp	x2, 40d000 <__fxstatat@plt+0xb3c0>
  40b618:	add	x2, x2, #0xe70
  40b61c:	cmp	x1, x2
  40b620:	b.eq	40b75c <__fxstatat@plt+0x9b1c>  // b.none
  40b624:	mov	w0, #0xcccd                	// #52429
  40b628:	movk	w0, #0x3dcc, lsl #16
  40b62c:	fmov	s3, w0
  40b630:	fcmpe	s2, s3
  40b634:	b.le	40b6dc <__fxstatat@plt+0x9a9c>
  40b638:	mov	w0, #0x6666                	// #26214
  40b63c:	movk	w0, #0x3f66, lsl #16
  40b640:	fmov	s4, w0
  40b644:	fcmpe	s2, s4
  40b648:	b.pl	40b6dc <__fxstatat@plt+0x9a9c>  // b.nfrst
  40b64c:	adrp	x0, 40d000 <__fxstatat@plt+0xb3c0>
  40b650:	ldr	s5, [x1, #12]
  40b654:	ldr	s4, [x0, #3672]
  40b658:	fcmpe	s5, s4
  40b65c:	b.le	40b6dc <__fxstatat@plt+0x9a9c>
  40b660:	ldr	s4, [x1]
  40b664:	fcmpe	s4, #0.0
  40b668:	b.lt	40b6dc <__fxstatat@plt+0x9a9c>  // b.tstop
  40b66c:	fadd	s3, s4, s3
  40b670:	ldr	s4, [x1, #4]
  40b674:	fcmpe	s3, s4
  40b678:	b.pl	40b6dc <__fxstatat@plt+0x9a9c>  // b.nfrst
  40b67c:	fmov	s6, #1.000000000000000000e+00
  40b680:	fcmpe	s4, s6
  40b684:	b.hi	40b6dc <__fxstatat@plt+0x9a9c>  // b.pmore
  40b688:	fcmpe	s2, s3
  40b68c:	b.le	40b6dc <__fxstatat@plt+0x9a9c>
  40b690:	ldrb	w0, [x1, #16]
  40b694:	fmul	s0, s0, s5
  40b698:	cbz	w0, 40b708 <__fxstatat@plt+0x9ac8>
  40b69c:	mov	w0, #0x5f800000            	// #1602224128
  40b6a0:	fmov	s1, w0
  40b6a4:	fcmpe	s0, s1
  40b6a8:	b.ge	40b748 <__fxstatat@plt+0x9b08>  // b.tcont
  40b6ac:	fcvtzu	x1, s0
  40b6b0:	mov	x0, x19
  40b6b4:	bl	40b380 <__fxstatat@plt+0x9740>
  40b6b8:	tst	w0, #0xff
  40b6bc:	b.eq	40b748 <__fxstatat@plt+0x9b08>  // b.none
  40b6c0:	add	x2, sp, #0x38
  40b6c4:	mov	x1, x20
  40b6c8:	mov	x0, x19
  40b6cc:	mov	w3, #0x0                   	// #0
  40b6d0:	bl	40a7f8 <__fxstatat@plt+0x8bb8>
  40b6d4:	cbz	x0, 40b5cc <__fxstatat@plt+0x998c>
  40b6d8:	bl	401a30 <abort@plt>
  40b6dc:	mov	w0, #0xcccd                	// #52429
  40b6e0:	str	x2, [x19, #40]
  40b6e4:	movk	w0, #0x3f4c, lsl #16
  40b6e8:	fmov	s2, w0
  40b6ec:	fmul	s3, s0, s2
  40b6f0:	fcmpe	s1, s3
  40b6f4:	b.le	40b5cc <__fxstatat@plt+0x998c>
  40b6f8:	mov	w0, #0xfdf4                	// #65012
  40b6fc:	movk	w0, #0x3fb4, lsl #16
  40b700:	fmov	s1, w0
  40b704:	fmul	s0, s0, s1
  40b708:	fmul	s0, s0, s2
  40b70c:	b	40b69c <__fxstatat@plt+0x9a5c>
  40b710:	adrp	x0, 40d000 <__fxstatat@plt+0xb3c0>
  40b714:	ldur	q0, [x19, #24]
  40b718:	str	x20, [x21]
  40b71c:	ldr	q1, [x0, #3680]
  40b720:	mov	w0, #0x1                   	// #1
  40b724:	ldr	x21, [sp, #32]
  40b728:	add	v0.2d, v0.2d, v1.2d
  40b72c:	stur	q0, [x19, #24]
  40b730:	ldp	x19, x20, [sp, #16]
  40b734:	ldp	x29, x30, [sp], #64
  40b738:	ret
  40b73c:	mov	x0, #0x10                  	// #16
  40b740:	bl	401910 <malloc@plt>
  40b744:	cbnz	x0, 40b5e8 <__fxstatat@plt+0x99a8>
  40b748:	mov	w0, #0xffffffff            	// #-1
  40b74c:	ldp	x19, x20, [sp, #16]
  40b750:	ldr	x21, [sp, #32]
  40b754:	ldp	x29, x30, [sp], #64
  40b758:	ret
  40b75c:	mov	w0, #0xfdf4                	// #65012
  40b760:	movk	w0, #0x3fb4, lsl #16
  40b764:	fmov	s1, w0
  40b768:	mov	w0, #0xcccd                	// #52429
  40b76c:	fmul	s0, s0, s1
  40b770:	movk	w0, #0x3f4c, lsl #16
  40b774:	fmov	s2, w0
  40b778:	fmul	s0, s0, s2
  40b77c:	b	40b69c <__fxstatat@plt+0x9a5c>
  40b780:	stp	x29, x30, [sp, #-64]!
  40b784:	mov	x29, sp
  40b788:	stp	x19, x20, [sp, #16]
  40b78c:	stp	x21, x22, [sp, #32]
  40b790:	cbz	x1, 40b8fc <__fxstatat@plt+0x9cbc>
  40b794:	mov	x19, x0
  40b798:	mov	x21, x1
  40b79c:	add	x2, sp, #0x38
  40b7a0:	mov	w3, #0x0                   	// #0
  40b7a4:	bl	40a7f8 <__fxstatat@plt+0x8bb8>
  40b7a8:	mov	x20, x0
  40b7ac:	cbz	x0, 40b7c4 <__fxstatat@plt+0x9b84>
  40b7b0:	mov	x0, x20
  40b7b4:	ldp	x19, x20, [sp, #16]
  40b7b8:	ldp	x21, x22, [sp, #32]
  40b7bc:	ldp	x29, x30, [sp], #64
  40b7c0:	ret
  40b7c4:	ldr	x0, [x19, #16]
  40b7c8:	ldr	x1, [x19, #40]
  40b7cc:	ucvtf	s0, x0
  40b7d0:	ldr	x0, [x19, #24]
  40b7d4:	ldr	s2, [x1, #8]
  40b7d8:	ucvtf	s1, x0
  40b7dc:	fmul	s3, s2, s0
  40b7e0:	fcmpe	s1, s3
  40b7e4:	b.gt	40b834 <__fxstatat@plt+0x9bf4>
  40b7e8:	ldr	x22, [sp, #56]
  40b7ec:	ldr	x0, [x22]
  40b7f0:	cbz	x0, 40b934 <__fxstatat@plt+0x9cf4>
  40b7f4:	ldr	x0, [x19, #72]
  40b7f8:	cbz	x0, 40b964 <__fxstatat@plt+0x9d24>
  40b7fc:	ldr	x1, [x0, #8]
  40b800:	str	x1, [x19, #72]
  40b804:	ldr	x2, [x22, #8]
  40b808:	mov	x20, x21
  40b80c:	ldr	x1, [x19, #32]
  40b810:	stp	x21, x2, [x0]
  40b814:	str	x0, [x22, #8]
  40b818:	add	x0, x1, #0x1
  40b81c:	str	x0, [x19, #32]
  40b820:	mov	x0, x20
  40b824:	ldp	x19, x20, [sp, #16]
  40b828:	ldp	x21, x22, [sp, #32]
  40b82c:	ldp	x29, x30, [sp], #64
  40b830:	ret
  40b834:	adrp	x2, 40d000 <__fxstatat@plt+0xb3c0>
  40b838:	add	x2, x2, #0xe70
  40b83c:	cmp	x1, x2
  40b840:	b.eq	40b974 <__fxstatat@plt+0x9d34>  // b.none
  40b844:	mov	w0, #0xcccd                	// #52429
  40b848:	movk	w0, #0x3dcc, lsl #16
  40b84c:	fmov	s3, w0
  40b850:	fcmpe	s2, s3
  40b854:	b.le	40b900 <__fxstatat@plt+0x9cc0>
  40b858:	mov	w0, #0x6666                	// #26214
  40b85c:	movk	w0, #0x3f66, lsl #16
  40b860:	fmov	s4, w0
  40b864:	fcmpe	s2, s4
  40b868:	b.pl	40b900 <__fxstatat@plt+0x9cc0>  // b.nfrst
  40b86c:	mov	w0, #0xcccd                	// #52429
  40b870:	ldr	s5, [x1, #12]
  40b874:	movk	w0, #0x3f8c, lsl #16
  40b878:	fmov	s4, w0
  40b87c:	fcmpe	s5, s4
  40b880:	b.le	40b900 <__fxstatat@plt+0x9cc0>
  40b884:	ldr	s4, [x1]
  40b888:	fcmpe	s4, #0.0
  40b88c:	b.lt	40b900 <__fxstatat@plt+0x9cc0>  // b.tstop
  40b890:	fadd	s3, s4, s3
  40b894:	ldr	s4, [x1, #4]
  40b898:	fcmpe	s3, s4
  40b89c:	b.pl	40b900 <__fxstatat@plt+0x9cc0>  // b.nfrst
  40b8a0:	fmov	s6, #1.000000000000000000e+00
  40b8a4:	fcmpe	s4, s6
  40b8a8:	b.hi	40b900 <__fxstatat@plt+0x9cc0>  // b.pmore
  40b8ac:	fcmpe	s2, s3
  40b8b0:	b.le	40b900 <__fxstatat@plt+0x9cc0>
  40b8b4:	ldrb	w0, [x1, #16]
  40b8b8:	fmul	s0, s0, s5
  40b8bc:	cbz	w0, 40b92c <__fxstatat@plt+0x9cec>
  40b8c0:	mov	w0, #0x5f800000            	// #1602224128
  40b8c4:	fmov	s1, w0
  40b8c8:	fcmpe	s0, s1
  40b8cc:	b.ge	40b7b0 <__fxstatat@plt+0x9b70>  // b.tcont
  40b8d0:	fcvtzu	x1, s0
  40b8d4:	mov	x0, x19
  40b8d8:	bl	40b380 <__fxstatat@plt+0x9740>
  40b8dc:	tst	w0, #0xff
  40b8e0:	b.eq	40b7b0 <__fxstatat@plt+0x9b70>  // b.none
  40b8e4:	add	x2, sp, #0x38
  40b8e8:	mov	x1, x21
  40b8ec:	mov	x0, x19
  40b8f0:	mov	w3, #0x0                   	// #0
  40b8f4:	bl	40a7f8 <__fxstatat@plt+0x8bb8>
  40b8f8:	cbz	x0, 40b7e8 <__fxstatat@plt+0x9ba8>
  40b8fc:	bl	401a30 <abort@plt>
  40b900:	mov	w0, #0xcccd                	// #52429
  40b904:	str	x2, [x19, #40]
  40b908:	movk	w0, #0x3f4c, lsl #16
  40b90c:	fmov	s2, w0
  40b910:	fmul	s3, s0, s2
  40b914:	fcmpe	s1, s3
  40b918:	b.le	40b7e8 <__fxstatat@plt+0x9ba8>
  40b91c:	mov	w0, #0xfdf4                	// #65012
  40b920:	movk	w0, #0x3fb4, lsl #16
  40b924:	fmov	s1, w0
  40b928:	fmul	s0, s0, s1
  40b92c:	fmul	s0, s0, s2
  40b930:	b	40b8c0 <__fxstatat@plt+0x9c80>
  40b934:	adrp	x0, 40d000 <__fxstatat@plt+0xb3c0>
  40b938:	mov	x20, x21
  40b93c:	ldur	q0, [x19, #24]
  40b940:	str	x21, [x22]
  40b944:	ldr	q1, [x0, #3680]
  40b948:	mov	x0, x20
  40b94c:	ldp	x21, x22, [sp, #32]
  40b950:	add	v0.2d, v0.2d, v1.2d
  40b954:	stur	q0, [x19, #24]
  40b958:	ldp	x19, x20, [sp, #16]
  40b95c:	ldp	x29, x30, [sp], #64
  40b960:	ret
  40b964:	mov	x0, #0x10                  	// #16
  40b968:	bl	401910 <malloc@plt>
  40b96c:	cbz	x0, 40b7b0 <__fxstatat@plt+0x9b70>
  40b970:	b	40b804 <__fxstatat@plt+0x9bc4>
  40b974:	mov	w0, #0xfdf4                	// #65012
  40b978:	movk	w0, #0x3fb4, lsl #16
  40b97c:	fmov	s1, w0
  40b980:	mov	w0, #0xcccd                	// #52429
  40b984:	fmul	s0, s0, s1
  40b988:	movk	w0, #0x3f4c, lsl #16
  40b98c:	fmov	s2, w0
  40b990:	fmul	s0, s0, s2
  40b994:	b	40b8c0 <__fxstatat@plt+0x9c80>
  40b998:	stp	x29, x30, [sp, #-64]!
  40b99c:	mov	w3, #0x1                   	// #1
  40b9a0:	mov	x29, sp
  40b9a4:	add	x2, sp, #0x38
  40b9a8:	stp	x19, x20, [sp, #16]
  40b9ac:	mov	x19, x0
  40b9b0:	bl	40a7f8 <__fxstatat@plt+0x8bb8>
  40b9b4:	mov	x20, x0
  40b9b8:	cbz	x0, 40b9d4 <__fxstatat@plt+0x9d94>
  40b9bc:	ldr	x1, [sp, #56]
  40b9c0:	ldr	x0, [x19, #32]
  40b9c4:	ldr	x1, [x1]
  40b9c8:	sub	x0, x0, #0x1
  40b9cc:	str	x0, [x19, #32]
  40b9d0:	cbz	x1, 40b9e4 <__fxstatat@plt+0x9da4>
  40b9d4:	mov	x0, x20
  40b9d8:	ldp	x19, x20, [sp, #16]
  40b9dc:	ldp	x29, x30, [sp], #64
  40b9e0:	ret
  40b9e4:	ldr	x0, [x19, #16]
  40b9e8:	ldr	x1, [x19, #40]
  40b9ec:	ucvtf	s1, x0
  40b9f0:	ldr	x0, [x19, #24]
  40b9f4:	ldr	s2, [x1]
  40b9f8:	sub	x0, x0, #0x1
  40b9fc:	str	x0, [x19, #24]
  40ba00:	fmul	s3, s2, s1
  40ba04:	ucvtf	s0, x0
  40ba08:	fcmpe	s0, s3
  40ba0c:	b.pl	40b9d4 <__fxstatat@plt+0x9d94>  // b.nfrst
  40ba10:	adrp	x0, 40d000 <__fxstatat@plt+0xb3c0>
  40ba14:	add	x0, x0, #0xe70
  40ba18:	cmp	x1, x0
  40ba1c:	b.eq	40baf8 <__fxstatat@plt+0x9eb8>  // b.none
  40ba20:	mov	w2, #0xcccd                	// #52429
  40ba24:	ldr	s3, [x1, #8]
  40ba28:	movk	w2, #0x3dcc, lsl #16
  40ba2c:	fmov	s4, w2
  40ba30:	fcmpe	s3, s4
  40ba34:	b.le	40bae4 <__fxstatat@plt+0x9ea4>
  40ba38:	mov	w2, #0x6666                	// #26214
  40ba3c:	movk	w2, #0x3f66, lsl #16
  40ba40:	fmov	s5, w2
  40ba44:	fcmpe	s3, s5
  40ba48:	b.pl	40bae4 <__fxstatat@plt+0x9ea4>  // b.nfrst
  40ba4c:	mov	w2, #0xcccd                	// #52429
  40ba50:	ldr	s6, [x1, #12]
  40ba54:	movk	w2, #0x3f8c, lsl #16
  40ba58:	fmov	s5, w2
  40ba5c:	fcmpe	s6, s5
  40ba60:	b.le	40bae4 <__fxstatat@plt+0x9ea4>
  40ba64:	fcmpe	s2, #0.0
  40ba68:	b.lt	40bae4 <__fxstatat@plt+0x9ea4>  // b.tstop
  40ba6c:	fadd	s2, s2, s4
  40ba70:	ldr	s4, [x1, #4]
  40ba74:	fcmpe	s2, s4
  40ba78:	b.pl	40bae4 <__fxstatat@plt+0x9ea4>  // b.nfrst
  40ba7c:	fmov	s5, #1.000000000000000000e+00
  40ba80:	fcmpe	s4, s5
  40ba84:	b.hi	40bae4 <__fxstatat@plt+0x9ea4>  // b.pmore
  40ba88:	fcmpe	s3, s2
  40ba8c:	b.le	40bae4 <__fxstatat@plt+0x9ea4>
  40ba90:	ldrb	w0, [x1, #16]
  40ba94:	fmul	s1, s1, s4
  40ba98:	cbnz	w0, 40baa4 <__fxstatat@plt+0x9e64>
  40ba9c:	nop
  40baa0:	fmul	s1, s1, s3
  40baa4:	fcvtzu	x1, s1
  40baa8:	mov	x0, x19
  40baac:	bl	40b380 <__fxstatat@plt+0x9740>
  40bab0:	tst	w0, #0xff
  40bab4:	b.ne	40b9d4 <__fxstatat@plt+0x9d94>  // b.any
  40bab8:	str	x21, [sp, #32]
  40babc:	ldr	x21, [x19, #72]
  40bac0:	cbz	x21, 40bad8 <__fxstatat@plt+0x9e98>
  40bac4:	nop
  40bac8:	mov	x0, x21
  40bacc:	ldr	x21, [x21, #8]
  40bad0:	bl	401ad0 <free@plt>
  40bad4:	cbnz	x21, 40bac8 <__fxstatat@plt+0x9e88>
  40bad8:	ldr	x21, [sp, #32]
  40badc:	str	xzr, [x19, #72]
  40bae0:	b	40b9d4 <__fxstatat@plt+0x9d94>
  40bae4:	movi	v2.2s, #0x0
  40bae8:	str	x0, [x19, #40]
  40baec:	fmul	s2, s1, s2
  40baf0:	fcmpe	s0, s2
  40baf4:	b.pl	40b9d4 <__fxstatat@plt+0x9d94>  // b.nfrst
  40baf8:	mov	w0, #0xcccd                	// #52429
  40bafc:	movk	w0, #0x3f4c, lsl #16
  40bb00:	fmov	s3, w0
  40bb04:	b	40baa0 <__fxstatat@plt+0x9e60>
  40bb08:	fmov	s0, w1
  40bb0c:	mov	w1, #0x1                   	// #1
  40bb10:	stur	xzr, [x0, #20]
  40bb14:	dup	v1.4s, v0.s[0]
  40bb18:	str	s0, [x0, #16]
  40bb1c:	strb	w1, [x0, #28]
  40bb20:	str	q1, [x0]
  40bb24:	ret
  40bb28:	ldrb	w0, [x0, #28]
  40bb2c:	ret
  40bb30:	ldrb	w4, [x0, #28]
  40bb34:	mov	x2, x0
  40bb38:	ldr	w3, [x0, #20]
  40bb3c:	eor	w4, w4, #0x1
  40bb40:	add	w3, w4, w3
  40bb44:	and	x5, x3, #0x3
  40bb48:	and	w3, w3, #0x3
  40bb4c:	ldr	w0, [x0, x5, lsl #2]
  40bb50:	str	w1, [x2, x5, lsl #2]
  40bb54:	str	w3, [x2, #20]
  40bb58:	ldr	w1, [x2, #24]
  40bb5c:	cmp	w1, w3
  40bb60:	b.ne	40bb70 <__fxstatat@plt+0x9f30>  // b.any
  40bb64:	add	w4, w4, w1
  40bb68:	and	w4, w4, #0x3
  40bb6c:	str	w4, [x2, #24]
  40bb70:	strb	wzr, [x2, #28]
  40bb74:	ret
  40bb78:	mov	x1, x0
  40bb7c:	ldrb	w0, [x0, #28]
  40bb80:	cbnz	w0, 40bbbc <__fxstatat@plt+0x9f7c>
  40bb84:	ldp	w4, w2, [x1, #16]
  40bb88:	mov	w3, w2
  40bb8c:	ldr	w0, [x1, x3, lsl #2]
  40bb90:	str	w4, [x1, x3, lsl #2]
  40bb94:	ldr	w3, [x1, #24]
  40bb98:	cmp	w2, w3
  40bb9c:	b.eq	40bbb0 <__fxstatat@plt+0x9f70>  // b.none
  40bba0:	add	w2, w2, #0x3
  40bba4:	and	w2, w2, #0x3
  40bba8:	str	w2, [x1, #20]
  40bbac:	ret
  40bbb0:	mov	w2, #0x1                   	// #1
  40bbb4:	strb	w2, [x1, #28]
  40bbb8:	ret
  40bbbc:	stp	x29, x30, [sp, #-16]!
  40bbc0:	mov	x29, sp
  40bbc4:	bl	401a30 <abort@plt>
  40bbc8:	stp	x29, x30, [sp, #-16]!
  40bbcc:	mov	w0, #0xe                   	// #14
  40bbd0:	mov	x29, sp
  40bbd4:	bl	401900 <nl_langinfo@plt>
  40bbd8:	cbz	x0, 40bbf8 <__fxstatat@plt+0x9fb8>
  40bbdc:	ldrb	w2, [x0]
  40bbe0:	adrp	x1, 40d000 <__fxstatat@plt+0xb3c0>
  40bbe4:	add	x1, x1, #0xe88
  40bbe8:	cmp	w2, #0x0
  40bbec:	csel	x0, x1, x0, eq  // eq = none
  40bbf0:	ldp	x29, x30, [sp], #16
  40bbf4:	ret
  40bbf8:	ldp	x29, x30, [sp], #16
  40bbfc:	adrp	x0, 40d000 <__fxstatat@plt+0xb3c0>
  40bc00:	add	x0, x0, #0xe88
  40bc04:	ret
  40bc08:	stp	x29, x30, [sp, #-64]!
  40bc0c:	mov	x29, sp
  40bc10:	str	x3, [sp, #56]
  40bc14:	mov	w3, #0x0                   	// #0
  40bc18:	tbnz	w2, #6, 40bc2c <__fxstatat@plt+0x9fec>
  40bc1c:	bl	401bd0 <openat@plt>
  40bc20:	bl	40bcc8 <__fxstatat@plt+0xa088>
  40bc24:	ldp	x29, x30, [sp], #64
  40bc28:	ret
  40bc2c:	mov	w3, #0xfffffff8            	// #-8
  40bc30:	stp	w3, wzr, [sp, #40]
  40bc34:	ldr	w3, [sp, #56]
  40bc38:	add	x4, sp, #0x30
  40bc3c:	add	x5, sp, #0x40
  40bc40:	stp	x5, x5, [sp, #16]
  40bc44:	str	x4, [sp, #32]
  40bc48:	bl	401bd0 <openat@plt>
  40bc4c:	bl	40bcc8 <__fxstatat@plt+0xa088>
  40bc50:	ldp	x29, x30, [sp], #64
  40bc54:	ret
  40bc58:	stp	x29, x30, [sp, #-48]!
  40bc5c:	mov	x29, sp
  40bc60:	str	x21, [sp, #32]
  40bc64:	mov	x21, x3
  40bc68:	mov	w3, #0x4900                	// #18688
  40bc6c:	stp	x19, x20, [sp, #16]
  40bc70:	movk	w3, #0x8, lsl #16
  40bc74:	mov	x20, #0x0                   	// #0
  40bc78:	orr	w2, w2, w3
  40bc7c:	bl	40bc08 <__fxstatat@plt+0x9fc8>
  40bc80:	tbnz	w0, #31, 40bc98 <__fxstatat@plt+0xa058>
  40bc84:	mov	w19, w0
  40bc88:	bl	401a20 <fdopendir@plt>
  40bc8c:	mov	x20, x0
  40bc90:	cbz	x0, 40bcac <__fxstatat@plt+0xa06c>
  40bc94:	str	w19, [x21]
  40bc98:	mov	x0, x20
  40bc9c:	ldp	x19, x20, [sp, #16]
  40bca0:	ldr	x21, [sp, #32]
  40bca4:	ldp	x29, x30, [sp], #48
  40bca8:	ret
  40bcac:	bl	401bf0 <__errno_location@plt>
  40bcb0:	mov	x21, x0
  40bcb4:	mov	w0, w19
  40bcb8:	ldr	w19, [x21]
  40bcbc:	bl	4019f0 <close@plt>
  40bcc0:	b	40bc94 <__fxstatat@plt+0xa054>
  40bcc4:	nop
  40bcc8:	stp	x29, x30, [sp, #-48]!
  40bccc:	cmp	w0, #0x2
  40bcd0:	mov	x29, sp
  40bcd4:	stp	x19, x20, [sp, #16]
  40bcd8:	mov	w19, w0
  40bcdc:	b.ls	40bcf0 <__fxstatat@plt+0xa0b0>  // b.plast
  40bce0:	mov	w0, w19
  40bce4:	ldp	x19, x20, [sp, #16]
  40bce8:	ldp	x29, x30, [sp], #48
  40bcec:	ret
  40bcf0:	str	x21, [sp, #32]
  40bcf4:	bl	40c0f8 <__fxstatat@plt+0xa4b8>
  40bcf8:	mov	w21, w0
  40bcfc:	bl	401bf0 <__errno_location@plt>
  40bd00:	mov	x20, x0
  40bd04:	mov	w0, w19
  40bd08:	mov	w19, w21
  40bd0c:	ldr	w21, [x20]
  40bd10:	bl	4019f0 <close@plt>
  40bd14:	str	w21, [x20]
  40bd18:	mov	w0, w19
  40bd1c:	ldp	x19, x20, [sp, #16]
  40bd20:	ldr	x21, [sp, #32]
  40bd24:	ldp	x29, x30, [sp], #48
  40bd28:	ret
  40bd2c:	nop
  40bd30:	stp	x29, x30, [sp, #-32]!
  40bd34:	mov	x29, sp
  40bd38:	stp	x19, x20, [sp, #16]
  40bd3c:	mov	x19, x0
  40bd40:	bl	4018e0 <fileno@plt>
  40bd44:	tbnz	w0, #31, 40bda0 <__fxstatat@plt+0xa160>
  40bd48:	mov	x0, x19
  40bd4c:	bl	401bb0 <__freading@plt>
  40bd50:	cbnz	w0, 40bd84 <__fxstatat@plt+0xa144>
  40bd54:	mov	x0, x19
  40bd58:	bl	40c018 <__fxstatat@plt+0xa3d8>
  40bd5c:	cbz	w0, 40bda0 <__fxstatat@plt+0xa160>
  40bd60:	bl	401bf0 <__errno_location@plt>
  40bd64:	mov	x20, x0
  40bd68:	mov	x0, x19
  40bd6c:	ldr	w19, [x20]
  40bd70:	bl	4018f0 <fclose@plt>
  40bd74:	cbnz	w19, 40bdb0 <__fxstatat@plt+0xa170>
  40bd78:	ldp	x19, x20, [sp, #16]
  40bd7c:	ldp	x29, x30, [sp], #32
  40bd80:	ret
  40bd84:	mov	x0, x19
  40bd88:	bl	4018e0 <fileno@plt>
  40bd8c:	mov	w2, #0x1                   	// #1
  40bd90:	mov	x1, #0x0                   	// #0
  40bd94:	bl	4018b0 <lseek@plt>
  40bd98:	cmn	x0, #0x1
  40bd9c:	b.ne	40bd54 <__fxstatat@plt+0xa114>  // b.any
  40bda0:	mov	x0, x19
  40bda4:	ldp	x19, x20, [sp, #16]
  40bda8:	ldp	x29, x30, [sp], #32
  40bdac:	b	4018f0 <fclose@plt>
  40bdb0:	mov	w0, #0xffffffff            	// #-1
  40bdb4:	str	w19, [x20]
  40bdb8:	b	40bd78 <__fxstatat@plt+0xa138>
  40bdbc:	nop
  40bdc0:	stp	x29, x30, [sp, #-112]!
  40bdc4:	mov	w6, #0xffffffe0            	// #-32
  40bdc8:	mov	x29, sp
  40bdcc:	add	x7, sp, #0x50
  40bdd0:	stp	x19, x20, [sp, #16]
  40bdd4:	str	x7, [sp, #64]
  40bdd8:	stp	w6, wzr, [sp, #72]
  40bddc:	stp	x2, x3, [sp, #80]
  40bde0:	add	x2, sp, #0x70
  40bde4:	stp	x2, x2, [sp, #48]
  40bde8:	stp	x4, x5, [sp, #96]
  40bdec:	cbz	w1, 40beac <__fxstatat@plt+0xa26c>
  40bdf0:	mov	w20, w0
  40bdf4:	mov	w3, w1
  40bdf8:	cmp	w1, #0x406
  40bdfc:	b.eq	40bec8 <__fxstatat@plt+0xa288>  // b.none
  40be00:	cmp	w1, #0xb
  40be04:	b.gt	40be50 <__fxstatat@plt+0xa210>
  40be08:	cmp	w1, #0x0
  40be0c:	b.le	40be7c <__fxstatat@plt+0xa23c>
  40be10:	mov	x1, #0x1                   	// #1
  40be14:	mov	x2, #0x514                 	// #1300
  40be18:	lsl	x1, x1, x3
  40be1c:	tst	x1, x2
  40be20:	b.ne	40bf44 <__fxstatat@plt+0xa304>  // b.any
  40be24:	mov	x2, #0xa0a                 	// #2570
  40be28:	tst	x1, x2
  40be2c:	b.eq	40be7c <__fxstatat@plt+0xa23c>  // b.none
  40be30:	mov	w1, w3
  40be34:	mov	w0, w20
  40be38:	bl	401b20 <fcntl@plt>
  40be3c:	mov	w19, w0
  40be40:	mov	w0, w19
  40be44:	ldp	x19, x20, [sp, #16]
  40be48:	ldp	x29, x30, [sp], #112
  40be4c:	ret
  40be50:	sub	w0, w1, #0x400
  40be54:	cmp	w0, #0xa
  40be58:	b.hi	40be7c <__fxstatat@plt+0xa23c>  // b.pmore
  40be5c:	mov	x1, #0x1                   	// #1
  40be60:	mov	x2, #0x2c5                 	// #709
  40be64:	lsl	x1, x1, x0
  40be68:	tst	x1, x2
  40be6c:	b.ne	40bf44 <__fxstatat@plt+0xa304>  // b.any
  40be70:	mov	x2, #0x502                 	// #1282
  40be74:	tst	x1, x2
  40be78:	b.ne	40be30 <__fxstatat@plt+0xa1f0>  // b.any
  40be7c:	ldr	w0, [sp, #72]
  40be80:	ldr	x1, [sp, #48]
  40be84:	tbnz	w0, #31, 40bff0 <__fxstatat@plt+0xa3b0>
  40be88:	ldr	x2, [x1]
  40be8c:	mov	w0, w20
  40be90:	mov	w1, w3
  40be94:	bl	401b20 <fcntl@plt>
  40be98:	mov	w19, w0
  40be9c:	mov	w0, w19
  40bea0:	ldp	x19, x20, [sp, #16]
  40bea4:	ldp	x29, x30, [sp], #112
  40bea8:	ret
  40beac:	ldr	w2, [sp, #80]
  40beb0:	bl	401b20 <fcntl@plt>
  40beb4:	mov	w19, w0
  40beb8:	mov	w0, w19
  40bebc:	ldp	x19, x20, [sp, #16]
  40bec0:	ldp	x29, x30, [sp], #112
  40bec4:	ret
  40bec8:	stp	x21, x22, [sp, #32]
  40becc:	adrp	x21, 421000 <__fxstatat@plt+0x1f3c0>
  40bed0:	mov	w2, #0xffffffe8            	// #-24
  40bed4:	str	w2, [sp, #72]
  40bed8:	ldr	w2, [x21, #1112]
  40bedc:	ldr	w22, [sp, #80]
  40bee0:	tbnz	w2, #31, 40bf10 <__fxstatat@plt+0xa2d0>
  40bee4:	mov	w2, w22
  40bee8:	bl	401b20 <fcntl@plt>
  40beec:	mov	w19, w0
  40bef0:	tbnz	w0, #31, 40bf74 <__fxstatat@plt+0xa334>
  40bef4:	mov	w0, #0x1                   	// #1
  40bef8:	str	w0, [x21, #1112]
  40befc:	mov	w0, w19
  40bf00:	ldp	x19, x20, [sp, #16]
  40bf04:	ldp	x21, x22, [sp, #32]
  40bf08:	ldp	x29, x30, [sp], #112
  40bf0c:	ret
  40bf10:	mov	w2, w22
  40bf14:	mov	w1, #0x0                   	// #0
  40bf18:	bl	401b20 <fcntl@plt>
  40bf1c:	mov	w19, w0
  40bf20:	tbnz	w0, #31, 40bf30 <__fxstatat@plt+0xa2f0>
  40bf24:	ldr	w0, [x21, #1112]
  40bf28:	cmn	w0, #0x1
  40bf2c:	b.eq	40bfa4 <__fxstatat@plt+0xa364>  // b.none
  40bf30:	mov	w0, w19
  40bf34:	ldp	x19, x20, [sp, #16]
  40bf38:	ldp	x21, x22, [sp, #32]
  40bf3c:	ldp	x29, x30, [sp], #112
  40bf40:	ret
  40bf44:	ldr	w0, [sp, #72]
  40bf48:	ldr	x1, [sp, #48]
  40bf4c:	tbnz	w0, #31, 40c004 <__fxstatat@plt+0xa3c4>
  40bf50:	ldr	w2, [x1]
  40bf54:	mov	w0, w20
  40bf58:	mov	w1, w3
  40bf5c:	bl	401b20 <fcntl@plt>
  40bf60:	mov	w19, w0
  40bf64:	mov	w0, w19
  40bf68:	ldp	x19, x20, [sp, #16]
  40bf6c:	ldp	x29, x30, [sp], #112
  40bf70:	ret
  40bf74:	bl	401bf0 <__errno_location@plt>
  40bf78:	ldr	w0, [x0]
  40bf7c:	cmp	w0, #0x16
  40bf80:	b.ne	40bef4 <__fxstatat@plt+0xa2b4>  // b.any
  40bf84:	mov	w2, w22
  40bf88:	mov	w0, w20
  40bf8c:	mov	w1, #0x0                   	// #0
  40bf90:	bl	401b20 <fcntl@plt>
  40bf94:	mov	w19, w0
  40bf98:	tbnz	w0, #31, 40bf30 <__fxstatat@plt+0xa2f0>
  40bf9c:	mov	w0, #0xffffffff            	// #-1
  40bfa0:	str	w0, [x21, #1112]
  40bfa4:	mov	w0, w19
  40bfa8:	mov	w1, #0x1                   	// #1
  40bfac:	bl	401b20 <fcntl@plt>
  40bfb0:	tbnz	w0, #31, 40bfcc <__fxstatat@plt+0xa38c>
  40bfb4:	orr	w2, w0, #0x1
  40bfb8:	mov	w1, #0x2                   	// #2
  40bfbc:	mov	w0, w19
  40bfc0:	bl	401b20 <fcntl@plt>
  40bfc4:	cmn	w0, #0x1
  40bfc8:	b.ne	40bf30 <__fxstatat@plt+0xa2f0>  // b.any
  40bfcc:	bl	401bf0 <__errno_location@plt>
  40bfd0:	mov	x20, x0
  40bfd4:	mov	w0, w19
  40bfd8:	mov	w19, #0xffffffff            	// #-1
  40bfdc:	ldr	w21, [x20]
  40bfe0:	bl	4019f0 <close@plt>
  40bfe4:	str	w21, [x20]
  40bfe8:	ldp	x21, x22, [sp, #32]
  40bfec:	b	40be40 <__fxstatat@plt+0xa200>
  40bff0:	cmn	w0, #0x7
  40bff4:	b.ge	40be88 <__fxstatat@plt+0xa248>  // b.tcont
  40bff8:	ldr	x1, [sp, #56]
  40bffc:	add	x1, x1, w0, sxtw
  40c000:	b	40be88 <__fxstatat@plt+0xa248>
  40c004:	cmn	w0, #0x7
  40c008:	b.ge	40bf50 <__fxstatat@plt+0xa310>  // b.tcont
  40c00c:	ldr	x1, [sp, #56]
  40c010:	add	x1, x1, w0, sxtw
  40c014:	b	40bf50 <__fxstatat@plt+0xa310>
  40c018:	stp	x29, x30, [sp, #-32]!
  40c01c:	mov	x29, sp
  40c020:	str	x19, [sp, #16]
  40c024:	mov	x19, x0
  40c028:	cbz	x0, 40c03c <__fxstatat@plt+0xa3fc>
  40c02c:	bl	401bb0 <__freading@plt>
  40c030:	cbz	w0, 40c03c <__fxstatat@plt+0xa3fc>
  40c034:	ldr	w0, [x19]
  40c038:	tbnz	w0, #8, 40c04c <__fxstatat@plt+0xa40c>
  40c03c:	mov	x0, x19
  40c040:	ldr	x19, [sp, #16]
  40c044:	ldp	x29, x30, [sp], #32
  40c048:	b	401b30 <fflush@plt>
  40c04c:	mov	x0, x19
  40c050:	mov	w2, #0x1                   	// #1
  40c054:	mov	x1, #0x0                   	// #0
  40c058:	bl	40c070 <__fxstatat@plt+0xa430>
  40c05c:	mov	x0, x19
  40c060:	ldr	x19, [sp, #16]
  40c064:	ldp	x29, x30, [sp], #32
  40c068:	b	401b30 <fflush@plt>
  40c06c:	nop
  40c070:	stp	x29, x30, [sp, #-48]!
  40c074:	mov	x29, sp
  40c078:	ldp	x3, x4, [x0, #8]
  40c07c:	str	x19, [sp, #16]
  40c080:	mov	x19, x0
  40c084:	cmp	x4, x3
  40c088:	b.eq	40c09c <__fxstatat@plt+0xa45c>  // b.none
  40c08c:	mov	x0, x19
  40c090:	ldr	x19, [sp, #16]
  40c094:	ldp	x29, x30, [sp], #48
  40c098:	b	401ac0 <fseeko@plt>
  40c09c:	ldp	x3, x4, [x0, #32]
  40c0a0:	cmp	x4, x3
  40c0a4:	b.ne	40c08c <__fxstatat@plt+0xa44c>  // b.any
  40c0a8:	ldr	x3, [x0, #72]
  40c0ac:	cbnz	x3, 40c08c <__fxstatat@plt+0xa44c>
  40c0b0:	str	x1, [sp, #32]
  40c0b4:	str	w2, [sp, #44]
  40c0b8:	bl	4018e0 <fileno@plt>
  40c0bc:	ldr	w2, [sp, #44]
  40c0c0:	ldr	x1, [sp, #32]
  40c0c4:	bl	4018b0 <lseek@plt>
  40c0c8:	mov	x1, x0
  40c0cc:	cmn	x0, #0x1
  40c0d0:	b.eq	40c0e8 <__fxstatat@plt+0xa4a8>  // b.none
  40c0d4:	ldr	w2, [x19]
  40c0d8:	mov	w0, #0x0                   	// #0
  40c0dc:	str	x1, [x19, #144]
  40c0e0:	and	w1, w2, #0xffffffef
  40c0e4:	str	w1, [x19]
  40c0e8:	ldr	x19, [sp, #16]
  40c0ec:	ldp	x29, x30, [sp], #48
  40c0f0:	ret
  40c0f4:	nop
  40c0f8:	mov	w2, #0x3                   	// #3
  40c0fc:	mov	w1, #0x0                   	// #0
  40c100:	b	40bdc0 <__fxstatat@plt+0xa180>
  40c104:	nop
  40c108:	stp	x29, x30, [sp, #-64]!
  40c10c:	mov	x29, sp
  40c110:	stp	x19, x20, [sp, #16]
  40c114:	adrp	x20, 420000 <__fxstatat@plt+0x1e3c0>
  40c118:	add	x20, x20, #0xdf0
  40c11c:	stp	x21, x22, [sp, #32]
  40c120:	adrp	x21, 420000 <__fxstatat@plt+0x1e3c0>
  40c124:	add	x21, x21, #0xde8
  40c128:	sub	x20, x20, x21
  40c12c:	mov	w22, w0
  40c130:	stp	x23, x24, [sp, #48]
  40c134:	mov	x23, x1
  40c138:	mov	x24, x2
  40c13c:	bl	4017a0 <mbrtowc@plt-0x40>
  40c140:	cmp	xzr, x20, asr #3
  40c144:	b.eq	40c170 <__fxstatat@plt+0xa530>  // b.none
  40c148:	asr	x20, x20, #3
  40c14c:	mov	x19, #0x0                   	// #0
  40c150:	ldr	x3, [x21, x19, lsl #3]
  40c154:	mov	x2, x24
  40c158:	add	x19, x19, #0x1
  40c15c:	mov	x1, x23
  40c160:	mov	w0, w22
  40c164:	blr	x3
  40c168:	cmp	x20, x19
  40c16c:	b.ne	40c150 <__fxstatat@plt+0xa510>  // b.any
  40c170:	ldp	x19, x20, [sp, #16]
  40c174:	ldp	x21, x22, [sp, #32]
  40c178:	ldp	x23, x24, [sp, #48]
  40c17c:	ldp	x29, x30, [sp], #64
  40c180:	ret
  40c184:	nop
  40c188:	ret
  40c18c:	nop
  40c190:	adrp	x2, 421000 <__fxstatat@plt+0x1f3c0>
  40c194:	mov	x1, #0x0                   	// #0
  40c198:	ldr	x2, [x2, #576]
  40c19c:	b	401880 <__cxa_atexit@plt>

Disassembly of section .fini:

000000000040c1a0 <.fini>:
  40c1a0:	stp	x29, x30, [sp, #-16]!
  40c1a4:	mov	x29, sp
  40c1a8:	ldp	x29, x30, [sp], #16
  40c1ac:	ret
