
GP_PM_ADE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00024fe4  080001c8  080001c8  000011c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006a0  080251b0  080251b0  000261b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08025850  08025850  00026850  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM          00000008  08025850  08025850  00026850  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08025858  08025858  00027c2c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08025858  08025858  00026858  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0802585c  0802585c  0002685c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000c2c  20000000  08025860  00027000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  9 .bss          00002648  20000c30  0802648c  00027c30  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20003278  0802648c  00028278  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00027c2c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ff2b  00000000  00000000  00027c5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005b52  00000000  00000000  00047b87  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001a40  00000000  00000000  0004d6e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000013f3  00000000  00000000  0004f120  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00025d7b  00000000  00000000  00050513  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002a12a  00000000  00000000  0007628e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c4bb7  00000000  00000000  000a03b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00164f6f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000075f8  00000000  00000000  00164fb4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005e  00000000  00000000  0016c5ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c8 <__do_global_dtors_aux>:
 80001c8:	b510      	push	{r4, lr}
 80001ca:	4c05      	ldr	r4, [pc, #20]	@ (80001e0 <__do_global_dtors_aux+0x18>)
 80001cc:	7823      	ldrb	r3, [r4, #0]
 80001ce:	b933      	cbnz	r3, 80001de <__do_global_dtors_aux+0x16>
 80001d0:	4b04      	ldr	r3, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x1c>)
 80001d2:	b113      	cbz	r3, 80001da <__do_global_dtors_aux+0x12>
 80001d4:	4804      	ldr	r0, [pc, #16]	@ (80001e8 <__do_global_dtors_aux+0x20>)
 80001d6:	f3af 8000 	nop.w
 80001da:	2301      	movs	r3, #1
 80001dc:	7023      	strb	r3, [r4, #0]
 80001de:	bd10      	pop	{r4, pc}
 80001e0:	20000c30 	.word	0x20000c30
 80001e4:	00000000 	.word	0x00000000
 80001e8:	08025190 	.word	0x08025190

080001ec <frame_dummy>:
 80001ec:	b508      	push	{r3, lr}
 80001ee:	4b03      	ldr	r3, [pc, #12]	@ (80001fc <frame_dummy+0x10>)
 80001f0:	b11b      	cbz	r3, 80001fa <frame_dummy+0xe>
 80001f2:	4903      	ldr	r1, [pc, #12]	@ (8000200 <frame_dummy+0x14>)
 80001f4:	4803      	ldr	r0, [pc, #12]	@ (8000204 <frame_dummy+0x18>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	bd08      	pop	{r3, pc}
 80001fc:	00000000 	.word	0x00000000
 8000200:	20000c34 	.word	0x20000c34
 8000204:	08025190 	.word	0x08025190

08000208 <_stack_init>:
 8000208:	f5a3 3a80 	sub.w	sl, r3, #65536	@ 0x10000
 800020c:	4770      	bx	lr
 800020e:	bf00      	nop

08000210 <_mainCRTStartup>:
 8000210:	4b17      	ldr	r3, [pc, #92]	@ (8000270 <_mainCRTStartup+0x60>)
 8000212:	2b00      	cmp	r3, #0
 8000214:	bf08      	it	eq
 8000216:	4b13      	ldreq	r3, [pc, #76]	@ (8000264 <_mainCRTStartup+0x54>)
 8000218:	469d      	mov	sp, r3
 800021a:	f7ff fff5 	bl	8000208 <_stack_init>
 800021e:	2100      	movs	r1, #0
 8000220:	468b      	mov	fp, r1
 8000222:	460f      	mov	r7, r1
 8000224:	4813      	ldr	r0, [pc, #76]	@ (8000274 <_mainCRTStartup+0x64>)
 8000226:	4a14      	ldr	r2, [pc, #80]	@ (8000278 <_mainCRTStartup+0x68>)
 8000228:	1a12      	subs	r2, r2, r0
 800022a:	f022 f846 	bl	80222ba <memset>
 800022e:	4b0e      	ldr	r3, [pc, #56]	@ (8000268 <_mainCRTStartup+0x58>)
 8000230:	2b00      	cmp	r3, #0
 8000232:	d000      	beq.n	8000236 <_mainCRTStartup+0x26>
 8000234:	4798      	blx	r3
 8000236:	4b0d      	ldr	r3, [pc, #52]	@ (800026c <_mainCRTStartup+0x5c>)
 8000238:	2b00      	cmp	r3, #0
 800023a:	d000      	beq.n	800023e <_mainCRTStartup+0x2e>
 800023c:	4798      	blx	r3
 800023e:	2000      	movs	r0, #0
 8000240:	2100      	movs	r1, #0
 8000242:	0004      	movs	r4, r0
 8000244:	000d      	movs	r5, r1
 8000246:	480d      	ldr	r0, [pc, #52]	@ (800027c <_mainCRTStartup+0x6c>)
 8000248:	2800      	cmp	r0, #0
 800024a:	d002      	beq.n	8000252 <_mainCRTStartup+0x42>
 800024c:	480c      	ldr	r0, [pc, #48]	@ (8000280 <_mainCRTStartup+0x70>)
 800024e:	f3af 8000 	nop.w
 8000252:	f022 f8e5 	bl	8022420 <__libc_init_array>
 8000256:	0020      	movs	r0, r4
 8000258:	0029      	movs	r1, r5
 800025a:	f001 f985 	bl	8001568 <main>
 800025e:	f021 fe8d 	bl	8021f7c <exit>
 8000262:	bf00      	nop
 8000264:	00080000 	.word	0x00080000
	...
 8000274:	20000c30 	.word	0x20000c30
 8000278:	20003278 	.word	0x20003278
	...
 8000284:	08025860 	.word	0x08025860
 8000288:	20000000 	.word	0x20000000
 800028c:	20000c2c 	.word	0x20000c2c
 8000290:	20000c30 	.word	0x20000c30
 8000294:	20003278 	.word	0x20003278
 8000298:	b570      	push	{r4, r5, r6, lr}
 800029a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800029e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80002a2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80002a6:	bf1d      	ittte	ne
 80002a8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80002ac:	ea94 0f0c 	teqne	r4, ip
 80002b0:	ea95 0f0c 	teqne	r5, ip
 80002b4:	f000 f8de 	bleq	8000474 <_mainCRTStartup+0x264>
 80002b8:	442c      	add	r4, r5
 80002ba:	ea81 0603 	eor.w	r6, r1, r3
 80002be:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80002c2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80002c6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80002ca:	bf18      	it	ne
 80002cc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80002d0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80002d4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80002d8:	d038      	beq.n	800034c <_mainCRTStartup+0x13c>
 80002da:	fba0 ce02 	umull	ip, lr, r0, r2
 80002de:	f04f 0500 	mov.w	r5, #0
 80002e2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80002e6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80002ea:	fbe0 e503 	umlal	lr, r5, r0, r3
 80002ee:	f04f 0600 	mov.w	r6, #0
 80002f2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80002f6:	f09c 0f00 	teq	ip, #0
 80002fa:	bf18      	it	ne
 80002fc:	f04e 0e01 	orrne.w	lr, lr, #1
 8000300:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000304:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000308:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800030c:	d204      	bcs.n	8000318 <_mainCRTStartup+0x108>
 800030e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000312:	416d      	adcs	r5, r5
 8000314:	eb46 0606 	adc.w	r6, r6, r6
 8000318:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800031c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000320:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000324:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000328:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800032c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000330:	bf88      	it	hi
 8000332:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000336:	d81e      	bhi.n	8000376 <_mainCRTStartup+0x166>
 8000338:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800033c:	bf08      	it	eq
 800033e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000342:	f150 0000 	adcs.w	r0, r0, #0
 8000346:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800034a:	bd70      	pop	{r4, r5, r6, pc}
 800034c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000350:	ea46 0101 	orr.w	r1, r6, r1
 8000354:	ea40 0002 	orr.w	r0, r0, r2
 8000358:	ea81 0103 	eor.w	r1, r1, r3
 800035c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000360:	bfc2      	ittt	gt
 8000362:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000366:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800036a:	bd70      	popgt	{r4, r5, r6, pc}
 800036c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000370:	f04f 0e00 	mov.w	lr, #0
 8000374:	3c01      	subs	r4, #1
 8000376:	f300 80ab 	bgt.w	80004d0 <_mainCRTStartup+0x2c0>
 800037a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800037e:	bfde      	ittt	le
 8000380:	2000      	movle	r0, #0
 8000382:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000386:	bd70      	pople	{r4, r5, r6, pc}
 8000388:	f1c4 0400 	rsb	r4, r4, #0
 800038c:	3c20      	subs	r4, #32
 800038e:	da35      	bge.n	80003fc <_mainCRTStartup+0x1ec>
 8000390:	340c      	adds	r4, #12
 8000392:	dc1b      	bgt.n	80003cc <_mainCRTStartup+0x1bc>
 8000394:	f104 0414 	add.w	r4, r4, #20
 8000398:	f1c4 0520 	rsb	r5, r4, #32
 800039c:	fa00 f305 	lsl.w	r3, r0, r5
 80003a0:	fa20 f004 	lsr.w	r0, r0, r4
 80003a4:	fa01 f205 	lsl.w	r2, r1, r5
 80003a8:	ea40 0002 	orr.w	r0, r0, r2
 80003ac:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80003b0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80003b4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003b8:	fa21 f604 	lsr.w	r6, r1, r4
 80003bc:	eb42 0106 	adc.w	r1, r2, r6
 80003c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003c4:	bf08      	it	eq
 80003c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003ca:	bd70      	pop	{r4, r5, r6, pc}
 80003cc:	f1c4 040c 	rsb	r4, r4, #12
 80003d0:	f1c4 0520 	rsb	r5, r4, #32
 80003d4:	fa00 f304 	lsl.w	r3, r0, r4
 80003d8:	fa20 f005 	lsr.w	r0, r0, r5
 80003dc:	fa01 f204 	lsl.w	r2, r1, r4
 80003e0:	ea40 0002 	orr.w	r0, r0, r2
 80003e4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80003e8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003ec:	f141 0100 	adc.w	r1, r1, #0
 80003f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003f4:	bf08      	it	eq
 80003f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003fa:	bd70      	pop	{r4, r5, r6, pc}
 80003fc:	f1c4 0520 	rsb	r5, r4, #32
 8000400:	fa00 f205 	lsl.w	r2, r0, r5
 8000404:	ea4e 0e02 	orr.w	lr, lr, r2
 8000408:	fa20 f304 	lsr.w	r3, r0, r4
 800040c:	fa01 f205 	lsl.w	r2, r1, r5
 8000410:	ea43 0302 	orr.w	r3, r3, r2
 8000414:	fa21 f004 	lsr.w	r0, r1, r4
 8000418:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800041c:	fa21 f204 	lsr.w	r2, r1, r4
 8000420:	ea20 0002 	bic.w	r0, r0, r2
 8000424:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000428:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800042c:	bf08      	it	eq
 800042e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000432:	bd70      	pop	{r4, r5, r6, pc}
 8000434:	f094 0f00 	teq	r4, #0
 8000438:	d10f      	bne.n	800045a <_mainCRTStartup+0x24a>
 800043a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800043e:	0040      	lsls	r0, r0, #1
 8000440:	eb41 0101 	adc.w	r1, r1, r1
 8000444:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000448:	bf08      	it	eq
 800044a:	3c01      	subeq	r4, #1
 800044c:	d0f7      	beq.n	800043e <_mainCRTStartup+0x22e>
 800044e:	ea41 0106 	orr.w	r1, r1, r6
 8000452:	f095 0f00 	teq	r5, #0
 8000456:	bf18      	it	ne
 8000458:	4770      	bxne	lr
 800045a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800045e:	0052      	lsls	r2, r2, #1
 8000460:	eb43 0303 	adc.w	r3, r3, r3
 8000464:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000468:	bf08      	it	eq
 800046a:	3d01      	subeq	r5, #1
 800046c:	d0f7      	beq.n	800045e <_mainCRTStartup+0x24e>
 800046e:	ea43 0306 	orr.w	r3, r3, r6
 8000472:	4770      	bx	lr
 8000474:	ea94 0f0c 	teq	r4, ip
 8000478:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800047c:	bf18      	it	ne
 800047e:	ea95 0f0c 	teqne	r5, ip
 8000482:	d00c      	beq.n	800049e <_mainCRTStartup+0x28e>
 8000484:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000488:	bf18      	it	ne
 800048a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800048e:	d1d1      	bne.n	8000434 <_mainCRTStartup+0x224>
 8000490:	ea81 0103 	eor.w	r1, r1, r3
 8000494:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000498:	f04f 0000 	mov.w	r0, #0
 800049c:	bd70      	pop	{r4, r5, r6, pc}
 800049e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80004a2:	bf06      	itte	eq
 80004a4:	4610      	moveq	r0, r2
 80004a6:	4619      	moveq	r1, r3
 80004a8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80004ac:	d019      	beq.n	80004e2 <_mainCRTStartup+0x2d2>
 80004ae:	ea94 0f0c 	teq	r4, ip
 80004b2:	d102      	bne.n	80004ba <_mainCRTStartup+0x2aa>
 80004b4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80004b8:	d113      	bne.n	80004e2 <_mainCRTStartup+0x2d2>
 80004ba:	ea95 0f0c 	teq	r5, ip
 80004be:	d105      	bne.n	80004cc <_mainCRTStartup+0x2bc>
 80004c0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80004c4:	bf1c      	itt	ne
 80004c6:	4610      	movne	r0, r2
 80004c8:	4619      	movne	r1, r3
 80004ca:	d10a      	bne.n	80004e2 <_mainCRTStartup+0x2d2>
 80004cc:	ea81 0103 	eor.w	r1, r1, r3
 80004d0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80004d4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80004d8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004dc:	f04f 0000 	mov.w	r0, #0
 80004e0:	bd70      	pop	{r4, r5, r6, pc}
 80004e2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80004e6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80004ea:	bd70      	pop	{r4, r5, r6, pc}

080004ec <__aeabi_drsub>:
 80004ec:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80004f0:	e002      	b.n	80004f8 <__adddf3>
 80004f2:	bf00      	nop

080004f4 <__aeabi_dsub>:
 80004f4:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080004f8 <__adddf3>:
 80004f8:	b530      	push	{r4, r5, lr}
 80004fa:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80004fe:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000502:	ea94 0f05 	teq	r4, r5
 8000506:	bf08      	it	eq
 8000508:	ea90 0f02 	teqeq	r0, r2
 800050c:	bf1f      	itttt	ne
 800050e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000512:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000516:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800051a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800051e:	f000 80e2 	beq.w	80006e6 <__adddf3+0x1ee>
 8000522:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000526:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800052a:	bfb8      	it	lt
 800052c:	426d      	neglt	r5, r5
 800052e:	dd0c      	ble.n	800054a <__adddf3+0x52>
 8000530:	442c      	add	r4, r5
 8000532:	ea80 0202 	eor.w	r2, r0, r2
 8000536:	ea81 0303 	eor.w	r3, r1, r3
 800053a:	ea82 0000 	eor.w	r0, r2, r0
 800053e:	ea83 0101 	eor.w	r1, r3, r1
 8000542:	ea80 0202 	eor.w	r2, r0, r2
 8000546:	ea81 0303 	eor.w	r3, r1, r3
 800054a:	2d36      	cmp	r5, #54	@ 0x36
 800054c:	bf88      	it	hi
 800054e:	bd30      	pophi	{r4, r5, pc}
 8000550:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000554:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000558:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 800055c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000560:	d002      	beq.n	8000568 <__adddf3+0x70>
 8000562:	4240      	negs	r0, r0
 8000564:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000568:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 800056c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000570:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000574:	d002      	beq.n	800057c <__adddf3+0x84>
 8000576:	4252      	negs	r2, r2
 8000578:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800057c:	ea94 0f05 	teq	r4, r5
 8000580:	f000 80a7 	beq.w	80006d2 <__adddf3+0x1da>
 8000584:	f1a4 0401 	sub.w	r4, r4, #1
 8000588:	f1d5 0e20 	rsbs	lr, r5, #32
 800058c:	db0d      	blt.n	80005aa <__adddf3+0xb2>
 800058e:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000592:	fa22 f205 	lsr.w	r2, r2, r5
 8000596:	1880      	adds	r0, r0, r2
 8000598:	f141 0100 	adc.w	r1, r1, #0
 800059c:	fa03 f20e 	lsl.w	r2, r3, lr
 80005a0:	1880      	adds	r0, r0, r2
 80005a2:	fa43 f305 	asr.w	r3, r3, r5
 80005a6:	4159      	adcs	r1, r3
 80005a8:	e00e      	b.n	80005c8 <__adddf3+0xd0>
 80005aa:	f1a5 0520 	sub.w	r5, r5, #32
 80005ae:	f10e 0e20 	add.w	lr, lr, #32
 80005b2:	2a01      	cmp	r2, #1
 80005b4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80005b8:	bf28      	it	cs
 80005ba:	f04c 0c02 	orrcs.w	ip, ip, #2
 80005be:	fa43 f305 	asr.w	r3, r3, r5
 80005c2:	18c0      	adds	r0, r0, r3
 80005c4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005cc:	d507      	bpl.n	80005de <__adddf3+0xe6>
 80005ce:	f04f 0e00 	mov.w	lr, #0
 80005d2:	f1dc 0c00 	rsbs	ip, ip, #0
 80005d6:	eb7e 0000 	sbcs.w	r0, lr, r0
 80005da:	eb6e 0101 	sbc.w	r1, lr, r1
 80005de:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80005e2:	d31b      	bcc.n	800061c <__adddf3+0x124>
 80005e4:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80005e8:	d30c      	bcc.n	8000604 <__adddf3+0x10c>
 80005ea:	0849      	lsrs	r1, r1, #1
 80005ec:	ea5f 0030 	movs.w	r0, r0, rrx
 80005f0:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80005f4:	f104 0401 	add.w	r4, r4, #1
 80005f8:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80005fc:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000600:	f080 809a 	bcs.w	8000738 <__adddf3+0x240>
 8000604:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000608:	bf08      	it	eq
 800060a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800060e:	f150 0000 	adcs.w	r0, r0, #0
 8000612:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000616:	ea41 0105 	orr.w	r1, r1, r5
 800061a:	bd30      	pop	{r4, r5, pc}
 800061c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000620:	4140      	adcs	r0, r0
 8000622:	eb41 0101 	adc.w	r1, r1, r1
 8000626:	3c01      	subs	r4, #1
 8000628:	bf28      	it	cs
 800062a:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800062e:	d2e9      	bcs.n	8000604 <__adddf3+0x10c>
 8000630:	f091 0f00 	teq	r1, #0
 8000634:	bf04      	itt	eq
 8000636:	4601      	moveq	r1, r0
 8000638:	2000      	moveq	r0, #0
 800063a:	fab1 f381 	clz	r3, r1
 800063e:	bf08      	it	eq
 8000640:	3320      	addeq	r3, #32
 8000642:	f1a3 030b 	sub.w	r3, r3, #11
 8000646:	f1b3 0220 	subs.w	r2, r3, #32
 800064a:	da0c      	bge.n	8000666 <__adddf3+0x16e>
 800064c:	320c      	adds	r2, #12
 800064e:	dd08      	ble.n	8000662 <__adddf3+0x16a>
 8000650:	f102 0c14 	add.w	ip, r2, #20
 8000654:	f1c2 020c 	rsb	r2, r2, #12
 8000658:	fa01 f00c 	lsl.w	r0, r1, ip
 800065c:	fa21 f102 	lsr.w	r1, r1, r2
 8000660:	e00c      	b.n	800067c <__adddf3+0x184>
 8000662:	f102 0214 	add.w	r2, r2, #20
 8000666:	bfd8      	it	le
 8000668:	f1c2 0c20 	rsble	ip, r2, #32
 800066c:	fa01 f102 	lsl.w	r1, r1, r2
 8000670:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000674:	bfdc      	itt	le
 8000676:	ea41 010c 	orrle.w	r1, r1, ip
 800067a:	4090      	lslle	r0, r2
 800067c:	1ae4      	subs	r4, r4, r3
 800067e:	bfa2      	ittt	ge
 8000680:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000684:	4329      	orrge	r1, r5
 8000686:	bd30      	popge	{r4, r5, pc}
 8000688:	ea6f 0404 	mvn.w	r4, r4
 800068c:	3c1f      	subs	r4, #31
 800068e:	da1c      	bge.n	80006ca <__adddf3+0x1d2>
 8000690:	340c      	adds	r4, #12
 8000692:	dc0e      	bgt.n	80006b2 <__adddf3+0x1ba>
 8000694:	f104 0414 	add.w	r4, r4, #20
 8000698:	f1c4 0220 	rsb	r2, r4, #32
 800069c:	fa20 f004 	lsr.w	r0, r0, r4
 80006a0:	fa01 f302 	lsl.w	r3, r1, r2
 80006a4:	ea40 0003 	orr.w	r0, r0, r3
 80006a8:	fa21 f304 	lsr.w	r3, r1, r4
 80006ac:	ea45 0103 	orr.w	r1, r5, r3
 80006b0:	bd30      	pop	{r4, r5, pc}
 80006b2:	f1c4 040c 	rsb	r4, r4, #12
 80006b6:	f1c4 0220 	rsb	r2, r4, #32
 80006ba:	fa20 f002 	lsr.w	r0, r0, r2
 80006be:	fa01 f304 	lsl.w	r3, r1, r4
 80006c2:	ea40 0003 	orr.w	r0, r0, r3
 80006c6:	4629      	mov	r1, r5
 80006c8:	bd30      	pop	{r4, r5, pc}
 80006ca:	fa21 f004 	lsr.w	r0, r1, r4
 80006ce:	4629      	mov	r1, r5
 80006d0:	bd30      	pop	{r4, r5, pc}
 80006d2:	f094 0f00 	teq	r4, #0
 80006d6:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80006da:	bf06      	itte	eq
 80006dc:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80006e0:	3401      	addeq	r4, #1
 80006e2:	3d01      	subne	r5, #1
 80006e4:	e74e      	b.n	8000584 <__adddf3+0x8c>
 80006e6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006ea:	bf18      	it	ne
 80006ec:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80006f0:	d029      	beq.n	8000746 <__adddf3+0x24e>
 80006f2:	ea94 0f05 	teq	r4, r5
 80006f6:	bf08      	it	eq
 80006f8:	ea90 0f02 	teqeq	r0, r2
 80006fc:	d005      	beq.n	800070a <__adddf3+0x212>
 80006fe:	ea54 0c00 	orrs.w	ip, r4, r0
 8000702:	bf04      	itt	eq
 8000704:	4619      	moveq	r1, r3
 8000706:	4610      	moveq	r0, r2
 8000708:	bd30      	pop	{r4, r5, pc}
 800070a:	ea91 0f03 	teq	r1, r3
 800070e:	bf1e      	ittt	ne
 8000710:	2100      	movne	r1, #0
 8000712:	2000      	movne	r0, #0
 8000714:	bd30      	popne	{r4, r5, pc}
 8000716:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800071a:	d105      	bne.n	8000728 <__adddf3+0x230>
 800071c:	0040      	lsls	r0, r0, #1
 800071e:	4149      	adcs	r1, r1
 8000720:	bf28      	it	cs
 8000722:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd30      	pop	{r4, r5, pc}
 8000728:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 800072c:	bf3c      	itt	cc
 800072e:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000732:	bd30      	popcc	{r4, r5, pc}
 8000734:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000738:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 800073c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd30      	pop	{r4, r5, pc}
 8000746:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800074a:	bf1a      	itte	ne
 800074c:	4619      	movne	r1, r3
 800074e:	4610      	movne	r0, r2
 8000750:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000754:	bf1c      	itt	ne
 8000756:	460b      	movne	r3, r1
 8000758:	4602      	movne	r2, r0
 800075a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800075e:	bf06      	itte	eq
 8000760:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000764:	ea91 0f03 	teqeq	r1, r3
 8000768:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 800076c:	bd30      	pop	{r4, r5, pc}
 800076e:	bf00      	nop

08000770 <__aeabi_ui2d>:
 8000770:	f090 0f00 	teq	r0, #0
 8000774:	bf04      	itt	eq
 8000776:	2100      	moveq	r1, #0
 8000778:	4770      	bxeq	lr
 800077a:	b530      	push	{r4, r5, lr}
 800077c:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000780:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000784:	f04f 0500 	mov.w	r5, #0
 8000788:	f04f 0100 	mov.w	r1, #0
 800078c:	e750      	b.n	8000630 <__adddf3+0x138>
 800078e:	bf00      	nop

08000790 <__aeabi_i2d>:
 8000790:	f090 0f00 	teq	r0, #0
 8000794:	bf04      	itt	eq
 8000796:	2100      	moveq	r1, #0
 8000798:	4770      	bxeq	lr
 800079a:	b530      	push	{r4, r5, lr}
 800079c:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80007a0:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80007a4:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80007a8:	bf48      	it	mi
 80007aa:	4240      	negmi	r0, r0
 80007ac:	f04f 0100 	mov.w	r1, #0
 80007b0:	e73e      	b.n	8000630 <__adddf3+0x138>
 80007b2:	bf00      	nop

080007b4 <__aeabi_f2d>:
 80007b4:	0042      	lsls	r2, r0, #1
 80007b6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80007ba:	ea4f 0131 	mov.w	r1, r1, rrx
 80007be:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80007c2:	bf1f      	itttt	ne
 80007c4:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80007c8:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80007cc:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80007d0:	4770      	bxne	lr
 80007d2:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80007d6:	bf08      	it	eq
 80007d8:	4770      	bxeq	lr
 80007da:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80007de:	bf04      	itt	eq
 80007e0:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80007e4:	4770      	bxeq	lr
 80007e6:	b530      	push	{r4, r5, lr}
 80007e8:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80007ec:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80007f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80007f4:	e71c      	b.n	8000630 <__adddf3+0x138>
 80007f6:	bf00      	nop

080007f8 <__aeabi_ul2d>:
 80007f8:	ea50 0201 	orrs.w	r2, r0, r1
 80007fc:	bf08      	it	eq
 80007fe:	4770      	bxeq	lr
 8000800:	b530      	push	{r4, r5, lr}
 8000802:	f04f 0500 	mov.w	r5, #0
 8000806:	e00a      	b.n	800081e <__aeabi_l2d+0x16>

08000808 <__aeabi_l2d>:
 8000808:	ea50 0201 	orrs.w	r2, r0, r1
 800080c:	bf08      	it	eq
 800080e:	4770      	bxeq	lr
 8000810:	b530      	push	{r4, r5, lr}
 8000812:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000816:	d502      	bpl.n	800081e <__aeabi_l2d+0x16>
 8000818:	4240      	negs	r0, r0
 800081a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800081e:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000822:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000826:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800082a:	f43f aed8 	beq.w	80005de <__adddf3+0xe6>
 800082e:	f04f 0203 	mov.w	r2, #3
 8000832:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000836:	bf18      	it	ne
 8000838:	3203      	addne	r2, #3
 800083a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800083e:	bf18      	it	ne
 8000840:	3203      	addne	r2, #3
 8000842:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000846:	f1c2 0320 	rsb	r3, r2, #32
 800084a:	fa00 fc03 	lsl.w	ip, r0, r3
 800084e:	fa20 f002 	lsr.w	r0, r0, r2
 8000852:	fa01 fe03 	lsl.w	lr, r1, r3
 8000856:	ea40 000e 	orr.w	r0, r0, lr
 800085a:	fa21 f102 	lsr.w	r1, r1, r2
 800085e:	4414      	add	r4, r2
 8000860:	e6bd      	b.n	80005de <__adddf3+0xe6>
 8000862:	bf00      	nop

08000864 <__aeabi_dmul>:
 8000864:	b570      	push	{r4, r5, r6, lr}
 8000866:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800086a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800086e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000872:	bf1d      	ittte	ne
 8000874:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000878:	ea94 0f0c 	teqne	r4, ip
 800087c:	ea95 0f0c 	teqne	r5, ip
 8000880:	f000 f8de 	bleq	8000a40 <__aeabi_dmul+0x1dc>
 8000884:	442c      	add	r4, r5
 8000886:	ea81 0603 	eor.w	r6, r1, r3
 800088a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800088e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000892:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000896:	bf18      	it	ne
 8000898:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 800089c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008a0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80008a4:	d038      	beq.n	8000918 <__aeabi_dmul+0xb4>
 80008a6:	fba0 ce02 	umull	ip, lr, r0, r2
 80008aa:	f04f 0500 	mov.w	r5, #0
 80008ae:	fbe1 e502 	umlal	lr, r5, r1, r2
 80008b2:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80008b6:	fbe0 e503 	umlal	lr, r5, r0, r3
 80008ba:	f04f 0600 	mov.w	r6, #0
 80008be:	fbe1 5603 	umlal	r5, r6, r1, r3
 80008c2:	f09c 0f00 	teq	ip, #0
 80008c6:	bf18      	it	ne
 80008c8:	f04e 0e01 	orrne.w	lr, lr, #1
 80008cc:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80008d0:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80008d4:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80008d8:	d204      	bcs.n	80008e4 <__aeabi_dmul+0x80>
 80008da:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80008de:	416d      	adcs	r5, r5
 80008e0:	eb46 0606 	adc.w	r6, r6, r6
 80008e4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80008e8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80008ec:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80008f0:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80008f4:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80008f8:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008fc:	bf88      	it	hi
 80008fe:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000902:	d81e      	bhi.n	8000942 <__aeabi_dmul+0xde>
 8000904:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000908:	bf08      	it	eq
 800090a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800090e:	f150 0000 	adcs.w	r0, r0, #0
 8000912:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000916:	bd70      	pop	{r4, r5, r6, pc}
 8000918:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 800091c:	ea46 0101 	orr.w	r1, r6, r1
 8000920:	ea40 0002 	orr.w	r0, r0, r2
 8000924:	ea81 0103 	eor.w	r1, r1, r3
 8000928:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 800092c:	bfc2      	ittt	gt
 800092e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000932:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000936:	bd70      	popgt	{r4, r5, r6, pc}
 8000938:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800093c:	f04f 0e00 	mov.w	lr, #0
 8000940:	3c01      	subs	r4, #1
 8000942:	f300 80ab 	bgt.w	8000a9c <__aeabi_dmul+0x238>
 8000946:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800094a:	bfde      	ittt	le
 800094c:	2000      	movle	r0, #0
 800094e:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000952:	bd70      	pople	{r4, r5, r6, pc}
 8000954:	f1c4 0400 	rsb	r4, r4, #0
 8000958:	3c20      	subs	r4, #32
 800095a:	da35      	bge.n	80009c8 <__aeabi_dmul+0x164>
 800095c:	340c      	adds	r4, #12
 800095e:	dc1b      	bgt.n	8000998 <__aeabi_dmul+0x134>
 8000960:	f104 0414 	add.w	r4, r4, #20
 8000964:	f1c4 0520 	rsb	r5, r4, #32
 8000968:	fa00 f305 	lsl.w	r3, r0, r5
 800096c:	fa20 f004 	lsr.w	r0, r0, r4
 8000970:	fa01 f205 	lsl.w	r2, r1, r5
 8000974:	ea40 0002 	orr.w	r0, r0, r2
 8000978:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 800097c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000980:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000984:	fa21 f604 	lsr.w	r6, r1, r4
 8000988:	eb42 0106 	adc.w	r1, r2, r6
 800098c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000990:	bf08      	it	eq
 8000992:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000996:	bd70      	pop	{r4, r5, r6, pc}
 8000998:	f1c4 040c 	rsb	r4, r4, #12
 800099c:	f1c4 0520 	rsb	r5, r4, #32
 80009a0:	fa00 f304 	lsl.w	r3, r0, r4
 80009a4:	fa20 f005 	lsr.w	r0, r0, r5
 80009a8:	fa01 f204 	lsl.w	r2, r1, r4
 80009ac:	ea40 0002 	orr.w	r0, r0, r2
 80009b0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80009b4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80009b8:	f141 0100 	adc.w	r1, r1, #0
 80009bc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80009c0:	bf08      	it	eq
 80009c2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80009c6:	bd70      	pop	{r4, r5, r6, pc}
 80009c8:	f1c4 0520 	rsb	r5, r4, #32
 80009cc:	fa00 f205 	lsl.w	r2, r0, r5
 80009d0:	ea4e 0e02 	orr.w	lr, lr, r2
 80009d4:	fa20 f304 	lsr.w	r3, r0, r4
 80009d8:	fa01 f205 	lsl.w	r2, r1, r5
 80009dc:	ea43 0302 	orr.w	r3, r3, r2
 80009e0:	fa21 f004 	lsr.w	r0, r1, r4
 80009e4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80009e8:	fa21 f204 	lsr.w	r2, r1, r4
 80009ec:	ea20 0002 	bic.w	r0, r0, r2
 80009f0:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80009f4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80009f8:	bf08      	it	eq
 80009fa:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80009fe:	bd70      	pop	{r4, r5, r6, pc}
 8000a00:	f094 0f00 	teq	r4, #0
 8000a04:	d10f      	bne.n	8000a26 <__aeabi_dmul+0x1c2>
 8000a06:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000a0a:	0040      	lsls	r0, r0, #1
 8000a0c:	eb41 0101 	adc.w	r1, r1, r1
 8000a10:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000a14:	bf08      	it	eq
 8000a16:	3c01      	subeq	r4, #1
 8000a18:	d0f7      	beq.n	8000a0a <__aeabi_dmul+0x1a6>
 8000a1a:	ea41 0106 	orr.w	r1, r1, r6
 8000a1e:	f095 0f00 	teq	r5, #0
 8000a22:	bf18      	it	ne
 8000a24:	4770      	bxne	lr
 8000a26:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000a2a:	0052      	lsls	r2, r2, #1
 8000a2c:	eb43 0303 	adc.w	r3, r3, r3
 8000a30:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000a34:	bf08      	it	eq
 8000a36:	3d01      	subeq	r5, #1
 8000a38:	d0f7      	beq.n	8000a2a <__aeabi_dmul+0x1c6>
 8000a3a:	ea43 0306 	orr.w	r3, r3, r6
 8000a3e:	4770      	bx	lr
 8000a40:	ea94 0f0c 	teq	r4, ip
 8000a44:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a48:	bf18      	it	ne
 8000a4a:	ea95 0f0c 	teqne	r5, ip
 8000a4e:	d00c      	beq.n	8000a6a <__aeabi_dmul+0x206>
 8000a50:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a54:	bf18      	it	ne
 8000a56:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a5a:	d1d1      	bne.n	8000a00 <__aeabi_dmul+0x19c>
 8000a5c:	ea81 0103 	eor.w	r1, r1, r3
 8000a60:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000a64:	f04f 0000 	mov.w	r0, #0
 8000a68:	bd70      	pop	{r4, r5, r6, pc}
 8000a6a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a6e:	bf06      	itte	eq
 8000a70:	4610      	moveq	r0, r2
 8000a72:	4619      	moveq	r1, r3
 8000a74:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a78:	d019      	beq.n	8000aae <__aeabi_dmul+0x24a>
 8000a7a:	ea94 0f0c 	teq	r4, ip
 8000a7e:	d102      	bne.n	8000a86 <__aeabi_dmul+0x222>
 8000a80:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000a84:	d113      	bne.n	8000aae <__aeabi_dmul+0x24a>
 8000a86:	ea95 0f0c 	teq	r5, ip
 8000a8a:	d105      	bne.n	8000a98 <__aeabi_dmul+0x234>
 8000a8c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000a90:	bf1c      	itt	ne
 8000a92:	4610      	movne	r0, r2
 8000a94:	4619      	movne	r1, r3
 8000a96:	d10a      	bne.n	8000aae <__aeabi_dmul+0x24a>
 8000a98:	ea81 0103 	eor.w	r1, r1, r3
 8000a9c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000aa0:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000aa4:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000aa8:	f04f 0000 	mov.w	r0, #0
 8000aac:	bd70      	pop	{r4, r5, r6, pc}
 8000aae:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000ab2:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000ab6:	bd70      	pop	{r4, r5, r6, pc}

08000ab8 <__aeabi_ddiv>:
 8000ab8:	b570      	push	{r4, r5, r6, lr}
 8000aba:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000abe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000ac2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000ac6:	bf1d      	ittte	ne
 8000ac8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000acc:	ea94 0f0c 	teqne	r4, ip
 8000ad0:	ea95 0f0c 	teqne	r5, ip
 8000ad4:	f000 f8a7 	bleq	8000c26 <__aeabi_ddiv+0x16e>
 8000ad8:	eba4 0405 	sub.w	r4, r4, r5
 8000adc:	ea81 0e03 	eor.w	lr, r1, r3
 8000ae0:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000ae4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000ae8:	f000 8088 	beq.w	8000bfc <__aeabi_ddiv+0x144>
 8000aec:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000af0:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000af4:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000af8:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000afc:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000b00:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000b04:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000b08:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000b0c:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000b10:	429d      	cmp	r5, r3
 8000b12:	bf08      	it	eq
 8000b14:	4296      	cmpeq	r6, r2
 8000b16:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000b1a:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000b1e:	d202      	bcs.n	8000b26 <__aeabi_ddiv+0x6e>
 8000b20:	085b      	lsrs	r3, r3, #1
 8000b22:	ea4f 0232 	mov.w	r2, r2, rrx
 8000b26:	1ab6      	subs	r6, r6, r2
 8000b28:	eb65 0503 	sbc.w	r5, r5, r3
 8000b2c:	085b      	lsrs	r3, r3, #1
 8000b2e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000b32:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000b36:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000b3a:	ebb6 0e02 	subs.w	lr, r6, r2
 8000b3e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000b42:	bf22      	ittt	cs
 8000b44:	1ab6      	subcs	r6, r6, r2
 8000b46:	4675      	movcs	r5, lr
 8000b48:	ea40 000c 	orrcs.w	r0, r0, ip
 8000b4c:	085b      	lsrs	r3, r3, #1
 8000b4e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000b52:	ebb6 0e02 	subs.w	lr, r6, r2
 8000b56:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000b5a:	bf22      	ittt	cs
 8000b5c:	1ab6      	subcs	r6, r6, r2
 8000b5e:	4675      	movcs	r5, lr
 8000b60:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000b64:	085b      	lsrs	r3, r3, #1
 8000b66:	ea4f 0232 	mov.w	r2, r2, rrx
 8000b6a:	ebb6 0e02 	subs.w	lr, r6, r2
 8000b6e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000b72:	bf22      	ittt	cs
 8000b74:	1ab6      	subcs	r6, r6, r2
 8000b76:	4675      	movcs	r5, lr
 8000b78:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000b7c:	085b      	lsrs	r3, r3, #1
 8000b7e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000b82:	ebb6 0e02 	subs.w	lr, r6, r2
 8000b86:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000b8a:	bf22      	ittt	cs
 8000b8c:	1ab6      	subcs	r6, r6, r2
 8000b8e:	4675      	movcs	r5, lr
 8000b90:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000b94:	ea55 0e06 	orrs.w	lr, r5, r6
 8000b98:	d018      	beq.n	8000bcc <__aeabi_ddiv+0x114>
 8000b9a:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000b9e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000ba2:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000ba6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000baa:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000bae:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000bb2:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000bb6:	d1c0      	bne.n	8000b3a <__aeabi_ddiv+0x82>
 8000bb8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000bbc:	d10b      	bne.n	8000bd6 <__aeabi_ddiv+0x11e>
 8000bbe:	ea41 0100 	orr.w	r1, r1, r0
 8000bc2:	f04f 0000 	mov.w	r0, #0
 8000bc6:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000bca:	e7b6      	b.n	8000b3a <__aeabi_ddiv+0x82>
 8000bcc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000bd0:	bf04      	itt	eq
 8000bd2:	4301      	orreq	r1, r0
 8000bd4:	2000      	moveq	r0, #0
 8000bd6:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000bda:	bf88      	it	hi
 8000bdc:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000be0:	f63f aeaf 	bhi.w	8000942 <__aeabi_dmul+0xde>
 8000be4:	ebb5 0c03 	subs.w	ip, r5, r3
 8000be8:	bf04      	itt	eq
 8000bea:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000bee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000bf2:	f150 0000 	adcs.w	r0, r0, #0
 8000bf6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000bfa:	bd70      	pop	{r4, r5, r6, pc}
 8000bfc:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000c00:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000c04:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000c08:	bfc2      	ittt	gt
 8000c0a:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000c0e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000c12:	bd70      	popgt	{r4, r5, r6, pc}
 8000c14:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c18:	f04f 0e00 	mov.w	lr, #0
 8000c1c:	3c01      	subs	r4, #1
 8000c1e:	e690      	b.n	8000942 <__aeabi_dmul+0xde>
 8000c20:	ea45 0e06 	orr.w	lr, r5, r6
 8000c24:	e68d      	b.n	8000942 <__aeabi_dmul+0xde>
 8000c26:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000c2a:	ea94 0f0c 	teq	r4, ip
 8000c2e:	bf08      	it	eq
 8000c30:	ea95 0f0c 	teqeq	r5, ip
 8000c34:	f43f af3b 	beq.w	8000aae <__aeabi_dmul+0x24a>
 8000c38:	ea94 0f0c 	teq	r4, ip
 8000c3c:	d10a      	bne.n	8000c54 <__aeabi_ddiv+0x19c>
 8000c3e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000c42:	f47f af34 	bne.w	8000aae <__aeabi_dmul+0x24a>
 8000c46:	ea95 0f0c 	teq	r5, ip
 8000c4a:	f47f af25 	bne.w	8000a98 <__aeabi_dmul+0x234>
 8000c4e:	4610      	mov	r0, r2
 8000c50:	4619      	mov	r1, r3
 8000c52:	e72c      	b.n	8000aae <__aeabi_dmul+0x24a>
 8000c54:	ea95 0f0c 	teq	r5, ip
 8000c58:	d106      	bne.n	8000c68 <__aeabi_ddiv+0x1b0>
 8000c5a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000c5e:	f43f aefd 	beq.w	8000a5c <__aeabi_dmul+0x1f8>
 8000c62:	4610      	mov	r0, r2
 8000c64:	4619      	mov	r1, r3
 8000c66:	e722      	b.n	8000aae <__aeabi_dmul+0x24a>
 8000c68:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000c6c:	bf18      	it	ne
 8000c6e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000c72:	f47f aec5 	bne.w	8000a00 <__aeabi_dmul+0x19c>
 8000c76:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000c7a:	f47f af0d 	bne.w	8000a98 <__aeabi_dmul+0x234>
 8000c7e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000c82:	f47f aeeb 	bne.w	8000a5c <__aeabi_dmul+0x1f8>
 8000c86:	e712      	b.n	8000aae <__aeabi_dmul+0x24a>

08000c88 <__gedf2>:
 8000c88:	f04f 3cff 	mov.w	ip, #4294967295
 8000c8c:	e006      	b.n	8000c9c <__cmpdf2+0x4>
 8000c8e:	bf00      	nop

08000c90 <__ledf2>:
 8000c90:	f04f 0c01 	mov.w	ip, #1
 8000c94:	e002      	b.n	8000c9c <__cmpdf2+0x4>
 8000c96:	bf00      	nop

08000c98 <__cmpdf2>:
 8000c98:	f04f 0c01 	mov.w	ip, #1
 8000c9c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000ca0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ca4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ca8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000cac:	bf18      	it	ne
 8000cae:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000cb2:	d01b      	beq.n	8000cec <__cmpdf2+0x54>
 8000cb4:	b001      	add	sp, #4
 8000cb6:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000cba:	bf0c      	ite	eq
 8000cbc:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000cc0:	ea91 0f03 	teqne	r1, r3
 8000cc4:	bf02      	ittt	eq
 8000cc6:	ea90 0f02 	teqeq	r0, r2
 8000cca:	2000      	moveq	r0, #0
 8000ccc:	4770      	bxeq	lr
 8000cce:	f110 0f00 	cmn.w	r0, #0
 8000cd2:	ea91 0f03 	teq	r1, r3
 8000cd6:	bf58      	it	pl
 8000cd8:	4299      	cmppl	r1, r3
 8000cda:	bf08      	it	eq
 8000cdc:	4290      	cmpeq	r0, r2
 8000cde:	bf2c      	ite	cs
 8000ce0:	17d8      	asrcs	r0, r3, #31
 8000ce2:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ce6:	f040 0001 	orr.w	r0, r0, #1
 8000cea:	4770      	bx	lr
 8000cec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000cf0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000cf4:	d102      	bne.n	8000cfc <__cmpdf2+0x64>
 8000cf6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000cfa:	d107      	bne.n	8000d0c <__cmpdf2+0x74>
 8000cfc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000d00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000d04:	d1d6      	bne.n	8000cb4 <__cmpdf2+0x1c>
 8000d06:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000d0a:	d0d3      	beq.n	8000cb4 <__cmpdf2+0x1c>
 8000d0c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000d10:	4770      	bx	lr
 8000d12:	bf00      	nop

08000d14 <__aeabi_cdrcmple>:
 8000d14:	4684      	mov	ip, r0
 8000d16:	4610      	mov	r0, r2
 8000d18:	4662      	mov	r2, ip
 8000d1a:	468c      	mov	ip, r1
 8000d1c:	4619      	mov	r1, r3
 8000d1e:	4663      	mov	r3, ip
 8000d20:	e000      	b.n	8000d24 <__aeabi_cdcmpeq>
 8000d22:	bf00      	nop

08000d24 <__aeabi_cdcmpeq>:
 8000d24:	b501      	push	{r0, lr}
 8000d26:	f7ff ffb7 	bl	8000c98 <__cmpdf2>
 8000d2a:	2800      	cmp	r0, #0
 8000d2c:	bf48      	it	mi
 8000d2e:	f110 0f00 	cmnmi.w	r0, #0
 8000d32:	bd01      	pop	{r0, pc}

08000d34 <__aeabi_dcmpeq>:
 8000d34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000d38:	f7ff fff4 	bl	8000d24 <__aeabi_cdcmpeq>
 8000d3c:	bf0c      	ite	eq
 8000d3e:	2001      	moveq	r0, #1
 8000d40:	2000      	movne	r0, #0
 8000d42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000d46:	bf00      	nop

08000d48 <__aeabi_dcmplt>:
 8000d48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000d4c:	f7ff ffea 	bl	8000d24 <__aeabi_cdcmpeq>
 8000d50:	bf34      	ite	cc
 8000d52:	2001      	movcc	r0, #1
 8000d54:	2000      	movcs	r0, #0
 8000d56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000d5a:	bf00      	nop

08000d5c <__aeabi_dcmple>:
 8000d5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000d60:	f7ff ffe0 	bl	8000d24 <__aeabi_cdcmpeq>
 8000d64:	bf94      	ite	ls
 8000d66:	2001      	movls	r0, #1
 8000d68:	2000      	movhi	r0, #0
 8000d6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000d6e:	bf00      	nop

08000d70 <__aeabi_dcmpge>:
 8000d70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000d74:	f7ff ffce 	bl	8000d14 <__aeabi_cdrcmple>
 8000d78:	bf94      	ite	ls
 8000d7a:	2001      	movls	r0, #1
 8000d7c:	2000      	movhi	r0, #0
 8000d7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000d82:	bf00      	nop

08000d84 <__aeabi_dcmpgt>:
 8000d84:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000d88:	f7ff ffc4 	bl	8000d14 <__aeabi_cdrcmple>
 8000d8c:	bf34      	ite	cc
 8000d8e:	2001      	movcc	r0, #1
 8000d90:	2000      	movcs	r0, #0
 8000d92:	f85d fb08 	ldr.w	pc, [sp], #8
 8000d96:	bf00      	nop

08000d98 <__aeabi_dcmpun>:
 8000d98:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000d9c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000da0:	d102      	bne.n	8000da8 <__aeabi_dcmpun+0x10>
 8000da2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000da6:	d10a      	bne.n	8000dbe <__aeabi_dcmpun+0x26>
 8000da8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000dac:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000db0:	d102      	bne.n	8000db8 <__aeabi_dcmpun+0x20>
 8000db2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000db6:	d102      	bne.n	8000dbe <__aeabi_dcmpun+0x26>
 8000db8:	f04f 0000 	mov.w	r0, #0
 8000dbc:	4770      	bx	lr
 8000dbe:	f04f 0001 	mov.w	r0, #1
 8000dc2:	4770      	bx	lr

08000dc4 <__aeabi_d2iz>:
 8000dc4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000dc8:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000dcc:	d215      	bcs.n	8000dfa <__aeabi_d2iz+0x36>
 8000dce:	d511      	bpl.n	8000df4 <__aeabi_d2iz+0x30>
 8000dd0:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000dd4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000dd8:	d912      	bls.n	8000e00 <__aeabi_d2iz+0x3c>
 8000dda:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000dde:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000de2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000de6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000dea:	fa23 f002 	lsr.w	r0, r3, r2
 8000dee:	bf18      	it	ne
 8000df0:	4240      	negne	r0, r0
 8000df2:	4770      	bx	lr
 8000df4:	f04f 0000 	mov.w	r0, #0
 8000df8:	4770      	bx	lr
 8000dfa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000dfe:	d105      	bne.n	8000e0c <__aeabi_d2iz+0x48>
 8000e00:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000e04:	bf08      	it	eq
 8000e06:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000e0a:	4770      	bx	lr
 8000e0c:	f04f 0000 	mov.w	r0, #0
 8000e10:	4770      	bx	lr
 8000e12:	bf00      	nop

08000e14 <__aeabi_d2uiz>:
 8000e14:	004a      	lsls	r2, r1, #1
 8000e16:	d211      	bcs.n	8000e3c <__aeabi_d2uiz+0x28>
 8000e18:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000e1c:	d211      	bcs.n	8000e42 <__aeabi_d2uiz+0x2e>
 8000e1e:	d50d      	bpl.n	8000e3c <__aeabi_d2uiz+0x28>
 8000e20:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000e24:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000e28:	d40e      	bmi.n	8000e48 <__aeabi_d2uiz+0x34>
 8000e2a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000e2e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000e32:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000e36:	fa23 f002 	lsr.w	r0, r3, r2
 8000e3a:	4770      	bx	lr
 8000e3c:	f04f 0000 	mov.w	r0, #0
 8000e40:	4770      	bx	lr
 8000e42:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000e46:	d102      	bne.n	8000e4e <__aeabi_d2uiz+0x3a>
 8000e48:	f04f 30ff 	mov.w	r0, #4294967295
 8000e4c:	4770      	bx	lr
 8000e4e:	f04f 0000 	mov.w	r0, #0
 8000e52:	4770      	bx	lr

08000e54 <__aeabi_d2f>:
 8000e54:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000e58:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000e5c:	bf24      	itt	cs
 8000e5e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000e62:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000e66:	d90d      	bls.n	8000e84 <__aeabi_d2f+0x30>
 8000e68:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e6c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000e70:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000e74:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000e78:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000e7c:	bf08      	it	eq
 8000e7e:	f020 0001 	biceq.w	r0, r0, #1
 8000e82:	4770      	bx	lr
 8000e84:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000e88:	d121      	bne.n	8000ece <__aeabi_d2f+0x7a>
 8000e8a:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000e8e:	bfbc      	itt	lt
 8000e90:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000e94:	4770      	bxlt	lr
 8000e96:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000e9a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000e9e:	f1c2 0218 	rsb	r2, r2, #24
 8000ea2:	f1c2 0c20 	rsb	ip, r2, #32
 8000ea6:	fa10 f30c 	lsls.w	r3, r0, ip
 8000eaa:	fa20 f002 	lsr.w	r0, r0, r2
 8000eae:	bf18      	it	ne
 8000eb0:	f040 0001 	orrne.w	r0, r0, #1
 8000eb4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000eb8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ebc:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ec0:	ea40 000c 	orr.w	r0, r0, ip
 8000ec4:	fa23 f302 	lsr.w	r3, r3, r2
 8000ec8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ecc:	e7cc      	b.n	8000e68 <__aeabi_d2f+0x14>
 8000ece:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ed2:	d107      	bne.n	8000ee4 <__aeabi_d2f+0x90>
 8000ed4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ed8:	bf1e      	ittt	ne
 8000eda:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000ede:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000ee2:	4770      	bxne	lr
 8000ee4:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ee8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000eec:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ef0:	4770      	bx	lr
 8000ef2:	bf00      	nop

08000ef4 <__aeabi_uldivmod>:
 8000ef4:	b953      	cbnz	r3, 8000f0c <__aeabi_uldivmod+0x18>
 8000ef6:	b94a      	cbnz	r2, 8000f0c <__aeabi_uldivmod+0x18>
 8000ef8:	2900      	cmp	r1, #0
 8000efa:	bf08      	it	eq
 8000efc:	2800      	cmpeq	r0, #0
 8000efe:	bf1c      	itt	ne
 8000f00:	f04f 31ff 	movne.w	r1, #4294967295
 8000f04:	f04f 30ff 	movne.w	r0, #4294967295
 8000f08:	f000 b9be 	b.w	8001288 <__aeabi_idiv0>
 8000f0c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000f10:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000f14:	f000 f83c 	bl	8000f90 <__udivmoddi4>
 8000f18:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000f1c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000f20:	b004      	add	sp, #16
 8000f22:	4770      	bx	lr

08000f24 <__aeabi_d2lz>:
 8000f24:	b538      	push	{r3, r4, r5, lr}
 8000f26:	2200      	movs	r2, #0
 8000f28:	2300      	movs	r3, #0
 8000f2a:	4604      	mov	r4, r0
 8000f2c:	460d      	mov	r5, r1
 8000f2e:	f7ff ff0b 	bl	8000d48 <__aeabi_dcmplt>
 8000f32:	b928      	cbnz	r0, 8000f40 <__aeabi_d2lz+0x1c>
 8000f34:	4620      	mov	r0, r4
 8000f36:	4629      	mov	r1, r5
 8000f38:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000f3c:	f000 b80a 	b.w	8000f54 <__aeabi_d2ulz>
 8000f40:	4620      	mov	r0, r4
 8000f42:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000f46:	f000 f805 	bl	8000f54 <__aeabi_d2ulz>
 8000f4a:	4240      	negs	r0, r0
 8000f4c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000f50:	bd38      	pop	{r3, r4, r5, pc}
 8000f52:	bf00      	nop

08000f54 <__aeabi_d2ulz>:
 8000f54:	b5d0      	push	{r4, r6, r7, lr}
 8000f56:	4b0c      	ldr	r3, [pc, #48]	@ (8000f88 <__aeabi_d2ulz+0x34>)
 8000f58:	2200      	movs	r2, #0
 8000f5a:	4606      	mov	r6, r0
 8000f5c:	460f      	mov	r7, r1
 8000f5e:	f7ff fc81 	bl	8000864 <__aeabi_dmul>
 8000f62:	f7ff ff57 	bl	8000e14 <__aeabi_d2uiz>
 8000f66:	4604      	mov	r4, r0
 8000f68:	f7ff fc02 	bl	8000770 <__aeabi_ui2d>
 8000f6c:	4b07      	ldr	r3, [pc, #28]	@ (8000f8c <__aeabi_d2ulz+0x38>)
 8000f6e:	2200      	movs	r2, #0
 8000f70:	f7ff fc78 	bl	8000864 <__aeabi_dmul>
 8000f74:	4602      	mov	r2, r0
 8000f76:	460b      	mov	r3, r1
 8000f78:	4630      	mov	r0, r6
 8000f7a:	4639      	mov	r1, r7
 8000f7c:	f7ff faba 	bl	80004f4 <__aeabi_dsub>
 8000f80:	f7ff ff48 	bl	8000e14 <__aeabi_d2uiz>
 8000f84:	4621      	mov	r1, r4
 8000f86:	bdd0      	pop	{r4, r6, r7, pc}
 8000f88:	3df00000 	.word	0x3df00000
 8000f8c:	41f00000 	.word	0x41f00000

08000f90 <__udivmoddi4>:
 8000f90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000f94:	9d08      	ldr	r5, [sp, #32]
 8000f96:	468e      	mov	lr, r1
 8000f98:	4604      	mov	r4, r0
 8000f9a:	4688      	mov	r8, r1
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d14a      	bne.n	8001036 <__udivmoddi4+0xa6>
 8000fa0:	428a      	cmp	r2, r1
 8000fa2:	4617      	mov	r7, r2
 8000fa4:	d962      	bls.n	800106c <__udivmoddi4+0xdc>
 8000fa6:	fab2 f682 	clz	r6, r2
 8000faa:	b14e      	cbz	r6, 8000fc0 <__udivmoddi4+0x30>
 8000fac:	f1c6 0320 	rsb	r3, r6, #32
 8000fb0:	fa01 f806 	lsl.w	r8, r1, r6
 8000fb4:	fa20 f303 	lsr.w	r3, r0, r3
 8000fb8:	40b7      	lsls	r7, r6
 8000fba:	ea43 0808 	orr.w	r8, r3, r8
 8000fbe:	40b4      	lsls	r4, r6
 8000fc0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fc4:	fa1f fc87 	uxth.w	ip, r7
 8000fc8:	fbb8 f1fe 	udiv	r1, r8, lr
 8000fcc:	0c23      	lsrs	r3, r4, #16
 8000fce:	fb0e 8811 	mls	r8, lr, r1, r8
 8000fd2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000fd6:	fb01 f20c 	mul.w	r2, r1, ip
 8000fda:	429a      	cmp	r2, r3
 8000fdc:	d909      	bls.n	8000ff2 <__udivmoddi4+0x62>
 8000fde:	18fb      	adds	r3, r7, r3
 8000fe0:	f101 30ff 	add.w	r0, r1, #4294967295
 8000fe4:	f080 80ea 	bcs.w	80011bc <__udivmoddi4+0x22c>
 8000fe8:	429a      	cmp	r2, r3
 8000fea:	f240 80e7 	bls.w	80011bc <__udivmoddi4+0x22c>
 8000fee:	3902      	subs	r1, #2
 8000ff0:	443b      	add	r3, r7
 8000ff2:	1a9a      	subs	r2, r3, r2
 8000ff4:	b2a3      	uxth	r3, r4
 8000ff6:	fbb2 f0fe 	udiv	r0, r2, lr
 8000ffa:	fb0e 2210 	mls	r2, lr, r0, r2
 8000ffe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001002:	fb00 fc0c 	mul.w	ip, r0, ip
 8001006:	459c      	cmp	ip, r3
 8001008:	d909      	bls.n	800101e <__udivmoddi4+0x8e>
 800100a:	18fb      	adds	r3, r7, r3
 800100c:	f100 32ff 	add.w	r2, r0, #4294967295
 8001010:	f080 80d6 	bcs.w	80011c0 <__udivmoddi4+0x230>
 8001014:	459c      	cmp	ip, r3
 8001016:	f240 80d3 	bls.w	80011c0 <__udivmoddi4+0x230>
 800101a:	443b      	add	r3, r7
 800101c:	3802      	subs	r0, #2
 800101e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8001022:	eba3 030c 	sub.w	r3, r3, ip
 8001026:	2100      	movs	r1, #0
 8001028:	b11d      	cbz	r5, 8001032 <__udivmoddi4+0xa2>
 800102a:	40f3      	lsrs	r3, r6
 800102c:	2200      	movs	r2, #0
 800102e:	e9c5 3200 	strd	r3, r2, [r5]
 8001032:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001036:	428b      	cmp	r3, r1
 8001038:	d905      	bls.n	8001046 <__udivmoddi4+0xb6>
 800103a:	b10d      	cbz	r5, 8001040 <__udivmoddi4+0xb0>
 800103c:	e9c5 0100 	strd	r0, r1, [r5]
 8001040:	2100      	movs	r1, #0
 8001042:	4608      	mov	r0, r1
 8001044:	e7f5      	b.n	8001032 <__udivmoddi4+0xa2>
 8001046:	fab3 f183 	clz	r1, r3
 800104a:	2900      	cmp	r1, #0
 800104c:	d146      	bne.n	80010dc <__udivmoddi4+0x14c>
 800104e:	4573      	cmp	r3, lr
 8001050:	d302      	bcc.n	8001058 <__udivmoddi4+0xc8>
 8001052:	4282      	cmp	r2, r0
 8001054:	f200 8105 	bhi.w	8001262 <__udivmoddi4+0x2d2>
 8001058:	1a84      	subs	r4, r0, r2
 800105a:	eb6e 0203 	sbc.w	r2, lr, r3
 800105e:	2001      	movs	r0, #1
 8001060:	4690      	mov	r8, r2
 8001062:	2d00      	cmp	r5, #0
 8001064:	d0e5      	beq.n	8001032 <__udivmoddi4+0xa2>
 8001066:	e9c5 4800 	strd	r4, r8, [r5]
 800106a:	e7e2      	b.n	8001032 <__udivmoddi4+0xa2>
 800106c:	2a00      	cmp	r2, #0
 800106e:	f000 8090 	beq.w	8001192 <__udivmoddi4+0x202>
 8001072:	fab2 f682 	clz	r6, r2
 8001076:	2e00      	cmp	r6, #0
 8001078:	f040 80a4 	bne.w	80011c4 <__udivmoddi4+0x234>
 800107c:	1a8a      	subs	r2, r1, r2
 800107e:	0c03      	lsrs	r3, r0, #16
 8001080:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001084:	b280      	uxth	r0, r0
 8001086:	b2bc      	uxth	r4, r7
 8001088:	2101      	movs	r1, #1
 800108a:	fbb2 fcfe 	udiv	ip, r2, lr
 800108e:	fb0e 221c 	mls	r2, lr, ip, r2
 8001092:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001096:	fb04 f20c 	mul.w	r2, r4, ip
 800109a:	429a      	cmp	r2, r3
 800109c:	d907      	bls.n	80010ae <__udivmoddi4+0x11e>
 800109e:	18fb      	adds	r3, r7, r3
 80010a0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80010a4:	d202      	bcs.n	80010ac <__udivmoddi4+0x11c>
 80010a6:	429a      	cmp	r2, r3
 80010a8:	f200 80e0 	bhi.w	800126c <__udivmoddi4+0x2dc>
 80010ac:	46c4      	mov	ip, r8
 80010ae:	1a9b      	subs	r3, r3, r2
 80010b0:	fbb3 f2fe 	udiv	r2, r3, lr
 80010b4:	fb0e 3312 	mls	r3, lr, r2, r3
 80010b8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80010bc:	fb02 f404 	mul.w	r4, r2, r4
 80010c0:	429c      	cmp	r4, r3
 80010c2:	d907      	bls.n	80010d4 <__udivmoddi4+0x144>
 80010c4:	18fb      	adds	r3, r7, r3
 80010c6:	f102 30ff 	add.w	r0, r2, #4294967295
 80010ca:	d202      	bcs.n	80010d2 <__udivmoddi4+0x142>
 80010cc:	429c      	cmp	r4, r3
 80010ce:	f200 80ca 	bhi.w	8001266 <__udivmoddi4+0x2d6>
 80010d2:	4602      	mov	r2, r0
 80010d4:	1b1b      	subs	r3, r3, r4
 80010d6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80010da:	e7a5      	b.n	8001028 <__udivmoddi4+0x98>
 80010dc:	f1c1 0620 	rsb	r6, r1, #32
 80010e0:	408b      	lsls	r3, r1
 80010e2:	fa22 f706 	lsr.w	r7, r2, r6
 80010e6:	431f      	orrs	r7, r3
 80010e8:	fa0e f401 	lsl.w	r4, lr, r1
 80010ec:	fa20 f306 	lsr.w	r3, r0, r6
 80010f0:	fa2e fe06 	lsr.w	lr, lr, r6
 80010f4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80010f8:	4323      	orrs	r3, r4
 80010fa:	fa00 f801 	lsl.w	r8, r0, r1
 80010fe:	fa1f fc87 	uxth.w	ip, r7
 8001102:	fbbe f0f9 	udiv	r0, lr, r9
 8001106:	0c1c      	lsrs	r4, r3, #16
 8001108:	fb09 ee10 	mls	lr, r9, r0, lr
 800110c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8001110:	fb00 fe0c 	mul.w	lr, r0, ip
 8001114:	45a6      	cmp	lr, r4
 8001116:	fa02 f201 	lsl.w	r2, r2, r1
 800111a:	d909      	bls.n	8001130 <__udivmoddi4+0x1a0>
 800111c:	193c      	adds	r4, r7, r4
 800111e:	f100 3aff 	add.w	sl, r0, #4294967295
 8001122:	f080 809c 	bcs.w	800125e <__udivmoddi4+0x2ce>
 8001126:	45a6      	cmp	lr, r4
 8001128:	f240 8099 	bls.w	800125e <__udivmoddi4+0x2ce>
 800112c:	3802      	subs	r0, #2
 800112e:	443c      	add	r4, r7
 8001130:	eba4 040e 	sub.w	r4, r4, lr
 8001134:	fa1f fe83 	uxth.w	lr, r3
 8001138:	fbb4 f3f9 	udiv	r3, r4, r9
 800113c:	fb09 4413 	mls	r4, r9, r3, r4
 8001140:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8001144:	fb03 fc0c 	mul.w	ip, r3, ip
 8001148:	45a4      	cmp	ip, r4
 800114a:	d908      	bls.n	800115e <__udivmoddi4+0x1ce>
 800114c:	193c      	adds	r4, r7, r4
 800114e:	f103 3eff 	add.w	lr, r3, #4294967295
 8001152:	f080 8082 	bcs.w	800125a <__udivmoddi4+0x2ca>
 8001156:	45a4      	cmp	ip, r4
 8001158:	d97f      	bls.n	800125a <__udivmoddi4+0x2ca>
 800115a:	3b02      	subs	r3, #2
 800115c:	443c      	add	r4, r7
 800115e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8001162:	eba4 040c 	sub.w	r4, r4, ip
 8001166:	fba0 ec02 	umull	lr, ip, r0, r2
 800116a:	4564      	cmp	r4, ip
 800116c:	4673      	mov	r3, lr
 800116e:	46e1      	mov	r9, ip
 8001170:	d362      	bcc.n	8001238 <__udivmoddi4+0x2a8>
 8001172:	d05f      	beq.n	8001234 <__udivmoddi4+0x2a4>
 8001174:	b15d      	cbz	r5, 800118e <__udivmoddi4+0x1fe>
 8001176:	ebb8 0203 	subs.w	r2, r8, r3
 800117a:	eb64 0409 	sbc.w	r4, r4, r9
 800117e:	fa04 f606 	lsl.w	r6, r4, r6
 8001182:	fa22 f301 	lsr.w	r3, r2, r1
 8001186:	431e      	orrs	r6, r3
 8001188:	40cc      	lsrs	r4, r1
 800118a:	e9c5 6400 	strd	r6, r4, [r5]
 800118e:	2100      	movs	r1, #0
 8001190:	e74f      	b.n	8001032 <__udivmoddi4+0xa2>
 8001192:	fbb1 fcf2 	udiv	ip, r1, r2
 8001196:	0c01      	lsrs	r1, r0, #16
 8001198:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800119c:	b280      	uxth	r0, r0
 800119e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80011a2:	463b      	mov	r3, r7
 80011a4:	4638      	mov	r0, r7
 80011a6:	463c      	mov	r4, r7
 80011a8:	46b8      	mov	r8, r7
 80011aa:	46be      	mov	lr, r7
 80011ac:	2620      	movs	r6, #32
 80011ae:	fbb1 f1f7 	udiv	r1, r1, r7
 80011b2:	eba2 0208 	sub.w	r2, r2, r8
 80011b6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80011ba:	e766      	b.n	800108a <__udivmoddi4+0xfa>
 80011bc:	4601      	mov	r1, r0
 80011be:	e718      	b.n	8000ff2 <__udivmoddi4+0x62>
 80011c0:	4610      	mov	r0, r2
 80011c2:	e72c      	b.n	800101e <__udivmoddi4+0x8e>
 80011c4:	f1c6 0220 	rsb	r2, r6, #32
 80011c8:	fa2e f302 	lsr.w	r3, lr, r2
 80011cc:	40b7      	lsls	r7, r6
 80011ce:	40b1      	lsls	r1, r6
 80011d0:	fa20 f202 	lsr.w	r2, r0, r2
 80011d4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80011d8:	430a      	orrs	r2, r1
 80011da:	fbb3 f8fe 	udiv	r8, r3, lr
 80011de:	b2bc      	uxth	r4, r7
 80011e0:	fb0e 3318 	mls	r3, lr, r8, r3
 80011e4:	0c11      	lsrs	r1, r2, #16
 80011e6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80011ea:	fb08 f904 	mul.w	r9, r8, r4
 80011ee:	40b0      	lsls	r0, r6
 80011f0:	4589      	cmp	r9, r1
 80011f2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80011f6:	b280      	uxth	r0, r0
 80011f8:	d93e      	bls.n	8001278 <__udivmoddi4+0x2e8>
 80011fa:	1879      	adds	r1, r7, r1
 80011fc:	f108 3cff 	add.w	ip, r8, #4294967295
 8001200:	d201      	bcs.n	8001206 <__udivmoddi4+0x276>
 8001202:	4589      	cmp	r9, r1
 8001204:	d81f      	bhi.n	8001246 <__udivmoddi4+0x2b6>
 8001206:	eba1 0109 	sub.w	r1, r1, r9
 800120a:	fbb1 f9fe 	udiv	r9, r1, lr
 800120e:	fb09 f804 	mul.w	r8, r9, r4
 8001212:	fb0e 1119 	mls	r1, lr, r9, r1
 8001216:	b292      	uxth	r2, r2
 8001218:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800121c:	4542      	cmp	r2, r8
 800121e:	d229      	bcs.n	8001274 <__udivmoddi4+0x2e4>
 8001220:	18ba      	adds	r2, r7, r2
 8001222:	f109 31ff 	add.w	r1, r9, #4294967295
 8001226:	d2c4      	bcs.n	80011b2 <__udivmoddi4+0x222>
 8001228:	4542      	cmp	r2, r8
 800122a:	d2c2      	bcs.n	80011b2 <__udivmoddi4+0x222>
 800122c:	f1a9 0102 	sub.w	r1, r9, #2
 8001230:	443a      	add	r2, r7
 8001232:	e7be      	b.n	80011b2 <__udivmoddi4+0x222>
 8001234:	45f0      	cmp	r8, lr
 8001236:	d29d      	bcs.n	8001174 <__udivmoddi4+0x1e4>
 8001238:	ebbe 0302 	subs.w	r3, lr, r2
 800123c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001240:	3801      	subs	r0, #1
 8001242:	46e1      	mov	r9, ip
 8001244:	e796      	b.n	8001174 <__udivmoddi4+0x1e4>
 8001246:	eba7 0909 	sub.w	r9, r7, r9
 800124a:	4449      	add	r1, r9
 800124c:	f1a8 0c02 	sub.w	ip, r8, #2
 8001250:	fbb1 f9fe 	udiv	r9, r1, lr
 8001254:	fb09 f804 	mul.w	r8, r9, r4
 8001258:	e7db      	b.n	8001212 <__udivmoddi4+0x282>
 800125a:	4673      	mov	r3, lr
 800125c:	e77f      	b.n	800115e <__udivmoddi4+0x1ce>
 800125e:	4650      	mov	r0, sl
 8001260:	e766      	b.n	8001130 <__udivmoddi4+0x1a0>
 8001262:	4608      	mov	r0, r1
 8001264:	e6fd      	b.n	8001062 <__udivmoddi4+0xd2>
 8001266:	443b      	add	r3, r7
 8001268:	3a02      	subs	r2, #2
 800126a:	e733      	b.n	80010d4 <__udivmoddi4+0x144>
 800126c:	f1ac 0c02 	sub.w	ip, ip, #2
 8001270:	443b      	add	r3, r7
 8001272:	e71c      	b.n	80010ae <__udivmoddi4+0x11e>
 8001274:	4649      	mov	r1, r9
 8001276:	e79c      	b.n	80011b2 <__udivmoddi4+0x222>
 8001278:	eba1 0109 	sub.w	r1, r1, r9
 800127c:	46c4      	mov	ip, r8
 800127e:	fbb1 f9fe 	udiv	r9, r1, lr
 8001282:	fb09 f804 	mul.w	r8, r9, r4
 8001286:	e7c4      	b.n	8001212 <__udivmoddi4+0x282>

08001288 <__aeabi_idiv0>:
 8001288:	4770      	bx	lr
 800128a:	bf00      	nop

0800128c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b082      	sub	sp, #8
 8001290:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001292:	2300      	movs	r3, #0
 8001294:	607b      	str	r3, [r7, #4]
 8001296:	4b10      	ldr	r3, [pc, #64]	@ (80012d8 <MX_DMA_Init+0x4c>)
 8001298:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800129a:	4a0f      	ldr	r2, [pc, #60]	@ (80012d8 <MX_DMA_Init+0x4c>)
 800129c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80012a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80012a2:	4b0d      	ldr	r3, [pc, #52]	@ (80012d8 <MX_DMA_Init+0x4c>)
 80012a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012a6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80012aa:	607b      	str	r3, [r7, #4]
 80012ac:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 80012ae:	2200      	movs	r2, #0
 80012b0:	2100      	movs	r1, #0
 80012b2:	2010      	movs	r0, #16
 80012b4:	f001 fbeb 	bl	8002a8e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80012b8:	2010      	movs	r0, #16
 80012ba:	f001 fc04 	bl	8002ac6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 80012be:	2200      	movs	r2, #0
 80012c0:	2100      	movs	r1, #0
 80012c2:	2011      	movs	r0, #17
 80012c4:	f001 fbe3 	bl	8002a8e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 80012c8:	2011      	movs	r0, #17
 80012ca:	f001 fbfc 	bl	8002ac6 <HAL_NVIC_EnableIRQ>

}
 80012ce:	bf00      	nop
 80012d0:	3708      	adds	r7, #8
 80012d2:	46bd      	mov	sp, r7
 80012d4:	bd80      	pop	{r7, pc}
 80012d6:	bf00      	nop
 80012d8:	40023800 	.word	0x40023800

080012dc <MX_FMPI2C1_Init>:

FMPI2C_HandleTypeDef hfmpi2c1;

/* FMPI2C1 init function */
void MX_FMPI2C1_Init(void)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	af00      	add	r7, sp, #0
  /* USER CODE END FMPI2C1_Init 0 */

  /* USER CODE BEGIN FMPI2C1_Init 1 */

  /* USER CODE END FMPI2C1_Init 1 */
  hfmpi2c1.Instance = FMPI2C1;
 80012e0:	4b17      	ldr	r3, [pc, #92]	@ (8001340 <MX_FMPI2C1_Init+0x64>)
 80012e2:	4a18      	ldr	r2, [pc, #96]	@ (8001344 <MX_FMPI2C1_Init+0x68>)
 80012e4:	601a      	str	r2, [r3, #0]
  hfmpi2c1.Init.Timing = 0x00C0EAFF;
 80012e6:	4b16      	ldr	r3, [pc, #88]	@ (8001340 <MX_FMPI2C1_Init+0x64>)
 80012e8:	4a17      	ldr	r2, [pc, #92]	@ (8001348 <MX_FMPI2C1_Init+0x6c>)
 80012ea:	605a      	str	r2, [r3, #4]
  hfmpi2c1.Init.OwnAddress1 = 0;
 80012ec:	4b14      	ldr	r3, [pc, #80]	@ (8001340 <MX_FMPI2C1_Init+0x64>)
 80012ee:	2200      	movs	r2, #0
 80012f0:	609a      	str	r2, [r3, #8]
  hfmpi2c1.Init.AddressingMode = FMPI2C_ADDRESSINGMODE_7BIT;
 80012f2:	4b13      	ldr	r3, [pc, #76]	@ (8001340 <MX_FMPI2C1_Init+0x64>)
 80012f4:	2201      	movs	r2, #1
 80012f6:	60da      	str	r2, [r3, #12]
  hfmpi2c1.Init.DualAddressMode = FMPI2C_DUALADDRESS_DISABLE;
 80012f8:	4b11      	ldr	r3, [pc, #68]	@ (8001340 <MX_FMPI2C1_Init+0x64>)
 80012fa:	2200      	movs	r2, #0
 80012fc:	611a      	str	r2, [r3, #16]
  hfmpi2c1.Init.OwnAddress2 = 0;
 80012fe:	4b10      	ldr	r3, [pc, #64]	@ (8001340 <MX_FMPI2C1_Init+0x64>)
 8001300:	2200      	movs	r2, #0
 8001302:	615a      	str	r2, [r3, #20]
  hfmpi2c1.Init.OwnAddress2Masks = FMPI2C_OA2_NOMASK;
 8001304:	4b0e      	ldr	r3, [pc, #56]	@ (8001340 <MX_FMPI2C1_Init+0x64>)
 8001306:	2200      	movs	r2, #0
 8001308:	619a      	str	r2, [r3, #24]
  hfmpi2c1.Init.GeneralCallMode = FMPI2C_GENERALCALL_DISABLE;
 800130a:	4b0d      	ldr	r3, [pc, #52]	@ (8001340 <MX_FMPI2C1_Init+0x64>)
 800130c:	2200      	movs	r2, #0
 800130e:	61da      	str	r2, [r3, #28]
  hfmpi2c1.Init.NoStretchMode = FMPI2C_NOSTRETCH_ENABLE;
 8001310:	4b0b      	ldr	r3, [pc, #44]	@ (8001340 <MX_FMPI2C1_Init+0x64>)
 8001312:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001316:	621a      	str	r2, [r3, #32]
  if (HAL_FMPI2C_Init(&hfmpi2c1) != HAL_OK)
 8001318:	4809      	ldr	r0, [pc, #36]	@ (8001340 <MX_FMPI2C1_Init+0x64>)
 800131a:	f004 fe15 	bl	8005f48 <HAL_FMPI2C_Init>
 800131e:	4603      	mov	r3, r0
 8001320:	2b00      	cmp	r3, #0
 8001322:	d001      	beq.n	8001328 <MX_FMPI2C1_Init+0x4c>
  {
    Error_Handler();
 8001324:	f000 f9aa 	bl	800167c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_FMPI2CEx_ConfigAnalogFilter(&hfmpi2c1, FMPI2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001328:	2100      	movs	r1, #0
 800132a:	4805      	ldr	r0, [pc, #20]	@ (8001340 <MX_FMPI2C1_Init+0x64>)
 800132c:	f00a f8f5 	bl	800b51a <HAL_FMPI2CEx_ConfigAnalogFilter>
 8001330:	4603      	mov	r3, r0
 8001332:	2b00      	cmp	r3, #0
 8001334:	d001      	beq.n	800133a <MX_FMPI2C1_Init+0x5e>
  {
    Error_Handler();
 8001336:	f000 f9a1 	bl	800167c <Error_Handler>
  }
  /* USER CODE BEGIN FMPI2C1_Init 2 */

  /* USER CODE END FMPI2C1_Init 2 */

}
 800133a:	bf00      	nop
 800133c:	bd80      	pop	{r7, pc}
 800133e:	bf00      	nop
 8001340:	20000c4c 	.word	0x20000c4c
 8001344:	40006000 	.word	0x40006000
 8001348:	00c0eaff 	.word	0x00c0eaff

0800134c <HAL_FMPI2C_MspInit>:

void HAL_FMPI2C_MspInit(FMPI2C_HandleTypeDef* fmpi2cHandle)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b098      	sub	sp, #96	@ 0x60
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001354:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001358:	2200      	movs	r2, #0
 800135a:	601a      	str	r2, [r3, #0]
 800135c:	605a      	str	r2, [r3, #4]
 800135e:	609a      	str	r2, [r3, #8]
 8001360:	60da      	str	r2, [r3, #12]
 8001362:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001364:	f107 0310 	add.w	r3, r7, #16
 8001368:	223c      	movs	r2, #60	@ 0x3c
 800136a:	2100      	movs	r1, #0
 800136c:	4618      	mov	r0, r3
 800136e:	f020 ffa4 	bl	80222ba <memset>
  if(fmpi2cHandle->Instance==FMPI2C1)
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	4a21      	ldr	r2, [pc, #132]	@ (80013fc <HAL_FMPI2C_MspInit+0xb0>)
 8001378:	4293      	cmp	r3, r2
 800137a:	d13a      	bne.n	80013f2 <HAL_FMPI2C_MspInit+0xa6>

  /* USER CODE END FMPI2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FMPI2C1;
 800137c:	2310      	movs	r3, #16
 800137e:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Fmpi2c1ClockSelection = RCC_FMPI2C1CLKSOURCE_APB;
 8001380:	2300      	movs	r3, #0
 8001382:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001384:	f107 0310 	add.w	r3, r7, #16
 8001388:	4618      	mov	r0, r3
 800138a:	f00b fd5b 	bl	800ce44 <HAL_RCCEx_PeriphCLKConfig>
 800138e:	4603      	mov	r3, r0
 8001390:	2b00      	cmp	r3, #0
 8001392:	d001      	beq.n	8001398 <HAL_FMPI2C_MspInit+0x4c>
    {
      Error_Handler();
 8001394:	f000 f972 	bl	800167c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001398:	2300      	movs	r3, #0
 800139a:	60fb      	str	r3, [r7, #12]
 800139c:	4b18      	ldr	r3, [pc, #96]	@ (8001400 <HAL_FMPI2C_MspInit+0xb4>)
 800139e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013a0:	4a17      	ldr	r2, [pc, #92]	@ (8001400 <HAL_FMPI2C_MspInit+0xb4>)
 80013a2:	f043 0302 	orr.w	r3, r3, #2
 80013a6:	6313      	str	r3, [r2, #48]	@ 0x30
 80013a8:	4b15      	ldr	r3, [pc, #84]	@ (8001400 <HAL_FMPI2C_MspInit+0xb4>)
 80013aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013ac:	f003 0302 	and.w	r3, r3, #2
 80013b0:	60fb      	str	r3, [r7, #12]
 80013b2:	68fb      	ldr	r3, [r7, #12]
    /**FMPI2C1 GPIO Configuration
    PB14     ------> FMPI2C1_SDA
    PB15     ------> FMPI2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 80013b4:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 80013b8:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80013ba:	2312      	movs	r3, #18
 80013bc:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80013be:	2301      	movs	r3, #1
 80013c0:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013c2:	2303      	movs	r3, #3
 80013c4:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Alternate = GPIO_AF4_FMPI2C1;
 80013c6:	2304      	movs	r3, #4
 80013c8:	65fb      	str	r3, [r7, #92]	@ 0x5c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013ca:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80013ce:	4619      	mov	r1, r3
 80013d0:	480c      	ldr	r0, [pc, #48]	@ (8001404 <HAL_FMPI2C_MspInit+0xb8>)
 80013d2:	f00a f97f 	bl	800b6d4 <HAL_GPIO_Init>

    /* FMPI2C1 clock enable */
    __HAL_RCC_FMPI2C1_CLK_ENABLE();
 80013d6:	2300      	movs	r3, #0
 80013d8:	60bb      	str	r3, [r7, #8]
 80013da:	4b09      	ldr	r3, [pc, #36]	@ (8001400 <HAL_FMPI2C_MspInit+0xb4>)
 80013dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013de:	4a08      	ldr	r2, [pc, #32]	@ (8001400 <HAL_FMPI2C_MspInit+0xb4>)
 80013e0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80013e4:	6413      	str	r3, [r2, #64]	@ 0x40
 80013e6:	4b06      	ldr	r3, [pc, #24]	@ (8001400 <HAL_FMPI2C_MspInit+0xb4>)
 80013e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013ea:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80013ee:	60bb      	str	r3, [r7, #8]
 80013f0:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN FMPI2C1_MspInit 1 */

  /* USER CODE END FMPI2C1_MspInit 1 */
  }
}
 80013f2:	bf00      	nop
 80013f4:	3760      	adds	r7, #96	@ 0x60
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bd80      	pop	{r7, pc}
 80013fa:	bf00      	nop
 80013fc:	40006000 	.word	0x40006000
 8001400:	40023800 	.word	0x40023800
 8001404:	40020400 	.word	0x40020400

08001408 <HAL_FMPI2C_MspDeInit>:

void HAL_FMPI2C_MspDeInit(FMPI2C_HandleTypeDef* fmpi2cHandle)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	b082      	sub	sp, #8
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]

  if(fmpi2cHandle->Instance==FMPI2C1)
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	4a08      	ldr	r2, [pc, #32]	@ (8001438 <HAL_FMPI2C_MspDeInit+0x30>)
 8001416:	4293      	cmp	r3, r2
 8001418:	d10a      	bne.n	8001430 <HAL_FMPI2C_MspDeInit+0x28>
  {
  /* USER CODE BEGIN FMPI2C1_MspDeInit 0 */

  /* USER CODE END FMPI2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_FMPI2C1_CLK_DISABLE();
 800141a:	4b08      	ldr	r3, [pc, #32]	@ (800143c <HAL_FMPI2C_MspDeInit+0x34>)
 800141c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800141e:	4a07      	ldr	r2, [pc, #28]	@ (800143c <HAL_FMPI2C_MspDeInit+0x34>)
 8001420:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001424:	6413      	str	r3, [r2, #64]	@ 0x40

    /**FMPI2C1 GPIO Configuration
    PB14     ------> FMPI2C1_SDA
    PB15     ------> FMPI2C1_SCL
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_14|GPIO_PIN_15);
 8001426:	f44f 4140 	mov.w	r1, #49152	@ 0xc000
 800142a:	4805      	ldr	r0, [pc, #20]	@ (8001440 <HAL_FMPI2C_MspDeInit+0x38>)
 800142c:	f00a fac6 	bl	800b9bc <HAL_GPIO_DeInit>

  /* USER CODE BEGIN FMPI2C1_MspDeInit 1 */

  /* USER CODE END FMPI2C1_MspDeInit 1 */
  }
}
 8001430:	bf00      	nop
 8001432:	3708      	adds	r7, #8
 8001434:	46bd      	mov	sp, r7
 8001436:	bd80      	pop	{r7, pc}
 8001438:	40006000 	.word	0x40006000
 800143c:	40023800 	.word	0x40023800
 8001440:	40020400 	.word	0x40020400

08001444 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	b088      	sub	sp, #32
 8001448:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800144a:	f107 030c 	add.w	r3, r7, #12
 800144e:	2200      	movs	r2, #0
 8001450:	601a      	str	r2, [r3, #0]
 8001452:	605a      	str	r2, [r3, #4]
 8001454:	609a      	str	r2, [r3, #8]
 8001456:	60da      	str	r2, [r3, #12]
 8001458:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800145a:	2300      	movs	r3, #0
 800145c:	60bb      	str	r3, [r7, #8]
 800145e:	4b32      	ldr	r3, [pc, #200]	@ (8001528 <MX_GPIO_Init+0xe4>)
 8001460:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001462:	4a31      	ldr	r2, [pc, #196]	@ (8001528 <MX_GPIO_Init+0xe4>)
 8001464:	f043 0301 	orr.w	r3, r3, #1
 8001468:	6313      	str	r3, [r2, #48]	@ 0x30
 800146a:	4b2f      	ldr	r3, [pc, #188]	@ (8001528 <MX_GPIO_Init+0xe4>)
 800146c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800146e:	f003 0301 	and.w	r3, r3, #1
 8001472:	60bb      	str	r3, [r7, #8]
 8001474:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001476:	2300      	movs	r3, #0
 8001478:	607b      	str	r3, [r7, #4]
 800147a:	4b2b      	ldr	r3, [pc, #172]	@ (8001528 <MX_GPIO_Init+0xe4>)
 800147c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800147e:	4a2a      	ldr	r2, [pc, #168]	@ (8001528 <MX_GPIO_Init+0xe4>)
 8001480:	f043 0302 	orr.w	r3, r3, #2
 8001484:	6313      	str	r3, [r2, #48]	@ 0x30
 8001486:	4b28      	ldr	r3, [pc, #160]	@ (8001528 <MX_GPIO_Init+0xe4>)
 8001488:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800148a:	f003 0302 	and.w	r3, r3, #2
 800148e:	607b      	str	r3, [r7, #4]
 8001490:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RS485_EN_Pin|SPI1_NSS_Pin|LED1_Pin|LED2_Pin, GPIO_PIN_RESET);
 8001492:	2200      	movs	r2, #0
 8001494:	f24c 0112 	movw	r1, #49170	@ 0xc012
 8001498:	4824      	ldr	r0, [pc, #144]	@ (800152c <MX_GPIO_Init+0xe8>)
 800149a:	f00a fb7b 	bl	800bb94 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ADE_RESET_Pin|I2C_WP_Pin, GPIO_PIN_RESET);
 800149e:	2200      	movs	r2, #0
 80014a0:	f242 0101 	movw	r1, #8193	@ 0x2001
 80014a4:	4822      	ldr	r0, [pc, #136]	@ (8001530 <MX_GPIO_Init+0xec>)
 80014a6:	f00a fb75 	bl	800bb94 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : RS485_EN_Pin */
  GPIO_InitStruct.Pin = RS485_EN_Pin;
 80014aa:	2302      	movs	r3, #2
 80014ac:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014ae:	2301      	movs	r3, #1
 80014b0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80014b2:	2301      	movs	r3, #1
 80014b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80014b6:	2302      	movs	r3, #2
 80014b8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(RS485_EN_GPIO_Port, &GPIO_InitStruct);
 80014ba:	f107 030c 	add.w	r3, r7, #12
 80014be:	4619      	mov	r1, r3
 80014c0:	481a      	ldr	r0, [pc, #104]	@ (800152c <MX_GPIO_Init+0xe8>)
 80014c2:	f00a f907 	bl	800b6d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI1_NSS_Pin LED1_Pin LED2_Pin */
  GPIO_InitStruct.Pin = SPI1_NSS_Pin|LED1_Pin|LED2_Pin;
 80014c6:	f24c 0310 	movw	r3, #49168	@ 0xc010
 80014ca:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014cc:	2301      	movs	r3, #1
 80014ce:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014d0:	2300      	movs	r3, #0
 80014d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014d4:	2300      	movs	r3, #0
 80014d6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014d8:	f107 030c 	add.w	r3, r7, #12
 80014dc:	4619      	mov	r1, r3
 80014de:	4813      	ldr	r0, [pc, #76]	@ (800152c <MX_GPIO_Init+0xe8>)
 80014e0:	f00a f8f8 	bl	800b6d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : ADE_RESET_Pin */
  GPIO_InitStruct.Pin = ADE_RESET_Pin;
 80014e4:	2301      	movs	r3, #1
 80014e6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014e8:	2301      	movs	r3, #1
 80014ea:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ec:	2300      	movs	r3, #0
 80014ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014f0:	2300      	movs	r3, #0
 80014f2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(ADE_RESET_GPIO_Port, &GPIO_InitStruct);
 80014f4:	f107 030c 	add.w	r3, r7, #12
 80014f8:	4619      	mov	r1, r3
 80014fa:	480d      	ldr	r0, [pc, #52]	@ (8001530 <MX_GPIO_Init+0xec>)
 80014fc:	f00a f8ea 	bl	800b6d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : I2C_WP_Pin */
  GPIO_InitStruct.Pin = I2C_WP_Pin;
 8001500:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001504:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001506:	2301      	movs	r3, #1
 8001508:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800150a:	2300      	movs	r3, #0
 800150c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 800150e:	2301      	movs	r3, #1
 8001510:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(I2C_WP_GPIO_Port, &GPIO_InitStruct);
 8001512:	f107 030c 	add.w	r3, r7, #12
 8001516:	4619      	mov	r1, r3
 8001518:	4805      	ldr	r0, [pc, #20]	@ (8001530 <MX_GPIO_Init+0xec>)
 800151a:	f00a f8db 	bl	800b6d4 <HAL_GPIO_Init>

}
 800151e:	bf00      	nop
 8001520:	3720      	adds	r7, #32
 8001522:	46bd      	mov	sp, r7
 8001524:	bd80      	pop	{r7, pc}
 8001526:	bf00      	nop
 8001528:	40023800 	.word	0x40023800
 800152c:	40020000 	.word	0x40020000
 8001530:	40020400 	.word	0x40020400

08001534 <MX_IWDG_Init>:

IWDG_HandleTypeDef hiwdg;

/* IWDG init function */
void MX_IWDG_Init(void)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 8001538:	4b09      	ldr	r3, [pc, #36]	@ (8001560 <MX_IWDG_Init+0x2c>)
 800153a:	4a0a      	ldr	r2, [pc, #40]	@ (8001564 <MX_IWDG_Init+0x30>)
 800153c:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_32;
 800153e:	4b08      	ldr	r3, [pc, #32]	@ (8001560 <MX_IWDG_Init+0x2c>)
 8001540:	2203      	movs	r2, #3
 8001542:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Reload = 4095;
 8001544:	4b06      	ldr	r3, [pc, #24]	@ (8001560 <MX_IWDG_Init+0x2c>)
 8001546:	f640 72ff 	movw	r2, #4095	@ 0xfff
 800154a:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 800154c:	4804      	ldr	r0, [pc, #16]	@ (8001560 <MX_IWDG_Init+0x2c>)
 800154e:	f00a fba0 	bl	800bc92 <HAL_IWDG_Init>
 8001552:	4603      	mov	r3, r0
 8001554:	2b00      	cmp	r3, #0
 8001556:	d001      	beq.n	800155c <MX_IWDG_Init+0x28>
  {
    Error_Handler();
 8001558:	f000 f890 	bl	800167c <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 800155c:	bf00      	nop
 800155e:	bd80      	pop	{r7, pc}
 8001560:	20000ca0 	.word	0x20000ca0
 8001564:	40003000 	.word	0x40003000

08001568 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800156c:	f000 feb0 	bl	80022d0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001570:	f000 f818 	bl	80015a4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001574:	f7ff ff66 	bl	8001444 <MX_GPIO_Init>
  MX_DMA_Init();
 8001578:	f7ff fe88 	bl	800128c <MX_DMA_Init>
  MX_TIM3_Init();
 800157c:	f000 fbea 	bl	8001d54 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8001580:	f000 fcf6 	bl	8001f70 <MX_USART1_UART_Init>
  MX_SPI1_Init();
 8001584:	f000 f880 	bl	8001688 <MX_SPI1_Init>
  MX_FMPI2C1_Init();
 8001588:	f7ff fea8 	bl	80012dc <MX_FMPI2C1_Init>
  MX_USART2_UART_Init();
 800158c:	f000 fd1a 	bl	8001fc4 <MX_USART2_UART_Init>
  MX_IWDG_Init();
 8001590:	f7ff ffd0 	bl	8001534 <MX_IWDG_Init>
  MX_TIM4_Init();
 8001594:	f000 fc2c 	bl	8001df0 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  GPInit();
 8001598:	f01e fc22 	bl	801fde0 <GPInit>
  GPMain();
 800159c:	f01e fc28 	bl	801fdf0 <GPMain>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80015a0:	bf00      	nop
 80015a2:	e7fd      	b.n	80015a0 <main+0x38>

080015a4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b094      	sub	sp, #80	@ 0x50
 80015a8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80015aa:	f107 031c 	add.w	r3, r7, #28
 80015ae:	2234      	movs	r2, #52	@ 0x34
 80015b0:	2100      	movs	r1, #0
 80015b2:	4618      	mov	r0, r3
 80015b4:	f020 fe81 	bl	80222ba <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80015b8:	f107 0308 	add.w	r3, r7, #8
 80015bc:	2200      	movs	r2, #0
 80015be:	601a      	str	r2, [r3, #0]
 80015c0:	605a      	str	r2, [r3, #4]
 80015c2:	609a      	str	r2, [r3, #8]
 80015c4:	60da      	str	r2, [r3, #12]
 80015c6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80015c8:	2300      	movs	r3, #0
 80015ca:	607b      	str	r3, [r7, #4]
 80015cc:	4b29      	ldr	r3, [pc, #164]	@ (8001674 <SystemClock_Config+0xd0>)
 80015ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015d0:	4a28      	ldr	r2, [pc, #160]	@ (8001674 <SystemClock_Config+0xd0>)
 80015d2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80015d6:	6413      	str	r3, [r2, #64]	@ 0x40
 80015d8:	4b26      	ldr	r3, [pc, #152]	@ (8001674 <SystemClock_Config+0xd0>)
 80015da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015dc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80015e0:	607b      	str	r3, [r7, #4]
 80015e2:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80015e4:	2300      	movs	r3, #0
 80015e6:	603b      	str	r3, [r7, #0]
 80015e8:	4b23      	ldr	r3, [pc, #140]	@ (8001678 <SystemClock_Config+0xd4>)
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	4a22      	ldr	r2, [pc, #136]	@ (8001678 <SystemClock_Config+0xd4>)
 80015ee:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80015f2:	6013      	str	r3, [r2, #0]
 80015f4:	4b20      	ldr	r3, [pc, #128]	@ (8001678 <SystemClock_Config+0xd4>)
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80015fc:	603b      	str	r3, [r7, #0]
 80015fe:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8001600:	230a      	movs	r3, #10
 8001602:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001604:	2301      	movs	r3, #1
 8001606:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001608:	2310      	movs	r3, #16
 800160a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800160c:	2301      	movs	r3, #1
 800160e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001610:	2302      	movs	r3, #2
 8001612:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001614:	2300      	movs	r3, #0
 8001616:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001618:	2308      	movs	r3, #8
 800161a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 100;
 800161c:	2364      	movs	r3, #100	@ 0x64
 800161e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001620:	2302      	movs	r3, #2
 8001622:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001624:	2302      	movs	r3, #2
 8001626:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001628:	2302      	movs	r3, #2
 800162a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800162c:	f107 031c 	add.w	r3, r7, #28
 8001630:	4618      	mov	r0, r3
 8001632:	f00c f90d 	bl	800d850 <HAL_RCC_OscConfig>
 8001636:	4603      	mov	r3, r0
 8001638:	2b00      	cmp	r3, #0
 800163a:	d001      	beq.n	8001640 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 800163c:	f000 f81e 	bl	800167c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001640:	230f      	movs	r3, #15
 8001642:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001644:	2302      	movs	r3, #2
 8001646:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001648:	2300      	movs	r3, #0
 800164a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800164c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001650:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001652:	2300      	movs	r3, #0
 8001654:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001656:	f107 0308 	add.w	r3, r7, #8
 800165a:	2103      	movs	r1, #3
 800165c:	4618      	mov	r0, r3
 800165e:	f00b f8af 	bl	800c7c0 <HAL_RCC_ClockConfig>
 8001662:	4603      	mov	r3, r0
 8001664:	2b00      	cmp	r3, #0
 8001666:	d001      	beq.n	800166c <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8001668:	f000 f808 	bl	800167c <Error_Handler>
  }
}
 800166c:	bf00      	nop
 800166e:	3750      	adds	r7, #80	@ 0x50
 8001670:	46bd      	mov	sp, r7
 8001672:	bd80      	pop	{r7, pc}
 8001674:	40023800 	.word	0x40023800
 8001678:	40007000 	.word	0x40007000

0800167c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800167c:	b480      	push	{r7}
 800167e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001680:	b672      	cpsid	i
}
 8001682:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001684:	bf00      	nop
 8001686:	e7fd      	b.n	8001684 <Error_Handler+0x8>

08001688 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 800168c:	4b18      	ldr	r3, [pc, #96]	@ (80016f0 <MX_SPI1_Init+0x68>)
 800168e:	4a19      	ldr	r2, [pc, #100]	@ (80016f4 <MX_SPI1_Init+0x6c>)
 8001690:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001692:	4b17      	ldr	r3, [pc, #92]	@ (80016f0 <MX_SPI1_Init+0x68>)
 8001694:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001698:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800169a:	4b15      	ldr	r3, [pc, #84]	@ (80016f0 <MX_SPI1_Init+0x68>)
 800169c:	2200      	movs	r2, #0
 800169e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 80016a0:	4b13      	ldr	r3, [pc, #76]	@ (80016f0 <MX_SPI1_Init+0x68>)
 80016a2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80016a6:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80016a8:	4b11      	ldr	r3, [pc, #68]	@ (80016f0 <MX_SPI1_Init+0x68>)
 80016aa:	2200      	movs	r2, #0
 80016ac:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80016ae:	4b10      	ldr	r3, [pc, #64]	@ (80016f0 <MX_SPI1_Init+0x68>)
 80016b0:	2200      	movs	r2, #0
 80016b2:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80016b4:	4b0e      	ldr	r3, [pc, #56]	@ (80016f0 <MX_SPI1_Init+0x68>)
 80016b6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80016ba:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80016bc:	4b0c      	ldr	r3, [pc, #48]	@ (80016f0 <MX_SPI1_Init+0x68>)
 80016be:	2218      	movs	r2, #24
 80016c0:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80016c2:	4b0b      	ldr	r3, [pc, #44]	@ (80016f0 <MX_SPI1_Init+0x68>)
 80016c4:	2200      	movs	r2, #0
 80016c6:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80016c8:	4b09      	ldr	r3, [pc, #36]	@ (80016f0 <MX_SPI1_Init+0x68>)
 80016ca:	2200      	movs	r2, #0
 80016cc:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80016ce:	4b08      	ldr	r3, [pc, #32]	@ (80016f0 <MX_SPI1_Init+0x68>)
 80016d0:	2200      	movs	r2, #0
 80016d2:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80016d4:	4b06      	ldr	r3, [pc, #24]	@ (80016f0 <MX_SPI1_Init+0x68>)
 80016d6:	220a      	movs	r2, #10
 80016d8:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80016da:	4805      	ldr	r0, [pc, #20]	@ (80016f0 <MX_SPI1_Init+0x68>)
 80016dc:	f00c fbd8 	bl	800de90 <HAL_SPI_Init>
 80016e0:	4603      	mov	r3, r0
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d001      	beq.n	80016ea <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 80016e6:	f7ff ffc9 	bl	800167c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80016ea:	bf00      	nop
 80016ec:	bd80      	pop	{r7, pc}
 80016ee:	bf00      	nop
 80016f0:	20000cac 	.word	0x20000cac
 80016f4:	40013000 	.word	0x40013000

080016f8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b08a      	sub	sp, #40	@ 0x28
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001700:	f107 0314 	add.w	r3, r7, #20
 8001704:	2200      	movs	r2, #0
 8001706:	601a      	str	r2, [r3, #0]
 8001708:	605a      	str	r2, [r3, #4]
 800170a:	609a      	str	r2, [r3, #8]
 800170c:	60da      	str	r2, [r3, #12]
 800170e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	4a19      	ldr	r2, [pc, #100]	@ (800177c <HAL_SPI_MspInit+0x84>)
 8001716:	4293      	cmp	r3, r2
 8001718:	d12b      	bne.n	8001772 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800171a:	2300      	movs	r3, #0
 800171c:	613b      	str	r3, [r7, #16]
 800171e:	4b18      	ldr	r3, [pc, #96]	@ (8001780 <HAL_SPI_MspInit+0x88>)
 8001720:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001722:	4a17      	ldr	r2, [pc, #92]	@ (8001780 <HAL_SPI_MspInit+0x88>)
 8001724:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001728:	6453      	str	r3, [r2, #68]	@ 0x44
 800172a:	4b15      	ldr	r3, [pc, #84]	@ (8001780 <HAL_SPI_MspInit+0x88>)
 800172c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800172e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001732:	613b      	str	r3, [r7, #16]
 8001734:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001736:	2300      	movs	r3, #0
 8001738:	60fb      	str	r3, [r7, #12]
 800173a:	4b11      	ldr	r3, [pc, #68]	@ (8001780 <HAL_SPI_MspInit+0x88>)
 800173c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800173e:	4a10      	ldr	r2, [pc, #64]	@ (8001780 <HAL_SPI_MspInit+0x88>)
 8001740:	f043 0301 	orr.w	r3, r3, #1
 8001744:	6313      	str	r3, [r2, #48]	@ 0x30
 8001746:	4b0e      	ldr	r3, [pc, #56]	@ (8001780 <HAL_SPI_MspInit+0x88>)
 8001748:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800174a:	f003 0301 	and.w	r3, r3, #1
 800174e:	60fb      	str	r3, [r7, #12]
 8001750:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001752:	23e0      	movs	r3, #224	@ 0xe0
 8001754:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001756:	2302      	movs	r3, #2
 8001758:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800175a:	2300      	movs	r3, #0
 800175c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800175e:	2303      	movs	r3, #3
 8001760:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001762:	2305      	movs	r3, #5
 8001764:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001766:	f107 0314 	add.w	r3, r7, #20
 800176a:	4619      	mov	r1, r3
 800176c:	4805      	ldr	r0, [pc, #20]	@ (8001784 <HAL_SPI_MspInit+0x8c>)
 800176e:	f009 ffb1 	bl	800b6d4 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001772:	bf00      	nop
 8001774:	3728      	adds	r7, #40	@ 0x28
 8001776:	46bd      	mov	sp, r7
 8001778:	bd80      	pop	{r7, pc}
 800177a:	bf00      	nop
 800177c:	40013000 	.word	0x40013000
 8001780:	40023800 	.word	0x40023800
 8001784:	40020000 	.word	0x40020000

08001788 <HAL_SPI_MspDeInit>:

void HAL_SPI_MspDeInit(SPI_HandleTypeDef* spiHandle)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	b082      	sub	sp, #8
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]

  if(spiHandle->Instance==SPI1)
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	4a08      	ldr	r2, [pc, #32]	@ (80017b8 <HAL_SPI_MspDeInit+0x30>)
 8001796:	4293      	cmp	r3, r2
 8001798:	d109      	bne.n	80017ae <HAL_SPI_MspDeInit+0x26>
  {
  /* USER CODE BEGIN SPI1_MspDeInit 0 */

  /* USER CODE END SPI1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI1_CLK_DISABLE();
 800179a:	4b08      	ldr	r3, [pc, #32]	@ (80017bc <HAL_SPI_MspDeInit+0x34>)
 800179c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800179e:	4a07      	ldr	r2, [pc, #28]	@ (80017bc <HAL_SPI_MspDeInit+0x34>)
 80017a0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80017a4:	6453      	str	r3, [r2, #68]	@ 0x44
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 80017a6:	21e0      	movs	r1, #224	@ 0xe0
 80017a8:	4805      	ldr	r0, [pc, #20]	@ (80017c0 <HAL_SPI_MspDeInit+0x38>)
 80017aa:	f00a f907 	bl	800b9bc <HAL_GPIO_DeInit>

  /* USER CODE BEGIN SPI1_MspDeInit 1 */

  /* USER CODE END SPI1_MspDeInit 1 */
  }
}
 80017ae:	bf00      	nop
 80017b0:	3708      	adds	r7, #8
 80017b2:	46bd      	mov	sp, r7
 80017b4:	bd80      	pop	{r7, pc}
 80017b6:	bf00      	nop
 80017b8:	40013000 	.word	0x40013000
 80017bc:	40023800 	.word	0x40023800
 80017c0:	40020000 	.word	0x40020000

080017c4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017c4:	b480      	push	{r7}
 80017c6:	b083      	sub	sp, #12
 80017c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017ca:	2300      	movs	r3, #0
 80017cc:	607b      	str	r3, [r7, #4]
 80017ce:	4b10      	ldr	r3, [pc, #64]	@ (8001810 <HAL_MspInit+0x4c>)
 80017d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017d2:	4a0f      	ldr	r2, [pc, #60]	@ (8001810 <HAL_MspInit+0x4c>)
 80017d4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80017d8:	6453      	str	r3, [r2, #68]	@ 0x44
 80017da:	4b0d      	ldr	r3, [pc, #52]	@ (8001810 <HAL_MspInit+0x4c>)
 80017dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017de:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80017e2:	607b      	str	r3, [r7, #4]
 80017e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80017e6:	2300      	movs	r3, #0
 80017e8:	603b      	str	r3, [r7, #0]
 80017ea:	4b09      	ldr	r3, [pc, #36]	@ (8001810 <HAL_MspInit+0x4c>)
 80017ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017ee:	4a08      	ldr	r2, [pc, #32]	@ (8001810 <HAL_MspInit+0x4c>)
 80017f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80017f4:	6413      	str	r3, [r2, #64]	@ 0x40
 80017f6:	4b06      	ldr	r3, [pc, #24]	@ (8001810 <HAL_MspInit+0x4c>)
 80017f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017fe:	603b      	str	r3, [r7, #0]
 8001800:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001802:	bf00      	nop
 8001804:	370c      	adds	r7, #12
 8001806:	46bd      	mov	sp, r7
 8001808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180c:	4770      	bx	lr
 800180e:	bf00      	nop
 8001810:	40023800 	.word	0x40023800

08001814 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001814:	b480      	push	{r7}
 8001816:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001818:	bf00      	nop
 800181a:	e7fd      	b.n	8001818 <NMI_Handler+0x4>

0800181c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800181c:	b480      	push	{r7}
 800181e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001820:	bf00      	nop
 8001822:	e7fd      	b.n	8001820 <HardFault_Handler+0x4>

08001824 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001824:	b480      	push	{r7}
 8001826:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001828:	bf00      	nop
 800182a:	e7fd      	b.n	8001828 <MemManage_Handler+0x4>

0800182c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800182c:	b480      	push	{r7}
 800182e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001830:	bf00      	nop
 8001832:	e7fd      	b.n	8001830 <BusFault_Handler+0x4>

08001834 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001834:	b480      	push	{r7}
 8001836:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001838:	bf00      	nop
 800183a:	e7fd      	b.n	8001838 <UsageFault_Handler+0x4>

0800183c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800183c:	b480      	push	{r7}
 800183e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001840:	bf00      	nop
 8001842:	46bd      	mov	sp, r7
 8001844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001848:	4770      	bx	lr

0800184a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800184a:	b480      	push	{r7}
 800184c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800184e:	bf00      	nop
 8001850:	46bd      	mov	sp, r7
 8001852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001856:	4770      	bx	lr

08001858 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001858:	b480      	push	{r7}
 800185a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800185c:	bf00      	nop
 800185e:	46bd      	mov	sp, r7
 8001860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001864:	4770      	bx	lr
	...

08001868 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800186c:	f000 fdb8 	bl	80023e0 <HAL_IncTick>
  static uint32_t tick_1s = 0;
  static uint32_t tick_1s_2 = 0;
  static uint32_t tick_5min = 0;
  static uint32_t tick_10min = 0;

  tick_100ms++;
 8001870:	4b28      	ldr	r3, [pc, #160]	@ (8001914 <SysTick_Handler+0xac>)
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	3301      	adds	r3, #1
 8001876:	4a27      	ldr	r2, [pc, #156]	@ (8001914 <SysTick_Handler+0xac>)
 8001878:	6013      	str	r3, [r2, #0]
  tick_1s++;
 800187a:	4b27      	ldr	r3, [pc, #156]	@ (8001918 <SysTick_Handler+0xb0>)
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	3301      	adds	r3, #1
 8001880:	4a25      	ldr	r2, [pc, #148]	@ (8001918 <SysTick_Handler+0xb0>)
 8001882:	6013      	str	r3, [r2, #0]
  tick_1s_2++;
 8001884:	4b25      	ldr	r3, [pc, #148]	@ (800191c <SysTick_Handler+0xb4>)
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	3301      	adds	r3, #1
 800188a:	4a24      	ldr	r2, [pc, #144]	@ (800191c <SysTick_Handler+0xb4>)
 800188c:	6013      	str	r3, [r2, #0]
  tick_5min++;
 800188e:	4b24      	ldr	r3, [pc, #144]	@ (8001920 <SysTick_Handler+0xb8>)
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	3301      	adds	r3, #1
 8001894:	4a22      	ldr	r2, [pc, #136]	@ (8001920 <SysTick_Handler+0xb8>)
 8001896:	6013      	str	r3, [r2, #0]
  tick_10min++;
 8001898:	4b22      	ldr	r3, [pc, #136]	@ (8001924 <SysTick_Handler+0xbc>)
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	3301      	adds	r3, #1
 800189e:	4a21      	ldr	r2, [pc, #132]	@ (8001924 <SysTick_Handler+0xbc>)
 80018a0:	6013      	str	r3, [r2, #0]

  if (tick_100ms >= 100) {   // 100 ms
 80018a2:	4b1c      	ldr	r3, [pc, #112]	@ (8001914 <SysTick_Handler+0xac>)
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	2b63      	cmp	r3, #99	@ 0x63
 80018a8:	d905      	bls.n	80018b6 <SysTick_Handler+0x4e>
      tick_100ms = 0;
 80018aa:	4b1a      	ldr	r3, [pc, #104]	@ (8001914 <SysTick_Handler+0xac>)
 80018ac:	2200      	movs	r2, #0
 80018ae:	601a      	str	r2, [r3, #0]
      flag_100ms = 1;
 80018b0:	4b1d      	ldr	r3, [pc, #116]	@ (8001928 <SysTick_Handler+0xc0>)
 80018b2:	2201      	movs	r2, #1
 80018b4:	701a      	strb	r2, [r3, #0]
  }

  if (tick_1s >= 1000) {     // 1 
 80018b6:	4b18      	ldr	r3, [pc, #96]	@ (8001918 <SysTick_Handler+0xb0>)
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80018be:	d305      	bcc.n	80018cc <SysTick_Handler+0x64>
      tick_1s = 0;
 80018c0:	4b15      	ldr	r3, [pc, #84]	@ (8001918 <SysTick_Handler+0xb0>)
 80018c2:	2200      	movs	r2, #0
 80018c4:	601a      	str	r2, [r3, #0]
      flag_1s = 1;
 80018c6:	4b19      	ldr	r3, [pc, #100]	@ (800192c <SysTick_Handler+0xc4>)
 80018c8:	2201      	movs	r2, #1
 80018ca:	701a      	strb	r2, [r3, #0]
  }
  if (tick_1s_2 >= 1000) {     // 1 
 80018cc:	4b13      	ldr	r3, [pc, #76]	@ (800191c <SysTick_Handler+0xb4>)
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80018d4:	d305      	bcc.n	80018e2 <SysTick_Handler+0x7a>
      tick_1s_2 = 0;
 80018d6:	4b11      	ldr	r3, [pc, #68]	@ (800191c <SysTick_Handler+0xb4>)
 80018d8:	2200      	movs	r2, #0
 80018da:	601a      	str	r2, [r3, #0]
      flag_1s_2 = 1;
 80018dc:	4b14      	ldr	r3, [pc, #80]	@ (8001930 <SysTick_Handler+0xc8>)
 80018de:	2201      	movs	r2, #1
 80018e0:	701a      	strb	r2, [r3, #0]
  }

  if (tick_5min >= 300000) { // 5  = 5  60  1000 ms
 80018e2:	4b0f      	ldr	r3, [pc, #60]	@ (8001920 <SysTick_Handler+0xb8>)
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	4a13      	ldr	r2, [pc, #76]	@ (8001934 <SysTick_Handler+0xcc>)
 80018e8:	4293      	cmp	r3, r2
 80018ea:	d905      	bls.n	80018f8 <SysTick_Handler+0x90>
      tick_5min = 0;
 80018ec:	4b0c      	ldr	r3, [pc, #48]	@ (8001920 <SysTick_Handler+0xb8>)
 80018ee:	2200      	movs	r2, #0
 80018f0:	601a      	str	r2, [r3, #0]
      flag_5min = 1;
 80018f2:	4b11      	ldr	r3, [pc, #68]	@ (8001938 <SysTick_Handler+0xd0>)
 80018f4:	2201      	movs	r2, #1
 80018f6:	701a      	strb	r2, [r3, #0]
  }

  if(tick_10min >= 600000) { // 10  = 10  60  1000 ms
 80018f8:	4b0a      	ldr	r3, [pc, #40]	@ (8001924 <SysTick_Handler+0xbc>)
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	4a0f      	ldr	r2, [pc, #60]	@ (800193c <SysTick_Handler+0xd4>)
 80018fe:	4293      	cmp	r3, r2
 8001900:	d905      	bls.n	800190e <SysTick_Handler+0xa6>
	  tick_10min = 0;
 8001902:	4b08      	ldr	r3, [pc, #32]	@ (8001924 <SysTick_Handler+0xbc>)
 8001904:	2200      	movs	r2, #0
 8001906:	601a      	str	r2, [r3, #0]
	  flag_10min = 1;
 8001908:	4b0d      	ldr	r3, [pc, #52]	@ (8001940 <SysTick_Handler+0xd8>)
 800190a:	2201      	movs	r2, #1
 800190c:	701a      	strb	r2, [r3, #0]
  }
  //========== 2025-11-11 hcy End ==========//

  /* USER CODE END SysTick_IRQn 1 */
}
 800190e:	bf00      	nop
 8001910:	bd80      	pop	{r7, pc}
 8001912:	bf00      	nop
 8001914:	20000d04 	.word	0x20000d04
 8001918:	20000d08 	.word	0x20000d08
 800191c:	20000d0c 	.word	0x20000d0c
 8001920:	20000d10 	.word	0x20000d10
 8001924:	20000d14 	.word	0x20000d14
 8001928:	200010d1 	.word	0x200010d1
 800192c:	200010d2 	.word	0x200010d2
 8001930:	200010d3 	.word	0x200010d3
 8001934:	000493df 	.word	0x000493df
 8001938:	200010d4 	.word	0x200010d4
 800193c:	000927bf 	.word	0x000927bf
 8001940:	200010d5 	.word	0x200010d5

08001944 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8001948:	4802      	ldr	r0, [pc, #8]	@ (8001954 <DMA1_Stream5_IRQHandler+0x10>)
 800194a:	f001 fd27 	bl	800339c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800194e:	bf00      	nop
 8001950:	bd80      	pop	{r7, pc}
 8001952:	bf00      	nop
 8001954:	20000e40 	.word	0x20000e40

08001958 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 800195c:	4802      	ldr	r0, [pc, #8]	@ (8001968 <DMA1_Stream6_IRQHandler+0x10>)
 800195e:	f001 fd1d 	bl	800339c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8001962:	bf00      	nop
 8001964:	bd80      	pop	{r7, pc}
 8001966:	bf00      	nop
 8001968:	20000ea0 	.word	0x20000ea0

0800196c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001970:	4802      	ldr	r0, [pc, #8]	@ (800197c <TIM3_IRQHandler+0x10>)
 8001972:	f012 fb3c 	bl	8013fee <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001976:	bf00      	nop
 8001978:	bd80      	pop	{r7, pc}
 800197a:	bf00      	nop
 800197c:	20000d20 	.word	0x20000d20

08001980 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001984:	4802      	ldr	r0, [pc, #8]	@ (8001990 <TIM4_IRQHandler+0x10>)
 8001986:	f012 fb32 	bl	8013fee <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800198a:	bf00      	nop
 800198c:	bd80      	pop	{r7, pc}
 800198e:	bf00      	nop
 8001990:	20000d68 	.word	0x20000d68

08001994 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
	ez_USARTx_IRQHandler();
 8001998:	f01d fc10 	bl	801f1bc <ez_USARTx_IRQHandler>
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800199c:	4802      	ldr	r0, [pc, #8]	@ (80019a8 <USART1_IRQHandler+0x14>)
 800199e:	f018 f9c7 	bl	8019d30 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80019a2:	bf00      	nop
 80019a4:	bd80      	pop	{r7, pc}
 80019a6:	bf00      	nop
 80019a8:	20000db0 	.word	0x20000db0

080019ac <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80019b0:	4802      	ldr	r0, [pc, #8]	@ (80019bc <USART2_IRQHandler+0x10>)
 80019b2:	f018 f9bd 	bl	8019d30 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80019b6:	bf00      	nop
 80019b8:	bd80      	pop	{r7, pc}
 80019ba:	bf00      	nop
 80019bc:	20000df8 	.word	0x20000df8

080019c0 <initialise_monitor_handles>:
char **environ = __env;


/* Functions */
void initialise_monitor_handles()
{
 80019c0:	b480      	push	{r7}
 80019c2:	af00      	add	r7, sp, #0
}
 80019c4:	bf00      	nop
 80019c6:	46bd      	mov	sp, r7
 80019c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019cc:	4770      	bx	lr

080019ce <_getpid>:

int _getpid(void)
{
 80019ce:	b480      	push	{r7}
 80019d0:	af00      	add	r7, sp, #0
  return 1;
 80019d2:	2301      	movs	r3, #1
}
 80019d4:	4618      	mov	r0, r3
 80019d6:	46bd      	mov	sp, r7
 80019d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019dc:	4770      	bx	lr

080019de <_kill>:

int _kill(int pid, int sig)
{
 80019de:	b580      	push	{r7, lr}
 80019e0:	b082      	sub	sp, #8
 80019e2:	af00      	add	r7, sp, #0
 80019e4:	6078      	str	r0, [r7, #4]
 80019e6:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80019e8:	f020 fd14 	bl	8022414 <__errno>
 80019ec:	4603      	mov	r3, r0
 80019ee:	2216      	movs	r2, #22
 80019f0:	601a      	str	r2, [r3, #0]
  return -1;
 80019f2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80019f6:	4618      	mov	r0, r3
 80019f8:	3708      	adds	r7, #8
 80019fa:	46bd      	mov	sp, r7
 80019fc:	bd80      	pop	{r7, pc}

080019fe <_exit>:

void _exit (int status)
{
 80019fe:	b580      	push	{r7, lr}
 8001a00:	b082      	sub	sp, #8
 8001a02:	af00      	add	r7, sp, #0
 8001a04:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001a06:	f04f 31ff 	mov.w	r1, #4294967295
 8001a0a:	6878      	ldr	r0, [r7, #4]
 8001a0c:	f7ff ffe7 	bl	80019de <_kill>
  while (1) {}    /* Make sure we hang here */
 8001a10:	bf00      	nop
 8001a12:	e7fd      	b.n	8001a10 <_exit+0x12>

08001a14 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b086      	sub	sp, #24
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	60f8      	str	r0, [r7, #12]
 8001a1c:	60b9      	str	r1, [r7, #8]
 8001a1e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a20:	2300      	movs	r3, #0
 8001a22:	617b      	str	r3, [r7, #20]
 8001a24:	e00a      	b.n	8001a3c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001a26:	f3af 8000 	nop.w
 8001a2a:	4601      	mov	r1, r0
 8001a2c:	68bb      	ldr	r3, [r7, #8]
 8001a2e:	1c5a      	adds	r2, r3, #1
 8001a30:	60ba      	str	r2, [r7, #8]
 8001a32:	b2ca      	uxtb	r2, r1
 8001a34:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a36:	697b      	ldr	r3, [r7, #20]
 8001a38:	3301      	adds	r3, #1
 8001a3a:	617b      	str	r3, [r7, #20]
 8001a3c:	697a      	ldr	r2, [r7, #20]
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	429a      	cmp	r2, r3
 8001a42:	dbf0      	blt.n	8001a26 <_read+0x12>
  }

  return len;
 8001a44:	687b      	ldr	r3, [r7, #4]
}
 8001a46:	4618      	mov	r0, r3
 8001a48:	3718      	adds	r7, #24
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	bd80      	pop	{r7, pc}

08001a4e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001a4e:	b580      	push	{r7, lr}
 8001a50:	b086      	sub	sp, #24
 8001a52:	af00      	add	r7, sp, #0
 8001a54:	60f8      	str	r0, [r7, #12]
 8001a56:	60b9      	str	r1, [r7, #8]
 8001a58:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	617b      	str	r3, [r7, #20]
 8001a5e:	e009      	b.n	8001a74 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001a60:	68bb      	ldr	r3, [r7, #8]
 8001a62:	1c5a      	adds	r2, r3, #1
 8001a64:	60ba      	str	r2, [r7, #8]
 8001a66:	781b      	ldrb	r3, [r3, #0]
 8001a68:	4618      	mov	r0, r3
 8001a6a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a6e:	697b      	ldr	r3, [r7, #20]
 8001a70:	3301      	adds	r3, #1
 8001a72:	617b      	str	r3, [r7, #20]
 8001a74:	697a      	ldr	r2, [r7, #20]
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	429a      	cmp	r2, r3
 8001a7a:	dbf1      	blt.n	8001a60 <_write+0x12>
  }
  return len;
 8001a7c:	687b      	ldr	r3, [r7, #4]
}
 8001a7e:	4618      	mov	r0, r3
 8001a80:	3718      	adds	r7, #24
 8001a82:	46bd      	mov	sp, r7
 8001a84:	bd80      	pop	{r7, pc}

08001a86 <_close>:

int _close(int file)
{
 8001a86:	b480      	push	{r7}
 8001a88:	b083      	sub	sp, #12
 8001a8a:	af00      	add	r7, sp, #0
 8001a8c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001a8e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a92:	4618      	mov	r0, r3
 8001a94:	370c      	adds	r7, #12
 8001a96:	46bd      	mov	sp, r7
 8001a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9c:	4770      	bx	lr

08001a9e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001a9e:	b480      	push	{r7}
 8001aa0:	b083      	sub	sp, #12
 8001aa2:	af00      	add	r7, sp, #0
 8001aa4:	6078      	str	r0, [r7, #4]
 8001aa6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001aa8:	683b      	ldr	r3, [r7, #0]
 8001aaa:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001aae:	605a      	str	r2, [r3, #4]
  return 0;
 8001ab0:	2300      	movs	r3, #0
}
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	370c      	adds	r7, #12
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001abc:	4770      	bx	lr

08001abe <_isatty>:

int _isatty(int file)
{
 8001abe:	b480      	push	{r7}
 8001ac0:	b083      	sub	sp, #12
 8001ac2:	af00      	add	r7, sp, #0
 8001ac4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001ac6:	2301      	movs	r3, #1
}
 8001ac8:	4618      	mov	r0, r3
 8001aca:	370c      	adds	r7, #12
 8001acc:	46bd      	mov	sp, r7
 8001ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad2:	4770      	bx	lr

08001ad4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001ad4:	b480      	push	{r7}
 8001ad6:	b085      	sub	sp, #20
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	60f8      	str	r0, [r7, #12]
 8001adc:	60b9      	str	r1, [r7, #8]
 8001ade:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001ae0:	2300      	movs	r3, #0
}
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	3714      	adds	r7, #20
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aec:	4770      	bx	lr

08001aee <_open>:

int _open(char *path, int flags, ...)
{
 8001aee:	b40e      	push	{r1, r2, r3}
 8001af0:	b480      	push	{r7}
 8001af2:	b082      	sub	sp, #8
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
  (void)path;
  (void)flags;
  /* Pretend like we always fail */
  return -1;
 8001af8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001afc:	4618      	mov	r0, r3
 8001afe:	3708      	adds	r7, #8
 8001b00:	46bd      	mov	sp, r7
 8001b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b06:	b003      	add	sp, #12
 8001b08:	4770      	bx	lr

08001b0a <_wait>:

int _wait(int *status)
{
 8001b0a:	b580      	push	{r7, lr}
 8001b0c:	b082      	sub	sp, #8
 8001b0e:	af00      	add	r7, sp, #0
 8001b10:	6078      	str	r0, [r7, #4]
  (void)status;
  errno = ECHILD;
 8001b12:	f020 fc7f 	bl	8022414 <__errno>
 8001b16:	4603      	mov	r3, r0
 8001b18:	220a      	movs	r2, #10
 8001b1a:	601a      	str	r2, [r3, #0]
  return -1;
 8001b1c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b20:	4618      	mov	r0, r3
 8001b22:	3708      	adds	r7, #8
 8001b24:	46bd      	mov	sp, r7
 8001b26:	bd80      	pop	{r7, pc}

08001b28 <_unlink>:

int _unlink(char *name)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b082      	sub	sp, #8
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
  (void)name;
  errno = ENOENT;
 8001b30:	f020 fc70 	bl	8022414 <__errno>
 8001b34:	4603      	mov	r3, r0
 8001b36:	2202      	movs	r2, #2
 8001b38:	601a      	str	r2, [r3, #0]
  return -1;
 8001b3a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b3e:	4618      	mov	r0, r3
 8001b40:	3708      	adds	r7, #8
 8001b42:	46bd      	mov	sp, r7
 8001b44:	bd80      	pop	{r7, pc}

08001b46 <_times>:

int _times(struct tms *buf)
{
 8001b46:	b480      	push	{r7}
 8001b48:	b083      	sub	sp, #12
 8001b4a:	af00      	add	r7, sp, #0
 8001b4c:	6078      	str	r0, [r7, #4]
  (void)buf;
  return -1;
 8001b4e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b52:	4618      	mov	r0, r3
 8001b54:	370c      	adds	r7, #12
 8001b56:	46bd      	mov	sp, r7
 8001b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5c:	4770      	bx	lr

08001b5e <_stat>:

int _stat(char *file, struct stat *st)
{
 8001b5e:	b480      	push	{r7}
 8001b60:	b083      	sub	sp, #12
 8001b62:	af00      	add	r7, sp, #0
 8001b64:	6078      	str	r0, [r7, #4]
 8001b66:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001b68:	683b      	ldr	r3, [r7, #0]
 8001b6a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001b6e:	605a      	str	r2, [r3, #4]
  return 0;
 8001b70:	2300      	movs	r3, #0
}
 8001b72:	4618      	mov	r0, r3
 8001b74:	370c      	adds	r7, #12
 8001b76:	46bd      	mov	sp, r7
 8001b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7c:	4770      	bx	lr

08001b7e <_link>:

int _link(char *old, char *new)
{
 8001b7e:	b580      	push	{r7, lr}
 8001b80:	b082      	sub	sp, #8
 8001b82:	af00      	add	r7, sp, #0
 8001b84:	6078      	str	r0, [r7, #4]
 8001b86:	6039      	str	r1, [r7, #0]
  (void)old;
  (void)new;
  errno = EMLINK;
 8001b88:	f020 fc44 	bl	8022414 <__errno>
 8001b8c:	4603      	mov	r3, r0
 8001b8e:	221f      	movs	r2, #31
 8001b90:	601a      	str	r2, [r3, #0]
  return -1;
 8001b92:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b96:	4618      	mov	r0, r3
 8001b98:	3708      	adds	r7, #8
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bd80      	pop	{r7, pc}

08001b9e <_fork>:

int _fork(void)
{
 8001b9e:	b580      	push	{r7, lr}
 8001ba0:	af00      	add	r7, sp, #0
  errno = EAGAIN;
 8001ba2:	f020 fc37 	bl	8022414 <__errno>
 8001ba6:	4603      	mov	r3, r0
 8001ba8:	220b      	movs	r2, #11
 8001baa:	601a      	str	r2, [r3, #0]
  return -1;
 8001bac:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	bd80      	pop	{r7, pc}

08001bb4 <_execve>:

int _execve(char *name, char **argv, char **env)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b084      	sub	sp, #16
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	60f8      	str	r0, [r7, #12]
 8001bbc:	60b9      	str	r1, [r7, #8]
 8001bbe:	607a      	str	r2, [r7, #4]
  (void)name;
  (void)argv;
  (void)env;
  errno = ENOMEM;
 8001bc0:	f020 fc28 	bl	8022414 <__errno>
 8001bc4:	4603      	mov	r3, r0
 8001bc6:	220c      	movs	r2, #12
 8001bc8:	601a      	str	r2, [r3, #0]
  return -1;
 8001bca:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001bce:	4618      	mov	r0, r3
 8001bd0:	3710      	adds	r7, #16
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	bd80      	pop	{r7, pc}
	...

08001bd8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	b086      	sub	sp, #24
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001be0:	4a14      	ldr	r2, [pc, #80]	@ (8001c34 <_sbrk+0x5c>)
 8001be2:	4b15      	ldr	r3, [pc, #84]	@ (8001c38 <_sbrk+0x60>)
 8001be4:	1ad3      	subs	r3, r2, r3
 8001be6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001be8:	697b      	ldr	r3, [r7, #20]
 8001bea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001bec:	4b13      	ldr	r3, [pc, #76]	@ (8001c3c <_sbrk+0x64>)
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d102      	bne.n	8001bfa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001bf4:	4b11      	ldr	r3, [pc, #68]	@ (8001c3c <_sbrk+0x64>)
 8001bf6:	4a12      	ldr	r2, [pc, #72]	@ (8001c40 <_sbrk+0x68>)
 8001bf8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001bfa:	4b10      	ldr	r3, [pc, #64]	@ (8001c3c <_sbrk+0x64>)
 8001bfc:	681a      	ldr	r2, [r3, #0]
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	4413      	add	r3, r2
 8001c02:	693a      	ldr	r2, [r7, #16]
 8001c04:	429a      	cmp	r2, r3
 8001c06:	d207      	bcs.n	8001c18 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c08:	f020 fc04 	bl	8022414 <__errno>
 8001c0c:	4603      	mov	r3, r0
 8001c0e:	220c      	movs	r2, #12
 8001c10:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c12:	f04f 33ff 	mov.w	r3, #4294967295
 8001c16:	e009      	b.n	8001c2c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c18:	4b08      	ldr	r3, [pc, #32]	@ (8001c3c <_sbrk+0x64>)
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c1e:	4b07      	ldr	r3, [pc, #28]	@ (8001c3c <_sbrk+0x64>)
 8001c20:	681a      	ldr	r2, [r3, #0]
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	4413      	add	r3, r2
 8001c26:	4a05      	ldr	r2, [pc, #20]	@ (8001c3c <_sbrk+0x64>)
 8001c28:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c2a:	68fb      	ldr	r3, [r7, #12]
}
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	3718      	adds	r7, #24
 8001c30:	46bd      	mov	sp, r7
 8001c32:	bd80      	pop	{r7, pc}
 8001c34:	20040000 	.word	0x20040000
 8001c38:	00000400 	.word	0x00000400
 8001c3c:	20000d1c 	.word	0x20000d1c
 8001c40:	20003278 	.word	0x20003278

08001c44 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001c44:	b480      	push	{r7}
 8001c46:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001c48:	4b06      	ldr	r3, [pc, #24]	@ (8001c64 <SystemInit+0x20>)
 8001c4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001c4e:	4a05      	ldr	r2, [pc, #20]	@ (8001c64 <SystemInit+0x20>)
 8001c50:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001c54:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c58:	bf00      	nop
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c60:	4770      	bx	lr
 8001c62:	bf00      	nop
 8001c64:	e000ed00 	.word	0xe000ed00

08001c68 <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8001c68:	b480      	push	{r7}
 8001c6a:	b087      	sub	sp, #28
 8001c6c:	af00      	add	r7, sp, #0
  uint32_t tmp, pllvco, pllp, pllsource, pllm;
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8001c6e:	4b34      	ldr	r3, [pc, #208]	@ (8001d40 <SystemCoreClockUpdate+0xd8>)
 8001c70:	689b      	ldr	r3, [r3, #8]
 8001c72:	f003 030c 	and.w	r3, r3, #12
 8001c76:	613b      	str	r3, [r7, #16]

  switch (tmp)
 8001c78:	693b      	ldr	r3, [r7, #16]
 8001c7a:	2b08      	cmp	r3, #8
 8001c7c:	d011      	beq.n	8001ca2 <SystemCoreClockUpdate+0x3a>
 8001c7e:	693b      	ldr	r3, [r7, #16]
 8001c80:	2b08      	cmp	r3, #8
 8001c82:	d844      	bhi.n	8001d0e <SystemCoreClockUpdate+0xa6>
 8001c84:	693b      	ldr	r3, [r7, #16]
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d003      	beq.n	8001c92 <SystemCoreClockUpdate+0x2a>
 8001c8a:	693b      	ldr	r3, [r7, #16]
 8001c8c:	2b04      	cmp	r3, #4
 8001c8e:	d004      	beq.n	8001c9a <SystemCoreClockUpdate+0x32>
 8001c90:	e03d      	b.n	8001d0e <SystemCoreClockUpdate+0xa6>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 8001c92:	4b2c      	ldr	r3, [pc, #176]	@ (8001d44 <SystemCoreClockUpdate+0xdc>)
 8001c94:	4a2c      	ldr	r2, [pc, #176]	@ (8001d48 <SystemCoreClockUpdate+0xe0>)
 8001c96:	601a      	str	r2, [r3, #0]
      break;
 8001c98:	e03d      	b.n	8001d16 <SystemCoreClockUpdate+0xae>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 8001c9a:	4b2a      	ldr	r3, [pc, #168]	@ (8001d44 <SystemCoreClockUpdate+0xdc>)
 8001c9c:	4a2b      	ldr	r2, [pc, #172]	@ (8001d4c <SystemCoreClockUpdate+0xe4>)
 8001c9e:	601a      	str	r2, [r3, #0]
      break;
 8001ca0:	e039      	b.n	8001d16 <SystemCoreClockUpdate+0xae>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8001ca2:	4b27      	ldr	r3, [pc, #156]	@ (8001d40 <SystemCoreClockUpdate+0xd8>)
 8001ca4:	685b      	ldr	r3, [r3, #4]
 8001ca6:	0d9b      	lsrs	r3, r3, #22
 8001ca8:	f003 0301 	and.w	r3, r3, #1
 8001cac:	60fb      	str	r3, [r7, #12]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001cae:	4b24      	ldr	r3, [pc, #144]	@ (8001d40 <SystemCoreClockUpdate+0xd8>)
 8001cb0:	685b      	ldr	r3, [r3, #4]
 8001cb2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001cb6:	60bb      	str	r3, [r7, #8]
      
      if (pllsource != 0)
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d00c      	beq.n	8001cd8 <SystemCoreClockUpdate+0x70>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8001cbe:	4a23      	ldr	r2, [pc, #140]	@ (8001d4c <SystemCoreClockUpdate+0xe4>)
 8001cc0:	68bb      	ldr	r3, [r7, #8]
 8001cc2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cc6:	4a1e      	ldr	r2, [pc, #120]	@ (8001d40 <SystemCoreClockUpdate+0xd8>)
 8001cc8:	6852      	ldr	r2, [r2, #4]
 8001cca:	0992      	lsrs	r2, r2, #6
 8001ccc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001cd0:	fb02 f303 	mul.w	r3, r2, r3
 8001cd4:	617b      	str	r3, [r7, #20]
 8001cd6:	e00b      	b.n	8001cf0 <SystemCoreClockUpdate+0x88>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8001cd8:	4a1b      	ldr	r2, [pc, #108]	@ (8001d48 <SystemCoreClockUpdate+0xe0>)
 8001cda:	68bb      	ldr	r3, [r7, #8]
 8001cdc:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ce0:	4a17      	ldr	r2, [pc, #92]	@ (8001d40 <SystemCoreClockUpdate+0xd8>)
 8001ce2:	6852      	ldr	r2, [r2, #4]
 8001ce4:	0992      	lsrs	r2, r2, #6
 8001ce6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001cea:	fb02 f303 	mul.w	r3, r2, r3
 8001cee:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8001cf0:	4b13      	ldr	r3, [pc, #76]	@ (8001d40 <SystemCoreClockUpdate+0xd8>)
 8001cf2:	685b      	ldr	r3, [r3, #4]
 8001cf4:	0c1b      	lsrs	r3, r3, #16
 8001cf6:	f003 0303 	and.w	r3, r3, #3
 8001cfa:	3301      	adds	r3, #1
 8001cfc:	005b      	lsls	r3, r3, #1
 8001cfe:	607b      	str	r3, [r7, #4]
      SystemCoreClock = pllvco/pllp;
 8001d00:	697a      	ldr	r2, [r7, #20]
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d08:	4a0e      	ldr	r2, [pc, #56]	@ (8001d44 <SystemCoreClockUpdate+0xdc>)
 8001d0a:	6013      	str	r3, [r2, #0]
      break;
 8001d0c:	e003      	b.n	8001d16 <SystemCoreClockUpdate+0xae>
    default:
      SystemCoreClock = HSI_VALUE;
 8001d0e:	4b0d      	ldr	r3, [pc, #52]	@ (8001d44 <SystemCoreClockUpdate+0xdc>)
 8001d10:	4a0d      	ldr	r2, [pc, #52]	@ (8001d48 <SystemCoreClockUpdate+0xe0>)
 8001d12:	601a      	str	r2, [r3, #0]
      break;
 8001d14:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8001d16:	4b0a      	ldr	r3, [pc, #40]	@ (8001d40 <SystemCoreClockUpdate+0xd8>)
 8001d18:	689b      	ldr	r3, [r3, #8]
 8001d1a:	091b      	lsrs	r3, r3, #4
 8001d1c:	f003 030f 	and.w	r3, r3, #15
 8001d20:	4a0b      	ldr	r2, [pc, #44]	@ (8001d50 <SystemCoreClockUpdate+0xe8>)
 8001d22:	5cd3      	ldrb	r3, [r2, r3]
 8001d24:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 8001d26:	4b07      	ldr	r3, [pc, #28]	@ (8001d44 <SystemCoreClockUpdate+0xdc>)
 8001d28:	681a      	ldr	r2, [r3, #0]
 8001d2a:	693b      	ldr	r3, [r7, #16]
 8001d2c:	fa22 f303 	lsr.w	r3, r2, r3
 8001d30:	4a04      	ldr	r2, [pc, #16]	@ (8001d44 <SystemCoreClockUpdate+0xdc>)
 8001d32:	6013      	str	r3, [r2, #0]
}
 8001d34:	bf00      	nop
 8001d36:	371c      	adds	r7, #28
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3e:	4770      	bx	lr
 8001d40:	40023800 	.word	0x40023800
 8001d44:	20000008 	.word	0x20000008
 8001d48:	00f42400 	.word	0x00f42400
 8001d4c:	017d7840 	.word	0x017d7840
 8001d50:	080251f8 	.word	0x080251f8

08001d54 <MX_TIM3_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b086      	sub	sp, #24
 8001d58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d5a:	f107 0308 	add.w	r3, r7, #8
 8001d5e:	2200      	movs	r2, #0
 8001d60:	601a      	str	r2, [r3, #0]
 8001d62:	605a      	str	r2, [r3, #4]
 8001d64:	609a      	str	r2, [r3, #8]
 8001d66:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d68:	463b      	mov	r3, r7
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	601a      	str	r2, [r3, #0]
 8001d6e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001d70:	4b1d      	ldr	r3, [pc, #116]	@ (8001de8 <MX_TIM3_Init+0x94>)
 8001d72:	4a1e      	ldr	r2, [pc, #120]	@ (8001dec <MX_TIM3_Init+0x98>)
 8001d74:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1-1;
 8001d76:	4b1c      	ldr	r3, [pc, #112]	@ (8001de8 <MX_TIM3_Init+0x94>)
 8001d78:	2200      	movs	r2, #0
 8001d7a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d7c:	4b1a      	ldr	r3, [pc, #104]	@ (8001de8 <MX_TIM3_Init+0x94>)
 8001d7e:	2200      	movs	r2, #0
 8001d80:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 10000 - 1;
 8001d82:	4b19      	ldr	r3, [pc, #100]	@ (8001de8 <MX_TIM3_Init+0x94>)
 8001d84:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001d88:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d8a:	4b17      	ldr	r3, [pc, #92]	@ (8001de8 <MX_TIM3_Init+0x94>)
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d90:	4b15      	ldr	r3, [pc, #84]	@ (8001de8 <MX_TIM3_Init+0x94>)
 8001d92:	2200      	movs	r2, #0
 8001d94:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001d96:	4814      	ldr	r0, [pc, #80]	@ (8001de8 <MX_TIM3_Init+0x94>)
 8001d98:	f00e fb5a 	bl	8010450 <HAL_TIM_Base_Init>
 8001d9c:	4603      	mov	r3, r0
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d001      	beq.n	8001da6 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8001da2:	f7ff fc6b 	bl	800167c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001da6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001daa:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001dac:	f107 0308 	add.w	r3, r7, #8
 8001db0:	4619      	mov	r1, r3
 8001db2:	480d      	ldr	r0, [pc, #52]	@ (8001de8 <MX_TIM3_Init+0x94>)
 8001db4:	f013 f95c 	bl	8015070 <HAL_TIM_ConfigClockSource>
 8001db8:	4603      	mov	r3, r0
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d001      	beq.n	8001dc2 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8001dbe:	f7ff fc5d 	bl	800167c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001dca:	463b      	mov	r3, r7
 8001dcc:	4619      	mov	r1, r3
 8001dce:	4806      	ldr	r0, [pc, #24]	@ (8001de8 <MX_TIM3_Init+0x94>)
 8001dd0:	f016 fa50 	bl	8018274 <HAL_TIMEx_MasterConfigSynchronization>
 8001dd4:	4603      	mov	r3, r0
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d001      	beq.n	8001dde <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8001dda:	f7ff fc4f 	bl	800167c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001dde:	bf00      	nop
 8001de0:	3718      	adds	r7, #24
 8001de2:	46bd      	mov	sp, r7
 8001de4:	bd80      	pop	{r7, pc}
 8001de6:	bf00      	nop
 8001de8:	20000d20 	.word	0x20000d20
 8001dec:	40000400 	.word	0x40000400

08001df0 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b086      	sub	sp, #24
 8001df4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001df6:	f107 0308 	add.w	r3, r7, #8
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	601a      	str	r2, [r3, #0]
 8001dfe:	605a      	str	r2, [r3, #4]
 8001e00:	609a      	str	r2, [r3, #8]
 8001e02:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e04:	463b      	mov	r3, r7
 8001e06:	2200      	movs	r2, #0
 8001e08:	601a      	str	r2, [r3, #0]
 8001e0a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001e0c:	4b1d      	ldr	r3, [pc, #116]	@ (8001e84 <MX_TIM4_Init+0x94>)
 8001e0e:	4a1e      	ldr	r2, [pc, #120]	@ (8001e88 <MX_TIM4_Init+0x98>)
 8001e10:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 100-1;
 8001e12:	4b1c      	ldr	r3, [pc, #112]	@ (8001e84 <MX_TIM4_Init+0x94>)
 8001e14:	2263      	movs	r2, #99	@ 0x63
 8001e16:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e18:	4b1a      	ldr	r3, [pc, #104]	@ (8001e84 <MX_TIM4_Init+0x94>)
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 10000-1;
 8001e1e:	4b19      	ldr	r3, [pc, #100]	@ (8001e84 <MX_TIM4_Init+0x94>)
 8001e20:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001e24:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e26:	4b17      	ldr	r3, [pc, #92]	@ (8001e84 <MX_TIM4_Init+0x94>)
 8001e28:	2200      	movs	r2, #0
 8001e2a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e2c:	4b15      	ldr	r3, [pc, #84]	@ (8001e84 <MX_TIM4_Init+0x94>)
 8001e2e:	2200      	movs	r2, #0
 8001e30:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001e32:	4814      	ldr	r0, [pc, #80]	@ (8001e84 <MX_TIM4_Init+0x94>)
 8001e34:	f00e fb0c 	bl	8010450 <HAL_TIM_Base_Init>
 8001e38:	4603      	mov	r3, r0
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d001      	beq.n	8001e42 <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 8001e3e:	f7ff fc1d 	bl	800167c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e42:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e46:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001e48:	f107 0308 	add.w	r3, r7, #8
 8001e4c:	4619      	mov	r1, r3
 8001e4e:	480d      	ldr	r0, [pc, #52]	@ (8001e84 <MX_TIM4_Init+0x94>)
 8001e50:	f013 f90e 	bl	8015070 <HAL_TIM_ConfigClockSource>
 8001e54:	4603      	mov	r3, r0
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d001      	beq.n	8001e5e <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 8001e5a:	f7ff fc0f 	bl	800167c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e5e:	2300      	movs	r3, #0
 8001e60:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e62:	2300      	movs	r3, #0
 8001e64:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001e66:	463b      	mov	r3, r7
 8001e68:	4619      	mov	r1, r3
 8001e6a:	4806      	ldr	r0, [pc, #24]	@ (8001e84 <MX_TIM4_Init+0x94>)
 8001e6c:	f016 fa02 	bl	8018274 <HAL_TIMEx_MasterConfigSynchronization>
 8001e70:	4603      	mov	r3, r0
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d001      	beq.n	8001e7a <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 8001e76:	f7ff fc01 	bl	800167c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001e7a:	bf00      	nop
 8001e7c:	3718      	adds	r7, #24
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	bd80      	pop	{r7, pc}
 8001e82:	bf00      	nop
 8001e84:	20000d68 	.word	0x20000d68
 8001e88:	40000800 	.word	0x40000800

08001e8c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b084      	sub	sp, #16
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	4a1c      	ldr	r2, [pc, #112]	@ (8001f0c <HAL_TIM_Base_MspInit+0x80>)
 8001e9a:	4293      	cmp	r3, r2
 8001e9c:	d116      	bne.n	8001ecc <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	60fb      	str	r3, [r7, #12]
 8001ea2:	4b1b      	ldr	r3, [pc, #108]	@ (8001f10 <HAL_TIM_Base_MspInit+0x84>)
 8001ea4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ea6:	4a1a      	ldr	r2, [pc, #104]	@ (8001f10 <HAL_TIM_Base_MspInit+0x84>)
 8001ea8:	f043 0302 	orr.w	r3, r3, #2
 8001eac:	6413      	str	r3, [r2, #64]	@ 0x40
 8001eae:	4b18      	ldr	r3, [pc, #96]	@ (8001f10 <HAL_TIM_Base_MspInit+0x84>)
 8001eb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eb2:	f003 0302 	and.w	r3, r3, #2
 8001eb6:	60fb      	str	r3, [r7, #12]
 8001eb8:	68fb      	ldr	r3, [r7, #12]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001eba:	2200      	movs	r2, #0
 8001ebc:	2100      	movs	r1, #0
 8001ebe:	201d      	movs	r0, #29
 8001ec0:	f000 fde5 	bl	8002a8e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001ec4:	201d      	movs	r0, #29
 8001ec6:	f000 fdfe 	bl	8002ac6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8001eca:	e01a      	b.n	8001f02 <HAL_TIM_Base_MspInit+0x76>
  else if(tim_baseHandle->Instance==TIM4)
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	4a10      	ldr	r2, [pc, #64]	@ (8001f14 <HAL_TIM_Base_MspInit+0x88>)
 8001ed2:	4293      	cmp	r3, r2
 8001ed4:	d115      	bne.n	8001f02 <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	60bb      	str	r3, [r7, #8]
 8001eda:	4b0d      	ldr	r3, [pc, #52]	@ (8001f10 <HAL_TIM_Base_MspInit+0x84>)
 8001edc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ede:	4a0c      	ldr	r2, [pc, #48]	@ (8001f10 <HAL_TIM_Base_MspInit+0x84>)
 8001ee0:	f043 0304 	orr.w	r3, r3, #4
 8001ee4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ee6:	4b0a      	ldr	r3, [pc, #40]	@ (8001f10 <HAL_TIM_Base_MspInit+0x84>)
 8001ee8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eea:	f003 0304 	and.w	r3, r3, #4
 8001eee:	60bb      	str	r3, [r7, #8]
 8001ef0:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	2100      	movs	r1, #0
 8001ef6:	201e      	movs	r0, #30
 8001ef8:	f000 fdc9 	bl	8002a8e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001efc:	201e      	movs	r0, #30
 8001efe:	f000 fde2 	bl	8002ac6 <HAL_NVIC_EnableIRQ>
}
 8001f02:	bf00      	nop
 8001f04:	3710      	adds	r7, #16
 8001f06:	46bd      	mov	sp, r7
 8001f08:	bd80      	pop	{r7, pc}
 8001f0a:	bf00      	nop
 8001f0c:	40000400 	.word	0x40000400
 8001f10:	40023800 	.word	0x40023800
 8001f14:	40000800 	.word	0x40000800

08001f18 <HAL_TIM_Base_MspDeInit>:

void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b082      	sub	sp, #8
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	4a0f      	ldr	r2, [pc, #60]	@ (8001f64 <HAL_TIM_Base_MspDeInit+0x4c>)
 8001f26:	4293      	cmp	r3, r2
 8001f28:	d109      	bne.n	8001f3e <HAL_TIM_Base_MspDeInit+0x26>
  {
  /* USER CODE BEGIN TIM3_MspDeInit 0 */

  /* USER CODE END TIM3_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_TIM3_CLK_DISABLE();
 8001f2a:	4b0f      	ldr	r3, [pc, #60]	@ (8001f68 <HAL_TIM_Base_MspDeInit+0x50>)
 8001f2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f2e:	4a0e      	ldr	r2, [pc, #56]	@ (8001f68 <HAL_TIM_Base_MspDeInit+0x50>)
 8001f30:	f023 0302 	bic.w	r3, r3, #2
 8001f34:	6413      	str	r3, [r2, #64]	@ 0x40

    /* TIM3 interrupt Deinit */
    HAL_NVIC_DisableIRQ(TIM3_IRQn);
 8001f36:	201d      	movs	r0, #29
 8001f38:	f000 fdd3 	bl	8002ae2 <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspDeInit 1 */

  /* USER CODE END TIM4_MspDeInit 1 */
  }
}
 8001f3c:	e00d      	b.n	8001f5a <HAL_TIM_Base_MspDeInit+0x42>
  else if(tim_baseHandle->Instance==TIM4)
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	4a0a      	ldr	r2, [pc, #40]	@ (8001f6c <HAL_TIM_Base_MspDeInit+0x54>)
 8001f44:	4293      	cmp	r3, r2
 8001f46:	d108      	bne.n	8001f5a <HAL_TIM_Base_MspDeInit+0x42>
    __HAL_RCC_TIM4_CLK_DISABLE();
 8001f48:	4b07      	ldr	r3, [pc, #28]	@ (8001f68 <HAL_TIM_Base_MspDeInit+0x50>)
 8001f4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f4c:	4a06      	ldr	r2, [pc, #24]	@ (8001f68 <HAL_TIM_Base_MspDeInit+0x50>)
 8001f4e:	f023 0304 	bic.w	r3, r3, #4
 8001f52:	6413      	str	r3, [r2, #64]	@ 0x40
    HAL_NVIC_DisableIRQ(TIM4_IRQn);
 8001f54:	201e      	movs	r0, #30
 8001f56:	f000 fdc4 	bl	8002ae2 <HAL_NVIC_DisableIRQ>
}
 8001f5a:	bf00      	nop
 8001f5c:	3708      	adds	r7, #8
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	bd80      	pop	{r7, pc}
 8001f62:	bf00      	nop
 8001f64:	40000400 	.word	0x40000400
 8001f68:	40023800 	.word	0x40023800
 8001f6c:	40000800 	.word	0x40000800

08001f70 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001f74:	4b11      	ldr	r3, [pc, #68]	@ (8001fbc <MX_USART1_UART_Init+0x4c>)
 8001f76:	4a12      	ldr	r2, [pc, #72]	@ (8001fc0 <MX_USART1_UART_Init+0x50>)
 8001f78:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001f7a:	4b10      	ldr	r3, [pc, #64]	@ (8001fbc <MX_USART1_UART_Init+0x4c>)
 8001f7c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001f80:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001f82:	4b0e      	ldr	r3, [pc, #56]	@ (8001fbc <MX_USART1_UART_Init+0x4c>)
 8001f84:	2200      	movs	r2, #0
 8001f86:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001f88:	4b0c      	ldr	r3, [pc, #48]	@ (8001fbc <MX_USART1_UART_Init+0x4c>)
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001f8e:	4b0b      	ldr	r3, [pc, #44]	@ (8001fbc <MX_USART1_UART_Init+0x4c>)
 8001f90:	2200      	movs	r2, #0
 8001f92:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001f94:	4b09      	ldr	r3, [pc, #36]	@ (8001fbc <MX_USART1_UART_Init+0x4c>)
 8001f96:	220c      	movs	r2, #12
 8001f98:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f9a:	4b08      	ldr	r3, [pc, #32]	@ (8001fbc <MX_USART1_UART_Init+0x4c>)
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001fa0:	4b06      	ldr	r3, [pc, #24]	@ (8001fbc <MX_USART1_UART_Init+0x4c>)
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001fa6:	4805      	ldr	r0, [pc, #20]	@ (8001fbc <MX_USART1_UART_Init+0x4c>)
 8001fa8:	f016 fb69 	bl	801867e <HAL_UART_Init>
 8001fac:	4603      	mov	r3, r0
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d001      	beq.n	8001fb6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001fb2:	f7ff fb63 	bl	800167c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001fb6:	bf00      	nop
 8001fb8:	bd80      	pop	{r7, pc}
 8001fba:	bf00      	nop
 8001fbc:	20000db0 	.word	0x20000db0
 8001fc0:	40011000 	.word	0x40011000

08001fc4 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001fc8:	4b11      	ldr	r3, [pc, #68]	@ (8002010 <MX_USART2_UART_Init+0x4c>)
 8001fca:	4a12      	ldr	r2, [pc, #72]	@ (8002014 <MX_USART2_UART_Init+0x50>)
 8001fcc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8001fce:	4b10      	ldr	r3, [pc, #64]	@ (8002010 <MX_USART2_UART_Init+0x4c>)
 8001fd0:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001fd4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001fd6:	4b0e      	ldr	r3, [pc, #56]	@ (8002010 <MX_USART2_UART_Init+0x4c>)
 8001fd8:	2200      	movs	r2, #0
 8001fda:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001fdc:	4b0c      	ldr	r3, [pc, #48]	@ (8002010 <MX_USART2_UART_Init+0x4c>)
 8001fde:	2200      	movs	r2, #0
 8001fe0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001fe2:	4b0b      	ldr	r3, [pc, #44]	@ (8002010 <MX_USART2_UART_Init+0x4c>)
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001fe8:	4b09      	ldr	r3, [pc, #36]	@ (8002010 <MX_USART2_UART_Init+0x4c>)
 8001fea:	220c      	movs	r2, #12
 8001fec:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001fee:	4b08      	ldr	r3, [pc, #32]	@ (8002010 <MX_USART2_UART_Init+0x4c>)
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ff4:	4b06      	ldr	r3, [pc, #24]	@ (8002010 <MX_USART2_UART_Init+0x4c>)
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001ffa:	4805      	ldr	r0, [pc, #20]	@ (8002010 <MX_USART2_UART_Init+0x4c>)
 8001ffc:	f016 fb3f 	bl	801867e <HAL_UART_Init>
 8002000:	4603      	mov	r3, r0
 8002002:	2b00      	cmp	r3, #0
 8002004:	d001      	beq.n	800200a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002006:	f7ff fb39 	bl	800167c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800200a:	bf00      	nop
 800200c:	bd80      	pop	{r7, pc}
 800200e:	bf00      	nop
 8002010:	20000df8 	.word	0x20000df8
 8002014:	40004400 	.word	0x40004400

08002018 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	b08c      	sub	sp, #48	@ 0x30
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002020:	f107 031c 	add.w	r3, r7, #28
 8002024:	2200      	movs	r2, #0
 8002026:	601a      	str	r2, [r3, #0]
 8002028:	605a      	str	r2, [r3, #4]
 800202a:	609a      	str	r2, [r3, #8]
 800202c:	60da      	str	r2, [r3, #12]
 800202e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	4a69      	ldr	r2, [pc, #420]	@ (80021dc <HAL_UART_MspInit+0x1c4>)
 8002036:	4293      	cmp	r3, r2
 8002038:	d135      	bne.n	80020a6 <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800203a:	2300      	movs	r3, #0
 800203c:	61bb      	str	r3, [r7, #24]
 800203e:	4b68      	ldr	r3, [pc, #416]	@ (80021e0 <HAL_UART_MspInit+0x1c8>)
 8002040:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002042:	4a67      	ldr	r2, [pc, #412]	@ (80021e0 <HAL_UART_MspInit+0x1c8>)
 8002044:	f043 0310 	orr.w	r3, r3, #16
 8002048:	6453      	str	r3, [r2, #68]	@ 0x44
 800204a:	4b65      	ldr	r3, [pc, #404]	@ (80021e0 <HAL_UART_MspInit+0x1c8>)
 800204c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800204e:	f003 0310 	and.w	r3, r3, #16
 8002052:	61bb      	str	r3, [r7, #24]
 8002054:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002056:	2300      	movs	r3, #0
 8002058:	617b      	str	r3, [r7, #20]
 800205a:	4b61      	ldr	r3, [pc, #388]	@ (80021e0 <HAL_UART_MspInit+0x1c8>)
 800205c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800205e:	4a60      	ldr	r2, [pc, #384]	@ (80021e0 <HAL_UART_MspInit+0x1c8>)
 8002060:	f043 0301 	orr.w	r3, r3, #1
 8002064:	6313      	str	r3, [r2, #48]	@ 0x30
 8002066:	4b5e      	ldr	r3, [pc, #376]	@ (80021e0 <HAL_UART_MspInit+0x1c8>)
 8002068:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800206a:	f003 0301 	and.w	r3, r3, #1
 800206e:	617b      	str	r3, [r7, #20]
 8002070:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002072:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002076:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002078:	2302      	movs	r3, #2
 800207a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800207c:	2301      	movs	r3, #1
 800207e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002080:	2303      	movs	r3, #3
 8002082:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002084:	2307      	movs	r3, #7
 8002086:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002088:	f107 031c 	add.w	r3, r7, #28
 800208c:	4619      	mov	r1, r3
 800208e:	4855      	ldr	r0, [pc, #340]	@ (80021e4 <HAL_UART_MspInit+0x1cc>)
 8002090:	f009 fb20 	bl	800b6d4 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002094:	2200      	movs	r2, #0
 8002096:	2100      	movs	r1, #0
 8002098:	2025      	movs	r0, #37	@ 0x25
 800209a:	f000 fcf8 	bl	8002a8e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800209e:	2025      	movs	r0, #37	@ 0x25
 80020a0:	f000 fd11 	bl	8002ac6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80020a4:	e096      	b.n	80021d4 <HAL_UART_MspInit+0x1bc>
  else if(uartHandle->Instance==USART2)
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	4a4f      	ldr	r2, [pc, #316]	@ (80021e8 <HAL_UART_MspInit+0x1d0>)
 80020ac:	4293      	cmp	r3, r2
 80020ae:	f040 8091 	bne.w	80021d4 <HAL_UART_MspInit+0x1bc>
    __HAL_RCC_USART2_CLK_ENABLE();
 80020b2:	2300      	movs	r3, #0
 80020b4:	613b      	str	r3, [r7, #16]
 80020b6:	4b4a      	ldr	r3, [pc, #296]	@ (80021e0 <HAL_UART_MspInit+0x1c8>)
 80020b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020ba:	4a49      	ldr	r2, [pc, #292]	@ (80021e0 <HAL_UART_MspInit+0x1c8>)
 80020bc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80020c0:	6413      	str	r3, [r2, #64]	@ 0x40
 80020c2:	4b47      	ldr	r3, [pc, #284]	@ (80021e0 <HAL_UART_MspInit+0x1c8>)
 80020c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020ca:	613b      	str	r3, [r7, #16]
 80020cc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020ce:	2300      	movs	r3, #0
 80020d0:	60fb      	str	r3, [r7, #12]
 80020d2:	4b43      	ldr	r3, [pc, #268]	@ (80021e0 <HAL_UART_MspInit+0x1c8>)
 80020d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020d6:	4a42      	ldr	r2, [pc, #264]	@ (80021e0 <HAL_UART_MspInit+0x1c8>)
 80020d8:	f043 0301 	orr.w	r3, r3, #1
 80020dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80020de:	4b40      	ldr	r3, [pc, #256]	@ (80021e0 <HAL_UART_MspInit+0x1c8>)
 80020e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020e2:	f003 0301 	and.w	r3, r3, #1
 80020e6:	60fb      	str	r3, [r7, #12]
 80020e8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80020ea:	230c      	movs	r3, #12
 80020ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020ee:	2302      	movs	r3, #2
 80020f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020f2:	2300      	movs	r3, #0
 80020f4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020f6:	2303      	movs	r3, #3
 80020f8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80020fa:	2307      	movs	r3, #7
 80020fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020fe:	f107 031c 	add.w	r3, r7, #28
 8002102:	4619      	mov	r1, r3
 8002104:	4837      	ldr	r0, [pc, #220]	@ (80021e4 <HAL_UART_MspInit+0x1cc>)
 8002106:	f009 fae5 	bl	800b6d4 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 800210a:	4b38      	ldr	r3, [pc, #224]	@ (80021ec <HAL_UART_MspInit+0x1d4>)
 800210c:	4a38      	ldr	r2, [pc, #224]	@ (80021f0 <HAL_UART_MspInit+0x1d8>)
 800210e:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8002110:	4b36      	ldr	r3, [pc, #216]	@ (80021ec <HAL_UART_MspInit+0x1d4>)
 8002112:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002116:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002118:	4b34      	ldr	r3, [pc, #208]	@ (80021ec <HAL_UART_MspInit+0x1d4>)
 800211a:	2200      	movs	r2, #0
 800211c:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800211e:	4b33      	ldr	r3, [pc, #204]	@ (80021ec <HAL_UART_MspInit+0x1d4>)
 8002120:	2200      	movs	r2, #0
 8002122:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002124:	4b31      	ldr	r3, [pc, #196]	@ (80021ec <HAL_UART_MspInit+0x1d4>)
 8002126:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800212a:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800212c:	4b2f      	ldr	r3, [pc, #188]	@ (80021ec <HAL_UART_MspInit+0x1d4>)
 800212e:	2200      	movs	r2, #0
 8002130:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002132:	4b2e      	ldr	r3, [pc, #184]	@ (80021ec <HAL_UART_MspInit+0x1d4>)
 8002134:	2200      	movs	r2, #0
 8002136:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8002138:	4b2c      	ldr	r3, [pc, #176]	@ (80021ec <HAL_UART_MspInit+0x1d4>)
 800213a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800213e:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002140:	4b2a      	ldr	r3, [pc, #168]	@ (80021ec <HAL_UART_MspInit+0x1d4>)
 8002142:	2200      	movs	r2, #0
 8002144:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002146:	4b29      	ldr	r3, [pc, #164]	@ (80021ec <HAL_UART_MspInit+0x1d4>)
 8002148:	2200      	movs	r2, #0
 800214a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800214c:	4827      	ldr	r0, [pc, #156]	@ (80021ec <HAL_UART_MspInit+0x1d4>)
 800214e:	f000 fe15 	bl	8002d7c <HAL_DMA_Init>
 8002152:	4603      	mov	r3, r0
 8002154:	2b00      	cmp	r3, #0
 8002156:	d001      	beq.n	800215c <HAL_UART_MspInit+0x144>
      Error_Handler();
 8002158:	f7ff fa90 	bl	800167c <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	4a23      	ldr	r2, [pc, #140]	@ (80021ec <HAL_UART_MspInit+0x1d4>)
 8002160:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002162:	4a22      	ldr	r2, [pc, #136]	@ (80021ec <HAL_UART_MspInit+0x1d4>)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8002168:	4b22      	ldr	r3, [pc, #136]	@ (80021f4 <HAL_UART_MspInit+0x1dc>)
 800216a:	4a23      	ldr	r2, [pc, #140]	@ (80021f8 <HAL_UART_MspInit+0x1e0>)
 800216c:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 800216e:	4b21      	ldr	r3, [pc, #132]	@ (80021f4 <HAL_UART_MspInit+0x1dc>)
 8002170:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002174:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002176:	4b1f      	ldr	r3, [pc, #124]	@ (80021f4 <HAL_UART_MspInit+0x1dc>)
 8002178:	2240      	movs	r2, #64	@ 0x40
 800217a:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800217c:	4b1d      	ldr	r3, [pc, #116]	@ (80021f4 <HAL_UART_MspInit+0x1dc>)
 800217e:	2200      	movs	r2, #0
 8002180:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002182:	4b1c      	ldr	r3, [pc, #112]	@ (80021f4 <HAL_UART_MspInit+0x1dc>)
 8002184:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002188:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800218a:	4b1a      	ldr	r3, [pc, #104]	@ (80021f4 <HAL_UART_MspInit+0x1dc>)
 800218c:	2200      	movs	r2, #0
 800218e:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002190:	4b18      	ldr	r3, [pc, #96]	@ (80021f4 <HAL_UART_MspInit+0x1dc>)
 8002192:	2200      	movs	r2, #0
 8002194:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8002196:	4b17      	ldr	r3, [pc, #92]	@ (80021f4 <HAL_UART_MspInit+0x1dc>)
 8002198:	2200      	movs	r2, #0
 800219a:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800219c:	4b15      	ldr	r3, [pc, #84]	@ (80021f4 <HAL_UART_MspInit+0x1dc>)
 800219e:	2200      	movs	r2, #0
 80021a0:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80021a2:	4b14      	ldr	r3, [pc, #80]	@ (80021f4 <HAL_UART_MspInit+0x1dc>)
 80021a4:	2200      	movs	r2, #0
 80021a6:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80021a8:	4812      	ldr	r0, [pc, #72]	@ (80021f4 <HAL_UART_MspInit+0x1dc>)
 80021aa:	f000 fde7 	bl	8002d7c <HAL_DMA_Init>
 80021ae:	4603      	mov	r3, r0
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d001      	beq.n	80021b8 <HAL_UART_MspInit+0x1a0>
      Error_Handler();
 80021b4:	f7ff fa62 	bl	800167c <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	4a0e      	ldr	r2, [pc, #56]	@ (80021f4 <HAL_UART_MspInit+0x1dc>)
 80021bc:	639a      	str	r2, [r3, #56]	@ 0x38
 80021be:	4a0d      	ldr	r2, [pc, #52]	@ (80021f4 <HAL_UART_MspInit+0x1dc>)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80021c4:	2200      	movs	r2, #0
 80021c6:	2100      	movs	r1, #0
 80021c8:	2026      	movs	r0, #38	@ 0x26
 80021ca:	f000 fc60 	bl	8002a8e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80021ce:	2026      	movs	r0, #38	@ 0x26
 80021d0:	f000 fc79 	bl	8002ac6 <HAL_NVIC_EnableIRQ>
}
 80021d4:	bf00      	nop
 80021d6:	3730      	adds	r7, #48	@ 0x30
 80021d8:	46bd      	mov	sp, r7
 80021da:	bd80      	pop	{r7, pc}
 80021dc:	40011000 	.word	0x40011000
 80021e0:	40023800 	.word	0x40023800
 80021e4:	40020000 	.word	0x40020000
 80021e8:	40004400 	.word	0x40004400
 80021ec:	20000e40 	.word	0x20000e40
 80021f0:	40026088 	.word	0x40026088
 80021f4:	20000ea0 	.word	0x20000ea0
 80021f8:	400260a0 	.word	0x400260a0

080021fc <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b082      	sub	sp, #8
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==USART1)
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	4a18      	ldr	r2, [pc, #96]	@ (800226c <HAL_UART_MspDeInit+0x70>)
 800220a:	4293      	cmp	r3, r2
 800220c:	d10e      	bne.n	800222c <HAL_UART_MspDeInit+0x30>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 800220e:	4b18      	ldr	r3, [pc, #96]	@ (8002270 <HAL_UART_MspDeInit+0x74>)
 8002210:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002212:	4a17      	ldr	r2, [pc, #92]	@ (8002270 <HAL_UART_MspDeInit+0x74>)
 8002214:	f023 0310 	bic.w	r3, r3, #16
 8002218:	6453      	str	r3, [r2, #68]	@ 0x44

    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 800221a:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800221e:	4815      	ldr	r0, [pc, #84]	@ (8002274 <HAL_UART_MspDeInit+0x78>)
 8002220:	f009 fbcc 	bl	800b9bc <HAL_GPIO_DeInit>

    /* USART1 interrupt Deinit */
    HAL_NVIC_DisableIRQ(USART1_IRQn);
 8002224:	2025      	movs	r0, #37	@ 0x25
 8002226:	f000 fc5c 	bl	8002ae2 <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }
}
 800222a:	e01b      	b.n	8002264 <HAL_UART_MspDeInit+0x68>
  else if(uartHandle->Instance==USART2)
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	4a11      	ldr	r2, [pc, #68]	@ (8002278 <HAL_UART_MspDeInit+0x7c>)
 8002232:	4293      	cmp	r3, r2
 8002234:	d116      	bne.n	8002264 <HAL_UART_MspDeInit+0x68>
    __HAL_RCC_USART2_CLK_DISABLE();
 8002236:	4b0e      	ldr	r3, [pc, #56]	@ (8002270 <HAL_UART_MspDeInit+0x74>)
 8002238:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800223a:	4a0d      	ldr	r2, [pc, #52]	@ (8002270 <HAL_UART_MspDeInit+0x74>)
 800223c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8002240:	6413      	str	r3, [r2, #64]	@ 0x40
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 8002242:	210c      	movs	r1, #12
 8002244:	480b      	ldr	r0, [pc, #44]	@ (8002274 <HAL_UART_MspDeInit+0x78>)
 8002246:	f009 fbb9 	bl	800b9bc <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmarx);
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800224e:	4618      	mov	r0, r3
 8002250:	f000 fe42 	bl	8002ed8 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmatx);
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002258:	4618      	mov	r0, r3
 800225a:	f000 fe3d 	bl	8002ed8 <HAL_DMA_DeInit>
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 800225e:	2026      	movs	r0, #38	@ 0x26
 8002260:	f000 fc3f 	bl	8002ae2 <HAL_NVIC_DisableIRQ>
}
 8002264:	bf00      	nop
 8002266:	3708      	adds	r7, #8
 8002268:	46bd      	mov	sp, r7
 800226a:	bd80      	pop	{r7, pc}
 800226c:	40011000 	.word	0x40011000
 8002270:	40023800 	.word	0x40023800
 8002274:	40020000 	.word	0x40020000
 8002278:	40004400 	.word	0x40004400

0800227c <Reset_Handler>:
 800227c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80022b4 <LoopFillZerobss+0xe>
 8002280:	f7ff fce0 	bl	8001c44 <SystemInit>
 8002284:	480c      	ldr	r0, [pc, #48]	@ (80022b8 <LoopFillZerobss+0x12>)
 8002286:	490d      	ldr	r1, [pc, #52]	@ (80022bc <LoopFillZerobss+0x16>)
 8002288:	4a0d      	ldr	r2, [pc, #52]	@ (80022c0 <LoopFillZerobss+0x1a>)
 800228a:	2300      	movs	r3, #0
 800228c:	e002      	b.n	8002294 <LoopCopyDataInit>

0800228e <CopyDataInit>:
 800228e:	58d4      	ldr	r4, [r2, r3]
 8002290:	50c4      	str	r4, [r0, r3]
 8002292:	3304      	adds	r3, #4

08002294 <LoopCopyDataInit>:
 8002294:	18c4      	adds	r4, r0, r3
 8002296:	428c      	cmp	r4, r1
 8002298:	d3f9      	bcc.n	800228e <CopyDataInit>
 800229a:	4a0a      	ldr	r2, [pc, #40]	@ (80022c4 <LoopFillZerobss+0x1e>)
 800229c:	4c0a      	ldr	r4, [pc, #40]	@ (80022c8 <LoopFillZerobss+0x22>)
 800229e:	2300      	movs	r3, #0
 80022a0:	e001      	b.n	80022a6 <LoopFillZerobss>

080022a2 <FillZerobss>:
 80022a2:	6013      	str	r3, [r2, #0]
 80022a4:	3204      	adds	r2, #4

080022a6 <LoopFillZerobss>:
 80022a6:	42a2      	cmp	r2, r4
 80022a8:	d3fb      	bcc.n	80022a2 <FillZerobss>
 80022aa:	f020 f8b9 	bl	8022420 <__libc_init_array>
 80022ae:	f7ff f95b 	bl	8001568 <main>
 80022b2:	4770      	bx	lr
 80022b4:	20040000 	.word	0x20040000
 80022b8:	20000000 	.word	0x20000000
 80022bc:	20000c2c 	.word	0x20000c2c
 80022c0:	08025860 	.word	0x08025860
 80022c4:	20000c30 	.word	0x20000c30
 80022c8:	20003278 	.word	0x20003278

080022cc <ADC_IRQHandler>:
 80022cc:	e7fe      	b.n	80022cc <ADC_IRQHandler>
	...

080022d0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80022d4:	4b0e      	ldr	r3, [pc, #56]	@ (8002310 <HAL_Init+0x40>)
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	4a0d      	ldr	r2, [pc, #52]	@ (8002310 <HAL_Init+0x40>)
 80022da:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80022de:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80022e0:	4b0b      	ldr	r3, [pc, #44]	@ (8002310 <HAL_Init+0x40>)
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	4a0a      	ldr	r2, [pc, #40]	@ (8002310 <HAL_Init+0x40>)
 80022e6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80022ea:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80022ec:	4b08      	ldr	r3, [pc, #32]	@ (8002310 <HAL_Init+0x40>)
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	4a07      	ldr	r2, [pc, #28]	@ (8002310 <HAL_Init+0x40>)
 80022f2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80022f6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80022f8:	2003      	movs	r0, #3
 80022fa:	f000 fbbd 	bl	8002a78 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80022fe:	200f      	movs	r0, #15
 8002300:	f000 f83e 	bl	8002380 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002304:	f7ff fa5e 	bl	80017c4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002308:	2300      	movs	r3, #0
}
 800230a:	4618      	mov	r0, r3
 800230c:	bd80      	pop	{r7, pc}
 800230e:	bf00      	nop
 8002310:	40023c00 	.word	0x40023c00

08002314 <HAL_DeInit>:
  * @brief  This function de-Initializes common part of the HAL and stops the systick.
  *         This function is optional.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DeInit(void)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	af00      	add	r7, sp, #0
  /* Reset of all peripherals */
  __HAL_RCC_APB1_FORCE_RESET();
 8002318:	4b0e      	ldr	r3, [pc, #56]	@ (8002354 <HAL_DeInit+0x40>)
 800231a:	4a0f      	ldr	r2, [pc, #60]	@ (8002358 <HAL_DeInit+0x44>)
 800231c:	621a      	str	r2, [r3, #32]
  __HAL_RCC_APB1_RELEASE_RESET();
 800231e:	4b0d      	ldr	r3, [pc, #52]	@ (8002354 <HAL_DeInit+0x40>)
 8002320:	2200      	movs	r2, #0
 8002322:	621a      	str	r2, [r3, #32]

  __HAL_RCC_APB2_FORCE_RESET();
 8002324:	4b0b      	ldr	r3, [pc, #44]	@ (8002354 <HAL_DeInit+0x40>)
 8002326:	4a0d      	ldr	r2, [pc, #52]	@ (800235c <HAL_DeInit+0x48>)
 8002328:	625a      	str	r2, [r3, #36]	@ 0x24
  __HAL_RCC_APB2_RELEASE_RESET();
 800232a:	4b0a      	ldr	r3, [pc, #40]	@ (8002354 <HAL_DeInit+0x40>)
 800232c:	2200      	movs	r2, #0
 800232e:	625a      	str	r2, [r3, #36]	@ 0x24

  __HAL_RCC_AHB1_FORCE_RESET();
 8002330:	4b08      	ldr	r3, [pc, #32]	@ (8002354 <HAL_DeInit+0x40>)
 8002332:	4a0b      	ldr	r2, [pc, #44]	@ (8002360 <HAL_DeInit+0x4c>)
 8002334:	611a      	str	r2, [r3, #16]
  __HAL_RCC_AHB1_RELEASE_RESET();
 8002336:	4b07      	ldr	r3, [pc, #28]	@ (8002354 <HAL_DeInit+0x40>)
 8002338:	2200      	movs	r2, #0
 800233a:	611a      	str	r2, [r3, #16]

  __HAL_RCC_AHB2_FORCE_RESET();
 800233c:	4b05      	ldr	r3, [pc, #20]	@ (8002354 <HAL_DeInit+0x40>)
 800233e:	22c0      	movs	r2, #192	@ 0xc0
 8002340:	615a      	str	r2, [r3, #20]
  __HAL_RCC_AHB2_RELEASE_RESET();
 8002342:	4b04      	ldr	r3, [pc, #16]	@ (8002354 <HAL_DeInit+0x40>)
 8002344:	2200      	movs	r2, #0
 8002346:	615a      	str	r2, [r3, #20]

  __HAL_RCC_AHB3_FORCE_RESET();
  __HAL_RCC_AHB3_RELEASE_RESET();

  /* De-Init the low level hardware */
  HAL_MspDeInit();
 8002348:	f000 f813 	bl	8002372 <HAL_MspDeInit>
    
  /* Return function status */
  return HAL_OK;
 800234c:	2300      	movs	r3, #0
}
 800234e:	4618      	mov	r0, r3
 8002350:	bd80      	pop	{r7, pc}
 8002352:	bf00      	nop
 8002354:	40023800 	.word	0x40023800
 8002358:	17e6c9ff 	.word	0x17e6c9ff
 800235c:	01177933 	.word	0x01177933
 8002360:	00601087 	.word	0x00601087
/**
  * @brief  Initialize the MSP.
  * @retval None
  */
__weak void HAL_MspInit(void)
{
 8002364:	b480      	push	{r7}
 8002366:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspInit could be implemented in the user file
   */
}
 8002368:	bf00      	nop
 800236a:	46bd      	mov	sp, r7
 800236c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002370:	4770      	bx	lr

08002372 <HAL_MspDeInit>:
/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
{
 8002372:	b480      	push	{r7}
 8002374:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspDeInit could be implemented in the user file
   */ 
}
 8002376:	bf00      	nop
 8002378:	46bd      	mov	sp, r7
 800237a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237e:	4770      	bx	lr

08002380 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002380:	b580      	push	{r7, lr}
 8002382:	b082      	sub	sp, #8
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002388:	4b12      	ldr	r3, [pc, #72]	@ (80023d4 <HAL_InitTick+0x54>)
 800238a:	681a      	ldr	r2, [r3, #0]
 800238c:	4b12      	ldr	r3, [pc, #72]	@ (80023d8 <HAL_InitTick+0x58>)
 800238e:	781b      	ldrb	r3, [r3, #0]
 8002390:	4619      	mov	r1, r3
 8002392:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002396:	fbb3 f3f1 	udiv	r3, r3, r1
 800239a:	fbb2 f3f3 	udiv	r3, r2, r3
 800239e:	4618      	mov	r0, r3
 80023a0:	f000 fbb1 	bl	8002b06 <HAL_SYSTICK_Config>
 80023a4:	4603      	mov	r3, r0
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d001      	beq.n	80023ae <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80023aa:	2301      	movs	r3, #1
 80023ac:	e00e      	b.n	80023cc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	2b0f      	cmp	r3, #15
 80023b2:	d80a      	bhi.n	80023ca <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80023b4:	2200      	movs	r2, #0
 80023b6:	6879      	ldr	r1, [r7, #4]
 80023b8:	f04f 30ff 	mov.w	r0, #4294967295
 80023bc:	f000 fb67 	bl	8002a8e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80023c0:	4a06      	ldr	r2, [pc, #24]	@ (80023dc <HAL_InitTick+0x5c>)
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80023c6:	2300      	movs	r3, #0
 80023c8:	e000      	b.n	80023cc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80023ca:	2301      	movs	r3, #1
}
 80023cc:	4618      	mov	r0, r3
 80023ce:	3708      	adds	r7, #8
 80023d0:	46bd      	mov	sp, r7
 80023d2:	bd80      	pop	{r7, pc}
 80023d4:	20000008 	.word	0x20000008
 80023d8:	20000010 	.word	0x20000010
 80023dc:	2000000c 	.word	0x2000000c

080023e0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80023e0:	b480      	push	{r7}
 80023e2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80023e4:	4b06      	ldr	r3, [pc, #24]	@ (8002400 <HAL_IncTick+0x20>)
 80023e6:	781b      	ldrb	r3, [r3, #0]
 80023e8:	461a      	mov	r2, r3
 80023ea:	4b06      	ldr	r3, [pc, #24]	@ (8002404 <HAL_IncTick+0x24>)
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	4413      	add	r3, r2
 80023f0:	4a04      	ldr	r2, [pc, #16]	@ (8002404 <HAL_IncTick+0x24>)
 80023f2:	6013      	str	r3, [r2, #0]
}
 80023f4:	bf00      	nop
 80023f6:	46bd      	mov	sp, r7
 80023f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fc:	4770      	bx	lr
 80023fe:	bf00      	nop
 8002400:	20000010 	.word	0x20000010
 8002404:	20000f00 	.word	0x20000f00

08002408 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002408:	b480      	push	{r7}
 800240a:	af00      	add	r7, sp, #0
  return uwTick;
 800240c:	4b03      	ldr	r3, [pc, #12]	@ (800241c <HAL_GetTick+0x14>)
 800240e:	681b      	ldr	r3, [r3, #0]
}
 8002410:	4618      	mov	r0, r3
 8002412:	46bd      	mov	sp, r7
 8002414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002418:	4770      	bx	lr
 800241a:	bf00      	nop
 800241c:	20000f00 	.word	0x20000f00

08002420 <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 8002420:	b480      	push	{r7}
 8002422:	af00      	add	r7, sp, #0
  return uwTickPrio;
 8002424:	4b03      	ldr	r3, [pc, #12]	@ (8002434 <HAL_GetTickPrio+0x14>)
 8002426:	681b      	ldr	r3, [r3, #0]
}
 8002428:	4618      	mov	r0, r3
 800242a:	46bd      	mov	sp, r7
 800242c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002430:	4770      	bx	lr
 8002432:	bf00      	nop
 8002434:	2000000c 	.word	0x2000000c

08002438 <HAL_SetTickFreq>:
/**
  * @brief Set new tick Freq.
  * @retval Status
  */
HAL_StatusTypeDef HAL_SetTickFreq(HAL_TickFreqTypeDef Freq)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	b084      	sub	sp, #16
 800243c:	af00      	add	r7, sp, #0
 800243e:	4603      	mov	r3, r0
 8002440:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status  = HAL_OK;
 8002442:	2300      	movs	r3, #0
 8002444:	73fb      	strb	r3, [r7, #15]
  HAL_TickFreqTypeDef prevTickFreq;

  assert_param(IS_TICKFREQ(Freq));

  if (uwTickFreq != Freq)
 8002446:	4b0e      	ldr	r3, [pc, #56]	@ (8002480 <HAL_SetTickFreq+0x48>)
 8002448:	781b      	ldrb	r3, [r3, #0]
 800244a:	79fa      	ldrb	r2, [r7, #7]
 800244c:	429a      	cmp	r2, r3
 800244e:	d012      	beq.n	8002476 <HAL_SetTickFreq+0x3e>
  {
    /* Back up uwTickFreq frequency */
    prevTickFreq = uwTickFreq;
 8002450:	4b0b      	ldr	r3, [pc, #44]	@ (8002480 <HAL_SetTickFreq+0x48>)
 8002452:	781b      	ldrb	r3, [r3, #0]
 8002454:	73bb      	strb	r3, [r7, #14]

    /* Update uwTickFreq global variable used by HAL_InitTick() */
    uwTickFreq = Freq;
 8002456:	4a0a      	ldr	r2, [pc, #40]	@ (8002480 <HAL_SetTickFreq+0x48>)
 8002458:	79fb      	ldrb	r3, [r7, #7]
 800245a:	7013      	strb	r3, [r2, #0]

    /* Apply the new tick Freq  */
    status = HAL_InitTick(uwTickPrio);
 800245c:	4b09      	ldr	r3, [pc, #36]	@ (8002484 <HAL_SetTickFreq+0x4c>)
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	4618      	mov	r0, r3
 8002462:	f7ff ff8d 	bl	8002380 <HAL_InitTick>
 8002466:	4603      	mov	r3, r0
 8002468:	73fb      	strb	r3, [r7, #15]

    if (status != HAL_OK)
 800246a:	7bfb      	ldrb	r3, [r7, #15]
 800246c:	2b00      	cmp	r3, #0
 800246e:	d002      	beq.n	8002476 <HAL_SetTickFreq+0x3e>
    {
      /* Restore previous tick frequency */
      uwTickFreq = prevTickFreq;
 8002470:	4a03      	ldr	r2, [pc, #12]	@ (8002480 <HAL_SetTickFreq+0x48>)
 8002472:	7bbb      	ldrb	r3, [r7, #14]
 8002474:	7013      	strb	r3, [r2, #0]
    }
  }

  return status;
 8002476:	7bfb      	ldrb	r3, [r7, #15]
}
 8002478:	4618      	mov	r0, r3
 800247a:	3710      	adds	r7, #16
 800247c:	46bd      	mov	sp, r7
 800247e:	bd80      	pop	{r7, pc}
 8002480:	20000010 	.word	0x20000010
 8002484:	2000000c 	.word	0x2000000c

08002488 <HAL_GetTickFreq>:
  * @brief Return tick frequency.
  * @retval Tick frequency.
  *         Value of @ref HAL_TickFreqTypeDef.
  */
HAL_TickFreqTypeDef HAL_GetTickFreq(void)
{
 8002488:	b480      	push	{r7}
 800248a:	af00      	add	r7, sp, #0
  return uwTickFreq;
 800248c:	4b03      	ldr	r3, [pc, #12]	@ (800249c <HAL_GetTickFreq+0x14>)
 800248e:	781b      	ldrb	r3, [r3, #0]
}
 8002490:	4618      	mov	r0, r3
 8002492:	46bd      	mov	sp, r7
 8002494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002498:	4770      	bx	lr
 800249a:	bf00      	nop
 800249c:	20000010 	.word	0x20000010

080024a0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	b084      	sub	sp, #16
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80024a8:	f7ff ffae 	bl	8002408 <HAL_GetTick>
 80024ac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024b8:	d005      	beq.n	80024c6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80024ba:	4b0a      	ldr	r3, [pc, #40]	@ (80024e4 <HAL_Delay+0x44>)
 80024bc:	781b      	ldrb	r3, [r3, #0]
 80024be:	461a      	mov	r2, r3
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	4413      	add	r3, r2
 80024c4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80024c6:	bf00      	nop
 80024c8:	f7ff ff9e 	bl	8002408 <HAL_GetTick>
 80024cc:	4602      	mov	r2, r0
 80024ce:	68bb      	ldr	r3, [r7, #8]
 80024d0:	1ad3      	subs	r3, r2, r3
 80024d2:	68fa      	ldr	r2, [r7, #12]
 80024d4:	429a      	cmp	r2, r3
 80024d6:	d8f7      	bhi.n	80024c8 <HAL_Delay+0x28>
  {
  }
}
 80024d8:	bf00      	nop
 80024da:	bf00      	nop
 80024dc:	3710      	adds	r7, #16
 80024de:	46bd      	mov	sp, r7
 80024e0:	bd80      	pop	{r7, pc}
 80024e2:	bf00      	nop
 80024e4:	20000010 	.word	0x20000010

080024e8 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 80024e8:	b480      	push	{r7}
 80024ea:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
 80024ec:	4b05      	ldr	r3, [pc, #20]	@ (8002504 <HAL_SuspendTick+0x1c>)
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	4a04      	ldr	r2, [pc, #16]	@ (8002504 <HAL_SuspendTick+0x1c>)
 80024f2:	f023 0302 	bic.w	r3, r3, #2
 80024f6:	6013      	str	r3, [r2, #0]
}
 80024f8:	bf00      	nop
 80024fa:	46bd      	mov	sp, r7
 80024fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002500:	4770      	bx	lr
 8002502:	bf00      	nop
 8002504:	e000e010 	.word	0xe000e010

08002508 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8002508:	b480      	push	{r7}
 800250a:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SysTick->CTRL  |= SysTick_CTRL_TICKINT_Msk;
 800250c:	4b05      	ldr	r3, [pc, #20]	@ (8002524 <HAL_ResumeTick+0x1c>)
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	4a04      	ldr	r2, [pc, #16]	@ (8002524 <HAL_ResumeTick+0x1c>)
 8002512:	f043 0302 	orr.w	r3, r3, #2
 8002516:	6013      	str	r3, [r2, #0]
}
 8002518:	bf00      	nop
 800251a:	46bd      	mov	sp, r7
 800251c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002520:	4770      	bx	lr
 8002522:	bf00      	nop
 8002524:	e000e010 	.word	0xe000e010

08002528 <HAL_GetHalVersion>:
/**
  * @brief  Returns the HAL revision
  * @retval version : 0xXYZR (8bits for each decimal, R for RC)
  */
uint32_t HAL_GetHalVersion(void)
{
 8002528:	b480      	push	{r7}
 800252a:	af00      	add	r7, sp, #0
  return __STM32F4xx_HAL_VERSION;
 800252c:	4b02      	ldr	r3, [pc, #8]	@ (8002538 <HAL_GetHalVersion+0x10>)
}
 800252e:	4618      	mov	r0, r3
 8002530:	46bd      	mov	sp, r7
 8002532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002536:	4770      	bx	lr
 8002538:	01080400 	.word	0x01080400

0800253c <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 800253c:	b480      	push	{r7}
 800253e:	af00      	add	r7, sp, #0
  return((DBGMCU->IDCODE) >> 16U);
 8002540:	4b03      	ldr	r3, [pc, #12]	@ (8002550 <HAL_GetREVID+0x14>)
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	0c1b      	lsrs	r3, r3, #16
}
 8002546:	4618      	mov	r0, r3
 8002548:	46bd      	mov	sp, r7
 800254a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254e:	4770      	bx	lr
 8002550:	e0042000 	.word	0xe0042000

08002554 <HAL_GetDEVID>:
/**
  * @brief  Returns the device identifier.
  * @retval Device identifier
  */
uint32_t HAL_GetDEVID(void)
{
 8002554:	b480      	push	{r7}
 8002556:	af00      	add	r7, sp, #0
  return((DBGMCU->IDCODE) & IDCODE_DEVID_MASK);
 8002558:	4b04      	ldr	r3, [pc, #16]	@ (800256c <HAL_GetDEVID+0x18>)
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	f3c3 030b 	ubfx	r3, r3, #0, #12
}
 8002560:	4618      	mov	r0, r3
 8002562:	46bd      	mov	sp, r7
 8002564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002568:	4770      	bx	lr
 800256a:	bf00      	nop
 800256c:	e0042000 	.word	0xe0042000

08002570 <HAL_DBGMCU_EnableDBGSleepMode>:
/**
  * @brief  Enable the Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGSleepMode(void)
{
 8002570:	b480      	push	{r7}
 8002572:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 8002574:	4b05      	ldr	r3, [pc, #20]	@ (800258c <HAL_DBGMCU_EnableDBGSleepMode+0x1c>)
 8002576:	685b      	ldr	r3, [r3, #4]
 8002578:	4a04      	ldr	r2, [pc, #16]	@ (800258c <HAL_DBGMCU_EnableDBGSleepMode+0x1c>)
 800257a:	f043 0301 	orr.w	r3, r3, #1
 800257e:	6053      	str	r3, [r2, #4]
}
 8002580:	bf00      	nop
 8002582:	46bd      	mov	sp, r7
 8002584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002588:	4770      	bx	lr
 800258a:	bf00      	nop
 800258c:	e0042000 	.word	0xe0042000

08002590 <HAL_DBGMCU_DisableDBGSleepMode>:
/**
  * @brief  Disable the Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGSleepMode(void)
{
 8002590:	b480      	push	{r7}
 8002592:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 8002594:	4b05      	ldr	r3, [pc, #20]	@ (80025ac <HAL_DBGMCU_DisableDBGSleepMode+0x1c>)
 8002596:	685b      	ldr	r3, [r3, #4]
 8002598:	4a04      	ldr	r2, [pc, #16]	@ (80025ac <HAL_DBGMCU_DisableDBGSleepMode+0x1c>)
 800259a:	f023 0301 	bic.w	r3, r3, #1
 800259e:	6053      	str	r3, [r2, #4]
}
 80025a0:	bf00      	nop
 80025a2:	46bd      	mov	sp, r7
 80025a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a8:	4770      	bx	lr
 80025aa:	bf00      	nop
 80025ac:	e0042000 	.word	0xe0042000

080025b0 <HAL_DBGMCU_EnableDBGStopMode>:
/**
  * @brief  Enable the Debug Module during STOP mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStopMode(void)
{
 80025b0:	b480      	push	{r7}
 80025b2:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 80025b4:	4b05      	ldr	r3, [pc, #20]	@ (80025cc <HAL_DBGMCU_EnableDBGStopMode+0x1c>)
 80025b6:	685b      	ldr	r3, [r3, #4]
 80025b8:	4a04      	ldr	r2, [pc, #16]	@ (80025cc <HAL_DBGMCU_EnableDBGStopMode+0x1c>)
 80025ba:	f043 0302 	orr.w	r3, r3, #2
 80025be:	6053      	str	r3, [r2, #4]
}
 80025c0:	bf00      	nop
 80025c2:	46bd      	mov	sp, r7
 80025c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c8:	4770      	bx	lr
 80025ca:	bf00      	nop
 80025cc:	e0042000 	.word	0xe0042000

080025d0 <HAL_DBGMCU_DisableDBGStopMode>:
/**
  * @brief  Disable the Debug Module during STOP mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStopMode(void)
{
 80025d0:	b480      	push	{r7}
 80025d2:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 80025d4:	4b05      	ldr	r3, [pc, #20]	@ (80025ec <HAL_DBGMCU_DisableDBGStopMode+0x1c>)
 80025d6:	685b      	ldr	r3, [r3, #4]
 80025d8:	4a04      	ldr	r2, [pc, #16]	@ (80025ec <HAL_DBGMCU_DisableDBGStopMode+0x1c>)
 80025da:	f023 0302 	bic.w	r3, r3, #2
 80025de:	6053      	str	r3, [r2, #4]
}
 80025e0:	bf00      	nop
 80025e2:	46bd      	mov	sp, r7
 80025e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e8:	4770      	bx	lr
 80025ea:	bf00      	nop
 80025ec:	e0042000 	.word	0xe0042000

080025f0 <HAL_DBGMCU_EnableDBGStandbyMode>:
/**
  * @brief  Enable the Debug Module during STANDBY mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStandbyMode(void)
{
 80025f0:	b480      	push	{r7}
 80025f2:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 80025f4:	4b05      	ldr	r3, [pc, #20]	@ (800260c <HAL_DBGMCU_EnableDBGStandbyMode+0x1c>)
 80025f6:	685b      	ldr	r3, [r3, #4]
 80025f8:	4a04      	ldr	r2, [pc, #16]	@ (800260c <HAL_DBGMCU_EnableDBGStandbyMode+0x1c>)
 80025fa:	f043 0304 	orr.w	r3, r3, #4
 80025fe:	6053      	str	r3, [r2, #4]
}
 8002600:	bf00      	nop
 8002602:	46bd      	mov	sp, r7
 8002604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002608:	4770      	bx	lr
 800260a:	bf00      	nop
 800260c:	e0042000 	.word	0xe0042000

08002610 <HAL_DBGMCU_DisableDBGStandbyMode>:
/**
  * @brief  Disable the Debug Module during STANDBY mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStandbyMode(void)
{
 8002610:	b480      	push	{r7}
 8002612:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 8002614:	4b05      	ldr	r3, [pc, #20]	@ (800262c <HAL_DBGMCU_DisableDBGStandbyMode+0x1c>)
 8002616:	685b      	ldr	r3, [r3, #4]
 8002618:	4a04      	ldr	r2, [pc, #16]	@ (800262c <HAL_DBGMCU_DisableDBGStandbyMode+0x1c>)
 800261a:	f023 0304 	bic.w	r3, r3, #4
 800261e:	6053      	str	r3, [r2, #4]
}
 8002620:	bf00      	nop
 8002622:	46bd      	mov	sp, r7
 8002624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002628:	4770      	bx	lr
 800262a:	bf00      	nop
 800262c:	e0042000 	.word	0xe0042000

08002630 <HAL_EnableCompensationCell>:
  * @note   The I/O compensation cell can be used only when the device supply
  *         voltage ranges from 2.4 to 3.6 V.  
  * @retval None
  */
void HAL_EnableCompensationCell(void)
{
 8002630:	b480      	push	{r7}
 8002632:	af00      	add	r7, sp, #0
  *(__IO uint32_t *)CMPCR_CMP_PD_BB = (uint32_t)ENABLE;
 8002634:	4b03      	ldr	r3, [pc, #12]	@ (8002644 <HAL_EnableCompensationCell+0x14>)
 8002636:	2201      	movs	r2, #1
 8002638:	601a      	str	r2, [r3, #0]
}
 800263a:	bf00      	nop
 800263c:	46bd      	mov	sp, r7
 800263e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002642:	4770      	bx	lr
 8002644:	42270400 	.word	0x42270400

08002648 <HAL_DisableCompensationCell>:
  * @note   The I/O compensation cell can be used only when the device supply
  *         voltage ranges from 2.4 to 3.6 V.  
  * @retval None
  */
void HAL_DisableCompensationCell(void)
{
 8002648:	b480      	push	{r7}
 800264a:	af00      	add	r7, sp, #0
  *(__IO uint32_t *)CMPCR_CMP_PD_BB = (uint32_t)DISABLE;
 800264c:	4b03      	ldr	r3, [pc, #12]	@ (800265c <HAL_DisableCompensationCell+0x14>)
 800264e:	2200      	movs	r2, #0
 8002650:	601a      	str	r2, [r3, #0]
}
 8002652:	bf00      	nop
 8002654:	46bd      	mov	sp, r7
 8002656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800265a:	4770      	bx	lr
 800265c:	42270400 	.word	0x42270400

08002660 <HAL_GetUIDw0>:
/**
  * @brief  Returns first word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw0(void)
{
 8002660:	b480      	push	{r7}
 8002662:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)UID_BASE)));
 8002664:	4b03      	ldr	r3, [pc, #12]	@ (8002674 <HAL_GetUIDw0+0x14>)
 8002666:	681b      	ldr	r3, [r3, #0]
}
 8002668:	4618      	mov	r0, r3
 800266a:	46bd      	mov	sp, r7
 800266c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002670:	4770      	bx	lr
 8002672:	bf00      	nop
 8002674:	1fff7a10 	.word	0x1fff7a10

08002678 <HAL_GetUIDw1>:
/**
  * @brief  Returns second word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw1(void)
{
 8002678:	b480      	push	{r7}
 800267a:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)(UID_BASE + 4U))));
 800267c:	4b03      	ldr	r3, [pc, #12]	@ (800268c <HAL_GetUIDw1+0x14>)
 800267e:	681b      	ldr	r3, [r3, #0]
}
 8002680:	4618      	mov	r0, r3
 8002682:	46bd      	mov	sp, r7
 8002684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002688:	4770      	bx	lr
 800268a:	bf00      	nop
 800268c:	1fff7a14 	.word	0x1fff7a14

08002690 <HAL_GetUIDw2>:
/**
  * @brief  Returns third word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw2(void)
{
 8002690:	b480      	push	{r7}
 8002692:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)(UID_BASE + 8U))));
 8002694:	4b03      	ldr	r3, [pc, #12]	@ (80026a4 <HAL_GetUIDw2+0x14>)
 8002696:	681b      	ldr	r3, [r3, #0]
}
 8002698:	4618      	mov	r0, r3
 800269a:	46bd      	mov	sp, r7
 800269c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a0:	4770      	bx	lr
 80026a2:	bf00      	nop
 80026a4:	1fff7a18 	.word	0x1fff7a18

080026a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026a8:	b480      	push	{r7}
 80026aa:	b085      	sub	sp, #20
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	f003 0307 	and.w	r3, r3, #7
 80026b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80026b8:	4b0c      	ldr	r3, [pc, #48]	@ (80026ec <__NVIC_SetPriorityGrouping+0x44>)
 80026ba:	68db      	ldr	r3, [r3, #12]
 80026bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80026be:	68ba      	ldr	r2, [r7, #8]
 80026c0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80026c4:	4013      	ands	r3, r2
 80026c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80026cc:	68bb      	ldr	r3, [r7, #8]
 80026ce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80026d0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80026d4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80026d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80026da:	4a04      	ldr	r2, [pc, #16]	@ (80026ec <__NVIC_SetPriorityGrouping+0x44>)
 80026dc:	68bb      	ldr	r3, [r7, #8]
 80026de:	60d3      	str	r3, [r2, #12]
}
 80026e0:	bf00      	nop
 80026e2:	3714      	adds	r7, #20
 80026e4:	46bd      	mov	sp, r7
 80026e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ea:	4770      	bx	lr
 80026ec:	e000ed00 	.word	0xe000ed00

080026f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80026f0:	b480      	push	{r7}
 80026f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80026f4:	4b04      	ldr	r3, [pc, #16]	@ (8002708 <__NVIC_GetPriorityGrouping+0x18>)
 80026f6:	68db      	ldr	r3, [r3, #12]
 80026f8:	0a1b      	lsrs	r3, r3, #8
 80026fa:	f003 0307 	and.w	r3, r3, #7
}
 80026fe:	4618      	mov	r0, r3
 8002700:	46bd      	mov	sp, r7
 8002702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002706:	4770      	bx	lr
 8002708:	e000ed00 	.word	0xe000ed00

0800270c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800270c:	b480      	push	{r7}
 800270e:	b083      	sub	sp, #12
 8002710:	af00      	add	r7, sp, #0
 8002712:	4603      	mov	r3, r0
 8002714:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002716:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800271a:	2b00      	cmp	r3, #0
 800271c:	db0b      	blt.n	8002736 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800271e:	79fb      	ldrb	r3, [r7, #7]
 8002720:	f003 021f 	and.w	r2, r3, #31
 8002724:	4907      	ldr	r1, [pc, #28]	@ (8002744 <__NVIC_EnableIRQ+0x38>)
 8002726:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800272a:	095b      	lsrs	r3, r3, #5
 800272c:	2001      	movs	r0, #1
 800272e:	fa00 f202 	lsl.w	r2, r0, r2
 8002732:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002736:	bf00      	nop
 8002738:	370c      	adds	r7, #12
 800273a:	46bd      	mov	sp, r7
 800273c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002740:	4770      	bx	lr
 8002742:	bf00      	nop
 8002744:	e000e100 	.word	0xe000e100

08002748 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002748:	b480      	push	{r7}
 800274a:	b083      	sub	sp, #12
 800274c:	af00      	add	r7, sp, #0
 800274e:	4603      	mov	r3, r0
 8002750:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002752:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002756:	2b00      	cmp	r3, #0
 8002758:	db12      	blt.n	8002780 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800275a:	79fb      	ldrb	r3, [r7, #7]
 800275c:	f003 021f 	and.w	r2, r3, #31
 8002760:	490a      	ldr	r1, [pc, #40]	@ (800278c <__NVIC_DisableIRQ+0x44>)
 8002762:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002766:	095b      	lsrs	r3, r3, #5
 8002768:	2001      	movs	r0, #1
 800276a:	fa00 f202 	lsl.w	r2, r0, r2
 800276e:	3320      	adds	r3, #32
 8002770:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8002774:	f3bf 8f4f 	dsb	sy
}
 8002778:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800277a:	f3bf 8f6f 	isb	sy
}
 800277e:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8002780:	bf00      	nop
 8002782:	370c      	adds	r7, #12
 8002784:	46bd      	mov	sp, r7
 8002786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278a:	4770      	bx	lr
 800278c:	e000e100 	.word	0xe000e100

08002790 <__NVIC_GetPendingIRQ>:
  \return             0  Interrupt status is not pending.
  \return             1  Interrupt status is pending.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
{
 8002790:	b480      	push	{r7}
 8002792:	b083      	sub	sp, #12
 8002794:	af00      	add	r7, sp, #0
 8002796:	4603      	mov	r3, r0
 8002798:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800279a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800279e:	2b00      	cmp	r3, #0
 80027a0:	db0e      	blt.n	80027c0 <__NVIC_GetPendingIRQ+0x30>
  {
    return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
 80027a2:	4a0b      	ldr	r2, [pc, #44]	@ (80027d0 <__NVIC_GetPendingIRQ+0x40>)
 80027a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027a8:	095b      	lsrs	r3, r3, #5
 80027aa:	3340      	adds	r3, #64	@ 0x40
 80027ac:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80027b0:	79fb      	ldrb	r3, [r7, #7]
 80027b2:	f003 031f 	and.w	r3, r3, #31
 80027b6:	fa22 f303 	lsr.w	r3, r2, r3
 80027ba:	f003 0301 	and.w	r3, r3, #1
 80027be:	e000      	b.n	80027c2 <__NVIC_GetPendingIRQ+0x32>
  }
  else
  {
    return(0U);
 80027c0:	2300      	movs	r3, #0
  }
}
 80027c2:	4618      	mov	r0, r3
 80027c4:	370c      	adds	r7, #12
 80027c6:	46bd      	mov	sp, r7
 80027c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027cc:	4770      	bx	lr
 80027ce:	bf00      	nop
 80027d0:	e000e100 	.word	0xe000e100

080027d4 <__NVIC_SetPendingIRQ>:
  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 80027d4:	b480      	push	{r7}
 80027d6:	b083      	sub	sp, #12
 80027d8:	af00      	add	r7, sp, #0
 80027da:	4603      	mov	r3, r0
 80027dc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	db0c      	blt.n	8002800 <__NVIC_SetPendingIRQ+0x2c>
  {
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80027e6:	79fb      	ldrb	r3, [r7, #7]
 80027e8:	f003 021f 	and.w	r2, r3, #31
 80027ec:	4907      	ldr	r1, [pc, #28]	@ (800280c <__NVIC_SetPendingIRQ+0x38>)
 80027ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027f2:	095b      	lsrs	r3, r3, #5
 80027f4:	2001      	movs	r0, #1
 80027f6:	fa00 f202 	lsl.w	r2, r0, r2
 80027fa:	3340      	adds	r3, #64	@ 0x40
 80027fc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002800:	bf00      	nop
 8002802:	370c      	adds	r7, #12
 8002804:	46bd      	mov	sp, r7
 8002806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280a:	4770      	bx	lr
 800280c:	e000e100 	.word	0xe000e100

08002810 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8002810:	b480      	push	{r7}
 8002812:	b083      	sub	sp, #12
 8002814:	af00      	add	r7, sp, #0
 8002816:	4603      	mov	r3, r0
 8002818:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800281a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800281e:	2b00      	cmp	r3, #0
 8002820:	db0c      	blt.n	800283c <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002822:	79fb      	ldrb	r3, [r7, #7]
 8002824:	f003 021f 	and.w	r2, r3, #31
 8002828:	4907      	ldr	r1, [pc, #28]	@ (8002848 <__NVIC_ClearPendingIRQ+0x38>)
 800282a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800282e:	095b      	lsrs	r3, r3, #5
 8002830:	2001      	movs	r0, #1
 8002832:	fa00 f202 	lsl.w	r2, r0, r2
 8002836:	3360      	adds	r3, #96	@ 0x60
 8002838:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800283c:	bf00      	nop
 800283e:	370c      	adds	r7, #12
 8002840:	46bd      	mov	sp, r7
 8002842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002846:	4770      	bx	lr
 8002848:	e000e100 	.word	0xe000e100

0800284c <__NVIC_GetActive>:
  \return             0  Interrupt status is not active.
  \return             1  Interrupt status is active.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
{
 800284c:	b480      	push	{r7}
 800284e:	b083      	sub	sp, #12
 8002850:	af00      	add	r7, sp, #0
 8002852:	4603      	mov	r3, r0
 8002854:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002856:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800285a:	2b00      	cmp	r3, #0
 800285c:	db0e      	blt.n	800287c <__NVIC_GetActive+0x30>
  {
    return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
 800285e:	4a0b      	ldr	r2, [pc, #44]	@ (800288c <__NVIC_GetActive+0x40>)
 8002860:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002864:	095b      	lsrs	r3, r3, #5
 8002866:	3380      	adds	r3, #128	@ 0x80
 8002868:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800286c:	79fb      	ldrb	r3, [r7, #7]
 800286e:	f003 031f 	and.w	r3, r3, #31
 8002872:	fa22 f303 	lsr.w	r3, r2, r3
 8002876:	f003 0301 	and.w	r3, r3, #1
 800287a:	e000      	b.n	800287e <__NVIC_GetActive+0x32>
  }
  else
  {
    return(0U);
 800287c:	2300      	movs	r3, #0
  }
}
 800287e:	4618      	mov	r0, r3
 8002880:	370c      	adds	r7, #12
 8002882:	46bd      	mov	sp, r7
 8002884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002888:	4770      	bx	lr
 800288a:	bf00      	nop
 800288c:	e000e100 	.word	0xe000e100

08002890 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002890:	b480      	push	{r7}
 8002892:	b083      	sub	sp, #12
 8002894:	af00      	add	r7, sp, #0
 8002896:	4603      	mov	r3, r0
 8002898:	6039      	str	r1, [r7, #0]
 800289a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800289c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	db0a      	blt.n	80028ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028a4:	683b      	ldr	r3, [r7, #0]
 80028a6:	b2da      	uxtb	r2, r3
 80028a8:	490c      	ldr	r1, [pc, #48]	@ (80028dc <__NVIC_SetPriority+0x4c>)
 80028aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028ae:	0112      	lsls	r2, r2, #4
 80028b0:	b2d2      	uxtb	r2, r2
 80028b2:	440b      	add	r3, r1
 80028b4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80028b8:	e00a      	b.n	80028d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028ba:	683b      	ldr	r3, [r7, #0]
 80028bc:	b2da      	uxtb	r2, r3
 80028be:	4908      	ldr	r1, [pc, #32]	@ (80028e0 <__NVIC_SetPriority+0x50>)
 80028c0:	79fb      	ldrb	r3, [r7, #7]
 80028c2:	f003 030f 	and.w	r3, r3, #15
 80028c6:	3b04      	subs	r3, #4
 80028c8:	0112      	lsls	r2, r2, #4
 80028ca:	b2d2      	uxtb	r2, r2
 80028cc:	440b      	add	r3, r1
 80028ce:	761a      	strb	r2, [r3, #24]
}
 80028d0:	bf00      	nop
 80028d2:	370c      	adds	r7, #12
 80028d4:	46bd      	mov	sp, r7
 80028d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028da:	4770      	bx	lr
 80028dc:	e000e100 	.word	0xe000e100
 80028e0:	e000ed00 	.word	0xe000ed00

080028e4 <__NVIC_GetPriority>:
  \param [in]   IRQn  Interrupt number.
  \return             Interrupt Priority.
                      Value is aligned automatically to the implemented priority bits of the microcontroller.
 */
__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
{
 80028e4:	b480      	push	{r7}
 80028e6:	b083      	sub	sp, #12
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	4603      	mov	r3, r0
 80028ec:	71fb      	strb	r3, [r7, #7]

  if ((int32_t)(IRQn) >= 0)
 80028ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	db09      	blt.n	800290a <__NVIC_GetPriority+0x26>
  {
    return(((uint32_t)NVIC->IP[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
 80028f6:	4a0d      	ldr	r2, [pc, #52]	@ (800292c <__NVIC_GetPriority+0x48>)
 80028f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028fc:	4413      	add	r3, r2
 80028fe:	f893 3300 	ldrb.w	r3, [r3, #768]	@ 0x300
 8002902:	b2db      	uxtb	r3, r3
 8002904:	091b      	lsrs	r3, r3, #4
 8002906:	b2db      	uxtb	r3, r3
 8002908:	e009      	b.n	800291e <__NVIC_GetPriority+0x3a>
  }
  else
  {
    return(((uint32_t)SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
 800290a:	4a09      	ldr	r2, [pc, #36]	@ (8002930 <__NVIC_GetPriority+0x4c>)
 800290c:	79fb      	ldrb	r3, [r7, #7]
 800290e:	f003 030f 	and.w	r3, r3, #15
 8002912:	3b04      	subs	r3, #4
 8002914:	4413      	add	r3, r2
 8002916:	7e1b      	ldrb	r3, [r3, #24]
 8002918:	b2db      	uxtb	r3, r3
 800291a:	091b      	lsrs	r3, r3, #4
 800291c:	b2db      	uxtb	r3, r3
  }
}
 800291e:	4618      	mov	r0, r3
 8002920:	370c      	adds	r7, #12
 8002922:	46bd      	mov	sp, r7
 8002924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002928:	4770      	bx	lr
 800292a:	bf00      	nop
 800292c:	e000e100 	.word	0xe000e100
 8002930:	e000ed00 	.word	0xe000ed00

08002934 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002934:	b480      	push	{r7}
 8002936:	b089      	sub	sp, #36	@ 0x24
 8002938:	af00      	add	r7, sp, #0
 800293a:	60f8      	str	r0, [r7, #12]
 800293c:	60b9      	str	r1, [r7, #8]
 800293e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	f003 0307 	and.w	r3, r3, #7
 8002946:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002948:	69fb      	ldr	r3, [r7, #28]
 800294a:	f1c3 0307 	rsb	r3, r3, #7
 800294e:	2b04      	cmp	r3, #4
 8002950:	bf28      	it	cs
 8002952:	2304      	movcs	r3, #4
 8002954:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002956:	69fb      	ldr	r3, [r7, #28]
 8002958:	3304      	adds	r3, #4
 800295a:	2b06      	cmp	r3, #6
 800295c:	d902      	bls.n	8002964 <NVIC_EncodePriority+0x30>
 800295e:	69fb      	ldr	r3, [r7, #28]
 8002960:	3b03      	subs	r3, #3
 8002962:	e000      	b.n	8002966 <NVIC_EncodePriority+0x32>
 8002964:	2300      	movs	r3, #0
 8002966:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002968:	f04f 32ff 	mov.w	r2, #4294967295
 800296c:	69bb      	ldr	r3, [r7, #24]
 800296e:	fa02 f303 	lsl.w	r3, r2, r3
 8002972:	43da      	mvns	r2, r3
 8002974:	68bb      	ldr	r3, [r7, #8]
 8002976:	401a      	ands	r2, r3
 8002978:	697b      	ldr	r3, [r7, #20]
 800297a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800297c:	f04f 31ff 	mov.w	r1, #4294967295
 8002980:	697b      	ldr	r3, [r7, #20]
 8002982:	fa01 f303 	lsl.w	r3, r1, r3
 8002986:	43d9      	mvns	r1, r3
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800298c:	4313      	orrs	r3, r2
         );
}
 800298e:	4618      	mov	r0, r3
 8002990:	3724      	adds	r7, #36	@ 0x24
 8002992:	46bd      	mov	sp, r7
 8002994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002998:	4770      	bx	lr

0800299a <NVIC_DecodePriority>:
  \param [in]     PriorityGroup  Used priority group.
  \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
  \param [out]     pSubPriority  Subpriority value (starting from 0).
 */
__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority)
{
 800299a:	b480      	push	{r7}
 800299c:	b089      	sub	sp, #36	@ 0x24
 800299e:	af00      	add	r7, sp, #0
 80029a0:	60f8      	str	r0, [r7, #12]
 80029a2:	60b9      	str	r1, [r7, #8]
 80029a4:	607a      	str	r2, [r7, #4]
 80029a6:	603b      	str	r3, [r7, #0]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80029a8:	68bb      	ldr	r3, [r7, #8]
 80029aa:	f003 0307 	and.w	r3, r3, #7
 80029ae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80029b0:	69fb      	ldr	r3, [r7, #28]
 80029b2:	f1c3 0307 	rsb	r3, r3, #7
 80029b6:	2b04      	cmp	r3, #4
 80029b8:	bf28      	it	cs
 80029ba:	2304      	movcs	r3, #4
 80029bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80029be:	69fb      	ldr	r3, [r7, #28]
 80029c0:	3304      	adds	r3, #4
 80029c2:	2b06      	cmp	r3, #6
 80029c4:	d902      	bls.n	80029cc <NVIC_DecodePriority+0x32>
 80029c6:	69fb      	ldr	r3, [r7, #28]
 80029c8:	3b03      	subs	r3, #3
 80029ca:	e000      	b.n	80029ce <NVIC_DecodePriority+0x34>
 80029cc:	2300      	movs	r3, #0
 80029ce:	617b      	str	r3, [r7, #20]

  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
 80029d0:	68fa      	ldr	r2, [r7, #12]
 80029d2:	697b      	ldr	r3, [r7, #20]
 80029d4:	40da      	lsrs	r2, r3
 80029d6:	f04f 31ff 	mov.w	r1, #4294967295
 80029da:	69bb      	ldr	r3, [r7, #24]
 80029dc:	fa01 f303 	lsl.w	r3, r1, r3
 80029e0:	43db      	mvns	r3, r3
 80029e2:	401a      	ands	r2, r3
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	601a      	str	r2, [r3, #0]
  *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL);
 80029e8:	f04f 32ff 	mov.w	r2, #4294967295
 80029ec:	697b      	ldr	r3, [r7, #20]
 80029ee:	fa02 f303 	lsl.w	r3, r2, r3
 80029f2:	43da      	mvns	r2, r3
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	401a      	ands	r2, r3
 80029f8:	683b      	ldr	r3, [r7, #0]
 80029fa:	601a      	str	r2, [r3, #0]
}
 80029fc:	bf00      	nop
 80029fe:	3724      	adds	r7, #36	@ 0x24
 8002a00:	46bd      	mov	sp, r7
 8002a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a06:	4770      	bx	lr

08002a08 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8002a08:	b480      	push	{r7}
 8002a0a:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8002a0c:	f3bf 8f4f 	dsb	sy
}
 8002a10:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8002a12:	4b06      	ldr	r3, [pc, #24]	@ (8002a2c <__NVIC_SystemReset+0x24>)
 8002a14:	68db      	ldr	r3, [r3, #12]
 8002a16:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8002a1a:	4904      	ldr	r1, [pc, #16]	@ (8002a2c <__NVIC_SystemReset+0x24>)
 8002a1c:	4b04      	ldr	r3, [pc, #16]	@ (8002a30 <__NVIC_SystemReset+0x28>)
 8002a1e:	4313      	orrs	r3, r2
 8002a20:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8002a22:	f3bf 8f4f 	dsb	sy
}
 8002a26:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8002a28:	bf00      	nop
 8002a2a:	e7fd      	b.n	8002a28 <__NVIC_SystemReset+0x20>
 8002a2c:	e000ed00 	.word	0xe000ed00
 8002a30:	05fa0004 	.word	0x05fa0004

08002a34 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002a34:	b580      	push	{r7, lr}
 8002a36:	b082      	sub	sp, #8
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	3b01      	subs	r3, #1
 8002a40:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002a44:	d301      	bcc.n	8002a4a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002a46:	2301      	movs	r3, #1
 8002a48:	e00f      	b.n	8002a6a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002a4a:	4a0a      	ldr	r2, [pc, #40]	@ (8002a74 <SysTick_Config+0x40>)
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	3b01      	subs	r3, #1
 8002a50:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002a52:	210f      	movs	r1, #15
 8002a54:	f04f 30ff 	mov.w	r0, #4294967295
 8002a58:	f7ff ff1a 	bl	8002890 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002a5c:	4b05      	ldr	r3, [pc, #20]	@ (8002a74 <SysTick_Config+0x40>)
 8002a5e:	2200      	movs	r2, #0
 8002a60:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002a62:	4b04      	ldr	r3, [pc, #16]	@ (8002a74 <SysTick_Config+0x40>)
 8002a64:	2207      	movs	r2, #7
 8002a66:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002a68:	2300      	movs	r3, #0
}
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	3708      	adds	r7, #8
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	bd80      	pop	{r7, pc}
 8002a72:	bf00      	nop
 8002a74:	e000e010 	.word	0xe000e010

08002a78 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a78:	b580      	push	{r7, lr}
 8002a7a:	b082      	sub	sp, #8
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002a80:	6878      	ldr	r0, [r7, #4]
 8002a82:	f7ff fe11 	bl	80026a8 <__NVIC_SetPriorityGrouping>
}
 8002a86:	bf00      	nop
 8002a88:	3708      	adds	r7, #8
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	bd80      	pop	{r7, pc}

08002a8e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002a8e:	b580      	push	{r7, lr}
 8002a90:	b086      	sub	sp, #24
 8002a92:	af00      	add	r7, sp, #0
 8002a94:	4603      	mov	r3, r0
 8002a96:	60b9      	str	r1, [r7, #8]
 8002a98:	607a      	str	r2, [r7, #4]
 8002a9a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002a9c:	2300      	movs	r3, #0
 8002a9e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002aa0:	f7ff fe26 	bl	80026f0 <__NVIC_GetPriorityGrouping>
 8002aa4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002aa6:	687a      	ldr	r2, [r7, #4]
 8002aa8:	68b9      	ldr	r1, [r7, #8]
 8002aaa:	6978      	ldr	r0, [r7, #20]
 8002aac:	f7ff ff42 	bl	8002934 <NVIC_EncodePriority>
 8002ab0:	4602      	mov	r2, r0
 8002ab2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ab6:	4611      	mov	r1, r2
 8002ab8:	4618      	mov	r0, r3
 8002aba:	f7ff fee9 	bl	8002890 <__NVIC_SetPriority>
}
 8002abe:	bf00      	nop
 8002ac0:	3718      	adds	r7, #24
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	bd80      	pop	{r7, pc}

08002ac6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ac6:	b580      	push	{r7, lr}
 8002ac8:	b082      	sub	sp, #8
 8002aca:	af00      	add	r7, sp, #0
 8002acc:	4603      	mov	r3, r0
 8002ace:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002ad0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ad4:	4618      	mov	r0, r3
 8002ad6:	f7ff fe19 	bl	800270c <__NVIC_EnableIRQ>
}
 8002ada:	bf00      	nop
 8002adc:	3708      	adds	r7, #8
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	bd80      	pop	{r7, pc}

08002ae2 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002ae2:	b580      	push	{r7, lr}
 8002ae4:	b082      	sub	sp, #8
 8002ae6:	af00      	add	r7, sp, #0
 8002ae8:	4603      	mov	r3, r0
 8002aea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8002aec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002af0:	4618      	mov	r0, r3
 8002af2:	f7ff fe29 	bl	8002748 <__NVIC_DisableIRQ>
}
 8002af6:	bf00      	nop
 8002af8:	3708      	adds	r7, #8
 8002afa:	46bd      	mov	sp, r7
 8002afc:	bd80      	pop	{r7, pc}

08002afe <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 8002afe:	b580      	push	{r7, lr}
 8002b00:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 8002b02:	f7ff ff81 	bl	8002a08 <__NVIC_SystemReset>

08002b06 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002b06:	b580      	push	{r7, lr}
 8002b08:	b082      	sub	sp, #8
 8002b0a:	af00      	add	r7, sp, #0
 8002b0c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002b0e:	6878      	ldr	r0, [r7, #4]
 8002b10:	f7ff ff90 	bl	8002a34 <SysTick_Config>
 8002b14:	4603      	mov	r3, r0
}
 8002b16:	4618      	mov	r0, r3
 8002b18:	3708      	adds	r7, #8
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	bd80      	pop	{r7, pc}
	...

08002b20 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8002b20:	b480      	push	{r7}
 8002b22:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 8002b24:	f3bf 8f5f 	dmb	sy
}
 8002b28:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8002b2a:	4b07      	ldr	r3, [pc, #28]	@ (8002b48 <HAL_MPU_Disable+0x28>)
 8002b2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b2e:	4a06      	ldr	r2, [pc, #24]	@ (8002b48 <HAL_MPU_Disable+0x28>)
 8002b30:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002b34:	6253      	str	r3, [r2, #36]	@ 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0U;
 8002b36:	4b05      	ldr	r3, [pc, #20]	@ (8002b4c <HAL_MPU_Disable+0x2c>)
 8002b38:	2200      	movs	r2, #0
 8002b3a:	605a      	str	r2, [r3, #4]
}
 8002b3c:	bf00      	nop
 8002b3e:	46bd      	mov	sp, r7
 8002b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b44:	4770      	bx	lr
 8002b46:	bf00      	nop
 8002b48:	e000ed00 	.word	0xe000ed00
 8002b4c:	e000ed90 	.word	0xe000ed90

08002b50 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8002b50:	b480      	push	{r7}
 8002b52:	b083      	sub	sp, #12
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8002b58:	4a0b      	ldr	r2, [pc, #44]	@ (8002b88 <HAL_MPU_Enable+0x38>)
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	f043 0301 	orr.w	r3, r3, #1
 8002b60:	6053      	str	r3, [r2, #4]
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8002b62:	4b0a      	ldr	r3, [pc, #40]	@ (8002b8c <HAL_MPU_Enable+0x3c>)
 8002b64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b66:	4a09      	ldr	r2, [pc, #36]	@ (8002b8c <HAL_MPU_Enable+0x3c>)
 8002b68:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b6c:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8002b6e:	f3bf 8f4f 	dsb	sy
}
 8002b72:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002b74:	f3bf 8f6f 	isb	sy
}
 8002b78:	bf00      	nop
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8002b7a:	bf00      	nop
 8002b7c:	370c      	adds	r7, #12
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b84:	4770      	bx	lr
 8002b86:	bf00      	nop
 8002b88:	e000ed90 	.word	0xe000ed90
 8002b8c:	e000ed00 	.word	0xe000ed00

08002b90 <HAL_MPU_EnableRegion>:
/**
  * @brief  Enables the MPU Region.
  * @retval None
  */
void HAL_MPU_EnableRegion(uint32_t RegionNumber)
{
 8002b90:	b480      	push	{r7}
 8002b92:	b083      	sub	sp, #12
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(RegionNumber));

  /* Set the Region number */
  MPU->RNR = RegionNumber;
 8002b98:	4a07      	ldr	r2, [pc, #28]	@ (8002bb8 <HAL_MPU_EnableRegion+0x28>)
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	6093      	str	r3, [r2, #8]

  /* Enable the Region */
  SET_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8002b9e:	4b06      	ldr	r3, [pc, #24]	@ (8002bb8 <HAL_MPU_EnableRegion+0x28>)
 8002ba0:	691b      	ldr	r3, [r3, #16]
 8002ba2:	4a05      	ldr	r2, [pc, #20]	@ (8002bb8 <HAL_MPU_EnableRegion+0x28>)
 8002ba4:	f043 0301 	orr.w	r3, r3, #1
 8002ba8:	6113      	str	r3, [r2, #16]
}
 8002baa:	bf00      	nop
 8002bac:	370c      	adds	r7, #12
 8002bae:	46bd      	mov	sp, r7
 8002bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb4:	4770      	bx	lr
 8002bb6:	bf00      	nop
 8002bb8:	e000ed90 	.word	0xe000ed90

08002bbc <HAL_MPU_DisableRegion>:
/**
  * @brief  Disables the MPU Region.
  * @retval None
  */
void HAL_MPU_DisableRegion(uint32_t RegionNumber)
{
 8002bbc:	b480      	push	{r7}
 8002bbe:	b083      	sub	sp, #12
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(RegionNumber));

  /* Set the Region number */
  MPU->RNR = RegionNumber;
 8002bc4:	4a07      	ldr	r2, [pc, #28]	@ (8002be4 <HAL_MPU_DisableRegion+0x28>)
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	6093      	str	r3, [r2, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8002bca:	4b06      	ldr	r3, [pc, #24]	@ (8002be4 <HAL_MPU_DisableRegion+0x28>)
 8002bcc:	691b      	ldr	r3, [r3, #16]
 8002bce:	4a05      	ldr	r2, [pc, #20]	@ (8002be4 <HAL_MPU_DisableRegion+0x28>)
 8002bd0:	f023 0301 	bic.w	r3, r3, #1
 8002bd4:	6113      	str	r3, [r2, #16]
}
 8002bd6:	bf00      	nop
 8002bd8:	370c      	adds	r7, #12
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be0:	4770      	bx	lr
 8002be2:	bf00      	nop
 8002be4:	e000ed90 	.word	0xe000ed90

08002be8 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8002be8:	b480      	push	{r7}
 8002bea:	b083      	sub	sp, #12
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	785a      	ldrb	r2, [r3, #1]
 8002bf4:	4b1b      	ldr	r3, [pc, #108]	@ (8002c64 <HAL_MPU_ConfigRegion+0x7c>)
 8002bf6:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8002bf8:	4b1a      	ldr	r3, [pc, #104]	@ (8002c64 <HAL_MPU_ConfigRegion+0x7c>)
 8002bfa:	691b      	ldr	r3, [r3, #16]
 8002bfc:	4a19      	ldr	r2, [pc, #100]	@ (8002c64 <HAL_MPU_ConfigRegion+0x7c>)
 8002bfe:	f023 0301 	bic.w	r3, r3, #1
 8002c02:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8002c04:	4a17      	ldr	r2, [pc, #92]	@ (8002c64 <HAL_MPU_ConfigRegion+0x7c>)
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	685b      	ldr	r3, [r3, #4]
 8002c0a:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	7b1b      	ldrb	r3, [r3, #12]
 8002c10:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	7adb      	ldrb	r3, [r3, #11]
 8002c16:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002c18:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	7a9b      	ldrb	r3, [r3, #10]
 8002c1e:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002c20:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	7b5b      	ldrb	r3, [r3, #13]
 8002c26:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002c28:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	7b9b      	ldrb	r3, [r3, #14]
 8002c2e:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002c30:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	7bdb      	ldrb	r3, [r3, #15]
 8002c36:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002c38:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	7a5b      	ldrb	r3, [r3, #9]
 8002c3e:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002c40:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	7a1b      	ldrb	r3, [r3, #8]
 8002c46:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002c48:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8002c4a:	687a      	ldr	r2, [r7, #4]
 8002c4c:	7812      	ldrb	r2, [r2, #0]
 8002c4e:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002c50:	4a04      	ldr	r2, [pc, #16]	@ (8002c64 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002c52:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002c54:	6113      	str	r3, [r2, #16]
}
 8002c56:	bf00      	nop
 8002c58:	370c      	adds	r7, #12
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c60:	4770      	bx	lr
 8002c62:	bf00      	nop
 8002c64:	e000ed90 	.word	0xe000ed90

08002c68 <HAL_CORTEX_ClearEvent>:
/**
  * @brief  Clear pending events.
  * @retval None
  */
void HAL_CORTEX_ClearEvent(void)
{
 8002c68:	b480      	push	{r7}
 8002c6a:	af00      	add	r7, sp, #0
  __SEV();
 8002c6c:	bf40      	sev
  __WFE();
 8002c6e:	bf20      	wfe
}
 8002c70:	bf00      	nop
 8002c72:	46bd      	mov	sp, r7
 8002c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c78:	4770      	bx	lr

08002c7a <HAL_NVIC_GetPriorityGrouping>:
/**
  * @brief  Gets the priority grouping field from the NVIC Interrupt Controller.
  * @retval Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field)
  */
uint32_t HAL_NVIC_GetPriorityGrouping(void)
{
 8002c7a:	b580      	push	{r7, lr}
 8002c7c:	af00      	add	r7, sp, #0
  /* Get the PRIGROUP[10:8] field value */
  return NVIC_GetPriorityGrouping();
 8002c7e:	f7ff fd37 	bl	80026f0 <__NVIC_GetPriorityGrouping>
 8002c82:	4603      	mov	r3, r0
}
 8002c84:	4618      	mov	r0, r3
 8002c86:	bd80      	pop	{r7, pc}

08002c88 <HAL_NVIC_GetPriority>:
  * @param  pPreemptPriority Pointer on the Preemptive priority value (starting from 0).
  * @param  pSubPriority Pointer on the Subpriority value (starting from 0).
  * @retval None
  */
void HAL_NVIC_GetPriority(IRQn_Type IRQn, uint32_t PriorityGroup, uint32_t *pPreemptPriority, uint32_t *pSubPriority)
{
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	b084      	sub	sp, #16
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	60b9      	str	r1, [r7, #8]
 8002c90:	607a      	str	r2, [r7, #4]
 8002c92:	603b      	str	r3, [r7, #0]
 8002c94:	4603      	mov	r3, r0
 8002c96:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 /* Get priority for Cortex-M system or device specific interrupts */
  NVIC_DecodePriority(NVIC_GetPriority(IRQn), PriorityGroup, pPreemptPriority, pSubPriority);
 8002c98:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	f7ff fe21 	bl	80028e4 <__NVIC_GetPriority>
 8002ca2:	683b      	ldr	r3, [r7, #0]
 8002ca4:	687a      	ldr	r2, [r7, #4]
 8002ca6:	68b9      	ldr	r1, [r7, #8]
 8002ca8:	f7ff fe77 	bl	800299a <NVIC_DecodePriority>
}
 8002cac:	bf00      	nop
 8002cae:	3710      	adds	r7, #16
 8002cb0:	46bd      	mov	sp, r7
 8002cb2:	bd80      	pop	{r7, pc}

08002cb4 <HAL_NVIC_SetPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	b082      	sub	sp, #8
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	4603      	mov	r3, r0
 8002cbc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Set interrupt pending */
  NVIC_SetPendingIRQ(IRQn);
 8002cbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cc2:	4618      	mov	r0, r3
 8002cc4:	f7ff fd86 	bl	80027d4 <__NVIC_SetPendingIRQ>
}
 8002cc8:	bf00      	nop
 8002cca:	3708      	adds	r7, #8
 8002ccc:	46bd      	mov	sp, r7
 8002cce:	bd80      	pop	{r7, pc}

08002cd0 <HAL_NVIC_GetPendingIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval status: - 0  Interrupt status is not pending.
  *                 - 1  Interrupt status is pending.
  */
uint32_t HAL_NVIC_GetPendingIRQ(IRQn_Type IRQn)
{
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	b082      	sub	sp, #8
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	4603      	mov	r3, r0
 8002cd8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Return 1 if pending else 0 */
  return NVIC_GetPendingIRQ(IRQn);
 8002cda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cde:	4618      	mov	r0, r3
 8002ce0:	f7ff fd56 	bl	8002790 <__NVIC_GetPendingIRQ>
 8002ce4:	4603      	mov	r3, r0
}
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	3708      	adds	r7, #8
 8002cea:	46bd      	mov	sp, r7
 8002cec:	bd80      	pop	{r7, pc}

08002cee <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8002cee:	b580      	push	{r7, lr}
 8002cf0:	b082      	sub	sp, #8
 8002cf2:	af00      	add	r7, sp, #0
 8002cf4:	4603      	mov	r3, r0
 8002cf6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 8002cf8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	f7ff fd87 	bl	8002810 <__NVIC_ClearPendingIRQ>
}
 8002d02:	bf00      	nop
 8002d04:	3708      	adds	r7, #8
 8002d06:	46bd      	mov	sp, r7
 8002d08:	bd80      	pop	{r7, pc}

08002d0a <HAL_NVIC_GetActive>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval status: - 0  Interrupt status is not pending.
  *                 - 1  Interrupt status is pending.
  */
uint32_t HAL_NVIC_GetActive(IRQn_Type IRQn)
{
 8002d0a:	b580      	push	{r7, lr}
 8002d0c:	b082      	sub	sp, #8
 8002d0e:	af00      	add	r7, sp, #0
 8002d10:	4603      	mov	r3, r0
 8002d12:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Return 1 if active else 0 */
  return NVIC_GetActive(IRQn);
 8002d14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d18:	4618      	mov	r0, r3
 8002d1a:	f7ff fd97 	bl	800284c <__NVIC_GetActive>
 8002d1e:	4603      	mov	r3, r0
}
 8002d20:	4618      	mov	r0, r3
 8002d22:	3708      	adds	r7, #8
 8002d24:	46bd      	mov	sp, r7
 8002d26:	bd80      	pop	{r7, pc}

08002d28 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8002d28:	b480      	push	{r7}
 8002d2a:	b083      	sub	sp, #12
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	2b04      	cmp	r3, #4
 8002d34:	d106      	bne.n	8002d44 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8002d36:	4b09      	ldr	r3, [pc, #36]	@ (8002d5c <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	4a08      	ldr	r2, [pc, #32]	@ (8002d5c <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8002d3c:	f043 0304 	orr.w	r3, r3, #4
 8002d40:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8002d42:	e005      	b.n	8002d50 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8002d44:	4b05      	ldr	r3, [pc, #20]	@ (8002d5c <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	4a04      	ldr	r2, [pc, #16]	@ (8002d5c <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8002d4a:	f023 0304 	bic.w	r3, r3, #4
 8002d4e:	6013      	str	r3, [r2, #0]
}
 8002d50:	bf00      	nop
 8002d52:	370c      	adds	r7, #12
 8002d54:	46bd      	mov	sp, r7
 8002d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d5a:	4770      	bx	lr
 8002d5c:	e000e010 	.word	0xe000e010

08002d60 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8002d60:	b580      	push	{r7, lr}
 8002d62:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8002d64:	f000 f802 	bl	8002d6c <HAL_SYSTICK_Callback>
}
 8002d68:	bf00      	nop
 8002d6a:	bd80      	pop	{r7, pc}

08002d6c <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8002d6c:	b480      	push	{r7}
 8002d6e:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8002d70:	bf00      	nop
 8002d72:	46bd      	mov	sp, r7
 8002d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d78:	4770      	bx	lr
	...

08002d7c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002d7c:	b580      	push	{r7, lr}
 8002d7e:	b086      	sub	sp, #24
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002d84:	2300      	movs	r3, #0
 8002d86:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002d88:	f7ff fb3e 	bl	8002408 <HAL_GetTick>
 8002d8c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d101      	bne.n	8002d98 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002d94:	2301      	movs	r3, #1
 8002d96:	e099      	b.n	8002ecc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	2202      	movs	r2, #2
 8002d9c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	2200      	movs	r2, #0
 8002da4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	681a      	ldr	r2, [r3, #0]
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f022 0201 	bic.w	r2, r2, #1
 8002db6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002db8:	e00f      	b.n	8002dda <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002dba:	f7ff fb25 	bl	8002408 <HAL_GetTick>
 8002dbe:	4602      	mov	r2, r0
 8002dc0:	693b      	ldr	r3, [r7, #16]
 8002dc2:	1ad3      	subs	r3, r2, r3
 8002dc4:	2b05      	cmp	r3, #5
 8002dc6:	d908      	bls.n	8002dda <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	2220      	movs	r2, #32
 8002dcc:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	2203      	movs	r2, #3
 8002dd2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002dd6:	2303      	movs	r3, #3
 8002dd8:	e078      	b.n	8002ecc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	f003 0301 	and.w	r3, r3, #1
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d1e8      	bne.n	8002dba <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002df0:	697a      	ldr	r2, [r7, #20]
 8002df2:	4b38      	ldr	r3, [pc, #224]	@ (8002ed4 <HAL_DMA_Init+0x158>)
 8002df4:	4013      	ands	r3, r2
 8002df6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	685a      	ldr	r2, [r3, #4]
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	689b      	ldr	r3, [r3, #8]
 8002e00:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002e06:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	691b      	ldr	r3, [r3, #16]
 8002e0c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002e12:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	699b      	ldr	r3, [r3, #24]
 8002e18:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002e1e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	6a1b      	ldr	r3, [r3, #32]
 8002e24:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002e26:	697a      	ldr	r2, [r7, #20]
 8002e28:	4313      	orrs	r3, r2
 8002e2a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e30:	2b04      	cmp	r3, #4
 8002e32:	d107      	bne.n	8002e44 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e3c:	4313      	orrs	r3, r2
 8002e3e:	697a      	ldr	r2, [r7, #20]
 8002e40:	4313      	orrs	r3, r2
 8002e42:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	697a      	ldr	r2, [r7, #20]
 8002e4a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	695b      	ldr	r3, [r3, #20]
 8002e52:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002e54:	697b      	ldr	r3, [r7, #20]
 8002e56:	f023 0307 	bic.w	r3, r3, #7
 8002e5a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e60:	697a      	ldr	r2, [r7, #20]
 8002e62:	4313      	orrs	r3, r2
 8002e64:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e6a:	2b04      	cmp	r3, #4
 8002e6c:	d117      	bne.n	8002e9e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e72:	697a      	ldr	r2, [r7, #20]
 8002e74:	4313      	orrs	r3, r2
 8002e76:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d00e      	beq.n	8002e9e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002e80:	6878      	ldr	r0, [r7, #4]
 8002e82:	f000 fd51 	bl	8003928 <DMA_CheckFifoParam>
 8002e86:	4603      	mov	r3, r0
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d008      	beq.n	8002e9e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	2240      	movs	r2, #64	@ 0x40
 8002e90:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	2201      	movs	r2, #1
 8002e96:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002e9a:	2301      	movs	r3, #1
 8002e9c:	e016      	b.n	8002ecc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	697a      	ldr	r2, [r7, #20]
 8002ea4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002ea6:	6878      	ldr	r0, [r7, #4]
 8002ea8:	f000 fd08 	bl	80038bc <DMA_CalcBaseAndBitshift>
 8002eac:	4603      	mov	r3, r0
 8002eae:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002eb4:	223f      	movs	r2, #63	@ 0x3f
 8002eb6:	409a      	lsls	r2, r3
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	2200      	movs	r2, #0
 8002ec0:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	2201      	movs	r2, #1
 8002ec6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002eca:	2300      	movs	r3, #0
}
 8002ecc:	4618      	mov	r0, r3
 8002ece:	3718      	adds	r7, #24
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	bd80      	pop	{r7, pc}
 8002ed4:	f010803f 	.word	0xf010803f

08002ed8 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	b084      	sub	sp, #16
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d101      	bne.n	8002eea <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8002ee6:	2301      	movs	r3, #1
 8002ee8:	e050      	b.n	8002f8c <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002ef0:	b2db      	uxtb	r3, r3
 8002ef2:	2b02      	cmp	r3, #2
 8002ef4:	d101      	bne.n	8002efa <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8002ef6:	2302      	movs	r3, #2
 8002ef8:	e048      	b.n	8002f8c <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	681a      	ldr	r2, [r3, #0]
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f022 0201 	bic.w	r2, r2, #1
 8002f08:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	2200      	movs	r2, #0
 8002f10:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	2200      	movs	r2, #0
 8002f18:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	2200      	movs	r2, #0
 8002f20:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	2200      	movs	r2, #0
 8002f28:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	2200      	movs	r2, #0
 8002f30:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	2221      	movs	r2, #33	@ 0x21
 8002f38:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002f3a:	6878      	ldr	r0, [r7, #4]
 8002f3c:	f000 fcbe 	bl	80038bc <DMA_CalcBaseAndBitshift>
 8002f40:	4603      	mov	r3, r0
 8002f42:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	2200      	movs	r2, #0
 8002f48:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	2200      	movs	r2, #0
 8002f4e:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->XferM1CpltCallback = NULL;
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	2200      	movs	r2, #0
 8002f54:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	2200      	movs	r2, #0
 8002f5a:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->XferErrorCallback = NULL;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	2200      	movs	r2, #0
 8002f60:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->XferAbortCallback = NULL;
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	2200      	movs	r2, #0
 8002f66:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f6c:	223f      	movs	r2, #63	@ 0x3f
 8002f6e:	409a      	lsls	r2, r3
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	2200      	movs	r2, #0
 8002f78:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	2200      	movs	r2, #0
 8002f86:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002f8a:	2300      	movs	r3, #0
}
 8002f8c:	4618      	mov	r0, r3
 8002f8e:	3710      	adds	r7, #16
 8002f90:	46bd      	mov	sp, r7
 8002f92:	bd80      	pop	{r7, pc}

08002f94 <HAL_DMA_Start>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	b086      	sub	sp, #24
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	60f8      	str	r0, [r7, #12]
 8002f9c:	60b9      	str	r1, [r7, #8]
 8002f9e:	607a      	str	r2, [r7, #4]
 8002fa0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002fa2:	2300      	movs	r3, #0
 8002fa4:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002fac:	2b01      	cmp	r3, #1
 8002fae:	d101      	bne.n	8002fb4 <HAL_DMA_Start+0x20>
 8002fb0:	2302      	movs	r3, #2
 8002fb2:	e026      	b.n	8003002 <HAL_DMA_Start+0x6e>
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	2201      	movs	r2, #1
 8002fb8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002fc2:	b2db      	uxtb	r3, r3
 8002fc4:	2b01      	cmp	r3, #1
 8002fc6:	d115      	bne.n	8002ff4 <HAL_DMA_Start+0x60>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	2202      	movs	r2, #2
 8002fcc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	2200      	movs	r2, #0
 8002fd4:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002fd6:	683b      	ldr	r3, [r7, #0]
 8002fd8:	687a      	ldr	r2, [r7, #4]
 8002fda:	68b9      	ldr	r1, [r7, #8]
 8002fdc:	68f8      	ldr	r0, [r7, #12]
 8002fde:	f000 fc3f 	bl	8003860 <DMA_SetConfig>

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	681a      	ldr	r2, [r3, #0]
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	f042 0201 	orr.w	r2, r2, #1
 8002ff0:	601a      	str	r2, [r3, #0]
 8002ff2:	e005      	b.n	8003000 <HAL_DMA_Start+0x6c>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	2200      	movs	r2, #0
 8002ff8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002ffc:	2302      	movs	r3, #2
 8002ffe:	75fb      	strb	r3, [r7, #23]
  } 
  return status; 
 8003000:	7dfb      	ldrb	r3, [r7, #23]
}
 8003002:	4618      	mov	r0, r3
 8003004:	3718      	adds	r7, #24
 8003006:	46bd      	mov	sp, r7
 8003008:	bd80      	pop	{r7, pc}

0800300a <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800300a:	b580      	push	{r7, lr}
 800300c:	b086      	sub	sp, #24
 800300e:	af00      	add	r7, sp, #0
 8003010:	60f8      	str	r0, [r7, #12]
 8003012:	60b9      	str	r1, [r7, #8]
 8003014:	607a      	str	r2, [r7, #4]
 8003016:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003018:	2300      	movs	r3, #0
 800301a:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003020:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003028:	2b01      	cmp	r3, #1
 800302a:	d101      	bne.n	8003030 <HAL_DMA_Start_IT+0x26>
 800302c:	2302      	movs	r3, #2
 800302e:	e040      	b.n	80030b2 <HAL_DMA_Start_IT+0xa8>
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	2201      	movs	r2, #1
 8003034:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800303e:	b2db      	uxtb	r3, r3
 8003040:	2b01      	cmp	r3, #1
 8003042:	d12f      	bne.n	80030a4 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	2202      	movs	r2, #2
 8003048:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	2200      	movs	r2, #0
 8003050:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003052:	683b      	ldr	r3, [r7, #0]
 8003054:	687a      	ldr	r2, [r7, #4]
 8003056:	68b9      	ldr	r1, [r7, #8]
 8003058:	68f8      	ldr	r0, [r7, #12]
 800305a:	f000 fc01 	bl	8003860 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003062:	223f      	movs	r2, #63	@ 0x3f
 8003064:	409a      	lsls	r2, r3
 8003066:	693b      	ldr	r3, [r7, #16]
 8003068:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	681a      	ldr	r2, [r3, #0]
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f042 0216 	orr.w	r2, r2, #22
 8003078:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800307e:	2b00      	cmp	r3, #0
 8003080:	d007      	beq.n	8003092 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	681a      	ldr	r2, [r3, #0]
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	f042 0208 	orr.w	r2, r2, #8
 8003090:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	681a      	ldr	r2, [r3, #0]
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	f042 0201 	orr.w	r2, r2, #1
 80030a0:	601a      	str	r2, [r3, #0]
 80030a2:	e005      	b.n	80030b0 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	2200      	movs	r2, #0
 80030a8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80030ac:	2302      	movs	r3, #2
 80030ae:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80030b0:	7dfb      	ldrb	r3, [r7, #23]
}
 80030b2:	4618      	mov	r0, r3
 80030b4:	3718      	adds	r7, #24
 80030b6:	46bd      	mov	sp, r7
 80030b8:	bd80      	pop	{r7, pc}

080030ba <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80030ba:	b580      	push	{r7, lr}
 80030bc:	b084      	sub	sp, #16
 80030be:	af00      	add	r7, sp, #0
 80030c0:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030c6:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80030c8:	f7ff f99e 	bl	8002408 <HAL_GetTick>
 80030cc:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80030d4:	b2db      	uxtb	r3, r3
 80030d6:	2b02      	cmp	r3, #2
 80030d8:	d008      	beq.n	80030ec <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	2280      	movs	r2, #128	@ 0x80
 80030de:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	2200      	movs	r2, #0
 80030e4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80030e8:	2301      	movs	r3, #1
 80030ea:	e052      	b.n	8003192 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	681a      	ldr	r2, [r3, #0]
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f022 0216 	bic.w	r2, r2, #22
 80030fa:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	695a      	ldr	r2, [r3, #20]
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800310a:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003110:	2b00      	cmp	r3, #0
 8003112:	d103      	bne.n	800311c <HAL_DMA_Abort+0x62>
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003118:	2b00      	cmp	r3, #0
 800311a:	d007      	beq.n	800312c <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	681a      	ldr	r2, [r3, #0]
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f022 0208 	bic.w	r2, r2, #8
 800312a:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	681a      	ldr	r2, [r3, #0]
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	f022 0201 	bic.w	r2, r2, #1
 800313a:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800313c:	e013      	b.n	8003166 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800313e:	f7ff f963 	bl	8002408 <HAL_GetTick>
 8003142:	4602      	mov	r2, r0
 8003144:	68bb      	ldr	r3, [r7, #8]
 8003146:	1ad3      	subs	r3, r2, r3
 8003148:	2b05      	cmp	r3, #5
 800314a:	d90c      	bls.n	8003166 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	2220      	movs	r2, #32
 8003150:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	2203      	movs	r2, #3
 8003156:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	2200      	movs	r2, #0
 800315e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8003162:	2303      	movs	r3, #3
 8003164:	e015      	b.n	8003192 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	f003 0301 	and.w	r3, r3, #1
 8003170:	2b00      	cmp	r3, #0
 8003172:	d1e4      	bne.n	800313e <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003178:	223f      	movs	r2, #63	@ 0x3f
 800317a:	409a      	lsls	r2, r3
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	2201      	movs	r2, #1
 8003184:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	2200      	movs	r2, #0
 800318c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8003190:	2300      	movs	r3, #0
}
 8003192:	4618      	mov	r0, r3
 8003194:	3710      	adds	r7, #16
 8003196:	46bd      	mov	sp, r7
 8003198:	bd80      	pop	{r7, pc}

0800319a <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800319a:	b480      	push	{r7}
 800319c:	b083      	sub	sp, #12
 800319e:	af00      	add	r7, sp, #0
 80031a0:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80031a8:	b2db      	uxtb	r3, r3
 80031aa:	2b02      	cmp	r3, #2
 80031ac:	d004      	beq.n	80031b8 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	2280      	movs	r2, #128	@ 0x80
 80031b2:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80031b4:	2301      	movs	r3, #1
 80031b6:	e00c      	b.n	80031d2 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	2205      	movs	r2, #5
 80031bc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	681a      	ldr	r2, [r3, #0]
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f022 0201 	bic.w	r2, r2, #1
 80031ce:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80031d0:	2300      	movs	r3, #0
}
 80031d2:	4618      	mov	r0, r3
 80031d4:	370c      	adds	r7, #12
 80031d6:	46bd      	mov	sp, r7
 80031d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031dc:	4770      	bx	lr

080031de <HAL_DMA_PollForTransfer>:
  * @note   The HAL_DMA_PollForTransfer API cannot be used in circular and double buffering mode (automatic circular mode). 
  * @param  Timeout       Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_PollForTransfer(DMA_HandleTypeDef *hdma, HAL_DMA_LevelCompleteTypeDef CompleteLevel, uint32_t Timeout)
{
 80031de:	b580      	push	{r7, lr}
 80031e0:	b08a      	sub	sp, #40	@ 0x28
 80031e2:	af00      	add	r7, sp, #0
 80031e4:	60f8      	str	r0, [r7, #12]
 80031e6:	460b      	mov	r3, r1
 80031e8:	607a      	str	r2, [r7, #4]
 80031ea:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK; 
 80031ec:	2300      	movs	r3, #0
 80031ee:	77fb      	strb	r3, [r7, #31]
  uint32_t mask_cpltlevel;
  uint32_t tickstart = HAL_GetTick(); 
 80031f0:	f7ff f90a 	bl	8002408 <HAL_GetTick>
 80031f4:	61b8      	str	r0, [r7, #24]
  uint32_t tmpisr;
  
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs;

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80031fc:	b2db      	uxtb	r3, r3
 80031fe:	2b02      	cmp	r3, #2
 8003200:	d008      	beq.n	8003214 <HAL_DMA_PollForTransfer+0x36>
  {
    /* No transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	2280      	movs	r2, #128	@ 0x80
 8003206:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hdma);
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	2200      	movs	r2, #0
 800320c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8003210:	2301      	movs	r3, #1
 8003212:	e0bf      	b.n	8003394 <HAL_DMA_PollForTransfer+0x1b6>
  }

  /* Polling mode not supported in circular mode and double buffering mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != RESET)
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800321e:	2b00      	cmp	r3, #0
 8003220:	d005      	beq.n	800322e <HAL_DMA_PollForTransfer+0x50>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003228:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800322a:	2301      	movs	r3, #1
 800322c:	e0b2      	b.n	8003394 <HAL_DMA_PollForTransfer+0x1b6>
  }
  
  /* Get the level transfer complete flag */
  if(CompleteLevel == HAL_DMA_FULL_TRANSFER)
 800322e:	7afb      	ldrb	r3, [r7, #11]
 8003230:	2b00      	cmp	r3, #0
 8003232:	d106      	bne.n	8003242 <HAL_DMA_PollForTransfer+0x64>
  {
    /* Transfer Complete flag */
    mask_cpltlevel = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003238:	2220      	movs	r2, #32
 800323a:	fa02 f303 	lsl.w	r3, r2, r3
 800323e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003240:	e005      	b.n	800324e <HAL_DMA_PollForTransfer+0x70>
  }
  else
  {
    /* Half Transfer Complete flag */
    mask_cpltlevel = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003246:	2210      	movs	r2, #16
 8003248:	fa02 f303 	lsl.w	r3, r2, r3
 800324c:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  
  regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003252:	617b      	str	r3, [r7, #20]
  tmpisr = regs->ISR;
 8003254:	697b      	ldr	r3, [r7, #20]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	623b      	str	r3, [r7, #32]
  
  while(((tmpisr & mask_cpltlevel) == RESET) && ((hdma->ErrorCode & HAL_DMA_ERROR_TE) == RESET))
 800325a:	e05a      	b.n	8003312 <HAL_DMA_PollForTransfer+0x134>
  {
    /* Check for the Timeout (Not applicable in circular mode)*/
    if(Timeout != HAL_MAX_DELAY)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003262:	d017      	beq.n	8003294 <HAL_DMA_PollForTransfer+0xb6>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	2b00      	cmp	r3, #0
 8003268:	d007      	beq.n	800327a <HAL_DMA_PollForTransfer+0x9c>
 800326a:	f7ff f8cd 	bl	8002408 <HAL_GetTick>
 800326e:	4602      	mov	r2, r0
 8003270:	69bb      	ldr	r3, [r7, #24]
 8003272:	1ad3      	subs	r3, r2, r3
 8003274:	687a      	ldr	r2, [r7, #4]
 8003276:	429a      	cmp	r2, r3
 8003278:	d20c      	bcs.n	8003294 <HAL_DMA_PollForTransfer+0xb6>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	2220      	movs	r2, #32
 800327e:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	2201      	movs	r2, #1
 8003284:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	2200      	movs	r2, #0
 800328c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8003290:	2303      	movs	r3, #3
 8003292:	e07f      	b.n	8003394 <HAL_DMA_PollForTransfer+0x1b6>
      }
    }

    /* Get the ISR register value */
    tmpisr = regs->ISR;
 8003294:	697b      	ldr	r3, [r7, #20]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	623b      	str	r3, [r7, #32]

    if((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800329e:	2208      	movs	r2, #8
 80032a0:	409a      	lsls	r2, r3
 80032a2:	6a3b      	ldr	r3, [r7, #32]
 80032a4:	4013      	ands	r3, r2
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d00b      	beq.n	80032c2 <HAL_DMA_PollForTransfer+0xe4>
    {
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032ae:	f043 0201 	orr.w	r2, r3, #1
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032ba:	2208      	movs	r2, #8
 80032bc:	409a      	lsls	r2, r3
 80032be:	697b      	ldr	r3, [r7, #20]
 80032c0:	609a      	str	r2, [r3, #8]
    }
    
    if((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032c6:	2201      	movs	r2, #1
 80032c8:	409a      	lsls	r2, r3
 80032ca:	6a3b      	ldr	r3, [r7, #32]
 80032cc:	4013      	ands	r3, r2
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d00b      	beq.n	80032ea <HAL_DMA_PollForTransfer+0x10c>
    {
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032d6:	f043 0202 	orr.w	r2, r3, #2
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032e2:	2201      	movs	r2, #1
 80032e4:	409a      	lsls	r2, r3
 80032e6:	697b      	ldr	r3, [r7, #20]
 80032e8:	609a      	str	r2, [r3, #8]
    }
    
    if((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032ee:	2204      	movs	r2, #4
 80032f0:	409a      	lsls	r2, r3
 80032f2:	6a3b      	ldr	r3, [r7, #32]
 80032f4:	4013      	ands	r3, r2
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d00b      	beq.n	8003312 <HAL_DMA_PollForTransfer+0x134>
    {
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032fe:	f043 0204 	orr.w	r2, r3, #4
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Clear the Direct Mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800330a:	2204      	movs	r2, #4
 800330c:	409a      	lsls	r2, r3
 800330e:	697b      	ldr	r3, [r7, #20]
 8003310:	609a      	str	r2, [r3, #8]
  while(((tmpisr & mask_cpltlevel) == RESET) && ((hdma->ErrorCode & HAL_DMA_ERROR_TE) == RESET))
 8003312:	6a3a      	ldr	r2, [r7, #32]
 8003314:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003316:	4013      	ands	r3, r2
 8003318:	2b00      	cmp	r3, #0
 800331a:	d105      	bne.n	8003328 <HAL_DMA_PollForTransfer+0x14a>
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003320:	f003 0301 	and.w	r3, r3, #1
 8003324:	2b00      	cmp	r3, #0
 8003326:	d099      	beq.n	800325c <HAL_DMA_PollForTransfer+0x7e>
    }
  }
  
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800332c:	2b00      	cmp	r3, #0
 800332e:	d018      	beq.n	8003362 <HAL_DMA_PollForTransfer+0x184>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003334:	f003 0301 	and.w	r3, r3, #1
 8003338:	2b00      	cmp	r3, #0
 800333a:	d012      	beq.n	8003362 <HAL_DMA_PollForTransfer+0x184>
    {
      HAL_DMA_Abort(hdma);
 800333c:	68f8      	ldr	r0, [r7, #12]
 800333e:	f7ff febc 	bl	80030ba <HAL_DMA_Abort>
    
      /* Clear the half transfer and transfer complete flags */
      regs->IFCR = (DMA_FLAG_HTIF0_4 | DMA_FLAG_TCIF0_4) << hdma->StreamIndex;
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003346:	2230      	movs	r2, #48	@ 0x30
 8003348:	409a      	lsls	r2, r3
 800334a:	697b      	ldr	r3, [r7, #20]
 800334c:	609a      	str	r2, [r3, #8]
    
      /* Change the DMA state */
      hdma->State= HAL_DMA_STATE_READY;
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	2201      	movs	r2, #1
 8003352:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	2200      	movs	r2, #0
 800335a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      return HAL_ERROR;
 800335e:	2301      	movs	r3, #1
 8003360:	e018      	b.n	8003394 <HAL_DMA_PollForTransfer+0x1b6>
   }
  }
  
  /* Get the level transfer complete flag */
  if(CompleteLevel == HAL_DMA_FULL_TRANSFER)
 8003362:	7afb      	ldrb	r3, [r7, #11]
 8003364:	2b00      	cmp	r3, #0
 8003366:	d10e      	bne.n	8003386 <HAL_DMA_PollForTransfer+0x1a8>
  {
    /* Clear the half transfer and transfer complete flags */
    regs->IFCR = (DMA_FLAG_HTIF0_4 | DMA_FLAG_TCIF0_4) << hdma->StreamIndex;
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800336c:	2230      	movs	r2, #48	@ 0x30
 800336e:	409a      	lsls	r2, r3
 8003370:	697b      	ldr	r3, [r7, #20]
 8003372:	609a      	str	r2, [r3, #8]
    
    hdma->State = HAL_DMA_STATE_READY;
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	2201      	movs	r2, #1
 8003378:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	2200      	movs	r2, #0
 8003380:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
 8003384:	e005      	b.n	8003392 <HAL_DMA_PollForTransfer+0x1b4>
  }
  else
  {
    /* Clear the half transfer and transfer complete flags */
    regs->IFCR = (DMA_FLAG_HTIF0_4) << hdma->StreamIndex;
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800338a:	2210      	movs	r2, #16
 800338c:	409a      	lsls	r2, r3
 800338e:	697b      	ldr	r3, [r7, #20]
 8003390:	609a      	str	r2, [r3, #8]
  }
  
  return status;
 8003392:	7ffb      	ldrb	r3, [r7, #31]
}
 8003394:	4618      	mov	r0, r3
 8003396:	3728      	adds	r7, #40	@ 0x28
 8003398:	46bd      	mov	sp, r7
 800339a:	bd80      	pop	{r7, pc}

0800339c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800339c:	b580      	push	{r7, lr}
 800339e:	b086      	sub	sp, #24
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80033a4:	2300      	movs	r3, #0
 80033a6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80033a8:	4b8e      	ldr	r3, [pc, #568]	@ (80035e4 <HAL_DMA_IRQHandler+0x248>)
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	4a8e      	ldr	r2, [pc, #568]	@ (80035e8 <HAL_DMA_IRQHandler+0x24c>)
 80033ae:	fba2 2303 	umull	r2, r3, r2, r3
 80033b2:	0a9b      	lsrs	r3, r3, #10
 80033b4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033ba:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80033bc:	693b      	ldr	r3, [r7, #16]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033c6:	2208      	movs	r2, #8
 80033c8:	409a      	lsls	r2, r3
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	4013      	ands	r3, r2
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d01a      	beq.n	8003408 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f003 0304 	and.w	r3, r3, #4
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d013      	beq.n	8003408 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	681a      	ldr	r2, [r3, #0]
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	f022 0204 	bic.w	r2, r2, #4
 80033ee:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033f4:	2208      	movs	r2, #8
 80033f6:	409a      	lsls	r2, r3
 80033f8:	693b      	ldr	r3, [r7, #16]
 80033fa:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003400:	f043 0201 	orr.w	r2, r3, #1
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800340c:	2201      	movs	r2, #1
 800340e:	409a      	lsls	r2, r3
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	4013      	ands	r3, r2
 8003414:	2b00      	cmp	r3, #0
 8003416:	d012      	beq.n	800343e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	695b      	ldr	r3, [r3, #20]
 800341e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003422:	2b00      	cmp	r3, #0
 8003424:	d00b      	beq.n	800343e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800342a:	2201      	movs	r2, #1
 800342c:	409a      	lsls	r2, r3
 800342e:	693b      	ldr	r3, [r7, #16]
 8003430:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003436:	f043 0202 	orr.w	r2, r3, #2
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003442:	2204      	movs	r2, #4
 8003444:	409a      	lsls	r2, r3
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	4013      	ands	r3, r2
 800344a:	2b00      	cmp	r3, #0
 800344c:	d012      	beq.n	8003474 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	f003 0302 	and.w	r3, r3, #2
 8003458:	2b00      	cmp	r3, #0
 800345a:	d00b      	beq.n	8003474 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003460:	2204      	movs	r2, #4
 8003462:	409a      	lsls	r2, r3
 8003464:	693b      	ldr	r3, [r7, #16]
 8003466:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800346c:	f043 0204 	orr.w	r2, r3, #4
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003478:	2210      	movs	r2, #16
 800347a:	409a      	lsls	r2, r3
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	4013      	ands	r3, r2
 8003480:	2b00      	cmp	r3, #0
 8003482:	d043      	beq.n	800350c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f003 0308 	and.w	r3, r3, #8
 800348e:	2b00      	cmp	r3, #0
 8003490:	d03c      	beq.n	800350c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003496:	2210      	movs	r2, #16
 8003498:	409a      	lsls	r2, r3
 800349a:	693b      	ldr	r3, [r7, #16]
 800349c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d018      	beq.n	80034de <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d108      	bne.n	80034cc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d024      	beq.n	800350c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034c6:	6878      	ldr	r0, [r7, #4]
 80034c8:	4798      	blx	r3
 80034ca:	e01f      	b.n	800350c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d01b      	beq.n	800350c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80034d8:	6878      	ldr	r0, [r7, #4]
 80034da:	4798      	blx	r3
 80034dc:	e016      	b.n	800350c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d107      	bne.n	80034fc <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	681a      	ldr	r2, [r3, #0]
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f022 0208 	bic.w	r2, r2, #8
 80034fa:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003500:	2b00      	cmp	r3, #0
 8003502:	d003      	beq.n	800350c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003508:	6878      	ldr	r0, [r7, #4]
 800350a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003510:	2220      	movs	r2, #32
 8003512:	409a      	lsls	r2, r3
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	4013      	ands	r3, r2
 8003518:	2b00      	cmp	r3, #0
 800351a:	f000 808f 	beq.w	800363c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	f003 0310 	and.w	r3, r3, #16
 8003528:	2b00      	cmp	r3, #0
 800352a:	f000 8087 	beq.w	800363c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003532:	2220      	movs	r2, #32
 8003534:	409a      	lsls	r2, r3
 8003536:	693b      	ldr	r3, [r7, #16]
 8003538:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003540:	b2db      	uxtb	r3, r3
 8003542:	2b05      	cmp	r3, #5
 8003544:	d136      	bne.n	80035b4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	681a      	ldr	r2, [r3, #0]
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	f022 0216 	bic.w	r2, r2, #22
 8003554:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	695a      	ldr	r2, [r3, #20]
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003564:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800356a:	2b00      	cmp	r3, #0
 800356c:	d103      	bne.n	8003576 <HAL_DMA_IRQHandler+0x1da>
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003572:	2b00      	cmp	r3, #0
 8003574:	d007      	beq.n	8003586 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	681a      	ldr	r2, [r3, #0]
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f022 0208 	bic.w	r2, r2, #8
 8003584:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800358a:	223f      	movs	r2, #63	@ 0x3f
 800358c:	409a      	lsls	r2, r3
 800358e:	693b      	ldr	r3, [r7, #16]
 8003590:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	2201      	movs	r2, #1
 8003596:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	2200      	movs	r2, #0
 800359e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d07e      	beq.n	80036a8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80035ae:	6878      	ldr	r0, [r7, #4]
 80035b0:	4798      	blx	r3
        }
        return;
 80035b2:	e079      	b.n	80036a8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d01d      	beq.n	80035fe <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d10d      	bne.n	80035ec <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d031      	beq.n	800363c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035dc:	6878      	ldr	r0, [r7, #4]
 80035de:	4798      	blx	r3
 80035e0:	e02c      	b.n	800363c <HAL_DMA_IRQHandler+0x2a0>
 80035e2:	bf00      	nop
 80035e4:	20000008 	.word	0x20000008
 80035e8:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d023      	beq.n	800363c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80035f8:	6878      	ldr	r0, [r7, #4]
 80035fa:	4798      	blx	r3
 80035fc:	e01e      	b.n	800363c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003608:	2b00      	cmp	r3, #0
 800360a:	d10f      	bne.n	800362c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	681a      	ldr	r2, [r3, #0]
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f022 0210 	bic.w	r2, r2, #16
 800361a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	2201      	movs	r2, #1
 8003620:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	2200      	movs	r2, #0
 8003628:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003630:	2b00      	cmp	r3, #0
 8003632:	d003      	beq.n	800363c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003638:	6878      	ldr	r0, [r7, #4]
 800363a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003640:	2b00      	cmp	r3, #0
 8003642:	d032      	beq.n	80036aa <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003648:	f003 0301 	and.w	r3, r3, #1
 800364c:	2b00      	cmp	r3, #0
 800364e:	d022      	beq.n	8003696 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	2205      	movs	r2, #5
 8003654:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	681a      	ldr	r2, [r3, #0]
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	f022 0201 	bic.w	r2, r2, #1
 8003666:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003668:	68bb      	ldr	r3, [r7, #8]
 800366a:	3301      	adds	r3, #1
 800366c:	60bb      	str	r3, [r7, #8]
 800366e:	697a      	ldr	r2, [r7, #20]
 8003670:	429a      	cmp	r2, r3
 8003672:	d307      	bcc.n	8003684 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f003 0301 	and.w	r3, r3, #1
 800367e:	2b00      	cmp	r3, #0
 8003680:	d1f2      	bne.n	8003668 <HAL_DMA_IRQHandler+0x2cc>
 8003682:	e000      	b.n	8003686 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003684:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	2201      	movs	r2, #1
 800368a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	2200      	movs	r2, #0
 8003692:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800369a:	2b00      	cmp	r3, #0
 800369c:	d005      	beq.n	80036aa <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80036a2:	6878      	ldr	r0, [r7, #4]
 80036a4:	4798      	blx	r3
 80036a6:	e000      	b.n	80036aa <HAL_DMA_IRQHandler+0x30e>
        return;
 80036a8:	bf00      	nop
    }
  }
}
 80036aa:	3718      	adds	r7, #24
 80036ac:	46bd      	mov	sp, r7
 80036ae:	bd80      	pop	{r7, pc}

080036b0 <HAL_DMA_RegisterCallback>:
  * @param  pCallback            pointer to private callback function which has pointer to 
  *                               a DMA_HandleTypeDef structure as parameter.
  * @retval HAL status
  */                      
HAL_StatusTypeDef HAL_DMA_RegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID, void (* pCallback)(DMA_HandleTypeDef *_hdma))
{
 80036b0:	b480      	push	{r7}
 80036b2:	b087      	sub	sp, #28
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	60f8      	str	r0, [r7, #12]
 80036b8:	460b      	mov	r3, r1
 80036ba:	607a      	str	r2, [r7, #4]
 80036bc:	72fb      	strb	r3, [r7, #11]

  HAL_StatusTypeDef status = HAL_OK;
 80036be:	2300      	movs	r3, #0
 80036c0:	75fb      	strb	r3, [r7, #23]

  /* Process locked */
  __HAL_LOCK(hdma);
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80036c8:	2b01      	cmp	r3, #1
 80036ca:	d101      	bne.n	80036d0 <HAL_DMA_RegisterCallback+0x20>
 80036cc:	2302      	movs	r3, #2
 80036ce:	e03d      	b.n	800374c <HAL_DMA_RegisterCallback+0x9c>
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	2201      	movs	r2, #1
 80036d4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80036de:	b2db      	uxtb	r3, r3
 80036e0:	2b01      	cmp	r3, #1
 80036e2:	d12c      	bne.n	800373e <HAL_DMA_RegisterCallback+0x8e>
  {
    switch (CallbackID)
 80036e4:	7afb      	ldrb	r3, [r7, #11]
 80036e6:	2b05      	cmp	r3, #5
 80036e8:	d826      	bhi.n	8003738 <HAL_DMA_RegisterCallback+0x88>
 80036ea:	a201      	add	r2, pc, #4	@ (adr r2, 80036f0 <HAL_DMA_RegisterCallback+0x40>)
 80036ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036f0:	08003709 	.word	0x08003709
 80036f4:	08003711 	.word	0x08003711
 80036f8:	08003719 	.word	0x08003719
 80036fc:	08003721 	.word	0x08003721
 8003700:	08003729 	.word	0x08003729
 8003704:	08003731 	.word	0x08003731
    {
    case  HAL_DMA_XFER_CPLT_CB_ID:
      hdma->XferCpltCallback = pCallback;
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	687a      	ldr	r2, [r7, #4]
 800370c:	63da      	str	r2, [r3, #60]	@ 0x3c
      break;
 800370e:	e018      	b.n	8003742 <HAL_DMA_RegisterCallback+0x92>

    case  HAL_DMA_XFER_HALFCPLT_CB_ID:
      hdma->XferHalfCpltCallback = pCallback;
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	687a      	ldr	r2, [r7, #4]
 8003714:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 8003716:	e014      	b.n	8003742 <HAL_DMA_RegisterCallback+0x92>

    case  HAL_DMA_XFER_M1CPLT_CB_ID:
      hdma->XferM1CpltCallback = pCallback;
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	687a      	ldr	r2, [r7, #4]
 800371c:	645a      	str	r2, [r3, #68]	@ 0x44
      break;
 800371e:	e010      	b.n	8003742 <HAL_DMA_RegisterCallback+0x92>

    case  HAL_DMA_XFER_M1HALFCPLT_CB_ID:
      hdma->XferM1HalfCpltCallback = pCallback;
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	687a      	ldr	r2, [r7, #4]
 8003724:	649a      	str	r2, [r3, #72]	@ 0x48
      break;
 8003726:	e00c      	b.n	8003742 <HAL_DMA_RegisterCallback+0x92>

    case  HAL_DMA_XFER_ERROR_CB_ID:
      hdma->XferErrorCallback = pCallback;
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	687a      	ldr	r2, [r7, #4]
 800372c:	64da      	str	r2, [r3, #76]	@ 0x4c
      break;
 800372e:	e008      	b.n	8003742 <HAL_DMA_RegisterCallback+0x92>

    case  HAL_DMA_XFER_ABORT_CB_ID:
      hdma->XferAbortCallback = pCallback;
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	687a      	ldr	r2, [r7, #4]
 8003734:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8003736:	e004      	b.n	8003742 <HAL_DMA_RegisterCallback+0x92>

    default:
      /* Return error status */
      status =  HAL_ERROR;
 8003738:	2301      	movs	r3, #1
 800373a:	75fb      	strb	r3, [r7, #23]
      break;
 800373c:	e001      	b.n	8003742 <HAL_DMA_RegisterCallback+0x92>
    }
  }
  else
  {
    /* Return error status */
    status =  HAL_ERROR;
 800373e:	2301      	movs	r3, #1
 8003740:	75fb      	strb	r3, [r7, #23]
  }

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	2200      	movs	r2, #0
 8003746:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  return status;
 800374a:	7dfb      	ldrb	r3, [r7, #23]
}
 800374c:	4618      	mov	r0, r3
 800374e:	371c      	adds	r7, #28
 8003750:	46bd      	mov	sp, r7
 8003752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003756:	4770      	bx	lr

08003758 <HAL_DMA_UnRegisterCallback>:
  * @param  CallbackID           User Callback identifier
  *                               a HAL_DMA_CallbackIDTypeDef ENUM as parameter.
  * @retval HAL status
  */              
HAL_StatusTypeDef HAL_DMA_UnRegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID)
{
 8003758:	b480      	push	{r7}
 800375a:	b085      	sub	sp, #20
 800375c:	af00      	add	r7, sp, #0
 800375e:	6078      	str	r0, [r7, #4]
 8003760:	460b      	mov	r3, r1
 8003762:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8003764:	2300      	movs	r3, #0
 8003766:	73fb      	strb	r3, [r7, #15]
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800376e:	2b01      	cmp	r3, #1
 8003770:	d101      	bne.n	8003776 <HAL_DMA_UnRegisterCallback+0x1e>
 8003772:	2302      	movs	r3, #2
 8003774:	e053      	b.n	800381e <HAL_DMA_UnRegisterCallback+0xc6>
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	2201      	movs	r2, #1
 800377a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003784:	b2db      	uxtb	r3, r3
 8003786:	2b01      	cmp	r3, #1
 8003788:	d142      	bne.n	8003810 <HAL_DMA_UnRegisterCallback+0xb8>
  {
    switch (CallbackID)
 800378a:	78fb      	ldrb	r3, [r7, #3]
 800378c:	2b06      	cmp	r3, #6
 800378e:	d83c      	bhi.n	800380a <HAL_DMA_UnRegisterCallback+0xb2>
 8003790:	a201      	add	r2, pc, #4	@ (adr r2, 8003798 <HAL_DMA_UnRegisterCallback+0x40>)
 8003792:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003796:	bf00      	nop
 8003798:	080037b5 	.word	0x080037b5
 800379c:	080037bd 	.word	0x080037bd
 80037a0:	080037c5 	.word	0x080037c5
 80037a4:	080037cd 	.word	0x080037cd
 80037a8:	080037d5 	.word	0x080037d5
 80037ac:	080037dd 	.word	0x080037dd
 80037b0:	080037e5 	.word	0x080037e5
    {
    case  HAL_DMA_XFER_CPLT_CB_ID:
      hdma->XferCpltCallback = NULL;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	2200      	movs	r2, #0
 80037b8:	63da      	str	r2, [r3, #60]	@ 0x3c
      break;
 80037ba:	e02b      	b.n	8003814 <HAL_DMA_UnRegisterCallback+0xbc>
      
    case  HAL_DMA_XFER_HALFCPLT_CB_ID:
      hdma->XferHalfCpltCallback = NULL;
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	2200      	movs	r2, #0
 80037c0:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 80037c2:	e027      	b.n	8003814 <HAL_DMA_UnRegisterCallback+0xbc>
      
    case  HAL_DMA_XFER_M1CPLT_CB_ID:
      hdma->XferM1CpltCallback = NULL;
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	2200      	movs	r2, #0
 80037c8:	645a      	str	r2, [r3, #68]	@ 0x44
      break;
 80037ca:	e023      	b.n	8003814 <HAL_DMA_UnRegisterCallback+0xbc>
      
    case  HAL_DMA_XFER_M1HALFCPLT_CB_ID:
      hdma->XferM1HalfCpltCallback = NULL;
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	2200      	movs	r2, #0
 80037d0:	649a      	str	r2, [r3, #72]	@ 0x48
      break;
 80037d2:	e01f      	b.n	8003814 <HAL_DMA_UnRegisterCallback+0xbc>
      
    case  HAL_DMA_XFER_ERROR_CB_ID:
      hdma->XferErrorCallback = NULL;
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	2200      	movs	r2, #0
 80037d8:	64da      	str	r2, [r3, #76]	@ 0x4c
      break;
 80037da:	e01b      	b.n	8003814 <HAL_DMA_UnRegisterCallback+0xbc>
      
    case  HAL_DMA_XFER_ABORT_CB_ID:
      hdma->XferAbortCallback = NULL;
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	2200      	movs	r2, #0
 80037e0:	651a      	str	r2, [r3, #80]	@ 0x50
      break; 
 80037e2:	e017      	b.n	8003814 <HAL_DMA_UnRegisterCallback+0xbc>
      
    case   HAL_DMA_XFER_ALL_CB_ID:
      hdma->XferCpltCallback = NULL;
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	2200      	movs	r2, #0
 80037e8:	63da      	str	r2, [r3, #60]	@ 0x3c
      hdma->XferHalfCpltCallback = NULL;
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	2200      	movs	r2, #0
 80037ee:	641a      	str	r2, [r3, #64]	@ 0x40
      hdma->XferM1CpltCallback = NULL;
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	2200      	movs	r2, #0
 80037f4:	645a      	str	r2, [r3, #68]	@ 0x44
      hdma->XferM1HalfCpltCallback = NULL;
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	2200      	movs	r2, #0
 80037fa:	649a      	str	r2, [r3, #72]	@ 0x48
      hdma->XferErrorCallback = NULL;
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	2200      	movs	r2, #0
 8003800:	64da      	str	r2, [r3, #76]	@ 0x4c
      hdma->XferAbortCallback = NULL;
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	2200      	movs	r2, #0
 8003806:	651a      	str	r2, [r3, #80]	@ 0x50
      break; 
 8003808:	e004      	b.n	8003814 <HAL_DMA_UnRegisterCallback+0xbc>
      
    default:
      status = HAL_ERROR;
 800380a:	2301      	movs	r3, #1
 800380c:	73fb      	strb	r3, [r7, #15]
      break;
 800380e:	e001      	b.n	8003814 <HAL_DMA_UnRegisterCallback+0xbc>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003810:	2301      	movs	r3, #1
 8003812:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	2200      	movs	r2, #0
 8003818:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  return status;
 800381c:	7bfb      	ldrb	r3, [r7, #15]
}
 800381e:	4618      	mov	r0, r3
 8003820:	3714      	adds	r7, #20
 8003822:	46bd      	mov	sp, r7
 8003824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003828:	4770      	bx	lr
 800382a:	bf00      	nop

0800382c <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 800382c:	b480      	push	{r7}
 800382e:	b083      	sub	sp, #12
 8003830:	af00      	add	r7, sp, #0
 8003832:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800383a:	b2db      	uxtb	r3, r3
}
 800383c:	4618      	mov	r0, r3
 800383e:	370c      	adds	r7, #12
 8003840:	46bd      	mov	sp, r7
 8003842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003846:	4770      	bx	lr

08003848 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8003848:	b480      	push	{r7}
 800384a:	b083      	sub	sp, #12
 800384c:	af00      	add	r7, sp, #0
 800384e:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8003854:	4618      	mov	r0, r3
 8003856:	370c      	adds	r7, #12
 8003858:	46bd      	mov	sp, r7
 800385a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800385e:	4770      	bx	lr

08003860 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003860:	b480      	push	{r7}
 8003862:	b085      	sub	sp, #20
 8003864:	af00      	add	r7, sp, #0
 8003866:	60f8      	str	r0, [r7, #12]
 8003868:	60b9      	str	r1, [r7, #8]
 800386a:	607a      	str	r2, [r7, #4]
 800386c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	681a      	ldr	r2, [r3, #0]
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800387c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	683a      	ldr	r2, [r7, #0]
 8003884:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	689b      	ldr	r3, [r3, #8]
 800388a:	2b40      	cmp	r3, #64	@ 0x40
 800388c:	d108      	bne.n	80038a0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	687a      	ldr	r2, [r7, #4]
 8003894:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	68ba      	ldr	r2, [r7, #8]
 800389c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800389e:	e007      	b.n	80038b0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	68ba      	ldr	r2, [r7, #8]
 80038a6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	687a      	ldr	r2, [r7, #4]
 80038ae:	60da      	str	r2, [r3, #12]
}
 80038b0:	bf00      	nop
 80038b2:	3714      	adds	r7, #20
 80038b4:	46bd      	mov	sp, r7
 80038b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ba:	4770      	bx	lr

080038bc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80038bc:	b480      	push	{r7}
 80038be:	b085      	sub	sp, #20
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	b2db      	uxtb	r3, r3
 80038ca:	3b10      	subs	r3, #16
 80038cc:	4a14      	ldr	r2, [pc, #80]	@ (8003920 <DMA_CalcBaseAndBitshift+0x64>)
 80038ce:	fba2 2303 	umull	r2, r3, r2, r3
 80038d2:	091b      	lsrs	r3, r3, #4
 80038d4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80038d6:	4a13      	ldr	r2, [pc, #76]	@ (8003924 <DMA_CalcBaseAndBitshift+0x68>)
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	4413      	add	r3, r2
 80038dc:	781b      	ldrb	r3, [r3, #0]
 80038de:	461a      	mov	r2, r3
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	2b03      	cmp	r3, #3
 80038e8:	d909      	bls.n	80038fe <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80038f2:	f023 0303 	bic.w	r3, r3, #3
 80038f6:	1d1a      	adds	r2, r3, #4
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	659a      	str	r2, [r3, #88]	@ 0x58
 80038fc:	e007      	b.n	800390e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003906:	f023 0303 	bic.w	r3, r3, #3
 800390a:	687a      	ldr	r2, [r7, #4]
 800390c:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003912:	4618      	mov	r0, r3
 8003914:	3714      	adds	r7, #20
 8003916:	46bd      	mov	sp, r7
 8003918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800391c:	4770      	bx	lr
 800391e:	bf00      	nop
 8003920:	aaaaaaab 	.word	0xaaaaaaab
 8003924:	08025210 	.word	0x08025210

08003928 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003928:	b480      	push	{r7}
 800392a:	b085      	sub	sp, #20
 800392c:	af00      	add	r7, sp, #0
 800392e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003930:	2300      	movs	r3, #0
 8003932:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003938:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	699b      	ldr	r3, [r3, #24]
 800393e:	2b00      	cmp	r3, #0
 8003940:	d11f      	bne.n	8003982 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003942:	68bb      	ldr	r3, [r7, #8]
 8003944:	2b03      	cmp	r3, #3
 8003946:	d856      	bhi.n	80039f6 <DMA_CheckFifoParam+0xce>
 8003948:	a201      	add	r2, pc, #4	@ (adr r2, 8003950 <DMA_CheckFifoParam+0x28>)
 800394a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800394e:	bf00      	nop
 8003950:	08003961 	.word	0x08003961
 8003954:	08003973 	.word	0x08003973
 8003958:	08003961 	.word	0x08003961
 800395c:	080039f7 	.word	0x080039f7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003964:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003968:	2b00      	cmp	r3, #0
 800396a:	d046      	beq.n	80039fa <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800396c:	2301      	movs	r3, #1
 800396e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003970:	e043      	b.n	80039fa <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003976:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800397a:	d140      	bne.n	80039fe <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800397c:	2301      	movs	r3, #1
 800397e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003980:	e03d      	b.n	80039fe <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	699b      	ldr	r3, [r3, #24]
 8003986:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800398a:	d121      	bne.n	80039d0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800398c:	68bb      	ldr	r3, [r7, #8]
 800398e:	2b03      	cmp	r3, #3
 8003990:	d837      	bhi.n	8003a02 <DMA_CheckFifoParam+0xda>
 8003992:	a201      	add	r2, pc, #4	@ (adr r2, 8003998 <DMA_CheckFifoParam+0x70>)
 8003994:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003998:	080039a9 	.word	0x080039a9
 800399c:	080039af 	.word	0x080039af
 80039a0:	080039a9 	.word	0x080039a9
 80039a4:	080039c1 	.word	0x080039c1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80039a8:	2301      	movs	r3, #1
 80039aa:	73fb      	strb	r3, [r7, #15]
      break;
 80039ac:	e030      	b.n	8003a10 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039b2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d025      	beq.n	8003a06 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80039ba:	2301      	movs	r3, #1
 80039bc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80039be:	e022      	b.n	8003a06 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039c4:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80039c8:	d11f      	bne.n	8003a0a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80039ca:	2301      	movs	r3, #1
 80039cc:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80039ce:	e01c      	b.n	8003a0a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80039d0:	68bb      	ldr	r3, [r7, #8]
 80039d2:	2b02      	cmp	r3, #2
 80039d4:	d903      	bls.n	80039de <DMA_CheckFifoParam+0xb6>
 80039d6:	68bb      	ldr	r3, [r7, #8]
 80039d8:	2b03      	cmp	r3, #3
 80039da:	d003      	beq.n	80039e4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80039dc:	e018      	b.n	8003a10 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80039de:	2301      	movs	r3, #1
 80039e0:	73fb      	strb	r3, [r7, #15]
      break;
 80039e2:	e015      	b.n	8003a10 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039e8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d00e      	beq.n	8003a0e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80039f0:	2301      	movs	r3, #1
 80039f2:	73fb      	strb	r3, [r7, #15]
      break;
 80039f4:	e00b      	b.n	8003a0e <DMA_CheckFifoParam+0xe6>
      break;
 80039f6:	bf00      	nop
 80039f8:	e00a      	b.n	8003a10 <DMA_CheckFifoParam+0xe8>
      break;
 80039fa:	bf00      	nop
 80039fc:	e008      	b.n	8003a10 <DMA_CheckFifoParam+0xe8>
      break;
 80039fe:	bf00      	nop
 8003a00:	e006      	b.n	8003a10 <DMA_CheckFifoParam+0xe8>
      break;
 8003a02:	bf00      	nop
 8003a04:	e004      	b.n	8003a10 <DMA_CheckFifoParam+0xe8>
      break;
 8003a06:	bf00      	nop
 8003a08:	e002      	b.n	8003a10 <DMA_CheckFifoParam+0xe8>
      break;   
 8003a0a:	bf00      	nop
 8003a0c:	e000      	b.n	8003a10 <DMA_CheckFifoParam+0xe8>
      break;
 8003a0e:	bf00      	nop
    }
  } 
  
  return status; 
 8003a10:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a12:	4618      	mov	r0, r3
 8003a14:	3714      	adds	r7, #20
 8003a16:	46bd      	mov	sp, r7
 8003a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a1c:	4770      	bx	lr
 8003a1e:	bf00      	nop

08003a20 <HAL_DMAEx_MultiBufferStart>:
  * @param  SecondMemAddress The second memory Buffer address in case of multi buffer Transfer  
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_MultiBufferStart(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t SecondMemAddress, uint32_t DataLength)
{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	b086      	sub	sp, #24
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	60f8      	str	r0, [r7, #12]
 8003a28:	60b9      	str	r1, [r7, #8]
 8003a2a:	607a      	str	r2, [r7, #4]
 8003a2c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003a2e:	2300      	movs	r3, #0
 8003a30:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Memory-to-memory transfer not supported in double buffering mode */
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	689b      	ldr	r3, [r3, #8]
 8003a36:	2b80      	cmp	r3, #128	@ 0x80
 8003a38:	d106      	bne.n	8003a48 <HAL_DMAEx_MultiBufferStart+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003a40:	655a      	str	r2, [r3, #84]	@ 0x54
    status = HAL_ERROR;
 8003a42:	2301      	movs	r3, #1
 8003a44:	75fb      	strb	r3, [r7, #23]
 8003a46:	e031      	b.n	8003aac <HAL_DMAEx_MultiBufferStart+0x8c>
  }
  else
  {
    /* Process Locked */
    __HAL_LOCK(hdma);
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003a4e:	2b01      	cmp	r3, #1
 8003a50:	d101      	bne.n	8003a56 <HAL_DMAEx_MultiBufferStart+0x36>
 8003a52:	2302      	movs	r3, #2
 8003a54:	e02b      	b.n	8003aae <HAL_DMAEx_MultiBufferStart+0x8e>
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	2201      	movs	r2, #1
 8003a5a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    if(HAL_DMA_STATE_READY == hdma->State)
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003a64:	b2db      	uxtb	r3, r3
 8003a66:	2b01      	cmp	r3, #1
 8003a68:	d11e      	bne.n	8003aa8 <HAL_DMAEx_MultiBufferStart+0x88>
    {
      /* Change DMA peripheral state */
      hdma->State = HAL_DMA_STATE_BUSY; 
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	2202      	movs	r2, #2
 8003a6e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      /* Enable the double buffer mode */
      hdma->Instance->CR |= (uint32_t)DMA_SxCR_DBM;
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	681a      	ldr	r2, [r3, #0]
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8003a80:	601a      	str	r2, [r3, #0]
      
      /* Configure DMA Stream destination address */
      hdma->Instance->M1AR = SecondMemAddress;
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	683a      	ldr	r2, [r7, #0]
 8003a88:	611a      	str	r2, [r3, #16]
      
      /* Configure the source, destination address and the data length */
      DMA_MultiBufferSetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003a8a:	6a3b      	ldr	r3, [r7, #32]
 8003a8c:	687a      	ldr	r2, [r7, #4]
 8003a8e:	68b9      	ldr	r1, [r7, #8]
 8003a90:	68f8      	ldr	r0, [r7, #12]
 8003a92:	f001 f973 	bl	8004d7c <DMA_MultiBufferSetConfig>
      
      /* Enable the peripheral */
      __HAL_DMA_ENABLE(hdma);
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	681a      	ldr	r2, [r3, #0]
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	f042 0201 	orr.w	r2, r2, #1
 8003aa4:	601a      	str	r2, [r3, #0]
 8003aa6:	e001      	b.n	8003aac <HAL_DMAEx_MultiBufferStart+0x8c>
    }
    else
    {
      /* Return error status */
      status = HAL_BUSY;
 8003aa8:	2302      	movs	r3, #2
 8003aaa:	75fb      	strb	r3, [r7, #23]
    }
  }
  return status;
 8003aac:	7dfb      	ldrb	r3, [r7, #23]
}
 8003aae:	4618      	mov	r0, r3
 8003ab0:	3718      	adds	r7, #24
 8003ab2:	46bd      	mov	sp, r7
 8003ab4:	bd80      	pop	{r7, pc}
	...

08003ab8 <HAL_DMAEx_MultiBufferStart_IT>:
  * @param  SecondMemAddress The second memory Buffer address in case of multi buffer Transfer  
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_MultiBufferStart_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t SecondMemAddress, uint32_t DataLength)
{
 8003ab8:	b580      	push	{r7, lr}
 8003aba:	b086      	sub	sp, #24
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	60f8      	str	r0, [r7, #12]
 8003ac0:	60b9      	str	r1, [r7, #8]
 8003ac2:	607a      	str	r2, [r7, #4]
 8003ac4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003ac6:	2300      	movs	r3, #0
 8003ac8:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Memory-to-memory transfer not supported in double buffering mode */
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	689b      	ldr	r3, [r3, #8]
 8003ace:	2b80      	cmp	r3, #128	@ 0x80
 8003ad0:	d106      	bne.n	8003ae0 <HAL_DMAEx_MultiBufferStart_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003ad8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003ada:	2301      	movs	r3, #1
 8003adc:	f001 b911 	b.w	8004d02 <HAL_DMAEx_MultiBufferStart_IT+0x124a>
  }
  
  /* Check callback functions */
  if ((NULL == hdma->XferCpltCallback) || (NULL == hdma->XferM1CpltCallback) || (NULL == hdma->XferErrorCallback))
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d007      	beq.n	8003af8 <HAL_DMAEx_MultiBufferStart_IT+0x40>
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d003      	beq.n	8003af8 <HAL_DMAEx_MultiBufferStart_IT+0x40>
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d105      	bne.n	8003b04 <HAL_DMAEx_MultiBufferStart_IT+0x4c>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	2240      	movs	r2, #64	@ 0x40
 8003afc:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003afe:	2301      	movs	r3, #1
 8003b00:	f001 b8ff 	b.w	8004d02 <HAL_DMAEx_MultiBufferStart_IT+0x124a>
  }
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003b0a:	2b01      	cmp	r3, #1
 8003b0c:	d102      	bne.n	8003b14 <HAL_DMAEx_MultiBufferStart_IT+0x5c>
 8003b0e:	2302      	movs	r3, #2
 8003b10:	f001 b8f7 	b.w	8004d02 <HAL_DMAEx_MultiBufferStart_IT+0x124a>
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	2201      	movs	r2, #1
 8003b18:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003b22:	b2db      	uxtb	r3, r3
 8003b24:	2b01      	cmp	r3, #1
 8003b26:	f041 80e5 	bne.w	8004cf4 <HAL_DMAEx_MultiBufferStart_IT+0x123c>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	2202      	movs	r2, #2
 8003b2e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	2200      	movs	r2, #0
 8003b36:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Enable the Double buffer mode */
    hdma->Instance->CR |= (uint32_t)DMA_SxCR_DBM;
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	681a      	ldr	r2, [r3, #0]
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8003b46:	601a      	str	r2, [r3, #0]
    
    /* Configure DMA Stream destination address */
    hdma->Instance->M1AR = SecondMemAddress;
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	683a      	ldr	r2, [r7, #0]
 8003b4e:	611a      	str	r2, [r3, #16]
    
    /* Configure the source, destination address and the data length */
    DMA_MultiBufferSetConfig(hdma, SrcAddress, DstAddress, DataLength); 
 8003b50:	6a3b      	ldr	r3, [r7, #32]
 8003b52:	687a      	ldr	r2, [r7, #4]
 8003b54:	68b9      	ldr	r1, [r7, #8]
 8003b56:	68f8      	ldr	r0, [r7, #12]
 8003b58:	f001 f910 	bl	8004d7c <DMA_MultiBufferSetConfig>
    
    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	461a      	mov	r2, r3
 8003b62:	4b8d      	ldr	r3, [pc, #564]	@ (8003d98 <HAL_DMAEx_MultiBufferStart_IT+0x2e0>)
 8003b64:	429a      	cmp	r2, r3
 8003b66:	d960      	bls.n	8003c2a <HAL_DMAEx_MultiBufferStart_IT+0x172>
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	4a8b      	ldr	r2, [pc, #556]	@ (8003d9c <HAL_DMAEx_MultiBufferStart_IT+0x2e4>)
 8003b6e:	4293      	cmp	r3, r2
 8003b70:	d057      	beq.n	8003c22 <HAL_DMAEx_MultiBufferStart_IT+0x16a>
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	4a8a      	ldr	r2, [pc, #552]	@ (8003da0 <HAL_DMAEx_MultiBufferStart_IT+0x2e8>)
 8003b78:	4293      	cmp	r3, r2
 8003b7a:	d050      	beq.n	8003c1e <HAL_DMAEx_MultiBufferStart_IT+0x166>
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	4a88      	ldr	r2, [pc, #544]	@ (8003da4 <HAL_DMAEx_MultiBufferStart_IT+0x2ec>)
 8003b82:	4293      	cmp	r3, r2
 8003b84:	d049      	beq.n	8003c1a <HAL_DMAEx_MultiBufferStart_IT+0x162>
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	4a87      	ldr	r2, [pc, #540]	@ (8003da8 <HAL_DMAEx_MultiBufferStart_IT+0x2f0>)
 8003b8c:	4293      	cmp	r3, r2
 8003b8e:	d042      	beq.n	8003c16 <HAL_DMAEx_MultiBufferStart_IT+0x15e>
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	4a85      	ldr	r2, [pc, #532]	@ (8003dac <HAL_DMAEx_MultiBufferStart_IT+0x2f4>)
 8003b96:	4293      	cmp	r3, r2
 8003b98:	d03a      	beq.n	8003c10 <HAL_DMAEx_MultiBufferStart_IT+0x158>
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	4a84      	ldr	r2, [pc, #528]	@ (8003db0 <HAL_DMAEx_MultiBufferStart_IT+0x2f8>)
 8003ba0:	4293      	cmp	r3, r2
 8003ba2:	d032      	beq.n	8003c0a <HAL_DMAEx_MultiBufferStart_IT+0x152>
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	4a82      	ldr	r2, [pc, #520]	@ (8003db4 <HAL_DMAEx_MultiBufferStart_IT+0x2fc>)
 8003baa:	4293      	cmp	r3, r2
 8003bac:	d02a      	beq.n	8003c04 <HAL_DMAEx_MultiBufferStart_IT+0x14c>
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	4a81      	ldr	r2, [pc, #516]	@ (8003db8 <HAL_DMAEx_MultiBufferStart_IT+0x300>)
 8003bb4:	4293      	cmp	r3, r2
 8003bb6:	d022      	beq.n	8003bfe <HAL_DMAEx_MultiBufferStart_IT+0x146>
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	4a7f      	ldr	r2, [pc, #508]	@ (8003dbc <HAL_DMAEx_MultiBufferStart_IT+0x304>)
 8003bbe:	4293      	cmp	r3, r2
 8003bc0:	d01a      	beq.n	8003bf8 <HAL_DMAEx_MultiBufferStart_IT+0x140>
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	4a7e      	ldr	r2, [pc, #504]	@ (8003dc0 <HAL_DMAEx_MultiBufferStart_IT+0x308>)
 8003bc8:	4293      	cmp	r3, r2
 8003bca:	d012      	beq.n	8003bf2 <HAL_DMAEx_MultiBufferStart_IT+0x13a>
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	4a7c      	ldr	r2, [pc, #496]	@ (8003dc4 <HAL_DMAEx_MultiBufferStart_IT+0x30c>)
 8003bd2:	4293      	cmp	r3, r2
 8003bd4:	d00a      	beq.n	8003bec <HAL_DMAEx_MultiBufferStart_IT+0x134>
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	4a7b      	ldr	r2, [pc, #492]	@ (8003dc8 <HAL_DMAEx_MultiBufferStart_IT+0x310>)
 8003bdc:	4293      	cmp	r3, r2
 8003bde:	d102      	bne.n	8003be6 <HAL_DMAEx_MultiBufferStart_IT+0x12e>
 8003be0:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8003be4:	e01e      	b.n	8003c24 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8003be6:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8003bea:	e01b      	b.n	8003c24 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8003bec:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8003bf0:	e018      	b.n	8003c24 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8003bf2:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8003bf6:	e015      	b.n	8003c24 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8003bf8:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8003bfc:	e012      	b.n	8003c24 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8003bfe:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003c02:	e00f      	b.n	8003c24 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8003c04:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003c08:	e00c      	b.n	8003c24 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8003c0a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003c0e:	e009      	b.n	8003c24 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8003c10:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003c14:	e006      	b.n	8003c24 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8003c16:	2320      	movs	r3, #32
 8003c18:	e004      	b.n	8003c24 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8003c1a:	2320      	movs	r3, #32
 8003c1c:	e002      	b.n	8003c24 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8003c1e:	2320      	movs	r3, #32
 8003c20:	e000      	b.n	8003c24 <HAL_DMAEx_MultiBufferStart_IT+0x16c>
 8003c22:	2320      	movs	r3, #32
 8003c24:	4a69      	ldr	r2, [pc, #420]	@ (8003dcc <HAL_DMAEx_MultiBufferStart_IT+0x314>)
 8003c26:	60d3      	str	r3, [r2, #12]
 8003c28:	e14f      	b.n	8003eca <HAL_DMAEx_MultiBufferStart_IT+0x412>
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	461a      	mov	r2, r3
 8003c30:	4b67      	ldr	r3, [pc, #412]	@ (8003dd0 <HAL_DMAEx_MultiBufferStart_IT+0x318>)
 8003c32:	429a      	cmp	r2, r3
 8003c34:	d960      	bls.n	8003cf8 <HAL_DMAEx_MultiBufferStart_IT+0x240>
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	4a58      	ldr	r2, [pc, #352]	@ (8003d9c <HAL_DMAEx_MultiBufferStart_IT+0x2e4>)
 8003c3c:	4293      	cmp	r3, r2
 8003c3e:	d057      	beq.n	8003cf0 <HAL_DMAEx_MultiBufferStart_IT+0x238>
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	4a56      	ldr	r2, [pc, #344]	@ (8003da0 <HAL_DMAEx_MultiBufferStart_IT+0x2e8>)
 8003c46:	4293      	cmp	r3, r2
 8003c48:	d050      	beq.n	8003cec <HAL_DMAEx_MultiBufferStart_IT+0x234>
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	4a55      	ldr	r2, [pc, #340]	@ (8003da4 <HAL_DMAEx_MultiBufferStart_IT+0x2ec>)
 8003c50:	4293      	cmp	r3, r2
 8003c52:	d049      	beq.n	8003ce8 <HAL_DMAEx_MultiBufferStart_IT+0x230>
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	4a53      	ldr	r2, [pc, #332]	@ (8003da8 <HAL_DMAEx_MultiBufferStart_IT+0x2f0>)
 8003c5a:	4293      	cmp	r3, r2
 8003c5c:	d042      	beq.n	8003ce4 <HAL_DMAEx_MultiBufferStart_IT+0x22c>
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	4a52      	ldr	r2, [pc, #328]	@ (8003dac <HAL_DMAEx_MultiBufferStart_IT+0x2f4>)
 8003c64:	4293      	cmp	r3, r2
 8003c66:	d03a      	beq.n	8003cde <HAL_DMAEx_MultiBufferStart_IT+0x226>
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	4a50      	ldr	r2, [pc, #320]	@ (8003db0 <HAL_DMAEx_MultiBufferStart_IT+0x2f8>)
 8003c6e:	4293      	cmp	r3, r2
 8003c70:	d032      	beq.n	8003cd8 <HAL_DMAEx_MultiBufferStart_IT+0x220>
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	4a4f      	ldr	r2, [pc, #316]	@ (8003db4 <HAL_DMAEx_MultiBufferStart_IT+0x2fc>)
 8003c78:	4293      	cmp	r3, r2
 8003c7a:	d02a      	beq.n	8003cd2 <HAL_DMAEx_MultiBufferStart_IT+0x21a>
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	4a4d      	ldr	r2, [pc, #308]	@ (8003db8 <HAL_DMAEx_MultiBufferStart_IT+0x300>)
 8003c82:	4293      	cmp	r3, r2
 8003c84:	d022      	beq.n	8003ccc <HAL_DMAEx_MultiBufferStart_IT+0x214>
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	4a4c      	ldr	r2, [pc, #304]	@ (8003dbc <HAL_DMAEx_MultiBufferStart_IT+0x304>)
 8003c8c:	4293      	cmp	r3, r2
 8003c8e:	d01a      	beq.n	8003cc6 <HAL_DMAEx_MultiBufferStart_IT+0x20e>
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	4a4a      	ldr	r2, [pc, #296]	@ (8003dc0 <HAL_DMAEx_MultiBufferStart_IT+0x308>)
 8003c96:	4293      	cmp	r3, r2
 8003c98:	d012      	beq.n	8003cc0 <HAL_DMAEx_MultiBufferStart_IT+0x208>
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	4a49      	ldr	r2, [pc, #292]	@ (8003dc4 <HAL_DMAEx_MultiBufferStart_IT+0x30c>)
 8003ca0:	4293      	cmp	r3, r2
 8003ca2:	d00a      	beq.n	8003cba <HAL_DMAEx_MultiBufferStart_IT+0x202>
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	4a47      	ldr	r2, [pc, #284]	@ (8003dc8 <HAL_DMAEx_MultiBufferStart_IT+0x310>)
 8003caa:	4293      	cmp	r3, r2
 8003cac:	d102      	bne.n	8003cb4 <HAL_DMAEx_MultiBufferStart_IT+0x1fc>
 8003cae:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8003cb2:	e01e      	b.n	8003cf2 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8003cb4:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8003cb8:	e01b      	b.n	8003cf2 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8003cba:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8003cbe:	e018      	b.n	8003cf2 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8003cc0:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8003cc4:	e015      	b.n	8003cf2 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8003cc6:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8003cca:	e012      	b.n	8003cf2 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8003ccc:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003cd0:	e00f      	b.n	8003cf2 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8003cd2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003cd6:	e00c      	b.n	8003cf2 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8003cd8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003cdc:	e009      	b.n	8003cf2 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8003cde:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003ce2:	e006      	b.n	8003cf2 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8003ce4:	2320      	movs	r3, #32
 8003ce6:	e004      	b.n	8003cf2 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8003ce8:	2320      	movs	r3, #32
 8003cea:	e002      	b.n	8003cf2 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8003cec:	2320      	movs	r3, #32
 8003cee:	e000      	b.n	8003cf2 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8003cf0:	2320      	movs	r3, #32
 8003cf2:	4a36      	ldr	r2, [pc, #216]	@ (8003dcc <HAL_DMAEx_MultiBufferStart_IT+0x314>)
 8003cf4:	6093      	str	r3, [r2, #8]
 8003cf6:	e0e8      	b.n	8003eca <HAL_DMAEx_MultiBufferStart_IT+0x412>
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	461a      	mov	r2, r3
 8003cfe:	4b35      	ldr	r3, [pc, #212]	@ (8003dd4 <HAL_DMAEx_MultiBufferStart_IT+0x31c>)
 8003d00:	429a      	cmp	r2, r3
 8003d02:	f240 8082 	bls.w	8003e0a <HAL_DMAEx_MultiBufferStart_IT+0x352>
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	4a24      	ldr	r2, [pc, #144]	@ (8003d9c <HAL_DMAEx_MultiBufferStart_IT+0x2e4>)
 8003d0c:	4293      	cmp	r3, r2
 8003d0e:	d078      	beq.n	8003e02 <HAL_DMAEx_MultiBufferStart_IT+0x34a>
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	4a22      	ldr	r2, [pc, #136]	@ (8003da0 <HAL_DMAEx_MultiBufferStart_IT+0x2e8>)
 8003d16:	4293      	cmp	r3, r2
 8003d18:	d071      	beq.n	8003dfe <HAL_DMAEx_MultiBufferStart_IT+0x346>
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	4a21      	ldr	r2, [pc, #132]	@ (8003da4 <HAL_DMAEx_MultiBufferStart_IT+0x2ec>)
 8003d20:	4293      	cmp	r3, r2
 8003d22:	d06a      	beq.n	8003dfa <HAL_DMAEx_MultiBufferStart_IT+0x342>
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	4a1f      	ldr	r2, [pc, #124]	@ (8003da8 <HAL_DMAEx_MultiBufferStart_IT+0x2f0>)
 8003d2a:	4293      	cmp	r3, r2
 8003d2c:	d063      	beq.n	8003df6 <HAL_DMAEx_MultiBufferStart_IT+0x33e>
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	4a1e      	ldr	r2, [pc, #120]	@ (8003dac <HAL_DMAEx_MultiBufferStart_IT+0x2f4>)
 8003d34:	4293      	cmp	r3, r2
 8003d36:	d05b      	beq.n	8003df0 <HAL_DMAEx_MultiBufferStart_IT+0x338>
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	4a1c      	ldr	r2, [pc, #112]	@ (8003db0 <HAL_DMAEx_MultiBufferStart_IT+0x2f8>)
 8003d3e:	4293      	cmp	r3, r2
 8003d40:	d053      	beq.n	8003dea <HAL_DMAEx_MultiBufferStart_IT+0x332>
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	4a1b      	ldr	r2, [pc, #108]	@ (8003db4 <HAL_DMAEx_MultiBufferStart_IT+0x2fc>)
 8003d48:	4293      	cmp	r3, r2
 8003d4a:	d04b      	beq.n	8003de4 <HAL_DMAEx_MultiBufferStart_IT+0x32c>
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	4a19      	ldr	r2, [pc, #100]	@ (8003db8 <HAL_DMAEx_MultiBufferStart_IT+0x300>)
 8003d52:	4293      	cmp	r3, r2
 8003d54:	d043      	beq.n	8003dde <HAL_DMAEx_MultiBufferStart_IT+0x326>
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	4a18      	ldr	r2, [pc, #96]	@ (8003dbc <HAL_DMAEx_MultiBufferStart_IT+0x304>)
 8003d5c:	4293      	cmp	r3, r2
 8003d5e:	d03b      	beq.n	8003dd8 <HAL_DMAEx_MultiBufferStart_IT+0x320>
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	4a16      	ldr	r2, [pc, #88]	@ (8003dc0 <HAL_DMAEx_MultiBufferStart_IT+0x308>)
 8003d66:	4293      	cmp	r3, r2
 8003d68:	d012      	beq.n	8003d90 <HAL_DMAEx_MultiBufferStart_IT+0x2d8>
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	4a15      	ldr	r2, [pc, #84]	@ (8003dc4 <HAL_DMAEx_MultiBufferStart_IT+0x30c>)
 8003d70:	4293      	cmp	r3, r2
 8003d72:	d00a      	beq.n	8003d8a <HAL_DMAEx_MultiBufferStart_IT+0x2d2>
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	4a13      	ldr	r2, [pc, #76]	@ (8003dc8 <HAL_DMAEx_MultiBufferStart_IT+0x310>)
 8003d7a:	4293      	cmp	r3, r2
 8003d7c:	d102      	bne.n	8003d84 <HAL_DMAEx_MultiBufferStart_IT+0x2cc>
 8003d7e:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8003d82:	e03f      	b.n	8003e04 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 8003d84:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8003d88:	e03c      	b.n	8003e04 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 8003d8a:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8003d8e:	e039      	b.n	8003e04 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 8003d90:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8003d94:	e036      	b.n	8003e04 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 8003d96:	bf00      	nop
 8003d98:	40026458 	.word	0x40026458
 8003d9c:	40026010 	.word	0x40026010
 8003da0:	40026410 	.word	0x40026410
 8003da4:	40026070 	.word	0x40026070
 8003da8:	40026470 	.word	0x40026470
 8003dac:	40026028 	.word	0x40026028
 8003db0:	40026428 	.word	0x40026428
 8003db4:	40026088 	.word	0x40026088
 8003db8:	40026488 	.word	0x40026488
 8003dbc:	40026040 	.word	0x40026040
 8003dc0:	40026440 	.word	0x40026440
 8003dc4:	400260a0 	.word	0x400260a0
 8003dc8:	400264a0 	.word	0x400264a0
 8003dcc:	40026400 	.word	0x40026400
 8003dd0:	400260b8 	.word	0x400260b8
 8003dd4:	40026058 	.word	0x40026058
 8003dd8:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8003ddc:	e012      	b.n	8003e04 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 8003dde:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003de2:	e00f      	b.n	8003e04 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 8003de4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003de8:	e00c      	b.n	8003e04 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 8003dea:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003dee:	e009      	b.n	8003e04 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 8003df0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003df4:	e006      	b.n	8003e04 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 8003df6:	2320      	movs	r3, #32
 8003df8:	e004      	b.n	8003e04 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 8003dfa:	2320      	movs	r3, #32
 8003dfc:	e002      	b.n	8003e04 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 8003dfe:	2320      	movs	r3, #32
 8003e00:	e000      	b.n	8003e04 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 8003e02:	2320      	movs	r3, #32
 8003e04:	4a8c      	ldr	r2, [pc, #560]	@ (8004038 <HAL_DMAEx_MultiBufferStart_IT+0x580>)
 8003e06:	60d3      	str	r3, [r2, #12]
 8003e08:	e05f      	b.n	8003eca <HAL_DMAEx_MultiBufferStart_IT+0x412>
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	4a8b      	ldr	r2, [pc, #556]	@ (800403c <HAL_DMAEx_MultiBufferStart_IT+0x584>)
 8003e10:	4293      	cmp	r3, r2
 8003e12:	d057      	beq.n	8003ec4 <HAL_DMAEx_MultiBufferStart_IT+0x40c>
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	4a89      	ldr	r2, [pc, #548]	@ (8004040 <HAL_DMAEx_MultiBufferStart_IT+0x588>)
 8003e1a:	4293      	cmp	r3, r2
 8003e1c:	d050      	beq.n	8003ec0 <HAL_DMAEx_MultiBufferStart_IT+0x408>
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	4a88      	ldr	r2, [pc, #544]	@ (8004044 <HAL_DMAEx_MultiBufferStart_IT+0x58c>)
 8003e24:	4293      	cmp	r3, r2
 8003e26:	d049      	beq.n	8003ebc <HAL_DMAEx_MultiBufferStart_IT+0x404>
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	4a86      	ldr	r2, [pc, #536]	@ (8004048 <HAL_DMAEx_MultiBufferStart_IT+0x590>)
 8003e2e:	4293      	cmp	r3, r2
 8003e30:	d042      	beq.n	8003eb8 <HAL_DMAEx_MultiBufferStart_IT+0x400>
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	4a85      	ldr	r2, [pc, #532]	@ (800404c <HAL_DMAEx_MultiBufferStart_IT+0x594>)
 8003e38:	4293      	cmp	r3, r2
 8003e3a:	d03a      	beq.n	8003eb2 <HAL_DMAEx_MultiBufferStart_IT+0x3fa>
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	4a83      	ldr	r2, [pc, #524]	@ (8004050 <HAL_DMAEx_MultiBufferStart_IT+0x598>)
 8003e42:	4293      	cmp	r3, r2
 8003e44:	d032      	beq.n	8003eac <HAL_DMAEx_MultiBufferStart_IT+0x3f4>
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	4a82      	ldr	r2, [pc, #520]	@ (8004054 <HAL_DMAEx_MultiBufferStart_IT+0x59c>)
 8003e4c:	4293      	cmp	r3, r2
 8003e4e:	d02a      	beq.n	8003ea6 <HAL_DMAEx_MultiBufferStart_IT+0x3ee>
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	4a80      	ldr	r2, [pc, #512]	@ (8004058 <HAL_DMAEx_MultiBufferStart_IT+0x5a0>)
 8003e56:	4293      	cmp	r3, r2
 8003e58:	d022      	beq.n	8003ea0 <HAL_DMAEx_MultiBufferStart_IT+0x3e8>
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	4a7f      	ldr	r2, [pc, #508]	@ (800405c <HAL_DMAEx_MultiBufferStart_IT+0x5a4>)
 8003e60:	4293      	cmp	r3, r2
 8003e62:	d01a      	beq.n	8003e9a <HAL_DMAEx_MultiBufferStart_IT+0x3e2>
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	4a7d      	ldr	r2, [pc, #500]	@ (8004060 <HAL_DMAEx_MultiBufferStart_IT+0x5a8>)
 8003e6a:	4293      	cmp	r3, r2
 8003e6c:	d012      	beq.n	8003e94 <HAL_DMAEx_MultiBufferStart_IT+0x3dc>
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	4a7c      	ldr	r2, [pc, #496]	@ (8004064 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>)
 8003e74:	4293      	cmp	r3, r2
 8003e76:	d00a      	beq.n	8003e8e <HAL_DMAEx_MultiBufferStart_IT+0x3d6>
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	4a7a      	ldr	r2, [pc, #488]	@ (8004068 <HAL_DMAEx_MultiBufferStart_IT+0x5b0>)
 8003e7e:	4293      	cmp	r3, r2
 8003e80:	d102      	bne.n	8003e88 <HAL_DMAEx_MultiBufferStart_IT+0x3d0>
 8003e82:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8003e86:	e01e      	b.n	8003ec6 <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 8003e88:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8003e8c:	e01b      	b.n	8003ec6 <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 8003e8e:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8003e92:	e018      	b.n	8003ec6 <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 8003e94:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8003e98:	e015      	b.n	8003ec6 <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 8003e9a:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8003e9e:	e012      	b.n	8003ec6 <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 8003ea0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003ea4:	e00f      	b.n	8003ec6 <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 8003ea6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003eaa:	e00c      	b.n	8003ec6 <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 8003eac:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003eb0:	e009      	b.n	8003ec6 <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 8003eb2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003eb6:	e006      	b.n	8003ec6 <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 8003eb8:	2320      	movs	r3, #32
 8003eba:	e004      	b.n	8003ec6 <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 8003ebc:	2320      	movs	r3, #32
 8003ebe:	e002      	b.n	8003ec6 <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 8003ec0:	2320      	movs	r3, #32
 8003ec2:	e000      	b.n	8003ec6 <HAL_DMAEx_MultiBufferStart_IT+0x40e>
 8003ec4:	2320      	movs	r3, #32
 8003ec6:	4a5c      	ldr	r2, [pc, #368]	@ (8004038 <HAL_DMAEx_MultiBufferStart_IT+0x580>)
 8003ec8:	6093      	str	r3, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	461a      	mov	r2, r3
 8003ed0:	4b66      	ldr	r3, [pc, #408]	@ (800406c <HAL_DMAEx_MultiBufferStart_IT+0x5b4>)
 8003ed2:	429a      	cmp	r2, r3
 8003ed4:	d960      	bls.n	8003f98 <HAL_DMAEx_MultiBufferStart_IT+0x4e0>
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	4a58      	ldr	r2, [pc, #352]	@ (800403c <HAL_DMAEx_MultiBufferStart_IT+0x584>)
 8003edc:	4293      	cmp	r3, r2
 8003ede:	d057      	beq.n	8003f90 <HAL_DMAEx_MultiBufferStart_IT+0x4d8>
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	4a56      	ldr	r2, [pc, #344]	@ (8004040 <HAL_DMAEx_MultiBufferStart_IT+0x588>)
 8003ee6:	4293      	cmp	r3, r2
 8003ee8:	d050      	beq.n	8003f8c <HAL_DMAEx_MultiBufferStart_IT+0x4d4>
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	4a55      	ldr	r2, [pc, #340]	@ (8004044 <HAL_DMAEx_MultiBufferStart_IT+0x58c>)
 8003ef0:	4293      	cmp	r3, r2
 8003ef2:	d049      	beq.n	8003f88 <HAL_DMAEx_MultiBufferStart_IT+0x4d0>
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	4a53      	ldr	r2, [pc, #332]	@ (8004048 <HAL_DMAEx_MultiBufferStart_IT+0x590>)
 8003efa:	4293      	cmp	r3, r2
 8003efc:	d042      	beq.n	8003f84 <HAL_DMAEx_MultiBufferStart_IT+0x4cc>
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	4a52      	ldr	r2, [pc, #328]	@ (800404c <HAL_DMAEx_MultiBufferStart_IT+0x594>)
 8003f04:	4293      	cmp	r3, r2
 8003f06:	d03a      	beq.n	8003f7e <HAL_DMAEx_MultiBufferStart_IT+0x4c6>
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	4a50      	ldr	r2, [pc, #320]	@ (8004050 <HAL_DMAEx_MultiBufferStart_IT+0x598>)
 8003f0e:	4293      	cmp	r3, r2
 8003f10:	d032      	beq.n	8003f78 <HAL_DMAEx_MultiBufferStart_IT+0x4c0>
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	4a4f      	ldr	r2, [pc, #316]	@ (8004054 <HAL_DMAEx_MultiBufferStart_IT+0x59c>)
 8003f18:	4293      	cmp	r3, r2
 8003f1a:	d02a      	beq.n	8003f72 <HAL_DMAEx_MultiBufferStart_IT+0x4ba>
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	4a4d      	ldr	r2, [pc, #308]	@ (8004058 <HAL_DMAEx_MultiBufferStart_IT+0x5a0>)
 8003f22:	4293      	cmp	r3, r2
 8003f24:	d022      	beq.n	8003f6c <HAL_DMAEx_MultiBufferStart_IT+0x4b4>
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	4a4c      	ldr	r2, [pc, #304]	@ (800405c <HAL_DMAEx_MultiBufferStart_IT+0x5a4>)
 8003f2c:	4293      	cmp	r3, r2
 8003f2e:	d01a      	beq.n	8003f66 <HAL_DMAEx_MultiBufferStart_IT+0x4ae>
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	4a4a      	ldr	r2, [pc, #296]	@ (8004060 <HAL_DMAEx_MultiBufferStart_IT+0x5a8>)
 8003f36:	4293      	cmp	r3, r2
 8003f38:	d012      	beq.n	8003f60 <HAL_DMAEx_MultiBufferStart_IT+0x4a8>
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	4a49      	ldr	r2, [pc, #292]	@ (8004064 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>)
 8003f40:	4293      	cmp	r3, r2
 8003f42:	d00a      	beq.n	8003f5a <HAL_DMAEx_MultiBufferStart_IT+0x4a2>
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	4a47      	ldr	r2, [pc, #284]	@ (8004068 <HAL_DMAEx_MultiBufferStart_IT+0x5b0>)
 8003f4a:	4293      	cmp	r3, r2
 8003f4c:	d102      	bne.n	8003f54 <HAL_DMAEx_MultiBufferStart_IT+0x49c>
 8003f4e:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8003f52:	e01e      	b.n	8003f92 <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 8003f54:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8003f58:	e01b      	b.n	8003f92 <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 8003f5a:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8003f5e:	e018      	b.n	8003f92 <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 8003f60:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8003f64:	e015      	b.n	8003f92 <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 8003f66:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8003f6a:	e012      	b.n	8003f92 <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 8003f6c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003f70:	e00f      	b.n	8003f92 <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 8003f72:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003f76:	e00c      	b.n	8003f92 <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 8003f78:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003f7c:	e009      	b.n	8003f92 <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 8003f7e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003f82:	e006      	b.n	8003f92 <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 8003f84:	2310      	movs	r3, #16
 8003f86:	e004      	b.n	8003f92 <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 8003f88:	2310      	movs	r3, #16
 8003f8a:	e002      	b.n	8003f92 <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 8003f8c:	2310      	movs	r3, #16
 8003f8e:	e000      	b.n	8003f92 <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 8003f90:	2310      	movs	r3, #16
 8003f92:	4a37      	ldr	r2, [pc, #220]	@ (8004070 <HAL_DMAEx_MultiBufferStart_IT+0x5b8>)
 8003f94:	60d3      	str	r3, [r2, #12]
 8003f96:	e14f      	b.n	8004238 <HAL_DMAEx_MultiBufferStart_IT+0x780>
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	461a      	mov	r2, r3
 8003f9e:	4b35      	ldr	r3, [pc, #212]	@ (8004074 <HAL_DMAEx_MultiBufferStart_IT+0x5bc>)
 8003fa0:	429a      	cmp	r2, r3
 8003fa2:	f240 8082 	bls.w	80040aa <HAL_DMAEx_MultiBufferStart_IT+0x5f2>
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	4a24      	ldr	r2, [pc, #144]	@ (800403c <HAL_DMAEx_MultiBufferStart_IT+0x584>)
 8003fac:	4293      	cmp	r3, r2
 8003fae:	d078      	beq.n	80040a2 <HAL_DMAEx_MultiBufferStart_IT+0x5ea>
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	4a22      	ldr	r2, [pc, #136]	@ (8004040 <HAL_DMAEx_MultiBufferStart_IT+0x588>)
 8003fb6:	4293      	cmp	r3, r2
 8003fb8:	d071      	beq.n	800409e <HAL_DMAEx_MultiBufferStart_IT+0x5e6>
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	4a21      	ldr	r2, [pc, #132]	@ (8004044 <HAL_DMAEx_MultiBufferStart_IT+0x58c>)
 8003fc0:	4293      	cmp	r3, r2
 8003fc2:	d06a      	beq.n	800409a <HAL_DMAEx_MultiBufferStart_IT+0x5e2>
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	4a1f      	ldr	r2, [pc, #124]	@ (8004048 <HAL_DMAEx_MultiBufferStart_IT+0x590>)
 8003fca:	4293      	cmp	r3, r2
 8003fcc:	d063      	beq.n	8004096 <HAL_DMAEx_MultiBufferStart_IT+0x5de>
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	4a1e      	ldr	r2, [pc, #120]	@ (800404c <HAL_DMAEx_MultiBufferStart_IT+0x594>)
 8003fd4:	4293      	cmp	r3, r2
 8003fd6:	d05b      	beq.n	8004090 <HAL_DMAEx_MultiBufferStart_IT+0x5d8>
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	4a1c      	ldr	r2, [pc, #112]	@ (8004050 <HAL_DMAEx_MultiBufferStart_IT+0x598>)
 8003fde:	4293      	cmp	r3, r2
 8003fe0:	d053      	beq.n	800408a <HAL_DMAEx_MultiBufferStart_IT+0x5d2>
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	4a1b      	ldr	r2, [pc, #108]	@ (8004054 <HAL_DMAEx_MultiBufferStart_IT+0x59c>)
 8003fe8:	4293      	cmp	r3, r2
 8003fea:	d04b      	beq.n	8004084 <HAL_DMAEx_MultiBufferStart_IT+0x5cc>
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	4a19      	ldr	r2, [pc, #100]	@ (8004058 <HAL_DMAEx_MultiBufferStart_IT+0x5a0>)
 8003ff2:	4293      	cmp	r3, r2
 8003ff4:	d043      	beq.n	800407e <HAL_DMAEx_MultiBufferStart_IT+0x5c6>
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	4a18      	ldr	r2, [pc, #96]	@ (800405c <HAL_DMAEx_MultiBufferStart_IT+0x5a4>)
 8003ffc:	4293      	cmp	r3, r2
 8003ffe:	d03b      	beq.n	8004078 <HAL_DMAEx_MultiBufferStart_IT+0x5c0>
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	4a16      	ldr	r2, [pc, #88]	@ (8004060 <HAL_DMAEx_MultiBufferStart_IT+0x5a8>)
 8004006:	4293      	cmp	r3, r2
 8004008:	d012      	beq.n	8004030 <HAL_DMAEx_MultiBufferStart_IT+0x578>
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	4a15      	ldr	r2, [pc, #84]	@ (8004064 <HAL_DMAEx_MultiBufferStart_IT+0x5ac>)
 8004010:	4293      	cmp	r3, r2
 8004012:	d00a      	beq.n	800402a <HAL_DMAEx_MultiBufferStart_IT+0x572>
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	4a13      	ldr	r2, [pc, #76]	@ (8004068 <HAL_DMAEx_MultiBufferStart_IT+0x5b0>)
 800401a:	4293      	cmp	r3, r2
 800401c:	d102      	bne.n	8004024 <HAL_DMAEx_MultiBufferStart_IT+0x56c>
 800401e:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8004022:	e03f      	b.n	80040a4 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 8004024:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8004028:	e03c      	b.n	80040a4 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 800402a:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800402e:	e039      	b.n	80040a4 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 8004030:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8004034:	e036      	b.n	80040a4 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 8004036:	bf00      	nop
 8004038:	40026000 	.word	0x40026000
 800403c:	40026010 	.word	0x40026010
 8004040:	40026410 	.word	0x40026410
 8004044:	40026070 	.word	0x40026070
 8004048:	40026470 	.word	0x40026470
 800404c:	40026028 	.word	0x40026028
 8004050:	40026428 	.word	0x40026428
 8004054:	40026088 	.word	0x40026088
 8004058:	40026488 	.word	0x40026488
 800405c:	40026040 	.word	0x40026040
 8004060:	40026440 	.word	0x40026440
 8004064:	400260a0 	.word	0x400260a0
 8004068:	400264a0 	.word	0x400264a0
 800406c:	40026458 	.word	0x40026458
 8004070:	40026400 	.word	0x40026400
 8004074:	400260b8 	.word	0x400260b8
 8004078:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800407c:	e012      	b.n	80040a4 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 800407e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004082:	e00f      	b.n	80040a4 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 8004084:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004088:	e00c      	b.n	80040a4 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 800408a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800408e:	e009      	b.n	80040a4 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 8004090:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004094:	e006      	b.n	80040a4 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 8004096:	2310      	movs	r3, #16
 8004098:	e004      	b.n	80040a4 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 800409a:	2310      	movs	r3, #16
 800409c:	e002      	b.n	80040a4 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 800409e:	2310      	movs	r3, #16
 80040a0:	e000      	b.n	80040a4 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 80040a2:	2310      	movs	r3, #16
 80040a4:	4a8c      	ldr	r2, [pc, #560]	@ (80042d8 <HAL_DMAEx_MultiBufferStart_IT+0x820>)
 80040a6:	6093      	str	r3, [r2, #8]
 80040a8:	e0c6      	b.n	8004238 <HAL_DMAEx_MultiBufferStart_IT+0x780>
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	461a      	mov	r2, r3
 80040b0:	4b8a      	ldr	r3, [pc, #552]	@ (80042dc <HAL_DMAEx_MultiBufferStart_IT+0x824>)
 80040b2:	429a      	cmp	r2, r3
 80040b4:	d960      	bls.n	8004178 <HAL_DMAEx_MultiBufferStart_IT+0x6c0>
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	4a89      	ldr	r2, [pc, #548]	@ (80042e0 <HAL_DMAEx_MultiBufferStart_IT+0x828>)
 80040bc:	4293      	cmp	r3, r2
 80040be:	d057      	beq.n	8004170 <HAL_DMAEx_MultiBufferStart_IT+0x6b8>
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	4a87      	ldr	r2, [pc, #540]	@ (80042e4 <HAL_DMAEx_MultiBufferStart_IT+0x82c>)
 80040c6:	4293      	cmp	r3, r2
 80040c8:	d050      	beq.n	800416c <HAL_DMAEx_MultiBufferStart_IT+0x6b4>
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	4a86      	ldr	r2, [pc, #536]	@ (80042e8 <HAL_DMAEx_MultiBufferStart_IT+0x830>)
 80040d0:	4293      	cmp	r3, r2
 80040d2:	d049      	beq.n	8004168 <HAL_DMAEx_MultiBufferStart_IT+0x6b0>
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	4a84      	ldr	r2, [pc, #528]	@ (80042ec <HAL_DMAEx_MultiBufferStart_IT+0x834>)
 80040da:	4293      	cmp	r3, r2
 80040dc:	d042      	beq.n	8004164 <HAL_DMAEx_MultiBufferStart_IT+0x6ac>
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	4a83      	ldr	r2, [pc, #524]	@ (80042f0 <HAL_DMAEx_MultiBufferStart_IT+0x838>)
 80040e4:	4293      	cmp	r3, r2
 80040e6:	d03a      	beq.n	800415e <HAL_DMAEx_MultiBufferStart_IT+0x6a6>
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	4a81      	ldr	r2, [pc, #516]	@ (80042f4 <HAL_DMAEx_MultiBufferStart_IT+0x83c>)
 80040ee:	4293      	cmp	r3, r2
 80040f0:	d032      	beq.n	8004158 <HAL_DMAEx_MultiBufferStart_IT+0x6a0>
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	4a80      	ldr	r2, [pc, #512]	@ (80042f8 <HAL_DMAEx_MultiBufferStart_IT+0x840>)
 80040f8:	4293      	cmp	r3, r2
 80040fa:	d02a      	beq.n	8004152 <HAL_DMAEx_MultiBufferStart_IT+0x69a>
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	4a7e      	ldr	r2, [pc, #504]	@ (80042fc <HAL_DMAEx_MultiBufferStart_IT+0x844>)
 8004102:	4293      	cmp	r3, r2
 8004104:	d022      	beq.n	800414c <HAL_DMAEx_MultiBufferStart_IT+0x694>
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	4a7d      	ldr	r2, [pc, #500]	@ (8004300 <HAL_DMAEx_MultiBufferStart_IT+0x848>)
 800410c:	4293      	cmp	r3, r2
 800410e:	d01a      	beq.n	8004146 <HAL_DMAEx_MultiBufferStart_IT+0x68e>
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	4a7b      	ldr	r2, [pc, #492]	@ (8004304 <HAL_DMAEx_MultiBufferStart_IT+0x84c>)
 8004116:	4293      	cmp	r3, r2
 8004118:	d012      	beq.n	8004140 <HAL_DMAEx_MultiBufferStart_IT+0x688>
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	4a7a      	ldr	r2, [pc, #488]	@ (8004308 <HAL_DMAEx_MultiBufferStart_IT+0x850>)
 8004120:	4293      	cmp	r3, r2
 8004122:	d00a      	beq.n	800413a <HAL_DMAEx_MultiBufferStart_IT+0x682>
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	4a78      	ldr	r2, [pc, #480]	@ (800430c <HAL_DMAEx_MultiBufferStart_IT+0x854>)
 800412a:	4293      	cmp	r3, r2
 800412c:	d102      	bne.n	8004134 <HAL_DMAEx_MultiBufferStart_IT+0x67c>
 800412e:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8004132:	e01e      	b.n	8004172 <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 8004134:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8004138:	e01b      	b.n	8004172 <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 800413a:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800413e:	e018      	b.n	8004172 <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 8004140:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8004144:	e015      	b.n	8004172 <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 8004146:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800414a:	e012      	b.n	8004172 <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 800414c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004150:	e00f      	b.n	8004172 <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 8004152:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004156:	e00c      	b.n	8004172 <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 8004158:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800415c:	e009      	b.n	8004172 <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 800415e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004162:	e006      	b.n	8004172 <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 8004164:	2310      	movs	r3, #16
 8004166:	e004      	b.n	8004172 <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 8004168:	2310      	movs	r3, #16
 800416a:	e002      	b.n	8004172 <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 800416c:	2310      	movs	r3, #16
 800416e:	e000      	b.n	8004172 <HAL_DMAEx_MultiBufferStart_IT+0x6ba>
 8004170:	2310      	movs	r3, #16
 8004172:	4a67      	ldr	r2, [pc, #412]	@ (8004310 <HAL_DMAEx_MultiBufferStart_IT+0x858>)
 8004174:	60d3      	str	r3, [r2, #12]
 8004176:	e05f      	b.n	8004238 <HAL_DMAEx_MultiBufferStart_IT+0x780>
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	4a58      	ldr	r2, [pc, #352]	@ (80042e0 <HAL_DMAEx_MultiBufferStart_IT+0x828>)
 800417e:	4293      	cmp	r3, r2
 8004180:	d057      	beq.n	8004232 <HAL_DMAEx_MultiBufferStart_IT+0x77a>
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	4a57      	ldr	r2, [pc, #348]	@ (80042e4 <HAL_DMAEx_MultiBufferStart_IT+0x82c>)
 8004188:	4293      	cmp	r3, r2
 800418a:	d050      	beq.n	800422e <HAL_DMAEx_MultiBufferStart_IT+0x776>
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	4a55      	ldr	r2, [pc, #340]	@ (80042e8 <HAL_DMAEx_MultiBufferStart_IT+0x830>)
 8004192:	4293      	cmp	r3, r2
 8004194:	d049      	beq.n	800422a <HAL_DMAEx_MultiBufferStart_IT+0x772>
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	4a54      	ldr	r2, [pc, #336]	@ (80042ec <HAL_DMAEx_MultiBufferStart_IT+0x834>)
 800419c:	4293      	cmp	r3, r2
 800419e:	d042      	beq.n	8004226 <HAL_DMAEx_MultiBufferStart_IT+0x76e>
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	4a52      	ldr	r2, [pc, #328]	@ (80042f0 <HAL_DMAEx_MultiBufferStart_IT+0x838>)
 80041a6:	4293      	cmp	r3, r2
 80041a8:	d03a      	beq.n	8004220 <HAL_DMAEx_MultiBufferStart_IT+0x768>
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	4a51      	ldr	r2, [pc, #324]	@ (80042f4 <HAL_DMAEx_MultiBufferStart_IT+0x83c>)
 80041b0:	4293      	cmp	r3, r2
 80041b2:	d032      	beq.n	800421a <HAL_DMAEx_MultiBufferStart_IT+0x762>
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	4a4f      	ldr	r2, [pc, #316]	@ (80042f8 <HAL_DMAEx_MultiBufferStart_IT+0x840>)
 80041ba:	4293      	cmp	r3, r2
 80041bc:	d02a      	beq.n	8004214 <HAL_DMAEx_MultiBufferStart_IT+0x75c>
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	4a4e      	ldr	r2, [pc, #312]	@ (80042fc <HAL_DMAEx_MultiBufferStart_IT+0x844>)
 80041c4:	4293      	cmp	r3, r2
 80041c6:	d022      	beq.n	800420e <HAL_DMAEx_MultiBufferStart_IT+0x756>
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	4a4c      	ldr	r2, [pc, #304]	@ (8004300 <HAL_DMAEx_MultiBufferStart_IT+0x848>)
 80041ce:	4293      	cmp	r3, r2
 80041d0:	d01a      	beq.n	8004208 <HAL_DMAEx_MultiBufferStart_IT+0x750>
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	4a4b      	ldr	r2, [pc, #300]	@ (8004304 <HAL_DMAEx_MultiBufferStart_IT+0x84c>)
 80041d8:	4293      	cmp	r3, r2
 80041da:	d012      	beq.n	8004202 <HAL_DMAEx_MultiBufferStart_IT+0x74a>
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	4a49      	ldr	r2, [pc, #292]	@ (8004308 <HAL_DMAEx_MultiBufferStart_IT+0x850>)
 80041e2:	4293      	cmp	r3, r2
 80041e4:	d00a      	beq.n	80041fc <HAL_DMAEx_MultiBufferStart_IT+0x744>
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	4a48      	ldr	r2, [pc, #288]	@ (800430c <HAL_DMAEx_MultiBufferStart_IT+0x854>)
 80041ec:	4293      	cmp	r3, r2
 80041ee:	d102      	bne.n	80041f6 <HAL_DMAEx_MultiBufferStart_IT+0x73e>
 80041f0:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80041f4:	e01e      	b.n	8004234 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 80041f6:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80041fa:	e01b      	b.n	8004234 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 80041fc:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8004200:	e018      	b.n	8004234 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 8004202:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8004206:	e015      	b.n	8004234 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 8004208:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800420c:	e012      	b.n	8004234 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 800420e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004212:	e00f      	b.n	8004234 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 8004214:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004218:	e00c      	b.n	8004234 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 800421a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800421e:	e009      	b.n	8004234 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 8004220:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004224:	e006      	b.n	8004234 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 8004226:	2310      	movs	r3, #16
 8004228:	e004      	b.n	8004234 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 800422a:	2310      	movs	r3, #16
 800422c:	e002      	b.n	8004234 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 800422e:	2310      	movs	r3, #16
 8004230:	e000      	b.n	8004234 <HAL_DMAEx_MultiBufferStart_IT+0x77c>
 8004232:	2310      	movs	r3, #16
 8004234:	4a36      	ldr	r2, [pc, #216]	@ (8004310 <HAL_DMAEx_MultiBufferStart_IT+0x858>)
 8004236:	6093      	str	r3, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	461a      	mov	r2, r3
 800423e:	4b35      	ldr	r3, [pc, #212]	@ (8004314 <HAL_DMAEx_MultiBufferStart_IT+0x85c>)
 8004240:	429a      	cmp	r2, r3
 8004242:	f240 8082 	bls.w	800434a <HAL_DMAEx_MultiBufferStart_IT+0x892>
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	4a25      	ldr	r2, [pc, #148]	@ (80042e0 <HAL_DMAEx_MultiBufferStart_IT+0x828>)
 800424c:	4293      	cmp	r3, r2
 800424e:	d078      	beq.n	8004342 <HAL_DMAEx_MultiBufferStart_IT+0x88a>
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	4a23      	ldr	r2, [pc, #140]	@ (80042e4 <HAL_DMAEx_MultiBufferStart_IT+0x82c>)
 8004256:	4293      	cmp	r3, r2
 8004258:	d071      	beq.n	800433e <HAL_DMAEx_MultiBufferStart_IT+0x886>
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	4a22      	ldr	r2, [pc, #136]	@ (80042e8 <HAL_DMAEx_MultiBufferStart_IT+0x830>)
 8004260:	4293      	cmp	r3, r2
 8004262:	d06a      	beq.n	800433a <HAL_DMAEx_MultiBufferStart_IT+0x882>
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	4a20      	ldr	r2, [pc, #128]	@ (80042ec <HAL_DMAEx_MultiBufferStart_IT+0x834>)
 800426a:	4293      	cmp	r3, r2
 800426c:	d063      	beq.n	8004336 <HAL_DMAEx_MultiBufferStart_IT+0x87e>
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	4a1f      	ldr	r2, [pc, #124]	@ (80042f0 <HAL_DMAEx_MultiBufferStart_IT+0x838>)
 8004274:	4293      	cmp	r3, r2
 8004276:	d05b      	beq.n	8004330 <HAL_DMAEx_MultiBufferStart_IT+0x878>
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	4a1d      	ldr	r2, [pc, #116]	@ (80042f4 <HAL_DMAEx_MultiBufferStart_IT+0x83c>)
 800427e:	4293      	cmp	r3, r2
 8004280:	d053      	beq.n	800432a <HAL_DMAEx_MultiBufferStart_IT+0x872>
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	4a1c      	ldr	r2, [pc, #112]	@ (80042f8 <HAL_DMAEx_MultiBufferStart_IT+0x840>)
 8004288:	4293      	cmp	r3, r2
 800428a:	d04b      	beq.n	8004324 <HAL_DMAEx_MultiBufferStart_IT+0x86c>
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	4a1a      	ldr	r2, [pc, #104]	@ (80042fc <HAL_DMAEx_MultiBufferStart_IT+0x844>)
 8004292:	4293      	cmp	r3, r2
 8004294:	d043      	beq.n	800431e <HAL_DMAEx_MultiBufferStart_IT+0x866>
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	4a19      	ldr	r2, [pc, #100]	@ (8004300 <HAL_DMAEx_MultiBufferStart_IT+0x848>)
 800429c:	4293      	cmp	r3, r2
 800429e:	d03b      	beq.n	8004318 <HAL_DMAEx_MultiBufferStart_IT+0x860>
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	4a17      	ldr	r2, [pc, #92]	@ (8004304 <HAL_DMAEx_MultiBufferStart_IT+0x84c>)
 80042a6:	4293      	cmp	r3, r2
 80042a8:	d012      	beq.n	80042d0 <HAL_DMAEx_MultiBufferStart_IT+0x818>
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	4a16      	ldr	r2, [pc, #88]	@ (8004308 <HAL_DMAEx_MultiBufferStart_IT+0x850>)
 80042b0:	4293      	cmp	r3, r2
 80042b2:	d00a      	beq.n	80042ca <HAL_DMAEx_MultiBufferStart_IT+0x812>
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	4a14      	ldr	r2, [pc, #80]	@ (800430c <HAL_DMAEx_MultiBufferStart_IT+0x854>)
 80042ba:	4293      	cmp	r3, r2
 80042bc:	d102      	bne.n	80042c4 <HAL_DMAEx_MultiBufferStart_IT+0x80c>
 80042be:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80042c2:	e03f      	b.n	8004344 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 80042c4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80042c8:	e03c      	b.n	8004344 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 80042ca:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80042ce:	e039      	b.n	8004344 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 80042d0:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80042d4:	e036      	b.n	8004344 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 80042d6:	bf00      	nop
 80042d8:	40026400 	.word	0x40026400
 80042dc:	40026058 	.word	0x40026058
 80042e0:	40026010 	.word	0x40026010
 80042e4:	40026410 	.word	0x40026410
 80042e8:	40026070 	.word	0x40026070
 80042ec:	40026470 	.word	0x40026470
 80042f0:	40026028 	.word	0x40026028
 80042f4:	40026428 	.word	0x40026428
 80042f8:	40026088 	.word	0x40026088
 80042fc:	40026488 	.word	0x40026488
 8004300:	40026040 	.word	0x40026040
 8004304:	40026440 	.word	0x40026440
 8004308:	400260a0 	.word	0x400260a0
 800430c:	400264a0 	.word	0x400264a0
 8004310:	40026000 	.word	0x40026000
 8004314:	40026458 	.word	0x40026458
 8004318:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800431c:	e012      	b.n	8004344 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 800431e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004322:	e00f      	b.n	8004344 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 8004324:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004328:	e00c      	b.n	8004344 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 800432a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800432e:	e009      	b.n	8004344 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 8004330:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004334:	e006      	b.n	8004344 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 8004336:	2308      	movs	r3, #8
 8004338:	e004      	b.n	8004344 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 800433a:	2308      	movs	r3, #8
 800433c:	e002      	b.n	8004344 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 800433e:	2308      	movs	r3, #8
 8004340:	e000      	b.n	8004344 <HAL_DMAEx_MultiBufferStart_IT+0x88c>
 8004342:	2308      	movs	r3, #8
 8004344:	4a8c      	ldr	r2, [pc, #560]	@ (8004578 <HAL_DMAEx_MultiBufferStart_IT+0xac0>)
 8004346:	60d3      	str	r3, [r2, #12]
 8004348:	e14e      	b.n	80045e8 <HAL_DMAEx_MultiBufferStart_IT+0xb30>
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	461a      	mov	r2, r3
 8004350:	4b8a      	ldr	r3, [pc, #552]	@ (800457c <HAL_DMAEx_MultiBufferStart_IT+0xac4>)
 8004352:	429a      	cmp	r2, r3
 8004354:	d960      	bls.n	8004418 <HAL_DMAEx_MultiBufferStart_IT+0x960>
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	4a89      	ldr	r2, [pc, #548]	@ (8004580 <HAL_DMAEx_MultiBufferStart_IT+0xac8>)
 800435c:	4293      	cmp	r3, r2
 800435e:	d057      	beq.n	8004410 <HAL_DMAEx_MultiBufferStart_IT+0x958>
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	4a87      	ldr	r2, [pc, #540]	@ (8004584 <HAL_DMAEx_MultiBufferStart_IT+0xacc>)
 8004366:	4293      	cmp	r3, r2
 8004368:	d050      	beq.n	800440c <HAL_DMAEx_MultiBufferStart_IT+0x954>
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	4a86      	ldr	r2, [pc, #536]	@ (8004588 <HAL_DMAEx_MultiBufferStart_IT+0xad0>)
 8004370:	4293      	cmp	r3, r2
 8004372:	d049      	beq.n	8004408 <HAL_DMAEx_MultiBufferStart_IT+0x950>
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	4a84      	ldr	r2, [pc, #528]	@ (800458c <HAL_DMAEx_MultiBufferStart_IT+0xad4>)
 800437a:	4293      	cmp	r3, r2
 800437c:	d042      	beq.n	8004404 <HAL_DMAEx_MultiBufferStart_IT+0x94c>
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	4a83      	ldr	r2, [pc, #524]	@ (8004590 <HAL_DMAEx_MultiBufferStart_IT+0xad8>)
 8004384:	4293      	cmp	r3, r2
 8004386:	d03a      	beq.n	80043fe <HAL_DMAEx_MultiBufferStart_IT+0x946>
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	4a81      	ldr	r2, [pc, #516]	@ (8004594 <HAL_DMAEx_MultiBufferStart_IT+0xadc>)
 800438e:	4293      	cmp	r3, r2
 8004390:	d032      	beq.n	80043f8 <HAL_DMAEx_MultiBufferStart_IT+0x940>
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	4a80      	ldr	r2, [pc, #512]	@ (8004598 <HAL_DMAEx_MultiBufferStart_IT+0xae0>)
 8004398:	4293      	cmp	r3, r2
 800439a:	d02a      	beq.n	80043f2 <HAL_DMAEx_MultiBufferStart_IT+0x93a>
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	4a7e      	ldr	r2, [pc, #504]	@ (800459c <HAL_DMAEx_MultiBufferStart_IT+0xae4>)
 80043a2:	4293      	cmp	r3, r2
 80043a4:	d022      	beq.n	80043ec <HAL_DMAEx_MultiBufferStart_IT+0x934>
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	4a7d      	ldr	r2, [pc, #500]	@ (80045a0 <HAL_DMAEx_MultiBufferStart_IT+0xae8>)
 80043ac:	4293      	cmp	r3, r2
 80043ae:	d01a      	beq.n	80043e6 <HAL_DMAEx_MultiBufferStart_IT+0x92e>
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	4a7b      	ldr	r2, [pc, #492]	@ (80045a4 <HAL_DMAEx_MultiBufferStart_IT+0xaec>)
 80043b6:	4293      	cmp	r3, r2
 80043b8:	d012      	beq.n	80043e0 <HAL_DMAEx_MultiBufferStart_IT+0x928>
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	4a7a      	ldr	r2, [pc, #488]	@ (80045a8 <HAL_DMAEx_MultiBufferStart_IT+0xaf0>)
 80043c0:	4293      	cmp	r3, r2
 80043c2:	d00a      	beq.n	80043da <HAL_DMAEx_MultiBufferStart_IT+0x922>
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	4a78      	ldr	r2, [pc, #480]	@ (80045ac <HAL_DMAEx_MultiBufferStart_IT+0xaf4>)
 80043ca:	4293      	cmp	r3, r2
 80043cc:	d102      	bne.n	80043d4 <HAL_DMAEx_MultiBufferStart_IT+0x91c>
 80043ce:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80043d2:	e01e      	b.n	8004412 <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 80043d4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80043d8:	e01b      	b.n	8004412 <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 80043da:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80043de:	e018      	b.n	8004412 <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 80043e0:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80043e4:	e015      	b.n	8004412 <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 80043e6:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80043ea:	e012      	b.n	8004412 <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 80043ec:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80043f0:	e00f      	b.n	8004412 <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 80043f2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80043f6:	e00c      	b.n	8004412 <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 80043f8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80043fc:	e009      	b.n	8004412 <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 80043fe:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004402:	e006      	b.n	8004412 <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 8004404:	2308      	movs	r3, #8
 8004406:	e004      	b.n	8004412 <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 8004408:	2308      	movs	r3, #8
 800440a:	e002      	b.n	8004412 <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 800440c:	2308      	movs	r3, #8
 800440e:	e000      	b.n	8004412 <HAL_DMAEx_MultiBufferStart_IT+0x95a>
 8004410:	2308      	movs	r3, #8
 8004412:	4a59      	ldr	r2, [pc, #356]	@ (8004578 <HAL_DMAEx_MultiBufferStart_IT+0xac0>)
 8004414:	6093      	str	r3, [r2, #8]
 8004416:	e0e7      	b.n	80045e8 <HAL_DMAEx_MultiBufferStart_IT+0xb30>
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	461a      	mov	r2, r3
 800441e:	4b64      	ldr	r3, [pc, #400]	@ (80045b0 <HAL_DMAEx_MultiBufferStart_IT+0xaf8>)
 8004420:	429a      	cmp	r2, r3
 8004422:	d960      	bls.n	80044e6 <HAL_DMAEx_MultiBufferStart_IT+0xa2e>
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	4a55      	ldr	r2, [pc, #340]	@ (8004580 <HAL_DMAEx_MultiBufferStart_IT+0xac8>)
 800442a:	4293      	cmp	r3, r2
 800442c:	d057      	beq.n	80044de <HAL_DMAEx_MultiBufferStart_IT+0xa26>
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	4a54      	ldr	r2, [pc, #336]	@ (8004584 <HAL_DMAEx_MultiBufferStart_IT+0xacc>)
 8004434:	4293      	cmp	r3, r2
 8004436:	d050      	beq.n	80044da <HAL_DMAEx_MultiBufferStart_IT+0xa22>
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	4a52      	ldr	r2, [pc, #328]	@ (8004588 <HAL_DMAEx_MultiBufferStart_IT+0xad0>)
 800443e:	4293      	cmp	r3, r2
 8004440:	d049      	beq.n	80044d6 <HAL_DMAEx_MultiBufferStart_IT+0xa1e>
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	4a51      	ldr	r2, [pc, #324]	@ (800458c <HAL_DMAEx_MultiBufferStart_IT+0xad4>)
 8004448:	4293      	cmp	r3, r2
 800444a:	d042      	beq.n	80044d2 <HAL_DMAEx_MultiBufferStart_IT+0xa1a>
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	4a4f      	ldr	r2, [pc, #316]	@ (8004590 <HAL_DMAEx_MultiBufferStart_IT+0xad8>)
 8004452:	4293      	cmp	r3, r2
 8004454:	d03a      	beq.n	80044cc <HAL_DMAEx_MultiBufferStart_IT+0xa14>
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	4a4e      	ldr	r2, [pc, #312]	@ (8004594 <HAL_DMAEx_MultiBufferStart_IT+0xadc>)
 800445c:	4293      	cmp	r3, r2
 800445e:	d032      	beq.n	80044c6 <HAL_DMAEx_MultiBufferStart_IT+0xa0e>
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	4a4c      	ldr	r2, [pc, #304]	@ (8004598 <HAL_DMAEx_MultiBufferStart_IT+0xae0>)
 8004466:	4293      	cmp	r3, r2
 8004468:	d02a      	beq.n	80044c0 <HAL_DMAEx_MultiBufferStart_IT+0xa08>
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	4a4b      	ldr	r2, [pc, #300]	@ (800459c <HAL_DMAEx_MultiBufferStart_IT+0xae4>)
 8004470:	4293      	cmp	r3, r2
 8004472:	d022      	beq.n	80044ba <HAL_DMAEx_MultiBufferStart_IT+0xa02>
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	4a49      	ldr	r2, [pc, #292]	@ (80045a0 <HAL_DMAEx_MultiBufferStart_IT+0xae8>)
 800447a:	4293      	cmp	r3, r2
 800447c:	d01a      	beq.n	80044b4 <HAL_DMAEx_MultiBufferStart_IT+0x9fc>
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	4a48      	ldr	r2, [pc, #288]	@ (80045a4 <HAL_DMAEx_MultiBufferStart_IT+0xaec>)
 8004484:	4293      	cmp	r3, r2
 8004486:	d012      	beq.n	80044ae <HAL_DMAEx_MultiBufferStart_IT+0x9f6>
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	4a46      	ldr	r2, [pc, #280]	@ (80045a8 <HAL_DMAEx_MultiBufferStart_IT+0xaf0>)
 800448e:	4293      	cmp	r3, r2
 8004490:	d00a      	beq.n	80044a8 <HAL_DMAEx_MultiBufferStart_IT+0x9f0>
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	4a45      	ldr	r2, [pc, #276]	@ (80045ac <HAL_DMAEx_MultiBufferStart_IT+0xaf4>)
 8004498:	4293      	cmp	r3, r2
 800449a:	d102      	bne.n	80044a2 <HAL_DMAEx_MultiBufferStart_IT+0x9ea>
 800449c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80044a0:	e01e      	b.n	80044e0 <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 80044a2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80044a6:	e01b      	b.n	80044e0 <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 80044a8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80044ac:	e018      	b.n	80044e0 <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 80044ae:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80044b2:	e015      	b.n	80044e0 <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 80044b4:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80044b8:	e012      	b.n	80044e0 <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 80044ba:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80044be:	e00f      	b.n	80044e0 <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 80044c0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80044c4:	e00c      	b.n	80044e0 <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 80044c6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80044ca:	e009      	b.n	80044e0 <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 80044cc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80044d0:	e006      	b.n	80044e0 <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 80044d2:	2308      	movs	r3, #8
 80044d4:	e004      	b.n	80044e0 <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 80044d6:	2308      	movs	r3, #8
 80044d8:	e002      	b.n	80044e0 <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 80044da:	2308      	movs	r3, #8
 80044dc:	e000      	b.n	80044e0 <HAL_DMAEx_MultiBufferStart_IT+0xa28>
 80044de:	2308      	movs	r3, #8
 80044e0:	4a34      	ldr	r2, [pc, #208]	@ (80045b4 <HAL_DMAEx_MultiBufferStart_IT+0xafc>)
 80044e2:	60d3      	str	r3, [r2, #12]
 80044e4:	e080      	b.n	80045e8 <HAL_DMAEx_MultiBufferStart_IT+0xb30>
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	4a25      	ldr	r2, [pc, #148]	@ (8004580 <HAL_DMAEx_MultiBufferStart_IT+0xac8>)
 80044ec:	4293      	cmp	r3, r2
 80044ee:	d078      	beq.n	80045e2 <HAL_DMAEx_MultiBufferStart_IT+0xb2a>
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	4a23      	ldr	r2, [pc, #140]	@ (8004584 <HAL_DMAEx_MultiBufferStart_IT+0xacc>)
 80044f6:	4293      	cmp	r3, r2
 80044f8:	d071      	beq.n	80045de <HAL_DMAEx_MultiBufferStart_IT+0xb26>
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	4a22      	ldr	r2, [pc, #136]	@ (8004588 <HAL_DMAEx_MultiBufferStart_IT+0xad0>)
 8004500:	4293      	cmp	r3, r2
 8004502:	d06a      	beq.n	80045da <HAL_DMAEx_MultiBufferStart_IT+0xb22>
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	4a20      	ldr	r2, [pc, #128]	@ (800458c <HAL_DMAEx_MultiBufferStart_IT+0xad4>)
 800450a:	4293      	cmp	r3, r2
 800450c:	d063      	beq.n	80045d6 <HAL_DMAEx_MultiBufferStart_IT+0xb1e>
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	4a1f      	ldr	r2, [pc, #124]	@ (8004590 <HAL_DMAEx_MultiBufferStart_IT+0xad8>)
 8004514:	4293      	cmp	r3, r2
 8004516:	d05b      	beq.n	80045d0 <HAL_DMAEx_MultiBufferStart_IT+0xb18>
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	4a1d      	ldr	r2, [pc, #116]	@ (8004594 <HAL_DMAEx_MultiBufferStart_IT+0xadc>)
 800451e:	4293      	cmp	r3, r2
 8004520:	d053      	beq.n	80045ca <HAL_DMAEx_MultiBufferStart_IT+0xb12>
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	4a1c      	ldr	r2, [pc, #112]	@ (8004598 <HAL_DMAEx_MultiBufferStart_IT+0xae0>)
 8004528:	4293      	cmp	r3, r2
 800452a:	d04b      	beq.n	80045c4 <HAL_DMAEx_MultiBufferStart_IT+0xb0c>
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	4a1a      	ldr	r2, [pc, #104]	@ (800459c <HAL_DMAEx_MultiBufferStart_IT+0xae4>)
 8004532:	4293      	cmp	r3, r2
 8004534:	d043      	beq.n	80045be <HAL_DMAEx_MultiBufferStart_IT+0xb06>
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	4a19      	ldr	r2, [pc, #100]	@ (80045a0 <HAL_DMAEx_MultiBufferStart_IT+0xae8>)
 800453c:	4293      	cmp	r3, r2
 800453e:	d03b      	beq.n	80045b8 <HAL_DMAEx_MultiBufferStart_IT+0xb00>
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	4a17      	ldr	r2, [pc, #92]	@ (80045a4 <HAL_DMAEx_MultiBufferStart_IT+0xaec>)
 8004546:	4293      	cmp	r3, r2
 8004548:	d012      	beq.n	8004570 <HAL_DMAEx_MultiBufferStart_IT+0xab8>
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	4a16      	ldr	r2, [pc, #88]	@ (80045a8 <HAL_DMAEx_MultiBufferStart_IT+0xaf0>)
 8004550:	4293      	cmp	r3, r2
 8004552:	d00a      	beq.n	800456a <HAL_DMAEx_MultiBufferStart_IT+0xab2>
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	4a14      	ldr	r2, [pc, #80]	@ (80045ac <HAL_DMAEx_MultiBufferStart_IT+0xaf4>)
 800455a:	4293      	cmp	r3, r2
 800455c:	d102      	bne.n	8004564 <HAL_DMAEx_MultiBufferStart_IT+0xaac>
 800455e:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8004562:	e03f      	b.n	80045e4 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 8004564:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004568:	e03c      	b.n	80045e4 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 800456a:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800456e:	e039      	b.n	80045e4 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 8004570:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8004574:	e036      	b.n	80045e4 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 8004576:	bf00      	nop
 8004578:	40026400 	.word	0x40026400
 800457c:	400260b8 	.word	0x400260b8
 8004580:	40026010 	.word	0x40026010
 8004584:	40026410 	.word	0x40026410
 8004588:	40026070 	.word	0x40026070
 800458c:	40026470 	.word	0x40026470
 8004590:	40026028 	.word	0x40026028
 8004594:	40026428 	.word	0x40026428
 8004598:	40026088 	.word	0x40026088
 800459c:	40026488 	.word	0x40026488
 80045a0:	40026040 	.word	0x40026040
 80045a4:	40026440 	.word	0x40026440
 80045a8:	400260a0 	.word	0x400260a0
 80045ac:	400264a0 	.word	0x400264a0
 80045b0:	40026058 	.word	0x40026058
 80045b4:	40026000 	.word	0x40026000
 80045b8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80045bc:	e012      	b.n	80045e4 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 80045be:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80045c2:	e00f      	b.n	80045e4 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 80045c4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80045c8:	e00c      	b.n	80045e4 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 80045ca:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80045ce:	e009      	b.n	80045e4 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 80045d0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80045d4:	e006      	b.n	80045e4 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 80045d6:	2308      	movs	r3, #8
 80045d8:	e004      	b.n	80045e4 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 80045da:	2308      	movs	r3, #8
 80045dc:	e002      	b.n	80045e4 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 80045de:	2308      	movs	r3, #8
 80045e0:	e000      	b.n	80045e4 <HAL_DMAEx_MultiBufferStart_IT+0xb2c>
 80045e2:	2308      	movs	r3, #8
 80045e4:	4a8a      	ldr	r2, [pc, #552]	@ (8004810 <HAL_DMAEx_MultiBufferStart_IT+0xd58>)
 80045e6:	6093      	str	r3, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	461a      	mov	r2, r3
 80045ee:	4b89      	ldr	r3, [pc, #548]	@ (8004814 <HAL_DMAEx_MultiBufferStart_IT+0xd5c>)
 80045f0:	429a      	cmp	r2, r3
 80045f2:	d960      	bls.n	80046b6 <HAL_DMAEx_MultiBufferStart_IT+0xbfe>
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	4a87      	ldr	r2, [pc, #540]	@ (8004818 <HAL_DMAEx_MultiBufferStart_IT+0xd60>)
 80045fa:	4293      	cmp	r3, r2
 80045fc:	d057      	beq.n	80046ae <HAL_DMAEx_MultiBufferStart_IT+0xbf6>
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	4a86      	ldr	r2, [pc, #536]	@ (800481c <HAL_DMAEx_MultiBufferStart_IT+0xd64>)
 8004604:	4293      	cmp	r3, r2
 8004606:	d050      	beq.n	80046aa <HAL_DMAEx_MultiBufferStart_IT+0xbf2>
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	4a84      	ldr	r2, [pc, #528]	@ (8004820 <HAL_DMAEx_MultiBufferStart_IT+0xd68>)
 800460e:	4293      	cmp	r3, r2
 8004610:	d049      	beq.n	80046a6 <HAL_DMAEx_MultiBufferStart_IT+0xbee>
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	4a83      	ldr	r2, [pc, #524]	@ (8004824 <HAL_DMAEx_MultiBufferStart_IT+0xd6c>)
 8004618:	4293      	cmp	r3, r2
 800461a:	d042      	beq.n	80046a2 <HAL_DMAEx_MultiBufferStart_IT+0xbea>
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	4a81      	ldr	r2, [pc, #516]	@ (8004828 <HAL_DMAEx_MultiBufferStart_IT+0xd70>)
 8004622:	4293      	cmp	r3, r2
 8004624:	d03a      	beq.n	800469c <HAL_DMAEx_MultiBufferStart_IT+0xbe4>
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	4a80      	ldr	r2, [pc, #512]	@ (800482c <HAL_DMAEx_MultiBufferStart_IT+0xd74>)
 800462c:	4293      	cmp	r3, r2
 800462e:	d032      	beq.n	8004696 <HAL_DMAEx_MultiBufferStart_IT+0xbde>
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	4a7e      	ldr	r2, [pc, #504]	@ (8004830 <HAL_DMAEx_MultiBufferStart_IT+0xd78>)
 8004636:	4293      	cmp	r3, r2
 8004638:	d02a      	beq.n	8004690 <HAL_DMAEx_MultiBufferStart_IT+0xbd8>
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	4a7d      	ldr	r2, [pc, #500]	@ (8004834 <HAL_DMAEx_MultiBufferStart_IT+0xd7c>)
 8004640:	4293      	cmp	r3, r2
 8004642:	d022      	beq.n	800468a <HAL_DMAEx_MultiBufferStart_IT+0xbd2>
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	4a7b      	ldr	r2, [pc, #492]	@ (8004838 <HAL_DMAEx_MultiBufferStart_IT+0xd80>)
 800464a:	4293      	cmp	r3, r2
 800464c:	d01a      	beq.n	8004684 <HAL_DMAEx_MultiBufferStart_IT+0xbcc>
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	4a7a      	ldr	r2, [pc, #488]	@ (800483c <HAL_DMAEx_MultiBufferStart_IT+0xd84>)
 8004654:	4293      	cmp	r3, r2
 8004656:	d012      	beq.n	800467e <HAL_DMAEx_MultiBufferStart_IT+0xbc6>
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	4a78      	ldr	r2, [pc, #480]	@ (8004840 <HAL_DMAEx_MultiBufferStart_IT+0xd88>)
 800465e:	4293      	cmp	r3, r2
 8004660:	d00a      	beq.n	8004678 <HAL_DMAEx_MultiBufferStart_IT+0xbc0>
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	4a77      	ldr	r2, [pc, #476]	@ (8004844 <HAL_DMAEx_MultiBufferStart_IT+0xd8c>)
 8004668:	4293      	cmp	r3, r2
 800466a:	d102      	bne.n	8004672 <HAL_DMAEx_MultiBufferStart_IT+0xbba>
 800466c:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8004670:	e01e      	b.n	80046b0 <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 8004672:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004676:	e01b      	b.n	80046b0 <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 8004678:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800467c:	e018      	b.n	80046b0 <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 800467e:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8004682:	e015      	b.n	80046b0 <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 8004684:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8004688:	e012      	b.n	80046b0 <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 800468a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800468e:	e00f      	b.n	80046b0 <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 8004690:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004694:	e00c      	b.n	80046b0 <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 8004696:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800469a:	e009      	b.n	80046b0 <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 800469c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80046a0:	e006      	b.n	80046b0 <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 80046a2:	2304      	movs	r3, #4
 80046a4:	e004      	b.n	80046b0 <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 80046a6:	2304      	movs	r3, #4
 80046a8:	e002      	b.n	80046b0 <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 80046aa:	2304      	movs	r3, #4
 80046ac:	e000      	b.n	80046b0 <HAL_DMAEx_MultiBufferStart_IT+0xbf8>
 80046ae:	2304      	movs	r3, #4
 80046b0:	4a65      	ldr	r2, [pc, #404]	@ (8004848 <HAL_DMAEx_MultiBufferStart_IT+0xd90>)
 80046b2:	60d3      	str	r3, [r2, #12]
 80046b4:	e150      	b.n	8004958 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	461a      	mov	r2, r3
 80046bc:	4b63      	ldr	r3, [pc, #396]	@ (800484c <HAL_DMAEx_MultiBufferStart_IT+0xd94>)
 80046be:	429a      	cmp	r2, r3
 80046c0:	d960      	bls.n	8004784 <HAL_DMAEx_MultiBufferStart_IT+0xccc>
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	4a54      	ldr	r2, [pc, #336]	@ (8004818 <HAL_DMAEx_MultiBufferStart_IT+0xd60>)
 80046c8:	4293      	cmp	r3, r2
 80046ca:	d057      	beq.n	800477c <HAL_DMAEx_MultiBufferStart_IT+0xcc4>
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	4a52      	ldr	r2, [pc, #328]	@ (800481c <HAL_DMAEx_MultiBufferStart_IT+0xd64>)
 80046d2:	4293      	cmp	r3, r2
 80046d4:	d050      	beq.n	8004778 <HAL_DMAEx_MultiBufferStart_IT+0xcc0>
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	4a51      	ldr	r2, [pc, #324]	@ (8004820 <HAL_DMAEx_MultiBufferStart_IT+0xd68>)
 80046dc:	4293      	cmp	r3, r2
 80046de:	d049      	beq.n	8004774 <HAL_DMAEx_MultiBufferStart_IT+0xcbc>
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	4a4f      	ldr	r2, [pc, #316]	@ (8004824 <HAL_DMAEx_MultiBufferStart_IT+0xd6c>)
 80046e6:	4293      	cmp	r3, r2
 80046e8:	d042      	beq.n	8004770 <HAL_DMAEx_MultiBufferStart_IT+0xcb8>
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	4a4e      	ldr	r2, [pc, #312]	@ (8004828 <HAL_DMAEx_MultiBufferStart_IT+0xd70>)
 80046f0:	4293      	cmp	r3, r2
 80046f2:	d03a      	beq.n	800476a <HAL_DMAEx_MultiBufferStart_IT+0xcb2>
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	4a4c      	ldr	r2, [pc, #304]	@ (800482c <HAL_DMAEx_MultiBufferStart_IT+0xd74>)
 80046fa:	4293      	cmp	r3, r2
 80046fc:	d032      	beq.n	8004764 <HAL_DMAEx_MultiBufferStart_IT+0xcac>
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	4a4b      	ldr	r2, [pc, #300]	@ (8004830 <HAL_DMAEx_MultiBufferStart_IT+0xd78>)
 8004704:	4293      	cmp	r3, r2
 8004706:	d02a      	beq.n	800475e <HAL_DMAEx_MultiBufferStart_IT+0xca6>
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	4a49      	ldr	r2, [pc, #292]	@ (8004834 <HAL_DMAEx_MultiBufferStart_IT+0xd7c>)
 800470e:	4293      	cmp	r3, r2
 8004710:	d022      	beq.n	8004758 <HAL_DMAEx_MultiBufferStart_IT+0xca0>
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	4a48      	ldr	r2, [pc, #288]	@ (8004838 <HAL_DMAEx_MultiBufferStart_IT+0xd80>)
 8004718:	4293      	cmp	r3, r2
 800471a:	d01a      	beq.n	8004752 <HAL_DMAEx_MultiBufferStart_IT+0xc9a>
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	4a46      	ldr	r2, [pc, #280]	@ (800483c <HAL_DMAEx_MultiBufferStart_IT+0xd84>)
 8004722:	4293      	cmp	r3, r2
 8004724:	d012      	beq.n	800474c <HAL_DMAEx_MultiBufferStart_IT+0xc94>
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	4a45      	ldr	r2, [pc, #276]	@ (8004840 <HAL_DMAEx_MultiBufferStart_IT+0xd88>)
 800472c:	4293      	cmp	r3, r2
 800472e:	d00a      	beq.n	8004746 <HAL_DMAEx_MultiBufferStart_IT+0xc8e>
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	4a43      	ldr	r2, [pc, #268]	@ (8004844 <HAL_DMAEx_MultiBufferStart_IT+0xd8c>)
 8004736:	4293      	cmp	r3, r2
 8004738:	d102      	bne.n	8004740 <HAL_DMAEx_MultiBufferStart_IT+0xc88>
 800473a:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800473e:	e01e      	b.n	800477e <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8004740:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004744:	e01b      	b.n	800477e <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8004746:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800474a:	e018      	b.n	800477e <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 800474c:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8004750:	e015      	b.n	800477e <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8004752:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8004756:	e012      	b.n	800477e <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8004758:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800475c:	e00f      	b.n	800477e <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 800475e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004762:	e00c      	b.n	800477e <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8004764:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004768:	e009      	b.n	800477e <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 800476a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800476e:	e006      	b.n	800477e <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8004770:	2304      	movs	r3, #4
 8004772:	e004      	b.n	800477e <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8004774:	2304      	movs	r3, #4
 8004776:	e002      	b.n	800477e <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 8004778:	2304      	movs	r3, #4
 800477a:	e000      	b.n	800477e <HAL_DMAEx_MultiBufferStart_IT+0xcc6>
 800477c:	2304      	movs	r3, #4
 800477e:	4a32      	ldr	r2, [pc, #200]	@ (8004848 <HAL_DMAEx_MultiBufferStart_IT+0xd90>)
 8004780:	6093      	str	r3, [r2, #8]
 8004782:	e0e9      	b.n	8004958 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	461a      	mov	r2, r3
 800478a:	4b31      	ldr	r3, [pc, #196]	@ (8004850 <HAL_DMAEx_MultiBufferStart_IT+0xd98>)
 800478c:	429a      	cmp	r2, r3
 800478e:	f240 8083 	bls.w	8004898 <HAL_DMAEx_MultiBufferStart_IT+0xde0>
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	4a20      	ldr	r2, [pc, #128]	@ (8004818 <HAL_DMAEx_MultiBufferStart_IT+0xd60>)
 8004798:	4293      	cmp	r3, r2
 800479a:	d079      	beq.n	8004890 <HAL_DMAEx_MultiBufferStart_IT+0xdd8>
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	4a1e      	ldr	r2, [pc, #120]	@ (800481c <HAL_DMAEx_MultiBufferStart_IT+0xd64>)
 80047a2:	4293      	cmp	r3, r2
 80047a4:	d072      	beq.n	800488c <HAL_DMAEx_MultiBufferStart_IT+0xdd4>
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	4a1d      	ldr	r2, [pc, #116]	@ (8004820 <HAL_DMAEx_MultiBufferStart_IT+0xd68>)
 80047ac:	4293      	cmp	r3, r2
 80047ae:	d06b      	beq.n	8004888 <HAL_DMAEx_MultiBufferStart_IT+0xdd0>
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	4a1b      	ldr	r2, [pc, #108]	@ (8004824 <HAL_DMAEx_MultiBufferStart_IT+0xd6c>)
 80047b6:	4293      	cmp	r3, r2
 80047b8:	d064      	beq.n	8004884 <HAL_DMAEx_MultiBufferStart_IT+0xdcc>
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	4a1a      	ldr	r2, [pc, #104]	@ (8004828 <HAL_DMAEx_MultiBufferStart_IT+0xd70>)
 80047c0:	4293      	cmp	r3, r2
 80047c2:	d05c      	beq.n	800487e <HAL_DMAEx_MultiBufferStart_IT+0xdc6>
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	4a18      	ldr	r2, [pc, #96]	@ (800482c <HAL_DMAEx_MultiBufferStart_IT+0xd74>)
 80047ca:	4293      	cmp	r3, r2
 80047cc:	d054      	beq.n	8004878 <HAL_DMAEx_MultiBufferStart_IT+0xdc0>
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	4a17      	ldr	r2, [pc, #92]	@ (8004830 <HAL_DMAEx_MultiBufferStart_IT+0xd78>)
 80047d4:	4293      	cmp	r3, r2
 80047d6:	d04c      	beq.n	8004872 <HAL_DMAEx_MultiBufferStart_IT+0xdba>
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	4a15      	ldr	r2, [pc, #84]	@ (8004834 <HAL_DMAEx_MultiBufferStart_IT+0xd7c>)
 80047de:	4293      	cmp	r3, r2
 80047e0:	d044      	beq.n	800486c <HAL_DMAEx_MultiBufferStart_IT+0xdb4>
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	4a14      	ldr	r2, [pc, #80]	@ (8004838 <HAL_DMAEx_MultiBufferStart_IT+0xd80>)
 80047e8:	4293      	cmp	r3, r2
 80047ea:	d03c      	beq.n	8004866 <HAL_DMAEx_MultiBufferStart_IT+0xdae>
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	4a12      	ldr	r2, [pc, #72]	@ (800483c <HAL_DMAEx_MultiBufferStart_IT+0xd84>)
 80047f2:	4293      	cmp	r3, r2
 80047f4:	d034      	beq.n	8004860 <HAL_DMAEx_MultiBufferStart_IT+0xda8>
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	4a11      	ldr	r2, [pc, #68]	@ (8004840 <HAL_DMAEx_MultiBufferStart_IT+0xd88>)
 80047fc:	4293      	cmp	r3, r2
 80047fe:	d02c      	beq.n	800485a <HAL_DMAEx_MultiBufferStart_IT+0xda2>
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	4a0f      	ldr	r2, [pc, #60]	@ (8004844 <HAL_DMAEx_MultiBufferStart_IT+0xd8c>)
 8004806:	4293      	cmp	r3, r2
 8004808:	d124      	bne.n	8004854 <HAL_DMAEx_MultiBufferStart_IT+0xd9c>
 800480a:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800480e:	e040      	b.n	8004892 <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 8004810:	40026000 	.word	0x40026000
 8004814:	40026458 	.word	0x40026458
 8004818:	40026010 	.word	0x40026010
 800481c:	40026410 	.word	0x40026410
 8004820:	40026070 	.word	0x40026070
 8004824:	40026470 	.word	0x40026470
 8004828:	40026028 	.word	0x40026028
 800482c:	40026428 	.word	0x40026428
 8004830:	40026088 	.word	0x40026088
 8004834:	40026488 	.word	0x40026488
 8004838:	40026040 	.word	0x40026040
 800483c:	40026440 	.word	0x40026440
 8004840:	400260a0 	.word	0x400260a0
 8004844:	400264a0 	.word	0x400264a0
 8004848:	40026400 	.word	0x40026400
 800484c:	400260b8 	.word	0x400260b8
 8004850:	40026058 	.word	0x40026058
 8004854:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004858:	e01b      	b.n	8004892 <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 800485a:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800485e:	e018      	b.n	8004892 <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 8004860:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8004864:	e015      	b.n	8004892 <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 8004866:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800486a:	e012      	b.n	8004892 <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 800486c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004870:	e00f      	b.n	8004892 <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 8004872:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004876:	e00c      	b.n	8004892 <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 8004878:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800487c:	e009      	b.n	8004892 <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 800487e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004882:	e006      	b.n	8004892 <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 8004884:	2304      	movs	r3, #4
 8004886:	e004      	b.n	8004892 <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 8004888:	2304      	movs	r3, #4
 800488a:	e002      	b.n	8004892 <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 800488c:	2304      	movs	r3, #4
 800488e:	e000      	b.n	8004892 <HAL_DMAEx_MultiBufferStart_IT+0xdda>
 8004890:	2304      	movs	r3, #4
 8004892:	4a8b      	ldr	r2, [pc, #556]	@ (8004ac0 <HAL_DMAEx_MultiBufferStart_IT+0x1008>)
 8004894:	60d3      	str	r3, [r2, #12]
 8004896:	e05f      	b.n	8004958 <HAL_DMAEx_MultiBufferStart_IT+0xea0>
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	4a89      	ldr	r2, [pc, #548]	@ (8004ac4 <HAL_DMAEx_MultiBufferStart_IT+0x100c>)
 800489e:	4293      	cmp	r3, r2
 80048a0:	d057      	beq.n	8004952 <HAL_DMAEx_MultiBufferStart_IT+0xe9a>
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	4a88      	ldr	r2, [pc, #544]	@ (8004ac8 <HAL_DMAEx_MultiBufferStart_IT+0x1010>)
 80048a8:	4293      	cmp	r3, r2
 80048aa:	d050      	beq.n	800494e <HAL_DMAEx_MultiBufferStart_IT+0xe96>
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	4a86      	ldr	r2, [pc, #536]	@ (8004acc <HAL_DMAEx_MultiBufferStart_IT+0x1014>)
 80048b2:	4293      	cmp	r3, r2
 80048b4:	d049      	beq.n	800494a <HAL_DMAEx_MultiBufferStart_IT+0xe92>
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	4a85      	ldr	r2, [pc, #532]	@ (8004ad0 <HAL_DMAEx_MultiBufferStart_IT+0x1018>)
 80048bc:	4293      	cmp	r3, r2
 80048be:	d042      	beq.n	8004946 <HAL_DMAEx_MultiBufferStart_IT+0xe8e>
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	4a83      	ldr	r2, [pc, #524]	@ (8004ad4 <HAL_DMAEx_MultiBufferStart_IT+0x101c>)
 80048c6:	4293      	cmp	r3, r2
 80048c8:	d03a      	beq.n	8004940 <HAL_DMAEx_MultiBufferStart_IT+0xe88>
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	4a82      	ldr	r2, [pc, #520]	@ (8004ad8 <HAL_DMAEx_MultiBufferStart_IT+0x1020>)
 80048d0:	4293      	cmp	r3, r2
 80048d2:	d032      	beq.n	800493a <HAL_DMAEx_MultiBufferStart_IT+0xe82>
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	4a80      	ldr	r2, [pc, #512]	@ (8004adc <HAL_DMAEx_MultiBufferStart_IT+0x1024>)
 80048da:	4293      	cmp	r3, r2
 80048dc:	d02a      	beq.n	8004934 <HAL_DMAEx_MultiBufferStart_IT+0xe7c>
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	4a7f      	ldr	r2, [pc, #508]	@ (8004ae0 <HAL_DMAEx_MultiBufferStart_IT+0x1028>)
 80048e4:	4293      	cmp	r3, r2
 80048e6:	d022      	beq.n	800492e <HAL_DMAEx_MultiBufferStart_IT+0xe76>
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	4a7d      	ldr	r2, [pc, #500]	@ (8004ae4 <HAL_DMAEx_MultiBufferStart_IT+0x102c>)
 80048ee:	4293      	cmp	r3, r2
 80048f0:	d01a      	beq.n	8004928 <HAL_DMAEx_MultiBufferStart_IT+0xe70>
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	4a7c      	ldr	r2, [pc, #496]	@ (8004ae8 <HAL_DMAEx_MultiBufferStart_IT+0x1030>)
 80048f8:	4293      	cmp	r3, r2
 80048fa:	d012      	beq.n	8004922 <HAL_DMAEx_MultiBufferStart_IT+0xe6a>
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	4a7a      	ldr	r2, [pc, #488]	@ (8004aec <HAL_DMAEx_MultiBufferStart_IT+0x1034>)
 8004902:	4293      	cmp	r3, r2
 8004904:	d00a      	beq.n	800491c <HAL_DMAEx_MultiBufferStart_IT+0xe64>
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	4a79      	ldr	r2, [pc, #484]	@ (8004af0 <HAL_DMAEx_MultiBufferStart_IT+0x1038>)
 800490c:	4293      	cmp	r3, r2
 800490e:	d102      	bne.n	8004916 <HAL_DMAEx_MultiBufferStart_IT+0xe5e>
 8004910:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8004914:	e01e      	b.n	8004954 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 8004916:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800491a:	e01b      	b.n	8004954 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 800491c:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8004920:	e018      	b.n	8004954 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 8004922:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8004926:	e015      	b.n	8004954 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 8004928:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800492c:	e012      	b.n	8004954 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 800492e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004932:	e00f      	b.n	8004954 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 8004934:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004938:	e00c      	b.n	8004954 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 800493a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800493e:	e009      	b.n	8004954 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 8004940:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004944:	e006      	b.n	8004954 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 8004946:	2304      	movs	r3, #4
 8004948:	e004      	b.n	8004954 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 800494a:	2304      	movs	r3, #4
 800494c:	e002      	b.n	8004954 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 800494e:	2304      	movs	r3, #4
 8004950:	e000      	b.n	8004954 <HAL_DMAEx_MultiBufferStart_IT+0xe9c>
 8004952:	2304      	movs	r3, #4
 8004954:	4a5a      	ldr	r2, [pc, #360]	@ (8004ac0 <HAL_DMAEx_MultiBufferStart_IT+0x1008>)
 8004956:	6093      	str	r3, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	461a      	mov	r2, r3
 800495e:	4b65      	ldr	r3, [pc, #404]	@ (8004af4 <HAL_DMAEx_MultiBufferStart_IT+0x103c>)
 8004960:	429a      	cmp	r2, r3
 8004962:	d95c      	bls.n	8004a1e <HAL_DMAEx_MultiBufferStart_IT+0xf66>
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	4a56      	ldr	r2, [pc, #344]	@ (8004ac4 <HAL_DMAEx_MultiBufferStart_IT+0x100c>)
 800496a:	4293      	cmp	r3, r2
 800496c:	d053      	beq.n	8004a16 <HAL_DMAEx_MultiBufferStart_IT+0xf5e>
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	4a55      	ldr	r2, [pc, #340]	@ (8004ac8 <HAL_DMAEx_MultiBufferStart_IT+0x1010>)
 8004974:	4293      	cmp	r3, r2
 8004976:	d04c      	beq.n	8004a12 <HAL_DMAEx_MultiBufferStart_IT+0xf5a>
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	4a53      	ldr	r2, [pc, #332]	@ (8004acc <HAL_DMAEx_MultiBufferStart_IT+0x1014>)
 800497e:	4293      	cmp	r3, r2
 8004980:	d045      	beq.n	8004a0e <HAL_DMAEx_MultiBufferStart_IT+0xf56>
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	4a52      	ldr	r2, [pc, #328]	@ (8004ad0 <HAL_DMAEx_MultiBufferStart_IT+0x1018>)
 8004988:	4293      	cmp	r3, r2
 800498a:	d03e      	beq.n	8004a0a <HAL_DMAEx_MultiBufferStart_IT+0xf52>
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	4a50      	ldr	r2, [pc, #320]	@ (8004ad4 <HAL_DMAEx_MultiBufferStart_IT+0x101c>)
 8004992:	4293      	cmp	r3, r2
 8004994:	d037      	beq.n	8004a06 <HAL_DMAEx_MultiBufferStart_IT+0xf4e>
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	4a4f      	ldr	r2, [pc, #316]	@ (8004ad8 <HAL_DMAEx_MultiBufferStart_IT+0x1020>)
 800499c:	4293      	cmp	r3, r2
 800499e:	d030      	beq.n	8004a02 <HAL_DMAEx_MultiBufferStart_IT+0xf4a>
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	4a4d      	ldr	r2, [pc, #308]	@ (8004adc <HAL_DMAEx_MultiBufferStart_IT+0x1024>)
 80049a6:	4293      	cmp	r3, r2
 80049a8:	d029      	beq.n	80049fe <HAL_DMAEx_MultiBufferStart_IT+0xf46>
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	4a4c      	ldr	r2, [pc, #304]	@ (8004ae0 <HAL_DMAEx_MultiBufferStart_IT+0x1028>)
 80049b0:	4293      	cmp	r3, r2
 80049b2:	d022      	beq.n	80049fa <HAL_DMAEx_MultiBufferStart_IT+0xf42>
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	4a4a      	ldr	r2, [pc, #296]	@ (8004ae4 <HAL_DMAEx_MultiBufferStart_IT+0x102c>)
 80049ba:	4293      	cmp	r3, r2
 80049bc:	d01a      	beq.n	80049f4 <HAL_DMAEx_MultiBufferStart_IT+0xf3c>
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	4a49      	ldr	r2, [pc, #292]	@ (8004ae8 <HAL_DMAEx_MultiBufferStart_IT+0x1030>)
 80049c4:	4293      	cmp	r3, r2
 80049c6:	d012      	beq.n	80049ee <HAL_DMAEx_MultiBufferStart_IT+0xf36>
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	4a47      	ldr	r2, [pc, #284]	@ (8004aec <HAL_DMAEx_MultiBufferStart_IT+0x1034>)
 80049ce:	4293      	cmp	r3, r2
 80049d0:	d00a      	beq.n	80049e8 <HAL_DMAEx_MultiBufferStart_IT+0xf30>
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	4a46      	ldr	r2, [pc, #280]	@ (8004af0 <HAL_DMAEx_MultiBufferStart_IT+0x1038>)
 80049d8:	4293      	cmp	r3, r2
 80049da:	d102      	bne.n	80049e2 <HAL_DMAEx_MultiBufferStart_IT+0xf2a>
 80049dc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80049e0:	e01a      	b.n	8004a18 <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 80049e2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80049e6:	e017      	b.n	8004a18 <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 80049e8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80049ec:	e014      	b.n	8004a18 <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 80049ee:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80049f2:	e011      	b.n	8004a18 <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 80049f4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80049f8:	e00e      	b.n	8004a18 <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 80049fa:	2340      	movs	r3, #64	@ 0x40
 80049fc:	e00c      	b.n	8004a18 <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 80049fe:	2340      	movs	r3, #64	@ 0x40
 8004a00:	e00a      	b.n	8004a18 <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 8004a02:	2340      	movs	r3, #64	@ 0x40
 8004a04:	e008      	b.n	8004a18 <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 8004a06:	2340      	movs	r3, #64	@ 0x40
 8004a08:	e006      	b.n	8004a18 <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 8004a0a:	2301      	movs	r3, #1
 8004a0c:	e004      	b.n	8004a18 <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 8004a0e:	2301      	movs	r3, #1
 8004a10:	e002      	b.n	8004a18 <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 8004a12:	2301      	movs	r3, #1
 8004a14:	e000      	b.n	8004a18 <HAL_DMAEx_MultiBufferStart_IT+0xf60>
 8004a16:	2301      	movs	r3, #1
 8004a18:	4a37      	ldr	r2, [pc, #220]	@ (8004af8 <HAL_DMAEx_MultiBufferStart_IT+0x1040>)
 8004a1a:	60d3      	str	r3, [r2, #12]
 8004a1c:	e141      	b.n	8004ca2 <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	461a      	mov	r2, r3
 8004a24:	4b35      	ldr	r3, [pc, #212]	@ (8004afc <HAL_DMAEx_MultiBufferStart_IT+0x1044>)
 8004a26:	429a      	cmp	r2, r3
 8004a28:	d97c      	bls.n	8004b24 <HAL_DMAEx_MultiBufferStart_IT+0x106c>
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	4a25      	ldr	r2, [pc, #148]	@ (8004ac4 <HAL_DMAEx_MultiBufferStart_IT+0x100c>)
 8004a30:	4293      	cmp	r3, r2
 8004a32:	d073      	beq.n	8004b1c <HAL_DMAEx_MultiBufferStart_IT+0x1064>
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	4a23      	ldr	r2, [pc, #140]	@ (8004ac8 <HAL_DMAEx_MultiBufferStart_IT+0x1010>)
 8004a3a:	4293      	cmp	r3, r2
 8004a3c:	d06c      	beq.n	8004b18 <HAL_DMAEx_MultiBufferStart_IT+0x1060>
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	4a22      	ldr	r2, [pc, #136]	@ (8004acc <HAL_DMAEx_MultiBufferStart_IT+0x1014>)
 8004a44:	4293      	cmp	r3, r2
 8004a46:	d065      	beq.n	8004b14 <HAL_DMAEx_MultiBufferStart_IT+0x105c>
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	4a20      	ldr	r2, [pc, #128]	@ (8004ad0 <HAL_DMAEx_MultiBufferStart_IT+0x1018>)
 8004a4e:	4293      	cmp	r3, r2
 8004a50:	d05e      	beq.n	8004b10 <HAL_DMAEx_MultiBufferStart_IT+0x1058>
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	4a1f      	ldr	r2, [pc, #124]	@ (8004ad4 <HAL_DMAEx_MultiBufferStart_IT+0x101c>)
 8004a58:	4293      	cmp	r3, r2
 8004a5a:	d057      	beq.n	8004b0c <HAL_DMAEx_MultiBufferStart_IT+0x1054>
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	4a1d      	ldr	r2, [pc, #116]	@ (8004ad8 <HAL_DMAEx_MultiBufferStart_IT+0x1020>)
 8004a62:	4293      	cmp	r3, r2
 8004a64:	d050      	beq.n	8004b08 <HAL_DMAEx_MultiBufferStart_IT+0x1050>
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	4a1c      	ldr	r2, [pc, #112]	@ (8004adc <HAL_DMAEx_MultiBufferStart_IT+0x1024>)
 8004a6c:	4293      	cmp	r3, r2
 8004a6e:	d049      	beq.n	8004b04 <HAL_DMAEx_MultiBufferStart_IT+0x104c>
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	4a1a      	ldr	r2, [pc, #104]	@ (8004ae0 <HAL_DMAEx_MultiBufferStart_IT+0x1028>)
 8004a76:	4293      	cmp	r3, r2
 8004a78:	d042      	beq.n	8004b00 <HAL_DMAEx_MultiBufferStart_IT+0x1048>
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	4a19      	ldr	r2, [pc, #100]	@ (8004ae4 <HAL_DMAEx_MultiBufferStart_IT+0x102c>)
 8004a80:	4293      	cmp	r3, r2
 8004a82:	d01a      	beq.n	8004aba <HAL_DMAEx_MultiBufferStart_IT+0x1002>
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	4a17      	ldr	r2, [pc, #92]	@ (8004ae8 <HAL_DMAEx_MultiBufferStart_IT+0x1030>)
 8004a8a:	4293      	cmp	r3, r2
 8004a8c:	d012      	beq.n	8004ab4 <HAL_DMAEx_MultiBufferStart_IT+0xffc>
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	4a16      	ldr	r2, [pc, #88]	@ (8004aec <HAL_DMAEx_MultiBufferStart_IT+0x1034>)
 8004a94:	4293      	cmp	r3, r2
 8004a96:	d00a      	beq.n	8004aae <HAL_DMAEx_MultiBufferStart_IT+0xff6>
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	4a14      	ldr	r2, [pc, #80]	@ (8004af0 <HAL_DMAEx_MultiBufferStart_IT+0x1038>)
 8004a9e:	4293      	cmp	r3, r2
 8004aa0:	d102      	bne.n	8004aa8 <HAL_DMAEx_MultiBufferStart_IT+0xff0>
 8004aa2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004aa6:	e03a      	b.n	8004b1e <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 8004aa8:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8004aac:	e037      	b.n	8004b1e <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 8004aae:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004ab2:	e034      	b.n	8004b1e <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 8004ab4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004ab8:	e031      	b.n	8004b1e <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 8004aba:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004abe:	e02e      	b.n	8004b1e <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 8004ac0:	40026000 	.word	0x40026000
 8004ac4:	40026010 	.word	0x40026010
 8004ac8:	40026410 	.word	0x40026410
 8004acc:	40026070 	.word	0x40026070
 8004ad0:	40026470 	.word	0x40026470
 8004ad4:	40026028 	.word	0x40026028
 8004ad8:	40026428 	.word	0x40026428
 8004adc:	40026088 	.word	0x40026088
 8004ae0:	40026488 	.word	0x40026488
 8004ae4:	40026040 	.word	0x40026040
 8004ae8:	40026440 	.word	0x40026440
 8004aec:	400260a0 	.word	0x400260a0
 8004af0:	400264a0 	.word	0x400264a0
 8004af4:	40026458 	.word	0x40026458
 8004af8:	40026400 	.word	0x40026400
 8004afc:	400260b8 	.word	0x400260b8
 8004b00:	2340      	movs	r3, #64	@ 0x40
 8004b02:	e00c      	b.n	8004b1e <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 8004b04:	2340      	movs	r3, #64	@ 0x40
 8004b06:	e00a      	b.n	8004b1e <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 8004b08:	2340      	movs	r3, #64	@ 0x40
 8004b0a:	e008      	b.n	8004b1e <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 8004b0c:	2340      	movs	r3, #64	@ 0x40
 8004b0e:	e006      	b.n	8004b1e <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 8004b10:	2301      	movs	r3, #1
 8004b12:	e004      	b.n	8004b1e <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 8004b14:	2301      	movs	r3, #1
 8004b16:	e002      	b.n	8004b1e <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 8004b18:	2301      	movs	r3, #1
 8004b1a:	e000      	b.n	8004b1e <HAL_DMAEx_MultiBufferStart_IT+0x1066>
 8004b1c:	2301      	movs	r3, #1
 8004b1e:	4a7b      	ldr	r2, [pc, #492]	@ (8004d0c <HAL_DMAEx_MultiBufferStart_IT+0x1254>)
 8004b20:	6093      	str	r3, [r2, #8]
 8004b22:	e0be      	b.n	8004ca2 <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	461a      	mov	r2, r3
 8004b2a:	4b79      	ldr	r3, [pc, #484]	@ (8004d10 <HAL_DMAEx_MultiBufferStart_IT+0x1258>)
 8004b2c:	429a      	cmp	r2, r3
 8004b2e:	d95c      	bls.n	8004bea <HAL_DMAEx_MultiBufferStart_IT+0x1132>
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	4a77      	ldr	r2, [pc, #476]	@ (8004d14 <HAL_DMAEx_MultiBufferStart_IT+0x125c>)
 8004b36:	4293      	cmp	r3, r2
 8004b38:	d053      	beq.n	8004be2 <HAL_DMAEx_MultiBufferStart_IT+0x112a>
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	4a76      	ldr	r2, [pc, #472]	@ (8004d18 <HAL_DMAEx_MultiBufferStart_IT+0x1260>)
 8004b40:	4293      	cmp	r3, r2
 8004b42:	d04c      	beq.n	8004bde <HAL_DMAEx_MultiBufferStart_IT+0x1126>
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	4a74      	ldr	r2, [pc, #464]	@ (8004d1c <HAL_DMAEx_MultiBufferStart_IT+0x1264>)
 8004b4a:	4293      	cmp	r3, r2
 8004b4c:	d045      	beq.n	8004bda <HAL_DMAEx_MultiBufferStart_IT+0x1122>
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	4a73      	ldr	r2, [pc, #460]	@ (8004d20 <HAL_DMAEx_MultiBufferStart_IT+0x1268>)
 8004b54:	4293      	cmp	r3, r2
 8004b56:	d03e      	beq.n	8004bd6 <HAL_DMAEx_MultiBufferStart_IT+0x111e>
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	4a71      	ldr	r2, [pc, #452]	@ (8004d24 <HAL_DMAEx_MultiBufferStart_IT+0x126c>)
 8004b5e:	4293      	cmp	r3, r2
 8004b60:	d037      	beq.n	8004bd2 <HAL_DMAEx_MultiBufferStart_IT+0x111a>
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	4a70      	ldr	r2, [pc, #448]	@ (8004d28 <HAL_DMAEx_MultiBufferStart_IT+0x1270>)
 8004b68:	4293      	cmp	r3, r2
 8004b6a:	d030      	beq.n	8004bce <HAL_DMAEx_MultiBufferStart_IT+0x1116>
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	4a6e      	ldr	r2, [pc, #440]	@ (8004d2c <HAL_DMAEx_MultiBufferStart_IT+0x1274>)
 8004b72:	4293      	cmp	r3, r2
 8004b74:	d029      	beq.n	8004bca <HAL_DMAEx_MultiBufferStart_IT+0x1112>
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	4a6d      	ldr	r2, [pc, #436]	@ (8004d30 <HAL_DMAEx_MultiBufferStart_IT+0x1278>)
 8004b7c:	4293      	cmp	r3, r2
 8004b7e:	d022      	beq.n	8004bc6 <HAL_DMAEx_MultiBufferStart_IT+0x110e>
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	4a6b      	ldr	r2, [pc, #428]	@ (8004d34 <HAL_DMAEx_MultiBufferStart_IT+0x127c>)
 8004b86:	4293      	cmp	r3, r2
 8004b88:	d01a      	beq.n	8004bc0 <HAL_DMAEx_MultiBufferStart_IT+0x1108>
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	4a6a      	ldr	r2, [pc, #424]	@ (8004d38 <HAL_DMAEx_MultiBufferStart_IT+0x1280>)
 8004b90:	4293      	cmp	r3, r2
 8004b92:	d012      	beq.n	8004bba <HAL_DMAEx_MultiBufferStart_IT+0x1102>
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	4a68      	ldr	r2, [pc, #416]	@ (8004d3c <HAL_DMAEx_MultiBufferStart_IT+0x1284>)
 8004b9a:	4293      	cmp	r3, r2
 8004b9c:	d00a      	beq.n	8004bb4 <HAL_DMAEx_MultiBufferStart_IT+0x10fc>
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	4a67      	ldr	r2, [pc, #412]	@ (8004d40 <HAL_DMAEx_MultiBufferStart_IT+0x1288>)
 8004ba4:	4293      	cmp	r3, r2
 8004ba6:	d102      	bne.n	8004bae <HAL_DMAEx_MultiBufferStart_IT+0x10f6>
 8004ba8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004bac:	e01a      	b.n	8004be4 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 8004bae:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8004bb2:	e017      	b.n	8004be4 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 8004bb4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004bb8:	e014      	b.n	8004be4 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 8004bba:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004bbe:	e011      	b.n	8004be4 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 8004bc0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004bc4:	e00e      	b.n	8004be4 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 8004bc6:	2340      	movs	r3, #64	@ 0x40
 8004bc8:	e00c      	b.n	8004be4 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 8004bca:	2340      	movs	r3, #64	@ 0x40
 8004bcc:	e00a      	b.n	8004be4 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 8004bce:	2340      	movs	r3, #64	@ 0x40
 8004bd0:	e008      	b.n	8004be4 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 8004bd2:	2340      	movs	r3, #64	@ 0x40
 8004bd4:	e006      	b.n	8004be4 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 8004bd6:	2301      	movs	r3, #1
 8004bd8:	e004      	b.n	8004be4 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 8004bda:	2301      	movs	r3, #1
 8004bdc:	e002      	b.n	8004be4 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 8004bde:	2301      	movs	r3, #1
 8004be0:	e000      	b.n	8004be4 <HAL_DMAEx_MultiBufferStart_IT+0x112c>
 8004be2:	2301      	movs	r3, #1
 8004be4:	4a57      	ldr	r2, [pc, #348]	@ (8004d44 <HAL_DMAEx_MultiBufferStart_IT+0x128c>)
 8004be6:	60d3      	str	r3, [r2, #12]
 8004be8:	e05b      	b.n	8004ca2 <HAL_DMAEx_MultiBufferStart_IT+0x11ea>
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	4a49      	ldr	r2, [pc, #292]	@ (8004d14 <HAL_DMAEx_MultiBufferStart_IT+0x125c>)
 8004bf0:	4293      	cmp	r3, r2
 8004bf2:	d053      	beq.n	8004c9c <HAL_DMAEx_MultiBufferStart_IT+0x11e4>
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	4a47      	ldr	r2, [pc, #284]	@ (8004d18 <HAL_DMAEx_MultiBufferStart_IT+0x1260>)
 8004bfa:	4293      	cmp	r3, r2
 8004bfc:	d04c      	beq.n	8004c98 <HAL_DMAEx_MultiBufferStart_IT+0x11e0>
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	4a46      	ldr	r2, [pc, #280]	@ (8004d1c <HAL_DMAEx_MultiBufferStart_IT+0x1264>)
 8004c04:	4293      	cmp	r3, r2
 8004c06:	d045      	beq.n	8004c94 <HAL_DMAEx_MultiBufferStart_IT+0x11dc>
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	4a44      	ldr	r2, [pc, #272]	@ (8004d20 <HAL_DMAEx_MultiBufferStart_IT+0x1268>)
 8004c0e:	4293      	cmp	r3, r2
 8004c10:	d03e      	beq.n	8004c90 <HAL_DMAEx_MultiBufferStart_IT+0x11d8>
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	4a43      	ldr	r2, [pc, #268]	@ (8004d24 <HAL_DMAEx_MultiBufferStart_IT+0x126c>)
 8004c18:	4293      	cmp	r3, r2
 8004c1a:	d037      	beq.n	8004c8c <HAL_DMAEx_MultiBufferStart_IT+0x11d4>
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	4a41      	ldr	r2, [pc, #260]	@ (8004d28 <HAL_DMAEx_MultiBufferStart_IT+0x1270>)
 8004c22:	4293      	cmp	r3, r2
 8004c24:	d030      	beq.n	8004c88 <HAL_DMAEx_MultiBufferStart_IT+0x11d0>
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	4a40      	ldr	r2, [pc, #256]	@ (8004d2c <HAL_DMAEx_MultiBufferStart_IT+0x1274>)
 8004c2c:	4293      	cmp	r3, r2
 8004c2e:	d029      	beq.n	8004c84 <HAL_DMAEx_MultiBufferStart_IT+0x11cc>
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	4a3e      	ldr	r2, [pc, #248]	@ (8004d30 <HAL_DMAEx_MultiBufferStart_IT+0x1278>)
 8004c36:	4293      	cmp	r3, r2
 8004c38:	d022      	beq.n	8004c80 <HAL_DMAEx_MultiBufferStart_IT+0x11c8>
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	4a3d      	ldr	r2, [pc, #244]	@ (8004d34 <HAL_DMAEx_MultiBufferStart_IT+0x127c>)
 8004c40:	4293      	cmp	r3, r2
 8004c42:	d01a      	beq.n	8004c7a <HAL_DMAEx_MultiBufferStart_IT+0x11c2>
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	4a3b      	ldr	r2, [pc, #236]	@ (8004d38 <HAL_DMAEx_MultiBufferStart_IT+0x1280>)
 8004c4a:	4293      	cmp	r3, r2
 8004c4c:	d012      	beq.n	8004c74 <HAL_DMAEx_MultiBufferStart_IT+0x11bc>
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	4a3a      	ldr	r2, [pc, #232]	@ (8004d3c <HAL_DMAEx_MultiBufferStart_IT+0x1284>)
 8004c54:	4293      	cmp	r3, r2
 8004c56:	d00a      	beq.n	8004c6e <HAL_DMAEx_MultiBufferStart_IT+0x11b6>
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	4a38      	ldr	r2, [pc, #224]	@ (8004d40 <HAL_DMAEx_MultiBufferStart_IT+0x1288>)
 8004c5e:	4293      	cmp	r3, r2
 8004c60:	d102      	bne.n	8004c68 <HAL_DMAEx_MultiBufferStart_IT+0x11b0>
 8004c62:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004c66:	e01a      	b.n	8004c9e <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 8004c68:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8004c6c:	e017      	b.n	8004c9e <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 8004c6e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004c72:	e014      	b.n	8004c9e <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 8004c74:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004c78:	e011      	b.n	8004c9e <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 8004c7a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004c7e:	e00e      	b.n	8004c9e <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 8004c80:	2340      	movs	r3, #64	@ 0x40
 8004c82:	e00c      	b.n	8004c9e <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 8004c84:	2340      	movs	r3, #64	@ 0x40
 8004c86:	e00a      	b.n	8004c9e <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 8004c88:	2340      	movs	r3, #64	@ 0x40
 8004c8a:	e008      	b.n	8004c9e <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 8004c8c:	2340      	movs	r3, #64	@ 0x40
 8004c8e:	e006      	b.n	8004c9e <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 8004c90:	2301      	movs	r3, #1
 8004c92:	e004      	b.n	8004c9e <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 8004c94:	2301      	movs	r3, #1
 8004c96:	e002      	b.n	8004c9e <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 8004c98:	2301      	movs	r3, #1
 8004c9a:	e000      	b.n	8004c9e <HAL_DMAEx_MultiBufferStart_IT+0x11e6>
 8004c9c:	2301      	movs	r3, #1
 8004c9e:	4a29      	ldr	r2, [pc, #164]	@ (8004d44 <HAL_DMAEx_MultiBufferStart_IT+0x128c>)
 8004ca0:	6093      	str	r3, [r2, #8]

    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	681a      	ldr	r2, [r3, #0]
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	f042 0216 	orr.w	r2, r2, #22
 8004cb0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	695a      	ldr	r2, [r3, #20]
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004cc0:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d103      	bne.n	8004cd2 <HAL_DMAEx_MultiBufferStart_IT+0x121a>
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d007      	beq.n	8004ce2 <HAL_DMAEx_MultiBufferStart_IT+0x122a>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	681a      	ldr	r2, [r3, #0]
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	f042 0208 	orr.w	r2, r2, #8
 8004ce0:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the peripheral */
    __HAL_DMA_ENABLE(hdma); 
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	681a      	ldr	r2, [r3, #0]
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f042 0201 	orr.w	r2, r2, #1
 8004cf0:	601a      	str	r2, [r3, #0]
 8004cf2:	e005      	b.n	8004d00 <HAL_DMAEx_MultiBufferStart_IT+0x1248>
  }
  else
  {     
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	2200      	movs	r2, #0
 8004cf8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004cfc:	2302      	movs	r3, #2
 8004cfe:	75fb      	strb	r3, [r7, #23]
  }  
  return status; 
 8004d00:	7dfb      	ldrb	r3, [r7, #23]
}
 8004d02:	4618      	mov	r0, r3
 8004d04:	3718      	adds	r7, #24
 8004d06:	46bd      	mov	sp, r7
 8004d08:	bd80      	pop	{r7, pc}
 8004d0a:	bf00      	nop
 8004d0c:	40026400 	.word	0x40026400
 8004d10:	40026058 	.word	0x40026058
 8004d14:	40026010 	.word	0x40026010
 8004d18:	40026410 	.word	0x40026410
 8004d1c:	40026070 	.word	0x40026070
 8004d20:	40026470 	.word	0x40026470
 8004d24:	40026028 	.word	0x40026028
 8004d28:	40026428 	.word	0x40026428
 8004d2c:	40026088 	.word	0x40026088
 8004d30:	40026488 	.word	0x40026488
 8004d34:	40026040 	.word	0x40026040
 8004d38:	40026440 	.word	0x40026440
 8004d3c:	400260a0 	.word	0x400260a0
 8004d40:	400264a0 	.word	0x400264a0
 8004d44:	40026000 	.word	0x40026000

08004d48 <HAL_DMAEx_ChangeMemory>:
  *         MEMORY1 and the MEMORY1 address can be changed only when the current 
  *         transfer use MEMORY0.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_ChangeMemory(DMA_HandleTypeDef *hdma, uint32_t Address, HAL_DMA_MemoryTypeDef memory)
{
 8004d48:	b480      	push	{r7}
 8004d4a:	b085      	sub	sp, #20
 8004d4c:	af00      	add	r7, sp, #0
 8004d4e:	60f8      	str	r0, [r7, #12]
 8004d50:	60b9      	str	r1, [r7, #8]
 8004d52:	4613      	mov	r3, r2
 8004d54:	71fb      	strb	r3, [r7, #7]
  if(memory == MEMORY0)
 8004d56:	79fb      	ldrb	r3, [r7, #7]
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d104      	bne.n	8004d66 <HAL_DMAEx_ChangeMemory+0x1e>
  {
    /* change the memory0 address */
    hdma->Instance->M0AR = Address;
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	68ba      	ldr	r2, [r7, #8]
 8004d62:	60da      	str	r2, [r3, #12]
 8004d64:	e003      	b.n	8004d6e <HAL_DMAEx_ChangeMemory+0x26>
  }
  else
  {
    /* change the memory1 address */
    hdma->Instance->M1AR = Address;
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	68ba      	ldr	r2, [r7, #8]
 8004d6c:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004d6e:	2300      	movs	r3, #0
}
 8004d70:	4618      	mov	r0, r3
 8004d72:	3714      	adds	r7, #20
 8004d74:	46bd      	mov	sp, r7
 8004d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d7a:	4770      	bx	lr

08004d7c <DMA_MultiBufferSetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_MultiBufferSetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{  
 8004d7c:	b480      	push	{r7}
 8004d7e:	b085      	sub	sp, #20
 8004d80:	af00      	add	r7, sp, #0
 8004d82:	60f8      	str	r0, [r7, #12]
 8004d84:	60b9      	str	r1, [r7, #8]
 8004d86:	607a      	str	r2, [r7, #4]
 8004d88:	603b      	str	r3, [r7, #0]
  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	683a      	ldr	r2, [r7, #0]
 8004d90:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	689b      	ldr	r3, [r3, #8]
 8004d96:	2b40      	cmp	r3, #64	@ 0x40
 8004d98:	d108      	bne.n	8004dac <DMA_MultiBufferSetConfig+0x30>
  {   
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	687a      	ldr	r2, [r7, #4]
 8004da0:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	68ba      	ldr	r2, [r7, #8]
 8004da8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;
    
    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004daa:	e007      	b.n	8004dbc <DMA_MultiBufferSetConfig+0x40>
    hdma->Instance->PAR = SrcAddress;
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	68ba      	ldr	r2, [r7, #8]
 8004db2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	687a      	ldr	r2, [r7, #4]
 8004dba:	60da      	str	r2, [r3, #12]
}
 8004dbc:	bf00      	nop
 8004dbe:	3714      	adds	r7, #20
 8004dc0:	46bd      	mov	sp, r7
 8004dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc6:	4770      	bx	lr

08004dc8 <HAL_EXTI_SetConfigLine>:
  * @param  hexti Exti handle.
  * @param  pExtiConfig Pointer on EXTI configuration to be set.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_SetConfigLine(EXTI_HandleTypeDef *hexti, EXTI_ConfigTypeDef *pExtiConfig)
{
 8004dc8:	b480      	push	{r7}
 8004dca:	b087      	sub	sp, #28
 8004dcc:	af00      	add	r7, sp, #0
 8004dce:	6078      	str	r0, [r7, #4]
 8004dd0:	6039      	str	r1, [r7, #0]
  uint32_t regval;
  uint32_t linepos;
  uint32_t maskline;

  /* Check null pointer */
  if ((hexti == NULL) || (pExtiConfig == NULL))
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d002      	beq.n	8004dde <HAL_EXTI_SetConfigLine+0x16>
 8004dd8:	683b      	ldr	r3, [r7, #0]
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d101      	bne.n	8004de2 <HAL_EXTI_SetConfigLine+0x1a>
  {
    return HAL_ERROR;
 8004dde:	2301      	movs	r3, #1
 8004de0:	e08f      	b.n	8004f02 <HAL_EXTI_SetConfigLine+0x13a>
  /* Check parameters */
  assert_param(IS_EXTI_LINE(pExtiConfig->Line));
  assert_param(IS_EXTI_MODE(pExtiConfig->Mode));

  /* Assign line number to handle */
  hexti->Line = pExtiConfig->Line;
 8004de2:	683b      	ldr	r3, [r7, #0]
 8004de4:	681a      	ldr	r2, [r3, #0]
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	601a      	str	r2, [r3, #0]

  /* Compute line mask */
  linepos = (pExtiConfig->Line & EXTI_PIN_MASK);
 8004dea:	683b      	ldr	r3, [r7, #0]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	f003 031f 	and.w	r3, r3, #31
 8004df2:	617b      	str	r3, [r7, #20]
  maskline = (1uL << linepos);
 8004df4:	2201      	movs	r2, #1
 8004df6:	697b      	ldr	r3, [r7, #20]
 8004df8:	fa02 f303 	lsl.w	r3, r2, r3
 8004dfc:	613b      	str	r3, [r7, #16]

  /* Configure triggers for configurable lines */
  if ((pExtiConfig->Line & EXTI_CONFIG) != 0x00u)
 8004dfe:	683b      	ldr	r3, [r7, #0]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d052      	beq.n	8004eb0 <HAL_EXTI_SetConfigLine+0xe8>
  {
    assert_param(IS_EXTI_TRIGGER(pExtiConfig->Trigger));

    /* Configure rising trigger */
    /* Mask or set line */
    if ((pExtiConfig->Trigger & EXTI_TRIGGER_RISING) != 0x00u)
 8004e0a:	683b      	ldr	r3, [r7, #0]
 8004e0c:	689b      	ldr	r3, [r3, #8]
 8004e0e:	f003 0301 	and.w	r3, r3, #1
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d006      	beq.n	8004e24 <HAL_EXTI_SetConfigLine+0x5c>
    {
      EXTI->RTSR |= maskline;
 8004e16:	4b3e      	ldr	r3, [pc, #248]	@ (8004f10 <HAL_EXTI_SetConfigLine+0x148>)
 8004e18:	689a      	ldr	r2, [r3, #8]
 8004e1a:	493d      	ldr	r1, [pc, #244]	@ (8004f10 <HAL_EXTI_SetConfigLine+0x148>)
 8004e1c:	693b      	ldr	r3, [r7, #16]
 8004e1e:	4313      	orrs	r3, r2
 8004e20:	608b      	str	r3, [r1, #8]
 8004e22:	e006      	b.n	8004e32 <HAL_EXTI_SetConfigLine+0x6a>
    }
    else
    {
      EXTI->RTSR &= ~maskline;
 8004e24:	4b3a      	ldr	r3, [pc, #232]	@ (8004f10 <HAL_EXTI_SetConfigLine+0x148>)
 8004e26:	689a      	ldr	r2, [r3, #8]
 8004e28:	693b      	ldr	r3, [r7, #16]
 8004e2a:	43db      	mvns	r3, r3
 8004e2c:	4938      	ldr	r1, [pc, #224]	@ (8004f10 <HAL_EXTI_SetConfigLine+0x148>)
 8004e2e:	4013      	ands	r3, r2
 8004e30:	608b      	str	r3, [r1, #8]
    }

    /* Configure falling trigger */
    /* Mask or set line */
    if ((pExtiConfig->Trigger & EXTI_TRIGGER_FALLING) != 0x00u)
 8004e32:	683b      	ldr	r3, [r7, #0]
 8004e34:	689b      	ldr	r3, [r3, #8]
 8004e36:	f003 0302 	and.w	r3, r3, #2
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d006      	beq.n	8004e4c <HAL_EXTI_SetConfigLine+0x84>
    {
      EXTI->FTSR |= maskline;
 8004e3e:	4b34      	ldr	r3, [pc, #208]	@ (8004f10 <HAL_EXTI_SetConfigLine+0x148>)
 8004e40:	68da      	ldr	r2, [r3, #12]
 8004e42:	4933      	ldr	r1, [pc, #204]	@ (8004f10 <HAL_EXTI_SetConfigLine+0x148>)
 8004e44:	693b      	ldr	r3, [r7, #16]
 8004e46:	4313      	orrs	r3, r2
 8004e48:	60cb      	str	r3, [r1, #12]
 8004e4a:	e006      	b.n	8004e5a <HAL_EXTI_SetConfigLine+0x92>
    }
    else
    {
      EXTI->FTSR &= ~maskline;
 8004e4c:	4b30      	ldr	r3, [pc, #192]	@ (8004f10 <HAL_EXTI_SetConfigLine+0x148>)
 8004e4e:	68da      	ldr	r2, [r3, #12]
 8004e50:	693b      	ldr	r3, [r7, #16]
 8004e52:	43db      	mvns	r3, r3
 8004e54:	492e      	ldr	r1, [pc, #184]	@ (8004f10 <HAL_EXTI_SetConfigLine+0x148>)
 8004e56:	4013      	ands	r3, r2
 8004e58:	60cb      	str	r3, [r1, #12]
    }


    /* Configure gpio port selection in case of gpio exti line */
    if ((pExtiConfig->Line & EXTI_GPIO) == EXTI_GPIO)
 8004e5a:	683b      	ldr	r3, [r7, #0]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	f003 63c0 	and.w	r3, r3, #100663296	@ 0x6000000
 8004e62:	f1b3 6fc0 	cmp.w	r3, #100663296	@ 0x6000000
 8004e66:	d123      	bne.n	8004eb0 <HAL_EXTI_SetConfigLine+0xe8>
    {
      assert_param(IS_EXTI_GPIO_PORT(pExtiConfig->GPIOSel));
      assert_param(IS_EXTI_GPIO_PIN(linepos));

      regval = SYSCFG->EXTICR[linepos >> 2u];
 8004e68:	4a2a      	ldr	r2, [pc, #168]	@ (8004f14 <HAL_EXTI_SetConfigLine+0x14c>)
 8004e6a:	697b      	ldr	r3, [r7, #20]
 8004e6c:	089b      	lsrs	r3, r3, #2
 8004e6e:	3302      	adds	r3, #2
 8004e70:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004e74:	60fb      	str	r3, [r7, #12]
      regval &= ~(SYSCFG_EXTICR1_EXTI0 << (SYSCFG_EXTICR1_EXTI1_Pos * (linepos & 0x03u)));
 8004e76:	697b      	ldr	r3, [r7, #20]
 8004e78:	f003 0303 	and.w	r3, r3, #3
 8004e7c:	009b      	lsls	r3, r3, #2
 8004e7e:	220f      	movs	r2, #15
 8004e80:	fa02 f303 	lsl.w	r3, r2, r3
 8004e84:	43db      	mvns	r3, r3
 8004e86:	68fa      	ldr	r2, [r7, #12]
 8004e88:	4013      	ands	r3, r2
 8004e8a:	60fb      	str	r3, [r7, #12]
      regval |= (pExtiConfig->GPIOSel << (SYSCFG_EXTICR1_EXTI1_Pos * (linepos & 0x03u)));
 8004e8c:	683b      	ldr	r3, [r7, #0]
 8004e8e:	68da      	ldr	r2, [r3, #12]
 8004e90:	697b      	ldr	r3, [r7, #20]
 8004e92:	f003 0303 	and.w	r3, r3, #3
 8004e96:	009b      	lsls	r3, r3, #2
 8004e98:	fa02 f303 	lsl.w	r3, r2, r3
 8004e9c:	68fa      	ldr	r2, [r7, #12]
 8004e9e:	4313      	orrs	r3, r2
 8004ea0:	60fb      	str	r3, [r7, #12]
      SYSCFG->EXTICR[linepos >> 2u] = regval;
 8004ea2:	491c      	ldr	r1, [pc, #112]	@ (8004f14 <HAL_EXTI_SetConfigLine+0x14c>)
 8004ea4:	697b      	ldr	r3, [r7, #20]
 8004ea6:	089b      	lsrs	r3, r3, #2
 8004ea8:	3302      	adds	r3, #2
 8004eaa:	68fa      	ldr	r2, [r7, #12]
 8004eac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
  }

  /* Configure interrupt mode : read current mode */
  /* Mask or set line */
  if ((pExtiConfig->Mode & EXTI_MODE_INTERRUPT) != 0x00u)
 8004eb0:	683b      	ldr	r3, [r7, #0]
 8004eb2:	685b      	ldr	r3, [r3, #4]
 8004eb4:	f003 0301 	and.w	r3, r3, #1
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d006      	beq.n	8004eca <HAL_EXTI_SetConfigLine+0x102>
  {
    EXTI->IMR |= maskline;
 8004ebc:	4b14      	ldr	r3, [pc, #80]	@ (8004f10 <HAL_EXTI_SetConfigLine+0x148>)
 8004ebe:	681a      	ldr	r2, [r3, #0]
 8004ec0:	4913      	ldr	r1, [pc, #76]	@ (8004f10 <HAL_EXTI_SetConfigLine+0x148>)
 8004ec2:	693b      	ldr	r3, [r7, #16]
 8004ec4:	4313      	orrs	r3, r2
 8004ec6:	600b      	str	r3, [r1, #0]
 8004ec8:	e006      	b.n	8004ed8 <HAL_EXTI_SetConfigLine+0x110>
  }
  else
  {
    EXTI->IMR &= ~maskline;
 8004eca:	4b11      	ldr	r3, [pc, #68]	@ (8004f10 <HAL_EXTI_SetConfigLine+0x148>)
 8004ecc:	681a      	ldr	r2, [r3, #0]
 8004ece:	693b      	ldr	r3, [r7, #16]
 8004ed0:	43db      	mvns	r3, r3
 8004ed2:	490f      	ldr	r1, [pc, #60]	@ (8004f10 <HAL_EXTI_SetConfigLine+0x148>)
 8004ed4:	4013      	ands	r3, r2
 8004ed6:	600b      	str	r3, [r1, #0]
  }

  /* Configure event mode : read current mode */
  /* Mask or set line */
  if ((pExtiConfig->Mode & EXTI_MODE_EVENT) != 0x00u)
 8004ed8:	683b      	ldr	r3, [r7, #0]
 8004eda:	685b      	ldr	r3, [r3, #4]
 8004edc:	f003 0302 	and.w	r3, r3, #2
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d006      	beq.n	8004ef2 <HAL_EXTI_SetConfigLine+0x12a>
  {
    EXTI->EMR |= maskline;
 8004ee4:	4b0a      	ldr	r3, [pc, #40]	@ (8004f10 <HAL_EXTI_SetConfigLine+0x148>)
 8004ee6:	685a      	ldr	r2, [r3, #4]
 8004ee8:	4909      	ldr	r1, [pc, #36]	@ (8004f10 <HAL_EXTI_SetConfigLine+0x148>)
 8004eea:	693b      	ldr	r3, [r7, #16]
 8004eec:	4313      	orrs	r3, r2
 8004eee:	604b      	str	r3, [r1, #4]
 8004ef0:	e006      	b.n	8004f00 <HAL_EXTI_SetConfigLine+0x138>
  }
  else
  {
    EXTI->EMR &= ~maskline;
 8004ef2:	4b07      	ldr	r3, [pc, #28]	@ (8004f10 <HAL_EXTI_SetConfigLine+0x148>)
 8004ef4:	685a      	ldr	r2, [r3, #4]
 8004ef6:	693b      	ldr	r3, [r7, #16]
 8004ef8:	43db      	mvns	r3, r3
 8004efa:	4905      	ldr	r1, [pc, #20]	@ (8004f10 <HAL_EXTI_SetConfigLine+0x148>)
 8004efc:	4013      	ands	r3, r2
 8004efe:	604b      	str	r3, [r1, #4]
  }

  return HAL_OK;
 8004f00:	2300      	movs	r3, #0
}
 8004f02:	4618      	mov	r0, r3
 8004f04:	371c      	adds	r7, #28
 8004f06:	46bd      	mov	sp, r7
 8004f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f0c:	4770      	bx	lr
 8004f0e:	bf00      	nop
 8004f10:	40013c00 	.word	0x40013c00
 8004f14:	40013800 	.word	0x40013800

08004f18 <HAL_EXTI_GetConfigLine>:
  * @param  hexti Exti handle.
  * @param  pExtiConfig Pointer on structure to store Exti configuration.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetConfigLine(EXTI_HandleTypeDef *hexti, EXTI_ConfigTypeDef *pExtiConfig)
{
 8004f18:	b480      	push	{r7}
 8004f1a:	b087      	sub	sp, #28
 8004f1c:	af00      	add	r7, sp, #0
 8004f1e:	6078      	str	r0, [r7, #4]
 8004f20:	6039      	str	r1, [r7, #0]
  uint32_t regval;
  uint32_t linepos;
  uint32_t maskline;

  /* Check null pointer */
  if ((hexti == NULL) || (pExtiConfig == NULL))
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d002      	beq.n	8004f2e <HAL_EXTI_GetConfigLine+0x16>
 8004f28:	683b      	ldr	r3, [r7, #0]
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d101      	bne.n	8004f32 <HAL_EXTI_GetConfigLine+0x1a>
  {
    return HAL_ERROR;
 8004f2e:	2301      	movs	r3, #1
 8004f30:	e061      	b.n	8004ff6 <HAL_EXTI_GetConfigLine+0xde>

  /* Check the parameter */
  assert_param(IS_EXTI_LINE(hexti->Line));

  /* Store handle line number to configuration structure */
  pExtiConfig->Line = hexti->Line;
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681a      	ldr	r2, [r3, #0]
 8004f36:	683b      	ldr	r3, [r7, #0]
 8004f38:	601a      	str	r2, [r3, #0]

  /* Compute line mask */
  linepos = (pExtiConfig->Line & EXTI_PIN_MASK);
 8004f3a:	683b      	ldr	r3, [r7, #0]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	f003 031f 	and.w	r3, r3, #31
 8004f42:	617b      	str	r3, [r7, #20]
  maskline = (1uL << linepos);
 8004f44:	2201      	movs	r2, #1
 8004f46:	697b      	ldr	r3, [r7, #20]
 8004f48:	fa02 f303 	lsl.w	r3, r2, r3
 8004f4c:	613b      	str	r3, [r7, #16]

  /* 1] Get core mode : interrupt */

  /* Check if selected line is enable */
  if ((EXTI->IMR & maskline) != 0x00u)
 8004f4e:	4b2d      	ldr	r3, [pc, #180]	@ (8005004 <HAL_EXTI_GetConfigLine+0xec>)
 8004f50:	681a      	ldr	r2, [r3, #0]
 8004f52:	693b      	ldr	r3, [r7, #16]
 8004f54:	4013      	ands	r3, r2
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d003      	beq.n	8004f62 <HAL_EXTI_GetConfigLine+0x4a>
  {
    pExtiConfig->Mode = EXTI_MODE_INTERRUPT;
 8004f5a:	683b      	ldr	r3, [r7, #0]
 8004f5c:	2201      	movs	r2, #1
 8004f5e:	605a      	str	r2, [r3, #4]
 8004f60:	e002      	b.n	8004f68 <HAL_EXTI_GetConfigLine+0x50>
  }
  else
  {
    pExtiConfig->Mode = EXTI_MODE_NONE;
 8004f62:	683b      	ldr	r3, [r7, #0]
 8004f64:	2200      	movs	r2, #0
 8004f66:	605a      	str	r2, [r3, #4]
  }

  /* Get event mode */
  /* Check if selected line is enable */
  if ((EXTI->EMR & maskline) != 0x00u)
 8004f68:	4b26      	ldr	r3, [pc, #152]	@ (8005004 <HAL_EXTI_GetConfigLine+0xec>)
 8004f6a:	685a      	ldr	r2, [r3, #4]
 8004f6c:	693b      	ldr	r3, [r7, #16]
 8004f6e:	4013      	ands	r3, r2
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d005      	beq.n	8004f80 <HAL_EXTI_GetConfigLine+0x68>
  {
    pExtiConfig->Mode |= EXTI_MODE_EVENT;
 8004f74:	683b      	ldr	r3, [r7, #0]
 8004f76:	685b      	ldr	r3, [r3, #4]
 8004f78:	f043 0202 	orr.w	r2, r3, #2
 8004f7c:	683b      	ldr	r3, [r7, #0]
 8004f7e:	605a      	str	r2, [r3, #4]
  }

  /* Get default Trigger and GPIOSel configuration */
  pExtiConfig->Trigger = EXTI_TRIGGER_NONE;
 8004f80:	683b      	ldr	r3, [r7, #0]
 8004f82:	2200      	movs	r2, #0
 8004f84:	609a      	str	r2, [r3, #8]
  pExtiConfig->GPIOSel = 0x00u;
 8004f86:	683b      	ldr	r3, [r7, #0]
 8004f88:	2200      	movs	r2, #0
 8004f8a:	60da      	str	r2, [r3, #12]

  /* 2] Get trigger for configurable lines : rising */
  if ((pExtiConfig->Line & EXTI_CONFIG) != 0x00u)
 8004f8c:	683b      	ldr	r3, [r7, #0]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d02d      	beq.n	8004ff4 <HAL_EXTI_GetConfigLine+0xdc>
  {
    /* Check if configuration of selected line is enable */
    if ((EXTI->RTSR & maskline) != 0x00u)
 8004f98:	4b1a      	ldr	r3, [pc, #104]	@ (8005004 <HAL_EXTI_GetConfigLine+0xec>)
 8004f9a:	689a      	ldr	r2, [r3, #8]
 8004f9c:	693b      	ldr	r3, [r7, #16]
 8004f9e:	4013      	ands	r3, r2
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d002      	beq.n	8004faa <HAL_EXTI_GetConfigLine+0x92>
    {
      pExtiConfig->Trigger = EXTI_TRIGGER_RISING;
 8004fa4:	683b      	ldr	r3, [r7, #0]
 8004fa6:	2201      	movs	r2, #1
 8004fa8:	609a      	str	r2, [r3, #8]
    }

    /* Get falling configuration */
    /* Check if configuration of selected line is enable */
    if ((EXTI->FTSR & maskline) != 0x00u)
 8004faa:	4b16      	ldr	r3, [pc, #88]	@ (8005004 <HAL_EXTI_GetConfigLine+0xec>)
 8004fac:	68da      	ldr	r2, [r3, #12]
 8004fae:	693b      	ldr	r3, [r7, #16]
 8004fb0:	4013      	ands	r3, r2
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d005      	beq.n	8004fc2 <HAL_EXTI_GetConfigLine+0xaa>
    {
      pExtiConfig->Trigger |= EXTI_TRIGGER_FALLING;
 8004fb6:	683b      	ldr	r3, [r7, #0]
 8004fb8:	689b      	ldr	r3, [r3, #8]
 8004fba:	f043 0202 	orr.w	r2, r3, #2
 8004fbe:	683b      	ldr	r3, [r7, #0]
 8004fc0:	609a      	str	r2, [r3, #8]
    }

    /* Get Gpio port selection for gpio lines */
    if ((pExtiConfig->Line & EXTI_GPIO) == EXTI_GPIO)
 8004fc2:	683b      	ldr	r3, [r7, #0]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	f003 63c0 	and.w	r3, r3, #100663296	@ 0x6000000
 8004fca:	f1b3 6fc0 	cmp.w	r3, #100663296	@ 0x6000000
 8004fce:	d111      	bne.n	8004ff4 <HAL_EXTI_GetConfigLine+0xdc>
    {
      assert_param(IS_EXTI_GPIO_PIN(linepos));

      regval = SYSCFG->EXTICR[linepos >> 2u];
 8004fd0:	4a0d      	ldr	r2, [pc, #52]	@ (8005008 <HAL_EXTI_GetConfigLine+0xf0>)
 8004fd2:	697b      	ldr	r3, [r7, #20]
 8004fd4:	089b      	lsrs	r3, r3, #2
 8004fd6:	3302      	adds	r3, #2
 8004fd8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004fdc:	60fb      	str	r3, [r7, #12]
      pExtiConfig->GPIOSel = (regval >> (SYSCFG_EXTICR1_EXTI1_Pos * (linepos & 0x03u))) & SYSCFG_EXTICR1_EXTI0;
 8004fde:	697b      	ldr	r3, [r7, #20]
 8004fe0:	f003 0303 	and.w	r3, r3, #3
 8004fe4:	009b      	lsls	r3, r3, #2
 8004fe6:	68fa      	ldr	r2, [r7, #12]
 8004fe8:	fa22 f303 	lsr.w	r3, r2, r3
 8004fec:	f003 020f 	and.w	r2, r3, #15
 8004ff0:	683b      	ldr	r3, [r7, #0]
 8004ff2:	60da      	str	r2, [r3, #12]
    }
  }

  return HAL_OK;
 8004ff4:	2300      	movs	r3, #0
}
 8004ff6:	4618      	mov	r0, r3
 8004ff8:	371c      	adds	r7, #28
 8004ffa:	46bd      	mov	sp, r7
 8004ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005000:	4770      	bx	lr
 8005002:	bf00      	nop
 8005004:	40013c00 	.word	0x40013c00
 8005008:	40013800 	.word	0x40013800

0800500c <HAL_EXTI_ClearConfigLine>:
  * @brief  Clear whole configuration of a dedicated Exti line.
  * @param  hexti Exti handle.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_ClearConfigLine(EXTI_HandleTypeDef *hexti)
{
 800500c:	b480      	push	{r7}
 800500e:	b087      	sub	sp, #28
 8005010:	af00      	add	r7, sp, #0
 8005012:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t linepos;
  uint32_t maskline;

  /* Check null pointer */
  if (hexti == NULL)
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	2b00      	cmp	r3, #0
 8005018:	d101      	bne.n	800501e <HAL_EXTI_ClearConfigLine+0x12>
  {
    return HAL_ERROR;
 800501a:	2301      	movs	r3, #1
 800501c:	e04c      	b.n	80050b8 <HAL_EXTI_ClearConfigLine+0xac>

  /* Check the parameter */
  assert_param(IS_EXTI_LINE(hexti->Line));

  /* compute line mask */
  linepos = (hexti->Line & EXTI_PIN_MASK);
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	f003 031f 	and.w	r3, r3, #31
 8005026:	617b      	str	r3, [r7, #20]
  maskline = (1uL << linepos);
 8005028:	2201      	movs	r2, #1
 800502a:	697b      	ldr	r3, [r7, #20]
 800502c:	fa02 f303 	lsl.w	r3, r2, r3
 8005030:	613b      	str	r3, [r7, #16]

  /* 1] Clear interrupt mode */
  EXTI->IMR = (EXTI->IMR & ~maskline);
 8005032:	4b24      	ldr	r3, [pc, #144]	@ (80050c4 <HAL_EXTI_ClearConfigLine+0xb8>)
 8005034:	681a      	ldr	r2, [r3, #0]
 8005036:	693b      	ldr	r3, [r7, #16]
 8005038:	43db      	mvns	r3, r3
 800503a:	4922      	ldr	r1, [pc, #136]	@ (80050c4 <HAL_EXTI_ClearConfigLine+0xb8>)
 800503c:	4013      	ands	r3, r2
 800503e:	600b      	str	r3, [r1, #0]

  /* 2] Clear event mode */
  EXTI->EMR = (EXTI->EMR & ~maskline);
 8005040:	4b20      	ldr	r3, [pc, #128]	@ (80050c4 <HAL_EXTI_ClearConfigLine+0xb8>)
 8005042:	685a      	ldr	r2, [r3, #4]
 8005044:	693b      	ldr	r3, [r7, #16]
 8005046:	43db      	mvns	r3, r3
 8005048:	491e      	ldr	r1, [pc, #120]	@ (80050c4 <HAL_EXTI_ClearConfigLine+0xb8>)
 800504a:	4013      	ands	r3, r2
 800504c:	604b      	str	r3, [r1, #4]

  /* 3] Clear triggers in case of configurable lines */
  if ((hexti->Line & EXTI_CONFIG) != 0x00u)
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005056:	2b00      	cmp	r3, #0
 8005058:	d02d      	beq.n	80050b6 <HAL_EXTI_ClearConfigLine+0xaa>
  {
    EXTI->RTSR = (EXTI->RTSR & ~maskline);
 800505a:	4b1a      	ldr	r3, [pc, #104]	@ (80050c4 <HAL_EXTI_ClearConfigLine+0xb8>)
 800505c:	689a      	ldr	r2, [r3, #8]
 800505e:	693b      	ldr	r3, [r7, #16]
 8005060:	43db      	mvns	r3, r3
 8005062:	4918      	ldr	r1, [pc, #96]	@ (80050c4 <HAL_EXTI_ClearConfigLine+0xb8>)
 8005064:	4013      	ands	r3, r2
 8005066:	608b      	str	r3, [r1, #8]
    EXTI->FTSR = (EXTI->FTSR & ~maskline);
 8005068:	4b16      	ldr	r3, [pc, #88]	@ (80050c4 <HAL_EXTI_ClearConfigLine+0xb8>)
 800506a:	68da      	ldr	r2, [r3, #12]
 800506c:	693b      	ldr	r3, [r7, #16]
 800506e:	43db      	mvns	r3, r3
 8005070:	4914      	ldr	r1, [pc, #80]	@ (80050c4 <HAL_EXTI_ClearConfigLine+0xb8>)
 8005072:	4013      	ands	r3, r2
 8005074:	60cb      	str	r3, [r1, #12]

    /* Get Gpio port selection for gpio lines */
    if ((hexti->Line & EXTI_GPIO) == EXTI_GPIO)
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	f003 63c0 	and.w	r3, r3, #100663296	@ 0x6000000
 800507e:	f1b3 6fc0 	cmp.w	r3, #100663296	@ 0x6000000
 8005082:	d118      	bne.n	80050b6 <HAL_EXTI_ClearConfigLine+0xaa>
    {
      assert_param(IS_EXTI_GPIO_PIN(linepos));

      regval = SYSCFG->EXTICR[linepos >> 2u];
 8005084:	4a10      	ldr	r2, [pc, #64]	@ (80050c8 <HAL_EXTI_ClearConfigLine+0xbc>)
 8005086:	697b      	ldr	r3, [r7, #20]
 8005088:	089b      	lsrs	r3, r3, #2
 800508a:	3302      	adds	r3, #2
 800508c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005090:	60fb      	str	r3, [r7, #12]
      regval &= ~(SYSCFG_EXTICR1_EXTI0 << (SYSCFG_EXTICR1_EXTI1_Pos * (linepos & 0x03u)));
 8005092:	697b      	ldr	r3, [r7, #20]
 8005094:	f003 0303 	and.w	r3, r3, #3
 8005098:	009b      	lsls	r3, r3, #2
 800509a:	220f      	movs	r2, #15
 800509c:	fa02 f303 	lsl.w	r3, r2, r3
 80050a0:	43db      	mvns	r3, r3
 80050a2:	68fa      	ldr	r2, [r7, #12]
 80050a4:	4013      	ands	r3, r2
 80050a6:	60fb      	str	r3, [r7, #12]
      SYSCFG->EXTICR[linepos >> 2u] = regval;
 80050a8:	4907      	ldr	r1, [pc, #28]	@ (80050c8 <HAL_EXTI_ClearConfigLine+0xbc>)
 80050aa:	697b      	ldr	r3, [r7, #20]
 80050ac:	089b      	lsrs	r3, r3, #2
 80050ae:	3302      	adds	r3, #2
 80050b0:	68fa      	ldr	r2, [r7, #12]
 80050b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
  }

  return HAL_OK;
 80050b6:	2300      	movs	r3, #0
}
 80050b8:	4618      	mov	r0, r3
 80050ba:	371c      	adds	r7, #28
 80050bc:	46bd      	mov	sp, r7
 80050be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050c2:	4770      	bx	lr
 80050c4:	40013c00 	.word	0x40013c00
 80050c8:	40013800 	.word	0x40013800

080050cc <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 80050cc:	b480      	push	{r7}
 80050ce:	b087      	sub	sp, #28
 80050d0:	af00      	add	r7, sp, #0
 80050d2:	60f8      	str	r0, [r7, #12]
 80050d4:	460b      	mov	r3, r1
 80050d6:	607a      	str	r2, [r7, #4]
 80050d8:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 80050da:	2300      	movs	r3, #0
 80050dc:	75fb      	strb	r3, [r7, #23]

  switch (CallbackID)
 80050de:	7afb      	ldrb	r3, [r7, #11]
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d103      	bne.n	80050ec <HAL_EXTI_RegisterCallback+0x20>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	687a      	ldr	r2, [r7, #4]
 80050e8:	605a      	str	r2, [r3, #4]
      break;
 80050ea:	e002      	b.n	80050f2 <HAL_EXTI_RegisterCallback+0x26>

    default:
      status = HAL_ERROR;
 80050ec:	2301      	movs	r3, #1
 80050ee:	75fb      	strb	r3, [r7, #23]
      break;
 80050f0:	bf00      	nop
  }

  return status;
 80050f2:	7dfb      	ldrb	r3, [r7, #23]
}
 80050f4:	4618      	mov	r0, r3
 80050f6:	371c      	adds	r7, #28
 80050f8:	46bd      	mov	sp, r7
 80050fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050fe:	4770      	bx	lr

08005100 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8005100:	b480      	push	{r7}
 8005102:	b083      	sub	sp, #12
 8005104:	af00      	add	r7, sp, #0
 8005106:	6078      	str	r0, [r7, #4]
 8005108:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	2b00      	cmp	r3, #0
 800510e:	d101      	bne.n	8005114 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8005110:	2301      	movs	r3, #1
 8005112:	e003      	b.n	800511c <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	683a      	ldr	r2, [r7, #0]
 8005118:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 800511a:	2300      	movs	r3, #0
  }
}
 800511c:	4618      	mov	r0, r3
 800511e:	370c      	adds	r7, #12
 8005120:	46bd      	mov	sp, r7
 8005122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005126:	4770      	bx	lr

08005128 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti)
{
 8005128:	b580      	push	{r7, lr}
 800512a:	b084      	sub	sp, #16
 800512c:	af00      	add	r7, sp, #0
 800512e:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;

  /* Compute line mask */
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	f003 031f 	and.w	r3, r3, #31
 8005138:	2201      	movs	r2, #1
 800513a:	fa02 f303 	lsl.w	r3, r2, r3
 800513e:	60fb      	str	r3, [r7, #12]

  /* Get pending bit  */
  regval = (EXTI->PR & maskline);
 8005140:	4b0a      	ldr	r3, [pc, #40]	@ (800516c <HAL_EXTI_IRQHandler+0x44>)
 8005142:	695b      	ldr	r3, [r3, #20]
 8005144:	68fa      	ldr	r2, [r7, #12]
 8005146:	4013      	ands	r3, r2
 8005148:	60bb      	str	r3, [r7, #8]
  if (regval != 0x00u)
 800514a:	68bb      	ldr	r3, [r7, #8]
 800514c:	2b00      	cmp	r3, #0
 800514e:	d009      	beq.n	8005164 <HAL_EXTI_IRQHandler+0x3c>
  {
    /* Clear pending bit */
    EXTI->PR = maskline;
 8005150:	4a06      	ldr	r2, [pc, #24]	@ (800516c <HAL_EXTI_IRQHandler+0x44>)
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	6153      	str	r3, [r2, #20]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	685b      	ldr	r3, [r3, #4]
 800515a:	2b00      	cmp	r3, #0
 800515c:	d002      	beq.n	8005164 <HAL_EXTI_IRQHandler+0x3c>
    {
      hexti->PendingCallback();
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	685b      	ldr	r3, [r3, #4]
 8005162:	4798      	blx	r3
    }
  }
}
 8005164:	bf00      	nop
 8005166:	3710      	adds	r7, #16
 8005168:	46bd      	mov	sp, r7
 800516a:	bd80      	pop	{r7, pc}
 800516c:	40013c00 	.word	0x40013c00

08005170 <HAL_EXTI_GetPending>:
  *           @arg @ref EXTI_TRIGGER_RISING_FALLING
  *         This parameter is kept for compatibility with other series.
  * @retval 1 if interrupt is pending else 0.
  */
uint32_t HAL_EXTI_GetPending(EXTI_HandleTypeDef *hexti, uint32_t Edge)
{
 8005170:	b480      	push	{r7}
 8005172:	b087      	sub	sp, #28
 8005174:	af00      	add	r7, sp, #0
 8005176:	6078      	str	r0, [r7, #4]
 8005178:	6039      	str	r1, [r7, #0]
  assert_param(IS_EXTI_LINE(hexti->Line));
  assert_param(IS_EXTI_CONFIG_LINE(hexti->Line));
  assert_param(IS_EXTI_PENDING_EDGE(Edge));

  /* Compute line mask */
  linepos = (hexti->Line & EXTI_PIN_MASK);
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	f003 031f 	and.w	r3, r3, #31
 8005182:	617b      	str	r3, [r7, #20]
  maskline = (1uL << linepos);
 8005184:	2201      	movs	r2, #1
 8005186:	697b      	ldr	r3, [r7, #20]
 8005188:	fa02 f303 	lsl.w	r3, r2, r3
 800518c:	613b      	str	r3, [r7, #16]

  /* return 1 if bit is set else 0 */
  regval = ((EXTI->PR & maskline) >> linepos);
 800518e:	4b07      	ldr	r3, [pc, #28]	@ (80051ac <HAL_EXTI_GetPending+0x3c>)
 8005190:	695a      	ldr	r2, [r3, #20]
 8005192:	693b      	ldr	r3, [r7, #16]
 8005194:	401a      	ands	r2, r3
 8005196:	697b      	ldr	r3, [r7, #20]
 8005198:	fa22 f303 	lsr.w	r3, r2, r3
 800519c:	60fb      	str	r3, [r7, #12]
  return regval;
 800519e:	68fb      	ldr	r3, [r7, #12]
}
 80051a0:	4618      	mov	r0, r3
 80051a2:	371c      	adds	r7, #28
 80051a4:	46bd      	mov	sp, r7
 80051a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051aa:	4770      	bx	lr
 80051ac:	40013c00 	.word	0x40013c00

080051b0 <HAL_EXTI_ClearPending>:
  *           @arg @ref EXTI_TRIGGER_RISING_FALLING
  *         This parameter is kept for compatibility with other series.
  * @retval None.
  */
void HAL_EXTI_ClearPending(EXTI_HandleTypeDef *hexti, uint32_t Edge)
{
 80051b0:	b480      	push	{r7}
 80051b2:	b085      	sub	sp, #20
 80051b4:	af00      	add	r7, sp, #0
 80051b6:	6078      	str	r0, [r7, #4]
 80051b8:	6039      	str	r1, [r7, #0]
  assert_param(IS_EXTI_LINE(hexti->Line));
  assert_param(IS_EXTI_CONFIG_LINE(hexti->Line));
  assert_param(IS_EXTI_PENDING_EDGE(Edge));

  /* Compute line mask */
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	f003 031f 	and.w	r3, r3, #31
 80051c2:	2201      	movs	r2, #1
 80051c4:	fa02 f303 	lsl.w	r3, r2, r3
 80051c8:	60fb      	str	r3, [r7, #12]

  /* Clear Pending bit */
  EXTI->PR =  maskline;
 80051ca:	4a04      	ldr	r2, [pc, #16]	@ (80051dc <HAL_EXTI_ClearPending+0x2c>)
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	6153      	str	r3, [r2, #20]
}
 80051d0:	bf00      	nop
 80051d2:	3714      	adds	r7, #20
 80051d4:	46bd      	mov	sp, r7
 80051d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051da:	4770      	bx	lr
 80051dc:	40013c00 	.word	0x40013c00

080051e0 <HAL_EXTI_GenerateSWI>:
  * @brief  Generate a software interrupt for a dedicated line.
  * @param  hexti Exti handle.
  * @retval None.
  */
void HAL_EXTI_GenerateSWI(EXTI_HandleTypeDef *hexti)
{
 80051e0:	b480      	push	{r7}
 80051e2:	b085      	sub	sp, #20
 80051e4:	af00      	add	r7, sp, #0
 80051e6:	6078      	str	r0, [r7, #4]
  /* Check parameters */
  assert_param(IS_EXTI_LINE(hexti->Line));
  assert_param(IS_EXTI_CONFIG_LINE(hexti->Line));

  /* Compute line mask */
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	f003 031f 	and.w	r3, r3, #31
 80051f0:	2201      	movs	r2, #1
 80051f2:	fa02 f303 	lsl.w	r3, r2, r3
 80051f6:	60fb      	str	r3, [r7, #12]

  /* Generate Software interrupt */
  EXTI->SWIER = maskline;
 80051f8:	4a04      	ldr	r2, [pc, #16]	@ (800520c <HAL_EXTI_GenerateSWI+0x2c>)
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	6113      	str	r3, [r2, #16]
}
 80051fe:	bf00      	nop
 8005200:	3714      	adds	r7, #20
 8005202:	46bd      	mov	sp, r7
 8005204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005208:	4770      	bx	lr
 800520a:	bf00      	nop
 800520c:	40013c00 	.word	0x40013c00

08005210 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8005210:	b580      	push	{r7, lr}
 8005212:	b086      	sub	sp, #24
 8005214:	af00      	add	r7, sp, #0
 8005216:	60f8      	str	r0, [r7, #12]
 8005218:	60b9      	str	r1, [r7, #8]
 800521a:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800521e:	4b23      	ldr	r3, [pc, #140]	@ (80052ac <HAL_FLASH_Program+0x9c>)
 8005220:	7e1b      	ldrb	r3, [r3, #24]
 8005222:	2b01      	cmp	r3, #1
 8005224:	d101      	bne.n	800522a <HAL_FLASH_Program+0x1a>
 8005226:	2302      	movs	r3, #2
 8005228:	e03b      	b.n	80052a2 <HAL_FLASH_Program+0x92>
 800522a:	4b20      	ldr	r3, [pc, #128]	@ (80052ac <HAL_FLASH_Program+0x9c>)
 800522c:	2201      	movs	r2, #1
 800522e:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005230:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8005234:	f000 f9b0 	bl	8005598 <FLASH_WaitForLastOperation>
 8005238:	4603      	mov	r3, r0
 800523a:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 800523c:	7dfb      	ldrb	r3, [r7, #23]
 800523e:	2b00      	cmp	r3, #0
 8005240:	d12b      	bne.n	800529a <HAL_FLASH_Program+0x8a>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	2b00      	cmp	r3, #0
 8005246:	d105      	bne.n	8005254 <HAL_FLASH_Program+0x44>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8005248:	783b      	ldrb	r3, [r7, #0]
 800524a:	4619      	mov	r1, r3
 800524c:	68b8      	ldr	r0, [r7, #8]
 800524e:	f000 fa5b 	bl	8005708 <FLASH_Program_Byte>
 8005252:	e016      	b.n	8005282 <HAL_FLASH_Program+0x72>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	2b01      	cmp	r3, #1
 8005258:	d105      	bne.n	8005266 <HAL_FLASH_Program+0x56>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 800525a:	883b      	ldrh	r3, [r7, #0]
 800525c:	4619      	mov	r1, r3
 800525e:	68b8      	ldr	r0, [r7, #8]
 8005260:	f000 fa2e 	bl	80056c0 <FLASH_Program_HalfWord>
 8005264:	e00d      	b.n	8005282 <HAL_FLASH_Program+0x72>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	2b02      	cmp	r3, #2
 800526a:	d105      	bne.n	8005278 <HAL_FLASH_Program+0x68>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 800526c:	683b      	ldr	r3, [r7, #0]
 800526e:	4619      	mov	r1, r3
 8005270:	68b8      	ldr	r0, [r7, #8]
 8005272:	f000 fa03 	bl	800567c <FLASH_Program_Word>
 8005276:	e004      	b.n	8005282 <HAL_FLASH_Program+0x72>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8005278:	e9d7 2300 	ldrd	r2, r3, [r7]
 800527c:	68b8      	ldr	r0, [r7, #8]
 800527e:	f000 f9cb 	bl	8005618 <FLASH_Program_DoubleWord>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005282:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8005286:	f000 f987 	bl	8005598 <FLASH_WaitForLastOperation>
 800528a:	4603      	mov	r3, r0
 800528c:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);
 800528e:	4b08      	ldr	r3, [pc, #32]	@ (80052b0 <HAL_FLASH_Program+0xa0>)
 8005290:	691b      	ldr	r3, [r3, #16]
 8005292:	4a07      	ldr	r2, [pc, #28]	@ (80052b0 <HAL_FLASH_Program+0xa0>)
 8005294:	f023 0301 	bic.w	r3, r3, #1
 8005298:	6113      	str	r3, [r2, #16]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800529a:	4b04      	ldr	r3, [pc, #16]	@ (80052ac <HAL_FLASH_Program+0x9c>)
 800529c:	2200      	movs	r2, #0
 800529e:	761a      	strb	r2, [r3, #24]

  return status;
 80052a0:	7dfb      	ldrb	r3, [r7, #23]
}
 80052a2:	4618      	mov	r0, r3
 80052a4:	3718      	adds	r7, #24
 80052a6:	46bd      	mov	sp, r7
 80052a8:	bd80      	pop	{r7, pc}
 80052aa:	bf00      	nop
 80052ac:	20000f04 	.word	0x20000f04
 80052b0:	40023c00 	.word	0x40023c00

080052b4 <HAL_FLASH_Program_IT>:
  * @param  Data specifies the data to be programmed
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program_IT(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 80052b4:	b580      	push	{r7, lr}
 80052b6:	b086      	sub	sp, #24
 80052b8:	af00      	add	r7, sp, #0
 80052ba:	60f8      	str	r0, [r7, #12]
 80052bc:	60b9      	str	r1, [r7, #8]
 80052be:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_OK;
 80052c2:	2300      	movs	r3, #0
 80052c4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Enable End of FLASH Operation interrupt */
  __HAL_FLASH_ENABLE_IT(FLASH_IT_EOP);
 80052c6:	4b1b      	ldr	r3, [pc, #108]	@ (8005334 <HAL_FLASH_Program_IT+0x80>)
 80052c8:	691b      	ldr	r3, [r3, #16]
 80052ca:	4a1a      	ldr	r2, [pc, #104]	@ (8005334 <HAL_FLASH_Program_IT+0x80>)
 80052cc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80052d0:	6113      	str	r3, [r2, #16]

  /* Enable Error source interrupt */
  __HAL_FLASH_ENABLE_IT(FLASH_IT_ERR);
 80052d2:	4b18      	ldr	r3, [pc, #96]	@ (8005334 <HAL_FLASH_Program_IT+0x80>)
 80052d4:	691b      	ldr	r3, [r3, #16]
 80052d6:	4a17      	ldr	r2, [pc, #92]	@ (8005334 <HAL_FLASH_Program_IT+0x80>)
 80052d8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80052dc:	6113      	str	r3, [r2, #16]

  pFlash.ProcedureOnGoing = FLASH_PROC_PROGRAM;
 80052de:	4b16      	ldr	r3, [pc, #88]	@ (8005338 <HAL_FLASH_Program_IT+0x84>)
 80052e0:	2203      	movs	r2, #3
 80052e2:	701a      	strb	r2, [r3, #0]
  pFlash.Address = Address;
 80052e4:	4a14      	ldr	r2, [pc, #80]	@ (8005338 <HAL_FLASH_Program_IT+0x84>)
 80052e6:	68bb      	ldr	r3, [r7, #8]
 80052e8:	6153      	str	r3, [r2, #20]

  if (TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d105      	bne.n	80052fc <HAL_FLASH_Program_IT+0x48>
  {
    /*Program byte (8-bit) at a specified address.*/
    FLASH_Program_Byte(Address, (uint8_t) Data);
 80052f0:	783b      	ldrb	r3, [r7, #0]
 80052f2:	4619      	mov	r1, r3
 80052f4:	68b8      	ldr	r0, [r7, #8]
 80052f6:	f000 fa07 	bl	8005708 <FLASH_Program_Byte>
 80052fa:	e016      	b.n	800532a <HAL_FLASH_Program_IT+0x76>
  }
  else if (TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	2b01      	cmp	r3, #1
 8005300:	d105      	bne.n	800530e <HAL_FLASH_Program_IT+0x5a>
  {
    /*Program halfword (16-bit) at a specified address.*/
    FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8005302:	883b      	ldrh	r3, [r7, #0]
 8005304:	4619      	mov	r1, r3
 8005306:	68b8      	ldr	r0, [r7, #8]
 8005308:	f000 f9da 	bl	80056c0 <FLASH_Program_HalfWord>
 800530c:	e00d      	b.n	800532a <HAL_FLASH_Program_IT+0x76>
  }
  else if (TypeProgram == FLASH_TYPEPROGRAM_WORD)
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	2b02      	cmp	r3, #2
 8005312:	d105      	bne.n	8005320 <HAL_FLASH_Program_IT+0x6c>
  {
    /*Program word (32-bit) at a specified address.*/
    FLASH_Program_Word(Address, (uint32_t) Data);
 8005314:	683b      	ldr	r3, [r7, #0]
 8005316:	4619      	mov	r1, r3
 8005318:	68b8      	ldr	r0, [r7, #8]
 800531a:	f000 f9af 	bl	800567c <FLASH_Program_Word>
 800531e:	e004      	b.n	800532a <HAL_FLASH_Program_IT+0x76>
  }
  else
  {
    /*Program double word (64-bit) at a specified address.*/
    FLASH_Program_DoubleWord(Address, Data);
 8005320:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005324:	68b8      	ldr	r0, [r7, #8]
 8005326:	f000 f977 	bl	8005618 <FLASH_Program_DoubleWord>
  }

  return status;
 800532a:	7dfb      	ldrb	r3, [r7, #23]
}
 800532c:	4618      	mov	r0, r3
 800532e:	3718      	adds	r7, #24
 8005330:	46bd      	mov	sp, r7
 8005332:	bd80      	pop	{r7, pc}
 8005334:	40023c00 	.word	0x40023c00
 8005338:	20000f04 	.word	0x20000f04

0800533c <HAL_FLASH_IRQHandler>:
/**
  * @brief This function handles FLASH interrupt request.
  * @retval None
  */
void HAL_FLASH_IRQHandler(void)
{
 800533c:	b580      	push	{r7, lr}
 800533e:	b082      	sub	sp, #8
 8005340:	af00      	add	r7, sp, #0
  uint32_t addresstmp = 0U;
 8005342:	2300      	movs	r3, #0
 8005344:	607b      	str	r3, [r7, #4]

  /* Check FLASH operation error flags */
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8005346:	4b49      	ldr	r3, [pc, #292]	@ (800546c <HAL_FLASH_IRQHandler+0x130>)
 8005348:	68db      	ldr	r3, [r3, #12]
 800534a:	f403 73f9 	and.w	r3, r3, #498	@ 0x1f2
 800534e:	2b00      	cmp	r3, #0
 8005350:	d020      	beq.n	8005394 <HAL_FLASH_IRQHandler+0x58>
#else
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                            FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    if (pFlash.ProcedureOnGoing == FLASH_PROC_SECTERASE)
 8005352:	4b47      	ldr	r3, [pc, #284]	@ (8005470 <HAL_FLASH_IRQHandler+0x134>)
 8005354:	781b      	ldrb	r3, [r3, #0]
 8005356:	b2db      	uxtb	r3, r3
 8005358:	2b01      	cmp	r3, #1
 800535a:	d107      	bne.n	800536c <HAL_FLASH_IRQHandler+0x30>
    {
      /*return the faulty sector*/
      addresstmp = pFlash.Sector;
 800535c:	4b44      	ldr	r3, [pc, #272]	@ (8005470 <HAL_FLASH_IRQHandler+0x134>)
 800535e:	68db      	ldr	r3, [r3, #12]
 8005360:	607b      	str	r3, [r7, #4]
      pFlash.Sector = 0xFFFFFFFFU;
 8005362:	4b43      	ldr	r3, [pc, #268]	@ (8005470 <HAL_FLASH_IRQHandler+0x134>)
 8005364:	f04f 32ff 	mov.w	r2, #4294967295
 8005368:	60da      	str	r2, [r3, #12]
 800536a:	e00b      	b.n	8005384 <HAL_FLASH_IRQHandler+0x48>
    }
    else if (pFlash.ProcedureOnGoing == FLASH_PROC_MASSERASE)
 800536c:	4b40      	ldr	r3, [pc, #256]	@ (8005470 <HAL_FLASH_IRQHandler+0x134>)
 800536e:	781b      	ldrb	r3, [r3, #0]
 8005370:	b2db      	uxtb	r3, r3
 8005372:	2b02      	cmp	r3, #2
 8005374:	d103      	bne.n	800537e <HAL_FLASH_IRQHandler+0x42>
    {
      /*return the faulty bank*/
      addresstmp = pFlash.Bank;
 8005376:	4b3e      	ldr	r3, [pc, #248]	@ (8005470 <HAL_FLASH_IRQHandler+0x134>)
 8005378:	691b      	ldr	r3, [r3, #16]
 800537a:	607b      	str	r3, [r7, #4]
 800537c:	e002      	b.n	8005384 <HAL_FLASH_IRQHandler+0x48>
    }
    else
    {
      /*return the faulty address*/
      addresstmp = pFlash.Address;
 800537e:	4b3c      	ldr	r3, [pc, #240]	@ (8005470 <HAL_FLASH_IRQHandler+0x134>)
 8005380:	695b      	ldr	r3, [r3, #20]
 8005382:	607b      	str	r3, [r7, #4]
    }

    /*Save the Error code*/
    FLASH_SetErrorCode();
 8005384:	f000 f9e2 	bl	800574c <FLASH_SetErrorCode>

    /* FLASH error interrupt user callback */
    HAL_FLASH_OperationErrorCallback(addresstmp);
 8005388:	6878      	ldr	r0, [r7, #4]
 800538a:	f000 f87d 	bl	8005488 <HAL_FLASH_OperationErrorCallback>

    /*Stop the procedure ongoing*/
    pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 800538e:	4b38      	ldr	r3, [pc, #224]	@ (8005470 <HAL_FLASH_IRQHandler+0x134>)
 8005390:	2200      	movs	r2, #0
 8005392:	701a      	strb	r2, [r3, #0]
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8005394:	4b35      	ldr	r3, [pc, #212]	@ (800546c <HAL_FLASH_IRQHandler+0x130>)
 8005396:	68db      	ldr	r3, [r3, #12]
 8005398:	f003 0301 	and.w	r3, r3, #1
 800539c:	2b00      	cmp	r3, #0
 800539e:	d04a      	beq.n	8005436 <HAL_FLASH_IRQHandler+0xfa>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80053a0:	4b32      	ldr	r3, [pc, #200]	@ (800546c <HAL_FLASH_IRQHandler+0x130>)
 80053a2:	2201      	movs	r2, #1
 80053a4:	60da      	str	r2, [r3, #12]

    if (pFlash.ProcedureOnGoing == FLASH_PROC_SECTERASE)
 80053a6:	4b32      	ldr	r3, [pc, #200]	@ (8005470 <HAL_FLASH_IRQHandler+0x134>)
 80053a8:	781b      	ldrb	r3, [r3, #0]
 80053aa:	b2db      	uxtb	r3, r3
 80053ac:	2b01      	cmp	r3, #1
 80053ae:	d12d      	bne.n	800540c <HAL_FLASH_IRQHandler+0xd0>
    {
      /*Nb of sector to erased can be decreased*/
      pFlash.NbSectorsToErase--;
 80053b0:	4b2f      	ldr	r3, [pc, #188]	@ (8005470 <HAL_FLASH_IRQHandler+0x134>)
 80053b2:	685b      	ldr	r3, [r3, #4]
 80053b4:	3b01      	subs	r3, #1
 80053b6:	4a2e      	ldr	r2, [pc, #184]	@ (8005470 <HAL_FLASH_IRQHandler+0x134>)
 80053b8:	6053      	str	r3, [r2, #4]

      /* Check if there are still sectors to erase*/
      if (pFlash.NbSectorsToErase != 0U)
 80053ba:	4b2d      	ldr	r3, [pc, #180]	@ (8005470 <HAL_FLASH_IRQHandler+0x134>)
 80053bc:	685b      	ldr	r3, [r3, #4]
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d015      	beq.n	80053ee <HAL_FLASH_IRQHandler+0xb2>
      {
        addresstmp = pFlash.Sector;
 80053c2:	4b2b      	ldr	r3, [pc, #172]	@ (8005470 <HAL_FLASH_IRQHandler+0x134>)
 80053c4:	68db      	ldr	r3, [r3, #12]
 80053c6:	607b      	str	r3, [r7, #4]
        /*Indicate user which sector has been erased*/
        HAL_FLASH_EndOfOperationCallback(addresstmp);
 80053c8:	6878      	ldr	r0, [r7, #4]
 80053ca:	f000 f853 	bl	8005474 <HAL_FLASH_EndOfOperationCallback>

        /*Increment sector number*/
        pFlash.Sector++;
 80053ce:	4b28      	ldr	r3, [pc, #160]	@ (8005470 <HAL_FLASH_IRQHandler+0x134>)
 80053d0:	68db      	ldr	r3, [r3, #12]
 80053d2:	3301      	adds	r3, #1
 80053d4:	4a26      	ldr	r2, [pc, #152]	@ (8005470 <HAL_FLASH_IRQHandler+0x134>)
 80053d6:	60d3      	str	r3, [r2, #12]
        addresstmp = pFlash.Sector;
 80053d8:	4b25      	ldr	r3, [pc, #148]	@ (8005470 <HAL_FLASH_IRQHandler+0x134>)
 80053da:	68db      	ldr	r3, [r3, #12]
 80053dc:	607b      	str	r3, [r7, #4]
        FLASH_Erase_Sector(addresstmp, pFlash.VoltageForErase);
 80053de:	4b24      	ldr	r3, [pc, #144]	@ (8005470 <HAL_FLASH_IRQHandler+0x134>)
 80053e0:	7a1b      	ldrb	r3, [r3, #8]
 80053e2:	b2db      	uxtb	r3, r3
 80053e4:	4619      	mov	r1, r3
 80053e6:	6878      	ldr	r0, [r7, #4]
 80053e8:	f000 fbea 	bl	8005bc0 <FLASH_Erase_Sector>
 80053ec:	e023      	b.n	8005436 <HAL_FLASH_IRQHandler+0xfa>
      }
      else
      {
        /*No more sectors to Erase, user callback can be called.*/
        /*Reset Sector and stop Erase sectors procedure*/
        pFlash.Sector = addresstmp = 0xFFFFFFFFU;
 80053ee:	f04f 33ff 	mov.w	r3, #4294967295
 80053f2:	607b      	str	r3, [r7, #4]
 80053f4:	4a1e      	ldr	r2, [pc, #120]	@ (8005470 <HAL_FLASH_IRQHandler+0x134>)
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	60d3      	str	r3, [r2, #12]
        pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 80053fa:	4b1d      	ldr	r3, [pc, #116]	@ (8005470 <HAL_FLASH_IRQHandler+0x134>)
 80053fc:	2200      	movs	r2, #0
 80053fe:	701a      	strb	r2, [r3, #0]

        /* Flush the caches to be sure of the data consistency */
        FLASH_FlushCaches();
 8005400:	f000 fd5c 	bl	8005ebc <FLASH_FlushCaches>

        /* FLASH EOP interrupt user callback */
        HAL_FLASH_EndOfOperationCallback(addresstmp);
 8005404:	6878      	ldr	r0, [r7, #4]
 8005406:	f000 f835 	bl	8005474 <HAL_FLASH_EndOfOperationCallback>
 800540a:	e014      	b.n	8005436 <HAL_FLASH_IRQHandler+0xfa>
      }
    }
    else
    {
      if (pFlash.ProcedureOnGoing == FLASH_PROC_MASSERASE)
 800540c:	4b18      	ldr	r3, [pc, #96]	@ (8005470 <HAL_FLASH_IRQHandler+0x134>)
 800540e:	781b      	ldrb	r3, [r3, #0]
 8005410:	b2db      	uxtb	r3, r3
 8005412:	2b02      	cmp	r3, #2
 8005414:	d107      	bne.n	8005426 <HAL_FLASH_IRQHandler+0xea>
      {
        /* MassErase ended. Return the selected bank */
        /* Flush the caches to be sure of the data consistency */
        FLASH_FlushCaches();
 8005416:	f000 fd51 	bl	8005ebc <FLASH_FlushCaches>

        /* FLASH EOP interrupt user callback */
        HAL_FLASH_EndOfOperationCallback(pFlash.Bank);
 800541a:	4b15      	ldr	r3, [pc, #84]	@ (8005470 <HAL_FLASH_IRQHandler+0x134>)
 800541c:	691b      	ldr	r3, [r3, #16]
 800541e:	4618      	mov	r0, r3
 8005420:	f000 f828 	bl	8005474 <HAL_FLASH_EndOfOperationCallback>
 8005424:	e004      	b.n	8005430 <HAL_FLASH_IRQHandler+0xf4>
      }
      else
      {
        /*Program ended. Return the selected address*/
        /* FLASH EOP interrupt user callback */
        HAL_FLASH_EndOfOperationCallback(pFlash.Address);
 8005426:	4b12      	ldr	r3, [pc, #72]	@ (8005470 <HAL_FLASH_IRQHandler+0x134>)
 8005428:	695b      	ldr	r3, [r3, #20]
 800542a:	4618      	mov	r0, r3
 800542c:	f000 f822 	bl	8005474 <HAL_FLASH_EndOfOperationCallback>
      }
      pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8005430:	4b0f      	ldr	r3, [pc, #60]	@ (8005470 <HAL_FLASH_IRQHandler+0x134>)
 8005432:	2200      	movs	r2, #0
 8005434:	701a      	strb	r2, [r3, #0]
    }
  }

  if (pFlash.ProcedureOnGoing == FLASH_PROC_NONE)
 8005436:	4b0e      	ldr	r3, [pc, #56]	@ (8005470 <HAL_FLASH_IRQHandler+0x134>)
 8005438:	781b      	ldrb	r3, [r3, #0]
 800543a:	b2db      	uxtb	r3, r3
 800543c:	2b00      	cmp	r3, #0
 800543e:	d111      	bne.n	8005464 <HAL_FLASH_IRQHandler+0x128>
  {
    /* Operation is completed, disable the PG, SER, SNB and MER Bits */
    CLEAR_BIT(FLASH->CR, (FLASH_CR_PG | FLASH_CR_SER | FLASH_CR_SNB | FLASH_MER_BIT));
 8005440:	4b0a      	ldr	r3, [pc, #40]	@ (800546c <HAL_FLASH_IRQHandler+0x130>)
 8005442:	691b      	ldr	r3, [r3, #16]
 8005444:	4a09      	ldr	r2, [pc, #36]	@ (800546c <HAL_FLASH_IRQHandler+0x130>)
 8005446:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800544a:	6113      	str	r3, [r2, #16]

    /* Disable End of FLASH Operation interrupt */
    __HAL_FLASH_DISABLE_IT(FLASH_IT_EOP);
 800544c:	4b07      	ldr	r3, [pc, #28]	@ (800546c <HAL_FLASH_IRQHandler+0x130>)
 800544e:	691b      	ldr	r3, [r3, #16]
 8005450:	4a06      	ldr	r2, [pc, #24]	@ (800546c <HAL_FLASH_IRQHandler+0x130>)
 8005452:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005456:	6113      	str	r3, [r2, #16]

    /* Disable Error source interrupt */
    __HAL_FLASH_DISABLE_IT(FLASH_IT_ERR);
 8005458:	4b04      	ldr	r3, [pc, #16]	@ (800546c <HAL_FLASH_IRQHandler+0x130>)
 800545a:	691b      	ldr	r3, [r3, #16]
 800545c:	4a03      	ldr	r2, [pc, #12]	@ (800546c <HAL_FLASH_IRQHandler+0x130>)
 800545e:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8005462:	6113      	str	r3, [r2, #16]
  }
}
 8005464:	bf00      	nop
 8005466:	3708      	adds	r7, #8
 8005468:	46bd      	mov	sp, r7
 800546a:	bd80      	pop	{r7, pc}
 800546c:	40023c00 	.word	0x40023c00
 8005470:	20000f04 	.word	0x20000f04

08005474 <HAL_FLASH_EndOfOperationCallback>:
  *                    (if 0xFFFFFFFFU, it means that all the selected sectors have been erased)
  *                  Program: Address which was selected for data program
  * @retval None
  */
__weak void HAL_FLASH_EndOfOperationCallback(uint32_t ReturnValue)
{
 8005474:	b480      	push	{r7}
 8005476:	b083      	sub	sp, #12
 8005478:	af00      	add	r7, sp, #0
 800547a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(ReturnValue);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FLASH_EndOfOperationCallback could be implemented in the user file
   */
}
 800547c:	bf00      	nop
 800547e:	370c      	adds	r7, #12
 8005480:	46bd      	mov	sp, r7
 8005482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005486:	4770      	bx	lr

08005488 <HAL_FLASH_OperationErrorCallback>:
  *                 Sectors Erase: Sector number which returned an error
  *                 Program: Address which was selected for data program
  * @retval None
  */
__weak void HAL_FLASH_OperationErrorCallback(uint32_t ReturnValue)
{
 8005488:	b480      	push	{r7}
 800548a:	b083      	sub	sp, #12
 800548c:	af00      	add	r7, sp, #0
 800548e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(ReturnValue);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FLASH_OperationErrorCallback could be implemented in the user file
   */
}
 8005490:	bf00      	nop
 8005492:	370c      	adds	r7, #12
 8005494:	46bd      	mov	sp, r7
 8005496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800549a:	4770      	bx	lr

0800549c <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 800549c:	b480      	push	{r7}
 800549e:	b083      	sub	sp, #12
 80054a0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80054a2:	2300      	movs	r3, #0
 80054a4:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80054a6:	4b0b      	ldr	r3, [pc, #44]	@ (80054d4 <HAL_FLASH_Unlock+0x38>)
 80054a8:	691b      	ldr	r3, [r3, #16]
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	da0b      	bge.n	80054c6 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80054ae:	4b09      	ldr	r3, [pc, #36]	@ (80054d4 <HAL_FLASH_Unlock+0x38>)
 80054b0:	4a09      	ldr	r2, [pc, #36]	@ (80054d8 <HAL_FLASH_Unlock+0x3c>)
 80054b2:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80054b4:	4b07      	ldr	r3, [pc, #28]	@ (80054d4 <HAL_FLASH_Unlock+0x38>)
 80054b6:	4a09      	ldr	r2, [pc, #36]	@ (80054dc <HAL_FLASH_Unlock+0x40>)
 80054b8:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80054ba:	4b06      	ldr	r3, [pc, #24]	@ (80054d4 <HAL_FLASH_Unlock+0x38>)
 80054bc:	691b      	ldr	r3, [r3, #16]
 80054be:	2b00      	cmp	r3, #0
 80054c0:	da01      	bge.n	80054c6 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 80054c2:	2301      	movs	r3, #1
 80054c4:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 80054c6:	79fb      	ldrb	r3, [r7, #7]
}
 80054c8:	4618      	mov	r0, r3
 80054ca:	370c      	adds	r7, #12
 80054cc:	46bd      	mov	sp, r7
 80054ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054d2:	4770      	bx	lr
 80054d4:	40023c00 	.word	0x40023c00
 80054d8:	45670123 	.word	0x45670123
 80054dc:	cdef89ab 	.word	0xcdef89ab

080054e0 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 80054e0:	b480      	push	{r7}
 80054e2:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 80054e4:	4b05      	ldr	r3, [pc, #20]	@ (80054fc <HAL_FLASH_Lock+0x1c>)
 80054e6:	691b      	ldr	r3, [r3, #16]
 80054e8:	4a04      	ldr	r2, [pc, #16]	@ (80054fc <HAL_FLASH_Lock+0x1c>)
 80054ea:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80054ee:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 80054f0:	2300      	movs	r3, #0
}
 80054f2:	4618      	mov	r0, r3
 80054f4:	46bd      	mov	sp, r7
 80054f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054fa:	4770      	bx	lr
 80054fc:	40023c00 	.word	0x40023c00

08005500 <HAL_FLASH_OB_Unlock>:
/**
  * @brief  Unlock the FLASH Option Control Registers access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_OB_Unlock(void)
{
 8005500:	b480      	push	{r7}
 8005502:	af00      	add	r7, sp, #0
  if ((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != RESET)
 8005504:	4b09      	ldr	r3, [pc, #36]	@ (800552c <HAL_FLASH_OB_Unlock+0x2c>)
 8005506:	695b      	ldr	r3, [r3, #20]
 8005508:	f003 0301 	and.w	r3, r3, #1
 800550c:	2b00      	cmp	r3, #0
 800550e:	d007      	beq.n	8005520 <HAL_FLASH_OB_Unlock+0x20>
  {
    /* Authorizes the Option Byte register programming */
    FLASH->OPTKEYR = FLASH_OPT_KEY1;
 8005510:	4b06      	ldr	r3, [pc, #24]	@ (800552c <HAL_FLASH_OB_Unlock+0x2c>)
 8005512:	4a07      	ldr	r2, [pc, #28]	@ (8005530 <HAL_FLASH_OB_Unlock+0x30>)
 8005514:	609a      	str	r2, [r3, #8]
    FLASH->OPTKEYR = FLASH_OPT_KEY2;
 8005516:	4b05      	ldr	r3, [pc, #20]	@ (800552c <HAL_FLASH_OB_Unlock+0x2c>)
 8005518:	4a06      	ldr	r2, [pc, #24]	@ (8005534 <HAL_FLASH_OB_Unlock+0x34>)
 800551a:	609a      	str	r2, [r3, #8]
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 800551c:	2300      	movs	r3, #0
 800551e:	e000      	b.n	8005522 <HAL_FLASH_OB_Unlock+0x22>
    return HAL_ERROR;
 8005520:	2301      	movs	r3, #1
}
 8005522:	4618      	mov	r0, r3
 8005524:	46bd      	mov	sp, r7
 8005526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800552a:	4770      	bx	lr
 800552c:	40023c00 	.word	0x40023c00
 8005530:	08192a3b 	.word	0x08192a3b
 8005534:	4c5d6e7f 	.word	0x4c5d6e7f

08005538 <HAL_FLASH_OB_Lock>:
/**
  * @brief  Lock the FLASH Option Control Registers access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_OB_Lock(void)
{
 8005538:	b480      	push	{r7}
 800553a:	af00      	add	r7, sp, #0
  /* Set the OPTLOCK Bit to lock the FLASH Option Byte Registers access */
  FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 800553c:	4b05      	ldr	r3, [pc, #20]	@ (8005554 <HAL_FLASH_OB_Lock+0x1c>)
 800553e:	695b      	ldr	r3, [r3, #20]
 8005540:	4a04      	ldr	r2, [pc, #16]	@ (8005554 <HAL_FLASH_OB_Lock+0x1c>)
 8005542:	f043 0301 	orr.w	r3, r3, #1
 8005546:	6153      	str	r3, [r2, #20]

  return HAL_OK;
 8005548:	2300      	movs	r3, #0
}
 800554a:	4618      	mov	r0, r3
 800554c:	46bd      	mov	sp, r7
 800554e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005552:	4770      	bx	lr
 8005554:	40023c00 	.word	0x40023c00

08005558 <HAL_FLASH_OB_Launch>:
/**
  * @brief  Launch the option byte loading.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_OB_Launch(void)
{
 8005558:	b580      	push	{r7, lr}
 800555a:	af00      	add	r7, sp, #0
  /* Set the OPTSTRT bit in OPTCR register */
  *(__IO uint8_t *)OPTCR_BYTE0_ADDRESS |= FLASH_OPTCR_OPTSTRT;
 800555c:	4b07      	ldr	r3, [pc, #28]	@ (800557c <HAL_FLASH_OB_Launch+0x24>)
 800555e:	781b      	ldrb	r3, [r3, #0]
 8005560:	b2db      	uxtb	r3, r3
 8005562:	4a06      	ldr	r2, [pc, #24]	@ (800557c <HAL_FLASH_OB_Launch+0x24>)
 8005564:	f043 0302 	orr.w	r3, r3, #2
 8005568:	b2db      	uxtb	r3, r3
 800556a:	7013      	strb	r3, [r2, #0]

  /* Wait for last operation to be completed */
  return (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE));
 800556c:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8005570:	f000 f812 	bl	8005598 <FLASH_WaitForLastOperation>
 8005574:	4603      	mov	r3, r0
}
 8005576:	4618      	mov	r0, r3
 8005578:	bd80      	pop	{r7, pc}
 800557a:	bf00      	nop
 800557c:	40023c14 	.word	0x40023c14

08005580 <HAL_FLASH_GetError>:
  *            @arg HAL_FLASH_ERROR_PGA: FLASH Programming Alignment error flag
  *            @arg HAL_FLASH_ERROR_WRP: FLASH Write protected error flag
  *            @arg HAL_FLASH_ERROR_OPERATION: FLASH operation Error flag
  */
uint32_t HAL_FLASH_GetError(void)
{
 8005580:	b480      	push	{r7}
 8005582:	af00      	add	r7, sp, #0
  return pFlash.ErrorCode;
 8005584:	4b03      	ldr	r3, [pc, #12]	@ (8005594 <HAL_FLASH_GetError+0x14>)
 8005586:	69db      	ldr	r3, [r3, #28]
}
 8005588:	4618      	mov	r0, r3
 800558a:	46bd      	mov	sp, r7
 800558c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005590:	4770      	bx	lr
 8005592:	bf00      	nop
 8005594:	20000f04 	.word	0x20000f04

08005598 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8005598:	b580      	push	{r7, lr}
 800559a:	b084      	sub	sp, #16
 800559c:	af00      	add	r7, sp, #0
 800559e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80055a0:	2300      	movs	r3, #0
 80055a2:	60fb      	str	r3, [r7, #12]

  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80055a4:	4b1a      	ldr	r3, [pc, #104]	@ (8005610 <FLASH_WaitForLastOperation+0x78>)
 80055a6:	2200      	movs	r2, #0
 80055a8:	61da      	str	r2, [r3, #28]

  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 80055aa:	f7fc ff2d 	bl	8002408 <HAL_GetTick>
 80055ae:	60f8      	str	r0, [r7, #12]

  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 80055b0:	e010      	b.n	80055d4 <FLASH_WaitForLastOperation+0x3c>
  {
    if (Timeout != HAL_MAX_DELAY)
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055b8:	d00c      	beq.n	80055d4 <FLASH_WaitForLastOperation+0x3c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d007      	beq.n	80055d0 <FLASH_WaitForLastOperation+0x38>
 80055c0:	f7fc ff22 	bl	8002408 <HAL_GetTick>
 80055c4:	4602      	mov	r2, r0
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	1ad3      	subs	r3, r2, r3
 80055ca:	687a      	ldr	r2, [r7, #4]
 80055cc:	429a      	cmp	r2, r3
 80055ce:	d201      	bcs.n	80055d4 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 80055d0:	2303      	movs	r3, #3
 80055d2:	e019      	b.n	8005608 <FLASH_WaitForLastOperation+0x70>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 80055d4:	4b0f      	ldr	r3, [pc, #60]	@ (8005614 <FLASH_WaitForLastOperation+0x7c>)
 80055d6:	68db      	ldr	r3, [r3, #12]
 80055d8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d1e8      	bne.n	80055b2 <FLASH_WaitForLastOperation+0x1a>
      }
    }
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 80055e0:	4b0c      	ldr	r3, [pc, #48]	@ (8005614 <FLASH_WaitForLastOperation+0x7c>)
 80055e2:	68db      	ldr	r3, [r3, #12]
 80055e4:	f003 0301 	and.w	r3, r3, #1
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d002      	beq.n	80055f2 <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80055ec:	4b09      	ldr	r3, [pc, #36]	@ (8005614 <FLASH_WaitForLastOperation+0x7c>)
 80055ee:	2201      	movs	r2, #1
 80055f0:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 80055f2:	4b08      	ldr	r3, [pc, #32]	@ (8005614 <FLASH_WaitForLastOperation+0x7c>)
 80055f4:	68db      	ldr	r3, [r3, #12]
 80055f6:	f403 73f9 	and.w	r3, r3, #498	@ 0x1f2
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d003      	beq.n	8005606 <FLASH_WaitForLastOperation+0x6e>
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                            FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 80055fe:	f000 f8a5 	bl	800574c <FLASH_SetErrorCode>
    return HAL_ERROR;
 8005602:	2301      	movs	r3, #1
 8005604:	e000      	b.n	8005608 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8005606:	2300      	movs	r3, #0

}
 8005608:	4618      	mov	r0, r3
 800560a:	3710      	adds	r7, #16
 800560c:	46bd      	mov	sp, r7
 800560e:	bd80      	pop	{r7, pc}
 8005610:	20000f04 	.word	0x20000f04
 8005614:	40023c00 	.word	0x40023c00

08005618 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8005618:	b480      	push	{r7}
 800561a:	b085      	sub	sp, #20
 800561c:	af00      	add	r7, sp, #0
 800561e:	60f8      	str	r0, [r7, #12]
 8005620:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8005624:	4b14      	ldr	r3, [pc, #80]	@ (8005678 <FLASH_Program_DoubleWord+0x60>)
 8005626:	691b      	ldr	r3, [r3, #16]
 8005628:	4a13      	ldr	r2, [pc, #76]	@ (8005678 <FLASH_Program_DoubleWord+0x60>)
 800562a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800562e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8005630:	4b11      	ldr	r3, [pc, #68]	@ (8005678 <FLASH_Program_DoubleWord+0x60>)
 8005632:	691b      	ldr	r3, [r3, #16]
 8005634:	4a10      	ldr	r2, [pc, #64]	@ (8005678 <FLASH_Program_DoubleWord+0x60>)
 8005636:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 800563a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800563c:	4b0e      	ldr	r3, [pc, #56]	@ (8005678 <FLASH_Program_DoubleWord+0x60>)
 800563e:	691b      	ldr	r3, [r3, #16]
 8005640:	4a0d      	ldr	r2, [pc, #52]	@ (8005678 <FLASH_Program_DoubleWord+0x60>)
 8005642:	f043 0301 	orr.w	r3, r3, #1
 8005646:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t *)Address = (uint32_t)Data;
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	683a      	ldr	r2, [r7, #0]
 800564c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 800564e:	f3bf 8f6f 	isb	sy
}
 8005652:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t *)(Address + 4) = (uint32_t)(Data >> 32);
 8005654:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005658:	f04f 0200 	mov.w	r2, #0
 800565c:	f04f 0300 	mov.w	r3, #0
 8005660:	000a      	movs	r2, r1
 8005662:	2300      	movs	r3, #0
 8005664:	68f9      	ldr	r1, [r7, #12]
 8005666:	3104      	adds	r1, #4
 8005668:	4613      	mov	r3, r2
 800566a:	600b      	str	r3, [r1, #0]
}
 800566c:	bf00      	nop
 800566e:	3714      	adds	r7, #20
 8005670:	46bd      	mov	sp, r7
 8005672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005676:	4770      	bx	lr
 8005678:	40023c00 	.word	0x40023c00

0800567c <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 800567c:	b480      	push	{r7}
 800567e:	b083      	sub	sp, #12
 8005680:	af00      	add	r7, sp, #0
 8005682:	6078      	str	r0, [r7, #4]
 8005684:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8005686:	4b0d      	ldr	r3, [pc, #52]	@ (80056bc <FLASH_Program_Word+0x40>)
 8005688:	691b      	ldr	r3, [r3, #16]
 800568a:	4a0c      	ldr	r2, [pc, #48]	@ (80056bc <FLASH_Program_Word+0x40>)
 800568c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005690:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8005692:	4b0a      	ldr	r3, [pc, #40]	@ (80056bc <FLASH_Program_Word+0x40>)
 8005694:	691b      	ldr	r3, [r3, #16]
 8005696:	4a09      	ldr	r2, [pc, #36]	@ (80056bc <FLASH_Program_Word+0x40>)
 8005698:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800569c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800569e:	4b07      	ldr	r3, [pc, #28]	@ (80056bc <FLASH_Program_Word+0x40>)
 80056a0:	691b      	ldr	r3, [r3, #16]
 80056a2:	4a06      	ldr	r2, [pc, #24]	@ (80056bc <FLASH_Program_Word+0x40>)
 80056a4:	f043 0301 	orr.w	r3, r3, #1
 80056a8:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t *)Address = Data;
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	683a      	ldr	r2, [r7, #0]
 80056ae:	601a      	str	r2, [r3, #0]
}
 80056b0:	bf00      	nop
 80056b2:	370c      	adds	r7, #12
 80056b4:	46bd      	mov	sp, r7
 80056b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ba:	4770      	bx	lr
 80056bc:	40023c00 	.word	0x40023c00

080056c0 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 80056c0:	b480      	push	{r7}
 80056c2:	b083      	sub	sp, #12
 80056c4:	af00      	add	r7, sp, #0
 80056c6:	6078      	str	r0, [r7, #4]
 80056c8:	460b      	mov	r3, r1
 80056ca:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80056cc:	4b0d      	ldr	r3, [pc, #52]	@ (8005704 <FLASH_Program_HalfWord+0x44>)
 80056ce:	691b      	ldr	r3, [r3, #16]
 80056d0:	4a0c      	ldr	r2, [pc, #48]	@ (8005704 <FLASH_Program_HalfWord+0x44>)
 80056d2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80056d6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 80056d8:	4b0a      	ldr	r3, [pc, #40]	@ (8005704 <FLASH_Program_HalfWord+0x44>)
 80056da:	691b      	ldr	r3, [r3, #16]
 80056dc:	4a09      	ldr	r2, [pc, #36]	@ (8005704 <FLASH_Program_HalfWord+0x44>)
 80056de:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80056e2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80056e4:	4b07      	ldr	r3, [pc, #28]	@ (8005704 <FLASH_Program_HalfWord+0x44>)
 80056e6:	691b      	ldr	r3, [r3, #16]
 80056e8:	4a06      	ldr	r2, [pc, #24]	@ (8005704 <FLASH_Program_HalfWord+0x44>)
 80056ea:	f043 0301 	orr.w	r3, r3, #1
 80056ee:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t *)Address = Data;
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	887a      	ldrh	r2, [r7, #2]
 80056f4:	801a      	strh	r2, [r3, #0]
}
 80056f6:	bf00      	nop
 80056f8:	370c      	adds	r7, #12
 80056fa:	46bd      	mov	sp, r7
 80056fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005700:	4770      	bx	lr
 8005702:	bf00      	nop
 8005704:	40023c00 	.word	0x40023c00

08005708 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8005708:	b480      	push	{r7}
 800570a:	b083      	sub	sp, #12
 800570c:	af00      	add	r7, sp, #0
 800570e:	6078      	str	r0, [r7, #4]
 8005710:	460b      	mov	r3, r1
 8005712:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8005714:	4b0c      	ldr	r3, [pc, #48]	@ (8005748 <FLASH_Program_Byte+0x40>)
 8005716:	691b      	ldr	r3, [r3, #16]
 8005718:	4a0b      	ldr	r2, [pc, #44]	@ (8005748 <FLASH_Program_Byte+0x40>)
 800571a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800571e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8005720:	4b09      	ldr	r3, [pc, #36]	@ (8005748 <FLASH_Program_Byte+0x40>)
 8005722:	4a09      	ldr	r2, [pc, #36]	@ (8005748 <FLASH_Program_Byte+0x40>)
 8005724:	691b      	ldr	r3, [r3, #16]
 8005726:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8005728:	4b07      	ldr	r3, [pc, #28]	@ (8005748 <FLASH_Program_Byte+0x40>)
 800572a:	691b      	ldr	r3, [r3, #16]
 800572c:	4a06      	ldr	r2, [pc, #24]	@ (8005748 <FLASH_Program_Byte+0x40>)
 800572e:	f043 0301 	orr.w	r3, r3, #1
 8005732:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t *)Address = Data;
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	78fa      	ldrb	r2, [r7, #3]
 8005738:	701a      	strb	r2, [r3, #0]
}
 800573a:	bf00      	nop
 800573c:	370c      	adds	r7, #12
 800573e:	46bd      	mov	sp, r7
 8005740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005744:	4770      	bx	lr
 8005746:	bf00      	nop
 8005748:	40023c00 	.word	0x40023c00

0800574c <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 800574c:	b480      	push	{r7}
 800574e:	af00      	add	r7, sp, #0
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8005750:	4b2f      	ldr	r3, [pc, #188]	@ (8005810 <FLASH_SetErrorCode+0xc4>)
 8005752:	68db      	ldr	r3, [r3, #12]
 8005754:	f003 0310 	and.w	r3, r3, #16
 8005758:	2b00      	cmp	r3, #0
 800575a:	d008      	beq.n	800576e <FLASH_SetErrorCode+0x22>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 800575c:	4b2d      	ldr	r3, [pc, #180]	@ (8005814 <FLASH_SetErrorCode+0xc8>)
 800575e:	69db      	ldr	r3, [r3, #28]
 8005760:	f043 0310 	orr.w	r3, r3, #16
 8005764:	4a2b      	ldr	r2, [pc, #172]	@ (8005814 <FLASH_SetErrorCode+0xc8>)
 8005766:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH write protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8005768:	4b29      	ldr	r3, [pc, #164]	@ (8005810 <FLASH_SetErrorCode+0xc4>)
 800576a:	2210      	movs	r2, #16
 800576c:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 800576e:	4b28      	ldr	r3, [pc, #160]	@ (8005810 <FLASH_SetErrorCode+0xc4>)
 8005770:	68db      	ldr	r3, [r3, #12]
 8005772:	f003 0320 	and.w	r3, r3, #32
 8005776:	2b00      	cmp	r3, #0
 8005778:	d008      	beq.n	800578c <FLASH_SetErrorCode+0x40>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 800577a:	4b26      	ldr	r3, [pc, #152]	@ (8005814 <FLASH_SetErrorCode+0xc8>)
 800577c:	69db      	ldr	r3, [r3, #28]
 800577e:	f043 0308 	orr.w	r3, r3, #8
 8005782:	4a24      	ldr	r2, [pc, #144]	@ (8005814 <FLASH_SetErrorCode+0xc8>)
 8005784:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming alignment error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8005786:	4b22      	ldr	r3, [pc, #136]	@ (8005810 <FLASH_SetErrorCode+0xc4>)
 8005788:	2220      	movs	r2, #32
 800578a:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 800578c:	4b20      	ldr	r3, [pc, #128]	@ (8005810 <FLASH_SetErrorCode+0xc4>)
 800578e:	68db      	ldr	r3, [r3, #12]
 8005790:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005794:	2b00      	cmp	r3, #0
 8005796:	d008      	beq.n	80057aa <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8005798:	4b1e      	ldr	r3, [pc, #120]	@ (8005814 <FLASH_SetErrorCode+0xc8>)
 800579a:	69db      	ldr	r3, [r3, #28]
 800579c:	f043 0304 	orr.w	r3, r3, #4
 80057a0:	4a1c      	ldr	r2, [pc, #112]	@ (8005814 <FLASH_SetErrorCode+0xc8>)
 80057a2:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 80057a4:	4b1a      	ldr	r3, [pc, #104]	@ (8005810 <FLASH_SetErrorCode+0xc4>)
 80057a6:	2240      	movs	r2, #64	@ 0x40
 80057a8:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 80057aa:	4b19      	ldr	r3, [pc, #100]	@ (8005810 <FLASH_SetErrorCode+0xc4>)
 80057ac:	68db      	ldr	r3, [r3, #12]
 80057ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d008      	beq.n	80057c8 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 80057b6:	4b17      	ldr	r3, [pc, #92]	@ (8005814 <FLASH_SetErrorCode+0xc8>)
 80057b8:	69db      	ldr	r3, [r3, #28]
 80057ba:	f043 0302 	orr.w	r3, r3, #2
 80057be:	4a15      	ldr	r2, [pc, #84]	@ (8005814 <FLASH_SetErrorCode+0xc8>)
 80057c0:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 80057c2:	4b13      	ldr	r3, [pc, #76]	@ (8005810 <FLASH_SetErrorCode+0xc4>)
 80057c4:	2280      	movs	r2, #128	@ 0x80
 80057c6:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 80057c8:	4b11      	ldr	r3, [pc, #68]	@ (8005810 <FLASH_SetErrorCode+0xc4>)
 80057ca:	68db      	ldr	r3, [r3, #12]
 80057cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d009      	beq.n	80057e8 <FLASH_SetErrorCode+0x9c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 80057d4:	4b0f      	ldr	r3, [pc, #60]	@ (8005814 <FLASH_SetErrorCode+0xc8>)
 80057d6:	69db      	ldr	r3, [r3, #28]
 80057d8:	f043 0301 	orr.w	r3, r3, #1
 80057dc:	4a0d      	ldr	r2, [pc, #52]	@ (8005814 <FLASH_SetErrorCode+0xc8>)
 80057de:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 80057e0:	4b0b      	ldr	r3, [pc, #44]	@ (8005810 <FLASH_SetErrorCode+0xc4>)
 80057e2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80057e6:	60da      	str	r2, [r3, #12]
  }
#endif /* FLASH_SR_RDERR */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 80057e8:	4b09      	ldr	r3, [pc, #36]	@ (8005810 <FLASH_SetErrorCode+0xc4>)
 80057ea:	68db      	ldr	r3, [r3, #12]
 80057ec:	f003 0302 	and.w	r3, r3, #2
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d008      	beq.n	8005806 <FLASH_SetErrorCode+0xba>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 80057f4:	4b07      	ldr	r3, [pc, #28]	@ (8005814 <FLASH_SetErrorCode+0xc8>)
 80057f6:	69db      	ldr	r3, [r3, #28]
 80057f8:	f043 0320 	orr.w	r3, r3, #32
 80057fc:	4a05      	ldr	r2, [pc, #20]	@ (8005814 <FLASH_SetErrorCode+0xc8>)
 80057fe:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8005800:	4b03      	ldr	r3, [pc, #12]	@ (8005810 <FLASH_SetErrorCode+0xc4>)
 8005802:	2202      	movs	r2, #2
 8005804:	60da      	str	r2, [r3, #12]
  }
}
 8005806:	bf00      	nop
 8005808:	46bd      	mov	sp, r7
 800580a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800580e:	4770      	bx	lr
 8005810:	40023c00 	.word	0x40023c00
 8005814:	20000f04 	.word	0x20000f04

08005818 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8005818:	b580      	push	{r7, lr}
 800581a:	b084      	sub	sp, #16
 800581c:	af00      	add	r7, sp, #0
 800581e:	6078      	str	r0, [r7, #4]
 8005820:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t index = 0U;
 8005822:	2300      	movs	r3, #0
 8005824:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8005826:	4b31      	ldr	r3, [pc, #196]	@ (80058ec <HAL_FLASHEx_Erase+0xd4>)
 8005828:	7e1b      	ldrb	r3, [r3, #24]
 800582a:	2b01      	cmp	r3, #1
 800582c:	d101      	bne.n	8005832 <HAL_FLASHEx_Erase+0x1a>
 800582e:	2302      	movs	r3, #2
 8005830:	e058      	b.n	80058e4 <HAL_FLASHEx_Erase+0xcc>
 8005832:	4b2e      	ldr	r3, [pc, #184]	@ (80058ec <HAL_FLASHEx_Erase+0xd4>)
 8005834:	2201      	movs	r2, #1
 8005836:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005838:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800583c:	f7ff feac 	bl	8005598 <FLASH_WaitForLastOperation>
 8005840:	4603      	mov	r3, r0
 8005842:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8005844:	7bfb      	ldrb	r3, [r7, #15]
 8005846:	2b00      	cmp	r3, #0
 8005848:	d148      	bne.n	80058dc <HAL_FLASHEx_Erase+0xc4>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 800584a:	683b      	ldr	r3, [r7, #0]
 800584c:	f04f 32ff 	mov.w	r2, #4294967295
 8005850:	601a      	str	r2, [r3, #0]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	2b01      	cmp	r3, #1
 8005858:	d115      	bne.n	8005886 <HAL_FLASHEx_Erase+0x6e>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	691b      	ldr	r3, [r3, #16]
 800585e:	b2da      	uxtb	r2, r3
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	685b      	ldr	r3, [r3, #4]
 8005864:	4619      	mov	r1, r3
 8005866:	4610      	mov	r0, r2
 8005868:	f000 f986 	bl	8005b78 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800586c:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8005870:	f7ff fe92 	bl	8005598 <FLASH_WaitForLastOperation>
 8005874:	4603      	mov	r3, r0
 8005876:	73fb      	strb	r3, [r7, #15]

      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8005878:	4b1d      	ldr	r3, [pc, #116]	@ (80058f0 <HAL_FLASHEx_Erase+0xd8>)
 800587a:	691b      	ldr	r3, [r3, #16]
 800587c:	4a1c      	ldr	r2, [pc, #112]	@ (80058f0 <HAL_FLASHEx_Erase+0xd8>)
 800587e:	f023 0304 	bic.w	r3, r3, #4
 8005882:	6113      	str	r3, [r2, #16]
 8005884:	e028      	b.n	80058d8 <HAL_FLASHEx_Erase+0xc0>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	689b      	ldr	r3, [r3, #8]
 800588a:	60bb      	str	r3, [r7, #8]
 800588c:	e01c      	b.n	80058c8 <HAL_FLASHEx_Erase+0xb0>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	691b      	ldr	r3, [r3, #16]
 8005892:	b2db      	uxtb	r3, r3
 8005894:	4619      	mov	r1, r3
 8005896:	68b8      	ldr	r0, [r7, #8]
 8005898:	f000 f992 	bl	8005bc0 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800589c:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80058a0:	f7ff fe7a 	bl	8005598 <FLASH_WaitForLastOperation>
 80058a4:	4603      	mov	r3, r0
 80058a6:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 80058a8:	4b11      	ldr	r3, [pc, #68]	@ (80058f0 <HAL_FLASHEx_Erase+0xd8>)
 80058aa:	691b      	ldr	r3, [r3, #16]
 80058ac:	4a10      	ldr	r2, [pc, #64]	@ (80058f0 <HAL_FLASHEx_Erase+0xd8>)
 80058ae:	f023 03fa 	bic.w	r3, r3, #250	@ 0xfa
 80058b2:	6113      	str	r3, [r2, #16]

        if (status != HAL_OK)
 80058b4:	7bfb      	ldrb	r3, [r7, #15]
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d003      	beq.n	80058c2 <HAL_FLASHEx_Erase+0xaa>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 80058ba:	683b      	ldr	r3, [r7, #0]
 80058bc:	68ba      	ldr	r2, [r7, #8]
 80058be:	601a      	str	r2, [r3, #0]
          break;
 80058c0:	e00a      	b.n	80058d8 <HAL_FLASHEx_Erase+0xc0>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 80058c2:	68bb      	ldr	r3, [r7, #8]
 80058c4:	3301      	adds	r3, #1
 80058c6:	60bb      	str	r3, [r7, #8]
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	68da      	ldr	r2, [r3, #12]
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	689b      	ldr	r3, [r3, #8]
 80058d0:	4413      	add	r3, r2
 80058d2:	68ba      	ldr	r2, [r7, #8]
 80058d4:	429a      	cmp	r2, r3
 80058d6:	d3da      	bcc.n	800588e <HAL_FLASHEx_Erase+0x76>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 80058d8:	f000 faf0 	bl	8005ebc <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80058dc:	4b03      	ldr	r3, [pc, #12]	@ (80058ec <HAL_FLASHEx_Erase+0xd4>)
 80058de:	2200      	movs	r2, #0
 80058e0:	761a      	strb	r2, [r3, #24]

  return status;
 80058e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80058e4:	4618      	mov	r0, r3
 80058e6:	3710      	adds	r7, #16
 80058e8:	46bd      	mov	sp, r7
 80058ea:	bd80      	pop	{r7, pc}
 80058ec:	20000f04 	.word	0x20000f04
 80058f0:	40023c00 	.word	0x40023c00

080058f4 <HAL_FLASHEx_Erase_IT>:
  *         contains the configuration information for the erasing.
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase_IT(FLASH_EraseInitTypeDef *pEraseInit)
{
 80058f4:	b580      	push	{r7, lr}
 80058f6:	b084      	sub	sp, #16
 80058f8:	af00      	add	r7, sp, #0
 80058fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80058fc:	2300      	movs	r3, #0
 80058fe:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Enable End of FLASH Operation interrupt */
  __HAL_FLASH_ENABLE_IT(FLASH_IT_EOP);
 8005900:	4b20      	ldr	r3, [pc, #128]	@ (8005984 <HAL_FLASHEx_Erase_IT+0x90>)
 8005902:	691b      	ldr	r3, [r3, #16]
 8005904:	4a1f      	ldr	r2, [pc, #124]	@ (8005984 <HAL_FLASHEx_Erase_IT+0x90>)
 8005906:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800590a:	6113      	str	r3, [r2, #16]

  /* Enable Error source interrupt */
  __HAL_FLASH_ENABLE_IT(FLASH_IT_ERR);
 800590c:	4b1d      	ldr	r3, [pc, #116]	@ (8005984 <HAL_FLASHEx_Erase_IT+0x90>)
 800590e:	691b      	ldr	r3, [r3, #16]
 8005910:	4a1c      	ldr	r2, [pc, #112]	@ (8005984 <HAL_FLASHEx_Erase_IT+0x90>)
 8005912:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8005916:	6113      	str	r3, [r2, #16]

  /* Clear pending flags (if any) */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP    | FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | \
 8005918:	4b1a      	ldr	r3, [pc, #104]	@ (8005984 <HAL_FLASHEx_Erase_IT+0x90>)
 800591a:	22f3      	movs	r2, #243	@ 0xf3
 800591c:	60da      	str	r2, [r3, #12]
                         FLASH_FLAG_PGAERR | FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR);

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	2b01      	cmp	r3, #1
 8005924:	d110      	bne.n	8005948 <HAL_FLASHEx_Erase_IT+0x54>
  {
    /*Mass erase to be done*/
    pFlash.ProcedureOnGoing = FLASH_PROC_MASSERASE;
 8005926:	4b18      	ldr	r3, [pc, #96]	@ (8005988 <HAL_FLASHEx_Erase_IT+0x94>)
 8005928:	2202      	movs	r2, #2
 800592a:	701a      	strb	r2, [r3, #0]
    pFlash.Bank = pEraseInit->Banks;
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	685b      	ldr	r3, [r3, #4]
 8005930:	4a15      	ldr	r2, [pc, #84]	@ (8005988 <HAL_FLASHEx_Erase_IT+0x94>)
 8005932:	6113      	str	r3, [r2, #16]
    FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	691b      	ldr	r3, [r3, #16]
 8005938:	b2da      	uxtb	r2, r3
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	685b      	ldr	r3, [r3, #4]
 800593e:	4619      	mov	r1, r3
 8005940:	4610      	mov	r0, r2
 8005942:	f000 f919 	bl	8005b78 <FLASH_MassErase>
 8005946:	e018      	b.n	800597a <HAL_FLASHEx_Erase_IT+0x86>
    /* Erase by sector to be done*/

    /* Check the parameters */
    assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

    pFlash.ProcedureOnGoing = FLASH_PROC_SECTERASE;
 8005948:	4b0f      	ldr	r3, [pc, #60]	@ (8005988 <HAL_FLASHEx_Erase_IT+0x94>)
 800594a:	2201      	movs	r2, #1
 800594c:	701a      	strb	r2, [r3, #0]
    pFlash.NbSectorsToErase = pEraseInit->NbSectors;
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	68db      	ldr	r3, [r3, #12]
 8005952:	4a0d      	ldr	r2, [pc, #52]	@ (8005988 <HAL_FLASHEx_Erase_IT+0x94>)
 8005954:	6053      	str	r3, [r2, #4]
    pFlash.Sector = pEraseInit->Sector;
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	689b      	ldr	r3, [r3, #8]
 800595a:	4a0b      	ldr	r2, [pc, #44]	@ (8005988 <HAL_FLASHEx_Erase_IT+0x94>)
 800595c:	60d3      	str	r3, [r2, #12]
    pFlash.VoltageForErase = (uint8_t)pEraseInit->VoltageRange;
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	691b      	ldr	r3, [r3, #16]
 8005962:	b2da      	uxtb	r2, r3
 8005964:	4b08      	ldr	r3, [pc, #32]	@ (8005988 <HAL_FLASHEx_Erase_IT+0x94>)
 8005966:	721a      	strb	r2, [r3, #8]

    /*Erase 1st sector and wait for IT*/
    FLASH_Erase_Sector(pEraseInit->Sector, pEraseInit->VoltageRange);
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	689a      	ldr	r2, [r3, #8]
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	691b      	ldr	r3, [r3, #16]
 8005970:	b2db      	uxtb	r3, r3
 8005972:	4619      	mov	r1, r3
 8005974:	4610      	mov	r0, r2
 8005976:	f000 f923 	bl	8005bc0 <FLASH_Erase_Sector>
  }

  return status;
 800597a:	7bfb      	ldrb	r3, [r7, #15]
}
 800597c:	4618      	mov	r0, r3
 800597e:	3710      	adds	r7, #16
 8005980:	46bd      	mov	sp, r7
 8005982:	bd80      	pop	{r7, pc}
 8005984:	40023c00 	.word	0x40023c00
 8005988:	20000f04 	.word	0x20000f04

0800598c <HAL_FLASHEx_OBProgram>:
  *         contains the configuration information for the programming.
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_OBProgram(FLASH_OBProgramInitTypeDef *pOBInit)
{
 800598c:	b580      	push	{r7, lr}
 800598e:	b084      	sub	sp, #16
 8005990:	af00      	add	r7, sp, #0
 8005992:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8005994:	2301      	movs	r3, #1
 8005996:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8005998:	4b32      	ldr	r3, [pc, #200]	@ (8005a64 <HAL_FLASHEx_OBProgram+0xd8>)
 800599a:	7e1b      	ldrb	r3, [r3, #24]
 800599c:	2b01      	cmp	r3, #1
 800599e:	d101      	bne.n	80059a4 <HAL_FLASHEx_OBProgram+0x18>
 80059a0:	2302      	movs	r3, #2
 80059a2:	e05b      	b.n	8005a5c <HAL_FLASHEx_OBProgram+0xd0>
 80059a4:	4b2f      	ldr	r3, [pc, #188]	@ (8005a64 <HAL_FLASHEx_OBProgram+0xd8>)
 80059a6:	2201      	movs	r2, #1
 80059a8:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_OPTIONBYTE(pOBInit->OptionType));

  /*Write protection configuration*/
  if ((pOBInit->OptionType & OPTIONBYTE_WRP) == OPTIONBYTE_WRP)
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	f003 0301 	and.w	r3, r3, #1
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d018      	beq.n	80059e8 <HAL_FLASHEx_OBProgram+0x5c>
  {
    assert_param(IS_WRPSTATE(pOBInit->WRPState));
    if (pOBInit->WRPState == OB_WRPSTATE_ENABLE)
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	685b      	ldr	r3, [r3, #4]
 80059ba:	2b01      	cmp	r3, #1
 80059bc:	d10a      	bne.n	80059d4 <HAL_FLASHEx_OBProgram+0x48>
    {
      /*Enable of Write protection on the selected Sector*/
      status = FLASH_OB_EnableWRP(pOBInit->WRPSector, pOBInit->Banks);
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	689a      	ldr	r2, [r3, #8]
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	68db      	ldr	r3, [r3, #12]
 80059c6:	4619      	mov	r1, r3
 80059c8:	4610      	mov	r0, r2
 80059ca:	f000 f941 	bl	8005c50 <FLASH_OB_EnableWRP>
 80059ce:	4603      	mov	r3, r0
 80059d0:	73fb      	strb	r3, [r7, #15]
 80059d2:	e009      	b.n	80059e8 <HAL_FLASHEx_OBProgram+0x5c>
    }
    else
    {
      /*Disable of Write protection on the selected Sector*/
      status = FLASH_OB_DisableWRP(pOBInit->WRPSector, pOBInit->Banks);
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	689a      	ldr	r2, [r3, #8]
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	68db      	ldr	r3, [r3, #12]
 80059dc:	4619      	mov	r1, r3
 80059de:	4610      	mov	r0, r2
 80059e0:	f000 f958 	bl	8005c94 <FLASH_OB_DisableWRP>
 80059e4:	4603      	mov	r3, r0
 80059e6:	73fb      	strb	r3, [r7, #15]
    }
  }

  /*Read protection configuration*/
  if ((pOBInit->OptionType & OPTIONBYTE_RDP) == OPTIONBYTE_RDP)
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	f003 0302 	and.w	r3, r3, #2
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d007      	beq.n	8005a04 <HAL_FLASHEx_OBProgram+0x78>
  {
    status = FLASH_OB_RDP_LevelConfig(pOBInit->RDPLevel);
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	691b      	ldr	r3, [r3, #16]
 80059f8:	b2db      	uxtb	r3, r3
 80059fa:	4618      	mov	r0, r3
 80059fc:	f000 f9ac 	bl	8005d58 <FLASH_OB_RDP_LevelConfig>
 8005a00:	4603      	mov	r3, r0
 8005a02:	73fb      	strb	r3, [r7, #15]
  }

  /*USER  configuration*/
  if ((pOBInit->OptionType & OPTIONBYTE_USER) == OPTIONBYTE_USER)
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	f003 0304 	and.w	r3, r3, #4
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d013      	beq.n	8005a38 <HAL_FLASHEx_OBProgram+0xac>
  {
    status = FLASH_OB_UserConfig(pOBInit->USERConfig & OB_IWDG_SW,
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	7e1b      	ldrb	r3, [r3, #24]
 8005a14:	f003 0320 	and.w	r3, r3, #32
 8005a18:	b2d8      	uxtb	r0, r3
                                 pOBInit->USERConfig & OB_STOP_NO_RST,
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	7e1b      	ldrb	r3, [r3, #24]
    status = FLASH_OB_UserConfig(pOBInit->USERConfig & OB_IWDG_SW,
 8005a1e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a22:	b2d9      	uxtb	r1, r3
                                 pOBInit->USERConfig & OB_STDBY_NO_RST);
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	7e1b      	ldrb	r3, [r3, #24]
    status = FLASH_OB_UserConfig(pOBInit->USERConfig & OB_IWDG_SW,
 8005a28:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8005a2c:	b2db      	uxtb	r3, r3
 8005a2e:	461a      	mov	r2, r3
 8005a30:	f000 f9ac 	bl	8005d8c <FLASH_OB_UserConfig>
 8005a34:	4603      	mov	r3, r0
 8005a36:	73fb      	strb	r3, [r7, #15]
  }

  /*BOR Level  configuration*/
  if ((pOBInit->OptionType & OPTIONBYTE_BOR) == OPTIONBYTE_BOR)
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	f003 0308 	and.w	r3, r3, #8
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d007      	beq.n	8005a54 <HAL_FLASHEx_OBProgram+0xc8>
  {
    status = FLASH_OB_BOR_LevelConfig(pOBInit->BORLevel);
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	695b      	ldr	r3, [r3, #20]
 8005a48:	b2db      	uxtb	r3, r3
 8005a4a:	4618      	mov	r0, r3
 8005a4c:	f000 f9cc 	bl	8005de8 <FLASH_OB_BOR_LevelConfig>
 8005a50:	4603      	mov	r3, r0
 8005a52:	73fb      	strb	r3, [r7, #15]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8005a54:	4b03      	ldr	r3, [pc, #12]	@ (8005a64 <HAL_FLASHEx_OBProgram+0xd8>)
 8005a56:	2200      	movs	r2, #0
 8005a58:	761a      	strb	r2, [r3, #24]

  return status;
 8005a5a:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a5c:	4618      	mov	r0, r3
 8005a5e:	3710      	adds	r7, #16
 8005a60:	46bd      	mov	sp, r7
 8005a62:	bd80      	pop	{r7, pc}
 8005a64:	20000f04 	.word	0x20000f04

08005a68 <HAL_FLASHEx_OBGetConfig>:
  *         contains the configuration information for the programming.
  *
  * @retval None
  */
void HAL_FLASHEx_OBGetConfig(FLASH_OBProgramInitTypeDef *pOBInit)
{
 8005a68:	b580      	push	{r7, lr}
 8005a6a:	b082      	sub	sp, #8
 8005a6c:	af00      	add	r7, sp, #0
 8005a6e:	6078      	str	r0, [r7, #4]
  pOBInit->OptionType = OPTIONBYTE_WRP | OPTIONBYTE_RDP | OPTIONBYTE_USER | OPTIONBYTE_BOR;
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	220f      	movs	r2, #15
 8005a74:	601a      	str	r2, [r3, #0]

  /*Get WRP*/
  pOBInit->WRPSector = (uint32_t)FLASH_OB_GetWRP();
 8005a76:	f000 f9e5 	bl	8005e44 <FLASH_OB_GetWRP>
 8005a7a:	4603      	mov	r3, r0
 8005a7c:	461a      	mov	r2, r3
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	609a      	str	r2, [r3, #8]

  /*Get RDP Level*/
  pOBInit->RDPLevel = (uint32_t)FLASH_OB_GetRDP();
 8005a82:	f000 f9eb 	bl	8005e5c <FLASH_OB_GetRDP>
 8005a86:	4603      	mov	r3, r0
 8005a88:	461a      	mov	r2, r3
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	611a      	str	r2, [r3, #16]

  /*Get USER*/
  pOBInit->USERConfig = (uint8_t)FLASH_OB_GetUser();
 8005a8e:	f000 f9c9 	bl	8005e24 <FLASH_OB_GetUser>
 8005a92:	4603      	mov	r3, r0
 8005a94:	461a      	mov	r2, r3
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	761a      	strb	r2, [r3, #24]

  /*Get BOR Level*/
  pOBInit->BORLevel = (uint32_t)FLASH_OB_GetBOR();
 8005a9a:	f000 f9ff 	bl	8005e9c <FLASH_OB_GetBOR>
 8005a9e:	4603      	mov	r3, r0
 8005aa0:	461a      	mov	r2, r3
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	615a      	str	r2, [r3, #20]
}
 8005aa6:	bf00      	nop
 8005aa8:	3708      	adds	r7, #8
 8005aaa:	46bd      	mov	sp, r7
 8005aac:	bd80      	pop	{r7, pc}

08005aae <HAL_FLASHEx_AdvOBProgram>:
  *         contains the configuration information for the programming.
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_AdvOBProgram(FLASH_AdvOBProgramInitTypeDef *pAdvOBInit)
{
 8005aae:	b580      	push	{r7, lr}
 8005ab0:	b084      	sub	sp, #16
 8005ab2:	af00      	add	r7, sp, #0
 8005ab4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8005ab6:	2301      	movs	r3, #1
 8005ab8:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_OBEX(pAdvOBInit->OptionType));

  /*Program PCROP option byte*/
  if (((pAdvOBInit->OptionType) & OPTIONBYTE_PCROP) == OPTIONBYTE_PCROP)
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	f003 0301 	and.w	r3, r3, #1
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d012      	beq.n	8005aec <HAL_FLASHEx_AdvOBProgram+0x3e>
  {
    /* Check the parameters */
    assert_param(IS_PCROPSTATE(pAdvOBInit->PCROPState));
    if ((pAdvOBInit->PCROPState) == OB_PCROP_STATE_ENABLE)
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	685b      	ldr	r3, [r3, #4]
 8005aca:	2b01      	cmp	r3, #1
 8005acc:	d107      	bne.n	8005ade <HAL_FLASHEx_AdvOBProgram+0x30>
    {
      /*Enable of Write protection on the selected Sector*/
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx) ||\
    defined(STM32F411xE) || defined(STM32F446xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||\
    defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
      status = FLASH_OB_EnablePCROP(pAdvOBInit->Sectors);
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	891b      	ldrh	r3, [r3, #8]
 8005ad2:	4618      	mov	r0, r3
 8005ad4:	f000 f8fe 	bl	8005cd4 <FLASH_OB_EnablePCROP>
 8005ad8:	4603      	mov	r3, r0
 8005ada:	73fb      	strb	r3, [r7, #15]
 8005adc:	e006      	b.n	8005aec <HAL_FLASHEx_AdvOBProgram+0x3e>
    {
      /*Disable of Write protection on the selected Sector*/
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx) ||\
    defined(STM32F411xE) || defined(STM32F446xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||\
    defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
      status = FLASH_OB_DisablePCROP(pAdvOBInit->Sectors);
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	891b      	ldrh	r3, [r3, #8]
 8005ae2:	4618      	mov	r0, r3
 8005ae4:	f000 f916 	bl	8005d14 <FLASH_OB_DisablePCROP>
 8005ae8:	4603      	mov	r3, r0
 8005aea:	73fb      	strb	r3, [r7, #15]
  {
    status = FLASH_OB_BootConfig(pAdvOBInit->BootConfig);
  }
#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx */

  return status;
 8005aec:	7bfb      	ldrb	r3, [r7, #15]
}
 8005aee:	4618      	mov	r0, r3
 8005af0:	3710      	adds	r7, #16
 8005af2:	46bd      	mov	sp, r7
 8005af4:	bd80      	pop	{r7, pc}
	...

08005af8 <HAL_FLASHEx_AdvOBGetConfig>:
  *         contains the configuration information for the programming.
  *
  * @retval None
  */
void HAL_FLASHEx_AdvOBGetConfig(FLASH_AdvOBProgramInitTypeDef *pAdvOBInit)
{
 8005af8:	b480      	push	{r7}
 8005afa:	b083      	sub	sp, #12
 8005afc:	af00      	add	r7, sp, #0
 8005afe:	6078      	str	r0, [r7, #4]
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx) ||\
    defined(STM32F411xE) || defined(STM32F446xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||\
    defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /*Get Sector*/
  pAdvOBInit->Sectors = (*(__IO uint16_t *)(OPTCR_BYTE2_ADDRESS));
 8005b00:	4b05      	ldr	r3, [pc, #20]	@ (8005b18 <HAL_FLASHEx_AdvOBGetConfig+0x20>)
 8005b02:	881b      	ldrh	r3, [r3, #0]
 8005b04:	b29a      	uxth	r2, r3
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	811a      	strh	r2, [r3, #8]

  /*Get Boot config OB*/
  pAdvOBInit->BootConfig = *(__IO uint8_t *)OPTCR_BYTE0_ADDRESS;
#endif /* STM32F401xC || STM32F401xE || STM32F410xx || STM32F411xE || STM32F446xx || STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx ||
          STM32F413xx || STM32F423xx */
}
 8005b0a:	bf00      	nop
 8005b0c:	370c      	adds	r7, #12
 8005b0e:	46bd      	mov	sp, r7
 8005b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b14:	4770      	bx	lr
 8005b16:	bf00      	nop
 8005b18:	40023c16 	.word	0x40023c16

08005b1c <HAL_FLASHEx_OB_SelectPCROP>:
  *         STM32F469xx/STM32F479xx/STM32F412xx/STM32F413xx devices.
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_OB_SelectPCROP(void)
{
 8005b1c:	b480      	push	{r7}
 8005b1e:	b083      	sub	sp, #12
 8005b20:	af00      	add	r7, sp, #0
  uint8_t optiontmp;

  /* Mask SPRMOD bit */
  optiontmp = (uint8_t)((*(__IO uint8_t *)OPTCR_BYTE3_ADDRESS) & (uint8_t)0x7F);
 8005b22:	4b09      	ldr	r3, [pc, #36]	@ (8005b48 <HAL_FLASHEx_OB_SelectPCROP+0x2c>)
 8005b24:	781b      	ldrb	r3, [r3, #0]
 8005b26:	b2db      	uxtb	r3, r3
 8005b28:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005b2c:	71fb      	strb	r3, [r7, #7]

  /* Update Option Byte */
  *(__IO uint8_t *)OPTCR_BYTE3_ADDRESS = (uint8_t)(OB_PCROP_SELECTED | optiontmp);
 8005b2e:	4a06      	ldr	r2, [pc, #24]	@ (8005b48 <HAL_FLASHEx_OB_SelectPCROP+0x2c>)
 8005b30:	79fb      	ldrb	r3, [r7, #7]
 8005b32:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005b36:	b2db      	uxtb	r3, r3
 8005b38:	7013      	strb	r3, [r2, #0]

  return HAL_OK;
 8005b3a:	2300      	movs	r3, #0
}
 8005b3c:	4618      	mov	r0, r3
 8005b3e:	370c      	adds	r7, #12
 8005b40:	46bd      	mov	sp, r7
 8005b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b46:	4770      	bx	lr
 8005b48:	40023c17 	.word	0x40023c17

08005b4c <HAL_FLASHEx_OB_DeSelectPCROP>:
  *         STM32F469xx/STM32F479xx/STM32F412xx/STM32F413xx devices.
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_OB_DeSelectPCROP(void)
{
 8005b4c:	b480      	push	{r7}
 8005b4e:	b083      	sub	sp, #12
 8005b50:	af00      	add	r7, sp, #0
  uint8_t optiontmp;

  /* Mask SPRMOD bit */
  optiontmp = (uint8_t)((*(__IO uint8_t *)OPTCR_BYTE3_ADDRESS) & (uint8_t)0x7F);
 8005b52:	4b08      	ldr	r3, [pc, #32]	@ (8005b74 <HAL_FLASHEx_OB_DeSelectPCROP+0x28>)
 8005b54:	781b      	ldrb	r3, [r3, #0]
 8005b56:	b2db      	uxtb	r3, r3
 8005b58:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005b5c:	71fb      	strb	r3, [r7, #7]

  /* Update Option Byte */
  *(__IO uint8_t *)OPTCR_BYTE3_ADDRESS = (uint8_t)(OB_PCROP_DESELECTED | optiontmp);
 8005b5e:	4a05      	ldr	r2, [pc, #20]	@ (8005b74 <HAL_FLASHEx_OB_DeSelectPCROP+0x28>)
 8005b60:	79fb      	ldrb	r3, [r7, #7]
 8005b62:	7013      	strb	r3, [r2, #0]

  return HAL_OK;
 8005b64:	2300      	movs	r3, #0
}
 8005b66:	4618      	mov	r0, r3
 8005b68:	370c      	adds	r7, #12
 8005b6a:	46bd      	mov	sp, r7
 8005b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b70:	4770      	bx	lr
 8005b72:	bf00      	nop
 8005b74:	40023c17 	.word	0x40023c17

08005b78 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 8005b78:	b480      	push	{r7}
 8005b7a:	b083      	sub	sp, #12
 8005b7c:	af00      	add	r7, sp, #0
 8005b7e:	4603      	mov	r3, r0
 8005b80:	6039      	str	r1, [r7, #0]
 8005b82:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8005b84:	4b0d      	ldr	r3, [pc, #52]	@ (8005bbc <FLASH_MassErase+0x44>)
 8005b86:	691b      	ldr	r3, [r3, #16]
 8005b88:	4a0c      	ldr	r2, [pc, #48]	@ (8005bbc <FLASH_MassErase+0x44>)
 8005b8a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005b8e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 8005b90:	4b0a      	ldr	r3, [pc, #40]	@ (8005bbc <FLASH_MassErase+0x44>)
 8005b92:	691b      	ldr	r3, [r3, #16]
 8005b94:	4a09      	ldr	r2, [pc, #36]	@ (8005bbc <FLASH_MassErase+0x44>)
 8005b96:	f043 0304 	orr.w	r3, r3, #4
 8005b9a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 8005b9c:	4b07      	ldr	r3, [pc, #28]	@ (8005bbc <FLASH_MassErase+0x44>)
 8005b9e:	691a      	ldr	r2, [r3, #16]
 8005ba0:	79fb      	ldrb	r3, [r7, #7]
 8005ba2:	021b      	lsls	r3, r3, #8
 8005ba4:	4313      	orrs	r3, r2
 8005ba6:	4a05      	ldr	r2, [pc, #20]	@ (8005bbc <FLASH_MassErase+0x44>)
 8005ba8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005bac:	6113      	str	r3, [r2, #16]
}
 8005bae:	bf00      	nop
 8005bb0:	370c      	adds	r7, #12
 8005bb2:	46bd      	mov	sp, r7
 8005bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb8:	4770      	bx	lr
 8005bba:	bf00      	nop
 8005bbc:	40023c00 	.word	0x40023c00

08005bc0 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8005bc0:	b480      	push	{r7}
 8005bc2:	b085      	sub	sp, #20
 8005bc4:	af00      	add	r7, sp, #0
 8005bc6:	6078      	str	r0, [r7, #4]
 8005bc8:	460b      	mov	r3, r1
 8005bca:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8005bcc:	2300      	movs	r3, #0
 8005bce:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8005bd0:	78fb      	ldrb	r3, [r7, #3]
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d102      	bne.n	8005bdc <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 8005bd6:	2300      	movs	r3, #0
 8005bd8:	60fb      	str	r3, [r7, #12]
 8005bda:	e010      	b.n	8005bfe <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8005bdc:	78fb      	ldrb	r3, [r7, #3]
 8005bde:	2b01      	cmp	r3, #1
 8005be0:	d103      	bne.n	8005bea <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8005be2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005be6:	60fb      	str	r3, [r7, #12]
 8005be8:	e009      	b.n	8005bfe <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8005bea:	78fb      	ldrb	r3, [r7, #3]
 8005bec:	2b02      	cmp	r3, #2
 8005bee:	d103      	bne.n	8005bf8 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8005bf0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005bf4:	60fb      	str	r3, [r7, #12]
 8005bf6:	e002      	b.n	8005bfe <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8005bf8:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8005bfc:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8005bfe:	4b13      	ldr	r3, [pc, #76]	@ (8005c4c <FLASH_Erase_Sector+0x8c>)
 8005c00:	691b      	ldr	r3, [r3, #16]
 8005c02:	4a12      	ldr	r2, [pc, #72]	@ (8005c4c <FLASH_Erase_Sector+0x8c>)
 8005c04:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005c08:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8005c0a:	4b10      	ldr	r3, [pc, #64]	@ (8005c4c <FLASH_Erase_Sector+0x8c>)
 8005c0c:	691a      	ldr	r2, [r3, #16]
 8005c0e:	490f      	ldr	r1, [pc, #60]	@ (8005c4c <FLASH_Erase_Sector+0x8c>)
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	4313      	orrs	r3, r2
 8005c14:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8005c16:	4b0d      	ldr	r3, [pc, #52]	@ (8005c4c <FLASH_Erase_Sector+0x8c>)
 8005c18:	691b      	ldr	r3, [r3, #16]
 8005c1a:	4a0c      	ldr	r2, [pc, #48]	@ (8005c4c <FLASH_Erase_Sector+0x8c>)
 8005c1c:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8005c20:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8005c22:	4b0a      	ldr	r3, [pc, #40]	@ (8005c4c <FLASH_Erase_Sector+0x8c>)
 8005c24:	691a      	ldr	r2, [r3, #16]
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	00db      	lsls	r3, r3, #3
 8005c2a:	4313      	orrs	r3, r2
 8005c2c:	4a07      	ldr	r2, [pc, #28]	@ (8005c4c <FLASH_Erase_Sector+0x8c>)
 8005c2e:	f043 0302 	orr.w	r3, r3, #2
 8005c32:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8005c34:	4b05      	ldr	r3, [pc, #20]	@ (8005c4c <FLASH_Erase_Sector+0x8c>)
 8005c36:	691b      	ldr	r3, [r3, #16]
 8005c38:	4a04      	ldr	r2, [pc, #16]	@ (8005c4c <FLASH_Erase_Sector+0x8c>)
 8005c3a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005c3e:	6113      	str	r3, [r2, #16]
}
 8005c40:	bf00      	nop
 8005c42:	3714      	adds	r7, #20
 8005c44:	46bd      	mov	sp, r7
 8005c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c4a:	4770      	bx	lr
 8005c4c:	40023c00 	.word	0x40023c00

08005c50 <FLASH_OB_EnableWRP>:
  *            @arg FLASH_BANK_1: WRP on all sectors of bank1
  *
  * @retval HAL Status
  */
static HAL_StatusTypeDef FLASH_OB_EnableWRP(uint32_t WRPSector, uint32_t Banks)
{
 8005c50:	b580      	push	{r7, lr}
 8005c52:	b084      	sub	sp, #16
 8005c54:	af00      	add	r7, sp, #0
 8005c56:	6078      	str	r0, [r7, #4]
 8005c58:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005c5a:	2300      	movs	r3, #0
 8005c5c:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_OB_WRP_SECTOR(WRPSector));
  assert_param(IS_FLASH_BANK(Banks));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005c5e:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8005c62:	f7ff fc99 	bl	8005598 <FLASH_WaitForLastOperation>
 8005c66:	4603      	mov	r3, r0
 8005c68:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8005c6a:	7bfb      	ldrb	r3, [r7, #15]
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d10a      	bne.n	8005c86 <FLASH_OB_EnableWRP+0x36>
  {
    *(__IO uint16_t *)OPTCR_BYTE2_ADDRESS &= (~WRPSector);
 8005c70:	4b07      	ldr	r3, [pc, #28]	@ (8005c90 <FLASH_OB_EnableWRP+0x40>)
 8005c72:	881b      	ldrh	r3, [r3, #0]
 8005c74:	b29a      	uxth	r2, r3
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	b29b      	uxth	r3, r3
 8005c7a:	43db      	mvns	r3, r3
 8005c7c:	b29b      	uxth	r3, r3
 8005c7e:	4904      	ldr	r1, [pc, #16]	@ (8005c90 <FLASH_OB_EnableWRP+0x40>)
 8005c80:	4013      	ands	r3, r2
 8005c82:	b29b      	uxth	r3, r3
 8005c84:	800b      	strh	r3, [r1, #0]
  }

  return status;
 8005c86:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c88:	4618      	mov	r0, r3
 8005c8a:	3710      	adds	r7, #16
 8005c8c:	46bd      	mov	sp, r7
 8005c8e:	bd80      	pop	{r7, pc}
 8005c90:	40023c16 	.word	0x40023c16

08005c94 <FLASH_OB_DisableWRP>:
  *            @arg FLASH_BANK_1: WRP on all sectors of bank1
  *
  * @retval HAL Status
  */
static HAL_StatusTypeDef FLASH_OB_DisableWRP(uint32_t WRPSector, uint32_t Banks)
{
 8005c94:	b580      	push	{r7, lr}
 8005c96:	b084      	sub	sp, #16
 8005c98:	af00      	add	r7, sp, #0
 8005c9a:	6078      	str	r0, [r7, #4]
 8005c9c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005c9e:	2300      	movs	r3, #0
 8005ca0:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_OB_WRP_SECTOR(WRPSector));
  assert_param(IS_FLASH_BANK(Banks));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005ca2:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8005ca6:	f7ff fc77 	bl	8005598 <FLASH_WaitForLastOperation>
 8005caa:	4603      	mov	r3, r0
 8005cac:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8005cae:	7bfb      	ldrb	r3, [r7, #15]
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d108      	bne.n	8005cc6 <FLASH_OB_DisableWRP+0x32>
  {
    *(__IO uint16_t *)OPTCR_BYTE2_ADDRESS |= (uint16_t)WRPSector;
 8005cb4:	4b06      	ldr	r3, [pc, #24]	@ (8005cd0 <FLASH_OB_DisableWRP+0x3c>)
 8005cb6:	881b      	ldrh	r3, [r3, #0]
 8005cb8:	b29a      	uxth	r2, r3
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	b29b      	uxth	r3, r3
 8005cbe:	4904      	ldr	r1, [pc, #16]	@ (8005cd0 <FLASH_OB_DisableWRP+0x3c>)
 8005cc0:	4313      	orrs	r3, r2
 8005cc2:	b29b      	uxth	r3, r3
 8005cc4:	800b      	strh	r3, [r1, #0]
  }

  return status;
 8005cc6:	7bfb      	ldrb	r3, [r7, #15]
}
 8005cc8:	4618      	mov	r0, r3
 8005cca:	3710      	adds	r7, #16
 8005ccc:	46bd      	mov	sp, r7
 8005cce:	bd80      	pop	{r7, pc}
 8005cd0:	40023c16 	.word	0x40023c16

08005cd4 <FLASH_OB_EnablePCROP>:
  *            @arg OB_PCROP: A value between OB_PCROP_Sector0 and OB_PCROP_Sector5
  *            @arg OB_PCROP_Sector_All
  * @retval HAL Status
  */
static HAL_StatusTypeDef FLASH_OB_EnablePCROP(uint32_t Sector)
{
 8005cd4:	b580      	push	{r7, lr}
 8005cd6:	b084      	sub	sp, #16
 8005cd8:	af00      	add	r7, sp, #0
 8005cda:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005cdc:	2300      	movs	r3, #0
 8005cde:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_OB_PCROP(Sector));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005ce0:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8005ce4:	f7ff fc58 	bl	8005598 <FLASH_WaitForLastOperation>
 8005ce8:	4603      	mov	r3, r0
 8005cea:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8005cec:	7bfb      	ldrb	r3, [r7, #15]
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d108      	bne.n	8005d04 <FLASH_OB_EnablePCROP+0x30>
  {
    *(__IO uint16_t *)OPTCR_BYTE2_ADDRESS |= (uint16_t)Sector;
 8005cf2:	4b07      	ldr	r3, [pc, #28]	@ (8005d10 <FLASH_OB_EnablePCROP+0x3c>)
 8005cf4:	881b      	ldrh	r3, [r3, #0]
 8005cf6:	b29a      	uxth	r2, r3
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	b29b      	uxth	r3, r3
 8005cfc:	4904      	ldr	r1, [pc, #16]	@ (8005d10 <FLASH_OB_EnablePCROP+0x3c>)
 8005cfe:	4313      	orrs	r3, r2
 8005d00:	b29b      	uxth	r3, r3
 8005d02:	800b      	strh	r3, [r1, #0]
  }

  return status;
 8005d04:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d06:	4618      	mov	r0, r3
 8005d08:	3710      	adds	r7, #16
 8005d0a:	46bd      	mov	sp, r7
 8005d0c:	bd80      	pop	{r7, pc}
 8005d0e:	bf00      	nop
 8005d10:	40023c16 	.word	0x40023c16

08005d14 <FLASH_OB_DisablePCROP>:
  *            @arg OB_PCROP: A value between OB_PCROP_Sector0 and OB_PCROP_Sector5
  *            @arg OB_PCROP_Sector_All
  * @retval HAL Status
  */
static HAL_StatusTypeDef FLASH_OB_DisablePCROP(uint32_t Sector)
{
 8005d14:	b580      	push	{r7, lr}
 8005d16:	b084      	sub	sp, #16
 8005d18:	af00      	add	r7, sp, #0
 8005d1a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005d1c:	2300      	movs	r3, #0
 8005d1e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_OB_PCROP(Sector));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005d20:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8005d24:	f7ff fc38 	bl	8005598 <FLASH_WaitForLastOperation>
 8005d28:	4603      	mov	r3, r0
 8005d2a:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8005d2c:	7bfb      	ldrb	r3, [r7, #15]
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d10a      	bne.n	8005d48 <FLASH_OB_DisablePCROP+0x34>
  {
    *(__IO uint16_t *)OPTCR_BYTE2_ADDRESS &= (~Sector);
 8005d32:	4b08      	ldr	r3, [pc, #32]	@ (8005d54 <FLASH_OB_DisablePCROP+0x40>)
 8005d34:	881b      	ldrh	r3, [r3, #0]
 8005d36:	b29a      	uxth	r2, r3
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	b29b      	uxth	r3, r3
 8005d3c:	43db      	mvns	r3, r3
 8005d3e:	b29b      	uxth	r3, r3
 8005d40:	4904      	ldr	r1, [pc, #16]	@ (8005d54 <FLASH_OB_DisablePCROP+0x40>)
 8005d42:	4013      	ands	r3, r2
 8005d44:	b29b      	uxth	r3, r3
 8005d46:	800b      	strh	r3, [r1, #0]
  }

  return status;
 8005d48:	7bfb      	ldrb	r3, [r7, #15]

}
 8005d4a:	4618      	mov	r0, r3
 8005d4c:	3710      	adds	r7, #16
 8005d4e:	46bd      	mov	sp, r7
 8005d50:	bd80      	pop	{r7, pc}
 8005d52:	bf00      	nop
 8005d54:	40023c16 	.word	0x40023c16

08005d58 <FLASH_OB_RDP_LevelConfig>:
  * @note WARNING: When enabling OB_RDP level 2 it's no more possible to go back to level 1 or 0
  *
  * @retval HAL Status
  */
static HAL_StatusTypeDef FLASH_OB_RDP_LevelConfig(uint8_t Level)
{
 8005d58:	b580      	push	{r7, lr}
 8005d5a:	b084      	sub	sp, #16
 8005d5c:	af00      	add	r7, sp, #0
 8005d5e:	4603      	mov	r3, r0
 8005d60:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 8005d62:	2300      	movs	r3, #0
 8005d64:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_OB_RDP_LEVEL(Level));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005d66:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8005d6a:	f7ff fc15 	bl	8005598 <FLASH_WaitForLastOperation>
 8005d6e:	4603      	mov	r3, r0
 8005d70:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8005d72:	7bfb      	ldrb	r3, [r7, #15]
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d102      	bne.n	8005d7e <FLASH_OB_RDP_LevelConfig+0x26>
  {
    *(__IO uint8_t *)OPTCR_BYTE1_ADDRESS = Level;
 8005d78:	4a03      	ldr	r2, [pc, #12]	@ (8005d88 <FLASH_OB_RDP_LevelConfig+0x30>)
 8005d7a:	79fb      	ldrb	r3, [r7, #7]
 8005d7c:	7013      	strb	r3, [r2, #0]
  }

  return status;
 8005d7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d80:	4618      	mov	r0, r3
 8005d82:	3710      	adds	r7, #16
 8005d84:	46bd      	mov	sp, r7
 8005d86:	bd80      	pop	{r7, pc}
 8005d88:	40023c15 	.word	0x40023c15

08005d8c <FLASH_OB_UserConfig>:
  *            @arg OB_STDBY_NO_RST: No reset generated when entering in STANDBY
  *            @arg OB_STDBY_RST: Reset generated when entering in STANDBY
  * @retval HAL Status
  */
static HAL_StatusTypeDef FLASH_OB_UserConfig(uint8_t Iwdg, uint8_t Stop, uint8_t Stdby)
{
 8005d8c:	b580      	push	{r7, lr}
 8005d8e:	b084      	sub	sp, #16
 8005d90:	af00      	add	r7, sp, #0
 8005d92:	4603      	mov	r3, r0
 8005d94:	71fb      	strb	r3, [r7, #7]
 8005d96:	460b      	mov	r3, r1
 8005d98:	71bb      	strb	r3, [r7, #6]
 8005d9a:	4613      	mov	r3, r2
 8005d9c:	717b      	strb	r3, [r7, #5]
  uint8_t optiontmp;
  HAL_StatusTypeDef status = HAL_OK;
 8005d9e:	2300      	movs	r3, #0
 8005da0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_OB_IWDG_SOURCE(Iwdg));
  assert_param(IS_OB_STOP_SOURCE(Stop));
  assert_param(IS_OB_STDBY_SOURCE(Stdby));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005da2:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8005da6:	f7ff fbf7 	bl	8005598 <FLASH_WaitForLastOperation>
 8005daa:	4603      	mov	r3, r0
 8005dac:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8005dae:	7bfb      	ldrb	r3, [r7, #15]
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d111      	bne.n	8005dd8 <FLASH_OB_UserConfig+0x4c>
  {
    /* Mask OPTLOCK, OPTSTRT, BOR_LEV and BFB2 bits */
    optiontmp = (uint8_t)((*(__IO uint8_t *)OPTCR_BYTE0_ADDRESS) & (uint8_t)0x1F);
 8005db4:	4b0b      	ldr	r3, [pc, #44]	@ (8005de4 <FLASH_OB_UserConfig+0x58>)
 8005db6:	781b      	ldrb	r3, [r3, #0]
 8005db8:	b2db      	uxtb	r3, r3
 8005dba:	f003 031f 	and.w	r3, r3, #31
 8005dbe:	73bb      	strb	r3, [r7, #14]

    /* Update User Option Byte */
    *(__IO uint8_t *)OPTCR_BYTE0_ADDRESS = Iwdg | (uint8_t)(Stdby | (uint8_t)(Stop | ((uint8_t)optiontmp)));
 8005dc0:	79ba      	ldrb	r2, [r7, #6]
 8005dc2:	7bbb      	ldrb	r3, [r7, #14]
 8005dc4:	4313      	orrs	r3, r2
 8005dc6:	b2da      	uxtb	r2, r3
 8005dc8:	797b      	ldrb	r3, [r7, #5]
 8005dca:	4313      	orrs	r3, r2
 8005dcc:	b2da      	uxtb	r2, r3
 8005dce:	4905      	ldr	r1, [pc, #20]	@ (8005de4 <FLASH_OB_UserConfig+0x58>)
 8005dd0:	79fb      	ldrb	r3, [r7, #7]
 8005dd2:	4313      	orrs	r3, r2
 8005dd4:	b2db      	uxtb	r3, r3
 8005dd6:	700b      	strb	r3, [r1, #0]
  }

  return status;
 8005dd8:	7bfb      	ldrb	r3, [r7, #15]
}
 8005dda:	4618      	mov	r0, r3
 8005ddc:	3710      	adds	r7, #16
 8005dde:	46bd      	mov	sp, r7
 8005de0:	bd80      	pop	{r7, pc}
 8005de2:	bf00      	nop
 8005de4:	40023c14 	.word	0x40023c14

08005de8 <FLASH_OB_BOR_LevelConfig>:
  *            @arg OB_BOR_LEVEL1: Supply voltage ranges from 2.1 to 2.4 V
  *            @arg OB_BOR_OFF: Supply voltage ranges from 1.62 to 2.1 V
  * @retval HAL Status
  */
static HAL_StatusTypeDef FLASH_OB_BOR_LevelConfig(uint8_t Level)
{
 8005de8:	b480      	push	{r7}
 8005dea:	b083      	sub	sp, #12
 8005dec:	af00      	add	r7, sp, #0
 8005dee:	4603      	mov	r3, r0
 8005df0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_OB_BOR_LEVEL(Level));

  /* Set the BOR Level */
  *(__IO uint8_t *)OPTCR_BYTE0_ADDRESS &= (~FLASH_OPTCR_BOR_LEV);
 8005df2:	4b0b      	ldr	r3, [pc, #44]	@ (8005e20 <FLASH_OB_BOR_LevelConfig+0x38>)
 8005df4:	781b      	ldrb	r3, [r3, #0]
 8005df6:	b2db      	uxtb	r3, r3
 8005df8:	4a09      	ldr	r2, [pc, #36]	@ (8005e20 <FLASH_OB_BOR_LevelConfig+0x38>)
 8005dfa:	f023 030c 	bic.w	r3, r3, #12
 8005dfe:	b2db      	uxtb	r3, r3
 8005e00:	7013      	strb	r3, [r2, #0]
  *(__IO uint8_t *)OPTCR_BYTE0_ADDRESS |= Level;
 8005e02:	4b07      	ldr	r3, [pc, #28]	@ (8005e20 <FLASH_OB_BOR_LevelConfig+0x38>)
 8005e04:	781b      	ldrb	r3, [r3, #0]
 8005e06:	b2da      	uxtb	r2, r3
 8005e08:	4905      	ldr	r1, [pc, #20]	@ (8005e20 <FLASH_OB_BOR_LevelConfig+0x38>)
 8005e0a:	79fb      	ldrb	r3, [r7, #7]
 8005e0c:	4313      	orrs	r3, r2
 8005e0e:	b2db      	uxtb	r3, r3
 8005e10:	700b      	strb	r3, [r1, #0]

  return HAL_OK;
 8005e12:	2300      	movs	r3, #0

}
 8005e14:	4618      	mov	r0, r3
 8005e16:	370c      	adds	r7, #12
 8005e18:	46bd      	mov	sp, r7
 8005e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e1e:	4770      	bx	lr
 8005e20:	40023c14 	.word	0x40023c14

08005e24 <FLASH_OB_GetUser>:
  * @brief  Return the FLASH User Option Byte value.
  * @retval uint8_t FLASH User Option Bytes values: IWDG_SW(Bit0), RST_STOP(Bit1)
  *         and RST_STDBY(Bit2).
  */
static uint8_t FLASH_OB_GetUser(void)
{
 8005e24:	b480      	push	{r7}
 8005e26:	af00      	add	r7, sp, #0
  /* Return the User Option Byte */
  return ((uint8_t)(FLASH->OPTCR & 0xE0));
 8005e28:	4b05      	ldr	r3, [pc, #20]	@ (8005e40 <FLASH_OB_GetUser+0x1c>)
 8005e2a:	695b      	ldr	r3, [r3, #20]
 8005e2c:	b2db      	uxtb	r3, r3
 8005e2e:	f023 031f 	bic.w	r3, r3, #31
 8005e32:	b2db      	uxtb	r3, r3
}
 8005e34:	4618      	mov	r0, r3
 8005e36:	46bd      	mov	sp, r7
 8005e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e3c:	4770      	bx	lr
 8005e3e:	bf00      	nop
 8005e40:	40023c00 	.word	0x40023c00

08005e44 <FLASH_OB_GetWRP>:
/**
  * @brief  Return the FLASH Write Protection Option Bytes value.
  * @retval uint16_t FLASH Write Protection Option Bytes value
  */
static uint16_t FLASH_OB_GetWRP(void)
{
 8005e44:	b480      	push	{r7}
 8005e46:	af00      	add	r7, sp, #0
  /* Return the FLASH write protection Register value */
  return (*(__IO uint16_t *)(OPTCR_BYTE2_ADDRESS));
 8005e48:	4b03      	ldr	r3, [pc, #12]	@ (8005e58 <FLASH_OB_GetWRP+0x14>)
 8005e4a:	881b      	ldrh	r3, [r3, #0]
 8005e4c:	b29b      	uxth	r3, r3
}
 8005e4e:	4618      	mov	r0, r3
 8005e50:	46bd      	mov	sp, r7
 8005e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e56:	4770      	bx	lr
 8005e58:	40023c16 	.word	0x40023c16

08005e5c <FLASH_OB_GetRDP>:
  *            @arg OB_RDP_LEVEL_0: No protection
  *            @arg OB_RDP_LEVEL_1: Read protection of the memory
  *            @arg OB_RDP_LEVEL_2: Full chip protection
  */
static uint8_t FLASH_OB_GetRDP(void)
{
 8005e5c:	b480      	push	{r7}
 8005e5e:	b083      	sub	sp, #12
 8005e60:	af00      	add	r7, sp, #0
  uint8_t readstatus = OB_RDP_LEVEL_0;
 8005e62:	23aa      	movs	r3, #170	@ 0xaa
 8005e64:	71fb      	strb	r3, [r7, #7]

  if (*(__IO uint8_t *)(OPTCR_BYTE1_ADDRESS) == (uint8_t)OB_RDP_LEVEL_2)
 8005e66:	4b0c      	ldr	r3, [pc, #48]	@ (8005e98 <FLASH_OB_GetRDP+0x3c>)
 8005e68:	781b      	ldrb	r3, [r3, #0]
 8005e6a:	b2db      	uxtb	r3, r3
 8005e6c:	2bcc      	cmp	r3, #204	@ 0xcc
 8005e6e:	d102      	bne.n	8005e76 <FLASH_OB_GetRDP+0x1a>
  {
    readstatus = OB_RDP_LEVEL_2;
 8005e70:	23cc      	movs	r3, #204	@ 0xcc
 8005e72:	71fb      	strb	r3, [r7, #7]
 8005e74:	e009      	b.n	8005e8a <FLASH_OB_GetRDP+0x2e>
  }
  else if (*(__IO uint8_t *)(OPTCR_BYTE1_ADDRESS) == (uint8_t)OB_RDP_LEVEL_0)
 8005e76:	4b08      	ldr	r3, [pc, #32]	@ (8005e98 <FLASH_OB_GetRDP+0x3c>)
 8005e78:	781b      	ldrb	r3, [r3, #0]
 8005e7a:	b2db      	uxtb	r3, r3
 8005e7c:	2baa      	cmp	r3, #170	@ 0xaa
 8005e7e:	d102      	bne.n	8005e86 <FLASH_OB_GetRDP+0x2a>
  {
    readstatus = OB_RDP_LEVEL_0;
 8005e80:	23aa      	movs	r3, #170	@ 0xaa
 8005e82:	71fb      	strb	r3, [r7, #7]
 8005e84:	e001      	b.n	8005e8a <FLASH_OB_GetRDP+0x2e>
  }
  else
  {
    readstatus = OB_RDP_LEVEL_1;
 8005e86:	2355      	movs	r3, #85	@ 0x55
 8005e88:	71fb      	strb	r3, [r7, #7]
  }

  return readstatus;
 8005e8a:	79fb      	ldrb	r3, [r7, #7]
}
 8005e8c:	4618      	mov	r0, r3
 8005e8e:	370c      	adds	r7, #12
 8005e90:	46bd      	mov	sp, r7
 8005e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e96:	4770      	bx	lr
 8005e98:	40023c15 	.word	0x40023c15

08005e9c <FLASH_OB_GetBOR>:
  *           - OB_BOR_LEVEL2: Supply voltage ranges from 2.4 to 2.7 V
  *           - OB_BOR_LEVEL1: Supply voltage ranges from 2.1 to 2.4 V
  *           - OB_BOR_OFF   : Supply voltage ranges from 1.62 to 2.1 V
  */
static uint8_t FLASH_OB_GetBOR(void)
{
 8005e9c:	b480      	push	{r7}
 8005e9e:	af00      	add	r7, sp, #0
  /* Return the FLASH BOR level */
  return (uint8_t)(*(__IO uint8_t *)(OPTCR_BYTE0_ADDRESS) & (uint8_t)0x0C);
 8005ea0:	4b05      	ldr	r3, [pc, #20]	@ (8005eb8 <FLASH_OB_GetBOR+0x1c>)
 8005ea2:	781b      	ldrb	r3, [r3, #0]
 8005ea4:	b2db      	uxtb	r3, r3
 8005ea6:	f003 030c 	and.w	r3, r3, #12
 8005eaa:	b2db      	uxtb	r3, r3
}
 8005eac:	4618      	mov	r0, r3
 8005eae:	46bd      	mov	sp, r7
 8005eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eb4:	4770      	bx	lr
 8005eb6:	bf00      	nop
 8005eb8:	40023c14 	.word	0x40023c14

08005ebc <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8005ebc:	b480      	push	{r7}
 8005ebe:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 8005ec0:	4b20      	ldr	r3, [pc, #128]	@ (8005f44 <FLASH_FlushCaches+0x88>)
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d017      	beq.n	8005efc <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8005ecc:	4b1d      	ldr	r3, [pc, #116]	@ (8005f44 <FLASH_FlushCaches+0x88>)
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	4a1c      	ldr	r2, [pc, #112]	@ (8005f44 <FLASH_FlushCaches+0x88>)
 8005ed2:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005ed6:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8005ed8:	4b1a      	ldr	r3, [pc, #104]	@ (8005f44 <FLASH_FlushCaches+0x88>)
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	4a19      	ldr	r2, [pc, #100]	@ (8005f44 <FLASH_FlushCaches+0x88>)
 8005ede:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8005ee2:	6013      	str	r3, [r2, #0]
 8005ee4:	4b17      	ldr	r3, [pc, #92]	@ (8005f44 <FLASH_FlushCaches+0x88>)
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	4a16      	ldr	r2, [pc, #88]	@ (8005f44 <FLASH_FlushCaches+0x88>)
 8005eea:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005eee:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005ef0:	4b14      	ldr	r3, [pc, #80]	@ (8005f44 <FLASH_FlushCaches+0x88>)
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	4a13      	ldr	r2, [pc, #76]	@ (8005f44 <FLASH_FlushCaches+0x88>)
 8005ef6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005efa:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8005efc:	4b11      	ldr	r3, [pc, #68]	@ (8005f44 <FLASH_FlushCaches+0x88>)
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d017      	beq.n	8005f38 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8005f08:	4b0e      	ldr	r3, [pc, #56]	@ (8005f44 <FLASH_FlushCaches+0x88>)
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	4a0d      	ldr	r2, [pc, #52]	@ (8005f44 <FLASH_FlushCaches+0x88>)
 8005f0e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005f12:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8005f14:	4b0b      	ldr	r3, [pc, #44]	@ (8005f44 <FLASH_FlushCaches+0x88>)
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	4a0a      	ldr	r2, [pc, #40]	@ (8005f44 <FLASH_FlushCaches+0x88>)
 8005f1a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8005f1e:	6013      	str	r3, [r2, #0]
 8005f20:	4b08      	ldr	r3, [pc, #32]	@ (8005f44 <FLASH_FlushCaches+0x88>)
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	4a07      	ldr	r2, [pc, #28]	@ (8005f44 <FLASH_FlushCaches+0x88>)
 8005f26:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005f2a:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8005f2c:	4b05      	ldr	r3, [pc, #20]	@ (8005f44 <FLASH_FlushCaches+0x88>)
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	4a04      	ldr	r2, [pc, #16]	@ (8005f44 <FLASH_FlushCaches+0x88>)
 8005f32:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005f36:	6013      	str	r3, [r2, #0]
  }
}
 8005f38:	bf00      	nop
 8005f3a:	46bd      	mov	sp, r7
 8005f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f40:	4770      	bx	lr
 8005f42:	bf00      	nop
 8005f44:	40023c00 	.word	0x40023c00

08005f48 <HAL_FMPI2C_Init>:
  * @param  hfmpi2c Pointer to a FMPI2C_HandleTypeDef structure that contains
  *                the configuration information for the specified FMPI2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FMPI2C_Init(FMPI2C_HandleTypeDef *hfmpi2c)
{
 8005f48:	b580      	push	{r7, lr}
 8005f4a:	b082      	sub	sp, #8
 8005f4c:	af00      	add	r7, sp, #0
 8005f4e:	6078      	str	r0, [r7, #4]
  /* Check the FMPI2C handle allocation */
  if (hfmpi2c == NULL)
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d101      	bne.n	8005f5a <HAL_FMPI2C_Init+0x12>
  {
    return HAL_ERROR;
 8005f56:	2301      	movs	r3, #1
 8005f58:	e08d      	b.n	8006076 <HAL_FMPI2C_Init+0x12e>
  assert_param(IS_FMPI2C_OWN_ADDRESS2(hfmpi2c->Init.OwnAddress2));
  assert_param(IS_FMPI2C_OWN_ADDRESS2_MASK(hfmpi2c->Init.OwnAddress2Masks));
  assert_param(IS_FMPI2C_GENERAL_CALL(hfmpi2c->Init.GeneralCallMode));
  assert_param(IS_FMPI2C_NO_STRETCH(hfmpi2c->Init.NoStretchMode));

  if (hfmpi2c->State == HAL_FMPI2C_STATE_RESET)
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005f60:	b2db      	uxtb	r3, r3
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d106      	bne.n	8005f74 <HAL_FMPI2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfmpi2c->Lock = HAL_UNLOCKED;
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	2200      	movs	r2, #0
 8005f6a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hfmpi2c->MspInitCallback(hfmpi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_FMPI2C_MspInit(hfmpi2c);
 8005f6e:	6878      	ldr	r0, [r7, #4]
 8005f70:	f7fb f9ec 	bl	800134c <HAL_FMPI2C_MspInit>
#endif /* USE_HAL_FMPI2C_REGISTER_CALLBACKS */
  }

  hfmpi2c->State = HAL_FMPI2C_STATE_BUSY;
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	2224      	movs	r2, #36	@ 0x24
 8005f78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected FMPI2C peripheral */
  __HAL_FMPI2C_DISABLE(hfmpi2c);
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	681a      	ldr	r2, [r3, #0]
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	f022 0201 	bic.w	r2, r2, #1
 8005f8a:	601a      	str	r2, [r3, #0]

  /*---------------------------- FMPI2Cx TIMINGR Configuration ------------------*/
  /* Configure FMPI2Cx: Frequency range */
  hfmpi2c->Instance->TIMINGR = hfmpi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	685a      	ldr	r2, [r3, #4]
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005f98:	611a      	str	r2, [r3, #16]

  /*---------------------------- FMPI2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hfmpi2c->Instance->OAR1 &= ~FMPI2C_OAR1_OA1EN;
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	689a      	ldr	r2, [r3, #8]
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005fa8:	609a      	str	r2, [r3, #8]

  /* Configure FMPI2Cx: Own Address1 and ack own address1 mode */
  if (hfmpi2c->Init.AddressingMode == FMPI2C_ADDRESSINGMODE_7BIT)
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	68db      	ldr	r3, [r3, #12]
 8005fae:	2b01      	cmp	r3, #1
 8005fb0:	d107      	bne.n	8005fc2 <HAL_FMPI2C_Init+0x7a>
  {
    hfmpi2c->Instance->OAR1 = (FMPI2C_OAR1_OA1EN | hfmpi2c->Init.OwnAddress1);
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	689a      	ldr	r2, [r3, #8]
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005fbe:	609a      	str	r2, [r3, #8]
 8005fc0:	e006      	b.n	8005fd0 <HAL_FMPI2C_Init+0x88>
  }
  else /* FMPI2C_ADDRESSINGMODE_10BIT */
  {
    hfmpi2c->Instance->OAR1 = (FMPI2C_OAR1_OA1EN | FMPI2C_OAR1_OA1MODE | hfmpi2c->Init.OwnAddress1);
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	689a      	ldr	r2, [r3, #8]
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8005fce:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- FMPI2Cx CR2 Configuration ----------------------*/
  /* Configure FMPI2Cx: Addressing Master mode */
  if (hfmpi2c->Init.AddressingMode == FMPI2C_ADDRESSINGMODE_10BIT)
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	68db      	ldr	r3, [r3, #12]
 8005fd4:	2b02      	cmp	r3, #2
 8005fd6:	d108      	bne.n	8005fea <HAL_FMPI2C_Init+0xa2>
  {
    SET_BIT(hfmpi2c->Instance->CR2, FMPI2C_CR2_ADD10);
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	685a      	ldr	r2, [r3, #4]
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005fe6:	605a      	str	r2, [r3, #4]
 8005fe8:	e007      	b.n	8005ffa <HAL_FMPI2C_Init+0xb2>
  }
  else
  {
    /* Clear the FMPI2C ADD10 bit */
    CLEAR_BIT(hfmpi2c->Instance->CR2, FMPI2C_CR2_ADD10);
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	685a      	ldr	r2, [r3, #4]
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005ff8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hfmpi2c->Instance->CR2 |= (FMPI2C_CR2_AUTOEND | FMPI2C_CR2_NACK);
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	685b      	ldr	r3, [r3, #4]
 8006000:	687a      	ldr	r2, [r7, #4]
 8006002:	6812      	ldr	r2, [r2, #0]
 8006004:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8006008:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800600c:	6053      	str	r3, [r2, #4]

  /*---------------------------- FMPI2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hfmpi2c->Instance->OAR2 &= ~FMPI2C_DUALADDRESS_ENABLE;
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	68da      	ldr	r2, [r3, #12]
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800601c:	60da      	str	r2, [r3, #12]

  /* Configure FMPI2Cx: Dual mode and Own Address2 */
  hfmpi2c->Instance->OAR2 = (hfmpi2c->Init.DualAddressMode | hfmpi2c->Init.OwnAddress2 | \
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	691a      	ldr	r2, [r3, #16]
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	695b      	ldr	r3, [r3, #20]
 8006026:	ea42 0103 	orr.w	r1, r2, r3
                             (hfmpi2c->Init.OwnAddress2Masks << 8));
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	699b      	ldr	r3, [r3, #24]
 800602e:	021a      	lsls	r2, r3, #8
  hfmpi2c->Instance->OAR2 = (hfmpi2c->Init.DualAddressMode | hfmpi2c->Init.OwnAddress2 | \
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	430a      	orrs	r2, r1
 8006036:	60da      	str	r2, [r3, #12]

  /*---------------------------- FMPI2Cx CR1 Configuration ----------------------*/
  /* Configure FMPI2Cx: Generalcall and NoStretch mode */
  hfmpi2c->Instance->CR1 = (hfmpi2c->Init.GeneralCallMode | hfmpi2c->Init.NoStretchMode);
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	69d9      	ldr	r1, [r3, #28]
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	6a1a      	ldr	r2, [r3, #32]
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	430a      	orrs	r2, r1
 8006046:	601a      	str	r2, [r3, #0]

  /* Enable the selected FMPI2C peripheral */
  __HAL_FMPI2C_ENABLE(hfmpi2c);
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	681a      	ldr	r2, [r3, #0]
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	f042 0201 	orr.w	r2, r2, #1
 8006056:	601a      	str	r2, [r3, #0]

  hfmpi2c->ErrorCode = HAL_FMPI2C_ERROR_NONE;
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	2200      	movs	r2, #0
 800605c:	645a      	str	r2, [r3, #68]	@ 0x44
  hfmpi2c->State = HAL_FMPI2C_STATE_READY;
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	2220      	movs	r2, #32
 8006062:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hfmpi2c->PreviousState = FMPI2C_STATE_NONE;
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	2200      	movs	r2, #0
 800606a:	631a      	str	r2, [r3, #48]	@ 0x30
  hfmpi2c->Mode = HAL_FMPI2C_MODE_NONE;
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	2200      	movs	r2, #0
 8006070:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8006074:	2300      	movs	r3, #0
}
 8006076:	4618      	mov	r0, r3
 8006078:	3708      	adds	r7, #8
 800607a:	46bd      	mov	sp, r7
 800607c:	bd80      	pop	{r7, pc}

0800607e <HAL_FMPI2C_DeInit>:
  * @param  hfmpi2c Pointer to a FMPI2C_HandleTypeDef structure that contains
  *                the configuration information for the specified FMPI2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FMPI2C_DeInit(FMPI2C_HandleTypeDef *hfmpi2c)
{
 800607e:	b580      	push	{r7, lr}
 8006080:	b082      	sub	sp, #8
 8006082:	af00      	add	r7, sp, #0
 8006084:	6078      	str	r0, [r7, #4]
  /* Check the FMPI2C handle allocation */
  if (hfmpi2c == NULL)
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	2b00      	cmp	r3, #0
 800608a:	d101      	bne.n	8006090 <HAL_FMPI2C_DeInit+0x12>
  {
    return HAL_ERROR;
 800608c:	2301      	movs	r3, #1
 800608e:	e021      	b.n	80060d4 <HAL_FMPI2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_FMPI2C_ALL_INSTANCE(hfmpi2c->Instance));

  hfmpi2c->State = HAL_FMPI2C_STATE_BUSY;
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	2224      	movs	r2, #36	@ 0x24
 8006094:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the FMPI2C Peripheral Clock */
  __HAL_FMPI2C_DISABLE(hfmpi2c);
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	681a      	ldr	r2, [r3, #0]
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	f022 0201 	bic.w	r2, r2, #1
 80060a6:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hfmpi2c->MspDeInitCallback(hfmpi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_FMPI2C_MspDeInit(hfmpi2c);
 80060a8:	6878      	ldr	r0, [r7, #4]
 80060aa:	f7fb f9ad 	bl	8001408 <HAL_FMPI2C_MspDeInit>
#endif /* USE_HAL_FMPI2C_REGISTER_CALLBACKS */

  hfmpi2c->ErrorCode = HAL_FMPI2C_ERROR_NONE;
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	2200      	movs	r2, #0
 80060b2:	645a      	str	r2, [r3, #68]	@ 0x44
  hfmpi2c->State = HAL_FMPI2C_STATE_RESET;
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	2200      	movs	r2, #0
 80060b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hfmpi2c->PreviousState = FMPI2C_STATE_NONE;
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	2200      	movs	r2, #0
 80060c0:	631a      	str	r2, [r3, #48]	@ 0x30
  hfmpi2c->Mode = HAL_FMPI2C_MODE_NONE;
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	2200      	movs	r2, #0
 80060c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hfmpi2c);
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	2200      	movs	r2, #0
 80060ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80060d2:	2300      	movs	r3, #0
}
 80060d4:	4618      	mov	r0, r3
 80060d6:	3708      	adds	r7, #8
 80060d8:	46bd      	mov	sp, r7
 80060da:	bd80      	pop	{r7, pc}
  * @param  hfmpi2c Pointer to a FMPI2C_HandleTypeDef structure that contains
  *                the configuration information for the specified FMPI2C.
  * @retval None
  */
__weak void HAL_FMPI2C_MspInit(FMPI2C_HandleTypeDef *hfmpi2c)
{
 80060dc:	b480      	push	{r7}
 80060de:	b083      	sub	sp, #12
 80060e0:	af00      	add	r7, sp, #0
 80060e2:	6078      	str	r0, [r7, #4]
  UNUSED(hfmpi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_FMPI2C_MspInit could be implemented in the user file
   */
}
 80060e4:	bf00      	nop
 80060e6:	370c      	adds	r7, #12
 80060e8:	46bd      	mov	sp, r7
 80060ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ee:	4770      	bx	lr
  * @param  hfmpi2c Pointer to a FMPI2C_HandleTypeDef structure that contains
  *                the configuration information for the specified FMPI2C.
  * @retval None
  */
__weak void HAL_FMPI2C_MspDeInit(FMPI2C_HandleTypeDef *hfmpi2c)
{
 80060f0:	b480      	push	{r7}
 80060f2:	b083      	sub	sp, #12
 80060f4:	af00      	add	r7, sp, #0
 80060f6:	6078      	str	r0, [r7, #4]
  UNUSED(hfmpi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_FMPI2C_MspDeInit could be implemented in the user file
   */
}
 80060f8:	bf00      	nop
 80060fa:	370c      	adds	r7, #12
 80060fc:	46bd      	mov	sp, r7
 80060fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006102:	4770      	bx	lr

08006104 <HAL_FMPI2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FMPI2C_Master_Transmit(FMPI2C_HandleTypeDef *hfmpi2c, uint16_t DevAddress, uint8_t *pData,
                                             uint16_t Size, uint32_t Timeout)
{
 8006104:	b580      	push	{r7, lr}
 8006106:	b088      	sub	sp, #32
 8006108:	af02      	add	r7, sp, #8
 800610a:	60f8      	str	r0, [r7, #12]
 800610c:	607a      	str	r2, [r7, #4]
 800610e:	461a      	mov	r2, r3
 8006110:	460b      	mov	r3, r1
 8006112:	817b      	strh	r3, [r7, #10]
 8006114:	4613      	mov	r3, r2
 8006116:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hfmpi2c->State == HAL_FMPI2C_STATE_READY)
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800611e:	b2db      	uxtb	r3, r3
 8006120:	2b20      	cmp	r3, #32
 8006122:	f040 80fd 	bne.w	8006320 <HAL_FMPI2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hfmpi2c);
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800612c:	2b01      	cmp	r3, #1
 800612e:	d101      	bne.n	8006134 <HAL_FMPI2C_Master_Transmit+0x30>
 8006130:	2302      	movs	r3, #2
 8006132:	e0f6      	b.n	8006322 <HAL_FMPI2C_Master_Transmit+0x21e>
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	2201      	movs	r2, #1
 8006138:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800613c:	f7fc f964 	bl	8002408 <HAL_GetTick>
 8006140:	6138      	str	r0, [r7, #16]

    if (FMPI2C_WaitOnFlagUntilTimeout(hfmpi2c, FMPI2C_FLAG_BUSY, SET, FMPI2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006142:	693b      	ldr	r3, [r7, #16]
 8006144:	9300      	str	r3, [sp, #0]
 8006146:	2319      	movs	r3, #25
 8006148:	2201      	movs	r2, #1
 800614a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800614e:	68f8      	ldr	r0, [r7, #12]
 8006150:	f004 fe64 	bl	800ae1c <FMPI2C_WaitOnFlagUntilTimeout>
 8006154:	4603      	mov	r3, r0
 8006156:	2b00      	cmp	r3, #0
 8006158:	d001      	beq.n	800615e <HAL_FMPI2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800615a:	2301      	movs	r3, #1
 800615c:	e0e1      	b.n	8006322 <HAL_FMPI2C_Master_Transmit+0x21e>
    }

    hfmpi2c->State     = HAL_FMPI2C_STATE_BUSY_TX;
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	2221      	movs	r2, #33	@ 0x21
 8006162:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hfmpi2c->Mode      = HAL_FMPI2C_MODE_MASTER;
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	2210      	movs	r2, #16
 800616a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hfmpi2c->ErrorCode = HAL_FMPI2C_ERROR_NONE;
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	2200      	movs	r2, #0
 8006172:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hfmpi2c->pBuffPtr  = pData;
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	687a      	ldr	r2, [r7, #4]
 8006178:	625a      	str	r2, [r3, #36]	@ 0x24
    hfmpi2c->XferCount = Size;
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	893a      	ldrh	r2, [r7, #8]
 800617e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hfmpi2c->XferISR   = NULL;
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	2200      	movs	r2, #0
 8006184:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hfmpi2c->XferCount > MAX_NBYTE_SIZE)
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800618a:	b29b      	uxth	r3, r3
 800618c:	2bff      	cmp	r3, #255	@ 0xff
 800618e:	d906      	bls.n	800619e <HAL_FMPI2C_Master_Transmit+0x9a>
    {
      hfmpi2c->XferSize = MAX_NBYTE_SIZE;
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	22ff      	movs	r2, #255	@ 0xff
 8006194:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = FMPI2C_RELOAD_MODE;
 8006196:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800619a:	617b      	str	r3, [r7, #20]
 800619c:	e007      	b.n	80061ae <HAL_FMPI2C_Master_Transmit+0xaa>
    }
    else
    {
      hfmpi2c->XferSize = hfmpi2c->XferCount;
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80061a2:	b29a      	uxth	r2, r3
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = FMPI2C_AUTOEND_MODE;
 80061a8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80061ac:	617b      	str	r3, [r7, #20]
    }

    if (hfmpi2c->XferSize > 0U)
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d024      	beq.n	8006200 <HAL_FMPI2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hfmpi2c->Instance->TXDR = *hfmpi2c->pBuffPtr;
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061ba:	781a      	ldrb	r2, [r3, #0]
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hfmpi2c->pBuffPtr++;
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061c6:	1c5a      	adds	r2, r3, #1
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	625a      	str	r2, [r3, #36]	@ 0x24

      hfmpi2c->XferCount--;
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80061d0:	b29b      	uxth	r3, r3
 80061d2:	3b01      	subs	r3, #1
 80061d4:	b29a      	uxth	r2, r3
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hfmpi2c->XferSize--;
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80061de:	3b01      	subs	r3, #1
 80061e0:	b29a      	uxth	r2, r3
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hfmpi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      FMPI2C_TransferConfig(hfmpi2c, DevAddress, (uint8_t)(hfmpi2c->XferSize + 1U), xfermode,
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80061ea:	b2db      	uxtb	r3, r3
 80061ec:	3301      	adds	r3, #1
 80061ee:	b2da      	uxtb	r2, r3
 80061f0:	8979      	ldrh	r1, [r7, #10]
 80061f2:	4b4e      	ldr	r3, [pc, #312]	@ (800632c <HAL_FMPI2C_Master_Transmit+0x228>)
 80061f4:	9300      	str	r3, [sp, #0]
 80061f6:	697b      	ldr	r3, [r7, #20]
 80061f8:	68f8      	ldr	r0, [r7, #12]
 80061fa:	f005 f85f 	bl	800b2bc <FMPI2C_TransferConfig>
 80061fe:	e066      	b.n	80062ce <HAL_FMPI2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hfmpi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      FMPI2C_TransferConfig(hfmpi2c, DevAddress, (uint8_t)hfmpi2c->XferSize, xfermode,
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006204:	b2da      	uxtb	r2, r3
 8006206:	8979      	ldrh	r1, [r7, #10]
 8006208:	4b48      	ldr	r3, [pc, #288]	@ (800632c <HAL_FMPI2C_Master_Transmit+0x228>)
 800620a:	9300      	str	r3, [sp, #0]
 800620c:	697b      	ldr	r3, [r7, #20]
 800620e:	68f8      	ldr	r0, [r7, #12]
 8006210:	f005 f854 	bl	800b2bc <FMPI2C_TransferConfig>
                            FMPI2C_GENERATE_START_WRITE);
    }

    while (hfmpi2c->XferCount > 0U)
 8006214:	e05b      	b.n	80062ce <HAL_FMPI2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (FMPI2C_WaitOnTXISFlagUntilTimeout(hfmpi2c, Timeout, tickstart) != HAL_OK)
 8006216:	693a      	ldr	r2, [r7, #16]
 8006218:	6a39      	ldr	r1, [r7, #32]
 800621a:	68f8      	ldr	r0, [r7, #12]
 800621c:	f004 fe57 	bl	800aece <FMPI2C_WaitOnTXISFlagUntilTimeout>
 8006220:	4603      	mov	r3, r0
 8006222:	2b00      	cmp	r3, #0
 8006224:	d001      	beq.n	800622a <HAL_FMPI2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8006226:	2301      	movs	r3, #1
 8006228:	e07b      	b.n	8006322 <HAL_FMPI2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hfmpi2c->Instance->TXDR = *hfmpi2c->pBuffPtr;
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800622e:	781a      	ldrb	r2, [r3, #0]
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hfmpi2c->pBuffPtr++;
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800623a:	1c5a      	adds	r2, r3, #1
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	625a      	str	r2, [r3, #36]	@ 0x24

      hfmpi2c->XferCount--;
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006244:	b29b      	uxth	r3, r3
 8006246:	3b01      	subs	r3, #1
 8006248:	b29a      	uxth	r2, r3
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hfmpi2c->XferSize--;
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006252:	3b01      	subs	r3, #1
 8006254:	b29a      	uxth	r2, r3
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hfmpi2c->XferCount != 0U) && (hfmpi2c->XferSize == 0U))
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800625e:	b29b      	uxth	r3, r3
 8006260:	2b00      	cmp	r3, #0
 8006262:	d034      	beq.n	80062ce <HAL_FMPI2C_Master_Transmit+0x1ca>
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006268:	2b00      	cmp	r3, #0
 800626a:	d130      	bne.n	80062ce <HAL_FMPI2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (FMPI2C_WaitOnFlagUntilTimeout(hfmpi2c, FMPI2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800626c:	693b      	ldr	r3, [r7, #16]
 800626e:	9300      	str	r3, [sp, #0]
 8006270:	6a3b      	ldr	r3, [r7, #32]
 8006272:	2200      	movs	r2, #0
 8006274:	2180      	movs	r1, #128	@ 0x80
 8006276:	68f8      	ldr	r0, [r7, #12]
 8006278:	f004 fdd0 	bl	800ae1c <FMPI2C_WaitOnFlagUntilTimeout>
 800627c:	4603      	mov	r3, r0
 800627e:	2b00      	cmp	r3, #0
 8006280:	d001      	beq.n	8006286 <HAL_FMPI2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8006282:	2301      	movs	r3, #1
 8006284:	e04d      	b.n	8006322 <HAL_FMPI2C_Master_Transmit+0x21e>
        }

        if (hfmpi2c->XferCount > MAX_NBYTE_SIZE)
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800628a:	b29b      	uxth	r3, r3
 800628c:	2bff      	cmp	r3, #255	@ 0xff
 800628e:	d90e      	bls.n	80062ae <HAL_FMPI2C_Master_Transmit+0x1aa>
        {
          hfmpi2c->XferSize = MAX_NBYTE_SIZE;
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	22ff      	movs	r2, #255	@ 0xff
 8006294:	851a      	strh	r2, [r3, #40]	@ 0x28
          FMPI2C_TransferConfig(hfmpi2c, DevAddress, (uint8_t)hfmpi2c->XferSize, FMPI2C_RELOAD_MODE,
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800629a:	b2da      	uxtb	r2, r3
 800629c:	8979      	ldrh	r1, [r7, #10]
 800629e:	2300      	movs	r3, #0
 80062a0:	9300      	str	r3, [sp, #0]
 80062a2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80062a6:	68f8      	ldr	r0, [r7, #12]
 80062a8:	f005 f808 	bl	800b2bc <FMPI2C_TransferConfig>
 80062ac:	e00f      	b.n	80062ce <HAL_FMPI2C_Master_Transmit+0x1ca>
                                FMPI2C_NO_STARTSTOP);
        }
        else
        {
          hfmpi2c->XferSize = hfmpi2c->XferCount;
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80062b2:	b29a      	uxth	r2, r3
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	851a      	strh	r2, [r3, #40]	@ 0x28
          FMPI2C_TransferConfig(hfmpi2c, DevAddress, (uint8_t)hfmpi2c->XferSize, FMPI2C_AUTOEND_MODE,
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80062bc:	b2da      	uxtb	r2, r3
 80062be:	8979      	ldrh	r1, [r7, #10]
 80062c0:	2300      	movs	r3, #0
 80062c2:	9300      	str	r3, [sp, #0]
 80062c4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80062c8:	68f8      	ldr	r0, [r7, #12]
 80062ca:	f004 fff7 	bl	800b2bc <FMPI2C_TransferConfig>
    while (hfmpi2c->XferCount > 0U)
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80062d2:	b29b      	uxth	r3, r3
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d19e      	bne.n	8006216 <HAL_FMPI2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (FMPI2C_WaitOnSTOPFlagUntilTimeout(hfmpi2c, Timeout, tickstart) != HAL_OK)
 80062d8:	693a      	ldr	r2, [r7, #16]
 80062da:	6a39      	ldr	r1, [r7, #32]
 80062dc:	68f8      	ldr	r0, [r7, #12]
 80062de:	f004 fe3d 	bl	800af5c <FMPI2C_WaitOnSTOPFlagUntilTimeout>
 80062e2:	4603      	mov	r3, r0
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d001      	beq.n	80062ec <HAL_FMPI2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 80062e8:	2301      	movs	r3, #1
 80062ea:	e01a      	b.n	8006322 <HAL_FMPI2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_FMPI2C_CLEAR_FLAG(hfmpi2c, FMPI2C_FLAG_STOPF);
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	2220      	movs	r2, #32
 80062f2:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    FMPI2C_RESET_CR2(hfmpi2c);
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	6859      	ldr	r1, [r3, #4]
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	681a      	ldr	r2, [r3, #0]
 80062fe:	4b0c      	ldr	r3, [pc, #48]	@ (8006330 <HAL_FMPI2C_Master_Transmit+0x22c>)
 8006300:	400b      	ands	r3, r1
 8006302:	6053      	str	r3, [r2, #4]

    hfmpi2c->State = HAL_FMPI2C_STATE_READY;
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	2220      	movs	r2, #32
 8006308:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hfmpi2c->Mode  = HAL_FMPI2C_MODE_NONE;
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	2200      	movs	r2, #0
 8006310:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hfmpi2c);
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	2200      	movs	r2, #0
 8006318:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800631c:	2300      	movs	r3, #0
 800631e:	e000      	b.n	8006322 <HAL_FMPI2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8006320:	2302      	movs	r3, #2
  }
}
 8006322:	4618      	mov	r0, r3
 8006324:	3718      	adds	r7, #24
 8006326:	46bd      	mov	sp, r7
 8006328:	bd80      	pop	{r7, pc}
 800632a:	bf00      	nop
 800632c:	80002000 	.word	0x80002000
 8006330:	fe00e800 	.word	0xfe00e800

08006334 <HAL_FMPI2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FMPI2C_Master_Receive(FMPI2C_HandleTypeDef *hfmpi2c, uint16_t DevAddress, uint8_t *pData,
                                            uint16_t Size, uint32_t Timeout)
{
 8006334:	b580      	push	{r7, lr}
 8006336:	b088      	sub	sp, #32
 8006338:	af02      	add	r7, sp, #8
 800633a:	60f8      	str	r0, [r7, #12]
 800633c:	607a      	str	r2, [r7, #4]
 800633e:	461a      	mov	r2, r3
 8006340:	460b      	mov	r3, r1
 8006342:	817b      	strh	r3, [r7, #10]
 8006344:	4613      	mov	r3, r2
 8006346:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hfmpi2c->State == HAL_FMPI2C_STATE_READY)
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800634e:	b2db      	uxtb	r3, r3
 8006350:	2b20      	cmp	r3, #32
 8006352:	f040 80db 	bne.w	800650c <HAL_FMPI2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hfmpi2c);
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800635c:	2b01      	cmp	r3, #1
 800635e:	d101      	bne.n	8006364 <HAL_FMPI2C_Master_Receive+0x30>
 8006360:	2302      	movs	r3, #2
 8006362:	e0d4      	b.n	800650e <HAL_FMPI2C_Master_Receive+0x1da>
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	2201      	movs	r2, #1
 8006368:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800636c:	f7fc f84c 	bl	8002408 <HAL_GetTick>
 8006370:	6178      	str	r0, [r7, #20]

    if (FMPI2C_WaitOnFlagUntilTimeout(hfmpi2c, FMPI2C_FLAG_BUSY, SET, FMPI2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006372:	697b      	ldr	r3, [r7, #20]
 8006374:	9300      	str	r3, [sp, #0]
 8006376:	2319      	movs	r3, #25
 8006378:	2201      	movs	r2, #1
 800637a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800637e:	68f8      	ldr	r0, [r7, #12]
 8006380:	f004 fd4c 	bl	800ae1c <FMPI2C_WaitOnFlagUntilTimeout>
 8006384:	4603      	mov	r3, r0
 8006386:	2b00      	cmp	r3, #0
 8006388:	d001      	beq.n	800638e <HAL_FMPI2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 800638a:	2301      	movs	r3, #1
 800638c:	e0bf      	b.n	800650e <HAL_FMPI2C_Master_Receive+0x1da>
    }

    hfmpi2c->State     = HAL_FMPI2C_STATE_BUSY_RX;
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	2222      	movs	r2, #34	@ 0x22
 8006392:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hfmpi2c->Mode      = HAL_FMPI2C_MODE_MASTER;
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	2210      	movs	r2, #16
 800639a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hfmpi2c->ErrorCode = HAL_FMPI2C_ERROR_NONE;
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	2200      	movs	r2, #0
 80063a2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hfmpi2c->pBuffPtr  = pData;
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	687a      	ldr	r2, [r7, #4]
 80063a8:	625a      	str	r2, [r3, #36]	@ 0x24
    hfmpi2c->XferCount = Size;
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	893a      	ldrh	r2, [r7, #8]
 80063ae:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hfmpi2c->XferISR   = NULL;
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	2200      	movs	r2, #0
 80063b4:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hfmpi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hfmpi2c->XferCount > MAX_NBYTE_SIZE)
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80063ba:	b29b      	uxth	r3, r3
 80063bc:	2bff      	cmp	r3, #255	@ 0xff
 80063be:	d90e      	bls.n	80063de <HAL_FMPI2C_Master_Receive+0xaa>
    {
      hfmpi2c->XferSize = 1U;
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	2201      	movs	r2, #1
 80063c4:	851a      	strh	r2, [r3, #40]	@ 0x28
      FMPI2C_TransferConfig(hfmpi2c, DevAddress, (uint8_t)hfmpi2c->XferSize, FMPI2C_RELOAD_MODE,
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80063ca:	b2da      	uxtb	r2, r3
 80063cc:	8979      	ldrh	r1, [r7, #10]
 80063ce:	4b52      	ldr	r3, [pc, #328]	@ (8006518 <HAL_FMPI2C_Master_Receive+0x1e4>)
 80063d0:	9300      	str	r3, [sp, #0]
 80063d2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80063d6:	68f8      	ldr	r0, [r7, #12]
 80063d8:	f004 ff70 	bl	800b2bc <FMPI2C_TransferConfig>
 80063dc:	e06d      	b.n	80064ba <HAL_FMPI2C_Master_Receive+0x186>
                            FMPI2C_GENERATE_START_READ);
    }
    else
    {
      hfmpi2c->XferSize = hfmpi2c->XferCount;
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80063e2:	b29a      	uxth	r2, r3
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	851a      	strh	r2, [r3, #40]	@ 0x28
      FMPI2C_TransferConfig(hfmpi2c, DevAddress, (uint8_t)hfmpi2c->XferSize, FMPI2C_AUTOEND_MODE,
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80063ec:	b2da      	uxtb	r2, r3
 80063ee:	8979      	ldrh	r1, [r7, #10]
 80063f0:	4b49      	ldr	r3, [pc, #292]	@ (8006518 <HAL_FMPI2C_Master_Receive+0x1e4>)
 80063f2:	9300      	str	r3, [sp, #0]
 80063f4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80063f8:	68f8      	ldr	r0, [r7, #12]
 80063fa:	f004 ff5f 	bl	800b2bc <FMPI2C_TransferConfig>
                            FMPI2C_GENERATE_START_READ);
    }

    while (hfmpi2c->XferCount > 0U)
 80063fe:	e05c      	b.n	80064ba <HAL_FMPI2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (FMPI2C_WaitOnRXNEFlagUntilTimeout(hfmpi2c, Timeout, tickstart) != HAL_OK)
 8006400:	697a      	ldr	r2, [r7, #20]
 8006402:	6a39      	ldr	r1, [r7, #32]
 8006404:	68f8      	ldr	r0, [r7, #12]
 8006406:	f004 fded 	bl	800afe4 <FMPI2C_WaitOnRXNEFlagUntilTimeout>
 800640a:	4603      	mov	r3, r0
 800640c:	2b00      	cmp	r3, #0
 800640e:	d001      	beq.n	8006414 <HAL_FMPI2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8006410:	2301      	movs	r3, #1
 8006412:	e07c      	b.n	800650e <HAL_FMPI2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hfmpi2c->pBuffPtr = (uint8_t)hfmpi2c->Instance->RXDR;
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800641e:	b2d2      	uxtb	r2, r2
 8006420:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hfmpi2c->pBuffPtr++;
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006426:	1c5a      	adds	r2, r3, #1
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	625a      	str	r2, [r3, #36]	@ 0x24

      hfmpi2c->XferSize--;
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006430:	3b01      	subs	r3, #1
 8006432:	b29a      	uxth	r2, r3
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	851a      	strh	r2, [r3, #40]	@ 0x28
      hfmpi2c->XferCount--;
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800643c:	b29b      	uxth	r3, r3
 800643e:	3b01      	subs	r3, #1
 8006440:	b29a      	uxth	r2, r3
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hfmpi2c->XferCount != 0U) && (hfmpi2c->XferSize == 0U))
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800644a:	b29b      	uxth	r3, r3
 800644c:	2b00      	cmp	r3, #0
 800644e:	d034      	beq.n	80064ba <HAL_FMPI2C_Master_Receive+0x186>
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006454:	2b00      	cmp	r3, #0
 8006456:	d130      	bne.n	80064ba <HAL_FMPI2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (FMPI2C_WaitOnFlagUntilTimeout(hfmpi2c, FMPI2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006458:	697b      	ldr	r3, [r7, #20]
 800645a:	9300      	str	r3, [sp, #0]
 800645c:	6a3b      	ldr	r3, [r7, #32]
 800645e:	2200      	movs	r2, #0
 8006460:	2180      	movs	r1, #128	@ 0x80
 8006462:	68f8      	ldr	r0, [r7, #12]
 8006464:	f004 fcda 	bl	800ae1c <FMPI2C_WaitOnFlagUntilTimeout>
 8006468:	4603      	mov	r3, r0
 800646a:	2b00      	cmp	r3, #0
 800646c:	d001      	beq.n	8006472 <HAL_FMPI2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 800646e:	2301      	movs	r3, #1
 8006470:	e04d      	b.n	800650e <HAL_FMPI2C_Master_Receive+0x1da>
        }

        if (hfmpi2c->XferCount > MAX_NBYTE_SIZE)
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006476:	b29b      	uxth	r3, r3
 8006478:	2bff      	cmp	r3, #255	@ 0xff
 800647a:	d90e      	bls.n	800649a <HAL_FMPI2C_Master_Receive+0x166>
        {
          hfmpi2c->XferSize = MAX_NBYTE_SIZE;
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	22ff      	movs	r2, #255	@ 0xff
 8006480:	851a      	strh	r2, [r3, #40]	@ 0x28
          FMPI2C_TransferConfig(hfmpi2c, DevAddress, (uint8_t)hfmpi2c->XferSize, FMPI2C_RELOAD_MODE,
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006486:	b2da      	uxtb	r2, r3
 8006488:	8979      	ldrh	r1, [r7, #10]
 800648a:	2300      	movs	r3, #0
 800648c:	9300      	str	r3, [sp, #0]
 800648e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006492:	68f8      	ldr	r0, [r7, #12]
 8006494:	f004 ff12 	bl	800b2bc <FMPI2C_TransferConfig>
 8006498:	e00f      	b.n	80064ba <HAL_FMPI2C_Master_Receive+0x186>
                                FMPI2C_NO_STARTSTOP);
        }
        else
        {
          hfmpi2c->XferSize = hfmpi2c->XferCount;
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800649e:	b29a      	uxth	r2, r3
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	851a      	strh	r2, [r3, #40]	@ 0x28
          FMPI2C_TransferConfig(hfmpi2c, DevAddress, (uint8_t)hfmpi2c->XferSize, FMPI2C_AUTOEND_MODE,
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80064a8:	b2da      	uxtb	r2, r3
 80064aa:	8979      	ldrh	r1, [r7, #10]
 80064ac:	2300      	movs	r3, #0
 80064ae:	9300      	str	r3, [sp, #0]
 80064b0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80064b4:	68f8      	ldr	r0, [r7, #12]
 80064b6:	f004 ff01 	bl	800b2bc <FMPI2C_TransferConfig>
    while (hfmpi2c->XferCount > 0U)
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80064be:	b29b      	uxth	r3, r3
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d19d      	bne.n	8006400 <HAL_FMPI2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (FMPI2C_WaitOnSTOPFlagUntilTimeout(hfmpi2c, Timeout, tickstart) != HAL_OK)
 80064c4:	697a      	ldr	r2, [r7, #20]
 80064c6:	6a39      	ldr	r1, [r7, #32]
 80064c8:	68f8      	ldr	r0, [r7, #12]
 80064ca:	f004 fd47 	bl	800af5c <FMPI2C_WaitOnSTOPFlagUntilTimeout>
 80064ce:	4603      	mov	r3, r0
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d001      	beq.n	80064d8 <HAL_FMPI2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 80064d4:	2301      	movs	r3, #1
 80064d6:	e01a      	b.n	800650e <HAL_FMPI2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_FMPI2C_CLEAR_FLAG(hfmpi2c, FMPI2C_FLAG_STOPF);
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	2220      	movs	r2, #32
 80064de:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    FMPI2C_RESET_CR2(hfmpi2c);
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	6859      	ldr	r1, [r3, #4]
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	681a      	ldr	r2, [r3, #0]
 80064ea:	4b0c      	ldr	r3, [pc, #48]	@ (800651c <HAL_FMPI2C_Master_Receive+0x1e8>)
 80064ec:	400b      	ands	r3, r1
 80064ee:	6053      	str	r3, [r2, #4]

    hfmpi2c->State = HAL_FMPI2C_STATE_READY;
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	2220      	movs	r2, #32
 80064f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hfmpi2c->Mode  = HAL_FMPI2C_MODE_NONE;
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	2200      	movs	r2, #0
 80064fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hfmpi2c);
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	2200      	movs	r2, #0
 8006504:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006508:	2300      	movs	r3, #0
 800650a:	e000      	b.n	800650e <HAL_FMPI2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 800650c:	2302      	movs	r3, #2
  }
}
 800650e:	4618      	mov	r0, r3
 8006510:	3718      	adds	r7, #24
 8006512:	46bd      	mov	sp, r7
 8006514:	bd80      	pop	{r7, pc}
 8006516:	bf00      	nop
 8006518:	80002400 	.word	0x80002400
 800651c:	fe00e800 	.word	0xfe00e800

08006520 <HAL_FMPI2C_Slave_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FMPI2C_Slave_Transmit(FMPI2C_HandleTypeDef *hfmpi2c, uint8_t *pData, uint16_t Size,
                                            uint32_t Timeout)
{
 8006520:	b580      	push	{r7, lr}
 8006522:	b088      	sub	sp, #32
 8006524:	af02      	add	r7, sp, #8
 8006526:	60f8      	str	r0, [r7, #12]
 8006528:	60b9      	str	r1, [r7, #8]
 800652a:	603b      	str	r3, [r7, #0]
 800652c:	4613      	mov	r3, r2
 800652e:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  uint16_t tmpXferCount;
  HAL_StatusTypeDef error;

  if (hfmpi2c->State == HAL_FMPI2C_STATE_READY)
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006536:	b2db      	uxtb	r3, r3
 8006538:	2b20      	cmp	r3, #32
 800653a:	f040 8130 	bne.w	800679e <HAL_FMPI2C_Slave_Transmit+0x27e>
  {
    if ((pData == NULL) || (Size == 0U))
 800653e:	68bb      	ldr	r3, [r7, #8]
 8006540:	2b00      	cmp	r3, #0
 8006542:	d002      	beq.n	800654a <HAL_FMPI2C_Slave_Transmit+0x2a>
 8006544:	88fb      	ldrh	r3, [r7, #6]
 8006546:	2b00      	cmp	r3, #0
 8006548:	d105      	bne.n	8006556 <HAL_FMPI2C_Slave_Transmit+0x36>
    {
      hfmpi2c->ErrorCode = HAL_FMPI2C_ERROR_INVALID_PARAM;
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006550:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8006552:	2301      	movs	r3, #1
 8006554:	e124      	b.n	80067a0 <HAL_FMPI2C_Slave_Transmit+0x280>
    }
    /* Process Locked */
    __HAL_LOCK(hfmpi2c);
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800655c:	2b01      	cmp	r3, #1
 800655e:	d101      	bne.n	8006564 <HAL_FMPI2C_Slave_Transmit+0x44>
 8006560:	2302      	movs	r3, #2
 8006562:	e11d      	b.n	80067a0 <HAL_FMPI2C_Slave_Transmit+0x280>
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	2201      	movs	r2, #1
 8006568:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800656c:	f7fb ff4c 	bl	8002408 <HAL_GetTick>
 8006570:	6178      	str	r0, [r7, #20]

    hfmpi2c->State     = HAL_FMPI2C_STATE_BUSY_TX;
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	2221      	movs	r2, #33	@ 0x21
 8006576:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hfmpi2c->Mode      = HAL_FMPI2C_MODE_SLAVE;
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	2220      	movs	r2, #32
 800657e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hfmpi2c->ErrorCode = HAL_FMPI2C_ERROR_NONE;
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	2200      	movs	r2, #0
 8006586:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hfmpi2c->pBuffPtr  = pData;
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	68ba      	ldr	r2, [r7, #8]
 800658c:	625a      	str	r2, [r3, #36]	@ 0x24
    hfmpi2c->XferCount = Size;
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	88fa      	ldrh	r2, [r7, #6]
 8006592:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hfmpi2c->XferISR   = NULL;
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	2200      	movs	r2, #0
 8006598:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable Address Acknowledge */
    hfmpi2c->Instance->CR2 &= ~FMPI2C_CR2_NACK;
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	685a      	ldr	r2, [r3, #4]
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80065a8:	605a      	str	r2, [r3, #4]

    /* Wait until ADDR flag is set */
    if (FMPI2C_WaitOnFlagUntilTimeout(hfmpi2c, FMPI2C_FLAG_ADDR, RESET, Timeout, tickstart) != HAL_OK)
 80065aa:	697b      	ldr	r3, [r7, #20]
 80065ac:	9300      	str	r3, [sp, #0]
 80065ae:	683b      	ldr	r3, [r7, #0]
 80065b0:	2200      	movs	r2, #0
 80065b2:	2108      	movs	r1, #8
 80065b4:	68f8      	ldr	r0, [r7, #12]
 80065b6:	f004 fc31 	bl	800ae1c <FMPI2C_WaitOnFlagUntilTimeout>
 80065ba:	4603      	mov	r3, r0
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d009      	beq.n	80065d4 <HAL_FMPI2C_Slave_Transmit+0xb4>
    {
      /* Disable Address Acknowledge */
      hfmpi2c->Instance->CR2 |= FMPI2C_CR2_NACK;
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	685a      	ldr	r2, [r3, #4]
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80065ce:	605a      	str	r2, [r3, #4]
      return HAL_ERROR;
 80065d0:	2301      	movs	r3, #1
 80065d2:	e0e5      	b.n	80067a0 <HAL_FMPI2C_Slave_Transmit+0x280>
    }

    /* Preload TX data if no stretch enable */
    if (hfmpi2c->Init.NoStretchMode == FMPI2C_NOSTRETCH_ENABLE)
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	6a1b      	ldr	r3, [r3, #32]
 80065d8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80065dc:	d111      	bne.n	8006602 <HAL_FMPI2C_Slave_Transmit+0xe2>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hfmpi2c->Instance->TXDR = *hfmpi2c->pBuffPtr;
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065e2:	781a      	ldrb	r2, [r3, #0]
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hfmpi2c->pBuffPtr++;
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065ee:	1c5a      	adds	r2, r3, #1
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	625a      	str	r2, [r3, #36]	@ 0x24

      hfmpi2c->XferCount--;
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80065f8:	b29b      	uxth	r3, r3
 80065fa:	3b01      	subs	r3, #1
 80065fc:	b29a      	uxth	r2, r3
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Clear ADDR flag */
    __HAL_FMPI2C_CLEAR_FLAG(hfmpi2c, FMPI2C_FLAG_ADDR);
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	2208      	movs	r2, #8
 8006608:	61da      	str	r2, [r3, #28]

    /* If 10bit addressing mode is selected */
    if (hfmpi2c->Init.AddressingMode == FMPI2C_ADDRESSINGMODE_10BIT)
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	68db      	ldr	r3, [r3, #12]
 800660e:	2b02      	cmp	r3, #2
 8006610:	d118      	bne.n	8006644 <HAL_FMPI2C_Slave_Transmit+0x124>
    {
      /* Wait until ADDR flag is set */
      if (FMPI2C_WaitOnFlagUntilTimeout(hfmpi2c, FMPI2C_FLAG_ADDR, RESET, Timeout, tickstart) != HAL_OK)
 8006612:	697b      	ldr	r3, [r7, #20]
 8006614:	9300      	str	r3, [sp, #0]
 8006616:	683b      	ldr	r3, [r7, #0]
 8006618:	2200      	movs	r2, #0
 800661a:	2108      	movs	r1, #8
 800661c:	68f8      	ldr	r0, [r7, #12]
 800661e:	f004 fbfd 	bl	800ae1c <FMPI2C_WaitOnFlagUntilTimeout>
 8006622:	4603      	mov	r3, r0
 8006624:	2b00      	cmp	r3, #0
 8006626:	d009      	beq.n	800663c <HAL_FMPI2C_Slave_Transmit+0x11c>
      {
        /* Disable Address Acknowledge */
        hfmpi2c->Instance->CR2 |= FMPI2C_CR2_NACK;
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	685a      	ldr	r2, [r3, #4]
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006636:	605a      	str	r2, [r3, #4]
        return HAL_ERROR;
 8006638:	2301      	movs	r3, #1
 800663a:	e0b1      	b.n	80067a0 <HAL_FMPI2C_Slave_Transmit+0x280>
      }

      /* Clear ADDR flag */
      __HAL_FMPI2C_CLEAR_FLAG(hfmpi2c, FMPI2C_FLAG_ADDR);
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	2208      	movs	r2, #8
 8006642:	61da      	str	r2, [r3, #28]
    }

    /* Wait until DIR flag is set Transmitter mode */
    if (FMPI2C_WaitOnFlagUntilTimeout(hfmpi2c, FMPI2C_FLAG_DIR, RESET, Timeout, tickstart) != HAL_OK)
 8006644:	697b      	ldr	r3, [r7, #20]
 8006646:	9300      	str	r3, [sp, #0]
 8006648:	683b      	ldr	r3, [r7, #0]
 800664a:	2200      	movs	r2, #0
 800664c:	f44f 3180 	mov.w	r1, #65536	@ 0x10000
 8006650:	68f8      	ldr	r0, [r7, #12]
 8006652:	f004 fbe3 	bl	800ae1c <FMPI2C_WaitOnFlagUntilTimeout>
 8006656:	4603      	mov	r3, r0
 8006658:	2b00      	cmp	r3, #0
 800665a:	d02d      	beq.n	80066b8 <HAL_FMPI2C_Slave_Transmit+0x198>
    {
      /* Disable Address Acknowledge */
      hfmpi2c->Instance->CR2 |= FMPI2C_CR2_NACK;
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	685a      	ldr	r2, [r3, #4]
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800666a:	605a      	str	r2, [r3, #4]
      return HAL_ERROR;
 800666c:	2301      	movs	r3, #1
 800666e:	e097      	b.n	80067a0 <HAL_FMPI2C_Slave_Transmit+0x280>
    }

    while (hfmpi2c->XferCount > 0U)
    {
      /* Wait until TXIS flag is set */
      if (FMPI2C_WaitOnTXISFlagUntilTimeout(hfmpi2c, Timeout, tickstart) != HAL_OK)
 8006670:	697a      	ldr	r2, [r7, #20]
 8006672:	6839      	ldr	r1, [r7, #0]
 8006674:	68f8      	ldr	r0, [r7, #12]
 8006676:	f004 fc2a 	bl	800aece <FMPI2C_WaitOnTXISFlagUntilTimeout>
 800667a:	4603      	mov	r3, r0
 800667c:	2b00      	cmp	r3, #0
 800667e:	d009      	beq.n	8006694 <HAL_FMPI2C_Slave_Transmit+0x174>
      {
        /* Disable Address Acknowledge */
        hfmpi2c->Instance->CR2 |= FMPI2C_CR2_NACK;
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	685a      	ldr	r2, [r3, #4]
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800668e:	605a      	str	r2, [r3, #4]
        return HAL_ERROR;
 8006690:	2301      	movs	r3, #1
 8006692:	e085      	b.n	80067a0 <HAL_FMPI2C_Slave_Transmit+0x280>
      }

      /* Write data to TXDR */
      hfmpi2c->Instance->TXDR = *hfmpi2c->pBuffPtr;
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006698:	781a      	ldrb	r2, [r3, #0]
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hfmpi2c->pBuffPtr++;
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066a4:	1c5a      	adds	r2, r3, #1
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	625a      	str	r2, [r3, #36]	@ 0x24

      hfmpi2c->XferCount--;
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80066ae:	b29b      	uxth	r3, r3
 80066b0:	3b01      	subs	r3, #1
 80066b2:	b29a      	uxth	r2, r3
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hfmpi2c->XferCount > 0U)
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80066bc:	b29b      	uxth	r3, r3
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d1d6      	bne.n	8006670 <HAL_FMPI2C_Slave_Transmit+0x150>
    }

    /* Wait until AF flag is set */
    error = FMPI2C_WaitOnFlagUntilTimeout(hfmpi2c, FMPI2C_FLAG_AF, RESET, Timeout, tickstart);
 80066c2:	697b      	ldr	r3, [r7, #20]
 80066c4:	9300      	str	r3, [sp, #0]
 80066c6:	683b      	ldr	r3, [r7, #0]
 80066c8:	2200      	movs	r2, #0
 80066ca:	2110      	movs	r1, #16
 80066cc:	68f8      	ldr	r0, [r7, #12]
 80066ce:	f004 fba5 	bl	800ae1c <FMPI2C_WaitOnFlagUntilTimeout>
 80066d2:	4603      	mov	r3, r0
 80066d4:	74fb      	strb	r3, [r7, #19]

    if (error != HAL_OK)
 80066d6:	7cfb      	ldrb	r3, [r7, #19]
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d017      	beq.n	800670c <HAL_FMPI2C_Slave_Transmit+0x1ec>
    {
      /* Check that FMPI2C transfer finished */
      /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
      /* Mean XferCount == 0 */

      tmpXferCount = hfmpi2c->XferCount;
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80066e0:	823b      	strh	r3, [r7, #16]
      if ((hfmpi2c->ErrorCode == HAL_FMPI2C_ERROR_AF) && (tmpXferCount == 0U))
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80066e6:	2b04      	cmp	r3, #4
 80066e8:	d106      	bne.n	80066f8 <HAL_FMPI2C_Slave_Transmit+0x1d8>
 80066ea:	8a3b      	ldrh	r3, [r7, #16]
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d103      	bne.n	80066f8 <HAL_FMPI2C_Slave_Transmit+0x1d8>
      {
        /* Reset ErrorCode to NONE */
        hfmpi2c->ErrorCode = HAL_FMPI2C_ERROR_NONE;
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	2200      	movs	r2, #0
 80066f4:	645a      	str	r2, [r3, #68]	@ 0x44
 80066f6:	e026      	b.n	8006746 <HAL_FMPI2C_Slave_Transmit+0x226>
      }
      else
      {
        /* Disable Address Acknowledge */
        hfmpi2c->Instance->CR2 |= FMPI2C_CR2_NACK;
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	685a      	ldr	r2, [r3, #4]
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006706:	605a      	str	r2, [r3, #4]
        return HAL_ERROR;
 8006708:	2301      	movs	r3, #1
 800670a:	e049      	b.n	80067a0 <HAL_FMPI2C_Slave_Transmit+0x280>
      }
    }
    else
    {
      /* Flush TX register */
      FMPI2C_Flush_TXDR(hfmpi2c);
 800670c:	68f8      	ldr	r0, [r7, #12]
 800670e:	f004 fa22 	bl	800ab56 <FMPI2C_Flush_TXDR>

      /* Clear AF flag */
      __HAL_FMPI2C_CLEAR_FLAG(hfmpi2c, FMPI2C_FLAG_AF);
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	2210      	movs	r2, #16
 8006718:	61da      	str	r2, [r3, #28]

      /* Wait until STOP flag is set */
      if (FMPI2C_WaitOnSTOPFlagUntilTimeout(hfmpi2c, Timeout, tickstart) != HAL_OK)
 800671a:	697a      	ldr	r2, [r7, #20]
 800671c:	6839      	ldr	r1, [r7, #0]
 800671e:	68f8      	ldr	r0, [r7, #12]
 8006720:	f004 fc1c 	bl	800af5c <FMPI2C_WaitOnSTOPFlagUntilTimeout>
 8006724:	4603      	mov	r3, r0
 8006726:	2b00      	cmp	r3, #0
 8006728:	d009      	beq.n	800673e <HAL_FMPI2C_Slave_Transmit+0x21e>
      {
        /* Disable Address Acknowledge */
        hfmpi2c->Instance->CR2 |= FMPI2C_CR2_NACK;
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	685a      	ldr	r2, [r3, #4]
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006738:	605a      	str	r2, [r3, #4]

        return HAL_ERROR;
 800673a:	2301      	movs	r3, #1
 800673c:	e030      	b.n	80067a0 <HAL_FMPI2C_Slave_Transmit+0x280>
      }

      /* Clear STOP flag */
      __HAL_FMPI2C_CLEAR_FLAG(hfmpi2c, FMPI2C_FLAG_STOPF);
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	2220      	movs	r2, #32
 8006744:	61da      	str	r2, [r3, #28]
    }

    /* Wait until BUSY flag is reset */
    if (FMPI2C_WaitOnFlagUntilTimeout(hfmpi2c, FMPI2C_FLAG_BUSY, SET, Timeout, tickstart) != HAL_OK)
 8006746:	697b      	ldr	r3, [r7, #20]
 8006748:	9300      	str	r3, [sp, #0]
 800674a:	683b      	ldr	r3, [r7, #0]
 800674c:	2201      	movs	r2, #1
 800674e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8006752:	68f8      	ldr	r0, [r7, #12]
 8006754:	f004 fb62 	bl	800ae1c <FMPI2C_WaitOnFlagUntilTimeout>
 8006758:	4603      	mov	r3, r0
 800675a:	2b00      	cmp	r3, #0
 800675c:	d009      	beq.n	8006772 <HAL_FMPI2C_Slave_Transmit+0x252>
    {
      /* Disable Address Acknowledge */
      hfmpi2c->Instance->CR2 |= FMPI2C_CR2_NACK;
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	685a      	ldr	r2, [r3, #4]
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800676c:	605a      	str	r2, [r3, #4]
      return HAL_ERROR;
 800676e:	2301      	movs	r3, #1
 8006770:	e016      	b.n	80067a0 <HAL_FMPI2C_Slave_Transmit+0x280>
    }

    /* Disable Address Acknowledge */
    hfmpi2c->Instance->CR2 |= FMPI2C_CR2_NACK;
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	685a      	ldr	r2, [r3, #4]
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006780:	605a      	str	r2, [r3, #4]

    hfmpi2c->State = HAL_FMPI2C_STATE_READY;
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	2220      	movs	r2, #32
 8006786:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hfmpi2c->Mode  = HAL_FMPI2C_MODE_NONE;
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	2200      	movs	r2, #0
 800678e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hfmpi2c);
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	2200      	movs	r2, #0
 8006796:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800679a:	2300      	movs	r3, #0
 800679c:	e000      	b.n	80067a0 <HAL_FMPI2C_Slave_Transmit+0x280>
  }
  else
  {
    return HAL_BUSY;
 800679e:	2302      	movs	r3, #2
  }
}
 80067a0:	4618      	mov	r0, r3
 80067a2:	3718      	adds	r7, #24
 80067a4:	46bd      	mov	sp, r7
 80067a6:	bd80      	pop	{r7, pc}

080067a8 <HAL_FMPI2C_Slave_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FMPI2C_Slave_Receive(FMPI2C_HandleTypeDef *hfmpi2c, uint8_t *pData, uint16_t Size,
                                           uint32_t Timeout)
{
 80067a8:	b580      	push	{r7, lr}
 80067aa:	b088      	sub	sp, #32
 80067ac:	af02      	add	r7, sp, #8
 80067ae:	60f8      	str	r0, [r7, #12]
 80067b0:	60b9      	str	r1, [r7, #8]
 80067b2:	603b      	str	r3, [r7, #0]
 80067b4:	4613      	mov	r3, r2
 80067b6:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  if (hfmpi2c->State == HAL_FMPI2C_STATE_READY)
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80067be:	b2db      	uxtb	r3, r3
 80067c0:	2b20      	cmp	r3, #32
 80067c2:	f040 80fc 	bne.w	80069be <HAL_FMPI2C_Slave_Receive+0x216>
  {
    if ((pData == NULL) || (Size == 0U))
 80067c6:	68bb      	ldr	r3, [r7, #8]
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d002      	beq.n	80067d2 <HAL_FMPI2C_Slave_Receive+0x2a>
 80067cc:	88fb      	ldrh	r3, [r7, #6]
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d105      	bne.n	80067de <HAL_FMPI2C_Slave_Receive+0x36>
    {
      hfmpi2c->ErrorCode = HAL_FMPI2C_ERROR_INVALID_PARAM;
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80067d8:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80067da:	2301      	movs	r3, #1
 80067dc:	e0f0      	b.n	80069c0 <HAL_FMPI2C_Slave_Receive+0x218>
    }
    /* Process Locked */
    __HAL_LOCK(hfmpi2c);
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80067e4:	2b01      	cmp	r3, #1
 80067e6:	d101      	bne.n	80067ec <HAL_FMPI2C_Slave_Receive+0x44>
 80067e8:	2302      	movs	r3, #2
 80067ea:	e0e9      	b.n	80069c0 <HAL_FMPI2C_Slave_Receive+0x218>
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	2201      	movs	r2, #1
 80067f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80067f4:	f7fb fe08 	bl	8002408 <HAL_GetTick>
 80067f8:	6178      	str	r0, [r7, #20]

    hfmpi2c->State     = HAL_FMPI2C_STATE_BUSY_RX;
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	2222      	movs	r2, #34	@ 0x22
 80067fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hfmpi2c->Mode      = HAL_FMPI2C_MODE_SLAVE;
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	2220      	movs	r2, #32
 8006806:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hfmpi2c->ErrorCode = HAL_FMPI2C_ERROR_NONE;
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	2200      	movs	r2, #0
 800680e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hfmpi2c->pBuffPtr  = pData;
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	68ba      	ldr	r2, [r7, #8]
 8006814:	625a      	str	r2, [r3, #36]	@ 0x24
    hfmpi2c->XferCount = Size;
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	88fa      	ldrh	r2, [r7, #6]
 800681a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hfmpi2c->XferSize = hfmpi2c->XferCount;
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006820:	b29a      	uxth	r2, r3
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	851a      	strh	r2, [r3, #40]	@ 0x28
    hfmpi2c->XferISR   = NULL;
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	2200      	movs	r2, #0
 800682a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable Address Acknowledge */
    hfmpi2c->Instance->CR2 &= ~FMPI2C_CR2_NACK;
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	685a      	ldr	r2, [r3, #4]
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800683a:	605a      	str	r2, [r3, #4]

    /* Wait until ADDR flag is set */
    if (FMPI2C_WaitOnFlagUntilTimeout(hfmpi2c, FMPI2C_FLAG_ADDR, RESET, Timeout, tickstart) != HAL_OK)
 800683c:	697b      	ldr	r3, [r7, #20]
 800683e:	9300      	str	r3, [sp, #0]
 8006840:	683b      	ldr	r3, [r7, #0]
 8006842:	2200      	movs	r2, #0
 8006844:	2108      	movs	r1, #8
 8006846:	68f8      	ldr	r0, [r7, #12]
 8006848:	f004 fae8 	bl	800ae1c <FMPI2C_WaitOnFlagUntilTimeout>
 800684c:	4603      	mov	r3, r0
 800684e:	2b00      	cmp	r3, #0
 8006850:	d009      	beq.n	8006866 <HAL_FMPI2C_Slave_Receive+0xbe>
    {
      /* Disable Address Acknowledge */
      hfmpi2c->Instance->CR2 |= FMPI2C_CR2_NACK;
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	685a      	ldr	r2, [r3, #4]
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006860:	605a      	str	r2, [r3, #4]
      return HAL_ERROR;
 8006862:	2301      	movs	r3, #1
 8006864:	e0ac      	b.n	80069c0 <HAL_FMPI2C_Slave_Receive+0x218>
    }

    /* Clear ADDR flag */
    __HAL_FMPI2C_CLEAR_FLAG(hfmpi2c, FMPI2C_FLAG_ADDR);
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	2208      	movs	r2, #8
 800686c:	61da      	str	r2, [r3, #28]

    /* Wait until DIR flag is reset Receiver mode */
    if (FMPI2C_WaitOnFlagUntilTimeout(hfmpi2c, FMPI2C_FLAG_DIR, SET, Timeout, tickstart) != HAL_OK)
 800686e:	697b      	ldr	r3, [r7, #20]
 8006870:	9300      	str	r3, [sp, #0]
 8006872:	683b      	ldr	r3, [r7, #0]
 8006874:	2201      	movs	r2, #1
 8006876:	f44f 3180 	mov.w	r1, #65536	@ 0x10000
 800687a:	68f8      	ldr	r0, [r7, #12]
 800687c:	f004 face 	bl	800ae1c <FMPI2C_WaitOnFlagUntilTimeout>
 8006880:	4603      	mov	r3, r0
 8006882:	2b00      	cmp	r3, #0
 8006884:	d054      	beq.n	8006930 <HAL_FMPI2C_Slave_Receive+0x188>
    {
      /* Disable Address Acknowledge */
      hfmpi2c->Instance->CR2 |= FMPI2C_CR2_NACK;
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	685a      	ldr	r2, [r3, #4]
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006894:	605a      	str	r2, [r3, #4]
      return HAL_ERROR;
 8006896:	2301      	movs	r3, #1
 8006898:	e092      	b.n	80069c0 <HAL_FMPI2C_Slave_Receive+0x218>
    }

    while (hfmpi2c->XferCount > 0U)
    {
      /* Wait until RXNE flag is set */
      if (FMPI2C_WaitOnRXNEFlagUntilTimeout(hfmpi2c, Timeout, tickstart) != HAL_OK)
 800689a:	697a      	ldr	r2, [r7, #20]
 800689c:	6839      	ldr	r1, [r7, #0]
 800689e:	68f8      	ldr	r0, [r7, #12]
 80068a0:	f004 fba0 	bl	800afe4 <FMPI2C_WaitOnRXNEFlagUntilTimeout>
 80068a4:	4603      	mov	r3, r0
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d029      	beq.n	80068fe <HAL_FMPI2C_Slave_Receive+0x156>
      {
        /* Disable Address Acknowledge */
        hfmpi2c->Instance->CR2 |= FMPI2C_CR2_NACK;
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	685a      	ldr	r2, [r3, #4]
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80068b8:	605a      	str	r2, [r3, #4]

        /* Store Last receive data if any */
        if (__HAL_FMPI2C_GET_FLAG(hfmpi2c, FMPI2C_FLAG_RXNE) == SET)
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	699b      	ldr	r3, [r3, #24]
 80068c0:	f003 0304 	and.w	r3, r3, #4
 80068c4:	2b04      	cmp	r3, #4
 80068c6:	d118      	bne.n	80068fa <HAL_FMPI2C_Slave_Receive+0x152>
        {
          /* Read data from RXDR */
          *hfmpi2c->pBuffPtr = (uint8_t)hfmpi2c->Instance->RXDR;
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068d2:	b2d2      	uxtb	r2, r2
 80068d4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hfmpi2c->pBuffPtr++;
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068da:	1c5a      	adds	r2, r3, #1
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	625a      	str	r2, [r3, #36]	@ 0x24

          hfmpi2c->XferCount--;
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80068e4:	b29b      	uxth	r3, r3
 80068e6:	3b01      	subs	r3, #1
 80068e8:	b29a      	uxth	r2, r3
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	855a      	strh	r2, [r3, #42]	@ 0x2a
          hfmpi2c->XferSize--;
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80068f2:	3b01      	subs	r3, #1
 80068f4:	b29a      	uxth	r2, r3
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	851a      	strh	r2, [r3, #40]	@ 0x28
        }

        return HAL_ERROR;
 80068fa:	2301      	movs	r3, #1
 80068fc:	e060      	b.n	80069c0 <HAL_FMPI2C_Slave_Receive+0x218>
      }

      /* Read data from RXDR */
      *hfmpi2c->pBuffPtr = (uint8_t)hfmpi2c->Instance->RXDR;
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006908:	b2d2      	uxtb	r2, r2
 800690a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hfmpi2c->pBuffPtr++;
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006910:	1c5a      	adds	r2, r3, #1
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	625a      	str	r2, [r3, #36]	@ 0x24

      hfmpi2c->XferCount--;
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800691a:	b29b      	uxth	r3, r3
 800691c:	3b01      	subs	r3, #1
 800691e:	b29a      	uxth	r2, r3
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hfmpi2c->XferSize--;
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006928:	3b01      	subs	r3, #1
 800692a:	b29a      	uxth	r2, r3
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	851a      	strh	r2, [r3, #40]	@ 0x28
    while (hfmpi2c->XferCount > 0U)
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006934:	b29b      	uxth	r3, r3
 8006936:	2b00      	cmp	r3, #0
 8006938:	d1af      	bne.n	800689a <HAL_FMPI2C_Slave_Receive+0xf2>
    }

    /* Wait until STOP flag is set */
    if (FMPI2C_WaitOnSTOPFlagUntilTimeout(hfmpi2c, Timeout, tickstart) != HAL_OK)
 800693a:	697a      	ldr	r2, [r7, #20]
 800693c:	6839      	ldr	r1, [r7, #0]
 800693e:	68f8      	ldr	r0, [r7, #12]
 8006940:	f004 fb0c 	bl	800af5c <FMPI2C_WaitOnSTOPFlagUntilTimeout>
 8006944:	4603      	mov	r3, r0
 8006946:	2b00      	cmp	r3, #0
 8006948:	d009      	beq.n	800695e <HAL_FMPI2C_Slave_Receive+0x1b6>
    {
      /* Disable Address Acknowledge */
      hfmpi2c->Instance->CR2 |= FMPI2C_CR2_NACK;
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	685a      	ldr	r2, [r3, #4]
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006958:	605a      	str	r2, [r3, #4]
      return HAL_ERROR;
 800695a:	2301      	movs	r3, #1
 800695c:	e030      	b.n	80069c0 <HAL_FMPI2C_Slave_Receive+0x218>
    }

    /* Clear STOP flag */
    __HAL_FMPI2C_CLEAR_FLAG(hfmpi2c, FMPI2C_FLAG_STOPF);
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	2220      	movs	r2, #32
 8006964:	61da      	str	r2, [r3, #28]

    /* Wait until BUSY flag is reset */
    if (FMPI2C_WaitOnFlagUntilTimeout(hfmpi2c, FMPI2C_FLAG_BUSY, SET, Timeout, tickstart) != HAL_OK)
 8006966:	697b      	ldr	r3, [r7, #20]
 8006968:	9300      	str	r3, [sp, #0]
 800696a:	683b      	ldr	r3, [r7, #0]
 800696c:	2201      	movs	r2, #1
 800696e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8006972:	68f8      	ldr	r0, [r7, #12]
 8006974:	f004 fa52 	bl	800ae1c <FMPI2C_WaitOnFlagUntilTimeout>
 8006978:	4603      	mov	r3, r0
 800697a:	2b00      	cmp	r3, #0
 800697c:	d009      	beq.n	8006992 <HAL_FMPI2C_Slave_Receive+0x1ea>
    {
      /* Disable Address Acknowledge */
      hfmpi2c->Instance->CR2 |= FMPI2C_CR2_NACK;
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	685a      	ldr	r2, [r3, #4]
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800698c:	605a      	str	r2, [r3, #4]
      return HAL_ERROR;
 800698e:	2301      	movs	r3, #1
 8006990:	e016      	b.n	80069c0 <HAL_FMPI2C_Slave_Receive+0x218>
    }

    /* Disable Address Acknowledge */
    hfmpi2c->Instance->CR2 |= FMPI2C_CR2_NACK;
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	685a      	ldr	r2, [r3, #4]
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80069a0:	605a      	str	r2, [r3, #4]

    hfmpi2c->State = HAL_FMPI2C_STATE_READY;
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	2220      	movs	r2, #32
 80069a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hfmpi2c->Mode  = HAL_FMPI2C_MODE_NONE;
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	2200      	movs	r2, #0
 80069ae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hfmpi2c);
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	2200      	movs	r2, #0
 80069b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80069ba:	2300      	movs	r3, #0
 80069bc:	e000      	b.n	80069c0 <HAL_FMPI2C_Slave_Receive+0x218>
  }
  else
  {
    return HAL_BUSY;
 80069be:	2302      	movs	r3, #2
  }
}
 80069c0:	4618      	mov	r0, r3
 80069c2:	3718      	adds	r7, #24
 80069c4:	46bd      	mov	sp, r7
 80069c6:	bd80      	pop	{r7, pc}

080069c8 <HAL_FMPI2C_Master_Transmit_IT>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FMPI2C_Master_Transmit_IT(FMPI2C_HandleTypeDef *hfmpi2c, uint16_t DevAddress, uint8_t *pData,
                                                uint16_t Size)
{
 80069c8:	b580      	push	{r7, lr}
 80069ca:	b088      	sub	sp, #32
 80069cc:	af02      	add	r7, sp, #8
 80069ce:	60f8      	str	r0, [r7, #12]
 80069d0:	607a      	str	r2, [r7, #4]
 80069d2:	461a      	mov	r2, r3
 80069d4:	460b      	mov	r3, r1
 80069d6:	817b      	strh	r3, [r7, #10]
 80069d8:	4613      	mov	r3, r2
 80069da:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;

  if (hfmpi2c->State == HAL_FMPI2C_STATE_READY)
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80069e2:	b2db      	uxtb	r3, r3
 80069e4:	2b20      	cmp	r3, #32
 80069e6:	d17c      	bne.n	8006ae2 <HAL_FMPI2C_Master_Transmit_IT+0x11a>
  {
    if (__HAL_FMPI2C_GET_FLAG(hfmpi2c, FMPI2C_FLAG_BUSY) == SET)
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	699b      	ldr	r3, [r3, #24]
 80069ee:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80069f2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80069f6:	d101      	bne.n	80069fc <HAL_FMPI2C_Master_Transmit_IT+0x34>
    {
      return HAL_BUSY;
 80069f8:	2302      	movs	r3, #2
 80069fa:	e073      	b.n	8006ae4 <HAL_FMPI2C_Master_Transmit_IT+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(hfmpi2c);
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006a02:	2b01      	cmp	r3, #1
 8006a04:	d101      	bne.n	8006a0a <HAL_FMPI2C_Master_Transmit_IT+0x42>
 8006a06:	2302      	movs	r3, #2
 8006a08:	e06c      	b.n	8006ae4 <HAL_FMPI2C_Master_Transmit_IT+0x11c>
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	2201      	movs	r2, #1
 8006a0e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hfmpi2c->State       = HAL_FMPI2C_STATE_BUSY_TX;
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	2221      	movs	r2, #33	@ 0x21
 8006a16:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hfmpi2c->Mode        = HAL_FMPI2C_MODE_MASTER;
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	2210      	movs	r2, #16
 8006a1e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hfmpi2c->ErrorCode   = HAL_FMPI2C_ERROR_NONE;
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	2200      	movs	r2, #0
 8006a26:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hfmpi2c->pBuffPtr    = pData;
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	687a      	ldr	r2, [r7, #4]
 8006a2c:	625a      	str	r2, [r3, #36]	@ 0x24
    hfmpi2c->XferCount   = Size;
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	893a      	ldrh	r2, [r7, #8]
 8006a32:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hfmpi2c->XferOptions = FMPI2C_NO_OPTION_FRAME;
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	4a2d      	ldr	r2, [pc, #180]	@ (8006aec <HAL_FMPI2C_Master_Transmit_IT+0x124>)
 8006a38:	62da      	str	r2, [r3, #44]	@ 0x2c
    hfmpi2c->XferISR     = FMPI2C_Master_ISR_IT;
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	4a2c      	ldr	r2, [pc, #176]	@ (8006af0 <HAL_FMPI2C_Master_Transmit_IT+0x128>)
 8006a3e:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hfmpi2c->XferCount > MAX_NBYTE_SIZE)
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006a44:	b29b      	uxth	r3, r3
 8006a46:	2bff      	cmp	r3, #255	@ 0xff
 8006a48:	d906      	bls.n	8006a58 <HAL_FMPI2C_Master_Transmit_IT+0x90>
    {
      hfmpi2c->XferSize = MAX_NBYTE_SIZE;
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	22ff      	movs	r2, #255	@ 0xff
 8006a4e:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = FMPI2C_RELOAD_MODE;
 8006a50:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006a54:	617b      	str	r3, [r7, #20]
 8006a56:	e007      	b.n	8006a68 <HAL_FMPI2C_Master_Transmit_IT+0xa0>
    }
    else
    {
      hfmpi2c->XferSize = hfmpi2c->XferCount;
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006a5c:	b29a      	uxth	r2, r3
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = FMPI2C_AUTOEND_MODE;
 8006a62:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006a66:	617b      	str	r3, [r7, #20]
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hfmpi2c->XferCount > MAX_NBYTE_SIZE */
    if (hfmpi2c->XferSize > 0U)
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d024      	beq.n	8006aba <HAL_FMPI2C_Master_Transmit_IT+0xf2>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hfmpi2c->Instance->TXDR = *hfmpi2c->pBuffPtr;
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a74:	781a      	ldrb	r2, [r3, #0]
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hfmpi2c->pBuffPtr++;
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a80:	1c5a      	adds	r2, r3, #1
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	625a      	str	r2, [r3, #36]	@ 0x24

      hfmpi2c->XferCount--;
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006a8a:	b29b      	uxth	r3, r3
 8006a8c:	3b01      	subs	r3, #1
 8006a8e:	b29a      	uxth	r2, r3
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hfmpi2c->XferSize--;
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006a98:	3b01      	subs	r3, #1
 8006a9a:	b29a      	uxth	r2, r3
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	851a      	strh	r2, [r3, #40]	@ 0x28

      FMPI2C_TransferConfig(hfmpi2c, DevAddress, (uint8_t)(hfmpi2c->XferSize + 1U), xfermode,
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006aa4:	b2db      	uxtb	r3, r3
 8006aa6:	3301      	adds	r3, #1
 8006aa8:	b2da      	uxtb	r2, r3
 8006aaa:	8979      	ldrh	r1, [r7, #10]
 8006aac:	4b11      	ldr	r3, [pc, #68]	@ (8006af4 <HAL_FMPI2C_Master_Transmit_IT+0x12c>)
 8006aae:	9300      	str	r3, [sp, #0]
 8006ab0:	697b      	ldr	r3, [r7, #20]
 8006ab2:	68f8      	ldr	r0, [r7, #12]
 8006ab4:	f004 fc02 	bl	800b2bc <FMPI2C_TransferConfig>
 8006ab8:	e009      	b.n	8006ace <HAL_FMPI2C_Master_Transmit_IT+0x106>
                            FMPI2C_GENERATE_START_WRITE);
    }
    else
    {
      FMPI2C_TransferConfig(hfmpi2c, DevAddress, (uint8_t)hfmpi2c->XferSize, xfermode,
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006abe:	b2da      	uxtb	r2, r3
 8006ac0:	8979      	ldrh	r1, [r7, #10]
 8006ac2:	4b0c      	ldr	r3, [pc, #48]	@ (8006af4 <HAL_FMPI2C_Master_Transmit_IT+0x12c>)
 8006ac4:	9300      	str	r3, [sp, #0]
 8006ac6:	697b      	ldr	r3, [r7, #20]
 8006ac8:	68f8      	ldr	r0, [r7, #12]
 8006aca:	f004 fbf7 	bl	800b2bc <FMPI2C_TransferConfig>
                            FMPI2C_GENERATE_START_WRITE);
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hfmpi2c);
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	2200      	movs	r2, #0
 8006ad2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Enable ERR, TC, STOP, NACK, TXI interrupt */
    /* possible to enable all of these */
    /* FMPI2C_IT_ERRI | FMPI2C_IT_TCI | FMPI2C_IT_STOPI | FMPI2C_IT_NACKI |
      FMPI2C_IT_ADDRI | FMPI2C_IT_RXI | FMPI2C_IT_TXI */
    FMPI2C_Enable_IRQ(hfmpi2c, FMPI2C_XFER_TX_IT);
 8006ad6:	2101      	movs	r1, #1
 8006ad8:	68f8      	ldr	r0, [r7, #12]
 8006ada:	f004 fc21 	bl	800b320 <FMPI2C_Enable_IRQ>

    return HAL_OK;
 8006ade:	2300      	movs	r3, #0
 8006ae0:	e000      	b.n	8006ae4 <HAL_FMPI2C_Master_Transmit_IT+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8006ae2:	2302      	movs	r3, #2
  }
}
 8006ae4:	4618      	mov	r0, r3
 8006ae6:	3718      	adds	r7, #24
 8006ae8:	46bd      	mov	sp, r7
 8006aea:	bd80      	pop	{r7, pc}
 8006aec:	ffff0000 	.word	0xffff0000
 8006af0:	080092f3 	.word	0x080092f3
 8006af4:	80002000 	.word	0x80002000

08006af8 <HAL_FMPI2C_Master_Receive_IT>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FMPI2C_Master_Receive_IT(FMPI2C_HandleTypeDef *hfmpi2c, uint16_t DevAddress, uint8_t *pData,
                                               uint16_t Size)
{
 8006af8:	b580      	push	{r7, lr}
 8006afa:	b088      	sub	sp, #32
 8006afc:	af02      	add	r7, sp, #8
 8006afe:	60f8      	str	r0, [r7, #12]
 8006b00:	607a      	str	r2, [r7, #4]
 8006b02:	461a      	mov	r2, r3
 8006b04:	460b      	mov	r3, r1
 8006b06:	817b      	strh	r3, [r7, #10]
 8006b08:	4613      	mov	r3, r2
 8006b0a:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;

  if (hfmpi2c->State == HAL_FMPI2C_STATE_READY)
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006b12:	b2db      	uxtb	r3, r3
 8006b14:	2b20      	cmp	r3, #32
 8006b16:	d153      	bne.n	8006bc0 <HAL_FMPI2C_Master_Receive_IT+0xc8>
  {
    if (__HAL_FMPI2C_GET_FLAG(hfmpi2c, FMPI2C_FLAG_BUSY) == SET)
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	699b      	ldr	r3, [r3, #24]
 8006b1e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006b22:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006b26:	d101      	bne.n	8006b2c <HAL_FMPI2C_Master_Receive_IT+0x34>
    {
      return HAL_BUSY;
 8006b28:	2302      	movs	r3, #2
 8006b2a:	e04a      	b.n	8006bc2 <HAL_FMPI2C_Master_Receive_IT+0xca>
    }

    /* Process Locked */
    __HAL_LOCK(hfmpi2c);
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006b32:	2b01      	cmp	r3, #1
 8006b34:	d101      	bne.n	8006b3a <HAL_FMPI2C_Master_Receive_IT+0x42>
 8006b36:	2302      	movs	r3, #2
 8006b38:	e043      	b.n	8006bc2 <HAL_FMPI2C_Master_Receive_IT+0xca>
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	2201      	movs	r2, #1
 8006b3e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hfmpi2c->State       = HAL_FMPI2C_STATE_BUSY_RX;
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	2222      	movs	r2, #34	@ 0x22
 8006b46:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hfmpi2c->Mode        = HAL_FMPI2C_MODE_MASTER;
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	2210      	movs	r2, #16
 8006b4e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hfmpi2c->ErrorCode   = HAL_FMPI2C_ERROR_NONE;
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	2200      	movs	r2, #0
 8006b56:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hfmpi2c->pBuffPtr    = pData;
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	687a      	ldr	r2, [r7, #4]
 8006b5c:	625a      	str	r2, [r3, #36]	@ 0x24
    hfmpi2c->XferCount   = Size;
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	893a      	ldrh	r2, [r7, #8]
 8006b62:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hfmpi2c->XferOptions = FMPI2C_NO_OPTION_FRAME;
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	4a19      	ldr	r2, [pc, #100]	@ (8006bcc <HAL_FMPI2C_Master_Receive_IT+0xd4>)
 8006b68:	62da      	str	r2, [r3, #44]	@ 0x2c
    hfmpi2c->XferISR     = FMPI2C_Master_ISR_IT;
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	4a18      	ldr	r2, [pc, #96]	@ (8006bd0 <HAL_FMPI2C_Master_Receive_IT+0xd8>)
 8006b6e:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hfmpi2c->XferCount > MAX_NBYTE_SIZE)
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006b74:	b29b      	uxth	r3, r3
 8006b76:	2bff      	cmp	r3, #255	@ 0xff
 8006b78:	d906      	bls.n	8006b88 <HAL_FMPI2C_Master_Receive_IT+0x90>
    {
      hfmpi2c->XferSize = 1U;
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	2201      	movs	r2, #1
 8006b7e:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = FMPI2C_RELOAD_MODE;
 8006b80:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006b84:	617b      	str	r3, [r7, #20]
 8006b86:	e007      	b.n	8006b98 <HAL_FMPI2C_Master_Receive_IT+0xa0>
    }
    else
    {
      hfmpi2c->XferSize = hfmpi2c->XferCount;
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006b8c:	b29a      	uxth	r2, r3
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = FMPI2C_AUTOEND_MODE;
 8006b92:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006b96:	617b      	str	r3, [r7, #20]
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hfmpi2c->XferCount > MAX_NBYTE_SIZE */
    FMPI2C_TransferConfig(hfmpi2c, DevAddress, (uint8_t)hfmpi2c->XferSize, xfermode, FMPI2C_GENERATE_START_READ);
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006b9c:	b2da      	uxtb	r2, r3
 8006b9e:	8979      	ldrh	r1, [r7, #10]
 8006ba0:	4b0c      	ldr	r3, [pc, #48]	@ (8006bd4 <HAL_FMPI2C_Master_Receive_IT+0xdc>)
 8006ba2:	9300      	str	r3, [sp, #0]
 8006ba4:	697b      	ldr	r3, [r7, #20]
 8006ba6:	68f8      	ldr	r0, [r7, #12]
 8006ba8:	f004 fb88 	bl	800b2bc <FMPI2C_TransferConfig>

    /* Process Unlocked */
    __HAL_UNLOCK(hfmpi2c);
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	2200      	movs	r2, #0
 8006bb0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Enable ERR, TC, STOP, NACK, RXI interrupt */
    /* possible to enable all of these */
    /* FMPI2C_IT_ERRI | FMPI2C_IT_TCI | FMPI2C_IT_STOPI | FMPI2C_IT_NACKI |
      FMPI2C_IT_ADDRI | FMPI2C_IT_RXI | FMPI2C_IT_TXI */
    FMPI2C_Enable_IRQ(hfmpi2c, FMPI2C_XFER_RX_IT);
 8006bb4:	2102      	movs	r1, #2
 8006bb6:	68f8      	ldr	r0, [r7, #12]
 8006bb8:	f004 fbb2 	bl	800b320 <FMPI2C_Enable_IRQ>

    return HAL_OK;
 8006bbc:	2300      	movs	r3, #0
 8006bbe:	e000      	b.n	8006bc2 <HAL_FMPI2C_Master_Receive_IT+0xca>
  }
  else
  {
    return HAL_BUSY;
 8006bc0:	2302      	movs	r3, #2
  }
}
 8006bc2:	4618      	mov	r0, r3
 8006bc4:	3718      	adds	r7, #24
 8006bc6:	46bd      	mov	sp, r7
 8006bc8:	bd80      	pop	{r7, pc}
 8006bca:	bf00      	nop
 8006bcc:	ffff0000 	.word	0xffff0000
 8006bd0:	080092f3 	.word	0x080092f3
 8006bd4:	80002400 	.word	0x80002400

08006bd8 <HAL_FMPI2C_Slave_Transmit_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FMPI2C_Slave_Transmit_IT(FMPI2C_HandleTypeDef *hfmpi2c, uint8_t *pData, uint16_t Size)
{
 8006bd8:	b580      	push	{r7, lr}
 8006bda:	b084      	sub	sp, #16
 8006bdc:	af00      	add	r7, sp, #0
 8006bde:	60f8      	str	r0, [r7, #12]
 8006be0:	60b9      	str	r1, [r7, #8]
 8006be2:	4613      	mov	r3, r2
 8006be4:	80fb      	strh	r3, [r7, #6]
  if (hfmpi2c->State == HAL_FMPI2C_STATE_READY)
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006bec:	b2db      	uxtb	r3, r3
 8006bee:	2b20      	cmp	r3, #32
 8006bf0:	d156      	bne.n	8006ca0 <HAL_FMPI2C_Slave_Transmit_IT+0xc8>
  {
    /* Process Locked */
    __HAL_LOCK(hfmpi2c);
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006bf8:	2b01      	cmp	r3, #1
 8006bfa:	d101      	bne.n	8006c00 <HAL_FMPI2C_Slave_Transmit_IT+0x28>
 8006bfc:	2302      	movs	r3, #2
 8006bfe:	e050      	b.n	8006ca2 <HAL_FMPI2C_Slave_Transmit_IT+0xca>
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	2201      	movs	r2, #1
 8006c04:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hfmpi2c->State       = HAL_FMPI2C_STATE_BUSY_TX;
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	2221      	movs	r2, #33	@ 0x21
 8006c0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hfmpi2c->Mode        = HAL_FMPI2C_MODE_SLAVE;
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	2220      	movs	r2, #32
 8006c14:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hfmpi2c->ErrorCode   = HAL_FMPI2C_ERROR_NONE;
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	2200      	movs	r2, #0
 8006c1c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Enable Address Acknowledge */
    hfmpi2c->Instance->CR2 &= ~FMPI2C_CR2_NACK;
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	685a      	ldr	r2, [r3, #4]
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006c2c:	605a      	str	r2, [r3, #4]

    /* Prepare transfer parameters */
    hfmpi2c->pBuffPtr    = pData;
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	68ba      	ldr	r2, [r7, #8]
 8006c32:	625a      	str	r2, [r3, #36]	@ 0x24
    hfmpi2c->XferCount   = Size;
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	88fa      	ldrh	r2, [r7, #6]
 8006c38:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hfmpi2c->XferSize    = hfmpi2c->XferCount;
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006c3e:	b29a      	uxth	r2, r3
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	851a      	strh	r2, [r3, #40]	@ 0x28
    hfmpi2c->XferOptions = FMPI2C_NO_OPTION_FRAME;
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	4a19      	ldr	r2, [pc, #100]	@ (8006cac <HAL_FMPI2C_Slave_Transmit_IT+0xd4>)
 8006c48:	62da      	str	r2, [r3, #44]	@ 0x2c
    hfmpi2c->XferISR     = FMPI2C_Slave_ISR_IT;
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	4a18      	ldr	r2, [pc, #96]	@ (8006cb0 <HAL_FMPI2C_Slave_Transmit_IT+0xd8>)
 8006c4e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Preload TX data if no stretch enable */
    if (hfmpi2c->Init.NoStretchMode == FMPI2C_NOSTRETCH_ENABLE)
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	6a1b      	ldr	r3, [r3, #32]
 8006c54:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006c58:	d117      	bne.n	8006c8a <HAL_FMPI2C_Slave_Transmit_IT+0xb2>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hfmpi2c->Instance->TXDR = *hfmpi2c->pBuffPtr;
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c5e:	781a      	ldrb	r2, [r3, #0]
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hfmpi2c->pBuffPtr++;
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c6a:	1c5a      	adds	r2, r3, #1
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	625a      	str	r2, [r3, #36]	@ 0x24

      hfmpi2c->XferCount--;
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006c74:	b29b      	uxth	r3, r3
 8006c76:	3b01      	subs	r3, #1
 8006c78:	b29a      	uxth	r2, r3
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hfmpi2c->XferSize--;
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006c82:	3b01      	subs	r3, #1
 8006c84:	b29a      	uxth	r2, r3
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	851a      	strh	r2, [r3, #40]	@ 0x28
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hfmpi2c);
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	2200      	movs	r2, #0
 8006c8e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Enable ERR, TC, STOP, NACK, TXI interrupt */
    /* possible to enable all of these */
    /* FMPI2C_IT_ERRI | FMPI2C_IT_TCI | FMPI2C_IT_STOPI | FMPI2C_IT_NACKI |
      FMPI2C_IT_ADDRI | FMPI2C_IT_RXI | FMPI2C_IT_TXI */
    FMPI2C_Enable_IRQ(hfmpi2c, FMPI2C_XFER_TX_IT | FMPI2C_XFER_LISTEN_IT);
 8006c92:	f248 0101 	movw	r1, #32769	@ 0x8001
 8006c96:	68f8      	ldr	r0, [r7, #12]
 8006c98:	f004 fb42 	bl	800b320 <FMPI2C_Enable_IRQ>

    return HAL_OK;
 8006c9c:	2300      	movs	r3, #0
 8006c9e:	e000      	b.n	8006ca2 <HAL_FMPI2C_Slave_Transmit_IT+0xca>
  }
  else
  {
    return HAL_BUSY;
 8006ca0:	2302      	movs	r3, #2
  }
}
 8006ca2:	4618      	mov	r0, r3
 8006ca4:	3710      	adds	r7, #16
 8006ca6:	46bd      	mov	sp, r7
 8006ca8:	bd80      	pop	{r7, pc}
 8006caa:	bf00      	nop
 8006cac:	ffff0000 	.word	0xffff0000
 8006cb0:	08009819 	.word	0x08009819

08006cb4 <HAL_FMPI2C_Slave_Receive_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FMPI2C_Slave_Receive_IT(FMPI2C_HandleTypeDef *hfmpi2c, uint8_t *pData, uint16_t Size)
{
 8006cb4:	b580      	push	{r7, lr}
 8006cb6:	b084      	sub	sp, #16
 8006cb8:	af00      	add	r7, sp, #0
 8006cba:	60f8      	str	r0, [r7, #12]
 8006cbc:	60b9      	str	r1, [r7, #8]
 8006cbe:	4613      	mov	r3, r2
 8006cc0:	80fb      	strh	r3, [r7, #6]
  if (hfmpi2c->State == HAL_FMPI2C_STATE_READY)
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006cc8:	b2db      	uxtb	r3, r3
 8006cca:	2b20      	cmp	r3, #32
 8006ccc:	d139      	bne.n	8006d42 <HAL_FMPI2C_Slave_Receive_IT+0x8e>
  {
    /* Process Locked */
    __HAL_LOCK(hfmpi2c);
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006cd4:	2b01      	cmp	r3, #1
 8006cd6:	d101      	bne.n	8006cdc <HAL_FMPI2C_Slave_Receive_IT+0x28>
 8006cd8:	2302      	movs	r3, #2
 8006cda:	e033      	b.n	8006d44 <HAL_FMPI2C_Slave_Receive_IT+0x90>
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	2201      	movs	r2, #1
 8006ce0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hfmpi2c->State       = HAL_FMPI2C_STATE_BUSY_RX;
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	2222      	movs	r2, #34	@ 0x22
 8006ce8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hfmpi2c->Mode        = HAL_FMPI2C_MODE_SLAVE;
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	2220      	movs	r2, #32
 8006cf0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hfmpi2c->ErrorCode   = HAL_FMPI2C_ERROR_NONE;
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	2200      	movs	r2, #0
 8006cf8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Enable Address Acknowledge */
    hfmpi2c->Instance->CR2 &= ~FMPI2C_CR2_NACK;
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	685a      	ldr	r2, [r3, #4]
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006d08:	605a      	str	r2, [r3, #4]

    /* Prepare transfer parameters */
    hfmpi2c->pBuffPtr    = pData;
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	68ba      	ldr	r2, [r7, #8]
 8006d0e:	625a      	str	r2, [r3, #36]	@ 0x24
    hfmpi2c->XferCount   = Size;
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	88fa      	ldrh	r2, [r7, #6]
 8006d14:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hfmpi2c->XferSize    = hfmpi2c->XferCount;
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006d1a:	b29a      	uxth	r2, r3
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hfmpi2c->XferOptions = FMPI2C_NO_OPTION_FRAME;
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	4a0a      	ldr	r2, [pc, #40]	@ (8006d4c <HAL_FMPI2C_Slave_Receive_IT+0x98>)
 8006d24:	62da      	str	r2, [r3, #44]	@ 0x2c
    hfmpi2c->XferISR     = FMPI2C_Slave_ISR_IT;
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	4a09      	ldr	r2, [pc, #36]	@ (8006d50 <HAL_FMPI2C_Slave_Receive_IT+0x9c>)
 8006d2a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Process Unlocked */
    __HAL_UNLOCK(hfmpi2c);
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	2200      	movs	r2, #0
 8006d30:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Enable ERR, TC, STOP, NACK, RXI interrupt */
    /* possible to enable all of these */
    /* FMPI2C_IT_ERRI | FMPI2C_IT_TCI | FMPI2C_IT_STOPI | FMPI2C_IT_NACKI |
      FMPI2C_IT_ADDRI | FMPI2C_IT_RXI | FMPI2C_IT_TXI */
    FMPI2C_Enable_IRQ(hfmpi2c, FMPI2C_XFER_RX_IT | FMPI2C_XFER_LISTEN_IT);
 8006d34:	f248 0102 	movw	r1, #32770	@ 0x8002
 8006d38:	68f8      	ldr	r0, [r7, #12]
 8006d3a:	f004 faf1 	bl	800b320 <FMPI2C_Enable_IRQ>

    return HAL_OK;
 8006d3e:	2300      	movs	r3, #0
 8006d40:	e000      	b.n	8006d44 <HAL_FMPI2C_Slave_Receive_IT+0x90>
  }
  else
  {
    return HAL_BUSY;
 8006d42:	2302      	movs	r3, #2
  }
}
 8006d44:	4618      	mov	r0, r3
 8006d46:	3710      	adds	r7, #16
 8006d48:	46bd      	mov	sp, r7
 8006d4a:	bd80      	pop	{r7, pc}
 8006d4c:	ffff0000 	.word	0xffff0000
 8006d50:	08009819 	.word	0x08009819

08006d54 <HAL_FMPI2C_Master_Transmit_DMA>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FMPI2C_Master_Transmit_DMA(FMPI2C_HandleTypeDef *hfmpi2c, uint16_t DevAddress, uint8_t *pData,
                                                 uint16_t Size)
{
 8006d54:	b580      	push	{r7, lr}
 8006d56:	b08a      	sub	sp, #40	@ 0x28
 8006d58:	af02      	add	r7, sp, #8
 8006d5a:	60f8      	str	r0, [r7, #12]
 8006d5c:	607a      	str	r2, [r7, #4]
 8006d5e:	461a      	mov	r2, r3
 8006d60:	460b      	mov	r3, r1
 8006d62:	817b      	strh	r3, [r7, #10]
 8006d64:	4613      	mov	r3, r2
 8006d66:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;
  HAL_StatusTypeDef dmaxferstatus;
  uint32_t sizetoxfer = 0U;
 8006d68:	2300      	movs	r3, #0
 8006d6a:	61bb      	str	r3, [r7, #24]

  if (hfmpi2c->State == HAL_FMPI2C_STATE_READY)
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006d72:	b2db      	uxtb	r3, r3
 8006d74:	2b20      	cmp	r3, #32
 8006d76:	f040 80ef 	bne.w	8006f58 <HAL_FMPI2C_Master_Transmit_DMA+0x204>
  {
    if (__HAL_FMPI2C_GET_FLAG(hfmpi2c, FMPI2C_FLAG_BUSY) == SET)
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	699b      	ldr	r3, [r3, #24]
 8006d80:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006d84:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006d88:	d101      	bne.n	8006d8e <HAL_FMPI2C_Master_Transmit_DMA+0x3a>
    {
      return HAL_BUSY;
 8006d8a:	2302      	movs	r3, #2
 8006d8c:	e0e5      	b.n	8006f5a <HAL_FMPI2C_Master_Transmit_DMA+0x206>
    }

    /* Process Locked */
    __HAL_LOCK(hfmpi2c);
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006d94:	2b01      	cmp	r3, #1
 8006d96:	d101      	bne.n	8006d9c <HAL_FMPI2C_Master_Transmit_DMA+0x48>
 8006d98:	2302      	movs	r3, #2
 8006d9a:	e0de      	b.n	8006f5a <HAL_FMPI2C_Master_Transmit_DMA+0x206>
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	2201      	movs	r2, #1
 8006da0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hfmpi2c->State       = HAL_FMPI2C_STATE_BUSY_TX;
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	2221      	movs	r2, #33	@ 0x21
 8006da8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hfmpi2c->Mode        = HAL_FMPI2C_MODE_MASTER;
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	2210      	movs	r2, #16
 8006db0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hfmpi2c->ErrorCode   = HAL_FMPI2C_ERROR_NONE;
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	2200      	movs	r2, #0
 8006db8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hfmpi2c->pBuffPtr    = pData;
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	687a      	ldr	r2, [r7, #4]
 8006dbe:	625a      	str	r2, [r3, #36]	@ 0x24
    hfmpi2c->XferCount   = Size;
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	893a      	ldrh	r2, [r7, #8]
 8006dc4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hfmpi2c->XferOptions = FMPI2C_NO_OPTION_FRAME;
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	4a66      	ldr	r2, [pc, #408]	@ (8006f64 <HAL_FMPI2C_Master_Transmit_DMA+0x210>)
 8006dca:	62da      	str	r2, [r3, #44]	@ 0x2c
    hfmpi2c->XferISR     = FMPI2C_Master_ISR_DMA;
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	4a66      	ldr	r2, [pc, #408]	@ (8006f68 <HAL_FMPI2C_Master_Transmit_DMA+0x214>)
 8006dd0:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hfmpi2c->XferCount > MAX_NBYTE_SIZE)
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006dd6:	b29b      	uxth	r3, r3
 8006dd8:	2bff      	cmp	r3, #255	@ 0xff
 8006dda:	d906      	bls.n	8006dea <HAL_FMPI2C_Master_Transmit_DMA+0x96>
    {
      hfmpi2c->XferSize = MAX_NBYTE_SIZE;
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	22ff      	movs	r2, #255	@ 0xff
 8006de0:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = FMPI2C_RELOAD_MODE;
 8006de2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006de6:	61fb      	str	r3, [r7, #28]
 8006de8:	e007      	b.n	8006dfa <HAL_FMPI2C_Master_Transmit_DMA+0xa6>
    }
    else
    {
      hfmpi2c->XferSize = hfmpi2c->XferCount;
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006dee:	b29a      	uxth	r2, r3
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = FMPI2C_AUTOEND_MODE;
 8006df4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006df8:	61fb      	str	r3, [r7, #28]
    }

    if (hfmpi2c->XferSize > 0U)
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d01a      	beq.n	8006e38 <HAL_FMPI2C_Master_Transmit_DMA+0xe4>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hfmpi2c->Instance->TXDR = *hfmpi2c->pBuffPtr;
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e06:	781a      	ldrb	r2, [r3, #0]
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hfmpi2c->pBuffPtr++;
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e12:	1c5a      	adds	r2, r3, #1
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	625a      	str	r2, [r3, #36]	@ 0x24

      sizetoxfer = hfmpi2c->XferSize;
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006e1c:	61bb      	str	r3, [r7, #24]
      hfmpi2c->XferCount--;
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006e22:	b29b      	uxth	r3, r3
 8006e24:	3b01      	subs	r3, #1
 8006e26:	b29a      	uxth	r2, r3
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hfmpi2c->XferSize--;
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006e30:	3b01      	subs	r3, #1
 8006e32:	b29a      	uxth	r2, r3
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	851a      	strh	r2, [r3, #40]	@ 0x28
    }

    if (hfmpi2c->XferSize > 0U)
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d074      	beq.n	8006f2a <HAL_FMPI2C_Master_Transmit_DMA+0x1d6>
    {
      if (hfmpi2c->hdmatx != NULL)
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d022      	beq.n	8006e8e <HAL_FMPI2C_Master_Transmit_DMA+0x13a>
      {
        /* Set the FMPI2C DMA transfer complete callback */
        hfmpi2c->hdmatx->XferCpltCallback = FMPI2C_DMAMasterTransmitCplt;
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e4c:	4a47      	ldr	r2, [pc, #284]	@ (8006f6c <HAL_FMPI2C_Master_Transmit_DMA+0x218>)
 8006e4e:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA error callback */
        hfmpi2c->hdmatx->XferErrorCallback = FMPI2C_DMAError;
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e54:	4a46      	ldr	r2, [pc, #280]	@ (8006f70 <HAL_FMPI2C_Master_Transmit_DMA+0x21c>)
 8006e56:	64da      	str	r2, [r3, #76]	@ 0x4c

        /* Set the unused DMA callbacks to NULL */
        hfmpi2c->hdmatx->XferHalfCpltCallback = NULL;
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e5c:	2200      	movs	r2, #0
 8006e5e:	641a      	str	r2, [r3, #64]	@ 0x40
        hfmpi2c->hdmatx->XferAbortCallback = NULL;
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e64:	2200      	movs	r2, #0
 8006e66:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Enable the DMA stream */
        dmaxferstatus = HAL_DMA_Start_IT(hfmpi2c->hdmatx, (uint32_t)hfmpi2c->pBuffPtr,
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e70:	4619      	mov	r1, r3
                                         (uint32_t)&hfmpi2c->Instance->TXDR, hfmpi2c->XferSize);
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	3328      	adds	r3, #40	@ 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hfmpi2c->hdmatx, (uint32_t)hfmpi2c->pBuffPtr,
 8006e78:	461a      	mov	r2, r3
                                         (uint32_t)&hfmpi2c->Instance->TXDR, hfmpi2c->XferSize);
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hfmpi2c->hdmatx, (uint32_t)hfmpi2c->pBuffPtr,
 8006e7e:	f7fc f8c4 	bl	800300a <HAL_DMA_Start_IT>
 8006e82:	4603      	mov	r3, r0
 8006e84:	75fb      	strb	r3, [r7, #23]
        __HAL_UNLOCK(hfmpi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8006e86:	7dfb      	ldrb	r3, [r7, #23]
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d13a      	bne.n	8006f02 <HAL_FMPI2C_Master_Transmit_DMA+0x1ae>
 8006e8c:	e013      	b.n	8006eb6 <HAL_FMPI2C_Master_Transmit_DMA+0x162>
        hfmpi2c->State     = HAL_FMPI2C_STATE_READY;
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	2220      	movs	r2, #32
 8006e92:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hfmpi2c->Mode      = HAL_FMPI2C_MODE_NONE;
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	2200      	movs	r2, #0
 8006e9a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        hfmpi2c->ErrorCode |= HAL_FMPI2C_ERROR_DMA_PARAM;
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006ea2:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	645a      	str	r2, [r3, #68]	@ 0x44
        __HAL_UNLOCK(hfmpi2c);
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	2200      	movs	r2, #0
 8006eae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        return HAL_ERROR;
 8006eb2:	2301      	movs	r3, #1
 8006eb4:	e051      	b.n	8006f5a <HAL_FMPI2C_Master_Transmit_DMA+0x206>
      {
        /* Send Slave Address */
        /* Set NBYTES to write and reload if hfmpi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
        FMPI2C_TransferConfig(hfmpi2c, DevAddress, (uint8_t)(hfmpi2c->XferSize + 1U),
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006eba:	b2db      	uxtb	r3, r3
 8006ebc:	3301      	adds	r3, #1
 8006ebe:	b2da      	uxtb	r2, r3
 8006ec0:	8979      	ldrh	r1, [r7, #10]
 8006ec2:	4b2c      	ldr	r3, [pc, #176]	@ (8006f74 <HAL_FMPI2C_Master_Transmit_DMA+0x220>)
 8006ec4:	9300      	str	r3, [sp, #0]
 8006ec6:	69fb      	ldr	r3, [r7, #28]
 8006ec8:	68f8      	ldr	r0, [r7, #12]
 8006eca:	f004 f9f7 	bl	800b2bc <FMPI2C_TransferConfig>
                              xfermode, FMPI2C_GENERATE_START_WRITE);

        /* Update XferCount value */
        hfmpi2c->XferCount -= hfmpi2c->XferSize;
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006ed2:	b29a      	uxth	r2, r3
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006ed8:	1ad3      	subs	r3, r2, r3
 8006eda:	b29a      	uxth	r2, r3
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	855a      	strh	r2, [r3, #42]	@ 0x2a

        /* Process Unlocked */
        __HAL_UNLOCK(hfmpi2c);
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	2200      	movs	r2, #0
 8006ee4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        /* Note : The FMPI2C interrupts must be enabled after unlocking current process
                  to avoid the risk of FMPI2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR and NACK interrupts */
        FMPI2C_Enable_IRQ(hfmpi2c, FMPI2C_XFER_ERROR_IT);
 8006ee8:	2110      	movs	r1, #16
 8006eea:	68f8      	ldr	r0, [r7, #12]
 8006eec:	f004 fa18 	bl	800b320 <FMPI2C_Enable_IRQ>

        /* Enable DMA Request */
        hfmpi2c->Instance->CR1 |= FMPI2C_CR1_TXDMAEN;
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	681a      	ldr	r2, [r3, #0]
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006efe:	601a      	str	r2, [r3, #0]
 8006f00:	e028      	b.n	8006f54 <HAL_FMPI2C_Master_Transmit_DMA+0x200>
      }
      else
      {
        /* Update FMPI2C state */
        hfmpi2c->State     = HAL_FMPI2C_STATE_READY;
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	2220      	movs	r2, #32
 8006f06:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hfmpi2c->Mode      = HAL_FMPI2C_MODE_NONE;
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	2200      	movs	r2, #0
 8006f0e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Update FMPI2C error code */
        hfmpi2c->ErrorCode |= HAL_FMPI2C_ERROR_DMA;
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f16:	f043 0210 	orr.w	r2, r3, #16
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hfmpi2c);
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	2200      	movs	r2, #0
 8006f22:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8006f26:	2301      	movs	r3, #1
 8006f28:	e017      	b.n	8006f5a <HAL_FMPI2C_Master_Transmit_DMA+0x206>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hfmpi2c->XferISR = FMPI2C_Master_ISR_IT;
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	4a12      	ldr	r2, [pc, #72]	@ (8006f78 <HAL_FMPI2C_Master_Transmit_DMA+0x224>)
 8006f2e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Send Slave Address */
      /* Set NBYTES to write and generate START condition */
      FMPI2C_TransferConfig(hfmpi2c, DevAddress, (uint8_t)sizetoxfer, FMPI2C_AUTOEND_MODE,
 8006f30:	69bb      	ldr	r3, [r7, #24]
 8006f32:	b2da      	uxtb	r2, r3
 8006f34:	8979      	ldrh	r1, [r7, #10]
 8006f36:	4b0f      	ldr	r3, [pc, #60]	@ (8006f74 <HAL_FMPI2C_Master_Transmit_DMA+0x220>)
 8006f38:	9300      	str	r3, [sp, #0]
 8006f3a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006f3e:	68f8      	ldr	r0, [r7, #12]
 8006f40:	f004 f9bc 	bl	800b2bc <FMPI2C_TransferConfig>
                            FMPI2C_GENERATE_START_WRITE);

      /* Process Unlocked */
      __HAL_UNLOCK(hfmpi2c);
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	2200      	movs	r2, #0
 8006f48:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
                process unlock */
      /* Enable ERR, TC, STOP, NACK, TXI interrupt */
      /* possible to enable all of these */
      /* FMPI2C_IT_ERRI | FMPI2C_IT_TCI | FMPI2C_IT_STOPI | FMPI2C_IT_NACKI |
        FMPI2C_IT_ADDRI | FMPI2C_IT_RXI | FMPI2C_IT_TXI */
      FMPI2C_Enable_IRQ(hfmpi2c, FMPI2C_XFER_TX_IT);
 8006f4c:	2101      	movs	r1, #1
 8006f4e:	68f8      	ldr	r0, [r7, #12]
 8006f50:	f004 f9e6 	bl	800b320 <FMPI2C_Enable_IRQ>
    }

    return HAL_OK;
 8006f54:	2300      	movs	r3, #0
 8006f56:	e000      	b.n	8006f5a <HAL_FMPI2C_Master_Transmit_DMA+0x206>
  }
  else
  {
    return HAL_BUSY;
 8006f58:	2302      	movs	r3, #2
  }
}
 8006f5a:	4618      	mov	r0, r3
 8006f5c:	3720      	adds	r7, #32
 8006f5e:	46bd      	mov	sp, r7
 8006f60:	bd80      	pop	{r7, pc}
 8006f62:	bf00      	nop
 8006f64:	ffff0000 	.word	0xffff0000
 8006f68:	08009a21 	.word	0x08009a21
 8006f6c:	0800ab9f 	.word	0x0800ab9f
 8006f70:	0800ad6d 	.word	0x0800ad6d
 8006f74:	80002000 	.word	0x80002000
 8006f78:	080092f3 	.word	0x080092f3

08006f7c <HAL_FMPI2C_Master_Receive_DMA>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FMPI2C_Master_Receive_DMA(FMPI2C_HandleTypeDef *hfmpi2c, uint16_t DevAddress, uint8_t *pData,
                                                uint16_t Size)
{
 8006f7c:	b580      	push	{r7, lr}
 8006f7e:	b088      	sub	sp, #32
 8006f80:	af02      	add	r7, sp, #8
 8006f82:	60f8      	str	r0, [r7, #12]
 8006f84:	607a      	str	r2, [r7, #4]
 8006f86:	461a      	mov	r2, r3
 8006f88:	460b      	mov	r3, r1
 8006f8a:	817b      	strh	r3, [r7, #10]
 8006f8c:	4613      	mov	r3, r2
 8006f8e:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;
  HAL_StatusTypeDef dmaxferstatus;

  if (hfmpi2c->State == HAL_FMPI2C_STATE_READY)
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006f96:	b2db      	uxtb	r3, r3
 8006f98:	2b20      	cmp	r3, #32
 8006f9a:	f040 80cd 	bne.w	8007138 <HAL_FMPI2C_Master_Receive_DMA+0x1bc>
  {
    if (__HAL_FMPI2C_GET_FLAG(hfmpi2c, FMPI2C_FLAG_BUSY) == SET)
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	699b      	ldr	r3, [r3, #24]
 8006fa4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006fa8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006fac:	d101      	bne.n	8006fb2 <HAL_FMPI2C_Master_Receive_DMA+0x36>
    {
      return HAL_BUSY;
 8006fae:	2302      	movs	r3, #2
 8006fb0:	e0c3      	b.n	800713a <HAL_FMPI2C_Master_Receive_DMA+0x1be>
    }

    /* Process Locked */
    __HAL_LOCK(hfmpi2c);
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006fb8:	2b01      	cmp	r3, #1
 8006fba:	d101      	bne.n	8006fc0 <HAL_FMPI2C_Master_Receive_DMA+0x44>
 8006fbc:	2302      	movs	r3, #2
 8006fbe:	e0bc      	b.n	800713a <HAL_FMPI2C_Master_Receive_DMA+0x1be>
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	2201      	movs	r2, #1
 8006fc4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hfmpi2c->State       = HAL_FMPI2C_STATE_BUSY_RX;
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	2222      	movs	r2, #34	@ 0x22
 8006fcc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hfmpi2c->Mode        = HAL_FMPI2C_MODE_MASTER;
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	2210      	movs	r2, #16
 8006fd4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hfmpi2c->ErrorCode   = HAL_FMPI2C_ERROR_NONE;
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	2200      	movs	r2, #0
 8006fdc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hfmpi2c->pBuffPtr    = pData;
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	687a      	ldr	r2, [r7, #4]
 8006fe2:	625a      	str	r2, [r3, #36]	@ 0x24
    hfmpi2c->XferCount   = Size;
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	893a      	ldrh	r2, [r7, #8]
 8006fe8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hfmpi2c->XferOptions = FMPI2C_NO_OPTION_FRAME;
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	4a55      	ldr	r2, [pc, #340]	@ (8007144 <HAL_FMPI2C_Master_Receive_DMA+0x1c8>)
 8006fee:	62da      	str	r2, [r3, #44]	@ 0x2c
    hfmpi2c->XferISR     = FMPI2C_Master_ISR_DMA;
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	4a55      	ldr	r2, [pc, #340]	@ (8007148 <HAL_FMPI2C_Master_Receive_DMA+0x1cc>)
 8006ff4:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hfmpi2c->XferCount > MAX_NBYTE_SIZE)
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006ffa:	b29b      	uxth	r3, r3
 8006ffc:	2bff      	cmp	r3, #255	@ 0xff
 8006ffe:	d906      	bls.n	800700e <HAL_FMPI2C_Master_Receive_DMA+0x92>
    {
      hfmpi2c->XferSize = 1U;
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	2201      	movs	r2, #1
 8007004:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = FMPI2C_RELOAD_MODE;
 8007006:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800700a:	617b      	str	r3, [r7, #20]
 800700c:	e007      	b.n	800701e <HAL_FMPI2C_Master_Receive_DMA+0xa2>
    }
    else
    {
      hfmpi2c->XferSize = hfmpi2c->XferCount;
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007012:	b29a      	uxth	r2, r3
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = FMPI2C_AUTOEND_MODE;
 8007018:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800701c:	617b      	str	r3, [r7, #20]
    }

    if (hfmpi2c->XferSize > 0U)
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007022:	2b00      	cmp	r3, #0
 8007024:	d070      	beq.n	8007108 <HAL_FMPI2C_Master_Receive_DMA+0x18c>
    {
      if (hfmpi2c->hdmarx != NULL)
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800702a:	2b00      	cmp	r3, #0
 800702c:	d020      	beq.n	8007070 <HAL_FMPI2C_Master_Receive_DMA+0xf4>
      {
        /* Set the FMPI2C DMA transfer complete callback */
        hfmpi2c->hdmarx->XferCpltCallback = FMPI2C_DMAMasterReceiveCplt;
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007032:	4a46      	ldr	r2, [pc, #280]	@ (800714c <HAL_FMPI2C_Master_Receive_DMA+0x1d0>)
 8007034:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA error callback */
        hfmpi2c->hdmarx->XferErrorCallback = FMPI2C_DMAError;
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800703a:	4a45      	ldr	r2, [pc, #276]	@ (8007150 <HAL_FMPI2C_Master_Receive_DMA+0x1d4>)
 800703c:	64da      	str	r2, [r3, #76]	@ 0x4c

        /* Set the unused DMA callbacks to NULL */
        hfmpi2c->hdmarx->XferHalfCpltCallback = NULL;
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007042:	2200      	movs	r2, #0
 8007044:	641a      	str	r2, [r3, #64]	@ 0x40
        hfmpi2c->hdmarx->XferAbortCallback = NULL;
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800704a:	2200      	movs	r2, #0
 800704c:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Enable the DMA stream */
        dmaxferstatus = HAL_DMA_Start_IT(hfmpi2c->hdmarx, (uint32_t)&hfmpi2c->Instance->RXDR, (uint32_t)pData,
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	3324      	adds	r3, #36	@ 0x24
 8007058:	4619      	mov	r1, r3
 800705a:	687a      	ldr	r2, [r7, #4]
                                         hfmpi2c->XferSize);
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hfmpi2c->hdmarx, (uint32_t)&hfmpi2c->Instance->RXDR, (uint32_t)pData,
 8007060:	f7fb ffd3 	bl	800300a <HAL_DMA_Start_IT>
 8007064:	4603      	mov	r3, r0
 8007066:	74fb      	strb	r3, [r7, #19]
        __HAL_UNLOCK(hfmpi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8007068:	7cfb      	ldrb	r3, [r7, #19]
 800706a:	2b00      	cmp	r3, #0
 800706c:	d138      	bne.n	80070e0 <HAL_FMPI2C_Master_Receive_DMA+0x164>
 800706e:	e013      	b.n	8007098 <HAL_FMPI2C_Master_Receive_DMA+0x11c>
        hfmpi2c->State     = HAL_FMPI2C_STATE_READY;
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	2220      	movs	r2, #32
 8007074:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hfmpi2c->Mode      = HAL_FMPI2C_MODE_NONE;
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	2200      	movs	r2, #0
 800707c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        hfmpi2c->ErrorCode |= HAL_FMPI2C_ERROR_DMA_PARAM;
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007084:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	645a      	str	r2, [r3, #68]	@ 0x44
        __HAL_UNLOCK(hfmpi2c);
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	2200      	movs	r2, #0
 8007090:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        return HAL_ERROR;
 8007094:	2301      	movs	r3, #1
 8007096:	e050      	b.n	800713a <HAL_FMPI2C_Master_Receive_DMA+0x1be>
      {
        /* Send Slave Address */
        /* Set NBYTES to read and reload if hfmpi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
        FMPI2C_TransferConfig(hfmpi2c, DevAddress, (uint8_t)hfmpi2c->XferSize, xfermode, FMPI2C_GENERATE_START_READ);
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800709c:	b2da      	uxtb	r2, r3
 800709e:	8979      	ldrh	r1, [r7, #10]
 80070a0:	4b2c      	ldr	r3, [pc, #176]	@ (8007154 <HAL_FMPI2C_Master_Receive_DMA+0x1d8>)
 80070a2:	9300      	str	r3, [sp, #0]
 80070a4:	697b      	ldr	r3, [r7, #20]
 80070a6:	68f8      	ldr	r0, [r7, #12]
 80070a8:	f004 f908 	bl	800b2bc <FMPI2C_TransferConfig>

        /* Update XferCount value */
        hfmpi2c->XferCount -= hfmpi2c->XferSize;
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80070b0:	b29a      	uxth	r2, r3
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80070b6:	1ad3      	subs	r3, r2, r3
 80070b8:	b29a      	uxth	r2, r3
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	855a      	strh	r2, [r3, #42]	@ 0x2a

        /* Process Unlocked */
        __HAL_UNLOCK(hfmpi2c);
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	2200      	movs	r2, #0
 80070c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        /* Note : The FMPI2C interrupts must be enabled after unlocking current process
                  to avoid the risk of FMPI2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR and NACK interrupts */
        FMPI2C_Enable_IRQ(hfmpi2c, FMPI2C_XFER_ERROR_IT);
 80070c6:	2110      	movs	r1, #16
 80070c8:	68f8      	ldr	r0, [r7, #12]
 80070ca:	f004 f929 	bl	800b320 <FMPI2C_Enable_IRQ>

        /* Enable DMA Request */
        hfmpi2c->Instance->CR1 |= FMPI2C_CR1_RXDMAEN;
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	681a      	ldr	r2, [r3, #0]
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80070dc:	601a      	str	r2, [r3, #0]
 80070de:	e029      	b.n	8007134 <HAL_FMPI2C_Master_Receive_DMA+0x1b8>
      }
      else
      {
        /* Update FMPI2C state */
        hfmpi2c->State     = HAL_FMPI2C_STATE_READY;
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	2220      	movs	r2, #32
 80070e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hfmpi2c->Mode      = HAL_FMPI2C_MODE_NONE;
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	2200      	movs	r2, #0
 80070ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Update FMPI2C error code */
        hfmpi2c->ErrorCode |= HAL_FMPI2C_ERROR_DMA;
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80070f4:	f043 0210 	orr.w	r2, r3, #16
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hfmpi2c);
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	2200      	movs	r2, #0
 8007100:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8007104:	2301      	movs	r3, #1
 8007106:	e018      	b.n	800713a <HAL_FMPI2C_Master_Receive_DMA+0x1be>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hfmpi2c->XferISR = FMPI2C_Master_ISR_IT;
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	4a13      	ldr	r2, [pc, #76]	@ (8007158 <HAL_FMPI2C_Master_Receive_DMA+0x1dc>)
 800710c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Send Slave Address */
      /* Set NBYTES to read and generate START condition */
      FMPI2C_TransferConfig(hfmpi2c, DevAddress, (uint8_t)hfmpi2c->XferSize, FMPI2C_AUTOEND_MODE,
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007112:	b2da      	uxtb	r2, r3
 8007114:	8979      	ldrh	r1, [r7, #10]
 8007116:	4b0f      	ldr	r3, [pc, #60]	@ (8007154 <HAL_FMPI2C_Master_Receive_DMA+0x1d8>)
 8007118:	9300      	str	r3, [sp, #0]
 800711a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800711e:	68f8      	ldr	r0, [r7, #12]
 8007120:	f004 f8cc 	bl	800b2bc <FMPI2C_TransferConfig>
                            FMPI2C_GENERATE_START_READ);

      /* Process Unlocked */
      __HAL_UNLOCK(hfmpi2c);
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	2200      	movs	r2, #0
 8007128:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
                process unlock */
      /* Enable ERR, TC, STOP, NACK, RXI interrupt */
      /* possible to enable all of these */
      /* FMPI2C_IT_ERRI | FMPI2C_IT_TCI | FMPI2C_IT_STOPI | FMPI2C_IT_NACKI |
        FMPI2C_IT_ADDRI | FMPI2C_IT_RXI | FMPI2C_IT_TXI */
      FMPI2C_Enable_IRQ(hfmpi2c, FMPI2C_XFER_RX_IT);
 800712c:	2102      	movs	r1, #2
 800712e:	68f8      	ldr	r0, [r7, #12]
 8007130:	f004 f8f6 	bl	800b320 <FMPI2C_Enable_IRQ>
    }

    return HAL_OK;
 8007134:	2300      	movs	r3, #0
 8007136:	e000      	b.n	800713a <HAL_FMPI2C_Master_Receive_DMA+0x1be>
  }
  else
  {
    return HAL_BUSY;
 8007138:	2302      	movs	r3, #2
  }
}
 800713a:	4618      	mov	r0, r3
 800713c:	3718      	adds	r7, #24
 800713e:	46bd      	mov	sp, r7
 8007140:	bd80      	pop	{r7, pc}
 8007142:	bf00      	nop
 8007144:	ffff0000 	.word	0xffff0000
 8007148:	08009a21 	.word	0x08009a21
 800714c:	0800ac75 	.word	0x0800ac75
 8007150:	0800ad6d 	.word	0x0800ad6d
 8007154:	80002400 	.word	0x80002400
 8007158:	080092f3 	.word	0x080092f3

0800715c <HAL_FMPI2C_Slave_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FMPI2C_Slave_Transmit_DMA(FMPI2C_HandleTypeDef *hfmpi2c, uint8_t *pData, uint16_t Size)
{
 800715c:	b580      	push	{r7, lr}
 800715e:	b086      	sub	sp, #24
 8007160:	af00      	add	r7, sp, #0
 8007162:	60f8      	str	r0, [r7, #12]
 8007164:	60b9      	str	r1, [r7, #8]
 8007166:	4613      	mov	r3, r2
 8007168:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef dmaxferstatus;

  if (hfmpi2c->State == HAL_FMPI2C_STATE_READY)
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007170:	b2db      	uxtb	r3, r3
 8007172:	2b20      	cmp	r3, #32
 8007174:	f040 80d1 	bne.w	800731a <HAL_FMPI2C_Slave_Transmit_DMA+0x1be>
  {
    if ((pData == NULL) || (Size == 0U))
 8007178:	68bb      	ldr	r3, [r7, #8]
 800717a:	2b00      	cmp	r3, #0
 800717c:	d002      	beq.n	8007184 <HAL_FMPI2C_Slave_Transmit_DMA+0x28>
 800717e:	88fb      	ldrh	r3, [r7, #6]
 8007180:	2b00      	cmp	r3, #0
 8007182:	d105      	bne.n	8007190 <HAL_FMPI2C_Slave_Transmit_DMA+0x34>
    {
      hfmpi2c->ErrorCode = HAL_FMPI2C_ERROR_INVALID_PARAM;
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800718a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800718c:	2301      	movs	r3, #1
 800718e:	e0c5      	b.n	800731c <HAL_FMPI2C_Slave_Transmit_DMA+0x1c0>
    }
    /* Process Locked */
    __HAL_LOCK(hfmpi2c);
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007196:	2b01      	cmp	r3, #1
 8007198:	d101      	bne.n	800719e <HAL_FMPI2C_Slave_Transmit_DMA+0x42>
 800719a:	2302      	movs	r3, #2
 800719c:	e0be      	b.n	800731c <HAL_FMPI2C_Slave_Transmit_DMA+0x1c0>
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	2201      	movs	r2, #1
 80071a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hfmpi2c->State       = HAL_FMPI2C_STATE_BUSY_TX;
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	2221      	movs	r2, #33	@ 0x21
 80071aa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hfmpi2c->Mode        = HAL_FMPI2C_MODE_SLAVE;
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	2220      	movs	r2, #32
 80071b2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hfmpi2c->ErrorCode   = HAL_FMPI2C_ERROR_NONE;
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	2200      	movs	r2, #0
 80071ba:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hfmpi2c->pBuffPtr    = pData;
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	68ba      	ldr	r2, [r7, #8]
 80071c0:	625a      	str	r2, [r3, #36]	@ 0x24
    hfmpi2c->XferCount   = Size;
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	88fa      	ldrh	r2, [r7, #6]
 80071c6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hfmpi2c->XferSize    = hfmpi2c->XferCount;
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80071cc:	b29a      	uxth	r2, r3
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	851a      	strh	r2, [r3, #40]	@ 0x28
    hfmpi2c->XferOptions = FMPI2C_NO_OPTION_FRAME;
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	4a53      	ldr	r2, [pc, #332]	@ (8007324 <HAL_FMPI2C_Slave_Transmit_DMA+0x1c8>)
 80071d6:	62da      	str	r2, [r3, #44]	@ 0x2c
    hfmpi2c->XferISR     = FMPI2C_Slave_ISR_DMA;
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	4a53      	ldr	r2, [pc, #332]	@ (8007328 <HAL_FMPI2C_Slave_Transmit_DMA+0x1cc>)
 80071dc:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Preload TX data if no stretch enable */
    if (hfmpi2c->Init.NoStretchMode == FMPI2C_NOSTRETCH_ENABLE)
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	6a1b      	ldr	r3, [r3, #32]
 80071e2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80071e6:	d117      	bne.n	8007218 <HAL_FMPI2C_Slave_Transmit_DMA+0xbc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hfmpi2c->Instance->TXDR = *hfmpi2c->pBuffPtr;
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071ec:	781a      	ldrb	r2, [r3, #0]
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hfmpi2c->pBuffPtr++;
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071f8:	1c5a      	adds	r2, r3, #1
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	625a      	str	r2, [r3, #36]	@ 0x24

      hfmpi2c->XferCount--;
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007202:	b29b      	uxth	r3, r3
 8007204:	3b01      	subs	r3, #1
 8007206:	b29a      	uxth	r2, r3
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hfmpi2c->XferSize--;
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007210:	3b01      	subs	r3, #1
 8007212:	b29a      	uxth	r2, r3
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	851a      	strh	r2, [r3, #40]	@ 0x28
    }

    if (hfmpi2c->XferCount != 0U)
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800721c:	b29b      	uxth	r3, r3
 800721e:	2b00      	cmp	r3, #0
 8007220:	d068      	beq.n	80072f4 <HAL_FMPI2C_Slave_Transmit_DMA+0x198>
    {
      if (hfmpi2c->hdmatx != NULL)
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007226:	2b00      	cmp	r3, #0
 8007228:	d022      	beq.n	8007270 <HAL_FMPI2C_Slave_Transmit_DMA+0x114>
      {
        /* Set the FMPI2C DMA transfer complete callback */
        hfmpi2c->hdmatx->XferCpltCallback = FMPI2C_DMASlaveTransmitCplt;
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800722e:	4a3f      	ldr	r2, [pc, #252]	@ (800732c <HAL_FMPI2C_Slave_Transmit_DMA+0x1d0>)
 8007230:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA error callback */
        hfmpi2c->hdmatx->XferErrorCallback = FMPI2C_DMAError;
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007236:	4a3e      	ldr	r2, [pc, #248]	@ (8007330 <HAL_FMPI2C_Slave_Transmit_DMA+0x1d4>)
 8007238:	64da      	str	r2, [r3, #76]	@ 0x4c

        /* Set the unused DMA callbacks to NULL */
        hfmpi2c->hdmatx->XferHalfCpltCallback = NULL;
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800723e:	2200      	movs	r2, #0
 8007240:	641a      	str	r2, [r3, #64]	@ 0x40
        hfmpi2c->hdmatx->XferAbortCallback = NULL;
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007246:	2200      	movs	r2, #0
 8007248:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Enable the DMA stream */
        dmaxferstatus = HAL_DMA_Start_IT(hfmpi2c->hdmatx,
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	6b98      	ldr	r0, [r3, #56]	@ 0x38
                                         (uint32_t)hfmpi2c->pBuffPtr, (uint32_t)&hfmpi2c->Instance->TXDR,
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        dmaxferstatus = HAL_DMA_Start_IT(hfmpi2c->hdmatx,
 8007252:	4619      	mov	r1, r3
                                         (uint32_t)hfmpi2c->pBuffPtr, (uint32_t)&hfmpi2c->Instance->TXDR,
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	3328      	adds	r3, #40	@ 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hfmpi2c->hdmatx,
 800725a:	461a      	mov	r2, r3
                                         hfmpi2c->XferSize);
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hfmpi2c->hdmatx,
 8007260:	f7fb fed3 	bl	800300a <HAL_DMA_Start_IT>
 8007264:	4603      	mov	r3, r0
 8007266:	75fb      	strb	r3, [r7, #23]
        __HAL_UNLOCK(hfmpi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8007268:	7dfb      	ldrb	r3, [r7, #23]
 800726a:	2b00      	cmp	r3, #0
 800726c:	d12e      	bne.n	80072cc <HAL_FMPI2C_Slave_Transmit_DMA+0x170>
 800726e:	e013      	b.n	8007298 <HAL_FMPI2C_Slave_Transmit_DMA+0x13c>
        hfmpi2c->State     = HAL_FMPI2C_STATE_LISTEN;
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	2228      	movs	r2, #40	@ 0x28
 8007274:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hfmpi2c->Mode      = HAL_FMPI2C_MODE_NONE;
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	2200      	movs	r2, #0
 800727c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        hfmpi2c->ErrorCode |= HAL_FMPI2C_ERROR_DMA_PARAM;
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007284:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	645a      	str	r2, [r3, #68]	@ 0x44
        __HAL_UNLOCK(hfmpi2c);
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	2200      	movs	r2, #0
 8007290:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        return HAL_ERROR;
 8007294:	2301      	movs	r3, #1
 8007296:	e041      	b.n	800731c <HAL_FMPI2C_Slave_Transmit_DMA+0x1c0>
      {
        /* Enable Address Acknowledge */
        hfmpi2c->Instance->CR2 &= ~FMPI2C_CR2_NACK;
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	685a      	ldr	r2, [r3, #4]
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80072a6:	605a      	str	r2, [r3, #4]

        /* Process Unlocked */
        __HAL_UNLOCK(hfmpi2c);
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	2200      	movs	r2, #0
 80072ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        /* Note : The FMPI2C interrupts must be enabled after unlocking current process
                  to avoid the risk of FMPI2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR, STOP, NACK, ADDR interrupts */
        FMPI2C_Enable_IRQ(hfmpi2c, FMPI2C_XFER_LISTEN_IT);
 80072b0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80072b4:	68f8      	ldr	r0, [r7, #12]
 80072b6:	f004 f833 	bl	800b320 <FMPI2C_Enable_IRQ>

        /* Enable DMA Request */
        hfmpi2c->Instance->CR1 |= FMPI2C_CR1_TXDMAEN;
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	681a      	ldr	r2, [r3, #0]
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80072c8:	601a      	str	r2, [r3, #0]
 80072ca:	e024      	b.n	8007316 <HAL_FMPI2C_Slave_Transmit_DMA+0x1ba>
      }
      else
      {
        /* Update FMPI2C state */
        hfmpi2c->State     = HAL_FMPI2C_STATE_LISTEN;
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	2228      	movs	r2, #40	@ 0x28
 80072d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hfmpi2c->Mode      = HAL_FMPI2C_MODE_NONE;
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	2200      	movs	r2, #0
 80072d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Update FMPI2C error code */
        hfmpi2c->ErrorCode |= HAL_FMPI2C_ERROR_DMA;
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80072e0:	f043 0210 	orr.w	r2, r3, #16
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hfmpi2c);
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	2200      	movs	r2, #0
 80072ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80072f0:	2301      	movs	r3, #1
 80072f2:	e013      	b.n	800731c <HAL_FMPI2C_Slave_Transmit_DMA+0x1c0>
      }
    }
    else
    {
      /* Enable Address Acknowledge */
      hfmpi2c->Instance->CR2 &= ~FMPI2C_CR2_NACK;
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	685a      	ldr	r2, [r3, #4]
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007302:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hfmpi2c);
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	2200      	movs	r2, #0
 8007308:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Note : The FMPI2C interrupts must be enabled after unlocking current process
      to avoid the risk of FMPI2C interrupt handle execution before current
      process unlock */
      /* Enable ERR, STOP, NACK, ADDR interrupts */
      FMPI2C_Enable_IRQ(hfmpi2c, FMPI2C_XFER_LISTEN_IT);
 800730c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8007310:	68f8      	ldr	r0, [r7, #12]
 8007312:	f004 f805 	bl	800b320 <FMPI2C_Enable_IRQ>
    }

    return HAL_OK;
 8007316:	2300      	movs	r3, #0
 8007318:	e000      	b.n	800731c <HAL_FMPI2C_Slave_Transmit_DMA+0x1c0>
  }
  else
  {
    return HAL_BUSY;
 800731a:	2302      	movs	r3, #2
  }
}
 800731c:	4618      	mov	r0, r3
 800731e:	3718      	adds	r7, #24
 8007320:	46bd      	mov	sp, r7
 8007322:	bd80      	pop	{r7, pc}
 8007324:	ffff0000 	.word	0xffff0000
 8007328:	08009ec1 	.word	0x08009ec1
 800732c:	0800ac35 	.word	0x0800ac35
 8007330:	0800ad6d 	.word	0x0800ad6d

08007334 <HAL_FMPI2C_Slave_Receive_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FMPI2C_Slave_Receive_DMA(FMPI2C_HandleTypeDef *hfmpi2c, uint8_t *pData, uint16_t Size)
{
 8007334:	b580      	push	{r7, lr}
 8007336:	b086      	sub	sp, #24
 8007338:	af00      	add	r7, sp, #0
 800733a:	60f8      	str	r0, [r7, #12]
 800733c:	60b9      	str	r1, [r7, #8]
 800733e:	4613      	mov	r3, r2
 8007340:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef dmaxferstatus;

  if (hfmpi2c->State == HAL_FMPI2C_STATE_READY)
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007348:	b2db      	uxtb	r3, r3
 800734a:	2b20      	cmp	r3, #32
 800734c:	f040 809b 	bne.w	8007486 <HAL_FMPI2C_Slave_Receive_DMA+0x152>
  {
    if ((pData == NULL) || (Size == 0U))
 8007350:	68bb      	ldr	r3, [r7, #8]
 8007352:	2b00      	cmp	r3, #0
 8007354:	d002      	beq.n	800735c <HAL_FMPI2C_Slave_Receive_DMA+0x28>
 8007356:	88fb      	ldrh	r3, [r7, #6]
 8007358:	2b00      	cmp	r3, #0
 800735a:	d105      	bne.n	8007368 <HAL_FMPI2C_Slave_Receive_DMA+0x34>
    {
      hfmpi2c->ErrorCode = HAL_FMPI2C_ERROR_INVALID_PARAM;
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007362:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8007364:	2301      	movs	r3, #1
 8007366:	e08f      	b.n	8007488 <HAL_FMPI2C_Slave_Receive_DMA+0x154>
    }
    /* Process Locked */
    __HAL_LOCK(hfmpi2c);
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800736e:	2b01      	cmp	r3, #1
 8007370:	d101      	bne.n	8007376 <HAL_FMPI2C_Slave_Receive_DMA+0x42>
 8007372:	2302      	movs	r3, #2
 8007374:	e088      	b.n	8007488 <HAL_FMPI2C_Slave_Receive_DMA+0x154>
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	2201      	movs	r2, #1
 800737a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hfmpi2c->State       = HAL_FMPI2C_STATE_BUSY_RX;
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	2222      	movs	r2, #34	@ 0x22
 8007382:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hfmpi2c->Mode        = HAL_FMPI2C_MODE_SLAVE;
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	2220      	movs	r2, #32
 800738a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hfmpi2c->ErrorCode   = HAL_FMPI2C_ERROR_NONE;
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	2200      	movs	r2, #0
 8007392:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hfmpi2c->pBuffPtr    = pData;
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	68ba      	ldr	r2, [r7, #8]
 8007398:	625a      	str	r2, [r3, #36]	@ 0x24
    hfmpi2c->XferCount   = Size;
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	88fa      	ldrh	r2, [r7, #6]
 800739e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hfmpi2c->XferSize    = hfmpi2c->XferCount;
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80073a4:	b29a      	uxth	r2, r3
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	851a      	strh	r2, [r3, #40]	@ 0x28
    hfmpi2c->XferOptions = FMPI2C_NO_OPTION_FRAME;
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	4a38      	ldr	r2, [pc, #224]	@ (8007490 <HAL_FMPI2C_Slave_Receive_DMA+0x15c>)
 80073ae:	62da      	str	r2, [r3, #44]	@ 0x2c
    hfmpi2c->XferISR     = FMPI2C_Slave_ISR_DMA;
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	4a38      	ldr	r2, [pc, #224]	@ (8007494 <HAL_FMPI2C_Slave_Receive_DMA+0x160>)
 80073b4:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hfmpi2c->hdmarx != NULL)
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d020      	beq.n	8007400 <HAL_FMPI2C_Slave_Receive_DMA+0xcc>
    {
      /* Set the FMPI2C DMA transfer complete callback */
      hfmpi2c->hdmarx->XferCpltCallback = FMPI2C_DMASlaveReceiveCplt;
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80073c2:	4a35      	ldr	r2, [pc, #212]	@ (8007498 <HAL_FMPI2C_Slave_Receive_DMA+0x164>)
 80073c4:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Set the DMA error callback */
      hfmpi2c->hdmarx->XferErrorCallback = FMPI2C_DMAError;
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80073ca:	4a34      	ldr	r2, [pc, #208]	@ (800749c <HAL_FMPI2C_Slave_Receive_DMA+0x168>)
 80073cc:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Set the unused DMA callbacks to NULL */
      hfmpi2c->hdmarx->XferHalfCpltCallback = NULL;
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80073d2:	2200      	movs	r2, #0
 80073d4:	641a      	str	r2, [r3, #64]	@ 0x40
      hfmpi2c->hdmarx->XferAbortCallback = NULL;
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80073da:	2200      	movs	r2, #0
 80073dc:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Enable the DMA stream */
      dmaxferstatus = HAL_DMA_Start_IT(hfmpi2c->hdmarx, (uint32_t)&hfmpi2c->Instance->RXDR, (uint32_t)pData,
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	3324      	adds	r3, #36	@ 0x24
 80073e8:	4619      	mov	r1, r3
 80073ea:	68ba      	ldr	r2, [r7, #8]
                                       hfmpi2c->XferSize);
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
      dmaxferstatus = HAL_DMA_Start_IT(hfmpi2c->hdmarx, (uint32_t)&hfmpi2c->Instance->RXDR, (uint32_t)pData,
 80073f0:	f7fb fe0b 	bl	800300a <HAL_DMA_Start_IT>
 80073f4:	4603      	mov	r3, r0
 80073f6:	75fb      	strb	r3, [r7, #23]
      __HAL_UNLOCK(hfmpi2c);

      return HAL_ERROR;
    }

    if (dmaxferstatus == HAL_OK)
 80073f8:	7dfb      	ldrb	r3, [r7, #23]
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d12f      	bne.n	800745e <HAL_FMPI2C_Slave_Receive_DMA+0x12a>
 80073fe:	e013      	b.n	8007428 <HAL_FMPI2C_Slave_Receive_DMA+0xf4>
      hfmpi2c->State     = HAL_FMPI2C_STATE_LISTEN;
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	2228      	movs	r2, #40	@ 0x28
 8007404:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      hfmpi2c->Mode      = HAL_FMPI2C_MODE_NONE;
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	2200      	movs	r2, #0
 800740c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      hfmpi2c->ErrorCode |= HAL_FMPI2C_ERROR_DMA_PARAM;
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007414:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	645a      	str	r2, [r3, #68]	@ 0x44
      __HAL_UNLOCK(hfmpi2c);
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	2200      	movs	r2, #0
 8007420:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8007424:	2301      	movs	r3, #1
 8007426:	e02f      	b.n	8007488 <HAL_FMPI2C_Slave_Receive_DMA+0x154>
    {
      /* Enable Address Acknowledge */
      hfmpi2c->Instance->CR2 &= ~FMPI2C_CR2_NACK;
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	685a      	ldr	r2, [r3, #4]
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007436:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hfmpi2c);
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	2200      	movs	r2, #0
 800743c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Note : The FMPI2C interrupts must be enabled after unlocking current process
                to avoid the risk of FMPI2C interrupt handle execution before current
                process unlock */
      /* Enable ERR, STOP, NACK, ADDR interrupts */
      FMPI2C_Enable_IRQ(hfmpi2c, FMPI2C_XFER_LISTEN_IT);
 8007440:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8007444:	68f8      	ldr	r0, [r7, #12]
 8007446:	f003 ff6b 	bl	800b320 <FMPI2C_Enable_IRQ>

      /* Enable DMA Request */
      hfmpi2c->Instance->CR1 |= FMPI2C_CR1_RXDMAEN;
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	681a      	ldr	r2, [r3, #0]
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007458:	601a      	str	r2, [r3, #0]
      __HAL_UNLOCK(hfmpi2c);

      return HAL_ERROR;
    }

    return HAL_OK;
 800745a:	2300      	movs	r3, #0
 800745c:	e014      	b.n	8007488 <HAL_FMPI2C_Slave_Receive_DMA+0x154>
      hfmpi2c->State     = HAL_FMPI2C_STATE_LISTEN;
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	2228      	movs	r2, #40	@ 0x28
 8007462:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      hfmpi2c->Mode      = HAL_FMPI2C_MODE_NONE;
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	2200      	movs	r2, #0
 800746a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      hfmpi2c->ErrorCode |= HAL_FMPI2C_ERROR_DMA;
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007472:	f043 0210 	orr.w	r2, r3, #16
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	645a      	str	r2, [r3, #68]	@ 0x44
      __HAL_UNLOCK(hfmpi2c);
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	2200      	movs	r2, #0
 800747e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8007482:	2301      	movs	r3, #1
 8007484:	e000      	b.n	8007488 <HAL_FMPI2C_Slave_Receive_DMA+0x154>
  }
  else
  {
    return HAL_BUSY;
 8007486:	2302      	movs	r3, #2
  }
}
 8007488:	4618      	mov	r0, r3
 800748a:	3718      	adds	r7, #24
 800748c:	46bd      	mov	sp, r7
 800748e:	bd80      	pop	{r7, pc}
 8007490:	ffff0000 	.word	0xffff0000
 8007494:	08009ec1 	.word	0x08009ec1
 8007498:	0800ad27 	.word	0x0800ad27
 800749c:	0800ad6d 	.word	0x0800ad6d

080074a0 <HAL_FMPI2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FMPI2C_Mem_Write(FMPI2C_HandleTypeDef *hfmpi2c, uint16_t DevAddress, uint16_t MemAddress,
                                       uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80074a0:	b580      	push	{r7, lr}
 80074a2:	b088      	sub	sp, #32
 80074a4:	af02      	add	r7, sp, #8
 80074a6:	60f8      	str	r0, [r7, #12]
 80074a8:	4608      	mov	r0, r1
 80074aa:	4611      	mov	r1, r2
 80074ac:	461a      	mov	r2, r3
 80074ae:	4603      	mov	r3, r0
 80074b0:	817b      	strh	r3, [r7, #10]
 80074b2:	460b      	mov	r3, r1
 80074b4:	813b      	strh	r3, [r7, #8]
 80074b6:	4613      	mov	r3, r2
 80074b8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_FMPI2C_MEMADD_SIZE(MemAddSize));

  if (hfmpi2c->State == HAL_FMPI2C_STATE_READY)
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80074c0:	b2db      	uxtb	r3, r3
 80074c2:	2b20      	cmp	r3, #32
 80074c4:	f040 80f9 	bne.w	80076ba <HAL_FMPI2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80074c8:	6a3b      	ldr	r3, [r7, #32]
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d002      	beq.n	80074d4 <HAL_FMPI2C_Mem_Write+0x34>
 80074ce:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d105      	bne.n	80074e0 <HAL_FMPI2C_Mem_Write+0x40>
    {
      hfmpi2c->ErrorCode = HAL_FMPI2C_ERROR_INVALID_PARAM;
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80074da:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80074dc:	2301      	movs	r3, #1
 80074de:	e0ed      	b.n	80076bc <HAL_FMPI2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hfmpi2c);
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80074e6:	2b01      	cmp	r3, #1
 80074e8:	d101      	bne.n	80074ee <HAL_FMPI2C_Mem_Write+0x4e>
 80074ea:	2302      	movs	r3, #2
 80074ec:	e0e6      	b.n	80076bc <HAL_FMPI2C_Mem_Write+0x21c>
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	2201      	movs	r2, #1
 80074f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80074f6:	f7fa ff87 	bl	8002408 <HAL_GetTick>
 80074fa:	6178      	str	r0, [r7, #20]

    if (FMPI2C_WaitOnFlagUntilTimeout(hfmpi2c, FMPI2C_FLAG_BUSY, SET, FMPI2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80074fc:	697b      	ldr	r3, [r7, #20]
 80074fe:	9300      	str	r3, [sp, #0]
 8007500:	2319      	movs	r3, #25
 8007502:	2201      	movs	r2, #1
 8007504:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8007508:	68f8      	ldr	r0, [r7, #12]
 800750a:	f003 fc87 	bl	800ae1c <FMPI2C_WaitOnFlagUntilTimeout>
 800750e:	4603      	mov	r3, r0
 8007510:	2b00      	cmp	r3, #0
 8007512:	d001      	beq.n	8007518 <HAL_FMPI2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8007514:	2301      	movs	r3, #1
 8007516:	e0d1      	b.n	80076bc <HAL_FMPI2C_Mem_Write+0x21c>
    }

    hfmpi2c->State     = HAL_FMPI2C_STATE_BUSY_TX;
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	2221      	movs	r2, #33	@ 0x21
 800751c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hfmpi2c->Mode      = HAL_FMPI2C_MODE_MEM;
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	2240      	movs	r2, #64	@ 0x40
 8007524:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hfmpi2c->ErrorCode = HAL_FMPI2C_ERROR_NONE;
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	2200      	movs	r2, #0
 800752c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hfmpi2c->pBuffPtr  = pData;
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	6a3a      	ldr	r2, [r7, #32]
 8007532:	625a      	str	r2, [r3, #36]	@ 0x24
    hfmpi2c->XferCount = Size;
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8007538:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hfmpi2c->XferISR   = NULL;
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	2200      	movs	r2, #0
 800753e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (FMPI2C_RequestMemoryWrite(hfmpi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007540:	88f8      	ldrh	r0, [r7, #6]
 8007542:	893a      	ldrh	r2, [r7, #8]
 8007544:	8979      	ldrh	r1, [r7, #10]
 8007546:	697b      	ldr	r3, [r7, #20]
 8007548:	9301      	str	r3, [sp, #4]
 800754a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800754c:	9300      	str	r3, [sp, #0]
 800754e:	4603      	mov	r3, r0
 8007550:	68f8      	ldr	r0, [r7, #12]
 8007552:	f002 fd97 	bl	800a084 <FMPI2C_RequestMemoryWrite>
 8007556:	4603      	mov	r3, r0
 8007558:	2b00      	cmp	r3, #0
 800755a:	d005      	beq.n	8007568 <HAL_FMPI2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hfmpi2c);
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	2200      	movs	r2, #0
 8007560:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8007564:	2301      	movs	r3, #1
 8007566:	e0a9      	b.n	80076bc <HAL_FMPI2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hfmpi2c->XferCount > MAX_NBYTE_SIZE */
    if (hfmpi2c->XferCount > MAX_NBYTE_SIZE)
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800756c:	b29b      	uxth	r3, r3
 800756e:	2bff      	cmp	r3, #255	@ 0xff
 8007570:	d90e      	bls.n	8007590 <HAL_FMPI2C_Mem_Write+0xf0>
    {
      hfmpi2c->XferSize = MAX_NBYTE_SIZE;
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	22ff      	movs	r2, #255	@ 0xff
 8007576:	851a      	strh	r2, [r3, #40]	@ 0x28
      FMPI2C_TransferConfig(hfmpi2c, DevAddress, (uint8_t)hfmpi2c->XferSize, FMPI2C_RELOAD_MODE, FMPI2C_NO_STARTSTOP);
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800757c:	b2da      	uxtb	r2, r3
 800757e:	8979      	ldrh	r1, [r7, #10]
 8007580:	2300      	movs	r3, #0
 8007582:	9300      	str	r3, [sp, #0]
 8007584:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007588:	68f8      	ldr	r0, [r7, #12]
 800758a:	f003 fe97 	bl	800b2bc <FMPI2C_TransferConfig>
 800758e:	e00f      	b.n	80075b0 <HAL_FMPI2C_Mem_Write+0x110>
    }
    else
    {
      hfmpi2c->XferSize = hfmpi2c->XferCount;
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007594:	b29a      	uxth	r2, r3
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	851a      	strh	r2, [r3, #40]	@ 0x28
      FMPI2C_TransferConfig(hfmpi2c, DevAddress, (uint8_t)hfmpi2c->XferSize, FMPI2C_AUTOEND_MODE, FMPI2C_NO_STARTSTOP);
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800759e:	b2da      	uxtb	r2, r3
 80075a0:	8979      	ldrh	r1, [r7, #10]
 80075a2:	2300      	movs	r3, #0
 80075a4:	9300      	str	r3, [sp, #0]
 80075a6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80075aa:	68f8      	ldr	r0, [r7, #12]
 80075ac:	f003 fe86 	bl	800b2bc <FMPI2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (FMPI2C_WaitOnTXISFlagUntilTimeout(hfmpi2c, Timeout, tickstart) != HAL_OK)
 80075b0:	697a      	ldr	r2, [r7, #20]
 80075b2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80075b4:	68f8      	ldr	r0, [r7, #12]
 80075b6:	f003 fc8a 	bl	800aece <FMPI2C_WaitOnTXISFlagUntilTimeout>
 80075ba:	4603      	mov	r3, r0
 80075bc:	2b00      	cmp	r3, #0
 80075be:	d001      	beq.n	80075c4 <HAL_FMPI2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80075c0:	2301      	movs	r3, #1
 80075c2:	e07b      	b.n	80076bc <HAL_FMPI2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hfmpi2c->Instance->TXDR = *hfmpi2c->pBuffPtr;
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80075c8:	781a      	ldrb	r2, [r3, #0]
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hfmpi2c->pBuffPtr++;
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80075d4:	1c5a      	adds	r2, r3, #1
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	625a      	str	r2, [r3, #36]	@ 0x24

      hfmpi2c->XferCount--;
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80075de:	b29b      	uxth	r3, r3
 80075e0:	3b01      	subs	r3, #1
 80075e2:	b29a      	uxth	r2, r3
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hfmpi2c->XferSize--;
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80075ec:	3b01      	subs	r3, #1
 80075ee:	b29a      	uxth	r2, r3
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hfmpi2c->XferCount != 0U) && (hfmpi2c->XferSize == 0U))
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80075f8:	b29b      	uxth	r3, r3
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d034      	beq.n	8007668 <HAL_FMPI2C_Mem_Write+0x1c8>
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007602:	2b00      	cmp	r3, #0
 8007604:	d130      	bne.n	8007668 <HAL_FMPI2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (FMPI2C_WaitOnFlagUntilTimeout(hfmpi2c, FMPI2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8007606:	697b      	ldr	r3, [r7, #20]
 8007608:	9300      	str	r3, [sp, #0]
 800760a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800760c:	2200      	movs	r2, #0
 800760e:	2180      	movs	r1, #128	@ 0x80
 8007610:	68f8      	ldr	r0, [r7, #12]
 8007612:	f003 fc03 	bl	800ae1c <FMPI2C_WaitOnFlagUntilTimeout>
 8007616:	4603      	mov	r3, r0
 8007618:	2b00      	cmp	r3, #0
 800761a:	d001      	beq.n	8007620 <HAL_FMPI2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 800761c:	2301      	movs	r3, #1
 800761e:	e04d      	b.n	80076bc <HAL_FMPI2C_Mem_Write+0x21c>
        }

        if (hfmpi2c->XferCount > MAX_NBYTE_SIZE)
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007624:	b29b      	uxth	r3, r3
 8007626:	2bff      	cmp	r3, #255	@ 0xff
 8007628:	d90e      	bls.n	8007648 <HAL_FMPI2C_Mem_Write+0x1a8>
        {
          hfmpi2c->XferSize = MAX_NBYTE_SIZE;
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	22ff      	movs	r2, #255	@ 0xff
 800762e:	851a      	strh	r2, [r3, #40]	@ 0x28
          FMPI2C_TransferConfig(hfmpi2c, DevAddress, (uint8_t)hfmpi2c->XferSize, FMPI2C_RELOAD_MODE,
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007634:	b2da      	uxtb	r2, r3
 8007636:	8979      	ldrh	r1, [r7, #10]
 8007638:	2300      	movs	r3, #0
 800763a:	9300      	str	r3, [sp, #0]
 800763c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007640:	68f8      	ldr	r0, [r7, #12]
 8007642:	f003 fe3b 	bl	800b2bc <FMPI2C_TransferConfig>
 8007646:	e00f      	b.n	8007668 <HAL_FMPI2C_Mem_Write+0x1c8>
                                FMPI2C_NO_STARTSTOP);
        }
        else
        {
          hfmpi2c->XferSize = hfmpi2c->XferCount;
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800764c:	b29a      	uxth	r2, r3
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	851a      	strh	r2, [r3, #40]	@ 0x28
          FMPI2C_TransferConfig(hfmpi2c, DevAddress, (uint8_t)hfmpi2c->XferSize, FMPI2C_AUTOEND_MODE,
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007656:	b2da      	uxtb	r2, r3
 8007658:	8979      	ldrh	r1, [r7, #10]
 800765a:	2300      	movs	r3, #0
 800765c:	9300      	str	r3, [sp, #0]
 800765e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007662:	68f8      	ldr	r0, [r7, #12]
 8007664:	f003 fe2a 	bl	800b2bc <FMPI2C_TransferConfig>
                                FMPI2C_NO_STARTSTOP);
        }
      }

    } while (hfmpi2c->XferCount > 0U);
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800766c:	b29b      	uxth	r3, r3
 800766e:	2b00      	cmp	r3, #0
 8007670:	d19e      	bne.n	80075b0 <HAL_FMPI2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (FMPI2C_WaitOnSTOPFlagUntilTimeout(hfmpi2c, Timeout, tickstart) != HAL_OK)
 8007672:	697a      	ldr	r2, [r7, #20]
 8007674:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007676:	68f8      	ldr	r0, [r7, #12]
 8007678:	f003 fc70 	bl	800af5c <FMPI2C_WaitOnSTOPFlagUntilTimeout>
 800767c:	4603      	mov	r3, r0
 800767e:	2b00      	cmp	r3, #0
 8007680:	d001      	beq.n	8007686 <HAL_FMPI2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8007682:	2301      	movs	r3, #1
 8007684:	e01a      	b.n	80076bc <HAL_FMPI2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_FMPI2C_CLEAR_FLAG(hfmpi2c, FMPI2C_FLAG_STOPF);
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	2220      	movs	r2, #32
 800768c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    FMPI2C_RESET_CR2(hfmpi2c);
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	6859      	ldr	r1, [r3, #4]
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	681a      	ldr	r2, [r3, #0]
 8007698:	4b0a      	ldr	r3, [pc, #40]	@ (80076c4 <HAL_FMPI2C_Mem_Write+0x224>)
 800769a:	400b      	ands	r3, r1
 800769c:	6053      	str	r3, [r2, #4]

    hfmpi2c->State = HAL_FMPI2C_STATE_READY;
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	2220      	movs	r2, #32
 80076a2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hfmpi2c->Mode  = HAL_FMPI2C_MODE_NONE;
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	2200      	movs	r2, #0
 80076aa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hfmpi2c);
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	2200      	movs	r2, #0
 80076b2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80076b6:	2300      	movs	r3, #0
 80076b8:	e000      	b.n	80076bc <HAL_FMPI2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80076ba:	2302      	movs	r3, #2
  }
}
 80076bc:	4618      	mov	r0, r3
 80076be:	3718      	adds	r7, #24
 80076c0:	46bd      	mov	sp, r7
 80076c2:	bd80      	pop	{r7, pc}
 80076c4:	fe00e800 	.word	0xfe00e800

080076c8 <HAL_FMPI2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FMPI2C_Mem_Read(FMPI2C_HandleTypeDef *hfmpi2c, uint16_t DevAddress, uint16_t MemAddress,
                                      uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80076c8:	b580      	push	{r7, lr}
 80076ca:	b088      	sub	sp, #32
 80076cc:	af02      	add	r7, sp, #8
 80076ce:	60f8      	str	r0, [r7, #12]
 80076d0:	4608      	mov	r0, r1
 80076d2:	4611      	mov	r1, r2
 80076d4:	461a      	mov	r2, r3
 80076d6:	4603      	mov	r3, r0
 80076d8:	817b      	strh	r3, [r7, #10]
 80076da:	460b      	mov	r3, r1
 80076dc:	813b      	strh	r3, [r7, #8]
 80076de:	4613      	mov	r3, r2
 80076e0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_FMPI2C_MEMADD_SIZE(MemAddSize));

  if (hfmpi2c->State == HAL_FMPI2C_STATE_READY)
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80076e8:	b2db      	uxtb	r3, r3
 80076ea:	2b20      	cmp	r3, #32
 80076ec:	f040 80fd 	bne.w	80078ea <HAL_FMPI2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80076f0:	6a3b      	ldr	r3, [r7, #32]
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d002      	beq.n	80076fc <HAL_FMPI2C_Mem_Read+0x34>
 80076f6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d105      	bne.n	8007708 <HAL_FMPI2C_Mem_Read+0x40>
    {
      hfmpi2c->ErrorCode = HAL_FMPI2C_ERROR_INVALID_PARAM;
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007702:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8007704:	2301      	movs	r3, #1
 8007706:	e0f1      	b.n	80078ec <HAL_FMPI2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hfmpi2c);
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800770e:	2b01      	cmp	r3, #1
 8007710:	d101      	bne.n	8007716 <HAL_FMPI2C_Mem_Read+0x4e>
 8007712:	2302      	movs	r3, #2
 8007714:	e0ea      	b.n	80078ec <HAL_FMPI2C_Mem_Read+0x224>
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	2201      	movs	r2, #1
 800771a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800771e:	f7fa fe73 	bl	8002408 <HAL_GetTick>
 8007722:	6178      	str	r0, [r7, #20]

    if (FMPI2C_WaitOnFlagUntilTimeout(hfmpi2c, FMPI2C_FLAG_BUSY, SET, FMPI2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8007724:	697b      	ldr	r3, [r7, #20]
 8007726:	9300      	str	r3, [sp, #0]
 8007728:	2319      	movs	r3, #25
 800772a:	2201      	movs	r2, #1
 800772c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8007730:	68f8      	ldr	r0, [r7, #12]
 8007732:	f003 fb73 	bl	800ae1c <FMPI2C_WaitOnFlagUntilTimeout>
 8007736:	4603      	mov	r3, r0
 8007738:	2b00      	cmp	r3, #0
 800773a:	d001      	beq.n	8007740 <HAL_FMPI2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 800773c:	2301      	movs	r3, #1
 800773e:	e0d5      	b.n	80078ec <HAL_FMPI2C_Mem_Read+0x224>
    }

    hfmpi2c->State     = HAL_FMPI2C_STATE_BUSY_RX;
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	2222      	movs	r2, #34	@ 0x22
 8007744:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hfmpi2c->Mode      = HAL_FMPI2C_MODE_MEM;
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	2240      	movs	r2, #64	@ 0x40
 800774c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hfmpi2c->ErrorCode = HAL_FMPI2C_ERROR_NONE;
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	2200      	movs	r2, #0
 8007754:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hfmpi2c->pBuffPtr  = pData;
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	6a3a      	ldr	r2, [r7, #32]
 800775a:	625a      	str	r2, [r3, #36]	@ 0x24
    hfmpi2c->XferCount = Size;
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8007760:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hfmpi2c->XferISR   = NULL;
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	2200      	movs	r2, #0
 8007766:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (FMPI2C_RequestMemoryRead(hfmpi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007768:	88f8      	ldrh	r0, [r7, #6]
 800776a:	893a      	ldrh	r2, [r7, #8]
 800776c:	8979      	ldrh	r1, [r7, #10]
 800776e:	697b      	ldr	r3, [r7, #20]
 8007770:	9301      	str	r3, [sp, #4]
 8007772:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007774:	9300      	str	r3, [sp, #0]
 8007776:	4603      	mov	r3, r0
 8007778:	68f8      	ldr	r0, [r7, #12]
 800777a:	f002 fcd7 	bl	800a12c <FMPI2C_RequestMemoryRead>
 800777e:	4603      	mov	r3, r0
 8007780:	2b00      	cmp	r3, #0
 8007782:	d005      	beq.n	8007790 <HAL_FMPI2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hfmpi2c);
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	2200      	movs	r2, #0
 8007788:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800778c:	2301      	movs	r3, #1
 800778e:	e0ad      	b.n	80078ec <HAL_FMPI2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hfmpi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hfmpi2c->XferCount > MAX_NBYTE_SIZE)
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007794:	b29b      	uxth	r3, r3
 8007796:	2bff      	cmp	r3, #255	@ 0xff
 8007798:	d90e      	bls.n	80077b8 <HAL_FMPI2C_Mem_Read+0xf0>
    {
      hfmpi2c->XferSize = 1U;
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	2201      	movs	r2, #1
 800779e:	851a      	strh	r2, [r3, #40]	@ 0x28
      FMPI2C_TransferConfig(hfmpi2c, DevAddress, (uint8_t)hfmpi2c->XferSize, FMPI2C_RELOAD_MODE,
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80077a4:	b2da      	uxtb	r2, r3
 80077a6:	8979      	ldrh	r1, [r7, #10]
 80077a8:	4b52      	ldr	r3, [pc, #328]	@ (80078f4 <HAL_FMPI2C_Mem_Read+0x22c>)
 80077aa:	9300      	str	r3, [sp, #0]
 80077ac:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80077b0:	68f8      	ldr	r0, [r7, #12]
 80077b2:	f003 fd83 	bl	800b2bc <FMPI2C_TransferConfig>
 80077b6:	e00f      	b.n	80077d8 <HAL_FMPI2C_Mem_Read+0x110>
                            FMPI2C_GENERATE_START_READ);
    }
    else
    {
      hfmpi2c->XferSize = hfmpi2c->XferCount;
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80077bc:	b29a      	uxth	r2, r3
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	851a      	strh	r2, [r3, #40]	@ 0x28
      FMPI2C_TransferConfig(hfmpi2c, DevAddress, (uint8_t)hfmpi2c->XferSize, FMPI2C_AUTOEND_MODE,
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80077c6:	b2da      	uxtb	r2, r3
 80077c8:	8979      	ldrh	r1, [r7, #10]
 80077ca:	4b4a      	ldr	r3, [pc, #296]	@ (80078f4 <HAL_FMPI2C_Mem_Read+0x22c>)
 80077cc:	9300      	str	r3, [sp, #0]
 80077ce:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80077d2:	68f8      	ldr	r0, [r7, #12]
 80077d4:	f003 fd72 	bl	800b2bc <FMPI2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (FMPI2C_WaitOnFlagUntilTimeout(hfmpi2c, FMPI2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80077d8:	697b      	ldr	r3, [r7, #20]
 80077da:	9300      	str	r3, [sp, #0]
 80077dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077de:	2200      	movs	r2, #0
 80077e0:	2104      	movs	r1, #4
 80077e2:	68f8      	ldr	r0, [r7, #12]
 80077e4:	f003 fb1a 	bl	800ae1c <FMPI2C_WaitOnFlagUntilTimeout>
 80077e8:	4603      	mov	r3, r0
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d001      	beq.n	80077f2 <HAL_FMPI2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80077ee:	2301      	movs	r3, #1
 80077f0:	e07c      	b.n	80078ec <HAL_FMPI2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hfmpi2c->pBuffPtr = (uint8_t)hfmpi2c->Instance->RXDR;
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80077fc:	b2d2      	uxtb	r2, r2
 80077fe:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hfmpi2c->pBuffPtr++;
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007804:	1c5a      	adds	r2, r3, #1
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	625a      	str	r2, [r3, #36]	@ 0x24

      hfmpi2c->XferSize--;
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800780e:	3b01      	subs	r3, #1
 8007810:	b29a      	uxth	r2, r3
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	851a      	strh	r2, [r3, #40]	@ 0x28
      hfmpi2c->XferCount--;
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800781a:	b29b      	uxth	r3, r3
 800781c:	3b01      	subs	r3, #1
 800781e:	b29a      	uxth	r2, r3
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hfmpi2c->XferCount != 0U) && (hfmpi2c->XferSize == 0U))
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007828:	b29b      	uxth	r3, r3
 800782a:	2b00      	cmp	r3, #0
 800782c:	d034      	beq.n	8007898 <HAL_FMPI2C_Mem_Read+0x1d0>
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007832:	2b00      	cmp	r3, #0
 8007834:	d130      	bne.n	8007898 <HAL_FMPI2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (FMPI2C_WaitOnFlagUntilTimeout(hfmpi2c, FMPI2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8007836:	697b      	ldr	r3, [r7, #20]
 8007838:	9300      	str	r3, [sp, #0]
 800783a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800783c:	2200      	movs	r2, #0
 800783e:	2180      	movs	r1, #128	@ 0x80
 8007840:	68f8      	ldr	r0, [r7, #12]
 8007842:	f003 faeb 	bl	800ae1c <FMPI2C_WaitOnFlagUntilTimeout>
 8007846:	4603      	mov	r3, r0
 8007848:	2b00      	cmp	r3, #0
 800784a:	d001      	beq.n	8007850 <HAL_FMPI2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800784c:	2301      	movs	r3, #1
 800784e:	e04d      	b.n	80078ec <HAL_FMPI2C_Mem_Read+0x224>
        }

        if (hfmpi2c->XferCount > MAX_NBYTE_SIZE)
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007854:	b29b      	uxth	r3, r3
 8007856:	2bff      	cmp	r3, #255	@ 0xff
 8007858:	d90e      	bls.n	8007878 <HAL_FMPI2C_Mem_Read+0x1b0>
        {
          hfmpi2c->XferSize = 1U;
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	2201      	movs	r2, #1
 800785e:	851a      	strh	r2, [r3, #40]	@ 0x28
          FMPI2C_TransferConfig(hfmpi2c, DevAddress, (uint8_t) hfmpi2c->XferSize, FMPI2C_RELOAD_MODE,
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007864:	b2da      	uxtb	r2, r3
 8007866:	8979      	ldrh	r1, [r7, #10]
 8007868:	2300      	movs	r3, #0
 800786a:	9300      	str	r3, [sp, #0]
 800786c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007870:	68f8      	ldr	r0, [r7, #12]
 8007872:	f003 fd23 	bl	800b2bc <FMPI2C_TransferConfig>
 8007876:	e00f      	b.n	8007898 <HAL_FMPI2C_Mem_Read+0x1d0>
                                FMPI2C_NO_STARTSTOP);
        }
        else
        {
          hfmpi2c->XferSize = hfmpi2c->XferCount;
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800787c:	b29a      	uxth	r2, r3
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	851a      	strh	r2, [r3, #40]	@ 0x28
          FMPI2C_TransferConfig(hfmpi2c, DevAddress, (uint8_t)hfmpi2c->XferSize, FMPI2C_AUTOEND_MODE,
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007886:	b2da      	uxtb	r2, r3
 8007888:	8979      	ldrh	r1, [r7, #10]
 800788a:	2300      	movs	r3, #0
 800788c:	9300      	str	r3, [sp, #0]
 800788e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007892:	68f8      	ldr	r0, [r7, #12]
 8007894:	f003 fd12 	bl	800b2bc <FMPI2C_TransferConfig>
                                FMPI2C_NO_STARTSTOP);
        }
      }
    } while (hfmpi2c->XferCount > 0U);
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800789c:	b29b      	uxth	r3, r3
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d19a      	bne.n	80077d8 <HAL_FMPI2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (FMPI2C_WaitOnSTOPFlagUntilTimeout(hfmpi2c, Timeout, tickstart) != HAL_OK)
 80078a2:	697a      	ldr	r2, [r7, #20]
 80078a4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80078a6:	68f8      	ldr	r0, [r7, #12]
 80078a8:	f003 fb58 	bl	800af5c <FMPI2C_WaitOnSTOPFlagUntilTimeout>
 80078ac:	4603      	mov	r3, r0
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d001      	beq.n	80078b6 <HAL_FMPI2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80078b2:	2301      	movs	r3, #1
 80078b4:	e01a      	b.n	80078ec <HAL_FMPI2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_FMPI2C_CLEAR_FLAG(hfmpi2c, FMPI2C_FLAG_STOPF);
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	2220      	movs	r2, #32
 80078bc:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    FMPI2C_RESET_CR2(hfmpi2c);
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	6859      	ldr	r1, [r3, #4]
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	681a      	ldr	r2, [r3, #0]
 80078c8:	4b0b      	ldr	r3, [pc, #44]	@ (80078f8 <HAL_FMPI2C_Mem_Read+0x230>)
 80078ca:	400b      	ands	r3, r1
 80078cc:	6053      	str	r3, [r2, #4]

    hfmpi2c->State = HAL_FMPI2C_STATE_READY;
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	2220      	movs	r2, #32
 80078d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hfmpi2c->Mode  = HAL_FMPI2C_MODE_NONE;
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	2200      	movs	r2, #0
 80078da:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hfmpi2c);
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	2200      	movs	r2, #0
 80078e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80078e6:	2300      	movs	r3, #0
 80078e8:	e000      	b.n	80078ec <HAL_FMPI2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80078ea:	2302      	movs	r3, #2
  }
}
 80078ec:	4618      	mov	r0, r3
 80078ee:	3718      	adds	r7, #24
 80078f0:	46bd      	mov	sp, r7
 80078f2:	bd80      	pop	{r7, pc}
 80078f4:	80002400 	.word	0x80002400
 80078f8:	fe00e800 	.word	0xfe00e800

080078fc <HAL_FMPI2C_Mem_Write_IT>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FMPI2C_Mem_Write_IT(FMPI2C_HandleTypeDef *hfmpi2c, uint16_t DevAddress, uint16_t MemAddress,
                                          uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 80078fc:	b580      	push	{r7, lr}
 80078fe:	b086      	sub	sp, #24
 8007900:	af02      	add	r7, sp, #8
 8007902:	60f8      	str	r0, [r7, #12]
 8007904:	4608      	mov	r0, r1
 8007906:	4611      	mov	r1, r2
 8007908:	461a      	mov	r2, r3
 800790a:	4603      	mov	r3, r0
 800790c:	817b      	strh	r3, [r7, #10]
 800790e:	460b      	mov	r3, r1
 8007910:	813b      	strh	r3, [r7, #8]
 8007912:	4613      	mov	r3, r2
 8007914:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_FMPI2C_MEMADD_SIZE(MemAddSize));

  if (hfmpi2c->State == HAL_FMPI2C_STATE_READY)
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800791c:	b2db      	uxtb	r3, r3
 800791e:	2b20      	cmp	r3, #32
 8007920:	d16a      	bne.n	80079f8 <HAL_FMPI2C_Mem_Write_IT+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8007922:	69bb      	ldr	r3, [r7, #24]
 8007924:	2b00      	cmp	r3, #0
 8007926:	d002      	beq.n	800792e <HAL_FMPI2C_Mem_Write_IT+0x32>
 8007928:	8bbb      	ldrh	r3, [r7, #28]
 800792a:	2b00      	cmp	r3, #0
 800792c:	d105      	bne.n	800793a <HAL_FMPI2C_Mem_Write_IT+0x3e>
    {
      hfmpi2c->ErrorCode = HAL_FMPI2C_ERROR_INVALID_PARAM;
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007934:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8007936:	2301      	movs	r3, #1
 8007938:	e05f      	b.n	80079fa <HAL_FMPI2C_Mem_Write_IT+0xfe>
    }

    if (__HAL_FMPI2C_GET_FLAG(hfmpi2c, FMPI2C_FLAG_BUSY) == SET)
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	699b      	ldr	r3, [r3, #24]
 8007940:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007944:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007948:	d101      	bne.n	800794e <HAL_FMPI2C_Mem_Write_IT+0x52>
    {
      return HAL_BUSY;
 800794a:	2302      	movs	r3, #2
 800794c:	e055      	b.n	80079fa <HAL_FMPI2C_Mem_Write_IT+0xfe>
    }

    /* Process Locked */
    __HAL_LOCK(hfmpi2c);
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007954:	2b01      	cmp	r3, #1
 8007956:	d101      	bne.n	800795c <HAL_FMPI2C_Mem_Write_IT+0x60>
 8007958:	2302      	movs	r3, #2
 800795a:	e04e      	b.n	80079fa <HAL_FMPI2C_Mem_Write_IT+0xfe>
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	2201      	movs	r2, #1
 8007960:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hfmpi2c->State       = HAL_FMPI2C_STATE_BUSY_TX;
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	2221      	movs	r2, #33	@ 0x21
 8007968:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hfmpi2c->Mode        = HAL_FMPI2C_MODE_MEM;
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	2240      	movs	r2, #64	@ 0x40
 8007970:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hfmpi2c->ErrorCode   = HAL_FMPI2C_ERROR_NONE;
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	2200      	movs	r2, #0
 8007978:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hfmpi2c->XferSize    = 0U;
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	2200      	movs	r2, #0
 800797e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hfmpi2c->pBuffPtr    = pData;
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	69ba      	ldr	r2, [r7, #24]
 8007984:	625a      	str	r2, [r3, #36]	@ 0x24
    hfmpi2c->XferCount   = Size;
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	8bba      	ldrh	r2, [r7, #28]
 800798a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hfmpi2c->XferOptions = FMPI2C_NO_OPTION_FRAME;
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	4a1d      	ldr	r2, [pc, #116]	@ (8007a04 <HAL_FMPI2C_Mem_Write_IT+0x108>)
 8007990:	62da      	str	r2, [r3, #44]	@ 0x2c
    hfmpi2c->XferISR     = FMPI2C_Mem_ISR_IT;
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	4a1c      	ldr	r2, [pc, #112]	@ (8007a08 <HAL_FMPI2C_Mem_Write_IT+0x10c>)
 8007996:	635a      	str	r2, [r3, #52]	@ 0x34
    hfmpi2c->Devaddress  = DevAddress;
 8007998:	897a      	ldrh	r2, [r7, #10]
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* If Memory address size is 8Bit */
    if (MemAddSize == FMPI2C_MEMADD_SIZE_8BIT)
 800799e:	88fb      	ldrh	r3, [r7, #6]
 80079a0:	2b01      	cmp	r3, #1
 80079a2:	d109      	bne.n	80079b8 <HAL_FMPI2C_Mem_Write_IT+0xbc>
    {
      /* Prefetch Memory Address */
      hfmpi2c->Instance->TXDR = FMPI2C_MEM_ADD_LSB(MemAddress);
 80079a4:	893b      	ldrh	r3, [r7, #8]
 80079a6:	b2da      	uxtb	r2, r3
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Reset Memaddress content */
      hfmpi2c->Memaddress = 0xFFFFFFFFU;
 80079ae:	68fb      	ldr	r3, [r7, #12]
 80079b0:	f04f 32ff 	mov.w	r2, #4294967295
 80079b4:	651a      	str	r2, [r3, #80]	@ 0x50
 80079b6:	e00b      	b.n	80079d0 <HAL_FMPI2C_Mem_Write_IT+0xd4>
    }
    /* If Memory address size is 16Bit */
    else
    {
      /* Prefetch Memory Address (MSB part, LSB will be manage through interrupt) */
      hfmpi2c->Instance->TXDR = FMPI2C_MEM_ADD_MSB(MemAddress);
 80079b8:	893b      	ldrh	r3, [r7, #8]
 80079ba:	0a1b      	lsrs	r3, r3, #8
 80079bc:	b29b      	uxth	r3, r3
 80079be:	b2da      	uxtb	r2, r3
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Prepare Memaddress buffer for LSB part */
      hfmpi2c->Memaddress = FMPI2C_MEM_ADD_LSB(MemAddress);
 80079c6:	893b      	ldrh	r3, [r7, #8]
 80079c8:	b2db      	uxtb	r3, r3
 80079ca:	461a      	mov	r2, r3
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	651a      	str	r2, [r3, #80]	@ 0x50
    }
    /* Send Slave Address and Memory Address */
    FMPI2C_TransferConfig(hfmpi2c, DevAddress, (uint8_t)MemAddSize, FMPI2C_RELOAD_MODE, FMPI2C_GENERATE_START_WRITE);
 80079d0:	88fb      	ldrh	r3, [r7, #6]
 80079d2:	b2da      	uxtb	r2, r3
 80079d4:	8979      	ldrh	r1, [r7, #10]
 80079d6:	4b0d      	ldr	r3, [pc, #52]	@ (8007a0c <HAL_FMPI2C_Mem_Write_IT+0x110>)
 80079d8:	9300      	str	r3, [sp, #0]
 80079da:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80079de:	68f8      	ldr	r0, [r7, #12]
 80079e0:	f003 fc6c 	bl	800b2bc <FMPI2C_TransferConfig>

    /* Process Unlocked */
    __HAL_UNLOCK(hfmpi2c);
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	2200      	movs	r2, #0
 80079e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Enable ERR, TC, STOP, NACK, TXI interrupt */
    /* possible to enable all of these */
    /* FMPI2C_IT_ERRI | FMPI2C_IT_TCI | FMPI2C_IT_STOPI | FMPI2C_IT_NACKI |
      FMPI2C_IT_ADDRI | FMPI2C_IT_RXI | FMPI2C_IT_TXI */
    FMPI2C_Enable_IRQ(hfmpi2c, FMPI2C_XFER_TX_IT);
 80079ec:	2101      	movs	r1, #1
 80079ee:	68f8      	ldr	r0, [r7, #12]
 80079f0:	f003 fc96 	bl	800b320 <FMPI2C_Enable_IRQ>

    return HAL_OK;
 80079f4:	2300      	movs	r3, #0
 80079f6:	e000      	b.n	80079fa <HAL_FMPI2C_Mem_Write_IT+0xfe>
  }
  else
  {
    return HAL_BUSY;
 80079f8:	2302      	movs	r3, #2
  }
}
 80079fa:	4618      	mov	r0, r3
 80079fc:	3710      	adds	r7, #16
 80079fe:	46bd      	mov	sp, r7
 8007a00:	bd80      	pop	{r7, pc}
 8007a02:	bf00      	nop
 8007a04:	ffff0000 	.word	0xffff0000
 8007a08:	08009579 	.word	0x08009579
 8007a0c:	80002000 	.word	0x80002000

08007a10 <HAL_FMPI2C_Mem_Read_IT>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FMPI2C_Mem_Read_IT(FMPI2C_HandleTypeDef *hfmpi2c, uint16_t DevAddress, uint16_t MemAddress,
                                         uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8007a10:	b580      	push	{r7, lr}
 8007a12:	b086      	sub	sp, #24
 8007a14:	af02      	add	r7, sp, #8
 8007a16:	60f8      	str	r0, [r7, #12]
 8007a18:	4608      	mov	r0, r1
 8007a1a:	4611      	mov	r1, r2
 8007a1c:	461a      	mov	r2, r3
 8007a1e:	4603      	mov	r3, r0
 8007a20:	817b      	strh	r3, [r7, #10]
 8007a22:	460b      	mov	r3, r1
 8007a24:	813b      	strh	r3, [r7, #8]
 8007a26:	4613      	mov	r3, r2
 8007a28:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_FMPI2C_MEMADD_SIZE(MemAddSize));

  if (hfmpi2c->State == HAL_FMPI2C_STATE_READY)
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007a30:	b2db      	uxtb	r3, r3
 8007a32:	2b20      	cmp	r3, #32
 8007a34:	d166      	bne.n	8007b04 <HAL_FMPI2C_Mem_Read_IT+0xf4>
  {
    if ((pData == NULL) || (Size == 0U))
 8007a36:	69bb      	ldr	r3, [r7, #24]
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	d002      	beq.n	8007a42 <HAL_FMPI2C_Mem_Read_IT+0x32>
 8007a3c:	8bbb      	ldrh	r3, [r7, #28]
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d105      	bne.n	8007a4e <HAL_FMPI2C_Mem_Read_IT+0x3e>
    {
      hfmpi2c->ErrorCode = HAL_FMPI2C_ERROR_INVALID_PARAM;
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007a48:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8007a4a:	2301      	movs	r3, #1
 8007a4c:	e05b      	b.n	8007b06 <HAL_FMPI2C_Mem_Read_IT+0xf6>
    }

    if (__HAL_FMPI2C_GET_FLAG(hfmpi2c, FMPI2C_FLAG_BUSY) == SET)
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	699b      	ldr	r3, [r3, #24]
 8007a54:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007a58:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007a5c:	d101      	bne.n	8007a62 <HAL_FMPI2C_Mem_Read_IT+0x52>
    {
      return HAL_BUSY;
 8007a5e:	2302      	movs	r3, #2
 8007a60:	e051      	b.n	8007b06 <HAL_FMPI2C_Mem_Read_IT+0xf6>
    }

    /* Process Locked */
    __HAL_LOCK(hfmpi2c);
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007a68:	2b01      	cmp	r3, #1
 8007a6a:	d101      	bne.n	8007a70 <HAL_FMPI2C_Mem_Read_IT+0x60>
 8007a6c:	2302      	movs	r3, #2
 8007a6e:	e04a      	b.n	8007b06 <HAL_FMPI2C_Mem_Read_IT+0xf6>
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	2201      	movs	r2, #1
 8007a74:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hfmpi2c->State       = HAL_FMPI2C_STATE_BUSY_RX;
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	2222      	movs	r2, #34	@ 0x22
 8007a7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hfmpi2c->Mode        = HAL_FMPI2C_MODE_MEM;
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	2240      	movs	r2, #64	@ 0x40
 8007a84:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hfmpi2c->ErrorCode   = HAL_FMPI2C_ERROR_NONE;
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	2200      	movs	r2, #0
 8007a8c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hfmpi2c->pBuffPtr    = pData;
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	69ba      	ldr	r2, [r7, #24]
 8007a92:	625a      	str	r2, [r3, #36]	@ 0x24
    hfmpi2c->XferCount   = Size;
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	8bba      	ldrh	r2, [r7, #28]
 8007a98:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hfmpi2c->XferOptions = FMPI2C_NO_OPTION_FRAME;
 8007a9a:	68fb      	ldr	r3, [r7, #12]
 8007a9c:	4a1c      	ldr	r2, [pc, #112]	@ (8007b10 <HAL_FMPI2C_Mem_Read_IT+0x100>)
 8007a9e:	62da      	str	r2, [r3, #44]	@ 0x2c
    hfmpi2c->XferISR     = FMPI2C_Mem_ISR_IT;
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	4a1c      	ldr	r2, [pc, #112]	@ (8007b14 <HAL_FMPI2C_Mem_Read_IT+0x104>)
 8007aa4:	635a      	str	r2, [r3, #52]	@ 0x34
    hfmpi2c->Devaddress  = DevAddress;
 8007aa6:	897a      	ldrh	r2, [r7, #10]
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* If Memory address size is 8Bit */
    if (MemAddSize == FMPI2C_MEMADD_SIZE_8BIT)
 8007aac:	88fb      	ldrh	r3, [r7, #6]
 8007aae:	2b01      	cmp	r3, #1
 8007ab0:	d109      	bne.n	8007ac6 <HAL_FMPI2C_Mem_Read_IT+0xb6>
    {
      /* Prefetch Memory Address */
      hfmpi2c->Instance->TXDR = FMPI2C_MEM_ADD_LSB(MemAddress);
 8007ab2:	893b      	ldrh	r3, [r7, #8]
 8007ab4:	b2da      	uxtb	r2, r3
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Reset Memaddress content */
      hfmpi2c->Memaddress = 0xFFFFFFFFU;
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	f04f 32ff 	mov.w	r2, #4294967295
 8007ac2:	651a      	str	r2, [r3, #80]	@ 0x50
 8007ac4:	e00b      	b.n	8007ade <HAL_FMPI2C_Mem_Read_IT+0xce>
    }
    /* If Memory address size is 16Bit */
    else
    {
      /* Prefetch Memory Address (MSB part, LSB will be manage through interrupt) */
      hfmpi2c->Instance->TXDR = FMPI2C_MEM_ADD_MSB(MemAddress);
 8007ac6:	893b      	ldrh	r3, [r7, #8]
 8007ac8:	0a1b      	lsrs	r3, r3, #8
 8007aca:	b29b      	uxth	r3, r3
 8007acc:	b2da      	uxtb	r2, r3
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Prepare Memaddress buffer for LSB part */
      hfmpi2c->Memaddress = FMPI2C_MEM_ADD_LSB(MemAddress);
 8007ad4:	893b      	ldrh	r3, [r7, #8]
 8007ad6:	b2db      	uxtb	r3, r3
 8007ad8:	461a      	mov	r2, r3
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	651a      	str	r2, [r3, #80]	@ 0x50
    }
    /* Send Slave Address and Memory Address */
    FMPI2C_TransferConfig(hfmpi2c, DevAddress, (uint8_t)MemAddSize, FMPI2C_SOFTEND_MODE, FMPI2C_GENERATE_START_WRITE);
 8007ade:	88fb      	ldrh	r3, [r7, #6]
 8007ae0:	b2da      	uxtb	r2, r3
 8007ae2:	8979      	ldrh	r1, [r7, #10]
 8007ae4:	4b0c      	ldr	r3, [pc, #48]	@ (8007b18 <HAL_FMPI2C_Mem_Read_IT+0x108>)
 8007ae6:	9300      	str	r3, [sp, #0]
 8007ae8:	2300      	movs	r3, #0
 8007aea:	68f8      	ldr	r0, [r7, #12]
 8007aec:	f003 fbe6 	bl	800b2bc <FMPI2C_TransferConfig>

    /* Process Unlocked */
    __HAL_UNLOCK(hfmpi2c);
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	2200      	movs	r2, #0
 8007af4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Enable ERR, TC, STOP, NACK, TXI interrupt */
    /* possible to enable all of these */
    /* FMPI2C_IT_ERRI | FMPI2C_IT_TCI | FMPI2C_IT_STOPI | FMPI2C_IT_NACKI |
      FMPI2C_IT_ADDRI | FMPI2C_IT_RXI | FMPI2C_IT_TXI */
    FMPI2C_Enable_IRQ(hfmpi2c, FMPI2C_XFER_TX_IT);
 8007af8:	2101      	movs	r1, #1
 8007afa:	68f8      	ldr	r0, [r7, #12]
 8007afc:	f003 fc10 	bl	800b320 <FMPI2C_Enable_IRQ>

    return HAL_OK;
 8007b00:	2300      	movs	r3, #0
 8007b02:	e000      	b.n	8007b06 <HAL_FMPI2C_Mem_Read_IT+0xf6>
  }
  else
  {
    return HAL_BUSY;
 8007b04:	2302      	movs	r3, #2
  }
}
 8007b06:	4618      	mov	r0, r3
 8007b08:	3710      	adds	r7, #16
 8007b0a:	46bd      	mov	sp, r7
 8007b0c:	bd80      	pop	{r7, pc}
 8007b0e:	bf00      	nop
 8007b10:	ffff0000 	.word	0xffff0000
 8007b14:	08009579 	.word	0x08009579
 8007b18:	80002000 	.word	0x80002000

08007b1c <HAL_FMPI2C_Mem_Write_DMA>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FMPI2C_Mem_Write_DMA(FMPI2C_HandleTypeDef *hfmpi2c, uint16_t DevAddress, uint16_t MemAddress,
                                           uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8007b1c:	b580      	push	{r7, lr}
 8007b1e:	b088      	sub	sp, #32
 8007b20:	af02      	add	r7, sp, #8
 8007b22:	60f8      	str	r0, [r7, #12]
 8007b24:	4608      	mov	r0, r1
 8007b26:	4611      	mov	r1, r2
 8007b28:	461a      	mov	r2, r3
 8007b2a:	4603      	mov	r3, r0
 8007b2c:	817b      	strh	r3, [r7, #10]
 8007b2e:	460b      	mov	r3, r1
 8007b30:	813b      	strh	r3, [r7, #8]
 8007b32:	4613      	mov	r3, r2
 8007b34:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_FMPI2C_MEMADD_SIZE(MemAddSize));

  if (hfmpi2c->State == HAL_FMPI2C_STATE_READY)
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007b3c:	b2db      	uxtb	r3, r3
 8007b3e:	2b20      	cmp	r3, #32
 8007b40:	f040 80c3 	bne.w	8007cca <HAL_FMPI2C_Mem_Write_DMA+0x1ae>
  {
    if ((pData == NULL) || (Size == 0U))
 8007b44:	6a3b      	ldr	r3, [r7, #32]
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d002      	beq.n	8007b50 <HAL_FMPI2C_Mem_Write_DMA+0x34>
 8007b4a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	d105      	bne.n	8007b5c <HAL_FMPI2C_Mem_Write_DMA+0x40>
    {
      hfmpi2c->ErrorCode = HAL_FMPI2C_ERROR_INVALID_PARAM;
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007b56:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8007b58:	2301      	movs	r3, #1
 8007b5a:	e0b7      	b.n	8007ccc <HAL_FMPI2C_Mem_Write_DMA+0x1b0>
    }

    if (__HAL_FMPI2C_GET_FLAG(hfmpi2c, FMPI2C_FLAG_BUSY) == SET)
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	699b      	ldr	r3, [r3, #24]
 8007b62:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007b66:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007b6a:	d101      	bne.n	8007b70 <HAL_FMPI2C_Mem_Write_DMA+0x54>
    {
      return HAL_BUSY;
 8007b6c:	2302      	movs	r3, #2
 8007b6e:	e0ad      	b.n	8007ccc <HAL_FMPI2C_Mem_Write_DMA+0x1b0>
    }

    /* Process Locked */
    __HAL_LOCK(hfmpi2c);
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007b76:	2b01      	cmp	r3, #1
 8007b78:	d101      	bne.n	8007b7e <HAL_FMPI2C_Mem_Write_DMA+0x62>
 8007b7a:	2302      	movs	r3, #2
 8007b7c:	e0a6      	b.n	8007ccc <HAL_FMPI2C_Mem_Write_DMA+0x1b0>
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	2201      	movs	r2, #1
 8007b82:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hfmpi2c->State       = HAL_FMPI2C_STATE_BUSY_TX;
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	2221      	movs	r2, #33	@ 0x21
 8007b8a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hfmpi2c->Mode        = HAL_FMPI2C_MODE_MEM;
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	2240      	movs	r2, #64	@ 0x40
 8007b92:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hfmpi2c->ErrorCode   = HAL_FMPI2C_ERROR_NONE;
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	2200      	movs	r2, #0
 8007b9a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hfmpi2c->pBuffPtr    = pData;
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	6a3a      	ldr	r2, [r7, #32]
 8007ba0:	625a      	str	r2, [r3, #36]	@ 0x24
    hfmpi2c->XferCount   = Size;
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8007ba6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hfmpi2c->XferOptions = FMPI2C_NO_OPTION_FRAME;
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	4a4a      	ldr	r2, [pc, #296]	@ (8007cd4 <HAL_FMPI2C_Mem_Write_DMA+0x1b8>)
 8007bac:	62da      	str	r2, [r3, #44]	@ 0x2c
    hfmpi2c->XferISR     = FMPI2C_Mem_ISR_DMA;
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	4a49      	ldr	r2, [pc, #292]	@ (8007cd8 <HAL_FMPI2C_Mem_Write_DMA+0x1bc>)
 8007bb2:	635a      	str	r2, [r3, #52]	@ 0x34
    hfmpi2c->Devaddress  = DevAddress;
 8007bb4:	897a      	ldrh	r2, [r7, #10]
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	64da      	str	r2, [r3, #76]	@ 0x4c

    if (hfmpi2c->XferCount > MAX_NBYTE_SIZE)
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007bbe:	b29b      	uxth	r3, r3
 8007bc0:	2bff      	cmp	r3, #255	@ 0xff
 8007bc2:	d903      	bls.n	8007bcc <HAL_FMPI2C_Mem_Write_DMA+0xb0>
    {
      hfmpi2c->XferSize = MAX_NBYTE_SIZE;
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	22ff      	movs	r2, #255	@ 0xff
 8007bc8:	851a      	strh	r2, [r3, #40]	@ 0x28
 8007bca:	e004      	b.n	8007bd6 <HAL_FMPI2C_Mem_Write_DMA+0xba>
    }
    else
    {
      hfmpi2c->XferSize = hfmpi2c->XferCount;
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007bd0:	b29a      	uxth	r2, r3
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	851a      	strh	r2, [r3, #40]	@ 0x28
    }

    /* If Memory address size is 8Bit */
    if (MemAddSize == FMPI2C_MEMADD_SIZE_8BIT)
 8007bd6:	88fb      	ldrh	r3, [r7, #6]
 8007bd8:	2b01      	cmp	r3, #1
 8007bda:	d109      	bne.n	8007bf0 <HAL_FMPI2C_Mem_Write_DMA+0xd4>
    {
      /* Prefetch Memory Address */
      hfmpi2c->Instance->TXDR = FMPI2C_MEM_ADD_LSB(MemAddress);
 8007bdc:	893b      	ldrh	r3, [r7, #8]
 8007bde:	b2da      	uxtb	r2, r3
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Reset Memaddress content */
      hfmpi2c->Memaddress = 0xFFFFFFFFU;
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	f04f 32ff 	mov.w	r2, #4294967295
 8007bec:	651a      	str	r2, [r3, #80]	@ 0x50
 8007bee:	e00b      	b.n	8007c08 <HAL_FMPI2C_Mem_Write_DMA+0xec>
    }
    /* If Memory address size is 16Bit */
    else
    {
      /* Prefetch Memory Address (MSB part, LSB will be manage through interrupt) */
      hfmpi2c->Instance->TXDR = FMPI2C_MEM_ADD_MSB(MemAddress);
 8007bf0:	893b      	ldrh	r3, [r7, #8]
 8007bf2:	0a1b      	lsrs	r3, r3, #8
 8007bf4:	b29b      	uxth	r3, r3
 8007bf6:	b2da      	uxtb	r2, r3
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Prepare Memaddress buffer for LSB part */
      hfmpi2c->Memaddress = FMPI2C_MEM_ADD_LSB(MemAddress);
 8007bfe:	893b      	ldrh	r3, [r7, #8]
 8007c00:	b2db      	uxtb	r3, r3
 8007c02:	461a      	mov	r2, r3
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    if (hfmpi2c->hdmatx != NULL)
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	d020      	beq.n	8007c52 <HAL_FMPI2C_Mem_Write_DMA+0x136>
    {
      /* Set the FMPI2C DMA transfer complete callback */
      hfmpi2c->hdmatx->XferCpltCallback = FMPI2C_DMAMasterTransmitCplt;
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c14:	4a31      	ldr	r2, [pc, #196]	@ (8007cdc <HAL_FMPI2C_Mem_Write_DMA+0x1c0>)
 8007c16:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Set the DMA error callback */
      hfmpi2c->hdmatx->XferErrorCallback = FMPI2C_DMAError;
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c1c:	4a30      	ldr	r2, [pc, #192]	@ (8007ce0 <HAL_FMPI2C_Mem_Write_DMA+0x1c4>)
 8007c1e:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Set the unused DMA callbacks to NULL */
      hfmpi2c->hdmatx->XferHalfCpltCallback = NULL;
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c24:	2200      	movs	r2, #0
 8007c26:	641a      	str	r2, [r3, #64]	@ 0x40
      hfmpi2c->hdmatx->XferAbortCallback = NULL;
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c2c:	2200      	movs	r2, #0
 8007c2e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Enable the DMA stream */
      dmaxferstatus = HAL_DMA_Start_IT(hfmpi2c->hdmatx, (uint32_t)pData, (uint32_t)&hfmpi2c->Instance->TXDR,
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8007c34:	6a39      	ldr	r1, [r7, #32]
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	3328      	adds	r3, #40	@ 0x28
 8007c3c:	461a      	mov	r2, r3
                                       hfmpi2c->XferSize);
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
      dmaxferstatus = HAL_DMA_Start_IT(hfmpi2c->hdmatx, (uint32_t)pData, (uint32_t)&hfmpi2c->Instance->TXDR,
 8007c42:	f7fb f9e2 	bl	800300a <HAL_DMA_Start_IT>
 8007c46:	4603      	mov	r3, r0
 8007c48:	75fb      	strb	r3, [r7, #23]
      __HAL_UNLOCK(hfmpi2c);

      return HAL_ERROR;
    }

    if (dmaxferstatus == HAL_OK)
 8007c4a:	7dfb      	ldrb	r3, [r7, #23]
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d128      	bne.n	8007ca2 <HAL_FMPI2C_Mem_Write_DMA+0x186>
 8007c50:	e013      	b.n	8007c7a <HAL_FMPI2C_Mem_Write_DMA+0x15e>
      hfmpi2c->State     = HAL_FMPI2C_STATE_READY;
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	2220      	movs	r2, #32
 8007c56:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      hfmpi2c->Mode      = HAL_FMPI2C_MODE_NONE;
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	2200      	movs	r2, #0
 8007c5e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      hfmpi2c->ErrorCode |= HAL_FMPI2C_ERROR_DMA_PARAM;
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007c66:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	645a      	str	r2, [r3, #68]	@ 0x44
      __HAL_UNLOCK(hfmpi2c);
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	2200      	movs	r2, #0
 8007c72:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8007c76:	2301      	movs	r3, #1
 8007c78:	e028      	b.n	8007ccc <HAL_FMPI2C_Mem_Write_DMA+0x1b0>
    {
      /* Send Slave Address and Memory Address */
      FMPI2C_TransferConfig(hfmpi2c, DevAddress, (uint8_t)MemAddSize, FMPI2C_RELOAD_MODE, FMPI2C_GENERATE_START_WRITE);
 8007c7a:	88fb      	ldrh	r3, [r7, #6]
 8007c7c:	b2da      	uxtb	r2, r3
 8007c7e:	8979      	ldrh	r1, [r7, #10]
 8007c80:	4b18      	ldr	r3, [pc, #96]	@ (8007ce4 <HAL_FMPI2C_Mem_Write_DMA+0x1c8>)
 8007c82:	9300      	str	r3, [sp, #0]
 8007c84:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007c88:	68f8      	ldr	r0, [r7, #12]
 8007c8a:	f003 fb17 	bl	800b2bc <FMPI2C_TransferConfig>

      /* Process Unlocked */
      __HAL_UNLOCK(hfmpi2c);
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	2200      	movs	r2, #0
 8007c92:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
                process unlock */
      /* Enable ERR, TC, STOP, NACK, TXI interrupt */
      /* possible to enable all of these */
      /* FMPI2C_IT_ERRI | FMPI2C_IT_TCI | FMPI2C_IT_STOPI | FMPI2C_IT_NACKI |
        FMPI2C_IT_ADDRI | FMPI2C_IT_RXI | FMPI2C_IT_TXI */
      FMPI2C_Enable_IRQ(hfmpi2c, FMPI2C_XFER_TX_IT);
 8007c96:	2101      	movs	r1, #1
 8007c98:	68f8      	ldr	r0, [r7, #12]
 8007c9a:	f003 fb41 	bl	800b320 <FMPI2C_Enable_IRQ>
      __HAL_UNLOCK(hfmpi2c);

      return HAL_ERROR;
    }

    return HAL_OK;
 8007c9e:	2300      	movs	r3, #0
 8007ca0:	e014      	b.n	8007ccc <HAL_FMPI2C_Mem_Write_DMA+0x1b0>
      hfmpi2c->State     = HAL_FMPI2C_STATE_READY;
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	2220      	movs	r2, #32
 8007ca6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      hfmpi2c->Mode      = HAL_FMPI2C_MODE_NONE;
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	2200      	movs	r2, #0
 8007cae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      hfmpi2c->ErrorCode |= HAL_FMPI2C_ERROR_DMA;
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007cb6:	f043 0210 	orr.w	r2, r3, #16
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	645a      	str	r2, [r3, #68]	@ 0x44
      __HAL_UNLOCK(hfmpi2c);
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	2200      	movs	r2, #0
 8007cc2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8007cc6:	2301      	movs	r3, #1
 8007cc8:	e000      	b.n	8007ccc <HAL_FMPI2C_Mem_Write_DMA+0x1b0>
  }
  else
  {
    return HAL_BUSY;
 8007cca:	2302      	movs	r3, #2
  }
}
 8007ccc:	4618      	mov	r0, r3
 8007cce:	3718      	adds	r7, #24
 8007cd0:	46bd      	mov	sp, r7
 8007cd2:	bd80      	pop	{r7, pc}
 8007cd4:	ffff0000 	.word	0xffff0000
 8007cd8:	08009c25 	.word	0x08009c25
 8007cdc:	0800ab9f 	.word	0x0800ab9f
 8007ce0:	0800ad6d 	.word	0x0800ad6d
 8007ce4:	80002000 	.word	0x80002000

08007ce8 <HAL_FMPI2C_Mem_Read_DMA>:
  * @param  Size Amount of data to be read
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FMPI2C_Mem_Read_DMA(FMPI2C_HandleTypeDef *hfmpi2c, uint16_t DevAddress, uint16_t MemAddress,
                                          uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8007ce8:	b580      	push	{r7, lr}
 8007cea:	b088      	sub	sp, #32
 8007cec:	af02      	add	r7, sp, #8
 8007cee:	60f8      	str	r0, [r7, #12]
 8007cf0:	4608      	mov	r0, r1
 8007cf2:	4611      	mov	r1, r2
 8007cf4:	461a      	mov	r2, r3
 8007cf6:	4603      	mov	r3, r0
 8007cf8:	817b      	strh	r3, [r7, #10]
 8007cfa:	460b      	mov	r3, r1
 8007cfc:	813b      	strh	r3, [r7, #8]
 8007cfe:	4613      	mov	r3, r2
 8007d00:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_FMPI2C_MEMADD_SIZE(MemAddSize));

  if (hfmpi2c->State == HAL_FMPI2C_STATE_READY)
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007d08:	b2db      	uxtb	r3, r3
 8007d0a:	2b20      	cmp	r3, #32
 8007d0c:	f040 80c2 	bne.w	8007e94 <HAL_FMPI2C_Mem_Read_DMA+0x1ac>
  {
    if ((pData == NULL) || (Size == 0U))
 8007d10:	6a3b      	ldr	r3, [r7, #32]
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	d002      	beq.n	8007d1c <HAL_FMPI2C_Mem_Read_DMA+0x34>
 8007d16:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	d105      	bne.n	8007d28 <HAL_FMPI2C_Mem_Read_DMA+0x40>
    {
      hfmpi2c->ErrorCode = HAL_FMPI2C_ERROR_INVALID_PARAM;
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007d22:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8007d24:	2301      	movs	r3, #1
 8007d26:	e0b6      	b.n	8007e96 <HAL_FMPI2C_Mem_Read_DMA+0x1ae>
    }

    if (__HAL_FMPI2C_GET_FLAG(hfmpi2c, FMPI2C_FLAG_BUSY) == SET)
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	699b      	ldr	r3, [r3, #24]
 8007d2e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007d32:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007d36:	d101      	bne.n	8007d3c <HAL_FMPI2C_Mem_Read_DMA+0x54>
    {
      return HAL_BUSY;
 8007d38:	2302      	movs	r3, #2
 8007d3a:	e0ac      	b.n	8007e96 <HAL_FMPI2C_Mem_Read_DMA+0x1ae>
    }

    /* Process Locked */
    __HAL_LOCK(hfmpi2c);
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007d42:	2b01      	cmp	r3, #1
 8007d44:	d101      	bne.n	8007d4a <HAL_FMPI2C_Mem_Read_DMA+0x62>
 8007d46:	2302      	movs	r3, #2
 8007d48:	e0a5      	b.n	8007e96 <HAL_FMPI2C_Mem_Read_DMA+0x1ae>
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	2201      	movs	r2, #1
 8007d4e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hfmpi2c->State       = HAL_FMPI2C_STATE_BUSY_RX;
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	2222      	movs	r2, #34	@ 0x22
 8007d56:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hfmpi2c->Mode        = HAL_FMPI2C_MODE_MEM;
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	2240      	movs	r2, #64	@ 0x40
 8007d5e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hfmpi2c->ErrorCode   = HAL_FMPI2C_ERROR_NONE;
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	2200      	movs	r2, #0
 8007d66:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hfmpi2c->pBuffPtr    = pData;
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	6a3a      	ldr	r2, [r7, #32]
 8007d6c:	625a      	str	r2, [r3, #36]	@ 0x24
    hfmpi2c->XferCount   = Size;
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8007d72:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hfmpi2c->XferOptions = FMPI2C_NO_OPTION_FRAME;
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	4a4a      	ldr	r2, [pc, #296]	@ (8007ea0 <HAL_FMPI2C_Mem_Read_DMA+0x1b8>)
 8007d78:	62da      	str	r2, [r3, #44]	@ 0x2c
    hfmpi2c->XferISR     = FMPI2C_Mem_ISR_DMA;
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	4a49      	ldr	r2, [pc, #292]	@ (8007ea4 <HAL_FMPI2C_Mem_Read_DMA+0x1bc>)
 8007d7e:	635a      	str	r2, [r3, #52]	@ 0x34
    hfmpi2c->Devaddress  = DevAddress;
 8007d80:	897a      	ldrh	r2, [r7, #10]
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	64da      	str	r2, [r3, #76]	@ 0x4c

    if (hfmpi2c->XferCount > MAX_NBYTE_SIZE)
 8007d86:	68fb      	ldr	r3, [r7, #12]
 8007d88:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007d8a:	b29b      	uxth	r3, r3
 8007d8c:	2bff      	cmp	r3, #255	@ 0xff
 8007d8e:	d903      	bls.n	8007d98 <HAL_FMPI2C_Mem_Read_DMA+0xb0>
    {
      hfmpi2c->XferSize = MAX_NBYTE_SIZE;
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	22ff      	movs	r2, #255	@ 0xff
 8007d94:	851a      	strh	r2, [r3, #40]	@ 0x28
 8007d96:	e004      	b.n	8007da2 <HAL_FMPI2C_Mem_Read_DMA+0xba>
    }
    else
    {
      hfmpi2c->XferSize = hfmpi2c->XferCount;
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007d9c:	b29a      	uxth	r2, r3
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	851a      	strh	r2, [r3, #40]	@ 0x28
    }

    /* If Memory address size is 8Bit */
    if (MemAddSize == FMPI2C_MEMADD_SIZE_8BIT)
 8007da2:	88fb      	ldrh	r3, [r7, #6]
 8007da4:	2b01      	cmp	r3, #1
 8007da6:	d109      	bne.n	8007dbc <HAL_FMPI2C_Mem_Read_DMA+0xd4>
    {
      /* Prefetch Memory Address */
      hfmpi2c->Instance->TXDR = FMPI2C_MEM_ADD_LSB(MemAddress);
 8007da8:	893b      	ldrh	r3, [r7, #8]
 8007daa:	b2da      	uxtb	r2, r3
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Reset Memaddress content */
      hfmpi2c->Memaddress = 0xFFFFFFFFU;
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	f04f 32ff 	mov.w	r2, #4294967295
 8007db8:	651a      	str	r2, [r3, #80]	@ 0x50
 8007dba:	e00b      	b.n	8007dd4 <HAL_FMPI2C_Mem_Read_DMA+0xec>
    }
    /* If Memory address size is 16Bit */
    else
    {
      /* Prefetch Memory Address (MSB part, LSB will be manage through interrupt) */
      hfmpi2c->Instance->TXDR = FMPI2C_MEM_ADD_MSB(MemAddress);
 8007dbc:	893b      	ldrh	r3, [r7, #8]
 8007dbe:	0a1b      	lsrs	r3, r3, #8
 8007dc0:	b29b      	uxth	r3, r3
 8007dc2:	b2da      	uxtb	r2, r3
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Prepare Memaddress buffer for LSB part */
      hfmpi2c->Memaddress = FMPI2C_MEM_ADD_LSB(MemAddress);
 8007dca:	893b      	ldrh	r3, [r7, #8]
 8007dcc:	b2db      	uxtb	r3, r3
 8007dce:	461a      	mov	r2, r3
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    if (hfmpi2c->hdmarx != NULL)
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007dd8:	2b00      	cmp	r3, #0
 8007dda:	d020      	beq.n	8007e1e <HAL_FMPI2C_Mem_Read_DMA+0x136>
    {
      /* Set the FMPI2C DMA transfer complete callback */
      hfmpi2c->hdmarx->XferCpltCallback = FMPI2C_DMAMasterReceiveCplt;
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007de0:	4a31      	ldr	r2, [pc, #196]	@ (8007ea8 <HAL_FMPI2C_Mem_Read_DMA+0x1c0>)
 8007de2:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Set the DMA error callback */
      hfmpi2c->hdmarx->XferErrorCallback = FMPI2C_DMAError;
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007de8:	4a30      	ldr	r2, [pc, #192]	@ (8007eac <HAL_FMPI2C_Mem_Read_DMA+0x1c4>)
 8007dea:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Set the unused DMA callbacks to NULL */
      hfmpi2c->hdmarx->XferHalfCpltCallback = NULL;
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007df0:	2200      	movs	r2, #0
 8007df2:	641a      	str	r2, [r3, #64]	@ 0x40
      hfmpi2c->hdmarx->XferAbortCallback = NULL;
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007df8:	2200      	movs	r2, #0
 8007dfa:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Enable the DMA stream */
      dmaxferstatus = HAL_DMA_Start_IT(hfmpi2c->hdmarx, (uint32_t)&hfmpi2c->Instance->RXDR, (uint32_t)pData,
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	3324      	adds	r3, #36	@ 0x24
 8007e06:	4619      	mov	r1, r3
 8007e08:	6a3a      	ldr	r2, [r7, #32]
                                       hfmpi2c->XferSize);
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
      dmaxferstatus = HAL_DMA_Start_IT(hfmpi2c->hdmarx, (uint32_t)&hfmpi2c->Instance->RXDR, (uint32_t)pData,
 8007e0e:	f7fb f8fc 	bl	800300a <HAL_DMA_Start_IT>
 8007e12:	4603      	mov	r3, r0
 8007e14:	75fb      	strb	r3, [r7, #23]
      __HAL_UNLOCK(hfmpi2c);

      return HAL_ERROR;
    }

    if (dmaxferstatus == HAL_OK)
 8007e16:	7dfb      	ldrb	r3, [r7, #23]
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	d127      	bne.n	8007e6c <HAL_FMPI2C_Mem_Read_DMA+0x184>
 8007e1c:	e013      	b.n	8007e46 <HAL_FMPI2C_Mem_Read_DMA+0x15e>
      hfmpi2c->State     = HAL_FMPI2C_STATE_READY;
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	2220      	movs	r2, #32
 8007e22:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      hfmpi2c->Mode      = HAL_FMPI2C_MODE_NONE;
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	2200      	movs	r2, #0
 8007e2a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      hfmpi2c->ErrorCode |= HAL_FMPI2C_ERROR_DMA_PARAM;
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007e32:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	645a      	str	r2, [r3, #68]	@ 0x44
      __HAL_UNLOCK(hfmpi2c);
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	2200      	movs	r2, #0
 8007e3e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8007e42:	2301      	movs	r3, #1
 8007e44:	e027      	b.n	8007e96 <HAL_FMPI2C_Mem_Read_DMA+0x1ae>
    {
      /* Send Slave Address and Memory Address */
      FMPI2C_TransferConfig(hfmpi2c, DevAddress, (uint8_t)MemAddSize, FMPI2C_SOFTEND_MODE, FMPI2C_GENERATE_START_WRITE);
 8007e46:	88fb      	ldrh	r3, [r7, #6]
 8007e48:	b2da      	uxtb	r2, r3
 8007e4a:	8979      	ldrh	r1, [r7, #10]
 8007e4c:	4b18      	ldr	r3, [pc, #96]	@ (8007eb0 <HAL_FMPI2C_Mem_Read_DMA+0x1c8>)
 8007e4e:	9300      	str	r3, [sp, #0]
 8007e50:	2300      	movs	r3, #0
 8007e52:	68f8      	ldr	r0, [r7, #12]
 8007e54:	f003 fa32 	bl	800b2bc <FMPI2C_TransferConfig>

      /* Process Unlocked */
      __HAL_UNLOCK(hfmpi2c);
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	2200      	movs	r2, #0
 8007e5c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
                process unlock */
      /* Enable ERR, TC, STOP, NACK, TXI interrupt */
      /* possible to enable all of these */
      /* FMPI2C_IT_ERRI | FMPI2C_IT_TCI | FMPI2C_IT_STOPI | FMPI2C_IT_NACKI |
        FMPI2C_IT_ADDRI | FMPI2C_IT_RXI | FMPI2C_IT_TXI */
      FMPI2C_Enable_IRQ(hfmpi2c, FMPI2C_XFER_TX_IT);
 8007e60:	2101      	movs	r1, #1
 8007e62:	68f8      	ldr	r0, [r7, #12]
 8007e64:	f003 fa5c 	bl	800b320 <FMPI2C_Enable_IRQ>
      __HAL_UNLOCK(hfmpi2c);

      return HAL_ERROR;
    }

    return HAL_OK;
 8007e68:	2300      	movs	r3, #0
 8007e6a:	e014      	b.n	8007e96 <HAL_FMPI2C_Mem_Read_DMA+0x1ae>
      hfmpi2c->State     = HAL_FMPI2C_STATE_READY;
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	2220      	movs	r2, #32
 8007e70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      hfmpi2c->Mode      = HAL_FMPI2C_MODE_NONE;
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	2200      	movs	r2, #0
 8007e78:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      hfmpi2c->ErrorCode |= HAL_FMPI2C_ERROR_DMA;
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007e80:	f043 0210 	orr.w	r2, r3, #16
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	645a      	str	r2, [r3, #68]	@ 0x44
      __HAL_UNLOCK(hfmpi2c);
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	2200      	movs	r2, #0
 8007e8c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8007e90:	2301      	movs	r3, #1
 8007e92:	e000      	b.n	8007e96 <HAL_FMPI2C_Mem_Read_DMA+0x1ae>
  }
  else
  {
    return HAL_BUSY;
 8007e94:	2302      	movs	r3, #2
  }
}
 8007e96:	4618      	mov	r0, r3
 8007e98:	3718      	adds	r7, #24
 8007e9a:	46bd      	mov	sp, r7
 8007e9c:	bd80      	pop	{r7, pc}
 8007e9e:	bf00      	nop
 8007ea0:	ffff0000 	.word	0xffff0000
 8007ea4:	08009c25 	.word	0x08009c25
 8007ea8:	0800ac75 	.word	0x0800ac75
 8007eac:	0800ad6d 	.word	0x0800ad6d
 8007eb0:	80002000 	.word	0x80002000

08007eb4 <HAL_FMPI2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FMPI2C_IsDeviceReady(FMPI2C_HandleTypeDef *hfmpi2c, uint16_t DevAddress, uint32_t Trials,
                                           uint32_t Timeout)
{
 8007eb4:	b580      	push	{r7, lr}
 8007eb6:	b08a      	sub	sp, #40	@ 0x28
 8007eb8:	af02      	add	r7, sp, #8
 8007eba:	60f8      	str	r0, [r7, #12]
 8007ebc:	607a      	str	r2, [r7, #4]
 8007ebe:	603b      	str	r3, [r7, #0]
 8007ec0:	460b      	mov	r3, r1
 8007ec2:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t FMPI2C_Trials = 0UL;
 8007ec4:	2300      	movs	r3, #0
 8007ec6:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hfmpi2c->State == HAL_FMPI2C_STATE_READY)
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007ece:	b2db      	uxtb	r3, r3
 8007ed0:	2b20      	cmp	r3, #32
 8007ed2:	f040 80d6 	bne.w	8008082 <HAL_FMPI2C_IsDeviceReady+0x1ce>
  {
    if (__HAL_FMPI2C_GET_FLAG(hfmpi2c, FMPI2C_FLAG_BUSY) == SET)
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	699b      	ldr	r3, [r3, #24]
 8007edc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007ee0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007ee4:	d101      	bne.n	8007eea <HAL_FMPI2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 8007ee6:	2302      	movs	r3, #2
 8007ee8:	e0cc      	b.n	8008084 <HAL_FMPI2C_IsDeviceReady+0x1d0>
    }

    /* Process Locked */
    __HAL_LOCK(hfmpi2c);
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007ef0:	2b01      	cmp	r3, #1
 8007ef2:	d101      	bne.n	8007ef8 <HAL_FMPI2C_IsDeviceReady+0x44>
 8007ef4:	2302      	movs	r3, #2
 8007ef6:	e0c5      	b.n	8008084 <HAL_FMPI2C_IsDeviceReady+0x1d0>
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	2201      	movs	r2, #1
 8007efc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hfmpi2c->State = HAL_FMPI2C_STATE_BUSY;
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	2224      	movs	r2, #36	@ 0x24
 8007f04:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hfmpi2c->ErrorCode = HAL_FMPI2C_ERROR_NONE;
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	2200      	movs	r2, #0
 8007f0c:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hfmpi2c->Instance->CR2 = FMPI2C_GENERATE_START(hfmpi2c->Init.AddressingMode, DevAddress);
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	68db      	ldr	r3, [r3, #12]
 8007f12:	2b01      	cmp	r3, #1
 8007f14:	d107      	bne.n	8007f26 <HAL_FMPI2C_IsDeviceReady+0x72>
 8007f16:	897b      	ldrh	r3, [r7, #10]
 8007f18:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007f1c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8007f20:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8007f24:	e006      	b.n	8007f34 <HAL_FMPI2C_IsDeviceReady+0x80>
 8007f26:	897b      	ldrh	r3, [r7, #10]
 8007f28:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007f2c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8007f30:	f443 5320 	orr.w	r3, r3, #10240	@ 0x2800
 8007f34:	68fa      	ldr	r2, [r7, #12]
 8007f36:	6812      	ldr	r2, [r2, #0]
 8007f38:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8007f3a:	f7fa fa65 	bl	8002408 <HAL_GetTick>
 8007f3e:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_FMPI2C_GET_FLAG(hfmpi2c, FMPI2C_FLAG_STOPF);
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	699b      	ldr	r3, [r3, #24]
 8007f46:	f003 0320 	and.w	r3, r3, #32
 8007f4a:	2b20      	cmp	r3, #32
 8007f4c:	bf0c      	ite	eq
 8007f4e:	2301      	moveq	r3, #1
 8007f50:	2300      	movne	r3, #0
 8007f52:	b2db      	uxtb	r3, r3
 8007f54:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_FMPI2C_GET_FLAG(hfmpi2c, FMPI2C_FLAG_AF);
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	699b      	ldr	r3, [r3, #24]
 8007f5c:	f003 0310 	and.w	r3, r3, #16
 8007f60:	2b10      	cmp	r3, #16
 8007f62:	bf0c      	ite	eq
 8007f64:	2301      	moveq	r3, #1
 8007f66:	2300      	movne	r3, #0
 8007f68:	b2db      	uxtb	r3, r3
 8007f6a:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8007f6c:	e034      	b.n	8007fd8 <HAL_FMPI2C_IsDeviceReady+0x124>
      {
        if (Timeout != HAL_MAX_DELAY)
 8007f6e:	683b      	ldr	r3, [r7, #0]
 8007f70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f74:	d01a      	beq.n	8007fac <HAL_FMPI2C_IsDeviceReady+0xf8>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8007f76:	f7fa fa47 	bl	8002408 <HAL_GetTick>
 8007f7a:	4602      	mov	r2, r0
 8007f7c:	69bb      	ldr	r3, [r7, #24]
 8007f7e:	1ad3      	subs	r3, r2, r3
 8007f80:	683a      	ldr	r2, [r7, #0]
 8007f82:	429a      	cmp	r2, r3
 8007f84:	d302      	bcc.n	8007f8c <HAL_FMPI2C_IsDeviceReady+0xd8>
 8007f86:	683b      	ldr	r3, [r7, #0]
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	d10f      	bne.n	8007fac <HAL_FMPI2C_IsDeviceReady+0xf8>
          {
            /* Update FMPI2C state */
            hfmpi2c->State = HAL_FMPI2C_STATE_READY;
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	2220      	movs	r2, #32
 8007f90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

            /* Update FMPI2C error code */
            hfmpi2c->ErrorCode |= HAL_FMPI2C_ERROR_TIMEOUT;
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007f98:	f043 0220 	orr.w	r2, r3, #32
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hfmpi2c);
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	2200      	movs	r2, #0
 8007fa4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

            return HAL_ERROR;
 8007fa8:	2301      	movs	r3, #1
 8007faa:	e06b      	b.n	8008084 <HAL_FMPI2C_IsDeviceReady+0x1d0>
          }
        }

        tmp1 = __HAL_FMPI2C_GET_FLAG(hfmpi2c, FMPI2C_FLAG_STOPF);
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	699b      	ldr	r3, [r3, #24]
 8007fb2:	f003 0320 	and.w	r3, r3, #32
 8007fb6:	2b20      	cmp	r3, #32
 8007fb8:	bf0c      	ite	eq
 8007fba:	2301      	moveq	r3, #1
 8007fbc:	2300      	movne	r3, #0
 8007fbe:	b2db      	uxtb	r3, r3
 8007fc0:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_FMPI2C_GET_FLAG(hfmpi2c, FMPI2C_FLAG_AF);
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	699b      	ldr	r3, [r3, #24]
 8007fc8:	f003 0310 	and.w	r3, r3, #16
 8007fcc:	2b10      	cmp	r3, #16
 8007fce:	bf0c      	ite	eq
 8007fd0:	2301      	moveq	r3, #1
 8007fd2:	2300      	movne	r3, #0
 8007fd4:	b2db      	uxtb	r3, r3
 8007fd6:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8007fd8:	7ffb      	ldrb	r3, [r7, #31]
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	d102      	bne.n	8007fe4 <HAL_FMPI2C_IsDeviceReady+0x130>
 8007fde:	7fbb      	ldrb	r3, [r7, #30]
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	d0c4      	beq.n	8007f6e <HAL_FMPI2C_IsDeviceReady+0xba>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_FMPI2C_GET_FLAG(hfmpi2c, FMPI2C_FLAG_AF) == RESET)
 8007fe4:	68fb      	ldr	r3, [r7, #12]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	699b      	ldr	r3, [r3, #24]
 8007fea:	f003 0310 	and.w	r3, r3, #16
 8007fee:	2b10      	cmp	r3, #16
 8007ff0:	d01a      	beq.n	8008028 <HAL_FMPI2C_IsDeviceReady+0x174>
      {
        /* Wait until STOPF flag is reset */
        if (FMPI2C_WaitOnFlagUntilTimeout(hfmpi2c, FMPI2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8007ff2:	69bb      	ldr	r3, [r7, #24]
 8007ff4:	9300      	str	r3, [sp, #0]
 8007ff6:	683b      	ldr	r3, [r7, #0]
 8007ff8:	2200      	movs	r2, #0
 8007ffa:	2120      	movs	r1, #32
 8007ffc:	68f8      	ldr	r0, [r7, #12]
 8007ffe:	f002 ff0d 	bl	800ae1c <FMPI2C_WaitOnFlagUntilTimeout>
 8008002:	4603      	mov	r3, r0
 8008004:	2b00      	cmp	r3, #0
 8008006:	d001      	beq.n	800800c <HAL_FMPI2C_IsDeviceReady+0x158>
        {
          return HAL_ERROR;
 8008008:	2301      	movs	r3, #1
 800800a:	e03b      	b.n	8008084 <HAL_FMPI2C_IsDeviceReady+0x1d0>
        }

        /* Clear STOP Flag */
        __HAL_FMPI2C_CLEAR_FLAG(hfmpi2c, FMPI2C_FLAG_STOPF);
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	2220      	movs	r2, #32
 8008012:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hfmpi2c->State = HAL_FMPI2C_STATE_READY;
 8008014:	68fb      	ldr	r3, [r7, #12]
 8008016:	2220      	movs	r2, #32
 8008018:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hfmpi2c);
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	2200      	movs	r2, #0
 8008020:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_OK;
 8008024:	2300      	movs	r3, #0
 8008026:	e02d      	b.n	8008084 <HAL_FMPI2C_IsDeviceReady+0x1d0>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (FMPI2C_WaitOnFlagUntilTimeout(hfmpi2c, FMPI2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8008028:	69bb      	ldr	r3, [r7, #24]
 800802a:	9300      	str	r3, [sp, #0]
 800802c:	683b      	ldr	r3, [r7, #0]
 800802e:	2200      	movs	r2, #0
 8008030:	2120      	movs	r1, #32
 8008032:	68f8      	ldr	r0, [r7, #12]
 8008034:	f002 fef2 	bl	800ae1c <FMPI2C_WaitOnFlagUntilTimeout>
 8008038:	4603      	mov	r3, r0
 800803a:	2b00      	cmp	r3, #0
 800803c:	d001      	beq.n	8008042 <HAL_FMPI2C_IsDeviceReady+0x18e>
        {
          return HAL_ERROR;
 800803e:	2301      	movs	r3, #1
 8008040:	e020      	b.n	8008084 <HAL_FMPI2C_IsDeviceReady+0x1d0>
        }

        /* Clear NACK Flag */
        __HAL_FMPI2C_CLEAR_FLAG(hfmpi2c, FMPI2C_FLAG_AF);
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	2210      	movs	r2, #16
 8008048:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_FMPI2C_CLEAR_FLAG(hfmpi2c, FMPI2C_FLAG_STOPF);
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	2220      	movs	r2, #32
 8008050:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      FMPI2C_Trials++;
 8008052:	697b      	ldr	r3, [r7, #20]
 8008054:	3301      	adds	r3, #1
 8008056:	617b      	str	r3, [r7, #20]
    } while (FMPI2C_Trials < Trials);
 8008058:	697b      	ldr	r3, [r7, #20]
 800805a:	687a      	ldr	r2, [r7, #4]
 800805c:	429a      	cmp	r2, r3
 800805e:	f63f af56 	bhi.w	8007f0e <HAL_FMPI2C_IsDeviceReady+0x5a>

    /* Update FMPI2C state */
    hfmpi2c->State = HAL_FMPI2C_STATE_READY;
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	2220      	movs	r2, #32
 8008066:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Update FMPI2C error code */
    hfmpi2c->ErrorCode |= HAL_FMPI2C_ERROR_TIMEOUT;
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800806e:	f043 0220 	orr.w	r2, r3, #32
 8008072:	68fb      	ldr	r3, [r7, #12]
 8008074:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hfmpi2c);
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	2200      	movs	r2, #0
 800807a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 800807e:	2301      	movs	r3, #1
 8008080:	e000      	b.n	8008084 <HAL_FMPI2C_IsDeviceReady+0x1d0>
  }
  else
  {
    return HAL_BUSY;
 8008082:	2302      	movs	r3, #2
  }
}
 8008084:	4618      	mov	r0, r3
 8008086:	3720      	adds	r7, #32
 8008088:	46bd      	mov	sp, r7
 800808a:	bd80      	pop	{r7, pc}

0800808c <HAL_FMPI2C_Master_Seq_Transmit_IT>:
  * @param  XferOptions Options of Transfer, value of @ref FMPI2C_XFEROPTIONS
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FMPI2C_Master_Seq_Transmit_IT(FMPI2C_HandleTypeDef *hfmpi2c, uint16_t DevAddress, uint8_t *pData,
                                                    uint16_t Size, uint32_t XferOptions)
{
 800808c:	b580      	push	{r7, lr}
 800808e:	b08a      	sub	sp, #40	@ 0x28
 8008090:	af02      	add	r7, sp, #8
 8008092:	60f8      	str	r0, [r7, #12]
 8008094:	607a      	str	r2, [r7, #4]
 8008096:	461a      	mov	r2, r3
 8008098:	460b      	mov	r3, r1
 800809a:	817b      	strh	r3, [r7, #10]
 800809c:	4613      	mov	r3, r2
 800809e:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;
  uint32_t xferrequest = FMPI2C_GENERATE_START_WRITE;
 80080a0:	4b57      	ldr	r3, [pc, #348]	@ (8008200 <HAL_FMPI2C_Master_Seq_Transmit_IT+0x174>)
 80080a2:	61bb      	str	r3, [r7, #24]
  uint32_t sizetoxfer = 0U;
 80080a4:	2300      	movs	r3, #0
 80080a6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_FMPI2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if (hfmpi2c->State == HAL_FMPI2C_STATE_READY)
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80080ae:	b2db      	uxtb	r3, r3
 80080b0:	2b20      	cmp	r3, #32
 80080b2:	f040 809f 	bne.w	80081f4 <HAL_FMPI2C_Master_Seq_Transmit_IT+0x168>
  {
    /* Process Locked */
    __HAL_LOCK(hfmpi2c);
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80080bc:	2b01      	cmp	r3, #1
 80080be:	d101      	bne.n	80080c4 <HAL_FMPI2C_Master_Seq_Transmit_IT+0x38>
 80080c0:	2302      	movs	r3, #2
 80080c2:	e098      	b.n	80081f6 <HAL_FMPI2C_Master_Seq_Transmit_IT+0x16a>
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	2201      	movs	r2, #1
 80080c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hfmpi2c->State     = HAL_FMPI2C_STATE_BUSY_TX;
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	2221      	movs	r2, #33	@ 0x21
 80080d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hfmpi2c->Mode      = HAL_FMPI2C_MODE_MASTER;
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	2210      	movs	r2, #16
 80080d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hfmpi2c->ErrorCode = HAL_FMPI2C_ERROR_NONE;
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	2200      	movs	r2, #0
 80080e0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hfmpi2c->pBuffPtr    = pData;
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	687a      	ldr	r2, [r7, #4]
 80080e6:	625a      	str	r2, [r3, #36]	@ 0x24
    hfmpi2c->XferCount   = Size;
 80080e8:	68fb      	ldr	r3, [r7, #12]
 80080ea:	893a      	ldrh	r2, [r7, #8]
 80080ec:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hfmpi2c->XferOptions = XferOptions;
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80080f2:	62da      	str	r2, [r3, #44]	@ 0x2c
    hfmpi2c->XferISR     = FMPI2C_Master_ISR_IT;
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	4a43      	ldr	r2, [pc, #268]	@ (8008204 <HAL_FMPI2C_Master_Seq_Transmit_IT+0x178>)
 80080f8:	635a      	str	r2, [r3, #52]	@ 0x34

    /* If hfmpi2c->XferCount > MAX_NBYTE_SIZE, use reload mode */
    if (hfmpi2c->XferCount > MAX_NBYTE_SIZE)
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80080fe:	b29b      	uxth	r3, r3
 8008100:	2bff      	cmp	r3, #255	@ 0xff
 8008102:	d906      	bls.n	8008112 <HAL_FMPI2C_Master_Seq_Transmit_IT+0x86>
    {
      hfmpi2c->XferSize = MAX_NBYTE_SIZE;
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	22ff      	movs	r2, #255	@ 0xff
 8008108:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = FMPI2C_RELOAD_MODE;
 800810a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800810e:	61fb      	str	r3, [r7, #28]
 8008110:	e007      	b.n	8008122 <HAL_FMPI2C_Master_Seq_Transmit_IT+0x96>
    }
    else
    {
      hfmpi2c->XferSize = hfmpi2c->XferCount;
 8008112:	68fb      	ldr	r3, [r7, #12]
 8008114:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008116:	b29a      	uxth	r2, r3
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = hfmpi2c->XferOptions;
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008120:	61fb      	str	r3, [r7, #28]
    }

    if ((hfmpi2c->XferSize > 0U) && ((XferOptions == FMPI2C_FIRST_FRAME) || \
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008126:	2b00      	cmp	r3, #0
 8008128:	d021      	beq.n	800816e <HAL_FMPI2C_Master_Seq_Transmit_IT+0xe2>
 800812a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800812c:	2b00      	cmp	r3, #0
 800812e:	d003      	beq.n	8008138 <HAL_FMPI2C_Master_Seq_Transmit_IT+0xac>
 8008130:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008132:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008136:	d11a      	bne.n	800816e <HAL_FMPI2C_Master_Seq_Transmit_IT+0xe2>
                                     (XferOptions == FMPI2C_FIRST_AND_LAST_FRAME)))
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hfmpi2c->Instance->TXDR = *hfmpi2c->pBuffPtr;
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800813c:	781a      	ldrb	r2, [r3, #0]
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hfmpi2c->pBuffPtr++;
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008148:	1c5a      	adds	r2, r3, #1
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	625a      	str	r2, [r3, #36]	@ 0x24

      sizetoxfer = hfmpi2c->XferSize;
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008152:	617b      	str	r3, [r7, #20]
      hfmpi2c->XferCount--;
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008158:	b29b      	uxth	r3, r3
 800815a:	3b01      	subs	r3, #1
 800815c:	b29a      	uxth	r2, r3
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hfmpi2c->XferSize--;
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008166:	3b01      	subs	r3, #1
 8008168:	b29a      	uxth	r2, r3
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	851a      	strh	r2, [r3, #40]	@ 0x28
    }

    /* If transfer direction not change and there is no request to start another frame,
       do not generate Restart Condition */
    /* Mean Previous state is same as current state */
    if ((hfmpi2c->PreviousState == FMPI2C_STATE_MASTER_BUSY_TX) && \
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008172:	2b11      	cmp	r3, #17
 8008174:	d10e      	bne.n	8008194 <HAL_FMPI2C_Master_Seq_Transmit_IT+0x108>
        (IS_FMPI2C_TRANSFER_OTHER_OPTIONS_REQUEST(XferOptions) == 0))
 8008176:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008178:	2baa      	cmp	r3, #170	@ 0xaa
 800817a:	d003      	beq.n	8008184 <HAL_FMPI2C_Master_Seq_Transmit_IT+0xf8>
 800817c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800817e:	f5b3 4f2a 	cmp.w	r3, #43520	@ 0xaa00
 8008182:	d101      	bne.n	8008188 <HAL_FMPI2C_Master_Seq_Transmit_IT+0xfc>
 8008184:	2301      	movs	r3, #1
 8008186:	e000      	b.n	800818a <HAL_FMPI2C_Master_Seq_Transmit_IT+0xfe>
 8008188:	2300      	movs	r3, #0
    if ((hfmpi2c->PreviousState == FMPI2C_STATE_MASTER_BUSY_TX) && \
 800818a:	2b00      	cmp	r3, #0
 800818c:	d102      	bne.n	8008194 <HAL_FMPI2C_Master_Seq_Transmit_IT+0x108>
    {
      xferrequest = FMPI2C_NO_STARTSTOP;
 800818e:	2300      	movs	r3, #0
 8008190:	61bb      	str	r3, [r7, #24]
 8008192:	e00a      	b.n	80081aa <HAL_FMPI2C_Master_Seq_Transmit_IT+0x11e>
    }
    else
    {
      /* Convert OTHER_xxx XferOptions if any */
      FMPI2C_ConvertOtherXferOptions(hfmpi2c);
 8008194:	68f8      	ldr	r0, [r7, #12]
 8008196:	f003 f9a5 	bl	800b4e4 <FMPI2C_ConvertOtherXferOptions>

      /* Update xfermode accordingly if no reload is necessary */
      if (hfmpi2c->XferCount <= MAX_NBYTE_SIZE)
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800819e:	b29b      	uxth	r3, r3
 80081a0:	2bff      	cmp	r3, #255	@ 0xff
 80081a2:	d802      	bhi.n	80081aa <HAL_FMPI2C_Master_Seq_Transmit_IT+0x11e>
      {
        xfermode = hfmpi2c->XferOptions;
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081a8:	61fb      	str	r3, [r7, #28]
      }
    }

    /* Send Slave Address and set NBYTES to write */
    if ((XferOptions == FMPI2C_FIRST_FRAME) || (XferOptions == FMPI2C_FIRST_AND_LAST_FRAME))
 80081aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081ac:	2b00      	cmp	r3, #0
 80081ae:	d003      	beq.n	80081b8 <HAL_FMPI2C_Master_Seq_Transmit_IT+0x12c>
 80081b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081b2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80081b6:	d109      	bne.n	80081cc <HAL_FMPI2C_Master_Seq_Transmit_IT+0x140>
    {
      FMPI2C_TransferConfig(hfmpi2c, DevAddress, (uint8_t)sizetoxfer, xfermode, xferrequest);
 80081b8:	697b      	ldr	r3, [r7, #20]
 80081ba:	b2da      	uxtb	r2, r3
 80081bc:	8979      	ldrh	r1, [r7, #10]
 80081be:	69bb      	ldr	r3, [r7, #24]
 80081c0:	9300      	str	r3, [sp, #0]
 80081c2:	69fb      	ldr	r3, [r7, #28]
 80081c4:	68f8      	ldr	r0, [r7, #12]
 80081c6:	f003 f879 	bl	800b2bc <FMPI2C_TransferConfig>
 80081ca:	e009      	b.n	80081e0 <HAL_FMPI2C_Master_Seq_Transmit_IT+0x154>
    }
    else
    {
      FMPI2C_TransferConfig(hfmpi2c, DevAddress, (uint8_t)hfmpi2c->XferSize, xfermode, xferrequest);
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80081d0:	b2da      	uxtb	r2, r3
 80081d2:	8979      	ldrh	r1, [r7, #10]
 80081d4:	69bb      	ldr	r3, [r7, #24]
 80081d6:	9300      	str	r3, [sp, #0]
 80081d8:	69fb      	ldr	r3, [r7, #28]
 80081da:	68f8      	ldr	r0, [r7, #12]
 80081dc:	f003 f86e 	bl	800b2bc <FMPI2C_TransferConfig>
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hfmpi2c);
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	2200      	movs	r2, #0
 80081e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
              process unlock */
    /* Enable ERR, TC, STOP, NACK, TXI interrupt */
    /* possible to enable all of these */
    /* FMPI2C_IT_ERRI | FMPI2C_IT_TCI | FMPI2C_IT_STOPI | FMPI2C_IT_NACKI |
       FMPI2C_IT_ADDRI | FMPI2C_IT_RXI | FMPI2C_IT_TXI */
    FMPI2C_Enable_IRQ(hfmpi2c, FMPI2C_XFER_TX_IT);
 80081e8:	2101      	movs	r1, #1
 80081ea:	68f8      	ldr	r0, [r7, #12]
 80081ec:	f003 f898 	bl	800b320 <FMPI2C_Enable_IRQ>

    return HAL_OK;
 80081f0:	2300      	movs	r3, #0
 80081f2:	e000      	b.n	80081f6 <HAL_FMPI2C_Master_Seq_Transmit_IT+0x16a>
  }
  else
  {
    return HAL_BUSY;
 80081f4:	2302      	movs	r3, #2
  }
}
 80081f6:	4618      	mov	r0, r3
 80081f8:	3720      	adds	r7, #32
 80081fa:	46bd      	mov	sp, r7
 80081fc:	bd80      	pop	{r7, pc}
 80081fe:	bf00      	nop
 8008200:	80002000 	.word	0x80002000
 8008204:	080092f3 	.word	0x080092f3

08008208 <HAL_FMPI2C_Master_Seq_Transmit_DMA>:
  * @param  XferOptions Options of Transfer, value of @ref FMPI2C_XFEROPTIONS
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FMPI2C_Master_Seq_Transmit_DMA(FMPI2C_HandleTypeDef *hfmpi2c, uint16_t DevAddress, uint8_t *pData,
                                                     uint16_t Size, uint32_t XferOptions)
{
 8008208:	b580      	push	{r7, lr}
 800820a:	b08a      	sub	sp, #40	@ 0x28
 800820c:	af02      	add	r7, sp, #8
 800820e:	60f8      	str	r0, [r7, #12]
 8008210:	607a      	str	r2, [r7, #4]
 8008212:	461a      	mov	r2, r3
 8008214:	460b      	mov	r3, r1
 8008216:	817b      	strh	r3, [r7, #10]
 8008218:	4613      	mov	r3, r2
 800821a:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;
  uint32_t xferrequest = FMPI2C_GENERATE_START_WRITE;
 800821c:	4b90      	ldr	r3, [pc, #576]	@ (8008460 <HAL_FMPI2C_Master_Seq_Transmit_DMA+0x258>)
 800821e:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef dmaxferstatus;
  uint32_t sizetoxfer = 0U;
 8008220:	2300      	movs	r3, #0
 8008222:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_FMPI2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if (hfmpi2c->State == HAL_FMPI2C_STATE_READY)
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800822a:	b2db      	uxtb	r3, r3
 800822c:	2b20      	cmp	r3, #32
 800822e:	f040 8135 	bne.w	800849c <HAL_FMPI2C_Master_Seq_Transmit_DMA+0x294>
  {
    /* Process Locked */
    __HAL_LOCK(hfmpi2c);
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008238:	2b01      	cmp	r3, #1
 800823a:	d101      	bne.n	8008240 <HAL_FMPI2C_Master_Seq_Transmit_DMA+0x38>
 800823c:	2302      	movs	r3, #2
 800823e:	e12e      	b.n	800849e <HAL_FMPI2C_Master_Seq_Transmit_DMA+0x296>
 8008240:	68fb      	ldr	r3, [r7, #12]
 8008242:	2201      	movs	r2, #1
 8008244:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hfmpi2c->State     = HAL_FMPI2C_STATE_BUSY_TX;
 8008248:	68fb      	ldr	r3, [r7, #12]
 800824a:	2221      	movs	r2, #33	@ 0x21
 800824c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hfmpi2c->Mode      = HAL_FMPI2C_MODE_MASTER;
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	2210      	movs	r2, #16
 8008254:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hfmpi2c->ErrorCode = HAL_FMPI2C_ERROR_NONE;
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	2200      	movs	r2, #0
 800825c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hfmpi2c->pBuffPtr    = pData;
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	687a      	ldr	r2, [r7, #4]
 8008262:	625a      	str	r2, [r3, #36]	@ 0x24
    hfmpi2c->XferCount   = Size;
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	893a      	ldrh	r2, [r7, #8]
 8008268:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hfmpi2c->XferOptions = XferOptions;
 800826a:	68fb      	ldr	r3, [r7, #12]
 800826c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800826e:	62da      	str	r2, [r3, #44]	@ 0x2c
    hfmpi2c->XferISR     = FMPI2C_Master_ISR_DMA;
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	4a7c      	ldr	r2, [pc, #496]	@ (8008464 <HAL_FMPI2C_Master_Seq_Transmit_DMA+0x25c>)
 8008274:	635a      	str	r2, [r3, #52]	@ 0x34

    /* If hfmpi2c->XferCount > MAX_NBYTE_SIZE, use reload mode */
    if (hfmpi2c->XferCount > MAX_NBYTE_SIZE)
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800827a:	b29b      	uxth	r3, r3
 800827c:	2bff      	cmp	r3, #255	@ 0xff
 800827e:	d906      	bls.n	800828e <HAL_FMPI2C_Master_Seq_Transmit_DMA+0x86>
    {
      hfmpi2c->XferSize = MAX_NBYTE_SIZE;
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	22ff      	movs	r2, #255	@ 0xff
 8008284:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = FMPI2C_RELOAD_MODE;
 8008286:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800828a:	61fb      	str	r3, [r7, #28]
 800828c:	e007      	b.n	800829e <HAL_FMPI2C_Master_Seq_Transmit_DMA+0x96>
    }
    else
    {
      hfmpi2c->XferSize = hfmpi2c->XferCount;
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008292:	b29a      	uxth	r2, r3
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = hfmpi2c->XferOptions;
 8008298:	68fb      	ldr	r3, [r7, #12]
 800829a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800829c:	61fb      	str	r3, [r7, #28]
    }

    if ((hfmpi2c->XferSize > 0U) && ((XferOptions == FMPI2C_FIRST_FRAME) || \
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	d021      	beq.n	80082ea <HAL_FMPI2C_Master_Seq_Transmit_DMA+0xe2>
 80082a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	d003      	beq.n	80082b4 <HAL_FMPI2C_Master_Seq_Transmit_DMA+0xac>
 80082ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80082ae:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80082b2:	d11a      	bne.n	80082ea <HAL_FMPI2C_Master_Seq_Transmit_DMA+0xe2>
                                     (XferOptions == FMPI2C_FIRST_AND_LAST_FRAME)))
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hfmpi2c->Instance->TXDR = *hfmpi2c->pBuffPtr;
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80082b8:	781a      	ldrb	r2, [r3, #0]
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hfmpi2c->pBuffPtr++;
 80082c0:	68fb      	ldr	r3, [r7, #12]
 80082c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80082c4:	1c5a      	adds	r2, r3, #1
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	625a      	str	r2, [r3, #36]	@ 0x24

      sizetoxfer = hfmpi2c->XferSize;
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80082ce:	617b      	str	r3, [r7, #20]
      hfmpi2c->XferCount--;
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80082d4:	b29b      	uxth	r3, r3
 80082d6:	3b01      	subs	r3, #1
 80082d8:	b29a      	uxth	r2, r3
 80082da:	68fb      	ldr	r3, [r7, #12]
 80082dc:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hfmpi2c->XferSize--;
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80082e2:	3b01      	subs	r3, #1
 80082e4:	b29a      	uxth	r2, r3
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	851a      	strh	r2, [r3, #40]	@ 0x28
    }

    /* If transfer direction not change and there is no request to start another frame,
       do not generate Restart Condition */
    /* Mean Previous state is same as current state */
    if ((hfmpi2c->PreviousState == FMPI2C_STATE_MASTER_BUSY_TX) && \
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80082ee:	2b11      	cmp	r3, #17
 80082f0:	d10e      	bne.n	8008310 <HAL_FMPI2C_Master_Seq_Transmit_DMA+0x108>
        (IS_FMPI2C_TRANSFER_OTHER_OPTIONS_REQUEST(XferOptions) == 0))
 80082f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80082f4:	2baa      	cmp	r3, #170	@ 0xaa
 80082f6:	d003      	beq.n	8008300 <HAL_FMPI2C_Master_Seq_Transmit_DMA+0xf8>
 80082f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80082fa:	f5b3 4f2a 	cmp.w	r3, #43520	@ 0xaa00
 80082fe:	d101      	bne.n	8008304 <HAL_FMPI2C_Master_Seq_Transmit_DMA+0xfc>
 8008300:	2301      	movs	r3, #1
 8008302:	e000      	b.n	8008306 <HAL_FMPI2C_Master_Seq_Transmit_DMA+0xfe>
 8008304:	2300      	movs	r3, #0
    if ((hfmpi2c->PreviousState == FMPI2C_STATE_MASTER_BUSY_TX) && \
 8008306:	2b00      	cmp	r3, #0
 8008308:	d102      	bne.n	8008310 <HAL_FMPI2C_Master_Seq_Transmit_DMA+0x108>
    {
      xferrequest = FMPI2C_NO_STARTSTOP;
 800830a:	2300      	movs	r3, #0
 800830c:	61bb      	str	r3, [r7, #24]
 800830e:	e00a      	b.n	8008326 <HAL_FMPI2C_Master_Seq_Transmit_DMA+0x11e>
    }
    else
    {
      /* Convert OTHER_xxx XferOptions if any */
      FMPI2C_ConvertOtherXferOptions(hfmpi2c);
 8008310:	68f8      	ldr	r0, [r7, #12]
 8008312:	f003 f8e7 	bl	800b4e4 <FMPI2C_ConvertOtherXferOptions>

      /* Update xfermode accordingly if no reload is necessary */
      if (hfmpi2c->XferCount <= MAX_NBYTE_SIZE)
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800831a:	b29b      	uxth	r3, r3
 800831c:	2bff      	cmp	r3, #255	@ 0xff
 800831e:	d802      	bhi.n	8008326 <HAL_FMPI2C_Master_Seq_Transmit_DMA+0x11e>
      {
        xfermode = hfmpi2c->XferOptions;
 8008320:	68fb      	ldr	r3, [r7, #12]
 8008322:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008324:	61fb      	str	r3, [r7, #28]
      }
    }

    if (hfmpi2c->XferSize > 0U)
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800832a:	2b00      	cmp	r3, #0
 800832c:	f000 8084 	beq.w	8008438 <HAL_FMPI2C_Master_Seq_Transmit_DMA+0x230>
    {
      if (hfmpi2c->hdmatx != NULL)
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008334:	2b00      	cmp	r3, #0
 8008336:	d022      	beq.n	800837e <HAL_FMPI2C_Master_Seq_Transmit_DMA+0x176>
      {
        /* Set the FMPI2C DMA transfer complete callback */
        hfmpi2c->hdmatx->XferCpltCallback = FMPI2C_DMAMasterTransmitCplt;
 8008338:	68fb      	ldr	r3, [r7, #12]
 800833a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800833c:	4a4a      	ldr	r2, [pc, #296]	@ (8008468 <HAL_FMPI2C_Master_Seq_Transmit_DMA+0x260>)
 800833e:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA error callback */
        hfmpi2c->hdmatx->XferErrorCallback = FMPI2C_DMAError;
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008344:	4a49      	ldr	r2, [pc, #292]	@ (800846c <HAL_FMPI2C_Master_Seq_Transmit_DMA+0x264>)
 8008346:	64da      	str	r2, [r3, #76]	@ 0x4c

        /* Set the unused DMA callbacks to NULL */
        hfmpi2c->hdmatx->XferHalfCpltCallback = NULL;
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800834c:	2200      	movs	r2, #0
 800834e:	641a      	str	r2, [r3, #64]	@ 0x40
        hfmpi2c->hdmatx->XferAbortCallback = NULL;
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008354:	2200      	movs	r2, #0
 8008356:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Enable the DMA stream */
        dmaxferstatus = HAL_DMA_Start_IT(hfmpi2c->hdmatx, (uint32_t)hfmpi2c->pBuffPtr,
 8008358:	68fb      	ldr	r3, [r7, #12]
 800835a:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 800835c:	68fb      	ldr	r3, [r7, #12]
 800835e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008360:	4619      	mov	r1, r3
                                         (uint32_t)&hfmpi2c->Instance->TXDR, hfmpi2c->XferSize);
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	3328      	adds	r3, #40	@ 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hfmpi2c->hdmatx, (uint32_t)hfmpi2c->pBuffPtr,
 8008368:	461a      	mov	r2, r3
                                         (uint32_t)&hfmpi2c->Instance->TXDR, hfmpi2c->XferSize);
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hfmpi2c->hdmatx, (uint32_t)hfmpi2c->pBuffPtr,
 800836e:	f7fa fe4c 	bl	800300a <HAL_DMA_Start_IT>
 8008372:	4603      	mov	r3, r0
 8008374:	74fb      	strb	r3, [r7, #19]
        __HAL_UNLOCK(hfmpi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8008376:	7cfb      	ldrb	r3, [r7, #19]
 8008378:	2b00      	cmp	r3, #0
 800837a:	d149      	bne.n	8008410 <HAL_FMPI2C_Master_Seq_Transmit_DMA+0x208>
 800837c:	e013      	b.n	80083a6 <HAL_FMPI2C_Master_Seq_Transmit_DMA+0x19e>
        hfmpi2c->State     = HAL_FMPI2C_STATE_READY;
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	2220      	movs	r2, #32
 8008382:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hfmpi2c->Mode      = HAL_FMPI2C_MODE_NONE;
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	2200      	movs	r2, #0
 800838a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        hfmpi2c->ErrorCode |= HAL_FMPI2C_ERROR_DMA_PARAM;
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008392:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	645a      	str	r2, [r3, #68]	@ 0x44
        __HAL_UNLOCK(hfmpi2c);
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	2200      	movs	r2, #0
 800839e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        return HAL_ERROR;
 80083a2:	2301      	movs	r3, #1
 80083a4:	e07b      	b.n	800849e <HAL_FMPI2C_Master_Seq_Transmit_DMA+0x296>
      {
        /* Send Slave Address and set NBYTES to write */
        if ((XferOptions == FMPI2C_FIRST_FRAME) || (XferOptions == FMPI2C_FIRST_AND_LAST_FRAME))
 80083a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	d003      	beq.n	80083b4 <HAL_FMPI2C_Master_Seq_Transmit_DMA+0x1ac>
 80083ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083ae:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80083b2:	d109      	bne.n	80083c8 <HAL_FMPI2C_Master_Seq_Transmit_DMA+0x1c0>
        {
          FMPI2C_TransferConfig(hfmpi2c, DevAddress, (uint8_t)sizetoxfer, xfermode, xferrequest);
 80083b4:	697b      	ldr	r3, [r7, #20]
 80083b6:	b2da      	uxtb	r2, r3
 80083b8:	8979      	ldrh	r1, [r7, #10]
 80083ba:	69bb      	ldr	r3, [r7, #24]
 80083bc:	9300      	str	r3, [sp, #0]
 80083be:	69fb      	ldr	r3, [r7, #28]
 80083c0:	68f8      	ldr	r0, [r7, #12]
 80083c2:	f002 ff7b 	bl	800b2bc <FMPI2C_TransferConfig>
 80083c6:	e009      	b.n	80083dc <HAL_FMPI2C_Master_Seq_Transmit_DMA+0x1d4>
        }
        else
        {
          FMPI2C_TransferConfig(hfmpi2c, DevAddress, (uint8_t)hfmpi2c->XferSize, xfermode, xferrequest);
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80083cc:	b2da      	uxtb	r2, r3
 80083ce:	8979      	ldrh	r1, [r7, #10]
 80083d0:	69bb      	ldr	r3, [r7, #24]
 80083d2:	9300      	str	r3, [sp, #0]
 80083d4:	69fb      	ldr	r3, [r7, #28]
 80083d6:	68f8      	ldr	r0, [r7, #12]
 80083d8:	f002 ff70 	bl	800b2bc <FMPI2C_TransferConfig>
        }

        /* Update XferCount value */
        hfmpi2c->XferCount -= hfmpi2c->XferSize;
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80083e0:	b29a      	uxth	r2, r3
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80083e6:	1ad3      	subs	r3, r2, r3
 80083e8:	b29a      	uxth	r2, r3
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	855a      	strh	r2, [r3, #42]	@ 0x2a

        /* Process Unlocked */
        __HAL_UNLOCK(hfmpi2c);
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	2200      	movs	r2, #0
 80083f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        /* Note : The FMPI2C interrupts must be enabled after unlocking current process
                  to avoid the risk of FMPI2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR and NACK interrupts */
        FMPI2C_Enable_IRQ(hfmpi2c, FMPI2C_XFER_ERROR_IT);
 80083f6:	2110      	movs	r1, #16
 80083f8:	68f8      	ldr	r0, [r7, #12]
 80083fa:	f002 ff91 	bl	800b320 <FMPI2C_Enable_IRQ>

        /* Enable DMA Request */
        hfmpi2c->Instance->CR1 |= FMPI2C_CR1_TXDMAEN;
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	681a      	ldr	r2, [r3, #0]
 8008404:	68fb      	ldr	r3, [r7, #12]
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800840c:	601a      	str	r2, [r3, #0]
 800840e:	e043      	b.n	8008498 <HAL_FMPI2C_Master_Seq_Transmit_DMA+0x290>
      }
      else
      {
        /* Update FMPI2C state */
        hfmpi2c->State     = HAL_FMPI2C_STATE_READY;
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	2220      	movs	r2, #32
 8008414:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hfmpi2c->Mode      = HAL_FMPI2C_MODE_NONE;
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	2200      	movs	r2, #0
 800841c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Update FMPI2C error code */
        hfmpi2c->ErrorCode |= HAL_FMPI2C_ERROR_DMA;
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008424:	f043 0210 	orr.w	r2, r3, #16
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hfmpi2c);
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	2200      	movs	r2, #0
 8008430:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8008434:	2301      	movs	r3, #1
 8008436:	e032      	b.n	800849e <HAL_FMPI2C_Master_Seq_Transmit_DMA+0x296>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hfmpi2c->XferISR = FMPI2C_Master_ISR_IT;
 8008438:	68fb      	ldr	r3, [r7, #12]
 800843a:	4a0d      	ldr	r2, [pc, #52]	@ (8008470 <HAL_FMPI2C_Master_Seq_Transmit_DMA+0x268>)
 800843c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Send Slave Address */
      /* Set NBYTES to write and generate START condition */
      if ((XferOptions == FMPI2C_FIRST_FRAME) || (XferOptions == FMPI2C_FIRST_AND_LAST_FRAME))
 800843e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008440:	2b00      	cmp	r3, #0
 8008442:	d003      	beq.n	800844c <HAL_FMPI2C_Master_Seq_Transmit_DMA+0x244>
 8008444:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008446:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800844a:	d113      	bne.n	8008474 <HAL_FMPI2C_Master_Seq_Transmit_DMA+0x26c>
      {
        FMPI2C_TransferConfig(hfmpi2c, DevAddress, (uint8_t)sizetoxfer, xfermode, xferrequest);
 800844c:	697b      	ldr	r3, [r7, #20]
 800844e:	b2da      	uxtb	r2, r3
 8008450:	8979      	ldrh	r1, [r7, #10]
 8008452:	69bb      	ldr	r3, [r7, #24]
 8008454:	9300      	str	r3, [sp, #0]
 8008456:	69fb      	ldr	r3, [r7, #28]
 8008458:	68f8      	ldr	r0, [r7, #12]
 800845a:	f002 ff2f 	bl	800b2bc <FMPI2C_TransferConfig>
 800845e:	e013      	b.n	8008488 <HAL_FMPI2C_Master_Seq_Transmit_DMA+0x280>
 8008460:	80002000 	.word	0x80002000
 8008464:	08009a21 	.word	0x08009a21
 8008468:	0800ab9f 	.word	0x0800ab9f
 800846c:	0800ad6d 	.word	0x0800ad6d
 8008470:	080092f3 	.word	0x080092f3
      }
      else
      {
        FMPI2C_TransferConfig(hfmpi2c, DevAddress, (uint8_t)hfmpi2c->XferSize, xfermode, xferrequest);
 8008474:	68fb      	ldr	r3, [r7, #12]
 8008476:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008478:	b2da      	uxtb	r2, r3
 800847a:	8979      	ldrh	r1, [r7, #10]
 800847c:	69bb      	ldr	r3, [r7, #24]
 800847e:	9300      	str	r3, [sp, #0]
 8008480:	69fb      	ldr	r3, [r7, #28]
 8008482:	68f8      	ldr	r0, [r7, #12]
 8008484:	f002 ff1a 	bl	800b2bc <FMPI2C_TransferConfig>
      }

      /* Process Unlocked */
      __HAL_UNLOCK(hfmpi2c);
 8008488:	68fb      	ldr	r3, [r7, #12]
 800848a:	2200      	movs	r2, #0
 800848c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
                process unlock */
      /* Enable ERR, TC, STOP, NACK, TXI interrupt */
      /* possible to enable all of these */
      /* FMPI2C_IT_ERRI | FMPI2C_IT_TCI | FMPI2C_IT_STOPI | FMPI2C_IT_NACKI |
        FMPI2C_IT_ADDRI | FMPI2C_IT_RXI | FMPI2C_IT_TXI */
      FMPI2C_Enable_IRQ(hfmpi2c, FMPI2C_XFER_TX_IT);
 8008490:	2101      	movs	r1, #1
 8008492:	68f8      	ldr	r0, [r7, #12]
 8008494:	f002 ff44 	bl	800b320 <FMPI2C_Enable_IRQ>
    }

    return HAL_OK;
 8008498:	2300      	movs	r3, #0
 800849a:	e000      	b.n	800849e <HAL_FMPI2C_Master_Seq_Transmit_DMA+0x296>
  }
  else
  {
    return HAL_BUSY;
 800849c:	2302      	movs	r3, #2
  }
}
 800849e:	4618      	mov	r0, r3
 80084a0:	3720      	adds	r7, #32
 80084a2:	46bd      	mov	sp, r7
 80084a4:	bd80      	pop	{r7, pc}
 80084a6:	bf00      	nop

080084a8 <HAL_FMPI2C_Master_Seq_Receive_IT>:
  * @param  XferOptions Options of Transfer, value of @ref FMPI2C_XFEROPTIONS
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FMPI2C_Master_Seq_Receive_IT(FMPI2C_HandleTypeDef *hfmpi2c, uint16_t DevAddress, uint8_t *pData,
                                                   uint16_t Size, uint32_t XferOptions)
{
 80084a8:	b580      	push	{r7, lr}
 80084aa:	b088      	sub	sp, #32
 80084ac:	af02      	add	r7, sp, #8
 80084ae:	60f8      	str	r0, [r7, #12]
 80084b0:	607a      	str	r2, [r7, #4]
 80084b2:	461a      	mov	r2, r3
 80084b4:	460b      	mov	r3, r1
 80084b6:	817b      	strh	r3, [r7, #10]
 80084b8:	4613      	mov	r3, r2
 80084ba:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;
  uint32_t xferrequest = FMPI2C_GENERATE_START_READ;
 80084bc:	4b3a      	ldr	r3, [pc, #232]	@ (80085a8 <HAL_FMPI2C_Master_Seq_Receive_IT+0x100>)
 80084be:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_FMPI2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if (hfmpi2c->State == HAL_FMPI2C_STATE_READY)
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80084c6:	b2db      	uxtb	r3, r3
 80084c8:	2b20      	cmp	r3, #32
 80084ca:	d167      	bne.n	800859c <HAL_FMPI2C_Master_Seq_Receive_IT+0xf4>
  {
    /* Process Locked */
    __HAL_LOCK(hfmpi2c);
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80084d2:	2b01      	cmp	r3, #1
 80084d4:	d101      	bne.n	80084da <HAL_FMPI2C_Master_Seq_Receive_IT+0x32>
 80084d6:	2302      	movs	r3, #2
 80084d8:	e061      	b.n	800859e <HAL_FMPI2C_Master_Seq_Receive_IT+0xf6>
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	2201      	movs	r2, #1
 80084de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hfmpi2c->State     = HAL_FMPI2C_STATE_BUSY_RX;
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	2222      	movs	r2, #34	@ 0x22
 80084e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hfmpi2c->Mode      = HAL_FMPI2C_MODE_MASTER;
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	2210      	movs	r2, #16
 80084ee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hfmpi2c->ErrorCode = HAL_FMPI2C_ERROR_NONE;
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	2200      	movs	r2, #0
 80084f6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hfmpi2c->pBuffPtr    = pData;
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	687a      	ldr	r2, [r7, #4]
 80084fc:	625a      	str	r2, [r3, #36]	@ 0x24
    hfmpi2c->XferCount   = Size;
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	893a      	ldrh	r2, [r7, #8]
 8008502:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hfmpi2c->XferOptions = XferOptions;
 8008504:	68fb      	ldr	r3, [r7, #12]
 8008506:	6a3a      	ldr	r2, [r7, #32]
 8008508:	62da      	str	r2, [r3, #44]	@ 0x2c
    hfmpi2c->XferISR     = FMPI2C_Master_ISR_IT;
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	4a27      	ldr	r2, [pc, #156]	@ (80085ac <HAL_FMPI2C_Master_Seq_Receive_IT+0x104>)
 800850e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* If hfmpi2c->XferCount > MAX_NBYTE_SIZE, use reload mode */
    if (hfmpi2c->XferCount > MAX_NBYTE_SIZE)
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008514:	b29b      	uxth	r3, r3
 8008516:	2bff      	cmp	r3, #255	@ 0xff
 8008518:	d906      	bls.n	8008528 <HAL_FMPI2C_Master_Seq_Receive_IT+0x80>
    {
      hfmpi2c->XferSize = MAX_NBYTE_SIZE;
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	22ff      	movs	r2, #255	@ 0xff
 800851e:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = FMPI2C_RELOAD_MODE;
 8008520:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008524:	617b      	str	r3, [r7, #20]
 8008526:	e007      	b.n	8008538 <HAL_FMPI2C_Master_Seq_Receive_IT+0x90>
    }
    else
    {
      hfmpi2c->XferSize = hfmpi2c->XferCount;
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800852c:	b29a      	uxth	r2, r3
 800852e:	68fb      	ldr	r3, [r7, #12]
 8008530:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = hfmpi2c->XferOptions;
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008536:	617b      	str	r3, [r7, #20]
    }

    /* If transfer direction not change and there is no request to start another frame,
       do not generate Restart Condition */
    /* Mean Previous state is same as current state */
    if ((hfmpi2c->PreviousState == FMPI2C_STATE_MASTER_BUSY_RX) && \
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800853c:	2b12      	cmp	r3, #18
 800853e:	d10e      	bne.n	800855e <HAL_FMPI2C_Master_Seq_Receive_IT+0xb6>
        (IS_FMPI2C_TRANSFER_OTHER_OPTIONS_REQUEST(XferOptions) == 0))
 8008540:	6a3b      	ldr	r3, [r7, #32]
 8008542:	2baa      	cmp	r3, #170	@ 0xaa
 8008544:	d003      	beq.n	800854e <HAL_FMPI2C_Master_Seq_Receive_IT+0xa6>
 8008546:	6a3b      	ldr	r3, [r7, #32]
 8008548:	f5b3 4f2a 	cmp.w	r3, #43520	@ 0xaa00
 800854c:	d101      	bne.n	8008552 <HAL_FMPI2C_Master_Seq_Receive_IT+0xaa>
 800854e:	2301      	movs	r3, #1
 8008550:	e000      	b.n	8008554 <HAL_FMPI2C_Master_Seq_Receive_IT+0xac>
 8008552:	2300      	movs	r3, #0
    if ((hfmpi2c->PreviousState == FMPI2C_STATE_MASTER_BUSY_RX) && \
 8008554:	2b00      	cmp	r3, #0
 8008556:	d102      	bne.n	800855e <HAL_FMPI2C_Master_Seq_Receive_IT+0xb6>
    {
      xferrequest = FMPI2C_NO_STARTSTOP;
 8008558:	2300      	movs	r3, #0
 800855a:	613b      	str	r3, [r7, #16]
 800855c:	e00a      	b.n	8008574 <HAL_FMPI2C_Master_Seq_Receive_IT+0xcc>
    }
    else
    {
      /* Convert OTHER_xxx XferOptions if any */
      FMPI2C_ConvertOtherXferOptions(hfmpi2c);
 800855e:	68f8      	ldr	r0, [r7, #12]
 8008560:	f002 ffc0 	bl	800b4e4 <FMPI2C_ConvertOtherXferOptions>

      /* Update xfermode accordingly if no reload is necessary */
      if (hfmpi2c->XferCount <= MAX_NBYTE_SIZE)
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008568:	b29b      	uxth	r3, r3
 800856a:	2bff      	cmp	r3, #255	@ 0xff
 800856c:	d802      	bhi.n	8008574 <HAL_FMPI2C_Master_Seq_Receive_IT+0xcc>
      {
        xfermode = hfmpi2c->XferOptions;
 800856e:	68fb      	ldr	r3, [r7, #12]
 8008570:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008572:	617b      	str	r3, [r7, #20]
      }
    }

    /* Send Slave Address and set NBYTES to read */
    FMPI2C_TransferConfig(hfmpi2c, DevAddress, (uint8_t)hfmpi2c->XferSize, xfermode, xferrequest);
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008578:	b2da      	uxtb	r2, r3
 800857a:	8979      	ldrh	r1, [r7, #10]
 800857c:	693b      	ldr	r3, [r7, #16]
 800857e:	9300      	str	r3, [sp, #0]
 8008580:	697b      	ldr	r3, [r7, #20]
 8008582:	68f8      	ldr	r0, [r7, #12]
 8008584:	f002 fe9a 	bl	800b2bc <FMPI2C_TransferConfig>

    /* Process Unlocked */
    __HAL_UNLOCK(hfmpi2c);
 8008588:	68fb      	ldr	r3, [r7, #12]
 800858a:	2200      	movs	r2, #0
 800858c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Note : The FMPI2C interrupts must be enabled after unlocking current process
              to avoid the risk of FMPI2C interrupt handle execution before current
              process unlock */
    FMPI2C_Enable_IRQ(hfmpi2c, FMPI2C_XFER_RX_IT);
 8008590:	2102      	movs	r1, #2
 8008592:	68f8      	ldr	r0, [r7, #12]
 8008594:	f002 fec4 	bl	800b320 <FMPI2C_Enable_IRQ>

    return HAL_OK;
 8008598:	2300      	movs	r3, #0
 800859a:	e000      	b.n	800859e <HAL_FMPI2C_Master_Seq_Receive_IT+0xf6>
  }
  else
  {
    return HAL_BUSY;
 800859c:	2302      	movs	r3, #2
  }
}
 800859e:	4618      	mov	r0, r3
 80085a0:	3718      	adds	r7, #24
 80085a2:	46bd      	mov	sp, r7
 80085a4:	bd80      	pop	{r7, pc}
 80085a6:	bf00      	nop
 80085a8:	80002400 	.word	0x80002400
 80085ac:	080092f3 	.word	0x080092f3

080085b0 <HAL_FMPI2C_Master_Seq_Receive_DMA>:
  * @param  XferOptions Options of Transfer, value of @ref FMPI2C_XFEROPTIONS
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FMPI2C_Master_Seq_Receive_DMA(FMPI2C_HandleTypeDef *hfmpi2c, uint16_t DevAddress, uint8_t *pData,
                                                    uint16_t Size, uint32_t XferOptions)
{
 80085b0:	b580      	push	{r7, lr}
 80085b2:	b08a      	sub	sp, #40	@ 0x28
 80085b4:	af02      	add	r7, sp, #8
 80085b6:	60f8      	str	r0, [r7, #12]
 80085b8:	607a      	str	r2, [r7, #4]
 80085ba:	461a      	mov	r2, r3
 80085bc:	460b      	mov	r3, r1
 80085be:	817b      	strh	r3, [r7, #10]
 80085c0:	4613      	mov	r3, r2
 80085c2:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;
  uint32_t xferrequest = FMPI2C_GENERATE_START_READ;
 80085c4:	4b77      	ldr	r3, [pc, #476]	@ (80087a4 <HAL_FMPI2C_Master_Seq_Receive_DMA+0x1f4>)
 80085c6:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_FMPI2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if (hfmpi2c->State == HAL_FMPI2C_STATE_READY)
 80085c8:	68fb      	ldr	r3, [r7, #12]
 80085ca:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80085ce:	b2db      	uxtb	r3, r3
 80085d0:	2b20      	cmp	r3, #32
 80085d2:	f040 80e1 	bne.w	8008798 <HAL_FMPI2C_Master_Seq_Receive_DMA+0x1e8>
  {
    /* Process Locked */
    __HAL_LOCK(hfmpi2c);
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80085dc:	2b01      	cmp	r3, #1
 80085de:	d101      	bne.n	80085e4 <HAL_FMPI2C_Master_Seq_Receive_DMA+0x34>
 80085e0:	2302      	movs	r3, #2
 80085e2:	e0da      	b.n	800879a <HAL_FMPI2C_Master_Seq_Receive_DMA+0x1ea>
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	2201      	movs	r2, #1
 80085e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hfmpi2c->State     = HAL_FMPI2C_STATE_BUSY_RX;
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	2222      	movs	r2, #34	@ 0x22
 80085f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hfmpi2c->Mode      = HAL_FMPI2C_MODE_MASTER;
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	2210      	movs	r2, #16
 80085f8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hfmpi2c->ErrorCode = HAL_FMPI2C_ERROR_NONE;
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	2200      	movs	r2, #0
 8008600:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hfmpi2c->pBuffPtr    = pData;
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	687a      	ldr	r2, [r7, #4]
 8008606:	625a      	str	r2, [r3, #36]	@ 0x24
    hfmpi2c->XferCount   = Size;
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	893a      	ldrh	r2, [r7, #8]
 800860c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hfmpi2c->XferOptions = XferOptions;
 800860e:	68fb      	ldr	r3, [r7, #12]
 8008610:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008612:	62da      	str	r2, [r3, #44]	@ 0x2c
    hfmpi2c->XferISR     = FMPI2C_Master_ISR_DMA;
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	4a64      	ldr	r2, [pc, #400]	@ (80087a8 <HAL_FMPI2C_Master_Seq_Receive_DMA+0x1f8>)
 8008618:	635a      	str	r2, [r3, #52]	@ 0x34

    /* If hfmpi2c->XferCount > MAX_NBYTE_SIZE, use reload mode */
    if (hfmpi2c->XferCount > MAX_NBYTE_SIZE)
 800861a:	68fb      	ldr	r3, [r7, #12]
 800861c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800861e:	b29b      	uxth	r3, r3
 8008620:	2bff      	cmp	r3, #255	@ 0xff
 8008622:	d906      	bls.n	8008632 <HAL_FMPI2C_Master_Seq_Receive_DMA+0x82>
    {
      hfmpi2c->XferSize = MAX_NBYTE_SIZE;
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	22ff      	movs	r2, #255	@ 0xff
 8008628:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = FMPI2C_RELOAD_MODE;
 800862a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800862e:	61fb      	str	r3, [r7, #28]
 8008630:	e007      	b.n	8008642 <HAL_FMPI2C_Master_Seq_Receive_DMA+0x92>
    }
    else
    {
      hfmpi2c->XferSize = hfmpi2c->XferCount;
 8008632:	68fb      	ldr	r3, [r7, #12]
 8008634:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008636:	b29a      	uxth	r2, r3
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = hfmpi2c->XferOptions;
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008640:	61fb      	str	r3, [r7, #28]
    }

    /* If transfer direction not change and there is no request to start another frame,
       do not generate Restart Condition */
    /* Mean Previous state is same as current state */
    if ((hfmpi2c->PreviousState == FMPI2C_STATE_MASTER_BUSY_RX) && \
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008646:	2b12      	cmp	r3, #18
 8008648:	d10e      	bne.n	8008668 <HAL_FMPI2C_Master_Seq_Receive_DMA+0xb8>
        (IS_FMPI2C_TRANSFER_OTHER_OPTIONS_REQUEST(XferOptions) == 0))
 800864a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800864c:	2baa      	cmp	r3, #170	@ 0xaa
 800864e:	d003      	beq.n	8008658 <HAL_FMPI2C_Master_Seq_Receive_DMA+0xa8>
 8008650:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008652:	f5b3 4f2a 	cmp.w	r3, #43520	@ 0xaa00
 8008656:	d101      	bne.n	800865c <HAL_FMPI2C_Master_Seq_Receive_DMA+0xac>
 8008658:	2301      	movs	r3, #1
 800865a:	e000      	b.n	800865e <HAL_FMPI2C_Master_Seq_Receive_DMA+0xae>
 800865c:	2300      	movs	r3, #0
    if ((hfmpi2c->PreviousState == FMPI2C_STATE_MASTER_BUSY_RX) && \
 800865e:	2b00      	cmp	r3, #0
 8008660:	d102      	bne.n	8008668 <HAL_FMPI2C_Master_Seq_Receive_DMA+0xb8>
    {
      xferrequest = FMPI2C_NO_STARTSTOP;
 8008662:	2300      	movs	r3, #0
 8008664:	61bb      	str	r3, [r7, #24]
 8008666:	e00a      	b.n	800867e <HAL_FMPI2C_Master_Seq_Receive_DMA+0xce>
    }
    else
    {
      /* Convert OTHER_xxx XferOptions if any */
      FMPI2C_ConvertOtherXferOptions(hfmpi2c);
 8008668:	68f8      	ldr	r0, [r7, #12]
 800866a:	f002 ff3b 	bl	800b4e4 <FMPI2C_ConvertOtherXferOptions>

      /* Update xfermode accordingly if no reload is necessary */
      if (hfmpi2c->XferCount <= MAX_NBYTE_SIZE)
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008672:	b29b      	uxth	r3, r3
 8008674:	2bff      	cmp	r3, #255	@ 0xff
 8008676:	d802      	bhi.n	800867e <HAL_FMPI2C_Master_Seq_Receive_DMA+0xce>
      {
        xfermode = hfmpi2c->XferOptions;
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800867c:	61fb      	str	r3, [r7, #28]
      }
    }

    if (hfmpi2c->XferSize > 0U)
 800867e:	68fb      	ldr	r3, [r7, #12]
 8008680:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008682:	2b00      	cmp	r3, #0
 8008684:	d070      	beq.n	8008768 <HAL_FMPI2C_Master_Seq_Receive_DMA+0x1b8>
    {
      if (hfmpi2c->hdmarx != NULL)
 8008686:	68fb      	ldr	r3, [r7, #12]
 8008688:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800868a:	2b00      	cmp	r3, #0
 800868c:	d020      	beq.n	80086d0 <HAL_FMPI2C_Master_Seq_Receive_DMA+0x120>
      {
        /* Set the FMPI2C DMA transfer complete callback */
        hfmpi2c->hdmarx->XferCpltCallback = FMPI2C_DMAMasterReceiveCplt;
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008692:	4a46      	ldr	r2, [pc, #280]	@ (80087ac <HAL_FMPI2C_Master_Seq_Receive_DMA+0x1fc>)
 8008694:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA error callback */
        hfmpi2c->hdmarx->XferErrorCallback = FMPI2C_DMAError;
 8008696:	68fb      	ldr	r3, [r7, #12]
 8008698:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800869a:	4a45      	ldr	r2, [pc, #276]	@ (80087b0 <HAL_FMPI2C_Master_Seq_Receive_DMA+0x200>)
 800869c:	64da      	str	r2, [r3, #76]	@ 0x4c

        /* Set the unused DMA callbacks to NULL */
        hfmpi2c->hdmarx->XferHalfCpltCallback = NULL;
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80086a2:	2200      	movs	r2, #0
 80086a4:	641a      	str	r2, [r3, #64]	@ 0x40
        hfmpi2c->hdmarx->XferAbortCallback = NULL;
 80086a6:	68fb      	ldr	r3, [r7, #12]
 80086a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80086aa:	2200      	movs	r2, #0
 80086ac:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Enable the DMA stream */
        dmaxferstatus = HAL_DMA_Start_IT(hfmpi2c->hdmarx, (uint32_t)&hfmpi2c->Instance->RXDR, (uint32_t)pData,
 80086ae:	68fb      	ldr	r3, [r7, #12]
 80086b0:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80086b2:	68fb      	ldr	r3, [r7, #12]
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	3324      	adds	r3, #36	@ 0x24
 80086b8:	4619      	mov	r1, r3
 80086ba:	687a      	ldr	r2, [r7, #4]
                                         hfmpi2c->XferSize);
 80086bc:	68fb      	ldr	r3, [r7, #12]
 80086be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hfmpi2c->hdmarx, (uint32_t)&hfmpi2c->Instance->RXDR, (uint32_t)pData,
 80086c0:	f7fa fca3 	bl	800300a <HAL_DMA_Start_IT>
 80086c4:	4603      	mov	r3, r0
 80086c6:	75fb      	strb	r3, [r7, #23]
        __HAL_UNLOCK(hfmpi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 80086c8:	7dfb      	ldrb	r3, [r7, #23]
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	d138      	bne.n	8008740 <HAL_FMPI2C_Master_Seq_Receive_DMA+0x190>
 80086ce:	e013      	b.n	80086f8 <HAL_FMPI2C_Master_Seq_Receive_DMA+0x148>
        hfmpi2c->State     = HAL_FMPI2C_STATE_READY;
 80086d0:	68fb      	ldr	r3, [r7, #12]
 80086d2:	2220      	movs	r2, #32
 80086d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hfmpi2c->Mode      = HAL_FMPI2C_MODE_NONE;
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	2200      	movs	r2, #0
 80086dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        hfmpi2c->ErrorCode |= HAL_FMPI2C_ERROR_DMA_PARAM;
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80086e4:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	645a      	str	r2, [r3, #68]	@ 0x44
        __HAL_UNLOCK(hfmpi2c);
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	2200      	movs	r2, #0
 80086f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        return HAL_ERROR;
 80086f4:	2301      	movs	r3, #1
 80086f6:	e050      	b.n	800879a <HAL_FMPI2C_Master_Seq_Receive_DMA+0x1ea>
      {
        /* Send Slave Address and set NBYTES to read */
        FMPI2C_TransferConfig(hfmpi2c, DevAddress, (uint8_t)hfmpi2c->XferSize, xfermode, xferrequest);
 80086f8:	68fb      	ldr	r3, [r7, #12]
 80086fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80086fc:	b2da      	uxtb	r2, r3
 80086fe:	8979      	ldrh	r1, [r7, #10]
 8008700:	69bb      	ldr	r3, [r7, #24]
 8008702:	9300      	str	r3, [sp, #0]
 8008704:	69fb      	ldr	r3, [r7, #28]
 8008706:	68f8      	ldr	r0, [r7, #12]
 8008708:	f002 fdd8 	bl	800b2bc <FMPI2C_TransferConfig>

        /* Update XferCount value */
        hfmpi2c->XferCount -= hfmpi2c->XferSize;
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008710:	b29a      	uxth	r2, r3
 8008712:	68fb      	ldr	r3, [r7, #12]
 8008714:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008716:	1ad3      	subs	r3, r2, r3
 8008718:	b29a      	uxth	r2, r3
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	855a      	strh	r2, [r3, #42]	@ 0x2a

        /* Process Unlocked */
        __HAL_UNLOCK(hfmpi2c);
 800871e:	68fb      	ldr	r3, [r7, #12]
 8008720:	2200      	movs	r2, #0
 8008722:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        /* Note : The FMPI2C interrupts must be enabled after unlocking current process
                  to avoid the risk of FMPI2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR and NACK interrupts */
        FMPI2C_Enable_IRQ(hfmpi2c, FMPI2C_XFER_ERROR_IT);
 8008726:	2110      	movs	r1, #16
 8008728:	68f8      	ldr	r0, [r7, #12]
 800872a:	f002 fdf9 	bl	800b320 <FMPI2C_Enable_IRQ>

        /* Enable DMA Request */
        hfmpi2c->Instance->CR1 |= FMPI2C_CR1_RXDMAEN;
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	681a      	ldr	r2, [r3, #0]
 8008734:	68fb      	ldr	r3, [r7, #12]
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800873c:	601a      	str	r2, [r3, #0]
 800873e:	e029      	b.n	8008794 <HAL_FMPI2C_Master_Seq_Receive_DMA+0x1e4>
      }
      else
      {
        /* Update FMPI2C state */
        hfmpi2c->State     = HAL_FMPI2C_STATE_READY;
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	2220      	movs	r2, #32
 8008744:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hfmpi2c->Mode      = HAL_FMPI2C_MODE_NONE;
 8008748:	68fb      	ldr	r3, [r7, #12]
 800874a:	2200      	movs	r2, #0
 800874c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Update FMPI2C error code */
        hfmpi2c->ErrorCode |= HAL_FMPI2C_ERROR_DMA;
 8008750:	68fb      	ldr	r3, [r7, #12]
 8008752:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008754:	f043 0210 	orr.w	r2, r3, #16
 8008758:	68fb      	ldr	r3, [r7, #12]
 800875a:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hfmpi2c);
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	2200      	movs	r2, #0
 8008760:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8008764:	2301      	movs	r3, #1
 8008766:	e018      	b.n	800879a <HAL_FMPI2C_Master_Seq_Receive_DMA+0x1ea>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hfmpi2c->XferISR = FMPI2C_Master_ISR_IT;
 8008768:	68fb      	ldr	r3, [r7, #12]
 800876a:	4a12      	ldr	r2, [pc, #72]	@ (80087b4 <HAL_FMPI2C_Master_Seq_Receive_DMA+0x204>)
 800876c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Send Slave Address */
      /* Set NBYTES to read and generate START condition */
      FMPI2C_TransferConfig(hfmpi2c, DevAddress, (uint8_t)hfmpi2c->XferSize, FMPI2C_AUTOEND_MODE,
 800876e:	68fb      	ldr	r3, [r7, #12]
 8008770:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008772:	b2da      	uxtb	r2, r3
 8008774:	8979      	ldrh	r1, [r7, #10]
 8008776:	4b0b      	ldr	r3, [pc, #44]	@ (80087a4 <HAL_FMPI2C_Master_Seq_Receive_DMA+0x1f4>)
 8008778:	9300      	str	r3, [sp, #0]
 800877a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800877e:	68f8      	ldr	r0, [r7, #12]
 8008780:	f002 fd9c 	bl	800b2bc <FMPI2C_TransferConfig>
                            FMPI2C_GENERATE_START_READ);

      /* Process Unlocked */
      __HAL_UNLOCK(hfmpi2c);
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	2200      	movs	r2, #0
 8008788:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
                process unlock */
      /* Enable ERR, TC, STOP, NACK, RXI interrupt */
      /* possible to enable all of these */
      /* FMPI2C_IT_ERRI | FMPI2C_IT_TCI | FMPI2C_IT_STOPI | FMPI2C_IT_NACKI |
        FMPI2C_IT_ADDRI | FMPI2C_IT_RXI | FMPI2C_IT_TXI */
      FMPI2C_Enable_IRQ(hfmpi2c, FMPI2C_XFER_RX_IT);
 800878c:	2102      	movs	r1, #2
 800878e:	68f8      	ldr	r0, [r7, #12]
 8008790:	f002 fdc6 	bl	800b320 <FMPI2C_Enable_IRQ>
    }

    return HAL_OK;
 8008794:	2300      	movs	r3, #0
 8008796:	e000      	b.n	800879a <HAL_FMPI2C_Master_Seq_Receive_DMA+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8008798:	2302      	movs	r3, #2
  }
}
 800879a:	4618      	mov	r0, r3
 800879c:	3720      	adds	r7, #32
 800879e:	46bd      	mov	sp, r7
 80087a0:	bd80      	pop	{r7, pc}
 80087a2:	bf00      	nop
 80087a4:	80002400 	.word	0x80002400
 80087a8:	08009a21 	.word	0x08009a21
 80087ac:	0800ac75 	.word	0x0800ac75
 80087b0:	0800ad6d 	.word	0x0800ad6d
 80087b4:	080092f3 	.word	0x080092f3

080087b8 <HAL_FMPI2C_Slave_Seq_Transmit_IT>:
  * @param  XferOptions Options of Transfer, value of @ref FMPI2C_XFEROPTIONS
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FMPI2C_Slave_Seq_Transmit_IT(FMPI2C_HandleTypeDef *hfmpi2c, uint8_t *pData, uint16_t Size,
                                                   uint32_t XferOptions)
{
 80087b8:	b580      	push	{r7, lr}
 80087ba:	b086      	sub	sp, #24
 80087bc:	af00      	add	r7, sp, #0
 80087be:	60f8      	str	r0, [r7, #12]
 80087c0:	60b9      	str	r1, [r7, #8]
 80087c2:	603b      	str	r3, [r7, #0]
 80087c4:	4613      	mov	r3, r2
 80087c6:	80fb      	strh	r3, [r7, #6]
  FlagStatus tmp;

  /* Check the parameters */
  assert_param(IS_FMPI2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if (((uint32_t)hfmpi2c->State & (uint32_t)HAL_FMPI2C_STATE_LISTEN) == (uint32_t)HAL_FMPI2C_STATE_LISTEN)
 80087c8:	68fb      	ldr	r3, [r7, #12]
 80087ca:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80087ce:	b2db      	uxtb	r3, r3
 80087d0:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80087d4:	2b28      	cmp	r3, #40	@ 0x28
 80087d6:	f040 8098 	bne.w	800890a <HAL_FMPI2C_Slave_Seq_Transmit_IT+0x152>
  {
    if ((pData == NULL) || (Size == 0U))
 80087da:	68bb      	ldr	r3, [r7, #8]
 80087dc:	2b00      	cmp	r3, #0
 80087de:	d002      	beq.n	80087e6 <HAL_FMPI2C_Slave_Seq_Transmit_IT+0x2e>
 80087e0:	88fb      	ldrh	r3, [r7, #6]
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	d105      	bne.n	80087f2 <HAL_FMPI2C_Slave_Seq_Transmit_IT+0x3a>
    {
      hfmpi2c->ErrorCode = HAL_FMPI2C_ERROR_INVALID_PARAM;
 80087e6:	68fb      	ldr	r3, [r7, #12]
 80087e8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80087ec:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80087ee:	2301      	movs	r3, #1
 80087f0:	e08c      	b.n	800890c <HAL_FMPI2C_Slave_Seq_Transmit_IT+0x154>
    }

    /* Disable Interrupts, to prevent preemption during treatment in case of multicall */
    FMPI2C_Disable_IRQ(hfmpi2c, FMPI2C_XFER_LISTEN_IT | FMPI2C_XFER_TX_IT);
 80087f2:	f248 0101 	movw	r1, #32769	@ 0x8001
 80087f6:	68f8      	ldr	r0, [r7, #12]
 80087f8:	f002 fe16 	bl	800b428 <FMPI2C_Disable_IRQ>

    /* Process Locked */
    __HAL_LOCK(hfmpi2c);
 80087fc:	68fb      	ldr	r3, [r7, #12]
 80087fe:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008802:	2b01      	cmp	r3, #1
 8008804:	d101      	bne.n	800880a <HAL_FMPI2C_Slave_Seq_Transmit_IT+0x52>
 8008806:	2302      	movs	r3, #2
 8008808:	e080      	b.n	800890c <HAL_FMPI2C_Slave_Seq_Transmit_IT+0x154>
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	2201      	movs	r2, #1
 800880e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* FMPI2C cannot manage full duplex exchange so disable previous IT enabled if any */
    /* and then toggle the HAL slave RX state to TX state */
    if (hfmpi2c->State == HAL_FMPI2C_STATE_BUSY_RX_LISTEN)
 8008812:	68fb      	ldr	r3, [r7, #12]
 8008814:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008818:	b2db      	uxtb	r3, r3
 800881a:	2b2a      	cmp	r3, #42	@ 0x2a
 800881c:	d12a      	bne.n	8008874 <HAL_FMPI2C_Slave_Seq_Transmit_IT+0xbc>
    {
      /* Disable associated Interrupts */
      FMPI2C_Disable_IRQ(hfmpi2c, FMPI2C_XFER_RX_IT);
 800881e:	2102      	movs	r1, #2
 8008820:	68f8      	ldr	r0, [r7, #12]
 8008822:	f002 fe01 	bl	800b428 <FMPI2C_Disable_IRQ>

      /* Abort DMA Xfer if any */
      if ((hfmpi2c->Instance->CR1 & FMPI2C_CR1_RXDMAEN) == FMPI2C_CR1_RXDMAEN)
 8008826:	68fb      	ldr	r3, [r7, #12]
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008830:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008834:	d11e      	bne.n	8008874 <HAL_FMPI2C_Slave_Seq_Transmit_IT+0xbc>
      {
        hfmpi2c->Instance->CR1 &= ~FMPI2C_CR1_RXDMAEN;
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	681a      	ldr	r2, [r3, #0]
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8008844:	601a      	str	r2, [r3, #0]

        if (hfmpi2c->hdmarx != NULL)
 8008846:	68fb      	ldr	r3, [r7, #12]
 8008848:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800884a:	2b00      	cmp	r3, #0
 800884c:	d012      	beq.n	8008874 <HAL_FMPI2C_Slave_Seq_Transmit_IT+0xbc>
        {
          /* Set the FMPI2C DMA Abort callback :
           will lead to call HAL_FMPI2C_ErrorCallback() at end of DMA abort procedure */
          hfmpi2c->hdmarx->XferAbortCallback = FMPI2C_DMAAbort;
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008852:	4a30      	ldr	r2, [pc, #192]	@ (8008914 <HAL_FMPI2C_Slave_Seq_Transmit_IT+0x15c>)
 8008854:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA RX */
          if (HAL_DMA_Abort_IT(hfmpi2c->hdmarx) != HAL_OK)
 8008856:	68fb      	ldr	r3, [r7, #12]
 8008858:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800885a:	4618      	mov	r0, r3
 800885c:	f7fa fc9d 	bl	800319a <HAL_DMA_Abort_IT>
 8008860:	4603      	mov	r3, r0
 8008862:	2b00      	cmp	r3, #0
 8008864:	d006      	beq.n	8008874 <HAL_FMPI2C_Slave_Seq_Transmit_IT+0xbc>
          {
            /* Call Directly XferAbortCallback function in case of error */
            hfmpi2c->hdmarx->XferAbortCallback(hfmpi2c->hdmarx);
 8008866:	68fb      	ldr	r3, [r7, #12]
 8008868:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800886a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800886c:	68fa      	ldr	r2, [r7, #12]
 800886e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8008870:	4610      	mov	r0, r2
 8008872:	4798      	blx	r3
          }
        }
      }
    }

    hfmpi2c->State     = HAL_FMPI2C_STATE_BUSY_TX_LISTEN;
 8008874:	68fb      	ldr	r3, [r7, #12]
 8008876:	2229      	movs	r2, #41	@ 0x29
 8008878:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hfmpi2c->Mode      = HAL_FMPI2C_MODE_SLAVE;
 800887c:	68fb      	ldr	r3, [r7, #12]
 800887e:	2220      	movs	r2, #32
 8008880:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hfmpi2c->ErrorCode = HAL_FMPI2C_ERROR_NONE;
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	2200      	movs	r2, #0
 8008888:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Enable Address Acknowledge */
    hfmpi2c->Instance->CR2 &= ~FMPI2C_CR2_NACK;
 800888a:	68fb      	ldr	r3, [r7, #12]
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	685a      	ldr	r2, [r3, #4]
 8008890:	68fb      	ldr	r3, [r7, #12]
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8008898:	605a      	str	r2, [r3, #4]

    /* Prepare transfer parameters */
    hfmpi2c->pBuffPtr    = pData;
 800889a:	68fb      	ldr	r3, [r7, #12]
 800889c:	68ba      	ldr	r2, [r7, #8]
 800889e:	625a      	str	r2, [r3, #36]	@ 0x24
    hfmpi2c->XferCount   = Size;
 80088a0:	68fb      	ldr	r3, [r7, #12]
 80088a2:	88fa      	ldrh	r2, [r7, #6]
 80088a4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hfmpi2c->XferSize    = hfmpi2c->XferCount;
 80088a6:	68fb      	ldr	r3, [r7, #12]
 80088a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80088aa:	b29a      	uxth	r2, r3
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	851a      	strh	r2, [r3, #40]	@ 0x28
    hfmpi2c->XferOptions = XferOptions;
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	683a      	ldr	r2, [r7, #0]
 80088b4:	62da      	str	r2, [r3, #44]	@ 0x2c
    hfmpi2c->XferISR     = FMPI2C_Slave_ISR_IT;
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	4a17      	ldr	r2, [pc, #92]	@ (8008918 <HAL_FMPI2C_Slave_Seq_Transmit_IT+0x160>)
 80088ba:	635a      	str	r2, [r3, #52]	@ 0x34

    tmp = __HAL_FMPI2C_GET_FLAG(hfmpi2c, FMPI2C_FLAG_ADDR);
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	699b      	ldr	r3, [r3, #24]
 80088c2:	f003 0308 	and.w	r3, r3, #8
 80088c6:	2b08      	cmp	r3, #8
 80088c8:	bf0c      	ite	eq
 80088ca:	2301      	moveq	r3, #1
 80088cc:	2300      	movne	r3, #0
 80088ce:	b2db      	uxtb	r3, r3
 80088d0:	75fb      	strb	r3, [r7, #23]
    if ((FMPI2C_GET_DIR(hfmpi2c) == FMPI2C_DIRECTION_RECEIVE) && (tmp != RESET))
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	699b      	ldr	r3, [r3, #24]
 80088d8:	0c1b      	lsrs	r3, r3, #16
 80088da:	b2db      	uxtb	r3, r3
 80088dc:	f003 0301 	and.w	r3, r3, #1
 80088e0:	b2db      	uxtb	r3, r3
 80088e2:	2b01      	cmp	r3, #1
 80088e4:	d106      	bne.n	80088f4 <HAL_FMPI2C_Slave_Seq_Transmit_IT+0x13c>
 80088e6:	7dfb      	ldrb	r3, [r7, #23]
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	d003      	beq.n	80088f4 <HAL_FMPI2C_Slave_Seq_Transmit_IT+0x13c>
    {
      /* Clear ADDR flag after prepare the transfer parameters */
      /* This action will generate an acknowledge to the Master */
      __HAL_FMPI2C_CLEAR_FLAG(hfmpi2c, FMPI2C_FLAG_ADDR);
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	2208      	movs	r2, #8
 80088f2:	61da      	str	r2, [r3, #28]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hfmpi2c);
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	2200      	movs	r2, #0
 80088f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Note : The FMPI2C interrupts must be enabled after unlocking current process
    to avoid the risk of FMPI2C interrupt handle execution before current
    process unlock */
    /* REnable ADDR interrupt */
    FMPI2C_Enable_IRQ(hfmpi2c, FMPI2C_XFER_TX_IT | FMPI2C_XFER_LISTEN_IT);
 80088fc:	f248 0101 	movw	r1, #32769	@ 0x8001
 8008900:	68f8      	ldr	r0, [r7, #12]
 8008902:	f002 fd0d 	bl	800b320 <FMPI2C_Enable_IRQ>

    return HAL_OK;
 8008906:	2300      	movs	r3, #0
 8008908:	e000      	b.n	800890c <HAL_FMPI2C_Slave_Seq_Transmit_IT+0x154>
  }
  else
  {
    return HAL_ERROR;
 800890a:	2301      	movs	r3, #1
  }
}
 800890c:	4618      	mov	r0, r3
 800890e:	3718      	adds	r7, #24
 8008910:	46bd      	mov	sp, r7
 8008912:	bd80      	pop	{r7, pc}
 8008914:	0800ade1 	.word	0x0800ade1
 8008918:	08009819 	.word	0x08009819

0800891c <HAL_FMPI2C_Slave_Seq_Transmit_DMA>:
  * @param  XferOptions Options of Transfer, value of @ref FMPI2C_XFEROPTIONS
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FMPI2C_Slave_Seq_Transmit_DMA(FMPI2C_HandleTypeDef *hfmpi2c, uint8_t *pData, uint16_t Size,
                                                    uint32_t XferOptions)
{
 800891c:	b580      	push	{r7, lr}
 800891e:	b086      	sub	sp, #24
 8008920:	af00      	add	r7, sp, #0
 8008922:	60f8      	str	r0, [r7, #12]
 8008924:	60b9      	str	r1, [r7, #8]
 8008926:	603b      	str	r3, [r7, #0]
 8008928:	4613      	mov	r3, r2
 800892a:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_FMPI2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if (((uint32_t)hfmpi2c->State & (uint32_t)HAL_FMPI2C_STATE_LISTEN) == (uint32_t)HAL_FMPI2C_STATE_LISTEN)
 800892c:	68fb      	ldr	r3, [r7, #12]
 800892e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008932:	b2db      	uxtb	r3, r3
 8008934:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8008938:	2b28      	cmp	r3, #40	@ 0x28
 800893a:	f040 8128 	bne.w	8008b8e <HAL_FMPI2C_Slave_Seq_Transmit_DMA+0x272>
  {
    if ((pData == NULL) || (Size == 0U))
 800893e:	68bb      	ldr	r3, [r7, #8]
 8008940:	2b00      	cmp	r3, #0
 8008942:	d002      	beq.n	800894a <HAL_FMPI2C_Slave_Seq_Transmit_DMA+0x2e>
 8008944:	88fb      	ldrh	r3, [r7, #6]
 8008946:	2b00      	cmp	r3, #0
 8008948:	d105      	bne.n	8008956 <HAL_FMPI2C_Slave_Seq_Transmit_DMA+0x3a>
    {
      hfmpi2c->ErrorCode = HAL_FMPI2C_ERROR_INVALID_PARAM;
 800894a:	68fb      	ldr	r3, [r7, #12]
 800894c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008950:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8008952:	2301      	movs	r3, #1
 8008954:	e11c      	b.n	8008b90 <HAL_FMPI2C_Slave_Seq_Transmit_DMA+0x274>
    }

    /* Process Locked */
    __HAL_LOCK(hfmpi2c);
 8008956:	68fb      	ldr	r3, [r7, #12]
 8008958:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800895c:	2b01      	cmp	r3, #1
 800895e:	d101      	bne.n	8008964 <HAL_FMPI2C_Slave_Seq_Transmit_DMA+0x48>
 8008960:	2302      	movs	r3, #2
 8008962:	e115      	b.n	8008b90 <HAL_FMPI2C_Slave_Seq_Transmit_DMA+0x274>
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	2201      	movs	r2, #1
 8008968:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Disable Interrupts, to prevent preemption during treatment in case of multicall */
    FMPI2C_Disable_IRQ(hfmpi2c, FMPI2C_XFER_LISTEN_IT | FMPI2C_XFER_TX_IT);
 800896c:	f248 0101 	movw	r1, #32769	@ 0x8001
 8008970:	68f8      	ldr	r0, [r7, #12]
 8008972:	f002 fd59 	bl	800b428 <FMPI2C_Disable_IRQ>

    /* FMPI2C cannot manage full duplex exchange so disable previous IT enabled if any */
    /* and then toggle the HAL slave RX state to TX state */
    if (hfmpi2c->State == HAL_FMPI2C_STATE_BUSY_RX_LISTEN)
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800897c:	b2db      	uxtb	r3, r3
 800897e:	2b2a      	cmp	r3, #42	@ 0x2a
 8008980:	d12b      	bne.n	80089da <HAL_FMPI2C_Slave_Seq_Transmit_DMA+0xbe>
    {
      /* Disable associated Interrupts */
      FMPI2C_Disable_IRQ(hfmpi2c, FMPI2C_XFER_RX_IT);
 8008982:	2102      	movs	r1, #2
 8008984:	68f8      	ldr	r0, [r7, #12]
 8008986:	f002 fd4f 	bl	800b428 <FMPI2C_Disable_IRQ>

      if ((hfmpi2c->Instance->CR1 & FMPI2C_CR1_RXDMAEN) == FMPI2C_CR1_RXDMAEN)
 800898a:	68fb      	ldr	r3, [r7, #12]
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008994:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008998:	d14c      	bne.n	8008a34 <HAL_FMPI2C_Slave_Seq_Transmit_DMA+0x118>
      {
        /* Abort DMA Xfer if any */
        if (hfmpi2c->hdmarx != NULL)
 800899a:	68fb      	ldr	r3, [r7, #12]
 800899c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d048      	beq.n	8008a34 <HAL_FMPI2C_Slave_Seq_Transmit_DMA+0x118>
        {
          hfmpi2c->Instance->CR1 &= ~FMPI2C_CR1_RXDMAEN;
 80089a2:	68fb      	ldr	r3, [r7, #12]
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	681a      	ldr	r2, [r3, #0]
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80089b0:	601a      	str	r2, [r3, #0]

          /* Set the FMPI2C DMA Abort callback :
          will lead to call HAL_FMPI2C_ErrorCallback() at end of DMA abort procedure */
          hfmpi2c->hdmarx->XferAbortCallback = FMPI2C_DMAAbort;
 80089b2:	68fb      	ldr	r3, [r7, #12]
 80089b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80089b6:	4a78      	ldr	r2, [pc, #480]	@ (8008b98 <HAL_FMPI2C_Slave_Seq_Transmit_DMA+0x27c>)
 80089b8:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA RX */
          if (HAL_DMA_Abort_IT(hfmpi2c->hdmarx) != HAL_OK)
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80089be:	4618      	mov	r0, r3
 80089c0:	f7fa fbeb 	bl	800319a <HAL_DMA_Abort_IT>
 80089c4:	4603      	mov	r3, r0
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d034      	beq.n	8008a34 <HAL_FMPI2C_Slave_Seq_Transmit_DMA+0x118>
          {
            /* Call Directly XferAbortCallback function in case of error */
            hfmpi2c->hdmarx->XferAbortCallback(hfmpi2c->hdmarx);
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80089ce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80089d0:	68fa      	ldr	r2, [r7, #12]
 80089d2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80089d4:	4610      	mov	r0, r2
 80089d6:	4798      	blx	r3
 80089d8:	e02c      	b.n	8008a34 <HAL_FMPI2C_Slave_Seq_Transmit_DMA+0x118>
          }
        }
      }
    }
    else if (hfmpi2c->State == HAL_FMPI2C_STATE_BUSY_TX_LISTEN)
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80089e0:	b2db      	uxtb	r3, r3
 80089e2:	2b29      	cmp	r3, #41	@ 0x29
 80089e4:	d126      	bne.n	8008a34 <HAL_FMPI2C_Slave_Seq_Transmit_DMA+0x118>
    {
      if ((hfmpi2c->Instance->CR1 & FMPI2C_CR1_TXDMAEN) == FMPI2C_CR1_TXDMAEN)
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80089f0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80089f4:	d11e      	bne.n	8008a34 <HAL_FMPI2C_Slave_Seq_Transmit_DMA+0x118>
      {
        hfmpi2c->Instance->CR1 &= ~FMPI2C_CR1_TXDMAEN;
 80089f6:	68fb      	ldr	r3, [r7, #12]
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	681a      	ldr	r2, [r3, #0]
 80089fc:	68fb      	ldr	r3, [r7, #12]
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8008a04:	601a      	str	r2, [r3, #0]

        /* Abort DMA Xfer if any */
        if (hfmpi2c->hdmatx != NULL)
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a0a:	2b00      	cmp	r3, #0
 8008a0c:	d012      	beq.n	8008a34 <HAL_FMPI2C_Slave_Seq_Transmit_DMA+0x118>
        {
          /* Set the FMPI2C DMA Abort callback :
          will lead to call HAL_FMPI2C_ErrorCallback() at end of DMA abort procedure */
          hfmpi2c->hdmatx->XferAbortCallback = FMPI2C_DMAAbort;
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a12:	4a61      	ldr	r2, [pc, #388]	@ (8008b98 <HAL_FMPI2C_Slave_Seq_Transmit_DMA+0x27c>)
 8008a14:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA TX */
          if (HAL_DMA_Abort_IT(hfmpi2c->hdmatx) != HAL_OK)
 8008a16:	68fb      	ldr	r3, [r7, #12]
 8008a18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a1a:	4618      	mov	r0, r3
 8008a1c:	f7fa fbbd 	bl	800319a <HAL_DMA_Abort_IT>
 8008a20:	4603      	mov	r3, r0
 8008a22:	2b00      	cmp	r3, #0
 8008a24:	d006      	beq.n	8008a34 <HAL_FMPI2C_Slave_Seq_Transmit_DMA+0x118>
          {
            /* Call Directly XferAbortCallback function in case of error */
            hfmpi2c->hdmatx->XferAbortCallback(hfmpi2c->hdmatx);
 8008a26:	68fb      	ldr	r3, [r7, #12]
 8008a28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a2a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008a2c:	68fa      	ldr	r2, [r7, #12]
 8008a2e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8008a30:	4610      	mov	r0, r2
 8008a32:	4798      	blx	r3
    else
    {
      /* Nothing to do */
    }

    hfmpi2c->State     = HAL_FMPI2C_STATE_BUSY_TX_LISTEN;
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	2229      	movs	r2, #41	@ 0x29
 8008a38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hfmpi2c->Mode      = HAL_FMPI2C_MODE_SLAVE;
 8008a3c:	68fb      	ldr	r3, [r7, #12]
 8008a3e:	2220      	movs	r2, #32
 8008a40:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hfmpi2c->ErrorCode = HAL_FMPI2C_ERROR_NONE;
 8008a44:	68fb      	ldr	r3, [r7, #12]
 8008a46:	2200      	movs	r2, #0
 8008a48:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Enable Address Acknowledge */
    hfmpi2c->Instance->CR2 &= ~FMPI2C_CR2_NACK;
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	685a      	ldr	r2, [r3, #4]
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	681b      	ldr	r3, [r3, #0]
 8008a54:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8008a58:	605a      	str	r2, [r3, #4]

    /* Prepare transfer parameters */
    hfmpi2c->pBuffPtr    = pData;
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	68ba      	ldr	r2, [r7, #8]
 8008a5e:	625a      	str	r2, [r3, #36]	@ 0x24
    hfmpi2c->XferCount   = Size;
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	88fa      	ldrh	r2, [r7, #6]
 8008a64:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hfmpi2c->XferSize    = hfmpi2c->XferCount;
 8008a66:	68fb      	ldr	r3, [r7, #12]
 8008a68:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008a6a:	b29a      	uxth	r2, r3
 8008a6c:	68fb      	ldr	r3, [r7, #12]
 8008a6e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hfmpi2c->XferOptions = XferOptions;
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	683a      	ldr	r2, [r7, #0]
 8008a74:	62da      	str	r2, [r3, #44]	@ 0x2c
    hfmpi2c->XferISR     = FMPI2C_Slave_ISR_DMA;
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	4a48      	ldr	r2, [pc, #288]	@ (8008b9c <HAL_FMPI2C_Slave_Seq_Transmit_DMA+0x280>)
 8008a7a:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hfmpi2c->hdmatx != NULL)
 8008a7c:	68fb      	ldr	r3, [r7, #12]
 8008a7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a80:	2b00      	cmp	r3, #0
 8008a82:	d020      	beq.n	8008ac6 <HAL_FMPI2C_Slave_Seq_Transmit_DMA+0x1aa>
    {
      /* Set the FMPI2C DMA transfer complete callback */
      hfmpi2c->hdmatx->XferCpltCallback = FMPI2C_DMASlaveTransmitCplt;
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a88:	4a45      	ldr	r2, [pc, #276]	@ (8008ba0 <HAL_FMPI2C_Slave_Seq_Transmit_DMA+0x284>)
 8008a8a:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Set the DMA error callback */
      hfmpi2c->hdmatx->XferErrorCallback = FMPI2C_DMAError;
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a90:	4a44      	ldr	r2, [pc, #272]	@ (8008ba4 <HAL_FMPI2C_Slave_Seq_Transmit_DMA+0x288>)
 8008a92:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Set the unused DMA callbacks to NULL */
      hfmpi2c->hdmatx->XferHalfCpltCallback = NULL;
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a98:	2200      	movs	r2, #0
 8008a9a:	641a      	str	r2, [r3, #64]	@ 0x40
      hfmpi2c->hdmatx->XferAbortCallback = NULL;
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008aa0:	2200      	movs	r2, #0
 8008aa2:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Enable the DMA stream */
      dmaxferstatus = HAL_DMA_Start_IT(hfmpi2c->hdmatx, (uint32_t)pData, (uint32_t)&hfmpi2c->Instance->TXDR,
 8008aa4:	68fb      	ldr	r3, [r7, #12]
 8008aa6:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8008aa8:	68b9      	ldr	r1, [r7, #8]
 8008aaa:	68fb      	ldr	r3, [r7, #12]
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	3328      	adds	r3, #40	@ 0x28
 8008ab0:	461a      	mov	r2, r3
                                       hfmpi2c->XferSize);
 8008ab2:	68fb      	ldr	r3, [r7, #12]
 8008ab4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
      dmaxferstatus = HAL_DMA_Start_IT(hfmpi2c->hdmatx, (uint32_t)pData, (uint32_t)&hfmpi2c->Instance->TXDR,
 8008ab6:	f7fa faa8 	bl	800300a <HAL_DMA_Start_IT>
 8008aba:	4603      	mov	r3, r0
 8008abc:	75fb      	strb	r3, [r7, #23]
      __HAL_UNLOCK(hfmpi2c);

      return HAL_ERROR;
    }

    if (dmaxferstatus == HAL_OK)
 8008abe:	7dfb      	ldrb	r3, [r7, #23]
 8008ac0:	2b00      	cmp	r3, #0
 8008ac2:	d136      	bne.n	8008b32 <HAL_FMPI2C_Slave_Seq_Transmit_DMA+0x216>
 8008ac4:	e013      	b.n	8008aee <HAL_FMPI2C_Slave_Seq_Transmit_DMA+0x1d2>
      hfmpi2c->State     = HAL_FMPI2C_STATE_LISTEN;
 8008ac6:	68fb      	ldr	r3, [r7, #12]
 8008ac8:	2228      	movs	r2, #40	@ 0x28
 8008aca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      hfmpi2c->Mode      = HAL_FMPI2C_MODE_NONE;
 8008ace:	68fb      	ldr	r3, [r7, #12]
 8008ad0:	2200      	movs	r2, #0
 8008ad2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      hfmpi2c->ErrorCode |= HAL_FMPI2C_ERROR_DMA_PARAM;
 8008ad6:	68fb      	ldr	r3, [r7, #12]
 8008ad8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008ada:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8008ade:	68fb      	ldr	r3, [r7, #12]
 8008ae0:	645a      	str	r2, [r3, #68]	@ 0x44
      __HAL_UNLOCK(hfmpi2c);
 8008ae2:	68fb      	ldr	r3, [r7, #12]
 8008ae4:	2200      	movs	r2, #0
 8008ae6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8008aea:	2301      	movs	r3, #1
 8008aec:	e050      	b.n	8008b90 <HAL_FMPI2C_Slave_Seq_Transmit_DMA+0x274>
    {
      /* Update XferCount value */
      hfmpi2c->XferCount -= hfmpi2c->XferSize;
 8008aee:	68fb      	ldr	r3, [r7, #12]
 8008af0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008af2:	b29a      	uxth	r2, r3
 8008af4:	68fb      	ldr	r3, [r7, #12]
 8008af6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008af8:	1ad3      	subs	r3, r2, r3
 8008afa:	b29a      	uxth	r2, r3
 8008afc:	68fb      	ldr	r3, [r7, #12]
 8008afe:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Reset XferSize */
      hfmpi2c->XferSize = 0;
 8008b00:	68fb      	ldr	r3, [r7, #12]
 8008b02:	2200      	movs	r2, #0
 8008b04:	851a      	strh	r2, [r3, #40]	@ 0x28
      __HAL_UNLOCK(hfmpi2c);

      return HAL_ERROR;
    }

    tmp = __HAL_FMPI2C_GET_FLAG(hfmpi2c, FMPI2C_FLAG_ADDR);
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	699b      	ldr	r3, [r3, #24]
 8008b0c:	f003 0308 	and.w	r3, r3, #8
 8008b10:	2b08      	cmp	r3, #8
 8008b12:	bf0c      	ite	eq
 8008b14:	2301      	moveq	r3, #1
 8008b16:	2300      	movne	r3, #0
 8008b18:	b2db      	uxtb	r3, r3
 8008b1a:	75bb      	strb	r3, [r7, #22]
    if ((FMPI2C_GET_DIR(hfmpi2c) == FMPI2C_DIRECTION_RECEIVE) && (tmp != RESET))
 8008b1c:	68fb      	ldr	r3, [r7, #12]
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	699b      	ldr	r3, [r3, #24]
 8008b22:	0c1b      	lsrs	r3, r3, #16
 8008b24:	b2db      	uxtb	r3, r3
 8008b26:	f003 0301 	and.w	r3, r3, #1
 8008b2a:	b2db      	uxtb	r3, r3
 8008b2c:	2b01      	cmp	r3, #1
 8008b2e:	d11b      	bne.n	8008b68 <HAL_FMPI2C_Slave_Seq_Transmit_DMA+0x24c>
 8008b30:	e013      	b.n	8008b5a <HAL_FMPI2C_Slave_Seq_Transmit_DMA+0x23e>
      hfmpi2c->State     = HAL_FMPI2C_STATE_LISTEN;
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	2228      	movs	r2, #40	@ 0x28
 8008b36:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      hfmpi2c->Mode      = HAL_FMPI2C_MODE_NONE;
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	2200      	movs	r2, #0
 8008b3e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      hfmpi2c->ErrorCode |= HAL_FMPI2C_ERROR_DMA;
 8008b42:	68fb      	ldr	r3, [r7, #12]
 8008b44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008b46:	f043 0210 	orr.w	r2, r3, #16
 8008b4a:	68fb      	ldr	r3, [r7, #12]
 8008b4c:	645a      	str	r2, [r3, #68]	@ 0x44
      __HAL_UNLOCK(hfmpi2c);
 8008b4e:	68fb      	ldr	r3, [r7, #12]
 8008b50:	2200      	movs	r2, #0
 8008b52:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8008b56:	2301      	movs	r3, #1
 8008b58:	e01a      	b.n	8008b90 <HAL_FMPI2C_Slave_Seq_Transmit_DMA+0x274>
    if ((FMPI2C_GET_DIR(hfmpi2c) == FMPI2C_DIRECTION_RECEIVE) && (tmp != RESET))
 8008b5a:	7dbb      	ldrb	r3, [r7, #22]
 8008b5c:	2b00      	cmp	r3, #0
 8008b5e:	d003      	beq.n	8008b68 <HAL_FMPI2C_Slave_Seq_Transmit_DMA+0x24c>
    {
      /* Clear ADDR flag after prepare the transfer parameters */
      /* This action will generate an acknowledge to the Master */
      __HAL_FMPI2C_CLEAR_FLAG(hfmpi2c, FMPI2C_FLAG_ADDR);
 8008b60:	68fb      	ldr	r3, [r7, #12]
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	2208      	movs	r2, #8
 8008b66:	61da      	str	r2, [r3, #28]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hfmpi2c);
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	2200      	movs	r2, #0
 8008b6c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Enable DMA Request */
    hfmpi2c->Instance->CR1 |= FMPI2C_CR1_TXDMAEN;
 8008b70:	68fb      	ldr	r3, [r7, #12]
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	681a      	ldr	r2, [r3, #0]
 8008b76:	68fb      	ldr	r3, [r7, #12]
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008b7e:	601a      	str	r2, [r3, #0]

    /* Note : The FMPI2C interrupts must be enabled after unlocking current process
    to avoid the risk of FMPI2C interrupt handle execution before current
    process unlock */
    /* Enable ERR, STOP, NACK, ADDR interrupts */
    FMPI2C_Enable_IRQ(hfmpi2c, FMPI2C_XFER_LISTEN_IT);
 8008b80:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8008b84:	68f8      	ldr	r0, [r7, #12]
 8008b86:	f002 fbcb 	bl	800b320 <FMPI2C_Enable_IRQ>

    return HAL_OK;
 8008b8a:	2300      	movs	r3, #0
 8008b8c:	e000      	b.n	8008b90 <HAL_FMPI2C_Slave_Seq_Transmit_DMA+0x274>
  }
  else
  {
    return HAL_ERROR;
 8008b8e:	2301      	movs	r3, #1
  }
}
 8008b90:	4618      	mov	r0, r3
 8008b92:	3718      	adds	r7, #24
 8008b94:	46bd      	mov	sp, r7
 8008b96:	bd80      	pop	{r7, pc}
 8008b98:	0800ade1 	.word	0x0800ade1
 8008b9c:	08009ec1 	.word	0x08009ec1
 8008ba0:	0800ac35 	.word	0x0800ac35
 8008ba4:	0800ad6d 	.word	0x0800ad6d

08008ba8 <HAL_FMPI2C_Slave_Seq_Receive_IT>:
  * @param  XferOptions Options of Transfer, value of @ref FMPI2C_XFEROPTIONS
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FMPI2C_Slave_Seq_Receive_IT(FMPI2C_HandleTypeDef *hfmpi2c, uint8_t *pData, uint16_t Size,
                                                  uint32_t XferOptions)
{
 8008ba8:	b580      	push	{r7, lr}
 8008baa:	b086      	sub	sp, #24
 8008bac:	af00      	add	r7, sp, #0
 8008bae:	60f8      	str	r0, [r7, #12]
 8008bb0:	60b9      	str	r1, [r7, #8]
 8008bb2:	603b      	str	r3, [r7, #0]
 8008bb4:	4613      	mov	r3, r2
 8008bb6:	80fb      	strh	r3, [r7, #6]
  FlagStatus tmp;

  /* Check the parameters */
  assert_param(IS_FMPI2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if (((uint32_t)hfmpi2c->State & (uint32_t)HAL_FMPI2C_STATE_LISTEN) == (uint32_t)HAL_FMPI2C_STATE_LISTEN)
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008bbe:	b2db      	uxtb	r3, r3
 8008bc0:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8008bc4:	2b28      	cmp	r3, #40	@ 0x28
 8008bc6:	f040 8098 	bne.w	8008cfa <HAL_FMPI2C_Slave_Seq_Receive_IT+0x152>
  {
    if ((pData == NULL) || (Size == 0U))
 8008bca:	68bb      	ldr	r3, [r7, #8]
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	d002      	beq.n	8008bd6 <HAL_FMPI2C_Slave_Seq_Receive_IT+0x2e>
 8008bd0:	88fb      	ldrh	r3, [r7, #6]
 8008bd2:	2b00      	cmp	r3, #0
 8008bd4:	d105      	bne.n	8008be2 <HAL_FMPI2C_Slave_Seq_Receive_IT+0x3a>
    {
      hfmpi2c->ErrorCode = HAL_FMPI2C_ERROR_INVALID_PARAM;
 8008bd6:	68fb      	ldr	r3, [r7, #12]
 8008bd8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008bdc:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8008bde:	2301      	movs	r3, #1
 8008be0:	e08c      	b.n	8008cfc <HAL_FMPI2C_Slave_Seq_Receive_IT+0x154>
    }

    /* Disable Interrupts, to prevent preemption during treatment in case of multicall */
    FMPI2C_Disable_IRQ(hfmpi2c, FMPI2C_XFER_LISTEN_IT | FMPI2C_XFER_RX_IT);
 8008be2:	f248 0102 	movw	r1, #32770	@ 0x8002
 8008be6:	68f8      	ldr	r0, [r7, #12]
 8008be8:	f002 fc1e 	bl	800b428 <FMPI2C_Disable_IRQ>

    /* Process Locked */
    __HAL_LOCK(hfmpi2c);
 8008bec:	68fb      	ldr	r3, [r7, #12]
 8008bee:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008bf2:	2b01      	cmp	r3, #1
 8008bf4:	d101      	bne.n	8008bfa <HAL_FMPI2C_Slave_Seq_Receive_IT+0x52>
 8008bf6:	2302      	movs	r3, #2
 8008bf8:	e080      	b.n	8008cfc <HAL_FMPI2C_Slave_Seq_Receive_IT+0x154>
 8008bfa:	68fb      	ldr	r3, [r7, #12]
 8008bfc:	2201      	movs	r2, #1
 8008bfe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* FMPI2C cannot manage full duplex exchange so disable previous IT enabled if any */
    /* and then toggle the HAL slave TX state to RX state */
    if (hfmpi2c->State == HAL_FMPI2C_STATE_BUSY_TX_LISTEN)
 8008c02:	68fb      	ldr	r3, [r7, #12]
 8008c04:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008c08:	b2db      	uxtb	r3, r3
 8008c0a:	2b29      	cmp	r3, #41	@ 0x29
 8008c0c:	d12a      	bne.n	8008c64 <HAL_FMPI2C_Slave_Seq_Receive_IT+0xbc>
    {
      /* Disable associated Interrupts */
      FMPI2C_Disable_IRQ(hfmpi2c, FMPI2C_XFER_TX_IT);
 8008c0e:	2101      	movs	r1, #1
 8008c10:	68f8      	ldr	r0, [r7, #12]
 8008c12:	f002 fc09 	bl	800b428 <FMPI2C_Disable_IRQ>

      if ((hfmpi2c->Instance->CR1 & FMPI2C_CR1_TXDMAEN) == FMPI2C_CR1_TXDMAEN)
 8008c16:	68fb      	ldr	r3, [r7, #12]
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008c20:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008c24:	d11e      	bne.n	8008c64 <HAL_FMPI2C_Slave_Seq_Receive_IT+0xbc>
      {
        hfmpi2c->Instance->CR1 &= ~FMPI2C_CR1_TXDMAEN;
 8008c26:	68fb      	ldr	r3, [r7, #12]
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	681a      	ldr	r2, [r3, #0]
 8008c2c:	68fb      	ldr	r3, [r7, #12]
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8008c34:	601a      	str	r2, [r3, #0]

        /* Abort DMA Xfer if any */
        if (hfmpi2c->hdmatx != NULL)
 8008c36:	68fb      	ldr	r3, [r7, #12]
 8008c38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c3a:	2b00      	cmp	r3, #0
 8008c3c:	d012      	beq.n	8008c64 <HAL_FMPI2C_Slave_Seq_Receive_IT+0xbc>
        {
          /* Set the FMPI2C DMA Abort callback :
           will lead to call HAL_FMPI2C_ErrorCallback() at end of DMA abort procedure */
          hfmpi2c->hdmatx->XferAbortCallback = FMPI2C_DMAAbort;
 8008c3e:	68fb      	ldr	r3, [r7, #12]
 8008c40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c42:	4a30      	ldr	r2, [pc, #192]	@ (8008d04 <HAL_FMPI2C_Slave_Seq_Receive_IT+0x15c>)
 8008c44:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA TX */
          if (HAL_DMA_Abort_IT(hfmpi2c->hdmatx) != HAL_OK)
 8008c46:	68fb      	ldr	r3, [r7, #12]
 8008c48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c4a:	4618      	mov	r0, r3
 8008c4c:	f7fa faa5 	bl	800319a <HAL_DMA_Abort_IT>
 8008c50:	4603      	mov	r3, r0
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	d006      	beq.n	8008c64 <HAL_FMPI2C_Slave_Seq_Receive_IT+0xbc>
          {
            /* Call Directly XferAbortCallback function in case of error */
            hfmpi2c->hdmatx->XferAbortCallback(hfmpi2c->hdmatx);
 8008c56:	68fb      	ldr	r3, [r7, #12]
 8008c58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c5a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008c5c:	68fa      	ldr	r2, [r7, #12]
 8008c5e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8008c60:	4610      	mov	r0, r2
 8008c62:	4798      	blx	r3
          }
        }
      }
    }

    hfmpi2c->State     = HAL_FMPI2C_STATE_BUSY_RX_LISTEN;
 8008c64:	68fb      	ldr	r3, [r7, #12]
 8008c66:	222a      	movs	r2, #42	@ 0x2a
 8008c68:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hfmpi2c->Mode      = HAL_FMPI2C_MODE_SLAVE;
 8008c6c:	68fb      	ldr	r3, [r7, #12]
 8008c6e:	2220      	movs	r2, #32
 8008c70:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hfmpi2c->ErrorCode = HAL_FMPI2C_ERROR_NONE;
 8008c74:	68fb      	ldr	r3, [r7, #12]
 8008c76:	2200      	movs	r2, #0
 8008c78:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Enable Address Acknowledge */
    hfmpi2c->Instance->CR2 &= ~FMPI2C_CR2_NACK;
 8008c7a:	68fb      	ldr	r3, [r7, #12]
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	685a      	ldr	r2, [r3, #4]
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8008c88:	605a      	str	r2, [r3, #4]

    /* Prepare transfer parameters */
    hfmpi2c->pBuffPtr    = pData;
 8008c8a:	68fb      	ldr	r3, [r7, #12]
 8008c8c:	68ba      	ldr	r2, [r7, #8]
 8008c8e:	625a      	str	r2, [r3, #36]	@ 0x24
    hfmpi2c->XferCount   = Size;
 8008c90:	68fb      	ldr	r3, [r7, #12]
 8008c92:	88fa      	ldrh	r2, [r7, #6]
 8008c94:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hfmpi2c->XferSize    = hfmpi2c->XferCount;
 8008c96:	68fb      	ldr	r3, [r7, #12]
 8008c98:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008c9a:	b29a      	uxth	r2, r3
 8008c9c:	68fb      	ldr	r3, [r7, #12]
 8008c9e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hfmpi2c->XferOptions = XferOptions;
 8008ca0:	68fb      	ldr	r3, [r7, #12]
 8008ca2:	683a      	ldr	r2, [r7, #0]
 8008ca4:	62da      	str	r2, [r3, #44]	@ 0x2c
    hfmpi2c->XferISR     = FMPI2C_Slave_ISR_IT;
 8008ca6:	68fb      	ldr	r3, [r7, #12]
 8008ca8:	4a17      	ldr	r2, [pc, #92]	@ (8008d08 <HAL_FMPI2C_Slave_Seq_Receive_IT+0x160>)
 8008caa:	635a      	str	r2, [r3, #52]	@ 0x34

    tmp = __HAL_FMPI2C_GET_FLAG(hfmpi2c, FMPI2C_FLAG_ADDR);
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	699b      	ldr	r3, [r3, #24]
 8008cb2:	f003 0308 	and.w	r3, r3, #8
 8008cb6:	2b08      	cmp	r3, #8
 8008cb8:	bf0c      	ite	eq
 8008cba:	2301      	moveq	r3, #1
 8008cbc:	2300      	movne	r3, #0
 8008cbe:	b2db      	uxtb	r3, r3
 8008cc0:	75fb      	strb	r3, [r7, #23]
    if ((FMPI2C_GET_DIR(hfmpi2c) == FMPI2C_DIRECTION_TRANSMIT) && (tmp != RESET))
 8008cc2:	68fb      	ldr	r3, [r7, #12]
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	699b      	ldr	r3, [r3, #24]
 8008cc8:	0c1b      	lsrs	r3, r3, #16
 8008cca:	b2db      	uxtb	r3, r3
 8008ccc:	f003 0301 	and.w	r3, r3, #1
 8008cd0:	b2db      	uxtb	r3, r3
 8008cd2:	2b00      	cmp	r3, #0
 8008cd4:	d106      	bne.n	8008ce4 <HAL_FMPI2C_Slave_Seq_Receive_IT+0x13c>
 8008cd6:	7dfb      	ldrb	r3, [r7, #23]
 8008cd8:	2b00      	cmp	r3, #0
 8008cda:	d003      	beq.n	8008ce4 <HAL_FMPI2C_Slave_Seq_Receive_IT+0x13c>
    {
      /* Clear ADDR flag after prepare the transfer parameters */
      /* This action will generate an acknowledge to the Master */
      __HAL_FMPI2C_CLEAR_FLAG(hfmpi2c, FMPI2C_FLAG_ADDR);
 8008cdc:	68fb      	ldr	r3, [r7, #12]
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	2208      	movs	r2, #8
 8008ce2:	61da      	str	r2, [r3, #28]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hfmpi2c);
 8008ce4:	68fb      	ldr	r3, [r7, #12]
 8008ce6:	2200      	movs	r2, #0
 8008ce8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Note : The FMPI2C interrupts must be enabled after unlocking current process
    to avoid the risk of FMPI2C interrupt handle execution before current
    process unlock */
    /* REnable ADDR interrupt */
    FMPI2C_Enable_IRQ(hfmpi2c, FMPI2C_XFER_RX_IT | FMPI2C_XFER_LISTEN_IT);
 8008cec:	f248 0102 	movw	r1, #32770	@ 0x8002
 8008cf0:	68f8      	ldr	r0, [r7, #12]
 8008cf2:	f002 fb15 	bl	800b320 <FMPI2C_Enable_IRQ>

    return HAL_OK;
 8008cf6:	2300      	movs	r3, #0
 8008cf8:	e000      	b.n	8008cfc <HAL_FMPI2C_Slave_Seq_Receive_IT+0x154>
  }
  else
  {
    return HAL_ERROR;
 8008cfa:	2301      	movs	r3, #1
  }
}
 8008cfc:	4618      	mov	r0, r3
 8008cfe:	3718      	adds	r7, #24
 8008d00:	46bd      	mov	sp, r7
 8008d02:	bd80      	pop	{r7, pc}
 8008d04:	0800ade1 	.word	0x0800ade1
 8008d08:	08009819 	.word	0x08009819

08008d0c <HAL_FMPI2C_Slave_Seq_Receive_DMA>:
  * @param  XferOptions Options of Transfer, value of @ref FMPI2C_XFEROPTIONS
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FMPI2C_Slave_Seq_Receive_DMA(FMPI2C_HandleTypeDef *hfmpi2c, uint8_t *pData, uint16_t Size,
                                                   uint32_t XferOptions)
{
 8008d0c:	b580      	push	{r7, lr}
 8008d0e:	b086      	sub	sp, #24
 8008d10:	af00      	add	r7, sp, #0
 8008d12:	60f8      	str	r0, [r7, #12]
 8008d14:	60b9      	str	r1, [r7, #8]
 8008d16:	603b      	str	r3, [r7, #0]
 8008d18:	4613      	mov	r3, r2
 8008d1a:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_FMPI2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if (((uint32_t)hfmpi2c->State & (uint32_t)HAL_FMPI2C_STATE_LISTEN) == (uint32_t)HAL_FMPI2C_STATE_LISTEN)
 8008d1c:	68fb      	ldr	r3, [r7, #12]
 8008d1e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008d22:	b2db      	uxtb	r3, r3
 8008d24:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8008d28:	2b28      	cmp	r3, #40	@ 0x28
 8008d2a:	f040 8128 	bne.w	8008f7e <HAL_FMPI2C_Slave_Seq_Receive_DMA+0x272>
  {
    if ((pData == NULL) || (Size == 0U))
 8008d2e:	68bb      	ldr	r3, [r7, #8]
 8008d30:	2b00      	cmp	r3, #0
 8008d32:	d002      	beq.n	8008d3a <HAL_FMPI2C_Slave_Seq_Receive_DMA+0x2e>
 8008d34:	88fb      	ldrh	r3, [r7, #6]
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	d105      	bne.n	8008d46 <HAL_FMPI2C_Slave_Seq_Receive_DMA+0x3a>
    {
      hfmpi2c->ErrorCode = HAL_FMPI2C_ERROR_INVALID_PARAM;
 8008d3a:	68fb      	ldr	r3, [r7, #12]
 8008d3c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008d40:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8008d42:	2301      	movs	r3, #1
 8008d44:	e11c      	b.n	8008f80 <HAL_FMPI2C_Slave_Seq_Receive_DMA+0x274>
    }

    /* Disable Interrupts, to prevent preemption during treatment in case of multicall */
    FMPI2C_Disable_IRQ(hfmpi2c, FMPI2C_XFER_LISTEN_IT | FMPI2C_XFER_RX_IT);
 8008d46:	f248 0102 	movw	r1, #32770	@ 0x8002
 8008d4a:	68f8      	ldr	r0, [r7, #12]
 8008d4c:	f002 fb6c 	bl	800b428 <FMPI2C_Disable_IRQ>

    /* Process Locked */
    __HAL_LOCK(hfmpi2c);
 8008d50:	68fb      	ldr	r3, [r7, #12]
 8008d52:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008d56:	2b01      	cmp	r3, #1
 8008d58:	d101      	bne.n	8008d5e <HAL_FMPI2C_Slave_Seq_Receive_DMA+0x52>
 8008d5a:	2302      	movs	r3, #2
 8008d5c:	e110      	b.n	8008f80 <HAL_FMPI2C_Slave_Seq_Receive_DMA+0x274>
 8008d5e:	68fb      	ldr	r3, [r7, #12]
 8008d60:	2201      	movs	r2, #1
 8008d62:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* FMPI2C cannot manage full duplex exchange so disable previous IT enabled if any */
    /* and then toggle the HAL slave TX state to RX state */
    if (hfmpi2c->State == HAL_FMPI2C_STATE_BUSY_TX_LISTEN)
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008d6c:	b2db      	uxtb	r3, r3
 8008d6e:	2b29      	cmp	r3, #41	@ 0x29
 8008d70:	d12b      	bne.n	8008dca <HAL_FMPI2C_Slave_Seq_Receive_DMA+0xbe>
    {
      /* Disable associated Interrupts */
      FMPI2C_Disable_IRQ(hfmpi2c, FMPI2C_XFER_TX_IT);
 8008d72:	2101      	movs	r1, #1
 8008d74:	68f8      	ldr	r0, [r7, #12]
 8008d76:	f002 fb57 	bl	800b428 <FMPI2C_Disable_IRQ>

      if ((hfmpi2c->Instance->CR1 & FMPI2C_CR1_TXDMAEN) == FMPI2C_CR1_TXDMAEN)
 8008d7a:	68fb      	ldr	r3, [r7, #12]
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	681b      	ldr	r3, [r3, #0]
 8008d80:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008d84:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008d88:	d14c      	bne.n	8008e24 <HAL_FMPI2C_Slave_Seq_Receive_DMA+0x118>
      {
        /* Abort DMA Xfer if any */
        if (hfmpi2c->hdmatx != NULL)
 8008d8a:	68fb      	ldr	r3, [r7, #12]
 8008d8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d8e:	2b00      	cmp	r3, #0
 8008d90:	d048      	beq.n	8008e24 <HAL_FMPI2C_Slave_Seq_Receive_DMA+0x118>
        {
          hfmpi2c->Instance->CR1 &= ~FMPI2C_CR1_TXDMAEN;
 8008d92:	68fb      	ldr	r3, [r7, #12]
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	681a      	ldr	r2, [r3, #0]
 8008d98:	68fb      	ldr	r3, [r7, #12]
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8008da0:	601a      	str	r2, [r3, #0]

          /* Set the FMPI2C DMA Abort callback :
           will lead to call HAL_FMPI2C_ErrorCallback() at end of DMA abort procedure */
          hfmpi2c->hdmatx->XferAbortCallback = FMPI2C_DMAAbort;
 8008da2:	68fb      	ldr	r3, [r7, #12]
 8008da4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008da6:	4a78      	ldr	r2, [pc, #480]	@ (8008f88 <HAL_FMPI2C_Slave_Seq_Receive_DMA+0x27c>)
 8008da8:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA TX */
          if (HAL_DMA_Abort_IT(hfmpi2c->hdmatx) != HAL_OK)
 8008daa:	68fb      	ldr	r3, [r7, #12]
 8008dac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008dae:	4618      	mov	r0, r3
 8008db0:	f7fa f9f3 	bl	800319a <HAL_DMA_Abort_IT>
 8008db4:	4603      	mov	r3, r0
 8008db6:	2b00      	cmp	r3, #0
 8008db8:	d034      	beq.n	8008e24 <HAL_FMPI2C_Slave_Seq_Receive_DMA+0x118>
          {
            /* Call Directly XferAbortCallback function in case of error */
            hfmpi2c->hdmatx->XferAbortCallback(hfmpi2c->hdmatx);
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008dbe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008dc0:	68fa      	ldr	r2, [r7, #12]
 8008dc2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8008dc4:	4610      	mov	r0, r2
 8008dc6:	4798      	blx	r3
 8008dc8:	e02c      	b.n	8008e24 <HAL_FMPI2C_Slave_Seq_Receive_DMA+0x118>
          }
        }
      }
    }
    else if (hfmpi2c->State == HAL_FMPI2C_STATE_BUSY_RX_LISTEN)
 8008dca:	68fb      	ldr	r3, [r7, #12]
 8008dcc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008dd0:	b2db      	uxtb	r3, r3
 8008dd2:	2b2a      	cmp	r3, #42	@ 0x2a
 8008dd4:	d126      	bne.n	8008e24 <HAL_FMPI2C_Slave_Seq_Receive_DMA+0x118>
    {
      if ((hfmpi2c->Instance->CR1 & FMPI2C_CR1_RXDMAEN) == FMPI2C_CR1_RXDMAEN)
 8008dd6:	68fb      	ldr	r3, [r7, #12]
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008de0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008de4:	d11e      	bne.n	8008e24 <HAL_FMPI2C_Slave_Seq_Receive_DMA+0x118>
      {
        hfmpi2c->Instance->CR1 &= ~FMPI2C_CR1_RXDMAEN;
 8008de6:	68fb      	ldr	r3, [r7, #12]
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	681a      	ldr	r2, [r3, #0]
 8008dec:	68fb      	ldr	r3, [r7, #12]
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8008df4:	601a      	str	r2, [r3, #0]

        /* Abort DMA Xfer if any */
        if (hfmpi2c->hdmarx != NULL)
 8008df6:	68fb      	ldr	r3, [r7, #12]
 8008df8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	d012      	beq.n	8008e24 <HAL_FMPI2C_Slave_Seq_Receive_DMA+0x118>
        {
          /* Set the FMPI2C DMA Abort callback :
           will lead to call HAL_FMPI2C_ErrorCallback() at end of DMA abort procedure */
          hfmpi2c->hdmarx->XferAbortCallback = FMPI2C_DMAAbort;
 8008dfe:	68fb      	ldr	r3, [r7, #12]
 8008e00:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008e02:	4a61      	ldr	r2, [pc, #388]	@ (8008f88 <HAL_FMPI2C_Slave_Seq_Receive_DMA+0x27c>)
 8008e04:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA RX */
          if (HAL_DMA_Abort_IT(hfmpi2c->hdmarx) != HAL_OK)
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008e0a:	4618      	mov	r0, r3
 8008e0c:	f7fa f9c5 	bl	800319a <HAL_DMA_Abort_IT>
 8008e10:	4603      	mov	r3, r0
 8008e12:	2b00      	cmp	r3, #0
 8008e14:	d006      	beq.n	8008e24 <HAL_FMPI2C_Slave_Seq_Receive_DMA+0x118>
          {
            /* Call Directly XferAbortCallback function in case of error */
            hfmpi2c->hdmarx->XferAbortCallback(hfmpi2c->hdmarx);
 8008e16:	68fb      	ldr	r3, [r7, #12]
 8008e18:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008e1a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008e1c:	68fa      	ldr	r2, [r7, #12]
 8008e1e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8008e20:	4610      	mov	r0, r2
 8008e22:	4798      	blx	r3
    else
    {
      /* Nothing to do */
    }

    hfmpi2c->State     = HAL_FMPI2C_STATE_BUSY_RX_LISTEN;
 8008e24:	68fb      	ldr	r3, [r7, #12]
 8008e26:	222a      	movs	r2, #42	@ 0x2a
 8008e28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hfmpi2c->Mode      = HAL_FMPI2C_MODE_SLAVE;
 8008e2c:	68fb      	ldr	r3, [r7, #12]
 8008e2e:	2220      	movs	r2, #32
 8008e30:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hfmpi2c->ErrorCode = HAL_FMPI2C_ERROR_NONE;
 8008e34:	68fb      	ldr	r3, [r7, #12]
 8008e36:	2200      	movs	r2, #0
 8008e38:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Enable Address Acknowledge */
    hfmpi2c->Instance->CR2 &= ~FMPI2C_CR2_NACK;
 8008e3a:	68fb      	ldr	r3, [r7, #12]
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	685a      	ldr	r2, [r3, #4]
 8008e40:	68fb      	ldr	r3, [r7, #12]
 8008e42:	681b      	ldr	r3, [r3, #0]
 8008e44:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8008e48:	605a      	str	r2, [r3, #4]

    /* Prepare transfer parameters */
    hfmpi2c->pBuffPtr    = pData;
 8008e4a:	68fb      	ldr	r3, [r7, #12]
 8008e4c:	68ba      	ldr	r2, [r7, #8]
 8008e4e:	625a      	str	r2, [r3, #36]	@ 0x24
    hfmpi2c->XferCount   = Size;
 8008e50:	68fb      	ldr	r3, [r7, #12]
 8008e52:	88fa      	ldrh	r2, [r7, #6]
 8008e54:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hfmpi2c->XferSize    = hfmpi2c->XferCount;
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008e5a:	b29a      	uxth	r2, r3
 8008e5c:	68fb      	ldr	r3, [r7, #12]
 8008e5e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hfmpi2c->XferOptions = XferOptions;
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	683a      	ldr	r2, [r7, #0]
 8008e64:	62da      	str	r2, [r3, #44]	@ 0x2c
    hfmpi2c->XferISR     = FMPI2C_Slave_ISR_DMA;
 8008e66:	68fb      	ldr	r3, [r7, #12]
 8008e68:	4a48      	ldr	r2, [pc, #288]	@ (8008f8c <HAL_FMPI2C_Slave_Seq_Receive_DMA+0x280>)
 8008e6a:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hfmpi2c->hdmarx != NULL)
 8008e6c:	68fb      	ldr	r3, [r7, #12]
 8008e6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008e70:	2b00      	cmp	r3, #0
 8008e72:	d020      	beq.n	8008eb6 <HAL_FMPI2C_Slave_Seq_Receive_DMA+0x1aa>
    {
      /* Set the FMPI2C DMA transfer complete callback */
      hfmpi2c->hdmarx->XferCpltCallback = FMPI2C_DMASlaveReceiveCplt;
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008e78:	4a45      	ldr	r2, [pc, #276]	@ (8008f90 <HAL_FMPI2C_Slave_Seq_Receive_DMA+0x284>)
 8008e7a:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Set the DMA error callback */
      hfmpi2c->hdmarx->XferErrorCallback = FMPI2C_DMAError;
 8008e7c:	68fb      	ldr	r3, [r7, #12]
 8008e7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008e80:	4a44      	ldr	r2, [pc, #272]	@ (8008f94 <HAL_FMPI2C_Slave_Seq_Receive_DMA+0x288>)
 8008e82:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Set the unused DMA callbacks to NULL */
      hfmpi2c->hdmarx->XferHalfCpltCallback = NULL;
 8008e84:	68fb      	ldr	r3, [r7, #12]
 8008e86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008e88:	2200      	movs	r2, #0
 8008e8a:	641a      	str	r2, [r3, #64]	@ 0x40
      hfmpi2c->hdmarx->XferAbortCallback = NULL;
 8008e8c:	68fb      	ldr	r3, [r7, #12]
 8008e8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008e90:	2200      	movs	r2, #0
 8008e92:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Enable the DMA stream */
      dmaxferstatus = HAL_DMA_Start_IT(hfmpi2c->hdmarx, (uint32_t)&hfmpi2c->Instance->RXDR,
 8008e94:	68fb      	ldr	r3, [r7, #12]
 8008e96:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8008e98:	68fb      	ldr	r3, [r7, #12]
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	3324      	adds	r3, #36	@ 0x24
 8008e9e:	4619      	mov	r1, r3
 8008ea0:	68ba      	ldr	r2, [r7, #8]
                                       (uint32_t)pData, hfmpi2c->XferSize);
 8008ea2:	68fb      	ldr	r3, [r7, #12]
 8008ea4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
      dmaxferstatus = HAL_DMA_Start_IT(hfmpi2c->hdmarx, (uint32_t)&hfmpi2c->Instance->RXDR,
 8008ea6:	f7fa f8b0 	bl	800300a <HAL_DMA_Start_IT>
 8008eaa:	4603      	mov	r3, r0
 8008eac:	75fb      	strb	r3, [r7, #23]
      __HAL_UNLOCK(hfmpi2c);

      return HAL_ERROR;
    }

    if (dmaxferstatus == HAL_OK)
 8008eae:	7dfb      	ldrb	r3, [r7, #23]
 8008eb0:	2b00      	cmp	r3, #0
 8008eb2:	d136      	bne.n	8008f22 <HAL_FMPI2C_Slave_Seq_Receive_DMA+0x216>
 8008eb4:	e013      	b.n	8008ede <HAL_FMPI2C_Slave_Seq_Receive_DMA+0x1d2>
      hfmpi2c->State     = HAL_FMPI2C_STATE_LISTEN;
 8008eb6:	68fb      	ldr	r3, [r7, #12]
 8008eb8:	2228      	movs	r2, #40	@ 0x28
 8008eba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      hfmpi2c->Mode      = HAL_FMPI2C_MODE_NONE;
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	2200      	movs	r2, #0
 8008ec2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      hfmpi2c->ErrorCode |= HAL_FMPI2C_ERROR_DMA_PARAM;
 8008ec6:	68fb      	ldr	r3, [r7, #12]
 8008ec8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008eca:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	645a      	str	r2, [r3, #68]	@ 0x44
      __HAL_UNLOCK(hfmpi2c);
 8008ed2:	68fb      	ldr	r3, [r7, #12]
 8008ed4:	2200      	movs	r2, #0
 8008ed6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8008eda:	2301      	movs	r3, #1
 8008edc:	e050      	b.n	8008f80 <HAL_FMPI2C_Slave_Seq_Receive_DMA+0x274>
    {
      /* Update XferCount value */
      hfmpi2c->XferCount -= hfmpi2c->XferSize;
 8008ede:	68fb      	ldr	r3, [r7, #12]
 8008ee0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008ee2:	b29a      	uxth	r2, r3
 8008ee4:	68fb      	ldr	r3, [r7, #12]
 8008ee6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008ee8:	1ad3      	subs	r3, r2, r3
 8008eea:	b29a      	uxth	r2, r3
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Reset XferSize */
      hfmpi2c->XferSize = 0;
 8008ef0:	68fb      	ldr	r3, [r7, #12]
 8008ef2:	2200      	movs	r2, #0
 8008ef4:	851a      	strh	r2, [r3, #40]	@ 0x28
      __HAL_UNLOCK(hfmpi2c);

      return HAL_ERROR;
    }

    tmp = __HAL_FMPI2C_GET_FLAG(hfmpi2c, FMPI2C_FLAG_ADDR);
 8008ef6:	68fb      	ldr	r3, [r7, #12]
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	699b      	ldr	r3, [r3, #24]
 8008efc:	f003 0308 	and.w	r3, r3, #8
 8008f00:	2b08      	cmp	r3, #8
 8008f02:	bf0c      	ite	eq
 8008f04:	2301      	moveq	r3, #1
 8008f06:	2300      	movne	r3, #0
 8008f08:	b2db      	uxtb	r3, r3
 8008f0a:	75bb      	strb	r3, [r7, #22]
    if ((FMPI2C_GET_DIR(hfmpi2c) == FMPI2C_DIRECTION_TRANSMIT) && (tmp != RESET))
 8008f0c:	68fb      	ldr	r3, [r7, #12]
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	699b      	ldr	r3, [r3, #24]
 8008f12:	0c1b      	lsrs	r3, r3, #16
 8008f14:	b2db      	uxtb	r3, r3
 8008f16:	f003 0301 	and.w	r3, r3, #1
 8008f1a:	b2db      	uxtb	r3, r3
 8008f1c:	2b00      	cmp	r3, #0
 8008f1e:	d11b      	bne.n	8008f58 <HAL_FMPI2C_Slave_Seq_Receive_DMA+0x24c>
 8008f20:	e013      	b.n	8008f4a <HAL_FMPI2C_Slave_Seq_Receive_DMA+0x23e>
      hfmpi2c->State     = HAL_FMPI2C_STATE_LISTEN;
 8008f22:	68fb      	ldr	r3, [r7, #12]
 8008f24:	2228      	movs	r2, #40	@ 0x28
 8008f26:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      hfmpi2c->Mode      = HAL_FMPI2C_MODE_NONE;
 8008f2a:	68fb      	ldr	r3, [r7, #12]
 8008f2c:	2200      	movs	r2, #0
 8008f2e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      hfmpi2c->ErrorCode |= HAL_FMPI2C_ERROR_DMA;
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008f36:	f043 0210 	orr.w	r2, r3, #16
 8008f3a:	68fb      	ldr	r3, [r7, #12]
 8008f3c:	645a      	str	r2, [r3, #68]	@ 0x44
      __HAL_UNLOCK(hfmpi2c);
 8008f3e:	68fb      	ldr	r3, [r7, #12]
 8008f40:	2200      	movs	r2, #0
 8008f42:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8008f46:	2301      	movs	r3, #1
 8008f48:	e01a      	b.n	8008f80 <HAL_FMPI2C_Slave_Seq_Receive_DMA+0x274>
    if ((FMPI2C_GET_DIR(hfmpi2c) == FMPI2C_DIRECTION_TRANSMIT) && (tmp != RESET))
 8008f4a:	7dbb      	ldrb	r3, [r7, #22]
 8008f4c:	2b00      	cmp	r3, #0
 8008f4e:	d003      	beq.n	8008f58 <HAL_FMPI2C_Slave_Seq_Receive_DMA+0x24c>
    {
      /* Clear ADDR flag after prepare the transfer parameters */
      /* This action will generate an acknowledge to the Master */
      __HAL_FMPI2C_CLEAR_FLAG(hfmpi2c, FMPI2C_FLAG_ADDR);
 8008f50:	68fb      	ldr	r3, [r7, #12]
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	2208      	movs	r2, #8
 8008f56:	61da      	str	r2, [r3, #28]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hfmpi2c);
 8008f58:	68fb      	ldr	r3, [r7, #12]
 8008f5a:	2200      	movs	r2, #0
 8008f5c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Enable DMA Request */
    hfmpi2c->Instance->CR1 |= FMPI2C_CR1_RXDMAEN;
 8008f60:	68fb      	ldr	r3, [r7, #12]
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	681a      	ldr	r2, [r3, #0]
 8008f66:	68fb      	ldr	r3, [r7, #12]
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008f6e:	601a      	str	r2, [r3, #0]

    /* Note : The FMPI2C interrupts must be enabled after unlocking current process
    to avoid the risk of FMPI2C interrupt handle execution before current
    process unlock */
    /* REnable ADDR interrupt */
    FMPI2C_Enable_IRQ(hfmpi2c, FMPI2C_XFER_RX_IT | FMPI2C_XFER_LISTEN_IT);
 8008f70:	f248 0102 	movw	r1, #32770	@ 0x8002
 8008f74:	68f8      	ldr	r0, [r7, #12]
 8008f76:	f002 f9d3 	bl	800b320 <FMPI2C_Enable_IRQ>

    return HAL_OK;
 8008f7a:	2300      	movs	r3, #0
 8008f7c:	e000      	b.n	8008f80 <HAL_FMPI2C_Slave_Seq_Receive_DMA+0x274>
  }
  else
  {
    return HAL_ERROR;
 8008f7e:	2301      	movs	r3, #1
  }
}
 8008f80:	4618      	mov	r0, r3
 8008f82:	3718      	adds	r7, #24
 8008f84:	46bd      	mov	sp, r7
 8008f86:	bd80      	pop	{r7, pc}
 8008f88:	0800ade1 	.word	0x0800ade1
 8008f8c:	08009ec1 	.word	0x08009ec1
 8008f90:	0800ad27 	.word	0x0800ad27
 8008f94:	0800ad6d 	.word	0x0800ad6d

08008f98 <HAL_FMPI2C_EnableListen_IT>:
  * @param  hfmpi2c Pointer to a FMPI2C_HandleTypeDef structure that contains
  *                the configuration information for the specified FMPI2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FMPI2C_EnableListen_IT(FMPI2C_HandleTypeDef *hfmpi2c)
{
 8008f98:	b580      	push	{r7, lr}
 8008f9a:	b082      	sub	sp, #8
 8008f9c:	af00      	add	r7, sp, #0
 8008f9e:	6078      	str	r0, [r7, #4]
  if (hfmpi2c->State == HAL_FMPI2C_STATE_READY)
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008fa6:	b2db      	uxtb	r3, r3
 8008fa8:	2b20      	cmp	r3, #32
 8008faa:	d10d      	bne.n	8008fc8 <HAL_FMPI2C_EnableListen_IT+0x30>
  {
    hfmpi2c->State = HAL_FMPI2C_STATE_LISTEN;
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	2228      	movs	r2, #40	@ 0x28
 8008fb0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hfmpi2c->XferISR = FMPI2C_Slave_ISR_IT;
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	4a07      	ldr	r2, [pc, #28]	@ (8008fd4 <HAL_FMPI2C_EnableListen_IT+0x3c>)
 8008fb8:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the Address Match interrupt */
    FMPI2C_Enable_IRQ(hfmpi2c, FMPI2C_XFER_LISTEN_IT);
 8008fba:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8008fbe:	6878      	ldr	r0, [r7, #4]
 8008fc0:	f002 f9ae 	bl	800b320 <FMPI2C_Enable_IRQ>

    return HAL_OK;
 8008fc4:	2300      	movs	r3, #0
 8008fc6:	e000      	b.n	8008fca <HAL_FMPI2C_EnableListen_IT+0x32>
  }
  else
  {
    return HAL_BUSY;
 8008fc8:	2302      	movs	r3, #2
  }
}
 8008fca:	4618      	mov	r0, r3
 8008fcc:	3708      	adds	r7, #8
 8008fce:	46bd      	mov	sp, r7
 8008fd0:	bd80      	pop	{r7, pc}
 8008fd2:	bf00      	nop
 8008fd4:	08009819 	.word	0x08009819

08008fd8 <HAL_FMPI2C_DisableListen_IT>:
  * @param  hfmpi2c Pointer to a FMPI2C_HandleTypeDef structure that contains
  *                the configuration information for the specified FMPI2C
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FMPI2C_DisableListen_IT(FMPI2C_HandleTypeDef *hfmpi2c)
{
 8008fd8:	b580      	push	{r7, lr}
 8008fda:	b084      	sub	sp, #16
 8008fdc:	af00      	add	r7, sp, #0
 8008fde:	6078      	str	r0, [r7, #4]
  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp;

  /* Disable Address listen mode only if a transfer is not ongoing */
  if (hfmpi2c->State == HAL_FMPI2C_STATE_LISTEN)
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008fe6:	b2db      	uxtb	r3, r3
 8008fe8:	2b28      	cmp	r3, #40	@ 0x28
 8008fea:	d121      	bne.n	8009030 <HAL_FMPI2C_DisableListen_IT+0x58>
  {
    tmp = (uint32_t)(hfmpi2c->State) & FMPI2C_STATE_MSK;
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008ff2:	b2db      	uxtb	r3, r3
 8008ff4:	f003 0303 	and.w	r3, r3, #3
 8008ff8:	60fb      	str	r3, [r7, #12]
    hfmpi2c->PreviousState = tmp | (uint32_t)(hfmpi2c->Mode);
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009000:	b2db      	uxtb	r3, r3
 8009002:	461a      	mov	r2, r3
 8009004:	68fb      	ldr	r3, [r7, #12]
 8009006:	431a      	orrs	r2, r3
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	631a      	str	r2, [r3, #48]	@ 0x30
    hfmpi2c->State = HAL_FMPI2C_STATE_READY;
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	2220      	movs	r2, #32
 8009010:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hfmpi2c->Mode = HAL_FMPI2C_MODE_NONE;
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	2200      	movs	r2, #0
 8009018:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hfmpi2c->XferISR = NULL;
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	2200      	movs	r2, #0
 8009020:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Disable the Address Match interrupt */
    FMPI2C_Disable_IRQ(hfmpi2c, FMPI2C_XFER_LISTEN_IT);
 8009022:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8009026:	6878      	ldr	r0, [r7, #4]
 8009028:	f002 f9fe 	bl	800b428 <FMPI2C_Disable_IRQ>

    return HAL_OK;
 800902c:	2300      	movs	r3, #0
 800902e:	e000      	b.n	8009032 <HAL_FMPI2C_DisableListen_IT+0x5a>
  }
  else
  {
    return HAL_BUSY;
 8009030:	2302      	movs	r3, #2
  }
}
 8009032:	4618      	mov	r0, r3
 8009034:	3710      	adds	r7, #16
 8009036:	46bd      	mov	sp, r7
 8009038:	bd80      	pop	{r7, pc}
	...

0800903c <HAL_FMPI2C_Master_Abort_IT>:
  * @param  DevAddress Target device address: The device 7 bits address value
  *         in datasheet must be shifted to the left before calling the interface
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FMPI2C_Master_Abort_IT(FMPI2C_HandleTypeDef *hfmpi2c, uint16_t DevAddress)
{
 800903c:	b580      	push	{r7, lr}
 800903e:	b084      	sub	sp, #16
 8009040:	af02      	add	r7, sp, #8
 8009042:	6078      	str	r0, [r7, #4]
 8009044:	460b      	mov	r3, r1
 8009046:	807b      	strh	r3, [r7, #2]
  if (hfmpi2c->Mode == HAL_FMPI2C_MODE_MASTER)
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800904e:	b2db      	uxtb	r3, r3
 8009050:	2b10      	cmp	r3, #16
 8009052:	d13c      	bne.n	80090ce <HAL_FMPI2C_Master_Abort_IT+0x92>
  {
    /* Process Locked */
    __HAL_LOCK(hfmpi2c);
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800905a:	2b01      	cmp	r3, #1
 800905c:	d101      	bne.n	8009062 <HAL_FMPI2C_Master_Abort_IT+0x26>
 800905e:	2302      	movs	r3, #2
 8009060:	e036      	b.n	80090d0 <HAL_FMPI2C_Master_Abort_IT+0x94>
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	2201      	movs	r2, #1
 8009066:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Disable Interrupts and Store Previous state */
    if (hfmpi2c->State == HAL_FMPI2C_STATE_BUSY_TX)
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009070:	b2db      	uxtb	r3, r3
 8009072:	2b21      	cmp	r3, #33	@ 0x21
 8009074:	d107      	bne.n	8009086 <HAL_FMPI2C_Master_Abort_IT+0x4a>
    {
      FMPI2C_Disable_IRQ(hfmpi2c, FMPI2C_XFER_TX_IT);
 8009076:	2101      	movs	r1, #1
 8009078:	6878      	ldr	r0, [r7, #4]
 800907a:	f002 f9d5 	bl	800b428 <FMPI2C_Disable_IRQ>
      hfmpi2c->PreviousState = FMPI2C_STATE_MASTER_BUSY_TX;
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	2211      	movs	r2, #17
 8009082:	631a      	str	r2, [r3, #48]	@ 0x30
 8009084:	e00c      	b.n	80090a0 <HAL_FMPI2C_Master_Abort_IT+0x64>
    }
    else if (hfmpi2c->State == HAL_FMPI2C_STATE_BUSY_RX)
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800908c:	b2db      	uxtb	r3, r3
 800908e:	2b22      	cmp	r3, #34	@ 0x22
 8009090:	d106      	bne.n	80090a0 <HAL_FMPI2C_Master_Abort_IT+0x64>
    {
      FMPI2C_Disable_IRQ(hfmpi2c, FMPI2C_XFER_RX_IT);
 8009092:	2102      	movs	r1, #2
 8009094:	6878      	ldr	r0, [r7, #4]
 8009096:	f002 f9c7 	bl	800b428 <FMPI2C_Disable_IRQ>
      hfmpi2c->PreviousState = FMPI2C_STATE_MASTER_BUSY_RX;
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	2212      	movs	r2, #18
 800909e:	631a      	str	r2, [r3, #48]	@ 0x30
    {
      /* Do nothing */
    }

    /* Set State at HAL_FMPI2C_STATE_ABORT */
    hfmpi2c->State = HAL_FMPI2C_STATE_ABORT;
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	2260      	movs	r2, #96	@ 0x60
 80090a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set NBYTES to 1 to generate a dummy read on FMPI2C peripheral */
    /* Set AUTOEND mode, this will generate a NACK then STOP condition to abort the current transfer */
    FMPI2C_TransferConfig(hfmpi2c, DevAddress, 1, FMPI2C_AUTOEND_MODE, FMPI2C_GENERATE_STOP);
 80090a8:	8879      	ldrh	r1, [r7, #2]
 80090aa:	4b0b      	ldr	r3, [pc, #44]	@ (80090d8 <HAL_FMPI2C_Master_Abort_IT+0x9c>)
 80090ac:	9300      	str	r3, [sp, #0]
 80090ae:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80090b2:	2201      	movs	r2, #1
 80090b4:	6878      	ldr	r0, [r7, #4]
 80090b6:	f002 f901 	bl	800b2bc <FMPI2C_TransferConfig>

    /* Process Unlocked */
    __HAL_UNLOCK(hfmpi2c);
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	2200      	movs	r2, #0
 80090be:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Note : The FMPI2C interrupts must be enabled after unlocking current process
              to avoid the risk of FMPI2C interrupt handle execution before current
              process unlock */
    FMPI2C_Enable_IRQ(hfmpi2c, FMPI2C_XFER_CPLT_IT);
 80090c2:	2120      	movs	r1, #32
 80090c4:	6878      	ldr	r0, [r7, #4]
 80090c6:	f002 f92b 	bl	800b320 <FMPI2C_Enable_IRQ>

    return HAL_OK;
 80090ca:	2300      	movs	r3, #0
 80090cc:	e000      	b.n	80090d0 <HAL_FMPI2C_Master_Abort_IT+0x94>
  }
  else
  {
    /* Wrong usage of abort function */
    /* This function should be used only in case of abort monitored by master device */
    return HAL_ERROR;
 80090ce:	2301      	movs	r3, #1
  }
}
 80090d0:	4618      	mov	r0, r3
 80090d2:	3708      	adds	r7, #8
 80090d4:	46bd      	mov	sp, r7
 80090d6:	bd80      	pop	{r7, pc}
 80090d8:	80004000 	.word	0x80004000

080090dc <HAL_FMPI2C_EV_IRQHandler>:
  * @param  hfmpi2c Pointer to a FMPI2C_HandleTypeDef structure that contains
  *                the configuration information for the specified FMPI2C.
  * @retval None
  */
void HAL_FMPI2C_EV_IRQHandler(FMPI2C_HandleTypeDef *hfmpi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 80090dc:	b580      	push	{r7, lr}
 80090de:	b084      	sub	sp, #16
 80090e0:	af00      	add	r7, sp, #0
 80090e2:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hfmpi2c->Instance->ISR);
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	699b      	ldr	r3, [r3, #24]
 80090ea:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hfmpi2c->Instance->CR1);
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	681b      	ldr	r3, [r3, #0]
 80090f2:	60bb      	str	r3, [r7, #8]

  /* FMPI2C events treatment -------------------------------------*/
  if (hfmpi2c->XferISR != NULL)
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	d005      	beq.n	8009108 <HAL_FMPI2C_EV_IRQHandler+0x2c>
  {
    hfmpi2c->XferISR(hfmpi2c, itflags, itsources);
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009100:	68ba      	ldr	r2, [r7, #8]
 8009102:	68f9      	ldr	r1, [r7, #12]
 8009104:	6878      	ldr	r0, [r7, #4]
 8009106:	4798      	blx	r3
  }
}
 8009108:	bf00      	nop
 800910a:	3710      	adds	r7, #16
 800910c:	46bd      	mov	sp, r7
 800910e:	bd80      	pop	{r7, pc}

08009110 <HAL_FMPI2C_ER_IRQHandler>:
  * @param  hfmpi2c Pointer to a FMPI2C_HandleTypeDef structure that contains
  *                the configuration information for the specified FMPI2C.
  * @retval None
  */
void HAL_FMPI2C_ER_IRQHandler(FMPI2C_HandleTypeDef *hfmpi2c)
{
 8009110:	b580      	push	{r7, lr}
 8009112:	b086      	sub	sp, #24
 8009114:	af00      	add	r7, sp, #0
 8009116:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hfmpi2c->Instance->ISR);
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	699b      	ldr	r3, [r3, #24]
 800911e:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hfmpi2c->Instance->CR1);
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* FMPI2C Bus error interrupt occurred ------------------------------------*/
  if ((FMPI2C_CHECK_FLAG(itflags, FMPI2C_FLAG_BERR) != RESET) && \
 8009128:	697b      	ldr	r3, [r7, #20]
 800912a:	0a1b      	lsrs	r3, r3, #8
 800912c:	f003 0301 	and.w	r3, r3, #1
 8009130:	2b00      	cmp	r3, #0
 8009132:	d010      	beq.n	8009156 <HAL_FMPI2C_ER_IRQHandler+0x46>
      (FMPI2C_CHECK_IT_SOURCE(itsources, FMPI2C_IT_ERRI) != RESET))
 8009134:	693b      	ldr	r3, [r7, #16]
 8009136:	09db      	lsrs	r3, r3, #7
 8009138:	f003 0301 	and.w	r3, r3, #1
  if ((FMPI2C_CHECK_FLAG(itflags, FMPI2C_FLAG_BERR) != RESET) && \
 800913c:	2b00      	cmp	r3, #0
 800913e:	d00a      	beq.n	8009156 <HAL_FMPI2C_ER_IRQHandler+0x46>
  {
    hfmpi2c->ErrorCode |= HAL_FMPI2C_ERROR_BERR;
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009144:	f043 0201 	orr.w	r2, r3, #1
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_FMPI2C_CLEAR_FLAG(hfmpi2c, FMPI2C_FLAG_BERR);
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009154:	61da      	str	r2, [r3, #28]
  }

  /* FMPI2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((FMPI2C_CHECK_FLAG(itflags, FMPI2C_FLAG_OVR) != RESET) && \
 8009156:	697b      	ldr	r3, [r7, #20]
 8009158:	0a9b      	lsrs	r3, r3, #10
 800915a:	f003 0301 	and.w	r3, r3, #1
 800915e:	2b00      	cmp	r3, #0
 8009160:	d010      	beq.n	8009184 <HAL_FMPI2C_ER_IRQHandler+0x74>
      (FMPI2C_CHECK_IT_SOURCE(itsources, FMPI2C_IT_ERRI) != RESET))
 8009162:	693b      	ldr	r3, [r7, #16]
 8009164:	09db      	lsrs	r3, r3, #7
 8009166:	f003 0301 	and.w	r3, r3, #1
  if ((FMPI2C_CHECK_FLAG(itflags, FMPI2C_FLAG_OVR) != RESET) && \
 800916a:	2b00      	cmp	r3, #0
 800916c:	d00a      	beq.n	8009184 <HAL_FMPI2C_ER_IRQHandler+0x74>
  {
    hfmpi2c->ErrorCode |= HAL_FMPI2C_ERROR_OVR;
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009172:	f043 0208 	orr.w	r2, r3, #8
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_FMPI2C_CLEAR_FLAG(hfmpi2c, FMPI2C_FLAG_OVR);
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	681b      	ldr	r3, [r3, #0]
 800917e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8009182:	61da      	str	r2, [r3, #28]
  }

  /* FMPI2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((FMPI2C_CHECK_FLAG(itflags, FMPI2C_FLAG_ARLO) != RESET) && \
 8009184:	697b      	ldr	r3, [r7, #20]
 8009186:	0a5b      	lsrs	r3, r3, #9
 8009188:	f003 0301 	and.w	r3, r3, #1
 800918c:	2b00      	cmp	r3, #0
 800918e:	d010      	beq.n	80091b2 <HAL_FMPI2C_ER_IRQHandler+0xa2>
      (FMPI2C_CHECK_IT_SOURCE(itsources, FMPI2C_IT_ERRI) != RESET))
 8009190:	693b      	ldr	r3, [r7, #16]
 8009192:	09db      	lsrs	r3, r3, #7
 8009194:	f003 0301 	and.w	r3, r3, #1
  if ((FMPI2C_CHECK_FLAG(itflags, FMPI2C_FLAG_ARLO) != RESET) && \
 8009198:	2b00      	cmp	r3, #0
 800919a:	d00a      	beq.n	80091b2 <HAL_FMPI2C_ER_IRQHandler+0xa2>
  {
    hfmpi2c->ErrorCode |= HAL_FMPI2C_ERROR_ARLO;
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80091a0:	f043 0202 	orr.w	r2, r3, #2
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_FMPI2C_CLEAR_FLAG(hfmpi2c, FMPI2C_FLAG_ARLO);
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	681b      	ldr	r3, [r3, #0]
 80091ac:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80091b0:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hfmpi2c->ErrorCode, misra rule */
  tmperror = hfmpi2c->ErrorCode;
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80091b6:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_FMPI2C_ERROR_BERR | HAL_FMPI2C_ERROR_OVR | HAL_FMPI2C_ERROR_ARLO)) !=  HAL_FMPI2C_ERROR_NONE)
 80091b8:	68fb      	ldr	r3, [r7, #12]
 80091ba:	f003 030b 	and.w	r3, r3, #11
 80091be:	2b00      	cmp	r3, #0
 80091c0:	d003      	beq.n	80091ca <HAL_FMPI2C_ER_IRQHandler+0xba>
  {
    FMPI2C_ITError(hfmpi2c, tmperror);
 80091c2:	68f9      	ldr	r1, [r7, #12]
 80091c4:	6878      	ldr	r0, [r7, #4]
 80091c6:	f001 fbaf 	bl	800a928 <FMPI2C_ITError>
  }
}
 80091ca:	bf00      	nop
 80091cc:	3718      	adds	r7, #24
 80091ce:	46bd      	mov	sp, r7
 80091d0:	bd80      	pop	{r7, pc}

080091d2 <HAL_FMPI2C_MasterTxCpltCallback>:
  * @param  hfmpi2c Pointer to a FMPI2C_HandleTypeDef structure that contains
  *                the configuration information for the specified FMPI2C.
  * @retval None
  */
__weak void HAL_FMPI2C_MasterTxCpltCallback(FMPI2C_HandleTypeDef *hfmpi2c)
{
 80091d2:	b480      	push	{r7}
 80091d4:	b083      	sub	sp, #12
 80091d6:	af00      	add	r7, sp, #0
 80091d8:	6078      	str	r0, [r7, #4]
  UNUSED(hfmpi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_FMPI2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 80091da:	bf00      	nop
 80091dc:	370c      	adds	r7, #12
 80091de:	46bd      	mov	sp, r7
 80091e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091e4:	4770      	bx	lr

080091e6 <HAL_FMPI2C_MasterRxCpltCallback>:
  * @param  hfmpi2c Pointer to a FMPI2C_HandleTypeDef structure that contains
  *                the configuration information for the specified FMPI2C.
  * @retval None
  */
__weak void HAL_FMPI2C_MasterRxCpltCallback(FMPI2C_HandleTypeDef *hfmpi2c)
{
 80091e6:	b480      	push	{r7}
 80091e8:	b083      	sub	sp, #12
 80091ea:	af00      	add	r7, sp, #0
 80091ec:	6078      	str	r0, [r7, #4]
  UNUSED(hfmpi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_FMPI2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 80091ee:	bf00      	nop
 80091f0:	370c      	adds	r7, #12
 80091f2:	46bd      	mov	sp, r7
 80091f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091f8:	4770      	bx	lr

080091fa <HAL_FMPI2C_SlaveTxCpltCallback>:
  * @param  hfmpi2c Pointer to a FMPI2C_HandleTypeDef structure that contains
  *                the configuration information for the specified FMPI2C.
  * @retval None
  */
__weak void HAL_FMPI2C_SlaveTxCpltCallback(FMPI2C_HandleTypeDef *hfmpi2c)
{
 80091fa:	b480      	push	{r7}
 80091fc:	b083      	sub	sp, #12
 80091fe:	af00      	add	r7, sp, #0
 8009200:	6078      	str	r0, [r7, #4]
  UNUSED(hfmpi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_FMPI2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8009202:	bf00      	nop
 8009204:	370c      	adds	r7, #12
 8009206:	46bd      	mov	sp, r7
 8009208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800920c:	4770      	bx	lr

0800920e <HAL_FMPI2C_SlaveRxCpltCallback>:
  * @param  hfmpi2c Pointer to a FMPI2C_HandleTypeDef structure that contains
  *                the configuration information for the specified FMPI2C.
  * @retval None
  */
__weak void HAL_FMPI2C_SlaveRxCpltCallback(FMPI2C_HandleTypeDef *hfmpi2c)
{
 800920e:	b480      	push	{r7}
 8009210:	b083      	sub	sp, #12
 8009212:	af00      	add	r7, sp, #0
 8009214:	6078      	str	r0, [r7, #4]
  UNUSED(hfmpi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_FMPI2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8009216:	bf00      	nop
 8009218:	370c      	adds	r7, #12
 800921a:	46bd      	mov	sp, r7
 800921c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009220:	4770      	bx	lr

08009222 <HAL_FMPI2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref FMPI2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_FMPI2C_AddrCallback(FMPI2C_HandleTypeDef *hfmpi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8009222:	b480      	push	{r7}
 8009224:	b083      	sub	sp, #12
 8009226:	af00      	add	r7, sp, #0
 8009228:	6078      	str	r0, [r7, #4]
 800922a:	460b      	mov	r3, r1
 800922c:	70fb      	strb	r3, [r7, #3]
 800922e:	4613      	mov	r3, r2
 8009230:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_FMPI2C_AddrCallback() could be implemented in the user file
   */
}
 8009232:	bf00      	nop
 8009234:	370c      	adds	r7, #12
 8009236:	46bd      	mov	sp, r7
 8009238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800923c:	4770      	bx	lr

0800923e <HAL_FMPI2C_ListenCpltCallback>:
  * @param  hfmpi2c Pointer to a FMPI2C_HandleTypeDef structure that contains
  *                the configuration information for the specified FMPI2C.
  * @retval None
  */
__weak void HAL_FMPI2C_ListenCpltCallback(FMPI2C_HandleTypeDef *hfmpi2c)
{
 800923e:	b480      	push	{r7}
 8009240:	b083      	sub	sp, #12
 8009242:	af00      	add	r7, sp, #0
 8009244:	6078      	str	r0, [r7, #4]
  UNUSED(hfmpi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_FMPI2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8009246:	bf00      	nop
 8009248:	370c      	adds	r7, #12
 800924a:	46bd      	mov	sp, r7
 800924c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009250:	4770      	bx	lr

08009252 <HAL_FMPI2C_MemTxCpltCallback>:
  * @param  hfmpi2c Pointer to a FMPI2C_HandleTypeDef structure that contains
  *                the configuration information for the specified FMPI2C.
  * @retval None
  */
__weak void HAL_FMPI2C_MemTxCpltCallback(FMPI2C_HandleTypeDef *hfmpi2c)
{
 8009252:	b480      	push	{r7}
 8009254:	b083      	sub	sp, #12
 8009256:	af00      	add	r7, sp, #0
 8009258:	6078      	str	r0, [r7, #4]
  UNUSED(hfmpi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_FMPI2C_MemTxCpltCallback could be implemented in the user file
   */
}
 800925a:	bf00      	nop
 800925c:	370c      	adds	r7, #12
 800925e:	46bd      	mov	sp, r7
 8009260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009264:	4770      	bx	lr

08009266 <HAL_FMPI2C_MemRxCpltCallback>:
  * @param  hfmpi2c Pointer to a FMPI2C_HandleTypeDef structure that contains
  *                the configuration information for the specified FMPI2C.
  * @retval None
  */
__weak void HAL_FMPI2C_MemRxCpltCallback(FMPI2C_HandleTypeDef *hfmpi2c)
{
 8009266:	b480      	push	{r7}
 8009268:	b083      	sub	sp, #12
 800926a:	af00      	add	r7, sp, #0
 800926c:	6078      	str	r0, [r7, #4]
  UNUSED(hfmpi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_FMPI2C_MemRxCpltCallback could be implemented in the user file
   */
}
 800926e:	bf00      	nop
 8009270:	370c      	adds	r7, #12
 8009272:	46bd      	mov	sp, r7
 8009274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009278:	4770      	bx	lr

0800927a <HAL_FMPI2C_ErrorCallback>:
  * @param  hfmpi2c Pointer to a FMPI2C_HandleTypeDef structure that contains
  *                the configuration information for the specified FMPI2C.
  * @retval None
  */
__weak void HAL_FMPI2C_ErrorCallback(FMPI2C_HandleTypeDef *hfmpi2c)
{
 800927a:	b480      	push	{r7}
 800927c:	b083      	sub	sp, #12
 800927e:	af00      	add	r7, sp, #0
 8009280:	6078      	str	r0, [r7, #4]
  UNUSED(hfmpi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_FMPI2C_ErrorCallback could be implemented in the user file
   */
}
 8009282:	bf00      	nop
 8009284:	370c      	adds	r7, #12
 8009286:	46bd      	mov	sp, r7
 8009288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800928c:	4770      	bx	lr

0800928e <HAL_FMPI2C_AbortCpltCallback>:
  * @param  hfmpi2c Pointer to a FMPI2C_HandleTypeDef structure that contains
  *                the configuration information for the specified FMPI2C.
  * @retval None
  */
__weak void HAL_FMPI2C_AbortCpltCallback(FMPI2C_HandleTypeDef *hfmpi2c)
{
 800928e:	b480      	push	{r7}
 8009290:	b083      	sub	sp, #12
 8009292:	af00      	add	r7, sp, #0
 8009294:	6078      	str	r0, [r7, #4]
  UNUSED(hfmpi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_FMPI2C_AbortCpltCallback could be implemented in the user file
   */
}
 8009296:	bf00      	nop
 8009298:	370c      	adds	r7, #12
 800929a:	46bd      	mov	sp, r7
 800929c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092a0:	4770      	bx	lr

080092a2 <HAL_FMPI2C_GetState>:
  * @param  hfmpi2c Pointer to a FMPI2C_HandleTypeDef structure that contains
  *                the configuration information for the specified FMPI2C.
  * @retval HAL state
  */
HAL_FMPI2C_StateTypeDef HAL_FMPI2C_GetState(const FMPI2C_HandleTypeDef *hfmpi2c)
{
 80092a2:	b480      	push	{r7}
 80092a4:	b083      	sub	sp, #12
 80092a6:	af00      	add	r7, sp, #0
 80092a8:	6078      	str	r0, [r7, #4]
  /* Return FMPI2C handle state */
  return hfmpi2c->State;
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80092b0:	b2db      	uxtb	r3, r3
}
 80092b2:	4618      	mov	r0, r3
 80092b4:	370c      	adds	r7, #12
 80092b6:	46bd      	mov	sp, r7
 80092b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092bc:	4770      	bx	lr

080092be <HAL_FMPI2C_GetMode>:
  * @param  hfmpi2c Pointer to a FMPI2C_HandleTypeDef structure that contains
  *         the configuration information for FMPI2C module
  * @retval HAL mode
  */
HAL_FMPI2C_ModeTypeDef HAL_FMPI2C_GetMode(const FMPI2C_HandleTypeDef *hfmpi2c)
{
 80092be:	b480      	push	{r7}
 80092c0:	b083      	sub	sp, #12
 80092c2:	af00      	add	r7, sp, #0
 80092c4:	6078      	str	r0, [r7, #4]
  return hfmpi2c->Mode;
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80092cc:	b2db      	uxtb	r3, r3
}
 80092ce:	4618      	mov	r0, r3
 80092d0:	370c      	adds	r7, #12
 80092d2:	46bd      	mov	sp, r7
 80092d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092d8:	4770      	bx	lr

080092da <HAL_FMPI2C_GetError>:
  * @param  hfmpi2c Pointer to a FMPI2C_HandleTypeDef structure that contains
  *              the configuration information for the specified FMPI2C.
  * @retval FMPI2C Error Code
  */
uint32_t HAL_FMPI2C_GetError(const FMPI2C_HandleTypeDef *hfmpi2c)
{
 80092da:	b480      	push	{r7}
 80092dc:	b083      	sub	sp, #12
 80092de:	af00      	add	r7, sp, #0
 80092e0:	6078      	str	r0, [r7, #4]
  return hfmpi2c->ErrorCode;
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
}
 80092e6:	4618      	mov	r0, r3
 80092e8:	370c      	adds	r7, #12
 80092ea:	46bd      	mov	sp, r7
 80092ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092f0:	4770      	bx	lr

080092f2 <FMPI2C_Master_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef FMPI2C_Master_ISR_IT(struct __FMPI2C_HandleTypeDef *hfmpi2c, uint32_t ITFlags,
                                              uint32_t ITSources)
{
 80092f2:	b580      	push	{r7, lr}
 80092f4:	b088      	sub	sp, #32
 80092f6:	af02      	add	r7, sp, #8
 80092f8:	60f8      	str	r0, [r7, #12]
 80092fa:	60b9      	str	r1, [r7, #8]
 80092fc:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t tmpITFlags = ITFlags;
 80092fe:	68bb      	ldr	r3, [r7, #8]
 8009300:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hfmpi2c);
 8009302:	68fb      	ldr	r3, [r7, #12]
 8009304:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009308:	2b01      	cmp	r3, #1
 800930a:	d101      	bne.n	8009310 <FMPI2C_Master_ISR_IT+0x1e>
 800930c:	2302      	movs	r3, #2
 800930e:	e12e      	b.n	800956e <FMPI2C_Master_ISR_IT+0x27c>
 8009310:	68fb      	ldr	r3, [r7, #12]
 8009312:	2201      	movs	r2, #1
 8009314:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((FMPI2C_CHECK_FLAG(tmpITFlags, FMPI2C_FLAG_AF) != RESET) && \
 8009318:	697b      	ldr	r3, [r7, #20]
 800931a:	091b      	lsrs	r3, r3, #4
 800931c:	f003 0301 	and.w	r3, r3, #1
 8009320:	2b00      	cmp	r3, #0
 8009322:	d013      	beq.n	800934c <FMPI2C_Master_ISR_IT+0x5a>
      (FMPI2C_CHECK_IT_SOURCE(ITSources, FMPI2C_IT_NACKI) != RESET))
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	091b      	lsrs	r3, r3, #4
 8009328:	f003 0301 	and.w	r3, r3, #1
  if ((FMPI2C_CHECK_FLAG(tmpITFlags, FMPI2C_FLAG_AF) != RESET) && \
 800932c:	2b00      	cmp	r3, #0
 800932e:	d00d      	beq.n	800934c <FMPI2C_Master_ISR_IT+0x5a>
  {
    /* Clear NACK Flag */
    __HAL_FMPI2C_CLEAR_FLAG(hfmpi2c, FMPI2C_FLAG_AF);
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	2210      	movs	r2, #16
 8009336:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hfmpi2c->ErrorCode |= HAL_FMPI2C_ERROR_AF;
 8009338:	68fb      	ldr	r3, [r7, #12]
 800933a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800933c:	f043 0204 	orr.w	r2, r3, #4
 8009340:	68fb      	ldr	r3, [r7, #12]
 8009342:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Flush TX register */
    FMPI2C_Flush_TXDR(hfmpi2c);
 8009344:	68f8      	ldr	r0, [r7, #12]
 8009346:	f001 fc06 	bl	800ab56 <FMPI2C_Flush_TXDR>
 800934a:	e0fb      	b.n	8009544 <FMPI2C_Master_ISR_IT+0x252>
  }
  else if ((FMPI2C_CHECK_FLAG(tmpITFlags, FMPI2C_FLAG_RXNE) != RESET) && \
 800934c:	697b      	ldr	r3, [r7, #20]
 800934e:	089b      	lsrs	r3, r3, #2
 8009350:	f003 0301 	and.w	r3, r3, #1
 8009354:	2b00      	cmp	r3, #0
 8009356:	d023      	beq.n	80093a0 <FMPI2C_Master_ISR_IT+0xae>
           (FMPI2C_CHECK_IT_SOURCE(ITSources, FMPI2C_IT_RXI) != RESET))
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	089b      	lsrs	r3, r3, #2
 800935c:	f003 0301 	and.w	r3, r3, #1
  else if ((FMPI2C_CHECK_FLAG(tmpITFlags, FMPI2C_FLAG_RXNE) != RESET) && \
 8009360:	2b00      	cmp	r3, #0
 8009362:	d01d      	beq.n	80093a0 <FMPI2C_Master_ISR_IT+0xae>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~FMPI2C_FLAG_RXNE;
 8009364:	697b      	ldr	r3, [r7, #20]
 8009366:	f023 0304 	bic.w	r3, r3, #4
 800936a:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hfmpi2c->pBuffPtr = (uint8_t)hfmpi2c->Instance->RXDR;
 800936c:	68fb      	ldr	r3, [r7, #12]
 800936e:	681b      	ldr	r3, [r3, #0]
 8009370:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009372:	68fb      	ldr	r3, [r7, #12]
 8009374:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009376:	b2d2      	uxtb	r2, r2
 8009378:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hfmpi2c->pBuffPtr++;
 800937a:	68fb      	ldr	r3, [r7, #12]
 800937c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800937e:	1c5a      	adds	r2, r3, #1
 8009380:	68fb      	ldr	r3, [r7, #12]
 8009382:	625a      	str	r2, [r3, #36]	@ 0x24

    hfmpi2c->XferSize--;
 8009384:	68fb      	ldr	r3, [r7, #12]
 8009386:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009388:	3b01      	subs	r3, #1
 800938a:	b29a      	uxth	r2, r3
 800938c:	68fb      	ldr	r3, [r7, #12]
 800938e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hfmpi2c->XferCount--;
 8009390:	68fb      	ldr	r3, [r7, #12]
 8009392:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009394:	b29b      	uxth	r3, r3
 8009396:	3b01      	subs	r3, #1
 8009398:	b29a      	uxth	r2, r3
 800939a:	68fb      	ldr	r3, [r7, #12]
 800939c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800939e:	e0d1      	b.n	8009544 <FMPI2C_Master_ISR_IT+0x252>
  }
  else if ((FMPI2C_CHECK_FLAG(tmpITFlags, FMPI2C_FLAG_TC) == RESET) && \
 80093a0:	697b      	ldr	r3, [r7, #20]
 80093a2:	099b      	lsrs	r3, r3, #6
 80093a4:	f003 0301 	and.w	r3, r3, #1
 80093a8:	2b00      	cmp	r3, #0
 80093aa:	d12a      	bne.n	8009402 <FMPI2C_Master_ISR_IT+0x110>
           ((FMPI2C_CHECK_FLAG(tmpITFlags, FMPI2C_FLAG_TXIS) != RESET) && \
 80093ac:	697b      	ldr	r3, [r7, #20]
 80093ae:	085b      	lsrs	r3, r3, #1
 80093b0:	f003 0301 	and.w	r3, r3, #1
  else if ((FMPI2C_CHECK_FLAG(tmpITFlags, FMPI2C_FLAG_TC) == RESET) && \
 80093b4:	2b00      	cmp	r3, #0
 80093b6:	d024      	beq.n	8009402 <FMPI2C_Master_ISR_IT+0x110>
            (FMPI2C_CHECK_IT_SOURCE(ITSources, FMPI2C_IT_TXI) != RESET)))
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	085b      	lsrs	r3, r3, #1
 80093bc:	f003 0301 	and.w	r3, r3, #1
           ((FMPI2C_CHECK_FLAG(tmpITFlags, FMPI2C_FLAG_TXIS) != RESET) && \
 80093c0:	2b00      	cmp	r3, #0
 80093c2:	d01e      	beq.n	8009402 <FMPI2C_Master_ISR_IT+0x110>
  {
    /* Write data to TXDR */
    if (hfmpi2c->XferCount != 0U)
 80093c4:	68fb      	ldr	r3, [r7, #12]
 80093c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80093c8:	b29b      	uxth	r3, r3
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	f000 80ba 	beq.w	8009544 <FMPI2C_Master_ISR_IT+0x252>
    {
      /* Write data to TXDR */
      hfmpi2c->Instance->TXDR = *hfmpi2c->pBuffPtr;
 80093d0:	68fb      	ldr	r3, [r7, #12]
 80093d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80093d4:	781a      	ldrb	r2, [r3, #0]
 80093d6:	68fb      	ldr	r3, [r7, #12]
 80093d8:	681b      	ldr	r3, [r3, #0]
 80093da:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hfmpi2c->pBuffPtr++;
 80093dc:	68fb      	ldr	r3, [r7, #12]
 80093de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80093e0:	1c5a      	adds	r2, r3, #1
 80093e2:	68fb      	ldr	r3, [r7, #12]
 80093e4:	625a      	str	r2, [r3, #36]	@ 0x24

      hfmpi2c->XferSize--;
 80093e6:	68fb      	ldr	r3, [r7, #12]
 80093e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80093ea:	3b01      	subs	r3, #1
 80093ec:	b29a      	uxth	r2, r3
 80093ee:	68fb      	ldr	r3, [r7, #12]
 80093f0:	851a      	strh	r2, [r3, #40]	@ 0x28
      hfmpi2c->XferCount--;
 80093f2:	68fb      	ldr	r3, [r7, #12]
 80093f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80093f6:	b29b      	uxth	r3, r3
 80093f8:	3b01      	subs	r3, #1
 80093fa:	b29a      	uxth	r2, r3
 80093fc:	68fb      	ldr	r3, [r7, #12]
 80093fe:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hfmpi2c->XferCount != 0U)
 8009400:	e0a0      	b.n	8009544 <FMPI2C_Master_ISR_IT+0x252>
    }
  }
  else if ((FMPI2C_CHECK_FLAG(tmpITFlags, FMPI2C_FLAG_TCR) != RESET) && \
 8009402:	697b      	ldr	r3, [r7, #20]
 8009404:	09db      	lsrs	r3, r3, #7
 8009406:	f003 0301 	and.w	r3, r3, #1
 800940a:	2b00      	cmp	r3, #0
 800940c:	d06b      	beq.n	80094e6 <FMPI2C_Master_ISR_IT+0x1f4>
           (FMPI2C_CHECK_IT_SOURCE(ITSources, FMPI2C_IT_TCI) != RESET))
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	099b      	lsrs	r3, r3, #6
 8009412:	f003 0301 	and.w	r3, r3, #1
  else if ((FMPI2C_CHECK_FLAG(tmpITFlags, FMPI2C_FLAG_TCR) != RESET) && \
 8009416:	2b00      	cmp	r3, #0
 8009418:	d065      	beq.n	80094e6 <FMPI2C_Master_ISR_IT+0x1f4>
  {
    if ((hfmpi2c->XferCount != 0U) && (hfmpi2c->XferSize == 0U))
 800941a:	68fb      	ldr	r3, [r7, #12]
 800941c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800941e:	b29b      	uxth	r3, r3
 8009420:	2b00      	cmp	r3, #0
 8009422:	d04e      	beq.n	80094c2 <FMPI2C_Master_ISR_IT+0x1d0>
 8009424:	68fb      	ldr	r3, [r7, #12]
 8009426:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009428:	2b00      	cmp	r3, #0
 800942a:	d14a      	bne.n	80094c2 <FMPI2C_Master_ISR_IT+0x1d0>
    {
      devaddress = (uint16_t)(hfmpi2c->Instance->CR2 & FMPI2C_CR2_SADD);
 800942c:	68fb      	ldr	r3, [r7, #12]
 800942e:	681b      	ldr	r3, [r3, #0]
 8009430:	685b      	ldr	r3, [r3, #4]
 8009432:	b29b      	uxth	r3, r3
 8009434:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009438:	827b      	strh	r3, [r7, #18]

      if (hfmpi2c->XferCount > MAX_NBYTE_SIZE)
 800943a:	68fb      	ldr	r3, [r7, #12]
 800943c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800943e:	b29b      	uxth	r3, r3
 8009440:	2bff      	cmp	r3, #255	@ 0xff
 8009442:	d91c      	bls.n	800947e <FMPI2C_Master_ISR_IT+0x18c>
      {
        /* Errata workaround 170323 */
        if (FMPI2C_GET_DIR(hfmpi2c) == FMPI2C_DIRECTION_RECEIVE)
 8009444:	68fb      	ldr	r3, [r7, #12]
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	699b      	ldr	r3, [r3, #24]
 800944a:	0c1b      	lsrs	r3, r3, #16
 800944c:	b2db      	uxtb	r3, r3
 800944e:	f003 0301 	and.w	r3, r3, #1
 8009452:	b2db      	uxtb	r3, r3
 8009454:	2b01      	cmp	r3, #1
 8009456:	d103      	bne.n	8009460 <FMPI2C_Master_ISR_IT+0x16e>
        {
          hfmpi2c->XferSize = 1U;
 8009458:	68fb      	ldr	r3, [r7, #12]
 800945a:	2201      	movs	r2, #1
 800945c:	851a      	strh	r2, [r3, #40]	@ 0x28
 800945e:	e002      	b.n	8009466 <FMPI2C_Master_ISR_IT+0x174>
        }
        else
        {
          hfmpi2c->XferSize = MAX_NBYTE_SIZE;
 8009460:	68fb      	ldr	r3, [r7, #12]
 8009462:	22ff      	movs	r2, #255	@ 0xff
 8009464:	851a      	strh	r2, [r3, #40]	@ 0x28
        }
        FMPI2C_TransferConfig(hfmpi2c, devaddress, (uint8_t)hfmpi2c->XferSize, FMPI2C_RELOAD_MODE, FMPI2C_NO_STARTSTOP);
 8009466:	68fb      	ldr	r3, [r7, #12]
 8009468:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800946a:	b2da      	uxtb	r2, r3
 800946c:	8a79      	ldrh	r1, [r7, #18]
 800946e:	2300      	movs	r3, #0
 8009470:	9300      	str	r3, [sp, #0]
 8009472:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009476:	68f8      	ldr	r0, [r7, #12]
 8009478:	f001 ff20 	bl	800b2bc <FMPI2C_TransferConfig>
      if (hfmpi2c->XferCount > MAX_NBYTE_SIZE)
 800947c:	e032      	b.n	80094e4 <FMPI2C_Master_ISR_IT+0x1f2>
      }
      else
      {
        hfmpi2c->XferSize = hfmpi2c->XferCount;
 800947e:	68fb      	ldr	r3, [r7, #12]
 8009480:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009482:	b29a      	uxth	r2, r3
 8009484:	68fb      	ldr	r3, [r7, #12]
 8009486:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hfmpi2c->XferOptions != FMPI2C_NO_OPTION_FRAME)
 8009488:	68fb      	ldr	r3, [r7, #12]
 800948a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800948c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8009490:	d00b      	beq.n	80094aa <FMPI2C_Master_ISR_IT+0x1b8>
        {
          FMPI2C_TransferConfig(hfmpi2c, devaddress, (uint8_t)hfmpi2c->XferSize,
 8009492:	68fb      	ldr	r3, [r7, #12]
 8009494:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009496:	b2da      	uxtb	r2, r3
                                hfmpi2c->XferOptions, FMPI2C_NO_STARTSTOP);
 8009498:	68fb      	ldr	r3, [r7, #12]
 800949a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          FMPI2C_TransferConfig(hfmpi2c, devaddress, (uint8_t)hfmpi2c->XferSize,
 800949c:	8a79      	ldrh	r1, [r7, #18]
 800949e:	2000      	movs	r0, #0
 80094a0:	9000      	str	r0, [sp, #0]
 80094a2:	68f8      	ldr	r0, [r7, #12]
 80094a4:	f001 ff0a 	bl	800b2bc <FMPI2C_TransferConfig>
      if (hfmpi2c->XferCount > MAX_NBYTE_SIZE)
 80094a8:	e01c      	b.n	80094e4 <FMPI2C_Master_ISR_IT+0x1f2>
        }
        else
        {
          FMPI2C_TransferConfig(hfmpi2c, devaddress, (uint8_t)hfmpi2c->XferSize,
 80094aa:	68fb      	ldr	r3, [r7, #12]
 80094ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80094ae:	b2da      	uxtb	r2, r3
 80094b0:	8a79      	ldrh	r1, [r7, #18]
 80094b2:	2300      	movs	r3, #0
 80094b4:	9300      	str	r3, [sp, #0]
 80094b6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80094ba:	68f8      	ldr	r0, [r7, #12]
 80094bc:	f001 fefe 	bl	800b2bc <FMPI2C_TransferConfig>
      if (hfmpi2c->XferCount > MAX_NBYTE_SIZE)
 80094c0:	e010      	b.n	80094e4 <FMPI2C_Master_ISR_IT+0x1f2>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (FMPI2C_GET_STOP_MODE(hfmpi2c) != FMPI2C_AUTOEND_MODE)
 80094c2:	68fb      	ldr	r3, [r7, #12]
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	685b      	ldr	r3, [r3, #4]
 80094c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80094cc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80094d0:	d003      	beq.n	80094da <FMPI2C_Master_ISR_IT+0x1e8>
      {
        /* Call FMPI2C Master Sequential complete process */
        FMPI2C_ITMasterSeqCplt(hfmpi2c);
 80094d2:	68f8      	ldr	r0, [r7, #12]
 80094d4:	f000 ff02 	bl	800a2dc <FMPI2C_ITMasterSeqCplt>
    if ((hfmpi2c->XferCount != 0U) && (hfmpi2c->XferSize == 0U))
 80094d8:	e034      	b.n	8009544 <FMPI2C_Master_ISR_IT+0x252>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        FMPI2C_ITError(hfmpi2c, HAL_FMPI2C_ERROR_SIZE);
 80094da:	2140      	movs	r1, #64	@ 0x40
 80094dc:	68f8      	ldr	r0, [r7, #12]
 80094de:	f001 fa23 	bl	800a928 <FMPI2C_ITError>
    if ((hfmpi2c->XferCount != 0U) && (hfmpi2c->XferSize == 0U))
 80094e2:	e02f      	b.n	8009544 <FMPI2C_Master_ISR_IT+0x252>
 80094e4:	e02e      	b.n	8009544 <FMPI2C_Master_ISR_IT+0x252>
      }
    }
  }
  else if ((FMPI2C_CHECK_FLAG(tmpITFlags, FMPI2C_FLAG_TC) != RESET) && \
 80094e6:	697b      	ldr	r3, [r7, #20]
 80094e8:	099b      	lsrs	r3, r3, #6
 80094ea:	f003 0301 	and.w	r3, r3, #1
 80094ee:	2b00      	cmp	r3, #0
 80094f0:	d028      	beq.n	8009544 <FMPI2C_Master_ISR_IT+0x252>
           (FMPI2C_CHECK_IT_SOURCE(ITSources, FMPI2C_IT_TCI) != RESET))
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	099b      	lsrs	r3, r3, #6
 80094f6:	f003 0301 	and.w	r3, r3, #1
  else if ((FMPI2C_CHECK_FLAG(tmpITFlags, FMPI2C_FLAG_TC) != RESET) && \
 80094fa:	2b00      	cmp	r3, #0
 80094fc:	d022      	beq.n	8009544 <FMPI2C_Master_ISR_IT+0x252>
  {
    if (hfmpi2c->XferCount == 0U)
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009502:	b29b      	uxth	r3, r3
 8009504:	2b00      	cmp	r3, #0
 8009506:	d119      	bne.n	800953c <FMPI2C_Master_ISR_IT+0x24a>
    {
      if (FMPI2C_GET_STOP_MODE(hfmpi2c) != FMPI2C_AUTOEND_MODE)
 8009508:	68fb      	ldr	r3, [r7, #12]
 800950a:	681b      	ldr	r3, [r3, #0]
 800950c:	685b      	ldr	r3, [r3, #4]
 800950e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009512:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009516:	d015      	beq.n	8009544 <FMPI2C_Master_ISR_IT+0x252>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hfmpi2c->XferOptions == FMPI2C_NO_OPTION_FRAME)
 8009518:	68fb      	ldr	r3, [r7, #12]
 800951a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800951c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8009520:	d108      	bne.n	8009534 <FMPI2C_Master_ISR_IT+0x242>
        {
          /* Generate Stop */
          hfmpi2c->Instance->CR2 |= FMPI2C_CR2_STOP;
 8009522:	68fb      	ldr	r3, [r7, #12]
 8009524:	681b      	ldr	r3, [r3, #0]
 8009526:	685a      	ldr	r2, [r3, #4]
 8009528:	68fb      	ldr	r3, [r7, #12]
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009530:	605a      	str	r2, [r3, #4]
 8009532:	e007      	b.n	8009544 <FMPI2C_Master_ISR_IT+0x252>
        }
        else
        {
          /* Call FMPI2C Master Sequential complete process */
          FMPI2C_ITMasterSeqCplt(hfmpi2c);
 8009534:	68f8      	ldr	r0, [r7, #12]
 8009536:	f000 fed1 	bl	800a2dc <FMPI2C_ITMasterSeqCplt>
 800953a:	e003      	b.n	8009544 <FMPI2C_Master_ISR_IT+0x252>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      FMPI2C_ITError(hfmpi2c, HAL_FMPI2C_ERROR_SIZE);
 800953c:	2140      	movs	r1, #64	@ 0x40
 800953e:	68f8      	ldr	r0, [r7, #12]
 8009540:	f001 f9f2 	bl	800a928 <FMPI2C_ITError>
  else
  {
    /* Nothing to do */
  }

  if ((FMPI2C_CHECK_FLAG(tmpITFlags, FMPI2C_FLAG_STOPF) != RESET) && \
 8009544:	697b      	ldr	r3, [r7, #20]
 8009546:	095b      	lsrs	r3, r3, #5
 8009548:	f003 0301 	and.w	r3, r3, #1
 800954c:	2b00      	cmp	r3, #0
 800954e:	d009      	beq.n	8009564 <FMPI2C_Master_ISR_IT+0x272>
      (FMPI2C_CHECK_IT_SOURCE(ITSources, FMPI2C_IT_STOPI) != RESET))
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	095b      	lsrs	r3, r3, #5
 8009554:	f003 0301 	and.w	r3, r3, #1
  if ((FMPI2C_CHECK_FLAG(tmpITFlags, FMPI2C_FLAG_STOPF) != RESET) && \
 8009558:	2b00      	cmp	r3, #0
 800955a:	d003      	beq.n	8009564 <FMPI2C_Master_ISR_IT+0x272>
  {
    /* Call FMPI2C Master complete process */
    FMPI2C_ITMasterCplt(hfmpi2c, tmpITFlags);
 800955c:	6979      	ldr	r1, [r7, #20]
 800955e:	68f8      	ldr	r0, [r7, #12]
 8009560:	f000 ff58 	bl	800a414 <FMPI2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hfmpi2c);
 8009564:	68fb      	ldr	r3, [r7, #12]
 8009566:	2200      	movs	r2, #0
 8009568:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800956c:	2300      	movs	r3, #0
}
 800956e:	4618      	mov	r0, r3
 8009570:	3718      	adds	r7, #24
 8009572:	46bd      	mov	sp, r7
 8009574:	bd80      	pop	{r7, pc}
	...

08009578 <FMPI2C_Mem_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef FMPI2C_Mem_ISR_IT(struct __FMPI2C_HandleTypeDef *hfmpi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8009578:	b580      	push	{r7, lr}
 800957a:	b088      	sub	sp, #32
 800957c:	af02      	add	r7, sp, #8
 800957e:	60f8      	str	r0, [r7, #12]
 8009580:	60b9      	str	r1, [r7, #8]
 8009582:	607a      	str	r2, [r7, #4]
  uint32_t direction = FMPI2C_GENERATE_START_WRITE;
 8009584:	4b8c      	ldr	r3, [pc, #560]	@ (80097b8 <FMPI2C_Mem_ISR_IT+0x240>)
 8009586:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8009588:	68bb      	ldr	r3, [r7, #8]
 800958a:	613b      	str	r3, [r7, #16]

  /* Process Locked */
  __HAL_LOCK(hfmpi2c);
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009592:	2b01      	cmp	r3, #1
 8009594:	d101      	bne.n	800959a <FMPI2C_Mem_ISR_IT+0x22>
 8009596:	2302      	movs	r3, #2
 8009598:	e139      	b.n	800980e <FMPI2C_Mem_ISR_IT+0x296>
 800959a:	68fb      	ldr	r3, [r7, #12]
 800959c:	2201      	movs	r2, #1
 800959e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((FMPI2C_CHECK_FLAG(tmpITFlags, FMPI2C_FLAG_AF) != RESET) && \
 80095a2:	693b      	ldr	r3, [r7, #16]
 80095a4:	091b      	lsrs	r3, r3, #4
 80095a6:	f003 0301 	and.w	r3, r3, #1
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	d013      	beq.n	80095d6 <FMPI2C_Mem_ISR_IT+0x5e>
      (FMPI2C_CHECK_IT_SOURCE(ITSources, FMPI2C_IT_NACKI) != RESET))
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	091b      	lsrs	r3, r3, #4
 80095b2:	f003 0301 	and.w	r3, r3, #1
  if ((FMPI2C_CHECK_FLAG(tmpITFlags, FMPI2C_FLAG_AF) != RESET) && \
 80095b6:	2b00      	cmp	r3, #0
 80095b8:	d00d      	beq.n	80095d6 <FMPI2C_Mem_ISR_IT+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_FMPI2C_CLEAR_FLAG(hfmpi2c, FMPI2C_FLAG_AF);
 80095ba:	68fb      	ldr	r3, [r7, #12]
 80095bc:	681b      	ldr	r3, [r3, #0]
 80095be:	2210      	movs	r2, #16
 80095c0:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hfmpi2c->ErrorCode |= HAL_FMPI2C_ERROR_AF;
 80095c2:	68fb      	ldr	r3, [r7, #12]
 80095c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80095c6:	f043 0204 	orr.w	r2, r3, #4
 80095ca:	68fb      	ldr	r3, [r7, #12]
 80095cc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Flush TX register */
    FMPI2C_Flush_TXDR(hfmpi2c);
 80095ce:	68f8      	ldr	r0, [r7, #12]
 80095d0:	f001 fac1 	bl	800ab56 <FMPI2C_Flush_TXDR>
 80095d4:	e106      	b.n	80097e4 <FMPI2C_Mem_ISR_IT+0x26c>
  }
  else if ((FMPI2C_CHECK_FLAG(tmpITFlags, FMPI2C_FLAG_RXNE) != RESET) && \
 80095d6:	693b      	ldr	r3, [r7, #16]
 80095d8:	089b      	lsrs	r3, r3, #2
 80095da:	f003 0301 	and.w	r3, r3, #1
 80095de:	2b00      	cmp	r3, #0
 80095e0:	d023      	beq.n	800962a <FMPI2C_Mem_ISR_IT+0xb2>
           (FMPI2C_CHECK_IT_SOURCE(ITSources, FMPI2C_IT_RXI) != RESET))
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	089b      	lsrs	r3, r3, #2
 80095e6:	f003 0301 	and.w	r3, r3, #1
  else if ((FMPI2C_CHECK_FLAG(tmpITFlags, FMPI2C_FLAG_RXNE) != RESET) && \
 80095ea:	2b00      	cmp	r3, #0
 80095ec:	d01d      	beq.n	800962a <FMPI2C_Mem_ISR_IT+0xb2>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~FMPI2C_FLAG_RXNE;
 80095ee:	693b      	ldr	r3, [r7, #16]
 80095f0:	f023 0304 	bic.w	r3, r3, #4
 80095f4:	613b      	str	r3, [r7, #16]

    /* Read data from RXDR */
    *hfmpi2c->pBuffPtr = (uint8_t)hfmpi2c->Instance->RXDR;
 80095f6:	68fb      	ldr	r3, [r7, #12]
 80095f8:	681b      	ldr	r3, [r3, #0]
 80095fa:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80095fc:	68fb      	ldr	r3, [r7, #12]
 80095fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009600:	b2d2      	uxtb	r2, r2
 8009602:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hfmpi2c->pBuffPtr++;
 8009604:	68fb      	ldr	r3, [r7, #12]
 8009606:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009608:	1c5a      	adds	r2, r3, #1
 800960a:	68fb      	ldr	r3, [r7, #12]
 800960c:	625a      	str	r2, [r3, #36]	@ 0x24

    hfmpi2c->XferSize--;
 800960e:	68fb      	ldr	r3, [r7, #12]
 8009610:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009612:	3b01      	subs	r3, #1
 8009614:	b29a      	uxth	r2, r3
 8009616:	68fb      	ldr	r3, [r7, #12]
 8009618:	851a      	strh	r2, [r3, #40]	@ 0x28
    hfmpi2c->XferCount--;
 800961a:	68fb      	ldr	r3, [r7, #12]
 800961c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800961e:	b29b      	uxth	r3, r3
 8009620:	3b01      	subs	r3, #1
 8009622:	b29a      	uxth	r2, r3
 8009624:	68fb      	ldr	r3, [r7, #12]
 8009626:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8009628:	e0dc      	b.n	80097e4 <FMPI2C_Mem_ISR_IT+0x26c>
  }
  else if ((FMPI2C_CHECK_FLAG(tmpITFlags, FMPI2C_FLAG_TXIS) != RESET) && \
 800962a:	693b      	ldr	r3, [r7, #16]
 800962c:	085b      	lsrs	r3, r3, #1
 800962e:	f003 0301 	and.w	r3, r3, #1
 8009632:	2b00      	cmp	r3, #0
 8009634:	d02d      	beq.n	8009692 <FMPI2C_Mem_ISR_IT+0x11a>
           (FMPI2C_CHECK_IT_SOURCE(ITSources, FMPI2C_IT_TXI) != RESET))
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	085b      	lsrs	r3, r3, #1
 800963a:	f003 0301 	and.w	r3, r3, #1
  else if ((FMPI2C_CHECK_FLAG(tmpITFlags, FMPI2C_FLAG_TXIS) != RESET) && \
 800963e:	2b00      	cmp	r3, #0
 8009640:	d027      	beq.n	8009692 <FMPI2C_Mem_ISR_IT+0x11a>
  {
    if (hfmpi2c->Memaddress == 0xFFFFFFFFU)
 8009642:	68fb      	ldr	r3, [r7, #12]
 8009644:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009646:	f1b3 3fff 	cmp.w	r3, #4294967295
 800964a:	d118      	bne.n	800967e <FMPI2C_Mem_ISR_IT+0x106>
    {
      /* Write data to TXDR */
      hfmpi2c->Instance->TXDR = *hfmpi2c->pBuffPtr;
 800964c:	68fb      	ldr	r3, [r7, #12]
 800964e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009650:	781a      	ldrb	r2, [r3, #0]
 8009652:	68fb      	ldr	r3, [r7, #12]
 8009654:	681b      	ldr	r3, [r3, #0]
 8009656:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hfmpi2c->pBuffPtr++;
 8009658:	68fb      	ldr	r3, [r7, #12]
 800965a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800965c:	1c5a      	adds	r2, r3, #1
 800965e:	68fb      	ldr	r3, [r7, #12]
 8009660:	625a      	str	r2, [r3, #36]	@ 0x24

      hfmpi2c->XferSize--;
 8009662:	68fb      	ldr	r3, [r7, #12]
 8009664:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009666:	3b01      	subs	r3, #1
 8009668:	b29a      	uxth	r2, r3
 800966a:	68fb      	ldr	r3, [r7, #12]
 800966c:	851a      	strh	r2, [r3, #40]	@ 0x28
      hfmpi2c->XferCount--;
 800966e:	68fb      	ldr	r3, [r7, #12]
 8009670:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009672:	b29b      	uxth	r3, r3
 8009674:	3b01      	subs	r3, #1
 8009676:	b29a      	uxth	r2, r3
 8009678:	68fb      	ldr	r3, [r7, #12]
 800967a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hfmpi2c->Memaddress == 0xFFFFFFFFU)
 800967c:	e0b2      	b.n	80097e4 <FMPI2C_Mem_ISR_IT+0x26c>
    }
    else
    {
      /* Write LSB part of Memory Address */
      hfmpi2c->Instance->TXDR = hfmpi2c->Memaddress;
 800967e:	68fb      	ldr	r3, [r7, #12]
 8009680:	681b      	ldr	r3, [r3, #0]
 8009682:	68fa      	ldr	r2, [r7, #12]
 8009684:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8009686:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Reset Memaddress content */
      hfmpi2c->Memaddress = 0xFFFFFFFFU;
 8009688:	68fb      	ldr	r3, [r7, #12]
 800968a:	f04f 32ff 	mov.w	r2, #4294967295
 800968e:	651a      	str	r2, [r3, #80]	@ 0x50
    if (hfmpi2c->Memaddress == 0xFFFFFFFFU)
 8009690:	e0a8      	b.n	80097e4 <FMPI2C_Mem_ISR_IT+0x26c>
    }
  }
  else if ((FMPI2C_CHECK_FLAG(tmpITFlags, FMPI2C_FLAG_TCR) != RESET) && \
 8009692:	693b      	ldr	r3, [r7, #16]
 8009694:	09db      	lsrs	r3, r3, #7
 8009696:	f003 0301 	and.w	r3, r3, #1
 800969a:	2b00      	cmp	r3, #0
 800969c:	d04b      	beq.n	8009736 <FMPI2C_Mem_ISR_IT+0x1be>
           (FMPI2C_CHECK_IT_SOURCE(ITSources, FMPI2C_IT_TCI) != RESET))
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	099b      	lsrs	r3, r3, #6
 80096a2:	f003 0301 	and.w	r3, r3, #1
  else if ((FMPI2C_CHECK_FLAG(tmpITFlags, FMPI2C_FLAG_TCR) != RESET) && \
 80096a6:	2b00      	cmp	r3, #0
 80096a8:	d045      	beq.n	8009736 <FMPI2C_Mem_ISR_IT+0x1be>
  {
    if ((hfmpi2c->XferCount != 0U) && (hfmpi2c->XferSize == 0U))
 80096aa:	68fb      	ldr	r3, [r7, #12]
 80096ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80096ae:	b29b      	uxth	r3, r3
 80096b0:	2b00      	cmp	r3, #0
 80096b2:	d03a      	beq.n	800972a <FMPI2C_Mem_ISR_IT+0x1b2>
 80096b4:	68fb      	ldr	r3, [r7, #12]
 80096b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80096b8:	2b00      	cmp	r3, #0
 80096ba:	d136      	bne.n	800972a <FMPI2C_Mem_ISR_IT+0x1b2>
    {
      if (hfmpi2c->XferCount > MAX_NBYTE_SIZE)
 80096bc:	68fb      	ldr	r3, [r7, #12]
 80096be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80096c0:	b29b      	uxth	r3, r3
 80096c2:	2bff      	cmp	r3, #255	@ 0xff
 80096c4:	d91e      	bls.n	8009704 <FMPI2C_Mem_ISR_IT+0x18c>
      {
        /* Errata workaround 170323 */
        if (FMPI2C_GET_DIR(hfmpi2c) == FMPI2C_DIRECTION_RECEIVE)
 80096c6:	68fb      	ldr	r3, [r7, #12]
 80096c8:	681b      	ldr	r3, [r3, #0]
 80096ca:	699b      	ldr	r3, [r3, #24]
 80096cc:	0c1b      	lsrs	r3, r3, #16
 80096ce:	b2db      	uxtb	r3, r3
 80096d0:	f003 0301 	and.w	r3, r3, #1
 80096d4:	b2db      	uxtb	r3, r3
 80096d6:	2b01      	cmp	r3, #1
 80096d8:	d103      	bne.n	80096e2 <FMPI2C_Mem_ISR_IT+0x16a>
        {
          hfmpi2c->XferSize = 1U;
 80096da:	68fb      	ldr	r3, [r7, #12]
 80096dc:	2201      	movs	r2, #1
 80096de:	851a      	strh	r2, [r3, #40]	@ 0x28
 80096e0:	e002      	b.n	80096e8 <FMPI2C_Mem_ISR_IT+0x170>
        }
        else
        {
          hfmpi2c->XferSize = MAX_NBYTE_SIZE;
 80096e2:	68fb      	ldr	r3, [r7, #12]
 80096e4:	22ff      	movs	r2, #255	@ 0xff
 80096e6:	851a      	strh	r2, [r3, #40]	@ 0x28
        }
        FMPI2C_TransferConfig(hfmpi2c, (uint16_t)hfmpi2c->Devaddress, (uint8_t)hfmpi2c->XferSize,
 80096e8:	68fb      	ldr	r3, [r7, #12]
 80096ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80096ec:	b299      	uxth	r1, r3
 80096ee:	68fb      	ldr	r3, [r7, #12]
 80096f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80096f2:	b2da      	uxtb	r2, r3
 80096f4:	2300      	movs	r3, #0
 80096f6:	9300      	str	r3, [sp, #0]
 80096f8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80096fc:	68f8      	ldr	r0, [r7, #12]
 80096fe:	f001 fddd 	bl	800b2bc <FMPI2C_TransferConfig>
      if (hfmpi2c->XferCount > MAX_NBYTE_SIZE)
 8009702:	e017      	b.n	8009734 <FMPI2C_Mem_ISR_IT+0x1bc>
                              FMPI2C_RELOAD_MODE, FMPI2C_NO_STARTSTOP);
      }
      else
      {
        hfmpi2c->XferSize = hfmpi2c->XferCount;
 8009704:	68fb      	ldr	r3, [r7, #12]
 8009706:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009708:	b29a      	uxth	r2, r3
 800970a:	68fb      	ldr	r3, [r7, #12]
 800970c:	851a      	strh	r2, [r3, #40]	@ 0x28
        FMPI2C_TransferConfig(hfmpi2c, (uint16_t)hfmpi2c->Devaddress, (uint8_t)hfmpi2c->XferSize,
 800970e:	68fb      	ldr	r3, [r7, #12]
 8009710:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009712:	b299      	uxth	r1, r3
 8009714:	68fb      	ldr	r3, [r7, #12]
 8009716:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009718:	b2da      	uxtb	r2, r3
 800971a:	2300      	movs	r3, #0
 800971c:	9300      	str	r3, [sp, #0]
 800971e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009722:	68f8      	ldr	r0, [r7, #12]
 8009724:	f001 fdca 	bl	800b2bc <FMPI2C_TransferConfig>
      if (hfmpi2c->XferCount > MAX_NBYTE_SIZE)
 8009728:	e004      	b.n	8009734 <FMPI2C_Mem_ISR_IT+0x1bc>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      FMPI2C_ITError(hfmpi2c, HAL_FMPI2C_ERROR_SIZE);
 800972a:	2140      	movs	r1, #64	@ 0x40
 800972c:	68f8      	ldr	r0, [r7, #12]
 800972e:	f001 f8fb 	bl	800a928 <FMPI2C_ITError>
    if ((hfmpi2c->XferCount != 0U) && (hfmpi2c->XferSize == 0U))
 8009732:	e057      	b.n	80097e4 <FMPI2C_Mem_ISR_IT+0x26c>
 8009734:	e056      	b.n	80097e4 <FMPI2C_Mem_ISR_IT+0x26c>
    }
  }
  else if ((FMPI2C_CHECK_FLAG(tmpITFlags, FMPI2C_FLAG_TC) != RESET) && \
 8009736:	693b      	ldr	r3, [r7, #16]
 8009738:	099b      	lsrs	r3, r3, #6
 800973a:	f003 0301 	and.w	r3, r3, #1
 800973e:	2b00      	cmp	r3, #0
 8009740:	d050      	beq.n	80097e4 <FMPI2C_Mem_ISR_IT+0x26c>
           (FMPI2C_CHECK_IT_SOURCE(ITSources, FMPI2C_IT_TCI) != RESET))
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	099b      	lsrs	r3, r3, #6
 8009746:	f003 0301 	and.w	r3, r3, #1
  else if ((FMPI2C_CHECK_FLAG(tmpITFlags, FMPI2C_FLAG_TC) != RESET) && \
 800974a:	2b00      	cmp	r3, #0
 800974c:	d04a      	beq.n	80097e4 <FMPI2C_Mem_ISR_IT+0x26c>
  {
    /* Disable Interrupt related to address step */
    FMPI2C_Disable_IRQ(hfmpi2c, FMPI2C_XFER_TX_IT);
 800974e:	2101      	movs	r1, #1
 8009750:	68f8      	ldr	r0, [r7, #12]
 8009752:	f001 fe69 	bl	800b428 <FMPI2C_Disable_IRQ>

    /* Enable ERR, TC, STOP, NACK and RXI interrupts */
    FMPI2C_Enable_IRQ(hfmpi2c, FMPI2C_XFER_RX_IT);
 8009756:	2102      	movs	r1, #2
 8009758:	68f8      	ldr	r0, [r7, #12]
 800975a:	f001 fde1 	bl	800b320 <FMPI2C_Enable_IRQ>

    if (hfmpi2c->State == HAL_FMPI2C_STATE_BUSY_RX)
 800975e:	68fb      	ldr	r3, [r7, #12]
 8009760:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009764:	b2db      	uxtb	r3, r3
 8009766:	2b22      	cmp	r3, #34	@ 0x22
 8009768:	d101      	bne.n	800976e <FMPI2C_Mem_ISR_IT+0x1f6>
    {
      direction = FMPI2C_GENERATE_START_READ;
 800976a:	4b14      	ldr	r3, [pc, #80]	@ (80097bc <FMPI2C_Mem_ISR_IT+0x244>)
 800976c:	617b      	str	r3, [r7, #20]
    }

    if (hfmpi2c->XferCount > MAX_NBYTE_SIZE)
 800976e:	68fb      	ldr	r3, [r7, #12]
 8009770:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009772:	b29b      	uxth	r3, r3
 8009774:	2bff      	cmp	r3, #255	@ 0xff
 8009776:	d923      	bls.n	80097c0 <FMPI2C_Mem_ISR_IT+0x248>
    {
      /* Errata workaround 170323 */
      if (FMPI2C_GET_DIR(hfmpi2c) == FMPI2C_DIRECTION_RECEIVE)
 8009778:	68fb      	ldr	r3, [r7, #12]
 800977a:	681b      	ldr	r3, [r3, #0]
 800977c:	699b      	ldr	r3, [r3, #24]
 800977e:	0c1b      	lsrs	r3, r3, #16
 8009780:	b2db      	uxtb	r3, r3
 8009782:	f003 0301 	and.w	r3, r3, #1
 8009786:	b2db      	uxtb	r3, r3
 8009788:	2b01      	cmp	r3, #1
 800978a:	d103      	bne.n	8009794 <FMPI2C_Mem_ISR_IT+0x21c>
      {
        hfmpi2c->XferSize = 1U;
 800978c:	68fb      	ldr	r3, [r7, #12]
 800978e:	2201      	movs	r2, #1
 8009790:	851a      	strh	r2, [r3, #40]	@ 0x28
 8009792:	e002      	b.n	800979a <FMPI2C_Mem_ISR_IT+0x222>
      }
      else
      {
        hfmpi2c->XferSize = MAX_NBYTE_SIZE;
 8009794:	68fb      	ldr	r3, [r7, #12]
 8009796:	22ff      	movs	r2, #255	@ 0xff
 8009798:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Set NBYTES to write and reload if hfmpi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      FMPI2C_TransferConfig(hfmpi2c, (uint16_t)hfmpi2c->Devaddress, (uint8_t)hfmpi2c->XferSize,
 800979a:	68fb      	ldr	r3, [r7, #12]
 800979c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800979e:	b299      	uxth	r1, r3
 80097a0:	68fb      	ldr	r3, [r7, #12]
 80097a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80097a4:	b2da      	uxtb	r2, r3
 80097a6:	697b      	ldr	r3, [r7, #20]
 80097a8:	9300      	str	r3, [sp, #0]
 80097aa:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80097ae:	68f8      	ldr	r0, [r7, #12]
 80097b0:	f001 fd84 	bl	800b2bc <FMPI2C_TransferConfig>
 80097b4:	e016      	b.n	80097e4 <FMPI2C_Mem_ISR_IT+0x26c>
 80097b6:	bf00      	nop
 80097b8:	80002000 	.word	0x80002000
 80097bc:	80002400 	.word	0x80002400
                            FMPI2C_RELOAD_MODE, direction);
    }
    else
    {
      hfmpi2c->XferSize = hfmpi2c->XferCount;
 80097c0:	68fb      	ldr	r3, [r7, #12]
 80097c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80097c4:	b29a      	uxth	r2, r3
 80097c6:	68fb      	ldr	r3, [r7, #12]
 80097c8:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and generate RESTART */
      FMPI2C_TransferConfig(hfmpi2c, (uint16_t)hfmpi2c->Devaddress, (uint8_t)hfmpi2c->XferSize,
 80097ca:	68fb      	ldr	r3, [r7, #12]
 80097cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80097ce:	b299      	uxth	r1, r3
 80097d0:	68fb      	ldr	r3, [r7, #12]
 80097d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80097d4:	b2da      	uxtb	r2, r3
 80097d6:	697b      	ldr	r3, [r7, #20]
 80097d8:	9300      	str	r3, [sp, #0]
 80097da:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80097de:	68f8      	ldr	r0, [r7, #12]
 80097e0:	f001 fd6c 	bl	800b2bc <FMPI2C_TransferConfig>
  else
  {
    /* Nothing to do */
  }

  if ((FMPI2C_CHECK_FLAG(tmpITFlags, FMPI2C_FLAG_STOPF) != RESET) && \
 80097e4:	693b      	ldr	r3, [r7, #16]
 80097e6:	095b      	lsrs	r3, r3, #5
 80097e8:	f003 0301 	and.w	r3, r3, #1
 80097ec:	2b00      	cmp	r3, #0
 80097ee:	d009      	beq.n	8009804 <FMPI2C_Mem_ISR_IT+0x28c>
      (FMPI2C_CHECK_IT_SOURCE(ITSources, FMPI2C_IT_STOPI) != RESET))
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	095b      	lsrs	r3, r3, #5
 80097f4:	f003 0301 	and.w	r3, r3, #1
  if ((FMPI2C_CHECK_FLAG(tmpITFlags, FMPI2C_FLAG_STOPF) != RESET) && \
 80097f8:	2b00      	cmp	r3, #0
 80097fa:	d003      	beq.n	8009804 <FMPI2C_Mem_ISR_IT+0x28c>
  {
    /* Call FMPI2C Master complete process */
    FMPI2C_ITMasterCplt(hfmpi2c, tmpITFlags);
 80097fc:	6939      	ldr	r1, [r7, #16]
 80097fe:	68f8      	ldr	r0, [r7, #12]
 8009800:	f000 fe08 	bl	800a414 <FMPI2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hfmpi2c);
 8009804:	68fb      	ldr	r3, [r7, #12]
 8009806:	2200      	movs	r2, #0
 8009808:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800980c:	2300      	movs	r3, #0
}
 800980e:	4618      	mov	r0, r3
 8009810:	3718      	adds	r7, #24
 8009812:	46bd      	mov	sp, r7
 8009814:	bd80      	pop	{r7, pc}
 8009816:	bf00      	nop

08009818 <FMPI2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef FMPI2C_Slave_ISR_IT(struct __FMPI2C_HandleTypeDef *hfmpi2c, uint32_t ITFlags,
                                             uint32_t ITSources)
{
 8009818:	b580      	push	{r7, lr}
 800981a:	b086      	sub	sp, #24
 800981c:	af00      	add	r7, sp, #0
 800981e:	60f8      	str	r0, [r7, #12]
 8009820:	60b9      	str	r1, [r7, #8]
 8009822:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hfmpi2c->XferOptions;
 8009824:	68fb      	ldr	r3, [r7, #12]
 8009826:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009828:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 800982a:	68bb      	ldr	r3, [r7, #8]
 800982c:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hfmpi2c);
 800982e:	68fb      	ldr	r3, [r7, #12]
 8009830:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009834:	2b01      	cmp	r3, #1
 8009836:	d101      	bne.n	800983c <FMPI2C_Slave_ISR_IT+0x24>
 8009838:	2302      	movs	r3, #2
 800983a:	e0ed      	b.n	8009a18 <FMPI2C_Slave_ISR_IT+0x200>
 800983c:	68fb      	ldr	r3, [r7, #12]
 800983e:	2201      	movs	r2, #1
 8009840:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((FMPI2C_CHECK_FLAG(tmpITFlags, FMPI2C_FLAG_STOPF) != RESET) && \
 8009844:	693b      	ldr	r3, [r7, #16]
 8009846:	095b      	lsrs	r3, r3, #5
 8009848:	f003 0301 	and.w	r3, r3, #1
 800984c:	2b00      	cmp	r3, #0
 800984e:	d00a      	beq.n	8009866 <FMPI2C_Slave_ISR_IT+0x4e>
      (FMPI2C_CHECK_IT_SOURCE(ITSources, FMPI2C_IT_STOPI) != RESET))
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	095b      	lsrs	r3, r3, #5
 8009854:	f003 0301 	and.w	r3, r3, #1
  if ((FMPI2C_CHECK_FLAG(tmpITFlags, FMPI2C_FLAG_STOPF) != RESET) && \
 8009858:	2b00      	cmp	r3, #0
 800985a:	d004      	beq.n	8009866 <FMPI2C_Slave_ISR_IT+0x4e>
  {
    /* Call FMPI2C Slave complete process */
    FMPI2C_ITSlaveCplt(hfmpi2c, tmpITFlags);
 800985c:	6939      	ldr	r1, [r7, #16]
 800985e:	68f8      	ldr	r0, [r7, #12]
 8009860:	f000 fea2 	bl	800a5a8 <FMPI2C_ITSlaveCplt>
 8009864:	e0d3      	b.n	8009a0e <FMPI2C_Slave_ISR_IT+0x1f6>
  }
  else if ((FMPI2C_CHECK_FLAG(tmpITFlags, FMPI2C_FLAG_AF) != RESET) && \
 8009866:	693b      	ldr	r3, [r7, #16]
 8009868:	091b      	lsrs	r3, r3, #4
 800986a:	f003 0301 	and.w	r3, r3, #1
 800986e:	2b00      	cmp	r3, #0
 8009870:	d04d      	beq.n	800990e <FMPI2C_Slave_ISR_IT+0xf6>
           (FMPI2C_CHECK_IT_SOURCE(ITSources, FMPI2C_IT_NACKI) != RESET))
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	091b      	lsrs	r3, r3, #4
 8009876:	f003 0301 	and.w	r3, r3, #1
  else if ((FMPI2C_CHECK_FLAG(tmpITFlags, FMPI2C_FLAG_AF) != RESET) && \
 800987a:	2b00      	cmp	r3, #0
 800987c:	d047      	beq.n	800990e <FMPI2C_Slave_ISR_IT+0xf6>
  {
    /* Check that FMPI2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hfmpi2c->XferCount == 0U)
 800987e:	68fb      	ldr	r3, [r7, #12]
 8009880:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009882:	b29b      	uxth	r3, r3
 8009884:	2b00      	cmp	r3, #0
 8009886:	d128      	bne.n	80098da <FMPI2C_Slave_ISR_IT+0xc2>
    {
      if ((hfmpi2c->State == HAL_FMPI2C_STATE_LISTEN) && (tmpoptions == FMPI2C_FIRST_AND_LAST_FRAME))
 8009888:	68fb      	ldr	r3, [r7, #12]
 800988a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800988e:	b2db      	uxtb	r3, r3
 8009890:	2b28      	cmp	r3, #40	@ 0x28
 8009892:	d108      	bne.n	80098a6 <FMPI2C_Slave_ISR_IT+0x8e>
 8009894:	697b      	ldr	r3, [r7, #20]
 8009896:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800989a:	d104      	bne.n	80098a6 <FMPI2C_Slave_ISR_IT+0x8e>
        /* Same action must be done for (tmpoptions == FMPI2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call FMPI2C Listen complete process */
        FMPI2C_ITListenCplt(hfmpi2c, tmpITFlags);
 800989c:	6939      	ldr	r1, [r7, #16]
 800989e:	68f8      	ldr	r0, [r7, #12]
 80098a0:	f000 ffec 	bl	800a87c <FMPI2C_ITListenCplt>
 80098a4:	e032      	b.n	800990c <FMPI2C_Slave_ISR_IT+0xf4>
      }
      else if ((hfmpi2c->State == HAL_FMPI2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != FMPI2C_NO_OPTION_FRAME))
 80098a6:	68fb      	ldr	r3, [r7, #12]
 80098a8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80098ac:	b2db      	uxtb	r3, r3
 80098ae:	2b29      	cmp	r3, #41	@ 0x29
 80098b0:	d10e      	bne.n	80098d0 <FMPI2C_Slave_ISR_IT+0xb8>
 80098b2:	697b      	ldr	r3, [r7, #20]
 80098b4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80098b8:	d00a      	beq.n	80098d0 <FMPI2C_Slave_ISR_IT+0xb8>
      {
        /* Clear NACK Flag */
        __HAL_FMPI2C_CLEAR_FLAG(hfmpi2c, FMPI2C_FLAG_AF);
 80098ba:	68fb      	ldr	r3, [r7, #12]
 80098bc:	681b      	ldr	r3, [r3, #0]
 80098be:	2210      	movs	r2, #16
 80098c0:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        FMPI2C_Flush_TXDR(hfmpi2c);
 80098c2:	68f8      	ldr	r0, [r7, #12]
 80098c4:	f001 f947 	bl	800ab56 <FMPI2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call FMPI2C Slave Sequential complete process */
        FMPI2C_ITSlaveSeqCplt(hfmpi2c);
 80098c8:	68f8      	ldr	r0, [r7, #12]
 80098ca:	f000 fd44 	bl	800a356 <FMPI2C_ITSlaveSeqCplt>
 80098ce:	e01d      	b.n	800990c <FMPI2C_Slave_ISR_IT+0xf4>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_FMPI2C_CLEAR_FLAG(hfmpi2c, FMPI2C_FLAG_AF);
 80098d0:	68fb      	ldr	r3, [r7, #12]
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	2210      	movs	r2, #16
 80098d6:	61da      	str	r2, [r3, #28]
    if (hfmpi2c->XferCount == 0U)
 80098d8:	e096      	b.n	8009a08 <FMPI2C_Slave_ISR_IT+0x1f0>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_FMPI2C_CLEAR_FLAG(hfmpi2c, FMPI2C_FLAG_AF);
 80098da:	68fb      	ldr	r3, [r7, #12]
 80098dc:	681b      	ldr	r3, [r3, #0]
 80098de:	2210      	movs	r2, #16
 80098e0:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hfmpi2c->ErrorCode |= HAL_FMPI2C_ERROR_AF;
 80098e2:	68fb      	ldr	r3, [r7, #12]
 80098e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80098e6:	f043 0204 	orr.w	r2, r3, #4
 80098ea:	68fb      	ldr	r3, [r7, #12]
 80098ec:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == FMPI2C_FIRST_FRAME) || (tmpoptions == FMPI2C_NEXT_FRAME))
 80098ee:	697b      	ldr	r3, [r7, #20]
 80098f0:	2b00      	cmp	r3, #0
 80098f2:	d004      	beq.n	80098fe <FMPI2C_Slave_ISR_IT+0xe6>
 80098f4:	697b      	ldr	r3, [r7, #20]
 80098f6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80098fa:	f040 8085 	bne.w	8009a08 <FMPI2C_Slave_ISR_IT+0x1f0>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        FMPI2C_ITError(hfmpi2c, hfmpi2c->ErrorCode);
 80098fe:	68fb      	ldr	r3, [r7, #12]
 8009900:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009902:	4619      	mov	r1, r3
 8009904:	68f8      	ldr	r0, [r7, #12]
 8009906:	f001 f80f 	bl	800a928 <FMPI2C_ITError>
    if (hfmpi2c->XferCount == 0U)
 800990a:	e07d      	b.n	8009a08 <FMPI2C_Slave_ISR_IT+0x1f0>
 800990c:	e07c      	b.n	8009a08 <FMPI2C_Slave_ISR_IT+0x1f0>
      }
    }
  }
  else if ((FMPI2C_CHECK_FLAG(tmpITFlags, FMPI2C_FLAG_RXNE) != RESET) && \
 800990e:	693b      	ldr	r3, [r7, #16]
 8009910:	089b      	lsrs	r3, r3, #2
 8009912:	f003 0301 	and.w	r3, r3, #1
 8009916:	2b00      	cmp	r3, #0
 8009918:	d030      	beq.n	800997c <FMPI2C_Slave_ISR_IT+0x164>
           (FMPI2C_CHECK_IT_SOURCE(ITSources, FMPI2C_IT_RXI) != RESET))
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	089b      	lsrs	r3, r3, #2
 800991e:	f003 0301 	and.w	r3, r3, #1
  else if ((FMPI2C_CHECK_FLAG(tmpITFlags, FMPI2C_FLAG_RXNE) != RESET) && \
 8009922:	2b00      	cmp	r3, #0
 8009924:	d02a      	beq.n	800997c <FMPI2C_Slave_ISR_IT+0x164>
  {
    if (hfmpi2c->XferCount > 0U)
 8009926:	68fb      	ldr	r3, [r7, #12]
 8009928:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800992a:	b29b      	uxth	r3, r3
 800992c:	2b00      	cmp	r3, #0
 800992e:	d018      	beq.n	8009962 <FMPI2C_Slave_ISR_IT+0x14a>
    {
      /* Read data from RXDR */
      *hfmpi2c->pBuffPtr = (uint8_t)hfmpi2c->Instance->RXDR;
 8009930:	68fb      	ldr	r3, [r7, #12]
 8009932:	681b      	ldr	r3, [r3, #0]
 8009934:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009936:	68fb      	ldr	r3, [r7, #12]
 8009938:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800993a:	b2d2      	uxtb	r2, r2
 800993c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hfmpi2c->pBuffPtr++;
 800993e:	68fb      	ldr	r3, [r7, #12]
 8009940:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009942:	1c5a      	adds	r2, r3, #1
 8009944:	68fb      	ldr	r3, [r7, #12]
 8009946:	625a      	str	r2, [r3, #36]	@ 0x24

      hfmpi2c->XferSize--;
 8009948:	68fb      	ldr	r3, [r7, #12]
 800994a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800994c:	3b01      	subs	r3, #1
 800994e:	b29a      	uxth	r2, r3
 8009950:	68fb      	ldr	r3, [r7, #12]
 8009952:	851a      	strh	r2, [r3, #40]	@ 0x28
      hfmpi2c->XferCount--;
 8009954:	68fb      	ldr	r3, [r7, #12]
 8009956:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009958:	b29b      	uxth	r3, r3
 800995a:	3b01      	subs	r3, #1
 800995c:	b29a      	uxth	r2, r3
 800995e:	68fb      	ldr	r3, [r7, #12]
 8009960:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hfmpi2c->XferCount == 0U) && \
 8009962:	68fb      	ldr	r3, [r7, #12]
 8009964:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009966:	b29b      	uxth	r3, r3
 8009968:	2b00      	cmp	r3, #0
 800996a:	d14f      	bne.n	8009a0c <FMPI2C_Slave_ISR_IT+0x1f4>
 800996c:	697b      	ldr	r3, [r7, #20]
 800996e:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8009972:	d04b      	beq.n	8009a0c <FMPI2C_Slave_ISR_IT+0x1f4>
        (tmpoptions != FMPI2C_NO_OPTION_FRAME))
    {
      /* Call FMPI2C Slave Sequential complete process */
      FMPI2C_ITSlaveSeqCplt(hfmpi2c);
 8009974:	68f8      	ldr	r0, [r7, #12]
 8009976:	f000 fcee 	bl	800a356 <FMPI2C_ITSlaveSeqCplt>
    if ((hfmpi2c->XferCount == 0U) && \
 800997a:	e047      	b.n	8009a0c <FMPI2C_Slave_ISR_IT+0x1f4>
    }
  }
  else if ((FMPI2C_CHECK_FLAG(tmpITFlags, FMPI2C_FLAG_ADDR) != RESET) && \
 800997c:	693b      	ldr	r3, [r7, #16]
 800997e:	08db      	lsrs	r3, r3, #3
 8009980:	f003 0301 	and.w	r3, r3, #1
 8009984:	2b00      	cmp	r3, #0
 8009986:	d00a      	beq.n	800999e <FMPI2C_Slave_ISR_IT+0x186>
           (FMPI2C_CHECK_IT_SOURCE(ITSources, FMPI2C_IT_ADDRI) != RESET))
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	08db      	lsrs	r3, r3, #3
 800998c:	f003 0301 	and.w	r3, r3, #1
  else if ((FMPI2C_CHECK_FLAG(tmpITFlags, FMPI2C_FLAG_ADDR) != RESET) && \
 8009990:	2b00      	cmp	r3, #0
 8009992:	d004      	beq.n	800999e <FMPI2C_Slave_ISR_IT+0x186>
  {
    FMPI2C_ITAddrCplt(hfmpi2c, tmpITFlags);
 8009994:	6939      	ldr	r1, [r7, #16]
 8009996:	68f8      	ldr	r0, [r7, #12]
 8009998:	f000 fc1c 	bl	800a1d4 <FMPI2C_ITAddrCplt>
 800999c:	e037      	b.n	8009a0e <FMPI2C_Slave_ISR_IT+0x1f6>
  }
  else if ((FMPI2C_CHECK_FLAG(tmpITFlags, FMPI2C_FLAG_TXIS) != RESET) && \
 800999e:	693b      	ldr	r3, [r7, #16]
 80099a0:	085b      	lsrs	r3, r3, #1
 80099a2:	f003 0301 	and.w	r3, r3, #1
 80099a6:	2b00      	cmp	r3, #0
 80099a8:	d031      	beq.n	8009a0e <FMPI2C_Slave_ISR_IT+0x1f6>
           (FMPI2C_CHECK_IT_SOURCE(ITSources, FMPI2C_IT_TXI) != RESET))
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	085b      	lsrs	r3, r3, #1
 80099ae:	f003 0301 	and.w	r3, r3, #1
  else if ((FMPI2C_CHECK_FLAG(tmpITFlags, FMPI2C_FLAG_TXIS) != RESET) && \
 80099b2:	2b00      	cmp	r3, #0
 80099b4:	d02b      	beq.n	8009a0e <FMPI2C_Slave_ISR_IT+0x1f6>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hfmpi2c->XferCount > 0U)
 80099b6:	68fb      	ldr	r3, [r7, #12]
 80099b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80099ba:	b29b      	uxth	r3, r3
 80099bc:	2b00      	cmp	r3, #0
 80099be:	d018      	beq.n	80099f2 <FMPI2C_Slave_ISR_IT+0x1da>
    {
      /* Write data to TXDR */
      hfmpi2c->Instance->TXDR = *hfmpi2c->pBuffPtr;
 80099c0:	68fb      	ldr	r3, [r7, #12]
 80099c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80099c4:	781a      	ldrb	r2, [r3, #0]
 80099c6:	68fb      	ldr	r3, [r7, #12]
 80099c8:	681b      	ldr	r3, [r3, #0]
 80099ca:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hfmpi2c->pBuffPtr++;
 80099cc:	68fb      	ldr	r3, [r7, #12]
 80099ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80099d0:	1c5a      	adds	r2, r3, #1
 80099d2:	68fb      	ldr	r3, [r7, #12]
 80099d4:	625a      	str	r2, [r3, #36]	@ 0x24

      hfmpi2c->XferCount--;
 80099d6:	68fb      	ldr	r3, [r7, #12]
 80099d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80099da:	b29b      	uxth	r3, r3
 80099dc:	3b01      	subs	r3, #1
 80099de:	b29a      	uxth	r2, r3
 80099e0:	68fb      	ldr	r3, [r7, #12]
 80099e2:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hfmpi2c->XferSize--;
 80099e4:	68fb      	ldr	r3, [r7, #12]
 80099e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80099e8:	3b01      	subs	r3, #1
 80099ea:	b29a      	uxth	r2, r3
 80099ec:	68fb      	ldr	r3, [r7, #12]
 80099ee:	851a      	strh	r2, [r3, #40]	@ 0x28
 80099f0:	e00d      	b.n	8009a0e <FMPI2C_Slave_ISR_IT+0x1f6>
    }
    else
    {
      if ((tmpoptions == FMPI2C_NEXT_FRAME) || (tmpoptions == FMPI2C_FIRST_FRAME))
 80099f2:	697b      	ldr	r3, [r7, #20]
 80099f4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80099f8:	d002      	beq.n	8009a00 <FMPI2C_Slave_ISR_IT+0x1e8>
 80099fa:	697b      	ldr	r3, [r7, #20]
 80099fc:	2b00      	cmp	r3, #0
 80099fe:	d106      	bne.n	8009a0e <FMPI2C_Slave_ISR_IT+0x1f6>
      {
        /* Last Byte is Transmitted */
        /* Call FMPI2C Slave Sequential complete process */
        FMPI2C_ITSlaveSeqCplt(hfmpi2c);
 8009a00:	68f8      	ldr	r0, [r7, #12]
 8009a02:	f000 fca8 	bl	800a356 <FMPI2C_ITSlaveSeqCplt>
 8009a06:	e002      	b.n	8009a0e <FMPI2C_Slave_ISR_IT+0x1f6>
    if (hfmpi2c->XferCount == 0U)
 8009a08:	bf00      	nop
 8009a0a:	e000      	b.n	8009a0e <FMPI2C_Slave_ISR_IT+0x1f6>
    if ((hfmpi2c->XferCount == 0U) && \
 8009a0c:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hfmpi2c);
 8009a0e:	68fb      	ldr	r3, [r7, #12]
 8009a10:	2200      	movs	r2, #0
 8009a12:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8009a16:	2300      	movs	r3, #0
}
 8009a18:	4618      	mov	r0, r3
 8009a1a:	3718      	adds	r7, #24
 8009a1c:	46bd      	mov	sp, r7
 8009a1e:	bd80      	pop	{r7, pc}

08009a20 <FMPI2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef FMPI2C_Master_ISR_DMA(struct __FMPI2C_HandleTypeDef *hfmpi2c, uint32_t ITFlags,
                                               uint32_t ITSources)
{
 8009a20:	b580      	push	{r7, lr}
 8009a22:	b088      	sub	sp, #32
 8009a24:	af02      	add	r7, sp, #8
 8009a26:	60f8      	str	r0, [r7, #12]
 8009a28:	60b9      	str	r1, [r7, #8]
 8009a2a:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hfmpi2c);
 8009a2c:	68fb      	ldr	r3, [r7, #12]
 8009a2e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009a32:	2b01      	cmp	r3, #1
 8009a34:	d101      	bne.n	8009a3a <FMPI2C_Master_ISR_DMA+0x1a>
 8009a36:	2302      	movs	r3, #2
 8009a38:	e0f0      	b.n	8009c1c <FMPI2C_Master_ISR_DMA+0x1fc>
 8009a3a:	68fb      	ldr	r3, [r7, #12]
 8009a3c:	2201      	movs	r2, #1
 8009a3e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((FMPI2C_CHECK_FLAG(ITFlags, FMPI2C_FLAG_AF) != RESET) && \
 8009a42:	68bb      	ldr	r3, [r7, #8]
 8009a44:	091b      	lsrs	r3, r3, #4
 8009a46:	f003 0301 	and.w	r3, r3, #1
 8009a4a:	2b00      	cmp	r3, #0
 8009a4c:	d017      	beq.n	8009a7e <FMPI2C_Master_ISR_DMA+0x5e>
      (FMPI2C_CHECK_IT_SOURCE(ITSources, FMPI2C_IT_NACKI) != RESET))
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	091b      	lsrs	r3, r3, #4
 8009a52:	f003 0301 	and.w	r3, r3, #1
  if ((FMPI2C_CHECK_FLAG(ITFlags, FMPI2C_FLAG_AF) != RESET) && \
 8009a56:	2b00      	cmp	r3, #0
 8009a58:	d011      	beq.n	8009a7e <FMPI2C_Master_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_FMPI2C_CLEAR_FLAG(hfmpi2c, FMPI2C_FLAG_AF);
 8009a5a:	68fb      	ldr	r3, [r7, #12]
 8009a5c:	681b      	ldr	r3, [r3, #0]
 8009a5e:	2210      	movs	r2, #16
 8009a60:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hfmpi2c->ErrorCode |= HAL_FMPI2C_ERROR_AF;
 8009a62:	68fb      	ldr	r3, [r7, #12]
 8009a64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009a66:	f043 0204 	orr.w	r2, r3, #4
 8009a6a:	68fb      	ldr	r3, [r7, #12]
 8009a6c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    FMPI2C_Enable_IRQ(hfmpi2c, FMPI2C_XFER_CPLT_IT);
 8009a6e:	2120      	movs	r1, #32
 8009a70:	68f8      	ldr	r0, [r7, #12]
 8009a72:	f001 fc55 	bl	800b320 <FMPI2C_Enable_IRQ>

    /* Flush TX register */
    FMPI2C_Flush_TXDR(hfmpi2c);
 8009a76:	68f8      	ldr	r0, [r7, #12]
 8009a78:	f001 f86d 	bl	800ab56 <FMPI2C_Flush_TXDR>
 8009a7c:	e0c9      	b.n	8009c12 <FMPI2C_Master_ISR_DMA+0x1f2>
  }
  else if ((FMPI2C_CHECK_FLAG(ITFlags, FMPI2C_FLAG_TCR) != RESET) && \
 8009a7e:	68bb      	ldr	r3, [r7, #8]
 8009a80:	09db      	lsrs	r3, r3, #7
 8009a82:	f003 0301 	and.w	r3, r3, #1
 8009a86:	2b00      	cmp	r3, #0
 8009a88:	f000 8081 	beq.w	8009b8e <FMPI2C_Master_ISR_DMA+0x16e>
           (FMPI2C_CHECK_IT_SOURCE(ITSources, FMPI2C_IT_TCI) != RESET))
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	099b      	lsrs	r3, r3, #6
 8009a90:	f003 0301 	and.w	r3, r3, #1
  else if ((FMPI2C_CHECK_FLAG(ITFlags, FMPI2C_FLAG_TCR) != RESET) && \
 8009a94:	2b00      	cmp	r3, #0
 8009a96:	d07a      	beq.n	8009b8e <FMPI2C_Master_ISR_DMA+0x16e>
  {
    /* Disable TC interrupt */
    __HAL_FMPI2C_DISABLE_IT(hfmpi2c, FMPI2C_IT_TCI);
 8009a98:	68fb      	ldr	r3, [r7, #12]
 8009a9a:	681b      	ldr	r3, [r3, #0]
 8009a9c:	681a      	ldr	r2, [r3, #0]
 8009a9e:	68fb      	ldr	r3, [r7, #12]
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009aa6:	601a      	str	r2, [r3, #0]

    if (hfmpi2c->XferCount != 0U)
 8009aa8:	68fb      	ldr	r3, [r7, #12]
 8009aaa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009aac:	b29b      	uxth	r3, r3
 8009aae:	2b00      	cmp	r3, #0
 8009ab0:	d05c      	beq.n	8009b6c <FMPI2C_Master_ISR_DMA+0x14c>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hfmpi2c->Instance->CR2 & FMPI2C_CR2_SADD);
 8009ab2:	68fb      	ldr	r3, [r7, #12]
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	685b      	ldr	r3, [r3, #4]
 8009ab8:	b29b      	uxth	r3, r3
 8009aba:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009abe:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hfmpi2c->XferCount > MAX_NBYTE_SIZE)
 8009ac0:	68fb      	ldr	r3, [r7, #12]
 8009ac2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009ac4:	b29b      	uxth	r3, r3
 8009ac6:	2bff      	cmp	r3, #255	@ 0xff
 8009ac8:	d914      	bls.n	8009af4 <FMPI2C_Master_ISR_DMA+0xd4>
      {
        /* Errata workaround 170323 */
        if (FMPI2C_GET_DIR(hfmpi2c) == FMPI2C_DIRECTION_RECEIVE)
 8009aca:	68fb      	ldr	r3, [r7, #12]
 8009acc:	681b      	ldr	r3, [r3, #0]
 8009ace:	699b      	ldr	r3, [r3, #24]
 8009ad0:	0c1b      	lsrs	r3, r3, #16
 8009ad2:	b2db      	uxtb	r3, r3
 8009ad4:	f003 0301 	and.w	r3, r3, #1
 8009ad8:	b2db      	uxtb	r3, r3
 8009ada:	2b01      	cmp	r3, #1
 8009adc:	d103      	bne.n	8009ae6 <FMPI2C_Master_ISR_DMA+0xc6>
        {
          hfmpi2c->XferSize = 1U;
 8009ade:	68fb      	ldr	r3, [r7, #12]
 8009ae0:	2201      	movs	r2, #1
 8009ae2:	851a      	strh	r2, [r3, #40]	@ 0x28
 8009ae4:	e002      	b.n	8009aec <FMPI2C_Master_ISR_DMA+0xcc>
        }
        else
        {
          hfmpi2c->XferSize = MAX_NBYTE_SIZE;
 8009ae6:	68fb      	ldr	r3, [r7, #12]
 8009ae8:	22ff      	movs	r2, #255	@ 0xff
 8009aea:	851a      	strh	r2, [r3, #40]	@ 0x28
        }
        xfermode = FMPI2C_RELOAD_MODE;
 8009aec:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009af0:	617b      	str	r3, [r7, #20]
 8009af2:	e010      	b.n	8009b16 <FMPI2C_Master_ISR_DMA+0xf6>
      }
      else
      {
        hfmpi2c->XferSize = hfmpi2c->XferCount;
 8009af4:	68fb      	ldr	r3, [r7, #12]
 8009af6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009af8:	b29a      	uxth	r2, r3
 8009afa:	68fb      	ldr	r3, [r7, #12]
 8009afc:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hfmpi2c->XferOptions != FMPI2C_NO_OPTION_FRAME)
 8009afe:	68fb      	ldr	r3, [r7, #12]
 8009b00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b02:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8009b06:	d003      	beq.n	8009b10 <FMPI2C_Master_ISR_DMA+0xf0>
        {
          xfermode = hfmpi2c->XferOptions;
 8009b08:	68fb      	ldr	r3, [r7, #12]
 8009b0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b0c:	617b      	str	r3, [r7, #20]
 8009b0e:	e002      	b.n	8009b16 <FMPI2C_Master_ISR_DMA+0xf6>
        }
        else
        {
          xfermode = FMPI2C_AUTOEND_MODE;
 8009b10:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009b14:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      FMPI2C_TransferConfig(hfmpi2c, devaddress, (uint8_t)hfmpi2c->XferSize, xfermode, FMPI2C_NO_STARTSTOP);
 8009b16:	68fb      	ldr	r3, [r7, #12]
 8009b18:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009b1a:	b2da      	uxtb	r2, r3
 8009b1c:	8a79      	ldrh	r1, [r7, #18]
 8009b1e:	2300      	movs	r3, #0
 8009b20:	9300      	str	r3, [sp, #0]
 8009b22:	697b      	ldr	r3, [r7, #20]
 8009b24:	68f8      	ldr	r0, [r7, #12]
 8009b26:	f001 fbc9 	bl	800b2bc <FMPI2C_TransferConfig>

      /* Update XferCount value */
      hfmpi2c->XferCount -= hfmpi2c->XferSize;
 8009b2a:	68fb      	ldr	r3, [r7, #12]
 8009b2c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009b2e:	b29a      	uxth	r2, r3
 8009b30:	68fb      	ldr	r3, [r7, #12]
 8009b32:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009b34:	1ad3      	subs	r3, r2, r3
 8009b36:	b29a      	uxth	r2, r3
 8009b38:	68fb      	ldr	r3, [r7, #12]
 8009b3a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hfmpi2c->State == HAL_FMPI2C_STATE_BUSY_RX)
 8009b3c:	68fb      	ldr	r3, [r7, #12]
 8009b3e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009b42:	b2db      	uxtb	r3, r3
 8009b44:	2b22      	cmp	r3, #34	@ 0x22
 8009b46:	d108      	bne.n	8009b5a <FMPI2C_Master_ISR_DMA+0x13a>
      {
        hfmpi2c->Instance->CR1 |= FMPI2C_CR1_RXDMAEN;
 8009b48:	68fb      	ldr	r3, [r7, #12]
 8009b4a:	681b      	ldr	r3, [r3, #0]
 8009b4c:	681a      	ldr	r2, [r3, #0]
 8009b4e:	68fb      	ldr	r3, [r7, #12]
 8009b50:	681b      	ldr	r3, [r3, #0]
 8009b52:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009b56:	601a      	str	r2, [r3, #0]
    if (hfmpi2c->XferCount != 0U)
 8009b58:	e05b      	b.n	8009c12 <FMPI2C_Master_ISR_DMA+0x1f2>
      }
      else
      {
        hfmpi2c->Instance->CR1 |= FMPI2C_CR1_TXDMAEN;
 8009b5a:	68fb      	ldr	r3, [r7, #12]
 8009b5c:	681b      	ldr	r3, [r3, #0]
 8009b5e:	681a      	ldr	r2, [r3, #0]
 8009b60:	68fb      	ldr	r3, [r7, #12]
 8009b62:	681b      	ldr	r3, [r3, #0]
 8009b64:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009b68:	601a      	str	r2, [r3, #0]
    if (hfmpi2c->XferCount != 0U)
 8009b6a:	e052      	b.n	8009c12 <FMPI2C_Master_ISR_DMA+0x1f2>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (FMPI2C_GET_STOP_MODE(hfmpi2c) != FMPI2C_AUTOEND_MODE)
 8009b6c:	68fb      	ldr	r3, [r7, #12]
 8009b6e:	681b      	ldr	r3, [r3, #0]
 8009b70:	685b      	ldr	r3, [r3, #4]
 8009b72:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009b76:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009b7a:	d003      	beq.n	8009b84 <FMPI2C_Master_ISR_DMA+0x164>
      {
        /* Call FMPI2C Master Sequential complete process */
        FMPI2C_ITMasterSeqCplt(hfmpi2c);
 8009b7c:	68f8      	ldr	r0, [r7, #12]
 8009b7e:	f000 fbad 	bl	800a2dc <FMPI2C_ITMasterSeqCplt>
    if (hfmpi2c->XferCount != 0U)
 8009b82:	e046      	b.n	8009c12 <FMPI2C_Master_ISR_DMA+0x1f2>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        FMPI2C_ITError(hfmpi2c, HAL_FMPI2C_ERROR_SIZE);
 8009b84:	2140      	movs	r1, #64	@ 0x40
 8009b86:	68f8      	ldr	r0, [r7, #12]
 8009b88:	f000 fece 	bl	800a928 <FMPI2C_ITError>
    if (hfmpi2c->XferCount != 0U)
 8009b8c:	e041      	b.n	8009c12 <FMPI2C_Master_ISR_DMA+0x1f2>
      }
    }
  }
  else if ((FMPI2C_CHECK_FLAG(ITFlags, FMPI2C_FLAG_TC) != RESET) && \
 8009b8e:	68bb      	ldr	r3, [r7, #8]
 8009b90:	099b      	lsrs	r3, r3, #6
 8009b92:	f003 0301 	and.w	r3, r3, #1
 8009b96:	2b00      	cmp	r3, #0
 8009b98:	d029      	beq.n	8009bee <FMPI2C_Master_ISR_DMA+0x1ce>
           (FMPI2C_CHECK_IT_SOURCE(ITSources, FMPI2C_IT_TCI) != RESET))
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	099b      	lsrs	r3, r3, #6
 8009b9e:	f003 0301 	and.w	r3, r3, #1
  else if ((FMPI2C_CHECK_FLAG(ITFlags, FMPI2C_FLAG_TC) != RESET) && \
 8009ba2:	2b00      	cmp	r3, #0
 8009ba4:	d023      	beq.n	8009bee <FMPI2C_Master_ISR_DMA+0x1ce>
  {
    if (hfmpi2c->XferCount == 0U)
 8009ba6:	68fb      	ldr	r3, [r7, #12]
 8009ba8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009baa:	b29b      	uxth	r3, r3
 8009bac:	2b00      	cmp	r3, #0
 8009bae:	d119      	bne.n	8009be4 <FMPI2C_Master_ISR_DMA+0x1c4>
    {
      if (FMPI2C_GET_STOP_MODE(hfmpi2c) != FMPI2C_AUTOEND_MODE)
 8009bb0:	68fb      	ldr	r3, [r7, #12]
 8009bb2:	681b      	ldr	r3, [r3, #0]
 8009bb4:	685b      	ldr	r3, [r3, #4]
 8009bb6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009bba:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009bbe:	d027      	beq.n	8009c10 <FMPI2C_Master_ISR_DMA+0x1f0>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hfmpi2c->XferOptions == FMPI2C_NO_OPTION_FRAME)
 8009bc0:	68fb      	ldr	r3, [r7, #12]
 8009bc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009bc4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8009bc8:	d108      	bne.n	8009bdc <FMPI2C_Master_ISR_DMA+0x1bc>
        {
          /* Generate Stop */
          hfmpi2c->Instance->CR2 |= FMPI2C_CR2_STOP;
 8009bca:	68fb      	ldr	r3, [r7, #12]
 8009bcc:	681b      	ldr	r3, [r3, #0]
 8009bce:	685a      	ldr	r2, [r3, #4]
 8009bd0:	68fb      	ldr	r3, [r7, #12]
 8009bd2:	681b      	ldr	r3, [r3, #0]
 8009bd4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009bd8:	605a      	str	r2, [r3, #4]
    if (hfmpi2c->XferCount == 0U)
 8009bda:	e019      	b.n	8009c10 <FMPI2C_Master_ISR_DMA+0x1f0>
        }
        else
        {
          /* Call FMPI2C Master Sequential complete process */
          FMPI2C_ITMasterSeqCplt(hfmpi2c);
 8009bdc:	68f8      	ldr	r0, [r7, #12]
 8009bde:	f000 fb7d 	bl	800a2dc <FMPI2C_ITMasterSeqCplt>
    if (hfmpi2c->XferCount == 0U)
 8009be2:	e015      	b.n	8009c10 <FMPI2C_Master_ISR_DMA+0x1f0>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      FMPI2C_ITError(hfmpi2c, HAL_FMPI2C_ERROR_SIZE);
 8009be4:	2140      	movs	r1, #64	@ 0x40
 8009be6:	68f8      	ldr	r0, [r7, #12]
 8009be8:	f000 fe9e 	bl	800a928 <FMPI2C_ITError>
    if (hfmpi2c->XferCount == 0U)
 8009bec:	e010      	b.n	8009c10 <FMPI2C_Master_ISR_DMA+0x1f0>
    }
  }
  else if ((FMPI2C_CHECK_FLAG(ITFlags, FMPI2C_FLAG_STOPF) != RESET) && \
 8009bee:	68bb      	ldr	r3, [r7, #8]
 8009bf0:	095b      	lsrs	r3, r3, #5
 8009bf2:	f003 0301 	and.w	r3, r3, #1
 8009bf6:	2b00      	cmp	r3, #0
 8009bf8:	d00b      	beq.n	8009c12 <FMPI2C_Master_ISR_DMA+0x1f2>
           (FMPI2C_CHECK_IT_SOURCE(ITSources, FMPI2C_IT_STOPI) != RESET))
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	095b      	lsrs	r3, r3, #5
 8009bfe:	f003 0301 	and.w	r3, r3, #1
  else if ((FMPI2C_CHECK_FLAG(ITFlags, FMPI2C_FLAG_STOPF) != RESET) && \
 8009c02:	2b00      	cmp	r3, #0
 8009c04:	d005      	beq.n	8009c12 <FMPI2C_Master_ISR_DMA+0x1f2>
  {
    /* Call FMPI2C Master complete process */
    FMPI2C_ITMasterCplt(hfmpi2c, ITFlags);
 8009c06:	68b9      	ldr	r1, [r7, #8]
 8009c08:	68f8      	ldr	r0, [r7, #12]
 8009c0a:	f000 fc03 	bl	800a414 <FMPI2C_ITMasterCplt>
 8009c0e:	e000      	b.n	8009c12 <FMPI2C_Master_ISR_DMA+0x1f2>
    if (hfmpi2c->XferCount == 0U)
 8009c10:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hfmpi2c);
 8009c12:	68fb      	ldr	r3, [r7, #12]
 8009c14:	2200      	movs	r2, #0
 8009c16:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8009c1a:	2300      	movs	r3, #0
}
 8009c1c:	4618      	mov	r0, r3
 8009c1e:	3718      	adds	r7, #24
 8009c20:	46bd      	mov	sp, r7
 8009c22:	bd80      	pop	{r7, pc}

08009c24 <FMPI2C_Mem_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef FMPI2C_Mem_ISR_DMA(struct __FMPI2C_HandleTypeDef *hfmpi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 8009c24:	b580      	push	{r7, lr}
 8009c26:	b088      	sub	sp, #32
 8009c28:	af02      	add	r7, sp, #8
 8009c2a:	60f8      	str	r0, [r7, #12]
 8009c2c:	60b9      	str	r1, [r7, #8]
 8009c2e:	607a      	str	r2, [r7, #4]
  uint32_t direction = FMPI2C_GENERATE_START_WRITE;
 8009c30:	4b94      	ldr	r3, [pc, #592]	@ (8009e84 <FMPI2C_Mem_ISR_DMA+0x260>)
 8009c32:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hfmpi2c);
 8009c34:	68fb      	ldr	r3, [r7, #12]
 8009c36:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009c3a:	2b01      	cmp	r3, #1
 8009c3c:	d101      	bne.n	8009c42 <FMPI2C_Mem_ISR_DMA+0x1e>
 8009c3e:	2302      	movs	r3, #2
 8009c40:	e139      	b.n	8009eb6 <FMPI2C_Mem_ISR_DMA+0x292>
 8009c42:	68fb      	ldr	r3, [r7, #12]
 8009c44:	2201      	movs	r2, #1
 8009c46:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((FMPI2C_CHECK_FLAG(ITFlags, FMPI2C_FLAG_AF) != RESET) && \
 8009c4a:	68bb      	ldr	r3, [r7, #8]
 8009c4c:	091b      	lsrs	r3, r3, #4
 8009c4e:	f003 0301 	and.w	r3, r3, #1
 8009c52:	2b00      	cmp	r3, #0
 8009c54:	d017      	beq.n	8009c86 <FMPI2C_Mem_ISR_DMA+0x62>
      (FMPI2C_CHECK_IT_SOURCE(ITSources, FMPI2C_IT_NACKI) != RESET))
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	091b      	lsrs	r3, r3, #4
 8009c5a:	f003 0301 	and.w	r3, r3, #1
  if ((FMPI2C_CHECK_FLAG(ITFlags, FMPI2C_FLAG_AF) != RESET) && \
 8009c5e:	2b00      	cmp	r3, #0
 8009c60:	d011      	beq.n	8009c86 <FMPI2C_Mem_ISR_DMA+0x62>
  {
    /* Clear NACK Flag */
    __HAL_FMPI2C_CLEAR_FLAG(hfmpi2c, FMPI2C_FLAG_AF);
 8009c62:	68fb      	ldr	r3, [r7, #12]
 8009c64:	681b      	ldr	r3, [r3, #0]
 8009c66:	2210      	movs	r2, #16
 8009c68:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hfmpi2c->ErrorCode |= HAL_FMPI2C_ERROR_AF;
 8009c6a:	68fb      	ldr	r3, [r7, #12]
 8009c6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009c6e:	f043 0204 	orr.w	r2, r3, #4
 8009c72:	68fb      	ldr	r3, [r7, #12]
 8009c74:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    FMPI2C_Enable_IRQ(hfmpi2c, FMPI2C_XFER_CPLT_IT);
 8009c76:	2120      	movs	r1, #32
 8009c78:	68f8      	ldr	r0, [r7, #12]
 8009c7a:	f001 fb51 	bl	800b320 <FMPI2C_Enable_IRQ>

    /* Flush TX register */
    FMPI2C_Flush_TXDR(hfmpi2c);
 8009c7e:	68f8      	ldr	r0, [r7, #12]
 8009c80:	f000 ff69 	bl	800ab56 <FMPI2C_Flush_TXDR>
 8009c84:	e112      	b.n	8009eac <FMPI2C_Mem_ISR_DMA+0x288>
  }
  else if ((FMPI2C_CHECK_FLAG(ITFlags, FMPI2C_FLAG_TXIS) != RESET) && \
 8009c86:	68bb      	ldr	r3, [r7, #8]
 8009c88:	085b      	lsrs	r3, r3, #1
 8009c8a:	f003 0301 	and.w	r3, r3, #1
 8009c8e:	2b00      	cmp	r3, #0
 8009c90:	d00f      	beq.n	8009cb2 <FMPI2C_Mem_ISR_DMA+0x8e>
           (FMPI2C_CHECK_IT_SOURCE(ITSources, FMPI2C_IT_TXI) != RESET))
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	085b      	lsrs	r3, r3, #1
 8009c96:	f003 0301 	and.w	r3, r3, #1
  else if ((FMPI2C_CHECK_FLAG(ITFlags, FMPI2C_FLAG_TXIS) != RESET) && \
 8009c9a:	2b00      	cmp	r3, #0
 8009c9c:	d009      	beq.n	8009cb2 <FMPI2C_Mem_ISR_DMA+0x8e>
  {
    /* Write LSB part of Memory Address */
    hfmpi2c->Instance->TXDR = hfmpi2c->Memaddress;
 8009c9e:	68fb      	ldr	r3, [r7, #12]
 8009ca0:	681b      	ldr	r3, [r3, #0]
 8009ca2:	68fa      	ldr	r2, [r7, #12]
 8009ca4:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8009ca6:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Reset Memaddress content */
    hfmpi2c->Memaddress = 0xFFFFFFFFU;
 8009ca8:	68fb      	ldr	r3, [r7, #12]
 8009caa:	f04f 32ff 	mov.w	r2, #4294967295
 8009cae:	651a      	str	r2, [r3, #80]	@ 0x50
 8009cb0:	e0fc      	b.n	8009eac <FMPI2C_Mem_ISR_DMA+0x288>
  }
  else if ((FMPI2C_CHECK_FLAG(ITFlags, FMPI2C_FLAG_TCR) != RESET) && \
 8009cb2:	68bb      	ldr	r3, [r7, #8]
 8009cb4:	09db      	lsrs	r3, r3, #7
 8009cb6:	f003 0301 	and.w	r3, r3, #1
 8009cba:	2b00      	cmp	r3, #0
 8009cbc:	d06e      	beq.n	8009d9c <FMPI2C_Mem_ISR_DMA+0x178>
           (FMPI2C_CHECK_IT_SOURCE(ITSources, FMPI2C_IT_TCI) != RESET))
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	099b      	lsrs	r3, r3, #6
 8009cc2:	f003 0301 	and.w	r3, r3, #1
  else if ((FMPI2C_CHECK_FLAG(ITFlags, FMPI2C_FLAG_TCR) != RESET) && \
 8009cc6:	2b00      	cmp	r3, #0
 8009cc8:	d068      	beq.n	8009d9c <FMPI2C_Mem_ISR_DMA+0x178>
  {
    /* Disable Interrupt related to address step */
    FMPI2C_Disable_IRQ(hfmpi2c, FMPI2C_XFER_TX_IT);
 8009cca:	2101      	movs	r1, #1
 8009ccc:	68f8      	ldr	r0, [r7, #12]
 8009cce:	f001 fbab 	bl	800b428 <FMPI2C_Disable_IRQ>

    /* Enable only Error interrupt */
    FMPI2C_Enable_IRQ(hfmpi2c, FMPI2C_XFER_ERROR_IT);
 8009cd2:	2110      	movs	r1, #16
 8009cd4:	68f8      	ldr	r0, [r7, #12]
 8009cd6:	f001 fb23 	bl	800b320 <FMPI2C_Enable_IRQ>

    if (hfmpi2c->XferCount != 0U)
 8009cda:	68fb      	ldr	r3, [r7, #12]
 8009cdc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009cde:	b29b      	uxth	r3, r3
 8009ce0:	2b00      	cmp	r3, #0
 8009ce2:	d056      	beq.n	8009d92 <FMPI2C_Mem_ISR_DMA+0x16e>
    {
      /* Prepare the new XferSize to transfer */
      if (hfmpi2c->XferCount > MAX_NBYTE_SIZE)
 8009ce4:	68fb      	ldr	r3, [r7, #12]
 8009ce6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009ce8:	b29b      	uxth	r3, r3
 8009cea:	2bff      	cmp	r3, #255	@ 0xff
 8009cec:	d91e      	bls.n	8009d2c <FMPI2C_Mem_ISR_DMA+0x108>
      {
        /* Errata workaround 170323 */
        if (FMPI2C_GET_DIR(hfmpi2c) == FMPI2C_DIRECTION_RECEIVE)
 8009cee:	68fb      	ldr	r3, [r7, #12]
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	699b      	ldr	r3, [r3, #24]
 8009cf4:	0c1b      	lsrs	r3, r3, #16
 8009cf6:	b2db      	uxtb	r3, r3
 8009cf8:	f003 0301 	and.w	r3, r3, #1
 8009cfc:	b2db      	uxtb	r3, r3
 8009cfe:	2b01      	cmp	r3, #1
 8009d00:	d103      	bne.n	8009d0a <FMPI2C_Mem_ISR_DMA+0xe6>
        {
          hfmpi2c->XferSize = 1U;
 8009d02:	68fb      	ldr	r3, [r7, #12]
 8009d04:	2201      	movs	r2, #1
 8009d06:	851a      	strh	r2, [r3, #40]	@ 0x28
 8009d08:	e002      	b.n	8009d10 <FMPI2C_Mem_ISR_DMA+0xec>
        }
        else
        {
          hfmpi2c->XferSize = MAX_NBYTE_SIZE;
 8009d0a:	68fb      	ldr	r3, [r7, #12]
 8009d0c:	22ff      	movs	r2, #255	@ 0xff
 8009d0e:	851a      	strh	r2, [r3, #40]	@ 0x28
        }
        FMPI2C_TransferConfig(hfmpi2c, (uint16_t)hfmpi2c->Devaddress, (uint8_t)hfmpi2c->XferSize,
 8009d10:	68fb      	ldr	r3, [r7, #12]
 8009d12:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009d14:	b299      	uxth	r1, r3
 8009d16:	68fb      	ldr	r3, [r7, #12]
 8009d18:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009d1a:	b2da      	uxtb	r2, r3
 8009d1c:	2300      	movs	r3, #0
 8009d1e:	9300      	str	r3, [sp, #0]
 8009d20:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009d24:	68f8      	ldr	r0, [r7, #12]
 8009d26:	f001 fac9 	bl	800b2bc <FMPI2C_TransferConfig>
 8009d2a:	e011      	b.n	8009d50 <FMPI2C_Mem_ISR_DMA+0x12c>
                              FMPI2C_RELOAD_MODE, FMPI2C_NO_STARTSTOP);
      }
      else
      {
        hfmpi2c->XferSize = hfmpi2c->XferCount;
 8009d2c:	68fb      	ldr	r3, [r7, #12]
 8009d2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009d30:	b29a      	uxth	r2, r3
 8009d32:	68fb      	ldr	r3, [r7, #12]
 8009d34:	851a      	strh	r2, [r3, #40]	@ 0x28
        FMPI2C_TransferConfig(hfmpi2c, (uint16_t)hfmpi2c->Devaddress, (uint8_t)hfmpi2c->XferSize,
 8009d36:	68fb      	ldr	r3, [r7, #12]
 8009d38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009d3a:	b299      	uxth	r1, r3
 8009d3c:	68fb      	ldr	r3, [r7, #12]
 8009d3e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009d40:	b2da      	uxtb	r2, r3
 8009d42:	2300      	movs	r3, #0
 8009d44:	9300      	str	r3, [sp, #0]
 8009d46:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009d4a:	68f8      	ldr	r0, [r7, #12]
 8009d4c:	f001 fab6 	bl	800b2bc <FMPI2C_TransferConfig>
                              FMPI2C_AUTOEND_MODE, FMPI2C_NO_STARTSTOP);
      }

      /* Update XferCount value */
      hfmpi2c->XferCount -= hfmpi2c->XferSize;
 8009d50:	68fb      	ldr	r3, [r7, #12]
 8009d52:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009d54:	b29a      	uxth	r2, r3
 8009d56:	68fb      	ldr	r3, [r7, #12]
 8009d58:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009d5a:	1ad3      	subs	r3, r2, r3
 8009d5c:	b29a      	uxth	r2, r3
 8009d5e:	68fb      	ldr	r3, [r7, #12]
 8009d60:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hfmpi2c->State == HAL_FMPI2C_STATE_BUSY_RX)
 8009d62:	68fb      	ldr	r3, [r7, #12]
 8009d64:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009d68:	b2db      	uxtb	r3, r3
 8009d6a:	2b22      	cmp	r3, #34	@ 0x22
 8009d6c:	d108      	bne.n	8009d80 <FMPI2C_Mem_ISR_DMA+0x15c>
      {
        hfmpi2c->Instance->CR1 |= FMPI2C_CR1_RXDMAEN;
 8009d6e:	68fb      	ldr	r3, [r7, #12]
 8009d70:	681b      	ldr	r3, [r3, #0]
 8009d72:	681a      	ldr	r2, [r3, #0]
 8009d74:	68fb      	ldr	r3, [r7, #12]
 8009d76:	681b      	ldr	r3, [r3, #0]
 8009d78:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009d7c:	601a      	str	r2, [r3, #0]
    if (hfmpi2c->XferCount != 0U)
 8009d7e:	e095      	b.n	8009eac <FMPI2C_Mem_ISR_DMA+0x288>
      }
      else
      {
        hfmpi2c->Instance->CR1 |= FMPI2C_CR1_TXDMAEN;
 8009d80:	68fb      	ldr	r3, [r7, #12]
 8009d82:	681b      	ldr	r3, [r3, #0]
 8009d84:	681a      	ldr	r2, [r3, #0]
 8009d86:	68fb      	ldr	r3, [r7, #12]
 8009d88:	681b      	ldr	r3, [r3, #0]
 8009d8a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009d8e:	601a      	str	r2, [r3, #0]
    if (hfmpi2c->XferCount != 0U)
 8009d90:	e08c      	b.n	8009eac <FMPI2C_Mem_ISR_DMA+0x288>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      FMPI2C_ITError(hfmpi2c, HAL_FMPI2C_ERROR_SIZE);
 8009d92:	2140      	movs	r1, #64	@ 0x40
 8009d94:	68f8      	ldr	r0, [r7, #12]
 8009d96:	f000 fdc7 	bl	800a928 <FMPI2C_ITError>
    if (hfmpi2c->XferCount != 0U)
 8009d9a:	e087      	b.n	8009eac <FMPI2C_Mem_ISR_DMA+0x288>
    }
  }
  else if ((FMPI2C_CHECK_FLAG(ITFlags, FMPI2C_FLAG_TC) != RESET) && \
 8009d9c:	68bb      	ldr	r3, [r7, #8]
 8009d9e:	099b      	lsrs	r3, r3, #6
 8009da0:	f003 0301 	and.w	r3, r3, #1
 8009da4:	2b00      	cmp	r3, #0
 8009da6:	d071      	beq.n	8009e8c <FMPI2C_Mem_ISR_DMA+0x268>
           (FMPI2C_CHECK_IT_SOURCE(ITSources, FMPI2C_IT_TCI) != RESET))
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	099b      	lsrs	r3, r3, #6
 8009dac:	f003 0301 	and.w	r3, r3, #1
  else if ((FMPI2C_CHECK_FLAG(ITFlags, FMPI2C_FLAG_TC) != RESET) && \
 8009db0:	2b00      	cmp	r3, #0
 8009db2:	d06b      	beq.n	8009e8c <FMPI2C_Mem_ISR_DMA+0x268>
  {
    /* Disable Interrupt related to address step */
    FMPI2C_Disable_IRQ(hfmpi2c, FMPI2C_XFER_TX_IT);
 8009db4:	2101      	movs	r1, #1
 8009db6:	68f8      	ldr	r0, [r7, #12]
 8009db8:	f001 fb36 	bl	800b428 <FMPI2C_Disable_IRQ>

    /* Enable only Error and NACK interrupt for data transfer */
    FMPI2C_Enable_IRQ(hfmpi2c, FMPI2C_XFER_ERROR_IT);
 8009dbc:	2110      	movs	r1, #16
 8009dbe:	68f8      	ldr	r0, [r7, #12]
 8009dc0:	f001 faae 	bl	800b320 <FMPI2C_Enable_IRQ>

    if (hfmpi2c->State == HAL_FMPI2C_STATE_BUSY_RX)
 8009dc4:	68fb      	ldr	r3, [r7, #12]
 8009dc6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009dca:	b2db      	uxtb	r3, r3
 8009dcc:	2b22      	cmp	r3, #34	@ 0x22
 8009dce:	d101      	bne.n	8009dd4 <FMPI2C_Mem_ISR_DMA+0x1b0>
    {
      direction = FMPI2C_GENERATE_START_READ;
 8009dd0:	4b2d      	ldr	r3, [pc, #180]	@ (8009e88 <FMPI2C_Mem_ISR_DMA+0x264>)
 8009dd2:	617b      	str	r3, [r7, #20]
    }

    if (hfmpi2c->XferCount > MAX_NBYTE_SIZE)
 8009dd4:	68fb      	ldr	r3, [r7, #12]
 8009dd6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009dd8:	b29b      	uxth	r3, r3
 8009dda:	2bff      	cmp	r3, #255	@ 0xff
 8009ddc:	d91e      	bls.n	8009e1c <FMPI2C_Mem_ISR_DMA+0x1f8>
    {
      /* Errata workaround 170323 */
      if (FMPI2C_GET_DIR(hfmpi2c) == FMPI2C_DIRECTION_RECEIVE)
 8009dde:	68fb      	ldr	r3, [r7, #12]
 8009de0:	681b      	ldr	r3, [r3, #0]
 8009de2:	699b      	ldr	r3, [r3, #24]
 8009de4:	0c1b      	lsrs	r3, r3, #16
 8009de6:	b2db      	uxtb	r3, r3
 8009de8:	f003 0301 	and.w	r3, r3, #1
 8009dec:	b2db      	uxtb	r3, r3
 8009dee:	2b01      	cmp	r3, #1
 8009df0:	d103      	bne.n	8009dfa <FMPI2C_Mem_ISR_DMA+0x1d6>
      {
        hfmpi2c->XferSize = 1U;
 8009df2:	68fb      	ldr	r3, [r7, #12]
 8009df4:	2201      	movs	r2, #1
 8009df6:	851a      	strh	r2, [r3, #40]	@ 0x28
 8009df8:	e002      	b.n	8009e00 <FMPI2C_Mem_ISR_DMA+0x1dc>
      }
      else
      {
        hfmpi2c->XferSize = MAX_NBYTE_SIZE;
 8009dfa:	68fb      	ldr	r3, [r7, #12]
 8009dfc:	22ff      	movs	r2, #255	@ 0xff
 8009dfe:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Set NBYTES to write and reload if hfmpi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      FMPI2C_TransferConfig(hfmpi2c, (uint16_t)hfmpi2c->Devaddress, (uint8_t)hfmpi2c->XferSize,
 8009e00:	68fb      	ldr	r3, [r7, #12]
 8009e02:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009e04:	b299      	uxth	r1, r3
 8009e06:	68fb      	ldr	r3, [r7, #12]
 8009e08:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009e0a:	b2da      	uxtb	r2, r3
 8009e0c:	697b      	ldr	r3, [r7, #20]
 8009e0e:	9300      	str	r3, [sp, #0]
 8009e10:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009e14:	68f8      	ldr	r0, [r7, #12]
 8009e16:	f001 fa51 	bl	800b2bc <FMPI2C_TransferConfig>
 8009e1a:	e011      	b.n	8009e40 <FMPI2C_Mem_ISR_DMA+0x21c>
                            FMPI2C_RELOAD_MODE, direction);
    }
    else
    {
      hfmpi2c->XferSize = hfmpi2c->XferCount;
 8009e1c:	68fb      	ldr	r3, [r7, #12]
 8009e1e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009e20:	b29a      	uxth	r2, r3
 8009e22:	68fb      	ldr	r3, [r7, #12]
 8009e24:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and generate RESTART */
      FMPI2C_TransferConfig(hfmpi2c, (uint16_t)hfmpi2c->Devaddress, (uint8_t)hfmpi2c->XferSize,
 8009e26:	68fb      	ldr	r3, [r7, #12]
 8009e28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009e2a:	b299      	uxth	r1, r3
 8009e2c:	68fb      	ldr	r3, [r7, #12]
 8009e2e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009e30:	b2da      	uxtb	r2, r3
 8009e32:	697b      	ldr	r3, [r7, #20]
 8009e34:	9300      	str	r3, [sp, #0]
 8009e36:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009e3a:	68f8      	ldr	r0, [r7, #12]
 8009e3c:	f001 fa3e 	bl	800b2bc <FMPI2C_TransferConfig>
                            FMPI2C_AUTOEND_MODE, direction);
    }

    /* Update XferCount value */
    hfmpi2c->XferCount -= hfmpi2c->XferSize;
 8009e40:	68fb      	ldr	r3, [r7, #12]
 8009e42:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009e44:	b29a      	uxth	r2, r3
 8009e46:	68fb      	ldr	r3, [r7, #12]
 8009e48:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009e4a:	1ad3      	subs	r3, r2, r3
 8009e4c:	b29a      	uxth	r2, r3
 8009e4e:	68fb      	ldr	r3, [r7, #12]
 8009e50:	855a      	strh	r2, [r3, #42]	@ 0x2a

    /* Enable DMA Request */
    if (hfmpi2c->State == HAL_FMPI2C_STATE_BUSY_RX)
 8009e52:	68fb      	ldr	r3, [r7, #12]
 8009e54:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009e58:	b2db      	uxtb	r3, r3
 8009e5a:	2b22      	cmp	r3, #34	@ 0x22
 8009e5c:	d108      	bne.n	8009e70 <FMPI2C_Mem_ISR_DMA+0x24c>
    {
      hfmpi2c->Instance->CR1 |= FMPI2C_CR1_RXDMAEN;
 8009e5e:	68fb      	ldr	r3, [r7, #12]
 8009e60:	681b      	ldr	r3, [r3, #0]
 8009e62:	681a      	ldr	r2, [r3, #0]
 8009e64:	68fb      	ldr	r3, [r7, #12]
 8009e66:	681b      	ldr	r3, [r3, #0]
 8009e68:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009e6c:	601a      	str	r2, [r3, #0]
    if (hfmpi2c->State == HAL_FMPI2C_STATE_BUSY_RX)
 8009e6e:	e01d      	b.n	8009eac <FMPI2C_Mem_ISR_DMA+0x288>
    }
    else
    {
      hfmpi2c->Instance->CR1 |= FMPI2C_CR1_TXDMAEN;
 8009e70:	68fb      	ldr	r3, [r7, #12]
 8009e72:	681b      	ldr	r3, [r3, #0]
 8009e74:	681a      	ldr	r2, [r3, #0]
 8009e76:	68fb      	ldr	r3, [r7, #12]
 8009e78:	681b      	ldr	r3, [r3, #0]
 8009e7a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009e7e:	601a      	str	r2, [r3, #0]
    if (hfmpi2c->State == HAL_FMPI2C_STATE_BUSY_RX)
 8009e80:	e014      	b.n	8009eac <FMPI2C_Mem_ISR_DMA+0x288>
 8009e82:	bf00      	nop
 8009e84:	80002000 	.word	0x80002000
 8009e88:	80002400 	.word	0x80002400
    }
  }
  else if ((FMPI2C_CHECK_FLAG(ITFlags, FMPI2C_FLAG_STOPF) != RESET) && \
 8009e8c:	68bb      	ldr	r3, [r7, #8]
 8009e8e:	095b      	lsrs	r3, r3, #5
 8009e90:	f003 0301 	and.w	r3, r3, #1
 8009e94:	2b00      	cmp	r3, #0
 8009e96:	d009      	beq.n	8009eac <FMPI2C_Mem_ISR_DMA+0x288>
           (FMPI2C_CHECK_IT_SOURCE(ITSources, FMPI2C_IT_STOPI) != RESET))
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	095b      	lsrs	r3, r3, #5
 8009e9c:	f003 0301 	and.w	r3, r3, #1
  else if ((FMPI2C_CHECK_FLAG(ITFlags, FMPI2C_FLAG_STOPF) != RESET) && \
 8009ea0:	2b00      	cmp	r3, #0
 8009ea2:	d003      	beq.n	8009eac <FMPI2C_Mem_ISR_DMA+0x288>
  {
    /* Call FMPI2C Master complete process */
    FMPI2C_ITMasterCplt(hfmpi2c, ITFlags);
 8009ea4:	68b9      	ldr	r1, [r7, #8]
 8009ea6:	68f8      	ldr	r0, [r7, #12]
 8009ea8:	f000 fab4 	bl	800a414 <FMPI2C_ITMasterCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hfmpi2c);
 8009eac:	68fb      	ldr	r3, [r7, #12]
 8009eae:	2200      	movs	r2, #0
 8009eb0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8009eb4:	2300      	movs	r3, #0
}
 8009eb6:	4618      	mov	r0, r3
 8009eb8:	3718      	adds	r7, #24
 8009eba:	46bd      	mov	sp, r7
 8009ebc:	bd80      	pop	{r7, pc}
 8009ebe:	bf00      	nop

08009ec0 <FMPI2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef FMPI2C_Slave_ISR_DMA(struct __FMPI2C_HandleTypeDef *hfmpi2c, uint32_t ITFlags,
                                              uint32_t ITSources)
{
 8009ec0:	b580      	push	{r7, lr}
 8009ec2:	b088      	sub	sp, #32
 8009ec4:	af00      	add	r7, sp, #0
 8009ec6:	60f8      	str	r0, [r7, #12]
 8009ec8:	60b9      	str	r1, [r7, #8]
 8009eca:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hfmpi2c->XferOptions;
 8009ecc:	68fb      	ldr	r3, [r7, #12]
 8009ece:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ed0:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 8009ed2:	2300      	movs	r3, #0
 8009ed4:	61fb      	str	r3, [r7, #28]
  HAL_FMPI2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hfmpi2c);
 8009ed6:	68fb      	ldr	r3, [r7, #12]
 8009ed8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009edc:	2b01      	cmp	r3, #1
 8009ede:	d101      	bne.n	8009ee4 <FMPI2C_Slave_ISR_DMA+0x24>
 8009ee0:	2302      	movs	r3, #2
 8009ee2:	e0ca      	b.n	800a07a <FMPI2C_Slave_ISR_DMA+0x1ba>
 8009ee4:	68fb      	ldr	r3, [r7, #12]
 8009ee6:	2201      	movs	r2, #1
 8009ee8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((FMPI2C_CHECK_FLAG(ITFlags, FMPI2C_FLAG_STOPF) != RESET) && \
 8009eec:	68bb      	ldr	r3, [r7, #8]
 8009eee:	095b      	lsrs	r3, r3, #5
 8009ef0:	f003 0301 	and.w	r3, r3, #1
 8009ef4:	2b00      	cmp	r3, #0
 8009ef6:	d00a      	beq.n	8009f0e <FMPI2C_Slave_ISR_DMA+0x4e>
      (FMPI2C_CHECK_IT_SOURCE(ITSources, FMPI2C_IT_STOPI) != RESET))
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	095b      	lsrs	r3, r3, #5
 8009efc:	f003 0301 	and.w	r3, r3, #1
  if ((FMPI2C_CHECK_FLAG(ITFlags, FMPI2C_FLAG_STOPF) != RESET) && \
 8009f00:	2b00      	cmp	r3, #0
 8009f02:	d004      	beq.n	8009f0e <FMPI2C_Slave_ISR_DMA+0x4e>
  {
    /* Call FMPI2C Slave complete process */
    FMPI2C_ITSlaveCplt(hfmpi2c, ITFlags);
 8009f04:	68b9      	ldr	r1, [r7, #8]
 8009f06:	68f8      	ldr	r0, [r7, #12]
 8009f08:	f000 fb4e 	bl	800a5a8 <FMPI2C_ITSlaveCplt>
 8009f0c:	e0b0      	b.n	800a070 <FMPI2C_Slave_ISR_DMA+0x1b0>
  }
  else if ((FMPI2C_CHECK_FLAG(ITFlags, FMPI2C_FLAG_AF) != RESET) && \
 8009f0e:	68bb      	ldr	r3, [r7, #8]
 8009f10:	091b      	lsrs	r3, r3, #4
 8009f12:	f003 0301 	and.w	r3, r3, #1
 8009f16:	2b00      	cmp	r3, #0
 8009f18:	f000 809a 	beq.w	800a050 <FMPI2C_Slave_ISR_DMA+0x190>
           (FMPI2C_CHECK_IT_SOURCE(ITSources, FMPI2C_IT_NACKI) != RESET))
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	091b      	lsrs	r3, r3, #4
 8009f20:	f003 0301 	and.w	r3, r3, #1
  else if ((FMPI2C_CHECK_FLAG(ITFlags, FMPI2C_FLAG_AF) != RESET) && \
 8009f24:	2b00      	cmp	r3, #0
 8009f26:	f000 8093 	beq.w	800a050 <FMPI2C_Slave_ISR_DMA+0x190>
  {
    /* Check that FMPI2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((FMPI2C_CHECK_IT_SOURCE(ITSources, FMPI2C_CR1_TXDMAEN) != RESET) ||
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	0b9b      	lsrs	r3, r3, #14
 8009f2e:	f003 0301 	and.w	r3, r3, #1
 8009f32:	2b00      	cmp	r3, #0
 8009f34:	d105      	bne.n	8009f42 <FMPI2C_Slave_ISR_DMA+0x82>
        (FMPI2C_CHECK_IT_SOURCE(ITSources, FMPI2C_CR1_RXDMAEN) != RESET))
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	0bdb      	lsrs	r3, r3, #15
 8009f3a:	f003 0301 	and.w	r3, r3, #1
    if ((FMPI2C_CHECK_IT_SOURCE(ITSources, FMPI2C_CR1_TXDMAEN) != RESET) ||
 8009f3e:	2b00      	cmp	r3, #0
 8009f40:	d07f      	beq.n	800a042 <FMPI2C_Slave_ISR_DMA+0x182>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hfmpi2c->hdmarx != NULL)
 8009f42:	68fb      	ldr	r3, [r7, #12]
 8009f44:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009f46:	2b00      	cmp	r3, #0
 8009f48:	d00d      	beq.n	8009f66 <FMPI2C_Slave_ISR_DMA+0xa6>
      {
        if (FMPI2C_CHECK_IT_SOURCE(ITSources, FMPI2C_CR1_RXDMAEN) != RESET)
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	0bdb      	lsrs	r3, r3, #15
 8009f4e:	f003 0301 	and.w	r3, r3, #1
 8009f52:	2b00      	cmp	r3, #0
 8009f54:	d007      	beq.n	8009f66 <FMPI2C_Slave_ISR_DMA+0xa6>
        {
          if (FMPI2C_GET_DMA_REMAIN_DATA(hfmpi2c->hdmarx) == 0U)
 8009f56:	68fb      	ldr	r3, [r7, #12]
 8009f58:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009f5a:	681b      	ldr	r3, [r3, #0]
 8009f5c:	685b      	ldr	r3, [r3, #4]
 8009f5e:	2b00      	cmp	r3, #0
 8009f60:	d101      	bne.n	8009f66 <FMPI2C_Slave_ISR_DMA+0xa6>
          {
            treatdmanack = 1U;
 8009f62:	2301      	movs	r3, #1
 8009f64:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hfmpi2c->hdmatx != NULL)
 8009f66:	68fb      	ldr	r3, [r7, #12]
 8009f68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f6a:	2b00      	cmp	r3, #0
 8009f6c:	d00d      	beq.n	8009f8a <FMPI2C_Slave_ISR_DMA+0xca>
      {
        if (FMPI2C_CHECK_IT_SOURCE(ITSources, FMPI2C_CR1_TXDMAEN) != RESET)
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	0b9b      	lsrs	r3, r3, #14
 8009f72:	f003 0301 	and.w	r3, r3, #1
 8009f76:	2b00      	cmp	r3, #0
 8009f78:	d007      	beq.n	8009f8a <FMPI2C_Slave_ISR_DMA+0xca>
        {
          if (FMPI2C_GET_DMA_REMAIN_DATA(hfmpi2c->hdmatx) == 0U)
 8009f7a:	68fb      	ldr	r3, [r7, #12]
 8009f7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f7e:	681b      	ldr	r3, [r3, #0]
 8009f80:	685b      	ldr	r3, [r3, #4]
 8009f82:	2b00      	cmp	r3, #0
 8009f84:	d101      	bne.n	8009f8a <FMPI2C_Slave_ISR_DMA+0xca>
          {
            treatdmanack = 1U;
 8009f86:	2301      	movs	r3, #1
 8009f88:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 8009f8a:	69fb      	ldr	r3, [r7, #28]
 8009f8c:	2b01      	cmp	r3, #1
 8009f8e:	d128      	bne.n	8009fe2 <FMPI2C_Slave_ISR_DMA+0x122>
      {
        if ((hfmpi2c->State == HAL_FMPI2C_STATE_LISTEN) && (tmpoptions == FMPI2C_FIRST_AND_LAST_FRAME))
 8009f90:	68fb      	ldr	r3, [r7, #12]
 8009f92:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009f96:	b2db      	uxtb	r3, r3
 8009f98:	2b28      	cmp	r3, #40	@ 0x28
 8009f9a:	d108      	bne.n	8009fae <FMPI2C_Slave_ISR_DMA+0xee>
 8009f9c:	69bb      	ldr	r3, [r7, #24]
 8009f9e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009fa2:	d104      	bne.n	8009fae <FMPI2C_Slave_ISR_DMA+0xee>
          /* Same action must be done for (tmpoptions == FMPI2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call FMPI2C Listen complete process */
          FMPI2C_ITListenCplt(hfmpi2c, ITFlags);
 8009fa4:	68b9      	ldr	r1, [r7, #8]
 8009fa6:	68f8      	ldr	r0, [r7, #12]
 8009fa8:	f000 fc68 	bl	800a87c <FMPI2C_ITListenCplt>
 8009fac:	e048      	b.n	800a040 <FMPI2C_Slave_ISR_DMA+0x180>
        }
        else if ((hfmpi2c->State == HAL_FMPI2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != FMPI2C_NO_OPTION_FRAME))
 8009fae:	68fb      	ldr	r3, [r7, #12]
 8009fb0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009fb4:	b2db      	uxtb	r3, r3
 8009fb6:	2b29      	cmp	r3, #41	@ 0x29
 8009fb8:	d10e      	bne.n	8009fd8 <FMPI2C_Slave_ISR_DMA+0x118>
 8009fba:	69bb      	ldr	r3, [r7, #24]
 8009fbc:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8009fc0:	d00a      	beq.n	8009fd8 <FMPI2C_Slave_ISR_DMA+0x118>
        {
          /* Clear NACK Flag */
          __HAL_FMPI2C_CLEAR_FLAG(hfmpi2c, FMPI2C_FLAG_AF);
 8009fc2:	68fb      	ldr	r3, [r7, #12]
 8009fc4:	681b      	ldr	r3, [r3, #0]
 8009fc6:	2210      	movs	r2, #16
 8009fc8:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          FMPI2C_Flush_TXDR(hfmpi2c);
 8009fca:	68f8      	ldr	r0, [r7, #12]
 8009fcc:	f000 fdc3 	bl	800ab56 <FMPI2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call FMPI2C Slave Sequential complete process */
          FMPI2C_ITSlaveSeqCplt(hfmpi2c);
 8009fd0:	68f8      	ldr	r0, [r7, #12]
 8009fd2:	f000 f9c0 	bl	800a356 <FMPI2C_ITSlaveSeqCplt>
 8009fd6:	e033      	b.n	800a040 <FMPI2C_Slave_ISR_DMA+0x180>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_FMPI2C_CLEAR_FLAG(hfmpi2c, FMPI2C_FLAG_AF);
 8009fd8:	68fb      	ldr	r3, [r7, #12]
 8009fda:	681b      	ldr	r3, [r3, #0]
 8009fdc:	2210      	movs	r2, #16
 8009fde:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 8009fe0:	e034      	b.n	800a04c <FMPI2C_Slave_ISR_DMA+0x18c>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_FMPI2C_CLEAR_FLAG(hfmpi2c, FMPI2C_FLAG_AF);
 8009fe2:	68fb      	ldr	r3, [r7, #12]
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	2210      	movs	r2, #16
 8009fe8:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hfmpi2c->ErrorCode |= HAL_FMPI2C_ERROR_AF;
 8009fea:	68fb      	ldr	r3, [r7, #12]
 8009fec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009fee:	f043 0204 	orr.w	r2, r3, #4
 8009ff2:	68fb      	ldr	r3, [r7, #12]
 8009ff4:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Store current hfmpi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hfmpi2c->State;
 8009ff6:	68fb      	ldr	r3, [r7, #12]
 8009ff8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009ffc:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == FMPI2C_FIRST_FRAME) || (tmpoptions == FMPI2C_NEXT_FRAME))
 8009ffe:	69bb      	ldr	r3, [r7, #24]
 800a000:	2b00      	cmp	r3, #0
 800a002:	d003      	beq.n	800a00c <FMPI2C_Slave_ISR_DMA+0x14c>
 800a004:	69bb      	ldr	r3, [r7, #24]
 800a006:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a00a:	d11f      	bne.n	800a04c <FMPI2C_Slave_ISR_DMA+0x18c>
        {
          if ((tmpstate == HAL_FMPI2C_STATE_BUSY_TX) || (tmpstate == HAL_FMPI2C_STATE_BUSY_TX_LISTEN))
 800a00c:	7dfb      	ldrb	r3, [r7, #23]
 800a00e:	2b21      	cmp	r3, #33	@ 0x21
 800a010:	d002      	beq.n	800a018 <FMPI2C_Slave_ISR_DMA+0x158>
 800a012:	7dfb      	ldrb	r3, [r7, #23]
 800a014:	2b29      	cmp	r3, #41	@ 0x29
 800a016:	d103      	bne.n	800a020 <FMPI2C_Slave_ISR_DMA+0x160>
          {
            hfmpi2c->PreviousState = FMPI2C_STATE_SLAVE_BUSY_TX;
 800a018:	68fb      	ldr	r3, [r7, #12]
 800a01a:	2221      	movs	r2, #33	@ 0x21
 800a01c:	631a      	str	r2, [r3, #48]	@ 0x30
 800a01e:	e008      	b.n	800a032 <FMPI2C_Slave_ISR_DMA+0x172>
          }
          else if ((tmpstate == HAL_FMPI2C_STATE_BUSY_RX) || (tmpstate == HAL_FMPI2C_STATE_BUSY_RX_LISTEN))
 800a020:	7dfb      	ldrb	r3, [r7, #23]
 800a022:	2b22      	cmp	r3, #34	@ 0x22
 800a024:	d002      	beq.n	800a02c <FMPI2C_Slave_ISR_DMA+0x16c>
 800a026:	7dfb      	ldrb	r3, [r7, #23]
 800a028:	2b2a      	cmp	r3, #42	@ 0x2a
 800a02a:	d102      	bne.n	800a032 <FMPI2C_Slave_ISR_DMA+0x172>
          {
            hfmpi2c->PreviousState = FMPI2C_STATE_SLAVE_BUSY_RX;
 800a02c:	68fb      	ldr	r3, [r7, #12]
 800a02e:	2222      	movs	r2, #34	@ 0x22
 800a030:	631a      	str	r2, [r3, #48]	@ 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          FMPI2C_ITError(hfmpi2c, hfmpi2c->ErrorCode);
 800a032:	68fb      	ldr	r3, [r7, #12]
 800a034:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a036:	4619      	mov	r1, r3
 800a038:	68f8      	ldr	r0, [r7, #12]
 800a03a:	f000 fc75 	bl	800a928 <FMPI2C_ITError>
      if (treatdmanack == 1U)
 800a03e:	e005      	b.n	800a04c <FMPI2C_Slave_ISR_DMA+0x18c>
 800a040:	e004      	b.n	800a04c <FMPI2C_Slave_ISR_DMA+0x18c>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_FMPI2C_CLEAR_FLAG(hfmpi2c, FMPI2C_FLAG_AF);
 800a042:	68fb      	ldr	r3, [r7, #12]
 800a044:	681b      	ldr	r3, [r3, #0]
 800a046:	2210      	movs	r2, #16
 800a048:	61da      	str	r2, [r3, #28]
    if ((FMPI2C_CHECK_IT_SOURCE(ITSources, FMPI2C_CR1_TXDMAEN) != RESET) ||
 800a04a:	e011      	b.n	800a070 <FMPI2C_Slave_ISR_DMA+0x1b0>
      if (treatdmanack == 1U)
 800a04c:	bf00      	nop
    if ((FMPI2C_CHECK_IT_SOURCE(ITSources, FMPI2C_CR1_TXDMAEN) != RESET) ||
 800a04e:	e00f      	b.n	800a070 <FMPI2C_Slave_ISR_DMA+0x1b0>
    }
  }
  else if ((FMPI2C_CHECK_FLAG(ITFlags, FMPI2C_FLAG_ADDR) != RESET) && \
 800a050:	68bb      	ldr	r3, [r7, #8]
 800a052:	08db      	lsrs	r3, r3, #3
 800a054:	f003 0301 	and.w	r3, r3, #1
 800a058:	2b00      	cmp	r3, #0
 800a05a:	d009      	beq.n	800a070 <FMPI2C_Slave_ISR_DMA+0x1b0>
           (FMPI2C_CHECK_IT_SOURCE(ITSources, FMPI2C_IT_ADDRI) != RESET))
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	08db      	lsrs	r3, r3, #3
 800a060:	f003 0301 	and.w	r3, r3, #1
  else if ((FMPI2C_CHECK_FLAG(ITFlags, FMPI2C_FLAG_ADDR) != RESET) && \
 800a064:	2b00      	cmp	r3, #0
 800a066:	d003      	beq.n	800a070 <FMPI2C_Slave_ISR_DMA+0x1b0>
  {
    FMPI2C_ITAddrCplt(hfmpi2c, ITFlags);
 800a068:	68b9      	ldr	r1, [r7, #8]
 800a06a:	68f8      	ldr	r0, [r7, #12]
 800a06c:	f000 f8b2 	bl	800a1d4 <FMPI2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hfmpi2c);
 800a070:	68fb      	ldr	r3, [r7, #12]
 800a072:	2200      	movs	r2, #0
 800a074:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800a078:	2300      	movs	r3, #0
}
 800a07a:	4618      	mov	r0, r3
 800a07c:	3720      	adds	r7, #32
 800a07e:	46bd      	mov	sp, r7
 800a080:	bd80      	pop	{r7, pc}
	...

0800a084 <FMPI2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef FMPI2C_RequestMemoryWrite(FMPI2C_HandleTypeDef *hfmpi2c, uint16_t DevAddress,
                                                   uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                   uint32_t Tickstart)
{
 800a084:	b580      	push	{r7, lr}
 800a086:	b086      	sub	sp, #24
 800a088:	af02      	add	r7, sp, #8
 800a08a:	60f8      	str	r0, [r7, #12]
 800a08c:	4608      	mov	r0, r1
 800a08e:	4611      	mov	r1, r2
 800a090:	461a      	mov	r2, r3
 800a092:	4603      	mov	r3, r0
 800a094:	817b      	strh	r3, [r7, #10]
 800a096:	460b      	mov	r3, r1
 800a098:	813b      	strh	r3, [r7, #8]
 800a09a:	4613      	mov	r3, r2
 800a09c:	80fb      	strh	r3, [r7, #6]
  FMPI2C_TransferConfig(hfmpi2c, DevAddress, (uint8_t)MemAddSize, FMPI2C_RELOAD_MODE, FMPI2C_GENERATE_START_WRITE);
 800a09e:	88fb      	ldrh	r3, [r7, #6]
 800a0a0:	b2da      	uxtb	r2, r3
 800a0a2:	8979      	ldrh	r1, [r7, #10]
 800a0a4:	4b20      	ldr	r3, [pc, #128]	@ (800a128 <FMPI2C_RequestMemoryWrite+0xa4>)
 800a0a6:	9300      	str	r3, [sp, #0]
 800a0a8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800a0ac:	68f8      	ldr	r0, [r7, #12]
 800a0ae:	f001 f905 	bl	800b2bc <FMPI2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (FMPI2C_WaitOnTXISFlagUntilTimeout(hfmpi2c, Timeout, Tickstart) != HAL_OK)
 800a0b2:	69fa      	ldr	r2, [r7, #28]
 800a0b4:	69b9      	ldr	r1, [r7, #24]
 800a0b6:	68f8      	ldr	r0, [r7, #12]
 800a0b8:	f000 ff09 	bl	800aece <FMPI2C_WaitOnTXISFlagUntilTimeout>
 800a0bc:	4603      	mov	r3, r0
 800a0be:	2b00      	cmp	r3, #0
 800a0c0:	d001      	beq.n	800a0c6 <FMPI2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800a0c2:	2301      	movs	r3, #1
 800a0c4:	e02c      	b.n	800a120 <FMPI2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == FMPI2C_MEMADD_SIZE_8BIT)
 800a0c6:	88fb      	ldrh	r3, [r7, #6]
 800a0c8:	2b01      	cmp	r3, #1
 800a0ca:	d105      	bne.n	800a0d8 <FMPI2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hfmpi2c->Instance->TXDR = FMPI2C_MEM_ADD_LSB(MemAddress);
 800a0cc:	893b      	ldrh	r3, [r7, #8]
 800a0ce:	b2da      	uxtb	r2, r3
 800a0d0:	68fb      	ldr	r3, [r7, #12]
 800a0d2:	681b      	ldr	r3, [r3, #0]
 800a0d4:	629a      	str	r2, [r3, #40]	@ 0x28
 800a0d6:	e015      	b.n	800a104 <FMPI2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hfmpi2c->Instance->TXDR = FMPI2C_MEM_ADD_MSB(MemAddress);
 800a0d8:	893b      	ldrh	r3, [r7, #8]
 800a0da:	0a1b      	lsrs	r3, r3, #8
 800a0dc:	b29b      	uxth	r3, r3
 800a0de:	b2da      	uxtb	r2, r3
 800a0e0:	68fb      	ldr	r3, [r7, #12]
 800a0e2:	681b      	ldr	r3, [r3, #0]
 800a0e4:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (FMPI2C_WaitOnTXISFlagUntilTimeout(hfmpi2c, Timeout, Tickstart) != HAL_OK)
 800a0e6:	69fa      	ldr	r2, [r7, #28]
 800a0e8:	69b9      	ldr	r1, [r7, #24]
 800a0ea:	68f8      	ldr	r0, [r7, #12]
 800a0ec:	f000 feef 	bl	800aece <FMPI2C_WaitOnTXISFlagUntilTimeout>
 800a0f0:	4603      	mov	r3, r0
 800a0f2:	2b00      	cmp	r3, #0
 800a0f4:	d001      	beq.n	800a0fa <FMPI2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800a0f6:	2301      	movs	r3, #1
 800a0f8:	e012      	b.n	800a120 <FMPI2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hfmpi2c->Instance->TXDR = FMPI2C_MEM_ADD_LSB(MemAddress);
 800a0fa:	893b      	ldrh	r3, [r7, #8]
 800a0fc:	b2da      	uxtb	r2, r3
 800a0fe:	68fb      	ldr	r3, [r7, #12]
 800a100:	681b      	ldr	r3, [r3, #0]
 800a102:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (FMPI2C_WaitOnFlagUntilTimeout(hfmpi2c, FMPI2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800a104:	69fb      	ldr	r3, [r7, #28]
 800a106:	9300      	str	r3, [sp, #0]
 800a108:	69bb      	ldr	r3, [r7, #24]
 800a10a:	2200      	movs	r2, #0
 800a10c:	2180      	movs	r1, #128	@ 0x80
 800a10e:	68f8      	ldr	r0, [r7, #12]
 800a110:	f000 fe84 	bl	800ae1c <FMPI2C_WaitOnFlagUntilTimeout>
 800a114:	4603      	mov	r3, r0
 800a116:	2b00      	cmp	r3, #0
 800a118:	d001      	beq.n	800a11e <FMPI2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800a11a:	2301      	movs	r3, #1
 800a11c:	e000      	b.n	800a120 <FMPI2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800a11e:	2300      	movs	r3, #0
}
 800a120:	4618      	mov	r0, r3
 800a122:	3710      	adds	r7, #16
 800a124:	46bd      	mov	sp, r7
 800a126:	bd80      	pop	{r7, pc}
 800a128:	80002000 	.word	0x80002000

0800a12c <FMPI2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef FMPI2C_RequestMemoryRead(FMPI2C_HandleTypeDef *hfmpi2c, uint16_t DevAddress,
                                                  uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                  uint32_t Tickstart)
{
 800a12c:	b580      	push	{r7, lr}
 800a12e:	b086      	sub	sp, #24
 800a130:	af02      	add	r7, sp, #8
 800a132:	60f8      	str	r0, [r7, #12]
 800a134:	4608      	mov	r0, r1
 800a136:	4611      	mov	r1, r2
 800a138:	461a      	mov	r2, r3
 800a13a:	4603      	mov	r3, r0
 800a13c:	817b      	strh	r3, [r7, #10]
 800a13e:	460b      	mov	r3, r1
 800a140:	813b      	strh	r3, [r7, #8]
 800a142:	4613      	mov	r3, r2
 800a144:	80fb      	strh	r3, [r7, #6]
  FMPI2C_TransferConfig(hfmpi2c, DevAddress, (uint8_t)MemAddSize, FMPI2C_SOFTEND_MODE, FMPI2C_GENERATE_START_WRITE);
 800a146:	88fb      	ldrh	r3, [r7, #6]
 800a148:	b2da      	uxtb	r2, r3
 800a14a:	8979      	ldrh	r1, [r7, #10]
 800a14c:	4b20      	ldr	r3, [pc, #128]	@ (800a1d0 <FMPI2C_RequestMemoryRead+0xa4>)
 800a14e:	9300      	str	r3, [sp, #0]
 800a150:	2300      	movs	r3, #0
 800a152:	68f8      	ldr	r0, [r7, #12]
 800a154:	f001 f8b2 	bl	800b2bc <FMPI2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (FMPI2C_WaitOnTXISFlagUntilTimeout(hfmpi2c, Timeout, Tickstart) != HAL_OK)
 800a158:	69fa      	ldr	r2, [r7, #28]
 800a15a:	69b9      	ldr	r1, [r7, #24]
 800a15c:	68f8      	ldr	r0, [r7, #12]
 800a15e:	f000 feb6 	bl	800aece <FMPI2C_WaitOnTXISFlagUntilTimeout>
 800a162:	4603      	mov	r3, r0
 800a164:	2b00      	cmp	r3, #0
 800a166:	d001      	beq.n	800a16c <FMPI2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800a168:	2301      	movs	r3, #1
 800a16a:	e02c      	b.n	800a1c6 <FMPI2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == FMPI2C_MEMADD_SIZE_8BIT)
 800a16c:	88fb      	ldrh	r3, [r7, #6]
 800a16e:	2b01      	cmp	r3, #1
 800a170:	d105      	bne.n	800a17e <FMPI2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hfmpi2c->Instance->TXDR = FMPI2C_MEM_ADD_LSB(MemAddress);
 800a172:	893b      	ldrh	r3, [r7, #8]
 800a174:	b2da      	uxtb	r2, r3
 800a176:	68fb      	ldr	r3, [r7, #12]
 800a178:	681b      	ldr	r3, [r3, #0]
 800a17a:	629a      	str	r2, [r3, #40]	@ 0x28
 800a17c:	e015      	b.n	800a1aa <FMPI2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hfmpi2c->Instance->TXDR = FMPI2C_MEM_ADD_MSB(MemAddress);
 800a17e:	893b      	ldrh	r3, [r7, #8]
 800a180:	0a1b      	lsrs	r3, r3, #8
 800a182:	b29b      	uxth	r3, r3
 800a184:	b2da      	uxtb	r2, r3
 800a186:	68fb      	ldr	r3, [r7, #12]
 800a188:	681b      	ldr	r3, [r3, #0]
 800a18a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (FMPI2C_WaitOnTXISFlagUntilTimeout(hfmpi2c, Timeout, Tickstart) != HAL_OK)
 800a18c:	69fa      	ldr	r2, [r7, #28]
 800a18e:	69b9      	ldr	r1, [r7, #24]
 800a190:	68f8      	ldr	r0, [r7, #12]
 800a192:	f000 fe9c 	bl	800aece <FMPI2C_WaitOnTXISFlagUntilTimeout>
 800a196:	4603      	mov	r3, r0
 800a198:	2b00      	cmp	r3, #0
 800a19a:	d001      	beq.n	800a1a0 <FMPI2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800a19c:	2301      	movs	r3, #1
 800a19e:	e012      	b.n	800a1c6 <FMPI2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hfmpi2c->Instance->TXDR = FMPI2C_MEM_ADD_LSB(MemAddress);
 800a1a0:	893b      	ldrh	r3, [r7, #8]
 800a1a2:	b2da      	uxtb	r2, r3
 800a1a4:	68fb      	ldr	r3, [r7, #12]
 800a1a6:	681b      	ldr	r3, [r3, #0]
 800a1a8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (FMPI2C_WaitOnFlagUntilTimeout(hfmpi2c, FMPI2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800a1aa:	69fb      	ldr	r3, [r7, #28]
 800a1ac:	9300      	str	r3, [sp, #0]
 800a1ae:	69bb      	ldr	r3, [r7, #24]
 800a1b0:	2200      	movs	r2, #0
 800a1b2:	2140      	movs	r1, #64	@ 0x40
 800a1b4:	68f8      	ldr	r0, [r7, #12]
 800a1b6:	f000 fe31 	bl	800ae1c <FMPI2C_WaitOnFlagUntilTimeout>
 800a1ba:	4603      	mov	r3, r0
 800a1bc:	2b00      	cmp	r3, #0
 800a1be:	d001      	beq.n	800a1c4 <FMPI2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 800a1c0:	2301      	movs	r3, #1
 800a1c2:	e000      	b.n	800a1c6 <FMPI2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800a1c4:	2300      	movs	r3, #0
}
 800a1c6:	4618      	mov	r0, r3
 800a1c8:	3710      	adds	r7, #16
 800a1ca:	46bd      	mov	sp, r7
 800a1cc:	bd80      	pop	{r7, pc}
 800a1ce:	bf00      	nop
 800a1d0:	80002000 	.word	0x80002000

0800a1d4 <FMPI2C_ITAddrCplt>:
  * @param  hfmpi2c FMPI2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void FMPI2C_ITAddrCplt(FMPI2C_HandleTypeDef *hfmpi2c, uint32_t ITFlags)
{
 800a1d4:	b580      	push	{r7, lr}
 800a1d6:	b084      	sub	sp, #16
 800a1d8:	af00      	add	r7, sp, #0
 800a1da:	6078      	str	r0, [r7, #4]
 800a1dc:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hfmpi2c->State & (uint32_t)HAL_FMPI2C_STATE_LISTEN) == (uint32_t)HAL_FMPI2C_STATE_LISTEN)
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a1e4:	b2db      	uxtb	r3, r3
 800a1e6:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800a1ea:	2b28      	cmp	r3, #40	@ 0x28
 800a1ec:	d16a      	bne.n	800a2c4 <FMPI2C_ITAddrCplt+0xf0>
  {
    transferdirection = FMPI2C_GET_DIR(hfmpi2c);
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	681b      	ldr	r3, [r3, #0]
 800a1f2:	699b      	ldr	r3, [r3, #24]
 800a1f4:	0c1b      	lsrs	r3, r3, #16
 800a1f6:	b2db      	uxtb	r3, r3
 800a1f8:	f003 0301 	and.w	r3, r3, #1
 800a1fc:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = FMPI2C_GET_ADDR_MATCH(hfmpi2c);
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	681b      	ldr	r3, [r3, #0]
 800a202:	699b      	ldr	r3, [r3, #24]
 800a204:	0c1b      	lsrs	r3, r3, #16
 800a206:	b29b      	uxth	r3, r3
 800a208:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 800a20c:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = FMPI2C_GET_OWN_ADDRESS1(hfmpi2c);
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	681b      	ldr	r3, [r3, #0]
 800a212:	689b      	ldr	r3, [r3, #8]
 800a214:	b29b      	uxth	r3, r3
 800a216:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a21a:	817b      	strh	r3, [r7, #10]
    ownadd2code       = FMPI2C_GET_OWN_ADDRESS2(hfmpi2c);
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	681b      	ldr	r3, [r3, #0]
 800a220:	68db      	ldr	r3, [r3, #12]
 800a222:	b29b      	uxth	r3, r3
 800a224:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 800a228:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hfmpi2c->Init.AddressingMode == FMPI2C_ADDRESSINGMODE_10BIT)
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	68db      	ldr	r3, [r3, #12]
 800a22e:	2b02      	cmp	r3, #2
 800a230:	d138      	bne.n	800a2a4 <FMPI2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 800a232:	897b      	ldrh	r3, [r7, #10]
 800a234:	09db      	lsrs	r3, r3, #7
 800a236:	b29a      	uxth	r2, r3
 800a238:	89bb      	ldrh	r3, [r7, #12]
 800a23a:	4053      	eors	r3, r2
 800a23c:	b29b      	uxth	r3, r3
 800a23e:	f003 0306 	and.w	r3, r3, #6
 800a242:	2b00      	cmp	r3, #0
 800a244:	d11c      	bne.n	800a280 <FMPI2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 800a246:	897b      	ldrh	r3, [r7, #10]
 800a248:	81bb      	strh	r3, [r7, #12]
        hfmpi2c->AddrEventCount++;
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a24e:	1c5a      	adds	r2, r3, #1
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hfmpi2c->AddrEventCount == 2U)
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a258:	2b02      	cmp	r3, #2
 800a25a:	d13b      	bne.n	800a2d4 <FMPI2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hfmpi2c->AddrEventCount = 0U;
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	2200      	movs	r2, #0
 800a260:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_FMPI2C_CLEAR_FLAG(hfmpi2c, FMPI2C_FLAG_ADDR);
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	681b      	ldr	r3, [r3, #0]
 800a266:	2208      	movs	r2, #8
 800a268:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hfmpi2c);
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	2200      	movs	r2, #0
 800a26e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_FMPI2C_REGISTER_CALLBACKS == 1)
          hfmpi2c->AddrCallback(hfmpi2c, transferdirection, slaveaddrcode);
#else
          HAL_FMPI2C_AddrCallback(hfmpi2c, transferdirection, slaveaddrcode);
 800a272:	89ba      	ldrh	r2, [r7, #12]
 800a274:	7bfb      	ldrb	r3, [r7, #15]
 800a276:	4619      	mov	r1, r3
 800a278:	6878      	ldr	r0, [r7, #4]
 800a27a:	f7fe ffd2 	bl	8009222 <HAL_FMPI2C_AddrCallback>
    __HAL_FMPI2C_CLEAR_FLAG(hfmpi2c, FMPI2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hfmpi2c);
  }
}
 800a27e:	e029      	b.n	800a2d4 <FMPI2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 800a280:	893b      	ldrh	r3, [r7, #8]
 800a282:	81bb      	strh	r3, [r7, #12]
        FMPI2C_Disable_IRQ(hfmpi2c, FMPI2C_XFER_LISTEN_IT);
 800a284:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800a288:	6878      	ldr	r0, [r7, #4]
 800a28a:	f001 f8cd 	bl	800b428 <FMPI2C_Disable_IRQ>
        __HAL_UNLOCK(hfmpi2c);
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	2200      	movs	r2, #0
 800a292:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_FMPI2C_AddrCallback(hfmpi2c, transferdirection, slaveaddrcode);
 800a296:	89ba      	ldrh	r2, [r7, #12]
 800a298:	7bfb      	ldrb	r3, [r7, #15]
 800a29a:	4619      	mov	r1, r3
 800a29c:	6878      	ldr	r0, [r7, #4]
 800a29e:	f7fe ffc0 	bl	8009222 <HAL_FMPI2C_AddrCallback>
}
 800a2a2:	e017      	b.n	800a2d4 <FMPI2C_ITAddrCplt+0x100>
      FMPI2C_Disable_IRQ(hfmpi2c, FMPI2C_XFER_LISTEN_IT);
 800a2a4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800a2a8:	6878      	ldr	r0, [r7, #4]
 800a2aa:	f001 f8bd 	bl	800b428 <FMPI2C_Disable_IRQ>
      __HAL_UNLOCK(hfmpi2c);
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	2200      	movs	r2, #0
 800a2b2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_FMPI2C_AddrCallback(hfmpi2c, transferdirection, slaveaddrcode);
 800a2b6:	89ba      	ldrh	r2, [r7, #12]
 800a2b8:	7bfb      	ldrb	r3, [r7, #15]
 800a2ba:	4619      	mov	r1, r3
 800a2bc:	6878      	ldr	r0, [r7, #4]
 800a2be:	f7fe ffb0 	bl	8009222 <HAL_FMPI2C_AddrCallback>
}
 800a2c2:	e007      	b.n	800a2d4 <FMPI2C_ITAddrCplt+0x100>
    __HAL_FMPI2C_CLEAR_FLAG(hfmpi2c, FMPI2C_FLAG_ADDR);
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	681b      	ldr	r3, [r3, #0]
 800a2c8:	2208      	movs	r2, #8
 800a2ca:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hfmpi2c);
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	2200      	movs	r2, #0
 800a2d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 800a2d4:	bf00      	nop
 800a2d6:	3710      	adds	r7, #16
 800a2d8:	46bd      	mov	sp, r7
 800a2da:	bd80      	pop	{r7, pc}

0800a2dc <FMPI2C_ITMasterSeqCplt>:
  * @brief  FMPI2C Master sequential complete process.
  * @param  hfmpi2c FMPI2C handle.
  * @retval None
  */
static void FMPI2C_ITMasterSeqCplt(FMPI2C_HandleTypeDef *hfmpi2c)
{
 800a2dc:	b580      	push	{r7, lr}
 800a2de:	b082      	sub	sp, #8
 800a2e0:	af00      	add	r7, sp, #0
 800a2e2:	6078      	str	r0, [r7, #4]
  /* Reset FMPI2C handle mode */
  hfmpi2c->Mode = HAL_FMPI2C_MODE_NONE;
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	2200      	movs	r2, #0
 800a2e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when FMPI2C_AUTOEND_MODE enable */
  if (hfmpi2c->State == HAL_FMPI2C_STATE_BUSY_TX)
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a2f2:	b2db      	uxtb	r3, r3
 800a2f4:	2b21      	cmp	r3, #33	@ 0x21
 800a2f6:	d115      	bne.n	800a324 <FMPI2C_ITMasterSeqCplt+0x48>
  {
    hfmpi2c->State         = HAL_FMPI2C_STATE_READY;
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	2220      	movs	r2, #32
 800a2fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hfmpi2c->PreviousState = FMPI2C_STATE_MASTER_BUSY_TX;
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	2211      	movs	r2, #17
 800a304:	631a      	str	r2, [r3, #48]	@ 0x30
    hfmpi2c->XferISR       = NULL;
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	2200      	movs	r2, #0
 800a30a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Disable Interrupts */
    FMPI2C_Disable_IRQ(hfmpi2c, FMPI2C_XFER_TX_IT);
 800a30c:	2101      	movs	r1, #1
 800a30e:	6878      	ldr	r0, [r7, #4]
 800a310:	f001 f88a 	bl	800b428 <FMPI2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hfmpi2c);
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	2200      	movs	r2, #0
 800a318:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_FMPI2C_REGISTER_CALLBACKS == 1)
    hfmpi2c->MasterTxCpltCallback(hfmpi2c);
#else
    HAL_FMPI2C_MasterTxCpltCallback(hfmpi2c);
 800a31c:	6878      	ldr	r0, [r7, #4]
 800a31e:	f7fe ff58 	bl	80091d2 <HAL_FMPI2C_MasterTxCpltCallback>
    hfmpi2c->MasterRxCpltCallback(hfmpi2c);
#else
    HAL_FMPI2C_MasterRxCpltCallback(hfmpi2c);
#endif /* USE_HAL_FMPI2C_REGISTER_CALLBACKS */
  }
}
 800a322:	e014      	b.n	800a34e <FMPI2C_ITMasterSeqCplt+0x72>
    hfmpi2c->State         = HAL_FMPI2C_STATE_READY;
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	2220      	movs	r2, #32
 800a328:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hfmpi2c->PreviousState = FMPI2C_STATE_MASTER_BUSY_RX;
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	2212      	movs	r2, #18
 800a330:	631a      	str	r2, [r3, #48]	@ 0x30
    hfmpi2c->XferISR       = NULL;
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	2200      	movs	r2, #0
 800a336:	635a      	str	r2, [r3, #52]	@ 0x34
    FMPI2C_Disable_IRQ(hfmpi2c, FMPI2C_XFER_RX_IT);
 800a338:	2102      	movs	r1, #2
 800a33a:	6878      	ldr	r0, [r7, #4]
 800a33c:	f001 f874 	bl	800b428 <FMPI2C_Disable_IRQ>
    __HAL_UNLOCK(hfmpi2c);
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	2200      	movs	r2, #0
 800a344:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_FMPI2C_MasterRxCpltCallback(hfmpi2c);
 800a348:	6878      	ldr	r0, [r7, #4]
 800a34a:	f7fe ff4c 	bl	80091e6 <HAL_FMPI2C_MasterRxCpltCallback>
}
 800a34e:	bf00      	nop
 800a350:	3708      	adds	r7, #8
 800a352:	46bd      	mov	sp, r7
 800a354:	bd80      	pop	{r7, pc}

0800a356 <FMPI2C_ITSlaveSeqCplt>:
  * @brief  FMPI2C Slave sequential complete process.
  * @param  hfmpi2c FMPI2C handle.
  * @retval None
  */
static void FMPI2C_ITSlaveSeqCplt(FMPI2C_HandleTypeDef *hfmpi2c)
{
 800a356:	b580      	push	{r7, lr}
 800a358:	b084      	sub	sp, #16
 800a35a:	af00      	add	r7, sp, #0
 800a35c:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hfmpi2c->Instance->CR1);
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	681b      	ldr	r3, [r3, #0]
 800a362:	681b      	ldr	r3, [r3, #0]
 800a364:	60fb      	str	r3, [r7, #12]

  /* Reset FMPI2C handle mode */
  hfmpi2c->Mode = HAL_FMPI2C_MODE_NONE;
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	2200      	movs	r2, #0
 800a36a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (FMPI2C_CHECK_IT_SOURCE(tmpcr1value, FMPI2C_CR1_TXDMAEN) != RESET)
 800a36e:	68fb      	ldr	r3, [r7, #12]
 800a370:	0b9b      	lsrs	r3, r3, #14
 800a372:	f003 0301 	and.w	r3, r3, #1
 800a376:	2b00      	cmp	r3, #0
 800a378:	d008      	beq.n	800a38c <FMPI2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hfmpi2c->Instance->CR1 &= ~FMPI2C_CR1_TXDMAEN;
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	681b      	ldr	r3, [r3, #0]
 800a37e:	681a      	ldr	r2, [r3, #0]
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	681b      	ldr	r3, [r3, #0]
 800a384:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800a388:	601a      	str	r2, [r3, #0]
 800a38a:	e00d      	b.n	800a3a8 <FMPI2C_ITSlaveSeqCplt+0x52>
  }
  else if (FMPI2C_CHECK_IT_SOURCE(tmpcr1value, FMPI2C_CR1_RXDMAEN) != RESET)
 800a38c:	68fb      	ldr	r3, [r7, #12]
 800a38e:	0bdb      	lsrs	r3, r3, #15
 800a390:	f003 0301 	and.w	r3, r3, #1
 800a394:	2b00      	cmp	r3, #0
 800a396:	d007      	beq.n	800a3a8 <FMPI2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hfmpi2c->Instance->CR1 &= ~FMPI2C_CR1_RXDMAEN;
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	681b      	ldr	r3, [r3, #0]
 800a39c:	681a      	ldr	r2, [r3, #0]
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	681b      	ldr	r3, [r3, #0]
 800a3a2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800a3a6:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hfmpi2c->State == HAL_FMPI2C_STATE_BUSY_TX_LISTEN)
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a3ae:	b2db      	uxtb	r3, r3
 800a3b0:	2b29      	cmp	r3, #41	@ 0x29
 800a3b2:	d112      	bne.n	800a3da <FMPI2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_FMPI2C_STATE_SLAVE_BUSY_TX, keep only HAL_FMPI2C_STATE_LISTEN */
    hfmpi2c->State         = HAL_FMPI2C_STATE_LISTEN;
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	2228      	movs	r2, #40	@ 0x28
 800a3b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hfmpi2c->PreviousState = FMPI2C_STATE_SLAVE_BUSY_TX;
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	2221      	movs	r2, #33	@ 0x21
 800a3c0:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    FMPI2C_Disable_IRQ(hfmpi2c, FMPI2C_XFER_TX_IT);
 800a3c2:	2101      	movs	r1, #1
 800a3c4:	6878      	ldr	r0, [r7, #4]
 800a3c6:	f001 f82f 	bl	800b428 <FMPI2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hfmpi2c);
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	2200      	movs	r2, #0
 800a3ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_FMPI2C_REGISTER_CALLBACKS == 1)
    hfmpi2c->SlaveTxCpltCallback(hfmpi2c);
#else
    HAL_FMPI2C_SlaveTxCpltCallback(hfmpi2c);
 800a3d2:	6878      	ldr	r0, [r7, #4]
 800a3d4:	f7fe ff11 	bl	80091fa <HAL_FMPI2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800a3d8:	e017      	b.n	800a40a <FMPI2C_ITSlaveSeqCplt+0xb4>
  else if (hfmpi2c->State == HAL_FMPI2C_STATE_BUSY_RX_LISTEN)
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a3e0:	b2db      	uxtb	r3, r3
 800a3e2:	2b2a      	cmp	r3, #42	@ 0x2a
 800a3e4:	d111      	bne.n	800a40a <FMPI2C_ITSlaveSeqCplt+0xb4>
    hfmpi2c->State         = HAL_FMPI2C_STATE_LISTEN;
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	2228      	movs	r2, #40	@ 0x28
 800a3ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hfmpi2c->PreviousState = FMPI2C_STATE_SLAVE_BUSY_RX;
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	2222      	movs	r2, #34	@ 0x22
 800a3f2:	631a      	str	r2, [r3, #48]	@ 0x30
    FMPI2C_Disable_IRQ(hfmpi2c, FMPI2C_XFER_RX_IT);
 800a3f4:	2102      	movs	r1, #2
 800a3f6:	6878      	ldr	r0, [r7, #4]
 800a3f8:	f001 f816 	bl	800b428 <FMPI2C_Disable_IRQ>
    __HAL_UNLOCK(hfmpi2c);
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	2200      	movs	r2, #0
 800a400:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_FMPI2C_SlaveRxCpltCallback(hfmpi2c);
 800a404:	6878      	ldr	r0, [r7, #4]
 800a406:	f7fe ff02 	bl	800920e <HAL_FMPI2C_SlaveRxCpltCallback>
}
 800a40a:	bf00      	nop
 800a40c:	3710      	adds	r7, #16
 800a40e:	46bd      	mov	sp, r7
 800a410:	bd80      	pop	{r7, pc}
	...

0800a414 <FMPI2C_ITMasterCplt>:
  * @param  hfmpi2c FMPI2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void FMPI2C_ITMasterCplt(FMPI2C_HandleTypeDef *hfmpi2c, uint32_t ITFlags)
{
 800a414:	b580      	push	{r7, lr}
 800a416:	b086      	sub	sp, #24
 800a418:	af00      	add	r7, sp, #0
 800a41a:	6078      	str	r0, [r7, #4]
 800a41c:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 800a41e:	683b      	ldr	r3, [r7, #0]
 800a420:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_FMPI2C_CLEAR_FLAG(hfmpi2c, FMPI2C_FLAG_STOPF);
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	681b      	ldr	r3, [r3, #0]
 800a426:	2220      	movs	r2, #32
 800a428:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hfmpi2c->State == HAL_FMPI2C_STATE_BUSY_TX)
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a430:	b2db      	uxtb	r3, r3
 800a432:	2b21      	cmp	r3, #33	@ 0x21
 800a434:	d107      	bne.n	800a446 <FMPI2C_ITMasterCplt+0x32>
  {
    FMPI2C_Disable_IRQ(hfmpi2c, FMPI2C_XFER_TX_IT);
 800a436:	2101      	movs	r1, #1
 800a438:	6878      	ldr	r0, [r7, #4]
 800a43a:	f000 fff5 	bl	800b428 <FMPI2C_Disable_IRQ>
    hfmpi2c->PreviousState = FMPI2C_STATE_MASTER_BUSY_TX;
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	2211      	movs	r2, #17
 800a442:	631a      	str	r2, [r3, #48]	@ 0x30
 800a444:	e00c      	b.n	800a460 <FMPI2C_ITMasterCplt+0x4c>
  }
  else if (hfmpi2c->State == HAL_FMPI2C_STATE_BUSY_RX)
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a44c:	b2db      	uxtb	r3, r3
 800a44e:	2b22      	cmp	r3, #34	@ 0x22
 800a450:	d106      	bne.n	800a460 <FMPI2C_ITMasterCplt+0x4c>
  {
    FMPI2C_Disable_IRQ(hfmpi2c, FMPI2C_XFER_RX_IT);
 800a452:	2102      	movs	r1, #2
 800a454:	6878      	ldr	r0, [r7, #4]
 800a456:	f000 ffe7 	bl	800b428 <FMPI2C_Disable_IRQ>
    hfmpi2c->PreviousState = FMPI2C_STATE_MASTER_BUSY_RX;
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	2212      	movs	r2, #18
 800a45e:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  FMPI2C_RESET_CR2(hfmpi2c);
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	681b      	ldr	r3, [r3, #0]
 800a464:	6859      	ldr	r1, [r3, #4]
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	681a      	ldr	r2, [r3, #0]
 800a46a:	4b4d      	ldr	r3, [pc, #308]	@ (800a5a0 <FMPI2C_ITMasterCplt+0x18c>)
 800a46c:	400b      	ands	r3, r1
 800a46e:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hfmpi2c->XferISR       = NULL;
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	2200      	movs	r2, #0
 800a474:	635a      	str	r2, [r3, #52]	@ 0x34
  hfmpi2c->XferOptions   = FMPI2C_NO_OPTION_FRAME;
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	4a4a      	ldr	r2, [pc, #296]	@ (800a5a4 <FMPI2C_ITMasterCplt+0x190>)
 800a47a:	62da      	str	r2, [r3, #44]	@ 0x2c

  if (FMPI2C_CHECK_FLAG(tmpITFlags, FMPI2C_FLAG_AF) != RESET)
 800a47c:	697b      	ldr	r3, [r7, #20]
 800a47e:	091b      	lsrs	r3, r3, #4
 800a480:	f003 0301 	and.w	r3, r3, #1
 800a484:	2b00      	cmp	r3, #0
 800a486:	d009      	beq.n	800a49c <FMPI2C_ITMasterCplt+0x88>
  {
    /* Clear NACK Flag */
    __HAL_FMPI2C_CLEAR_FLAG(hfmpi2c, FMPI2C_FLAG_AF);
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	681b      	ldr	r3, [r3, #0]
 800a48c:	2210      	movs	r2, #16
 800a48e:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hfmpi2c->ErrorCode |= HAL_FMPI2C_ERROR_AF;
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a494:	f043 0204 	orr.w	r2, r3, #4
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Fetch Last receive data if any */
  if ((hfmpi2c->State == HAL_FMPI2C_STATE_ABORT) && (FMPI2C_CHECK_FLAG(tmpITFlags, FMPI2C_FLAG_RXNE) != RESET))
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a4a2:	b2db      	uxtb	r3, r3
 800a4a4:	2b60      	cmp	r3, #96	@ 0x60
 800a4a6:	d10b      	bne.n	800a4c0 <FMPI2C_ITMasterCplt+0xac>
 800a4a8:	697b      	ldr	r3, [r7, #20]
 800a4aa:	089b      	lsrs	r3, r3, #2
 800a4ac:	f003 0301 	and.w	r3, r3, #1
 800a4b0:	2b00      	cmp	r3, #0
 800a4b2:	d005      	beq.n	800a4c0 <FMPI2C_ITMasterCplt+0xac>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hfmpi2c->Instance->RXDR;
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	681b      	ldr	r3, [r3, #0]
 800a4b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a4ba:	b2db      	uxtb	r3, r3
 800a4bc:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 800a4be:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  FMPI2C_Flush_TXDR(hfmpi2c);
 800a4c0:	6878      	ldr	r0, [r7, #4]
 800a4c2:	f000 fb48 	bl	800ab56 <FMPI2C_Flush_TXDR>

  /* Store current volatile hfmpi2c->ErrorCode, misra rule */
  tmperror = hfmpi2c->ErrorCode;
 800a4c6:	687b      	ldr	r3, [r7, #4]
 800a4c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a4ca:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hfmpi2c->State == HAL_FMPI2C_STATE_ABORT) || (tmperror != HAL_FMPI2C_ERROR_NONE))
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a4d2:	b2db      	uxtb	r3, r3
 800a4d4:	2b60      	cmp	r3, #96	@ 0x60
 800a4d6:	d002      	beq.n	800a4de <FMPI2C_ITMasterCplt+0xca>
 800a4d8:	693b      	ldr	r3, [r7, #16]
 800a4da:	2b00      	cmp	r3, #0
 800a4dc:	d006      	beq.n	800a4ec <FMPI2C_ITMasterCplt+0xd8>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    FMPI2C_ITError(hfmpi2c, hfmpi2c->ErrorCode);
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a4e2:	4619      	mov	r1, r3
 800a4e4:	6878      	ldr	r0, [r7, #4]
 800a4e6:	f000 fa1f 	bl	800a928 <FMPI2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 800a4ea:	e054      	b.n	800a596 <FMPI2C_ITMasterCplt+0x182>
  else if (hfmpi2c->State == HAL_FMPI2C_STATE_BUSY_TX)
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a4f2:	b2db      	uxtb	r3, r3
 800a4f4:	2b21      	cmp	r3, #33	@ 0x21
 800a4f6:	d124      	bne.n	800a542 <FMPI2C_ITMasterCplt+0x12e>
    hfmpi2c->State = HAL_FMPI2C_STATE_READY;
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	2220      	movs	r2, #32
 800a4fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hfmpi2c->PreviousState = FMPI2C_STATE_NONE;
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	2200      	movs	r2, #0
 800a504:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hfmpi2c->Mode == HAL_FMPI2C_MODE_MEM)
 800a506:	687b      	ldr	r3, [r7, #4]
 800a508:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a50c:	b2db      	uxtb	r3, r3
 800a50e:	2b40      	cmp	r3, #64	@ 0x40
 800a510:	d10b      	bne.n	800a52a <FMPI2C_ITMasterCplt+0x116>
      hfmpi2c->Mode = HAL_FMPI2C_MODE_NONE;
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	2200      	movs	r2, #0
 800a516:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hfmpi2c);
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	2200      	movs	r2, #0
 800a51e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_FMPI2C_MemTxCpltCallback(hfmpi2c);
 800a522:	6878      	ldr	r0, [r7, #4]
 800a524:	f7fe fe95 	bl	8009252 <HAL_FMPI2C_MemTxCpltCallback>
}
 800a528:	e035      	b.n	800a596 <FMPI2C_ITMasterCplt+0x182>
      hfmpi2c->Mode = HAL_FMPI2C_MODE_NONE;
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	2200      	movs	r2, #0
 800a52e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hfmpi2c);
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	2200      	movs	r2, #0
 800a536:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_FMPI2C_MasterTxCpltCallback(hfmpi2c);
 800a53a:	6878      	ldr	r0, [r7, #4]
 800a53c:	f7fe fe49 	bl	80091d2 <HAL_FMPI2C_MasterTxCpltCallback>
}
 800a540:	e029      	b.n	800a596 <FMPI2C_ITMasterCplt+0x182>
  else if (hfmpi2c->State == HAL_FMPI2C_STATE_BUSY_RX)
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a548:	b2db      	uxtb	r3, r3
 800a54a:	2b22      	cmp	r3, #34	@ 0x22
 800a54c:	d123      	bne.n	800a596 <FMPI2C_ITMasterCplt+0x182>
    hfmpi2c->State = HAL_FMPI2C_STATE_READY;
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	2220      	movs	r2, #32
 800a552:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hfmpi2c->PreviousState = FMPI2C_STATE_NONE;
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	2200      	movs	r2, #0
 800a55a:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hfmpi2c->Mode == HAL_FMPI2C_MODE_MEM)
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a562:	b2db      	uxtb	r3, r3
 800a564:	2b40      	cmp	r3, #64	@ 0x40
 800a566:	d10b      	bne.n	800a580 <FMPI2C_ITMasterCplt+0x16c>
      hfmpi2c->Mode = HAL_FMPI2C_MODE_NONE;
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	2200      	movs	r2, #0
 800a56c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hfmpi2c);
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	2200      	movs	r2, #0
 800a574:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_FMPI2C_MemRxCpltCallback(hfmpi2c);
 800a578:	6878      	ldr	r0, [r7, #4]
 800a57a:	f7fe fe74 	bl	8009266 <HAL_FMPI2C_MemRxCpltCallback>
}
 800a57e:	e00a      	b.n	800a596 <FMPI2C_ITMasterCplt+0x182>
      hfmpi2c->Mode = HAL_FMPI2C_MODE_NONE;
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	2200      	movs	r2, #0
 800a584:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hfmpi2c);
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	2200      	movs	r2, #0
 800a58c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_FMPI2C_MasterRxCpltCallback(hfmpi2c);
 800a590:	6878      	ldr	r0, [r7, #4]
 800a592:	f7fe fe28 	bl	80091e6 <HAL_FMPI2C_MasterRxCpltCallback>
}
 800a596:	bf00      	nop
 800a598:	3718      	adds	r7, #24
 800a59a:	46bd      	mov	sp, r7
 800a59c:	bd80      	pop	{r7, pc}
 800a59e:	bf00      	nop
 800a5a0:	fe00e800 	.word	0xfe00e800
 800a5a4:	ffff0000 	.word	0xffff0000

0800a5a8 <FMPI2C_ITSlaveCplt>:
  * @param  hfmpi2c FMPI2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void FMPI2C_ITSlaveCplt(FMPI2C_HandleTypeDef *hfmpi2c, uint32_t ITFlags)
{
 800a5a8:	b580      	push	{r7, lr}
 800a5aa:	b086      	sub	sp, #24
 800a5ac:	af00      	add	r7, sp, #0
 800a5ae:	6078      	str	r0, [r7, #4]
 800a5b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hfmpi2c->Instance->CR1);
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	681b      	ldr	r3, [r3, #0]
 800a5b6:	681b      	ldr	r3, [r3, #0]
 800a5b8:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 800a5ba:	683b      	ldr	r3, [r7, #0]
 800a5bc:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hfmpi2c->XferOptions;
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a5c2:	60fb      	str	r3, [r7, #12]
  HAL_FMPI2C_StateTypeDef tmpstate = hfmpi2c->State;
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a5ca:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_FMPI2C_CLEAR_FLAG(hfmpi2c, FMPI2C_FLAG_STOPF);
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	681b      	ldr	r3, [r3, #0]
 800a5d0:	2220      	movs	r2, #32
 800a5d2:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_FMPI2C_STATE_BUSY_TX) || (tmpstate == HAL_FMPI2C_STATE_BUSY_TX_LISTEN))
 800a5d4:	7afb      	ldrb	r3, [r7, #11]
 800a5d6:	2b21      	cmp	r3, #33	@ 0x21
 800a5d8:	d002      	beq.n	800a5e0 <FMPI2C_ITSlaveCplt+0x38>
 800a5da:	7afb      	ldrb	r3, [r7, #11]
 800a5dc:	2b29      	cmp	r3, #41	@ 0x29
 800a5de:	d108      	bne.n	800a5f2 <FMPI2C_ITSlaveCplt+0x4a>
  {
    FMPI2C_Disable_IRQ(hfmpi2c, FMPI2C_XFER_LISTEN_IT | FMPI2C_XFER_TX_IT);
 800a5e0:	f248 0101 	movw	r1, #32769	@ 0x8001
 800a5e4:	6878      	ldr	r0, [r7, #4]
 800a5e6:	f000 ff1f 	bl	800b428 <FMPI2C_Disable_IRQ>
    hfmpi2c->PreviousState = FMPI2C_STATE_SLAVE_BUSY_TX;
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	2221      	movs	r2, #33	@ 0x21
 800a5ee:	631a      	str	r2, [r3, #48]	@ 0x30
 800a5f0:	e019      	b.n	800a626 <FMPI2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_FMPI2C_STATE_BUSY_RX) || (tmpstate == HAL_FMPI2C_STATE_BUSY_RX_LISTEN))
 800a5f2:	7afb      	ldrb	r3, [r7, #11]
 800a5f4:	2b22      	cmp	r3, #34	@ 0x22
 800a5f6:	d002      	beq.n	800a5fe <FMPI2C_ITSlaveCplt+0x56>
 800a5f8:	7afb      	ldrb	r3, [r7, #11]
 800a5fa:	2b2a      	cmp	r3, #42	@ 0x2a
 800a5fc:	d108      	bne.n	800a610 <FMPI2C_ITSlaveCplt+0x68>
  {
    FMPI2C_Disable_IRQ(hfmpi2c, FMPI2C_XFER_LISTEN_IT | FMPI2C_XFER_RX_IT);
 800a5fe:	f248 0102 	movw	r1, #32770	@ 0x8002
 800a602:	6878      	ldr	r0, [r7, #4]
 800a604:	f000 ff10 	bl	800b428 <FMPI2C_Disable_IRQ>
    hfmpi2c->PreviousState = FMPI2C_STATE_SLAVE_BUSY_RX;
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	2222      	movs	r2, #34	@ 0x22
 800a60c:	631a      	str	r2, [r3, #48]	@ 0x30
 800a60e:	e00a      	b.n	800a626 <FMPI2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_FMPI2C_STATE_LISTEN)
 800a610:	7afb      	ldrb	r3, [r7, #11]
 800a612:	2b28      	cmp	r3, #40	@ 0x28
 800a614:	d107      	bne.n	800a626 <FMPI2C_ITSlaveCplt+0x7e>
  {
    FMPI2C_Disable_IRQ(hfmpi2c, FMPI2C_XFER_LISTEN_IT | FMPI2C_XFER_TX_IT | FMPI2C_XFER_RX_IT);
 800a616:	f248 0103 	movw	r1, #32771	@ 0x8003
 800a61a:	6878      	ldr	r0, [r7, #4]
 800a61c:	f000 ff04 	bl	800b428 <FMPI2C_Disable_IRQ>
    hfmpi2c->PreviousState = FMPI2C_STATE_NONE;
 800a620:	687b      	ldr	r3, [r7, #4]
 800a622:	2200      	movs	r2, #0
 800a624:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hfmpi2c->Instance->CR2 |= FMPI2C_CR2_NACK;
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	681b      	ldr	r3, [r3, #0]
 800a62a:	685a      	ldr	r2, [r3, #4]
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	681b      	ldr	r3, [r3, #0]
 800a630:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a634:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  FMPI2C_RESET_CR2(hfmpi2c);
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	681b      	ldr	r3, [r3, #0]
 800a63a:	6859      	ldr	r1, [r3, #4]
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	681a      	ldr	r2, [r3, #0]
 800a640:	4b8c      	ldr	r3, [pc, #560]	@ (800a874 <FMPI2C_ITSlaveCplt+0x2cc>)
 800a642:	400b      	ands	r3, r1
 800a644:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  FMPI2C_Flush_TXDR(hfmpi2c);
 800a646:	6878      	ldr	r0, [r7, #4]
 800a648:	f000 fa85 	bl	800ab56 <FMPI2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (FMPI2C_CHECK_IT_SOURCE(tmpcr1value, FMPI2C_CR1_TXDMAEN) != RESET)
 800a64c:	693b      	ldr	r3, [r7, #16]
 800a64e:	0b9b      	lsrs	r3, r3, #14
 800a650:	f003 0301 	and.w	r3, r3, #1
 800a654:	2b00      	cmp	r3, #0
 800a656:	d013      	beq.n	800a680 <FMPI2C_ITSlaveCplt+0xd8>
  {
    /* Disable DMA Request */
    hfmpi2c->Instance->CR1 &= ~FMPI2C_CR1_TXDMAEN;
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	681b      	ldr	r3, [r3, #0]
 800a65c:	681a      	ldr	r2, [r3, #0]
 800a65e:	687b      	ldr	r3, [r7, #4]
 800a660:	681b      	ldr	r3, [r3, #0]
 800a662:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800a666:	601a      	str	r2, [r3, #0]

    if (hfmpi2c->hdmatx != NULL)
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a66c:	2b00      	cmp	r3, #0
 800a66e:	d020      	beq.n	800a6b2 <FMPI2C_ITSlaveCplt+0x10a>
    {
      hfmpi2c->XferCount = (uint16_t)FMPI2C_GET_DMA_REMAIN_DATA(hfmpi2c->hdmatx);
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a674:	681b      	ldr	r3, [r3, #0]
 800a676:	685b      	ldr	r3, [r3, #4]
 800a678:	b29a      	uxth	r2, r3
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800a67e:	e018      	b.n	800a6b2 <FMPI2C_ITSlaveCplt+0x10a>
    }
  }
  else if (FMPI2C_CHECK_IT_SOURCE(tmpcr1value, FMPI2C_CR1_RXDMAEN) != RESET)
 800a680:	693b      	ldr	r3, [r7, #16]
 800a682:	0bdb      	lsrs	r3, r3, #15
 800a684:	f003 0301 	and.w	r3, r3, #1
 800a688:	2b00      	cmp	r3, #0
 800a68a:	d012      	beq.n	800a6b2 <FMPI2C_ITSlaveCplt+0x10a>
  {
    /* Disable DMA Request */
    hfmpi2c->Instance->CR1 &= ~FMPI2C_CR1_RXDMAEN;
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	681b      	ldr	r3, [r3, #0]
 800a690:	681a      	ldr	r2, [r3, #0]
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	681b      	ldr	r3, [r3, #0]
 800a696:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800a69a:	601a      	str	r2, [r3, #0]

    if (hfmpi2c->hdmarx != NULL)
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a6a0:	2b00      	cmp	r3, #0
 800a6a2:	d006      	beq.n	800a6b2 <FMPI2C_ITSlaveCplt+0x10a>
    {
      hfmpi2c->XferCount = (uint16_t)FMPI2C_GET_DMA_REMAIN_DATA(hfmpi2c->hdmarx);
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a6a8:	681b      	ldr	r3, [r3, #0]
 800a6aa:	685b      	ldr	r3, [r3, #4]
 800a6ac:	b29a      	uxth	r2, r3
 800a6ae:	687b      	ldr	r3, [r7, #4]
 800a6b0:	855a      	strh	r2, [r3, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (FMPI2C_CHECK_FLAG(tmpITFlags, FMPI2C_FLAG_RXNE) != RESET)
 800a6b2:	697b      	ldr	r3, [r7, #20]
 800a6b4:	089b      	lsrs	r3, r3, #2
 800a6b6:	f003 0301 	and.w	r3, r3, #1
 800a6ba:	2b00      	cmp	r3, #0
 800a6bc:	d020      	beq.n	800a700 <FMPI2C_ITSlaveCplt+0x158>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~FMPI2C_FLAG_RXNE;
 800a6be:	697b      	ldr	r3, [r7, #20]
 800a6c0:	f023 0304 	bic.w	r3, r3, #4
 800a6c4:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hfmpi2c->pBuffPtr = (uint8_t)hfmpi2c->Instance->RXDR;
 800a6c6:	687b      	ldr	r3, [r7, #4]
 800a6c8:	681b      	ldr	r3, [r3, #0]
 800a6ca:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a6d0:	b2d2      	uxtb	r2, r2
 800a6d2:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hfmpi2c->pBuffPtr++;
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a6d8:	1c5a      	adds	r2, r3, #1
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hfmpi2c->XferSize > 0U))
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a6e2:	2b00      	cmp	r3, #0
 800a6e4:	d00c      	beq.n	800a700 <FMPI2C_ITSlaveCplt+0x158>
    {
      hfmpi2c->XferSize--;
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a6ea:	3b01      	subs	r3, #1
 800a6ec:	b29a      	uxth	r2, r3
 800a6ee:	687b      	ldr	r3, [r7, #4]
 800a6f0:	851a      	strh	r2, [r3, #40]	@ 0x28
      hfmpi2c->XferCount--;
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a6f6:	b29b      	uxth	r3, r3
 800a6f8:	3b01      	subs	r3, #1
 800a6fa:	b29a      	uxth	r2, r3
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hfmpi2c->XferCount != 0U)
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a704:	b29b      	uxth	r3, r3
 800a706:	2b00      	cmp	r3, #0
 800a708:	d005      	beq.n	800a716 <FMPI2C_ITSlaveCplt+0x16e>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hfmpi2c->ErrorCode |= HAL_FMPI2C_ERROR_AF;
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a70e:	f043 0204 	orr.w	r2, r3, #4
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((FMPI2C_CHECK_FLAG(tmpITFlags, FMPI2C_FLAG_AF) != RESET) && \
 800a716:	697b      	ldr	r3, [r7, #20]
 800a718:	091b      	lsrs	r3, r3, #4
 800a71a:	f003 0301 	and.w	r3, r3, #1
 800a71e:	2b00      	cmp	r3, #0
 800a720:	d04a      	beq.n	800a7b8 <FMPI2C_ITSlaveCplt+0x210>
      (FMPI2C_CHECK_IT_SOURCE(tmpcr1value, FMPI2C_IT_NACKI) != RESET))
 800a722:	693b      	ldr	r3, [r7, #16]
 800a724:	091b      	lsrs	r3, r3, #4
 800a726:	f003 0301 	and.w	r3, r3, #1
  if ((FMPI2C_CHECK_FLAG(tmpITFlags, FMPI2C_FLAG_AF) != RESET) && \
 800a72a:	2b00      	cmp	r3, #0
 800a72c:	d044      	beq.n	800a7b8 <FMPI2C_ITSlaveCplt+0x210>
  {
    /* Check that FMPI2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hfmpi2c->XferCount == 0U)
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a732:	b29b      	uxth	r3, r3
 800a734:	2b00      	cmp	r3, #0
 800a736:	d128      	bne.n	800a78a <FMPI2C_ITSlaveCplt+0x1e2>
    {
      if ((hfmpi2c->State == HAL_FMPI2C_STATE_LISTEN) && (tmpoptions == FMPI2C_FIRST_AND_LAST_FRAME))
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a73e:	b2db      	uxtb	r3, r3
 800a740:	2b28      	cmp	r3, #40	@ 0x28
 800a742:	d108      	bne.n	800a756 <FMPI2C_ITSlaveCplt+0x1ae>
 800a744:	68fb      	ldr	r3, [r7, #12]
 800a746:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a74a:	d104      	bne.n	800a756 <FMPI2C_ITSlaveCplt+0x1ae>
        /* Same action must be done for (tmpoptions == FMPI2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call FMPI2C Listen complete process */
        FMPI2C_ITListenCplt(hfmpi2c, tmpITFlags);
 800a74c:	6979      	ldr	r1, [r7, #20]
 800a74e:	6878      	ldr	r0, [r7, #4]
 800a750:	f000 f894 	bl	800a87c <FMPI2C_ITListenCplt>
 800a754:	e030      	b.n	800a7b8 <FMPI2C_ITSlaveCplt+0x210>
      }
      else if ((hfmpi2c->State == HAL_FMPI2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != FMPI2C_NO_OPTION_FRAME))
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a75c:	b2db      	uxtb	r3, r3
 800a75e:	2b29      	cmp	r3, #41	@ 0x29
 800a760:	d10e      	bne.n	800a780 <FMPI2C_ITSlaveCplt+0x1d8>
 800a762:	68fb      	ldr	r3, [r7, #12]
 800a764:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800a768:	d00a      	beq.n	800a780 <FMPI2C_ITSlaveCplt+0x1d8>
      {
        /* Clear NACK Flag */
        __HAL_FMPI2C_CLEAR_FLAG(hfmpi2c, FMPI2C_FLAG_AF);
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	681b      	ldr	r3, [r3, #0]
 800a76e:	2210      	movs	r2, #16
 800a770:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        FMPI2C_Flush_TXDR(hfmpi2c);
 800a772:	6878      	ldr	r0, [r7, #4]
 800a774:	f000 f9ef 	bl	800ab56 <FMPI2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call FMPI2C Slave Sequential complete process */
        FMPI2C_ITSlaveSeqCplt(hfmpi2c);
 800a778:	6878      	ldr	r0, [r7, #4]
 800a77a:	f7ff fdec 	bl	800a356 <FMPI2C_ITSlaveSeqCplt>
 800a77e:	e01b      	b.n	800a7b8 <FMPI2C_ITSlaveCplt+0x210>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_FMPI2C_CLEAR_FLAG(hfmpi2c, FMPI2C_FLAG_AF);
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	681b      	ldr	r3, [r3, #0]
 800a784:	2210      	movs	r2, #16
 800a786:	61da      	str	r2, [r3, #28]
 800a788:	e016      	b.n	800a7b8 <FMPI2C_ITSlaveCplt+0x210>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_FMPI2C_CLEAR_FLAG(hfmpi2c, FMPI2C_FLAG_AF);
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	681b      	ldr	r3, [r3, #0]
 800a78e:	2210      	movs	r2, #16
 800a790:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hfmpi2c->ErrorCode |= HAL_FMPI2C_ERROR_AF;
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a796:	f043 0204 	orr.w	r2, r3, #4
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == FMPI2C_FIRST_FRAME) || (tmpoptions == FMPI2C_NEXT_FRAME))
 800a79e:	68fb      	ldr	r3, [r7, #12]
 800a7a0:	2b00      	cmp	r3, #0
 800a7a2:	d003      	beq.n	800a7ac <FMPI2C_ITSlaveCplt+0x204>
 800a7a4:	68fb      	ldr	r3, [r7, #12]
 800a7a6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a7aa:	d105      	bne.n	800a7b8 <FMPI2C_ITSlaveCplt+0x210>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        FMPI2C_ITError(hfmpi2c, hfmpi2c->ErrorCode);
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a7b0:	4619      	mov	r1, r3
 800a7b2:	6878      	ldr	r0, [r7, #4]
 800a7b4:	f000 f8b8 	bl	800a928 <FMPI2C_ITError>
      }
    }
  }

  hfmpi2c->Mode = HAL_FMPI2C_MODE_NONE;
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	2200      	movs	r2, #0
 800a7bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hfmpi2c->XferISR = NULL;
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	2200      	movs	r2, #0
 800a7c4:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hfmpi2c->ErrorCode != HAL_FMPI2C_ERROR_NONE)
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a7ca:	2b00      	cmp	r3, #0
 800a7cc:	d010      	beq.n	800a7f0 <FMPI2C_ITSlaveCplt+0x248>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    FMPI2C_ITError(hfmpi2c, hfmpi2c->ErrorCode);
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a7d2:	4619      	mov	r1, r3
 800a7d4:	6878      	ldr	r0, [r7, #4]
 800a7d6:	f000 f8a7 	bl	800a928 <FMPI2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hfmpi2c->State == HAL_FMPI2C_STATE_LISTEN)
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a7e0:	b2db      	uxtb	r3, r3
 800a7e2:	2b28      	cmp	r3, #40	@ 0x28
 800a7e4:	d141      	bne.n	800a86a <FMPI2C_ITSlaveCplt+0x2c2>
    {
      /* Call FMPI2C Listen complete process */
      FMPI2C_ITListenCplt(hfmpi2c, tmpITFlags);
 800a7e6:	6979      	ldr	r1, [r7, #20]
 800a7e8:	6878      	ldr	r0, [r7, #4]
 800a7ea:	f000 f847 	bl	800a87c <FMPI2C_ITListenCplt>
    hfmpi2c->SlaveTxCpltCallback(hfmpi2c);
#else
    HAL_FMPI2C_SlaveTxCpltCallback(hfmpi2c);
#endif /* USE_HAL_FMPI2C_REGISTER_CALLBACKS */
  }
}
 800a7ee:	e03c      	b.n	800a86a <FMPI2C_ITSlaveCplt+0x2c2>
  else if (hfmpi2c->XferOptions != FMPI2C_NO_OPTION_FRAME)
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a7f4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800a7f8:	d014      	beq.n	800a824 <FMPI2C_ITSlaveCplt+0x27c>
    FMPI2C_ITSlaveSeqCplt(hfmpi2c);
 800a7fa:	6878      	ldr	r0, [r7, #4]
 800a7fc:	f7ff fdab 	bl	800a356 <FMPI2C_ITSlaveSeqCplt>
    hfmpi2c->XferOptions = FMPI2C_NO_OPTION_FRAME;
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	4a1d      	ldr	r2, [pc, #116]	@ (800a878 <FMPI2C_ITSlaveCplt+0x2d0>)
 800a804:	62da      	str	r2, [r3, #44]	@ 0x2c
    hfmpi2c->State = HAL_FMPI2C_STATE_READY;
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	2220      	movs	r2, #32
 800a80a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hfmpi2c->PreviousState = FMPI2C_STATE_NONE;
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	2200      	movs	r2, #0
 800a812:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hfmpi2c);
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	2200      	movs	r2, #0
 800a818:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_FMPI2C_ListenCpltCallback(hfmpi2c);
 800a81c:	6878      	ldr	r0, [r7, #4]
 800a81e:	f7fe fd0e 	bl	800923e <HAL_FMPI2C_ListenCpltCallback>
}
 800a822:	e022      	b.n	800a86a <FMPI2C_ITSlaveCplt+0x2c2>
  else if (hfmpi2c->State == HAL_FMPI2C_STATE_BUSY_RX)
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a82a:	b2db      	uxtb	r3, r3
 800a82c:	2b22      	cmp	r3, #34	@ 0x22
 800a82e:	d10e      	bne.n	800a84e <FMPI2C_ITSlaveCplt+0x2a6>
    hfmpi2c->State = HAL_FMPI2C_STATE_READY;
 800a830:	687b      	ldr	r3, [r7, #4]
 800a832:	2220      	movs	r2, #32
 800a834:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hfmpi2c->PreviousState = FMPI2C_STATE_NONE;
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	2200      	movs	r2, #0
 800a83c:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hfmpi2c);
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	2200      	movs	r2, #0
 800a842:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_FMPI2C_SlaveRxCpltCallback(hfmpi2c);
 800a846:	6878      	ldr	r0, [r7, #4]
 800a848:	f7fe fce1 	bl	800920e <HAL_FMPI2C_SlaveRxCpltCallback>
}
 800a84c:	e00d      	b.n	800a86a <FMPI2C_ITSlaveCplt+0x2c2>
    hfmpi2c->State = HAL_FMPI2C_STATE_READY;
 800a84e:	687b      	ldr	r3, [r7, #4]
 800a850:	2220      	movs	r2, #32
 800a852:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hfmpi2c->PreviousState = FMPI2C_STATE_NONE;
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	2200      	movs	r2, #0
 800a85a:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hfmpi2c);
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	2200      	movs	r2, #0
 800a860:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_FMPI2C_SlaveTxCpltCallback(hfmpi2c);
 800a864:	6878      	ldr	r0, [r7, #4]
 800a866:	f7fe fcc8 	bl	80091fa <HAL_FMPI2C_SlaveTxCpltCallback>
}
 800a86a:	bf00      	nop
 800a86c:	3718      	adds	r7, #24
 800a86e:	46bd      	mov	sp, r7
 800a870:	bd80      	pop	{r7, pc}
 800a872:	bf00      	nop
 800a874:	fe00e800 	.word	0xfe00e800
 800a878:	ffff0000 	.word	0xffff0000

0800a87c <FMPI2C_ITListenCplt>:
  * @param  hfmpi2c FMPI2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void FMPI2C_ITListenCplt(FMPI2C_HandleTypeDef *hfmpi2c, uint32_t ITFlags)
{
 800a87c:	b580      	push	{r7, lr}
 800a87e:	b082      	sub	sp, #8
 800a880:	af00      	add	r7, sp, #0
 800a882:	6078      	str	r0, [r7, #4]
 800a884:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hfmpi2c->XferOptions = FMPI2C_NO_OPTION_FRAME;
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	4a26      	ldr	r2, [pc, #152]	@ (800a924 <FMPI2C_ITListenCplt+0xa8>)
 800a88a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfmpi2c->PreviousState = FMPI2C_STATE_NONE;
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	2200      	movs	r2, #0
 800a890:	631a      	str	r2, [r3, #48]	@ 0x30
  hfmpi2c->State = HAL_FMPI2C_STATE_READY;
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	2220      	movs	r2, #32
 800a896:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hfmpi2c->Mode = HAL_FMPI2C_MODE_NONE;
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	2200      	movs	r2, #0
 800a89e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hfmpi2c->XferISR = NULL;
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	2200      	movs	r2, #0
 800a8a6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (FMPI2C_CHECK_FLAG(ITFlags, FMPI2C_FLAG_RXNE) != RESET)
 800a8a8:	683b      	ldr	r3, [r7, #0]
 800a8aa:	089b      	lsrs	r3, r3, #2
 800a8ac:	f003 0301 	and.w	r3, r3, #1
 800a8b0:	2b00      	cmp	r3, #0
 800a8b2:	d022      	beq.n	800a8fa <FMPI2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hfmpi2c->pBuffPtr = (uint8_t)hfmpi2c->Instance->RXDR;
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	681b      	ldr	r3, [r3, #0]
 800a8b8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a8be:	b2d2      	uxtb	r2, r2
 800a8c0:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hfmpi2c->pBuffPtr++;
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a8c6:	1c5a      	adds	r2, r3, #1
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hfmpi2c->XferSize > 0U))
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a8d0:	2b00      	cmp	r3, #0
 800a8d2:	d012      	beq.n	800a8fa <FMPI2C_ITListenCplt+0x7e>
    {
      hfmpi2c->XferSize--;
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a8d8:	3b01      	subs	r3, #1
 800a8da:	b29a      	uxth	r2, r3
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	851a      	strh	r2, [r3, #40]	@ 0x28
      hfmpi2c->XferCount--;
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a8e4:	b29b      	uxth	r3, r3
 800a8e6:	3b01      	subs	r3, #1
 800a8e8:	b29a      	uxth	r2, r3
 800a8ea:	687b      	ldr	r3, [r7, #4]
 800a8ec:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hfmpi2c->ErrorCode |= HAL_FMPI2C_ERROR_AF;
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a8f2:	f043 0204 	orr.w	r2, r3, #4
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  FMPI2C_Disable_IRQ(hfmpi2c, FMPI2C_XFER_LISTEN_IT | FMPI2C_XFER_RX_IT | FMPI2C_XFER_TX_IT);
 800a8fa:	f248 0103 	movw	r1, #32771	@ 0x8003
 800a8fe:	6878      	ldr	r0, [r7, #4]
 800a900:	f000 fd92 	bl	800b428 <FMPI2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_FMPI2C_CLEAR_FLAG(hfmpi2c, FMPI2C_FLAG_AF);
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	681b      	ldr	r3, [r3, #0]
 800a908:	2210      	movs	r2, #16
 800a90a:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hfmpi2c);
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	2200      	movs	r2, #0
 800a910:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_FMPI2C_REGISTER_CALLBACKS == 1)
  hfmpi2c->ListenCpltCallback(hfmpi2c);
#else
  HAL_FMPI2C_ListenCpltCallback(hfmpi2c);
 800a914:	6878      	ldr	r0, [r7, #4]
 800a916:	f7fe fc92 	bl	800923e <HAL_FMPI2C_ListenCpltCallback>
#endif /* USE_HAL_FMPI2C_REGISTER_CALLBACKS */
}
 800a91a:	bf00      	nop
 800a91c:	3708      	adds	r7, #8
 800a91e:	46bd      	mov	sp, r7
 800a920:	bd80      	pop	{r7, pc}
 800a922:	bf00      	nop
 800a924:	ffff0000 	.word	0xffff0000

0800a928 <FMPI2C_ITError>:
  * @param  hfmpi2c FMPI2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void FMPI2C_ITError(FMPI2C_HandleTypeDef *hfmpi2c, uint32_t ErrorCode)
{
 800a928:	b580      	push	{r7, lr}
 800a92a:	b084      	sub	sp, #16
 800a92c:	af00      	add	r7, sp, #0
 800a92e:	6078      	str	r0, [r7, #4]
 800a930:	6039      	str	r1, [r7, #0]
  HAL_FMPI2C_StateTypeDef tmpstate = hfmpi2c->State;
 800a932:	687b      	ldr	r3, [r7, #4]
 800a934:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a938:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hfmpi2c->Mode          = HAL_FMPI2C_MODE_NONE;
 800a93a:	687b      	ldr	r3, [r7, #4]
 800a93c:	2200      	movs	r2, #0
 800a93e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hfmpi2c->XferOptions   = FMPI2C_NO_OPTION_FRAME;
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	4a6d      	ldr	r2, [pc, #436]	@ (800aafc <FMPI2C_ITError+0x1d4>)
 800a946:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfmpi2c->XferCount     = 0U;
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	2200      	movs	r2, #0
 800a94c:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hfmpi2c->ErrorCode |= ErrorCode;
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a952:	683b      	ldr	r3, [r7, #0]
 800a954:	431a      	orrs	r2, r3
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_FMPI2C_STATE_LISTEN)         ||
 800a95a:	7bfb      	ldrb	r3, [r7, #15]
 800a95c:	2b28      	cmp	r3, #40	@ 0x28
 800a95e:	d005      	beq.n	800a96c <FMPI2C_ITError+0x44>
 800a960:	7bfb      	ldrb	r3, [r7, #15]
 800a962:	2b29      	cmp	r3, #41	@ 0x29
 800a964:	d002      	beq.n	800a96c <FMPI2C_ITError+0x44>
      (tmpstate == HAL_FMPI2C_STATE_BUSY_TX_LISTEN) ||
 800a966:	7bfb      	ldrb	r3, [r7, #15]
 800a968:	2b2a      	cmp	r3, #42	@ 0x2a
 800a96a:	d10b      	bne.n	800a984 <FMPI2C_ITError+0x5c>
      (tmpstate == HAL_FMPI2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    FMPI2C_Disable_IRQ(hfmpi2c, FMPI2C_XFER_RX_IT | FMPI2C_XFER_TX_IT);
 800a96c:	2103      	movs	r1, #3
 800a96e:	6878      	ldr	r0, [r7, #4]
 800a970:	f000 fd5a 	bl	800b428 <FMPI2C_Disable_IRQ>

    /* keep HAL_FMPI2C_STATE_LISTEN if set */
    hfmpi2c->State         = HAL_FMPI2C_STATE_LISTEN;
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	2228      	movs	r2, #40	@ 0x28
 800a978:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hfmpi2c->XferISR       = FMPI2C_Slave_ISR_IT;
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	4a60      	ldr	r2, [pc, #384]	@ (800ab00 <FMPI2C_ITError+0x1d8>)
 800a980:	635a      	str	r2, [r3, #52]	@ 0x34
 800a982:	e030      	b.n	800a9e6 <FMPI2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    FMPI2C_Disable_IRQ(hfmpi2c, FMPI2C_XFER_LISTEN_IT | FMPI2C_XFER_RX_IT | FMPI2C_XFER_TX_IT);
 800a984:	f248 0103 	movw	r1, #32771	@ 0x8003
 800a988:	6878      	ldr	r0, [r7, #4]
 800a98a:	f000 fd4d 	bl	800b428 <FMPI2C_Disable_IRQ>

    /* Flush TX register */
    FMPI2C_Flush_TXDR(hfmpi2c);
 800a98e:	6878      	ldr	r0, [r7, #4]
 800a990:	f000 f8e1 	bl	800ab56 <FMPI2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hfmpi2c->State != HAL_FMPI2C_STATE_ABORT)
 800a994:	687b      	ldr	r3, [r7, #4]
 800a996:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a99a:	b2db      	uxtb	r3, r3
 800a99c:	2b60      	cmp	r3, #96	@ 0x60
 800a99e:	d01f      	beq.n	800a9e0 <FMPI2C_ITError+0xb8>
    {
      /* Set HAL_FMPI2C_STATE_READY */
      hfmpi2c->State         = HAL_FMPI2C_STATE_READY;
 800a9a0:	687b      	ldr	r3, [r7, #4]
 800a9a2:	2220      	movs	r2, #32
 800a9a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_FMPI2C_GET_FLAG(hfmpi2c, FMPI2C_FLAG_STOPF) == SET)
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	681b      	ldr	r3, [r3, #0]
 800a9ac:	699b      	ldr	r3, [r3, #24]
 800a9ae:	f003 0320 	and.w	r3, r3, #32
 800a9b2:	2b20      	cmp	r3, #32
 800a9b4:	d114      	bne.n	800a9e0 <FMPI2C_ITError+0xb8>
      {
        if (__HAL_FMPI2C_GET_FLAG(hfmpi2c, FMPI2C_FLAG_AF) == SET)
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	681b      	ldr	r3, [r3, #0]
 800a9ba:	699b      	ldr	r3, [r3, #24]
 800a9bc:	f003 0310 	and.w	r3, r3, #16
 800a9c0:	2b10      	cmp	r3, #16
 800a9c2:	d109      	bne.n	800a9d8 <FMPI2C_ITError+0xb0>
        {
          __HAL_FMPI2C_CLEAR_FLAG(hfmpi2c, FMPI2C_FLAG_AF);
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	681b      	ldr	r3, [r3, #0]
 800a9c8:	2210      	movs	r2, #16
 800a9ca:	61da      	str	r2, [r3, #28]
          hfmpi2c->ErrorCode |= HAL_FMPI2C_ERROR_AF;
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a9d0:	f043 0204 	orr.w	r2, r3, #4
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_FMPI2C_CLEAR_FLAG(hfmpi2c, FMPI2C_FLAG_STOPF);
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	681b      	ldr	r3, [r3, #0]
 800a9dc:	2220      	movs	r2, #32
 800a9de:	61da      	str	r2, [r3, #28]
      }

    }
    hfmpi2c->XferISR       = NULL;
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	2200      	movs	r2, #0
 800a9e4:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hfmpi2c->PreviousState;
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a9ea:	60bb      	str	r3, [r7, #8]

  if ((hfmpi2c->hdmatx != NULL) && ((tmppreviousstate == FMPI2C_STATE_MASTER_BUSY_TX) || \
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a9f0:	2b00      	cmp	r3, #0
 800a9f2:	d039      	beq.n	800aa68 <FMPI2C_ITError+0x140>
 800a9f4:	68bb      	ldr	r3, [r7, #8]
 800a9f6:	2b11      	cmp	r3, #17
 800a9f8:	d002      	beq.n	800aa00 <FMPI2C_ITError+0xd8>
 800a9fa:	68bb      	ldr	r3, [r7, #8]
 800a9fc:	2b21      	cmp	r3, #33	@ 0x21
 800a9fe:	d133      	bne.n	800aa68 <FMPI2C_ITError+0x140>
                                    (tmppreviousstate == FMPI2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hfmpi2c->Instance->CR1 & FMPI2C_CR1_TXDMAEN) == FMPI2C_CR1_TXDMAEN)
 800aa00:	687b      	ldr	r3, [r7, #4]
 800aa02:	681b      	ldr	r3, [r3, #0]
 800aa04:	681b      	ldr	r3, [r3, #0]
 800aa06:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800aa0a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800aa0e:	d107      	bne.n	800aa20 <FMPI2C_ITError+0xf8>
    {
      hfmpi2c->Instance->CR1 &= ~FMPI2C_CR1_TXDMAEN;
 800aa10:	687b      	ldr	r3, [r7, #4]
 800aa12:	681b      	ldr	r3, [r3, #0]
 800aa14:	681a      	ldr	r2, [r3, #0]
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	681b      	ldr	r3, [r3, #0]
 800aa1a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800aa1e:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hfmpi2c->hdmatx) != HAL_DMA_STATE_READY)
 800aa20:	687b      	ldr	r3, [r7, #4]
 800aa22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aa24:	4618      	mov	r0, r3
 800aa26:	f7f8 ff01 	bl	800382c <HAL_DMA_GetState>
 800aa2a:	4603      	mov	r3, r0
 800aa2c:	2b01      	cmp	r3, #1
 800aa2e:	d017      	beq.n	800aa60 <FMPI2C_ITError+0x138>
    {
      /* Set the FMPI2C DMA Abort callback :
       will lead to call HAL_FMPI2C_ErrorCallback() at end of DMA abort procedure */
      hfmpi2c->hdmatx->XferAbortCallback = FMPI2C_DMAAbort;
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aa34:	4a33      	ldr	r2, [pc, #204]	@ (800ab04 <FMPI2C_ITError+0x1dc>)
 800aa36:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hfmpi2c);
 800aa38:	687b      	ldr	r3, [r7, #4]
 800aa3a:	2200      	movs	r2, #0
 800aa3c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hfmpi2c->hdmatx) != HAL_OK)
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aa44:	4618      	mov	r0, r3
 800aa46:	f7f8 fba8 	bl	800319a <HAL_DMA_Abort_IT>
 800aa4a:	4603      	mov	r3, r0
 800aa4c:	2b00      	cmp	r3, #0
 800aa4e:	d04d      	beq.n	800aaec <FMPI2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hfmpi2c->hdmatx->XferAbortCallback(hfmpi2c->hdmatx);
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aa54:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800aa56:	687a      	ldr	r2, [r7, #4]
 800aa58:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800aa5a:	4610      	mov	r0, r2
 800aa5c:	4798      	blx	r3
    if (HAL_DMA_GetState(hfmpi2c->hdmatx) != HAL_DMA_STATE_READY)
 800aa5e:	e045      	b.n	800aaec <FMPI2C_ITError+0x1c4>
      }
    }
    else
    {
      FMPI2C_TreatErrorCallback(hfmpi2c);
 800aa60:	6878      	ldr	r0, [r7, #4]
 800aa62:	f000 f851 	bl	800ab08 <FMPI2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hfmpi2c->hdmatx) != HAL_DMA_STATE_READY)
 800aa66:	e041      	b.n	800aaec <FMPI2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hfmpi2c->hdmarx != NULL) && ((tmppreviousstate == FMPI2C_STATE_MASTER_BUSY_RX) || \
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aa6c:	2b00      	cmp	r3, #0
 800aa6e:	d039      	beq.n	800aae4 <FMPI2C_ITError+0x1bc>
 800aa70:	68bb      	ldr	r3, [r7, #8]
 800aa72:	2b12      	cmp	r3, #18
 800aa74:	d002      	beq.n	800aa7c <FMPI2C_ITError+0x154>
 800aa76:	68bb      	ldr	r3, [r7, #8]
 800aa78:	2b22      	cmp	r3, #34	@ 0x22
 800aa7a:	d133      	bne.n	800aae4 <FMPI2C_ITError+0x1bc>
                                         (tmppreviousstate == FMPI2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hfmpi2c->Instance->CR1 & FMPI2C_CR1_RXDMAEN) == FMPI2C_CR1_RXDMAEN)
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	681b      	ldr	r3, [r3, #0]
 800aa80:	681b      	ldr	r3, [r3, #0]
 800aa82:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800aa86:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800aa8a:	d107      	bne.n	800aa9c <FMPI2C_ITError+0x174>
    {
      hfmpi2c->Instance->CR1 &= ~FMPI2C_CR1_RXDMAEN;
 800aa8c:	687b      	ldr	r3, [r7, #4]
 800aa8e:	681b      	ldr	r3, [r3, #0]
 800aa90:	681a      	ldr	r2, [r3, #0]
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	681b      	ldr	r3, [r3, #0]
 800aa96:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800aa9a:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hfmpi2c->hdmarx) != HAL_DMA_STATE_READY)
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aaa0:	4618      	mov	r0, r3
 800aaa2:	f7f8 fec3 	bl	800382c <HAL_DMA_GetState>
 800aaa6:	4603      	mov	r3, r0
 800aaa8:	2b01      	cmp	r3, #1
 800aaaa:	d017      	beq.n	800aadc <FMPI2C_ITError+0x1b4>
    {
      /* Set the FMPI2C DMA Abort callback :
        will lead to call HAL_FMPI2C_ErrorCallback() at end of DMA abort procedure */
      hfmpi2c->hdmarx->XferAbortCallback = FMPI2C_DMAAbort;
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aab0:	4a14      	ldr	r2, [pc, #80]	@ (800ab04 <FMPI2C_ITError+0x1dc>)
 800aab2:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hfmpi2c);
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	2200      	movs	r2, #0
 800aab8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hfmpi2c->hdmarx) != HAL_OK)
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aac0:	4618      	mov	r0, r3
 800aac2:	f7f8 fb6a 	bl	800319a <HAL_DMA_Abort_IT>
 800aac6:	4603      	mov	r3, r0
 800aac8:	2b00      	cmp	r3, #0
 800aaca:	d011      	beq.n	800aaf0 <FMPI2C_ITError+0x1c8>
      {
        /* Call Directly hfmpi2c->hdmarx->XferAbortCallback function in case of error */
        hfmpi2c->hdmarx->XferAbortCallback(hfmpi2c->hdmarx);
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aad0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800aad2:	687a      	ldr	r2, [r7, #4]
 800aad4:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800aad6:	4610      	mov	r0, r2
 800aad8:	4798      	blx	r3
    if (HAL_DMA_GetState(hfmpi2c->hdmarx) != HAL_DMA_STATE_READY)
 800aada:	e009      	b.n	800aaf0 <FMPI2C_ITError+0x1c8>
      }
    }
    else
    {
      FMPI2C_TreatErrorCallback(hfmpi2c);
 800aadc:	6878      	ldr	r0, [r7, #4]
 800aade:	f000 f813 	bl	800ab08 <FMPI2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hfmpi2c->hdmarx) != HAL_DMA_STATE_READY)
 800aae2:	e005      	b.n	800aaf0 <FMPI2C_ITError+0x1c8>
    }
  }
  else
  {
    FMPI2C_TreatErrorCallback(hfmpi2c);
 800aae4:	6878      	ldr	r0, [r7, #4]
 800aae6:	f000 f80f 	bl	800ab08 <FMPI2C_TreatErrorCallback>
  }
}
 800aaea:	e002      	b.n	800aaf2 <FMPI2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hfmpi2c->hdmatx) != HAL_DMA_STATE_READY)
 800aaec:	bf00      	nop
 800aaee:	e000      	b.n	800aaf2 <FMPI2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hfmpi2c->hdmarx) != HAL_DMA_STATE_READY)
 800aaf0:	bf00      	nop
}
 800aaf2:	bf00      	nop
 800aaf4:	3710      	adds	r7, #16
 800aaf6:	46bd      	mov	sp, r7
 800aaf8:	bd80      	pop	{r7, pc}
 800aafa:	bf00      	nop
 800aafc:	ffff0000 	.word	0xffff0000
 800ab00:	08009819 	.word	0x08009819
 800ab04:	0800ade1 	.word	0x0800ade1

0800ab08 <FMPI2C_TreatErrorCallback>:
  * @brief  FMPI2C Error callback treatment.
  * @param  hfmpi2c FMPI2C handle.
  * @retval None
  */
static void FMPI2C_TreatErrorCallback(FMPI2C_HandleTypeDef *hfmpi2c)
{
 800ab08:	b580      	push	{r7, lr}
 800ab0a:	b082      	sub	sp, #8
 800ab0c:	af00      	add	r7, sp, #0
 800ab0e:	6078      	str	r0, [r7, #4]
  if (hfmpi2c->State == HAL_FMPI2C_STATE_ABORT)
 800ab10:	687b      	ldr	r3, [r7, #4]
 800ab12:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ab16:	b2db      	uxtb	r3, r3
 800ab18:	2b60      	cmp	r3, #96	@ 0x60
 800ab1a:	d10e      	bne.n	800ab3a <FMPI2C_TreatErrorCallback+0x32>
  {
    hfmpi2c->State = HAL_FMPI2C_STATE_READY;
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	2220      	movs	r2, #32
 800ab20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hfmpi2c->PreviousState = FMPI2C_STATE_NONE;
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	2200      	movs	r2, #0
 800ab28:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hfmpi2c);
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	2200      	movs	r2, #0
 800ab2e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_FMPI2C_REGISTER_CALLBACKS == 1)
    hfmpi2c->AbortCpltCallback(hfmpi2c);
#else
    HAL_FMPI2C_AbortCpltCallback(hfmpi2c);
 800ab32:	6878      	ldr	r0, [r7, #4]
 800ab34:	f7fe fbab 	bl	800928e <HAL_FMPI2C_AbortCpltCallback>
    hfmpi2c->ErrorCallback(hfmpi2c);
#else
    HAL_FMPI2C_ErrorCallback(hfmpi2c);
#endif /* USE_HAL_FMPI2C_REGISTER_CALLBACKS */
  }
}
 800ab38:	e009      	b.n	800ab4e <FMPI2C_TreatErrorCallback+0x46>
    hfmpi2c->PreviousState = FMPI2C_STATE_NONE;
 800ab3a:	687b      	ldr	r3, [r7, #4]
 800ab3c:	2200      	movs	r2, #0
 800ab3e:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hfmpi2c);
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	2200      	movs	r2, #0
 800ab44:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_FMPI2C_ErrorCallback(hfmpi2c);
 800ab48:	6878      	ldr	r0, [r7, #4]
 800ab4a:	f7fe fb96 	bl	800927a <HAL_FMPI2C_ErrorCallback>
}
 800ab4e:	bf00      	nop
 800ab50:	3708      	adds	r7, #8
 800ab52:	46bd      	mov	sp, r7
 800ab54:	bd80      	pop	{r7, pc}

0800ab56 <FMPI2C_Flush_TXDR>:
  * @brief  FMPI2C Tx data register flush process.
  * @param  hfmpi2c FMPI2C handle.
  * @retval None
  */
static void FMPI2C_Flush_TXDR(FMPI2C_HandleTypeDef *hfmpi2c)
{
 800ab56:	b480      	push	{r7}
 800ab58:	b083      	sub	sp, #12
 800ab5a:	af00      	add	r7, sp, #0
 800ab5c:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_FMPI2C_GET_FLAG(hfmpi2c, FMPI2C_FLAG_TXIS) != RESET)
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	681b      	ldr	r3, [r3, #0]
 800ab62:	699b      	ldr	r3, [r3, #24]
 800ab64:	f003 0302 	and.w	r3, r3, #2
 800ab68:	2b02      	cmp	r3, #2
 800ab6a:	d103      	bne.n	800ab74 <FMPI2C_Flush_TXDR+0x1e>
  {
    hfmpi2c->Instance->TXDR = 0x00U;
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	681b      	ldr	r3, [r3, #0]
 800ab70:	2200      	movs	r2, #0
 800ab72:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_FMPI2C_GET_FLAG(hfmpi2c, FMPI2C_FLAG_TXE) == RESET)
 800ab74:	687b      	ldr	r3, [r7, #4]
 800ab76:	681b      	ldr	r3, [r3, #0]
 800ab78:	699b      	ldr	r3, [r3, #24]
 800ab7a:	f003 0301 	and.w	r3, r3, #1
 800ab7e:	2b01      	cmp	r3, #1
 800ab80:	d007      	beq.n	800ab92 <FMPI2C_Flush_TXDR+0x3c>
  {
    __HAL_FMPI2C_CLEAR_FLAG(hfmpi2c, FMPI2C_FLAG_TXE);
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	681b      	ldr	r3, [r3, #0]
 800ab86:	699a      	ldr	r2, [r3, #24]
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	681b      	ldr	r3, [r3, #0]
 800ab8c:	f042 0201 	orr.w	r2, r2, #1
 800ab90:	619a      	str	r2, [r3, #24]
  }
}
 800ab92:	bf00      	nop
 800ab94:	370c      	adds	r7, #12
 800ab96:	46bd      	mov	sp, r7
 800ab98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab9c:	4770      	bx	lr

0800ab9e <FMPI2C_DMAMasterTransmitCplt>:
  * @brief  DMA FMPI2C master transmit process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void FMPI2C_DMAMasterTransmitCplt(DMA_HandleTypeDef *hdma)
{
 800ab9e:	b580      	push	{r7, lr}
 800aba0:	b084      	sub	sp, #16
 800aba2:	af00      	add	r7, sp, #0
 800aba4:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  FMPI2C_HandleTypeDef *hfmpi2c = (FMPI2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800abaa:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hfmpi2c->Instance->CR1 &= ~FMPI2C_CR1_TXDMAEN;
 800abac:	68fb      	ldr	r3, [r7, #12]
 800abae:	681b      	ldr	r3, [r3, #0]
 800abb0:	681a      	ldr	r2, [r3, #0]
 800abb2:	68fb      	ldr	r3, [r7, #12]
 800abb4:	681b      	ldr	r3, [r3, #0]
 800abb6:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800abba:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hfmpi2c->XferCount == 0U)
 800abbc:	68fb      	ldr	r3, [r7, #12]
 800abbe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800abc0:	b29b      	uxth	r3, r3
 800abc2:	2b00      	cmp	r3, #0
 800abc4:	d104      	bne.n	800abd0 <FMPI2C_DMAMasterTransmitCplt+0x32>
  {
    /* Enable STOP interrupt */
    FMPI2C_Enable_IRQ(hfmpi2c, FMPI2C_XFER_CPLT_IT);
 800abc6:	2120      	movs	r1, #32
 800abc8:	68f8      	ldr	r0, [r7, #12]
 800abca:	f000 fba9 	bl	800b320 <FMPI2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      FMPI2C_Enable_IRQ(hfmpi2c, FMPI2C_XFER_RELOAD_IT);
    }
  }
}
 800abce:	e02d      	b.n	800ac2c <FMPI2C_DMAMasterTransmitCplt+0x8e>
    hfmpi2c->pBuffPtr += hfmpi2c->XferSize;
 800abd0:	68fb      	ldr	r3, [r7, #12]
 800abd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800abd4:	68fa      	ldr	r2, [r7, #12]
 800abd6:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 800abd8:	441a      	add	r2, r3
 800abda:	68fb      	ldr	r3, [r7, #12]
 800abdc:	625a      	str	r2, [r3, #36]	@ 0x24
    if (hfmpi2c->XferCount > MAX_NBYTE_SIZE)
 800abde:	68fb      	ldr	r3, [r7, #12]
 800abe0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800abe2:	b29b      	uxth	r3, r3
 800abe4:	2bff      	cmp	r3, #255	@ 0xff
 800abe6:	d903      	bls.n	800abf0 <FMPI2C_DMAMasterTransmitCplt+0x52>
      hfmpi2c->XferSize = MAX_NBYTE_SIZE;
 800abe8:	68fb      	ldr	r3, [r7, #12]
 800abea:	22ff      	movs	r2, #255	@ 0xff
 800abec:	851a      	strh	r2, [r3, #40]	@ 0x28
 800abee:	e004      	b.n	800abfa <FMPI2C_DMAMasterTransmitCplt+0x5c>
      hfmpi2c->XferSize = hfmpi2c->XferCount;
 800abf0:	68fb      	ldr	r3, [r7, #12]
 800abf2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800abf4:	b29a      	uxth	r2, r3
 800abf6:	68fb      	ldr	r3, [r7, #12]
 800abf8:	851a      	strh	r2, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hfmpi2c->hdmatx, (uint32_t)hfmpi2c->pBuffPtr, (uint32_t)&hfmpi2c->Instance->TXDR,
 800abfa:	68fb      	ldr	r3, [r7, #12]
 800abfc:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 800abfe:	68fb      	ldr	r3, [r7, #12]
 800ac00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac02:	4619      	mov	r1, r3
 800ac04:	68fb      	ldr	r3, [r7, #12]
 800ac06:	681b      	ldr	r3, [r3, #0]
 800ac08:	3328      	adds	r3, #40	@ 0x28
 800ac0a:	461a      	mov	r2, r3
                         hfmpi2c->XferSize) != HAL_OK)
 800ac0c:	68fb      	ldr	r3, [r7, #12]
 800ac0e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hfmpi2c->hdmatx, (uint32_t)hfmpi2c->pBuffPtr, (uint32_t)&hfmpi2c->Instance->TXDR,
 800ac10:	f7f8 f9fb 	bl	800300a <HAL_DMA_Start_IT>
 800ac14:	4603      	mov	r3, r0
 800ac16:	2b00      	cmp	r3, #0
 800ac18:	d004      	beq.n	800ac24 <FMPI2C_DMAMasterTransmitCplt+0x86>
      FMPI2C_ITError(hfmpi2c, HAL_FMPI2C_ERROR_DMA);
 800ac1a:	2110      	movs	r1, #16
 800ac1c:	68f8      	ldr	r0, [r7, #12]
 800ac1e:	f7ff fe83 	bl	800a928 <FMPI2C_ITError>
}
 800ac22:	e003      	b.n	800ac2c <FMPI2C_DMAMasterTransmitCplt+0x8e>
      FMPI2C_Enable_IRQ(hfmpi2c, FMPI2C_XFER_RELOAD_IT);
 800ac24:	2140      	movs	r1, #64	@ 0x40
 800ac26:	68f8      	ldr	r0, [r7, #12]
 800ac28:	f000 fb7a 	bl	800b320 <FMPI2C_Enable_IRQ>
}
 800ac2c:	bf00      	nop
 800ac2e:	3710      	adds	r7, #16
 800ac30:	46bd      	mov	sp, r7
 800ac32:	bd80      	pop	{r7, pc}

0800ac34 <FMPI2C_DMASlaveTransmitCplt>:
  * @brief  DMA FMPI2C slave transmit process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void FMPI2C_DMASlaveTransmitCplt(DMA_HandleTypeDef *hdma)
{
 800ac34:	b580      	push	{r7, lr}
 800ac36:	b084      	sub	sp, #16
 800ac38:	af00      	add	r7, sp, #0
 800ac3a:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  FMPI2C_HandleTypeDef *hfmpi2c = (FMPI2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ac40:	60fb      	str	r3, [r7, #12]
  uint32_t tmpoptions = hfmpi2c->XferOptions;
 800ac42:	68fb      	ldr	r3, [r7, #12]
 800ac44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ac46:	60bb      	str	r3, [r7, #8]

  if ((tmpoptions == FMPI2C_NEXT_FRAME) || (tmpoptions == FMPI2C_FIRST_FRAME))
 800ac48:	68bb      	ldr	r3, [r7, #8]
 800ac4a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800ac4e:	d002      	beq.n	800ac56 <FMPI2C_DMASlaveTransmitCplt+0x22>
 800ac50:	68bb      	ldr	r3, [r7, #8]
 800ac52:	2b00      	cmp	r3, #0
 800ac54:	d10a      	bne.n	800ac6c <FMPI2C_DMASlaveTransmitCplt+0x38>
  {
    /* Disable DMA Request */
    hfmpi2c->Instance->CR1 &= ~FMPI2C_CR1_TXDMAEN;
 800ac56:	68fb      	ldr	r3, [r7, #12]
 800ac58:	681b      	ldr	r3, [r3, #0]
 800ac5a:	681a      	ldr	r2, [r3, #0]
 800ac5c:	68fb      	ldr	r3, [r7, #12]
 800ac5e:	681b      	ldr	r3, [r3, #0]
 800ac60:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800ac64:	601a      	str	r2, [r3, #0]

    /* Last Byte is Transmitted */
    /* Call FMPI2C Slave Sequential complete process */
    FMPI2C_ITSlaveSeqCplt(hfmpi2c);
 800ac66:	68f8      	ldr	r0, [r7, #12]
 800ac68:	f7ff fb75 	bl	800a356 <FMPI2C_ITSlaveSeqCplt>
  {
    /* No specific action, Master fully manage the generation of STOP condition */
    /* Mean that this generation can arrive at any time, at the end or during DMA process */
    /* So STOP condition should be manage through Interrupt treatment */
  }
}
 800ac6c:	bf00      	nop
 800ac6e:	3710      	adds	r7, #16
 800ac70:	46bd      	mov	sp, r7
 800ac72:	bd80      	pop	{r7, pc}

0800ac74 <FMPI2C_DMAMasterReceiveCplt>:
  * @brief DMA FMPI2C master receive process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void FMPI2C_DMAMasterReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800ac74:	b580      	push	{r7, lr}
 800ac76:	b084      	sub	sp, #16
 800ac78:	af00      	add	r7, sp, #0
 800ac7a:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  FMPI2C_HandleTypeDef *hfmpi2c = (FMPI2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800ac7c:	687b      	ldr	r3, [r7, #4]
 800ac7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ac80:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hfmpi2c->Instance->CR1 &= ~FMPI2C_CR1_RXDMAEN;
 800ac82:	68fb      	ldr	r3, [r7, #12]
 800ac84:	681b      	ldr	r3, [r3, #0]
 800ac86:	681a      	ldr	r2, [r3, #0]
 800ac88:	68fb      	ldr	r3, [r7, #12]
 800ac8a:	681b      	ldr	r3, [r3, #0]
 800ac8c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800ac90:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hfmpi2c->XferCount == 0U)
 800ac92:	68fb      	ldr	r3, [r7, #12]
 800ac94:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ac96:	b29b      	uxth	r3, r3
 800ac98:	2b00      	cmp	r3, #0
 800ac9a:	d104      	bne.n	800aca6 <FMPI2C_DMAMasterReceiveCplt+0x32>
  {
    /* Enable STOP interrupt */
    FMPI2C_Enable_IRQ(hfmpi2c, FMPI2C_XFER_CPLT_IT);
 800ac9c:	2120      	movs	r1, #32
 800ac9e:	68f8      	ldr	r0, [r7, #12]
 800aca0:	f000 fb3e 	bl	800b320 <FMPI2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      FMPI2C_Enable_IRQ(hfmpi2c, FMPI2C_XFER_RELOAD_IT);
    }
  }
}
 800aca4:	e03b      	b.n	800ad1e <FMPI2C_DMAMasterReceiveCplt+0xaa>
    hfmpi2c->pBuffPtr += hfmpi2c->XferSize;
 800aca6:	68fb      	ldr	r3, [r7, #12]
 800aca8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800acaa:	68fa      	ldr	r2, [r7, #12]
 800acac:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 800acae:	441a      	add	r2, r3
 800acb0:	68fb      	ldr	r3, [r7, #12]
 800acb2:	625a      	str	r2, [r3, #36]	@ 0x24
    if (hfmpi2c->XferCount > MAX_NBYTE_SIZE)
 800acb4:	68fb      	ldr	r3, [r7, #12]
 800acb6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800acb8:	b29b      	uxth	r3, r3
 800acba:	2bff      	cmp	r3, #255	@ 0xff
 800acbc:	d911      	bls.n	800ace2 <FMPI2C_DMAMasterReceiveCplt+0x6e>
      if (FMPI2C_GET_DIR(hfmpi2c) == FMPI2C_DIRECTION_RECEIVE)
 800acbe:	68fb      	ldr	r3, [r7, #12]
 800acc0:	681b      	ldr	r3, [r3, #0]
 800acc2:	699b      	ldr	r3, [r3, #24]
 800acc4:	0c1b      	lsrs	r3, r3, #16
 800acc6:	b2db      	uxtb	r3, r3
 800acc8:	f003 0301 	and.w	r3, r3, #1
 800accc:	b2db      	uxtb	r3, r3
 800acce:	2b01      	cmp	r3, #1
 800acd0:	d103      	bne.n	800acda <FMPI2C_DMAMasterReceiveCplt+0x66>
        hfmpi2c->XferSize = 1U;
 800acd2:	68fb      	ldr	r3, [r7, #12]
 800acd4:	2201      	movs	r2, #1
 800acd6:	851a      	strh	r2, [r3, #40]	@ 0x28
 800acd8:	e008      	b.n	800acec <FMPI2C_DMAMasterReceiveCplt+0x78>
        hfmpi2c->XferSize = MAX_NBYTE_SIZE;
 800acda:	68fb      	ldr	r3, [r7, #12]
 800acdc:	22ff      	movs	r2, #255	@ 0xff
 800acde:	851a      	strh	r2, [r3, #40]	@ 0x28
 800ace0:	e004      	b.n	800acec <FMPI2C_DMAMasterReceiveCplt+0x78>
      hfmpi2c->XferSize = hfmpi2c->XferCount;
 800ace2:	68fb      	ldr	r3, [r7, #12]
 800ace4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ace6:	b29a      	uxth	r2, r3
 800ace8:	68fb      	ldr	r3, [r7, #12]
 800acea:	851a      	strh	r2, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hfmpi2c->hdmarx, (uint32_t)&hfmpi2c->Instance->RXDR, (uint32_t)hfmpi2c->pBuffPtr,
 800acec:	68fb      	ldr	r3, [r7, #12]
 800acee:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800acf0:	68fb      	ldr	r3, [r7, #12]
 800acf2:	681b      	ldr	r3, [r3, #0]
 800acf4:	3324      	adds	r3, #36	@ 0x24
 800acf6:	4619      	mov	r1, r3
 800acf8:	68fb      	ldr	r3, [r7, #12]
 800acfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800acfc:	461a      	mov	r2, r3
                         hfmpi2c->XferSize) != HAL_OK)
 800acfe:	68fb      	ldr	r3, [r7, #12]
 800ad00:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hfmpi2c->hdmarx, (uint32_t)&hfmpi2c->Instance->RXDR, (uint32_t)hfmpi2c->pBuffPtr,
 800ad02:	f7f8 f982 	bl	800300a <HAL_DMA_Start_IT>
 800ad06:	4603      	mov	r3, r0
 800ad08:	2b00      	cmp	r3, #0
 800ad0a:	d004      	beq.n	800ad16 <FMPI2C_DMAMasterReceiveCplt+0xa2>
      FMPI2C_ITError(hfmpi2c, HAL_FMPI2C_ERROR_DMA);
 800ad0c:	2110      	movs	r1, #16
 800ad0e:	68f8      	ldr	r0, [r7, #12]
 800ad10:	f7ff fe0a 	bl	800a928 <FMPI2C_ITError>
}
 800ad14:	e003      	b.n	800ad1e <FMPI2C_DMAMasterReceiveCplt+0xaa>
      FMPI2C_Enable_IRQ(hfmpi2c, FMPI2C_XFER_RELOAD_IT);
 800ad16:	2140      	movs	r1, #64	@ 0x40
 800ad18:	68f8      	ldr	r0, [r7, #12]
 800ad1a:	f000 fb01 	bl	800b320 <FMPI2C_Enable_IRQ>
}
 800ad1e:	bf00      	nop
 800ad20:	3710      	adds	r7, #16
 800ad22:	46bd      	mov	sp, r7
 800ad24:	bd80      	pop	{r7, pc}

0800ad26 <FMPI2C_DMASlaveReceiveCplt>:
  * @brief  DMA FMPI2C slave receive process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void FMPI2C_DMASlaveReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800ad26:	b580      	push	{r7, lr}
 800ad28:	b084      	sub	sp, #16
 800ad2a:	af00      	add	r7, sp, #0
 800ad2c:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  FMPI2C_HandleTypeDef *hfmpi2c = (FMPI2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ad32:	60fb      	str	r3, [r7, #12]
  uint32_t tmpoptions = hfmpi2c->XferOptions;
 800ad34:	68fb      	ldr	r3, [r7, #12]
 800ad36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad38:	60bb      	str	r3, [r7, #8]

  if ((FMPI2C_GET_DMA_REMAIN_DATA(hfmpi2c->hdmarx) == 0U) && \
 800ad3a:	68fb      	ldr	r3, [r7, #12]
 800ad3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ad3e:	681b      	ldr	r3, [r3, #0]
 800ad40:	685b      	ldr	r3, [r3, #4]
 800ad42:	2b00      	cmp	r3, #0
 800ad44:	d10e      	bne.n	800ad64 <FMPI2C_DMASlaveReceiveCplt+0x3e>
 800ad46:	68bb      	ldr	r3, [r7, #8]
 800ad48:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800ad4c:	d00a      	beq.n	800ad64 <FMPI2C_DMASlaveReceiveCplt+0x3e>
      (tmpoptions != FMPI2C_NO_OPTION_FRAME))
  {
    /* Disable DMA Request */
    hfmpi2c->Instance->CR1 &= ~FMPI2C_CR1_RXDMAEN;
 800ad4e:	68fb      	ldr	r3, [r7, #12]
 800ad50:	681b      	ldr	r3, [r3, #0]
 800ad52:	681a      	ldr	r2, [r3, #0]
 800ad54:	68fb      	ldr	r3, [r7, #12]
 800ad56:	681b      	ldr	r3, [r3, #0]
 800ad58:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800ad5c:	601a      	str	r2, [r3, #0]

    /* Call FMPI2C Slave Sequential complete process */
    FMPI2C_ITSlaveSeqCplt(hfmpi2c);
 800ad5e:	68f8      	ldr	r0, [r7, #12]
 800ad60:	f7ff faf9 	bl	800a356 <FMPI2C_ITSlaveSeqCplt>
  {
    /* No specific action, Master fully manage the generation of STOP condition */
    /* Mean that this generation can arrive at any time, at the end or during DMA process */
    /* So STOP condition should be manage through Interrupt treatment */
  }
}
 800ad64:	bf00      	nop
 800ad66:	3710      	adds	r7, #16
 800ad68:	46bd      	mov	sp, r7
 800ad6a:	bd80      	pop	{r7, pc}

0800ad6c <FMPI2C_DMAError>:
  * @brief  DMA FMPI2C communication error callback.
  * @param hdma DMA handle
  * @retval None
  */
static void FMPI2C_DMAError(DMA_HandleTypeDef *hdma)
{
 800ad6c:	b580      	push	{r7, lr}
 800ad6e:	b084      	sub	sp, #16
 800ad70:	af00      	add	r7, sp, #0
 800ad72:	6078      	str	r0, [r7, #4]
  uint32_t treatdmaerror = 0U;
 800ad74:	2300      	movs	r3, #0
 800ad76:	60fb      	str	r3, [r7, #12]
  /* Derogation MISRAC2012-Rule-11.5 */
  FMPI2C_HandleTypeDef *hfmpi2c = (FMPI2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800ad78:	687b      	ldr	r3, [r7, #4]
 800ad7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ad7c:	60bb      	str	r3, [r7, #8]

  if (hfmpi2c->hdmatx != NULL)
 800ad7e:	68bb      	ldr	r3, [r7, #8]
 800ad80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ad82:	2b00      	cmp	r3, #0
 800ad84:	d007      	beq.n	800ad96 <FMPI2C_DMAError+0x2a>
  {
    if (FMPI2C_GET_DMA_REMAIN_DATA(hfmpi2c->hdmatx) == 0U)
 800ad86:	68bb      	ldr	r3, [r7, #8]
 800ad88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ad8a:	681b      	ldr	r3, [r3, #0]
 800ad8c:	685b      	ldr	r3, [r3, #4]
 800ad8e:	2b00      	cmp	r3, #0
 800ad90:	d101      	bne.n	800ad96 <FMPI2C_DMAError+0x2a>
    {
      treatdmaerror = 1U;
 800ad92:	2301      	movs	r3, #1
 800ad94:	60fb      	str	r3, [r7, #12]
    }
  }

  if (hfmpi2c->hdmarx != NULL)
 800ad96:	68bb      	ldr	r3, [r7, #8]
 800ad98:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ad9a:	2b00      	cmp	r3, #0
 800ad9c:	d007      	beq.n	800adae <FMPI2C_DMAError+0x42>
  {
    if (FMPI2C_GET_DMA_REMAIN_DATA(hfmpi2c->hdmarx) == 0U)
 800ad9e:	68bb      	ldr	r3, [r7, #8]
 800ada0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ada2:	681b      	ldr	r3, [r3, #0]
 800ada4:	685b      	ldr	r3, [r3, #4]
 800ada6:	2b00      	cmp	r3, #0
 800ada8:	d101      	bne.n	800adae <FMPI2C_DMAError+0x42>
    {
      treatdmaerror = 1U;
 800adaa:	2301      	movs	r3, #1
 800adac:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Check if a FIFO error is detected, if true normal use case, so no specific action to perform */
  if (!((HAL_DMA_GetError(hdma) == HAL_DMA_ERROR_FE)) && (treatdmaerror != 0U))
 800adae:	6878      	ldr	r0, [r7, #4]
 800adb0:	f7f8 fd4a 	bl	8003848 <HAL_DMA_GetError>
 800adb4:	4603      	mov	r3, r0
 800adb6:	2b02      	cmp	r3, #2
 800adb8:	d00e      	beq.n	800add8 <FMPI2C_DMAError+0x6c>
 800adba:	68fb      	ldr	r3, [r7, #12]
 800adbc:	2b00      	cmp	r3, #0
 800adbe:	d00b      	beq.n	800add8 <FMPI2C_DMAError+0x6c>
  {
    /* Disable Acknowledge */
    hfmpi2c->Instance->CR2 |= FMPI2C_CR2_NACK;
 800adc0:	68bb      	ldr	r3, [r7, #8]
 800adc2:	681b      	ldr	r3, [r3, #0]
 800adc4:	685a      	ldr	r2, [r3, #4]
 800adc6:	68bb      	ldr	r3, [r7, #8]
 800adc8:	681b      	ldr	r3, [r3, #0]
 800adca:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800adce:	605a      	str	r2, [r3, #4]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
    FMPI2C_ITError(hfmpi2c, HAL_FMPI2C_ERROR_DMA);
 800add0:	2110      	movs	r1, #16
 800add2:	68b8      	ldr	r0, [r7, #8]
 800add4:	f7ff fda8 	bl	800a928 <FMPI2C_ITError>
  }
}
 800add8:	bf00      	nop
 800adda:	3710      	adds	r7, #16
 800addc:	46bd      	mov	sp, r7
 800adde:	bd80      	pop	{r7, pc}

0800ade0 <FMPI2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void FMPI2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800ade0:	b580      	push	{r7, lr}
 800ade2:	b084      	sub	sp, #16
 800ade4:	af00      	add	r7, sp, #0
 800ade6:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  FMPI2C_HandleTypeDef *hfmpi2c = (FMPI2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800adec:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hfmpi2c->hdmatx != NULL)
 800adee:	68fb      	ldr	r3, [r7, #12]
 800adf0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800adf2:	2b00      	cmp	r3, #0
 800adf4:	d003      	beq.n	800adfe <FMPI2C_DMAAbort+0x1e>
  {
    hfmpi2c->hdmatx->XferAbortCallback = NULL;
 800adf6:	68fb      	ldr	r3, [r7, #12]
 800adf8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800adfa:	2200      	movs	r2, #0
 800adfc:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hfmpi2c->hdmarx != NULL)
 800adfe:	68fb      	ldr	r3, [r7, #12]
 800ae00:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ae02:	2b00      	cmp	r3, #0
 800ae04:	d003      	beq.n	800ae0e <FMPI2C_DMAAbort+0x2e>
  {
    hfmpi2c->hdmarx->XferAbortCallback = NULL;
 800ae06:	68fb      	ldr	r3, [r7, #12]
 800ae08:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ae0a:	2200      	movs	r2, #0
 800ae0c:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  FMPI2C_TreatErrorCallback(hfmpi2c);
 800ae0e:	68f8      	ldr	r0, [r7, #12]
 800ae10:	f7ff fe7a 	bl	800ab08 <FMPI2C_TreatErrorCallback>
}
 800ae14:	bf00      	nop
 800ae16:	3710      	adds	r7, #16
 800ae18:	46bd      	mov	sp, r7
 800ae1a:	bd80      	pop	{r7, pc}

0800ae1c <FMPI2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef FMPI2C_WaitOnFlagUntilTimeout(FMPI2C_HandleTypeDef *hfmpi2c, uint32_t Flag, FlagStatus Status,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800ae1c:	b580      	push	{r7, lr}
 800ae1e:	b084      	sub	sp, #16
 800ae20:	af00      	add	r7, sp, #0
 800ae22:	60f8      	str	r0, [r7, #12]
 800ae24:	60b9      	str	r1, [r7, #8]
 800ae26:	603b      	str	r3, [r7, #0]
 800ae28:	4613      	mov	r3, r2
 800ae2a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_FMPI2C_GET_FLAG(hfmpi2c, Flag) == Status)
 800ae2c:	e03b      	b.n	800aea6 <FMPI2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (FMPI2C_IsErrorOccurred(hfmpi2c, Timeout, Tickstart) != HAL_OK)
 800ae2e:	69ba      	ldr	r2, [r7, #24]
 800ae30:	6839      	ldr	r1, [r7, #0]
 800ae32:	68f8      	ldr	r0, [r7, #12]
 800ae34:	f000 f962 	bl	800b0fc <FMPI2C_IsErrorOccurred>
 800ae38:	4603      	mov	r3, r0
 800ae3a:	2b00      	cmp	r3, #0
 800ae3c:	d001      	beq.n	800ae42 <FMPI2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800ae3e:	2301      	movs	r3, #1
 800ae40:	e041      	b.n	800aec6 <FMPI2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ae42:	683b      	ldr	r3, [r7, #0]
 800ae44:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ae48:	d02d      	beq.n	800aea6 <FMPI2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ae4a:	f7f7 fadd 	bl	8002408 <HAL_GetTick>
 800ae4e:	4602      	mov	r2, r0
 800ae50:	69bb      	ldr	r3, [r7, #24]
 800ae52:	1ad3      	subs	r3, r2, r3
 800ae54:	683a      	ldr	r2, [r7, #0]
 800ae56:	429a      	cmp	r2, r3
 800ae58:	d302      	bcc.n	800ae60 <FMPI2C_WaitOnFlagUntilTimeout+0x44>
 800ae5a:	683b      	ldr	r3, [r7, #0]
 800ae5c:	2b00      	cmp	r3, #0
 800ae5e:	d122      	bne.n	800aea6 <FMPI2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_FMPI2C_GET_FLAG(hfmpi2c, Flag) == Status))
 800ae60:	68fb      	ldr	r3, [r7, #12]
 800ae62:	681b      	ldr	r3, [r3, #0]
 800ae64:	699a      	ldr	r2, [r3, #24]
 800ae66:	68bb      	ldr	r3, [r7, #8]
 800ae68:	4013      	ands	r3, r2
 800ae6a:	68ba      	ldr	r2, [r7, #8]
 800ae6c:	429a      	cmp	r2, r3
 800ae6e:	bf0c      	ite	eq
 800ae70:	2301      	moveq	r3, #1
 800ae72:	2300      	movne	r3, #0
 800ae74:	b2db      	uxtb	r3, r3
 800ae76:	461a      	mov	r2, r3
 800ae78:	79fb      	ldrb	r3, [r7, #7]
 800ae7a:	429a      	cmp	r2, r3
 800ae7c:	d113      	bne.n	800aea6 <FMPI2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hfmpi2c->ErrorCode |= HAL_FMPI2C_ERROR_TIMEOUT;
 800ae7e:	68fb      	ldr	r3, [r7, #12]
 800ae80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ae82:	f043 0220 	orr.w	r2, r3, #32
 800ae86:	68fb      	ldr	r3, [r7, #12]
 800ae88:	645a      	str	r2, [r3, #68]	@ 0x44
          hfmpi2c->State = HAL_FMPI2C_STATE_READY;
 800ae8a:	68fb      	ldr	r3, [r7, #12]
 800ae8c:	2220      	movs	r2, #32
 800ae8e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hfmpi2c->Mode = HAL_FMPI2C_MODE_NONE;
 800ae92:	68fb      	ldr	r3, [r7, #12]
 800ae94:	2200      	movs	r2, #0
 800ae96:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hfmpi2c);
 800ae9a:	68fb      	ldr	r3, [r7, #12]
 800ae9c:	2200      	movs	r2, #0
 800ae9e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800aea2:	2301      	movs	r3, #1
 800aea4:	e00f      	b.n	800aec6 <FMPI2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_FMPI2C_GET_FLAG(hfmpi2c, Flag) == Status)
 800aea6:	68fb      	ldr	r3, [r7, #12]
 800aea8:	681b      	ldr	r3, [r3, #0]
 800aeaa:	699a      	ldr	r2, [r3, #24]
 800aeac:	68bb      	ldr	r3, [r7, #8]
 800aeae:	4013      	ands	r3, r2
 800aeb0:	68ba      	ldr	r2, [r7, #8]
 800aeb2:	429a      	cmp	r2, r3
 800aeb4:	bf0c      	ite	eq
 800aeb6:	2301      	moveq	r3, #1
 800aeb8:	2300      	movne	r3, #0
 800aeba:	b2db      	uxtb	r3, r3
 800aebc:	461a      	mov	r2, r3
 800aebe:	79fb      	ldrb	r3, [r7, #7]
 800aec0:	429a      	cmp	r2, r3
 800aec2:	d0b4      	beq.n	800ae2e <FMPI2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800aec4:	2300      	movs	r3, #0
}
 800aec6:	4618      	mov	r0, r3
 800aec8:	3710      	adds	r7, #16
 800aeca:	46bd      	mov	sp, r7
 800aecc:	bd80      	pop	{r7, pc}

0800aece <FMPI2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef FMPI2C_WaitOnTXISFlagUntilTimeout(FMPI2C_HandleTypeDef *hfmpi2c, uint32_t Timeout,
                                                           uint32_t Tickstart)
{
 800aece:	b580      	push	{r7, lr}
 800aed0:	b084      	sub	sp, #16
 800aed2:	af00      	add	r7, sp, #0
 800aed4:	60f8      	str	r0, [r7, #12]
 800aed6:	60b9      	str	r1, [r7, #8]
 800aed8:	607a      	str	r2, [r7, #4]
  while (__HAL_FMPI2C_GET_FLAG(hfmpi2c, FMPI2C_FLAG_TXIS) == RESET)
 800aeda:	e033      	b.n	800af44 <FMPI2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (FMPI2C_IsErrorOccurred(hfmpi2c, Timeout, Tickstart) != HAL_OK)
 800aedc:	687a      	ldr	r2, [r7, #4]
 800aede:	68b9      	ldr	r1, [r7, #8]
 800aee0:	68f8      	ldr	r0, [r7, #12]
 800aee2:	f000 f90b 	bl	800b0fc <FMPI2C_IsErrorOccurred>
 800aee6:	4603      	mov	r3, r0
 800aee8:	2b00      	cmp	r3, #0
 800aeea:	d001      	beq.n	800aef0 <FMPI2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800aeec:	2301      	movs	r3, #1
 800aeee:	e031      	b.n	800af54 <FMPI2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800aef0:	68bb      	ldr	r3, [r7, #8]
 800aef2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aef6:	d025      	beq.n	800af44 <FMPI2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800aef8:	f7f7 fa86 	bl	8002408 <HAL_GetTick>
 800aefc:	4602      	mov	r2, r0
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	1ad3      	subs	r3, r2, r3
 800af02:	68ba      	ldr	r2, [r7, #8]
 800af04:	429a      	cmp	r2, r3
 800af06:	d302      	bcc.n	800af0e <FMPI2C_WaitOnTXISFlagUntilTimeout+0x40>
 800af08:	68bb      	ldr	r3, [r7, #8]
 800af0a:	2b00      	cmp	r3, #0
 800af0c:	d11a      	bne.n	800af44 <FMPI2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_FMPI2C_GET_FLAG(hfmpi2c, FMPI2C_FLAG_TXIS) == RESET))
 800af0e:	68fb      	ldr	r3, [r7, #12]
 800af10:	681b      	ldr	r3, [r3, #0]
 800af12:	699b      	ldr	r3, [r3, #24]
 800af14:	f003 0302 	and.w	r3, r3, #2
 800af18:	2b02      	cmp	r3, #2
 800af1a:	d013      	beq.n	800af44 <FMPI2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hfmpi2c->ErrorCode |= HAL_FMPI2C_ERROR_TIMEOUT;
 800af1c:	68fb      	ldr	r3, [r7, #12]
 800af1e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800af20:	f043 0220 	orr.w	r2, r3, #32
 800af24:	68fb      	ldr	r3, [r7, #12]
 800af26:	645a      	str	r2, [r3, #68]	@ 0x44
          hfmpi2c->State = HAL_FMPI2C_STATE_READY;
 800af28:	68fb      	ldr	r3, [r7, #12]
 800af2a:	2220      	movs	r2, #32
 800af2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hfmpi2c->Mode = HAL_FMPI2C_MODE_NONE;
 800af30:	68fb      	ldr	r3, [r7, #12]
 800af32:	2200      	movs	r2, #0
 800af34:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hfmpi2c);
 800af38:	68fb      	ldr	r3, [r7, #12]
 800af3a:	2200      	movs	r2, #0
 800af3c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800af40:	2301      	movs	r3, #1
 800af42:	e007      	b.n	800af54 <FMPI2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_FMPI2C_GET_FLAG(hfmpi2c, FMPI2C_FLAG_TXIS) == RESET)
 800af44:	68fb      	ldr	r3, [r7, #12]
 800af46:	681b      	ldr	r3, [r3, #0]
 800af48:	699b      	ldr	r3, [r3, #24]
 800af4a:	f003 0302 	and.w	r3, r3, #2
 800af4e:	2b02      	cmp	r3, #2
 800af50:	d1c4      	bne.n	800aedc <FMPI2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800af52:	2300      	movs	r3, #0
}
 800af54:	4618      	mov	r0, r3
 800af56:	3710      	adds	r7, #16
 800af58:	46bd      	mov	sp, r7
 800af5a:	bd80      	pop	{r7, pc}

0800af5c <FMPI2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef FMPI2C_WaitOnSTOPFlagUntilTimeout(FMPI2C_HandleTypeDef *hfmpi2c, uint32_t Timeout,
                                                           uint32_t Tickstart)
{
 800af5c:	b580      	push	{r7, lr}
 800af5e:	b084      	sub	sp, #16
 800af60:	af00      	add	r7, sp, #0
 800af62:	60f8      	str	r0, [r7, #12]
 800af64:	60b9      	str	r1, [r7, #8]
 800af66:	607a      	str	r2, [r7, #4]
  while (__HAL_FMPI2C_GET_FLAG(hfmpi2c, FMPI2C_FLAG_STOPF) == RESET)
 800af68:	e02f      	b.n	800afca <FMPI2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (FMPI2C_IsErrorOccurred(hfmpi2c, Timeout, Tickstart) != HAL_OK)
 800af6a:	687a      	ldr	r2, [r7, #4]
 800af6c:	68b9      	ldr	r1, [r7, #8]
 800af6e:	68f8      	ldr	r0, [r7, #12]
 800af70:	f000 f8c4 	bl	800b0fc <FMPI2C_IsErrorOccurred>
 800af74:	4603      	mov	r3, r0
 800af76:	2b00      	cmp	r3, #0
 800af78:	d001      	beq.n	800af7e <FMPI2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800af7a:	2301      	movs	r3, #1
 800af7c:	e02d      	b.n	800afda <FMPI2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800af7e:	f7f7 fa43 	bl	8002408 <HAL_GetTick>
 800af82:	4602      	mov	r2, r0
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	1ad3      	subs	r3, r2, r3
 800af88:	68ba      	ldr	r2, [r7, #8]
 800af8a:	429a      	cmp	r2, r3
 800af8c:	d302      	bcc.n	800af94 <FMPI2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800af8e:	68bb      	ldr	r3, [r7, #8]
 800af90:	2b00      	cmp	r3, #0
 800af92:	d11a      	bne.n	800afca <FMPI2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_FMPI2C_GET_FLAG(hfmpi2c, FMPI2C_FLAG_STOPF) == RESET))
 800af94:	68fb      	ldr	r3, [r7, #12]
 800af96:	681b      	ldr	r3, [r3, #0]
 800af98:	699b      	ldr	r3, [r3, #24]
 800af9a:	f003 0320 	and.w	r3, r3, #32
 800af9e:	2b20      	cmp	r3, #32
 800afa0:	d013      	beq.n	800afca <FMPI2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hfmpi2c->ErrorCode |= HAL_FMPI2C_ERROR_TIMEOUT;
 800afa2:	68fb      	ldr	r3, [r7, #12]
 800afa4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800afa6:	f043 0220 	orr.w	r2, r3, #32
 800afaa:	68fb      	ldr	r3, [r7, #12]
 800afac:	645a      	str	r2, [r3, #68]	@ 0x44
        hfmpi2c->State = HAL_FMPI2C_STATE_READY;
 800afae:	68fb      	ldr	r3, [r7, #12]
 800afb0:	2220      	movs	r2, #32
 800afb2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hfmpi2c->Mode = HAL_FMPI2C_MODE_NONE;
 800afb6:	68fb      	ldr	r3, [r7, #12]
 800afb8:	2200      	movs	r2, #0
 800afba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hfmpi2c);
 800afbe:	68fb      	ldr	r3, [r7, #12]
 800afc0:	2200      	movs	r2, #0
 800afc2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800afc6:	2301      	movs	r3, #1
 800afc8:	e007      	b.n	800afda <FMPI2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_FMPI2C_GET_FLAG(hfmpi2c, FMPI2C_FLAG_STOPF) == RESET)
 800afca:	68fb      	ldr	r3, [r7, #12]
 800afcc:	681b      	ldr	r3, [r3, #0]
 800afce:	699b      	ldr	r3, [r3, #24]
 800afd0:	f003 0320 	and.w	r3, r3, #32
 800afd4:	2b20      	cmp	r3, #32
 800afd6:	d1c8      	bne.n	800af6a <FMPI2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800afd8:	2300      	movs	r3, #0
}
 800afda:	4618      	mov	r0, r3
 800afdc:	3710      	adds	r7, #16
 800afde:	46bd      	mov	sp, r7
 800afe0:	bd80      	pop	{r7, pc}
	...

0800afe4 <FMPI2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef FMPI2C_WaitOnRXNEFlagUntilTimeout(FMPI2C_HandleTypeDef *hfmpi2c, uint32_t Timeout,
                                                           uint32_t Tickstart)
{
 800afe4:	b580      	push	{r7, lr}
 800afe6:	b086      	sub	sp, #24
 800afe8:	af00      	add	r7, sp, #0
 800afea:	60f8      	str	r0, [r7, #12]
 800afec:	60b9      	str	r1, [r7, #8]
 800afee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800aff0:	2300      	movs	r3, #0
 800aff2:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_FMPI2C_GET_FLAG(hfmpi2c, FMPI2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800aff4:	e071      	b.n	800b0da <FMPI2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (FMPI2C_IsErrorOccurred(hfmpi2c, Timeout, Tickstart) != HAL_OK)
 800aff6:	687a      	ldr	r2, [r7, #4]
 800aff8:	68b9      	ldr	r1, [r7, #8]
 800affa:	68f8      	ldr	r0, [r7, #12]
 800affc:	f000 f87e 	bl	800b0fc <FMPI2C_IsErrorOccurred>
 800b000:	4603      	mov	r3, r0
 800b002:	2b00      	cmp	r3, #0
 800b004:	d001      	beq.n	800b00a <FMPI2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 800b006:	2301      	movs	r3, #1
 800b008:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_FMPI2C_GET_FLAG(hfmpi2c, FMPI2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 800b00a:	68fb      	ldr	r3, [r7, #12]
 800b00c:	681b      	ldr	r3, [r3, #0]
 800b00e:	699b      	ldr	r3, [r3, #24]
 800b010:	f003 0320 	and.w	r3, r3, #32
 800b014:	2b20      	cmp	r3, #32
 800b016:	d13b      	bne.n	800b090 <FMPI2C_WaitOnRXNEFlagUntilTimeout+0xac>
 800b018:	7dfb      	ldrb	r3, [r7, #23]
 800b01a:	2b00      	cmp	r3, #0
 800b01c:	d138      	bne.n	800b090 <FMPI2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_FMPI2C_GET_FLAG(hfmpi2c, FMPI2C_FLAG_RXNE) == SET) && (hfmpi2c->XferSize > 0U))
 800b01e:	68fb      	ldr	r3, [r7, #12]
 800b020:	681b      	ldr	r3, [r3, #0]
 800b022:	699b      	ldr	r3, [r3, #24]
 800b024:	f003 0304 	and.w	r3, r3, #4
 800b028:	2b04      	cmp	r3, #4
 800b02a:	d105      	bne.n	800b038 <FMPI2C_WaitOnRXNEFlagUntilTimeout+0x54>
 800b02c:	68fb      	ldr	r3, [r7, #12]
 800b02e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b030:	2b00      	cmp	r3, #0
 800b032:	d001      	beq.n	800b038 <FMPI2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 800b034:	2300      	movs	r3, #0
 800b036:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_FMPI2C_GET_FLAG(hfmpi2c, FMPI2C_FLAG_AF) == SET)
 800b038:	68fb      	ldr	r3, [r7, #12]
 800b03a:	681b      	ldr	r3, [r3, #0]
 800b03c:	699b      	ldr	r3, [r3, #24]
 800b03e:	f003 0310 	and.w	r3, r3, #16
 800b042:	2b10      	cmp	r3, #16
 800b044:	d121      	bne.n	800b08a <FMPI2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_FMPI2C_CLEAR_FLAG(hfmpi2c, FMPI2C_FLAG_AF);
 800b046:	68fb      	ldr	r3, [r7, #12]
 800b048:	681b      	ldr	r3, [r3, #0]
 800b04a:	2210      	movs	r2, #16
 800b04c:	61da      	str	r2, [r3, #28]
        hfmpi2c->ErrorCode = HAL_FMPI2C_ERROR_AF;
 800b04e:	68fb      	ldr	r3, [r7, #12]
 800b050:	2204      	movs	r2, #4
 800b052:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_FMPI2C_CLEAR_FLAG(hfmpi2c, FMPI2C_FLAG_STOPF);
 800b054:	68fb      	ldr	r3, [r7, #12]
 800b056:	681b      	ldr	r3, [r3, #0]
 800b058:	2220      	movs	r2, #32
 800b05a:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        FMPI2C_RESET_CR2(hfmpi2c);
 800b05c:	68fb      	ldr	r3, [r7, #12]
 800b05e:	681b      	ldr	r3, [r3, #0]
 800b060:	6859      	ldr	r1, [r3, #4]
 800b062:	68fb      	ldr	r3, [r7, #12]
 800b064:	681a      	ldr	r2, [r3, #0]
 800b066:	4b24      	ldr	r3, [pc, #144]	@ (800b0f8 <FMPI2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 800b068:	400b      	ands	r3, r1
 800b06a:	6053      	str	r3, [r2, #4]

        hfmpi2c->State = HAL_FMPI2C_STATE_READY;
 800b06c:	68fb      	ldr	r3, [r7, #12]
 800b06e:	2220      	movs	r2, #32
 800b070:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hfmpi2c->Mode = HAL_FMPI2C_MODE_NONE;
 800b074:	68fb      	ldr	r3, [r7, #12]
 800b076:	2200      	movs	r2, #0
 800b078:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hfmpi2c);
 800b07c:	68fb      	ldr	r3, [r7, #12]
 800b07e:	2200      	movs	r2, #0
 800b080:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 800b084:	2301      	movs	r3, #1
 800b086:	75fb      	strb	r3, [r7, #23]
 800b088:	e002      	b.n	800b090 <FMPI2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hfmpi2c->ErrorCode = HAL_FMPI2C_ERROR_NONE;
 800b08a:	68fb      	ldr	r3, [r7, #12]
 800b08c:	2200      	movs	r2, #0
 800b08e:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 800b090:	f7f7 f9ba 	bl	8002408 <HAL_GetTick>
 800b094:	4602      	mov	r2, r0
 800b096:	687b      	ldr	r3, [r7, #4]
 800b098:	1ad3      	subs	r3, r2, r3
 800b09a:	68ba      	ldr	r2, [r7, #8]
 800b09c:	429a      	cmp	r2, r3
 800b09e:	d302      	bcc.n	800b0a6 <FMPI2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 800b0a0:	68bb      	ldr	r3, [r7, #8]
 800b0a2:	2b00      	cmp	r3, #0
 800b0a4:	d119      	bne.n	800b0da <FMPI2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 800b0a6:	7dfb      	ldrb	r3, [r7, #23]
 800b0a8:	2b00      	cmp	r3, #0
 800b0aa:	d116      	bne.n	800b0da <FMPI2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_FMPI2C_GET_FLAG(hfmpi2c, FMPI2C_FLAG_RXNE) == RESET))
 800b0ac:	68fb      	ldr	r3, [r7, #12]
 800b0ae:	681b      	ldr	r3, [r3, #0]
 800b0b0:	699b      	ldr	r3, [r3, #24]
 800b0b2:	f003 0304 	and.w	r3, r3, #4
 800b0b6:	2b04      	cmp	r3, #4
 800b0b8:	d00f      	beq.n	800b0da <FMPI2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hfmpi2c->ErrorCode |= HAL_FMPI2C_ERROR_TIMEOUT;
 800b0ba:	68fb      	ldr	r3, [r7, #12]
 800b0bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b0be:	f043 0220 	orr.w	r2, r3, #32
 800b0c2:	68fb      	ldr	r3, [r7, #12]
 800b0c4:	645a      	str	r2, [r3, #68]	@ 0x44
        hfmpi2c->State = HAL_FMPI2C_STATE_READY;
 800b0c6:	68fb      	ldr	r3, [r7, #12]
 800b0c8:	2220      	movs	r2, #32
 800b0ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hfmpi2c);
 800b0ce:	68fb      	ldr	r3, [r7, #12]
 800b0d0:	2200      	movs	r2, #0
 800b0d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 800b0d6:	2301      	movs	r3, #1
 800b0d8:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_FMPI2C_GET_FLAG(hfmpi2c, FMPI2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800b0da:	68fb      	ldr	r3, [r7, #12]
 800b0dc:	681b      	ldr	r3, [r3, #0]
 800b0de:	699b      	ldr	r3, [r3, #24]
 800b0e0:	f003 0304 	and.w	r3, r3, #4
 800b0e4:	2b04      	cmp	r3, #4
 800b0e6:	d002      	beq.n	800b0ee <FMPI2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 800b0e8:	7dfb      	ldrb	r3, [r7, #23]
 800b0ea:	2b00      	cmp	r3, #0
 800b0ec:	d083      	beq.n	800aff6 <FMPI2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 800b0ee:	7dfb      	ldrb	r3, [r7, #23]
}
 800b0f0:	4618      	mov	r0, r3
 800b0f2:	3718      	adds	r7, #24
 800b0f4:	46bd      	mov	sp, r7
 800b0f6:	bd80      	pop	{r7, pc}
 800b0f8:	fe00e800 	.word	0xfe00e800

0800b0fc <FMPI2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef FMPI2C_IsErrorOccurred(FMPI2C_HandleTypeDef *hfmpi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800b0fc:	b580      	push	{r7, lr}
 800b0fe:	b08a      	sub	sp, #40	@ 0x28
 800b100:	af00      	add	r7, sp, #0
 800b102:	60f8      	str	r0, [r7, #12]
 800b104:	60b9      	str	r1, [r7, #8]
 800b106:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b108:	2300      	movs	r3, #0
 800b10a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hfmpi2c->Instance->ISR;
 800b10e:	68fb      	ldr	r3, [r7, #12]
 800b110:	681b      	ldr	r3, [r3, #0]
 800b112:	699b      	ldr	r3, [r3, #24]
 800b114:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800b116:	2300      	movs	r3, #0
 800b118:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800b11a:	687b      	ldr	r3, [r7, #4]
 800b11c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_FMPI2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, FMPI2C_FLAG_AF))
 800b11e:	69bb      	ldr	r3, [r7, #24]
 800b120:	f003 0310 	and.w	r3, r3, #16
 800b124:	2b00      	cmp	r3, #0
 800b126:	d068      	beq.n	800b1fa <FMPI2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_FMPI2C_CLEAR_FLAG(hfmpi2c, FMPI2C_FLAG_AF);
 800b128:	68fb      	ldr	r3, [r7, #12]
 800b12a:	681b      	ldr	r3, [r3, #0]
 800b12c:	2210      	movs	r2, #16
 800b12e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_FMPI2C_GET_FLAG(hfmpi2c, FMPI2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800b130:	e049      	b.n	800b1c6 <FMPI2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800b132:	68bb      	ldr	r3, [r7, #8]
 800b134:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b138:	d045      	beq.n	800b1c6 <FMPI2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800b13a:	f7f7 f965 	bl	8002408 <HAL_GetTick>
 800b13e:	4602      	mov	r2, r0
 800b140:	69fb      	ldr	r3, [r7, #28]
 800b142:	1ad3      	subs	r3, r2, r3
 800b144:	68ba      	ldr	r2, [r7, #8]
 800b146:	429a      	cmp	r2, r3
 800b148:	d302      	bcc.n	800b150 <FMPI2C_IsErrorOccurred+0x54>
 800b14a:	68bb      	ldr	r3, [r7, #8]
 800b14c:	2b00      	cmp	r3, #0
 800b14e:	d13a      	bne.n	800b1c6 <FMPI2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hfmpi2c->Instance->CR2 & FMPI2C_CR2_STOP);
 800b150:	68fb      	ldr	r3, [r7, #12]
 800b152:	681b      	ldr	r3, [r3, #0]
 800b154:	685b      	ldr	r3, [r3, #4]
 800b156:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b15a:	617b      	str	r3, [r7, #20]
          tmp2 = hfmpi2c->Mode;
 800b15c:	68fb      	ldr	r3, [r7, #12]
 800b15e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800b162:	74fb      	strb	r3, [r7, #19]

          /* In case of FMPI2C still busy, try to regenerate a STOP manually */
          if ((__HAL_FMPI2C_GET_FLAG(hfmpi2c, FMPI2C_FLAG_BUSY) != RESET) && \
 800b164:	68fb      	ldr	r3, [r7, #12]
 800b166:	681b      	ldr	r3, [r3, #0]
 800b168:	699b      	ldr	r3, [r3, #24]
 800b16a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b16e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b172:	d121      	bne.n	800b1b8 <FMPI2C_IsErrorOccurred+0xbc>
 800b174:	697b      	ldr	r3, [r7, #20]
 800b176:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800b17a:	d01d      	beq.n	800b1b8 <FMPI2C_IsErrorOccurred+0xbc>
              (tmp1 != FMPI2C_CR2_STOP) && \
 800b17c:	7cfb      	ldrb	r3, [r7, #19]
 800b17e:	2b20      	cmp	r3, #32
 800b180:	d01a      	beq.n	800b1b8 <FMPI2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_FMPI2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hfmpi2c->Instance->CR2 |= FMPI2C_CR2_STOP;
 800b182:	68fb      	ldr	r3, [r7, #12]
 800b184:	681b      	ldr	r3, [r3, #0]
 800b186:	685a      	ldr	r2, [r3, #4]
 800b188:	68fb      	ldr	r3, [r7, #12]
 800b18a:	681b      	ldr	r3, [r3, #0]
 800b18c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800b190:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800b192:	f7f7 f939 	bl	8002408 <HAL_GetTick>
 800b196:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_FMPI2C_GET_FLAG(hfmpi2c, FMPI2C_FLAG_STOPF) == RESET)
 800b198:	e00e      	b.n	800b1b8 <FMPI2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > FMPI2C_TIMEOUT_STOPF)
 800b19a:	f7f7 f935 	bl	8002408 <HAL_GetTick>
 800b19e:	4602      	mov	r2, r0
 800b1a0:	69fb      	ldr	r3, [r7, #28]
 800b1a2:	1ad3      	subs	r3, r2, r3
 800b1a4:	2b19      	cmp	r3, #25
 800b1a6:	d907      	bls.n	800b1b8 <FMPI2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_FMPI2C_ERROR_TIMEOUT;
 800b1a8:	6a3b      	ldr	r3, [r7, #32]
 800b1aa:	f043 0320 	orr.w	r3, r3, #32
 800b1ae:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800b1b0:	2301      	movs	r3, #1
 800b1b2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800b1b6:	e006      	b.n	800b1c6 <FMPI2C_IsErrorOccurred+0xca>
          while (__HAL_FMPI2C_GET_FLAG(hfmpi2c, FMPI2C_FLAG_STOPF) == RESET)
 800b1b8:	68fb      	ldr	r3, [r7, #12]
 800b1ba:	681b      	ldr	r3, [r3, #0]
 800b1bc:	699b      	ldr	r3, [r3, #24]
 800b1be:	f003 0320 	and.w	r3, r3, #32
 800b1c2:	2b20      	cmp	r3, #32
 800b1c4:	d1e9      	bne.n	800b19a <FMPI2C_IsErrorOccurred+0x9e>
    while ((__HAL_FMPI2C_GET_FLAG(hfmpi2c, FMPI2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800b1c6:	68fb      	ldr	r3, [r7, #12]
 800b1c8:	681b      	ldr	r3, [r3, #0]
 800b1ca:	699b      	ldr	r3, [r3, #24]
 800b1cc:	f003 0320 	and.w	r3, r3, #32
 800b1d0:	2b20      	cmp	r3, #32
 800b1d2:	d003      	beq.n	800b1dc <FMPI2C_IsErrorOccurred+0xe0>
 800b1d4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b1d8:	2b00      	cmp	r3, #0
 800b1da:	d0aa      	beq.n	800b132 <FMPI2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800b1dc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b1e0:	2b00      	cmp	r3, #0
 800b1e2:	d103      	bne.n	800b1ec <FMPI2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_FMPI2C_CLEAR_FLAG(hfmpi2c, FMPI2C_FLAG_STOPF);
 800b1e4:	68fb      	ldr	r3, [r7, #12]
 800b1e6:	681b      	ldr	r3, [r3, #0]
 800b1e8:	2220      	movs	r2, #32
 800b1ea:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_FMPI2C_ERROR_AF;
 800b1ec:	6a3b      	ldr	r3, [r7, #32]
 800b1ee:	f043 0304 	orr.w	r3, r3, #4
 800b1f2:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800b1f4:	2301      	movs	r3, #1
 800b1f6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hfmpi2c->Instance->ISR;
 800b1fa:	68fb      	ldr	r3, [r7, #12]
 800b1fc:	681b      	ldr	r3, [r3, #0]
 800b1fe:	699b      	ldr	r3, [r3, #24]
 800b200:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, FMPI2C_FLAG_BERR))
 800b202:	69bb      	ldr	r3, [r7, #24]
 800b204:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b208:	2b00      	cmp	r3, #0
 800b20a:	d00b      	beq.n	800b224 <FMPI2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_FMPI2C_ERROR_BERR;
 800b20c:	6a3b      	ldr	r3, [r7, #32]
 800b20e:	f043 0301 	orr.w	r3, r3, #1
 800b212:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_FMPI2C_CLEAR_FLAG(hfmpi2c, FMPI2C_FLAG_BERR);
 800b214:	68fb      	ldr	r3, [r7, #12]
 800b216:	681b      	ldr	r3, [r3, #0]
 800b218:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800b21c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800b21e:	2301      	movs	r3, #1
 800b220:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, FMPI2C_FLAG_OVR))
 800b224:	69bb      	ldr	r3, [r7, #24]
 800b226:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b22a:	2b00      	cmp	r3, #0
 800b22c:	d00b      	beq.n	800b246 <FMPI2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_FMPI2C_ERROR_OVR;
 800b22e:	6a3b      	ldr	r3, [r7, #32]
 800b230:	f043 0308 	orr.w	r3, r3, #8
 800b234:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_FMPI2C_CLEAR_FLAG(hfmpi2c, FMPI2C_FLAG_OVR);
 800b236:	68fb      	ldr	r3, [r7, #12]
 800b238:	681b      	ldr	r3, [r3, #0]
 800b23a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800b23e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800b240:	2301      	movs	r3, #1
 800b242:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, FMPI2C_FLAG_ARLO))
 800b246:	69bb      	ldr	r3, [r7, #24]
 800b248:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b24c:	2b00      	cmp	r3, #0
 800b24e:	d00b      	beq.n	800b268 <FMPI2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_FMPI2C_ERROR_ARLO;
 800b250:	6a3b      	ldr	r3, [r7, #32]
 800b252:	f043 0302 	orr.w	r3, r3, #2
 800b256:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_FMPI2C_CLEAR_FLAG(hfmpi2c, FMPI2C_FLAG_ARLO);
 800b258:	68fb      	ldr	r3, [r7, #12]
 800b25a:	681b      	ldr	r3, [r3, #0]
 800b25c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b260:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800b262:	2301      	movs	r3, #1
 800b264:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 800b268:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b26c:	2b00      	cmp	r3, #0
 800b26e:	d01c      	beq.n	800b2aa <FMPI2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    FMPI2C_Flush_TXDR(hfmpi2c);
 800b270:	68f8      	ldr	r0, [r7, #12]
 800b272:	f7ff fc70 	bl	800ab56 <FMPI2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    FMPI2C_RESET_CR2(hfmpi2c);
 800b276:	68fb      	ldr	r3, [r7, #12]
 800b278:	681b      	ldr	r3, [r3, #0]
 800b27a:	6859      	ldr	r1, [r3, #4]
 800b27c:	68fb      	ldr	r3, [r7, #12]
 800b27e:	681a      	ldr	r2, [r3, #0]
 800b280:	4b0d      	ldr	r3, [pc, #52]	@ (800b2b8 <FMPI2C_IsErrorOccurred+0x1bc>)
 800b282:	400b      	ands	r3, r1
 800b284:	6053      	str	r3, [r2, #4]

    hfmpi2c->ErrorCode |= error_code;
 800b286:	68fb      	ldr	r3, [r7, #12]
 800b288:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b28a:	6a3b      	ldr	r3, [r7, #32]
 800b28c:	431a      	orrs	r2, r3
 800b28e:	68fb      	ldr	r3, [r7, #12]
 800b290:	645a      	str	r2, [r3, #68]	@ 0x44
    hfmpi2c->State = HAL_FMPI2C_STATE_READY;
 800b292:	68fb      	ldr	r3, [r7, #12]
 800b294:	2220      	movs	r2, #32
 800b296:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hfmpi2c->Mode = HAL_FMPI2C_MODE_NONE;
 800b29a:	68fb      	ldr	r3, [r7, #12]
 800b29c:	2200      	movs	r2, #0
 800b29e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hfmpi2c);
 800b2a2:	68fb      	ldr	r3, [r7, #12]
 800b2a4:	2200      	movs	r2, #0
 800b2a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800b2aa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800b2ae:	4618      	mov	r0, r3
 800b2b0:	3728      	adds	r7, #40	@ 0x28
 800b2b2:	46bd      	mov	sp, r7
 800b2b4:	bd80      	pop	{r7, pc}
 800b2b6:	bf00      	nop
 800b2b8:	fe00e800 	.word	0xfe00e800

0800b2bc <FMPI2C_TransferConfig>:
  *     @arg @ref FMPI2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void FMPI2C_TransferConfig(FMPI2C_HandleTypeDef *hfmpi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                                  uint32_t Request)
{
 800b2bc:	b480      	push	{r7}
 800b2be:	b087      	sub	sp, #28
 800b2c0:	af00      	add	r7, sp, #0
 800b2c2:	60f8      	str	r0, [r7, #12]
 800b2c4:	607b      	str	r3, [r7, #4]
 800b2c6:	460b      	mov	r3, r1
 800b2c8:	817b      	strh	r3, [r7, #10]
 800b2ca:	4613      	mov	r3, r2
 800b2cc:	727b      	strb	r3, [r7, #9]
  assert_param(IS_FMPI2C_ALL_INSTANCE(hfmpi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & FMPI2C_CR2_SADD) | \
 800b2ce:	897b      	ldrh	r3, [r7, #10]
 800b2d0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << FMPI2C_CR2_NBYTES_Pos) & FMPI2C_CR2_NBYTES) | \
 800b2d4:	7a7b      	ldrb	r3, [r7, #9]
 800b2d6:	041b      	lsls	r3, r3, #16
 800b2d8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & FMPI2C_CR2_SADD) | \
 800b2dc:	431a      	orrs	r2, r3
                             (((uint32_t)Size << FMPI2C_CR2_NBYTES_Pos) & FMPI2C_CR2_NBYTES) | \
 800b2de:	687b      	ldr	r3, [r7, #4]
 800b2e0:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & FMPI2C_CR2_SADD) | \
 800b2e2:	6a3b      	ldr	r3, [r7, #32]
 800b2e4:	4313      	orrs	r3, r2
 800b2e6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b2ea:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hfmpi2c->Instance->CR2, \
 800b2ec:	68fb      	ldr	r3, [r7, #12]
 800b2ee:	681b      	ldr	r3, [r3, #0]
 800b2f0:	685a      	ldr	r2, [r3, #4]
 800b2f2:	6a3b      	ldr	r3, [r7, #32]
 800b2f4:	0d5b      	lsrs	r3, r3, #21
 800b2f6:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800b2fa:	4b08      	ldr	r3, [pc, #32]	@ (800b31c <FMPI2C_TransferConfig+0x60>)
 800b2fc:	430b      	orrs	r3, r1
 800b2fe:	43db      	mvns	r3, r3
 800b300:	ea02 0103 	and.w	r1, r2, r3
 800b304:	68fb      	ldr	r3, [r7, #12]
 800b306:	681b      	ldr	r3, [r3, #0]
 800b308:	697a      	ldr	r2, [r7, #20]
 800b30a:	430a      	orrs	r2, r1
 800b30c:	605a      	str	r2, [r3, #4]
             ((FMPI2C_CR2_SADD | FMPI2C_CR2_NBYTES | FMPI2C_CR2_RELOAD | FMPI2C_CR2_AUTOEND | \
               (FMPI2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - FMPI2C_CR2_RD_WRN_Pos))) | \
               FMPI2C_CR2_START | FMPI2C_CR2_STOP)), tmp);
}
 800b30e:	bf00      	nop
 800b310:	371c      	adds	r7, #28
 800b312:	46bd      	mov	sp, r7
 800b314:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b318:	4770      	bx	lr
 800b31a:	bf00      	nop
 800b31c:	03ff63ff 	.word	0x03ff63ff

0800b320 <FMPI2C_Enable_IRQ>:
  *                the configuration information for the specified FMPI2C.
  * @param  InterruptRequest Value of @ref FMPI2C_Interrupt_configuration_definition.
  * @retval None
  */
static void FMPI2C_Enable_IRQ(FMPI2C_HandleTypeDef *hfmpi2c, uint16_t InterruptRequest)
{
 800b320:	b480      	push	{r7}
 800b322:	b085      	sub	sp, #20
 800b324:	af00      	add	r7, sp, #0
 800b326:	6078      	str	r0, [r7, #4]
 800b328:	460b      	mov	r3, r1
 800b32a:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 800b32c:	2300      	movs	r3, #0
 800b32e:	60fb      	str	r3, [r7, #12]

  if ((hfmpi2c->XferISR != FMPI2C_Master_ISR_DMA) && \
 800b330:	687b      	ldr	r3, [r7, #4]
 800b332:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b334:	4a39      	ldr	r2, [pc, #228]	@ (800b41c <FMPI2C_Enable_IRQ+0xfc>)
 800b336:	4293      	cmp	r3, r2
 800b338:	d032      	beq.n	800b3a0 <FMPI2C_Enable_IRQ+0x80>
      (hfmpi2c->XferISR != FMPI2C_Slave_ISR_DMA) && \
 800b33a:	687b      	ldr	r3, [r7, #4]
 800b33c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  if ((hfmpi2c->XferISR != FMPI2C_Master_ISR_DMA) && \
 800b33e:	4a38      	ldr	r2, [pc, #224]	@ (800b420 <FMPI2C_Enable_IRQ+0x100>)
 800b340:	4293      	cmp	r3, r2
 800b342:	d02d      	beq.n	800b3a0 <FMPI2C_Enable_IRQ+0x80>
      (hfmpi2c->XferISR != FMPI2C_Mem_ISR_DMA))
 800b344:	687b      	ldr	r3, [r7, #4]
 800b346:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      (hfmpi2c->XferISR != FMPI2C_Slave_ISR_DMA) && \
 800b348:	4a36      	ldr	r2, [pc, #216]	@ (800b424 <FMPI2C_Enable_IRQ+0x104>)
 800b34a:	4293      	cmp	r3, r2
 800b34c:	d028      	beq.n	800b3a0 <FMPI2C_Enable_IRQ+0x80>
  {
    if ((InterruptRequest & FMPI2C_XFER_LISTEN_IT) == FMPI2C_XFER_LISTEN_IT)
 800b34e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800b352:	2b00      	cmp	r3, #0
 800b354:	da03      	bge.n	800b35e <FMPI2C_Enable_IRQ+0x3e>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= FMPI2C_IT_ADDRI | FMPI2C_IT_STOPI | FMPI2C_IT_NACKI | FMPI2C_IT_ERRI;
 800b356:	68fb      	ldr	r3, [r7, #12]
 800b358:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 800b35c:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & FMPI2C_XFER_TX_IT) == FMPI2C_XFER_TX_IT)
 800b35e:	887b      	ldrh	r3, [r7, #2]
 800b360:	f003 0301 	and.w	r3, r3, #1
 800b364:	2b00      	cmp	r3, #0
 800b366:	d003      	beq.n	800b370 <FMPI2C_Enable_IRQ+0x50>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= FMPI2C_IT_ERRI | FMPI2C_IT_TCI | FMPI2C_IT_STOPI | FMPI2C_IT_NACKI | FMPI2C_IT_TXI;
 800b368:	68fb      	ldr	r3, [r7, #12]
 800b36a:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 800b36e:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & FMPI2C_XFER_RX_IT) == FMPI2C_XFER_RX_IT)
 800b370:	887b      	ldrh	r3, [r7, #2]
 800b372:	f003 0302 	and.w	r3, r3, #2
 800b376:	2b00      	cmp	r3, #0
 800b378:	d003      	beq.n	800b382 <FMPI2C_Enable_IRQ+0x62>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= FMPI2C_IT_ERRI | FMPI2C_IT_TCI | FMPI2C_IT_STOPI | FMPI2C_IT_NACKI | FMPI2C_IT_RXI;
 800b37a:	68fb      	ldr	r3, [r7, #12]
 800b37c:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 800b380:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == FMPI2C_XFER_ERROR_IT)
 800b382:	887b      	ldrh	r3, [r7, #2]
 800b384:	2b10      	cmp	r3, #16
 800b386:	d103      	bne.n	800b390 <FMPI2C_Enable_IRQ+0x70>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= FMPI2C_IT_ERRI | FMPI2C_IT_NACKI;
 800b388:	68fb      	ldr	r3, [r7, #12]
 800b38a:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 800b38e:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == FMPI2C_XFER_CPLT_IT)
 800b390:	887b      	ldrh	r3, [r7, #2]
 800b392:	2b20      	cmp	r3, #32
 800b394:	d133      	bne.n	800b3fe <FMPI2C_Enable_IRQ+0xde>
    {
      /* Enable STOP interrupts */
      tmpisr |= FMPI2C_IT_STOPI;
 800b396:	68fb      	ldr	r3, [r7, #12]
 800b398:	f043 0320 	orr.w	r3, r3, #32
 800b39c:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == FMPI2C_XFER_CPLT_IT)
 800b39e:	e02e      	b.n	800b3fe <FMPI2C_Enable_IRQ+0xde>
    }
  }

  else
  {
    if ((InterruptRequest & FMPI2C_XFER_LISTEN_IT) == FMPI2C_XFER_LISTEN_IT)
 800b3a0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800b3a4:	2b00      	cmp	r3, #0
 800b3a6:	da03      	bge.n	800b3b0 <FMPI2C_Enable_IRQ+0x90>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= FMPI2C_IT_ADDRI | FMPI2C_IT_STOPI | FMPI2C_IT_NACKI | FMPI2C_IT_ERRI;
 800b3a8:	68fb      	ldr	r3, [r7, #12]
 800b3aa:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 800b3ae:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & FMPI2C_XFER_TX_IT) == FMPI2C_XFER_TX_IT)
 800b3b0:	887b      	ldrh	r3, [r7, #2]
 800b3b2:	f003 0301 	and.w	r3, r3, #1
 800b3b6:	2b00      	cmp	r3, #0
 800b3b8:	d003      	beq.n	800b3c2 <FMPI2C_Enable_IRQ+0xa2>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= FMPI2C_IT_ERRI | FMPI2C_IT_TCI | FMPI2C_IT_STOPI | FMPI2C_IT_NACKI | FMPI2C_IT_TXI;
 800b3ba:	68fb      	ldr	r3, [r7, #12]
 800b3bc:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 800b3c0:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & FMPI2C_XFER_RX_IT) == FMPI2C_XFER_RX_IT)
 800b3c2:	887b      	ldrh	r3, [r7, #2]
 800b3c4:	f003 0302 	and.w	r3, r3, #2
 800b3c8:	2b00      	cmp	r3, #0
 800b3ca:	d003      	beq.n	800b3d4 <FMPI2C_Enable_IRQ+0xb4>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= FMPI2C_IT_ERRI | FMPI2C_IT_TCI | FMPI2C_IT_STOPI | FMPI2C_IT_NACKI | FMPI2C_IT_RXI;
 800b3cc:	68fb      	ldr	r3, [r7, #12]
 800b3ce:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 800b3d2:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == FMPI2C_XFER_ERROR_IT)
 800b3d4:	887b      	ldrh	r3, [r7, #2]
 800b3d6:	2b10      	cmp	r3, #16
 800b3d8:	d103      	bne.n	800b3e2 <FMPI2C_Enable_IRQ+0xc2>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= FMPI2C_IT_ERRI | FMPI2C_IT_NACKI;
 800b3da:	68fb      	ldr	r3, [r7, #12]
 800b3dc:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 800b3e0:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == FMPI2C_XFER_CPLT_IT)
 800b3e2:	887b      	ldrh	r3, [r7, #2]
 800b3e4:	2b20      	cmp	r3, #32
 800b3e6:	d103      	bne.n	800b3f0 <FMPI2C_Enable_IRQ+0xd0>
    {
      /* Enable STOP interrupts */
      tmpisr |= (FMPI2C_IT_STOPI | FMPI2C_IT_TCI);
 800b3e8:	68fb      	ldr	r3, [r7, #12]
 800b3ea:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800b3ee:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == FMPI2C_XFER_RELOAD_IT)
 800b3f0:	887b      	ldrh	r3, [r7, #2]
 800b3f2:	2b40      	cmp	r3, #64	@ 0x40
 800b3f4:	d103      	bne.n	800b3fe <FMPI2C_Enable_IRQ+0xde>
    {
      /* Enable TC interrupts */
      tmpisr |= FMPI2C_IT_TCI;
 800b3f6:	68fb      	ldr	r3, [r7, #12]
 800b3f8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b3fc:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of FMPI2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_FMPI2C_ENABLE_IT(hfmpi2c, tmpisr);
 800b3fe:	687b      	ldr	r3, [r7, #4]
 800b400:	681b      	ldr	r3, [r3, #0]
 800b402:	6819      	ldr	r1, [r3, #0]
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	681b      	ldr	r3, [r3, #0]
 800b408:	68fa      	ldr	r2, [r7, #12]
 800b40a:	430a      	orrs	r2, r1
 800b40c:	601a      	str	r2, [r3, #0]
}
 800b40e:	bf00      	nop
 800b410:	3714      	adds	r7, #20
 800b412:	46bd      	mov	sp, r7
 800b414:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b418:	4770      	bx	lr
 800b41a:	bf00      	nop
 800b41c:	08009a21 	.word	0x08009a21
 800b420:	08009ec1 	.word	0x08009ec1
 800b424:	08009c25 	.word	0x08009c25

0800b428 <FMPI2C_Disable_IRQ>:
  *                the configuration information for the specified FMPI2C.
  * @param  InterruptRequest Value of @ref FMPI2C_Interrupt_configuration_definition.
  * @retval None
  */
static void FMPI2C_Disable_IRQ(FMPI2C_HandleTypeDef *hfmpi2c, uint16_t InterruptRequest)
{
 800b428:	b480      	push	{r7}
 800b42a:	b085      	sub	sp, #20
 800b42c:	af00      	add	r7, sp, #0
 800b42e:	6078      	str	r0, [r7, #4]
 800b430:	460b      	mov	r3, r1
 800b432:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 800b434:	2300      	movs	r3, #0
 800b436:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & FMPI2C_XFER_TX_IT) == FMPI2C_XFER_TX_IT)
 800b438:	887b      	ldrh	r3, [r7, #2]
 800b43a:	f003 0301 	and.w	r3, r3, #1
 800b43e:	2b00      	cmp	r3, #0
 800b440:	d00f      	beq.n	800b462 <FMPI2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= FMPI2C_IT_TCI | FMPI2C_IT_TXI;
 800b442:	68fb      	ldr	r3, [r7, #12]
 800b444:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 800b448:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hfmpi2c->State & (uint32_t)HAL_FMPI2C_STATE_LISTEN) != (uint32_t)HAL_FMPI2C_STATE_LISTEN)
 800b44a:	687b      	ldr	r3, [r7, #4]
 800b44c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b450:	b2db      	uxtb	r3, r3
 800b452:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800b456:	2b28      	cmp	r3, #40	@ 0x28
 800b458:	d003      	beq.n	800b462 <FMPI2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= FMPI2C_IT_STOPI | FMPI2C_IT_NACKI | FMPI2C_IT_ERRI;
 800b45a:	68fb      	ldr	r3, [r7, #12]
 800b45c:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 800b460:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & FMPI2C_XFER_RX_IT) == FMPI2C_XFER_RX_IT)
 800b462:	887b      	ldrh	r3, [r7, #2]
 800b464:	f003 0302 	and.w	r3, r3, #2
 800b468:	2b00      	cmp	r3, #0
 800b46a:	d00f      	beq.n	800b48c <FMPI2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= FMPI2C_IT_TCI | FMPI2C_IT_RXI;
 800b46c:	68fb      	ldr	r3, [r7, #12]
 800b46e:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 800b472:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hfmpi2c->State & (uint32_t)HAL_FMPI2C_STATE_LISTEN) != (uint32_t)HAL_FMPI2C_STATE_LISTEN)
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b47a:	b2db      	uxtb	r3, r3
 800b47c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800b480:	2b28      	cmp	r3, #40	@ 0x28
 800b482:	d003      	beq.n	800b48c <FMPI2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= FMPI2C_IT_STOPI | FMPI2C_IT_NACKI | FMPI2C_IT_ERRI;
 800b484:	68fb      	ldr	r3, [r7, #12]
 800b486:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 800b48a:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & FMPI2C_XFER_LISTEN_IT) == FMPI2C_XFER_LISTEN_IT)
 800b48c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800b490:	2b00      	cmp	r3, #0
 800b492:	da03      	bge.n	800b49c <FMPI2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= FMPI2C_IT_ADDRI | FMPI2C_IT_STOPI | FMPI2C_IT_NACKI | FMPI2C_IT_ERRI;
 800b494:	68fb      	ldr	r3, [r7, #12]
 800b496:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 800b49a:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == FMPI2C_XFER_ERROR_IT)
 800b49c:	887b      	ldrh	r3, [r7, #2]
 800b49e:	2b10      	cmp	r3, #16
 800b4a0:	d103      	bne.n	800b4aa <FMPI2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= FMPI2C_IT_ERRI | FMPI2C_IT_NACKI;
 800b4a2:	68fb      	ldr	r3, [r7, #12]
 800b4a4:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 800b4a8:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == FMPI2C_XFER_CPLT_IT)
 800b4aa:	887b      	ldrh	r3, [r7, #2]
 800b4ac:	2b20      	cmp	r3, #32
 800b4ae:	d103      	bne.n	800b4b8 <FMPI2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= FMPI2C_IT_STOPI;
 800b4b0:	68fb      	ldr	r3, [r7, #12]
 800b4b2:	f043 0320 	orr.w	r3, r3, #32
 800b4b6:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == FMPI2C_XFER_RELOAD_IT)
 800b4b8:	887b      	ldrh	r3, [r7, #2]
 800b4ba:	2b40      	cmp	r3, #64	@ 0x40
 800b4bc:	d103      	bne.n	800b4c6 <FMPI2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= FMPI2C_IT_TCI;
 800b4be:	68fb      	ldr	r3, [r7, #12]
 800b4c0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b4c4:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_FMPI2C_DISABLE_IT(hfmpi2c, tmpisr);
 800b4c6:	687b      	ldr	r3, [r7, #4]
 800b4c8:	681b      	ldr	r3, [r3, #0]
 800b4ca:	6819      	ldr	r1, [r3, #0]
 800b4cc:	68fb      	ldr	r3, [r7, #12]
 800b4ce:	43da      	mvns	r2, r3
 800b4d0:	687b      	ldr	r3, [r7, #4]
 800b4d2:	681b      	ldr	r3, [r3, #0]
 800b4d4:	400a      	ands	r2, r1
 800b4d6:	601a      	str	r2, [r3, #0]
}
 800b4d8:	bf00      	nop
 800b4da:	3714      	adds	r7, #20
 800b4dc:	46bd      	mov	sp, r7
 800b4de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4e2:	4770      	bx	lr

0800b4e4 <FMPI2C_ConvertOtherXferOptions>:
  * @brief  Convert FMPI2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hfmpi2c FMPI2C handle.
  * @retval None
  */
static void FMPI2C_ConvertOtherXferOptions(FMPI2C_HandleTypeDef *hfmpi2c)
{
 800b4e4:	b480      	push	{r7}
 800b4e6:	b083      	sub	sp, #12
 800b4e8:	af00      	add	r7, sp, #0
 800b4ea:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to FMPI2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to FMPI2C_FIRST_FRAME                    */
  if (hfmpi2c->XferOptions == FMPI2C_OTHER_FRAME)
 800b4ec:	687b      	ldr	r3, [r7, #4]
 800b4ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b4f0:	2baa      	cmp	r3, #170	@ 0xaa
 800b4f2:	d103      	bne.n	800b4fc <FMPI2C_ConvertOtherXferOptions+0x18>
  {
    hfmpi2c->XferOptions = FMPI2C_FIRST_FRAME;
 800b4f4:	687b      	ldr	r3, [r7, #4]
 800b4f6:	2200      	movs	r2, #0
 800b4f8:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 800b4fa:	e008      	b.n	800b50e <FMPI2C_ConvertOtherXferOptions+0x2a>
  else if (hfmpi2c->XferOptions == FMPI2C_OTHER_AND_LAST_FRAME)
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b500:	f5b3 4f2a 	cmp.w	r3, #43520	@ 0xaa00
 800b504:	d103      	bne.n	800b50e <FMPI2C_ConvertOtherXferOptions+0x2a>
    hfmpi2c->XferOptions = FMPI2C_FIRST_AND_LAST_FRAME;
 800b506:	687b      	ldr	r3, [r7, #4]
 800b508:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800b50c:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 800b50e:	bf00      	nop
 800b510:	370c      	adds	r7, #12
 800b512:	46bd      	mov	sp, r7
 800b514:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b518:	4770      	bx	lr

0800b51a <HAL_FMPI2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified FMPI2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FMPI2CEx_ConfigAnalogFilter(FMPI2C_HandleTypeDef *hfmpi2c, uint32_t AnalogFilter)
{
 800b51a:	b480      	push	{r7}
 800b51c:	b083      	sub	sp, #12
 800b51e:	af00      	add	r7, sp, #0
 800b520:	6078      	str	r0, [r7, #4]
 800b522:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMPI2C_ALL_INSTANCE(hfmpi2c->Instance));
  assert_param(IS_FMPI2C_ANALOG_FILTER(AnalogFilter));

  if (hfmpi2c->State == HAL_FMPI2C_STATE_READY)
 800b524:	687b      	ldr	r3, [r7, #4]
 800b526:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b52a:	b2db      	uxtb	r3, r3
 800b52c:	2b20      	cmp	r3, #32
 800b52e:	d138      	bne.n	800b5a2 <HAL_FMPI2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hfmpi2c);
 800b530:	687b      	ldr	r3, [r7, #4]
 800b532:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b536:	2b01      	cmp	r3, #1
 800b538:	d101      	bne.n	800b53e <HAL_FMPI2CEx_ConfigAnalogFilter+0x24>
 800b53a:	2302      	movs	r3, #2
 800b53c:	e032      	b.n	800b5a4 <HAL_FMPI2CEx_ConfigAnalogFilter+0x8a>
 800b53e:	687b      	ldr	r3, [r7, #4]
 800b540:	2201      	movs	r2, #1
 800b542:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hfmpi2c->State = HAL_FMPI2C_STATE_BUSY;
 800b546:	687b      	ldr	r3, [r7, #4]
 800b548:	2224      	movs	r2, #36	@ 0x24
 800b54a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected FMPI2C peripheral */
    __HAL_FMPI2C_DISABLE(hfmpi2c);
 800b54e:	687b      	ldr	r3, [r7, #4]
 800b550:	681b      	ldr	r3, [r3, #0]
 800b552:	681a      	ldr	r2, [r3, #0]
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	681b      	ldr	r3, [r3, #0]
 800b558:	f022 0201 	bic.w	r2, r2, #1
 800b55c:	601a      	str	r2, [r3, #0]

    /* Reset FMPI2Cx ANOFF bit */
    hfmpi2c->Instance->CR1 &= ~(FMPI2C_CR1_ANFOFF);
 800b55e:	687b      	ldr	r3, [r7, #4]
 800b560:	681b      	ldr	r3, [r3, #0]
 800b562:	681a      	ldr	r2, [r3, #0]
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	681b      	ldr	r3, [r3, #0]
 800b568:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800b56c:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hfmpi2c->Instance->CR1 |= AnalogFilter;
 800b56e:	687b      	ldr	r3, [r7, #4]
 800b570:	681b      	ldr	r3, [r3, #0]
 800b572:	6819      	ldr	r1, [r3, #0]
 800b574:	687b      	ldr	r3, [r7, #4]
 800b576:	681b      	ldr	r3, [r3, #0]
 800b578:	683a      	ldr	r2, [r7, #0]
 800b57a:	430a      	orrs	r2, r1
 800b57c:	601a      	str	r2, [r3, #0]

    __HAL_FMPI2C_ENABLE(hfmpi2c);
 800b57e:	687b      	ldr	r3, [r7, #4]
 800b580:	681b      	ldr	r3, [r3, #0]
 800b582:	681a      	ldr	r2, [r3, #0]
 800b584:	687b      	ldr	r3, [r7, #4]
 800b586:	681b      	ldr	r3, [r3, #0]
 800b588:	f042 0201 	orr.w	r2, r2, #1
 800b58c:	601a      	str	r2, [r3, #0]

    hfmpi2c->State = HAL_FMPI2C_STATE_READY;
 800b58e:	687b      	ldr	r3, [r7, #4]
 800b590:	2220      	movs	r2, #32
 800b592:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hfmpi2c);
 800b596:	687b      	ldr	r3, [r7, #4]
 800b598:	2200      	movs	r2, #0
 800b59a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800b59e:	2300      	movs	r3, #0
 800b5a0:	e000      	b.n	800b5a4 <HAL_FMPI2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800b5a2:	2302      	movs	r3, #2
  }
}
 800b5a4:	4618      	mov	r0, r3
 800b5a6:	370c      	adds	r7, #12
 800b5a8:	46bd      	mov	sp, r7
 800b5aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5ae:	4770      	bx	lr

0800b5b0 <HAL_FMPI2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified FMPI2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FMPI2CEx_ConfigDigitalFilter(FMPI2C_HandleTypeDef *hfmpi2c, uint32_t DigitalFilter)
{
 800b5b0:	b480      	push	{r7}
 800b5b2:	b085      	sub	sp, #20
 800b5b4:	af00      	add	r7, sp, #0
 800b5b6:	6078      	str	r0, [r7, #4]
 800b5b8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_FMPI2C_ALL_INSTANCE(hfmpi2c->Instance));
  assert_param(IS_FMPI2C_DIGITAL_FILTER(DigitalFilter));

  if (hfmpi2c->State == HAL_FMPI2C_STATE_READY)
 800b5ba:	687b      	ldr	r3, [r7, #4]
 800b5bc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b5c0:	b2db      	uxtb	r3, r3
 800b5c2:	2b20      	cmp	r3, #32
 800b5c4:	d139      	bne.n	800b63a <HAL_FMPI2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hfmpi2c);
 800b5c6:	687b      	ldr	r3, [r7, #4]
 800b5c8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b5cc:	2b01      	cmp	r3, #1
 800b5ce:	d101      	bne.n	800b5d4 <HAL_FMPI2CEx_ConfigDigitalFilter+0x24>
 800b5d0:	2302      	movs	r3, #2
 800b5d2:	e033      	b.n	800b63c <HAL_FMPI2CEx_ConfigDigitalFilter+0x8c>
 800b5d4:	687b      	ldr	r3, [r7, #4]
 800b5d6:	2201      	movs	r2, #1
 800b5d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hfmpi2c->State = HAL_FMPI2C_STATE_BUSY;
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	2224      	movs	r2, #36	@ 0x24
 800b5e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected FMPI2C peripheral */
    __HAL_FMPI2C_DISABLE(hfmpi2c);
 800b5e4:	687b      	ldr	r3, [r7, #4]
 800b5e6:	681b      	ldr	r3, [r3, #0]
 800b5e8:	681a      	ldr	r2, [r3, #0]
 800b5ea:	687b      	ldr	r3, [r7, #4]
 800b5ec:	681b      	ldr	r3, [r3, #0]
 800b5ee:	f022 0201 	bic.w	r2, r2, #1
 800b5f2:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hfmpi2c->Instance->CR1;
 800b5f4:	687b      	ldr	r3, [r7, #4]
 800b5f6:	681b      	ldr	r3, [r3, #0]
 800b5f8:	681b      	ldr	r3, [r3, #0]
 800b5fa:	60fb      	str	r3, [r7, #12]

    /* Reset FMPI2Cx DNF bits [11:8] */
    tmpreg &= ~(FMPI2C_CR1_DNF);
 800b5fc:	68fb      	ldr	r3, [r7, #12]
 800b5fe:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800b602:	60fb      	str	r3, [r7, #12]

    /* Set FMPI2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800b604:	683b      	ldr	r3, [r7, #0]
 800b606:	021b      	lsls	r3, r3, #8
 800b608:	68fa      	ldr	r2, [r7, #12]
 800b60a:	4313      	orrs	r3, r2
 800b60c:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hfmpi2c->Instance->CR1 = tmpreg;
 800b60e:	687b      	ldr	r3, [r7, #4]
 800b610:	681b      	ldr	r3, [r3, #0]
 800b612:	68fa      	ldr	r2, [r7, #12]
 800b614:	601a      	str	r2, [r3, #0]

    __HAL_FMPI2C_ENABLE(hfmpi2c);
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	681b      	ldr	r3, [r3, #0]
 800b61a:	681a      	ldr	r2, [r3, #0]
 800b61c:	687b      	ldr	r3, [r7, #4]
 800b61e:	681b      	ldr	r3, [r3, #0]
 800b620:	f042 0201 	orr.w	r2, r2, #1
 800b624:	601a      	str	r2, [r3, #0]

    hfmpi2c->State = HAL_FMPI2C_STATE_READY;
 800b626:	687b      	ldr	r3, [r7, #4]
 800b628:	2220      	movs	r2, #32
 800b62a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hfmpi2c);
 800b62e:	687b      	ldr	r3, [r7, #4]
 800b630:	2200      	movs	r2, #0
 800b632:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800b636:	2300      	movs	r3, #0
 800b638:	e000      	b.n	800b63c <HAL_FMPI2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800b63a:	2302      	movs	r3, #2
  }
}
 800b63c:	4618      	mov	r0, r3
 800b63e:	3714      	adds	r7, #20
 800b640:	46bd      	mov	sp, r7
 800b642:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b646:	4770      	bx	lr

0800b648 <HAL_FMPI2CEx_EnableFastModePlus>:
  * @note  For remaining FMPI2C1 pins (PA14, PA15...) fast mode plus driving capability
  *        can be enabled only by using FMPI2C_FASTMODEPLUS_FMPI2C1 parameter.
  * @retval None
  */
void HAL_FMPI2CEx_EnableFastModePlus(uint32_t ConfigFastModePlus)
{
 800b648:	b480      	push	{r7}
 800b64a:	b085      	sub	sp, #20
 800b64c:	af00      	add	r7, sp, #0
 800b64e:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_FMPI2C_FASTMODEPLUS(ConfigFastModePlus));

  /* Enable SYSCFG clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800b650:	2300      	movs	r3, #0
 800b652:	60fb      	str	r3, [r7, #12]
 800b654:	4b0b      	ldr	r3, [pc, #44]	@ (800b684 <HAL_FMPI2CEx_EnableFastModePlus+0x3c>)
 800b656:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b658:	4a0a      	ldr	r2, [pc, #40]	@ (800b684 <HAL_FMPI2CEx_EnableFastModePlus+0x3c>)
 800b65a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800b65e:	6453      	str	r3, [r2, #68]	@ 0x44
 800b660:	4b08      	ldr	r3, [pc, #32]	@ (800b684 <HAL_FMPI2CEx_EnableFastModePlus+0x3c>)
 800b662:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b664:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b668:	60fb      	str	r3, [r7, #12]
 800b66a:	68fb      	ldr	r3, [r7, #12]

  /* Enable fast mode plus driving capability for selected pin */
  SET_BIT(SYSCFG->CFGR, (uint32_t)ConfigFastModePlus);
 800b66c:	4b06      	ldr	r3, [pc, #24]	@ (800b688 <HAL_FMPI2CEx_EnableFastModePlus+0x40>)
 800b66e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b670:	4905      	ldr	r1, [pc, #20]	@ (800b688 <HAL_FMPI2CEx_EnableFastModePlus+0x40>)
 800b672:	687b      	ldr	r3, [r7, #4]
 800b674:	4313      	orrs	r3, r2
 800b676:	624b      	str	r3, [r1, #36]	@ 0x24
}
 800b678:	bf00      	nop
 800b67a:	3714      	adds	r7, #20
 800b67c:	46bd      	mov	sp, r7
 800b67e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b682:	4770      	bx	lr
 800b684:	40023800 	.word	0x40023800
 800b688:	40013800 	.word	0x40013800

0800b68c <HAL_FMPI2CEx_DisableFastModePlus>:
  * @note  For remaining FMPI2C1 pins (PA14, PA15...) fast mode plus driving capability
  *        can be disabled only by using FMPI2C_FASTMODEPLUS_FMPI2C1 parameter.
  * @retval None
  */
void HAL_FMPI2CEx_DisableFastModePlus(uint32_t ConfigFastModePlus)
{
 800b68c:	b480      	push	{r7}
 800b68e:	b085      	sub	sp, #20
 800b690:	af00      	add	r7, sp, #0
 800b692:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_FMPI2C_FASTMODEPLUS(ConfigFastModePlus));

  /* Enable SYSCFG clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800b694:	2300      	movs	r3, #0
 800b696:	60fb      	str	r3, [r7, #12]
 800b698:	4b0c      	ldr	r3, [pc, #48]	@ (800b6cc <HAL_FMPI2CEx_DisableFastModePlus+0x40>)
 800b69a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b69c:	4a0b      	ldr	r2, [pc, #44]	@ (800b6cc <HAL_FMPI2CEx_DisableFastModePlus+0x40>)
 800b69e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800b6a2:	6453      	str	r3, [r2, #68]	@ 0x44
 800b6a4:	4b09      	ldr	r3, [pc, #36]	@ (800b6cc <HAL_FMPI2CEx_DisableFastModePlus+0x40>)
 800b6a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b6a8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b6ac:	60fb      	str	r3, [r7, #12]
 800b6ae:	68fb      	ldr	r3, [r7, #12]

  /* Disable fast mode plus driving capability for selected pin */
  CLEAR_BIT(SYSCFG->CFGR, (uint32_t)ConfigFastModePlus);
 800b6b0:	4b07      	ldr	r3, [pc, #28]	@ (800b6d0 <HAL_FMPI2CEx_DisableFastModePlus+0x44>)
 800b6b2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b6b4:	687b      	ldr	r3, [r7, #4]
 800b6b6:	43db      	mvns	r3, r3
 800b6b8:	4905      	ldr	r1, [pc, #20]	@ (800b6d0 <HAL_FMPI2CEx_DisableFastModePlus+0x44>)
 800b6ba:	4013      	ands	r3, r2
 800b6bc:	624b      	str	r3, [r1, #36]	@ 0x24
}
 800b6be:	bf00      	nop
 800b6c0:	3714      	adds	r7, #20
 800b6c2:	46bd      	mov	sp, r7
 800b6c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6c8:	4770      	bx	lr
 800b6ca:	bf00      	nop
 800b6cc:	40023800 	.word	0x40023800
 800b6d0:	40013800 	.word	0x40013800

0800b6d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800b6d4:	b480      	push	{r7}
 800b6d6:	b089      	sub	sp, #36	@ 0x24
 800b6d8:	af00      	add	r7, sp, #0
 800b6da:	6078      	str	r0, [r7, #4]
 800b6dc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800b6de:	2300      	movs	r3, #0
 800b6e0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800b6e2:	2300      	movs	r3, #0
 800b6e4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800b6e6:	2300      	movs	r3, #0
 800b6e8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800b6ea:	2300      	movs	r3, #0
 800b6ec:	61fb      	str	r3, [r7, #28]
 800b6ee:	e14d      	b.n	800b98c <HAL_GPIO_Init+0x2b8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800b6f0:	2201      	movs	r2, #1
 800b6f2:	69fb      	ldr	r3, [r7, #28]
 800b6f4:	fa02 f303 	lsl.w	r3, r2, r3
 800b6f8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800b6fa:	683b      	ldr	r3, [r7, #0]
 800b6fc:	681b      	ldr	r3, [r3, #0]
 800b6fe:	697a      	ldr	r2, [r7, #20]
 800b700:	4013      	ands	r3, r2
 800b702:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800b704:	693a      	ldr	r2, [r7, #16]
 800b706:	697b      	ldr	r3, [r7, #20]
 800b708:	429a      	cmp	r2, r3
 800b70a:	f040 813c 	bne.w	800b986 <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800b70e:	683b      	ldr	r3, [r7, #0]
 800b710:	685b      	ldr	r3, [r3, #4]
 800b712:	f003 0303 	and.w	r3, r3, #3
 800b716:	2b01      	cmp	r3, #1
 800b718:	d005      	beq.n	800b726 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800b71a:	683b      	ldr	r3, [r7, #0]
 800b71c:	685b      	ldr	r3, [r3, #4]
 800b71e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800b722:	2b02      	cmp	r3, #2
 800b724:	d130      	bne.n	800b788 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800b726:	687b      	ldr	r3, [r7, #4]
 800b728:	689b      	ldr	r3, [r3, #8]
 800b72a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800b72c:	69fb      	ldr	r3, [r7, #28]
 800b72e:	005b      	lsls	r3, r3, #1
 800b730:	2203      	movs	r2, #3
 800b732:	fa02 f303 	lsl.w	r3, r2, r3
 800b736:	43db      	mvns	r3, r3
 800b738:	69ba      	ldr	r2, [r7, #24]
 800b73a:	4013      	ands	r3, r2
 800b73c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800b73e:	683b      	ldr	r3, [r7, #0]
 800b740:	68da      	ldr	r2, [r3, #12]
 800b742:	69fb      	ldr	r3, [r7, #28]
 800b744:	005b      	lsls	r3, r3, #1
 800b746:	fa02 f303 	lsl.w	r3, r2, r3
 800b74a:	69ba      	ldr	r2, [r7, #24]
 800b74c:	4313      	orrs	r3, r2
 800b74e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800b750:	687b      	ldr	r3, [r7, #4]
 800b752:	69ba      	ldr	r2, [r7, #24]
 800b754:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800b756:	687b      	ldr	r3, [r7, #4]
 800b758:	685b      	ldr	r3, [r3, #4]
 800b75a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800b75c:	2201      	movs	r2, #1
 800b75e:	69fb      	ldr	r3, [r7, #28]
 800b760:	fa02 f303 	lsl.w	r3, r2, r3
 800b764:	43db      	mvns	r3, r3
 800b766:	69ba      	ldr	r2, [r7, #24]
 800b768:	4013      	ands	r3, r2
 800b76a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800b76c:	683b      	ldr	r3, [r7, #0]
 800b76e:	685b      	ldr	r3, [r3, #4]
 800b770:	091b      	lsrs	r3, r3, #4
 800b772:	f003 0201 	and.w	r2, r3, #1
 800b776:	69fb      	ldr	r3, [r7, #28]
 800b778:	fa02 f303 	lsl.w	r3, r2, r3
 800b77c:	69ba      	ldr	r2, [r7, #24]
 800b77e:	4313      	orrs	r3, r2
 800b780:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800b782:	687b      	ldr	r3, [r7, #4]
 800b784:	69ba      	ldr	r2, [r7, #24]
 800b786:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800b788:	683b      	ldr	r3, [r7, #0]
 800b78a:	685b      	ldr	r3, [r3, #4]
 800b78c:	f003 0303 	and.w	r3, r3, #3
 800b790:	2b03      	cmp	r3, #3
 800b792:	d017      	beq.n	800b7c4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800b794:	687b      	ldr	r3, [r7, #4]
 800b796:	68db      	ldr	r3, [r3, #12]
 800b798:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800b79a:	69fb      	ldr	r3, [r7, #28]
 800b79c:	005b      	lsls	r3, r3, #1
 800b79e:	2203      	movs	r2, #3
 800b7a0:	fa02 f303 	lsl.w	r3, r2, r3
 800b7a4:	43db      	mvns	r3, r3
 800b7a6:	69ba      	ldr	r2, [r7, #24]
 800b7a8:	4013      	ands	r3, r2
 800b7aa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800b7ac:	683b      	ldr	r3, [r7, #0]
 800b7ae:	689a      	ldr	r2, [r3, #8]
 800b7b0:	69fb      	ldr	r3, [r7, #28]
 800b7b2:	005b      	lsls	r3, r3, #1
 800b7b4:	fa02 f303 	lsl.w	r3, r2, r3
 800b7b8:	69ba      	ldr	r2, [r7, #24]
 800b7ba:	4313      	orrs	r3, r2
 800b7bc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800b7be:	687b      	ldr	r3, [r7, #4]
 800b7c0:	69ba      	ldr	r2, [r7, #24]
 800b7c2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800b7c4:	683b      	ldr	r3, [r7, #0]
 800b7c6:	685b      	ldr	r3, [r3, #4]
 800b7c8:	f003 0303 	and.w	r3, r3, #3
 800b7cc:	2b02      	cmp	r3, #2
 800b7ce:	d123      	bne.n	800b818 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800b7d0:	69fb      	ldr	r3, [r7, #28]
 800b7d2:	08da      	lsrs	r2, r3, #3
 800b7d4:	687b      	ldr	r3, [r7, #4]
 800b7d6:	3208      	adds	r2, #8
 800b7d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b7dc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800b7de:	69fb      	ldr	r3, [r7, #28]
 800b7e0:	f003 0307 	and.w	r3, r3, #7
 800b7e4:	009b      	lsls	r3, r3, #2
 800b7e6:	220f      	movs	r2, #15
 800b7e8:	fa02 f303 	lsl.w	r3, r2, r3
 800b7ec:	43db      	mvns	r3, r3
 800b7ee:	69ba      	ldr	r2, [r7, #24]
 800b7f0:	4013      	ands	r3, r2
 800b7f2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800b7f4:	683b      	ldr	r3, [r7, #0]
 800b7f6:	691a      	ldr	r2, [r3, #16]
 800b7f8:	69fb      	ldr	r3, [r7, #28]
 800b7fa:	f003 0307 	and.w	r3, r3, #7
 800b7fe:	009b      	lsls	r3, r3, #2
 800b800:	fa02 f303 	lsl.w	r3, r2, r3
 800b804:	69ba      	ldr	r2, [r7, #24]
 800b806:	4313      	orrs	r3, r2
 800b808:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800b80a:	69fb      	ldr	r3, [r7, #28]
 800b80c:	08da      	lsrs	r2, r3, #3
 800b80e:	687b      	ldr	r3, [r7, #4]
 800b810:	3208      	adds	r2, #8
 800b812:	69b9      	ldr	r1, [r7, #24]
 800b814:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800b818:	687b      	ldr	r3, [r7, #4]
 800b81a:	681b      	ldr	r3, [r3, #0]
 800b81c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800b81e:	69fb      	ldr	r3, [r7, #28]
 800b820:	005b      	lsls	r3, r3, #1
 800b822:	2203      	movs	r2, #3
 800b824:	fa02 f303 	lsl.w	r3, r2, r3
 800b828:	43db      	mvns	r3, r3
 800b82a:	69ba      	ldr	r2, [r7, #24]
 800b82c:	4013      	ands	r3, r2
 800b82e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800b830:	683b      	ldr	r3, [r7, #0]
 800b832:	685b      	ldr	r3, [r3, #4]
 800b834:	f003 0203 	and.w	r2, r3, #3
 800b838:	69fb      	ldr	r3, [r7, #28]
 800b83a:	005b      	lsls	r3, r3, #1
 800b83c:	fa02 f303 	lsl.w	r3, r2, r3
 800b840:	69ba      	ldr	r2, [r7, #24]
 800b842:	4313      	orrs	r3, r2
 800b844:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800b846:	687b      	ldr	r3, [r7, #4]
 800b848:	69ba      	ldr	r2, [r7, #24]
 800b84a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800b84c:	683b      	ldr	r3, [r7, #0]
 800b84e:	685b      	ldr	r3, [r3, #4]
 800b850:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800b854:	2b00      	cmp	r3, #0
 800b856:	f000 8096 	beq.w	800b986 <HAL_GPIO_Init+0x2b2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800b85a:	2300      	movs	r3, #0
 800b85c:	60fb      	str	r3, [r7, #12]
 800b85e:	4b51      	ldr	r3, [pc, #324]	@ (800b9a4 <HAL_GPIO_Init+0x2d0>)
 800b860:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b862:	4a50      	ldr	r2, [pc, #320]	@ (800b9a4 <HAL_GPIO_Init+0x2d0>)
 800b864:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800b868:	6453      	str	r3, [r2, #68]	@ 0x44
 800b86a:	4b4e      	ldr	r3, [pc, #312]	@ (800b9a4 <HAL_GPIO_Init+0x2d0>)
 800b86c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b86e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b872:	60fb      	str	r3, [r7, #12]
 800b874:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800b876:	4a4c      	ldr	r2, [pc, #304]	@ (800b9a8 <HAL_GPIO_Init+0x2d4>)
 800b878:	69fb      	ldr	r3, [r7, #28]
 800b87a:	089b      	lsrs	r3, r3, #2
 800b87c:	3302      	adds	r3, #2
 800b87e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b882:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800b884:	69fb      	ldr	r3, [r7, #28]
 800b886:	f003 0303 	and.w	r3, r3, #3
 800b88a:	009b      	lsls	r3, r3, #2
 800b88c:	220f      	movs	r2, #15
 800b88e:	fa02 f303 	lsl.w	r3, r2, r3
 800b892:	43db      	mvns	r3, r3
 800b894:	69ba      	ldr	r2, [r7, #24]
 800b896:	4013      	ands	r3, r2
 800b898:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800b89a:	687b      	ldr	r3, [r7, #4]
 800b89c:	4a43      	ldr	r2, [pc, #268]	@ (800b9ac <HAL_GPIO_Init+0x2d8>)
 800b89e:	4293      	cmp	r3, r2
 800b8a0:	d00d      	beq.n	800b8be <HAL_GPIO_Init+0x1ea>
 800b8a2:	687b      	ldr	r3, [r7, #4]
 800b8a4:	4a42      	ldr	r2, [pc, #264]	@ (800b9b0 <HAL_GPIO_Init+0x2dc>)
 800b8a6:	4293      	cmp	r3, r2
 800b8a8:	d007      	beq.n	800b8ba <HAL_GPIO_Init+0x1e6>
 800b8aa:	687b      	ldr	r3, [r7, #4]
 800b8ac:	4a41      	ldr	r2, [pc, #260]	@ (800b9b4 <HAL_GPIO_Init+0x2e0>)
 800b8ae:	4293      	cmp	r3, r2
 800b8b0:	d101      	bne.n	800b8b6 <HAL_GPIO_Init+0x1e2>
 800b8b2:	2302      	movs	r3, #2
 800b8b4:	e004      	b.n	800b8c0 <HAL_GPIO_Init+0x1ec>
 800b8b6:	2307      	movs	r3, #7
 800b8b8:	e002      	b.n	800b8c0 <HAL_GPIO_Init+0x1ec>
 800b8ba:	2301      	movs	r3, #1
 800b8bc:	e000      	b.n	800b8c0 <HAL_GPIO_Init+0x1ec>
 800b8be:	2300      	movs	r3, #0
 800b8c0:	69fa      	ldr	r2, [r7, #28]
 800b8c2:	f002 0203 	and.w	r2, r2, #3
 800b8c6:	0092      	lsls	r2, r2, #2
 800b8c8:	4093      	lsls	r3, r2
 800b8ca:	69ba      	ldr	r2, [r7, #24]
 800b8cc:	4313      	orrs	r3, r2
 800b8ce:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800b8d0:	4935      	ldr	r1, [pc, #212]	@ (800b9a8 <HAL_GPIO_Init+0x2d4>)
 800b8d2:	69fb      	ldr	r3, [r7, #28]
 800b8d4:	089b      	lsrs	r3, r3, #2
 800b8d6:	3302      	adds	r3, #2
 800b8d8:	69ba      	ldr	r2, [r7, #24]
 800b8da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800b8de:	4b36      	ldr	r3, [pc, #216]	@ (800b9b8 <HAL_GPIO_Init+0x2e4>)
 800b8e0:	689b      	ldr	r3, [r3, #8]
 800b8e2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800b8e4:	693b      	ldr	r3, [r7, #16]
 800b8e6:	43db      	mvns	r3, r3
 800b8e8:	69ba      	ldr	r2, [r7, #24]
 800b8ea:	4013      	ands	r3, r2
 800b8ec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800b8ee:	683b      	ldr	r3, [r7, #0]
 800b8f0:	685b      	ldr	r3, [r3, #4]
 800b8f2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800b8f6:	2b00      	cmp	r3, #0
 800b8f8:	d003      	beq.n	800b902 <HAL_GPIO_Init+0x22e>
        {
          temp |= iocurrent;
 800b8fa:	69ba      	ldr	r2, [r7, #24]
 800b8fc:	693b      	ldr	r3, [r7, #16]
 800b8fe:	4313      	orrs	r3, r2
 800b900:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800b902:	4a2d      	ldr	r2, [pc, #180]	@ (800b9b8 <HAL_GPIO_Init+0x2e4>)
 800b904:	69bb      	ldr	r3, [r7, #24]
 800b906:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800b908:	4b2b      	ldr	r3, [pc, #172]	@ (800b9b8 <HAL_GPIO_Init+0x2e4>)
 800b90a:	68db      	ldr	r3, [r3, #12]
 800b90c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800b90e:	693b      	ldr	r3, [r7, #16]
 800b910:	43db      	mvns	r3, r3
 800b912:	69ba      	ldr	r2, [r7, #24]
 800b914:	4013      	ands	r3, r2
 800b916:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800b918:	683b      	ldr	r3, [r7, #0]
 800b91a:	685b      	ldr	r3, [r3, #4]
 800b91c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800b920:	2b00      	cmp	r3, #0
 800b922:	d003      	beq.n	800b92c <HAL_GPIO_Init+0x258>
        {
          temp |= iocurrent;
 800b924:	69ba      	ldr	r2, [r7, #24]
 800b926:	693b      	ldr	r3, [r7, #16]
 800b928:	4313      	orrs	r3, r2
 800b92a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800b92c:	4a22      	ldr	r2, [pc, #136]	@ (800b9b8 <HAL_GPIO_Init+0x2e4>)
 800b92e:	69bb      	ldr	r3, [r7, #24]
 800b930:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800b932:	4b21      	ldr	r3, [pc, #132]	@ (800b9b8 <HAL_GPIO_Init+0x2e4>)
 800b934:	685b      	ldr	r3, [r3, #4]
 800b936:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800b938:	693b      	ldr	r3, [r7, #16]
 800b93a:	43db      	mvns	r3, r3
 800b93c:	69ba      	ldr	r2, [r7, #24]
 800b93e:	4013      	ands	r3, r2
 800b940:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800b942:	683b      	ldr	r3, [r7, #0]
 800b944:	685b      	ldr	r3, [r3, #4]
 800b946:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b94a:	2b00      	cmp	r3, #0
 800b94c:	d003      	beq.n	800b956 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800b94e:	69ba      	ldr	r2, [r7, #24]
 800b950:	693b      	ldr	r3, [r7, #16]
 800b952:	4313      	orrs	r3, r2
 800b954:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800b956:	4a18      	ldr	r2, [pc, #96]	@ (800b9b8 <HAL_GPIO_Init+0x2e4>)
 800b958:	69bb      	ldr	r3, [r7, #24]
 800b95a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800b95c:	4b16      	ldr	r3, [pc, #88]	@ (800b9b8 <HAL_GPIO_Init+0x2e4>)
 800b95e:	681b      	ldr	r3, [r3, #0]
 800b960:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800b962:	693b      	ldr	r3, [r7, #16]
 800b964:	43db      	mvns	r3, r3
 800b966:	69ba      	ldr	r2, [r7, #24]
 800b968:	4013      	ands	r3, r2
 800b96a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800b96c:	683b      	ldr	r3, [r7, #0]
 800b96e:	685b      	ldr	r3, [r3, #4]
 800b970:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800b974:	2b00      	cmp	r3, #0
 800b976:	d003      	beq.n	800b980 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800b978:	69ba      	ldr	r2, [r7, #24]
 800b97a:	693b      	ldr	r3, [r7, #16]
 800b97c:	4313      	orrs	r3, r2
 800b97e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800b980:	4a0d      	ldr	r2, [pc, #52]	@ (800b9b8 <HAL_GPIO_Init+0x2e4>)
 800b982:	69bb      	ldr	r3, [r7, #24]
 800b984:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800b986:	69fb      	ldr	r3, [r7, #28]
 800b988:	3301      	adds	r3, #1
 800b98a:	61fb      	str	r3, [r7, #28]
 800b98c:	69fb      	ldr	r3, [r7, #28]
 800b98e:	2b0f      	cmp	r3, #15
 800b990:	f67f aeae 	bls.w	800b6f0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800b994:	bf00      	nop
 800b996:	bf00      	nop
 800b998:	3724      	adds	r7, #36	@ 0x24
 800b99a:	46bd      	mov	sp, r7
 800b99c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9a0:	4770      	bx	lr
 800b9a2:	bf00      	nop
 800b9a4:	40023800 	.word	0x40023800
 800b9a8:	40013800 	.word	0x40013800
 800b9ac:	40020000 	.word	0x40020000
 800b9b0:	40020400 	.word	0x40020400
 800b9b4:	40020800 	.word	0x40020800
 800b9b8:	40013c00 	.word	0x40013c00

0800b9bc <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800b9bc:	b480      	push	{r7}
 800b9be:	b087      	sub	sp, #28
 800b9c0:	af00      	add	r7, sp, #0
 800b9c2:	6078      	str	r0, [r7, #4]
 800b9c4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800b9c6:	2300      	movs	r3, #0
 800b9c8:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 800b9ca:	2300      	movs	r3, #0
 800b9cc:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 800b9ce:	2300      	movs	r3, #0
 800b9d0:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800b9d2:	2300      	movs	r3, #0
 800b9d4:	617b      	str	r3, [r7, #20]
 800b9d6:	e0af      	b.n	800bb38 <HAL_GPIO_DeInit+0x17c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800b9d8:	2201      	movs	r2, #1
 800b9da:	697b      	ldr	r3, [r7, #20]
 800b9dc:	fa02 f303 	lsl.w	r3, r2, r3
 800b9e0:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 800b9e2:	683a      	ldr	r2, [r7, #0]
 800b9e4:	693b      	ldr	r3, [r7, #16]
 800b9e6:	4013      	ands	r3, r2
 800b9e8:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 800b9ea:	68fa      	ldr	r2, [r7, #12]
 800b9ec:	693b      	ldr	r3, [r7, #16]
 800b9ee:	429a      	cmp	r2, r3
 800b9f0:	f040 809f 	bne.w	800bb32 <HAL_GPIO_DeInit+0x176>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 800b9f4:	4a56      	ldr	r2, [pc, #344]	@ (800bb50 <HAL_GPIO_DeInit+0x194>)
 800b9f6:	697b      	ldr	r3, [r7, #20]
 800b9f8:	089b      	lsrs	r3, r3, #2
 800b9fa:	3302      	adds	r3, #2
 800b9fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ba00:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 800ba02:	697b      	ldr	r3, [r7, #20]
 800ba04:	f003 0303 	and.w	r3, r3, #3
 800ba08:	009b      	lsls	r3, r3, #2
 800ba0a:	220f      	movs	r2, #15
 800ba0c:	fa02 f303 	lsl.w	r3, r2, r3
 800ba10:	68ba      	ldr	r2, [r7, #8]
 800ba12:	4013      	ands	r3, r2
 800ba14:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 800ba16:	687b      	ldr	r3, [r7, #4]
 800ba18:	4a4e      	ldr	r2, [pc, #312]	@ (800bb54 <HAL_GPIO_DeInit+0x198>)
 800ba1a:	4293      	cmp	r3, r2
 800ba1c:	d00d      	beq.n	800ba3a <HAL_GPIO_DeInit+0x7e>
 800ba1e:	687b      	ldr	r3, [r7, #4]
 800ba20:	4a4d      	ldr	r2, [pc, #308]	@ (800bb58 <HAL_GPIO_DeInit+0x19c>)
 800ba22:	4293      	cmp	r3, r2
 800ba24:	d007      	beq.n	800ba36 <HAL_GPIO_DeInit+0x7a>
 800ba26:	687b      	ldr	r3, [r7, #4]
 800ba28:	4a4c      	ldr	r2, [pc, #304]	@ (800bb5c <HAL_GPIO_DeInit+0x1a0>)
 800ba2a:	4293      	cmp	r3, r2
 800ba2c:	d101      	bne.n	800ba32 <HAL_GPIO_DeInit+0x76>
 800ba2e:	2302      	movs	r3, #2
 800ba30:	e004      	b.n	800ba3c <HAL_GPIO_DeInit+0x80>
 800ba32:	2307      	movs	r3, #7
 800ba34:	e002      	b.n	800ba3c <HAL_GPIO_DeInit+0x80>
 800ba36:	2301      	movs	r3, #1
 800ba38:	e000      	b.n	800ba3c <HAL_GPIO_DeInit+0x80>
 800ba3a:	2300      	movs	r3, #0
 800ba3c:	697a      	ldr	r2, [r7, #20]
 800ba3e:	f002 0203 	and.w	r2, r2, #3
 800ba42:	0092      	lsls	r2, r2, #2
 800ba44:	4093      	lsls	r3, r2
 800ba46:	68ba      	ldr	r2, [r7, #8]
 800ba48:	429a      	cmp	r2, r3
 800ba4a:	d132      	bne.n	800bab2 <HAL_GPIO_DeInit+0xf6>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 800ba4c:	4b44      	ldr	r3, [pc, #272]	@ (800bb60 <HAL_GPIO_DeInit+0x1a4>)
 800ba4e:	681a      	ldr	r2, [r3, #0]
 800ba50:	68fb      	ldr	r3, [r7, #12]
 800ba52:	43db      	mvns	r3, r3
 800ba54:	4942      	ldr	r1, [pc, #264]	@ (800bb60 <HAL_GPIO_DeInit+0x1a4>)
 800ba56:	4013      	ands	r3, r2
 800ba58:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 800ba5a:	4b41      	ldr	r3, [pc, #260]	@ (800bb60 <HAL_GPIO_DeInit+0x1a4>)
 800ba5c:	685a      	ldr	r2, [r3, #4]
 800ba5e:	68fb      	ldr	r3, [r7, #12]
 800ba60:	43db      	mvns	r3, r3
 800ba62:	493f      	ldr	r1, [pc, #252]	@ (800bb60 <HAL_GPIO_DeInit+0x1a4>)
 800ba64:	4013      	ands	r3, r2
 800ba66:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 800ba68:	4b3d      	ldr	r3, [pc, #244]	@ (800bb60 <HAL_GPIO_DeInit+0x1a4>)
 800ba6a:	68da      	ldr	r2, [r3, #12]
 800ba6c:	68fb      	ldr	r3, [r7, #12]
 800ba6e:	43db      	mvns	r3, r3
 800ba70:	493b      	ldr	r1, [pc, #236]	@ (800bb60 <HAL_GPIO_DeInit+0x1a4>)
 800ba72:	4013      	ands	r3, r2
 800ba74:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 800ba76:	4b3a      	ldr	r3, [pc, #232]	@ (800bb60 <HAL_GPIO_DeInit+0x1a4>)
 800ba78:	689a      	ldr	r2, [r3, #8]
 800ba7a:	68fb      	ldr	r3, [r7, #12]
 800ba7c:	43db      	mvns	r3, r3
 800ba7e:	4938      	ldr	r1, [pc, #224]	@ (800bb60 <HAL_GPIO_DeInit+0x1a4>)
 800ba80:	4013      	ands	r3, r2
 800ba82:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 800ba84:	697b      	ldr	r3, [r7, #20]
 800ba86:	f003 0303 	and.w	r3, r3, #3
 800ba8a:	009b      	lsls	r3, r3, #2
 800ba8c:	220f      	movs	r2, #15
 800ba8e:	fa02 f303 	lsl.w	r3, r2, r3
 800ba92:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 800ba94:	4a2e      	ldr	r2, [pc, #184]	@ (800bb50 <HAL_GPIO_DeInit+0x194>)
 800ba96:	697b      	ldr	r3, [r7, #20]
 800ba98:	089b      	lsrs	r3, r3, #2
 800ba9a:	3302      	adds	r3, #2
 800ba9c:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800baa0:	68bb      	ldr	r3, [r7, #8]
 800baa2:	43da      	mvns	r2, r3
 800baa4:	482a      	ldr	r0, [pc, #168]	@ (800bb50 <HAL_GPIO_DeInit+0x194>)
 800baa6:	697b      	ldr	r3, [r7, #20]
 800baa8:	089b      	lsrs	r3, r3, #2
 800baaa:	400a      	ands	r2, r1
 800baac:	3302      	adds	r3, #2
 800baae:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800bab2:	687b      	ldr	r3, [r7, #4]
 800bab4:	681a      	ldr	r2, [r3, #0]
 800bab6:	697b      	ldr	r3, [r7, #20]
 800bab8:	005b      	lsls	r3, r3, #1
 800baba:	2103      	movs	r1, #3
 800babc:	fa01 f303 	lsl.w	r3, r1, r3
 800bac0:	43db      	mvns	r3, r3
 800bac2:	401a      	ands	r2, r3
 800bac4:	687b      	ldr	r3, [r7, #4]
 800bac6:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800bac8:	697b      	ldr	r3, [r7, #20]
 800baca:	08da      	lsrs	r2, r3, #3
 800bacc:	687b      	ldr	r3, [r7, #4]
 800bace:	3208      	adds	r2, #8
 800bad0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800bad4:	697b      	ldr	r3, [r7, #20]
 800bad6:	f003 0307 	and.w	r3, r3, #7
 800bada:	009b      	lsls	r3, r3, #2
 800badc:	220f      	movs	r2, #15
 800bade:	fa02 f303 	lsl.w	r3, r2, r3
 800bae2:	43db      	mvns	r3, r3
 800bae4:	697a      	ldr	r2, [r7, #20]
 800bae6:	08d2      	lsrs	r2, r2, #3
 800bae8:	4019      	ands	r1, r3
 800baea:	687b      	ldr	r3, [r7, #4]
 800baec:	3208      	adds	r2, #8
 800baee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800baf2:	687b      	ldr	r3, [r7, #4]
 800baf4:	68da      	ldr	r2, [r3, #12]
 800baf6:	697b      	ldr	r3, [r7, #20]
 800baf8:	005b      	lsls	r3, r3, #1
 800bafa:	2103      	movs	r1, #3
 800bafc:	fa01 f303 	lsl.w	r3, r1, r3
 800bb00:	43db      	mvns	r3, r3
 800bb02:	401a      	ands	r2, r3
 800bb04:	687b      	ldr	r3, [r7, #4]
 800bb06:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 800bb08:	687b      	ldr	r3, [r7, #4]
 800bb0a:	685a      	ldr	r2, [r3, #4]
 800bb0c:	2101      	movs	r1, #1
 800bb0e:	697b      	ldr	r3, [r7, #20]
 800bb10:	fa01 f303 	lsl.w	r3, r1, r3
 800bb14:	43db      	mvns	r3, r3
 800bb16:	401a      	ands	r2, r3
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800bb1c:	687b      	ldr	r3, [r7, #4]
 800bb1e:	689a      	ldr	r2, [r3, #8]
 800bb20:	697b      	ldr	r3, [r7, #20]
 800bb22:	005b      	lsls	r3, r3, #1
 800bb24:	2103      	movs	r1, #3
 800bb26:	fa01 f303 	lsl.w	r3, r1, r3
 800bb2a:	43db      	mvns	r3, r3
 800bb2c:	401a      	ands	r2, r3
 800bb2e:	687b      	ldr	r3, [r7, #4]
 800bb30:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800bb32:	697b      	ldr	r3, [r7, #20]
 800bb34:	3301      	adds	r3, #1
 800bb36:	617b      	str	r3, [r7, #20]
 800bb38:	697b      	ldr	r3, [r7, #20]
 800bb3a:	2b0f      	cmp	r3, #15
 800bb3c:	f67f af4c 	bls.w	800b9d8 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 800bb40:	bf00      	nop
 800bb42:	bf00      	nop
 800bb44:	371c      	adds	r7, #28
 800bb46:	46bd      	mov	sp, r7
 800bb48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb4c:	4770      	bx	lr
 800bb4e:	bf00      	nop
 800bb50:	40013800 	.word	0x40013800
 800bb54:	40020000 	.word	0x40020000
 800bb58:	40020400 	.word	0x40020400
 800bb5c:	40020800 	.word	0x40020800
 800bb60:	40013c00 	.word	0x40013c00

0800bb64 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800bb64:	b480      	push	{r7}
 800bb66:	b085      	sub	sp, #20
 800bb68:	af00      	add	r7, sp, #0
 800bb6a:	6078      	str	r0, [r7, #4]
 800bb6c:	460b      	mov	r3, r1
 800bb6e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800bb70:	687b      	ldr	r3, [r7, #4]
 800bb72:	691a      	ldr	r2, [r3, #16]
 800bb74:	887b      	ldrh	r3, [r7, #2]
 800bb76:	4013      	ands	r3, r2
 800bb78:	2b00      	cmp	r3, #0
 800bb7a:	d002      	beq.n	800bb82 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800bb7c:	2301      	movs	r3, #1
 800bb7e:	73fb      	strb	r3, [r7, #15]
 800bb80:	e001      	b.n	800bb86 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800bb82:	2300      	movs	r3, #0
 800bb84:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800bb86:	7bfb      	ldrb	r3, [r7, #15]
}
 800bb88:	4618      	mov	r0, r3
 800bb8a:	3714      	adds	r7, #20
 800bb8c:	46bd      	mov	sp, r7
 800bb8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb92:	4770      	bx	lr

0800bb94 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800bb94:	b480      	push	{r7}
 800bb96:	b083      	sub	sp, #12
 800bb98:	af00      	add	r7, sp, #0
 800bb9a:	6078      	str	r0, [r7, #4]
 800bb9c:	460b      	mov	r3, r1
 800bb9e:	807b      	strh	r3, [r7, #2]
 800bba0:	4613      	mov	r3, r2
 800bba2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800bba4:	787b      	ldrb	r3, [r7, #1]
 800bba6:	2b00      	cmp	r3, #0
 800bba8:	d003      	beq.n	800bbb2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800bbaa:	887a      	ldrh	r2, [r7, #2]
 800bbac:	687b      	ldr	r3, [r7, #4]
 800bbae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800bbb0:	e003      	b.n	800bbba <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800bbb2:	887b      	ldrh	r3, [r7, #2]
 800bbb4:	041a      	lsls	r2, r3, #16
 800bbb6:	687b      	ldr	r3, [r7, #4]
 800bbb8:	619a      	str	r2, [r3, #24]
}
 800bbba:	bf00      	nop
 800bbbc:	370c      	adds	r7, #12
 800bbbe:	46bd      	mov	sp, r7
 800bbc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbc4:	4770      	bx	lr

0800bbc6 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800bbc6:	b480      	push	{r7}
 800bbc8:	b085      	sub	sp, #20
 800bbca:	af00      	add	r7, sp, #0
 800bbcc:	6078      	str	r0, [r7, #4]
 800bbce:	460b      	mov	r3, r1
 800bbd0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800bbd2:	687b      	ldr	r3, [r7, #4]
 800bbd4:	695b      	ldr	r3, [r3, #20]
 800bbd6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800bbd8:	887a      	ldrh	r2, [r7, #2]
 800bbda:	68fb      	ldr	r3, [r7, #12]
 800bbdc:	4013      	ands	r3, r2
 800bbde:	041a      	lsls	r2, r3, #16
 800bbe0:	68fb      	ldr	r3, [r7, #12]
 800bbe2:	43d9      	mvns	r1, r3
 800bbe4:	887b      	ldrh	r3, [r7, #2]
 800bbe6:	400b      	ands	r3, r1
 800bbe8:	431a      	orrs	r2, r3
 800bbea:	687b      	ldr	r3, [r7, #4]
 800bbec:	619a      	str	r2, [r3, #24]
}
 800bbee:	bf00      	nop
 800bbf0:	3714      	adds	r7, #20
 800bbf2:	46bd      	mov	sp, r7
 800bbf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbf8:	4770      	bx	lr

0800bbfa <HAL_GPIO_LockPin>:
  * @param  GPIO_Pin specifies the port bit to be locked.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
HAL_StatusTypeDef HAL_GPIO_LockPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800bbfa:	b480      	push	{r7}
 800bbfc:	b085      	sub	sp, #20
 800bbfe:	af00      	add	r7, sp, #0
 800bc00:	6078      	str	r0, [r7, #4]
 800bc02:	460b      	mov	r3, r1
 800bc04:	807b      	strh	r3, [r7, #2]
  __IO uint32_t tmp = GPIO_LCKR_LCKK;
 800bc06:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800bc0a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Apply lock key write sequence */
  tmp |= GPIO_Pin;
 800bc0c:	887a      	ldrh	r2, [r7, #2]
 800bc0e:	68fb      	ldr	r3, [r7, #12]
 800bc10:	4313      	orrs	r3, r2
 800bc12:	60fb      	str	r3, [r7, #12]
  /* Set LCKx bit(s): LCKK='1' + LCK[15-0] */
  GPIOx->LCKR = tmp;
 800bc14:	68fa      	ldr	r2, [r7, #12]
 800bc16:	687b      	ldr	r3, [r7, #4]
 800bc18:	61da      	str	r2, [r3, #28]
  /* Reset LCKx bit(s): LCKK='0' + LCK[15-0] */
  GPIOx->LCKR = GPIO_Pin;
 800bc1a:	887a      	ldrh	r2, [r7, #2]
 800bc1c:	687b      	ldr	r3, [r7, #4]
 800bc1e:	61da      	str	r2, [r3, #28]
  /* Set LCKx bit(s): LCKK='1' + LCK[15-0] */
  GPIOx->LCKR = tmp;
 800bc20:	68fa      	ldr	r2, [r7, #12]
 800bc22:	687b      	ldr	r3, [r7, #4]
 800bc24:	61da      	str	r2, [r3, #28]
  /* Read LCKR register. This read is mandatory to complete key lock sequence */
  tmp = GPIOx->LCKR;
 800bc26:	687b      	ldr	r3, [r7, #4]
 800bc28:	69db      	ldr	r3, [r3, #28]
 800bc2a:	60fb      	str	r3, [r7, #12]

  /* Read again in order to confirm lock is active */
 if((GPIOx->LCKR & GPIO_LCKR_LCKK) != RESET)
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	69db      	ldr	r3, [r3, #28]
 800bc30:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800bc34:	2b00      	cmp	r3, #0
 800bc36:	d001      	beq.n	800bc3c <HAL_GPIO_LockPin+0x42>
  {
    return HAL_OK;
 800bc38:	2300      	movs	r3, #0
 800bc3a:	e000      	b.n	800bc3e <HAL_GPIO_LockPin+0x44>
  }
  else
  {
    return HAL_ERROR;
 800bc3c:	2301      	movs	r3, #1
  }
}
 800bc3e:	4618      	mov	r0, r3
 800bc40:	3714      	adds	r7, #20
 800bc42:	46bd      	mov	sp, r7
 800bc44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc48:	4770      	bx	lr
	...

0800bc4c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800bc4c:	b580      	push	{r7, lr}
 800bc4e:	b082      	sub	sp, #8
 800bc50:	af00      	add	r7, sp, #0
 800bc52:	4603      	mov	r3, r0
 800bc54:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800bc56:	4b08      	ldr	r3, [pc, #32]	@ (800bc78 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800bc58:	695a      	ldr	r2, [r3, #20]
 800bc5a:	88fb      	ldrh	r3, [r7, #6]
 800bc5c:	4013      	ands	r3, r2
 800bc5e:	2b00      	cmp	r3, #0
 800bc60:	d006      	beq.n	800bc70 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800bc62:	4a05      	ldr	r2, [pc, #20]	@ (800bc78 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800bc64:	88fb      	ldrh	r3, [r7, #6]
 800bc66:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800bc68:	88fb      	ldrh	r3, [r7, #6]
 800bc6a:	4618      	mov	r0, r3
 800bc6c:	f000 f806 	bl	800bc7c <HAL_GPIO_EXTI_Callback>
  }
}
 800bc70:	bf00      	nop
 800bc72:	3708      	adds	r7, #8
 800bc74:	46bd      	mov	sp, r7
 800bc76:	bd80      	pop	{r7, pc}
 800bc78:	40013c00 	.word	0x40013c00

0800bc7c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800bc7c:	b480      	push	{r7}
 800bc7e:	b083      	sub	sp, #12
 800bc80:	af00      	add	r7, sp, #0
 800bc82:	4603      	mov	r3, r0
 800bc84:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800bc86:	bf00      	nop
 800bc88:	370c      	adds	r7, #12
 800bc8a:	46bd      	mov	sp, r7
 800bc8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc90:	4770      	bx	lr

0800bc92 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 800bc92:	b580      	push	{r7, lr}
 800bc94:	b084      	sub	sp, #16
 800bc96:	af00      	add	r7, sp, #0
 800bc98:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 800bc9a:	687b      	ldr	r3, [r7, #4]
 800bc9c:	2b00      	cmp	r3, #0
 800bc9e:	d101      	bne.n	800bca4 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 800bca0:	2301      	movs	r3, #1
 800bca2:	e036      	b.n	800bd12 <HAL_IWDG_Init+0x80>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 800bca4:	687b      	ldr	r3, [r7, #4]
 800bca6:	681b      	ldr	r3, [r3, #0]
 800bca8:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 800bcac:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 800bcae:	687b      	ldr	r3, [r7, #4]
 800bcb0:	681b      	ldr	r3, [r3, #0]
 800bcb2:	f245 5255 	movw	r2, #21845	@ 0x5555
 800bcb6:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 800bcb8:	687b      	ldr	r3, [r7, #4]
 800bcba:	681b      	ldr	r3, [r3, #0]
 800bcbc:	687a      	ldr	r2, [r7, #4]
 800bcbe:	6852      	ldr	r2, [r2, #4]
 800bcc0:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 800bcc2:	687b      	ldr	r3, [r7, #4]
 800bcc4:	681b      	ldr	r3, [r3, #0]
 800bcc6:	687a      	ldr	r2, [r7, #4]
 800bcc8:	6892      	ldr	r2, [r2, #8]
 800bcca:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 800bccc:	f7f6 fb9c 	bl	8002408 <HAL_GetTick>
 800bcd0:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800bcd2:	e011      	b.n	800bcf8 <HAL_IWDG_Init+0x66>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 800bcd4:	f7f6 fb98 	bl	8002408 <HAL_GetTick>
 800bcd8:	4602      	mov	r2, r0
 800bcda:	68fb      	ldr	r3, [r7, #12]
 800bcdc:	1ad3      	subs	r3, r2, r3
 800bcde:	f641 0201 	movw	r2, #6145	@ 0x1801
 800bce2:	4293      	cmp	r3, r2
 800bce4:	d908      	bls.n	800bcf8 <HAL_IWDG_Init+0x66>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800bce6:	687b      	ldr	r3, [r7, #4]
 800bce8:	681b      	ldr	r3, [r3, #0]
 800bcea:	68db      	ldr	r3, [r3, #12]
 800bcec:	f003 0303 	and.w	r3, r3, #3
 800bcf0:	2b00      	cmp	r3, #0
 800bcf2:	d001      	beq.n	800bcf8 <HAL_IWDG_Init+0x66>
      {
        return HAL_TIMEOUT;
 800bcf4:	2303      	movs	r3, #3
 800bcf6:	e00c      	b.n	800bd12 <HAL_IWDG_Init+0x80>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800bcf8:	687b      	ldr	r3, [r7, #4]
 800bcfa:	681b      	ldr	r3, [r3, #0]
 800bcfc:	68db      	ldr	r3, [r3, #12]
 800bcfe:	f003 0303 	and.w	r3, r3, #3
 800bd02:	2b00      	cmp	r3, #0
 800bd04:	d1e6      	bne.n	800bcd4 <HAL_IWDG_Init+0x42>
      }
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800bd06:	687b      	ldr	r3, [r7, #4]
 800bd08:	681b      	ldr	r3, [r3, #0]
 800bd0a:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 800bd0e:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800bd10:	2300      	movs	r3, #0
}
 800bd12:	4618      	mov	r0, r3
 800bd14:	3710      	adds	r7, #16
 800bd16:	46bd      	mov	sp, r7
 800bd18:	bd80      	pop	{r7, pc}

0800bd1a <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 800bd1a:	b480      	push	{r7}
 800bd1c:	b083      	sub	sp, #12
 800bd1e:	af00      	add	r7, sp, #0
 800bd20:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800bd22:	687b      	ldr	r3, [r7, #4]
 800bd24:	681b      	ldr	r3, [r3, #0]
 800bd26:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 800bd2a:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800bd2c:	2300      	movs	r3, #0
}
 800bd2e:	4618      	mov	r0, r3
 800bd30:	370c      	adds	r7, #12
 800bd32:	46bd      	mov	sp, r7
 800bd34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd38:	4770      	bx	lr
	...

0800bd3c <HAL_PWR_DeInit>:
/**
  * @brief Deinitializes the HAL PWR peripheral registers to their default reset values.
  * @retval None
  */
void HAL_PWR_DeInit(void)
{
 800bd3c:	b480      	push	{r7}
 800bd3e:	af00      	add	r7, sp, #0
  __HAL_RCC_PWR_FORCE_RESET();
 800bd40:	4b08      	ldr	r3, [pc, #32]	@ (800bd64 <HAL_PWR_DeInit+0x28>)
 800bd42:	6a1b      	ldr	r3, [r3, #32]
 800bd44:	4a07      	ldr	r2, [pc, #28]	@ (800bd64 <HAL_PWR_DeInit+0x28>)
 800bd46:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800bd4a:	6213      	str	r3, [r2, #32]
  __HAL_RCC_PWR_RELEASE_RESET();
 800bd4c:	4b05      	ldr	r3, [pc, #20]	@ (800bd64 <HAL_PWR_DeInit+0x28>)
 800bd4e:	6a1b      	ldr	r3, [r3, #32]
 800bd50:	4a04      	ldr	r2, [pc, #16]	@ (800bd64 <HAL_PWR_DeInit+0x28>)
 800bd52:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800bd56:	6213      	str	r3, [r2, #32]
}
 800bd58:	bf00      	nop
 800bd5a:	46bd      	mov	sp, r7
 800bd5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd60:	4770      	bx	lr
 800bd62:	bf00      	nop
 800bd64:	40023800 	.word	0x40023800

0800bd68 <HAL_PWR_EnableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800bd68:	b480      	push	{r7}
 800bd6a:	b083      	sub	sp, #12
 800bd6c:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 800bd6e:	4b06      	ldr	r3, [pc, #24]	@ (800bd88 <HAL_PWR_EnableBkUpAccess+0x20>)
 800bd70:	2201      	movs	r2, #1
 800bd72:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 800bd74:	4b05      	ldr	r3, [pc, #20]	@ (800bd8c <HAL_PWR_EnableBkUpAccess+0x24>)
 800bd76:	681b      	ldr	r3, [r3, #0]
 800bd78:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 800bd7a:	687b      	ldr	r3, [r7, #4]
}
 800bd7c:	bf00      	nop
 800bd7e:	370c      	adds	r7, #12
 800bd80:	46bd      	mov	sp, r7
 800bd82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd86:	4770      	bx	lr
 800bd88:	420e0020 	.word	0x420e0020
 800bd8c:	40007000 	.word	0x40007000

0800bd90 <HAL_PWR_DisableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_DisableBkUpAccess(void)
{
 800bd90:	b480      	push	{r7}
 800bd92:	b083      	sub	sp, #12
 800bd94:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)DISABLE;
 800bd96:	4b06      	ldr	r3, [pc, #24]	@ (800bdb0 <HAL_PWR_DisableBkUpAccess+0x20>)
 800bd98:	2200      	movs	r2, #0
 800bd9a:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 800bd9c:	4b05      	ldr	r3, [pc, #20]	@ (800bdb4 <HAL_PWR_DisableBkUpAccess+0x24>)
 800bd9e:	681b      	ldr	r3, [r3, #0]
 800bda0:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 800bda2:	687b      	ldr	r3, [r7, #4]
}
 800bda4:	bf00      	nop
 800bda6:	370c      	adds	r7, #12
 800bda8:	46bd      	mov	sp, r7
 800bdaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdae:	4770      	bx	lr
 800bdb0:	420e0020 	.word	0x420e0020
 800bdb4:	40007000 	.word	0x40007000

0800bdb8 <HAL_PWR_ConfigPVD>:
  *         more details about the voltage threshold corresponding to each 
  *         detection level.
  * @retval None
  */
void HAL_PWR_ConfigPVD(PWR_PVDTypeDef *sConfigPVD)
{
 800bdb8:	b480      	push	{r7}
 800bdba:	b083      	sub	sp, #12
 800bdbc:	af00      	add	r7, sp, #0
 800bdbe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_PWR_PVD_LEVEL(sConfigPVD->PVDLevel));
  assert_param(IS_PWR_PVD_MODE(sConfigPVD->Mode));
  
  /* Set PLS[7:5] bits according to PVDLevel value */
  MODIFY_REG(PWR->CR, PWR_CR_PLS, sConfigPVD->PVDLevel);
 800bdc0:	4b2b      	ldr	r3, [pc, #172]	@ (800be70 <HAL_PWR_ConfigPVD+0xb8>)
 800bdc2:	681b      	ldr	r3, [r3, #0]
 800bdc4:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 800bdc8:	687b      	ldr	r3, [r7, #4]
 800bdca:	681b      	ldr	r3, [r3, #0]
 800bdcc:	4928      	ldr	r1, [pc, #160]	@ (800be70 <HAL_PWR_ConfigPVD+0xb8>)
 800bdce:	4313      	orrs	r3, r2
 800bdd0:	600b      	str	r3, [r1, #0]
  
  /* Clear any previous config. Keep it clear if no event or IT mode is selected */
  __HAL_PWR_PVD_EXTI_DISABLE_EVENT();
 800bdd2:	4b28      	ldr	r3, [pc, #160]	@ (800be74 <HAL_PWR_ConfigPVD+0xbc>)
 800bdd4:	685b      	ldr	r3, [r3, #4]
 800bdd6:	4a27      	ldr	r2, [pc, #156]	@ (800be74 <HAL_PWR_ConfigPVD+0xbc>)
 800bdd8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800bddc:	6053      	str	r3, [r2, #4]
  __HAL_PWR_PVD_EXTI_DISABLE_IT();
 800bdde:	4b25      	ldr	r3, [pc, #148]	@ (800be74 <HAL_PWR_ConfigPVD+0xbc>)
 800bde0:	681b      	ldr	r3, [r3, #0]
 800bde2:	4a24      	ldr	r2, [pc, #144]	@ (800be74 <HAL_PWR_ConfigPVD+0xbc>)
 800bde4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800bde8:	6013      	str	r3, [r2, #0]
  __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE();
 800bdea:	4b22      	ldr	r3, [pc, #136]	@ (800be74 <HAL_PWR_ConfigPVD+0xbc>)
 800bdec:	689b      	ldr	r3, [r3, #8]
 800bdee:	4a21      	ldr	r2, [pc, #132]	@ (800be74 <HAL_PWR_ConfigPVD+0xbc>)
 800bdf0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800bdf4:	6093      	str	r3, [r2, #8]
  __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE(); 
 800bdf6:	4b1f      	ldr	r3, [pc, #124]	@ (800be74 <HAL_PWR_ConfigPVD+0xbc>)
 800bdf8:	68db      	ldr	r3, [r3, #12]
 800bdfa:	4a1e      	ldr	r2, [pc, #120]	@ (800be74 <HAL_PWR_ConfigPVD+0xbc>)
 800bdfc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800be00:	60d3      	str	r3, [r2, #12]

  /* Configure interrupt mode */
  if((sConfigPVD->Mode & PVD_MODE_IT) == PVD_MODE_IT)
 800be02:	687b      	ldr	r3, [r7, #4]
 800be04:	685b      	ldr	r3, [r3, #4]
 800be06:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800be0a:	2b00      	cmp	r3, #0
 800be0c:	d005      	beq.n	800be1a <HAL_PWR_ConfigPVD+0x62>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_IT();
 800be0e:	4b19      	ldr	r3, [pc, #100]	@ (800be74 <HAL_PWR_ConfigPVD+0xbc>)
 800be10:	681b      	ldr	r3, [r3, #0]
 800be12:	4a18      	ldr	r2, [pc, #96]	@ (800be74 <HAL_PWR_ConfigPVD+0xbc>)
 800be14:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800be18:	6013      	str	r3, [r2, #0]
  }
  
  /* Configure event mode */
  if((sConfigPVD->Mode & PVD_MODE_EVT) == PVD_MODE_EVT)
 800be1a:	687b      	ldr	r3, [r7, #4]
 800be1c:	685b      	ldr	r3, [r3, #4]
 800be1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800be22:	2b00      	cmp	r3, #0
 800be24:	d005      	beq.n	800be32 <HAL_PWR_ConfigPVD+0x7a>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_EVENT();
 800be26:	4b13      	ldr	r3, [pc, #76]	@ (800be74 <HAL_PWR_ConfigPVD+0xbc>)
 800be28:	685b      	ldr	r3, [r3, #4]
 800be2a:	4a12      	ldr	r2, [pc, #72]	@ (800be74 <HAL_PWR_ConfigPVD+0xbc>)
 800be2c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800be30:	6053      	str	r3, [r2, #4]
  }
  
  /* Configure the edge */
  if((sConfigPVD->Mode & PVD_RISING_EDGE) == PVD_RISING_EDGE)
 800be32:	687b      	ldr	r3, [r7, #4]
 800be34:	685b      	ldr	r3, [r3, #4]
 800be36:	f003 0301 	and.w	r3, r3, #1
 800be3a:	2b00      	cmp	r3, #0
 800be3c:	d005      	beq.n	800be4a <HAL_PWR_ConfigPVD+0x92>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE();
 800be3e:	4b0d      	ldr	r3, [pc, #52]	@ (800be74 <HAL_PWR_ConfigPVD+0xbc>)
 800be40:	689b      	ldr	r3, [r3, #8]
 800be42:	4a0c      	ldr	r2, [pc, #48]	@ (800be74 <HAL_PWR_ConfigPVD+0xbc>)
 800be44:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800be48:	6093      	str	r3, [r2, #8]
  }
  
  if((sConfigPVD->Mode & PVD_FALLING_EDGE) == PVD_FALLING_EDGE)
 800be4a:	687b      	ldr	r3, [r7, #4]
 800be4c:	685b      	ldr	r3, [r3, #4]
 800be4e:	f003 0302 	and.w	r3, r3, #2
 800be52:	2b00      	cmp	r3, #0
 800be54:	d005      	beq.n	800be62 <HAL_PWR_ConfigPVD+0xaa>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE();
 800be56:	4b07      	ldr	r3, [pc, #28]	@ (800be74 <HAL_PWR_ConfigPVD+0xbc>)
 800be58:	68db      	ldr	r3, [r3, #12]
 800be5a:	4a06      	ldr	r2, [pc, #24]	@ (800be74 <HAL_PWR_ConfigPVD+0xbc>)
 800be5c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800be60:	60d3      	str	r3, [r2, #12]
  }
}
 800be62:	bf00      	nop
 800be64:	370c      	adds	r7, #12
 800be66:	46bd      	mov	sp, r7
 800be68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be6c:	4770      	bx	lr
 800be6e:	bf00      	nop
 800be70:	40007000 	.word	0x40007000
 800be74:	40013c00 	.word	0x40013c00

0800be78 <HAL_PWR_EnablePVD>:
/**
  * @brief Enables the Power Voltage Detector(PVD).
  * @retval None
  */
void HAL_PWR_EnablePVD(void)
{
 800be78:	b480      	push	{r7}
 800be7a:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) CR_PVDE_BB = (uint32_t)ENABLE;
 800be7c:	4b03      	ldr	r3, [pc, #12]	@ (800be8c <HAL_PWR_EnablePVD+0x14>)
 800be7e:	2201      	movs	r2, #1
 800be80:	601a      	str	r2, [r3, #0]
}
 800be82:	bf00      	nop
 800be84:	46bd      	mov	sp, r7
 800be86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be8a:	4770      	bx	lr
 800be8c:	420e0010 	.word	0x420e0010

0800be90 <HAL_PWR_DisablePVD>:
/**
  * @brief Disables the Power Voltage Detector(PVD).
  * @retval None
  */
void HAL_PWR_DisablePVD(void)
{
 800be90:	b480      	push	{r7}
 800be92:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) CR_PVDE_BB = (uint32_t)DISABLE;
 800be94:	4b03      	ldr	r3, [pc, #12]	@ (800bea4 <HAL_PWR_DisablePVD+0x14>)
 800be96:	2200      	movs	r2, #0
 800be98:	601a      	str	r2, [r3, #0]
}
 800be9a:	bf00      	nop
 800be9c:	46bd      	mov	sp, r7
 800be9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bea2:	4770      	bx	lr
 800bea4:	420e0010 	.word	0x420e0010

0800bea8 <HAL_PWR_EnableWakeUpPin>:
  *           @arg PWR_WAKEUP_PIN2 available only on STM32F410xx/STM32F446xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  *           @arg PWR_WAKEUP_PIN3 available only on STM32F410xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  * @retval None
  */
void HAL_PWR_EnableWakeUpPin(uint32_t WakeUpPinx)
{
 800bea8:	b480      	push	{r7}
 800beaa:	b083      	sub	sp, #12
 800beac:	af00      	add	r7, sp, #0
 800beae:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));

  /* Enable the wake up pin */
  SET_BIT(PWR->CSR, WakeUpPinx);
 800beb0:	4b05      	ldr	r3, [pc, #20]	@ (800bec8 <HAL_PWR_EnableWakeUpPin+0x20>)
 800beb2:	685a      	ldr	r2, [r3, #4]
 800beb4:	4904      	ldr	r1, [pc, #16]	@ (800bec8 <HAL_PWR_EnableWakeUpPin+0x20>)
 800beb6:	687b      	ldr	r3, [r7, #4]
 800beb8:	4313      	orrs	r3, r2
 800beba:	604b      	str	r3, [r1, #4]
}
 800bebc:	bf00      	nop
 800bebe:	370c      	adds	r7, #12
 800bec0:	46bd      	mov	sp, r7
 800bec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bec6:	4770      	bx	lr
 800bec8:	40007000 	.word	0x40007000

0800becc <HAL_PWR_DisableWakeUpPin>:
  *           @arg PWR_WAKEUP_PIN2 available only on STM32F410xx/STM32F446xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  *           @arg PWR_WAKEUP_PIN3 available only on STM32F410xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  * @retval None
  */
void HAL_PWR_DisableWakeUpPin(uint32_t WakeUpPinx)
{
 800becc:	b480      	push	{r7}
 800bece:	b083      	sub	sp, #12
 800bed0:	af00      	add	r7, sp, #0
 800bed2:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));  

  /* Disable the wake up pin */
  CLEAR_BIT(PWR->CSR, WakeUpPinx);
 800bed4:	4b06      	ldr	r3, [pc, #24]	@ (800bef0 <HAL_PWR_DisableWakeUpPin+0x24>)
 800bed6:	685a      	ldr	r2, [r3, #4]
 800bed8:	687b      	ldr	r3, [r7, #4]
 800beda:	43db      	mvns	r3, r3
 800bedc:	4904      	ldr	r1, [pc, #16]	@ (800bef0 <HAL_PWR_DisableWakeUpPin+0x24>)
 800bede:	4013      	ands	r3, r2
 800bee0:	604b      	str	r3, [r1, #4]
}
 800bee2:	bf00      	nop
 800bee4:	370c      	adds	r7, #12
 800bee6:	46bd      	mov	sp, r7
 800bee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800beec:	4770      	bx	lr
 800beee:	bf00      	nop
 800bef0:	40007000 	.word	0x40007000

0800bef4 <HAL_PWR_EnterSLEEPMode>:
  *            @arg PWR_SLEEPENTRY_WFE_NO_EVT_CLEAR : Enter SLEEP mode with WFE instruction and
  *                                                   no clear of pending event before.
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 800bef4:	b480      	push	{r7}
 800bef6:	b083      	sub	sp, #12
 800bef8:	af00      	add	r7, sp, #0
 800befa:	6078      	str	r0, [r7, #4]
 800befc:	460b      	mov	r3, r1
 800befe:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800bf00:	4b0b      	ldr	r3, [pc, #44]	@ (800bf30 <HAL_PWR_EnterSLEEPMode+0x3c>)
 800bf02:	691b      	ldr	r3, [r3, #16]
 800bf04:	4a0a      	ldr	r2, [pc, #40]	@ (800bf30 <HAL_PWR_EnterSLEEPMode+0x3c>)
 800bf06:	f023 0304 	bic.w	r3, r3, #4
 800bf0a:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if(SLEEPEntry == PWR_SLEEPENTRY_WFI)
 800bf0c:	78fb      	ldrb	r3, [r7, #3]
 800bf0e:	2b01      	cmp	r3, #1
 800bf10:	d101      	bne.n	800bf16 <HAL_PWR_EnterSLEEPMode+0x22>
  {   
    /* Request Wait For Interrupt */
    __WFI();
 800bf12:	bf30      	wfi
    }

    /* Request Wait For Event */
    __WFE();
  }
}
 800bf14:	e005      	b.n	800bf22 <HAL_PWR_EnterSLEEPMode+0x2e>
    if(SLEEPEntry != PWR_SLEEPENTRY_WFE_NO_EVT_CLEAR)
 800bf16:	78fb      	ldrb	r3, [r7, #3]
 800bf18:	2b03      	cmp	r3, #3
 800bf1a:	d001      	beq.n	800bf20 <HAL_PWR_EnterSLEEPMode+0x2c>
      __SEV();
 800bf1c:	bf40      	sev
      __WFE();
 800bf1e:	bf20      	wfe
    __WFE();
 800bf20:	bf20      	wfe
}
 800bf22:	bf00      	nop
 800bf24:	370c      	adds	r7, #12
 800bf26:	46bd      	mov	sp, r7
 800bf28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf2c:	4770      	bx	lr
 800bf2e:	bf00      	nop
 800bf30:	e000ed00 	.word	0xe000ed00

0800bf34 <HAL_PWR_EnterSTOPMode>:
  *            @arg PWR_STOPENTRY_WFE_NO_EVT_CLEAR : Enter STOP mode with WFE instruction and
  *                                                  no clear of pending event before.
  * @retval None
  */
void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry)
{
 800bf34:	b480      	push	{r7}
 800bf36:	b083      	sub	sp, #12
 800bf38:	af00      	add	r7, sp, #0
 800bf3a:	6078      	str	r0, [r7, #4]
 800bf3c:	460b      	mov	r3, r1
 800bf3e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));
  
  /* Select the regulator state in Stop mode: Set PDDS and LPDS bits according to PWR_Regulator value */
  MODIFY_REG(PWR->CR, (PWR_CR_PDDS | PWR_CR_LPDS), Regulator);
 800bf40:	4b12      	ldr	r3, [pc, #72]	@ (800bf8c <HAL_PWR_EnterSTOPMode+0x58>)
 800bf42:	681b      	ldr	r3, [r3, #0]
 800bf44:	f023 0203 	bic.w	r2, r3, #3
 800bf48:	4910      	ldr	r1, [pc, #64]	@ (800bf8c <HAL_PWR_EnterSTOPMode+0x58>)
 800bf4a:	687b      	ldr	r3, [r7, #4]
 800bf4c:	4313      	orrs	r3, r2
 800bf4e:	600b      	str	r3, [r1, #0]
  
  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800bf50:	4b0f      	ldr	r3, [pc, #60]	@ (800bf90 <HAL_PWR_EnterSTOPMode+0x5c>)
 800bf52:	691b      	ldr	r3, [r3, #16]
 800bf54:	4a0e      	ldr	r2, [pc, #56]	@ (800bf90 <HAL_PWR_EnterSTOPMode+0x5c>)
 800bf56:	f043 0304 	orr.w	r3, r3, #4
 800bf5a:	6113      	str	r3, [r2, #16]
  
  /* Select Stop mode entry --------------------------------------------------*/
  if(STOPEntry == PWR_STOPENTRY_WFI)
 800bf5c:	78fb      	ldrb	r3, [r7, #3]
 800bf5e:	2b01      	cmp	r3, #1
 800bf60:	d101      	bne.n	800bf66 <HAL_PWR_EnterSTOPMode+0x32>
  {   
    /* Request Wait For Interrupt */
    __WFI();
 800bf62:	bf30      	wfi
 800bf64:	e005      	b.n	800bf72 <HAL_PWR_EnterSTOPMode+0x3e>
  }
  else
  {
    if(STOPEntry != PWR_STOPENTRY_WFE_NO_EVT_CLEAR)
 800bf66:	78fb      	ldrb	r3, [r7, #3]
 800bf68:	2b03      	cmp	r3, #3
 800bf6a:	d001      	beq.n	800bf70 <HAL_PWR_EnterSTOPMode+0x3c>
    {
      /* Clear all pending event */
      __SEV();
 800bf6c:	bf40      	sev
      __WFE();
 800bf6e:	bf20      	wfe
    }
    /* Request Wait For Event */
    __WFE();
 800bf70:	bf20      	wfe
  }
  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));  
 800bf72:	4b07      	ldr	r3, [pc, #28]	@ (800bf90 <HAL_PWR_EnterSTOPMode+0x5c>)
 800bf74:	691b      	ldr	r3, [r3, #16]
 800bf76:	4a06      	ldr	r2, [pc, #24]	@ (800bf90 <HAL_PWR_EnterSTOPMode+0x5c>)
 800bf78:	f023 0304 	bic.w	r3, r3, #4
 800bf7c:	6113      	str	r3, [r2, #16]
}
 800bf7e:	bf00      	nop
 800bf80:	370c      	adds	r7, #12
 800bf82:	46bd      	mov	sp, r7
 800bf84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf88:	4770      	bx	lr
 800bf8a:	bf00      	nop
 800bf8c:	40007000 	.word	0x40007000
 800bf90:	e000ed00 	.word	0xe000ed00

0800bf94 <HAL_PWR_EnterSTANDBYMode>:
  *          - RTC_AF2 pin (PI8) if configured for tamper or time-stamp.  
  *          - WKUP pin 1 (PA0) if enabled.       
  * @retval None
  */
void HAL_PWR_EnterSTANDBYMode(void)
{
 800bf94:	b480      	push	{r7}
 800bf96:	af00      	add	r7, sp, #0
  /* Select Standby mode */
  SET_BIT(PWR->CR, PWR_CR_PDDS);
 800bf98:	4b08      	ldr	r3, [pc, #32]	@ (800bfbc <HAL_PWR_EnterSTANDBYMode+0x28>)
 800bf9a:	681b      	ldr	r3, [r3, #0]
 800bf9c:	4a07      	ldr	r2, [pc, #28]	@ (800bfbc <HAL_PWR_EnterSTANDBYMode+0x28>)
 800bf9e:	f043 0302 	orr.w	r3, r3, #2
 800bfa2:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800bfa4:	4b06      	ldr	r3, [pc, #24]	@ (800bfc0 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 800bfa6:	691b      	ldr	r3, [r3, #16]
 800bfa8:	4a05      	ldr	r2, [pc, #20]	@ (800bfc0 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 800bfaa:	f043 0304 	orr.w	r3, r3, #4
 800bfae:	6113      	str	r3, [r2, #16]
  /* This option is used to ensure that store operations are completed */
#if defined ( __CC_ARM)
  __force_stores();
#endif
  /* Request Wait For Interrupt */
  __WFI();
 800bfb0:	bf30      	wfi
}
 800bfb2:	bf00      	nop
 800bfb4:	46bd      	mov	sp, r7
 800bfb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfba:	4770      	bx	lr
 800bfbc:	40007000 	.word	0x40007000
 800bfc0:	e000ed00 	.word	0xe000ed00

0800bfc4 <HAL_PWR_PVD_IRQHandler>:
  * @brief This function handles the PWR PVD interrupt request.
  * @note This API should be called under the PVD_IRQHandler().
  * @retval None
  */
void HAL_PWR_PVD_IRQHandler(void)
{
 800bfc4:	b580      	push	{r7, lr}
 800bfc6:	af00      	add	r7, sp, #0
  /* Check PWR Exti flag */
  if(__HAL_PWR_PVD_EXTI_GET_FLAG() != RESET)
 800bfc8:	4b06      	ldr	r3, [pc, #24]	@ (800bfe4 <HAL_PWR_PVD_IRQHandler+0x20>)
 800bfca:	695b      	ldr	r3, [r3, #20]
 800bfcc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800bfd0:	2b00      	cmp	r3, #0
 800bfd2:	d005      	beq.n	800bfe0 <HAL_PWR_PVD_IRQHandler+0x1c>
  {
    /* PWR PVD interrupt user callback */
    HAL_PWR_PVDCallback();
 800bfd4:	f000 f808 	bl	800bfe8 <HAL_PWR_PVDCallback>
    
    /* Clear PWR Exti pending bit */
    __HAL_PWR_PVD_EXTI_CLEAR_FLAG();
 800bfd8:	4b02      	ldr	r3, [pc, #8]	@ (800bfe4 <HAL_PWR_PVD_IRQHandler+0x20>)
 800bfda:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800bfde:	615a      	str	r2, [r3, #20]
  }
}
 800bfe0:	bf00      	nop
 800bfe2:	bd80      	pop	{r7, pc}
 800bfe4:	40013c00 	.word	0x40013c00

0800bfe8 <HAL_PWR_PVDCallback>:
/**
  * @brief  PWR PVD interrupt callback
  * @retval None
  */
__weak void HAL_PWR_PVDCallback(void)
{
 800bfe8:	b480      	push	{r7}
 800bfea:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_PWR_PVDCallback could be implemented in the user file
   */ 
}
 800bfec:	bf00      	nop
 800bfee:	46bd      	mov	sp, r7
 800bff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bff4:	4770      	bx	lr
	...

0800bff8 <HAL_PWR_EnableSleepOnExit>:
  *       Setting this bit is useful when the processor is expected to run only on
  *       interruptions handling.         
  * @retval None
  */
void HAL_PWR_EnableSleepOnExit(void)
{
 800bff8:	b480      	push	{r7}
 800bffa:	af00      	add	r7, sp, #0
  /* Set SLEEPONEXIT bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPONEXIT_Msk));
 800bffc:	4b05      	ldr	r3, [pc, #20]	@ (800c014 <HAL_PWR_EnableSleepOnExit+0x1c>)
 800bffe:	691b      	ldr	r3, [r3, #16]
 800c000:	4a04      	ldr	r2, [pc, #16]	@ (800c014 <HAL_PWR_EnableSleepOnExit+0x1c>)
 800c002:	f043 0302 	orr.w	r3, r3, #2
 800c006:	6113      	str	r3, [r2, #16]
}
 800c008:	bf00      	nop
 800c00a:	46bd      	mov	sp, r7
 800c00c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c010:	4770      	bx	lr
 800c012:	bf00      	nop
 800c014:	e000ed00 	.word	0xe000ed00

0800c018 <HAL_PWR_DisableSleepOnExit>:
  * @note Clears SLEEPONEXIT bit of SCR register. When this bit is set, the processor 
  *       re-enters SLEEP mode when an interruption handling is over.          
  * @retval None
  */
void HAL_PWR_DisableSleepOnExit(void)
{
 800c018:	b480      	push	{r7}
 800c01a:	af00      	add	r7, sp, #0
  /* Clear SLEEPONEXIT bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPONEXIT_Msk));
 800c01c:	4b05      	ldr	r3, [pc, #20]	@ (800c034 <HAL_PWR_DisableSleepOnExit+0x1c>)
 800c01e:	691b      	ldr	r3, [r3, #16]
 800c020:	4a04      	ldr	r2, [pc, #16]	@ (800c034 <HAL_PWR_DisableSleepOnExit+0x1c>)
 800c022:	f023 0302 	bic.w	r3, r3, #2
 800c026:	6113      	str	r3, [r2, #16]
}
 800c028:	bf00      	nop
 800c02a:	46bd      	mov	sp, r7
 800c02c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c030:	4770      	bx	lr
 800c032:	bf00      	nop
 800c034:	e000ed00 	.word	0xe000ed00

0800c038 <HAL_PWR_EnableSEVOnPend>:
  * @note Sets SEVONPEND bit of SCR register. When this bit is set, this causes 
  *       WFE to wake up when an interrupt moves from inactive to pended.
  * @retval None
  */
void HAL_PWR_EnableSEVOnPend(void)
{
 800c038:	b480      	push	{r7}
 800c03a:	af00      	add	r7, sp, #0
  /* Set SEVONPEND bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SEVONPEND_Msk));
 800c03c:	4b05      	ldr	r3, [pc, #20]	@ (800c054 <HAL_PWR_EnableSEVOnPend+0x1c>)
 800c03e:	691b      	ldr	r3, [r3, #16]
 800c040:	4a04      	ldr	r2, [pc, #16]	@ (800c054 <HAL_PWR_EnableSEVOnPend+0x1c>)
 800c042:	f043 0310 	orr.w	r3, r3, #16
 800c046:	6113      	str	r3, [r2, #16]
}
 800c048:	bf00      	nop
 800c04a:	46bd      	mov	sp, r7
 800c04c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c050:	4770      	bx	lr
 800c052:	bf00      	nop
 800c054:	e000ed00 	.word	0xe000ed00

0800c058 <HAL_PWR_DisableSEVOnPend>:
  * @note Clears SEVONPEND bit of SCR register. When this bit is set, this causes 
  *       WFE to wake up when an interrupt moves from inactive to pended.         
  * @retval None
  */
void HAL_PWR_DisableSEVOnPend(void)
{
 800c058:	b480      	push	{r7}
 800c05a:	af00      	add	r7, sp, #0
  /* Clear SEVONPEND bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SEVONPEND_Msk));
 800c05c:	4b05      	ldr	r3, [pc, #20]	@ (800c074 <HAL_PWR_DisableSEVOnPend+0x1c>)
 800c05e:	691b      	ldr	r3, [r3, #16]
 800c060:	4a04      	ldr	r2, [pc, #16]	@ (800c074 <HAL_PWR_DisableSEVOnPend+0x1c>)
 800c062:	f023 0310 	bic.w	r3, r3, #16
 800c066:	6113      	str	r3, [r2, #16]
}
 800c068:	bf00      	nop
 800c06a:	46bd      	mov	sp, r7
 800c06c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c070:	4770      	bx	lr
 800c072:	bf00      	nop
 800c074:	e000ed00 	.word	0xe000ed00

0800c078 <HAL_PWREx_EnableBkUpReg>:
/**
  * @brief Enables the Backup Regulator.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableBkUpReg(void)
{
 800c078:	b580      	push	{r7, lr}
 800c07a:	b082      	sub	sp, #8
 800c07c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800c07e:	2300      	movs	r3, #0
 800c080:	607b      	str	r3, [r7, #4]

  *(__IO uint32_t *) CSR_BRE_BB = (uint32_t)ENABLE;
 800c082:	4b0e      	ldr	r3, [pc, #56]	@ (800c0bc <HAL_PWREx_EnableBkUpReg+0x44>)
 800c084:	2201      	movs	r2, #1
 800c086:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800c088:	f7f6 f9be 	bl	8002408 <HAL_GetTick>
 800c08c:	6078      	str	r0, [r7, #4]

  /* Wait till Backup regulator ready flag is set */  
  while(__HAL_PWR_GET_FLAG(PWR_FLAG_BRR) == RESET)
 800c08e:	e009      	b.n	800c0a4 <HAL_PWREx_EnableBkUpReg+0x2c>
  {
    if((HAL_GetTick() - tickstart ) > PWR_BKPREG_TIMEOUT_VALUE)
 800c090:	f7f6 f9ba 	bl	8002408 <HAL_GetTick>
 800c094:	4602      	mov	r2, r0
 800c096:	687b      	ldr	r3, [r7, #4]
 800c098:	1ad3      	subs	r3, r2, r3
 800c09a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800c09e:	d901      	bls.n	800c0a4 <HAL_PWREx_EnableBkUpReg+0x2c>
    {
      return HAL_TIMEOUT;
 800c0a0:	2303      	movs	r3, #3
 800c0a2:	e006      	b.n	800c0b2 <HAL_PWREx_EnableBkUpReg+0x3a>
  while(__HAL_PWR_GET_FLAG(PWR_FLAG_BRR) == RESET)
 800c0a4:	4b06      	ldr	r3, [pc, #24]	@ (800c0c0 <HAL_PWREx_EnableBkUpReg+0x48>)
 800c0a6:	685b      	ldr	r3, [r3, #4]
 800c0a8:	f003 0308 	and.w	r3, r3, #8
 800c0ac:	2b08      	cmp	r3, #8
 800c0ae:	d1ef      	bne.n	800c090 <HAL_PWREx_EnableBkUpReg+0x18>
    } 
  }
  return HAL_OK;
 800c0b0:	2300      	movs	r3, #0
}
 800c0b2:	4618      	mov	r0, r3
 800c0b4:	3708      	adds	r7, #8
 800c0b6:	46bd      	mov	sp, r7
 800c0b8:	bd80      	pop	{r7, pc}
 800c0ba:	bf00      	nop
 800c0bc:	420e00a4 	.word	0x420e00a4
 800c0c0:	40007000 	.word	0x40007000

0800c0c4 <HAL_PWREx_DisableBkUpReg>:
/**
  * @brief Disables the Backup Regulator.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_DisableBkUpReg(void)
{
 800c0c4:	b580      	push	{r7, lr}
 800c0c6:	b082      	sub	sp, #8
 800c0c8:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800c0ca:	2300      	movs	r3, #0
 800c0cc:	607b      	str	r3, [r7, #4]

  *(__IO uint32_t *) CSR_BRE_BB = (uint32_t)DISABLE;
 800c0ce:	4b0e      	ldr	r3, [pc, #56]	@ (800c108 <HAL_PWREx_DisableBkUpReg+0x44>)
 800c0d0:	2200      	movs	r2, #0
 800c0d2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800c0d4:	f7f6 f998 	bl	8002408 <HAL_GetTick>
 800c0d8:	6078      	str	r0, [r7, #4]

  /* Wait till Backup regulator ready flag is set */  
  while(__HAL_PWR_GET_FLAG(PWR_FLAG_BRR) != RESET)
 800c0da:	e009      	b.n	800c0f0 <HAL_PWREx_DisableBkUpReg+0x2c>
  {
    if((HAL_GetTick() - tickstart ) > PWR_BKPREG_TIMEOUT_VALUE)
 800c0dc:	f7f6 f994 	bl	8002408 <HAL_GetTick>
 800c0e0:	4602      	mov	r2, r0
 800c0e2:	687b      	ldr	r3, [r7, #4]
 800c0e4:	1ad3      	subs	r3, r2, r3
 800c0e6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800c0ea:	d901      	bls.n	800c0f0 <HAL_PWREx_DisableBkUpReg+0x2c>
    {
      return HAL_TIMEOUT;
 800c0ec:	2303      	movs	r3, #3
 800c0ee:	e006      	b.n	800c0fe <HAL_PWREx_DisableBkUpReg+0x3a>
  while(__HAL_PWR_GET_FLAG(PWR_FLAG_BRR) != RESET)
 800c0f0:	4b06      	ldr	r3, [pc, #24]	@ (800c10c <HAL_PWREx_DisableBkUpReg+0x48>)
 800c0f2:	685b      	ldr	r3, [r3, #4]
 800c0f4:	f003 0308 	and.w	r3, r3, #8
 800c0f8:	2b08      	cmp	r3, #8
 800c0fa:	d0ef      	beq.n	800c0dc <HAL_PWREx_DisableBkUpReg+0x18>
    } 
  }
  return HAL_OK;
 800c0fc:	2300      	movs	r3, #0
}
 800c0fe:	4618      	mov	r0, r3
 800c100:	3708      	adds	r7, #8
 800c102:	46bd      	mov	sp, r7
 800c104:	bd80      	pop	{r7, pc}
 800c106:	bf00      	nop
 800c108:	420e00a4 	.word	0x420e00a4
 800c10c:	40007000 	.word	0x40007000

0800c110 <HAL_PWREx_EnableFlashPowerDown>:
/**
  * @brief Enables the Flash Power Down in Stop mode.
  * @retval None
  */
void HAL_PWREx_EnableFlashPowerDown(void)
{
 800c110:	b480      	push	{r7}
 800c112:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) CR_FPDS_BB = (uint32_t)ENABLE;
 800c114:	4b03      	ldr	r3, [pc, #12]	@ (800c124 <HAL_PWREx_EnableFlashPowerDown+0x14>)
 800c116:	2201      	movs	r2, #1
 800c118:	601a      	str	r2, [r3, #0]
}
 800c11a:	bf00      	nop
 800c11c:	46bd      	mov	sp, r7
 800c11e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c122:	4770      	bx	lr
 800c124:	420e0024 	.word	0x420e0024

0800c128 <HAL_PWREx_DisableFlashPowerDown>:
/**
  * @brief Disables the Flash Power Down in Stop mode.
  * @retval None
  */
void HAL_PWREx_DisableFlashPowerDown(void)
{
 800c128:	b480      	push	{r7}
 800c12a:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) CR_FPDS_BB = (uint32_t)DISABLE;
 800c12c:	4b03      	ldr	r3, [pc, #12]	@ (800c13c <HAL_PWREx_DisableFlashPowerDown+0x14>)
 800c12e:	2200      	movs	r2, #0
 800c130:	601a      	str	r2, [r3, #0]
}
 800c132:	bf00      	nop
 800c134:	46bd      	mov	sp, r7
 800c136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c13a:	4770      	bx	lr
 800c13c:	420e0024 	.word	0x420e0024

0800c140 <HAL_PWREx_GetVoltageRange>:
  *            - @arg PWR_REGULATOR_VOLTAGE_SCALE1: Regulator voltage output Scale 1 mode
  *            - @arg PWR_REGULATOR_VOLTAGE_SCALE2: Regulator voltage output Scale 2 mode
  *            - @arg PWR_REGULATOR_VOLTAGE_SCALE3: Regulator voltage output Scale 3 mode
  */  
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800c140:	b480      	push	{r7}
 800c142:	af00      	add	r7, sp, #0
  return (PWR->CR & PWR_CR_VOS);
 800c144:	4b04      	ldr	r3, [pc, #16]	@ (800c158 <HAL_PWREx_GetVoltageRange+0x18>)
 800c146:	681b      	ldr	r3, [r3, #0]
 800c148:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
}
 800c14c:	4618      	mov	r0, r3
 800c14e:	46bd      	mov	sp, r7
 800c150:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c154:	4770      	bx	lr
 800c156:	bf00      	nop
 800c158:	40007000 	.word	0x40007000

0800c15c <HAL_PWREx_ControlVoltageScaling>:
  * @note This API forces the PLL state ON to allow the possibility to configure the voltage scale 1 or 2.
  * @note The new voltage scale is active only when the PLL is ON.  
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800c15c:	b580      	push	{r7, lr}
 800c15e:	b086      	sub	sp, #24
 800c160:	af00      	add	r7, sp, #0
 800c162:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800c164:	2300      	movs	r3, #0
 800c166:	617b      	str	r3, [r7, #20]
  
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));
  
  /* Enable PWR RCC Clock Peripheral */
  __HAL_RCC_PWR_CLK_ENABLE();
 800c168:	2300      	movs	r3, #0
 800c16a:	613b      	str	r3, [r7, #16]
 800c16c:	4b35      	ldr	r3, [pc, #212]	@ (800c244 <HAL_PWREx_ControlVoltageScaling+0xe8>)
 800c16e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c170:	4a34      	ldr	r2, [pc, #208]	@ (800c244 <HAL_PWREx_ControlVoltageScaling+0xe8>)
 800c172:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c176:	6413      	str	r3, [r2, #64]	@ 0x40
 800c178:	4b32      	ldr	r3, [pc, #200]	@ (800c244 <HAL_PWREx_ControlVoltageScaling+0xe8>)
 800c17a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c17c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c180:	613b      	str	r3, [r7, #16]
 800c182:	693b      	ldr	r3, [r7, #16]
  
  /* Check if the PLL is used as system clock or not */
  if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800c184:	4b2f      	ldr	r3, [pc, #188]	@ (800c244 <HAL_PWREx_ControlVoltageScaling+0xe8>)
 800c186:	689b      	ldr	r3, [r3, #8]
 800c188:	f003 030c 	and.w	r3, r3, #12
 800c18c:	2b08      	cmp	r3, #8
 800c18e:	d051      	beq.n	800c234 <HAL_PWREx_ControlVoltageScaling+0xd8>
  {
    /* Disable the main PLL */
    __HAL_RCC_PLL_DISABLE();
 800c190:	4b2d      	ldr	r3, [pc, #180]	@ (800c248 <HAL_PWREx_ControlVoltageScaling+0xec>)
 800c192:	2200      	movs	r2, #0
 800c194:	601a      	str	r2, [r3, #0]
    
    /* Get Start Tick */
    tickstart = HAL_GetTick();    
 800c196:	f7f6 f937 	bl	8002408 <HAL_GetTick>
 800c19a:	6178      	str	r0, [r7, #20]
    /* Wait till PLL is disabled */  
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800c19c:	e008      	b.n	800c1b0 <HAL_PWREx_ControlVoltageScaling+0x54>
    {
      if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800c19e:	f7f6 f933 	bl	8002408 <HAL_GetTick>
 800c1a2:	4602      	mov	r2, r0
 800c1a4:	697b      	ldr	r3, [r7, #20]
 800c1a6:	1ad3      	subs	r3, r2, r3
 800c1a8:	2b02      	cmp	r3, #2
 800c1aa:	d901      	bls.n	800c1b0 <HAL_PWREx_ControlVoltageScaling+0x54>
      {
        return HAL_TIMEOUT;
 800c1ac:	2303      	movs	r3, #3
 800c1ae:	e044      	b.n	800c23a <HAL_PWREx_ControlVoltageScaling+0xde>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800c1b0:	4b24      	ldr	r3, [pc, #144]	@ (800c244 <HAL_PWREx_ControlVoltageScaling+0xe8>)
 800c1b2:	681b      	ldr	r3, [r3, #0]
 800c1b4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c1b8:	2b00      	cmp	r3, #0
 800c1ba:	d1f0      	bne.n	800c19e <HAL_PWREx_ControlVoltageScaling+0x42>
      }
    }
    
    /* Set Range */
    __HAL_PWR_VOLTAGESCALING_CONFIG(VoltageScaling);
 800c1bc:	2300      	movs	r3, #0
 800c1be:	60fb      	str	r3, [r7, #12]
 800c1c0:	4b22      	ldr	r3, [pc, #136]	@ (800c24c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 800c1c2:	681b      	ldr	r3, [r3, #0]
 800c1c4:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800c1c8:	4920      	ldr	r1, [pc, #128]	@ (800c24c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 800c1ca:	687b      	ldr	r3, [r7, #4]
 800c1cc:	4313      	orrs	r3, r2
 800c1ce:	600b      	str	r3, [r1, #0]
 800c1d0:	4b1e      	ldr	r3, [pc, #120]	@ (800c24c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 800c1d2:	681b      	ldr	r3, [r3, #0]
 800c1d4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800c1d8:	60fb      	str	r3, [r7, #12]
 800c1da:	68fb      	ldr	r3, [r7, #12]
    
    /* Enable the main PLL */
    __HAL_RCC_PLL_ENABLE();
 800c1dc:	4b1a      	ldr	r3, [pc, #104]	@ (800c248 <HAL_PWREx_ControlVoltageScaling+0xec>)
 800c1de:	2201      	movs	r2, #1
 800c1e0:	601a      	str	r2, [r3, #0]
    
    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800c1e2:	f7f6 f911 	bl	8002408 <HAL_GetTick>
 800c1e6:	6178      	str	r0, [r7, #20]
    /* Wait till PLL is ready */  
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800c1e8:	e008      	b.n	800c1fc <HAL_PWREx_ControlVoltageScaling+0xa0>
    {
      if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800c1ea:	f7f6 f90d 	bl	8002408 <HAL_GetTick>
 800c1ee:	4602      	mov	r2, r0
 800c1f0:	697b      	ldr	r3, [r7, #20]
 800c1f2:	1ad3      	subs	r3, r2, r3
 800c1f4:	2b02      	cmp	r3, #2
 800c1f6:	d901      	bls.n	800c1fc <HAL_PWREx_ControlVoltageScaling+0xa0>
      {
        return HAL_TIMEOUT;
 800c1f8:	2303      	movs	r3, #3
 800c1fa:	e01e      	b.n	800c23a <HAL_PWREx_ControlVoltageScaling+0xde>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800c1fc:	4b11      	ldr	r3, [pc, #68]	@ (800c244 <HAL_PWREx_ControlVoltageScaling+0xe8>)
 800c1fe:	681b      	ldr	r3, [r3, #0]
 800c200:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c204:	2b00      	cmp	r3, #0
 800c206:	d0f0      	beq.n	800c1ea <HAL_PWREx_ControlVoltageScaling+0x8e>
      } 
    }
    
    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800c208:	f7f6 f8fe 	bl	8002408 <HAL_GetTick>
 800c20c:	6178      	str	r0, [r7, #20]
    while((__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY) == RESET))
 800c20e:	e009      	b.n	800c224 <HAL_PWREx_ControlVoltageScaling+0xc8>
    {
      if((HAL_GetTick() - tickstart ) > PWR_VOSRDY_TIMEOUT_VALUE)
 800c210:	f7f6 f8fa 	bl	8002408 <HAL_GetTick>
 800c214:	4602      	mov	r2, r0
 800c216:	697b      	ldr	r3, [r7, #20]
 800c218:	1ad3      	subs	r3, r2, r3
 800c21a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800c21e:	d901      	bls.n	800c224 <HAL_PWREx_ControlVoltageScaling+0xc8>
      {
        return HAL_TIMEOUT;
 800c220:	2303      	movs	r3, #3
 800c222:	e00a      	b.n	800c23a <HAL_PWREx_ControlVoltageScaling+0xde>
    while((__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY) == RESET))
 800c224:	4b09      	ldr	r3, [pc, #36]	@ (800c24c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 800c226:	685b      	ldr	r3, [r3, #4]
 800c228:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c22c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800c230:	d1ee      	bne.n	800c210 <HAL_PWREx_ControlVoltageScaling+0xb4>
 800c232:	e001      	b.n	800c238 <HAL_PWREx_ControlVoltageScaling+0xdc>
      } 
    }
  }
  else
  {
    return HAL_ERROR;
 800c234:	2301      	movs	r3, #1
 800c236:	e000      	b.n	800c23a <HAL_PWREx_ControlVoltageScaling+0xde>
  }

  return HAL_OK;
 800c238:	2300      	movs	r3, #0
}
 800c23a:	4618      	mov	r0, r3
 800c23c:	3718      	adds	r7, #24
 800c23e:	46bd      	mov	sp, r7
 800c240:	bd80      	pop	{r7, pc}
 800c242:	bf00      	nop
 800c244:	40023800 	.word	0x40023800
 800c248:	42470060 	.word	0x42470060
 800c24c:	40007000 	.word	0x40007000

0800c250 <HAL_PWREx_EnableMainRegulatorLowVoltage>:
  * @note  This mode is only available for STM32F401xx/STM32F410xx/STM32F411xx/STM32F412Zx/STM32F412Rx/STM32F412Vx/STM32F412Cx/
  *        STM32F413xx/STM32F423xx devices.   
  * @retval None
  */
void HAL_PWREx_EnableMainRegulatorLowVoltage(void)
{
 800c250:	b480      	push	{r7}
 800c252:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) CR_MRLVDS_BB = (uint32_t)ENABLE;
 800c254:	4b03      	ldr	r3, [pc, #12]	@ (800c264 <HAL_PWREx_EnableMainRegulatorLowVoltage+0x14>)
 800c256:	2201      	movs	r2, #1
 800c258:	601a      	str	r2, [r3, #0]
}
 800c25a:	bf00      	nop
 800c25c:	46bd      	mov	sp, r7
 800c25e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c262:	4770      	bx	lr
 800c264:	420e002c 	.word	0x420e002c

0800c268 <HAL_PWREx_DisableMainRegulatorLowVoltage>:
  * @note  This mode is only available for STM32F401xx/STM32F410xx/STM32F411xx/STM32F412Zx/STM32F412Rx/STM32F412Vx/STM32F412Cx/
  *        STM32F413xx/STM32F423xxdevices. 
  * @retval None
  */
void HAL_PWREx_DisableMainRegulatorLowVoltage(void)
{
 800c268:	b480      	push	{r7}
 800c26a:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) CR_MRLVDS_BB = (uint32_t)DISABLE;
 800c26c:	4b03      	ldr	r3, [pc, #12]	@ (800c27c <HAL_PWREx_DisableMainRegulatorLowVoltage+0x14>)
 800c26e:	2200      	movs	r2, #0
 800c270:	601a      	str	r2, [r3, #0]
}
 800c272:	bf00      	nop
 800c274:	46bd      	mov	sp, r7
 800c276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c27a:	4770      	bx	lr
 800c27c:	420e002c 	.word	0x420e002c

0800c280 <HAL_PWREx_EnableLowRegulatorLowVoltage>:
  * @note  This mode is only available for STM32F401xx/STM32F410xx/STM32F411xx/STM32F412Zx/STM32F412Rx/STM32F412Vx/STM32F412Cx/
  *        STM32F413xx/STM32F423xx devices.   
  * @retval None
  */
void HAL_PWREx_EnableLowRegulatorLowVoltage(void)
{
 800c280:	b480      	push	{r7}
 800c282:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) CR_LPLVDS_BB = (uint32_t)ENABLE;
 800c284:	4b03      	ldr	r3, [pc, #12]	@ (800c294 <HAL_PWREx_EnableLowRegulatorLowVoltage+0x14>)
 800c286:	2201      	movs	r2, #1
 800c288:	601a      	str	r2, [r3, #0]
}
 800c28a:	bf00      	nop
 800c28c:	46bd      	mov	sp, r7
 800c28e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c292:	4770      	bx	lr
 800c294:	420e0028 	.word	0x420e0028

0800c298 <HAL_PWREx_DisableLowRegulatorLowVoltage>:
  * @note  This mode is only available for STM32F401xx/STM32F410xx/STM32F411xx/STM32F412Zx/STM32F412Rx/STM32F412Vx/STM32F412Cx/
  *        STM32F413xx/STM32F423xx  devices.   
  * @retval None
  */
void HAL_PWREx_DisableLowRegulatorLowVoltage(void)
{
 800c298:	b480      	push	{r7}
 800c29a:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) CR_LPLVDS_BB = (uint32_t)DISABLE;
 800c29c:	4b03      	ldr	r3, [pc, #12]	@ (800c2ac <HAL_PWREx_DisableLowRegulatorLowVoltage+0x14>)
 800c29e:	2200      	movs	r2, #0
 800c2a0:	601a      	str	r2, [r3, #0]
}
 800c2a2:	bf00      	nop
 800c2a4:	46bd      	mov	sp, r7
 800c2a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2aa:	4770      	bx	lr
 800c2ac:	420e0028 	.word	0x420e0028
  *            - Peripheral clocks
  *            - LSI, LSE and RTC clocks
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_DeInit(void)
{
 800c2b0:	b480      	push	{r7}
 800c2b2:	af00      	add	r7, sp, #0
  return HAL_OK;
 800c2b4:	2300      	movs	r3, #0
}
 800c2b6:	4618      	mov	r0, r3
 800c2b8:	46bd      	mov	sp, r7
 800c2ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2be:	4770      	bx	lr
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800c2c0:	b580      	push	{r7, lr}
 800c2c2:	b086      	sub	sp, #24
 800c2c4:	af00      	add	r7, sp, #0
 800c2c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800c2c8:	687b      	ldr	r3, [r7, #4]
 800c2ca:	2b00      	cmp	r3, #0
 800c2cc:	d101      	bne.n	800c2d2 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x3a>
  {
    return HAL_ERROR;
 800c2ce:	2301      	movs	r3, #1
 800c2d0:	e26f      	b.n	800c7b2 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x51a>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800c2d2:	687b      	ldr	r3, [r7, #4]
 800c2d4:	681b      	ldr	r3, [r3, #0]
 800c2d6:	f003 0301 	and.w	r3, r3, #1
 800c2da:	2b00      	cmp	r3, #0
 800c2dc:	d075      	beq.n	800c3ca <HAL_PWREx_DisableLowRegulatorLowVoltage+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800c2de:	4b88      	ldr	r3, [pc, #544]	@ (800c500 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x268>)
 800c2e0:	689b      	ldr	r3, [r3, #8]
 800c2e2:	f003 030c 	and.w	r3, r3, #12
 800c2e6:	2b04      	cmp	r3, #4
 800c2e8:	d00c      	beq.n	800c304 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x6c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800c2ea:	4b85      	ldr	r3, [pc, #532]	@ (800c500 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x268>)
 800c2ec:	689b      	ldr	r3, [r3, #8]
 800c2ee:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800c2f2:	2b08      	cmp	r3, #8
 800c2f4:	d112      	bne.n	800c31c <HAL_PWREx_DisableLowRegulatorLowVoltage+0x84>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800c2f6:	4b82      	ldr	r3, [pc, #520]	@ (800c500 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x268>)
 800c2f8:	685b      	ldr	r3, [r3, #4]
 800c2fa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800c2fe:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800c302:	d10b      	bne.n	800c31c <HAL_PWREx_DisableLowRegulatorLowVoltage+0x84>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800c304:	4b7e      	ldr	r3, [pc, #504]	@ (800c500 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x268>)
 800c306:	681b      	ldr	r3, [r3, #0]
 800c308:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c30c:	2b00      	cmp	r3, #0
 800c30e:	d05b      	beq.n	800c3c8 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x130>
 800c310:	687b      	ldr	r3, [r7, #4]
 800c312:	685b      	ldr	r3, [r3, #4]
 800c314:	2b00      	cmp	r3, #0
 800c316:	d157      	bne.n	800c3c8 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x130>
      {
        return HAL_ERROR;
 800c318:	2301      	movs	r3, #1
 800c31a:	e24a      	b.n	800c7b2 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x51a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800c31c:	687b      	ldr	r3, [r7, #4]
 800c31e:	685b      	ldr	r3, [r3, #4]
 800c320:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c324:	d106      	bne.n	800c334 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x9c>
 800c326:	4b76      	ldr	r3, [pc, #472]	@ (800c500 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x268>)
 800c328:	681b      	ldr	r3, [r3, #0]
 800c32a:	4a75      	ldr	r2, [pc, #468]	@ (800c500 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x268>)
 800c32c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800c330:	6013      	str	r3, [r2, #0]
 800c332:	e01d      	b.n	800c370 <HAL_PWREx_DisableLowRegulatorLowVoltage+0xd8>
 800c334:	687b      	ldr	r3, [r7, #4]
 800c336:	685b      	ldr	r3, [r3, #4]
 800c338:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800c33c:	d10c      	bne.n	800c358 <HAL_PWREx_DisableLowRegulatorLowVoltage+0xc0>
 800c33e:	4b70      	ldr	r3, [pc, #448]	@ (800c500 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x268>)
 800c340:	681b      	ldr	r3, [r3, #0]
 800c342:	4a6f      	ldr	r2, [pc, #444]	@ (800c500 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x268>)
 800c344:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800c348:	6013      	str	r3, [r2, #0]
 800c34a:	4b6d      	ldr	r3, [pc, #436]	@ (800c500 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x268>)
 800c34c:	681b      	ldr	r3, [r3, #0]
 800c34e:	4a6c      	ldr	r2, [pc, #432]	@ (800c500 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x268>)
 800c350:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800c354:	6013      	str	r3, [r2, #0]
 800c356:	e00b      	b.n	800c370 <HAL_PWREx_DisableLowRegulatorLowVoltage+0xd8>
 800c358:	4b69      	ldr	r3, [pc, #420]	@ (800c500 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x268>)
 800c35a:	681b      	ldr	r3, [r3, #0]
 800c35c:	4a68      	ldr	r2, [pc, #416]	@ (800c500 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x268>)
 800c35e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c362:	6013      	str	r3, [r2, #0]
 800c364:	4b66      	ldr	r3, [pc, #408]	@ (800c500 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x268>)
 800c366:	681b      	ldr	r3, [r3, #0]
 800c368:	4a65      	ldr	r2, [pc, #404]	@ (800c500 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x268>)
 800c36a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800c36e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800c370:	687b      	ldr	r3, [r7, #4]
 800c372:	685b      	ldr	r3, [r3, #4]
 800c374:	2b00      	cmp	r3, #0
 800c376:	d013      	beq.n	800c3a0 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800c378:	f7f6 f846 	bl	8002408 <HAL_GetTick>
 800c37c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800c37e:	e008      	b.n	800c392 <HAL_PWREx_DisableLowRegulatorLowVoltage+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800c380:	f7f6 f842 	bl	8002408 <HAL_GetTick>
 800c384:	4602      	mov	r2, r0
 800c386:	693b      	ldr	r3, [r7, #16]
 800c388:	1ad3      	subs	r3, r2, r3
 800c38a:	2b64      	cmp	r3, #100	@ 0x64
 800c38c:	d901      	bls.n	800c392 <HAL_PWREx_DisableLowRegulatorLowVoltage+0xfa>
          {
            return HAL_TIMEOUT;
 800c38e:	2303      	movs	r3, #3
 800c390:	e20f      	b.n	800c7b2 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x51a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800c392:	4b5b      	ldr	r3, [pc, #364]	@ (800c500 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x268>)
 800c394:	681b      	ldr	r3, [r3, #0]
 800c396:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c39a:	2b00      	cmp	r3, #0
 800c39c:	d0f0      	beq.n	800c380 <HAL_PWREx_DisableLowRegulatorLowVoltage+0xe8>
 800c39e:	e014      	b.n	800c3ca <HAL_PWREx_DisableLowRegulatorLowVoltage+0x132>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800c3a0:	f7f6 f832 	bl	8002408 <HAL_GetTick>
 800c3a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800c3a6:	e008      	b.n	800c3ba <HAL_PWREx_DisableLowRegulatorLowVoltage+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800c3a8:	f7f6 f82e 	bl	8002408 <HAL_GetTick>
 800c3ac:	4602      	mov	r2, r0
 800c3ae:	693b      	ldr	r3, [r7, #16]
 800c3b0:	1ad3      	subs	r3, r2, r3
 800c3b2:	2b64      	cmp	r3, #100	@ 0x64
 800c3b4:	d901      	bls.n	800c3ba <HAL_PWREx_DisableLowRegulatorLowVoltage+0x122>
          {
            return HAL_TIMEOUT;
 800c3b6:	2303      	movs	r3, #3
 800c3b8:	e1fb      	b.n	800c7b2 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x51a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800c3ba:	4b51      	ldr	r3, [pc, #324]	@ (800c500 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x268>)
 800c3bc:	681b      	ldr	r3, [r3, #0]
 800c3be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c3c2:	2b00      	cmp	r3, #0
 800c3c4:	d1f0      	bne.n	800c3a8 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x110>
 800c3c6:	e000      	b.n	800c3ca <HAL_PWREx_DisableLowRegulatorLowVoltage+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800c3c8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800c3ca:	687b      	ldr	r3, [r7, #4]
 800c3cc:	681b      	ldr	r3, [r3, #0]
 800c3ce:	f003 0302 	and.w	r3, r3, #2
 800c3d2:	2b00      	cmp	r3, #0
 800c3d4:	d063      	beq.n	800c49e <HAL_PWREx_DisableLowRegulatorLowVoltage+0x206>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800c3d6:	4b4a      	ldr	r3, [pc, #296]	@ (800c500 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x268>)
 800c3d8:	689b      	ldr	r3, [r3, #8]
 800c3da:	f003 030c 	and.w	r3, r3, #12
 800c3de:	2b00      	cmp	r3, #0
 800c3e0:	d00b      	beq.n	800c3fa <HAL_PWREx_DisableLowRegulatorLowVoltage+0x162>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800c3e2:	4b47      	ldr	r3, [pc, #284]	@ (800c500 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x268>)
 800c3e4:	689b      	ldr	r3, [r3, #8]
 800c3e6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800c3ea:	2b08      	cmp	r3, #8
 800c3ec:	d11c      	bne.n	800c428 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x190>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800c3ee:	4b44      	ldr	r3, [pc, #272]	@ (800c500 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x268>)
 800c3f0:	685b      	ldr	r3, [r3, #4]
 800c3f2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800c3f6:	2b00      	cmp	r3, #0
 800c3f8:	d116      	bne.n	800c428 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800c3fa:	4b41      	ldr	r3, [pc, #260]	@ (800c500 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x268>)
 800c3fc:	681b      	ldr	r3, [r3, #0]
 800c3fe:	f003 0302 	and.w	r3, r3, #2
 800c402:	2b00      	cmp	r3, #0
 800c404:	d005      	beq.n	800c412 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x17a>
 800c406:	687b      	ldr	r3, [r7, #4]
 800c408:	68db      	ldr	r3, [r3, #12]
 800c40a:	2b01      	cmp	r3, #1
 800c40c:	d001      	beq.n	800c412 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x17a>
      {
        return HAL_ERROR;
 800c40e:	2301      	movs	r3, #1
 800c410:	e1cf      	b.n	800c7b2 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x51a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800c412:	4b3b      	ldr	r3, [pc, #236]	@ (800c500 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x268>)
 800c414:	681b      	ldr	r3, [r3, #0]
 800c416:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800c41a:	687b      	ldr	r3, [r7, #4]
 800c41c:	691b      	ldr	r3, [r3, #16]
 800c41e:	00db      	lsls	r3, r3, #3
 800c420:	4937      	ldr	r1, [pc, #220]	@ (800c500 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x268>)
 800c422:	4313      	orrs	r3, r2
 800c424:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800c426:	e03a      	b.n	800c49e <HAL_PWREx_DisableLowRegulatorLowVoltage+0x206>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800c428:	687b      	ldr	r3, [r7, #4]
 800c42a:	68db      	ldr	r3, [r3, #12]
 800c42c:	2b00      	cmp	r3, #0
 800c42e:	d020      	beq.n	800c472 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x1da>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800c430:	4b34      	ldr	r3, [pc, #208]	@ (800c504 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x26c>)
 800c432:	2201      	movs	r2, #1
 800c434:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c436:	f7f5 ffe7 	bl	8002408 <HAL_GetTick>
 800c43a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800c43c:	e008      	b.n	800c450 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x1b8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800c43e:	f7f5 ffe3 	bl	8002408 <HAL_GetTick>
 800c442:	4602      	mov	r2, r0
 800c444:	693b      	ldr	r3, [r7, #16]
 800c446:	1ad3      	subs	r3, r2, r3
 800c448:	2b02      	cmp	r3, #2
 800c44a:	d901      	bls.n	800c450 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x1b8>
          {
            return HAL_TIMEOUT;
 800c44c:	2303      	movs	r3, #3
 800c44e:	e1b0      	b.n	800c7b2 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x51a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800c450:	4b2b      	ldr	r3, [pc, #172]	@ (800c500 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x268>)
 800c452:	681b      	ldr	r3, [r3, #0]
 800c454:	f003 0302 	and.w	r3, r3, #2
 800c458:	2b00      	cmp	r3, #0
 800c45a:	d0f0      	beq.n	800c43e <HAL_PWREx_DisableLowRegulatorLowVoltage+0x1a6>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800c45c:	4b28      	ldr	r3, [pc, #160]	@ (800c500 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x268>)
 800c45e:	681b      	ldr	r3, [r3, #0]
 800c460:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800c464:	687b      	ldr	r3, [r7, #4]
 800c466:	691b      	ldr	r3, [r3, #16]
 800c468:	00db      	lsls	r3, r3, #3
 800c46a:	4925      	ldr	r1, [pc, #148]	@ (800c500 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x268>)
 800c46c:	4313      	orrs	r3, r2
 800c46e:	600b      	str	r3, [r1, #0]
 800c470:	e015      	b.n	800c49e <HAL_PWREx_DisableLowRegulatorLowVoltage+0x206>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800c472:	4b24      	ldr	r3, [pc, #144]	@ (800c504 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x26c>)
 800c474:	2200      	movs	r2, #0
 800c476:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c478:	f7f5 ffc6 	bl	8002408 <HAL_GetTick>
 800c47c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800c47e:	e008      	b.n	800c492 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x1fa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800c480:	f7f5 ffc2 	bl	8002408 <HAL_GetTick>
 800c484:	4602      	mov	r2, r0
 800c486:	693b      	ldr	r3, [r7, #16]
 800c488:	1ad3      	subs	r3, r2, r3
 800c48a:	2b02      	cmp	r3, #2
 800c48c:	d901      	bls.n	800c492 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x1fa>
          {
            return HAL_TIMEOUT;
 800c48e:	2303      	movs	r3, #3
 800c490:	e18f      	b.n	800c7b2 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x51a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800c492:	4b1b      	ldr	r3, [pc, #108]	@ (800c500 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x268>)
 800c494:	681b      	ldr	r3, [r3, #0]
 800c496:	f003 0302 	and.w	r3, r3, #2
 800c49a:	2b00      	cmp	r3, #0
 800c49c:	d1f0      	bne.n	800c480 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x1e8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800c49e:	687b      	ldr	r3, [r7, #4]
 800c4a0:	681b      	ldr	r3, [r3, #0]
 800c4a2:	f003 0308 	and.w	r3, r3, #8
 800c4a6:	2b00      	cmp	r3, #0
 800c4a8:	d036      	beq.n	800c518 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800c4aa:	687b      	ldr	r3, [r7, #4]
 800c4ac:	695b      	ldr	r3, [r3, #20]
 800c4ae:	2b00      	cmp	r3, #0
 800c4b0:	d016      	beq.n	800c4e0 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x248>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800c4b2:	4b15      	ldr	r3, [pc, #84]	@ (800c508 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x270>)
 800c4b4:	2201      	movs	r2, #1
 800c4b6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c4b8:	f7f5 ffa6 	bl	8002408 <HAL_GetTick>
 800c4bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800c4be:	e008      	b.n	800c4d2 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x23a>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800c4c0:	f7f5 ffa2 	bl	8002408 <HAL_GetTick>
 800c4c4:	4602      	mov	r2, r0
 800c4c6:	693b      	ldr	r3, [r7, #16]
 800c4c8:	1ad3      	subs	r3, r2, r3
 800c4ca:	2b02      	cmp	r3, #2
 800c4cc:	d901      	bls.n	800c4d2 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x23a>
        {
          return HAL_TIMEOUT;
 800c4ce:	2303      	movs	r3, #3
 800c4d0:	e16f      	b.n	800c7b2 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x51a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800c4d2:	4b0b      	ldr	r3, [pc, #44]	@ (800c500 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x268>)
 800c4d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c4d6:	f003 0302 	and.w	r3, r3, #2
 800c4da:	2b00      	cmp	r3, #0
 800c4dc:	d0f0      	beq.n	800c4c0 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x228>
 800c4de:	e01b      	b.n	800c518 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x280>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800c4e0:	4b09      	ldr	r3, [pc, #36]	@ (800c508 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x270>)
 800c4e2:	2200      	movs	r2, #0
 800c4e4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800c4e6:	f7f5 ff8f 	bl	8002408 <HAL_GetTick>
 800c4ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800c4ec:	e00e      	b.n	800c50c <HAL_PWREx_DisableLowRegulatorLowVoltage+0x274>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800c4ee:	f7f5 ff8b 	bl	8002408 <HAL_GetTick>
 800c4f2:	4602      	mov	r2, r0
 800c4f4:	693b      	ldr	r3, [r7, #16]
 800c4f6:	1ad3      	subs	r3, r2, r3
 800c4f8:	2b02      	cmp	r3, #2
 800c4fa:	d907      	bls.n	800c50c <HAL_PWREx_DisableLowRegulatorLowVoltage+0x274>
        {
          return HAL_TIMEOUT;
 800c4fc:	2303      	movs	r3, #3
 800c4fe:	e158      	b.n	800c7b2 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x51a>
 800c500:	40023800 	.word	0x40023800
 800c504:	42470000 	.word	0x42470000
 800c508:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800c50c:	4b88      	ldr	r3, [pc, #544]	@ (800c730 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x498>)
 800c50e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c510:	f003 0302 	and.w	r3, r3, #2
 800c514:	2b00      	cmp	r3, #0
 800c516:	d1ea      	bne.n	800c4ee <HAL_PWREx_DisableLowRegulatorLowVoltage+0x256>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800c518:	687b      	ldr	r3, [r7, #4]
 800c51a:	681b      	ldr	r3, [r3, #0]
 800c51c:	f003 0304 	and.w	r3, r3, #4
 800c520:	2b00      	cmp	r3, #0
 800c522:	f000 8097 	beq.w	800c654 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x3bc>
  {
    FlagStatus       pwrclkchanged = RESET;
 800c526:	2300      	movs	r3, #0
 800c528:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800c52a:	4b81      	ldr	r3, [pc, #516]	@ (800c730 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x498>)
 800c52c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c52e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c532:	2b00      	cmp	r3, #0
 800c534:	d10f      	bne.n	800c556 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800c536:	2300      	movs	r3, #0
 800c538:	60bb      	str	r3, [r7, #8]
 800c53a:	4b7d      	ldr	r3, [pc, #500]	@ (800c730 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x498>)
 800c53c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c53e:	4a7c      	ldr	r2, [pc, #496]	@ (800c730 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x498>)
 800c540:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c544:	6413      	str	r3, [r2, #64]	@ 0x40
 800c546:	4b7a      	ldr	r3, [pc, #488]	@ (800c730 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x498>)
 800c548:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c54a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c54e:	60bb      	str	r3, [r7, #8]
 800c550:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800c552:	2301      	movs	r3, #1
 800c554:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800c556:	4b77      	ldr	r3, [pc, #476]	@ (800c734 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x49c>)
 800c558:	681b      	ldr	r3, [r3, #0]
 800c55a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c55e:	2b00      	cmp	r3, #0
 800c560:	d118      	bne.n	800c594 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800c562:	4b74      	ldr	r3, [pc, #464]	@ (800c734 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x49c>)
 800c564:	681b      	ldr	r3, [r3, #0]
 800c566:	4a73      	ldr	r2, [pc, #460]	@ (800c734 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x49c>)
 800c568:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800c56c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800c56e:	f7f5 ff4b 	bl	8002408 <HAL_GetTick>
 800c572:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800c574:	e008      	b.n	800c588 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800c576:	f7f5 ff47 	bl	8002408 <HAL_GetTick>
 800c57a:	4602      	mov	r2, r0
 800c57c:	693b      	ldr	r3, [r7, #16]
 800c57e:	1ad3      	subs	r3, r2, r3
 800c580:	2b02      	cmp	r3, #2
 800c582:	d901      	bls.n	800c588 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x2f0>
        {
          return HAL_TIMEOUT;
 800c584:	2303      	movs	r3, #3
 800c586:	e114      	b.n	800c7b2 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x51a>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800c588:	4b6a      	ldr	r3, [pc, #424]	@ (800c734 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x49c>)
 800c58a:	681b      	ldr	r3, [r3, #0]
 800c58c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c590:	2b00      	cmp	r3, #0
 800c592:	d0f0      	beq.n	800c576 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800c594:	687b      	ldr	r3, [r7, #4]
 800c596:	689b      	ldr	r3, [r3, #8]
 800c598:	2b01      	cmp	r3, #1
 800c59a:	d106      	bne.n	800c5aa <HAL_PWREx_DisableLowRegulatorLowVoltage+0x312>
 800c59c:	4b64      	ldr	r3, [pc, #400]	@ (800c730 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x498>)
 800c59e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c5a0:	4a63      	ldr	r2, [pc, #396]	@ (800c730 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x498>)
 800c5a2:	f043 0301 	orr.w	r3, r3, #1
 800c5a6:	6713      	str	r3, [r2, #112]	@ 0x70
 800c5a8:	e01c      	b.n	800c5e4 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x34c>
 800c5aa:	687b      	ldr	r3, [r7, #4]
 800c5ac:	689b      	ldr	r3, [r3, #8]
 800c5ae:	2b05      	cmp	r3, #5
 800c5b0:	d10c      	bne.n	800c5cc <HAL_PWREx_DisableLowRegulatorLowVoltage+0x334>
 800c5b2:	4b5f      	ldr	r3, [pc, #380]	@ (800c730 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x498>)
 800c5b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c5b6:	4a5e      	ldr	r2, [pc, #376]	@ (800c730 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x498>)
 800c5b8:	f043 0304 	orr.w	r3, r3, #4
 800c5bc:	6713      	str	r3, [r2, #112]	@ 0x70
 800c5be:	4b5c      	ldr	r3, [pc, #368]	@ (800c730 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x498>)
 800c5c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c5c2:	4a5b      	ldr	r2, [pc, #364]	@ (800c730 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x498>)
 800c5c4:	f043 0301 	orr.w	r3, r3, #1
 800c5c8:	6713      	str	r3, [r2, #112]	@ 0x70
 800c5ca:	e00b      	b.n	800c5e4 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x34c>
 800c5cc:	4b58      	ldr	r3, [pc, #352]	@ (800c730 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x498>)
 800c5ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c5d0:	4a57      	ldr	r2, [pc, #348]	@ (800c730 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x498>)
 800c5d2:	f023 0301 	bic.w	r3, r3, #1
 800c5d6:	6713      	str	r3, [r2, #112]	@ 0x70
 800c5d8:	4b55      	ldr	r3, [pc, #340]	@ (800c730 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x498>)
 800c5da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c5dc:	4a54      	ldr	r2, [pc, #336]	@ (800c730 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x498>)
 800c5de:	f023 0304 	bic.w	r3, r3, #4
 800c5e2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800c5e4:	687b      	ldr	r3, [r7, #4]
 800c5e6:	689b      	ldr	r3, [r3, #8]
 800c5e8:	2b00      	cmp	r3, #0
 800c5ea:	d015      	beq.n	800c618 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x380>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c5ec:	f7f5 ff0c 	bl	8002408 <HAL_GetTick>
 800c5f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800c5f2:	e00a      	b.n	800c60a <HAL_PWREx_DisableLowRegulatorLowVoltage+0x372>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800c5f4:	f7f5 ff08 	bl	8002408 <HAL_GetTick>
 800c5f8:	4602      	mov	r2, r0
 800c5fa:	693b      	ldr	r3, [r7, #16]
 800c5fc:	1ad3      	subs	r3, r2, r3
 800c5fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c602:	4293      	cmp	r3, r2
 800c604:	d901      	bls.n	800c60a <HAL_PWREx_DisableLowRegulatorLowVoltage+0x372>
        {
          return HAL_TIMEOUT;
 800c606:	2303      	movs	r3, #3
 800c608:	e0d3      	b.n	800c7b2 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x51a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800c60a:	4b49      	ldr	r3, [pc, #292]	@ (800c730 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x498>)
 800c60c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c60e:	f003 0302 	and.w	r3, r3, #2
 800c612:	2b00      	cmp	r3, #0
 800c614:	d0ee      	beq.n	800c5f4 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x35c>
 800c616:	e014      	b.n	800c642 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x3aa>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800c618:	f7f5 fef6 	bl	8002408 <HAL_GetTick>
 800c61c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800c61e:	e00a      	b.n	800c636 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x39e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800c620:	f7f5 fef2 	bl	8002408 <HAL_GetTick>
 800c624:	4602      	mov	r2, r0
 800c626:	693b      	ldr	r3, [r7, #16]
 800c628:	1ad3      	subs	r3, r2, r3
 800c62a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c62e:	4293      	cmp	r3, r2
 800c630:	d901      	bls.n	800c636 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x39e>
        {
          return HAL_TIMEOUT;
 800c632:	2303      	movs	r3, #3
 800c634:	e0bd      	b.n	800c7b2 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x51a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800c636:	4b3e      	ldr	r3, [pc, #248]	@ (800c730 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x498>)
 800c638:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c63a:	f003 0302 	and.w	r3, r3, #2
 800c63e:	2b00      	cmp	r3, #0
 800c640:	d1ee      	bne.n	800c620 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x388>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800c642:	7dfb      	ldrb	r3, [r7, #23]
 800c644:	2b01      	cmp	r3, #1
 800c646:	d105      	bne.n	800c654 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x3bc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800c648:	4b39      	ldr	r3, [pc, #228]	@ (800c730 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x498>)
 800c64a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c64c:	4a38      	ldr	r2, [pc, #224]	@ (800c730 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x498>)
 800c64e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c652:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800c654:	687b      	ldr	r3, [r7, #4]
 800c656:	699b      	ldr	r3, [r3, #24]
 800c658:	2b00      	cmp	r3, #0
 800c65a:	f000 80a9 	beq.w	800c7b0 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x518>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800c65e:	4b34      	ldr	r3, [pc, #208]	@ (800c730 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x498>)
 800c660:	689b      	ldr	r3, [r3, #8]
 800c662:	f003 030c 	and.w	r3, r3, #12
 800c666:	2b08      	cmp	r3, #8
 800c668:	d05c      	beq.n	800c724 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x48c>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800c66a:	687b      	ldr	r3, [r7, #4]
 800c66c:	699b      	ldr	r3, [r3, #24]
 800c66e:	2b02      	cmp	r3, #2
 800c670:	d141      	bne.n	800c6f6 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x45e>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800c672:	4b31      	ldr	r3, [pc, #196]	@ (800c738 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x4a0>)
 800c674:	2200      	movs	r2, #0
 800c676:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800c678:	f7f5 fec6 	bl	8002408 <HAL_GetTick>
 800c67c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800c67e:	e008      	b.n	800c692 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x3fa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800c680:	f7f5 fec2 	bl	8002408 <HAL_GetTick>
 800c684:	4602      	mov	r2, r0
 800c686:	693b      	ldr	r3, [r7, #16]
 800c688:	1ad3      	subs	r3, r2, r3
 800c68a:	2b02      	cmp	r3, #2
 800c68c:	d901      	bls.n	800c692 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x3fa>
          {
            return HAL_TIMEOUT;
 800c68e:	2303      	movs	r3, #3
 800c690:	e08f      	b.n	800c7b2 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x51a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800c692:	4b27      	ldr	r3, [pc, #156]	@ (800c730 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x498>)
 800c694:	681b      	ldr	r3, [r3, #0]
 800c696:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c69a:	2b00      	cmp	r3, #0
 800c69c:	d1f0      	bne.n	800c680 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x3e8>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800c69e:	687b      	ldr	r3, [r7, #4]
 800c6a0:	69da      	ldr	r2, [r3, #28]
 800c6a2:	687b      	ldr	r3, [r7, #4]
 800c6a4:	6a1b      	ldr	r3, [r3, #32]
 800c6a6:	431a      	orrs	r2, r3
 800c6a8:	687b      	ldr	r3, [r7, #4]
 800c6aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c6ac:	019b      	lsls	r3, r3, #6
 800c6ae:	431a      	orrs	r2, r3
 800c6b0:	687b      	ldr	r3, [r7, #4]
 800c6b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c6b4:	085b      	lsrs	r3, r3, #1
 800c6b6:	3b01      	subs	r3, #1
 800c6b8:	041b      	lsls	r3, r3, #16
 800c6ba:	431a      	orrs	r2, r3
 800c6bc:	687b      	ldr	r3, [r7, #4]
 800c6be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c6c0:	061b      	lsls	r3, r3, #24
 800c6c2:	491b      	ldr	r1, [pc, #108]	@ (800c730 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x498>)
 800c6c4:	4313      	orrs	r3, r2
 800c6c6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800c6c8:	4b1b      	ldr	r3, [pc, #108]	@ (800c738 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x4a0>)
 800c6ca:	2201      	movs	r2, #1
 800c6cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800c6ce:	f7f5 fe9b 	bl	8002408 <HAL_GetTick>
 800c6d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800c6d4:	e008      	b.n	800c6e8 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x450>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800c6d6:	f7f5 fe97 	bl	8002408 <HAL_GetTick>
 800c6da:	4602      	mov	r2, r0
 800c6dc:	693b      	ldr	r3, [r7, #16]
 800c6de:	1ad3      	subs	r3, r2, r3
 800c6e0:	2b02      	cmp	r3, #2
 800c6e2:	d901      	bls.n	800c6e8 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x450>
          {
            return HAL_TIMEOUT;
 800c6e4:	2303      	movs	r3, #3
 800c6e6:	e064      	b.n	800c7b2 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x51a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800c6e8:	4b11      	ldr	r3, [pc, #68]	@ (800c730 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x498>)
 800c6ea:	681b      	ldr	r3, [r3, #0]
 800c6ec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c6f0:	2b00      	cmp	r3, #0
 800c6f2:	d0f0      	beq.n	800c6d6 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x43e>
 800c6f4:	e05c      	b.n	800c7b0 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x518>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800c6f6:	4b10      	ldr	r3, [pc, #64]	@ (800c738 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x4a0>)
 800c6f8:	2200      	movs	r2, #0
 800c6fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800c6fc:	f7f5 fe84 	bl	8002408 <HAL_GetTick>
 800c700:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800c702:	e008      	b.n	800c716 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x47e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800c704:	f7f5 fe80 	bl	8002408 <HAL_GetTick>
 800c708:	4602      	mov	r2, r0
 800c70a:	693b      	ldr	r3, [r7, #16]
 800c70c:	1ad3      	subs	r3, r2, r3
 800c70e:	2b02      	cmp	r3, #2
 800c710:	d901      	bls.n	800c716 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x47e>
          {
            return HAL_TIMEOUT;
 800c712:	2303      	movs	r3, #3
 800c714:	e04d      	b.n	800c7b2 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x51a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800c716:	4b06      	ldr	r3, [pc, #24]	@ (800c730 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x498>)
 800c718:	681b      	ldr	r3, [r3, #0]
 800c71a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c71e:	2b00      	cmp	r3, #0
 800c720:	d1f0      	bne.n	800c704 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x46c>
 800c722:	e045      	b.n	800c7b0 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x518>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800c724:	687b      	ldr	r3, [r7, #4]
 800c726:	699b      	ldr	r3, [r3, #24]
 800c728:	2b01      	cmp	r3, #1
 800c72a:	d107      	bne.n	800c73c <HAL_PWREx_DisableLowRegulatorLowVoltage+0x4a4>
      {
        return HAL_ERROR;
 800c72c:	2301      	movs	r3, #1
 800c72e:	e040      	b.n	800c7b2 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x51a>
 800c730:	40023800 	.word	0x40023800
 800c734:	40007000 	.word	0x40007000
 800c738:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800c73c:	4b1f      	ldr	r3, [pc, #124]	@ (800c7bc <HAL_PWREx_DisableLowRegulatorLowVoltage+0x524>)
 800c73e:	685b      	ldr	r3, [r3, #4]
 800c740:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800c742:	687b      	ldr	r3, [r7, #4]
 800c744:	699b      	ldr	r3, [r3, #24]
 800c746:	2b01      	cmp	r3, #1
 800c748:	d030      	beq.n	800c7ac <HAL_PWREx_DisableLowRegulatorLowVoltage+0x514>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800c74a:	68fb      	ldr	r3, [r7, #12]
 800c74c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800c750:	687b      	ldr	r3, [r7, #4]
 800c752:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800c754:	429a      	cmp	r2, r3
 800c756:	d129      	bne.n	800c7ac <HAL_PWREx_DisableLowRegulatorLowVoltage+0x514>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800c758:	68fb      	ldr	r3, [r7, #12]
 800c75a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800c75e:	687b      	ldr	r3, [r7, #4]
 800c760:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800c762:	429a      	cmp	r2, r3
 800c764:	d122      	bne.n	800c7ac <HAL_PWREx_DisableLowRegulatorLowVoltage+0x514>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800c766:	68fa      	ldr	r2, [r7, #12]
 800c768:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800c76c:	4013      	ands	r3, r2
 800c76e:	687a      	ldr	r2, [r7, #4]
 800c770:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800c772:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800c774:	4293      	cmp	r3, r2
 800c776:	d119      	bne.n	800c7ac <HAL_PWREx_DisableLowRegulatorLowVoltage+0x514>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800c778:	68fb      	ldr	r3, [r7, #12]
 800c77a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800c77e:	687b      	ldr	r3, [r7, #4]
 800c780:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c782:	085b      	lsrs	r3, r3, #1
 800c784:	3b01      	subs	r3, #1
 800c786:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800c788:	429a      	cmp	r2, r3
 800c78a:	d10f      	bne.n	800c7ac <HAL_PWREx_DisableLowRegulatorLowVoltage+0x514>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800c78c:	68fb      	ldr	r3, [r7, #12]
 800c78e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800c792:	687b      	ldr	r3, [r7, #4]
 800c794:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c796:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800c798:	429a      	cmp	r2, r3
 800c79a:	d107      	bne.n	800c7ac <HAL_PWREx_DisableLowRegulatorLowVoltage+0x514>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800c79c:	68fb      	ldr	r3, [r7, #12]
 800c79e:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 800c7a2:	687b      	ldr	r3, [r7, #4]
 800c7a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c7a6:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800c7a8:	429a      	cmp	r2, r3
 800c7aa:	d001      	beq.n	800c7b0 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x518>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800c7ac:	2301      	movs	r3, #1
 800c7ae:	e000      	b.n	800c7b2 <HAL_PWREx_DisableLowRegulatorLowVoltage+0x51a>
        }
      }
    }
  }
  return HAL_OK;
 800c7b0:	2300      	movs	r3, #0
}
 800c7b2:	4618      	mov	r0, r3
 800c7b4:	3718      	adds	r7, #24
 800c7b6:	46bd      	mov	sp, r7
 800c7b8:	bd80      	pop	{r7, pc}
 800c7ba:	bf00      	nop
 800c7bc:	40023800 	.word	0x40023800

0800c7c0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800c7c0:	b580      	push	{r7, lr}
 800c7c2:	b084      	sub	sp, #16
 800c7c4:	af00      	add	r7, sp, #0
 800c7c6:	6078      	str	r0, [r7, #4]
 800c7c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800c7ca:	687b      	ldr	r3, [r7, #4]
 800c7cc:	2b00      	cmp	r3, #0
 800c7ce:	d101      	bne.n	800c7d4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800c7d0:	2301      	movs	r3, #1
 800c7d2:	e0cc      	b.n	800c96e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800c7d4:	4b68      	ldr	r3, [pc, #416]	@ (800c978 <HAL_RCC_ClockConfig+0x1b8>)
 800c7d6:	681b      	ldr	r3, [r3, #0]
 800c7d8:	f003 0307 	and.w	r3, r3, #7
 800c7dc:	683a      	ldr	r2, [r7, #0]
 800c7de:	429a      	cmp	r2, r3
 800c7e0:	d90c      	bls.n	800c7fc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c7e2:	4b65      	ldr	r3, [pc, #404]	@ (800c978 <HAL_RCC_ClockConfig+0x1b8>)
 800c7e4:	683a      	ldr	r2, [r7, #0]
 800c7e6:	b2d2      	uxtb	r2, r2
 800c7e8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800c7ea:	4b63      	ldr	r3, [pc, #396]	@ (800c978 <HAL_RCC_ClockConfig+0x1b8>)
 800c7ec:	681b      	ldr	r3, [r3, #0]
 800c7ee:	f003 0307 	and.w	r3, r3, #7
 800c7f2:	683a      	ldr	r2, [r7, #0]
 800c7f4:	429a      	cmp	r2, r3
 800c7f6:	d001      	beq.n	800c7fc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800c7f8:	2301      	movs	r3, #1
 800c7fa:	e0b8      	b.n	800c96e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800c7fc:	687b      	ldr	r3, [r7, #4]
 800c7fe:	681b      	ldr	r3, [r3, #0]
 800c800:	f003 0302 	and.w	r3, r3, #2
 800c804:	2b00      	cmp	r3, #0
 800c806:	d020      	beq.n	800c84a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800c808:	687b      	ldr	r3, [r7, #4]
 800c80a:	681b      	ldr	r3, [r3, #0]
 800c80c:	f003 0304 	and.w	r3, r3, #4
 800c810:	2b00      	cmp	r3, #0
 800c812:	d005      	beq.n	800c820 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800c814:	4b59      	ldr	r3, [pc, #356]	@ (800c97c <HAL_RCC_ClockConfig+0x1bc>)
 800c816:	689b      	ldr	r3, [r3, #8]
 800c818:	4a58      	ldr	r2, [pc, #352]	@ (800c97c <HAL_RCC_ClockConfig+0x1bc>)
 800c81a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800c81e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800c820:	687b      	ldr	r3, [r7, #4]
 800c822:	681b      	ldr	r3, [r3, #0]
 800c824:	f003 0308 	and.w	r3, r3, #8
 800c828:	2b00      	cmp	r3, #0
 800c82a:	d005      	beq.n	800c838 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800c82c:	4b53      	ldr	r3, [pc, #332]	@ (800c97c <HAL_RCC_ClockConfig+0x1bc>)
 800c82e:	689b      	ldr	r3, [r3, #8]
 800c830:	4a52      	ldr	r2, [pc, #328]	@ (800c97c <HAL_RCC_ClockConfig+0x1bc>)
 800c832:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800c836:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800c838:	4b50      	ldr	r3, [pc, #320]	@ (800c97c <HAL_RCC_ClockConfig+0x1bc>)
 800c83a:	689b      	ldr	r3, [r3, #8]
 800c83c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800c840:	687b      	ldr	r3, [r7, #4]
 800c842:	689b      	ldr	r3, [r3, #8]
 800c844:	494d      	ldr	r1, [pc, #308]	@ (800c97c <HAL_RCC_ClockConfig+0x1bc>)
 800c846:	4313      	orrs	r3, r2
 800c848:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800c84a:	687b      	ldr	r3, [r7, #4]
 800c84c:	681b      	ldr	r3, [r3, #0]
 800c84e:	f003 0301 	and.w	r3, r3, #1
 800c852:	2b00      	cmp	r3, #0
 800c854:	d044      	beq.n	800c8e0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800c856:	687b      	ldr	r3, [r7, #4]
 800c858:	685b      	ldr	r3, [r3, #4]
 800c85a:	2b01      	cmp	r3, #1
 800c85c:	d107      	bne.n	800c86e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800c85e:	4b47      	ldr	r3, [pc, #284]	@ (800c97c <HAL_RCC_ClockConfig+0x1bc>)
 800c860:	681b      	ldr	r3, [r3, #0]
 800c862:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c866:	2b00      	cmp	r3, #0
 800c868:	d119      	bne.n	800c89e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800c86a:	2301      	movs	r3, #1
 800c86c:	e07f      	b.n	800c96e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800c86e:	687b      	ldr	r3, [r7, #4]
 800c870:	685b      	ldr	r3, [r3, #4]
 800c872:	2b02      	cmp	r3, #2
 800c874:	d003      	beq.n	800c87e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800c876:	687b      	ldr	r3, [r7, #4]
 800c878:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800c87a:	2b03      	cmp	r3, #3
 800c87c:	d107      	bne.n	800c88e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800c87e:	4b3f      	ldr	r3, [pc, #252]	@ (800c97c <HAL_RCC_ClockConfig+0x1bc>)
 800c880:	681b      	ldr	r3, [r3, #0]
 800c882:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c886:	2b00      	cmp	r3, #0
 800c888:	d109      	bne.n	800c89e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800c88a:	2301      	movs	r3, #1
 800c88c:	e06f      	b.n	800c96e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800c88e:	4b3b      	ldr	r3, [pc, #236]	@ (800c97c <HAL_RCC_ClockConfig+0x1bc>)
 800c890:	681b      	ldr	r3, [r3, #0]
 800c892:	f003 0302 	and.w	r3, r3, #2
 800c896:	2b00      	cmp	r3, #0
 800c898:	d101      	bne.n	800c89e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800c89a:	2301      	movs	r3, #1
 800c89c:	e067      	b.n	800c96e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800c89e:	4b37      	ldr	r3, [pc, #220]	@ (800c97c <HAL_RCC_ClockConfig+0x1bc>)
 800c8a0:	689b      	ldr	r3, [r3, #8]
 800c8a2:	f023 0203 	bic.w	r2, r3, #3
 800c8a6:	687b      	ldr	r3, [r7, #4]
 800c8a8:	685b      	ldr	r3, [r3, #4]
 800c8aa:	4934      	ldr	r1, [pc, #208]	@ (800c97c <HAL_RCC_ClockConfig+0x1bc>)
 800c8ac:	4313      	orrs	r3, r2
 800c8ae:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800c8b0:	f7f5 fdaa 	bl	8002408 <HAL_GetTick>
 800c8b4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c8b6:	e00a      	b.n	800c8ce <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800c8b8:	f7f5 fda6 	bl	8002408 <HAL_GetTick>
 800c8bc:	4602      	mov	r2, r0
 800c8be:	68fb      	ldr	r3, [r7, #12]
 800c8c0:	1ad3      	subs	r3, r2, r3
 800c8c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c8c6:	4293      	cmp	r3, r2
 800c8c8:	d901      	bls.n	800c8ce <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800c8ca:	2303      	movs	r3, #3
 800c8cc:	e04f      	b.n	800c96e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c8ce:	4b2b      	ldr	r3, [pc, #172]	@ (800c97c <HAL_RCC_ClockConfig+0x1bc>)
 800c8d0:	689b      	ldr	r3, [r3, #8]
 800c8d2:	f003 020c 	and.w	r2, r3, #12
 800c8d6:	687b      	ldr	r3, [r7, #4]
 800c8d8:	685b      	ldr	r3, [r3, #4]
 800c8da:	009b      	lsls	r3, r3, #2
 800c8dc:	429a      	cmp	r2, r3
 800c8de:	d1eb      	bne.n	800c8b8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800c8e0:	4b25      	ldr	r3, [pc, #148]	@ (800c978 <HAL_RCC_ClockConfig+0x1b8>)
 800c8e2:	681b      	ldr	r3, [r3, #0]
 800c8e4:	f003 0307 	and.w	r3, r3, #7
 800c8e8:	683a      	ldr	r2, [r7, #0]
 800c8ea:	429a      	cmp	r2, r3
 800c8ec:	d20c      	bcs.n	800c908 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c8ee:	4b22      	ldr	r3, [pc, #136]	@ (800c978 <HAL_RCC_ClockConfig+0x1b8>)
 800c8f0:	683a      	ldr	r2, [r7, #0]
 800c8f2:	b2d2      	uxtb	r2, r2
 800c8f4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800c8f6:	4b20      	ldr	r3, [pc, #128]	@ (800c978 <HAL_RCC_ClockConfig+0x1b8>)
 800c8f8:	681b      	ldr	r3, [r3, #0]
 800c8fa:	f003 0307 	and.w	r3, r3, #7
 800c8fe:	683a      	ldr	r2, [r7, #0]
 800c900:	429a      	cmp	r2, r3
 800c902:	d001      	beq.n	800c908 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800c904:	2301      	movs	r3, #1
 800c906:	e032      	b.n	800c96e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800c908:	687b      	ldr	r3, [r7, #4]
 800c90a:	681b      	ldr	r3, [r3, #0]
 800c90c:	f003 0304 	and.w	r3, r3, #4
 800c910:	2b00      	cmp	r3, #0
 800c912:	d008      	beq.n	800c926 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800c914:	4b19      	ldr	r3, [pc, #100]	@ (800c97c <HAL_RCC_ClockConfig+0x1bc>)
 800c916:	689b      	ldr	r3, [r3, #8]
 800c918:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800c91c:	687b      	ldr	r3, [r7, #4]
 800c91e:	68db      	ldr	r3, [r3, #12]
 800c920:	4916      	ldr	r1, [pc, #88]	@ (800c97c <HAL_RCC_ClockConfig+0x1bc>)
 800c922:	4313      	orrs	r3, r2
 800c924:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800c926:	687b      	ldr	r3, [r7, #4]
 800c928:	681b      	ldr	r3, [r3, #0]
 800c92a:	f003 0308 	and.w	r3, r3, #8
 800c92e:	2b00      	cmp	r3, #0
 800c930:	d009      	beq.n	800c946 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800c932:	4b12      	ldr	r3, [pc, #72]	@ (800c97c <HAL_RCC_ClockConfig+0x1bc>)
 800c934:	689b      	ldr	r3, [r3, #8]
 800c936:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800c93a:	687b      	ldr	r3, [r7, #4]
 800c93c:	691b      	ldr	r3, [r3, #16]
 800c93e:	00db      	lsls	r3, r3, #3
 800c940:	490e      	ldr	r1, [pc, #56]	@ (800c97c <HAL_RCC_ClockConfig+0x1bc>)
 800c942:	4313      	orrs	r3, r2
 800c944:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800c946:	f000 f8a1 	bl	800ca8c <HAL_RCC_GetSysClockFreq>
 800c94a:	4602      	mov	r2, r0
 800c94c:	4b0b      	ldr	r3, [pc, #44]	@ (800c97c <HAL_RCC_ClockConfig+0x1bc>)
 800c94e:	689b      	ldr	r3, [r3, #8]
 800c950:	091b      	lsrs	r3, r3, #4
 800c952:	f003 030f 	and.w	r3, r3, #15
 800c956:	490a      	ldr	r1, [pc, #40]	@ (800c980 <HAL_RCC_ClockConfig+0x1c0>)
 800c958:	5ccb      	ldrb	r3, [r1, r3]
 800c95a:	fa22 f303 	lsr.w	r3, r2, r3
 800c95e:	4a09      	ldr	r2, [pc, #36]	@ (800c984 <HAL_RCC_ClockConfig+0x1c4>)
 800c960:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800c962:	4b09      	ldr	r3, [pc, #36]	@ (800c988 <HAL_RCC_ClockConfig+0x1c8>)
 800c964:	681b      	ldr	r3, [r3, #0]
 800c966:	4618      	mov	r0, r3
 800c968:	f7f5 fd0a 	bl	8002380 <HAL_InitTick>

  return HAL_OK;
 800c96c:	2300      	movs	r3, #0
}
 800c96e:	4618      	mov	r0, r3
 800c970:	3710      	adds	r7, #16
 800c972:	46bd      	mov	sp, r7
 800c974:	bd80      	pop	{r7, pc}
 800c976:	bf00      	nop
 800c978:	40023c00 	.word	0x40023c00
 800c97c:	40023800 	.word	0x40023800
 800c980:	080251f8 	.word	0x080251f8
 800c984:	20000008 	.word	0x20000008
 800c988:	2000000c 	.word	0x2000000c

0800c98c <HAL_RCC_MCOConfig>:
  * @note  For STM32F410Rx devices to output I2SCLK clock on MCO2 you should have
  *        at last one of the SPI clocks enabled (SPI1, SPI2 or SPI5).
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 800c98c:	b580      	push	{r7, lr}
 800c98e:	b08c      	sub	sp, #48	@ 0x30
 800c990:	af00      	add	r7, sp, #0
 800c992:	60f8      	str	r0, [r7, #12]
 800c994:	60b9      	str	r1, [r7, #8]
 800c996:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  /* RCC_MCO1 */
  if (RCC_MCOx == RCC_MCO1)
 800c998:	68fb      	ldr	r3, [r7, #12]
 800c99a:	2b00      	cmp	r3, #0
 800c99c:	d129      	bne.n	800c9f2 <HAL_RCC_MCOConfig+0x66>
  {
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

    /* MCO1 Clock Enable */
    __MCO1_CLK_ENABLE();
 800c99e:	2300      	movs	r3, #0
 800c9a0:	61bb      	str	r3, [r7, #24]
 800c9a2:	4b2b      	ldr	r3, [pc, #172]	@ (800ca50 <HAL_RCC_MCOConfig+0xc4>)
 800c9a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c9a6:	4a2a      	ldr	r2, [pc, #168]	@ (800ca50 <HAL_RCC_MCOConfig+0xc4>)
 800c9a8:	f043 0301 	orr.w	r3, r3, #1
 800c9ac:	6313      	str	r3, [r2, #48]	@ 0x30
 800c9ae:	4b28      	ldr	r3, [pc, #160]	@ (800ca50 <HAL_RCC_MCOConfig+0xc4>)
 800c9b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c9b2:	f003 0301 	and.w	r3, r3, #1
 800c9b6:	61bb      	str	r3, [r7, #24]
 800c9b8:	69bb      	ldr	r3, [r7, #24]

    /* Configure the MCO1 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO1_PIN;
 800c9ba:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800c9be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c9c0:	2302      	movs	r3, #2
 800c9c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c9c4:	2303      	movs	r3, #3
 800c9c6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c9c8:	2300      	movs	r3, #0
 800c9ca:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800c9cc:	2300      	movs	r3, #0
 800c9ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 800c9d0:	f107 031c 	add.w	r3, r7, #28
 800c9d4:	4619      	mov	r1, r3
 800c9d6:	481f      	ldr	r0, [pc, #124]	@ (800ca54 <HAL_RCC_MCOConfig+0xc8>)
 800c9d8:	f7fe fe7c 	bl	800b6d4 <HAL_GPIO_Init>

    /* Mask MCO1 and MCO1PRE[2:0] bits then Select MCO1 clock source and prescaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 800c9dc:	4b1c      	ldr	r3, [pc, #112]	@ (800ca50 <HAL_RCC_MCOConfig+0xc4>)
 800c9de:	689b      	ldr	r3, [r3, #8]
 800c9e0:	f023 62ec 	bic.w	r2, r3, #123731968	@ 0x7600000
 800c9e4:	68b9      	ldr	r1, [r7, #8]
 800c9e6:	687b      	ldr	r3, [r7, #4]
 800c9e8:	430b      	orrs	r3, r1
 800c9ea:	4919      	ldr	r1, [pc, #100]	@ (800ca50 <HAL_RCC_MCOConfig+0xc4>)
 800c9ec:	4313      	orrs	r3, r2
 800c9ee:	608b      	str	r3, [r1, #8]
#if defined(RCC_CFGR_MCO2EN)
    __HAL_RCC_MCO2_ENABLE();
#endif /* RCC_CFGR_MCO2EN */
  }
#endif /* RCC_CFGR_MCO2 */
}
 800c9f0:	e029      	b.n	800ca46 <HAL_RCC_MCOConfig+0xba>
    __MCO2_CLK_ENABLE();
 800c9f2:	2300      	movs	r3, #0
 800c9f4:	617b      	str	r3, [r7, #20]
 800c9f6:	4b16      	ldr	r3, [pc, #88]	@ (800ca50 <HAL_RCC_MCOConfig+0xc4>)
 800c9f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c9fa:	4a15      	ldr	r2, [pc, #84]	@ (800ca50 <HAL_RCC_MCOConfig+0xc4>)
 800c9fc:	f043 0304 	orr.w	r3, r3, #4
 800ca00:	6313      	str	r3, [r2, #48]	@ 0x30
 800ca02:	4b13      	ldr	r3, [pc, #76]	@ (800ca50 <HAL_RCC_MCOConfig+0xc4>)
 800ca04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ca06:	f003 0304 	and.w	r3, r3, #4
 800ca0a:	617b      	str	r3, [r7, #20]
 800ca0c:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = MCO2_PIN;
 800ca0e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800ca12:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ca14:	2302      	movs	r3, #2
 800ca16:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ca18:	2303      	movs	r3, #3
 800ca1a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ca1c:	2300      	movs	r3, #0
 800ca1e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800ca20:	2300      	movs	r3, #0
 800ca22:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 800ca24:	f107 031c 	add.w	r3, r7, #28
 800ca28:	4619      	mov	r1, r3
 800ca2a:	480b      	ldr	r0, [pc, #44]	@ (800ca58 <HAL_RCC_MCOConfig+0xcc>)
 800ca2c:	f7fe fe52 	bl	800b6d4 <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 3U)));
 800ca30:	4b07      	ldr	r3, [pc, #28]	@ (800ca50 <HAL_RCC_MCOConfig+0xc4>)
 800ca32:	689b      	ldr	r3, [r3, #8]
 800ca34:	f023 4278 	bic.w	r2, r3, #4160749568	@ 0xf8000000
 800ca38:	687b      	ldr	r3, [r7, #4]
 800ca3a:	00d9      	lsls	r1, r3, #3
 800ca3c:	68bb      	ldr	r3, [r7, #8]
 800ca3e:	430b      	orrs	r3, r1
 800ca40:	4903      	ldr	r1, [pc, #12]	@ (800ca50 <HAL_RCC_MCOConfig+0xc4>)
 800ca42:	4313      	orrs	r3, r2
 800ca44:	608b      	str	r3, [r1, #8]
}
 800ca46:	bf00      	nop
 800ca48:	3730      	adds	r7, #48	@ 0x30
 800ca4a:	46bd      	mov	sp, r7
 800ca4c:	bd80      	pop	{r7, pc}
 800ca4e:	bf00      	nop
 800ca50:	40023800 	.word	0x40023800
 800ca54:	40020000 	.word	0x40020000
 800ca58:	40020800 	.word	0x40020800

0800ca5c <HAL_RCC_EnableCSS>:
  *         allowing the MCU to perform rescue operations. The CSSI is linked to
  *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 800ca5c:	b480      	push	{r7}
 800ca5e:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 800ca60:	4b03      	ldr	r3, [pc, #12]	@ (800ca70 <HAL_RCC_EnableCSS+0x14>)
 800ca62:	2201      	movs	r2, #1
 800ca64:	601a      	str	r2, [r3, #0]
}
 800ca66:	bf00      	nop
 800ca68:	46bd      	mov	sp, r7
 800ca6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca6e:	4770      	bx	lr
 800ca70:	4247004c 	.word	0x4247004c

0800ca74 <HAL_RCC_DisableCSS>:
/**
  * @brief  Disables the Clock Security System.
  * @retval None
  */
void HAL_RCC_DisableCSS(void)
{
 800ca74:	b480      	push	{r7}
 800ca76:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)DISABLE;
 800ca78:	4b03      	ldr	r3, [pc, #12]	@ (800ca88 <HAL_RCC_DisableCSS+0x14>)
 800ca7a:	2200      	movs	r2, #0
 800ca7c:	601a      	str	r2, [r3, #0]
}
 800ca7e:	bf00      	nop
 800ca80:	46bd      	mov	sp, r7
 800ca82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca86:	4770      	bx	lr
 800ca88:	4247004c 	.word	0x4247004c

0800ca8c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800ca8c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800ca90:	b090      	sub	sp, #64	@ 0x40
 800ca92:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800ca94:	2300      	movs	r3, #0
 800ca96:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 800ca98:	2300      	movs	r3, #0
 800ca9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 800ca9c:	2300      	movs	r3, #0
 800ca9e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 800caa0:	2300      	movs	r3, #0
 800caa2:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800caa4:	4b59      	ldr	r3, [pc, #356]	@ (800cc0c <HAL_RCC_GetSysClockFreq+0x180>)
 800caa6:	689b      	ldr	r3, [r3, #8]
 800caa8:	f003 030c 	and.w	r3, r3, #12
 800caac:	2b08      	cmp	r3, #8
 800caae:	d00d      	beq.n	800cacc <HAL_RCC_GetSysClockFreq+0x40>
 800cab0:	2b08      	cmp	r3, #8
 800cab2:	f200 80a1 	bhi.w	800cbf8 <HAL_RCC_GetSysClockFreq+0x16c>
 800cab6:	2b00      	cmp	r3, #0
 800cab8:	d002      	beq.n	800cac0 <HAL_RCC_GetSysClockFreq+0x34>
 800caba:	2b04      	cmp	r3, #4
 800cabc:	d003      	beq.n	800cac6 <HAL_RCC_GetSysClockFreq+0x3a>
 800cabe:	e09b      	b.n	800cbf8 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800cac0:	4b53      	ldr	r3, [pc, #332]	@ (800cc10 <HAL_RCC_GetSysClockFreq+0x184>)
 800cac2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800cac4:	e09b      	b.n	800cbfe <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800cac6:	4b53      	ldr	r3, [pc, #332]	@ (800cc14 <HAL_RCC_GetSysClockFreq+0x188>)
 800cac8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800caca:	e098      	b.n	800cbfe <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800cacc:	4b4f      	ldr	r3, [pc, #316]	@ (800cc0c <HAL_RCC_GetSysClockFreq+0x180>)
 800cace:	685b      	ldr	r3, [r3, #4]
 800cad0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800cad4:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800cad6:	4b4d      	ldr	r3, [pc, #308]	@ (800cc0c <HAL_RCC_GetSysClockFreq+0x180>)
 800cad8:	685b      	ldr	r3, [r3, #4]
 800cada:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800cade:	2b00      	cmp	r3, #0
 800cae0:	d028      	beq.n	800cb34 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800cae2:	4b4a      	ldr	r3, [pc, #296]	@ (800cc0c <HAL_RCC_GetSysClockFreq+0x180>)
 800cae4:	685b      	ldr	r3, [r3, #4]
 800cae6:	099b      	lsrs	r3, r3, #6
 800cae8:	2200      	movs	r2, #0
 800caea:	623b      	str	r3, [r7, #32]
 800caec:	627a      	str	r2, [r7, #36]	@ 0x24
 800caee:	6a3b      	ldr	r3, [r7, #32]
 800caf0:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800caf4:	2100      	movs	r1, #0
 800caf6:	4b47      	ldr	r3, [pc, #284]	@ (800cc14 <HAL_RCC_GetSysClockFreq+0x188>)
 800caf8:	fb03 f201 	mul.w	r2, r3, r1
 800cafc:	2300      	movs	r3, #0
 800cafe:	fb00 f303 	mul.w	r3, r0, r3
 800cb02:	4413      	add	r3, r2
 800cb04:	4a43      	ldr	r2, [pc, #268]	@ (800cc14 <HAL_RCC_GetSysClockFreq+0x188>)
 800cb06:	fba0 1202 	umull	r1, r2, r0, r2
 800cb0a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800cb0c:	460a      	mov	r2, r1
 800cb0e:	62ba      	str	r2, [r7, #40]	@ 0x28
 800cb10:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800cb12:	4413      	add	r3, r2
 800cb14:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800cb16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cb18:	2200      	movs	r2, #0
 800cb1a:	61bb      	str	r3, [r7, #24]
 800cb1c:	61fa      	str	r2, [r7, #28]
 800cb1e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800cb22:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800cb26:	f7f4 f9e5 	bl	8000ef4 <__aeabi_uldivmod>
 800cb2a:	4602      	mov	r2, r0
 800cb2c:	460b      	mov	r3, r1
 800cb2e:	4613      	mov	r3, r2
 800cb30:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800cb32:	e053      	b.n	800cbdc <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800cb34:	4b35      	ldr	r3, [pc, #212]	@ (800cc0c <HAL_RCC_GetSysClockFreq+0x180>)
 800cb36:	685b      	ldr	r3, [r3, #4]
 800cb38:	099b      	lsrs	r3, r3, #6
 800cb3a:	2200      	movs	r2, #0
 800cb3c:	613b      	str	r3, [r7, #16]
 800cb3e:	617a      	str	r2, [r7, #20]
 800cb40:	693b      	ldr	r3, [r7, #16]
 800cb42:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800cb46:	f04f 0b00 	mov.w	fp, #0
 800cb4a:	4652      	mov	r2, sl
 800cb4c:	465b      	mov	r3, fp
 800cb4e:	f04f 0000 	mov.w	r0, #0
 800cb52:	f04f 0100 	mov.w	r1, #0
 800cb56:	0159      	lsls	r1, r3, #5
 800cb58:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800cb5c:	0150      	lsls	r0, r2, #5
 800cb5e:	4602      	mov	r2, r0
 800cb60:	460b      	mov	r3, r1
 800cb62:	ebb2 080a 	subs.w	r8, r2, sl
 800cb66:	eb63 090b 	sbc.w	r9, r3, fp
 800cb6a:	f04f 0200 	mov.w	r2, #0
 800cb6e:	f04f 0300 	mov.w	r3, #0
 800cb72:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800cb76:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800cb7a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800cb7e:	ebb2 0408 	subs.w	r4, r2, r8
 800cb82:	eb63 0509 	sbc.w	r5, r3, r9
 800cb86:	f04f 0200 	mov.w	r2, #0
 800cb8a:	f04f 0300 	mov.w	r3, #0
 800cb8e:	00eb      	lsls	r3, r5, #3
 800cb90:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800cb94:	00e2      	lsls	r2, r4, #3
 800cb96:	4614      	mov	r4, r2
 800cb98:	461d      	mov	r5, r3
 800cb9a:	eb14 030a 	adds.w	r3, r4, sl
 800cb9e:	603b      	str	r3, [r7, #0]
 800cba0:	eb45 030b 	adc.w	r3, r5, fp
 800cba4:	607b      	str	r3, [r7, #4]
 800cba6:	f04f 0200 	mov.w	r2, #0
 800cbaa:	f04f 0300 	mov.w	r3, #0
 800cbae:	e9d7 4500 	ldrd	r4, r5, [r7]
 800cbb2:	4629      	mov	r1, r5
 800cbb4:	028b      	lsls	r3, r1, #10
 800cbb6:	4621      	mov	r1, r4
 800cbb8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800cbbc:	4621      	mov	r1, r4
 800cbbe:	028a      	lsls	r2, r1, #10
 800cbc0:	4610      	mov	r0, r2
 800cbc2:	4619      	mov	r1, r3
 800cbc4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cbc6:	2200      	movs	r2, #0
 800cbc8:	60bb      	str	r3, [r7, #8]
 800cbca:	60fa      	str	r2, [r7, #12]
 800cbcc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800cbd0:	f7f4 f990 	bl	8000ef4 <__aeabi_uldivmod>
 800cbd4:	4602      	mov	r2, r0
 800cbd6:	460b      	mov	r3, r1
 800cbd8:	4613      	mov	r3, r2
 800cbda:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800cbdc:	4b0b      	ldr	r3, [pc, #44]	@ (800cc0c <HAL_RCC_GetSysClockFreq+0x180>)
 800cbde:	685b      	ldr	r3, [r3, #4]
 800cbe0:	0c1b      	lsrs	r3, r3, #16
 800cbe2:	f003 0303 	and.w	r3, r3, #3
 800cbe6:	3301      	adds	r3, #1
 800cbe8:	005b      	lsls	r3, r3, #1
 800cbea:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 800cbec:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800cbee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cbf0:	fbb2 f3f3 	udiv	r3, r2, r3
 800cbf4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800cbf6:	e002      	b.n	800cbfe <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800cbf8:	4b05      	ldr	r3, [pc, #20]	@ (800cc10 <HAL_RCC_GetSysClockFreq+0x184>)
 800cbfa:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800cbfc:	bf00      	nop
    }
  }
  return sysclockfreq;
 800cbfe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 800cc00:	4618      	mov	r0, r3
 800cc02:	3740      	adds	r7, #64	@ 0x40
 800cc04:	46bd      	mov	sp, r7
 800cc06:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800cc0a:	bf00      	nop
 800cc0c:	40023800 	.word	0x40023800
 800cc10:	00f42400 	.word	0x00f42400
 800cc14:	017d7840 	.word	0x017d7840

0800cc18 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800cc18:	b480      	push	{r7}
 800cc1a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800cc1c:	4b03      	ldr	r3, [pc, #12]	@ (800cc2c <HAL_RCC_GetHCLKFreq+0x14>)
 800cc1e:	681b      	ldr	r3, [r3, #0]
}
 800cc20:	4618      	mov	r0, r3
 800cc22:	46bd      	mov	sp, r7
 800cc24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc28:	4770      	bx	lr
 800cc2a:	bf00      	nop
 800cc2c:	20000008 	.word	0x20000008

0800cc30 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800cc30:	b580      	push	{r7, lr}
 800cc32:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800cc34:	f7ff fff0 	bl	800cc18 <HAL_RCC_GetHCLKFreq>
 800cc38:	4602      	mov	r2, r0
 800cc3a:	4b05      	ldr	r3, [pc, #20]	@ (800cc50 <HAL_RCC_GetPCLK1Freq+0x20>)
 800cc3c:	689b      	ldr	r3, [r3, #8]
 800cc3e:	0a9b      	lsrs	r3, r3, #10
 800cc40:	f003 0307 	and.w	r3, r3, #7
 800cc44:	4903      	ldr	r1, [pc, #12]	@ (800cc54 <HAL_RCC_GetPCLK1Freq+0x24>)
 800cc46:	5ccb      	ldrb	r3, [r1, r3]
 800cc48:	fa22 f303 	lsr.w	r3, r2, r3
}
 800cc4c:	4618      	mov	r0, r3
 800cc4e:	bd80      	pop	{r7, pc}
 800cc50:	40023800 	.word	0x40023800
 800cc54:	08025208 	.word	0x08025208

0800cc58 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800cc58:	b580      	push	{r7, lr}
 800cc5a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800cc5c:	f7ff ffdc 	bl	800cc18 <HAL_RCC_GetHCLKFreq>
 800cc60:	4602      	mov	r2, r0
 800cc62:	4b05      	ldr	r3, [pc, #20]	@ (800cc78 <HAL_RCC_GetPCLK2Freq+0x20>)
 800cc64:	689b      	ldr	r3, [r3, #8]
 800cc66:	0b5b      	lsrs	r3, r3, #13
 800cc68:	f003 0307 	and.w	r3, r3, #7
 800cc6c:	4903      	ldr	r1, [pc, #12]	@ (800cc7c <HAL_RCC_GetPCLK2Freq+0x24>)
 800cc6e:	5ccb      	ldrb	r3, [r1, r3]
 800cc70:	fa22 f303 	lsr.w	r3, r2, r3
}
 800cc74:	4618      	mov	r0, r3
 800cc76:	bd80      	pop	{r7, pc}
 800cc78:	40023800 	.word	0x40023800
 800cc7c:	08025208 	.word	0x08025208
  * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that
  * will be configured.
  * @retval None
  */
__weak void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800cc80:	b480      	push	{r7}
 800cc82:	b083      	sub	sp, #12
 800cc84:	af00      	add	r7, sp, #0
 800cc86:	6078      	str	r0, [r7, #4]
  /* Set all possible values for the Oscillator type parameter ---------------*/
  RCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI | RCC_OSCILLATORTYPE_LSE | RCC_OSCILLATORTYPE_LSI;
 800cc88:	687b      	ldr	r3, [r7, #4]
 800cc8a:	220f      	movs	r2, #15
 800cc8c:	601a      	str	r2, [r3, #0]

  /* Get the HSE configuration -----------------------------------------------*/
  if ((RCC->CR & RCC_CR_HSEBYP) == RCC_CR_HSEBYP)
 800cc8e:	4b45      	ldr	r3, [pc, #276]	@ (800cda4 <HAL_RCC_GetPCLK2Freq+0x14c>)
 800cc90:	681b      	ldr	r3, [r3, #0]
 800cc92:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800cc96:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800cc9a:	d104      	bne.n	800cca6 <HAL_RCC_GetPCLK2Freq+0x4e>
  {
    RCC_OscInitStruct->HSEState = RCC_HSE_BYPASS;
 800cc9c:	687b      	ldr	r3, [r7, #4]
 800cc9e:	f44f 22a0 	mov.w	r2, #327680	@ 0x50000
 800cca2:	605a      	str	r2, [r3, #4]
 800cca4:	e00e      	b.n	800ccc4 <HAL_RCC_GetPCLK2Freq+0x6c>
  }
  else if ((RCC->CR & RCC_CR_HSEON) == RCC_CR_HSEON)
 800cca6:	4b3f      	ldr	r3, [pc, #252]	@ (800cda4 <HAL_RCC_GetPCLK2Freq+0x14c>)
 800cca8:	681b      	ldr	r3, [r3, #0]
 800ccaa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800ccae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ccb2:	d104      	bne.n	800ccbe <HAL_RCC_GetPCLK2Freq+0x66>
  {
    RCC_OscInitStruct->HSEState = RCC_HSE_ON;
 800ccb4:	687b      	ldr	r3, [r7, #4]
 800ccb6:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800ccba:	605a      	str	r2, [r3, #4]
 800ccbc:	e002      	b.n	800ccc4 <HAL_RCC_GetPCLK2Freq+0x6c>
  }
  else
  {
    RCC_OscInitStruct->HSEState = RCC_HSE_OFF;
 800ccbe:	687b      	ldr	r3, [r7, #4]
 800ccc0:	2200      	movs	r2, #0
 800ccc2:	605a      	str	r2, [r3, #4]
  }

  /* Get the HSI configuration -----------------------------------------------*/
  if ((RCC->CR & RCC_CR_HSION) == RCC_CR_HSION)
 800ccc4:	4b37      	ldr	r3, [pc, #220]	@ (800cda4 <HAL_RCC_GetPCLK2Freq+0x14c>)
 800ccc6:	681b      	ldr	r3, [r3, #0]
 800ccc8:	f003 0301 	and.w	r3, r3, #1
 800cccc:	2b01      	cmp	r3, #1
 800ccce:	d103      	bne.n	800ccd8 <HAL_RCC_GetPCLK2Freq+0x80>
  {
    RCC_OscInitStruct->HSIState = RCC_HSI_ON;
 800ccd0:	687b      	ldr	r3, [r7, #4]
 800ccd2:	2201      	movs	r2, #1
 800ccd4:	60da      	str	r2, [r3, #12]
 800ccd6:	e002      	b.n	800ccde <HAL_RCC_GetPCLK2Freq+0x86>
  }
  else
  {
    RCC_OscInitStruct->HSIState = RCC_HSI_OFF;
 800ccd8:	687b      	ldr	r3, [r7, #4]
 800ccda:	2200      	movs	r2, #0
 800ccdc:	60da      	str	r2, [r3, #12]
  }

  RCC_OscInitStruct->HSICalibrationValue = (uint32_t)((RCC->CR & RCC_CR_HSITRIM) >> RCC_CR_HSITRIM_Pos);
 800ccde:	4b31      	ldr	r3, [pc, #196]	@ (800cda4 <HAL_RCC_GetPCLK2Freq+0x14c>)
 800cce0:	681b      	ldr	r3, [r3, #0]
 800cce2:	08db      	lsrs	r3, r3, #3
 800cce4:	f003 021f 	and.w	r2, r3, #31
 800cce8:	687b      	ldr	r3, [r7, #4]
 800ccea:	611a      	str	r2, [r3, #16]

  /* Get the LSE configuration -----------------------------------------------*/
  if ((RCC->BDCR & RCC_BDCR_LSEBYP) == RCC_BDCR_LSEBYP)
 800ccec:	4b2d      	ldr	r3, [pc, #180]	@ (800cda4 <HAL_RCC_GetPCLK2Freq+0x14c>)
 800ccee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ccf0:	f003 0304 	and.w	r3, r3, #4
 800ccf4:	2b04      	cmp	r3, #4
 800ccf6:	d103      	bne.n	800cd00 <HAL_RCC_GetPCLK2Freq+0xa8>
  {
    RCC_OscInitStruct->LSEState = RCC_LSE_BYPASS;
 800ccf8:	687b      	ldr	r3, [r7, #4]
 800ccfa:	2205      	movs	r2, #5
 800ccfc:	609a      	str	r2, [r3, #8]
 800ccfe:	e00c      	b.n	800cd1a <HAL_RCC_GetPCLK2Freq+0xc2>
  }
  else if ((RCC->BDCR & RCC_BDCR_LSEON) == RCC_BDCR_LSEON)
 800cd00:	4b28      	ldr	r3, [pc, #160]	@ (800cda4 <HAL_RCC_GetPCLK2Freq+0x14c>)
 800cd02:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800cd04:	f003 0301 	and.w	r3, r3, #1
 800cd08:	2b01      	cmp	r3, #1
 800cd0a:	d103      	bne.n	800cd14 <HAL_RCC_GetPCLK2Freq+0xbc>
  {
    RCC_OscInitStruct->LSEState = RCC_LSE_ON;
 800cd0c:	687b      	ldr	r3, [r7, #4]
 800cd0e:	2201      	movs	r2, #1
 800cd10:	609a      	str	r2, [r3, #8]
 800cd12:	e002      	b.n	800cd1a <HAL_RCC_GetPCLK2Freq+0xc2>
  }
  else
  {
    RCC_OscInitStruct->LSEState = RCC_LSE_OFF;
 800cd14:	687b      	ldr	r3, [r7, #4]
 800cd16:	2200      	movs	r2, #0
 800cd18:	609a      	str	r2, [r3, #8]
  }

  /* Get the LSI configuration -----------------------------------------------*/
  if ((RCC->CSR & RCC_CSR_LSION) == RCC_CSR_LSION)
 800cd1a:	4b22      	ldr	r3, [pc, #136]	@ (800cda4 <HAL_RCC_GetPCLK2Freq+0x14c>)
 800cd1c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cd1e:	f003 0301 	and.w	r3, r3, #1
 800cd22:	2b01      	cmp	r3, #1
 800cd24:	d103      	bne.n	800cd2e <HAL_RCC_GetPCLK2Freq+0xd6>
  {
    RCC_OscInitStruct->LSIState = RCC_LSI_ON;
 800cd26:	687b      	ldr	r3, [r7, #4]
 800cd28:	2201      	movs	r2, #1
 800cd2a:	615a      	str	r2, [r3, #20]
 800cd2c:	e002      	b.n	800cd34 <HAL_RCC_GetPCLK2Freq+0xdc>
  }
  else
  {
    RCC_OscInitStruct->LSIState = RCC_LSI_OFF;
 800cd2e:	687b      	ldr	r3, [r7, #4]
 800cd30:	2200      	movs	r2, #0
 800cd32:	615a      	str	r2, [r3, #20]
  }

  /* Get the PLL configuration -----------------------------------------------*/
  if ((RCC->CR & RCC_CR_PLLON) == RCC_CR_PLLON)
 800cd34:	4b1b      	ldr	r3, [pc, #108]	@ (800cda4 <HAL_RCC_GetPCLK2Freq+0x14c>)
 800cd36:	681b      	ldr	r3, [r3, #0]
 800cd38:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800cd3c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800cd40:	d103      	bne.n	800cd4a <HAL_RCC_GetPCLK2Freq+0xf2>
  {
    RCC_OscInitStruct->PLL.PLLState = RCC_PLL_ON;
 800cd42:	687b      	ldr	r3, [r7, #4]
 800cd44:	2202      	movs	r2, #2
 800cd46:	619a      	str	r2, [r3, #24]
 800cd48:	e002      	b.n	800cd50 <HAL_RCC_GetPCLK2Freq+0xf8>
  }
  else
  {
    RCC_OscInitStruct->PLL.PLLState = RCC_PLL_OFF;
 800cd4a:	687b      	ldr	r3, [r7, #4]
 800cd4c:	2201      	movs	r2, #1
 800cd4e:	619a      	str	r2, [r3, #24]
  }
  RCC_OscInitStruct->PLL.PLLSource = (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800cd50:	4b14      	ldr	r3, [pc, #80]	@ (800cda4 <HAL_RCC_GetPCLK2Freq+0x14c>)
 800cd52:	685b      	ldr	r3, [r3, #4]
 800cd54:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800cd58:	687b      	ldr	r3, [r7, #4]
 800cd5a:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct->PLL.PLLM = (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM);
 800cd5c:	4b11      	ldr	r3, [pc, #68]	@ (800cda4 <HAL_RCC_GetPCLK2Freq+0x14c>)
 800cd5e:	685b      	ldr	r3, [r3, #4]
 800cd60:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800cd64:	687b      	ldr	r3, [r7, #4]
 800cd66:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct->PLL.PLLN = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800cd68:	4b0e      	ldr	r3, [pc, #56]	@ (800cda4 <HAL_RCC_GetPCLK2Freq+0x14c>)
 800cd6a:	685b      	ldr	r3, [r3, #4]
 800cd6c:	099b      	lsrs	r3, r3, #6
 800cd6e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800cd72:	687b      	ldr	r3, [r7, #4]
 800cd74:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct->PLL.PLLP = (uint32_t)((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) + RCC_PLLCFGR_PLLP_0) << 1U) >> RCC_PLLCFGR_PLLP_Pos);
 800cd76:	4b0b      	ldr	r3, [pc, #44]	@ (800cda4 <HAL_RCC_GetPCLK2Freq+0x14c>)
 800cd78:	685b      	ldr	r3, [r3, #4]
 800cd7a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800cd7e:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 800cd82:	005b      	lsls	r3, r3, #1
 800cd84:	0c1a      	lsrs	r2, r3, #16
 800cd86:	687b      	ldr	r3, [r7, #4]
 800cd88:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct->PLL.PLLQ = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos);
 800cd8a:	4b06      	ldr	r3, [pc, #24]	@ (800cda4 <HAL_RCC_GetPCLK2Freq+0x14c>)
 800cd8c:	685b      	ldr	r3, [r3, #4]
 800cd8e:	0e1b      	lsrs	r3, r3, #24
 800cd90:	f003 020f 	and.w	r2, r3, #15
 800cd94:	687b      	ldr	r3, [r7, #4]
 800cd96:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 800cd98:	bf00      	nop
 800cd9a:	370c      	adds	r7, #12
 800cd9c:	46bd      	mov	sp, r7
 800cd9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cda2:	4770      	bx	lr
 800cda4:	40023800 	.word	0x40023800

0800cda8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800cda8:	b480      	push	{r7}
 800cdaa:	b083      	sub	sp, #12
 800cdac:	af00      	add	r7, sp, #0
 800cdae:	6078      	str	r0, [r7, #4]
 800cdb0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800cdb2:	687b      	ldr	r3, [r7, #4]
 800cdb4:	220f      	movs	r2, #15
 800cdb6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800cdb8:	4b12      	ldr	r3, [pc, #72]	@ (800ce04 <HAL_RCC_GetClockConfig+0x5c>)
 800cdba:	689b      	ldr	r3, [r3, #8]
 800cdbc:	f003 0203 	and.w	r2, r3, #3
 800cdc0:	687b      	ldr	r3, [r7, #4]
 800cdc2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800cdc4:	4b0f      	ldr	r3, [pc, #60]	@ (800ce04 <HAL_RCC_GetClockConfig+0x5c>)
 800cdc6:	689b      	ldr	r3, [r3, #8]
 800cdc8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800cdcc:	687b      	ldr	r3, [r7, #4]
 800cdce:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800cdd0:	4b0c      	ldr	r3, [pc, #48]	@ (800ce04 <HAL_RCC_GetClockConfig+0x5c>)
 800cdd2:	689b      	ldr	r3, [r3, #8]
 800cdd4:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800cdd8:	687b      	ldr	r3, [r7, #4]
 800cdda:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800cddc:	4b09      	ldr	r3, [pc, #36]	@ (800ce04 <HAL_RCC_GetClockConfig+0x5c>)
 800cdde:	689b      	ldr	r3, [r3, #8]
 800cde0:	08db      	lsrs	r3, r3, #3
 800cde2:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800cde6:	687b      	ldr	r3, [r7, #4]
 800cde8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800cdea:	4b07      	ldr	r3, [pc, #28]	@ (800ce08 <HAL_RCC_GetClockConfig+0x60>)
 800cdec:	681b      	ldr	r3, [r3, #0]
 800cdee:	f003 0207 	and.w	r2, r3, #7
 800cdf2:	683b      	ldr	r3, [r7, #0]
 800cdf4:	601a      	str	r2, [r3, #0]
}
 800cdf6:	bf00      	nop
 800cdf8:	370c      	adds	r7, #12
 800cdfa:	46bd      	mov	sp, r7
 800cdfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce00:	4770      	bx	lr
 800ce02:	bf00      	nop
 800ce04:	40023800 	.word	0x40023800
 800ce08:	40023c00 	.word	0x40023c00

0800ce0c <HAL_RCC_NMI_IRQHandler>:
  * @brief This function handles the RCC CSS interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 800ce0c:	b580      	push	{r7, lr}
 800ce0e:	af00      	add	r7, sp, #0
  /* Check RCC CSSF flag  */
  if (__HAL_RCC_GET_IT(RCC_IT_CSS))
 800ce10:	4b06      	ldr	r3, [pc, #24]	@ (800ce2c <HAL_RCC_NMI_IRQHandler+0x20>)
 800ce12:	68db      	ldr	r3, [r3, #12]
 800ce14:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ce18:	2b80      	cmp	r3, #128	@ 0x80
 800ce1a:	d104      	bne.n	800ce26 <HAL_RCC_NMI_IRQHandler+0x1a>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 800ce1c:	f000 f80a 	bl	800ce34 <HAL_RCC_CSSCallback>

    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 800ce20:	4b03      	ldr	r3, [pc, #12]	@ (800ce30 <HAL_RCC_NMI_IRQHandler+0x24>)
 800ce22:	2280      	movs	r2, #128	@ 0x80
 800ce24:	701a      	strb	r2, [r3, #0]
  }
}
 800ce26:	bf00      	nop
 800ce28:	bd80      	pop	{r7, pc}
 800ce2a:	bf00      	nop
 800ce2c:	40023800 	.word	0x40023800
 800ce30:	4002380e 	.word	0x4002380e

0800ce34 <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback
  * @retval None
  */
__weak void HAL_RCC_CSSCallback(void)
{
 800ce34:	b480      	push	{r7}
 800ce36:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RCC_CSSCallback could be implemented in the user file
   */
}
 800ce38:	bf00      	nop
 800ce3a:	46bd      	mov	sp, r7
 800ce3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce40:	4770      	bx	lr
	...

0800ce44 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800ce44:	b580      	push	{r7, lr}
 800ce46:	b086      	sub	sp, #24
 800ce48:	af00      	add	r7, sp, #0
 800ce4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800ce4c:	2300      	movs	r3, #0
 800ce4e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0U;
 800ce50:	2300      	movs	r3, #0
 800ce52:	60fb      	str	r3, [r7, #12]
#if defined(STM32F413xx) || defined(STM32F423xx)
  uint32_t plli2sq = 0U;
#endif /* STM32F413xx || STM32F423xx */
  uint32_t plli2sused = 0U;
 800ce54:	2300      	movs	r3, #0
 800ce56:	617b      	str	r3, [r7, #20]

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S APB1 configuration ---------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 800ce58:	687b      	ldr	r3, [r7, #4]
 800ce5a:	681b      	ldr	r3, [r3, #0]
 800ce5c:	f003 0301 	and.w	r3, r3, #1
 800ce60:	2b00      	cmp	r3, #0
 800ce62:	d010      	beq.n	800ce86 <HAL_RCCEx_PeriphCLKConfig+0x42>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 800ce64:	4b87      	ldr	r3, [pc, #540]	@ (800d084 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800ce66:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ce6a:	f023 62c0 	bic.w	r2, r3, #100663296	@ 0x6000000
 800ce6e:	687b      	ldr	r3, [r7, #4]
 800ce70:	695b      	ldr	r3, [r3, #20]
 800ce72:	4984      	ldr	r1, [pc, #528]	@ (800d084 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800ce74:	4313      	orrs	r3, r2
 800ce76:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 800ce7a:	687b      	ldr	r3, [r7, #4]
 800ce7c:	695b      	ldr	r3, [r3, #20]
 800ce7e:	2b00      	cmp	r3, #0
 800ce80:	d101      	bne.n	800ce86 <HAL_RCCEx_PeriphCLKConfig+0x42>
    {
      plli2sused = 1U;
 800ce82:	2301      	movs	r3, #1
 800ce84:	617b      	str	r3, [r7, #20]
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------------- I2S APB2 configuration ---------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 800ce86:	687b      	ldr	r3, [r7, #4]
 800ce88:	681b      	ldr	r3, [r3, #0]
 800ce8a:	f003 0302 	and.w	r3, r3, #2
 800ce8e:	2b00      	cmp	r3, #0
 800ce90:	d010      	beq.n	800ceb4 <HAL_RCCEx_PeriphCLKConfig+0x70>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 800ce92:	4b7c      	ldr	r3, [pc, #496]	@ (800d084 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800ce94:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ce98:	f023 52c0 	bic.w	r2, r3, #402653184	@ 0x18000000
 800ce9c:	687b      	ldr	r3, [r7, #4]
 800ce9e:	699b      	ldr	r3, [r3, #24]
 800cea0:	4978      	ldr	r1, [pc, #480]	@ (800d084 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800cea2:	4313      	orrs	r3, r2
 800cea4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 800cea8:	687b      	ldr	r3, [r7, #4]
 800ceaa:	699b      	ldr	r3, [r3, #24]
 800ceac:	2b00      	cmp	r3, #0
 800ceae:	d101      	bne.n	800ceb4 <HAL_RCCEx_PeriphCLKConfig+0x70>
    {
      plli2sused = 1U;
 800ceb0:	2301      	movs	r3, #1
 800ceb2:	617b      	str	r3, [r7, #20]
  }
  /*--------------------------------------------------------------------------*/
#endif /* STM32F413xx || STM32F423xx */

  /*------------------------------------ RTC configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800ceb4:	687b      	ldr	r3, [r7, #4]
 800ceb6:	681b      	ldr	r3, [r3, #0]
 800ceb8:	f003 0308 	and.w	r3, r3, #8
 800cebc:	2b00      	cmp	r3, #0
 800cebe:	f000 8083 	beq.w	800cfc8 <HAL_RCCEx_PeriphCLKConfig+0x184>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800cec2:	2300      	movs	r3, #0
 800cec4:	60bb      	str	r3, [r7, #8]
 800cec6:	4b6f      	ldr	r3, [pc, #444]	@ (800d084 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800cec8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ceca:	4a6e      	ldr	r2, [pc, #440]	@ (800d084 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800cecc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ced0:	6413      	str	r3, [r2, #64]	@ 0x40
 800ced2:	4b6c      	ldr	r3, [pc, #432]	@ (800d084 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800ced4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ced6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ceda:	60bb      	str	r3, [r7, #8]
 800cedc:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800cede:	4b6a      	ldr	r3, [pc, #424]	@ (800d088 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 800cee0:	681b      	ldr	r3, [r3, #0]
 800cee2:	4a69      	ldr	r2, [pc, #420]	@ (800d088 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 800cee4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800cee8:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800ceea:	f7f5 fa8d 	bl	8002408 <HAL_GetTick>
 800ceee:	6138      	str	r0, [r7, #16]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 800cef0:	e008      	b.n	800cf04 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800cef2:	f7f5 fa89 	bl	8002408 <HAL_GetTick>
 800cef6:	4602      	mov	r2, r0
 800cef8:	693b      	ldr	r3, [r7, #16]
 800cefa:	1ad3      	subs	r3, r2, r3
 800cefc:	2b02      	cmp	r3, #2
 800cefe:	d901      	bls.n	800cf04 <HAL_RCCEx_PeriphCLKConfig+0xc0>
      {
        return HAL_TIMEOUT;
 800cf00:	2303      	movs	r3, #3
 800cf02:	e162      	b.n	800d1ca <HAL_RCCEx_PeriphCLKConfig+0x386>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 800cf04:	4b60      	ldr	r3, [pc, #384]	@ (800d088 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 800cf06:	681b      	ldr	r3, [r3, #0]
 800cf08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800cf0c:	2b00      	cmp	r3, #0
 800cf0e:	d0f0      	beq.n	800cef2 <HAL_RCCEx_PeriphCLKConfig+0xae>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800cf10:	4b5c      	ldr	r3, [pc, #368]	@ (800d084 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800cf12:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800cf14:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800cf18:	60fb      	str	r3, [r7, #12]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800cf1a:	68fb      	ldr	r3, [r7, #12]
 800cf1c:	2b00      	cmp	r3, #0
 800cf1e:	d02f      	beq.n	800cf80 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800cf20:	687b      	ldr	r3, [r7, #4]
 800cf22:	69db      	ldr	r3, [r3, #28]
 800cf24:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800cf28:	68fa      	ldr	r2, [r7, #12]
 800cf2a:	429a      	cmp	r2, r3
 800cf2c:	d028      	beq.n	800cf80 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800cf2e:	4b55      	ldr	r3, [pc, #340]	@ (800d084 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800cf30:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800cf32:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800cf36:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800cf38:	4b54      	ldr	r3, [pc, #336]	@ (800d08c <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800cf3a:	2201      	movs	r2, #1
 800cf3c:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800cf3e:	4b53      	ldr	r3, [pc, #332]	@ (800d08c <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800cf40:	2200      	movs	r2, #0
 800cf42:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800cf44:	4a4f      	ldr	r2, [pc, #316]	@ (800d084 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800cf46:	68fb      	ldr	r3, [r7, #12]
 800cf48:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800cf4a:	4b4e      	ldr	r3, [pc, #312]	@ (800d084 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800cf4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800cf4e:	f003 0301 	and.w	r3, r3, #1
 800cf52:	2b01      	cmp	r3, #1
 800cf54:	d114      	bne.n	800cf80 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800cf56:	f7f5 fa57 	bl	8002408 <HAL_GetTick>
 800cf5a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800cf5c:	e00a      	b.n	800cf74 <HAL_RCCEx_PeriphCLKConfig+0x130>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800cf5e:	f7f5 fa53 	bl	8002408 <HAL_GetTick>
 800cf62:	4602      	mov	r2, r0
 800cf64:	693b      	ldr	r3, [r7, #16]
 800cf66:	1ad3      	subs	r3, r2, r3
 800cf68:	f241 3288 	movw	r2, #5000	@ 0x1388
 800cf6c:	4293      	cmp	r3, r2
 800cf6e:	d901      	bls.n	800cf74 <HAL_RCCEx_PeriphCLKConfig+0x130>
          {
            return HAL_TIMEOUT;
 800cf70:	2303      	movs	r3, #3
 800cf72:	e12a      	b.n	800d1ca <HAL_RCCEx_PeriphCLKConfig+0x386>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800cf74:	4b43      	ldr	r3, [pc, #268]	@ (800d084 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800cf76:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800cf78:	f003 0302 	and.w	r3, r3, #2
 800cf7c:	2b00      	cmp	r3, #0
 800cf7e:	d0ee      	beq.n	800cf5e <HAL_RCCEx_PeriphCLKConfig+0x11a>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800cf80:	687b      	ldr	r3, [r7, #4]
 800cf82:	69db      	ldr	r3, [r3, #28]
 800cf84:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800cf88:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800cf8c:	d10d      	bne.n	800cfaa <HAL_RCCEx_PeriphCLKConfig+0x166>
 800cf8e:	4b3d      	ldr	r3, [pc, #244]	@ (800d084 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800cf90:	689b      	ldr	r3, [r3, #8]
 800cf92:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800cf96:	687b      	ldr	r3, [r7, #4]
 800cf98:	69db      	ldr	r3, [r3, #28]
 800cf9a:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800cf9e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800cfa2:	4938      	ldr	r1, [pc, #224]	@ (800d084 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800cfa4:	4313      	orrs	r3, r2
 800cfa6:	608b      	str	r3, [r1, #8]
 800cfa8:	e005      	b.n	800cfb6 <HAL_RCCEx_PeriphCLKConfig+0x172>
 800cfaa:	4b36      	ldr	r3, [pc, #216]	@ (800d084 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800cfac:	689b      	ldr	r3, [r3, #8]
 800cfae:	4a35      	ldr	r2, [pc, #212]	@ (800d084 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800cfb0:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 800cfb4:	6093      	str	r3, [r2, #8]
 800cfb6:	4b33      	ldr	r3, [pc, #204]	@ (800d084 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800cfb8:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800cfba:	687b      	ldr	r3, [r7, #4]
 800cfbc:	69db      	ldr	r3, [r3, #28]
 800cfbe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800cfc2:	4930      	ldr	r1, [pc, #192]	@ (800d084 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800cfc4:	4313      	orrs	r3, r2
 800cfc6:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------ TIM configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800cfc8:	687b      	ldr	r3, [r7, #4]
 800cfca:	681b      	ldr	r3, [r3, #0]
 800cfcc:	f003 0304 	and.w	r3, r3, #4
 800cfd0:	2b00      	cmp	r3, #0
 800cfd2:	d004      	beq.n	800cfde <HAL_RCCEx_PeriphCLKConfig+0x19a>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800cfd4:	687b      	ldr	r3, [r7, #4]
 800cfd6:	f893 2038 	ldrb.w	r2, [r3, #56]	@ 0x38
 800cfda:	4b2d      	ldr	r3, [pc, #180]	@ (800d090 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 800cfdc:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------- FMPI2C1 Configuration --------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 800cfde:	687b      	ldr	r3, [r7, #4]
 800cfe0:	681b      	ldr	r3, [r3, #0]
 800cfe2:	f003 0310 	and.w	r3, r3, #16
 800cfe6:	2b00      	cmp	r3, #0
 800cfe8:	d00a      	beq.n	800d000 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 800cfea:	4b26      	ldr	r3, [pc, #152]	@ (800d084 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800cfec:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800cff0:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800cff4:	687b      	ldr	r3, [r7, #4]
 800cff6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cff8:	4922      	ldr	r1, [pc, #136]	@ (800d084 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800cffa:	4313      	orrs	r3, r2
 800cffc:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------- CLK48 Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800d000:	687b      	ldr	r3, [r7, #4]
 800d002:	681b      	ldr	r3, [r3, #0]
 800d004:	f003 0320 	and.w	r3, r3, #32
 800d008:	2b00      	cmp	r3, #0
 800d00a:	d011      	beq.n	800d030 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800d00c:	4b1d      	ldr	r3, [pc, #116]	@ (800d084 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800d00e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d012:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 800d016:	687b      	ldr	r3, [r7, #4]
 800d018:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d01a:	491a      	ldr	r1, [pc, #104]	@ (800d084 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800d01c:	4313      	orrs	r3, r2
 800d01e:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94

    /* Enable the PLLI2S when it's used as clock source for CLK48 */
    if (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)
 800d022:	687b      	ldr	r3, [r7, #4]
 800d024:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d026:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800d02a:	d101      	bne.n	800d030 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
    {
      plli2sused = 1U;
 800d02c:	2301      	movs	r3, #1
 800d02e:	617b      	str	r3, [r7, #20]
    }
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------- SDIO Configuration -----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 800d030:	687b      	ldr	r3, [r7, #4]
 800d032:	681b      	ldr	r3, [r3, #0]
 800d034:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d038:	2b00      	cmp	r3, #0
 800d03a:	d00a      	beq.n	800d052 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 800d03c:	4b11      	ldr	r3, [pc, #68]	@ (800d084 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800d03e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d042:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800d046:	687b      	ldr	r3, [r7, #4]
 800d048:	6a1b      	ldr	r3, [r3, #32]
 800d04a:	490e      	ldr	r1, [pc, #56]	@ (800d084 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800d04c:	4313      	orrs	r3, r2
 800d04e:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  /*--------------------------------------------------------------------------*/

  /*-------------------------------------- PLLI2S Configuration --------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : I2S on APB1 or
     I2S on APB2*/
  if ((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 800d052:	697b      	ldr	r3, [r7, #20]
 800d054:	2b01      	cmp	r3, #1
 800d056:	d004      	beq.n	800d062 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 800d058:	687b      	ldr	r3, [r7, #4]
 800d05a:	681b      	ldr	r3, [r3, #0]
 800d05c:	2b80      	cmp	r3, #128	@ 0x80
 800d05e:	f040 8091 	bne.w	800d184 <HAL_RCCEx_PeriphCLKConfig+0x340>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800d062:	4b0c      	ldr	r3, [pc, #48]	@ (800d094 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 800d064:	2200      	movs	r2, #0
 800d066:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800d068:	f7f5 f9ce 	bl	8002408 <HAL_GetTick>
 800d06c:	6138      	str	r0, [r7, #16]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800d06e:	e013      	b.n	800d098 <HAL_RCCEx_PeriphCLKConfig+0x254>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800d070:	f7f5 f9ca 	bl	8002408 <HAL_GetTick>
 800d074:	4602      	mov	r2, r0
 800d076:	693b      	ldr	r3, [r7, #16]
 800d078:	1ad3      	subs	r3, r2, r3
 800d07a:	2b02      	cmp	r3, #2
 800d07c:	d90c      	bls.n	800d098 <HAL_RCCEx_PeriphCLKConfig+0x254>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800d07e:	2303      	movs	r3, #3
 800d080:	e0a3      	b.n	800d1ca <HAL_RCCEx_PeriphCLKConfig+0x386>
 800d082:	bf00      	nop
 800d084:	40023800 	.word	0x40023800
 800d088:	40007000 	.word	0x40007000
 800d08c:	42470e40 	.word	0x42470e40
 800d090:	424711e0 	.word	0x424711e0
 800d094:	42470068 	.word	0x42470068
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800d098:	4b4e      	ldr	r3, [pc, #312]	@ (800d1d4 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 800d09a:	681b      	ldr	r3, [r3, #0]
 800d09c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800d0a0:	2b00      	cmp	r3, #0
 800d0a2:	d1e5      	bne.n	800d070 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SCLKSOURCE(PeriphClkInit->PLLI2SSelection));
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
    /*-------------------- Set the PLL I2S clock -----------------------------*/
    __HAL_RCC_PLL_I2S_CONFIG(PeriphClkInit->PLLI2SSelection);
 800d0a4:	4a4c      	ldr	r2, [pc, #304]	@ (800d1d8 <HAL_RCCEx_PeriphCLKConfig+0x394>)
 800d0a6:	687b      	ldr	r3, [r7, #4]
 800d0a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d0aa:	6013      	str	r3, [r2, #0]

    /*------- In Case of PLLI2S is selected as source clock for I2S ----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1)
 800d0ac:	687b      	ldr	r3, [r7, #4]
 800d0ae:	681b      	ldr	r3, [r3, #0]
 800d0b0:	f003 0301 	and.w	r3, r3, #1
 800d0b4:	2b00      	cmp	r3, #0
 800d0b6:	d003      	beq.n	800d0c0 <HAL_RCCEx_PeriphCLKConfig+0x27c>
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 800d0b8:	687b      	ldr	r3, [r7, #4]
 800d0ba:	695b      	ldr	r3, [r3, #20]
 800d0bc:	2b00      	cmp	r3, #0
 800d0be:	d023      	beq.n	800d108 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)) ||
 800d0c0:	687b      	ldr	r3, [r7, #4]
 800d0c2:	681b      	ldr	r3, [r3, #0]
 800d0c4:	f003 0302 	and.w	r3, r3, #2
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 800d0c8:	2b00      	cmp	r3, #0
 800d0ca:	d003      	beq.n	800d0d4 <HAL_RCCEx_PeriphCLKConfig+0x290>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)) ||
 800d0cc:	687b      	ldr	r3, [r7, #4]
 800d0ce:	699b      	ldr	r3, [r3, #24]
 800d0d0:	2b00      	cmp	r3, #0
 800d0d2:	d019      	beq.n	800d108 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)) ||
 800d0d4:	687b      	ldr	r3, [r7, #4]
 800d0d6:	681b      	ldr	r3, [r3, #0]
 800d0d8:	f003 0320 	and.w	r3, r3, #32
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)) ||
 800d0dc:	2b00      	cmp	r3, #0
 800d0de:	d004      	beq.n	800d0ea <HAL_RCCEx_PeriphCLKConfig+0x2a6>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)) ||
 800d0e0:	687b      	ldr	r3, [r7, #4]
 800d0e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d0e4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800d0e8:	d00e      	beq.n	800d108 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO) && (PeriphClkInit->SdioClockSelection == RCC_SDIOCLKSOURCE_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)))
 800d0ea:	687b      	ldr	r3, [r7, #4]
 800d0ec:	681b      	ldr	r3, [r3, #0]
 800d0ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)) ||
 800d0f2:	2b00      	cmp	r3, #0
 800d0f4:	d019      	beq.n	800d12a <HAL_RCCEx_PeriphCLKConfig+0x2e6>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO) && (PeriphClkInit->SdioClockSelection == RCC_SDIOCLKSOURCE_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)))
 800d0f6:	687b      	ldr	r3, [r7, #4]
 800d0f8:	6a1b      	ldr	r3, [r3, #32]
 800d0fa:	2b00      	cmp	r3, #0
 800d0fc:	d115      	bne.n	800d12a <HAL_RCCEx_PeriphCLKConfig+0x2e6>
 800d0fe:	687b      	ldr	r3, [r7, #4]
 800d100:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d102:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800d106:	d110      	bne.n	800d12a <HAL_RCCEx_PeriphCLKConfig+0x2e6>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM)*/
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
 800d108:	687b      	ldr	r3, [r7, #4]
 800d10a:	685a      	ldr	r2, [r3, #4]
 800d10c:	687b      	ldr	r3, [r7, #4]
 800d10e:	689b      	ldr	r3, [r3, #8]
 800d110:	019b      	lsls	r3, r3, #6
 800d112:	431a      	orrs	r2, r3
 800d114:	687b      	ldr	r3, [r7, #4]
 800d116:	68db      	ldr	r3, [r3, #12]
 800d118:	061b      	lsls	r3, r3, #24
 800d11a:	431a      	orrs	r2, r3
 800d11c:	687b      	ldr	r3, [r7, #4]
 800d11e:	691b      	ldr	r3, [r3, #16]
 800d120:	071b      	lsls	r3, r3, #28
 800d122:	492c      	ldr	r1, [pc, #176]	@ (800d1d4 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 800d124:	4313      	orrs	r3, r2
 800d126:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      __HAL_RCC_PLLI2S_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLI2SDivR);
    }
#endif /* STM32F413xx || STM32F423xx */

    /*----------------- In Case of PLLI2S is just selected  ------------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800d12a:	687b      	ldr	r3, [r7, #4]
 800d12c:	681b      	ldr	r3, [r3, #0]
 800d12e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d132:	2b00      	cmp	r3, #0
 800d134:	d010      	beq.n	800d158 <HAL_RCCEx_PeriphCLKConfig+0x314>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM)*/
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
 800d136:	687b      	ldr	r3, [r7, #4]
 800d138:	685a      	ldr	r2, [r3, #4]
 800d13a:	687b      	ldr	r3, [r7, #4]
 800d13c:	689b      	ldr	r3, [r3, #8]
 800d13e:	019b      	lsls	r3, r3, #6
 800d140:	431a      	orrs	r2, r3
 800d142:	687b      	ldr	r3, [r7, #4]
 800d144:	68db      	ldr	r3, [r3, #12]
 800d146:	061b      	lsls	r3, r3, #24
 800d148:	431a      	orrs	r2, r3
 800d14a:	687b      	ldr	r3, [r7, #4]
 800d14c:	691b      	ldr	r3, [r3, #16]
 800d14e:	071b      	lsls	r3, r3, #28
 800d150:	4920      	ldr	r1, [pc, #128]	@ (800d1d4 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 800d152:	4313      	orrs	r3, r2
 800d154:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800d158:	4b20      	ldr	r3, [pc, #128]	@ (800d1dc <HAL_RCCEx_PeriphCLKConfig+0x398>)
 800d15a:	2201      	movs	r2, #1
 800d15c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800d15e:	f7f5 f953 	bl	8002408 <HAL_GetTick>
 800d162:	6138      	str	r0, [r7, #16]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800d164:	e008      	b.n	800d178 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800d166:	f7f5 f94f 	bl	8002408 <HAL_GetTick>
 800d16a:	4602      	mov	r2, r0
 800d16c:	693b      	ldr	r3, [r7, #16]
 800d16e:	1ad3      	subs	r3, r2, r3
 800d170:	2b02      	cmp	r3, #2
 800d172:	d901      	bls.n	800d178 <HAL_RCCEx_PeriphCLKConfig+0x334>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800d174:	2303      	movs	r3, #3
 800d176:	e028      	b.n	800d1ca <HAL_RCCEx_PeriphCLKConfig+0x386>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800d178:	4b16      	ldr	r3, [pc, #88]	@ (800d1d4 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 800d17a:	681b      	ldr	r3, [r3, #0]
 800d17c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800d180:	2b00      	cmp	r3, #0
 800d182:	d0f0      	beq.n	800d166 <HAL_RCCEx_PeriphCLKConfig+0x322>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------- DFSDM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800d184:	687b      	ldr	r3, [r7, #4]
 800d186:	681b      	ldr	r3, [r3, #0]
 800d188:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d18c:	2b00      	cmp	r3, #0
 800d18e:	d00a      	beq.n	800d1a6 <HAL_RCCEx_PeriphCLKConfig+0x362>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800d190:	4b10      	ldr	r3, [pc, #64]	@ (800d1d4 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 800d192:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800d196:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800d19a:	687b      	ldr	r3, [r7, #4]
 800d19c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d19e:	490d      	ldr	r1, [pc, #52]	@ (800d1d4 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 800d1a0:	4313      	orrs	r3, r2
 800d1a2:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------- DFSDM1 Audio clock source configuration -------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 800d1a6:	687b      	ldr	r3, [r7, #4]
 800d1a8:	681b      	ldr	r3, [r3, #0]
 800d1aa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800d1ae:	2b00      	cmp	r3, #0
 800d1b0:	d00a      	beq.n	800d1c8 <HAL_RCCEx_PeriphCLKConfig+0x384>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 Audio interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 800d1b2:	4b08      	ldr	r3, [pc, #32]	@ (800d1d4 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 800d1b4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800d1b8:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 800d1bc:	687b      	ldr	r3, [r7, #4]
 800d1be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d1c0:	4904      	ldr	r1, [pc, #16]	@ (800d1d4 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 800d1c2:	4313      	orrs	r3, r2
 800d1c4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
  }
  /*--------------------------------------------------------------------------*/
#endif /* STM32F413xx || STM32F423xx */

  return HAL_OK;
 800d1c8:	2300      	movs	r3, #0
}
 800d1ca:	4618      	mov	r0, r3
 800d1cc:	3718      	adds	r7, #24
 800d1ce:	46bd      	mov	sp, r7
 800d1d0:	bd80      	pop	{r7, pc}
 800d1d2:	bf00      	nop
 800d1d4:	40023800 	.word	0x40023800
 800d1d8:	424710d8 	.word	0x424710d8
 800d1dc:	42470068 	.word	0x42470068

0800d1e0 <HAL_RCCEx_GetPeriphCLKConfig>:
  * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
  *         will be configured.
  * @retval None
  */
void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800d1e0:	b480      	push	{r7}
 800d1e2:	b085      	sub	sp, #20
 800d1e4:	af00      	add	r7, sp, #0
 800d1e6:	6078      	str	r0, [r7, #4]
                                        RCC_PERIPHCLK_SDIO         | RCC_PERIPHCLK_DFSDM1   | \
                                        RCC_PERIPHCLK_DFSDM1_AUDIO | RCC_PERIPHCLK_DFSDM2   | \
                                        RCC_PERIPHCLK_DFSDM2_AUDIO | RCC_PERIPHCLK_LPTIM1   | \
                                        RCC_PERIPHCLK_SAIA         | RCC_PERIPHCLK_SAIB;
#else /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx */
  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_I2S_APB1 | RCC_PERIPHCLK_I2S_APB2 | \
 800d1e8:	687b      	ldr	r3, [r7, #4]
 800d1ea:	f240 327f 	movw	r2, #895	@ 0x37f
 800d1ee:	601a      	str	r2, [r3, #0]
#endif /* STM32F413xx || STM32F423xx */



  /* Get the PLLI2S Clock configuration --------------------------------------*/
  PeriphClkInit->PLLI2S.PLLI2SM = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM) >> RCC_PLLI2SCFGR_PLLI2SM_Pos);
 800d1f0:	4b39      	ldr	r3, [pc, #228]	@ (800d2d8 <HAL_RCCEx_GetPeriphCLKConfig+0xf8>)
 800d1f2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d1f6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800d1fa:	687b      	ldr	r3, [r7, #4]
 800d1fc:	605a      	str	r2, [r3, #4]
  PeriphClkInit->PLLI2S.PLLI2SN = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> RCC_PLLI2SCFGR_PLLI2SN_Pos);
 800d1fe:	4b36      	ldr	r3, [pc, #216]	@ (800d2d8 <HAL_RCCEx_GetPeriphCLKConfig+0xf8>)
 800d200:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d204:	099b      	lsrs	r3, r3, #6
 800d206:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800d20a:	687b      	ldr	r3, [r7, #4]
 800d20c:	609a      	str	r2, [r3, #8]
  PeriphClkInit->PLLI2S.PLLI2SQ = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800d20e:	4b32      	ldr	r3, [pc, #200]	@ (800d2d8 <HAL_RCCEx_GetPeriphCLKConfig+0xf8>)
 800d210:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d214:	0e1b      	lsrs	r3, r3, #24
 800d216:	f003 020f 	and.w	r2, r3, #15
 800d21a:	687b      	ldr	r3, [r7, #4]
 800d21c:	60da      	str	r2, [r3, #12]
  PeriphClkInit->PLLI2S.PLLI2SR = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800d21e:	4b2e      	ldr	r3, [pc, #184]	@ (800d2d8 <HAL_RCCEx_GetPeriphCLKConfig+0xf8>)
 800d220:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d224:	0f1b      	lsrs	r3, r3, #28
 800d226:	f003 0207 	and.w	r2, r3, #7
 800d22a:	687b      	ldr	r3, [r7, #4]
 800d22c:	611a      	str	r2, [r3, #16]
  PeriphClkInit->PLLI2SDivR = (uint32_t)((RCC->DCKCFGR & RCC_DCKCFGR_PLLI2SDIVR) >> RCC_DCKCFGR_PLLI2SDIVR_Pos);
  PeriphClkInit->PLLDivR = (uint32_t)((RCC->DCKCFGR & RCC_DCKCFGR_PLLDIVR) >> RCC_DCKCFGR_PLLDIVR_Pos);
#endif /* STM32F413xx || STM32F423xx */

  /* Get the I2S APB1 clock configuration ------------------------------------*/
  PeriphClkInit->I2sApb1ClockSelection = __HAL_RCC_GET_I2S_APB1_SOURCE();
 800d22e:	4b2a      	ldr	r3, [pc, #168]	@ (800d2d8 <HAL_RCCEx_GetPeriphCLKConfig+0xf8>)
 800d230:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800d234:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800d238:	687b      	ldr	r3, [r7, #4]
 800d23a:	615a      	str	r2, [r3, #20]

  /* Get the I2S APB2 clock configuration ------------------------------------*/
  PeriphClkInit->I2sApb2ClockSelection = __HAL_RCC_GET_I2S_APB2_SOURCE();
 800d23c:	4b26      	ldr	r3, [pc, #152]	@ (800d2d8 <HAL_RCCEx_GetPeriphCLKConfig+0xf8>)
 800d23e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800d242:	f003 52c0 	and.w	r2, r3, #402653184	@ 0x18000000
 800d246:	687b      	ldr	r3, [r7, #4]
 800d248:	619a      	str	r2, [r3, #24]

  /* Get the RTC Clock configuration -----------------------------------------*/
  tempreg = (RCC->CFGR & RCC_CFGR_RTCPRE);
 800d24a:	4b23      	ldr	r3, [pc, #140]	@ (800d2d8 <HAL_RCCEx_GetPeriphCLKConfig+0xf8>)
 800d24c:	689b      	ldr	r3, [r3, #8]
 800d24e:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 800d252:	60fb      	str	r3, [r7, #12]
  PeriphClkInit->RTCClockSelection = (uint32_t)((tempreg) | (RCC->BDCR & RCC_BDCR_RTCSEL));
 800d254:	4b20      	ldr	r3, [pc, #128]	@ (800d2d8 <HAL_RCCEx_GetPeriphCLKConfig+0xf8>)
 800d256:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d258:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 800d25c:	68fb      	ldr	r3, [r7, #12]
 800d25e:	431a      	orrs	r2, r3
 800d260:	687b      	ldr	r3, [r7, #4]
 800d262:	61da      	str	r2, [r3, #28]

  /* Get the FMPI2C1 clock configuration -------------------------------------*/
  PeriphClkInit->Fmpi2c1ClockSelection = __HAL_RCC_GET_FMPI2C1_SOURCE();
 800d264:	4b1c      	ldr	r3, [pc, #112]	@ (800d2d8 <HAL_RCCEx_GetPeriphCLKConfig+0xf8>)
 800d266:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d26a:	f403 0240 	and.w	r2, r3, #12582912	@ 0xc00000
 800d26e:	687b      	ldr	r3, [r7, #4]
 800d270:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Get the CLK48 clock configuration ---------------------------------------*/
  PeriphClkInit->Clk48ClockSelection = __HAL_RCC_GET_CLK48_SOURCE();
 800d272:	4b19      	ldr	r3, [pc, #100]	@ (800d2d8 <HAL_RCCEx_GetPeriphCLKConfig+0xf8>)
 800d274:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d278:	f003 6200 	and.w	r2, r3, #134217728	@ 0x8000000
 800d27c:	687b      	ldr	r3, [r7, #4]
 800d27e:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Get the SDIO clock configuration ----------------------------------------*/
  PeriphClkInit->SdioClockSelection = __HAL_RCC_GET_SDIO_SOURCE();
 800d280:	4b15      	ldr	r3, [pc, #84]	@ (800d2d8 <HAL_RCCEx_GetPeriphCLKConfig+0xf8>)
 800d282:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d286:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 800d28a:	687b      	ldr	r3, [r7, #4]
 800d28c:	621a      	str	r2, [r3, #32]

  /* Get the DFSDM1 clock configuration --------------------------------------*/
  PeriphClkInit->Dfsdm1ClockSelection = __HAL_RCC_GET_DFSDM1_SOURCE();
 800d28e:	4b12      	ldr	r3, [pc, #72]	@ (800d2d8 <HAL_RCCEx_GetPeriphCLKConfig+0xf8>)
 800d290:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800d294:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 800d298:	687b      	ldr	r3, [r7, #4]
 800d29a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Get the DFSDM1 Audio clock configuration --------------------------------*/
  PeriphClkInit->Dfsdm1AudioClockSelection = __HAL_RCC_GET_DFSDM1AUDIO_SOURCE();
 800d29c:	4b0e      	ldr	r3, [pc, #56]	@ (800d2d8 <HAL_RCCEx_GetPeriphCLKConfig+0xf8>)
 800d29e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800d2a2:	f403 4200 	and.w	r2, r3, #32768	@ 0x8000
 800d2a6:	687b      	ldr	r3, [r7, #4]
 800d2a8:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Get the SAI1 Block B clock configuration --------------------------------*/
  PeriphClkInit->SaiBClockSelection = __HAL_RCC_GET_SAI_BLOCKB_SOURCE();
#endif /* STM32F413xx || STM32F423xx */

  /* Get the TIM Prescaler configuration -------------------------------------*/
  if ((RCC->DCKCFGR & RCC_DCKCFGR_TIMPRE) == RESET)
 800d2aa:	4b0b      	ldr	r3, [pc, #44]	@ (800d2d8 <HAL_RCCEx_GetPeriphCLKConfig+0xf8>)
 800d2ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800d2b0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800d2b4:	2b00      	cmp	r3, #0
 800d2b6:	d104      	bne.n	800d2c2 <HAL_RCCEx_GetPeriphCLKConfig+0xe2>
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_DESACTIVATED;
 800d2b8:	687b      	ldr	r3, [r7, #4]
 800d2ba:	2200      	movs	r2, #0
 800d2bc:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  }
  else
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
  }
}
 800d2c0:	e003      	b.n	800d2ca <HAL_RCCEx_GetPeriphCLKConfig+0xea>
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
 800d2c2:	687b      	ldr	r3, [r7, #4]
 800d2c4:	2201      	movs	r2, #1
 800d2c6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
}
 800d2ca:	bf00      	nop
 800d2cc:	3714      	adds	r7, #20
 800d2ce:	46bd      	mov	sp, r7
 800d2d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2d4:	4770      	bx	lr
 800d2d6:	bf00      	nop
 800d2d8:	40023800 	.word	0x40023800

0800d2dc <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg RCC_PERIPHCLK_I2S_APB1: I2S APB1 peripheral clock
  *            @arg RCC_PERIPHCLK_I2S_APB2: I2S APB2 peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800d2dc:	b480      	push	{r7}
 800d2de:	b087      	sub	sp, #28
 800d2e0:	af00      	add	r7, sp, #0
 800d2e2:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 800d2e4:	2300      	movs	r3, #0
 800d2e6:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 800d2e8:	2300      	movs	r3, #0
 800d2ea:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 800d2ec:	2300      	movs	r3, #0
 800d2ee:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 800d2f0:	2300      	movs	r3, #0
 800d2f2:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 800d2f4:	687b      	ldr	r3, [r7, #4]
 800d2f6:	2b01      	cmp	r3, #1
 800d2f8:	d004      	beq.n	800d304 <HAL_RCCEx_GetPeriphCLKFreq+0x28>
 800d2fa:	687b      	ldr	r3, [r7, #4]
 800d2fc:	2b02      	cmp	r3, #2
 800d2fe:	f000 80a1 	beq.w	800d444 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
      }
      break;
    }
    default:
    {
      break;
 800d302:	e13f      	b.n	800d584 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
      srcclk = __HAL_RCC_GET_I2S_APB1_SOURCE();
 800d304:	4ba3      	ldr	r3, [pc, #652]	@ (800d594 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 800d306:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800d30a:	f003 63c0 	and.w	r3, r3, #100663296	@ 0x6000000
 800d30e:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 800d310:	68fb      	ldr	r3, [r7, #12]
 800d312:	f1b3 6fc0 	cmp.w	r3, #100663296	@ 0x6000000
 800d316:	f000 8084 	beq.w	800d422 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 800d31a:	68fb      	ldr	r3, [r7, #12]
 800d31c:	f1b3 6fc0 	cmp.w	r3, #100663296	@ 0x6000000
 800d320:	f200 808c 	bhi.w	800d43c <HAL_RCCEx_GetPeriphCLKFreq+0x160>
 800d324:	68fb      	ldr	r3, [r7, #12]
 800d326:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800d32a:	d04f      	beq.n	800d3cc <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
 800d32c:	68fb      	ldr	r3, [r7, #12]
 800d32e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800d332:	f200 8083 	bhi.w	800d43c <HAL_RCCEx_GetPeriphCLKFreq+0x160>
 800d336:	68fb      	ldr	r3, [r7, #12]
 800d338:	2b00      	cmp	r3, #0
 800d33a:	d006      	beq.n	800d34a <HAL_RCCEx_GetPeriphCLKFreq+0x6e>
 800d33c:	68fb      	ldr	r3, [r7, #12]
 800d33e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800d342:	d17b      	bne.n	800d43c <HAL_RCCEx_GetPeriphCLKFreq+0x160>
          frequency = EXTERNAL_CLOCK_VALUE;
 800d344:	4b94      	ldr	r3, [pc, #592]	@ (800d598 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 800d346:	617b      	str	r3, [r7, #20]
          break;
 800d348:	e07b      	b.n	800d442 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
          if ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SSRC) == RCC_PLLI2SCFGR_PLLI2SSRC)
 800d34a:	4b92      	ldr	r3, [pc, #584]	@ (800d594 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 800d34c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d350:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800d354:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800d358:	d109      	bne.n	800d36e <HAL_RCCEx_GetPeriphCLKFreq+0x92>
            vcoinput = (uint32_t)(EXTERNAL_CLOCK_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 800d35a:	4b8e      	ldr	r3, [pc, #568]	@ (800d594 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 800d35c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d360:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800d364:	4a8c      	ldr	r2, [pc, #560]	@ (800d598 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 800d366:	fbb2 f3f3 	udiv	r3, r2, r3
 800d36a:	613b      	str	r3, [r7, #16]
 800d36c:	e019      	b.n	800d3a2 <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
            if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800d36e:	4b89      	ldr	r3, [pc, #548]	@ (800d594 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 800d370:	685b      	ldr	r3, [r3, #4]
 800d372:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800d376:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800d37a:	d109      	bne.n	800d390 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
              vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 800d37c:	4b85      	ldr	r3, [pc, #532]	@ (800d594 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 800d37e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d382:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800d386:	4a85      	ldr	r2, [pc, #532]	@ (800d59c <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 800d388:	fbb2 f3f3 	udiv	r3, r2, r3
 800d38c:	613b      	str	r3, [r7, #16]
 800d38e:	e008      	b.n	800d3a2 <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
              vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 800d390:	4b80      	ldr	r3, [pc, #512]	@ (800d594 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 800d392:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d396:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800d39a:	4a81      	ldr	r2, [pc, #516]	@ (800d5a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>)
 800d39c:	fbb2 f3f3 	udiv	r3, r2, r3
 800d3a0:	613b      	str	r3, [r7, #16]
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 800d3a2:	4b7c      	ldr	r3, [pc, #496]	@ (800d594 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 800d3a4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d3a8:	099b      	lsrs	r3, r3, #6
 800d3aa:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800d3ae:	693b      	ldr	r3, [r7, #16]
 800d3b0:	fb02 f303 	mul.w	r3, r2, r3
 800d3b4:	60bb      	str	r3, [r7, #8]
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 800d3b6:	4b77      	ldr	r3, [pc, #476]	@ (800d594 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 800d3b8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d3bc:	0f1b      	lsrs	r3, r3, #28
 800d3be:	f003 0307 	and.w	r3, r3, #7
 800d3c2:	68ba      	ldr	r2, [r7, #8]
 800d3c4:	fbb2 f3f3 	udiv	r3, r2, r3
 800d3c8:	617b      	str	r3, [r7, #20]
          break;
 800d3ca:	e03a      	b.n	800d442 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800d3cc:	4b71      	ldr	r3, [pc, #452]	@ (800d594 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 800d3ce:	685b      	ldr	r3, [r3, #4]
 800d3d0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800d3d4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800d3d8:	d108      	bne.n	800d3ec <HAL_RCCEx_GetPeriphCLKFreq+0x110>
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800d3da:	4b6e      	ldr	r3, [pc, #440]	@ (800d594 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 800d3dc:	685b      	ldr	r3, [r3, #4]
 800d3de:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800d3e2:	4a6e      	ldr	r2, [pc, #440]	@ (800d59c <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 800d3e4:	fbb2 f3f3 	udiv	r3, r2, r3
 800d3e8:	613b      	str	r3, [r7, #16]
 800d3ea:	e007      	b.n	800d3fc <HAL_RCCEx_GetPeriphCLKFreq+0x120>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800d3ec:	4b69      	ldr	r3, [pc, #420]	@ (800d594 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 800d3ee:	685b      	ldr	r3, [r3, #4]
 800d3f0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800d3f4:	4a6a      	ldr	r2, [pc, #424]	@ (800d5a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>)
 800d3f6:	fbb2 f3f3 	udiv	r3, r2, r3
 800d3fa:	613b      	str	r3, [r7, #16]
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6U) & (RCC_PLLCFGR_PLLN >> 6U)));
 800d3fc:	4b65      	ldr	r3, [pc, #404]	@ (800d594 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 800d3fe:	685b      	ldr	r3, [r3, #4]
 800d400:	099b      	lsrs	r3, r3, #6
 800d402:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800d406:	693b      	ldr	r3, [r7, #16]
 800d408:	fb02 f303 	mul.w	r3, r2, r3
 800d40c:	60bb      	str	r3, [r7, #8]
          frequency = (uint32_t)(vcooutput / (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 28U) & (RCC_PLLCFGR_PLLR >> 28U)));
 800d40e:	4b61      	ldr	r3, [pc, #388]	@ (800d594 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 800d410:	685b      	ldr	r3, [r3, #4]
 800d412:	0f1b      	lsrs	r3, r3, #28
 800d414:	f003 0307 	and.w	r3, r3, #7
 800d418:	68ba      	ldr	r2, [r7, #8]
 800d41a:	fbb2 f3f3 	udiv	r3, r2, r3
 800d41e:	617b      	str	r3, [r7, #20]
          break;
 800d420:	e00f      	b.n	800d442 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800d422:	4b5c      	ldr	r3, [pc, #368]	@ (800d594 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 800d424:	685b      	ldr	r3, [r3, #4]
 800d426:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800d42a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800d42e:	d102      	bne.n	800d436 <HAL_RCCEx_GetPeriphCLKFreq+0x15a>
            frequency = HSE_VALUE;
 800d430:	4b5a      	ldr	r3, [pc, #360]	@ (800d59c <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 800d432:	617b      	str	r3, [r7, #20]
          break;
 800d434:	e005      	b.n	800d442 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
            frequency = HSI_VALUE;
 800d436:	4b5a      	ldr	r3, [pc, #360]	@ (800d5a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>)
 800d438:	617b      	str	r3, [r7, #20]
          break;
 800d43a:	e002      	b.n	800d442 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
          frequency = 0U;
 800d43c:	2300      	movs	r3, #0
 800d43e:	617b      	str	r3, [r7, #20]
          break;
 800d440:	bf00      	nop
      break;
 800d442:	e09f      	b.n	800d584 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
      srcclk = __HAL_RCC_GET_I2S_APB2_SOURCE();
 800d444:	4b53      	ldr	r3, [pc, #332]	@ (800d594 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 800d446:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800d44a:	f003 53c0 	and.w	r3, r3, #402653184	@ 0x18000000
 800d44e:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 800d450:	68fb      	ldr	r3, [r7, #12]
 800d452:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 800d456:	f000 8084 	beq.w	800d562 <HAL_RCCEx_GetPeriphCLKFreq+0x286>
 800d45a:	68fb      	ldr	r3, [r7, #12]
 800d45c:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 800d460:	f200 808c 	bhi.w	800d57c <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>
 800d464:	68fb      	ldr	r3, [r7, #12]
 800d466:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d46a:	d04f      	beq.n	800d50c <HAL_RCCEx_GetPeriphCLKFreq+0x230>
 800d46c:	68fb      	ldr	r3, [r7, #12]
 800d46e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d472:	f200 8083 	bhi.w	800d57c <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>
 800d476:	68fb      	ldr	r3, [r7, #12]
 800d478:	2b00      	cmp	r3, #0
 800d47a:	d006      	beq.n	800d48a <HAL_RCCEx_GetPeriphCLKFreq+0x1ae>
 800d47c:	68fb      	ldr	r3, [r7, #12]
 800d47e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800d482:	d17b      	bne.n	800d57c <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>
          frequency = EXTERNAL_CLOCK_VALUE;
 800d484:	4b44      	ldr	r3, [pc, #272]	@ (800d598 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 800d486:	617b      	str	r3, [r7, #20]
          break;
 800d488:	e07b      	b.n	800d582 <HAL_RCCEx_GetPeriphCLKFreq+0x2a6>
          if ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SSRC) == RCC_PLLI2SCFGR_PLLI2SSRC)
 800d48a:	4b42      	ldr	r3, [pc, #264]	@ (800d594 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 800d48c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d490:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800d494:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800d498:	d109      	bne.n	800d4ae <HAL_RCCEx_GetPeriphCLKFreq+0x1d2>
            vcoinput = (uint32_t)(EXTERNAL_CLOCK_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 800d49a:	4b3e      	ldr	r3, [pc, #248]	@ (800d594 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 800d49c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d4a0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800d4a4:	4a3c      	ldr	r2, [pc, #240]	@ (800d598 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 800d4a6:	fbb2 f3f3 	udiv	r3, r2, r3
 800d4aa:	613b      	str	r3, [r7, #16]
 800d4ac:	e019      	b.n	800d4e2 <HAL_RCCEx_GetPeriphCLKFreq+0x206>
            if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800d4ae:	4b39      	ldr	r3, [pc, #228]	@ (800d594 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 800d4b0:	685b      	ldr	r3, [r3, #4]
 800d4b2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800d4b6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800d4ba:	d109      	bne.n	800d4d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f4>
              vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 800d4bc:	4b35      	ldr	r3, [pc, #212]	@ (800d594 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 800d4be:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d4c2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800d4c6:	4a35      	ldr	r2, [pc, #212]	@ (800d59c <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 800d4c8:	fbb2 f3f3 	udiv	r3, r2, r3
 800d4cc:	613b      	str	r3, [r7, #16]
 800d4ce:	e008      	b.n	800d4e2 <HAL_RCCEx_GetPeriphCLKFreq+0x206>
              vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 800d4d0:	4b30      	ldr	r3, [pc, #192]	@ (800d594 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 800d4d2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d4d6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800d4da:	4a31      	ldr	r2, [pc, #196]	@ (800d5a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>)
 800d4dc:	fbb2 f3f3 	udiv	r3, r2, r3
 800d4e0:	613b      	str	r3, [r7, #16]
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 800d4e2:	4b2c      	ldr	r3, [pc, #176]	@ (800d594 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 800d4e4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d4e8:	099b      	lsrs	r3, r3, #6
 800d4ea:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800d4ee:	693b      	ldr	r3, [r7, #16]
 800d4f0:	fb02 f303 	mul.w	r3, r2, r3
 800d4f4:	60bb      	str	r3, [r7, #8]
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 800d4f6:	4b27      	ldr	r3, [pc, #156]	@ (800d594 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 800d4f8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d4fc:	0f1b      	lsrs	r3, r3, #28
 800d4fe:	f003 0307 	and.w	r3, r3, #7
 800d502:	68ba      	ldr	r2, [r7, #8]
 800d504:	fbb2 f3f3 	udiv	r3, r2, r3
 800d508:	617b      	str	r3, [r7, #20]
          break;
 800d50a:	e03a      	b.n	800d582 <HAL_RCCEx_GetPeriphCLKFreq+0x2a6>
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800d50c:	4b21      	ldr	r3, [pc, #132]	@ (800d594 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 800d50e:	685b      	ldr	r3, [r3, #4]
 800d510:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800d514:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800d518:	d108      	bne.n	800d52c <HAL_RCCEx_GetPeriphCLKFreq+0x250>
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800d51a:	4b1e      	ldr	r3, [pc, #120]	@ (800d594 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 800d51c:	685b      	ldr	r3, [r3, #4]
 800d51e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800d522:	4a1e      	ldr	r2, [pc, #120]	@ (800d59c <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 800d524:	fbb2 f3f3 	udiv	r3, r2, r3
 800d528:	613b      	str	r3, [r7, #16]
 800d52a:	e007      	b.n	800d53c <HAL_RCCEx_GetPeriphCLKFreq+0x260>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800d52c:	4b19      	ldr	r3, [pc, #100]	@ (800d594 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 800d52e:	685b      	ldr	r3, [r3, #4]
 800d530:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800d534:	4a1a      	ldr	r2, [pc, #104]	@ (800d5a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>)
 800d536:	fbb2 f3f3 	udiv	r3, r2, r3
 800d53a:	613b      	str	r3, [r7, #16]
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6U) & (RCC_PLLCFGR_PLLN >> 6U)));
 800d53c:	4b15      	ldr	r3, [pc, #84]	@ (800d594 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 800d53e:	685b      	ldr	r3, [r3, #4]
 800d540:	099b      	lsrs	r3, r3, #6
 800d542:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800d546:	693b      	ldr	r3, [r7, #16]
 800d548:	fb02 f303 	mul.w	r3, r2, r3
 800d54c:	60bb      	str	r3, [r7, #8]
          frequency = (uint32_t)(vcooutput / (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 28U) & (RCC_PLLCFGR_PLLR >> 28U)));
 800d54e:	4b11      	ldr	r3, [pc, #68]	@ (800d594 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 800d550:	685b      	ldr	r3, [r3, #4]
 800d552:	0f1b      	lsrs	r3, r3, #28
 800d554:	f003 0307 	and.w	r3, r3, #7
 800d558:	68ba      	ldr	r2, [r7, #8]
 800d55a:	fbb2 f3f3 	udiv	r3, r2, r3
 800d55e:	617b      	str	r3, [r7, #20]
          break;
 800d560:	e00f      	b.n	800d582 <HAL_RCCEx_GetPeriphCLKFreq+0x2a6>
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800d562:	4b0c      	ldr	r3, [pc, #48]	@ (800d594 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 800d564:	685b      	ldr	r3, [r3, #4]
 800d566:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800d56a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800d56e:	d102      	bne.n	800d576 <HAL_RCCEx_GetPeriphCLKFreq+0x29a>
            frequency = HSE_VALUE;
 800d570:	4b0a      	ldr	r3, [pc, #40]	@ (800d59c <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 800d572:	617b      	str	r3, [r7, #20]
          break;
 800d574:	e005      	b.n	800d582 <HAL_RCCEx_GetPeriphCLKFreq+0x2a6>
            frequency = HSI_VALUE;
 800d576:	4b0a      	ldr	r3, [pc, #40]	@ (800d5a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>)
 800d578:	617b      	str	r3, [r7, #20]
          break;
 800d57a:	e002      	b.n	800d582 <HAL_RCCEx_GetPeriphCLKFreq+0x2a6>
          frequency = 0U;
 800d57c:	2300      	movs	r3, #0
 800d57e:	617b      	str	r3, [r7, #20]
          break;
 800d580:	bf00      	nop
      break;
 800d582:	bf00      	nop
    }
  }
  return frequency;
 800d584:	697b      	ldr	r3, [r7, #20]
}
 800d586:	4618      	mov	r0, r3
 800d588:	371c      	adds	r7, #28
 800d58a:	46bd      	mov	sp, r7
 800d58c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d590:	4770      	bx	lr
 800d592:	bf00      	nop
 800d594:	40023800 	.word	0x40023800
 800d598:	00bb8000 	.word	0x00bb8000
 800d59c:	017d7840 	.word	0x017d7840
 800d5a0:	00f42400 	.word	0x00f42400

0800d5a4 <HAL_RCCEx_SelectLSEMode>:
  *            @arg RCC_LSE_LOWPOWER_MODE:  LSE oscillator in low power mode selection
  *            @arg RCC_LSE_HIGHDRIVE_MODE: LSE oscillator in High Drive mode selection
  * @retval None
  */
void HAL_RCCEx_SelectLSEMode(uint8_t Mode)
{
 800d5a4:	b480      	push	{r7}
 800d5a6:	b083      	sub	sp, #12
 800d5a8:	af00      	add	r7, sp, #0
 800d5aa:	4603      	mov	r3, r0
 800d5ac:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_RCC_LSE_MODE(Mode));
  if (Mode == RCC_LSE_HIGHDRIVE_MODE)
 800d5ae:	79fb      	ldrb	r3, [r7, #7]
 800d5b0:	2b01      	cmp	r3, #1
 800d5b2:	d106      	bne.n	800d5c2 <HAL_RCCEx_SelectLSEMode+0x1e>
  {
    SET_BIT(RCC->BDCR, RCC_BDCR_LSEMOD);
 800d5b4:	4b09      	ldr	r3, [pc, #36]	@ (800d5dc <HAL_RCCEx_SelectLSEMode+0x38>)
 800d5b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d5b8:	4a08      	ldr	r2, [pc, #32]	@ (800d5dc <HAL_RCCEx_SelectLSEMode+0x38>)
 800d5ba:	f043 0308 	orr.w	r3, r3, #8
 800d5be:	6713      	str	r3, [r2, #112]	@ 0x70
  }
  else
  {
    CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEMOD);
  }
}
 800d5c0:	e005      	b.n	800d5ce <HAL_RCCEx_SelectLSEMode+0x2a>
    CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEMOD);
 800d5c2:	4b06      	ldr	r3, [pc, #24]	@ (800d5dc <HAL_RCCEx_SelectLSEMode+0x38>)
 800d5c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d5c6:	4a05      	ldr	r2, [pc, #20]	@ (800d5dc <HAL_RCCEx_SelectLSEMode+0x38>)
 800d5c8:	f023 0308 	bic.w	r3, r3, #8
 800d5cc:	6713      	str	r3, [r2, #112]	@ 0x70
}
 800d5ce:	bf00      	nop
 800d5d0:	370c      	adds	r7, #12
 800d5d2:	46bd      	mov	sp, r7
 800d5d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5d8:	4770      	bx	lr
 800d5da:	bf00      	nop
 800d5dc:	40023800 	.word	0x40023800

0800d5e0 <HAL_RCCEx_EnablePLLI2S>:
  * @param  PLLI2SInit  pointer to an RCC_PLLI2SInitTypeDef structure that
  *         contains the configuration information for the PLLI2S
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_EnablePLLI2S(RCC_PLLI2SInitTypeDef  *PLLI2SInit)
{
 800d5e0:	b580      	push	{r7, lr}
 800d5e2:	b084      	sub	sp, #16
 800d5e4:	af00      	add	r7, sp, #0
 800d5e6:	6078      	str	r0, [r7, #4]
#if defined(RCC_PLLI2SCFGR_PLLI2SQ)
  assert_param(IS_RCC_PLLI2SQ_VALUE(PLLI2SInit->PLLI2SQ));
#endif /* RCC_PLLI2SCFGR_PLLI2SQ */

  /* Disable the PLLI2S */
  __HAL_RCC_PLLI2S_DISABLE();
 800d5e8:	4b20      	ldr	r3, [pc, #128]	@ (800d66c <HAL_RCCEx_EnablePLLI2S+0x8c>)
 800d5ea:	2200      	movs	r2, #0
 800d5ec:	601a      	str	r2, [r3, #0]

  /* Wait till PLLI2S is disabled */
  tickstart = HAL_GetTick();
 800d5ee:	f7f4 ff0b 	bl	8002408 <HAL_GetTick>
 800d5f2:	60f8      	str	r0, [r7, #12]
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY) != RESET)
 800d5f4:	e008      	b.n	800d608 <HAL_RCCEx_EnablePLLI2S+0x28>
  {
    if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800d5f6:	f7f4 ff07 	bl	8002408 <HAL_GetTick>
 800d5fa:	4602      	mov	r2, r0
 800d5fc:	68fb      	ldr	r3, [r7, #12]
 800d5fe:	1ad3      	subs	r3, r2, r3
 800d600:	2b02      	cmp	r3, #2
 800d602:	d901      	bls.n	800d608 <HAL_RCCEx_EnablePLLI2S+0x28>
    {
      /* return in case of Timeout detected */
      return HAL_TIMEOUT;
 800d604:	2303      	movs	r3, #3
 800d606:	e02d      	b.n	800d664 <HAL_RCCEx_EnablePLLI2S+0x84>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY) != RESET)
 800d608:	4b19      	ldr	r3, [pc, #100]	@ (800d670 <HAL_RCCEx_EnablePLLI2S+0x90>)
 800d60a:	681b      	ldr	r3, [r3, #0]
 800d60c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800d610:	2b00      	cmp	r3, #0
 800d612:	d1f0      	bne.n	800d5f6 <HAL_RCCEx_EnablePLLI2S+0x16>
#elif defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) ||\
      defined(STM32F413xx) || defined(STM32F423xx)
  /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM)*/
  /* I2SQCLK = PLLI2S_VCO / PLLI2SQ */
  /* I2SRCLK = PLLI2S_VCO / PLLI2SR */
  __HAL_RCC_PLLI2S_CONFIG(PLLI2SInit->PLLI2SM, PLLI2SInit->PLLI2SN, \
 800d614:	687b      	ldr	r3, [r7, #4]
 800d616:	681a      	ldr	r2, [r3, #0]
 800d618:	687b      	ldr	r3, [r7, #4]
 800d61a:	685b      	ldr	r3, [r3, #4]
 800d61c:	019b      	lsls	r3, r3, #6
 800d61e:	431a      	orrs	r2, r3
 800d620:	687b      	ldr	r3, [r7, #4]
 800d622:	689b      	ldr	r3, [r3, #8]
 800d624:	061b      	lsls	r3, r3, #24
 800d626:	431a      	orrs	r2, r3
 800d628:	687b      	ldr	r3, [r7, #4]
 800d62a:	68db      	ldr	r3, [r3, #12]
 800d62c:	071b      	lsls	r3, r3, #28
 800d62e:	4910      	ldr	r1, [pc, #64]	@ (800d670 <HAL_RCCEx_EnablePLLI2S+0x90>)
 800d630:	4313      	orrs	r3, r2
 800d632:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
  /* I2SRCLK = PLLI2S_VCO / PLLI2SR */
  __HAL_RCC_PLLI2S_CONFIG(PLLI2SInit->PLLI2SN, PLLI2SInit->PLLI2SR);
#endif /* STM32F446xx */

  /* Enable the PLLI2S */
  __HAL_RCC_PLLI2S_ENABLE();
 800d636:	4b0d      	ldr	r3, [pc, #52]	@ (800d66c <HAL_RCCEx_EnablePLLI2S+0x8c>)
 800d638:	2201      	movs	r2, #1
 800d63a:	601a      	str	r2, [r3, #0]

  /* Wait till PLLI2S is ready */
  tickstart = HAL_GetTick();
 800d63c:	f7f4 fee4 	bl	8002408 <HAL_GetTick>
 800d640:	60f8      	str	r0, [r7, #12]
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY) == RESET)
 800d642:	e008      	b.n	800d656 <HAL_RCCEx_EnablePLLI2S+0x76>
  {
    if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800d644:	f7f4 fee0 	bl	8002408 <HAL_GetTick>
 800d648:	4602      	mov	r2, r0
 800d64a:	68fb      	ldr	r3, [r7, #12]
 800d64c:	1ad3      	subs	r3, r2, r3
 800d64e:	2b02      	cmp	r3, #2
 800d650:	d901      	bls.n	800d656 <HAL_RCCEx_EnablePLLI2S+0x76>
    {
      /* return in case of Timeout detected */
      return HAL_TIMEOUT;
 800d652:	2303      	movs	r3, #3
 800d654:	e006      	b.n	800d664 <HAL_RCCEx_EnablePLLI2S+0x84>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY) == RESET)
 800d656:	4b06      	ldr	r3, [pc, #24]	@ (800d670 <HAL_RCCEx_EnablePLLI2S+0x90>)
 800d658:	681b      	ldr	r3, [r3, #0]
 800d65a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800d65e:	2b00      	cmp	r3, #0
 800d660:	d0f0      	beq.n	800d644 <HAL_RCCEx_EnablePLLI2S+0x64>
    }
  }

  return HAL_OK;
 800d662:	2300      	movs	r3, #0
}
 800d664:	4618      	mov	r0, r3
 800d666:	3710      	adds	r7, #16
 800d668:	46bd      	mov	sp, r7
 800d66a:	bd80      	pop	{r7, pc}
 800d66c:	42470068 	.word	0x42470068
 800d670:	40023800 	.word	0x40023800

0800d674 <HAL_RCCEx_DisablePLLI2S>:
/**
  * @brief  Disable PLLI2S.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_DisablePLLI2S(void)
{
 800d674:	b580      	push	{r7, lr}
 800d676:	b082      	sub	sp, #8
 800d678:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  /* Disable the PLLI2S */
  __HAL_RCC_PLLI2S_DISABLE();
 800d67a:	4b0d      	ldr	r3, [pc, #52]	@ (800d6b0 <HAL_RCCEx_DisablePLLI2S+0x3c>)
 800d67c:	2200      	movs	r2, #0
 800d67e:	601a      	str	r2, [r3, #0]

  /* Wait till PLLI2S is disabled */
  tickstart = HAL_GetTick();
 800d680:	f7f4 fec2 	bl	8002408 <HAL_GetTick>
 800d684:	6078      	str	r0, [r7, #4]
  while (READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) != RESET)
 800d686:	e008      	b.n	800d69a <HAL_RCCEx_DisablePLLI2S+0x26>
  {
    if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800d688:	f7f4 febe 	bl	8002408 <HAL_GetTick>
 800d68c:	4602      	mov	r2, r0
 800d68e:	687b      	ldr	r3, [r7, #4]
 800d690:	1ad3      	subs	r3, r2, r3
 800d692:	2b02      	cmp	r3, #2
 800d694:	d901      	bls.n	800d69a <HAL_RCCEx_DisablePLLI2S+0x26>
    {
      /* return in case of Timeout detected */
      return HAL_TIMEOUT;
 800d696:	2303      	movs	r3, #3
 800d698:	e006      	b.n	800d6a8 <HAL_RCCEx_DisablePLLI2S+0x34>
  while (READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) != RESET)
 800d69a:	4b06      	ldr	r3, [pc, #24]	@ (800d6b4 <HAL_RCCEx_DisablePLLI2S+0x40>)
 800d69c:	681b      	ldr	r3, [r3, #0]
 800d69e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800d6a2:	2b00      	cmp	r3, #0
 800d6a4:	d1f0      	bne.n	800d688 <HAL_RCCEx_DisablePLLI2S+0x14>
    }
  }

  return HAL_OK;
 800d6a6:	2300      	movs	r3, #0
}
 800d6a8:	4618      	mov	r0, r3
 800d6aa:	3708      	adds	r7, #8
 800d6ac:	46bd      	mov	sp, r7
 800d6ae:	bd80      	pop	{r7, pc}
 800d6b0:	42470068 	.word	0x42470068
 800d6b4:	40023800 	.word	0x40023800

0800d6b8 <HAL_RCC_DeInit>:
  *            - Peripheral clocks
  *            - LSI, LSE and RTC clocks
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_DeInit(void)
{
 800d6b8:	b580      	push	{r7, lr}
 800d6ba:	b082      	sub	sp, #8
 800d6bc:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 800d6be:	f7f4 fea3 	bl	8002408 <HAL_GetTick>
 800d6c2:	6078      	str	r0, [r7, #4]

  /* Set HSION bit to the reset value */
  SET_BIT(RCC->CR, RCC_CR_HSION);
 800d6c4:	4b5d      	ldr	r3, [pc, #372]	@ (800d83c <HAL_RCC_DeInit+0x184>)
 800d6c6:	681b      	ldr	r3, [r3, #0]
 800d6c8:	4a5c      	ldr	r2, [pc, #368]	@ (800d83c <HAL_RCC_DeInit+0x184>)
 800d6ca:	f043 0301 	orr.w	r3, r3, #1
 800d6ce:	6013      	str	r3, [r2, #0]

  /* Wait till HSI is ready */
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 800d6d0:	e008      	b.n	800d6e4 <HAL_RCC_DeInit+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800d6d2:	f7f4 fe99 	bl	8002408 <HAL_GetTick>
 800d6d6:	4602      	mov	r2, r0
 800d6d8:	687b      	ldr	r3, [r7, #4]
 800d6da:	1ad3      	subs	r3, r2, r3
 800d6dc:	2b02      	cmp	r3, #2
 800d6de:	d901      	bls.n	800d6e4 <HAL_RCC_DeInit+0x2c>
    {
      return HAL_TIMEOUT;
 800d6e0:	2303      	movs	r3, #3
 800d6e2:	e0a7      	b.n	800d834 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 800d6e4:	4b55      	ldr	r3, [pc, #340]	@ (800d83c <HAL_RCC_DeInit+0x184>)
 800d6e6:	681b      	ldr	r3, [r3, #0]
 800d6e8:	f003 0302 	and.w	r3, r3, #2
 800d6ec:	2b00      	cmp	r3, #0
 800d6ee:	d0f0      	beq.n	800d6d2 <HAL_RCC_DeInit+0x1a>
    }
  }

  /* Set HSITRIM[4:0] bits to the reset value */
  SET_BIT(RCC->CR, RCC_CR_HSITRIM_4);
 800d6f0:	4b52      	ldr	r3, [pc, #328]	@ (800d83c <HAL_RCC_DeInit+0x184>)
 800d6f2:	681b      	ldr	r3, [r3, #0]
 800d6f4:	4a51      	ldr	r2, [pc, #324]	@ (800d83c <HAL_RCC_DeInit+0x184>)
 800d6f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d6fa:	6013      	str	r3, [r2, #0]

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 800d6fc:	f7f4 fe84 	bl	8002408 <HAL_GetTick>
 800d700:	6078      	str	r0, [r7, #4]

  /* Reset CFGR register */
  CLEAR_REG(RCC->CFGR);
 800d702:	4b4e      	ldr	r3, [pc, #312]	@ (800d83c <HAL_RCC_DeInit+0x184>)
 800d704:	2200      	movs	r2, #0
 800d706:	609a      	str	r2, [r3, #8]

  /* Wait till clock switch is ready */
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 800d708:	e00a      	b.n	800d720 <HAL_RCC_DeInit+0x68>
  {
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800d70a:	f7f4 fe7d 	bl	8002408 <HAL_GetTick>
 800d70e:	4602      	mov	r2, r0
 800d710:	687b      	ldr	r3, [r7, #4]
 800d712:	1ad3      	subs	r3, r2, r3
 800d714:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d718:	4293      	cmp	r3, r2
 800d71a:	d901      	bls.n	800d720 <HAL_RCC_DeInit+0x68>
    {
      return HAL_TIMEOUT;
 800d71c:	2303      	movs	r3, #3
 800d71e:	e089      	b.n	800d834 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 800d720:	4b46      	ldr	r3, [pc, #280]	@ (800d83c <HAL_RCC_DeInit+0x184>)
 800d722:	689b      	ldr	r3, [r3, #8]
 800d724:	f003 030c 	and.w	r3, r3, #12
 800d728:	2b00      	cmp	r3, #0
 800d72a:	d1ee      	bne.n	800d70a <HAL_RCC_DeInit+0x52>
    }
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 800d72c:	f7f4 fe6c 	bl	8002408 <HAL_GetTick>
 800d730:	6078      	str	r0, [r7, #4]

  /* Clear HSEON, HSEBYP and CSSON bits */
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_HSEBYP | RCC_CR_CSSON);
 800d732:	4b42      	ldr	r3, [pc, #264]	@ (800d83c <HAL_RCC_DeInit+0x184>)
 800d734:	681b      	ldr	r3, [r3, #0]
 800d736:	4a41      	ldr	r2, [pc, #260]	@ (800d83c <HAL_RCC_DeInit+0x184>)
 800d738:	f423 2350 	bic.w	r3, r3, #851968	@ 0xd0000
 800d73c:	6013      	str	r3, [r2, #0]

  /* Wait till HSE is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 800d73e:	e008      	b.n	800d752 <HAL_RCC_DeInit+0x9a>
  {
    if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800d740:	f7f4 fe62 	bl	8002408 <HAL_GetTick>
 800d744:	4602      	mov	r2, r0
 800d746:	687b      	ldr	r3, [r7, #4]
 800d748:	1ad3      	subs	r3, r2, r3
 800d74a:	2b64      	cmp	r3, #100	@ 0x64
 800d74c:	d901      	bls.n	800d752 <HAL_RCC_DeInit+0x9a>
    {
      return HAL_TIMEOUT;
 800d74e:	2303      	movs	r3, #3
 800d750:	e070      	b.n	800d834 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 800d752:	4b3a      	ldr	r3, [pc, #232]	@ (800d83c <HAL_RCC_DeInit+0x184>)
 800d754:	681b      	ldr	r3, [r3, #0]
 800d756:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d75a:	2b00      	cmp	r3, #0
 800d75c:	d1f0      	bne.n	800d740 <HAL_RCC_DeInit+0x88>
    }
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 800d75e:	f7f4 fe53 	bl	8002408 <HAL_GetTick>
 800d762:	6078      	str	r0, [r7, #4]

  /* Clear PLLON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 800d764:	4b35      	ldr	r3, [pc, #212]	@ (800d83c <HAL_RCC_DeInit+0x184>)
 800d766:	681b      	ldr	r3, [r3, #0]
 800d768:	4a34      	ldr	r2, [pc, #208]	@ (800d83c <HAL_RCC_DeInit+0x184>)
 800d76a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800d76e:	6013      	str	r3, [r2, #0]

  /* Wait till PLL is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 800d770:	e008      	b.n	800d784 <HAL_RCC_DeInit+0xcc>
  {
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800d772:	f7f4 fe49 	bl	8002408 <HAL_GetTick>
 800d776:	4602      	mov	r2, r0
 800d778:	687b      	ldr	r3, [r7, #4]
 800d77a:	1ad3      	subs	r3, r2, r3
 800d77c:	2b02      	cmp	r3, #2
 800d77e:	d901      	bls.n	800d784 <HAL_RCC_DeInit+0xcc>
    {
      return HAL_TIMEOUT;
 800d780:	2303      	movs	r3, #3
 800d782:	e057      	b.n	800d834 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 800d784:	4b2d      	ldr	r3, [pc, #180]	@ (800d83c <HAL_RCC_DeInit+0x184>)
 800d786:	681b      	ldr	r3, [r3, #0]
 800d788:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d78c:	2b00      	cmp	r3, #0
 800d78e:	d1f0      	bne.n	800d772 <HAL_RCC_DeInit+0xba>
    }
  }

#if defined(RCC_PLLI2S_SUPPORT)
  /* Get Start Tick */
  tickstart = HAL_GetTick();
 800d790:	f7f4 fe3a 	bl	8002408 <HAL_GetTick>
 800d794:	6078      	str	r0, [r7, #4]

  /* Reset PLLI2SON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLI2SON);
 800d796:	4b29      	ldr	r3, [pc, #164]	@ (800d83c <HAL_RCC_DeInit+0x184>)
 800d798:	681b      	ldr	r3, [r3, #0]
 800d79a:	4a28      	ldr	r2, [pc, #160]	@ (800d83c <HAL_RCC_DeInit+0x184>)
 800d79c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800d7a0:	6013      	str	r3, [r2, #0]

  /* Wait till PLLI2S is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) != RESET)
 800d7a2:	e008      	b.n	800d7b6 <HAL_RCC_DeInit+0xfe>
  {
    if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800d7a4:	f7f4 fe30 	bl	8002408 <HAL_GetTick>
 800d7a8:	4602      	mov	r2, r0
 800d7aa:	687b      	ldr	r3, [r7, #4]
 800d7ac:	1ad3      	subs	r3, r2, r3
 800d7ae:	2b02      	cmp	r3, #2
 800d7b0:	d901      	bls.n	800d7b6 <HAL_RCC_DeInit+0xfe>
    {
      return HAL_TIMEOUT;
 800d7b2:	2303      	movs	r3, #3
 800d7b4:	e03e      	b.n	800d834 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) != RESET)
 800d7b6:	4b21      	ldr	r3, [pc, #132]	@ (800d83c <HAL_RCC_DeInit+0x184>)
 800d7b8:	681b      	ldr	r3, [r3, #0]
 800d7ba:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800d7be:	2b00      	cmp	r3, #0
 800d7c0:	d1f0      	bne.n	800d7a4 <HAL_RCC_DeInit+0xec>
#endif /* RCC_PLLSAI_SUPPORT */

  /* Once PLL, PLLI2S and PLLSAI are OFF, reset PLLCFGR register to default value */
#if defined(STM32F412Cx) || defined(STM32F412Rx) || defined(STM32F412Vx) || defined(STM32F412Zx) || defined(STM32F413xx) || \
    defined(STM32F423xx) || defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
  RCC->PLLCFGR = RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_2 | RCC_PLLCFGR_PLLR_1;
 800d7c2:	4b1e      	ldr	r3, [pc, #120]	@ (800d83c <HAL_RCC_DeInit+0x184>)
 800d7c4:	4a1e      	ldr	r2, [pc, #120]	@ (800d840 <HAL_RCC_DeInit+0x188>)
 800d7c6:	605a      	str	r2, [r3, #4]
#endif /* STM32F412Cx || STM32F412Rx || STM32F412Vx || STM32F412Zx || STM32F413xx || STM32F423xx || STM32F446xx || STM32F469xx || STM32F479xx */

  /* Reset PLLI2SCFGR register to default value */
#if defined(STM32F412Cx) || defined(STM32F412Rx) || defined(STM32F412Vx) || defined(STM32F412Zx) || defined(STM32F413xx) || \
    defined(STM32F423xx) || defined(STM32F446xx)
  RCC->PLLI2SCFGR = RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SN_6 | RCC_PLLI2SCFGR_PLLI2SN_7 | RCC_PLLI2SCFGR_PLLI2SQ_2 | RCC_PLLI2SCFGR_PLLI2SR_1;
 800d7c8:	4b1c      	ldr	r3, [pc, #112]	@ (800d83c <HAL_RCC_DeInit+0x184>)
 800d7ca:	4a1d      	ldr	r2, [pc, #116]	@ (800d840 <HAL_RCC_DeInit+0x188>)
 800d7cc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#elif defined(STM32F446xx)
  RCC->PLLSAICFGR = RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIN_6 | RCC_PLLSAICFGR_PLLSAIN_7 | RCC_PLLSAICFGR_PLLSAIQ_2;
#endif /* STM32F427xx || STM32F429xx || STM32F437xx || STM32F439xx || STM32F469xx || STM32F479xx */

  /* Disable all interrupts */
  CLEAR_BIT(RCC->CIR, RCC_CIR_LSIRDYIE | RCC_CIR_LSERDYIE | RCC_CIR_HSIRDYIE | RCC_CIR_HSERDYIE | RCC_CIR_PLLRDYIE);
 800d7d0:	4b1a      	ldr	r3, [pc, #104]	@ (800d83c <HAL_RCC_DeInit+0x184>)
 800d7d2:	68db      	ldr	r3, [r3, #12]
 800d7d4:	4a19      	ldr	r2, [pc, #100]	@ (800d83c <HAL_RCC_DeInit+0x184>)
 800d7d6:	f423 53f8 	bic.w	r3, r3, #7936	@ 0x1f00
 800d7da:	60d3      	str	r3, [r2, #12]

#if defined(RCC_CIR_PLLI2SRDYIE)
  CLEAR_BIT(RCC->CIR, RCC_CIR_PLLI2SRDYIE);
 800d7dc:	4b17      	ldr	r3, [pc, #92]	@ (800d83c <HAL_RCC_DeInit+0x184>)
 800d7de:	68db      	ldr	r3, [r3, #12]
 800d7e0:	4a16      	ldr	r2, [pc, #88]	@ (800d83c <HAL_RCC_DeInit+0x184>)
 800d7e2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800d7e6:	60d3      	str	r3, [r2, #12]
#if defined(RCC_CIR_PLLSAIRDYIE)
  CLEAR_BIT(RCC->CIR, RCC_CIR_PLLSAIRDYIE);
#endif /* RCC_CIR_PLLSAIRDYIE */

  /* Clear all interrupt flags */
  SET_BIT(RCC->CIR, RCC_CIR_LSIRDYC | RCC_CIR_LSERDYC | RCC_CIR_HSIRDYC | RCC_CIR_HSERDYC | RCC_CIR_PLLRDYC |
 800d7e8:	4b14      	ldr	r3, [pc, #80]	@ (800d83c <HAL_RCC_DeInit+0x184>)
 800d7ea:	68db      	ldr	r3, [r3, #12]
 800d7ec:	4a13      	ldr	r2, [pc, #76]	@ (800d83c <HAL_RCC_DeInit+0x184>)
 800d7ee:	f443 031f 	orr.w	r3, r3, #10420224	@ 0x9f0000
 800d7f2:	60d3      	str	r3, [r2, #12]
          RCC_CIR_CSSC);

#if defined(RCC_CIR_PLLI2SRDYC)
  SET_BIT(RCC->CIR, RCC_CIR_PLLI2SRDYC);
 800d7f4:	4b11      	ldr	r3, [pc, #68]	@ (800d83c <HAL_RCC_DeInit+0x184>)
 800d7f6:	68db      	ldr	r3, [r3, #12]
 800d7f8:	4a10      	ldr	r2, [pc, #64]	@ (800d83c <HAL_RCC_DeInit+0x184>)
 800d7fa:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800d7fe:	60d3      	str	r3, [r2, #12]
#if defined(RCC_CIR_PLLSAIRDYC)
  SET_BIT(RCC->CIR, RCC_CIR_PLLSAIRDYC);
#endif /* RCC_CIR_PLLSAIRDYC */

  /* Clear LSION bit */
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 800d800:	4b0e      	ldr	r3, [pc, #56]	@ (800d83c <HAL_RCC_DeInit+0x184>)
 800d802:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d804:	4a0d      	ldr	r2, [pc, #52]	@ (800d83c <HAL_RCC_DeInit+0x184>)
 800d806:	f023 0301 	bic.w	r3, r3, #1
 800d80a:	6753      	str	r3, [r2, #116]	@ 0x74

  /* Reset all CSR flags */
  SET_BIT(RCC->CSR, RCC_CSR_RMVF);
 800d80c:	4b0b      	ldr	r3, [pc, #44]	@ (800d83c <HAL_RCC_DeInit+0x184>)
 800d80e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d810:	4a0a      	ldr	r2, [pc, #40]	@ (800d83c <HAL_RCC_DeInit+0x184>)
 800d812:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800d816:	6753      	str	r3, [r2, #116]	@ 0x74

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HSI_VALUE;
 800d818:	4b0a      	ldr	r3, [pc, #40]	@ (800d844 <HAL_RCC_DeInit+0x18c>)
 800d81a:	4a0b      	ldr	r2, [pc, #44]	@ (800d848 <HAL_RCC_DeInit+0x190>)
 800d81c:	601a      	str	r2, [r3, #0]

  /* Adapt Systick interrupt period */
  if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800d81e:	4b0b      	ldr	r3, [pc, #44]	@ (800d84c <HAL_RCC_DeInit+0x194>)
 800d820:	681b      	ldr	r3, [r3, #0]
 800d822:	4618      	mov	r0, r3
 800d824:	f7f4 fdac 	bl	8002380 <HAL_InitTick>
 800d828:	4603      	mov	r3, r0
 800d82a:	2b00      	cmp	r3, #0
 800d82c:	d001      	beq.n	800d832 <HAL_RCC_DeInit+0x17a>
  {
    return HAL_ERROR;
 800d82e:	2301      	movs	r3, #1
 800d830:	e000      	b.n	800d834 <HAL_RCC_DeInit+0x17c>
  }
  else
  {
    return HAL_OK;
 800d832:	2300      	movs	r3, #0
  }
}
 800d834:	4618      	mov	r0, r3
 800d836:	3708      	adds	r7, #8
 800d838:	46bd      	mov	sp, r7
 800d83a:	bd80      	pop	{r7, pc}
 800d83c:	40023800 	.word	0x40023800
 800d840:	24003010 	.word	0x24003010
 800d844:	20000008 	.word	0x20000008
 800d848:	00f42400 	.word	0x00f42400
 800d84c:	2000000c 	.word	0x2000000c

0800d850 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800d850:	b580      	push	{r7, lr}
 800d852:	b086      	sub	sp, #24
 800d854:	af00      	add	r7, sp, #0
 800d856:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800d858:	687b      	ldr	r3, [r7, #4]
 800d85a:	2b00      	cmp	r3, #0
 800d85c:	d101      	bne.n	800d862 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800d85e:	2301      	movs	r3, #1
 800d860:	e273      	b.n	800dd4a <HAL_RCC_OscConfig+0x4fa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800d862:	687b      	ldr	r3, [r7, #4]
 800d864:	681b      	ldr	r3, [r3, #0]
 800d866:	f003 0301 	and.w	r3, r3, #1
 800d86a:	2b00      	cmp	r3, #0
 800d86c:	d075      	beq.n	800d95a <HAL_RCC_OscConfig+0x10a>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#else
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800d86e:	4b88      	ldr	r3, [pc, #544]	@ (800da90 <HAL_RCC_OscConfig+0x240>)
 800d870:	689b      	ldr	r3, [r3, #8]
 800d872:	f003 030c 	and.w	r3, r3, #12
 800d876:	2b04      	cmp	r3, #4
 800d878:	d00c      	beq.n	800d894 <HAL_RCC_OscConfig+0x44>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800d87a:	4b85      	ldr	r3, [pc, #532]	@ (800da90 <HAL_RCC_OscConfig+0x240>)
 800d87c:	689b      	ldr	r3, [r3, #8]
 800d87e:	f003 030c 	and.w	r3, r3, #12
        || \
 800d882:	2b08      	cmp	r3, #8
 800d884:	d112      	bne.n	800d8ac <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800d886:	4b82      	ldr	r3, [pc, #520]	@ (800da90 <HAL_RCC_OscConfig+0x240>)
 800d888:	685b      	ldr	r3, [r3, #4]
 800d88a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800d88e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800d892:	d10b      	bne.n	800d8ac <HAL_RCC_OscConfig+0x5c>
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800d894:	4b7e      	ldr	r3, [pc, #504]	@ (800da90 <HAL_RCC_OscConfig+0x240>)
 800d896:	681b      	ldr	r3, [r3, #0]
 800d898:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d89c:	2b00      	cmp	r3, #0
 800d89e:	d05b      	beq.n	800d958 <HAL_RCC_OscConfig+0x108>
 800d8a0:	687b      	ldr	r3, [r7, #4]
 800d8a2:	685b      	ldr	r3, [r3, #4]
 800d8a4:	2b00      	cmp	r3, #0
 800d8a6:	d157      	bne.n	800d958 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800d8a8:	2301      	movs	r3, #1
 800d8aa:	e24e      	b.n	800dd4a <HAL_RCC_OscConfig+0x4fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800d8ac:	687b      	ldr	r3, [r7, #4]
 800d8ae:	685b      	ldr	r3, [r3, #4]
 800d8b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d8b4:	d106      	bne.n	800d8c4 <HAL_RCC_OscConfig+0x74>
 800d8b6:	4b76      	ldr	r3, [pc, #472]	@ (800da90 <HAL_RCC_OscConfig+0x240>)
 800d8b8:	681b      	ldr	r3, [r3, #0]
 800d8ba:	4a75      	ldr	r2, [pc, #468]	@ (800da90 <HAL_RCC_OscConfig+0x240>)
 800d8bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d8c0:	6013      	str	r3, [r2, #0]
 800d8c2:	e01d      	b.n	800d900 <HAL_RCC_OscConfig+0xb0>
 800d8c4:	687b      	ldr	r3, [r7, #4]
 800d8c6:	685b      	ldr	r3, [r3, #4]
 800d8c8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800d8cc:	d10c      	bne.n	800d8e8 <HAL_RCC_OscConfig+0x98>
 800d8ce:	4b70      	ldr	r3, [pc, #448]	@ (800da90 <HAL_RCC_OscConfig+0x240>)
 800d8d0:	681b      	ldr	r3, [r3, #0]
 800d8d2:	4a6f      	ldr	r2, [pc, #444]	@ (800da90 <HAL_RCC_OscConfig+0x240>)
 800d8d4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800d8d8:	6013      	str	r3, [r2, #0]
 800d8da:	4b6d      	ldr	r3, [pc, #436]	@ (800da90 <HAL_RCC_OscConfig+0x240>)
 800d8dc:	681b      	ldr	r3, [r3, #0]
 800d8de:	4a6c      	ldr	r2, [pc, #432]	@ (800da90 <HAL_RCC_OscConfig+0x240>)
 800d8e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d8e4:	6013      	str	r3, [r2, #0]
 800d8e6:	e00b      	b.n	800d900 <HAL_RCC_OscConfig+0xb0>
 800d8e8:	4b69      	ldr	r3, [pc, #420]	@ (800da90 <HAL_RCC_OscConfig+0x240>)
 800d8ea:	681b      	ldr	r3, [r3, #0]
 800d8ec:	4a68      	ldr	r2, [pc, #416]	@ (800da90 <HAL_RCC_OscConfig+0x240>)
 800d8ee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800d8f2:	6013      	str	r3, [r2, #0]
 800d8f4:	4b66      	ldr	r3, [pc, #408]	@ (800da90 <HAL_RCC_OscConfig+0x240>)
 800d8f6:	681b      	ldr	r3, [r3, #0]
 800d8f8:	4a65      	ldr	r2, [pc, #404]	@ (800da90 <HAL_RCC_OscConfig+0x240>)
 800d8fa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800d8fe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800d900:	687b      	ldr	r3, [r7, #4]
 800d902:	685b      	ldr	r3, [r3, #4]
 800d904:	2b00      	cmp	r3, #0
 800d906:	d013      	beq.n	800d930 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d908:	f7f4 fd7e 	bl	8002408 <HAL_GetTick>
 800d90c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800d90e:	e008      	b.n	800d922 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800d910:	f7f4 fd7a 	bl	8002408 <HAL_GetTick>
 800d914:	4602      	mov	r2, r0
 800d916:	693b      	ldr	r3, [r7, #16]
 800d918:	1ad3      	subs	r3, r2, r3
 800d91a:	2b64      	cmp	r3, #100	@ 0x64
 800d91c:	d901      	bls.n	800d922 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800d91e:	2303      	movs	r3, #3
 800d920:	e213      	b.n	800dd4a <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800d922:	4b5b      	ldr	r3, [pc, #364]	@ (800da90 <HAL_RCC_OscConfig+0x240>)
 800d924:	681b      	ldr	r3, [r3, #0]
 800d926:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d92a:	2b00      	cmp	r3, #0
 800d92c:	d0f0      	beq.n	800d910 <HAL_RCC_OscConfig+0xc0>
 800d92e:	e014      	b.n	800d95a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d930:	f7f4 fd6a 	bl	8002408 <HAL_GetTick>
 800d934:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800d936:	e008      	b.n	800d94a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800d938:	f7f4 fd66 	bl	8002408 <HAL_GetTick>
 800d93c:	4602      	mov	r2, r0
 800d93e:	693b      	ldr	r3, [r7, #16]
 800d940:	1ad3      	subs	r3, r2, r3
 800d942:	2b64      	cmp	r3, #100	@ 0x64
 800d944:	d901      	bls.n	800d94a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800d946:	2303      	movs	r3, #3
 800d948:	e1ff      	b.n	800dd4a <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800d94a:	4b51      	ldr	r3, [pc, #324]	@ (800da90 <HAL_RCC_OscConfig+0x240>)
 800d94c:	681b      	ldr	r3, [r3, #0]
 800d94e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d952:	2b00      	cmp	r3, #0
 800d954:	d1f0      	bne.n	800d938 <HAL_RCC_OscConfig+0xe8>
 800d956:	e000      	b.n	800d95a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800d958:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800d95a:	687b      	ldr	r3, [r7, #4]
 800d95c:	681b      	ldr	r3, [r3, #0]
 800d95e:	f003 0302 	and.w	r3, r3, #2
 800d962:	2b00      	cmp	r3, #0
 800d964:	d063      	beq.n	800da2e <HAL_RCC_OscConfig+0x1de>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#else
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800d966:	4b4a      	ldr	r3, [pc, #296]	@ (800da90 <HAL_RCC_OscConfig+0x240>)
 800d968:	689b      	ldr	r3, [r3, #8]
 800d96a:	f003 030c 	and.w	r3, r3, #12
 800d96e:	2b00      	cmp	r3, #0
 800d970:	d00b      	beq.n	800d98a <HAL_RCC_OscConfig+0x13a>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800d972:	4b47      	ldr	r3, [pc, #284]	@ (800da90 <HAL_RCC_OscConfig+0x240>)
 800d974:	689b      	ldr	r3, [r3, #8]
 800d976:	f003 030c 	and.w	r3, r3, #12
        || \
 800d97a:	2b08      	cmp	r3, #8
 800d97c:	d11c      	bne.n	800d9b8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800d97e:	4b44      	ldr	r3, [pc, #272]	@ (800da90 <HAL_RCC_OscConfig+0x240>)
 800d980:	685b      	ldr	r3, [r3, #4]
 800d982:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800d986:	2b00      	cmp	r3, #0
 800d988:	d116      	bne.n	800d9b8 <HAL_RCC_OscConfig+0x168>
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800d98a:	4b41      	ldr	r3, [pc, #260]	@ (800da90 <HAL_RCC_OscConfig+0x240>)
 800d98c:	681b      	ldr	r3, [r3, #0]
 800d98e:	f003 0302 	and.w	r3, r3, #2
 800d992:	2b00      	cmp	r3, #0
 800d994:	d005      	beq.n	800d9a2 <HAL_RCC_OscConfig+0x152>
 800d996:	687b      	ldr	r3, [r7, #4]
 800d998:	68db      	ldr	r3, [r3, #12]
 800d99a:	2b01      	cmp	r3, #1
 800d99c:	d001      	beq.n	800d9a2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800d99e:	2301      	movs	r3, #1
 800d9a0:	e1d3      	b.n	800dd4a <HAL_RCC_OscConfig+0x4fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800d9a2:	4b3b      	ldr	r3, [pc, #236]	@ (800da90 <HAL_RCC_OscConfig+0x240>)
 800d9a4:	681b      	ldr	r3, [r3, #0]
 800d9a6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800d9aa:	687b      	ldr	r3, [r7, #4]
 800d9ac:	691b      	ldr	r3, [r3, #16]
 800d9ae:	00db      	lsls	r3, r3, #3
 800d9b0:	4937      	ldr	r1, [pc, #220]	@ (800da90 <HAL_RCC_OscConfig+0x240>)
 800d9b2:	4313      	orrs	r3, r2
 800d9b4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800d9b6:	e03a      	b.n	800da2e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800d9b8:	687b      	ldr	r3, [r7, #4]
 800d9ba:	68db      	ldr	r3, [r3, #12]
 800d9bc:	2b00      	cmp	r3, #0
 800d9be:	d020      	beq.n	800da02 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800d9c0:	4b34      	ldr	r3, [pc, #208]	@ (800da94 <HAL_RCC_OscConfig+0x244>)
 800d9c2:	2201      	movs	r2, #1
 800d9c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d9c6:	f7f4 fd1f 	bl	8002408 <HAL_GetTick>
 800d9ca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800d9cc:	e008      	b.n	800d9e0 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800d9ce:	f7f4 fd1b 	bl	8002408 <HAL_GetTick>
 800d9d2:	4602      	mov	r2, r0
 800d9d4:	693b      	ldr	r3, [r7, #16]
 800d9d6:	1ad3      	subs	r3, r2, r3
 800d9d8:	2b02      	cmp	r3, #2
 800d9da:	d901      	bls.n	800d9e0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800d9dc:	2303      	movs	r3, #3
 800d9de:	e1b4      	b.n	800dd4a <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800d9e0:	4b2b      	ldr	r3, [pc, #172]	@ (800da90 <HAL_RCC_OscConfig+0x240>)
 800d9e2:	681b      	ldr	r3, [r3, #0]
 800d9e4:	f003 0302 	and.w	r3, r3, #2
 800d9e8:	2b00      	cmp	r3, #0
 800d9ea:	d0f0      	beq.n	800d9ce <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800d9ec:	4b28      	ldr	r3, [pc, #160]	@ (800da90 <HAL_RCC_OscConfig+0x240>)
 800d9ee:	681b      	ldr	r3, [r3, #0]
 800d9f0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800d9f4:	687b      	ldr	r3, [r7, #4]
 800d9f6:	691b      	ldr	r3, [r3, #16]
 800d9f8:	00db      	lsls	r3, r3, #3
 800d9fa:	4925      	ldr	r1, [pc, #148]	@ (800da90 <HAL_RCC_OscConfig+0x240>)
 800d9fc:	4313      	orrs	r3, r2
 800d9fe:	600b      	str	r3, [r1, #0]
 800da00:	e015      	b.n	800da2e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800da02:	4b24      	ldr	r3, [pc, #144]	@ (800da94 <HAL_RCC_OscConfig+0x244>)
 800da04:	2200      	movs	r2, #0
 800da06:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800da08:	f7f4 fcfe 	bl	8002408 <HAL_GetTick>
 800da0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800da0e:	e008      	b.n	800da22 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800da10:	f7f4 fcfa 	bl	8002408 <HAL_GetTick>
 800da14:	4602      	mov	r2, r0
 800da16:	693b      	ldr	r3, [r7, #16]
 800da18:	1ad3      	subs	r3, r2, r3
 800da1a:	2b02      	cmp	r3, #2
 800da1c:	d901      	bls.n	800da22 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800da1e:	2303      	movs	r3, #3
 800da20:	e193      	b.n	800dd4a <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800da22:	4b1b      	ldr	r3, [pc, #108]	@ (800da90 <HAL_RCC_OscConfig+0x240>)
 800da24:	681b      	ldr	r3, [r3, #0]
 800da26:	f003 0302 	and.w	r3, r3, #2
 800da2a:	2b00      	cmp	r3, #0
 800da2c:	d1f0      	bne.n	800da10 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800da2e:	687b      	ldr	r3, [r7, #4]
 800da30:	681b      	ldr	r3, [r3, #0]
 800da32:	f003 0308 	and.w	r3, r3, #8
 800da36:	2b00      	cmp	r3, #0
 800da38:	d036      	beq.n	800daa8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800da3a:	687b      	ldr	r3, [r7, #4]
 800da3c:	695b      	ldr	r3, [r3, #20]
 800da3e:	2b00      	cmp	r3, #0
 800da40:	d016      	beq.n	800da70 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800da42:	4b15      	ldr	r3, [pc, #84]	@ (800da98 <HAL_RCC_OscConfig+0x248>)
 800da44:	2201      	movs	r2, #1
 800da46:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800da48:	f7f4 fcde 	bl	8002408 <HAL_GetTick>
 800da4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800da4e:	e008      	b.n	800da62 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800da50:	f7f4 fcda 	bl	8002408 <HAL_GetTick>
 800da54:	4602      	mov	r2, r0
 800da56:	693b      	ldr	r3, [r7, #16]
 800da58:	1ad3      	subs	r3, r2, r3
 800da5a:	2b02      	cmp	r3, #2
 800da5c:	d901      	bls.n	800da62 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800da5e:	2303      	movs	r3, #3
 800da60:	e173      	b.n	800dd4a <HAL_RCC_OscConfig+0x4fa>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800da62:	4b0b      	ldr	r3, [pc, #44]	@ (800da90 <HAL_RCC_OscConfig+0x240>)
 800da64:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800da66:	f003 0302 	and.w	r3, r3, #2
 800da6a:	2b00      	cmp	r3, #0
 800da6c:	d0f0      	beq.n	800da50 <HAL_RCC_OscConfig+0x200>
 800da6e:	e01b      	b.n	800daa8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800da70:	4b09      	ldr	r3, [pc, #36]	@ (800da98 <HAL_RCC_OscConfig+0x248>)
 800da72:	2200      	movs	r2, #0
 800da74:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800da76:	f7f4 fcc7 	bl	8002408 <HAL_GetTick>
 800da7a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800da7c:	e00e      	b.n	800da9c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800da7e:	f7f4 fcc3 	bl	8002408 <HAL_GetTick>
 800da82:	4602      	mov	r2, r0
 800da84:	693b      	ldr	r3, [r7, #16]
 800da86:	1ad3      	subs	r3, r2, r3
 800da88:	2b02      	cmp	r3, #2
 800da8a:	d907      	bls.n	800da9c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800da8c:	2303      	movs	r3, #3
 800da8e:	e15c      	b.n	800dd4a <HAL_RCC_OscConfig+0x4fa>
 800da90:	40023800 	.word	0x40023800
 800da94:	42470000 	.word	0x42470000
 800da98:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800da9c:	4b8a      	ldr	r3, [pc, #552]	@ (800dcc8 <HAL_RCC_OscConfig+0x478>)
 800da9e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800daa0:	f003 0302 	and.w	r3, r3, #2
 800daa4:	2b00      	cmp	r3, #0
 800daa6:	d1ea      	bne.n	800da7e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800daa8:	687b      	ldr	r3, [r7, #4]
 800daaa:	681b      	ldr	r3, [r3, #0]
 800daac:	f003 0304 	and.w	r3, r3, #4
 800dab0:	2b00      	cmp	r3, #0
 800dab2:	f000 8097 	beq.w	800dbe4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800dab6:	2300      	movs	r3, #0
 800dab8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800daba:	4b83      	ldr	r3, [pc, #524]	@ (800dcc8 <HAL_RCC_OscConfig+0x478>)
 800dabc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dabe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800dac2:	2b00      	cmp	r3, #0
 800dac4:	d10f      	bne.n	800dae6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800dac6:	2300      	movs	r3, #0
 800dac8:	60bb      	str	r3, [r7, #8]
 800daca:	4b7f      	ldr	r3, [pc, #508]	@ (800dcc8 <HAL_RCC_OscConfig+0x478>)
 800dacc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dace:	4a7e      	ldr	r2, [pc, #504]	@ (800dcc8 <HAL_RCC_OscConfig+0x478>)
 800dad0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800dad4:	6413      	str	r3, [r2, #64]	@ 0x40
 800dad6:	4b7c      	ldr	r3, [pc, #496]	@ (800dcc8 <HAL_RCC_OscConfig+0x478>)
 800dad8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dada:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800dade:	60bb      	str	r3, [r7, #8]
 800dae0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800dae2:	2301      	movs	r3, #1
 800dae4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800dae6:	4b79      	ldr	r3, [pc, #484]	@ (800dccc <HAL_RCC_OscConfig+0x47c>)
 800dae8:	681b      	ldr	r3, [r3, #0]
 800daea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800daee:	2b00      	cmp	r3, #0
 800daf0:	d118      	bne.n	800db24 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800daf2:	4b76      	ldr	r3, [pc, #472]	@ (800dccc <HAL_RCC_OscConfig+0x47c>)
 800daf4:	681b      	ldr	r3, [r3, #0]
 800daf6:	4a75      	ldr	r2, [pc, #468]	@ (800dccc <HAL_RCC_OscConfig+0x47c>)
 800daf8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800dafc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800dafe:	f7f4 fc83 	bl	8002408 <HAL_GetTick>
 800db02:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800db04:	e008      	b.n	800db18 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800db06:	f7f4 fc7f 	bl	8002408 <HAL_GetTick>
 800db0a:	4602      	mov	r2, r0
 800db0c:	693b      	ldr	r3, [r7, #16]
 800db0e:	1ad3      	subs	r3, r2, r3
 800db10:	2b02      	cmp	r3, #2
 800db12:	d901      	bls.n	800db18 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800db14:	2303      	movs	r3, #3
 800db16:	e118      	b.n	800dd4a <HAL_RCC_OscConfig+0x4fa>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800db18:	4b6c      	ldr	r3, [pc, #432]	@ (800dccc <HAL_RCC_OscConfig+0x47c>)
 800db1a:	681b      	ldr	r3, [r3, #0]
 800db1c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800db20:	2b00      	cmp	r3, #0
 800db22:	d0f0      	beq.n	800db06 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800db24:	687b      	ldr	r3, [r7, #4]
 800db26:	689b      	ldr	r3, [r3, #8]
 800db28:	2b01      	cmp	r3, #1
 800db2a:	d106      	bne.n	800db3a <HAL_RCC_OscConfig+0x2ea>
 800db2c:	4b66      	ldr	r3, [pc, #408]	@ (800dcc8 <HAL_RCC_OscConfig+0x478>)
 800db2e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800db30:	4a65      	ldr	r2, [pc, #404]	@ (800dcc8 <HAL_RCC_OscConfig+0x478>)
 800db32:	f043 0301 	orr.w	r3, r3, #1
 800db36:	6713      	str	r3, [r2, #112]	@ 0x70
 800db38:	e01c      	b.n	800db74 <HAL_RCC_OscConfig+0x324>
 800db3a:	687b      	ldr	r3, [r7, #4]
 800db3c:	689b      	ldr	r3, [r3, #8]
 800db3e:	2b05      	cmp	r3, #5
 800db40:	d10c      	bne.n	800db5c <HAL_RCC_OscConfig+0x30c>
 800db42:	4b61      	ldr	r3, [pc, #388]	@ (800dcc8 <HAL_RCC_OscConfig+0x478>)
 800db44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800db46:	4a60      	ldr	r2, [pc, #384]	@ (800dcc8 <HAL_RCC_OscConfig+0x478>)
 800db48:	f043 0304 	orr.w	r3, r3, #4
 800db4c:	6713      	str	r3, [r2, #112]	@ 0x70
 800db4e:	4b5e      	ldr	r3, [pc, #376]	@ (800dcc8 <HAL_RCC_OscConfig+0x478>)
 800db50:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800db52:	4a5d      	ldr	r2, [pc, #372]	@ (800dcc8 <HAL_RCC_OscConfig+0x478>)
 800db54:	f043 0301 	orr.w	r3, r3, #1
 800db58:	6713      	str	r3, [r2, #112]	@ 0x70
 800db5a:	e00b      	b.n	800db74 <HAL_RCC_OscConfig+0x324>
 800db5c:	4b5a      	ldr	r3, [pc, #360]	@ (800dcc8 <HAL_RCC_OscConfig+0x478>)
 800db5e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800db60:	4a59      	ldr	r2, [pc, #356]	@ (800dcc8 <HAL_RCC_OscConfig+0x478>)
 800db62:	f023 0301 	bic.w	r3, r3, #1
 800db66:	6713      	str	r3, [r2, #112]	@ 0x70
 800db68:	4b57      	ldr	r3, [pc, #348]	@ (800dcc8 <HAL_RCC_OscConfig+0x478>)
 800db6a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800db6c:	4a56      	ldr	r2, [pc, #344]	@ (800dcc8 <HAL_RCC_OscConfig+0x478>)
 800db6e:	f023 0304 	bic.w	r3, r3, #4
 800db72:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800db74:	687b      	ldr	r3, [r7, #4]
 800db76:	689b      	ldr	r3, [r3, #8]
 800db78:	2b00      	cmp	r3, #0
 800db7a:	d015      	beq.n	800dba8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800db7c:	f7f4 fc44 	bl	8002408 <HAL_GetTick>
 800db80:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800db82:	e00a      	b.n	800db9a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800db84:	f7f4 fc40 	bl	8002408 <HAL_GetTick>
 800db88:	4602      	mov	r2, r0
 800db8a:	693b      	ldr	r3, [r7, #16]
 800db8c:	1ad3      	subs	r3, r2, r3
 800db8e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800db92:	4293      	cmp	r3, r2
 800db94:	d901      	bls.n	800db9a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800db96:	2303      	movs	r3, #3
 800db98:	e0d7      	b.n	800dd4a <HAL_RCC_OscConfig+0x4fa>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800db9a:	4b4b      	ldr	r3, [pc, #300]	@ (800dcc8 <HAL_RCC_OscConfig+0x478>)
 800db9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800db9e:	f003 0302 	and.w	r3, r3, #2
 800dba2:	2b00      	cmp	r3, #0
 800dba4:	d0ee      	beq.n	800db84 <HAL_RCC_OscConfig+0x334>
 800dba6:	e014      	b.n	800dbd2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800dba8:	f7f4 fc2e 	bl	8002408 <HAL_GetTick>
 800dbac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800dbae:	e00a      	b.n	800dbc6 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800dbb0:	f7f4 fc2a 	bl	8002408 <HAL_GetTick>
 800dbb4:	4602      	mov	r2, r0
 800dbb6:	693b      	ldr	r3, [r7, #16]
 800dbb8:	1ad3      	subs	r3, r2, r3
 800dbba:	f241 3288 	movw	r2, #5000	@ 0x1388
 800dbbe:	4293      	cmp	r3, r2
 800dbc0:	d901      	bls.n	800dbc6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800dbc2:	2303      	movs	r3, #3
 800dbc4:	e0c1      	b.n	800dd4a <HAL_RCC_OscConfig+0x4fa>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800dbc6:	4b40      	ldr	r3, [pc, #256]	@ (800dcc8 <HAL_RCC_OscConfig+0x478>)
 800dbc8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800dbca:	f003 0302 	and.w	r3, r3, #2
 800dbce:	2b00      	cmp	r3, #0
 800dbd0:	d1ee      	bne.n	800dbb0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800dbd2:	7dfb      	ldrb	r3, [r7, #23]
 800dbd4:	2b01      	cmp	r3, #1
 800dbd6:	d105      	bne.n	800dbe4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800dbd8:	4b3b      	ldr	r3, [pc, #236]	@ (800dcc8 <HAL_RCC_OscConfig+0x478>)
 800dbda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dbdc:	4a3a      	ldr	r2, [pc, #232]	@ (800dcc8 <HAL_RCC_OscConfig+0x478>)
 800dbde:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800dbe2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800dbe4:	687b      	ldr	r3, [r7, #4]
 800dbe6:	699b      	ldr	r3, [r3, #24]
 800dbe8:	2b00      	cmp	r3, #0
 800dbea:	f000 80ad 	beq.w	800dd48 <HAL_RCC_OscConfig+0x4f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800dbee:	4b36      	ldr	r3, [pc, #216]	@ (800dcc8 <HAL_RCC_OscConfig+0x478>)
 800dbf0:	689b      	ldr	r3, [r3, #8]
 800dbf2:	f003 030c 	and.w	r3, r3, #12
 800dbf6:	2b08      	cmp	r3, #8
 800dbf8:	d060      	beq.n	800dcbc <HAL_RCC_OscConfig+0x46c>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800dbfa:	687b      	ldr	r3, [r7, #4]
 800dbfc:	699b      	ldr	r3, [r3, #24]
 800dbfe:	2b02      	cmp	r3, #2
 800dc00:	d145      	bne.n	800dc8e <HAL_RCC_OscConfig+0x43e>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800dc02:	4b33      	ldr	r3, [pc, #204]	@ (800dcd0 <HAL_RCC_OscConfig+0x480>)
 800dc04:	2200      	movs	r2, #0
 800dc06:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800dc08:	f7f4 fbfe 	bl	8002408 <HAL_GetTick>
 800dc0c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800dc0e:	e008      	b.n	800dc22 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800dc10:	f7f4 fbfa 	bl	8002408 <HAL_GetTick>
 800dc14:	4602      	mov	r2, r0
 800dc16:	693b      	ldr	r3, [r7, #16]
 800dc18:	1ad3      	subs	r3, r2, r3
 800dc1a:	2b02      	cmp	r3, #2
 800dc1c:	d901      	bls.n	800dc22 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800dc1e:	2303      	movs	r3, #3
 800dc20:	e093      	b.n	800dd4a <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800dc22:	4b29      	ldr	r3, [pc, #164]	@ (800dcc8 <HAL_RCC_OscConfig+0x478>)
 800dc24:	681b      	ldr	r3, [r3, #0]
 800dc26:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800dc2a:	2b00      	cmp	r3, #0
 800dc2c:	d1f0      	bne.n	800dc10 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800dc2e:	687b      	ldr	r3, [r7, #4]
 800dc30:	69da      	ldr	r2, [r3, #28]
 800dc32:	687b      	ldr	r3, [r7, #4]
 800dc34:	6a1b      	ldr	r3, [r3, #32]
 800dc36:	431a      	orrs	r2, r3
 800dc38:	687b      	ldr	r3, [r7, #4]
 800dc3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dc3c:	019b      	lsls	r3, r3, #6
 800dc3e:	431a      	orrs	r2, r3
 800dc40:	687b      	ldr	r3, [r7, #4]
 800dc42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dc44:	085b      	lsrs	r3, r3, #1
 800dc46:	3b01      	subs	r3, #1
 800dc48:	041b      	lsls	r3, r3, #16
 800dc4a:	431a      	orrs	r2, r3
 800dc4c:	687b      	ldr	r3, [r7, #4]
 800dc4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dc50:	061b      	lsls	r3, r3, #24
 800dc52:	431a      	orrs	r2, r3
 800dc54:	687b      	ldr	r3, [r7, #4]
 800dc56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dc58:	071b      	lsls	r3, r3, #28
 800dc5a:	491b      	ldr	r1, [pc, #108]	@ (800dcc8 <HAL_RCC_OscConfig+0x478>)
 800dc5c:	4313      	orrs	r3, r2
 800dc5e:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800dc60:	4b1b      	ldr	r3, [pc, #108]	@ (800dcd0 <HAL_RCC_OscConfig+0x480>)
 800dc62:	2201      	movs	r2, #1
 800dc64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800dc66:	f7f4 fbcf 	bl	8002408 <HAL_GetTick>
 800dc6a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800dc6c:	e008      	b.n	800dc80 <HAL_RCC_OscConfig+0x430>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800dc6e:	f7f4 fbcb 	bl	8002408 <HAL_GetTick>
 800dc72:	4602      	mov	r2, r0
 800dc74:	693b      	ldr	r3, [r7, #16]
 800dc76:	1ad3      	subs	r3, r2, r3
 800dc78:	2b02      	cmp	r3, #2
 800dc7a:	d901      	bls.n	800dc80 <HAL_RCC_OscConfig+0x430>
          {
            return HAL_TIMEOUT;
 800dc7c:	2303      	movs	r3, #3
 800dc7e:	e064      	b.n	800dd4a <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800dc80:	4b11      	ldr	r3, [pc, #68]	@ (800dcc8 <HAL_RCC_OscConfig+0x478>)
 800dc82:	681b      	ldr	r3, [r3, #0]
 800dc84:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800dc88:	2b00      	cmp	r3, #0
 800dc8a:	d0f0      	beq.n	800dc6e <HAL_RCC_OscConfig+0x41e>
 800dc8c:	e05c      	b.n	800dd48 <HAL_RCC_OscConfig+0x4f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800dc8e:	4b10      	ldr	r3, [pc, #64]	@ (800dcd0 <HAL_RCC_OscConfig+0x480>)
 800dc90:	2200      	movs	r2, #0
 800dc92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800dc94:	f7f4 fbb8 	bl	8002408 <HAL_GetTick>
 800dc98:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800dc9a:	e008      	b.n	800dcae <HAL_RCC_OscConfig+0x45e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800dc9c:	f7f4 fbb4 	bl	8002408 <HAL_GetTick>
 800dca0:	4602      	mov	r2, r0
 800dca2:	693b      	ldr	r3, [r7, #16]
 800dca4:	1ad3      	subs	r3, r2, r3
 800dca6:	2b02      	cmp	r3, #2
 800dca8:	d901      	bls.n	800dcae <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 800dcaa:	2303      	movs	r3, #3
 800dcac:	e04d      	b.n	800dd4a <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800dcae:	4b06      	ldr	r3, [pc, #24]	@ (800dcc8 <HAL_RCC_OscConfig+0x478>)
 800dcb0:	681b      	ldr	r3, [r3, #0]
 800dcb2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800dcb6:	2b00      	cmp	r3, #0
 800dcb8:	d1f0      	bne.n	800dc9c <HAL_RCC_OscConfig+0x44c>
 800dcba:	e045      	b.n	800dd48 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800dcbc:	687b      	ldr	r3, [r7, #4]
 800dcbe:	699b      	ldr	r3, [r3, #24]
 800dcc0:	2b01      	cmp	r3, #1
 800dcc2:	d107      	bne.n	800dcd4 <HAL_RCC_OscConfig+0x484>
      {
        return HAL_ERROR;
 800dcc4:	2301      	movs	r3, #1
 800dcc6:	e040      	b.n	800dd4a <HAL_RCC_OscConfig+0x4fa>
 800dcc8:	40023800 	.word	0x40023800
 800dccc:	40007000 	.word	0x40007000
 800dcd0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800dcd4:	4b1f      	ldr	r3, [pc, #124]	@ (800dd54 <HAL_RCC_OscConfig+0x504>)
 800dcd6:	685b      	ldr	r3, [r3, #4]
 800dcd8:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800dcda:	687b      	ldr	r3, [r7, #4]
 800dcdc:	699b      	ldr	r3, [r3, #24]
 800dcde:	2b01      	cmp	r3, #1
 800dce0:	d030      	beq.n	800dd44 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800dce2:	68fb      	ldr	r3, [r7, #12]
 800dce4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800dce8:	687b      	ldr	r3, [r7, #4]
 800dcea:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800dcec:	429a      	cmp	r2, r3
 800dcee:	d129      	bne.n	800dd44 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800dcf0:	68fb      	ldr	r3, [r7, #12]
 800dcf2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800dcf6:	687b      	ldr	r3, [r7, #4]
 800dcf8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800dcfa:	429a      	cmp	r2, r3
 800dcfc:	d122      	bne.n	800dd44 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800dcfe:	68fa      	ldr	r2, [r7, #12]
 800dd00:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800dd04:	4013      	ands	r3, r2
 800dd06:	687a      	ldr	r2, [r7, #4]
 800dd08:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800dd0a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800dd0c:	4293      	cmp	r3, r2
 800dd0e:	d119      	bne.n	800dd44 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800dd10:	68fb      	ldr	r3, [r7, #12]
 800dd12:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800dd16:	687b      	ldr	r3, [r7, #4]
 800dd18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dd1a:	085b      	lsrs	r3, r3, #1
 800dd1c:	3b01      	subs	r3, #1
 800dd1e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800dd20:	429a      	cmp	r2, r3
 800dd22:	d10f      	bne.n	800dd44 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800dd24:	68fb      	ldr	r3, [r7, #12]
 800dd26:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800dd2a:	687b      	ldr	r3, [r7, #4]
 800dd2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dd2e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800dd30:	429a      	cmp	r2, r3
 800dd32:	d107      	bne.n	800dd44 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800dd34:	68fb      	ldr	r3, [r7, #12]
 800dd36:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 800dd3a:	687b      	ldr	r3, [r7, #4]
 800dd3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dd3e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800dd40:	429a      	cmp	r2, r3
 800dd42:	d001      	beq.n	800dd48 <HAL_RCC_OscConfig+0x4f8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800dd44:	2301      	movs	r3, #1
 800dd46:	e000      	b.n	800dd4a <HAL_RCC_OscConfig+0x4fa>
        }
      }
    }
  }
  return HAL_OK;
 800dd48:	2300      	movs	r3, #0
}
 800dd4a:	4618      	mov	r0, r3
 800dd4c:	3718      	adds	r7, #24
 800dd4e:	46bd      	mov	sp, r7
 800dd50:	bd80      	pop	{r7, pc}
 800dd52:	bf00      	nop
 800dd54:	40023800 	.word	0x40023800

0800dd58 <HAL_RCC_GetOscConfig>:
  * @note   This function is only available in case of STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices.
  * @note   This function add the PLL/PLLR factor management
  * @retval None
  */
void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800dd58:	b480      	push	{r7}
 800dd5a:	b083      	sub	sp, #12
 800dd5c:	af00      	add	r7, sp, #0
 800dd5e:	6078      	str	r0, [r7, #4]
  /* Set all possible values for the Oscillator type parameter ---------------*/
  RCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI | RCC_OSCILLATORTYPE_LSE | RCC_OSCILLATORTYPE_LSI;
 800dd60:	687b      	ldr	r3, [r7, #4]
 800dd62:	220f      	movs	r2, #15
 800dd64:	601a      	str	r2, [r3, #0]

  /* Get the HSE configuration -----------------------------------------------*/
  if ((RCC->CR & RCC_CR_HSEBYP) == RCC_CR_HSEBYP)
 800dd66:	4b49      	ldr	r3, [pc, #292]	@ (800de8c <HAL_RCC_GetOscConfig+0x134>)
 800dd68:	681b      	ldr	r3, [r3, #0]
 800dd6a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800dd6e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800dd72:	d104      	bne.n	800dd7e <HAL_RCC_GetOscConfig+0x26>
  {
    RCC_OscInitStruct->HSEState = RCC_HSE_BYPASS;
 800dd74:	687b      	ldr	r3, [r7, #4]
 800dd76:	f44f 22a0 	mov.w	r2, #327680	@ 0x50000
 800dd7a:	605a      	str	r2, [r3, #4]
 800dd7c:	e00e      	b.n	800dd9c <HAL_RCC_GetOscConfig+0x44>
  }
  else if ((RCC->CR & RCC_CR_HSEON) == RCC_CR_HSEON)
 800dd7e:	4b43      	ldr	r3, [pc, #268]	@ (800de8c <HAL_RCC_GetOscConfig+0x134>)
 800dd80:	681b      	ldr	r3, [r3, #0]
 800dd82:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800dd86:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800dd8a:	d104      	bne.n	800dd96 <HAL_RCC_GetOscConfig+0x3e>
  {
    RCC_OscInitStruct->HSEState = RCC_HSE_ON;
 800dd8c:	687b      	ldr	r3, [r7, #4]
 800dd8e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800dd92:	605a      	str	r2, [r3, #4]
 800dd94:	e002      	b.n	800dd9c <HAL_RCC_GetOscConfig+0x44>
  }
  else
  {
    RCC_OscInitStruct->HSEState = RCC_HSE_OFF;
 800dd96:	687b      	ldr	r3, [r7, #4]
 800dd98:	2200      	movs	r2, #0
 800dd9a:	605a      	str	r2, [r3, #4]
  }

  /* Get the HSI configuration -----------------------------------------------*/
  if ((RCC->CR & RCC_CR_HSION) == RCC_CR_HSION)
 800dd9c:	4b3b      	ldr	r3, [pc, #236]	@ (800de8c <HAL_RCC_GetOscConfig+0x134>)
 800dd9e:	681b      	ldr	r3, [r3, #0]
 800dda0:	f003 0301 	and.w	r3, r3, #1
 800dda4:	2b01      	cmp	r3, #1
 800dda6:	d103      	bne.n	800ddb0 <HAL_RCC_GetOscConfig+0x58>
  {
    RCC_OscInitStruct->HSIState = RCC_HSI_ON;
 800dda8:	687b      	ldr	r3, [r7, #4]
 800ddaa:	2201      	movs	r2, #1
 800ddac:	60da      	str	r2, [r3, #12]
 800ddae:	e002      	b.n	800ddb6 <HAL_RCC_GetOscConfig+0x5e>
  }
  else
  {
    RCC_OscInitStruct->HSIState = RCC_HSI_OFF;
 800ddb0:	687b      	ldr	r3, [r7, #4]
 800ddb2:	2200      	movs	r2, #0
 800ddb4:	60da      	str	r2, [r3, #12]
  }

  RCC_OscInitStruct->HSICalibrationValue = (uint32_t)((RCC->CR & RCC_CR_HSITRIM) >> RCC_CR_HSITRIM_Pos);
 800ddb6:	4b35      	ldr	r3, [pc, #212]	@ (800de8c <HAL_RCC_GetOscConfig+0x134>)
 800ddb8:	681b      	ldr	r3, [r3, #0]
 800ddba:	08db      	lsrs	r3, r3, #3
 800ddbc:	f003 021f 	and.w	r2, r3, #31
 800ddc0:	687b      	ldr	r3, [r7, #4]
 800ddc2:	611a      	str	r2, [r3, #16]

  /* Get the LSE configuration -----------------------------------------------*/
  if ((RCC->BDCR & RCC_BDCR_LSEBYP) == RCC_BDCR_LSEBYP)
 800ddc4:	4b31      	ldr	r3, [pc, #196]	@ (800de8c <HAL_RCC_GetOscConfig+0x134>)
 800ddc6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ddc8:	f003 0304 	and.w	r3, r3, #4
 800ddcc:	2b04      	cmp	r3, #4
 800ddce:	d103      	bne.n	800ddd8 <HAL_RCC_GetOscConfig+0x80>
  {
    RCC_OscInitStruct->LSEState = RCC_LSE_BYPASS;
 800ddd0:	687b      	ldr	r3, [r7, #4]
 800ddd2:	2205      	movs	r2, #5
 800ddd4:	609a      	str	r2, [r3, #8]
 800ddd6:	e00c      	b.n	800ddf2 <HAL_RCC_GetOscConfig+0x9a>
  }
  else if ((RCC->BDCR & RCC_BDCR_LSEON) == RCC_BDCR_LSEON)
 800ddd8:	4b2c      	ldr	r3, [pc, #176]	@ (800de8c <HAL_RCC_GetOscConfig+0x134>)
 800ddda:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800dddc:	f003 0301 	and.w	r3, r3, #1
 800dde0:	2b01      	cmp	r3, #1
 800dde2:	d103      	bne.n	800ddec <HAL_RCC_GetOscConfig+0x94>
  {
    RCC_OscInitStruct->LSEState = RCC_LSE_ON;
 800dde4:	687b      	ldr	r3, [r7, #4]
 800dde6:	2201      	movs	r2, #1
 800dde8:	609a      	str	r2, [r3, #8]
 800ddea:	e002      	b.n	800ddf2 <HAL_RCC_GetOscConfig+0x9a>
  }
  else
  {
    RCC_OscInitStruct->LSEState = RCC_LSE_OFF;
 800ddec:	687b      	ldr	r3, [r7, #4]
 800ddee:	2200      	movs	r2, #0
 800ddf0:	609a      	str	r2, [r3, #8]
  }

  /* Get the LSI configuration -----------------------------------------------*/
  if ((RCC->CSR & RCC_CSR_LSION) == RCC_CSR_LSION)
 800ddf2:	4b26      	ldr	r3, [pc, #152]	@ (800de8c <HAL_RCC_GetOscConfig+0x134>)
 800ddf4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ddf6:	f003 0301 	and.w	r3, r3, #1
 800ddfa:	2b01      	cmp	r3, #1
 800ddfc:	d103      	bne.n	800de06 <HAL_RCC_GetOscConfig+0xae>
  {
    RCC_OscInitStruct->LSIState = RCC_LSI_ON;
 800ddfe:	687b      	ldr	r3, [r7, #4]
 800de00:	2201      	movs	r2, #1
 800de02:	615a      	str	r2, [r3, #20]
 800de04:	e002      	b.n	800de0c <HAL_RCC_GetOscConfig+0xb4>
  }
  else
  {
    RCC_OscInitStruct->LSIState = RCC_LSI_OFF;
 800de06:	687b      	ldr	r3, [r7, #4]
 800de08:	2200      	movs	r2, #0
 800de0a:	615a      	str	r2, [r3, #20]
  }

  /* Get the PLL configuration -----------------------------------------------*/
  if ((RCC->CR & RCC_CR_PLLON) == RCC_CR_PLLON)
 800de0c:	4b1f      	ldr	r3, [pc, #124]	@ (800de8c <HAL_RCC_GetOscConfig+0x134>)
 800de0e:	681b      	ldr	r3, [r3, #0]
 800de10:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800de14:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800de18:	d103      	bne.n	800de22 <HAL_RCC_GetOscConfig+0xca>
  {
    RCC_OscInitStruct->PLL.PLLState = RCC_PLL_ON;
 800de1a:	687b      	ldr	r3, [r7, #4]
 800de1c:	2202      	movs	r2, #2
 800de1e:	619a      	str	r2, [r3, #24]
 800de20:	e002      	b.n	800de28 <HAL_RCC_GetOscConfig+0xd0>
  }
  else
  {
    RCC_OscInitStruct->PLL.PLLState = RCC_PLL_OFF;
 800de22:	687b      	ldr	r3, [r7, #4]
 800de24:	2201      	movs	r2, #1
 800de26:	619a      	str	r2, [r3, #24]
  }
  RCC_OscInitStruct->PLL.PLLSource = (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800de28:	4b18      	ldr	r3, [pc, #96]	@ (800de8c <HAL_RCC_GetOscConfig+0x134>)
 800de2a:	685b      	ldr	r3, [r3, #4]
 800de2c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800de30:	687b      	ldr	r3, [r7, #4]
 800de32:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct->PLL.PLLM = (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM);
 800de34:	4b15      	ldr	r3, [pc, #84]	@ (800de8c <HAL_RCC_GetOscConfig+0x134>)
 800de36:	685b      	ldr	r3, [r3, #4]
 800de38:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800de3c:	687b      	ldr	r3, [r7, #4]
 800de3e:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct->PLL.PLLN = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800de40:	4b12      	ldr	r3, [pc, #72]	@ (800de8c <HAL_RCC_GetOscConfig+0x134>)
 800de42:	685b      	ldr	r3, [r3, #4]
 800de44:	099b      	lsrs	r3, r3, #6
 800de46:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800de4a:	687b      	ldr	r3, [r7, #4]
 800de4c:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct->PLL.PLLP = (uint32_t)((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) + RCC_PLLCFGR_PLLP_0) << 1U) >> RCC_PLLCFGR_PLLP_Pos);
 800de4e:	4b0f      	ldr	r3, [pc, #60]	@ (800de8c <HAL_RCC_GetOscConfig+0x134>)
 800de50:	685b      	ldr	r3, [r3, #4]
 800de52:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800de56:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 800de5a:	005b      	lsls	r3, r3, #1
 800de5c:	0c1a      	lsrs	r2, r3, #16
 800de5e:	687b      	ldr	r3, [r7, #4]
 800de60:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct->PLL.PLLQ = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos);
 800de62:	4b0a      	ldr	r3, [pc, #40]	@ (800de8c <HAL_RCC_GetOscConfig+0x134>)
 800de64:	685b      	ldr	r3, [r3, #4]
 800de66:	0e1b      	lsrs	r3, r3, #24
 800de68:	f003 020f 	and.w	r2, r3, #15
 800de6c:	687b      	ldr	r3, [r7, #4]
 800de6e:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct->PLL.PLLR = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 800de70:	4b06      	ldr	r3, [pc, #24]	@ (800de8c <HAL_RCC_GetOscConfig+0x134>)
 800de72:	685b      	ldr	r3, [r3, #4]
 800de74:	0f1b      	lsrs	r3, r3, #28
 800de76:	f003 0207 	and.w	r2, r3, #7
 800de7a:	687b      	ldr	r3, [r7, #4]
 800de7c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800de7e:	bf00      	nop
 800de80:	370c      	adds	r7, #12
 800de82:	46bd      	mov	sp, r7
 800de84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de88:	4770      	bx	lr
 800de8a:	bf00      	nop
 800de8c:	40023800 	.word	0x40023800

0800de90 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800de90:	b580      	push	{r7, lr}
 800de92:	b082      	sub	sp, #8
 800de94:	af00      	add	r7, sp, #0
 800de96:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800de98:	687b      	ldr	r3, [r7, #4]
 800de9a:	2b00      	cmp	r3, #0
 800de9c:	d101      	bne.n	800dea2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800de9e:	2301      	movs	r3, #1
 800dea0:	e07b      	b.n	800df9a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800dea2:	687b      	ldr	r3, [r7, #4]
 800dea4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dea6:	2b00      	cmp	r3, #0
 800dea8:	d108      	bne.n	800debc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800deaa:	687b      	ldr	r3, [r7, #4]
 800deac:	685b      	ldr	r3, [r3, #4]
 800deae:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800deb2:	d009      	beq.n	800dec8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800deb4:	687b      	ldr	r3, [r7, #4]
 800deb6:	2200      	movs	r2, #0
 800deb8:	61da      	str	r2, [r3, #28]
 800deba:	e005      	b.n	800dec8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800debc:	687b      	ldr	r3, [r7, #4]
 800debe:	2200      	movs	r2, #0
 800dec0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800dec2:	687b      	ldr	r3, [r7, #4]
 800dec4:	2200      	movs	r2, #0
 800dec6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800dec8:	687b      	ldr	r3, [r7, #4]
 800deca:	2200      	movs	r2, #0
 800decc:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800dece:	687b      	ldr	r3, [r7, #4]
 800ded0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800ded4:	b2db      	uxtb	r3, r3
 800ded6:	2b00      	cmp	r3, #0
 800ded8:	d106      	bne.n	800dee8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800deda:	687b      	ldr	r3, [r7, #4]
 800dedc:	2200      	movs	r2, #0
 800dede:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800dee2:	6878      	ldr	r0, [r7, #4]
 800dee4:	f7f3 fc08 	bl	80016f8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800dee8:	687b      	ldr	r3, [r7, #4]
 800deea:	2202      	movs	r2, #2
 800deec:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800def0:	687b      	ldr	r3, [r7, #4]
 800def2:	681b      	ldr	r3, [r3, #0]
 800def4:	681a      	ldr	r2, [r3, #0]
 800def6:	687b      	ldr	r3, [r7, #4]
 800def8:	681b      	ldr	r3, [r3, #0]
 800defa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800defe:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800df00:	687b      	ldr	r3, [r7, #4]
 800df02:	685b      	ldr	r3, [r3, #4]
 800df04:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800df08:	687b      	ldr	r3, [r7, #4]
 800df0a:	689b      	ldr	r3, [r3, #8]
 800df0c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800df10:	431a      	orrs	r2, r3
 800df12:	687b      	ldr	r3, [r7, #4]
 800df14:	68db      	ldr	r3, [r3, #12]
 800df16:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800df1a:	431a      	orrs	r2, r3
 800df1c:	687b      	ldr	r3, [r7, #4]
 800df1e:	691b      	ldr	r3, [r3, #16]
 800df20:	f003 0302 	and.w	r3, r3, #2
 800df24:	431a      	orrs	r2, r3
 800df26:	687b      	ldr	r3, [r7, #4]
 800df28:	695b      	ldr	r3, [r3, #20]
 800df2a:	f003 0301 	and.w	r3, r3, #1
 800df2e:	431a      	orrs	r2, r3
 800df30:	687b      	ldr	r3, [r7, #4]
 800df32:	699b      	ldr	r3, [r3, #24]
 800df34:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800df38:	431a      	orrs	r2, r3
 800df3a:	687b      	ldr	r3, [r7, #4]
 800df3c:	69db      	ldr	r3, [r3, #28]
 800df3e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800df42:	431a      	orrs	r2, r3
 800df44:	687b      	ldr	r3, [r7, #4]
 800df46:	6a1b      	ldr	r3, [r3, #32]
 800df48:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800df4c:	ea42 0103 	orr.w	r1, r2, r3
 800df50:	687b      	ldr	r3, [r7, #4]
 800df52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800df54:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800df58:	687b      	ldr	r3, [r7, #4]
 800df5a:	681b      	ldr	r3, [r3, #0]
 800df5c:	430a      	orrs	r2, r1
 800df5e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800df60:	687b      	ldr	r3, [r7, #4]
 800df62:	699b      	ldr	r3, [r3, #24]
 800df64:	0c1b      	lsrs	r3, r3, #16
 800df66:	f003 0104 	and.w	r1, r3, #4
 800df6a:	687b      	ldr	r3, [r7, #4]
 800df6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800df6e:	f003 0210 	and.w	r2, r3, #16
 800df72:	687b      	ldr	r3, [r7, #4]
 800df74:	681b      	ldr	r3, [r3, #0]
 800df76:	430a      	orrs	r2, r1
 800df78:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800df7a:	687b      	ldr	r3, [r7, #4]
 800df7c:	681b      	ldr	r3, [r3, #0]
 800df7e:	69da      	ldr	r2, [r3, #28]
 800df80:	687b      	ldr	r3, [r7, #4]
 800df82:	681b      	ldr	r3, [r3, #0]
 800df84:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800df88:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800df8a:	687b      	ldr	r3, [r7, #4]
 800df8c:	2200      	movs	r2, #0
 800df8e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800df90:	687b      	ldr	r3, [r7, #4]
 800df92:	2201      	movs	r2, #1
 800df94:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800df98:	2300      	movs	r3, #0
}
 800df9a:	4618      	mov	r0, r3
 800df9c:	3708      	adds	r7, #8
 800df9e:	46bd      	mov	sp, r7
 800dfa0:	bd80      	pop	{r7, pc}

0800dfa2 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 800dfa2:	b580      	push	{r7, lr}
 800dfa4:	b082      	sub	sp, #8
 800dfa6:	af00      	add	r7, sp, #0
 800dfa8:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800dfaa:	687b      	ldr	r3, [r7, #4]
 800dfac:	2b00      	cmp	r3, #0
 800dfae:	d101      	bne.n	800dfb4 <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 800dfb0:	2301      	movs	r3, #1
 800dfb2:	e01a      	b.n	800dfea <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 800dfb4:	687b      	ldr	r3, [r7, #4]
 800dfb6:	2202      	movs	r2, #2
 800dfb8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 800dfbc:	687b      	ldr	r3, [r7, #4]
 800dfbe:	681b      	ldr	r3, [r3, #0]
 800dfc0:	681a      	ldr	r2, [r3, #0]
 800dfc2:	687b      	ldr	r3, [r7, #4]
 800dfc4:	681b      	ldr	r3, [r3, #0]
 800dfc6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800dfca:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 800dfcc:	6878      	ldr	r0, [r7, #4]
 800dfce:	f7f3 fbdb 	bl	8001788 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800dfd2:	687b      	ldr	r3, [r7, #4]
 800dfd4:	2200      	movs	r2, #0
 800dfd6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 800dfd8:	687b      	ldr	r3, [r7, #4]
 800dfda:	2200      	movs	r2, #0
 800dfdc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 800dfe0:	687b      	ldr	r3, [r7, #4]
 800dfe2:	2200      	movs	r2, #0
 800dfe4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 800dfe8:	2300      	movs	r3, #0
}
 800dfea:	4618      	mov	r0, r3
 800dfec:	3708      	adds	r7, #8
 800dfee:	46bd      	mov	sp, r7
 800dff0:	bd80      	pop	{r7, pc}
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 800dff2:	b480      	push	{r7}
 800dff4:	b083      	sub	sp, #12
 800dff6:	af00      	add	r7, sp, #0
 800dff8:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
   */
}
 800dffa:	bf00      	nop
 800dffc:	370c      	adds	r7, #12
 800dffe:	46bd      	mov	sp, r7
 800e000:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e004:	4770      	bx	lr
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspDeInit(SPI_HandleTypeDef *hspi)
{
 800e006:	b480      	push	{r7}
 800e008:	b083      	sub	sp, #12
 800e00a:	af00      	add	r7, sp, #0
 800e00c:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspDeInit should be implemented in the user file
   */
}
 800e00e:	bf00      	nop
 800e010:	370c      	adds	r7, #12
 800e012:	46bd      	mov	sp, r7
 800e014:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e018:	4770      	bx	lr

0800e01a <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800e01a:	b580      	push	{r7, lr}
 800e01c:	b088      	sub	sp, #32
 800e01e:	af00      	add	r7, sp, #0
 800e020:	60f8      	str	r0, [r7, #12]
 800e022:	60b9      	str	r1, [r7, #8]
 800e024:	603b      	str	r3, [r7, #0]
 800e026:	4613      	mov	r3, r2
 800e028:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800e02a:	f7f4 f9ed 	bl	8002408 <HAL_GetTick>
 800e02e:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800e030:	88fb      	ldrh	r3, [r7, #6]
 800e032:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800e034:	68fb      	ldr	r3, [r7, #12]
 800e036:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800e03a:	b2db      	uxtb	r3, r3
 800e03c:	2b01      	cmp	r3, #1
 800e03e:	d001      	beq.n	800e044 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800e040:	2302      	movs	r3, #2
 800e042:	e12a      	b.n	800e29a <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 800e044:	68bb      	ldr	r3, [r7, #8]
 800e046:	2b00      	cmp	r3, #0
 800e048:	d002      	beq.n	800e050 <HAL_SPI_Transmit+0x36>
 800e04a:	88fb      	ldrh	r3, [r7, #6]
 800e04c:	2b00      	cmp	r3, #0
 800e04e:	d101      	bne.n	800e054 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800e050:	2301      	movs	r3, #1
 800e052:	e122      	b.n	800e29a <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800e054:	68fb      	ldr	r3, [r7, #12]
 800e056:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800e05a:	2b01      	cmp	r3, #1
 800e05c:	d101      	bne.n	800e062 <HAL_SPI_Transmit+0x48>
 800e05e:	2302      	movs	r3, #2
 800e060:	e11b      	b.n	800e29a <HAL_SPI_Transmit+0x280>
 800e062:	68fb      	ldr	r3, [r7, #12]
 800e064:	2201      	movs	r2, #1
 800e066:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800e06a:	68fb      	ldr	r3, [r7, #12]
 800e06c:	2203      	movs	r2, #3
 800e06e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800e072:	68fb      	ldr	r3, [r7, #12]
 800e074:	2200      	movs	r2, #0
 800e076:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800e078:	68fb      	ldr	r3, [r7, #12]
 800e07a:	68ba      	ldr	r2, [r7, #8]
 800e07c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800e07e:	68fb      	ldr	r3, [r7, #12]
 800e080:	88fa      	ldrh	r2, [r7, #6]
 800e082:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800e084:	68fb      	ldr	r3, [r7, #12]
 800e086:	88fa      	ldrh	r2, [r7, #6]
 800e088:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800e08a:	68fb      	ldr	r3, [r7, #12]
 800e08c:	2200      	movs	r2, #0
 800e08e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800e090:	68fb      	ldr	r3, [r7, #12]
 800e092:	2200      	movs	r2, #0
 800e094:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800e096:	68fb      	ldr	r3, [r7, #12]
 800e098:	2200      	movs	r2, #0
 800e09a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800e09c:	68fb      	ldr	r3, [r7, #12]
 800e09e:	2200      	movs	r2, #0
 800e0a0:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800e0a2:	68fb      	ldr	r3, [r7, #12]
 800e0a4:	2200      	movs	r2, #0
 800e0a6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800e0a8:	68fb      	ldr	r3, [r7, #12]
 800e0aa:	689b      	ldr	r3, [r3, #8]
 800e0ac:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800e0b0:	d10f      	bne.n	800e0d2 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800e0b2:	68fb      	ldr	r3, [r7, #12]
 800e0b4:	681b      	ldr	r3, [r3, #0]
 800e0b6:	681a      	ldr	r2, [r3, #0]
 800e0b8:	68fb      	ldr	r3, [r7, #12]
 800e0ba:	681b      	ldr	r3, [r3, #0]
 800e0bc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800e0c0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800e0c2:	68fb      	ldr	r3, [r7, #12]
 800e0c4:	681b      	ldr	r3, [r3, #0]
 800e0c6:	681a      	ldr	r2, [r3, #0]
 800e0c8:	68fb      	ldr	r3, [r7, #12]
 800e0ca:	681b      	ldr	r3, [r3, #0]
 800e0cc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800e0d0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800e0d2:	68fb      	ldr	r3, [r7, #12]
 800e0d4:	681b      	ldr	r3, [r3, #0]
 800e0d6:	681b      	ldr	r3, [r3, #0]
 800e0d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e0dc:	2b40      	cmp	r3, #64	@ 0x40
 800e0de:	d007      	beq.n	800e0f0 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800e0e0:	68fb      	ldr	r3, [r7, #12]
 800e0e2:	681b      	ldr	r3, [r3, #0]
 800e0e4:	681a      	ldr	r2, [r3, #0]
 800e0e6:	68fb      	ldr	r3, [r7, #12]
 800e0e8:	681b      	ldr	r3, [r3, #0]
 800e0ea:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800e0ee:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800e0f0:	68fb      	ldr	r3, [r7, #12]
 800e0f2:	68db      	ldr	r3, [r3, #12]
 800e0f4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800e0f8:	d152      	bne.n	800e1a0 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800e0fa:	68fb      	ldr	r3, [r7, #12]
 800e0fc:	685b      	ldr	r3, [r3, #4]
 800e0fe:	2b00      	cmp	r3, #0
 800e100:	d002      	beq.n	800e108 <HAL_SPI_Transmit+0xee>
 800e102:	8b7b      	ldrh	r3, [r7, #26]
 800e104:	2b01      	cmp	r3, #1
 800e106:	d145      	bne.n	800e194 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800e108:	68fb      	ldr	r3, [r7, #12]
 800e10a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e10c:	881a      	ldrh	r2, [r3, #0]
 800e10e:	68fb      	ldr	r3, [r7, #12]
 800e110:	681b      	ldr	r3, [r3, #0]
 800e112:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800e114:	68fb      	ldr	r3, [r7, #12]
 800e116:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e118:	1c9a      	adds	r2, r3, #2
 800e11a:	68fb      	ldr	r3, [r7, #12]
 800e11c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800e11e:	68fb      	ldr	r3, [r7, #12]
 800e120:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800e122:	b29b      	uxth	r3, r3
 800e124:	3b01      	subs	r3, #1
 800e126:	b29a      	uxth	r2, r3
 800e128:	68fb      	ldr	r3, [r7, #12]
 800e12a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800e12c:	e032      	b.n	800e194 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800e12e:	68fb      	ldr	r3, [r7, #12]
 800e130:	681b      	ldr	r3, [r3, #0]
 800e132:	689b      	ldr	r3, [r3, #8]
 800e134:	f003 0302 	and.w	r3, r3, #2
 800e138:	2b02      	cmp	r3, #2
 800e13a:	d112      	bne.n	800e162 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800e13c:	68fb      	ldr	r3, [r7, #12]
 800e13e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e140:	881a      	ldrh	r2, [r3, #0]
 800e142:	68fb      	ldr	r3, [r7, #12]
 800e144:	681b      	ldr	r3, [r3, #0]
 800e146:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800e148:	68fb      	ldr	r3, [r7, #12]
 800e14a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e14c:	1c9a      	adds	r2, r3, #2
 800e14e:	68fb      	ldr	r3, [r7, #12]
 800e150:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800e152:	68fb      	ldr	r3, [r7, #12]
 800e154:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800e156:	b29b      	uxth	r3, r3
 800e158:	3b01      	subs	r3, #1
 800e15a:	b29a      	uxth	r2, r3
 800e15c:	68fb      	ldr	r3, [r7, #12]
 800e15e:	86da      	strh	r2, [r3, #54]	@ 0x36
 800e160:	e018      	b.n	800e194 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e162:	f7f4 f951 	bl	8002408 <HAL_GetTick>
 800e166:	4602      	mov	r2, r0
 800e168:	69fb      	ldr	r3, [r7, #28]
 800e16a:	1ad3      	subs	r3, r2, r3
 800e16c:	683a      	ldr	r2, [r7, #0]
 800e16e:	429a      	cmp	r2, r3
 800e170:	d803      	bhi.n	800e17a <HAL_SPI_Transmit+0x160>
 800e172:	683b      	ldr	r3, [r7, #0]
 800e174:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e178:	d102      	bne.n	800e180 <HAL_SPI_Transmit+0x166>
 800e17a:	683b      	ldr	r3, [r7, #0]
 800e17c:	2b00      	cmp	r3, #0
 800e17e:	d109      	bne.n	800e194 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800e180:	68fb      	ldr	r3, [r7, #12]
 800e182:	2201      	movs	r2, #1
 800e184:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800e188:	68fb      	ldr	r3, [r7, #12]
 800e18a:	2200      	movs	r2, #0
 800e18c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800e190:	2303      	movs	r3, #3
 800e192:	e082      	b.n	800e29a <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800e194:	68fb      	ldr	r3, [r7, #12]
 800e196:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800e198:	b29b      	uxth	r3, r3
 800e19a:	2b00      	cmp	r3, #0
 800e19c:	d1c7      	bne.n	800e12e <HAL_SPI_Transmit+0x114>
 800e19e:	e053      	b.n	800e248 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800e1a0:	68fb      	ldr	r3, [r7, #12]
 800e1a2:	685b      	ldr	r3, [r3, #4]
 800e1a4:	2b00      	cmp	r3, #0
 800e1a6:	d002      	beq.n	800e1ae <HAL_SPI_Transmit+0x194>
 800e1a8:	8b7b      	ldrh	r3, [r7, #26]
 800e1aa:	2b01      	cmp	r3, #1
 800e1ac:	d147      	bne.n	800e23e <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800e1ae:	68fb      	ldr	r3, [r7, #12]
 800e1b0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800e1b2:	68fb      	ldr	r3, [r7, #12]
 800e1b4:	681b      	ldr	r3, [r3, #0]
 800e1b6:	330c      	adds	r3, #12
 800e1b8:	7812      	ldrb	r2, [r2, #0]
 800e1ba:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800e1bc:	68fb      	ldr	r3, [r7, #12]
 800e1be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e1c0:	1c5a      	adds	r2, r3, #1
 800e1c2:	68fb      	ldr	r3, [r7, #12]
 800e1c4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800e1c6:	68fb      	ldr	r3, [r7, #12]
 800e1c8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800e1ca:	b29b      	uxth	r3, r3
 800e1cc:	3b01      	subs	r3, #1
 800e1ce:	b29a      	uxth	r2, r3
 800e1d0:	68fb      	ldr	r3, [r7, #12]
 800e1d2:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800e1d4:	e033      	b.n	800e23e <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800e1d6:	68fb      	ldr	r3, [r7, #12]
 800e1d8:	681b      	ldr	r3, [r3, #0]
 800e1da:	689b      	ldr	r3, [r3, #8]
 800e1dc:	f003 0302 	and.w	r3, r3, #2
 800e1e0:	2b02      	cmp	r3, #2
 800e1e2:	d113      	bne.n	800e20c <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800e1e4:	68fb      	ldr	r3, [r7, #12]
 800e1e6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800e1e8:	68fb      	ldr	r3, [r7, #12]
 800e1ea:	681b      	ldr	r3, [r3, #0]
 800e1ec:	330c      	adds	r3, #12
 800e1ee:	7812      	ldrb	r2, [r2, #0]
 800e1f0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800e1f2:	68fb      	ldr	r3, [r7, #12]
 800e1f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e1f6:	1c5a      	adds	r2, r3, #1
 800e1f8:	68fb      	ldr	r3, [r7, #12]
 800e1fa:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800e1fc:	68fb      	ldr	r3, [r7, #12]
 800e1fe:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800e200:	b29b      	uxth	r3, r3
 800e202:	3b01      	subs	r3, #1
 800e204:	b29a      	uxth	r2, r3
 800e206:	68fb      	ldr	r3, [r7, #12]
 800e208:	86da      	strh	r2, [r3, #54]	@ 0x36
 800e20a:	e018      	b.n	800e23e <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e20c:	f7f4 f8fc 	bl	8002408 <HAL_GetTick>
 800e210:	4602      	mov	r2, r0
 800e212:	69fb      	ldr	r3, [r7, #28]
 800e214:	1ad3      	subs	r3, r2, r3
 800e216:	683a      	ldr	r2, [r7, #0]
 800e218:	429a      	cmp	r2, r3
 800e21a:	d803      	bhi.n	800e224 <HAL_SPI_Transmit+0x20a>
 800e21c:	683b      	ldr	r3, [r7, #0]
 800e21e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e222:	d102      	bne.n	800e22a <HAL_SPI_Transmit+0x210>
 800e224:	683b      	ldr	r3, [r7, #0]
 800e226:	2b00      	cmp	r3, #0
 800e228:	d109      	bne.n	800e23e <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800e22a:	68fb      	ldr	r3, [r7, #12]
 800e22c:	2201      	movs	r2, #1
 800e22e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800e232:	68fb      	ldr	r3, [r7, #12]
 800e234:	2200      	movs	r2, #0
 800e236:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800e23a:	2303      	movs	r3, #3
 800e23c:	e02d      	b.n	800e29a <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800e23e:	68fb      	ldr	r3, [r7, #12]
 800e240:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800e242:	b29b      	uxth	r3, r3
 800e244:	2b00      	cmp	r3, #0
 800e246:	d1c6      	bne.n	800e1d6 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800e248:	69fa      	ldr	r2, [r7, #28]
 800e24a:	6839      	ldr	r1, [r7, #0]
 800e24c:	68f8      	ldr	r0, [r7, #12]
 800e24e:	f001 ff2f 	bl	80100b0 <SPI_EndRxTxTransaction>
 800e252:	4603      	mov	r3, r0
 800e254:	2b00      	cmp	r3, #0
 800e256:	d002      	beq.n	800e25e <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800e258:	68fb      	ldr	r3, [r7, #12]
 800e25a:	2220      	movs	r2, #32
 800e25c:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800e25e:	68fb      	ldr	r3, [r7, #12]
 800e260:	689b      	ldr	r3, [r3, #8]
 800e262:	2b00      	cmp	r3, #0
 800e264:	d10a      	bne.n	800e27c <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800e266:	2300      	movs	r3, #0
 800e268:	617b      	str	r3, [r7, #20]
 800e26a:	68fb      	ldr	r3, [r7, #12]
 800e26c:	681b      	ldr	r3, [r3, #0]
 800e26e:	68db      	ldr	r3, [r3, #12]
 800e270:	617b      	str	r3, [r7, #20]
 800e272:	68fb      	ldr	r3, [r7, #12]
 800e274:	681b      	ldr	r3, [r3, #0]
 800e276:	689b      	ldr	r3, [r3, #8]
 800e278:	617b      	str	r3, [r7, #20]
 800e27a:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800e27c:	68fb      	ldr	r3, [r7, #12]
 800e27e:	2201      	movs	r2, #1
 800e280:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800e284:	68fb      	ldr	r3, [r7, #12]
 800e286:	2200      	movs	r2, #0
 800e288:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800e28c:	68fb      	ldr	r3, [r7, #12]
 800e28e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e290:	2b00      	cmp	r3, #0
 800e292:	d001      	beq.n	800e298 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 800e294:	2301      	movs	r3, #1
 800e296:	e000      	b.n	800e29a <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 800e298:	2300      	movs	r3, #0
  }
}
 800e29a:	4618      	mov	r0, r3
 800e29c:	3720      	adds	r7, #32
 800e29e:	46bd      	mov	sp, r7
 800e2a0:	bd80      	pop	{r7, pc}

0800e2a2 <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800e2a2:	b580      	push	{r7, lr}
 800e2a4:	b088      	sub	sp, #32
 800e2a6:	af02      	add	r7, sp, #8
 800e2a8:	60f8      	str	r0, [r7, #12]
 800e2aa:	60b9      	str	r1, [r7, #8]
 800e2ac:	603b      	str	r3, [r7, #0]
 800e2ae:	4613      	mov	r3, r2
 800e2b0:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 800e2b2:	68fb      	ldr	r3, [r7, #12]
 800e2b4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800e2b8:	b2db      	uxtb	r3, r3
 800e2ba:	2b01      	cmp	r3, #1
 800e2bc:	d001      	beq.n	800e2c2 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 800e2be:	2302      	movs	r3, #2
 800e2c0:	e104      	b.n	800e4cc <HAL_SPI_Receive+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 800e2c2:	68bb      	ldr	r3, [r7, #8]
 800e2c4:	2b00      	cmp	r3, #0
 800e2c6:	d002      	beq.n	800e2ce <HAL_SPI_Receive+0x2c>
 800e2c8:	88fb      	ldrh	r3, [r7, #6]
 800e2ca:	2b00      	cmp	r3, #0
 800e2cc:	d101      	bne.n	800e2d2 <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 800e2ce:	2301      	movs	r3, #1
 800e2d0:	e0fc      	b.n	800e4cc <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800e2d2:	68fb      	ldr	r3, [r7, #12]
 800e2d4:	685b      	ldr	r3, [r3, #4]
 800e2d6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800e2da:	d112      	bne.n	800e302 <HAL_SPI_Receive+0x60>
 800e2dc:	68fb      	ldr	r3, [r7, #12]
 800e2de:	689b      	ldr	r3, [r3, #8]
 800e2e0:	2b00      	cmp	r3, #0
 800e2e2:	d10e      	bne.n	800e302 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800e2e4:	68fb      	ldr	r3, [r7, #12]
 800e2e6:	2204      	movs	r2, #4
 800e2e8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800e2ec:	88fa      	ldrh	r2, [r7, #6]
 800e2ee:	683b      	ldr	r3, [r7, #0]
 800e2f0:	9300      	str	r3, [sp, #0]
 800e2f2:	4613      	mov	r3, r2
 800e2f4:	68ba      	ldr	r2, [r7, #8]
 800e2f6:	68b9      	ldr	r1, [r7, #8]
 800e2f8:	68f8      	ldr	r0, [r7, #12]
 800e2fa:	f000 f8eb 	bl	800e4d4 <HAL_SPI_TransmitReceive>
 800e2fe:	4603      	mov	r3, r0
 800e300:	e0e4      	b.n	800e4cc <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800e302:	f7f4 f881 	bl	8002408 <HAL_GetTick>
 800e306:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 800e308:	68fb      	ldr	r3, [r7, #12]
 800e30a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800e30e:	2b01      	cmp	r3, #1
 800e310:	d101      	bne.n	800e316 <HAL_SPI_Receive+0x74>
 800e312:	2302      	movs	r3, #2
 800e314:	e0da      	b.n	800e4cc <HAL_SPI_Receive+0x22a>
 800e316:	68fb      	ldr	r3, [r7, #12]
 800e318:	2201      	movs	r2, #1
 800e31a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800e31e:	68fb      	ldr	r3, [r7, #12]
 800e320:	2204      	movs	r2, #4
 800e322:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800e326:	68fb      	ldr	r3, [r7, #12]
 800e328:	2200      	movs	r2, #0
 800e32a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800e32c:	68fb      	ldr	r3, [r7, #12]
 800e32e:	68ba      	ldr	r2, [r7, #8]
 800e330:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 800e332:	68fb      	ldr	r3, [r7, #12]
 800e334:	88fa      	ldrh	r2, [r7, #6]
 800e336:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 800e338:	68fb      	ldr	r3, [r7, #12]
 800e33a:	88fa      	ldrh	r2, [r7, #6]
 800e33c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800e33e:	68fb      	ldr	r3, [r7, #12]
 800e340:	2200      	movs	r2, #0
 800e342:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 800e344:	68fb      	ldr	r3, [r7, #12]
 800e346:	2200      	movs	r2, #0
 800e348:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 800e34a:	68fb      	ldr	r3, [r7, #12]
 800e34c:	2200      	movs	r2, #0
 800e34e:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 800e350:	68fb      	ldr	r3, [r7, #12]
 800e352:	2200      	movs	r2, #0
 800e354:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800e356:	68fb      	ldr	r3, [r7, #12]
 800e358:	2200      	movs	r2, #0
 800e35a:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800e35c:	68fb      	ldr	r3, [r7, #12]
 800e35e:	689b      	ldr	r3, [r3, #8]
 800e360:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800e364:	d10f      	bne.n	800e386 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800e366:	68fb      	ldr	r3, [r7, #12]
 800e368:	681b      	ldr	r3, [r3, #0]
 800e36a:	681a      	ldr	r2, [r3, #0]
 800e36c:	68fb      	ldr	r3, [r7, #12]
 800e36e:	681b      	ldr	r3, [r3, #0]
 800e370:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800e374:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800e376:	68fb      	ldr	r3, [r7, #12]
 800e378:	681b      	ldr	r3, [r3, #0]
 800e37a:	681a      	ldr	r2, [r3, #0]
 800e37c:	68fb      	ldr	r3, [r7, #12]
 800e37e:	681b      	ldr	r3, [r3, #0]
 800e380:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800e384:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800e386:	68fb      	ldr	r3, [r7, #12]
 800e388:	681b      	ldr	r3, [r3, #0]
 800e38a:	681b      	ldr	r3, [r3, #0]
 800e38c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e390:	2b40      	cmp	r3, #64	@ 0x40
 800e392:	d007      	beq.n	800e3a4 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800e394:	68fb      	ldr	r3, [r7, #12]
 800e396:	681b      	ldr	r3, [r3, #0]
 800e398:	681a      	ldr	r2, [r3, #0]
 800e39a:	68fb      	ldr	r3, [r7, #12]
 800e39c:	681b      	ldr	r3, [r3, #0]
 800e39e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800e3a2:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800e3a4:	68fb      	ldr	r3, [r7, #12]
 800e3a6:	68db      	ldr	r3, [r3, #12]
 800e3a8:	2b00      	cmp	r3, #0
 800e3aa:	d170      	bne.n	800e48e <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800e3ac:	e035      	b.n	800e41a <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800e3ae:	68fb      	ldr	r3, [r7, #12]
 800e3b0:	681b      	ldr	r3, [r3, #0]
 800e3b2:	689b      	ldr	r3, [r3, #8]
 800e3b4:	f003 0301 	and.w	r3, r3, #1
 800e3b8:	2b01      	cmp	r3, #1
 800e3ba:	d115      	bne.n	800e3e8 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800e3bc:	68fb      	ldr	r3, [r7, #12]
 800e3be:	681b      	ldr	r3, [r3, #0]
 800e3c0:	f103 020c 	add.w	r2, r3, #12
 800e3c4:	68fb      	ldr	r3, [r7, #12]
 800e3c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e3c8:	7812      	ldrb	r2, [r2, #0]
 800e3ca:	b2d2      	uxtb	r2, r2
 800e3cc:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800e3ce:	68fb      	ldr	r3, [r7, #12]
 800e3d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e3d2:	1c5a      	adds	r2, r3, #1
 800e3d4:	68fb      	ldr	r3, [r7, #12]
 800e3d6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800e3d8:	68fb      	ldr	r3, [r7, #12]
 800e3da:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e3dc:	b29b      	uxth	r3, r3
 800e3de:	3b01      	subs	r3, #1
 800e3e0:	b29a      	uxth	r2, r3
 800e3e2:	68fb      	ldr	r3, [r7, #12]
 800e3e4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800e3e6:	e018      	b.n	800e41a <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e3e8:	f7f4 f80e 	bl	8002408 <HAL_GetTick>
 800e3ec:	4602      	mov	r2, r0
 800e3ee:	697b      	ldr	r3, [r7, #20]
 800e3f0:	1ad3      	subs	r3, r2, r3
 800e3f2:	683a      	ldr	r2, [r7, #0]
 800e3f4:	429a      	cmp	r2, r3
 800e3f6:	d803      	bhi.n	800e400 <HAL_SPI_Receive+0x15e>
 800e3f8:	683b      	ldr	r3, [r7, #0]
 800e3fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e3fe:	d102      	bne.n	800e406 <HAL_SPI_Receive+0x164>
 800e400:	683b      	ldr	r3, [r7, #0]
 800e402:	2b00      	cmp	r3, #0
 800e404:	d109      	bne.n	800e41a <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800e406:	68fb      	ldr	r3, [r7, #12]
 800e408:	2201      	movs	r2, #1
 800e40a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800e40e:	68fb      	ldr	r3, [r7, #12]
 800e410:	2200      	movs	r2, #0
 800e412:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800e416:	2303      	movs	r3, #3
 800e418:	e058      	b.n	800e4cc <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800e41a:	68fb      	ldr	r3, [r7, #12]
 800e41c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e41e:	b29b      	uxth	r3, r3
 800e420:	2b00      	cmp	r3, #0
 800e422:	d1c4      	bne.n	800e3ae <HAL_SPI_Receive+0x10c>
 800e424:	e038      	b.n	800e498 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800e426:	68fb      	ldr	r3, [r7, #12]
 800e428:	681b      	ldr	r3, [r3, #0]
 800e42a:	689b      	ldr	r3, [r3, #8]
 800e42c:	f003 0301 	and.w	r3, r3, #1
 800e430:	2b01      	cmp	r3, #1
 800e432:	d113      	bne.n	800e45c <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800e434:	68fb      	ldr	r3, [r7, #12]
 800e436:	681b      	ldr	r3, [r3, #0]
 800e438:	68da      	ldr	r2, [r3, #12]
 800e43a:	68fb      	ldr	r3, [r7, #12]
 800e43c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e43e:	b292      	uxth	r2, r2
 800e440:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800e442:	68fb      	ldr	r3, [r7, #12]
 800e444:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e446:	1c9a      	adds	r2, r3, #2
 800e448:	68fb      	ldr	r3, [r7, #12]
 800e44a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800e44c:	68fb      	ldr	r3, [r7, #12]
 800e44e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e450:	b29b      	uxth	r3, r3
 800e452:	3b01      	subs	r3, #1
 800e454:	b29a      	uxth	r2, r3
 800e456:	68fb      	ldr	r3, [r7, #12]
 800e458:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800e45a:	e018      	b.n	800e48e <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e45c:	f7f3 ffd4 	bl	8002408 <HAL_GetTick>
 800e460:	4602      	mov	r2, r0
 800e462:	697b      	ldr	r3, [r7, #20]
 800e464:	1ad3      	subs	r3, r2, r3
 800e466:	683a      	ldr	r2, [r7, #0]
 800e468:	429a      	cmp	r2, r3
 800e46a:	d803      	bhi.n	800e474 <HAL_SPI_Receive+0x1d2>
 800e46c:	683b      	ldr	r3, [r7, #0]
 800e46e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e472:	d102      	bne.n	800e47a <HAL_SPI_Receive+0x1d8>
 800e474:	683b      	ldr	r3, [r7, #0]
 800e476:	2b00      	cmp	r3, #0
 800e478:	d109      	bne.n	800e48e <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800e47a:	68fb      	ldr	r3, [r7, #12]
 800e47c:	2201      	movs	r2, #1
 800e47e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800e482:	68fb      	ldr	r3, [r7, #12]
 800e484:	2200      	movs	r2, #0
 800e486:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800e48a:	2303      	movs	r3, #3
 800e48c:	e01e      	b.n	800e4cc <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800e48e:	68fb      	ldr	r3, [r7, #12]
 800e490:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e492:	b29b      	uxth	r3, r3
 800e494:	2b00      	cmp	r3, #0
 800e496:	d1c6      	bne.n	800e426 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800e498:	697a      	ldr	r2, [r7, #20]
 800e49a:	6839      	ldr	r1, [r7, #0]
 800e49c:	68f8      	ldr	r0, [r7, #12]
 800e49e:	f001 fda1 	bl	800ffe4 <SPI_EndRxTransaction>
 800e4a2:	4603      	mov	r3, r0
 800e4a4:	2b00      	cmp	r3, #0
 800e4a6:	d002      	beq.n	800e4ae <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800e4a8:	68fb      	ldr	r3, [r7, #12]
 800e4aa:	2220      	movs	r2, #32
 800e4ac:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 800e4ae:	68fb      	ldr	r3, [r7, #12]
 800e4b0:	2201      	movs	r2, #1
 800e4b2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800e4b6:	68fb      	ldr	r3, [r7, #12]
 800e4b8:	2200      	movs	r2, #0
 800e4ba:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800e4be:	68fb      	ldr	r3, [r7, #12]
 800e4c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e4c2:	2b00      	cmp	r3, #0
 800e4c4:	d001      	beq.n	800e4ca <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 800e4c6:	2301      	movs	r3, #1
 800e4c8:	e000      	b.n	800e4cc <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 800e4ca:	2300      	movs	r3, #0
  }
}
 800e4cc:	4618      	mov	r0, r3
 800e4ce:	3718      	adds	r7, #24
 800e4d0:	46bd      	mov	sp, r7
 800e4d2:	bd80      	pop	{r7, pc}

0800e4d4 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800e4d4:	b580      	push	{r7, lr}
 800e4d6:	b08a      	sub	sp, #40	@ 0x28
 800e4d8:	af00      	add	r7, sp, #0
 800e4da:	60f8      	str	r0, [r7, #12]
 800e4dc:	60b9      	str	r1, [r7, #8]
 800e4de:	607a      	str	r2, [r7, #4]
 800e4e0:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800e4e2:	2301      	movs	r3, #1
 800e4e4:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800e4e6:	f7f3 ff8f 	bl	8002408 <HAL_GetTick>
 800e4ea:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800e4ec:	68fb      	ldr	r3, [r7, #12]
 800e4ee:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800e4f2:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800e4f4:	68fb      	ldr	r3, [r7, #12]
 800e4f6:	685b      	ldr	r3, [r3, #4]
 800e4f8:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800e4fa:	887b      	ldrh	r3, [r7, #2]
 800e4fc:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800e4fe:	7ffb      	ldrb	r3, [r7, #31]
 800e500:	2b01      	cmp	r3, #1
 800e502:	d00c      	beq.n	800e51e <HAL_SPI_TransmitReceive+0x4a>
 800e504:	69bb      	ldr	r3, [r7, #24]
 800e506:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800e50a:	d106      	bne.n	800e51a <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800e50c:	68fb      	ldr	r3, [r7, #12]
 800e50e:	689b      	ldr	r3, [r3, #8]
 800e510:	2b00      	cmp	r3, #0
 800e512:	d102      	bne.n	800e51a <HAL_SPI_TransmitReceive+0x46>
 800e514:	7ffb      	ldrb	r3, [r7, #31]
 800e516:	2b04      	cmp	r3, #4
 800e518:	d001      	beq.n	800e51e <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800e51a:	2302      	movs	r3, #2
 800e51c:	e17f      	b.n	800e81e <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800e51e:	68bb      	ldr	r3, [r7, #8]
 800e520:	2b00      	cmp	r3, #0
 800e522:	d005      	beq.n	800e530 <HAL_SPI_TransmitReceive+0x5c>
 800e524:	687b      	ldr	r3, [r7, #4]
 800e526:	2b00      	cmp	r3, #0
 800e528:	d002      	beq.n	800e530 <HAL_SPI_TransmitReceive+0x5c>
 800e52a:	887b      	ldrh	r3, [r7, #2]
 800e52c:	2b00      	cmp	r3, #0
 800e52e:	d101      	bne.n	800e534 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 800e530:	2301      	movs	r3, #1
 800e532:	e174      	b.n	800e81e <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800e534:	68fb      	ldr	r3, [r7, #12]
 800e536:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800e53a:	2b01      	cmp	r3, #1
 800e53c:	d101      	bne.n	800e542 <HAL_SPI_TransmitReceive+0x6e>
 800e53e:	2302      	movs	r3, #2
 800e540:	e16d      	b.n	800e81e <HAL_SPI_TransmitReceive+0x34a>
 800e542:	68fb      	ldr	r3, [r7, #12]
 800e544:	2201      	movs	r2, #1
 800e546:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800e54a:	68fb      	ldr	r3, [r7, #12]
 800e54c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800e550:	b2db      	uxtb	r3, r3
 800e552:	2b04      	cmp	r3, #4
 800e554:	d003      	beq.n	800e55e <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800e556:	68fb      	ldr	r3, [r7, #12]
 800e558:	2205      	movs	r2, #5
 800e55a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800e55e:	68fb      	ldr	r3, [r7, #12]
 800e560:	2200      	movs	r2, #0
 800e562:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800e564:	68fb      	ldr	r3, [r7, #12]
 800e566:	687a      	ldr	r2, [r7, #4]
 800e568:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 800e56a:	68fb      	ldr	r3, [r7, #12]
 800e56c:	887a      	ldrh	r2, [r7, #2]
 800e56e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800e570:	68fb      	ldr	r3, [r7, #12]
 800e572:	887a      	ldrh	r2, [r7, #2]
 800e574:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800e576:	68fb      	ldr	r3, [r7, #12]
 800e578:	68ba      	ldr	r2, [r7, #8]
 800e57a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 800e57c:	68fb      	ldr	r3, [r7, #12]
 800e57e:	887a      	ldrh	r2, [r7, #2]
 800e580:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800e582:	68fb      	ldr	r3, [r7, #12]
 800e584:	887a      	ldrh	r2, [r7, #2]
 800e586:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800e588:	68fb      	ldr	r3, [r7, #12]
 800e58a:	2200      	movs	r2, #0
 800e58c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800e58e:	68fb      	ldr	r3, [r7, #12]
 800e590:	2200      	movs	r2, #0
 800e592:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800e594:	68fb      	ldr	r3, [r7, #12]
 800e596:	681b      	ldr	r3, [r3, #0]
 800e598:	681b      	ldr	r3, [r3, #0]
 800e59a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e59e:	2b40      	cmp	r3, #64	@ 0x40
 800e5a0:	d007      	beq.n	800e5b2 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800e5a2:	68fb      	ldr	r3, [r7, #12]
 800e5a4:	681b      	ldr	r3, [r3, #0]
 800e5a6:	681a      	ldr	r2, [r3, #0]
 800e5a8:	68fb      	ldr	r3, [r7, #12]
 800e5aa:	681b      	ldr	r3, [r3, #0]
 800e5ac:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800e5b0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800e5b2:	68fb      	ldr	r3, [r7, #12]
 800e5b4:	68db      	ldr	r3, [r3, #12]
 800e5b6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800e5ba:	d17e      	bne.n	800e6ba <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800e5bc:	68fb      	ldr	r3, [r7, #12]
 800e5be:	685b      	ldr	r3, [r3, #4]
 800e5c0:	2b00      	cmp	r3, #0
 800e5c2:	d002      	beq.n	800e5ca <HAL_SPI_TransmitReceive+0xf6>
 800e5c4:	8afb      	ldrh	r3, [r7, #22]
 800e5c6:	2b01      	cmp	r3, #1
 800e5c8:	d16c      	bne.n	800e6a4 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800e5ca:	68fb      	ldr	r3, [r7, #12]
 800e5cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e5ce:	881a      	ldrh	r2, [r3, #0]
 800e5d0:	68fb      	ldr	r3, [r7, #12]
 800e5d2:	681b      	ldr	r3, [r3, #0]
 800e5d4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800e5d6:	68fb      	ldr	r3, [r7, #12]
 800e5d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e5da:	1c9a      	adds	r2, r3, #2
 800e5dc:	68fb      	ldr	r3, [r7, #12]
 800e5de:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800e5e0:	68fb      	ldr	r3, [r7, #12]
 800e5e2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800e5e4:	b29b      	uxth	r3, r3
 800e5e6:	3b01      	subs	r3, #1
 800e5e8:	b29a      	uxth	r2, r3
 800e5ea:	68fb      	ldr	r3, [r7, #12]
 800e5ec:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800e5ee:	e059      	b.n	800e6a4 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800e5f0:	68fb      	ldr	r3, [r7, #12]
 800e5f2:	681b      	ldr	r3, [r3, #0]
 800e5f4:	689b      	ldr	r3, [r3, #8]
 800e5f6:	f003 0302 	and.w	r3, r3, #2
 800e5fa:	2b02      	cmp	r3, #2
 800e5fc:	d11b      	bne.n	800e636 <HAL_SPI_TransmitReceive+0x162>
 800e5fe:	68fb      	ldr	r3, [r7, #12]
 800e600:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800e602:	b29b      	uxth	r3, r3
 800e604:	2b00      	cmp	r3, #0
 800e606:	d016      	beq.n	800e636 <HAL_SPI_TransmitReceive+0x162>
 800e608:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e60a:	2b01      	cmp	r3, #1
 800e60c:	d113      	bne.n	800e636 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800e60e:	68fb      	ldr	r3, [r7, #12]
 800e610:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e612:	881a      	ldrh	r2, [r3, #0]
 800e614:	68fb      	ldr	r3, [r7, #12]
 800e616:	681b      	ldr	r3, [r3, #0]
 800e618:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800e61a:	68fb      	ldr	r3, [r7, #12]
 800e61c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e61e:	1c9a      	adds	r2, r3, #2
 800e620:	68fb      	ldr	r3, [r7, #12]
 800e622:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800e624:	68fb      	ldr	r3, [r7, #12]
 800e626:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800e628:	b29b      	uxth	r3, r3
 800e62a:	3b01      	subs	r3, #1
 800e62c:	b29a      	uxth	r2, r3
 800e62e:	68fb      	ldr	r3, [r7, #12]
 800e630:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800e632:	2300      	movs	r3, #0
 800e634:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800e636:	68fb      	ldr	r3, [r7, #12]
 800e638:	681b      	ldr	r3, [r3, #0]
 800e63a:	689b      	ldr	r3, [r3, #8]
 800e63c:	f003 0301 	and.w	r3, r3, #1
 800e640:	2b01      	cmp	r3, #1
 800e642:	d119      	bne.n	800e678 <HAL_SPI_TransmitReceive+0x1a4>
 800e644:	68fb      	ldr	r3, [r7, #12]
 800e646:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e648:	b29b      	uxth	r3, r3
 800e64a:	2b00      	cmp	r3, #0
 800e64c:	d014      	beq.n	800e678 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800e64e:	68fb      	ldr	r3, [r7, #12]
 800e650:	681b      	ldr	r3, [r3, #0]
 800e652:	68da      	ldr	r2, [r3, #12]
 800e654:	68fb      	ldr	r3, [r7, #12]
 800e656:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e658:	b292      	uxth	r2, r2
 800e65a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800e65c:	68fb      	ldr	r3, [r7, #12]
 800e65e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e660:	1c9a      	adds	r2, r3, #2
 800e662:	68fb      	ldr	r3, [r7, #12]
 800e664:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800e666:	68fb      	ldr	r3, [r7, #12]
 800e668:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e66a:	b29b      	uxth	r3, r3
 800e66c:	3b01      	subs	r3, #1
 800e66e:	b29a      	uxth	r2, r3
 800e670:	68fb      	ldr	r3, [r7, #12]
 800e672:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800e674:	2301      	movs	r3, #1
 800e676:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800e678:	f7f3 fec6 	bl	8002408 <HAL_GetTick>
 800e67c:	4602      	mov	r2, r0
 800e67e:	6a3b      	ldr	r3, [r7, #32]
 800e680:	1ad3      	subs	r3, r2, r3
 800e682:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e684:	429a      	cmp	r2, r3
 800e686:	d80d      	bhi.n	800e6a4 <HAL_SPI_TransmitReceive+0x1d0>
 800e688:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e68a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e68e:	d009      	beq.n	800e6a4 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800e690:	68fb      	ldr	r3, [r7, #12]
 800e692:	2201      	movs	r2, #1
 800e694:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800e698:	68fb      	ldr	r3, [r7, #12]
 800e69a:	2200      	movs	r2, #0
 800e69c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800e6a0:	2303      	movs	r3, #3
 800e6a2:	e0bc      	b.n	800e81e <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800e6a4:	68fb      	ldr	r3, [r7, #12]
 800e6a6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800e6a8:	b29b      	uxth	r3, r3
 800e6aa:	2b00      	cmp	r3, #0
 800e6ac:	d1a0      	bne.n	800e5f0 <HAL_SPI_TransmitReceive+0x11c>
 800e6ae:	68fb      	ldr	r3, [r7, #12]
 800e6b0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e6b2:	b29b      	uxth	r3, r3
 800e6b4:	2b00      	cmp	r3, #0
 800e6b6:	d19b      	bne.n	800e5f0 <HAL_SPI_TransmitReceive+0x11c>
 800e6b8:	e082      	b.n	800e7c0 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800e6ba:	68fb      	ldr	r3, [r7, #12]
 800e6bc:	685b      	ldr	r3, [r3, #4]
 800e6be:	2b00      	cmp	r3, #0
 800e6c0:	d002      	beq.n	800e6c8 <HAL_SPI_TransmitReceive+0x1f4>
 800e6c2:	8afb      	ldrh	r3, [r7, #22]
 800e6c4:	2b01      	cmp	r3, #1
 800e6c6:	d171      	bne.n	800e7ac <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800e6c8:	68fb      	ldr	r3, [r7, #12]
 800e6ca:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800e6cc:	68fb      	ldr	r3, [r7, #12]
 800e6ce:	681b      	ldr	r3, [r3, #0]
 800e6d0:	330c      	adds	r3, #12
 800e6d2:	7812      	ldrb	r2, [r2, #0]
 800e6d4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800e6d6:	68fb      	ldr	r3, [r7, #12]
 800e6d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e6da:	1c5a      	adds	r2, r3, #1
 800e6dc:	68fb      	ldr	r3, [r7, #12]
 800e6de:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800e6e0:	68fb      	ldr	r3, [r7, #12]
 800e6e2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800e6e4:	b29b      	uxth	r3, r3
 800e6e6:	3b01      	subs	r3, #1
 800e6e8:	b29a      	uxth	r2, r3
 800e6ea:	68fb      	ldr	r3, [r7, #12]
 800e6ec:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800e6ee:	e05d      	b.n	800e7ac <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800e6f0:	68fb      	ldr	r3, [r7, #12]
 800e6f2:	681b      	ldr	r3, [r3, #0]
 800e6f4:	689b      	ldr	r3, [r3, #8]
 800e6f6:	f003 0302 	and.w	r3, r3, #2
 800e6fa:	2b02      	cmp	r3, #2
 800e6fc:	d11c      	bne.n	800e738 <HAL_SPI_TransmitReceive+0x264>
 800e6fe:	68fb      	ldr	r3, [r7, #12]
 800e700:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800e702:	b29b      	uxth	r3, r3
 800e704:	2b00      	cmp	r3, #0
 800e706:	d017      	beq.n	800e738 <HAL_SPI_TransmitReceive+0x264>
 800e708:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e70a:	2b01      	cmp	r3, #1
 800e70c:	d114      	bne.n	800e738 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800e70e:	68fb      	ldr	r3, [r7, #12]
 800e710:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800e712:	68fb      	ldr	r3, [r7, #12]
 800e714:	681b      	ldr	r3, [r3, #0]
 800e716:	330c      	adds	r3, #12
 800e718:	7812      	ldrb	r2, [r2, #0]
 800e71a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800e71c:	68fb      	ldr	r3, [r7, #12]
 800e71e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e720:	1c5a      	adds	r2, r3, #1
 800e722:	68fb      	ldr	r3, [r7, #12]
 800e724:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800e726:	68fb      	ldr	r3, [r7, #12]
 800e728:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800e72a:	b29b      	uxth	r3, r3
 800e72c:	3b01      	subs	r3, #1
 800e72e:	b29a      	uxth	r2, r3
 800e730:	68fb      	ldr	r3, [r7, #12]
 800e732:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800e734:	2300      	movs	r3, #0
 800e736:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800e738:	68fb      	ldr	r3, [r7, #12]
 800e73a:	681b      	ldr	r3, [r3, #0]
 800e73c:	689b      	ldr	r3, [r3, #8]
 800e73e:	f003 0301 	and.w	r3, r3, #1
 800e742:	2b01      	cmp	r3, #1
 800e744:	d119      	bne.n	800e77a <HAL_SPI_TransmitReceive+0x2a6>
 800e746:	68fb      	ldr	r3, [r7, #12]
 800e748:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e74a:	b29b      	uxth	r3, r3
 800e74c:	2b00      	cmp	r3, #0
 800e74e:	d014      	beq.n	800e77a <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800e750:	68fb      	ldr	r3, [r7, #12]
 800e752:	681b      	ldr	r3, [r3, #0]
 800e754:	68da      	ldr	r2, [r3, #12]
 800e756:	68fb      	ldr	r3, [r7, #12]
 800e758:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e75a:	b2d2      	uxtb	r2, r2
 800e75c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800e75e:	68fb      	ldr	r3, [r7, #12]
 800e760:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e762:	1c5a      	adds	r2, r3, #1
 800e764:	68fb      	ldr	r3, [r7, #12]
 800e766:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800e768:	68fb      	ldr	r3, [r7, #12]
 800e76a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e76c:	b29b      	uxth	r3, r3
 800e76e:	3b01      	subs	r3, #1
 800e770:	b29a      	uxth	r2, r3
 800e772:	68fb      	ldr	r3, [r7, #12]
 800e774:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800e776:	2301      	movs	r3, #1
 800e778:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800e77a:	f7f3 fe45 	bl	8002408 <HAL_GetTick>
 800e77e:	4602      	mov	r2, r0
 800e780:	6a3b      	ldr	r3, [r7, #32]
 800e782:	1ad3      	subs	r3, r2, r3
 800e784:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e786:	429a      	cmp	r2, r3
 800e788:	d803      	bhi.n	800e792 <HAL_SPI_TransmitReceive+0x2be>
 800e78a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e78c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e790:	d102      	bne.n	800e798 <HAL_SPI_TransmitReceive+0x2c4>
 800e792:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e794:	2b00      	cmp	r3, #0
 800e796:	d109      	bne.n	800e7ac <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800e798:	68fb      	ldr	r3, [r7, #12]
 800e79a:	2201      	movs	r2, #1
 800e79c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800e7a0:	68fb      	ldr	r3, [r7, #12]
 800e7a2:	2200      	movs	r2, #0
 800e7a4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800e7a8:	2303      	movs	r3, #3
 800e7aa:	e038      	b.n	800e81e <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800e7ac:	68fb      	ldr	r3, [r7, #12]
 800e7ae:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800e7b0:	b29b      	uxth	r3, r3
 800e7b2:	2b00      	cmp	r3, #0
 800e7b4:	d19c      	bne.n	800e6f0 <HAL_SPI_TransmitReceive+0x21c>
 800e7b6:	68fb      	ldr	r3, [r7, #12]
 800e7b8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e7ba:	b29b      	uxth	r3, r3
 800e7bc:	2b00      	cmp	r3, #0
 800e7be:	d197      	bne.n	800e6f0 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800e7c0:	6a3a      	ldr	r2, [r7, #32]
 800e7c2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800e7c4:	68f8      	ldr	r0, [r7, #12]
 800e7c6:	f001 fc73 	bl	80100b0 <SPI_EndRxTxTransaction>
 800e7ca:	4603      	mov	r3, r0
 800e7cc:	2b00      	cmp	r3, #0
 800e7ce:	d008      	beq.n	800e7e2 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800e7d0:	68fb      	ldr	r3, [r7, #12]
 800e7d2:	2220      	movs	r2, #32
 800e7d4:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 800e7d6:	68fb      	ldr	r3, [r7, #12]
 800e7d8:	2200      	movs	r2, #0
 800e7da:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800e7de:	2301      	movs	r3, #1
 800e7e0:	e01d      	b.n	800e81e <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800e7e2:	68fb      	ldr	r3, [r7, #12]
 800e7e4:	689b      	ldr	r3, [r3, #8]
 800e7e6:	2b00      	cmp	r3, #0
 800e7e8:	d10a      	bne.n	800e800 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800e7ea:	2300      	movs	r3, #0
 800e7ec:	613b      	str	r3, [r7, #16]
 800e7ee:	68fb      	ldr	r3, [r7, #12]
 800e7f0:	681b      	ldr	r3, [r3, #0]
 800e7f2:	68db      	ldr	r3, [r3, #12]
 800e7f4:	613b      	str	r3, [r7, #16]
 800e7f6:	68fb      	ldr	r3, [r7, #12]
 800e7f8:	681b      	ldr	r3, [r3, #0]
 800e7fa:	689b      	ldr	r3, [r3, #8]
 800e7fc:	613b      	str	r3, [r7, #16]
 800e7fe:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 800e800:	68fb      	ldr	r3, [r7, #12]
 800e802:	2201      	movs	r2, #1
 800e804:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800e808:	68fb      	ldr	r3, [r7, #12]
 800e80a:	2200      	movs	r2, #0
 800e80c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800e810:	68fb      	ldr	r3, [r7, #12]
 800e812:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e814:	2b00      	cmp	r3, #0
 800e816:	d001      	beq.n	800e81c <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 800e818:	2301      	movs	r3, #1
 800e81a:	e000      	b.n	800e81e <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 800e81c:	2300      	movs	r3, #0
  }
}
 800e81e:	4618      	mov	r0, r3
 800e820:	3728      	adds	r7, #40	@ 0x28
 800e822:	46bd      	mov	sp, r7
 800e824:	bd80      	pop	{r7, pc}
	...

0800e828 <HAL_SPI_Transmit_IT>:
  * @param  pData pointer to data buffer (u8 or u16 data elements)
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 800e828:	b480      	push	{r7}
 800e82a:	b085      	sub	sp, #20
 800e82c:	af00      	add	r7, sp, #0
 800e82e:	60f8      	str	r0, [r7, #12]
 800e830:	60b9      	str	r1, [r7, #8]
 800e832:	4613      	mov	r3, r2
 800e834:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));


  if ((pData == NULL) || (Size == 0U))
 800e836:	68bb      	ldr	r3, [r7, #8]
 800e838:	2b00      	cmp	r3, #0
 800e83a:	d002      	beq.n	800e842 <HAL_SPI_Transmit_IT+0x1a>
 800e83c:	88fb      	ldrh	r3, [r7, #6]
 800e83e:	2b00      	cmp	r3, #0
 800e840:	d101      	bne.n	800e846 <HAL_SPI_Transmit_IT+0x1e>
  {
    return HAL_ERROR;
 800e842:	2301      	movs	r3, #1
 800e844:	e06a      	b.n	800e91c <HAL_SPI_Transmit_IT+0xf4>
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 800e846:	68fb      	ldr	r3, [r7, #12]
 800e848:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800e84c:	b2db      	uxtb	r3, r3
 800e84e:	2b01      	cmp	r3, #1
 800e850:	d001      	beq.n	800e856 <HAL_SPI_Transmit_IT+0x2e>
  {
    return HAL_BUSY;
 800e852:	2302      	movs	r3, #2
 800e854:	e062      	b.n	800e91c <HAL_SPI_Transmit_IT+0xf4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800e856:	68fb      	ldr	r3, [r7, #12]
 800e858:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800e85c:	2b01      	cmp	r3, #1
 800e85e:	d101      	bne.n	800e864 <HAL_SPI_Transmit_IT+0x3c>
 800e860:	2302      	movs	r3, #2
 800e862:	e05b      	b.n	800e91c <HAL_SPI_Transmit_IT+0xf4>
 800e864:	68fb      	ldr	r3, [r7, #12]
 800e866:	2201      	movs	r2, #1
 800e868:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800e86c:	68fb      	ldr	r3, [r7, #12]
 800e86e:	2203      	movs	r2, #3
 800e870:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800e874:	68fb      	ldr	r3, [r7, #12]
 800e876:	2200      	movs	r2, #0
 800e878:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800e87a:	68fb      	ldr	r3, [r7, #12]
 800e87c:	68ba      	ldr	r2, [r7, #8]
 800e87e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800e880:	68fb      	ldr	r3, [r7, #12]
 800e882:	88fa      	ldrh	r2, [r7, #6]
 800e884:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800e886:	68fb      	ldr	r3, [r7, #12]
 800e888:	88fa      	ldrh	r2, [r7, #6]
 800e88a:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800e88c:	68fb      	ldr	r3, [r7, #12]
 800e88e:	2200      	movs	r2, #0
 800e890:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800e892:	68fb      	ldr	r3, [r7, #12]
 800e894:	2200      	movs	r2, #0
 800e896:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800e898:	68fb      	ldr	r3, [r7, #12]
 800e89a:	2200      	movs	r2, #0
 800e89c:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 800e89e:	68fb      	ldr	r3, [r7, #12]
 800e8a0:	2200      	movs	r2, #0
 800e8a2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800e8a4:	68fb      	ldr	r3, [r7, #12]
 800e8a6:	68db      	ldr	r3, [r3, #12]
 800e8a8:	2b00      	cmp	r3, #0
 800e8aa:	d003      	beq.n	800e8b4 <HAL_SPI_Transmit_IT+0x8c>
  {
    hspi->TxISR = SPI_TxISR_16BIT;
 800e8ac:	68fb      	ldr	r3, [r7, #12]
 800e8ae:	4a1e      	ldr	r2, [pc, #120]	@ (800e928 <HAL_SPI_Transmit_IT+0x100>)
 800e8b0:	645a      	str	r2, [r3, #68]	@ 0x44
 800e8b2:	e002      	b.n	800e8ba <HAL_SPI_Transmit_IT+0x92>
  }
  else
  {
    hspi->TxISR = SPI_TxISR_8BIT;
 800e8b4:	68fb      	ldr	r3, [r7, #12]
 800e8b6:	4a1d      	ldr	r2, [pc, #116]	@ (800e92c <HAL_SPI_Transmit_IT+0x104>)
 800e8b8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800e8ba:	68fb      	ldr	r3, [r7, #12]
 800e8bc:	689b      	ldr	r3, [r3, #8]
 800e8be:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800e8c2:	d10f      	bne.n	800e8e4 <HAL_SPI_Transmit_IT+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800e8c4:	68fb      	ldr	r3, [r7, #12]
 800e8c6:	681b      	ldr	r3, [r3, #0]
 800e8c8:	681a      	ldr	r2, [r3, #0]
 800e8ca:	68fb      	ldr	r3, [r7, #12]
 800e8cc:	681b      	ldr	r3, [r3, #0]
 800e8ce:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800e8d2:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800e8d4:	68fb      	ldr	r3, [r7, #12]
 800e8d6:	681b      	ldr	r3, [r3, #0]
 800e8d8:	681a      	ldr	r2, [r3, #0]
 800e8da:	68fb      	ldr	r3, [r7, #12]
 800e8dc:	681b      	ldr	r3, [r3, #0]
 800e8de:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800e8e2:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800e8e4:	68fb      	ldr	r3, [r7, #12]
 800e8e6:	681b      	ldr	r3, [r3, #0]
 800e8e8:	681b      	ldr	r3, [r3, #0]
 800e8ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e8ee:	2b40      	cmp	r3, #64	@ 0x40
 800e8f0:	d007      	beq.n	800e902 <HAL_SPI_Transmit_IT+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800e8f2:	68fb      	ldr	r3, [r7, #12]
 800e8f4:	681b      	ldr	r3, [r3, #0]
 800e8f6:	681a      	ldr	r2, [r3, #0]
 800e8f8:	68fb      	ldr	r3, [r7, #12]
 800e8fa:	681b      	ldr	r3, [r3, #0]
 800e8fc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800e900:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800e902:	68fb      	ldr	r3, [r7, #12]
 800e904:	2200      	movs	r2, #0
 800e906:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 800e90a:	68fb      	ldr	r3, [r7, #12]
 800e90c:	681b      	ldr	r3, [r3, #0]
 800e90e:	685a      	ldr	r2, [r3, #4]
 800e910:	68fb      	ldr	r3, [r7, #12]
 800e912:	681b      	ldr	r3, [r3, #0]
 800e914:	f042 02a0 	orr.w	r2, r2, #160	@ 0xa0
 800e918:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800e91a:	2300      	movs	r3, #0
}
 800e91c:	4618      	mov	r0, r3
 800e91e:	3714      	adds	r7, #20
 800e920:	46bd      	mov	sp, r7
 800e922:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e926:	4770      	bx	lr
 800e928:	0800fe91 	.word	0x0800fe91
 800e92c:	0800fe4b 	.word	0x0800fe4b

0800e930 <HAL_SPI_Receive_IT>:
  * @param  pData pointer to data buffer (u8 or u16 data elements)
  * @param  Size amount of data elements (u8 or u16) to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 800e930:	b580      	push	{r7, lr}
 800e932:	b084      	sub	sp, #16
 800e934:	af00      	add	r7, sp, #0
 800e936:	60f8      	str	r0, [r7, #12]
 800e938:	60b9      	str	r1, [r7, #8]
 800e93a:	4613      	mov	r3, r2
 800e93c:	80fb      	strh	r3, [r7, #6]

  if (hspi->State != HAL_SPI_STATE_READY)
 800e93e:	68fb      	ldr	r3, [r7, #12]
 800e940:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800e944:	b2db      	uxtb	r3, r3
 800e946:	2b01      	cmp	r3, #1
 800e948:	d001      	beq.n	800e94e <HAL_SPI_Receive_IT+0x1e>
  {
    return HAL_BUSY;
 800e94a:	2302      	movs	r3, #2
 800e94c:	e07f      	b.n	800ea4e <HAL_SPI_Receive_IT+0x11e>
  }

  if ((pData == NULL) || (Size == 0U))
 800e94e:	68bb      	ldr	r3, [r7, #8]
 800e950:	2b00      	cmp	r3, #0
 800e952:	d002      	beq.n	800e95a <HAL_SPI_Receive_IT+0x2a>
 800e954:	88fb      	ldrh	r3, [r7, #6]
 800e956:	2b00      	cmp	r3, #0
 800e958:	d101      	bne.n	800e95e <HAL_SPI_Receive_IT+0x2e>
  {
    return HAL_ERROR;
 800e95a:	2301      	movs	r3, #1
 800e95c:	e077      	b.n	800ea4e <HAL_SPI_Receive_IT+0x11e>
  }

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800e95e:	68fb      	ldr	r3, [r7, #12]
 800e960:	689b      	ldr	r3, [r3, #8]
 800e962:	2b00      	cmp	r3, #0
 800e964:	d110      	bne.n	800e988 <HAL_SPI_Receive_IT+0x58>
 800e966:	68fb      	ldr	r3, [r7, #12]
 800e968:	685b      	ldr	r3, [r3, #4]
 800e96a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800e96e:	d10b      	bne.n	800e988 <HAL_SPI_Receive_IT+0x58>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800e970:	68fb      	ldr	r3, [r7, #12]
 800e972:	2204      	movs	r2, #4
 800e974:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_IT(hspi, pData, pData, Size);
 800e978:	88fb      	ldrh	r3, [r7, #6]
 800e97a:	68ba      	ldr	r2, [r7, #8]
 800e97c:	68b9      	ldr	r1, [r7, #8]
 800e97e:	68f8      	ldr	r0, [r7, #12]
 800e980:	f000 f86e 	bl	800ea60 <HAL_SPI_TransmitReceive_IT>
 800e984:	4603      	mov	r3, r0
 800e986:	e062      	b.n	800ea4e <HAL_SPI_Receive_IT+0x11e>
  }


  /* Process Locked */
  __HAL_LOCK(hspi);
 800e988:	68fb      	ldr	r3, [r7, #12]
 800e98a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800e98e:	2b01      	cmp	r3, #1
 800e990:	d101      	bne.n	800e996 <HAL_SPI_Receive_IT+0x66>
 800e992:	2302      	movs	r3, #2
 800e994:	e05b      	b.n	800ea4e <HAL_SPI_Receive_IT+0x11e>
 800e996:	68fb      	ldr	r3, [r7, #12]
 800e998:	2201      	movs	r2, #1
 800e99a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800e99e:	68fb      	ldr	r3, [r7, #12]
 800e9a0:	2204      	movs	r2, #4
 800e9a2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800e9a6:	68fb      	ldr	r3, [r7, #12]
 800e9a8:	2200      	movs	r2, #0
 800e9aa:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800e9ac:	68fb      	ldr	r3, [r7, #12]
 800e9ae:	68ba      	ldr	r2, [r7, #8]
 800e9b0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 800e9b2:	68fb      	ldr	r3, [r7, #12]
 800e9b4:	88fa      	ldrh	r2, [r7, #6]
 800e9b6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 800e9b8:	68fb      	ldr	r3, [r7, #12]
 800e9ba:	88fa      	ldrh	r2, [r7, #6]
 800e9bc:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800e9be:	68fb      	ldr	r3, [r7, #12]
 800e9c0:	2200      	movs	r2, #0
 800e9c2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 800e9c4:	68fb      	ldr	r3, [r7, #12]
 800e9c6:	2200      	movs	r2, #0
 800e9c8:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 800e9ca:	68fb      	ldr	r3, [r7, #12]
 800e9cc:	2200      	movs	r2, #0
 800e9ce:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxISR       = NULL;
 800e9d0:	68fb      	ldr	r3, [r7, #12]
 800e9d2:	2200      	movs	r2, #0
 800e9d4:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800e9d6:	68fb      	ldr	r3, [r7, #12]
 800e9d8:	68db      	ldr	r3, [r3, #12]
 800e9da:	2b00      	cmp	r3, #0
 800e9dc:	d003      	beq.n	800e9e6 <HAL_SPI_Receive_IT+0xb6>
  {
    hspi->RxISR = SPI_RxISR_16BIT;
 800e9de:	68fb      	ldr	r3, [r7, #12]
 800e9e0:	4a1d      	ldr	r2, [pc, #116]	@ (800ea58 <HAL_SPI_Receive_IT+0x128>)
 800e9e2:	641a      	str	r2, [r3, #64]	@ 0x40
 800e9e4:	e002      	b.n	800e9ec <HAL_SPI_Receive_IT+0xbc>
  }
  else
  {
    hspi->RxISR = SPI_RxISR_8BIT;
 800e9e6:	68fb      	ldr	r3, [r7, #12]
 800e9e8:	4a1c      	ldr	r2, [pc, #112]	@ (800ea5c <HAL_SPI_Receive_IT+0x12c>)
 800e9ea:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800e9ec:	68fb      	ldr	r3, [r7, #12]
 800e9ee:	689b      	ldr	r3, [r3, #8]
 800e9f0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800e9f4:	d10f      	bne.n	800ea16 <HAL_SPI_Receive_IT+0xe6>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800e9f6:	68fb      	ldr	r3, [r7, #12]
 800e9f8:	681b      	ldr	r3, [r3, #0]
 800e9fa:	681a      	ldr	r2, [r3, #0]
 800e9fc:	68fb      	ldr	r3, [r7, #12]
 800e9fe:	681b      	ldr	r3, [r3, #0]
 800ea00:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800ea04:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800ea06:	68fb      	ldr	r3, [r7, #12]
 800ea08:	681b      	ldr	r3, [r3, #0]
 800ea0a:	681a      	ldr	r2, [r3, #0]
 800ea0c:	68fb      	ldr	r3, [r7, #12]
 800ea0e:	681b      	ldr	r3, [r3, #0]
 800ea10:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800ea14:	601a      	str	r2, [r3, #0]
  /* Note : The SPI must be enabled after unlocking current process
            to avoid the risk of SPI interrupt handle execution before current
            process unlock */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800ea16:	68fb      	ldr	r3, [r7, #12]
 800ea18:	681b      	ldr	r3, [r3, #0]
 800ea1a:	681b      	ldr	r3, [r3, #0]
 800ea1c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ea20:	2b40      	cmp	r3, #64	@ 0x40
 800ea22:	d007      	beq.n	800ea34 <HAL_SPI_Receive_IT+0x104>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800ea24:	68fb      	ldr	r3, [r7, #12]
 800ea26:	681b      	ldr	r3, [r3, #0]
 800ea28:	681a      	ldr	r2, [r3, #0]
 800ea2a:	68fb      	ldr	r3, [r7, #12]
 800ea2c:	681b      	ldr	r3, [r3, #0]
 800ea2e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800ea32:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800ea34:	68fb      	ldr	r3, [r7, #12]
 800ea36:	2200      	movs	r2, #0
 800ea38:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Enable RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 800ea3c:	68fb      	ldr	r3, [r7, #12]
 800ea3e:	681b      	ldr	r3, [r3, #0]
 800ea40:	685a      	ldr	r2, [r3, #4]
 800ea42:	68fb      	ldr	r3, [r7, #12]
 800ea44:	681b      	ldr	r3, [r3, #0]
 800ea46:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 800ea4a:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800ea4c:	2300      	movs	r3, #0
}
 800ea4e:	4618      	mov	r0, r3
 800ea50:	3710      	adds	r7, #16
 800ea52:	46bd      	mov	sp, r7
 800ea54:	bd80      	pop	{r7, pc}
 800ea56:	bf00      	nop
 800ea58:	0800fe05 	.word	0x0800fe05
 800ea5c:	0800fdbb 	.word	0x0800fdbb

0800ea60 <HAL_SPI_TransmitReceive_IT>:
  * @param  Size amount of data elements (u8 or u16) to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                             uint16_t Size)
{
 800ea60:	b480      	push	{r7}
 800ea62:	b087      	sub	sp, #28
 800ea64:	af00      	add	r7, sp, #0
 800ea66:	60f8      	str	r0, [r7, #12]
 800ea68:	60b9      	str	r1, [r7, #8]
 800ea6a:	607a      	str	r2, [r7, #4]
 800ea6c:	807b      	strh	r3, [r7, #2]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800ea6e:	68fb      	ldr	r3, [r7, #12]
 800ea70:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800ea74:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 800ea76:	68fb      	ldr	r3, [r7, #12]
 800ea78:	685b      	ldr	r3, [r3, #4]
 800ea7a:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800ea7c:	7dfb      	ldrb	r3, [r7, #23]
 800ea7e:	2b01      	cmp	r3, #1
 800ea80:	d00c      	beq.n	800ea9c <HAL_SPI_TransmitReceive_IT+0x3c>
 800ea82:	693b      	ldr	r3, [r7, #16]
 800ea84:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800ea88:	d106      	bne.n	800ea98 <HAL_SPI_TransmitReceive_IT+0x38>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800ea8a:	68fb      	ldr	r3, [r7, #12]
 800ea8c:	689b      	ldr	r3, [r3, #8]
 800ea8e:	2b00      	cmp	r3, #0
 800ea90:	d102      	bne.n	800ea98 <HAL_SPI_TransmitReceive_IT+0x38>
 800ea92:	7dfb      	ldrb	r3, [r7, #23]
 800ea94:	2b04      	cmp	r3, #4
 800ea96:	d001      	beq.n	800ea9c <HAL_SPI_TransmitReceive_IT+0x3c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800ea98:	2302      	movs	r3, #2
 800ea9a:	e061      	b.n	800eb60 <HAL_SPI_TransmitReceive_IT+0x100>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800ea9c:	68bb      	ldr	r3, [r7, #8]
 800ea9e:	2b00      	cmp	r3, #0
 800eaa0:	d005      	beq.n	800eaae <HAL_SPI_TransmitReceive_IT+0x4e>
 800eaa2:	687b      	ldr	r3, [r7, #4]
 800eaa4:	2b00      	cmp	r3, #0
 800eaa6:	d002      	beq.n	800eaae <HAL_SPI_TransmitReceive_IT+0x4e>
 800eaa8:	887b      	ldrh	r3, [r7, #2]
 800eaaa:	2b00      	cmp	r3, #0
 800eaac:	d101      	bne.n	800eab2 <HAL_SPI_TransmitReceive_IT+0x52>
  {
    return HAL_ERROR;
 800eaae:	2301      	movs	r3, #1
 800eab0:	e056      	b.n	800eb60 <HAL_SPI_TransmitReceive_IT+0x100>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 800eab2:	68fb      	ldr	r3, [r7, #12]
 800eab4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800eab8:	2b01      	cmp	r3, #1
 800eaba:	d101      	bne.n	800eac0 <HAL_SPI_TransmitReceive_IT+0x60>
 800eabc:	2302      	movs	r3, #2
 800eabe:	e04f      	b.n	800eb60 <HAL_SPI_TransmitReceive_IT+0x100>
 800eac0:	68fb      	ldr	r3, [r7, #12]
 800eac2:	2201      	movs	r2, #1
 800eac4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800eac8:	68fb      	ldr	r3, [r7, #12]
 800eaca:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800eace:	b2db      	uxtb	r3, r3
 800ead0:	2b04      	cmp	r3, #4
 800ead2:	d003      	beq.n	800eadc <HAL_SPI_TransmitReceive_IT+0x7c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800ead4:	68fb      	ldr	r3, [r7, #12]
 800ead6:	2205      	movs	r2, #5
 800ead8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800eadc:	68fb      	ldr	r3, [r7, #12]
 800eade:	2200      	movs	r2, #0
 800eae0:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800eae2:	68fb      	ldr	r3, [r7, #12]
 800eae4:	68ba      	ldr	r2, [r7, #8]
 800eae6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800eae8:	68fb      	ldr	r3, [r7, #12]
 800eaea:	887a      	ldrh	r2, [r7, #2]
 800eaec:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800eaee:	68fb      	ldr	r3, [r7, #12]
 800eaf0:	887a      	ldrh	r2, [r7, #2]
 800eaf2:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800eaf4:	68fb      	ldr	r3, [r7, #12]
 800eaf6:	687a      	ldr	r2, [r7, #4]
 800eaf8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 800eafa:	68fb      	ldr	r3, [r7, #12]
 800eafc:	887a      	ldrh	r2, [r7, #2]
 800eafe:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 800eb00:	68fb      	ldr	r3, [r7, #12]
 800eb02:	887a      	ldrh	r2, [r7, #2]
 800eb04:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800eb06:	68fb      	ldr	r3, [r7, #12]
 800eb08:	68db      	ldr	r3, [r3, #12]
 800eb0a:	2b00      	cmp	r3, #0
 800eb0c:	d006      	beq.n	800eb1c <HAL_SPI_TransmitReceive_IT+0xbc>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 800eb0e:	68fb      	ldr	r3, [r7, #12]
 800eb10:	4a16      	ldr	r2, [pc, #88]	@ (800eb6c <HAL_SPI_TransmitReceive_IT+0x10c>)
 800eb12:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 800eb14:	68fb      	ldr	r3, [r7, #12]
 800eb16:	4a16      	ldr	r2, [pc, #88]	@ (800eb70 <HAL_SPI_TransmitReceive_IT+0x110>)
 800eb18:	645a      	str	r2, [r3, #68]	@ 0x44
 800eb1a:	e005      	b.n	800eb28 <HAL_SPI_TransmitReceive_IT+0xc8>
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 800eb1c:	68fb      	ldr	r3, [r7, #12]
 800eb1e:	4a15      	ldr	r2, [pc, #84]	@ (800eb74 <HAL_SPI_TransmitReceive_IT+0x114>)
 800eb20:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 800eb22:	68fb      	ldr	r3, [r7, #12]
 800eb24:	4a14      	ldr	r2, [pc, #80]	@ (800eb78 <HAL_SPI_TransmitReceive_IT+0x118>)
 800eb26:	645a      	str	r2, [r3, #68]	@ 0x44
  }
#endif /* USE_SPI_CRC */


  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800eb28:	68fb      	ldr	r3, [r7, #12]
 800eb2a:	681b      	ldr	r3, [r3, #0]
 800eb2c:	681b      	ldr	r3, [r3, #0]
 800eb2e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800eb32:	2b40      	cmp	r3, #64	@ 0x40
 800eb34:	d007      	beq.n	800eb46 <HAL_SPI_TransmitReceive_IT+0xe6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800eb36:	68fb      	ldr	r3, [r7, #12]
 800eb38:	681b      	ldr	r3, [r3, #0]
 800eb3a:	681a      	ldr	r2, [r3, #0]
 800eb3c:	68fb      	ldr	r3, [r7, #12]
 800eb3e:	681b      	ldr	r3, [r3, #0]
 800eb40:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800eb44:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800eb46:	68fb      	ldr	r3, [r7, #12]
 800eb48:	2200      	movs	r2, #0
 800eb4a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Enable TXE, RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800eb4e:	68fb      	ldr	r3, [r7, #12]
 800eb50:	681b      	ldr	r3, [r3, #0]
 800eb52:	685a      	ldr	r2, [r3, #4]
 800eb54:	68fb      	ldr	r3, [r7, #12]
 800eb56:	681b      	ldr	r3, [r3, #0]
 800eb58:	f042 02e0 	orr.w	r2, r2, #224	@ 0xe0
 800eb5c:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800eb5e:	2300      	movs	r3, #0
}
 800eb60:	4618      	mov	r0, r3
 800eb62:	371c      	adds	r7, #28
 800eb64:	46bd      	mov	sp, r7
 800eb66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb6a:	4770      	bx	lr
 800eb6c:	0800fcfd 	.word	0x0800fcfd
 800eb70:	0800fd5d 	.word	0x0800fd5d
 800eb74:	0800fc39 	.word	0x0800fc39
 800eb78:	0800fc9d 	.word	0x0800fc9d

0800eb7c <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer  (u8 or u16 data elements)
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 800eb7c:	b580      	push	{r7, lr}
 800eb7e:	b084      	sub	sp, #16
 800eb80:	af00      	add	r7, sp, #0
 800eb82:	60f8      	str	r0, [r7, #12]
 800eb84:	60b9      	str	r1, [r7, #8]
 800eb86:	4613      	mov	r3, r2
 800eb88:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 800eb8a:	68fb      	ldr	r3, [r7, #12]
 800eb8c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800eb90:	b2db      	uxtb	r3, r3
 800eb92:	2b01      	cmp	r3, #1
 800eb94:	d001      	beq.n	800eb9a <HAL_SPI_Transmit_DMA+0x1e>
  {
    return HAL_BUSY;
 800eb96:	2302      	movs	r3, #2
 800eb98:	e097      	b.n	800ecca <HAL_SPI_Transmit_DMA+0x14e>
  }

  if ((pData == NULL) || (Size == 0U))
 800eb9a:	68bb      	ldr	r3, [r7, #8]
 800eb9c:	2b00      	cmp	r3, #0
 800eb9e:	d002      	beq.n	800eba6 <HAL_SPI_Transmit_DMA+0x2a>
 800eba0:	88fb      	ldrh	r3, [r7, #6]
 800eba2:	2b00      	cmp	r3, #0
 800eba4:	d101      	bne.n	800ebaa <HAL_SPI_Transmit_DMA+0x2e>
  {
    return HAL_ERROR;
 800eba6:	2301      	movs	r3, #1
 800eba8:	e08f      	b.n	800ecca <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800ebaa:	68fb      	ldr	r3, [r7, #12]
 800ebac:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800ebb0:	2b01      	cmp	r3, #1
 800ebb2:	d101      	bne.n	800ebb8 <HAL_SPI_Transmit_DMA+0x3c>
 800ebb4:	2302      	movs	r3, #2
 800ebb6:	e088      	b.n	800ecca <HAL_SPI_Transmit_DMA+0x14e>
 800ebb8:	68fb      	ldr	r3, [r7, #12]
 800ebba:	2201      	movs	r2, #1
 800ebbc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800ebc0:	68fb      	ldr	r3, [r7, #12]
 800ebc2:	2203      	movs	r2, #3
 800ebc4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800ebc8:	68fb      	ldr	r3, [r7, #12]
 800ebca:	2200      	movs	r2, #0
 800ebcc:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800ebce:	68fb      	ldr	r3, [r7, #12]
 800ebd0:	68ba      	ldr	r2, [r7, #8]
 800ebd2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800ebd4:	68fb      	ldr	r3, [r7, #12]
 800ebd6:	88fa      	ldrh	r2, [r7, #6]
 800ebd8:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800ebda:	68fb      	ldr	r3, [r7, #12]
 800ebdc:	88fa      	ldrh	r2, [r7, #6]
 800ebde:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800ebe0:	68fb      	ldr	r3, [r7, #12]
 800ebe2:	2200      	movs	r2, #0
 800ebe4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxISR       = NULL;
 800ebe6:	68fb      	ldr	r3, [r7, #12]
 800ebe8:	2200      	movs	r2, #0
 800ebea:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800ebec:	68fb      	ldr	r3, [r7, #12]
 800ebee:	2200      	movs	r2, #0
 800ebf0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800ebf2:	68fb      	ldr	r3, [r7, #12]
 800ebf4:	2200      	movs	r2, #0
 800ebf6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800ebf8:	68fb      	ldr	r3, [r7, #12]
 800ebfa:	2200      	movs	r2, #0
 800ebfc:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ebfe:	68fb      	ldr	r3, [r7, #12]
 800ec00:	689b      	ldr	r3, [r3, #8]
 800ec02:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ec06:	d10f      	bne.n	800ec28 <HAL_SPI_Transmit_DMA+0xac>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800ec08:	68fb      	ldr	r3, [r7, #12]
 800ec0a:	681b      	ldr	r3, [r3, #0]
 800ec0c:	681a      	ldr	r2, [r3, #0]
 800ec0e:	68fb      	ldr	r3, [r7, #12]
 800ec10:	681b      	ldr	r3, [r3, #0]
 800ec12:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800ec16:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800ec18:	68fb      	ldr	r3, [r7, #12]
 800ec1a:	681b      	ldr	r3, [r3, #0]
 800ec1c:	681a      	ldr	r2, [r3, #0]
 800ec1e:	68fb      	ldr	r3, [r7, #12]
 800ec20:	681b      	ldr	r3, [r3, #0]
 800ec22:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800ec26:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 800ec28:	68fb      	ldr	r3, [r7, #12]
 800ec2a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ec2c:	4a29      	ldr	r2, [pc, #164]	@ (800ecd4 <HAL_SPI_Transmit_DMA+0x158>)
 800ec2e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 800ec30:	68fb      	ldr	r3, [r7, #12]
 800ec32:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ec34:	4a28      	ldr	r2, [pc, #160]	@ (800ecd8 <HAL_SPI_Transmit_DMA+0x15c>)
 800ec36:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 800ec38:	68fb      	ldr	r3, [r7, #12]
 800ec3a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ec3c:	4a27      	ldr	r2, [pc, #156]	@ (800ecdc <HAL_SPI_Transmit_DMA+0x160>)
 800ec3e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 800ec40:	68fb      	ldr	r3, [r7, #12]
 800ec42:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ec44:	2200      	movs	r2, #0
 800ec46:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800ec48:	68fb      	ldr	r3, [r7, #12]
 800ec4a:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 800ec4c:	68fb      	ldr	r3, [r7, #12]
 800ec4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ec50:	4619      	mov	r1, r3
 800ec52:	68fb      	ldr	r3, [r7, #12]
 800ec54:	681b      	ldr	r3, [r3, #0]
 800ec56:	330c      	adds	r3, #12
 800ec58:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800ec5a:	68fb      	ldr	r3, [r7, #12]
 800ec5c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800ec5e:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800ec60:	f7f4 f9d3 	bl	800300a <HAL_DMA_Start_IT>
 800ec64:	4603      	mov	r3, r0
 800ec66:	2b00      	cmp	r3, #0
 800ec68:	d00b      	beq.n	800ec82 <HAL_SPI_Transmit_DMA+0x106>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800ec6a:	68fb      	ldr	r3, [r7, #12]
 800ec6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ec6e:	f043 0210 	orr.w	r2, r3, #16
 800ec72:	68fb      	ldr	r3, [r7, #12]
 800ec74:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 800ec76:	68fb      	ldr	r3, [r7, #12]
 800ec78:	2200      	movs	r2, #0
 800ec7a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800ec7e:	2301      	movs	r3, #1
 800ec80:	e023      	b.n	800ecca <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800ec82:	68fb      	ldr	r3, [r7, #12]
 800ec84:	681b      	ldr	r3, [r3, #0]
 800ec86:	681b      	ldr	r3, [r3, #0]
 800ec88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ec8c:	2b40      	cmp	r3, #64	@ 0x40
 800ec8e:	d007      	beq.n	800eca0 <HAL_SPI_Transmit_DMA+0x124>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800ec90:	68fb      	ldr	r3, [r7, #12]
 800ec92:	681b      	ldr	r3, [r3, #0]
 800ec94:	681a      	ldr	r2, [r3, #0]
 800ec96:	68fb      	ldr	r3, [r7, #12]
 800ec98:	681b      	ldr	r3, [r3, #0]
 800ec9a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800ec9e:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800eca0:	68fb      	ldr	r3, [r7, #12]
 800eca2:	2200      	movs	r2, #0
 800eca4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800eca8:	68fb      	ldr	r3, [r7, #12]
 800ecaa:	681b      	ldr	r3, [r3, #0]
 800ecac:	685a      	ldr	r2, [r3, #4]
 800ecae:	68fb      	ldr	r3, [r7, #12]
 800ecb0:	681b      	ldr	r3, [r3, #0]
 800ecb2:	f042 0220 	orr.w	r2, r2, #32
 800ecb6:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800ecb8:	68fb      	ldr	r3, [r7, #12]
 800ecba:	681b      	ldr	r3, [r3, #0]
 800ecbc:	685a      	ldr	r2, [r3, #4]
 800ecbe:	68fb      	ldr	r3, [r7, #12]
 800ecc0:	681b      	ldr	r3, [r3, #0]
 800ecc2:	f042 0202 	orr.w	r2, r2, #2
 800ecc6:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800ecc8:	2300      	movs	r3, #0
}
 800ecca:	4618      	mov	r0, r3
 800eccc:	3710      	adds	r7, #16
 800ecce:	46bd      	mov	sp, r7
 800ecd0:	bd80      	pop	{r7, pc}
 800ecd2:	bf00      	nop
 800ecd4:	0800f9e9 	.word	0x0800f9e9
 800ecd8:	0800f809 	.word	0x0800f809
 800ecdc:	0800fa3d 	.word	0x0800fa3d

0800ece0 <HAL_SPI_Receive_DMA>:
  * @note   When the CRC feature is enabled the pData Length must be Size + 1.
  * @param  Size amount of data elements (u8 or u16) to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 800ece0:	b580      	push	{r7, lr}
 800ece2:	b084      	sub	sp, #16
 800ece4:	af00      	add	r7, sp, #0
 800ece6:	60f8      	str	r0, [r7, #12]
 800ece8:	60b9      	str	r1, [r7, #8]
 800ecea:	4613      	mov	r3, r2
 800ecec:	80fb      	strh	r3, [r7, #6]
  /* Check rx dma handle */
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmarx));

  if (hspi->State != HAL_SPI_STATE_READY)
 800ecee:	68fb      	ldr	r3, [r7, #12]
 800ecf0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800ecf4:	b2db      	uxtb	r3, r3
 800ecf6:	2b01      	cmp	r3, #1
 800ecf8:	d001      	beq.n	800ecfe <HAL_SPI_Receive_DMA+0x1e>
  {
    return HAL_BUSY;
 800ecfa:	2302      	movs	r3, #2
 800ecfc:	e0a9      	b.n	800ee52 <HAL_SPI_Receive_DMA+0x172>
  }

  if ((pData == NULL) || (Size == 0U))
 800ecfe:	68bb      	ldr	r3, [r7, #8]
 800ed00:	2b00      	cmp	r3, #0
 800ed02:	d002      	beq.n	800ed0a <HAL_SPI_Receive_DMA+0x2a>
 800ed04:	88fb      	ldrh	r3, [r7, #6]
 800ed06:	2b00      	cmp	r3, #0
 800ed08:	d101      	bne.n	800ed0e <HAL_SPI_Receive_DMA+0x2e>
  {
    return HAL_ERROR;
 800ed0a:	2301      	movs	r3, #1
 800ed0c:	e0a1      	b.n	800ee52 <HAL_SPI_Receive_DMA+0x172>
  }

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800ed0e:	68fb      	ldr	r3, [r7, #12]
 800ed10:	689b      	ldr	r3, [r3, #8]
 800ed12:	2b00      	cmp	r3, #0
 800ed14:	d110      	bne.n	800ed38 <HAL_SPI_Receive_DMA+0x58>
 800ed16:	68fb      	ldr	r3, [r7, #12]
 800ed18:	685b      	ldr	r3, [r3, #4]
 800ed1a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800ed1e:	d10b      	bne.n	800ed38 <HAL_SPI_Receive_DMA+0x58>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800ed20:	68fb      	ldr	r3, [r7, #12]
 800ed22:	2204      	movs	r2, #4
 800ed24:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

    /* Check tx dma handle */
    assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_DMA(hspi, pData, pData, Size);
 800ed28:	88fb      	ldrh	r3, [r7, #6]
 800ed2a:	68ba      	ldr	r2, [r7, #8]
 800ed2c:	68b9      	ldr	r1, [r7, #8]
 800ed2e:	68f8      	ldr	r0, [r7, #12]
 800ed30:	f000 f89a 	bl	800ee68 <HAL_SPI_TransmitReceive_DMA>
 800ed34:	4603      	mov	r3, r0
 800ed36:	e08c      	b.n	800ee52 <HAL_SPI_Receive_DMA+0x172>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800ed38:	68fb      	ldr	r3, [r7, #12]
 800ed3a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800ed3e:	2b01      	cmp	r3, #1
 800ed40:	d101      	bne.n	800ed46 <HAL_SPI_Receive_DMA+0x66>
 800ed42:	2302      	movs	r3, #2
 800ed44:	e085      	b.n	800ee52 <HAL_SPI_Receive_DMA+0x172>
 800ed46:	68fb      	ldr	r3, [r7, #12]
 800ed48:	2201      	movs	r2, #1
 800ed4a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800ed4e:	68fb      	ldr	r3, [r7, #12]
 800ed50:	2204      	movs	r2, #4
 800ed52:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800ed56:	68fb      	ldr	r3, [r7, #12]
 800ed58:	2200      	movs	r2, #0
 800ed5a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800ed5c:	68fb      	ldr	r3, [r7, #12]
 800ed5e:	68ba      	ldr	r2, [r7, #8]
 800ed60:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 800ed62:	68fb      	ldr	r3, [r7, #12]
 800ed64:	88fa      	ldrh	r2, [r7, #6]
 800ed66:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 800ed68:	68fb      	ldr	r3, [r7, #12]
 800ed6a:	88fa      	ldrh	r2, [r7, #6]
 800ed6c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800ed6e:	68fb      	ldr	r3, [r7, #12]
 800ed70:	2200      	movs	r2, #0
 800ed72:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800ed74:	68fb      	ldr	r3, [r7, #12]
 800ed76:	2200      	movs	r2, #0
 800ed78:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->TxXferSize  = 0U;
 800ed7a:	68fb      	ldr	r3, [r7, #12]
 800ed7c:	2200      	movs	r2, #0
 800ed7e:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 800ed80:	68fb      	ldr	r3, [r7, #12]
 800ed82:	2200      	movs	r2, #0
 800ed84:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ed86:	68fb      	ldr	r3, [r7, #12]
 800ed88:	689b      	ldr	r3, [r3, #8]
 800ed8a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ed8e:	d10f      	bne.n	800edb0 <HAL_SPI_Receive_DMA+0xd0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800ed90:	68fb      	ldr	r3, [r7, #12]
 800ed92:	681b      	ldr	r3, [r3, #0]
 800ed94:	681a      	ldr	r2, [r3, #0]
 800ed96:	68fb      	ldr	r3, [r7, #12]
 800ed98:	681b      	ldr	r3, [r3, #0]
 800ed9a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800ed9e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800eda0:	68fb      	ldr	r3, [r7, #12]
 800eda2:	681b      	ldr	r3, [r3, #0]
 800eda4:	681a      	ldr	r2, [r3, #0]
 800eda6:	68fb      	ldr	r3, [r7, #12]
 800eda8:	681b      	ldr	r3, [r3, #0]
 800edaa:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800edae:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI RxDMA Half transfer complete callback */
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 800edb0:	68fb      	ldr	r3, [r7, #12]
 800edb2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800edb4:	4a29      	ldr	r2, [pc, #164]	@ (800ee5c <HAL_SPI_Receive_DMA+0x17c>)
 800edb6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the SPI Rx DMA transfer complete callback */
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 800edb8:	68fb      	ldr	r3, [r7, #12]
 800edba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800edbc:	4a28      	ldr	r2, [pc, #160]	@ (800ee60 <HAL_SPI_Receive_DMA+0x180>)
 800edbe:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 800edc0:	68fb      	ldr	r3, [r7, #12]
 800edc2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800edc4:	4a27      	ldr	r2, [pc, #156]	@ (800ee64 <HAL_SPI_Receive_DMA+0x184>)
 800edc6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 800edc8:	68fb      	ldr	r3, [r7, #12]
 800edca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800edcc:	2200      	movs	r2, #0
 800edce:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800edd0:	68fb      	ldr	r3, [r7, #12]
 800edd2:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 800edd4:	68fb      	ldr	r3, [r7, #12]
 800edd6:	681b      	ldr	r3, [r3, #0]
 800edd8:	330c      	adds	r3, #12
 800edda:	4619      	mov	r1, r3
 800eddc:	68fb      	ldr	r3, [r7, #12]
 800edde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ede0:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 800ede2:	68fb      	ldr	r3, [r7, #12]
 800ede4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ede6:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800ede8:	f7f4 f90f 	bl	800300a <HAL_DMA_Start_IT>
 800edec:	4603      	mov	r3, r0
 800edee:	2b00      	cmp	r3, #0
 800edf0:	d00b      	beq.n	800ee0a <HAL_SPI_Receive_DMA+0x12a>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800edf2:	68fb      	ldr	r3, [r7, #12]
 800edf4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800edf6:	f043 0210 	orr.w	r2, r3, #16
 800edfa:	68fb      	ldr	r3, [r7, #12]
 800edfc:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 800edfe:	68fb      	ldr	r3, [r7, #12]
 800ee00:	2200      	movs	r2, #0
 800ee02:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800ee06:	2301      	movs	r3, #1
 800ee08:	e023      	b.n	800ee52 <HAL_SPI_Receive_DMA+0x172>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800ee0a:	68fb      	ldr	r3, [r7, #12]
 800ee0c:	681b      	ldr	r3, [r3, #0]
 800ee0e:	681b      	ldr	r3, [r3, #0]
 800ee10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ee14:	2b40      	cmp	r3, #64	@ 0x40
 800ee16:	d007      	beq.n	800ee28 <HAL_SPI_Receive_DMA+0x148>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800ee18:	68fb      	ldr	r3, [r7, #12]
 800ee1a:	681b      	ldr	r3, [r3, #0]
 800ee1c:	681a      	ldr	r2, [r3, #0]
 800ee1e:	68fb      	ldr	r3, [r7, #12]
 800ee20:	681b      	ldr	r3, [r3, #0]
 800ee22:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800ee26:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800ee28:	68fb      	ldr	r3, [r7, #12]
 800ee2a:	2200      	movs	r2, #0
 800ee2c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800ee30:	68fb      	ldr	r3, [r7, #12]
 800ee32:	681b      	ldr	r3, [r3, #0]
 800ee34:	685a      	ldr	r2, [r3, #4]
 800ee36:	68fb      	ldr	r3, [r7, #12]
 800ee38:	681b      	ldr	r3, [r3, #0]
 800ee3a:	f042 0220 	orr.w	r2, r2, #32
 800ee3e:	605a      	str	r2, [r3, #4]

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800ee40:	68fb      	ldr	r3, [r7, #12]
 800ee42:	681b      	ldr	r3, [r3, #0]
 800ee44:	685a      	ldr	r2, [r3, #4]
 800ee46:	68fb      	ldr	r3, [r7, #12]
 800ee48:	681b      	ldr	r3, [r3, #0]
 800ee4a:	f042 0201 	orr.w	r2, r2, #1
 800ee4e:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800ee50:	2300      	movs	r3, #0
}
 800ee52:	4618      	mov	r0, r3
 800ee54:	3710      	adds	r7, #16
 800ee56:	46bd      	mov	sp, r7
 800ee58:	bd80      	pop	{r7, pc}
 800ee5a:	bf00      	nop
 800ee5c:	0800fa05 	.word	0x0800fa05
 800ee60:	0800f8b1 	.word	0x0800f8b1
 800ee64:	0800fa3d 	.word	0x0800fa3d

0800ee68 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data elements (u8 or u16) to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 800ee68:	b580      	push	{r7, lr}
 800ee6a:	b086      	sub	sp, #24
 800ee6c:	af00      	add	r7, sp, #0
 800ee6e:	60f8      	str	r0, [r7, #12]
 800ee70:	60b9      	str	r1, [r7, #8]
 800ee72:	607a      	str	r2, [r7, #4]
 800ee74:	807b      	strh	r3, [r7, #2]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800ee76:	68fb      	ldr	r3, [r7, #12]
 800ee78:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800ee7c:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 800ee7e:	68fb      	ldr	r3, [r7, #12]
 800ee80:	685b      	ldr	r3, [r3, #4]
 800ee82:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 800ee84:	7dfb      	ldrb	r3, [r7, #23]
 800ee86:	2b01      	cmp	r3, #1
 800ee88:	d00c      	beq.n	800eea4 <HAL_SPI_TransmitReceive_DMA+0x3c>
 800ee8a:	693b      	ldr	r3, [r7, #16]
 800ee8c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800ee90:	d106      	bne.n	800eea0 <HAL_SPI_TransmitReceive_DMA+0x38>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800ee92:	68fb      	ldr	r3, [r7, #12]
 800ee94:	689b      	ldr	r3, [r3, #8]
 800ee96:	2b00      	cmp	r3, #0
 800ee98:	d102      	bne.n	800eea0 <HAL_SPI_TransmitReceive_DMA+0x38>
 800ee9a:	7dfb      	ldrb	r3, [r7, #23]
 800ee9c:	2b04      	cmp	r3, #4
 800ee9e:	d001      	beq.n	800eea4 <HAL_SPI_TransmitReceive_DMA+0x3c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800eea0:	2302      	movs	r3, #2
 800eea2:	e0cf      	b.n	800f044 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800eea4:	68bb      	ldr	r3, [r7, #8]
 800eea6:	2b00      	cmp	r3, #0
 800eea8:	d005      	beq.n	800eeb6 <HAL_SPI_TransmitReceive_DMA+0x4e>
 800eeaa:	687b      	ldr	r3, [r7, #4]
 800eeac:	2b00      	cmp	r3, #0
 800eeae:	d002      	beq.n	800eeb6 <HAL_SPI_TransmitReceive_DMA+0x4e>
 800eeb0:	887b      	ldrh	r3, [r7, #2]
 800eeb2:	2b00      	cmp	r3, #0
 800eeb4:	d101      	bne.n	800eeba <HAL_SPI_TransmitReceive_DMA+0x52>
  {
    return HAL_ERROR;
 800eeb6:	2301      	movs	r3, #1
 800eeb8:	e0c4      	b.n	800f044 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 800eeba:	68fb      	ldr	r3, [r7, #12]
 800eebc:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800eec0:	2b01      	cmp	r3, #1
 800eec2:	d101      	bne.n	800eec8 <HAL_SPI_TransmitReceive_DMA+0x60>
 800eec4:	2302      	movs	r3, #2
 800eec6:	e0bd      	b.n	800f044 <HAL_SPI_TransmitReceive_DMA+0x1dc>
 800eec8:	68fb      	ldr	r3, [r7, #12]
 800eeca:	2201      	movs	r2, #1
 800eecc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800eed0:	68fb      	ldr	r3, [r7, #12]
 800eed2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800eed6:	b2db      	uxtb	r3, r3
 800eed8:	2b04      	cmp	r3, #4
 800eeda:	d003      	beq.n	800eee4 <HAL_SPI_TransmitReceive_DMA+0x7c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800eedc:	68fb      	ldr	r3, [r7, #12]
 800eede:	2205      	movs	r2, #5
 800eee0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800eee4:	68fb      	ldr	r3, [r7, #12]
 800eee6:	2200      	movs	r2, #0
 800eee8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800eeea:	68fb      	ldr	r3, [r7, #12]
 800eeec:	68ba      	ldr	r2, [r7, #8]
 800eeee:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800eef0:	68fb      	ldr	r3, [r7, #12]
 800eef2:	887a      	ldrh	r2, [r7, #2]
 800eef4:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800eef6:	68fb      	ldr	r3, [r7, #12]
 800eef8:	887a      	ldrh	r2, [r7, #2]
 800eefa:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800eefc:	68fb      	ldr	r3, [r7, #12]
 800eefe:	687a      	ldr	r2, [r7, #4]
 800ef00:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 800ef02:	68fb      	ldr	r3, [r7, #12]
 800ef04:	887a      	ldrh	r2, [r7, #2]
 800ef06:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 800ef08:	68fb      	ldr	r3, [r7, #12]
 800ef0a:	887a      	ldrh	r2, [r7, #2]
 800ef0c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800ef0e:	68fb      	ldr	r3, [r7, #12]
 800ef10:	2200      	movs	r2, #0
 800ef12:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800ef14:	68fb      	ldr	r3, [r7, #12]
 800ef16:	2200      	movs	r2, #0
 800ef18:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 800ef1a:	68fb      	ldr	r3, [r7, #12]
 800ef1c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800ef20:	b2db      	uxtb	r3, r3
 800ef22:	2b04      	cmp	r3, #4
 800ef24:	d108      	bne.n	800ef38 <HAL_SPI_TransmitReceive_DMA+0xd0>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 800ef26:	68fb      	ldr	r3, [r7, #12]
 800ef28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ef2a:	4a48      	ldr	r2, [pc, #288]	@ (800f04c <HAL_SPI_TransmitReceive_DMA+0x1e4>)
 800ef2c:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 800ef2e:	68fb      	ldr	r3, [r7, #12]
 800ef30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ef32:	4a47      	ldr	r2, [pc, #284]	@ (800f050 <HAL_SPI_TransmitReceive_DMA+0x1e8>)
 800ef34:	63da      	str	r2, [r3, #60]	@ 0x3c
 800ef36:	e007      	b.n	800ef48 <HAL_SPI_TransmitReceive_DMA+0xe0>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 800ef38:	68fb      	ldr	r3, [r7, #12]
 800ef3a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ef3c:	4a45      	ldr	r2, [pc, #276]	@ (800f054 <HAL_SPI_TransmitReceive_DMA+0x1ec>)
 800ef3e:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 800ef40:	68fb      	ldr	r3, [r7, #12]
 800ef42:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ef44:	4a44      	ldr	r2, [pc, #272]	@ (800f058 <HAL_SPI_TransmitReceive_DMA+0x1f0>)
 800ef46:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 800ef48:	68fb      	ldr	r3, [r7, #12]
 800ef4a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ef4c:	4a43      	ldr	r2, [pc, #268]	@ (800f05c <HAL_SPI_TransmitReceive_DMA+0x1f4>)
 800ef4e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 800ef50:	68fb      	ldr	r3, [r7, #12]
 800ef52:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ef54:	2200      	movs	r2, #0
 800ef56:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800ef58:	68fb      	ldr	r3, [r7, #12]
 800ef5a:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 800ef5c:	68fb      	ldr	r3, [r7, #12]
 800ef5e:	681b      	ldr	r3, [r3, #0]
 800ef60:	330c      	adds	r3, #12
 800ef62:	4619      	mov	r1, r3
 800ef64:	68fb      	ldr	r3, [r7, #12]
 800ef66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ef68:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 800ef6a:	68fb      	ldr	r3, [r7, #12]
 800ef6c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ef6e:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800ef70:	f7f4 f84b 	bl	800300a <HAL_DMA_Start_IT>
 800ef74:	4603      	mov	r3, r0
 800ef76:	2b00      	cmp	r3, #0
 800ef78:	d00b      	beq.n	800ef92 <HAL_SPI_TransmitReceive_DMA+0x12a>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800ef7a:	68fb      	ldr	r3, [r7, #12]
 800ef7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ef7e:	f043 0210 	orr.w	r2, r3, #16
 800ef82:	68fb      	ldr	r3, [r7, #12]
 800ef84:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 800ef86:	68fb      	ldr	r3, [r7, #12]
 800ef88:	2200      	movs	r2, #0
 800ef8a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800ef8e:	2301      	movs	r3, #1
 800ef90:	e058      	b.n	800f044 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800ef92:	68fb      	ldr	r3, [r7, #12]
 800ef94:	681b      	ldr	r3, [r3, #0]
 800ef96:	685a      	ldr	r2, [r3, #4]
 800ef98:	68fb      	ldr	r3, [r7, #12]
 800ef9a:	681b      	ldr	r3, [r3, #0]
 800ef9c:	f042 0201 	orr.w	r2, r2, #1
 800efa0:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 800efa2:	68fb      	ldr	r3, [r7, #12]
 800efa4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800efa6:	2200      	movs	r2, #0
 800efa8:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 800efaa:	68fb      	ldr	r3, [r7, #12]
 800efac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800efae:	2200      	movs	r2, #0
 800efb0:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 800efb2:	68fb      	ldr	r3, [r7, #12]
 800efb4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800efb6:	2200      	movs	r2, #0
 800efb8:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 800efba:	68fb      	ldr	r3, [r7, #12]
 800efbc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800efbe:	2200      	movs	r2, #0
 800efc0:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800efc2:	68fb      	ldr	r3, [r7, #12]
 800efc4:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 800efc6:	68fb      	ldr	r3, [r7, #12]
 800efc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800efca:	4619      	mov	r1, r3
 800efcc:	68fb      	ldr	r3, [r7, #12]
 800efce:	681b      	ldr	r3, [r3, #0]
 800efd0:	330c      	adds	r3, #12
 800efd2:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800efd4:	68fb      	ldr	r3, [r7, #12]
 800efd6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800efd8:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800efda:	f7f4 f816 	bl	800300a <HAL_DMA_Start_IT>
 800efde:	4603      	mov	r3, r0
 800efe0:	2b00      	cmp	r3, #0
 800efe2:	d00b      	beq.n	800effc <HAL_SPI_TransmitReceive_DMA+0x194>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800efe4:	68fb      	ldr	r3, [r7, #12]
 800efe6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800efe8:	f043 0210 	orr.w	r2, r3, #16
 800efec:	68fb      	ldr	r3, [r7, #12]
 800efee:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 800eff0:	68fb      	ldr	r3, [r7, #12]
 800eff2:	2200      	movs	r2, #0
 800eff4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800eff8:	2301      	movs	r3, #1
 800effa:	e023      	b.n	800f044 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800effc:	68fb      	ldr	r3, [r7, #12]
 800effe:	681b      	ldr	r3, [r3, #0]
 800f000:	681b      	ldr	r3, [r3, #0]
 800f002:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f006:	2b40      	cmp	r3, #64	@ 0x40
 800f008:	d007      	beq.n	800f01a <HAL_SPI_TransmitReceive_DMA+0x1b2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800f00a:	68fb      	ldr	r3, [r7, #12]
 800f00c:	681b      	ldr	r3, [r3, #0]
 800f00e:	681a      	ldr	r2, [r3, #0]
 800f010:	68fb      	ldr	r3, [r7, #12]
 800f012:	681b      	ldr	r3, [r3, #0]
 800f014:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800f018:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800f01a:	68fb      	ldr	r3, [r7, #12]
 800f01c:	2200      	movs	r2, #0
 800f01e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800f022:	68fb      	ldr	r3, [r7, #12]
 800f024:	681b      	ldr	r3, [r3, #0]
 800f026:	685a      	ldr	r2, [r3, #4]
 800f028:	68fb      	ldr	r3, [r7, #12]
 800f02a:	681b      	ldr	r3, [r3, #0]
 800f02c:	f042 0220 	orr.w	r2, r2, #32
 800f030:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800f032:	68fb      	ldr	r3, [r7, #12]
 800f034:	681b      	ldr	r3, [r3, #0]
 800f036:	685a      	ldr	r2, [r3, #4]
 800f038:	68fb      	ldr	r3, [r7, #12]
 800f03a:	681b      	ldr	r3, [r3, #0]
 800f03c:	f042 0202 	orr.w	r2, r2, #2
 800f040:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800f042:	2300      	movs	r3, #0
}
 800f044:	4618      	mov	r0, r3
 800f046:	3718      	adds	r7, #24
 800f048:	46bd      	mov	sp, r7
 800f04a:	bd80      	pop	{r7, pc}
 800f04c:	0800fa05 	.word	0x0800fa05
 800f050:	0800f8b1 	.word	0x0800f8b1
 800f054:	0800fa21 	.word	0x0800fa21
 800f058:	0800f959 	.word	0x0800f959
 800f05c:	0800fa3d 	.word	0x0800fa3d

0800f060 <HAL_SPI_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Abort(SPI_HandleTypeDef *hspi)
{
 800f060:	b580      	push	{r7, lr}
 800f062:	b088      	sub	sp, #32
 800f064:	af00      	add	r7, sp, #0
 800f066:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef errorcode;
  __IO uint32_t count;
  __IO uint32_t resetcount;

  /* Initialized local variable  */
  errorcode = HAL_OK;
 800f068:	2300      	movs	r3, #0
 800f06a:	77fb      	strb	r3, [r7, #31]
  resetcount = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 800f06c:	4b6e      	ldr	r3, [pc, #440]	@ (800f228 <HAL_SPI_Abort+0x1c8>)
 800f06e:	681b      	ldr	r3, [r3, #0]
 800f070:	4a6e      	ldr	r2, [pc, #440]	@ (800f22c <HAL_SPI_Abort+0x1cc>)
 800f072:	fba2 2303 	umull	r2, r3, r2, r3
 800f076:	0a5b      	lsrs	r3, r3, #9
 800f078:	2264      	movs	r2, #100	@ 0x64
 800f07a:	fb02 f303 	mul.w	r3, r2, r3
 800f07e:	617b      	str	r3, [r7, #20]
  count = resetcount;
 800f080:	697b      	ldr	r3, [r7, #20]
 800f082:	61bb      	str	r3, [r7, #24]

  /* Clear ERRIE interrupt to avoid error interrupts generation during Abort procedure */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_ERRIE);
 800f084:	687b      	ldr	r3, [r7, #4]
 800f086:	681b      	ldr	r3, [r3, #0]
 800f088:	685a      	ldr	r2, [r3, #4]
 800f08a:	687b      	ldr	r3, [r7, #4]
 800f08c:	681b      	ldr	r3, [r3, #0]
 800f08e:	f022 0220 	bic.w	r2, r2, #32
 800f092:	605a      	str	r2, [r3, #4]

  /* Disable TXEIE, RXNEIE and ERRIE(mode fault event, overrun error, TI frame error) interrupts */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXEIE))
 800f094:	687b      	ldr	r3, [r7, #4]
 800f096:	681b      	ldr	r3, [r3, #0]
 800f098:	685b      	ldr	r3, [r3, #4]
 800f09a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f09e:	2b80      	cmp	r3, #128	@ 0x80
 800f0a0:	d117      	bne.n	800f0d2 <HAL_SPI_Abort+0x72>
  {
    hspi->TxISR = SPI_AbortTx_ISR;
 800f0a2:	687b      	ldr	r3, [r7, #4]
 800f0a4:	4a62      	ldr	r2, [pc, #392]	@ (800f230 <HAL_SPI_Abort+0x1d0>)
 800f0a6:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Wait HAL_SPI_STATE_ABORT state */
    do
    {
      if (count == 0U)
 800f0a8:	69bb      	ldr	r3, [r7, #24]
 800f0aa:	2b00      	cmp	r3, #0
 800f0ac:	d106      	bne.n	800f0bc <HAL_SPI_Abort+0x5c>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800f0ae:	687b      	ldr	r3, [r7, #4]
 800f0b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f0b2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800f0b6:	687b      	ldr	r3, [r7, #4]
 800f0b8:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 800f0ba:	e008      	b.n	800f0ce <HAL_SPI_Abort+0x6e>
      }
      count--;
 800f0bc:	69bb      	ldr	r3, [r7, #24]
 800f0be:	3b01      	subs	r3, #1
 800f0c0:	61bb      	str	r3, [r7, #24]
    } while (hspi->State != HAL_SPI_STATE_ABORT);
 800f0c2:	687b      	ldr	r3, [r7, #4]
 800f0c4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800f0c8:	b2db      	uxtb	r3, r3
 800f0ca:	2b07      	cmp	r3, #7
 800f0cc:	d1ec      	bne.n	800f0a8 <HAL_SPI_Abort+0x48>
    /* Reset Timeout Counter */
    count = resetcount;
 800f0ce:	697b      	ldr	r3, [r7, #20]
 800f0d0:	61bb      	str	r3, [r7, #24]
  }

  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE))
 800f0d2:	687b      	ldr	r3, [r7, #4]
 800f0d4:	681b      	ldr	r3, [r3, #0]
 800f0d6:	685b      	ldr	r3, [r3, #4]
 800f0d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f0dc:	2b40      	cmp	r3, #64	@ 0x40
 800f0de:	d117      	bne.n	800f110 <HAL_SPI_Abort+0xb0>
  {
    hspi->RxISR = SPI_AbortRx_ISR;
 800f0e0:	687b      	ldr	r3, [r7, #4]
 800f0e2:	4a54      	ldr	r2, [pc, #336]	@ (800f234 <HAL_SPI_Abort+0x1d4>)
 800f0e4:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Wait HAL_SPI_STATE_ABORT state */
    do
    {
      if (count == 0U)
 800f0e6:	69bb      	ldr	r3, [r7, #24]
 800f0e8:	2b00      	cmp	r3, #0
 800f0ea:	d106      	bne.n	800f0fa <HAL_SPI_Abort+0x9a>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800f0ec:	687b      	ldr	r3, [r7, #4]
 800f0ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f0f0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800f0f4:	687b      	ldr	r3, [r7, #4]
 800f0f6:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 800f0f8:	e008      	b.n	800f10c <HAL_SPI_Abort+0xac>
      }
      count--;
 800f0fa:	69bb      	ldr	r3, [r7, #24]
 800f0fc:	3b01      	subs	r3, #1
 800f0fe:	61bb      	str	r3, [r7, #24]
    } while (hspi->State != HAL_SPI_STATE_ABORT);
 800f100:	687b      	ldr	r3, [r7, #4]
 800f102:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800f106:	b2db      	uxtb	r3, r3
 800f108:	2b07      	cmp	r3, #7
 800f10a:	d1ec      	bne.n	800f0e6 <HAL_SPI_Abort+0x86>
    /* Reset Timeout Counter */
    count = resetcount;
 800f10c:	697b      	ldr	r3, [r7, #20]
 800f10e:	61bb      	str	r3, [r7, #24]
  }

  /* Disable the SPI DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXDMAEN))
 800f110:	687b      	ldr	r3, [r7, #4]
 800f112:	681b      	ldr	r3, [r3, #0]
 800f114:	685b      	ldr	r3, [r3, #4]
 800f116:	f003 0302 	and.w	r3, r3, #2
 800f11a:	2b02      	cmp	r3, #2
 800f11c:	d12e      	bne.n	800f17c <HAL_SPI_Abort+0x11c>
  {
    /* Abort the SPI DMA Tx Stream/Channel : use blocking DMA Abort API (no callback) */
    if (hspi->hdmatx != NULL)
 800f11e:	687b      	ldr	r3, [r7, #4]
 800f120:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800f122:	2b00      	cmp	r3, #0
 800f124:	d02a      	beq.n	800f17c <HAL_SPI_Abort+0x11c>
    {
      /* Set the SPI DMA Abort callback :
      will lead to call HAL_SPI_AbortCpltCallback() at end of DMA abort procedure */
      hspi->hdmatx->XferAbortCallback = NULL;
 800f126:	687b      	ldr	r3, [r7, #4]
 800f128:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800f12a:	2200      	movs	r2, #0
 800f12c:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Abort DMA Tx Handle linked to SPI Peripheral */
      if (HAL_DMA_Abort(hspi->hdmatx) != HAL_OK)
 800f12e:	687b      	ldr	r3, [r7, #4]
 800f130:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800f132:	4618      	mov	r0, r3
 800f134:	f7f3 ffc1 	bl	80030ba <HAL_DMA_Abort>
 800f138:	4603      	mov	r3, r0
 800f13a:	2b00      	cmp	r3, #0
 800f13c:	d002      	beq.n	800f144 <HAL_SPI_Abort+0xe4>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800f13e:	687b      	ldr	r3, [r7, #4]
 800f140:	2240      	movs	r2, #64	@ 0x40
 800f142:	655a      	str	r2, [r3, #84]	@ 0x54
      }

      /* Disable Tx DMA Request */
      CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN));
 800f144:	687b      	ldr	r3, [r7, #4]
 800f146:	681b      	ldr	r3, [r3, #0]
 800f148:	685a      	ldr	r2, [r3, #4]
 800f14a:	687b      	ldr	r3, [r7, #4]
 800f14c:	681b      	ldr	r3, [r3, #0]
 800f14e:	f022 0202 	bic.w	r2, r2, #2
 800f152:	605a      	str	r2, [r3, #4]

      /* Wait until TXE flag is set */
      do
      {
        if (count == 0U)
 800f154:	69bb      	ldr	r3, [r7, #24]
 800f156:	2b00      	cmp	r3, #0
 800f158:	d106      	bne.n	800f168 <HAL_SPI_Abort+0x108>
        {
          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800f15a:	687b      	ldr	r3, [r7, #4]
 800f15c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f15e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800f162:	687b      	ldr	r3, [r7, #4]
 800f164:	655a      	str	r2, [r3, #84]	@ 0x54
          break;
 800f166:	e009      	b.n	800f17c <HAL_SPI_Abort+0x11c>
        }
        count--;
 800f168:	69bb      	ldr	r3, [r7, #24]
 800f16a:	3b01      	subs	r3, #1
 800f16c:	61bb      	str	r3, [r7, #24]
      } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 800f16e:	687b      	ldr	r3, [r7, #4]
 800f170:	681b      	ldr	r3, [r3, #0]
 800f172:	689b      	ldr	r3, [r3, #8]
 800f174:	f003 0302 	and.w	r3, r3, #2
 800f178:	2b00      	cmp	r3, #0
 800f17a:	d0eb      	beq.n	800f154 <HAL_SPI_Abort+0xf4>
    }
  }

  /* Disable the SPI DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXDMAEN))
 800f17c:	687b      	ldr	r3, [r7, #4]
 800f17e:	681b      	ldr	r3, [r3, #0]
 800f180:	685b      	ldr	r3, [r3, #4]
 800f182:	f003 0301 	and.w	r3, r3, #1
 800f186:	2b01      	cmp	r3, #1
 800f188:	d122      	bne.n	800f1d0 <HAL_SPI_Abort+0x170>
  {
    /* Abort the SPI DMA Rx Stream/Channel : use blocking DMA Abort API (no callback) */
    if (hspi->hdmarx != NULL)
 800f18a:	687b      	ldr	r3, [r7, #4]
 800f18c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f18e:	2b00      	cmp	r3, #0
 800f190:	d01e      	beq.n	800f1d0 <HAL_SPI_Abort+0x170>
    {
      /* Set the SPI DMA Abort callback :
      will lead to call HAL_SPI_AbortCpltCallback() at end of DMA abort procedure */
      hspi->hdmarx->XferAbortCallback = NULL;
 800f192:	687b      	ldr	r3, [r7, #4]
 800f194:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f196:	2200      	movs	r2, #0
 800f198:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Abort DMA Rx Handle linked to SPI Peripheral */
      if (HAL_DMA_Abort(hspi->hdmarx) != HAL_OK)
 800f19a:	687b      	ldr	r3, [r7, #4]
 800f19c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f19e:	4618      	mov	r0, r3
 800f1a0:	f7f3 ff8b 	bl	80030ba <HAL_DMA_Abort>
 800f1a4:	4603      	mov	r3, r0
 800f1a6:	2b00      	cmp	r3, #0
 800f1a8:	d002      	beq.n	800f1b0 <HAL_SPI_Abort+0x150>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800f1aa:	687b      	ldr	r3, [r7, #4]
 800f1ac:	2240      	movs	r2, #64	@ 0x40
 800f1ae:	655a      	str	r2, [r3, #84]	@ 0x54
      }

      /* Disable peripheral */
      __HAL_SPI_DISABLE(hspi);
 800f1b0:	687b      	ldr	r3, [r7, #4]
 800f1b2:	681b      	ldr	r3, [r3, #0]
 800f1b4:	681a      	ldr	r2, [r3, #0]
 800f1b6:	687b      	ldr	r3, [r7, #4]
 800f1b8:	681b      	ldr	r3, [r3, #0]
 800f1ba:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800f1be:	601a      	str	r2, [r3, #0]

      /* Disable Rx DMA Request */
      CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_RXDMAEN));
 800f1c0:	687b      	ldr	r3, [r7, #4]
 800f1c2:	681b      	ldr	r3, [r3, #0]
 800f1c4:	685a      	ldr	r2, [r3, #4]
 800f1c6:	687b      	ldr	r3, [r7, #4]
 800f1c8:	681b      	ldr	r3, [r3, #0]
 800f1ca:	f022 0201 	bic.w	r2, r2, #1
 800f1ce:	605a      	str	r2, [r3, #4]
    }
  }
  /* Reset Tx and Rx transfer counters */
  hspi->RxXferCount = 0U;
 800f1d0:	687b      	ldr	r3, [r7, #4]
 800f1d2:	2200      	movs	r2, #0
 800f1d4:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 800f1d6:	687b      	ldr	r3, [r7, #4]
 800f1d8:	2200      	movs	r2, #0
 800f1da:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Check error during Abort procedure */
  if (hspi->ErrorCode == HAL_SPI_ERROR_ABORT)
 800f1dc:	687b      	ldr	r3, [r7, #4]
 800f1de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f1e0:	2b40      	cmp	r3, #64	@ 0x40
 800f1e2:	d102      	bne.n	800f1ea <HAL_SPI_Abort+0x18a>
  {
    /* return HAL_Error in case of error during Abort procedure */
    errorcode = HAL_ERROR;
 800f1e4:	2301      	movs	r3, #1
 800f1e6:	77fb      	strb	r3, [r7, #31]
 800f1e8:	e002      	b.n	800f1f0 <HAL_SPI_Abort+0x190>
  }
  else
  {
    /* Reset errorCode */
    hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800f1ea:	687b      	ldr	r3, [r7, #4]
 800f1ec:	2200      	movs	r2, #0
 800f1ee:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear the Error flags in the SR register */
  __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800f1f0:	2300      	movs	r3, #0
 800f1f2:	613b      	str	r3, [r7, #16]
 800f1f4:	687b      	ldr	r3, [r7, #4]
 800f1f6:	681b      	ldr	r3, [r3, #0]
 800f1f8:	68db      	ldr	r3, [r3, #12]
 800f1fa:	613b      	str	r3, [r7, #16]
 800f1fc:	687b      	ldr	r3, [r7, #4]
 800f1fe:	681b      	ldr	r3, [r3, #0]
 800f200:	689b      	ldr	r3, [r3, #8]
 800f202:	613b      	str	r3, [r7, #16]
 800f204:	693b      	ldr	r3, [r7, #16]
  __HAL_SPI_CLEAR_FREFLAG(hspi);
 800f206:	2300      	movs	r3, #0
 800f208:	60fb      	str	r3, [r7, #12]
 800f20a:	687b      	ldr	r3, [r7, #4]
 800f20c:	681b      	ldr	r3, [r3, #0]
 800f20e:	689b      	ldr	r3, [r3, #8]
 800f210:	60fb      	str	r3, [r7, #12]
 800f212:	68fb      	ldr	r3, [r7, #12]

  /* Restore hspi->state to ready */
  hspi->State = HAL_SPI_STATE_READY;
 800f214:	687b      	ldr	r3, [r7, #4]
 800f216:	2201      	movs	r2, #1
 800f218:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return errorcode;
 800f21c:	7ffb      	ldrb	r3, [r7, #31]
}
 800f21e:	4618      	mov	r0, r3
 800f220:	3720      	adds	r7, #32
 800f222:	46bd      	mov	sp, r7
 800f224:	bd80      	pop	{r7, pc}
 800f226:	bf00      	nop
 800f228:	20000008 	.word	0x20000008
 800f22c:	057619f1 	.word	0x057619f1
 800f230:	08010415 	.word	0x08010415
 800f234:	08010385 	.word	0x08010385

0800f238 <HAL_SPI_Abort_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Abort_IT(SPI_HandleTypeDef *hspi)
{
 800f238:	b580      	push	{r7, lr}
 800f23a:	b088      	sub	sp, #32
 800f23c:	af00      	add	r7, sp, #0
 800f23e:	6078      	str	r0, [r7, #4]
  uint32_t abortcplt ;
  __IO uint32_t count;
  __IO uint32_t resetcount;

  /* Initialized local variable  */
  errorcode = HAL_OK;
 800f240:	2300      	movs	r3, #0
 800f242:	77fb      	strb	r3, [r7, #31]
  abortcplt = 1U;
 800f244:	2301      	movs	r3, #1
 800f246:	61bb      	str	r3, [r7, #24]
  resetcount = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 800f248:	4b72      	ldr	r3, [pc, #456]	@ (800f414 <HAL_SPI_Abort_IT+0x1dc>)
 800f24a:	681b      	ldr	r3, [r3, #0]
 800f24c:	4a72      	ldr	r2, [pc, #456]	@ (800f418 <HAL_SPI_Abort_IT+0x1e0>)
 800f24e:	fba2 2303 	umull	r2, r3, r2, r3
 800f252:	0a5b      	lsrs	r3, r3, #9
 800f254:	2264      	movs	r2, #100	@ 0x64
 800f256:	fb02 f303 	mul.w	r3, r2, r3
 800f25a:	613b      	str	r3, [r7, #16]
  count = resetcount;
 800f25c:	693b      	ldr	r3, [r7, #16]
 800f25e:	617b      	str	r3, [r7, #20]

  /* Clear ERRIE interrupt to avoid error interrupts generation during Abort procedure */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_ERRIE);
 800f260:	687b      	ldr	r3, [r7, #4]
 800f262:	681b      	ldr	r3, [r3, #0]
 800f264:	685a      	ldr	r2, [r3, #4]
 800f266:	687b      	ldr	r3, [r7, #4]
 800f268:	681b      	ldr	r3, [r3, #0]
 800f26a:	f022 0220 	bic.w	r2, r2, #32
 800f26e:	605a      	str	r2, [r3, #4]

  /* Change Rx and Tx Irq Handler to Disable TXEIE, RXNEIE and ERRIE interrupts */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXEIE))
 800f270:	687b      	ldr	r3, [r7, #4]
 800f272:	681b      	ldr	r3, [r3, #0]
 800f274:	685b      	ldr	r3, [r3, #4]
 800f276:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f27a:	2b80      	cmp	r3, #128	@ 0x80
 800f27c:	d117      	bne.n	800f2ae <HAL_SPI_Abort_IT+0x76>
  {
    hspi->TxISR = SPI_AbortTx_ISR;
 800f27e:	687b      	ldr	r3, [r7, #4]
 800f280:	4a66      	ldr	r2, [pc, #408]	@ (800f41c <HAL_SPI_Abort_IT+0x1e4>)
 800f282:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Wait HAL_SPI_STATE_ABORT state */
    do
    {
      if (count == 0U)
 800f284:	697b      	ldr	r3, [r7, #20]
 800f286:	2b00      	cmp	r3, #0
 800f288:	d106      	bne.n	800f298 <HAL_SPI_Abort_IT+0x60>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800f28a:	687b      	ldr	r3, [r7, #4]
 800f28c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f28e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800f292:	687b      	ldr	r3, [r7, #4]
 800f294:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 800f296:	e008      	b.n	800f2aa <HAL_SPI_Abort_IT+0x72>
      }
      count--;
 800f298:	697b      	ldr	r3, [r7, #20]
 800f29a:	3b01      	subs	r3, #1
 800f29c:	617b      	str	r3, [r7, #20]
    } while (hspi->State != HAL_SPI_STATE_ABORT);
 800f29e:	687b      	ldr	r3, [r7, #4]
 800f2a0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800f2a4:	b2db      	uxtb	r3, r3
 800f2a6:	2b07      	cmp	r3, #7
 800f2a8:	d1ec      	bne.n	800f284 <HAL_SPI_Abort_IT+0x4c>
    /* Reset Timeout Counter */
    count = resetcount;
 800f2aa:	693b      	ldr	r3, [r7, #16]
 800f2ac:	617b      	str	r3, [r7, #20]
  }

  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE))
 800f2ae:	687b      	ldr	r3, [r7, #4]
 800f2b0:	681b      	ldr	r3, [r3, #0]
 800f2b2:	685b      	ldr	r3, [r3, #4]
 800f2b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f2b8:	2b40      	cmp	r3, #64	@ 0x40
 800f2ba:	d117      	bne.n	800f2ec <HAL_SPI_Abort_IT+0xb4>
  {
    hspi->RxISR = SPI_AbortRx_ISR;
 800f2bc:	687b      	ldr	r3, [r7, #4]
 800f2be:	4a58      	ldr	r2, [pc, #352]	@ (800f420 <HAL_SPI_Abort_IT+0x1e8>)
 800f2c0:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Wait HAL_SPI_STATE_ABORT state */
    do
    {
      if (count == 0U)
 800f2c2:	697b      	ldr	r3, [r7, #20]
 800f2c4:	2b00      	cmp	r3, #0
 800f2c6:	d106      	bne.n	800f2d6 <HAL_SPI_Abort_IT+0x9e>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800f2c8:	687b      	ldr	r3, [r7, #4]
 800f2ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f2cc:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800f2d0:	687b      	ldr	r3, [r7, #4]
 800f2d2:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 800f2d4:	e008      	b.n	800f2e8 <HAL_SPI_Abort_IT+0xb0>
      }
      count--;
 800f2d6:	697b      	ldr	r3, [r7, #20]
 800f2d8:	3b01      	subs	r3, #1
 800f2da:	617b      	str	r3, [r7, #20]
    } while (hspi->State != HAL_SPI_STATE_ABORT);
 800f2dc:	687b      	ldr	r3, [r7, #4]
 800f2de:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800f2e2:	b2db      	uxtb	r3, r3
 800f2e4:	2b07      	cmp	r3, #7
 800f2e6:	d1ec      	bne.n	800f2c2 <HAL_SPI_Abort_IT+0x8a>
    /* Reset Timeout Counter */
    count = resetcount;
 800f2e8:	693b      	ldr	r3, [r7, #16]
 800f2ea:	617b      	str	r3, [r7, #20]
  }

  /* If DMA Tx and/or DMA Rx Handles are associated to SPI Handle, DMA Abort complete callbacks should be initialised
     before any call to DMA Abort functions */
  /* DMA Tx Handle is valid */
  if (hspi->hdmatx != NULL)
 800f2ec:	687b      	ldr	r3, [r7, #4]
 800f2ee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800f2f0:	2b00      	cmp	r3, #0
 800f2f2:	d00f      	beq.n	800f314 <HAL_SPI_Abort_IT+0xdc>
  {
    /* Set DMA Abort Complete callback if UART DMA Tx request if enabled.
       Otherwise, set it to NULL */
    if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXDMAEN))
 800f2f4:	687b      	ldr	r3, [r7, #4]
 800f2f6:	681b      	ldr	r3, [r3, #0]
 800f2f8:	685b      	ldr	r3, [r3, #4]
 800f2fa:	f003 0302 	and.w	r3, r3, #2
 800f2fe:	2b02      	cmp	r3, #2
 800f300:	d104      	bne.n	800f30c <HAL_SPI_Abort_IT+0xd4>
    {
      hspi->hdmatx->XferAbortCallback = SPI_DMATxAbortCallback;
 800f302:	687b      	ldr	r3, [r7, #4]
 800f304:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800f306:	4a47      	ldr	r2, [pc, #284]	@ (800f424 <HAL_SPI_Abort_IT+0x1ec>)
 800f308:	651a      	str	r2, [r3, #80]	@ 0x50
 800f30a:	e003      	b.n	800f314 <HAL_SPI_Abort_IT+0xdc>
    }
    else
    {
      hspi->hdmatx->XferAbortCallback = NULL;
 800f30c:	687b      	ldr	r3, [r7, #4]
 800f30e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800f310:	2200      	movs	r2, #0
 800f312:	651a      	str	r2, [r3, #80]	@ 0x50
    }
  }
  /* DMA Rx Handle is valid */
  if (hspi->hdmarx != NULL)
 800f314:	687b      	ldr	r3, [r7, #4]
 800f316:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f318:	2b00      	cmp	r3, #0
 800f31a:	d00f      	beq.n	800f33c <HAL_SPI_Abort_IT+0x104>
  {
    /* Set DMA Abort Complete callback if UART DMA Rx request if enabled.
       Otherwise, set it to NULL */
    if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXDMAEN))
 800f31c:	687b      	ldr	r3, [r7, #4]
 800f31e:	681b      	ldr	r3, [r3, #0]
 800f320:	685b      	ldr	r3, [r3, #4]
 800f322:	f003 0301 	and.w	r3, r3, #1
 800f326:	2b01      	cmp	r3, #1
 800f328:	d104      	bne.n	800f334 <HAL_SPI_Abort_IT+0xfc>
    {
      hspi->hdmarx->XferAbortCallback = SPI_DMARxAbortCallback;
 800f32a:	687b      	ldr	r3, [r7, #4]
 800f32c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f32e:	4a3e      	ldr	r2, [pc, #248]	@ (800f428 <HAL_SPI_Abort_IT+0x1f0>)
 800f330:	651a      	str	r2, [r3, #80]	@ 0x50
 800f332:	e003      	b.n	800f33c <HAL_SPI_Abort_IT+0x104>
    }
    else
    {
      hspi->hdmarx->XferAbortCallback = NULL;
 800f334:	687b      	ldr	r3, [r7, #4]
 800f336:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f338:	2200      	movs	r2, #0
 800f33a:	651a      	str	r2, [r3, #80]	@ 0x50
    }
  }

  /* Disable the SPI DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXDMAEN))
 800f33c:	687b      	ldr	r3, [r7, #4]
 800f33e:	681b      	ldr	r3, [r3, #0]
 800f340:	685b      	ldr	r3, [r3, #4]
 800f342:	f003 0302 	and.w	r3, r3, #2
 800f346:	2b02      	cmp	r3, #2
 800f348:	d115      	bne.n	800f376 <HAL_SPI_Abort_IT+0x13e>
  {
    /* Abort the SPI DMA Tx Stream/Channel */
    if (hspi->hdmatx != NULL)
 800f34a:	687b      	ldr	r3, [r7, #4]
 800f34c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800f34e:	2b00      	cmp	r3, #0
 800f350:	d011      	beq.n	800f376 <HAL_SPI_Abort_IT+0x13e>
    {
      /* Abort DMA Tx Handle linked to SPI Peripheral */
      if (HAL_DMA_Abort_IT(hspi->hdmatx) != HAL_OK)
 800f352:	687b      	ldr	r3, [r7, #4]
 800f354:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800f356:	4618      	mov	r0, r3
 800f358:	f7f3 ff1f 	bl	800319a <HAL_DMA_Abort_IT>
 800f35c:	4603      	mov	r3, r0
 800f35e:	2b00      	cmp	r3, #0
 800f360:	d007      	beq.n	800f372 <HAL_SPI_Abort_IT+0x13a>
      {
        hspi->hdmatx->XferAbortCallback = NULL;
 800f362:	687b      	ldr	r3, [r7, #4]
 800f364:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800f366:	2200      	movs	r2, #0
 800f368:	651a      	str	r2, [r3, #80]	@ 0x50
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800f36a:	687b      	ldr	r3, [r7, #4]
 800f36c:	2240      	movs	r2, #64	@ 0x40
 800f36e:	655a      	str	r2, [r3, #84]	@ 0x54
 800f370:	e001      	b.n	800f376 <HAL_SPI_Abort_IT+0x13e>
      }
      else
      {
        abortcplt = 0U;
 800f372:	2300      	movs	r3, #0
 800f374:	61bb      	str	r3, [r7, #24]
      }
    }
  }
  /* Disable the SPI DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXDMAEN))
 800f376:	687b      	ldr	r3, [r7, #4]
 800f378:	681b      	ldr	r3, [r3, #0]
 800f37a:	685b      	ldr	r3, [r3, #4]
 800f37c:	f003 0301 	and.w	r3, r3, #1
 800f380:	2b01      	cmp	r3, #1
 800f382:	d115      	bne.n	800f3b0 <HAL_SPI_Abort_IT+0x178>
  {
    /* Abort the SPI DMA Rx Stream/Channel */
    if (hspi->hdmarx != NULL)
 800f384:	687b      	ldr	r3, [r7, #4]
 800f386:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f388:	2b00      	cmp	r3, #0
 800f38a:	d011      	beq.n	800f3b0 <HAL_SPI_Abort_IT+0x178>
    {
      /* Abort DMA Rx Handle linked to SPI Peripheral */
      if (HAL_DMA_Abort_IT(hspi->hdmarx) !=  HAL_OK)
 800f38c:	687b      	ldr	r3, [r7, #4]
 800f38e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f390:	4618      	mov	r0, r3
 800f392:	f7f3 ff02 	bl	800319a <HAL_DMA_Abort_IT>
 800f396:	4603      	mov	r3, r0
 800f398:	2b00      	cmp	r3, #0
 800f39a:	d007      	beq.n	800f3ac <HAL_SPI_Abort_IT+0x174>
      {
        hspi->hdmarx->XferAbortCallback = NULL;
 800f39c:	687b      	ldr	r3, [r7, #4]
 800f39e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f3a0:	2200      	movs	r2, #0
 800f3a2:	651a      	str	r2, [r3, #80]	@ 0x50
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800f3a4:	687b      	ldr	r3, [r7, #4]
 800f3a6:	2240      	movs	r2, #64	@ 0x40
 800f3a8:	655a      	str	r2, [r3, #84]	@ 0x54
 800f3aa:	e001      	b.n	800f3b0 <HAL_SPI_Abort_IT+0x178>
      }
      else
      {
        abortcplt = 0U;
 800f3ac:	2300      	movs	r3, #0
 800f3ae:	61bb      	str	r3, [r7, #24]
      }
    }
  }

  if (abortcplt == 1U)
 800f3b0:	69bb      	ldr	r3, [r7, #24]
 800f3b2:	2b01      	cmp	r3, #1
 800f3b4:	d128      	bne.n	800f408 <HAL_SPI_Abort_IT+0x1d0>
  {
    /* Reset Tx and Rx transfer counters */
    hspi->RxXferCount = 0U;
 800f3b6:	687b      	ldr	r3, [r7, #4]
 800f3b8:	2200      	movs	r2, #0
 800f3ba:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->TxXferCount = 0U;
 800f3bc:	687b      	ldr	r3, [r7, #4]
 800f3be:	2200      	movs	r2, #0
 800f3c0:	86da      	strh	r2, [r3, #54]	@ 0x36

    /* Check error during Abort procedure */
    if (hspi->ErrorCode == HAL_SPI_ERROR_ABORT)
 800f3c2:	687b      	ldr	r3, [r7, #4]
 800f3c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f3c6:	2b40      	cmp	r3, #64	@ 0x40
 800f3c8:	d102      	bne.n	800f3d0 <HAL_SPI_Abort_IT+0x198>
    {
      /* return HAL_Error in case of error during Abort procedure */
      errorcode = HAL_ERROR;
 800f3ca:	2301      	movs	r3, #1
 800f3cc:	77fb      	strb	r3, [r7, #31]
 800f3ce:	e002      	b.n	800f3d6 <HAL_SPI_Abort_IT+0x19e>
    }
    else
    {
      /* Reset errorCode */
      hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800f3d0:	687b      	ldr	r3, [r7, #4]
 800f3d2:	2200      	movs	r2, #0
 800f3d4:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Clear the Error flags in the SR register */
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800f3d6:	2300      	movs	r3, #0
 800f3d8:	60fb      	str	r3, [r7, #12]
 800f3da:	687b      	ldr	r3, [r7, #4]
 800f3dc:	681b      	ldr	r3, [r3, #0]
 800f3de:	68db      	ldr	r3, [r3, #12]
 800f3e0:	60fb      	str	r3, [r7, #12]
 800f3e2:	687b      	ldr	r3, [r7, #4]
 800f3e4:	681b      	ldr	r3, [r3, #0]
 800f3e6:	689b      	ldr	r3, [r3, #8]
 800f3e8:	60fb      	str	r3, [r7, #12]
 800f3ea:	68fb      	ldr	r3, [r7, #12]
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800f3ec:	2300      	movs	r3, #0
 800f3ee:	60bb      	str	r3, [r7, #8]
 800f3f0:	687b      	ldr	r3, [r7, #4]
 800f3f2:	681b      	ldr	r3, [r3, #0]
 800f3f4:	689b      	ldr	r3, [r3, #8]
 800f3f6:	60bb      	str	r3, [r7, #8]
 800f3f8:	68bb      	ldr	r3, [r7, #8]

    /* Restore hspi->State to Ready */
    hspi->State = HAL_SPI_STATE_READY;
 800f3fa:	687b      	ldr	r3, [r7, #4]
 800f3fc:	2201      	movs	r2, #1
 800f3fe:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

    /* As no DMA to be aborted, call directly user Abort complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->AbortCpltCallback(hspi);
#else
    HAL_SPI_AbortCpltCallback(hspi);
 800f402:	6878      	ldr	r0, [r7, #4]
 800f404:	f000 f9dc 	bl	800f7c0 <HAL_SPI_AbortCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  return errorcode;
 800f408:	7ffb      	ldrb	r3, [r7, #31]
}
 800f40a:	4618      	mov	r0, r3
 800f40c:	3720      	adds	r7, #32
 800f40e:	46bd      	mov	sp, r7
 800f410:	bd80      	pop	{r7, pc}
 800f412:	bf00      	nop
 800f414:	20000008 	.word	0x20000008
 800f418:	057619f1 	.word	0x057619f1
 800f41c:	08010415 	.word	0x08010415
 800f420:	08010385 	.word	0x08010385
 800f424:	0800faa5 	.word	0x0800faa5
 800f428:	0800fb79 	.word	0x0800fb79

0800f42c <HAL_SPI_DMAPause>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DMAPause(SPI_HandleTypeDef *hspi)
{
 800f42c:	b480      	push	{r7}
 800f42e:	b083      	sub	sp, #12
 800f430:	af00      	add	r7, sp, #0
 800f432:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hspi);
 800f434:	687b      	ldr	r3, [r7, #4]
 800f436:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800f43a:	2b01      	cmp	r3, #1
 800f43c:	d101      	bne.n	800f442 <HAL_SPI_DMAPause+0x16>
 800f43e:	2302      	movs	r3, #2
 800f440:	e010      	b.n	800f464 <HAL_SPI_DMAPause+0x38>
 800f442:	687b      	ldr	r3, [r7, #4]
 800f444:	2201      	movs	r2, #1
 800f446:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Disable the SPI DMA Tx & Rx requests */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800f44a:	687b      	ldr	r3, [r7, #4]
 800f44c:	681b      	ldr	r3, [r3, #0]
 800f44e:	685a      	ldr	r2, [r3, #4]
 800f450:	687b      	ldr	r3, [r7, #4]
 800f452:	681b      	ldr	r3, [r3, #0]
 800f454:	f022 0203 	bic.w	r2, r2, #3
 800f458:	605a      	str	r2, [r3, #4]

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800f45a:	687b      	ldr	r3, [r7, #4]
 800f45c:	2200      	movs	r2, #0
 800f45e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 800f462:	2300      	movs	r3, #0
}
 800f464:	4618      	mov	r0, r3
 800f466:	370c      	adds	r7, #12
 800f468:	46bd      	mov	sp, r7
 800f46a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f46e:	4770      	bx	lr

0800f470 <HAL_SPI_DMAResume>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DMAResume(SPI_HandleTypeDef *hspi)
{
 800f470:	b480      	push	{r7}
 800f472:	b083      	sub	sp, #12
 800f474:	af00      	add	r7, sp, #0
 800f476:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hspi);
 800f478:	687b      	ldr	r3, [r7, #4]
 800f47a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800f47e:	2b01      	cmp	r3, #1
 800f480:	d101      	bne.n	800f486 <HAL_SPI_DMAResume+0x16>
 800f482:	2302      	movs	r3, #2
 800f484:	e010      	b.n	800f4a8 <HAL_SPI_DMAResume+0x38>
 800f486:	687b      	ldr	r3, [r7, #4]
 800f488:	2201      	movs	r2, #1
 800f48a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI DMA Tx & Rx requests */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800f48e:	687b      	ldr	r3, [r7, #4]
 800f490:	681b      	ldr	r3, [r3, #0]
 800f492:	685a      	ldr	r2, [r3, #4]
 800f494:	687b      	ldr	r3, [r7, #4]
 800f496:	681b      	ldr	r3, [r3, #0]
 800f498:	f042 0203 	orr.w	r2, r2, #3
 800f49c:	605a      	str	r2, [r3, #4]

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800f49e:	687b      	ldr	r3, [r7, #4]
 800f4a0:	2200      	movs	r2, #0
 800f4a2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 800f4a6:	2300      	movs	r3, #0
}
 800f4a8:	4618      	mov	r0, r3
 800f4aa:	370c      	adds	r7, #12
 800f4ac:	46bd      	mov	sp, r7
 800f4ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4b2:	4770      	bx	lr

0800f4b4 <HAL_SPI_DMAStop>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DMAStop(SPI_HandleTypeDef *hspi)
{
 800f4b4:	b580      	push	{r7, lr}
 800f4b6:	b084      	sub	sp, #16
 800f4b8:	af00      	add	r7, sp, #0
 800f4ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800f4bc:	2300      	movs	r3, #0
 800f4be:	73fb      	strb	r3, [r7, #15]
     and the correspond call back is executed HAL_SPI_TxCpltCallback() or HAL_SPI_RxCpltCallback() or
     HAL_SPI_TxRxCpltCallback()
     */

  /* Abort the SPI DMA tx Stream/Channel  */
  if (hspi->hdmatx != NULL)
 800f4c0:	687b      	ldr	r3, [r7, #4]
 800f4c2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800f4c4:	2b00      	cmp	r3, #0
 800f4c6:	d00f      	beq.n	800f4e8 <HAL_SPI_DMAStop+0x34>
  {
    if (HAL_OK != HAL_DMA_Abort(hspi->hdmatx))
 800f4c8:	687b      	ldr	r3, [r7, #4]
 800f4ca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800f4cc:	4618      	mov	r0, r3
 800f4ce:	f7f3 fdf4 	bl	80030ba <HAL_DMA_Abort>
 800f4d2:	4603      	mov	r3, r0
 800f4d4:	2b00      	cmp	r3, #0
 800f4d6:	d007      	beq.n	800f4e8 <HAL_SPI_DMAStop+0x34>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800f4d8:	687b      	ldr	r3, [r7, #4]
 800f4da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f4dc:	f043 0210 	orr.w	r2, r3, #16
 800f4e0:	687b      	ldr	r3, [r7, #4]
 800f4e2:	655a      	str	r2, [r3, #84]	@ 0x54
      errorcode = HAL_ERROR;
 800f4e4:	2301      	movs	r3, #1
 800f4e6:	73fb      	strb	r3, [r7, #15]
    }
  }
  /* Abort the SPI DMA rx Stream/Channel  */
  if (hspi->hdmarx != NULL)
 800f4e8:	687b      	ldr	r3, [r7, #4]
 800f4ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f4ec:	2b00      	cmp	r3, #0
 800f4ee:	d00f      	beq.n	800f510 <HAL_SPI_DMAStop+0x5c>
  {
    if (HAL_OK != HAL_DMA_Abort(hspi->hdmarx))
 800f4f0:	687b      	ldr	r3, [r7, #4]
 800f4f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f4f4:	4618      	mov	r0, r3
 800f4f6:	f7f3 fde0 	bl	80030ba <HAL_DMA_Abort>
 800f4fa:	4603      	mov	r3, r0
 800f4fc:	2b00      	cmp	r3, #0
 800f4fe:	d007      	beq.n	800f510 <HAL_SPI_DMAStop+0x5c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800f500:	687b      	ldr	r3, [r7, #4]
 800f502:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f504:	f043 0210 	orr.w	r2, r3, #16
 800f508:	687b      	ldr	r3, [r7, #4]
 800f50a:	655a      	str	r2, [r3, #84]	@ 0x54
      errorcode = HAL_ERROR;
 800f50c:	2301      	movs	r3, #1
 800f50e:	73fb      	strb	r3, [r7, #15]
    }
  }

  /* Disable the SPI DMA Tx & Rx requests */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800f510:	687b      	ldr	r3, [r7, #4]
 800f512:	681b      	ldr	r3, [r3, #0]
 800f514:	685a      	ldr	r2, [r3, #4]
 800f516:	687b      	ldr	r3, [r7, #4]
 800f518:	681b      	ldr	r3, [r3, #0]
 800f51a:	f022 0203 	bic.w	r2, r2, #3
 800f51e:	605a      	str	r2, [r3, #4]
  hspi->State = HAL_SPI_STATE_READY;
 800f520:	687b      	ldr	r3, [r7, #4]
 800f522:	2201      	movs	r2, #1
 800f524:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  return errorcode;
 800f528:	7bfb      	ldrb	r3, [r7, #15]
}
 800f52a:	4618      	mov	r0, r3
 800f52c:	3710      	adds	r7, #16
 800f52e:	46bd      	mov	sp, r7
 800f530:	bd80      	pop	{r7, pc}
	...

0800f534 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800f534:	b580      	push	{r7, lr}
 800f536:	b088      	sub	sp, #32
 800f538:	af00      	add	r7, sp, #0
 800f53a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800f53c:	687b      	ldr	r3, [r7, #4]
 800f53e:	681b      	ldr	r3, [r3, #0]
 800f540:	685b      	ldr	r3, [r3, #4]
 800f542:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800f544:	687b      	ldr	r3, [r7, #4]
 800f546:	681b      	ldr	r3, [r3, #0]
 800f548:	689b      	ldr	r3, [r3, #8]
 800f54a:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800f54c:	69bb      	ldr	r3, [r7, #24]
 800f54e:	099b      	lsrs	r3, r3, #6
 800f550:	f003 0301 	and.w	r3, r3, #1
 800f554:	2b00      	cmp	r3, #0
 800f556:	d10f      	bne.n	800f578 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800f558:	69bb      	ldr	r3, [r7, #24]
 800f55a:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800f55e:	2b00      	cmp	r3, #0
 800f560:	d00a      	beq.n	800f578 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800f562:	69fb      	ldr	r3, [r7, #28]
 800f564:	099b      	lsrs	r3, r3, #6
 800f566:	f003 0301 	and.w	r3, r3, #1
 800f56a:	2b00      	cmp	r3, #0
 800f56c:	d004      	beq.n	800f578 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800f56e:	687b      	ldr	r3, [r7, #4]
 800f570:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f572:	6878      	ldr	r0, [r7, #4]
 800f574:	4798      	blx	r3
    return;
 800f576:	e0d7      	b.n	800f728 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800f578:	69bb      	ldr	r3, [r7, #24]
 800f57a:	085b      	lsrs	r3, r3, #1
 800f57c:	f003 0301 	and.w	r3, r3, #1
 800f580:	2b00      	cmp	r3, #0
 800f582:	d00a      	beq.n	800f59a <HAL_SPI_IRQHandler+0x66>
 800f584:	69fb      	ldr	r3, [r7, #28]
 800f586:	09db      	lsrs	r3, r3, #7
 800f588:	f003 0301 	and.w	r3, r3, #1
 800f58c:	2b00      	cmp	r3, #0
 800f58e:	d004      	beq.n	800f59a <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800f590:	687b      	ldr	r3, [r7, #4]
 800f592:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f594:	6878      	ldr	r0, [r7, #4]
 800f596:	4798      	blx	r3
    return;
 800f598:	e0c6      	b.n	800f728 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800f59a:	69bb      	ldr	r3, [r7, #24]
 800f59c:	095b      	lsrs	r3, r3, #5
 800f59e:	f003 0301 	and.w	r3, r3, #1
 800f5a2:	2b00      	cmp	r3, #0
 800f5a4:	d10c      	bne.n	800f5c0 <HAL_SPI_IRQHandler+0x8c>
 800f5a6:	69bb      	ldr	r3, [r7, #24]
 800f5a8:	099b      	lsrs	r3, r3, #6
 800f5aa:	f003 0301 	and.w	r3, r3, #1
 800f5ae:	2b00      	cmp	r3, #0
 800f5b0:	d106      	bne.n	800f5c0 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800f5b2:	69bb      	ldr	r3, [r7, #24]
 800f5b4:	0a1b      	lsrs	r3, r3, #8
 800f5b6:	f003 0301 	and.w	r3, r3, #1
 800f5ba:	2b00      	cmp	r3, #0
 800f5bc:	f000 80b4 	beq.w	800f728 <HAL_SPI_IRQHandler+0x1f4>
 800f5c0:	69fb      	ldr	r3, [r7, #28]
 800f5c2:	095b      	lsrs	r3, r3, #5
 800f5c4:	f003 0301 	and.w	r3, r3, #1
 800f5c8:	2b00      	cmp	r3, #0
 800f5ca:	f000 80ad 	beq.w	800f728 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800f5ce:	69bb      	ldr	r3, [r7, #24]
 800f5d0:	099b      	lsrs	r3, r3, #6
 800f5d2:	f003 0301 	and.w	r3, r3, #1
 800f5d6:	2b00      	cmp	r3, #0
 800f5d8:	d023      	beq.n	800f622 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800f5da:	687b      	ldr	r3, [r7, #4]
 800f5dc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800f5e0:	b2db      	uxtb	r3, r3
 800f5e2:	2b03      	cmp	r3, #3
 800f5e4:	d011      	beq.n	800f60a <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800f5e6:	687b      	ldr	r3, [r7, #4]
 800f5e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f5ea:	f043 0204 	orr.w	r2, r3, #4
 800f5ee:	687b      	ldr	r3, [r7, #4]
 800f5f0:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800f5f2:	2300      	movs	r3, #0
 800f5f4:	617b      	str	r3, [r7, #20]
 800f5f6:	687b      	ldr	r3, [r7, #4]
 800f5f8:	681b      	ldr	r3, [r3, #0]
 800f5fa:	68db      	ldr	r3, [r3, #12]
 800f5fc:	617b      	str	r3, [r7, #20]
 800f5fe:	687b      	ldr	r3, [r7, #4]
 800f600:	681b      	ldr	r3, [r3, #0]
 800f602:	689b      	ldr	r3, [r3, #8]
 800f604:	617b      	str	r3, [r7, #20]
 800f606:	697b      	ldr	r3, [r7, #20]
 800f608:	e00b      	b.n	800f622 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800f60a:	2300      	movs	r3, #0
 800f60c:	613b      	str	r3, [r7, #16]
 800f60e:	687b      	ldr	r3, [r7, #4]
 800f610:	681b      	ldr	r3, [r3, #0]
 800f612:	68db      	ldr	r3, [r3, #12]
 800f614:	613b      	str	r3, [r7, #16]
 800f616:	687b      	ldr	r3, [r7, #4]
 800f618:	681b      	ldr	r3, [r3, #0]
 800f61a:	689b      	ldr	r3, [r3, #8]
 800f61c:	613b      	str	r3, [r7, #16]
 800f61e:	693b      	ldr	r3, [r7, #16]
        return;
 800f620:	e082      	b.n	800f728 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800f622:	69bb      	ldr	r3, [r7, #24]
 800f624:	095b      	lsrs	r3, r3, #5
 800f626:	f003 0301 	and.w	r3, r3, #1
 800f62a:	2b00      	cmp	r3, #0
 800f62c:	d014      	beq.n	800f658 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800f62e:	687b      	ldr	r3, [r7, #4]
 800f630:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f632:	f043 0201 	orr.w	r2, r3, #1
 800f636:	687b      	ldr	r3, [r7, #4]
 800f638:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800f63a:	2300      	movs	r3, #0
 800f63c:	60fb      	str	r3, [r7, #12]
 800f63e:	687b      	ldr	r3, [r7, #4]
 800f640:	681b      	ldr	r3, [r3, #0]
 800f642:	689b      	ldr	r3, [r3, #8]
 800f644:	60fb      	str	r3, [r7, #12]
 800f646:	687b      	ldr	r3, [r7, #4]
 800f648:	681b      	ldr	r3, [r3, #0]
 800f64a:	681a      	ldr	r2, [r3, #0]
 800f64c:	687b      	ldr	r3, [r7, #4]
 800f64e:	681b      	ldr	r3, [r3, #0]
 800f650:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800f654:	601a      	str	r2, [r3, #0]
 800f656:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800f658:	69bb      	ldr	r3, [r7, #24]
 800f65a:	0a1b      	lsrs	r3, r3, #8
 800f65c:	f003 0301 	and.w	r3, r3, #1
 800f660:	2b00      	cmp	r3, #0
 800f662:	d00c      	beq.n	800f67e <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800f664:	687b      	ldr	r3, [r7, #4]
 800f666:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f668:	f043 0208 	orr.w	r2, r3, #8
 800f66c:	687b      	ldr	r3, [r7, #4]
 800f66e:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800f670:	2300      	movs	r3, #0
 800f672:	60bb      	str	r3, [r7, #8]
 800f674:	687b      	ldr	r3, [r7, #4]
 800f676:	681b      	ldr	r3, [r3, #0]
 800f678:	689b      	ldr	r3, [r3, #8]
 800f67a:	60bb      	str	r3, [r7, #8]
 800f67c:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800f67e:	687b      	ldr	r3, [r7, #4]
 800f680:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f682:	2b00      	cmp	r3, #0
 800f684:	d04f      	beq.n	800f726 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800f686:	687b      	ldr	r3, [r7, #4]
 800f688:	681b      	ldr	r3, [r3, #0]
 800f68a:	685a      	ldr	r2, [r3, #4]
 800f68c:	687b      	ldr	r3, [r7, #4]
 800f68e:	681b      	ldr	r3, [r3, #0]
 800f690:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800f694:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800f696:	687b      	ldr	r3, [r7, #4]
 800f698:	2201      	movs	r2, #1
 800f69a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800f69e:	69fb      	ldr	r3, [r7, #28]
 800f6a0:	f003 0302 	and.w	r3, r3, #2
 800f6a4:	2b00      	cmp	r3, #0
 800f6a6:	d104      	bne.n	800f6b2 <HAL_SPI_IRQHandler+0x17e>
 800f6a8:	69fb      	ldr	r3, [r7, #28]
 800f6aa:	f003 0301 	and.w	r3, r3, #1
 800f6ae:	2b00      	cmp	r3, #0
 800f6b0:	d034      	beq.n	800f71c <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800f6b2:	687b      	ldr	r3, [r7, #4]
 800f6b4:	681b      	ldr	r3, [r3, #0]
 800f6b6:	685a      	ldr	r2, [r3, #4]
 800f6b8:	687b      	ldr	r3, [r7, #4]
 800f6ba:	681b      	ldr	r3, [r3, #0]
 800f6bc:	f022 0203 	bic.w	r2, r2, #3
 800f6c0:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800f6c2:	687b      	ldr	r3, [r7, #4]
 800f6c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f6c6:	2b00      	cmp	r3, #0
 800f6c8:	d011      	beq.n	800f6ee <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800f6ca:	687b      	ldr	r3, [r7, #4]
 800f6cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f6ce:	4a18      	ldr	r2, [pc, #96]	@ (800f730 <HAL_SPI_IRQHandler+0x1fc>)
 800f6d0:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800f6d2:	687b      	ldr	r3, [r7, #4]
 800f6d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f6d6:	4618      	mov	r0, r3
 800f6d8:	f7f3 fd5f 	bl	800319a <HAL_DMA_Abort_IT>
 800f6dc:	4603      	mov	r3, r0
 800f6de:	2b00      	cmp	r3, #0
 800f6e0:	d005      	beq.n	800f6ee <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800f6e2:	687b      	ldr	r3, [r7, #4]
 800f6e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f6e6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800f6ea:	687b      	ldr	r3, [r7, #4]
 800f6ec:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800f6ee:	687b      	ldr	r3, [r7, #4]
 800f6f0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800f6f2:	2b00      	cmp	r3, #0
 800f6f4:	d016      	beq.n	800f724 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800f6f6:	687b      	ldr	r3, [r7, #4]
 800f6f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800f6fa:	4a0d      	ldr	r2, [pc, #52]	@ (800f730 <HAL_SPI_IRQHandler+0x1fc>)
 800f6fc:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800f6fe:	687b      	ldr	r3, [r7, #4]
 800f700:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800f702:	4618      	mov	r0, r3
 800f704:	f7f3 fd49 	bl	800319a <HAL_DMA_Abort_IT>
 800f708:	4603      	mov	r3, r0
 800f70a:	2b00      	cmp	r3, #0
 800f70c:	d00a      	beq.n	800f724 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800f70e:	687b      	ldr	r3, [r7, #4]
 800f710:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f712:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800f716:	687b      	ldr	r3, [r7, #4]
 800f718:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 800f71a:	e003      	b.n	800f724 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800f71c:	6878      	ldr	r0, [r7, #4]
 800f71e:	f000 f845 	bl	800f7ac <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800f722:	e000      	b.n	800f726 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 800f724:	bf00      	nop
    return;
 800f726:	bf00      	nop
  }
}
 800f728:	3720      	adds	r7, #32
 800f72a:	46bd      	mov	sp, r7
 800f72c:	bd80      	pop	{r7, pc}
 800f72e:	bf00      	nop
 800f730:	0800fa7d 	.word	0x0800fa7d

0800f734 <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800f734:	b480      	push	{r7}
 800f736:	b083      	sub	sp, #12
 800f738:	af00      	add	r7, sp, #0
 800f73a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 800f73c:	bf00      	nop
 800f73e:	370c      	adds	r7, #12
 800f740:	46bd      	mov	sp, r7
 800f742:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f746:	4770      	bx	lr

0800f748 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800f748:	b480      	push	{r7}
 800f74a:	b083      	sub	sp, #12
 800f74c:	af00      	add	r7, sp, #0
 800f74e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 800f750:	bf00      	nop
 800f752:	370c      	adds	r7, #12
 800f754:	46bd      	mov	sp, r7
 800f756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f75a:	4770      	bx	lr

0800f75c <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800f75c:	b480      	push	{r7}
 800f75e:	b083      	sub	sp, #12
 800f760:	af00      	add	r7, sp, #0
 800f762:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 800f764:	bf00      	nop
 800f766:	370c      	adds	r7, #12
 800f768:	46bd      	mov	sp, r7
 800f76a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f76e:	4770      	bx	lr

0800f770 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800f770:	b480      	push	{r7}
 800f772:	b083      	sub	sp, #12
 800f774:	af00      	add	r7, sp, #0
 800f776:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 800f778:	bf00      	nop
 800f77a:	370c      	adds	r7, #12
 800f77c:	46bd      	mov	sp, r7
 800f77e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f782:	4770      	bx	lr

0800f784 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800f784:	b480      	push	{r7}
 800f786:	b083      	sub	sp, #12
 800f788:	af00      	add	r7, sp, #0
 800f78a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 800f78c:	bf00      	nop
 800f78e:	370c      	adds	r7, #12
 800f790:	46bd      	mov	sp, r7
 800f792:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f796:	4770      	bx	lr

0800f798 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800f798:	b480      	push	{r7}
 800f79a:	b083      	sub	sp, #12
 800f79c:	af00      	add	r7, sp, #0
 800f79e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 800f7a0:	bf00      	nop
 800f7a2:	370c      	adds	r7, #12
 800f7a4:	46bd      	mov	sp, r7
 800f7a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7aa:	4770      	bx	lr

0800f7ac <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800f7ac:	b480      	push	{r7}
 800f7ae:	b083      	sub	sp, #12
 800f7b0:	af00      	add	r7, sp, #0
 800f7b2:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800f7b4:	bf00      	nop
 800f7b6:	370c      	adds	r7, #12
 800f7b8:	46bd      	mov	sp, r7
 800f7ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7be:	4770      	bx	lr

0800f7c0 <HAL_SPI_AbortCpltCallback>:
  * @brief  SPI Abort Complete callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_AbortCpltCallback(SPI_HandleTypeDef *hspi)
{
 800f7c0:	b480      	push	{r7}
 800f7c2:	b083      	sub	sp, #12
 800f7c4:	af00      	add	r7, sp, #0
 800f7c6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_AbortCpltCallback can be implemented in the user file.
   */
}
 800f7c8:	bf00      	nop
 800f7ca:	370c      	adds	r7, #12
 800f7cc:	46bd      	mov	sp, r7
 800f7ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7d2:	4770      	bx	lr

0800f7d4 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 800f7d4:	b480      	push	{r7}
 800f7d6:	b083      	sub	sp, #12
 800f7d8:	af00      	add	r7, sp, #0
 800f7da:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800f7dc:	687b      	ldr	r3, [r7, #4]
 800f7de:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800f7e2:	b2db      	uxtb	r3, r3
}
 800f7e4:	4618      	mov	r0, r3
 800f7e6:	370c      	adds	r7, #12
 800f7e8:	46bd      	mov	sp, r7
 800f7ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7ee:	4770      	bx	lr

0800f7f0 <HAL_SPI_GetError>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI error code in bitmap format
  */
uint32_t HAL_SPI_GetError(const SPI_HandleTypeDef *hspi)
{
 800f7f0:	b480      	push	{r7}
 800f7f2:	b083      	sub	sp, #12
 800f7f4:	af00      	add	r7, sp, #0
 800f7f6:	6078      	str	r0, [r7, #4]
  /* Return SPI ErrorCode */
  return hspi->ErrorCode;
 800f7f8:	687b      	ldr	r3, [r7, #4]
 800f7fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 800f7fc:	4618      	mov	r0, r3
 800f7fe:	370c      	adds	r7, #12
 800f800:	46bd      	mov	sp, r7
 800f802:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f806:	4770      	bx	lr

0800f808 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800f808:	b580      	push	{r7, lr}
 800f80a:	b086      	sub	sp, #24
 800f80c:	af00      	add	r7, sp, #0
 800f80e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800f810:	687b      	ldr	r3, [r7, #4]
 800f812:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f814:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800f816:	f7f2 fdf7 	bl	8002408 <HAL_GetTick>
 800f81a:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 800f81c:	687b      	ldr	r3, [r7, #4]
 800f81e:	681b      	ldr	r3, [r3, #0]
 800f820:	681b      	ldr	r3, [r3, #0]
 800f822:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f826:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f82a:	d03b      	beq.n	800f8a4 <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800f82c:	697b      	ldr	r3, [r7, #20]
 800f82e:	681b      	ldr	r3, [r3, #0]
 800f830:	685a      	ldr	r2, [r3, #4]
 800f832:	697b      	ldr	r3, [r7, #20]
 800f834:	681b      	ldr	r3, [r3, #0]
 800f836:	f022 0220 	bic.w	r2, r2, #32
 800f83a:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800f83c:	697b      	ldr	r3, [r7, #20]
 800f83e:	681b      	ldr	r3, [r3, #0]
 800f840:	685a      	ldr	r2, [r3, #4]
 800f842:	697b      	ldr	r3, [r7, #20]
 800f844:	681b      	ldr	r3, [r3, #0]
 800f846:	f022 0202 	bic.w	r2, r2, #2
 800f84a:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800f84c:	693a      	ldr	r2, [r7, #16]
 800f84e:	2164      	movs	r1, #100	@ 0x64
 800f850:	6978      	ldr	r0, [r7, #20]
 800f852:	f000 fc2d 	bl	80100b0 <SPI_EndRxTxTransaction>
 800f856:	4603      	mov	r3, r0
 800f858:	2b00      	cmp	r3, #0
 800f85a:	d005      	beq.n	800f868 <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800f85c:	697b      	ldr	r3, [r7, #20]
 800f85e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f860:	f043 0220 	orr.w	r2, r3, #32
 800f864:	697b      	ldr	r3, [r7, #20]
 800f866:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800f868:	697b      	ldr	r3, [r7, #20]
 800f86a:	689b      	ldr	r3, [r3, #8]
 800f86c:	2b00      	cmp	r3, #0
 800f86e:	d10a      	bne.n	800f886 <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800f870:	2300      	movs	r3, #0
 800f872:	60fb      	str	r3, [r7, #12]
 800f874:	697b      	ldr	r3, [r7, #20]
 800f876:	681b      	ldr	r3, [r3, #0]
 800f878:	68db      	ldr	r3, [r3, #12]
 800f87a:	60fb      	str	r3, [r7, #12]
 800f87c:	697b      	ldr	r3, [r7, #20]
 800f87e:	681b      	ldr	r3, [r3, #0]
 800f880:	689b      	ldr	r3, [r3, #8]
 800f882:	60fb      	str	r3, [r7, #12]
 800f884:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 800f886:	697b      	ldr	r3, [r7, #20]
 800f888:	2200      	movs	r2, #0
 800f88a:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->State = HAL_SPI_STATE_READY;
 800f88c:	697b      	ldr	r3, [r7, #20]
 800f88e:	2201      	movs	r2, #1
 800f890:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800f894:	697b      	ldr	r3, [r7, #20]
 800f896:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f898:	2b00      	cmp	r3, #0
 800f89a:	d003      	beq.n	800f8a4 <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800f89c:	6978      	ldr	r0, [r7, #20]
 800f89e:	f7ff ff85 	bl	800f7ac <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800f8a2:	e002      	b.n	800f8aa <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 800f8a4:	6978      	ldr	r0, [r7, #20]
 800f8a6:	f7ff ff45 	bl	800f734 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800f8aa:	3718      	adds	r7, #24
 800f8ac:	46bd      	mov	sp, r7
 800f8ae:	bd80      	pop	{r7, pc}

0800f8b0 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800f8b0:	b580      	push	{r7, lr}
 800f8b2:	b084      	sub	sp, #16
 800f8b4:	af00      	add	r7, sp, #0
 800f8b6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800f8b8:	687b      	ldr	r3, [r7, #4]
 800f8ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f8bc:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800f8be:	f7f2 fda3 	bl	8002408 <HAL_GetTick>
 800f8c2:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 800f8c4:	687b      	ldr	r3, [r7, #4]
 800f8c6:	681b      	ldr	r3, [r3, #0]
 800f8c8:	681b      	ldr	r3, [r3, #0]
 800f8ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f8ce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f8d2:	d03b      	beq.n	800f94c <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800f8d4:	68fb      	ldr	r3, [r7, #12]
 800f8d6:	681b      	ldr	r3, [r3, #0]
 800f8d8:	685a      	ldr	r2, [r3, #4]
 800f8da:	68fb      	ldr	r3, [r7, #12]
 800f8dc:	681b      	ldr	r3, [r3, #0]
 800f8de:	f022 0220 	bic.w	r2, r2, #32
 800f8e2:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800f8e4:	68fb      	ldr	r3, [r7, #12]
 800f8e6:	689b      	ldr	r3, [r3, #8]
 800f8e8:	2b00      	cmp	r3, #0
 800f8ea:	d10d      	bne.n	800f908 <SPI_DMAReceiveCplt+0x58>
 800f8ec:	68fb      	ldr	r3, [r7, #12]
 800f8ee:	685b      	ldr	r3, [r3, #4]
 800f8f0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800f8f4:	d108      	bne.n	800f908 <SPI_DMAReceiveCplt+0x58>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800f8f6:	68fb      	ldr	r3, [r7, #12]
 800f8f8:	681b      	ldr	r3, [r3, #0]
 800f8fa:	685a      	ldr	r2, [r3, #4]
 800f8fc:	68fb      	ldr	r3, [r7, #12]
 800f8fe:	681b      	ldr	r3, [r3, #0]
 800f900:	f022 0203 	bic.w	r2, r2, #3
 800f904:	605a      	str	r2, [r3, #4]
 800f906:	e007      	b.n	800f918 <SPI_DMAReceiveCplt+0x68>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800f908:	68fb      	ldr	r3, [r7, #12]
 800f90a:	681b      	ldr	r3, [r3, #0]
 800f90c:	685a      	ldr	r2, [r3, #4]
 800f90e:	68fb      	ldr	r3, [r7, #12]
 800f910:	681b      	ldr	r3, [r3, #0]
 800f912:	f022 0201 	bic.w	r2, r2, #1
 800f916:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800f918:	68ba      	ldr	r2, [r7, #8]
 800f91a:	2164      	movs	r1, #100	@ 0x64
 800f91c:	68f8      	ldr	r0, [r7, #12]
 800f91e:	f000 fb61 	bl	800ffe4 <SPI_EndRxTransaction>
 800f922:	4603      	mov	r3, r0
 800f924:	2b00      	cmp	r3, #0
 800f926:	d002      	beq.n	800f92e <SPI_DMAReceiveCplt+0x7e>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800f928:	68fb      	ldr	r3, [r7, #12]
 800f92a:	2220      	movs	r2, #32
 800f92c:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    hspi->RxXferCount = 0U;
 800f92e:	68fb      	ldr	r3, [r7, #12]
 800f930:	2200      	movs	r2, #0
 800f932:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 800f934:	68fb      	ldr	r3, [r7, #12]
 800f936:	2201      	movs	r2, #1
 800f938:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800f93c:	68fb      	ldr	r3, [r7, #12]
 800f93e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f940:	2b00      	cmp	r3, #0
 800f942:	d003      	beq.n	800f94c <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800f944:	68f8      	ldr	r0, [r7, #12]
 800f946:	f7ff ff31 	bl	800f7ac <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800f94a:	e002      	b.n	800f952 <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 800f94c:	68f8      	ldr	r0, [r7, #12]
 800f94e:	f7ff fefb 	bl	800f748 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800f952:	3710      	adds	r7, #16
 800f954:	46bd      	mov	sp, r7
 800f956:	bd80      	pop	{r7, pc}

0800f958 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800f958:	b580      	push	{r7, lr}
 800f95a:	b084      	sub	sp, #16
 800f95c:	af00      	add	r7, sp, #0
 800f95e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800f960:	687b      	ldr	r3, [r7, #4]
 800f962:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f964:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800f966:	f7f2 fd4f 	bl	8002408 <HAL_GetTick>
 800f96a:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 800f96c:	687b      	ldr	r3, [r7, #4]
 800f96e:	681b      	ldr	r3, [r3, #0]
 800f970:	681b      	ldr	r3, [r3, #0]
 800f972:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f976:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f97a:	d02f      	beq.n	800f9dc <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800f97c:	68fb      	ldr	r3, [r7, #12]
 800f97e:	681b      	ldr	r3, [r3, #0]
 800f980:	685a      	ldr	r2, [r3, #4]
 800f982:	68fb      	ldr	r3, [r7, #12]
 800f984:	681b      	ldr	r3, [r3, #0]
 800f986:	f022 0220 	bic.w	r2, r2, #32
 800f98a:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800f98c:	68ba      	ldr	r2, [r7, #8]
 800f98e:	2164      	movs	r1, #100	@ 0x64
 800f990:	68f8      	ldr	r0, [r7, #12]
 800f992:	f000 fb8d 	bl	80100b0 <SPI_EndRxTxTransaction>
 800f996:	4603      	mov	r3, r0
 800f998:	2b00      	cmp	r3, #0
 800f99a:	d005      	beq.n	800f9a8 <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800f99c:	68fb      	ldr	r3, [r7, #12]
 800f99e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f9a0:	f043 0220 	orr.w	r2, r3, #32
 800f9a4:	68fb      	ldr	r3, [r7, #12]
 800f9a6:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800f9a8:	68fb      	ldr	r3, [r7, #12]
 800f9aa:	681b      	ldr	r3, [r3, #0]
 800f9ac:	685a      	ldr	r2, [r3, #4]
 800f9ae:	68fb      	ldr	r3, [r7, #12]
 800f9b0:	681b      	ldr	r3, [r3, #0]
 800f9b2:	f022 0203 	bic.w	r2, r2, #3
 800f9b6:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 800f9b8:	68fb      	ldr	r3, [r7, #12]
 800f9ba:	2200      	movs	r2, #0
 800f9bc:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->RxXferCount = 0U;
 800f9be:	68fb      	ldr	r3, [r7, #12]
 800f9c0:	2200      	movs	r2, #0
 800f9c2:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 800f9c4:	68fb      	ldr	r3, [r7, #12]
 800f9c6:	2201      	movs	r2, #1
 800f9c8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800f9cc:	68fb      	ldr	r3, [r7, #12]
 800f9ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f9d0:	2b00      	cmp	r3, #0
 800f9d2:	d003      	beq.n	800f9dc <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800f9d4:	68f8      	ldr	r0, [r7, #12]
 800f9d6:	f7ff fee9 	bl	800f7ac <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800f9da:	e002      	b.n	800f9e2 <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 800f9dc:	68f8      	ldr	r0, [r7, #12]
 800f9de:	f7ff febd 	bl	800f75c <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800f9e2:	3710      	adds	r7, #16
 800f9e4:	46bd      	mov	sp, r7
 800f9e6:	bd80      	pop	{r7, pc}

0800f9e8 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 800f9e8:	b580      	push	{r7, lr}
 800f9ea:	b084      	sub	sp, #16
 800f9ec:	af00      	add	r7, sp, #0
 800f9ee:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800f9f0:	687b      	ldr	r3, [r7, #4]
 800f9f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f9f4:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 800f9f6:	68f8      	ldr	r0, [r7, #12]
 800f9f8:	f7ff feba 	bl	800f770 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800f9fc:	bf00      	nop
 800f9fe:	3710      	adds	r7, #16
 800fa00:	46bd      	mov	sp, r7
 800fa02:	bd80      	pop	{r7, pc}

0800fa04 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800fa04:	b580      	push	{r7, lr}
 800fa06:	b084      	sub	sp, #16
 800fa08:	af00      	add	r7, sp, #0
 800fa0a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800fa0c:	687b      	ldr	r3, [r7, #4]
 800fa0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fa10:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 800fa12:	68f8      	ldr	r0, [r7, #12]
 800fa14:	f7ff feb6 	bl	800f784 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800fa18:	bf00      	nop
 800fa1a:	3710      	adds	r7, #16
 800fa1c:	46bd      	mov	sp, r7
 800fa1e:	bd80      	pop	{r7, pc}

0800fa20 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800fa20:	b580      	push	{r7, lr}
 800fa22:	b084      	sub	sp, #16
 800fa24:	af00      	add	r7, sp, #0
 800fa26:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800fa28:	687b      	ldr	r3, [r7, #4]
 800fa2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fa2c:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 800fa2e:	68f8      	ldr	r0, [r7, #12]
 800fa30:	f7ff feb2 	bl	800f798 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800fa34:	bf00      	nop
 800fa36:	3710      	adds	r7, #16
 800fa38:	46bd      	mov	sp, r7
 800fa3a:	bd80      	pop	{r7, pc}

0800fa3c <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 800fa3c:	b580      	push	{r7, lr}
 800fa3e:	b084      	sub	sp, #16
 800fa40:	af00      	add	r7, sp, #0
 800fa42:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800fa44:	687b      	ldr	r3, [r7, #4]
 800fa46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fa48:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800fa4a:	68fb      	ldr	r3, [r7, #12]
 800fa4c:	681b      	ldr	r3, [r3, #0]
 800fa4e:	685a      	ldr	r2, [r3, #4]
 800fa50:	68fb      	ldr	r3, [r7, #12]
 800fa52:	681b      	ldr	r3, [r3, #0]
 800fa54:	f022 0203 	bic.w	r2, r2, #3
 800fa58:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800fa5a:	68fb      	ldr	r3, [r7, #12]
 800fa5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fa5e:	f043 0210 	orr.w	r2, r3, #16
 800fa62:	68fb      	ldr	r3, [r7, #12]
 800fa64:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 800fa66:	68fb      	ldr	r3, [r7, #12]
 800fa68:	2201      	movs	r2, #1
 800fa6a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800fa6e:	68f8      	ldr	r0, [r7, #12]
 800fa70:	f7ff fe9c 	bl	800f7ac <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800fa74:	bf00      	nop
 800fa76:	3710      	adds	r7, #16
 800fa78:	46bd      	mov	sp, r7
 800fa7a:	bd80      	pop	{r7, pc}

0800fa7c <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800fa7c:	b580      	push	{r7, lr}
 800fa7e:	b084      	sub	sp, #16
 800fa80:	af00      	add	r7, sp, #0
 800fa82:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800fa84:	687b      	ldr	r3, [r7, #4]
 800fa86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fa88:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800fa8a:	68fb      	ldr	r3, [r7, #12]
 800fa8c:	2200      	movs	r2, #0
 800fa8e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 800fa90:	68fb      	ldr	r3, [r7, #12]
 800fa92:	2200      	movs	r2, #0
 800fa94:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800fa96:	68f8      	ldr	r0, [r7, #12]
 800fa98:	f7ff fe88 	bl	800f7ac <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800fa9c:	bf00      	nop
 800fa9e:	3710      	adds	r7, #16
 800faa0:	46bd      	mov	sp, r7
 800faa2:	bd80      	pop	{r7, pc}

0800faa4 <SPI_DMATxAbortCallback>:
  *         Abort still ongoing for Rx DMA Handle.
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMATxAbortCallback(DMA_HandleTypeDef *hdma)
{
 800faa4:	b580      	push	{r7, lr}
 800faa6:	b086      	sub	sp, #24
 800faa8:	af00      	add	r7, sp, #0
 800faaa:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800faac:	687b      	ldr	r3, [r7, #4]
 800faae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fab0:	617b      	str	r3, [r7, #20]
  __IO uint32_t count;

  hspi->hdmatx->XferAbortCallback = NULL;
 800fab2:	697b      	ldr	r3, [r7, #20]
 800fab4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800fab6:	2200      	movs	r2, #0
 800fab8:	651a      	str	r2, [r3, #80]	@ 0x50
  count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 800faba:	4b2d      	ldr	r3, [pc, #180]	@ (800fb70 <SPI_DMATxAbortCallback+0xcc>)
 800fabc:	681b      	ldr	r3, [r3, #0]
 800fabe:	4a2d      	ldr	r2, [pc, #180]	@ (800fb74 <SPI_DMATxAbortCallback+0xd0>)
 800fac0:	fba2 2303 	umull	r2, r3, r2, r3
 800fac4:	0a5b      	lsrs	r3, r3, #9
 800fac6:	2264      	movs	r2, #100	@ 0x64
 800fac8:	fb02 f303 	mul.w	r3, r2, r3
 800facc:	613b      	str	r3, [r7, #16]

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800face:	697b      	ldr	r3, [r7, #20]
 800fad0:	681b      	ldr	r3, [r3, #0]
 800fad2:	685a      	ldr	r2, [r3, #4]
 800fad4:	697b      	ldr	r3, [r7, #20]
 800fad6:	681b      	ldr	r3, [r3, #0]
 800fad8:	f022 0202 	bic.w	r2, r2, #2
 800fadc:	605a      	str	r2, [r3, #4]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 800fade:	693b      	ldr	r3, [r7, #16]
 800fae0:	2b00      	cmp	r3, #0
 800fae2:	d106      	bne.n	800faf2 <SPI_DMATxAbortCallback+0x4e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800fae4:	697b      	ldr	r3, [r7, #20]
 800fae6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fae8:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800faec:	697b      	ldr	r3, [r7, #20]
 800faee:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800faf0:	e009      	b.n	800fb06 <SPI_DMATxAbortCallback+0x62>
    }
    count--;
 800faf2:	693b      	ldr	r3, [r7, #16]
 800faf4:	3b01      	subs	r3, #1
 800faf6:	613b      	str	r3, [r7, #16]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 800faf8:	697b      	ldr	r3, [r7, #20]
 800fafa:	681b      	ldr	r3, [r3, #0]
 800fafc:	689b      	ldr	r3, [r3, #8]
 800fafe:	f003 0302 	and.w	r3, r3, #2
 800fb02:	2b00      	cmp	r3, #0
 800fb04:	d0eb      	beq.n	800fade <SPI_DMATxAbortCallback+0x3a>

  /* Check if an Abort process is still ongoing */
  if (hspi->hdmarx != NULL)
 800fb06:	697b      	ldr	r3, [r7, #20]
 800fb08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800fb0a:	2b00      	cmp	r3, #0
 800fb0c:	d004      	beq.n	800fb18 <SPI_DMATxAbortCallback+0x74>
  {
    if (hspi->hdmarx->XferAbortCallback != NULL)
 800fb0e:	697b      	ldr	r3, [r7, #20]
 800fb10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800fb12:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800fb14:	2b00      	cmp	r3, #0
 800fb16:	d126      	bne.n	800fb66 <SPI_DMATxAbortCallback+0xc2>
      return;
    }
  }

  /* No Abort process still ongoing : All DMA Stream/Channel are aborted, call user Abort Complete callback */
  hspi->RxXferCount = 0U;
 800fb18:	697b      	ldr	r3, [r7, #20]
 800fb1a:	2200      	movs	r2, #0
 800fb1c:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 800fb1e:	697b      	ldr	r3, [r7, #20]
 800fb20:	2200      	movs	r2, #0
 800fb22:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Check no error during Abort procedure */
  if (hspi->ErrorCode != HAL_SPI_ERROR_ABORT)
 800fb24:	697b      	ldr	r3, [r7, #20]
 800fb26:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fb28:	2b40      	cmp	r3, #64	@ 0x40
 800fb2a:	d002      	beq.n	800fb32 <SPI_DMATxAbortCallback+0x8e>
  {
    /* Reset errorCode */
    hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800fb2c:	697b      	ldr	r3, [r7, #20]
 800fb2e:	2200      	movs	r2, #0
 800fb30:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear the Error flags in the SR register */
  __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800fb32:	2300      	movs	r3, #0
 800fb34:	60fb      	str	r3, [r7, #12]
 800fb36:	697b      	ldr	r3, [r7, #20]
 800fb38:	681b      	ldr	r3, [r3, #0]
 800fb3a:	68db      	ldr	r3, [r3, #12]
 800fb3c:	60fb      	str	r3, [r7, #12]
 800fb3e:	697b      	ldr	r3, [r7, #20]
 800fb40:	681b      	ldr	r3, [r3, #0]
 800fb42:	689b      	ldr	r3, [r3, #8]
 800fb44:	60fb      	str	r3, [r7, #12]
 800fb46:	68fb      	ldr	r3, [r7, #12]
  __HAL_SPI_CLEAR_FREFLAG(hspi);
 800fb48:	2300      	movs	r3, #0
 800fb4a:	60bb      	str	r3, [r7, #8]
 800fb4c:	697b      	ldr	r3, [r7, #20]
 800fb4e:	681b      	ldr	r3, [r3, #0]
 800fb50:	689b      	ldr	r3, [r3, #8]
 800fb52:	60bb      	str	r3, [r7, #8]
 800fb54:	68bb      	ldr	r3, [r7, #8]

  /* Restore hspi->State to Ready */
  hspi->State  = HAL_SPI_STATE_READY;
 800fb56:	697b      	ldr	r3, [r7, #20]
 800fb58:	2201      	movs	r2, #1
 800fb5a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Call user Abort complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->AbortCpltCallback(hspi);
#else
  HAL_SPI_AbortCpltCallback(hspi);
 800fb5e:	6978      	ldr	r0, [r7, #20]
 800fb60:	f7ff fe2e 	bl	800f7c0 <HAL_SPI_AbortCpltCallback>
 800fb64:	e000      	b.n	800fb68 <SPI_DMATxAbortCallback+0xc4>
      return;
 800fb66:	bf00      	nop
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800fb68:	3718      	adds	r7, #24
 800fb6a:	46bd      	mov	sp, r7
 800fb6c:	bd80      	pop	{r7, pc}
 800fb6e:	bf00      	nop
 800fb70:	20000008 	.word	0x20000008
 800fb74:	057619f1 	.word	0x057619f1

0800fb78 <SPI_DMARxAbortCallback>:
  *         Abort still ongoing for Tx DMA Handle.
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMARxAbortCallback(DMA_HandleTypeDef *hdma)
{
 800fb78:	b580      	push	{r7, lr}
 800fb7a:	b086      	sub	sp, #24
 800fb7c:	af00      	add	r7, sp, #0
 800fb7e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800fb80:	687b      	ldr	r3, [r7, #4]
 800fb82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fb84:	617b      	str	r3, [r7, #20]

  /* Disable SPI Peripheral */
  __HAL_SPI_DISABLE(hspi);
 800fb86:	697b      	ldr	r3, [r7, #20]
 800fb88:	681b      	ldr	r3, [r3, #0]
 800fb8a:	681a      	ldr	r2, [r3, #0]
 800fb8c:	697b      	ldr	r3, [r7, #20]
 800fb8e:	681b      	ldr	r3, [r3, #0]
 800fb90:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800fb94:	601a      	str	r2, [r3, #0]

  hspi->hdmarx->XferAbortCallback = NULL;
 800fb96:	697b      	ldr	r3, [r7, #20]
 800fb98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800fb9a:	2200      	movs	r2, #0
 800fb9c:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Disable Rx DMA Request */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800fb9e:	697b      	ldr	r3, [r7, #20]
 800fba0:	681b      	ldr	r3, [r3, #0]
 800fba2:	685a      	ldr	r2, [r3, #4]
 800fba4:	697b      	ldr	r3, [r7, #20]
 800fba6:	681b      	ldr	r3, [r3, #0]
 800fba8:	f022 0201 	bic.w	r2, r2, #1
 800fbac:	605a      	str	r2, [r3, #4]

  /* Check Busy flag */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 800fbae:	f7f2 fc2b 	bl	8002408 <HAL_GetTick>
 800fbb2:	4603      	mov	r3, r0
 800fbb4:	461a      	mov	r2, r3
 800fbb6:	2164      	movs	r1, #100	@ 0x64
 800fbb8:	6978      	ldr	r0, [r7, #20]
 800fbba:	f000 fa79 	bl	80100b0 <SPI_EndRxTxTransaction>
 800fbbe:	4603      	mov	r3, r0
 800fbc0:	2b00      	cmp	r3, #0
 800fbc2:	d005      	beq.n	800fbd0 <SPI_DMARxAbortCallback+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800fbc4:	697b      	ldr	r3, [r7, #20]
 800fbc6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fbc8:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800fbcc:	697b      	ldr	r3, [r7, #20]
 800fbce:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Check if an Abort process is still ongoing */
  if (hspi->hdmatx != NULL)
 800fbd0:	697b      	ldr	r3, [r7, #20]
 800fbd2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800fbd4:	2b00      	cmp	r3, #0
 800fbd6:	d004      	beq.n	800fbe2 <SPI_DMARxAbortCallback+0x6a>
  {
    if (hspi->hdmatx->XferAbortCallback != NULL)
 800fbd8:	697b      	ldr	r3, [r7, #20]
 800fbda:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800fbdc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800fbde:	2b00      	cmp	r3, #0
 800fbe0:	d126      	bne.n	800fc30 <SPI_DMARxAbortCallback+0xb8>
      return;
    }
  }

  /* No Abort process still ongoing : All DMA Stream/Channel are aborted, call user Abort Complete callback */
  hspi->RxXferCount = 0U;
 800fbe2:	697b      	ldr	r3, [r7, #20]
 800fbe4:	2200      	movs	r2, #0
 800fbe6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 800fbe8:	697b      	ldr	r3, [r7, #20]
 800fbea:	2200      	movs	r2, #0
 800fbec:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Check no error during Abort procedure */
  if (hspi->ErrorCode != HAL_SPI_ERROR_ABORT)
 800fbee:	697b      	ldr	r3, [r7, #20]
 800fbf0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fbf2:	2b40      	cmp	r3, #64	@ 0x40
 800fbf4:	d002      	beq.n	800fbfc <SPI_DMARxAbortCallback+0x84>
  {
    /* Reset errorCode */
    hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800fbf6:	697b      	ldr	r3, [r7, #20]
 800fbf8:	2200      	movs	r2, #0
 800fbfa:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear the Error flags in the SR register */
  __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800fbfc:	2300      	movs	r3, #0
 800fbfe:	613b      	str	r3, [r7, #16]
 800fc00:	697b      	ldr	r3, [r7, #20]
 800fc02:	681b      	ldr	r3, [r3, #0]
 800fc04:	68db      	ldr	r3, [r3, #12]
 800fc06:	613b      	str	r3, [r7, #16]
 800fc08:	697b      	ldr	r3, [r7, #20]
 800fc0a:	681b      	ldr	r3, [r3, #0]
 800fc0c:	689b      	ldr	r3, [r3, #8]
 800fc0e:	613b      	str	r3, [r7, #16]
 800fc10:	693b      	ldr	r3, [r7, #16]
  __HAL_SPI_CLEAR_FREFLAG(hspi);
 800fc12:	2300      	movs	r3, #0
 800fc14:	60fb      	str	r3, [r7, #12]
 800fc16:	697b      	ldr	r3, [r7, #20]
 800fc18:	681b      	ldr	r3, [r3, #0]
 800fc1a:	689b      	ldr	r3, [r3, #8]
 800fc1c:	60fb      	str	r3, [r7, #12]
 800fc1e:	68fb      	ldr	r3, [r7, #12]

  /* Restore hspi->State to Ready */
  hspi->State  = HAL_SPI_STATE_READY;
 800fc20:	697b      	ldr	r3, [r7, #20]
 800fc22:	2201      	movs	r2, #1
 800fc24:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Call user Abort complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->AbortCpltCallback(hspi);
#else
  HAL_SPI_AbortCpltCallback(hspi);
 800fc28:	6978      	ldr	r0, [r7, #20]
 800fc2a:	f7ff fdc9 	bl	800f7c0 <HAL_SPI_AbortCpltCallback>
 800fc2e:	e000      	b.n	800fc32 <SPI_DMARxAbortCallback+0xba>
      return;
 800fc30:	bf00      	nop
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800fc32:	3718      	adds	r7, #24
 800fc34:	46bd      	mov	sp, r7
 800fc36:	bd80      	pop	{r7, pc}

0800fc38 <SPI_2linesRxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 800fc38:	b580      	push	{r7, lr}
 800fc3a:	b082      	sub	sp, #8
 800fc3c:	af00      	add	r7, sp, #0
 800fc3e:	6078      	str	r0, [r7, #4]
  /* Receive data in 8bit mode */
  *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 800fc40:	687b      	ldr	r3, [r7, #4]
 800fc42:	681b      	ldr	r3, [r3, #0]
 800fc44:	f103 020c 	add.w	r2, r3, #12
 800fc48:	687b      	ldr	r3, [r7, #4]
 800fc4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fc4c:	7812      	ldrb	r2, [r2, #0]
 800fc4e:	b2d2      	uxtb	r2, r2
 800fc50:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 800fc52:	687b      	ldr	r3, [r7, #4]
 800fc54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fc56:	1c5a      	adds	r2, r3, #1
 800fc58:	687b      	ldr	r3, [r7, #4]
 800fc5a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount--;
 800fc5c:	687b      	ldr	r3, [r7, #4]
 800fc5e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800fc60:	b29b      	uxth	r3, r3
 800fc62:	3b01      	subs	r3, #1
 800fc64:	b29a      	uxth	r2, r3
 800fc66:	687b      	ldr	r3, [r7, #4]
 800fc68:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Check end of the reception */
  if (hspi->RxXferCount == 0U)
 800fc6a:	687b      	ldr	r3, [r7, #4]
 800fc6c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800fc6e:	b29b      	uxth	r3, r3
 800fc70:	2b00      	cmp	r3, #0
 800fc72:	d10f      	bne.n	800fc94 <SPI_2linesRxISR_8BIT+0x5c>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE  and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 800fc74:	687b      	ldr	r3, [r7, #4]
 800fc76:	681b      	ldr	r3, [r3, #0]
 800fc78:	685a      	ldr	r2, [r3, #4]
 800fc7a:	687b      	ldr	r3, [r7, #4]
 800fc7c:	681b      	ldr	r3, [r3, #0]
 800fc7e:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800fc82:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 800fc84:	687b      	ldr	r3, [r7, #4]
 800fc86:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800fc88:	b29b      	uxth	r3, r3
 800fc8a:	2b00      	cmp	r3, #0
 800fc8c:	d102      	bne.n	800fc94 <SPI_2linesRxISR_8BIT+0x5c>
    {
      SPI_CloseRxTx_ISR(hspi);
 800fc8e:	6878      	ldr	r0, [r7, #4]
 800fc90:	f000 fa62 	bl	8010158 <SPI_CloseRxTx_ISR>
    }
  }
}
 800fc94:	bf00      	nop
 800fc96:	3708      	adds	r7, #8
 800fc98:	46bd      	mov	sp, r7
 800fc9a:	bd80      	pop	{r7, pc}

0800fc9c <SPI_2linesTxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 800fc9c:	b580      	push	{r7, lr}
 800fc9e:	b082      	sub	sp, #8
 800fca0:	af00      	add	r7, sp, #0
 800fca2:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800fca4:	687b      	ldr	r3, [r7, #4]
 800fca6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800fca8:	687b      	ldr	r3, [r7, #4]
 800fcaa:	681b      	ldr	r3, [r3, #0]
 800fcac:	330c      	adds	r3, #12
 800fcae:	7812      	ldrb	r2, [r2, #0]
 800fcb0:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 800fcb2:	687b      	ldr	r3, [r7, #4]
 800fcb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800fcb6:	1c5a      	adds	r2, r3, #1
 800fcb8:	687b      	ldr	r3, [r7, #4]
 800fcba:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount--;
 800fcbc:	687b      	ldr	r3, [r7, #4]
 800fcbe:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800fcc0:	b29b      	uxth	r3, r3
 800fcc2:	3b01      	subs	r3, #1
 800fcc4:	b29a      	uxth	r2, r3
 800fcc6:	687b      	ldr	r3, [r7, #4]
 800fcc8:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Check the end of the transmission */
  if (hspi->TxXferCount == 0U)
 800fcca:	687b      	ldr	r3, [r7, #4]
 800fccc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800fcce:	b29b      	uxth	r3, r3
 800fcd0:	2b00      	cmp	r3, #0
 800fcd2:	d10f      	bne.n	800fcf4 <SPI_2linesTxISR_8BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 800fcd4:	687b      	ldr	r3, [r7, #4]
 800fcd6:	681b      	ldr	r3, [r3, #0]
 800fcd8:	685a      	ldr	r2, [r3, #4]
 800fcda:	687b      	ldr	r3, [r7, #4]
 800fcdc:	681b      	ldr	r3, [r3, #0]
 800fcde:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800fce2:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 800fce4:	687b      	ldr	r3, [r7, #4]
 800fce6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800fce8:	b29b      	uxth	r3, r3
 800fcea:	2b00      	cmp	r3, #0
 800fcec:	d102      	bne.n	800fcf4 <SPI_2linesTxISR_8BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 800fcee:	6878      	ldr	r0, [r7, #4]
 800fcf0:	f000 fa32 	bl	8010158 <SPI_CloseRxTx_ISR>
    }
  }
}
 800fcf4:	bf00      	nop
 800fcf6:	3708      	adds	r7, #8
 800fcf8:	46bd      	mov	sp, r7
 800fcfa:	bd80      	pop	{r7, pc}

0800fcfc <SPI_2linesRxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 800fcfc:	b580      	push	{r7, lr}
 800fcfe:	b082      	sub	sp, #8
 800fd00:	af00      	add	r7, sp, #0
 800fd02:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 800fd04:	687b      	ldr	r3, [r7, #4]
 800fd06:	681b      	ldr	r3, [r3, #0]
 800fd08:	68da      	ldr	r2, [r3, #12]
 800fd0a:	687b      	ldr	r3, [r7, #4]
 800fd0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fd0e:	b292      	uxth	r2, r2
 800fd10:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 800fd12:	687b      	ldr	r3, [r7, #4]
 800fd14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fd16:	1c9a      	adds	r2, r3, #2
 800fd18:	687b      	ldr	r3, [r7, #4]
 800fd1a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount--;
 800fd1c:	687b      	ldr	r3, [r7, #4]
 800fd1e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800fd20:	b29b      	uxth	r3, r3
 800fd22:	3b01      	subs	r3, #1
 800fd24:	b29a      	uxth	r2, r3
 800fd26:	687b      	ldr	r3, [r7, #4]
 800fd28:	87da      	strh	r2, [r3, #62]	@ 0x3e

  if (hspi->RxXferCount == 0U)
 800fd2a:	687b      	ldr	r3, [r7, #4]
 800fd2c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800fd2e:	b29b      	uxth	r3, r3
 800fd30:	2b00      	cmp	r3, #0
 800fd32:	d10f      	bne.n	800fd54 <SPI_2linesRxISR_16BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 800fd34:	687b      	ldr	r3, [r7, #4]
 800fd36:	681b      	ldr	r3, [r3, #0]
 800fd38:	685a      	ldr	r2, [r3, #4]
 800fd3a:	687b      	ldr	r3, [r7, #4]
 800fd3c:	681b      	ldr	r3, [r3, #0]
 800fd3e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800fd42:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 800fd44:	687b      	ldr	r3, [r7, #4]
 800fd46:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800fd48:	b29b      	uxth	r3, r3
 800fd4a:	2b00      	cmp	r3, #0
 800fd4c:	d102      	bne.n	800fd54 <SPI_2linesRxISR_16BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 800fd4e:	6878      	ldr	r0, [r7, #4]
 800fd50:	f000 fa02 	bl	8010158 <SPI_CloseRxTx_ISR>
    }
  }
}
 800fd54:	bf00      	nop
 800fd56:	3708      	adds	r7, #8
 800fd58:	46bd      	mov	sp, r7
 800fd5a:	bd80      	pop	{r7, pc}

0800fd5c <SPI_2linesTxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 800fd5c:	b580      	push	{r7, lr}
 800fd5e:	b082      	sub	sp, #8
 800fd60:	af00      	add	r7, sp, #0
 800fd62:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800fd64:	687b      	ldr	r3, [r7, #4]
 800fd66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800fd68:	881a      	ldrh	r2, [r3, #0]
 800fd6a:	687b      	ldr	r3, [r7, #4]
 800fd6c:	681b      	ldr	r3, [r3, #0]
 800fd6e:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 800fd70:	687b      	ldr	r3, [r7, #4]
 800fd72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800fd74:	1c9a      	adds	r2, r3, #2
 800fd76:	687b      	ldr	r3, [r7, #4]
 800fd78:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount--;
 800fd7a:	687b      	ldr	r3, [r7, #4]
 800fd7c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800fd7e:	b29b      	uxth	r3, r3
 800fd80:	3b01      	subs	r3, #1
 800fd82:	b29a      	uxth	r2, r3
 800fd84:	687b      	ldr	r3, [r7, #4]
 800fd86:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Enable CRC Transmission */
  if (hspi->TxXferCount == 0U)
 800fd88:	687b      	ldr	r3, [r7, #4]
 800fd8a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800fd8c:	b29b      	uxth	r3, r3
 800fd8e:	2b00      	cmp	r3, #0
 800fd90:	d10f      	bne.n	800fdb2 <SPI_2linesTxISR_16BIT+0x56>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 800fd92:	687b      	ldr	r3, [r7, #4]
 800fd94:	681b      	ldr	r3, [r3, #0]
 800fd96:	685a      	ldr	r2, [r3, #4]
 800fd98:	687b      	ldr	r3, [r7, #4]
 800fd9a:	681b      	ldr	r3, [r3, #0]
 800fd9c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800fda0:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 800fda2:	687b      	ldr	r3, [r7, #4]
 800fda4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800fda6:	b29b      	uxth	r3, r3
 800fda8:	2b00      	cmp	r3, #0
 800fdaa:	d102      	bne.n	800fdb2 <SPI_2linesTxISR_16BIT+0x56>
    {
      SPI_CloseRxTx_ISR(hspi);
 800fdac:	6878      	ldr	r0, [r7, #4]
 800fdae:	f000 f9d3 	bl	8010158 <SPI_CloseRxTx_ISR>
    }
  }
}
 800fdb2:	bf00      	nop
 800fdb4:	3708      	adds	r7, #8
 800fdb6:	46bd      	mov	sp, r7
 800fdb8:	bd80      	pop	{r7, pc}

0800fdba <SPI_RxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 800fdba:	b580      	push	{r7, lr}
 800fdbc:	b082      	sub	sp, #8
 800fdbe:	af00      	add	r7, sp, #0
 800fdc0:	6078      	str	r0, [r7, #4]
  *hspi->pRxBuffPtr = (*(__IO uint8_t *)&hspi->Instance->DR);
 800fdc2:	687b      	ldr	r3, [r7, #4]
 800fdc4:	681b      	ldr	r3, [r3, #0]
 800fdc6:	f103 020c 	add.w	r2, r3, #12
 800fdca:	687b      	ldr	r3, [r7, #4]
 800fdcc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fdce:	7812      	ldrb	r2, [r2, #0]
 800fdd0:	b2d2      	uxtb	r2, r2
 800fdd2:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 800fdd4:	687b      	ldr	r3, [r7, #4]
 800fdd6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fdd8:	1c5a      	adds	r2, r3, #1
 800fdda:	687b      	ldr	r3, [r7, #4]
 800fddc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount--;
 800fdde:	687b      	ldr	r3, [r7, #4]
 800fde0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800fde2:	b29b      	uxth	r3, r3
 800fde4:	3b01      	subs	r3, #1
 800fde6:	b29a      	uxth	r2, r3
 800fde8:	687b      	ldr	r3, [r7, #4]
 800fdea:	87da      	strh	r2, [r3, #62]	@ 0x3e
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 800fdec:	687b      	ldr	r3, [r7, #4]
 800fdee:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800fdf0:	b29b      	uxth	r3, r3
 800fdf2:	2b00      	cmp	r3, #0
 800fdf4:	d102      	bne.n	800fdfc <SPI_RxISR_8BIT+0x42>
    {
      hspi->RxISR =  SPI_RxISR_8BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 800fdf6:	6878      	ldr	r0, [r7, #4]
 800fdf8:	f000 fa22 	bl	8010240 <SPI_CloseRx_ISR>
  }
}
 800fdfc:	bf00      	nop
 800fdfe:	3708      	adds	r7, #8
 800fe00:	46bd      	mov	sp, r7
 800fe02:	bd80      	pop	{r7, pc}

0800fe04 <SPI_RxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 800fe04:	b580      	push	{r7, lr}
 800fe06:	b082      	sub	sp, #8
 800fe08:	af00      	add	r7, sp, #0
 800fe0a:	6078      	str	r0, [r7, #4]
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 800fe0c:	687b      	ldr	r3, [r7, #4]
 800fe0e:	681b      	ldr	r3, [r3, #0]
 800fe10:	68da      	ldr	r2, [r3, #12]
 800fe12:	687b      	ldr	r3, [r7, #4]
 800fe14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fe16:	b292      	uxth	r2, r2
 800fe18:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 800fe1a:	687b      	ldr	r3, [r7, #4]
 800fe1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fe1e:	1c9a      	adds	r2, r3, #2
 800fe20:	687b      	ldr	r3, [r7, #4]
 800fe22:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount--;
 800fe24:	687b      	ldr	r3, [r7, #4]
 800fe26:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800fe28:	b29b      	uxth	r3, r3
 800fe2a:	3b01      	subs	r3, #1
 800fe2c:	b29a      	uxth	r2, r3
 800fe2e:	687b      	ldr	r3, [r7, #4]
 800fe30:	87da      	strh	r2, [r3, #62]	@ 0x3e
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 800fe32:	687b      	ldr	r3, [r7, #4]
 800fe34:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800fe36:	b29b      	uxth	r3, r3
 800fe38:	2b00      	cmp	r3, #0
 800fe3a:	d102      	bne.n	800fe42 <SPI_RxISR_16BIT+0x3e>
    {
      hspi->RxISR = SPI_RxISR_16BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 800fe3c:	6878      	ldr	r0, [r7, #4]
 800fe3e:	f000 f9ff 	bl	8010240 <SPI_CloseRx_ISR>
  }
}
 800fe42:	bf00      	nop
 800fe44:	3708      	adds	r7, #8
 800fe46:	46bd      	mov	sp, r7
 800fe48:	bd80      	pop	{r7, pc}

0800fe4a <SPI_TxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 800fe4a:	b580      	push	{r7, lr}
 800fe4c:	b082      	sub	sp, #8
 800fe4e:	af00      	add	r7, sp, #0
 800fe50:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800fe52:	687b      	ldr	r3, [r7, #4]
 800fe54:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800fe56:	687b      	ldr	r3, [r7, #4]
 800fe58:	681b      	ldr	r3, [r3, #0]
 800fe5a:	330c      	adds	r3, #12
 800fe5c:	7812      	ldrb	r2, [r2, #0]
 800fe5e:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 800fe60:	687b      	ldr	r3, [r7, #4]
 800fe62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800fe64:	1c5a      	adds	r2, r3, #1
 800fe66:	687b      	ldr	r3, [r7, #4]
 800fe68:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount--;
 800fe6a:	687b      	ldr	r3, [r7, #4]
 800fe6c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800fe6e:	b29b      	uxth	r3, r3
 800fe70:	3b01      	subs	r3, #1
 800fe72:	b29a      	uxth	r2, r3
 800fe74:	687b      	ldr	r3, [r7, #4]
 800fe76:	86da      	strh	r2, [r3, #54]	@ 0x36

  if (hspi->TxXferCount == 0U)
 800fe78:	687b      	ldr	r3, [r7, #4]
 800fe7a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800fe7c:	b29b      	uxth	r3, r3
 800fe7e:	2b00      	cmp	r3, #0
 800fe80:	d102      	bne.n	800fe88 <SPI_TxISR_8BIT+0x3e>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 800fe82:	6878      	ldr	r0, [r7, #4]
 800fe84:	f000 fa1c 	bl	80102c0 <SPI_CloseTx_ISR>
  }
}
 800fe88:	bf00      	nop
 800fe8a:	3708      	adds	r7, #8
 800fe8c:	46bd      	mov	sp, r7
 800fe8e:	bd80      	pop	{r7, pc}

0800fe90 <SPI_TxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 800fe90:	b580      	push	{r7, lr}
 800fe92:	b082      	sub	sp, #8
 800fe94:	af00      	add	r7, sp, #0
 800fe96:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800fe98:	687b      	ldr	r3, [r7, #4]
 800fe9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800fe9c:	881a      	ldrh	r2, [r3, #0]
 800fe9e:	687b      	ldr	r3, [r7, #4]
 800fea0:	681b      	ldr	r3, [r3, #0]
 800fea2:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 800fea4:	687b      	ldr	r3, [r7, #4]
 800fea6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800fea8:	1c9a      	adds	r2, r3, #2
 800feaa:	687b      	ldr	r3, [r7, #4]
 800feac:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount--;
 800feae:	687b      	ldr	r3, [r7, #4]
 800feb0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800feb2:	b29b      	uxth	r3, r3
 800feb4:	3b01      	subs	r3, #1
 800feb6:	b29a      	uxth	r2, r3
 800feb8:	687b      	ldr	r3, [r7, #4]
 800feba:	86da      	strh	r2, [r3, #54]	@ 0x36

  if (hspi->TxXferCount == 0U)
 800febc:	687b      	ldr	r3, [r7, #4]
 800febe:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800fec0:	b29b      	uxth	r3, r3
 800fec2:	2b00      	cmp	r3, #0
 800fec4:	d102      	bne.n	800fecc <SPI_TxISR_16BIT+0x3c>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 800fec6:	6878      	ldr	r0, [r7, #4]
 800fec8:	f000 f9fa 	bl	80102c0 <SPI_CloseTx_ISR>
  }
}
 800fecc:	bf00      	nop
 800fece:	3708      	adds	r7, #8
 800fed0:	46bd      	mov	sp, r7
 800fed2:	bd80      	pop	{r7, pc}

0800fed4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800fed4:	b580      	push	{r7, lr}
 800fed6:	b088      	sub	sp, #32
 800fed8:	af00      	add	r7, sp, #0
 800feda:	60f8      	str	r0, [r7, #12]
 800fedc:	60b9      	str	r1, [r7, #8]
 800fede:	603b      	str	r3, [r7, #0]
 800fee0:	4613      	mov	r3, r2
 800fee2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800fee4:	f7f2 fa90 	bl	8002408 <HAL_GetTick>
 800fee8:	4602      	mov	r2, r0
 800feea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800feec:	1a9b      	subs	r3, r3, r2
 800feee:	683a      	ldr	r2, [r7, #0]
 800fef0:	4413      	add	r3, r2
 800fef2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800fef4:	f7f2 fa88 	bl	8002408 <HAL_GetTick>
 800fef8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800fefa:	4b39      	ldr	r3, [pc, #228]	@ (800ffe0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800fefc:	681b      	ldr	r3, [r3, #0]
 800fefe:	015b      	lsls	r3, r3, #5
 800ff00:	0d1b      	lsrs	r3, r3, #20
 800ff02:	69fa      	ldr	r2, [r7, #28]
 800ff04:	fb02 f303 	mul.w	r3, r2, r3
 800ff08:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800ff0a:	e055      	b.n	800ffb8 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 800ff0c:	683b      	ldr	r3, [r7, #0]
 800ff0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ff12:	d051      	beq.n	800ffb8 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800ff14:	f7f2 fa78 	bl	8002408 <HAL_GetTick>
 800ff18:	4602      	mov	r2, r0
 800ff1a:	69bb      	ldr	r3, [r7, #24]
 800ff1c:	1ad3      	subs	r3, r2, r3
 800ff1e:	69fa      	ldr	r2, [r7, #28]
 800ff20:	429a      	cmp	r2, r3
 800ff22:	d902      	bls.n	800ff2a <SPI_WaitFlagStateUntilTimeout+0x56>
 800ff24:	69fb      	ldr	r3, [r7, #28]
 800ff26:	2b00      	cmp	r3, #0
 800ff28:	d13d      	bne.n	800ffa6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800ff2a:	68fb      	ldr	r3, [r7, #12]
 800ff2c:	681b      	ldr	r3, [r3, #0]
 800ff2e:	685a      	ldr	r2, [r3, #4]
 800ff30:	68fb      	ldr	r3, [r7, #12]
 800ff32:	681b      	ldr	r3, [r3, #0]
 800ff34:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800ff38:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ff3a:	68fb      	ldr	r3, [r7, #12]
 800ff3c:	685b      	ldr	r3, [r3, #4]
 800ff3e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800ff42:	d111      	bne.n	800ff68 <SPI_WaitFlagStateUntilTimeout+0x94>
 800ff44:	68fb      	ldr	r3, [r7, #12]
 800ff46:	689b      	ldr	r3, [r3, #8]
 800ff48:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ff4c:	d004      	beq.n	800ff58 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800ff4e:	68fb      	ldr	r3, [r7, #12]
 800ff50:	689b      	ldr	r3, [r3, #8]
 800ff52:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ff56:	d107      	bne.n	800ff68 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800ff58:	68fb      	ldr	r3, [r7, #12]
 800ff5a:	681b      	ldr	r3, [r3, #0]
 800ff5c:	681a      	ldr	r2, [r3, #0]
 800ff5e:	68fb      	ldr	r3, [r7, #12]
 800ff60:	681b      	ldr	r3, [r3, #0]
 800ff62:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800ff66:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800ff68:	68fb      	ldr	r3, [r7, #12]
 800ff6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ff6c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ff70:	d10f      	bne.n	800ff92 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800ff72:	68fb      	ldr	r3, [r7, #12]
 800ff74:	681b      	ldr	r3, [r3, #0]
 800ff76:	681a      	ldr	r2, [r3, #0]
 800ff78:	68fb      	ldr	r3, [r7, #12]
 800ff7a:	681b      	ldr	r3, [r3, #0]
 800ff7c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800ff80:	601a      	str	r2, [r3, #0]
 800ff82:	68fb      	ldr	r3, [r7, #12]
 800ff84:	681b      	ldr	r3, [r3, #0]
 800ff86:	681a      	ldr	r2, [r3, #0]
 800ff88:	68fb      	ldr	r3, [r7, #12]
 800ff8a:	681b      	ldr	r3, [r3, #0]
 800ff8c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800ff90:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800ff92:	68fb      	ldr	r3, [r7, #12]
 800ff94:	2201      	movs	r2, #1
 800ff96:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800ff9a:	68fb      	ldr	r3, [r7, #12]
 800ff9c:	2200      	movs	r2, #0
 800ff9e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800ffa2:	2303      	movs	r3, #3
 800ffa4:	e018      	b.n	800ffd8 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800ffa6:	697b      	ldr	r3, [r7, #20]
 800ffa8:	2b00      	cmp	r3, #0
 800ffaa:	d102      	bne.n	800ffb2 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 800ffac:	2300      	movs	r3, #0
 800ffae:	61fb      	str	r3, [r7, #28]
 800ffb0:	e002      	b.n	800ffb8 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800ffb2:	697b      	ldr	r3, [r7, #20]
 800ffb4:	3b01      	subs	r3, #1
 800ffb6:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800ffb8:	68fb      	ldr	r3, [r7, #12]
 800ffba:	681b      	ldr	r3, [r3, #0]
 800ffbc:	689a      	ldr	r2, [r3, #8]
 800ffbe:	68bb      	ldr	r3, [r7, #8]
 800ffc0:	4013      	ands	r3, r2
 800ffc2:	68ba      	ldr	r2, [r7, #8]
 800ffc4:	429a      	cmp	r2, r3
 800ffc6:	bf0c      	ite	eq
 800ffc8:	2301      	moveq	r3, #1
 800ffca:	2300      	movne	r3, #0
 800ffcc:	b2db      	uxtb	r3, r3
 800ffce:	461a      	mov	r2, r3
 800ffd0:	79fb      	ldrb	r3, [r7, #7]
 800ffd2:	429a      	cmp	r2, r3
 800ffd4:	d19a      	bne.n	800ff0c <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800ffd6:	2300      	movs	r3, #0
}
 800ffd8:	4618      	mov	r0, r3
 800ffda:	3720      	adds	r7, #32
 800ffdc:	46bd      	mov	sp, r7
 800ffde:	bd80      	pop	{r7, pc}
 800ffe0:	20000008 	.word	0x20000008

0800ffe4 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800ffe4:	b580      	push	{r7, lr}
 800ffe6:	b086      	sub	sp, #24
 800ffe8:	af02      	add	r7, sp, #8
 800ffea:	60f8      	str	r0, [r7, #12]
 800ffec:	60b9      	str	r1, [r7, #8]
 800ffee:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800fff0:	68fb      	ldr	r3, [r7, #12]
 800fff2:	685b      	ldr	r3, [r3, #4]
 800fff4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800fff8:	d111      	bne.n	801001e <SPI_EndRxTransaction+0x3a>
 800fffa:	68fb      	ldr	r3, [r7, #12]
 800fffc:	689b      	ldr	r3, [r3, #8]
 800fffe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8010002:	d004      	beq.n	801000e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8010004:	68fb      	ldr	r3, [r7, #12]
 8010006:	689b      	ldr	r3, [r3, #8]
 8010008:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801000c:	d107      	bne.n	801001e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 801000e:	68fb      	ldr	r3, [r7, #12]
 8010010:	681b      	ldr	r3, [r3, #0]
 8010012:	681a      	ldr	r2, [r3, #0]
 8010014:	68fb      	ldr	r3, [r7, #12]
 8010016:	681b      	ldr	r3, [r3, #0]
 8010018:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 801001c:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 801001e:	68fb      	ldr	r3, [r7, #12]
 8010020:	685b      	ldr	r3, [r3, #4]
 8010022:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8010026:	d12a      	bne.n	801007e <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8010028:	68fb      	ldr	r3, [r7, #12]
 801002a:	689b      	ldr	r3, [r3, #8]
 801002c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8010030:	d012      	beq.n	8010058 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8010032:	687b      	ldr	r3, [r7, #4]
 8010034:	9300      	str	r3, [sp, #0]
 8010036:	68bb      	ldr	r3, [r7, #8]
 8010038:	2200      	movs	r2, #0
 801003a:	2180      	movs	r1, #128	@ 0x80
 801003c:	68f8      	ldr	r0, [r7, #12]
 801003e:	f7ff ff49 	bl	800fed4 <SPI_WaitFlagStateUntilTimeout>
 8010042:	4603      	mov	r3, r0
 8010044:	2b00      	cmp	r3, #0
 8010046:	d02d      	beq.n	80100a4 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8010048:	68fb      	ldr	r3, [r7, #12]
 801004a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801004c:	f043 0220 	orr.w	r2, r3, #32
 8010050:	68fb      	ldr	r3, [r7, #12]
 8010052:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8010054:	2303      	movs	r3, #3
 8010056:	e026      	b.n	80100a6 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8010058:	687b      	ldr	r3, [r7, #4]
 801005a:	9300      	str	r3, [sp, #0]
 801005c:	68bb      	ldr	r3, [r7, #8]
 801005e:	2200      	movs	r2, #0
 8010060:	2101      	movs	r1, #1
 8010062:	68f8      	ldr	r0, [r7, #12]
 8010064:	f7ff ff36 	bl	800fed4 <SPI_WaitFlagStateUntilTimeout>
 8010068:	4603      	mov	r3, r0
 801006a:	2b00      	cmp	r3, #0
 801006c:	d01a      	beq.n	80100a4 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 801006e:	68fb      	ldr	r3, [r7, #12]
 8010070:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010072:	f043 0220 	orr.w	r2, r3, #32
 8010076:	68fb      	ldr	r3, [r7, #12]
 8010078:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 801007a:	2303      	movs	r3, #3
 801007c:	e013      	b.n	80100a6 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 801007e:	687b      	ldr	r3, [r7, #4]
 8010080:	9300      	str	r3, [sp, #0]
 8010082:	68bb      	ldr	r3, [r7, #8]
 8010084:	2200      	movs	r2, #0
 8010086:	2101      	movs	r1, #1
 8010088:	68f8      	ldr	r0, [r7, #12]
 801008a:	f7ff ff23 	bl	800fed4 <SPI_WaitFlagStateUntilTimeout>
 801008e:	4603      	mov	r3, r0
 8010090:	2b00      	cmp	r3, #0
 8010092:	d007      	beq.n	80100a4 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8010094:	68fb      	ldr	r3, [r7, #12]
 8010096:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010098:	f043 0220 	orr.w	r2, r3, #32
 801009c:	68fb      	ldr	r3, [r7, #12]
 801009e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80100a0:	2303      	movs	r3, #3
 80100a2:	e000      	b.n	80100a6 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80100a4:	2300      	movs	r3, #0
}
 80100a6:	4618      	mov	r0, r3
 80100a8:	3710      	adds	r7, #16
 80100aa:	46bd      	mov	sp, r7
 80100ac:	bd80      	pop	{r7, pc}
	...

080100b0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80100b0:	b580      	push	{r7, lr}
 80100b2:	b088      	sub	sp, #32
 80100b4:	af02      	add	r7, sp, #8
 80100b6:	60f8      	str	r0, [r7, #12]
 80100b8:	60b9      	str	r1, [r7, #8]
 80100ba:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80100bc:	687b      	ldr	r3, [r7, #4]
 80100be:	9300      	str	r3, [sp, #0]
 80100c0:	68bb      	ldr	r3, [r7, #8]
 80100c2:	2201      	movs	r2, #1
 80100c4:	2102      	movs	r1, #2
 80100c6:	68f8      	ldr	r0, [r7, #12]
 80100c8:	f7ff ff04 	bl	800fed4 <SPI_WaitFlagStateUntilTimeout>
 80100cc:	4603      	mov	r3, r0
 80100ce:	2b00      	cmp	r3, #0
 80100d0:	d007      	beq.n	80100e2 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80100d2:	68fb      	ldr	r3, [r7, #12]
 80100d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80100d6:	f043 0220 	orr.w	r2, r3, #32
 80100da:	68fb      	ldr	r3, [r7, #12]
 80100dc:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80100de:	2303      	movs	r3, #3
 80100e0:	e032      	b.n	8010148 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80100e2:	4b1b      	ldr	r3, [pc, #108]	@ (8010150 <SPI_EndRxTxTransaction+0xa0>)
 80100e4:	681b      	ldr	r3, [r3, #0]
 80100e6:	4a1b      	ldr	r2, [pc, #108]	@ (8010154 <SPI_EndRxTxTransaction+0xa4>)
 80100e8:	fba2 2303 	umull	r2, r3, r2, r3
 80100ec:	0d5b      	lsrs	r3, r3, #21
 80100ee:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80100f2:	fb02 f303 	mul.w	r3, r2, r3
 80100f6:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80100f8:	68fb      	ldr	r3, [r7, #12]
 80100fa:	685b      	ldr	r3, [r3, #4]
 80100fc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8010100:	d112      	bne.n	8010128 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8010102:	687b      	ldr	r3, [r7, #4]
 8010104:	9300      	str	r3, [sp, #0]
 8010106:	68bb      	ldr	r3, [r7, #8]
 8010108:	2200      	movs	r2, #0
 801010a:	2180      	movs	r1, #128	@ 0x80
 801010c:	68f8      	ldr	r0, [r7, #12]
 801010e:	f7ff fee1 	bl	800fed4 <SPI_WaitFlagStateUntilTimeout>
 8010112:	4603      	mov	r3, r0
 8010114:	2b00      	cmp	r3, #0
 8010116:	d016      	beq.n	8010146 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8010118:	68fb      	ldr	r3, [r7, #12]
 801011a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801011c:	f043 0220 	orr.w	r2, r3, #32
 8010120:	68fb      	ldr	r3, [r7, #12]
 8010122:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8010124:	2303      	movs	r3, #3
 8010126:	e00f      	b.n	8010148 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8010128:	697b      	ldr	r3, [r7, #20]
 801012a:	2b00      	cmp	r3, #0
 801012c:	d00a      	beq.n	8010144 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 801012e:	697b      	ldr	r3, [r7, #20]
 8010130:	3b01      	subs	r3, #1
 8010132:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8010134:	68fb      	ldr	r3, [r7, #12]
 8010136:	681b      	ldr	r3, [r3, #0]
 8010138:	689b      	ldr	r3, [r3, #8]
 801013a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801013e:	2b80      	cmp	r3, #128	@ 0x80
 8010140:	d0f2      	beq.n	8010128 <SPI_EndRxTxTransaction+0x78>
 8010142:	e000      	b.n	8010146 <SPI_EndRxTxTransaction+0x96>
        break;
 8010144:	bf00      	nop
  }

  return HAL_OK;
 8010146:	2300      	movs	r3, #0
}
 8010148:	4618      	mov	r0, r3
 801014a:	3718      	adds	r7, #24
 801014c:	46bd      	mov	sp, r7
 801014e:	bd80      	pop	{r7, pc}
 8010150:	20000008 	.word	0x20000008
 8010154:	165e9f81 	.word	0x165e9f81

08010158 <SPI_CloseRxTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 8010158:	b580      	push	{r7, lr}
 801015a:	b086      	sub	sp, #24
 801015c:	af00      	add	r7, sp, #0
 801015e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8010160:	4b35      	ldr	r3, [pc, #212]	@ (8010238 <SPI_CloseRxTx_ISR+0xe0>)
 8010162:	681b      	ldr	r3, [r3, #0]
 8010164:	4a35      	ldr	r2, [pc, #212]	@ (801023c <SPI_CloseRxTx_ISR+0xe4>)
 8010166:	fba2 2303 	umull	r2, r3, r2, r3
 801016a:	0a5b      	lsrs	r3, r3, #9
 801016c:	2264      	movs	r2, #100	@ 0x64
 801016e:	fb02 f303 	mul.w	r3, r2, r3
 8010172:	613b      	str	r3, [r7, #16]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8010174:	f7f2 f948 	bl	8002408 <HAL_GetTick>
 8010178:	6178      	str	r0, [r7, #20]

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 801017a:	687b      	ldr	r3, [r7, #4]
 801017c:	681b      	ldr	r3, [r3, #0]
 801017e:	685a      	ldr	r2, [r3, #4]
 8010180:	687b      	ldr	r3, [r7, #4]
 8010182:	681b      	ldr	r3, [r3, #0]
 8010184:	f022 0220 	bic.w	r2, r2, #32
 8010188:	605a      	str	r2, [r3, #4]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 801018a:	693b      	ldr	r3, [r7, #16]
 801018c:	2b00      	cmp	r3, #0
 801018e:	d106      	bne.n	801019e <SPI_CloseRxTx_ISR+0x46>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8010190:	687b      	ldr	r3, [r7, #4]
 8010192:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010194:	f043 0220 	orr.w	r2, r3, #32
 8010198:	687b      	ldr	r3, [r7, #4]
 801019a:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 801019c:	e009      	b.n	80101b2 <SPI_CloseRxTx_ISR+0x5a>
    }
    count--;
 801019e:	693b      	ldr	r3, [r7, #16]
 80101a0:	3b01      	subs	r3, #1
 80101a2:	613b      	str	r3, [r7, #16]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 80101a4:	687b      	ldr	r3, [r7, #4]
 80101a6:	681b      	ldr	r3, [r3, #0]
 80101a8:	689b      	ldr	r3, [r3, #8]
 80101aa:	f003 0302 	and.w	r3, r3, #2
 80101ae:	2b00      	cmp	r3, #0
 80101b0:	d0eb      	beq.n	801018a <SPI_CloseRxTx_ISR+0x32>

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80101b2:	697a      	ldr	r2, [r7, #20]
 80101b4:	2164      	movs	r1, #100	@ 0x64
 80101b6:	6878      	ldr	r0, [r7, #4]
 80101b8:	f7ff ff7a 	bl	80100b0 <SPI_EndRxTxTransaction>
 80101bc:	4603      	mov	r3, r0
 80101be:	2b00      	cmp	r3, #0
 80101c0:	d005      	beq.n	80101ce <SPI_CloseRxTx_ISR+0x76>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80101c2:	687b      	ldr	r3, [r7, #4]
 80101c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80101c6:	f043 0220 	orr.w	r2, r3, #32
 80101ca:	687b      	ldr	r3, [r7, #4]
 80101cc:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80101ce:	687b      	ldr	r3, [r7, #4]
 80101d0:	689b      	ldr	r3, [r3, #8]
 80101d2:	2b00      	cmp	r3, #0
 80101d4:	d10a      	bne.n	80101ec <SPI_CloseRxTx_ISR+0x94>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80101d6:	2300      	movs	r3, #0
 80101d8:	60fb      	str	r3, [r7, #12]
 80101da:	687b      	ldr	r3, [r7, #4]
 80101dc:	681b      	ldr	r3, [r3, #0]
 80101de:	68db      	ldr	r3, [r3, #12]
 80101e0:	60fb      	str	r3, [r7, #12]
 80101e2:	687b      	ldr	r3, [r7, #4]
 80101e4:	681b      	ldr	r3, [r3, #0]
 80101e6:	689b      	ldr	r3, [r3, #8]
 80101e8:	60fb      	str	r3, [r7, #12]
 80101ea:	68fb      	ldr	r3, [r7, #12]
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 80101ec:	687b      	ldr	r3, [r7, #4]
 80101ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80101f0:	2b00      	cmp	r3, #0
 80101f2:	d115      	bne.n	8010220 <SPI_CloseRxTx_ISR+0xc8>
    {
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 80101f4:	687b      	ldr	r3, [r7, #4]
 80101f6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80101fa:	b2db      	uxtb	r3, r3
 80101fc:	2b04      	cmp	r3, #4
 80101fe:	d107      	bne.n	8010210 <SPI_CloseRxTx_ISR+0xb8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8010200:	687b      	ldr	r3, [r7, #4]
 8010202:	2201      	movs	r2, #1
 8010204:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->RxCpltCallback(hspi);
#else
        HAL_SPI_RxCpltCallback(hspi);
 8010208:	6878      	ldr	r0, [r7, #4]
 801020a:	f7ff fa9d 	bl	800f748 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 801020e:	e00e      	b.n	801022e <SPI_CloseRxTx_ISR+0xd6>
        hspi->State = HAL_SPI_STATE_READY;
 8010210:	687b      	ldr	r3, [r7, #4]
 8010212:	2201      	movs	r2, #1
 8010214:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        HAL_SPI_TxRxCpltCallback(hspi);
 8010218:	6878      	ldr	r0, [r7, #4]
 801021a:	f7ff fa9f 	bl	800f75c <HAL_SPI_TxRxCpltCallback>
}
 801021e:	e006      	b.n	801022e <SPI_CloseRxTx_ISR+0xd6>
      hspi->State = HAL_SPI_STATE_READY;
 8010220:	687b      	ldr	r3, [r7, #4]
 8010222:	2201      	movs	r2, #1
 8010224:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      HAL_SPI_ErrorCallback(hspi);
 8010228:	6878      	ldr	r0, [r7, #4]
 801022a:	f7ff fabf 	bl	800f7ac <HAL_SPI_ErrorCallback>
}
 801022e:	bf00      	nop
 8010230:	3718      	adds	r7, #24
 8010232:	46bd      	mov	sp, r7
 8010234:	bd80      	pop	{r7, pc}
 8010236:	bf00      	nop
 8010238:	20000008 	.word	0x20000008
 801023c:	057619f1 	.word	0x057619f1

08010240 <SPI_CloseRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRx_ISR(SPI_HandleTypeDef *hspi)
{
 8010240:	b580      	push	{r7, lr}
 8010242:	b084      	sub	sp, #16
 8010244:	af00      	add	r7, sp, #0
 8010246:	6078      	str	r0, [r7, #4]
  /* Disable RXNE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8010248:	687b      	ldr	r3, [r7, #4]
 801024a:	681b      	ldr	r3, [r3, #0]
 801024c:	685a      	ldr	r2, [r3, #4]
 801024e:	687b      	ldr	r3, [r7, #4]
 8010250:	681b      	ldr	r3, [r3, #0]
 8010252:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8010256:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8010258:	f7f2 f8d6 	bl	8002408 <HAL_GetTick>
 801025c:	4603      	mov	r3, r0
 801025e:	461a      	mov	r2, r3
 8010260:	2164      	movs	r1, #100	@ 0x64
 8010262:	6878      	ldr	r0, [r7, #4]
 8010264:	f7ff febe 	bl	800ffe4 <SPI_EndRxTransaction>
 8010268:	4603      	mov	r3, r0
 801026a:	2b00      	cmp	r3, #0
 801026c:	d005      	beq.n	801027a <SPI_CloseRx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 801026e:	687b      	ldr	r3, [r7, #4]
 8010270:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010272:	f043 0220 	orr.w	r2, r3, #32
 8010276:	687b      	ldr	r3, [r7, #4]
 8010278:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 801027a:	687b      	ldr	r3, [r7, #4]
 801027c:	689b      	ldr	r3, [r3, #8]
 801027e:	2b00      	cmp	r3, #0
 8010280:	d10a      	bne.n	8010298 <SPI_CloseRx_ISR+0x58>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8010282:	2300      	movs	r3, #0
 8010284:	60fb      	str	r3, [r7, #12]
 8010286:	687b      	ldr	r3, [r7, #4]
 8010288:	681b      	ldr	r3, [r3, #0]
 801028a:	68db      	ldr	r3, [r3, #12]
 801028c:	60fb      	str	r3, [r7, #12]
 801028e:	687b      	ldr	r3, [r7, #4]
 8010290:	681b      	ldr	r3, [r3, #0]
 8010292:	689b      	ldr	r3, [r3, #8]
 8010294:	60fb      	str	r3, [r7, #12]
 8010296:	68fb      	ldr	r3, [r7, #12]
  }
  hspi->State = HAL_SPI_STATE_READY;
 8010298:	687b      	ldr	r3, [r7, #4]
 801029a:	2201      	movs	r2, #1
 801029c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 80102a0:	687b      	ldr	r3, [r7, #4]
 80102a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80102a4:	2b00      	cmp	r3, #0
 80102a6:	d103      	bne.n	80102b0 <SPI_CloseRx_ISR+0x70>
    {
      /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->RxCpltCallback(hspi);
#else
      HAL_SPI_RxCpltCallback(hspi);
 80102a8:	6878      	ldr	r0, [r7, #4]
 80102aa:	f7ff fa4d 	bl	800f748 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 80102ae:	e002      	b.n	80102b6 <SPI_CloseRx_ISR+0x76>
      HAL_SPI_ErrorCallback(hspi);
 80102b0:	6878      	ldr	r0, [r7, #4]
 80102b2:	f7ff fa7b 	bl	800f7ac <HAL_SPI_ErrorCallback>
}
 80102b6:	bf00      	nop
 80102b8:	3710      	adds	r7, #16
 80102ba:	46bd      	mov	sp, r7
 80102bc:	bd80      	pop	{r7, pc}
	...

080102c0 <SPI_CloseTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseTx_ISR(SPI_HandleTypeDef *hspi)
{
 80102c0:	b580      	push	{r7, lr}
 80102c2:	b086      	sub	sp, #24
 80102c4:	af00      	add	r7, sp, #0
 80102c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 80102c8:	4b2c      	ldr	r3, [pc, #176]	@ (801037c <SPI_CloseTx_ISR+0xbc>)
 80102ca:	681b      	ldr	r3, [r3, #0]
 80102cc:	4a2c      	ldr	r2, [pc, #176]	@ (8010380 <SPI_CloseTx_ISR+0xc0>)
 80102ce:	fba2 2303 	umull	r2, r3, r2, r3
 80102d2:	0a5b      	lsrs	r3, r3, #9
 80102d4:	2264      	movs	r2, #100	@ 0x64
 80102d6:	fb02 f303 	mul.w	r3, r2, r3
 80102da:	613b      	str	r3, [r7, #16]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80102dc:	f7f2 f894 	bl	8002408 <HAL_GetTick>
 80102e0:	6178      	str	r0, [r7, #20]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 80102e2:	693b      	ldr	r3, [r7, #16]
 80102e4:	2b00      	cmp	r3, #0
 80102e6:	d106      	bne.n	80102f6 <SPI_CloseTx_ISR+0x36>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80102e8:	687b      	ldr	r3, [r7, #4]
 80102ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80102ec:	f043 0220 	orr.w	r2, r3, #32
 80102f0:	687b      	ldr	r3, [r7, #4]
 80102f2:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80102f4:	e009      	b.n	801030a <SPI_CloseTx_ISR+0x4a>
    }
    count--;
 80102f6:	693b      	ldr	r3, [r7, #16]
 80102f8:	3b01      	subs	r3, #1
 80102fa:	613b      	str	r3, [r7, #16]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 80102fc:	687b      	ldr	r3, [r7, #4]
 80102fe:	681b      	ldr	r3, [r3, #0]
 8010300:	689b      	ldr	r3, [r3, #8]
 8010302:	f003 0302 	and.w	r3, r3, #2
 8010306:	2b00      	cmp	r3, #0
 8010308:	d0eb      	beq.n	80102e2 <SPI_CloseTx_ISR+0x22>

  /* Disable TXE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 801030a:	687b      	ldr	r3, [r7, #4]
 801030c:	681b      	ldr	r3, [r3, #0]
 801030e:	685a      	ldr	r2, [r3, #4]
 8010310:	687b      	ldr	r3, [r7, #4]
 8010312:	681b      	ldr	r3, [r3, #0]
 8010314:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8010318:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 801031a:	697a      	ldr	r2, [r7, #20]
 801031c:	2164      	movs	r1, #100	@ 0x64
 801031e:	6878      	ldr	r0, [r7, #4]
 8010320:	f7ff fec6 	bl	80100b0 <SPI_EndRxTxTransaction>
 8010324:	4603      	mov	r3, r0
 8010326:	2b00      	cmp	r3, #0
 8010328:	d005      	beq.n	8010336 <SPI_CloseTx_ISR+0x76>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 801032a:	687b      	ldr	r3, [r7, #4]
 801032c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801032e:	f043 0220 	orr.w	r2, r3, #32
 8010332:	687b      	ldr	r3, [r7, #4]
 8010334:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8010336:	687b      	ldr	r3, [r7, #4]
 8010338:	689b      	ldr	r3, [r3, #8]
 801033a:	2b00      	cmp	r3, #0
 801033c:	d10a      	bne.n	8010354 <SPI_CloseTx_ISR+0x94>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 801033e:	2300      	movs	r3, #0
 8010340:	60fb      	str	r3, [r7, #12]
 8010342:	687b      	ldr	r3, [r7, #4]
 8010344:	681b      	ldr	r3, [r3, #0]
 8010346:	68db      	ldr	r3, [r3, #12]
 8010348:	60fb      	str	r3, [r7, #12]
 801034a:	687b      	ldr	r3, [r7, #4]
 801034c:	681b      	ldr	r3, [r3, #0]
 801034e:	689b      	ldr	r3, [r3, #8]
 8010350:	60fb      	str	r3, [r7, #12]
 8010352:	68fb      	ldr	r3, [r7, #12]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8010354:	687b      	ldr	r3, [r7, #4]
 8010356:	2201      	movs	r2, #1
 8010358:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 801035c:	687b      	ldr	r3, [r7, #4]
 801035e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010360:	2b00      	cmp	r3, #0
 8010362:	d003      	beq.n	801036c <SPI_CloseTx_ISR+0xac>
  {
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 8010364:	6878      	ldr	r0, [r7, #4]
 8010366:	f7ff fa21 	bl	800f7ac <HAL_SPI_ErrorCallback>
    hspi->TxCpltCallback(hspi);
#else
    HAL_SPI_TxCpltCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 801036a:	e002      	b.n	8010372 <SPI_CloseTx_ISR+0xb2>
    HAL_SPI_TxCpltCallback(hspi);
 801036c:	6878      	ldr	r0, [r7, #4]
 801036e:	f7ff f9e1 	bl	800f734 <HAL_SPI_TxCpltCallback>
}
 8010372:	bf00      	nop
 8010374:	3718      	adds	r7, #24
 8010376:	46bd      	mov	sp, r7
 8010378:	bd80      	pop	{r7, pc}
 801037a:	bf00      	nop
 801037c:	20000008 	.word	0x20000008
 8010380:	057619f1 	.word	0x057619f1

08010384 <SPI_AbortRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_AbortRx_ISR(SPI_HandleTypeDef *hspi)
{
 8010384:	b480      	push	{r7}
 8010386:	b085      	sub	sp, #20
 8010388:	af00      	add	r7, sp, #0
 801038a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0U;
 801038c:	2300      	movs	r3, #0
 801038e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8010390:	4b1e      	ldr	r3, [pc, #120]	@ (801040c <SPI_AbortRx_ISR+0x88>)
 8010392:	681b      	ldr	r3, [r3, #0]
 8010394:	4a1e      	ldr	r2, [pc, #120]	@ (8010410 <SPI_AbortRx_ISR+0x8c>)
 8010396:	fba2 2303 	umull	r2, r3, r2, r3
 801039a:	0a5b      	lsrs	r3, r3, #9
 801039c:	2264      	movs	r2, #100	@ 0x64
 801039e:	fb02 f303 	mul.w	r3, r2, r3
 80103a2:	60bb      	str	r3, [r7, #8]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 80103a4:	68bb      	ldr	r3, [r7, #8]
 80103a6:	2b00      	cmp	r3, #0
 80103a8:	d106      	bne.n	80103b8 <SPI_AbortRx_ISR+0x34>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80103aa:	687b      	ldr	r3, [r7, #4]
 80103ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80103ae:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80103b2:	687b      	ldr	r3, [r7, #4]
 80103b4:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80103b6:	e009      	b.n	80103cc <SPI_AbortRx_ISR+0x48>
    }
    count--;
 80103b8:	68bb      	ldr	r3, [r7, #8]
 80103ba:	3b01      	subs	r3, #1
 80103bc:	60bb      	str	r3, [r7, #8]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 80103be:	687b      	ldr	r3, [r7, #4]
 80103c0:	681b      	ldr	r3, [r3, #0]
 80103c2:	689b      	ldr	r3, [r3, #8]
 80103c4:	f003 0302 	and.w	r3, r3, #2
 80103c8:	2b00      	cmp	r3, #0
 80103ca:	d0eb      	beq.n	80103a4 <SPI_AbortRx_ISR+0x20>

  /* Disable SPI Peripheral */
  __HAL_SPI_DISABLE(hspi);
 80103cc:	687b      	ldr	r3, [r7, #4]
 80103ce:	681b      	ldr	r3, [r3, #0]
 80103d0:	681a      	ldr	r2, [r3, #0]
 80103d2:	687b      	ldr	r3, [r7, #4]
 80103d4:	681b      	ldr	r3, [r3, #0]
 80103d6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80103da:	601a      	str	r2, [r3, #0]

  /* Disable TXEIE, RXNEIE and ERRIE(mode fault event, overrun error, TI frame error) interrupts */
  CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXEIE | SPI_CR2_RXNEIE | SPI_CR2_ERRIE));
 80103dc:	687b      	ldr	r3, [r7, #4]
 80103de:	681b      	ldr	r3, [r3, #0]
 80103e0:	685a      	ldr	r2, [r3, #4]
 80103e2:	687b      	ldr	r3, [r7, #4]
 80103e4:	681b      	ldr	r3, [r3, #0]
 80103e6:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80103ea:	605a      	str	r2, [r3, #4]

  /* Flush Data Register by a blank read */
  tmpreg = READ_REG(hspi->Instance->DR);
 80103ec:	687b      	ldr	r3, [r7, #4]
 80103ee:	681b      	ldr	r3, [r3, #0]
 80103f0:	68db      	ldr	r3, [r3, #12]
 80103f2:	60fb      	str	r3, [r7, #12]
  /* To avoid GCC warning */
  UNUSED(tmpreg);
 80103f4:	68fb      	ldr	r3, [r7, #12]

  hspi->State = HAL_SPI_STATE_ABORT;
 80103f6:	687b      	ldr	r3, [r7, #4]
 80103f8:	2207      	movs	r2, #7
 80103fa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
}
 80103fe:	bf00      	nop
 8010400:	3714      	adds	r7, #20
 8010402:	46bd      	mov	sp, r7
 8010404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010408:	4770      	bx	lr
 801040a:	bf00      	nop
 801040c:	20000008 	.word	0x20000008
 8010410:	057619f1 	.word	0x057619f1

08010414 <SPI_AbortTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_AbortTx_ISR(SPI_HandleTypeDef *hspi)
{
 8010414:	b480      	push	{r7}
 8010416:	b083      	sub	sp, #12
 8010418:	af00      	add	r7, sp, #0
 801041a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE interrupt */
  CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXEIE));
 801041c:	687b      	ldr	r3, [r7, #4]
 801041e:	681b      	ldr	r3, [r3, #0]
 8010420:	685a      	ldr	r2, [r3, #4]
 8010422:	687b      	ldr	r3, [r7, #4]
 8010424:	681b      	ldr	r3, [r3, #0]
 8010426:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 801042a:	605a      	str	r2, [r3, #4]

  /* Disable SPI Peripheral */
  __HAL_SPI_DISABLE(hspi);
 801042c:	687b      	ldr	r3, [r7, #4]
 801042e:	681b      	ldr	r3, [r3, #0]
 8010430:	681a      	ldr	r2, [r3, #0]
 8010432:	687b      	ldr	r3, [r7, #4]
 8010434:	681b      	ldr	r3, [r3, #0]
 8010436:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 801043a:	601a      	str	r2, [r3, #0]

  hspi->State = HAL_SPI_STATE_ABORT;
 801043c:	687b      	ldr	r3, [r7, #4]
 801043e:	2207      	movs	r2, #7
 8010440:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
}
 8010444:	bf00      	nop
 8010446:	370c      	adds	r7, #12
 8010448:	46bd      	mov	sp, r7
 801044a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801044e:	4770      	bx	lr

08010450 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8010450:	b580      	push	{r7, lr}
 8010452:	b082      	sub	sp, #8
 8010454:	af00      	add	r7, sp, #0
 8010456:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8010458:	687b      	ldr	r3, [r7, #4]
 801045a:	2b00      	cmp	r3, #0
 801045c:	d101      	bne.n	8010462 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 801045e:	2301      	movs	r3, #1
 8010460:	e041      	b.n	80104e6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8010462:	687b      	ldr	r3, [r7, #4]
 8010464:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8010468:	b2db      	uxtb	r3, r3
 801046a:	2b00      	cmp	r3, #0
 801046c:	d106      	bne.n	801047c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 801046e:	687b      	ldr	r3, [r7, #4]
 8010470:	2200      	movs	r2, #0
 8010472:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8010476:	6878      	ldr	r0, [r7, #4]
 8010478:	f7f1 fd08 	bl	8001e8c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 801047c:	687b      	ldr	r3, [r7, #4]
 801047e:	2202      	movs	r2, #2
 8010480:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8010484:	687b      	ldr	r3, [r7, #4]
 8010486:	681a      	ldr	r2, [r3, #0]
 8010488:	687b      	ldr	r3, [r7, #4]
 801048a:	3304      	adds	r3, #4
 801048c:	4619      	mov	r1, r3
 801048e:	4610      	mov	r0, r2
 8010490:	f005 fa48 	bl	8015924 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8010494:	687b      	ldr	r3, [r7, #4]
 8010496:	2201      	movs	r2, #1
 8010498:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 801049c:	687b      	ldr	r3, [r7, #4]
 801049e:	2201      	movs	r2, #1
 80104a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80104a4:	687b      	ldr	r3, [r7, #4]
 80104a6:	2201      	movs	r2, #1
 80104a8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80104ac:	687b      	ldr	r3, [r7, #4]
 80104ae:	2201      	movs	r2, #1
 80104b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80104b4:	687b      	ldr	r3, [r7, #4]
 80104b6:	2201      	movs	r2, #1
 80104b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80104bc:	687b      	ldr	r3, [r7, #4]
 80104be:	2201      	movs	r2, #1
 80104c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80104c4:	687b      	ldr	r3, [r7, #4]
 80104c6:	2201      	movs	r2, #1
 80104c8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80104cc:	687b      	ldr	r3, [r7, #4]
 80104ce:	2201      	movs	r2, #1
 80104d0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80104d4:	687b      	ldr	r3, [r7, #4]
 80104d6:	2201      	movs	r2, #1
 80104d8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80104dc:	687b      	ldr	r3, [r7, #4]
 80104de:	2201      	movs	r2, #1
 80104e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80104e4:	2300      	movs	r3, #0
}
 80104e6:	4618      	mov	r0, r3
 80104e8:	3708      	adds	r7, #8
 80104ea:	46bd      	mov	sp, r7
 80104ec:	bd80      	pop	{r7, pc}

080104ee <HAL_TIM_Base_DeInit>:
  * @brief  DeInitializes the TIM Base peripheral
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_DeInit(TIM_HandleTypeDef *htim)
{
 80104ee:	b580      	push	{r7, lr}
 80104f0:	b082      	sub	sp, #8
 80104f2:	af00      	add	r7, sp, #0
 80104f4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  htim->State = HAL_TIM_STATE_BUSY;
 80104f6:	687b      	ldr	r3, [r7, #4]
 80104f8:	2202      	movs	r2, #2
 80104fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the TIM Peripheral Clock */
  __HAL_TIM_DISABLE(htim);
 80104fe:	687b      	ldr	r3, [r7, #4]
 8010500:	681b      	ldr	r3, [r3, #0]
 8010502:	6a1a      	ldr	r2, [r3, #32]
 8010504:	f241 1311 	movw	r3, #4369	@ 0x1111
 8010508:	4013      	ands	r3, r2
 801050a:	2b00      	cmp	r3, #0
 801050c:	d10f      	bne.n	801052e <HAL_TIM_Base_DeInit+0x40>
 801050e:	687b      	ldr	r3, [r7, #4]
 8010510:	681b      	ldr	r3, [r3, #0]
 8010512:	6a1a      	ldr	r2, [r3, #32]
 8010514:	f240 4344 	movw	r3, #1092	@ 0x444
 8010518:	4013      	ands	r3, r2
 801051a:	2b00      	cmp	r3, #0
 801051c:	d107      	bne.n	801052e <HAL_TIM_Base_DeInit+0x40>
 801051e:	687b      	ldr	r3, [r7, #4]
 8010520:	681b      	ldr	r3, [r3, #0]
 8010522:	681a      	ldr	r2, [r3, #0]
 8010524:	687b      	ldr	r3, [r7, #4]
 8010526:	681b      	ldr	r3, [r3, #0]
 8010528:	f022 0201 	bic.w	r2, r2, #1
 801052c:	601a      	str	r2, [r3, #0]
  }
  /* DeInit the low level hardware */
  htim->Base_MspDeInitCallback(htim);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_TIM_Base_MspDeInit(htim);
 801052e:	6878      	ldr	r0, [r7, #4]
 8010530:	f7f1 fcf2 	bl	8001f18 <HAL_TIM_Base_MspDeInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  /* Change the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_RESET;
 8010534:	687b      	ldr	r3, [r7, #4]
 8010536:	2200      	movs	r2, #0
 8010538:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Change the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
 801053c:	687b      	ldr	r3, [r7, #4]
 801053e:	2200      	movs	r2, #0
 8010540:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8010544:	687b      	ldr	r3, [r7, #4]
 8010546:	2200      	movs	r2, #0
 8010548:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 801054c:	687b      	ldr	r3, [r7, #4]
 801054e:	2200      	movs	r2, #0
 8010550:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8010554:	687b      	ldr	r3, [r7, #4]
 8010556:	2200      	movs	r2, #0
 8010558:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
 801055c:	687b      	ldr	r3, [r7, #4]
 801055e:	2200      	movs	r2, #0
 8010560:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8010564:	687b      	ldr	r3, [r7, #4]
 8010566:	2200      	movs	r2, #0
 8010568:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 801056c:	687b      	ldr	r3, [r7, #4]
 801056e:	2200      	movs	r2, #0
 8010570:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8010574:	687b      	ldr	r3, [r7, #4]
 8010576:	2200      	movs	r2, #0
 8010578:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Change TIM state */
  htim->State = HAL_TIM_STATE_RESET;
 801057c:	687b      	ldr	r3, [r7, #4]
 801057e:	2200      	movs	r2, #0
 8010580:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Release Lock */
  __HAL_UNLOCK(htim);
 8010584:	687b      	ldr	r3, [r7, #4]
 8010586:	2200      	movs	r2, #0
 8010588:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 801058c:	2300      	movs	r3, #0
}
 801058e:	4618      	mov	r0, r3
 8010590:	3708      	adds	r7, #8
 8010592:	46bd      	mov	sp, r7
 8010594:	bd80      	pop	{r7, pc}
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8010596:	b480      	push	{r7}
 8010598:	b083      	sub	sp, #12
 801059a:	af00      	add	r7, sp, #0
 801059c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 801059e:	bf00      	nop
 80105a0:	370c      	adds	r7, #12
 80105a2:	46bd      	mov	sp, r7
 80105a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105a8:	4770      	bx	lr
  * @brief  DeInitializes TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef *htim)
{
 80105aa:	b480      	push	{r7}
 80105ac:	b083      	sub	sp, #12
 80105ae:	af00      	add	r7, sp, #0
 80105b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspDeInit could be implemented in the user file
   */
}
 80105b2:	bf00      	nop
 80105b4:	370c      	adds	r7, #12
 80105b6:	46bd      	mov	sp, r7
 80105b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105bc:	4770      	bx	lr
	...

080105c0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80105c0:	b480      	push	{r7}
 80105c2:	b085      	sub	sp, #20
 80105c4:	af00      	add	r7, sp, #0
 80105c6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80105c8:	687b      	ldr	r3, [r7, #4]
 80105ca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80105ce:	b2db      	uxtb	r3, r3
 80105d0:	2b01      	cmp	r3, #1
 80105d2:	d001      	beq.n	80105d8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80105d4:	2301      	movs	r3, #1
 80105d6:	e046      	b.n	8010666 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80105d8:	687b      	ldr	r3, [r7, #4]
 80105da:	2202      	movs	r2, #2
 80105dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80105e0:	687b      	ldr	r3, [r7, #4]
 80105e2:	681b      	ldr	r3, [r3, #0]
 80105e4:	4a23      	ldr	r2, [pc, #140]	@ (8010674 <HAL_TIM_Base_Start+0xb4>)
 80105e6:	4293      	cmp	r3, r2
 80105e8:	d022      	beq.n	8010630 <HAL_TIM_Base_Start+0x70>
 80105ea:	687b      	ldr	r3, [r7, #4]
 80105ec:	681b      	ldr	r3, [r3, #0]
 80105ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80105f2:	d01d      	beq.n	8010630 <HAL_TIM_Base_Start+0x70>
 80105f4:	687b      	ldr	r3, [r7, #4]
 80105f6:	681b      	ldr	r3, [r3, #0]
 80105f8:	4a1f      	ldr	r2, [pc, #124]	@ (8010678 <HAL_TIM_Base_Start+0xb8>)
 80105fa:	4293      	cmp	r3, r2
 80105fc:	d018      	beq.n	8010630 <HAL_TIM_Base_Start+0x70>
 80105fe:	687b      	ldr	r3, [r7, #4]
 8010600:	681b      	ldr	r3, [r3, #0]
 8010602:	4a1e      	ldr	r2, [pc, #120]	@ (801067c <HAL_TIM_Base_Start+0xbc>)
 8010604:	4293      	cmp	r3, r2
 8010606:	d013      	beq.n	8010630 <HAL_TIM_Base_Start+0x70>
 8010608:	687b      	ldr	r3, [r7, #4]
 801060a:	681b      	ldr	r3, [r3, #0]
 801060c:	4a1c      	ldr	r2, [pc, #112]	@ (8010680 <HAL_TIM_Base_Start+0xc0>)
 801060e:	4293      	cmp	r3, r2
 8010610:	d00e      	beq.n	8010630 <HAL_TIM_Base_Start+0x70>
 8010612:	687b      	ldr	r3, [r7, #4]
 8010614:	681b      	ldr	r3, [r3, #0]
 8010616:	4a1b      	ldr	r2, [pc, #108]	@ (8010684 <HAL_TIM_Base_Start+0xc4>)
 8010618:	4293      	cmp	r3, r2
 801061a:	d009      	beq.n	8010630 <HAL_TIM_Base_Start+0x70>
 801061c:	687b      	ldr	r3, [r7, #4]
 801061e:	681b      	ldr	r3, [r3, #0]
 8010620:	4a19      	ldr	r2, [pc, #100]	@ (8010688 <HAL_TIM_Base_Start+0xc8>)
 8010622:	4293      	cmp	r3, r2
 8010624:	d004      	beq.n	8010630 <HAL_TIM_Base_Start+0x70>
 8010626:	687b      	ldr	r3, [r7, #4]
 8010628:	681b      	ldr	r3, [r3, #0]
 801062a:	4a18      	ldr	r2, [pc, #96]	@ (801068c <HAL_TIM_Base_Start+0xcc>)
 801062c:	4293      	cmp	r3, r2
 801062e:	d111      	bne.n	8010654 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8010630:	687b      	ldr	r3, [r7, #4]
 8010632:	681b      	ldr	r3, [r3, #0]
 8010634:	689b      	ldr	r3, [r3, #8]
 8010636:	f003 0307 	and.w	r3, r3, #7
 801063a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801063c:	68fb      	ldr	r3, [r7, #12]
 801063e:	2b06      	cmp	r3, #6
 8010640:	d010      	beq.n	8010664 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8010642:	687b      	ldr	r3, [r7, #4]
 8010644:	681b      	ldr	r3, [r3, #0]
 8010646:	681a      	ldr	r2, [r3, #0]
 8010648:	687b      	ldr	r3, [r7, #4]
 801064a:	681b      	ldr	r3, [r3, #0]
 801064c:	f042 0201 	orr.w	r2, r2, #1
 8010650:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8010652:	e007      	b.n	8010664 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8010654:	687b      	ldr	r3, [r7, #4]
 8010656:	681b      	ldr	r3, [r3, #0]
 8010658:	681a      	ldr	r2, [r3, #0]
 801065a:	687b      	ldr	r3, [r7, #4]
 801065c:	681b      	ldr	r3, [r3, #0]
 801065e:	f042 0201 	orr.w	r2, r2, #1
 8010662:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8010664:	2300      	movs	r3, #0
}
 8010666:	4618      	mov	r0, r3
 8010668:	3714      	adds	r7, #20
 801066a:	46bd      	mov	sp, r7
 801066c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010670:	4770      	bx	lr
 8010672:	bf00      	nop
 8010674:	40010000 	.word	0x40010000
 8010678:	40000400 	.word	0x40000400
 801067c:	40000800 	.word	0x40000800
 8010680:	40000c00 	.word	0x40000c00
 8010684:	40010400 	.word	0x40010400
 8010688:	40014000 	.word	0x40014000
 801068c:	40001800 	.word	0x40001800

08010690 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8010690:	b480      	push	{r7}
 8010692:	b083      	sub	sp, #12
 8010694:	af00      	add	r7, sp, #0
 8010696:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8010698:	687b      	ldr	r3, [r7, #4]
 801069a:	681b      	ldr	r3, [r3, #0]
 801069c:	6a1a      	ldr	r2, [r3, #32]
 801069e:	f241 1311 	movw	r3, #4369	@ 0x1111
 80106a2:	4013      	ands	r3, r2
 80106a4:	2b00      	cmp	r3, #0
 80106a6:	d10f      	bne.n	80106c8 <HAL_TIM_Base_Stop+0x38>
 80106a8:	687b      	ldr	r3, [r7, #4]
 80106aa:	681b      	ldr	r3, [r3, #0]
 80106ac:	6a1a      	ldr	r2, [r3, #32]
 80106ae:	f240 4344 	movw	r3, #1092	@ 0x444
 80106b2:	4013      	ands	r3, r2
 80106b4:	2b00      	cmp	r3, #0
 80106b6:	d107      	bne.n	80106c8 <HAL_TIM_Base_Stop+0x38>
 80106b8:	687b      	ldr	r3, [r7, #4]
 80106ba:	681b      	ldr	r3, [r3, #0]
 80106bc:	681a      	ldr	r2, [r3, #0]
 80106be:	687b      	ldr	r3, [r7, #4]
 80106c0:	681b      	ldr	r3, [r3, #0]
 80106c2:	f022 0201 	bic.w	r2, r2, #1
 80106c6:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80106c8:	687b      	ldr	r3, [r7, #4]
 80106ca:	2201      	movs	r2, #1
 80106cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 80106d0:	2300      	movs	r3, #0
}
 80106d2:	4618      	mov	r0, r3
 80106d4:	370c      	adds	r7, #12
 80106d6:	46bd      	mov	sp, r7
 80106d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106dc:	4770      	bx	lr
	...

080106e0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80106e0:	b480      	push	{r7}
 80106e2:	b085      	sub	sp, #20
 80106e4:	af00      	add	r7, sp, #0
 80106e6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80106e8:	687b      	ldr	r3, [r7, #4]
 80106ea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80106ee:	b2db      	uxtb	r3, r3
 80106f0:	2b01      	cmp	r3, #1
 80106f2:	d001      	beq.n	80106f8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80106f4:	2301      	movs	r3, #1
 80106f6:	e04e      	b.n	8010796 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80106f8:	687b      	ldr	r3, [r7, #4]
 80106fa:	2202      	movs	r2, #2
 80106fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8010700:	687b      	ldr	r3, [r7, #4]
 8010702:	681b      	ldr	r3, [r3, #0]
 8010704:	68da      	ldr	r2, [r3, #12]
 8010706:	687b      	ldr	r3, [r7, #4]
 8010708:	681b      	ldr	r3, [r3, #0]
 801070a:	f042 0201 	orr.w	r2, r2, #1
 801070e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8010710:	687b      	ldr	r3, [r7, #4]
 8010712:	681b      	ldr	r3, [r3, #0]
 8010714:	4a23      	ldr	r2, [pc, #140]	@ (80107a4 <HAL_TIM_Base_Start_IT+0xc4>)
 8010716:	4293      	cmp	r3, r2
 8010718:	d022      	beq.n	8010760 <HAL_TIM_Base_Start_IT+0x80>
 801071a:	687b      	ldr	r3, [r7, #4]
 801071c:	681b      	ldr	r3, [r3, #0]
 801071e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8010722:	d01d      	beq.n	8010760 <HAL_TIM_Base_Start_IT+0x80>
 8010724:	687b      	ldr	r3, [r7, #4]
 8010726:	681b      	ldr	r3, [r3, #0]
 8010728:	4a1f      	ldr	r2, [pc, #124]	@ (80107a8 <HAL_TIM_Base_Start_IT+0xc8>)
 801072a:	4293      	cmp	r3, r2
 801072c:	d018      	beq.n	8010760 <HAL_TIM_Base_Start_IT+0x80>
 801072e:	687b      	ldr	r3, [r7, #4]
 8010730:	681b      	ldr	r3, [r3, #0]
 8010732:	4a1e      	ldr	r2, [pc, #120]	@ (80107ac <HAL_TIM_Base_Start_IT+0xcc>)
 8010734:	4293      	cmp	r3, r2
 8010736:	d013      	beq.n	8010760 <HAL_TIM_Base_Start_IT+0x80>
 8010738:	687b      	ldr	r3, [r7, #4]
 801073a:	681b      	ldr	r3, [r3, #0]
 801073c:	4a1c      	ldr	r2, [pc, #112]	@ (80107b0 <HAL_TIM_Base_Start_IT+0xd0>)
 801073e:	4293      	cmp	r3, r2
 8010740:	d00e      	beq.n	8010760 <HAL_TIM_Base_Start_IT+0x80>
 8010742:	687b      	ldr	r3, [r7, #4]
 8010744:	681b      	ldr	r3, [r3, #0]
 8010746:	4a1b      	ldr	r2, [pc, #108]	@ (80107b4 <HAL_TIM_Base_Start_IT+0xd4>)
 8010748:	4293      	cmp	r3, r2
 801074a:	d009      	beq.n	8010760 <HAL_TIM_Base_Start_IT+0x80>
 801074c:	687b      	ldr	r3, [r7, #4]
 801074e:	681b      	ldr	r3, [r3, #0]
 8010750:	4a19      	ldr	r2, [pc, #100]	@ (80107b8 <HAL_TIM_Base_Start_IT+0xd8>)
 8010752:	4293      	cmp	r3, r2
 8010754:	d004      	beq.n	8010760 <HAL_TIM_Base_Start_IT+0x80>
 8010756:	687b      	ldr	r3, [r7, #4]
 8010758:	681b      	ldr	r3, [r3, #0]
 801075a:	4a18      	ldr	r2, [pc, #96]	@ (80107bc <HAL_TIM_Base_Start_IT+0xdc>)
 801075c:	4293      	cmp	r3, r2
 801075e:	d111      	bne.n	8010784 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8010760:	687b      	ldr	r3, [r7, #4]
 8010762:	681b      	ldr	r3, [r3, #0]
 8010764:	689b      	ldr	r3, [r3, #8]
 8010766:	f003 0307 	and.w	r3, r3, #7
 801076a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801076c:	68fb      	ldr	r3, [r7, #12]
 801076e:	2b06      	cmp	r3, #6
 8010770:	d010      	beq.n	8010794 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8010772:	687b      	ldr	r3, [r7, #4]
 8010774:	681b      	ldr	r3, [r3, #0]
 8010776:	681a      	ldr	r2, [r3, #0]
 8010778:	687b      	ldr	r3, [r7, #4]
 801077a:	681b      	ldr	r3, [r3, #0]
 801077c:	f042 0201 	orr.w	r2, r2, #1
 8010780:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8010782:	e007      	b.n	8010794 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8010784:	687b      	ldr	r3, [r7, #4]
 8010786:	681b      	ldr	r3, [r3, #0]
 8010788:	681a      	ldr	r2, [r3, #0]
 801078a:	687b      	ldr	r3, [r7, #4]
 801078c:	681b      	ldr	r3, [r3, #0]
 801078e:	f042 0201 	orr.w	r2, r2, #1
 8010792:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8010794:	2300      	movs	r3, #0
}
 8010796:	4618      	mov	r0, r3
 8010798:	3714      	adds	r7, #20
 801079a:	46bd      	mov	sp, r7
 801079c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107a0:	4770      	bx	lr
 80107a2:	bf00      	nop
 80107a4:	40010000 	.word	0x40010000
 80107a8:	40000400 	.word	0x40000400
 80107ac:	40000800 	.word	0x40000800
 80107b0:	40000c00 	.word	0x40000c00
 80107b4:	40010400 	.word	0x40010400
 80107b8:	40014000 	.word	0x40014000
 80107bc:	40001800 	.word	0x40001800

080107c0 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80107c0:	b480      	push	{r7}
 80107c2:	b083      	sub	sp, #12
 80107c4:	af00      	add	r7, sp, #0
 80107c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80107c8:	687b      	ldr	r3, [r7, #4]
 80107ca:	681b      	ldr	r3, [r3, #0]
 80107cc:	68da      	ldr	r2, [r3, #12]
 80107ce:	687b      	ldr	r3, [r7, #4]
 80107d0:	681b      	ldr	r3, [r3, #0]
 80107d2:	f022 0201 	bic.w	r2, r2, #1
 80107d6:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80107d8:	687b      	ldr	r3, [r7, #4]
 80107da:	681b      	ldr	r3, [r3, #0]
 80107dc:	6a1a      	ldr	r2, [r3, #32]
 80107de:	f241 1311 	movw	r3, #4369	@ 0x1111
 80107e2:	4013      	ands	r3, r2
 80107e4:	2b00      	cmp	r3, #0
 80107e6:	d10f      	bne.n	8010808 <HAL_TIM_Base_Stop_IT+0x48>
 80107e8:	687b      	ldr	r3, [r7, #4]
 80107ea:	681b      	ldr	r3, [r3, #0]
 80107ec:	6a1a      	ldr	r2, [r3, #32]
 80107ee:	f240 4344 	movw	r3, #1092	@ 0x444
 80107f2:	4013      	ands	r3, r2
 80107f4:	2b00      	cmp	r3, #0
 80107f6:	d107      	bne.n	8010808 <HAL_TIM_Base_Stop_IT+0x48>
 80107f8:	687b      	ldr	r3, [r7, #4]
 80107fa:	681b      	ldr	r3, [r3, #0]
 80107fc:	681a      	ldr	r2, [r3, #0]
 80107fe:	687b      	ldr	r3, [r7, #4]
 8010800:	681b      	ldr	r3, [r3, #0]
 8010802:	f022 0201 	bic.w	r2, r2, #1
 8010806:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8010808:	687b      	ldr	r3, [r7, #4]
 801080a:	2201      	movs	r2, #1
 801080c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8010810:	2300      	movs	r3, #0
}
 8010812:	4618      	mov	r0, r3
 8010814:	370c      	adds	r7, #12
 8010816:	46bd      	mov	sp, r7
 8010818:	f85d 7b04 	ldr.w	r7, [sp], #4
 801081c:	4770      	bx	lr
	...

08010820 <HAL_TIM_Base_Start_DMA>:
  * @param  pData The source Buffer address.
  * @param  Length The length of data to be transferred from memory to peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_DMA(TIM_HandleTypeDef *htim, const uint32_t *pData, uint16_t Length)
{
 8010820:	b580      	push	{r7, lr}
 8010822:	b086      	sub	sp, #24
 8010824:	af00      	add	r7, sp, #0
 8010826:	60f8      	str	r0, [r7, #12]
 8010828:	60b9      	str	r1, [r7, #8]
 801082a:	4613      	mov	r3, r2
 801082c:	80fb      	strh	r3, [r7, #6]

  /* Check the parameters */
  assert_param(IS_TIM_DMA_INSTANCE(htim->Instance));

  /* Set the TIM state */
  if (htim->State == HAL_TIM_STATE_BUSY)
 801082e:	68fb      	ldr	r3, [r7, #12]
 8010830:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8010834:	b2db      	uxtb	r3, r3
 8010836:	2b02      	cmp	r3, #2
 8010838:	d101      	bne.n	801083e <HAL_TIM_Base_Start_DMA+0x1e>
  {
    return HAL_BUSY;
 801083a:	2302      	movs	r3, #2
 801083c:	e07a      	b.n	8010934 <HAL_TIM_Base_Start_DMA+0x114>
  }
  else if (htim->State == HAL_TIM_STATE_READY)
 801083e:	68fb      	ldr	r3, [r7, #12]
 8010840:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8010844:	b2db      	uxtb	r3, r3
 8010846:	2b01      	cmp	r3, #1
 8010848:	d125      	bne.n	8010896 <HAL_TIM_Base_Start_DMA+0x76>
  {
    if ((pData == NULL) || (Length == 0U))
 801084a:	68bb      	ldr	r3, [r7, #8]
 801084c:	2b00      	cmp	r3, #0
 801084e:	d002      	beq.n	8010856 <HAL_TIM_Base_Start_DMA+0x36>
 8010850:	88fb      	ldrh	r3, [r7, #6]
 8010852:	2b00      	cmp	r3, #0
 8010854:	d101      	bne.n	801085a <HAL_TIM_Base_Start_DMA+0x3a>
    {
      return HAL_ERROR;
 8010856:	2301      	movs	r3, #1
 8010858:	e06c      	b.n	8010934 <HAL_TIM_Base_Start_DMA+0x114>
    }
    else
    {
      htim->State = HAL_TIM_STATE_BUSY;
 801085a:	68fb      	ldr	r3, [r7, #12]
 801085c:	2202      	movs	r2, #2
 801085e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  {
    return HAL_ERROR;
  }

  /* Set the DMA Period elapsed callbacks */
  htim->hdma[TIM_DMA_ID_UPDATE]->XferCpltCallback = TIM_DMAPeriodElapsedCplt;
 8010862:	68fb      	ldr	r3, [r7, #12]
 8010864:	6a1b      	ldr	r3, [r3, #32]
 8010866:	4a35      	ldr	r2, [pc, #212]	@ (801093c <HAL_TIM_Base_Start_DMA+0x11c>)
 8010868:	63da      	str	r2, [r3, #60]	@ 0x3c
  htim->hdma[TIM_DMA_ID_UPDATE]->XferHalfCpltCallback = TIM_DMAPeriodElapsedHalfCplt;
 801086a:	68fb      	ldr	r3, [r7, #12]
 801086c:	6a1b      	ldr	r3, [r3, #32]
 801086e:	4a34      	ldr	r2, [pc, #208]	@ (8010940 <HAL_TIM_Base_Start_DMA+0x120>)
 8010870:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  htim->hdma[TIM_DMA_ID_UPDATE]->XferErrorCallback = TIM_DMAError ;
 8010872:	68fb      	ldr	r3, [r7, #12]
 8010874:	6a1b      	ldr	r3, [r3, #32]
 8010876:	4a33      	ldr	r2, [pc, #204]	@ (8010944 <HAL_TIM_Base_Start_DMA+0x124>)
 8010878:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Enable the DMA stream */
  if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_UPDATE], (uint32_t)pData, (uint32_t)&htim->Instance->ARR,
 801087a:	68fb      	ldr	r3, [r7, #12]
 801087c:	6a18      	ldr	r0, [r3, #32]
 801087e:	68b9      	ldr	r1, [r7, #8]
 8010880:	68fb      	ldr	r3, [r7, #12]
 8010882:	681b      	ldr	r3, [r3, #0]
 8010884:	332c      	adds	r3, #44	@ 0x2c
 8010886:	461a      	mov	r2, r3
 8010888:	88fb      	ldrh	r3, [r7, #6]
 801088a:	f7f2 fbbe 	bl	800300a <HAL_DMA_Start_IT>
 801088e:	4603      	mov	r3, r0
 8010890:	2b00      	cmp	r3, #0
 8010892:	d004      	beq.n	801089e <HAL_TIM_Base_Start_DMA+0x7e>
 8010894:	e001      	b.n	801089a <HAL_TIM_Base_Start_DMA+0x7a>
    return HAL_ERROR;
 8010896:	2301      	movs	r3, #1
 8010898:	e04c      	b.n	8010934 <HAL_TIM_Base_Start_DMA+0x114>
                       Length) != HAL_OK)
  {
    /* Return error status */
    return HAL_ERROR;
 801089a:	2301      	movs	r3, #1
 801089c:	e04a      	b.n	8010934 <HAL_TIM_Base_Start_DMA+0x114>
  }

  /* Enable the TIM Update DMA request */
  __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_UPDATE);
 801089e:	68fb      	ldr	r3, [r7, #12]
 80108a0:	681b      	ldr	r3, [r3, #0]
 80108a2:	68da      	ldr	r2, [r3, #12]
 80108a4:	68fb      	ldr	r3, [r7, #12]
 80108a6:	681b      	ldr	r3, [r3, #0]
 80108a8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80108ac:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80108ae:	68fb      	ldr	r3, [r7, #12]
 80108b0:	681b      	ldr	r3, [r3, #0]
 80108b2:	4a25      	ldr	r2, [pc, #148]	@ (8010948 <HAL_TIM_Base_Start_DMA+0x128>)
 80108b4:	4293      	cmp	r3, r2
 80108b6:	d022      	beq.n	80108fe <HAL_TIM_Base_Start_DMA+0xde>
 80108b8:	68fb      	ldr	r3, [r7, #12]
 80108ba:	681b      	ldr	r3, [r3, #0]
 80108bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80108c0:	d01d      	beq.n	80108fe <HAL_TIM_Base_Start_DMA+0xde>
 80108c2:	68fb      	ldr	r3, [r7, #12]
 80108c4:	681b      	ldr	r3, [r3, #0]
 80108c6:	4a21      	ldr	r2, [pc, #132]	@ (801094c <HAL_TIM_Base_Start_DMA+0x12c>)
 80108c8:	4293      	cmp	r3, r2
 80108ca:	d018      	beq.n	80108fe <HAL_TIM_Base_Start_DMA+0xde>
 80108cc:	68fb      	ldr	r3, [r7, #12]
 80108ce:	681b      	ldr	r3, [r3, #0]
 80108d0:	4a1f      	ldr	r2, [pc, #124]	@ (8010950 <HAL_TIM_Base_Start_DMA+0x130>)
 80108d2:	4293      	cmp	r3, r2
 80108d4:	d013      	beq.n	80108fe <HAL_TIM_Base_Start_DMA+0xde>
 80108d6:	68fb      	ldr	r3, [r7, #12]
 80108d8:	681b      	ldr	r3, [r3, #0]
 80108da:	4a1e      	ldr	r2, [pc, #120]	@ (8010954 <HAL_TIM_Base_Start_DMA+0x134>)
 80108dc:	4293      	cmp	r3, r2
 80108de:	d00e      	beq.n	80108fe <HAL_TIM_Base_Start_DMA+0xde>
 80108e0:	68fb      	ldr	r3, [r7, #12]
 80108e2:	681b      	ldr	r3, [r3, #0]
 80108e4:	4a1c      	ldr	r2, [pc, #112]	@ (8010958 <HAL_TIM_Base_Start_DMA+0x138>)
 80108e6:	4293      	cmp	r3, r2
 80108e8:	d009      	beq.n	80108fe <HAL_TIM_Base_Start_DMA+0xde>
 80108ea:	68fb      	ldr	r3, [r7, #12]
 80108ec:	681b      	ldr	r3, [r3, #0]
 80108ee:	4a1b      	ldr	r2, [pc, #108]	@ (801095c <HAL_TIM_Base_Start_DMA+0x13c>)
 80108f0:	4293      	cmp	r3, r2
 80108f2:	d004      	beq.n	80108fe <HAL_TIM_Base_Start_DMA+0xde>
 80108f4:	68fb      	ldr	r3, [r7, #12]
 80108f6:	681b      	ldr	r3, [r3, #0]
 80108f8:	4a19      	ldr	r2, [pc, #100]	@ (8010960 <HAL_TIM_Base_Start_DMA+0x140>)
 80108fa:	4293      	cmp	r3, r2
 80108fc:	d111      	bne.n	8010922 <HAL_TIM_Base_Start_DMA+0x102>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80108fe:	68fb      	ldr	r3, [r7, #12]
 8010900:	681b      	ldr	r3, [r3, #0]
 8010902:	689b      	ldr	r3, [r3, #8]
 8010904:	f003 0307 	and.w	r3, r3, #7
 8010908:	617b      	str	r3, [r7, #20]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801090a:	697b      	ldr	r3, [r7, #20]
 801090c:	2b06      	cmp	r3, #6
 801090e:	d010      	beq.n	8010932 <HAL_TIM_Base_Start_DMA+0x112>
    {
      __HAL_TIM_ENABLE(htim);
 8010910:	68fb      	ldr	r3, [r7, #12]
 8010912:	681b      	ldr	r3, [r3, #0]
 8010914:	681a      	ldr	r2, [r3, #0]
 8010916:	68fb      	ldr	r3, [r7, #12]
 8010918:	681b      	ldr	r3, [r3, #0]
 801091a:	f042 0201 	orr.w	r2, r2, #1
 801091e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8010920:	e007      	b.n	8010932 <HAL_TIM_Base_Start_DMA+0x112>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8010922:	68fb      	ldr	r3, [r7, #12]
 8010924:	681b      	ldr	r3, [r3, #0]
 8010926:	681a      	ldr	r2, [r3, #0]
 8010928:	68fb      	ldr	r3, [r7, #12]
 801092a:	681b      	ldr	r3, [r3, #0]
 801092c:	f042 0201 	orr.w	r2, r2, #1
 8010930:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8010932:	2300      	movs	r3, #0
}
 8010934:	4618      	mov	r0, r3
 8010936:	3718      	adds	r7, #24
 8010938:	46bd      	mov	sp, r7
 801093a:	bd80      	pop	{r7, pc}
 801093c:	08015891 	.word	0x08015891
 8010940:	080158bf 	.word	0x080158bf
 8010944:	080155bf 	.word	0x080155bf
 8010948:	40010000 	.word	0x40010000
 801094c:	40000400 	.word	0x40000400
 8010950:	40000800 	.word	0x40000800
 8010954:	40000c00 	.word	0x40000c00
 8010958:	40010400 	.word	0x40010400
 801095c:	40014000 	.word	0x40014000
 8010960:	40001800 	.word	0x40001800

08010964 <HAL_TIM_Base_Stop_DMA>:
  * @brief  Stops the TIM Base generation in DMA mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_DMA(TIM_HandleTypeDef *htim)
{
 8010964:	b580      	push	{r7, lr}
 8010966:	b082      	sub	sp, #8
 8010968:	af00      	add	r7, sp, #0
 801096a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_DMA_INSTANCE(htim->Instance));

  /* Disable the TIM Update DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_UPDATE);
 801096c:	687b      	ldr	r3, [r7, #4]
 801096e:	681b      	ldr	r3, [r3, #0]
 8010970:	68da      	ldr	r2, [r3, #12]
 8010972:	687b      	ldr	r3, [r7, #4]
 8010974:	681b      	ldr	r3, [r3, #0]
 8010976:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 801097a:	60da      	str	r2, [r3, #12]

  (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_UPDATE]);
 801097c:	687b      	ldr	r3, [r7, #4]
 801097e:	6a1b      	ldr	r3, [r3, #32]
 8010980:	4618      	mov	r0, r3
 8010982:	f7f2 fc0a 	bl	800319a <HAL_DMA_Abort_IT>

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8010986:	687b      	ldr	r3, [r7, #4]
 8010988:	681b      	ldr	r3, [r3, #0]
 801098a:	6a1a      	ldr	r2, [r3, #32]
 801098c:	f241 1311 	movw	r3, #4369	@ 0x1111
 8010990:	4013      	ands	r3, r2
 8010992:	2b00      	cmp	r3, #0
 8010994:	d10f      	bne.n	80109b6 <HAL_TIM_Base_Stop_DMA+0x52>
 8010996:	687b      	ldr	r3, [r7, #4]
 8010998:	681b      	ldr	r3, [r3, #0]
 801099a:	6a1a      	ldr	r2, [r3, #32]
 801099c:	f240 4344 	movw	r3, #1092	@ 0x444
 80109a0:	4013      	ands	r3, r2
 80109a2:	2b00      	cmp	r3, #0
 80109a4:	d107      	bne.n	80109b6 <HAL_TIM_Base_Stop_DMA+0x52>
 80109a6:	687b      	ldr	r3, [r7, #4]
 80109a8:	681b      	ldr	r3, [r3, #0]
 80109aa:	681a      	ldr	r2, [r3, #0]
 80109ac:	687b      	ldr	r3, [r7, #4]
 80109ae:	681b      	ldr	r3, [r3, #0]
 80109b0:	f022 0201 	bic.w	r2, r2, #1
 80109b4:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80109b6:	687b      	ldr	r3, [r7, #4]
 80109b8:	2201      	movs	r2, #1
 80109ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 80109be:	2300      	movs	r3, #0
}
 80109c0:	4618      	mov	r0, r3
 80109c2:	3708      	adds	r7, #8
 80109c4:	46bd      	mov	sp, r7
 80109c6:	bd80      	pop	{r7, pc}

080109c8 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 80109c8:	b580      	push	{r7, lr}
 80109ca:	b082      	sub	sp, #8
 80109cc:	af00      	add	r7, sp, #0
 80109ce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80109d0:	687b      	ldr	r3, [r7, #4]
 80109d2:	2b00      	cmp	r3, #0
 80109d4:	d101      	bne.n	80109da <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 80109d6:	2301      	movs	r3, #1
 80109d8:	e041      	b.n	8010a5e <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80109da:	687b      	ldr	r3, [r7, #4]
 80109dc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80109e0:	b2db      	uxtb	r3, r3
 80109e2:	2b00      	cmp	r3, #0
 80109e4:	d106      	bne.n	80109f4 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80109e6:	687b      	ldr	r3, [r7, #4]
 80109e8:	2200      	movs	r2, #0
 80109ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 80109ee:	6878      	ldr	r0, [r7, #4]
 80109f0:	f000 f88d 	bl	8010b0e <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80109f4:	687b      	ldr	r3, [r7, #4]
 80109f6:	2202      	movs	r2, #2
 80109f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 80109fc:	687b      	ldr	r3, [r7, #4]
 80109fe:	681a      	ldr	r2, [r3, #0]
 8010a00:	687b      	ldr	r3, [r7, #4]
 8010a02:	3304      	adds	r3, #4
 8010a04:	4619      	mov	r1, r3
 8010a06:	4610      	mov	r0, r2
 8010a08:	f004 ff8c 	bl	8015924 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8010a0c:	687b      	ldr	r3, [r7, #4]
 8010a0e:	2201      	movs	r2, #1
 8010a10:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8010a14:	687b      	ldr	r3, [r7, #4]
 8010a16:	2201      	movs	r2, #1
 8010a18:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8010a1c:	687b      	ldr	r3, [r7, #4]
 8010a1e:	2201      	movs	r2, #1
 8010a20:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8010a24:	687b      	ldr	r3, [r7, #4]
 8010a26:	2201      	movs	r2, #1
 8010a28:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8010a2c:	687b      	ldr	r3, [r7, #4]
 8010a2e:	2201      	movs	r2, #1
 8010a30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8010a34:	687b      	ldr	r3, [r7, #4]
 8010a36:	2201      	movs	r2, #1
 8010a38:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8010a3c:	687b      	ldr	r3, [r7, #4]
 8010a3e:	2201      	movs	r2, #1
 8010a40:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8010a44:	687b      	ldr	r3, [r7, #4]
 8010a46:	2201      	movs	r2, #1
 8010a48:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8010a4c:	687b      	ldr	r3, [r7, #4]
 8010a4e:	2201      	movs	r2, #1
 8010a50:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8010a54:	687b      	ldr	r3, [r7, #4]
 8010a56:	2201      	movs	r2, #1
 8010a58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8010a5c:	2300      	movs	r3, #0
}
 8010a5e:	4618      	mov	r0, r3
 8010a60:	3708      	adds	r7, #8
 8010a62:	46bd      	mov	sp, r7
 8010a64:	bd80      	pop	{r7, pc}

08010a66 <HAL_TIM_OC_DeInit>:
  * @brief  DeInitializes the TIM peripheral
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_DeInit(TIM_HandleTypeDef *htim)
{
 8010a66:	b580      	push	{r7, lr}
 8010a68:	b082      	sub	sp, #8
 8010a6a:	af00      	add	r7, sp, #0
 8010a6c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  htim->State = HAL_TIM_STATE_BUSY;
 8010a6e:	687b      	ldr	r3, [r7, #4]
 8010a70:	2202      	movs	r2, #2
 8010a72:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the TIM Peripheral Clock */
  __HAL_TIM_DISABLE(htim);
 8010a76:	687b      	ldr	r3, [r7, #4]
 8010a78:	681b      	ldr	r3, [r3, #0]
 8010a7a:	6a1a      	ldr	r2, [r3, #32]
 8010a7c:	f241 1311 	movw	r3, #4369	@ 0x1111
 8010a80:	4013      	ands	r3, r2
 8010a82:	2b00      	cmp	r3, #0
 8010a84:	d10f      	bne.n	8010aa6 <HAL_TIM_OC_DeInit+0x40>
 8010a86:	687b      	ldr	r3, [r7, #4]
 8010a88:	681b      	ldr	r3, [r3, #0]
 8010a8a:	6a1a      	ldr	r2, [r3, #32]
 8010a8c:	f240 4344 	movw	r3, #1092	@ 0x444
 8010a90:	4013      	ands	r3, r2
 8010a92:	2b00      	cmp	r3, #0
 8010a94:	d107      	bne.n	8010aa6 <HAL_TIM_OC_DeInit+0x40>
 8010a96:	687b      	ldr	r3, [r7, #4]
 8010a98:	681b      	ldr	r3, [r3, #0]
 8010a9a:	681a      	ldr	r2, [r3, #0]
 8010a9c:	687b      	ldr	r3, [r7, #4]
 8010a9e:	681b      	ldr	r3, [r3, #0]
 8010aa0:	f022 0201 	bic.w	r2, r2, #1
 8010aa4:	601a      	str	r2, [r3, #0]
  }
  /* DeInit the low level hardware */
  htim->OC_MspDeInitCallback(htim);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC and DMA */
  HAL_TIM_OC_MspDeInit(htim);
 8010aa6:	6878      	ldr	r0, [r7, #4]
 8010aa8:	f000 f83b 	bl	8010b22 <HAL_TIM_OC_MspDeInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  /* Change the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_RESET;
 8010aac:	687b      	ldr	r3, [r7, #4]
 8010aae:	2200      	movs	r2, #0
 8010ab0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Change the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
 8010ab4:	687b      	ldr	r3, [r7, #4]
 8010ab6:	2200      	movs	r2, #0
 8010ab8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8010abc:	687b      	ldr	r3, [r7, #4]
 8010abe:	2200      	movs	r2, #0
 8010ac0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8010ac4:	687b      	ldr	r3, [r7, #4]
 8010ac6:	2200      	movs	r2, #0
 8010ac8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8010acc:	687b      	ldr	r3, [r7, #4]
 8010ace:	2200      	movs	r2, #0
 8010ad0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
 8010ad4:	687b      	ldr	r3, [r7, #4]
 8010ad6:	2200      	movs	r2, #0
 8010ad8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8010adc:	687b      	ldr	r3, [r7, #4]
 8010ade:	2200      	movs	r2, #0
 8010ae0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8010ae4:	687b      	ldr	r3, [r7, #4]
 8010ae6:	2200      	movs	r2, #0
 8010ae8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8010aec:	687b      	ldr	r3, [r7, #4]
 8010aee:	2200      	movs	r2, #0
 8010af0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Change TIM state */
  htim->State = HAL_TIM_STATE_RESET;
 8010af4:	687b      	ldr	r3, [r7, #4]
 8010af6:	2200      	movs	r2, #0
 8010af8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Release Lock */
  __HAL_UNLOCK(htim);
 8010afc:	687b      	ldr	r3, [r7, #4]
 8010afe:	2200      	movs	r2, #0
 8010b00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8010b04:	2300      	movs	r3, #0
}
 8010b06:	4618      	mov	r0, r3
 8010b08:	3708      	adds	r7, #8
 8010b0a:	46bd      	mov	sp, r7
 8010b0c:	bd80      	pop	{r7, pc}

08010b0e <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8010b0e:	b480      	push	{r7}
 8010b10:	b083      	sub	sp, #12
 8010b12:	af00      	add	r7, sp, #0
 8010b14:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8010b16:	bf00      	nop
 8010b18:	370c      	adds	r7, #12
 8010b1a:	46bd      	mov	sp, r7
 8010b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b20:	4770      	bx	lr

08010b22 <HAL_TIM_OC_MspDeInit>:
  * @brief  DeInitializes TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspDeInit(TIM_HandleTypeDef *htim)
{
 8010b22:	b480      	push	{r7}
 8010b24:	b083      	sub	sp, #12
 8010b26:	af00      	add	r7, sp, #0
 8010b28:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspDeInit could be implemented in the user file
   */
}
 8010b2a:	bf00      	nop
 8010b2c:	370c      	adds	r7, #12
 8010b2e:	46bd      	mov	sp, r7
 8010b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b34:	4770      	bx	lr
	...

08010b38 <HAL_TIM_OC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8010b38:	b580      	push	{r7, lr}
 8010b3a:	b084      	sub	sp, #16
 8010b3c:	af00      	add	r7, sp, #0
 8010b3e:	6078      	str	r0, [r7, #4]
 8010b40:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8010b42:	683b      	ldr	r3, [r7, #0]
 8010b44:	2b00      	cmp	r3, #0
 8010b46:	d109      	bne.n	8010b5c <HAL_TIM_OC_Start+0x24>
 8010b48:	687b      	ldr	r3, [r7, #4]
 8010b4a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8010b4e:	b2db      	uxtb	r3, r3
 8010b50:	2b01      	cmp	r3, #1
 8010b52:	bf14      	ite	ne
 8010b54:	2301      	movne	r3, #1
 8010b56:	2300      	moveq	r3, #0
 8010b58:	b2db      	uxtb	r3, r3
 8010b5a:	e022      	b.n	8010ba2 <HAL_TIM_OC_Start+0x6a>
 8010b5c:	683b      	ldr	r3, [r7, #0]
 8010b5e:	2b04      	cmp	r3, #4
 8010b60:	d109      	bne.n	8010b76 <HAL_TIM_OC_Start+0x3e>
 8010b62:	687b      	ldr	r3, [r7, #4]
 8010b64:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8010b68:	b2db      	uxtb	r3, r3
 8010b6a:	2b01      	cmp	r3, #1
 8010b6c:	bf14      	ite	ne
 8010b6e:	2301      	movne	r3, #1
 8010b70:	2300      	moveq	r3, #0
 8010b72:	b2db      	uxtb	r3, r3
 8010b74:	e015      	b.n	8010ba2 <HAL_TIM_OC_Start+0x6a>
 8010b76:	683b      	ldr	r3, [r7, #0]
 8010b78:	2b08      	cmp	r3, #8
 8010b7a:	d109      	bne.n	8010b90 <HAL_TIM_OC_Start+0x58>
 8010b7c:	687b      	ldr	r3, [r7, #4]
 8010b7e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8010b82:	b2db      	uxtb	r3, r3
 8010b84:	2b01      	cmp	r3, #1
 8010b86:	bf14      	ite	ne
 8010b88:	2301      	movne	r3, #1
 8010b8a:	2300      	moveq	r3, #0
 8010b8c:	b2db      	uxtb	r3, r3
 8010b8e:	e008      	b.n	8010ba2 <HAL_TIM_OC_Start+0x6a>
 8010b90:	687b      	ldr	r3, [r7, #4]
 8010b92:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8010b96:	b2db      	uxtb	r3, r3
 8010b98:	2b01      	cmp	r3, #1
 8010b9a:	bf14      	ite	ne
 8010b9c:	2301      	movne	r3, #1
 8010b9e:	2300      	moveq	r3, #0
 8010ba0:	b2db      	uxtb	r3, r3
 8010ba2:	2b00      	cmp	r3, #0
 8010ba4:	d001      	beq.n	8010baa <HAL_TIM_OC_Start+0x72>
  {
    return HAL_ERROR;
 8010ba6:	2301      	movs	r3, #1
 8010ba8:	e07c      	b.n	8010ca4 <HAL_TIM_OC_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8010baa:	683b      	ldr	r3, [r7, #0]
 8010bac:	2b00      	cmp	r3, #0
 8010bae:	d104      	bne.n	8010bba <HAL_TIM_OC_Start+0x82>
 8010bb0:	687b      	ldr	r3, [r7, #4]
 8010bb2:	2202      	movs	r2, #2
 8010bb4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8010bb8:	e013      	b.n	8010be2 <HAL_TIM_OC_Start+0xaa>
 8010bba:	683b      	ldr	r3, [r7, #0]
 8010bbc:	2b04      	cmp	r3, #4
 8010bbe:	d104      	bne.n	8010bca <HAL_TIM_OC_Start+0x92>
 8010bc0:	687b      	ldr	r3, [r7, #4]
 8010bc2:	2202      	movs	r2, #2
 8010bc4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8010bc8:	e00b      	b.n	8010be2 <HAL_TIM_OC_Start+0xaa>
 8010bca:	683b      	ldr	r3, [r7, #0]
 8010bcc:	2b08      	cmp	r3, #8
 8010bce:	d104      	bne.n	8010bda <HAL_TIM_OC_Start+0xa2>
 8010bd0:	687b      	ldr	r3, [r7, #4]
 8010bd2:	2202      	movs	r2, #2
 8010bd4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8010bd8:	e003      	b.n	8010be2 <HAL_TIM_OC_Start+0xaa>
 8010bda:	687b      	ldr	r3, [r7, #4]
 8010bdc:	2202      	movs	r2, #2
 8010bde:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8010be2:	687b      	ldr	r3, [r7, #4]
 8010be4:	681b      	ldr	r3, [r3, #0]
 8010be6:	2201      	movs	r2, #1
 8010be8:	6839      	ldr	r1, [r7, #0]
 8010bea:	4618      	mov	r0, r3
 8010bec:	f005 fb46 	bl	801627c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8010bf0:	687b      	ldr	r3, [r7, #4]
 8010bf2:	681b      	ldr	r3, [r3, #0]
 8010bf4:	4a2d      	ldr	r2, [pc, #180]	@ (8010cac <HAL_TIM_OC_Start+0x174>)
 8010bf6:	4293      	cmp	r3, r2
 8010bf8:	d004      	beq.n	8010c04 <HAL_TIM_OC_Start+0xcc>
 8010bfa:	687b      	ldr	r3, [r7, #4]
 8010bfc:	681b      	ldr	r3, [r3, #0]
 8010bfe:	4a2c      	ldr	r2, [pc, #176]	@ (8010cb0 <HAL_TIM_OC_Start+0x178>)
 8010c00:	4293      	cmp	r3, r2
 8010c02:	d101      	bne.n	8010c08 <HAL_TIM_OC_Start+0xd0>
 8010c04:	2301      	movs	r3, #1
 8010c06:	e000      	b.n	8010c0a <HAL_TIM_OC_Start+0xd2>
 8010c08:	2300      	movs	r3, #0
 8010c0a:	2b00      	cmp	r3, #0
 8010c0c:	d007      	beq.n	8010c1e <HAL_TIM_OC_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8010c0e:	687b      	ldr	r3, [r7, #4]
 8010c10:	681b      	ldr	r3, [r3, #0]
 8010c12:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8010c14:	687b      	ldr	r3, [r7, #4]
 8010c16:	681b      	ldr	r3, [r3, #0]
 8010c18:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8010c1c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8010c1e:	687b      	ldr	r3, [r7, #4]
 8010c20:	681b      	ldr	r3, [r3, #0]
 8010c22:	4a22      	ldr	r2, [pc, #136]	@ (8010cac <HAL_TIM_OC_Start+0x174>)
 8010c24:	4293      	cmp	r3, r2
 8010c26:	d022      	beq.n	8010c6e <HAL_TIM_OC_Start+0x136>
 8010c28:	687b      	ldr	r3, [r7, #4]
 8010c2a:	681b      	ldr	r3, [r3, #0]
 8010c2c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8010c30:	d01d      	beq.n	8010c6e <HAL_TIM_OC_Start+0x136>
 8010c32:	687b      	ldr	r3, [r7, #4]
 8010c34:	681b      	ldr	r3, [r3, #0]
 8010c36:	4a1f      	ldr	r2, [pc, #124]	@ (8010cb4 <HAL_TIM_OC_Start+0x17c>)
 8010c38:	4293      	cmp	r3, r2
 8010c3a:	d018      	beq.n	8010c6e <HAL_TIM_OC_Start+0x136>
 8010c3c:	687b      	ldr	r3, [r7, #4]
 8010c3e:	681b      	ldr	r3, [r3, #0]
 8010c40:	4a1d      	ldr	r2, [pc, #116]	@ (8010cb8 <HAL_TIM_OC_Start+0x180>)
 8010c42:	4293      	cmp	r3, r2
 8010c44:	d013      	beq.n	8010c6e <HAL_TIM_OC_Start+0x136>
 8010c46:	687b      	ldr	r3, [r7, #4]
 8010c48:	681b      	ldr	r3, [r3, #0]
 8010c4a:	4a1c      	ldr	r2, [pc, #112]	@ (8010cbc <HAL_TIM_OC_Start+0x184>)
 8010c4c:	4293      	cmp	r3, r2
 8010c4e:	d00e      	beq.n	8010c6e <HAL_TIM_OC_Start+0x136>
 8010c50:	687b      	ldr	r3, [r7, #4]
 8010c52:	681b      	ldr	r3, [r3, #0]
 8010c54:	4a16      	ldr	r2, [pc, #88]	@ (8010cb0 <HAL_TIM_OC_Start+0x178>)
 8010c56:	4293      	cmp	r3, r2
 8010c58:	d009      	beq.n	8010c6e <HAL_TIM_OC_Start+0x136>
 8010c5a:	687b      	ldr	r3, [r7, #4]
 8010c5c:	681b      	ldr	r3, [r3, #0]
 8010c5e:	4a18      	ldr	r2, [pc, #96]	@ (8010cc0 <HAL_TIM_OC_Start+0x188>)
 8010c60:	4293      	cmp	r3, r2
 8010c62:	d004      	beq.n	8010c6e <HAL_TIM_OC_Start+0x136>
 8010c64:	687b      	ldr	r3, [r7, #4]
 8010c66:	681b      	ldr	r3, [r3, #0]
 8010c68:	4a16      	ldr	r2, [pc, #88]	@ (8010cc4 <HAL_TIM_OC_Start+0x18c>)
 8010c6a:	4293      	cmp	r3, r2
 8010c6c:	d111      	bne.n	8010c92 <HAL_TIM_OC_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8010c6e:	687b      	ldr	r3, [r7, #4]
 8010c70:	681b      	ldr	r3, [r3, #0]
 8010c72:	689b      	ldr	r3, [r3, #8]
 8010c74:	f003 0307 	and.w	r3, r3, #7
 8010c78:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8010c7a:	68fb      	ldr	r3, [r7, #12]
 8010c7c:	2b06      	cmp	r3, #6
 8010c7e:	d010      	beq.n	8010ca2 <HAL_TIM_OC_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8010c80:	687b      	ldr	r3, [r7, #4]
 8010c82:	681b      	ldr	r3, [r3, #0]
 8010c84:	681a      	ldr	r2, [r3, #0]
 8010c86:	687b      	ldr	r3, [r7, #4]
 8010c88:	681b      	ldr	r3, [r3, #0]
 8010c8a:	f042 0201 	orr.w	r2, r2, #1
 8010c8e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8010c90:	e007      	b.n	8010ca2 <HAL_TIM_OC_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8010c92:	687b      	ldr	r3, [r7, #4]
 8010c94:	681b      	ldr	r3, [r3, #0]
 8010c96:	681a      	ldr	r2, [r3, #0]
 8010c98:	687b      	ldr	r3, [r7, #4]
 8010c9a:	681b      	ldr	r3, [r3, #0]
 8010c9c:	f042 0201 	orr.w	r2, r2, #1
 8010ca0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8010ca2:	2300      	movs	r3, #0
}
 8010ca4:	4618      	mov	r0, r3
 8010ca6:	3710      	adds	r7, #16
 8010ca8:	46bd      	mov	sp, r7
 8010caa:	bd80      	pop	{r7, pc}
 8010cac:	40010000 	.word	0x40010000
 8010cb0:	40010400 	.word	0x40010400
 8010cb4:	40000400 	.word	0x40000400
 8010cb8:	40000800 	.word	0x40000800
 8010cbc:	40000c00 	.word	0x40000c00
 8010cc0:	40014000 	.word	0x40014000
 8010cc4:	40001800 	.word	0x40001800

08010cc8 <HAL_TIM_OC_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8010cc8:	b580      	push	{r7, lr}
 8010cca:	b082      	sub	sp, #8
 8010ccc:	af00      	add	r7, sp, #0
 8010cce:	6078      	str	r0, [r7, #4]
 8010cd0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8010cd2:	687b      	ldr	r3, [r7, #4]
 8010cd4:	681b      	ldr	r3, [r3, #0]
 8010cd6:	2200      	movs	r2, #0
 8010cd8:	6839      	ldr	r1, [r7, #0]
 8010cda:	4618      	mov	r0, r3
 8010cdc:	f005 face 	bl	801627c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8010ce0:	687b      	ldr	r3, [r7, #4]
 8010ce2:	681b      	ldr	r3, [r3, #0]
 8010ce4:	4a2e      	ldr	r2, [pc, #184]	@ (8010da0 <HAL_TIM_OC_Stop+0xd8>)
 8010ce6:	4293      	cmp	r3, r2
 8010ce8:	d004      	beq.n	8010cf4 <HAL_TIM_OC_Stop+0x2c>
 8010cea:	687b      	ldr	r3, [r7, #4]
 8010cec:	681b      	ldr	r3, [r3, #0]
 8010cee:	4a2d      	ldr	r2, [pc, #180]	@ (8010da4 <HAL_TIM_OC_Stop+0xdc>)
 8010cf0:	4293      	cmp	r3, r2
 8010cf2:	d101      	bne.n	8010cf8 <HAL_TIM_OC_Stop+0x30>
 8010cf4:	2301      	movs	r3, #1
 8010cf6:	e000      	b.n	8010cfa <HAL_TIM_OC_Stop+0x32>
 8010cf8:	2300      	movs	r3, #0
 8010cfa:	2b00      	cmp	r3, #0
 8010cfc:	d017      	beq.n	8010d2e <HAL_TIM_OC_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8010cfe:	687b      	ldr	r3, [r7, #4]
 8010d00:	681b      	ldr	r3, [r3, #0]
 8010d02:	6a1a      	ldr	r2, [r3, #32]
 8010d04:	f241 1311 	movw	r3, #4369	@ 0x1111
 8010d08:	4013      	ands	r3, r2
 8010d0a:	2b00      	cmp	r3, #0
 8010d0c:	d10f      	bne.n	8010d2e <HAL_TIM_OC_Stop+0x66>
 8010d0e:	687b      	ldr	r3, [r7, #4]
 8010d10:	681b      	ldr	r3, [r3, #0]
 8010d12:	6a1a      	ldr	r2, [r3, #32]
 8010d14:	f240 4344 	movw	r3, #1092	@ 0x444
 8010d18:	4013      	ands	r3, r2
 8010d1a:	2b00      	cmp	r3, #0
 8010d1c:	d107      	bne.n	8010d2e <HAL_TIM_OC_Stop+0x66>
 8010d1e:	687b      	ldr	r3, [r7, #4]
 8010d20:	681b      	ldr	r3, [r3, #0]
 8010d22:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8010d24:	687b      	ldr	r3, [r7, #4]
 8010d26:	681b      	ldr	r3, [r3, #0]
 8010d28:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8010d2c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8010d2e:	687b      	ldr	r3, [r7, #4]
 8010d30:	681b      	ldr	r3, [r3, #0]
 8010d32:	6a1a      	ldr	r2, [r3, #32]
 8010d34:	f241 1311 	movw	r3, #4369	@ 0x1111
 8010d38:	4013      	ands	r3, r2
 8010d3a:	2b00      	cmp	r3, #0
 8010d3c:	d10f      	bne.n	8010d5e <HAL_TIM_OC_Stop+0x96>
 8010d3e:	687b      	ldr	r3, [r7, #4]
 8010d40:	681b      	ldr	r3, [r3, #0]
 8010d42:	6a1a      	ldr	r2, [r3, #32]
 8010d44:	f240 4344 	movw	r3, #1092	@ 0x444
 8010d48:	4013      	ands	r3, r2
 8010d4a:	2b00      	cmp	r3, #0
 8010d4c:	d107      	bne.n	8010d5e <HAL_TIM_OC_Stop+0x96>
 8010d4e:	687b      	ldr	r3, [r7, #4]
 8010d50:	681b      	ldr	r3, [r3, #0]
 8010d52:	681a      	ldr	r2, [r3, #0]
 8010d54:	687b      	ldr	r3, [r7, #4]
 8010d56:	681b      	ldr	r3, [r3, #0]
 8010d58:	f022 0201 	bic.w	r2, r2, #1
 8010d5c:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8010d5e:	683b      	ldr	r3, [r7, #0]
 8010d60:	2b00      	cmp	r3, #0
 8010d62:	d104      	bne.n	8010d6e <HAL_TIM_OC_Stop+0xa6>
 8010d64:	687b      	ldr	r3, [r7, #4]
 8010d66:	2201      	movs	r2, #1
 8010d68:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8010d6c:	e013      	b.n	8010d96 <HAL_TIM_OC_Stop+0xce>
 8010d6e:	683b      	ldr	r3, [r7, #0]
 8010d70:	2b04      	cmp	r3, #4
 8010d72:	d104      	bne.n	8010d7e <HAL_TIM_OC_Stop+0xb6>
 8010d74:	687b      	ldr	r3, [r7, #4]
 8010d76:	2201      	movs	r2, #1
 8010d78:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8010d7c:	e00b      	b.n	8010d96 <HAL_TIM_OC_Stop+0xce>
 8010d7e:	683b      	ldr	r3, [r7, #0]
 8010d80:	2b08      	cmp	r3, #8
 8010d82:	d104      	bne.n	8010d8e <HAL_TIM_OC_Stop+0xc6>
 8010d84:	687b      	ldr	r3, [r7, #4]
 8010d86:	2201      	movs	r2, #1
 8010d88:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8010d8c:	e003      	b.n	8010d96 <HAL_TIM_OC_Stop+0xce>
 8010d8e:	687b      	ldr	r3, [r7, #4]
 8010d90:	2201      	movs	r2, #1
 8010d92:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Return function status */
  return HAL_OK;
 8010d96:	2300      	movs	r3, #0
}
 8010d98:	4618      	mov	r0, r3
 8010d9a:	3708      	adds	r7, #8
 8010d9c:	46bd      	mov	sp, r7
 8010d9e:	bd80      	pop	{r7, pc}
 8010da0:	40010000 	.word	0x40010000
 8010da4:	40010400 	.word	0x40010400

08010da8 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8010da8:	b580      	push	{r7, lr}
 8010daa:	b084      	sub	sp, #16
 8010dac:	af00      	add	r7, sp, #0
 8010dae:	6078      	str	r0, [r7, #4]
 8010db0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8010db2:	2300      	movs	r3, #0
 8010db4:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8010db6:	683b      	ldr	r3, [r7, #0]
 8010db8:	2b00      	cmp	r3, #0
 8010dba:	d109      	bne.n	8010dd0 <HAL_TIM_OC_Start_IT+0x28>
 8010dbc:	687b      	ldr	r3, [r7, #4]
 8010dbe:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8010dc2:	b2db      	uxtb	r3, r3
 8010dc4:	2b01      	cmp	r3, #1
 8010dc6:	bf14      	ite	ne
 8010dc8:	2301      	movne	r3, #1
 8010dca:	2300      	moveq	r3, #0
 8010dcc:	b2db      	uxtb	r3, r3
 8010dce:	e022      	b.n	8010e16 <HAL_TIM_OC_Start_IT+0x6e>
 8010dd0:	683b      	ldr	r3, [r7, #0]
 8010dd2:	2b04      	cmp	r3, #4
 8010dd4:	d109      	bne.n	8010dea <HAL_TIM_OC_Start_IT+0x42>
 8010dd6:	687b      	ldr	r3, [r7, #4]
 8010dd8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8010ddc:	b2db      	uxtb	r3, r3
 8010dde:	2b01      	cmp	r3, #1
 8010de0:	bf14      	ite	ne
 8010de2:	2301      	movne	r3, #1
 8010de4:	2300      	moveq	r3, #0
 8010de6:	b2db      	uxtb	r3, r3
 8010de8:	e015      	b.n	8010e16 <HAL_TIM_OC_Start_IT+0x6e>
 8010dea:	683b      	ldr	r3, [r7, #0]
 8010dec:	2b08      	cmp	r3, #8
 8010dee:	d109      	bne.n	8010e04 <HAL_TIM_OC_Start_IT+0x5c>
 8010df0:	687b      	ldr	r3, [r7, #4]
 8010df2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8010df6:	b2db      	uxtb	r3, r3
 8010df8:	2b01      	cmp	r3, #1
 8010dfa:	bf14      	ite	ne
 8010dfc:	2301      	movne	r3, #1
 8010dfe:	2300      	moveq	r3, #0
 8010e00:	b2db      	uxtb	r3, r3
 8010e02:	e008      	b.n	8010e16 <HAL_TIM_OC_Start_IT+0x6e>
 8010e04:	687b      	ldr	r3, [r7, #4]
 8010e06:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8010e0a:	b2db      	uxtb	r3, r3
 8010e0c:	2b01      	cmp	r3, #1
 8010e0e:	bf14      	ite	ne
 8010e10:	2301      	movne	r3, #1
 8010e12:	2300      	moveq	r3, #0
 8010e14:	b2db      	uxtb	r3, r3
 8010e16:	2b00      	cmp	r3, #0
 8010e18:	d001      	beq.n	8010e1e <HAL_TIM_OC_Start_IT+0x76>
  {
    return HAL_ERROR;
 8010e1a:	2301      	movs	r3, #1
 8010e1c:	e0c7      	b.n	8010fae <HAL_TIM_OC_Start_IT+0x206>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8010e1e:	683b      	ldr	r3, [r7, #0]
 8010e20:	2b00      	cmp	r3, #0
 8010e22:	d104      	bne.n	8010e2e <HAL_TIM_OC_Start_IT+0x86>
 8010e24:	687b      	ldr	r3, [r7, #4]
 8010e26:	2202      	movs	r2, #2
 8010e28:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8010e2c:	e013      	b.n	8010e56 <HAL_TIM_OC_Start_IT+0xae>
 8010e2e:	683b      	ldr	r3, [r7, #0]
 8010e30:	2b04      	cmp	r3, #4
 8010e32:	d104      	bne.n	8010e3e <HAL_TIM_OC_Start_IT+0x96>
 8010e34:	687b      	ldr	r3, [r7, #4]
 8010e36:	2202      	movs	r2, #2
 8010e38:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8010e3c:	e00b      	b.n	8010e56 <HAL_TIM_OC_Start_IT+0xae>
 8010e3e:	683b      	ldr	r3, [r7, #0]
 8010e40:	2b08      	cmp	r3, #8
 8010e42:	d104      	bne.n	8010e4e <HAL_TIM_OC_Start_IT+0xa6>
 8010e44:	687b      	ldr	r3, [r7, #4]
 8010e46:	2202      	movs	r2, #2
 8010e48:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8010e4c:	e003      	b.n	8010e56 <HAL_TIM_OC_Start_IT+0xae>
 8010e4e:	687b      	ldr	r3, [r7, #4]
 8010e50:	2202      	movs	r2, #2
 8010e52:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  switch (Channel)
 8010e56:	683b      	ldr	r3, [r7, #0]
 8010e58:	2b0c      	cmp	r3, #12
 8010e5a:	d841      	bhi.n	8010ee0 <HAL_TIM_OC_Start_IT+0x138>
 8010e5c:	a201      	add	r2, pc, #4	@ (adr r2, 8010e64 <HAL_TIM_OC_Start_IT+0xbc>)
 8010e5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010e62:	bf00      	nop
 8010e64:	08010e99 	.word	0x08010e99
 8010e68:	08010ee1 	.word	0x08010ee1
 8010e6c:	08010ee1 	.word	0x08010ee1
 8010e70:	08010ee1 	.word	0x08010ee1
 8010e74:	08010eab 	.word	0x08010eab
 8010e78:	08010ee1 	.word	0x08010ee1
 8010e7c:	08010ee1 	.word	0x08010ee1
 8010e80:	08010ee1 	.word	0x08010ee1
 8010e84:	08010ebd 	.word	0x08010ebd
 8010e88:	08010ee1 	.word	0x08010ee1
 8010e8c:	08010ee1 	.word	0x08010ee1
 8010e90:	08010ee1 	.word	0x08010ee1
 8010e94:	08010ecf 	.word	0x08010ecf
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8010e98:	687b      	ldr	r3, [r7, #4]
 8010e9a:	681b      	ldr	r3, [r3, #0]
 8010e9c:	68da      	ldr	r2, [r3, #12]
 8010e9e:	687b      	ldr	r3, [r7, #4]
 8010ea0:	681b      	ldr	r3, [r3, #0]
 8010ea2:	f042 0202 	orr.w	r2, r2, #2
 8010ea6:	60da      	str	r2, [r3, #12]
      break;
 8010ea8:	e01d      	b.n	8010ee6 <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8010eaa:	687b      	ldr	r3, [r7, #4]
 8010eac:	681b      	ldr	r3, [r3, #0]
 8010eae:	68da      	ldr	r2, [r3, #12]
 8010eb0:	687b      	ldr	r3, [r7, #4]
 8010eb2:	681b      	ldr	r3, [r3, #0]
 8010eb4:	f042 0204 	orr.w	r2, r2, #4
 8010eb8:	60da      	str	r2, [r3, #12]
      break;
 8010eba:	e014      	b.n	8010ee6 <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8010ebc:	687b      	ldr	r3, [r7, #4]
 8010ebe:	681b      	ldr	r3, [r3, #0]
 8010ec0:	68da      	ldr	r2, [r3, #12]
 8010ec2:	687b      	ldr	r3, [r7, #4]
 8010ec4:	681b      	ldr	r3, [r3, #0]
 8010ec6:	f042 0208 	orr.w	r2, r2, #8
 8010eca:	60da      	str	r2, [r3, #12]
      break;
 8010ecc:	e00b      	b.n	8010ee6 <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8010ece:	687b      	ldr	r3, [r7, #4]
 8010ed0:	681b      	ldr	r3, [r3, #0]
 8010ed2:	68da      	ldr	r2, [r3, #12]
 8010ed4:	687b      	ldr	r3, [r7, #4]
 8010ed6:	681b      	ldr	r3, [r3, #0]
 8010ed8:	f042 0210 	orr.w	r2, r2, #16
 8010edc:	60da      	str	r2, [r3, #12]
      break;
 8010ede:	e002      	b.n	8010ee6 <HAL_TIM_OC_Start_IT+0x13e>
    }

    default:
      status = HAL_ERROR;
 8010ee0:	2301      	movs	r3, #1
 8010ee2:	73fb      	strb	r3, [r7, #15]
      break;
 8010ee4:	bf00      	nop
  }

  if (status == HAL_OK)
 8010ee6:	7bfb      	ldrb	r3, [r7, #15]
 8010ee8:	2b00      	cmp	r3, #0
 8010eea:	d15f      	bne.n	8010fac <HAL_TIM_OC_Start_IT+0x204>
  {
    /* Enable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8010eec:	687b      	ldr	r3, [r7, #4]
 8010eee:	681b      	ldr	r3, [r3, #0]
 8010ef0:	2201      	movs	r2, #1
 8010ef2:	6839      	ldr	r1, [r7, #0]
 8010ef4:	4618      	mov	r0, r3
 8010ef6:	f005 f9c1 	bl	801627c <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8010efa:	687b      	ldr	r3, [r7, #4]
 8010efc:	681b      	ldr	r3, [r3, #0]
 8010efe:	4a2e      	ldr	r2, [pc, #184]	@ (8010fb8 <HAL_TIM_OC_Start_IT+0x210>)
 8010f00:	4293      	cmp	r3, r2
 8010f02:	d004      	beq.n	8010f0e <HAL_TIM_OC_Start_IT+0x166>
 8010f04:	687b      	ldr	r3, [r7, #4]
 8010f06:	681b      	ldr	r3, [r3, #0]
 8010f08:	4a2c      	ldr	r2, [pc, #176]	@ (8010fbc <HAL_TIM_OC_Start_IT+0x214>)
 8010f0a:	4293      	cmp	r3, r2
 8010f0c:	d101      	bne.n	8010f12 <HAL_TIM_OC_Start_IT+0x16a>
 8010f0e:	2301      	movs	r3, #1
 8010f10:	e000      	b.n	8010f14 <HAL_TIM_OC_Start_IT+0x16c>
 8010f12:	2300      	movs	r3, #0
 8010f14:	2b00      	cmp	r3, #0
 8010f16:	d007      	beq.n	8010f28 <HAL_TIM_OC_Start_IT+0x180>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8010f18:	687b      	ldr	r3, [r7, #4]
 8010f1a:	681b      	ldr	r3, [r3, #0]
 8010f1c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8010f1e:	687b      	ldr	r3, [r7, #4]
 8010f20:	681b      	ldr	r3, [r3, #0]
 8010f22:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8010f26:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8010f28:	687b      	ldr	r3, [r7, #4]
 8010f2a:	681b      	ldr	r3, [r3, #0]
 8010f2c:	4a22      	ldr	r2, [pc, #136]	@ (8010fb8 <HAL_TIM_OC_Start_IT+0x210>)
 8010f2e:	4293      	cmp	r3, r2
 8010f30:	d022      	beq.n	8010f78 <HAL_TIM_OC_Start_IT+0x1d0>
 8010f32:	687b      	ldr	r3, [r7, #4]
 8010f34:	681b      	ldr	r3, [r3, #0]
 8010f36:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8010f3a:	d01d      	beq.n	8010f78 <HAL_TIM_OC_Start_IT+0x1d0>
 8010f3c:	687b      	ldr	r3, [r7, #4]
 8010f3e:	681b      	ldr	r3, [r3, #0]
 8010f40:	4a1f      	ldr	r2, [pc, #124]	@ (8010fc0 <HAL_TIM_OC_Start_IT+0x218>)
 8010f42:	4293      	cmp	r3, r2
 8010f44:	d018      	beq.n	8010f78 <HAL_TIM_OC_Start_IT+0x1d0>
 8010f46:	687b      	ldr	r3, [r7, #4]
 8010f48:	681b      	ldr	r3, [r3, #0]
 8010f4a:	4a1e      	ldr	r2, [pc, #120]	@ (8010fc4 <HAL_TIM_OC_Start_IT+0x21c>)
 8010f4c:	4293      	cmp	r3, r2
 8010f4e:	d013      	beq.n	8010f78 <HAL_TIM_OC_Start_IT+0x1d0>
 8010f50:	687b      	ldr	r3, [r7, #4]
 8010f52:	681b      	ldr	r3, [r3, #0]
 8010f54:	4a1c      	ldr	r2, [pc, #112]	@ (8010fc8 <HAL_TIM_OC_Start_IT+0x220>)
 8010f56:	4293      	cmp	r3, r2
 8010f58:	d00e      	beq.n	8010f78 <HAL_TIM_OC_Start_IT+0x1d0>
 8010f5a:	687b      	ldr	r3, [r7, #4]
 8010f5c:	681b      	ldr	r3, [r3, #0]
 8010f5e:	4a17      	ldr	r2, [pc, #92]	@ (8010fbc <HAL_TIM_OC_Start_IT+0x214>)
 8010f60:	4293      	cmp	r3, r2
 8010f62:	d009      	beq.n	8010f78 <HAL_TIM_OC_Start_IT+0x1d0>
 8010f64:	687b      	ldr	r3, [r7, #4]
 8010f66:	681b      	ldr	r3, [r3, #0]
 8010f68:	4a18      	ldr	r2, [pc, #96]	@ (8010fcc <HAL_TIM_OC_Start_IT+0x224>)
 8010f6a:	4293      	cmp	r3, r2
 8010f6c:	d004      	beq.n	8010f78 <HAL_TIM_OC_Start_IT+0x1d0>
 8010f6e:	687b      	ldr	r3, [r7, #4]
 8010f70:	681b      	ldr	r3, [r3, #0]
 8010f72:	4a17      	ldr	r2, [pc, #92]	@ (8010fd0 <HAL_TIM_OC_Start_IT+0x228>)
 8010f74:	4293      	cmp	r3, r2
 8010f76:	d111      	bne.n	8010f9c <HAL_TIM_OC_Start_IT+0x1f4>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8010f78:	687b      	ldr	r3, [r7, #4]
 8010f7a:	681b      	ldr	r3, [r3, #0]
 8010f7c:	689b      	ldr	r3, [r3, #8]
 8010f7e:	f003 0307 	and.w	r3, r3, #7
 8010f82:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8010f84:	68bb      	ldr	r3, [r7, #8]
 8010f86:	2b06      	cmp	r3, #6
 8010f88:	d010      	beq.n	8010fac <HAL_TIM_OC_Start_IT+0x204>
      {
        __HAL_TIM_ENABLE(htim);
 8010f8a:	687b      	ldr	r3, [r7, #4]
 8010f8c:	681b      	ldr	r3, [r3, #0]
 8010f8e:	681a      	ldr	r2, [r3, #0]
 8010f90:	687b      	ldr	r3, [r7, #4]
 8010f92:	681b      	ldr	r3, [r3, #0]
 8010f94:	f042 0201 	orr.w	r2, r2, #1
 8010f98:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8010f9a:	e007      	b.n	8010fac <HAL_TIM_OC_Start_IT+0x204>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8010f9c:	687b      	ldr	r3, [r7, #4]
 8010f9e:	681b      	ldr	r3, [r3, #0]
 8010fa0:	681a      	ldr	r2, [r3, #0]
 8010fa2:	687b      	ldr	r3, [r7, #4]
 8010fa4:	681b      	ldr	r3, [r3, #0]
 8010fa6:	f042 0201 	orr.w	r2, r2, #1
 8010faa:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8010fac:	7bfb      	ldrb	r3, [r7, #15]
}
 8010fae:	4618      	mov	r0, r3
 8010fb0:	3710      	adds	r7, #16
 8010fb2:	46bd      	mov	sp, r7
 8010fb4:	bd80      	pop	{r7, pc}
 8010fb6:	bf00      	nop
 8010fb8:	40010000 	.word	0x40010000
 8010fbc:	40010400 	.word	0x40010400
 8010fc0:	40000400 	.word	0x40000400
 8010fc4:	40000800 	.word	0x40000800
 8010fc8:	40000c00 	.word	0x40000c00
 8010fcc:	40014000 	.word	0x40014000
 8010fd0:	40001800 	.word	0x40001800

08010fd4 <HAL_TIM_OC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8010fd4:	b580      	push	{r7, lr}
 8010fd6:	b084      	sub	sp, #16
 8010fd8:	af00      	add	r7, sp, #0
 8010fda:	6078      	str	r0, [r7, #4]
 8010fdc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8010fde:	2300      	movs	r3, #0
 8010fe0:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8010fe2:	683b      	ldr	r3, [r7, #0]
 8010fe4:	2b0c      	cmp	r3, #12
 8010fe6:	d841      	bhi.n	801106c <HAL_TIM_OC_Stop_IT+0x98>
 8010fe8:	a201      	add	r2, pc, #4	@ (adr r2, 8010ff0 <HAL_TIM_OC_Stop_IT+0x1c>)
 8010fea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010fee:	bf00      	nop
 8010ff0:	08011025 	.word	0x08011025
 8010ff4:	0801106d 	.word	0x0801106d
 8010ff8:	0801106d 	.word	0x0801106d
 8010ffc:	0801106d 	.word	0x0801106d
 8011000:	08011037 	.word	0x08011037
 8011004:	0801106d 	.word	0x0801106d
 8011008:	0801106d 	.word	0x0801106d
 801100c:	0801106d 	.word	0x0801106d
 8011010:	08011049 	.word	0x08011049
 8011014:	0801106d 	.word	0x0801106d
 8011018:	0801106d 	.word	0x0801106d
 801101c:	0801106d 	.word	0x0801106d
 8011020:	0801105b 	.word	0x0801105b
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8011024:	687b      	ldr	r3, [r7, #4]
 8011026:	681b      	ldr	r3, [r3, #0]
 8011028:	68da      	ldr	r2, [r3, #12]
 801102a:	687b      	ldr	r3, [r7, #4]
 801102c:	681b      	ldr	r3, [r3, #0]
 801102e:	f022 0202 	bic.w	r2, r2, #2
 8011032:	60da      	str	r2, [r3, #12]
      break;
 8011034:	e01d      	b.n	8011072 <HAL_TIM_OC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8011036:	687b      	ldr	r3, [r7, #4]
 8011038:	681b      	ldr	r3, [r3, #0]
 801103a:	68da      	ldr	r2, [r3, #12]
 801103c:	687b      	ldr	r3, [r7, #4]
 801103e:	681b      	ldr	r3, [r3, #0]
 8011040:	f022 0204 	bic.w	r2, r2, #4
 8011044:	60da      	str	r2, [r3, #12]
      break;
 8011046:	e014      	b.n	8011072 <HAL_TIM_OC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8011048:	687b      	ldr	r3, [r7, #4]
 801104a:	681b      	ldr	r3, [r3, #0]
 801104c:	68da      	ldr	r2, [r3, #12]
 801104e:	687b      	ldr	r3, [r7, #4]
 8011050:	681b      	ldr	r3, [r3, #0]
 8011052:	f022 0208 	bic.w	r2, r2, #8
 8011056:	60da      	str	r2, [r3, #12]
      break;
 8011058:	e00b      	b.n	8011072 <HAL_TIM_OC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 801105a:	687b      	ldr	r3, [r7, #4]
 801105c:	681b      	ldr	r3, [r3, #0]
 801105e:	68da      	ldr	r2, [r3, #12]
 8011060:	687b      	ldr	r3, [r7, #4]
 8011062:	681b      	ldr	r3, [r3, #0]
 8011064:	f022 0210 	bic.w	r2, r2, #16
 8011068:	60da      	str	r2, [r3, #12]
      break;
 801106a:	e002      	b.n	8011072 <HAL_TIM_OC_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 801106c:	2301      	movs	r3, #1
 801106e:	73fb      	strb	r3, [r7, #15]
      break;
 8011070:	bf00      	nop
  }

  if (status == HAL_OK)
 8011072:	7bfb      	ldrb	r3, [r7, #15]
 8011074:	2b00      	cmp	r3, #0
 8011076:	d161      	bne.n	801113c <HAL_TIM_OC_Stop_IT+0x168>
  {
    /* Disable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8011078:	687b      	ldr	r3, [r7, #4]
 801107a:	681b      	ldr	r3, [r3, #0]
 801107c:	2200      	movs	r2, #0
 801107e:	6839      	ldr	r1, [r7, #0]
 8011080:	4618      	mov	r0, r3
 8011082:	f005 f8fb 	bl	801627c <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8011086:	687b      	ldr	r3, [r7, #4]
 8011088:	681b      	ldr	r3, [r3, #0]
 801108a:	4a2f      	ldr	r2, [pc, #188]	@ (8011148 <HAL_TIM_OC_Stop_IT+0x174>)
 801108c:	4293      	cmp	r3, r2
 801108e:	d004      	beq.n	801109a <HAL_TIM_OC_Stop_IT+0xc6>
 8011090:	687b      	ldr	r3, [r7, #4]
 8011092:	681b      	ldr	r3, [r3, #0]
 8011094:	4a2d      	ldr	r2, [pc, #180]	@ (801114c <HAL_TIM_OC_Stop_IT+0x178>)
 8011096:	4293      	cmp	r3, r2
 8011098:	d101      	bne.n	801109e <HAL_TIM_OC_Stop_IT+0xca>
 801109a:	2301      	movs	r3, #1
 801109c:	e000      	b.n	80110a0 <HAL_TIM_OC_Stop_IT+0xcc>
 801109e:	2300      	movs	r3, #0
 80110a0:	2b00      	cmp	r3, #0
 80110a2:	d017      	beq.n	80110d4 <HAL_TIM_OC_Stop_IT+0x100>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 80110a4:	687b      	ldr	r3, [r7, #4]
 80110a6:	681b      	ldr	r3, [r3, #0]
 80110a8:	6a1a      	ldr	r2, [r3, #32]
 80110aa:	f241 1311 	movw	r3, #4369	@ 0x1111
 80110ae:	4013      	ands	r3, r2
 80110b0:	2b00      	cmp	r3, #0
 80110b2:	d10f      	bne.n	80110d4 <HAL_TIM_OC_Stop_IT+0x100>
 80110b4:	687b      	ldr	r3, [r7, #4]
 80110b6:	681b      	ldr	r3, [r3, #0]
 80110b8:	6a1a      	ldr	r2, [r3, #32]
 80110ba:	f240 4344 	movw	r3, #1092	@ 0x444
 80110be:	4013      	ands	r3, r2
 80110c0:	2b00      	cmp	r3, #0
 80110c2:	d107      	bne.n	80110d4 <HAL_TIM_OC_Stop_IT+0x100>
 80110c4:	687b      	ldr	r3, [r7, #4]
 80110c6:	681b      	ldr	r3, [r3, #0]
 80110c8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80110ca:	687b      	ldr	r3, [r7, #4]
 80110cc:	681b      	ldr	r3, [r3, #0]
 80110ce:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80110d2:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 80110d4:	687b      	ldr	r3, [r7, #4]
 80110d6:	681b      	ldr	r3, [r3, #0]
 80110d8:	6a1a      	ldr	r2, [r3, #32]
 80110da:	f241 1311 	movw	r3, #4369	@ 0x1111
 80110de:	4013      	ands	r3, r2
 80110e0:	2b00      	cmp	r3, #0
 80110e2:	d10f      	bne.n	8011104 <HAL_TIM_OC_Stop_IT+0x130>
 80110e4:	687b      	ldr	r3, [r7, #4]
 80110e6:	681b      	ldr	r3, [r3, #0]
 80110e8:	6a1a      	ldr	r2, [r3, #32]
 80110ea:	f240 4344 	movw	r3, #1092	@ 0x444
 80110ee:	4013      	ands	r3, r2
 80110f0:	2b00      	cmp	r3, #0
 80110f2:	d107      	bne.n	8011104 <HAL_TIM_OC_Stop_IT+0x130>
 80110f4:	687b      	ldr	r3, [r7, #4]
 80110f6:	681b      	ldr	r3, [r3, #0]
 80110f8:	681a      	ldr	r2, [r3, #0]
 80110fa:	687b      	ldr	r3, [r7, #4]
 80110fc:	681b      	ldr	r3, [r3, #0]
 80110fe:	f022 0201 	bic.w	r2, r2, #1
 8011102:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8011104:	683b      	ldr	r3, [r7, #0]
 8011106:	2b00      	cmp	r3, #0
 8011108:	d104      	bne.n	8011114 <HAL_TIM_OC_Stop_IT+0x140>
 801110a:	687b      	ldr	r3, [r7, #4]
 801110c:	2201      	movs	r2, #1
 801110e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8011112:	e013      	b.n	801113c <HAL_TIM_OC_Stop_IT+0x168>
 8011114:	683b      	ldr	r3, [r7, #0]
 8011116:	2b04      	cmp	r3, #4
 8011118:	d104      	bne.n	8011124 <HAL_TIM_OC_Stop_IT+0x150>
 801111a:	687b      	ldr	r3, [r7, #4]
 801111c:	2201      	movs	r2, #1
 801111e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8011122:	e00b      	b.n	801113c <HAL_TIM_OC_Stop_IT+0x168>
 8011124:	683b      	ldr	r3, [r7, #0]
 8011126:	2b08      	cmp	r3, #8
 8011128:	d104      	bne.n	8011134 <HAL_TIM_OC_Stop_IT+0x160>
 801112a:	687b      	ldr	r3, [r7, #4]
 801112c:	2201      	movs	r2, #1
 801112e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8011132:	e003      	b.n	801113c <HAL_TIM_OC_Stop_IT+0x168>
 8011134:	687b      	ldr	r3, [r7, #4]
 8011136:	2201      	movs	r2, #1
 8011138:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Return function status */
  return status;
 801113c:	7bfb      	ldrb	r3, [r7, #15]
}
 801113e:	4618      	mov	r0, r3
 8011140:	3710      	adds	r7, #16
 8011142:	46bd      	mov	sp, r7
 8011144:	bd80      	pop	{r7, pc}
 8011146:	bf00      	nop
 8011148:	40010000 	.word	0x40010000
 801114c:	40010400 	.word	0x40010400

08011150 <HAL_TIM_OC_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                       uint16_t Length)
{
 8011150:	b580      	push	{r7, lr}
 8011152:	b086      	sub	sp, #24
 8011154:	af00      	add	r7, sp, #0
 8011156:	60f8      	str	r0, [r7, #12]
 8011158:	60b9      	str	r1, [r7, #8]
 801115a:	607a      	str	r2, [r7, #4]
 801115c:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 801115e:	2300      	movs	r3, #0
 8011160:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8011162:	68bb      	ldr	r3, [r7, #8]
 8011164:	2b00      	cmp	r3, #0
 8011166:	d109      	bne.n	801117c <HAL_TIM_OC_Start_DMA+0x2c>
 8011168:	68fb      	ldr	r3, [r7, #12]
 801116a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 801116e:	b2db      	uxtb	r3, r3
 8011170:	2b02      	cmp	r3, #2
 8011172:	bf0c      	ite	eq
 8011174:	2301      	moveq	r3, #1
 8011176:	2300      	movne	r3, #0
 8011178:	b2db      	uxtb	r3, r3
 801117a:	e022      	b.n	80111c2 <HAL_TIM_OC_Start_DMA+0x72>
 801117c:	68bb      	ldr	r3, [r7, #8]
 801117e:	2b04      	cmp	r3, #4
 8011180:	d109      	bne.n	8011196 <HAL_TIM_OC_Start_DMA+0x46>
 8011182:	68fb      	ldr	r3, [r7, #12]
 8011184:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8011188:	b2db      	uxtb	r3, r3
 801118a:	2b02      	cmp	r3, #2
 801118c:	bf0c      	ite	eq
 801118e:	2301      	moveq	r3, #1
 8011190:	2300      	movne	r3, #0
 8011192:	b2db      	uxtb	r3, r3
 8011194:	e015      	b.n	80111c2 <HAL_TIM_OC_Start_DMA+0x72>
 8011196:	68bb      	ldr	r3, [r7, #8]
 8011198:	2b08      	cmp	r3, #8
 801119a:	d109      	bne.n	80111b0 <HAL_TIM_OC_Start_DMA+0x60>
 801119c:	68fb      	ldr	r3, [r7, #12]
 801119e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80111a2:	b2db      	uxtb	r3, r3
 80111a4:	2b02      	cmp	r3, #2
 80111a6:	bf0c      	ite	eq
 80111a8:	2301      	moveq	r3, #1
 80111aa:	2300      	movne	r3, #0
 80111ac:	b2db      	uxtb	r3, r3
 80111ae:	e008      	b.n	80111c2 <HAL_TIM_OC_Start_DMA+0x72>
 80111b0:	68fb      	ldr	r3, [r7, #12]
 80111b2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80111b6:	b2db      	uxtb	r3, r3
 80111b8:	2b02      	cmp	r3, #2
 80111ba:	bf0c      	ite	eq
 80111bc:	2301      	moveq	r3, #1
 80111be:	2300      	movne	r3, #0
 80111c0:	b2db      	uxtb	r3, r3
 80111c2:	2b00      	cmp	r3, #0
 80111c4:	d001      	beq.n	80111ca <HAL_TIM_OC_Start_DMA+0x7a>
  {
    return HAL_BUSY;
 80111c6:	2302      	movs	r3, #2
 80111c8:	e171      	b.n	80114ae <HAL_TIM_OC_Start_DMA+0x35e>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 80111ca:	68bb      	ldr	r3, [r7, #8]
 80111cc:	2b00      	cmp	r3, #0
 80111ce:	d109      	bne.n	80111e4 <HAL_TIM_OC_Start_DMA+0x94>
 80111d0:	68fb      	ldr	r3, [r7, #12]
 80111d2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80111d6:	b2db      	uxtb	r3, r3
 80111d8:	2b01      	cmp	r3, #1
 80111da:	bf0c      	ite	eq
 80111dc:	2301      	moveq	r3, #1
 80111de:	2300      	movne	r3, #0
 80111e0:	b2db      	uxtb	r3, r3
 80111e2:	e022      	b.n	801122a <HAL_TIM_OC_Start_DMA+0xda>
 80111e4:	68bb      	ldr	r3, [r7, #8]
 80111e6:	2b04      	cmp	r3, #4
 80111e8:	d109      	bne.n	80111fe <HAL_TIM_OC_Start_DMA+0xae>
 80111ea:	68fb      	ldr	r3, [r7, #12]
 80111ec:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80111f0:	b2db      	uxtb	r3, r3
 80111f2:	2b01      	cmp	r3, #1
 80111f4:	bf0c      	ite	eq
 80111f6:	2301      	moveq	r3, #1
 80111f8:	2300      	movne	r3, #0
 80111fa:	b2db      	uxtb	r3, r3
 80111fc:	e015      	b.n	801122a <HAL_TIM_OC_Start_DMA+0xda>
 80111fe:	68bb      	ldr	r3, [r7, #8]
 8011200:	2b08      	cmp	r3, #8
 8011202:	d109      	bne.n	8011218 <HAL_TIM_OC_Start_DMA+0xc8>
 8011204:	68fb      	ldr	r3, [r7, #12]
 8011206:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 801120a:	b2db      	uxtb	r3, r3
 801120c:	2b01      	cmp	r3, #1
 801120e:	bf0c      	ite	eq
 8011210:	2301      	moveq	r3, #1
 8011212:	2300      	movne	r3, #0
 8011214:	b2db      	uxtb	r3, r3
 8011216:	e008      	b.n	801122a <HAL_TIM_OC_Start_DMA+0xda>
 8011218:	68fb      	ldr	r3, [r7, #12]
 801121a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 801121e:	b2db      	uxtb	r3, r3
 8011220:	2b01      	cmp	r3, #1
 8011222:	bf0c      	ite	eq
 8011224:	2301      	moveq	r3, #1
 8011226:	2300      	movne	r3, #0
 8011228:	b2db      	uxtb	r3, r3
 801122a:	2b00      	cmp	r3, #0
 801122c:	d024      	beq.n	8011278 <HAL_TIM_OC_Start_DMA+0x128>
  {
    if ((pData == NULL) || (Length == 0U))
 801122e:	687b      	ldr	r3, [r7, #4]
 8011230:	2b00      	cmp	r3, #0
 8011232:	d002      	beq.n	801123a <HAL_TIM_OC_Start_DMA+0xea>
 8011234:	887b      	ldrh	r3, [r7, #2]
 8011236:	2b00      	cmp	r3, #0
 8011238:	d101      	bne.n	801123e <HAL_TIM_OC_Start_DMA+0xee>
    {
      return HAL_ERROR;
 801123a:	2301      	movs	r3, #1
 801123c:	e137      	b.n	80114ae <HAL_TIM_OC_Start_DMA+0x35e>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 801123e:	68bb      	ldr	r3, [r7, #8]
 8011240:	2b00      	cmp	r3, #0
 8011242:	d104      	bne.n	801124e <HAL_TIM_OC_Start_DMA+0xfe>
 8011244:	68fb      	ldr	r3, [r7, #12]
 8011246:	2202      	movs	r2, #2
 8011248:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 801124c:	e016      	b.n	801127c <HAL_TIM_OC_Start_DMA+0x12c>
 801124e:	68bb      	ldr	r3, [r7, #8]
 8011250:	2b04      	cmp	r3, #4
 8011252:	d104      	bne.n	801125e <HAL_TIM_OC_Start_DMA+0x10e>
 8011254:	68fb      	ldr	r3, [r7, #12]
 8011256:	2202      	movs	r2, #2
 8011258:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 801125c:	e00e      	b.n	801127c <HAL_TIM_OC_Start_DMA+0x12c>
 801125e:	68bb      	ldr	r3, [r7, #8]
 8011260:	2b08      	cmp	r3, #8
 8011262:	d104      	bne.n	801126e <HAL_TIM_OC_Start_DMA+0x11e>
 8011264:	68fb      	ldr	r3, [r7, #12]
 8011266:	2202      	movs	r2, #2
 8011268:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 801126c:	e006      	b.n	801127c <HAL_TIM_OC_Start_DMA+0x12c>
 801126e:	68fb      	ldr	r3, [r7, #12]
 8011270:	2202      	movs	r2, #2
 8011272:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8011276:	e001      	b.n	801127c <HAL_TIM_OC_Start_DMA+0x12c>
    }
  }
  else
  {
    return HAL_ERROR;
 8011278:	2301      	movs	r3, #1
 801127a:	e118      	b.n	80114ae <HAL_TIM_OC_Start_DMA+0x35e>
  }

  switch (Channel)
 801127c:	68bb      	ldr	r3, [r7, #8]
 801127e:	2b0c      	cmp	r3, #12
 8011280:	f200 80ae 	bhi.w	80113e0 <HAL_TIM_OC_Start_DMA+0x290>
 8011284:	a201      	add	r2, pc, #4	@ (adr r2, 801128c <HAL_TIM_OC_Start_DMA+0x13c>)
 8011286:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801128a:	bf00      	nop
 801128c:	080112c1 	.word	0x080112c1
 8011290:	080113e1 	.word	0x080113e1
 8011294:	080113e1 	.word	0x080113e1
 8011298:	080113e1 	.word	0x080113e1
 801129c:	08011309 	.word	0x08011309
 80112a0:	080113e1 	.word	0x080113e1
 80112a4:	080113e1 	.word	0x080113e1
 80112a8:	080113e1 	.word	0x080113e1
 80112ac:	08011351 	.word	0x08011351
 80112b0:	080113e1 	.word	0x080113e1
 80112b4:	080113e1 	.word	0x080113e1
 80112b8:	080113e1 	.word	0x080113e1
 80112bc:	08011399 	.word	0x08011399
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80112c0:	68fb      	ldr	r3, [r7, #12]
 80112c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80112c4:	4a7c      	ldr	r2, [pc, #496]	@ (80114b8 <HAL_TIM_OC_Start_DMA+0x368>)
 80112c6:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80112c8:	68fb      	ldr	r3, [r7, #12]
 80112ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80112cc:	4a7b      	ldr	r2, [pc, #492]	@ (80114bc <HAL_TIM_OC_Start_DMA+0x36c>)
 80112ce:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 80112d0:	68fb      	ldr	r3, [r7, #12]
 80112d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80112d4:	4a7a      	ldr	r2, [pc, #488]	@ (80114c0 <HAL_TIM_OC_Start_DMA+0x370>)
 80112d6:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 80112d8:	68fb      	ldr	r3, [r7, #12]
 80112da:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 80112dc:	6879      	ldr	r1, [r7, #4]
 80112de:	68fb      	ldr	r3, [r7, #12]
 80112e0:	681b      	ldr	r3, [r3, #0]
 80112e2:	3334      	adds	r3, #52	@ 0x34
 80112e4:	461a      	mov	r2, r3
 80112e6:	887b      	ldrh	r3, [r7, #2]
 80112e8:	f7f1 fe8f 	bl	800300a <HAL_DMA_Start_IT>
 80112ec:	4603      	mov	r3, r0
 80112ee:	2b00      	cmp	r3, #0
 80112f0:	d001      	beq.n	80112f6 <HAL_TIM_OC_Start_DMA+0x1a6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80112f2:	2301      	movs	r3, #1
 80112f4:	e0db      	b.n	80114ae <HAL_TIM_OC_Start_DMA+0x35e>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 80112f6:	68fb      	ldr	r3, [r7, #12]
 80112f8:	681b      	ldr	r3, [r3, #0]
 80112fa:	68da      	ldr	r2, [r3, #12]
 80112fc:	68fb      	ldr	r3, [r7, #12]
 80112fe:	681b      	ldr	r3, [r3, #0]
 8011300:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8011304:	60da      	str	r2, [r3, #12]
      break;
 8011306:	e06e      	b.n	80113e6 <HAL_TIM_OC_Start_DMA+0x296>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8011308:	68fb      	ldr	r3, [r7, #12]
 801130a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801130c:	4a6a      	ldr	r2, [pc, #424]	@ (80114b8 <HAL_TIM_OC_Start_DMA+0x368>)
 801130e:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8011310:	68fb      	ldr	r3, [r7, #12]
 8011312:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011314:	4a69      	ldr	r2, [pc, #420]	@ (80114bc <HAL_TIM_OC_Start_DMA+0x36c>)
 8011316:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8011318:	68fb      	ldr	r3, [r7, #12]
 801131a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801131c:	4a68      	ldr	r2, [pc, #416]	@ (80114c0 <HAL_TIM_OC_Start_DMA+0x370>)
 801131e:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8011320:	68fb      	ldr	r3, [r7, #12]
 8011322:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8011324:	6879      	ldr	r1, [r7, #4]
 8011326:	68fb      	ldr	r3, [r7, #12]
 8011328:	681b      	ldr	r3, [r3, #0]
 801132a:	3338      	adds	r3, #56	@ 0x38
 801132c:	461a      	mov	r2, r3
 801132e:	887b      	ldrh	r3, [r7, #2]
 8011330:	f7f1 fe6b 	bl	800300a <HAL_DMA_Start_IT>
 8011334:	4603      	mov	r3, r0
 8011336:	2b00      	cmp	r3, #0
 8011338:	d001      	beq.n	801133e <HAL_TIM_OC_Start_DMA+0x1ee>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 801133a:	2301      	movs	r3, #1
 801133c:	e0b7      	b.n	80114ae <HAL_TIM_OC_Start_DMA+0x35e>
      }

      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 801133e:	68fb      	ldr	r3, [r7, #12]
 8011340:	681b      	ldr	r3, [r3, #0]
 8011342:	68da      	ldr	r2, [r3, #12]
 8011344:	68fb      	ldr	r3, [r7, #12]
 8011346:	681b      	ldr	r3, [r3, #0]
 8011348:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 801134c:	60da      	str	r2, [r3, #12]
      break;
 801134e:	e04a      	b.n	80113e6 <HAL_TIM_OC_Start_DMA+0x296>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8011350:	68fb      	ldr	r3, [r7, #12]
 8011352:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011354:	4a58      	ldr	r2, [pc, #352]	@ (80114b8 <HAL_TIM_OC_Start_DMA+0x368>)
 8011356:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8011358:	68fb      	ldr	r3, [r7, #12]
 801135a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801135c:	4a57      	ldr	r2, [pc, #348]	@ (80114bc <HAL_TIM_OC_Start_DMA+0x36c>)
 801135e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8011360:	68fb      	ldr	r3, [r7, #12]
 8011362:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011364:	4a56      	ldr	r2, [pc, #344]	@ (80114c0 <HAL_TIM_OC_Start_DMA+0x370>)
 8011366:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8011368:	68fb      	ldr	r3, [r7, #12]
 801136a:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 801136c:	6879      	ldr	r1, [r7, #4]
 801136e:	68fb      	ldr	r3, [r7, #12]
 8011370:	681b      	ldr	r3, [r3, #0]
 8011372:	333c      	adds	r3, #60	@ 0x3c
 8011374:	461a      	mov	r2, r3
 8011376:	887b      	ldrh	r3, [r7, #2]
 8011378:	f7f1 fe47 	bl	800300a <HAL_DMA_Start_IT>
 801137c:	4603      	mov	r3, r0
 801137e:	2b00      	cmp	r3, #0
 8011380:	d001      	beq.n	8011386 <HAL_TIM_OC_Start_DMA+0x236>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8011382:	2301      	movs	r3, #1
 8011384:	e093      	b.n	80114ae <HAL_TIM_OC_Start_DMA+0x35e>
      }
      /* Enable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8011386:	68fb      	ldr	r3, [r7, #12]
 8011388:	681b      	ldr	r3, [r3, #0]
 801138a:	68da      	ldr	r2, [r3, #12]
 801138c:	68fb      	ldr	r3, [r7, #12]
 801138e:	681b      	ldr	r3, [r3, #0]
 8011390:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8011394:	60da      	str	r2, [r3, #12]
      break;
 8011396:	e026      	b.n	80113e6 <HAL_TIM_OC_Start_DMA+0x296>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8011398:	68fb      	ldr	r3, [r7, #12]
 801139a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801139c:	4a46      	ldr	r2, [pc, #280]	@ (80114b8 <HAL_TIM_OC_Start_DMA+0x368>)
 801139e:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80113a0:	68fb      	ldr	r3, [r7, #12]
 80113a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80113a4:	4a45      	ldr	r2, [pc, #276]	@ (80114bc <HAL_TIM_OC_Start_DMA+0x36c>)
 80113a6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 80113a8:	68fb      	ldr	r3, [r7, #12]
 80113aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80113ac:	4a44      	ldr	r2, [pc, #272]	@ (80114c0 <HAL_TIM_OC_Start_DMA+0x370>)
 80113ae:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 80113b0:	68fb      	ldr	r3, [r7, #12]
 80113b2:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80113b4:	6879      	ldr	r1, [r7, #4]
 80113b6:	68fb      	ldr	r3, [r7, #12]
 80113b8:	681b      	ldr	r3, [r3, #0]
 80113ba:	3340      	adds	r3, #64	@ 0x40
 80113bc:	461a      	mov	r2, r3
 80113be:	887b      	ldrh	r3, [r7, #2]
 80113c0:	f7f1 fe23 	bl	800300a <HAL_DMA_Start_IT>
 80113c4:	4603      	mov	r3, r0
 80113c6:	2b00      	cmp	r3, #0
 80113c8:	d001      	beq.n	80113ce <HAL_TIM_OC_Start_DMA+0x27e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80113ca:	2301      	movs	r3, #1
 80113cc:	e06f      	b.n	80114ae <HAL_TIM_OC_Start_DMA+0x35e>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 80113ce:	68fb      	ldr	r3, [r7, #12]
 80113d0:	681b      	ldr	r3, [r3, #0]
 80113d2:	68da      	ldr	r2, [r3, #12]
 80113d4:	68fb      	ldr	r3, [r7, #12]
 80113d6:	681b      	ldr	r3, [r3, #0]
 80113d8:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80113dc:	60da      	str	r2, [r3, #12]
      break;
 80113de:	e002      	b.n	80113e6 <HAL_TIM_OC_Start_DMA+0x296>
    }

    default:
      status = HAL_ERROR;
 80113e0:	2301      	movs	r3, #1
 80113e2:	75fb      	strb	r3, [r7, #23]
      break;
 80113e4:	bf00      	nop
  }

  if (status == HAL_OK)
 80113e6:	7dfb      	ldrb	r3, [r7, #23]
 80113e8:	2b00      	cmp	r3, #0
 80113ea:	d15f      	bne.n	80114ac <HAL_TIM_OC_Start_DMA+0x35c>
  {
    /* Enable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80113ec:	68fb      	ldr	r3, [r7, #12]
 80113ee:	681b      	ldr	r3, [r3, #0]
 80113f0:	2201      	movs	r2, #1
 80113f2:	68b9      	ldr	r1, [r7, #8]
 80113f4:	4618      	mov	r0, r3
 80113f6:	f004 ff41 	bl	801627c <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80113fa:	68fb      	ldr	r3, [r7, #12]
 80113fc:	681b      	ldr	r3, [r3, #0]
 80113fe:	4a31      	ldr	r2, [pc, #196]	@ (80114c4 <HAL_TIM_OC_Start_DMA+0x374>)
 8011400:	4293      	cmp	r3, r2
 8011402:	d004      	beq.n	801140e <HAL_TIM_OC_Start_DMA+0x2be>
 8011404:	68fb      	ldr	r3, [r7, #12]
 8011406:	681b      	ldr	r3, [r3, #0]
 8011408:	4a2f      	ldr	r2, [pc, #188]	@ (80114c8 <HAL_TIM_OC_Start_DMA+0x378>)
 801140a:	4293      	cmp	r3, r2
 801140c:	d101      	bne.n	8011412 <HAL_TIM_OC_Start_DMA+0x2c2>
 801140e:	2301      	movs	r3, #1
 8011410:	e000      	b.n	8011414 <HAL_TIM_OC_Start_DMA+0x2c4>
 8011412:	2300      	movs	r3, #0
 8011414:	2b00      	cmp	r3, #0
 8011416:	d007      	beq.n	8011428 <HAL_TIM_OC_Start_DMA+0x2d8>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8011418:	68fb      	ldr	r3, [r7, #12]
 801141a:	681b      	ldr	r3, [r3, #0]
 801141c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801141e:	68fb      	ldr	r3, [r7, #12]
 8011420:	681b      	ldr	r3, [r3, #0]
 8011422:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8011426:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8011428:	68fb      	ldr	r3, [r7, #12]
 801142a:	681b      	ldr	r3, [r3, #0]
 801142c:	4a25      	ldr	r2, [pc, #148]	@ (80114c4 <HAL_TIM_OC_Start_DMA+0x374>)
 801142e:	4293      	cmp	r3, r2
 8011430:	d022      	beq.n	8011478 <HAL_TIM_OC_Start_DMA+0x328>
 8011432:	68fb      	ldr	r3, [r7, #12]
 8011434:	681b      	ldr	r3, [r3, #0]
 8011436:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801143a:	d01d      	beq.n	8011478 <HAL_TIM_OC_Start_DMA+0x328>
 801143c:	68fb      	ldr	r3, [r7, #12]
 801143e:	681b      	ldr	r3, [r3, #0]
 8011440:	4a22      	ldr	r2, [pc, #136]	@ (80114cc <HAL_TIM_OC_Start_DMA+0x37c>)
 8011442:	4293      	cmp	r3, r2
 8011444:	d018      	beq.n	8011478 <HAL_TIM_OC_Start_DMA+0x328>
 8011446:	68fb      	ldr	r3, [r7, #12]
 8011448:	681b      	ldr	r3, [r3, #0]
 801144a:	4a21      	ldr	r2, [pc, #132]	@ (80114d0 <HAL_TIM_OC_Start_DMA+0x380>)
 801144c:	4293      	cmp	r3, r2
 801144e:	d013      	beq.n	8011478 <HAL_TIM_OC_Start_DMA+0x328>
 8011450:	68fb      	ldr	r3, [r7, #12]
 8011452:	681b      	ldr	r3, [r3, #0]
 8011454:	4a1f      	ldr	r2, [pc, #124]	@ (80114d4 <HAL_TIM_OC_Start_DMA+0x384>)
 8011456:	4293      	cmp	r3, r2
 8011458:	d00e      	beq.n	8011478 <HAL_TIM_OC_Start_DMA+0x328>
 801145a:	68fb      	ldr	r3, [r7, #12]
 801145c:	681b      	ldr	r3, [r3, #0]
 801145e:	4a1a      	ldr	r2, [pc, #104]	@ (80114c8 <HAL_TIM_OC_Start_DMA+0x378>)
 8011460:	4293      	cmp	r3, r2
 8011462:	d009      	beq.n	8011478 <HAL_TIM_OC_Start_DMA+0x328>
 8011464:	68fb      	ldr	r3, [r7, #12]
 8011466:	681b      	ldr	r3, [r3, #0]
 8011468:	4a1b      	ldr	r2, [pc, #108]	@ (80114d8 <HAL_TIM_OC_Start_DMA+0x388>)
 801146a:	4293      	cmp	r3, r2
 801146c:	d004      	beq.n	8011478 <HAL_TIM_OC_Start_DMA+0x328>
 801146e:	68fb      	ldr	r3, [r7, #12]
 8011470:	681b      	ldr	r3, [r3, #0]
 8011472:	4a1a      	ldr	r2, [pc, #104]	@ (80114dc <HAL_TIM_OC_Start_DMA+0x38c>)
 8011474:	4293      	cmp	r3, r2
 8011476:	d111      	bne.n	801149c <HAL_TIM_OC_Start_DMA+0x34c>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8011478:	68fb      	ldr	r3, [r7, #12]
 801147a:	681b      	ldr	r3, [r3, #0]
 801147c:	689b      	ldr	r3, [r3, #8]
 801147e:	f003 0307 	and.w	r3, r3, #7
 8011482:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8011484:	693b      	ldr	r3, [r7, #16]
 8011486:	2b06      	cmp	r3, #6
 8011488:	d010      	beq.n	80114ac <HAL_TIM_OC_Start_DMA+0x35c>
      {
        __HAL_TIM_ENABLE(htim);
 801148a:	68fb      	ldr	r3, [r7, #12]
 801148c:	681b      	ldr	r3, [r3, #0]
 801148e:	681a      	ldr	r2, [r3, #0]
 8011490:	68fb      	ldr	r3, [r7, #12]
 8011492:	681b      	ldr	r3, [r3, #0]
 8011494:	f042 0201 	orr.w	r2, r2, #1
 8011498:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801149a:	e007      	b.n	80114ac <HAL_TIM_OC_Start_DMA+0x35c>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 801149c:	68fb      	ldr	r3, [r7, #12]
 801149e:	681b      	ldr	r3, [r3, #0]
 80114a0:	681a      	ldr	r2, [r3, #0]
 80114a2:	68fb      	ldr	r3, [r7, #12]
 80114a4:	681b      	ldr	r3, [r3, #0]
 80114a6:	f042 0201 	orr.w	r2, r2, #1
 80114aa:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 80114ac:	7dfb      	ldrb	r3, [r7, #23]
}
 80114ae:	4618      	mov	r0, r3
 80114b0:	3718      	adds	r7, #24
 80114b2:	46bd      	mov	sp, r7
 80114b4:	bd80      	pop	{r7, pc}
 80114b6:	bf00      	nop
 80114b8:	08015651 	.word	0x08015651
 80114bc:	080156f9 	.word	0x080156f9
 80114c0:	080155bf 	.word	0x080155bf
 80114c4:	40010000 	.word	0x40010000
 80114c8:	40010400 	.word	0x40010400
 80114cc:	40000400 	.word	0x40000400
 80114d0:	40000800 	.word	0x40000800
 80114d4:	40000c00 	.word	0x40000c00
 80114d8:	40014000 	.word	0x40014000
 80114dc:	40001800 	.word	0x40001800

080114e0 <HAL_TIM_OC_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80114e0:	b580      	push	{r7, lr}
 80114e2:	b084      	sub	sp, #16
 80114e4:	af00      	add	r7, sp, #0
 80114e6:	6078      	str	r0, [r7, #4]
 80114e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80114ea:	2300      	movs	r3, #0
 80114ec:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 80114ee:	683b      	ldr	r3, [r7, #0]
 80114f0:	2b0c      	cmp	r3, #12
 80114f2:	d855      	bhi.n	80115a0 <HAL_TIM_OC_Stop_DMA+0xc0>
 80114f4:	a201      	add	r2, pc, #4	@ (adr r2, 80114fc <HAL_TIM_OC_Stop_DMA+0x1c>)
 80114f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80114fa:	bf00      	nop
 80114fc:	08011531 	.word	0x08011531
 8011500:	080115a1 	.word	0x080115a1
 8011504:	080115a1 	.word	0x080115a1
 8011508:	080115a1 	.word	0x080115a1
 801150c:	0801154d 	.word	0x0801154d
 8011510:	080115a1 	.word	0x080115a1
 8011514:	080115a1 	.word	0x080115a1
 8011518:	080115a1 	.word	0x080115a1
 801151c:	08011569 	.word	0x08011569
 8011520:	080115a1 	.word	0x080115a1
 8011524:	080115a1 	.word	0x080115a1
 8011528:	080115a1 	.word	0x080115a1
 801152c:	08011585 	.word	0x08011585
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8011530:	687b      	ldr	r3, [r7, #4]
 8011532:	681b      	ldr	r3, [r3, #0]
 8011534:	68da      	ldr	r2, [r3, #12]
 8011536:	687b      	ldr	r3, [r7, #4]
 8011538:	681b      	ldr	r3, [r3, #0]
 801153a:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 801153e:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8011540:	687b      	ldr	r3, [r7, #4]
 8011542:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011544:	4618      	mov	r0, r3
 8011546:	f7f1 fe28 	bl	800319a <HAL_DMA_Abort_IT>
      break;
 801154a:	e02c      	b.n	80115a6 <HAL_TIM_OC_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 801154c:	687b      	ldr	r3, [r7, #4]
 801154e:	681b      	ldr	r3, [r3, #0]
 8011550:	68da      	ldr	r2, [r3, #12]
 8011552:	687b      	ldr	r3, [r7, #4]
 8011554:	681b      	ldr	r3, [r3, #0]
 8011556:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 801155a:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 801155c:	687b      	ldr	r3, [r7, #4]
 801155e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011560:	4618      	mov	r0, r3
 8011562:	f7f1 fe1a 	bl	800319a <HAL_DMA_Abort_IT>
      break;
 8011566:	e01e      	b.n	80115a6 <HAL_TIM_OC_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8011568:	687b      	ldr	r3, [r7, #4]
 801156a:	681b      	ldr	r3, [r3, #0]
 801156c:	68da      	ldr	r2, [r3, #12]
 801156e:	687b      	ldr	r3, [r7, #4]
 8011570:	681b      	ldr	r3, [r3, #0]
 8011572:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8011576:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8011578:	687b      	ldr	r3, [r7, #4]
 801157a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801157c:	4618      	mov	r0, r3
 801157e:	f7f1 fe0c 	bl	800319a <HAL_DMA_Abort_IT>
      break;
 8011582:	e010      	b.n	80115a6 <HAL_TIM_OC_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8011584:	687b      	ldr	r3, [r7, #4]
 8011586:	681b      	ldr	r3, [r3, #0]
 8011588:	68da      	ldr	r2, [r3, #12]
 801158a:	687b      	ldr	r3, [r7, #4]
 801158c:	681b      	ldr	r3, [r3, #0]
 801158e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8011592:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8011594:	687b      	ldr	r3, [r7, #4]
 8011596:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011598:	4618      	mov	r0, r3
 801159a:	f7f1 fdfe 	bl	800319a <HAL_DMA_Abort_IT>
      break;
 801159e:	e002      	b.n	80115a6 <HAL_TIM_OC_Stop_DMA+0xc6>
    }

    default:
      status = HAL_ERROR;
 80115a0:	2301      	movs	r3, #1
 80115a2:	73fb      	strb	r3, [r7, #15]
      break;
 80115a4:	bf00      	nop
  }

  if (status == HAL_OK)
 80115a6:	7bfb      	ldrb	r3, [r7, #15]
 80115a8:	2b00      	cmp	r3, #0
 80115aa:	d161      	bne.n	8011670 <HAL_TIM_OC_Stop_DMA+0x190>
  {
    /* Disable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80115ac:	687b      	ldr	r3, [r7, #4]
 80115ae:	681b      	ldr	r3, [r3, #0]
 80115b0:	2200      	movs	r2, #0
 80115b2:	6839      	ldr	r1, [r7, #0]
 80115b4:	4618      	mov	r0, r3
 80115b6:	f004 fe61 	bl	801627c <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80115ba:	687b      	ldr	r3, [r7, #4]
 80115bc:	681b      	ldr	r3, [r3, #0]
 80115be:	4a2f      	ldr	r2, [pc, #188]	@ (801167c <HAL_TIM_OC_Stop_DMA+0x19c>)
 80115c0:	4293      	cmp	r3, r2
 80115c2:	d004      	beq.n	80115ce <HAL_TIM_OC_Stop_DMA+0xee>
 80115c4:	687b      	ldr	r3, [r7, #4]
 80115c6:	681b      	ldr	r3, [r3, #0]
 80115c8:	4a2d      	ldr	r2, [pc, #180]	@ (8011680 <HAL_TIM_OC_Stop_DMA+0x1a0>)
 80115ca:	4293      	cmp	r3, r2
 80115cc:	d101      	bne.n	80115d2 <HAL_TIM_OC_Stop_DMA+0xf2>
 80115ce:	2301      	movs	r3, #1
 80115d0:	e000      	b.n	80115d4 <HAL_TIM_OC_Stop_DMA+0xf4>
 80115d2:	2300      	movs	r3, #0
 80115d4:	2b00      	cmp	r3, #0
 80115d6:	d017      	beq.n	8011608 <HAL_TIM_OC_Stop_DMA+0x128>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 80115d8:	687b      	ldr	r3, [r7, #4]
 80115da:	681b      	ldr	r3, [r3, #0]
 80115dc:	6a1a      	ldr	r2, [r3, #32]
 80115de:	f241 1311 	movw	r3, #4369	@ 0x1111
 80115e2:	4013      	ands	r3, r2
 80115e4:	2b00      	cmp	r3, #0
 80115e6:	d10f      	bne.n	8011608 <HAL_TIM_OC_Stop_DMA+0x128>
 80115e8:	687b      	ldr	r3, [r7, #4]
 80115ea:	681b      	ldr	r3, [r3, #0]
 80115ec:	6a1a      	ldr	r2, [r3, #32]
 80115ee:	f240 4344 	movw	r3, #1092	@ 0x444
 80115f2:	4013      	ands	r3, r2
 80115f4:	2b00      	cmp	r3, #0
 80115f6:	d107      	bne.n	8011608 <HAL_TIM_OC_Stop_DMA+0x128>
 80115f8:	687b      	ldr	r3, [r7, #4]
 80115fa:	681b      	ldr	r3, [r3, #0]
 80115fc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80115fe:	687b      	ldr	r3, [r7, #4]
 8011600:	681b      	ldr	r3, [r3, #0]
 8011602:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8011606:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8011608:	687b      	ldr	r3, [r7, #4]
 801160a:	681b      	ldr	r3, [r3, #0]
 801160c:	6a1a      	ldr	r2, [r3, #32]
 801160e:	f241 1311 	movw	r3, #4369	@ 0x1111
 8011612:	4013      	ands	r3, r2
 8011614:	2b00      	cmp	r3, #0
 8011616:	d10f      	bne.n	8011638 <HAL_TIM_OC_Stop_DMA+0x158>
 8011618:	687b      	ldr	r3, [r7, #4]
 801161a:	681b      	ldr	r3, [r3, #0]
 801161c:	6a1a      	ldr	r2, [r3, #32]
 801161e:	f240 4344 	movw	r3, #1092	@ 0x444
 8011622:	4013      	ands	r3, r2
 8011624:	2b00      	cmp	r3, #0
 8011626:	d107      	bne.n	8011638 <HAL_TIM_OC_Stop_DMA+0x158>
 8011628:	687b      	ldr	r3, [r7, #4]
 801162a:	681b      	ldr	r3, [r3, #0]
 801162c:	681a      	ldr	r2, [r3, #0]
 801162e:	687b      	ldr	r3, [r7, #4]
 8011630:	681b      	ldr	r3, [r3, #0]
 8011632:	f022 0201 	bic.w	r2, r2, #1
 8011636:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8011638:	683b      	ldr	r3, [r7, #0]
 801163a:	2b00      	cmp	r3, #0
 801163c:	d104      	bne.n	8011648 <HAL_TIM_OC_Stop_DMA+0x168>
 801163e:	687b      	ldr	r3, [r7, #4]
 8011640:	2201      	movs	r2, #1
 8011642:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8011646:	e013      	b.n	8011670 <HAL_TIM_OC_Stop_DMA+0x190>
 8011648:	683b      	ldr	r3, [r7, #0]
 801164a:	2b04      	cmp	r3, #4
 801164c:	d104      	bne.n	8011658 <HAL_TIM_OC_Stop_DMA+0x178>
 801164e:	687b      	ldr	r3, [r7, #4]
 8011650:	2201      	movs	r2, #1
 8011652:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8011656:	e00b      	b.n	8011670 <HAL_TIM_OC_Stop_DMA+0x190>
 8011658:	683b      	ldr	r3, [r7, #0]
 801165a:	2b08      	cmp	r3, #8
 801165c:	d104      	bne.n	8011668 <HAL_TIM_OC_Stop_DMA+0x188>
 801165e:	687b      	ldr	r3, [r7, #4]
 8011660:	2201      	movs	r2, #1
 8011662:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8011666:	e003      	b.n	8011670 <HAL_TIM_OC_Stop_DMA+0x190>
 8011668:	687b      	ldr	r3, [r7, #4]
 801166a:	2201      	movs	r2, #1
 801166c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Return function status */
  return status;
 8011670:	7bfb      	ldrb	r3, [r7, #15]
}
 8011672:	4618      	mov	r0, r3
 8011674:	3710      	adds	r7, #16
 8011676:	46bd      	mov	sp, r7
 8011678:	bd80      	pop	{r7, pc}
 801167a:	bf00      	nop
 801167c:	40010000 	.word	0x40010000
 8011680:	40010400 	.word	0x40010400

08011684 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8011684:	b580      	push	{r7, lr}
 8011686:	b082      	sub	sp, #8
 8011688:	af00      	add	r7, sp, #0
 801168a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 801168c:	687b      	ldr	r3, [r7, #4]
 801168e:	2b00      	cmp	r3, #0
 8011690:	d101      	bne.n	8011696 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8011692:	2301      	movs	r3, #1
 8011694:	e041      	b.n	801171a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8011696:	687b      	ldr	r3, [r7, #4]
 8011698:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 801169c:	b2db      	uxtb	r3, r3
 801169e:	2b00      	cmp	r3, #0
 80116a0:	d106      	bne.n	80116b0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80116a2:	687b      	ldr	r3, [r7, #4]
 80116a4:	2200      	movs	r2, #0
 80116a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80116aa:	6878      	ldr	r0, [r7, #4]
 80116ac:	f000 f88d 	bl	80117ca <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80116b0:	687b      	ldr	r3, [r7, #4]
 80116b2:	2202      	movs	r2, #2
 80116b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80116b8:	687b      	ldr	r3, [r7, #4]
 80116ba:	681a      	ldr	r2, [r3, #0]
 80116bc:	687b      	ldr	r3, [r7, #4]
 80116be:	3304      	adds	r3, #4
 80116c0:	4619      	mov	r1, r3
 80116c2:	4610      	mov	r0, r2
 80116c4:	f004 f92e 	bl	8015924 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80116c8:	687b      	ldr	r3, [r7, #4]
 80116ca:	2201      	movs	r2, #1
 80116cc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80116d0:	687b      	ldr	r3, [r7, #4]
 80116d2:	2201      	movs	r2, #1
 80116d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80116d8:	687b      	ldr	r3, [r7, #4]
 80116da:	2201      	movs	r2, #1
 80116dc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80116e0:	687b      	ldr	r3, [r7, #4]
 80116e2:	2201      	movs	r2, #1
 80116e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80116e8:	687b      	ldr	r3, [r7, #4]
 80116ea:	2201      	movs	r2, #1
 80116ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80116f0:	687b      	ldr	r3, [r7, #4]
 80116f2:	2201      	movs	r2, #1
 80116f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80116f8:	687b      	ldr	r3, [r7, #4]
 80116fa:	2201      	movs	r2, #1
 80116fc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8011700:	687b      	ldr	r3, [r7, #4]
 8011702:	2201      	movs	r2, #1
 8011704:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8011708:	687b      	ldr	r3, [r7, #4]
 801170a:	2201      	movs	r2, #1
 801170c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8011710:	687b      	ldr	r3, [r7, #4]
 8011712:	2201      	movs	r2, #1
 8011714:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8011718:	2300      	movs	r3, #0
}
 801171a:	4618      	mov	r0, r3
 801171c:	3708      	adds	r7, #8
 801171e:	46bd      	mov	sp, r7
 8011720:	bd80      	pop	{r7, pc}

08011722 <HAL_TIM_PWM_DeInit>:
  * @brief  DeInitializes the TIM peripheral
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_DeInit(TIM_HandleTypeDef *htim)
{
 8011722:	b580      	push	{r7, lr}
 8011724:	b082      	sub	sp, #8
 8011726:	af00      	add	r7, sp, #0
 8011728:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  htim->State = HAL_TIM_STATE_BUSY;
 801172a:	687b      	ldr	r3, [r7, #4]
 801172c:	2202      	movs	r2, #2
 801172e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the TIM Peripheral Clock */
  __HAL_TIM_DISABLE(htim);
 8011732:	687b      	ldr	r3, [r7, #4]
 8011734:	681b      	ldr	r3, [r3, #0]
 8011736:	6a1a      	ldr	r2, [r3, #32]
 8011738:	f241 1311 	movw	r3, #4369	@ 0x1111
 801173c:	4013      	ands	r3, r2
 801173e:	2b00      	cmp	r3, #0
 8011740:	d10f      	bne.n	8011762 <HAL_TIM_PWM_DeInit+0x40>
 8011742:	687b      	ldr	r3, [r7, #4]
 8011744:	681b      	ldr	r3, [r3, #0]
 8011746:	6a1a      	ldr	r2, [r3, #32]
 8011748:	f240 4344 	movw	r3, #1092	@ 0x444
 801174c:	4013      	ands	r3, r2
 801174e:	2b00      	cmp	r3, #0
 8011750:	d107      	bne.n	8011762 <HAL_TIM_PWM_DeInit+0x40>
 8011752:	687b      	ldr	r3, [r7, #4]
 8011754:	681b      	ldr	r3, [r3, #0]
 8011756:	681a      	ldr	r2, [r3, #0]
 8011758:	687b      	ldr	r3, [r7, #4]
 801175a:	681b      	ldr	r3, [r3, #0]
 801175c:	f022 0201 	bic.w	r2, r2, #1
 8011760:	601a      	str	r2, [r3, #0]
  }
  /* DeInit the low level hardware */
  htim->PWM_MspDeInitCallback(htim);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC and DMA */
  HAL_TIM_PWM_MspDeInit(htim);
 8011762:	6878      	ldr	r0, [r7, #4]
 8011764:	f000 f83b 	bl	80117de <HAL_TIM_PWM_MspDeInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  /* Change the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_RESET;
 8011768:	687b      	ldr	r3, [r7, #4]
 801176a:	2200      	movs	r2, #0
 801176c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Change the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
 8011770:	687b      	ldr	r3, [r7, #4]
 8011772:	2200      	movs	r2, #0
 8011774:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8011778:	687b      	ldr	r3, [r7, #4]
 801177a:	2200      	movs	r2, #0
 801177c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8011780:	687b      	ldr	r3, [r7, #4]
 8011782:	2200      	movs	r2, #0
 8011784:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8011788:	687b      	ldr	r3, [r7, #4]
 801178a:	2200      	movs	r2, #0
 801178c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
 8011790:	687b      	ldr	r3, [r7, #4]
 8011792:	2200      	movs	r2, #0
 8011794:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8011798:	687b      	ldr	r3, [r7, #4]
 801179a:	2200      	movs	r2, #0
 801179c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80117a0:	687b      	ldr	r3, [r7, #4]
 80117a2:	2200      	movs	r2, #0
 80117a4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80117a8:	687b      	ldr	r3, [r7, #4]
 80117aa:	2200      	movs	r2, #0
 80117ac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Change TIM state */
  htim->State = HAL_TIM_STATE_RESET;
 80117b0:	687b      	ldr	r3, [r7, #4]
 80117b2:	2200      	movs	r2, #0
 80117b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Release Lock */
  __HAL_UNLOCK(htim);
 80117b8:	687b      	ldr	r3, [r7, #4]
 80117ba:	2200      	movs	r2, #0
 80117bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80117c0:	2300      	movs	r3, #0
}
 80117c2:	4618      	mov	r0, r3
 80117c4:	3708      	adds	r7, #8
 80117c6:	46bd      	mov	sp, r7
 80117c8:	bd80      	pop	{r7, pc}

080117ca <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80117ca:	b480      	push	{r7}
 80117cc:	b083      	sub	sp, #12
 80117ce:	af00      	add	r7, sp, #0
 80117d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80117d2:	bf00      	nop
 80117d4:	370c      	adds	r7, #12
 80117d6:	46bd      	mov	sp, r7
 80117d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117dc:	4770      	bx	lr

080117de <HAL_TIM_PWM_MspDeInit>:
  * @brief  DeInitializes TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef *htim)
{
 80117de:	b480      	push	{r7}
 80117e0:	b083      	sub	sp, #12
 80117e2:	af00      	add	r7, sp, #0
 80117e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspDeInit could be implemented in the user file
   */
}
 80117e6:	bf00      	nop
 80117e8:	370c      	adds	r7, #12
 80117ea:	46bd      	mov	sp, r7
 80117ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117f0:	4770      	bx	lr
	...

080117f4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80117f4:	b580      	push	{r7, lr}
 80117f6:	b084      	sub	sp, #16
 80117f8:	af00      	add	r7, sp, #0
 80117fa:	6078      	str	r0, [r7, #4]
 80117fc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80117fe:	683b      	ldr	r3, [r7, #0]
 8011800:	2b00      	cmp	r3, #0
 8011802:	d109      	bne.n	8011818 <HAL_TIM_PWM_Start+0x24>
 8011804:	687b      	ldr	r3, [r7, #4]
 8011806:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 801180a:	b2db      	uxtb	r3, r3
 801180c:	2b01      	cmp	r3, #1
 801180e:	bf14      	ite	ne
 8011810:	2301      	movne	r3, #1
 8011812:	2300      	moveq	r3, #0
 8011814:	b2db      	uxtb	r3, r3
 8011816:	e022      	b.n	801185e <HAL_TIM_PWM_Start+0x6a>
 8011818:	683b      	ldr	r3, [r7, #0]
 801181a:	2b04      	cmp	r3, #4
 801181c:	d109      	bne.n	8011832 <HAL_TIM_PWM_Start+0x3e>
 801181e:	687b      	ldr	r3, [r7, #4]
 8011820:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8011824:	b2db      	uxtb	r3, r3
 8011826:	2b01      	cmp	r3, #1
 8011828:	bf14      	ite	ne
 801182a:	2301      	movne	r3, #1
 801182c:	2300      	moveq	r3, #0
 801182e:	b2db      	uxtb	r3, r3
 8011830:	e015      	b.n	801185e <HAL_TIM_PWM_Start+0x6a>
 8011832:	683b      	ldr	r3, [r7, #0]
 8011834:	2b08      	cmp	r3, #8
 8011836:	d109      	bne.n	801184c <HAL_TIM_PWM_Start+0x58>
 8011838:	687b      	ldr	r3, [r7, #4]
 801183a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 801183e:	b2db      	uxtb	r3, r3
 8011840:	2b01      	cmp	r3, #1
 8011842:	bf14      	ite	ne
 8011844:	2301      	movne	r3, #1
 8011846:	2300      	moveq	r3, #0
 8011848:	b2db      	uxtb	r3, r3
 801184a:	e008      	b.n	801185e <HAL_TIM_PWM_Start+0x6a>
 801184c:	687b      	ldr	r3, [r7, #4]
 801184e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8011852:	b2db      	uxtb	r3, r3
 8011854:	2b01      	cmp	r3, #1
 8011856:	bf14      	ite	ne
 8011858:	2301      	movne	r3, #1
 801185a:	2300      	moveq	r3, #0
 801185c:	b2db      	uxtb	r3, r3
 801185e:	2b00      	cmp	r3, #0
 8011860:	d001      	beq.n	8011866 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8011862:	2301      	movs	r3, #1
 8011864:	e07c      	b.n	8011960 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8011866:	683b      	ldr	r3, [r7, #0]
 8011868:	2b00      	cmp	r3, #0
 801186a:	d104      	bne.n	8011876 <HAL_TIM_PWM_Start+0x82>
 801186c:	687b      	ldr	r3, [r7, #4]
 801186e:	2202      	movs	r2, #2
 8011870:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8011874:	e013      	b.n	801189e <HAL_TIM_PWM_Start+0xaa>
 8011876:	683b      	ldr	r3, [r7, #0]
 8011878:	2b04      	cmp	r3, #4
 801187a:	d104      	bne.n	8011886 <HAL_TIM_PWM_Start+0x92>
 801187c:	687b      	ldr	r3, [r7, #4]
 801187e:	2202      	movs	r2, #2
 8011880:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8011884:	e00b      	b.n	801189e <HAL_TIM_PWM_Start+0xaa>
 8011886:	683b      	ldr	r3, [r7, #0]
 8011888:	2b08      	cmp	r3, #8
 801188a:	d104      	bne.n	8011896 <HAL_TIM_PWM_Start+0xa2>
 801188c:	687b      	ldr	r3, [r7, #4]
 801188e:	2202      	movs	r2, #2
 8011890:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8011894:	e003      	b.n	801189e <HAL_TIM_PWM_Start+0xaa>
 8011896:	687b      	ldr	r3, [r7, #4]
 8011898:	2202      	movs	r2, #2
 801189a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 801189e:	687b      	ldr	r3, [r7, #4]
 80118a0:	681b      	ldr	r3, [r3, #0]
 80118a2:	2201      	movs	r2, #1
 80118a4:	6839      	ldr	r1, [r7, #0]
 80118a6:	4618      	mov	r0, r3
 80118a8:	f004 fce8 	bl	801627c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80118ac:	687b      	ldr	r3, [r7, #4]
 80118ae:	681b      	ldr	r3, [r3, #0]
 80118b0:	4a2d      	ldr	r2, [pc, #180]	@ (8011968 <HAL_TIM_PWM_Start+0x174>)
 80118b2:	4293      	cmp	r3, r2
 80118b4:	d004      	beq.n	80118c0 <HAL_TIM_PWM_Start+0xcc>
 80118b6:	687b      	ldr	r3, [r7, #4]
 80118b8:	681b      	ldr	r3, [r3, #0]
 80118ba:	4a2c      	ldr	r2, [pc, #176]	@ (801196c <HAL_TIM_PWM_Start+0x178>)
 80118bc:	4293      	cmp	r3, r2
 80118be:	d101      	bne.n	80118c4 <HAL_TIM_PWM_Start+0xd0>
 80118c0:	2301      	movs	r3, #1
 80118c2:	e000      	b.n	80118c6 <HAL_TIM_PWM_Start+0xd2>
 80118c4:	2300      	movs	r3, #0
 80118c6:	2b00      	cmp	r3, #0
 80118c8:	d007      	beq.n	80118da <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80118ca:	687b      	ldr	r3, [r7, #4]
 80118cc:	681b      	ldr	r3, [r3, #0]
 80118ce:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80118d0:	687b      	ldr	r3, [r7, #4]
 80118d2:	681b      	ldr	r3, [r3, #0]
 80118d4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80118d8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80118da:	687b      	ldr	r3, [r7, #4]
 80118dc:	681b      	ldr	r3, [r3, #0]
 80118de:	4a22      	ldr	r2, [pc, #136]	@ (8011968 <HAL_TIM_PWM_Start+0x174>)
 80118e0:	4293      	cmp	r3, r2
 80118e2:	d022      	beq.n	801192a <HAL_TIM_PWM_Start+0x136>
 80118e4:	687b      	ldr	r3, [r7, #4]
 80118e6:	681b      	ldr	r3, [r3, #0]
 80118e8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80118ec:	d01d      	beq.n	801192a <HAL_TIM_PWM_Start+0x136>
 80118ee:	687b      	ldr	r3, [r7, #4]
 80118f0:	681b      	ldr	r3, [r3, #0]
 80118f2:	4a1f      	ldr	r2, [pc, #124]	@ (8011970 <HAL_TIM_PWM_Start+0x17c>)
 80118f4:	4293      	cmp	r3, r2
 80118f6:	d018      	beq.n	801192a <HAL_TIM_PWM_Start+0x136>
 80118f8:	687b      	ldr	r3, [r7, #4]
 80118fa:	681b      	ldr	r3, [r3, #0]
 80118fc:	4a1d      	ldr	r2, [pc, #116]	@ (8011974 <HAL_TIM_PWM_Start+0x180>)
 80118fe:	4293      	cmp	r3, r2
 8011900:	d013      	beq.n	801192a <HAL_TIM_PWM_Start+0x136>
 8011902:	687b      	ldr	r3, [r7, #4]
 8011904:	681b      	ldr	r3, [r3, #0]
 8011906:	4a1c      	ldr	r2, [pc, #112]	@ (8011978 <HAL_TIM_PWM_Start+0x184>)
 8011908:	4293      	cmp	r3, r2
 801190a:	d00e      	beq.n	801192a <HAL_TIM_PWM_Start+0x136>
 801190c:	687b      	ldr	r3, [r7, #4]
 801190e:	681b      	ldr	r3, [r3, #0]
 8011910:	4a16      	ldr	r2, [pc, #88]	@ (801196c <HAL_TIM_PWM_Start+0x178>)
 8011912:	4293      	cmp	r3, r2
 8011914:	d009      	beq.n	801192a <HAL_TIM_PWM_Start+0x136>
 8011916:	687b      	ldr	r3, [r7, #4]
 8011918:	681b      	ldr	r3, [r3, #0]
 801191a:	4a18      	ldr	r2, [pc, #96]	@ (801197c <HAL_TIM_PWM_Start+0x188>)
 801191c:	4293      	cmp	r3, r2
 801191e:	d004      	beq.n	801192a <HAL_TIM_PWM_Start+0x136>
 8011920:	687b      	ldr	r3, [r7, #4]
 8011922:	681b      	ldr	r3, [r3, #0]
 8011924:	4a16      	ldr	r2, [pc, #88]	@ (8011980 <HAL_TIM_PWM_Start+0x18c>)
 8011926:	4293      	cmp	r3, r2
 8011928:	d111      	bne.n	801194e <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 801192a:	687b      	ldr	r3, [r7, #4]
 801192c:	681b      	ldr	r3, [r3, #0]
 801192e:	689b      	ldr	r3, [r3, #8]
 8011930:	f003 0307 	and.w	r3, r3, #7
 8011934:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8011936:	68fb      	ldr	r3, [r7, #12]
 8011938:	2b06      	cmp	r3, #6
 801193a:	d010      	beq.n	801195e <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 801193c:	687b      	ldr	r3, [r7, #4]
 801193e:	681b      	ldr	r3, [r3, #0]
 8011940:	681a      	ldr	r2, [r3, #0]
 8011942:	687b      	ldr	r3, [r7, #4]
 8011944:	681b      	ldr	r3, [r3, #0]
 8011946:	f042 0201 	orr.w	r2, r2, #1
 801194a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801194c:	e007      	b.n	801195e <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 801194e:	687b      	ldr	r3, [r7, #4]
 8011950:	681b      	ldr	r3, [r3, #0]
 8011952:	681a      	ldr	r2, [r3, #0]
 8011954:	687b      	ldr	r3, [r7, #4]
 8011956:	681b      	ldr	r3, [r3, #0]
 8011958:	f042 0201 	orr.w	r2, r2, #1
 801195c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 801195e:	2300      	movs	r3, #0
}
 8011960:	4618      	mov	r0, r3
 8011962:	3710      	adds	r7, #16
 8011964:	46bd      	mov	sp, r7
 8011966:	bd80      	pop	{r7, pc}
 8011968:	40010000 	.word	0x40010000
 801196c:	40010400 	.word	0x40010400
 8011970:	40000400 	.word	0x40000400
 8011974:	40000800 	.word	0x40000800
 8011978:	40000c00 	.word	0x40000c00
 801197c:	40014000 	.word	0x40014000
 8011980:	40001800 	.word	0x40001800

08011984 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8011984:	b580      	push	{r7, lr}
 8011986:	b082      	sub	sp, #8
 8011988:	af00      	add	r7, sp, #0
 801198a:	6078      	str	r0, [r7, #4]
 801198c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 801198e:	687b      	ldr	r3, [r7, #4]
 8011990:	681b      	ldr	r3, [r3, #0]
 8011992:	2200      	movs	r2, #0
 8011994:	6839      	ldr	r1, [r7, #0]
 8011996:	4618      	mov	r0, r3
 8011998:	f004 fc70 	bl	801627c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 801199c:	687b      	ldr	r3, [r7, #4]
 801199e:	681b      	ldr	r3, [r3, #0]
 80119a0:	4a2e      	ldr	r2, [pc, #184]	@ (8011a5c <HAL_TIM_PWM_Stop+0xd8>)
 80119a2:	4293      	cmp	r3, r2
 80119a4:	d004      	beq.n	80119b0 <HAL_TIM_PWM_Stop+0x2c>
 80119a6:	687b      	ldr	r3, [r7, #4]
 80119a8:	681b      	ldr	r3, [r3, #0]
 80119aa:	4a2d      	ldr	r2, [pc, #180]	@ (8011a60 <HAL_TIM_PWM_Stop+0xdc>)
 80119ac:	4293      	cmp	r3, r2
 80119ae:	d101      	bne.n	80119b4 <HAL_TIM_PWM_Stop+0x30>
 80119b0:	2301      	movs	r3, #1
 80119b2:	e000      	b.n	80119b6 <HAL_TIM_PWM_Stop+0x32>
 80119b4:	2300      	movs	r3, #0
 80119b6:	2b00      	cmp	r3, #0
 80119b8:	d017      	beq.n	80119ea <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80119ba:	687b      	ldr	r3, [r7, #4]
 80119bc:	681b      	ldr	r3, [r3, #0]
 80119be:	6a1a      	ldr	r2, [r3, #32]
 80119c0:	f241 1311 	movw	r3, #4369	@ 0x1111
 80119c4:	4013      	ands	r3, r2
 80119c6:	2b00      	cmp	r3, #0
 80119c8:	d10f      	bne.n	80119ea <HAL_TIM_PWM_Stop+0x66>
 80119ca:	687b      	ldr	r3, [r7, #4]
 80119cc:	681b      	ldr	r3, [r3, #0]
 80119ce:	6a1a      	ldr	r2, [r3, #32]
 80119d0:	f240 4344 	movw	r3, #1092	@ 0x444
 80119d4:	4013      	ands	r3, r2
 80119d6:	2b00      	cmp	r3, #0
 80119d8:	d107      	bne.n	80119ea <HAL_TIM_PWM_Stop+0x66>
 80119da:	687b      	ldr	r3, [r7, #4]
 80119dc:	681b      	ldr	r3, [r3, #0]
 80119de:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80119e0:	687b      	ldr	r3, [r7, #4]
 80119e2:	681b      	ldr	r3, [r3, #0]
 80119e4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80119e8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80119ea:	687b      	ldr	r3, [r7, #4]
 80119ec:	681b      	ldr	r3, [r3, #0]
 80119ee:	6a1a      	ldr	r2, [r3, #32]
 80119f0:	f241 1311 	movw	r3, #4369	@ 0x1111
 80119f4:	4013      	ands	r3, r2
 80119f6:	2b00      	cmp	r3, #0
 80119f8:	d10f      	bne.n	8011a1a <HAL_TIM_PWM_Stop+0x96>
 80119fa:	687b      	ldr	r3, [r7, #4]
 80119fc:	681b      	ldr	r3, [r3, #0]
 80119fe:	6a1a      	ldr	r2, [r3, #32]
 8011a00:	f240 4344 	movw	r3, #1092	@ 0x444
 8011a04:	4013      	ands	r3, r2
 8011a06:	2b00      	cmp	r3, #0
 8011a08:	d107      	bne.n	8011a1a <HAL_TIM_PWM_Stop+0x96>
 8011a0a:	687b      	ldr	r3, [r7, #4]
 8011a0c:	681b      	ldr	r3, [r3, #0]
 8011a0e:	681a      	ldr	r2, [r3, #0]
 8011a10:	687b      	ldr	r3, [r7, #4]
 8011a12:	681b      	ldr	r3, [r3, #0]
 8011a14:	f022 0201 	bic.w	r2, r2, #1
 8011a18:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8011a1a:	683b      	ldr	r3, [r7, #0]
 8011a1c:	2b00      	cmp	r3, #0
 8011a1e:	d104      	bne.n	8011a2a <HAL_TIM_PWM_Stop+0xa6>
 8011a20:	687b      	ldr	r3, [r7, #4]
 8011a22:	2201      	movs	r2, #1
 8011a24:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8011a28:	e013      	b.n	8011a52 <HAL_TIM_PWM_Stop+0xce>
 8011a2a:	683b      	ldr	r3, [r7, #0]
 8011a2c:	2b04      	cmp	r3, #4
 8011a2e:	d104      	bne.n	8011a3a <HAL_TIM_PWM_Stop+0xb6>
 8011a30:	687b      	ldr	r3, [r7, #4]
 8011a32:	2201      	movs	r2, #1
 8011a34:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8011a38:	e00b      	b.n	8011a52 <HAL_TIM_PWM_Stop+0xce>
 8011a3a:	683b      	ldr	r3, [r7, #0]
 8011a3c:	2b08      	cmp	r3, #8
 8011a3e:	d104      	bne.n	8011a4a <HAL_TIM_PWM_Stop+0xc6>
 8011a40:	687b      	ldr	r3, [r7, #4]
 8011a42:	2201      	movs	r2, #1
 8011a44:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8011a48:	e003      	b.n	8011a52 <HAL_TIM_PWM_Stop+0xce>
 8011a4a:	687b      	ldr	r3, [r7, #4]
 8011a4c:	2201      	movs	r2, #1
 8011a4e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Return function status */
  return HAL_OK;
 8011a52:	2300      	movs	r3, #0
}
 8011a54:	4618      	mov	r0, r3
 8011a56:	3708      	adds	r7, #8
 8011a58:	46bd      	mov	sp, r7
 8011a5a:	bd80      	pop	{r7, pc}
 8011a5c:	40010000 	.word	0x40010000
 8011a60:	40010400 	.word	0x40010400

08011a64 <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8011a64:	b580      	push	{r7, lr}
 8011a66:	b084      	sub	sp, #16
 8011a68:	af00      	add	r7, sp, #0
 8011a6a:	6078      	str	r0, [r7, #4]
 8011a6c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8011a6e:	2300      	movs	r3, #0
 8011a70:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8011a72:	683b      	ldr	r3, [r7, #0]
 8011a74:	2b00      	cmp	r3, #0
 8011a76:	d109      	bne.n	8011a8c <HAL_TIM_PWM_Start_IT+0x28>
 8011a78:	687b      	ldr	r3, [r7, #4]
 8011a7a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8011a7e:	b2db      	uxtb	r3, r3
 8011a80:	2b01      	cmp	r3, #1
 8011a82:	bf14      	ite	ne
 8011a84:	2301      	movne	r3, #1
 8011a86:	2300      	moveq	r3, #0
 8011a88:	b2db      	uxtb	r3, r3
 8011a8a:	e022      	b.n	8011ad2 <HAL_TIM_PWM_Start_IT+0x6e>
 8011a8c:	683b      	ldr	r3, [r7, #0]
 8011a8e:	2b04      	cmp	r3, #4
 8011a90:	d109      	bne.n	8011aa6 <HAL_TIM_PWM_Start_IT+0x42>
 8011a92:	687b      	ldr	r3, [r7, #4]
 8011a94:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8011a98:	b2db      	uxtb	r3, r3
 8011a9a:	2b01      	cmp	r3, #1
 8011a9c:	bf14      	ite	ne
 8011a9e:	2301      	movne	r3, #1
 8011aa0:	2300      	moveq	r3, #0
 8011aa2:	b2db      	uxtb	r3, r3
 8011aa4:	e015      	b.n	8011ad2 <HAL_TIM_PWM_Start_IT+0x6e>
 8011aa6:	683b      	ldr	r3, [r7, #0]
 8011aa8:	2b08      	cmp	r3, #8
 8011aaa:	d109      	bne.n	8011ac0 <HAL_TIM_PWM_Start_IT+0x5c>
 8011aac:	687b      	ldr	r3, [r7, #4]
 8011aae:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8011ab2:	b2db      	uxtb	r3, r3
 8011ab4:	2b01      	cmp	r3, #1
 8011ab6:	bf14      	ite	ne
 8011ab8:	2301      	movne	r3, #1
 8011aba:	2300      	moveq	r3, #0
 8011abc:	b2db      	uxtb	r3, r3
 8011abe:	e008      	b.n	8011ad2 <HAL_TIM_PWM_Start_IT+0x6e>
 8011ac0:	687b      	ldr	r3, [r7, #4]
 8011ac2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8011ac6:	b2db      	uxtb	r3, r3
 8011ac8:	2b01      	cmp	r3, #1
 8011aca:	bf14      	ite	ne
 8011acc:	2301      	movne	r3, #1
 8011ace:	2300      	moveq	r3, #0
 8011ad0:	b2db      	uxtb	r3, r3
 8011ad2:	2b00      	cmp	r3, #0
 8011ad4:	d001      	beq.n	8011ada <HAL_TIM_PWM_Start_IT+0x76>
  {
    return HAL_ERROR;
 8011ad6:	2301      	movs	r3, #1
 8011ad8:	e0c7      	b.n	8011c6a <HAL_TIM_PWM_Start_IT+0x206>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8011ada:	683b      	ldr	r3, [r7, #0]
 8011adc:	2b00      	cmp	r3, #0
 8011ade:	d104      	bne.n	8011aea <HAL_TIM_PWM_Start_IT+0x86>
 8011ae0:	687b      	ldr	r3, [r7, #4]
 8011ae2:	2202      	movs	r2, #2
 8011ae4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8011ae8:	e013      	b.n	8011b12 <HAL_TIM_PWM_Start_IT+0xae>
 8011aea:	683b      	ldr	r3, [r7, #0]
 8011aec:	2b04      	cmp	r3, #4
 8011aee:	d104      	bne.n	8011afa <HAL_TIM_PWM_Start_IT+0x96>
 8011af0:	687b      	ldr	r3, [r7, #4]
 8011af2:	2202      	movs	r2, #2
 8011af4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8011af8:	e00b      	b.n	8011b12 <HAL_TIM_PWM_Start_IT+0xae>
 8011afa:	683b      	ldr	r3, [r7, #0]
 8011afc:	2b08      	cmp	r3, #8
 8011afe:	d104      	bne.n	8011b0a <HAL_TIM_PWM_Start_IT+0xa6>
 8011b00:	687b      	ldr	r3, [r7, #4]
 8011b02:	2202      	movs	r2, #2
 8011b04:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8011b08:	e003      	b.n	8011b12 <HAL_TIM_PWM_Start_IT+0xae>
 8011b0a:	687b      	ldr	r3, [r7, #4]
 8011b0c:	2202      	movs	r2, #2
 8011b0e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  switch (Channel)
 8011b12:	683b      	ldr	r3, [r7, #0]
 8011b14:	2b0c      	cmp	r3, #12
 8011b16:	d841      	bhi.n	8011b9c <HAL_TIM_PWM_Start_IT+0x138>
 8011b18:	a201      	add	r2, pc, #4	@ (adr r2, 8011b20 <HAL_TIM_PWM_Start_IT+0xbc>)
 8011b1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011b1e:	bf00      	nop
 8011b20:	08011b55 	.word	0x08011b55
 8011b24:	08011b9d 	.word	0x08011b9d
 8011b28:	08011b9d 	.word	0x08011b9d
 8011b2c:	08011b9d 	.word	0x08011b9d
 8011b30:	08011b67 	.word	0x08011b67
 8011b34:	08011b9d 	.word	0x08011b9d
 8011b38:	08011b9d 	.word	0x08011b9d
 8011b3c:	08011b9d 	.word	0x08011b9d
 8011b40:	08011b79 	.word	0x08011b79
 8011b44:	08011b9d 	.word	0x08011b9d
 8011b48:	08011b9d 	.word	0x08011b9d
 8011b4c:	08011b9d 	.word	0x08011b9d
 8011b50:	08011b8b 	.word	0x08011b8b
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8011b54:	687b      	ldr	r3, [r7, #4]
 8011b56:	681b      	ldr	r3, [r3, #0]
 8011b58:	68da      	ldr	r2, [r3, #12]
 8011b5a:	687b      	ldr	r3, [r7, #4]
 8011b5c:	681b      	ldr	r3, [r3, #0]
 8011b5e:	f042 0202 	orr.w	r2, r2, #2
 8011b62:	60da      	str	r2, [r3, #12]
      break;
 8011b64:	e01d      	b.n	8011ba2 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8011b66:	687b      	ldr	r3, [r7, #4]
 8011b68:	681b      	ldr	r3, [r3, #0]
 8011b6a:	68da      	ldr	r2, [r3, #12]
 8011b6c:	687b      	ldr	r3, [r7, #4]
 8011b6e:	681b      	ldr	r3, [r3, #0]
 8011b70:	f042 0204 	orr.w	r2, r2, #4
 8011b74:	60da      	str	r2, [r3, #12]
      break;
 8011b76:	e014      	b.n	8011ba2 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8011b78:	687b      	ldr	r3, [r7, #4]
 8011b7a:	681b      	ldr	r3, [r3, #0]
 8011b7c:	68da      	ldr	r2, [r3, #12]
 8011b7e:	687b      	ldr	r3, [r7, #4]
 8011b80:	681b      	ldr	r3, [r3, #0]
 8011b82:	f042 0208 	orr.w	r2, r2, #8
 8011b86:	60da      	str	r2, [r3, #12]
      break;
 8011b88:	e00b      	b.n	8011ba2 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8011b8a:	687b      	ldr	r3, [r7, #4]
 8011b8c:	681b      	ldr	r3, [r3, #0]
 8011b8e:	68da      	ldr	r2, [r3, #12]
 8011b90:	687b      	ldr	r3, [r7, #4]
 8011b92:	681b      	ldr	r3, [r3, #0]
 8011b94:	f042 0210 	orr.w	r2, r2, #16
 8011b98:	60da      	str	r2, [r3, #12]
      break;
 8011b9a:	e002      	b.n	8011ba2 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    default:
      status = HAL_ERROR;
 8011b9c:	2301      	movs	r3, #1
 8011b9e:	73fb      	strb	r3, [r7, #15]
      break;
 8011ba0:	bf00      	nop
  }

  if (status == HAL_OK)
 8011ba2:	7bfb      	ldrb	r3, [r7, #15]
 8011ba4:	2b00      	cmp	r3, #0
 8011ba6:	d15f      	bne.n	8011c68 <HAL_TIM_PWM_Start_IT+0x204>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8011ba8:	687b      	ldr	r3, [r7, #4]
 8011baa:	681b      	ldr	r3, [r3, #0]
 8011bac:	2201      	movs	r2, #1
 8011bae:	6839      	ldr	r1, [r7, #0]
 8011bb0:	4618      	mov	r0, r3
 8011bb2:	f004 fb63 	bl	801627c <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8011bb6:	687b      	ldr	r3, [r7, #4]
 8011bb8:	681b      	ldr	r3, [r3, #0]
 8011bba:	4a2e      	ldr	r2, [pc, #184]	@ (8011c74 <HAL_TIM_PWM_Start_IT+0x210>)
 8011bbc:	4293      	cmp	r3, r2
 8011bbe:	d004      	beq.n	8011bca <HAL_TIM_PWM_Start_IT+0x166>
 8011bc0:	687b      	ldr	r3, [r7, #4]
 8011bc2:	681b      	ldr	r3, [r3, #0]
 8011bc4:	4a2c      	ldr	r2, [pc, #176]	@ (8011c78 <HAL_TIM_PWM_Start_IT+0x214>)
 8011bc6:	4293      	cmp	r3, r2
 8011bc8:	d101      	bne.n	8011bce <HAL_TIM_PWM_Start_IT+0x16a>
 8011bca:	2301      	movs	r3, #1
 8011bcc:	e000      	b.n	8011bd0 <HAL_TIM_PWM_Start_IT+0x16c>
 8011bce:	2300      	movs	r3, #0
 8011bd0:	2b00      	cmp	r3, #0
 8011bd2:	d007      	beq.n	8011be4 <HAL_TIM_PWM_Start_IT+0x180>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8011bd4:	687b      	ldr	r3, [r7, #4]
 8011bd6:	681b      	ldr	r3, [r3, #0]
 8011bd8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8011bda:	687b      	ldr	r3, [r7, #4]
 8011bdc:	681b      	ldr	r3, [r3, #0]
 8011bde:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8011be2:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8011be4:	687b      	ldr	r3, [r7, #4]
 8011be6:	681b      	ldr	r3, [r3, #0]
 8011be8:	4a22      	ldr	r2, [pc, #136]	@ (8011c74 <HAL_TIM_PWM_Start_IT+0x210>)
 8011bea:	4293      	cmp	r3, r2
 8011bec:	d022      	beq.n	8011c34 <HAL_TIM_PWM_Start_IT+0x1d0>
 8011bee:	687b      	ldr	r3, [r7, #4]
 8011bf0:	681b      	ldr	r3, [r3, #0]
 8011bf2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8011bf6:	d01d      	beq.n	8011c34 <HAL_TIM_PWM_Start_IT+0x1d0>
 8011bf8:	687b      	ldr	r3, [r7, #4]
 8011bfa:	681b      	ldr	r3, [r3, #0]
 8011bfc:	4a1f      	ldr	r2, [pc, #124]	@ (8011c7c <HAL_TIM_PWM_Start_IT+0x218>)
 8011bfe:	4293      	cmp	r3, r2
 8011c00:	d018      	beq.n	8011c34 <HAL_TIM_PWM_Start_IT+0x1d0>
 8011c02:	687b      	ldr	r3, [r7, #4]
 8011c04:	681b      	ldr	r3, [r3, #0]
 8011c06:	4a1e      	ldr	r2, [pc, #120]	@ (8011c80 <HAL_TIM_PWM_Start_IT+0x21c>)
 8011c08:	4293      	cmp	r3, r2
 8011c0a:	d013      	beq.n	8011c34 <HAL_TIM_PWM_Start_IT+0x1d0>
 8011c0c:	687b      	ldr	r3, [r7, #4]
 8011c0e:	681b      	ldr	r3, [r3, #0]
 8011c10:	4a1c      	ldr	r2, [pc, #112]	@ (8011c84 <HAL_TIM_PWM_Start_IT+0x220>)
 8011c12:	4293      	cmp	r3, r2
 8011c14:	d00e      	beq.n	8011c34 <HAL_TIM_PWM_Start_IT+0x1d0>
 8011c16:	687b      	ldr	r3, [r7, #4]
 8011c18:	681b      	ldr	r3, [r3, #0]
 8011c1a:	4a17      	ldr	r2, [pc, #92]	@ (8011c78 <HAL_TIM_PWM_Start_IT+0x214>)
 8011c1c:	4293      	cmp	r3, r2
 8011c1e:	d009      	beq.n	8011c34 <HAL_TIM_PWM_Start_IT+0x1d0>
 8011c20:	687b      	ldr	r3, [r7, #4]
 8011c22:	681b      	ldr	r3, [r3, #0]
 8011c24:	4a18      	ldr	r2, [pc, #96]	@ (8011c88 <HAL_TIM_PWM_Start_IT+0x224>)
 8011c26:	4293      	cmp	r3, r2
 8011c28:	d004      	beq.n	8011c34 <HAL_TIM_PWM_Start_IT+0x1d0>
 8011c2a:	687b      	ldr	r3, [r7, #4]
 8011c2c:	681b      	ldr	r3, [r3, #0]
 8011c2e:	4a17      	ldr	r2, [pc, #92]	@ (8011c8c <HAL_TIM_PWM_Start_IT+0x228>)
 8011c30:	4293      	cmp	r3, r2
 8011c32:	d111      	bne.n	8011c58 <HAL_TIM_PWM_Start_IT+0x1f4>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8011c34:	687b      	ldr	r3, [r7, #4]
 8011c36:	681b      	ldr	r3, [r3, #0]
 8011c38:	689b      	ldr	r3, [r3, #8]
 8011c3a:	f003 0307 	and.w	r3, r3, #7
 8011c3e:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8011c40:	68bb      	ldr	r3, [r7, #8]
 8011c42:	2b06      	cmp	r3, #6
 8011c44:	d010      	beq.n	8011c68 <HAL_TIM_PWM_Start_IT+0x204>
      {
        __HAL_TIM_ENABLE(htim);
 8011c46:	687b      	ldr	r3, [r7, #4]
 8011c48:	681b      	ldr	r3, [r3, #0]
 8011c4a:	681a      	ldr	r2, [r3, #0]
 8011c4c:	687b      	ldr	r3, [r7, #4]
 8011c4e:	681b      	ldr	r3, [r3, #0]
 8011c50:	f042 0201 	orr.w	r2, r2, #1
 8011c54:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8011c56:	e007      	b.n	8011c68 <HAL_TIM_PWM_Start_IT+0x204>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8011c58:	687b      	ldr	r3, [r7, #4]
 8011c5a:	681b      	ldr	r3, [r3, #0]
 8011c5c:	681a      	ldr	r2, [r3, #0]
 8011c5e:	687b      	ldr	r3, [r7, #4]
 8011c60:	681b      	ldr	r3, [r3, #0]
 8011c62:	f042 0201 	orr.w	r2, r2, #1
 8011c66:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8011c68:	7bfb      	ldrb	r3, [r7, #15]
}
 8011c6a:	4618      	mov	r0, r3
 8011c6c:	3710      	adds	r7, #16
 8011c6e:	46bd      	mov	sp, r7
 8011c70:	bd80      	pop	{r7, pc}
 8011c72:	bf00      	nop
 8011c74:	40010000 	.word	0x40010000
 8011c78:	40010400 	.word	0x40010400
 8011c7c:	40000400 	.word	0x40000400
 8011c80:	40000800 	.word	0x40000800
 8011c84:	40000c00 	.word	0x40000c00
 8011c88:	40014000 	.word	0x40014000
 8011c8c:	40001800 	.word	0x40001800

08011c90 <HAL_TIM_PWM_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8011c90:	b580      	push	{r7, lr}
 8011c92:	b084      	sub	sp, #16
 8011c94:	af00      	add	r7, sp, #0
 8011c96:	6078      	str	r0, [r7, #4]
 8011c98:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8011c9a:	2300      	movs	r3, #0
 8011c9c:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8011c9e:	683b      	ldr	r3, [r7, #0]
 8011ca0:	2b0c      	cmp	r3, #12
 8011ca2:	d841      	bhi.n	8011d28 <HAL_TIM_PWM_Stop_IT+0x98>
 8011ca4:	a201      	add	r2, pc, #4	@ (adr r2, 8011cac <HAL_TIM_PWM_Stop_IT+0x1c>)
 8011ca6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011caa:	bf00      	nop
 8011cac:	08011ce1 	.word	0x08011ce1
 8011cb0:	08011d29 	.word	0x08011d29
 8011cb4:	08011d29 	.word	0x08011d29
 8011cb8:	08011d29 	.word	0x08011d29
 8011cbc:	08011cf3 	.word	0x08011cf3
 8011cc0:	08011d29 	.word	0x08011d29
 8011cc4:	08011d29 	.word	0x08011d29
 8011cc8:	08011d29 	.word	0x08011d29
 8011ccc:	08011d05 	.word	0x08011d05
 8011cd0:	08011d29 	.word	0x08011d29
 8011cd4:	08011d29 	.word	0x08011d29
 8011cd8:	08011d29 	.word	0x08011d29
 8011cdc:	08011d17 	.word	0x08011d17
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8011ce0:	687b      	ldr	r3, [r7, #4]
 8011ce2:	681b      	ldr	r3, [r3, #0]
 8011ce4:	68da      	ldr	r2, [r3, #12]
 8011ce6:	687b      	ldr	r3, [r7, #4]
 8011ce8:	681b      	ldr	r3, [r3, #0]
 8011cea:	f022 0202 	bic.w	r2, r2, #2
 8011cee:	60da      	str	r2, [r3, #12]
      break;
 8011cf0:	e01d      	b.n	8011d2e <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8011cf2:	687b      	ldr	r3, [r7, #4]
 8011cf4:	681b      	ldr	r3, [r3, #0]
 8011cf6:	68da      	ldr	r2, [r3, #12]
 8011cf8:	687b      	ldr	r3, [r7, #4]
 8011cfa:	681b      	ldr	r3, [r3, #0]
 8011cfc:	f022 0204 	bic.w	r2, r2, #4
 8011d00:	60da      	str	r2, [r3, #12]
      break;
 8011d02:	e014      	b.n	8011d2e <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8011d04:	687b      	ldr	r3, [r7, #4]
 8011d06:	681b      	ldr	r3, [r3, #0]
 8011d08:	68da      	ldr	r2, [r3, #12]
 8011d0a:	687b      	ldr	r3, [r7, #4]
 8011d0c:	681b      	ldr	r3, [r3, #0]
 8011d0e:	f022 0208 	bic.w	r2, r2, #8
 8011d12:	60da      	str	r2, [r3, #12]
      break;
 8011d14:	e00b      	b.n	8011d2e <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8011d16:	687b      	ldr	r3, [r7, #4]
 8011d18:	681b      	ldr	r3, [r3, #0]
 8011d1a:	68da      	ldr	r2, [r3, #12]
 8011d1c:	687b      	ldr	r3, [r7, #4]
 8011d1e:	681b      	ldr	r3, [r3, #0]
 8011d20:	f022 0210 	bic.w	r2, r2, #16
 8011d24:	60da      	str	r2, [r3, #12]
      break;
 8011d26:	e002      	b.n	8011d2e <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 8011d28:	2301      	movs	r3, #1
 8011d2a:	73fb      	strb	r3, [r7, #15]
      break;
 8011d2c:	bf00      	nop
  }

  if (status == HAL_OK)
 8011d2e:	7bfb      	ldrb	r3, [r7, #15]
 8011d30:	2b00      	cmp	r3, #0
 8011d32:	d161      	bne.n	8011df8 <HAL_TIM_PWM_Stop_IT+0x168>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8011d34:	687b      	ldr	r3, [r7, #4]
 8011d36:	681b      	ldr	r3, [r3, #0]
 8011d38:	2200      	movs	r2, #0
 8011d3a:	6839      	ldr	r1, [r7, #0]
 8011d3c:	4618      	mov	r0, r3
 8011d3e:	f004 fa9d 	bl	801627c <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8011d42:	687b      	ldr	r3, [r7, #4]
 8011d44:	681b      	ldr	r3, [r3, #0]
 8011d46:	4a2f      	ldr	r2, [pc, #188]	@ (8011e04 <HAL_TIM_PWM_Stop_IT+0x174>)
 8011d48:	4293      	cmp	r3, r2
 8011d4a:	d004      	beq.n	8011d56 <HAL_TIM_PWM_Stop_IT+0xc6>
 8011d4c:	687b      	ldr	r3, [r7, #4]
 8011d4e:	681b      	ldr	r3, [r3, #0]
 8011d50:	4a2d      	ldr	r2, [pc, #180]	@ (8011e08 <HAL_TIM_PWM_Stop_IT+0x178>)
 8011d52:	4293      	cmp	r3, r2
 8011d54:	d101      	bne.n	8011d5a <HAL_TIM_PWM_Stop_IT+0xca>
 8011d56:	2301      	movs	r3, #1
 8011d58:	e000      	b.n	8011d5c <HAL_TIM_PWM_Stop_IT+0xcc>
 8011d5a:	2300      	movs	r3, #0
 8011d5c:	2b00      	cmp	r3, #0
 8011d5e:	d017      	beq.n	8011d90 <HAL_TIM_PWM_Stop_IT+0x100>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 8011d60:	687b      	ldr	r3, [r7, #4]
 8011d62:	681b      	ldr	r3, [r3, #0]
 8011d64:	6a1a      	ldr	r2, [r3, #32]
 8011d66:	f241 1311 	movw	r3, #4369	@ 0x1111
 8011d6a:	4013      	ands	r3, r2
 8011d6c:	2b00      	cmp	r3, #0
 8011d6e:	d10f      	bne.n	8011d90 <HAL_TIM_PWM_Stop_IT+0x100>
 8011d70:	687b      	ldr	r3, [r7, #4]
 8011d72:	681b      	ldr	r3, [r3, #0]
 8011d74:	6a1a      	ldr	r2, [r3, #32]
 8011d76:	f240 4344 	movw	r3, #1092	@ 0x444
 8011d7a:	4013      	ands	r3, r2
 8011d7c:	2b00      	cmp	r3, #0
 8011d7e:	d107      	bne.n	8011d90 <HAL_TIM_PWM_Stop_IT+0x100>
 8011d80:	687b      	ldr	r3, [r7, #4]
 8011d82:	681b      	ldr	r3, [r3, #0]
 8011d84:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8011d86:	687b      	ldr	r3, [r7, #4]
 8011d88:	681b      	ldr	r3, [r3, #0]
 8011d8a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8011d8e:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8011d90:	687b      	ldr	r3, [r7, #4]
 8011d92:	681b      	ldr	r3, [r3, #0]
 8011d94:	6a1a      	ldr	r2, [r3, #32]
 8011d96:	f241 1311 	movw	r3, #4369	@ 0x1111
 8011d9a:	4013      	ands	r3, r2
 8011d9c:	2b00      	cmp	r3, #0
 8011d9e:	d10f      	bne.n	8011dc0 <HAL_TIM_PWM_Stop_IT+0x130>
 8011da0:	687b      	ldr	r3, [r7, #4]
 8011da2:	681b      	ldr	r3, [r3, #0]
 8011da4:	6a1a      	ldr	r2, [r3, #32]
 8011da6:	f240 4344 	movw	r3, #1092	@ 0x444
 8011daa:	4013      	ands	r3, r2
 8011dac:	2b00      	cmp	r3, #0
 8011dae:	d107      	bne.n	8011dc0 <HAL_TIM_PWM_Stop_IT+0x130>
 8011db0:	687b      	ldr	r3, [r7, #4]
 8011db2:	681b      	ldr	r3, [r3, #0]
 8011db4:	681a      	ldr	r2, [r3, #0]
 8011db6:	687b      	ldr	r3, [r7, #4]
 8011db8:	681b      	ldr	r3, [r3, #0]
 8011dba:	f022 0201 	bic.w	r2, r2, #1
 8011dbe:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8011dc0:	683b      	ldr	r3, [r7, #0]
 8011dc2:	2b00      	cmp	r3, #0
 8011dc4:	d104      	bne.n	8011dd0 <HAL_TIM_PWM_Stop_IT+0x140>
 8011dc6:	687b      	ldr	r3, [r7, #4]
 8011dc8:	2201      	movs	r2, #1
 8011dca:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8011dce:	e013      	b.n	8011df8 <HAL_TIM_PWM_Stop_IT+0x168>
 8011dd0:	683b      	ldr	r3, [r7, #0]
 8011dd2:	2b04      	cmp	r3, #4
 8011dd4:	d104      	bne.n	8011de0 <HAL_TIM_PWM_Stop_IT+0x150>
 8011dd6:	687b      	ldr	r3, [r7, #4]
 8011dd8:	2201      	movs	r2, #1
 8011dda:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8011dde:	e00b      	b.n	8011df8 <HAL_TIM_PWM_Stop_IT+0x168>
 8011de0:	683b      	ldr	r3, [r7, #0]
 8011de2:	2b08      	cmp	r3, #8
 8011de4:	d104      	bne.n	8011df0 <HAL_TIM_PWM_Stop_IT+0x160>
 8011de6:	687b      	ldr	r3, [r7, #4]
 8011de8:	2201      	movs	r2, #1
 8011dea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8011dee:	e003      	b.n	8011df8 <HAL_TIM_PWM_Stop_IT+0x168>
 8011df0:	687b      	ldr	r3, [r7, #4]
 8011df2:	2201      	movs	r2, #1
 8011df4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Return function status */
  return status;
 8011df8:	7bfb      	ldrb	r3, [r7, #15]
}
 8011dfa:	4618      	mov	r0, r3
 8011dfc:	3710      	adds	r7, #16
 8011dfe:	46bd      	mov	sp, r7
 8011e00:	bd80      	pop	{r7, pc}
 8011e02:	bf00      	nop
 8011e04:	40010000 	.word	0x40010000
 8011e08:	40010400 	.word	0x40010400

08011e0c <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 8011e0c:	b580      	push	{r7, lr}
 8011e0e:	b086      	sub	sp, #24
 8011e10:	af00      	add	r7, sp, #0
 8011e12:	60f8      	str	r0, [r7, #12]
 8011e14:	60b9      	str	r1, [r7, #8]
 8011e16:	607a      	str	r2, [r7, #4]
 8011e18:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 8011e1a:	2300      	movs	r3, #0
 8011e1c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8011e1e:	68bb      	ldr	r3, [r7, #8]
 8011e20:	2b00      	cmp	r3, #0
 8011e22:	d109      	bne.n	8011e38 <HAL_TIM_PWM_Start_DMA+0x2c>
 8011e24:	68fb      	ldr	r3, [r7, #12]
 8011e26:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8011e2a:	b2db      	uxtb	r3, r3
 8011e2c:	2b02      	cmp	r3, #2
 8011e2e:	bf0c      	ite	eq
 8011e30:	2301      	moveq	r3, #1
 8011e32:	2300      	movne	r3, #0
 8011e34:	b2db      	uxtb	r3, r3
 8011e36:	e022      	b.n	8011e7e <HAL_TIM_PWM_Start_DMA+0x72>
 8011e38:	68bb      	ldr	r3, [r7, #8]
 8011e3a:	2b04      	cmp	r3, #4
 8011e3c:	d109      	bne.n	8011e52 <HAL_TIM_PWM_Start_DMA+0x46>
 8011e3e:	68fb      	ldr	r3, [r7, #12]
 8011e40:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8011e44:	b2db      	uxtb	r3, r3
 8011e46:	2b02      	cmp	r3, #2
 8011e48:	bf0c      	ite	eq
 8011e4a:	2301      	moveq	r3, #1
 8011e4c:	2300      	movne	r3, #0
 8011e4e:	b2db      	uxtb	r3, r3
 8011e50:	e015      	b.n	8011e7e <HAL_TIM_PWM_Start_DMA+0x72>
 8011e52:	68bb      	ldr	r3, [r7, #8]
 8011e54:	2b08      	cmp	r3, #8
 8011e56:	d109      	bne.n	8011e6c <HAL_TIM_PWM_Start_DMA+0x60>
 8011e58:	68fb      	ldr	r3, [r7, #12]
 8011e5a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8011e5e:	b2db      	uxtb	r3, r3
 8011e60:	2b02      	cmp	r3, #2
 8011e62:	bf0c      	ite	eq
 8011e64:	2301      	moveq	r3, #1
 8011e66:	2300      	movne	r3, #0
 8011e68:	b2db      	uxtb	r3, r3
 8011e6a:	e008      	b.n	8011e7e <HAL_TIM_PWM_Start_DMA+0x72>
 8011e6c:	68fb      	ldr	r3, [r7, #12]
 8011e6e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8011e72:	b2db      	uxtb	r3, r3
 8011e74:	2b02      	cmp	r3, #2
 8011e76:	bf0c      	ite	eq
 8011e78:	2301      	moveq	r3, #1
 8011e7a:	2300      	movne	r3, #0
 8011e7c:	b2db      	uxtb	r3, r3
 8011e7e:	2b00      	cmp	r3, #0
 8011e80:	d001      	beq.n	8011e86 <HAL_TIM_PWM_Start_DMA+0x7a>
  {
    return HAL_BUSY;
 8011e82:	2302      	movs	r3, #2
 8011e84:	e171      	b.n	801216a <HAL_TIM_PWM_Start_DMA+0x35e>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8011e86:	68bb      	ldr	r3, [r7, #8]
 8011e88:	2b00      	cmp	r3, #0
 8011e8a:	d109      	bne.n	8011ea0 <HAL_TIM_PWM_Start_DMA+0x94>
 8011e8c:	68fb      	ldr	r3, [r7, #12]
 8011e8e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8011e92:	b2db      	uxtb	r3, r3
 8011e94:	2b01      	cmp	r3, #1
 8011e96:	bf0c      	ite	eq
 8011e98:	2301      	moveq	r3, #1
 8011e9a:	2300      	movne	r3, #0
 8011e9c:	b2db      	uxtb	r3, r3
 8011e9e:	e022      	b.n	8011ee6 <HAL_TIM_PWM_Start_DMA+0xda>
 8011ea0:	68bb      	ldr	r3, [r7, #8]
 8011ea2:	2b04      	cmp	r3, #4
 8011ea4:	d109      	bne.n	8011eba <HAL_TIM_PWM_Start_DMA+0xae>
 8011ea6:	68fb      	ldr	r3, [r7, #12]
 8011ea8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8011eac:	b2db      	uxtb	r3, r3
 8011eae:	2b01      	cmp	r3, #1
 8011eb0:	bf0c      	ite	eq
 8011eb2:	2301      	moveq	r3, #1
 8011eb4:	2300      	movne	r3, #0
 8011eb6:	b2db      	uxtb	r3, r3
 8011eb8:	e015      	b.n	8011ee6 <HAL_TIM_PWM_Start_DMA+0xda>
 8011eba:	68bb      	ldr	r3, [r7, #8]
 8011ebc:	2b08      	cmp	r3, #8
 8011ebe:	d109      	bne.n	8011ed4 <HAL_TIM_PWM_Start_DMA+0xc8>
 8011ec0:	68fb      	ldr	r3, [r7, #12]
 8011ec2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8011ec6:	b2db      	uxtb	r3, r3
 8011ec8:	2b01      	cmp	r3, #1
 8011eca:	bf0c      	ite	eq
 8011ecc:	2301      	moveq	r3, #1
 8011ece:	2300      	movne	r3, #0
 8011ed0:	b2db      	uxtb	r3, r3
 8011ed2:	e008      	b.n	8011ee6 <HAL_TIM_PWM_Start_DMA+0xda>
 8011ed4:	68fb      	ldr	r3, [r7, #12]
 8011ed6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8011eda:	b2db      	uxtb	r3, r3
 8011edc:	2b01      	cmp	r3, #1
 8011ede:	bf0c      	ite	eq
 8011ee0:	2301      	moveq	r3, #1
 8011ee2:	2300      	movne	r3, #0
 8011ee4:	b2db      	uxtb	r3, r3
 8011ee6:	2b00      	cmp	r3, #0
 8011ee8:	d024      	beq.n	8011f34 <HAL_TIM_PWM_Start_DMA+0x128>
  {
    if ((pData == NULL) || (Length == 0U))
 8011eea:	687b      	ldr	r3, [r7, #4]
 8011eec:	2b00      	cmp	r3, #0
 8011eee:	d002      	beq.n	8011ef6 <HAL_TIM_PWM_Start_DMA+0xea>
 8011ef0:	887b      	ldrh	r3, [r7, #2]
 8011ef2:	2b00      	cmp	r3, #0
 8011ef4:	d101      	bne.n	8011efa <HAL_TIM_PWM_Start_DMA+0xee>
    {
      return HAL_ERROR;
 8011ef6:	2301      	movs	r3, #1
 8011ef8:	e137      	b.n	801216a <HAL_TIM_PWM_Start_DMA+0x35e>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8011efa:	68bb      	ldr	r3, [r7, #8]
 8011efc:	2b00      	cmp	r3, #0
 8011efe:	d104      	bne.n	8011f0a <HAL_TIM_PWM_Start_DMA+0xfe>
 8011f00:	68fb      	ldr	r3, [r7, #12]
 8011f02:	2202      	movs	r2, #2
 8011f04:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8011f08:	e016      	b.n	8011f38 <HAL_TIM_PWM_Start_DMA+0x12c>
 8011f0a:	68bb      	ldr	r3, [r7, #8]
 8011f0c:	2b04      	cmp	r3, #4
 8011f0e:	d104      	bne.n	8011f1a <HAL_TIM_PWM_Start_DMA+0x10e>
 8011f10:	68fb      	ldr	r3, [r7, #12]
 8011f12:	2202      	movs	r2, #2
 8011f14:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8011f18:	e00e      	b.n	8011f38 <HAL_TIM_PWM_Start_DMA+0x12c>
 8011f1a:	68bb      	ldr	r3, [r7, #8]
 8011f1c:	2b08      	cmp	r3, #8
 8011f1e:	d104      	bne.n	8011f2a <HAL_TIM_PWM_Start_DMA+0x11e>
 8011f20:	68fb      	ldr	r3, [r7, #12]
 8011f22:	2202      	movs	r2, #2
 8011f24:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8011f28:	e006      	b.n	8011f38 <HAL_TIM_PWM_Start_DMA+0x12c>
 8011f2a:	68fb      	ldr	r3, [r7, #12]
 8011f2c:	2202      	movs	r2, #2
 8011f2e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8011f32:	e001      	b.n	8011f38 <HAL_TIM_PWM_Start_DMA+0x12c>
    }
  }
  else
  {
    return HAL_ERROR;
 8011f34:	2301      	movs	r3, #1
 8011f36:	e118      	b.n	801216a <HAL_TIM_PWM_Start_DMA+0x35e>
  }

  switch (Channel)
 8011f38:	68bb      	ldr	r3, [r7, #8]
 8011f3a:	2b0c      	cmp	r3, #12
 8011f3c:	f200 80ae 	bhi.w	801209c <HAL_TIM_PWM_Start_DMA+0x290>
 8011f40:	a201      	add	r2, pc, #4	@ (adr r2, 8011f48 <HAL_TIM_PWM_Start_DMA+0x13c>)
 8011f42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011f46:	bf00      	nop
 8011f48:	08011f7d 	.word	0x08011f7d
 8011f4c:	0801209d 	.word	0x0801209d
 8011f50:	0801209d 	.word	0x0801209d
 8011f54:	0801209d 	.word	0x0801209d
 8011f58:	08011fc5 	.word	0x08011fc5
 8011f5c:	0801209d 	.word	0x0801209d
 8011f60:	0801209d 	.word	0x0801209d
 8011f64:	0801209d 	.word	0x0801209d
 8011f68:	0801200d 	.word	0x0801200d
 8011f6c:	0801209d 	.word	0x0801209d
 8011f70:	0801209d 	.word	0x0801209d
 8011f74:	0801209d 	.word	0x0801209d
 8011f78:	08012055 	.word	0x08012055
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8011f7c:	68fb      	ldr	r3, [r7, #12]
 8011f7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011f80:	4a7c      	ldr	r2, [pc, #496]	@ (8012174 <HAL_TIM_PWM_Start_DMA+0x368>)
 8011f82:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8011f84:	68fb      	ldr	r3, [r7, #12]
 8011f86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011f88:	4a7b      	ldr	r2, [pc, #492]	@ (8012178 <HAL_TIM_PWM_Start_DMA+0x36c>)
 8011f8a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8011f8c:	68fb      	ldr	r3, [r7, #12]
 8011f8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011f90:	4a7a      	ldr	r2, [pc, #488]	@ (801217c <HAL_TIM_PWM_Start_DMA+0x370>)
 8011f92:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8011f94:	68fb      	ldr	r3, [r7, #12]
 8011f96:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8011f98:	6879      	ldr	r1, [r7, #4]
 8011f9a:	68fb      	ldr	r3, [r7, #12]
 8011f9c:	681b      	ldr	r3, [r3, #0]
 8011f9e:	3334      	adds	r3, #52	@ 0x34
 8011fa0:	461a      	mov	r2, r3
 8011fa2:	887b      	ldrh	r3, [r7, #2]
 8011fa4:	f7f1 f831 	bl	800300a <HAL_DMA_Start_IT>
 8011fa8:	4603      	mov	r3, r0
 8011faa:	2b00      	cmp	r3, #0
 8011fac:	d001      	beq.n	8011fb2 <HAL_TIM_PWM_Start_DMA+0x1a6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8011fae:	2301      	movs	r3, #1
 8011fb0:	e0db      	b.n	801216a <HAL_TIM_PWM_Start_DMA+0x35e>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8011fb2:	68fb      	ldr	r3, [r7, #12]
 8011fb4:	681b      	ldr	r3, [r3, #0]
 8011fb6:	68da      	ldr	r2, [r3, #12]
 8011fb8:	68fb      	ldr	r3, [r7, #12]
 8011fba:	681b      	ldr	r3, [r3, #0]
 8011fbc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8011fc0:	60da      	str	r2, [r3, #12]
      break;
 8011fc2:	e06e      	b.n	80120a2 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8011fc4:	68fb      	ldr	r3, [r7, #12]
 8011fc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011fc8:	4a6a      	ldr	r2, [pc, #424]	@ (8012174 <HAL_TIM_PWM_Start_DMA+0x368>)
 8011fca:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8011fcc:	68fb      	ldr	r3, [r7, #12]
 8011fce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011fd0:	4a69      	ldr	r2, [pc, #420]	@ (8012178 <HAL_TIM_PWM_Start_DMA+0x36c>)
 8011fd2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8011fd4:	68fb      	ldr	r3, [r7, #12]
 8011fd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011fd8:	4a68      	ldr	r2, [pc, #416]	@ (801217c <HAL_TIM_PWM_Start_DMA+0x370>)
 8011fda:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8011fdc:	68fb      	ldr	r3, [r7, #12]
 8011fde:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8011fe0:	6879      	ldr	r1, [r7, #4]
 8011fe2:	68fb      	ldr	r3, [r7, #12]
 8011fe4:	681b      	ldr	r3, [r3, #0]
 8011fe6:	3338      	adds	r3, #56	@ 0x38
 8011fe8:	461a      	mov	r2, r3
 8011fea:	887b      	ldrh	r3, [r7, #2]
 8011fec:	f7f1 f80d 	bl	800300a <HAL_DMA_Start_IT>
 8011ff0:	4603      	mov	r3, r0
 8011ff2:	2b00      	cmp	r3, #0
 8011ff4:	d001      	beq.n	8011ffa <HAL_TIM_PWM_Start_DMA+0x1ee>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8011ff6:	2301      	movs	r3, #1
 8011ff8:	e0b7      	b.n	801216a <HAL_TIM_PWM_Start_DMA+0x35e>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8011ffa:	68fb      	ldr	r3, [r7, #12]
 8011ffc:	681b      	ldr	r3, [r3, #0]
 8011ffe:	68da      	ldr	r2, [r3, #12]
 8012000:	68fb      	ldr	r3, [r7, #12]
 8012002:	681b      	ldr	r3, [r3, #0]
 8012004:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8012008:	60da      	str	r2, [r3, #12]
      break;
 801200a:	e04a      	b.n	80120a2 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 801200c:	68fb      	ldr	r3, [r7, #12]
 801200e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012010:	4a58      	ldr	r2, [pc, #352]	@ (8012174 <HAL_TIM_PWM_Start_DMA+0x368>)
 8012012:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8012014:	68fb      	ldr	r3, [r7, #12]
 8012016:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012018:	4a57      	ldr	r2, [pc, #348]	@ (8012178 <HAL_TIM_PWM_Start_DMA+0x36c>)
 801201a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 801201c:	68fb      	ldr	r3, [r7, #12]
 801201e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012020:	4a56      	ldr	r2, [pc, #344]	@ (801217c <HAL_TIM_PWM_Start_DMA+0x370>)
 8012022:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8012024:	68fb      	ldr	r3, [r7, #12]
 8012026:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8012028:	6879      	ldr	r1, [r7, #4]
 801202a:	68fb      	ldr	r3, [r7, #12]
 801202c:	681b      	ldr	r3, [r3, #0]
 801202e:	333c      	adds	r3, #60	@ 0x3c
 8012030:	461a      	mov	r2, r3
 8012032:	887b      	ldrh	r3, [r7, #2]
 8012034:	f7f0 ffe9 	bl	800300a <HAL_DMA_Start_IT>
 8012038:	4603      	mov	r3, r0
 801203a:	2b00      	cmp	r3, #0
 801203c:	d001      	beq.n	8012042 <HAL_TIM_PWM_Start_DMA+0x236>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 801203e:	2301      	movs	r3, #1
 8012040:	e093      	b.n	801216a <HAL_TIM_PWM_Start_DMA+0x35e>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8012042:	68fb      	ldr	r3, [r7, #12]
 8012044:	681b      	ldr	r3, [r3, #0]
 8012046:	68da      	ldr	r2, [r3, #12]
 8012048:	68fb      	ldr	r3, [r7, #12]
 801204a:	681b      	ldr	r3, [r3, #0]
 801204c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8012050:	60da      	str	r2, [r3, #12]
      break;
 8012052:	e026      	b.n	80120a2 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8012054:	68fb      	ldr	r3, [r7, #12]
 8012056:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012058:	4a46      	ldr	r2, [pc, #280]	@ (8012174 <HAL_TIM_PWM_Start_DMA+0x368>)
 801205a:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 801205c:	68fb      	ldr	r3, [r7, #12]
 801205e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012060:	4a45      	ldr	r2, [pc, #276]	@ (8012178 <HAL_TIM_PWM_Start_DMA+0x36c>)
 8012062:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8012064:	68fb      	ldr	r3, [r7, #12]
 8012066:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012068:	4a44      	ldr	r2, [pc, #272]	@ (801217c <HAL_TIM_PWM_Start_DMA+0x370>)
 801206a:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 801206c:	68fb      	ldr	r3, [r7, #12]
 801206e:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8012070:	6879      	ldr	r1, [r7, #4]
 8012072:	68fb      	ldr	r3, [r7, #12]
 8012074:	681b      	ldr	r3, [r3, #0]
 8012076:	3340      	adds	r3, #64	@ 0x40
 8012078:	461a      	mov	r2, r3
 801207a:	887b      	ldrh	r3, [r7, #2]
 801207c:	f7f0 ffc5 	bl	800300a <HAL_DMA_Start_IT>
 8012080:	4603      	mov	r3, r0
 8012082:	2b00      	cmp	r3, #0
 8012084:	d001      	beq.n	801208a <HAL_TIM_PWM_Start_DMA+0x27e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8012086:	2301      	movs	r3, #1
 8012088:	e06f      	b.n	801216a <HAL_TIM_PWM_Start_DMA+0x35e>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 801208a:	68fb      	ldr	r3, [r7, #12]
 801208c:	681b      	ldr	r3, [r3, #0]
 801208e:	68da      	ldr	r2, [r3, #12]
 8012090:	68fb      	ldr	r3, [r7, #12]
 8012092:	681b      	ldr	r3, [r3, #0]
 8012094:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8012098:	60da      	str	r2, [r3, #12]
      break;
 801209a:	e002      	b.n	80120a2 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    default:
      status = HAL_ERROR;
 801209c:	2301      	movs	r3, #1
 801209e:	75fb      	strb	r3, [r7, #23]
      break;
 80120a0:	bf00      	nop
  }

  if (status == HAL_OK)
 80120a2:	7dfb      	ldrb	r3, [r7, #23]
 80120a4:	2b00      	cmp	r3, #0
 80120a6:	d15f      	bne.n	8012168 <HAL_TIM_PWM_Start_DMA+0x35c>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80120a8:	68fb      	ldr	r3, [r7, #12]
 80120aa:	681b      	ldr	r3, [r3, #0]
 80120ac:	2201      	movs	r2, #1
 80120ae:	68b9      	ldr	r1, [r7, #8]
 80120b0:	4618      	mov	r0, r3
 80120b2:	f004 f8e3 	bl	801627c <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80120b6:	68fb      	ldr	r3, [r7, #12]
 80120b8:	681b      	ldr	r3, [r3, #0]
 80120ba:	4a31      	ldr	r2, [pc, #196]	@ (8012180 <HAL_TIM_PWM_Start_DMA+0x374>)
 80120bc:	4293      	cmp	r3, r2
 80120be:	d004      	beq.n	80120ca <HAL_TIM_PWM_Start_DMA+0x2be>
 80120c0:	68fb      	ldr	r3, [r7, #12]
 80120c2:	681b      	ldr	r3, [r3, #0]
 80120c4:	4a2f      	ldr	r2, [pc, #188]	@ (8012184 <HAL_TIM_PWM_Start_DMA+0x378>)
 80120c6:	4293      	cmp	r3, r2
 80120c8:	d101      	bne.n	80120ce <HAL_TIM_PWM_Start_DMA+0x2c2>
 80120ca:	2301      	movs	r3, #1
 80120cc:	e000      	b.n	80120d0 <HAL_TIM_PWM_Start_DMA+0x2c4>
 80120ce:	2300      	movs	r3, #0
 80120d0:	2b00      	cmp	r3, #0
 80120d2:	d007      	beq.n	80120e4 <HAL_TIM_PWM_Start_DMA+0x2d8>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 80120d4:	68fb      	ldr	r3, [r7, #12]
 80120d6:	681b      	ldr	r3, [r3, #0]
 80120d8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80120da:	68fb      	ldr	r3, [r7, #12]
 80120dc:	681b      	ldr	r3, [r3, #0]
 80120de:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80120e2:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80120e4:	68fb      	ldr	r3, [r7, #12]
 80120e6:	681b      	ldr	r3, [r3, #0]
 80120e8:	4a25      	ldr	r2, [pc, #148]	@ (8012180 <HAL_TIM_PWM_Start_DMA+0x374>)
 80120ea:	4293      	cmp	r3, r2
 80120ec:	d022      	beq.n	8012134 <HAL_TIM_PWM_Start_DMA+0x328>
 80120ee:	68fb      	ldr	r3, [r7, #12]
 80120f0:	681b      	ldr	r3, [r3, #0]
 80120f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80120f6:	d01d      	beq.n	8012134 <HAL_TIM_PWM_Start_DMA+0x328>
 80120f8:	68fb      	ldr	r3, [r7, #12]
 80120fa:	681b      	ldr	r3, [r3, #0]
 80120fc:	4a22      	ldr	r2, [pc, #136]	@ (8012188 <HAL_TIM_PWM_Start_DMA+0x37c>)
 80120fe:	4293      	cmp	r3, r2
 8012100:	d018      	beq.n	8012134 <HAL_TIM_PWM_Start_DMA+0x328>
 8012102:	68fb      	ldr	r3, [r7, #12]
 8012104:	681b      	ldr	r3, [r3, #0]
 8012106:	4a21      	ldr	r2, [pc, #132]	@ (801218c <HAL_TIM_PWM_Start_DMA+0x380>)
 8012108:	4293      	cmp	r3, r2
 801210a:	d013      	beq.n	8012134 <HAL_TIM_PWM_Start_DMA+0x328>
 801210c:	68fb      	ldr	r3, [r7, #12]
 801210e:	681b      	ldr	r3, [r3, #0]
 8012110:	4a1f      	ldr	r2, [pc, #124]	@ (8012190 <HAL_TIM_PWM_Start_DMA+0x384>)
 8012112:	4293      	cmp	r3, r2
 8012114:	d00e      	beq.n	8012134 <HAL_TIM_PWM_Start_DMA+0x328>
 8012116:	68fb      	ldr	r3, [r7, #12]
 8012118:	681b      	ldr	r3, [r3, #0]
 801211a:	4a1a      	ldr	r2, [pc, #104]	@ (8012184 <HAL_TIM_PWM_Start_DMA+0x378>)
 801211c:	4293      	cmp	r3, r2
 801211e:	d009      	beq.n	8012134 <HAL_TIM_PWM_Start_DMA+0x328>
 8012120:	68fb      	ldr	r3, [r7, #12]
 8012122:	681b      	ldr	r3, [r3, #0]
 8012124:	4a1b      	ldr	r2, [pc, #108]	@ (8012194 <HAL_TIM_PWM_Start_DMA+0x388>)
 8012126:	4293      	cmp	r3, r2
 8012128:	d004      	beq.n	8012134 <HAL_TIM_PWM_Start_DMA+0x328>
 801212a:	68fb      	ldr	r3, [r7, #12]
 801212c:	681b      	ldr	r3, [r3, #0]
 801212e:	4a1a      	ldr	r2, [pc, #104]	@ (8012198 <HAL_TIM_PWM_Start_DMA+0x38c>)
 8012130:	4293      	cmp	r3, r2
 8012132:	d111      	bne.n	8012158 <HAL_TIM_PWM_Start_DMA+0x34c>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8012134:	68fb      	ldr	r3, [r7, #12]
 8012136:	681b      	ldr	r3, [r3, #0]
 8012138:	689b      	ldr	r3, [r3, #8]
 801213a:	f003 0307 	and.w	r3, r3, #7
 801213e:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8012140:	693b      	ldr	r3, [r7, #16]
 8012142:	2b06      	cmp	r3, #6
 8012144:	d010      	beq.n	8012168 <HAL_TIM_PWM_Start_DMA+0x35c>
      {
        __HAL_TIM_ENABLE(htim);
 8012146:	68fb      	ldr	r3, [r7, #12]
 8012148:	681b      	ldr	r3, [r3, #0]
 801214a:	681a      	ldr	r2, [r3, #0]
 801214c:	68fb      	ldr	r3, [r7, #12]
 801214e:	681b      	ldr	r3, [r3, #0]
 8012150:	f042 0201 	orr.w	r2, r2, #1
 8012154:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8012156:	e007      	b.n	8012168 <HAL_TIM_PWM_Start_DMA+0x35c>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8012158:	68fb      	ldr	r3, [r7, #12]
 801215a:	681b      	ldr	r3, [r3, #0]
 801215c:	681a      	ldr	r2, [r3, #0]
 801215e:	68fb      	ldr	r3, [r7, #12]
 8012160:	681b      	ldr	r3, [r3, #0]
 8012162:	f042 0201 	orr.w	r2, r2, #1
 8012166:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8012168:	7dfb      	ldrb	r3, [r7, #23]
}
 801216a:	4618      	mov	r0, r3
 801216c:	3718      	adds	r7, #24
 801216e:	46bd      	mov	sp, r7
 8012170:	bd80      	pop	{r7, pc}
 8012172:	bf00      	nop
 8012174:	08015651 	.word	0x08015651
 8012178:	080156f9 	.word	0x080156f9
 801217c:	080155bf 	.word	0x080155bf
 8012180:	40010000 	.word	0x40010000
 8012184:	40010400 	.word	0x40010400
 8012188:	40000400 	.word	0x40000400
 801218c:	40000800 	.word	0x40000800
 8012190:	40000c00 	.word	0x40000c00
 8012194:	40014000 	.word	0x40014000
 8012198:	40001800 	.word	0x40001800

0801219c <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 801219c:	b580      	push	{r7, lr}
 801219e:	b084      	sub	sp, #16
 80121a0:	af00      	add	r7, sp, #0
 80121a2:	6078      	str	r0, [r7, #4]
 80121a4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80121a6:	2300      	movs	r3, #0
 80121a8:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 80121aa:	683b      	ldr	r3, [r7, #0]
 80121ac:	2b0c      	cmp	r3, #12
 80121ae:	d855      	bhi.n	801225c <HAL_TIM_PWM_Stop_DMA+0xc0>
 80121b0:	a201      	add	r2, pc, #4	@ (adr r2, 80121b8 <HAL_TIM_PWM_Stop_DMA+0x1c>)
 80121b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80121b6:	bf00      	nop
 80121b8:	080121ed 	.word	0x080121ed
 80121bc:	0801225d 	.word	0x0801225d
 80121c0:	0801225d 	.word	0x0801225d
 80121c4:	0801225d 	.word	0x0801225d
 80121c8:	08012209 	.word	0x08012209
 80121cc:	0801225d 	.word	0x0801225d
 80121d0:	0801225d 	.word	0x0801225d
 80121d4:	0801225d 	.word	0x0801225d
 80121d8:	08012225 	.word	0x08012225
 80121dc:	0801225d 	.word	0x0801225d
 80121e0:	0801225d 	.word	0x0801225d
 80121e4:	0801225d 	.word	0x0801225d
 80121e8:	08012241 	.word	0x08012241
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 80121ec:	687b      	ldr	r3, [r7, #4]
 80121ee:	681b      	ldr	r3, [r3, #0]
 80121f0:	68da      	ldr	r2, [r3, #12]
 80121f2:	687b      	ldr	r3, [r7, #4]
 80121f4:	681b      	ldr	r3, [r3, #0]
 80121f6:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80121fa:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 80121fc:	687b      	ldr	r3, [r7, #4]
 80121fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012200:	4618      	mov	r0, r3
 8012202:	f7f0 ffca 	bl	800319a <HAL_DMA_Abort_IT>
      break;
 8012206:	e02c      	b.n	8012262 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8012208:	687b      	ldr	r3, [r7, #4]
 801220a:	681b      	ldr	r3, [r3, #0]
 801220c:	68da      	ldr	r2, [r3, #12]
 801220e:	687b      	ldr	r3, [r7, #4]
 8012210:	681b      	ldr	r3, [r3, #0]
 8012212:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8012216:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8012218:	687b      	ldr	r3, [r7, #4]
 801221a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801221c:	4618      	mov	r0, r3
 801221e:	f7f0 ffbc 	bl	800319a <HAL_DMA_Abort_IT>
      break;
 8012222:	e01e      	b.n	8012262 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8012224:	687b      	ldr	r3, [r7, #4]
 8012226:	681b      	ldr	r3, [r3, #0]
 8012228:	68da      	ldr	r2, [r3, #12]
 801222a:	687b      	ldr	r3, [r7, #4]
 801222c:	681b      	ldr	r3, [r3, #0]
 801222e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8012232:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8012234:	687b      	ldr	r3, [r7, #4]
 8012236:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012238:	4618      	mov	r0, r3
 801223a:	f7f0 ffae 	bl	800319a <HAL_DMA_Abort_IT>
      break;
 801223e:	e010      	b.n	8012262 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8012240:	687b      	ldr	r3, [r7, #4]
 8012242:	681b      	ldr	r3, [r3, #0]
 8012244:	68da      	ldr	r2, [r3, #12]
 8012246:	687b      	ldr	r3, [r7, #4]
 8012248:	681b      	ldr	r3, [r3, #0]
 801224a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 801224e:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8012250:	687b      	ldr	r3, [r7, #4]
 8012252:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012254:	4618      	mov	r0, r3
 8012256:	f7f0 ffa0 	bl	800319a <HAL_DMA_Abort_IT>
      break;
 801225a:	e002      	b.n	8012262 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    default:
      status = HAL_ERROR;
 801225c:	2301      	movs	r3, #1
 801225e:	73fb      	strb	r3, [r7, #15]
      break;
 8012260:	bf00      	nop
  }

  if (status == HAL_OK)
 8012262:	7bfb      	ldrb	r3, [r7, #15]
 8012264:	2b00      	cmp	r3, #0
 8012266:	d161      	bne.n	801232c <HAL_TIM_PWM_Stop_DMA+0x190>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8012268:	687b      	ldr	r3, [r7, #4]
 801226a:	681b      	ldr	r3, [r3, #0]
 801226c:	2200      	movs	r2, #0
 801226e:	6839      	ldr	r1, [r7, #0]
 8012270:	4618      	mov	r0, r3
 8012272:	f004 f803 	bl	801627c <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8012276:	687b      	ldr	r3, [r7, #4]
 8012278:	681b      	ldr	r3, [r3, #0]
 801227a:	4a2f      	ldr	r2, [pc, #188]	@ (8012338 <HAL_TIM_PWM_Stop_DMA+0x19c>)
 801227c:	4293      	cmp	r3, r2
 801227e:	d004      	beq.n	801228a <HAL_TIM_PWM_Stop_DMA+0xee>
 8012280:	687b      	ldr	r3, [r7, #4]
 8012282:	681b      	ldr	r3, [r3, #0]
 8012284:	4a2d      	ldr	r2, [pc, #180]	@ (801233c <HAL_TIM_PWM_Stop_DMA+0x1a0>)
 8012286:	4293      	cmp	r3, r2
 8012288:	d101      	bne.n	801228e <HAL_TIM_PWM_Stop_DMA+0xf2>
 801228a:	2301      	movs	r3, #1
 801228c:	e000      	b.n	8012290 <HAL_TIM_PWM_Stop_DMA+0xf4>
 801228e:	2300      	movs	r3, #0
 8012290:	2b00      	cmp	r3, #0
 8012292:	d017      	beq.n	80122c4 <HAL_TIM_PWM_Stop_DMA+0x128>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 8012294:	687b      	ldr	r3, [r7, #4]
 8012296:	681b      	ldr	r3, [r3, #0]
 8012298:	6a1a      	ldr	r2, [r3, #32]
 801229a:	f241 1311 	movw	r3, #4369	@ 0x1111
 801229e:	4013      	ands	r3, r2
 80122a0:	2b00      	cmp	r3, #0
 80122a2:	d10f      	bne.n	80122c4 <HAL_TIM_PWM_Stop_DMA+0x128>
 80122a4:	687b      	ldr	r3, [r7, #4]
 80122a6:	681b      	ldr	r3, [r3, #0]
 80122a8:	6a1a      	ldr	r2, [r3, #32]
 80122aa:	f240 4344 	movw	r3, #1092	@ 0x444
 80122ae:	4013      	ands	r3, r2
 80122b0:	2b00      	cmp	r3, #0
 80122b2:	d107      	bne.n	80122c4 <HAL_TIM_PWM_Stop_DMA+0x128>
 80122b4:	687b      	ldr	r3, [r7, #4]
 80122b6:	681b      	ldr	r3, [r3, #0]
 80122b8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80122ba:	687b      	ldr	r3, [r7, #4]
 80122bc:	681b      	ldr	r3, [r3, #0]
 80122be:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80122c2:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 80122c4:	687b      	ldr	r3, [r7, #4]
 80122c6:	681b      	ldr	r3, [r3, #0]
 80122c8:	6a1a      	ldr	r2, [r3, #32]
 80122ca:	f241 1311 	movw	r3, #4369	@ 0x1111
 80122ce:	4013      	ands	r3, r2
 80122d0:	2b00      	cmp	r3, #0
 80122d2:	d10f      	bne.n	80122f4 <HAL_TIM_PWM_Stop_DMA+0x158>
 80122d4:	687b      	ldr	r3, [r7, #4]
 80122d6:	681b      	ldr	r3, [r3, #0]
 80122d8:	6a1a      	ldr	r2, [r3, #32]
 80122da:	f240 4344 	movw	r3, #1092	@ 0x444
 80122de:	4013      	ands	r3, r2
 80122e0:	2b00      	cmp	r3, #0
 80122e2:	d107      	bne.n	80122f4 <HAL_TIM_PWM_Stop_DMA+0x158>
 80122e4:	687b      	ldr	r3, [r7, #4]
 80122e6:	681b      	ldr	r3, [r3, #0]
 80122e8:	681a      	ldr	r2, [r3, #0]
 80122ea:	687b      	ldr	r3, [r7, #4]
 80122ec:	681b      	ldr	r3, [r3, #0]
 80122ee:	f022 0201 	bic.w	r2, r2, #1
 80122f2:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80122f4:	683b      	ldr	r3, [r7, #0]
 80122f6:	2b00      	cmp	r3, #0
 80122f8:	d104      	bne.n	8012304 <HAL_TIM_PWM_Stop_DMA+0x168>
 80122fa:	687b      	ldr	r3, [r7, #4]
 80122fc:	2201      	movs	r2, #1
 80122fe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8012302:	e013      	b.n	801232c <HAL_TIM_PWM_Stop_DMA+0x190>
 8012304:	683b      	ldr	r3, [r7, #0]
 8012306:	2b04      	cmp	r3, #4
 8012308:	d104      	bne.n	8012314 <HAL_TIM_PWM_Stop_DMA+0x178>
 801230a:	687b      	ldr	r3, [r7, #4]
 801230c:	2201      	movs	r2, #1
 801230e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8012312:	e00b      	b.n	801232c <HAL_TIM_PWM_Stop_DMA+0x190>
 8012314:	683b      	ldr	r3, [r7, #0]
 8012316:	2b08      	cmp	r3, #8
 8012318:	d104      	bne.n	8012324 <HAL_TIM_PWM_Stop_DMA+0x188>
 801231a:	687b      	ldr	r3, [r7, #4]
 801231c:	2201      	movs	r2, #1
 801231e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8012322:	e003      	b.n	801232c <HAL_TIM_PWM_Stop_DMA+0x190>
 8012324:	687b      	ldr	r3, [r7, #4]
 8012326:	2201      	movs	r2, #1
 8012328:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Return function status */
  return status;
 801232c:	7bfb      	ldrb	r3, [r7, #15]
}
 801232e:	4618      	mov	r0, r3
 8012330:	3710      	adds	r7, #16
 8012332:	46bd      	mov	sp, r7
 8012334:	bd80      	pop	{r7, pc}
 8012336:	bf00      	nop
 8012338:	40010000 	.word	0x40010000
 801233c:	40010400 	.word	0x40010400

08012340 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8012340:	b580      	push	{r7, lr}
 8012342:	b082      	sub	sp, #8
 8012344:	af00      	add	r7, sp, #0
 8012346:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8012348:	687b      	ldr	r3, [r7, #4]
 801234a:	2b00      	cmp	r3, #0
 801234c:	d101      	bne.n	8012352 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 801234e:	2301      	movs	r3, #1
 8012350:	e041      	b.n	80123d6 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8012352:	687b      	ldr	r3, [r7, #4]
 8012354:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8012358:	b2db      	uxtb	r3, r3
 801235a:	2b00      	cmp	r3, #0
 801235c:	d106      	bne.n	801236c <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 801235e:	687b      	ldr	r3, [r7, #4]
 8012360:	2200      	movs	r2, #0
 8012362:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8012366:	6878      	ldr	r0, [r7, #4]
 8012368:	f000 f88d 	bl	8012486 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 801236c:	687b      	ldr	r3, [r7, #4]
 801236e:	2202      	movs	r2, #2
 8012370:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8012374:	687b      	ldr	r3, [r7, #4]
 8012376:	681a      	ldr	r2, [r3, #0]
 8012378:	687b      	ldr	r3, [r7, #4]
 801237a:	3304      	adds	r3, #4
 801237c:	4619      	mov	r1, r3
 801237e:	4610      	mov	r0, r2
 8012380:	f003 fad0 	bl	8015924 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8012384:	687b      	ldr	r3, [r7, #4]
 8012386:	2201      	movs	r2, #1
 8012388:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 801238c:	687b      	ldr	r3, [r7, #4]
 801238e:	2201      	movs	r2, #1
 8012390:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8012394:	687b      	ldr	r3, [r7, #4]
 8012396:	2201      	movs	r2, #1
 8012398:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 801239c:	687b      	ldr	r3, [r7, #4]
 801239e:	2201      	movs	r2, #1
 80123a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80123a4:	687b      	ldr	r3, [r7, #4]
 80123a6:	2201      	movs	r2, #1
 80123a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80123ac:	687b      	ldr	r3, [r7, #4]
 80123ae:	2201      	movs	r2, #1
 80123b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80123b4:	687b      	ldr	r3, [r7, #4]
 80123b6:	2201      	movs	r2, #1
 80123b8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80123bc:	687b      	ldr	r3, [r7, #4]
 80123be:	2201      	movs	r2, #1
 80123c0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80123c4:	687b      	ldr	r3, [r7, #4]
 80123c6:	2201      	movs	r2, #1
 80123c8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80123cc:	687b      	ldr	r3, [r7, #4]
 80123ce:	2201      	movs	r2, #1
 80123d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80123d4:	2300      	movs	r3, #0
}
 80123d6:	4618      	mov	r0, r3
 80123d8:	3708      	adds	r7, #8
 80123da:	46bd      	mov	sp, r7
 80123dc:	bd80      	pop	{r7, pc}

080123de <HAL_TIM_IC_DeInit>:
  * @brief  DeInitializes the TIM peripheral
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_DeInit(TIM_HandleTypeDef *htim)
{
 80123de:	b580      	push	{r7, lr}
 80123e0:	b082      	sub	sp, #8
 80123e2:	af00      	add	r7, sp, #0
 80123e4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  htim->State = HAL_TIM_STATE_BUSY;
 80123e6:	687b      	ldr	r3, [r7, #4]
 80123e8:	2202      	movs	r2, #2
 80123ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the TIM Peripheral Clock */
  __HAL_TIM_DISABLE(htim);
 80123ee:	687b      	ldr	r3, [r7, #4]
 80123f0:	681b      	ldr	r3, [r3, #0]
 80123f2:	6a1a      	ldr	r2, [r3, #32]
 80123f4:	f241 1311 	movw	r3, #4369	@ 0x1111
 80123f8:	4013      	ands	r3, r2
 80123fa:	2b00      	cmp	r3, #0
 80123fc:	d10f      	bne.n	801241e <HAL_TIM_IC_DeInit+0x40>
 80123fe:	687b      	ldr	r3, [r7, #4]
 8012400:	681b      	ldr	r3, [r3, #0]
 8012402:	6a1a      	ldr	r2, [r3, #32]
 8012404:	f240 4344 	movw	r3, #1092	@ 0x444
 8012408:	4013      	ands	r3, r2
 801240a:	2b00      	cmp	r3, #0
 801240c:	d107      	bne.n	801241e <HAL_TIM_IC_DeInit+0x40>
 801240e:	687b      	ldr	r3, [r7, #4]
 8012410:	681b      	ldr	r3, [r3, #0]
 8012412:	681a      	ldr	r2, [r3, #0]
 8012414:	687b      	ldr	r3, [r7, #4]
 8012416:	681b      	ldr	r3, [r3, #0]
 8012418:	f022 0201 	bic.w	r2, r2, #1
 801241c:	601a      	str	r2, [r3, #0]
  }
  /* DeInit the low level hardware */
  htim->IC_MspDeInitCallback(htim);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC and DMA */
  HAL_TIM_IC_MspDeInit(htim);
 801241e:	6878      	ldr	r0, [r7, #4]
 8012420:	f000 f83b 	bl	801249a <HAL_TIM_IC_MspDeInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  /* Change the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_RESET;
 8012424:	687b      	ldr	r3, [r7, #4]
 8012426:	2200      	movs	r2, #0
 8012428:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Change the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
 801242c:	687b      	ldr	r3, [r7, #4]
 801242e:	2200      	movs	r2, #0
 8012430:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8012434:	687b      	ldr	r3, [r7, #4]
 8012436:	2200      	movs	r2, #0
 8012438:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 801243c:	687b      	ldr	r3, [r7, #4]
 801243e:	2200      	movs	r2, #0
 8012440:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8012444:	687b      	ldr	r3, [r7, #4]
 8012446:	2200      	movs	r2, #0
 8012448:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
 801244c:	687b      	ldr	r3, [r7, #4]
 801244e:	2200      	movs	r2, #0
 8012450:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8012454:	687b      	ldr	r3, [r7, #4]
 8012456:	2200      	movs	r2, #0
 8012458:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 801245c:	687b      	ldr	r3, [r7, #4]
 801245e:	2200      	movs	r2, #0
 8012460:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8012464:	687b      	ldr	r3, [r7, #4]
 8012466:	2200      	movs	r2, #0
 8012468:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Change TIM state */
  htim->State = HAL_TIM_STATE_RESET;
 801246c:	687b      	ldr	r3, [r7, #4]
 801246e:	2200      	movs	r2, #0
 8012470:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Release Lock */
  __HAL_UNLOCK(htim);
 8012474:	687b      	ldr	r3, [r7, #4]
 8012476:	2200      	movs	r2, #0
 8012478:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 801247c:	2300      	movs	r3, #0
}
 801247e:	4618      	mov	r0, r3
 8012480:	3708      	adds	r7, #8
 8012482:	46bd      	mov	sp, r7
 8012484:	bd80      	pop	{r7, pc}

08012486 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8012486:	b480      	push	{r7}
 8012488:	b083      	sub	sp, #12
 801248a:	af00      	add	r7, sp, #0
 801248c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 801248e:	bf00      	nop
 8012490:	370c      	adds	r7, #12
 8012492:	46bd      	mov	sp, r7
 8012494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012498:	4770      	bx	lr

0801249a <HAL_TIM_IC_MspDeInit>:
  * @brief  DeInitializes TIM Input Capture MSP.
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspDeInit(TIM_HandleTypeDef *htim)
{
 801249a:	b480      	push	{r7}
 801249c:	b083      	sub	sp, #12
 801249e:	af00      	add	r7, sp, #0
 80124a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspDeInit could be implemented in the user file
   */
}
 80124a2:	bf00      	nop
 80124a4:	370c      	adds	r7, #12
 80124a6:	46bd      	mov	sp, r7
 80124a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80124ac:	4770      	bx	lr
	...

080124b0 <HAL_TIM_IC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80124b0:	b580      	push	{r7, lr}
 80124b2:	b084      	sub	sp, #16
 80124b4:	af00      	add	r7, sp, #0
 80124b6:	6078      	str	r0, [r7, #4]
 80124b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80124ba:	683b      	ldr	r3, [r7, #0]
 80124bc:	2b00      	cmp	r3, #0
 80124be:	d104      	bne.n	80124ca <HAL_TIM_IC_Start+0x1a>
 80124c0:	687b      	ldr	r3, [r7, #4]
 80124c2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80124c6:	b2db      	uxtb	r3, r3
 80124c8:	e013      	b.n	80124f2 <HAL_TIM_IC_Start+0x42>
 80124ca:	683b      	ldr	r3, [r7, #0]
 80124cc:	2b04      	cmp	r3, #4
 80124ce:	d104      	bne.n	80124da <HAL_TIM_IC_Start+0x2a>
 80124d0:	687b      	ldr	r3, [r7, #4]
 80124d2:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80124d6:	b2db      	uxtb	r3, r3
 80124d8:	e00b      	b.n	80124f2 <HAL_TIM_IC_Start+0x42>
 80124da:	683b      	ldr	r3, [r7, #0]
 80124dc:	2b08      	cmp	r3, #8
 80124de:	d104      	bne.n	80124ea <HAL_TIM_IC_Start+0x3a>
 80124e0:	687b      	ldr	r3, [r7, #4]
 80124e2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80124e6:	b2db      	uxtb	r3, r3
 80124e8:	e003      	b.n	80124f2 <HAL_TIM_IC_Start+0x42>
 80124ea:	687b      	ldr	r3, [r7, #4]
 80124ec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80124f0:	b2db      	uxtb	r3, r3
 80124f2:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80124f4:	683b      	ldr	r3, [r7, #0]
 80124f6:	2b00      	cmp	r3, #0
 80124f8:	d104      	bne.n	8012504 <HAL_TIM_IC_Start+0x54>
 80124fa:	687b      	ldr	r3, [r7, #4]
 80124fc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8012500:	b2db      	uxtb	r3, r3
 8012502:	e013      	b.n	801252c <HAL_TIM_IC_Start+0x7c>
 8012504:	683b      	ldr	r3, [r7, #0]
 8012506:	2b04      	cmp	r3, #4
 8012508:	d104      	bne.n	8012514 <HAL_TIM_IC_Start+0x64>
 801250a:	687b      	ldr	r3, [r7, #4]
 801250c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8012510:	b2db      	uxtb	r3, r3
 8012512:	e00b      	b.n	801252c <HAL_TIM_IC_Start+0x7c>
 8012514:	683b      	ldr	r3, [r7, #0]
 8012516:	2b08      	cmp	r3, #8
 8012518:	d104      	bne.n	8012524 <HAL_TIM_IC_Start+0x74>
 801251a:	687b      	ldr	r3, [r7, #4]
 801251c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8012520:	b2db      	uxtb	r3, r3
 8012522:	e003      	b.n	801252c <HAL_TIM_IC_Start+0x7c>
 8012524:	687b      	ldr	r3, [r7, #4]
 8012526:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801252a:	b2db      	uxtb	r3, r3
 801252c:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 801252e:	7bfb      	ldrb	r3, [r7, #15]
 8012530:	2b01      	cmp	r3, #1
 8012532:	d102      	bne.n	801253a <HAL_TIM_IC_Start+0x8a>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8012534:	7bbb      	ldrb	r3, [r7, #14]
 8012536:	2b01      	cmp	r3, #1
 8012538:	d001      	beq.n	801253e <HAL_TIM_IC_Start+0x8e>
  {
    return HAL_ERROR;
 801253a:	2301      	movs	r3, #1
 801253c:	e081      	b.n	8012642 <HAL_TIM_IC_Start+0x192>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 801253e:	683b      	ldr	r3, [r7, #0]
 8012540:	2b00      	cmp	r3, #0
 8012542:	d104      	bne.n	801254e <HAL_TIM_IC_Start+0x9e>
 8012544:	687b      	ldr	r3, [r7, #4]
 8012546:	2202      	movs	r2, #2
 8012548:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 801254c:	e013      	b.n	8012576 <HAL_TIM_IC_Start+0xc6>
 801254e:	683b      	ldr	r3, [r7, #0]
 8012550:	2b04      	cmp	r3, #4
 8012552:	d104      	bne.n	801255e <HAL_TIM_IC_Start+0xae>
 8012554:	687b      	ldr	r3, [r7, #4]
 8012556:	2202      	movs	r2, #2
 8012558:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 801255c:	e00b      	b.n	8012576 <HAL_TIM_IC_Start+0xc6>
 801255e:	683b      	ldr	r3, [r7, #0]
 8012560:	2b08      	cmp	r3, #8
 8012562:	d104      	bne.n	801256e <HAL_TIM_IC_Start+0xbe>
 8012564:	687b      	ldr	r3, [r7, #4]
 8012566:	2202      	movs	r2, #2
 8012568:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 801256c:	e003      	b.n	8012576 <HAL_TIM_IC_Start+0xc6>
 801256e:	687b      	ldr	r3, [r7, #4]
 8012570:	2202      	movs	r2, #2
 8012572:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8012576:	683b      	ldr	r3, [r7, #0]
 8012578:	2b00      	cmp	r3, #0
 801257a:	d104      	bne.n	8012586 <HAL_TIM_IC_Start+0xd6>
 801257c:	687b      	ldr	r3, [r7, #4]
 801257e:	2202      	movs	r2, #2
 8012580:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8012584:	e013      	b.n	80125ae <HAL_TIM_IC_Start+0xfe>
 8012586:	683b      	ldr	r3, [r7, #0]
 8012588:	2b04      	cmp	r3, #4
 801258a:	d104      	bne.n	8012596 <HAL_TIM_IC_Start+0xe6>
 801258c:	687b      	ldr	r3, [r7, #4]
 801258e:	2202      	movs	r2, #2
 8012590:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8012594:	e00b      	b.n	80125ae <HAL_TIM_IC_Start+0xfe>
 8012596:	683b      	ldr	r3, [r7, #0]
 8012598:	2b08      	cmp	r3, #8
 801259a:	d104      	bne.n	80125a6 <HAL_TIM_IC_Start+0xf6>
 801259c:	687b      	ldr	r3, [r7, #4]
 801259e:	2202      	movs	r2, #2
 80125a0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80125a4:	e003      	b.n	80125ae <HAL_TIM_IC_Start+0xfe>
 80125a6:	687b      	ldr	r3, [r7, #4]
 80125a8:	2202      	movs	r2, #2
 80125aa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80125ae:	687b      	ldr	r3, [r7, #4]
 80125b0:	681b      	ldr	r3, [r3, #0]
 80125b2:	2201      	movs	r2, #1
 80125b4:	6839      	ldr	r1, [r7, #0]
 80125b6:	4618      	mov	r0, r3
 80125b8:	f003 fe60 	bl	801627c <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80125bc:	687b      	ldr	r3, [r7, #4]
 80125be:	681b      	ldr	r3, [r3, #0]
 80125c0:	4a22      	ldr	r2, [pc, #136]	@ (801264c <HAL_TIM_IC_Start+0x19c>)
 80125c2:	4293      	cmp	r3, r2
 80125c4:	d022      	beq.n	801260c <HAL_TIM_IC_Start+0x15c>
 80125c6:	687b      	ldr	r3, [r7, #4]
 80125c8:	681b      	ldr	r3, [r3, #0]
 80125ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80125ce:	d01d      	beq.n	801260c <HAL_TIM_IC_Start+0x15c>
 80125d0:	687b      	ldr	r3, [r7, #4]
 80125d2:	681b      	ldr	r3, [r3, #0]
 80125d4:	4a1e      	ldr	r2, [pc, #120]	@ (8012650 <HAL_TIM_IC_Start+0x1a0>)
 80125d6:	4293      	cmp	r3, r2
 80125d8:	d018      	beq.n	801260c <HAL_TIM_IC_Start+0x15c>
 80125da:	687b      	ldr	r3, [r7, #4]
 80125dc:	681b      	ldr	r3, [r3, #0]
 80125de:	4a1d      	ldr	r2, [pc, #116]	@ (8012654 <HAL_TIM_IC_Start+0x1a4>)
 80125e0:	4293      	cmp	r3, r2
 80125e2:	d013      	beq.n	801260c <HAL_TIM_IC_Start+0x15c>
 80125e4:	687b      	ldr	r3, [r7, #4]
 80125e6:	681b      	ldr	r3, [r3, #0]
 80125e8:	4a1b      	ldr	r2, [pc, #108]	@ (8012658 <HAL_TIM_IC_Start+0x1a8>)
 80125ea:	4293      	cmp	r3, r2
 80125ec:	d00e      	beq.n	801260c <HAL_TIM_IC_Start+0x15c>
 80125ee:	687b      	ldr	r3, [r7, #4]
 80125f0:	681b      	ldr	r3, [r3, #0]
 80125f2:	4a1a      	ldr	r2, [pc, #104]	@ (801265c <HAL_TIM_IC_Start+0x1ac>)
 80125f4:	4293      	cmp	r3, r2
 80125f6:	d009      	beq.n	801260c <HAL_TIM_IC_Start+0x15c>
 80125f8:	687b      	ldr	r3, [r7, #4]
 80125fa:	681b      	ldr	r3, [r3, #0]
 80125fc:	4a18      	ldr	r2, [pc, #96]	@ (8012660 <HAL_TIM_IC_Start+0x1b0>)
 80125fe:	4293      	cmp	r3, r2
 8012600:	d004      	beq.n	801260c <HAL_TIM_IC_Start+0x15c>
 8012602:	687b      	ldr	r3, [r7, #4]
 8012604:	681b      	ldr	r3, [r3, #0]
 8012606:	4a17      	ldr	r2, [pc, #92]	@ (8012664 <HAL_TIM_IC_Start+0x1b4>)
 8012608:	4293      	cmp	r3, r2
 801260a:	d111      	bne.n	8012630 <HAL_TIM_IC_Start+0x180>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 801260c:	687b      	ldr	r3, [r7, #4]
 801260e:	681b      	ldr	r3, [r3, #0]
 8012610:	689b      	ldr	r3, [r3, #8]
 8012612:	f003 0307 	and.w	r3, r3, #7
 8012616:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8012618:	68bb      	ldr	r3, [r7, #8]
 801261a:	2b06      	cmp	r3, #6
 801261c:	d010      	beq.n	8012640 <HAL_TIM_IC_Start+0x190>
    {
      __HAL_TIM_ENABLE(htim);
 801261e:	687b      	ldr	r3, [r7, #4]
 8012620:	681b      	ldr	r3, [r3, #0]
 8012622:	681a      	ldr	r2, [r3, #0]
 8012624:	687b      	ldr	r3, [r7, #4]
 8012626:	681b      	ldr	r3, [r3, #0]
 8012628:	f042 0201 	orr.w	r2, r2, #1
 801262c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801262e:	e007      	b.n	8012640 <HAL_TIM_IC_Start+0x190>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8012630:	687b      	ldr	r3, [r7, #4]
 8012632:	681b      	ldr	r3, [r3, #0]
 8012634:	681a      	ldr	r2, [r3, #0]
 8012636:	687b      	ldr	r3, [r7, #4]
 8012638:	681b      	ldr	r3, [r3, #0]
 801263a:	f042 0201 	orr.w	r2, r2, #1
 801263e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8012640:	2300      	movs	r3, #0
}
 8012642:	4618      	mov	r0, r3
 8012644:	3710      	adds	r7, #16
 8012646:	46bd      	mov	sp, r7
 8012648:	bd80      	pop	{r7, pc}
 801264a:	bf00      	nop
 801264c:	40010000 	.word	0x40010000
 8012650:	40000400 	.word	0x40000400
 8012654:	40000800 	.word	0x40000800
 8012658:	40000c00 	.word	0x40000c00
 801265c:	40010400 	.word	0x40010400
 8012660:	40014000 	.word	0x40014000
 8012664:	40001800 	.word	0x40001800

08012668 <HAL_TIM_IC_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8012668:	b580      	push	{r7, lr}
 801266a:	b082      	sub	sp, #8
 801266c:	af00      	add	r7, sp, #0
 801266e:	6078      	str	r0, [r7, #4]
 8012670:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8012672:	687b      	ldr	r3, [r7, #4]
 8012674:	681b      	ldr	r3, [r3, #0]
 8012676:	2200      	movs	r2, #0
 8012678:	6839      	ldr	r1, [r7, #0]
 801267a:	4618      	mov	r0, r3
 801267c:	f003 fdfe 	bl	801627c <TIM_CCxChannelCmd>

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8012680:	687b      	ldr	r3, [r7, #4]
 8012682:	681b      	ldr	r3, [r3, #0]
 8012684:	6a1a      	ldr	r2, [r3, #32]
 8012686:	f241 1311 	movw	r3, #4369	@ 0x1111
 801268a:	4013      	ands	r3, r2
 801268c:	2b00      	cmp	r3, #0
 801268e:	d10f      	bne.n	80126b0 <HAL_TIM_IC_Stop+0x48>
 8012690:	687b      	ldr	r3, [r7, #4]
 8012692:	681b      	ldr	r3, [r3, #0]
 8012694:	6a1a      	ldr	r2, [r3, #32]
 8012696:	f240 4344 	movw	r3, #1092	@ 0x444
 801269a:	4013      	ands	r3, r2
 801269c:	2b00      	cmp	r3, #0
 801269e:	d107      	bne.n	80126b0 <HAL_TIM_IC_Stop+0x48>
 80126a0:	687b      	ldr	r3, [r7, #4]
 80126a2:	681b      	ldr	r3, [r3, #0]
 80126a4:	681a      	ldr	r2, [r3, #0]
 80126a6:	687b      	ldr	r3, [r7, #4]
 80126a8:	681b      	ldr	r3, [r3, #0]
 80126aa:	f022 0201 	bic.w	r2, r2, #1
 80126ae:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80126b0:	683b      	ldr	r3, [r7, #0]
 80126b2:	2b00      	cmp	r3, #0
 80126b4:	d104      	bne.n	80126c0 <HAL_TIM_IC_Stop+0x58>
 80126b6:	687b      	ldr	r3, [r7, #4]
 80126b8:	2201      	movs	r2, #1
 80126ba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80126be:	e013      	b.n	80126e8 <HAL_TIM_IC_Stop+0x80>
 80126c0:	683b      	ldr	r3, [r7, #0]
 80126c2:	2b04      	cmp	r3, #4
 80126c4:	d104      	bne.n	80126d0 <HAL_TIM_IC_Stop+0x68>
 80126c6:	687b      	ldr	r3, [r7, #4]
 80126c8:	2201      	movs	r2, #1
 80126ca:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80126ce:	e00b      	b.n	80126e8 <HAL_TIM_IC_Stop+0x80>
 80126d0:	683b      	ldr	r3, [r7, #0]
 80126d2:	2b08      	cmp	r3, #8
 80126d4:	d104      	bne.n	80126e0 <HAL_TIM_IC_Stop+0x78>
 80126d6:	687b      	ldr	r3, [r7, #4]
 80126d8:	2201      	movs	r2, #1
 80126da:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80126de:	e003      	b.n	80126e8 <HAL_TIM_IC_Stop+0x80>
 80126e0:	687b      	ldr	r3, [r7, #4]
 80126e2:	2201      	movs	r2, #1
 80126e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80126e8:	683b      	ldr	r3, [r7, #0]
 80126ea:	2b00      	cmp	r3, #0
 80126ec:	d104      	bne.n	80126f8 <HAL_TIM_IC_Stop+0x90>
 80126ee:	687b      	ldr	r3, [r7, #4]
 80126f0:	2201      	movs	r2, #1
 80126f2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80126f6:	e013      	b.n	8012720 <HAL_TIM_IC_Stop+0xb8>
 80126f8:	683b      	ldr	r3, [r7, #0]
 80126fa:	2b04      	cmp	r3, #4
 80126fc:	d104      	bne.n	8012708 <HAL_TIM_IC_Stop+0xa0>
 80126fe:	687b      	ldr	r3, [r7, #4]
 8012700:	2201      	movs	r2, #1
 8012702:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8012706:	e00b      	b.n	8012720 <HAL_TIM_IC_Stop+0xb8>
 8012708:	683b      	ldr	r3, [r7, #0]
 801270a:	2b08      	cmp	r3, #8
 801270c:	d104      	bne.n	8012718 <HAL_TIM_IC_Stop+0xb0>
 801270e:	687b      	ldr	r3, [r7, #4]
 8012710:	2201      	movs	r2, #1
 8012712:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8012716:	e003      	b.n	8012720 <HAL_TIM_IC_Stop+0xb8>
 8012718:	687b      	ldr	r3, [r7, #4]
 801271a:	2201      	movs	r2, #1
 801271c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Return function status */
  return HAL_OK;
 8012720:	2300      	movs	r3, #0
}
 8012722:	4618      	mov	r0, r3
 8012724:	3708      	adds	r7, #8
 8012726:	46bd      	mov	sp, r7
 8012728:	bd80      	pop	{r7, pc}
	...

0801272c <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 801272c:	b580      	push	{r7, lr}
 801272e:	b084      	sub	sp, #16
 8012730:	af00      	add	r7, sp, #0
 8012732:	6078      	str	r0, [r7, #4]
 8012734:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8012736:	2300      	movs	r3, #0
 8012738:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 801273a:	683b      	ldr	r3, [r7, #0]
 801273c:	2b00      	cmp	r3, #0
 801273e:	d104      	bne.n	801274a <HAL_TIM_IC_Start_IT+0x1e>
 8012740:	687b      	ldr	r3, [r7, #4]
 8012742:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8012746:	b2db      	uxtb	r3, r3
 8012748:	e013      	b.n	8012772 <HAL_TIM_IC_Start_IT+0x46>
 801274a:	683b      	ldr	r3, [r7, #0]
 801274c:	2b04      	cmp	r3, #4
 801274e:	d104      	bne.n	801275a <HAL_TIM_IC_Start_IT+0x2e>
 8012750:	687b      	ldr	r3, [r7, #4]
 8012752:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8012756:	b2db      	uxtb	r3, r3
 8012758:	e00b      	b.n	8012772 <HAL_TIM_IC_Start_IT+0x46>
 801275a:	683b      	ldr	r3, [r7, #0]
 801275c:	2b08      	cmp	r3, #8
 801275e:	d104      	bne.n	801276a <HAL_TIM_IC_Start_IT+0x3e>
 8012760:	687b      	ldr	r3, [r7, #4]
 8012762:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8012766:	b2db      	uxtb	r3, r3
 8012768:	e003      	b.n	8012772 <HAL_TIM_IC_Start_IT+0x46>
 801276a:	687b      	ldr	r3, [r7, #4]
 801276c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8012770:	b2db      	uxtb	r3, r3
 8012772:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8012774:	683b      	ldr	r3, [r7, #0]
 8012776:	2b00      	cmp	r3, #0
 8012778:	d104      	bne.n	8012784 <HAL_TIM_IC_Start_IT+0x58>
 801277a:	687b      	ldr	r3, [r7, #4]
 801277c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8012780:	b2db      	uxtb	r3, r3
 8012782:	e013      	b.n	80127ac <HAL_TIM_IC_Start_IT+0x80>
 8012784:	683b      	ldr	r3, [r7, #0]
 8012786:	2b04      	cmp	r3, #4
 8012788:	d104      	bne.n	8012794 <HAL_TIM_IC_Start_IT+0x68>
 801278a:	687b      	ldr	r3, [r7, #4]
 801278c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8012790:	b2db      	uxtb	r3, r3
 8012792:	e00b      	b.n	80127ac <HAL_TIM_IC_Start_IT+0x80>
 8012794:	683b      	ldr	r3, [r7, #0]
 8012796:	2b08      	cmp	r3, #8
 8012798:	d104      	bne.n	80127a4 <HAL_TIM_IC_Start_IT+0x78>
 801279a:	687b      	ldr	r3, [r7, #4]
 801279c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80127a0:	b2db      	uxtb	r3, r3
 80127a2:	e003      	b.n	80127ac <HAL_TIM_IC_Start_IT+0x80>
 80127a4:	687b      	ldr	r3, [r7, #4]
 80127a6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80127aa:	b2db      	uxtb	r3, r3
 80127ac:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80127ae:	7bbb      	ldrb	r3, [r7, #14]
 80127b0:	2b01      	cmp	r3, #1
 80127b2:	d102      	bne.n	80127ba <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80127b4:	7b7b      	ldrb	r3, [r7, #13]
 80127b6:	2b01      	cmp	r3, #1
 80127b8:	d001      	beq.n	80127be <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 80127ba:	2301      	movs	r3, #1
 80127bc:	e0cc      	b.n	8012958 <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80127be:	683b      	ldr	r3, [r7, #0]
 80127c0:	2b00      	cmp	r3, #0
 80127c2:	d104      	bne.n	80127ce <HAL_TIM_IC_Start_IT+0xa2>
 80127c4:	687b      	ldr	r3, [r7, #4]
 80127c6:	2202      	movs	r2, #2
 80127c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80127cc:	e013      	b.n	80127f6 <HAL_TIM_IC_Start_IT+0xca>
 80127ce:	683b      	ldr	r3, [r7, #0]
 80127d0:	2b04      	cmp	r3, #4
 80127d2:	d104      	bne.n	80127de <HAL_TIM_IC_Start_IT+0xb2>
 80127d4:	687b      	ldr	r3, [r7, #4]
 80127d6:	2202      	movs	r2, #2
 80127d8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80127dc:	e00b      	b.n	80127f6 <HAL_TIM_IC_Start_IT+0xca>
 80127de:	683b      	ldr	r3, [r7, #0]
 80127e0:	2b08      	cmp	r3, #8
 80127e2:	d104      	bne.n	80127ee <HAL_TIM_IC_Start_IT+0xc2>
 80127e4:	687b      	ldr	r3, [r7, #4]
 80127e6:	2202      	movs	r2, #2
 80127e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80127ec:	e003      	b.n	80127f6 <HAL_TIM_IC_Start_IT+0xca>
 80127ee:	687b      	ldr	r3, [r7, #4]
 80127f0:	2202      	movs	r2, #2
 80127f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80127f6:	683b      	ldr	r3, [r7, #0]
 80127f8:	2b00      	cmp	r3, #0
 80127fa:	d104      	bne.n	8012806 <HAL_TIM_IC_Start_IT+0xda>
 80127fc:	687b      	ldr	r3, [r7, #4]
 80127fe:	2202      	movs	r2, #2
 8012800:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8012804:	e013      	b.n	801282e <HAL_TIM_IC_Start_IT+0x102>
 8012806:	683b      	ldr	r3, [r7, #0]
 8012808:	2b04      	cmp	r3, #4
 801280a:	d104      	bne.n	8012816 <HAL_TIM_IC_Start_IT+0xea>
 801280c:	687b      	ldr	r3, [r7, #4]
 801280e:	2202      	movs	r2, #2
 8012810:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8012814:	e00b      	b.n	801282e <HAL_TIM_IC_Start_IT+0x102>
 8012816:	683b      	ldr	r3, [r7, #0]
 8012818:	2b08      	cmp	r3, #8
 801281a:	d104      	bne.n	8012826 <HAL_TIM_IC_Start_IT+0xfa>
 801281c:	687b      	ldr	r3, [r7, #4]
 801281e:	2202      	movs	r2, #2
 8012820:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8012824:	e003      	b.n	801282e <HAL_TIM_IC_Start_IT+0x102>
 8012826:	687b      	ldr	r3, [r7, #4]
 8012828:	2202      	movs	r2, #2
 801282a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 801282e:	683b      	ldr	r3, [r7, #0]
 8012830:	2b0c      	cmp	r3, #12
 8012832:	d841      	bhi.n	80128b8 <HAL_TIM_IC_Start_IT+0x18c>
 8012834:	a201      	add	r2, pc, #4	@ (adr r2, 801283c <HAL_TIM_IC_Start_IT+0x110>)
 8012836:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801283a:	bf00      	nop
 801283c:	08012871 	.word	0x08012871
 8012840:	080128b9 	.word	0x080128b9
 8012844:	080128b9 	.word	0x080128b9
 8012848:	080128b9 	.word	0x080128b9
 801284c:	08012883 	.word	0x08012883
 8012850:	080128b9 	.word	0x080128b9
 8012854:	080128b9 	.word	0x080128b9
 8012858:	080128b9 	.word	0x080128b9
 801285c:	08012895 	.word	0x08012895
 8012860:	080128b9 	.word	0x080128b9
 8012864:	080128b9 	.word	0x080128b9
 8012868:	080128b9 	.word	0x080128b9
 801286c:	080128a7 	.word	0x080128a7
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8012870:	687b      	ldr	r3, [r7, #4]
 8012872:	681b      	ldr	r3, [r3, #0]
 8012874:	68da      	ldr	r2, [r3, #12]
 8012876:	687b      	ldr	r3, [r7, #4]
 8012878:	681b      	ldr	r3, [r3, #0]
 801287a:	f042 0202 	orr.w	r2, r2, #2
 801287e:	60da      	str	r2, [r3, #12]
      break;
 8012880:	e01d      	b.n	80128be <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8012882:	687b      	ldr	r3, [r7, #4]
 8012884:	681b      	ldr	r3, [r3, #0]
 8012886:	68da      	ldr	r2, [r3, #12]
 8012888:	687b      	ldr	r3, [r7, #4]
 801288a:	681b      	ldr	r3, [r3, #0]
 801288c:	f042 0204 	orr.w	r2, r2, #4
 8012890:	60da      	str	r2, [r3, #12]
      break;
 8012892:	e014      	b.n	80128be <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8012894:	687b      	ldr	r3, [r7, #4]
 8012896:	681b      	ldr	r3, [r3, #0]
 8012898:	68da      	ldr	r2, [r3, #12]
 801289a:	687b      	ldr	r3, [r7, #4]
 801289c:	681b      	ldr	r3, [r3, #0]
 801289e:	f042 0208 	orr.w	r2, r2, #8
 80128a2:	60da      	str	r2, [r3, #12]
      break;
 80128a4:	e00b      	b.n	80128be <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80128a6:	687b      	ldr	r3, [r7, #4]
 80128a8:	681b      	ldr	r3, [r3, #0]
 80128aa:	68da      	ldr	r2, [r3, #12]
 80128ac:	687b      	ldr	r3, [r7, #4]
 80128ae:	681b      	ldr	r3, [r3, #0]
 80128b0:	f042 0210 	orr.w	r2, r2, #16
 80128b4:	60da      	str	r2, [r3, #12]
      break;
 80128b6:	e002      	b.n	80128be <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 80128b8:	2301      	movs	r3, #1
 80128ba:	73fb      	strb	r3, [r7, #15]
      break;
 80128bc:	bf00      	nop
  }

  if (status == HAL_OK)
 80128be:	7bfb      	ldrb	r3, [r7, #15]
 80128c0:	2b00      	cmp	r3, #0
 80128c2:	d148      	bne.n	8012956 <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80128c4:	687b      	ldr	r3, [r7, #4]
 80128c6:	681b      	ldr	r3, [r3, #0]
 80128c8:	2201      	movs	r2, #1
 80128ca:	6839      	ldr	r1, [r7, #0]
 80128cc:	4618      	mov	r0, r3
 80128ce:	f003 fcd5 	bl	801627c <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80128d2:	687b      	ldr	r3, [r7, #4]
 80128d4:	681b      	ldr	r3, [r3, #0]
 80128d6:	4a22      	ldr	r2, [pc, #136]	@ (8012960 <HAL_TIM_IC_Start_IT+0x234>)
 80128d8:	4293      	cmp	r3, r2
 80128da:	d022      	beq.n	8012922 <HAL_TIM_IC_Start_IT+0x1f6>
 80128dc:	687b      	ldr	r3, [r7, #4]
 80128de:	681b      	ldr	r3, [r3, #0]
 80128e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80128e4:	d01d      	beq.n	8012922 <HAL_TIM_IC_Start_IT+0x1f6>
 80128e6:	687b      	ldr	r3, [r7, #4]
 80128e8:	681b      	ldr	r3, [r3, #0]
 80128ea:	4a1e      	ldr	r2, [pc, #120]	@ (8012964 <HAL_TIM_IC_Start_IT+0x238>)
 80128ec:	4293      	cmp	r3, r2
 80128ee:	d018      	beq.n	8012922 <HAL_TIM_IC_Start_IT+0x1f6>
 80128f0:	687b      	ldr	r3, [r7, #4]
 80128f2:	681b      	ldr	r3, [r3, #0]
 80128f4:	4a1c      	ldr	r2, [pc, #112]	@ (8012968 <HAL_TIM_IC_Start_IT+0x23c>)
 80128f6:	4293      	cmp	r3, r2
 80128f8:	d013      	beq.n	8012922 <HAL_TIM_IC_Start_IT+0x1f6>
 80128fa:	687b      	ldr	r3, [r7, #4]
 80128fc:	681b      	ldr	r3, [r3, #0]
 80128fe:	4a1b      	ldr	r2, [pc, #108]	@ (801296c <HAL_TIM_IC_Start_IT+0x240>)
 8012900:	4293      	cmp	r3, r2
 8012902:	d00e      	beq.n	8012922 <HAL_TIM_IC_Start_IT+0x1f6>
 8012904:	687b      	ldr	r3, [r7, #4]
 8012906:	681b      	ldr	r3, [r3, #0]
 8012908:	4a19      	ldr	r2, [pc, #100]	@ (8012970 <HAL_TIM_IC_Start_IT+0x244>)
 801290a:	4293      	cmp	r3, r2
 801290c:	d009      	beq.n	8012922 <HAL_TIM_IC_Start_IT+0x1f6>
 801290e:	687b      	ldr	r3, [r7, #4]
 8012910:	681b      	ldr	r3, [r3, #0]
 8012912:	4a18      	ldr	r2, [pc, #96]	@ (8012974 <HAL_TIM_IC_Start_IT+0x248>)
 8012914:	4293      	cmp	r3, r2
 8012916:	d004      	beq.n	8012922 <HAL_TIM_IC_Start_IT+0x1f6>
 8012918:	687b      	ldr	r3, [r7, #4]
 801291a:	681b      	ldr	r3, [r3, #0]
 801291c:	4a16      	ldr	r2, [pc, #88]	@ (8012978 <HAL_TIM_IC_Start_IT+0x24c>)
 801291e:	4293      	cmp	r3, r2
 8012920:	d111      	bne.n	8012946 <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8012922:	687b      	ldr	r3, [r7, #4]
 8012924:	681b      	ldr	r3, [r3, #0]
 8012926:	689b      	ldr	r3, [r3, #8]
 8012928:	f003 0307 	and.w	r3, r3, #7
 801292c:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801292e:	68bb      	ldr	r3, [r7, #8]
 8012930:	2b06      	cmp	r3, #6
 8012932:	d010      	beq.n	8012956 <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 8012934:	687b      	ldr	r3, [r7, #4]
 8012936:	681b      	ldr	r3, [r3, #0]
 8012938:	681a      	ldr	r2, [r3, #0]
 801293a:	687b      	ldr	r3, [r7, #4]
 801293c:	681b      	ldr	r3, [r3, #0]
 801293e:	f042 0201 	orr.w	r2, r2, #1
 8012942:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8012944:	e007      	b.n	8012956 <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8012946:	687b      	ldr	r3, [r7, #4]
 8012948:	681b      	ldr	r3, [r3, #0]
 801294a:	681a      	ldr	r2, [r3, #0]
 801294c:	687b      	ldr	r3, [r7, #4]
 801294e:	681b      	ldr	r3, [r3, #0]
 8012950:	f042 0201 	orr.w	r2, r2, #1
 8012954:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8012956:	7bfb      	ldrb	r3, [r7, #15]
}
 8012958:	4618      	mov	r0, r3
 801295a:	3710      	adds	r7, #16
 801295c:	46bd      	mov	sp, r7
 801295e:	bd80      	pop	{r7, pc}
 8012960:	40010000 	.word	0x40010000
 8012964:	40000400 	.word	0x40000400
 8012968:	40000800 	.word	0x40000800
 801296c:	40000c00 	.word	0x40000c00
 8012970:	40010400 	.word	0x40010400
 8012974:	40014000 	.word	0x40014000
 8012978:	40001800 	.word	0x40001800

0801297c <HAL_TIM_IC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 801297c:	b580      	push	{r7, lr}
 801297e:	b084      	sub	sp, #16
 8012980:	af00      	add	r7, sp, #0
 8012982:	6078      	str	r0, [r7, #4]
 8012984:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8012986:	2300      	movs	r3, #0
 8012988:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 801298a:	683b      	ldr	r3, [r7, #0]
 801298c:	2b0c      	cmp	r3, #12
 801298e:	d841      	bhi.n	8012a14 <HAL_TIM_IC_Stop_IT+0x98>
 8012990:	a201      	add	r2, pc, #4	@ (adr r2, 8012998 <HAL_TIM_IC_Stop_IT+0x1c>)
 8012992:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012996:	bf00      	nop
 8012998:	080129cd 	.word	0x080129cd
 801299c:	08012a15 	.word	0x08012a15
 80129a0:	08012a15 	.word	0x08012a15
 80129a4:	08012a15 	.word	0x08012a15
 80129a8:	080129df 	.word	0x080129df
 80129ac:	08012a15 	.word	0x08012a15
 80129b0:	08012a15 	.word	0x08012a15
 80129b4:	08012a15 	.word	0x08012a15
 80129b8:	080129f1 	.word	0x080129f1
 80129bc:	08012a15 	.word	0x08012a15
 80129c0:	08012a15 	.word	0x08012a15
 80129c4:	08012a15 	.word	0x08012a15
 80129c8:	08012a03 	.word	0x08012a03
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 80129cc:	687b      	ldr	r3, [r7, #4]
 80129ce:	681b      	ldr	r3, [r3, #0]
 80129d0:	68da      	ldr	r2, [r3, #12]
 80129d2:	687b      	ldr	r3, [r7, #4]
 80129d4:	681b      	ldr	r3, [r3, #0]
 80129d6:	f022 0202 	bic.w	r2, r2, #2
 80129da:	60da      	str	r2, [r3, #12]
      break;
 80129dc:	e01d      	b.n	8012a1a <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 80129de:	687b      	ldr	r3, [r7, #4]
 80129e0:	681b      	ldr	r3, [r3, #0]
 80129e2:	68da      	ldr	r2, [r3, #12]
 80129e4:	687b      	ldr	r3, [r7, #4]
 80129e6:	681b      	ldr	r3, [r3, #0]
 80129e8:	f022 0204 	bic.w	r2, r2, #4
 80129ec:	60da      	str	r2, [r3, #12]
      break;
 80129ee:	e014      	b.n	8012a1a <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 80129f0:	687b      	ldr	r3, [r7, #4]
 80129f2:	681b      	ldr	r3, [r3, #0]
 80129f4:	68da      	ldr	r2, [r3, #12]
 80129f6:	687b      	ldr	r3, [r7, #4]
 80129f8:	681b      	ldr	r3, [r3, #0]
 80129fa:	f022 0208 	bic.w	r2, r2, #8
 80129fe:	60da      	str	r2, [r3, #12]
      break;
 8012a00:	e00b      	b.n	8012a1a <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8012a02:	687b      	ldr	r3, [r7, #4]
 8012a04:	681b      	ldr	r3, [r3, #0]
 8012a06:	68da      	ldr	r2, [r3, #12]
 8012a08:	687b      	ldr	r3, [r7, #4]
 8012a0a:	681b      	ldr	r3, [r3, #0]
 8012a0c:	f022 0210 	bic.w	r2, r2, #16
 8012a10:	60da      	str	r2, [r3, #12]
      break;
 8012a12:	e002      	b.n	8012a1a <HAL_TIM_IC_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 8012a14:	2301      	movs	r3, #1
 8012a16:	73fb      	strb	r3, [r7, #15]
      break;
 8012a18:	bf00      	nop
  }

  if (status == HAL_OK)
 8012a1a:	7bfb      	ldrb	r3, [r7, #15]
 8012a1c:	2b00      	cmp	r3, #0
 8012a1e:	d156      	bne.n	8012ace <HAL_TIM_IC_Stop_IT+0x152>
  {
    /* Disable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8012a20:	687b      	ldr	r3, [r7, #4]
 8012a22:	681b      	ldr	r3, [r3, #0]
 8012a24:	2200      	movs	r2, #0
 8012a26:	6839      	ldr	r1, [r7, #0]
 8012a28:	4618      	mov	r0, r3
 8012a2a:	f003 fc27 	bl	801627c <TIM_CCxChannelCmd>

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8012a2e:	687b      	ldr	r3, [r7, #4]
 8012a30:	681b      	ldr	r3, [r3, #0]
 8012a32:	6a1a      	ldr	r2, [r3, #32]
 8012a34:	f241 1311 	movw	r3, #4369	@ 0x1111
 8012a38:	4013      	ands	r3, r2
 8012a3a:	2b00      	cmp	r3, #0
 8012a3c:	d10f      	bne.n	8012a5e <HAL_TIM_IC_Stop_IT+0xe2>
 8012a3e:	687b      	ldr	r3, [r7, #4]
 8012a40:	681b      	ldr	r3, [r3, #0]
 8012a42:	6a1a      	ldr	r2, [r3, #32]
 8012a44:	f240 4344 	movw	r3, #1092	@ 0x444
 8012a48:	4013      	ands	r3, r2
 8012a4a:	2b00      	cmp	r3, #0
 8012a4c:	d107      	bne.n	8012a5e <HAL_TIM_IC_Stop_IT+0xe2>
 8012a4e:	687b      	ldr	r3, [r7, #4]
 8012a50:	681b      	ldr	r3, [r3, #0]
 8012a52:	681a      	ldr	r2, [r3, #0]
 8012a54:	687b      	ldr	r3, [r7, #4]
 8012a56:	681b      	ldr	r3, [r3, #0]
 8012a58:	f022 0201 	bic.w	r2, r2, #1
 8012a5c:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8012a5e:	683b      	ldr	r3, [r7, #0]
 8012a60:	2b00      	cmp	r3, #0
 8012a62:	d104      	bne.n	8012a6e <HAL_TIM_IC_Stop_IT+0xf2>
 8012a64:	687b      	ldr	r3, [r7, #4]
 8012a66:	2201      	movs	r2, #1
 8012a68:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8012a6c:	e013      	b.n	8012a96 <HAL_TIM_IC_Stop_IT+0x11a>
 8012a6e:	683b      	ldr	r3, [r7, #0]
 8012a70:	2b04      	cmp	r3, #4
 8012a72:	d104      	bne.n	8012a7e <HAL_TIM_IC_Stop_IT+0x102>
 8012a74:	687b      	ldr	r3, [r7, #4]
 8012a76:	2201      	movs	r2, #1
 8012a78:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8012a7c:	e00b      	b.n	8012a96 <HAL_TIM_IC_Stop_IT+0x11a>
 8012a7e:	683b      	ldr	r3, [r7, #0]
 8012a80:	2b08      	cmp	r3, #8
 8012a82:	d104      	bne.n	8012a8e <HAL_TIM_IC_Stop_IT+0x112>
 8012a84:	687b      	ldr	r3, [r7, #4]
 8012a86:	2201      	movs	r2, #1
 8012a88:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8012a8c:	e003      	b.n	8012a96 <HAL_TIM_IC_Stop_IT+0x11a>
 8012a8e:	687b      	ldr	r3, [r7, #4]
 8012a90:	2201      	movs	r2, #1
 8012a92:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8012a96:	683b      	ldr	r3, [r7, #0]
 8012a98:	2b00      	cmp	r3, #0
 8012a9a:	d104      	bne.n	8012aa6 <HAL_TIM_IC_Stop_IT+0x12a>
 8012a9c:	687b      	ldr	r3, [r7, #4]
 8012a9e:	2201      	movs	r2, #1
 8012aa0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8012aa4:	e013      	b.n	8012ace <HAL_TIM_IC_Stop_IT+0x152>
 8012aa6:	683b      	ldr	r3, [r7, #0]
 8012aa8:	2b04      	cmp	r3, #4
 8012aaa:	d104      	bne.n	8012ab6 <HAL_TIM_IC_Stop_IT+0x13a>
 8012aac:	687b      	ldr	r3, [r7, #4]
 8012aae:	2201      	movs	r2, #1
 8012ab0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8012ab4:	e00b      	b.n	8012ace <HAL_TIM_IC_Stop_IT+0x152>
 8012ab6:	683b      	ldr	r3, [r7, #0]
 8012ab8:	2b08      	cmp	r3, #8
 8012aba:	d104      	bne.n	8012ac6 <HAL_TIM_IC_Stop_IT+0x14a>
 8012abc:	687b      	ldr	r3, [r7, #4]
 8012abe:	2201      	movs	r2, #1
 8012ac0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8012ac4:	e003      	b.n	8012ace <HAL_TIM_IC_Stop_IT+0x152>
 8012ac6:	687b      	ldr	r3, [r7, #4]
 8012ac8:	2201      	movs	r2, #1
 8012aca:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
  }

  /* Return function status */
  return status;
 8012ace:	7bfb      	ldrb	r3, [r7, #15]
}
 8012ad0:	4618      	mov	r0, r3
 8012ad2:	3710      	adds	r7, #16
 8012ad4:	46bd      	mov	sp, r7
 8012ad6:	bd80      	pop	{r7, pc}

08012ad8 <HAL_TIM_IC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from TIM peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
{
 8012ad8:	b580      	push	{r7, lr}
 8012ada:	b086      	sub	sp, #24
 8012adc:	af00      	add	r7, sp, #0
 8012ade:	60f8      	str	r0, [r7, #12]
 8012ae0:	60b9      	str	r1, [r7, #8]
 8012ae2:	607a      	str	r2, [r7, #4]
 8012ae4:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 8012ae6:	2300      	movs	r3, #0
 8012ae8:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8012aea:	68bb      	ldr	r3, [r7, #8]
 8012aec:	2b00      	cmp	r3, #0
 8012aee:	d104      	bne.n	8012afa <HAL_TIM_IC_Start_DMA+0x22>
 8012af0:	68fb      	ldr	r3, [r7, #12]
 8012af2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8012af6:	b2db      	uxtb	r3, r3
 8012af8:	e013      	b.n	8012b22 <HAL_TIM_IC_Start_DMA+0x4a>
 8012afa:	68bb      	ldr	r3, [r7, #8]
 8012afc:	2b04      	cmp	r3, #4
 8012afe:	d104      	bne.n	8012b0a <HAL_TIM_IC_Start_DMA+0x32>
 8012b00:	68fb      	ldr	r3, [r7, #12]
 8012b02:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8012b06:	b2db      	uxtb	r3, r3
 8012b08:	e00b      	b.n	8012b22 <HAL_TIM_IC_Start_DMA+0x4a>
 8012b0a:	68bb      	ldr	r3, [r7, #8]
 8012b0c:	2b08      	cmp	r3, #8
 8012b0e:	d104      	bne.n	8012b1a <HAL_TIM_IC_Start_DMA+0x42>
 8012b10:	68fb      	ldr	r3, [r7, #12]
 8012b12:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8012b16:	b2db      	uxtb	r3, r3
 8012b18:	e003      	b.n	8012b22 <HAL_TIM_IC_Start_DMA+0x4a>
 8012b1a:	68fb      	ldr	r3, [r7, #12]
 8012b1c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8012b20:	b2db      	uxtb	r3, r3
 8012b22:	75bb      	strb	r3, [r7, #22]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8012b24:	68bb      	ldr	r3, [r7, #8]
 8012b26:	2b00      	cmp	r3, #0
 8012b28:	d104      	bne.n	8012b34 <HAL_TIM_IC_Start_DMA+0x5c>
 8012b2a:	68fb      	ldr	r3, [r7, #12]
 8012b2c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8012b30:	b2db      	uxtb	r3, r3
 8012b32:	e013      	b.n	8012b5c <HAL_TIM_IC_Start_DMA+0x84>
 8012b34:	68bb      	ldr	r3, [r7, #8]
 8012b36:	2b04      	cmp	r3, #4
 8012b38:	d104      	bne.n	8012b44 <HAL_TIM_IC_Start_DMA+0x6c>
 8012b3a:	68fb      	ldr	r3, [r7, #12]
 8012b3c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8012b40:	b2db      	uxtb	r3, r3
 8012b42:	e00b      	b.n	8012b5c <HAL_TIM_IC_Start_DMA+0x84>
 8012b44:	68bb      	ldr	r3, [r7, #8]
 8012b46:	2b08      	cmp	r3, #8
 8012b48:	d104      	bne.n	8012b54 <HAL_TIM_IC_Start_DMA+0x7c>
 8012b4a:	68fb      	ldr	r3, [r7, #12]
 8012b4c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8012b50:	b2db      	uxtb	r3, r3
 8012b52:	e003      	b.n	8012b5c <HAL_TIM_IC_Start_DMA+0x84>
 8012b54:	68fb      	ldr	r3, [r7, #12]
 8012b56:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8012b5a:	b2db      	uxtb	r3, r3
 8012b5c:	757b      	strb	r3, [r7, #21]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
  assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));

  /* Set the TIM channel state */
  if ((channel_state == HAL_TIM_CHANNEL_STATE_BUSY)
 8012b5e:	7dbb      	ldrb	r3, [r7, #22]
 8012b60:	2b02      	cmp	r3, #2
 8012b62:	d002      	beq.n	8012b6a <HAL_TIM_IC_Start_DMA+0x92>
      || (complementary_channel_state == HAL_TIM_CHANNEL_STATE_BUSY))
 8012b64:	7d7b      	ldrb	r3, [r7, #21]
 8012b66:	2b02      	cmp	r3, #2
 8012b68:	d101      	bne.n	8012b6e <HAL_TIM_IC_Start_DMA+0x96>
  {
    return HAL_BUSY;
 8012b6a:	2302      	movs	r3, #2
 8012b6c:	e146      	b.n	8012dfc <HAL_TIM_IC_Start_DMA+0x324>
  }
  else if ((channel_state == HAL_TIM_CHANNEL_STATE_READY)
 8012b6e:	7dbb      	ldrb	r3, [r7, #22]
 8012b70:	2b01      	cmp	r3, #1
 8012b72:	d143      	bne.n	8012bfc <HAL_TIM_IC_Start_DMA+0x124>
           && (complementary_channel_state == HAL_TIM_CHANNEL_STATE_READY))
 8012b74:	7d7b      	ldrb	r3, [r7, #21]
 8012b76:	2b01      	cmp	r3, #1
 8012b78:	d140      	bne.n	8012bfc <HAL_TIM_IC_Start_DMA+0x124>
  {
    if ((pData == NULL) || (Length == 0U))
 8012b7a:	687b      	ldr	r3, [r7, #4]
 8012b7c:	2b00      	cmp	r3, #0
 8012b7e:	d002      	beq.n	8012b86 <HAL_TIM_IC_Start_DMA+0xae>
 8012b80:	887b      	ldrh	r3, [r7, #2]
 8012b82:	2b00      	cmp	r3, #0
 8012b84:	d101      	bne.n	8012b8a <HAL_TIM_IC_Start_DMA+0xb2>
    {
      return HAL_ERROR;
 8012b86:	2301      	movs	r3, #1
 8012b88:	e138      	b.n	8012dfc <HAL_TIM_IC_Start_DMA+0x324>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8012b8a:	68bb      	ldr	r3, [r7, #8]
 8012b8c:	2b00      	cmp	r3, #0
 8012b8e:	d104      	bne.n	8012b9a <HAL_TIM_IC_Start_DMA+0xc2>
 8012b90:	68fb      	ldr	r3, [r7, #12]
 8012b92:	2202      	movs	r2, #2
 8012b94:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8012b98:	e013      	b.n	8012bc2 <HAL_TIM_IC_Start_DMA+0xea>
 8012b9a:	68bb      	ldr	r3, [r7, #8]
 8012b9c:	2b04      	cmp	r3, #4
 8012b9e:	d104      	bne.n	8012baa <HAL_TIM_IC_Start_DMA+0xd2>
 8012ba0:	68fb      	ldr	r3, [r7, #12]
 8012ba2:	2202      	movs	r2, #2
 8012ba4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8012ba8:	e00b      	b.n	8012bc2 <HAL_TIM_IC_Start_DMA+0xea>
 8012baa:	68bb      	ldr	r3, [r7, #8]
 8012bac:	2b08      	cmp	r3, #8
 8012bae:	d104      	bne.n	8012bba <HAL_TIM_IC_Start_DMA+0xe2>
 8012bb0:	68fb      	ldr	r3, [r7, #12]
 8012bb2:	2202      	movs	r2, #2
 8012bb4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8012bb8:	e003      	b.n	8012bc2 <HAL_TIM_IC_Start_DMA+0xea>
 8012bba:	68fb      	ldr	r3, [r7, #12]
 8012bbc:	2202      	movs	r2, #2
 8012bbe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8012bc2:	68bb      	ldr	r3, [r7, #8]
 8012bc4:	2b00      	cmp	r3, #0
 8012bc6:	d104      	bne.n	8012bd2 <HAL_TIM_IC_Start_DMA+0xfa>
 8012bc8:	68fb      	ldr	r3, [r7, #12]
 8012bca:	2202      	movs	r2, #2
 8012bcc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    if ((pData == NULL) || (Length == 0U))
 8012bd0:	e016      	b.n	8012c00 <HAL_TIM_IC_Start_DMA+0x128>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8012bd2:	68bb      	ldr	r3, [r7, #8]
 8012bd4:	2b04      	cmp	r3, #4
 8012bd6:	d104      	bne.n	8012be2 <HAL_TIM_IC_Start_DMA+0x10a>
 8012bd8:	68fb      	ldr	r3, [r7, #12]
 8012bda:	2202      	movs	r2, #2
 8012bdc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    if ((pData == NULL) || (Length == 0U))
 8012be0:	e00e      	b.n	8012c00 <HAL_TIM_IC_Start_DMA+0x128>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8012be2:	68bb      	ldr	r3, [r7, #8]
 8012be4:	2b08      	cmp	r3, #8
 8012be6:	d104      	bne.n	8012bf2 <HAL_TIM_IC_Start_DMA+0x11a>
 8012be8:	68fb      	ldr	r3, [r7, #12]
 8012bea:	2202      	movs	r2, #2
 8012bec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    if ((pData == NULL) || (Length == 0U))
 8012bf0:	e006      	b.n	8012c00 <HAL_TIM_IC_Start_DMA+0x128>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8012bf2:	68fb      	ldr	r3, [r7, #12]
 8012bf4:	2202      	movs	r2, #2
 8012bf6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    if ((pData == NULL) || (Length == 0U))
 8012bfa:	e001      	b.n	8012c00 <HAL_TIM_IC_Start_DMA+0x128>
    }
  }
  else
  {
    return HAL_ERROR;
 8012bfc:	2301      	movs	r3, #1
 8012bfe:	e0fd      	b.n	8012dfc <HAL_TIM_IC_Start_DMA+0x324>
  }

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8012c00:	68fb      	ldr	r3, [r7, #12]
 8012c02:	681b      	ldr	r3, [r3, #0]
 8012c04:	2201      	movs	r2, #1
 8012c06:	68b9      	ldr	r1, [r7, #8]
 8012c08:	4618      	mov	r0, r3
 8012c0a:	f003 fb37 	bl	801627c <TIM_CCxChannelCmd>

  switch (Channel)
 8012c0e:	68bb      	ldr	r3, [r7, #8]
 8012c10:	2b0c      	cmp	r3, #12
 8012c12:	f200 80ad 	bhi.w	8012d70 <HAL_TIM_IC_Start_DMA+0x298>
 8012c16:	a201      	add	r2, pc, #4	@ (adr r2, 8012c1c <HAL_TIM_IC_Start_DMA+0x144>)
 8012c18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012c1c:	08012c51 	.word	0x08012c51
 8012c20:	08012d71 	.word	0x08012d71
 8012c24:	08012d71 	.word	0x08012d71
 8012c28:	08012d71 	.word	0x08012d71
 8012c2c:	08012c99 	.word	0x08012c99
 8012c30:	08012d71 	.word	0x08012d71
 8012c34:	08012d71 	.word	0x08012d71
 8012c38:	08012d71 	.word	0x08012d71
 8012c3c:	08012ce1 	.word	0x08012ce1
 8012c40:	08012d71 	.word	0x08012d71
 8012c44:	08012d71 	.word	0x08012d71
 8012c48:	08012d71 	.word	0x08012d71
 8012c4c:	08012d29 	.word	0x08012d29
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 8012c50:	68fb      	ldr	r3, [r7, #12]
 8012c52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012c54:	4a6b      	ldr	r2, [pc, #428]	@ (8012e04 <HAL_TIM_IC_Start_DMA+0x32c>)
 8012c56:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8012c58:	68fb      	ldr	r3, [r7, #12]
 8012c5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012c5c:	4a6a      	ldr	r2, [pc, #424]	@ (8012e08 <HAL_TIM_IC_Start_DMA+0x330>)
 8012c5e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8012c60:	68fb      	ldr	r3, [r7, #12]
 8012c62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012c64:	4a69      	ldr	r2, [pc, #420]	@ (8012e0c <HAL_TIM_IC_Start_DMA+0x334>)
 8012c66:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData,
 8012c68:	68fb      	ldr	r3, [r7, #12]
 8012c6a:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8012c6c:	68fb      	ldr	r3, [r7, #12]
 8012c6e:	681b      	ldr	r3, [r3, #0]
 8012c70:	3334      	adds	r3, #52	@ 0x34
 8012c72:	4619      	mov	r1, r3
 8012c74:	687a      	ldr	r2, [r7, #4]
 8012c76:	887b      	ldrh	r3, [r7, #2]
 8012c78:	f7f0 f9c7 	bl	800300a <HAL_DMA_Start_IT>
 8012c7c:	4603      	mov	r3, r0
 8012c7e:	2b00      	cmp	r3, #0
 8012c80:	d001      	beq.n	8012c86 <HAL_TIM_IC_Start_DMA+0x1ae>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8012c82:	2301      	movs	r3, #1
 8012c84:	e0ba      	b.n	8012dfc <HAL_TIM_IC_Start_DMA+0x324>
      }
      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8012c86:	68fb      	ldr	r3, [r7, #12]
 8012c88:	681b      	ldr	r3, [r3, #0]
 8012c8a:	68da      	ldr	r2, [r3, #12]
 8012c8c:	68fb      	ldr	r3, [r7, #12]
 8012c8e:	681b      	ldr	r3, [r3, #0]
 8012c90:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8012c94:	60da      	str	r2, [r3, #12]
      break;
 8012c96:	e06e      	b.n	8012d76 <HAL_TIM_IC_Start_DMA+0x29e>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 8012c98:	68fb      	ldr	r3, [r7, #12]
 8012c9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012c9c:	4a59      	ldr	r2, [pc, #356]	@ (8012e04 <HAL_TIM_IC_Start_DMA+0x32c>)
 8012c9e:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8012ca0:	68fb      	ldr	r3, [r7, #12]
 8012ca2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012ca4:	4a58      	ldr	r2, [pc, #352]	@ (8012e08 <HAL_TIM_IC_Start_DMA+0x330>)
 8012ca6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8012ca8:	68fb      	ldr	r3, [r7, #12]
 8012caa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012cac:	4a57      	ldr	r2, [pc, #348]	@ (8012e0c <HAL_TIM_IC_Start_DMA+0x334>)
 8012cae:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData,
 8012cb0:	68fb      	ldr	r3, [r7, #12]
 8012cb2:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8012cb4:	68fb      	ldr	r3, [r7, #12]
 8012cb6:	681b      	ldr	r3, [r3, #0]
 8012cb8:	3338      	adds	r3, #56	@ 0x38
 8012cba:	4619      	mov	r1, r3
 8012cbc:	687a      	ldr	r2, [r7, #4]
 8012cbe:	887b      	ldrh	r3, [r7, #2]
 8012cc0:	f7f0 f9a3 	bl	800300a <HAL_DMA_Start_IT>
 8012cc4:	4603      	mov	r3, r0
 8012cc6:	2b00      	cmp	r3, #0
 8012cc8:	d001      	beq.n	8012cce <HAL_TIM_IC_Start_DMA+0x1f6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8012cca:	2301      	movs	r3, #1
 8012ccc:	e096      	b.n	8012dfc <HAL_TIM_IC_Start_DMA+0x324>
      }
      /* Enable the TIM Capture/Compare 2  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8012cce:	68fb      	ldr	r3, [r7, #12]
 8012cd0:	681b      	ldr	r3, [r3, #0]
 8012cd2:	68da      	ldr	r2, [r3, #12]
 8012cd4:	68fb      	ldr	r3, [r7, #12]
 8012cd6:	681b      	ldr	r3, [r3, #0]
 8012cd8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8012cdc:	60da      	str	r2, [r3, #12]
      break;
 8012cde:	e04a      	b.n	8012d76 <HAL_TIM_IC_Start_DMA+0x29e>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt;
 8012ce0:	68fb      	ldr	r3, [r7, #12]
 8012ce2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012ce4:	4a47      	ldr	r2, [pc, #284]	@ (8012e04 <HAL_TIM_IC_Start_DMA+0x32c>)
 8012ce6:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8012ce8:	68fb      	ldr	r3, [r7, #12]
 8012cea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012cec:	4a46      	ldr	r2, [pc, #280]	@ (8012e08 <HAL_TIM_IC_Start_DMA+0x330>)
 8012cee:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8012cf0:	68fb      	ldr	r3, [r7, #12]
 8012cf2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012cf4:	4a45      	ldr	r2, [pc, #276]	@ (8012e0c <HAL_TIM_IC_Start_DMA+0x334>)
 8012cf6:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->CCR3, (uint32_t)pData,
 8012cf8:	68fb      	ldr	r3, [r7, #12]
 8012cfa:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8012cfc:	68fb      	ldr	r3, [r7, #12]
 8012cfe:	681b      	ldr	r3, [r3, #0]
 8012d00:	333c      	adds	r3, #60	@ 0x3c
 8012d02:	4619      	mov	r1, r3
 8012d04:	687a      	ldr	r2, [r7, #4]
 8012d06:	887b      	ldrh	r3, [r7, #2]
 8012d08:	f7f0 f97f 	bl	800300a <HAL_DMA_Start_IT>
 8012d0c:	4603      	mov	r3, r0
 8012d0e:	2b00      	cmp	r3, #0
 8012d10:	d001      	beq.n	8012d16 <HAL_TIM_IC_Start_DMA+0x23e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8012d12:	2301      	movs	r3, #1
 8012d14:	e072      	b.n	8012dfc <HAL_TIM_IC_Start_DMA+0x324>
      }
      /* Enable the TIM Capture/Compare 3  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8012d16:	68fb      	ldr	r3, [r7, #12]
 8012d18:	681b      	ldr	r3, [r3, #0]
 8012d1a:	68da      	ldr	r2, [r3, #12]
 8012d1c:	68fb      	ldr	r3, [r7, #12]
 8012d1e:	681b      	ldr	r3, [r3, #0]
 8012d20:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8012d24:	60da      	str	r2, [r3, #12]
      break;
 8012d26:	e026      	b.n	8012d76 <HAL_TIM_IC_Start_DMA+0x29e>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt;
 8012d28:	68fb      	ldr	r3, [r7, #12]
 8012d2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012d2c:	4a35      	ldr	r2, [pc, #212]	@ (8012e04 <HAL_TIM_IC_Start_DMA+0x32c>)
 8012d2e:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8012d30:	68fb      	ldr	r3, [r7, #12]
 8012d32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012d34:	4a34      	ldr	r2, [pc, #208]	@ (8012e08 <HAL_TIM_IC_Start_DMA+0x330>)
 8012d36:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8012d38:	68fb      	ldr	r3, [r7, #12]
 8012d3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012d3c:	4a33      	ldr	r2, [pc, #204]	@ (8012e0c <HAL_TIM_IC_Start_DMA+0x334>)
 8012d3e:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->CCR4, (uint32_t)pData,
 8012d40:	68fb      	ldr	r3, [r7, #12]
 8012d42:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8012d44:	68fb      	ldr	r3, [r7, #12]
 8012d46:	681b      	ldr	r3, [r3, #0]
 8012d48:	3340      	adds	r3, #64	@ 0x40
 8012d4a:	4619      	mov	r1, r3
 8012d4c:	687a      	ldr	r2, [r7, #4]
 8012d4e:	887b      	ldrh	r3, [r7, #2]
 8012d50:	f7f0 f95b 	bl	800300a <HAL_DMA_Start_IT>
 8012d54:	4603      	mov	r3, r0
 8012d56:	2b00      	cmp	r3, #0
 8012d58:	d001      	beq.n	8012d5e <HAL_TIM_IC_Start_DMA+0x286>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8012d5a:	2301      	movs	r3, #1
 8012d5c:	e04e      	b.n	8012dfc <HAL_TIM_IC_Start_DMA+0x324>
      }
      /* Enable the TIM Capture/Compare 4  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8012d5e:	68fb      	ldr	r3, [r7, #12]
 8012d60:	681b      	ldr	r3, [r3, #0]
 8012d62:	68da      	ldr	r2, [r3, #12]
 8012d64:	68fb      	ldr	r3, [r7, #12]
 8012d66:	681b      	ldr	r3, [r3, #0]
 8012d68:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8012d6c:	60da      	str	r2, [r3, #12]
      break;
 8012d6e:	e002      	b.n	8012d76 <HAL_TIM_IC_Start_DMA+0x29e>
    }

    default:
      status = HAL_ERROR;
 8012d70:	2301      	movs	r3, #1
 8012d72:	75fb      	strb	r3, [r7, #23]
      break;
 8012d74:	bf00      	nop
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8012d76:	68fb      	ldr	r3, [r7, #12]
 8012d78:	681b      	ldr	r3, [r3, #0]
 8012d7a:	4a25      	ldr	r2, [pc, #148]	@ (8012e10 <HAL_TIM_IC_Start_DMA+0x338>)
 8012d7c:	4293      	cmp	r3, r2
 8012d7e:	d022      	beq.n	8012dc6 <HAL_TIM_IC_Start_DMA+0x2ee>
 8012d80:	68fb      	ldr	r3, [r7, #12]
 8012d82:	681b      	ldr	r3, [r3, #0]
 8012d84:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8012d88:	d01d      	beq.n	8012dc6 <HAL_TIM_IC_Start_DMA+0x2ee>
 8012d8a:	68fb      	ldr	r3, [r7, #12]
 8012d8c:	681b      	ldr	r3, [r3, #0]
 8012d8e:	4a21      	ldr	r2, [pc, #132]	@ (8012e14 <HAL_TIM_IC_Start_DMA+0x33c>)
 8012d90:	4293      	cmp	r3, r2
 8012d92:	d018      	beq.n	8012dc6 <HAL_TIM_IC_Start_DMA+0x2ee>
 8012d94:	68fb      	ldr	r3, [r7, #12]
 8012d96:	681b      	ldr	r3, [r3, #0]
 8012d98:	4a1f      	ldr	r2, [pc, #124]	@ (8012e18 <HAL_TIM_IC_Start_DMA+0x340>)
 8012d9a:	4293      	cmp	r3, r2
 8012d9c:	d013      	beq.n	8012dc6 <HAL_TIM_IC_Start_DMA+0x2ee>
 8012d9e:	68fb      	ldr	r3, [r7, #12]
 8012da0:	681b      	ldr	r3, [r3, #0]
 8012da2:	4a1e      	ldr	r2, [pc, #120]	@ (8012e1c <HAL_TIM_IC_Start_DMA+0x344>)
 8012da4:	4293      	cmp	r3, r2
 8012da6:	d00e      	beq.n	8012dc6 <HAL_TIM_IC_Start_DMA+0x2ee>
 8012da8:	68fb      	ldr	r3, [r7, #12]
 8012daa:	681b      	ldr	r3, [r3, #0]
 8012dac:	4a1c      	ldr	r2, [pc, #112]	@ (8012e20 <HAL_TIM_IC_Start_DMA+0x348>)
 8012dae:	4293      	cmp	r3, r2
 8012db0:	d009      	beq.n	8012dc6 <HAL_TIM_IC_Start_DMA+0x2ee>
 8012db2:	68fb      	ldr	r3, [r7, #12]
 8012db4:	681b      	ldr	r3, [r3, #0]
 8012db6:	4a1b      	ldr	r2, [pc, #108]	@ (8012e24 <HAL_TIM_IC_Start_DMA+0x34c>)
 8012db8:	4293      	cmp	r3, r2
 8012dba:	d004      	beq.n	8012dc6 <HAL_TIM_IC_Start_DMA+0x2ee>
 8012dbc:	68fb      	ldr	r3, [r7, #12]
 8012dbe:	681b      	ldr	r3, [r3, #0]
 8012dc0:	4a19      	ldr	r2, [pc, #100]	@ (8012e28 <HAL_TIM_IC_Start_DMA+0x350>)
 8012dc2:	4293      	cmp	r3, r2
 8012dc4:	d111      	bne.n	8012dea <HAL_TIM_IC_Start_DMA+0x312>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8012dc6:	68fb      	ldr	r3, [r7, #12]
 8012dc8:	681b      	ldr	r3, [r3, #0]
 8012dca:	689b      	ldr	r3, [r3, #8]
 8012dcc:	f003 0307 	and.w	r3, r3, #7
 8012dd0:	613b      	str	r3, [r7, #16]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8012dd2:	693b      	ldr	r3, [r7, #16]
 8012dd4:	2b06      	cmp	r3, #6
 8012dd6:	d010      	beq.n	8012dfa <HAL_TIM_IC_Start_DMA+0x322>
    {
      __HAL_TIM_ENABLE(htim);
 8012dd8:	68fb      	ldr	r3, [r7, #12]
 8012dda:	681b      	ldr	r3, [r3, #0]
 8012ddc:	681a      	ldr	r2, [r3, #0]
 8012dde:	68fb      	ldr	r3, [r7, #12]
 8012de0:	681b      	ldr	r3, [r3, #0]
 8012de2:	f042 0201 	orr.w	r2, r2, #1
 8012de6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8012de8:	e007      	b.n	8012dfa <HAL_TIM_IC_Start_DMA+0x322>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8012dea:	68fb      	ldr	r3, [r7, #12]
 8012dec:	681b      	ldr	r3, [r3, #0]
 8012dee:	681a      	ldr	r2, [r3, #0]
 8012df0:	68fb      	ldr	r3, [r7, #12]
 8012df2:	681b      	ldr	r3, [r3, #0]
 8012df4:	f042 0201 	orr.w	r2, r2, #1
 8012df8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8012dfa:	7dfb      	ldrb	r3, [r7, #23]
}
 8012dfc:	4618      	mov	r0, r3
 8012dfe:	3718      	adds	r7, #24
 8012e00:	46bd      	mov	sp, r7
 8012e02:	bd80      	pop	{r7, pc}
 8012e04:	08015761 	.word	0x08015761
 8012e08:	08015829 	.word	0x08015829
 8012e0c:	080155bf 	.word	0x080155bf
 8012e10:	40010000 	.word	0x40010000
 8012e14:	40000400 	.word	0x40000400
 8012e18:	40000800 	.word	0x40000800
 8012e1c:	40000c00 	.word	0x40000c00
 8012e20:	40010400 	.word	0x40010400
 8012e24:	40014000 	.word	0x40014000
 8012e28:	40001800 	.word	0x40001800

08012e2c <HAL_TIM_IC_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8012e2c:	b580      	push	{r7, lr}
 8012e2e:	b084      	sub	sp, #16
 8012e30:	af00      	add	r7, sp, #0
 8012e32:	6078      	str	r0, [r7, #4]
 8012e34:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8012e36:	2300      	movs	r3, #0
 8012e38:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
  assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));

  /* Disable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8012e3a:	687b      	ldr	r3, [r7, #4]
 8012e3c:	681b      	ldr	r3, [r3, #0]
 8012e3e:	2200      	movs	r2, #0
 8012e40:	6839      	ldr	r1, [r7, #0]
 8012e42:	4618      	mov	r0, r3
 8012e44:	f003 fa1a 	bl	801627c <TIM_CCxChannelCmd>

  switch (Channel)
 8012e48:	683b      	ldr	r3, [r7, #0]
 8012e4a:	2b0c      	cmp	r3, #12
 8012e4c:	d854      	bhi.n	8012ef8 <HAL_TIM_IC_Stop_DMA+0xcc>
 8012e4e:	a201      	add	r2, pc, #4	@ (adr r2, 8012e54 <HAL_TIM_IC_Stop_DMA+0x28>)
 8012e50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012e54:	08012e89 	.word	0x08012e89
 8012e58:	08012ef9 	.word	0x08012ef9
 8012e5c:	08012ef9 	.word	0x08012ef9
 8012e60:	08012ef9 	.word	0x08012ef9
 8012e64:	08012ea5 	.word	0x08012ea5
 8012e68:	08012ef9 	.word	0x08012ef9
 8012e6c:	08012ef9 	.word	0x08012ef9
 8012e70:	08012ef9 	.word	0x08012ef9
 8012e74:	08012ec1 	.word	0x08012ec1
 8012e78:	08012ef9 	.word	0x08012ef9
 8012e7c:	08012ef9 	.word	0x08012ef9
 8012e80:	08012ef9 	.word	0x08012ef9
 8012e84:	08012edd 	.word	0x08012edd
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8012e88:	687b      	ldr	r3, [r7, #4]
 8012e8a:	681b      	ldr	r3, [r3, #0]
 8012e8c:	68da      	ldr	r2, [r3, #12]
 8012e8e:	687b      	ldr	r3, [r7, #4]
 8012e90:	681b      	ldr	r3, [r3, #0]
 8012e92:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8012e96:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8012e98:	687b      	ldr	r3, [r7, #4]
 8012e9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012e9c:	4618      	mov	r0, r3
 8012e9e:	f7f0 f97c 	bl	800319a <HAL_DMA_Abort_IT>
      break;
 8012ea2:	e02c      	b.n	8012efe <HAL_TIM_IC_Stop_DMA+0xd2>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8012ea4:	687b      	ldr	r3, [r7, #4]
 8012ea6:	681b      	ldr	r3, [r3, #0]
 8012ea8:	68da      	ldr	r2, [r3, #12]
 8012eaa:	687b      	ldr	r3, [r7, #4]
 8012eac:	681b      	ldr	r3, [r3, #0]
 8012eae:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8012eb2:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8012eb4:	687b      	ldr	r3, [r7, #4]
 8012eb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012eb8:	4618      	mov	r0, r3
 8012eba:	f7f0 f96e 	bl	800319a <HAL_DMA_Abort_IT>
      break;
 8012ebe:	e01e      	b.n	8012efe <HAL_TIM_IC_Stop_DMA+0xd2>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3  DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8012ec0:	687b      	ldr	r3, [r7, #4]
 8012ec2:	681b      	ldr	r3, [r3, #0]
 8012ec4:	68da      	ldr	r2, [r3, #12]
 8012ec6:	687b      	ldr	r3, [r7, #4]
 8012ec8:	681b      	ldr	r3, [r3, #0]
 8012eca:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8012ece:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8012ed0:	687b      	ldr	r3, [r7, #4]
 8012ed2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012ed4:	4618      	mov	r0, r3
 8012ed6:	f7f0 f960 	bl	800319a <HAL_DMA_Abort_IT>
      break;
 8012eda:	e010      	b.n	8012efe <HAL_TIM_IC_Stop_DMA+0xd2>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4  DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8012edc:	687b      	ldr	r3, [r7, #4]
 8012ede:	681b      	ldr	r3, [r3, #0]
 8012ee0:	68da      	ldr	r2, [r3, #12]
 8012ee2:	687b      	ldr	r3, [r7, #4]
 8012ee4:	681b      	ldr	r3, [r3, #0]
 8012ee6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8012eea:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8012eec:	687b      	ldr	r3, [r7, #4]
 8012eee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012ef0:	4618      	mov	r0, r3
 8012ef2:	f7f0 f952 	bl	800319a <HAL_DMA_Abort_IT>
      break;
 8012ef6:	e002      	b.n	8012efe <HAL_TIM_IC_Stop_DMA+0xd2>
    }

    default:
      status = HAL_ERROR;
 8012ef8:	2301      	movs	r3, #1
 8012efa:	73fb      	strb	r3, [r7, #15]
      break;
 8012efc:	bf00      	nop
  }

  if (status == HAL_OK)
 8012efe:	7bfb      	ldrb	r3, [r7, #15]
 8012f00:	2b00      	cmp	r3, #0
 8012f02:	d14f      	bne.n	8012fa4 <HAL_TIM_IC_Stop_DMA+0x178>
  {
    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8012f04:	687b      	ldr	r3, [r7, #4]
 8012f06:	681b      	ldr	r3, [r3, #0]
 8012f08:	6a1a      	ldr	r2, [r3, #32]
 8012f0a:	f241 1311 	movw	r3, #4369	@ 0x1111
 8012f0e:	4013      	ands	r3, r2
 8012f10:	2b00      	cmp	r3, #0
 8012f12:	d10f      	bne.n	8012f34 <HAL_TIM_IC_Stop_DMA+0x108>
 8012f14:	687b      	ldr	r3, [r7, #4]
 8012f16:	681b      	ldr	r3, [r3, #0]
 8012f18:	6a1a      	ldr	r2, [r3, #32]
 8012f1a:	f240 4344 	movw	r3, #1092	@ 0x444
 8012f1e:	4013      	ands	r3, r2
 8012f20:	2b00      	cmp	r3, #0
 8012f22:	d107      	bne.n	8012f34 <HAL_TIM_IC_Stop_DMA+0x108>
 8012f24:	687b      	ldr	r3, [r7, #4]
 8012f26:	681b      	ldr	r3, [r3, #0]
 8012f28:	681a      	ldr	r2, [r3, #0]
 8012f2a:	687b      	ldr	r3, [r7, #4]
 8012f2c:	681b      	ldr	r3, [r3, #0]
 8012f2e:	f022 0201 	bic.w	r2, r2, #1
 8012f32:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8012f34:	683b      	ldr	r3, [r7, #0]
 8012f36:	2b00      	cmp	r3, #0
 8012f38:	d104      	bne.n	8012f44 <HAL_TIM_IC_Stop_DMA+0x118>
 8012f3a:	687b      	ldr	r3, [r7, #4]
 8012f3c:	2201      	movs	r2, #1
 8012f3e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8012f42:	e013      	b.n	8012f6c <HAL_TIM_IC_Stop_DMA+0x140>
 8012f44:	683b      	ldr	r3, [r7, #0]
 8012f46:	2b04      	cmp	r3, #4
 8012f48:	d104      	bne.n	8012f54 <HAL_TIM_IC_Stop_DMA+0x128>
 8012f4a:	687b      	ldr	r3, [r7, #4]
 8012f4c:	2201      	movs	r2, #1
 8012f4e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8012f52:	e00b      	b.n	8012f6c <HAL_TIM_IC_Stop_DMA+0x140>
 8012f54:	683b      	ldr	r3, [r7, #0]
 8012f56:	2b08      	cmp	r3, #8
 8012f58:	d104      	bne.n	8012f64 <HAL_TIM_IC_Stop_DMA+0x138>
 8012f5a:	687b      	ldr	r3, [r7, #4]
 8012f5c:	2201      	movs	r2, #1
 8012f5e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8012f62:	e003      	b.n	8012f6c <HAL_TIM_IC_Stop_DMA+0x140>
 8012f64:	687b      	ldr	r3, [r7, #4]
 8012f66:	2201      	movs	r2, #1
 8012f68:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8012f6c:	683b      	ldr	r3, [r7, #0]
 8012f6e:	2b00      	cmp	r3, #0
 8012f70:	d104      	bne.n	8012f7c <HAL_TIM_IC_Stop_DMA+0x150>
 8012f72:	687b      	ldr	r3, [r7, #4]
 8012f74:	2201      	movs	r2, #1
 8012f76:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8012f7a:	e013      	b.n	8012fa4 <HAL_TIM_IC_Stop_DMA+0x178>
 8012f7c:	683b      	ldr	r3, [r7, #0]
 8012f7e:	2b04      	cmp	r3, #4
 8012f80:	d104      	bne.n	8012f8c <HAL_TIM_IC_Stop_DMA+0x160>
 8012f82:	687b      	ldr	r3, [r7, #4]
 8012f84:	2201      	movs	r2, #1
 8012f86:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8012f8a:	e00b      	b.n	8012fa4 <HAL_TIM_IC_Stop_DMA+0x178>
 8012f8c:	683b      	ldr	r3, [r7, #0]
 8012f8e:	2b08      	cmp	r3, #8
 8012f90:	d104      	bne.n	8012f9c <HAL_TIM_IC_Stop_DMA+0x170>
 8012f92:	687b      	ldr	r3, [r7, #4]
 8012f94:	2201      	movs	r2, #1
 8012f96:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8012f9a:	e003      	b.n	8012fa4 <HAL_TIM_IC_Stop_DMA+0x178>
 8012f9c:	687b      	ldr	r3, [r7, #4]
 8012f9e:	2201      	movs	r2, #1
 8012fa0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
  }

  /* Return function status */
  return status;
 8012fa4:	7bfb      	ldrb	r3, [r7, #15]
}
 8012fa6:	4618      	mov	r0, r3
 8012fa8:	3710      	adds	r7, #16
 8012faa:	46bd      	mov	sp, r7
 8012fac:	bd80      	pop	{r7, pc}
 8012fae:	bf00      	nop

08012fb0 <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 8012fb0:	b580      	push	{r7, lr}
 8012fb2:	b082      	sub	sp, #8
 8012fb4:	af00      	add	r7, sp, #0
 8012fb6:	6078      	str	r0, [r7, #4]
 8012fb8:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8012fba:	687b      	ldr	r3, [r7, #4]
 8012fbc:	2b00      	cmp	r3, #0
 8012fbe:	d101      	bne.n	8012fc4 <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 8012fc0:	2301      	movs	r3, #1
 8012fc2:	e041      	b.n	8013048 <HAL_TIM_OnePulse_Init+0x98>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8012fc4:	687b      	ldr	r3, [r7, #4]
 8012fc6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8012fca:	b2db      	uxtb	r3, r3
 8012fcc:	2b00      	cmp	r3, #0
 8012fce:	d106      	bne.n	8012fde <HAL_TIM_OnePulse_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8012fd0:	687b      	ldr	r3, [r7, #4]
 8012fd2:	2200      	movs	r2, #0
 8012fd4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OnePulse_MspInit(htim);
 8012fd8:	6878      	ldr	r0, [r7, #4]
 8012fda:	f000 f87d 	bl	80130d8 <HAL_TIM_OnePulse_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8012fde:	687b      	ldr	r3, [r7, #4]
 8012fe0:	2202      	movs	r2, #2
 8012fe2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8012fe6:	687b      	ldr	r3, [r7, #4]
 8012fe8:	681a      	ldr	r2, [r3, #0]
 8012fea:	687b      	ldr	r3, [r7, #4]
 8012fec:	3304      	adds	r3, #4
 8012fee:	4619      	mov	r1, r3
 8012ff0:	4610      	mov	r0, r2
 8012ff2:	f002 fc97 	bl	8015924 <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 8012ff6:	687b      	ldr	r3, [r7, #4]
 8012ff8:	681b      	ldr	r3, [r3, #0]
 8012ffa:	681a      	ldr	r2, [r3, #0]
 8012ffc:	687b      	ldr	r3, [r7, #4]
 8012ffe:	681b      	ldr	r3, [r3, #0]
 8013000:	f022 0208 	bic.w	r2, r2, #8
 8013004:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 8013006:	687b      	ldr	r3, [r7, #4]
 8013008:	681b      	ldr	r3, [r3, #0]
 801300a:	6819      	ldr	r1, [r3, #0]
 801300c:	687b      	ldr	r3, [r7, #4]
 801300e:	681b      	ldr	r3, [r3, #0]
 8013010:	683a      	ldr	r2, [r7, #0]
 8013012:	430a      	orrs	r2, r1
 8013014:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8013016:	687b      	ldr	r3, [r7, #4]
 8013018:	2201      	movs	r2, #1
 801301a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 801301e:	687b      	ldr	r3, [r7, #4]
 8013020:	2201      	movs	r2, #1
 8013022:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8013026:	687b      	ldr	r3, [r7, #4]
 8013028:	2201      	movs	r2, #1
 801302a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 801302e:	687b      	ldr	r3, [r7, #4]
 8013030:	2201      	movs	r2, #1
 8013032:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8013036:	687b      	ldr	r3, [r7, #4]
 8013038:	2201      	movs	r2, #1
 801303a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 801303e:	687b      	ldr	r3, [r7, #4]
 8013040:	2201      	movs	r2, #1
 8013042:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8013046:	2300      	movs	r3, #0
}
 8013048:	4618      	mov	r0, r3
 801304a:	3708      	adds	r7, #8
 801304c:	46bd      	mov	sp, r7
 801304e:	bd80      	pop	{r7, pc}

08013050 <HAL_TIM_OnePulse_DeInit>:
  * @brief  DeInitializes the TIM One Pulse
  * @param  htim TIM One Pulse handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_DeInit(TIM_HandleTypeDef *htim)
{
 8013050:	b580      	push	{r7, lr}
 8013052:	b082      	sub	sp, #8
 8013054:	af00      	add	r7, sp, #0
 8013056:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  htim->State = HAL_TIM_STATE_BUSY;
 8013058:	687b      	ldr	r3, [r7, #4]
 801305a:	2202      	movs	r2, #2
 801305c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the TIM Peripheral Clock */
  __HAL_TIM_DISABLE(htim);
 8013060:	687b      	ldr	r3, [r7, #4]
 8013062:	681b      	ldr	r3, [r3, #0]
 8013064:	6a1a      	ldr	r2, [r3, #32]
 8013066:	f241 1311 	movw	r3, #4369	@ 0x1111
 801306a:	4013      	ands	r3, r2
 801306c:	2b00      	cmp	r3, #0
 801306e:	d10f      	bne.n	8013090 <HAL_TIM_OnePulse_DeInit+0x40>
 8013070:	687b      	ldr	r3, [r7, #4]
 8013072:	681b      	ldr	r3, [r3, #0]
 8013074:	6a1a      	ldr	r2, [r3, #32]
 8013076:	f240 4344 	movw	r3, #1092	@ 0x444
 801307a:	4013      	ands	r3, r2
 801307c:	2b00      	cmp	r3, #0
 801307e:	d107      	bne.n	8013090 <HAL_TIM_OnePulse_DeInit+0x40>
 8013080:	687b      	ldr	r3, [r7, #4]
 8013082:	681b      	ldr	r3, [r3, #0]
 8013084:	681a      	ldr	r2, [r3, #0]
 8013086:	687b      	ldr	r3, [r7, #4]
 8013088:	681b      	ldr	r3, [r3, #0]
 801308a:	f022 0201 	bic.w	r2, r2, #1
 801308e:	601a      	str	r2, [r3, #0]
  }
  /* DeInit the low level hardware */
  htim->OnePulse_MspDeInitCallback(htim);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_TIM_OnePulse_MspDeInit(htim);
 8013090:	6878      	ldr	r0, [r7, #4]
 8013092:	f000 f82b 	bl	80130ec <HAL_TIM_OnePulse_MspDeInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  /* Change the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_RESET;
 8013096:	687b      	ldr	r3, [r7, #4]
 8013098:	2200      	movs	r2, #0
 801309a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_RESET);
 801309e:	687b      	ldr	r3, [r7, #4]
 80130a0:	2200      	movs	r2, #0
 80130a2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_RESET);
 80130a6:	687b      	ldr	r3, [r7, #4]
 80130a8:	2200      	movs	r2, #0
 80130aa:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_RESET);
 80130ae:	687b      	ldr	r3, [r7, #4]
 80130b0:	2200      	movs	r2, #0
 80130b2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_RESET);
 80130b6:	687b      	ldr	r3, [r7, #4]
 80130b8:	2200      	movs	r2, #0
 80130ba:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Change TIM state */
  htim->State = HAL_TIM_STATE_RESET;
 80130be:	687b      	ldr	r3, [r7, #4]
 80130c0:	2200      	movs	r2, #0
 80130c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Release Lock */
  __HAL_UNLOCK(htim);
 80130c6:	687b      	ldr	r3, [r7, #4]
 80130c8:	2200      	movs	r2, #0
 80130ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80130ce:	2300      	movs	r3, #0
}
 80130d0:	4618      	mov	r0, r3
 80130d2:	3708      	adds	r7, #8
 80130d4:	46bd      	mov	sp, r7
 80130d6:	bd80      	pop	{r7, pc}

080130d8 <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 80130d8:	b480      	push	{r7}
 80130da:	b083      	sub	sp, #12
 80130dc:	af00      	add	r7, sp, #0
 80130de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 80130e0:	bf00      	nop
 80130e2:	370c      	adds	r7, #12
 80130e4:	46bd      	mov	sp, r7
 80130e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80130ea:	4770      	bx	lr

080130ec <HAL_TIM_OnePulse_MspDeInit>:
  * @brief  DeInitializes TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspDeInit(TIM_HandleTypeDef *htim)
{
 80130ec:	b480      	push	{r7}
 80130ee:	b083      	sub	sp, #12
 80130f0:	af00      	add	r7, sp, #0
 80130f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspDeInit could be implemented in the user file
   */
}
 80130f4:	bf00      	nop
 80130f6:	370c      	adds	r7, #12
 80130f8:	46bd      	mov	sp, r7
 80130fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80130fe:	4770      	bx	lr

08013100 <HAL_TIM_OnePulse_Start>:
  * @param  htim TIM One Pulse handle
  * @param  OutputChannel See note above
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Start(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
{
 8013100:	b580      	push	{r7, lr}
 8013102:	b084      	sub	sp, #16
 8013104:	af00      	add	r7, sp, #0
 8013106:	6078      	str	r0, [r7, #4]
 8013108:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 801310a:	687b      	ldr	r3, [r7, #4]
 801310c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8013110:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8013112:	687b      	ldr	r3, [r7, #4]
 8013114:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8013118:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 801311a:	687b      	ldr	r3, [r7, #4]
 801311c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8013120:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8013122:	687b      	ldr	r3, [r7, #4]
 8013124:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8013128:	733b      	strb	r3, [r7, #12]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(OutputChannel);

  /* Check the TIM channels state */
  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 801312a:	7bfb      	ldrb	r3, [r7, #15]
 801312c:	2b01      	cmp	r3, #1
 801312e:	d108      	bne.n	8013142 <HAL_TIM_OnePulse_Start+0x42>
      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8013130:	7bbb      	ldrb	r3, [r7, #14]
 8013132:	2b01      	cmp	r3, #1
 8013134:	d105      	bne.n	8013142 <HAL_TIM_OnePulse_Start+0x42>
      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8013136:	7b7b      	ldrb	r3, [r7, #13]
 8013138:	2b01      	cmp	r3, #1
 801313a:	d102      	bne.n	8013142 <HAL_TIM_OnePulse_Start+0x42>
      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 801313c:	7b3b      	ldrb	r3, [r7, #12]
 801313e:	2b01      	cmp	r3, #1
 8013140:	d001      	beq.n	8013146 <HAL_TIM_OnePulse_Start+0x46>
  {
    return HAL_ERROR;
 8013142:	2301      	movs	r3, #1
 8013144:	e035      	b.n	80131b2 <HAL_TIM_OnePulse_Start+0xb2>
  }

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8013146:	687b      	ldr	r3, [r7, #4]
 8013148:	2202      	movs	r2, #2
 801314a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 801314e:	687b      	ldr	r3, [r7, #4]
 8013150:	2202      	movs	r2, #2
 8013152:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8013156:	687b      	ldr	r3, [r7, #4]
 8013158:	2202      	movs	r2, #2
 801315a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 801315e:	687b      	ldr	r3, [r7, #4]
 8013160:	2202      	movs	r2, #2
 8013162:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    whatever the combination, the TIM_CHANNEL_1 and TIM_CHANNEL_2 should be enabled together

    No need to enable the counter, it's enabled automatically by hardware
    (the counter starts in response to a stimulus and generate a pulse */

  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8013166:	687b      	ldr	r3, [r7, #4]
 8013168:	681b      	ldr	r3, [r3, #0]
 801316a:	2201      	movs	r2, #1
 801316c:	2100      	movs	r1, #0
 801316e:	4618      	mov	r0, r3
 8013170:	f003 f884 	bl	801627c <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8013174:	687b      	ldr	r3, [r7, #4]
 8013176:	681b      	ldr	r3, [r3, #0]
 8013178:	2201      	movs	r2, #1
 801317a:	2104      	movs	r1, #4
 801317c:	4618      	mov	r0, r3
 801317e:	f003 f87d 	bl	801627c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8013182:	687b      	ldr	r3, [r7, #4]
 8013184:	681b      	ldr	r3, [r3, #0]
 8013186:	4a0d      	ldr	r2, [pc, #52]	@ (80131bc <HAL_TIM_OnePulse_Start+0xbc>)
 8013188:	4293      	cmp	r3, r2
 801318a:	d004      	beq.n	8013196 <HAL_TIM_OnePulse_Start+0x96>
 801318c:	687b      	ldr	r3, [r7, #4]
 801318e:	681b      	ldr	r3, [r3, #0]
 8013190:	4a0b      	ldr	r2, [pc, #44]	@ (80131c0 <HAL_TIM_OnePulse_Start+0xc0>)
 8013192:	4293      	cmp	r3, r2
 8013194:	d101      	bne.n	801319a <HAL_TIM_OnePulse_Start+0x9a>
 8013196:	2301      	movs	r3, #1
 8013198:	e000      	b.n	801319c <HAL_TIM_OnePulse_Start+0x9c>
 801319a:	2300      	movs	r3, #0
 801319c:	2b00      	cmp	r3, #0
 801319e:	d007      	beq.n	80131b0 <HAL_TIM_OnePulse_Start+0xb0>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80131a0:	687b      	ldr	r3, [r7, #4]
 80131a2:	681b      	ldr	r3, [r3, #0]
 80131a4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80131a6:	687b      	ldr	r3, [r7, #4]
 80131a8:	681b      	ldr	r3, [r3, #0]
 80131aa:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80131ae:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 80131b0:	2300      	movs	r3, #0
}
 80131b2:	4618      	mov	r0, r3
 80131b4:	3710      	adds	r7, #16
 80131b6:	46bd      	mov	sp, r7
 80131b8:	bd80      	pop	{r7, pc}
 80131ba:	bf00      	nop
 80131bc:	40010000 	.word	0x40010000
 80131c0:	40010400 	.word	0x40010400

080131c4 <HAL_TIM_OnePulse_Stop>:
  * @param  htim TIM One Pulse handle
  * @param  OutputChannel See note above
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Stop(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
{
 80131c4:	b580      	push	{r7, lr}
 80131c6:	b082      	sub	sp, #8
 80131c8:	af00      	add	r7, sp, #0
 80131ca:	6078      	str	r0, [r7, #4]
 80131cc:	6039      	str	r1, [r7, #0]
  (in the OPM Mode the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2)
  if TIM_CHANNEL_1 is used as output, the TIM_CHANNEL_2 will be used as input and
  if TIM_CHANNEL_1 is used as input, the TIM_CHANNEL_2 will be used as output
  whatever the combination, the TIM_CHANNEL_1 and TIM_CHANNEL_2 should be disabled together */

  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 80131ce:	687b      	ldr	r3, [r7, #4]
 80131d0:	681b      	ldr	r3, [r3, #0]
 80131d2:	2200      	movs	r2, #0
 80131d4:	2100      	movs	r1, #0
 80131d6:	4618      	mov	r0, r3
 80131d8:	f003 f850 	bl	801627c <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 80131dc:	687b      	ldr	r3, [r7, #4]
 80131de:	681b      	ldr	r3, [r3, #0]
 80131e0:	2200      	movs	r2, #0
 80131e2:	2104      	movs	r1, #4
 80131e4:	4618      	mov	r0, r3
 80131e6:	f003 f849 	bl	801627c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80131ea:	687b      	ldr	r3, [r7, #4]
 80131ec:	681b      	ldr	r3, [r3, #0]
 80131ee:	4a29      	ldr	r2, [pc, #164]	@ (8013294 <HAL_TIM_OnePulse_Stop+0xd0>)
 80131f0:	4293      	cmp	r3, r2
 80131f2:	d004      	beq.n	80131fe <HAL_TIM_OnePulse_Stop+0x3a>
 80131f4:	687b      	ldr	r3, [r7, #4]
 80131f6:	681b      	ldr	r3, [r3, #0]
 80131f8:	4a27      	ldr	r2, [pc, #156]	@ (8013298 <HAL_TIM_OnePulse_Stop+0xd4>)
 80131fa:	4293      	cmp	r3, r2
 80131fc:	d101      	bne.n	8013202 <HAL_TIM_OnePulse_Stop+0x3e>
 80131fe:	2301      	movs	r3, #1
 8013200:	e000      	b.n	8013204 <HAL_TIM_OnePulse_Stop+0x40>
 8013202:	2300      	movs	r3, #0
 8013204:	2b00      	cmp	r3, #0
 8013206:	d017      	beq.n	8013238 <HAL_TIM_OnePulse_Stop+0x74>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8013208:	687b      	ldr	r3, [r7, #4]
 801320a:	681b      	ldr	r3, [r3, #0]
 801320c:	6a1a      	ldr	r2, [r3, #32]
 801320e:	f241 1311 	movw	r3, #4369	@ 0x1111
 8013212:	4013      	ands	r3, r2
 8013214:	2b00      	cmp	r3, #0
 8013216:	d10f      	bne.n	8013238 <HAL_TIM_OnePulse_Stop+0x74>
 8013218:	687b      	ldr	r3, [r7, #4]
 801321a:	681b      	ldr	r3, [r3, #0]
 801321c:	6a1a      	ldr	r2, [r3, #32]
 801321e:	f240 4344 	movw	r3, #1092	@ 0x444
 8013222:	4013      	ands	r3, r2
 8013224:	2b00      	cmp	r3, #0
 8013226:	d107      	bne.n	8013238 <HAL_TIM_OnePulse_Stop+0x74>
 8013228:	687b      	ldr	r3, [r7, #4]
 801322a:	681b      	ldr	r3, [r3, #0]
 801322c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801322e:	687b      	ldr	r3, [r7, #4]
 8013230:	681b      	ldr	r3, [r3, #0]
 8013232:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8013236:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8013238:	687b      	ldr	r3, [r7, #4]
 801323a:	681b      	ldr	r3, [r3, #0]
 801323c:	6a1a      	ldr	r2, [r3, #32]
 801323e:	f241 1311 	movw	r3, #4369	@ 0x1111
 8013242:	4013      	ands	r3, r2
 8013244:	2b00      	cmp	r3, #0
 8013246:	d10f      	bne.n	8013268 <HAL_TIM_OnePulse_Stop+0xa4>
 8013248:	687b      	ldr	r3, [r7, #4]
 801324a:	681b      	ldr	r3, [r3, #0]
 801324c:	6a1a      	ldr	r2, [r3, #32]
 801324e:	f240 4344 	movw	r3, #1092	@ 0x444
 8013252:	4013      	ands	r3, r2
 8013254:	2b00      	cmp	r3, #0
 8013256:	d107      	bne.n	8013268 <HAL_TIM_OnePulse_Stop+0xa4>
 8013258:	687b      	ldr	r3, [r7, #4]
 801325a:	681b      	ldr	r3, [r3, #0]
 801325c:	681a      	ldr	r2, [r3, #0]
 801325e:	687b      	ldr	r3, [r7, #4]
 8013260:	681b      	ldr	r3, [r3, #0]
 8013262:	f022 0201 	bic.w	r2, r2, #1
 8013266:	601a      	str	r2, [r3, #0]

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8013268:	687b      	ldr	r3, [r7, #4]
 801326a:	2201      	movs	r2, #1
 801326c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8013270:	687b      	ldr	r3, [r7, #4]
 8013272:	2201      	movs	r2, #1
 8013274:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8013278:	687b      	ldr	r3, [r7, #4]
 801327a:	2201      	movs	r2, #1
 801327c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8013280:	687b      	ldr	r3, [r7, #4]
 8013282:	2201      	movs	r2, #1
 8013284:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 8013288:	2300      	movs	r3, #0
}
 801328a:	4618      	mov	r0, r3
 801328c:	3708      	adds	r7, #8
 801328e:	46bd      	mov	sp, r7
 8013290:	bd80      	pop	{r7, pc}
 8013292:	bf00      	nop
 8013294:	40010000 	.word	0x40010000
 8013298:	40010400 	.word	0x40010400

0801329c <HAL_TIM_OnePulse_Start_IT>:
  * @param  htim TIM One Pulse handle
  * @param  OutputChannel See note above
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Start_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
{
 801329c:	b580      	push	{r7, lr}
 801329e:	b084      	sub	sp, #16
 80132a0:	af00      	add	r7, sp, #0
 80132a2:	6078      	str	r0, [r7, #4]
 80132a4:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80132a6:	687b      	ldr	r3, [r7, #4]
 80132a8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80132ac:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80132ae:	687b      	ldr	r3, [r7, #4]
 80132b0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80132b4:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80132b6:	687b      	ldr	r3, [r7, #4]
 80132b8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80132bc:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80132be:	687b      	ldr	r3, [r7, #4]
 80132c0:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80132c4:	733b      	strb	r3, [r7, #12]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(OutputChannel);

  /* Check the TIM channels state */
  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80132c6:	7bfb      	ldrb	r3, [r7, #15]
 80132c8:	2b01      	cmp	r3, #1
 80132ca:	d108      	bne.n	80132de <HAL_TIM_OnePulse_Start_IT+0x42>
      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80132cc:	7bbb      	ldrb	r3, [r7, #14]
 80132ce:	2b01      	cmp	r3, #1
 80132d0:	d105      	bne.n	80132de <HAL_TIM_OnePulse_Start_IT+0x42>
      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80132d2:	7b7b      	ldrb	r3, [r7, #13]
 80132d4:	2b01      	cmp	r3, #1
 80132d6:	d102      	bne.n	80132de <HAL_TIM_OnePulse_Start_IT+0x42>
      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80132d8:	7b3b      	ldrb	r3, [r7, #12]
 80132da:	2b01      	cmp	r3, #1
 80132dc:	d001      	beq.n	80132e2 <HAL_TIM_OnePulse_Start_IT+0x46>
  {
    return HAL_ERROR;
 80132de:	2301      	movs	r3, #1
 80132e0:	e045      	b.n	801336e <HAL_TIM_OnePulse_Start_IT+0xd2>
  }

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80132e2:	687b      	ldr	r3, [r7, #4]
 80132e4:	2202      	movs	r2, #2
 80132e6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80132ea:	687b      	ldr	r3, [r7, #4]
 80132ec:	2202      	movs	r2, #2
 80132ee:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80132f2:	687b      	ldr	r3, [r7, #4]
 80132f4:	2202      	movs	r2, #2
 80132f6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80132fa:	687b      	ldr	r3, [r7, #4]
 80132fc:	2202      	movs	r2, #2
 80132fe:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

    No need to enable the counter, it's enabled automatically by hardware
    (the counter starts in response to a stimulus and generate a pulse */

  /* Enable the TIM Capture/Compare 1 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8013302:	687b      	ldr	r3, [r7, #4]
 8013304:	681b      	ldr	r3, [r3, #0]
 8013306:	68da      	ldr	r2, [r3, #12]
 8013308:	687b      	ldr	r3, [r7, #4]
 801330a:	681b      	ldr	r3, [r3, #0]
 801330c:	f042 0202 	orr.w	r2, r2, #2
 8013310:	60da      	str	r2, [r3, #12]

  /* Enable the TIM Capture/Compare 2 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8013312:	687b      	ldr	r3, [r7, #4]
 8013314:	681b      	ldr	r3, [r3, #0]
 8013316:	68da      	ldr	r2, [r3, #12]
 8013318:	687b      	ldr	r3, [r7, #4]
 801331a:	681b      	ldr	r3, [r3, #0]
 801331c:	f042 0204 	orr.w	r2, r2, #4
 8013320:	60da      	str	r2, [r3, #12]

  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8013322:	687b      	ldr	r3, [r7, #4]
 8013324:	681b      	ldr	r3, [r3, #0]
 8013326:	2201      	movs	r2, #1
 8013328:	2100      	movs	r1, #0
 801332a:	4618      	mov	r0, r3
 801332c:	f002 ffa6 	bl	801627c <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8013330:	687b      	ldr	r3, [r7, #4]
 8013332:	681b      	ldr	r3, [r3, #0]
 8013334:	2201      	movs	r2, #1
 8013336:	2104      	movs	r1, #4
 8013338:	4618      	mov	r0, r3
 801333a:	f002 ff9f 	bl	801627c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 801333e:	687b      	ldr	r3, [r7, #4]
 8013340:	681b      	ldr	r3, [r3, #0]
 8013342:	4a0d      	ldr	r2, [pc, #52]	@ (8013378 <HAL_TIM_OnePulse_Start_IT+0xdc>)
 8013344:	4293      	cmp	r3, r2
 8013346:	d004      	beq.n	8013352 <HAL_TIM_OnePulse_Start_IT+0xb6>
 8013348:	687b      	ldr	r3, [r7, #4]
 801334a:	681b      	ldr	r3, [r3, #0]
 801334c:	4a0b      	ldr	r2, [pc, #44]	@ (801337c <HAL_TIM_OnePulse_Start_IT+0xe0>)
 801334e:	4293      	cmp	r3, r2
 8013350:	d101      	bne.n	8013356 <HAL_TIM_OnePulse_Start_IT+0xba>
 8013352:	2301      	movs	r3, #1
 8013354:	e000      	b.n	8013358 <HAL_TIM_OnePulse_Start_IT+0xbc>
 8013356:	2300      	movs	r3, #0
 8013358:	2b00      	cmp	r3, #0
 801335a:	d007      	beq.n	801336c <HAL_TIM_OnePulse_Start_IT+0xd0>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 801335c:	687b      	ldr	r3, [r7, #4]
 801335e:	681b      	ldr	r3, [r3, #0]
 8013360:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8013362:	687b      	ldr	r3, [r7, #4]
 8013364:	681b      	ldr	r3, [r3, #0]
 8013366:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 801336a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 801336c:	2300      	movs	r3, #0
}
 801336e:	4618      	mov	r0, r3
 8013370:	3710      	adds	r7, #16
 8013372:	46bd      	mov	sp, r7
 8013374:	bd80      	pop	{r7, pc}
 8013376:	bf00      	nop
 8013378:	40010000 	.word	0x40010000
 801337c:	40010400 	.word	0x40010400

08013380 <HAL_TIM_OnePulse_Stop_IT>:
  * @param  htim TIM One Pulse handle
  * @param  OutputChannel See note above
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Stop_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
{
 8013380:	b580      	push	{r7, lr}
 8013382:	b082      	sub	sp, #8
 8013384:	af00      	add	r7, sp, #0
 8013386:	6078      	str	r0, [r7, #4]
 8013388:	6039      	str	r1, [r7, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(OutputChannel);

  /* Disable the TIM Capture/Compare 1 interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 801338a:	687b      	ldr	r3, [r7, #4]
 801338c:	681b      	ldr	r3, [r3, #0]
 801338e:	68da      	ldr	r2, [r3, #12]
 8013390:	687b      	ldr	r3, [r7, #4]
 8013392:	681b      	ldr	r3, [r3, #0]
 8013394:	f022 0202 	bic.w	r2, r2, #2
 8013398:	60da      	str	r2, [r3, #12]

  /* Disable the TIM Capture/Compare 2 interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 801339a:	687b      	ldr	r3, [r7, #4]
 801339c:	681b      	ldr	r3, [r3, #0]
 801339e:	68da      	ldr	r2, [r3, #12]
 80133a0:	687b      	ldr	r3, [r7, #4]
 80133a2:	681b      	ldr	r3, [r3, #0]
 80133a4:	f022 0204 	bic.w	r2, r2, #4
 80133a8:	60da      	str	r2, [r3, #12]
  /* Disable the Capture compare and the Input Capture channels
  (in the OPM Mode the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2)
  if TIM_CHANNEL_1 is used as output, the TIM_CHANNEL_2 will be used as input and
  if TIM_CHANNEL_1 is used as input, the TIM_CHANNEL_2 will be used as output
  whatever the combination, the TIM_CHANNEL_1 and TIM_CHANNEL_2 should be disabled together */
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 80133aa:	687b      	ldr	r3, [r7, #4]
 80133ac:	681b      	ldr	r3, [r3, #0]
 80133ae:	2200      	movs	r2, #0
 80133b0:	2100      	movs	r1, #0
 80133b2:	4618      	mov	r0, r3
 80133b4:	f002 ff62 	bl	801627c <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 80133b8:	687b      	ldr	r3, [r7, #4]
 80133ba:	681b      	ldr	r3, [r3, #0]
 80133bc:	2200      	movs	r2, #0
 80133be:	2104      	movs	r1, #4
 80133c0:	4618      	mov	r0, r3
 80133c2:	f002 ff5b 	bl	801627c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80133c6:	687b      	ldr	r3, [r7, #4]
 80133c8:	681b      	ldr	r3, [r3, #0]
 80133ca:	4a29      	ldr	r2, [pc, #164]	@ (8013470 <HAL_TIM_OnePulse_Stop_IT+0xf0>)
 80133cc:	4293      	cmp	r3, r2
 80133ce:	d004      	beq.n	80133da <HAL_TIM_OnePulse_Stop_IT+0x5a>
 80133d0:	687b      	ldr	r3, [r7, #4]
 80133d2:	681b      	ldr	r3, [r3, #0]
 80133d4:	4a27      	ldr	r2, [pc, #156]	@ (8013474 <HAL_TIM_OnePulse_Stop_IT+0xf4>)
 80133d6:	4293      	cmp	r3, r2
 80133d8:	d101      	bne.n	80133de <HAL_TIM_OnePulse_Stop_IT+0x5e>
 80133da:	2301      	movs	r3, #1
 80133dc:	e000      	b.n	80133e0 <HAL_TIM_OnePulse_Stop_IT+0x60>
 80133de:	2300      	movs	r3, #0
 80133e0:	2b00      	cmp	r3, #0
 80133e2:	d017      	beq.n	8013414 <HAL_TIM_OnePulse_Stop_IT+0x94>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80133e4:	687b      	ldr	r3, [r7, #4]
 80133e6:	681b      	ldr	r3, [r3, #0]
 80133e8:	6a1a      	ldr	r2, [r3, #32]
 80133ea:	f241 1311 	movw	r3, #4369	@ 0x1111
 80133ee:	4013      	ands	r3, r2
 80133f0:	2b00      	cmp	r3, #0
 80133f2:	d10f      	bne.n	8013414 <HAL_TIM_OnePulse_Stop_IT+0x94>
 80133f4:	687b      	ldr	r3, [r7, #4]
 80133f6:	681b      	ldr	r3, [r3, #0]
 80133f8:	6a1a      	ldr	r2, [r3, #32]
 80133fa:	f240 4344 	movw	r3, #1092	@ 0x444
 80133fe:	4013      	ands	r3, r2
 8013400:	2b00      	cmp	r3, #0
 8013402:	d107      	bne.n	8013414 <HAL_TIM_OnePulse_Stop_IT+0x94>
 8013404:	687b      	ldr	r3, [r7, #4]
 8013406:	681b      	ldr	r3, [r3, #0]
 8013408:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801340a:	687b      	ldr	r3, [r7, #4]
 801340c:	681b      	ldr	r3, [r3, #0]
 801340e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8013412:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8013414:	687b      	ldr	r3, [r7, #4]
 8013416:	681b      	ldr	r3, [r3, #0]
 8013418:	6a1a      	ldr	r2, [r3, #32]
 801341a:	f241 1311 	movw	r3, #4369	@ 0x1111
 801341e:	4013      	ands	r3, r2
 8013420:	2b00      	cmp	r3, #0
 8013422:	d10f      	bne.n	8013444 <HAL_TIM_OnePulse_Stop_IT+0xc4>
 8013424:	687b      	ldr	r3, [r7, #4]
 8013426:	681b      	ldr	r3, [r3, #0]
 8013428:	6a1a      	ldr	r2, [r3, #32]
 801342a:	f240 4344 	movw	r3, #1092	@ 0x444
 801342e:	4013      	ands	r3, r2
 8013430:	2b00      	cmp	r3, #0
 8013432:	d107      	bne.n	8013444 <HAL_TIM_OnePulse_Stop_IT+0xc4>
 8013434:	687b      	ldr	r3, [r7, #4]
 8013436:	681b      	ldr	r3, [r3, #0]
 8013438:	681a      	ldr	r2, [r3, #0]
 801343a:	687b      	ldr	r3, [r7, #4]
 801343c:	681b      	ldr	r3, [r3, #0]
 801343e:	f022 0201 	bic.w	r2, r2, #1
 8013442:	601a      	str	r2, [r3, #0]

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8013444:	687b      	ldr	r3, [r7, #4]
 8013446:	2201      	movs	r2, #1
 8013448:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 801344c:	687b      	ldr	r3, [r7, #4]
 801344e:	2201      	movs	r2, #1
 8013450:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8013454:	687b      	ldr	r3, [r7, #4]
 8013456:	2201      	movs	r2, #1
 8013458:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 801345c:	687b      	ldr	r3, [r7, #4]
 801345e:	2201      	movs	r2, #1
 8013460:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 8013464:	2300      	movs	r3, #0
}
 8013466:	4618      	mov	r0, r3
 8013468:	3708      	adds	r7, #8
 801346a:	46bd      	mov	sp, r7
 801346c:	bd80      	pop	{r7, pc}
 801346e:	bf00      	nop
 8013470:	40010000 	.word	0x40010000
 8013474:	40010400 	.word	0x40010400

08013478 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8013478:	b580      	push	{r7, lr}
 801347a:	b086      	sub	sp, #24
 801347c:	af00      	add	r7, sp, #0
 801347e:	6078      	str	r0, [r7, #4]
 8013480:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8013482:	687b      	ldr	r3, [r7, #4]
 8013484:	2b00      	cmp	r3, #0
 8013486:	d101      	bne.n	801348c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8013488:	2301      	movs	r3, #1
 801348a:	e097      	b.n	80135bc <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 801348c:	687b      	ldr	r3, [r7, #4]
 801348e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8013492:	b2db      	uxtb	r3, r3
 8013494:	2b00      	cmp	r3, #0
 8013496:	d106      	bne.n	80134a6 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8013498:	687b      	ldr	r3, [r7, #4]
 801349a:	2200      	movs	r2, #0
 801349c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80134a0:	6878      	ldr	r0, [r7, #4]
 80134a2:	f000 f8d3 	bl	801364c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80134a6:	687b      	ldr	r3, [r7, #4]
 80134a8:	2202      	movs	r2, #2
 80134aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80134ae:	687b      	ldr	r3, [r7, #4]
 80134b0:	681b      	ldr	r3, [r3, #0]
 80134b2:	689b      	ldr	r3, [r3, #8]
 80134b4:	687a      	ldr	r2, [r7, #4]
 80134b6:	6812      	ldr	r2, [r2, #0]
 80134b8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80134bc:	f023 0307 	bic.w	r3, r3, #7
 80134c0:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80134c2:	687b      	ldr	r3, [r7, #4]
 80134c4:	681a      	ldr	r2, [r3, #0]
 80134c6:	687b      	ldr	r3, [r7, #4]
 80134c8:	3304      	adds	r3, #4
 80134ca:	4619      	mov	r1, r3
 80134cc:	4610      	mov	r0, r2
 80134ce:	f002 fa29 	bl	8015924 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80134d2:	687b      	ldr	r3, [r7, #4]
 80134d4:	681b      	ldr	r3, [r3, #0]
 80134d6:	689b      	ldr	r3, [r3, #8]
 80134d8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80134da:	687b      	ldr	r3, [r7, #4]
 80134dc:	681b      	ldr	r3, [r3, #0]
 80134de:	699b      	ldr	r3, [r3, #24]
 80134e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80134e2:	687b      	ldr	r3, [r7, #4]
 80134e4:	681b      	ldr	r3, [r3, #0]
 80134e6:	6a1b      	ldr	r3, [r3, #32]
 80134e8:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80134ea:	683b      	ldr	r3, [r7, #0]
 80134ec:	681b      	ldr	r3, [r3, #0]
 80134ee:	697a      	ldr	r2, [r7, #20]
 80134f0:	4313      	orrs	r3, r2
 80134f2:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80134f4:	693b      	ldr	r3, [r7, #16]
 80134f6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80134fa:	f023 0303 	bic.w	r3, r3, #3
 80134fe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8013500:	683b      	ldr	r3, [r7, #0]
 8013502:	689a      	ldr	r2, [r3, #8]
 8013504:	683b      	ldr	r3, [r7, #0]
 8013506:	699b      	ldr	r3, [r3, #24]
 8013508:	021b      	lsls	r3, r3, #8
 801350a:	4313      	orrs	r3, r2
 801350c:	693a      	ldr	r2, [r7, #16]
 801350e:	4313      	orrs	r3, r2
 8013510:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8013512:	693b      	ldr	r3, [r7, #16]
 8013514:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8013518:	f023 030c 	bic.w	r3, r3, #12
 801351c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 801351e:	693b      	ldr	r3, [r7, #16]
 8013520:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8013524:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8013528:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 801352a:	683b      	ldr	r3, [r7, #0]
 801352c:	68da      	ldr	r2, [r3, #12]
 801352e:	683b      	ldr	r3, [r7, #0]
 8013530:	69db      	ldr	r3, [r3, #28]
 8013532:	021b      	lsls	r3, r3, #8
 8013534:	4313      	orrs	r3, r2
 8013536:	693a      	ldr	r2, [r7, #16]
 8013538:	4313      	orrs	r3, r2
 801353a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 801353c:	683b      	ldr	r3, [r7, #0]
 801353e:	691b      	ldr	r3, [r3, #16]
 8013540:	011a      	lsls	r2, r3, #4
 8013542:	683b      	ldr	r3, [r7, #0]
 8013544:	6a1b      	ldr	r3, [r3, #32]
 8013546:	031b      	lsls	r3, r3, #12
 8013548:	4313      	orrs	r3, r2
 801354a:	693a      	ldr	r2, [r7, #16]
 801354c:	4313      	orrs	r3, r2
 801354e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8013550:	68fb      	ldr	r3, [r7, #12]
 8013552:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8013556:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8013558:	68fb      	ldr	r3, [r7, #12]
 801355a:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 801355e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8013560:	683b      	ldr	r3, [r7, #0]
 8013562:	685a      	ldr	r2, [r3, #4]
 8013564:	683b      	ldr	r3, [r7, #0]
 8013566:	695b      	ldr	r3, [r3, #20]
 8013568:	011b      	lsls	r3, r3, #4
 801356a:	4313      	orrs	r3, r2
 801356c:	68fa      	ldr	r2, [r7, #12]
 801356e:	4313      	orrs	r3, r2
 8013570:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8013572:	687b      	ldr	r3, [r7, #4]
 8013574:	681b      	ldr	r3, [r3, #0]
 8013576:	697a      	ldr	r2, [r7, #20]
 8013578:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 801357a:	687b      	ldr	r3, [r7, #4]
 801357c:	681b      	ldr	r3, [r3, #0]
 801357e:	693a      	ldr	r2, [r7, #16]
 8013580:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8013582:	687b      	ldr	r3, [r7, #4]
 8013584:	681b      	ldr	r3, [r3, #0]
 8013586:	68fa      	ldr	r2, [r7, #12]
 8013588:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 801358a:	687b      	ldr	r3, [r7, #4]
 801358c:	2201      	movs	r2, #1
 801358e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8013592:	687b      	ldr	r3, [r7, #4]
 8013594:	2201      	movs	r2, #1
 8013596:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 801359a:	687b      	ldr	r3, [r7, #4]
 801359c:	2201      	movs	r2, #1
 801359e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80135a2:	687b      	ldr	r3, [r7, #4]
 80135a4:	2201      	movs	r2, #1
 80135a6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80135aa:	687b      	ldr	r3, [r7, #4]
 80135ac:	2201      	movs	r2, #1
 80135ae:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80135b2:	687b      	ldr	r3, [r7, #4]
 80135b4:	2201      	movs	r2, #1
 80135b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80135ba:	2300      	movs	r3, #0
}
 80135bc:	4618      	mov	r0, r3
 80135be:	3718      	adds	r7, #24
 80135c0:	46bd      	mov	sp, r7
 80135c2:	bd80      	pop	{r7, pc}

080135c4 <HAL_TIM_Encoder_DeInit>:
  * @brief  DeInitializes the TIM Encoder interface
  * @param  htim TIM Encoder Interface handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_DeInit(TIM_HandleTypeDef *htim)
{
 80135c4:	b580      	push	{r7, lr}
 80135c6:	b082      	sub	sp, #8
 80135c8:	af00      	add	r7, sp, #0
 80135ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  htim->State = HAL_TIM_STATE_BUSY;
 80135cc:	687b      	ldr	r3, [r7, #4]
 80135ce:	2202      	movs	r2, #2
 80135d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the TIM Peripheral Clock */
  __HAL_TIM_DISABLE(htim);
 80135d4:	687b      	ldr	r3, [r7, #4]
 80135d6:	681b      	ldr	r3, [r3, #0]
 80135d8:	6a1a      	ldr	r2, [r3, #32]
 80135da:	f241 1311 	movw	r3, #4369	@ 0x1111
 80135de:	4013      	ands	r3, r2
 80135e0:	2b00      	cmp	r3, #0
 80135e2:	d10f      	bne.n	8013604 <HAL_TIM_Encoder_DeInit+0x40>
 80135e4:	687b      	ldr	r3, [r7, #4]
 80135e6:	681b      	ldr	r3, [r3, #0]
 80135e8:	6a1a      	ldr	r2, [r3, #32]
 80135ea:	f240 4344 	movw	r3, #1092	@ 0x444
 80135ee:	4013      	ands	r3, r2
 80135f0:	2b00      	cmp	r3, #0
 80135f2:	d107      	bne.n	8013604 <HAL_TIM_Encoder_DeInit+0x40>
 80135f4:	687b      	ldr	r3, [r7, #4]
 80135f6:	681b      	ldr	r3, [r3, #0]
 80135f8:	681a      	ldr	r2, [r3, #0]
 80135fa:	687b      	ldr	r3, [r7, #4]
 80135fc:	681b      	ldr	r3, [r3, #0]
 80135fe:	f022 0201 	bic.w	r2, r2, #1
 8013602:	601a      	str	r2, [r3, #0]
  }
  /* DeInit the low level hardware */
  htim->Encoder_MspDeInitCallback(htim);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_TIM_Encoder_MspDeInit(htim);
 8013604:	6878      	ldr	r0, [r7, #4]
 8013606:	f000 f82b 	bl	8013660 <HAL_TIM_Encoder_MspDeInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  /* Change the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_RESET;
 801360a:	687b      	ldr	r3, [r7, #4]
 801360c:	2200      	movs	r2, #0
 801360e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_RESET);
 8013612:	687b      	ldr	r3, [r7, #4]
 8013614:	2200      	movs	r2, #0
 8013616:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_RESET);
 801361a:	687b      	ldr	r3, [r7, #4]
 801361c:	2200      	movs	r2, #0
 801361e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_RESET);
 8013622:	687b      	ldr	r3, [r7, #4]
 8013624:	2200      	movs	r2, #0
 8013626:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_RESET);
 801362a:	687b      	ldr	r3, [r7, #4]
 801362c:	2200      	movs	r2, #0
 801362e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Change TIM state */
  htim->State = HAL_TIM_STATE_RESET;
 8013632:	687b      	ldr	r3, [r7, #4]
 8013634:	2200      	movs	r2, #0
 8013636:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Release Lock */
  __HAL_UNLOCK(htim);
 801363a:	687b      	ldr	r3, [r7, #4]
 801363c:	2200      	movs	r2, #0
 801363e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8013642:	2300      	movs	r3, #0
}
 8013644:	4618      	mov	r0, r3
 8013646:	3708      	adds	r7, #8
 8013648:	46bd      	mov	sp, r7
 801364a:	bd80      	pop	{r7, pc}

0801364c <HAL_TIM_Encoder_MspInit>:
  * @brief  Initializes the TIM Encoder Interface MSP.
  * @param  htim TIM Encoder Interface handle
  * @retval None
  */
__weak void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef *htim)
{
 801364c:	b480      	push	{r7}
 801364e:	b083      	sub	sp, #12
 8013650:	af00      	add	r7, sp, #0
 8013652:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Encoder_MspInit could be implemented in the user file
   */
}
 8013654:	bf00      	nop
 8013656:	370c      	adds	r7, #12
 8013658:	46bd      	mov	sp, r7
 801365a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801365e:	4770      	bx	lr

08013660 <HAL_TIM_Encoder_MspDeInit>:
  * @brief  DeInitializes TIM Encoder Interface MSP.
  * @param  htim TIM Encoder Interface handle
  * @retval None
  */
__weak void HAL_TIM_Encoder_MspDeInit(TIM_HandleTypeDef *htim)
{
 8013660:	b480      	push	{r7}
 8013662:	b083      	sub	sp, #12
 8013664:	af00      	add	r7, sp, #0
 8013666:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Encoder_MspDeInit could be implemented in the user file
   */
}
 8013668:	bf00      	nop
 801366a:	370c      	adds	r7, #12
 801366c:	46bd      	mov	sp, r7
 801366e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013672:	4770      	bx	lr

08013674 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8013674:	b580      	push	{r7, lr}
 8013676:	b084      	sub	sp, #16
 8013678:	af00      	add	r7, sp, #0
 801367a:	6078      	str	r0, [r7, #4]
 801367c:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 801367e:	687b      	ldr	r3, [r7, #4]
 8013680:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8013684:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8013686:	687b      	ldr	r3, [r7, #4]
 8013688:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 801368c:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 801368e:	687b      	ldr	r3, [r7, #4]
 8013690:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8013694:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8013696:	687b      	ldr	r3, [r7, #4]
 8013698:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 801369c:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 801369e:	683b      	ldr	r3, [r7, #0]
 80136a0:	2b00      	cmp	r3, #0
 80136a2:	d110      	bne.n	80136c6 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80136a4:	7bfb      	ldrb	r3, [r7, #15]
 80136a6:	2b01      	cmp	r3, #1
 80136a8:	d102      	bne.n	80136b0 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80136aa:	7b7b      	ldrb	r3, [r7, #13]
 80136ac:	2b01      	cmp	r3, #1
 80136ae:	d001      	beq.n	80136b4 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80136b0:	2301      	movs	r3, #1
 80136b2:	e069      	b.n	8013788 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80136b4:	687b      	ldr	r3, [r7, #4]
 80136b6:	2202      	movs	r2, #2
 80136b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80136bc:	687b      	ldr	r3, [r7, #4]
 80136be:	2202      	movs	r2, #2
 80136c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80136c4:	e031      	b.n	801372a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80136c6:	683b      	ldr	r3, [r7, #0]
 80136c8:	2b04      	cmp	r3, #4
 80136ca:	d110      	bne.n	80136ee <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80136cc:	7bbb      	ldrb	r3, [r7, #14]
 80136ce:	2b01      	cmp	r3, #1
 80136d0:	d102      	bne.n	80136d8 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80136d2:	7b3b      	ldrb	r3, [r7, #12]
 80136d4:	2b01      	cmp	r3, #1
 80136d6:	d001      	beq.n	80136dc <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80136d8:	2301      	movs	r3, #1
 80136da:	e055      	b.n	8013788 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80136dc:	687b      	ldr	r3, [r7, #4]
 80136de:	2202      	movs	r2, #2
 80136e0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80136e4:	687b      	ldr	r3, [r7, #4]
 80136e6:	2202      	movs	r2, #2
 80136e8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80136ec:	e01d      	b.n	801372a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80136ee:	7bfb      	ldrb	r3, [r7, #15]
 80136f0:	2b01      	cmp	r3, #1
 80136f2:	d108      	bne.n	8013706 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80136f4:	7bbb      	ldrb	r3, [r7, #14]
 80136f6:	2b01      	cmp	r3, #1
 80136f8:	d105      	bne.n	8013706 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80136fa:	7b7b      	ldrb	r3, [r7, #13]
 80136fc:	2b01      	cmp	r3, #1
 80136fe:	d102      	bne.n	8013706 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8013700:	7b3b      	ldrb	r3, [r7, #12]
 8013702:	2b01      	cmp	r3, #1
 8013704:	d001      	beq.n	801370a <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8013706:	2301      	movs	r3, #1
 8013708:	e03e      	b.n	8013788 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 801370a:	687b      	ldr	r3, [r7, #4]
 801370c:	2202      	movs	r2, #2
 801370e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8013712:	687b      	ldr	r3, [r7, #4]
 8013714:	2202      	movs	r2, #2
 8013716:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 801371a:	687b      	ldr	r3, [r7, #4]
 801371c:	2202      	movs	r2, #2
 801371e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8013722:	687b      	ldr	r3, [r7, #4]
 8013724:	2202      	movs	r2, #2
 8013726:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 801372a:	683b      	ldr	r3, [r7, #0]
 801372c:	2b00      	cmp	r3, #0
 801372e:	d003      	beq.n	8013738 <HAL_TIM_Encoder_Start+0xc4>
 8013730:	683b      	ldr	r3, [r7, #0]
 8013732:	2b04      	cmp	r3, #4
 8013734:	d008      	beq.n	8013748 <HAL_TIM_Encoder_Start+0xd4>
 8013736:	e00f      	b.n	8013758 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8013738:	687b      	ldr	r3, [r7, #4]
 801373a:	681b      	ldr	r3, [r3, #0]
 801373c:	2201      	movs	r2, #1
 801373e:	2100      	movs	r1, #0
 8013740:	4618      	mov	r0, r3
 8013742:	f002 fd9b 	bl	801627c <TIM_CCxChannelCmd>
      break;
 8013746:	e016      	b.n	8013776 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8013748:	687b      	ldr	r3, [r7, #4]
 801374a:	681b      	ldr	r3, [r3, #0]
 801374c:	2201      	movs	r2, #1
 801374e:	2104      	movs	r1, #4
 8013750:	4618      	mov	r0, r3
 8013752:	f002 fd93 	bl	801627c <TIM_CCxChannelCmd>
      break;
 8013756:	e00e      	b.n	8013776 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8013758:	687b      	ldr	r3, [r7, #4]
 801375a:	681b      	ldr	r3, [r3, #0]
 801375c:	2201      	movs	r2, #1
 801375e:	2100      	movs	r1, #0
 8013760:	4618      	mov	r0, r3
 8013762:	f002 fd8b 	bl	801627c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8013766:	687b      	ldr	r3, [r7, #4]
 8013768:	681b      	ldr	r3, [r3, #0]
 801376a:	2201      	movs	r2, #1
 801376c:	2104      	movs	r1, #4
 801376e:	4618      	mov	r0, r3
 8013770:	f002 fd84 	bl	801627c <TIM_CCxChannelCmd>
      break;
 8013774:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8013776:	687b      	ldr	r3, [r7, #4]
 8013778:	681b      	ldr	r3, [r3, #0]
 801377a:	681a      	ldr	r2, [r3, #0]
 801377c:	687b      	ldr	r3, [r7, #4]
 801377e:	681b      	ldr	r3, [r3, #0]
 8013780:	f042 0201 	orr.w	r2, r2, #1
 8013784:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8013786:	2300      	movs	r3, #0
}
 8013788:	4618      	mov	r0, r3
 801378a:	3710      	adds	r7, #16
 801378c:	46bd      	mov	sp, r7
 801378e:	bd80      	pop	{r7, pc}

08013790 <HAL_TIM_Encoder_Stop>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8013790:	b580      	push	{r7, lr}
 8013792:	b082      	sub	sp, #8
 8013794:	af00      	add	r7, sp, #0
 8013796:	6078      	str	r0, [r7, #4]
 8013798:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Disable the Input Capture channels 1 and 2
    (in the EncoderInterface the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2) */
  switch (Channel)
 801379a:	683b      	ldr	r3, [r7, #0]
 801379c:	2b00      	cmp	r3, #0
 801379e:	d003      	beq.n	80137a8 <HAL_TIM_Encoder_Stop+0x18>
 80137a0:	683b      	ldr	r3, [r7, #0]
 80137a2:	2b04      	cmp	r3, #4
 80137a4:	d008      	beq.n	80137b8 <HAL_TIM_Encoder_Stop+0x28>
 80137a6:	e00f      	b.n	80137c8 <HAL_TIM_Encoder_Stop+0x38>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 80137a8:	687b      	ldr	r3, [r7, #4]
 80137aa:	681b      	ldr	r3, [r3, #0]
 80137ac:	2200      	movs	r2, #0
 80137ae:	2100      	movs	r1, #0
 80137b0:	4618      	mov	r0, r3
 80137b2:	f002 fd63 	bl	801627c <TIM_CCxChannelCmd>
      break;
 80137b6:	e016      	b.n	80137e6 <HAL_TIM_Encoder_Stop+0x56>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 80137b8:	687b      	ldr	r3, [r7, #4]
 80137ba:	681b      	ldr	r3, [r3, #0]
 80137bc:	2200      	movs	r2, #0
 80137be:	2104      	movs	r1, #4
 80137c0:	4618      	mov	r0, r3
 80137c2:	f002 fd5b 	bl	801627c <TIM_CCxChannelCmd>
      break;
 80137c6:	e00e      	b.n	80137e6 <HAL_TIM_Encoder_Stop+0x56>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 80137c8:	687b      	ldr	r3, [r7, #4]
 80137ca:	681b      	ldr	r3, [r3, #0]
 80137cc:	2200      	movs	r2, #0
 80137ce:	2100      	movs	r1, #0
 80137d0:	4618      	mov	r0, r3
 80137d2:	f002 fd53 	bl	801627c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 80137d6:	687b      	ldr	r3, [r7, #4]
 80137d8:	681b      	ldr	r3, [r3, #0]
 80137da:	2200      	movs	r2, #0
 80137dc:	2104      	movs	r1, #4
 80137de:	4618      	mov	r0, r3
 80137e0:	f002 fd4c 	bl	801627c <TIM_CCxChannelCmd>
      break;
 80137e4:	bf00      	nop
    }
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80137e6:	687b      	ldr	r3, [r7, #4]
 80137e8:	681b      	ldr	r3, [r3, #0]
 80137ea:	6a1a      	ldr	r2, [r3, #32]
 80137ec:	f241 1311 	movw	r3, #4369	@ 0x1111
 80137f0:	4013      	ands	r3, r2
 80137f2:	2b00      	cmp	r3, #0
 80137f4:	d10f      	bne.n	8013816 <HAL_TIM_Encoder_Stop+0x86>
 80137f6:	687b      	ldr	r3, [r7, #4]
 80137f8:	681b      	ldr	r3, [r3, #0]
 80137fa:	6a1a      	ldr	r2, [r3, #32]
 80137fc:	f240 4344 	movw	r3, #1092	@ 0x444
 8013800:	4013      	ands	r3, r2
 8013802:	2b00      	cmp	r3, #0
 8013804:	d107      	bne.n	8013816 <HAL_TIM_Encoder_Stop+0x86>
 8013806:	687b      	ldr	r3, [r7, #4]
 8013808:	681b      	ldr	r3, [r3, #0]
 801380a:	681a      	ldr	r2, [r3, #0]
 801380c:	687b      	ldr	r3, [r7, #4]
 801380e:	681b      	ldr	r3, [r3, #0]
 8013810:	f022 0201 	bic.w	r2, r2, #1
 8013814:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel(s) state */
  if ((Channel == TIM_CHANNEL_1) || (Channel == TIM_CHANNEL_2))
 8013816:	683b      	ldr	r3, [r7, #0]
 8013818:	2b00      	cmp	r3, #0
 801381a:	d002      	beq.n	8013822 <HAL_TIM_Encoder_Stop+0x92>
 801381c:	683b      	ldr	r3, [r7, #0]
 801381e:	2b04      	cmp	r3, #4
 8013820:	d138      	bne.n	8013894 <HAL_TIM_Encoder_Stop+0x104>
  {
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8013822:	683b      	ldr	r3, [r7, #0]
 8013824:	2b00      	cmp	r3, #0
 8013826:	d104      	bne.n	8013832 <HAL_TIM_Encoder_Stop+0xa2>
 8013828:	687b      	ldr	r3, [r7, #4]
 801382a:	2201      	movs	r2, #1
 801382c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8013830:	e013      	b.n	801385a <HAL_TIM_Encoder_Stop+0xca>
 8013832:	683b      	ldr	r3, [r7, #0]
 8013834:	2b04      	cmp	r3, #4
 8013836:	d104      	bne.n	8013842 <HAL_TIM_Encoder_Stop+0xb2>
 8013838:	687b      	ldr	r3, [r7, #4]
 801383a:	2201      	movs	r2, #1
 801383c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8013840:	e00b      	b.n	801385a <HAL_TIM_Encoder_Stop+0xca>
 8013842:	683b      	ldr	r3, [r7, #0]
 8013844:	2b08      	cmp	r3, #8
 8013846:	d104      	bne.n	8013852 <HAL_TIM_Encoder_Stop+0xc2>
 8013848:	687b      	ldr	r3, [r7, #4]
 801384a:	2201      	movs	r2, #1
 801384c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8013850:	e003      	b.n	801385a <HAL_TIM_Encoder_Stop+0xca>
 8013852:	687b      	ldr	r3, [r7, #4]
 8013854:	2201      	movs	r2, #1
 8013856:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 801385a:	683b      	ldr	r3, [r7, #0]
 801385c:	2b00      	cmp	r3, #0
 801385e:	d104      	bne.n	801386a <HAL_TIM_Encoder_Stop+0xda>
 8013860:	687b      	ldr	r3, [r7, #4]
 8013862:	2201      	movs	r2, #1
 8013864:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8013868:	e024      	b.n	80138b4 <HAL_TIM_Encoder_Stop+0x124>
 801386a:	683b      	ldr	r3, [r7, #0]
 801386c:	2b04      	cmp	r3, #4
 801386e:	d104      	bne.n	801387a <HAL_TIM_Encoder_Stop+0xea>
 8013870:	687b      	ldr	r3, [r7, #4]
 8013872:	2201      	movs	r2, #1
 8013874:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8013878:	e01c      	b.n	80138b4 <HAL_TIM_Encoder_Stop+0x124>
 801387a:	683b      	ldr	r3, [r7, #0]
 801387c:	2b08      	cmp	r3, #8
 801387e:	d104      	bne.n	801388a <HAL_TIM_Encoder_Stop+0xfa>
 8013880:	687b      	ldr	r3, [r7, #4]
 8013882:	2201      	movs	r2, #1
 8013884:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8013888:	e014      	b.n	80138b4 <HAL_TIM_Encoder_Stop+0x124>
 801388a:	687b      	ldr	r3, [r7, #4]
 801388c:	2201      	movs	r2, #1
 801388e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8013892:	e00f      	b.n	80138b4 <HAL_TIM_Encoder_Stop+0x124>
  }
  else
  {
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8013894:	687b      	ldr	r3, [r7, #4]
 8013896:	2201      	movs	r2, #1
 8013898:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 801389c:	687b      	ldr	r3, [r7, #4]
 801389e:	2201      	movs	r2, #1
 80138a0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80138a4:	687b      	ldr	r3, [r7, #4]
 80138a6:	2201      	movs	r2, #1
 80138a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80138ac:	687b      	ldr	r3, [r7, #4]
 80138ae:	2201      	movs	r2, #1
 80138b0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  }

  /* Return function status */
  return HAL_OK;
 80138b4:	2300      	movs	r3, #0
}
 80138b6:	4618      	mov	r0, r3
 80138b8:	3708      	adds	r7, #8
 80138ba:	46bd      	mov	sp, r7
 80138bc:	bd80      	pop	{r7, pc}

080138be <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80138be:	b580      	push	{r7, lr}
 80138c0:	b084      	sub	sp, #16
 80138c2:	af00      	add	r7, sp, #0
 80138c4:	6078      	str	r0, [r7, #4]
 80138c6:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80138c8:	687b      	ldr	r3, [r7, #4]
 80138ca:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80138ce:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80138d0:	687b      	ldr	r3, [r7, #4]
 80138d2:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80138d6:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80138d8:	687b      	ldr	r3, [r7, #4]
 80138da:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80138de:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80138e0:	687b      	ldr	r3, [r7, #4]
 80138e2:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80138e6:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80138e8:	683b      	ldr	r3, [r7, #0]
 80138ea:	2b00      	cmp	r3, #0
 80138ec:	d110      	bne.n	8013910 <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80138ee:	7bfb      	ldrb	r3, [r7, #15]
 80138f0:	2b01      	cmp	r3, #1
 80138f2:	d102      	bne.n	80138fa <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80138f4:	7b7b      	ldrb	r3, [r7, #13]
 80138f6:	2b01      	cmp	r3, #1
 80138f8:	d001      	beq.n	80138fe <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 80138fa:	2301      	movs	r3, #1
 80138fc:	e089      	b.n	8013a12 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80138fe:	687b      	ldr	r3, [r7, #4]
 8013900:	2202      	movs	r2, #2
 8013902:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8013906:	687b      	ldr	r3, [r7, #4]
 8013908:	2202      	movs	r2, #2
 801390a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 801390e:	e031      	b.n	8013974 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8013910:	683b      	ldr	r3, [r7, #0]
 8013912:	2b04      	cmp	r3, #4
 8013914:	d110      	bne.n	8013938 <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8013916:	7bbb      	ldrb	r3, [r7, #14]
 8013918:	2b01      	cmp	r3, #1
 801391a:	d102      	bne.n	8013922 <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 801391c:	7b3b      	ldrb	r3, [r7, #12]
 801391e:	2b01      	cmp	r3, #1
 8013920:	d001      	beq.n	8013926 <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 8013922:	2301      	movs	r3, #1
 8013924:	e075      	b.n	8013a12 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8013926:	687b      	ldr	r3, [r7, #4]
 8013928:	2202      	movs	r2, #2
 801392a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 801392e:	687b      	ldr	r3, [r7, #4]
 8013930:	2202      	movs	r2, #2
 8013932:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8013936:	e01d      	b.n	8013974 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8013938:	7bfb      	ldrb	r3, [r7, #15]
 801393a:	2b01      	cmp	r3, #1
 801393c:	d108      	bne.n	8013950 <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 801393e:	7bbb      	ldrb	r3, [r7, #14]
 8013940:	2b01      	cmp	r3, #1
 8013942:	d105      	bne.n	8013950 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8013944:	7b7b      	ldrb	r3, [r7, #13]
 8013946:	2b01      	cmp	r3, #1
 8013948:	d102      	bne.n	8013950 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 801394a:	7b3b      	ldrb	r3, [r7, #12]
 801394c:	2b01      	cmp	r3, #1
 801394e:	d001      	beq.n	8013954 <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 8013950:	2301      	movs	r3, #1
 8013952:	e05e      	b.n	8013a12 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8013954:	687b      	ldr	r3, [r7, #4]
 8013956:	2202      	movs	r2, #2
 8013958:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 801395c:	687b      	ldr	r3, [r7, #4]
 801395e:	2202      	movs	r2, #2
 8013960:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8013964:	687b      	ldr	r3, [r7, #4]
 8013966:	2202      	movs	r2, #2
 8013968:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 801396c:	687b      	ldr	r3, [r7, #4]
 801396e:	2202      	movs	r2, #2
 8013970:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 8013974:	683b      	ldr	r3, [r7, #0]
 8013976:	2b00      	cmp	r3, #0
 8013978:	d003      	beq.n	8013982 <HAL_TIM_Encoder_Start_IT+0xc4>
 801397a:	683b      	ldr	r3, [r7, #0]
 801397c:	2b04      	cmp	r3, #4
 801397e:	d010      	beq.n	80139a2 <HAL_TIM_Encoder_Start_IT+0xe4>
 8013980:	e01f      	b.n	80139c2 <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8013982:	687b      	ldr	r3, [r7, #4]
 8013984:	681b      	ldr	r3, [r3, #0]
 8013986:	2201      	movs	r2, #1
 8013988:	2100      	movs	r1, #0
 801398a:	4618      	mov	r0, r3
 801398c:	f002 fc76 	bl	801627c <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8013990:	687b      	ldr	r3, [r7, #4]
 8013992:	681b      	ldr	r3, [r3, #0]
 8013994:	68da      	ldr	r2, [r3, #12]
 8013996:	687b      	ldr	r3, [r7, #4]
 8013998:	681b      	ldr	r3, [r3, #0]
 801399a:	f042 0202 	orr.w	r2, r2, #2
 801399e:	60da      	str	r2, [r3, #12]
      break;
 80139a0:	e02e      	b.n	8013a00 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80139a2:	687b      	ldr	r3, [r7, #4]
 80139a4:	681b      	ldr	r3, [r3, #0]
 80139a6:	2201      	movs	r2, #1
 80139a8:	2104      	movs	r1, #4
 80139aa:	4618      	mov	r0, r3
 80139ac:	f002 fc66 	bl	801627c <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80139b0:	687b      	ldr	r3, [r7, #4]
 80139b2:	681b      	ldr	r3, [r3, #0]
 80139b4:	68da      	ldr	r2, [r3, #12]
 80139b6:	687b      	ldr	r3, [r7, #4]
 80139b8:	681b      	ldr	r3, [r3, #0]
 80139ba:	f042 0204 	orr.w	r2, r2, #4
 80139be:	60da      	str	r2, [r3, #12]
      break;
 80139c0:	e01e      	b.n	8013a00 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80139c2:	687b      	ldr	r3, [r7, #4]
 80139c4:	681b      	ldr	r3, [r3, #0]
 80139c6:	2201      	movs	r2, #1
 80139c8:	2100      	movs	r1, #0
 80139ca:	4618      	mov	r0, r3
 80139cc:	f002 fc56 	bl	801627c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80139d0:	687b      	ldr	r3, [r7, #4]
 80139d2:	681b      	ldr	r3, [r3, #0]
 80139d4:	2201      	movs	r2, #1
 80139d6:	2104      	movs	r1, #4
 80139d8:	4618      	mov	r0, r3
 80139da:	f002 fc4f 	bl	801627c <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80139de:	687b      	ldr	r3, [r7, #4]
 80139e0:	681b      	ldr	r3, [r3, #0]
 80139e2:	68da      	ldr	r2, [r3, #12]
 80139e4:	687b      	ldr	r3, [r7, #4]
 80139e6:	681b      	ldr	r3, [r3, #0]
 80139e8:	f042 0202 	orr.w	r2, r2, #2
 80139ec:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80139ee:	687b      	ldr	r3, [r7, #4]
 80139f0:	681b      	ldr	r3, [r3, #0]
 80139f2:	68da      	ldr	r2, [r3, #12]
 80139f4:	687b      	ldr	r3, [r7, #4]
 80139f6:	681b      	ldr	r3, [r3, #0]
 80139f8:	f042 0204 	orr.w	r2, r2, #4
 80139fc:	60da      	str	r2, [r3, #12]
      break;
 80139fe:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8013a00:	687b      	ldr	r3, [r7, #4]
 8013a02:	681b      	ldr	r3, [r3, #0]
 8013a04:	681a      	ldr	r2, [r3, #0]
 8013a06:	687b      	ldr	r3, [r7, #4]
 8013a08:	681b      	ldr	r3, [r3, #0]
 8013a0a:	f042 0201 	orr.w	r2, r2, #1
 8013a0e:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8013a10:	2300      	movs	r3, #0
}
 8013a12:	4618      	mov	r0, r3
 8013a14:	3710      	adds	r7, #16
 8013a16:	46bd      	mov	sp, r7
 8013a18:	bd80      	pop	{r7, pc}

08013a1a <HAL_TIM_Encoder_Stop_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8013a1a:	b580      	push	{r7, lr}
 8013a1c:	b082      	sub	sp, #8
 8013a1e:	af00      	add	r7, sp, #0
 8013a20:	6078      	str	r0, [r7, #4]
 8013a22:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Disable the Input Capture channels 1 and 2
    (in the EncoderInterface the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2) */
  if (Channel == TIM_CHANNEL_1)
 8013a24:	683b      	ldr	r3, [r7, #0]
 8013a26:	2b00      	cmp	r3, #0
 8013a28:	d10f      	bne.n	8013a4a <HAL_TIM_Encoder_Stop_IT+0x30>
  {
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 8013a2a:	687b      	ldr	r3, [r7, #4]
 8013a2c:	681b      	ldr	r3, [r3, #0]
 8013a2e:	2200      	movs	r2, #0
 8013a30:	2100      	movs	r1, #0
 8013a32:	4618      	mov	r0, r3
 8013a34:	f002 fc22 	bl	801627c <TIM_CCxChannelCmd>

    /* Disable the capture compare Interrupts 1 */
    __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8013a38:	687b      	ldr	r3, [r7, #4]
 8013a3a:	681b      	ldr	r3, [r3, #0]
 8013a3c:	68da      	ldr	r2, [r3, #12]
 8013a3e:	687b      	ldr	r3, [r7, #4]
 8013a40:	681b      	ldr	r3, [r3, #0]
 8013a42:	f022 0202 	bic.w	r2, r2, #2
 8013a46:	60da      	str	r2, [r3, #12]
 8013a48:	e030      	b.n	8013aac <HAL_TIM_Encoder_Stop_IT+0x92>
  }
  else if (Channel == TIM_CHANNEL_2)
 8013a4a:	683b      	ldr	r3, [r7, #0]
 8013a4c:	2b04      	cmp	r3, #4
 8013a4e:	d10f      	bne.n	8013a70 <HAL_TIM_Encoder_Stop_IT+0x56>
  {
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 8013a50:	687b      	ldr	r3, [r7, #4]
 8013a52:	681b      	ldr	r3, [r3, #0]
 8013a54:	2200      	movs	r2, #0
 8013a56:	2104      	movs	r1, #4
 8013a58:	4618      	mov	r0, r3
 8013a5a:	f002 fc0f 	bl	801627c <TIM_CCxChannelCmd>

    /* Disable the capture compare Interrupts 2 */
    __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8013a5e:	687b      	ldr	r3, [r7, #4]
 8013a60:	681b      	ldr	r3, [r3, #0]
 8013a62:	68da      	ldr	r2, [r3, #12]
 8013a64:	687b      	ldr	r3, [r7, #4]
 8013a66:	681b      	ldr	r3, [r3, #0]
 8013a68:	f022 0204 	bic.w	r2, r2, #4
 8013a6c:	60da      	str	r2, [r3, #12]
 8013a6e:	e01d      	b.n	8013aac <HAL_TIM_Encoder_Stop_IT+0x92>
  }
  else
  {
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 8013a70:	687b      	ldr	r3, [r7, #4]
 8013a72:	681b      	ldr	r3, [r3, #0]
 8013a74:	2200      	movs	r2, #0
 8013a76:	2100      	movs	r1, #0
 8013a78:	4618      	mov	r0, r3
 8013a7a:	f002 fbff 	bl	801627c <TIM_CCxChannelCmd>
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 8013a7e:	687b      	ldr	r3, [r7, #4]
 8013a80:	681b      	ldr	r3, [r3, #0]
 8013a82:	2200      	movs	r2, #0
 8013a84:	2104      	movs	r1, #4
 8013a86:	4618      	mov	r0, r3
 8013a88:	f002 fbf8 	bl	801627c <TIM_CCxChannelCmd>

    /* Disable the capture compare Interrupts 1 and 2 */
    __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8013a8c:	687b      	ldr	r3, [r7, #4]
 8013a8e:	681b      	ldr	r3, [r3, #0]
 8013a90:	68da      	ldr	r2, [r3, #12]
 8013a92:	687b      	ldr	r3, [r7, #4]
 8013a94:	681b      	ldr	r3, [r3, #0]
 8013a96:	f022 0202 	bic.w	r2, r2, #2
 8013a9a:	60da      	str	r2, [r3, #12]
    __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8013a9c:	687b      	ldr	r3, [r7, #4]
 8013a9e:	681b      	ldr	r3, [r3, #0]
 8013aa0:	68da      	ldr	r2, [r3, #12]
 8013aa2:	687b      	ldr	r3, [r7, #4]
 8013aa4:	681b      	ldr	r3, [r3, #0]
 8013aa6:	f022 0204 	bic.w	r2, r2, #4
 8013aaa:	60da      	str	r2, [r3, #12]
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8013aac:	687b      	ldr	r3, [r7, #4]
 8013aae:	681b      	ldr	r3, [r3, #0]
 8013ab0:	6a1a      	ldr	r2, [r3, #32]
 8013ab2:	f241 1311 	movw	r3, #4369	@ 0x1111
 8013ab6:	4013      	ands	r3, r2
 8013ab8:	2b00      	cmp	r3, #0
 8013aba:	d10f      	bne.n	8013adc <HAL_TIM_Encoder_Stop_IT+0xc2>
 8013abc:	687b      	ldr	r3, [r7, #4]
 8013abe:	681b      	ldr	r3, [r3, #0]
 8013ac0:	6a1a      	ldr	r2, [r3, #32]
 8013ac2:	f240 4344 	movw	r3, #1092	@ 0x444
 8013ac6:	4013      	ands	r3, r2
 8013ac8:	2b00      	cmp	r3, #0
 8013aca:	d107      	bne.n	8013adc <HAL_TIM_Encoder_Stop_IT+0xc2>
 8013acc:	687b      	ldr	r3, [r7, #4]
 8013ace:	681b      	ldr	r3, [r3, #0]
 8013ad0:	681a      	ldr	r2, [r3, #0]
 8013ad2:	687b      	ldr	r3, [r7, #4]
 8013ad4:	681b      	ldr	r3, [r3, #0]
 8013ad6:	f022 0201 	bic.w	r2, r2, #1
 8013ada:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel(s) state */
  if ((Channel == TIM_CHANNEL_1) || (Channel == TIM_CHANNEL_2))
 8013adc:	683b      	ldr	r3, [r7, #0]
 8013ade:	2b00      	cmp	r3, #0
 8013ae0:	d002      	beq.n	8013ae8 <HAL_TIM_Encoder_Stop_IT+0xce>
 8013ae2:	683b      	ldr	r3, [r7, #0]
 8013ae4:	2b04      	cmp	r3, #4
 8013ae6:	d138      	bne.n	8013b5a <HAL_TIM_Encoder_Stop_IT+0x140>
  {
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8013ae8:	683b      	ldr	r3, [r7, #0]
 8013aea:	2b00      	cmp	r3, #0
 8013aec:	d104      	bne.n	8013af8 <HAL_TIM_Encoder_Stop_IT+0xde>
 8013aee:	687b      	ldr	r3, [r7, #4]
 8013af0:	2201      	movs	r2, #1
 8013af2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8013af6:	e013      	b.n	8013b20 <HAL_TIM_Encoder_Stop_IT+0x106>
 8013af8:	683b      	ldr	r3, [r7, #0]
 8013afa:	2b04      	cmp	r3, #4
 8013afc:	d104      	bne.n	8013b08 <HAL_TIM_Encoder_Stop_IT+0xee>
 8013afe:	687b      	ldr	r3, [r7, #4]
 8013b00:	2201      	movs	r2, #1
 8013b02:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8013b06:	e00b      	b.n	8013b20 <HAL_TIM_Encoder_Stop_IT+0x106>
 8013b08:	683b      	ldr	r3, [r7, #0]
 8013b0a:	2b08      	cmp	r3, #8
 8013b0c:	d104      	bne.n	8013b18 <HAL_TIM_Encoder_Stop_IT+0xfe>
 8013b0e:	687b      	ldr	r3, [r7, #4]
 8013b10:	2201      	movs	r2, #1
 8013b12:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8013b16:	e003      	b.n	8013b20 <HAL_TIM_Encoder_Stop_IT+0x106>
 8013b18:	687b      	ldr	r3, [r7, #4]
 8013b1a:	2201      	movs	r2, #1
 8013b1c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8013b20:	683b      	ldr	r3, [r7, #0]
 8013b22:	2b00      	cmp	r3, #0
 8013b24:	d104      	bne.n	8013b30 <HAL_TIM_Encoder_Stop_IT+0x116>
 8013b26:	687b      	ldr	r3, [r7, #4]
 8013b28:	2201      	movs	r2, #1
 8013b2a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8013b2e:	e024      	b.n	8013b7a <HAL_TIM_Encoder_Stop_IT+0x160>
 8013b30:	683b      	ldr	r3, [r7, #0]
 8013b32:	2b04      	cmp	r3, #4
 8013b34:	d104      	bne.n	8013b40 <HAL_TIM_Encoder_Stop_IT+0x126>
 8013b36:	687b      	ldr	r3, [r7, #4]
 8013b38:	2201      	movs	r2, #1
 8013b3a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8013b3e:	e01c      	b.n	8013b7a <HAL_TIM_Encoder_Stop_IT+0x160>
 8013b40:	683b      	ldr	r3, [r7, #0]
 8013b42:	2b08      	cmp	r3, #8
 8013b44:	d104      	bne.n	8013b50 <HAL_TIM_Encoder_Stop_IT+0x136>
 8013b46:	687b      	ldr	r3, [r7, #4]
 8013b48:	2201      	movs	r2, #1
 8013b4a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8013b4e:	e014      	b.n	8013b7a <HAL_TIM_Encoder_Stop_IT+0x160>
 8013b50:	687b      	ldr	r3, [r7, #4]
 8013b52:	2201      	movs	r2, #1
 8013b54:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8013b58:	e00f      	b.n	8013b7a <HAL_TIM_Encoder_Stop_IT+0x160>
  }
  else
  {
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8013b5a:	687b      	ldr	r3, [r7, #4]
 8013b5c:	2201      	movs	r2, #1
 8013b5e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8013b62:	687b      	ldr	r3, [r7, #4]
 8013b64:	2201      	movs	r2, #1
 8013b66:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8013b6a:	687b      	ldr	r3, [r7, #4]
 8013b6c:	2201      	movs	r2, #1
 8013b6e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8013b72:	687b      	ldr	r3, [r7, #4]
 8013b74:	2201      	movs	r2, #1
 8013b76:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  }

  /* Return function status */
  return HAL_OK;
 8013b7a:	2300      	movs	r3, #0
}
 8013b7c:	4618      	mov	r0, r3
 8013b7e:	3708      	adds	r7, #8
 8013b80:	46bd      	mov	sp, r7
 8013b82:	bd80      	pop	{r7, pc}

08013b84 <HAL_TIM_Encoder_Start_DMA>:
  * @param  Length The length of data to be transferred from TIM peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData1,
                                            uint32_t *pData2, uint16_t Length)
{
 8013b84:	b580      	push	{r7, lr}
 8013b86:	b086      	sub	sp, #24
 8013b88:	af00      	add	r7, sp, #0
 8013b8a:	60f8      	str	r0, [r7, #12]
 8013b8c:	60b9      	str	r1, [r7, #8]
 8013b8e:	607a      	str	r2, [r7, #4]
 8013b90:	603b      	str	r3, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8013b92:	68fb      	ldr	r3, [r7, #12]
 8013b94:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8013b98:	75fb      	strb	r3, [r7, #23]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8013b9a:	68fb      	ldr	r3, [r7, #12]
 8013b9c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8013ba0:	75bb      	strb	r3, [r7, #22]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8013ba2:	68fb      	ldr	r3, [r7, #12]
 8013ba4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8013ba8:	757b      	strb	r3, [r7, #21]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8013baa:	68fb      	ldr	r3, [r7, #12]
 8013bac:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8013bb0:	753b      	strb	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8013bb2:	68bb      	ldr	r3, [r7, #8]
 8013bb4:	2b00      	cmp	r3, #0
 8013bb6:	d120      	bne.n	8013bfa <HAL_TIM_Encoder_Start_DMA+0x76>
  {
    if ((channel_1_state == HAL_TIM_CHANNEL_STATE_BUSY)
 8013bb8:	7dfb      	ldrb	r3, [r7, #23]
 8013bba:	2b02      	cmp	r3, #2
 8013bbc:	d002      	beq.n	8013bc4 <HAL_TIM_Encoder_Start_DMA+0x40>
        || (complementary_channel_1_state == HAL_TIM_CHANNEL_STATE_BUSY))
 8013bbe:	7d7b      	ldrb	r3, [r7, #21]
 8013bc0:	2b02      	cmp	r3, #2
 8013bc2:	d101      	bne.n	8013bc8 <HAL_TIM_Encoder_Start_DMA+0x44>
    {
      return HAL_BUSY;
 8013bc4:	2302      	movs	r3, #2
 8013bc6:	e13f      	b.n	8013e48 <HAL_TIM_Encoder_Start_DMA+0x2c4>
    }
    else if ((channel_1_state == HAL_TIM_CHANNEL_STATE_READY)
 8013bc8:	7dfb      	ldrb	r3, [r7, #23]
 8013bca:	2b01      	cmp	r3, #1
 8013bcc:	d113      	bne.n	8013bf6 <HAL_TIM_Encoder_Start_DMA+0x72>
             && (complementary_channel_1_state == HAL_TIM_CHANNEL_STATE_READY))
 8013bce:	7d7b      	ldrb	r3, [r7, #21]
 8013bd0:	2b01      	cmp	r3, #1
 8013bd2:	d110      	bne.n	8013bf6 <HAL_TIM_Encoder_Start_DMA+0x72>
    {
      if ((pData1 == NULL) || (Length == 0U))
 8013bd4:	687b      	ldr	r3, [r7, #4]
 8013bd6:	2b00      	cmp	r3, #0
 8013bd8:	d002      	beq.n	8013be0 <HAL_TIM_Encoder_Start_DMA+0x5c>
 8013bda:	8c3b      	ldrh	r3, [r7, #32]
 8013bdc:	2b00      	cmp	r3, #0
 8013bde:	d101      	bne.n	8013be4 <HAL_TIM_Encoder_Start_DMA+0x60>
      {
        return HAL_ERROR;
 8013be0:	2301      	movs	r3, #1
 8013be2:	e131      	b.n	8013e48 <HAL_TIM_Encoder_Start_DMA+0x2c4>
      }
      else
      {
        TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8013be4:	68fb      	ldr	r3, [r7, #12]
 8013be6:	2202      	movs	r2, #2
 8013be8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8013bec:	68fb      	ldr	r3, [r7, #12]
 8013bee:	2202      	movs	r2, #2
 8013bf0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      if ((pData1 == NULL) || (Length == 0U))
 8013bf4:	e05d      	b.n	8013cb2 <HAL_TIM_Encoder_Start_DMA+0x12e>
      }
    }
    else
    {
      return HAL_ERROR;
 8013bf6:	2301      	movs	r3, #1
 8013bf8:	e126      	b.n	8013e48 <HAL_TIM_Encoder_Start_DMA+0x2c4>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8013bfa:	68bb      	ldr	r3, [r7, #8]
 8013bfc:	2b04      	cmp	r3, #4
 8013bfe:	d120      	bne.n	8013c42 <HAL_TIM_Encoder_Start_DMA+0xbe>
  {
    if ((channel_2_state == HAL_TIM_CHANNEL_STATE_BUSY)
 8013c00:	7dbb      	ldrb	r3, [r7, #22]
 8013c02:	2b02      	cmp	r3, #2
 8013c04:	d002      	beq.n	8013c0c <HAL_TIM_Encoder_Start_DMA+0x88>
        || (complementary_channel_2_state == HAL_TIM_CHANNEL_STATE_BUSY))
 8013c06:	7d3b      	ldrb	r3, [r7, #20]
 8013c08:	2b02      	cmp	r3, #2
 8013c0a:	d101      	bne.n	8013c10 <HAL_TIM_Encoder_Start_DMA+0x8c>
    {
      return HAL_BUSY;
 8013c0c:	2302      	movs	r3, #2
 8013c0e:	e11b      	b.n	8013e48 <HAL_TIM_Encoder_Start_DMA+0x2c4>
    }
    else if ((channel_2_state == HAL_TIM_CHANNEL_STATE_READY)
 8013c10:	7dbb      	ldrb	r3, [r7, #22]
 8013c12:	2b01      	cmp	r3, #1
 8013c14:	d113      	bne.n	8013c3e <HAL_TIM_Encoder_Start_DMA+0xba>
             && (complementary_channel_2_state == HAL_TIM_CHANNEL_STATE_READY))
 8013c16:	7d3b      	ldrb	r3, [r7, #20]
 8013c18:	2b01      	cmp	r3, #1
 8013c1a:	d110      	bne.n	8013c3e <HAL_TIM_Encoder_Start_DMA+0xba>
    {
      if ((pData2 == NULL) || (Length == 0U))
 8013c1c:	683b      	ldr	r3, [r7, #0]
 8013c1e:	2b00      	cmp	r3, #0
 8013c20:	d002      	beq.n	8013c28 <HAL_TIM_Encoder_Start_DMA+0xa4>
 8013c22:	8c3b      	ldrh	r3, [r7, #32]
 8013c24:	2b00      	cmp	r3, #0
 8013c26:	d101      	bne.n	8013c2c <HAL_TIM_Encoder_Start_DMA+0xa8>
      {
        return HAL_ERROR;
 8013c28:	2301      	movs	r3, #1
 8013c2a:	e10d      	b.n	8013e48 <HAL_TIM_Encoder_Start_DMA+0x2c4>
      }
      else
      {
        TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8013c2c:	68fb      	ldr	r3, [r7, #12]
 8013c2e:	2202      	movs	r2, #2
 8013c30:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
        TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8013c34:	68fb      	ldr	r3, [r7, #12]
 8013c36:	2202      	movs	r2, #2
 8013c38:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
      if ((pData2 == NULL) || (Length == 0U))
 8013c3c:	e039      	b.n	8013cb2 <HAL_TIM_Encoder_Start_DMA+0x12e>
      }
    }
    else
    {
      return HAL_ERROR;
 8013c3e:	2301      	movs	r3, #1
 8013c40:	e102      	b.n	8013e48 <HAL_TIM_Encoder_Start_DMA+0x2c4>
    }
  }
  else
  {
    if ((channel_1_state == HAL_TIM_CHANNEL_STATE_BUSY)
 8013c42:	7dfb      	ldrb	r3, [r7, #23]
 8013c44:	2b02      	cmp	r3, #2
 8013c46:	d008      	beq.n	8013c5a <HAL_TIM_Encoder_Start_DMA+0xd6>
        || (channel_2_state == HAL_TIM_CHANNEL_STATE_BUSY)
 8013c48:	7dbb      	ldrb	r3, [r7, #22]
 8013c4a:	2b02      	cmp	r3, #2
 8013c4c:	d005      	beq.n	8013c5a <HAL_TIM_Encoder_Start_DMA+0xd6>
        || (complementary_channel_1_state == HAL_TIM_CHANNEL_STATE_BUSY)
 8013c4e:	7d7b      	ldrb	r3, [r7, #21]
 8013c50:	2b02      	cmp	r3, #2
 8013c52:	d002      	beq.n	8013c5a <HAL_TIM_Encoder_Start_DMA+0xd6>
        || (complementary_channel_2_state == HAL_TIM_CHANNEL_STATE_BUSY))
 8013c54:	7d3b      	ldrb	r3, [r7, #20]
 8013c56:	2b02      	cmp	r3, #2
 8013c58:	d101      	bne.n	8013c5e <HAL_TIM_Encoder_Start_DMA+0xda>
    {
      return HAL_BUSY;
 8013c5a:	2302      	movs	r3, #2
 8013c5c:	e0f4      	b.n	8013e48 <HAL_TIM_Encoder_Start_DMA+0x2c4>
    }
    else if ((channel_1_state == HAL_TIM_CHANNEL_STATE_READY)
 8013c5e:	7dfb      	ldrb	r3, [r7, #23]
 8013c60:	2b01      	cmp	r3, #1
 8013c62:	d124      	bne.n	8013cae <HAL_TIM_Encoder_Start_DMA+0x12a>
             && (channel_2_state == HAL_TIM_CHANNEL_STATE_READY)
 8013c64:	7dbb      	ldrb	r3, [r7, #22]
 8013c66:	2b01      	cmp	r3, #1
 8013c68:	d121      	bne.n	8013cae <HAL_TIM_Encoder_Start_DMA+0x12a>
             && (complementary_channel_1_state == HAL_TIM_CHANNEL_STATE_READY)
 8013c6a:	7d7b      	ldrb	r3, [r7, #21]
 8013c6c:	2b01      	cmp	r3, #1
 8013c6e:	d11e      	bne.n	8013cae <HAL_TIM_Encoder_Start_DMA+0x12a>
             && (complementary_channel_2_state == HAL_TIM_CHANNEL_STATE_READY))
 8013c70:	7d3b      	ldrb	r3, [r7, #20]
 8013c72:	2b01      	cmp	r3, #1
 8013c74:	d11b      	bne.n	8013cae <HAL_TIM_Encoder_Start_DMA+0x12a>
    {
      if ((((pData1 == NULL) || (pData2 == NULL))) || (Length == 0U))
 8013c76:	687b      	ldr	r3, [r7, #4]
 8013c78:	2b00      	cmp	r3, #0
 8013c7a:	d005      	beq.n	8013c88 <HAL_TIM_Encoder_Start_DMA+0x104>
 8013c7c:	683b      	ldr	r3, [r7, #0]
 8013c7e:	2b00      	cmp	r3, #0
 8013c80:	d002      	beq.n	8013c88 <HAL_TIM_Encoder_Start_DMA+0x104>
 8013c82:	8c3b      	ldrh	r3, [r7, #32]
 8013c84:	2b00      	cmp	r3, #0
 8013c86:	d101      	bne.n	8013c8c <HAL_TIM_Encoder_Start_DMA+0x108>
      {
        return HAL_ERROR;
 8013c88:	2301      	movs	r3, #1
 8013c8a:	e0dd      	b.n	8013e48 <HAL_TIM_Encoder_Start_DMA+0x2c4>
      }
      else
      {
        TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8013c8c:	68fb      	ldr	r3, [r7, #12]
 8013c8e:	2202      	movs	r2, #2
 8013c90:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8013c94:	68fb      	ldr	r3, [r7, #12]
 8013c96:	2202      	movs	r2, #2
 8013c98:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
        TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8013c9c:	68fb      	ldr	r3, [r7, #12]
 8013c9e:	2202      	movs	r2, #2
 8013ca0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8013ca4:	68fb      	ldr	r3, [r7, #12]
 8013ca6:	2202      	movs	r2, #2
 8013ca8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
      if ((((pData1 == NULL) || (pData2 == NULL))) || (Length == 0U))
 8013cac:	e001      	b.n	8013cb2 <HAL_TIM_Encoder_Start_DMA+0x12e>
      }
    }
    else
    {
      return HAL_ERROR;
 8013cae:	2301      	movs	r3, #1
 8013cb0:	e0ca      	b.n	8013e48 <HAL_TIM_Encoder_Start_DMA+0x2c4>
    }
  }

  switch (Channel)
 8013cb2:	68bb      	ldr	r3, [r7, #8]
 8013cb4:	2b00      	cmp	r3, #0
 8013cb6:	d003      	beq.n	8013cc0 <HAL_TIM_Encoder_Start_DMA+0x13c>
 8013cb8:	68bb      	ldr	r3, [r7, #8]
 8013cba:	2b04      	cmp	r3, #4
 8013cbc:	d033      	beq.n	8013d26 <HAL_TIM_Encoder_Start_DMA+0x1a2>
 8013cbe:	e065      	b.n	8013d8c <HAL_TIM_Encoder_Start_DMA+0x208>
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 8013cc0:	68fb      	ldr	r3, [r7, #12]
 8013cc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013cc4:	4a62      	ldr	r2, [pc, #392]	@ (8013e50 <HAL_TIM_Encoder_Start_DMA+0x2cc>)
 8013cc6:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8013cc8:	68fb      	ldr	r3, [r7, #12]
 8013cca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013ccc:	4a61      	ldr	r2, [pc, #388]	@ (8013e54 <HAL_TIM_Encoder_Start_DMA+0x2d0>)
 8013cce:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8013cd0:	68fb      	ldr	r3, [r7, #12]
 8013cd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013cd4:	4a60      	ldr	r2, [pc, #384]	@ (8013e58 <HAL_TIM_Encoder_Start_DMA+0x2d4>)
 8013cd6:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData1,
 8013cd8:	68fb      	ldr	r3, [r7, #12]
 8013cda:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8013cdc:	68fb      	ldr	r3, [r7, #12]
 8013cde:	681b      	ldr	r3, [r3, #0]
 8013ce0:	3334      	adds	r3, #52	@ 0x34
 8013ce2:	4619      	mov	r1, r3
 8013ce4:	687a      	ldr	r2, [r7, #4]
 8013ce6:	8c3b      	ldrh	r3, [r7, #32]
 8013ce8:	f7ef f98f 	bl	800300a <HAL_DMA_Start_IT>
 8013cec:	4603      	mov	r3, r0
 8013cee:	2b00      	cmp	r3, #0
 8013cf0:	d001      	beq.n	8013cf6 <HAL_TIM_Encoder_Start_DMA+0x172>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8013cf2:	2301      	movs	r3, #1
 8013cf4:	e0a8      	b.n	8013e48 <HAL_TIM_Encoder_Start_DMA+0x2c4>
      }
      /* Enable the TIM Input Capture DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8013cf6:	68fb      	ldr	r3, [r7, #12]
 8013cf8:	681b      	ldr	r3, [r3, #0]
 8013cfa:	68da      	ldr	r2, [r3, #12]
 8013cfc:	68fb      	ldr	r3, [r7, #12]
 8013cfe:	681b      	ldr	r3, [r3, #0]
 8013d00:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8013d04:	60da      	str	r2, [r3, #12]

      /* Enable the Capture compare channel */
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8013d06:	68fb      	ldr	r3, [r7, #12]
 8013d08:	681b      	ldr	r3, [r3, #0]
 8013d0a:	2201      	movs	r2, #1
 8013d0c:	2100      	movs	r1, #0
 8013d0e:	4618      	mov	r0, r3
 8013d10:	f002 fab4 	bl	801627c <TIM_CCxChannelCmd>

      /* Enable the Peripheral */
      __HAL_TIM_ENABLE(htim);
 8013d14:	68fb      	ldr	r3, [r7, #12]
 8013d16:	681b      	ldr	r3, [r3, #0]
 8013d18:	681a      	ldr	r2, [r3, #0]
 8013d1a:	68fb      	ldr	r3, [r7, #12]
 8013d1c:	681b      	ldr	r3, [r3, #0]
 8013d1e:	f042 0201 	orr.w	r2, r2, #1
 8013d22:	601a      	str	r2, [r3, #0]

      break;
 8013d24:	e08f      	b.n	8013e46 <HAL_TIM_Encoder_Start_DMA+0x2c2>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 8013d26:	68fb      	ldr	r3, [r7, #12]
 8013d28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013d2a:	4a49      	ldr	r2, [pc, #292]	@ (8013e50 <HAL_TIM_Encoder_Start_DMA+0x2cc>)
 8013d2c:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8013d2e:	68fb      	ldr	r3, [r7, #12]
 8013d30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013d32:	4a48      	ldr	r2, [pc, #288]	@ (8013e54 <HAL_TIM_Encoder_Start_DMA+0x2d0>)
 8013d34:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError;
 8013d36:	68fb      	ldr	r3, [r7, #12]
 8013d38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013d3a:	4a47      	ldr	r2, [pc, #284]	@ (8013e58 <HAL_TIM_Encoder_Start_DMA+0x2d4>)
 8013d3c:	64da      	str	r2, [r3, #76]	@ 0x4c
      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData2,
 8013d3e:	68fb      	ldr	r3, [r7, #12]
 8013d40:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8013d42:	68fb      	ldr	r3, [r7, #12]
 8013d44:	681b      	ldr	r3, [r3, #0]
 8013d46:	3338      	adds	r3, #56	@ 0x38
 8013d48:	4619      	mov	r1, r3
 8013d4a:	683a      	ldr	r2, [r7, #0]
 8013d4c:	8c3b      	ldrh	r3, [r7, #32]
 8013d4e:	f7ef f95c 	bl	800300a <HAL_DMA_Start_IT>
 8013d52:	4603      	mov	r3, r0
 8013d54:	2b00      	cmp	r3, #0
 8013d56:	d001      	beq.n	8013d5c <HAL_TIM_Encoder_Start_DMA+0x1d8>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8013d58:	2301      	movs	r3, #1
 8013d5a:	e075      	b.n	8013e48 <HAL_TIM_Encoder_Start_DMA+0x2c4>
      }
      /* Enable the TIM Input Capture  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8013d5c:	68fb      	ldr	r3, [r7, #12]
 8013d5e:	681b      	ldr	r3, [r3, #0]
 8013d60:	68da      	ldr	r2, [r3, #12]
 8013d62:	68fb      	ldr	r3, [r7, #12]
 8013d64:	681b      	ldr	r3, [r3, #0]
 8013d66:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8013d6a:	60da      	str	r2, [r3, #12]

      /* Enable the Capture compare channel */
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8013d6c:	68fb      	ldr	r3, [r7, #12]
 8013d6e:	681b      	ldr	r3, [r3, #0]
 8013d70:	2201      	movs	r2, #1
 8013d72:	2104      	movs	r1, #4
 8013d74:	4618      	mov	r0, r3
 8013d76:	f002 fa81 	bl	801627c <TIM_CCxChannelCmd>

      /* Enable the Peripheral */
      __HAL_TIM_ENABLE(htim);
 8013d7a:	68fb      	ldr	r3, [r7, #12]
 8013d7c:	681b      	ldr	r3, [r3, #0]
 8013d7e:	681a      	ldr	r2, [r3, #0]
 8013d80:	68fb      	ldr	r3, [r7, #12]
 8013d82:	681b      	ldr	r3, [r3, #0]
 8013d84:	f042 0201 	orr.w	r2, r2, #1
 8013d88:	601a      	str	r2, [r3, #0]

      break;
 8013d8a:	e05c      	b.n	8013e46 <HAL_TIM_Encoder_Start_DMA+0x2c2>
    }

    default:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 8013d8c:	68fb      	ldr	r3, [r7, #12]
 8013d8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013d90:	4a2f      	ldr	r2, [pc, #188]	@ (8013e50 <HAL_TIM_Encoder_Start_DMA+0x2cc>)
 8013d92:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8013d94:	68fb      	ldr	r3, [r7, #12]
 8013d96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013d98:	4a2e      	ldr	r2, [pc, #184]	@ (8013e54 <HAL_TIM_Encoder_Start_DMA+0x2d0>)
 8013d9a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8013d9c:	68fb      	ldr	r3, [r7, #12]
 8013d9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013da0:	4a2d      	ldr	r2, [pc, #180]	@ (8013e58 <HAL_TIM_Encoder_Start_DMA+0x2d4>)
 8013da2:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData1,
 8013da4:	68fb      	ldr	r3, [r7, #12]
 8013da6:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8013da8:	68fb      	ldr	r3, [r7, #12]
 8013daa:	681b      	ldr	r3, [r3, #0]
 8013dac:	3334      	adds	r3, #52	@ 0x34
 8013dae:	4619      	mov	r1, r3
 8013db0:	687a      	ldr	r2, [r7, #4]
 8013db2:	8c3b      	ldrh	r3, [r7, #32]
 8013db4:	f7ef f929 	bl	800300a <HAL_DMA_Start_IT>
 8013db8:	4603      	mov	r3, r0
 8013dba:	2b00      	cmp	r3, #0
 8013dbc:	d001      	beq.n	8013dc2 <HAL_TIM_Encoder_Start_DMA+0x23e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8013dbe:	2301      	movs	r3, #1
 8013dc0:	e042      	b.n	8013e48 <HAL_TIM_Encoder_Start_DMA+0x2c4>
      }

      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 8013dc2:	68fb      	ldr	r3, [r7, #12]
 8013dc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013dc6:	4a22      	ldr	r2, [pc, #136]	@ (8013e50 <HAL_TIM_Encoder_Start_DMA+0x2cc>)
 8013dc8:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8013dca:	68fb      	ldr	r3, [r7, #12]
 8013dcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013dce:	4a21      	ldr	r2, [pc, #132]	@ (8013e54 <HAL_TIM_Encoder_Start_DMA+0x2d0>)
 8013dd0:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8013dd2:	68fb      	ldr	r3, [r7, #12]
 8013dd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013dd6:	4a20      	ldr	r2, [pc, #128]	@ (8013e58 <HAL_TIM_Encoder_Start_DMA+0x2d4>)
 8013dd8:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData2,
 8013dda:	68fb      	ldr	r3, [r7, #12]
 8013ddc:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8013dde:	68fb      	ldr	r3, [r7, #12]
 8013de0:	681b      	ldr	r3, [r3, #0]
 8013de2:	3338      	adds	r3, #56	@ 0x38
 8013de4:	4619      	mov	r1, r3
 8013de6:	683a      	ldr	r2, [r7, #0]
 8013de8:	8c3b      	ldrh	r3, [r7, #32]
 8013dea:	f7ef f90e 	bl	800300a <HAL_DMA_Start_IT>
 8013dee:	4603      	mov	r3, r0
 8013df0:	2b00      	cmp	r3, #0
 8013df2:	d001      	beq.n	8013df8 <HAL_TIM_Encoder_Start_DMA+0x274>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8013df4:	2301      	movs	r3, #1
 8013df6:	e027      	b.n	8013e48 <HAL_TIM_Encoder_Start_DMA+0x2c4>
      }

      /* Enable the TIM Input Capture  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8013df8:	68fb      	ldr	r3, [r7, #12]
 8013dfa:	681b      	ldr	r3, [r3, #0]
 8013dfc:	68da      	ldr	r2, [r3, #12]
 8013dfe:	68fb      	ldr	r3, [r7, #12]
 8013e00:	681b      	ldr	r3, [r3, #0]
 8013e02:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8013e06:	60da      	str	r2, [r3, #12]
      /* Enable the TIM Input Capture  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8013e08:	68fb      	ldr	r3, [r7, #12]
 8013e0a:	681b      	ldr	r3, [r3, #0]
 8013e0c:	68da      	ldr	r2, [r3, #12]
 8013e0e:	68fb      	ldr	r3, [r7, #12]
 8013e10:	681b      	ldr	r3, [r3, #0]
 8013e12:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8013e16:	60da      	str	r2, [r3, #12]

      /* Enable the Capture compare channel */
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8013e18:	68fb      	ldr	r3, [r7, #12]
 8013e1a:	681b      	ldr	r3, [r3, #0]
 8013e1c:	2201      	movs	r2, #1
 8013e1e:	2100      	movs	r1, #0
 8013e20:	4618      	mov	r0, r3
 8013e22:	f002 fa2b 	bl	801627c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8013e26:	68fb      	ldr	r3, [r7, #12]
 8013e28:	681b      	ldr	r3, [r3, #0]
 8013e2a:	2201      	movs	r2, #1
 8013e2c:	2104      	movs	r1, #4
 8013e2e:	4618      	mov	r0, r3
 8013e30:	f002 fa24 	bl	801627c <TIM_CCxChannelCmd>

      /* Enable the Peripheral */
      __HAL_TIM_ENABLE(htim);
 8013e34:	68fb      	ldr	r3, [r7, #12]
 8013e36:	681b      	ldr	r3, [r3, #0]
 8013e38:	681a      	ldr	r2, [r3, #0]
 8013e3a:	68fb      	ldr	r3, [r7, #12]
 8013e3c:	681b      	ldr	r3, [r3, #0]
 8013e3e:	f042 0201 	orr.w	r2, r2, #1
 8013e42:	601a      	str	r2, [r3, #0]

      break;
 8013e44:	bf00      	nop
    }
  }

  /* Return function status */
  return HAL_OK;
 8013e46:	2300      	movs	r3, #0
}
 8013e48:	4618      	mov	r0, r3
 8013e4a:	3718      	adds	r7, #24
 8013e4c:	46bd      	mov	sp, r7
 8013e4e:	bd80      	pop	{r7, pc}
 8013e50:	08015761 	.word	0x08015761
 8013e54:	08015829 	.word	0x08015829
 8013e58:	080155bf 	.word	0x080155bf

08013e5c <HAL_TIM_Encoder_Stop_DMA>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8013e5c:	b580      	push	{r7, lr}
 8013e5e:	b082      	sub	sp, #8
 8013e60:	af00      	add	r7, sp, #0
 8013e62:	6078      	str	r0, [r7, #4]
 8013e64:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Disable the Input Capture channels 1 and 2
    (in the EncoderInterface the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2) */
  if (Channel == TIM_CHANNEL_1)
 8013e66:	683b      	ldr	r3, [r7, #0]
 8013e68:	2b00      	cmp	r3, #0
 8013e6a:	d114      	bne.n	8013e96 <HAL_TIM_Encoder_Stop_DMA+0x3a>
  {
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 8013e6c:	687b      	ldr	r3, [r7, #4]
 8013e6e:	681b      	ldr	r3, [r3, #0]
 8013e70:	2200      	movs	r2, #0
 8013e72:	2100      	movs	r1, #0
 8013e74:	4618      	mov	r0, r3
 8013e76:	f002 fa01 	bl	801627c <TIM_CCxChannelCmd>

    /* Disable the capture compare DMA Request 1 */
    __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8013e7a:	687b      	ldr	r3, [r7, #4]
 8013e7c:	681b      	ldr	r3, [r3, #0]
 8013e7e:	68da      	ldr	r2, [r3, #12]
 8013e80:	687b      	ldr	r3, [r7, #4]
 8013e82:	681b      	ldr	r3, [r3, #0]
 8013e84:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8013e88:	60da      	str	r2, [r3, #12]
    (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8013e8a:	687b      	ldr	r3, [r7, #4]
 8013e8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013e8e:	4618      	mov	r0, r3
 8013e90:	f7ef f983 	bl	800319a <HAL_DMA_Abort_IT>
 8013e94:	e03f      	b.n	8013f16 <HAL_TIM_Encoder_Stop_DMA+0xba>
  }
  else if (Channel == TIM_CHANNEL_2)
 8013e96:	683b      	ldr	r3, [r7, #0]
 8013e98:	2b04      	cmp	r3, #4
 8013e9a:	d114      	bne.n	8013ec6 <HAL_TIM_Encoder_Stop_DMA+0x6a>
  {
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 8013e9c:	687b      	ldr	r3, [r7, #4]
 8013e9e:	681b      	ldr	r3, [r3, #0]
 8013ea0:	2200      	movs	r2, #0
 8013ea2:	2104      	movs	r1, #4
 8013ea4:	4618      	mov	r0, r3
 8013ea6:	f002 f9e9 	bl	801627c <TIM_CCxChannelCmd>

    /* Disable the capture compare DMA Request 2 */
    __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8013eaa:	687b      	ldr	r3, [r7, #4]
 8013eac:	681b      	ldr	r3, [r3, #0]
 8013eae:	68da      	ldr	r2, [r3, #12]
 8013eb0:	687b      	ldr	r3, [r7, #4]
 8013eb2:	681b      	ldr	r3, [r3, #0]
 8013eb4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8013eb8:	60da      	str	r2, [r3, #12]
    (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8013eba:	687b      	ldr	r3, [r7, #4]
 8013ebc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013ebe:	4618      	mov	r0, r3
 8013ec0:	f7ef f96b 	bl	800319a <HAL_DMA_Abort_IT>
 8013ec4:	e027      	b.n	8013f16 <HAL_TIM_Encoder_Stop_DMA+0xba>
  }
  else
  {
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 8013ec6:	687b      	ldr	r3, [r7, #4]
 8013ec8:	681b      	ldr	r3, [r3, #0]
 8013eca:	2200      	movs	r2, #0
 8013ecc:	2100      	movs	r1, #0
 8013ece:	4618      	mov	r0, r3
 8013ed0:	f002 f9d4 	bl	801627c <TIM_CCxChannelCmd>
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 8013ed4:	687b      	ldr	r3, [r7, #4]
 8013ed6:	681b      	ldr	r3, [r3, #0]
 8013ed8:	2200      	movs	r2, #0
 8013eda:	2104      	movs	r1, #4
 8013edc:	4618      	mov	r0, r3
 8013ede:	f002 f9cd 	bl	801627c <TIM_CCxChannelCmd>

    /* Disable the capture compare DMA Request 1 and 2 */
    __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8013ee2:	687b      	ldr	r3, [r7, #4]
 8013ee4:	681b      	ldr	r3, [r3, #0]
 8013ee6:	68da      	ldr	r2, [r3, #12]
 8013ee8:	687b      	ldr	r3, [r7, #4]
 8013eea:	681b      	ldr	r3, [r3, #0]
 8013eec:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8013ef0:	60da      	str	r2, [r3, #12]
    __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8013ef2:	687b      	ldr	r3, [r7, #4]
 8013ef4:	681b      	ldr	r3, [r3, #0]
 8013ef6:	68da      	ldr	r2, [r3, #12]
 8013ef8:	687b      	ldr	r3, [r7, #4]
 8013efa:	681b      	ldr	r3, [r3, #0]
 8013efc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8013f00:	60da      	str	r2, [r3, #12]
    (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8013f02:	687b      	ldr	r3, [r7, #4]
 8013f04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013f06:	4618      	mov	r0, r3
 8013f08:	f7ef f947 	bl	800319a <HAL_DMA_Abort_IT>
    (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8013f0c:	687b      	ldr	r3, [r7, #4]
 8013f0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013f10:	4618      	mov	r0, r3
 8013f12:	f7ef f942 	bl	800319a <HAL_DMA_Abort_IT>
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8013f16:	687b      	ldr	r3, [r7, #4]
 8013f18:	681b      	ldr	r3, [r3, #0]
 8013f1a:	6a1a      	ldr	r2, [r3, #32]
 8013f1c:	f241 1311 	movw	r3, #4369	@ 0x1111
 8013f20:	4013      	ands	r3, r2
 8013f22:	2b00      	cmp	r3, #0
 8013f24:	d10f      	bne.n	8013f46 <HAL_TIM_Encoder_Stop_DMA+0xea>
 8013f26:	687b      	ldr	r3, [r7, #4]
 8013f28:	681b      	ldr	r3, [r3, #0]
 8013f2a:	6a1a      	ldr	r2, [r3, #32]
 8013f2c:	f240 4344 	movw	r3, #1092	@ 0x444
 8013f30:	4013      	ands	r3, r2
 8013f32:	2b00      	cmp	r3, #0
 8013f34:	d107      	bne.n	8013f46 <HAL_TIM_Encoder_Stop_DMA+0xea>
 8013f36:	687b      	ldr	r3, [r7, #4]
 8013f38:	681b      	ldr	r3, [r3, #0]
 8013f3a:	681a      	ldr	r2, [r3, #0]
 8013f3c:	687b      	ldr	r3, [r7, #4]
 8013f3e:	681b      	ldr	r3, [r3, #0]
 8013f40:	f022 0201 	bic.w	r2, r2, #1
 8013f44:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel(s) state */
  if ((Channel == TIM_CHANNEL_1) || (Channel == TIM_CHANNEL_2))
 8013f46:	683b      	ldr	r3, [r7, #0]
 8013f48:	2b00      	cmp	r3, #0
 8013f4a:	d002      	beq.n	8013f52 <HAL_TIM_Encoder_Stop_DMA+0xf6>
 8013f4c:	683b      	ldr	r3, [r7, #0]
 8013f4e:	2b04      	cmp	r3, #4
 8013f50:	d138      	bne.n	8013fc4 <HAL_TIM_Encoder_Stop_DMA+0x168>
  {
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8013f52:	683b      	ldr	r3, [r7, #0]
 8013f54:	2b00      	cmp	r3, #0
 8013f56:	d104      	bne.n	8013f62 <HAL_TIM_Encoder_Stop_DMA+0x106>
 8013f58:	687b      	ldr	r3, [r7, #4]
 8013f5a:	2201      	movs	r2, #1
 8013f5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8013f60:	e013      	b.n	8013f8a <HAL_TIM_Encoder_Stop_DMA+0x12e>
 8013f62:	683b      	ldr	r3, [r7, #0]
 8013f64:	2b04      	cmp	r3, #4
 8013f66:	d104      	bne.n	8013f72 <HAL_TIM_Encoder_Stop_DMA+0x116>
 8013f68:	687b      	ldr	r3, [r7, #4]
 8013f6a:	2201      	movs	r2, #1
 8013f6c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8013f70:	e00b      	b.n	8013f8a <HAL_TIM_Encoder_Stop_DMA+0x12e>
 8013f72:	683b      	ldr	r3, [r7, #0]
 8013f74:	2b08      	cmp	r3, #8
 8013f76:	d104      	bne.n	8013f82 <HAL_TIM_Encoder_Stop_DMA+0x126>
 8013f78:	687b      	ldr	r3, [r7, #4]
 8013f7a:	2201      	movs	r2, #1
 8013f7c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8013f80:	e003      	b.n	8013f8a <HAL_TIM_Encoder_Stop_DMA+0x12e>
 8013f82:	687b      	ldr	r3, [r7, #4]
 8013f84:	2201      	movs	r2, #1
 8013f86:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8013f8a:	683b      	ldr	r3, [r7, #0]
 8013f8c:	2b00      	cmp	r3, #0
 8013f8e:	d104      	bne.n	8013f9a <HAL_TIM_Encoder_Stop_DMA+0x13e>
 8013f90:	687b      	ldr	r3, [r7, #4]
 8013f92:	2201      	movs	r2, #1
 8013f94:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8013f98:	e024      	b.n	8013fe4 <HAL_TIM_Encoder_Stop_DMA+0x188>
 8013f9a:	683b      	ldr	r3, [r7, #0]
 8013f9c:	2b04      	cmp	r3, #4
 8013f9e:	d104      	bne.n	8013faa <HAL_TIM_Encoder_Stop_DMA+0x14e>
 8013fa0:	687b      	ldr	r3, [r7, #4]
 8013fa2:	2201      	movs	r2, #1
 8013fa4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8013fa8:	e01c      	b.n	8013fe4 <HAL_TIM_Encoder_Stop_DMA+0x188>
 8013faa:	683b      	ldr	r3, [r7, #0]
 8013fac:	2b08      	cmp	r3, #8
 8013fae:	d104      	bne.n	8013fba <HAL_TIM_Encoder_Stop_DMA+0x15e>
 8013fb0:	687b      	ldr	r3, [r7, #4]
 8013fb2:	2201      	movs	r2, #1
 8013fb4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8013fb8:	e014      	b.n	8013fe4 <HAL_TIM_Encoder_Stop_DMA+0x188>
 8013fba:	687b      	ldr	r3, [r7, #4]
 8013fbc:	2201      	movs	r2, #1
 8013fbe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8013fc2:	e00f      	b.n	8013fe4 <HAL_TIM_Encoder_Stop_DMA+0x188>
  }
  else
  {
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8013fc4:	687b      	ldr	r3, [r7, #4]
 8013fc6:	2201      	movs	r2, #1
 8013fc8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8013fcc:	687b      	ldr	r3, [r7, #4]
 8013fce:	2201      	movs	r2, #1
 8013fd0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8013fd4:	687b      	ldr	r3, [r7, #4]
 8013fd6:	2201      	movs	r2, #1
 8013fd8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8013fdc:	687b      	ldr	r3, [r7, #4]
 8013fde:	2201      	movs	r2, #1
 8013fe0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  }

  /* Return function status */
  return HAL_OK;
 8013fe4:	2300      	movs	r3, #0
}
 8013fe6:	4618      	mov	r0, r3
 8013fe8:	3708      	adds	r7, #8
 8013fea:	46bd      	mov	sp, r7
 8013fec:	bd80      	pop	{r7, pc}

08013fee <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8013fee:	b580      	push	{r7, lr}
 8013ff0:	b084      	sub	sp, #16
 8013ff2:	af00      	add	r7, sp, #0
 8013ff4:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8013ff6:	687b      	ldr	r3, [r7, #4]
 8013ff8:	681b      	ldr	r3, [r3, #0]
 8013ffa:	68db      	ldr	r3, [r3, #12]
 8013ffc:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8013ffe:	687b      	ldr	r3, [r7, #4]
 8014000:	681b      	ldr	r3, [r3, #0]
 8014002:	691b      	ldr	r3, [r3, #16]
 8014004:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8014006:	68bb      	ldr	r3, [r7, #8]
 8014008:	f003 0302 	and.w	r3, r3, #2
 801400c:	2b00      	cmp	r3, #0
 801400e:	d020      	beq.n	8014052 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8014010:	68fb      	ldr	r3, [r7, #12]
 8014012:	f003 0302 	and.w	r3, r3, #2
 8014016:	2b00      	cmp	r3, #0
 8014018:	d01b      	beq.n	8014052 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 801401a:	687b      	ldr	r3, [r7, #4]
 801401c:	681b      	ldr	r3, [r3, #0]
 801401e:	f06f 0202 	mvn.w	r2, #2
 8014022:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8014024:	687b      	ldr	r3, [r7, #4]
 8014026:	2201      	movs	r2, #1
 8014028:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 801402a:	687b      	ldr	r3, [r7, #4]
 801402c:	681b      	ldr	r3, [r3, #0]
 801402e:	699b      	ldr	r3, [r3, #24]
 8014030:	f003 0303 	and.w	r3, r3, #3
 8014034:	2b00      	cmp	r3, #0
 8014036:	d003      	beq.n	8014040 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8014038:	6878      	ldr	r0, [r7, #4]
 801403a:	f001 f9e3 	bl	8015404 <HAL_TIM_IC_CaptureCallback>
 801403e:	e005      	b.n	801404c <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8014040:	6878      	ldr	r0, [r7, #4]
 8014042:	f001 f9d5 	bl	80153f0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8014046:	6878      	ldr	r0, [r7, #4]
 8014048:	f001 f9f0 	bl	801542c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801404c:	687b      	ldr	r3, [r7, #4]
 801404e:	2200      	movs	r2, #0
 8014050:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8014052:	68bb      	ldr	r3, [r7, #8]
 8014054:	f003 0304 	and.w	r3, r3, #4
 8014058:	2b00      	cmp	r3, #0
 801405a:	d020      	beq.n	801409e <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 801405c:	68fb      	ldr	r3, [r7, #12]
 801405e:	f003 0304 	and.w	r3, r3, #4
 8014062:	2b00      	cmp	r3, #0
 8014064:	d01b      	beq.n	801409e <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8014066:	687b      	ldr	r3, [r7, #4]
 8014068:	681b      	ldr	r3, [r3, #0]
 801406a:	f06f 0204 	mvn.w	r2, #4
 801406e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8014070:	687b      	ldr	r3, [r7, #4]
 8014072:	2202      	movs	r2, #2
 8014074:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8014076:	687b      	ldr	r3, [r7, #4]
 8014078:	681b      	ldr	r3, [r3, #0]
 801407a:	699b      	ldr	r3, [r3, #24]
 801407c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8014080:	2b00      	cmp	r3, #0
 8014082:	d003      	beq.n	801408c <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8014084:	6878      	ldr	r0, [r7, #4]
 8014086:	f001 f9bd 	bl	8015404 <HAL_TIM_IC_CaptureCallback>
 801408a:	e005      	b.n	8014098 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 801408c:	6878      	ldr	r0, [r7, #4]
 801408e:	f001 f9af 	bl	80153f0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8014092:	6878      	ldr	r0, [r7, #4]
 8014094:	f001 f9ca 	bl	801542c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8014098:	687b      	ldr	r3, [r7, #4]
 801409a:	2200      	movs	r2, #0
 801409c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 801409e:	68bb      	ldr	r3, [r7, #8]
 80140a0:	f003 0308 	and.w	r3, r3, #8
 80140a4:	2b00      	cmp	r3, #0
 80140a6:	d020      	beq.n	80140ea <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80140a8:	68fb      	ldr	r3, [r7, #12]
 80140aa:	f003 0308 	and.w	r3, r3, #8
 80140ae:	2b00      	cmp	r3, #0
 80140b0:	d01b      	beq.n	80140ea <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80140b2:	687b      	ldr	r3, [r7, #4]
 80140b4:	681b      	ldr	r3, [r3, #0]
 80140b6:	f06f 0208 	mvn.w	r2, #8
 80140ba:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80140bc:	687b      	ldr	r3, [r7, #4]
 80140be:	2204      	movs	r2, #4
 80140c0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80140c2:	687b      	ldr	r3, [r7, #4]
 80140c4:	681b      	ldr	r3, [r3, #0]
 80140c6:	69db      	ldr	r3, [r3, #28]
 80140c8:	f003 0303 	and.w	r3, r3, #3
 80140cc:	2b00      	cmp	r3, #0
 80140ce:	d003      	beq.n	80140d8 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80140d0:	6878      	ldr	r0, [r7, #4]
 80140d2:	f001 f997 	bl	8015404 <HAL_TIM_IC_CaptureCallback>
 80140d6:	e005      	b.n	80140e4 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80140d8:	6878      	ldr	r0, [r7, #4]
 80140da:	f001 f989 	bl	80153f0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80140de:	6878      	ldr	r0, [r7, #4]
 80140e0:	f001 f9a4 	bl	801542c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80140e4:	687b      	ldr	r3, [r7, #4]
 80140e6:	2200      	movs	r2, #0
 80140e8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80140ea:	68bb      	ldr	r3, [r7, #8]
 80140ec:	f003 0310 	and.w	r3, r3, #16
 80140f0:	2b00      	cmp	r3, #0
 80140f2:	d020      	beq.n	8014136 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80140f4:	68fb      	ldr	r3, [r7, #12]
 80140f6:	f003 0310 	and.w	r3, r3, #16
 80140fa:	2b00      	cmp	r3, #0
 80140fc:	d01b      	beq.n	8014136 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80140fe:	687b      	ldr	r3, [r7, #4]
 8014100:	681b      	ldr	r3, [r3, #0]
 8014102:	f06f 0210 	mvn.w	r2, #16
 8014106:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8014108:	687b      	ldr	r3, [r7, #4]
 801410a:	2208      	movs	r2, #8
 801410c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 801410e:	687b      	ldr	r3, [r7, #4]
 8014110:	681b      	ldr	r3, [r3, #0]
 8014112:	69db      	ldr	r3, [r3, #28]
 8014114:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8014118:	2b00      	cmp	r3, #0
 801411a:	d003      	beq.n	8014124 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 801411c:	6878      	ldr	r0, [r7, #4]
 801411e:	f001 f971 	bl	8015404 <HAL_TIM_IC_CaptureCallback>
 8014122:	e005      	b.n	8014130 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8014124:	6878      	ldr	r0, [r7, #4]
 8014126:	f001 f963 	bl	80153f0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 801412a:	6878      	ldr	r0, [r7, #4]
 801412c:	f001 f97e 	bl	801542c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8014130:	687b      	ldr	r3, [r7, #4]
 8014132:	2200      	movs	r2, #0
 8014134:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8014136:	68bb      	ldr	r3, [r7, #8]
 8014138:	f003 0301 	and.w	r3, r3, #1
 801413c:	2b00      	cmp	r3, #0
 801413e:	d00c      	beq.n	801415a <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8014140:	68fb      	ldr	r3, [r7, #12]
 8014142:	f003 0301 	and.w	r3, r3, #1
 8014146:	2b00      	cmp	r3, #0
 8014148:	d007      	beq.n	801415a <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 801414a:	687b      	ldr	r3, [r7, #4]
 801414c:	681b      	ldr	r3, [r3, #0]
 801414e:	f06f 0201 	mvn.w	r2, #1
 8014152:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8014154:	6878      	ldr	r0, [r7, #4]
 8014156:	f00b feaf 	bl	801feb8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 801415a:	68bb      	ldr	r3, [r7, #8]
 801415c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8014160:	2b00      	cmp	r3, #0
 8014162:	d00c      	beq.n	801417e <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8014164:	68fb      	ldr	r3, [r7, #12]
 8014166:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801416a:	2b00      	cmp	r3, #0
 801416c:	d007      	beq.n	801417e <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 801416e:	687b      	ldr	r3, [r7, #4]
 8014170:	681b      	ldr	r3, [r3, #0]
 8014172:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8014176:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8014178:	6878      	ldr	r0, [r7, #4]
 801417a:	f004 f97c 	bl	8018476 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 801417e:	68bb      	ldr	r3, [r7, #8]
 8014180:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8014184:	2b00      	cmp	r3, #0
 8014186:	d00c      	beq.n	80141a2 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8014188:	68fb      	ldr	r3, [r7, #12]
 801418a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801418e:	2b00      	cmp	r3, #0
 8014190:	d007      	beq.n	80141a2 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8014192:	687b      	ldr	r3, [r7, #4]
 8014194:	681b      	ldr	r3, [r3, #0]
 8014196:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 801419a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 801419c:	6878      	ldr	r0, [r7, #4]
 801419e:	f001 f959 	bl	8015454 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80141a2:	68bb      	ldr	r3, [r7, #8]
 80141a4:	f003 0320 	and.w	r3, r3, #32
 80141a8:	2b00      	cmp	r3, #0
 80141aa:	d00c      	beq.n	80141c6 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80141ac:	68fb      	ldr	r3, [r7, #12]
 80141ae:	f003 0320 	and.w	r3, r3, #32
 80141b2:	2b00      	cmp	r3, #0
 80141b4:	d007      	beq.n	80141c6 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80141b6:	687b      	ldr	r3, [r7, #4]
 80141b8:	681b      	ldr	r3, [r3, #0]
 80141ba:	f06f 0220 	mvn.w	r2, #32
 80141be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80141c0:	6878      	ldr	r0, [r7, #4]
 80141c2:	f004 f944 	bl	801844e <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80141c6:	bf00      	nop
 80141c8:	3710      	adds	r7, #16
 80141ca:	46bd      	mov	sp, r7
 80141cc:	bd80      	pop	{r7, pc}
	...

080141d0 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 80141d0:	b580      	push	{r7, lr}
 80141d2:	b086      	sub	sp, #24
 80141d4:	af00      	add	r7, sp, #0
 80141d6:	60f8      	str	r0, [r7, #12]
 80141d8:	60b9      	str	r1, [r7, #8]
 80141da:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80141dc:	2300      	movs	r3, #0
 80141de:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 80141e0:	68fb      	ldr	r3, [r7, #12]
 80141e2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80141e6:	2b01      	cmp	r3, #1
 80141e8:	d101      	bne.n	80141ee <HAL_TIM_OC_ConfigChannel+0x1e>
 80141ea:	2302      	movs	r3, #2
 80141ec:	e048      	b.n	8014280 <HAL_TIM_OC_ConfigChannel+0xb0>
 80141ee:	68fb      	ldr	r3, [r7, #12]
 80141f0:	2201      	movs	r2, #1
 80141f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80141f6:	687b      	ldr	r3, [r7, #4]
 80141f8:	2b0c      	cmp	r3, #12
 80141fa:	d839      	bhi.n	8014270 <HAL_TIM_OC_ConfigChannel+0xa0>
 80141fc:	a201      	add	r2, pc, #4	@ (adr r2, 8014204 <HAL_TIM_OC_ConfigChannel+0x34>)
 80141fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014202:	bf00      	nop
 8014204:	08014239 	.word	0x08014239
 8014208:	08014271 	.word	0x08014271
 801420c:	08014271 	.word	0x08014271
 8014210:	08014271 	.word	0x08014271
 8014214:	08014247 	.word	0x08014247
 8014218:	08014271 	.word	0x08014271
 801421c:	08014271 	.word	0x08014271
 8014220:	08014271 	.word	0x08014271
 8014224:	08014255 	.word	0x08014255
 8014228:	08014271 	.word	0x08014271
 801422c:	08014271 	.word	0x08014271
 8014230:	08014271 	.word	0x08014271
 8014234:	08014263 	.word	0x08014263
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8014238:	68fb      	ldr	r3, [r7, #12]
 801423a:	681b      	ldr	r3, [r3, #0]
 801423c:	68b9      	ldr	r1, [r7, #8]
 801423e:	4618      	mov	r0, r3
 8014240:	f001 fc16 	bl	8015a70 <TIM_OC1_SetConfig>
      break;
 8014244:	e017      	b.n	8014276 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8014246:	68fb      	ldr	r3, [r7, #12]
 8014248:	681b      	ldr	r3, [r3, #0]
 801424a:	68b9      	ldr	r1, [r7, #8]
 801424c:	4618      	mov	r0, r3
 801424e:	f001 fc7f 	bl	8015b50 <TIM_OC2_SetConfig>
      break;
 8014252:	e010      	b.n	8014276 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8014254:	68fb      	ldr	r3, [r7, #12]
 8014256:	681b      	ldr	r3, [r3, #0]
 8014258:	68b9      	ldr	r1, [r7, #8]
 801425a:	4618      	mov	r0, r3
 801425c:	f001 fcee 	bl	8015c3c <TIM_OC3_SetConfig>
      break;
 8014260:	e009      	b.n	8014276 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8014262:	68fb      	ldr	r3, [r7, #12]
 8014264:	681b      	ldr	r3, [r3, #0]
 8014266:	68b9      	ldr	r1, [r7, #8]
 8014268:	4618      	mov	r0, r3
 801426a:	f001 fd5b 	bl	8015d24 <TIM_OC4_SetConfig>
      break;
 801426e:	e002      	b.n	8014276 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 8014270:	2301      	movs	r3, #1
 8014272:	75fb      	strb	r3, [r7, #23]
      break;
 8014274:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8014276:	68fb      	ldr	r3, [r7, #12]
 8014278:	2200      	movs	r2, #0
 801427a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 801427e:	7dfb      	ldrb	r3, [r7, #23]
}
 8014280:	4618      	mov	r0, r3
 8014282:	3718      	adds	r7, #24
 8014284:	46bd      	mov	sp, r7
 8014286:	bd80      	pop	{r7, pc}

08014288 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8014288:	b580      	push	{r7, lr}
 801428a:	b086      	sub	sp, #24
 801428c:	af00      	add	r7, sp, #0
 801428e:	60f8      	str	r0, [r7, #12]
 8014290:	60b9      	str	r1, [r7, #8]
 8014292:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8014294:	2300      	movs	r3, #0
 8014296:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8014298:	68fb      	ldr	r3, [r7, #12]
 801429a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 801429e:	2b01      	cmp	r3, #1
 80142a0:	d101      	bne.n	80142a6 <HAL_TIM_IC_ConfigChannel+0x1e>
 80142a2:	2302      	movs	r3, #2
 80142a4:	e088      	b.n	80143b8 <HAL_TIM_IC_ConfigChannel+0x130>
 80142a6:	68fb      	ldr	r3, [r7, #12]
 80142a8:	2201      	movs	r2, #1
 80142aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 80142ae:	687b      	ldr	r3, [r7, #4]
 80142b0:	2b00      	cmp	r3, #0
 80142b2:	d11b      	bne.n	80142ec <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80142b4:	68fb      	ldr	r3, [r7, #12]
 80142b6:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80142b8:	68bb      	ldr	r3, [r7, #8]
 80142ba:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80142bc:	68bb      	ldr	r3, [r7, #8]
 80142be:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80142c0:	68bb      	ldr	r3, [r7, #8]
 80142c2:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 80142c4:	f001 fe16 	bl	8015ef4 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80142c8:	68fb      	ldr	r3, [r7, #12]
 80142ca:	681b      	ldr	r3, [r3, #0]
 80142cc:	699a      	ldr	r2, [r3, #24]
 80142ce:	68fb      	ldr	r3, [r7, #12]
 80142d0:	681b      	ldr	r3, [r3, #0]
 80142d2:	f022 020c 	bic.w	r2, r2, #12
 80142d6:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80142d8:	68fb      	ldr	r3, [r7, #12]
 80142da:	681b      	ldr	r3, [r3, #0]
 80142dc:	6999      	ldr	r1, [r3, #24]
 80142de:	68bb      	ldr	r3, [r7, #8]
 80142e0:	689a      	ldr	r2, [r3, #8]
 80142e2:	68fb      	ldr	r3, [r7, #12]
 80142e4:	681b      	ldr	r3, [r3, #0]
 80142e6:	430a      	orrs	r2, r1
 80142e8:	619a      	str	r2, [r3, #24]
 80142ea:	e060      	b.n	80143ae <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 80142ec:	687b      	ldr	r3, [r7, #4]
 80142ee:	2b04      	cmp	r3, #4
 80142f0:	d11c      	bne.n	801432c <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80142f2:	68fb      	ldr	r3, [r7, #12]
 80142f4:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80142f6:	68bb      	ldr	r3, [r7, #8]
 80142f8:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80142fa:	68bb      	ldr	r3, [r7, #8]
 80142fc:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80142fe:	68bb      	ldr	r3, [r7, #8]
 8014300:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8014302:	f001 fe9a 	bl	801603a <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8014306:	68fb      	ldr	r3, [r7, #12]
 8014308:	681b      	ldr	r3, [r3, #0]
 801430a:	699a      	ldr	r2, [r3, #24]
 801430c:	68fb      	ldr	r3, [r7, #12]
 801430e:	681b      	ldr	r3, [r3, #0]
 8014310:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8014314:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8014316:	68fb      	ldr	r3, [r7, #12]
 8014318:	681b      	ldr	r3, [r3, #0]
 801431a:	6999      	ldr	r1, [r3, #24]
 801431c:	68bb      	ldr	r3, [r7, #8]
 801431e:	689b      	ldr	r3, [r3, #8]
 8014320:	021a      	lsls	r2, r3, #8
 8014322:	68fb      	ldr	r3, [r7, #12]
 8014324:	681b      	ldr	r3, [r3, #0]
 8014326:	430a      	orrs	r2, r1
 8014328:	619a      	str	r2, [r3, #24]
 801432a:	e040      	b.n	80143ae <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 801432c:	687b      	ldr	r3, [r7, #4]
 801432e:	2b08      	cmp	r3, #8
 8014330:	d11b      	bne.n	801436a <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8014332:	68fb      	ldr	r3, [r7, #12]
 8014334:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8014336:	68bb      	ldr	r3, [r7, #8]
 8014338:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 801433a:	68bb      	ldr	r3, [r7, #8]
 801433c:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 801433e:	68bb      	ldr	r3, [r7, #8]
 8014340:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8014342:	f001 fee7 	bl	8016114 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8014346:	68fb      	ldr	r3, [r7, #12]
 8014348:	681b      	ldr	r3, [r3, #0]
 801434a:	69da      	ldr	r2, [r3, #28]
 801434c:	68fb      	ldr	r3, [r7, #12]
 801434e:	681b      	ldr	r3, [r3, #0]
 8014350:	f022 020c 	bic.w	r2, r2, #12
 8014354:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8014356:	68fb      	ldr	r3, [r7, #12]
 8014358:	681b      	ldr	r3, [r3, #0]
 801435a:	69d9      	ldr	r1, [r3, #28]
 801435c:	68bb      	ldr	r3, [r7, #8]
 801435e:	689a      	ldr	r2, [r3, #8]
 8014360:	68fb      	ldr	r3, [r7, #12]
 8014362:	681b      	ldr	r3, [r3, #0]
 8014364:	430a      	orrs	r2, r1
 8014366:	61da      	str	r2, [r3, #28]
 8014368:	e021      	b.n	80143ae <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 801436a:	687b      	ldr	r3, [r7, #4]
 801436c:	2b0c      	cmp	r3, #12
 801436e:	d11c      	bne.n	80143aa <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8014370:	68fb      	ldr	r3, [r7, #12]
 8014372:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8014374:	68bb      	ldr	r3, [r7, #8]
 8014376:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8014378:	68bb      	ldr	r3, [r7, #8]
 801437a:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 801437c:	68bb      	ldr	r3, [r7, #8]
 801437e:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8014380:	f001 ff04 	bl	801618c <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8014384:	68fb      	ldr	r3, [r7, #12]
 8014386:	681b      	ldr	r3, [r3, #0]
 8014388:	69da      	ldr	r2, [r3, #28]
 801438a:	68fb      	ldr	r3, [r7, #12]
 801438c:	681b      	ldr	r3, [r3, #0]
 801438e:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8014392:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8014394:	68fb      	ldr	r3, [r7, #12]
 8014396:	681b      	ldr	r3, [r3, #0]
 8014398:	69d9      	ldr	r1, [r3, #28]
 801439a:	68bb      	ldr	r3, [r7, #8]
 801439c:	689b      	ldr	r3, [r3, #8]
 801439e:	021a      	lsls	r2, r3, #8
 80143a0:	68fb      	ldr	r3, [r7, #12]
 80143a2:	681b      	ldr	r3, [r3, #0]
 80143a4:	430a      	orrs	r2, r1
 80143a6:	61da      	str	r2, [r3, #28]
 80143a8:	e001      	b.n	80143ae <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 80143aa:	2301      	movs	r3, #1
 80143ac:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 80143ae:	68fb      	ldr	r3, [r7, #12]
 80143b0:	2200      	movs	r2, #0
 80143b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80143b6:	7dfb      	ldrb	r3, [r7, #23]
}
 80143b8:	4618      	mov	r0, r3
 80143ba:	3718      	adds	r7, #24
 80143bc:	46bd      	mov	sp, r7
 80143be:	bd80      	pop	{r7, pc}

080143c0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80143c0:	b580      	push	{r7, lr}
 80143c2:	b086      	sub	sp, #24
 80143c4:	af00      	add	r7, sp, #0
 80143c6:	60f8      	str	r0, [r7, #12]
 80143c8:	60b9      	str	r1, [r7, #8]
 80143ca:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80143cc:	2300      	movs	r3, #0
 80143ce:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80143d0:	68fb      	ldr	r3, [r7, #12]
 80143d2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80143d6:	2b01      	cmp	r3, #1
 80143d8:	d101      	bne.n	80143de <HAL_TIM_PWM_ConfigChannel+0x1e>
 80143da:	2302      	movs	r3, #2
 80143dc:	e0ae      	b.n	801453c <HAL_TIM_PWM_ConfigChannel+0x17c>
 80143de:	68fb      	ldr	r3, [r7, #12]
 80143e0:	2201      	movs	r2, #1
 80143e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80143e6:	687b      	ldr	r3, [r7, #4]
 80143e8:	2b0c      	cmp	r3, #12
 80143ea:	f200 809f 	bhi.w	801452c <HAL_TIM_PWM_ConfigChannel+0x16c>
 80143ee:	a201      	add	r2, pc, #4	@ (adr r2, 80143f4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80143f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80143f4:	08014429 	.word	0x08014429
 80143f8:	0801452d 	.word	0x0801452d
 80143fc:	0801452d 	.word	0x0801452d
 8014400:	0801452d 	.word	0x0801452d
 8014404:	08014469 	.word	0x08014469
 8014408:	0801452d 	.word	0x0801452d
 801440c:	0801452d 	.word	0x0801452d
 8014410:	0801452d 	.word	0x0801452d
 8014414:	080144ab 	.word	0x080144ab
 8014418:	0801452d 	.word	0x0801452d
 801441c:	0801452d 	.word	0x0801452d
 8014420:	0801452d 	.word	0x0801452d
 8014424:	080144eb 	.word	0x080144eb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8014428:	68fb      	ldr	r3, [r7, #12]
 801442a:	681b      	ldr	r3, [r3, #0]
 801442c:	68b9      	ldr	r1, [r7, #8]
 801442e:	4618      	mov	r0, r3
 8014430:	f001 fb1e 	bl	8015a70 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8014434:	68fb      	ldr	r3, [r7, #12]
 8014436:	681b      	ldr	r3, [r3, #0]
 8014438:	699a      	ldr	r2, [r3, #24]
 801443a:	68fb      	ldr	r3, [r7, #12]
 801443c:	681b      	ldr	r3, [r3, #0]
 801443e:	f042 0208 	orr.w	r2, r2, #8
 8014442:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8014444:	68fb      	ldr	r3, [r7, #12]
 8014446:	681b      	ldr	r3, [r3, #0]
 8014448:	699a      	ldr	r2, [r3, #24]
 801444a:	68fb      	ldr	r3, [r7, #12]
 801444c:	681b      	ldr	r3, [r3, #0]
 801444e:	f022 0204 	bic.w	r2, r2, #4
 8014452:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8014454:	68fb      	ldr	r3, [r7, #12]
 8014456:	681b      	ldr	r3, [r3, #0]
 8014458:	6999      	ldr	r1, [r3, #24]
 801445a:	68bb      	ldr	r3, [r7, #8]
 801445c:	691a      	ldr	r2, [r3, #16]
 801445e:	68fb      	ldr	r3, [r7, #12]
 8014460:	681b      	ldr	r3, [r3, #0]
 8014462:	430a      	orrs	r2, r1
 8014464:	619a      	str	r2, [r3, #24]
      break;
 8014466:	e064      	b.n	8014532 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8014468:	68fb      	ldr	r3, [r7, #12]
 801446a:	681b      	ldr	r3, [r3, #0]
 801446c:	68b9      	ldr	r1, [r7, #8]
 801446e:	4618      	mov	r0, r3
 8014470:	f001 fb6e 	bl	8015b50 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8014474:	68fb      	ldr	r3, [r7, #12]
 8014476:	681b      	ldr	r3, [r3, #0]
 8014478:	699a      	ldr	r2, [r3, #24]
 801447a:	68fb      	ldr	r3, [r7, #12]
 801447c:	681b      	ldr	r3, [r3, #0]
 801447e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8014482:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8014484:	68fb      	ldr	r3, [r7, #12]
 8014486:	681b      	ldr	r3, [r3, #0]
 8014488:	699a      	ldr	r2, [r3, #24]
 801448a:	68fb      	ldr	r3, [r7, #12]
 801448c:	681b      	ldr	r3, [r3, #0]
 801448e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8014492:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8014494:	68fb      	ldr	r3, [r7, #12]
 8014496:	681b      	ldr	r3, [r3, #0]
 8014498:	6999      	ldr	r1, [r3, #24]
 801449a:	68bb      	ldr	r3, [r7, #8]
 801449c:	691b      	ldr	r3, [r3, #16]
 801449e:	021a      	lsls	r2, r3, #8
 80144a0:	68fb      	ldr	r3, [r7, #12]
 80144a2:	681b      	ldr	r3, [r3, #0]
 80144a4:	430a      	orrs	r2, r1
 80144a6:	619a      	str	r2, [r3, #24]
      break;
 80144a8:	e043      	b.n	8014532 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80144aa:	68fb      	ldr	r3, [r7, #12]
 80144ac:	681b      	ldr	r3, [r3, #0]
 80144ae:	68b9      	ldr	r1, [r7, #8]
 80144b0:	4618      	mov	r0, r3
 80144b2:	f001 fbc3 	bl	8015c3c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80144b6:	68fb      	ldr	r3, [r7, #12]
 80144b8:	681b      	ldr	r3, [r3, #0]
 80144ba:	69da      	ldr	r2, [r3, #28]
 80144bc:	68fb      	ldr	r3, [r7, #12]
 80144be:	681b      	ldr	r3, [r3, #0]
 80144c0:	f042 0208 	orr.w	r2, r2, #8
 80144c4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80144c6:	68fb      	ldr	r3, [r7, #12]
 80144c8:	681b      	ldr	r3, [r3, #0]
 80144ca:	69da      	ldr	r2, [r3, #28]
 80144cc:	68fb      	ldr	r3, [r7, #12]
 80144ce:	681b      	ldr	r3, [r3, #0]
 80144d0:	f022 0204 	bic.w	r2, r2, #4
 80144d4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80144d6:	68fb      	ldr	r3, [r7, #12]
 80144d8:	681b      	ldr	r3, [r3, #0]
 80144da:	69d9      	ldr	r1, [r3, #28]
 80144dc:	68bb      	ldr	r3, [r7, #8]
 80144de:	691a      	ldr	r2, [r3, #16]
 80144e0:	68fb      	ldr	r3, [r7, #12]
 80144e2:	681b      	ldr	r3, [r3, #0]
 80144e4:	430a      	orrs	r2, r1
 80144e6:	61da      	str	r2, [r3, #28]
      break;
 80144e8:	e023      	b.n	8014532 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80144ea:	68fb      	ldr	r3, [r7, #12]
 80144ec:	681b      	ldr	r3, [r3, #0]
 80144ee:	68b9      	ldr	r1, [r7, #8]
 80144f0:	4618      	mov	r0, r3
 80144f2:	f001 fc17 	bl	8015d24 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80144f6:	68fb      	ldr	r3, [r7, #12]
 80144f8:	681b      	ldr	r3, [r3, #0]
 80144fa:	69da      	ldr	r2, [r3, #28]
 80144fc:	68fb      	ldr	r3, [r7, #12]
 80144fe:	681b      	ldr	r3, [r3, #0]
 8014500:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8014504:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8014506:	68fb      	ldr	r3, [r7, #12]
 8014508:	681b      	ldr	r3, [r3, #0]
 801450a:	69da      	ldr	r2, [r3, #28]
 801450c:	68fb      	ldr	r3, [r7, #12]
 801450e:	681b      	ldr	r3, [r3, #0]
 8014510:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8014514:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8014516:	68fb      	ldr	r3, [r7, #12]
 8014518:	681b      	ldr	r3, [r3, #0]
 801451a:	69d9      	ldr	r1, [r3, #28]
 801451c:	68bb      	ldr	r3, [r7, #8]
 801451e:	691b      	ldr	r3, [r3, #16]
 8014520:	021a      	lsls	r2, r3, #8
 8014522:	68fb      	ldr	r3, [r7, #12]
 8014524:	681b      	ldr	r3, [r3, #0]
 8014526:	430a      	orrs	r2, r1
 8014528:	61da      	str	r2, [r3, #28]
      break;
 801452a:	e002      	b.n	8014532 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 801452c:	2301      	movs	r3, #1
 801452e:	75fb      	strb	r3, [r7, #23]
      break;
 8014530:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8014532:	68fb      	ldr	r3, [r7, #12]
 8014534:	2200      	movs	r2, #0
 8014536:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 801453a:	7dfb      	ldrb	r3, [r7, #23]
}
 801453c:	4618      	mov	r0, r3
 801453e:	3718      	adds	r7, #24
 8014540:	46bd      	mov	sp, r7
 8014542:	bd80      	pop	{r7, pc}

08014544 <HAL_TIM_OnePulse_ConfigChannel>:
  *        without taking in account the comparison.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_ConfigChannel(TIM_HandleTypeDef *htim,  TIM_OnePulse_InitTypeDef *sConfig,
                                                 uint32_t OutputChannel,  uint32_t InputChannel)
{
 8014544:	b580      	push	{r7, lr}
 8014546:	b08c      	sub	sp, #48	@ 0x30
 8014548:	af00      	add	r7, sp, #0
 801454a:	60f8      	str	r0, [r7, #12]
 801454c:	60b9      	str	r1, [r7, #8]
 801454e:	607a      	str	r2, [r7, #4]
 8014550:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8014552:	2300      	movs	r3, #0
 8014554:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Check the parameters */
  assert_param(IS_TIM_OPM_CHANNELS(OutputChannel));
  assert_param(IS_TIM_OPM_CHANNELS(InputChannel));

  if (OutputChannel != InputChannel)
 8014558:	687a      	ldr	r2, [r7, #4]
 801455a:	683b      	ldr	r3, [r7, #0]
 801455c:	429a      	cmp	r2, r3
 801455e:	f000 80be 	beq.w	80146de <HAL_TIM_OnePulse_ConfigChannel+0x19a>
  {
    /* Process Locked */
    __HAL_LOCK(htim);
 8014562:	68fb      	ldr	r3, [r7, #12]
 8014564:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8014568:	2b01      	cmp	r3, #1
 801456a:	d101      	bne.n	8014570 <HAL_TIM_OnePulse_ConfigChannel+0x2c>
 801456c:	2302      	movs	r3, #2
 801456e:	e0b7      	b.n	80146e0 <HAL_TIM_OnePulse_ConfigChannel+0x19c>
 8014570:	68fb      	ldr	r3, [r7, #12]
 8014572:	2201      	movs	r2, #1
 8014574:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    htim->State = HAL_TIM_STATE_BUSY;
 8014578:	68fb      	ldr	r3, [r7, #12]
 801457a:	2202      	movs	r2, #2
 801457c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Extract the Output compare configuration from sConfig structure */
    temp1.OCMode = sConfig->OCMode;
 8014580:	68bb      	ldr	r3, [r7, #8]
 8014582:	681b      	ldr	r3, [r3, #0]
 8014584:	613b      	str	r3, [r7, #16]
    temp1.Pulse = sConfig->Pulse;
 8014586:	68bb      	ldr	r3, [r7, #8]
 8014588:	685b      	ldr	r3, [r3, #4]
 801458a:	617b      	str	r3, [r7, #20]
    temp1.OCPolarity = sConfig->OCPolarity;
 801458c:	68bb      	ldr	r3, [r7, #8]
 801458e:	689b      	ldr	r3, [r3, #8]
 8014590:	61bb      	str	r3, [r7, #24]
    temp1.OCNPolarity = sConfig->OCNPolarity;
 8014592:	68bb      	ldr	r3, [r7, #8]
 8014594:	68db      	ldr	r3, [r3, #12]
 8014596:	61fb      	str	r3, [r7, #28]
    temp1.OCIdleState = sConfig->OCIdleState;
 8014598:	68bb      	ldr	r3, [r7, #8]
 801459a:	691b      	ldr	r3, [r3, #16]
 801459c:	627b      	str	r3, [r7, #36]	@ 0x24
    temp1.OCNIdleState = sConfig->OCNIdleState;
 801459e:	68bb      	ldr	r3, [r7, #8]
 80145a0:	695b      	ldr	r3, [r3, #20]
 80145a2:	62bb      	str	r3, [r7, #40]	@ 0x28

    switch (OutputChannel)
 80145a4:	687b      	ldr	r3, [r7, #4]
 80145a6:	2b00      	cmp	r3, #0
 80145a8:	d003      	beq.n	80145b2 <HAL_TIM_OnePulse_ConfigChannel+0x6e>
 80145aa:	687b      	ldr	r3, [r7, #4]
 80145ac:	2b04      	cmp	r3, #4
 80145ae:	d009      	beq.n	80145c4 <HAL_TIM_OnePulse_ConfigChannel+0x80>
 80145b0:	e011      	b.n	80145d6 <HAL_TIM_OnePulse_ConfigChannel+0x92>
    {
      case TIM_CHANNEL_1:
      {
        assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

        TIM_OC1_SetConfig(htim->Instance, &temp1);
 80145b2:	68fb      	ldr	r3, [r7, #12]
 80145b4:	681b      	ldr	r3, [r3, #0]
 80145b6:	f107 0210 	add.w	r2, r7, #16
 80145ba:	4611      	mov	r1, r2
 80145bc:	4618      	mov	r0, r3
 80145be:	f001 fa57 	bl	8015a70 <TIM_OC1_SetConfig>
        break;
 80145c2:	e00c      	b.n	80145de <HAL_TIM_OnePulse_ConfigChannel+0x9a>

      case TIM_CHANNEL_2:
      {
        assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

        TIM_OC2_SetConfig(htim->Instance, &temp1);
 80145c4:	68fb      	ldr	r3, [r7, #12]
 80145c6:	681b      	ldr	r3, [r3, #0]
 80145c8:	f107 0210 	add.w	r2, r7, #16
 80145cc:	4611      	mov	r1, r2
 80145ce:	4618      	mov	r0, r3
 80145d0:	f001 fabe 	bl	8015b50 <TIM_OC2_SetConfig>
        break;
 80145d4:	e003      	b.n	80145de <HAL_TIM_OnePulse_ConfigChannel+0x9a>
      }

      default:
        status = HAL_ERROR;
 80145d6:	2301      	movs	r3, #1
 80145d8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        break;
 80145dc:	bf00      	nop
    }

    if (status == HAL_OK)
 80145de:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80145e2:	2b00      	cmp	r3, #0
 80145e4:	d170      	bne.n	80146c8 <HAL_TIM_OnePulse_ConfigChannel+0x184>
    {
      switch (InputChannel)
 80145e6:	683b      	ldr	r3, [r7, #0]
 80145e8:	2b00      	cmp	r3, #0
 80145ea:	d003      	beq.n	80145f4 <HAL_TIM_OnePulse_ConfigChannel+0xb0>
 80145ec:	683b      	ldr	r3, [r7, #0]
 80145ee:	2b04      	cmp	r3, #4
 80145f0:	d033      	beq.n	801465a <HAL_TIM_OnePulse_ConfigChannel+0x116>
 80145f2:	e065      	b.n	80146c0 <HAL_TIM_OnePulse_ConfigChannel+0x17c>
      {
        case TIM_CHANNEL_1:
        {
          assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

          TIM_TI1_SetConfig(htim->Instance, sConfig->ICPolarity,
 80145f4:	68fb      	ldr	r3, [r7, #12]
 80145f6:	6818      	ldr	r0, [r3, #0]
 80145f8:	68bb      	ldr	r3, [r7, #8]
 80145fa:	6999      	ldr	r1, [r3, #24]
 80145fc:	68bb      	ldr	r3, [r7, #8]
 80145fe:	69da      	ldr	r2, [r3, #28]
 8014600:	68bb      	ldr	r3, [r7, #8]
 8014602:	6a1b      	ldr	r3, [r3, #32]
 8014604:	f001 fc76 	bl	8015ef4 <TIM_TI1_SetConfig>
                            sConfig->ICSelection, sConfig->ICFilter);

          /* Reset the IC1PSC Bits */
          htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8014608:	68fb      	ldr	r3, [r7, #12]
 801460a:	681b      	ldr	r3, [r3, #0]
 801460c:	699a      	ldr	r2, [r3, #24]
 801460e:	68fb      	ldr	r3, [r7, #12]
 8014610:	681b      	ldr	r3, [r3, #0]
 8014612:	f022 020c 	bic.w	r2, r2, #12
 8014616:	619a      	str	r2, [r3, #24]

          /* Select the Trigger source */
          htim->Instance->SMCR &= ~TIM_SMCR_TS;
 8014618:	68fb      	ldr	r3, [r7, #12]
 801461a:	681b      	ldr	r3, [r3, #0]
 801461c:	689a      	ldr	r2, [r3, #8]
 801461e:	68fb      	ldr	r3, [r7, #12]
 8014620:	681b      	ldr	r3, [r3, #0]
 8014622:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8014626:	609a      	str	r2, [r3, #8]
          htim->Instance->SMCR |= TIM_TS_TI1FP1;
 8014628:	68fb      	ldr	r3, [r7, #12]
 801462a:	681b      	ldr	r3, [r3, #0]
 801462c:	689a      	ldr	r2, [r3, #8]
 801462e:	68fb      	ldr	r3, [r7, #12]
 8014630:	681b      	ldr	r3, [r3, #0]
 8014632:	f042 0250 	orr.w	r2, r2, #80	@ 0x50
 8014636:	609a      	str	r2, [r3, #8]

          /* Select the Slave Mode */
          htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8014638:	68fb      	ldr	r3, [r7, #12]
 801463a:	681b      	ldr	r3, [r3, #0]
 801463c:	689a      	ldr	r2, [r3, #8]
 801463e:	68fb      	ldr	r3, [r7, #12]
 8014640:	681b      	ldr	r3, [r3, #0]
 8014642:	f022 0207 	bic.w	r2, r2, #7
 8014646:	609a      	str	r2, [r3, #8]
          htim->Instance->SMCR |= TIM_SLAVEMODE_TRIGGER;
 8014648:	68fb      	ldr	r3, [r7, #12]
 801464a:	681b      	ldr	r3, [r3, #0]
 801464c:	689a      	ldr	r2, [r3, #8]
 801464e:	68fb      	ldr	r3, [r7, #12]
 8014650:	681b      	ldr	r3, [r3, #0]
 8014652:	f042 0206 	orr.w	r2, r2, #6
 8014656:	609a      	str	r2, [r3, #8]
          break;
 8014658:	e036      	b.n	80146c8 <HAL_TIM_OnePulse_ConfigChannel+0x184>

        case TIM_CHANNEL_2:
        {
          assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

          TIM_TI2_SetConfig(htim->Instance, sConfig->ICPolarity,
 801465a:	68fb      	ldr	r3, [r7, #12]
 801465c:	6818      	ldr	r0, [r3, #0]
 801465e:	68bb      	ldr	r3, [r7, #8]
 8014660:	6999      	ldr	r1, [r3, #24]
 8014662:	68bb      	ldr	r3, [r7, #8]
 8014664:	69da      	ldr	r2, [r3, #28]
 8014666:	68bb      	ldr	r3, [r7, #8]
 8014668:	6a1b      	ldr	r3, [r3, #32]
 801466a:	f001 fce6 	bl	801603a <TIM_TI2_SetConfig>
                            sConfig->ICSelection, sConfig->ICFilter);

          /* Reset the IC2PSC Bits */
          htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 801466e:	68fb      	ldr	r3, [r7, #12]
 8014670:	681b      	ldr	r3, [r3, #0]
 8014672:	699a      	ldr	r2, [r3, #24]
 8014674:	68fb      	ldr	r3, [r7, #12]
 8014676:	681b      	ldr	r3, [r3, #0]
 8014678:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 801467c:	619a      	str	r2, [r3, #24]

          /* Select the Trigger source */
          htim->Instance->SMCR &= ~TIM_SMCR_TS;
 801467e:	68fb      	ldr	r3, [r7, #12]
 8014680:	681b      	ldr	r3, [r3, #0]
 8014682:	689a      	ldr	r2, [r3, #8]
 8014684:	68fb      	ldr	r3, [r7, #12]
 8014686:	681b      	ldr	r3, [r3, #0]
 8014688:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 801468c:	609a      	str	r2, [r3, #8]
          htim->Instance->SMCR |= TIM_TS_TI2FP2;
 801468e:	68fb      	ldr	r3, [r7, #12]
 8014690:	681b      	ldr	r3, [r3, #0]
 8014692:	689a      	ldr	r2, [r3, #8]
 8014694:	68fb      	ldr	r3, [r7, #12]
 8014696:	681b      	ldr	r3, [r3, #0]
 8014698:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 801469c:	609a      	str	r2, [r3, #8]

          /* Select the Slave Mode */
          htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 801469e:	68fb      	ldr	r3, [r7, #12]
 80146a0:	681b      	ldr	r3, [r3, #0]
 80146a2:	689a      	ldr	r2, [r3, #8]
 80146a4:	68fb      	ldr	r3, [r7, #12]
 80146a6:	681b      	ldr	r3, [r3, #0]
 80146a8:	f022 0207 	bic.w	r2, r2, #7
 80146ac:	609a      	str	r2, [r3, #8]
          htim->Instance->SMCR |= TIM_SLAVEMODE_TRIGGER;
 80146ae:	68fb      	ldr	r3, [r7, #12]
 80146b0:	681b      	ldr	r3, [r3, #0]
 80146b2:	689a      	ldr	r2, [r3, #8]
 80146b4:	68fb      	ldr	r3, [r7, #12]
 80146b6:	681b      	ldr	r3, [r3, #0]
 80146b8:	f042 0206 	orr.w	r2, r2, #6
 80146bc:	609a      	str	r2, [r3, #8]
          break;
 80146be:	e003      	b.n	80146c8 <HAL_TIM_OnePulse_ConfigChannel+0x184>
        }

        default:
          status = HAL_ERROR;
 80146c0:	2301      	movs	r3, #1
 80146c2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
          break;
 80146c6:	bf00      	nop
      }
    }

    htim->State = HAL_TIM_STATE_READY;
 80146c8:	68fb      	ldr	r3, [r7, #12]
 80146ca:	2201      	movs	r2, #1
 80146cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    __HAL_UNLOCK(htim);
 80146d0:	68fb      	ldr	r3, [r7, #12]
 80146d2:	2200      	movs	r2, #0
 80146d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return status;
 80146d8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80146dc:	e000      	b.n	80146e0 <HAL_TIM_OnePulse_ConfigChannel+0x19c>
  }
  else
  {
    return HAL_ERROR;
 80146de:	2301      	movs	r3, #1
  }
}
 80146e0:	4618      	mov	r0, r3
 80146e2:	3730      	adds	r7, #48	@ 0x30
 80146e4:	46bd      	mov	sp, r7
 80146e6:	bd80      	pop	{r7, pc}

080146e8 <HAL_TIM_DMABurst_WriteStart>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_DMABurst_WriteStart(TIM_HandleTypeDef *htim, uint32_t BurstBaseAddress,
                                              uint32_t BurstRequestSrc, const uint32_t *BurstBuffer,
                                              uint32_t  BurstLength)
{
 80146e8:	b580      	push	{r7, lr}
 80146ea:	b088      	sub	sp, #32
 80146ec:	af02      	add	r7, sp, #8
 80146ee:	60f8      	str	r0, [r7, #12]
 80146f0:	60b9      	str	r1, [r7, #8]
 80146f2:	607a      	str	r2, [r7, #4]
 80146f4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;

  status = HAL_TIM_DMABurst_MultiWriteStart(htim, BurstBaseAddress, BurstRequestSrc, BurstBuffer, BurstLength,
                                            ((BurstLength) >> 8U) + 1U);
 80146f6:	6a3b      	ldr	r3, [r7, #32]
 80146f8:	0a1b      	lsrs	r3, r3, #8
  status = HAL_TIM_DMABurst_MultiWriteStart(htim, BurstBaseAddress, BurstRequestSrc, BurstBuffer, BurstLength,
 80146fa:	3301      	adds	r3, #1
 80146fc:	9301      	str	r3, [sp, #4]
 80146fe:	6a3b      	ldr	r3, [r7, #32]
 8014700:	9300      	str	r3, [sp, #0]
 8014702:	683b      	ldr	r3, [r7, #0]
 8014704:	687a      	ldr	r2, [r7, #4]
 8014706:	68b9      	ldr	r1, [r7, #8]
 8014708:	68f8      	ldr	r0, [r7, #12]
 801470a:	f000 f807 	bl	801471c <HAL_TIM_DMABurst_MultiWriteStart>
 801470e:	4603      	mov	r3, r0
 8014710:	75fb      	strb	r3, [r7, #23]



  return status;
 8014712:	7dfb      	ldrb	r3, [r7, #23]
}
 8014714:	4618      	mov	r0, r3
 8014716:	3718      	adds	r7, #24
 8014718:	46bd      	mov	sp, r7
 801471a:	bd80      	pop	{r7, pc}

0801471c <HAL_TIM_DMABurst_MultiWriteStart>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_DMABurst_MultiWriteStart(TIM_HandleTypeDef *htim, uint32_t BurstBaseAddress,
                                                   uint32_t BurstRequestSrc, const uint32_t *BurstBuffer,
                                                   uint32_t  BurstLength,  uint32_t  DataLength)
{
 801471c:	b580      	push	{r7, lr}
 801471e:	b086      	sub	sp, #24
 8014720:	af00      	add	r7, sp, #0
 8014722:	60f8      	str	r0, [r7, #12]
 8014724:	60b9      	str	r1, [r7, #8]
 8014726:	607a      	str	r2, [r7, #4]
 8014728:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 801472a:	2300      	movs	r3, #0
 801472c:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_DMA_BASE(BurstBaseAddress));
  assert_param(IS_TIM_DMA_SOURCE(BurstRequestSrc));
  assert_param(IS_TIM_DMA_LENGTH(BurstLength));
  assert_param(IS_TIM_DMA_DATA_LENGTH(DataLength));

  if (htim->DMABurstState == HAL_DMA_BURST_STATE_BUSY)
 801472e:	68fb      	ldr	r3, [r7, #12]
 8014730:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8014734:	b2db      	uxtb	r3, r3
 8014736:	2b02      	cmp	r3, #2
 8014738:	d101      	bne.n	801473e <HAL_TIM_DMABurst_MultiWriteStart+0x22>
  {
    return HAL_BUSY;
 801473a:	2302      	movs	r3, #2
 801473c:	e12b      	b.n	8014996 <HAL_TIM_DMABurst_MultiWriteStart+0x27a>
  }
  else if (htim->DMABurstState == HAL_DMA_BURST_STATE_READY)
 801473e:	68fb      	ldr	r3, [r7, #12]
 8014740:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8014744:	b2db      	uxtb	r3, r3
 8014746:	2b01      	cmp	r3, #1
 8014748:	d10b      	bne.n	8014762 <HAL_TIM_DMABurst_MultiWriteStart+0x46>
  {
    if ((BurstBuffer == NULL) && (BurstLength > 0U))
 801474a:	683b      	ldr	r3, [r7, #0]
 801474c:	2b00      	cmp	r3, #0
 801474e:	d104      	bne.n	801475a <HAL_TIM_DMABurst_MultiWriteStart+0x3e>
 8014750:	6a3b      	ldr	r3, [r7, #32]
 8014752:	2b00      	cmp	r3, #0
 8014754:	d001      	beq.n	801475a <HAL_TIM_DMABurst_MultiWriteStart+0x3e>
    {
      return HAL_ERROR;
 8014756:	2301      	movs	r3, #1
 8014758:	e11d      	b.n	8014996 <HAL_TIM_DMABurst_MultiWriteStart+0x27a>
    }
    else
    {
      htim->DMABurstState = HAL_DMA_BURST_STATE_BUSY;
 801475a:	68fb      	ldr	r3, [r7, #12]
 801475c:	2202      	movs	r2, #2
 801475e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
  else
  {
    /* nothing to do */
  }

  switch (BurstRequestSrc)
 8014762:	687b      	ldr	r3, [r7, #4]
 8014764:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8014768:	f000 80d8 	beq.w	801491c <HAL_TIM_DMABurst_MultiWriteStart+0x200>
 801476c:	687b      	ldr	r3, [r7, #4]
 801476e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8014772:	f200 80ee 	bhi.w	8014952 <HAL_TIM_DMABurst_MultiWriteStart+0x236>
 8014776:	687b      	ldr	r3, [r7, #4]
 8014778:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 801477c:	f000 80b3 	beq.w	80148e6 <HAL_TIM_DMABurst_MultiWriteStart+0x1ca>
 8014780:	687b      	ldr	r3, [r7, #4]
 8014782:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8014786:	f200 80e4 	bhi.w	8014952 <HAL_TIM_DMABurst_MultiWriteStart+0x236>
 801478a:	687b      	ldr	r3, [r7, #4]
 801478c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8014790:	f000 808e 	beq.w	80148b0 <HAL_TIM_DMABurst_MultiWriteStart+0x194>
 8014794:	687b      	ldr	r3, [r7, #4]
 8014796:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801479a:	f200 80da 	bhi.w	8014952 <HAL_TIM_DMABurst_MultiWriteStart+0x236>
 801479e:	687b      	ldr	r3, [r7, #4]
 80147a0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80147a4:	d069      	beq.n	801487a <HAL_TIM_DMABurst_MultiWriteStart+0x15e>
 80147a6:	687b      	ldr	r3, [r7, #4]
 80147a8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80147ac:	f200 80d1 	bhi.w	8014952 <HAL_TIM_DMABurst_MultiWriteStart+0x236>
 80147b0:	687b      	ldr	r3, [r7, #4]
 80147b2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80147b6:	d045      	beq.n	8014844 <HAL_TIM_DMABurst_MultiWriteStart+0x128>
 80147b8:	687b      	ldr	r3, [r7, #4]
 80147ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80147be:	f200 80c8 	bhi.w	8014952 <HAL_TIM_DMABurst_MultiWriteStart+0x236>
 80147c2:	687b      	ldr	r3, [r7, #4]
 80147c4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80147c8:	d004      	beq.n	80147d4 <HAL_TIM_DMABurst_MultiWriteStart+0xb8>
 80147ca:	687b      	ldr	r3, [r7, #4]
 80147cc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80147d0:	d01c      	beq.n	801480c <HAL_TIM_DMABurst_MultiWriteStart+0xf0>
 80147d2:	e0be      	b.n	8014952 <HAL_TIM_DMABurst_MultiWriteStart+0x236>
  {
    case TIM_DMA_UPDATE:
    {
      /* Set the DMA Period elapsed callbacks */
      htim->hdma[TIM_DMA_ID_UPDATE]->XferCpltCallback = TIM_DMAPeriodElapsedCplt;
 80147d4:	68fb      	ldr	r3, [r7, #12]
 80147d6:	6a1b      	ldr	r3, [r3, #32]
 80147d8:	4a71      	ldr	r2, [pc, #452]	@ (80149a0 <HAL_TIM_DMABurst_MultiWriteStart+0x284>)
 80147da:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_UPDATE]->XferHalfCpltCallback = TIM_DMAPeriodElapsedHalfCplt;
 80147dc:	68fb      	ldr	r3, [r7, #12]
 80147de:	6a1b      	ldr	r3, [r3, #32]
 80147e0:	4a70      	ldr	r2, [pc, #448]	@ (80149a4 <HAL_TIM_DMABurst_MultiWriteStart+0x288>)
 80147e2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_UPDATE]->XferErrorCallback = TIM_DMAError ;
 80147e4:	68fb      	ldr	r3, [r7, #12]
 80147e6:	6a1b      	ldr	r3, [r3, #32]
 80147e8:	4a6f      	ldr	r2, [pc, #444]	@ (80149a8 <HAL_TIM_DMABurst_MultiWriteStart+0x28c>)
 80147ea:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_UPDATE], (uint32_t)BurstBuffer,
 80147ec:	68fb      	ldr	r3, [r7, #12]
 80147ee:	6a18      	ldr	r0, [r3, #32]
 80147f0:	6839      	ldr	r1, [r7, #0]
                           (uint32_t)&htim->Instance->DMAR, DataLength) != HAL_OK)
 80147f2:	68fb      	ldr	r3, [r7, #12]
 80147f4:	681b      	ldr	r3, [r3, #0]
 80147f6:	334c      	adds	r3, #76	@ 0x4c
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_UPDATE], (uint32_t)BurstBuffer,
 80147f8:	461a      	mov	r2, r3
 80147fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80147fc:	f7ee fc05 	bl	800300a <HAL_DMA_Start_IT>
 8014800:	4603      	mov	r3, r0
 8014802:	2b00      	cmp	r3, #0
 8014804:	f000 80a8 	beq.w	8014958 <HAL_TIM_DMABurst_MultiWriteStart+0x23c>
      {
        /* Return error status */
        return HAL_ERROR;
 8014808:	2301      	movs	r3, #1
 801480a:	e0c4      	b.n	8014996 <HAL_TIM_DMABurst_MultiWriteStart+0x27a>
      break;
    }
    case TIM_DMA_CC1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 801480c:	68fb      	ldr	r3, [r7, #12]
 801480e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014810:	4a66      	ldr	r2, [pc, #408]	@ (80149ac <HAL_TIM_DMABurst_MultiWriteStart+0x290>)
 8014812:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8014814:	68fb      	ldr	r3, [r7, #12]
 8014816:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014818:	4a65      	ldr	r2, [pc, #404]	@ (80149b0 <HAL_TIM_DMABurst_MultiWriteStart+0x294>)
 801481a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 801481c:	68fb      	ldr	r3, [r7, #12]
 801481e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014820:	4a61      	ldr	r2, [pc, #388]	@ (80149a8 <HAL_TIM_DMABurst_MultiWriteStart+0x28c>)
 8014822:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)BurstBuffer,
 8014824:	68fb      	ldr	r3, [r7, #12]
 8014826:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8014828:	6839      	ldr	r1, [r7, #0]
                           (uint32_t)&htim->Instance->DMAR, DataLength) != HAL_OK)
 801482a:	68fb      	ldr	r3, [r7, #12]
 801482c:	681b      	ldr	r3, [r3, #0]
 801482e:	334c      	adds	r3, #76	@ 0x4c
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)BurstBuffer,
 8014830:	461a      	mov	r2, r3
 8014832:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014834:	f7ee fbe9 	bl	800300a <HAL_DMA_Start_IT>
 8014838:	4603      	mov	r3, r0
 801483a:	2b00      	cmp	r3, #0
 801483c:	f000 808e 	beq.w	801495c <HAL_TIM_DMABurst_MultiWriteStart+0x240>
      {
        /* Return error status */
        return HAL_ERROR;
 8014840:	2301      	movs	r3, #1
 8014842:	e0a8      	b.n	8014996 <HAL_TIM_DMABurst_MultiWriteStart+0x27a>
      break;
    }
    case TIM_DMA_CC2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8014844:	68fb      	ldr	r3, [r7, #12]
 8014846:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014848:	4a58      	ldr	r2, [pc, #352]	@ (80149ac <HAL_TIM_DMABurst_MultiWriteStart+0x290>)
 801484a:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 801484c:	68fb      	ldr	r3, [r7, #12]
 801484e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014850:	4a57      	ldr	r2, [pc, #348]	@ (80149b0 <HAL_TIM_DMABurst_MultiWriteStart+0x294>)
 8014852:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8014854:	68fb      	ldr	r3, [r7, #12]
 8014856:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014858:	4a53      	ldr	r2, [pc, #332]	@ (80149a8 <HAL_TIM_DMABurst_MultiWriteStart+0x28c>)
 801485a:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)BurstBuffer,
 801485c:	68fb      	ldr	r3, [r7, #12]
 801485e:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8014860:	6839      	ldr	r1, [r7, #0]
                           (uint32_t)&htim->Instance->DMAR, DataLength) != HAL_OK)
 8014862:	68fb      	ldr	r3, [r7, #12]
 8014864:	681b      	ldr	r3, [r3, #0]
 8014866:	334c      	adds	r3, #76	@ 0x4c
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)BurstBuffer,
 8014868:	461a      	mov	r2, r3
 801486a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801486c:	f7ee fbcd 	bl	800300a <HAL_DMA_Start_IT>
 8014870:	4603      	mov	r3, r0
 8014872:	2b00      	cmp	r3, #0
 8014874:	d074      	beq.n	8014960 <HAL_TIM_DMABurst_MultiWriteStart+0x244>
      {
        /* Return error status */
        return HAL_ERROR;
 8014876:	2301      	movs	r3, #1
 8014878:	e08d      	b.n	8014996 <HAL_TIM_DMABurst_MultiWriteStart+0x27a>
      break;
    }
    case TIM_DMA_CC3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 801487a:	68fb      	ldr	r3, [r7, #12]
 801487c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801487e:	4a4b      	ldr	r2, [pc, #300]	@ (80149ac <HAL_TIM_DMABurst_MultiWriteStart+0x290>)
 8014880:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8014882:	68fb      	ldr	r3, [r7, #12]
 8014884:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014886:	4a4a      	ldr	r2, [pc, #296]	@ (80149b0 <HAL_TIM_DMABurst_MultiWriteStart+0x294>)
 8014888:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 801488a:	68fb      	ldr	r3, [r7, #12]
 801488c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801488e:	4a46      	ldr	r2, [pc, #280]	@ (80149a8 <HAL_TIM_DMABurst_MultiWriteStart+0x28c>)
 8014890:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)BurstBuffer,
 8014892:	68fb      	ldr	r3, [r7, #12]
 8014894:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8014896:	6839      	ldr	r1, [r7, #0]
                           (uint32_t)&htim->Instance->DMAR, DataLength) != HAL_OK)
 8014898:	68fb      	ldr	r3, [r7, #12]
 801489a:	681b      	ldr	r3, [r3, #0]
 801489c:	334c      	adds	r3, #76	@ 0x4c
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)BurstBuffer,
 801489e:	461a      	mov	r2, r3
 80148a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80148a2:	f7ee fbb2 	bl	800300a <HAL_DMA_Start_IT>
 80148a6:	4603      	mov	r3, r0
 80148a8:	2b00      	cmp	r3, #0
 80148aa:	d05b      	beq.n	8014964 <HAL_TIM_DMABurst_MultiWriteStart+0x248>
      {
        /* Return error status */
        return HAL_ERROR;
 80148ac:	2301      	movs	r3, #1
 80148ae:	e072      	b.n	8014996 <HAL_TIM_DMABurst_MultiWriteStart+0x27a>
      break;
    }
    case TIM_DMA_CC4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80148b0:	68fb      	ldr	r3, [r7, #12]
 80148b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80148b4:	4a3d      	ldr	r2, [pc, #244]	@ (80149ac <HAL_TIM_DMABurst_MultiWriteStart+0x290>)
 80148b6:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80148b8:	68fb      	ldr	r3, [r7, #12]
 80148ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80148bc:	4a3c      	ldr	r2, [pc, #240]	@ (80149b0 <HAL_TIM_DMABurst_MultiWriteStart+0x294>)
 80148be:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 80148c0:	68fb      	ldr	r3, [r7, #12]
 80148c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80148c4:	4a38      	ldr	r2, [pc, #224]	@ (80149a8 <HAL_TIM_DMABurst_MultiWriteStart+0x28c>)
 80148c6:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)BurstBuffer,
 80148c8:	68fb      	ldr	r3, [r7, #12]
 80148ca:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80148cc:	6839      	ldr	r1, [r7, #0]
                           (uint32_t)&htim->Instance->DMAR, DataLength) != HAL_OK)
 80148ce:	68fb      	ldr	r3, [r7, #12]
 80148d0:	681b      	ldr	r3, [r3, #0]
 80148d2:	334c      	adds	r3, #76	@ 0x4c
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)BurstBuffer,
 80148d4:	461a      	mov	r2, r3
 80148d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80148d8:	f7ee fb97 	bl	800300a <HAL_DMA_Start_IT>
 80148dc:	4603      	mov	r3, r0
 80148de:	2b00      	cmp	r3, #0
 80148e0:	d042      	beq.n	8014968 <HAL_TIM_DMABurst_MultiWriteStart+0x24c>
      {
        /* Return error status */
        return HAL_ERROR;
 80148e2:	2301      	movs	r3, #1
 80148e4:	e057      	b.n	8014996 <HAL_TIM_DMABurst_MultiWriteStart+0x27a>
      break;
    }
    case TIM_DMA_COM:
    {
      /* Set the DMA commutation callbacks */
      htim->hdma[TIM_DMA_ID_COMMUTATION]->XferCpltCallback =  TIMEx_DMACommutationCplt;
 80148e6:	68fb      	ldr	r3, [r7, #12]
 80148e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80148ea:	4a32      	ldr	r2, [pc, #200]	@ (80149b4 <HAL_TIM_DMABurst_MultiWriteStart+0x298>)
 80148ec:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_COMMUTATION]->XferHalfCpltCallback =  TIMEx_DMACommutationHalfCplt;
 80148ee:	68fb      	ldr	r3, [r7, #12]
 80148f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80148f2:	4a31      	ldr	r2, [pc, #196]	@ (80149b8 <HAL_TIM_DMABurst_MultiWriteStart+0x29c>)
 80148f4:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_COMMUTATION]->XferErrorCallback = TIM_DMAError ;
 80148f6:	68fb      	ldr	r3, [r7, #12]
 80148f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80148fa:	4a2b      	ldr	r2, [pc, #172]	@ (80149a8 <HAL_TIM_DMABurst_MultiWriteStart+0x28c>)
 80148fc:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_COMMUTATION], (uint32_t)BurstBuffer,
 80148fe:	68fb      	ldr	r3, [r7, #12]
 8014900:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 8014902:	6839      	ldr	r1, [r7, #0]
                           (uint32_t)&htim->Instance->DMAR, DataLength) != HAL_OK)
 8014904:	68fb      	ldr	r3, [r7, #12]
 8014906:	681b      	ldr	r3, [r3, #0]
 8014908:	334c      	adds	r3, #76	@ 0x4c
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_COMMUTATION], (uint32_t)BurstBuffer,
 801490a:	461a      	mov	r2, r3
 801490c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801490e:	f7ee fb7c 	bl	800300a <HAL_DMA_Start_IT>
 8014912:	4603      	mov	r3, r0
 8014914:	2b00      	cmp	r3, #0
 8014916:	d029      	beq.n	801496c <HAL_TIM_DMABurst_MultiWriteStart+0x250>
      {
        /* Return error status */
        return HAL_ERROR;
 8014918:	2301      	movs	r3, #1
 801491a:	e03c      	b.n	8014996 <HAL_TIM_DMABurst_MultiWriteStart+0x27a>
      break;
    }
    case TIM_DMA_TRIGGER:
    {
      /* Set the DMA trigger callbacks */
      htim->hdma[TIM_DMA_ID_TRIGGER]->XferCpltCallback = TIM_DMATriggerCplt;
 801491c:	68fb      	ldr	r3, [r7, #12]
 801491e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014920:	4a26      	ldr	r2, [pc, #152]	@ (80149bc <HAL_TIM_DMABurst_MultiWriteStart+0x2a0>)
 8014922:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_TRIGGER]->XferHalfCpltCallback = TIM_DMATriggerHalfCplt;
 8014924:	68fb      	ldr	r3, [r7, #12]
 8014926:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014928:	4a25      	ldr	r2, [pc, #148]	@ (80149c0 <HAL_TIM_DMABurst_MultiWriteStart+0x2a4>)
 801492a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_TRIGGER]->XferErrorCallback = TIM_DMAError ;
 801492c:	68fb      	ldr	r3, [r7, #12]
 801492e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014930:	4a1d      	ldr	r2, [pc, #116]	@ (80149a8 <HAL_TIM_DMABurst_MultiWriteStart+0x28c>)
 8014932:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_TRIGGER], (uint32_t)BurstBuffer,
 8014934:	68fb      	ldr	r3, [r7, #12]
 8014936:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8014938:	6839      	ldr	r1, [r7, #0]
                           (uint32_t)&htim->Instance->DMAR, DataLength) != HAL_OK)
 801493a:	68fb      	ldr	r3, [r7, #12]
 801493c:	681b      	ldr	r3, [r3, #0]
 801493e:	334c      	adds	r3, #76	@ 0x4c
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_TRIGGER], (uint32_t)BurstBuffer,
 8014940:	461a      	mov	r2, r3
 8014942:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014944:	f7ee fb61 	bl	800300a <HAL_DMA_Start_IT>
 8014948:	4603      	mov	r3, r0
 801494a:	2b00      	cmp	r3, #0
 801494c:	d010      	beq.n	8014970 <HAL_TIM_DMABurst_MultiWriteStart+0x254>
      {
        /* Return error status */
        return HAL_ERROR;
 801494e:	2301      	movs	r3, #1
 8014950:	e021      	b.n	8014996 <HAL_TIM_DMABurst_MultiWriteStart+0x27a>
      }
      break;
    }
    default:
      status = HAL_ERROR;
 8014952:	2301      	movs	r3, #1
 8014954:	75fb      	strb	r3, [r7, #23]
      break;
 8014956:	e00c      	b.n	8014972 <HAL_TIM_DMABurst_MultiWriteStart+0x256>
      break;
 8014958:	bf00      	nop
 801495a:	e00a      	b.n	8014972 <HAL_TIM_DMABurst_MultiWriteStart+0x256>
      break;
 801495c:	bf00      	nop
 801495e:	e008      	b.n	8014972 <HAL_TIM_DMABurst_MultiWriteStart+0x256>
      break;
 8014960:	bf00      	nop
 8014962:	e006      	b.n	8014972 <HAL_TIM_DMABurst_MultiWriteStart+0x256>
      break;
 8014964:	bf00      	nop
 8014966:	e004      	b.n	8014972 <HAL_TIM_DMABurst_MultiWriteStart+0x256>
      break;
 8014968:	bf00      	nop
 801496a:	e002      	b.n	8014972 <HAL_TIM_DMABurst_MultiWriteStart+0x256>
      break;
 801496c:	bf00      	nop
 801496e:	e000      	b.n	8014972 <HAL_TIM_DMABurst_MultiWriteStart+0x256>
      break;
 8014970:	bf00      	nop
  }

  if (status == HAL_OK)
 8014972:	7dfb      	ldrb	r3, [r7, #23]
 8014974:	2b00      	cmp	r3, #0
 8014976:	d10d      	bne.n	8014994 <HAL_TIM_DMABurst_MultiWriteStart+0x278>
  {
    /* Configure the DMA Burst Mode */
    htim->Instance->DCR = (BurstBaseAddress | BurstLength);
 8014978:	68fb      	ldr	r3, [r7, #12]
 801497a:	681b      	ldr	r3, [r3, #0]
 801497c:	68b9      	ldr	r1, [r7, #8]
 801497e:	6a3a      	ldr	r2, [r7, #32]
 8014980:	430a      	orrs	r2, r1
 8014982:	649a      	str	r2, [r3, #72]	@ 0x48
    /* Enable the TIM DMA Request */
    __HAL_TIM_ENABLE_DMA(htim, BurstRequestSrc);
 8014984:	68fb      	ldr	r3, [r7, #12]
 8014986:	681b      	ldr	r3, [r3, #0]
 8014988:	68d9      	ldr	r1, [r3, #12]
 801498a:	68fb      	ldr	r3, [r7, #12]
 801498c:	681b      	ldr	r3, [r3, #0]
 801498e:	687a      	ldr	r2, [r7, #4]
 8014990:	430a      	orrs	r2, r1
 8014992:	60da      	str	r2, [r3, #12]
  }

  /* Return function status */
  return status;
 8014994:	7dfb      	ldrb	r3, [r7, #23]
}
 8014996:	4618      	mov	r0, r3
 8014998:	3718      	adds	r7, #24
 801499a:	46bd      	mov	sp, r7
 801499c:	bd80      	pop	{r7, pc}
 801499e:	bf00      	nop
 80149a0:	08015891 	.word	0x08015891
 80149a4:	080158bf 	.word	0x080158bf
 80149a8:	080155bf 	.word	0x080155bf
 80149ac:	08015651 	.word	0x08015651
 80149b0:	080156f9 	.word	0x080156f9
 80149b4:	080184f9 	.word	0x080184f9
 80149b8:	0801851d 	.word	0x0801851d
 80149bc:	080158db 	.word	0x080158db
 80149c0:	08015909 	.word	0x08015909

080149c4 <HAL_TIM_DMABurst_WriteStop>:
  * @param  htim TIM handle
  * @param  BurstRequestSrc TIM DMA Request sources to disable
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_DMABurst_WriteStop(TIM_HandleTypeDef *htim, uint32_t BurstRequestSrc)
{
 80149c4:	b580      	push	{r7, lr}
 80149c6:	b084      	sub	sp, #16
 80149c8:	af00      	add	r7, sp, #0
 80149ca:	6078      	str	r0, [r7, #4]
 80149cc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80149ce:	2300      	movs	r3, #0
 80149d0:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_DMA_SOURCE(BurstRequestSrc));

  /* Abort the DMA transfer (at least disable the DMA stream) */
  switch (BurstRequestSrc)
 80149d2:	683b      	ldr	r3, [r7, #0]
 80149d4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80149d8:	d050      	beq.n	8014a7c <HAL_TIM_DMABurst_WriteStop+0xb8>
 80149da:	683b      	ldr	r3, [r7, #0]
 80149dc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80149e0:	d852      	bhi.n	8014a88 <HAL_TIM_DMABurst_WriteStop+0xc4>
 80149e2:	683b      	ldr	r3, [r7, #0]
 80149e4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80149e8:	d042      	beq.n	8014a70 <HAL_TIM_DMABurst_WriteStop+0xac>
 80149ea:	683b      	ldr	r3, [r7, #0]
 80149ec:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80149f0:	d84a      	bhi.n	8014a88 <HAL_TIM_DMABurst_WriteStop+0xc4>
 80149f2:	683b      	ldr	r3, [r7, #0]
 80149f4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80149f8:	d034      	beq.n	8014a64 <HAL_TIM_DMABurst_WriteStop+0xa0>
 80149fa:	683b      	ldr	r3, [r7, #0]
 80149fc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8014a00:	d842      	bhi.n	8014a88 <HAL_TIM_DMABurst_WriteStop+0xc4>
 8014a02:	683b      	ldr	r3, [r7, #0]
 8014a04:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8014a08:	d026      	beq.n	8014a58 <HAL_TIM_DMABurst_WriteStop+0x94>
 8014a0a:	683b      	ldr	r3, [r7, #0]
 8014a0c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8014a10:	d83a      	bhi.n	8014a88 <HAL_TIM_DMABurst_WriteStop+0xc4>
 8014a12:	683b      	ldr	r3, [r7, #0]
 8014a14:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8014a18:	d018      	beq.n	8014a4c <HAL_TIM_DMABurst_WriteStop+0x88>
 8014a1a:	683b      	ldr	r3, [r7, #0]
 8014a1c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8014a20:	d832      	bhi.n	8014a88 <HAL_TIM_DMABurst_WriteStop+0xc4>
 8014a22:	683b      	ldr	r3, [r7, #0]
 8014a24:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8014a28:	d004      	beq.n	8014a34 <HAL_TIM_DMABurst_WriteStop+0x70>
 8014a2a:	683b      	ldr	r3, [r7, #0]
 8014a2c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8014a30:	d006      	beq.n	8014a40 <HAL_TIM_DMABurst_WriteStop+0x7c>
 8014a32:	e029      	b.n	8014a88 <HAL_TIM_DMABurst_WriteStop+0xc4>
  {
    case TIM_DMA_UPDATE:
    {
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_UPDATE]);
 8014a34:	687b      	ldr	r3, [r7, #4]
 8014a36:	6a1b      	ldr	r3, [r3, #32]
 8014a38:	4618      	mov	r0, r3
 8014a3a:	f7ee fbae 	bl	800319a <HAL_DMA_Abort_IT>
      break;
 8014a3e:	e026      	b.n	8014a8e <HAL_TIM_DMABurst_WriteStop+0xca>
    }
    case TIM_DMA_CC1:
    {
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8014a40:	687b      	ldr	r3, [r7, #4]
 8014a42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014a44:	4618      	mov	r0, r3
 8014a46:	f7ee fba8 	bl	800319a <HAL_DMA_Abort_IT>
      break;
 8014a4a:	e020      	b.n	8014a8e <HAL_TIM_DMABurst_WriteStop+0xca>
    }
    case TIM_DMA_CC2:
    {
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8014a4c:	687b      	ldr	r3, [r7, #4]
 8014a4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014a50:	4618      	mov	r0, r3
 8014a52:	f7ee fba2 	bl	800319a <HAL_DMA_Abort_IT>
      break;
 8014a56:	e01a      	b.n	8014a8e <HAL_TIM_DMABurst_WriteStop+0xca>
    }
    case TIM_DMA_CC3:
    {
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8014a58:	687b      	ldr	r3, [r7, #4]
 8014a5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014a5c:	4618      	mov	r0, r3
 8014a5e:	f7ee fb9c 	bl	800319a <HAL_DMA_Abort_IT>
      break;
 8014a62:	e014      	b.n	8014a8e <HAL_TIM_DMABurst_WriteStop+0xca>
    }
    case TIM_DMA_CC4:
    {
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8014a64:	687b      	ldr	r3, [r7, #4]
 8014a66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8014a68:	4618      	mov	r0, r3
 8014a6a:	f7ee fb96 	bl	800319a <HAL_DMA_Abort_IT>
      break;
 8014a6e:	e00e      	b.n	8014a8e <HAL_TIM_DMABurst_WriteStop+0xca>
    }
    case TIM_DMA_COM:
    {
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_COMMUTATION]);
 8014a70:	687b      	ldr	r3, [r7, #4]
 8014a72:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8014a74:	4618      	mov	r0, r3
 8014a76:	f7ee fb90 	bl	800319a <HAL_DMA_Abort_IT>
      break;
 8014a7a:	e008      	b.n	8014a8e <HAL_TIM_DMABurst_WriteStop+0xca>
    }
    case TIM_DMA_TRIGGER:
    {
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_TRIGGER]);
 8014a7c:	687b      	ldr	r3, [r7, #4]
 8014a7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014a80:	4618      	mov	r0, r3
 8014a82:	f7ee fb8a 	bl	800319a <HAL_DMA_Abort_IT>
      break;
 8014a86:	e002      	b.n	8014a8e <HAL_TIM_DMABurst_WriteStop+0xca>
    }
    default:
      status = HAL_ERROR;
 8014a88:	2301      	movs	r3, #1
 8014a8a:	73fb      	strb	r3, [r7, #15]
      break;
 8014a8c:	bf00      	nop
  }

  if (status == HAL_OK)
 8014a8e:	7bfb      	ldrb	r3, [r7, #15]
 8014a90:	2b00      	cmp	r3, #0
 8014a92:	d10c      	bne.n	8014aae <HAL_TIM_DMABurst_WriteStop+0xea>
  {
    /* Disable the TIM Update DMA request */
    __HAL_TIM_DISABLE_DMA(htim, BurstRequestSrc);
 8014a94:	687b      	ldr	r3, [r7, #4]
 8014a96:	681b      	ldr	r3, [r3, #0]
 8014a98:	68d9      	ldr	r1, [r3, #12]
 8014a9a:	683b      	ldr	r3, [r7, #0]
 8014a9c:	43da      	mvns	r2, r3
 8014a9e:	687b      	ldr	r3, [r7, #4]
 8014aa0:	681b      	ldr	r3, [r3, #0]
 8014aa2:	400a      	ands	r2, r1
 8014aa4:	60da      	str	r2, [r3, #12]

    /* Change the DMA burst operation state */
    htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8014aa6:	687b      	ldr	r3, [r7, #4]
 8014aa8:	2201      	movs	r2, #1
 8014aaa:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
  }

  /* Return function status */
  return status;
 8014aae:	7bfb      	ldrb	r3, [r7, #15]
}
 8014ab0:	4618      	mov	r0, r3
 8014ab2:	3710      	adds	r7, #16
 8014ab4:	46bd      	mov	sp, r7
 8014ab6:	bd80      	pop	{r7, pc}

08014ab8 <HAL_TIM_DMABurst_ReadStart>:
  * @note   This function should be used only when BurstLength is equal to DMA data transfer length.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_DMABurst_ReadStart(TIM_HandleTypeDef *htim, uint32_t BurstBaseAddress,
                                             uint32_t BurstRequestSrc, uint32_t  *BurstBuffer, uint32_t  BurstLength)
{
 8014ab8:	b580      	push	{r7, lr}
 8014aba:	b088      	sub	sp, #32
 8014abc:	af02      	add	r7, sp, #8
 8014abe:	60f8      	str	r0, [r7, #12]
 8014ac0:	60b9      	str	r1, [r7, #8]
 8014ac2:	607a      	str	r2, [r7, #4]
 8014ac4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;

  status = HAL_TIM_DMABurst_MultiReadStart(htim, BurstBaseAddress, BurstRequestSrc, BurstBuffer, BurstLength,
                                           ((BurstLength) >> 8U) + 1U);
 8014ac6:	6a3b      	ldr	r3, [r7, #32]
 8014ac8:	0a1b      	lsrs	r3, r3, #8
  status = HAL_TIM_DMABurst_MultiReadStart(htim, BurstBaseAddress, BurstRequestSrc, BurstBuffer, BurstLength,
 8014aca:	3301      	adds	r3, #1
 8014acc:	9301      	str	r3, [sp, #4]
 8014ace:	6a3b      	ldr	r3, [r7, #32]
 8014ad0:	9300      	str	r3, [sp, #0]
 8014ad2:	683b      	ldr	r3, [r7, #0]
 8014ad4:	687a      	ldr	r2, [r7, #4]
 8014ad6:	68b9      	ldr	r1, [r7, #8]
 8014ad8:	68f8      	ldr	r0, [r7, #12]
 8014ada:	f000 f807 	bl	8014aec <HAL_TIM_DMABurst_MultiReadStart>
 8014ade:	4603      	mov	r3, r0
 8014ae0:	75fb      	strb	r3, [r7, #23]


  return status;
 8014ae2:	7dfb      	ldrb	r3, [r7, #23]
}
 8014ae4:	4618      	mov	r0, r3
 8014ae6:	3718      	adds	r7, #24
 8014ae8:	46bd      	mov	sp, r7
 8014aea:	bd80      	pop	{r7, pc}

08014aec <HAL_TIM_DMABurst_MultiReadStart>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_DMABurst_MultiReadStart(TIM_HandleTypeDef *htim, uint32_t BurstBaseAddress,
                                                  uint32_t BurstRequestSrc, uint32_t  *BurstBuffer,
                                                  uint32_t  BurstLength, uint32_t  DataLength)
{
 8014aec:	b580      	push	{r7, lr}
 8014aee:	b086      	sub	sp, #24
 8014af0:	af00      	add	r7, sp, #0
 8014af2:	60f8      	str	r0, [r7, #12]
 8014af4:	60b9      	str	r1, [r7, #8]
 8014af6:	607a      	str	r2, [r7, #4]
 8014af8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8014afa:	2300      	movs	r3, #0
 8014afc:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_DMA_BASE(BurstBaseAddress));
  assert_param(IS_TIM_DMA_SOURCE(BurstRequestSrc));
  assert_param(IS_TIM_DMA_LENGTH(BurstLength));
  assert_param(IS_TIM_DMA_DATA_LENGTH(DataLength));

  if (htim->DMABurstState == HAL_DMA_BURST_STATE_BUSY)
 8014afe:	68fb      	ldr	r3, [r7, #12]
 8014b00:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8014b04:	b2db      	uxtb	r3, r3
 8014b06:	2b02      	cmp	r3, #2
 8014b08:	d101      	bne.n	8014b0e <HAL_TIM_DMABurst_MultiReadStart+0x22>
  {
    return HAL_BUSY;
 8014b0a:	2302      	movs	r3, #2
 8014b0c:	e12b      	b.n	8014d66 <HAL_TIM_DMABurst_MultiReadStart+0x27a>
  }
  else if (htim->DMABurstState == HAL_DMA_BURST_STATE_READY)
 8014b0e:	68fb      	ldr	r3, [r7, #12]
 8014b10:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8014b14:	b2db      	uxtb	r3, r3
 8014b16:	2b01      	cmp	r3, #1
 8014b18:	d10b      	bne.n	8014b32 <HAL_TIM_DMABurst_MultiReadStart+0x46>
  {
    if ((BurstBuffer == NULL) && (BurstLength > 0U))
 8014b1a:	683b      	ldr	r3, [r7, #0]
 8014b1c:	2b00      	cmp	r3, #0
 8014b1e:	d104      	bne.n	8014b2a <HAL_TIM_DMABurst_MultiReadStart+0x3e>
 8014b20:	6a3b      	ldr	r3, [r7, #32]
 8014b22:	2b00      	cmp	r3, #0
 8014b24:	d001      	beq.n	8014b2a <HAL_TIM_DMABurst_MultiReadStart+0x3e>
    {
      return HAL_ERROR;
 8014b26:	2301      	movs	r3, #1
 8014b28:	e11d      	b.n	8014d66 <HAL_TIM_DMABurst_MultiReadStart+0x27a>
    }
    else
    {
      htim->DMABurstState = HAL_DMA_BURST_STATE_BUSY;
 8014b2a:	68fb      	ldr	r3, [r7, #12]
 8014b2c:	2202      	movs	r2, #2
 8014b2e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
  }
  else
  {
    /* nothing to do */
  }
  switch (BurstRequestSrc)
 8014b32:	687b      	ldr	r3, [r7, #4]
 8014b34:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8014b38:	f000 80d8 	beq.w	8014cec <HAL_TIM_DMABurst_MultiReadStart+0x200>
 8014b3c:	687b      	ldr	r3, [r7, #4]
 8014b3e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8014b42:	f200 80ee 	bhi.w	8014d22 <HAL_TIM_DMABurst_MultiReadStart+0x236>
 8014b46:	687b      	ldr	r3, [r7, #4]
 8014b48:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8014b4c:	f000 80b3 	beq.w	8014cb6 <HAL_TIM_DMABurst_MultiReadStart+0x1ca>
 8014b50:	687b      	ldr	r3, [r7, #4]
 8014b52:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8014b56:	f200 80e4 	bhi.w	8014d22 <HAL_TIM_DMABurst_MultiReadStart+0x236>
 8014b5a:	687b      	ldr	r3, [r7, #4]
 8014b5c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8014b60:	f000 808e 	beq.w	8014c80 <HAL_TIM_DMABurst_MultiReadStart+0x194>
 8014b64:	687b      	ldr	r3, [r7, #4]
 8014b66:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8014b6a:	f200 80da 	bhi.w	8014d22 <HAL_TIM_DMABurst_MultiReadStart+0x236>
 8014b6e:	687b      	ldr	r3, [r7, #4]
 8014b70:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8014b74:	d069      	beq.n	8014c4a <HAL_TIM_DMABurst_MultiReadStart+0x15e>
 8014b76:	687b      	ldr	r3, [r7, #4]
 8014b78:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8014b7c:	f200 80d1 	bhi.w	8014d22 <HAL_TIM_DMABurst_MultiReadStart+0x236>
 8014b80:	687b      	ldr	r3, [r7, #4]
 8014b82:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8014b86:	d045      	beq.n	8014c14 <HAL_TIM_DMABurst_MultiReadStart+0x128>
 8014b88:	687b      	ldr	r3, [r7, #4]
 8014b8a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8014b8e:	f200 80c8 	bhi.w	8014d22 <HAL_TIM_DMABurst_MultiReadStart+0x236>
 8014b92:	687b      	ldr	r3, [r7, #4]
 8014b94:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8014b98:	d004      	beq.n	8014ba4 <HAL_TIM_DMABurst_MultiReadStart+0xb8>
 8014b9a:	687b      	ldr	r3, [r7, #4]
 8014b9c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8014ba0:	d01c      	beq.n	8014bdc <HAL_TIM_DMABurst_MultiReadStart+0xf0>
 8014ba2:	e0be      	b.n	8014d22 <HAL_TIM_DMABurst_MultiReadStart+0x236>
  {
    case TIM_DMA_UPDATE:
    {
      /* Set the DMA Period elapsed callbacks */
      htim->hdma[TIM_DMA_ID_UPDATE]->XferCpltCallback = TIM_DMAPeriodElapsedCplt;
 8014ba4:	68fb      	ldr	r3, [r7, #12]
 8014ba6:	6a1b      	ldr	r3, [r3, #32]
 8014ba8:	4a71      	ldr	r2, [pc, #452]	@ (8014d70 <HAL_TIM_DMABurst_MultiReadStart+0x284>)
 8014baa:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_UPDATE]->XferHalfCpltCallback = TIM_DMAPeriodElapsedHalfCplt;
 8014bac:	68fb      	ldr	r3, [r7, #12]
 8014bae:	6a1b      	ldr	r3, [r3, #32]
 8014bb0:	4a70      	ldr	r2, [pc, #448]	@ (8014d74 <HAL_TIM_DMABurst_MultiReadStart+0x288>)
 8014bb2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_UPDATE]->XferErrorCallback = TIM_DMAError ;
 8014bb4:	68fb      	ldr	r3, [r7, #12]
 8014bb6:	6a1b      	ldr	r3, [r3, #32]
 8014bb8:	4a6f      	ldr	r2, [pc, #444]	@ (8014d78 <HAL_TIM_DMABurst_MultiReadStart+0x28c>)
 8014bba:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_UPDATE], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer,
 8014bbc:	68fb      	ldr	r3, [r7, #12]
 8014bbe:	6a18      	ldr	r0, [r3, #32]
 8014bc0:	68fb      	ldr	r3, [r7, #12]
 8014bc2:	681b      	ldr	r3, [r3, #0]
 8014bc4:	334c      	adds	r3, #76	@ 0x4c
 8014bc6:	4619      	mov	r1, r3
 8014bc8:	683a      	ldr	r2, [r7, #0]
 8014bca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014bcc:	f7ee fa1d 	bl	800300a <HAL_DMA_Start_IT>
 8014bd0:	4603      	mov	r3, r0
 8014bd2:	2b00      	cmp	r3, #0
 8014bd4:	f000 80a8 	beq.w	8014d28 <HAL_TIM_DMABurst_MultiReadStart+0x23c>
                           DataLength) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8014bd8:	2301      	movs	r3, #1
 8014bda:	e0c4      	b.n	8014d66 <HAL_TIM_DMABurst_MultiReadStart+0x27a>
      break;
    }
    case TIM_DMA_CC1:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 8014bdc:	68fb      	ldr	r3, [r7, #12]
 8014bde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014be0:	4a66      	ldr	r2, [pc, #408]	@ (8014d7c <HAL_TIM_DMABurst_MultiReadStart+0x290>)
 8014be2:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8014be4:	68fb      	ldr	r3, [r7, #12]
 8014be6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014be8:	4a65      	ldr	r2, [pc, #404]	@ (8014d80 <HAL_TIM_DMABurst_MultiReadStart+0x294>)
 8014bea:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8014bec:	68fb      	ldr	r3, [r7, #12]
 8014bee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014bf0:	4a61      	ldr	r2, [pc, #388]	@ (8014d78 <HAL_TIM_DMABurst_MultiReadStart+0x28c>)
 8014bf2:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer,
 8014bf4:	68fb      	ldr	r3, [r7, #12]
 8014bf6:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8014bf8:	68fb      	ldr	r3, [r7, #12]
 8014bfa:	681b      	ldr	r3, [r3, #0]
 8014bfc:	334c      	adds	r3, #76	@ 0x4c
 8014bfe:	4619      	mov	r1, r3
 8014c00:	683a      	ldr	r2, [r7, #0]
 8014c02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014c04:	f7ee fa01 	bl	800300a <HAL_DMA_Start_IT>
 8014c08:	4603      	mov	r3, r0
 8014c0a:	2b00      	cmp	r3, #0
 8014c0c:	f000 808e 	beq.w	8014d2c <HAL_TIM_DMABurst_MultiReadStart+0x240>
                           DataLength) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8014c10:	2301      	movs	r3, #1
 8014c12:	e0a8      	b.n	8014d66 <HAL_TIM_DMABurst_MultiReadStart+0x27a>
      break;
    }
    case TIM_DMA_CC2:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 8014c14:	68fb      	ldr	r3, [r7, #12]
 8014c16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014c18:	4a58      	ldr	r2, [pc, #352]	@ (8014d7c <HAL_TIM_DMABurst_MultiReadStart+0x290>)
 8014c1a:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8014c1c:	68fb      	ldr	r3, [r7, #12]
 8014c1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014c20:	4a57      	ldr	r2, [pc, #348]	@ (8014d80 <HAL_TIM_DMABurst_MultiReadStart+0x294>)
 8014c22:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8014c24:	68fb      	ldr	r3, [r7, #12]
 8014c26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014c28:	4a53      	ldr	r2, [pc, #332]	@ (8014d78 <HAL_TIM_DMABurst_MultiReadStart+0x28c>)
 8014c2a:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer,
 8014c2c:	68fb      	ldr	r3, [r7, #12]
 8014c2e:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8014c30:	68fb      	ldr	r3, [r7, #12]
 8014c32:	681b      	ldr	r3, [r3, #0]
 8014c34:	334c      	adds	r3, #76	@ 0x4c
 8014c36:	4619      	mov	r1, r3
 8014c38:	683a      	ldr	r2, [r7, #0]
 8014c3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014c3c:	f7ee f9e5 	bl	800300a <HAL_DMA_Start_IT>
 8014c40:	4603      	mov	r3, r0
 8014c42:	2b00      	cmp	r3, #0
 8014c44:	d074      	beq.n	8014d30 <HAL_TIM_DMABurst_MultiReadStart+0x244>
                           DataLength) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8014c46:	2301      	movs	r3, #1
 8014c48:	e08d      	b.n	8014d66 <HAL_TIM_DMABurst_MultiReadStart+0x27a>
      break;
    }
    case TIM_DMA_CC3:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt;
 8014c4a:	68fb      	ldr	r3, [r7, #12]
 8014c4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014c4e:	4a4b      	ldr	r2, [pc, #300]	@ (8014d7c <HAL_TIM_DMABurst_MultiReadStart+0x290>)
 8014c50:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8014c52:	68fb      	ldr	r3, [r7, #12]
 8014c54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014c56:	4a4a      	ldr	r2, [pc, #296]	@ (8014d80 <HAL_TIM_DMABurst_MultiReadStart+0x294>)
 8014c58:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8014c5a:	68fb      	ldr	r3, [r7, #12]
 8014c5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014c5e:	4a46      	ldr	r2, [pc, #280]	@ (8014d78 <HAL_TIM_DMABurst_MultiReadStart+0x28c>)
 8014c60:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer,
 8014c62:	68fb      	ldr	r3, [r7, #12]
 8014c64:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8014c66:	68fb      	ldr	r3, [r7, #12]
 8014c68:	681b      	ldr	r3, [r3, #0]
 8014c6a:	334c      	adds	r3, #76	@ 0x4c
 8014c6c:	4619      	mov	r1, r3
 8014c6e:	683a      	ldr	r2, [r7, #0]
 8014c70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014c72:	f7ee f9ca 	bl	800300a <HAL_DMA_Start_IT>
 8014c76:	4603      	mov	r3, r0
 8014c78:	2b00      	cmp	r3, #0
 8014c7a:	d05b      	beq.n	8014d34 <HAL_TIM_DMABurst_MultiReadStart+0x248>
                           DataLength) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8014c7c:	2301      	movs	r3, #1
 8014c7e:	e072      	b.n	8014d66 <HAL_TIM_DMABurst_MultiReadStart+0x27a>
      break;
    }
    case TIM_DMA_CC4:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt;
 8014c80:	68fb      	ldr	r3, [r7, #12]
 8014c82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8014c84:	4a3d      	ldr	r2, [pc, #244]	@ (8014d7c <HAL_TIM_DMABurst_MultiReadStart+0x290>)
 8014c86:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8014c88:	68fb      	ldr	r3, [r7, #12]
 8014c8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8014c8c:	4a3c      	ldr	r2, [pc, #240]	@ (8014d80 <HAL_TIM_DMABurst_MultiReadStart+0x294>)
 8014c8e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8014c90:	68fb      	ldr	r3, [r7, #12]
 8014c92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8014c94:	4a38      	ldr	r2, [pc, #224]	@ (8014d78 <HAL_TIM_DMABurst_MultiReadStart+0x28c>)
 8014c96:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer,
 8014c98:	68fb      	ldr	r3, [r7, #12]
 8014c9a:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8014c9c:	68fb      	ldr	r3, [r7, #12]
 8014c9e:	681b      	ldr	r3, [r3, #0]
 8014ca0:	334c      	adds	r3, #76	@ 0x4c
 8014ca2:	4619      	mov	r1, r3
 8014ca4:	683a      	ldr	r2, [r7, #0]
 8014ca6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014ca8:	f7ee f9af 	bl	800300a <HAL_DMA_Start_IT>
 8014cac:	4603      	mov	r3, r0
 8014cae:	2b00      	cmp	r3, #0
 8014cb0:	d042      	beq.n	8014d38 <HAL_TIM_DMABurst_MultiReadStart+0x24c>
                           DataLength) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8014cb2:	2301      	movs	r3, #1
 8014cb4:	e057      	b.n	8014d66 <HAL_TIM_DMABurst_MultiReadStart+0x27a>
      break;
    }
    case TIM_DMA_COM:
    {
      /* Set the DMA commutation callbacks */
      htim->hdma[TIM_DMA_ID_COMMUTATION]->XferCpltCallback =  TIMEx_DMACommutationCplt;
 8014cb6:	68fb      	ldr	r3, [r7, #12]
 8014cb8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8014cba:	4a32      	ldr	r2, [pc, #200]	@ (8014d84 <HAL_TIM_DMABurst_MultiReadStart+0x298>)
 8014cbc:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_COMMUTATION]->XferHalfCpltCallback =  TIMEx_DMACommutationHalfCplt;
 8014cbe:	68fb      	ldr	r3, [r7, #12]
 8014cc0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8014cc2:	4a31      	ldr	r2, [pc, #196]	@ (8014d88 <HAL_TIM_DMABurst_MultiReadStart+0x29c>)
 8014cc4:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_COMMUTATION]->XferErrorCallback = TIM_DMAError ;
 8014cc6:	68fb      	ldr	r3, [r7, #12]
 8014cc8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8014cca:	4a2b      	ldr	r2, [pc, #172]	@ (8014d78 <HAL_TIM_DMABurst_MultiReadStart+0x28c>)
 8014ccc:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_COMMUTATION], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer,
 8014cce:	68fb      	ldr	r3, [r7, #12]
 8014cd0:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 8014cd2:	68fb      	ldr	r3, [r7, #12]
 8014cd4:	681b      	ldr	r3, [r3, #0]
 8014cd6:	334c      	adds	r3, #76	@ 0x4c
 8014cd8:	4619      	mov	r1, r3
 8014cda:	683a      	ldr	r2, [r7, #0]
 8014cdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014cde:	f7ee f994 	bl	800300a <HAL_DMA_Start_IT>
 8014ce2:	4603      	mov	r3, r0
 8014ce4:	2b00      	cmp	r3, #0
 8014ce6:	d029      	beq.n	8014d3c <HAL_TIM_DMABurst_MultiReadStart+0x250>
                           DataLength) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8014ce8:	2301      	movs	r3, #1
 8014cea:	e03c      	b.n	8014d66 <HAL_TIM_DMABurst_MultiReadStart+0x27a>
      break;
    }
    case TIM_DMA_TRIGGER:
    {
      /* Set the DMA trigger callbacks */
      htim->hdma[TIM_DMA_ID_TRIGGER]->XferCpltCallback = TIM_DMATriggerCplt;
 8014cec:	68fb      	ldr	r3, [r7, #12]
 8014cee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014cf0:	4a26      	ldr	r2, [pc, #152]	@ (8014d8c <HAL_TIM_DMABurst_MultiReadStart+0x2a0>)
 8014cf2:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_TRIGGER]->XferHalfCpltCallback = TIM_DMATriggerHalfCplt;
 8014cf4:	68fb      	ldr	r3, [r7, #12]
 8014cf6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014cf8:	4a25      	ldr	r2, [pc, #148]	@ (8014d90 <HAL_TIM_DMABurst_MultiReadStart+0x2a4>)
 8014cfa:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_TRIGGER]->XferErrorCallback = TIM_DMAError ;
 8014cfc:	68fb      	ldr	r3, [r7, #12]
 8014cfe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014d00:	4a1d      	ldr	r2, [pc, #116]	@ (8014d78 <HAL_TIM_DMABurst_MultiReadStart+0x28c>)
 8014d02:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_TRIGGER], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer,
 8014d04:	68fb      	ldr	r3, [r7, #12]
 8014d06:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8014d08:	68fb      	ldr	r3, [r7, #12]
 8014d0a:	681b      	ldr	r3, [r3, #0]
 8014d0c:	334c      	adds	r3, #76	@ 0x4c
 8014d0e:	4619      	mov	r1, r3
 8014d10:	683a      	ldr	r2, [r7, #0]
 8014d12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014d14:	f7ee f979 	bl	800300a <HAL_DMA_Start_IT>
 8014d18:	4603      	mov	r3, r0
 8014d1a:	2b00      	cmp	r3, #0
 8014d1c:	d010      	beq.n	8014d40 <HAL_TIM_DMABurst_MultiReadStart+0x254>
                           DataLength) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8014d1e:	2301      	movs	r3, #1
 8014d20:	e021      	b.n	8014d66 <HAL_TIM_DMABurst_MultiReadStart+0x27a>
      }
      break;
    }
    default:
      status = HAL_ERROR;
 8014d22:	2301      	movs	r3, #1
 8014d24:	75fb      	strb	r3, [r7, #23]
      break;
 8014d26:	e00c      	b.n	8014d42 <HAL_TIM_DMABurst_MultiReadStart+0x256>
      break;
 8014d28:	bf00      	nop
 8014d2a:	e00a      	b.n	8014d42 <HAL_TIM_DMABurst_MultiReadStart+0x256>
      break;
 8014d2c:	bf00      	nop
 8014d2e:	e008      	b.n	8014d42 <HAL_TIM_DMABurst_MultiReadStart+0x256>
      break;
 8014d30:	bf00      	nop
 8014d32:	e006      	b.n	8014d42 <HAL_TIM_DMABurst_MultiReadStart+0x256>
      break;
 8014d34:	bf00      	nop
 8014d36:	e004      	b.n	8014d42 <HAL_TIM_DMABurst_MultiReadStart+0x256>
      break;
 8014d38:	bf00      	nop
 8014d3a:	e002      	b.n	8014d42 <HAL_TIM_DMABurst_MultiReadStart+0x256>
      break;
 8014d3c:	bf00      	nop
 8014d3e:	e000      	b.n	8014d42 <HAL_TIM_DMABurst_MultiReadStart+0x256>
      break;
 8014d40:	bf00      	nop
  }

  if (status == HAL_OK)
 8014d42:	7dfb      	ldrb	r3, [r7, #23]
 8014d44:	2b00      	cmp	r3, #0
 8014d46:	d10d      	bne.n	8014d64 <HAL_TIM_DMABurst_MultiReadStart+0x278>
  {
    /* Configure the DMA Burst Mode */
    htim->Instance->DCR = (BurstBaseAddress | BurstLength);
 8014d48:	68fb      	ldr	r3, [r7, #12]
 8014d4a:	681b      	ldr	r3, [r3, #0]
 8014d4c:	68b9      	ldr	r1, [r7, #8]
 8014d4e:	6a3a      	ldr	r2, [r7, #32]
 8014d50:	430a      	orrs	r2, r1
 8014d52:	649a      	str	r2, [r3, #72]	@ 0x48

    /* Enable the TIM DMA Request */
    __HAL_TIM_ENABLE_DMA(htim, BurstRequestSrc);
 8014d54:	68fb      	ldr	r3, [r7, #12]
 8014d56:	681b      	ldr	r3, [r3, #0]
 8014d58:	68d9      	ldr	r1, [r3, #12]
 8014d5a:	68fb      	ldr	r3, [r7, #12]
 8014d5c:	681b      	ldr	r3, [r3, #0]
 8014d5e:	687a      	ldr	r2, [r7, #4]
 8014d60:	430a      	orrs	r2, r1
 8014d62:	60da      	str	r2, [r3, #12]
  }

  /* Return function status */
  return status;
 8014d64:	7dfb      	ldrb	r3, [r7, #23]
}
 8014d66:	4618      	mov	r0, r3
 8014d68:	3718      	adds	r7, #24
 8014d6a:	46bd      	mov	sp, r7
 8014d6c:	bd80      	pop	{r7, pc}
 8014d6e:	bf00      	nop
 8014d70:	08015891 	.word	0x08015891
 8014d74:	080158bf 	.word	0x080158bf
 8014d78:	080155bf 	.word	0x080155bf
 8014d7c:	08015761 	.word	0x08015761
 8014d80:	08015829 	.word	0x08015829
 8014d84:	080184f9 	.word	0x080184f9
 8014d88:	0801851d 	.word	0x0801851d
 8014d8c:	080158db 	.word	0x080158db
 8014d90:	08015909 	.word	0x08015909

08014d94 <HAL_TIM_DMABurst_ReadStop>:
  * @param  htim TIM handle
  * @param  BurstRequestSrc TIM DMA Request sources to disable.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_DMABurst_ReadStop(TIM_HandleTypeDef *htim, uint32_t BurstRequestSrc)
{
 8014d94:	b580      	push	{r7, lr}
 8014d96:	b084      	sub	sp, #16
 8014d98:	af00      	add	r7, sp, #0
 8014d9a:	6078      	str	r0, [r7, #4]
 8014d9c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8014d9e:	2300      	movs	r3, #0
 8014da0:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_DMA_SOURCE(BurstRequestSrc));

  /* Abort the DMA transfer (at least disable the DMA stream) */
  switch (BurstRequestSrc)
 8014da2:	683b      	ldr	r3, [r7, #0]
 8014da4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8014da8:	d050      	beq.n	8014e4c <HAL_TIM_DMABurst_ReadStop+0xb8>
 8014daa:	683b      	ldr	r3, [r7, #0]
 8014dac:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8014db0:	d852      	bhi.n	8014e58 <HAL_TIM_DMABurst_ReadStop+0xc4>
 8014db2:	683b      	ldr	r3, [r7, #0]
 8014db4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8014db8:	d042      	beq.n	8014e40 <HAL_TIM_DMABurst_ReadStop+0xac>
 8014dba:	683b      	ldr	r3, [r7, #0]
 8014dbc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8014dc0:	d84a      	bhi.n	8014e58 <HAL_TIM_DMABurst_ReadStop+0xc4>
 8014dc2:	683b      	ldr	r3, [r7, #0]
 8014dc4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8014dc8:	d034      	beq.n	8014e34 <HAL_TIM_DMABurst_ReadStop+0xa0>
 8014dca:	683b      	ldr	r3, [r7, #0]
 8014dcc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8014dd0:	d842      	bhi.n	8014e58 <HAL_TIM_DMABurst_ReadStop+0xc4>
 8014dd2:	683b      	ldr	r3, [r7, #0]
 8014dd4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8014dd8:	d026      	beq.n	8014e28 <HAL_TIM_DMABurst_ReadStop+0x94>
 8014dda:	683b      	ldr	r3, [r7, #0]
 8014ddc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8014de0:	d83a      	bhi.n	8014e58 <HAL_TIM_DMABurst_ReadStop+0xc4>
 8014de2:	683b      	ldr	r3, [r7, #0]
 8014de4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8014de8:	d018      	beq.n	8014e1c <HAL_TIM_DMABurst_ReadStop+0x88>
 8014dea:	683b      	ldr	r3, [r7, #0]
 8014dec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8014df0:	d832      	bhi.n	8014e58 <HAL_TIM_DMABurst_ReadStop+0xc4>
 8014df2:	683b      	ldr	r3, [r7, #0]
 8014df4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8014df8:	d004      	beq.n	8014e04 <HAL_TIM_DMABurst_ReadStop+0x70>
 8014dfa:	683b      	ldr	r3, [r7, #0]
 8014dfc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8014e00:	d006      	beq.n	8014e10 <HAL_TIM_DMABurst_ReadStop+0x7c>
 8014e02:	e029      	b.n	8014e58 <HAL_TIM_DMABurst_ReadStop+0xc4>
  {
    case TIM_DMA_UPDATE:
    {
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_UPDATE]);
 8014e04:	687b      	ldr	r3, [r7, #4]
 8014e06:	6a1b      	ldr	r3, [r3, #32]
 8014e08:	4618      	mov	r0, r3
 8014e0a:	f7ee f9c6 	bl	800319a <HAL_DMA_Abort_IT>
      break;
 8014e0e:	e026      	b.n	8014e5e <HAL_TIM_DMABurst_ReadStop+0xca>
    }
    case TIM_DMA_CC1:
    {
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8014e10:	687b      	ldr	r3, [r7, #4]
 8014e12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014e14:	4618      	mov	r0, r3
 8014e16:	f7ee f9c0 	bl	800319a <HAL_DMA_Abort_IT>
      break;
 8014e1a:	e020      	b.n	8014e5e <HAL_TIM_DMABurst_ReadStop+0xca>
    }
    case TIM_DMA_CC2:
    {
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8014e1c:	687b      	ldr	r3, [r7, #4]
 8014e1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014e20:	4618      	mov	r0, r3
 8014e22:	f7ee f9ba 	bl	800319a <HAL_DMA_Abort_IT>
      break;
 8014e26:	e01a      	b.n	8014e5e <HAL_TIM_DMABurst_ReadStop+0xca>
    }
    case TIM_DMA_CC3:
    {
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8014e28:	687b      	ldr	r3, [r7, #4]
 8014e2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014e2c:	4618      	mov	r0, r3
 8014e2e:	f7ee f9b4 	bl	800319a <HAL_DMA_Abort_IT>
      break;
 8014e32:	e014      	b.n	8014e5e <HAL_TIM_DMABurst_ReadStop+0xca>
    }
    case TIM_DMA_CC4:
    {
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8014e34:	687b      	ldr	r3, [r7, #4]
 8014e36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8014e38:	4618      	mov	r0, r3
 8014e3a:	f7ee f9ae 	bl	800319a <HAL_DMA_Abort_IT>
      break;
 8014e3e:	e00e      	b.n	8014e5e <HAL_TIM_DMABurst_ReadStop+0xca>
    }
    case TIM_DMA_COM:
    {
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_COMMUTATION]);
 8014e40:	687b      	ldr	r3, [r7, #4]
 8014e42:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8014e44:	4618      	mov	r0, r3
 8014e46:	f7ee f9a8 	bl	800319a <HAL_DMA_Abort_IT>
      break;
 8014e4a:	e008      	b.n	8014e5e <HAL_TIM_DMABurst_ReadStop+0xca>
    }
    case TIM_DMA_TRIGGER:
    {
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_TRIGGER]);
 8014e4c:	687b      	ldr	r3, [r7, #4]
 8014e4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014e50:	4618      	mov	r0, r3
 8014e52:	f7ee f9a2 	bl	800319a <HAL_DMA_Abort_IT>
      break;
 8014e56:	e002      	b.n	8014e5e <HAL_TIM_DMABurst_ReadStop+0xca>
    }
    default:
      status = HAL_ERROR;
 8014e58:	2301      	movs	r3, #1
 8014e5a:	73fb      	strb	r3, [r7, #15]
      break;
 8014e5c:	bf00      	nop
  }

  if (status == HAL_OK)
 8014e5e:	7bfb      	ldrb	r3, [r7, #15]
 8014e60:	2b00      	cmp	r3, #0
 8014e62:	d10c      	bne.n	8014e7e <HAL_TIM_DMABurst_ReadStop+0xea>
  {
    /* Disable the TIM Update DMA request */
    __HAL_TIM_DISABLE_DMA(htim, BurstRequestSrc);
 8014e64:	687b      	ldr	r3, [r7, #4]
 8014e66:	681b      	ldr	r3, [r3, #0]
 8014e68:	68d9      	ldr	r1, [r3, #12]
 8014e6a:	683b      	ldr	r3, [r7, #0]
 8014e6c:	43da      	mvns	r2, r3
 8014e6e:	687b      	ldr	r3, [r7, #4]
 8014e70:	681b      	ldr	r3, [r3, #0]
 8014e72:	400a      	ands	r2, r1
 8014e74:	60da      	str	r2, [r3, #12]

    /* Change the DMA burst operation state */
    htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8014e76:	687b      	ldr	r3, [r7, #4]
 8014e78:	2201      	movs	r2, #1
 8014e7a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
  }

  /* Return function status */
  return status;
 8014e7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8014e80:	4618      	mov	r0, r3
 8014e82:	3710      	adds	r7, #16
 8014e84:	46bd      	mov	sp, r7
 8014e86:	bd80      	pop	{r7, pc}

08014e88 <HAL_TIM_GenerateEvent>:
  *         supporting a break input.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_TIM_GenerateEvent(TIM_HandleTypeDef *htim, uint32_t EventSource)
{
 8014e88:	b480      	push	{r7}
 8014e8a:	b083      	sub	sp, #12
 8014e8c:	af00      	add	r7, sp, #0
 8014e8e:	6078      	str	r0, [r7, #4]
 8014e90:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_EVENT_SOURCE(EventSource));

  /* Process Locked */
  __HAL_LOCK(htim);
 8014e92:	687b      	ldr	r3, [r7, #4]
 8014e94:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8014e98:	2b01      	cmp	r3, #1
 8014e9a:	d101      	bne.n	8014ea0 <HAL_TIM_GenerateEvent+0x18>
 8014e9c:	2302      	movs	r3, #2
 8014e9e:	e014      	b.n	8014eca <HAL_TIM_GenerateEvent+0x42>
 8014ea0:	687b      	ldr	r3, [r7, #4]
 8014ea2:	2201      	movs	r2, #1
 8014ea4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8014ea8:	687b      	ldr	r3, [r7, #4]
 8014eaa:	2202      	movs	r2, #2
 8014eac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the event sources */
  htim->Instance->EGR = EventSource;
 8014eb0:	687b      	ldr	r3, [r7, #4]
 8014eb2:	681b      	ldr	r3, [r3, #0]
 8014eb4:	683a      	ldr	r2, [r7, #0]
 8014eb6:	615a      	str	r2, [r3, #20]

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8014eb8:	687b      	ldr	r3, [r7, #4]
 8014eba:	2201      	movs	r2, #1
 8014ebc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8014ec0:	687b      	ldr	r3, [r7, #4]
 8014ec2:	2200      	movs	r2, #0
 8014ec4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8014ec8:	2300      	movs	r3, #0
}
 8014eca:	4618      	mov	r0, r3
 8014ecc:	370c      	adds	r7, #12
 8014ece:	46bd      	mov	sp, r7
 8014ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014ed4:	4770      	bx	lr
	...

08014ed8 <HAL_TIM_ConfigOCrefClear>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigOCrefClear(TIM_HandleTypeDef *htim,
                                           const TIM_ClearInputConfigTypeDef *sClearInputConfig,
                                           uint32_t Channel)
{
 8014ed8:	b580      	push	{r7, lr}
 8014eda:	b086      	sub	sp, #24
 8014edc:	af00      	add	r7, sp, #0
 8014ede:	60f8      	str	r0, [r7, #12]
 8014ee0:	60b9      	str	r1, [r7, #8]
 8014ee2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8014ee4:	2300      	movs	r3, #0
 8014ee6:	75fb      	strb	r3, [r7, #23]
  /* Check the parameters */
  assert_param(IS_TIM_OCXREF_CLEAR_INSTANCE(htim->Instance));
  assert_param(IS_TIM_CLEARINPUT_SOURCE(sClearInputConfig->ClearInputSource));

  /* Process Locked */
  __HAL_LOCK(htim);
 8014ee8:	68fb      	ldr	r3, [r7, #12]
 8014eea:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8014eee:	2b01      	cmp	r3, #1
 8014ef0:	d101      	bne.n	8014ef6 <HAL_TIM_ConfigOCrefClear+0x1e>
 8014ef2:	2302      	movs	r3, #2
 8014ef4:	e0b8      	b.n	8015068 <HAL_TIM_ConfigOCrefClear+0x190>
 8014ef6:	68fb      	ldr	r3, [r7, #12]
 8014ef8:	2201      	movs	r2, #1
 8014efa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8014efe:	68fb      	ldr	r3, [r7, #12]
 8014f00:	2202      	movs	r2, #2
 8014f02:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  switch (sClearInputConfig->ClearInputSource)
 8014f06:	68bb      	ldr	r3, [r7, #8]
 8014f08:	685b      	ldr	r3, [r3, #4]
 8014f0a:	2b00      	cmp	r3, #0
 8014f0c:	d002      	beq.n	8014f14 <HAL_TIM_ConfigOCrefClear+0x3c>
 8014f0e:	2b01      	cmp	r3, #1
 8014f10:	d009      	beq.n	8014f26 <HAL_TIM_ConfigOCrefClear+0x4e>
 8014f12:	e021      	b.n	8014f58 <HAL_TIM_ConfigOCrefClear+0x80>
  {
    case TIM_CLEARINPUTSOURCE_NONE:
    {
      /* Clear the OCREF clear selection bit and the the ETR Bits */
      CLEAR_BIT(htim->Instance->SMCR, (TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP));
 8014f14:	68fb      	ldr	r3, [r7, #12]
 8014f16:	681b      	ldr	r3, [r3, #0]
 8014f18:	689a      	ldr	r2, [r3, #8]
 8014f1a:	68fb      	ldr	r3, [r7, #12]
 8014f1c:	681b      	ldr	r3, [r3, #0]
 8014f1e:	f422 427f 	bic.w	r2, r2, #65280	@ 0xff00
 8014f22:	609a      	str	r2, [r3, #8]
      break;
 8014f24:	e01b      	b.n	8014f5e <HAL_TIM_ConfigOCrefClear+0x86>
      assert_param(IS_TIM_CLEARINPUT_POLARITY(sClearInputConfig->ClearInputPolarity));
      assert_param(IS_TIM_CLEARINPUT_PRESCALER(sClearInputConfig->ClearInputPrescaler));
      assert_param(IS_TIM_CLEARINPUT_FILTER(sClearInputConfig->ClearInputFilter));

      /* When OCRef clear feature is used with ETR source, ETR prescaler must be off */
      if (sClearInputConfig->ClearInputPrescaler != TIM_CLEARINPUTPRESCALER_DIV1)
 8014f26:	68bb      	ldr	r3, [r7, #8]
 8014f28:	68db      	ldr	r3, [r3, #12]
 8014f2a:	2b00      	cmp	r3, #0
 8014f2c:	d009      	beq.n	8014f42 <HAL_TIM_ConfigOCrefClear+0x6a>
      {
        htim->State = HAL_TIM_STATE_READY;
 8014f2e:	68fb      	ldr	r3, [r7, #12]
 8014f30:	2201      	movs	r2, #1
 8014f32:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        __HAL_UNLOCK(htim);
 8014f36:	68fb      	ldr	r3, [r7, #12]
 8014f38:	2200      	movs	r2, #0
 8014f3a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        return HAL_ERROR;
 8014f3e:	2301      	movs	r3, #1
 8014f40:	e092      	b.n	8015068 <HAL_TIM_ConfigOCrefClear+0x190>
      }

      TIM_ETR_SetConfig(htim->Instance,
 8014f42:	68fb      	ldr	r3, [r7, #12]
 8014f44:	6818      	ldr	r0, [r3, #0]
                        sClearInputConfig->ClearInputPrescaler,
 8014f46:	68bb      	ldr	r3, [r7, #8]
 8014f48:	68d9      	ldr	r1, [r3, #12]
                        sClearInputConfig->ClearInputPolarity,
 8014f4a:	68bb      	ldr	r3, [r7, #8]
 8014f4c:	689a      	ldr	r2, [r3, #8]
                        sClearInputConfig->ClearInputFilter);
 8014f4e:	68bb      	ldr	r3, [r7, #8]
 8014f50:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 8014f52:	f001 f973 	bl	801623c <TIM_ETR_SetConfig>
      break;
 8014f56:	e002      	b.n	8014f5e <HAL_TIM_ConfigOCrefClear+0x86>
    }

    default:
      status = HAL_ERROR;
 8014f58:	2301      	movs	r3, #1
 8014f5a:	75fb      	strb	r3, [r7, #23]
      break;
 8014f5c:	bf00      	nop
  }

  if (status == HAL_OK)
 8014f5e:	7dfb      	ldrb	r3, [r7, #23]
 8014f60:	2b00      	cmp	r3, #0
 8014f62:	d178      	bne.n	8015056 <HAL_TIM_ConfigOCrefClear+0x17e>
  {
    switch (Channel)
 8014f64:	687b      	ldr	r3, [r7, #4]
 8014f66:	2b0c      	cmp	r3, #12
 8014f68:	d874      	bhi.n	8015054 <HAL_TIM_ConfigOCrefClear+0x17c>
 8014f6a:	a201      	add	r2, pc, #4	@ (adr r2, 8014f70 <HAL_TIM_ConfigOCrefClear+0x98>)
 8014f6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014f70:	08014fa5 	.word	0x08014fa5
 8014f74:	08015055 	.word	0x08015055
 8014f78:	08015055 	.word	0x08015055
 8014f7c:	08015055 	.word	0x08015055
 8014f80:	08014fd1 	.word	0x08014fd1
 8014f84:	08015055 	.word	0x08015055
 8014f88:	08015055 	.word	0x08015055
 8014f8c:	08015055 	.word	0x08015055
 8014f90:	08014ffd 	.word	0x08014ffd
 8014f94:	08015055 	.word	0x08015055
 8014f98:	08015055 	.word	0x08015055
 8014f9c:	08015055 	.word	0x08015055
 8014fa0:	08015029 	.word	0x08015029
    {
      case TIM_CHANNEL_1:
      {
        if (sClearInputConfig->ClearInputState != (uint32_t)DISABLE)
 8014fa4:	68bb      	ldr	r3, [r7, #8]
 8014fa6:	681b      	ldr	r3, [r3, #0]
 8014fa8:	2b00      	cmp	r3, #0
 8014faa:	d008      	beq.n	8014fbe <HAL_TIM_ConfigOCrefClear+0xe6>
        {
          /* Enable the OCREF clear feature for Channel 1 */
          SET_BIT(htim->Instance->CCMR1, TIM_CCMR1_OC1CE);
 8014fac:	68fb      	ldr	r3, [r7, #12]
 8014fae:	681b      	ldr	r3, [r3, #0]
 8014fb0:	699a      	ldr	r2, [r3, #24]
 8014fb2:	68fb      	ldr	r3, [r7, #12]
 8014fb4:	681b      	ldr	r3, [r3, #0]
 8014fb6:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8014fba:	619a      	str	r2, [r3, #24]
        else
        {
          /* Disable the OCREF clear feature for Channel 1 */
          CLEAR_BIT(htim->Instance->CCMR1, TIM_CCMR1_OC1CE);
        }
        break;
 8014fbc:	e04b      	b.n	8015056 <HAL_TIM_ConfigOCrefClear+0x17e>
          CLEAR_BIT(htim->Instance->CCMR1, TIM_CCMR1_OC1CE);
 8014fbe:	68fb      	ldr	r3, [r7, #12]
 8014fc0:	681b      	ldr	r3, [r3, #0]
 8014fc2:	699a      	ldr	r2, [r3, #24]
 8014fc4:	68fb      	ldr	r3, [r7, #12]
 8014fc6:	681b      	ldr	r3, [r3, #0]
 8014fc8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8014fcc:	619a      	str	r2, [r3, #24]
        break;
 8014fce:	e042      	b.n	8015056 <HAL_TIM_ConfigOCrefClear+0x17e>
      }
      case TIM_CHANNEL_2:
      {
        if (sClearInputConfig->ClearInputState != (uint32_t)DISABLE)
 8014fd0:	68bb      	ldr	r3, [r7, #8]
 8014fd2:	681b      	ldr	r3, [r3, #0]
 8014fd4:	2b00      	cmp	r3, #0
 8014fd6:	d008      	beq.n	8014fea <HAL_TIM_ConfigOCrefClear+0x112>
        {
          /* Enable the OCREF clear feature for Channel 2 */
          SET_BIT(htim->Instance->CCMR1, TIM_CCMR1_OC2CE);
 8014fd8:	68fb      	ldr	r3, [r7, #12]
 8014fda:	681b      	ldr	r3, [r3, #0]
 8014fdc:	699a      	ldr	r2, [r3, #24]
 8014fde:	68fb      	ldr	r3, [r7, #12]
 8014fe0:	681b      	ldr	r3, [r3, #0]
 8014fe2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8014fe6:	619a      	str	r2, [r3, #24]
        else
        {
          /* Disable the OCREF clear feature for Channel 2 */
          CLEAR_BIT(htim->Instance->CCMR1, TIM_CCMR1_OC2CE);
        }
        break;
 8014fe8:	e035      	b.n	8015056 <HAL_TIM_ConfigOCrefClear+0x17e>
          CLEAR_BIT(htim->Instance->CCMR1, TIM_CCMR1_OC2CE);
 8014fea:	68fb      	ldr	r3, [r7, #12]
 8014fec:	681b      	ldr	r3, [r3, #0]
 8014fee:	699a      	ldr	r2, [r3, #24]
 8014ff0:	68fb      	ldr	r3, [r7, #12]
 8014ff2:	681b      	ldr	r3, [r3, #0]
 8014ff4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8014ff8:	619a      	str	r2, [r3, #24]
        break;
 8014ffa:	e02c      	b.n	8015056 <HAL_TIM_ConfigOCrefClear+0x17e>
      }
      case TIM_CHANNEL_3:
      {
        if (sClearInputConfig->ClearInputState != (uint32_t)DISABLE)
 8014ffc:	68bb      	ldr	r3, [r7, #8]
 8014ffe:	681b      	ldr	r3, [r3, #0]
 8015000:	2b00      	cmp	r3, #0
 8015002:	d008      	beq.n	8015016 <HAL_TIM_ConfigOCrefClear+0x13e>
        {
          /* Enable the OCREF clear feature for Channel 3 */
          SET_BIT(htim->Instance->CCMR2, TIM_CCMR2_OC3CE);
 8015004:	68fb      	ldr	r3, [r7, #12]
 8015006:	681b      	ldr	r3, [r3, #0]
 8015008:	69da      	ldr	r2, [r3, #28]
 801500a:	68fb      	ldr	r3, [r7, #12]
 801500c:	681b      	ldr	r3, [r3, #0]
 801500e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8015012:	61da      	str	r2, [r3, #28]
        else
        {
          /* Disable the OCREF clear feature for Channel 3 */
          CLEAR_BIT(htim->Instance->CCMR2, TIM_CCMR2_OC3CE);
        }
        break;
 8015014:	e01f      	b.n	8015056 <HAL_TIM_ConfigOCrefClear+0x17e>
          CLEAR_BIT(htim->Instance->CCMR2, TIM_CCMR2_OC3CE);
 8015016:	68fb      	ldr	r3, [r7, #12]
 8015018:	681b      	ldr	r3, [r3, #0]
 801501a:	69da      	ldr	r2, [r3, #28]
 801501c:	68fb      	ldr	r3, [r7, #12]
 801501e:	681b      	ldr	r3, [r3, #0]
 8015020:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8015024:	61da      	str	r2, [r3, #28]
        break;
 8015026:	e016      	b.n	8015056 <HAL_TIM_ConfigOCrefClear+0x17e>
      }
      case TIM_CHANNEL_4:
      {
        if (sClearInputConfig->ClearInputState != (uint32_t)DISABLE)
 8015028:	68bb      	ldr	r3, [r7, #8]
 801502a:	681b      	ldr	r3, [r3, #0]
 801502c:	2b00      	cmp	r3, #0
 801502e:	d008      	beq.n	8015042 <HAL_TIM_ConfigOCrefClear+0x16a>
        {
          /* Enable the OCREF clear feature for Channel 4 */
          SET_BIT(htim->Instance->CCMR2, TIM_CCMR2_OC4CE);
 8015030:	68fb      	ldr	r3, [r7, #12]
 8015032:	681b      	ldr	r3, [r3, #0]
 8015034:	69da      	ldr	r2, [r3, #28]
 8015036:	68fb      	ldr	r3, [r7, #12]
 8015038:	681b      	ldr	r3, [r3, #0]
 801503a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 801503e:	61da      	str	r2, [r3, #28]
        else
        {
          /* Disable the OCREF clear feature for Channel 4 */
          CLEAR_BIT(htim->Instance->CCMR2, TIM_CCMR2_OC4CE);
        }
        break;
 8015040:	e009      	b.n	8015056 <HAL_TIM_ConfigOCrefClear+0x17e>
          CLEAR_BIT(htim->Instance->CCMR2, TIM_CCMR2_OC4CE);
 8015042:	68fb      	ldr	r3, [r7, #12]
 8015044:	681b      	ldr	r3, [r3, #0]
 8015046:	69da      	ldr	r2, [r3, #28]
 8015048:	68fb      	ldr	r3, [r7, #12]
 801504a:	681b      	ldr	r3, [r3, #0]
 801504c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8015050:	61da      	str	r2, [r3, #28]
        break;
 8015052:	e000      	b.n	8015056 <HAL_TIM_ConfigOCrefClear+0x17e>
      }
      default:
        break;
 8015054:	bf00      	nop
    }
  }

  htim->State = HAL_TIM_STATE_READY;
 8015056:	68fb      	ldr	r3, [r7, #12]
 8015058:	2201      	movs	r2, #1
 801505a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 801505e:	68fb      	ldr	r3, [r7, #12]
 8015060:	2200      	movs	r2, #0
 8015062:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8015066:	7dfb      	ldrb	r3, [r7, #23]
}
 8015068:	4618      	mov	r0, r3
 801506a:	3718      	adds	r7, #24
 801506c:	46bd      	mov	sp, r7
 801506e:	bd80      	pop	{r7, pc}

08015070 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8015070:	b580      	push	{r7, lr}
 8015072:	b084      	sub	sp, #16
 8015074:	af00      	add	r7, sp, #0
 8015076:	6078      	str	r0, [r7, #4]
 8015078:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 801507a:	2300      	movs	r3, #0
 801507c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 801507e:	687b      	ldr	r3, [r7, #4]
 8015080:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8015084:	2b01      	cmp	r3, #1
 8015086:	d101      	bne.n	801508c <HAL_TIM_ConfigClockSource+0x1c>
 8015088:	2302      	movs	r3, #2
 801508a:	e0b4      	b.n	80151f6 <HAL_TIM_ConfigClockSource+0x186>
 801508c:	687b      	ldr	r3, [r7, #4]
 801508e:	2201      	movs	r2, #1
 8015090:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8015094:	687b      	ldr	r3, [r7, #4]
 8015096:	2202      	movs	r2, #2
 8015098:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 801509c:	687b      	ldr	r3, [r7, #4]
 801509e:	681b      	ldr	r3, [r3, #0]
 80150a0:	689b      	ldr	r3, [r3, #8]
 80150a2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80150a4:	68bb      	ldr	r3, [r7, #8]
 80150a6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80150aa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80150ac:	68bb      	ldr	r3, [r7, #8]
 80150ae:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80150b2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80150b4:	687b      	ldr	r3, [r7, #4]
 80150b6:	681b      	ldr	r3, [r3, #0]
 80150b8:	68ba      	ldr	r2, [r7, #8]
 80150ba:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80150bc:	683b      	ldr	r3, [r7, #0]
 80150be:	681b      	ldr	r3, [r3, #0]
 80150c0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80150c4:	d03e      	beq.n	8015144 <HAL_TIM_ConfigClockSource+0xd4>
 80150c6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80150ca:	f200 8087 	bhi.w	80151dc <HAL_TIM_ConfigClockSource+0x16c>
 80150ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80150d2:	f000 8086 	beq.w	80151e2 <HAL_TIM_ConfigClockSource+0x172>
 80150d6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80150da:	d87f      	bhi.n	80151dc <HAL_TIM_ConfigClockSource+0x16c>
 80150dc:	2b70      	cmp	r3, #112	@ 0x70
 80150de:	d01a      	beq.n	8015116 <HAL_TIM_ConfigClockSource+0xa6>
 80150e0:	2b70      	cmp	r3, #112	@ 0x70
 80150e2:	d87b      	bhi.n	80151dc <HAL_TIM_ConfigClockSource+0x16c>
 80150e4:	2b60      	cmp	r3, #96	@ 0x60
 80150e6:	d050      	beq.n	801518a <HAL_TIM_ConfigClockSource+0x11a>
 80150e8:	2b60      	cmp	r3, #96	@ 0x60
 80150ea:	d877      	bhi.n	80151dc <HAL_TIM_ConfigClockSource+0x16c>
 80150ec:	2b50      	cmp	r3, #80	@ 0x50
 80150ee:	d03c      	beq.n	801516a <HAL_TIM_ConfigClockSource+0xfa>
 80150f0:	2b50      	cmp	r3, #80	@ 0x50
 80150f2:	d873      	bhi.n	80151dc <HAL_TIM_ConfigClockSource+0x16c>
 80150f4:	2b40      	cmp	r3, #64	@ 0x40
 80150f6:	d058      	beq.n	80151aa <HAL_TIM_ConfigClockSource+0x13a>
 80150f8:	2b40      	cmp	r3, #64	@ 0x40
 80150fa:	d86f      	bhi.n	80151dc <HAL_TIM_ConfigClockSource+0x16c>
 80150fc:	2b30      	cmp	r3, #48	@ 0x30
 80150fe:	d064      	beq.n	80151ca <HAL_TIM_ConfigClockSource+0x15a>
 8015100:	2b30      	cmp	r3, #48	@ 0x30
 8015102:	d86b      	bhi.n	80151dc <HAL_TIM_ConfigClockSource+0x16c>
 8015104:	2b20      	cmp	r3, #32
 8015106:	d060      	beq.n	80151ca <HAL_TIM_ConfigClockSource+0x15a>
 8015108:	2b20      	cmp	r3, #32
 801510a:	d867      	bhi.n	80151dc <HAL_TIM_ConfigClockSource+0x16c>
 801510c:	2b00      	cmp	r3, #0
 801510e:	d05c      	beq.n	80151ca <HAL_TIM_ConfigClockSource+0x15a>
 8015110:	2b10      	cmp	r3, #16
 8015112:	d05a      	beq.n	80151ca <HAL_TIM_ConfigClockSource+0x15a>
 8015114:	e062      	b.n	80151dc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8015116:	687b      	ldr	r3, [r7, #4]
 8015118:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 801511a:	683b      	ldr	r3, [r7, #0]
 801511c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 801511e:	683b      	ldr	r3, [r7, #0]
 8015120:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8015122:	683b      	ldr	r3, [r7, #0]
 8015124:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8015126:	f001 f889 	bl	801623c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 801512a:	687b      	ldr	r3, [r7, #4]
 801512c:	681b      	ldr	r3, [r3, #0]
 801512e:	689b      	ldr	r3, [r3, #8]
 8015130:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8015132:	68bb      	ldr	r3, [r7, #8]
 8015134:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8015138:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 801513a:	687b      	ldr	r3, [r7, #4]
 801513c:	681b      	ldr	r3, [r3, #0]
 801513e:	68ba      	ldr	r2, [r7, #8]
 8015140:	609a      	str	r2, [r3, #8]
      break;
 8015142:	e04f      	b.n	80151e4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8015144:	687b      	ldr	r3, [r7, #4]
 8015146:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8015148:	683b      	ldr	r3, [r7, #0]
 801514a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 801514c:	683b      	ldr	r3, [r7, #0]
 801514e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8015150:	683b      	ldr	r3, [r7, #0]
 8015152:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8015154:	f001 f872 	bl	801623c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8015158:	687b      	ldr	r3, [r7, #4]
 801515a:	681b      	ldr	r3, [r3, #0]
 801515c:	689a      	ldr	r2, [r3, #8]
 801515e:	687b      	ldr	r3, [r7, #4]
 8015160:	681b      	ldr	r3, [r3, #0]
 8015162:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8015166:	609a      	str	r2, [r3, #8]
      break;
 8015168:	e03c      	b.n	80151e4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 801516a:	687b      	ldr	r3, [r7, #4]
 801516c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 801516e:	683b      	ldr	r3, [r7, #0]
 8015170:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8015172:	683b      	ldr	r3, [r7, #0]
 8015174:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8015176:	461a      	mov	r2, r3
 8015178:	f000 ff30 	bl	8015fdc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 801517c:	687b      	ldr	r3, [r7, #4]
 801517e:	681b      	ldr	r3, [r3, #0]
 8015180:	2150      	movs	r1, #80	@ 0x50
 8015182:	4618      	mov	r0, r3
 8015184:	f001 f83f 	bl	8016206 <TIM_ITRx_SetConfig>
      break;
 8015188:	e02c      	b.n	80151e4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 801518a:	687b      	ldr	r3, [r7, #4]
 801518c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 801518e:	683b      	ldr	r3, [r7, #0]
 8015190:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8015192:	683b      	ldr	r3, [r7, #0]
 8015194:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8015196:	461a      	mov	r2, r3
 8015198:	f000 ff8c 	bl	80160b4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 801519c:	687b      	ldr	r3, [r7, #4]
 801519e:	681b      	ldr	r3, [r3, #0]
 80151a0:	2160      	movs	r1, #96	@ 0x60
 80151a2:	4618      	mov	r0, r3
 80151a4:	f001 f82f 	bl	8016206 <TIM_ITRx_SetConfig>
      break;
 80151a8:	e01c      	b.n	80151e4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80151aa:	687b      	ldr	r3, [r7, #4]
 80151ac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80151ae:	683b      	ldr	r3, [r7, #0]
 80151b0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80151b2:	683b      	ldr	r3, [r7, #0]
 80151b4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80151b6:	461a      	mov	r2, r3
 80151b8:	f000 ff10 	bl	8015fdc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80151bc:	687b      	ldr	r3, [r7, #4]
 80151be:	681b      	ldr	r3, [r3, #0]
 80151c0:	2140      	movs	r1, #64	@ 0x40
 80151c2:	4618      	mov	r0, r3
 80151c4:	f001 f81f 	bl	8016206 <TIM_ITRx_SetConfig>
      break;
 80151c8:	e00c      	b.n	80151e4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80151ca:	687b      	ldr	r3, [r7, #4]
 80151cc:	681a      	ldr	r2, [r3, #0]
 80151ce:	683b      	ldr	r3, [r7, #0]
 80151d0:	681b      	ldr	r3, [r3, #0]
 80151d2:	4619      	mov	r1, r3
 80151d4:	4610      	mov	r0, r2
 80151d6:	f001 f816 	bl	8016206 <TIM_ITRx_SetConfig>
      break;
 80151da:	e003      	b.n	80151e4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80151dc:	2301      	movs	r3, #1
 80151de:	73fb      	strb	r3, [r7, #15]
      break;
 80151e0:	e000      	b.n	80151e4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80151e2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80151e4:	687b      	ldr	r3, [r7, #4]
 80151e6:	2201      	movs	r2, #1
 80151e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80151ec:	687b      	ldr	r3, [r7, #4]
 80151ee:	2200      	movs	r2, #0
 80151f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80151f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80151f6:	4618      	mov	r0, r3
 80151f8:	3710      	adds	r7, #16
 80151fa:	46bd      	mov	sp, r7
 80151fc:	bd80      	pop	{r7, pc}

080151fe <HAL_TIM_ConfigTI1Input>:
  *            @arg TIM_TI1SELECTION_XORCOMBINATION: The TIMx_CH1, CH2 and CH3
  *            pins are connected to the TI1 input (XOR combination)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigTI1Input(TIM_HandleTypeDef *htim, uint32_t TI1_Selection)
{
 80151fe:	b480      	push	{r7}
 8015200:	b085      	sub	sp, #20
 8015202:	af00      	add	r7, sp, #0
 8015204:	6078      	str	r0, [r7, #4]
 8015206:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_XOR_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TI1SELECTION(TI1_Selection));

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8015208:	687b      	ldr	r3, [r7, #4]
 801520a:	681b      	ldr	r3, [r3, #0]
 801520c:	685b      	ldr	r3, [r3, #4]
 801520e:	60fb      	str	r3, [r7, #12]

  /* Reset the TI1 selection */
  tmpcr2 &= ~TIM_CR2_TI1S;
 8015210:	68fb      	ldr	r3, [r7, #12]
 8015212:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8015216:	60fb      	str	r3, [r7, #12]

  /* Set the TI1 selection */
  tmpcr2 |= TI1_Selection;
 8015218:	68fa      	ldr	r2, [r7, #12]
 801521a:	683b      	ldr	r3, [r7, #0]
 801521c:	4313      	orrs	r3, r2
 801521e:	60fb      	str	r3, [r7, #12]

  /* Write to TIMxCR2 */
  htim->Instance->CR2 = tmpcr2;
 8015220:	687b      	ldr	r3, [r7, #4]
 8015222:	681b      	ldr	r3, [r3, #0]
 8015224:	68fa      	ldr	r2, [r7, #12]
 8015226:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8015228:	2300      	movs	r3, #0
}
 801522a:	4618      	mov	r0, r3
 801522c:	3714      	adds	r7, #20
 801522e:	46bd      	mov	sp, r7
 8015230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015234:	4770      	bx	lr

08015236 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8015236:	b580      	push	{r7, lr}
 8015238:	b082      	sub	sp, #8
 801523a:	af00      	add	r7, sp, #0
 801523c:	6078      	str	r0, [r7, #4]
 801523e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8015240:	687b      	ldr	r3, [r7, #4]
 8015242:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8015246:	2b01      	cmp	r3, #1
 8015248:	d101      	bne.n	801524e <HAL_TIM_SlaveConfigSynchro+0x18>
 801524a:	2302      	movs	r3, #2
 801524c:	e031      	b.n	80152b2 <HAL_TIM_SlaveConfigSynchro+0x7c>
 801524e:	687b      	ldr	r3, [r7, #4]
 8015250:	2201      	movs	r2, #1
 8015252:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8015256:	687b      	ldr	r3, [r7, #4]
 8015258:	2202      	movs	r2, #2
 801525a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 801525e:	6839      	ldr	r1, [r7, #0]
 8015260:	6878      	ldr	r0, [r7, #4]
 8015262:	f000 fdb5 	bl	8015dd0 <TIM_SlaveTimer_SetConfig>
 8015266:	4603      	mov	r3, r0
 8015268:	2b00      	cmp	r3, #0
 801526a:	d009      	beq.n	8015280 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 801526c:	687b      	ldr	r3, [r7, #4]
 801526e:	2201      	movs	r2, #1
 8015270:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 8015274:	687b      	ldr	r3, [r7, #4]
 8015276:	2200      	movs	r2, #0
 8015278:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 801527c:	2301      	movs	r3, #1
 801527e:	e018      	b.n	80152b2 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8015280:	687b      	ldr	r3, [r7, #4]
 8015282:	681b      	ldr	r3, [r3, #0]
 8015284:	68da      	ldr	r2, [r3, #12]
 8015286:	687b      	ldr	r3, [r7, #4]
 8015288:	681b      	ldr	r3, [r3, #0]
 801528a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 801528e:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8015290:	687b      	ldr	r3, [r7, #4]
 8015292:	681b      	ldr	r3, [r3, #0]
 8015294:	68da      	ldr	r2, [r3, #12]
 8015296:	687b      	ldr	r3, [r7, #4]
 8015298:	681b      	ldr	r3, [r3, #0]
 801529a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 801529e:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 80152a0:	687b      	ldr	r3, [r7, #4]
 80152a2:	2201      	movs	r2, #1
 80152a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80152a8:	687b      	ldr	r3, [r7, #4]
 80152aa:	2200      	movs	r2, #0
 80152ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80152b0:	2300      	movs	r3, #0
}
 80152b2:	4618      	mov	r0, r3
 80152b4:	3708      	adds	r7, #8
 80152b6:	46bd      	mov	sp, r7
 80152b8:	bd80      	pop	{r7, pc}

080152ba <HAL_TIM_SlaveConfigSynchro_IT>:
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro_IT(TIM_HandleTypeDef *htim,
                                                const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80152ba:	b580      	push	{r7, lr}
 80152bc:	b082      	sub	sp, #8
 80152be:	af00      	add	r7, sp, #0
 80152c0:	6078      	str	r0, [r7, #4]
 80152c2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 80152c4:	687b      	ldr	r3, [r7, #4]
 80152c6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80152ca:	2b01      	cmp	r3, #1
 80152cc:	d101      	bne.n	80152d2 <HAL_TIM_SlaveConfigSynchro_IT+0x18>
 80152ce:	2302      	movs	r3, #2
 80152d0:	e031      	b.n	8015336 <HAL_TIM_SlaveConfigSynchro_IT+0x7c>
 80152d2:	687b      	ldr	r3, [r7, #4]
 80152d4:	2201      	movs	r2, #1
 80152d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80152da:	687b      	ldr	r3, [r7, #4]
 80152dc:	2202      	movs	r2, #2
 80152de:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 80152e2:	6839      	ldr	r1, [r7, #0]
 80152e4:	6878      	ldr	r0, [r7, #4]
 80152e6:	f000 fd73 	bl	8015dd0 <TIM_SlaveTimer_SetConfig>
 80152ea:	4603      	mov	r3, r0
 80152ec:	2b00      	cmp	r3, #0
 80152ee:	d009      	beq.n	8015304 <HAL_TIM_SlaveConfigSynchro_IT+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 80152f0:	687b      	ldr	r3, [r7, #4]
 80152f2:	2201      	movs	r2, #1
 80152f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 80152f8:	687b      	ldr	r3, [r7, #4]
 80152fa:	2200      	movs	r2, #0
 80152fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 8015300:	2301      	movs	r3, #1
 8015302:	e018      	b.n	8015336 <HAL_TIM_SlaveConfigSynchro_IT+0x7c>
  }

  /* Enable Trigger Interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_TRIGGER);
 8015304:	687b      	ldr	r3, [r7, #4]
 8015306:	681b      	ldr	r3, [r3, #0]
 8015308:	68da      	ldr	r2, [r3, #12]
 801530a:	687b      	ldr	r3, [r7, #4]
 801530c:	681b      	ldr	r3, [r3, #0]
 801530e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8015312:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8015314:	687b      	ldr	r3, [r7, #4]
 8015316:	681b      	ldr	r3, [r3, #0]
 8015318:	68da      	ldr	r2, [r3, #12]
 801531a:	687b      	ldr	r3, [r7, #4]
 801531c:	681b      	ldr	r3, [r3, #0]
 801531e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8015322:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8015324:	687b      	ldr	r3, [r7, #4]
 8015326:	2201      	movs	r2, #1
 8015328:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 801532c:	687b      	ldr	r3, [r7, #4]
 801532e:	2200      	movs	r2, #0
 8015330:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8015334:	2300      	movs	r3, #0
}
 8015336:	4618      	mov	r0, r3
 8015338:	3708      	adds	r7, #8
 801533a:	46bd      	mov	sp, r7
 801533c:	bd80      	pop	{r7, pc}
	...

08015340 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8015340:	b480      	push	{r7}
 8015342:	b085      	sub	sp, #20
 8015344:	af00      	add	r7, sp, #0
 8015346:	6078      	str	r0, [r7, #4]
 8015348:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 801534a:	2300      	movs	r3, #0
 801534c:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 801534e:	683b      	ldr	r3, [r7, #0]
 8015350:	2b0c      	cmp	r3, #12
 8015352:	d831      	bhi.n	80153b8 <HAL_TIM_ReadCapturedValue+0x78>
 8015354:	a201      	add	r2, pc, #4	@ (adr r2, 801535c <HAL_TIM_ReadCapturedValue+0x1c>)
 8015356:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801535a:	bf00      	nop
 801535c:	08015391 	.word	0x08015391
 8015360:	080153b9 	.word	0x080153b9
 8015364:	080153b9 	.word	0x080153b9
 8015368:	080153b9 	.word	0x080153b9
 801536c:	0801539b 	.word	0x0801539b
 8015370:	080153b9 	.word	0x080153b9
 8015374:	080153b9 	.word	0x080153b9
 8015378:	080153b9 	.word	0x080153b9
 801537c:	080153a5 	.word	0x080153a5
 8015380:	080153b9 	.word	0x080153b9
 8015384:	080153b9 	.word	0x080153b9
 8015388:	080153b9 	.word	0x080153b9
 801538c:	080153af 	.word	0x080153af
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8015390:	687b      	ldr	r3, [r7, #4]
 8015392:	681b      	ldr	r3, [r3, #0]
 8015394:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8015396:	60fb      	str	r3, [r7, #12]

      break;
 8015398:	e00f      	b.n	80153ba <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 801539a:	687b      	ldr	r3, [r7, #4]
 801539c:	681b      	ldr	r3, [r3, #0]
 801539e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80153a0:	60fb      	str	r3, [r7, #12]

      break;
 80153a2:	e00a      	b.n	80153ba <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 80153a4:	687b      	ldr	r3, [r7, #4]
 80153a6:	681b      	ldr	r3, [r3, #0]
 80153a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80153aa:	60fb      	str	r3, [r7, #12]

      break;
 80153ac:	e005      	b.n	80153ba <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 80153ae:	687b      	ldr	r3, [r7, #4]
 80153b0:	681b      	ldr	r3, [r3, #0]
 80153b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80153b4:	60fb      	str	r3, [r7, #12]

      break;
 80153b6:	e000      	b.n	80153ba <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 80153b8:	bf00      	nop
  }

  return tmpreg;
 80153ba:	68fb      	ldr	r3, [r7, #12]
}
 80153bc:	4618      	mov	r0, r3
 80153be:	3714      	adds	r7, #20
 80153c0:	46bd      	mov	sp, r7
 80153c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80153c6:	4770      	bx	lr
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80153c8:	b480      	push	{r7}
 80153ca:	b083      	sub	sp, #12
 80153cc:	af00      	add	r7, sp, #0
 80153ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80153d0:	bf00      	nop
 80153d2:	370c      	adds	r7, #12
 80153d4:	46bd      	mov	sp, r7
 80153d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80153da:	4770      	bx	lr

080153dc <HAL_TIM_PeriodElapsedHalfCpltCallback>:
  * @brief  Period elapsed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80153dc:	b480      	push	{r7}
 80153de:	b083      	sub	sp, #12
 80153e0:	af00      	add	r7, sp, #0
 80153e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file
   */
}
 80153e4:	bf00      	nop
 80153e6:	370c      	adds	r7, #12
 80153e8:	46bd      	mov	sp, r7
 80153ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80153ee:	4770      	bx	lr

080153f0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80153f0:	b480      	push	{r7}
 80153f2:	b083      	sub	sp, #12
 80153f4:	af00      	add	r7, sp, #0
 80153f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80153f8:	bf00      	nop
 80153fa:	370c      	adds	r7, #12
 80153fc:	46bd      	mov	sp, r7
 80153fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015402:	4770      	bx	lr

08015404 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8015404:	b480      	push	{r7}
 8015406:	b083      	sub	sp, #12
 8015408:	af00      	add	r7, sp, #0
 801540a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 801540c:	bf00      	nop
 801540e:	370c      	adds	r7, #12
 8015410:	46bd      	mov	sp, r7
 8015412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015416:	4770      	bx	lr

08015418 <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8015418:	b480      	push	{r7}
 801541a:	b083      	sub	sp, #12
 801541c:	af00      	add	r7, sp, #0
 801541e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 8015420:	bf00      	nop
 8015422:	370c      	adds	r7, #12
 8015424:	46bd      	mov	sp, r7
 8015426:	f85d 7b04 	ldr.w	r7, [sp], #4
 801542a:	4770      	bx	lr

0801542c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 801542c:	b480      	push	{r7}
 801542e:	b083      	sub	sp, #12
 8015430:	af00      	add	r7, sp, #0
 8015432:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8015434:	bf00      	nop
 8015436:	370c      	adds	r7, #12
 8015438:	46bd      	mov	sp, r7
 801543a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801543e:	4770      	bx	lr

08015440 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8015440:	b480      	push	{r7}
 8015442:	b083      	sub	sp, #12
 8015444:	af00      	add	r7, sp, #0
 8015446:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8015448:	bf00      	nop
 801544a:	370c      	adds	r7, #12
 801544c:	46bd      	mov	sp, r7
 801544e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015452:	4770      	bx	lr

08015454 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8015454:	b480      	push	{r7}
 8015456:	b083      	sub	sp, #12
 8015458:	af00      	add	r7, sp, #0
 801545a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 801545c:	bf00      	nop
 801545e:	370c      	adds	r7, #12
 8015460:	46bd      	mov	sp, r7
 8015462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015466:	4770      	bx	lr

08015468 <HAL_TIM_TriggerHalfCpltCallback>:
  * @brief  Hall Trigger detection half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8015468:	b480      	push	{r7}
 801546a:	b083      	sub	sp, #12
 801546c:	af00      	add	r7, sp, #0
 801546e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file
   */
}
 8015470:	bf00      	nop
 8015472:	370c      	adds	r7, #12
 8015474:	46bd      	mov	sp, r7
 8015476:	f85d 7b04 	ldr.w	r7, [sp], #4
 801547a:	4770      	bx	lr

0801547c <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 801547c:	b480      	push	{r7}
 801547e:	b083      	sub	sp, #12
 8015480:	af00      	add	r7, sp, #0
 8015482:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8015484:	bf00      	nop
 8015486:	370c      	adds	r7, #12
 8015488:	46bd      	mov	sp, r7
 801548a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801548e:	4770      	bx	lr

08015490 <HAL_TIM_Base_GetState>:
  * @brief  Return the TIM Base handle state.
  * @param  htim TIM Base handle
  * @retval HAL state
  */
HAL_TIM_StateTypeDef HAL_TIM_Base_GetState(const TIM_HandleTypeDef *htim)
{
 8015490:	b480      	push	{r7}
 8015492:	b083      	sub	sp, #12
 8015494:	af00      	add	r7, sp, #0
 8015496:	6078      	str	r0, [r7, #4]
  return htim->State;
 8015498:	687b      	ldr	r3, [r7, #4]
 801549a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 801549e:	b2db      	uxtb	r3, r3
}
 80154a0:	4618      	mov	r0, r3
 80154a2:	370c      	adds	r7, #12
 80154a4:	46bd      	mov	sp, r7
 80154a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80154aa:	4770      	bx	lr

080154ac <HAL_TIM_OC_GetState>:
  * @brief  Return the TIM OC handle state.
  * @param  htim TIM Output Compare handle
  * @retval HAL state
  */
HAL_TIM_StateTypeDef HAL_TIM_OC_GetState(const TIM_HandleTypeDef *htim)
{
 80154ac:	b480      	push	{r7}
 80154ae:	b083      	sub	sp, #12
 80154b0:	af00      	add	r7, sp, #0
 80154b2:	6078      	str	r0, [r7, #4]
  return htim->State;
 80154b4:	687b      	ldr	r3, [r7, #4]
 80154b6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80154ba:	b2db      	uxtb	r3, r3
}
 80154bc:	4618      	mov	r0, r3
 80154be:	370c      	adds	r7, #12
 80154c0:	46bd      	mov	sp, r7
 80154c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80154c6:	4770      	bx	lr

080154c8 <HAL_TIM_PWM_GetState>:
  * @brief  Return the TIM PWM handle state.
  * @param  htim TIM handle
  * @retval HAL state
  */
HAL_TIM_StateTypeDef HAL_TIM_PWM_GetState(const TIM_HandleTypeDef *htim)
{
 80154c8:	b480      	push	{r7}
 80154ca:	b083      	sub	sp, #12
 80154cc:	af00      	add	r7, sp, #0
 80154ce:	6078      	str	r0, [r7, #4]
  return htim->State;
 80154d0:	687b      	ldr	r3, [r7, #4]
 80154d2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80154d6:	b2db      	uxtb	r3, r3
}
 80154d8:	4618      	mov	r0, r3
 80154da:	370c      	adds	r7, #12
 80154dc:	46bd      	mov	sp, r7
 80154de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80154e2:	4770      	bx	lr

080154e4 <HAL_TIM_IC_GetState>:
  * @brief  Return the TIM Input Capture handle state.
  * @param  htim TIM IC handle
  * @retval HAL state
  */
HAL_TIM_StateTypeDef HAL_TIM_IC_GetState(const TIM_HandleTypeDef *htim)
{
 80154e4:	b480      	push	{r7}
 80154e6:	b083      	sub	sp, #12
 80154e8:	af00      	add	r7, sp, #0
 80154ea:	6078      	str	r0, [r7, #4]
  return htim->State;
 80154ec:	687b      	ldr	r3, [r7, #4]
 80154ee:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80154f2:	b2db      	uxtb	r3, r3
}
 80154f4:	4618      	mov	r0, r3
 80154f6:	370c      	adds	r7, #12
 80154f8:	46bd      	mov	sp, r7
 80154fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80154fe:	4770      	bx	lr

08015500 <HAL_TIM_OnePulse_GetState>:
  * @brief  Return the TIM One Pulse Mode handle state.
  * @param  htim TIM OPM handle
  * @retval HAL state
  */
HAL_TIM_StateTypeDef HAL_TIM_OnePulse_GetState(const TIM_HandleTypeDef *htim)
{
 8015500:	b480      	push	{r7}
 8015502:	b083      	sub	sp, #12
 8015504:	af00      	add	r7, sp, #0
 8015506:	6078      	str	r0, [r7, #4]
  return htim->State;
 8015508:	687b      	ldr	r3, [r7, #4]
 801550a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 801550e:	b2db      	uxtb	r3, r3
}
 8015510:	4618      	mov	r0, r3
 8015512:	370c      	adds	r7, #12
 8015514:	46bd      	mov	sp, r7
 8015516:	f85d 7b04 	ldr.w	r7, [sp], #4
 801551a:	4770      	bx	lr

0801551c <HAL_TIM_Encoder_GetState>:
  * @brief  Return the TIM Encoder Mode handle state.
  * @param  htim TIM Encoder Interface handle
  * @retval HAL state
  */
HAL_TIM_StateTypeDef HAL_TIM_Encoder_GetState(const TIM_HandleTypeDef *htim)
{
 801551c:	b480      	push	{r7}
 801551e:	b083      	sub	sp, #12
 8015520:	af00      	add	r7, sp, #0
 8015522:	6078      	str	r0, [r7, #4]
  return htim->State;
 8015524:	687b      	ldr	r3, [r7, #4]
 8015526:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 801552a:	b2db      	uxtb	r3, r3
}
 801552c:	4618      	mov	r0, r3
 801552e:	370c      	adds	r7, #12
 8015530:	46bd      	mov	sp, r7
 8015532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015536:	4770      	bx	lr

08015538 <HAL_TIM_GetActiveChannel>:
  * @brief  Return the TIM Encoder Mode handle state.
  * @param  htim TIM handle
  * @retval Active channel
  */
HAL_TIM_ActiveChannel HAL_TIM_GetActiveChannel(const TIM_HandleTypeDef *htim)
{
 8015538:	b480      	push	{r7}
 801553a:	b083      	sub	sp, #12
 801553c:	af00      	add	r7, sp, #0
 801553e:	6078      	str	r0, [r7, #4]
  return htim->Channel;
 8015540:	687b      	ldr	r3, [r7, #4]
 8015542:	7f1b      	ldrb	r3, [r3, #28]
}
 8015544:	4618      	mov	r0, r3
 8015546:	370c      	adds	r7, #12
 8015548:	46bd      	mov	sp, r7
 801554a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801554e:	4770      	bx	lr

08015550 <HAL_TIM_GetChannelState>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5
  *            @arg TIM_CHANNEL_6: TIM Channel 6
  * @retval TIM Channel state
  */
HAL_TIM_ChannelStateTypeDef HAL_TIM_GetChannelState(const TIM_HandleTypeDef *htim,  uint32_t Channel)
{
 8015550:	b480      	push	{r7}
 8015552:	b085      	sub	sp, #20
 8015554:	af00      	add	r7, sp, #0
 8015556:	6078      	str	r0, [r7, #4]
 8015558:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_state;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 801555a:	683b      	ldr	r3, [r7, #0]
 801555c:	2b00      	cmp	r3, #0
 801555e:	d104      	bne.n	801556a <HAL_TIM_GetChannelState+0x1a>
 8015560:	687b      	ldr	r3, [r7, #4]
 8015562:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8015566:	b2db      	uxtb	r3, r3
 8015568:	e013      	b.n	8015592 <HAL_TIM_GetChannelState+0x42>
 801556a:	683b      	ldr	r3, [r7, #0]
 801556c:	2b04      	cmp	r3, #4
 801556e:	d104      	bne.n	801557a <HAL_TIM_GetChannelState+0x2a>
 8015570:	687b      	ldr	r3, [r7, #4]
 8015572:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8015576:	b2db      	uxtb	r3, r3
 8015578:	e00b      	b.n	8015592 <HAL_TIM_GetChannelState+0x42>
 801557a:	683b      	ldr	r3, [r7, #0]
 801557c:	2b08      	cmp	r3, #8
 801557e:	d104      	bne.n	801558a <HAL_TIM_GetChannelState+0x3a>
 8015580:	687b      	ldr	r3, [r7, #4]
 8015582:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8015586:	b2db      	uxtb	r3, r3
 8015588:	e003      	b.n	8015592 <HAL_TIM_GetChannelState+0x42>
 801558a:	687b      	ldr	r3, [r7, #4]
 801558c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8015590:	b2db      	uxtb	r3, r3
 8015592:	73fb      	strb	r3, [r7, #15]

  return channel_state;
 8015594:	7bfb      	ldrb	r3, [r7, #15]
}
 8015596:	4618      	mov	r0, r3
 8015598:	3714      	adds	r7, #20
 801559a:	46bd      	mov	sp, r7
 801559c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80155a0:	4770      	bx	lr

080155a2 <HAL_TIM_DMABurstState>:
  * @brief  Return actual state of a DMA burst operation.
  * @param  htim TIM handle
  * @retval DMA burst state
  */
HAL_TIM_DMABurstStateTypeDef HAL_TIM_DMABurstState(const TIM_HandleTypeDef *htim)
{
 80155a2:	b480      	push	{r7}
 80155a4:	b083      	sub	sp, #12
 80155a6:	af00      	add	r7, sp, #0
 80155a8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_DMABURST_INSTANCE(htim->Instance));

  return htim->DMABurstState;
 80155aa:	687b      	ldr	r3, [r7, #4]
 80155ac:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 80155b0:	b2db      	uxtb	r3, r3
}
 80155b2:	4618      	mov	r0, r3
 80155b4:	370c      	adds	r7, #12
 80155b6:	46bd      	mov	sp, r7
 80155b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80155bc:	4770      	bx	lr

080155be <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 80155be:	b580      	push	{r7, lr}
 80155c0:	b084      	sub	sp, #16
 80155c2:	af00      	add	r7, sp, #0
 80155c4:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80155c6:	687b      	ldr	r3, [r7, #4]
 80155c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80155ca:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80155cc:	68fb      	ldr	r3, [r7, #12]
 80155ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80155d0:	687a      	ldr	r2, [r7, #4]
 80155d2:	429a      	cmp	r2, r3
 80155d4:	d107      	bne.n	80155e6 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80155d6:	68fb      	ldr	r3, [r7, #12]
 80155d8:	2201      	movs	r2, #1
 80155da:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80155dc:	68fb      	ldr	r3, [r7, #12]
 80155de:	2201      	movs	r2, #1
 80155e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80155e4:	e02a      	b.n	801563c <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80155e6:	68fb      	ldr	r3, [r7, #12]
 80155e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80155ea:	687a      	ldr	r2, [r7, #4]
 80155ec:	429a      	cmp	r2, r3
 80155ee:	d107      	bne.n	8015600 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80155f0:	68fb      	ldr	r3, [r7, #12]
 80155f2:	2202      	movs	r2, #2
 80155f4:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80155f6:	68fb      	ldr	r3, [r7, #12]
 80155f8:	2201      	movs	r2, #1
 80155fa:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80155fe:	e01d      	b.n	801563c <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8015600:	68fb      	ldr	r3, [r7, #12]
 8015602:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015604:	687a      	ldr	r2, [r7, #4]
 8015606:	429a      	cmp	r2, r3
 8015608:	d107      	bne.n	801561a <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 801560a:	68fb      	ldr	r3, [r7, #12]
 801560c:	2204      	movs	r2, #4
 801560e:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8015610:	68fb      	ldr	r3, [r7, #12]
 8015612:	2201      	movs	r2, #1
 8015614:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8015618:	e010      	b.n	801563c <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 801561a:	68fb      	ldr	r3, [r7, #12]
 801561c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801561e:	687a      	ldr	r2, [r7, #4]
 8015620:	429a      	cmp	r2, r3
 8015622:	d107      	bne.n	8015634 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8015624:	68fb      	ldr	r3, [r7, #12]
 8015626:	2208      	movs	r2, #8
 8015628:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 801562a:	68fb      	ldr	r3, [r7, #12]
 801562c:	2201      	movs	r2, #1
 801562e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8015632:	e003      	b.n	801563c <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8015634:	68fb      	ldr	r3, [r7, #12]
 8015636:	2201      	movs	r2, #1
 8015638:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 801563c:	68f8      	ldr	r0, [r7, #12]
 801563e:	f7ff ff1d 	bl	801547c <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8015642:	68fb      	ldr	r3, [r7, #12]
 8015644:	2200      	movs	r2, #0
 8015646:	771a      	strb	r2, [r3, #28]
}
 8015648:	bf00      	nop
 801564a:	3710      	adds	r7, #16
 801564c:	46bd      	mov	sp, r7
 801564e:	bd80      	pop	{r7, pc}

08015650 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8015650:	b580      	push	{r7, lr}
 8015652:	b084      	sub	sp, #16
 8015654:	af00      	add	r7, sp, #0
 8015656:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8015658:	687b      	ldr	r3, [r7, #4]
 801565a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801565c:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 801565e:	68fb      	ldr	r3, [r7, #12]
 8015660:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015662:	687a      	ldr	r2, [r7, #4]
 8015664:	429a      	cmp	r2, r3
 8015666:	d10b      	bne.n	8015680 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8015668:	68fb      	ldr	r3, [r7, #12]
 801566a:	2201      	movs	r2, #1
 801566c:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 801566e:	687b      	ldr	r3, [r7, #4]
 8015670:	69db      	ldr	r3, [r3, #28]
 8015672:	2b00      	cmp	r3, #0
 8015674:	d136      	bne.n	80156e4 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8015676:	68fb      	ldr	r3, [r7, #12]
 8015678:	2201      	movs	r2, #1
 801567a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 801567e:	e031      	b.n	80156e4 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8015680:	68fb      	ldr	r3, [r7, #12]
 8015682:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8015684:	687a      	ldr	r2, [r7, #4]
 8015686:	429a      	cmp	r2, r3
 8015688:	d10b      	bne.n	80156a2 <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 801568a:	68fb      	ldr	r3, [r7, #12]
 801568c:	2202      	movs	r2, #2
 801568e:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8015690:	687b      	ldr	r3, [r7, #4]
 8015692:	69db      	ldr	r3, [r3, #28]
 8015694:	2b00      	cmp	r3, #0
 8015696:	d125      	bne.n	80156e4 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8015698:	68fb      	ldr	r3, [r7, #12]
 801569a:	2201      	movs	r2, #1
 801569c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80156a0:	e020      	b.n	80156e4 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80156a2:	68fb      	ldr	r3, [r7, #12]
 80156a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80156a6:	687a      	ldr	r2, [r7, #4]
 80156a8:	429a      	cmp	r2, r3
 80156aa:	d10b      	bne.n	80156c4 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80156ac:	68fb      	ldr	r3, [r7, #12]
 80156ae:	2204      	movs	r2, #4
 80156b0:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80156b2:	687b      	ldr	r3, [r7, #4]
 80156b4:	69db      	ldr	r3, [r3, #28]
 80156b6:	2b00      	cmp	r3, #0
 80156b8:	d114      	bne.n	80156e4 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80156ba:	68fb      	ldr	r3, [r7, #12]
 80156bc:	2201      	movs	r2, #1
 80156be:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80156c2:	e00f      	b.n	80156e4 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80156c4:	68fb      	ldr	r3, [r7, #12]
 80156c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80156c8:	687a      	ldr	r2, [r7, #4]
 80156ca:	429a      	cmp	r2, r3
 80156cc:	d10a      	bne.n	80156e4 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80156ce:	68fb      	ldr	r3, [r7, #12]
 80156d0:	2208      	movs	r2, #8
 80156d2:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80156d4:	687b      	ldr	r3, [r7, #4]
 80156d6:	69db      	ldr	r3, [r3, #28]
 80156d8:	2b00      	cmp	r3, #0
 80156da:	d103      	bne.n	80156e4 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80156dc:	68fb      	ldr	r3, [r7, #12]
 80156de:	2201      	movs	r2, #1
 80156e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 80156e4:	68f8      	ldr	r0, [r7, #12]
 80156e6:	f7ff fea1 	bl	801542c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80156ea:	68fb      	ldr	r3, [r7, #12]
 80156ec:	2200      	movs	r2, #0
 80156ee:	771a      	strb	r2, [r3, #28]
}
 80156f0:	bf00      	nop
 80156f2:	3710      	adds	r7, #16
 80156f4:	46bd      	mov	sp, r7
 80156f6:	bd80      	pop	{r7, pc}

080156f8 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 80156f8:	b580      	push	{r7, lr}
 80156fa:	b084      	sub	sp, #16
 80156fc:	af00      	add	r7, sp, #0
 80156fe:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8015700:	687b      	ldr	r3, [r7, #4]
 8015702:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015704:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8015706:	68fb      	ldr	r3, [r7, #12]
 8015708:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801570a:	687a      	ldr	r2, [r7, #4]
 801570c:	429a      	cmp	r2, r3
 801570e:	d103      	bne.n	8015718 <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8015710:	68fb      	ldr	r3, [r7, #12]
 8015712:	2201      	movs	r2, #1
 8015714:	771a      	strb	r2, [r3, #28]
 8015716:	e019      	b.n	801574c <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8015718:	68fb      	ldr	r3, [r7, #12]
 801571a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801571c:	687a      	ldr	r2, [r7, #4]
 801571e:	429a      	cmp	r2, r3
 8015720:	d103      	bne.n	801572a <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8015722:	68fb      	ldr	r3, [r7, #12]
 8015724:	2202      	movs	r2, #2
 8015726:	771a      	strb	r2, [r3, #28]
 8015728:	e010      	b.n	801574c <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 801572a:	68fb      	ldr	r3, [r7, #12]
 801572c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801572e:	687a      	ldr	r2, [r7, #4]
 8015730:	429a      	cmp	r2, r3
 8015732:	d103      	bne.n	801573c <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8015734:	68fb      	ldr	r3, [r7, #12]
 8015736:	2204      	movs	r2, #4
 8015738:	771a      	strb	r2, [r3, #28]
 801573a:	e007      	b.n	801574c <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 801573c:	68fb      	ldr	r3, [r7, #12]
 801573e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8015740:	687a      	ldr	r2, [r7, #4]
 8015742:	429a      	cmp	r2, r3
 8015744:	d102      	bne.n	801574c <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8015746:	68fb      	ldr	r3, [r7, #12]
 8015748:	2208      	movs	r2, #8
 801574a:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 801574c:	68f8      	ldr	r0, [r7, #12]
 801574e:	f7ff fe77 	bl	8015440 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8015752:	68fb      	ldr	r3, [r7, #12]
 8015754:	2200      	movs	r2, #0
 8015756:	771a      	strb	r2, [r3, #28]
}
 8015758:	bf00      	nop
 801575a:	3710      	adds	r7, #16
 801575c:	46bd      	mov	sp, r7
 801575e:	bd80      	pop	{r7, pc}

08015760 <TIM_DMACaptureCplt>:
  * @brief  TIM DMA Capture complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMACaptureCplt(DMA_HandleTypeDef *hdma)
{
 8015760:	b580      	push	{r7, lr}
 8015762:	b084      	sub	sp, #16
 8015764:	af00      	add	r7, sp, #0
 8015766:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8015768:	687b      	ldr	r3, [r7, #4]
 801576a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801576c:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 801576e:	68fb      	ldr	r3, [r7, #12]
 8015770:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015772:	687a      	ldr	r2, [r7, #4]
 8015774:	429a      	cmp	r2, r3
 8015776:	d10f      	bne.n	8015798 <TIM_DMACaptureCplt+0x38>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8015778:	68fb      	ldr	r3, [r7, #12]
 801577a:	2201      	movs	r2, #1
 801577c:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 801577e:	687b      	ldr	r3, [r7, #4]
 8015780:	69db      	ldr	r3, [r3, #28]
 8015782:	2b00      	cmp	r3, #0
 8015784:	d146      	bne.n	8015814 <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8015786:	68fb      	ldr	r3, [r7, #12]
 8015788:	2201      	movs	r2, #1
 801578a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 801578e:	68fb      	ldr	r3, [r7, #12]
 8015790:	2201      	movs	r2, #1
 8015792:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8015796:	e03d      	b.n	8015814 <TIM_DMACaptureCplt+0xb4>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8015798:	68fb      	ldr	r3, [r7, #12]
 801579a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801579c:	687a      	ldr	r2, [r7, #4]
 801579e:	429a      	cmp	r2, r3
 80157a0:	d10f      	bne.n	80157c2 <TIM_DMACaptureCplt+0x62>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80157a2:	68fb      	ldr	r3, [r7, #12]
 80157a4:	2202      	movs	r2, #2
 80157a6:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80157a8:	687b      	ldr	r3, [r7, #4]
 80157aa:	69db      	ldr	r3, [r3, #28]
 80157ac:	2b00      	cmp	r3, #0
 80157ae:	d131      	bne.n	8015814 <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80157b0:	68fb      	ldr	r3, [r7, #12]
 80157b2:	2201      	movs	r2, #1
 80157b4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80157b8:	68fb      	ldr	r3, [r7, #12]
 80157ba:	2201      	movs	r2, #1
 80157bc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80157c0:	e028      	b.n	8015814 <TIM_DMACaptureCplt+0xb4>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80157c2:	68fb      	ldr	r3, [r7, #12]
 80157c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80157c6:	687a      	ldr	r2, [r7, #4]
 80157c8:	429a      	cmp	r2, r3
 80157ca:	d10f      	bne.n	80157ec <TIM_DMACaptureCplt+0x8c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80157cc:	68fb      	ldr	r3, [r7, #12]
 80157ce:	2204      	movs	r2, #4
 80157d0:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80157d2:	687b      	ldr	r3, [r7, #4]
 80157d4:	69db      	ldr	r3, [r3, #28]
 80157d6:	2b00      	cmp	r3, #0
 80157d8:	d11c      	bne.n	8015814 <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80157da:	68fb      	ldr	r3, [r7, #12]
 80157dc:	2201      	movs	r2, #1
 80157de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80157e2:	68fb      	ldr	r3, [r7, #12]
 80157e4:	2201      	movs	r2, #1
 80157e6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80157ea:	e013      	b.n	8015814 <TIM_DMACaptureCplt+0xb4>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80157ec:	68fb      	ldr	r3, [r7, #12]
 80157ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80157f0:	687a      	ldr	r2, [r7, #4]
 80157f2:	429a      	cmp	r2, r3
 80157f4:	d10e      	bne.n	8015814 <TIM_DMACaptureCplt+0xb4>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80157f6:	68fb      	ldr	r3, [r7, #12]
 80157f8:	2208      	movs	r2, #8
 80157fa:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80157fc:	687b      	ldr	r3, [r7, #4]
 80157fe:	69db      	ldr	r3, [r3, #28]
 8015800:	2b00      	cmp	r3, #0
 8015802:	d107      	bne.n	8015814 <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8015804:	68fb      	ldr	r3, [r7, #12]
 8015806:	2201      	movs	r2, #1
 8015808:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 801580c:	68fb      	ldr	r3, [r7, #12]
 801580e:	2201      	movs	r2, #1
 8015810:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->IC_CaptureCallback(htim);
#else
  HAL_TIM_IC_CaptureCallback(htim);
 8015814:	68f8      	ldr	r0, [r7, #12]
 8015816:	f7ff fdf5 	bl	8015404 <HAL_TIM_IC_CaptureCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801581a:	68fb      	ldr	r3, [r7, #12]
 801581c:	2200      	movs	r2, #0
 801581e:	771a      	strb	r2, [r3, #28]
}
 8015820:	bf00      	nop
 8015822:	3710      	adds	r7, #16
 8015824:	46bd      	mov	sp, r7
 8015826:	bd80      	pop	{r7, pc}

08015828 <TIM_DMACaptureHalfCplt>:
  * @brief  TIM DMA Capture half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMACaptureHalfCplt(DMA_HandleTypeDef *hdma)
{
 8015828:	b580      	push	{r7, lr}
 801582a:	b084      	sub	sp, #16
 801582c:	af00      	add	r7, sp, #0
 801582e:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8015830:	687b      	ldr	r3, [r7, #4]
 8015832:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015834:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8015836:	68fb      	ldr	r3, [r7, #12]
 8015838:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801583a:	687a      	ldr	r2, [r7, #4]
 801583c:	429a      	cmp	r2, r3
 801583e:	d103      	bne.n	8015848 <TIM_DMACaptureHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8015840:	68fb      	ldr	r3, [r7, #12]
 8015842:	2201      	movs	r2, #1
 8015844:	771a      	strb	r2, [r3, #28]
 8015846:	e019      	b.n	801587c <TIM_DMACaptureHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8015848:	68fb      	ldr	r3, [r7, #12]
 801584a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801584c:	687a      	ldr	r2, [r7, #4]
 801584e:	429a      	cmp	r2, r3
 8015850:	d103      	bne.n	801585a <TIM_DMACaptureHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8015852:	68fb      	ldr	r3, [r7, #12]
 8015854:	2202      	movs	r2, #2
 8015856:	771a      	strb	r2, [r3, #28]
 8015858:	e010      	b.n	801587c <TIM_DMACaptureHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 801585a:	68fb      	ldr	r3, [r7, #12]
 801585c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801585e:	687a      	ldr	r2, [r7, #4]
 8015860:	429a      	cmp	r2, r3
 8015862:	d103      	bne.n	801586c <TIM_DMACaptureHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8015864:	68fb      	ldr	r3, [r7, #12]
 8015866:	2204      	movs	r2, #4
 8015868:	771a      	strb	r2, [r3, #28]
 801586a:	e007      	b.n	801587c <TIM_DMACaptureHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 801586c:	68fb      	ldr	r3, [r7, #12]
 801586e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8015870:	687a      	ldr	r2, [r7, #4]
 8015872:	429a      	cmp	r2, r3
 8015874:	d102      	bne.n	801587c <TIM_DMACaptureHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8015876:	68fb      	ldr	r3, [r7, #12]
 8015878:	2208      	movs	r2, #8
 801587a:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->IC_CaptureHalfCpltCallback(htim);
#else
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 801587c:	68f8      	ldr	r0, [r7, #12]
 801587e:	f7ff fdcb 	bl	8015418 <HAL_TIM_IC_CaptureHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8015882:	68fb      	ldr	r3, [r7, #12]
 8015884:	2200      	movs	r2, #0
 8015886:	771a      	strb	r2, [r3, #28]
}
 8015888:	bf00      	nop
 801588a:	3710      	adds	r7, #16
 801588c:	46bd      	mov	sp, r7
 801588e:	bd80      	pop	{r7, pc}

08015890 <TIM_DMAPeriodElapsedCplt>:
  * @brief  TIM DMA Period Elapse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMAPeriodElapsedCplt(DMA_HandleTypeDef *hdma)
{
 8015890:	b580      	push	{r7, lr}
 8015892:	b084      	sub	sp, #16
 8015894:	af00      	add	r7, sp, #0
 8015896:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8015898:	687b      	ldr	r3, [r7, #4]
 801589a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801589c:	60fb      	str	r3, [r7, #12]

  if (htim->hdma[TIM_DMA_ID_UPDATE]->Init.Mode == DMA_NORMAL)
 801589e:	68fb      	ldr	r3, [r7, #12]
 80158a0:	6a1b      	ldr	r3, [r3, #32]
 80158a2:	69db      	ldr	r3, [r3, #28]
 80158a4:	2b00      	cmp	r3, #0
 80158a6:	d103      	bne.n	80158b0 <TIM_DMAPeriodElapsedCplt+0x20>
  {
    htim->State = HAL_TIM_STATE_READY;
 80158a8:	68fb      	ldr	r3, [r7, #12]
 80158aa:	2201      	movs	r2, #1
 80158ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PeriodElapsedCallback(htim);
#else
  HAL_TIM_PeriodElapsedCallback(htim);
 80158b0:	68f8      	ldr	r0, [r7, #12]
 80158b2:	f00a fb01 	bl	801feb8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
}
 80158b6:	bf00      	nop
 80158b8:	3710      	adds	r7, #16
 80158ba:	46bd      	mov	sp, r7
 80158bc:	bd80      	pop	{r7, pc}

080158be <TIM_DMAPeriodElapsedHalfCplt>:
  * @brief  TIM DMA Period Elapse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMAPeriodElapsedHalfCplt(DMA_HandleTypeDef *hdma)
{
 80158be:	b580      	push	{r7, lr}
 80158c0:	b084      	sub	sp, #16
 80158c2:	af00      	add	r7, sp, #0
 80158c4:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80158c6:	687b      	ldr	r3, [r7, #4]
 80158c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80158ca:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PeriodElapsedHalfCpltCallback(htim);
#else
  HAL_TIM_PeriodElapsedHalfCpltCallback(htim);
 80158cc:	68f8      	ldr	r0, [r7, #12]
 80158ce:	f7ff fd85 	bl	80153dc <HAL_TIM_PeriodElapsedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
}
 80158d2:	bf00      	nop
 80158d4:	3710      	adds	r7, #16
 80158d6:	46bd      	mov	sp, r7
 80158d8:	bd80      	pop	{r7, pc}

080158da <TIM_DMATriggerCplt>:
  * @brief  TIM DMA Trigger callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMATriggerCplt(DMA_HandleTypeDef *hdma)
{
 80158da:	b580      	push	{r7, lr}
 80158dc:	b084      	sub	sp, #16
 80158de:	af00      	add	r7, sp, #0
 80158e0:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80158e2:	687b      	ldr	r3, [r7, #4]
 80158e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80158e6:	60fb      	str	r3, [r7, #12]

  if (htim->hdma[TIM_DMA_ID_TRIGGER]->Init.Mode == DMA_NORMAL)
 80158e8:	68fb      	ldr	r3, [r7, #12]
 80158ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80158ec:	69db      	ldr	r3, [r3, #28]
 80158ee:	2b00      	cmp	r3, #0
 80158f0:	d103      	bne.n	80158fa <TIM_DMATriggerCplt+0x20>
  {
    htim->State = HAL_TIM_STATE_READY;
 80158f2:	68fb      	ldr	r3, [r7, #12]
 80158f4:	2201      	movs	r2, #1
 80158f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->TriggerCallback(htim);
#else
  HAL_TIM_TriggerCallback(htim);
 80158fa:	68f8      	ldr	r0, [r7, #12]
 80158fc:	f7ff fdaa 	bl	8015454 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
}
 8015900:	bf00      	nop
 8015902:	3710      	adds	r7, #16
 8015904:	46bd      	mov	sp, r7
 8015906:	bd80      	pop	{r7, pc}

08015908 <TIM_DMATriggerHalfCplt>:
  * @brief  TIM DMA Trigger half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMATriggerHalfCplt(DMA_HandleTypeDef *hdma)
{
 8015908:	b580      	push	{r7, lr}
 801590a:	b084      	sub	sp, #16
 801590c:	af00      	add	r7, sp, #0
 801590e:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8015910:	687b      	ldr	r3, [r7, #4]
 8015912:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015914:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->TriggerHalfCpltCallback(htim);
#else
  HAL_TIM_TriggerHalfCpltCallback(htim);
 8015916:	68f8      	ldr	r0, [r7, #12]
 8015918:	f7ff fda6 	bl	8015468 <HAL_TIM_TriggerHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
}
 801591c:	bf00      	nop
 801591e:	3710      	adds	r7, #16
 8015920:	46bd      	mov	sp, r7
 8015922:	bd80      	pop	{r7, pc}

08015924 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8015924:	b480      	push	{r7}
 8015926:	b085      	sub	sp, #20
 8015928:	af00      	add	r7, sp, #0
 801592a:	6078      	str	r0, [r7, #4]
 801592c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 801592e:	687b      	ldr	r3, [r7, #4]
 8015930:	681b      	ldr	r3, [r3, #0]
 8015932:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8015934:	687b      	ldr	r3, [r7, #4]
 8015936:	4a43      	ldr	r2, [pc, #268]	@ (8015a44 <TIM_Base_SetConfig+0x120>)
 8015938:	4293      	cmp	r3, r2
 801593a:	d013      	beq.n	8015964 <TIM_Base_SetConfig+0x40>
 801593c:	687b      	ldr	r3, [r7, #4]
 801593e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8015942:	d00f      	beq.n	8015964 <TIM_Base_SetConfig+0x40>
 8015944:	687b      	ldr	r3, [r7, #4]
 8015946:	4a40      	ldr	r2, [pc, #256]	@ (8015a48 <TIM_Base_SetConfig+0x124>)
 8015948:	4293      	cmp	r3, r2
 801594a:	d00b      	beq.n	8015964 <TIM_Base_SetConfig+0x40>
 801594c:	687b      	ldr	r3, [r7, #4]
 801594e:	4a3f      	ldr	r2, [pc, #252]	@ (8015a4c <TIM_Base_SetConfig+0x128>)
 8015950:	4293      	cmp	r3, r2
 8015952:	d007      	beq.n	8015964 <TIM_Base_SetConfig+0x40>
 8015954:	687b      	ldr	r3, [r7, #4]
 8015956:	4a3e      	ldr	r2, [pc, #248]	@ (8015a50 <TIM_Base_SetConfig+0x12c>)
 8015958:	4293      	cmp	r3, r2
 801595a:	d003      	beq.n	8015964 <TIM_Base_SetConfig+0x40>
 801595c:	687b      	ldr	r3, [r7, #4]
 801595e:	4a3d      	ldr	r2, [pc, #244]	@ (8015a54 <TIM_Base_SetConfig+0x130>)
 8015960:	4293      	cmp	r3, r2
 8015962:	d108      	bne.n	8015976 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8015964:	68fb      	ldr	r3, [r7, #12]
 8015966:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801596a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 801596c:	683b      	ldr	r3, [r7, #0]
 801596e:	685b      	ldr	r3, [r3, #4]
 8015970:	68fa      	ldr	r2, [r7, #12]
 8015972:	4313      	orrs	r3, r2
 8015974:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8015976:	687b      	ldr	r3, [r7, #4]
 8015978:	4a32      	ldr	r2, [pc, #200]	@ (8015a44 <TIM_Base_SetConfig+0x120>)
 801597a:	4293      	cmp	r3, r2
 801597c:	d02b      	beq.n	80159d6 <TIM_Base_SetConfig+0xb2>
 801597e:	687b      	ldr	r3, [r7, #4]
 8015980:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8015984:	d027      	beq.n	80159d6 <TIM_Base_SetConfig+0xb2>
 8015986:	687b      	ldr	r3, [r7, #4]
 8015988:	4a2f      	ldr	r2, [pc, #188]	@ (8015a48 <TIM_Base_SetConfig+0x124>)
 801598a:	4293      	cmp	r3, r2
 801598c:	d023      	beq.n	80159d6 <TIM_Base_SetConfig+0xb2>
 801598e:	687b      	ldr	r3, [r7, #4]
 8015990:	4a2e      	ldr	r2, [pc, #184]	@ (8015a4c <TIM_Base_SetConfig+0x128>)
 8015992:	4293      	cmp	r3, r2
 8015994:	d01f      	beq.n	80159d6 <TIM_Base_SetConfig+0xb2>
 8015996:	687b      	ldr	r3, [r7, #4]
 8015998:	4a2d      	ldr	r2, [pc, #180]	@ (8015a50 <TIM_Base_SetConfig+0x12c>)
 801599a:	4293      	cmp	r3, r2
 801599c:	d01b      	beq.n	80159d6 <TIM_Base_SetConfig+0xb2>
 801599e:	687b      	ldr	r3, [r7, #4]
 80159a0:	4a2c      	ldr	r2, [pc, #176]	@ (8015a54 <TIM_Base_SetConfig+0x130>)
 80159a2:	4293      	cmp	r3, r2
 80159a4:	d017      	beq.n	80159d6 <TIM_Base_SetConfig+0xb2>
 80159a6:	687b      	ldr	r3, [r7, #4]
 80159a8:	4a2b      	ldr	r2, [pc, #172]	@ (8015a58 <TIM_Base_SetConfig+0x134>)
 80159aa:	4293      	cmp	r3, r2
 80159ac:	d013      	beq.n	80159d6 <TIM_Base_SetConfig+0xb2>
 80159ae:	687b      	ldr	r3, [r7, #4]
 80159b0:	4a2a      	ldr	r2, [pc, #168]	@ (8015a5c <TIM_Base_SetConfig+0x138>)
 80159b2:	4293      	cmp	r3, r2
 80159b4:	d00f      	beq.n	80159d6 <TIM_Base_SetConfig+0xb2>
 80159b6:	687b      	ldr	r3, [r7, #4]
 80159b8:	4a29      	ldr	r2, [pc, #164]	@ (8015a60 <TIM_Base_SetConfig+0x13c>)
 80159ba:	4293      	cmp	r3, r2
 80159bc:	d00b      	beq.n	80159d6 <TIM_Base_SetConfig+0xb2>
 80159be:	687b      	ldr	r3, [r7, #4]
 80159c0:	4a28      	ldr	r2, [pc, #160]	@ (8015a64 <TIM_Base_SetConfig+0x140>)
 80159c2:	4293      	cmp	r3, r2
 80159c4:	d007      	beq.n	80159d6 <TIM_Base_SetConfig+0xb2>
 80159c6:	687b      	ldr	r3, [r7, #4]
 80159c8:	4a27      	ldr	r2, [pc, #156]	@ (8015a68 <TIM_Base_SetConfig+0x144>)
 80159ca:	4293      	cmp	r3, r2
 80159cc:	d003      	beq.n	80159d6 <TIM_Base_SetConfig+0xb2>
 80159ce:	687b      	ldr	r3, [r7, #4]
 80159d0:	4a26      	ldr	r2, [pc, #152]	@ (8015a6c <TIM_Base_SetConfig+0x148>)
 80159d2:	4293      	cmp	r3, r2
 80159d4:	d108      	bne.n	80159e8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80159d6:	68fb      	ldr	r3, [r7, #12]
 80159d8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80159dc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80159de:	683b      	ldr	r3, [r7, #0]
 80159e0:	68db      	ldr	r3, [r3, #12]
 80159e2:	68fa      	ldr	r2, [r7, #12]
 80159e4:	4313      	orrs	r3, r2
 80159e6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80159e8:	68fb      	ldr	r3, [r7, #12]
 80159ea:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80159ee:	683b      	ldr	r3, [r7, #0]
 80159f0:	695b      	ldr	r3, [r3, #20]
 80159f2:	4313      	orrs	r3, r2
 80159f4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80159f6:	683b      	ldr	r3, [r7, #0]
 80159f8:	689a      	ldr	r2, [r3, #8]
 80159fa:	687b      	ldr	r3, [r7, #4]
 80159fc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80159fe:	683b      	ldr	r3, [r7, #0]
 8015a00:	681a      	ldr	r2, [r3, #0]
 8015a02:	687b      	ldr	r3, [r7, #4]
 8015a04:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8015a06:	687b      	ldr	r3, [r7, #4]
 8015a08:	4a0e      	ldr	r2, [pc, #56]	@ (8015a44 <TIM_Base_SetConfig+0x120>)
 8015a0a:	4293      	cmp	r3, r2
 8015a0c:	d003      	beq.n	8015a16 <TIM_Base_SetConfig+0xf2>
 8015a0e:	687b      	ldr	r3, [r7, #4]
 8015a10:	4a10      	ldr	r2, [pc, #64]	@ (8015a54 <TIM_Base_SetConfig+0x130>)
 8015a12:	4293      	cmp	r3, r2
 8015a14:	d103      	bne.n	8015a1e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8015a16:	683b      	ldr	r3, [r7, #0]
 8015a18:	691a      	ldr	r2, [r3, #16]
 8015a1a:	687b      	ldr	r3, [r7, #4]
 8015a1c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8015a1e:	687b      	ldr	r3, [r7, #4]
 8015a20:	681b      	ldr	r3, [r3, #0]
 8015a22:	f043 0204 	orr.w	r2, r3, #4
 8015a26:	687b      	ldr	r3, [r7, #4]
 8015a28:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8015a2a:	687b      	ldr	r3, [r7, #4]
 8015a2c:	2201      	movs	r2, #1
 8015a2e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8015a30:	687b      	ldr	r3, [r7, #4]
 8015a32:	68fa      	ldr	r2, [r7, #12]
 8015a34:	601a      	str	r2, [r3, #0]
}
 8015a36:	bf00      	nop
 8015a38:	3714      	adds	r7, #20
 8015a3a:	46bd      	mov	sp, r7
 8015a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015a40:	4770      	bx	lr
 8015a42:	bf00      	nop
 8015a44:	40010000 	.word	0x40010000
 8015a48:	40000400 	.word	0x40000400
 8015a4c:	40000800 	.word	0x40000800
 8015a50:	40000c00 	.word	0x40000c00
 8015a54:	40010400 	.word	0x40010400
 8015a58:	40014000 	.word	0x40014000
 8015a5c:	40014400 	.word	0x40014400
 8015a60:	40014800 	.word	0x40014800
 8015a64:	40001800 	.word	0x40001800
 8015a68:	40001c00 	.word	0x40001c00
 8015a6c:	40002000 	.word	0x40002000

08015a70 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8015a70:	b480      	push	{r7}
 8015a72:	b087      	sub	sp, #28
 8015a74:	af00      	add	r7, sp, #0
 8015a76:	6078      	str	r0, [r7, #4]
 8015a78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8015a7a:	687b      	ldr	r3, [r7, #4]
 8015a7c:	6a1b      	ldr	r3, [r3, #32]
 8015a7e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8015a80:	687b      	ldr	r3, [r7, #4]
 8015a82:	6a1b      	ldr	r3, [r3, #32]
 8015a84:	f023 0201 	bic.w	r2, r3, #1
 8015a88:	687b      	ldr	r3, [r7, #4]
 8015a8a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8015a8c:	687b      	ldr	r3, [r7, #4]
 8015a8e:	685b      	ldr	r3, [r3, #4]
 8015a90:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8015a92:	687b      	ldr	r3, [r7, #4]
 8015a94:	699b      	ldr	r3, [r3, #24]
 8015a96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8015a98:	68fb      	ldr	r3, [r7, #12]
 8015a9a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8015a9e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8015aa0:	68fb      	ldr	r3, [r7, #12]
 8015aa2:	f023 0303 	bic.w	r3, r3, #3
 8015aa6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8015aa8:	683b      	ldr	r3, [r7, #0]
 8015aaa:	681b      	ldr	r3, [r3, #0]
 8015aac:	68fa      	ldr	r2, [r7, #12]
 8015aae:	4313      	orrs	r3, r2
 8015ab0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8015ab2:	697b      	ldr	r3, [r7, #20]
 8015ab4:	f023 0302 	bic.w	r3, r3, #2
 8015ab8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8015aba:	683b      	ldr	r3, [r7, #0]
 8015abc:	689b      	ldr	r3, [r3, #8]
 8015abe:	697a      	ldr	r2, [r7, #20]
 8015ac0:	4313      	orrs	r3, r2
 8015ac2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8015ac4:	687b      	ldr	r3, [r7, #4]
 8015ac6:	4a20      	ldr	r2, [pc, #128]	@ (8015b48 <TIM_OC1_SetConfig+0xd8>)
 8015ac8:	4293      	cmp	r3, r2
 8015aca:	d003      	beq.n	8015ad4 <TIM_OC1_SetConfig+0x64>
 8015acc:	687b      	ldr	r3, [r7, #4]
 8015ace:	4a1f      	ldr	r2, [pc, #124]	@ (8015b4c <TIM_OC1_SetConfig+0xdc>)
 8015ad0:	4293      	cmp	r3, r2
 8015ad2:	d10c      	bne.n	8015aee <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8015ad4:	697b      	ldr	r3, [r7, #20]
 8015ad6:	f023 0308 	bic.w	r3, r3, #8
 8015ada:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8015adc:	683b      	ldr	r3, [r7, #0]
 8015ade:	68db      	ldr	r3, [r3, #12]
 8015ae0:	697a      	ldr	r2, [r7, #20]
 8015ae2:	4313      	orrs	r3, r2
 8015ae4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8015ae6:	697b      	ldr	r3, [r7, #20]
 8015ae8:	f023 0304 	bic.w	r3, r3, #4
 8015aec:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8015aee:	687b      	ldr	r3, [r7, #4]
 8015af0:	4a15      	ldr	r2, [pc, #84]	@ (8015b48 <TIM_OC1_SetConfig+0xd8>)
 8015af2:	4293      	cmp	r3, r2
 8015af4:	d003      	beq.n	8015afe <TIM_OC1_SetConfig+0x8e>
 8015af6:	687b      	ldr	r3, [r7, #4]
 8015af8:	4a14      	ldr	r2, [pc, #80]	@ (8015b4c <TIM_OC1_SetConfig+0xdc>)
 8015afa:	4293      	cmp	r3, r2
 8015afc:	d111      	bne.n	8015b22 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8015afe:	693b      	ldr	r3, [r7, #16]
 8015b00:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8015b04:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8015b06:	693b      	ldr	r3, [r7, #16]
 8015b08:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8015b0c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8015b0e:	683b      	ldr	r3, [r7, #0]
 8015b10:	695b      	ldr	r3, [r3, #20]
 8015b12:	693a      	ldr	r2, [r7, #16]
 8015b14:	4313      	orrs	r3, r2
 8015b16:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8015b18:	683b      	ldr	r3, [r7, #0]
 8015b1a:	699b      	ldr	r3, [r3, #24]
 8015b1c:	693a      	ldr	r2, [r7, #16]
 8015b1e:	4313      	orrs	r3, r2
 8015b20:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8015b22:	687b      	ldr	r3, [r7, #4]
 8015b24:	693a      	ldr	r2, [r7, #16]
 8015b26:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8015b28:	687b      	ldr	r3, [r7, #4]
 8015b2a:	68fa      	ldr	r2, [r7, #12]
 8015b2c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8015b2e:	683b      	ldr	r3, [r7, #0]
 8015b30:	685a      	ldr	r2, [r3, #4]
 8015b32:	687b      	ldr	r3, [r7, #4]
 8015b34:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8015b36:	687b      	ldr	r3, [r7, #4]
 8015b38:	697a      	ldr	r2, [r7, #20]
 8015b3a:	621a      	str	r2, [r3, #32]
}
 8015b3c:	bf00      	nop
 8015b3e:	371c      	adds	r7, #28
 8015b40:	46bd      	mov	sp, r7
 8015b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015b46:	4770      	bx	lr
 8015b48:	40010000 	.word	0x40010000
 8015b4c:	40010400 	.word	0x40010400

08015b50 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8015b50:	b480      	push	{r7}
 8015b52:	b087      	sub	sp, #28
 8015b54:	af00      	add	r7, sp, #0
 8015b56:	6078      	str	r0, [r7, #4]
 8015b58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8015b5a:	687b      	ldr	r3, [r7, #4]
 8015b5c:	6a1b      	ldr	r3, [r3, #32]
 8015b5e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8015b60:	687b      	ldr	r3, [r7, #4]
 8015b62:	6a1b      	ldr	r3, [r3, #32]
 8015b64:	f023 0210 	bic.w	r2, r3, #16
 8015b68:	687b      	ldr	r3, [r7, #4]
 8015b6a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8015b6c:	687b      	ldr	r3, [r7, #4]
 8015b6e:	685b      	ldr	r3, [r3, #4]
 8015b70:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8015b72:	687b      	ldr	r3, [r7, #4]
 8015b74:	699b      	ldr	r3, [r3, #24]
 8015b76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8015b78:	68fb      	ldr	r3, [r7, #12]
 8015b7a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8015b7e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8015b80:	68fb      	ldr	r3, [r7, #12]
 8015b82:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8015b86:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8015b88:	683b      	ldr	r3, [r7, #0]
 8015b8a:	681b      	ldr	r3, [r3, #0]
 8015b8c:	021b      	lsls	r3, r3, #8
 8015b8e:	68fa      	ldr	r2, [r7, #12]
 8015b90:	4313      	orrs	r3, r2
 8015b92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8015b94:	697b      	ldr	r3, [r7, #20]
 8015b96:	f023 0320 	bic.w	r3, r3, #32
 8015b9a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8015b9c:	683b      	ldr	r3, [r7, #0]
 8015b9e:	689b      	ldr	r3, [r3, #8]
 8015ba0:	011b      	lsls	r3, r3, #4
 8015ba2:	697a      	ldr	r2, [r7, #20]
 8015ba4:	4313      	orrs	r3, r2
 8015ba6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8015ba8:	687b      	ldr	r3, [r7, #4]
 8015baa:	4a22      	ldr	r2, [pc, #136]	@ (8015c34 <TIM_OC2_SetConfig+0xe4>)
 8015bac:	4293      	cmp	r3, r2
 8015bae:	d003      	beq.n	8015bb8 <TIM_OC2_SetConfig+0x68>
 8015bb0:	687b      	ldr	r3, [r7, #4]
 8015bb2:	4a21      	ldr	r2, [pc, #132]	@ (8015c38 <TIM_OC2_SetConfig+0xe8>)
 8015bb4:	4293      	cmp	r3, r2
 8015bb6:	d10d      	bne.n	8015bd4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8015bb8:	697b      	ldr	r3, [r7, #20]
 8015bba:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8015bbe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8015bc0:	683b      	ldr	r3, [r7, #0]
 8015bc2:	68db      	ldr	r3, [r3, #12]
 8015bc4:	011b      	lsls	r3, r3, #4
 8015bc6:	697a      	ldr	r2, [r7, #20]
 8015bc8:	4313      	orrs	r3, r2
 8015bca:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8015bcc:	697b      	ldr	r3, [r7, #20]
 8015bce:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8015bd2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8015bd4:	687b      	ldr	r3, [r7, #4]
 8015bd6:	4a17      	ldr	r2, [pc, #92]	@ (8015c34 <TIM_OC2_SetConfig+0xe4>)
 8015bd8:	4293      	cmp	r3, r2
 8015bda:	d003      	beq.n	8015be4 <TIM_OC2_SetConfig+0x94>
 8015bdc:	687b      	ldr	r3, [r7, #4]
 8015bde:	4a16      	ldr	r2, [pc, #88]	@ (8015c38 <TIM_OC2_SetConfig+0xe8>)
 8015be0:	4293      	cmp	r3, r2
 8015be2:	d113      	bne.n	8015c0c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8015be4:	693b      	ldr	r3, [r7, #16]
 8015be6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8015bea:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8015bec:	693b      	ldr	r3, [r7, #16]
 8015bee:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8015bf2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8015bf4:	683b      	ldr	r3, [r7, #0]
 8015bf6:	695b      	ldr	r3, [r3, #20]
 8015bf8:	009b      	lsls	r3, r3, #2
 8015bfa:	693a      	ldr	r2, [r7, #16]
 8015bfc:	4313      	orrs	r3, r2
 8015bfe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8015c00:	683b      	ldr	r3, [r7, #0]
 8015c02:	699b      	ldr	r3, [r3, #24]
 8015c04:	009b      	lsls	r3, r3, #2
 8015c06:	693a      	ldr	r2, [r7, #16]
 8015c08:	4313      	orrs	r3, r2
 8015c0a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8015c0c:	687b      	ldr	r3, [r7, #4]
 8015c0e:	693a      	ldr	r2, [r7, #16]
 8015c10:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8015c12:	687b      	ldr	r3, [r7, #4]
 8015c14:	68fa      	ldr	r2, [r7, #12]
 8015c16:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8015c18:	683b      	ldr	r3, [r7, #0]
 8015c1a:	685a      	ldr	r2, [r3, #4]
 8015c1c:	687b      	ldr	r3, [r7, #4]
 8015c1e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8015c20:	687b      	ldr	r3, [r7, #4]
 8015c22:	697a      	ldr	r2, [r7, #20]
 8015c24:	621a      	str	r2, [r3, #32]
}
 8015c26:	bf00      	nop
 8015c28:	371c      	adds	r7, #28
 8015c2a:	46bd      	mov	sp, r7
 8015c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015c30:	4770      	bx	lr
 8015c32:	bf00      	nop
 8015c34:	40010000 	.word	0x40010000
 8015c38:	40010400 	.word	0x40010400

08015c3c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8015c3c:	b480      	push	{r7}
 8015c3e:	b087      	sub	sp, #28
 8015c40:	af00      	add	r7, sp, #0
 8015c42:	6078      	str	r0, [r7, #4]
 8015c44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8015c46:	687b      	ldr	r3, [r7, #4]
 8015c48:	6a1b      	ldr	r3, [r3, #32]
 8015c4a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8015c4c:	687b      	ldr	r3, [r7, #4]
 8015c4e:	6a1b      	ldr	r3, [r3, #32]
 8015c50:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8015c54:	687b      	ldr	r3, [r7, #4]
 8015c56:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8015c58:	687b      	ldr	r3, [r7, #4]
 8015c5a:	685b      	ldr	r3, [r3, #4]
 8015c5c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8015c5e:	687b      	ldr	r3, [r7, #4]
 8015c60:	69db      	ldr	r3, [r3, #28]
 8015c62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8015c64:	68fb      	ldr	r3, [r7, #12]
 8015c66:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8015c6a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8015c6c:	68fb      	ldr	r3, [r7, #12]
 8015c6e:	f023 0303 	bic.w	r3, r3, #3
 8015c72:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8015c74:	683b      	ldr	r3, [r7, #0]
 8015c76:	681b      	ldr	r3, [r3, #0]
 8015c78:	68fa      	ldr	r2, [r7, #12]
 8015c7a:	4313      	orrs	r3, r2
 8015c7c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8015c7e:	697b      	ldr	r3, [r7, #20]
 8015c80:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8015c84:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8015c86:	683b      	ldr	r3, [r7, #0]
 8015c88:	689b      	ldr	r3, [r3, #8]
 8015c8a:	021b      	lsls	r3, r3, #8
 8015c8c:	697a      	ldr	r2, [r7, #20]
 8015c8e:	4313      	orrs	r3, r2
 8015c90:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8015c92:	687b      	ldr	r3, [r7, #4]
 8015c94:	4a21      	ldr	r2, [pc, #132]	@ (8015d1c <TIM_OC3_SetConfig+0xe0>)
 8015c96:	4293      	cmp	r3, r2
 8015c98:	d003      	beq.n	8015ca2 <TIM_OC3_SetConfig+0x66>
 8015c9a:	687b      	ldr	r3, [r7, #4]
 8015c9c:	4a20      	ldr	r2, [pc, #128]	@ (8015d20 <TIM_OC3_SetConfig+0xe4>)
 8015c9e:	4293      	cmp	r3, r2
 8015ca0:	d10d      	bne.n	8015cbe <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8015ca2:	697b      	ldr	r3, [r7, #20]
 8015ca4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8015ca8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8015caa:	683b      	ldr	r3, [r7, #0]
 8015cac:	68db      	ldr	r3, [r3, #12]
 8015cae:	021b      	lsls	r3, r3, #8
 8015cb0:	697a      	ldr	r2, [r7, #20]
 8015cb2:	4313      	orrs	r3, r2
 8015cb4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8015cb6:	697b      	ldr	r3, [r7, #20]
 8015cb8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8015cbc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8015cbe:	687b      	ldr	r3, [r7, #4]
 8015cc0:	4a16      	ldr	r2, [pc, #88]	@ (8015d1c <TIM_OC3_SetConfig+0xe0>)
 8015cc2:	4293      	cmp	r3, r2
 8015cc4:	d003      	beq.n	8015cce <TIM_OC3_SetConfig+0x92>
 8015cc6:	687b      	ldr	r3, [r7, #4]
 8015cc8:	4a15      	ldr	r2, [pc, #84]	@ (8015d20 <TIM_OC3_SetConfig+0xe4>)
 8015cca:	4293      	cmp	r3, r2
 8015ccc:	d113      	bne.n	8015cf6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8015cce:	693b      	ldr	r3, [r7, #16]
 8015cd0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8015cd4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8015cd6:	693b      	ldr	r3, [r7, #16]
 8015cd8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8015cdc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8015cde:	683b      	ldr	r3, [r7, #0]
 8015ce0:	695b      	ldr	r3, [r3, #20]
 8015ce2:	011b      	lsls	r3, r3, #4
 8015ce4:	693a      	ldr	r2, [r7, #16]
 8015ce6:	4313      	orrs	r3, r2
 8015ce8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8015cea:	683b      	ldr	r3, [r7, #0]
 8015cec:	699b      	ldr	r3, [r3, #24]
 8015cee:	011b      	lsls	r3, r3, #4
 8015cf0:	693a      	ldr	r2, [r7, #16]
 8015cf2:	4313      	orrs	r3, r2
 8015cf4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8015cf6:	687b      	ldr	r3, [r7, #4]
 8015cf8:	693a      	ldr	r2, [r7, #16]
 8015cfa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8015cfc:	687b      	ldr	r3, [r7, #4]
 8015cfe:	68fa      	ldr	r2, [r7, #12]
 8015d00:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8015d02:	683b      	ldr	r3, [r7, #0]
 8015d04:	685a      	ldr	r2, [r3, #4]
 8015d06:	687b      	ldr	r3, [r7, #4]
 8015d08:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8015d0a:	687b      	ldr	r3, [r7, #4]
 8015d0c:	697a      	ldr	r2, [r7, #20]
 8015d0e:	621a      	str	r2, [r3, #32]
}
 8015d10:	bf00      	nop
 8015d12:	371c      	adds	r7, #28
 8015d14:	46bd      	mov	sp, r7
 8015d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015d1a:	4770      	bx	lr
 8015d1c:	40010000 	.word	0x40010000
 8015d20:	40010400 	.word	0x40010400

08015d24 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8015d24:	b480      	push	{r7}
 8015d26:	b087      	sub	sp, #28
 8015d28:	af00      	add	r7, sp, #0
 8015d2a:	6078      	str	r0, [r7, #4]
 8015d2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8015d2e:	687b      	ldr	r3, [r7, #4]
 8015d30:	6a1b      	ldr	r3, [r3, #32]
 8015d32:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8015d34:	687b      	ldr	r3, [r7, #4]
 8015d36:	6a1b      	ldr	r3, [r3, #32]
 8015d38:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8015d3c:	687b      	ldr	r3, [r7, #4]
 8015d3e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8015d40:	687b      	ldr	r3, [r7, #4]
 8015d42:	685b      	ldr	r3, [r3, #4]
 8015d44:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8015d46:	687b      	ldr	r3, [r7, #4]
 8015d48:	69db      	ldr	r3, [r3, #28]
 8015d4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8015d4c:	68fb      	ldr	r3, [r7, #12]
 8015d4e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8015d52:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8015d54:	68fb      	ldr	r3, [r7, #12]
 8015d56:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8015d5a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8015d5c:	683b      	ldr	r3, [r7, #0]
 8015d5e:	681b      	ldr	r3, [r3, #0]
 8015d60:	021b      	lsls	r3, r3, #8
 8015d62:	68fa      	ldr	r2, [r7, #12]
 8015d64:	4313      	orrs	r3, r2
 8015d66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8015d68:	693b      	ldr	r3, [r7, #16]
 8015d6a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8015d6e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8015d70:	683b      	ldr	r3, [r7, #0]
 8015d72:	689b      	ldr	r3, [r3, #8]
 8015d74:	031b      	lsls	r3, r3, #12
 8015d76:	693a      	ldr	r2, [r7, #16]
 8015d78:	4313      	orrs	r3, r2
 8015d7a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8015d7c:	687b      	ldr	r3, [r7, #4]
 8015d7e:	4a12      	ldr	r2, [pc, #72]	@ (8015dc8 <TIM_OC4_SetConfig+0xa4>)
 8015d80:	4293      	cmp	r3, r2
 8015d82:	d003      	beq.n	8015d8c <TIM_OC4_SetConfig+0x68>
 8015d84:	687b      	ldr	r3, [r7, #4]
 8015d86:	4a11      	ldr	r2, [pc, #68]	@ (8015dcc <TIM_OC4_SetConfig+0xa8>)
 8015d88:	4293      	cmp	r3, r2
 8015d8a:	d109      	bne.n	8015da0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8015d8c:	697b      	ldr	r3, [r7, #20]
 8015d8e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8015d92:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8015d94:	683b      	ldr	r3, [r7, #0]
 8015d96:	695b      	ldr	r3, [r3, #20]
 8015d98:	019b      	lsls	r3, r3, #6
 8015d9a:	697a      	ldr	r2, [r7, #20]
 8015d9c:	4313      	orrs	r3, r2
 8015d9e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8015da0:	687b      	ldr	r3, [r7, #4]
 8015da2:	697a      	ldr	r2, [r7, #20]
 8015da4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8015da6:	687b      	ldr	r3, [r7, #4]
 8015da8:	68fa      	ldr	r2, [r7, #12]
 8015daa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8015dac:	683b      	ldr	r3, [r7, #0]
 8015dae:	685a      	ldr	r2, [r3, #4]
 8015db0:	687b      	ldr	r3, [r7, #4]
 8015db2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8015db4:	687b      	ldr	r3, [r7, #4]
 8015db6:	693a      	ldr	r2, [r7, #16]
 8015db8:	621a      	str	r2, [r3, #32]
}
 8015dba:	bf00      	nop
 8015dbc:	371c      	adds	r7, #28
 8015dbe:	46bd      	mov	sp, r7
 8015dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015dc4:	4770      	bx	lr
 8015dc6:	bf00      	nop
 8015dc8:	40010000 	.word	0x40010000
 8015dcc:	40010400 	.word	0x40010400

08015dd0 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8015dd0:	b580      	push	{r7, lr}
 8015dd2:	b086      	sub	sp, #24
 8015dd4:	af00      	add	r7, sp, #0
 8015dd6:	6078      	str	r0, [r7, #4]
 8015dd8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8015dda:	2300      	movs	r3, #0
 8015ddc:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8015dde:	687b      	ldr	r3, [r7, #4]
 8015de0:	681b      	ldr	r3, [r3, #0]
 8015de2:	689b      	ldr	r3, [r3, #8]
 8015de4:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8015de6:	693b      	ldr	r3, [r7, #16]
 8015de8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8015dec:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8015dee:	683b      	ldr	r3, [r7, #0]
 8015df0:	685b      	ldr	r3, [r3, #4]
 8015df2:	693a      	ldr	r2, [r7, #16]
 8015df4:	4313      	orrs	r3, r2
 8015df6:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8015df8:	693b      	ldr	r3, [r7, #16]
 8015dfa:	f023 0307 	bic.w	r3, r3, #7
 8015dfe:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8015e00:	683b      	ldr	r3, [r7, #0]
 8015e02:	681b      	ldr	r3, [r3, #0]
 8015e04:	693a      	ldr	r2, [r7, #16]
 8015e06:	4313      	orrs	r3, r2
 8015e08:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8015e0a:	687b      	ldr	r3, [r7, #4]
 8015e0c:	681b      	ldr	r3, [r3, #0]
 8015e0e:	693a      	ldr	r2, [r7, #16]
 8015e10:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8015e12:	683b      	ldr	r3, [r7, #0]
 8015e14:	685b      	ldr	r3, [r3, #4]
 8015e16:	2b70      	cmp	r3, #112	@ 0x70
 8015e18:	d01a      	beq.n	8015e50 <TIM_SlaveTimer_SetConfig+0x80>
 8015e1a:	2b70      	cmp	r3, #112	@ 0x70
 8015e1c:	d860      	bhi.n	8015ee0 <TIM_SlaveTimer_SetConfig+0x110>
 8015e1e:	2b60      	cmp	r3, #96	@ 0x60
 8015e20:	d054      	beq.n	8015ecc <TIM_SlaveTimer_SetConfig+0xfc>
 8015e22:	2b60      	cmp	r3, #96	@ 0x60
 8015e24:	d85c      	bhi.n	8015ee0 <TIM_SlaveTimer_SetConfig+0x110>
 8015e26:	2b50      	cmp	r3, #80	@ 0x50
 8015e28:	d046      	beq.n	8015eb8 <TIM_SlaveTimer_SetConfig+0xe8>
 8015e2a:	2b50      	cmp	r3, #80	@ 0x50
 8015e2c:	d858      	bhi.n	8015ee0 <TIM_SlaveTimer_SetConfig+0x110>
 8015e2e:	2b40      	cmp	r3, #64	@ 0x40
 8015e30:	d019      	beq.n	8015e66 <TIM_SlaveTimer_SetConfig+0x96>
 8015e32:	2b40      	cmp	r3, #64	@ 0x40
 8015e34:	d854      	bhi.n	8015ee0 <TIM_SlaveTimer_SetConfig+0x110>
 8015e36:	2b30      	cmp	r3, #48	@ 0x30
 8015e38:	d055      	beq.n	8015ee6 <TIM_SlaveTimer_SetConfig+0x116>
 8015e3a:	2b30      	cmp	r3, #48	@ 0x30
 8015e3c:	d850      	bhi.n	8015ee0 <TIM_SlaveTimer_SetConfig+0x110>
 8015e3e:	2b20      	cmp	r3, #32
 8015e40:	d051      	beq.n	8015ee6 <TIM_SlaveTimer_SetConfig+0x116>
 8015e42:	2b20      	cmp	r3, #32
 8015e44:	d84c      	bhi.n	8015ee0 <TIM_SlaveTimer_SetConfig+0x110>
 8015e46:	2b00      	cmp	r3, #0
 8015e48:	d04d      	beq.n	8015ee6 <TIM_SlaveTimer_SetConfig+0x116>
 8015e4a:	2b10      	cmp	r3, #16
 8015e4c:	d04b      	beq.n	8015ee6 <TIM_SlaveTimer_SetConfig+0x116>
 8015e4e:	e047      	b.n	8015ee0 <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8015e50:	687b      	ldr	r3, [r7, #4]
 8015e52:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 8015e54:	683b      	ldr	r3, [r7, #0]
 8015e56:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 8015e58:	683b      	ldr	r3, [r7, #0]
 8015e5a:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 8015e5c:	683b      	ldr	r3, [r7, #0]
 8015e5e:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 8015e60:	f000 f9ec 	bl	801623c <TIM_ETR_SetConfig>
      break;
 8015e64:	e040      	b.n	8015ee8 <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8015e66:	683b      	ldr	r3, [r7, #0]
 8015e68:	681b      	ldr	r3, [r3, #0]
 8015e6a:	2b05      	cmp	r3, #5
 8015e6c:	d101      	bne.n	8015e72 <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 8015e6e:	2301      	movs	r3, #1
 8015e70:	e03b      	b.n	8015eea <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8015e72:	687b      	ldr	r3, [r7, #4]
 8015e74:	681b      	ldr	r3, [r3, #0]
 8015e76:	6a1b      	ldr	r3, [r3, #32]
 8015e78:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8015e7a:	687b      	ldr	r3, [r7, #4]
 8015e7c:	681b      	ldr	r3, [r3, #0]
 8015e7e:	6a1a      	ldr	r2, [r3, #32]
 8015e80:	687b      	ldr	r3, [r7, #4]
 8015e82:	681b      	ldr	r3, [r3, #0]
 8015e84:	f022 0201 	bic.w	r2, r2, #1
 8015e88:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8015e8a:	687b      	ldr	r3, [r7, #4]
 8015e8c:	681b      	ldr	r3, [r3, #0]
 8015e8e:	699b      	ldr	r3, [r3, #24]
 8015e90:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8015e92:	68bb      	ldr	r3, [r7, #8]
 8015e94:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8015e98:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8015e9a:	683b      	ldr	r3, [r7, #0]
 8015e9c:	691b      	ldr	r3, [r3, #16]
 8015e9e:	011b      	lsls	r3, r3, #4
 8015ea0:	68ba      	ldr	r2, [r7, #8]
 8015ea2:	4313      	orrs	r3, r2
 8015ea4:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8015ea6:	687b      	ldr	r3, [r7, #4]
 8015ea8:	681b      	ldr	r3, [r3, #0]
 8015eaa:	68ba      	ldr	r2, [r7, #8]
 8015eac:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8015eae:	687b      	ldr	r3, [r7, #4]
 8015eb0:	681b      	ldr	r3, [r3, #0]
 8015eb2:	68fa      	ldr	r2, [r7, #12]
 8015eb4:	621a      	str	r2, [r3, #32]
      break;
 8015eb6:	e017      	b.n	8015ee8 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8015eb8:	687b      	ldr	r3, [r7, #4]
 8015eba:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8015ebc:	683b      	ldr	r3, [r7, #0]
 8015ebe:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8015ec0:	683b      	ldr	r3, [r7, #0]
 8015ec2:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8015ec4:	461a      	mov	r2, r3
 8015ec6:	f000 f889 	bl	8015fdc <TIM_TI1_ConfigInputStage>
      break;
 8015eca:	e00d      	b.n	8015ee8 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8015ecc:	687b      	ldr	r3, [r7, #4]
 8015ece:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8015ed0:	683b      	ldr	r3, [r7, #0]
 8015ed2:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8015ed4:	683b      	ldr	r3, [r7, #0]
 8015ed6:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8015ed8:	461a      	mov	r2, r3
 8015eda:	f000 f8eb 	bl	80160b4 <TIM_TI2_ConfigInputStage>
      break;
 8015ede:	e003      	b.n	8015ee8 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8015ee0:	2301      	movs	r3, #1
 8015ee2:	75fb      	strb	r3, [r7, #23]
      break;
 8015ee4:	e000      	b.n	8015ee8 <TIM_SlaveTimer_SetConfig+0x118>
      break;
 8015ee6:	bf00      	nop
  }

  return status;
 8015ee8:	7dfb      	ldrb	r3, [r7, #23]
}
 8015eea:	4618      	mov	r0, r3
 8015eec:	3718      	adds	r7, #24
 8015eee:	46bd      	mov	sp, r7
 8015ef0:	bd80      	pop	{r7, pc}
	...

08015ef4 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8015ef4:	b480      	push	{r7}
 8015ef6:	b087      	sub	sp, #28
 8015ef8:	af00      	add	r7, sp, #0
 8015efa:	60f8      	str	r0, [r7, #12]
 8015efc:	60b9      	str	r1, [r7, #8]
 8015efe:	607a      	str	r2, [r7, #4]
 8015f00:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8015f02:	68fb      	ldr	r3, [r7, #12]
 8015f04:	6a1b      	ldr	r3, [r3, #32]
 8015f06:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8015f08:	68fb      	ldr	r3, [r7, #12]
 8015f0a:	6a1b      	ldr	r3, [r3, #32]
 8015f0c:	f023 0201 	bic.w	r2, r3, #1
 8015f10:	68fb      	ldr	r3, [r7, #12]
 8015f12:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8015f14:	68fb      	ldr	r3, [r7, #12]
 8015f16:	699b      	ldr	r3, [r3, #24]
 8015f18:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8015f1a:	68fb      	ldr	r3, [r7, #12]
 8015f1c:	4a28      	ldr	r2, [pc, #160]	@ (8015fc0 <TIM_TI1_SetConfig+0xcc>)
 8015f1e:	4293      	cmp	r3, r2
 8015f20:	d01b      	beq.n	8015f5a <TIM_TI1_SetConfig+0x66>
 8015f22:	68fb      	ldr	r3, [r7, #12]
 8015f24:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8015f28:	d017      	beq.n	8015f5a <TIM_TI1_SetConfig+0x66>
 8015f2a:	68fb      	ldr	r3, [r7, #12]
 8015f2c:	4a25      	ldr	r2, [pc, #148]	@ (8015fc4 <TIM_TI1_SetConfig+0xd0>)
 8015f2e:	4293      	cmp	r3, r2
 8015f30:	d013      	beq.n	8015f5a <TIM_TI1_SetConfig+0x66>
 8015f32:	68fb      	ldr	r3, [r7, #12]
 8015f34:	4a24      	ldr	r2, [pc, #144]	@ (8015fc8 <TIM_TI1_SetConfig+0xd4>)
 8015f36:	4293      	cmp	r3, r2
 8015f38:	d00f      	beq.n	8015f5a <TIM_TI1_SetConfig+0x66>
 8015f3a:	68fb      	ldr	r3, [r7, #12]
 8015f3c:	4a23      	ldr	r2, [pc, #140]	@ (8015fcc <TIM_TI1_SetConfig+0xd8>)
 8015f3e:	4293      	cmp	r3, r2
 8015f40:	d00b      	beq.n	8015f5a <TIM_TI1_SetConfig+0x66>
 8015f42:	68fb      	ldr	r3, [r7, #12]
 8015f44:	4a22      	ldr	r2, [pc, #136]	@ (8015fd0 <TIM_TI1_SetConfig+0xdc>)
 8015f46:	4293      	cmp	r3, r2
 8015f48:	d007      	beq.n	8015f5a <TIM_TI1_SetConfig+0x66>
 8015f4a:	68fb      	ldr	r3, [r7, #12]
 8015f4c:	4a21      	ldr	r2, [pc, #132]	@ (8015fd4 <TIM_TI1_SetConfig+0xe0>)
 8015f4e:	4293      	cmp	r3, r2
 8015f50:	d003      	beq.n	8015f5a <TIM_TI1_SetConfig+0x66>
 8015f52:	68fb      	ldr	r3, [r7, #12]
 8015f54:	4a20      	ldr	r2, [pc, #128]	@ (8015fd8 <TIM_TI1_SetConfig+0xe4>)
 8015f56:	4293      	cmp	r3, r2
 8015f58:	d101      	bne.n	8015f5e <TIM_TI1_SetConfig+0x6a>
 8015f5a:	2301      	movs	r3, #1
 8015f5c:	e000      	b.n	8015f60 <TIM_TI1_SetConfig+0x6c>
 8015f5e:	2300      	movs	r3, #0
 8015f60:	2b00      	cmp	r3, #0
 8015f62:	d008      	beq.n	8015f76 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8015f64:	697b      	ldr	r3, [r7, #20]
 8015f66:	f023 0303 	bic.w	r3, r3, #3
 8015f6a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8015f6c:	697a      	ldr	r2, [r7, #20]
 8015f6e:	687b      	ldr	r3, [r7, #4]
 8015f70:	4313      	orrs	r3, r2
 8015f72:	617b      	str	r3, [r7, #20]
 8015f74:	e003      	b.n	8015f7e <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8015f76:	697b      	ldr	r3, [r7, #20]
 8015f78:	f043 0301 	orr.w	r3, r3, #1
 8015f7c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8015f7e:	697b      	ldr	r3, [r7, #20]
 8015f80:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8015f84:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8015f86:	683b      	ldr	r3, [r7, #0]
 8015f88:	011b      	lsls	r3, r3, #4
 8015f8a:	b2db      	uxtb	r3, r3
 8015f8c:	697a      	ldr	r2, [r7, #20]
 8015f8e:	4313      	orrs	r3, r2
 8015f90:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8015f92:	693b      	ldr	r3, [r7, #16]
 8015f94:	f023 030a 	bic.w	r3, r3, #10
 8015f98:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8015f9a:	68bb      	ldr	r3, [r7, #8]
 8015f9c:	f003 030a 	and.w	r3, r3, #10
 8015fa0:	693a      	ldr	r2, [r7, #16]
 8015fa2:	4313      	orrs	r3, r2
 8015fa4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8015fa6:	68fb      	ldr	r3, [r7, #12]
 8015fa8:	697a      	ldr	r2, [r7, #20]
 8015faa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8015fac:	68fb      	ldr	r3, [r7, #12]
 8015fae:	693a      	ldr	r2, [r7, #16]
 8015fb0:	621a      	str	r2, [r3, #32]
}
 8015fb2:	bf00      	nop
 8015fb4:	371c      	adds	r7, #28
 8015fb6:	46bd      	mov	sp, r7
 8015fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015fbc:	4770      	bx	lr
 8015fbe:	bf00      	nop
 8015fc0:	40010000 	.word	0x40010000
 8015fc4:	40000400 	.word	0x40000400
 8015fc8:	40000800 	.word	0x40000800
 8015fcc:	40000c00 	.word	0x40000c00
 8015fd0:	40010400 	.word	0x40010400
 8015fd4:	40014000 	.word	0x40014000
 8015fd8:	40001800 	.word	0x40001800

08015fdc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8015fdc:	b480      	push	{r7}
 8015fde:	b087      	sub	sp, #28
 8015fe0:	af00      	add	r7, sp, #0
 8015fe2:	60f8      	str	r0, [r7, #12]
 8015fe4:	60b9      	str	r1, [r7, #8]
 8015fe6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8015fe8:	68fb      	ldr	r3, [r7, #12]
 8015fea:	6a1b      	ldr	r3, [r3, #32]
 8015fec:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8015fee:	68fb      	ldr	r3, [r7, #12]
 8015ff0:	6a1b      	ldr	r3, [r3, #32]
 8015ff2:	f023 0201 	bic.w	r2, r3, #1
 8015ff6:	68fb      	ldr	r3, [r7, #12]
 8015ff8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8015ffa:	68fb      	ldr	r3, [r7, #12]
 8015ffc:	699b      	ldr	r3, [r3, #24]
 8015ffe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8016000:	693b      	ldr	r3, [r7, #16]
 8016002:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8016006:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8016008:	687b      	ldr	r3, [r7, #4]
 801600a:	011b      	lsls	r3, r3, #4
 801600c:	693a      	ldr	r2, [r7, #16]
 801600e:	4313      	orrs	r3, r2
 8016010:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8016012:	697b      	ldr	r3, [r7, #20]
 8016014:	f023 030a 	bic.w	r3, r3, #10
 8016018:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 801601a:	697a      	ldr	r2, [r7, #20]
 801601c:	68bb      	ldr	r3, [r7, #8]
 801601e:	4313      	orrs	r3, r2
 8016020:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8016022:	68fb      	ldr	r3, [r7, #12]
 8016024:	693a      	ldr	r2, [r7, #16]
 8016026:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8016028:	68fb      	ldr	r3, [r7, #12]
 801602a:	697a      	ldr	r2, [r7, #20]
 801602c:	621a      	str	r2, [r3, #32]
}
 801602e:	bf00      	nop
 8016030:	371c      	adds	r7, #28
 8016032:	46bd      	mov	sp, r7
 8016034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016038:	4770      	bx	lr

0801603a <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 801603a:	b480      	push	{r7}
 801603c:	b087      	sub	sp, #28
 801603e:	af00      	add	r7, sp, #0
 8016040:	60f8      	str	r0, [r7, #12]
 8016042:	60b9      	str	r1, [r7, #8]
 8016044:	607a      	str	r2, [r7, #4]
 8016046:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8016048:	68fb      	ldr	r3, [r7, #12]
 801604a:	6a1b      	ldr	r3, [r3, #32]
 801604c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 801604e:	68fb      	ldr	r3, [r7, #12]
 8016050:	6a1b      	ldr	r3, [r3, #32]
 8016052:	f023 0210 	bic.w	r2, r3, #16
 8016056:	68fb      	ldr	r3, [r7, #12]
 8016058:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 801605a:	68fb      	ldr	r3, [r7, #12]
 801605c:	699b      	ldr	r3, [r3, #24]
 801605e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8016060:	693b      	ldr	r3, [r7, #16]
 8016062:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8016066:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8016068:	687b      	ldr	r3, [r7, #4]
 801606a:	021b      	lsls	r3, r3, #8
 801606c:	693a      	ldr	r2, [r7, #16]
 801606e:	4313      	orrs	r3, r2
 8016070:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8016072:	693b      	ldr	r3, [r7, #16]
 8016074:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8016078:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 801607a:	683b      	ldr	r3, [r7, #0]
 801607c:	031b      	lsls	r3, r3, #12
 801607e:	b29b      	uxth	r3, r3
 8016080:	693a      	ldr	r2, [r7, #16]
 8016082:	4313      	orrs	r3, r2
 8016084:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8016086:	697b      	ldr	r3, [r7, #20]
 8016088:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 801608c:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 801608e:	68bb      	ldr	r3, [r7, #8]
 8016090:	011b      	lsls	r3, r3, #4
 8016092:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8016096:	697a      	ldr	r2, [r7, #20]
 8016098:	4313      	orrs	r3, r2
 801609a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 801609c:	68fb      	ldr	r3, [r7, #12]
 801609e:	693a      	ldr	r2, [r7, #16]
 80160a0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80160a2:	68fb      	ldr	r3, [r7, #12]
 80160a4:	697a      	ldr	r2, [r7, #20]
 80160a6:	621a      	str	r2, [r3, #32]
}
 80160a8:	bf00      	nop
 80160aa:	371c      	adds	r7, #28
 80160ac:	46bd      	mov	sp, r7
 80160ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80160b2:	4770      	bx	lr

080160b4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80160b4:	b480      	push	{r7}
 80160b6:	b087      	sub	sp, #28
 80160b8:	af00      	add	r7, sp, #0
 80160ba:	60f8      	str	r0, [r7, #12]
 80160bc:	60b9      	str	r1, [r7, #8]
 80160be:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80160c0:	68fb      	ldr	r3, [r7, #12]
 80160c2:	6a1b      	ldr	r3, [r3, #32]
 80160c4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80160c6:	68fb      	ldr	r3, [r7, #12]
 80160c8:	6a1b      	ldr	r3, [r3, #32]
 80160ca:	f023 0210 	bic.w	r2, r3, #16
 80160ce:	68fb      	ldr	r3, [r7, #12]
 80160d0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80160d2:	68fb      	ldr	r3, [r7, #12]
 80160d4:	699b      	ldr	r3, [r3, #24]
 80160d6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80160d8:	693b      	ldr	r3, [r7, #16]
 80160da:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80160de:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80160e0:	687b      	ldr	r3, [r7, #4]
 80160e2:	031b      	lsls	r3, r3, #12
 80160e4:	693a      	ldr	r2, [r7, #16]
 80160e6:	4313      	orrs	r3, r2
 80160e8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80160ea:	697b      	ldr	r3, [r7, #20]
 80160ec:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80160f0:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80160f2:	68bb      	ldr	r3, [r7, #8]
 80160f4:	011b      	lsls	r3, r3, #4
 80160f6:	697a      	ldr	r2, [r7, #20]
 80160f8:	4313      	orrs	r3, r2
 80160fa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80160fc:	68fb      	ldr	r3, [r7, #12]
 80160fe:	693a      	ldr	r2, [r7, #16]
 8016100:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8016102:	68fb      	ldr	r3, [r7, #12]
 8016104:	697a      	ldr	r2, [r7, #20]
 8016106:	621a      	str	r2, [r3, #32]
}
 8016108:	bf00      	nop
 801610a:	371c      	adds	r7, #28
 801610c:	46bd      	mov	sp, r7
 801610e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016112:	4770      	bx	lr

08016114 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8016114:	b480      	push	{r7}
 8016116:	b087      	sub	sp, #28
 8016118:	af00      	add	r7, sp, #0
 801611a:	60f8      	str	r0, [r7, #12]
 801611c:	60b9      	str	r1, [r7, #8]
 801611e:	607a      	str	r2, [r7, #4]
 8016120:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8016122:	68fb      	ldr	r3, [r7, #12]
 8016124:	6a1b      	ldr	r3, [r3, #32]
 8016126:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8016128:	68fb      	ldr	r3, [r7, #12]
 801612a:	6a1b      	ldr	r3, [r3, #32]
 801612c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8016130:	68fb      	ldr	r3, [r7, #12]
 8016132:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8016134:	68fb      	ldr	r3, [r7, #12]
 8016136:	69db      	ldr	r3, [r3, #28]
 8016138:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 801613a:	693b      	ldr	r3, [r7, #16]
 801613c:	f023 0303 	bic.w	r3, r3, #3
 8016140:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8016142:	693a      	ldr	r2, [r7, #16]
 8016144:	687b      	ldr	r3, [r7, #4]
 8016146:	4313      	orrs	r3, r2
 8016148:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 801614a:	693b      	ldr	r3, [r7, #16]
 801614c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8016150:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8016152:	683b      	ldr	r3, [r7, #0]
 8016154:	011b      	lsls	r3, r3, #4
 8016156:	b2db      	uxtb	r3, r3
 8016158:	693a      	ldr	r2, [r7, #16]
 801615a:	4313      	orrs	r3, r2
 801615c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 801615e:	697b      	ldr	r3, [r7, #20]
 8016160:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8016164:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8016166:	68bb      	ldr	r3, [r7, #8]
 8016168:	021b      	lsls	r3, r3, #8
 801616a:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 801616e:	697a      	ldr	r2, [r7, #20]
 8016170:	4313      	orrs	r3, r2
 8016172:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8016174:	68fb      	ldr	r3, [r7, #12]
 8016176:	693a      	ldr	r2, [r7, #16]
 8016178:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 801617a:	68fb      	ldr	r3, [r7, #12]
 801617c:	697a      	ldr	r2, [r7, #20]
 801617e:	621a      	str	r2, [r3, #32]
}
 8016180:	bf00      	nop
 8016182:	371c      	adds	r7, #28
 8016184:	46bd      	mov	sp, r7
 8016186:	f85d 7b04 	ldr.w	r7, [sp], #4
 801618a:	4770      	bx	lr

0801618c <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 801618c:	b480      	push	{r7}
 801618e:	b087      	sub	sp, #28
 8016190:	af00      	add	r7, sp, #0
 8016192:	60f8      	str	r0, [r7, #12]
 8016194:	60b9      	str	r1, [r7, #8]
 8016196:	607a      	str	r2, [r7, #4]
 8016198:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 801619a:	68fb      	ldr	r3, [r7, #12]
 801619c:	6a1b      	ldr	r3, [r3, #32]
 801619e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80161a0:	68fb      	ldr	r3, [r7, #12]
 80161a2:	6a1b      	ldr	r3, [r3, #32]
 80161a4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80161a8:	68fb      	ldr	r3, [r7, #12]
 80161aa:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80161ac:	68fb      	ldr	r3, [r7, #12]
 80161ae:	69db      	ldr	r3, [r3, #28]
 80161b0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80161b2:	693b      	ldr	r3, [r7, #16]
 80161b4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80161b8:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80161ba:	687b      	ldr	r3, [r7, #4]
 80161bc:	021b      	lsls	r3, r3, #8
 80161be:	693a      	ldr	r2, [r7, #16]
 80161c0:	4313      	orrs	r3, r2
 80161c2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80161c4:	693b      	ldr	r3, [r7, #16]
 80161c6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80161ca:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80161cc:	683b      	ldr	r3, [r7, #0]
 80161ce:	031b      	lsls	r3, r3, #12
 80161d0:	b29b      	uxth	r3, r3
 80161d2:	693a      	ldr	r2, [r7, #16]
 80161d4:	4313      	orrs	r3, r2
 80161d6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80161d8:	697b      	ldr	r3, [r7, #20]
 80161da:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 80161de:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80161e0:	68bb      	ldr	r3, [r7, #8]
 80161e2:	031b      	lsls	r3, r3, #12
 80161e4:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 80161e8:	697a      	ldr	r2, [r7, #20]
 80161ea:	4313      	orrs	r3, r2
 80161ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80161ee:	68fb      	ldr	r3, [r7, #12]
 80161f0:	693a      	ldr	r2, [r7, #16]
 80161f2:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80161f4:	68fb      	ldr	r3, [r7, #12]
 80161f6:	697a      	ldr	r2, [r7, #20]
 80161f8:	621a      	str	r2, [r3, #32]
}
 80161fa:	bf00      	nop
 80161fc:	371c      	adds	r7, #28
 80161fe:	46bd      	mov	sp, r7
 8016200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016204:	4770      	bx	lr

08016206 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8016206:	b480      	push	{r7}
 8016208:	b085      	sub	sp, #20
 801620a:	af00      	add	r7, sp, #0
 801620c:	6078      	str	r0, [r7, #4]
 801620e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8016210:	687b      	ldr	r3, [r7, #4]
 8016212:	689b      	ldr	r3, [r3, #8]
 8016214:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8016216:	68fb      	ldr	r3, [r7, #12]
 8016218:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801621c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 801621e:	683a      	ldr	r2, [r7, #0]
 8016220:	68fb      	ldr	r3, [r7, #12]
 8016222:	4313      	orrs	r3, r2
 8016224:	f043 0307 	orr.w	r3, r3, #7
 8016228:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 801622a:	687b      	ldr	r3, [r7, #4]
 801622c:	68fa      	ldr	r2, [r7, #12]
 801622e:	609a      	str	r2, [r3, #8]
}
 8016230:	bf00      	nop
 8016232:	3714      	adds	r7, #20
 8016234:	46bd      	mov	sp, r7
 8016236:	f85d 7b04 	ldr.w	r7, [sp], #4
 801623a:	4770      	bx	lr

0801623c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 801623c:	b480      	push	{r7}
 801623e:	b087      	sub	sp, #28
 8016240:	af00      	add	r7, sp, #0
 8016242:	60f8      	str	r0, [r7, #12]
 8016244:	60b9      	str	r1, [r7, #8]
 8016246:	607a      	str	r2, [r7, #4]
 8016248:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 801624a:	68fb      	ldr	r3, [r7, #12]
 801624c:	689b      	ldr	r3, [r3, #8]
 801624e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8016250:	697b      	ldr	r3, [r7, #20]
 8016252:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8016256:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8016258:	683b      	ldr	r3, [r7, #0]
 801625a:	021a      	lsls	r2, r3, #8
 801625c:	687b      	ldr	r3, [r7, #4]
 801625e:	431a      	orrs	r2, r3
 8016260:	68bb      	ldr	r3, [r7, #8]
 8016262:	4313      	orrs	r3, r2
 8016264:	697a      	ldr	r2, [r7, #20]
 8016266:	4313      	orrs	r3, r2
 8016268:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 801626a:	68fb      	ldr	r3, [r7, #12]
 801626c:	697a      	ldr	r2, [r7, #20]
 801626e:	609a      	str	r2, [r3, #8]
}
 8016270:	bf00      	nop
 8016272:	371c      	adds	r7, #28
 8016274:	46bd      	mov	sp, r7
 8016276:	f85d 7b04 	ldr.w	r7, [sp], #4
 801627a:	4770      	bx	lr

0801627c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 801627c:	b480      	push	{r7}
 801627e:	b087      	sub	sp, #28
 8016280:	af00      	add	r7, sp, #0
 8016282:	60f8      	str	r0, [r7, #12]
 8016284:	60b9      	str	r1, [r7, #8]
 8016286:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8016288:	68bb      	ldr	r3, [r7, #8]
 801628a:	f003 031f 	and.w	r3, r3, #31
 801628e:	2201      	movs	r2, #1
 8016290:	fa02 f303 	lsl.w	r3, r2, r3
 8016294:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8016296:	68fb      	ldr	r3, [r7, #12]
 8016298:	6a1a      	ldr	r2, [r3, #32]
 801629a:	697b      	ldr	r3, [r7, #20]
 801629c:	43db      	mvns	r3, r3
 801629e:	401a      	ands	r2, r3
 80162a0:	68fb      	ldr	r3, [r7, #12]
 80162a2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80162a4:	68fb      	ldr	r3, [r7, #12]
 80162a6:	6a1a      	ldr	r2, [r3, #32]
 80162a8:	68bb      	ldr	r3, [r7, #8]
 80162aa:	f003 031f 	and.w	r3, r3, #31
 80162ae:	6879      	ldr	r1, [r7, #4]
 80162b0:	fa01 f303 	lsl.w	r3, r1, r3
 80162b4:	431a      	orrs	r2, r3
 80162b6:	68fb      	ldr	r3, [r7, #12]
 80162b8:	621a      	str	r2, [r3, #32]
}
 80162ba:	bf00      	nop
 80162bc:	371c      	adds	r7, #28
 80162be:	46bd      	mov	sp, r7
 80162c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80162c4:	4770      	bx	lr

080162c6 <HAL_TIMEx_HallSensor_Init>:
  * @param  htim TIM Hall Sensor Interface handle
  * @param  sConfig TIM Hall Sensor configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_HallSensor_Init(TIM_HandleTypeDef *htim, const TIM_HallSensor_InitTypeDef *sConfig)
{
 80162c6:	b580      	push	{r7, lr}
 80162c8:	b08a      	sub	sp, #40	@ 0x28
 80162ca:	af00      	add	r7, sp, #0
 80162cc:	6078      	str	r0, [r7, #4]
 80162ce:	6039      	str	r1, [r7, #0]
  TIM_OC_InitTypeDef OC_Config;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80162d0:	687b      	ldr	r3, [r7, #4]
 80162d2:	2b00      	cmp	r3, #0
 80162d4:	d101      	bne.n	80162da <HAL_TIMEx_HallSensor_Init+0x14>
  {
    return HAL_ERROR;
 80162d6:	2301      	movs	r3, #1
 80162d8:	e09a      	b.n	8016410 <HAL_TIMEx_HallSensor_Init+0x14a>
  assert_param(IS_TIM_IC_POLARITY(sConfig->IC1Polarity));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80162da:	687b      	ldr	r3, [r7, #4]
 80162dc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80162e0:	b2db      	uxtb	r3, r3
 80162e2:	2b00      	cmp	r3, #0
 80162e4:	d106      	bne.n	80162f4 <HAL_TIMEx_HallSensor_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80162e6:	687b      	ldr	r3, [r7, #4]
 80162e8:	2200      	movs	r2, #0
 80162ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->HallSensor_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIMEx_HallSensor_MspInit(htim);
 80162ee:	6878      	ldr	r0, [r7, #4]
 80162f0:	f000 f8d6 	bl	80164a0 <HAL_TIMEx_HallSensor_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80162f4:	687b      	ldr	r3, [r7, #4]
 80162f6:	2202      	movs	r2, #2
 80162f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80162fc:	687b      	ldr	r3, [r7, #4]
 80162fe:	681a      	ldr	r2, [r3, #0]
 8016300:	687b      	ldr	r3, [r7, #4]
 8016302:	3304      	adds	r3, #4
 8016304:	4619      	mov	r1, r3
 8016306:	4610      	mov	r0, r2
 8016308:	f7ff fb0c 	bl	8015924 <TIM_Base_SetConfig>

  /* Configure the Channel 1 as Input Channel to interface with the three Outputs of the  Hall sensor */
  TIM_TI1_SetConfig(htim->Instance, sConfig->IC1Polarity, TIM_ICSELECTION_TRC, sConfig->IC1Filter);
 801630c:	687b      	ldr	r3, [r7, #4]
 801630e:	6818      	ldr	r0, [r3, #0]
 8016310:	683b      	ldr	r3, [r7, #0]
 8016312:	6819      	ldr	r1, [r3, #0]
 8016314:	683b      	ldr	r3, [r7, #0]
 8016316:	689b      	ldr	r3, [r3, #8]
 8016318:	2203      	movs	r2, #3
 801631a:	f7ff fdeb 	bl	8015ef4 <TIM_TI1_SetConfig>

  /* Reset the IC1PSC Bits */
  htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 801631e:	687b      	ldr	r3, [r7, #4]
 8016320:	681b      	ldr	r3, [r3, #0]
 8016322:	699a      	ldr	r2, [r3, #24]
 8016324:	687b      	ldr	r3, [r7, #4]
 8016326:	681b      	ldr	r3, [r3, #0]
 8016328:	f022 020c 	bic.w	r2, r2, #12
 801632c:	619a      	str	r2, [r3, #24]
  /* Set the IC1PSC value */
  htim->Instance->CCMR1 |= sConfig->IC1Prescaler;
 801632e:	687b      	ldr	r3, [r7, #4]
 8016330:	681b      	ldr	r3, [r3, #0]
 8016332:	6999      	ldr	r1, [r3, #24]
 8016334:	683b      	ldr	r3, [r7, #0]
 8016336:	685a      	ldr	r2, [r3, #4]
 8016338:	687b      	ldr	r3, [r7, #4]
 801633a:	681b      	ldr	r3, [r3, #0]
 801633c:	430a      	orrs	r2, r1
 801633e:	619a      	str	r2, [r3, #24]

  /* Enable the Hall sensor interface (XOR function of the three inputs) */
  htim->Instance->CR2 |= TIM_CR2_TI1S;
 8016340:	687b      	ldr	r3, [r7, #4]
 8016342:	681b      	ldr	r3, [r3, #0]
 8016344:	685a      	ldr	r2, [r3, #4]
 8016346:	687b      	ldr	r3, [r7, #4]
 8016348:	681b      	ldr	r3, [r3, #0]
 801634a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 801634e:	605a      	str	r2, [r3, #4]

  /* Select the TIM_TS_TI1F_ED signal as Input trigger for the TIM */
  htim->Instance->SMCR &= ~TIM_SMCR_TS;
 8016350:	687b      	ldr	r3, [r7, #4]
 8016352:	681b      	ldr	r3, [r3, #0]
 8016354:	689a      	ldr	r2, [r3, #8]
 8016356:	687b      	ldr	r3, [r7, #4]
 8016358:	681b      	ldr	r3, [r3, #0]
 801635a:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 801635e:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= TIM_TS_TI1F_ED;
 8016360:	687b      	ldr	r3, [r7, #4]
 8016362:	681b      	ldr	r3, [r3, #0]
 8016364:	689a      	ldr	r2, [r3, #8]
 8016366:	687b      	ldr	r3, [r7, #4]
 8016368:	681b      	ldr	r3, [r3, #0]
 801636a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 801636e:	609a      	str	r2, [r3, #8]

  /* Use the TIM_TS_TI1F_ED signal to reset the TIM counter each edge detection */
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8016370:	687b      	ldr	r3, [r7, #4]
 8016372:	681b      	ldr	r3, [r3, #0]
 8016374:	689a      	ldr	r2, [r3, #8]
 8016376:	687b      	ldr	r3, [r7, #4]
 8016378:	681b      	ldr	r3, [r3, #0]
 801637a:	f022 0207 	bic.w	r2, r2, #7
 801637e:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= TIM_SLAVEMODE_RESET;
 8016380:	687b      	ldr	r3, [r7, #4]
 8016382:	681b      	ldr	r3, [r3, #0]
 8016384:	689a      	ldr	r2, [r3, #8]
 8016386:	687b      	ldr	r3, [r7, #4]
 8016388:	681b      	ldr	r3, [r3, #0]
 801638a:	f042 0204 	orr.w	r2, r2, #4
 801638e:	609a      	str	r2, [r3, #8]

  /* Program channel 2 in PWM 2 mode with the desired Commutation_Delay*/
  OC_Config.OCFastMode = TIM_OCFAST_DISABLE;
 8016390:	2300      	movs	r3, #0
 8016392:	61fb      	str	r3, [r7, #28]
  OC_Config.OCIdleState = TIM_OCIDLESTATE_RESET;
 8016394:	2300      	movs	r3, #0
 8016396:	623b      	str	r3, [r7, #32]
  OC_Config.OCMode = TIM_OCMODE_PWM2;
 8016398:	2370      	movs	r3, #112	@ 0x70
 801639a:	60fb      	str	r3, [r7, #12]
  OC_Config.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 801639c:	2300      	movs	r3, #0
 801639e:	627b      	str	r3, [r7, #36]	@ 0x24
  OC_Config.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80163a0:	2300      	movs	r3, #0
 80163a2:	61bb      	str	r3, [r7, #24]
  OC_Config.OCPolarity = TIM_OCPOLARITY_HIGH;
 80163a4:	2300      	movs	r3, #0
 80163a6:	617b      	str	r3, [r7, #20]
  OC_Config.Pulse = sConfig->Commutation_Delay;
 80163a8:	683b      	ldr	r3, [r7, #0]
 80163aa:	68db      	ldr	r3, [r3, #12]
 80163ac:	613b      	str	r3, [r7, #16]

  TIM_OC2_SetConfig(htim->Instance, &OC_Config);
 80163ae:	687b      	ldr	r3, [r7, #4]
 80163b0:	681b      	ldr	r3, [r3, #0]
 80163b2:	f107 020c 	add.w	r2, r7, #12
 80163b6:	4611      	mov	r1, r2
 80163b8:	4618      	mov	r0, r3
 80163ba:	f7ff fbc9 	bl	8015b50 <TIM_OC2_SetConfig>

  /* Select OC2REF as trigger output on TRGO: write the MMS bits in the TIMx_CR2
    register to 101 */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 80163be:	687b      	ldr	r3, [r7, #4]
 80163c0:	681b      	ldr	r3, [r3, #0]
 80163c2:	685a      	ldr	r2, [r3, #4]
 80163c4:	687b      	ldr	r3, [r7, #4]
 80163c6:	681b      	ldr	r3, [r3, #0]
 80163c8:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80163cc:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |= TIM_TRGO_OC2REF;
 80163ce:	687b      	ldr	r3, [r7, #4]
 80163d0:	681b      	ldr	r3, [r3, #0]
 80163d2:	685a      	ldr	r2, [r3, #4]
 80163d4:	687b      	ldr	r3, [r7, #4]
 80163d6:	681b      	ldr	r3, [r3, #0]
 80163d8:	f042 0250 	orr.w	r2, r2, #80	@ 0x50
 80163dc:	605a      	str	r2, [r3, #4]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80163de:	687b      	ldr	r3, [r7, #4]
 80163e0:	2201      	movs	r2, #1
 80163e2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80163e6:	687b      	ldr	r3, [r7, #4]
 80163e8:	2201      	movs	r2, #1
 80163ea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80163ee:	687b      	ldr	r3, [r7, #4]
 80163f0:	2201      	movs	r2, #1
 80163f2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80163f6:	687b      	ldr	r3, [r7, #4]
 80163f8:	2201      	movs	r2, #1
 80163fa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80163fe:	687b      	ldr	r3, [r7, #4]
 8016400:	2201      	movs	r2, #1
 8016402:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8016406:	687b      	ldr	r3, [r7, #4]
 8016408:	2201      	movs	r2, #1
 801640a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 801640e:	2300      	movs	r3, #0
}
 8016410:	4618      	mov	r0, r3
 8016412:	3728      	adds	r7, #40	@ 0x28
 8016414:	46bd      	mov	sp, r7
 8016416:	bd80      	pop	{r7, pc}

08016418 <HAL_TIMEx_HallSensor_DeInit>:
  * @brief  DeInitializes the TIM Hall Sensor interface
  * @param  htim TIM Hall Sensor Interface handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_HallSensor_DeInit(TIM_HandleTypeDef *htim)
{
 8016418:	b580      	push	{r7, lr}
 801641a:	b082      	sub	sp, #8
 801641c:	af00      	add	r7, sp, #0
 801641e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  htim->State = HAL_TIM_STATE_BUSY;
 8016420:	687b      	ldr	r3, [r7, #4]
 8016422:	2202      	movs	r2, #2
 8016424:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the TIM Peripheral Clock */
  __HAL_TIM_DISABLE(htim);
 8016428:	687b      	ldr	r3, [r7, #4]
 801642a:	681b      	ldr	r3, [r3, #0]
 801642c:	6a1a      	ldr	r2, [r3, #32]
 801642e:	f241 1311 	movw	r3, #4369	@ 0x1111
 8016432:	4013      	ands	r3, r2
 8016434:	2b00      	cmp	r3, #0
 8016436:	d10f      	bne.n	8016458 <HAL_TIMEx_HallSensor_DeInit+0x40>
 8016438:	687b      	ldr	r3, [r7, #4]
 801643a:	681b      	ldr	r3, [r3, #0]
 801643c:	6a1a      	ldr	r2, [r3, #32]
 801643e:	f240 4344 	movw	r3, #1092	@ 0x444
 8016442:	4013      	ands	r3, r2
 8016444:	2b00      	cmp	r3, #0
 8016446:	d107      	bne.n	8016458 <HAL_TIMEx_HallSensor_DeInit+0x40>
 8016448:	687b      	ldr	r3, [r7, #4]
 801644a:	681b      	ldr	r3, [r3, #0]
 801644c:	681a      	ldr	r2, [r3, #0]
 801644e:	687b      	ldr	r3, [r7, #4]
 8016450:	681b      	ldr	r3, [r3, #0]
 8016452:	f022 0201 	bic.w	r2, r2, #1
 8016456:	601a      	str	r2, [r3, #0]
  }
  /* DeInit the low level hardware */
  htim->HallSensor_MspDeInitCallback(htim);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_TIMEx_HallSensor_MspDeInit(htim);
 8016458:	6878      	ldr	r0, [r7, #4]
 801645a:	f000 f82b 	bl	80164b4 <HAL_TIMEx_HallSensor_MspDeInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  /* Change the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_RESET;
 801645e:	687b      	ldr	r3, [r7, #4]
 8016460:	2200      	movs	r2, #0
 8016462:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Change the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_RESET);
 8016466:	687b      	ldr	r3, [r7, #4]
 8016468:	2200      	movs	r2, #0
 801646a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_RESET);
 801646e:	687b      	ldr	r3, [r7, #4]
 8016470:	2200      	movs	r2, #0
 8016472:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_RESET);
 8016476:	687b      	ldr	r3, [r7, #4]
 8016478:	2200      	movs	r2, #0
 801647a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_RESET);
 801647e:	687b      	ldr	r3, [r7, #4]
 8016480:	2200      	movs	r2, #0
 8016482:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Change TIM state */
  htim->State = HAL_TIM_STATE_RESET;
 8016486:	687b      	ldr	r3, [r7, #4]
 8016488:	2200      	movs	r2, #0
 801648a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Release Lock */
  __HAL_UNLOCK(htim);
 801648e:	687b      	ldr	r3, [r7, #4]
 8016490:	2200      	movs	r2, #0
 8016492:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8016496:	2300      	movs	r3, #0
}
 8016498:	4618      	mov	r0, r3
 801649a:	3708      	adds	r7, #8
 801649c:	46bd      	mov	sp, r7
 801649e:	bd80      	pop	{r7, pc}

080164a0 <HAL_TIMEx_HallSensor_MspInit>:
  * @brief  Initializes the TIM Hall Sensor MSP.
  * @param  htim TIM Hall Sensor Interface handle
  * @retval None
  */
__weak void HAL_TIMEx_HallSensor_MspInit(TIM_HandleTypeDef *htim)
{
 80164a0:	b480      	push	{r7}
 80164a2:	b083      	sub	sp, #12
 80164a4:	af00      	add	r7, sp, #0
 80164a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_HallSensor_MspInit could be implemented in the user file
   */
}
 80164a8:	bf00      	nop
 80164aa:	370c      	adds	r7, #12
 80164ac:	46bd      	mov	sp, r7
 80164ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80164b2:	4770      	bx	lr

080164b4 <HAL_TIMEx_HallSensor_MspDeInit>:
  * @brief  DeInitializes TIM Hall Sensor MSP.
  * @param  htim TIM Hall Sensor Interface handle
  * @retval None
  */
__weak void HAL_TIMEx_HallSensor_MspDeInit(TIM_HandleTypeDef *htim)
{
 80164b4:	b480      	push	{r7}
 80164b6:	b083      	sub	sp, #12
 80164b8:	af00      	add	r7, sp, #0
 80164ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_HallSensor_MspDeInit could be implemented in the user file
   */
}
 80164bc:	bf00      	nop
 80164be:	370c      	adds	r7, #12
 80164c0:	46bd      	mov	sp, r7
 80164c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80164c6:	4770      	bx	lr

080164c8 <HAL_TIMEx_HallSensor_Start>:
  * @brief  Starts the TIM Hall Sensor Interface.
  * @param  htim TIM Hall Sensor Interface handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_HallSensor_Start(TIM_HandleTypeDef *htim)
{
 80164c8:	b580      	push	{r7, lr}
 80164ca:	b084      	sub	sp, #16
 80164cc:	af00      	add	r7, sp, #0
 80164ce:	6078      	str	r0, [r7, #4]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80164d0:	687b      	ldr	r3, [r7, #4]
 80164d2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80164d6:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80164d8:	687b      	ldr	r3, [r7, #4]
 80164da:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80164de:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80164e0:	687b      	ldr	r3, [r7, #4]
 80164e2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80164e6:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80164e8:	687b      	ldr	r3, [r7, #4]
 80164ea:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80164ee:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(htim->Instance));

  /* Check the TIM channels state */
  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80164f0:	7bfb      	ldrb	r3, [r7, #15]
 80164f2:	2b01      	cmp	r3, #1
 80164f4:	d108      	bne.n	8016508 <HAL_TIMEx_HallSensor_Start+0x40>
      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80164f6:	7bbb      	ldrb	r3, [r7, #14]
 80164f8:	2b01      	cmp	r3, #1
 80164fa:	d105      	bne.n	8016508 <HAL_TIMEx_HallSensor_Start+0x40>
      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80164fc:	7b7b      	ldrb	r3, [r7, #13]
 80164fe:	2b01      	cmp	r3, #1
 8016500:	d102      	bne.n	8016508 <HAL_TIMEx_HallSensor_Start+0x40>
      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8016502:	7b3b      	ldrb	r3, [r7, #12]
 8016504:	2b01      	cmp	r3, #1
 8016506:	d001      	beq.n	801650c <HAL_TIMEx_HallSensor_Start+0x44>
  {
    return HAL_ERROR;
 8016508:	2301      	movs	r3, #1
 801650a:	e059      	b.n	80165c0 <HAL_TIMEx_HallSensor_Start+0xf8>
  }

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 801650c:	687b      	ldr	r3, [r7, #4]
 801650e:	2202      	movs	r2, #2
 8016510:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8016514:	687b      	ldr	r3, [r7, #4]
 8016516:	2202      	movs	r2, #2
 8016518:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 801651c:	687b      	ldr	r3, [r7, #4]
 801651e:	2202      	movs	r2, #2
 8016520:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8016524:	687b      	ldr	r3, [r7, #4]
 8016526:	2202      	movs	r2, #2
 8016528:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Input Capture channel 1
  (in the Hall Sensor Interface the three possible channels that can be used are TIM_CHANNEL_1,
  TIM_CHANNEL_2 and TIM_CHANNEL_3) */
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 801652c:	687b      	ldr	r3, [r7, #4]
 801652e:	681b      	ldr	r3, [r3, #0]
 8016530:	2201      	movs	r2, #1
 8016532:	2100      	movs	r1, #0
 8016534:	4618      	mov	r0, r3
 8016536:	f7ff fea1 	bl	801627c <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 801653a:	687b      	ldr	r3, [r7, #4]
 801653c:	681b      	ldr	r3, [r3, #0]
 801653e:	4a22      	ldr	r2, [pc, #136]	@ (80165c8 <HAL_TIMEx_HallSensor_Start+0x100>)
 8016540:	4293      	cmp	r3, r2
 8016542:	d022      	beq.n	801658a <HAL_TIMEx_HallSensor_Start+0xc2>
 8016544:	687b      	ldr	r3, [r7, #4]
 8016546:	681b      	ldr	r3, [r3, #0]
 8016548:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801654c:	d01d      	beq.n	801658a <HAL_TIMEx_HallSensor_Start+0xc2>
 801654e:	687b      	ldr	r3, [r7, #4]
 8016550:	681b      	ldr	r3, [r3, #0]
 8016552:	4a1e      	ldr	r2, [pc, #120]	@ (80165cc <HAL_TIMEx_HallSensor_Start+0x104>)
 8016554:	4293      	cmp	r3, r2
 8016556:	d018      	beq.n	801658a <HAL_TIMEx_HallSensor_Start+0xc2>
 8016558:	687b      	ldr	r3, [r7, #4]
 801655a:	681b      	ldr	r3, [r3, #0]
 801655c:	4a1c      	ldr	r2, [pc, #112]	@ (80165d0 <HAL_TIMEx_HallSensor_Start+0x108>)
 801655e:	4293      	cmp	r3, r2
 8016560:	d013      	beq.n	801658a <HAL_TIMEx_HallSensor_Start+0xc2>
 8016562:	687b      	ldr	r3, [r7, #4]
 8016564:	681b      	ldr	r3, [r3, #0]
 8016566:	4a1b      	ldr	r2, [pc, #108]	@ (80165d4 <HAL_TIMEx_HallSensor_Start+0x10c>)
 8016568:	4293      	cmp	r3, r2
 801656a:	d00e      	beq.n	801658a <HAL_TIMEx_HallSensor_Start+0xc2>
 801656c:	687b      	ldr	r3, [r7, #4]
 801656e:	681b      	ldr	r3, [r3, #0]
 8016570:	4a19      	ldr	r2, [pc, #100]	@ (80165d8 <HAL_TIMEx_HallSensor_Start+0x110>)
 8016572:	4293      	cmp	r3, r2
 8016574:	d009      	beq.n	801658a <HAL_TIMEx_HallSensor_Start+0xc2>
 8016576:	687b      	ldr	r3, [r7, #4]
 8016578:	681b      	ldr	r3, [r3, #0]
 801657a:	4a18      	ldr	r2, [pc, #96]	@ (80165dc <HAL_TIMEx_HallSensor_Start+0x114>)
 801657c:	4293      	cmp	r3, r2
 801657e:	d004      	beq.n	801658a <HAL_TIMEx_HallSensor_Start+0xc2>
 8016580:	687b      	ldr	r3, [r7, #4]
 8016582:	681b      	ldr	r3, [r3, #0]
 8016584:	4a16      	ldr	r2, [pc, #88]	@ (80165e0 <HAL_TIMEx_HallSensor_Start+0x118>)
 8016586:	4293      	cmp	r3, r2
 8016588:	d111      	bne.n	80165ae <HAL_TIMEx_HallSensor_Start+0xe6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 801658a:	687b      	ldr	r3, [r7, #4]
 801658c:	681b      	ldr	r3, [r3, #0]
 801658e:	689b      	ldr	r3, [r3, #8]
 8016590:	f003 0307 	and.w	r3, r3, #7
 8016594:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8016596:	68bb      	ldr	r3, [r7, #8]
 8016598:	2b06      	cmp	r3, #6
 801659a:	d010      	beq.n	80165be <HAL_TIMEx_HallSensor_Start+0xf6>
    {
      __HAL_TIM_ENABLE(htim);
 801659c:	687b      	ldr	r3, [r7, #4]
 801659e:	681b      	ldr	r3, [r3, #0]
 80165a0:	681a      	ldr	r2, [r3, #0]
 80165a2:	687b      	ldr	r3, [r7, #4]
 80165a4:	681b      	ldr	r3, [r3, #0]
 80165a6:	f042 0201 	orr.w	r2, r2, #1
 80165aa:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80165ac:	e007      	b.n	80165be <HAL_TIMEx_HallSensor_Start+0xf6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80165ae:	687b      	ldr	r3, [r7, #4]
 80165b0:	681b      	ldr	r3, [r3, #0]
 80165b2:	681a      	ldr	r2, [r3, #0]
 80165b4:	687b      	ldr	r3, [r7, #4]
 80165b6:	681b      	ldr	r3, [r3, #0]
 80165b8:	f042 0201 	orr.w	r2, r2, #1
 80165bc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80165be:	2300      	movs	r3, #0
}
 80165c0:	4618      	mov	r0, r3
 80165c2:	3710      	adds	r7, #16
 80165c4:	46bd      	mov	sp, r7
 80165c6:	bd80      	pop	{r7, pc}
 80165c8:	40010000 	.word	0x40010000
 80165cc:	40000400 	.word	0x40000400
 80165d0:	40000800 	.word	0x40000800
 80165d4:	40000c00 	.word	0x40000c00
 80165d8:	40010400 	.word	0x40010400
 80165dc:	40014000 	.word	0x40014000
 80165e0:	40001800 	.word	0x40001800

080165e4 <HAL_TIMEx_HallSensor_Stop>:
  * @brief  Stops the TIM Hall sensor Interface.
  * @param  htim TIM Hall Sensor Interface handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_HallSensor_Stop(TIM_HandleTypeDef *htim)
{
 80165e4:	b580      	push	{r7, lr}
 80165e6:	b082      	sub	sp, #8
 80165e8:	af00      	add	r7, sp, #0
 80165ea:	6078      	str	r0, [r7, #4]
  assert_param(IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(htim->Instance));

  /* Disable the Input Capture channels 1, 2 and 3
  (in the Hall Sensor Interface the three possible channels that can be used are TIM_CHANNEL_1,
  TIM_CHANNEL_2 and TIM_CHANNEL_3) */
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 80165ec:	687b      	ldr	r3, [r7, #4]
 80165ee:	681b      	ldr	r3, [r3, #0]
 80165f0:	2200      	movs	r2, #0
 80165f2:	2100      	movs	r1, #0
 80165f4:	4618      	mov	r0, r3
 80165f6:	f7ff fe41 	bl	801627c <TIM_CCxChannelCmd>

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80165fa:	687b      	ldr	r3, [r7, #4]
 80165fc:	681b      	ldr	r3, [r3, #0]
 80165fe:	6a1a      	ldr	r2, [r3, #32]
 8016600:	f241 1311 	movw	r3, #4369	@ 0x1111
 8016604:	4013      	ands	r3, r2
 8016606:	2b00      	cmp	r3, #0
 8016608:	d10f      	bne.n	801662a <HAL_TIMEx_HallSensor_Stop+0x46>
 801660a:	687b      	ldr	r3, [r7, #4]
 801660c:	681b      	ldr	r3, [r3, #0]
 801660e:	6a1a      	ldr	r2, [r3, #32]
 8016610:	f240 4344 	movw	r3, #1092	@ 0x444
 8016614:	4013      	ands	r3, r2
 8016616:	2b00      	cmp	r3, #0
 8016618:	d107      	bne.n	801662a <HAL_TIMEx_HallSensor_Stop+0x46>
 801661a:	687b      	ldr	r3, [r7, #4]
 801661c:	681b      	ldr	r3, [r3, #0]
 801661e:	681a      	ldr	r2, [r3, #0]
 8016620:	687b      	ldr	r3, [r7, #4]
 8016622:	681b      	ldr	r3, [r3, #0]
 8016624:	f022 0201 	bic.w	r2, r2, #1
 8016628:	601a      	str	r2, [r3, #0]

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 801662a:	687b      	ldr	r3, [r7, #4]
 801662c:	2201      	movs	r2, #1
 801662e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8016632:	687b      	ldr	r3, [r7, #4]
 8016634:	2201      	movs	r2, #1
 8016636:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 801663a:	687b      	ldr	r3, [r7, #4]
 801663c:	2201      	movs	r2, #1
 801663e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8016642:	687b      	ldr	r3, [r7, #4]
 8016644:	2201      	movs	r2, #1
 8016646:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 801664a:	2300      	movs	r3, #0
}
 801664c:	4618      	mov	r0, r3
 801664e:	3708      	adds	r7, #8
 8016650:	46bd      	mov	sp, r7
 8016652:	bd80      	pop	{r7, pc}

08016654 <HAL_TIMEx_HallSensor_Start_IT>:
  * @brief  Starts the TIM Hall Sensor Interface in interrupt mode.
  * @param  htim TIM Hall Sensor Interface handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_HallSensor_Start_IT(TIM_HandleTypeDef *htim)
{
 8016654:	b580      	push	{r7, lr}
 8016656:	b084      	sub	sp, #16
 8016658:	af00      	add	r7, sp, #0
 801665a:	6078      	str	r0, [r7, #4]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 801665c:	687b      	ldr	r3, [r7, #4]
 801665e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8016662:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8016664:	687b      	ldr	r3, [r7, #4]
 8016666:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 801666a:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 801666c:	687b      	ldr	r3, [r7, #4]
 801666e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8016672:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8016674:	687b      	ldr	r3, [r7, #4]
 8016676:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 801667a:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(htim->Instance));

  /* Check the TIM channels state */
  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 801667c:	7bfb      	ldrb	r3, [r7, #15]
 801667e:	2b01      	cmp	r3, #1
 8016680:	d108      	bne.n	8016694 <HAL_TIMEx_HallSensor_Start_IT+0x40>
      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8016682:	7bbb      	ldrb	r3, [r7, #14]
 8016684:	2b01      	cmp	r3, #1
 8016686:	d105      	bne.n	8016694 <HAL_TIMEx_HallSensor_Start_IT+0x40>
      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8016688:	7b7b      	ldrb	r3, [r7, #13]
 801668a:	2b01      	cmp	r3, #1
 801668c:	d102      	bne.n	8016694 <HAL_TIMEx_HallSensor_Start_IT+0x40>
      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 801668e:	7b3b      	ldrb	r3, [r7, #12]
 8016690:	2b01      	cmp	r3, #1
 8016692:	d001      	beq.n	8016698 <HAL_TIMEx_HallSensor_Start_IT+0x44>
  {
    return HAL_ERROR;
 8016694:	2301      	movs	r3, #1
 8016696:	e061      	b.n	801675c <HAL_TIMEx_HallSensor_Start_IT+0x108>
  }

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8016698:	687b      	ldr	r3, [r7, #4]
 801669a:	2202      	movs	r2, #2
 801669c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80166a0:	687b      	ldr	r3, [r7, #4]
 80166a2:	2202      	movs	r2, #2
 80166a4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80166a8:	687b      	ldr	r3, [r7, #4]
 80166aa:	2202      	movs	r2, #2
 80166ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80166b0:	687b      	ldr	r3, [r7, #4]
 80166b2:	2202      	movs	r2, #2
 80166b4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the capture compare Interrupts 1 event */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80166b8:	687b      	ldr	r3, [r7, #4]
 80166ba:	681b      	ldr	r3, [r3, #0]
 80166bc:	68da      	ldr	r2, [r3, #12]
 80166be:	687b      	ldr	r3, [r7, #4]
 80166c0:	681b      	ldr	r3, [r3, #0]
 80166c2:	f042 0202 	orr.w	r2, r2, #2
 80166c6:	60da      	str	r2, [r3, #12]

  /* Enable the Input Capture channel 1
  (in the Hall Sensor Interface the three possible channels that can be used are TIM_CHANNEL_1,
  TIM_CHANNEL_2 and TIM_CHANNEL_3) */
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80166c8:	687b      	ldr	r3, [r7, #4]
 80166ca:	681b      	ldr	r3, [r3, #0]
 80166cc:	2201      	movs	r2, #1
 80166ce:	2100      	movs	r1, #0
 80166d0:	4618      	mov	r0, r3
 80166d2:	f7ff fdd3 	bl	801627c <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80166d6:	687b      	ldr	r3, [r7, #4]
 80166d8:	681b      	ldr	r3, [r3, #0]
 80166da:	4a22      	ldr	r2, [pc, #136]	@ (8016764 <HAL_TIMEx_HallSensor_Start_IT+0x110>)
 80166dc:	4293      	cmp	r3, r2
 80166de:	d022      	beq.n	8016726 <HAL_TIMEx_HallSensor_Start_IT+0xd2>
 80166e0:	687b      	ldr	r3, [r7, #4]
 80166e2:	681b      	ldr	r3, [r3, #0]
 80166e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80166e8:	d01d      	beq.n	8016726 <HAL_TIMEx_HallSensor_Start_IT+0xd2>
 80166ea:	687b      	ldr	r3, [r7, #4]
 80166ec:	681b      	ldr	r3, [r3, #0]
 80166ee:	4a1e      	ldr	r2, [pc, #120]	@ (8016768 <HAL_TIMEx_HallSensor_Start_IT+0x114>)
 80166f0:	4293      	cmp	r3, r2
 80166f2:	d018      	beq.n	8016726 <HAL_TIMEx_HallSensor_Start_IT+0xd2>
 80166f4:	687b      	ldr	r3, [r7, #4]
 80166f6:	681b      	ldr	r3, [r3, #0]
 80166f8:	4a1c      	ldr	r2, [pc, #112]	@ (801676c <HAL_TIMEx_HallSensor_Start_IT+0x118>)
 80166fa:	4293      	cmp	r3, r2
 80166fc:	d013      	beq.n	8016726 <HAL_TIMEx_HallSensor_Start_IT+0xd2>
 80166fe:	687b      	ldr	r3, [r7, #4]
 8016700:	681b      	ldr	r3, [r3, #0]
 8016702:	4a1b      	ldr	r2, [pc, #108]	@ (8016770 <HAL_TIMEx_HallSensor_Start_IT+0x11c>)
 8016704:	4293      	cmp	r3, r2
 8016706:	d00e      	beq.n	8016726 <HAL_TIMEx_HallSensor_Start_IT+0xd2>
 8016708:	687b      	ldr	r3, [r7, #4]
 801670a:	681b      	ldr	r3, [r3, #0]
 801670c:	4a19      	ldr	r2, [pc, #100]	@ (8016774 <HAL_TIMEx_HallSensor_Start_IT+0x120>)
 801670e:	4293      	cmp	r3, r2
 8016710:	d009      	beq.n	8016726 <HAL_TIMEx_HallSensor_Start_IT+0xd2>
 8016712:	687b      	ldr	r3, [r7, #4]
 8016714:	681b      	ldr	r3, [r3, #0]
 8016716:	4a18      	ldr	r2, [pc, #96]	@ (8016778 <HAL_TIMEx_HallSensor_Start_IT+0x124>)
 8016718:	4293      	cmp	r3, r2
 801671a:	d004      	beq.n	8016726 <HAL_TIMEx_HallSensor_Start_IT+0xd2>
 801671c:	687b      	ldr	r3, [r7, #4]
 801671e:	681b      	ldr	r3, [r3, #0]
 8016720:	4a16      	ldr	r2, [pc, #88]	@ (801677c <HAL_TIMEx_HallSensor_Start_IT+0x128>)
 8016722:	4293      	cmp	r3, r2
 8016724:	d111      	bne.n	801674a <HAL_TIMEx_HallSensor_Start_IT+0xf6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8016726:	687b      	ldr	r3, [r7, #4]
 8016728:	681b      	ldr	r3, [r3, #0]
 801672a:	689b      	ldr	r3, [r3, #8]
 801672c:	f003 0307 	and.w	r3, r3, #7
 8016730:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8016732:	68bb      	ldr	r3, [r7, #8]
 8016734:	2b06      	cmp	r3, #6
 8016736:	d010      	beq.n	801675a <HAL_TIMEx_HallSensor_Start_IT+0x106>
    {
      __HAL_TIM_ENABLE(htim);
 8016738:	687b      	ldr	r3, [r7, #4]
 801673a:	681b      	ldr	r3, [r3, #0]
 801673c:	681a      	ldr	r2, [r3, #0]
 801673e:	687b      	ldr	r3, [r7, #4]
 8016740:	681b      	ldr	r3, [r3, #0]
 8016742:	f042 0201 	orr.w	r2, r2, #1
 8016746:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8016748:	e007      	b.n	801675a <HAL_TIMEx_HallSensor_Start_IT+0x106>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 801674a:	687b      	ldr	r3, [r7, #4]
 801674c:	681b      	ldr	r3, [r3, #0]
 801674e:	681a      	ldr	r2, [r3, #0]
 8016750:	687b      	ldr	r3, [r7, #4]
 8016752:	681b      	ldr	r3, [r3, #0]
 8016754:	f042 0201 	orr.w	r2, r2, #1
 8016758:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 801675a:	2300      	movs	r3, #0
}
 801675c:	4618      	mov	r0, r3
 801675e:	3710      	adds	r7, #16
 8016760:	46bd      	mov	sp, r7
 8016762:	bd80      	pop	{r7, pc}
 8016764:	40010000 	.word	0x40010000
 8016768:	40000400 	.word	0x40000400
 801676c:	40000800 	.word	0x40000800
 8016770:	40000c00 	.word	0x40000c00
 8016774:	40010400 	.word	0x40010400
 8016778:	40014000 	.word	0x40014000
 801677c:	40001800 	.word	0x40001800

08016780 <HAL_TIMEx_HallSensor_Stop_IT>:
  * @brief  Stops the TIM Hall Sensor Interface in interrupt mode.
  * @param  htim TIM Hall Sensor Interface handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_HallSensor_Stop_IT(TIM_HandleTypeDef *htim)
{
 8016780:	b580      	push	{r7, lr}
 8016782:	b082      	sub	sp, #8
 8016784:	af00      	add	r7, sp, #0
 8016786:	6078      	str	r0, [r7, #4]
  assert_param(IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(htim->Instance));

  /* Disable the Input Capture channel 1
  (in the Hall Sensor Interface the three possible channels that can be used are TIM_CHANNEL_1,
  TIM_CHANNEL_2 and TIM_CHANNEL_3) */
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 8016788:	687b      	ldr	r3, [r7, #4]
 801678a:	681b      	ldr	r3, [r3, #0]
 801678c:	2200      	movs	r2, #0
 801678e:	2100      	movs	r1, #0
 8016790:	4618      	mov	r0, r3
 8016792:	f7ff fd73 	bl	801627c <TIM_CCxChannelCmd>

  /* Disable the capture compare Interrupts event */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8016796:	687b      	ldr	r3, [r7, #4]
 8016798:	681b      	ldr	r3, [r3, #0]
 801679a:	68da      	ldr	r2, [r3, #12]
 801679c:	687b      	ldr	r3, [r7, #4]
 801679e:	681b      	ldr	r3, [r3, #0]
 80167a0:	f022 0202 	bic.w	r2, r2, #2
 80167a4:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80167a6:	687b      	ldr	r3, [r7, #4]
 80167a8:	681b      	ldr	r3, [r3, #0]
 80167aa:	6a1a      	ldr	r2, [r3, #32]
 80167ac:	f241 1311 	movw	r3, #4369	@ 0x1111
 80167b0:	4013      	ands	r3, r2
 80167b2:	2b00      	cmp	r3, #0
 80167b4:	d10f      	bne.n	80167d6 <HAL_TIMEx_HallSensor_Stop_IT+0x56>
 80167b6:	687b      	ldr	r3, [r7, #4]
 80167b8:	681b      	ldr	r3, [r3, #0]
 80167ba:	6a1a      	ldr	r2, [r3, #32]
 80167bc:	f240 4344 	movw	r3, #1092	@ 0x444
 80167c0:	4013      	ands	r3, r2
 80167c2:	2b00      	cmp	r3, #0
 80167c4:	d107      	bne.n	80167d6 <HAL_TIMEx_HallSensor_Stop_IT+0x56>
 80167c6:	687b      	ldr	r3, [r7, #4]
 80167c8:	681b      	ldr	r3, [r3, #0]
 80167ca:	681a      	ldr	r2, [r3, #0]
 80167cc:	687b      	ldr	r3, [r7, #4]
 80167ce:	681b      	ldr	r3, [r3, #0]
 80167d0:	f022 0201 	bic.w	r2, r2, #1
 80167d4:	601a      	str	r2, [r3, #0]

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80167d6:	687b      	ldr	r3, [r7, #4]
 80167d8:	2201      	movs	r2, #1
 80167da:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80167de:	687b      	ldr	r3, [r7, #4]
 80167e0:	2201      	movs	r2, #1
 80167e2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80167e6:	687b      	ldr	r3, [r7, #4]
 80167e8:	2201      	movs	r2, #1
 80167ea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80167ee:	687b      	ldr	r3, [r7, #4]
 80167f0:	2201      	movs	r2, #1
 80167f2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 80167f6:	2300      	movs	r3, #0
}
 80167f8:	4618      	mov	r0, r3
 80167fa:	3708      	adds	r7, #8
 80167fc:	46bd      	mov	sp, r7
 80167fe:	bd80      	pop	{r7, pc}

08016800 <HAL_TIMEx_HallSensor_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from TIM peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_HallSensor_Start_DMA(TIM_HandleTypeDef *htim, uint32_t *pData, uint16_t Length)
{
 8016800:	b580      	push	{r7, lr}
 8016802:	b086      	sub	sp, #24
 8016804:	af00      	add	r7, sp, #0
 8016806:	60f8      	str	r0, [r7, #12]
 8016808:	60b9      	str	r1, [r7, #8]
 801680a:	4613      	mov	r3, r2
 801680c:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 801680e:	68fb      	ldr	r3, [r7, #12]
 8016810:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8016814:	75fb      	strb	r3, [r7, #23]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8016816:	68fb      	ldr	r3, [r7, #12]
 8016818:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 801681c:	75bb      	strb	r3, [r7, #22]

  /* Check the parameters */
  assert_param(IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel state */
  if ((channel_1_state == HAL_TIM_CHANNEL_STATE_BUSY)
 801681e:	7dfb      	ldrb	r3, [r7, #23]
 8016820:	2b02      	cmp	r3, #2
 8016822:	d002      	beq.n	801682a <HAL_TIMEx_HallSensor_Start_DMA+0x2a>
      || (complementary_channel_1_state == HAL_TIM_CHANNEL_STATE_BUSY))
 8016824:	7dbb      	ldrb	r3, [r7, #22]
 8016826:	2b02      	cmp	r3, #2
 8016828:	d101      	bne.n	801682e <HAL_TIMEx_HallSensor_Start_DMA+0x2e>
  {
    return HAL_BUSY;
 801682a:	2302      	movs	r3, #2
 801682c:	e086      	b.n	801693c <HAL_TIMEx_HallSensor_Start_DMA+0x13c>
  }
  else if ((channel_1_state == HAL_TIM_CHANNEL_STATE_READY)
 801682e:	7dfb      	ldrb	r3, [r7, #23]
 8016830:	2b01      	cmp	r3, #1
 8016832:	d134      	bne.n	801689e <HAL_TIMEx_HallSensor_Start_DMA+0x9e>
           && (complementary_channel_1_state == HAL_TIM_CHANNEL_STATE_READY))
 8016834:	7dbb      	ldrb	r3, [r7, #22]
 8016836:	2b01      	cmp	r3, #1
 8016838:	d131      	bne.n	801689e <HAL_TIMEx_HallSensor_Start_DMA+0x9e>
  {
    if ((pData == NULL) || (Length == 0U))
 801683a:	68bb      	ldr	r3, [r7, #8]
 801683c:	2b00      	cmp	r3, #0
 801683e:	d002      	beq.n	8016846 <HAL_TIMEx_HallSensor_Start_DMA+0x46>
 8016840:	88fb      	ldrh	r3, [r7, #6]
 8016842:	2b00      	cmp	r3, #0
 8016844:	d101      	bne.n	801684a <HAL_TIMEx_HallSensor_Start_DMA+0x4a>
    {
      return HAL_ERROR;
 8016846:	2301      	movs	r3, #1
 8016848:	e078      	b.n	801693c <HAL_TIMEx_HallSensor_Start_DMA+0x13c>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 801684a:	68fb      	ldr	r3, [r7, #12]
 801684c:	2202      	movs	r2, #2
 801684e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8016852:	68fb      	ldr	r3, [r7, #12]
 8016854:	2202      	movs	r2, #2
 8016856:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    if ((pData == NULL) || (Length == 0U))
 801685a:	bf00      	nop
  }

  /* Enable the Input Capture channel 1
  (in the Hall Sensor Interface the three possible channels that can be used are TIM_CHANNEL_1,
  TIM_CHANNEL_2 and TIM_CHANNEL_3) */
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 801685c:	68fb      	ldr	r3, [r7, #12]
 801685e:	681b      	ldr	r3, [r3, #0]
 8016860:	2201      	movs	r2, #1
 8016862:	2100      	movs	r1, #0
 8016864:	4618      	mov	r0, r3
 8016866:	f7ff fd09 	bl	801627c <TIM_CCxChannelCmd>

  /* Set the DMA Input Capture 1 Callbacks */
  htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 801686a:	68fb      	ldr	r3, [r7, #12]
 801686c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801686e:	4a35      	ldr	r2, [pc, #212]	@ (8016944 <HAL_TIMEx_HallSensor_Start_DMA+0x144>)
 8016870:	63da      	str	r2, [r3, #60]	@ 0x3c
  htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8016872:	68fb      	ldr	r3, [r7, #12]
 8016874:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016876:	4a34      	ldr	r2, [pc, #208]	@ (8016948 <HAL_TIMEx_HallSensor_Start_DMA+0x148>)
 8016878:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set the DMA error callback */
  htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 801687a:	68fb      	ldr	r3, [r7, #12]
 801687c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801687e:	4a33      	ldr	r2, [pc, #204]	@ (801694c <HAL_TIMEx_HallSensor_Start_DMA+0x14c>)
 8016880:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Enable the DMA stream for Capture 1*/
  if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData, Length) != HAL_OK)
 8016882:	68fb      	ldr	r3, [r7, #12]
 8016884:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8016886:	68fb      	ldr	r3, [r7, #12]
 8016888:	681b      	ldr	r3, [r3, #0]
 801688a:	3334      	adds	r3, #52	@ 0x34
 801688c:	4619      	mov	r1, r3
 801688e:	68ba      	ldr	r2, [r7, #8]
 8016890:	88fb      	ldrh	r3, [r7, #6]
 8016892:	f7ec fbba 	bl	800300a <HAL_DMA_Start_IT>
 8016896:	4603      	mov	r3, r0
 8016898:	2b00      	cmp	r3, #0
 801689a:	d004      	beq.n	80168a6 <HAL_TIMEx_HallSensor_Start_DMA+0xa6>
 801689c:	e001      	b.n	80168a2 <HAL_TIMEx_HallSensor_Start_DMA+0xa2>
    return HAL_ERROR;
 801689e:	2301      	movs	r3, #1
 80168a0:	e04c      	b.n	801693c <HAL_TIMEx_HallSensor_Start_DMA+0x13c>
  {
    /* Return error status */
    return HAL_ERROR;
 80168a2:	2301      	movs	r3, #1
 80168a4:	e04a      	b.n	801693c <HAL_TIMEx_HallSensor_Start_DMA+0x13c>
  }
  /* Enable the capture compare 1 Interrupt */
  __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 80168a6:	68fb      	ldr	r3, [r7, #12]
 80168a8:	681b      	ldr	r3, [r3, #0]
 80168aa:	68da      	ldr	r2, [r3, #12]
 80168ac:	68fb      	ldr	r3, [r7, #12]
 80168ae:	681b      	ldr	r3, [r3, #0]
 80168b0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80168b4:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80168b6:	68fb      	ldr	r3, [r7, #12]
 80168b8:	681b      	ldr	r3, [r3, #0]
 80168ba:	4a25      	ldr	r2, [pc, #148]	@ (8016950 <HAL_TIMEx_HallSensor_Start_DMA+0x150>)
 80168bc:	4293      	cmp	r3, r2
 80168be:	d022      	beq.n	8016906 <HAL_TIMEx_HallSensor_Start_DMA+0x106>
 80168c0:	68fb      	ldr	r3, [r7, #12]
 80168c2:	681b      	ldr	r3, [r3, #0]
 80168c4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80168c8:	d01d      	beq.n	8016906 <HAL_TIMEx_HallSensor_Start_DMA+0x106>
 80168ca:	68fb      	ldr	r3, [r7, #12]
 80168cc:	681b      	ldr	r3, [r3, #0]
 80168ce:	4a21      	ldr	r2, [pc, #132]	@ (8016954 <HAL_TIMEx_HallSensor_Start_DMA+0x154>)
 80168d0:	4293      	cmp	r3, r2
 80168d2:	d018      	beq.n	8016906 <HAL_TIMEx_HallSensor_Start_DMA+0x106>
 80168d4:	68fb      	ldr	r3, [r7, #12]
 80168d6:	681b      	ldr	r3, [r3, #0]
 80168d8:	4a1f      	ldr	r2, [pc, #124]	@ (8016958 <HAL_TIMEx_HallSensor_Start_DMA+0x158>)
 80168da:	4293      	cmp	r3, r2
 80168dc:	d013      	beq.n	8016906 <HAL_TIMEx_HallSensor_Start_DMA+0x106>
 80168de:	68fb      	ldr	r3, [r7, #12]
 80168e0:	681b      	ldr	r3, [r3, #0]
 80168e2:	4a1e      	ldr	r2, [pc, #120]	@ (801695c <HAL_TIMEx_HallSensor_Start_DMA+0x15c>)
 80168e4:	4293      	cmp	r3, r2
 80168e6:	d00e      	beq.n	8016906 <HAL_TIMEx_HallSensor_Start_DMA+0x106>
 80168e8:	68fb      	ldr	r3, [r7, #12]
 80168ea:	681b      	ldr	r3, [r3, #0]
 80168ec:	4a1c      	ldr	r2, [pc, #112]	@ (8016960 <HAL_TIMEx_HallSensor_Start_DMA+0x160>)
 80168ee:	4293      	cmp	r3, r2
 80168f0:	d009      	beq.n	8016906 <HAL_TIMEx_HallSensor_Start_DMA+0x106>
 80168f2:	68fb      	ldr	r3, [r7, #12]
 80168f4:	681b      	ldr	r3, [r3, #0]
 80168f6:	4a1b      	ldr	r2, [pc, #108]	@ (8016964 <HAL_TIMEx_HallSensor_Start_DMA+0x164>)
 80168f8:	4293      	cmp	r3, r2
 80168fa:	d004      	beq.n	8016906 <HAL_TIMEx_HallSensor_Start_DMA+0x106>
 80168fc:	68fb      	ldr	r3, [r7, #12]
 80168fe:	681b      	ldr	r3, [r3, #0]
 8016900:	4a19      	ldr	r2, [pc, #100]	@ (8016968 <HAL_TIMEx_HallSensor_Start_DMA+0x168>)
 8016902:	4293      	cmp	r3, r2
 8016904:	d111      	bne.n	801692a <HAL_TIMEx_HallSensor_Start_DMA+0x12a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8016906:	68fb      	ldr	r3, [r7, #12]
 8016908:	681b      	ldr	r3, [r3, #0]
 801690a:	689b      	ldr	r3, [r3, #8]
 801690c:	f003 0307 	and.w	r3, r3, #7
 8016910:	613b      	str	r3, [r7, #16]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8016912:	693b      	ldr	r3, [r7, #16]
 8016914:	2b06      	cmp	r3, #6
 8016916:	d010      	beq.n	801693a <HAL_TIMEx_HallSensor_Start_DMA+0x13a>
    {
      __HAL_TIM_ENABLE(htim);
 8016918:	68fb      	ldr	r3, [r7, #12]
 801691a:	681b      	ldr	r3, [r3, #0]
 801691c:	681a      	ldr	r2, [r3, #0]
 801691e:	68fb      	ldr	r3, [r7, #12]
 8016920:	681b      	ldr	r3, [r3, #0]
 8016922:	f042 0201 	orr.w	r2, r2, #1
 8016926:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8016928:	e007      	b.n	801693a <HAL_TIMEx_HallSensor_Start_DMA+0x13a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 801692a:	68fb      	ldr	r3, [r7, #12]
 801692c:	681b      	ldr	r3, [r3, #0]
 801692e:	681a      	ldr	r2, [r3, #0]
 8016930:	68fb      	ldr	r3, [r7, #12]
 8016932:	681b      	ldr	r3, [r3, #0]
 8016934:	f042 0201 	orr.w	r2, r2, #1
 8016938:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 801693a:	2300      	movs	r3, #0
}
 801693c:	4618      	mov	r0, r3
 801693e:	3718      	adds	r7, #24
 8016940:	46bd      	mov	sp, r7
 8016942:	bd80      	pop	{r7, pc}
 8016944:	08015761 	.word	0x08015761
 8016948:	08015829 	.word	0x08015829
 801694c:	080155bf 	.word	0x080155bf
 8016950:	40010000 	.word	0x40010000
 8016954:	40000400 	.word	0x40000400
 8016958:	40000800 	.word	0x40000800
 801695c:	40000c00 	.word	0x40000c00
 8016960:	40010400 	.word	0x40010400
 8016964:	40014000 	.word	0x40014000
 8016968:	40001800 	.word	0x40001800

0801696c <HAL_TIMEx_HallSensor_Stop_DMA>:
  * @brief  Stops the TIM Hall Sensor Interface in DMA mode.
  * @param  htim TIM Hall Sensor Interface handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_HallSensor_Stop_DMA(TIM_HandleTypeDef *htim)
{
 801696c:	b580      	push	{r7, lr}
 801696e:	b082      	sub	sp, #8
 8016970:	af00      	add	r7, sp, #0
 8016972:	6078      	str	r0, [r7, #4]
  assert_param(IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(htim->Instance));

  /* Disable the Input Capture channel 1
  (in the Hall Sensor Interface the three possible channels that can be used are TIM_CHANNEL_1,
  TIM_CHANNEL_2 and TIM_CHANNEL_3) */
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 8016974:	687b      	ldr	r3, [r7, #4]
 8016976:	681b      	ldr	r3, [r3, #0]
 8016978:	2200      	movs	r2, #0
 801697a:	2100      	movs	r1, #0
 801697c:	4618      	mov	r0, r3
 801697e:	f7ff fc7d 	bl	801627c <TIM_CCxChannelCmd>


  /* Disable the capture compare Interrupts 1 event */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8016982:	687b      	ldr	r3, [r7, #4]
 8016984:	681b      	ldr	r3, [r3, #0]
 8016986:	68da      	ldr	r2, [r3, #12]
 8016988:	687b      	ldr	r3, [r7, #4]
 801698a:	681b      	ldr	r3, [r3, #0]
 801698c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8016990:	60da      	str	r2, [r3, #12]

  (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8016992:	687b      	ldr	r3, [r7, #4]
 8016994:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016996:	4618      	mov	r0, r3
 8016998:	f7ec fbff 	bl	800319a <HAL_DMA_Abort_IT>

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 801699c:	687b      	ldr	r3, [r7, #4]
 801699e:	681b      	ldr	r3, [r3, #0]
 80169a0:	6a1a      	ldr	r2, [r3, #32]
 80169a2:	f241 1311 	movw	r3, #4369	@ 0x1111
 80169a6:	4013      	ands	r3, r2
 80169a8:	2b00      	cmp	r3, #0
 80169aa:	d10f      	bne.n	80169cc <HAL_TIMEx_HallSensor_Stop_DMA+0x60>
 80169ac:	687b      	ldr	r3, [r7, #4]
 80169ae:	681b      	ldr	r3, [r3, #0]
 80169b0:	6a1a      	ldr	r2, [r3, #32]
 80169b2:	f240 4344 	movw	r3, #1092	@ 0x444
 80169b6:	4013      	ands	r3, r2
 80169b8:	2b00      	cmp	r3, #0
 80169ba:	d107      	bne.n	80169cc <HAL_TIMEx_HallSensor_Stop_DMA+0x60>
 80169bc:	687b      	ldr	r3, [r7, #4]
 80169be:	681b      	ldr	r3, [r3, #0]
 80169c0:	681a      	ldr	r2, [r3, #0]
 80169c2:	687b      	ldr	r3, [r7, #4]
 80169c4:	681b      	ldr	r3, [r3, #0]
 80169c6:	f022 0201 	bic.w	r2, r2, #1
 80169ca:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80169cc:	687b      	ldr	r3, [r7, #4]
 80169ce:	2201      	movs	r2, #1
 80169d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80169d4:	687b      	ldr	r3, [r7, #4]
 80169d6:	2201      	movs	r2, #1
 80169d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Return function status */
  return HAL_OK;
 80169dc:	2300      	movs	r3, #0
}
 80169de:	4618      	mov	r0, r3
 80169e0:	3708      	adds	r7, #8
 80169e2:	46bd      	mov	sp, r7
 80169e4:	bd80      	pop	{r7, pc}
	...

080169e8 <HAL_TIMEx_OCN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_OCN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80169e8:	b580      	push	{r7, lr}
 80169ea:	b084      	sub	sp, #16
 80169ec:	af00      	add	r7, sp, #0
 80169ee:	6078      	str	r0, [r7, #4]
 80169f0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80169f2:	683b      	ldr	r3, [r7, #0]
 80169f4:	2b00      	cmp	r3, #0
 80169f6:	d109      	bne.n	8016a0c <HAL_TIMEx_OCN_Start+0x24>
 80169f8:	687b      	ldr	r3, [r7, #4]
 80169fa:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80169fe:	b2db      	uxtb	r3, r3
 8016a00:	2b01      	cmp	r3, #1
 8016a02:	bf14      	ite	ne
 8016a04:	2301      	movne	r3, #1
 8016a06:	2300      	moveq	r3, #0
 8016a08:	b2db      	uxtb	r3, r3
 8016a0a:	e022      	b.n	8016a52 <HAL_TIMEx_OCN_Start+0x6a>
 8016a0c:	683b      	ldr	r3, [r7, #0]
 8016a0e:	2b04      	cmp	r3, #4
 8016a10:	d109      	bne.n	8016a26 <HAL_TIMEx_OCN_Start+0x3e>
 8016a12:	687b      	ldr	r3, [r7, #4]
 8016a14:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8016a18:	b2db      	uxtb	r3, r3
 8016a1a:	2b01      	cmp	r3, #1
 8016a1c:	bf14      	ite	ne
 8016a1e:	2301      	movne	r3, #1
 8016a20:	2300      	moveq	r3, #0
 8016a22:	b2db      	uxtb	r3, r3
 8016a24:	e015      	b.n	8016a52 <HAL_TIMEx_OCN_Start+0x6a>
 8016a26:	683b      	ldr	r3, [r7, #0]
 8016a28:	2b08      	cmp	r3, #8
 8016a2a:	d109      	bne.n	8016a40 <HAL_TIMEx_OCN_Start+0x58>
 8016a2c:	687b      	ldr	r3, [r7, #4]
 8016a2e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8016a32:	b2db      	uxtb	r3, r3
 8016a34:	2b01      	cmp	r3, #1
 8016a36:	bf14      	ite	ne
 8016a38:	2301      	movne	r3, #1
 8016a3a:	2300      	moveq	r3, #0
 8016a3c:	b2db      	uxtb	r3, r3
 8016a3e:	e008      	b.n	8016a52 <HAL_TIMEx_OCN_Start+0x6a>
 8016a40:	687b      	ldr	r3, [r7, #4]
 8016a42:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8016a46:	b2db      	uxtb	r3, r3
 8016a48:	2b01      	cmp	r3, #1
 8016a4a:	bf14      	ite	ne
 8016a4c:	2301      	movne	r3, #1
 8016a4e:	2300      	moveq	r3, #0
 8016a50:	b2db      	uxtb	r3, r3
 8016a52:	2b00      	cmp	r3, #0
 8016a54:	d001      	beq.n	8016a5a <HAL_TIMEx_OCN_Start+0x72>
  {
    return HAL_ERROR;
 8016a56:	2301      	movs	r3, #1
 8016a58:	e06d      	b.n	8016b36 <HAL_TIMEx_OCN_Start+0x14e>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8016a5a:	683b      	ldr	r3, [r7, #0]
 8016a5c:	2b00      	cmp	r3, #0
 8016a5e:	d104      	bne.n	8016a6a <HAL_TIMEx_OCN_Start+0x82>
 8016a60:	687b      	ldr	r3, [r7, #4]
 8016a62:	2202      	movs	r2, #2
 8016a64:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8016a68:	e013      	b.n	8016a92 <HAL_TIMEx_OCN_Start+0xaa>
 8016a6a:	683b      	ldr	r3, [r7, #0]
 8016a6c:	2b04      	cmp	r3, #4
 8016a6e:	d104      	bne.n	8016a7a <HAL_TIMEx_OCN_Start+0x92>
 8016a70:	687b      	ldr	r3, [r7, #4]
 8016a72:	2202      	movs	r2, #2
 8016a74:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8016a78:	e00b      	b.n	8016a92 <HAL_TIMEx_OCN_Start+0xaa>
 8016a7a:	683b      	ldr	r3, [r7, #0]
 8016a7c:	2b08      	cmp	r3, #8
 8016a7e:	d104      	bne.n	8016a8a <HAL_TIMEx_OCN_Start+0xa2>
 8016a80:	687b      	ldr	r3, [r7, #4]
 8016a82:	2202      	movs	r2, #2
 8016a84:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8016a88:	e003      	b.n	8016a92 <HAL_TIMEx_OCN_Start+0xaa>
 8016a8a:	687b      	ldr	r3, [r7, #4]
 8016a8c:	2202      	movs	r2, #2
 8016a8e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Enable the Capture compare channel N */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8016a92:	687b      	ldr	r3, [r7, #4]
 8016a94:	681b      	ldr	r3, [r3, #0]
 8016a96:	2204      	movs	r2, #4
 8016a98:	6839      	ldr	r1, [r7, #0]
 8016a9a:	4618      	mov	r0, r3
 8016a9c:	f001 fdca 	bl	8018634 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8016aa0:	687b      	ldr	r3, [r7, #4]
 8016aa2:	681b      	ldr	r3, [r3, #0]
 8016aa4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8016aa6:	687b      	ldr	r3, [r7, #4]
 8016aa8:	681b      	ldr	r3, [r3, #0]
 8016aaa:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8016aae:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8016ab0:	687b      	ldr	r3, [r7, #4]
 8016ab2:	681b      	ldr	r3, [r3, #0]
 8016ab4:	4a22      	ldr	r2, [pc, #136]	@ (8016b40 <HAL_TIMEx_OCN_Start+0x158>)
 8016ab6:	4293      	cmp	r3, r2
 8016ab8:	d022      	beq.n	8016b00 <HAL_TIMEx_OCN_Start+0x118>
 8016aba:	687b      	ldr	r3, [r7, #4]
 8016abc:	681b      	ldr	r3, [r3, #0]
 8016abe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8016ac2:	d01d      	beq.n	8016b00 <HAL_TIMEx_OCN_Start+0x118>
 8016ac4:	687b      	ldr	r3, [r7, #4]
 8016ac6:	681b      	ldr	r3, [r3, #0]
 8016ac8:	4a1e      	ldr	r2, [pc, #120]	@ (8016b44 <HAL_TIMEx_OCN_Start+0x15c>)
 8016aca:	4293      	cmp	r3, r2
 8016acc:	d018      	beq.n	8016b00 <HAL_TIMEx_OCN_Start+0x118>
 8016ace:	687b      	ldr	r3, [r7, #4]
 8016ad0:	681b      	ldr	r3, [r3, #0]
 8016ad2:	4a1d      	ldr	r2, [pc, #116]	@ (8016b48 <HAL_TIMEx_OCN_Start+0x160>)
 8016ad4:	4293      	cmp	r3, r2
 8016ad6:	d013      	beq.n	8016b00 <HAL_TIMEx_OCN_Start+0x118>
 8016ad8:	687b      	ldr	r3, [r7, #4]
 8016ada:	681b      	ldr	r3, [r3, #0]
 8016adc:	4a1b      	ldr	r2, [pc, #108]	@ (8016b4c <HAL_TIMEx_OCN_Start+0x164>)
 8016ade:	4293      	cmp	r3, r2
 8016ae0:	d00e      	beq.n	8016b00 <HAL_TIMEx_OCN_Start+0x118>
 8016ae2:	687b      	ldr	r3, [r7, #4]
 8016ae4:	681b      	ldr	r3, [r3, #0]
 8016ae6:	4a1a      	ldr	r2, [pc, #104]	@ (8016b50 <HAL_TIMEx_OCN_Start+0x168>)
 8016ae8:	4293      	cmp	r3, r2
 8016aea:	d009      	beq.n	8016b00 <HAL_TIMEx_OCN_Start+0x118>
 8016aec:	687b      	ldr	r3, [r7, #4]
 8016aee:	681b      	ldr	r3, [r3, #0]
 8016af0:	4a18      	ldr	r2, [pc, #96]	@ (8016b54 <HAL_TIMEx_OCN_Start+0x16c>)
 8016af2:	4293      	cmp	r3, r2
 8016af4:	d004      	beq.n	8016b00 <HAL_TIMEx_OCN_Start+0x118>
 8016af6:	687b      	ldr	r3, [r7, #4]
 8016af8:	681b      	ldr	r3, [r3, #0]
 8016afa:	4a17      	ldr	r2, [pc, #92]	@ (8016b58 <HAL_TIMEx_OCN_Start+0x170>)
 8016afc:	4293      	cmp	r3, r2
 8016afe:	d111      	bne.n	8016b24 <HAL_TIMEx_OCN_Start+0x13c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8016b00:	687b      	ldr	r3, [r7, #4]
 8016b02:	681b      	ldr	r3, [r3, #0]
 8016b04:	689b      	ldr	r3, [r3, #8]
 8016b06:	f003 0307 	and.w	r3, r3, #7
 8016b0a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8016b0c:	68fb      	ldr	r3, [r7, #12]
 8016b0e:	2b06      	cmp	r3, #6
 8016b10:	d010      	beq.n	8016b34 <HAL_TIMEx_OCN_Start+0x14c>
    {
      __HAL_TIM_ENABLE(htim);
 8016b12:	687b      	ldr	r3, [r7, #4]
 8016b14:	681b      	ldr	r3, [r3, #0]
 8016b16:	681a      	ldr	r2, [r3, #0]
 8016b18:	687b      	ldr	r3, [r7, #4]
 8016b1a:	681b      	ldr	r3, [r3, #0]
 8016b1c:	f042 0201 	orr.w	r2, r2, #1
 8016b20:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8016b22:	e007      	b.n	8016b34 <HAL_TIMEx_OCN_Start+0x14c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8016b24:	687b      	ldr	r3, [r7, #4]
 8016b26:	681b      	ldr	r3, [r3, #0]
 8016b28:	681a      	ldr	r2, [r3, #0]
 8016b2a:	687b      	ldr	r3, [r7, #4]
 8016b2c:	681b      	ldr	r3, [r3, #0]
 8016b2e:	f042 0201 	orr.w	r2, r2, #1
 8016b32:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8016b34:	2300      	movs	r3, #0
}
 8016b36:	4618      	mov	r0, r3
 8016b38:	3710      	adds	r7, #16
 8016b3a:	46bd      	mov	sp, r7
 8016b3c:	bd80      	pop	{r7, pc}
 8016b3e:	bf00      	nop
 8016b40:	40010000 	.word	0x40010000
 8016b44:	40000400 	.word	0x40000400
 8016b48:	40000800 	.word	0x40000800
 8016b4c:	40000c00 	.word	0x40000c00
 8016b50:	40010400 	.word	0x40010400
 8016b54:	40014000 	.word	0x40014000
 8016b58:	40001800 	.word	0x40001800

08016b5c <HAL_TIMEx_OCN_Stop>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_OCN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8016b5c:	b580      	push	{r7, lr}
 8016b5e:	b082      	sub	sp, #8
 8016b60:	af00      	add	r7, sp, #0
 8016b62:	6078      	str	r0, [r7, #4]
 8016b64:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel N */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 8016b66:	687b      	ldr	r3, [r7, #4]
 8016b68:	681b      	ldr	r3, [r3, #0]
 8016b6a:	2200      	movs	r2, #0
 8016b6c:	6839      	ldr	r1, [r7, #0]
 8016b6e:	4618      	mov	r0, r3
 8016b70:	f001 fd60 	bl	8018634 <TIM_CCxNChannelCmd>

  /* Disable the Main Output */
  __HAL_TIM_MOE_DISABLE(htim);
 8016b74:	687b      	ldr	r3, [r7, #4]
 8016b76:	681b      	ldr	r3, [r3, #0]
 8016b78:	6a1a      	ldr	r2, [r3, #32]
 8016b7a:	f241 1311 	movw	r3, #4369	@ 0x1111
 8016b7e:	4013      	ands	r3, r2
 8016b80:	2b00      	cmp	r3, #0
 8016b82:	d10f      	bne.n	8016ba4 <HAL_TIMEx_OCN_Stop+0x48>
 8016b84:	687b      	ldr	r3, [r7, #4]
 8016b86:	681b      	ldr	r3, [r3, #0]
 8016b88:	6a1a      	ldr	r2, [r3, #32]
 8016b8a:	f240 4344 	movw	r3, #1092	@ 0x444
 8016b8e:	4013      	ands	r3, r2
 8016b90:	2b00      	cmp	r3, #0
 8016b92:	d107      	bne.n	8016ba4 <HAL_TIMEx_OCN_Stop+0x48>
 8016b94:	687b      	ldr	r3, [r7, #4]
 8016b96:	681b      	ldr	r3, [r3, #0]
 8016b98:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8016b9a:	687b      	ldr	r3, [r7, #4]
 8016b9c:	681b      	ldr	r3, [r3, #0]
 8016b9e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8016ba2:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8016ba4:	687b      	ldr	r3, [r7, #4]
 8016ba6:	681b      	ldr	r3, [r3, #0]
 8016ba8:	6a1a      	ldr	r2, [r3, #32]
 8016baa:	f241 1311 	movw	r3, #4369	@ 0x1111
 8016bae:	4013      	ands	r3, r2
 8016bb0:	2b00      	cmp	r3, #0
 8016bb2:	d10f      	bne.n	8016bd4 <HAL_TIMEx_OCN_Stop+0x78>
 8016bb4:	687b      	ldr	r3, [r7, #4]
 8016bb6:	681b      	ldr	r3, [r3, #0]
 8016bb8:	6a1a      	ldr	r2, [r3, #32]
 8016bba:	f240 4344 	movw	r3, #1092	@ 0x444
 8016bbe:	4013      	ands	r3, r2
 8016bc0:	2b00      	cmp	r3, #0
 8016bc2:	d107      	bne.n	8016bd4 <HAL_TIMEx_OCN_Stop+0x78>
 8016bc4:	687b      	ldr	r3, [r7, #4]
 8016bc6:	681b      	ldr	r3, [r3, #0]
 8016bc8:	681a      	ldr	r2, [r3, #0]
 8016bca:	687b      	ldr	r3, [r7, #4]
 8016bcc:	681b      	ldr	r3, [r3, #0]
 8016bce:	f022 0201 	bic.w	r2, r2, #1
 8016bd2:	601a      	str	r2, [r3, #0]

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8016bd4:	683b      	ldr	r3, [r7, #0]
 8016bd6:	2b00      	cmp	r3, #0
 8016bd8:	d104      	bne.n	8016be4 <HAL_TIMEx_OCN_Stop+0x88>
 8016bda:	687b      	ldr	r3, [r7, #4]
 8016bdc:	2201      	movs	r2, #1
 8016bde:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8016be2:	e013      	b.n	8016c0c <HAL_TIMEx_OCN_Stop+0xb0>
 8016be4:	683b      	ldr	r3, [r7, #0]
 8016be6:	2b04      	cmp	r3, #4
 8016be8:	d104      	bne.n	8016bf4 <HAL_TIMEx_OCN_Stop+0x98>
 8016bea:	687b      	ldr	r3, [r7, #4]
 8016bec:	2201      	movs	r2, #1
 8016bee:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8016bf2:	e00b      	b.n	8016c0c <HAL_TIMEx_OCN_Stop+0xb0>
 8016bf4:	683b      	ldr	r3, [r7, #0]
 8016bf6:	2b08      	cmp	r3, #8
 8016bf8:	d104      	bne.n	8016c04 <HAL_TIMEx_OCN_Stop+0xa8>
 8016bfa:	687b      	ldr	r3, [r7, #4]
 8016bfc:	2201      	movs	r2, #1
 8016bfe:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8016c02:	e003      	b.n	8016c0c <HAL_TIMEx_OCN_Stop+0xb0>
 8016c04:	687b      	ldr	r3, [r7, #4]
 8016c06:	2201      	movs	r2, #1
 8016c08:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Return function status */
  return HAL_OK;
 8016c0c:	2300      	movs	r3, #0
}
 8016c0e:	4618      	mov	r0, r3
 8016c10:	3708      	adds	r7, #8
 8016c12:	46bd      	mov	sp, r7
 8016c14:	bd80      	pop	{r7, pc}
	...

08016c18 <HAL_TIMEx_OCN_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_OCN_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8016c18:	b580      	push	{r7, lr}
 8016c1a:	b084      	sub	sp, #16
 8016c1c:	af00      	add	r7, sp, #0
 8016c1e:	6078      	str	r0, [r7, #4]
 8016c20:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8016c22:	2300      	movs	r3, #0
 8016c24:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8016c26:	683b      	ldr	r3, [r7, #0]
 8016c28:	2b00      	cmp	r3, #0
 8016c2a:	d109      	bne.n	8016c40 <HAL_TIMEx_OCN_Start_IT+0x28>
 8016c2c:	687b      	ldr	r3, [r7, #4]
 8016c2e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8016c32:	b2db      	uxtb	r3, r3
 8016c34:	2b01      	cmp	r3, #1
 8016c36:	bf14      	ite	ne
 8016c38:	2301      	movne	r3, #1
 8016c3a:	2300      	moveq	r3, #0
 8016c3c:	b2db      	uxtb	r3, r3
 8016c3e:	e022      	b.n	8016c86 <HAL_TIMEx_OCN_Start_IT+0x6e>
 8016c40:	683b      	ldr	r3, [r7, #0]
 8016c42:	2b04      	cmp	r3, #4
 8016c44:	d109      	bne.n	8016c5a <HAL_TIMEx_OCN_Start_IT+0x42>
 8016c46:	687b      	ldr	r3, [r7, #4]
 8016c48:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8016c4c:	b2db      	uxtb	r3, r3
 8016c4e:	2b01      	cmp	r3, #1
 8016c50:	bf14      	ite	ne
 8016c52:	2301      	movne	r3, #1
 8016c54:	2300      	moveq	r3, #0
 8016c56:	b2db      	uxtb	r3, r3
 8016c58:	e015      	b.n	8016c86 <HAL_TIMEx_OCN_Start_IT+0x6e>
 8016c5a:	683b      	ldr	r3, [r7, #0]
 8016c5c:	2b08      	cmp	r3, #8
 8016c5e:	d109      	bne.n	8016c74 <HAL_TIMEx_OCN_Start_IT+0x5c>
 8016c60:	687b      	ldr	r3, [r7, #4]
 8016c62:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8016c66:	b2db      	uxtb	r3, r3
 8016c68:	2b01      	cmp	r3, #1
 8016c6a:	bf14      	ite	ne
 8016c6c:	2301      	movne	r3, #1
 8016c6e:	2300      	moveq	r3, #0
 8016c70:	b2db      	uxtb	r3, r3
 8016c72:	e008      	b.n	8016c86 <HAL_TIMEx_OCN_Start_IT+0x6e>
 8016c74:	687b      	ldr	r3, [r7, #4]
 8016c76:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8016c7a:	b2db      	uxtb	r3, r3
 8016c7c:	2b01      	cmp	r3, #1
 8016c7e:	bf14      	ite	ne
 8016c80:	2301      	movne	r3, #1
 8016c82:	2300      	moveq	r3, #0
 8016c84:	b2db      	uxtb	r3, r3
 8016c86:	2b00      	cmp	r3, #0
 8016c88:	d001      	beq.n	8016c8e <HAL_TIMEx_OCN_Start_IT+0x76>
  {
    return HAL_ERROR;
 8016c8a:	2301      	movs	r3, #1
 8016c8c:	e0a3      	b.n	8016dd6 <HAL_TIMEx_OCN_Start_IT+0x1be>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8016c8e:	683b      	ldr	r3, [r7, #0]
 8016c90:	2b00      	cmp	r3, #0
 8016c92:	d104      	bne.n	8016c9e <HAL_TIMEx_OCN_Start_IT+0x86>
 8016c94:	687b      	ldr	r3, [r7, #4]
 8016c96:	2202      	movs	r2, #2
 8016c98:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8016c9c:	e013      	b.n	8016cc6 <HAL_TIMEx_OCN_Start_IT+0xae>
 8016c9e:	683b      	ldr	r3, [r7, #0]
 8016ca0:	2b04      	cmp	r3, #4
 8016ca2:	d104      	bne.n	8016cae <HAL_TIMEx_OCN_Start_IT+0x96>
 8016ca4:	687b      	ldr	r3, [r7, #4]
 8016ca6:	2202      	movs	r2, #2
 8016ca8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8016cac:	e00b      	b.n	8016cc6 <HAL_TIMEx_OCN_Start_IT+0xae>
 8016cae:	683b      	ldr	r3, [r7, #0]
 8016cb0:	2b08      	cmp	r3, #8
 8016cb2:	d104      	bne.n	8016cbe <HAL_TIMEx_OCN_Start_IT+0xa6>
 8016cb4:	687b      	ldr	r3, [r7, #4]
 8016cb6:	2202      	movs	r2, #2
 8016cb8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8016cbc:	e003      	b.n	8016cc6 <HAL_TIMEx_OCN_Start_IT+0xae>
 8016cbe:	687b      	ldr	r3, [r7, #4]
 8016cc0:	2202      	movs	r2, #2
 8016cc2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 8016cc6:	683b      	ldr	r3, [r7, #0]
 8016cc8:	2b08      	cmp	r3, #8
 8016cca:	d01b      	beq.n	8016d04 <HAL_TIMEx_OCN_Start_IT+0xec>
 8016ccc:	683b      	ldr	r3, [r7, #0]
 8016cce:	2b08      	cmp	r3, #8
 8016cd0:	d821      	bhi.n	8016d16 <HAL_TIMEx_OCN_Start_IT+0xfe>
 8016cd2:	683b      	ldr	r3, [r7, #0]
 8016cd4:	2b00      	cmp	r3, #0
 8016cd6:	d003      	beq.n	8016ce0 <HAL_TIMEx_OCN_Start_IT+0xc8>
 8016cd8:	683b      	ldr	r3, [r7, #0]
 8016cda:	2b04      	cmp	r3, #4
 8016cdc:	d009      	beq.n	8016cf2 <HAL_TIMEx_OCN_Start_IT+0xda>
 8016cde:	e01a      	b.n	8016d16 <HAL_TIMEx_OCN_Start_IT+0xfe>
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Output Compare interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8016ce0:	687b      	ldr	r3, [r7, #4]
 8016ce2:	681b      	ldr	r3, [r3, #0]
 8016ce4:	68da      	ldr	r2, [r3, #12]
 8016ce6:	687b      	ldr	r3, [r7, #4]
 8016ce8:	681b      	ldr	r3, [r3, #0]
 8016cea:	f042 0202 	orr.w	r2, r2, #2
 8016cee:	60da      	str	r2, [r3, #12]
      break;
 8016cf0:	e014      	b.n	8016d1c <HAL_TIMEx_OCN_Start_IT+0x104>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Output Compare interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8016cf2:	687b      	ldr	r3, [r7, #4]
 8016cf4:	681b      	ldr	r3, [r3, #0]
 8016cf6:	68da      	ldr	r2, [r3, #12]
 8016cf8:	687b      	ldr	r3, [r7, #4]
 8016cfa:	681b      	ldr	r3, [r3, #0]
 8016cfc:	f042 0204 	orr.w	r2, r2, #4
 8016d00:	60da      	str	r2, [r3, #12]
      break;
 8016d02:	e00b      	b.n	8016d1c <HAL_TIMEx_OCN_Start_IT+0x104>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Output Compare interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8016d04:	687b      	ldr	r3, [r7, #4]
 8016d06:	681b      	ldr	r3, [r3, #0]
 8016d08:	68da      	ldr	r2, [r3, #12]
 8016d0a:	687b      	ldr	r3, [r7, #4]
 8016d0c:	681b      	ldr	r3, [r3, #0]
 8016d0e:	f042 0208 	orr.w	r2, r2, #8
 8016d12:	60da      	str	r2, [r3, #12]
      break;
 8016d14:	e002      	b.n	8016d1c <HAL_TIMEx_OCN_Start_IT+0x104>
    }


    default:
      status = HAL_ERROR;
 8016d16:	2301      	movs	r3, #1
 8016d18:	73fb      	strb	r3, [r7, #15]
      break;
 8016d1a:	bf00      	nop
  }

  if (status == HAL_OK)
 8016d1c:	7bfb      	ldrb	r3, [r7, #15]
 8016d1e:	2b00      	cmp	r3, #0
 8016d20:	d158      	bne.n	8016dd4 <HAL_TIMEx_OCN_Start_IT+0x1bc>
  {
    /* Enable the TIM Break interrupt */
    __HAL_TIM_ENABLE_IT(htim, TIM_IT_BREAK);
 8016d22:	687b      	ldr	r3, [r7, #4]
 8016d24:	681b      	ldr	r3, [r3, #0]
 8016d26:	68da      	ldr	r2, [r3, #12]
 8016d28:	687b      	ldr	r3, [r7, #4]
 8016d2a:	681b      	ldr	r3, [r3, #0]
 8016d2c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8016d30:	60da      	str	r2, [r3, #12]

    /* Enable the Capture compare channel N */
    TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8016d32:	687b      	ldr	r3, [r7, #4]
 8016d34:	681b      	ldr	r3, [r3, #0]
 8016d36:	2204      	movs	r2, #4
 8016d38:	6839      	ldr	r1, [r7, #0]
 8016d3a:	4618      	mov	r0, r3
 8016d3c:	f001 fc7a 	bl	8018634 <TIM_CCxNChannelCmd>

    /* Enable the Main Output */
    __HAL_TIM_MOE_ENABLE(htim);
 8016d40:	687b      	ldr	r3, [r7, #4]
 8016d42:	681b      	ldr	r3, [r3, #0]
 8016d44:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8016d46:	687b      	ldr	r3, [r7, #4]
 8016d48:	681b      	ldr	r3, [r3, #0]
 8016d4a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8016d4e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8016d50:	687b      	ldr	r3, [r7, #4]
 8016d52:	681b      	ldr	r3, [r3, #0]
 8016d54:	4a22      	ldr	r2, [pc, #136]	@ (8016de0 <HAL_TIMEx_OCN_Start_IT+0x1c8>)
 8016d56:	4293      	cmp	r3, r2
 8016d58:	d022      	beq.n	8016da0 <HAL_TIMEx_OCN_Start_IT+0x188>
 8016d5a:	687b      	ldr	r3, [r7, #4]
 8016d5c:	681b      	ldr	r3, [r3, #0]
 8016d5e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8016d62:	d01d      	beq.n	8016da0 <HAL_TIMEx_OCN_Start_IT+0x188>
 8016d64:	687b      	ldr	r3, [r7, #4]
 8016d66:	681b      	ldr	r3, [r3, #0]
 8016d68:	4a1e      	ldr	r2, [pc, #120]	@ (8016de4 <HAL_TIMEx_OCN_Start_IT+0x1cc>)
 8016d6a:	4293      	cmp	r3, r2
 8016d6c:	d018      	beq.n	8016da0 <HAL_TIMEx_OCN_Start_IT+0x188>
 8016d6e:	687b      	ldr	r3, [r7, #4]
 8016d70:	681b      	ldr	r3, [r3, #0]
 8016d72:	4a1d      	ldr	r2, [pc, #116]	@ (8016de8 <HAL_TIMEx_OCN_Start_IT+0x1d0>)
 8016d74:	4293      	cmp	r3, r2
 8016d76:	d013      	beq.n	8016da0 <HAL_TIMEx_OCN_Start_IT+0x188>
 8016d78:	687b      	ldr	r3, [r7, #4]
 8016d7a:	681b      	ldr	r3, [r3, #0]
 8016d7c:	4a1b      	ldr	r2, [pc, #108]	@ (8016dec <HAL_TIMEx_OCN_Start_IT+0x1d4>)
 8016d7e:	4293      	cmp	r3, r2
 8016d80:	d00e      	beq.n	8016da0 <HAL_TIMEx_OCN_Start_IT+0x188>
 8016d82:	687b      	ldr	r3, [r7, #4]
 8016d84:	681b      	ldr	r3, [r3, #0]
 8016d86:	4a1a      	ldr	r2, [pc, #104]	@ (8016df0 <HAL_TIMEx_OCN_Start_IT+0x1d8>)
 8016d88:	4293      	cmp	r3, r2
 8016d8a:	d009      	beq.n	8016da0 <HAL_TIMEx_OCN_Start_IT+0x188>
 8016d8c:	687b      	ldr	r3, [r7, #4]
 8016d8e:	681b      	ldr	r3, [r3, #0]
 8016d90:	4a18      	ldr	r2, [pc, #96]	@ (8016df4 <HAL_TIMEx_OCN_Start_IT+0x1dc>)
 8016d92:	4293      	cmp	r3, r2
 8016d94:	d004      	beq.n	8016da0 <HAL_TIMEx_OCN_Start_IT+0x188>
 8016d96:	687b      	ldr	r3, [r7, #4]
 8016d98:	681b      	ldr	r3, [r3, #0]
 8016d9a:	4a17      	ldr	r2, [pc, #92]	@ (8016df8 <HAL_TIMEx_OCN_Start_IT+0x1e0>)
 8016d9c:	4293      	cmp	r3, r2
 8016d9e:	d111      	bne.n	8016dc4 <HAL_TIMEx_OCN_Start_IT+0x1ac>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8016da0:	687b      	ldr	r3, [r7, #4]
 8016da2:	681b      	ldr	r3, [r3, #0]
 8016da4:	689b      	ldr	r3, [r3, #8]
 8016da6:	f003 0307 	and.w	r3, r3, #7
 8016daa:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8016dac:	68bb      	ldr	r3, [r7, #8]
 8016dae:	2b06      	cmp	r3, #6
 8016db0:	d010      	beq.n	8016dd4 <HAL_TIMEx_OCN_Start_IT+0x1bc>
      {
        __HAL_TIM_ENABLE(htim);
 8016db2:	687b      	ldr	r3, [r7, #4]
 8016db4:	681b      	ldr	r3, [r3, #0]
 8016db6:	681a      	ldr	r2, [r3, #0]
 8016db8:	687b      	ldr	r3, [r7, #4]
 8016dba:	681b      	ldr	r3, [r3, #0]
 8016dbc:	f042 0201 	orr.w	r2, r2, #1
 8016dc0:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8016dc2:	e007      	b.n	8016dd4 <HAL_TIMEx_OCN_Start_IT+0x1bc>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8016dc4:	687b      	ldr	r3, [r7, #4]
 8016dc6:	681b      	ldr	r3, [r3, #0]
 8016dc8:	681a      	ldr	r2, [r3, #0]
 8016dca:	687b      	ldr	r3, [r7, #4]
 8016dcc:	681b      	ldr	r3, [r3, #0]
 8016dce:	f042 0201 	orr.w	r2, r2, #1
 8016dd2:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8016dd4:	7bfb      	ldrb	r3, [r7, #15]
}
 8016dd6:	4618      	mov	r0, r3
 8016dd8:	3710      	adds	r7, #16
 8016dda:	46bd      	mov	sp, r7
 8016ddc:	bd80      	pop	{r7, pc}
 8016dde:	bf00      	nop
 8016de0:	40010000 	.word	0x40010000
 8016de4:	40000400 	.word	0x40000400
 8016de8:	40000800 	.word	0x40000800
 8016dec:	40000c00 	.word	0x40000c00
 8016df0:	40010400 	.word	0x40010400
 8016df4:	40014000 	.word	0x40014000
 8016df8:	40001800 	.word	0x40001800

08016dfc <HAL_TIMEx_OCN_Stop_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_OCN_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8016dfc:	b580      	push	{r7, lr}
 8016dfe:	b084      	sub	sp, #16
 8016e00:	af00      	add	r7, sp, #0
 8016e02:	6078      	str	r0, [r7, #4]
 8016e04:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8016e06:	2300      	movs	r3, #0
 8016e08:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpccer;

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8016e0a:	683b      	ldr	r3, [r7, #0]
 8016e0c:	2b08      	cmp	r3, #8
 8016e0e:	d01b      	beq.n	8016e48 <HAL_TIMEx_OCN_Stop_IT+0x4c>
 8016e10:	683b      	ldr	r3, [r7, #0]
 8016e12:	2b08      	cmp	r3, #8
 8016e14:	d821      	bhi.n	8016e5a <HAL_TIMEx_OCN_Stop_IT+0x5e>
 8016e16:	683b      	ldr	r3, [r7, #0]
 8016e18:	2b00      	cmp	r3, #0
 8016e1a:	d003      	beq.n	8016e24 <HAL_TIMEx_OCN_Stop_IT+0x28>
 8016e1c:	683b      	ldr	r3, [r7, #0]
 8016e1e:	2b04      	cmp	r3, #4
 8016e20:	d009      	beq.n	8016e36 <HAL_TIMEx_OCN_Stop_IT+0x3a>
 8016e22:	e01a      	b.n	8016e5a <HAL_TIMEx_OCN_Stop_IT+0x5e>
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Output Compare interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8016e24:	687b      	ldr	r3, [r7, #4]
 8016e26:	681b      	ldr	r3, [r3, #0]
 8016e28:	68da      	ldr	r2, [r3, #12]
 8016e2a:	687b      	ldr	r3, [r7, #4]
 8016e2c:	681b      	ldr	r3, [r3, #0]
 8016e2e:	f022 0202 	bic.w	r2, r2, #2
 8016e32:	60da      	str	r2, [r3, #12]
      break;
 8016e34:	e014      	b.n	8016e60 <HAL_TIMEx_OCN_Stop_IT+0x64>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Output Compare interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8016e36:	687b      	ldr	r3, [r7, #4]
 8016e38:	681b      	ldr	r3, [r3, #0]
 8016e3a:	68da      	ldr	r2, [r3, #12]
 8016e3c:	687b      	ldr	r3, [r7, #4]
 8016e3e:	681b      	ldr	r3, [r3, #0]
 8016e40:	f022 0204 	bic.w	r2, r2, #4
 8016e44:	60da      	str	r2, [r3, #12]
      break;
 8016e46:	e00b      	b.n	8016e60 <HAL_TIMEx_OCN_Stop_IT+0x64>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Output Compare interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8016e48:	687b      	ldr	r3, [r7, #4]
 8016e4a:	681b      	ldr	r3, [r3, #0]
 8016e4c:	68da      	ldr	r2, [r3, #12]
 8016e4e:	687b      	ldr	r3, [r7, #4]
 8016e50:	681b      	ldr	r3, [r3, #0]
 8016e52:	f022 0208 	bic.w	r2, r2, #8
 8016e56:	60da      	str	r2, [r3, #12]
      break;
 8016e58:	e002      	b.n	8016e60 <HAL_TIMEx_OCN_Stop_IT+0x64>
    }

    default:
      status = HAL_ERROR;
 8016e5a:	2301      	movs	r3, #1
 8016e5c:	73fb      	strb	r3, [r7, #15]
      break;
 8016e5e:	bf00      	nop
  }

  if (status == HAL_OK)
 8016e60:	7bfb      	ldrb	r3, [r7, #15]
 8016e62:	2b00      	cmp	r3, #0
 8016e64:	d164      	bne.n	8016f30 <HAL_TIMEx_OCN_Stop_IT+0x134>
  {
    /* Disable the Capture compare channel N */
    TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 8016e66:	687b      	ldr	r3, [r7, #4]
 8016e68:	681b      	ldr	r3, [r3, #0]
 8016e6a:	2200      	movs	r2, #0
 8016e6c:	6839      	ldr	r1, [r7, #0]
 8016e6e:	4618      	mov	r0, r3
 8016e70:	f001 fbe0 	bl	8018634 <TIM_CCxNChannelCmd>

    /* Disable the TIM Break interrupt (only if no more channel is active) */
    tmpccer = htim->Instance->CCER;
 8016e74:	687b      	ldr	r3, [r7, #4]
 8016e76:	681b      	ldr	r3, [r3, #0]
 8016e78:	6a1b      	ldr	r3, [r3, #32]
 8016e7a:	60bb      	str	r3, [r7, #8]
    if ((tmpccer & TIM_CCER_CCxNE_MASK) == (uint32_t)RESET)
 8016e7c:	68ba      	ldr	r2, [r7, #8]
 8016e7e:	f240 4344 	movw	r3, #1092	@ 0x444
 8016e82:	4013      	ands	r3, r2
 8016e84:	2b00      	cmp	r3, #0
 8016e86:	d107      	bne.n	8016e98 <HAL_TIMEx_OCN_Stop_IT+0x9c>
    {
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_BREAK);
 8016e88:	687b      	ldr	r3, [r7, #4]
 8016e8a:	681b      	ldr	r3, [r3, #0]
 8016e8c:	68da      	ldr	r2, [r3, #12]
 8016e8e:	687b      	ldr	r3, [r7, #4]
 8016e90:	681b      	ldr	r3, [r3, #0]
 8016e92:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8016e96:	60da      	str	r2, [r3, #12]
    }

    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8016e98:	687b      	ldr	r3, [r7, #4]
 8016e9a:	681b      	ldr	r3, [r3, #0]
 8016e9c:	6a1a      	ldr	r2, [r3, #32]
 8016e9e:	f241 1311 	movw	r3, #4369	@ 0x1111
 8016ea2:	4013      	ands	r3, r2
 8016ea4:	2b00      	cmp	r3, #0
 8016ea6:	d10f      	bne.n	8016ec8 <HAL_TIMEx_OCN_Stop_IT+0xcc>
 8016ea8:	687b      	ldr	r3, [r7, #4]
 8016eaa:	681b      	ldr	r3, [r3, #0]
 8016eac:	6a1a      	ldr	r2, [r3, #32]
 8016eae:	f240 4344 	movw	r3, #1092	@ 0x444
 8016eb2:	4013      	ands	r3, r2
 8016eb4:	2b00      	cmp	r3, #0
 8016eb6:	d107      	bne.n	8016ec8 <HAL_TIMEx_OCN_Stop_IT+0xcc>
 8016eb8:	687b      	ldr	r3, [r7, #4]
 8016eba:	681b      	ldr	r3, [r3, #0]
 8016ebc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8016ebe:	687b      	ldr	r3, [r7, #4]
 8016ec0:	681b      	ldr	r3, [r3, #0]
 8016ec2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8016ec6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8016ec8:	687b      	ldr	r3, [r7, #4]
 8016eca:	681b      	ldr	r3, [r3, #0]
 8016ecc:	6a1a      	ldr	r2, [r3, #32]
 8016ece:	f241 1311 	movw	r3, #4369	@ 0x1111
 8016ed2:	4013      	ands	r3, r2
 8016ed4:	2b00      	cmp	r3, #0
 8016ed6:	d10f      	bne.n	8016ef8 <HAL_TIMEx_OCN_Stop_IT+0xfc>
 8016ed8:	687b      	ldr	r3, [r7, #4]
 8016eda:	681b      	ldr	r3, [r3, #0]
 8016edc:	6a1a      	ldr	r2, [r3, #32]
 8016ede:	f240 4344 	movw	r3, #1092	@ 0x444
 8016ee2:	4013      	ands	r3, r2
 8016ee4:	2b00      	cmp	r3, #0
 8016ee6:	d107      	bne.n	8016ef8 <HAL_TIMEx_OCN_Stop_IT+0xfc>
 8016ee8:	687b      	ldr	r3, [r7, #4]
 8016eea:	681b      	ldr	r3, [r3, #0]
 8016eec:	681a      	ldr	r2, [r3, #0]
 8016eee:	687b      	ldr	r3, [r7, #4]
 8016ef0:	681b      	ldr	r3, [r3, #0]
 8016ef2:	f022 0201 	bic.w	r2, r2, #1
 8016ef6:	601a      	str	r2, [r3, #0]

    /* Set the TIM complementary channel state */
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8016ef8:	683b      	ldr	r3, [r7, #0]
 8016efa:	2b00      	cmp	r3, #0
 8016efc:	d104      	bne.n	8016f08 <HAL_TIMEx_OCN_Stop_IT+0x10c>
 8016efe:	687b      	ldr	r3, [r7, #4]
 8016f00:	2201      	movs	r2, #1
 8016f02:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8016f06:	e013      	b.n	8016f30 <HAL_TIMEx_OCN_Stop_IT+0x134>
 8016f08:	683b      	ldr	r3, [r7, #0]
 8016f0a:	2b04      	cmp	r3, #4
 8016f0c:	d104      	bne.n	8016f18 <HAL_TIMEx_OCN_Stop_IT+0x11c>
 8016f0e:	687b      	ldr	r3, [r7, #4]
 8016f10:	2201      	movs	r2, #1
 8016f12:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8016f16:	e00b      	b.n	8016f30 <HAL_TIMEx_OCN_Stop_IT+0x134>
 8016f18:	683b      	ldr	r3, [r7, #0]
 8016f1a:	2b08      	cmp	r3, #8
 8016f1c:	d104      	bne.n	8016f28 <HAL_TIMEx_OCN_Stop_IT+0x12c>
 8016f1e:	687b      	ldr	r3, [r7, #4]
 8016f20:	2201      	movs	r2, #1
 8016f22:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8016f26:	e003      	b.n	8016f30 <HAL_TIMEx_OCN_Stop_IT+0x134>
 8016f28:	687b      	ldr	r3, [r7, #4]
 8016f2a:	2201      	movs	r2, #1
 8016f2c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
  }

  /* Return function status */
  return status;
 8016f30:	7bfb      	ldrb	r3, [r7, #15]
}
 8016f32:	4618      	mov	r0, r3
 8016f34:	3710      	adds	r7, #16
 8016f36:	46bd      	mov	sp, r7
 8016f38:	bd80      	pop	{r7, pc}
	...

08016f3c <HAL_TIMEx_OCN_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_OCN_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                          uint16_t Length)
{
 8016f3c:	b580      	push	{r7, lr}
 8016f3e:	b086      	sub	sp, #24
 8016f40:	af00      	add	r7, sp, #0
 8016f42:	60f8      	str	r0, [r7, #12]
 8016f44:	60b9      	str	r1, [r7, #8]
 8016f46:	607a      	str	r2, [r7, #4]
 8016f48:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 8016f4a:	2300      	movs	r3, #0
 8016f4c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Set the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8016f4e:	68bb      	ldr	r3, [r7, #8]
 8016f50:	2b00      	cmp	r3, #0
 8016f52:	d109      	bne.n	8016f68 <HAL_TIMEx_OCN_Start_DMA+0x2c>
 8016f54:	68fb      	ldr	r3, [r7, #12]
 8016f56:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8016f5a:	b2db      	uxtb	r3, r3
 8016f5c:	2b02      	cmp	r3, #2
 8016f5e:	bf0c      	ite	eq
 8016f60:	2301      	moveq	r3, #1
 8016f62:	2300      	movne	r3, #0
 8016f64:	b2db      	uxtb	r3, r3
 8016f66:	e022      	b.n	8016fae <HAL_TIMEx_OCN_Start_DMA+0x72>
 8016f68:	68bb      	ldr	r3, [r7, #8]
 8016f6a:	2b04      	cmp	r3, #4
 8016f6c:	d109      	bne.n	8016f82 <HAL_TIMEx_OCN_Start_DMA+0x46>
 8016f6e:	68fb      	ldr	r3, [r7, #12]
 8016f70:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8016f74:	b2db      	uxtb	r3, r3
 8016f76:	2b02      	cmp	r3, #2
 8016f78:	bf0c      	ite	eq
 8016f7a:	2301      	moveq	r3, #1
 8016f7c:	2300      	movne	r3, #0
 8016f7e:	b2db      	uxtb	r3, r3
 8016f80:	e015      	b.n	8016fae <HAL_TIMEx_OCN_Start_DMA+0x72>
 8016f82:	68bb      	ldr	r3, [r7, #8]
 8016f84:	2b08      	cmp	r3, #8
 8016f86:	d109      	bne.n	8016f9c <HAL_TIMEx_OCN_Start_DMA+0x60>
 8016f88:	68fb      	ldr	r3, [r7, #12]
 8016f8a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8016f8e:	b2db      	uxtb	r3, r3
 8016f90:	2b02      	cmp	r3, #2
 8016f92:	bf0c      	ite	eq
 8016f94:	2301      	moveq	r3, #1
 8016f96:	2300      	movne	r3, #0
 8016f98:	b2db      	uxtb	r3, r3
 8016f9a:	e008      	b.n	8016fae <HAL_TIMEx_OCN_Start_DMA+0x72>
 8016f9c:	68fb      	ldr	r3, [r7, #12]
 8016f9e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8016fa2:	b2db      	uxtb	r3, r3
 8016fa4:	2b02      	cmp	r3, #2
 8016fa6:	bf0c      	ite	eq
 8016fa8:	2301      	moveq	r3, #1
 8016faa:	2300      	movne	r3, #0
 8016fac:	b2db      	uxtb	r3, r3
 8016fae:	2b00      	cmp	r3, #0
 8016fb0:	d001      	beq.n	8016fb6 <HAL_TIMEx_OCN_Start_DMA+0x7a>
  {
    return HAL_BUSY;
 8016fb2:	2302      	movs	r3, #2
 8016fb4:	e129      	b.n	801720a <HAL_TIMEx_OCN_Start_DMA+0x2ce>
  }
  else if (TIM_CHANNEL_N_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8016fb6:	68bb      	ldr	r3, [r7, #8]
 8016fb8:	2b00      	cmp	r3, #0
 8016fba:	d109      	bne.n	8016fd0 <HAL_TIMEx_OCN_Start_DMA+0x94>
 8016fbc:	68fb      	ldr	r3, [r7, #12]
 8016fbe:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8016fc2:	b2db      	uxtb	r3, r3
 8016fc4:	2b01      	cmp	r3, #1
 8016fc6:	bf0c      	ite	eq
 8016fc8:	2301      	moveq	r3, #1
 8016fca:	2300      	movne	r3, #0
 8016fcc:	b2db      	uxtb	r3, r3
 8016fce:	e022      	b.n	8017016 <HAL_TIMEx_OCN_Start_DMA+0xda>
 8016fd0:	68bb      	ldr	r3, [r7, #8]
 8016fd2:	2b04      	cmp	r3, #4
 8016fd4:	d109      	bne.n	8016fea <HAL_TIMEx_OCN_Start_DMA+0xae>
 8016fd6:	68fb      	ldr	r3, [r7, #12]
 8016fd8:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8016fdc:	b2db      	uxtb	r3, r3
 8016fde:	2b01      	cmp	r3, #1
 8016fe0:	bf0c      	ite	eq
 8016fe2:	2301      	moveq	r3, #1
 8016fe4:	2300      	movne	r3, #0
 8016fe6:	b2db      	uxtb	r3, r3
 8016fe8:	e015      	b.n	8017016 <HAL_TIMEx_OCN_Start_DMA+0xda>
 8016fea:	68bb      	ldr	r3, [r7, #8]
 8016fec:	2b08      	cmp	r3, #8
 8016fee:	d109      	bne.n	8017004 <HAL_TIMEx_OCN_Start_DMA+0xc8>
 8016ff0:	68fb      	ldr	r3, [r7, #12]
 8016ff2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8016ff6:	b2db      	uxtb	r3, r3
 8016ff8:	2b01      	cmp	r3, #1
 8016ffa:	bf0c      	ite	eq
 8016ffc:	2301      	moveq	r3, #1
 8016ffe:	2300      	movne	r3, #0
 8017000:	b2db      	uxtb	r3, r3
 8017002:	e008      	b.n	8017016 <HAL_TIMEx_OCN_Start_DMA+0xda>
 8017004:	68fb      	ldr	r3, [r7, #12]
 8017006:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801700a:	b2db      	uxtb	r3, r3
 801700c:	2b01      	cmp	r3, #1
 801700e:	bf0c      	ite	eq
 8017010:	2301      	moveq	r3, #1
 8017012:	2300      	movne	r3, #0
 8017014:	b2db      	uxtb	r3, r3
 8017016:	2b00      	cmp	r3, #0
 8017018:	d024      	beq.n	8017064 <HAL_TIMEx_OCN_Start_DMA+0x128>
  {
    if ((pData == NULL) || (Length == 0U))
 801701a:	687b      	ldr	r3, [r7, #4]
 801701c:	2b00      	cmp	r3, #0
 801701e:	d002      	beq.n	8017026 <HAL_TIMEx_OCN_Start_DMA+0xea>
 8017020:	887b      	ldrh	r3, [r7, #2]
 8017022:	2b00      	cmp	r3, #0
 8017024:	d101      	bne.n	801702a <HAL_TIMEx_OCN_Start_DMA+0xee>
    {
      return HAL_ERROR;
 8017026:	2301      	movs	r3, #1
 8017028:	e0ef      	b.n	801720a <HAL_TIMEx_OCN_Start_DMA+0x2ce>
    }
    else
    {
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 801702a:	68bb      	ldr	r3, [r7, #8]
 801702c:	2b00      	cmp	r3, #0
 801702e:	d104      	bne.n	801703a <HAL_TIMEx_OCN_Start_DMA+0xfe>
 8017030:	68fb      	ldr	r3, [r7, #12]
 8017032:	2202      	movs	r2, #2
 8017034:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8017038:	e016      	b.n	8017068 <HAL_TIMEx_OCN_Start_DMA+0x12c>
 801703a:	68bb      	ldr	r3, [r7, #8]
 801703c:	2b04      	cmp	r3, #4
 801703e:	d104      	bne.n	801704a <HAL_TIMEx_OCN_Start_DMA+0x10e>
 8017040:	68fb      	ldr	r3, [r7, #12]
 8017042:	2202      	movs	r2, #2
 8017044:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8017048:	e00e      	b.n	8017068 <HAL_TIMEx_OCN_Start_DMA+0x12c>
 801704a:	68bb      	ldr	r3, [r7, #8]
 801704c:	2b08      	cmp	r3, #8
 801704e:	d104      	bne.n	801705a <HAL_TIMEx_OCN_Start_DMA+0x11e>
 8017050:	68fb      	ldr	r3, [r7, #12]
 8017052:	2202      	movs	r2, #2
 8017054:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8017058:	e006      	b.n	8017068 <HAL_TIMEx_OCN_Start_DMA+0x12c>
 801705a:	68fb      	ldr	r3, [r7, #12]
 801705c:	2202      	movs	r2, #2
 801705e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8017062:	e001      	b.n	8017068 <HAL_TIMEx_OCN_Start_DMA+0x12c>
    }
  }
  else
  {
    return HAL_ERROR;
 8017064:	2301      	movs	r3, #1
 8017066:	e0d0      	b.n	801720a <HAL_TIMEx_OCN_Start_DMA+0x2ce>
  }

  switch (Channel)
 8017068:	68bb      	ldr	r3, [r7, #8]
 801706a:	2b08      	cmp	r3, #8
 801706c:	d051      	beq.n	8017112 <HAL_TIMEx_OCN_Start_DMA+0x1d6>
 801706e:	68bb      	ldr	r3, [r7, #8]
 8017070:	2b08      	cmp	r3, #8
 8017072:	d872      	bhi.n	801715a <HAL_TIMEx_OCN_Start_DMA+0x21e>
 8017074:	68bb      	ldr	r3, [r7, #8]
 8017076:	2b00      	cmp	r3, #0
 8017078:	d003      	beq.n	8017082 <HAL_TIMEx_OCN_Start_DMA+0x146>
 801707a:	68bb      	ldr	r3, [r7, #8]
 801707c:	2b04      	cmp	r3, #4
 801707e:	d024      	beq.n	80170ca <HAL_TIMEx_OCN_Start_DMA+0x18e>
 8017080:	e06b      	b.n	801715a <HAL_TIMEx_OCN_Start_DMA+0x21e>
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseNCplt;
 8017082:	68fb      	ldr	r3, [r7, #12]
 8017084:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017086:	4a63      	ldr	r2, [pc, #396]	@ (8017214 <HAL_TIMEx_OCN_Start_DMA+0x2d8>)
 8017088:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 801708a:	68fb      	ldr	r3, [r7, #12]
 801708c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801708e:	4a62      	ldr	r2, [pc, #392]	@ (8017218 <HAL_TIMEx_OCN_Start_DMA+0x2dc>)
 8017090:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAErrorCCxN ;
 8017092:	68fb      	ldr	r3, [r7, #12]
 8017094:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017096:	4a61      	ldr	r2, [pc, #388]	@ (801721c <HAL_TIMEx_OCN_Start_DMA+0x2e0>)
 8017098:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 801709a:	68fb      	ldr	r3, [r7, #12]
 801709c:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 801709e:	6879      	ldr	r1, [r7, #4]
 80170a0:	68fb      	ldr	r3, [r7, #12]
 80170a2:	681b      	ldr	r3, [r3, #0]
 80170a4:	3334      	adds	r3, #52	@ 0x34
 80170a6:	461a      	mov	r2, r3
 80170a8:	887b      	ldrh	r3, [r7, #2]
 80170aa:	f7eb ffae 	bl	800300a <HAL_DMA_Start_IT>
 80170ae:	4603      	mov	r3, r0
 80170b0:	2b00      	cmp	r3, #0
 80170b2:	d001      	beq.n	80170b8 <HAL_TIMEx_OCN_Start_DMA+0x17c>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80170b4:	2301      	movs	r3, #1
 80170b6:	e0a8      	b.n	801720a <HAL_TIMEx_OCN_Start_DMA+0x2ce>
      }
      /* Enable the TIM Output Compare DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 80170b8:	68fb      	ldr	r3, [r7, #12]
 80170ba:	681b      	ldr	r3, [r3, #0]
 80170bc:	68da      	ldr	r2, [r3, #12]
 80170be:	68fb      	ldr	r3, [r7, #12]
 80170c0:	681b      	ldr	r3, [r3, #0]
 80170c2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80170c6:	60da      	str	r2, [r3, #12]
      break;
 80170c8:	e04a      	b.n	8017160 <HAL_TIMEx_OCN_Start_DMA+0x224>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseNCplt;
 80170ca:	68fb      	ldr	r3, [r7, #12]
 80170cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80170ce:	4a51      	ldr	r2, [pc, #324]	@ (8017214 <HAL_TIMEx_OCN_Start_DMA+0x2d8>)
 80170d0:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80170d2:	68fb      	ldr	r3, [r7, #12]
 80170d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80170d6:	4a50      	ldr	r2, [pc, #320]	@ (8017218 <HAL_TIMEx_OCN_Start_DMA+0x2dc>)
 80170d8:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAErrorCCxN ;
 80170da:	68fb      	ldr	r3, [r7, #12]
 80170dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80170de:	4a4f      	ldr	r2, [pc, #316]	@ (801721c <HAL_TIMEx_OCN_Start_DMA+0x2e0>)
 80170e0:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 80170e2:	68fb      	ldr	r3, [r7, #12]
 80170e4:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 80170e6:	6879      	ldr	r1, [r7, #4]
 80170e8:	68fb      	ldr	r3, [r7, #12]
 80170ea:	681b      	ldr	r3, [r3, #0]
 80170ec:	3338      	adds	r3, #56	@ 0x38
 80170ee:	461a      	mov	r2, r3
 80170f0:	887b      	ldrh	r3, [r7, #2]
 80170f2:	f7eb ff8a 	bl	800300a <HAL_DMA_Start_IT>
 80170f6:	4603      	mov	r3, r0
 80170f8:	2b00      	cmp	r3, #0
 80170fa:	d001      	beq.n	8017100 <HAL_TIMEx_OCN_Start_DMA+0x1c4>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80170fc:	2301      	movs	r3, #1
 80170fe:	e084      	b.n	801720a <HAL_TIMEx_OCN_Start_DMA+0x2ce>
      }
      /* Enable the TIM Output Compare DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8017100:	68fb      	ldr	r3, [r7, #12]
 8017102:	681b      	ldr	r3, [r3, #0]
 8017104:	68da      	ldr	r2, [r3, #12]
 8017106:	68fb      	ldr	r3, [r7, #12]
 8017108:	681b      	ldr	r3, [r3, #0]
 801710a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 801710e:	60da      	str	r2, [r3, #12]
      break;
 8017110:	e026      	b.n	8017160 <HAL_TIMEx_OCN_Start_DMA+0x224>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseNCplt;
 8017112:	68fb      	ldr	r3, [r7, #12]
 8017114:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017116:	4a3f      	ldr	r2, [pc, #252]	@ (8017214 <HAL_TIMEx_OCN_Start_DMA+0x2d8>)
 8017118:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 801711a:	68fb      	ldr	r3, [r7, #12]
 801711c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801711e:	4a3e      	ldr	r2, [pc, #248]	@ (8017218 <HAL_TIMEx_OCN_Start_DMA+0x2dc>)
 8017120:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAErrorCCxN ;
 8017122:	68fb      	ldr	r3, [r7, #12]
 8017124:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017126:	4a3d      	ldr	r2, [pc, #244]	@ (801721c <HAL_TIMEx_OCN_Start_DMA+0x2e0>)
 8017128:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 801712a:	68fb      	ldr	r3, [r7, #12]
 801712c:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 801712e:	6879      	ldr	r1, [r7, #4]
 8017130:	68fb      	ldr	r3, [r7, #12]
 8017132:	681b      	ldr	r3, [r3, #0]
 8017134:	333c      	adds	r3, #60	@ 0x3c
 8017136:	461a      	mov	r2, r3
 8017138:	887b      	ldrh	r3, [r7, #2]
 801713a:	f7eb ff66 	bl	800300a <HAL_DMA_Start_IT>
 801713e:	4603      	mov	r3, r0
 8017140:	2b00      	cmp	r3, #0
 8017142:	d001      	beq.n	8017148 <HAL_TIMEx_OCN_Start_DMA+0x20c>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8017144:	2301      	movs	r3, #1
 8017146:	e060      	b.n	801720a <HAL_TIMEx_OCN_Start_DMA+0x2ce>
      }
      /* Enable the TIM Output Compare DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8017148:	68fb      	ldr	r3, [r7, #12]
 801714a:	681b      	ldr	r3, [r3, #0]
 801714c:	68da      	ldr	r2, [r3, #12]
 801714e:	68fb      	ldr	r3, [r7, #12]
 8017150:	681b      	ldr	r3, [r3, #0]
 8017152:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8017156:	60da      	str	r2, [r3, #12]
      break;
 8017158:	e002      	b.n	8017160 <HAL_TIMEx_OCN_Start_DMA+0x224>
    }

    default:
      status = HAL_ERROR;
 801715a:	2301      	movs	r3, #1
 801715c:	75fb      	strb	r3, [r7, #23]
      break;
 801715e:	bf00      	nop
  }

  if (status == HAL_OK)
 8017160:	7dfb      	ldrb	r3, [r7, #23]
 8017162:	2b00      	cmp	r3, #0
 8017164:	d150      	bne.n	8017208 <HAL_TIMEx_OCN_Start_DMA+0x2cc>
  {
    /* Enable the Capture compare channel N */
    TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8017166:	68fb      	ldr	r3, [r7, #12]
 8017168:	681b      	ldr	r3, [r3, #0]
 801716a:	2204      	movs	r2, #4
 801716c:	68b9      	ldr	r1, [r7, #8]
 801716e:	4618      	mov	r0, r3
 8017170:	f001 fa60 	bl	8018634 <TIM_CCxNChannelCmd>

    /* Enable the Main Output */
    __HAL_TIM_MOE_ENABLE(htim);
 8017174:	68fb      	ldr	r3, [r7, #12]
 8017176:	681b      	ldr	r3, [r3, #0]
 8017178:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801717a:	68fb      	ldr	r3, [r7, #12]
 801717c:	681b      	ldr	r3, [r3, #0]
 801717e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8017182:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8017184:	68fb      	ldr	r3, [r7, #12]
 8017186:	681b      	ldr	r3, [r3, #0]
 8017188:	4a25      	ldr	r2, [pc, #148]	@ (8017220 <HAL_TIMEx_OCN_Start_DMA+0x2e4>)
 801718a:	4293      	cmp	r3, r2
 801718c:	d022      	beq.n	80171d4 <HAL_TIMEx_OCN_Start_DMA+0x298>
 801718e:	68fb      	ldr	r3, [r7, #12]
 8017190:	681b      	ldr	r3, [r3, #0]
 8017192:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8017196:	d01d      	beq.n	80171d4 <HAL_TIMEx_OCN_Start_DMA+0x298>
 8017198:	68fb      	ldr	r3, [r7, #12]
 801719a:	681b      	ldr	r3, [r3, #0]
 801719c:	4a21      	ldr	r2, [pc, #132]	@ (8017224 <HAL_TIMEx_OCN_Start_DMA+0x2e8>)
 801719e:	4293      	cmp	r3, r2
 80171a0:	d018      	beq.n	80171d4 <HAL_TIMEx_OCN_Start_DMA+0x298>
 80171a2:	68fb      	ldr	r3, [r7, #12]
 80171a4:	681b      	ldr	r3, [r3, #0]
 80171a6:	4a20      	ldr	r2, [pc, #128]	@ (8017228 <HAL_TIMEx_OCN_Start_DMA+0x2ec>)
 80171a8:	4293      	cmp	r3, r2
 80171aa:	d013      	beq.n	80171d4 <HAL_TIMEx_OCN_Start_DMA+0x298>
 80171ac:	68fb      	ldr	r3, [r7, #12]
 80171ae:	681b      	ldr	r3, [r3, #0]
 80171b0:	4a1e      	ldr	r2, [pc, #120]	@ (801722c <HAL_TIMEx_OCN_Start_DMA+0x2f0>)
 80171b2:	4293      	cmp	r3, r2
 80171b4:	d00e      	beq.n	80171d4 <HAL_TIMEx_OCN_Start_DMA+0x298>
 80171b6:	68fb      	ldr	r3, [r7, #12]
 80171b8:	681b      	ldr	r3, [r3, #0]
 80171ba:	4a1d      	ldr	r2, [pc, #116]	@ (8017230 <HAL_TIMEx_OCN_Start_DMA+0x2f4>)
 80171bc:	4293      	cmp	r3, r2
 80171be:	d009      	beq.n	80171d4 <HAL_TIMEx_OCN_Start_DMA+0x298>
 80171c0:	68fb      	ldr	r3, [r7, #12]
 80171c2:	681b      	ldr	r3, [r3, #0]
 80171c4:	4a1b      	ldr	r2, [pc, #108]	@ (8017234 <HAL_TIMEx_OCN_Start_DMA+0x2f8>)
 80171c6:	4293      	cmp	r3, r2
 80171c8:	d004      	beq.n	80171d4 <HAL_TIMEx_OCN_Start_DMA+0x298>
 80171ca:	68fb      	ldr	r3, [r7, #12]
 80171cc:	681b      	ldr	r3, [r3, #0]
 80171ce:	4a1a      	ldr	r2, [pc, #104]	@ (8017238 <HAL_TIMEx_OCN_Start_DMA+0x2fc>)
 80171d0:	4293      	cmp	r3, r2
 80171d2:	d111      	bne.n	80171f8 <HAL_TIMEx_OCN_Start_DMA+0x2bc>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80171d4:	68fb      	ldr	r3, [r7, #12]
 80171d6:	681b      	ldr	r3, [r3, #0]
 80171d8:	689b      	ldr	r3, [r3, #8]
 80171da:	f003 0307 	and.w	r3, r3, #7
 80171de:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80171e0:	693b      	ldr	r3, [r7, #16]
 80171e2:	2b06      	cmp	r3, #6
 80171e4:	d010      	beq.n	8017208 <HAL_TIMEx_OCN_Start_DMA+0x2cc>
      {
        __HAL_TIM_ENABLE(htim);
 80171e6:	68fb      	ldr	r3, [r7, #12]
 80171e8:	681b      	ldr	r3, [r3, #0]
 80171ea:	681a      	ldr	r2, [r3, #0]
 80171ec:	68fb      	ldr	r3, [r7, #12]
 80171ee:	681b      	ldr	r3, [r3, #0]
 80171f0:	f042 0201 	orr.w	r2, r2, #1
 80171f4:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80171f6:	e007      	b.n	8017208 <HAL_TIMEx_OCN_Start_DMA+0x2cc>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80171f8:	68fb      	ldr	r3, [r7, #12]
 80171fa:	681b      	ldr	r3, [r3, #0]
 80171fc:	681a      	ldr	r2, [r3, #0]
 80171fe:	68fb      	ldr	r3, [r7, #12]
 8017200:	681b      	ldr	r3, [r3, #0]
 8017202:	f042 0201 	orr.w	r2, r2, #1
 8017206:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8017208:	7dfb      	ldrb	r3, [r7, #23]
}
 801720a:	4618      	mov	r0, r3
 801720c:	3718      	adds	r7, #24
 801720e:	46bd      	mov	sp, r7
 8017210:	bd80      	pop	{r7, pc}
 8017212:	bf00      	nop
 8017214:	08018541 	.word	0x08018541
 8017218:	080156f9 	.word	0x080156f9
 801721c:	080185c7 	.word	0x080185c7
 8017220:	40010000 	.word	0x40010000
 8017224:	40000400 	.word	0x40000400
 8017228:	40000800 	.word	0x40000800
 801722c:	40000c00 	.word	0x40000c00
 8017230:	40010400 	.word	0x40010400
 8017234:	40014000 	.word	0x40014000
 8017238:	40001800 	.word	0x40001800

0801723c <HAL_TIMEx_OCN_Stop_DMA>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_OCN_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 801723c:	b580      	push	{r7, lr}
 801723e:	b084      	sub	sp, #16
 8017240:	af00      	add	r7, sp, #0
 8017242:	6078      	str	r0, [r7, #4]
 8017244:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8017246:	2300      	movs	r3, #0
 8017248:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 801724a:	683b      	ldr	r3, [r7, #0]
 801724c:	2b08      	cmp	r3, #8
 801724e:	d025      	beq.n	801729c <HAL_TIMEx_OCN_Stop_DMA+0x60>
 8017250:	683b      	ldr	r3, [r7, #0]
 8017252:	2b08      	cmp	r3, #8
 8017254:	d830      	bhi.n	80172b8 <HAL_TIMEx_OCN_Stop_DMA+0x7c>
 8017256:	683b      	ldr	r3, [r7, #0]
 8017258:	2b00      	cmp	r3, #0
 801725a:	d003      	beq.n	8017264 <HAL_TIMEx_OCN_Stop_DMA+0x28>
 801725c:	683b      	ldr	r3, [r7, #0]
 801725e:	2b04      	cmp	r3, #4
 8017260:	d00e      	beq.n	8017280 <HAL_TIMEx_OCN_Stop_DMA+0x44>
 8017262:	e029      	b.n	80172b8 <HAL_TIMEx_OCN_Stop_DMA+0x7c>
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Output Compare DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8017264:	687b      	ldr	r3, [r7, #4]
 8017266:	681b      	ldr	r3, [r3, #0]
 8017268:	68da      	ldr	r2, [r3, #12]
 801726a:	687b      	ldr	r3, [r7, #4]
 801726c:	681b      	ldr	r3, [r3, #0]
 801726e:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8017272:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8017274:	687b      	ldr	r3, [r7, #4]
 8017276:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017278:	4618      	mov	r0, r3
 801727a:	f7eb ff8e 	bl	800319a <HAL_DMA_Abort_IT>
      break;
 801727e:	e01e      	b.n	80172be <HAL_TIMEx_OCN_Stop_DMA+0x82>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Output Compare DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8017280:	687b      	ldr	r3, [r7, #4]
 8017282:	681b      	ldr	r3, [r3, #0]
 8017284:	68da      	ldr	r2, [r3, #12]
 8017286:	687b      	ldr	r3, [r7, #4]
 8017288:	681b      	ldr	r3, [r3, #0]
 801728a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 801728e:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8017290:	687b      	ldr	r3, [r7, #4]
 8017292:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8017294:	4618      	mov	r0, r3
 8017296:	f7eb ff80 	bl	800319a <HAL_DMA_Abort_IT>
      break;
 801729a:	e010      	b.n	80172be <HAL_TIMEx_OCN_Stop_DMA+0x82>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Output Compare DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 801729c:	687b      	ldr	r3, [r7, #4]
 801729e:	681b      	ldr	r3, [r3, #0]
 80172a0:	68da      	ldr	r2, [r3, #12]
 80172a2:	687b      	ldr	r3, [r7, #4]
 80172a4:	681b      	ldr	r3, [r3, #0]
 80172a6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80172aa:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 80172ac:	687b      	ldr	r3, [r7, #4]
 80172ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80172b0:	4618      	mov	r0, r3
 80172b2:	f7eb ff72 	bl	800319a <HAL_DMA_Abort_IT>
      break;
 80172b6:	e002      	b.n	80172be <HAL_TIMEx_OCN_Stop_DMA+0x82>
    }

    default:
      status = HAL_ERROR;
 80172b8:	2301      	movs	r3, #1
 80172ba:	73fb      	strb	r3, [r7, #15]
      break;
 80172bc:	bf00      	nop
  }

  if (status == HAL_OK)
 80172be:	7bfb      	ldrb	r3, [r7, #15]
 80172c0:	2b00      	cmp	r3, #0
 80172c2:	d152      	bne.n	801736a <HAL_TIMEx_OCN_Stop_DMA+0x12e>
  {
    /* Disable the Capture compare channel N */
    TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 80172c4:	687b      	ldr	r3, [r7, #4]
 80172c6:	681b      	ldr	r3, [r3, #0]
 80172c8:	2200      	movs	r2, #0
 80172ca:	6839      	ldr	r1, [r7, #0]
 80172cc:	4618      	mov	r0, r3
 80172ce:	f001 f9b1 	bl	8018634 <TIM_CCxNChannelCmd>

    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80172d2:	687b      	ldr	r3, [r7, #4]
 80172d4:	681b      	ldr	r3, [r3, #0]
 80172d6:	6a1a      	ldr	r2, [r3, #32]
 80172d8:	f241 1311 	movw	r3, #4369	@ 0x1111
 80172dc:	4013      	ands	r3, r2
 80172de:	2b00      	cmp	r3, #0
 80172e0:	d10f      	bne.n	8017302 <HAL_TIMEx_OCN_Stop_DMA+0xc6>
 80172e2:	687b      	ldr	r3, [r7, #4]
 80172e4:	681b      	ldr	r3, [r3, #0]
 80172e6:	6a1a      	ldr	r2, [r3, #32]
 80172e8:	f240 4344 	movw	r3, #1092	@ 0x444
 80172ec:	4013      	ands	r3, r2
 80172ee:	2b00      	cmp	r3, #0
 80172f0:	d107      	bne.n	8017302 <HAL_TIMEx_OCN_Stop_DMA+0xc6>
 80172f2:	687b      	ldr	r3, [r7, #4]
 80172f4:	681b      	ldr	r3, [r3, #0]
 80172f6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80172f8:	687b      	ldr	r3, [r7, #4]
 80172fa:	681b      	ldr	r3, [r3, #0]
 80172fc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8017300:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8017302:	687b      	ldr	r3, [r7, #4]
 8017304:	681b      	ldr	r3, [r3, #0]
 8017306:	6a1a      	ldr	r2, [r3, #32]
 8017308:	f241 1311 	movw	r3, #4369	@ 0x1111
 801730c:	4013      	ands	r3, r2
 801730e:	2b00      	cmp	r3, #0
 8017310:	d10f      	bne.n	8017332 <HAL_TIMEx_OCN_Stop_DMA+0xf6>
 8017312:	687b      	ldr	r3, [r7, #4]
 8017314:	681b      	ldr	r3, [r3, #0]
 8017316:	6a1a      	ldr	r2, [r3, #32]
 8017318:	f240 4344 	movw	r3, #1092	@ 0x444
 801731c:	4013      	ands	r3, r2
 801731e:	2b00      	cmp	r3, #0
 8017320:	d107      	bne.n	8017332 <HAL_TIMEx_OCN_Stop_DMA+0xf6>
 8017322:	687b      	ldr	r3, [r7, #4]
 8017324:	681b      	ldr	r3, [r3, #0]
 8017326:	681a      	ldr	r2, [r3, #0]
 8017328:	687b      	ldr	r3, [r7, #4]
 801732a:	681b      	ldr	r3, [r3, #0]
 801732c:	f022 0201 	bic.w	r2, r2, #1
 8017330:	601a      	str	r2, [r3, #0]

    /* Set the TIM complementary channel state */
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8017332:	683b      	ldr	r3, [r7, #0]
 8017334:	2b00      	cmp	r3, #0
 8017336:	d104      	bne.n	8017342 <HAL_TIMEx_OCN_Stop_DMA+0x106>
 8017338:	687b      	ldr	r3, [r7, #4]
 801733a:	2201      	movs	r2, #1
 801733c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8017340:	e013      	b.n	801736a <HAL_TIMEx_OCN_Stop_DMA+0x12e>
 8017342:	683b      	ldr	r3, [r7, #0]
 8017344:	2b04      	cmp	r3, #4
 8017346:	d104      	bne.n	8017352 <HAL_TIMEx_OCN_Stop_DMA+0x116>
 8017348:	687b      	ldr	r3, [r7, #4]
 801734a:	2201      	movs	r2, #1
 801734c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8017350:	e00b      	b.n	801736a <HAL_TIMEx_OCN_Stop_DMA+0x12e>
 8017352:	683b      	ldr	r3, [r7, #0]
 8017354:	2b08      	cmp	r3, #8
 8017356:	d104      	bne.n	8017362 <HAL_TIMEx_OCN_Stop_DMA+0x126>
 8017358:	687b      	ldr	r3, [r7, #4]
 801735a:	2201      	movs	r2, #1
 801735c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8017360:	e003      	b.n	801736a <HAL_TIMEx_OCN_Stop_DMA+0x12e>
 8017362:	687b      	ldr	r3, [r7, #4]
 8017364:	2201      	movs	r2, #1
 8017366:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
  }

  /* Return function status */
  return status;
 801736a:	7bfb      	ldrb	r3, [r7, #15]
}
 801736c:	4618      	mov	r0, r3
 801736e:	3710      	adds	r7, #16
 8017370:	46bd      	mov	sp, r7
 8017372:	bd80      	pop	{r7, pc}

08017374 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8017374:	b580      	push	{r7, lr}
 8017376:	b084      	sub	sp, #16
 8017378:	af00      	add	r7, sp, #0
 801737a:	6078      	str	r0, [r7, #4]
 801737c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 801737e:	683b      	ldr	r3, [r7, #0]
 8017380:	2b00      	cmp	r3, #0
 8017382:	d109      	bne.n	8017398 <HAL_TIMEx_PWMN_Start+0x24>
 8017384:	687b      	ldr	r3, [r7, #4]
 8017386:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 801738a:	b2db      	uxtb	r3, r3
 801738c:	2b01      	cmp	r3, #1
 801738e:	bf14      	ite	ne
 8017390:	2301      	movne	r3, #1
 8017392:	2300      	moveq	r3, #0
 8017394:	b2db      	uxtb	r3, r3
 8017396:	e022      	b.n	80173de <HAL_TIMEx_PWMN_Start+0x6a>
 8017398:	683b      	ldr	r3, [r7, #0]
 801739a:	2b04      	cmp	r3, #4
 801739c:	d109      	bne.n	80173b2 <HAL_TIMEx_PWMN_Start+0x3e>
 801739e:	687b      	ldr	r3, [r7, #4]
 80173a0:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80173a4:	b2db      	uxtb	r3, r3
 80173a6:	2b01      	cmp	r3, #1
 80173a8:	bf14      	ite	ne
 80173aa:	2301      	movne	r3, #1
 80173ac:	2300      	moveq	r3, #0
 80173ae:	b2db      	uxtb	r3, r3
 80173b0:	e015      	b.n	80173de <HAL_TIMEx_PWMN_Start+0x6a>
 80173b2:	683b      	ldr	r3, [r7, #0]
 80173b4:	2b08      	cmp	r3, #8
 80173b6:	d109      	bne.n	80173cc <HAL_TIMEx_PWMN_Start+0x58>
 80173b8:	687b      	ldr	r3, [r7, #4]
 80173ba:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80173be:	b2db      	uxtb	r3, r3
 80173c0:	2b01      	cmp	r3, #1
 80173c2:	bf14      	ite	ne
 80173c4:	2301      	movne	r3, #1
 80173c6:	2300      	moveq	r3, #0
 80173c8:	b2db      	uxtb	r3, r3
 80173ca:	e008      	b.n	80173de <HAL_TIMEx_PWMN_Start+0x6a>
 80173cc:	687b      	ldr	r3, [r7, #4]
 80173ce:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80173d2:	b2db      	uxtb	r3, r3
 80173d4:	2b01      	cmp	r3, #1
 80173d6:	bf14      	ite	ne
 80173d8:	2301      	movne	r3, #1
 80173da:	2300      	moveq	r3, #0
 80173dc:	b2db      	uxtb	r3, r3
 80173de:	2b00      	cmp	r3, #0
 80173e0:	d001      	beq.n	80173e6 <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 80173e2:	2301      	movs	r3, #1
 80173e4:	e06d      	b.n	80174c2 <HAL_TIMEx_PWMN_Start+0x14e>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80173e6:	683b      	ldr	r3, [r7, #0]
 80173e8:	2b00      	cmp	r3, #0
 80173ea:	d104      	bne.n	80173f6 <HAL_TIMEx_PWMN_Start+0x82>
 80173ec:	687b      	ldr	r3, [r7, #4]
 80173ee:	2202      	movs	r2, #2
 80173f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80173f4:	e013      	b.n	801741e <HAL_TIMEx_PWMN_Start+0xaa>
 80173f6:	683b      	ldr	r3, [r7, #0]
 80173f8:	2b04      	cmp	r3, #4
 80173fa:	d104      	bne.n	8017406 <HAL_TIMEx_PWMN_Start+0x92>
 80173fc:	687b      	ldr	r3, [r7, #4]
 80173fe:	2202      	movs	r2, #2
 8017400:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8017404:	e00b      	b.n	801741e <HAL_TIMEx_PWMN_Start+0xaa>
 8017406:	683b      	ldr	r3, [r7, #0]
 8017408:	2b08      	cmp	r3, #8
 801740a:	d104      	bne.n	8017416 <HAL_TIMEx_PWMN_Start+0xa2>
 801740c:	687b      	ldr	r3, [r7, #4]
 801740e:	2202      	movs	r2, #2
 8017410:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8017414:	e003      	b.n	801741e <HAL_TIMEx_PWMN_Start+0xaa>
 8017416:	687b      	ldr	r3, [r7, #4]
 8017418:	2202      	movs	r2, #2
 801741a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 801741e:	687b      	ldr	r3, [r7, #4]
 8017420:	681b      	ldr	r3, [r3, #0]
 8017422:	2204      	movs	r2, #4
 8017424:	6839      	ldr	r1, [r7, #0]
 8017426:	4618      	mov	r0, r3
 8017428:	f001 f904 	bl	8018634 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 801742c:	687b      	ldr	r3, [r7, #4]
 801742e:	681b      	ldr	r3, [r3, #0]
 8017430:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8017432:	687b      	ldr	r3, [r7, #4]
 8017434:	681b      	ldr	r3, [r3, #0]
 8017436:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 801743a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 801743c:	687b      	ldr	r3, [r7, #4]
 801743e:	681b      	ldr	r3, [r3, #0]
 8017440:	4a22      	ldr	r2, [pc, #136]	@ (80174cc <HAL_TIMEx_PWMN_Start+0x158>)
 8017442:	4293      	cmp	r3, r2
 8017444:	d022      	beq.n	801748c <HAL_TIMEx_PWMN_Start+0x118>
 8017446:	687b      	ldr	r3, [r7, #4]
 8017448:	681b      	ldr	r3, [r3, #0]
 801744a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801744e:	d01d      	beq.n	801748c <HAL_TIMEx_PWMN_Start+0x118>
 8017450:	687b      	ldr	r3, [r7, #4]
 8017452:	681b      	ldr	r3, [r3, #0]
 8017454:	4a1e      	ldr	r2, [pc, #120]	@ (80174d0 <HAL_TIMEx_PWMN_Start+0x15c>)
 8017456:	4293      	cmp	r3, r2
 8017458:	d018      	beq.n	801748c <HAL_TIMEx_PWMN_Start+0x118>
 801745a:	687b      	ldr	r3, [r7, #4]
 801745c:	681b      	ldr	r3, [r3, #0]
 801745e:	4a1d      	ldr	r2, [pc, #116]	@ (80174d4 <HAL_TIMEx_PWMN_Start+0x160>)
 8017460:	4293      	cmp	r3, r2
 8017462:	d013      	beq.n	801748c <HAL_TIMEx_PWMN_Start+0x118>
 8017464:	687b      	ldr	r3, [r7, #4]
 8017466:	681b      	ldr	r3, [r3, #0]
 8017468:	4a1b      	ldr	r2, [pc, #108]	@ (80174d8 <HAL_TIMEx_PWMN_Start+0x164>)
 801746a:	4293      	cmp	r3, r2
 801746c:	d00e      	beq.n	801748c <HAL_TIMEx_PWMN_Start+0x118>
 801746e:	687b      	ldr	r3, [r7, #4]
 8017470:	681b      	ldr	r3, [r3, #0]
 8017472:	4a1a      	ldr	r2, [pc, #104]	@ (80174dc <HAL_TIMEx_PWMN_Start+0x168>)
 8017474:	4293      	cmp	r3, r2
 8017476:	d009      	beq.n	801748c <HAL_TIMEx_PWMN_Start+0x118>
 8017478:	687b      	ldr	r3, [r7, #4]
 801747a:	681b      	ldr	r3, [r3, #0]
 801747c:	4a18      	ldr	r2, [pc, #96]	@ (80174e0 <HAL_TIMEx_PWMN_Start+0x16c>)
 801747e:	4293      	cmp	r3, r2
 8017480:	d004      	beq.n	801748c <HAL_TIMEx_PWMN_Start+0x118>
 8017482:	687b      	ldr	r3, [r7, #4]
 8017484:	681b      	ldr	r3, [r3, #0]
 8017486:	4a17      	ldr	r2, [pc, #92]	@ (80174e4 <HAL_TIMEx_PWMN_Start+0x170>)
 8017488:	4293      	cmp	r3, r2
 801748a:	d111      	bne.n	80174b0 <HAL_TIMEx_PWMN_Start+0x13c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 801748c:	687b      	ldr	r3, [r7, #4]
 801748e:	681b      	ldr	r3, [r3, #0]
 8017490:	689b      	ldr	r3, [r3, #8]
 8017492:	f003 0307 	and.w	r3, r3, #7
 8017496:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8017498:	68fb      	ldr	r3, [r7, #12]
 801749a:	2b06      	cmp	r3, #6
 801749c:	d010      	beq.n	80174c0 <HAL_TIMEx_PWMN_Start+0x14c>
    {
      __HAL_TIM_ENABLE(htim);
 801749e:	687b      	ldr	r3, [r7, #4]
 80174a0:	681b      	ldr	r3, [r3, #0]
 80174a2:	681a      	ldr	r2, [r3, #0]
 80174a4:	687b      	ldr	r3, [r7, #4]
 80174a6:	681b      	ldr	r3, [r3, #0]
 80174a8:	f042 0201 	orr.w	r2, r2, #1
 80174ac:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80174ae:	e007      	b.n	80174c0 <HAL_TIMEx_PWMN_Start+0x14c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80174b0:	687b      	ldr	r3, [r7, #4]
 80174b2:	681b      	ldr	r3, [r3, #0]
 80174b4:	681a      	ldr	r2, [r3, #0]
 80174b6:	687b      	ldr	r3, [r7, #4]
 80174b8:	681b      	ldr	r3, [r3, #0]
 80174ba:	f042 0201 	orr.w	r2, r2, #1
 80174be:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80174c0:	2300      	movs	r3, #0
}
 80174c2:	4618      	mov	r0, r3
 80174c4:	3710      	adds	r7, #16
 80174c6:	46bd      	mov	sp, r7
 80174c8:	bd80      	pop	{r7, pc}
 80174ca:	bf00      	nop
 80174cc:	40010000 	.word	0x40010000
 80174d0:	40000400 	.word	0x40000400
 80174d4:	40000800 	.word	0x40000800
 80174d8:	40000c00 	.word	0x40000c00
 80174dc:	40010400 	.word	0x40010400
 80174e0:	40014000 	.word	0x40014000
 80174e4:	40001800 	.word	0x40001800

080174e8 <HAL_TIMEx_PWMN_Stop>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80174e8:	b580      	push	{r7, lr}
 80174ea:	b082      	sub	sp, #8
 80174ec:	af00      	add	r7, sp, #0
 80174ee:	6078      	str	r0, [r7, #4]
 80174f0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Disable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 80174f2:	687b      	ldr	r3, [r7, #4]
 80174f4:	681b      	ldr	r3, [r3, #0]
 80174f6:	2200      	movs	r2, #0
 80174f8:	6839      	ldr	r1, [r7, #0]
 80174fa:	4618      	mov	r0, r3
 80174fc:	f001 f89a 	bl	8018634 <TIM_CCxNChannelCmd>

  /* Disable the Main Output */
  __HAL_TIM_MOE_DISABLE(htim);
 8017500:	687b      	ldr	r3, [r7, #4]
 8017502:	681b      	ldr	r3, [r3, #0]
 8017504:	6a1a      	ldr	r2, [r3, #32]
 8017506:	f241 1311 	movw	r3, #4369	@ 0x1111
 801750a:	4013      	ands	r3, r2
 801750c:	2b00      	cmp	r3, #0
 801750e:	d10f      	bne.n	8017530 <HAL_TIMEx_PWMN_Stop+0x48>
 8017510:	687b      	ldr	r3, [r7, #4]
 8017512:	681b      	ldr	r3, [r3, #0]
 8017514:	6a1a      	ldr	r2, [r3, #32]
 8017516:	f240 4344 	movw	r3, #1092	@ 0x444
 801751a:	4013      	ands	r3, r2
 801751c:	2b00      	cmp	r3, #0
 801751e:	d107      	bne.n	8017530 <HAL_TIMEx_PWMN_Stop+0x48>
 8017520:	687b      	ldr	r3, [r7, #4]
 8017522:	681b      	ldr	r3, [r3, #0]
 8017524:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8017526:	687b      	ldr	r3, [r7, #4]
 8017528:	681b      	ldr	r3, [r3, #0]
 801752a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 801752e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8017530:	687b      	ldr	r3, [r7, #4]
 8017532:	681b      	ldr	r3, [r3, #0]
 8017534:	6a1a      	ldr	r2, [r3, #32]
 8017536:	f241 1311 	movw	r3, #4369	@ 0x1111
 801753a:	4013      	ands	r3, r2
 801753c:	2b00      	cmp	r3, #0
 801753e:	d10f      	bne.n	8017560 <HAL_TIMEx_PWMN_Stop+0x78>
 8017540:	687b      	ldr	r3, [r7, #4]
 8017542:	681b      	ldr	r3, [r3, #0]
 8017544:	6a1a      	ldr	r2, [r3, #32]
 8017546:	f240 4344 	movw	r3, #1092	@ 0x444
 801754a:	4013      	ands	r3, r2
 801754c:	2b00      	cmp	r3, #0
 801754e:	d107      	bne.n	8017560 <HAL_TIMEx_PWMN_Stop+0x78>
 8017550:	687b      	ldr	r3, [r7, #4]
 8017552:	681b      	ldr	r3, [r3, #0]
 8017554:	681a      	ldr	r2, [r3, #0]
 8017556:	687b      	ldr	r3, [r7, #4]
 8017558:	681b      	ldr	r3, [r3, #0]
 801755a:	f022 0201 	bic.w	r2, r2, #1
 801755e:	601a      	str	r2, [r3, #0]

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8017560:	683b      	ldr	r3, [r7, #0]
 8017562:	2b00      	cmp	r3, #0
 8017564:	d104      	bne.n	8017570 <HAL_TIMEx_PWMN_Stop+0x88>
 8017566:	687b      	ldr	r3, [r7, #4]
 8017568:	2201      	movs	r2, #1
 801756a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 801756e:	e013      	b.n	8017598 <HAL_TIMEx_PWMN_Stop+0xb0>
 8017570:	683b      	ldr	r3, [r7, #0]
 8017572:	2b04      	cmp	r3, #4
 8017574:	d104      	bne.n	8017580 <HAL_TIMEx_PWMN_Stop+0x98>
 8017576:	687b      	ldr	r3, [r7, #4]
 8017578:	2201      	movs	r2, #1
 801757a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 801757e:	e00b      	b.n	8017598 <HAL_TIMEx_PWMN_Stop+0xb0>
 8017580:	683b      	ldr	r3, [r7, #0]
 8017582:	2b08      	cmp	r3, #8
 8017584:	d104      	bne.n	8017590 <HAL_TIMEx_PWMN_Stop+0xa8>
 8017586:	687b      	ldr	r3, [r7, #4]
 8017588:	2201      	movs	r2, #1
 801758a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 801758e:	e003      	b.n	8017598 <HAL_TIMEx_PWMN_Stop+0xb0>
 8017590:	687b      	ldr	r3, [r7, #4]
 8017592:	2201      	movs	r2, #1
 8017594:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Return function status */
  return HAL_OK;
 8017598:	2300      	movs	r3, #0
}
 801759a:	4618      	mov	r0, r3
 801759c:	3708      	adds	r7, #8
 801759e:	46bd      	mov	sp, r7
 80175a0:	bd80      	pop	{r7, pc}
	...

080175a4 <HAL_TIMEx_PWMN_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80175a4:	b580      	push	{r7, lr}
 80175a6:	b084      	sub	sp, #16
 80175a8:	af00      	add	r7, sp, #0
 80175aa:	6078      	str	r0, [r7, #4]
 80175ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80175ae:	2300      	movs	r3, #0
 80175b0:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80175b2:	683b      	ldr	r3, [r7, #0]
 80175b4:	2b00      	cmp	r3, #0
 80175b6:	d109      	bne.n	80175cc <HAL_TIMEx_PWMN_Start_IT+0x28>
 80175b8:	687b      	ldr	r3, [r7, #4]
 80175ba:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80175be:	b2db      	uxtb	r3, r3
 80175c0:	2b01      	cmp	r3, #1
 80175c2:	bf14      	ite	ne
 80175c4:	2301      	movne	r3, #1
 80175c6:	2300      	moveq	r3, #0
 80175c8:	b2db      	uxtb	r3, r3
 80175ca:	e022      	b.n	8017612 <HAL_TIMEx_PWMN_Start_IT+0x6e>
 80175cc:	683b      	ldr	r3, [r7, #0]
 80175ce:	2b04      	cmp	r3, #4
 80175d0:	d109      	bne.n	80175e6 <HAL_TIMEx_PWMN_Start_IT+0x42>
 80175d2:	687b      	ldr	r3, [r7, #4]
 80175d4:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80175d8:	b2db      	uxtb	r3, r3
 80175da:	2b01      	cmp	r3, #1
 80175dc:	bf14      	ite	ne
 80175de:	2301      	movne	r3, #1
 80175e0:	2300      	moveq	r3, #0
 80175e2:	b2db      	uxtb	r3, r3
 80175e4:	e015      	b.n	8017612 <HAL_TIMEx_PWMN_Start_IT+0x6e>
 80175e6:	683b      	ldr	r3, [r7, #0]
 80175e8:	2b08      	cmp	r3, #8
 80175ea:	d109      	bne.n	8017600 <HAL_TIMEx_PWMN_Start_IT+0x5c>
 80175ec:	687b      	ldr	r3, [r7, #4]
 80175ee:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80175f2:	b2db      	uxtb	r3, r3
 80175f4:	2b01      	cmp	r3, #1
 80175f6:	bf14      	ite	ne
 80175f8:	2301      	movne	r3, #1
 80175fa:	2300      	moveq	r3, #0
 80175fc:	b2db      	uxtb	r3, r3
 80175fe:	e008      	b.n	8017612 <HAL_TIMEx_PWMN_Start_IT+0x6e>
 8017600:	687b      	ldr	r3, [r7, #4]
 8017602:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8017606:	b2db      	uxtb	r3, r3
 8017608:	2b01      	cmp	r3, #1
 801760a:	bf14      	ite	ne
 801760c:	2301      	movne	r3, #1
 801760e:	2300      	moveq	r3, #0
 8017610:	b2db      	uxtb	r3, r3
 8017612:	2b00      	cmp	r3, #0
 8017614:	d001      	beq.n	801761a <HAL_TIMEx_PWMN_Start_IT+0x76>
  {
    return HAL_ERROR;
 8017616:	2301      	movs	r3, #1
 8017618:	e0a3      	b.n	8017762 <HAL_TIMEx_PWMN_Start_IT+0x1be>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 801761a:	683b      	ldr	r3, [r7, #0]
 801761c:	2b00      	cmp	r3, #0
 801761e:	d104      	bne.n	801762a <HAL_TIMEx_PWMN_Start_IT+0x86>
 8017620:	687b      	ldr	r3, [r7, #4]
 8017622:	2202      	movs	r2, #2
 8017624:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8017628:	e013      	b.n	8017652 <HAL_TIMEx_PWMN_Start_IT+0xae>
 801762a:	683b      	ldr	r3, [r7, #0]
 801762c:	2b04      	cmp	r3, #4
 801762e:	d104      	bne.n	801763a <HAL_TIMEx_PWMN_Start_IT+0x96>
 8017630:	687b      	ldr	r3, [r7, #4]
 8017632:	2202      	movs	r2, #2
 8017634:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8017638:	e00b      	b.n	8017652 <HAL_TIMEx_PWMN_Start_IT+0xae>
 801763a:	683b      	ldr	r3, [r7, #0]
 801763c:	2b08      	cmp	r3, #8
 801763e:	d104      	bne.n	801764a <HAL_TIMEx_PWMN_Start_IT+0xa6>
 8017640:	687b      	ldr	r3, [r7, #4]
 8017642:	2202      	movs	r2, #2
 8017644:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8017648:	e003      	b.n	8017652 <HAL_TIMEx_PWMN_Start_IT+0xae>
 801764a:	687b      	ldr	r3, [r7, #4]
 801764c:	2202      	movs	r2, #2
 801764e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 8017652:	683b      	ldr	r3, [r7, #0]
 8017654:	2b08      	cmp	r3, #8
 8017656:	d01b      	beq.n	8017690 <HAL_TIMEx_PWMN_Start_IT+0xec>
 8017658:	683b      	ldr	r3, [r7, #0]
 801765a:	2b08      	cmp	r3, #8
 801765c:	d821      	bhi.n	80176a2 <HAL_TIMEx_PWMN_Start_IT+0xfe>
 801765e:	683b      	ldr	r3, [r7, #0]
 8017660:	2b00      	cmp	r3, #0
 8017662:	d003      	beq.n	801766c <HAL_TIMEx_PWMN_Start_IT+0xc8>
 8017664:	683b      	ldr	r3, [r7, #0]
 8017666:	2b04      	cmp	r3, #4
 8017668:	d009      	beq.n	801767e <HAL_TIMEx_PWMN_Start_IT+0xda>
 801766a:	e01a      	b.n	80176a2 <HAL_TIMEx_PWMN_Start_IT+0xfe>
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 801766c:	687b      	ldr	r3, [r7, #4]
 801766e:	681b      	ldr	r3, [r3, #0]
 8017670:	68da      	ldr	r2, [r3, #12]
 8017672:	687b      	ldr	r3, [r7, #4]
 8017674:	681b      	ldr	r3, [r3, #0]
 8017676:	f042 0202 	orr.w	r2, r2, #2
 801767a:	60da      	str	r2, [r3, #12]
      break;
 801767c:	e014      	b.n	80176a8 <HAL_TIMEx_PWMN_Start_IT+0x104>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 801767e:	687b      	ldr	r3, [r7, #4]
 8017680:	681b      	ldr	r3, [r3, #0]
 8017682:	68da      	ldr	r2, [r3, #12]
 8017684:	687b      	ldr	r3, [r7, #4]
 8017686:	681b      	ldr	r3, [r3, #0]
 8017688:	f042 0204 	orr.w	r2, r2, #4
 801768c:	60da      	str	r2, [r3, #12]
      break;
 801768e:	e00b      	b.n	80176a8 <HAL_TIMEx_PWMN_Start_IT+0x104>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8017690:	687b      	ldr	r3, [r7, #4]
 8017692:	681b      	ldr	r3, [r3, #0]
 8017694:	68da      	ldr	r2, [r3, #12]
 8017696:	687b      	ldr	r3, [r7, #4]
 8017698:	681b      	ldr	r3, [r3, #0]
 801769a:	f042 0208 	orr.w	r2, r2, #8
 801769e:	60da      	str	r2, [r3, #12]
      break;
 80176a0:	e002      	b.n	80176a8 <HAL_TIMEx_PWMN_Start_IT+0x104>
    }

    default:
      status = HAL_ERROR;
 80176a2:	2301      	movs	r3, #1
 80176a4:	73fb      	strb	r3, [r7, #15]
      break;
 80176a6:	bf00      	nop
  }

  if (status == HAL_OK)
 80176a8:	7bfb      	ldrb	r3, [r7, #15]
 80176aa:	2b00      	cmp	r3, #0
 80176ac:	d158      	bne.n	8017760 <HAL_TIMEx_PWMN_Start_IT+0x1bc>
  {
    /* Enable the TIM Break interrupt */
    __HAL_TIM_ENABLE_IT(htim, TIM_IT_BREAK);
 80176ae:	687b      	ldr	r3, [r7, #4]
 80176b0:	681b      	ldr	r3, [r3, #0]
 80176b2:	68da      	ldr	r2, [r3, #12]
 80176b4:	687b      	ldr	r3, [r7, #4]
 80176b6:	681b      	ldr	r3, [r3, #0]
 80176b8:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80176bc:	60da      	str	r2, [r3, #12]

    /* Enable the complementary PWM output  */
    TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 80176be:	687b      	ldr	r3, [r7, #4]
 80176c0:	681b      	ldr	r3, [r3, #0]
 80176c2:	2204      	movs	r2, #4
 80176c4:	6839      	ldr	r1, [r7, #0]
 80176c6:	4618      	mov	r0, r3
 80176c8:	f000 ffb4 	bl	8018634 <TIM_CCxNChannelCmd>

    /* Enable the Main Output */
    __HAL_TIM_MOE_ENABLE(htim);
 80176cc:	687b      	ldr	r3, [r7, #4]
 80176ce:	681b      	ldr	r3, [r3, #0]
 80176d0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80176d2:	687b      	ldr	r3, [r7, #4]
 80176d4:	681b      	ldr	r3, [r3, #0]
 80176d6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80176da:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80176dc:	687b      	ldr	r3, [r7, #4]
 80176de:	681b      	ldr	r3, [r3, #0]
 80176e0:	4a22      	ldr	r2, [pc, #136]	@ (801776c <HAL_TIMEx_PWMN_Start_IT+0x1c8>)
 80176e2:	4293      	cmp	r3, r2
 80176e4:	d022      	beq.n	801772c <HAL_TIMEx_PWMN_Start_IT+0x188>
 80176e6:	687b      	ldr	r3, [r7, #4]
 80176e8:	681b      	ldr	r3, [r3, #0]
 80176ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80176ee:	d01d      	beq.n	801772c <HAL_TIMEx_PWMN_Start_IT+0x188>
 80176f0:	687b      	ldr	r3, [r7, #4]
 80176f2:	681b      	ldr	r3, [r3, #0]
 80176f4:	4a1e      	ldr	r2, [pc, #120]	@ (8017770 <HAL_TIMEx_PWMN_Start_IT+0x1cc>)
 80176f6:	4293      	cmp	r3, r2
 80176f8:	d018      	beq.n	801772c <HAL_TIMEx_PWMN_Start_IT+0x188>
 80176fa:	687b      	ldr	r3, [r7, #4]
 80176fc:	681b      	ldr	r3, [r3, #0]
 80176fe:	4a1d      	ldr	r2, [pc, #116]	@ (8017774 <HAL_TIMEx_PWMN_Start_IT+0x1d0>)
 8017700:	4293      	cmp	r3, r2
 8017702:	d013      	beq.n	801772c <HAL_TIMEx_PWMN_Start_IT+0x188>
 8017704:	687b      	ldr	r3, [r7, #4]
 8017706:	681b      	ldr	r3, [r3, #0]
 8017708:	4a1b      	ldr	r2, [pc, #108]	@ (8017778 <HAL_TIMEx_PWMN_Start_IT+0x1d4>)
 801770a:	4293      	cmp	r3, r2
 801770c:	d00e      	beq.n	801772c <HAL_TIMEx_PWMN_Start_IT+0x188>
 801770e:	687b      	ldr	r3, [r7, #4]
 8017710:	681b      	ldr	r3, [r3, #0]
 8017712:	4a1a      	ldr	r2, [pc, #104]	@ (801777c <HAL_TIMEx_PWMN_Start_IT+0x1d8>)
 8017714:	4293      	cmp	r3, r2
 8017716:	d009      	beq.n	801772c <HAL_TIMEx_PWMN_Start_IT+0x188>
 8017718:	687b      	ldr	r3, [r7, #4]
 801771a:	681b      	ldr	r3, [r3, #0]
 801771c:	4a18      	ldr	r2, [pc, #96]	@ (8017780 <HAL_TIMEx_PWMN_Start_IT+0x1dc>)
 801771e:	4293      	cmp	r3, r2
 8017720:	d004      	beq.n	801772c <HAL_TIMEx_PWMN_Start_IT+0x188>
 8017722:	687b      	ldr	r3, [r7, #4]
 8017724:	681b      	ldr	r3, [r3, #0]
 8017726:	4a17      	ldr	r2, [pc, #92]	@ (8017784 <HAL_TIMEx_PWMN_Start_IT+0x1e0>)
 8017728:	4293      	cmp	r3, r2
 801772a:	d111      	bne.n	8017750 <HAL_TIMEx_PWMN_Start_IT+0x1ac>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 801772c:	687b      	ldr	r3, [r7, #4]
 801772e:	681b      	ldr	r3, [r3, #0]
 8017730:	689b      	ldr	r3, [r3, #8]
 8017732:	f003 0307 	and.w	r3, r3, #7
 8017736:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8017738:	68bb      	ldr	r3, [r7, #8]
 801773a:	2b06      	cmp	r3, #6
 801773c:	d010      	beq.n	8017760 <HAL_TIMEx_PWMN_Start_IT+0x1bc>
      {
        __HAL_TIM_ENABLE(htim);
 801773e:	687b      	ldr	r3, [r7, #4]
 8017740:	681b      	ldr	r3, [r3, #0]
 8017742:	681a      	ldr	r2, [r3, #0]
 8017744:	687b      	ldr	r3, [r7, #4]
 8017746:	681b      	ldr	r3, [r3, #0]
 8017748:	f042 0201 	orr.w	r2, r2, #1
 801774c:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801774e:	e007      	b.n	8017760 <HAL_TIMEx_PWMN_Start_IT+0x1bc>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8017750:	687b      	ldr	r3, [r7, #4]
 8017752:	681b      	ldr	r3, [r3, #0]
 8017754:	681a      	ldr	r2, [r3, #0]
 8017756:	687b      	ldr	r3, [r7, #4]
 8017758:	681b      	ldr	r3, [r3, #0]
 801775a:	f042 0201 	orr.w	r2, r2, #1
 801775e:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8017760:	7bfb      	ldrb	r3, [r7, #15]
}
 8017762:	4618      	mov	r0, r3
 8017764:	3710      	adds	r7, #16
 8017766:	46bd      	mov	sp, r7
 8017768:	bd80      	pop	{r7, pc}
 801776a:	bf00      	nop
 801776c:	40010000 	.word	0x40010000
 8017770:	40000400 	.word	0x40000400
 8017774:	40000800 	.word	0x40000800
 8017778:	40000c00 	.word	0x40000c00
 801777c:	40010400 	.word	0x40010400
 8017780:	40014000 	.word	0x40014000
 8017784:	40001800 	.word	0x40001800

08017788 <HAL_TIMEx_PWMN_Stop_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8017788:	b580      	push	{r7, lr}
 801778a:	b084      	sub	sp, #16
 801778c:	af00      	add	r7, sp, #0
 801778e:	6078      	str	r0, [r7, #4]
 8017790:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8017792:	2300      	movs	r3, #0
 8017794:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpccer;

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8017796:	683b      	ldr	r3, [r7, #0]
 8017798:	2b08      	cmp	r3, #8
 801779a:	d01b      	beq.n	80177d4 <HAL_TIMEx_PWMN_Stop_IT+0x4c>
 801779c:	683b      	ldr	r3, [r7, #0]
 801779e:	2b08      	cmp	r3, #8
 80177a0:	d821      	bhi.n	80177e6 <HAL_TIMEx_PWMN_Stop_IT+0x5e>
 80177a2:	683b      	ldr	r3, [r7, #0]
 80177a4:	2b00      	cmp	r3, #0
 80177a6:	d003      	beq.n	80177b0 <HAL_TIMEx_PWMN_Stop_IT+0x28>
 80177a8:	683b      	ldr	r3, [r7, #0]
 80177aa:	2b04      	cmp	r3, #4
 80177ac:	d009      	beq.n	80177c2 <HAL_TIMEx_PWMN_Stop_IT+0x3a>
 80177ae:	e01a      	b.n	80177e6 <HAL_TIMEx_PWMN_Stop_IT+0x5e>
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 80177b0:	687b      	ldr	r3, [r7, #4]
 80177b2:	681b      	ldr	r3, [r3, #0]
 80177b4:	68da      	ldr	r2, [r3, #12]
 80177b6:	687b      	ldr	r3, [r7, #4]
 80177b8:	681b      	ldr	r3, [r3, #0]
 80177ba:	f022 0202 	bic.w	r2, r2, #2
 80177be:	60da      	str	r2, [r3, #12]
      break;
 80177c0:	e014      	b.n	80177ec <HAL_TIMEx_PWMN_Stop_IT+0x64>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 80177c2:	687b      	ldr	r3, [r7, #4]
 80177c4:	681b      	ldr	r3, [r3, #0]
 80177c6:	68da      	ldr	r2, [r3, #12]
 80177c8:	687b      	ldr	r3, [r7, #4]
 80177ca:	681b      	ldr	r3, [r3, #0]
 80177cc:	f022 0204 	bic.w	r2, r2, #4
 80177d0:	60da      	str	r2, [r3, #12]
      break;
 80177d2:	e00b      	b.n	80177ec <HAL_TIMEx_PWMN_Stop_IT+0x64>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 80177d4:	687b      	ldr	r3, [r7, #4]
 80177d6:	681b      	ldr	r3, [r3, #0]
 80177d8:	68da      	ldr	r2, [r3, #12]
 80177da:	687b      	ldr	r3, [r7, #4]
 80177dc:	681b      	ldr	r3, [r3, #0]
 80177de:	f022 0208 	bic.w	r2, r2, #8
 80177e2:	60da      	str	r2, [r3, #12]
      break;
 80177e4:	e002      	b.n	80177ec <HAL_TIMEx_PWMN_Stop_IT+0x64>
    }

    default:
      status = HAL_ERROR;
 80177e6:	2301      	movs	r3, #1
 80177e8:	73fb      	strb	r3, [r7, #15]
      break;
 80177ea:	bf00      	nop
  }

  if (status == HAL_OK)
 80177ec:	7bfb      	ldrb	r3, [r7, #15]
 80177ee:	2b00      	cmp	r3, #0
 80177f0:	d164      	bne.n	80178bc <HAL_TIMEx_PWMN_Stop_IT+0x134>
  {
    /* Disable the complementary PWM output  */
    TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 80177f2:	687b      	ldr	r3, [r7, #4]
 80177f4:	681b      	ldr	r3, [r3, #0]
 80177f6:	2200      	movs	r2, #0
 80177f8:	6839      	ldr	r1, [r7, #0]
 80177fa:	4618      	mov	r0, r3
 80177fc:	f000 ff1a 	bl	8018634 <TIM_CCxNChannelCmd>

    /* Disable the TIM Break interrupt (only if no more channel is active) */
    tmpccer = htim->Instance->CCER;
 8017800:	687b      	ldr	r3, [r7, #4]
 8017802:	681b      	ldr	r3, [r3, #0]
 8017804:	6a1b      	ldr	r3, [r3, #32]
 8017806:	60bb      	str	r3, [r7, #8]
    if ((tmpccer & TIM_CCER_CCxNE_MASK) == (uint32_t)RESET)
 8017808:	68ba      	ldr	r2, [r7, #8]
 801780a:	f240 4344 	movw	r3, #1092	@ 0x444
 801780e:	4013      	ands	r3, r2
 8017810:	2b00      	cmp	r3, #0
 8017812:	d107      	bne.n	8017824 <HAL_TIMEx_PWMN_Stop_IT+0x9c>
    {
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_BREAK);
 8017814:	687b      	ldr	r3, [r7, #4]
 8017816:	681b      	ldr	r3, [r3, #0]
 8017818:	68da      	ldr	r2, [r3, #12]
 801781a:	687b      	ldr	r3, [r7, #4]
 801781c:	681b      	ldr	r3, [r3, #0]
 801781e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8017822:	60da      	str	r2, [r3, #12]
    }

    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8017824:	687b      	ldr	r3, [r7, #4]
 8017826:	681b      	ldr	r3, [r3, #0]
 8017828:	6a1a      	ldr	r2, [r3, #32]
 801782a:	f241 1311 	movw	r3, #4369	@ 0x1111
 801782e:	4013      	ands	r3, r2
 8017830:	2b00      	cmp	r3, #0
 8017832:	d10f      	bne.n	8017854 <HAL_TIMEx_PWMN_Stop_IT+0xcc>
 8017834:	687b      	ldr	r3, [r7, #4]
 8017836:	681b      	ldr	r3, [r3, #0]
 8017838:	6a1a      	ldr	r2, [r3, #32]
 801783a:	f240 4344 	movw	r3, #1092	@ 0x444
 801783e:	4013      	ands	r3, r2
 8017840:	2b00      	cmp	r3, #0
 8017842:	d107      	bne.n	8017854 <HAL_TIMEx_PWMN_Stop_IT+0xcc>
 8017844:	687b      	ldr	r3, [r7, #4]
 8017846:	681b      	ldr	r3, [r3, #0]
 8017848:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801784a:	687b      	ldr	r3, [r7, #4]
 801784c:	681b      	ldr	r3, [r3, #0]
 801784e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8017852:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8017854:	687b      	ldr	r3, [r7, #4]
 8017856:	681b      	ldr	r3, [r3, #0]
 8017858:	6a1a      	ldr	r2, [r3, #32]
 801785a:	f241 1311 	movw	r3, #4369	@ 0x1111
 801785e:	4013      	ands	r3, r2
 8017860:	2b00      	cmp	r3, #0
 8017862:	d10f      	bne.n	8017884 <HAL_TIMEx_PWMN_Stop_IT+0xfc>
 8017864:	687b      	ldr	r3, [r7, #4]
 8017866:	681b      	ldr	r3, [r3, #0]
 8017868:	6a1a      	ldr	r2, [r3, #32]
 801786a:	f240 4344 	movw	r3, #1092	@ 0x444
 801786e:	4013      	ands	r3, r2
 8017870:	2b00      	cmp	r3, #0
 8017872:	d107      	bne.n	8017884 <HAL_TIMEx_PWMN_Stop_IT+0xfc>
 8017874:	687b      	ldr	r3, [r7, #4]
 8017876:	681b      	ldr	r3, [r3, #0]
 8017878:	681a      	ldr	r2, [r3, #0]
 801787a:	687b      	ldr	r3, [r7, #4]
 801787c:	681b      	ldr	r3, [r3, #0]
 801787e:	f022 0201 	bic.w	r2, r2, #1
 8017882:	601a      	str	r2, [r3, #0]

    /* Set the TIM complementary channel state */
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8017884:	683b      	ldr	r3, [r7, #0]
 8017886:	2b00      	cmp	r3, #0
 8017888:	d104      	bne.n	8017894 <HAL_TIMEx_PWMN_Stop_IT+0x10c>
 801788a:	687b      	ldr	r3, [r7, #4]
 801788c:	2201      	movs	r2, #1
 801788e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8017892:	e013      	b.n	80178bc <HAL_TIMEx_PWMN_Stop_IT+0x134>
 8017894:	683b      	ldr	r3, [r7, #0]
 8017896:	2b04      	cmp	r3, #4
 8017898:	d104      	bne.n	80178a4 <HAL_TIMEx_PWMN_Stop_IT+0x11c>
 801789a:	687b      	ldr	r3, [r7, #4]
 801789c:	2201      	movs	r2, #1
 801789e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80178a2:	e00b      	b.n	80178bc <HAL_TIMEx_PWMN_Stop_IT+0x134>
 80178a4:	683b      	ldr	r3, [r7, #0]
 80178a6:	2b08      	cmp	r3, #8
 80178a8:	d104      	bne.n	80178b4 <HAL_TIMEx_PWMN_Stop_IT+0x12c>
 80178aa:	687b      	ldr	r3, [r7, #4]
 80178ac:	2201      	movs	r2, #1
 80178ae:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80178b2:	e003      	b.n	80178bc <HAL_TIMEx_PWMN_Stop_IT+0x134>
 80178b4:	687b      	ldr	r3, [r7, #4]
 80178b6:	2201      	movs	r2, #1
 80178b8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
  }

  /* Return function status */
  return status;
 80178bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80178be:	4618      	mov	r0, r3
 80178c0:	3710      	adds	r7, #16
 80178c2:	46bd      	mov	sp, r7
 80178c4:	bd80      	pop	{r7, pc}
	...

080178c8 <HAL_TIMEx_PWMN_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                           uint16_t Length)
{
 80178c8:	b580      	push	{r7, lr}
 80178ca:	b086      	sub	sp, #24
 80178cc:	af00      	add	r7, sp, #0
 80178ce:	60f8      	str	r0, [r7, #12]
 80178d0:	60b9      	str	r1, [r7, #8]
 80178d2:	607a      	str	r2, [r7, #4]
 80178d4:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 80178d6:	2300      	movs	r3, #0
 80178d8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Set the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 80178da:	68bb      	ldr	r3, [r7, #8]
 80178dc:	2b00      	cmp	r3, #0
 80178de:	d109      	bne.n	80178f4 <HAL_TIMEx_PWMN_Start_DMA+0x2c>
 80178e0:	68fb      	ldr	r3, [r7, #12]
 80178e2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80178e6:	b2db      	uxtb	r3, r3
 80178e8:	2b02      	cmp	r3, #2
 80178ea:	bf0c      	ite	eq
 80178ec:	2301      	moveq	r3, #1
 80178ee:	2300      	movne	r3, #0
 80178f0:	b2db      	uxtb	r3, r3
 80178f2:	e022      	b.n	801793a <HAL_TIMEx_PWMN_Start_DMA+0x72>
 80178f4:	68bb      	ldr	r3, [r7, #8]
 80178f6:	2b04      	cmp	r3, #4
 80178f8:	d109      	bne.n	801790e <HAL_TIMEx_PWMN_Start_DMA+0x46>
 80178fa:	68fb      	ldr	r3, [r7, #12]
 80178fc:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8017900:	b2db      	uxtb	r3, r3
 8017902:	2b02      	cmp	r3, #2
 8017904:	bf0c      	ite	eq
 8017906:	2301      	moveq	r3, #1
 8017908:	2300      	movne	r3, #0
 801790a:	b2db      	uxtb	r3, r3
 801790c:	e015      	b.n	801793a <HAL_TIMEx_PWMN_Start_DMA+0x72>
 801790e:	68bb      	ldr	r3, [r7, #8]
 8017910:	2b08      	cmp	r3, #8
 8017912:	d109      	bne.n	8017928 <HAL_TIMEx_PWMN_Start_DMA+0x60>
 8017914:	68fb      	ldr	r3, [r7, #12]
 8017916:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 801791a:	b2db      	uxtb	r3, r3
 801791c:	2b02      	cmp	r3, #2
 801791e:	bf0c      	ite	eq
 8017920:	2301      	moveq	r3, #1
 8017922:	2300      	movne	r3, #0
 8017924:	b2db      	uxtb	r3, r3
 8017926:	e008      	b.n	801793a <HAL_TIMEx_PWMN_Start_DMA+0x72>
 8017928:	68fb      	ldr	r3, [r7, #12]
 801792a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801792e:	b2db      	uxtb	r3, r3
 8017930:	2b02      	cmp	r3, #2
 8017932:	bf0c      	ite	eq
 8017934:	2301      	moveq	r3, #1
 8017936:	2300      	movne	r3, #0
 8017938:	b2db      	uxtb	r3, r3
 801793a:	2b00      	cmp	r3, #0
 801793c:	d001      	beq.n	8017942 <HAL_TIMEx_PWMN_Start_DMA+0x7a>
  {
    return HAL_BUSY;
 801793e:	2302      	movs	r3, #2
 8017940:	e129      	b.n	8017b96 <HAL_TIMEx_PWMN_Start_DMA+0x2ce>
  }
  else if (TIM_CHANNEL_N_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8017942:	68bb      	ldr	r3, [r7, #8]
 8017944:	2b00      	cmp	r3, #0
 8017946:	d109      	bne.n	801795c <HAL_TIMEx_PWMN_Start_DMA+0x94>
 8017948:	68fb      	ldr	r3, [r7, #12]
 801794a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 801794e:	b2db      	uxtb	r3, r3
 8017950:	2b01      	cmp	r3, #1
 8017952:	bf0c      	ite	eq
 8017954:	2301      	moveq	r3, #1
 8017956:	2300      	movne	r3, #0
 8017958:	b2db      	uxtb	r3, r3
 801795a:	e022      	b.n	80179a2 <HAL_TIMEx_PWMN_Start_DMA+0xda>
 801795c:	68bb      	ldr	r3, [r7, #8]
 801795e:	2b04      	cmp	r3, #4
 8017960:	d109      	bne.n	8017976 <HAL_TIMEx_PWMN_Start_DMA+0xae>
 8017962:	68fb      	ldr	r3, [r7, #12]
 8017964:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8017968:	b2db      	uxtb	r3, r3
 801796a:	2b01      	cmp	r3, #1
 801796c:	bf0c      	ite	eq
 801796e:	2301      	moveq	r3, #1
 8017970:	2300      	movne	r3, #0
 8017972:	b2db      	uxtb	r3, r3
 8017974:	e015      	b.n	80179a2 <HAL_TIMEx_PWMN_Start_DMA+0xda>
 8017976:	68bb      	ldr	r3, [r7, #8]
 8017978:	2b08      	cmp	r3, #8
 801797a:	d109      	bne.n	8017990 <HAL_TIMEx_PWMN_Start_DMA+0xc8>
 801797c:	68fb      	ldr	r3, [r7, #12]
 801797e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8017982:	b2db      	uxtb	r3, r3
 8017984:	2b01      	cmp	r3, #1
 8017986:	bf0c      	ite	eq
 8017988:	2301      	moveq	r3, #1
 801798a:	2300      	movne	r3, #0
 801798c:	b2db      	uxtb	r3, r3
 801798e:	e008      	b.n	80179a2 <HAL_TIMEx_PWMN_Start_DMA+0xda>
 8017990:	68fb      	ldr	r3, [r7, #12]
 8017992:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8017996:	b2db      	uxtb	r3, r3
 8017998:	2b01      	cmp	r3, #1
 801799a:	bf0c      	ite	eq
 801799c:	2301      	moveq	r3, #1
 801799e:	2300      	movne	r3, #0
 80179a0:	b2db      	uxtb	r3, r3
 80179a2:	2b00      	cmp	r3, #0
 80179a4:	d024      	beq.n	80179f0 <HAL_TIMEx_PWMN_Start_DMA+0x128>
  {
    if ((pData == NULL) || (Length == 0U))
 80179a6:	687b      	ldr	r3, [r7, #4]
 80179a8:	2b00      	cmp	r3, #0
 80179aa:	d002      	beq.n	80179b2 <HAL_TIMEx_PWMN_Start_DMA+0xea>
 80179ac:	887b      	ldrh	r3, [r7, #2]
 80179ae:	2b00      	cmp	r3, #0
 80179b0:	d101      	bne.n	80179b6 <HAL_TIMEx_PWMN_Start_DMA+0xee>
    {
      return HAL_ERROR;
 80179b2:	2301      	movs	r3, #1
 80179b4:	e0ef      	b.n	8017b96 <HAL_TIMEx_PWMN_Start_DMA+0x2ce>
    }
    else
    {
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80179b6:	68bb      	ldr	r3, [r7, #8]
 80179b8:	2b00      	cmp	r3, #0
 80179ba:	d104      	bne.n	80179c6 <HAL_TIMEx_PWMN_Start_DMA+0xfe>
 80179bc:	68fb      	ldr	r3, [r7, #12]
 80179be:	2202      	movs	r2, #2
 80179c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80179c4:	e016      	b.n	80179f4 <HAL_TIMEx_PWMN_Start_DMA+0x12c>
 80179c6:	68bb      	ldr	r3, [r7, #8]
 80179c8:	2b04      	cmp	r3, #4
 80179ca:	d104      	bne.n	80179d6 <HAL_TIMEx_PWMN_Start_DMA+0x10e>
 80179cc:	68fb      	ldr	r3, [r7, #12]
 80179ce:	2202      	movs	r2, #2
 80179d0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80179d4:	e00e      	b.n	80179f4 <HAL_TIMEx_PWMN_Start_DMA+0x12c>
 80179d6:	68bb      	ldr	r3, [r7, #8]
 80179d8:	2b08      	cmp	r3, #8
 80179da:	d104      	bne.n	80179e6 <HAL_TIMEx_PWMN_Start_DMA+0x11e>
 80179dc:	68fb      	ldr	r3, [r7, #12]
 80179de:	2202      	movs	r2, #2
 80179e0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80179e4:	e006      	b.n	80179f4 <HAL_TIMEx_PWMN_Start_DMA+0x12c>
 80179e6:	68fb      	ldr	r3, [r7, #12]
 80179e8:	2202      	movs	r2, #2
 80179ea:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80179ee:	e001      	b.n	80179f4 <HAL_TIMEx_PWMN_Start_DMA+0x12c>
    }
  }
  else
  {
    return HAL_ERROR;
 80179f0:	2301      	movs	r3, #1
 80179f2:	e0d0      	b.n	8017b96 <HAL_TIMEx_PWMN_Start_DMA+0x2ce>
  }

  switch (Channel)
 80179f4:	68bb      	ldr	r3, [r7, #8]
 80179f6:	2b08      	cmp	r3, #8
 80179f8:	d051      	beq.n	8017a9e <HAL_TIMEx_PWMN_Start_DMA+0x1d6>
 80179fa:	68bb      	ldr	r3, [r7, #8]
 80179fc:	2b08      	cmp	r3, #8
 80179fe:	d872      	bhi.n	8017ae6 <HAL_TIMEx_PWMN_Start_DMA+0x21e>
 8017a00:	68bb      	ldr	r3, [r7, #8]
 8017a02:	2b00      	cmp	r3, #0
 8017a04:	d003      	beq.n	8017a0e <HAL_TIMEx_PWMN_Start_DMA+0x146>
 8017a06:	68bb      	ldr	r3, [r7, #8]
 8017a08:	2b04      	cmp	r3, #4
 8017a0a:	d024      	beq.n	8017a56 <HAL_TIMEx_PWMN_Start_DMA+0x18e>
 8017a0c:	e06b      	b.n	8017ae6 <HAL_TIMEx_PWMN_Start_DMA+0x21e>
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseNCplt;
 8017a0e:	68fb      	ldr	r3, [r7, #12]
 8017a10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017a12:	4a63      	ldr	r2, [pc, #396]	@ (8017ba0 <HAL_TIMEx_PWMN_Start_DMA+0x2d8>)
 8017a14:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8017a16:	68fb      	ldr	r3, [r7, #12]
 8017a18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017a1a:	4a62      	ldr	r2, [pc, #392]	@ (8017ba4 <HAL_TIMEx_PWMN_Start_DMA+0x2dc>)
 8017a1c:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAErrorCCxN ;
 8017a1e:	68fb      	ldr	r3, [r7, #12]
 8017a20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017a22:	4a61      	ldr	r2, [pc, #388]	@ (8017ba8 <HAL_TIMEx_PWMN_Start_DMA+0x2e0>)
 8017a24:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8017a26:	68fb      	ldr	r3, [r7, #12]
 8017a28:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8017a2a:	6879      	ldr	r1, [r7, #4]
 8017a2c:	68fb      	ldr	r3, [r7, #12]
 8017a2e:	681b      	ldr	r3, [r3, #0]
 8017a30:	3334      	adds	r3, #52	@ 0x34
 8017a32:	461a      	mov	r2, r3
 8017a34:	887b      	ldrh	r3, [r7, #2]
 8017a36:	f7eb fae8 	bl	800300a <HAL_DMA_Start_IT>
 8017a3a:	4603      	mov	r3, r0
 8017a3c:	2b00      	cmp	r3, #0
 8017a3e:	d001      	beq.n	8017a44 <HAL_TIMEx_PWMN_Start_DMA+0x17c>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8017a40:	2301      	movs	r3, #1
 8017a42:	e0a8      	b.n	8017b96 <HAL_TIMEx_PWMN_Start_DMA+0x2ce>
      }
      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8017a44:	68fb      	ldr	r3, [r7, #12]
 8017a46:	681b      	ldr	r3, [r3, #0]
 8017a48:	68da      	ldr	r2, [r3, #12]
 8017a4a:	68fb      	ldr	r3, [r7, #12]
 8017a4c:	681b      	ldr	r3, [r3, #0]
 8017a4e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8017a52:	60da      	str	r2, [r3, #12]
      break;
 8017a54:	e04a      	b.n	8017aec <HAL_TIMEx_PWMN_Start_DMA+0x224>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseNCplt;
 8017a56:	68fb      	ldr	r3, [r7, #12]
 8017a58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8017a5a:	4a51      	ldr	r2, [pc, #324]	@ (8017ba0 <HAL_TIMEx_PWMN_Start_DMA+0x2d8>)
 8017a5c:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8017a5e:	68fb      	ldr	r3, [r7, #12]
 8017a60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8017a62:	4a50      	ldr	r2, [pc, #320]	@ (8017ba4 <HAL_TIMEx_PWMN_Start_DMA+0x2dc>)
 8017a64:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAErrorCCxN ;
 8017a66:	68fb      	ldr	r3, [r7, #12]
 8017a68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8017a6a:	4a4f      	ldr	r2, [pc, #316]	@ (8017ba8 <HAL_TIMEx_PWMN_Start_DMA+0x2e0>)
 8017a6c:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8017a6e:	68fb      	ldr	r3, [r7, #12]
 8017a70:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8017a72:	6879      	ldr	r1, [r7, #4]
 8017a74:	68fb      	ldr	r3, [r7, #12]
 8017a76:	681b      	ldr	r3, [r3, #0]
 8017a78:	3338      	adds	r3, #56	@ 0x38
 8017a7a:	461a      	mov	r2, r3
 8017a7c:	887b      	ldrh	r3, [r7, #2]
 8017a7e:	f7eb fac4 	bl	800300a <HAL_DMA_Start_IT>
 8017a82:	4603      	mov	r3, r0
 8017a84:	2b00      	cmp	r3, #0
 8017a86:	d001      	beq.n	8017a8c <HAL_TIMEx_PWMN_Start_DMA+0x1c4>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8017a88:	2301      	movs	r3, #1
 8017a8a:	e084      	b.n	8017b96 <HAL_TIMEx_PWMN_Start_DMA+0x2ce>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8017a8c:	68fb      	ldr	r3, [r7, #12]
 8017a8e:	681b      	ldr	r3, [r3, #0]
 8017a90:	68da      	ldr	r2, [r3, #12]
 8017a92:	68fb      	ldr	r3, [r7, #12]
 8017a94:	681b      	ldr	r3, [r3, #0]
 8017a96:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8017a9a:	60da      	str	r2, [r3, #12]
      break;
 8017a9c:	e026      	b.n	8017aec <HAL_TIMEx_PWMN_Start_DMA+0x224>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseNCplt;
 8017a9e:	68fb      	ldr	r3, [r7, #12]
 8017aa0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017aa2:	4a3f      	ldr	r2, [pc, #252]	@ (8017ba0 <HAL_TIMEx_PWMN_Start_DMA+0x2d8>)
 8017aa4:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8017aa6:	68fb      	ldr	r3, [r7, #12]
 8017aa8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017aaa:	4a3e      	ldr	r2, [pc, #248]	@ (8017ba4 <HAL_TIMEx_PWMN_Start_DMA+0x2dc>)
 8017aac:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAErrorCCxN ;
 8017aae:	68fb      	ldr	r3, [r7, #12]
 8017ab0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017ab2:	4a3d      	ldr	r2, [pc, #244]	@ (8017ba8 <HAL_TIMEx_PWMN_Start_DMA+0x2e0>)
 8017ab4:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8017ab6:	68fb      	ldr	r3, [r7, #12]
 8017ab8:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8017aba:	6879      	ldr	r1, [r7, #4]
 8017abc:	68fb      	ldr	r3, [r7, #12]
 8017abe:	681b      	ldr	r3, [r3, #0]
 8017ac0:	333c      	adds	r3, #60	@ 0x3c
 8017ac2:	461a      	mov	r2, r3
 8017ac4:	887b      	ldrh	r3, [r7, #2]
 8017ac6:	f7eb faa0 	bl	800300a <HAL_DMA_Start_IT>
 8017aca:	4603      	mov	r3, r0
 8017acc:	2b00      	cmp	r3, #0
 8017ace:	d001      	beq.n	8017ad4 <HAL_TIMEx_PWMN_Start_DMA+0x20c>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8017ad0:	2301      	movs	r3, #1
 8017ad2:	e060      	b.n	8017b96 <HAL_TIMEx_PWMN_Start_DMA+0x2ce>
      }
      /* Enable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8017ad4:	68fb      	ldr	r3, [r7, #12]
 8017ad6:	681b      	ldr	r3, [r3, #0]
 8017ad8:	68da      	ldr	r2, [r3, #12]
 8017ada:	68fb      	ldr	r3, [r7, #12]
 8017adc:	681b      	ldr	r3, [r3, #0]
 8017ade:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8017ae2:	60da      	str	r2, [r3, #12]
      break;
 8017ae4:	e002      	b.n	8017aec <HAL_TIMEx_PWMN_Start_DMA+0x224>
    }

    default:
      status = HAL_ERROR;
 8017ae6:	2301      	movs	r3, #1
 8017ae8:	75fb      	strb	r3, [r7, #23]
      break;
 8017aea:	bf00      	nop
  }

  if (status == HAL_OK)
 8017aec:	7dfb      	ldrb	r3, [r7, #23]
 8017aee:	2b00      	cmp	r3, #0
 8017af0:	d150      	bne.n	8017b94 <HAL_TIMEx_PWMN_Start_DMA+0x2cc>
  {
    /* Enable the complementary PWM output  */
    TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8017af2:	68fb      	ldr	r3, [r7, #12]
 8017af4:	681b      	ldr	r3, [r3, #0]
 8017af6:	2204      	movs	r2, #4
 8017af8:	68b9      	ldr	r1, [r7, #8]
 8017afa:	4618      	mov	r0, r3
 8017afc:	f000 fd9a 	bl	8018634 <TIM_CCxNChannelCmd>

    /* Enable the Main Output */
    __HAL_TIM_MOE_ENABLE(htim);
 8017b00:	68fb      	ldr	r3, [r7, #12]
 8017b02:	681b      	ldr	r3, [r3, #0]
 8017b04:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8017b06:	68fb      	ldr	r3, [r7, #12]
 8017b08:	681b      	ldr	r3, [r3, #0]
 8017b0a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8017b0e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8017b10:	68fb      	ldr	r3, [r7, #12]
 8017b12:	681b      	ldr	r3, [r3, #0]
 8017b14:	4a25      	ldr	r2, [pc, #148]	@ (8017bac <HAL_TIMEx_PWMN_Start_DMA+0x2e4>)
 8017b16:	4293      	cmp	r3, r2
 8017b18:	d022      	beq.n	8017b60 <HAL_TIMEx_PWMN_Start_DMA+0x298>
 8017b1a:	68fb      	ldr	r3, [r7, #12]
 8017b1c:	681b      	ldr	r3, [r3, #0]
 8017b1e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8017b22:	d01d      	beq.n	8017b60 <HAL_TIMEx_PWMN_Start_DMA+0x298>
 8017b24:	68fb      	ldr	r3, [r7, #12]
 8017b26:	681b      	ldr	r3, [r3, #0]
 8017b28:	4a21      	ldr	r2, [pc, #132]	@ (8017bb0 <HAL_TIMEx_PWMN_Start_DMA+0x2e8>)
 8017b2a:	4293      	cmp	r3, r2
 8017b2c:	d018      	beq.n	8017b60 <HAL_TIMEx_PWMN_Start_DMA+0x298>
 8017b2e:	68fb      	ldr	r3, [r7, #12]
 8017b30:	681b      	ldr	r3, [r3, #0]
 8017b32:	4a20      	ldr	r2, [pc, #128]	@ (8017bb4 <HAL_TIMEx_PWMN_Start_DMA+0x2ec>)
 8017b34:	4293      	cmp	r3, r2
 8017b36:	d013      	beq.n	8017b60 <HAL_TIMEx_PWMN_Start_DMA+0x298>
 8017b38:	68fb      	ldr	r3, [r7, #12]
 8017b3a:	681b      	ldr	r3, [r3, #0]
 8017b3c:	4a1e      	ldr	r2, [pc, #120]	@ (8017bb8 <HAL_TIMEx_PWMN_Start_DMA+0x2f0>)
 8017b3e:	4293      	cmp	r3, r2
 8017b40:	d00e      	beq.n	8017b60 <HAL_TIMEx_PWMN_Start_DMA+0x298>
 8017b42:	68fb      	ldr	r3, [r7, #12]
 8017b44:	681b      	ldr	r3, [r3, #0]
 8017b46:	4a1d      	ldr	r2, [pc, #116]	@ (8017bbc <HAL_TIMEx_PWMN_Start_DMA+0x2f4>)
 8017b48:	4293      	cmp	r3, r2
 8017b4a:	d009      	beq.n	8017b60 <HAL_TIMEx_PWMN_Start_DMA+0x298>
 8017b4c:	68fb      	ldr	r3, [r7, #12]
 8017b4e:	681b      	ldr	r3, [r3, #0]
 8017b50:	4a1b      	ldr	r2, [pc, #108]	@ (8017bc0 <HAL_TIMEx_PWMN_Start_DMA+0x2f8>)
 8017b52:	4293      	cmp	r3, r2
 8017b54:	d004      	beq.n	8017b60 <HAL_TIMEx_PWMN_Start_DMA+0x298>
 8017b56:	68fb      	ldr	r3, [r7, #12]
 8017b58:	681b      	ldr	r3, [r3, #0]
 8017b5a:	4a1a      	ldr	r2, [pc, #104]	@ (8017bc4 <HAL_TIMEx_PWMN_Start_DMA+0x2fc>)
 8017b5c:	4293      	cmp	r3, r2
 8017b5e:	d111      	bne.n	8017b84 <HAL_TIMEx_PWMN_Start_DMA+0x2bc>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8017b60:	68fb      	ldr	r3, [r7, #12]
 8017b62:	681b      	ldr	r3, [r3, #0]
 8017b64:	689b      	ldr	r3, [r3, #8]
 8017b66:	f003 0307 	and.w	r3, r3, #7
 8017b6a:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8017b6c:	693b      	ldr	r3, [r7, #16]
 8017b6e:	2b06      	cmp	r3, #6
 8017b70:	d010      	beq.n	8017b94 <HAL_TIMEx_PWMN_Start_DMA+0x2cc>
      {
        __HAL_TIM_ENABLE(htim);
 8017b72:	68fb      	ldr	r3, [r7, #12]
 8017b74:	681b      	ldr	r3, [r3, #0]
 8017b76:	681a      	ldr	r2, [r3, #0]
 8017b78:	68fb      	ldr	r3, [r7, #12]
 8017b7a:	681b      	ldr	r3, [r3, #0]
 8017b7c:	f042 0201 	orr.w	r2, r2, #1
 8017b80:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8017b82:	e007      	b.n	8017b94 <HAL_TIMEx_PWMN_Start_DMA+0x2cc>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8017b84:	68fb      	ldr	r3, [r7, #12]
 8017b86:	681b      	ldr	r3, [r3, #0]
 8017b88:	681a      	ldr	r2, [r3, #0]
 8017b8a:	68fb      	ldr	r3, [r7, #12]
 8017b8c:	681b      	ldr	r3, [r3, #0]
 8017b8e:	f042 0201 	orr.w	r2, r2, #1
 8017b92:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8017b94:	7dfb      	ldrb	r3, [r7, #23]
}
 8017b96:	4618      	mov	r0, r3
 8017b98:	3718      	adds	r7, #24
 8017b9a:	46bd      	mov	sp, r7
 8017b9c:	bd80      	pop	{r7, pc}
 8017b9e:	bf00      	nop
 8017ba0:	08018541 	.word	0x08018541
 8017ba4:	080156f9 	.word	0x080156f9
 8017ba8:	080185c7 	.word	0x080185c7
 8017bac:	40010000 	.word	0x40010000
 8017bb0:	40000400 	.word	0x40000400
 8017bb4:	40000800 	.word	0x40000800
 8017bb8:	40000c00 	.word	0x40000c00
 8017bbc:	40010400 	.word	0x40010400
 8017bc0:	40014000 	.word	0x40014000
 8017bc4:	40001800 	.word	0x40001800

08017bc8 <HAL_TIMEx_PWMN_Stop_DMA>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8017bc8:	b580      	push	{r7, lr}
 8017bca:	b084      	sub	sp, #16
 8017bcc:	af00      	add	r7, sp, #0
 8017bce:	6078      	str	r0, [r7, #4]
 8017bd0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8017bd2:	2300      	movs	r3, #0
 8017bd4:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8017bd6:	683b      	ldr	r3, [r7, #0]
 8017bd8:	2b08      	cmp	r3, #8
 8017bda:	d025      	beq.n	8017c28 <HAL_TIMEx_PWMN_Stop_DMA+0x60>
 8017bdc:	683b      	ldr	r3, [r7, #0]
 8017bde:	2b08      	cmp	r3, #8
 8017be0:	d830      	bhi.n	8017c44 <HAL_TIMEx_PWMN_Stop_DMA+0x7c>
 8017be2:	683b      	ldr	r3, [r7, #0]
 8017be4:	2b00      	cmp	r3, #0
 8017be6:	d003      	beq.n	8017bf0 <HAL_TIMEx_PWMN_Stop_DMA+0x28>
 8017be8:	683b      	ldr	r3, [r7, #0]
 8017bea:	2b04      	cmp	r3, #4
 8017bec:	d00e      	beq.n	8017c0c <HAL_TIMEx_PWMN_Stop_DMA+0x44>
 8017bee:	e029      	b.n	8017c44 <HAL_TIMEx_PWMN_Stop_DMA+0x7c>
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8017bf0:	687b      	ldr	r3, [r7, #4]
 8017bf2:	681b      	ldr	r3, [r3, #0]
 8017bf4:	68da      	ldr	r2, [r3, #12]
 8017bf6:	687b      	ldr	r3, [r7, #4]
 8017bf8:	681b      	ldr	r3, [r3, #0]
 8017bfa:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8017bfe:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8017c00:	687b      	ldr	r3, [r7, #4]
 8017c02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017c04:	4618      	mov	r0, r3
 8017c06:	f7eb fac8 	bl	800319a <HAL_DMA_Abort_IT>
      break;
 8017c0a:	e01e      	b.n	8017c4a <HAL_TIMEx_PWMN_Stop_DMA+0x82>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8017c0c:	687b      	ldr	r3, [r7, #4]
 8017c0e:	681b      	ldr	r3, [r3, #0]
 8017c10:	68da      	ldr	r2, [r3, #12]
 8017c12:	687b      	ldr	r3, [r7, #4]
 8017c14:	681b      	ldr	r3, [r3, #0]
 8017c16:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8017c1a:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8017c1c:	687b      	ldr	r3, [r7, #4]
 8017c1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8017c20:	4618      	mov	r0, r3
 8017c22:	f7eb faba 	bl	800319a <HAL_DMA_Abort_IT>
      break;
 8017c26:	e010      	b.n	8017c4a <HAL_TIMEx_PWMN_Stop_DMA+0x82>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8017c28:	687b      	ldr	r3, [r7, #4]
 8017c2a:	681b      	ldr	r3, [r3, #0]
 8017c2c:	68da      	ldr	r2, [r3, #12]
 8017c2e:	687b      	ldr	r3, [r7, #4]
 8017c30:	681b      	ldr	r3, [r3, #0]
 8017c32:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8017c36:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8017c38:	687b      	ldr	r3, [r7, #4]
 8017c3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017c3c:	4618      	mov	r0, r3
 8017c3e:	f7eb faac 	bl	800319a <HAL_DMA_Abort_IT>
      break;
 8017c42:	e002      	b.n	8017c4a <HAL_TIMEx_PWMN_Stop_DMA+0x82>
    }

    default:
      status = HAL_ERROR;
 8017c44:	2301      	movs	r3, #1
 8017c46:	73fb      	strb	r3, [r7, #15]
      break;
 8017c48:	bf00      	nop
  }

  if (status == HAL_OK)
 8017c4a:	7bfb      	ldrb	r3, [r7, #15]
 8017c4c:	2b00      	cmp	r3, #0
 8017c4e:	d152      	bne.n	8017cf6 <HAL_TIMEx_PWMN_Stop_DMA+0x12e>
  {
    /* Disable the complementary PWM output */
    TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 8017c50:	687b      	ldr	r3, [r7, #4]
 8017c52:	681b      	ldr	r3, [r3, #0]
 8017c54:	2200      	movs	r2, #0
 8017c56:	6839      	ldr	r1, [r7, #0]
 8017c58:	4618      	mov	r0, r3
 8017c5a:	f000 fceb 	bl	8018634 <TIM_CCxNChannelCmd>

    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8017c5e:	687b      	ldr	r3, [r7, #4]
 8017c60:	681b      	ldr	r3, [r3, #0]
 8017c62:	6a1a      	ldr	r2, [r3, #32]
 8017c64:	f241 1311 	movw	r3, #4369	@ 0x1111
 8017c68:	4013      	ands	r3, r2
 8017c6a:	2b00      	cmp	r3, #0
 8017c6c:	d10f      	bne.n	8017c8e <HAL_TIMEx_PWMN_Stop_DMA+0xc6>
 8017c6e:	687b      	ldr	r3, [r7, #4]
 8017c70:	681b      	ldr	r3, [r3, #0]
 8017c72:	6a1a      	ldr	r2, [r3, #32]
 8017c74:	f240 4344 	movw	r3, #1092	@ 0x444
 8017c78:	4013      	ands	r3, r2
 8017c7a:	2b00      	cmp	r3, #0
 8017c7c:	d107      	bne.n	8017c8e <HAL_TIMEx_PWMN_Stop_DMA+0xc6>
 8017c7e:	687b      	ldr	r3, [r7, #4]
 8017c80:	681b      	ldr	r3, [r3, #0]
 8017c82:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8017c84:	687b      	ldr	r3, [r7, #4]
 8017c86:	681b      	ldr	r3, [r3, #0]
 8017c88:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8017c8c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8017c8e:	687b      	ldr	r3, [r7, #4]
 8017c90:	681b      	ldr	r3, [r3, #0]
 8017c92:	6a1a      	ldr	r2, [r3, #32]
 8017c94:	f241 1311 	movw	r3, #4369	@ 0x1111
 8017c98:	4013      	ands	r3, r2
 8017c9a:	2b00      	cmp	r3, #0
 8017c9c:	d10f      	bne.n	8017cbe <HAL_TIMEx_PWMN_Stop_DMA+0xf6>
 8017c9e:	687b      	ldr	r3, [r7, #4]
 8017ca0:	681b      	ldr	r3, [r3, #0]
 8017ca2:	6a1a      	ldr	r2, [r3, #32]
 8017ca4:	f240 4344 	movw	r3, #1092	@ 0x444
 8017ca8:	4013      	ands	r3, r2
 8017caa:	2b00      	cmp	r3, #0
 8017cac:	d107      	bne.n	8017cbe <HAL_TIMEx_PWMN_Stop_DMA+0xf6>
 8017cae:	687b      	ldr	r3, [r7, #4]
 8017cb0:	681b      	ldr	r3, [r3, #0]
 8017cb2:	681a      	ldr	r2, [r3, #0]
 8017cb4:	687b      	ldr	r3, [r7, #4]
 8017cb6:	681b      	ldr	r3, [r3, #0]
 8017cb8:	f022 0201 	bic.w	r2, r2, #1
 8017cbc:	601a      	str	r2, [r3, #0]

    /* Set the TIM complementary channel state */
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8017cbe:	683b      	ldr	r3, [r7, #0]
 8017cc0:	2b00      	cmp	r3, #0
 8017cc2:	d104      	bne.n	8017cce <HAL_TIMEx_PWMN_Stop_DMA+0x106>
 8017cc4:	687b      	ldr	r3, [r7, #4]
 8017cc6:	2201      	movs	r2, #1
 8017cc8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8017ccc:	e013      	b.n	8017cf6 <HAL_TIMEx_PWMN_Stop_DMA+0x12e>
 8017cce:	683b      	ldr	r3, [r7, #0]
 8017cd0:	2b04      	cmp	r3, #4
 8017cd2:	d104      	bne.n	8017cde <HAL_TIMEx_PWMN_Stop_DMA+0x116>
 8017cd4:	687b      	ldr	r3, [r7, #4]
 8017cd6:	2201      	movs	r2, #1
 8017cd8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8017cdc:	e00b      	b.n	8017cf6 <HAL_TIMEx_PWMN_Stop_DMA+0x12e>
 8017cde:	683b      	ldr	r3, [r7, #0]
 8017ce0:	2b08      	cmp	r3, #8
 8017ce2:	d104      	bne.n	8017cee <HAL_TIMEx_PWMN_Stop_DMA+0x126>
 8017ce4:	687b      	ldr	r3, [r7, #4]
 8017ce6:	2201      	movs	r2, #1
 8017ce8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8017cec:	e003      	b.n	8017cf6 <HAL_TIMEx_PWMN_Stop_DMA+0x12e>
 8017cee:	687b      	ldr	r3, [r7, #4]
 8017cf0:	2201      	movs	r2, #1
 8017cf2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
  }

  /* Return function status */
  return status;
 8017cf6:	7bfb      	ldrb	r3, [r7, #15]
}
 8017cf8:	4618      	mov	r0, r3
 8017cfa:	3710      	adds	r7, #16
 8017cfc:	46bd      	mov	sp, r7
 8017cfe:	bd80      	pop	{r7, pc}

08017d00 <HAL_TIMEx_OnePulseN_Start>:
  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_OnePulseN_Start(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
{
 8017d00:	b580      	push	{r7, lr}
 8017d02:	b084      	sub	sp, #16
 8017d04:	af00      	add	r7, sp, #0
 8017d06:	6078      	str	r0, [r7, #4]
 8017d08:	6039      	str	r1, [r7, #0]
  uint32_t input_channel = (OutputChannel == TIM_CHANNEL_1) ? TIM_CHANNEL_2 : TIM_CHANNEL_1;
 8017d0a:	683b      	ldr	r3, [r7, #0]
 8017d0c:	2b00      	cmp	r3, #0
 8017d0e:	d101      	bne.n	8017d14 <HAL_TIMEx_OnePulseN_Start+0x14>
 8017d10:	2304      	movs	r3, #4
 8017d12:	e000      	b.n	8017d16 <HAL_TIMEx_OnePulseN_Start+0x16>
 8017d14:	2300      	movs	r3, #0
 8017d16:	60fb      	str	r3, [r7, #12]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8017d18:	687b      	ldr	r3, [r7, #4]
 8017d1a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8017d1e:	72fb      	strb	r3, [r7, #11]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8017d20:	687b      	ldr	r3, [r7, #4]
 8017d22:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8017d26:	72bb      	strb	r3, [r7, #10]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8017d28:	687b      	ldr	r3, [r7, #4]
 8017d2a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8017d2e:	727b      	strb	r3, [r7, #9]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8017d30:	687b      	ldr	r3, [r7, #4]
 8017d32:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8017d36:	723b      	strb	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, OutputChannel));

  /* Check the TIM channels state */
  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8017d38:	7afb      	ldrb	r3, [r7, #11]
 8017d3a:	2b01      	cmp	r3, #1
 8017d3c:	d108      	bne.n	8017d50 <HAL_TIMEx_OnePulseN_Start+0x50>
      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8017d3e:	7abb      	ldrb	r3, [r7, #10]
 8017d40:	2b01      	cmp	r3, #1
 8017d42:	d105      	bne.n	8017d50 <HAL_TIMEx_OnePulseN_Start+0x50>
      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8017d44:	7a7b      	ldrb	r3, [r7, #9]
 8017d46:	2b01      	cmp	r3, #1
 8017d48:	d102      	bne.n	8017d50 <HAL_TIMEx_OnePulseN_Start+0x50>
      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8017d4a:	7a3b      	ldrb	r3, [r7, #8]
 8017d4c:	2b01      	cmp	r3, #1
 8017d4e:	d001      	beq.n	8017d54 <HAL_TIMEx_OnePulseN_Start+0x54>
  {
    return HAL_ERROR;
 8017d50:	2301      	movs	r3, #1
 8017d52:	e026      	b.n	8017da2 <HAL_TIMEx_OnePulseN_Start+0xa2>
  }

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8017d54:	687b      	ldr	r3, [r7, #4]
 8017d56:	2202      	movs	r2, #2
 8017d58:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8017d5c:	687b      	ldr	r3, [r7, #4]
 8017d5e:	2202      	movs	r2, #2
 8017d60:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8017d64:	687b      	ldr	r3, [r7, #4]
 8017d66:	2202      	movs	r2, #2
 8017d68:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8017d6c:	687b      	ldr	r3, [r7, #4]
 8017d6e:	2202      	movs	r2, #2
 8017d70:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the complementary One Pulse output channel and the Input Capture channel */
  TIM_CCxNChannelCmd(htim->Instance, OutputChannel, TIM_CCxN_ENABLE);
 8017d74:	687b      	ldr	r3, [r7, #4]
 8017d76:	681b      	ldr	r3, [r3, #0]
 8017d78:	2204      	movs	r2, #4
 8017d7a:	6839      	ldr	r1, [r7, #0]
 8017d7c:	4618      	mov	r0, r3
 8017d7e:	f000 fc59 	bl	8018634 <TIM_CCxNChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, input_channel, TIM_CCx_ENABLE);
 8017d82:	687b      	ldr	r3, [r7, #4]
 8017d84:	681b      	ldr	r3, [r3, #0]
 8017d86:	2201      	movs	r2, #1
 8017d88:	68f9      	ldr	r1, [r7, #12]
 8017d8a:	4618      	mov	r0, r3
 8017d8c:	f7fe fa76 	bl	801627c <TIM_CCxChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8017d90:	687b      	ldr	r3, [r7, #4]
 8017d92:	681b      	ldr	r3, [r3, #0]
 8017d94:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8017d96:	687b      	ldr	r3, [r7, #4]
 8017d98:	681b      	ldr	r3, [r3, #0]
 8017d9a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8017d9e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Return function status */
  return HAL_OK;
 8017da0:	2300      	movs	r3, #0
}
 8017da2:	4618      	mov	r0, r3
 8017da4:	3710      	adds	r7, #16
 8017da6:	46bd      	mov	sp, r7
 8017da8:	bd80      	pop	{r7, pc}

08017daa <HAL_TIMEx_OnePulseN_Stop>:
  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_OnePulseN_Stop(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
{
 8017daa:	b580      	push	{r7, lr}
 8017dac:	b084      	sub	sp, #16
 8017dae:	af00      	add	r7, sp, #0
 8017db0:	6078      	str	r0, [r7, #4]
 8017db2:	6039      	str	r1, [r7, #0]
  uint32_t input_channel = (OutputChannel == TIM_CHANNEL_1) ? TIM_CHANNEL_2 : TIM_CHANNEL_1;
 8017db4:	683b      	ldr	r3, [r7, #0]
 8017db6:	2b00      	cmp	r3, #0
 8017db8:	d101      	bne.n	8017dbe <HAL_TIMEx_OnePulseN_Stop+0x14>
 8017dba:	2304      	movs	r3, #4
 8017dbc:	e000      	b.n	8017dc0 <HAL_TIMEx_OnePulseN_Stop+0x16>
 8017dbe:	2300      	movs	r3, #0
 8017dc0:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, OutputChannel));

  /* Disable the complementary One Pulse output channel and the Input Capture channel */
  TIM_CCxNChannelCmd(htim->Instance, OutputChannel, TIM_CCxN_DISABLE);
 8017dc2:	687b      	ldr	r3, [r7, #4]
 8017dc4:	681b      	ldr	r3, [r3, #0]
 8017dc6:	2200      	movs	r2, #0
 8017dc8:	6839      	ldr	r1, [r7, #0]
 8017dca:	4618      	mov	r0, r3
 8017dcc:	f000 fc32 	bl	8018634 <TIM_CCxNChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, input_channel, TIM_CCx_DISABLE);
 8017dd0:	687b      	ldr	r3, [r7, #4]
 8017dd2:	681b      	ldr	r3, [r3, #0]
 8017dd4:	2200      	movs	r2, #0
 8017dd6:	68f9      	ldr	r1, [r7, #12]
 8017dd8:	4618      	mov	r0, r3
 8017dda:	f7fe fa4f 	bl	801627c <TIM_CCxChannelCmd>

  /* Disable the Main Output */
  __HAL_TIM_MOE_DISABLE(htim);
 8017dde:	687b      	ldr	r3, [r7, #4]
 8017de0:	681b      	ldr	r3, [r3, #0]
 8017de2:	6a1a      	ldr	r2, [r3, #32]
 8017de4:	f241 1311 	movw	r3, #4369	@ 0x1111
 8017de8:	4013      	ands	r3, r2
 8017dea:	2b00      	cmp	r3, #0
 8017dec:	d10f      	bne.n	8017e0e <HAL_TIMEx_OnePulseN_Stop+0x64>
 8017dee:	687b      	ldr	r3, [r7, #4]
 8017df0:	681b      	ldr	r3, [r3, #0]
 8017df2:	6a1a      	ldr	r2, [r3, #32]
 8017df4:	f240 4344 	movw	r3, #1092	@ 0x444
 8017df8:	4013      	ands	r3, r2
 8017dfa:	2b00      	cmp	r3, #0
 8017dfc:	d107      	bne.n	8017e0e <HAL_TIMEx_OnePulseN_Stop+0x64>
 8017dfe:	687b      	ldr	r3, [r7, #4]
 8017e00:	681b      	ldr	r3, [r3, #0]
 8017e02:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8017e04:	687b      	ldr	r3, [r7, #4]
 8017e06:	681b      	ldr	r3, [r3, #0]
 8017e08:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8017e0c:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8017e0e:	687b      	ldr	r3, [r7, #4]
 8017e10:	681b      	ldr	r3, [r3, #0]
 8017e12:	6a1a      	ldr	r2, [r3, #32]
 8017e14:	f241 1311 	movw	r3, #4369	@ 0x1111
 8017e18:	4013      	ands	r3, r2
 8017e1a:	2b00      	cmp	r3, #0
 8017e1c:	d10f      	bne.n	8017e3e <HAL_TIMEx_OnePulseN_Stop+0x94>
 8017e1e:	687b      	ldr	r3, [r7, #4]
 8017e20:	681b      	ldr	r3, [r3, #0]
 8017e22:	6a1a      	ldr	r2, [r3, #32]
 8017e24:	f240 4344 	movw	r3, #1092	@ 0x444
 8017e28:	4013      	ands	r3, r2
 8017e2a:	2b00      	cmp	r3, #0
 8017e2c:	d107      	bne.n	8017e3e <HAL_TIMEx_OnePulseN_Stop+0x94>
 8017e2e:	687b      	ldr	r3, [r7, #4]
 8017e30:	681b      	ldr	r3, [r3, #0]
 8017e32:	681a      	ldr	r2, [r3, #0]
 8017e34:	687b      	ldr	r3, [r7, #4]
 8017e36:	681b      	ldr	r3, [r3, #0]
 8017e38:	f022 0201 	bic.w	r2, r2, #1
 8017e3c:	601a      	str	r2, [r3, #0]

  /* Set the TIM  channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8017e3e:	687b      	ldr	r3, [r7, #4]
 8017e40:	2201      	movs	r2, #1
 8017e42:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8017e46:	687b      	ldr	r3, [r7, #4]
 8017e48:	2201      	movs	r2, #1
 8017e4a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8017e4e:	687b      	ldr	r3, [r7, #4]
 8017e50:	2201      	movs	r2, #1
 8017e52:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8017e56:	687b      	ldr	r3, [r7, #4]
 8017e58:	2201      	movs	r2, #1
 8017e5a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 8017e5e:	2300      	movs	r3, #0
}
 8017e60:	4618      	mov	r0, r3
 8017e62:	3710      	adds	r7, #16
 8017e64:	46bd      	mov	sp, r7
 8017e66:	bd80      	pop	{r7, pc}

08017e68 <HAL_TIMEx_OnePulseN_Start_IT>:
  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_OnePulseN_Start_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
{
 8017e68:	b580      	push	{r7, lr}
 8017e6a:	b084      	sub	sp, #16
 8017e6c:	af00      	add	r7, sp, #0
 8017e6e:	6078      	str	r0, [r7, #4]
 8017e70:	6039      	str	r1, [r7, #0]
  uint32_t input_channel = (OutputChannel == TIM_CHANNEL_1) ? TIM_CHANNEL_2 : TIM_CHANNEL_1;
 8017e72:	683b      	ldr	r3, [r7, #0]
 8017e74:	2b00      	cmp	r3, #0
 8017e76:	d101      	bne.n	8017e7c <HAL_TIMEx_OnePulseN_Start_IT+0x14>
 8017e78:	2304      	movs	r3, #4
 8017e7a:	e000      	b.n	8017e7e <HAL_TIMEx_OnePulseN_Start_IT+0x16>
 8017e7c:	2300      	movs	r3, #0
 8017e7e:	60fb      	str	r3, [r7, #12]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8017e80:	687b      	ldr	r3, [r7, #4]
 8017e82:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8017e86:	72fb      	strb	r3, [r7, #11]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8017e88:	687b      	ldr	r3, [r7, #4]
 8017e8a:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8017e8e:	72bb      	strb	r3, [r7, #10]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8017e90:	687b      	ldr	r3, [r7, #4]
 8017e92:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8017e96:	727b      	strb	r3, [r7, #9]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8017e98:	687b      	ldr	r3, [r7, #4]
 8017e9a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8017e9e:	723b      	strb	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, OutputChannel));

  /* Check the TIM channels state */
  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8017ea0:	7afb      	ldrb	r3, [r7, #11]
 8017ea2:	2b01      	cmp	r3, #1
 8017ea4:	d108      	bne.n	8017eb8 <HAL_TIMEx_OnePulseN_Start_IT+0x50>
      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8017ea6:	7abb      	ldrb	r3, [r7, #10]
 8017ea8:	2b01      	cmp	r3, #1
 8017eaa:	d105      	bne.n	8017eb8 <HAL_TIMEx_OnePulseN_Start_IT+0x50>
      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8017eac:	7a7b      	ldrb	r3, [r7, #9]
 8017eae:	2b01      	cmp	r3, #1
 8017eb0:	d102      	bne.n	8017eb8 <HAL_TIMEx_OnePulseN_Start_IT+0x50>
      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8017eb2:	7a3b      	ldrb	r3, [r7, #8]
 8017eb4:	2b01      	cmp	r3, #1
 8017eb6:	d001      	beq.n	8017ebc <HAL_TIMEx_OnePulseN_Start_IT+0x54>
  {
    return HAL_ERROR;
 8017eb8:	2301      	movs	r3, #1
 8017eba:	e036      	b.n	8017f2a <HAL_TIMEx_OnePulseN_Start_IT+0xc2>
  }

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8017ebc:	687b      	ldr	r3, [r7, #4]
 8017ebe:	2202      	movs	r2, #2
 8017ec0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8017ec4:	687b      	ldr	r3, [r7, #4]
 8017ec6:	2202      	movs	r2, #2
 8017ec8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8017ecc:	687b      	ldr	r3, [r7, #4]
 8017ece:	2202      	movs	r2, #2
 8017ed0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8017ed4:	687b      	ldr	r3, [r7, #4]
 8017ed6:	2202      	movs	r2, #2
 8017ed8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the TIM Capture/Compare 1 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8017edc:	687b      	ldr	r3, [r7, #4]
 8017ede:	681b      	ldr	r3, [r3, #0]
 8017ee0:	68da      	ldr	r2, [r3, #12]
 8017ee2:	687b      	ldr	r3, [r7, #4]
 8017ee4:	681b      	ldr	r3, [r3, #0]
 8017ee6:	f042 0202 	orr.w	r2, r2, #2
 8017eea:	60da      	str	r2, [r3, #12]

  /* Enable the TIM Capture/Compare 2 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8017eec:	687b      	ldr	r3, [r7, #4]
 8017eee:	681b      	ldr	r3, [r3, #0]
 8017ef0:	68da      	ldr	r2, [r3, #12]
 8017ef2:	687b      	ldr	r3, [r7, #4]
 8017ef4:	681b      	ldr	r3, [r3, #0]
 8017ef6:	f042 0204 	orr.w	r2, r2, #4
 8017efa:	60da      	str	r2, [r3, #12]

  /* Enable the complementary One Pulse output channel and the Input Capture channel */
  TIM_CCxNChannelCmd(htim->Instance, OutputChannel, TIM_CCxN_ENABLE);
 8017efc:	687b      	ldr	r3, [r7, #4]
 8017efe:	681b      	ldr	r3, [r3, #0]
 8017f00:	2204      	movs	r2, #4
 8017f02:	6839      	ldr	r1, [r7, #0]
 8017f04:	4618      	mov	r0, r3
 8017f06:	f000 fb95 	bl	8018634 <TIM_CCxNChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, input_channel, TIM_CCx_ENABLE);
 8017f0a:	687b      	ldr	r3, [r7, #4]
 8017f0c:	681b      	ldr	r3, [r3, #0]
 8017f0e:	2201      	movs	r2, #1
 8017f10:	68f9      	ldr	r1, [r7, #12]
 8017f12:	4618      	mov	r0, r3
 8017f14:	f7fe f9b2 	bl	801627c <TIM_CCxChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8017f18:	687b      	ldr	r3, [r7, #4]
 8017f1a:	681b      	ldr	r3, [r3, #0]
 8017f1c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8017f1e:	687b      	ldr	r3, [r7, #4]
 8017f20:	681b      	ldr	r3, [r3, #0]
 8017f22:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8017f26:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Return function status */
  return HAL_OK;
 8017f28:	2300      	movs	r3, #0
}
 8017f2a:	4618      	mov	r0, r3
 8017f2c:	3710      	adds	r7, #16
 8017f2e:	46bd      	mov	sp, r7
 8017f30:	bd80      	pop	{r7, pc}

08017f32 <HAL_TIMEx_OnePulseN_Stop_IT>:
  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_OnePulseN_Stop_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
{
 8017f32:	b580      	push	{r7, lr}
 8017f34:	b084      	sub	sp, #16
 8017f36:	af00      	add	r7, sp, #0
 8017f38:	6078      	str	r0, [r7, #4]
 8017f3a:	6039      	str	r1, [r7, #0]
  uint32_t input_channel = (OutputChannel == TIM_CHANNEL_1) ? TIM_CHANNEL_2 : TIM_CHANNEL_1;
 8017f3c:	683b      	ldr	r3, [r7, #0]
 8017f3e:	2b00      	cmp	r3, #0
 8017f40:	d101      	bne.n	8017f46 <HAL_TIMEx_OnePulseN_Stop_IT+0x14>
 8017f42:	2304      	movs	r3, #4
 8017f44:	e000      	b.n	8017f48 <HAL_TIMEx_OnePulseN_Stop_IT+0x16>
 8017f46:	2300      	movs	r3, #0
 8017f48:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, OutputChannel));

  /* Disable the TIM Capture/Compare 1 interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8017f4a:	687b      	ldr	r3, [r7, #4]
 8017f4c:	681b      	ldr	r3, [r3, #0]
 8017f4e:	68da      	ldr	r2, [r3, #12]
 8017f50:	687b      	ldr	r3, [r7, #4]
 8017f52:	681b      	ldr	r3, [r3, #0]
 8017f54:	f022 0202 	bic.w	r2, r2, #2
 8017f58:	60da      	str	r2, [r3, #12]

  /* Disable the TIM Capture/Compare 2 interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8017f5a:	687b      	ldr	r3, [r7, #4]
 8017f5c:	681b      	ldr	r3, [r3, #0]
 8017f5e:	68da      	ldr	r2, [r3, #12]
 8017f60:	687b      	ldr	r3, [r7, #4]
 8017f62:	681b      	ldr	r3, [r3, #0]
 8017f64:	f022 0204 	bic.w	r2, r2, #4
 8017f68:	60da      	str	r2, [r3, #12]

  /* Disable the complementary One Pulse output channel and the Input Capture channel */
  TIM_CCxNChannelCmd(htim->Instance, OutputChannel, TIM_CCxN_DISABLE);
 8017f6a:	687b      	ldr	r3, [r7, #4]
 8017f6c:	681b      	ldr	r3, [r3, #0]
 8017f6e:	2200      	movs	r2, #0
 8017f70:	6839      	ldr	r1, [r7, #0]
 8017f72:	4618      	mov	r0, r3
 8017f74:	f000 fb5e 	bl	8018634 <TIM_CCxNChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, input_channel, TIM_CCx_DISABLE);
 8017f78:	687b      	ldr	r3, [r7, #4]
 8017f7a:	681b      	ldr	r3, [r3, #0]
 8017f7c:	2200      	movs	r2, #0
 8017f7e:	68f9      	ldr	r1, [r7, #12]
 8017f80:	4618      	mov	r0, r3
 8017f82:	f7fe f97b 	bl	801627c <TIM_CCxChannelCmd>

  /* Disable the Main Output */
  __HAL_TIM_MOE_DISABLE(htim);
 8017f86:	687b      	ldr	r3, [r7, #4]
 8017f88:	681b      	ldr	r3, [r3, #0]
 8017f8a:	6a1a      	ldr	r2, [r3, #32]
 8017f8c:	f241 1311 	movw	r3, #4369	@ 0x1111
 8017f90:	4013      	ands	r3, r2
 8017f92:	2b00      	cmp	r3, #0
 8017f94:	d10f      	bne.n	8017fb6 <HAL_TIMEx_OnePulseN_Stop_IT+0x84>
 8017f96:	687b      	ldr	r3, [r7, #4]
 8017f98:	681b      	ldr	r3, [r3, #0]
 8017f9a:	6a1a      	ldr	r2, [r3, #32]
 8017f9c:	f240 4344 	movw	r3, #1092	@ 0x444
 8017fa0:	4013      	ands	r3, r2
 8017fa2:	2b00      	cmp	r3, #0
 8017fa4:	d107      	bne.n	8017fb6 <HAL_TIMEx_OnePulseN_Stop_IT+0x84>
 8017fa6:	687b      	ldr	r3, [r7, #4]
 8017fa8:	681b      	ldr	r3, [r3, #0]
 8017faa:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8017fac:	687b      	ldr	r3, [r7, #4]
 8017fae:	681b      	ldr	r3, [r3, #0]
 8017fb0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8017fb4:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8017fb6:	687b      	ldr	r3, [r7, #4]
 8017fb8:	681b      	ldr	r3, [r3, #0]
 8017fba:	6a1a      	ldr	r2, [r3, #32]
 8017fbc:	f241 1311 	movw	r3, #4369	@ 0x1111
 8017fc0:	4013      	ands	r3, r2
 8017fc2:	2b00      	cmp	r3, #0
 8017fc4:	d10f      	bne.n	8017fe6 <HAL_TIMEx_OnePulseN_Stop_IT+0xb4>
 8017fc6:	687b      	ldr	r3, [r7, #4]
 8017fc8:	681b      	ldr	r3, [r3, #0]
 8017fca:	6a1a      	ldr	r2, [r3, #32]
 8017fcc:	f240 4344 	movw	r3, #1092	@ 0x444
 8017fd0:	4013      	ands	r3, r2
 8017fd2:	2b00      	cmp	r3, #0
 8017fd4:	d107      	bne.n	8017fe6 <HAL_TIMEx_OnePulseN_Stop_IT+0xb4>
 8017fd6:	687b      	ldr	r3, [r7, #4]
 8017fd8:	681b      	ldr	r3, [r3, #0]
 8017fda:	681a      	ldr	r2, [r3, #0]
 8017fdc:	687b      	ldr	r3, [r7, #4]
 8017fde:	681b      	ldr	r3, [r3, #0]
 8017fe0:	f022 0201 	bic.w	r2, r2, #1
 8017fe4:	601a      	str	r2, [r3, #0]

  /* Set the TIM  channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8017fe6:	687b      	ldr	r3, [r7, #4]
 8017fe8:	2201      	movs	r2, #1
 8017fea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8017fee:	687b      	ldr	r3, [r7, #4]
 8017ff0:	2201      	movs	r2, #1
 8017ff2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8017ff6:	687b      	ldr	r3, [r7, #4]
 8017ff8:	2201      	movs	r2, #1
 8017ffa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8017ffe:	687b      	ldr	r3, [r7, #4]
 8018000:	2201      	movs	r2, #1
 8018002:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 8018006:	2300      	movs	r3, #0
}
 8018008:	4618      	mov	r0, r3
 801800a:	3710      	adds	r7, #16
 801800c:	46bd      	mov	sp, r7
 801800e:	bd80      	pop	{r7, pc}

08018010 <HAL_TIMEx_ConfigCommutEvent>:
  *            @arg TIM_COMMUTATION_SOFTWARE:  Commutation source is set by software using the COMG bit
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigCommutEvent(TIM_HandleTypeDef *htim, uint32_t  InputTrigger,
                                              uint32_t  CommutationSource)
{
 8018010:	b480      	push	{r7}
 8018012:	b085      	sub	sp, #20
 8018014:	af00      	add	r7, sp, #0
 8018016:	60f8      	str	r0, [r7, #12]
 8018018:	60b9      	str	r1, [r7, #8]
 801801a:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_COMMUTATION_EVENT_INSTANCE(htim->Instance));
  assert_param(IS_TIM_INTERNAL_TRIGGEREVENT_SELECTION(InputTrigger));

  __HAL_LOCK(htim);
 801801c:	68fb      	ldr	r3, [r7, #12]
 801801e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8018022:	2b01      	cmp	r3, #1
 8018024:	d101      	bne.n	801802a <HAL_TIMEx_ConfigCommutEvent+0x1a>
 8018026:	2302      	movs	r3, #2
 8018028:	e04c      	b.n	80180c4 <HAL_TIMEx_ConfigCommutEvent+0xb4>
 801802a:	68fb      	ldr	r3, [r7, #12]
 801802c:	2201      	movs	r2, #1
 801802e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if ((InputTrigger == TIM_TS_ITR0) || (InputTrigger == TIM_TS_ITR1) ||
 8018032:	68bb      	ldr	r3, [r7, #8]
 8018034:	2b00      	cmp	r3, #0
 8018036:	d008      	beq.n	801804a <HAL_TIMEx_ConfigCommutEvent+0x3a>
 8018038:	68bb      	ldr	r3, [r7, #8]
 801803a:	2b10      	cmp	r3, #16
 801803c:	d005      	beq.n	801804a <HAL_TIMEx_ConfigCommutEvent+0x3a>
 801803e:	68bb      	ldr	r3, [r7, #8]
 8018040:	2b20      	cmp	r3, #32
 8018042:	d002      	beq.n	801804a <HAL_TIMEx_ConfigCommutEvent+0x3a>
      (InputTrigger == TIM_TS_ITR2) || (InputTrigger == TIM_TS_ITR3))
 8018044:	68bb      	ldr	r3, [r7, #8]
 8018046:	2b30      	cmp	r3, #48	@ 0x30
 8018048:	d10f      	bne.n	801806a <HAL_TIMEx_ConfigCommutEvent+0x5a>
  {
    /* Select the Input trigger */
    htim->Instance->SMCR &= ~TIM_SMCR_TS;
 801804a:	68fb      	ldr	r3, [r7, #12]
 801804c:	681b      	ldr	r3, [r3, #0]
 801804e:	689a      	ldr	r2, [r3, #8]
 8018050:	68fb      	ldr	r3, [r7, #12]
 8018052:	681b      	ldr	r3, [r3, #0]
 8018054:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8018058:	609a      	str	r2, [r3, #8]
    htim->Instance->SMCR |= InputTrigger;
 801805a:	68fb      	ldr	r3, [r7, #12]
 801805c:	681b      	ldr	r3, [r3, #0]
 801805e:	6899      	ldr	r1, [r3, #8]
 8018060:	68fb      	ldr	r3, [r7, #12]
 8018062:	681b      	ldr	r3, [r3, #0]
 8018064:	68ba      	ldr	r2, [r7, #8]
 8018066:	430a      	orrs	r2, r1
 8018068:	609a      	str	r2, [r3, #8]
  }

  /* Select the Capture Compare preload feature */
  htim->Instance->CR2 |= TIM_CR2_CCPC;
 801806a:	68fb      	ldr	r3, [r7, #12]
 801806c:	681b      	ldr	r3, [r3, #0]
 801806e:	685a      	ldr	r2, [r3, #4]
 8018070:	68fb      	ldr	r3, [r7, #12]
 8018072:	681b      	ldr	r3, [r3, #0]
 8018074:	f042 0201 	orr.w	r2, r2, #1
 8018078:	605a      	str	r2, [r3, #4]
  /* Select the Commutation event source */
  htim->Instance->CR2 &= ~TIM_CR2_CCUS;
 801807a:	68fb      	ldr	r3, [r7, #12]
 801807c:	681b      	ldr	r3, [r3, #0]
 801807e:	685a      	ldr	r2, [r3, #4]
 8018080:	68fb      	ldr	r3, [r7, #12]
 8018082:	681b      	ldr	r3, [r3, #0]
 8018084:	f022 0204 	bic.w	r2, r2, #4
 8018088:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |= CommutationSource;
 801808a:	68fb      	ldr	r3, [r7, #12]
 801808c:	681b      	ldr	r3, [r3, #0]
 801808e:	6859      	ldr	r1, [r3, #4]
 8018090:	68fb      	ldr	r3, [r7, #12]
 8018092:	681b      	ldr	r3, [r3, #0]
 8018094:	687a      	ldr	r2, [r7, #4]
 8018096:	430a      	orrs	r2, r1
 8018098:	605a      	str	r2, [r3, #4]

  /* Disable Commutation Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_COM);
 801809a:	68fb      	ldr	r3, [r7, #12]
 801809c:	681b      	ldr	r3, [r3, #0]
 801809e:	68da      	ldr	r2, [r3, #12]
 80180a0:	68fb      	ldr	r3, [r7, #12]
 80180a2:	681b      	ldr	r3, [r3, #0]
 80180a4:	f022 0220 	bic.w	r2, r2, #32
 80180a8:	60da      	str	r2, [r3, #12]

  /* Disable Commutation DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_COM);
 80180aa:	68fb      	ldr	r3, [r7, #12]
 80180ac:	681b      	ldr	r3, [r3, #0]
 80180ae:	68da      	ldr	r2, [r3, #12]
 80180b0:	68fb      	ldr	r3, [r7, #12]
 80180b2:	681b      	ldr	r3, [r3, #0]
 80180b4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80180b8:	60da      	str	r2, [r3, #12]

  __HAL_UNLOCK(htim);
 80180ba:	68fb      	ldr	r3, [r7, #12]
 80180bc:	2200      	movs	r2, #0
 80180be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80180c2:	2300      	movs	r3, #0
}
 80180c4:	4618      	mov	r0, r3
 80180c6:	3714      	adds	r7, #20
 80180c8:	46bd      	mov	sp, r7
 80180ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80180ce:	4770      	bx	lr

080180d0 <HAL_TIMEx_ConfigCommutEvent_IT>:
  *            @arg TIM_COMMUTATION_SOFTWARE:  Commutation source is set by software using the COMG bit
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigCommutEvent_IT(TIM_HandleTypeDef *htim, uint32_t  InputTrigger,
                                                 uint32_t  CommutationSource)
{
 80180d0:	b480      	push	{r7}
 80180d2:	b085      	sub	sp, #20
 80180d4:	af00      	add	r7, sp, #0
 80180d6:	60f8      	str	r0, [r7, #12]
 80180d8:	60b9      	str	r1, [r7, #8]
 80180da:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_COMMUTATION_EVENT_INSTANCE(htim->Instance));
  assert_param(IS_TIM_INTERNAL_TRIGGEREVENT_SELECTION(InputTrigger));

  __HAL_LOCK(htim);
 80180dc:	68fb      	ldr	r3, [r7, #12]
 80180de:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80180e2:	2b01      	cmp	r3, #1
 80180e4:	d101      	bne.n	80180ea <HAL_TIMEx_ConfigCommutEvent_IT+0x1a>
 80180e6:	2302      	movs	r3, #2
 80180e8:	e04c      	b.n	8018184 <HAL_TIMEx_ConfigCommutEvent_IT+0xb4>
 80180ea:	68fb      	ldr	r3, [r7, #12]
 80180ec:	2201      	movs	r2, #1
 80180ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if ((InputTrigger == TIM_TS_ITR0) || (InputTrigger == TIM_TS_ITR1) ||
 80180f2:	68bb      	ldr	r3, [r7, #8]
 80180f4:	2b00      	cmp	r3, #0
 80180f6:	d008      	beq.n	801810a <HAL_TIMEx_ConfigCommutEvent_IT+0x3a>
 80180f8:	68bb      	ldr	r3, [r7, #8]
 80180fa:	2b10      	cmp	r3, #16
 80180fc:	d005      	beq.n	801810a <HAL_TIMEx_ConfigCommutEvent_IT+0x3a>
 80180fe:	68bb      	ldr	r3, [r7, #8]
 8018100:	2b20      	cmp	r3, #32
 8018102:	d002      	beq.n	801810a <HAL_TIMEx_ConfigCommutEvent_IT+0x3a>
      (InputTrigger == TIM_TS_ITR2) || (InputTrigger == TIM_TS_ITR3))
 8018104:	68bb      	ldr	r3, [r7, #8]
 8018106:	2b30      	cmp	r3, #48	@ 0x30
 8018108:	d10f      	bne.n	801812a <HAL_TIMEx_ConfigCommutEvent_IT+0x5a>
  {
    /* Select the Input trigger */
    htim->Instance->SMCR &= ~TIM_SMCR_TS;
 801810a:	68fb      	ldr	r3, [r7, #12]
 801810c:	681b      	ldr	r3, [r3, #0]
 801810e:	689a      	ldr	r2, [r3, #8]
 8018110:	68fb      	ldr	r3, [r7, #12]
 8018112:	681b      	ldr	r3, [r3, #0]
 8018114:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8018118:	609a      	str	r2, [r3, #8]
    htim->Instance->SMCR |= InputTrigger;
 801811a:	68fb      	ldr	r3, [r7, #12]
 801811c:	681b      	ldr	r3, [r3, #0]
 801811e:	6899      	ldr	r1, [r3, #8]
 8018120:	68fb      	ldr	r3, [r7, #12]
 8018122:	681b      	ldr	r3, [r3, #0]
 8018124:	68ba      	ldr	r2, [r7, #8]
 8018126:	430a      	orrs	r2, r1
 8018128:	609a      	str	r2, [r3, #8]
  }

  /* Select the Capture Compare preload feature */
  htim->Instance->CR2 |= TIM_CR2_CCPC;
 801812a:	68fb      	ldr	r3, [r7, #12]
 801812c:	681b      	ldr	r3, [r3, #0]
 801812e:	685a      	ldr	r2, [r3, #4]
 8018130:	68fb      	ldr	r3, [r7, #12]
 8018132:	681b      	ldr	r3, [r3, #0]
 8018134:	f042 0201 	orr.w	r2, r2, #1
 8018138:	605a      	str	r2, [r3, #4]
  /* Select the Commutation event source */
  htim->Instance->CR2 &= ~TIM_CR2_CCUS;
 801813a:	68fb      	ldr	r3, [r7, #12]
 801813c:	681b      	ldr	r3, [r3, #0]
 801813e:	685a      	ldr	r2, [r3, #4]
 8018140:	68fb      	ldr	r3, [r7, #12]
 8018142:	681b      	ldr	r3, [r3, #0]
 8018144:	f022 0204 	bic.w	r2, r2, #4
 8018148:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |= CommutationSource;
 801814a:	68fb      	ldr	r3, [r7, #12]
 801814c:	681b      	ldr	r3, [r3, #0]
 801814e:	6859      	ldr	r1, [r3, #4]
 8018150:	68fb      	ldr	r3, [r7, #12]
 8018152:	681b      	ldr	r3, [r3, #0]
 8018154:	687a      	ldr	r2, [r7, #4]
 8018156:	430a      	orrs	r2, r1
 8018158:	605a      	str	r2, [r3, #4]

  /* Disable Commutation DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_COM);
 801815a:	68fb      	ldr	r3, [r7, #12]
 801815c:	681b      	ldr	r3, [r3, #0]
 801815e:	68da      	ldr	r2, [r3, #12]
 8018160:	68fb      	ldr	r3, [r7, #12]
 8018162:	681b      	ldr	r3, [r3, #0]
 8018164:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8018168:	60da      	str	r2, [r3, #12]

  /* Enable the Commutation Interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_COM);
 801816a:	68fb      	ldr	r3, [r7, #12]
 801816c:	681b      	ldr	r3, [r3, #0]
 801816e:	68da      	ldr	r2, [r3, #12]
 8018170:	68fb      	ldr	r3, [r7, #12]
 8018172:	681b      	ldr	r3, [r3, #0]
 8018174:	f042 0220 	orr.w	r2, r2, #32
 8018178:	60da      	str	r2, [r3, #12]

  __HAL_UNLOCK(htim);
 801817a:	68fb      	ldr	r3, [r7, #12]
 801817c:	2200      	movs	r2, #0
 801817e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8018182:	2300      	movs	r3, #0
}
 8018184:	4618      	mov	r0, r3
 8018186:	3714      	adds	r7, #20
 8018188:	46bd      	mov	sp, r7
 801818a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801818e:	4770      	bx	lr

08018190 <HAL_TIMEx_ConfigCommutEvent_DMA>:
  *            @arg TIM_COMMUTATION_SOFTWARE:  Commutation source is set by software using the COMG bit
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigCommutEvent_DMA(TIM_HandleTypeDef *htim, uint32_t  InputTrigger,
                                                  uint32_t  CommutationSource)
{
 8018190:	b480      	push	{r7}
 8018192:	b085      	sub	sp, #20
 8018194:	af00      	add	r7, sp, #0
 8018196:	60f8      	str	r0, [r7, #12]
 8018198:	60b9      	str	r1, [r7, #8]
 801819a:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_COMMUTATION_EVENT_INSTANCE(htim->Instance));
  assert_param(IS_TIM_INTERNAL_TRIGGEREVENT_SELECTION(InputTrigger));

  __HAL_LOCK(htim);
 801819c:	68fb      	ldr	r3, [r7, #12]
 801819e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80181a2:	2b01      	cmp	r3, #1
 80181a4:	d101      	bne.n	80181aa <HAL_TIMEx_ConfigCommutEvent_DMA+0x1a>
 80181a6:	2302      	movs	r3, #2
 80181a8:	e058      	b.n	801825c <HAL_TIMEx_ConfigCommutEvent_DMA+0xcc>
 80181aa:	68fb      	ldr	r3, [r7, #12]
 80181ac:	2201      	movs	r2, #1
 80181ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if ((InputTrigger == TIM_TS_ITR0) || (InputTrigger == TIM_TS_ITR1) ||
 80181b2:	68bb      	ldr	r3, [r7, #8]
 80181b4:	2b00      	cmp	r3, #0
 80181b6:	d008      	beq.n	80181ca <HAL_TIMEx_ConfigCommutEvent_DMA+0x3a>
 80181b8:	68bb      	ldr	r3, [r7, #8]
 80181ba:	2b10      	cmp	r3, #16
 80181bc:	d005      	beq.n	80181ca <HAL_TIMEx_ConfigCommutEvent_DMA+0x3a>
 80181be:	68bb      	ldr	r3, [r7, #8]
 80181c0:	2b20      	cmp	r3, #32
 80181c2:	d002      	beq.n	80181ca <HAL_TIMEx_ConfigCommutEvent_DMA+0x3a>
      (InputTrigger == TIM_TS_ITR2) || (InputTrigger == TIM_TS_ITR3))
 80181c4:	68bb      	ldr	r3, [r7, #8]
 80181c6:	2b30      	cmp	r3, #48	@ 0x30
 80181c8:	d10f      	bne.n	80181ea <HAL_TIMEx_ConfigCommutEvent_DMA+0x5a>
  {
    /* Select the Input trigger */
    htim->Instance->SMCR &= ~TIM_SMCR_TS;
 80181ca:	68fb      	ldr	r3, [r7, #12]
 80181cc:	681b      	ldr	r3, [r3, #0]
 80181ce:	689a      	ldr	r2, [r3, #8]
 80181d0:	68fb      	ldr	r3, [r7, #12]
 80181d2:	681b      	ldr	r3, [r3, #0]
 80181d4:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80181d8:	609a      	str	r2, [r3, #8]
    htim->Instance->SMCR |= InputTrigger;
 80181da:	68fb      	ldr	r3, [r7, #12]
 80181dc:	681b      	ldr	r3, [r3, #0]
 80181de:	6899      	ldr	r1, [r3, #8]
 80181e0:	68fb      	ldr	r3, [r7, #12]
 80181e2:	681b      	ldr	r3, [r3, #0]
 80181e4:	68ba      	ldr	r2, [r7, #8]
 80181e6:	430a      	orrs	r2, r1
 80181e8:	609a      	str	r2, [r3, #8]
  }

  /* Select the Capture Compare preload feature */
  htim->Instance->CR2 |= TIM_CR2_CCPC;
 80181ea:	68fb      	ldr	r3, [r7, #12]
 80181ec:	681b      	ldr	r3, [r3, #0]
 80181ee:	685a      	ldr	r2, [r3, #4]
 80181f0:	68fb      	ldr	r3, [r7, #12]
 80181f2:	681b      	ldr	r3, [r3, #0]
 80181f4:	f042 0201 	orr.w	r2, r2, #1
 80181f8:	605a      	str	r2, [r3, #4]
  /* Select the Commutation event source */
  htim->Instance->CR2 &= ~TIM_CR2_CCUS;
 80181fa:	68fb      	ldr	r3, [r7, #12]
 80181fc:	681b      	ldr	r3, [r3, #0]
 80181fe:	685a      	ldr	r2, [r3, #4]
 8018200:	68fb      	ldr	r3, [r7, #12]
 8018202:	681b      	ldr	r3, [r3, #0]
 8018204:	f022 0204 	bic.w	r2, r2, #4
 8018208:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |= CommutationSource;
 801820a:	68fb      	ldr	r3, [r7, #12]
 801820c:	681b      	ldr	r3, [r3, #0]
 801820e:	6859      	ldr	r1, [r3, #4]
 8018210:	68fb      	ldr	r3, [r7, #12]
 8018212:	681b      	ldr	r3, [r3, #0]
 8018214:	687a      	ldr	r2, [r7, #4]
 8018216:	430a      	orrs	r2, r1
 8018218:	605a      	str	r2, [r3, #4]

  /* Enable the Commutation DMA Request */
  /* Set the DMA Commutation Callback */
  htim->hdma[TIM_DMA_ID_COMMUTATION]->XferCpltCallback = TIMEx_DMACommutationCplt;
 801821a:	68fb      	ldr	r3, [r7, #12]
 801821c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801821e:	4a12      	ldr	r2, [pc, #72]	@ (8018268 <HAL_TIMEx_ConfigCommutEvent_DMA+0xd8>)
 8018220:	63da      	str	r2, [r3, #60]	@ 0x3c
  htim->hdma[TIM_DMA_ID_COMMUTATION]->XferHalfCpltCallback = TIMEx_DMACommutationHalfCplt;
 8018222:	68fb      	ldr	r3, [r7, #12]
 8018224:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8018226:	4a11      	ldr	r2, [pc, #68]	@ (801826c <HAL_TIMEx_ConfigCommutEvent_DMA+0xdc>)
 8018228:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set the DMA error callback */
  htim->hdma[TIM_DMA_ID_COMMUTATION]->XferErrorCallback = TIM_DMAError;
 801822a:	68fb      	ldr	r3, [r7, #12]
 801822c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801822e:	4a10      	ldr	r2, [pc, #64]	@ (8018270 <HAL_TIMEx_ConfigCommutEvent_DMA+0xe0>)
 8018230:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Disable Commutation Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_COM);
 8018232:	68fb      	ldr	r3, [r7, #12]
 8018234:	681b      	ldr	r3, [r3, #0]
 8018236:	68da      	ldr	r2, [r3, #12]
 8018238:	68fb      	ldr	r3, [r7, #12]
 801823a:	681b      	ldr	r3, [r3, #0]
 801823c:	f022 0220 	bic.w	r2, r2, #32
 8018240:	60da      	str	r2, [r3, #12]

  /* Enable the Commutation DMA Request */
  __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_COM);
 8018242:	68fb      	ldr	r3, [r7, #12]
 8018244:	681b      	ldr	r3, [r3, #0]
 8018246:	68da      	ldr	r2, [r3, #12]
 8018248:	68fb      	ldr	r3, [r7, #12]
 801824a:	681b      	ldr	r3, [r3, #0]
 801824c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8018250:	60da      	str	r2, [r3, #12]

  __HAL_UNLOCK(htim);
 8018252:	68fb      	ldr	r3, [r7, #12]
 8018254:	2200      	movs	r2, #0
 8018256:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 801825a:	2300      	movs	r3, #0
}
 801825c:	4618      	mov	r0, r3
 801825e:	3714      	adds	r7, #20
 8018260:	46bd      	mov	sp, r7
 8018262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018266:	4770      	bx	lr
 8018268:	080184f9 	.word	0x080184f9
 801826c:	0801851d 	.word	0x0801851d
 8018270:	080155bf 	.word	0x080155bf

08018274 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8018274:	b480      	push	{r7}
 8018276:	b085      	sub	sp, #20
 8018278:	af00      	add	r7, sp, #0
 801827a:	6078      	str	r0, [r7, #4]
 801827c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 801827e:	687b      	ldr	r3, [r7, #4]
 8018280:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8018284:	2b01      	cmp	r3, #1
 8018286:	d101      	bne.n	801828c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8018288:	2302      	movs	r3, #2
 801828a:	e05a      	b.n	8018342 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 801828c:	687b      	ldr	r3, [r7, #4]
 801828e:	2201      	movs	r2, #1
 8018290:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8018294:	687b      	ldr	r3, [r7, #4]
 8018296:	2202      	movs	r2, #2
 8018298:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 801829c:	687b      	ldr	r3, [r7, #4]
 801829e:	681b      	ldr	r3, [r3, #0]
 80182a0:	685b      	ldr	r3, [r3, #4]
 80182a2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80182a4:	687b      	ldr	r3, [r7, #4]
 80182a6:	681b      	ldr	r3, [r3, #0]
 80182a8:	689b      	ldr	r3, [r3, #8]
 80182aa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80182ac:	68fb      	ldr	r3, [r7, #12]
 80182ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80182b2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80182b4:	683b      	ldr	r3, [r7, #0]
 80182b6:	681b      	ldr	r3, [r3, #0]
 80182b8:	68fa      	ldr	r2, [r7, #12]
 80182ba:	4313      	orrs	r3, r2
 80182bc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80182be:	687b      	ldr	r3, [r7, #4]
 80182c0:	681b      	ldr	r3, [r3, #0]
 80182c2:	68fa      	ldr	r2, [r7, #12]
 80182c4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80182c6:	687b      	ldr	r3, [r7, #4]
 80182c8:	681b      	ldr	r3, [r3, #0]
 80182ca:	4a21      	ldr	r2, [pc, #132]	@ (8018350 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80182cc:	4293      	cmp	r3, r2
 80182ce:	d022      	beq.n	8018316 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80182d0:	687b      	ldr	r3, [r7, #4]
 80182d2:	681b      	ldr	r3, [r3, #0]
 80182d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80182d8:	d01d      	beq.n	8018316 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80182da:	687b      	ldr	r3, [r7, #4]
 80182dc:	681b      	ldr	r3, [r3, #0]
 80182de:	4a1d      	ldr	r2, [pc, #116]	@ (8018354 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80182e0:	4293      	cmp	r3, r2
 80182e2:	d018      	beq.n	8018316 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80182e4:	687b      	ldr	r3, [r7, #4]
 80182e6:	681b      	ldr	r3, [r3, #0]
 80182e8:	4a1b      	ldr	r2, [pc, #108]	@ (8018358 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80182ea:	4293      	cmp	r3, r2
 80182ec:	d013      	beq.n	8018316 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80182ee:	687b      	ldr	r3, [r7, #4]
 80182f0:	681b      	ldr	r3, [r3, #0]
 80182f2:	4a1a      	ldr	r2, [pc, #104]	@ (801835c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80182f4:	4293      	cmp	r3, r2
 80182f6:	d00e      	beq.n	8018316 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80182f8:	687b      	ldr	r3, [r7, #4]
 80182fa:	681b      	ldr	r3, [r3, #0]
 80182fc:	4a18      	ldr	r2, [pc, #96]	@ (8018360 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80182fe:	4293      	cmp	r3, r2
 8018300:	d009      	beq.n	8018316 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8018302:	687b      	ldr	r3, [r7, #4]
 8018304:	681b      	ldr	r3, [r3, #0]
 8018306:	4a17      	ldr	r2, [pc, #92]	@ (8018364 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8018308:	4293      	cmp	r3, r2
 801830a:	d004      	beq.n	8018316 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 801830c:	687b      	ldr	r3, [r7, #4]
 801830e:	681b      	ldr	r3, [r3, #0]
 8018310:	4a15      	ldr	r2, [pc, #84]	@ (8018368 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8018312:	4293      	cmp	r3, r2
 8018314:	d10c      	bne.n	8018330 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8018316:	68bb      	ldr	r3, [r7, #8]
 8018318:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801831c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 801831e:	683b      	ldr	r3, [r7, #0]
 8018320:	685b      	ldr	r3, [r3, #4]
 8018322:	68ba      	ldr	r2, [r7, #8]
 8018324:	4313      	orrs	r3, r2
 8018326:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8018328:	687b      	ldr	r3, [r7, #4]
 801832a:	681b      	ldr	r3, [r3, #0]
 801832c:	68ba      	ldr	r2, [r7, #8]
 801832e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8018330:	687b      	ldr	r3, [r7, #4]
 8018332:	2201      	movs	r2, #1
 8018334:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8018338:	687b      	ldr	r3, [r7, #4]
 801833a:	2200      	movs	r2, #0
 801833c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8018340:	2300      	movs	r3, #0
}
 8018342:	4618      	mov	r0, r3
 8018344:	3714      	adds	r7, #20
 8018346:	46bd      	mov	sp, r7
 8018348:	f85d 7b04 	ldr.w	r7, [sp], #4
 801834c:	4770      	bx	lr
 801834e:	bf00      	nop
 8018350:	40010000 	.word	0x40010000
 8018354:	40000400 	.word	0x40000400
 8018358:	40000800 	.word	0x40000800
 801835c:	40000c00 	.word	0x40000c00
 8018360:	40010400 	.word	0x40010400
 8018364:	40014000 	.word	0x40014000
 8018368:	40001800 	.word	0x40001800

0801836c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 801836c:	b480      	push	{r7}
 801836e:	b085      	sub	sp, #20
 8018370:	af00      	add	r7, sp, #0
 8018372:	6078      	str	r0, [r7, #4]
 8018374:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8018376:	2300      	movs	r3, #0
 8018378:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 801837a:	687b      	ldr	r3, [r7, #4]
 801837c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8018380:	2b01      	cmp	r3, #1
 8018382:	d101      	bne.n	8018388 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8018384:	2302      	movs	r3, #2
 8018386:	e03d      	b.n	8018404 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8018388:	687b      	ldr	r3, [r7, #4]
 801838a:	2201      	movs	r2, #1
 801838c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8018390:	68fb      	ldr	r3, [r7, #12]
 8018392:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8018396:	683b      	ldr	r3, [r7, #0]
 8018398:	68db      	ldr	r3, [r3, #12]
 801839a:	4313      	orrs	r3, r2
 801839c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 801839e:	68fb      	ldr	r3, [r7, #12]
 80183a0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80183a4:	683b      	ldr	r3, [r7, #0]
 80183a6:	689b      	ldr	r3, [r3, #8]
 80183a8:	4313      	orrs	r3, r2
 80183aa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80183ac:	68fb      	ldr	r3, [r7, #12]
 80183ae:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80183b2:	683b      	ldr	r3, [r7, #0]
 80183b4:	685b      	ldr	r3, [r3, #4]
 80183b6:	4313      	orrs	r3, r2
 80183b8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80183ba:	68fb      	ldr	r3, [r7, #12]
 80183bc:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80183c0:	683b      	ldr	r3, [r7, #0]
 80183c2:	681b      	ldr	r3, [r3, #0]
 80183c4:	4313      	orrs	r3, r2
 80183c6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80183c8:	68fb      	ldr	r3, [r7, #12]
 80183ca:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80183ce:	683b      	ldr	r3, [r7, #0]
 80183d0:	691b      	ldr	r3, [r3, #16]
 80183d2:	4313      	orrs	r3, r2
 80183d4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80183d6:	68fb      	ldr	r3, [r7, #12]
 80183d8:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80183dc:	683b      	ldr	r3, [r7, #0]
 80183de:	695b      	ldr	r3, [r3, #20]
 80183e0:	4313      	orrs	r3, r2
 80183e2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80183e4:	68fb      	ldr	r3, [r7, #12]
 80183e6:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80183ea:	683b      	ldr	r3, [r7, #0]
 80183ec:	69db      	ldr	r3, [r3, #28]
 80183ee:	4313      	orrs	r3, r2
 80183f0:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80183f2:	687b      	ldr	r3, [r7, #4]
 80183f4:	681b      	ldr	r3, [r3, #0]
 80183f6:	68fa      	ldr	r2, [r7, #12]
 80183f8:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80183fa:	687b      	ldr	r3, [r7, #4]
 80183fc:	2200      	movs	r2, #0
 80183fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8018402:	2300      	movs	r3, #0
}
 8018404:	4618      	mov	r0, r3
 8018406:	3714      	adds	r7, #20
 8018408:	46bd      	mov	sp, r7
 801840a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801840e:	4770      	bx	lr

08018410 <HAL_TIMEx_RemapConfig>:
  *         (**) Register not available in all devices.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_RemapConfig(TIM_HandleTypeDef *htim, uint32_t Remap)
{
 8018410:	b480      	push	{r7}
 8018412:	b083      	sub	sp, #12
 8018414:	af00      	add	r7, sp, #0
 8018416:	6078      	str	r0, [r7, #4]
 8018418:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_TIM_REMAP(htim->Instance, Remap));

  __HAL_LOCK(htim);
 801841a:	687b      	ldr	r3, [r7, #4]
 801841c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8018420:	2b01      	cmp	r3, #1
 8018422:	d101      	bne.n	8018428 <HAL_TIMEx_RemapConfig+0x18>
 8018424:	2302      	movs	r3, #2
 8018426:	e00c      	b.n	8018442 <HAL_TIMEx_RemapConfig+0x32>
 8018428:	687b      	ldr	r3, [r7, #4]
 801842a:	2201      	movs	r2, #1
 801842c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    /* Set the Timer remapping configuration */
    WRITE_REG(htim->Instance->OR, Remap);
  }
#else
  /* Set the Timer remapping configuration */
  WRITE_REG(htim->Instance->OR, Remap);
 8018430:	687b      	ldr	r3, [r7, #4]
 8018432:	681b      	ldr	r3, [r3, #0]
 8018434:	683a      	ldr	r2, [r7, #0]
 8018436:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* LPTIM_OR_TIM1_ITR2_RMP &&  LPTIM_OR_TIM5_ITR1_RMP && LPTIM_OR_TIM9_ITR1_RMP */

  __HAL_UNLOCK(htim);
 8018438:	687b      	ldr	r3, [r7, #4]
 801843a:	2200      	movs	r2, #0
 801843c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8018440:	2300      	movs	r3, #0
}
 8018442:	4618      	mov	r0, r3
 8018444:	370c      	adds	r7, #12
 8018446:	46bd      	mov	sp, r7
 8018448:	f85d 7b04 	ldr.w	r7, [sp], #4
 801844c:	4770      	bx	lr

0801844e <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 801844e:	b480      	push	{r7}
 8018450:	b083      	sub	sp, #12
 8018452:	af00      	add	r7, sp, #0
 8018454:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8018456:	bf00      	nop
 8018458:	370c      	adds	r7, #12
 801845a:	46bd      	mov	sp, r7
 801845c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018460:	4770      	bx	lr

08018462 <HAL_TIMEx_CommutHalfCpltCallback>:
  * @brief  Commutation half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8018462:	b480      	push	{r7}
 8018464:	b083      	sub	sp, #12
 8018466:	af00      	add	r7, sp, #0
 8018468:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file
   */
}
 801846a:	bf00      	nop
 801846c:	370c      	adds	r7, #12
 801846e:	46bd      	mov	sp, r7
 8018470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018474:	4770      	bx	lr

08018476 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8018476:	b480      	push	{r7}
 8018478:	b083      	sub	sp, #12
 801847a:	af00      	add	r7, sp, #0
 801847c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 801847e:	bf00      	nop
 8018480:	370c      	adds	r7, #12
 8018482:	46bd      	mov	sp, r7
 8018484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018488:	4770      	bx	lr

0801848a <HAL_TIMEx_HallSensor_GetState>:
  * @brief  Return the TIM Hall Sensor interface handle state.
  * @param  htim TIM Hall Sensor handle
  * @retval HAL state
  */
HAL_TIM_StateTypeDef HAL_TIMEx_HallSensor_GetState(const TIM_HandleTypeDef *htim)
{
 801848a:	b480      	push	{r7}
 801848c:	b083      	sub	sp, #12
 801848e:	af00      	add	r7, sp, #0
 8018490:	6078      	str	r0, [r7, #4]
  return htim->State;
 8018492:	687b      	ldr	r3, [r7, #4]
 8018494:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8018498:	b2db      	uxtb	r3, r3
}
 801849a:	4618      	mov	r0, r3
 801849c:	370c      	adds	r7, #12
 801849e:	46bd      	mov	sp, r7
 80184a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80184a4:	4770      	bx	lr

080184a6 <HAL_TIMEx_GetChannelNState>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2
  *            @arg TIM_CHANNEL_3: TIM Channel 3
  * @retval TIM Complementary channel state
  */
HAL_TIM_ChannelStateTypeDef HAL_TIMEx_GetChannelNState(const TIM_HandleTypeDef *htim,  uint32_t ChannelN)
{
 80184a6:	b480      	push	{r7}
 80184a8:	b085      	sub	sp, #20
 80184aa:	af00      	add	r7, sp, #0
 80184ac:	6078      	str	r0, [r7, #4]
 80184ae:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_state;

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, ChannelN));

  channel_state = TIM_CHANNEL_N_STATE_GET(htim, ChannelN);
 80184b0:	683b      	ldr	r3, [r7, #0]
 80184b2:	2b00      	cmp	r3, #0
 80184b4:	d104      	bne.n	80184c0 <HAL_TIMEx_GetChannelNState+0x1a>
 80184b6:	687b      	ldr	r3, [r7, #4]
 80184b8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80184bc:	b2db      	uxtb	r3, r3
 80184be:	e013      	b.n	80184e8 <HAL_TIMEx_GetChannelNState+0x42>
 80184c0:	683b      	ldr	r3, [r7, #0]
 80184c2:	2b04      	cmp	r3, #4
 80184c4:	d104      	bne.n	80184d0 <HAL_TIMEx_GetChannelNState+0x2a>
 80184c6:	687b      	ldr	r3, [r7, #4]
 80184c8:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80184cc:	b2db      	uxtb	r3, r3
 80184ce:	e00b      	b.n	80184e8 <HAL_TIMEx_GetChannelNState+0x42>
 80184d0:	683b      	ldr	r3, [r7, #0]
 80184d2:	2b08      	cmp	r3, #8
 80184d4:	d104      	bne.n	80184e0 <HAL_TIMEx_GetChannelNState+0x3a>
 80184d6:	687b      	ldr	r3, [r7, #4]
 80184d8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80184dc:	b2db      	uxtb	r3, r3
 80184de:	e003      	b.n	80184e8 <HAL_TIMEx_GetChannelNState+0x42>
 80184e0:	687b      	ldr	r3, [r7, #4]
 80184e2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80184e6:	b2db      	uxtb	r3, r3
 80184e8:	73fb      	strb	r3, [r7, #15]

  return channel_state;
 80184ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80184ec:	4618      	mov	r0, r3
 80184ee:	3714      	adds	r7, #20
 80184f0:	46bd      	mov	sp, r7
 80184f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80184f6:	4770      	bx	lr

080184f8 <TIMEx_DMACommutationCplt>:
  * @brief  TIM DMA Commutation callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIMEx_DMACommutationCplt(DMA_HandleTypeDef *hdma)
{
 80184f8:	b580      	push	{r7, lr}
 80184fa:	b084      	sub	sp, #16
 80184fc:	af00      	add	r7, sp, #0
 80184fe:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8018500:	687b      	ldr	r3, [r7, #4]
 8018502:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8018504:	60fb      	str	r3, [r7, #12]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8018506:	68fb      	ldr	r3, [r7, #12]
 8018508:	2201      	movs	r2, #1
 801850a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->CommutationCallback(htim);
#else
  HAL_TIMEx_CommutCallback(htim);
 801850e:	68f8      	ldr	r0, [r7, #12]
 8018510:	f7ff ff9d 	bl	801844e <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
}
 8018514:	bf00      	nop
 8018516:	3710      	adds	r7, #16
 8018518:	46bd      	mov	sp, r7
 801851a:	bd80      	pop	{r7, pc}

0801851c <TIMEx_DMACommutationHalfCplt>:
  * @brief  TIM DMA Commutation half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIMEx_DMACommutationHalfCplt(DMA_HandleTypeDef *hdma)
{
 801851c:	b580      	push	{r7, lr}
 801851e:	b084      	sub	sp, #16
 8018520:	af00      	add	r7, sp, #0
 8018522:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8018524:	687b      	ldr	r3, [r7, #4]
 8018526:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8018528:	60fb      	str	r3, [r7, #12]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 801852a:	68fb      	ldr	r3, [r7, #12]
 801852c:	2201      	movs	r2, #1
 801852e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->CommutationHalfCpltCallback(htim);
#else
  HAL_TIMEx_CommutHalfCpltCallback(htim);
 8018532:	68f8      	ldr	r0, [r7, #12]
 8018534:	f7ff ff95 	bl	8018462 <HAL_TIMEx_CommutHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
}
 8018538:	bf00      	nop
 801853a:	3710      	adds	r7, #16
 801853c:	46bd      	mov	sp, r7
 801853e:	bd80      	pop	{r7, pc}

08018540 <TIM_DMADelayPulseNCplt>:
  * @brief  TIM DMA Delay Pulse complete callback (complementary channel).
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseNCplt(DMA_HandleTypeDef *hdma)
{
 8018540:	b580      	push	{r7, lr}
 8018542:	b084      	sub	sp, #16
 8018544:	af00      	add	r7, sp, #0
 8018546:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8018548:	687b      	ldr	r3, [r7, #4]
 801854a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801854c:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 801854e:	68fb      	ldr	r3, [r7, #12]
 8018550:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8018552:	687a      	ldr	r2, [r7, #4]
 8018554:	429a      	cmp	r2, r3
 8018556:	d10b      	bne.n	8018570 <TIM_DMADelayPulseNCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8018558:	68fb      	ldr	r3, [r7, #12]
 801855a:	2201      	movs	r2, #1
 801855c:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 801855e:	687b      	ldr	r3, [r7, #4]
 8018560:	69db      	ldr	r3, [r3, #28]
 8018562:	2b00      	cmp	r3, #0
 8018564:	d125      	bne.n	80185b2 <TIM_DMADelayPulseNCplt+0x72>
    {
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8018566:	68fb      	ldr	r3, [r7, #12]
 8018568:	2201      	movs	r2, #1
 801856a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 801856e:	e020      	b.n	80185b2 <TIM_DMADelayPulseNCplt+0x72>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8018570:	68fb      	ldr	r3, [r7, #12]
 8018572:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8018574:	687a      	ldr	r2, [r7, #4]
 8018576:	429a      	cmp	r2, r3
 8018578:	d10b      	bne.n	8018592 <TIM_DMADelayPulseNCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 801857a:	68fb      	ldr	r3, [r7, #12]
 801857c:	2202      	movs	r2, #2
 801857e:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8018580:	687b      	ldr	r3, [r7, #4]
 8018582:	69db      	ldr	r3, [r3, #28]
 8018584:	2b00      	cmp	r3, #0
 8018586:	d114      	bne.n	80185b2 <TIM_DMADelayPulseNCplt+0x72>
    {
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8018588:	68fb      	ldr	r3, [r7, #12]
 801858a:	2201      	movs	r2, #1
 801858c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8018590:	e00f      	b.n	80185b2 <TIM_DMADelayPulseNCplt+0x72>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8018592:	68fb      	ldr	r3, [r7, #12]
 8018594:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8018596:	687a      	ldr	r2, [r7, #4]
 8018598:	429a      	cmp	r2, r3
 801859a:	d10a      	bne.n	80185b2 <TIM_DMADelayPulseNCplt+0x72>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 801859c:	68fb      	ldr	r3, [r7, #12]
 801859e:	2204      	movs	r2, #4
 80185a0:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80185a2:	687b      	ldr	r3, [r7, #4]
 80185a4:	69db      	ldr	r3, [r3, #28]
 80185a6:	2b00      	cmp	r3, #0
 80185a8:	d103      	bne.n	80185b2 <TIM_DMADelayPulseNCplt+0x72>
    {
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80185aa:	68fb      	ldr	r3, [r7, #12]
 80185ac:	2201      	movs	r2, #1
 80185ae:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 80185b2:	68f8      	ldr	r0, [r7, #12]
 80185b4:	f7fc ff3a 	bl	801542c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80185b8:	68fb      	ldr	r3, [r7, #12]
 80185ba:	2200      	movs	r2, #0
 80185bc:	771a      	strb	r2, [r3, #28]
}
 80185be:	bf00      	nop
 80185c0:	3710      	adds	r7, #16
 80185c2:	46bd      	mov	sp, r7
 80185c4:	bd80      	pop	{r7, pc}

080185c6 <TIM_DMAErrorCCxN>:
  * @brief  TIM DMA error callback (complementary channel)
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMAErrorCCxN(DMA_HandleTypeDef *hdma)
{
 80185c6:	b580      	push	{r7, lr}
 80185c8:	b084      	sub	sp, #16
 80185ca:	af00      	add	r7, sp, #0
 80185cc:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80185ce:	687b      	ldr	r3, [r7, #4]
 80185d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80185d2:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80185d4:	68fb      	ldr	r3, [r7, #12]
 80185d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80185d8:	687a      	ldr	r2, [r7, #4]
 80185da:	429a      	cmp	r2, r3
 80185dc:	d107      	bne.n	80185ee <TIM_DMAErrorCCxN+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80185de:	68fb      	ldr	r3, [r7, #12]
 80185e0:	2201      	movs	r2, #1
 80185e2:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80185e4:	68fb      	ldr	r3, [r7, #12]
 80185e6:	2201      	movs	r2, #1
 80185e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80185ec:	e018      	b.n	8018620 <TIM_DMAErrorCCxN+0x5a>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80185ee:	68fb      	ldr	r3, [r7, #12]
 80185f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80185f2:	687a      	ldr	r2, [r7, #4]
 80185f4:	429a      	cmp	r2, r3
 80185f6:	d107      	bne.n	8018608 <TIM_DMAErrorCCxN+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80185f8:	68fb      	ldr	r3, [r7, #12]
 80185fa:	2202      	movs	r2, #2
 80185fc:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80185fe:	68fb      	ldr	r3, [r7, #12]
 8018600:	2201      	movs	r2, #1
 8018602:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8018606:	e00b      	b.n	8018620 <TIM_DMAErrorCCxN+0x5a>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8018608:	68fb      	ldr	r3, [r7, #12]
 801860a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801860c:	687a      	ldr	r2, [r7, #4]
 801860e:	429a      	cmp	r2, r3
 8018610:	d106      	bne.n	8018620 <TIM_DMAErrorCCxN+0x5a>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8018612:	68fb      	ldr	r3, [r7, #12]
 8018614:	2204      	movs	r2, #4
 8018616:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8018618:	68fb      	ldr	r3, [r7, #12]
 801861a:	2201      	movs	r2, #1
 801861c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8018620:	68f8      	ldr	r0, [r7, #12]
 8018622:	f7fc ff2b 	bl	801547c <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8018626:	68fb      	ldr	r3, [r7, #12]
 8018628:	2200      	movs	r2, #0
 801862a:	771a      	strb	r2, [r3, #28]
}
 801862c:	bf00      	nop
 801862e:	3710      	adds	r7, #16
 8018630:	46bd      	mov	sp, r7
 8018632:	bd80      	pop	{r7, pc}

08018634 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8018634:	b480      	push	{r7}
 8018636:	b087      	sub	sp, #28
 8018638:	af00      	add	r7, sp, #0
 801863a:	60f8      	str	r0, [r7, #12]
 801863c:	60b9      	str	r1, [r7, #8]
 801863e:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 8018640:	68bb      	ldr	r3, [r7, #8]
 8018642:	f003 030f 	and.w	r3, r3, #15
 8018646:	2204      	movs	r2, #4
 8018648:	fa02 f303 	lsl.w	r3, r2, r3
 801864c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 801864e:	68fb      	ldr	r3, [r7, #12]
 8018650:	6a1a      	ldr	r2, [r3, #32]
 8018652:	697b      	ldr	r3, [r7, #20]
 8018654:	43db      	mvns	r3, r3
 8018656:	401a      	ands	r2, r3
 8018658:	68fb      	ldr	r3, [r7, #12]
 801865a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 801865c:	68fb      	ldr	r3, [r7, #12]
 801865e:	6a1a      	ldr	r2, [r3, #32]
 8018660:	68bb      	ldr	r3, [r7, #8]
 8018662:	f003 030f 	and.w	r3, r3, #15
 8018666:	6879      	ldr	r1, [r7, #4]
 8018668:	fa01 f303 	lsl.w	r3, r1, r3
 801866c:	431a      	orrs	r2, r3
 801866e:	68fb      	ldr	r3, [r7, #12]
 8018670:	621a      	str	r2, [r3, #32]
}
 8018672:	bf00      	nop
 8018674:	371c      	adds	r7, #28
 8018676:	46bd      	mov	sp, r7
 8018678:	f85d 7b04 	ldr.w	r7, [sp], #4
 801867c:	4770      	bx	lr

0801867e <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 801867e:	b580      	push	{r7, lr}
 8018680:	b082      	sub	sp, #8
 8018682:	af00      	add	r7, sp, #0
 8018684:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8018686:	687b      	ldr	r3, [r7, #4]
 8018688:	2b00      	cmp	r3, #0
 801868a:	d101      	bne.n	8018690 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 801868c:	2301      	movs	r3, #1
 801868e:	e042      	b.n	8018716 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8018690:	687b      	ldr	r3, [r7, #4]
 8018692:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8018696:	b2db      	uxtb	r3, r3
 8018698:	2b00      	cmp	r3, #0
 801869a:	d106      	bne.n	80186aa <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 801869c:	687b      	ldr	r3, [r7, #4]
 801869e:	2200      	movs	r2, #0
 80186a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80186a4:	6878      	ldr	r0, [r7, #4]
 80186a6:	f7e9 fcb7 	bl	8002018 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80186aa:	687b      	ldr	r3, [r7, #4]
 80186ac:	2224      	movs	r2, #36	@ 0x24
 80186ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80186b2:	687b      	ldr	r3, [r7, #4]
 80186b4:	681b      	ldr	r3, [r3, #0]
 80186b6:	68da      	ldr	r2, [r3, #12]
 80186b8:	687b      	ldr	r3, [r7, #4]
 80186ba:	681b      	ldr	r3, [r3, #0]
 80186bc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80186c0:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80186c2:	6878      	ldr	r0, [r7, #4]
 80186c4:	f002 fc68 	bl	801af98 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80186c8:	687b      	ldr	r3, [r7, #4]
 80186ca:	681b      	ldr	r3, [r3, #0]
 80186cc:	691a      	ldr	r2, [r3, #16]
 80186ce:	687b      	ldr	r3, [r7, #4]
 80186d0:	681b      	ldr	r3, [r3, #0]
 80186d2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80186d6:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80186d8:	687b      	ldr	r3, [r7, #4]
 80186da:	681b      	ldr	r3, [r3, #0]
 80186dc:	695a      	ldr	r2, [r3, #20]
 80186de:	687b      	ldr	r3, [r7, #4]
 80186e0:	681b      	ldr	r3, [r3, #0]
 80186e2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80186e6:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80186e8:	687b      	ldr	r3, [r7, #4]
 80186ea:	681b      	ldr	r3, [r3, #0]
 80186ec:	68da      	ldr	r2, [r3, #12]
 80186ee:	687b      	ldr	r3, [r7, #4]
 80186f0:	681b      	ldr	r3, [r3, #0]
 80186f2:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80186f6:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80186f8:	687b      	ldr	r3, [r7, #4]
 80186fa:	2200      	movs	r2, #0
 80186fc:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80186fe:	687b      	ldr	r3, [r7, #4]
 8018700:	2220      	movs	r2, #32
 8018702:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8018706:	687b      	ldr	r3, [r7, #4]
 8018708:	2220      	movs	r2, #32
 801870a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 801870e:	687b      	ldr	r3, [r7, #4]
 8018710:	2200      	movs	r2, #0
 8018712:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8018714:	2300      	movs	r3, #0
}
 8018716:	4618      	mov	r0, r3
 8018718:	3708      	adds	r7, #8
 801871a:	46bd      	mov	sp, r7
 801871c:	bd80      	pop	{r7, pc}

0801871e <HAL_HalfDuplex_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 801871e:	b580      	push	{r7, lr}
 8018720:	b082      	sub	sp, #8
 8018722:	af00      	add	r7, sp, #0
 8018724:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8018726:	687b      	ldr	r3, [r7, #4]
 8018728:	2b00      	cmp	r3, #0
 801872a:	d101      	bne.n	8018730 <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 801872c:	2301      	movs	r3, #1
 801872e:	e04a      	b.n	80187c6 <HAL_HalfDuplex_Init+0xa8>
  /* Check the parameters */
  assert_param(IS_UART_HALFDUPLEX_INSTANCE(huart->Instance));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8018730:	687b      	ldr	r3, [r7, #4]
 8018732:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8018736:	b2db      	uxtb	r3, r3
 8018738:	2b00      	cmp	r3, #0
 801873a:	d106      	bne.n	801874a <HAL_HalfDuplex_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 801873c:	687b      	ldr	r3, [r7, #4]
 801873e:	2200      	movs	r2, #0
 8018740:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8018744:	6878      	ldr	r0, [r7, #4]
 8018746:	f7e9 fc67 	bl	8002018 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 801874a:	687b      	ldr	r3, [r7, #4]
 801874c:	2224      	movs	r2, #36	@ 0x24
 801874e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8018752:	687b      	ldr	r3, [r7, #4]
 8018754:	681b      	ldr	r3, [r3, #0]
 8018756:	68da      	ldr	r2, [r3, #12]
 8018758:	687b      	ldr	r3, [r7, #4]
 801875a:	681b      	ldr	r3, [r3, #0]
 801875c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8018760:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8018762:	6878      	ldr	r0, [r7, #4]
 8018764:	f002 fc18 	bl	801af98 <UART_SetConfig>

  /* In half-duplex mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8018768:	687b      	ldr	r3, [r7, #4]
 801876a:	681b      	ldr	r3, [r3, #0]
 801876c:	691a      	ldr	r2, [r3, #16]
 801876e:	687b      	ldr	r3, [r7, #4]
 8018770:	681b      	ldr	r3, [r3, #0]
 8018772:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8018776:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 8018778:	687b      	ldr	r3, [r7, #4]
 801877a:	681b      	ldr	r3, [r3, #0]
 801877c:	695a      	ldr	r2, [r3, #20]
 801877e:	687b      	ldr	r3, [r7, #4]
 8018780:	681b      	ldr	r3, [r3, #0]
 8018782:	f022 0222 	bic.w	r2, r2, #34	@ 0x22
 8018786:	615a      	str	r2, [r3, #20]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8018788:	687b      	ldr	r3, [r7, #4]
 801878a:	681b      	ldr	r3, [r3, #0]
 801878c:	695a      	ldr	r2, [r3, #20]
 801878e:	687b      	ldr	r3, [r7, #4]
 8018790:	681b      	ldr	r3, [r3, #0]
 8018792:	f042 0208 	orr.w	r2, r2, #8
 8018796:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8018798:	687b      	ldr	r3, [r7, #4]
 801879a:	681b      	ldr	r3, [r3, #0]
 801879c:	68da      	ldr	r2, [r3, #12]
 801879e:	687b      	ldr	r3, [r7, #4]
 80187a0:	681b      	ldr	r3, [r3, #0]
 80187a2:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80187a6:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state*/
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80187a8:	687b      	ldr	r3, [r7, #4]
 80187aa:	2200      	movs	r2, #0
 80187ac:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80187ae:	687b      	ldr	r3, [r7, #4]
 80187b0:	2220      	movs	r2, #32
 80187b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80187b6:	687b      	ldr	r3, [r7, #4]
 80187b8:	2220      	movs	r2, #32
 80187ba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80187be:	687b      	ldr	r3, [r7, #4]
 80187c0:	2200      	movs	r2, #0
 80187c2:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80187c4:	2300      	movs	r3, #0
}
 80187c6:	4618      	mov	r0, r3
 80187c8:	3708      	adds	r7, #8
 80187ca:	46bd      	mov	sp, r7
 80187cc:	bd80      	pop	{r7, pc}

080187ce <HAL_LIN_Init>:
  *            @arg UART_LINBREAKDETECTLENGTH_10B: 10-bit break detection
  *            @arg UART_LINBREAKDETECTLENGTH_11B: 11-bit break detection
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LIN_Init(UART_HandleTypeDef *huart, uint32_t BreakDetectLength)
{
 80187ce:	b580      	push	{r7, lr}
 80187d0:	b082      	sub	sp, #8
 80187d2:	af00      	add	r7, sp, #0
 80187d4:	6078      	str	r0, [r7, #4]
 80187d6:	6039      	str	r1, [r7, #0]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80187d8:	687b      	ldr	r3, [r7, #4]
 80187da:	2b00      	cmp	r3, #0
 80187dc:	d101      	bne.n	80187e2 <HAL_LIN_Init+0x14>
  {
    return HAL_ERROR;
 80187de:	2301      	movs	r3, #1
 80187e0:	e05a      	b.n	8018898 <HAL_LIN_Init+0xca>
  /* Check the Break detection length parameter */
  assert_param(IS_UART_LIN_BREAK_DETECT_LENGTH(BreakDetectLength));
  assert_param(IS_UART_LIN_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_LIN_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80187e2:	687b      	ldr	r3, [r7, #4]
 80187e4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80187e8:	b2db      	uxtb	r3, r3
 80187ea:	2b00      	cmp	r3, #0
 80187ec:	d106      	bne.n	80187fc <HAL_LIN_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80187ee:	687b      	ldr	r3, [r7, #4]
 80187f0:	2200      	movs	r2, #0
 80187f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80187f6:	6878      	ldr	r0, [r7, #4]
 80187f8:	f7e9 fc0e 	bl	8002018 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80187fc:	687b      	ldr	r3, [r7, #4]
 80187fe:	2224      	movs	r2, #36	@ 0x24
 8018800:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8018804:	687b      	ldr	r3, [r7, #4]
 8018806:	681b      	ldr	r3, [r3, #0]
 8018808:	68da      	ldr	r2, [r3, #12]
 801880a:	687b      	ldr	r3, [r7, #4]
 801880c:	681b      	ldr	r3, [r3, #0]
 801880e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8018812:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8018814:	6878      	ldr	r0, [r7, #4]
 8018816:	f002 fbbf 	bl	801af98 <UART_SetConfig>

  /* In LIN mode, the following bits must be kept cleared:
     - CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_CLKEN));
 801881a:	687b      	ldr	r3, [r7, #4]
 801881c:	681b      	ldr	r3, [r3, #0]
 801881e:	691a      	ldr	r2, [r3, #16]
 8018820:	687b      	ldr	r3, [r7, #4]
 8018822:	681b      	ldr	r3, [r3, #0]
 8018824:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8018828:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN | USART_CR3_SCEN));
 801882a:	687b      	ldr	r3, [r7, #4]
 801882c:	681b      	ldr	r3, [r3, #0]
 801882e:	695a      	ldr	r2, [r3, #20]
 8018830:	687b      	ldr	r3, [r7, #4]
 8018832:	681b      	ldr	r3, [r3, #0]
 8018834:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8018838:	615a      	str	r2, [r3, #20]

  /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
  SET_BIT(huart->Instance->CR2, USART_CR2_LINEN);
 801883a:	687b      	ldr	r3, [r7, #4]
 801883c:	681b      	ldr	r3, [r3, #0]
 801883e:	691a      	ldr	r2, [r3, #16]
 8018840:	687b      	ldr	r3, [r7, #4]
 8018842:	681b      	ldr	r3, [r3, #0]
 8018844:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8018848:	611a      	str	r2, [r3, #16]

  /* Set the USART LIN Break detection length. */
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_LBDL);
 801884a:	687b      	ldr	r3, [r7, #4]
 801884c:	681b      	ldr	r3, [r3, #0]
 801884e:	691a      	ldr	r2, [r3, #16]
 8018850:	687b      	ldr	r3, [r7, #4]
 8018852:	681b      	ldr	r3, [r3, #0]
 8018854:	f022 0220 	bic.w	r2, r2, #32
 8018858:	611a      	str	r2, [r3, #16]
  SET_BIT(huart->Instance->CR2, BreakDetectLength);
 801885a:	687b      	ldr	r3, [r7, #4]
 801885c:	681b      	ldr	r3, [r3, #0]
 801885e:	6919      	ldr	r1, [r3, #16]
 8018860:	687b      	ldr	r3, [r7, #4]
 8018862:	681b      	ldr	r3, [r3, #0]
 8018864:	683a      	ldr	r2, [r7, #0]
 8018866:	430a      	orrs	r2, r1
 8018868:	611a      	str	r2, [r3, #16]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 801886a:	687b      	ldr	r3, [r7, #4]
 801886c:	681b      	ldr	r3, [r3, #0]
 801886e:	68da      	ldr	r2, [r3, #12]
 8018870:	687b      	ldr	r3, [r7, #4]
 8018872:	681b      	ldr	r3, [r3, #0]
 8018874:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8018878:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state*/
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 801887a:	687b      	ldr	r3, [r7, #4]
 801887c:	2200      	movs	r2, #0
 801887e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8018880:	687b      	ldr	r3, [r7, #4]
 8018882:	2220      	movs	r2, #32
 8018884:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8018888:	687b      	ldr	r3, [r7, #4]
 801888a:	2220      	movs	r2, #32
 801888c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8018890:	687b      	ldr	r3, [r7, #4]
 8018892:	2200      	movs	r2, #0
 8018894:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8018896:	2300      	movs	r3, #0
}
 8018898:	4618      	mov	r0, r3
 801889a:	3708      	adds	r7, #8
 801889c:	46bd      	mov	sp, r7
 801889e:	bd80      	pop	{r7, pc}

080188a0 <HAL_MultiProcessor_Init>:
  *            @arg UART_WAKEUPMETHOD_IDLELINE: Wake-up by an idle line detection
  *            @arg UART_WAKEUPMETHOD_ADDRESSMARK: Wake-up by an address mark
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MultiProcessor_Init(UART_HandleTypeDef *huart, uint8_t Address, uint32_t WakeUpMethod)
{
 80188a0:	b580      	push	{r7, lr}
 80188a2:	b084      	sub	sp, #16
 80188a4:	af00      	add	r7, sp, #0
 80188a6:	60f8      	str	r0, [r7, #12]
 80188a8:	460b      	mov	r3, r1
 80188aa:	607a      	str	r2, [r7, #4]
 80188ac:	72fb      	strb	r3, [r7, #11]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80188ae:	68fb      	ldr	r3, [r7, #12]
 80188b0:	2b00      	cmp	r3, #0
 80188b2:	d101      	bne.n	80188b8 <HAL_MultiProcessor_Init+0x18>
  {
    return HAL_ERROR;
 80188b4:	2301      	movs	r3, #1
 80188b6:	e062      	b.n	801897e <HAL_MultiProcessor_Init+0xde>
  assert_param(IS_UART_WAKEUPMETHOD(WakeUpMethod));
  assert_param(IS_UART_ADDRESS(Address));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80188b8:	68fb      	ldr	r3, [r7, #12]
 80188ba:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80188be:	b2db      	uxtb	r3, r3
 80188c0:	2b00      	cmp	r3, #0
 80188c2:	d106      	bne.n	80188d2 <HAL_MultiProcessor_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80188c4:	68fb      	ldr	r3, [r7, #12]
 80188c6:	2200      	movs	r2, #0
 80188c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80188cc:	68f8      	ldr	r0, [r7, #12]
 80188ce:	f7e9 fba3 	bl	8002018 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80188d2:	68fb      	ldr	r3, [r7, #12]
 80188d4:	2224      	movs	r2, #36	@ 0x24
 80188d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80188da:	68fb      	ldr	r3, [r7, #12]
 80188dc:	681b      	ldr	r3, [r3, #0]
 80188de:	68da      	ldr	r2, [r3, #12]
 80188e0:	68fb      	ldr	r3, [r7, #12]
 80188e2:	681b      	ldr	r3, [r3, #0]
 80188e4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80188e8:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80188ea:	68f8      	ldr	r0, [r7, #12]
 80188ec:	f002 fb54 	bl	801af98 <UART_SetConfig>

  /* In Multi-Processor mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register */
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80188f0:	68fb      	ldr	r3, [r7, #12]
 80188f2:	681b      	ldr	r3, [r3, #0]
 80188f4:	691a      	ldr	r2, [r3, #16]
 80188f6:	68fb      	ldr	r3, [r7, #12]
 80188f8:	681b      	ldr	r3, [r3, #0]
 80188fa:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80188fe:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8018900:	68fb      	ldr	r3, [r7, #12]
 8018902:	681b      	ldr	r3, [r3, #0]
 8018904:	695a      	ldr	r2, [r3, #20]
 8018906:	68fb      	ldr	r3, [r7, #12]
 8018908:	681b      	ldr	r3, [r3, #0]
 801890a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 801890e:	615a      	str	r2, [r3, #20]

  /* Set the USART address node */
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_ADD);
 8018910:	68fb      	ldr	r3, [r7, #12]
 8018912:	681b      	ldr	r3, [r3, #0]
 8018914:	691a      	ldr	r2, [r3, #16]
 8018916:	68fb      	ldr	r3, [r7, #12]
 8018918:	681b      	ldr	r3, [r3, #0]
 801891a:	f022 020f 	bic.w	r2, r2, #15
 801891e:	611a      	str	r2, [r3, #16]
  SET_BIT(huart->Instance->CR2, Address);
 8018920:	68fb      	ldr	r3, [r7, #12]
 8018922:	681b      	ldr	r3, [r3, #0]
 8018924:	6919      	ldr	r1, [r3, #16]
 8018926:	7afa      	ldrb	r2, [r7, #11]
 8018928:	68fb      	ldr	r3, [r7, #12]
 801892a:	681b      	ldr	r3, [r3, #0]
 801892c:	430a      	orrs	r2, r1
 801892e:	611a      	str	r2, [r3, #16]

  /* Set the wake up method by setting the WAKE bit in the CR1 register */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_WAKE);
 8018930:	68fb      	ldr	r3, [r7, #12]
 8018932:	681b      	ldr	r3, [r3, #0]
 8018934:	68da      	ldr	r2, [r3, #12]
 8018936:	68fb      	ldr	r3, [r7, #12]
 8018938:	681b      	ldr	r3, [r3, #0]
 801893a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 801893e:	60da      	str	r2, [r3, #12]
  SET_BIT(huart->Instance->CR1, WakeUpMethod);
 8018940:	68fb      	ldr	r3, [r7, #12]
 8018942:	681b      	ldr	r3, [r3, #0]
 8018944:	68d9      	ldr	r1, [r3, #12]
 8018946:	68fb      	ldr	r3, [r7, #12]
 8018948:	681b      	ldr	r3, [r3, #0]
 801894a:	687a      	ldr	r2, [r7, #4]
 801894c:	430a      	orrs	r2, r1
 801894e:	60da      	str	r2, [r3, #12]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8018950:	68fb      	ldr	r3, [r7, #12]
 8018952:	681b      	ldr	r3, [r3, #0]
 8018954:	68da      	ldr	r2, [r3, #12]
 8018956:	68fb      	ldr	r3, [r7, #12]
 8018958:	681b      	ldr	r3, [r3, #0]
 801895a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 801895e:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8018960:	68fb      	ldr	r3, [r7, #12]
 8018962:	2200      	movs	r2, #0
 8018964:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8018966:	68fb      	ldr	r3, [r7, #12]
 8018968:	2220      	movs	r2, #32
 801896a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 801896e:	68fb      	ldr	r3, [r7, #12]
 8018970:	2220      	movs	r2, #32
 8018972:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8018976:	68fb      	ldr	r3, [r7, #12]
 8018978:	2200      	movs	r2, #0
 801897a:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 801897c:	2300      	movs	r3, #0
}
 801897e:	4618      	mov	r0, r3
 8018980:	3710      	adds	r7, #16
 8018982:	46bd      	mov	sp, r7
 8018984:	bd80      	pop	{r7, pc}

08018986 <HAL_UART_DeInit>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 8018986:	b580      	push	{r7, lr}
 8018988:	b082      	sub	sp, #8
 801898a:	af00      	add	r7, sp, #0
 801898c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 801898e:	687b      	ldr	r3, [r7, #4]
 8018990:	2b00      	cmp	r3, #0
 8018992:	d101      	bne.n	8018998 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 8018994:	2301      	movs	r3, #1
 8018996:	e024      	b.n	80189e2 <HAL_UART_DeInit+0x5c>
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;
 8018998:	687b      	ldr	r3, [r7, #4]
 801899a:	2224      	movs	r2, #36	@ 0x24
 801899c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 80189a0:	687b      	ldr	r3, [r7, #4]
 80189a2:	681b      	ldr	r3, [r3, #0]
 80189a4:	68da      	ldr	r2, [r3, #12]
 80189a6:	687b      	ldr	r3, [r7, #4]
 80189a8:	681b      	ldr	r3, [r3, #0]
 80189aa:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80189ae:	60da      	str	r2, [r3, #12]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 80189b0:	6878      	ldr	r0, [r7, #4]
 80189b2:	f7e9 fc23 	bl	80021fc <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80189b6:	687b      	ldr	r3, [r7, #4]
 80189b8:	2200      	movs	r2, #0
 80189ba:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_RESET;
 80189bc:	687b      	ldr	r3, [r7, #4]
 80189be:	2200      	movs	r2, #0
 80189c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_RESET;
 80189c4:	687b      	ldr	r3, [r7, #4]
 80189c6:	2200      	movs	r2, #0
 80189c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80189cc:	687b      	ldr	r3, [r7, #4]
 80189ce:	2200      	movs	r2, #0
 80189d0:	631a      	str	r2, [r3, #48]	@ 0x30
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80189d2:	687b      	ldr	r3, [r7, #4]
 80189d4:	2200      	movs	r2, #0
 80189d6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Process Unlock */
  __HAL_UNLOCK(huart);
 80189d8:	687b      	ldr	r3, [r7, #4]
 80189da:	2200      	movs	r2, #0
 80189dc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80189e0:	2300      	movs	r3, #0
}
 80189e2:	4618      	mov	r0, r3
 80189e4:	3708      	adds	r7, #8
 80189e6:	46bd      	mov	sp, r7
 80189e8:	bd80      	pop	{r7, pc}
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 80189ea:	b480      	push	{r7}
 80189ec:	b083      	sub	sp, #12
 80189ee:	af00      	add	r7, sp, #0
 80189f0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_MspInit could be implemented in the user file
   */
}
 80189f2:	bf00      	nop
 80189f4:	370c      	adds	r7, #12
 80189f6:	46bd      	mov	sp, r7
 80189f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80189fc:	4770      	bx	lr
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_MspDeInit(UART_HandleTypeDef *huart)
{
 80189fe:	b480      	push	{r7}
 8018a00:	b083      	sub	sp, #12
 8018a02:	af00      	add	r7, sp, #0
 8018a04:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_MspDeInit could be implemented in the user file
   */
}
 8018a06:	bf00      	nop
 8018a08:	370c      	adds	r7, #12
 8018a0a:	46bd      	mov	sp, r7
 8018a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018a10:	4770      	bx	lr

08018a12 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8018a12:	b580      	push	{r7, lr}
 8018a14:	b08a      	sub	sp, #40	@ 0x28
 8018a16:	af02      	add	r7, sp, #8
 8018a18:	60f8      	str	r0, [r7, #12]
 8018a1a:	60b9      	str	r1, [r7, #8]
 8018a1c:	603b      	str	r3, [r7, #0]
 8018a1e:	4613      	mov	r3, r2
 8018a20:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8018a22:	2300      	movs	r3, #0
 8018a24:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8018a26:	68fb      	ldr	r3, [r7, #12]
 8018a28:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8018a2c:	b2db      	uxtb	r3, r3
 8018a2e:	2b20      	cmp	r3, #32
 8018a30:	d175      	bne.n	8018b1e <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8018a32:	68bb      	ldr	r3, [r7, #8]
 8018a34:	2b00      	cmp	r3, #0
 8018a36:	d002      	beq.n	8018a3e <HAL_UART_Transmit+0x2c>
 8018a38:	88fb      	ldrh	r3, [r7, #6]
 8018a3a:	2b00      	cmp	r3, #0
 8018a3c:	d101      	bne.n	8018a42 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8018a3e:	2301      	movs	r3, #1
 8018a40:	e06e      	b.n	8018b20 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8018a42:	68fb      	ldr	r3, [r7, #12]
 8018a44:	2200      	movs	r2, #0
 8018a46:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8018a48:	68fb      	ldr	r3, [r7, #12]
 8018a4a:	2221      	movs	r2, #33	@ 0x21
 8018a4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8018a50:	f7e9 fcda 	bl	8002408 <HAL_GetTick>
 8018a54:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8018a56:	68fb      	ldr	r3, [r7, #12]
 8018a58:	88fa      	ldrh	r2, [r7, #6]
 8018a5a:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8018a5c:	68fb      	ldr	r3, [r7, #12]
 8018a5e:	88fa      	ldrh	r2, [r7, #6]
 8018a60:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8018a62:	68fb      	ldr	r3, [r7, #12]
 8018a64:	689b      	ldr	r3, [r3, #8]
 8018a66:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8018a6a:	d108      	bne.n	8018a7e <HAL_UART_Transmit+0x6c>
 8018a6c:	68fb      	ldr	r3, [r7, #12]
 8018a6e:	691b      	ldr	r3, [r3, #16]
 8018a70:	2b00      	cmp	r3, #0
 8018a72:	d104      	bne.n	8018a7e <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8018a74:	2300      	movs	r3, #0
 8018a76:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8018a78:	68bb      	ldr	r3, [r7, #8]
 8018a7a:	61bb      	str	r3, [r7, #24]
 8018a7c:	e003      	b.n	8018a86 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8018a7e:	68bb      	ldr	r3, [r7, #8]
 8018a80:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8018a82:	2300      	movs	r3, #0
 8018a84:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8018a86:	e02e      	b.n	8018ae6 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8018a88:	683b      	ldr	r3, [r7, #0]
 8018a8a:	9300      	str	r3, [sp, #0]
 8018a8c:	697b      	ldr	r3, [r7, #20]
 8018a8e:	2200      	movs	r2, #0
 8018a90:	2180      	movs	r1, #128	@ 0x80
 8018a92:	68f8      	ldr	r0, [r7, #12]
 8018a94:	f001 fef7 	bl	801a886 <UART_WaitOnFlagUntilTimeout>
 8018a98:	4603      	mov	r3, r0
 8018a9a:	2b00      	cmp	r3, #0
 8018a9c:	d005      	beq.n	8018aaa <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8018a9e:	68fb      	ldr	r3, [r7, #12]
 8018aa0:	2220      	movs	r2, #32
 8018aa2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8018aa6:	2303      	movs	r3, #3
 8018aa8:	e03a      	b.n	8018b20 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8018aaa:	69fb      	ldr	r3, [r7, #28]
 8018aac:	2b00      	cmp	r3, #0
 8018aae:	d10b      	bne.n	8018ac8 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8018ab0:	69bb      	ldr	r3, [r7, #24]
 8018ab2:	881b      	ldrh	r3, [r3, #0]
 8018ab4:	461a      	mov	r2, r3
 8018ab6:	68fb      	ldr	r3, [r7, #12]
 8018ab8:	681b      	ldr	r3, [r3, #0]
 8018aba:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8018abe:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8018ac0:	69bb      	ldr	r3, [r7, #24]
 8018ac2:	3302      	adds	r3, #2
 8018ac4:	61bb      	str	r3, [r7, #24]
 8018ac6:	e007      	b.n	8018ad8 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8018ac8:	69fb      	ldr	r3, [r7, #28]
 8018aca:	781a      	ldrb	r2, [r3, #0]
 8018acc:	68fb      	ldr	r3, [r7, #12]
 8018ace:	681b      	ldr	r3, [r3, #0]
 8018ad0:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8018ad2:	69fb      	ldr	r3, [r7, #28]
 8018ad4:	3301      	adds	r3, #1
 8018ad6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8018ad8:	68fb      	ldr	r3, [r7, #12]
 8018ada:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8018adc:	b29b      	uxth	r3, r3
 8018ade:	3b01      	subs	r3, #1
 8018ae0:	b29a      	uxth	r2, r3
 8018ae2:	68fb      	ldr	r3, [r7, #12]
 8018ae4:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8018ae6:	68fb      	ldr	r3, [r7, #12]
 8018ae8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8018aea:	b29b      	uxth	r3, r3
 8018aec:	2b00      	cmp	r3, #0
 8018aee:	d1cb      	bne.n	8018a88 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8018af0:	683b      	ldr	r3, [r7, #0]
 8018af2:	9300      	str	r3, [sp, #0]
 8018af4:	697b      	ldr	r3, [r7, #20]
 8018af6:	2200      	movs	r2, #0
 8018af8:	2140      	movs	r1, #64	@ 0x40
 8018afa:	68f8      	ldr	r0, [r7, #12]
 8018afc:	f001 fec3 	bl	801a886 <UART_WaitOnFlagUntilTimeout>
 8018b00:	4603      	mov	r3, r0
 8018b02:	2b00      	cmp	r3, #0
 8018b04:	d005      	beq.n	8018b12 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8018b06:	68fb      	ldr	r3, [r7, #12]
 8018b08:	2220      	movs	r2, #32
 8018b0a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8018b0e:	2303      	movs	r3, #3
 8018b10:	e006      	b.n	8018b20 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8018b12:	68fb      	ldr	r3, [r7, #12]
 8018b14:	2220      	movs	r2, #32
 8018b16:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8018b1a:	2300      	movs	r3, #0
 8018b1c:	e000      	b.n	8018b20 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8018b1e:	2302      	movs	r3, #2
  }
}
 8018b20:	4618      	mov	r0, r3
 8018b22:	3720      	adds	r7, #32
 8018b24:	46bd      	mov	sp, r7
 8018b26:	bd80      	pop	{r7, pc}

08018b28 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8018b28:	b580      	push	{r7, lr}
 8018b2a:	b08a      	sub	sp, #40	@ 0x28
 8018b2c:	af02      	add	r7, sp, #8
 8018b2e:	60f8      	str	r0, [r7, #12]
 8018b30:	60b9      	str	r1, [r7, #8]
 8018b32:	603b      	str	r3, [r7, #0]
 8018b34:	4613      	mov	r3, r2
 8018b36:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8018b38:	2300      	movs	r3, #0
 8018b3a:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8018b3c:	68fb      	ldr	r3, [r7, #12]
 8018b3e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8018b42:	b2db      	uxtb	r3, r3
 8018b44:	2b20      	cmp	r3, #32
 8018b46:	f040 8081 	bne.w	8018c4c <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8018b4a:	68bb      	ldr	r3, [r7, #8]
 8018b4c:	2b00      	cmp	r3, #0
 8018b4e:	d002      	beq.n	8018b56 <HAL_UART_Receive+0x2e>
 8018b50:	88fb      	ldrh	r3, [r7, #6]
 8018b52:	2b00      	cmp	r3, #0
 8018b54:	d101      	bne.n	8018b5a <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8018b56:	2301      	movs	r3, #1
 8018b58:	e079      	b.n	8018c4e <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8018b5a:	68fb      	ldr	r3, [r7, #12]
 8018b5c:	2200      	movs	r2, #0
 8018b5e:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8018b60:	68fb      	ldr	r3, [r7, #12]
 8018b62:	2222      	movs	r2, #34	@ 0x22
 8018b64:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8018b68:	68fb      	ldr	r3, [r7, #12]
 8018b6a:	2200      	movs	r2, #0
 8018b6c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8018b6e:	f7e9 fc4b 	bl	8002408 <HAL_GetTick>
 8018b72:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8018b74:	68fb      	ldr	r3, [r7, #12]
 8018b76:	88fa      	ldrh	r2, [r7, #6]
 8018b78:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8018b7a:	68fb      	ldr	r3, [r7, #12]
 8018b7c:	88fa      	ldrh	r2, [r7, #6]
 8018b7e:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8018b80:	68fb      	ldr	r3, [r7, #12]
 8018b82:	689b      	ldr	r3, [r3, #8]
 8018b84:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8018b88:	d108      	bne.n	8018b9c <HAL_UART_Receive+0x74>
 8018b8a:	68fb      	ldr	r3, [r7, #12]
 8018b8c:	691b      	ldr	r3, [r3, #16]
 8018b8e:	2b00      	cmp	r3, #0
 8018b90:	d104      	bne.n	8018b9c <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8018b92:	2300      	movs	r3, #0
 8018b94:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8018b96:	68bb      	ldr	r3, [r7, #8]
 8018b98:	61bb      	str	r3, [r7, #24]
 8018b9a:	e003      	b.n	8018ba4 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8018b9c:	68bb      	ldr	r3, [r7, #8]
 8018b9e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8018ba0:	2300      	movs	r3, #0
 8018ba2:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8018ba4:	e047      	b.n	8018c36 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8018ba6:	683b      	ldr	r3, [r7, #0]
 8018ba8:	9300      	str	r3, [sp, #0]
 8018baa:	697b      	ldr	r3, [r7, #20]
 8018bac:	2200      	movs	r2, #0
 8018bae:	2120      	movs	r1, #32
 8018bb0:	68f8      	ldr	r0, [r7, #12]
 8018bb2:	f001 fe68 	bl	801a886 <UART_WaitOnFlagUntilTimeout>
 8018bb6:	4603      	mov	r3, r0
 8018bb8:	2b00      	cmp	r3, #0
 8018bba:	d005      	beq.n	8018bc8 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8018bbc:	68fb      	ldr	r3, [r7, #12]
 8018bbe:	2220      	movs	r2, #32
 8018bc0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 8018bc4:	2303      	movs	r3, #3
 8018bc6:	e042      	b.n	8018c4e <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8018bc8:	69fb      	ldr	r3, [r7, #28]
 8018bca:	2b00      	cmp	r3, #0
 8018bcc:	d10c      	bne.n	8018be8 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8018bce:	68fb      	ldr	r3, [r7, #12]
 8018bd0:	681b      	ldr	r3, [r3, #0]
 8018bd2:	685b      	ldr	r3, [r3, #4]
 8018bd4:	b29b      	uxth	r3, r3
 8018bd6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8018bda:	b29a      	uxth	r2, r3
 8018bdc:	69bb      	ldr	r3, [r7, #24]
 8018bde:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8018be0:	69bb      	ldr	r3, [r7, #24]
 8018be2:	3302      	adds	r3, #2
 8018be4:	61bb      	str	r3, [r7, #24]
 8018be6:	e01f      	b.n	8018c28 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8018be8:	68fb      	ldr	r3, [r7, #12]
 8018bea:	689b      	ldr	r3, [r3, #8]
 8018bec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8018bf0:	d007      	beq.n	8018c02 <HAL_UART_Receive+0xda>
 8018bf2:	68fb      	ldr	r3, [r7, #12]
 8018bf4:	689b      	ldr	r3, [r3, #8]
 8018bf6:	2b00      	cmp	r3, #0
 8018bf8:	d10a      	bne.n	8018c10 <HAL_UART_Receive+0xe8>
 8018bfa:	68fb      	ldr	r3, [r7, #12]
 8018bfc:	691b      	ldr	r3, [r3, #16]
 8018bfe:	2b00      	cmp	r3, #0
 8018c00:	d106      	bne.n	8018c10 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8018c02:	68fb      	ldr	r3, [r7, #12]
 8018c04:	681b      	ldr	r3, [r3, #0]
 8018c06:	685b      	ldr	r3, [r3, #4]
 8018c08:	b2da      	uxtb	r2, r3
 8018c0a:	69fb      	ldr	r3, [r7, #28]
 8018c0c:	701a      	strb	r2, [r3, #0]
 8018c0e:	e008      	b.n	8018c22 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8018c10:	68fb      	ldr	r3, [r7, #12]
 8018c12:	681b      	ldr	r3, [r3, #0]
 8018c14:	685b      	ldr	r3, [r3, #4]
 8018c16:	b2db      	uxtb	r3, r3
 8018c18:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8018c1c:	b2da      	uxtb	r2, r3
 8018c1e:	69fb      	ldr	r3, [r7, #28]
 8018c20:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8018c22:	69fb      	ldr	r3, [r7, #28]
 8018c24:	3301      	adds	r3, #1
 8018c26:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8018c28:	68fb      	ldr	r3, [r7, #12]
 8018c2a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8018c2c:	b29b      	uxth	r3, r3
 8018c2e:	3b01      	subs	r3, #1
 8018c30:	b29a      	uxth	r2, r3
 8018c32:	68fb      	ldr	r3, [r7, #12]
 8018c34:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8018c36:	68fb      	ldr	r3, [r7, #12]
 8018c38:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8018c3a:	b29b      	uxth	r3, r3
 8018c3c:	2b00      	cmp	r3, #0
 8018c3e:	d1b2      	bne.n	8018ba6 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8018c40:	68fb      	ldr	r3, [r7, #12]
 8018c42:	2220      	movs	r2, #32
 8018c44:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8018c48:	2300      	movs	r3, #0
 8018c4a:	e000      	b.n	8018c4e <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8018c4c:	2302      	movs	r3, #2
  }
}
 8018c4e:	4618      	mov	r0, r3
 8018c50:	3720      	adds	r7, #32
 8018c52:	46bd      	mov	sp, r7
 8018c54:	bd80      	pop	{r7, pc}

08018c56 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8018c56:	b480      	push	{r7}
 8018c58:	b085      	sub	sp, #20
 8018c5a:	af00      	add	r7, sp, #0
 8018c5c:	60f8      	str	r0, [r7, #12]
 8018c5e:	60b9      	str	r1, [r7, #8]
 8018c60:	4613      	mov	r3, r2
 8018c62:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8018c64:	68fb      	ldr	r3, [r7, #12]
 8018c66:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8018c6a:	b2db      	uxtb	r3, r3
 8018c6c:	2b20      	cmp	r3, #32
 8018c6e:	d121      	bne.n	8018cb4 <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 8018c70:	68bb      	ldr	r3, [r7, #8]
 8018c72:	2b00      	cmp	r3, #0
 8018c74:	d002      	beq.n	8018c7c <HAL_UART_Transmit_IT+0x26>
 8018c76:	88fb      	ldrh	r3, [r7, #6]
 8018c78:	2b00      	cmp	r3, #0
 8018c7a:	d101      	bne.n	8018c80 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8018c7c:	2301      	movs	r3, #1
 8018c7e:	e01a      	b.n	8018cb6 <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 8018c80:	68fb      	ldr	r3, [r7, #12]
 8018c82:	68ba      	ldr	r2, [r7, #8]
 8018c84:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8018c86:	68fb      	ldr	r3, [r7, #12]
 8018c88:	88fa      	ldrh	r2, [r7, #6]
 8018c8a:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8018c8c:	68fb      	ldr	r3, [r7, #12]
 8018c8e:	88fa      	ldrh	r2, [r7, #6]
 8018c90:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8018c92:	68fb      	ldr	r3, [r7, #12]
 8018c94:	2200      	movs	r2, #0
 8018c96:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8018c98:	68fb      	ldr	r3, [r7, #12]
 8018c9a:	2221      	movs	r2, #33	@ 0x21
 8018c9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8018ca0:	68fb      	ldr	r3, [r7, #12]
 8018ca2:	681b      	ldr	r3, [r3, #0]
 8018ca4:	68da      	ldr	r2, [r3, #12]
 8018ca6:	68fb      	ldr	r3, [r7, #12]
 8018ca8:	681b      	ldr	r3, [r3, #0]
 8018caa:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8018cae:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8018cb0:	2300      	movs	r3, #0
 8018cb2:	e000      	b.n	8018cb6 <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 8018cb4:	2302      	movs	r3, #2
  }
}
 8018cb6:	4618      	mov	r0, r3
 8018cb8:	3714      	adds	r7, #20
 8018cba:	46bd      	mov	sp, r7
 8018cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018cc0:	4770      	bx	lr

08018cc2 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8018cc2:	b580      	push	{r7, lr}
 8018cc4:	b084      	sub	sp, #16
 8018cc6:	af00      	add	r7, sp, #0
 8018cc8:	60f8      	str	r0, [r7, #12]
 8018cca:	60b9      	str	r1, [r7, #8]
 8018ccc:	4613      	mov	r3, r2
 8018cce:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8018cd0:	68fb      	ldr	r3, [r7, #12]
 8018cd2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8018cd6:	b2db      	uxtb	r3, r3
 8018cd8:	2b20      	cmp	r3, #32
 8018cda:	d112      	bne.n	8018d02 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8018cdc:	68bb      	ldr	r3, [r7, #8]
 8018cde:	2b00      	cmp	r3, #0
 8018ce0:	d002      	beq.n	8018ce8 <HAL_UART_Receive_IT+0x26>
 8018ce2:	88fb      	ldrh	r3, [r7, #6]
 8018ce4:	2b00      	cmp	r3, #0
 8018ce6:	d101      	bne.n	8018cec <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8018ce8:	2301      	movs	r3, #1
 8018cea:	e00b      	b.n	8018d04 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8018cec:	68fb      	ldr	r3, [r7, #12]
 8018cee:	2200      	movs	r2, #0
 8018cf0:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8018cf2:	88fb      	ldrh	r3, [r7, #6]
 8018cf4:	461a      	mov	r2, r3
 8018cf6:	68b9      	ldr	r1, [r7, #8]
 8018cf8:	68f8      	ldr	r0, [r7, #12]
 8018cfa:	f001 fe1d 	bl	801a938 <UART_Start_Receive_IT>
 8018cfe:	4603      	mov	r3, r0
 8018d00:	e000      	b.n	8018d04 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8018d02:	2302      	movs	r3, #2
  }
}
 8018d04:	4618      	mov	r0, r3
 8018d06:	3710      	adds	r7, #16
 8018d08:	46bd      	mov	sp, r7
 8018d0a:	bd80      	pop	{r7, pc}

08018d0c <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8018d0c:	b580      	push	{r7, lr}
 8018d0e:	b08c      	sub	sp, #48	@ 0x30
 8018d10:	af00      	add	r7, sp, #0
 8018d12:	60f8      	str	r0, [r7, #12]
 8018d14:	60b9      	str	r1, [r7, #8]
 8018d16:	4613      	mov	r3, r2
 8018d18:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8018d1a:	68fb      	ldr	r3, [r7, #12]
 8018d1c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8018d20:	b2db      	uxtb	r3, r3
 8018d22:	2b20      	cmp	r3, #32
 8018d24:	d162      	bne.n	8018dec <HAL_UART_Transmit_DMA+0xe0>
  {
    if ((pData == NULL) || (Size == 0U))
 8018d26:	68bb      	ldr	r3, [r7, #8]
 8018d28:	2b00      	cmp	r3, #0
 8018d2a:	d002      	beq.n	8018d32 <HAL_UART_Transmit_DMA+0x26>
 8018d2c:	88fb      	ldrh	r3, [r7, #6]
 8018d2e:	2b00      	cmp	r3, #0
 8018d30:	d101      	bne.n	8018d36 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8018d32:	2301      	movs	r3, #1
 8018d34:	e05b      	b.n	8018dee <HAL_UART_Transmit_DMA+0xe2>
    }

    huart->pTxBuffPtr = pData;
 8018d36:	68ba      	ldr	r2, [r7, #8]
 8018d38:	68fb      	ldr	r3, [r7, #12]
 8018d3a:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8018d3c:	68fb      	ldr	r3, [r7, #12]
 8018d3e:	88fa      	ldrh	r2, [r7, #6]
 8018d40:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8018d42:	68fb      	ldr	r3, [r7, #12]
 8018d44:	88fa      	ldrh	r2, [r7, #6]
 8018d46:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8018d48:	68fb      	ldr	r3, [r7, #12]
 8018d4a:	2200      	movs	r2, #0
 8018d4c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8018d4e:	68fb      	ldr	r3, [r7, #12]
 8018d50:	2221      	movs	r2, #33	@ 0x21
 8018d52:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8018d56:	68fb      	ldr	r3, [r7, #12]
 8018d58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8018d5a:	4a27      	ldr	r2, [pc, #156]	@ (8018df8 <HAL_UART_Transmit_DMA+0xec>)
 8018d5c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8018d5e:	68fb      	ldr	r3, [r7, #12]
 8018d60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8018d62:	4a26      	ldr	r2, [pc, #152]	@ (8018dfc <HAL_UART_Transmit_DMA+0xf0>)
 8018d64:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8018d66:	68fb      	ldr	r3, [r7, #12]
 8018d68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8018d6a:	4a25      	ldr	r2, [pc, #148]	@ (8018e00 <HAL_UART_Transmit_DMA+0xf4>)
 8018d6c:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8018d6e:	68fb      	ldr	r3, [r7, #12]
 8018d70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8018d72:	2200      	movs	r2, #0
 8018d74:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 8018d76:	f107 0308 	add.w	r3, r7, #8
 8018d7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size) != HAL_OK)
 8018d7c:	68fb      	ldr	r3, [r7, #12]
 8018d7e:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8018d80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018d82:	6819      	ldr	r1, [r3, #0]
 8018d84:	68fb      	ldr	r3, [r7, #12]
 8018d86:	681b      	ldr	r3, [r3, #0]
 8018d88:	3304      	adds	r3, #4
 8018d8a:	461a      	mov	r2, r3
 8018d8c:	88fb      	ldrh	r3, [r7, #6]
 8018d8e:	f7ea f93c 	bl	800300a <HAL_DMA_Start_IT>
 8018d92:	4603      	mov	r3, r0
 8018d94:	2b00      	cmp	r3, #0
 8018d96:	d008      	beq.n	8018daa <HAL_UART_Transmit_DMA+0x9e>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8018d98:	68fb      	ldr	r3, [r7, #12]
 8018d9a:	2210      	movs	r2, #16
 8018d9c:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Restore huart->gState to ready */
      huart->gState = HAL_UART_STATE_READY;
 8018d9e:	68fb      	ldr	r3, [r7, #12]
 8018da0:	2220      	movs	r2, #32
 8018da2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_ERROR;
 8018da6:	2301      	movs	r3, #1
 8018da8:	e021      	b.n	8018dee <HAL_UART_Transmit_DMA+0xe2>
    }
    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8018daa:	68fb      	ldr	r3, [r7, #12]
 8018dac:	681b      	ldr	r3, [r3, #0]
 8018dae:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8018db2:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8018db4:	68fb      	ldr	r3, [r7, #12]
 8018db6:	681b      	ldr	r3, [r3, #0]
 8018db8:	3314      	adds	r3, #20
 8018dba:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8018dbc:	69bb      	ldr	r3, [r7, #24]
 8018dbe:	e853 3f00 	ldrex	r3, [r3]
 8018dc2:	617b      	str	r3, [r7, #20]
   return(result);
 8018dc4:	697b      	ldr	r3, [r7, #20]
 8018dc6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8018dca:	62bb      	str	r3, [r7, #40]	@ 0x28
 8018dcc:	68fb      	ldr	r3, [r7, #12]
 8018dce:	681b      	ldr	r3, [r3, #0]
 8018dd0:	3314      	adds	r3, #20
 8018dd2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8018dd4:	627a      	str	r2, [r7, #36]	@ 0x24
 8018dd6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8018dd8:	6a39      	ldr	r1, [r7, #32]
 8018dda:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8018ddc:	e841 2300 	strex	r3, r2, [r1]
 8018de0:	61fb      	str	r3, [r7, #28]
   return(result);
 8018de2:	69fb      	ldr	r3, [r7, #28]
 8018de4:	2b00      	cmp	r3, #0
 8018de6:	d1e5      	bne.n	8018db4 <HAL_UART_Transmit_DMA+0xa8>

    return HAL_OK;
 8018de8:	2300      	movs	r3, #0
 8018dea:	e000      	b.n	8018dee <HAL_UART_Transmit_DMA+0xe2>
  }
  else
  {
    return HAL_BUSY;
 8018dec:	2302      	movs	r3, #2
  }
}
 8018dee:	4618      	mov	r0, r3
 8018df0:	3730      	adds	r7, #48	@ 0x30
 8018df2:	46bd      	mov	sp, r7
 8018df4:	bd80      	pop	{r7, pc}
 8018df6:	bf00      	nop
 8018df8:	0801a5d5 	.word	0x0801a5d5
 8018dfc:	0801a66f 	.word	0x0801a66f
 8018e00:	0801a7f3 	.word	0x0801a7f3

08018e04 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8018e04:	b580      	push	{r7, lr}
 8018e06:	b084      	sub	sp, #16
 8018e08:	af00      	add	r7, sp, #0
 8018e0a:	60f8      	str	r0, [r7, #12]
 8018e0c:	60b9      	str	r1, [r7, #8]
 8018e0e:	4613      	mov	r3, r2
 8018e10:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8018e12:	68fb      	ldr	r3, [r7, #12]
 8018e14:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8018e18:	b2db      	uxtb	r3, r3
 8018e1a:	2b20      	cmp	r3, #32
 8018e1c:	d112      	bne.n	8018e44 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8018e1e:	68bb      	ldr	r3, [r7, #8]
 8018e20:	2b00      	cmp	r3, #0
 8018e22:	d002      	beq.n	8018e2a <HAL_UART_Receive_DMA+0x26>
 8018e24:	88fb      	ldrh	r3, [r7, #6]
 8018e26:	2b00      	cmp	r3, #0
 8018e28:	d101      	bne.n	8018e2e <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8018e2a:	2301      	movs	r3, #1
 8018e2c:	e00b      	b.n	8018e46 <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8018e2e:	68fb      	ldr	r3, [r7, #12]
 8018e30:	2200      	movs	r2, #0
 8018e32:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8018e34:	88fb      	ldrh	r3, [r7, #6]
 8018e36:	461a      	mov	r2, r3
 8018e38:	68b9      	ldr	r1, [r7, #8]
 8018e3a:	68f8      	ldr	r0, [r7, #12]
 8018e3c:	f001 fdb6 	bl	801a9ac <UART_Start_Receive_DMA>
 8018e40:	4603      	mov	r3, r0
 8018e42:	e000      	b.n	8018e46 <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 8018e44:	2302      	movs	r3, #2
  }
}
 8018e46:	4618      	mov	r0, r3
 8018e48:	3710      	adds	r7, #16
 8018e4a:	46bd      	mov	sp, r7
 8018e4c:	bd80      	pop	{r7, pc}

08018e4e <HAL_UART_DMAPause>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAPause(UART_HandleTypeDef *huart)
{
 8018e4e:	b480      	push	{r7}
 8018e50:	b09d      	sub	sp, #116	@ 0x74
 8018e52:	af00      	add	r7, sp, #0
 8018e54:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8018e56:	2300      	movs	r3, #0
 8018e58:	66fb      	str	r3, [r7, #108]	@ 0x6c

  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8018e5a:	687b      	ldr	r3, [r7, #4]
 8018e5c:	681b      	ldr	r3, [r3, #0]
 8018e5e:	695b      	ldr	r3, [r3, #20]
 8018e60:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8018e64:	2b80      	cmp	r3, #128	@ 0x80
 8018e66:	bf0c      	ite	eq
 8018e68:	2301      	moveq	r3, #1
 8018e6a:	2300      	movne	r3, #0
 8018e6c:	b2db      	uxtb	r3, r3
 8018e6e:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8018e70:	687b      	ldr	r3, [r7, #4]
 8018e72:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8018e76:	b2db      	uxtb	r3, r3
 8018e78:	2b21      	cmp	r3, #33	@ 0x21
 8018e7a:	d11c      	bne.n	8018eb6 <HAL_UART_DMAPause+0x68>
 8018e7c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8018e7e:	2b00      	cmp	r3, #0
 8018e80:	d019      	beq.n	8018eb6 <HAL_UART_DMAPause+0x68>
  {
    /* Disable the UART DMA Tx request */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8018e82:	687b      	ldr	r3, [r7, #4]
 8018e84:	681b      	ldr	r3, [r3, #0]
 8018e86:	3314      	adds	r3, #20
 8018e88:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8018e8a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8018e8c:	e853 3f00 	ldrex	r3, [r3]
 8018e90:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8018e92:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8018e94:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8018e98:	66bb      	str	r3, [r7, #104]	@ 0x68
 8018e9a:	687b      	ldr	r3, [r7, #4]
 8018e9c:	681b      	ldr	r3, [r3, #0]
 8018e9e:	3314      	adds	r3, #20
 8018ea0:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8018ea2:	65ba      	str	r2, [r7, #88]	@ 0x58
 8018ea4:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8018ea6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8018ea8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8018eaa:	e841 2300 	strex	r3, r2, [r1]
 8018eae:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8018eb0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8018eb2:	2b00      	cmp	r3, #0
 8018eb4:	d1e5      	bne.n	8018e82 <HAL_UART_DMAPause+0x34>
  }

  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8018eb6:	687b      	ldr	r3, [r7, #4]
 8018eb8:	681b      	ldr	r3, [r3, #0]
 8018eba:	695b      	ldr	r3, [r3, #20]
 8018ebc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8018ec0:	2b40      	cmp	r3, #64	@ 0x40
 8018ec2:	bf0c      	ite	eq
 8018ec4:	2301      	moveq	r3, #1
 8018ec6:	2300      	movne	r3, #0
 8018ec8:	b2db      	uxtb	r3, r3
 8018eca:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8018ecc:	687b      	ldr	r3, [r7, #4]
 8018ece:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8018ed2:	b2db      	uxtb	r3, r3
 8018ed4:	2b22      	cmp	r3, #34	@ 0x22
 8018ed6:	d150      	bne.n	8018f7a <HAL_UART_DMAPause+0x12c>
 8018ed8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8018eda:	2b00      	cmp	r3, #0
 8018edc:	d04d      	beq.n	8018f7a <HAL_UART_DMAPause+0x12c>
  {
    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8018ede:	687b      	ldr	r3, [r7, #4]
 8018ee0:	681b      	ldr	r3, [r3, #0]
 8018ee2:	330c      	adds	r3, #12
 8018ee4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8018ee6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018ee8:	e853 3f00 	ldrex	r3, [r3]
 8018eec:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8018eee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8018ef0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8018ef4:	667b      	str	r3, [r7, #100]	@ 0x64
 8018ef6:	687b      	ldr	r3, [r7, #4]
 8018ef8:	681b      	ldr	r3, [r3, #0]
 8018efa:	330c      	adds	r3, #12
 8018efc:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8018efe:	647a      	str	r2, [r7, #68]	@ 0x44
 8018f00:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8018f02:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8018f04:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8018f06:	e841 2300 	strex	r3, r2, [r1]
 8018f0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8018f0c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8018f0e:	2b00      	cmp	r3, #0
 8018f10:	d1e5      	bne.n	8018ede <HAL_UART_DMAPause+0x90>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8018f12:	687b      	ldr	r3, [r7, #4]
 8018f14:	681b      	ldr	r3, [r3, #0]
 8018f16:	3314      	adds	r3, #20
 8018f18:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8018f1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018f1c:	e853 3f00 	ldrex	r3, [r3]
 8018f20:	623b      	str	r3, [r7, #32]
   return(result);
 8018f22:	6a3b      	ldr	r3, [r7, #32]
 8018f24:	f023 0301 	bic.w	r3, r3, #1
 8018f28:	663b      	str	r3, [r7, #96]	@ 0x60
 8018f2a:	687b      	ldr	r3, [r7, #4]
 8018f2c:	681b      	ldr	r3, [r3, #0]
 8018f2e:	3314      	adds	r3, #20
 8018f30:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8018f32:	633a      	str	r2, [r7, #48]	@ 0x30
 8018f34:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8018f36:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8018f38:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8018f3a:	e841 2300 	strex	r3, r2, [r1]
 8018f3e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8018f40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018f42:	2b00      	cmp	r3, #0
 8018f44:	d1e5      	bne.n	8018f12 <HAL_UART_DMAPause+0xc4>

    /* Disable the UART DMA Rx request */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8018f46:	687b      	ldr	r3, [r7, #4]
 8018f48:	681b      	ldr	r3, [r3, #0]
 8018f4a:	3314      	adds	r3, #20
 8018f4c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8018f4e:	693b      	ldr	r3, [r7, #16]
 8018f50:	e853 3f00 	ldrex	r3, [r3]
 8018f54:	60fb      	str	r3, [r7, #12]
   return(result);
 8018f56:	68fb      	ldr	r3, [r7, #12]
 8018f58:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8018f5c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8018f5e:	687b      	ldr	r3, [r7, #4]
 8018f60:	681b      	ldr	r3, [r3, #0]
 8018f62:	3314      	adds	r3, #20
 8018f64:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8018f66:	61fa      	str	r2, [r7, #28]
 8018f68:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8018f6a:	69b9      	ldr	r1, [r7, #24]
 8018f6c:	69fa      	ldr	r2, [r7, #28]
 8018f6e:	e841 2300 	strex	r3, r2, [r1]
 8018f72:	617b      	str	r3, [r7, #20]
   return(result);
 8018f74:	697b      	ldr	r3, [r7, #20]
 8018f76:	2b00      	cmp	r3, #0
 8018f78:	d1e5      	bne.n	8018f46 <HAL_UART_DMAPause+0xf8>
  }

  return HAL_OK;
 8018f7a:	2300      	movs	r3, #0
}
 8018f7c:	4618      	mov	r0, r3
 8018f7e:	3774      	adds	r7, #116	@ 0x74
 8018f80:	46bd      	mov	sp, r7
 8018f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018f86:	4770      	bx	lr

08018f88 <HAL_UART_DMAResume>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAResume(UART_HandleTypeDef *huart)
{
 8018f88:	b480      	push	{r7}
 8018f8a:	b09d      	sub	sp, #116	@ 0x74
 8018f8c:	af00      	add	r7, sp, #0
 8018f8e:	6078      	str	r0, [r7, #4]

  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8018f90:	687b      	ldr	r3, [r7, #4]
 8018f92:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8018f96:	b2db      	uxtb	r3, r3
 8018f98:	2b21      	cmp	r3, #33	@ 0x21
 8018f9a:	d119      	bne.n	8018fd0 <HAL_UART_DMAResume+0x48>
  {
    /* Enable the UART DMA Tx request */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8018f9c:	687b      	ldr	r3, [r7, #4]
 8018f9e:	681b      	ldr	r3, [r3, #0]
 8018fa0:	3314      	adds	r3, #20
 8018fa2:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8018fa4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8018fa6:	e853 3f00 	ldrex	r3, [r3]
 8018faa:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8018fac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8018fae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8018fb2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8018fb4:	687b      	ldr	r3, [r7, #4]
 8018fb6:	681b      	ldr	r3, [r3, #0]
 8018fb8:	3314      	adds	r3, #20
 8018fba:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8018fbc:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8018fbe:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8018fc0:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8018fc2:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8018fc4:	e841 2300 	strex	r3, r2, [r1]
 8018fc8:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8018fca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8018fcc:	2b00      	cmp	r3, #0
 8018fce:	d1e5      	bne.n	8018f9c <HAL_UART_DMAResume+0x14>
  }

  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8018fd0:	687b      	ldr	r3, [r7, #4]
 8018fd2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8018fd6:	b2db      	uxtb	r3, r3
 8018fd8:	2b22      	cmp	r3, #34	@ 0x22
 8018fda:	d15c      	bne.n	8019096 <HAL_UART_DMAResume+0x10e>
  {
    /* Clear the Overrun flag before resuming the Rx transfer*/
    __HAL_UART_CLEAR_OREFLAG(huart);
 8018fdc:	2300      	movs	r3, #0
 8018fde:	60fb      	str	r3, [r7, #12]
 8018fe0:	687b      	ldr	r3, [r7, #4]
 8018fe2:	681b      	ldr	r3, [r3, #0]
 8018fe4:	681b      	ldr	r3, [r3, #0]
 8018fe6:	60fb      	str	r3, [r7, #12]
 8018fe8:	687b      	ldr	r3, [r7, #4]
 8018fea:	681b      	ldr	r3, [r3, #0]
 8018fec:	685b      	ldr	r3, [r3, #4]
 8018fee:	60fb      	str	r3, [r7, #12]
 8018ff0:	68fb      	ldr	r3, [r7, #12]

    /* Re-enable PE and ERR (Frame error, noise error, overrun error) interrupts */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8018ff2:	687b      	ldr	r3, [r7, #4]
 8018ff4:	691b      	ldr	r3, [r3, #16]
 8018ff6:	2b00      	cmp	r3, #0
 8018ff8:	d019      	beq.n	801902e <HAL_UART_DMAResume+0xa6>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8018ffa:	687b      	ldr	r3, [r7, #4]
 8018ffc:	681b      	ldr	r3, [r3, #0]
 8018ffe:	330c      	adds	r3, #12
 8019000:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8019002:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8019004:	e853 3f00 	ldrex	r3, [r3]
 8019008:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 801900a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801900c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8019010:	66bb      	str	r3, [r7, #104]	@ 0x68
 8019012:	687b      	ldr	r3, [r7, #4]
 8019014:	681b      	ldr	r3, [r3, #0]
 8019016:	330c      	adds	r3, #12
 8019018:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 801901a:	64ba      	str	r2, [r7, #72]	@ 0x48
 801901c:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801901e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8019020:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8019022:	e841 2300 	strex	r3, r2, [r1]
 8019026:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8019028:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801902a:	2b00      	cmp	r3, #0
 801902c:	d1e5      	bne.n	8018ffa <HAL_UART_DMAResume+0x72>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801902e:	687b      	ldr	r3, [r7, #4]
 8019030:	681b      	ldr	r3, [r3, #0]
 8019032:	3314      	adds	r3, #20
 8019034:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8019036:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019038:	e853 3f00 	ldrex	r3, [r3]
 801903c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 801903e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019040:	f043 0301 	orr.w	r3, r3, #1
 8019044:	667b      	str	r3, [r7, #100]	@ 0x64
 8019046:	687b      	ldr	r3, [r7, #4]
 8019048:	681b      	ldr	r3, [r3, #0]
 801904a:	3314      	adds	r3, #20
 801904c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 801904e:	637a      	str	r2, [r7, #52]	@ 0x34
 8019050:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8019052:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8019054:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8019056:	e841 2300 	strex	r3, r2, [r1]
 801905a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 801905c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801905e:	2b00      	cmp	r3, #0
 8019060:	d1e5      	bne.n	801902e <HAL_UART_DMAResume+0xa6>

    /* Enable the UART DMA Rx request */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8019062:	687b      	ldr	r3, [r7, #4]
 8019064:	681b      	ldr	r3, [r3, #0]
 8019066:	3314      	adds	r3, #20
 8019068:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801906a:	697b      	ldr	r3, [r7, #20]
 801906c:	e853 3f00 	ldrex	r3, [r3]
 8019070:	613b      	str	r3, [r7, #16]
   return(result);
 8019072:	693b      	ldr	r3, [r7, #16]
 8019074:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8019078:	663b      	str	r3, [r7, #96]	@ 0x60
 801907a:	687b      	ldr	r3, [r7, #4]
 801907c:	681b      	ldr	r3, [r3, #0]
 801907e:	3314      	adds	r3, #20
 8019080:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8019082:	623a      	str	r2, [r7, #32]
 8019084:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8019086:	69f9      	ldr	r1, [r7, #28]
 8019088:	6a3a      	ldr	r2, [r7, #32]
 801908a:	e841 2300 	strex	r3, r2, [r1]
 801908e:	61bb      	str	r3, [r7, #24]
   return(result);
 8019090:	69bb      	ldr	r3, [r7, #24]
 8019092:	2b00      	cmp	r3, #0
 8019094:	d1e5      	bne.n	8019062 <HAL_UART_DMAResume+0xda>
  }

  return HAL_OK;
 8019096:	2300      	movs	r3, #0
}
 8019098:	4618      	mov	r0, r3
 801909a:	3774      	adds	r7, #116	@ 0x74
 801909c:	46bd      	mov	sp, r7
 801909e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80190a2:	4770      	bx	lr

080190a4 <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 80190a4:	b580      	push	{r7, lr}
 80190a6:	b090      	sub	sp, #64	@ 0x40
 80190a8:	af00      	add	r7, sp, #0
 80190aa:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80190ac:	2300      	movs	r3, #0
 80190ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80190b0:	687b      	ldr	r3, [r7, #4]
 80190b2:	681b      	ldr	r3, [r3, #0]
 80190b4:	695b      	ldr	r3, [r3, #20]
 80190b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80190ba:	2b80      	cmp	r3, #128	@ 0x80
 80190bc:	bf0c      	ite	eq
 80190be:	2301      	moveq	r3, #1
 80190c0:	2300      	movne	r3, #0
 80190c2:	b2db      	uxtb	r3, r3
 80190c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80190c6:	687b      	ldr	r3, [r7, #4]
 80190c8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80190cc:	b2db      	uxtb	r3, r3
 80190ce:	2b21      	cmp	r3, #33	@ 0x21
 80190d0:	d128      	bne.n	8019124 <HAL_UART_DMAStop+0x80>
 80190d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80190d4:	2b00      	cmp	r3, #0
 80190d6:	d025      	beq.n	8019124 <HAL_UART_DMAStop+0x80>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80190d8:	687b      	ldr	r3, [r7, #4]
 80190da:	681b      	ldr	r3, [r3, #0]
 80190dc:	3314      	adds	r3, #20
 80190de:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80190e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80190e2:	e853 3f00 	ldrex	r3, [r3]
 80190e6:	623b      	str	r3, [r7, #32]
   return(result);
 80190e8:	6a3b      	ldr	r3, [r7, #32]
 80190ea:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80190ee:	63bb      	str	r3, [r7, #56]	@ 0x38
 80190f0:	687b      	ldr	r3, [r7, #4]
 80190f2:	681b      	ldr	r3, [r3, #0]
 80190f4:	3314      	adds	r3, #20
 80190f6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80190f8:	633a      	str	r2, [r7, #48]	@ 0x30
 80190fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80190fc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80190fe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8019100:	e841 2300 	strex	r3, r2, [r1]
 8019104:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8019106:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019108:	2b00      	cmp	r3, #0
 801910a:	d1e5      	bne.n	80190d8 <HAL_UART_DMAStop+0x34>

    /* Abort the UART DMA Tx stream */
    if (huart->hdmatx != NULL)
 801910c:	687b      	ldr	r3, [r7, #4]
 801910e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8019110:	2b00      	cmp	r3, #0
 8019112:	d004      	beq.n	801911e <HAL_UART_DMAStop+0x7a>
    {
      HAL_DMA_Abort(huart->hdmatx);
 8019114:	687b      	ldr	r3, [r7, #4]
 8019116:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8019118:	4618      	mov	r0, r3
 801911a:	f7e9 ffce 	bl	80030ba <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 801911e:	6878      	ldr	r0, [r7, #4]
 8019120:	f001 fcea 	bl	801aaf8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8019124:	687b      	ldr	r3, [r7, #4]
 8019126:	681b      	ldr	r3, [r3, #0]
 8019128:	695b      	ldr	r3, [r3, #20]
 801912a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801912e:	2b40      	cmp	r3, #64	@ 0x40
 8019130:	bf0c      	ite	eq
 8019132:	2301      	moveq	r3, #1
 8019134:	2300      	movne	r3, #0
 8019136:	b2db      	uxtb	r3, r3
 8019138:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 801913a:	687b      	ldr	r3, [r7, #4]
 801913c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8019140:	b2db      	uxtb	r3, r3
 8019142:	2b22      	cmp	r3, #34	@ 0x22
 8019144:	d128      	bne.n	8019198 <HAL_UART_DMAStop+0xf4>
 8019146:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8019148:	2b00      	cmp	r3, #0
 801914a:	d025      	beq.n	8019198 <HAL_UART_DMAStop+0xf4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 801914c:	687b      	ldr	r3, [r7, #4]
 801914e:	681b      	ldr	r3, [r3, #0]
 8019150:	3314      	adds	r3, #20
 8019152:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8019154:	693b      	ldr	r3, [r7, #16]
 8019156:	e853 3f00 	ldrex	r3, [r3]
 801915a:	60fb      	str	r3, [r7, #12]
   return(result);
 801915c:	68fb      	ldr	r3, [r7, #12]
 801915e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8019162:	637b      	str	r3, [r7, #52]	@ 0x34
 8019164:	687b      	ldr	r3, [r7, #4]
 8019166:	681b      	ldr	r3, [r3, #0]
 8019168:	3314      	adds	r3, #20
 801916a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801916c:	61fa      	str	r2, [r7, #28]
 801916e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8019170:	69b9      	ldr	r1, [r7, #24]
 8019172:	69fa      	ldr	r2, [r7, #28]
 8019174:	e841 2300 	strex	r3, r2, [r1]
 8019178:	617b      	str	r3, [r7, #20]
   return(result);
 801917a:	697b      	ldr	r3, [r7, #20]
 801917c:	2b00      	cmp	r3, #0
 801917e:	d1e5      	bne.n	801914c <HAL_UART_DMAStop+0xa8>

    /* Abort the UART DMA Rx stream */
    if (huart->hdmarx != NULL)
 8019180:	687b      	ldr	r3, [r7, #4]
 8019182:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8019184:	2b00      	cmp	r3, #0
 8019186:	d004      	beq.n	8019192 <HAL_UART_DMAStop+0xee>
    {
      HAL_DMA_Abort(huart->hdmarx);
 8019188:	687b      	ldr	r3, [r7, #4]
 801918a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801918c:	4618      	mov	r0, r3
 801918e:	f7e9 ff94 	bl	80030ba <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 8019192:	6878      	ldr	r0, [r7, #4]
 8019194:	f001 fcd8 	bl	801ab48 <UART_EndRxTransfer>
  }

  return HAL_OK;
 8019198:	2300      	movs	r3, #0
}
 801919a:	4618      	mov	r0, r3
 801919c:	3740      	adds	r7, #64	@ 0x40
 801919e:	46bd      	mov	sp, r7
 80191a0:	bd80      	pop	{r7, pc}

080191a2 <HAL_UARTEx_ReceiveToIdle>:
  * @param Timeout Timeout duration expressed in ms (covers the whole reception sequence).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint16_t *RxLen,
                                           uint32_t Timeout)
{
 80191a2:	b580      	push	{r7, lr}
 80191a4:	b088      	sub	sp, #32
 80191a6:	af00      	add	r7, sp, #0
 80191a8:	60f8      	str	r0, [r7, #12]
 80191aa:	60b9      	str	r1, [r7, #8]
 80191ac:	603b      	str	r3, [r7, #0]
 80191ae:	4613      	mov	r3, r2
 80191b0:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80191b2:	68fb      	ldr	r3, [r7, #12]
 80191b4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80191b8:	b2db      	uxtb	r3, r3
 80191ba:	2b20      	cmp	r3, #32
 80191bc:	f040 80c0 	bne.w	8019340 <HAL_UARTEx_ReceiveToIdle+0x19e>
  {
    if ((pData == NULL) || (Size == 0U))
 80191c0:	68bb      	ldr	r3, [r7, #8]
 80191c2:	2b00      	cmp	r3, #0
 80191c4:	d002      	beq.n	80191cc <HAL_UARTEx_ReceiveToIdle+0x2a>
 80191c6:	88fb      	ldrh	r3, [r7, #6]
 80191c8:	2b00      	cmp	r3, #0
 80191ca:	d101      	bne.n	80191d0 <HAL_UARTEx_ReceiveToIdle+0x2e>
    {
      return  HAL_ERROR;
 80191cc:	2301      	movs	r3, #1
 80191ce:	e0b8      	b.n	8019342 <HAL_UARTEx_ReceiveToIdle+0x1a0>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80191d0:	68fb      	ldr	r3, [r7, #12]
 80191d2:	2200      	movs	r2, #0
 80191d4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80191d6:	68fb      	ldr	r3, [r7, #12]
 80191d8:	2222      	movs	r2, #34	@ 0x22
 80191da:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 80191de:	68fb      	ldr	r3, [r7, #12]
 80191e0:	2201      	movs	r2, #1
 80191e2:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 80191e4:	68fb      	ldr	r3, [r7, #12]
 80191e6:	2200      	movs	r2, #0
 80191e8:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80191ea:	f7e9 f90d 	bl	8002408 <HAL_GetTick>
 80191ee:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 80191f0:	68fb      	ldr	r3, [r7, #12]
 80191f2:	88fa      	ldrh	r2, [r7, #6]
 80191f4:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 80191f6:	68fb      	ldr	r3, [r7, #12]
 80191f8:	88fa      	ldrh	r2, [r7, #6]
 80191fa:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80191fc:	68fb      	ldr	r3, [r7, #12]
 80191fe:	689b      	ldr	r3, [r3, #8]
 8019200:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8019204:	d108      	bne.n	8019218 <HAL_UARTEx_ReceiveToIdle+0x76>
 8019206:	68fb      	ldr	r3, [r7, #12]
 8019208:	691b      	ldr	r3, [r3, #16]
 801920a:	2b00      	cmp	r3, #0
 801920c:	d104      	bne.n	8019218 <HAL_UARTEx_ReceiveToIdle+0x76>
    {
      pdata8bits  = NULL;
 801920e:	2300      	movs	r3, #0
 8019210:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8019212:	68bb      	ldr	r3, [r7, #8]
 8019214:	61bb      	str	r3, [r7, #24]
 8019216:	e003      	b.n	8019220 <HAL_UARTEx_ReceiveToIdle+0x7e>
    }
    else
    {
      pdata8bits  = pData;
 8019218:	68bb      	ldr	r3, [r7, #8]
 801921a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 801921c:	2300      	movs	r3, #0
 801921e:	61bb      	str	r3, [r7, #24]
    }

    /* Initialize output number of received elements */
    *RxLen = 0U;
 8019220:	683b      	ldr	r3, [r7, #0]
 8019222:	2200      	movs	r2, #0
 8019224:	801a      	strh	r2, [r3, #0]

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8019226:	e077      	b.n	8019318 <HAL_UARTEx_ReceiveToIdle+0x176>
    {
      /* Check if IDLE flag is set */
      if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8019228:	68fb      	ldr	r3, [r7, #12]
 801922a:	681b      	ldr	r3, [r3, #0]
 801922c:	681b      	ldr	r3, [r3, #0]
 801922e:	f003 0310 	and.w	r3, r3, #16
 8019232:	2b10      	cmp	r3, #16
 8019234:	d117      	bne.n	8019266 <HAL_UARTEx_ReceiveToIdle+0xc4>
      {
        /* Clear IDLE flag in ISR */
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8019236:	2300      	movs	r3, #0
 8019238:	613b      	str	r3, [r7, #16]
 801923a:	68fb      	ldr	r3, [r7, #12]
 801923c:	681b      	ldr	r3, [r3, #0]
 801923e:	681b      	ldr	r3, [r3, #0]
 8019240:	613b      	str	r3, [r7, #16]
 8019242:	68fb      	ldr	r3, [r7, #12]
 8019244:	681b      	ldr	r3, [r3, #0]
 8019246:	685b      	ldr	r3, [r3, #4]
 8019248:	613b      	str	r3, [r7, #16]
 801924a:	693b      	ldr	r3, [r7, #16]

        /* If Set, but no data ever received, clear flag without exiting loop */
        /* If Set, and data has already been received, this means Idle Event is valid : End reception */
        if (*RxLen > 0U)
 801924c:	683b      	ldr	r3, [r7, #0]
 801924e:	881b      	ldrh	r3, [r3, #0]
 8019250:	2b00      	cmp	r3, #0
 8019252:	d008      	beq.n	8019266 <HAL_UARTEx_ReceiveToIdle+0xc4>
        {
          huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8019254:	68fb      	ldr	r3, [r7, #12]
 8019256:	2202      	movs	r2, #2
 8019258:	635a      	str	r2, [r3, #52]	@ 0x34
          huart->RxState = HAL_UART_STATE_READY;
 801925a:	68fb      	ldr	r3, [r7, #12]
 801925c:	2220      	movs	r2, #32
 801925e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          return HAL_OK;
 8019262:	2300      	movs	r3, #0
 8019264:	e06d      	b.n	8019342 <HAL_UARTEx_ReceiveToIdle+0x1a0>
        }
      }

      /* Check if RXNE flag is set */
      if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RXNE))
 8019266:	68fb      	ldr	r3, [r7, #12]
 8019268:	681b      	ldr	r3, [r3, #0]
 801926a:	681b      	ldr	r3, [r3, #0]
 801926c:	f003 0320 	and.w	r3, r3, #32
 8019270:	2b20      	cmp	r3, #32
 8019272:	d13c      	bne.n	80192ee <HAL_UARTEx_ReceiveToIdle+0x14c>
      {
        if (pdata8bits == NULL)
 8019274:	69fb      	ldr	r3, [r7, #28]
 8019276:	2b00      	cmp	r3, #0
 8019278:	d10c      	bne.n	8019294 <HAL_UARTEx_ReceiveToIdle+0xf2>
        {
          *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 801927a:	68fb      	ldr	r3, [r7, #12]
 801927c:	681b      	ldr	r3, [r3, #0]
 801927e:	685b      	ldr	r3, [r3, #4]
 8019280:	b29b      	uxth	r3, r3
 8019282:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8019286:	b29a      	uxth	r2, r3
 8019288:	69bb      	ldr	r3, [r7, #24]
 801928a:	801a      	strh	r2, [r3, #0]
          pdata16bits++;
 801928c:	69bb      	ldr	r3, [r7, #24]
 801928e:	3302      	adds	r3, #2
 8019290:	61bb      	str	r3, [r7, #24]
 8019292:	e01f      	b.n	80192d4 <HAL_UARTEx_ReceiveToIdle+0x132>
        }
        else
        {
          if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8019294:	68fb      	ldr	r3, [r7, #12]
 8019296:	689b      	ldr	r3, [r3, #8]
 8019298:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801929c:	d007      	beq.n	80192ae <HAL_UARTEx_ReceiveToIdle+0x10c>
 801929e:	68fb      	ldr	r3, [r7, #12]
 80192a0:	689b      	ldr	r3, [r3, #8]
 80192a2:	2b00      	cmp	r3, #0
 80192a4:	d10a      	bne.n	80192bc <HAL_UARTEx_ReceiveToIdle+0x11a>
 80192a6:	68fb      	ldr	r3, [r7, #12]
 80192a8:	691b      	ldr	r3, [r3, #16]
 80192aa:	2b00      	cmp	r3, #0
 80192ac:	d106      	bne.n	80192bc <HAL_UARTEx_ReceiveToIdle+0x11a>
          {
            *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80192ae:	68fb      	ldr	r3, [r7, #12]
 80192b0:	681b      	ldr	r3, [r3, #0]
 80192b2:	685b      	ldr	r3, [r3, #4]
 80192b4:	b2da      	uxtb	r2, r3
 80192b6:	69fb      	ldr	r3, [r7, #28]
 80192b8:	701a      	strb	r2, [r3, #0]
 80192ba:	e008      	b.n	80192ce <HAL_UARTEx_ReceiveToIdle+0x12c>
          }
          else
          {
            *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80192bc:	68fb      	ldr	r3, [r7, #12]
 80192be:	681b      	ldr	r3, [r3, #0]
 80192c0:	685b      	ldr	r3, [r3, #4]
 80192c2:	b2db      	uxtb	r3, r3
 80192c4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80192c8:	b2da      	uxtb	r2, r3
 80192ca:	69fb      	ldr	r3, [r7, #28]
 80192cc:	701a      	strb	r2, [r3, #0]
          }

          pdata8bits++;
 80192ce:	69fb      	ldr	r3, [r7, #28]
 80192d0:	3301      	adds	r3, #1
 80192d2:	61fb      	str	r3, [r7, #28]
        }
        /* Increment number of received elements */
        *RxLen += 1U;
 80192d4:	683b      	ldr	r3, [r7, #0]
 80192d6:	881b      	ldrh	r3, [r3, #0]
 80192d8:	3301      	adds	r3, #1
 80192da:	b29a      	uxth	r2, r3
 80192dc:	683b      	ldr	r3, [r7, #0]
 80192de:	801a      	strh	r2, [r3, #0]
        huart->RxXferCount--;
 80192e0:	68fb      	ldr	r3, [r7, #12]
 80192e2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80192e4:	b29b      	uxth	r3, r3
 80192e6:	3b01      	subs	r3, #1
 80192e8:	b29a      	uxth	r2, r3
 80192ea:	68fb      	ldr	r3, [r7, #12]
 80192ec:	85da      	strh	r2, [r3, #46]	@ 0x2e
      }

      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80192ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80192f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80192f4:	d010      	beq.n	8019318 <HAL_UARTEx_ReceiveToIdle+0x176>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80192f6:	f7e9 f887 	bl	8002408 <HAL_GetTick>
 80192fa:	4602      	mov	r2, r0
 80192fc:	697b      	ldr	r3, [r7, #20]
 80192fe:	1ad3      	subs	r3, r2, r3
 8019300:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8019302:	429a      	cmp	r2, r3
 8019304:	d302      	bcc.n	801930c <HAL_UARTEx_ReceiveToIdle+0x16a>
 8019306:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019308:	2b00      	cmp	r3, #0
 801930a:	d105      	bne.n	8019318 <HAL_UARTEx_ReceiveToIdle+0x176>
        {
          huart->RxState = HAL_UART_STATE_READY;
 801930c:	68fb      	ldr	r3, [r7, #12]
 801930e:	2220      	movs	r2, #32
 8019310:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          return HAL_TIMEOUT;
 8019314:	2303      	movs	r3, #3
 8019316:	e014      	b.n	8019342 <HAL_UARTEx_ReceiveToIdle+0x1a0>
    while (huart->RxXferCount > 0U)
 8019318:	68fb      	ldr	r3, [r7, #12]
 801931a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 801931c:	b29b      	uxth	r3, r3
 801931e:	2b00      	cmp	r3, #0
 8019320:	d182      	bne.n	8019228 <HAL_UARTEx_ReceiveToIdle+0x86>
        }
      }
    }

    /* Set number of received elements in output parameter : RxLen */
    *RxLen = huart->RxXferSize - huart->RxXferCount;
 8019322:	68fb      	ldr	r3, [r7, #12]
 8019324:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8019326:	68fb      	ldr	r3, [r7, #12]
 8019328:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 801932a:	b29b      	uxth	r3, r3
 801932c:	1ad3      	subs	r3, r2, r3
 801932e:	b29a      	uxth	r2, r3
 8019330:	683b      	ldr	r3, [r7, #0]
 8019332:	801a      	strh	r2, [r3, #0]
    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8019334:	68fb      	ldr	r3, [r7, #12]
 8019336:	2220      	movs	r2, #32
 8019338:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 801933c:	2300      	movs	r3, #0
 801933e:	e000      	b.n	8019342 <HAL_UARTEx_ReceiveToIdle+0x1a0>
  }
  else
  {
    return HAL_BUSY;
 8019340:	2302      	movs	r3, #2
  }
}
 8019342:	4618      	mov	r0, r3
 8019344:	3720      	adds	r7, #32
 8019346:	46bd      	mov	sp, r7
 8019348:	bd80      	pop	{r7, pc}

0801934a <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 801934a:	b580      	push	{r7, lr}
 801934c:	b08c      	sub	sp, #48	@ 0x30
 801934e:	af00      	add	r7, sp, #0
 8019350:	60f8      	str	r0, [r7, #12]
 8019352:	60b9      	str	r1, [r7, #8]
 8019354:	4613      	mov	r3, r2
 8019356:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8019358:	68fb      	ldr	r3, [r7, #12]
 801935a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 801935e:	b2db      	uxtb	r3, r3
 8019360:	2b20      	cmp	r3, #32
 8019362:	d14a      	bne.n	80193fa <HAL_UARTEx_ReceiveToIdle_IT+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 8019364:	68bb      	ldr	r3, [r7, #8]
 8019366:	2b00      	cmp	r3, #0
 8019368:	d002      	beq.n	8019370 <HAL_UARTEx_ReceiveToIdle_IT+0x26>
 801936a:	88fb      	ldrh	r3, [r7, #6]
 801936c:	2b00      	cmp	r3, #0
 801936e:	d101      	bne.n	8019374 <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
    {
      return HAL_ERROR;
 8019370:	2301      	movs	r3, #1
 8019372:	e043      	b.n	80193fc <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8019374:	68fb      	ldr	r3, [r7, #12]
 8019376:	2201      	movs	r2, #1
 8019378:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 801937a:	68fb      	ldr	r3, [r7, #12]
 801937c:	2200      	movs	r2, #0
 801937e:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_IT(huart, pData, Size);
 8019380:	88fb      	ldrh	r3, [r7, #6]
 8019382:	461a      	mov	r2, r3
 8019384:	68b9      	ldr	r1, [r7, #8]
 8019386:	68f8      	ldr	r0, [r7, #12]
 8019388:	f001 fad6 	bl	801a938 <UART_Start_Receive_IT>
 801938c:	4603      	mov	r3, r0
 801938e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8019392:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8019396:	2b00      	cmp	r3, #0
 8019398:	d12c      	bne.n	80193f4 <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801939a:	68fb      	ldr	r3, [r7, #12]
 801939c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801939e:	2b01      	cmp	r3, #1
 80193a0:	d125      	bne.n	80193ee <HAL_UARTEx_ReceiveToIdle_IT+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 80193a2:	2300      	movs	r3, #0
 80193a4:	613b      	str	r3, [r7, #16]
 80193a6:	68fb      	ldr	r3, [r7, #12]
 80193a8:	681b      	ldr	r3, [r3, #0]
 80193aa:	681b      	ldr	r3, [r3, #0]
 80193ac:	613b      	str	r3, [r7, #16]
 80193ae:	68fb      	ldr	r3, [r7, #12]
 80193b0:	681b      	ldr	r3, [r3, #0]
 80193b2:	685b      	ldr	r3, [r3, #4]
 80193b4:	613b      	str	r3, [r7, #16]
 80193b6:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80193b8:	68fb      	ldr	r3, [r7, #12]
 80193ba:	681b      	ldr	r3, [r3, #0]
 80193bc:	330c      	adds	r3, #12
 80193be:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80193c0:	69bb      	ldr	r3, [r7, #24]
 80193c2:	e853 3f00 	ldrex	r3, [r3]
 80193c6:	617b      	str	r3, [r7, #20]
   return(result);
 80193c8:	697b      	ldr	r3, [r7, #20]
 80193ca:	f043 0310 	orr.w	r3, r3, #16
 80193ce:	62bb      	str	r3, [r7, #40]	@ 0x28
 80193d0:	68fb      	ldr	r3, [r7, #12]
 80193d2:	681b      	ldr	r3, [r3, #0]
 80193d4:	330c      	adds	r3, #12
 80193d6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80193d8:	627a      	str	r2, [r7, #36]	@ 0x24
 80193da:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80193dc:	6a39      	ldr	r1, [r7, #32]
 80193de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80193e0:	e841 2300 	strex	r3, r2, [r1]
 80193e4:	61fb      	str	r3, [r7, #28]
   return(result);
 80193e6:	69fb      	ldr	r3, [r7, #28]
 80193e8:	2b00      	cmp	r3, #0
 80193ea:	d1e5      	bne.n	80193b8 <HAL_UARTEx_ReceiveToIdle_IT+0x6e>
 80193ec:	e002      	b.n	80193f4 <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 80193ee:	2301      	movs	r3, #1
 80193f0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 80193f4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80193f8:	e000      	b.n	80193fc <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
  }
  else
  {
    return HAL_BUSY;
 80193fa:	2302      	movs	r3, #2
  }
}
 80193fc:	4618      	mov	r0, r3
 80193fe:	3730      	adds	r7, #48	@ 0x30
 8019400:	46bd      	mov	sp, r7
 8019402:	bd80      	pop	{r7, pc}

08019404 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8019404:	b580      	push	{r7, lr}
 8019406:	b08c      	sub	sp, #48	@ 0x30
 8019408:	af00      	add	r7, sp, #0
 801940a:	60f8      	str	r0, [r7, #12]
 801940c:	60b9      	str	r1, [r7, #8]
 801940e:	4613      	mov	r3, r2
 8019410:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8019412:	68fb      	ldr	r3, [r7, #12]
 8019414:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8019418:	b2db      	uxtb	r3, r3
 801941a:	2b20      	cmp	r3, #32
 801941c:	d146      	bne.n	80194ac <HAL_UARTEx_ReceiveToIdle_DMA+0xa8>
  {
    if ((pData == NULL) || (Size == 0U))
 801941e:	68bb      	ldr	r3, [r7, #8]
 8019420:	2b00      	cmp	r3, #0
 8019422:	d002      	beq.n	801942a <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8019424:	88fb      	ldrh	r3, [r7, #6]
 8019426:	2b00      	cmp	r3, #0
 8019428:	d101      	bne.n	801942e <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 801942a:	2301      	movs	r3, #1
 801942c:	e03f      	b.n	80194ae <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 801942e:	68fb      	ldr	r3, [r7, #12]
 8019430:	2201      	movs	r2, #1
 8019432:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8019434:	68fb      	ldr	r3, [r7, #12]
 8019436:	2200      	movs	r2, #0
 8019438:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 801943a:	88fb      	ldrh	r3, [r7, #6]
 801943c:	461a      	mov	r2, r3
 801943e:	68b9      	ldr	r1, [r7, #8]
 8019440:	68f8      	ldr	r0, [r7, #12]
 8019442:	f001 fab3 	bl	801a9ac <UART_Start_Receive_DMA>
 8019446:	4603      	mov	r3, r0
 8019448:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801944c:	68fb      	ldr	r3, [r7, #12]
 801944e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8019450:	2b01      	cmp	r3, #1
 8019452:	d125      	bne.n	80194a0 <HAL_UARTEx_ReceiveToIdle_DMA+0x9c>
    {
      __HAL_UART_CLEAR_IDLEFLAG(huart);
 8019454:	2300      	movs	r3, #0
 8019456:	613b      	str	r3, [r7, #16]
 8019458:	68fb      	ldr	r3, [r7, #12]
 801945a:	681b      	ldr	r3, [r3, #0]
 801945c:	681b      	ldr	r3, [r3, #0]
 801945e:	613b      	str	r3, [r7, #16]
 8019460:	68fb      	ldr	r3, [r7, #12]
 8019462:	681b      	ldr	r3, [r3, #0]
 8019464:	685b      	ldr	r3, [r3, #4]
 8019466:	613b      	str	r3, [r7, #16]
 8019468:	693b      	ldr	r3, [r7, #16]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801946a:	68fb      	ldr	r3, [r7, #12]
 801946c:	681b      	ldr	r3, [r3, #0]
 801946e:	330c      	adds	r3, #12
 8019470:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8019472:	69bb      	ldr	r3, [r7, #24]
 8019474:	e853 3f00 	ldrex	r3, [r3]
 8019478:	617b      	str	r3, [r7, #20]
   return(result);
 801947a:	697b      	ldr	r3, [r7, #20]
 801947c:	f043 0310 	orr.w	r3, r3, #16
 8019480:	62bb      	str	r3, [r7, #40]	@ 0x28
 8019482:	68fb      	ldr	r3, [r7, #12]
 8019484:	681b      	ldr	r3, [r3, #0]
 8019486:	330c      	adds	r3, #12
 8019488:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801948a:	627a      	str	r2, [r7, #36]	@ 0x24
 801948c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801948e:	6a39      	ldr	r1, [r7, #32]
 8019490:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8019492:	e841 2300 	strex	r3, r2, [r1]
 8019496:	61fb      	str	r3, [r7, #28]
   return(result);
 8019498:	69fb      	ldr	r3, [r7, #28]
 801949a:	2b00      	cmp	r3, #0
 801949c:	d1e5      	bne.n	801946a <HAL_UARTEx_ReceiveToIdle_DMA+0x66>
 801949e:	e002      	b.n	80194a6 <HAL_UARTEx_ReceiveToIdle_DMA+0xa2>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 80194a0:	2301      	movs	r3, #1
 80194a2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 80194a6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80194aa:	e000      	b.n	80194ae <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
  }
  else
  {
    return HAL_BUSY;
 80194ac:	2302      	movs	r3, #2
  }
}
 80194ae:	4618      	mov	r0, r3
 80194b0:	3730      	adds	r7, #48	@ 0x30
 80194b2:	46bd      	mov	sp, r7
 80194b4:	bd80      	pop	{r7, pc}

080194b6 <HAL_UARTEx_GetRxEventType>:
  *        When DMA is configured in Circular Mode, HT, TC or IDLE events don't stop Reception process;
  * @param  huart UART handle.
  * @retval Rx Event Type (returned value will be a value of @ref UART_RxEvent_Type_Values)
  */
HAL_UART_RxEventTypeTypeDef HAL_UARTEx_GetRxEventType(UART_HandleTypeDef *huart)
{
 80194b6:	b480      	push	{r7}
 80194b8:	b083      	sub	sp, #12
 80194ba:	af00      	add	r7, sp, #0
 80194bc:	6078      	str	r0, [r7, #4]
  /* Return Rx Event type value, as stored in UART handle */
  return(huart->RxEventType);
 80194be:	687b      	ldr	r3, [r7, #4]
 80194c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
}
 80194c2:	4618      	mov	r0, r3
 80194c4:	370c      	adds	r7, #12
 80194c6:	46bd      	mov	sp, r7
 80194c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80194cc:	4770      	bx	lr

080194ce <HAL_UART_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *huart)
{
 80194ce:	b580      	push	{r7, lr}
 80194d0:	b0a0      	sub	sp, #128	@ 0x80
 80194d2:	af00      	add	r7, sp, #0
 80194d4:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 80194d6:	687b      	ldr	r3, [r7, #4]
 80194d8:	681b      	ldr	r3, [r3, #0]
 80194da:	330c      	adds	r3, #12
 80194dc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80194de:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80194e0:	e853 3f00 	ldrex	r3, [r3]
 80194e4:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 80194e6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80194e8:	f423 73f0 	bic.w	r3, r3, #480	@ 0x1e0
 80194ec:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80194ee:	687b      	ldr	r3, [r7, #4]
 80194f0:	681b      	ldr	r3, [r3, #0]
 80194f2:	330c      	adds	r3, #12
 80194f4:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80194f6:	66ba      	str	r2, [r7, #104]	@ 0x68
 80194f8:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80194fa:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 80194fc:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80194fe:	e841 2300 	strex	r3, r2, [r1]
 8019502:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8019504:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8019506:	2b00      	cmp	r3, #0
 8019508:	d1e5      	bne.n	80194d6 <HAL_UART_Abort+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801950a:	687b      	ldr	r3, [r7, #4]
 801950c:	681b      	ldr	r3, [r3, #0]
 801950e:	3314      	adds	r3, #20
 8019510:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8019512:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8019514:	e853 3f00 	ldrex	r3, [r3]
 8019518:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 801951a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801951c:	f023 0301 	bic.w	r3, r3, #1
 8019520:	67bb      	str	r3, [r7, #120]	@ 0x78
 8019522:	687b      	ldr	r3, [r7, #4]
 8019524:	681b      	ldr	r3, [r3, #0]
 8019526:	3314      	adds	r3, #20
 8019528:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 801952a:	657a      	str	r2, [r7, #84]	@ 0x54
 801952c:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801952e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8019530:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8019532:	e841 2300 	strex	r3, r2, [r1]
 8019536:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8019538:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801953a:	2b00      	cmp	r3, #0
 801953c:	d1e5      	bne.n	801950a <HAL_UART_Abort+0x3c>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801953e:	687b      	ldr	r3, [r7, #4]
 8019540:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8019542:	2b01      	cmp	r3, #1
 8019544:	d119      	bne.n	801957a <HAL_UART_Abort+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8019546:	687b      	ldr	r3, [r7, #4]
 8019548:	681b      	ldr	r3, [r3, #0]
 801954a:	330c      	adds	r3, #12
 801954c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801954e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8019550:	e853 3f00 	ldrex	r3, [r3]
 8019554:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8019556:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019558:	f023 0310 	bic.w	r3, r3, #16
 801955c:	677b      	str	r3, [r7, #116]	@ 0x74
 801955e:	687b      	ldr	r3, [r7, #4]
 8019560:	681b      	ldr	r3, [r3, #0]
 8019562:	330c      	adds	r3, #12
 8019564:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8019566:	643a      	str	r2, [r7, #64]	@ 0x40
 8019568:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801956a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 801956c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801956e:	e841 2300 	strex	r3, r2, [r1]
 8019572:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8019574:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019576:	2b00      	cmp	r3, #0
 8019578:	d1e5      	bne.n	8019546 <HAL_UART_Abort+0x78>
  }

  /* Disable the UART DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 801957a:	687b      	ldr	r3, [r7, #4]
 801957c:	681b      	ldr	r3, [r3, #0]
 801957e:	695b      	ldr	r3, [r3, #20]
 8019580:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8019584:	2b80      	cmp	r3, #128	@ 0x80
 8019586:	d136      	bne.n	80195f6 <HAL_UART_Abort+0x128>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8019588:	687b      	ldr	r3, [r7, #4]
 801958a:	681b      	ldr	r3, [r3, #0]
 801958c:	3314      	adds	r3, #20
 801958e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8019590:	6a3b      	ldr	r3, [r7, #32]
 8019592:	e853 3f00 	ldrex	r3, [r3]
 8019596:	61fb      	str	r3, [r7, #28]
   return(result);
 8019598:	69fb      	ldr	r3, [r7, #28]
 801959a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801959e:	673b      	str	r3, [r7, #112]	@ 0x70
 80195a0:	687b      	ldr	r3, [r7, #4]
 80195a2:	681b      	ldr	r3, [r3, #0]
 80195a4:	3314      	adds	r3, #20
 80195a6:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80195a8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80195aa:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80195ac:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80195ae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80195b0:	e841 2300 	strex	r3, r2, [r1]
 80195b4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80195b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80195b8:	2b00      	cmp	r3, #0
 80195ba:	d1e5      	bne.n	8019588 <HAL_UART_Abort+0xba>

    /* Abort the UART DMA Tx stream: use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 80195bc:	687b      	ldr	r3, [r7, #4]
 80195be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80195c0:	2b00      	cmp	r3, #0
 80195c2:	d018      	beq.n	80195f6 <HAL_UART_Abort+0x128>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 80195c4:	687b      	ldr	r3, [r7, #4]
 80195c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80195c8:	2200      	movs	r2, #0
 80195ca:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 80195cc:	687b      	ldr	r3, [r7, #4]
 80195ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80195d0:	4618      	mov	r0, r3
 80195d2:	f7e9 fd72 	bl	80030ba <HAL_DMA_Abort>
 80195d6:	4603      	mov	r3, r0
 80195d8:	2b00      	cmp	r3, #0
 80195da:	d00c      	beq.n	80195f6 <HAL_UART_Abort+0x128>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 80195dc:	687b      	ldr	r3, [r7, #4]
 80195de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80195e0:	4618      	mov	r0, r3
 80195e2:	f7ea f931 	bl	8003848 <HAL_DMA_GetError>
 80195e6:	4603      	mov	r3, r0
 80195e8:	2b20      	cmp	r3, #32
 80195ea:	d104      	bne.n	80195f6 <HAL_UART_Abort+0x128>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 80195ec:	687b      	ldr	r3, [r7, #4]
 80195ee:	2210      	movs	r2, #16
 80195f0:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_TIMEOUT;
 80195f2:	2303      	movs	r3, #3
 80195f4:	e052      	b.n	801969c <HAL_UART_Abort+0x1ce>
      }
    }
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80195f6:	687b      	ldr	r3, [r7, #4]
 80195f8:	681b      	ldr	r3, [r3, #0]
 80195fa:	695b      	ldr	r3, [r3, #20]
 80195fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8019600:	2b40      	cmp	r3, #64	@ 0x40
 8019602:	d136      	bne.n	8019672 <HAL_UART_Abort+0x1a4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8019604:	687b      	ldr	r3, [r7, #4]
 8019606:	681b      	ldr	r3, [r3, #0]
 8019608:	3314      	adds	r3, #20
 801960a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801960c:	68fb      	ldr	r3, [r7, #12]
 801960e:	e853 3f00 	ldrex	r3, [r3]
 8019612:	60bb      	str	r3, [r7, #8]
   return(result);
 8019614:	68bb      	ldr	r3, [r7, #8]
 8019616:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801961a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 801961c:	687b      	ldr	r3, [r7, #4]
 801961e:	681b      	ldr	r3, [r3, #0]
 8019620:	3314      	adds	r3, #20
 8019622:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8019624:	61ba      	str	r2, [r7, #24]
 8019626:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8019628:	6979      	ldr	r1, [r7, #20]
 801962a:	69ba      	ldr	r2, [r7, #24]
 801962c:	e841 2300 	strex	r3, r2, [r1]
 8019630:	613b      	str	r3, [r7, #16]
   return(result);
 8019632:	693b      	ldr	r3, [r7, #16]
 8019634:	2b00      	cmp	r3, #0
 8019636:	d1e5      	bne.n	8019604 <HAL_UART_Abort+0x136>

    /* Abort the UART DMA Rx stream: use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 8019638:	687b      	ldr	r3, [r7, #4]
 801963a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801963c:	2b00      	cmp	r3, #0
 801963e:	d018      	beq.n	8019672 <HAL_UART_Abort+0x1a4>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 8019640:	687b      	ldr	r3, [r7, #4]
 8019642:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8019644:	2200      	movs	r2, #0
 8019646:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8019648:	687b      	ldr	r3, [r7, #4]
 801964a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801964c:	4618      	mov	r0, r3
 801964e:	f7e9 fd34 	bl	80030ba <HAL_DMA_Abort>
 8019652:	4603      	mov	r3, r0
 8019654:	2b00      	cmp	r3, #0
 8019656:	d00c      	beq.n	8019672 <HAL_UART_Abort+0x1a4>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8019658:	687b      	ldr	r3, [r7, #4]
 801965a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801965c:	4618      	mov	r0, r3
 801965e:	f7ea f8f3 	bl	8003848 <HAL_DMA_GetError>
 8019662:	4603      	mov	r3, r0
 8019664:	2b20      	cmp	r3, #32
 8019666:	d104      	bne.n	8019672 <HAL_UART_Abort+0x1a4>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8019668:	687b      	ldr	r3, [r7, #4]
 801966a:	2210      	movs	r2, #16
 801966c:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_TIMEOUT;
 801966e:	2303      	movs	r3, #3
 8019670:	e014      	b.n	801969c <HAL_UART_Abort+0x1ce>
      }
    }
  }

  /* Reset Tx and Rx transfer counters */
  huart->TxXferCount = 0x00U;
 8019672:	687b      	ldr	r3, [r7, #4]
 8019674:	2200      	movs	r2, #0
 8019676:	84da      	strh	r2, [r3, #38]	@ 0x26
  huart->RxXferCount = 0x00U;
 8019678:	687b      	ldr	r3, [r7, #4]
 801967a:	2200      	movs	r2, #0
 801967c:	85da      	strh	r2, [r3, #46]	@ 0x2e

  /* Reset ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 801967e:	687b      	ldr	r3, [r7, #4]
 8019680:	2200      	movs	r2, #0
 8019682:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Restore huart->RxState and huart->gState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8019684:	687b      	ldr	r3, [r7, #4]
 8019686:	2220      	movs	r2, #32
 8019688:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->gState = HAL_UART_STATE_READY;
 801968c:	687b      	ldr	r3, [r7, #4]
 801968e:	2220      	movs	r2, #32
 8019690:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8019694:	687b      	ldr	r3, [r7, #4]
 8019696:	2200      	movs	r2, #0
 8019698:	631a      	str	r2, [r3, #48]	@ 0x30

  return HAL_OK;
 801969a:	2300      	movs	r3, #0
}
 801969c:	4618      	mov	r0, r3
 801969e:	3780      	adds	r7, #128	@ 0x80
 80196a0:	46bd      	mov	sp, r7
 80196a2:	bd80      	pop	{r7, pc}

080196a4 <HAL_UART_AbortTransmit>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortTransmit(UART_HandleTypeDef *huart)
{
 80196a4:	b580      	push	{r7, lr}
 80196a6:	b08e      	sub	sp, #56	@ 0x38
 80196a8:	af00      	add	r7, sp, #0
 80196aa:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80196ac:	687b      	ldr	r3, [r7, #4]
 80196ae:	681b      	ldr	r3, [r3, #0]
 80196b0:	330c      	adds	r3, #12
 80196b2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80196b4:	6a3b      	ldr	r3, [r7, #32]
 80196b6:	e853 3f00 	ldrex	r3, [r3]
 80196ba:	61fb      	str	r3, [r7, #28]
   return(result);
 80196bc:	69fb      	ldr	r3, [r7, #28]
 80196be:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80196c2:	637b      	str	r3, [r7, #52]	@ 0x34
 80196c4:	687b      	ldr	r3, [r7, #4]
 80196c6:	681b      	ldr	r3, [r3, #0]
 80196c8:	330c      	adds	r3, #12
 80196ca:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80196cc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80196ce:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80196d0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80196d2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80196d4:	e841 2300 	strex	r3, r2, [r1]
 80196d8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80196da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80196dc:	2b00      	cmp	r3, #0
 80196de:	d1e5      	bne.n	80196ac <HAL_UART_AbortTransmit+0x8>

  /* Disable the UART DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 80196e0:	687b      	ldr	r3, [r7, #4]
 80196e2:	681b      	ldr	r3, [r3, #0]
 80196e4:	695b      	ldr	r3, [r3, #20]
 80196e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80196ea:	2b80      	cmp	r3, #128	@ 0x80
 80196ec:	d136      	bne.n	801975c <HAL_UART_AbortTransmit+0xb8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80196ee:	687b      	ldr	r3, [r7, #4]
 80196f0:	681b      	ldr	r3, [r3, #0]
 80196f2:	3314      	adds	r3, #20
 80196f4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80196f6:	68fb      	ldr	r3, [r7, #12]
 80196f8:	e853 3f00 	ldrex	r3, [r3]
 80196fc:	60bb      	str	r3, [r7, #8]
   return(result);
 80196fe:	68bb      	ldr	r3, [r7, #8]
 8019700:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8019704:	633b      	str	r3, [r7, #48]	@ 0x30
 8019706:	687b      	ldr	r3, [r7, #4]
 8019708:	681b      	ldr	r3, [r3, #0]
 801970a:	3314      	adds	r3, #20
 801970c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801970e:	61ba      	str	r2, [r7, #24]
 8019710:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8019712:	6979      	ldr	r1, [r7, #20]
 8019714:	69ba      	ldr	r2, [r7, #24]
 8019716:	e841 2300 	strex	r3, r2, [r1]
 801971a:	613b      	str	r3, [r7, #16]
   return(result);
 801971c:	693b      	ldr	r3, [r7, #16]
 801971e:	2b00      	cmp	r3, #0
 8019720:	d1e5      	bne.n	80196ee <HAL_UART_AbortTransmit+0x4a>

    /* Abort the UART DMA Tx stream : use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 8019722:	687b      	ldr	r3, [r7, #4]
 8019724:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8019726:	2b00      	cmp	r3, #0
 8019728:	d018      	beq.n	801975c <HAL_UART_AbortTransmit+0xb8>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 801972a:	687b      	ldr	r3, [r7, #4]
 801972c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801972e:	2200      	movs	r2, #0
 8019730:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 8019732:	687b      	ldr	r3, [r7, #4]
 8019734:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8019736:	4618      	mov	r0, r3
 8019738:	f7e9 fcbf 	bl	80030ba <HAL_DMA_Abort>
 801973c:	4603      	mov	r3, r0
 801973e:	2b00      	cmp	r3, #0
 8019740:	d00c      	beq.n	801975c <HAL_UART_AbortTransmit+0xb8>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 8019742:	687b      	ldr	r3, [r7, #4]
 8019744:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8019746:	4618      	mov	r0, r3
 8019748:	f7ea f87e 	bl	8003848 <HAL_DMA_GetError>
 801974c:	4603      	mov	r3, r0
 801974e:	2b20      	cmp	r3, #32
 8019750:	d104      	bne.n	801975c <HAL_UART_AbortTransmit+0xb8>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8019752:	687b      	ldr	r3, [r7, #4]
 8019754:	2210      	movs	r2, #16
 8019756:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_TIMEOUT;
 8019758:	2303      	movs	r3, #3
 801975a:	e007      	b.n	801976c <HAL_UART_AbortTransmit+0xc8>
      }
    }
  }

  /* Reset Tx transfer counter */
  huart->TxXferCount = 0x00U;
 801975c:	687b      	ldr	r3, [r7, #4]
 801975e:	2200      	movs	r2, #0
 8019760:	84da      	strh	r2, [r3, #38]	@ 0x26

  /* Restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8019762:	687b      	ldr	r3, [r7, #4]
 8019764:	2220      	movs	r2, #32
 8019766:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 801976a:	2300      	movs	r3, #0
}
 801976c:	4618      	mov	r0, r3
 801976e:	3738      	adds	r7, #56	@ 0x38
 8019770:	46bd      	mov	sp, r7
 8019772:	bd80      	pop	{r7, pc}

08019774 <HAL_UART_AbortReceive>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive(UART_HandleTypeDef *huart)
{
 8019774:	b580      	push	{r7, lr}
 8019776:	b09a      	sub	sp, #104	@ 0x68
 8019778:	af00      	add	r7, sp, #0
 801977a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 801977c:	687b      	ldr	r3, [r7, #4]
 801977e:	681b      	ldr	r3, [r3, #0]
 8019780:	330c      	adds	r3, #12
 8019782:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8019784:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8019786:	e853 3f00 	ldrex	r3, [r3]
 801978a:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 801978c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801978e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8019792:	667b      	str	r3, [r7, #100]	@ 0x64
 8019794:	687b      	ldr	r3, [r7, #4]
 8019796:	681b      	ldr	r3, [r3, #0]
 8019798:	330c      	adds	r3, #12
 801979a:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 801979c:	657a      	str	r2, [r7, #84]	@ 0x54
 801979e:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80197a0:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80197a2:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80197a4:	e841 2300 	strex	r3, r2, [r1]
 80197a8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80197aa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80197ac:	2b00      	cmp	r3, #0
 80197ae:	d1e5      	bne.n	801977c <HAL_UART_AbortReceive+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80197b0:	687b      	ldr	r3, [r7, #4]
 80197b2:	681b      	ldr	r3, [r3, #0]
 80197b4:	3314      	adds	r3, #20
 80197b6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80197b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80197ba:	e853 3f00 	ldrex	r3, [r3]
 80197be:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80197c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80197c2:	f023 0301 	bic.w	r3, r3, #1
 80197c6:	663b      	str	r3, [r7, #96]	@ 0x60
 80197c8:	687b      	ldr	r3, [r7, #4]
 80197ca:	681b      	ldr	r3, [r3, #0]
 80197cc:	3314      	adds	r3, #20
 80197ce:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80197d0:	643a      	str	r2, [r7, #64]	@ 0x40
 80197d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80197d4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80197d6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80197d8:	e841 2300 	strex	r3, r2, [r1]
 80197dc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80197de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80197e0:	2b00      	cmp	r3, #0
 80197e2:	d1e5      	bne.n	80197b0 <HAL_UART_AbortReceive+0x3c>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80197e4:	687b      	ldr	r3, [r7, #4]
 80197e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80197e8:	2b01      	cmp	r3, #1
 80197ea:	d119      	bne.n	8019820 <HAL_UART_AbortReceive+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 80197ec:	687b      	ldr	r3, [r7, #4]
 80197ee:	681b      	ldr	r3, [r3, #0]
 80197f0:	330c      	adds	r3, #12
 80197f2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80197f4:	6a3b      	ldr	r3, [r7, #32]
 80197f6:	e853 3f00 	ldrex	r3, [r3]
 80197fa:	61fb      	str	r3, [r7, #28]
   return(result);
 80197fc:	69fb      	ldr	r3, [r7, #28]
 80197fe:	f023 0310 	bic.w	r3, r3, #16
 8019802:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8019804:	687b      	ldr	r3, [r7, #4]
 8019806:	681b      	ldr	r3, [r3, #0]
 8019808:	330c      	adds	r3, #12
 801980a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 801980c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801980e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8019810:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8019812:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8019814:	e841 2300 	strex	r3, r2, [r1]
 8019818:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 801981a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801981c:	2b00      	cmp	r3, #0
 801981e:	d1e5      	bne.n	80197ec <HAL_UART_AbortReceive+0x78>
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8019820:	687b      	ldr	r3, [r7, #4]
 8019822:	681b      	ldr	r3, [r3, #0]
 8019824:	695b      	ldr	r3, [r3, #20]
 8019826:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801982a:	2b40      	cmp	r3, #64	@ 0x40
 801982c:	d136      	bne.n	801989c <HAL_UART_AbortReceive+0x128>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 801982e:	687b      	ldr	r3, [r7, #4]
 8019830:	681b      	ldr	r3, [r3, #0]
 8019832:	3314      	adds	r3, #20
 8019834:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8019836:	68fb      	ldr	r3, [r7, #12]
 8019838:	e853 3f00 	ldrex	r3, [r3]
 801983c:	60bb      	str	r3, [r7, #8]
   return(result);
 801983e:	68bb      	ldr	r3, [r7, #8]
 8019840:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8019844:	65bb      	str	r3, [r7, #88]	@ 0x58
 8019846:	687b      	ldr	r3, [r7, #4]
 8019848:	681b      	ldr	r3, [r3, #0]
 801984a:	3314      	adds	r3, #20
 801984c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801984e:	61ba      	str	r2, [r7, #24]
 8019850:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8019852:	6979      	ldr	r1, [r7, #20]
 8019854:	69ba      	ldr	r2, [r7, #24]
 8019856:	e841 2300 	strex	r3, r2, [r1]
 801985a:	613b      	str	r3, [r7, #16]
   return(result);
 801985c:	693b      	ldr	r3, [r7, #16]
 801985e:	2b00      	cmp	r3, #0
 8019860:	d1e5      	bne.n	801982e <HAL_UART_AbortReceive+0xba>

    /* Abort the UART DMA Rx stream : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 8019862:	687b      	ldr	r3, [r7, #4]
 8019864:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8019866:	2b00      	cmp	r3, #0
 8019868:	d018      	beq.n	801989c <HAL_UART_AbortReceive+0x128>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 801986a:	687b      	ldr	r3, [r7, #4]
 801986c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801986e:	2200      	movs	r2, #0
 8019870:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8019872:	687b      	ldr	r3, [r7, #4]
 8019874:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8019876:	4618      	mov	r0, r3
 8019878:	f7e9 fc1f 	bl	80030ba <HAL_DMA_Abort>
 801987c:	4603      	mov	r3, r0
 801987e:	2b00      	cmp	r3, #0
 8019880:	d00c      	beq.n	801989c <HAL_UART_AbortReceive+0x128>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8019882:	687b      	ldr	r3, [r7, #4]
 8019884:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8019886:	4618      	mov	r0, r3
 8019888:	f7e9 ffde 	bl	8003848 <HAL_DMA_GetError>
 801988c:	4603      	mov	r3, r0
 801988e:	2b20      	cmp	r3, #32
 8019890:	d104      	bne.n	801989c <HAL_UART_AbortReceive+0x128>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8019892:	687b      	ldr	r3, [r7, #4]
 8019894:	2210      	movs	r2, #16
 8019896:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_TIMEOUT;
 8019898:	2303      	movs	r3, #3
 801989a:	e00a      	b.n	80198b2 <HAL_UART_AbortReceive+0x13e>
      }
    }
  }

  /* Reset Rx transfer counter */
  huart->RxXferCount = 0x00U;
 801989c:	687b      	ldr	r3, [r7, #4]
 801989e:	2200      	movs	r2, #0
 80198a0:	85da      	strh	r2, [r3, #46]	@ 0x2e

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80198a2:	687b      	ldr	r3, [r7, #4]
 80198a4:	2220      	movs	r2, #32
 80198a6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80198aa:	687b      	ldr	r3, [r7, #4]
 80198ac:	2200      	movs	r2, #0
 80198ae:	631a      	str	r2, [r3, #48]	@ 0x30

  return HAL_OK;
 80198b0:	2300      	movs	r3, #0
}
 80198b2:	4618      	mov	r0, r3
 80198b4:	3768      	adds	r7, #104	@ 0x68
 80198b6:	46bd      	mov	sp, r7
 80198b8:	bd80      	pop	{r7, pc}
	...

080198bc <HAL_UART_Abort_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort_IT(UART_HandleTypeDef *huart)
{
 80198bc:	b580      	push	{r7, lr}
 80198be:	b0a2      	sub	sp, #136	@ 0x88
 80198c0:	af00      	add	r7, sp, #0
 80198c2:	6078      	str	r0, [r7, #4]
  uint32_t AbortCplt = 0x01U;
 80198c4:	2301      	movs	r3, #1
 80198c6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

  /* Disable TXEIE, TCIE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 80198ca:	687b      	ldr	r3, [r7, #4]
 80198cc:	681b      	ldr	r3, [r3, #0]
 80198ce:	330c      	adds	r3, #12
 80198d0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80198d2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80198d4:	e853 3f00 	ldrex	r3, [r3]
 80198d8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80198da:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80198dc:	f423 73f0 	bic.w	r3, r3, #480	@ 0x1e0
 80198e0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80198e4:	687b      	ldr	r3, [r7, #4]
 80198e6:	681b      	ldr	r3, [r3, #0]
 80198e8:	330c      	adds	r3, #12
 80198ea:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80198ee:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80198f0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80198f2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80198f4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80198f6:	e841 2300 	strex	r3, r2, [r1]
 80198fa:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80198fc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80198fe:	2b00      	cmp	r3, #0
 8019900:	d1e3      	bne.n	80198ca <HAL_UART_Abort_IT+0xe>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8019902:	687b      	ldr	r3, [r7, #4]
 8019904:	681b      	ldr	r3, [r3, #0]
 8019906:	3314      	adds	r3, #20
 8019908:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801990a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801990c:	e853 3f00 	ldrex	r3, [r3]
 8019910:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8019912:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8019914:	f023 0301 	bic.w	r3, r3, #1
 8019918:	67fb      	str	r3, [r7, #124]	@ 0x7c
 801991a:	687b      	ldr	r3, [r7, #4]
 801991c:	681b      	ldr	r3, [r3, #0]
 801991e:	3314      	adds	r3, #20
 8019920:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8019922:	65ba      	str	r2, [r7, #88]	@ 0x58
 8019924:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8019926:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8019928:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801992a:	e841 2300 	strex	r3, r2, [r1]
 801992e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8019930:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8019932:	2b00      	cmp	r3, #0
 8019934:	d1e5      	bne.n	8019902 <HAL_UART_Abort_IT+0x46>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8019936:	687b      	ldr	r3, [r7, #4]
 8019938:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801993a:	2b01      	cmp	r3, #1
 801993c:	d119      	bne.n	8019972 <HAL_UART_Abort_IT+0xb6>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 801993e:	687b      	ldr	r3, [r7, #4]
 8019940:	681b      	ldr	r3, [r3, #0]
 8019942:	330c      	adds	r3, #12
 8019944:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8019946:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019948:	e853 3f00 	ldrex	r3, [r3]
 801994c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 801994e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8019950:	f023 0310 	bic.w	r3, r3, #16
 8019954:	67bb      	str	r3, [r7, #120]	@ 0x78
 8019956:	687b      	ldr	r3, [r7, #4]
 8019958:	681b      	ldr	r3, [r3, #0]
 801995a:	330c      	adds	r3, #12
 801995c:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 801995e:	647a      	str	r2, [r7, #68]	@ 0x44
 8019960:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8019962:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8019964:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8019966:	e841 2300 	strex	r3, r2, [r1]
 801996a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 801996c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801996e:	2b00      	cmp	r3, #0
 8019970:	d1e5      	bne.n	801993e <HAL_UART_Abort_IT+0x82>
  }

  /* If DMA Tx and/or DMA Rx Handles are associated to UART Handle, DMA Abort complete callbacks should be initialised
     before any call to DMA Abort functions */
  /* DMA Tx Handle is valid */
  if (huart->hdmatx != NULL)
 8019972:	687b      	ldr	r3, [r7, #4]
 8019974:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8019976:	2b00      	cmp	r3, #0
 8019978:	d00f      	beq.n	801999a <HAL_UART_Abort_IT+0xde>
  {
    /* Set DMA Abort Complete callback if UART DMA Tx request if enabled.
       Otherwise, set it to NULL */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 801997a:	687b      	ldr	r3, [r7, #4]
 801997c:	681b      	ldr	r3, [r3, #0]
 801997e:	695b      	ldr	r3, [r3, #20]
 8019980:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8019984:	2b80      	cmp	r3, #128	@ 0x80
 8019986:	d104      	bne.n	8019992 <HAL_UART_Abort_IT+0xd6>
    {
      huart->hdmatx->XferAbortCallback = UART_DMATxAbortCallback;
 8019988:	687b      	ldr	r3, [r7, #4]
 801998a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801998c:	4a53      	ldr	r2, [pc, #332]	@ (8019adc <HAL_UART_Abort_IT+0x220>)
 801998e:	651a      	str	r2, [r3, #80]	@ 0x50
 8019990:	e003      	b.n	801999a <HAL_UART_Abort_IT+0xde>
    }
    else
    {
      huart->hdmatx->XferAbortCallback = NULL;
 8019992:	687b      	ldr	r3, [r7, #4]
 8019994:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8019996:	2200      	movs	r2, #0
 8019998:	651a      	str	r2, [r3, #80]	@ 0x50
    }
  }
  /* DMA Rx Handle is valid */
  if (huart->hdmarx != NULL)
 801999a:	687b      	ldr	r3, [r7, #4]
 801999c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801999e:	2b00      	cmp	r3, #0
 80199a0:	d00f      	beq.n	80199c2 <HAL_UART_Abort_IT+0x106>
  {
    /* Set DMA Abort Complete callback if UART DMA Rx request if enabled.
       Otherwise, set it to NULL */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80199a2:	687b      	ldr	r3, [r7, #4]
 80199a4:	681b      	ldr	r3, [r3, #0]
 80199a6:	695b      	ldr	r3, [r3, #20]
 80199a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80199ac:	2b40      	cmp	r3, #64	@ 0x40
 80199ae:	d104      	bne.n	80199ba <HAL_UART_Abort_IT+0xfe>
    {
      huart->hdmarx->XferAbortCallback = UART_DMARxAbortCallback;
 80199b0:	687b      	ldr	r3, [r7, #4]
 80199b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80199b4:	4a4a      	ldr	r2, [pc, #296]	@ (8019ae0 <HAL_UART_Abort_IT+0x224>)
 80199b6:	651a      	str	r2, [r3, #80]	@ 0x50
 80199b8:	e003      	b.n	80199c2 <HAL_UART_Abort_IT+0x106>
    }
    else
    {
      huart->hdmarx->XferAbortCallback = NULL;
 80199ba:	687b      	ldr	r3, [r7, #4]
 80199bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80199be:	2200      	movs	r2, #0
 80199c0:	651a      	str	r2, [r3, #80]	@ 0x50
    }
  }

  /* Disable the UART DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 80199c2:	687b      	ldr	r3, [r7, #4]
 80199c4:	681b      	ldr	r3, [r3, #0]
 80199c6:	695b      	ldr	r3, [r3, #20]
 80199c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80199cc:	2b80      	cmp	r3, #128	@ 0x80
 80199ce:	d12d      	bne.n	8019a2c <HAL_UART_Abort_IT+0x170>
  {
    /* Disable DMA Tx at UART level */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80199d0:	687b      	ldr	r3, [r7, #4]
 80199d2:	681b      	ldr	r3, [r3, #0]
 80199d4:	3314      	adds	r3, #20
 80199d6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80199d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80199da:	e853 3f00 	ldrex	r3, [r3]
 80199de:	623b      	str	r3, [r7, #32]
   return(result);
 80199e0:	6a3b      	ldr	r3, [r7, #32]
 80199e2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80199e6:	677b      	str	r3, [r7, #116]	@ 0x74
 80199e8:	687b      	ldr	r3, [r7, #4]
 80199ea:	681b      	ldr	r3, [r3, #0]
 80199ec:	3314      	adds	r3, #20
 80199ee:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80199f0:	633a      	str	r2, [r7, #48]	@ 0x30
 80199f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80199f4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80199f6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80199f8:	e841 2300 	strex	r3, r2, [r1]
 80199fc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80199fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019a00:	2b00      	cmp	r3, #0
 8019a02:	d1e5      	bne.n	80199d0 <HAL_UART_Abort_IT+0x114>

    /* Abort the UART DMA Tx stream : use non blocking DMA Abort API (callback) */
    if (huart->hdmatx != NULL)
 8019a04:	687b      	ldr	r3, [r7, #4]
 8019a06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8019a08:	2b00      	cmp	r3, #0
 8019a0a:	d00f      	beq.n	8019a2c <HAL_UART_Abort_IT+0x170>
    {
      /* UART Tx DMA Abort callback has already been initialised :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(huart->hdmatx) != HAL_OK)
 8019a0c:	687b      	ldr	r3, [r7, #4]
 8019a0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8019a10:	4618      	mov	r0, r3
 8019a12:	f7e9 fbc2 	bl	800319a <HAL_DMA_Abort_IT>
 8019a16:	4603      	mov	r3, r0
 8019a18:	2b00      	cmp	r3, #0
 8019a1a:	d004      	beq.n	8019a26 <HAL_UART_Abort_IT+0x16a>
      {
        huart->hdmatx->XferAbortCallback = NULL;
 8019a1c:	687b      	ldr	r3, [r7, #4]
 8019a1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8019a20:	2200      	movs	r2, #0
 8019a22:	651a      	str	r2, [r3, #80]	@ 0x50
 8019a24:	e002      	b.n	8019a2c <HAL_UART_Abort_IT+0x170>
      }
      else
      {
        AbortCplt = 0x00U;
 8019a26:	2300      	movs	r3, #0
 8019a28:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
      }
    }
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8019a2c:	687b      	ldr	r3, [r7, #4]
 8019a2e:	681b      	ldr	r3, [r3, #0]
 8019a30:	695b      	ldr	r3, [r3, #20]
 8019a32:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8019a36:	2b40      	cmp	r3, #64	@ 0x40
 8019a38:	d130      	bne.n	8019a9c <HAL_UART_Abort_IT+0x1e0>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8019a3a:	687b      	ldr	r3, [r7, #4]
 8019a3c:	681b      	ldr	r3, [r3, #0]
 8019a3e:	3314      	adds	r3, #20
 8019a40:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8019a42:	693b      	ldr	r3, [r7, #16]
 8019a44:	e853 3f00 	ldrex	r3, [r3]
 8019a48:	60fb      	str	r3, [r7, #12]
   return(result);
 8019a4a:	68fb      	ldr	r3, [r7, #12]
 8019a4c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8019a50:	673b      	str	r3, [r7, #112]	@ 0x70
 8019a52:	687b      	ldr	r3, [r7, #4]
 8019a54:	681b      	ldr	r3, [r3, #0]
 8019a56:	3314      	adds	r3, #20
 8019a58:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8019a5a:	61fa      	str	r2, [r7, #28]
 8019a5c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8019a5e:	69b9      	ldr	r1, [r7, #24]
 8019a60:	69fa      	ldr	r2, [r7, #28]
 8019a62:	e841 2300 	strex	r3, r2, [r1]
 8019a66:	617b      	str	r3, [r7, #20]
   return(result);
 8019a68:	697b      	ldr	r3, [r7, #20]
 8019a6a:	2b00      	cmp	r3, #0
 8019a6c:	d1e5      	bne.n	8019a3a <HAL_UART_Abort_IT+0x17e>

    /* Abort the UART DMA Rx stream : use non blocking DMA Abort API (callback) */
    if (huart->hdmarx != NULL)
 8019a6e:	687b      	ldr	r3, [r7, #4]
 8019a70:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8019a72:	2b00      	cmp	r3, #0
 8019a74:	d012      	beq.n	8019a9c <HAL_UART_Abort_IT+0x1e0>
    {
      /* UART Rx DMA Abort callback has already been initialised :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8019a76:	687b      	ldr	r3, [r7, #4]
 8019a78:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8019a7a:	4618      	mov	r0, r3
 8019a7c:	f7e9 fb8d 	bl	800319a <HAL_DMA_Abort_IT>
 8019a80:	4603      	mov	r3, r0
 8019a82:	2b00      	cmp	r3, #0
 8019a84:	d007      	beq.n	8019a96 <HAL_UART_Abort_IT+0x1da>
      {
        huart->hdmarx->XferAbortCallback = NULL;
 8019a86:	687b      	ldr	r3, [r7, #4]
 8019a88:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8019a8a:	2200      	movs	r2, #0
 8019a8c:	651a      	str	r2, [r3, #80]	@ 0x50
        AbortCplt = 0x01U;
 8019a8e:	2301      	movs	r3, #1
 8019a90:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8019a94:	e002      	b.n	8019a9c <HAL_UART_Abort_IT+0x1e0>
      }
      else
      {
        AbortCplt = 0x00U;
 8019a96:	2300      	movs	r3, #0
 8019a98:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
      }
    }
  }

  /* if no DMA abort complete callback execution is required => call user Abort Complete callback */
  if (AbortCplt == 0x01U)
 8019a9c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8019aa0:	2b01      	cmp	r3, #1
 8019aa2:	d116      	bne.n	8019ad2 <HAL_UART_Abort_IT+0x216>
  {
    /* Reset Tx and Rx transfer counters */
    huart->TxXferCount = 0x00U;
 8019aa4:	687b      	ldr	r3, [r7, #4]
 8019aa6:	2200      	movs	r2, #0
 8019aa8:	84da      	strh	r2, [r3, #38]	@ 0x26
    huart->RxXferCount = 0x00U;
 8019aaa:	687b      	ldr	r3, [r7, #4]
 8019aac:	2200      	movs	r2, #0
 8019aae:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Reset ErrorCode */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8019ab0:	687b      	ldr	r3, [r7, #4]
 8019ab2:	2200      	movs	r2, #0
 8019ab4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->gState and huart->RxState to Ready */
    huart->gState  = HAL_UART_STATE_READY;
 8019ab6:	687b      	ldr	r3, [r7, #4]
 8019ab8:	2220      	movs	r2, #32
 8019aba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    huart->RxState = HAL_UART_STATE_READY;
 8019abe:	687b      	ldr	r3, [r7, #4]
 8019ac0:	2220      	movs	r2, #32
 8019ac2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8019ac6:	687b      	ldr	r3, [r7, #4]
 8019ac8:	2200      	movs	r2, #0
 8019aca:	631a      	str	r2, [r3, #48]	@ 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort complete callback */
    huart->AbortCpltCallback(huart);
#else
    /* Call legacy weak Abort complete callback */
    HAL_UART_AbortCpltCallback(huart);
 8019acc:	6878      	ldr	r0, [r7, #4]
 8019ace:	f000 fc0b 	bl	801a2e8 <HAL_UART_AbortCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8019ad2:	2300      	movs	r3, #0
}
 8019ad4:	4618      	mov	r0, r3
 8019ad6:	3788      	adds	r7, #136	@ 0x88
 8019ad8:	46bd      	mov	sp, r7
 8019ada:	bd80      	pop	{r7, pc}
 8019adc:	0801ac31 	.word	0x0801ac31
 8019ae0:	0801ac91 	.word	0x0801ac91

08019ae4 <HAL_UART_AbortTransmit_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortTransmit_IT(UART_HandleTypeDef *huart)
{
 8019ae4:	b580      	push	{r7, lr}
 8019ae6:	b08e      	sub	sp, #56	@ 0x38
 8019ae8:	af00      	add	r7, sp, #0
 8019aea:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8019aec:	687b      	ldr	r3, [r7, #4]
 8019aee:	681b      	ldr	r3, [r3, #0]
 8019af0:	330c      	adds	r3, #12
 8019af2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8019af4:	6a3b      	ldr	r3, [r7, #32]
 8019af6:	e853 3f00 	ldrex	r3, [r3]
 8019afa:	61fb      	str	r3, [r7, #28]
   return(result);
 8019afc:	69fb      	ldr	r3, [r7, #28]
 8019afe:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8019b02:	637b      	str	r3, [r7, #52]	@ 0x34
 8019b04:	687b      	ldr	r3, [r7, #4]
 8019b06:	681b      	ldr	r3, [r3, #0]
 8019b08:	330c      	adds	r3, #12
 8019b0a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8019b0c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8019b0e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8019b10:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8019b12:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8019b14:	e841 2300 	strex	r3, r2, [r1]
 8019b18:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8019b1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019b1c:	2b00      	cmp	r3, #0
 8019b1e:	d1e5      	bne.n	8019aec <HAL_UART_AbortTransmit_IT+0x8>

  /* Disable the UART DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8019b20:	687b      	ldr	r3, [r7, #4]
 8019b22:	681b      	ldr	r3, [r3, #0]
 8019b24:	695b      	ldr	r3, [r3, #20]
 8019b26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8019b2a:	2b80      	cmp	r3, #128	@ 0x80
 8019b2c:	d13c      	bne.n	8019ba8 <HAL_UART_AbortTransmit_IT+0xc4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8019b2e:	687b      	ldr	r3, [r7, #4]
 8019b30:	681b      	ldr	r3, [r3, #0]
 8019b32:	3314      	adds	r3, #20
 8019b34:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8019b36:	68fb      	ldr	r3, [r7, #12]
 8019b38:	e853 3f00 	ldrex	r3, [r3]
 8019b3c:	60bb      	str	r3, [r7, #8]
   return(result);
 8019b3e:	68bb      	ldr	r3, [r7, #8]
 8019b40:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8019b44:	633b      	str	r3, [r7, #48]	@ 0x30
 8019b46:	687b      	ldr	r3, [r7, #4]
 8019b48:	681b      	ldr	r3, [r3, #0]
 8019b4a:	3314      	adds	r3, #20
 8019b4c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8019b4e:	61ba      	str	r2, [r7, #24]
 8019b50:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8019b52:	6979      	ldr	r1, [r7, #20]
 8019b54:	69ba      	ldr	r2, [r7, #24]
 8019b56:	e841 2300 	strex	r3, r2, [r1]
 8019b5a:	613b      	str	r3, [r7, #16]
   return(result);
 8019b5c:	693b      	ldr	r3, [r7, #16]
 8019b5e:	2b00      	cmp	r3, #0
 8019b60:	d1e5      	bne.n	8019b2e <HAL_UART_AbortTransmit_IT+0x4a>

    /* Abort the UART DMA Tx stream : use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 8019b62:	687b      	ldr	r3, [r7, #4]
 8019b64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8019b66:	2b00      	cmp	r3, #0
 8019b68:	d013      	beq.n	8019b92 <HAL_UART_AbortTransmit_IT+0xae>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = UART_DMATxOnlyAbortCallback;
 8019b6a:	687b      	ldr	r3, [r7, #4]
 8019b6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8019b6e:	4a16      	ldr	r2, [pc, #88]	@ (8019bc8 <HAL_UART_AbortTransmit_IT+0xe4>)
 8019b70:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(huart->hdmatx) != HAL_OK)
 8019b72:	687b      	ldr	r3, [r7, #4]
 8019b74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8019b76:	4618      	mov	r0, r3
 8019b78:	f7e9 fb0f 	bl	800319a <HAL_DMA_Abort_IT>
 8019b7c:	4603      	mov	r3, r0
 8019b7e:	2b00      	cmp	r3, #0
 8019b80:	d01c      	beq.n	8019bbc <HAL_UART_AbortTransmit_IT+0xd8>
      {
        /* Call Directly huart->hdmatx->XferAbortCallback function in case of error */
        huart->hdmatx->XferAbortCallback(huart->hdmatx);
 8019b82:	687b      	ldr	r3, [r7, #4]
 8019b84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8019b86:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8019b88:	687a      	ldr	r2, [r7, #4]
 8019b8a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8019b8c:	4610      	mov	r0, r2
 8019b8e:	4798      	blx	r3
 8019b90:	e014      	b.n	8019bbc <HAL_UART_AbortTransmit_IT+0xd8>
      }
    }
    else
    {
      /* Reset Tx transfer counter */
      huart->TxXferCount = 0x00U;
 8019b92:	687b      	ldr	r3, [r7, #4]
 8019b94:	2200      	movs	r2, #0
 8019b96:	84da      	strh	r2, [r3, #38]	@ 0x26

      /* Restore huart->gState to Ready */
      huart->gState = HAL_UART_STATE_READY;
 8019b98:	687b      	ldr	r3, [r7, #4]
 8019b9a:	2220      	movs	r2, #32
 8019b9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Transmit Complete Callback */
      huart->AbortTransmitCpltCallback(huart);
#else
      /* Call legacy weak Abort Transmit Complete Callback */
      HAL_UART_AbortTransmitCpltCallback(huart);
 8019ba0:	6878      	ldr	r0, [r7, #4]
 8019ba2:	f000 fbab 	bl	801a2fc <HAL_UART_AbortTransmitCpltCallback>
 8019ba6:	e009      	b.n	8019bbc <HAL_UART_AbortTransmit_IT+0xd8>
    }
  }
  else
  {
    /* Reset Tx transfer counter */
    huart->TxXferCount = 0x00U;
 8019ba8:	687b      	ldr	r3, [r7, #4]
 8019baa:	2200      	movs	r2, #0
 8019bac:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8019bae:	687b      	ldr	r3, [r7, #4]
 8019bb0:	2220      	movs	r2, #32
 8019bb2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Transmit Complete Callback */
    huart->AbortTransmitCpltCallback(huart);
#else
    /* Call legacy weak Abort Transmit Complete Callback */
    HAL_UART_AbortTransmitCpltCallback(huart);
 8019bb6:	6878      	ldr	r0, [r7, #4]
 8019bb8:	f000 fba0 	bl	801a2fc <HAL_UART_AbortTransmitCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8019bbc:	2300      	movs	r3, #0
}
 8019bbe:	4618      	mov	r0, r3
 8019bc0:	3738      	adds	r7, #56	@ 0x38
 8019bc2:	46bd      	mov	sp, r7
 8019bc4:	bd80      	pop	{r7, pc}
 8019bc6:	bf00      	nop
 8019bc8:	0801acf1 	.word	0x0801acf1

08019bcc <HAL_UART_AbortReceive_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive_IT(UART_HandleTypeDef *huart)
{
 8019bcc:	b580      	push	{r7, lr}
 8019bce:	b09a      	sub	sp, #104	@ 0x68
 8019bd0:	af00      	add	r7, sp, #0
 8019bd2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8019bd4:	687b      	ldr	r3, [r7, #4]
 8019bd6:	681b      	ldr	r3, [r3, #0]
 8019bd8:	330c      	adds	r3, #12
 8019bda:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8019bdc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8019bde:	e853 3f00 	ldrex	r3, [r3]
 8019be2:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8019be4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8019be6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8019bea:	667b      	str	r3, [r7, #100]	@ 0x64
 8019bec:	687b      	ldr	r3, [r7, #4]
 8019bee:	681b      	ldr	r3, [r3, #0]
 8019bf0:	330c      	adds	r3, #12
 8019bf2:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8019bf4:	657a      	str	r2, [r7, #84]	@ 0x54
 8019bf6:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8019bf8:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8019bfa:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8019bfc:	e841 2300 	strex	r3, r2, [r1]
 8019c00:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8019c02:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8019c04:	2b00      	cmp	r3, #0
 8019c06:	d1e5      	bne.n	8019bd4 <HAL_UART_AbortReceive_IT+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8019c08:	687b      	ldr	r3, [r7, #4]
 8019c0a:	681b      	ldr	r3, [r3, #0]
 8019c0c:	3314      	adds	r3, #20
 8019c0e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8019c10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8019c12:	e853 3f00 	ldrex	r3, [r3]
 8019c16:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8019c18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019c1a:	f023 0301 	bic.w	r3, r3, #1
 8019c1e:	663b      	str	r3, [r7, #96]	@ 0x60
 8019c20:	687b      	ldr	r3, [r7, #4]
 8019c22:	681b      	ldr	r3, [r3, #0]
 8019c24:	3314      	adds	r3, #20
 8019c26:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8019c28:	643a      	str	r2, [r7, #64]	@ 0x40
 8019c2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8019c2c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8019c2e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8019c30:	e841 2300 	strex	r3, r2, [r1]
 8019c34:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8019c36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019c38:	2b00      	cmp	r3, #0
 8019c3a:	d1e5      	bne.n	8019c08 <HAL_UART_AbortReceive_IT+0x3c>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8019c3c:	687b      	ldr	r3, [r7, #4]
 8019c3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8019c40:	2b01      	cmp	r3, #1
 8019c42:	d119      	bne.n	8019c78 <HAL_UART_AbortReceive_IT+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8019c44:	687b      	ldr	r3, [r7, #4]
 8019c46:	681b      	ldr	r3, [r3, #0]
 8019c48:	330c      	adds	r3, #12
 8019c4a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8019c4c:	6a3b      	ldr	r3, [r7, #32]
 8019c4e:	e853 3f00 	ldrex	r3, [r3]
 8019c52:	61fb      	str	r3, [r7, #28]
   return(result);
 8019c54:	69fb      	ldr	r3, [r7, #28]
 8019c56:	f023 0310 	bic.w	r3, r3, #16
 8019c5a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8019c5c:	687b      	ldr	r3, [r7, #4]
 8019c5e:	681b      	ldr	r3, [r3, #0]
 8019c60:	330c      	adds	r3, #12
 8019c62:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8019c64:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8019c66:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8019c68:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8019c6a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8019c6c:	e841 2300 	strex	r3, r2, [r1]
 8019c70:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8019c72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019c74:	2b00      	cmp	r3, #0
 8019c76:	d1e5      	bne.n	8019c44 <HAL_UART_AbortReceive_IT+0x78>
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8019c78:	687b      	ldr	r3, [r7, #4]
 8019c7a:	681b      	ldr	r3, [r3, #0]
 8019c7c:	695b      	ldr	r3, [r3, #20]
 8019c7e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8019c82:	2b40      	cmp	r3, #64	@ 0x40
 8019c84:	d13f      	bne.n	8019d06 <HAL_UART_AbortReceive_IT+0x13a>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8019c86:	687b      	ldr	r3, [r7, #4]
 8019c88:	681b      	ldr	r3, [r3, #0]
 8019c8a:	3314      	adds	r3, #20
 8019c8c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8019c8e:	68fb      	ldr	r3, [r7, #12]
 8019c90:	e853 3f00 	ldrex	r3, [r3]
 8019c94:	60bb      	str	r3, [r7, #8]
   return(result);
 8019c96:	68bb      	ldr	r3, [r7, #8]
 8019c98:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8019c9c:	65bb      	str	r3, [r7, #88]	@ 0x58
 8019c9e:	687b      	ldr	r3, [r7, #4]
 8019ca0:	681b      	ldr	r3, [r3, #0]
 8019ca2:	3314      	adds	r3, #20
 8019ca4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8019ca6:	61ba      	str	r2, [r7, #24]
 8019ca8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8019caa:	6979      	ldr	r1, [r7, #20]
 8019cac:	69ba      	ldr	r2, [r7, #24]
 8019cae:	e841 2300 	strex	r3, r2, [r1]
 8019cb2:	613b      	str	r3, [r7, #16]
   return(result);
 8019cb4:	693b      	ldr	r3, [r7, #16]
 8019cb6:	2b00      	cmp	r3, #0
 8019cb8:	d1e5      	bne.n	8019c86 <HAL_UART_AbortReceive_IT+0xba>

    /* Abort the UART DMA Rx stream : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 8019cba:	687b      	ldr	r3, [r7, #4]
 8019cbc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8019cbe:	2b00      	cmp	r3, #0
 8019cc0:	d013      	beq.n	8019cea <HAL_UART_AbortReceive_IT+0x11e>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 8019cc2:	687b      	ldr	r3, [r7, #4]
 8019cc4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8019cc6:	4a19      	ldr	r2, [pc, #100]	@ (8019d2c <HAL_UART_AbortReceive_IT+0x160>)
 8019cc8:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8019cca:	687b      	ldr	r3, [r7, #4]
 8019ccc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8019cce:	4618      	mov	r0, r3
 8019cd0:	f7e9 fa63 	bl	800319a <HAL_DMA_Abort_IT>
 8019cd4:	4603      	mov	r3, r0
 8019cd6:	2b00      	cmp	r3, #0
 8019cd8:	d022      	beq.n	8019d20 <HAL_UART_AbortReceive_IT+0x154>
      {
        /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8019cda:	687b      	ldr	r3, [r7, #4]
 8019cdc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8019cde:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8019ce0:	687a      	ldr	r2, [r7, #4]
 8019ce2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8019ce4:	4610      	mov	r0, r2
 8019ce6:	4798      	blx	r3
 8019ce8:	e01a      	b.n	8019d20 <HAL_UART_AbortReceive_IT+0x154>
      }
    }
    else
    {
      /* Reset Rx transfer counter */
      huart->RxXferCount = 0x00U;
 8019cea:	687b      	ldr	r3, [r7, #4]
 8019cec:	2200      	movs	r2, #0
 8019cee:	85da      	strh	r2, [r3, #46]	@ 0x2e

      /* Restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8019cf0:	687b      	ldr	r3, [r7, #4]
 8019cf2:	2220      	movs	r2, #32
 8019cf4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8019cf8:	687b      	ldr	r3, [r7, #4]
 8019cfa:	2200      	movs	r2, #0
 8019cfc:	631a      	str	r2, [r3, #48]	@ 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Receive Complete Callback */
      huart->AbortReceiveCpltCallback(huart);
#else
      /* Call legacy weak Abort Receive Complete Callback */
      HAL_UART_AbortReceiveCpltCallback(huart);
 8019cfe:	6878      	ldr	r0, [r7, #4]
 8019d00:	f000 fb06 	bl	801a310 <HAL_UART_AbortReceiveCpltCallback>
 8019d04:	e00c      	b.n	8019d20 <HAL_UART_AbortReceive_IT+0x154>
    }
  }
  else
  {
    /* Reset Rx transfer counter */
    huart->RxXferCount = 0x00U;
 8019d06:	687b      	ldr	r3, [r7, #4]
 8019d08:	2200      	movs	r2, #0
 8019d0a:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8019d0c:	687b      	ldr	r3, [r7, #4]
 8019d0e:	2220      	movs	r2, #32
 8019d10:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8019d14:	687b      	ldr	r3, [r7, #4]
 8019d16:	2200      	movs	r2, #0
 8019d18:	631a      	str	r2, [r3, #48]	@ 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Receive Complete Callback */
    huart->AbortReceiveCpltCallback(huart);
#else
    /* Call legacy weak Abort Receive Complete Callback */
    HAL_UART_AbortReceiveCpltCallback(huart);
 8019d1a:	6878      	ldr	r0, [r7, #4]
 8019d1c:	f000 faf8 	bl	801a310 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8019d20:	2300      	movs	r3, #0
}
 8019d22:	4618      	mov	r0, r3
 8019d24:	3768      	adds	r7, #104	@ 0x68
 8019d26:	46bd      	mov	sp, r7
 8019d28:	bd80      	pop	{r7, pc}
 8019d2a:	bf00      	nop
 8019d2c:	0801ad1b 	.word	0x0801ad1b

08019d30 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8019d30:	b580      	push	{r7, lr}
 8019d32:	b0ba      	sub	sp, #232	@ 0xe8
 8019d34:	af00      	add	r7, sp, #0
 8019d36:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8019d38:	687b      	ldr	r3, [r7, #4]
 8019d3a:	681b      	ldr	r3, [r3, #0]
 8019d3c:	681b      	ldr	r3, [r3, #0]
 8019d3e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8019d42:	687b      	ldr	r3, [r7, #4]
 8019d44:	681b      	ldr	r3, [r3, #0]
 8019d46:	68db      	ldr	r3, [r3, #12]
 8019d48:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8019d4c:	687b      	ldr	r3, [r7, #4]
 8019d4e:	681b      	ldr	r3, [r3, #0]
 8019d50:	695b      	ldr	r3, [r3, #20]
 8019d52:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8019d56:	2300      	movs	r3, #0
 8019d58:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8019d5c:	2300      	movs	r3, #0
 8019d5e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8019d62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8019d66:	f003 030f 	and.w	r3, r3, #15
 8019d6a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8019d6e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8019d72:	2b00      	cmp	r3, #0
 8019d74:	d10f      	bne.n	8019d96 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8019d76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8019d7a:	f003 0320 	and.w	r3, r3, #32
 8019d7e:	2b00      	cmp	r3, #0
 8019d80:	d009      	beq.n	8019d96 <HAL_UART_IRQHandler+0x66>
 8019d82:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8019d86:	f003 0320 	and.w	r3, r3, #32
 8019d8a:	2b00      	cmp	r3, #0
 8019d8c:	d003      	beq.n	8019d96 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8019d8e:	6878      	ldr	r0, [r7, #4]
 8019d90:	f001 f843 	bl	801ae1a <UART_Receive_IT>
      return;
 8019d94:	e273      	b.n	801a27e <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8019d96:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8019d9a:	2b00      	cmp	r3, #0
 8019d9c:	f000 80de 	beq.w	8019f5c <HAL_UART_IRQHandler+0x22c>
 8019da0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8019da4:	f003 0301 	and.w	r3, r3, #1
 8019da8:	2b00      	cmp	r3, #0
 8019daa:	d106      	bne.n	8019dba <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8019dac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8019db0:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8019db4:	2b00      	cmp	r3, #0
 8019db6:	f000 80d1 	beq.w	8019f5c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8019dba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8019dbe:	f003 0301 	and.w	r3, r3, #1
 8019dc2:	2b00      	cmp	r3, #0
 8019dc4:	d00b      	beq.n	8019dde <HAL_UART_IRQHandler+0xae>
 8019dc6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8019dca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8019dce:	2b00      	cmp	r3, #0
 8019dd0:	d005      	beq.n	8019dde <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8019dd2:	687b      	ldr	r3, [r7, #4]
 8019dd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8019dd6:	f043 0201 	orr.w	r2, r3, #1
 8019dda:	687b      	ldr	r3, [r7, #4]
 8019ddc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8019dde:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8019de2:	f003 0304 	and.w	r3, r3, #4
 8019de6:	2b00      	cmp	r3, #0
 8019de8:	d00b      	beq.n	8019e02 <HAL_UART_IRQHandler+0xd2>
 8019dea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8019dee:	f003 0301 	and.w	r3, r3, #1
 8019df2:	2b00      	cmp	r3, #0
 8019df4:	d005      	beq.n	8019e02 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8019df6:	687b      	ldr	r3, [r7, #4]
 8019df8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8019dfa:	f043 0202 	orr.w	r2, r3, #2
 8019dfe:	687b      	ldr	r3, [r7, #4]
 8019e00:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8019e02:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8019e06:	f003 0302 	and.w	r3, r3, #2
 8019e0a:	2b00      	cmp	r3, #0
 8019e0c:	d00b      	beq.n	8019e26 <HAL_UART_IRQHandler+0xf6>
 8019e0e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8019e12:	f003 0301 	and.w	r3, r3, #1
 8019e16:	2b00      	cmp	r3, #0
 8019e18:	d005      	beq.n	8019e26 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8019e1a:	687b      	ldr	r3, [r7, #4]
 8019e1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8019e1e:	f043 0204 	orr.w	r2, r3, #4
 8019e22:	687b      	ldr	r3, [r7, #4]
 8019e24:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8019e26:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8019e2a:	f003 0308 	and.w	r3, r3, #8
 8019e2e:	2b00      	cmp	r3, #0
 8019e30:	d011      	beq.n	8019e56 <HAL_UART_IRQHandler+0x126>
 8019e32:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8019e36:	f003 0320 	and.w	r3, r3, #32
 8019e3a:	2b00      	cmp	r3, #0
 8019e3c:	d105      	bne.n	8019e4a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8019e3e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8019e42:	f003 0301 	and.w	r3, r3, #1
 8019e46:	2b00      	cmp	r3, #0
 8019e48:	d005      	beq.n	8019e56 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8019e4a:	687b      	ldr	r3, [r7, #4]
 8019e4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8019e4e:	f043 0208 	orr.w	r2, r3, #8
 8019e52:	687b      	ldr	r3, [r7, #4]
 8019e54:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8019e56:	687b      	ldr	r3, [r7, #4]
 8019e58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8019e5a:	2b00      	cmp	r3, #0
 8019e5c:	f000 820a 	beq.w	801a274 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8019e60:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8019e64:	f003 0320 	and.w	r3, r3, #32
 8019e68:	2b00      	cmp	r3, #0
 8019e6a:	d008      	beq.n	8019e7e <HAL_UART_IRQHandler+0x14e>
 8019e6c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8019e70:	f003 0320 	and.w	r3, r3, #32
 8019e74:	2b00      	cmp	r3, #0
 8019e76:	d002      	beq.n	8019e7e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8019e78:	6878      	ldr	r0, [r7, #4]
 8019e7a:	f000 ffce 	bl	801ae1a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8019e7e:	687b      	ldr	r3, [r7, #4]
 8019e80:	681b      	ldr	r3, [r3, #0]
 8019e82:	695b      	ldr	r3, [r3, #20]
 8019e84:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8019e88:	2b40      	cmp	r3, #64	@ 0x40
 8019e8a:	bf0c      	ite	eq
 8019e8c:	2301      	moveq	r3, #1
 8019e8e:	2300      	movne	r3, #0
 8019e90:	b2db      	uxtb	r3, r3
 8019e92:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8019e96:	687b      	ldr	r3, [r7, #4]
 8019e98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8019e9a:	f003 0308 	and.w	r3, r3, #8
 8019e9e:	2b00      	cmp	r3, #0
 8019ea0:	d103      	bne.n	8019eaa <HAL_UART_IRQHandler+0x17a>
 8019ea2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8019ea6:	2b00      	cmp	r3, #0
 8019ea8:	d04f      	beq.n	8019f4a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8019eaa:	6878      	ldr	r0, [r7, #4]
 8019eac:	f000 fe4c 	bl	801ab48 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8019eb0:	687b      	ldr	r3, [r7, #4]
 8019eb2:	681b      	ldr	r3, [r3, #0]
 8019eb4:	695b      	ldr	r3, [r3, #20]
 8019eb6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8019eba:	2b40      	cmp	r3, #64	@ 0x40
 8019ebc:	d141      	bne.n	8019f42 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8019ebe:	687b      	ldr	r3, [r7, #4]
 8019ec0:	681b      	ldr	r3, [r3, #0]
 8019ec2:	3314      	adds	r3, #20
 8019ec4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8019ec8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8019ecc:	e853 3f00 	ldrex	r3, [r3]
 8019ed0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8019ed4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8019ed8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8019edc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8019ee0:	687b      	ldr	r3, [r7, #4]
 8019ee2:	681b      	ldr	r3, [r3, #0]
 8019ee4:	3314      	adds	r3, #20
 8019ee6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8019eea:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8019eee:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8019ef2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8019ef6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8019efa:	e841 2300 	strex	r3, r2, [r1]
 8019efe:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8019f02:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8019f06:	2b00      	cmp	r3, #0
 8019f08:	d1d9      	bne.n	8019ebe <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8019f0a:	687b      	ldr	r3, [r7, #4]
 8019f0c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8019f0e:	2b00      	cmp	r3, #0
 8019f10:	d013      	beq.n	8019f3a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8019f12:	687b      	ldr	r3, [r7, #4]
 8019f14:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8019f16:	4a8a      	ldr	r2, [pc, #552]	@ (801a140 <HAL_UART_IRQHandler+0x410>)
 8019f18:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8019f1a:	687b      	ldr	r3, [r7, #4]
 8019f1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8019f1e:	4618      	mov	r0, r3
 8019f20:	f7e9 f93b 	bl	800319a <HAL_DMA_Abort_IT>
 8019f24:	4603      	mov	r3, r0
 8019f26:	2b00      	cmp	r3, #0
 8019f28:	d016      	beq.n	8019f58 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8019f2a:	687b      	ldr	r3, [r7, #4]
 8019f2c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8019f2e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8019f30:	687a      	ldr	r2, [r7, #4]
 8019f32:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8019f34:	4610      	mov	r0, r2
 8019f36:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8019f38:	e00e      	b.n	8019f58 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8019f3a:	6878      	ldr	r0, [r7, #4]
 8019f3c:	f000 f9ca 	bl	801a2d4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8019f40:	e00a      	b.n	8019f58 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8019f42:	6878      	ldr	r0, [r7, #4]
 8019f44:	f000 f9c6 	bl	801a2d4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8019f48:	e006      	b.n	8019f58 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8019f4a:	6878      	ldr	r0, [r7, #4]
 8019f4c:	f000 f9c2 	bl	801a2d4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8019f50:	687b      	ldr	r3, [r7, #4]
 8019f52:	2200      	movs	r2, #0
 8019f54:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8019f56:	e18d      	b.n	801a274 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8019f58:	bf00      	nop
    return;
 8019f5a:	e18b      	b.n	801a274 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8019f5c:	687b      	ldr	r3, [r7, #4]
 8019f5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8019f60:	2b01      	cmp	r3, #1
 8019f62:	f040 8167 	bne.w	801a234 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8019f66:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8019f6a:	f003 0310 	and.w	r3, r3, #16
 8019f6e:	2b00      	cmp	r3, #0
 8019f70:	f000 8160 	beq.w	801a234 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8019f74:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8019f78:	f003 0310 	and.w	r3, r3, #16
 8019f7c:	2b00      	cmp	r3, #0
 8019f7e:	f000 8159 	beq.w	801a234 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8019f82:	2300      	movs	r3, #0
 8019f84:	60bb      	str	r3, [r7, #8]
 8019f86:	687b      	ldr	r3, [r7, #4]
 8019f88:	681b      	ldr	r3, [r3, #0]
 8019f8a:	681b      	ldr	r3, [r3, #0]
 8019f8c:	60bb      	str	r3, [r7, #8]
 8019f8e:	687b      	ldr	r3, [r7, #4]
 8019f90:	681b      	ldr	r3, [r3, #0]
 8019f92:	685b      	ldr	r3, [r3, #4]
 8019f94:	60bb      	str	r3, [r7, #8]
 8019f96:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8019f98:	687b      	ldr	r3, [r7, #4]
 8019f9a:	681b      	ldr	r3, [r3, #0]
 8019f9c:	695b      	ldr	r3, [r3, #20]
 8019f9e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8019fa2:	2b40      	cmp	r3, #64	@ 0x40
 8019fa4:	f040 80ce 	bne.w	801a144 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8019fa8:	687b      	ldr	r3, [r7, #4]
 8019faa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8019fac:	681b      	ldr	r3, [r3, #0]
 8019fae:	685b      	ldr	r3, [r3, #4]
 8019fb0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8019fb4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8019fb8:	2b00      	cmp	r3, #0
 8019fba:	f000 80a9 	beq.w	801a110 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8019fbe:	687b      	ldr	r3, [r7, #4]
 8019fc0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8019fc2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8019fc6:	429a      	cmp	r2, r3
 8019fc8:	f080 80a2 	bcs.w	801a110 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8019fcc:	687b      	ldr	r3, [r7, #4]
 8019fce:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8019fd2:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8019fd4:	687b      	ldr	r3, [r7, #4]
 8019fd6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8019fd8:	69db      	ldr	r3, [r3, #28]
 8019fda:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8019fde:	f000 8088 	beq.w	801a0f2 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8019fe2:	687b      	ldr	r3, [r7, #4]
 8019fe4:	681b      	ldr	r3, [r3, #0]
 8019fe6:	330c      	adds	r3, #12
 8019fe8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8019fec:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8019ff0:	e853 3f00 	ldrex	r3, [r3]
 8019ff4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8019ff8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8019ffc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 801a000:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 801a004:	687b      	ldr	r3, [r7, #4]
 801a006:	681b      	ldr	r3, [r3, #0]
 801a008:	330c      	adds	r3, #12
 801a00a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 801a00e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 801a012:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801a016:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 801a01a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 801a01e:	e841 2300 	strex	r3, r2, [r1]
 801a022:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 801a026:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 801a02a:	2b00      	cmp	r3, #0
 801a02c:	d1d9      	bne.n	8019fe2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801a02e:	687b      	ldr	r3, [r7, #4]
 801a030:	681b      	ldr	r3, [r3, #0]
 801a032:	3314      	adds	r3, #20
 801a034:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801a036:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 801a038:	e853 3f00 	ldrex	r3, [r3]
 801a03c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 801a03e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801a040:	f023 0301 	bic.w	r3, r3, #1
 801a044:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 801a048:	687b      	ldr	r3, [r7, #4]
 801a04a:	681b      	ldr	r3, [r3, #0]
 801a04c:	3314      	adds	r3, #20
 801a04e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 801a052:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 801a056:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801a058:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 801a05a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 801a05e:	e841 2300 	strex	r3, r2, [r1]
 801a062:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 801a064:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801a066:	2b00      	cmp	r3, #0
 801a068:	d1e1      	bne.n	801a02e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 801a06a:	687b      	ldr	r3, [r7, #4]
 801a06c:	681b      	ldr	r3, [r3, #0]
 801a06e:	3314      	adds	r3, #20
 801a070:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801a072:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801a074:	e853 3f00 	ldrex	r3, [r3]
 801a078:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 801a07a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801a07c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801a080:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 801a084:	687b      	ldr	r3, [r7, #4]
 801a086:	681b      	ldr	r3, [r3, #0]
 801a088:	3314      	adds	r3, #20
 801a08a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 801a08e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 801a090:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801a092:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 801a094:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 801a096:	e841 2300 	strex	r3, r2, [r1]
 801a09a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 801a09c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801a09e:	2b00      	cmp	r3, #0
 801a0a0:	d1e3      	bne.n	801a06a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 801a0a2:	687b      	ldr	r3, [r7, #4]
 801a0a4:	2220      	movs	r2, #32
 801a0a6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801a0aa:	687b      	ldr	r3, [r7, #4]
 801a0ac:	2200      	movs	r2, #0
 801a0ae:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801a0b0:	687b      	ldr	r3, [r7, #4]
 801a0b2:	681b      	ldr	r3, [r3, #0]
 801a0b4:	330c      	adds	r3, #12
 801a0b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801a0b8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801a0ba:	e853 3f00 	ldrex	r3, [r3]
 801a0be:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 801a0c0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801a0c2:	f023 0310 	bic.w	r3, r3, #16
 801a0c6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 801a0ca:	687b      	ldr	r3, [r7, #4]
 801a0cc:	681b      	ldr	r3, [r3, #0]
 801a0ce:	330c      	adds	r3, #12
 801a0d0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 801a0d4:	65ba      	str	r2, [r7, #88]	@ 0x58
 801a0d6:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801a0d8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 801a0da:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801a0dc:	e841 2300 	strex	r3, r2, [r1]
 801a0e0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 801a0e2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801a0e4:	2b00      	cmp	r3, #0
 801a0e6:	d1e3      	bne.n	801a0b0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 801a0e8:	687b      	ldr	r3, [r7, #4]
 801a0ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801a0ec:	4618      	mov	r0, r3
 801a0ee:	f7e8 ffe4 	bl	80030ba <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 801a0f2:	687b      	ldr	r3, [r7, #4]
 801a0f4:	2202      	movs	r2, #2
 801a0f6:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 801a0f8:	687b      	ldr	r3, [r7, #4]
 801a0fa:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 801a0fc:	687b      	ldr	r3, [r7, #4]
 801a0fe:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 801a100:	b29b      	uxth	r3, r3
 801a102:	1ad3      	subs	r3, r2, r3
 801a104:	b29b      	uxth	r3, r3
 801a106:	4619      	mov	r1, r3
 801a108:	6878      	ldr	r0, [r7, #4]
 801a10a:	f000 f90b 	bl	801a324 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 801a10e:	e0b3      	b.n	801a278 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 801a110:	687b      	ldr	r3, [r7, #4]
 801a112:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 801a114:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 801a118:	429a      	cmp	r2, r3
 801a11a:	f040 80ad 	bne.w	801a278 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 801a11e:	687b      	ldr	r3, [r7, #4]
 801a120:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801a122:	69db      	ldr	r3, [r3, #28]
 801a124:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801a128:	f040 80a6 	bne.w	801a278 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 801a12c:	687b      	ldr	r3, [r7, #4]
 801a12e:	2202      	movs	r2, #2
 801a130:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 801a132:	687b      	ldr	r3, [r7, #4]
 801a134:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 801a136:	4619      	mov	r1, r3
 801a138:	6878      	ldr	r0, [r7, #4]
 801a13a:	f000 f8f3 	bl	801a324 <HAL_UARTEx_RxEventCallback>
      return;
 801a13e:	e09b      	b.n	801a278 <HAL_UART_IRQHandler+0x548>
 801a140:	0801ac0f 	.word	0x0801ac0f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 801a144:	687b      	ldr	r3, [r7, #4]
 801a146:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 801a148:	687b      	ldr	r3, [r7, #4]
 801a14a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 801a14c:	b29b      	uxth	r3, r3
 801a14e:	1ad3      	subs	r3, r2, r3
 801a150:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 801a154:	687b      	ldr	r3, [r7, #4]
 801a156:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 801a158:	b29b      	uxth	r3, r3
 801a15a:	2b00      	cmp	r3, #0
 801a15c:	f000 808e 	beq.w	801a27c <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 801a160:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 801a164:	2b00      	cmp	r3, #0
 801a166:	f000 8089 	beq.w	801a27c <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 801a16a:	687b      	ldr	r3, [r7, #4]
 801a16c:	681b      	ldr	r3, [r3, #0]
 801a16e:	330c      	adds	r3, #12
 801a170:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801a172:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801a174:	e853 3f00 	ldrex	r3, [r3]
 801a178:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 801a17a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801a17c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 801a180:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 801a184:	687b      	ldr	r3, [r7, #4]
 801a186:	681b      	ldr	r3, [r3, #0]
 801a188:	330c      	adds	r3, #12
 801a18a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 801a18e:	647a      	str	r2, [r7, #68]	@ 0x44
 801a190:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801a192:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 801a194:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801a196:	e841 2300 	strex	r3, r2, [r1]
 801a19a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 801a19c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801a19e:	2b00      	cmp	r3, #0
 801a1a0:	d1e3      	bne.n	801a16a <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801a1a2:	687b      	ldr	r3, [r7, #4]
 801a1a4:	681b      	ldr	r3, [r3, #0]
 801a1a6:	3314      	adds	r3, #20
 801a1a8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801a1aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a1ac:	e853 3f00 	ldrex	r3, [r3]
 801a1b0:	623b      	str	r3, [r7, #32]
   return(result);
 801a1b2:	6a3b      	ldr	r3, [r7, #32]
 801a1b4:	f023 0301 	bic.w	r3, r3, #1
 801a1b8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 801a1bc:	687b      	ldr	r3, [r7, #4]
 801a1be:	681b      	ldr	r3, [r3, #0]
 801a1c0:	3314      	adds	r3, #20
 801a1c2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 801a1c6:	633a      	str	r2, [r7, #48]	@ 0x30
 801a1c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801a1ca:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801a1cc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801a1ce:	e841 2300 	strex	r3, r2, [r1]
 801a1d2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 801a1d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801a1d6:	2b00      	cmp	r3, #0
 801a1d8:	d1e3      	bne.n	801a1a2 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 801a1da:	687b      	ldr	r3, [r7, #4]
 801a1dc:	2220      	movs	r2, #32
 801a1de:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801a1e2:	687b      	ldr	r3, [r7, #4]
 801a1e4:	2200      	movs	r2, #0
 801a1e6:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801a1e8:	687b      	ldr	r3, [r7, #4]
 801a1ea:	681b      	ldr	r3, [r3, #0]
 801a1ec:	330c      	adds	r3, #12
 801a1ee:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801a1f0:	693b      	ldr	r3, [r7, #16]
 801a1f2:	e853 3f00 	ldrex	r3, [r3]
 801a1f6:	60fb      	str	r3, [r7, #12]
   return(result);
 801a1f8:	68fb      	ldr	r3, [r7, #12]
 801a1fa:	f023 0310 	bic.w	r3, r3, #16
 801a1fe:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 801a202:	687b      	ldr	r3, [r7, #4]
 801a204:	681b      	ldr	r3, [r3, #0]
 801a206:	330c      	adds	r3, #12
 801a208:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 801a20c:	61fa      	str	r2, [r7, #28]
 801a20e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801a210:	69b9      	ldr	r1, [r7, #24]
 801a212:	69fa      	ldr	r2, [r7, #28]
 801a214:	e841 2300 	strex	r3, r2, [r1]
 801a218:	617b      	str	r3, [r7, #20]
   return(result);
 801a21a:	697b      	ldr	r3, [r7, #20]
 801a21c:	2b00      	cmp	r3, #0
 801a21e:	d1e3      	bne.n	801a1e8 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 801a220:	687b      	ldr	r3, [r7, #4]
 801a222:	2202      	movs	r2, #2
 801a224:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 801a226:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 801a22a:	4619      	mov	r1, r3
 801a22c:	6878      	ldr	r0, [r7, #4]
 801a22e:	f000 f879 	bl	801a324 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 801a232:	e023      	b.n	801a27c <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 801a234:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801a238:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801a23c:	2b00      	cmp	r3, #0
 801a23e:	d009      	beq.n	801a254 <HAL_UART_IRQHandler+0x524>
 801a240:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801a244:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801a248:	2b00      	cmp	r3, #0
 801a24a:	d003      	beq.n	801a254 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 801a24c:	6878      	ldr	r0, [r7, #4]
 801a24e:	f000 fd7c 	bl	801ad4a <UART_Transmit_IT>
    return;
 801a252:	e014      	b.n	801a27e <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 801a254:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801a258:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801a25c:	2b00      	cmp	r3, #0
 801a25e:	d00e      	beq.n	801a27e <HAL_UART_IRQHandler+0x54e>
 801a260:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801a264:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801a268:	2b00      	cmp	r3, #0
 801a26a:	d008      	beq.n	801a27e <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 801a26c:	6878      	ldr	r0, [r7, #4]
 801a26e:	f000 fdbc 	bl	801adea <UART_EndTransmit_IT>
    return;
 801a272:	e004      	b.n	801a27e <HAL_UART_IRQHandler+0x54e>
    return;
 801a274:	bf00      	nop
 801a276:	e002      	b.n	801a27e <HAL_UART_IRQHandler+0x54e>
      return;
 801a278:	bf00      	nop
 801a27a:	e000      	b.n	801a27e <HAL_UART_IRQHandler+0x54e>
      return;
 801a27c:	bf00      	nop
  }
}
 801a27e:	37e8      	adds	r7, #232	@ 0xe8
 801a280:	46bd      	mov	sp, r7
 801a282:	bd80      	pop	{r7, pc}
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 801a284:	b480      	push	{r7}
 801a286:	b083      	sub	sp, #12
 801a288:	af00      	add	r7, sp, #0
 801a28a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 801a28c:	bf00      	nop
 801a28e:	370c      	adds	r7, #12
 801a290:	46bd      	mov	sp, r7
 801a292:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a296:	4770      	bx	lr

0801a298 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 801a298:	b480      	push	{r7}
 801a29a:	b083      	sub	sp, #12
 801a29c:	af00      	add	r7, sp, #0
 801a29e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 801a2a0:	bf00      	nop
 801a2a2:	370c      	adds	r7, #12
 801a2a4:	46bd      	mov	sp, r7
 801a2a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a2aa:	4770      	bx	lr

0801a2ac <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 801a2ac:	b480      	push	{r7}
 801a2ae:	b083      	sub	sp, #12
 801a2b0:	af00      	add	r7, sp, #0
 801a2b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 801a2b4:	bf00      	nop
 801a2b6:	370c      	adds	r7, #12
 801a2b8:	46bd      	mov	sp, r7
 801a2ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a2be:	4770      	bx	lr

0801a2c0 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 801a2c0:	b480      	push	{r7}
 801a2c2:	b083      	sub	sp, #12
 801a2c4:	af00      	add	r7, sp, #0
 801a2c6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 801a2c8:	bf00      	nop
 801a2ca:	370c      	adds	r7, #12
 801a2cc:	46bd      	mov	sp, r7
 801a2ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a2d2:	4770      	bx	lr

0801a2d4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 801a2d4:	b480      	push	{r7}
 801a2d6:	b083      	sub	sp, #12
 801a2d8:	af00      	add	r7, sp, #0
 801a2da:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 801a2dc:	bf00      	nop
 801a2de:	370c      	adds	r7, #12
 801a2e0:	46bd      	mov	sp, r7
 801a2e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a2e6:	4770      	bx	lr

0801a2e8 <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 801a2e8:	b480      	push	{r7}
 801a2ea:	b083      	sub	sp, #12
 801a2ec:	af00      	add	r7, sp, #0
 801a2ee:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 801a2f0:	bf00      	nop
 801a2f2:	370c      	adds	r7, #12
 801a2f4:	46bd      	mov	sp, r7
 801a2f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a2fa:	4770      	bx	lr

0801a2fc <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 801a2fc:	b480      	push	{r7}
 801a2fe:	b083      	sub	sp, #12
 801a300:	af00      	add	r7, sp, #0
 801a302:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 801a304:	bf00      	nop
 801a306:	370c      	adds	r7, #12
 801a308:	46bd      	mov	sp, r7
 801a30a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a30e:	4770      	bx	lr

0801a310 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 801a310:	b480      	push	{r7}
 801a312:	b083      	sub	sp, #12
 801a314:	af00      	add	r7, sp, #0
 801a316:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 801a318:	bf00      	nop
 801a31a:	370c      	adds	r7, #12
 801a31c:	46bd      	mov	sp, r7
 801a31e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a322:	4770      	bx	lr

0801a324 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 801a324:	b480      	push	{r7}
 801a326:	b083      	sub	sp, #12
 801a328:	af00      	add	r7, sp, #0
 801a32a:	6078      	str	r0, [r7, #4]
 801a32c:	460b      	mov	r3, r1
 801a32e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 801a330:	bf00      	nop
 801a332:	370c      	adds	r7, #12
 801a334:	46bd      	mov	sp, r7
 801a336:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a33a:	4770      	bx	lr

0801a33c <HAL_LIN_SendBreak>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LIN_SendBreak(UART_HandleTypeDef *huart)
{
 801a33c:	b480      	push	{r7}
 801a33e:	b089      	sub	sp, #36	@ 0x24
 801a340:	af00      	add	r7, sp, #0
 801a342:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 801a344:	687b      	ldr	r3, [r7, #4]
 801a346:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 801a34a:	2b01      	cmp	r3, #1
 801a34c:	d101      	bne.n	801a352 <HAL_LIN_SendBreak+0x16>
 801a34e:	2302      	movs	r3, #2
 801a350:	e02a      	b.n	801a3a8 <HAL_LIN_SendBreak+0x6c>
 801a352:	687b      	ldr	r3, [r7, #4]
 801a354:	2201      	movs	r2, #1
 801a356:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  huart->gState = HAL_UART_STATE_BUSY;
 801a35a:	687b      	ldr	r3, [r7, #4]
 801a35c:	2224      	movs	r2, #36	@ 0x24
 801a35e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Send break characters */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_SBK);
 801a362:	687b      	ldr	r3, [r7, #4]
 801a364:	681b      	ldr	r3, [r3, #0]
 801a366:	330c      	adds	r3, #12
 801a368:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801a36a:	68fb      	ldr	r3, [r7, #12]
 801a36c:	e853 3f00 	ldrex	r3, [r3]
 801a370:	60bb      	str	r3, [r7, #8]
   return(result);
 801a372:	68bb      	ldr	r3, [r7, #8]
 801a374:	f043 0301 	orr.w	r3, r3, #1
 801a378:	61fb      	str	r3, [r7, #28]
 801a37a:	687b      	ldr	r3, [r7, #4]
 801a37c:	681b      	ldr	r3, [r3, #0]
 801a37e:	330c      	adds	r3, #12
 801a380:	69fa      	ldr	r2, [r7, #28]
 801a382:	61ba      	str	r2, [r7, #24]
 801a384:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801a386:	6979      	ldr	r1, [r7, #20]
 801a388:	69ba      	ldr	r2, [r7, #24]
 801a38a:	e841 2300 	strex	r3, r2, [r1]
 801a38e:	613b      	str	r3, [r7, #16]
   return(result);
 801a390:	693b      	ldr	r3, [r7, #16]
 801a392:	2b00      	cmp	r3, #0
 801a394:	d1e5      	bne.n	801a362 <HAL_LIN_SendBreak+0x26>

  huart->gState = HAL_UART_STATE_READY;
 801a396:	687b      	ldr	r3, [r7, #4]
 801a398:	2220      	movs	r2, #32
 801a39a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 801a39e:	687b      	ldr	r3, [r7, #4]
 801a3a0:	2200      	movs	r2, #0
 801a3a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 801a3a6:	2300      	movs	r3, #0
}
 801a3a8:	4618      	mov	r0, r3
 801a3aa:	3724      	adds	r7, #36	@ 0x24
 801a3ac:	46bd      	mov	sp, r7
 801a3ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a3b2:	4770      	bx	lr

0801a3b4 <HAL_MultiProcessor_EnterMuteMode>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MultiProcessor_EnterMuteMode(UART_HandleTypeDef *huart)
{
 801a3b4:	b480      	push	{r7}
 801a3b6:	b089      	sub	sp, #36	@ 0x24
 801a3b8:	af00      	add	r7, sp, #0
 801a3ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 801a3bc:	687b      	ldr	r3, [r7, #4]
 801a3be:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 801a3c2:	2b01      	cmp	r3, #1
 801a3c4:	d101      	bne.n	801a3ca <HAL_MultiProcessor_EnterMuteMode+0x16>
 801a3c6:	2302      	movs	r3, #2
 801a3c8:	e02d      	b.n	801a426 <HAL_MultiProcessor_EnterMuteMode+0x72>
 801a3ca:	687b      	ldr	r3, [r7, #4]
 801a3cc:	2201      	movs	r2, #1
 801a3ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  huart->gState = HAL_UART_STATE_BUSY;
 801a3d2:	687b      	ldr	r3, [r7, #4]
 801a3d4:	2224      	movs	r2, #36	@ 0x24
 801a3d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the USART mute mode  by setting the RWU bit in the CR1 register */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RWU);
 801a3da:	687b      	ldr	r3, [r7, #4]
 801a3dc:	681b      	ldr	r3, [r3, #0]
 801a3de:	330c      	adds	r3, #12
 801a3e0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801a3e2:	68fb      	ldr	r3, [r7, #12]
 801a3e4:	e853 3f00 	ldrex	r3, [r3]
 801a3e8:	60bb      	str	r3, [r7, #8]
   return(result);
 801a3ea:	68bb      	ldr	r3, [r7, #8]
 801a3ec:	f043 0302 	orr.w	r3, r3, #2
 801a3f0:	61fb      	str	r3, [r7, #28]
 801a3f2:	687b      	ldr	r3, [r7, #4]
 801a3f4:	681b      	ldr	r3, [r3, #0]
 801a3f6:	330c      	adds	r3, #12
 801a3f8:	69fa      	ldr	r2, [r7, #28]
 801a3fa:	61ba      	str	r2, [r7, #24]
 801a3fc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801a3fe:	6979      	ldr	r1, [r7, #20]
 801a400:	69ba      	ldr	r2, [r7, #24]
 801a402:	e841 2300 	strex	r3, r2, [r1]
 801a406:	613b      	str	r3, [r7, #16]
   return(result);
 801a408:	693b      	ldr	r3, [r7, #16]
 801a40a:	2b00      	cmp	r3, #0
 801a40c:	d1e5      	bne.n	801a3da <HAL_MultiProcessor_EnterMuteMode+0x26>

  huart->gState = HAL_UART_STATE_READY;
 801a40e:	687b      	ldr	r3, [r7, #4]
 801a410:	2220      	movs	r2, #32
 801a412:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 801a416:	687b      	ldr	r3, [r7, #4]
 801a418:	2200      	movs	r2, #0
 801a41a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 801a41c:	687b      	ldr	r3, [r7, #4]
 801a41e:	2200      	movs	r2, #0
 801a420:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 801a424:	2300      	movs	r3, #0
}
 801a426:	4618      	mov	r0, r3
 801a428:	3724      	adds	r7, #36	@ 0x24
 801a42a:	46bd      	mov	sp, r7
 801a42c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a430:	4770      	bx	lr

0801a432 <HAL_MultiProcessor_ExitMuteMode>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MultiProcessor_ExitMuteMode(UART_HandleTypeDef *huart)
{
 801a432:	b480      	push	{r7}
 801a434:	b089      	sub	sp, #36	@ 0x24
 801a436:	af00      	add	r7, sp, #0
 801a438:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 801a43a:	687b      	ldr	r3, [r7, #4]
 801a43c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 801a440:	2b01      	cmp	r3, #1
 801a442:	d101      	bne.n	801a448 <HAL_MultiProcessor_ExitMuteMode+0x16>
 801a444:	2302      	movs	r3, #2
 801a446:	e02d      	b.n	801a4a4 <HAL_MultiProcessor_ExitMuteMode+0x72>
 801a448:	687b      	ldr	r3, [r7, #4]
 801a44a:	2201      	movs	r2, #1
 801a44c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  huart->gState = HAL_UART_STATE_BUSY;
 801a450:	687b      	ldr	r3, [r7, #4]
 801a452:	2224      	movs	r2, #36	@ 0x24
 801a454:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the USART mute mode by clearing the RWU bit in the CR1 register */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RWU);
 801a458:	687b      	ldr	r3, [r7, #4]
 801a45a:	681b      	ldr	r3, [r3, #0]
 801a45c:	330c      	adds	r3, #12
 801a45e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801a460:	68fb      	ldr	r3, [r7, #12]
 801a462:	e853 3f00 	ldrex	r3, [r3]
 801a466:	60bb      	str	r3, [r7, #8]
   return(result);
 801a468:	68bb      	ldr	r3, [r7, #8]
 801a46a:	f023 0302 	bic.w	r3, r3, #2
 801a46e:	61fb      	str	r3, [r7, #28]
 801a470:	687b      	ldr	r3, [r7, #4]
 801a472:	681b      	ldr	r3, [r3, #0]
 801a474:	330c      	adds	r3, #12
 801a476:	69fa      	ldr	r2, [r7, #28]
 801a478:	61ba      	str	r2, [r7, #24]
 801a47a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801a47c:	6979      	ldr	r1, [r7, #20]
 801a47e:	69ba      	ldr	r2, [r7, #24]
 801a480:	e841 2300 	strex	r3, r2, [r1]
 801a484:	613b      	str	r3, [r7, #16]
   return(result);
 801a486:	693b      	ldr	r3, [r7, #16]
 801a488:	2b00      	cmp	r3, #0
 801a48a:	d1e5      	bne.n	801a458 <HAL_MultiProcessor_ExitMuteMode+0x26>

  huart->gState = HAL_UART_STATE_READY;
 801a48c:	687b      	ldr	r3, [r7, #4]
 801a48e:	2220      	movs	r2, #32
 801a490:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 801a494:	687b      	ldr	r3, [r7, #4]
 801a496:	2200      	movs	r2, #0
 801a498:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 801a49a:	687b      	ldr	r3, [r7, #4]
 801a49c:	2200      	movs	r2, #0
 801a49e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 801a4a2:	2300      	movs	r3, #0
}
 801a4a4:	4618      	mov	r0, r3
 801a4a6:	3724      	adds	r7, #36	@ 0x24
 801a4a8:	46bd      	mov	sp, r7
 801a4aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a4ae:	4770      	bx	lr

0801a4b0 <HAL_HalfDuplex_EnableTransmitter>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_EnableTransmitter(UART_HandleTypeDef *huart)
{
 801a4b0:	b480      	push	{r7}
 801a4b2:	b085      	sub	sp, #20
 801a4b4:	af00      	add	r7, sp, #0
 801a4b6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 801a4b8:	2300      	movs	r3, #0
 801a4ba:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(huart);
 801a4bc:	687b      	ldr	r3, [r7, #4]
 801a4be:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 801a4c2:	2b01      	cmp	r3, #1
 801a4c4:	d101      	bne.n	801a4ca <HAL_HalfDuplex_EnableTransmitter+0x1a>
 801a4c6:	2302      	movs	r3, #2
 801a4c8:	e020      	b.n	801a50c <HAL_HalfDuplex_EnableTransmitter+0x5c>
 801a4ca:	687b      	ldr	r3, [r7, #4]
 801a4cc:	2201      	movs	r2, #1
 801a4ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  huart->gState = HAL_UART_STATE_BUSY;
 801a4d2:	687b      	ldr	r3, [r7, #4]
 801a4d4:	2224      	movs	r2, #36	@ 0x24
 801a4d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 801a4da:	687b      	ldr	r3, [r7, #4]
 801a4dc:	681b      	ldr	r3, [r3, #0]
 801a4de:	68db      	ldr	r3, [r3, #12]
 801a4e0:	60fb      	str	r3, [r7, #12]

  /* Clear TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_TE | USART_CR1_RE));
 801a4e2:	68fb      	ldr	r3, [r7, #12]
 801a4e4:	f023 030c 	bic.w	r3, r3, #12
 801a4e8:	60fb      	str	r3, [r7, #12]

  /* Enable the USART's transmit interface by setting the TE bit in the USART CR1 register */
  tmpreg |= (uint32_t)USART_CR1_TE;
 801a4ea:	68fb      	ldr	r3, [r7, #12]
 801a4ec:	f043 0308 	orr.w	r3, r3, #8
 801a4f0:	60fb      	str	r3, [r7, #12]

  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 801a4f2:	687b      	ldr	r3, [r7, #4]
 801a4f4:	681b      	ldr	r3, [r3, #0]
 801a4f6:	68fa      	ldr	r2, [r7, #12]
 801a4f8:	60da      	str	r2, [r3, #12]

  huart->gState = HAL_UART_STATE_READY;
 801a4fa:	687b      	ldr	r3, [r7, #4]
 801a4fc:	2220      	movs	r2, #32
 801a4fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 801a502:	687b      	ldr	r3, [r7, #4]
 801a504:	2200      	movs	r2, #0
 801a506:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 801a50a:	2300      	movs	r3, #0
}
 801a50c:	4618      	mov	r0, r3
 801a50e:	3714      	adds	r7, #20
 801a510:	46bd      	mov	sp, r7
 801a512:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a516:	4770      	bx	lr

0801a518 <HAL_HalfDuplex_EnableReceiver>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_EnableReceiver(UART_HandleTypeDef *huart)
{
 801a518:	b480      	push	{r7}
 801a51a:	b085      	sub	sp, #20
 801a51c:	af00      	add	r7, sp, #0
 801a51e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 801a520:	2300      	movs	r3, #0
 801a522:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(huart);
 801a524:	687b      	ldr	r3, [r7, #4]
 801a526:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 801a52a:	2b01      	cmp	r3, #1
 801a52c:	d101      	bne.n	801a532 <HAL_HalfDuplex_EnableReceiver+0x1a>
 801a52e:	2302      	movs	r3, #2
 801a530:	e020      	b.n	801a574 <HAL_HalfDuplex_EnableReceiver+0x5c>
 801a532:	687b      	ldr	r3, [r7, #4]
 801a534:	2201      	movs	r2, #1
 801a536:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  huart->gState = HAL_UART_STATE_BUSY;
 801a53a:	687b      	ldr	r3, [r7, #4]
 801a53c:	2224      	movs	r2, #36	@ 0x24
 801a53e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 801a542:	687b      	ldr	r3, [r7, #4]
 801a544:	681b      	ldr	r3, [r3, #0]
 801a546:	68db      	ldr	r3, [r3, #12]
 801a548:	60fb      	str	r3, [r7, #12]

  /* Clear TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_TE | USART_CR1_RE));
 801a54a:	68fb      	ldr	r3, [r7, #12]
 801a54c:	f023 030c 	bic.w	r3, r3, #12
 801a550:	60fb      	str	r3, [r7, #12]

  /* Enable the USART's receive interface by setting the RE bit in the USART CR1 register */
  tmpreg |= (uint32_t)USART_CR1_RE;
 801a552:	68fb      	ldr	r3, [r7, #12]
 801a554:	f043 0304 	orr.w	r3, r3, #4
 801a558:	60fb      	str	r3, [r7, #12]

  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 801a55a:	687b      	ldr	r3, [r7, #4]
 801a55c:	681b      	ldr	r3, [r3, #0]
 801a55e:	68fa      	ldr	r2, [r7, #12]
 801a560:	60da      	str	r2, [r3, #12]

  huart->gState = HAL_UART_STATE_READY;
 801a562:	687b      	ldr	r3, [r7, #4]
 801a564:	2220      	movs	r2, #32
 801a566:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 801a56a:	687b      	ldr	r3, [r7, #4]
 801a56c:	2200      	movs	r2, #0
 801a56e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 801a572:	2300      	movs	r3, #0
}
 801a574:	4618      	mov	r0, r3
 801a576:	3714      	adds	r7, #20
 801a578:	46bd      	mov	sp, r7
 801a57a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a57e:	4770      	bx	lr

0801a580 <HAL_UART_GetState>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL state
  */
HAL_UART_StateTypeDef HAL_UART_GetState(const UART_HandleTypeDef *huart)
{
 801a580:	b480      	push	{r7}
 801a582:	b085      	sub	sp, #20
 801a584:	af00      	add	r7, sp, #0
 801a586:	6078      	str	r0, [r7, #4]
  uint32_t temp1 = 0x00U, temp2 = 0x00U;
 801a588:	2300      	movs	r3, #0
 801a58a:	60fb      	str	r3, [r7, #12]
 801a58c:	2300      	movs	r3, #0
 801a58e:	60bb      	str	r3, [r7, #8]
  temp1 = huart->gState;
 801a590:	687b      	ldr	r3, [r7, #4]
 801a592:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 801a596:	b2db      	uxtb	r3, r3
 801a598:	60fb      	str	r3, [r7, #12]
  temp2 = huart->RxState;
 801a59a:	687b      	ldr	r3, [r7, #4]
 801a59c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 801a5a0:	b2db      	uxtb	r3, r3
 801a5a2:	60bb      	str	r3, [r7, #8]

  return (HAL_UART_StateTypeDef)(temp1 | temp2);
 801a5a4:	68fb      	ldr	r3, [r7, #12]
 801a5a6:	b2da      	uxtb	r2, r3
 801a5a8:	68bb      	ldr	r3, [r7, #8]
 801a5aa:	b2db      	uxtb	r3, r3
 801a5ac:	4313      	orrs	r3, r2
 801a5ae:	b2db      	uxtb	r3, r3
}
 801a5b0:	4618      	mov	r0, r3
 801a5b2:	3714      	adds	r7, #20
 801a5b4:	46bd      	mov	sp, r7
 801a5b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a5ba:	4770      	bx	lr

0801a5bc <HAL_UART_GetError>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART.
  * @retval UART Error Code
  */
uint32_t HAL_UART_GetError(const UART_HandleTypeDef *huart)
{
 801a5bc:	b480      	push	{r7}
 801a5be:	b083      	sub	sp, #12
 801a5c0:	af00      	add	r7, sp, #0
 801a5c2:	6078      	str	r0, [r7, #4]
  return huart->ErrorCode;
 801a5c4:	687b      	ldr	r3, [r7, #4]
 801a5c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
}
 801a5c8:	4618      	mov	r0, r3
 801a5ca:	370c      	adds	r7, #12
 801a5cc:	46bd      	mov	sp, r7
 801a5ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a5d2:	4770      	bx	lr

0801a5d4 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 801a5d4:	b580      	push	{r7, lr}
 801a5d6:	b090      	sub	sp, #64	@ 0x40
 801a5d8:	af00      	add	r7, sp, #0
 801a5da:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 801a5dc:	687b      	ldr	r3, [r7, #4]
 801a5de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801a5e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 801a5e2:	687b      	ldr	r3, [r7, #4]
 801a5e4:	681b      	ldr	r3, [r3, #0]
 801a5e6:	681b      	ldr	r3, [r3, #0]
 801a5e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801a5ec:	2b00      	cmp	r3, #0
 801a5ee:	d137      	bne.n	801a660 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 801a5f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801a5f2:	2200      	movs	r2, #0
 801a5f4:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 801a5f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801a5f8:	681b      	ldr	r3, [r3, #0]
 801a5fa:	3314      	adds	r3, #20
 801a5fc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801a5fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a600:	e853 3f00 	ldrex	r3, [r3]
 801a604:	623b      	str	r3, [r7, #32]
   return(result);
 801a606:	6a3b      	ldr	r3, [r7, #32]
 801a608:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801a60c:	63bb      	str	r3, [r7, #56]	@ 0x38
 801a60e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801a610:	681b      	ldr	r3, [r3, #0]
 801a612:	3314      	adds	r3, #20
 801a614:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801a616:	633a      	str	r2, [r7, #48]	@ 0x30
 801a618:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801a61a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801a61c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801a61e:	e841 2300 	strex	r3, r2, [r1]
 801a622:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 801a624:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801a626:	2b00      	cmp	r3, #0
 801a628:	d1e5      	bne.n	801a5f6 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 801a62a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801a62c:	681b      	ldr	r3, [r3, #0]
 801a62e:	330c      	adds	r3, #12
 801a630:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801a632:	693b      	ldr	r3, [r7, #16]
 801a634:	e853 3f00 	ldrex	r3, [r3]
 801a638:	60fb      	str	r3, [r7, #12]
   return(result);
 801a63a:	68fb      	ldr	r3, [r7, #12]
 801a63c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801a640:	637b      	str	r3, [r7, #52]	@ 0x34
 801a642:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801a644:	681b      	ldr	r3, [r3, #0]
 801a646:	330c      	adds	r3, #12
 801a648:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801a64a:	61fa      	str	r2, [r7, #28]
 801a64c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801a64e:	69b9      	ldr	r1, [r7, #24]
 801a650:	69fa      	ldr	r2, [r7, #28]
 801a652:	e841 2300 	strex	r3, r2, [r1]
 801a656:	617b      	str	r3, [r7, #20]
   return(result);
 801a658:	697b      	ldr	r3, [r7, #20]
 801a65a:	2b00      	cmp	r3, #0
 801a65c:	d1e5      	bne.n	801a62a <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 801a65e:	e002      	b.n	801a666 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 801a660:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 801a662:	f004 fc51 	bl	801ef08 <HAL_UART_TxCpltCallback>
}
 801a666:	bf00      	nop
 801a668:	3740      	adds	r7, #64	@ 0x40
 801a66a:	46bd      	mov	sp, r7
 801a66c:	bd80      	pop	{r7, pc}

0801a66e <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 801a66e:	b580      	push	{r7, lr}
 801a670:	b084      	sub	sp, #16
 801a672:	af00      	add	r7, sp, #0
 801a674:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 801a676:	687b      	ldr	r3, [r7, #4]
 801a678:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801a67a:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 801a67c:	68f8      	ldr	r0, [r7, #12]
 801a67e:	f7ff fe0b 	bl	801a298 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801a682:	bf00      	nop
 801a684:	3710      	adds	r7, #16
 801a686:	46bd      	mov	sp, r7
 801a688:	bd80      	pop	{r7, pc}

0801a68a <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 801a68a:	b580      	push	{r7, lr}
 801a68c:	b09c      	sub	sp, #112	@ 0x70
 801a68e:	af00      	add	r7, sp, #0
 801a690:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 801a692:	687b      	ldr	r3, [r7, #4]
 801a694:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801a696:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 801a698:	687b      	ldr	r3, [r7, #4]
 801a69a:	681b      	ldr	r3, [r3, #0]
 801a69c:	681b      	ldr	r3, [r3, #0]
 801a69e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801a6a2:	2b00      	cmp	r3, #0
 801a6a4:	d172      	bne.n	801a78c <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 801a6a6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801a6a8:	2200      	movs	r2, #0
 801a6aa:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 801a6ac:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801a6ae:	681b      	ldr	r3, [r3, #0]
 801a6b0:	330c      	adds	r3, #12
 801a6b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801a6b4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801a6b6:	e853 3f00 	ldrex	r3, [r3]
 801a6ba:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 801a6bc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801a6be:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 801a6c2:	66bb      	str	r3, [r7, #104]	@ 0x68
 801a6c4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801a6c6:	681b      	ldr	r3, [r3, #0]
 801a6c8:	330c      	adds	r3, #12
 801a6ca:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 801a6cc:	65ba      	str	r2, [r7, #88]	@ 0x58
 801a6ce:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801a6d0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 801a6d2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801a6d4:	e841 2300 	strex	r3, r2, [r1]
 801a6d8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 801a6da:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801a6dc:	2b00      	cmp	r3, #0
 801a6de:	d1e5      	bne.n	801a6ac <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801a6e0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801a6e2:	681b      	ldr	r3, [r3, #0]
 801a6e4:	3314      	adds	r3, #20
 801a6e6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801a6e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801a6ea:	e853 3f00 	ldrex	r3, [r3]
 801a6ee:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 801a6f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801a6f2:	f023 0301 	bic.w	r3, r3, #1
 801a6f6:	667b      	str	r3, [r7, #100]	@ 0x64
 801a6f8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801a6fa:	681b      	ldr	r3, [r3, #0]
 801a6fc:	3314      	adds	r3, #20
 801a6fe:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 801a700:	647a      	str	r2, [r7, #68]	@ 0x44
 801a702:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801a704:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 801a706:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801a708:	e841 2300 	strex	r3, r2, [r1]
 801a70c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 801a70e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801a710:	2b00      	cmp	r3, #0
 801a712:	d1e5      	bne.n	801a6e0 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 801a714:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801a716:	681b      	ldr	r3, [r3, #0]
 801a718:	3314      	adds	r3, #20
 801a71a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801a71c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a71e:	e853 3f00 	ldrex	r3, [r3]
 801a722:	623b      	str	r3, [r7, #32]
   return(result);
 801a724:	6a3b      	ldr	r3, [r7, #32]
 801a726:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801a72a:	663b      	str	r3, [r7, #96]	@ 0x60
 801a72c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801a72e:	681b      	ldr	r3, [r3, #0]
 801a730:	3314      	adds	r3, #20
 801a732:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801a734:	633a      	str	r2, [r7, #48]	@ 0x30
 801a736:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801a738:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801a73a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801a73c:	e841 2300 	strex	r3, r2, [r1]
 801a740:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 801a742:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801a744:	2b00      	cmp	r3, #0
 801a746:	d1e5      	bne.n	801a714 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 801a748:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801a74a:	2220      	movs	r2, #32
 801a74c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801a750:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801a752:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801a754:	2b01      	cmp	r3, #1
 801a756:	d119      	bne.n	801a78c <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801a758:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801a75a:	681b      	ldr	r3, [r3, #0]
 801a75c:	330c      	adds	r3, #12
 801a75e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801a760:	693b      	ldr	r3, [r7, #16]
 801a762:	e853 3f00 	ldrex	r3, [r3]
 801a766:	60fb      	str	r3, [r7, #12]
   return(result);
 801a768:	68fb      	ldr	r3, [r7, #12]
 801a76a:	f023 0310 	bic.w	r3, r3, #16
 801a76e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 801a770:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801a772:	681b      	ldr	r3, [r3, #0]
 801a774:	330c      	adds	r3, #12
 801a776:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 801a778:	61fa      	str	r2, [r7, #28]
 801a77a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801a77c:	69b9      	ldr	r1, [r7, #24]
 801a77e:	69fa      	ldr	r2, [r7, #28]
 801a780:	e841 2300 	strex	r3, r2, [r1]
 801a784:	617b      	str	r3, [r7, #20]
   return(result);
 801a786:	697b      	ldr	r3, [r7, #20]
 801a788:	2b00      	cmp	r3, #0
 801a78a:	d1e5      	bne.n	801a758 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 801a78c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801a78e:	2200      	movs	r2, #0
 801a790:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801a792:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801a794:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801a796:	2b01      	cmp	r3, #1
 801a798:	d106      	bne.n	801a7a8 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 801a79a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801a79c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 801a79e:	4619      	mov	r1, r3
 801a7a0:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 801a7a2:	f7ff fdbf 	bl	801a324 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 801a7a6:	e002      	b.n	801a7ae <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 801a7a8:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 801a7aa:	f7ff fd7f 	bl	801a2ac <HAL_UART_RxCpltCallback>
}
 801a7ae:	bf00      	nop
 801a7b0:	3770      	adds	r7, #112	@ 0x70
 801a7b2:	46bd      	mov	sp, r7
 801a7b4:	bd80      	pop	{r7, pc}

0801a7b6 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 801a7b6:	b580      	push	{r7, lr}
 801a7b8:	b084      	sub	sp, #16
 801a7ba:	af00      	add	r7, sp, #0
 801a7bc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 801a7be:	687b      	ldr	r3, [r7, #4]
 801a7c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801a7c2:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 801a7c4:	68fb      	ldr	r3, [r7, #12]
 801a7c6:	2201      	movs	r2, #1
 801a7c8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801a7ca:	68fb      	ldr	r3, [r7, #12]
 801a7cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801a7ce:	2b01      	cmp	r3, #1
 801a7d0:	d108      	bne.n	801a7e4 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 801a7d2:	68fb      	ldr	r3, [r7, #12]
 801a7d4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 801a7d6:	085b      	lsrs	r3, r3, #1
 801a7d8:	b29b      	uxth	r3, r3
 801a7da:	4619      	mov	r1, r3
 801a7dc:	68f8      	ldr	r0, [r7, #12]
 801a7de:	f7ff fda1 	bl	801a324 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 801a7e2:	e002      	b.n	801a7ea <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 801a7e4:	68f8      	ldr	r0, [r7, #12]
 801a7e6:	f7ff fd6b 	bl	801a2c0 <HAL_UART_RxHalfCpltCallback>
}
 801a7ea:	bf00      	nop
 801a7ec:	3710      	adds	r7, #16
 801a7ee:	46bd      	mov	sp, r7
 801a7f0:	bd80      	pop	{r7, pc}

0801a7f2 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 801a7f2:	b580      	push	{r7, lr}
 801a7f4:	b084      	sub	sp, #16
 801a7f6:	af00      	add	r7, sp, #0
 801a7f8:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 801a7fa:	2300      	movs	r3, #0
 801a7fc:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 801a7fe:	687b      	ldr	r3, [r7, #4]
 801a800:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801a802:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 801a804:	68bb      	ldr	r3, [r7, #8]
 801a806:	681b      	ldr	r3, [r3, #0]
 801a808:	695b      	ldr	r3, [r3, #20]
 801a80a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801a80e:	2b80      	cmp	r3, #128	@ 0x80
 801a810:	bf0c      	ite	eq
 801a812:	2301      	moveq	r3, #1
 801a814:	2300      	movne	r3, #0
 801a816:	b2db      	uxtb	r3, r3
 801a818:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 801a81a:	68bb      	ldr	r3, [r7, #8]
 801a81c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 801a820:	b2db      	uxtb	r3, r3
 801a822:	2b21      	cmp	r3, #33	@ 0x21
 801a824:	d108      	bne.n	801a838 <UART_DMAError+0x46>
 801a826:	68fb      	ldr	r3, [r7, #12]
 801a828:	2b00      	cmp	r3, #0
 801a82a:	d005      	beq.n	801a838 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 801a82c:	68bb      	ldr	r3, [r7, #8]
 801a82e:	2200      	movs	r2, #0
 801a830:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 801a832:	68b8      	ldr	r0, [r7, #8]
 801a834:	f000 f960 	bl	801aaf8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 801a838:	68bb      	ldr	r3, [r7, #8]
 801a83a:	681b      	ldr	r3, [r3, #0]
 801a83c:	695b      	ldr	r3, [r3, #20]
 801a83e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801a842:	2b40      	cmp	r3, #64	@ 0x40
 801a844:	bf0c      	ite	eq
 801a846:	2301      	moveq	r3, #1
 801a848:	2300      	movne	r3, #0
 801a84a:	b2db      	uxtb	r3, r3
 801a84c:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 801a84e:	68bb      	ldr	r3, [r7, #8]
 801a850:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 801a854:	b2db      	uxtb	r3, r3
 801a856:	2b22      	cmp	r3, #34	@ 0x22
 801a858:	d108      	bne.n	801a86c <UART_DMAError+0x7a>
 801a85a:	68fb      	ldr	r3, [r7, #12]
 801a85c:	2b00      	cmp	r3, #0
 801a85e:	d005      	beq.n	801a86c <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 801a860:	68bb      	ldr	r3, [r7, #8]
 801a862:	2200      	movs	r2, #0
 801a864:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 801a866:	68b8      	ldr	r0, [r7, #8]
 801a868:	f000 f96e 	bl	801ab48 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 801a86c:	68bb      	ldr	r3, [r7, #8]
 801a86e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801a870:	f043 0210 	orr.w	r2, r3, #16
 801a874:	68bb      	ldr	r3, [r7, #8]
 801a876:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 801a878:	68b8      	ldr	r0, [r7, #8]
 801a87a:	f7ff fd2b 	bl	801a2d4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801a87e:	bf00      	nop
 801a880:	3710      	adds	r7, #16
 801a882:	46bd      	mov	sp, r7
 801a884:	bd80      	pop	{r7, pc}

0801a886 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 801a886:	b580      	push	{r7, lr}
 801a888:	b086      	sub	sp, #24
 801a88a:	af00      	add	r7, sp, #0
 801a88c:	60f8      	str	r0, [r7, #12]
 801a88e:	60b9      	str	r1, [r7, #8]
 801a890:	603b      	str	r3, [r7, #0]
 801a892:	4613      	mov	r3, r2
 801a894:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 801a896:	e03b      	b.n	801a910 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 801a898:	6a3b      	ldr	r3, [r7, #32]
 801a89a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801a89e:	d037      	beq.n	801a910 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 801a8a0:	f7e7 fdb2 	bl	8002408 <HAL_GetTick>
 801a8a4:	4602      	mov	r2, r0
 801a8a6:	683b      	ldr	r3, [r7, #0]
 801a8a8:	1ad3      	subs	r3, r2, r3
 801a8aa:	6a3a      	ldr	r2, [r7, #32]
 801a8ac:	429a      	cmp	r2, r3
 801a8ae:	d302      	bcc.n	801a8b6 <UART_WaitOnFlagUntilTimeout+0x30>
 801a8b0:	6a3b      	ldr	r3, [r7, #32]
 801a8b2:	2b00      	cmp	r3, #0
 801a8b4:	d101      	bne.n	801a8ba <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 801a8b6:	2303      	movs	r3, #3
 801a8b8:	e03a      	b.n	801a930 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 801a8ba:	68fb      	ldr	r3, [r7, #12]
 801a8bc:	681b      	ldr	r3, [r3, #0]
 801a8be:	68db      	ldr	r3, [r3, #12]
 801a8c0:	f003 0304 	and.w	r3, r3, #4
 801a8c4:	2b00      	cmp	r3, #0
 801a8c6:	d023      	beq.n	801a910 <UART_WaitOnFlagUntilTimeout+0x8a>
 801a8c8:	68bb      	ldr	r3, [r7, #8]
 801a8ca:	2b80      	cmp	r3, #128	@ 0x80
 801a8cc:	d020      	beq.n	801a910 <UART_WaitOnFlagUntilTimeout+0x8a>
 801a8ce:	68bb      	ldr	r3, [r7, #8]
 801a8d0:	2b40      	cmp	r3, #64	@ 0x40
 801a8d2:	d01d      	beq.n	801a910 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 801a8d4:	68fb      	ldr	r3, [r7, #12]
 801a8d6:	681b      	ldr	r3, [r3, #0]
 801a8d8:	681b      	ldr	r3, [r3, #0]
 801a8da:	f003 0308 	and.w	r3, r3, #8
 801a8de:	2b08      	cmp	r3, #8
 801a8e0:	d116      	bne.n	801a910 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 801a8e2:	2300      	movs	r3, #0
 801a8e4:	617b      	str	r3, [r7, #20]
 801a8e6:	68fb      	ldr	r3, [r7, #12]
 801a8e8:	681b      	ldr	r3, [r3, #0]
 801a8ea:	681b      	ldr	r3, [r3, #0]
 801a8ec:	617b      	str	r3, [r7, #20]
 801a8ee:	68fb      	ldr	r3, [r7, #12]
 801a8f0:	681b      	ldr	r3, [r3, #0]
 801a8f2:	685b      	ldr	r3, [r3, #4]
 801a8f4:	617b      	str	r3, [r7, #20]
 801a8f6:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 801a8f8:	68f8      	ldr	r0, [r7, #12]
 801a8fa:	f000 f925 	bl	801ab48 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 801a8fe:	68fb      	ldr	r3, [r7, #12]
 801a900:	2208      	movs	r2, #8
 801a902:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 801a904:	68fb      	ldr	r3, [r7, #12]
 801a906:	2200      	movs	r2, #0
 801a908:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 801a90c:	2301      	movs	r3, #1
 801a90e:	e00f      	b.n	801a930 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 801a910:	68fb      	ldr	r3, [r7, #12]
 801a912:	681b      	ldr	r3, [r3, #0]
 801a914:	681a      	ldr	r2, [r3, #0]
 801a916:	68bb      	ldr	r3, [r7, #8]
 801a918:	4013      	ands	r3, r2
 801a91a:	68ba      	ldr	r2, [r7, #8]
 801a91c:	429a      	cmp	r2, r3
 801a91e:	bf0c      	ite	eq
 801a920:	2301      	moveq	r3, #1
 801a922:	2300      	movne	r3, #0
 801a924:	b2db      	uxtb	r3, r3
 801a926:	461a      	mov	r2, r3
 801a928:	79fb      	ldrb	r3, [r7, #7]
 801a92a:	429a      	cmp	r2, r3
 801a92c:	d0b4      	beq.n	801a898 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 801a92e:	2300      	movs	r3, #0
}
 801a930:	4618      	mov	r0, r3
 801a932:	3718      	adds	r7, #24
 801a934:	46bd      	mov	sp, r7
 801a936:	bd80      	pop	{r7, pc}

0801a938 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 801a938:	b480      	push	{r7}
 801a93a:	b085      	sub	sp, #20
 801a93c:	af00      	add	r7, sp, #0
 801a93e:	60f8      	str	r0, [r7, #12]
 801a940:	60b9      	str	r1, [r7, #8]
 801a942:	4613      	mov	r3, r2
 801a944:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 801a946:	68fb      	ldr	r3, [r7, #12]
 801a948:	68ba      	ldr	r2, [r7, #8]
 801a94a:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 801a94c:	68fb      	ldr	r3, [r7, #12]
 801a94e:	88fa      	ldrh	r2, [r7, #6]
 801a950:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 801a952:	68fb      	ldr	r3, [r7, #12]
 801a954:	88fa      	ldrh	r2, [r7, #6]
 801a956:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 801a958:	68fb      	ldr	r3, [r7, #12]
 801a95a:	2200      	movs	r2, #0
 801a95c:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 801a95e:	68fb      	ldr	r3, [r7, #12]
 801a960:	2222      	movs	r2, #34	@ 0x22
 801a962:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 801a966:	68fb      	ldr	r3, [r7, #12]
 801a968:	691b      	ldr	r3, [r3, #16]
 801a96a:	2b00      	cmp	r3, #0
 801a96c:	d007      	beq.n	801a97e <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 801a96e:	68fb      	ldr	r3, [r7, #12]
 801a970:	681b      	ldr	r3, [r3, #0]
 801a972:	68da      	ldr	r2, [r3, #12]
 801a974:	68fb      	ldr	r3, [r7, #12]
 801a976:	681b      	ldr	r3, [r3, #0]
 801a978:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 801a97c:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 801a97e:	68fb      	ldr	r3, [r7, #12]
 801a980:	681b      	ldr	r3, [r3, #0]
 801a982:	695a      	ldr	r2, [r3, #20]
 801a984:	68fb      	ldr	r3, [r7, #12]
 801a986:	681b      	ldr	r3, [r3, #0]
 801a988:	f042 0201 	orr.w	r2, r2, #1
 801a98c:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 801a98e:	68fb      	ldr	r3, [r7, #12]
 801a990:	681b      	ldr	r3, [r3, #0]
 801a992:	68da      	ldr	r2, [r3, #12]
 801a994:	68fb      	ldr	r3, [r7, #12]
 801a996:	681b      	ldr	r3, [r3, #0]
 801a998:	f042 0220 	orr.w	r2, r2, #32
 801a99c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 801a99e:	2300      	movs	r3, #0
}
 801a9a0:	4618      	mov	r0, r3
 801a9a2:	3714      	adds	r7, #20
 801a9a4:	46bd      	mov	sp, r7
 801a9a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a9aa:	4770      	bx	lr

0801a9ac <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 801a9ac:	b580      	push	{r7, lr}
 801a9ae:	b098      	sub	sp, #96	@ 0x60
 801a9b0:	af00      	add	r7, sp, #0
 801a9b2:	60f8      	str	r0, [r7, #12]
 801a9b4:	60b9      	str	r1, [r7, #8]
 801a9b6:	4613      	mov	r3, r2
 801a9b8:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 801a9ba:	68ba      	ldr	r2, [r7, #8]
 801a9bc:	68fb      	ldr	r3, [r7, #12]
 801a9be:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 801a9c0:	68fb      	ldr	r3, [r7, #12]
 801a9c2:	88fa      	ldrh	r2, [r7, #6]
 801a9c4:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 801a9c6:	68fb      	ldr	r3, [r7, #12]
 801a9c8:	2200      	movs	r2, #0
 801a9ca:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 801a9cc:	68fb      	ldr	r3, [r7, #12]
 801a9ce:	2222      	movs	r2, #34	@ 0x22
 801a9d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 801a9d4:	68fb      	ldr	r3, [r7, #12]
 801a9d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801a9d8:	4a44      	ldr	r2, [pc, #272]	@ (801aaec <UART_Start_Receive_DMA+0x140>)
 801a9da:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 801a9dc:	68fb      	ldr	r3, [r7, #12]
 801a9de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801a9e0:	4a43      	ldr	r2, [pc, #268]	@ (801aaf0 <UART_Start_Receive_DMA+0x144>)
 801a9e2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 801a9e4:	68fb      	ldr	r3, [r7, #12]
 801a9e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801a9e8:	4a42      	ldr	r2, [pc, #264]	@ (801aaf4 <UART_Start_Receive_DMA+0x148>)
 801a9ea:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 801a9ec:	68fb      	ldr	r3, [r7, #12]
 801a9ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801a9f0:	2200      	movs	r2, #0
 801a9f2:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 801a9f4:	f107 0308 	add.w	r3, r7, #8
 801a9f8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 801a9fa:	68fb      	ldr	r3, [r7, #12]
 801a9fc:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 801a9fe:	68fb      	ldr	r3, [r7, #12]
 801aa00:	681b      	ldr	r3, [r3, #0]
 801aa02:	3304      	adds	r3, #4
 801aa04:	4619      	mov	r1, r3
 801aa06:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801aa08:	681a      	ldr	r2, [r3, #0]
 801aa0a:	88fb      	ldrh	r3, [r7, #6]
 801aa0c:	f7e8 fafd 	bl	800300a <HAL_DMA_Start_IT>
 801aa10:	4603      	mov	r3, r0
 801aa12:	2b00      	cmp	r3, #0
 801aa14:	d008      	beq.n	801aa28 <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 801aa16:	68fb      	ldr	r3, [r7, #12]
 801aa18:	2210      	movs	r2, #16
 801aa1a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 801aa1c:	68fb      	ldr	r3, [r7, #12]
 801aa1e:	2220      	movs	r2, #32
 801aa20:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 801aa24:	2301      	movs	r3, #1
 801aa26:	e05d      	b.n	801aae4 <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 801aa28:	2300      	movs	r3, #0
 801aa2a:	613b      	str	r3, [r7, #16]
 801aa2c:	68fb      	ldr	r3, [r7, #12]
 801aa2e:	681b      	ldr	r3, [r3, #0]
 801aa30:	681b      	ldr	r3, [r3, #0]
 801aa32:	613b      	str	r3, [r7, #16]
 801aa34:	68fb      	ldr	r3, [r7, #12]
 801aa36:	681b      	ldr	r3, [r3, #0]
 801aa38:	685b      	ldr	r3, [r3, #4]
 801aa3a:	613b      	str	r3, [r7, #16]
 801aa3c:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 801aa3e:	68fb      	ldr	r3, [r7, #12]
 801aa40:	691b      	ldr	r3, [r3, #16]
 801aa42:	2b00      	cmp	r3, #0
 801aa44:	d019      	beq.n	801aa7a <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 801aa46:	68fb      	ldr	r3, [r7, #12]
 801aa48:	681b      	ldr	r3, [r3, #0]
 801aa4a:	330c      	adds	r3, #12
 801aa4c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801aa4e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801aa50:	e853 3f00 	ldrex	r3, [r3]
 801aa54:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 801aa56:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801aa58:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 801aa5c:	65bb      	str	r3, [r7, #88]	@ 0x58
 801aa5e:	68fb      	ldr	r3, [r7, #12]
 801aa60:	681b      	ldr	r3, [r3, #0]
 801aa62:	330c      	adds	r3, #12
 801aa64:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801aa66:	64fa      	str	r2, [r7, #76]	@ 0x4c
 801aa68:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801aa6a:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 801aa6c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801aa6e:	e841 2300 	strex	r3, r2, [r1]
 801aa72:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 801aa74:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801aa76:	2b00      	cmp	r3, #0
 801aa78:	d1e5      	bne.n	801aa46 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801aa7a:	68fb      	ldr	r3, [r7, #12]
 801aa7c:	681b      	ldr	r3, [r3, #0]
 801aa7e:	3314      	adds	r3, #20
 801aa80:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801aa82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801aa84:	e853 3f00 	ldrex	r3, [r3]
 801aa88:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 801aa8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801aa8c:	f043 0301 	orr.w	r3, r3, #1
 801aa90:	657b      	str	r3, [r7, #84]	@ 0x54
 801aa92:	68fb      	ldr	r3, [r7, #12]
 801aa94:	681b      	ldr	r3, [r3, #0]
 801aa96:	3314      	adds	r3, #20
 801aa98:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801aa9a:	63ba      	str	r2, [r7, #56]	@ 0x38
 801aa9c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801aa9e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 801aaa0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801aaa2:	e841 2300 	strex	r3, r2, [r1]
 801aaa6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 801aaa8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801aaaa:	2b00      	cmp	r3, #0
 801aaac:	d1e5      	bne.n	801aa7a <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 801aaae:	68fb      	ldr	r3, [r7, #12]
 801aab0:	681b      	ldr	r3, [r3, #0]
 801aab2:	3314      	adds	r3, #20
 801aab4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801aab6:	69bb      	ldr	r3, [r7, #24]
 801aab8:	e853 3f00 	ldrex	r3, [r3]
 801aabc:	617b      	str	r3, [r7, #20]
   return(result);
 801aabe:	697b      	ldr	r3, [r7, #20]
 801aac0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801aac4:	653b      	str	r3, [r7, #80]	@ 0x50
 801aac6:	68fb      	ldr	r3, [r7, #12]
 801aac8:	681b      	ldr	r3, [r3, #0]
 801aaca:	3314      	adds	r3, #20
 801aacc:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 801aace:	627a      	str	r2, [r7, #36]	@ 0x24
 801aad0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801aad2:	6a39      	ldr	r1, [r7, #32]
 801aad4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801aad6:	e841 2300 	strex	r3, r2, [r1]
 801aada:	61fb      	str	r3, [r7, #28]
   return(result);
 801aadc:	69fb      	ldr	r3, [r7, #28]
 801aade:	2b00      	cmp	r3, #0
 801aae0:	d1e5      	bne.n	801aaae <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 801aae2:	2300      	movs	r3, #0
}
 801aae4:	4618      	mov	r0, r3
 801aae6:	3760      	adds	r7, #96	@ 0x60
 801aae8:	46bd      	mov	sp, r7
 801aaea:	bd80      	pop	{r7, pc}
 801aaec:	0801a68b 	.word	0x0801a68b
 801aaf0:	0801a7b7 	.word	0x0801a7b7
 801aaf4:	0801a7f3 	.word	0x0801a7f3

0801aaf8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 801aaf8:	b480      	push	{r7}
 801aafa:	b089      	sub	sp, #36	@ 0x24
 801aafc:	af00      	add	r7, sp, #0
 801aafe:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 801ab00:	687b      	ldr	r3, [r7, #4]
 801ab02:	681b      	ldr	r3, [r3, #0]
 801ab04:	330c      	adds	r3, #12
 801ab06:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801ab08:	68fb      	ldr	r3, [r7, #12]
 801ab0a:	e853 3f00 	ldrex	r3, [r3]
 801ab0e:	60bb      	str	r3, [r7, #8]
   return(result);
 801ab10:	68bb      	ldr	r3, [r7, #8]
 801ab12:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 801ab16:	61fb      	str	r3, [r7, #28]
 801ab18:	687b      	ldr	r3, [r7, #4]
 801ab1a:	681b      	ldr	r3, [r3, #0]
 801ab1c:	330c      	adds	r3, #12
 801ab1e:	69fa      	ldr	r2, [r7, #28]
 801ab20:	61ba      	str	r2, [r7, #24]
 801ab22:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801ab24:	6979      	ldr	r1, [r7, #20]
 801ab26:	69ba      	ldr	r2, [r7, #24]
 801ab28:	e841 2300 	strex	r3, r2, [r1]
 801ab2c:	613b      	str	r3, [r7, #16]
   return(result);
 801ab2e:	693b      	ldr	r3, [r7, #16]
 801ab30:	2b00      	cmp	r3, #0
 801ab32:	d1e5      	bne.n	801ab00 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 801ab34:	687b      	ldr	r3, [r7, #4]
 801ab36:	2220      	movs	r2, #32
 801ab38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 801ab3c:	bf00      	nop
 801ab3e:	3724      	adds	r7, #36	@ 0x24
 801ab40:	46bd      	mov	sp, r7
 801ab42:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ab46:	4770      	bx	lr

0801ab48 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 801ab48:	b480      	push	{r7}
 801ab4a:	b095      	sub	sp, #84	@ 0x54
 801ab4c:	af00      	add	r7, sp, #0
 801ab4e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 801ab50:	687b      	ldr	r3, [r7, #4]
 801ab52:	681b      	ldr	r3, [r3, #0]
 801ab54:	330c      	adds	r3, #12
 801ab56:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801ab58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801ab5a:	e853 3f00 	ldrex	r3, [r3]
 801ab5e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 801ab60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ab62:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 801ab66:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801ab68:	687b      	ldr	r3, [r7, #4]
 801ab6a:	681b      	ldr	r3, [r3, #0]
 801ab6c:	330c      	adds	r3, #12
 801ab6e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801ab70:	643a      	str	r2, [r7, #64]	@ 0x40
 801ab72:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801ab74:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 801ab76:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801ab78:	e841 2300 	strex	r3, r2, [r1]
 801ab7c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 801ab7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801ab80:	2b00      	cmp	r3, #0
 801ab82:	d1e5      	bne.n	801ab50 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801ab84:	687b      	ldr	r3, [r7, #4]
 801ab86:	681b      	ldr	r3, [r3, #0]
 801ab88:	3314      	adds	r3, #20
 801ab8a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801ab8c:	6a3b      	ldr	r3, [r7, #32]
 801ab8e:	e853 3f00 	ldrex	r3, [r3]
 801ab92:	61fb      	str	r3, [r7, #28]
   return(result);
 801ab94:	69fb      	ldr	r3, [r7, #28]
 801ab96:	f023 0301 	bic.w	r3, r3, #1
 801ab9a:	64bb      	str	r3, [r7, #72]	@ 0x48
 801ab9c:	687b      	ldr	r3, [r7, #4]
 801ab9e:	681b      	ldr	r3, [r3, #0]
 801aba0:	3314      	adds	r3, #20
 801aba2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801aba4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801aba6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801aba8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801abaa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801abac:	e841 2300 	strex	r3, r2, [r1]
 801abb0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 801abb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801abb4:	2b00      	cmp	r3, #0
 801abb6:	d1e5      	bne.n	801ab84 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801abb8:	687b      	ldr	r3, [r7, #4]
 801abba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801abbc:	2b01      	cmp	r3, #1
 801abbe:	d119      	bne.n	801abf4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801abc0:	687b      	ldr	r3, [r7, #4]
 801abc2:	681b      	ldr	r3, [r3, #0]
 801abc4:	330c      	adds	r3, #12
 801abc6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801abc8:	68fb      	ldr	r3, [r7, #12]
 801abca:	e853 3f00 	ldrex	r3, [r3]
 801abce:	60bb      	str	r3, [r7, #8]
   return(result);
 801abd0:	68bb      	ldr	r3, [r7, #8]
 801abd2:	f023 0310 	bic.w	r3, r3, #16
 801abd6:	647b      	str	r3, [r7, #68]	@ 0x44
 801abd8:	687b      	ldr	r3, [r7, #4]
 801abda:	681b      	ldr	r3, [r3, #0]
 801abdc:	330c      	adds	r3, #12
 801abde:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801abe0:	61ba      	str	r2, [r7, #24]
 801abe2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801abe4:	6979      	ldr	r1, [r7, #20]
 801abe6:	69ba      	ldr	r2, [r7, #24]
 801abe8:	e841 2300 	strex	r3, r2, [r1]
 801abec:	613b      	str	r3, [r7, #16]
   return(result);
 801abee:	693b      	ldr	r3, [r7, #16]
 801abf0:	2b00      	cmp	r3, #0
 801abf2:	d1e5      	bne.n	801abc0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 801abf4:	687b      	ldr	r3, [r7, #4]
 801abf6:	2220      	movs	r2, #32
 801abf8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801abfc:	687b      	ldr	r3, [r7, #4]
 801abfe:	2200      	movs	r2, #0
 801ac00:	631a      	str	r2, [r3, #48]	@ 0x30
}
 801ac02:	bf00      	nop
 801ac04:	3754      	adds	r7, #84	@ 0x54
 801ac06:	46bd      	mov	sp, r7
 801ac08:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ac0c:	4770      	bx	lr

0801ac0e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 801ac0e:	b580      	push	{r7, lr}
 801ac10:	b084      	sub	sp, #16
 801ac12:	af00      	add	r7, sp, #0
 801ac14:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 801ac16:	687b      	ldr	r3, [r7, #4]
 801ac18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801ac1a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 801ac1c:	68fb      	ldr	r3, [r7, #12]
 801ac1e:	2200      	movs	r2, #0
 801ac20:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 801ac22:	68f8      	ldr	r0, [r7, #12]
 801ac24:	f7ff fb56 	bl	801a2d4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801ac28:	bf00      	nop
 801ac2a:	3710      	adds	r7, #16
 801ac2c:	46bd      	mov	sp, r7
 801ac2e:	bd80      	pop	{r7, pc}

0801ac30 <UART_DMATxAbortCallback>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxAbortCallback(DMA_HandleTypeDef *hdma)
{
 801ac30:	b580      	push	{r7, lr}
 801ac32:	b084      	sub	sp, #16
 801ac34:	af00      	add	r7, sp, #0
 801ac36:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 801ac38:	687b      	ldr	r3, [r7, #4]
 801ac3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801ac3c:	60fb      	str	r3, [r7, #12]

  huart->hdmatx->XferAbortCallback = NULL;
 801ac3e:	68fb      	ldr	r3, [r7, #12]
 801ac40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801ac42:	2200      	movs	r2, #0
 801ac44:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Check if an Abort process is still ongoing */
  if (huart->hdmarx != NULL)
 801ac46:	68fb      	ldr	r3, [r7, #12]
 801ac48:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801ac4a:	2b00      	cmp	r3, #0
 801ac4c:	d004      	beq.n	801ac58 <UART_DMATxAbortCallback+0x28>
  {
    if (huart->hdmarx->XferAbortCallback != NULL)
 801ac4e:	68fb      	ldr	r3, [r7, #12]
 801ac50:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801ac52:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801ac54:	2b00      	cmp	r3, #0
 801ac56:	d117      	bne.n	801ac88 <UART_DMATxAbortCallback+0x58>
      return;
    }
  }

  /* No Abort process still ongoing : All DMA channels are aborted, call user Abort Complete callback */
  huart->TxXferCount = 0x00U;
 801ac58:	68fb      	ldr	r3, [r7, #12]
 801ac5a:	2200      	movs	r2, #0
 801ac5c:	84da      	strh	r2, [r3, #38]	@ 0x26
  huart->RxXferCount = 0x00U;
 801ac5e:	68fb      	ldr	r3, [r7, #12]
 801ac60:	2200      	movs	r2, #0
 801ac62:	85da      	strh	r2, [r3, #46]	@ 0x2e

  /* Reset ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 801ac64:	68fb      	ldr	r3, [r7, #12]
 801ac66:	2200      	movs	r2, #0
 801ac68:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 801ac6a:	68fb      	ldr	r3, [r7, #12]
 801ac6c:	2220      	movs	r2, #32
 801ac6e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 801ac72:	68fb      	ldr	r3, [r7, #12]
 801ac74:	2220      	movs	r2, #32
 801ac76:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801ac7a:	68fb      	ldr	r3, [r7, #12]
 801ac7c:	2200      	movs	r2, #0
 801ac7e:	631a      	str	r2, [r3, #48]	@ 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort complete callback */
  huart->AbortCpltCallback(huart);
#else
  /* Call legacy weak Abort complete callback */
  HAL_UART_AbortCpltCallback(huart);
 801ac80:	68f8      	ldr	r0, [r7, #12]
 801ac82:	f7ff fb31 	bl	801a2e8 <HAL_UART_AbortCpltCallback>
 801ac86:	e000      	b.n	801ac8a <UART_DMATxAbortCallback+0x5a>
      return;
 801ac88:	bf00      	nop
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801ac8a:	3710      	adds	r7, #16
 801ac8c:	46bd      	mov	sp, r7
 801ac8e:	bd80      	pop	{r7, pc}

0801ac90 <UART_DMARxAbortCallback>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxAbortCallback(DMA_HandleTypeDef *hdma)
{
 801ac90:	b580      	push	{r7, lr}
 801ac92:	b084      	sub	sp, #16
 801ac94:	af00      	add	r7, sp, #0
 801ac96:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 801ac98:	687b      	ldr	r3, [r7, #4]
 801ac9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801ac9c:	60fb      	str	r3, [r7, #12]

  huart->hdmarx->XferAbortCallback = NULL;
 801ac9e:	68fb      	ldr	r3, [r7, #12]
 801aca0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801aca2:	2200      	movs	r2, #0
 801aca4:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Check if an Abort process is still ongoing */
  if (huart->hdmatx != NULL)
 801aca6:	68fb      	ldr	r3, [r7, #12]
 801aca8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801acaa:	2b00      	cmp	r3, #0
 801acac:	d004      	beq.n	801acb8 <UART_DMARxAbortCallback+0x28>
  {
    if (huart->hdmatx->XferAbortCallback != NULL)
 801acae:	68fb      	ldr	r3, [r7, #12]
 801acb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801acb2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801acb4:	2b00      	cmp	r3, #0
 801acb6:	d117      	bne.n	801ace8 <UART_DMARxAbortCallback+0x58>
      return;
    }
  }

  /* No Abort process still ongoing : All DMA channels are aborted, call user Abort Complete callback */
  huart->TxXferCount = 0x00U;
 801acb8:	68fb      	ldr	r3, [r7, #12]
 801acba:	2200      	movs	r2, #0
 801acbc:	84da      	strh	r2, [r3, #38]	@ 0x26
  huart->RxXferCount = 0x00U;
 801acbe:	68fb      	ldr	r3, [r7, #12]
 801acc0:	2200      	movs	r2, #0
 801acc2:	85da      	strh	r2, [r3, #46]	@ 0x2e

  /* Reset ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 801acc4:	68fb      	ldr	r3, [r7, #12]
 801acc6:	2200      	movs	r2, #0
 801acc8:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 801acca:	68fb      	ldr	r3, [r7, #12]
 801accc:	2220      	movs	r2, #32
 801acce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 801acd2:	68fb      	ldr	r3, [r7, #12]
 801acd4:	2220      	movs	r2, #32
 801acd6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801acda:	68fb      	ldr	r3, [r7, #12]
 801acdc:	2200      	movs	r2, #0
 801acde:	631a      	str	r2, [r3, #48]	@ 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort complete callback */
  huart->AbortCpltCallback(huart);
#else
  /* Call legacy weak Abort complete callback */
  HAL_UART_AbortCpltCallback(huart);
 801ace0:	68f8      	ldr	r0, [r7, #12]
 801ace2:	f7ff fb01 	bl	801a2e8 <HAL_UART_AbortCpltCallback>
 801ace6:	e000      	b.n	801acea <UART_DMARxAbortCallback+0x5a>
      return;
 801ace8:	bf00      	nop
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801acea:	3710      	adds	r7, #16
 801acec:	46bd      	mov	sp, r7
 801acee:	bd80      	pop	{r7, pc}

0801acf0 <UART_DMATxOnlyAbortCallback>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
 801acf0:	b580      	push	{r7, lr}
 801acf2:	b084      	sub	sp, #16
 801acf4:	af00      	add	r7, sp, #0
 801acf6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 801acf8:	687b      	ldr	r3, [r7, #4]
 801acfa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801acfc:	60fb      	str	r3, [r7, #12]

  huart->TxXferCount = 0x00U;
 801acfe:	68fb      	ldr	r3, [r7, #12]
 801ad00:	2200      	movs	r2, #0
 801ad02:	84da      	strh	r2, [r3, #38]	@ 0x26

  /* Restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 801ad04:	68fb      	ldr	r3, [r7, #12]
 801ad06:	2220      	movs	r2, #32
 801ad08:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Transmit Complete Callback */
  huart->AbortTransmitCpltCallback(huart);
#else
  /* Call legacy weak Abort Transmit Complete Callback */
  HAL_UART_AbortTransmitCpltCallback(huart);
 801ad0c:	68f8      	ldr	r0, [r7, #12]
 801ad0e:	f7ff faf5 	bl	801a2fc <HAL_UART_AbortTransmitCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801ad12:	bf00      	nop
 801ad14:	3710      	adds	r7, #16
 801ad16:	46bd      	mov	sp, r7
 801ad18:	bd80      	pop	{r7, pc}

0801ad1a <UART_DMARxOnlyAbortCallback>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
 801ad1a:	b580      	push	{r7, lr}
 801ad1c:	b084      	sub	sp, #16
 801ad1e:	af00      	add	r7, sp, #0
 801ad20:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 801ad22:	687b      	ldr	r3, [r7, #4]
 801ad24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801ad26:	60fb      	str	r3, [r7, #12]

  huart->RxXferCount = 0x00U;
 801ad28:	68fb      	ldr	r3, [r7, #12]
 801ad2a:	2200      	movs	r2, #0
 801ad2c:	85da      	strh	r2, [r3, #46]	@ 0x2e

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 801ad2e:	68fb      	ldr	r3, [r7, #12]
 801ad30:	2220      	movs	r2, #32
 801ad32:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801ad36:	68fb      	ldr	r3, [r7, #12]
 801ad38:	2200      	movs	r2, #0
 801ad3a:	631a      	str	r2, [r3, #48]	@ 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Receive Complete Callback */
  huart->AbortReceiveCpltCallback(huart);
#else
  /* Call legacy weak Abort Receive Complete Callback */
  HAL_UART_AbortReceiveCpltCallback(huart);
 801ad3c:	68f8      	ldr	r0, [r7, #12]
 801ad3e:	f7ff fae7 	bl	801a310 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801ad42:	bf00      	nop
 801ad44:	3710      	adds	r7, #16
 801ad46:	46bd      	mov	sp, r7
 801ad48:	bd80      	pop	{r7, pc}

0801ad4a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 801ad4a:	b480      	push	{r7}
 801ad4c:	b085      	sub	sp, #20
 801ad4e:	af00      	add	r7, sp, #0
 801ad50:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 801ad52:	687b      	ldr	r3, [r7, #4]
 801ad54:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 801ad58:	b2db      	uxtb	r3, r3
 801ad5a:	2b21      	cmp	r3, #33	@ 0x21
 801ad5c:	d13e      	bne.n	801addc <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 801ad5e:	687b      	ldr	r3, [r7, #4]
 801ad60:	689b      	ldr	r3, [r3, #8]
 801ad62:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801ad66:	d114      	bne.n	801ad92 <UART_Transmit_IT+0x48>
 801ad68:	687b      	ldr	r3, [r7, #4]
 801ad6a:	691b      	ldr	r3, [r3, #16]
 801ad6c:	2b00      	cmp	r3, #0
 801ad6e:	d110      	bne.n	801ad92 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 801ad70:	687b      	ldr	r3, [r7, #4]
 801ad72:	6a1b      	ldr	r3, [r3, #32]
 801ad74:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 801ad76:	68fb      	ldr	r3, [r7, #12]
 801ad78:	881b      	ldrh	r3, [r3, #0]
 801ad7a:	461a      	mov	r2, r3
 801ad7c:	687b      	ldr	r3, [r7, #4]
 801ad7e:	681b      	ldr	r3, [r3, #0]
 801ad80:	f3c2 0208 	ubfx	r2, r2, #0, #9
 801ad84:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 801ad86:	687b      	ldr	r3, [r7, #4]
 801ad88:	6a1b      	ldr	r3, [r3, #32]
 801ad8a:	1c9a      	adds	r2, r3, #2
 801ad8c:	687b      	ldr	r3, [r7, #4]
 801ad8e:	621a      	str	r2, [r3, #32]
 801ad90:	e008      	b.n	801ada4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 801ad92:	687b      	ldr	r3, [r7, #4]
 801ad94:	6a1b      	ldr	r3, [r3, #32]
 801ad96:	1c59      	adds	r1, r3, #1
 801ad98:	687a      	ldr	r2, [r7, #4]
 801ad9a:	6211      	str	r1, [r2, #32]
 801ad9c:	781a      	ldrb	r2, [r3, #0]
 801ad9e:	687b      	ldr	r3, [r7, #4]
 801ada0:	681b      	ldr	r3, [r3, #0]
 801ada2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 801ada4:	687b      	ldr	r3, [r7, #4]
 801ada6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 801ada8:	b29b      	uxth	r3, r3
 801adaa:	3b01      	subs	r3, #1
 801adac:	b29b      	uxth	r3, r3
 801adae:	687a      	ldr	r2, [r7, #4]
 801adb0:	4619      	mov	r1, r3
 801adb2:	84d1      	strh	r1, [r2, #38]	@ 0x26
 801adb4:	2b00      	cmp	r3, #0
 801adb6:	d10f      	bne.n	801add8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 801adb8:	687b      	ldr	r3, [r7, #4]
 801adba:	681b      	ldr	r3, [r3, #0]
 801adbc:	68da      	ldr	r2, [r3, #12]
 801adbe:	687b      	ldr	r3, [r7, #4]
 801adc0:	681b      	ldr	r3, [r3, #0]
 801adc2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 801adc6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 801adc8:	687b      	ldr	r3, [r7, #4]
 801adca:	681b      	ldr	r3, [r3, #0]
 801adcc:	68da      	ldr	r2, [r3, #12]
 801adce:	687b      	ldr	r3, [r7, #4]
 801add0:	681b      	ldr	r3, [r3, #0]
 801add2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 801add6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 801add8:	2300      	movs	r3, #0
 801adda:	e000      	b.n	801adde <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 801addc:	2302      	movs	r3, #2
  }
}
 801adde:	4618      	mov	r0, r3
 801ade0:	3714      	adds	r7, #20
 801ade2:	46bd      	mov	sp, r7
 801ade4:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ade8:	4770      	bx	lr

0801adea <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 801adea:	b580      	push	{r7, lr}
 801adec:	b082      	sub	sp, #8
 801adee:	af00      	add	r7, sp, #0
 801adf0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 801adf2:	687b      	ldr	r3, [r7, #4]
 801adf4:	681b      	ldr	r3, [r3, #0]
 801adf6:	68da      	ldr	r2, [r3, #12]
 801adf8:	687b      	ldr	r3, [r7, #4]
 801adfa:	681b      	ldr	r3, [r3, #0]
 801adfc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 801ae00:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 801ae02:	687b      	ldr	r3, [r7, #4]
 801ae04:	2220      	movs	r2, #32
 801ae06:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 801ae0a:	6878      	ldr	r0, [r7, #4]
 801ae0c:	f004 f87c 	bl	801ef08 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 801ae10:	2300      	movs	r3, #0
}
 801ae12:	4618      	mov	r0, r3
 801ae14:	3708      	adds	r7, #8
 801ae16:	46bd      	mov	sp, r7
 801ae18:	bd80      	pop	{r7, pc}

0801ae1a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 801ae1a:	b580      	push	{r7, lr}
 801ae1c:	b08c      	sub	sp, #48	@ 0x30
 801ae1e:	af00      	add	r7, sp, #0
 801ae20:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 801ae22:	2300      	movs	r3, #0
 801ae24:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 801ae26:	2300      	movs	r3, #0
 801ae28:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 801ae2a:	687b      	ldr	r3, [r7, #4]
 801ae2c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 801ae30:	b2db      	uxtb	r3, r3
 801ae32:	2b22      	cmp	r3, #34	@ 0x22
 801ae34:	f040 80aa 	bne.w	801af8c <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 801ae38:	687b      	ldr	r3, [r7, #4]
 801ae3a:	689b      	ldr	r3, [r3, #8]
 801ae3c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801ae40:	d115      	bne.n	801ae6e <UART_Receive_IT+0x54>
 801ae42:	687b      	ldr	r3, [r7, #4]
 801ae44:	691b      	ldr	r3, [r3, #16]
 801ae46:	2b00      	cmp	r3, #0
 801ae48:	d111      	bne.n	801ae6e <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 801ae4a:	687b      	ldr	r3, [r7, #4]
 801ae4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801ae4e:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 801ae50:	687b      	ldr	r3, [r7, #4]
 801ae52:	681b      	ldr	r3, [r3, #0]
 801ae54:	685b      	ldr	r3, [r3, #4]
 801ae56:	b29b      	uxth	r3, r3
 801ae58:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801ae5c:	b29a      	uxth	r2, r3
 801ae5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801ae60:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 801ae62:	687b      	ldr	r3, [r7, #4]
 801ae64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801ae66:	1c9a      	adds	r2, r3, #2
 801ae68:	687b      	ldr	r3, [r7, #4]
 801ae6a:	629a      	str	r2, [r3, #40]	@ 0x28
 801ae6c:	e024      	b.n	801aeb8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 801ae6e:	687b      	ldr	r3, [r7, #4]
 801ae70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801ae72:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 801ae74:	687b      	ldr	r3, [r7, #4]
 801ae76:	689b      	ldr	r3, [r3, #8]
 801ae78:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801ae7c:	d007      	beq.n	801ae8e <UART_Receive_IT+0x74>
 801ae7e:	687b      	ldr	r3, [r7, #4]
 801ae80:	689b      	ldr	r3, [r3, #8]
 801ae82:	2b00      	cmp	r3, #0
 801ae84:	d10a      	bne.n	801ae9c <UART_Receive_IT+0x82>
 801ae86:	687b      	ldr	r3, [r7, #4]
 801ae88:	691b      	ldr	r3, [r3, #16]
 801ae8a:	2b00      	cmp	r3, #0
 801ae8c:	d106      	bne.n	801ae9c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 801ae8e:	687b      	ldr	r3, [r7, #4]
 801ae90:	681b      	ldr	r3, [r3, #0]
 801ae92:	685b      	ldr	r3, [r3, #4]
 801ae94:	b2da      	uxtb	r2, r3
 801ae96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801ae98:	701a      	strb	r2, [r3, #0]
 801ae9a:	e008      	b.n	801aeae <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 801ae9c:	687b      	ldr	r3, [r7, #4]
 801ae9e:	681b      	ldr	r3, [r3, #0]
 801aea0:	685b      	ldr	r3, [r3, #4]
 801aea2:	b2db      	uxtb	r3, r3
 801aea4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801aea8:	b2da      	uxtb	r2, r3
 801aeaa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801aeac:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 801aeae:	687b      	ldr	r3, [r7, #4]
 801aeb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801aeb2:	1c5a      	adds	r2, r3, #1
 801aeb4:	687b      	ldr	r3, [r7, #4]
 801aeb6:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 801aeb8:	687b      	ldr	r3, [r7, #4]
 801aeba:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 801aebc:	b29b      	uxth	r3, r3
 801aebe:	3b01      	subs	r3, #1
 801aec0:	b29b      	uxth	r3, r3
 801aec2:	687a      	ldr	r2, [r7, #4]
 801aec4:	4619      	mov	r1, r3
 801aec6:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 801aec8:	2b00      	cmp	r3, #0
 801aeca:	d15d      	bne.n	801af88 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 801aecc:	687b      	ldr	r3, [r7, #4]
 801aece:	681b      	ldr	r3, [r3, #0]
 801aed0:	68da      	ldr	r2, [r3, #12]
 801aed2:	687b      	ldr	r3, [r7, #4]
 801aed4:	681b      	ldr	r3, [r3, #0]
 801aed6:	f022 0220 	bic.w	r2, r2, #32
 801aeda:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 801aedc:	687b      	ldr	r3, [r7, #4]
 801aede:	681b      	ldr	r3, [r3, #0]
 801aee0:	68da      	ldr	r2, [r3, #12]
 801aee2:	687b      	ldr	r3, [r7, #4]
 801aee4:	681b      	ldr	r3, [r3, #0]
 801aee6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 801aeea:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 801aeec:	687b      	ldr	r3, [r7, #4]
 801aeee:	681b      	ldr	r3, [r3, #0]
 801aef0:	695a      	ldr	r2, [r3, #20]
 801aef2:	687b      	ldr	r3, [r7, #4]
 801aef4:	681b      	ldr	r3, [r3, #0]
 801aef6:	f022 0201 	bic.w	r2, r2, #1
 801aefa:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 801aefc:	687b      	ldr	r3, [r7, #4]
 801aefe:	2220      	movs	r2, #32
 801af00:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 801af04:	687b      	ldr	r3, [r7, #4]
 801af06:	2200      	movs	r2, #0
 801af08:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801af0a:	687b      	ldr	r3, [r7, #4]
 801af0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801af0e:	2b01      	cmp	r3, #1
 801af10:	d135      	bne.n	801af7e <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801af12:	687b      	ldr	r3, [r7, #4]
 801af14:	2200      	movs	r2, #0
 801af16:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801af18:	687b      	ldr	r3, [r7, #4]
 801af1a:	681b      	ldr	r3, [r3, #0]
 801af1c:	330c      	adds	r3, #12
 801af1e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801af20:	697b      	ldr	r3, [r7, #20]
 801af22:	e853 3f00 	ldrex	r3, [r3]
 801af26:	613b      	str	r3, [r7, #16]
   return(result);
 801af28:	693b      	ldr	r3, [r7, #16]
 801af2a:	f023 0310 	bic.w	r3, r3, #16
 801af2e:	627b      	str	r3, [r7, #36]	@ 0x24
 801af30:	687b      	ldr	r3, [r7, #4]
 801af32:	681b      	ldr	r3, [r3, #0]
 801af34:	330c      	adds	r3, #12
 801af36:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801af38:	623a      	str	r2, [r7, #32]
 801af3a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801af3c:	69f9      	ldr	r1, [r7, #28]
 801af3e:	6a3a      	ldr	r2, [r7, #32]
 801af40:	e841 2300 	strex	r3, r2, [r1]
 801af44:	61bb      	str	r3, [r7, #24]
   return(result);
 801af46:	69bb      	ldr	r3, [r7, #24]
 801af48:	2b00      	cmp	r3, #0
 801af4a:	d1e5      	bne.n	801af18 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 801af4c:	687b      	ldr	r3, [r7, #4]
 801af4e:	681b      	ldr	r3, [r3, #0]
 801af50:	681b      	ldr	r3, [r3, #0]
 801af52:	f003 0310 	and.w	r3, r3, #16
 801af56:	2b10      	cmp	r3, #16
 801af58:	d10a      	bne.n	801af70 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 801af5a:	2300      	movs	r3, #0
 801af5c:	60fb      	str	r3, [r7, #12]
 801af5e:	687b      	ldr	r3, [r7, #4]
 801af60:	681b      	ldr	r3, [r3, #0]
 801af62:	681b      	ldr	r3, [r3, #0]
 801af64:	60fb      	str	r3, [r7, #12]
 801af66:	687b      	ldr	r3, [r7, #4]
 801af68:	681b      	ldr	r3, [r3, #0]
 801af6a:	685b      	ldr	r3, [r3, #4]
 801af6c:	60fb      	str	r3, [r7, #12]
 801af6e:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 801af70:	687b      	ldr	r3, [r7, #4]
 801af72:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 801af74:	4619      	mov	r1, r3
 801af76:	6878      	ldr	r0, [r7, #4]
 801af78:	f7ff f9d4 	bl	801a324 <HAL_UARTEx_RxEventCallback>
 801af7c:	e002      	b.n	801af84 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 801af7e:	6878      	ldr	r0, [r7, #4]
 801af80:	f7ff f994 	bl	801a2ac <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 801af84:	2300      	movs	r3, #0
 801af86:	e002      	b.n	801af8e <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 801af88:	2300      	movs	r3, #0
 801af8a:	e000      	b.n	801af8e <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 801af8c:	2302      	movs	r3, #2
  }
}
 801af8e:	4618      	mov	r0, r3
 801af90:	3730      	adds	r7, #48	@ 0x30
 801af92:	46bd      	mov	sp, r7
 801af94:	bd80      	pop	{r7, pc}
	...

0801af98 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 801af98:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 801af9c:	b0c0      	sub	sp, #256	@ 0x100
 801af9e:	af00      	add	r7, sp, #0
 801afa0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 801afa4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801afa8:	681b      	ldr	r3, [r3, #0]
 801afaa:	691b      	ldr	r3, [r3, #16]
 801afac:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 801afb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801afb4:	68d9      	ldr	r1, [r3, #12]
 801afb6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801afba:	681a      	ldr	r2, [r3, #0]
 801afbc:	ea40 0301 	orr.w	r3, r0, r1
 801afc0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 801afc2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801afc6:	689a      	ldr	r2, [r3, #8]
 801afc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801afcc:	691b      	ldr	r3, [r3, #16]
 801afce:	431a      	orrs	r2, r3
 801afd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801afd4:	695b      	ldr	r3, [r3, #20]
 801afd6:	431a      	orrs	r2, r3
 801afd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801afdc:	69db      	ldr	r3, [r3, #28]
 801afde:	4313      	orrs	r3, r2
 801afe0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 801afe4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801afe8:	681b      	ldr	r3, [r3, #0]
 801afea:	68db      	ldr	r3, [r3, #12]
 801afec:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 801aff0:	f021 010c 	bic.w	r1, r1, #12
 801aff4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801aff8:	681a      	ldr	r2, [r3, #0]
 801affa:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 801affe:	430b      	orrs	r3, r1
 801b000:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 801b002:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801b006:	681b      	ldr	r3, [r3, #0]
 801b008:	695b      	ldr	r3, [r3, #20]
 801b00a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 801b00e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801b012:	6999      	ldr	r1, [r3, #24]
 801b014:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801b018:	681a      	ldr	r2, [r3, #0]
 801b01a:	ea40 0301 	orr.w	r3, r0, r1
 801b01e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 801b020:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801b024:	681a      	ldr	r2, [r3, #0]
 801b026:	4b8f      	ldr	r3, [pc, #572]	@ (801b264 <UART_SetConfig+0x2cc>)
 801b028:	429a      	cmp	r2, r3
 801b02a:	d005      	beq.n	801b038 <UART_SetConfig+0xa0>
 801b02c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801b030:	681a      	ldr	r2, [r3, #0]
 801b032:	4b8d      	ldr	r3, [pc, #564]	@ (801b268 <UART_SetConfig+0x2d0>)
 801b034:	429a      	cmp	r2, r3
 801b036:	d104      	bne.n	801b042 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 801b038:	f7f1 fe0e 	bl	800cc58 <HAL_RCC_GetPCLK2Freq>
 801b03c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 801b040:	e003      	b.n	801b04a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 801b042:	f7f1 fdf5 	bl	800cc30 <HAL_RCC_GetPCLK1Freq>
 801b046:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 801b04a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801b04e:	69db      	ldr	r3, [r3, #28]
 801b050:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 801b054:	f040 810c 	bne.w	801b270 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 801b058:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 801b05c:	2200      	movs	r2, #0
 801b05e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 801b062:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 801b066:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 801b06a:	4622      	mov	r2, r4
 801b06c:	462b      	mov	r3, r5
 801b06e:	1891      	adds	r1, r2, r2
 801b070:	65b9      	str	r1, [r7, #88]	@ 0x58
 801b072:	415b      	adcs	r3, r3
 801b074:	65fb      	str	r3, [r7, #92]	@ 0x5c
 801b076:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 801b07a:	4621      	mov	r1, r4
 801b07c:	eb12 0801 	adds.w	r8, r2, r1
 801b080:	4629      	mov	r1, r5
 801b082:	eb43 0901 	adc.w	r9, r3, r1
 801b086:	f04f 0200 	mov.w	r2, #0
 801b08a:	f04f 0300 	mov.w	r3, #0
 801b08e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 801b092:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 801b096:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 801b09a:	4690      	mov	r8, r2
 801b09c:	4699      	mov	r9, r3
 801b09e:	4623      	mov	r3, r4
 801b0a0:	eb18 0303 	adds.w	r3, r8, r3
 801b0a4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 801b0a8:	462b      	mov	r3, r5
 801b0aa:	eb49 0303 	adc.w	r3, r9, r3
 801b0ae:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 801b0b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801b0b6:	685b      	ldr	r3, [r3, #4]
 801b0b8:	2200      	movs	r2, #0
 801b0ba:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 801b0be:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 801b0c2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 801b0c6:	460b      	mov	r3, r1
 801b0c8:	18db      	adds	r3, r3, r3
 801b0ca:	653b      	str	r3, [r7, #80]	@ 0x50
 801b0cc:	4613      	mov	r3, r2
 801b0ce:	eb42 0303 	adc.w	r3, r2, r3
 801b0d2:	657b      	str	r3, [r7, #84]	@ 0x54
 801b0d4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 801b0d8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 801b0dc:	f7e5 ff0a 	bl	8000ef4 <__aeabi_uldivmod>
 801b0e0:	4602      	mov	r2, r0
 801b0e2:	460b      	mov	r3, r1
 801b0e4:	4b61      	ldr	r3, [pc, #388]	@ (801b26c <UART_SetConfig+0x2d4>)
 801b0e6:	fba3 2302 	umull	r2, r3, r3, r2
 801b0ea:	095b      	lsrs	r3, r3, #5
 801b0ec:	011c      	lsls	r4, r3, #4
 801b0ee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 801b0f2:	2200      	movs	r2, #0
 801b0f4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 801b0f8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 801b0fc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 801b100:	4642      	mov	r2, r8
 801b102:	464b      	mov	r3, r9
 801b104:	1891      	adds	r1, r2, r2
 801b106:	64b9      	str	r1, [r7, #72]	@ 0x48
 801b108:	415b      	adcs	r3, r3
 801b10a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801b10c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 801b110:	4641      	mov	r1, r8
 801b112:	eb12 0a01 	adds.w	sl, r2, r1
 801b116:	4649      	mov	r1, r9
 801b118:	eb43 0b01 	adc.w	fp, r3, r1
 801b11c:	f04f 0200 	mov.w	r2, #0
 801b120:	f04f 0300 	mov.w	r3, #0
 801b124:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 801b128:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 801b12c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 801b130:	4692      	mov	sl, r2
 801b132:	469b      	mov	fp, r3
 801b134:	4643      	mov	r3, r8
 801b136:	eb1a 0303 	adds.w	r3, sl, r3
 801b13a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 801b13e:	464b      	mov	r3, r9
 801b140:	eb4b 0303 	adc.w	r3, fp, r3
 801b144:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 801b148:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801b14c:	685b      	ldr	r3, [r3, #4]
 801b14e:	2200      	movs	r2, #0
 801b150:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 801b154:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 801b158:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 801b15c:	460b      	mov	r3, r1
 801b15e:	18db      	adds	r3, r3, r3
 801b160:	643b      	str	r3, [r7, #64]	@ 0x40
 801b162:	4613      	mov	r3, r2
 801b164:	eb42 0303 	adc.w	r3, r2, r3
 801b168:	647b      	str	r3, [r7, #68]	@ 0x44
 801b16a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 801b16e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 801b172:	f7e5 febf 	bl	8000ef4 <__aeabi_uldivmod>
 801b176:	4602      	mov	r2, r0
 801b178:	460b      	mov	r3, r1
 801b17a:	4611      	mov	r1, r2
 801b17c:	4b3b      	ldr	r3, [pc, #236]	@ (801b26c <UART_SetConfig+0x2d4>)
 801b17e:	fba3 2301 	umull	r2, r3, r3, r1
 801b182:	095b      	lsrs	r3, r3, #5
 801b184:	2264      	movs	r2, #100	@ 0x64
 801b186:	fb02 f303 	mul.w	r3, r2, r3
 801b18a:	1acb      	subs	r3, r1, r3
 801b18c:	00db      	lsls	r3, r3, #3
 801b18e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 801b192:	4b36      	ldr	r3, [pc, #216]	@ (801b26c <UART_SetConfig+0x2d4>)
 801b194:	fba3 2302 	umull	r2, r3, r3, r2
 801b198:	095b      	lsrs	r3, r3, #5
 801b19a:	005b      	lsls	r3, r3, #1
 801b19c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 801b1a0:	441c      	add	r4, r3
 801b1a2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 801b1a6:	2200      	movs	r2, #0
 801b1a8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 801b1ac:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 801b1b0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 801b1b4:	4642      	mov	r2, r8
 801b1b6:	464b      	mov	r3, r9
 801b1b8:	1891      	adds	r1, r2, r2
 801b1ba:	63b9      	str	r1, [r7, #56]	@ 0x38
 801b1bc:	415b      	adcs	r3, r3
 801b1be:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801b1c0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 801b1c4:	4641      	mov	r1, r8
 801b1c6:	1851      	adds	r1, r2, r1
 801b1c8:	6339      	str	r1, [r7, #48]	@ 0x30
 801b1ca:	4649      	mov	r1, r9
 801b1cc:	414b      	adcs	r3, r1
 801b1ce:	637b      	str	r3, [r7, #52]	@ 0x34
 801b1d0:	f04f 0200 	mov.w	r2, #0
 801b1d4:	f04f 0300 	mov.w	r3, #0
 801b1d8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 801b1dc:	4659      	mov	r1, fp
 801b1de:	00cb      	lsls	r3, r1, #3
 801b1e0:	4651      	mov	r1, sl
 801b1e2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 801b1e6:	4651      	mov	r1, sl
 801b1e8:	00ca      	lsls	r2, r1, #3
 801b1ea:	4610      	mov	r0, r2
 801b1ec:	4619      	mov	r1, r3
 801b1ee:	4603      	mov	r3, r0
 801b1f0:	4642      	mov	r2, r8
 801b1f2:	189b      	adds	r3, r3, r2
 801b1f4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 801b1f8:	464b      	mov	r3, r9
 801b1fa:	460a      	mov	r2, r1
 801b1fc:	eb42 0303 	adc.w	r3, r2, r3
 801b200:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 801b204:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801b208:	685b      	ldr	r3, [r3, #4]
 801b20a:	2200      	movs	r2, #0
 801b20c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 801b210:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 801b214:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 801b218:	460b      	mov	r3, r1
 801b21a:	18db      	adds	r3, r3, r3
 801b21c:	62bb      	str	r3, [r7, #40]	@ 0x28
 801b21e:	4613      	mov	r3, r2
 801b220:	eb42 0303 	adc.w	r3, r2, r3
 801b224:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801b226:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 801b22a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 801b22e:	f7e5 fe61 	bl	8000ef4 <__aeabi_uldivmod>
 801b232:	4602      	mov	r2, r0
 801b234:	460b      	mov	r3, r1
 801b236:	4b0d      	ldr	r3, [pc, #52]	@ (801b26c <UART_SetConfig+0x2d4>)
 801b238:	fba3 1302 	umull	r1, r3, r3, r2
 801b23c:	095b      	lsrs	r3, r3, #5
 801b23e:	2164      	movs	r1, #100	@ 0x64
 801b240:	fb01 f303 	mul.w	r3, r1, r3
 801b244:	1ad3      	subs	r3, r2, r3
 801b246:	00db      	lsls	r3, r3, #3
 801b248:	3332      	adds	r3, #50	@ 0x32
 801b24a:	4a08      	ldr	r2, [pc, #32]	@ (801b26c <UART_SetConfig+0x2d4>)
 801b24c:	fba2 2303 	umull	r2, r3, r2, r3
 801b250:	095b      	lsrs	r3, r3, #5
 801b252:	f003 0207 	and.w	r2, r3, #7
 801b256:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801b25a:	681b      	ldr	r3, [r3, #0]
 801b25c:	4422      	add	r2, r4
 801b25e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 801b260:	e106      	b.n	801b470 <UART_SetConfig+0x4d8>
 801b262:	bf00      	nop
 801b264:	40011000 	.word	0x40011000
 801b268:	40011400 	.word	0x40011400
 801b26c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 801b270:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 801b274:	2200      	movs	r2, #0
 801b276:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 801b27a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 801b27e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 801b282:	4642      	mov	r2, r8
 801b284:	464b      	mov	r3, r9
 801b286:	1891      	adds	r1, r2, r2
 801b288:	6239      	str	r1, [r7, #32]
 801b28a:	415b      	adcs	r3, r3
 801b28c:	627b      	str	r3, [r7, #36]	@ 0x24
 801b28e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 801b292:	4641      	mov	r1, r8
 801b294:	1854      	adds	r4, r2, r1
 801b296:	4649      	mov	r1, r9
 801b298:	eb43 0501 	adc.w	r5, r3, r1
 801b29c:	f04f 0200 	mov.w	r2, #0
 801b2a0:	f04f 0300 	mov.w	r3, #0
 801b2a4:	00eb      	lsls	r3, r5, #3
 801b2a6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 801b2aa:	00e2      	lsls	r2, r4, #3
 801b2ac:	4614      	mov	r4, r2
 801b2ae:	461d      	mov	r5, r3
 801b2b0:	4643      	mov	r3, r8
 801b2b2:	18e3      	adds	r3, r4, r3
 801b2b4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 801b2b8:	464b      	mov	r3, r9
 801b2ba:	eb45 0303 	adc.w	r3, r5, r3
 801b2be:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 801b2c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801b2c6:	685b      	ldr	r3, [r3, #4]
 801b2c8:	2200      	movs	r2, #0
 801b2ca:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 801b2ce:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 801b2d2:	f04f 0200 	mov.w	r2, #0
 801b2d6:	f04f 0300 	mov.w	r3, #0
 801b2da:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 801b2de:	4629      	mov	r1, r5
 801b2e0:	008b      	lsls	r3, r1, #2
 801b2e2:	4621      	mov	r1, r4
 801b2e4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 801b2e8:	4621      	mov	r1, r4
 801b2ea:	008a      	lsls	r2, r1, #2
 801b2ec:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 801b2f0:	f7e5 fe00 	bl	8000ef4 <__aeabi_uldivmod>
 801b2f4:	4602      	mov	r2, r0
 801b2f6:	460b      	mov	r3, r1
 801b2f8:	4b60      	ldr	r3, [pc, #384]	@ (801b47c <UART_SetConfig+0x4e4>)
 801b2fa:	fba3 2302 	umull	r2, r3, r3, r2
 801b2fe:	095b      	lsrs	r3, r3, #5
 801b300:	011c      	lsls	r4, r3, #4
 801b302:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 801b306:	2200      	movs	r2, #0
 801b308:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 801b30c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 801b310:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 801b314:	4642      	mov	r2, r8
 801b316:	464b      	mov	r3, r9
 801b318:	1891      	adds	r1, r2, r2
 801b31a:	61b9      	str	r1, [r7, #24]
 801b31c:	415b      	adcs	r3, r3
 801b31e:	61fb      	str	r3, [r7, #28]
 801b320:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 801b324:	4641      	mov	r1, r8
 801b326:	1851      	adds	r1, r2, r1
 801b328:	6139      	str	r1, [r7, #16]
 801b32a:	4649      	mov	r1, r9
 801b32c:	414b      	adcs	r3, r1
 801b32e:	617b      	str	r3, [r7, #20]
 801b330:	f04f 0200 	mov.w	r2, #0
 801b334:	f04f 0300 	mov.w	r3, #0
 801b338:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 801b33c:	4659      	mov	r1, fp
 801b33e:	00cb      	lsls	r3, r1, #3
 801b340:	4651      	mov	r1, sl
 801b342:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 801b346:	4651      	mov	r1, sl
 801b348:	00ca      	lsls	r2, r1, #3
 801b34a:	4610      	mov	r0, r2
 801b34c:	4619      	mov	r1, r3
 801b34e:	4603      	mov	r3, r0
 801b350:	4642      	mov	r2, r8
 801b352:	189b      	adds	r3, r3, r2
 801b354:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 801b358:	464b      	mov	r3, r9
 801b35a:	460a      	mov	r2, r1
 801b35c:	eb42 0303 	adc.w	r3, r2, r3
 801b360:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 801b364:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801b368:	685b      	ldr	r3, [r3, #4]
 801b36a:	2200      	movs	r2, #0
 801b36c:	67bb      	str	r3, [r7, #120]	@ 0x78
 801b36e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 801b370:	f04f 0200 	mov.w	r2, #0
 801b374:	f04f 0300 	mov.w	r3, #0
 801b378:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 801b37c:	4649      	mov	r1, r9
 801b37e:	008b      	lsls	r3, r1, #2
 801b380:	4641      	mov	r1, r8
 801b382:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 801b386:	4641      	mov	r1, r8
 801b388:	008a      	lsls	r2, r1, #2
 801b38a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 801b38e:	f7e5 fdb1 	bl	8000ef4 <__aeabi_uldivmod>
 801b392:	4602      	mov	r2, r0
 801b394:	460b      	mov	r3, r1
 801b396:	4611      	mov	r1, r2
 801b398:	4b38      	ldr	r3, [pc, #224]	@ (801b47c <UART_SetConfig+0x4e4>)
 801b39a:	fba3 2301 	umull	r2, r3, r3, r1
 801b39e:	095b      	lsrs	r3, r3, #5
 801b3a0:	2264      	movs	r2, #100	@ 0x64
 801b3a2:	fb02 f303 	mul.w	r3, r2, r3
 801b3a6:	1acb      	subs	r3, r1, r3
 801b3a8:	011b      	lsls	r3, r3, #4
 801b3aa:	3332      	adds	r3, #50	@ 0x32
 801b3ac:	4a33      	ldr	r2, [pc, #204]	@ (801b47c <UART_SetConfig+0x4e4>)
 801b3ae:	fba2 2303 	umull	r2, r3, r2, r3
 801b3b2:	095b      	lsrs	r3, r3, #5
 801b3b4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801b3b8:	441c      	add	r4, r3
 801b3ba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 801b3be:	2200      	movs	r2, #0
 801b3c0:	673b      	str	r3, [r7, #112]	@ 0x70
 801b3c2:	677a      	str	r2, [r7, #116]	@ 0x74
 801b3c4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 801b3c8:	4642      	mov	r2, r8
 801b3ca:	464b      	mov	r3, r9
 801b3cc:	1891      	adds	r1, r2, r2
 801b3ce:	60b9      	str	r1, [r7, #8]
 801b3d0:	415b      	adcs	r3, r3
 801b3d2:	60fb      	str	r3, [r7, #12]
 801b3d4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 801b3d8:	4641      	mov	r1, r8
 801b3da:	1851      	adds	r1, r2, r1
 801b3dc:	6039      	str	r1, [r7, #0]
 801b3de:	4649      	mov	r1, r9
 801b3e0:	414b      	adcs	r3, r1
 801b3e2:	607b      	str	r3, [r7, #4]
 801b3e4:	f04f 0200 	mov.w	r2, #0
 801b3e8:	f04f 0300 	mov.w	r3, #0
 801b3ec:	e9d7 ab00 	ldrd	sl, fp, [r7]
 801b3f0:	4659      	mov	r1, fp
 801b3f2:	00cb      	lsls	r3, r1, #3
 801b3f4:	4651      	mov	r1, sl
 801b3f6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 801b3fa:	4651      	mov	r1, sl
 801b3fc:	00ca      	lsls	r2, r1, #3
 801b3fe:	4610      	mov	r0, r2
 801b400:	4619      	mov	r1, r3
 801b402:	4603      	mov	r3, r0
 801b404:	4642      	mov	r2, r8
 801b406:	189b      	adds	r3, r3, r2
 801b408:	66bb      	str	r3, [r7, #104]	@ 0x68
 801b40a:	464b      	mov	r3, r9
 801b40c:	460a      	mov	r2, r1
 801b40e:	eb42 0303 	adc.w	r3, r2, r3
 801b412:	66fb      	str	r3, [r7, #108]	@ 0x6c
 801b414:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801b418:	685b      	ldr	r3, [r3, #4]
 801b41a:	2200      	movs	r2, #0
 801b41c:	663b      	str	r3, [r7, #96]	@ 0x60
 801b41e:	667a      	str	r2, [r7, #100]	@ 0x64
 801b420:	f04f 0200 	mov.w	r2, #0
 801b424:	f04f 0300 	mov.w	r3, #0
 801b428:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 801b42c:	4649      	mov	r1, r9
 801b42e:	008b      	lsls	r3, r1, #2
 801b430:	4641      	mov	r1, r8
 801b432:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 801b436:	4641      	mov	r1, r8
 801b438:	008a      	lsls	r2, r1, #2
 801b43a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 801b43e:	f7e5 fd59 	bl	8000ef4 <__aeabi_uldivmod>
 801b442:	4602      	mov	r2, r0
 801b444:	460b      	mov	r3, r1
 801b446:	4b0d      	ldr	r3, [pc, #52]	@ (801b47c <UART_SetConfig+0x4e4>)
 801b448:	fba3 1302 	umull	r1, r3, r3, r2
 801b44c:	095b      	lsrs	r3, r3, #5
 801b44e:	2164      	movs	r1, #100	@ 0x64
 801b450:	fb01 f303 	mul.w	r3, r1, r3
 801b454:	1ad3      	subs	r3, r2, r3
 801b456:	011b      	lsls	r3, r3, #4
 801b458:	3332      	adds	r3, #50	@ 0x32
 801b45a:	4a08      	ldr	r2, [pc, #32]	@ (801b47c <UART_SetConfig+0x4e4>)
 801b45c:	fba2 2303 	umull	r2, r3, r2, r3
 801b460:	095b      	lsrs	r3, r3, #5
 801b462:	f003 020f 	and.w	r2, r3, #15
 801b466:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801b46a:	681b      	ldr	r3, [r3, #0]
 801b46c:	4422      	add	r2, r4
 801b46e:	609a      	str	r2, [r3, #8]
}
 801b470:	bf00      	nop
 801b472:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 801b476:	46bd      	mov	sp, r7
 801b478:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 801b47c:	51eb851f 	.word	0x51eb851f

0801b480 <ADE9000_Read_Monitoring>:
	.CIGAIN0      = {0x041,}, .CIGAIN1      = {0x042,}, .CIGAIN2      = {0x043,}, .CIGAIN3      = {0x044,}, .CIGAIN4      = {0x045,},

};

// ADE9000 Data Masking & parsing
void ADE9000_Read_Monitoring(void){
 801b480:	b580      	push	{r7, lr}
 801b482:	af00      	add	r7, sp, #0

	// Voltage //
	ADE9000.AVRMS1012.DIGIT.u32 = ADE_Read32(ADE9000.AVRMS1012.addr) ;
 801b484:	4b91      	ldr	r3, [pc, #580]	@ (801b6cc <ADE9000_Read_Monitoring+0x24c>)
 801b486:	f8b3 31b0 	ldrh.w	r3, [r3, #432]	@ 0x1b0
 801b48a:	4618      	mov	r0, r3
 801b48c:	f002 fada 	bl	801da44 <ADE_Read32>
 801b490:	4603      	mov	r3, r0
 801b492:	4a8e      	ldr	r2, [pc, #568]	@ (801b6cc <ADE9000_Read_Monitoring+0x24c>)
 801b494:	f8c2 31b4 	str.w	r3, [r2, #436]	@ 0x1b4
	ADE9000.BVRMS1012.DIGIT.u32 = ADE_Read32(ADE9000.CVRMS1012.addr) ;		// ADE9000 Phase C - A 120 
 801b498:	4b8c      	ldr	r3, [pc, #560]	@ (801b6cc <ADE9000_Read_Monitoring+0x24c>)
 801b49a:	f8b3 3530 	ldrh.w	r3, [r3, #1328]	@ 0x530
 801b49e:	4618      	mov	r0, r3
 801b4a0:	f002 fad0 	bl	801da44 <ADE_Read32>
 801b4a4:	4603      	mov	r3, r0
 801b4a6:	4a89      	ldr	r2, [pc, #548]	@ (801b6cc <ADE9000_Read_Monitoring+0x24c>)
 801b4a8:	f8c2 3374 	str.w	r3, [r2, #884]	@ 0x374
	ADE9000.CVRMS1012.DIGIT.u32 = ADE_Read32(ADE9000.BVRMS1012.addr) ;		// ADE9000 Phase B - A 120 
 801b4ac:	4b87      	ldr	r3, [pc, #540]	@ (801b6cc <ADE9000_Read_Monitoring+0x24c>)
 801b4ae:	f8b3 3370 	ldrh.w	r3, [r3, #880]	@ 0x370
 801b4b2:	4618      	mov	r0, r3
 801b4b4:	f002 fac6 	bl	801da44 <ADE_Read32>
 801b4b8:	4603      	mov	r3, r0
 801b4ba:	4a84      	ldr	r2, [pc, #528]	@ (801b6cc <ADE9000_Read_Monitoring+0x24c>)
 801b4bc:	f8c2 3534 	str.w	r3, [r2, #1332]	@ 0x534
//	ADE9000.AVRMS1012.DIGIT.u32 = ADE_Read32(ADE9000.AVRMS1012.addr) ;
//	ADE9000.CVRMS1012.DIGIT.u32 = ADE_Read32(ADE9000.BVRMS1012.addr) ;
//	ADE9000.BVRMS1012.DIGIT.u32 = ADE_Read32(ADE9000.CVRMS1012.addr) ;

	// Current //
	ADE9000.AIRMS1012.DIGIT.u32 = ADE_Read32(ADE9000.AIRMS1012.addr);
 801b4c0:	4b82      	ldr	r3, [pc, #520]	@ (801b6cc <ADE9000_Read_Monitoring+0x24c>)
 801b4c2:	f8b3 31a0 	ldrh.w	r3, [r3, #416]	@ 0x1a0
 801b4c6:	4618      	mov	r0, r3
 801b4c8:	f002 fabc 	bl	801da44 <ADE_Read32>
 801b4cc:	4603      	mov	r3, r0
 801b4ce:	4a7f      	ldr	r2, [pc, #508]	@ (801b6cc <ADE9000_Read_Monitoring+0x24c>)
 801b4d0:	f8c2 31a4 	str.w	r3, [r2, #420]	@ 0x1a4
	ADE9000.BIRMS1012.DIGIT.u32 = ADE_Read32(ADE9000.BIRMS1012.addr);
 801b4d4:	4b7d      	ldr	r3, [pc, #500]	@ (801b6cc <ADE9000_Read_Monitoring+0x24c>)
 801b4d6:	f8b3 3360 	ldrh.w	r3, [r3, #864]	@ 0x360
 801b4da:	4618      	mov	r0, r3
 801b4dc:	f002 fab2 	bl	801da44 <ADE_Read32>
 801b4e0:	4603      	mov	r3, r0
 801b4e2:	4a7a      	ldr	r2, [pc, #488]	@ (801b6cc <ADE9000_Read_Monitoring+0x24c>)
 801b4e4:	f8c2 3364 	str.w	r3, [r2, #868]	@ 0x364
	ADE9000.CIRMS1012.DIGIT.u32 = ADE_Read32(ADE9000.CIRMS1012.addr);
 801b4e8:	4b78      	ldr	r3, [pc, #480]	@ (801b6cc <ADE9000_Read_Monitoring+0x24c>)
 801b4ea:	f8b3 3520 	ldrh.w	r3, [r3, #1312]	@ 0x520
 801b4ee:	4618      	mov	r0, r3
 801b4f0:	f002 faa8 	bl	801da44 <ADE_Read32>
 801b4f4:	4603      	mov	r3, r0
 801b4f6:	4a75      	ldr	r2, [pc, #468]	@ (801b6cc <ADE9000_Read_Monitoring+0x24c>)
 801b4f8:	f8c2 3524 	str.w	r3, [r2, #1316]	@ 0x524

	ADE9000.AIFRMS.DIGIT.u32 = ADE_Read32(ADE9000.AIFRMS.addr);
 801b4fc:	4b73      	ldr	r3, [pc, #460]	@ (801b6cc <ADE9000_Read_Monitoring+0x24c>)
 801b4fe:	f8b3 35a0 	ldrh.w	r3, [r3, #1440]	@ 0x5a0
 801b502:	4618      	mov	r0, r3
 801b504:	f002 fa9e 	bl	801da44 <ADE_Read32>
 801b508:	4603      	mov	r3, r0
 801b50a:	4a70      	ldr	r2, [pc, #448]	@ (801b6cc <ADE9000_Read_Monitoring+0x24c>)
 801b50c:	f8c2 35a4 	str.w	r3, [r2, #1444]	@ 0x5a4
	ADE9000.BIFRMS.DIGIT.u32 = ADE_Read32(ADE9000.BIFRMS.addr);
 801b510:	4b6e      	ldr	r3, [pc, #440]	@ (801b6cc <ADE9000_Read_Monitoring+0x24c>)
 801b512:	f8b3 35b0 	ldrh.w	r3, [r3, #1456]	@ 0x5b0
 801b516:	4618      	mov	r0, r3
 801b518:	f002 fa94 	bl	801da44 <ADE_Read32>
 801b51c:	4603      	mov	r3, r0
 801b51e:	4a6b      	ldr	r2, [pc, #428]	@ (801b6cc <ADE9000_Read_Monitoring+0x24c>)
 801b520:	f8c2 35b4 	str.w	r3, [r2, #1460]	@ 0x5b4
	ADE9000.CIFRMS.DIGIT.u32 = ADE_Read32(ADE9000.CIFRMS.addr);
 801b524:	4b69      	ldr	r3, [pc, #420]	@ (801b6cc <ADE9000_Read_Monitoring+0x24c>)
 801b526:	f8b3 35c0 	ldrh.w	r3, [r3, #1472]	@ 0x5c0
 801b52a:	4618      	mov	r0, r3
 801b52c:	f002 fa8a 	bl	801da44 <ADE_Read32>
 801b530:	4603      	mov	r3, r0
 801b532:	4a66      	ldr	r2, [pc, #408]	@ (801b6cc <ADE9000_Read_Monitoring+0x24c>)
 801b534:	f8c2 35c4 	str.w	r3, [r2, #1476]	@ 0x5c4

	// Frequency //
	ADE9000.APERIOD.DIGIT.u32 = ADE_Read32(ADE9000.APERIOD.addr);
 801b538:	4b64      	ldr	r3, [pc, #400]	@ (801b6cc <ADE9000_Read_Monitoring+0x24c>)
 801b53a:	f8b3 3860 	ldrh.w	r3, [r3, #2144]	@ 0x860
 801b53e:	4618      	mov	r0, r3
 801b540:	f002 fa80 	bl	801da44 <ADE_Read32>
 801b544:	4603      	mov	r3, r0
 801b546:	4a61      	ldr	r2, [pc, #388]	@ (801b6cc <ADE9000_Read_Monitoring+0x24c>)
 801b548:	f8c2 3864 	str.w	r3, [r2, #2148]	@ 0x864
	ADE9000.BPERIOD.DIGIT.u32 = ADE_Read32(ADE9000.BPERIOD.addr);
 801b54c:	4b5f      	ldr	r3, [pc, #380]	@ (801b6cc <ADE9000_Read_Monitoring+0x24c>)
 801b54e:	f8b3 3870 	ldrh.w	r3, [r3, #2160]	@ 0x870
 801b552:	4618      	mov	r0, r3
 801b554:	f002 fa76 	bl	801da44 <ADE_Read32>
 801b558:	4603      	mov	r3, r0
 801b55a:	4a5c      	ldr	r2, [pc, #368]	@ (801b6cc <ADE9000_Read_Monitoring+0x24c>)
 801b55c:	f8c2 3874 	str.w	r3, [r2, #2164]	@ 0x874
	ADE9000.CPERIOD.DIGIT.u32 = ADE_Read32(ADE9000.CPERIOD.addr);
 801b560:	4b5a      	ldr	r3, [pc, #360]	@ (801b6cc <ADE9000_Read_Monitoring+0x24c>)
 801b562:	f8b3 3880 	ldrh.w	r3, [r3, #2176]	@ 0x880
 801b566:	4618      	mov	r0, r3
 801b568:	f002 fa6c 	bl	801da44 <ADE_Read32>
 801b56c:	4603      	mov	r3, r0
 801b56e:	4a57      	ldr	r2, [pc, #348]	@ (801b6cc <ADE9000_Read_Monitoring+0x24c>)
 801b570:	f8c2 3884 	str.w	r3, [r2, #2180]	@ 0x884
	ADE9000.COM_PERIOD.DIGIT.u32 = ADE_Read32(ADE9000.COM_PERIOD.addr);
 801b574:	4b55      	ldr	r3, [pc, #340]	@ (801b6cc <ADE9000_Read_Monitoring+0x24c>)
 801b576:	f8b3 3890 	ldrh.w	r3, [r3, #2192]	@ 0x890
 801b57a:	4618      	mov	r0, r3
 801b57c:	f002 fa62 	bl	801da44 <ADE_Read32>
 801b580:	4603      	mov	r3, r0
 801b582:	4a52      	ldr	r2, [pc, #328]	@ (801b6cc <ADE9000_Read_Monitoring+0x24c>)
 801b584:	f8c2 3894 	str.w	r3, [r2, #2196]	@ 0x894

	// ANGLE //
	ADE9000.ANGL_VA_VB.DIGIT.u16 = ADE_Read16(ADE9000.ANGL_VA_VB.addr);
 801b588:	4b50      	ldr	r3, [pc, #320]	@ (801b6cc <ADE9000_Read_Monitoring+0x24c>)
 801b58a:	f8b3 38a0 	ldrh.w	r3, [r3, #2208]	@ 0x8a0
 801b58e:	4618      	mov	r0, r3
 801b590:	f002 fa94 	bl	801dabc <ADE_Read16>
 801b594:	4603      	mov	r3, r0
 801b596:	461a      	mov	r2, r3
 801b598:	4b4c      	ldr	r3, [pc, #304]	@ (801b6cc <ADE9000_Read_Monitoring+0x24c>)
 801b59a:	f8a3 28a4 	strh.w	r2, [r3, #2212]	@ 0x8a4
	ADE9000.ANGL_VB_VC.DIGIT.u16 = ADE_Read16(ADE9000.ANGL_VB_VC.addr);
 801b59e:	4b4b      	ldr	r3, [pc, #300]	@ (801b6cc <ADE9000_Read_Monitoring+0x24c>)
 801b5a0:	f8b3 38b0 	ldrh.w	r3, [r3, #2224]	@ 0x8b0
 801b5a4:	4618      	mov	r0, r3
 801b5a6:	f002 fa89 	bl	801dabc <ADE_Read16>
 801b5aa:	4603      	mov	r3, r0
 801b5ac:	461a      	mov	r2, r3
 801b5ae:	4b47      	ldr	r3, [pc, #284]	@ (801b6cc <ADE9000_Read_Monitoring+0x24c>)
 801b5b0:	f8a3 28b4 	strh.w	r2, [r3, #2228]	@ 0x8b4
	ADE9000.ANGL_VA_VC.DIGIT.u16 = ADE_Read16(ADE9000.ANGL_VA_VC.addr);
 801b5b4:	4b45      	ldr	r3, [pc, #276]	@ (801b6cc <ADE9000_Read_Monitoring+0x24c>)
 801b5b6:	f8b3 38c0 	ldrh.w	r3, [r3, #2240]	@ 0x8c0
 801b5ba:	4618      	mov	r0, r3
 801b5bc:	f002 fa7e 	bl	801dabc <ADE_Read16>
 801b5c0:	4603      	mov	r3, r0
 801b5c2:	461a      	mov	r2, r3
 801b5c4:	4b41      	ldr	r3, [pc, #260]	@ (801b6cc <ADE9000_Read_Monitoring+0x24c>)
 801b5c6:	f8a3 28c4 	strh.w	r2, [r3, #2244]	@ 0x8c4

	ADE9000.ANGL_VA_IA.DIGIT.u16 = ADE_Read16(ADE9000.ANGL_VA_IA.addr);
 801b5ca:	4b40      	ldr	r3, [pc, #256]	@ (801b6cc <ADE9000_Read_Monitoring+0x24c>)
 801b5cc:	f8b3 38d0 	ldrh.w	r3, [r3, #2256]	@ 0x8d0
 801b5d0:	4618      	mov	r0, r3
 801b5d2:	f002 fa73 	bl	801dabc <ADE_Read16>
 801b5d6:	4603      	mov	r3, r0
 801b5d8:	461a      	mov	r2, r3
 801b5da:	4b3c      	ldr	r3, [pc, #240]	@ (801b6cc <ADE9000_Read_Monitoring+0x24c>)
 801b5dc:	f8a3 28d4 	strh.w	r2, [r3, #2260]	@ 0x8d4
	ADE9000.ANGL_VB_IB.DIGIT.u16 = ADE_Read16(ADE9000.ANGL_VB_IB.addr);
 801b5e0:	4b3a      	ldr	r3, [pc, #232]	@ (801b6cc <ADE9000_Read_Monitoring+0x24c>)
 801b5e2:	f8b3 38e0 	ldrh.w	r3, [r3, #2272]	@ 0x8e0
 801b5e6:	4618      	mov	r0, r3
 801b5e8:	f002 fa68 	bl	801dabc <ADE_Read16>
 801b5ec:	4603      	mov	r3, r0
 801b5ee:	461a      	mov	r2, r3
 801b5f0:	4b36      	ldr	r3, [pc, #216]	@ (801b6cc <ADE9000_Read_Monitoring+0x24c>)
 801b5f2:	f8a3 28e4 	strh.w	r2, [r3, #2276]	@ 0x8e4
	ADE9000.ANGL_VC_IC.DIGIT.u16 = ADE_Read16(ADE9000.ANGL_VC_IC.addr);
 801b5f6:	4b35      	ldr	r3, [pc, #212]	@ (801b6cc <ADE9000_Read_Monitoring+0x24c>)
 801b5f8:	f8b3 38f0 	ldrh.w	r3, [r3, #2288]	@ 0x8f0
 801b5fc:	4618      	mov	r0, r3
 801b5fe:	f002 fa5d 	bl	801dabc <ADE_Read16>
 801b602:	4603      	mov	r3, r0
 801b604:	461a      	mov	r2, r3
 801b606:	4b31      	ldr	r3, [pc, #196]	@ (801b6cc <ADE9000_Read_Monitoring+0x24c>)
 801b608:	f8a3 28f4 	strh.w	r2, [r3, #2292]	@ 0x8f4

	ADE9000.ANGL_IA_IB.DIGIT.u16 = ADE_Read16(ADE9000.ANGL_IA_IB.addr);
 801b60c:	4b2f      	ldr	r3, [pc, #188]	@ (801b6cc <ADE9000_Read_Monitoring+0x24c>)
 801b60e:	f8b3 3900 	ldrh.w	r3, [r3, #2304]	@ 0x900
 801b612:	4618      	mov	r0, r3
 801b614:	f002 fa52 	bl	801dabc <ADE_Read16>
 801b618:	4603      	mov	r3, r0
 801b61a:	461a      	mov	r2, r3
 801b61c:	4b2b      	ldr	r3, [pc, #172]	@ (801b6cc <ADE9000_Read_Monitoring+0x24c>)
 801b61e:	f8a3 2904 	strh.w	r2, [r3, #2308]	@ 0x904
	ADE9000.ANGL_IB_IC.DIGIT.u16 = ADE_Read16(ADE9000.ANGL_IB_IC.addr);
 801b622:	4b2a      	ldr	r3, [pc, #168]	@ (801b6cc <ADE9000_Read_Monitoring+0x24c>)
 801b624:	f8b3 3910 	ldrh.w	r3, [r3, #2320]	@ 0x910
 801b628:	4618      	mov	r0, r3
 801b62a:	f002 fa47 	bl	801dabc <ADE_Read16>
 801b62e:	4603      	mov	r3, r0
 801b630:	461a      	mov	r2, r3
 801b632:	4b26      	ldr	r3, [pc, #152]	@ (801b6cc <ADE9000_Read_Monitoring+0x24c>)
 801b634:	f8a3 2914 	strh.w	r2, [r3, #2324]	@ 0x914
	ADE9000.ANGL_IA_IC.DIGIT.u16 = ADE_Read16(ADE9000.ANGL_IA_IC.addr);
 801b638:	4b24      	ldr	r3, [pc, #144]	@ (801b6cc <ADE9000_Read_Monitoring+0x24c>)
 801b63a:	f8b3 3920 	ldrh.w	r3, [r3, #2336]	@ 0x920
 801b63e:	4618      	mov	r0, r3
 801b640:	f002 fa3c 	bl	801dabc <ADE_Read16>
 801b644:	4603      	mov	r3, r0
 801b646:	461a      	mov	r2, r3
 801b648:	4b20      	ldr	r3, [pc, #128]	@ (801b6cc <ADE9000_Read_Monitoring+0x24c>)
 801b64a:	f8a3 2924 	strh.w	r2, [r3, #2340]	@ 0x924
	//
	//	ADE9000.APF.DIGIT.s32 =  (int32_t)ADE_Read32(ADE9000.APF.addr);
	//	ADE9000.BPF.DIGIT.s32 =  (int32_t)ADE_Read32(ADE9000.BPF.addr);
	//	ADE9000.CPF.DIGIT.s32 =  (int32_t)ADE_Read32(ADE9000.CPF.addr);

	ADE9000.AVTHD.DIGIT.u32 = ADE_Read32(ADE9000.AVTHD.addr);
 801b64e:	4b1f      	ldr	r3, [pc, #124]	@ (801b6cc <ADE9000_Read_Monitoring+0x24c>)
 801b650:	f8b3 3730 	ldrh.w	r3, [r3, #1840]	@ 0x730
 801b654:	4618      	mov	r0, r3
 801b656:	f002 f9f5 	bl	801da44 <ADE_Read32>
 801b65a:	4603      	mov	r3, r0
 801b65c:	4a1b      	ldr	r2, [pc, #108]	@ (801b6cc <ADE9000_Read_Monitoring+0x24c>)
 801b65e:	f8c2 3734 	str.w	r3, [r2, #1844]	@ 0x734
	ADE9000.BVTHD.DIGIT.u32 = ADE_Read32(ADE9000.BVTHD.addr);
 801b662:	4b1a      	ldr	r3, [pc, #104]	@ (801b6cc <ADE9000_Read_Monitoring+0x24c>)
 801b664:	f8b3 3760 	ldrh.w	r3, [r3, #1888]	@ 0x760
 801b668:	4618      	mov	r0, r3
 801b66a:	f002 f9eb 	bl	801da44 <ADE_Read32>
 801b66e:	4603      	mov	r3, r0
 801b670:	4a16      	ldr	r2, [pc, #88]	@ (801b6cc <ADE9000_Read_Monitoring+0x24c>)
 801b672:	f8c2 3764 	str.w	r3, [r2, #1892]	@ 0x764
	ADE9000.CVTHD.DIGIT.u32 = ADE_Read32(ADE9000.CVTHD.addr);
 801b676:	4b15      	ldr	r3, [pc, #84]	@ (801b6cc <ADE9000_Read_Monitoring+0x24c>)
 801b678:	f8b3 3790 	ldrh.w	r3, [r3, #1936]	@ 0x790
 801b67c:	4618      	mov	r0, r3
 801b67e:	f002 f9e1 	bl	801da44 <ADE_Read32>
 801b682:	4603      	mov	r3, r0
 801b684:	4a11      	ldr	r2, [pc, #68]	@ (801b6cc <ADE9000_Read_Monitoring+0x24c>)
 801b686:	f8c2 3794 	str.w	r3, [r2, #1940]	@ 0x794

	ADE9000.AITHD.DIGIT.u32 = ADE_Read32(ADE9000.AITHD.addr);
 801b68a:	4b10      	ldr	r3, [pc, #64]	@ (801b6cc <ADE9000_Read_Monitoring+0x24c>)
 801b68c:	f8b3 3740 	ldrh.w	r3, [r3, #1856]	@ 0x740
 801b690:	4618      	mov	r0, r3
 801b692:	f002 f9d7 	bl	801da44 <ADE_Read32>
 801b696:	4603      	mov	r3, r0
 801b698:	4a0c      	ldr	r2, [pc, #48]	@ (801b6cc <ADE9000_Read_Monitoring+0x24c>)
 801b69a:	f8c2 3744 	str.w	r3, [r2, #1860]	@ 0x744
	ADE9000.BITHD.DIGIT.u32 = ADE_Read32(ADE9000.BITHD.addr);
 801b69e:	4b0b      	ldr	r3, [pc, #44]	@ (801b6cc <ADE9000_Read_Monitoring+0x24c>)
 801b6a0:	f8b3 3770 	ldrh.w	r3, [r3, #1904]	@ 0x770
 801b6a4:	4618      	mov	r0, r3
 801b6a6:	f002 f9cd 	bl	801da44 <ADE_Read32>
 801b6aa:	4603      	mov	r3, r0
 801b6ac:	4a07      	ldr	r2, [pc, #28]	@ (801b6cc <ADE9000_Read_Monitoring+0x24c>)
 801b6ae:	f8c2 3774 	str.w	r3, [r2, #1908]	@ 0x774
	ADE9000.CITHD.DIGIT.u32 = ADE_Read32(ADE9000.CITHD.addr);
 801b6b2:	4b06      	ldr	r3, [pc, #24]	@ (801b6cc <ADE9000_Read_Monitoring+0x24c>)
 801b6b4:	f8b3 37a0 	ldrh.w	r3, [r3, #1952]	@ 0x7a0
 801b6b8:	4618      	mov	r0, r3
 801b6ba:	f002 f9c3 	bl	801da44 <ADE_Read32>
 801b6be:	4603      	mov	r3, r0
 801b6c0:	4a02      	ldr	r2, [pc, #8]	@ (801b6cc <ADE9000_Read_Monitoring+0x24c>)
 801b6c2:	f8c2 37a4 	str.w	r3, [r2, #1956]	@ 0x7a4

}
 801b6c6:	bf00      	nop
 801b6c8:	bd80      	pop	{r7, pc}
 801b6ca:	bf00      	nop
 801b6cc:	20000018 	.word	0x20000018

0801b6d0 <wrap180f>:

// Angle  
float wrap180f(float x){
 801b6d0:	b580      	push	{r7, lr}
 801b6d2:	b082      	sub	sp, #8
 801b6d4:	af00      	add	r7, sp, #0
 801b6d6:	ed87 0a01 	vstr	s0, [r7, #4]
    x = fmodf(x + 180.0f, 360.0f);
 801b6da:	edd7 7a01 	vldr	s15, [r7, #4]
 801b6de:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 801b72c <wrap180f+0x5c>
 801b6e2:	ee77 7a87 	vadd.f32	s15, s15, s14
 801b6e6:	eddf 0a12 	vldr	s1, [pc, #72]	@ 801b730 <wrap180f+0x60>
 801b6ea:	eeb0 0a67 	vmov.f32	s0, s15
 801b6ee:	f007 f9a3 	bl	8022a38 <fmodf>
 801b6f2:	ed87 0a01 	vstr	s0, [r7, #4]
    if (x < 0.0f) x += 360.0f;
 801b6f6:	edd7 7a01 	vldr	s15, [r7, #4]
 801b6fa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 801b6fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b702:	d507      	bpl.n	801b714 <wrap180f+0x44>
 801b704:	edd7 7a01 	vldr	s15, [r7, #4]
 801b708:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 801b730 <wrap180f+0x60>
 801b70c:	ee77 7a87 	vadd.f32	s15, s15, s14
 801b710:	edc7 7a01 	vstr	s15, [r7, #4]
    return x - 180.0f;      // -180..+180
 801b714:	edd7 7a01 	vldr	s15, [r7, #4]
 801b718:	ed9f 7a04 	vldr	s14, [pc, #16]	@ 801b72c <wrap180f+0x5c>
 801b71c:	ee77 7ac7 	vsub.f32	s15, s15, s14
}
 801b720:	eeb0 0a67 	vmov.f32	s0, s15
 801b724:	3708      	adds	r7, #8
 801b726:	46bd      	mov	sp, r7
 801b728:	bd80      	pop	{r7, pc}
 801b72a:	bf00      	nop
 801b72c:	43340000 	.word	0x43340000
 801b730:	43b40000 	.word	0x43b40000

0801b734 <deg2rad>:

// deg2rad :    
static inline float deg2rad(float deg)
{
 801b734:	b480      	push	{r7}
 801b736:	b083      	sub	sp, #12
 801b738:	af00      	add	r7, sp, #0
 801b73a:	ed87 0a01 	vstr	s0, [r7, #4]
	return deg * (float)M_PI / 180.0f;
 801b73e:	edd7 7a01 	vldr	s15, [r7, #4]
 801b742:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 801b764 <deg2rad+0x30>
 801b746:	ee67 7a87 	vmul.f32	s15, s15, s14
 801b74a:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 801b768 <deg2rad+0x34>
 801b74e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 801b752:	eef0 7a66 	vmov.f32	s15, s13
}
 801b756:	eeb0 0a67 	vmov.f32	s0, s15
 801b75a:	370c      	adds	r7, #12
 801b75c:	46bd      	mov	sp, r7
 801b75e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b762:	4770      	bx	lr
 801b764:	40490fdb 	.word	0x40490fdb
 801b768:	43340000 	.word	0x43340000

0801b76c <pf_signed_lagpos_from_deg>:

// Power Factor 
double pf_signed_lagpos_from_deg(double phase_deg){
 801b76c:	b580      	push	{r7, lr}
 801b76e:	b086      	sub	sp, #24
 801b770:	af00      	add	r7, sp, #0
 801b772:	ed87 0b00 	vstr	d0, [r7]
    double phi = deg2rad(phase_deg);
 801b776:	e9d7 0100 	ldrd	r0, r1, [r7]
 801b77a:	f7e5 fb6b 	bl	8000e54 <__aeabi_d2f>
 801b77e:	4603      	mov	r3, r0
 801b780:	ee00 3a10 	vmov	s0, r3
 801b784:	f7ff ffd6 	bl	801b734 <deg2rad>
 801b788:	ee10 3a10 	vmov	r3, s0
 801b78c:	4618      	mov	r0, r3
 801b78e:	f7e5 f811 	bl	80007b4 <__aeabi_f2d>
 801b792:	4602      	mov	r2, r0
 801b794:	460b      	mov	r3, r1
 801b796:	e9c7 2302 	strd	r2, r3, [r7, #8]
    double pf = cosf(phi);              // +: lag, : lead
 801b79a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 801b79e:	f7e5 fb59 	bl	8000e54 <__aeabi_d2f>
 801b7a2:	4603      	mov	r3, r0
 801b7a4:	ee00 3a10 	vmov	s0, r3
 801b7a8:	f007 f966 	bl	8022a78 <cosf>
 801b7ac:	ee10 3a10 	vmov	r3, s0
 801b7b0:	4618      	mov	r0, r3
 801b7b2:	f7e4 ffff 	bl	80007b4 <__aeabi_f2d>
 801b7b6:	4602      	mov	r2, r0
 801b7b8:	460b      	mov	r3, r1
 801b7ba:	e9c7 2304 	strd	r2, r3, [r7, #16]

    if (pf >  1.0f) pf = 1.0f;
 801b7be:	f04f 0200 	mov.w	r2, #0
 801b7c2:	4b13      	ldr	r3, [pc, #76]	@ (801b810 <pf_signed_lagpos_from_deg+0xa4>)
 801b7c4:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 801b7c8:	f7e5 fadc 	bl	8000d84 <__aeabi_dcmpgt>
 801b7cc:	4603      	mov	r3, r0
 801b7ce:	2b00      	cmp	r3, #0
 801b7d0:	d004      	beq.n	801b7dc <pf_signed_lagpos_from_deg+0x70>
 801b7d2:	f04f 0200 	mov.w	r2, #0
 801b7d6:	4b0e      	ldr	r3, [pc, #56]	@ (801b810 <pf_signed_lagpos_from_deg+0xa4>)
 801b7d8:	e9c7 2304 	strd	r2, r3, [r7, #16]
    if (pf < -1.0f) pf = -1.0f;
 801b7dc:	f04f 0200 	mov.w	r2, #0
 801b7e0:	4b0c      	ldr	r3, [pc, #48]	@ (801b814 <pf_signed_lagpos_from_deg+0xa8>)
 801b7e2:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 801b7e6:	f7e5 faaf 	bl	8000d48 <__aeabi_dcmplt>
 801b7ea:	4603      	mov	r3, r0
 801b7ec:	2b00      	cmp	r3, #0
 801b7ee:	d004      	beq.n	801b7fa <pf_signed_lagpos_from_deg+0x8e>
 801b7f0:	f04f 0200 	mov.w	r2, #0
 801b7f4:	4b07      	ldr	r3, [pc, #28]	@ (801b814 <pf_signed_lagpos_from_deg+0xa8>)
 801b7f6:	e9c7 2304 	strd	r2, r3, [r7, #16]
    return pf;
 801b7fa:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 801b7fe:	ec43 2b17 	vmov	d7, r2, r3
}
 801b802:	eeb0 0a47 	vmov.f32	s0, s14
 801b806:	eef0 0a67 	vmov.f32	s1, s15
 801b80a:	3718      	adds	r7, #24
 801b80c:	46bd      	mov	sp, r7
 801b80e:	bd80      	pop	{r7, pc}
 801b810:	3ff00000 	.word	0x3ff00000
 801b814:	bff00000 	.word	0xbff00000

0801b818 <Make_ACCMODE>:
float ANGLE_VA, ANGLE_VB, ANGLE_VC;

double ANGLE_IB;

uint16_t Make_ACCMODE(uint32_t frequency, uint32_t ct_count)
{
 801b818:	b480      	push	{r7}
 801b81a:	b085      	sub	sp, #20
 801b81c:	af00      	add	r7, sp, #0
 801b81e:	6078      	str	r0, [r7, #4]
 801b820:	6039      	str	r1, [r7, #0]
    uint16_t reg = 0;
 801b822:	2300      	movs	r3, #0
 801b824:	81fb      	strh	r3, [r7, #14]

    // === bit 8: SELFREQ ===
    if (frequency == 60)
 801b826:	687b      	ldr	r3, [r7, #4]
 801b828:	2b3c      	cmp	r3, #60	@ 0x3c
 801b82a:	d104      	bne.n	801b836 <Make_ACCMODE+0x1e>
        reg |= (1 << 8);   // 60Hz
 801b82c:	89fb      	ldrh	r3, [r7, #14]
 801b82e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 801b832:	81fb      	strh	r3, [r7, #14]
 801b834:	e003      	b.n	801b83e <Make_ACCMODE+0x26>
    else
        reg &= ~(1 << 8);  // 50Hz
 801b836:	89fb      	ldrh	r3, [r7, #14]
 801b838:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 801b83c:	81fb      	strh	r3, [r7, #14]

    // === bit 7: ICONSEL ===
    // 2CT 1, 3CT 0
    if (ct_count == 2)
 801b83e:	683b      	ldr	r3, [r7, #0]
 801b840:	2b02      	cmp	r3, #2
 801b842:	d104      	bne.n	801b84e <Make_ACCMODE+0x36>
        reg |= (1 << 7);   // 2CT mode
 801b844:	89fb      	ldrh	r3, [r7, #14]
 801b846:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801b84a:	81fb      	strh	r3, [r7, #14]
 801b84c:	e003      	b.n	801b856 <Make_ACCMODE+0x3e>
    else
        reg &= ~(1 << 7);  // 3CT mode
 801b84e:	89fb      	ldrh	r3, [r7, #14]
 801b850:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801b854:	81fb      	strh	r3, [r7, #14]

    // === bit 6:4 - VCONSEL = 100 (3-wire delta)
    reg |= (0b100 << 4);
 801b856:	89fb      	ldrh	r3, [r7, #14]
 801b858:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801b85c:	81fb      	strh	r3, [r7, #14]
    reg |= (0b00 << 2);

    // === bit 1:0 - WATTACC = 00 (signed)
    reg |= 0b00;

    return reg;
 801b85e:	89fb      	ldrh	r3, [r7, #14]
}
 801b860:	4618      	mov	r0, r3
 801b862:	3714      	adds	r7, #20
 801b864:	46bd      	mov	sp, r7
 801b866:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b86a:	4770      	bx	lr

0801b86c <ADE9000_Init_Const>:

double Theta_B_Gain = 1.0;

void ADE9000_Init_Const(void){
 801b86c:	b580      	push	{r7, lr}
 801b86e:	af00      	add	r7, sp, #0

//	ADE9000.ACCMODE.DIGIT.u16 = 0x1C0; 	// bin : 0001 1100 0000				// 60Hz, IB = -IA - IB, Delta 2CT

	ADE9000.ACCMODE.DIGIT.u16 = Make_ACCMODE(eep.Set.Frequency.val, eep.CT.Num.val);
 801b870:	4b20      	ldr	r3, [pc, #128]	@ (801b8f4 <ADE9000_Init_Const+0x88>)
 801b872:	f8d3 3820 	ldr.w	r3, [r3, #2080]	@ 0x820
 801b876:	4a1f      	ldr	r2, [pc, #124]	@ (801b8f4 <ADE9000_Init_Const+0x88>)
 801b878:	f8d2 2460 	ldr.w	r2, [r2, #1120]	@ 0x460
 801b87c:	4611      	mov	r1, r2
 801b87e:	4618      	mov	r0, r3
 801b880:	f7ff ffca 	bl	801b818 <Make_ACCMODE>
 801b884:	4603      	mov	r3, r0
 801b886:	461a      	mov	r2, r3
 801b888:	4b1b      	ldr	r3, [pc, #108]	@ (801b8f8 <ADE9000_Init_Const+0x8c>)
 801b88a:	f8a3 2964 	strh.w	r2, [r3, #2404]	@ 0x964

	ADE9000.EP_CFG.DIGIT.u16 = 0x13;	// THD  : 
 801b88e:	4b1a      	ldr	r3, [pc, #104]	@ (801b8f8 <ADE9000_Init_Const+0x8c>)
 801b890:	2213      	movs	r2, #19
 801b892:	f8a3 2974 	strh.w	r2, [r3, #2420]	@ 0x974

	ADE9000.CONFIG3.DIGIT.u16 = 0x1C;	//   : 
 801b896:	4b18      	ldr	r3, [pc, #96]	@ (801b8f8 <ADE9000_Init_Const+0x8c>)
 801b898:	221c      	movs	r2, #28
 801b89a:	f8a3 2994 	strh.w	r2, [r3, #2452]	@ 0x994

	ADE_Write32(ADE9000.AIGAIN.addr, 0x0000);
 801b89e:	4b16      	ldr	r3, [pc, #88]	@ (801b8f8 <ADE9000_Init_Const+0x8c>)
 801b8a0:	881b      	ldrh	r3, [r3, #0]
 801b8a2:	2100      	movs	r1, #0
 801b8a4:	4618      	mov	r0, r3
 801b8a6:	f002 f939 	bl	801db1c <ADE_Write32>
	ADE_Write32(ADE9000.CIGAIN.addr, 0x0000);
 801b8aa:	4b13      	ldr	r3, [pc, #76]	@ (801b8f8 <ADE9000_Init_Const+0x8c>)
 801b8ac:	f8b3 3380 	ldrh.w	r3, [r3, #896]	@ 0x380
 801b8b0:	2100      	movs	r1, #0
 801b8b2:	4618      	mov	r0, r3
 801b8b4:	f002 f932 	bl	801db1c <ADE_Write32>

	eep.I_Gain.B.fscale_new = 1;
 801b8b8:	4b0e      	ldr	r3, [pc, #56]	@ (801b8f4 <ADE9000_Init_Const+0x88>)
 801b8ba:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 801b8be:	f8c3 21ec 	str.w	r2, [r3, #492]	@ 0x1ec

	eep.CT.Ratio.val = (float)eep.CT.Primary.val / (float)eep.CT.Secondary.val;
 801b8c2:	4b0c      	ldr	r3, [pc, #48]	@ (801b8f4 <ADE9000_Init_Const+0x88>)
 801b8c4:	f8d3 3430 	ldr.w	r3, [r3, #1072]	@ 0x430
 801b8c8:	ee07 3a90 	vmov	s15, r3
 801b8cc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801b8d0:	4b08      	ldr	r3, [pc, #32]	@ (801b8f4 <ADE9000_Init_Const+0x88>)
 801b8d2:	f8d3 3448 	ldr.w	r3, [r3, #1096]	@ 0x448
 801b8d6:	ee07 3a90 	vmov	s15, r3
 801b8da:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 801b8de:	eec6 7a87 	vdiv.f32	s15, s13, s14
 801b8e2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801b8e6:	ee17 2a90 	vmov	r2, s15
 801b8ea:	4b02      	ldr	r3, [pc, #8]	@ (801b8f4 <ADE9000_Init_Const+0x88>)
 801b8ec:	f8c3 2478 	str.w	r2, [r3, #1144]	@ 0x478
}
 801b8f0:	bf00      	nop
 801b8f2:	bd80      	pop	{r7, pc}
 801b8f4:	20001290 	.word	0x20001290
 801b8f8:	20000018 	.word	0x20000018

0801b8fc <ADE9000_Init_EEP>:

bool Init_EEP = 1;
void ADE9000_Init_EEP(void)
{
 801b8fc:	b580      	push	{r7, lr}
 801b8fe:	af00      	add	r7, sp, #0
	// ADE9000 load   SCALE 
	if(Init_EEP == 1)
 801b900:	4b19      	ldr	r3, [pc, #100]	@ (801b968 <ADE9000_Init_EEP+0x6c>)
 801b902:	781b      	ldrb	r3, [r3, #0]
 801b904:	2b00      	cmp	r3, #0
 801b906:	d02d      	beq.n	801b964 <ADE9000_Init_EEP+0x68>
	{
		ADE_Write32(ADE9000.AVGAIN.addr, eep.V_Gain.AB.nscale);
 801b908:	4b18      	ldr	r3, [pc, #96]	@ (801b96c <ADE9000_Init_EEP+0x70>)
 801b90a:	f8b3 30b0 	ldrh.w	r3, [r3, #176]	@ 0xb0
 801b90e:	4a18      	ldr	r2, [pc, #96]	@ (801b970 <ADE9000_Init_EEP+0x74>)
 801b910:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 801b912:	4611      	mov	r1, r2
 801b914:	4618      	mov	r0, r3
 801b916:	f002 f901 	bl	801db1c <ADE_Write32>
		ADE_Write32(ADE9000.BVGAIN.addr, eep.V_Gain.BC.nscale);
 801b91a:	4b14      	ldr	r3, [pc, #80]	@ (801b96c <ADE9000_Init_EEP+0x70>)
 801b91c:	f8b3 3270 	ldrh.w	r3, [r3, #624]	@ 0x270
 801b920:	4a13      	ldr	r2, [pc, #76]	@ (801b970 <ADE9000_Init_EEP+0x74>)
 801b922:	6e12      	ldr	r2, [r2, #96]	@ 0x60
 801b924:	4611      	mov	r1, r2
 801b926:	4618      	mov	r0, r3
 801b928:	f002 f8f8 	bl	801db1c <ADE_Write32>
		ADE_Write32(ADE9000.CVGAIN.addr, eep.V_Gain.CA.nscale);
 801b92c:	4b0f      	ldr	r3, [pc, #60]	@ (801b96c <ADE9000_Init_EEP+0x70>)
 801b92e:	f8b3 3430 	ldrh.w	r3, [r3, #1072]	@ 0x430
 801b932:	4a0f      	ldr	r2, [pc, #60]	@ (801b970 <ADE9000_Init_EEP+0x74>)
 801b934:	6f92      	ldr	r2, [r2, #120]	@ 0x78
 801b936:	4611      	mov	r1, r2
 801b938:	4618      	mov	r0, r3
 801b93a:	f002 f8ef 	bl	801db1c <ADE_Write32>

		ADE_Write32(ADE9000.AIGAIN.addr, eep.I_Gain.A.nscale);
 801b93e:	4b0b      	ldr	r3, [pc, #44]	@ (801b96c <ADE9000_Init_EEP+0x70>)
 801b940:	881b      	ldrh	r3, [r3, #0]
 801b942:	4a0b      	ldr	r2, [pc, #44]	@ (801b970 <ADE9000_Init_EEP+0x74>)
 801b944:	f8d2 21c8 	ldr.w	r2, [r2, #456]	@ 0x1c8
 801b948:	4611      	mov	r1, r2
 801b94a:	4618      	mov	r0, r3
 801b94c:	f002 f8e6 	bl	801db1c <ADE_Write32>
		ADE_Write32(ADE9000.CIGAIN.addr, eep.I_Gain.C.nscale);
 801b950:	4b06      	ldr	r3, [pc, #24]	@ (801b96c <ADE9000_Init_EEP+0x70>)
 801b952:	f8b3 3380 	ldrh.w	r3, [r3, #896]	@ 0x380
 801b956:	4a06      	ldr	r2, [pc, #24]	@ (801b970 <ADE9000_Init_EEP+0x74>)
 801b958:	f8d2 21f8 	ldr.w	r2, [r2, #504]	@ 0x1f8
 801b95c:	4611      	mov	r1, r2
 801b95e:	4618      	mov	r0, r3
 801b960:	f002 f8dc 	bl	801db1c <ADE_Write32>
	}
}
 801b964:	bf00      	nop
 801b966:	bd80      	pop	{r7, pc}
 801b968:	20000a88 	.word	0x20000a88
 801b96c:	20000018 	.word	0x20000018
 801b970:	20001290 	.word	0x20001290
 801b974:	00000000 	.word	0x00000000

0801b978 <Calc_IB_ADE9000>:
        double IC,       // CIRMS1012.rd
        double thA,      // ANGLE_IA ()
        double dtheta_AC,// ADE9000.ANGL_IA_IC.rd ()
        double* IB_mag,
        double* thB_deg)
{
 801b978:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 801b97c:	b090      	sub	sp, #64	@ 0x40
 801b97e:	af00      	add	r7, sp, #0
 801b980:	ed87 0b08 	vstr	d0, [r7, #32]
 801b984:	ed87 1b06 	vstr	d1, [r7, #24]
 801b988:	ed87 2b04 	vstr	d2, [r7, #16]
 801b98c:	ed87 3b02 	vstr	d3, [r7, #8]
 801b990:	6078      	str	r0, [r7, #4]
 801b992:	6039      	str	r1, [r7, #0]
    double dth = DEG2RAD(dtheta_AC);
 801b994:	a356      	add	r3, pc, #344	@ (adr r3, 801baf0 <Calc_IB_ADE9000+0x178>)
 801b996:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b99a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 801b99e:	f7e4 ff61 	bl	8000864 <__aeabi_dmul>
 801b9a2:	4602      	mov	r2, r0
 801b9a4:	460b      	mov	r3, r1
 801b9a6:	4610      	mov	r0, r2
 801b9a8:	4619      	mov	r1, r3
 801b9aa:	f04f 0200 	mov.w	r2, #0
 801b9ae:	4b52      	ldr	r3, [pc, #328]	@ (801baf8 <Calc_IB_ADE9000+0x180>)
 801b9b0:	f7e5 f882 	bl	8000ab8 <__aeabi_ddiv>
 801b9b4:	4602      	mov	r2, r0
 801b9b6:	460b      	mov	r3, r1
 801b9b8:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38

    // --- B  ---
    *IB_mag = sqrt(IA*IA + IC*IC + 2.0 * IA * IC * cos(dth));
 801b9bc:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 801b9c0:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 801b9c4:	f7e4 ff4e 	bl	8000864 <__aeabi_dmul>
 801b9c8:	4602      	mov	r2, r0
 801b9ca:	460b      	mov	r3, r1
 801b9cc:	4614      	mov	r4, r2
 801b9ce:	461d      	mov	r5, r3
 801b9d0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 801b9d4:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 801b9d8:	f7e4 ff44 	bl	8000864 <__aeabi_dmul>
 801b9dc:	4602      	mov	r2, r0
 801b9de:	460b      	mov	r3, r1
 801b9e0:	4620      	mov	r0, r4
 801b9e2:	4629      	mov	r1, r5
 801b9e4:	f7e4 fd88 	bl	80004f8 <__adddf3>
 801b9e8:	4602      	mov	r2, r0
 801b9ea:	460b      	mov	r3, r1
 801b9ec:	4614      	mov	r4, r2
 801b9ee:	461d      	mov	r5, r3
 801b9f0:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 801b9f4:	4602      	mov	r2, r0
 801b9f6:	460b      	mov	r3, r1
 801b9f8:	f7e4 fd7e 	bl	80004f8 <__adddf3>
 801b9fc:	4602      	mov	r2, r0
 801b9fe:	460b      	mov	r3, r1
 801ba00:	4610      	mov	r0, r2
 801ba02:	4619      	mov	r1, r3
 801ba04:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 801ba08:	f7e4 ff2c 	bl	8000864 <__aeabi_dmul>
 801ba0c:	4602      	mov	r2, r0
 801ba0e:	460b      	mov	r3, r1
 801ba10:	4690      	mov	r8, r2
 801ba12:	4699      	mov	r9, r3
 801ba14:	ed97 0b0e 	vldr	d0, [r7, #56]	@ 0x38
 801ba18:	f006 ff5e 	bl	80228d8 <cos>
 801ba1c:	ec53 2b10 	vmov	r2, r3, d0
 801ba20:	4640      	mov	r0, r8
 801ba22:	4649      	mov	r1, r9
 801ba24:	f7e4 ff1e 	bl	8000864 <__aeabi_dmul>
 801ba28:	4602      	mov	r2, r0
 801ba2a:	460b      	mov	r3, r1
 801ba2c:	4620      	mov	r0, r4
 801ba2e:	4629      	mov	r1, r5
 801ba30:	f7e4 fd62 	bl	80004f8 <__adddf3>
 801ba34:	4602      	mov	r2, r0
 801ba36:	460b      	mov	r3, r1
 801ba38:	ec43 2b17 	vmov	d7, r2, r3
 801ba3c:	eeb0 0a47 	vmov.f32	s0, s14
 801ba40:	eef0 0a67 	vmov.f32	s1, s15
 801ba44:	f006 ff1a 	bl	802287c <sqrt>
 801ba48:	eeb0 7a40 	vmov.f32	s14, s0
 801ba4c:	eef0 7a60 	vmov.f32	s15, s1
 801ba50:	687b      	ldr	r3, [r7, #4]
 801ba52:	ed83 7b00 	vstr	d7, [r3]

    // --- B  ---
    double num = IC * sin(dth);
 801ba56:	ed97 0b0e 	vldr	d0, [r7, #56]	@ 0x38
 801ba5a:	f006 ff99 	bl	8022990 <sin>
 801ba5e:	ec53 2b10 	vmov	r2, r3, d0
 801ba62:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 801ba66:	f7e4 fefd 	bl	8000864 <__aeabi_dmul>
 801ba6a:	4602      	mov	r2, r0
 801ba6c:	460b      	mov	r3, r1
 801ba6e:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    double den = IA + IC * cos(dth);
 801ba72:	ed97 0b0e 	vldr	d0, [r7, #56]	@ 0x38
 801ba76:	f006 ff2f 	bl	80228d8 <cos>
 801ba7a:	ec51 0b10 	vmov	r0, r1, d0
 801ba7e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 801ba82:	f7e4 feef 	bl	8000864 <__aeabi_dmul>
 801ba86:	4602      	mov	r2, r0
 801ba88:	460b      	mov	r3, r1
 801ba8a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 801ba8e:	f7e4 fd33 	bl	80004f8 <__adddf3>
 801ba92:	4602      	mov	r2, r0
 801ba94:	460b      	mov	r3, r1
 801ba96:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28

    *thB_deg = thA + RAD2DEG(atan2(num, den));
 801ba9a:	ed97 1b0a 	vldr	d1, [r7, #40]	@ 0x28
 801ba9e:	ed97 0b0c 	vldr	d0, [r7, #48]	@ 0x30
 801baa2:	f006 fee9 	bl	8022878 <atan2>
 801baa6:	ec51 0b10 	vmov	r0, r1, d0
 801baaa:	f04f 0200 	mov.w	r2, #0
 801baae:	4b12      	ldr	r3, [pc, #72]	@ (801baf8 <Calc_IB_ADE9000+0x180>)
 801bab0:	f7e4 fed8 	bl	8000864 <__aeabi_dmul>
 801bab4:	4602      	mov	r2, r0
 801bab6:	460b      	mov	r3, r1
 801bab8:	4610      	mov	r0, r2
 801baba:	4619      	mov	r1, r3
 801babc:	a30c      	add	r3, pc, #48	@ (adr r3, 801baf0 <Calc_IB_ADE9000+0x178>)
 801babe:	e9d3 2300 	ldrd	r2, r3, [r3]
 801bac2:	f7e4 fff9 	bl	8000ab8 <__aeabi_ddiv>
 801bac6:	4602      	mov	r2, r0
 801bac8:	460b      	mov	r3, r1
 801baca:	4610      	mov	r0, r2
 801bacc:	4619      	mov	r1, r3
 801bace:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 801bad2:	f7e4 fd11 	bl	80004f8 <__adddf3>
 801bad6:	4602      	mov	r2, r0
 801bad8:	460b      	mov	r3, r1
 801bada:	6839      	ldr	r1, [r7, #0]
 801badc:	e9c1 2300 	strd	r2, r3, [r1]
}
 801bae0:	bf00      	nop
 801bae2:	3740      	adds	r7, #64	@ 0x40
 801bae4:	46bd      	mov	sp, r7
 801bae6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 801baea:	bf00      	nop
 801baec:	f3af 8000 	nop.w
 801baf0:	54442d18 	.word	0x54442d18
 801baf4:	400921fb 	.word	0x400921fb
 801baf8:	40668000 	.word	0x40668000
 801bafc:	00000000 	.word	0x00000000

0801bb00 <ADE9000_SCALE>:
double LINE_VRMS_AVG, IRMS_AVG;
double AVRMS1012_LN, BVRMS1012_LN, CVRMS1012_LN, VRMS1012_LN_AVG;
double VTHD_AVG, ITHD_AVG, ITDD_AVG;
double temp_Mag;

void ADE9000_SCALE(void){
 801bb00:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 801bb04:	b08e      	sub	sp, #56	@ 0x38
 801bb06:	af00      	add	r7, sp, #0

	// Voltage Scale //
	float VFS_RMS_SCALE = ADE9000_VFS_RMS * divRatio;
 801bb08:	4bc5      	ldr	r3, [pc, #788]	@ (801be20 <ADE9000_SCALE+0x320>)
 801bb0a:	e9d3 0100 	ldrd	r0, r1, [r3]
 801bb0e:	a3bc      	add	r3, pc, #752	@ (adr r3, 801be00 <ADE9000_SCALE+0x300>)
 801bb10:	e9d3 2300 	ldrd	r2, r3, [r3]
 801bb14:	f7e4 fea6 	bl	8000864 <__aeabi_dmul>
 801bb18:	4602      	mov	r2, r0
 801bb1a:	460b      	mov	r3, r1
 801bb1c:	4610      	mov	r0, r2
 801bb1e:	4619      	mov	r1, r3
 801bb20:	f7e5 f998 	bl	8000e54 <__aeabi_d2f>
 801bb24:	4603      	mov	r3, r0
 801bb26:	637b      	str	r3, [r7, #52]	@ 0x34

	ADE9000.AVRMS1012.rd = (double)ADE9000.AVRMS1012.DIGIT.u32 * VFS_RMS_SCALE / ADE9000_FS_CODE;
 801bb28:	4bbe      	ldr	r3, [pc, #760]	@ (801be24 <ADE9000_SCALE+0x324>)
 801bb2a:	f8d3 31b4 	ldr.w	r3, [r3, #436]	@ 0x1b4
 801bb2e:	4618      	mov	r0, r3
 801bb30:	f7e4 fe1e 	bl	8000770 <__aeabi_ui2d>
 801bb34:	4604      	mov	r4, r0
 801bb36:	460d      	mov	r5, r1
 801bb38:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 801bb3a:	f7e4 fe3b 	bl	80007b4 <__aeabi_f2d>
 801bb3e:	4602      	mov	r2, r0
 801bb40:	460b      	mov	r3, r1
 801bb42:	4620      	mov	r0, r4
 801bb44:	4629      	mov	r1, r5
 801bb46:	f7e4 fe8d 	bl	8000864 <__aeabi_dmul>
 801bb4a:	4602      	mov	r2, r0
 801bb4c:	460b      	mov	r3, r1
 801bb4e:	4610      	mov	r0, r2
 801bb50:	4619      	mov	r1, r3
 801bb52:	a3ad      	add	r3, pc, #692	@ (adr r3, 801be08 <ADE9000_SCALE+0x308>)
 801bb54:	e9d3 2300 	ldrd	r2, r3, [r3]
 801bb58:	f7e4 ffae 	bl	8000ab8 <__aeabi_ddiv>
 801bb5c:	4602      	mov	r2, r0
 801bb5e:	460b      	mov	r3, r1
 801bb60:	49b0      	ldr	r1, [pc, #704]	@ (801be24 <ADE9000_SCALE+0x324>)
 801bb62:	e9c1 236e 	strd	r2, r3, [r1, #440]	@ 0x1b8
	ADE9000.BVRMS1012.rd = (double)ADE9000.BVRMS1012.DIGIT.u32 * VFS_RMS_SCALE / ADE9000_FS_CODE;
 801bb66:	4baf      	ldr	r3, [pc, #700]	@ (801be24 <ADE9000_SCALE+0x324>)
 801bb68:	f8d3 3374 	ldr.w	r3, [r3, #884]	@ 0x374
 801bb6c:	4618      	mov	r0, r3
 801bb6e:	f7e4 fdff 	bl	8000770 <__aeabi_ui2d>
 801bb72:	4604      	mov	r4, r0
 801bb74:	460d      	mov	r5, r1
 801bb76:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 801bb78:	f7e4 fe1c 	bl	80007b4 <__aeabi_f2d>
 801bb7c:	4602      	mov	r2, r0
 801bb7e:	460b      	mov	r3, r1
 801bb80:	4620      	mov	r0, r4
 801bb82:	4629      	mov	r1, r5
 801bb84:	f7e4 fe6e 	bl	8000864 <__aeabi_dmul>
 801bb88:	4602      	mov	r2, r0
 801bb8a:	460b      	mov	r3, r1
 801bb8c:	4610      	mov	r0, r2
 801bb8e:	4619      	mov	r1, r3
 801bb90:	a39d      	add	r3, pc, #628	@ (adr r3, 801be08 <ADE9000_SCALE+0x308>)
 801bb92:	e9d3 2300 	ldrd	r2, r3, [r3]
 801bb96:	f7e4 ff8f 	bl	8000ab8 <__aeabi_ddiv>
 801bb9a:	4602      	mov	r2, r0
 801bb9c:	460b      	mov	r3, r1
 801bb9e:	49a1      	ldr	r1, [pc, #644]	@ (801be24 <ADE9000_SCALE+0x324>)
 801bba0:	e9c1 23de 	strd	r2, r3, [r1, #888]	@ 0x378
	ADE9000.CVRMS1012.rd = (double)ADE9000.CVRMS1012.DIGIT.u32 * VFS_RMS_SCALE / ADE9000_FS_CODE;
 801bba4:	4b9f      	ldr	r3, [pc, #636]	@ (801be24 <ADE9000_SCALE+0x324>)
 801bba6:	f8d3 3534 	ldr.w	r3, [r3, #1332]	@ 0x534
 801bbaa:	4618      	mov	r0, r3
 801bbac:	f7e4 fde0 	bl	8000770 <__aeabi_ui2d>
 801bbb0:	4604      	mov	r4, r0
 801bbb2:	460d      	mov	r5, r1
 801bbb4:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 801bbb6:	f7e4 fdfd 	bl	80007b4 <__aeabi_f2d>
 801bbba:	4602      	mov	r2, r0
 801bbbc:	460b      	mov	r3, r1
 801bbbe:	4620      	mov	r0, r4
 801bbc0:	4629      	mov	r1, r5
 801bbc2:	f7e4 fe4f 	bl	8000864 <__aeabi_dmul>
 801bbc6:	4602      	mov	r2, r0
 801bbc8:	460b      	mov	r3, r1
 801bbca:	4610      	mov	r0, r2
 801bbcc:	4619      	mov	r1, r3
 801bbce:	a38e      	add	r3, pc, #568	@ (adr r3, 801be08 <ADE9000_SCALE+0x308>)
 801bbd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801bbd4:	f7e4 ff70 	bl	8000ab8 <__aeabi_ddiv>
 801bbd8:	4602      	mov	r2, r0
 801bbda:	460b      	mov	r3, r1
 801bbdc:	4991      	ldr	r1, [pc, #580]	@ (801be24 <ADE9000_SCALE+0x324>)
 801bbde:	f501 61a8 	add.w	r1, r1, #1344	@ 0x540
 801bbe2:	e941 2302 	strd	r2, r3, [r1, #-8]
	LINE_VRMS_AVG = (ADE9000.AVRMS1012.rd + ADE9000.BVRMS1012.rd + ADE9000.CVRMS1012.rd) / 3.0;
 801bbe6:	4b8f      	ldr	r3, [pc, #572]	@ (801be24 <ADE9000_SCALE+0x324>)
 801bbe8:	e9d3 016e 	ldrd	r0, r1, [r3, #440]	@ 0x1b8
 801bbec:	4b8d      	ldr	r3, [pc, #564]	@ (801be24 <ADE9000_SCALE+0x324>)
 801bbee:	e9d3 23de 	ldrd	r2, r3, [r3, #888]	@ 0x378
 801bbf2:	f7e4 fc81 	bl	80004f8 <__adddf3>
 801bbf6:	4602      	mov	r2, r0
 801bbf8:	460b      	mov	r3, r1
 801bbfa:	4610      	mov	r0, r2
 801bbfc:	4619      	mov	r1, r3
 801bbfe:	4b89      	ldr	r3, [pc, #548]	@ (801be24 <ADE9000_SCALE+0x324>)
 801bc00:	f503 63a8 	add.w	r3, r3, #1344	@ 0x540
 801bc04:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801bc08:	f7e4 fc76 	bl	80004f8 <__adddf3>
 801bc0c:	4602      	mov	r2, r0
 801bc0e:	460b      	mov	r3, r1
 801bc10:	4610      	mov	r0, r2
 801bc12:	4619      	mov	r1, r3
 801bc14:	f04f 0200 	mov.w	r2, #0
 801bc18:	4b83      	ldr	r3, [pc, #524]	@ (801be28 <ADE9000_SCALE+0x328>)
 801bc1a:	f7e4 ff4d 	bl	8000ab8 <__aeabi_ddiv>
 801bc1e:	4602      	mov	r2, r0
 801bc20:	460b      	mov	r3, r1
 801bc22:	4982      	ldr	r1, [pc, #520]	@ (801be2c <ADE9000_SCALE+0x32c>)
 801bc24:	e9c1 2300 	strd	r2, r3, [r1]

	AVRMS1012_LN = ADE9000.AVRMS1012.rd / sqrt(3);
 801bc28:	4b7e      	ldr	r3, [pc, #504]	@ (801be24 <ADE9000_SCALE+0x324>)
 801bc2a:	e9d3 016e 	ldrd	r0, r1, [r3, #440]	@ 0x1b8
 801bc2e:	a378      	add	r3, pc, #480	@ (adr r3, 801be10 <ADE9000_SCALE+0x310>)
 801bc30:	e9d3 2300 	ldrd	r2, r3, [r3]
 801bc34:	f7e4 ff40 	bl	8000ab8 <__aeabi_ddiv>
 801bc38:	4602      	mov	r2, r0
 801bc3a:	460b      	mov	r3, r1
 801bc3c:	497c      	ldr	r1, [pc, #496]	@ (801be30 <ADE9000_SCALE+0x330>)
 801bc3e:	e9c1 2300 	strd	r2, r3, [r1]
	BVRMS1012_LN = ADE9000.BVRMS1012.rd / sqrt(3);
 801bc42:	4b78      	ldr	r3, [pc, #480]	@ (801be24 <ADE9000_SCALE+0x324>)
 801bc44:	e9d3 01de 	ldrd	r0, r1, [r3, #888]	@ 0x378
 801bc48:	a371      	add	r3, pc, #452	@ (adr r3, 801be10 <ADE9000_SCALE+0x310>)
 801bc4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801bc4e:	f7e4 ff33 	bl	8000ab8 <__aeabi_ddiv>
 801bc52:	4602      	mov	r2, r0
 801bc54:	460b      	mov	r3, r1
 801bc56:	4977      	ldr	r1, [pc, #476]	@ (801be34 <ADE9000_SCALE+0x334>)
 801bc58:	e9c1 2300 	strd	r2, r3, [r1]
	CVRMS1012_LN = ADE9000.CVRMS1012.rd / sqrt(3);
 801bc5c:	4b71      	ldr	r3, [pc, #452]	@ (801be24 <ADE9000_SCALE+0x324>)
 801bc5e:	f503 63a8 	add.w	r3, r3, #1344	@ 0x540
 801bc62:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 801bc66:	a36a      	add	r3, pc, #424	@ (adr r3, 801be10 <ADE9000_SCALE+0x310>)
 801bc68:	e9d3 2300 	ldrd	r2, r3, [r3]
 801bc6c:	f7e4 ff24 	bl	8000ab8 <__aeabi_ddiv>
 801bc70:	4602      	mov	r2, r0
 801bc72:	460b      	mov	r3, r1
 801bc74:	4970      	ldr	r1, [pc, #448]	@ (801be38 <ADE9000_SCALE+0x338>)
 801bc76:	e9c1 2300 	strd	r2, r3, [r1]
	VRMS1012_LN_AVG = (AVRMS1012_LN + BVRMS1012_LN + CVRMS1012_LN) / 3.0;
 801bc7a:	4b6d      	ldr	r3, [pc, #436]	@ (801be30 <ADE9000_SCALE+0x330>)
 801bc7c:	e9d3 0100 	ldrd	r0, r1, [r3]
 801bc80:	4b6c      	ldr	r3, [pc, #432]	@ (801be34 <ADE9000_SCALE+0x334>)
 801bc82:	e9d3 2300 	ldrd	r2, r3, [r3]
 801bc86:	f7e4 fc37 	bl	80004f8 <__adddf3>
 801bc8a:	4602      	mov	r2, r0
 801bc8c:	460b      	mov	r3, r1
 801bc8e:	4610      	mov	r0, r2
 801bc90:	4619      	mov	r1, r3
 801bc92:	4b69      	ldr	r3, [pc, #420]	@ (801be38 <ADE9000_SCALE+0x338>)
 801bc94:	e9d3 2300 	ldrd	r2, r3, [r3]
 801bc98:	f7e4 fc2e 	bl	80004f8 <__adddf3>
 801bc9c:	4602      	mov	r2, r0
 801bc9e:	460b      	mov	r3, r1
 801bca0:	4610      	mov	r0, r2
 801bca2:	4619      	mov	r1, r3
 801bca4:	f04f 0200 	mov.w	r2, #0
 801bca8:	4b5f      	ldr	r3, [pc, #380]	@ (801be28 <ADE9000_SCALE+0x328>)
 801bcaa:	f7e4 ff05 	bl	8000ab8 <__aeabi_ddiv>
 801bcae:	4602      	mov	r2, r0
 801bcb0:	460b      	mov	r3, r1
 801bcb2:	4962      	ldr	r1, [pc, #392]	@ (801be3c <ADE9000_SCALE+0x33c>)
 801bcb4:	e9c1 2300 	strd	r2, r3, [r1]

	// Current Scale //
	ADE9000.AIRMS1012.rd = (double)ADE9000.AIRMS1012.DIGIT.u32 * ADE9000_IFS_RMS_2 / ADE9000_FS_CODE * eep.CT.Ratio.val;
 801bcb8:	4b5a      	ldr	r3, [pc, #360]	@ (801be24 <ADE9000_SCALE+0x324>)
 801bcba:	f8d3 31a4 	ldr.w	r3, [r3, #420]	@ 0x1a4
 801bcbe:	4618      	mov	r0, r3
 801bcc0:	f7e4 fd56 	bl	8000770 <__aeabi_ui2d>
 801bcc4:	f04f 0200 	mov.w	r2, #0
 801bcc8:	4b5d      	ldr	r3, [pc, #372]	@ (801be40 <ADE9000_SCALE+0x340>)
 801bcca:	f7e4 fdcb 	bl	8000864 <__aeabi_dmul>
 801bcce:	4602      	mov	r2, r0
 801bcd0:	460b      	mov	r3, r1
 801bcd2:	4610      	mov	r0, r2
 801bcd4:	4619      	mov	r1, r3
 801bcd6:	a34c      	add	r3, pc, #304	@ (adr r3, 801be08 <ADE9000_SCALE+0x308>)
 801bcd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801bcdc:	f7e4 feec 	bl	8000ab8 <__aeabi_ddiv>
 801bce0:	4602      	mov	r2, r0
 801bce2:	460b      	mov	r3, r1
 801bce4:	4614      	mov	r4, r2
 801bce6:	461d      	mov	r5, r3
 801bce8:	4b56      	ldr	r3, [pc, #344]	@ (801be44 <ADE9000_SCALE+0x344>)
 801bcea:	f8d3 3478 	ldr.w	r3, [r3, #1144]	@ 0x478
 801bcee:	4618      	mov	r0, r3
 801bcf0:	f7e4 fd3e 	bl	8000770 <__aeabi_ui2d>
 801bcf4:	4602      	mov	r2, r0
 801bcf6:	460b      	mov	r3, r1
 801bcf8:	4620      	mov	r0, r4
 801bcfa:	4629      	mov	r1, r5
 801bcfc:	f7e4 fdb2 	bl	8000864 <__aeabi_dmul>
 801bd00:	4602      	mov	r2, r0
 801bd02:	460b      	mov	r3, r1
 801bd04:	4947      	ldr	r1, [pc, #284]	@ (801be24 <ADE9000_SCALE+0x324>)
 801bd06:	e9c1 236a 	strd	r2, r3, [r1, #424]	@ 0x1a8
//	ADE9000.BIRMS1012.rd = (double)ADE9000.BIRMS1012.DIGIT.u32 * ADE9000_IFS_RMS_2 / ADE9000_FS_CODE * eep.CT.Ratio.val;

	ADE9000.BIRMS1012.rd = sqrt(ADE9000.AIRMS1012.rd*ADE9000.AIRMS1012.rd +
 801bd0a:	4b46      	ldr	r3, [pc, #280]	@ (801be24 <ADE9000_SCALE+0x324>)
 801bd0c:	e9d3 016a 	ldrd	r0, r1, [r3, #424]	@ 0x1a8
 801bd10:	4b44      	ldr	r3, [pc, #272]	@ (801be24 <ADE9000_SCALE+0x324>)
 801bd12:	e9d3 236a 	ldrd	r2, r3, [r3, #424]	@ 0x1a8
 801bd16:	f7e4 fda5 	bl	8000864 <__aeabi_dmul>
 801bd1a:	4602      	mov	r2, r0
 801bd1c:	460b      	mov	r3, r1
 801bd1e:	4614      	mov	r4, r2
 801bd20:	461d      	mov	r5, r3
							ADE9000.CIRMS1012.rd*ADE9000.CIRMS1012.rd +
 801bd22:	4b40      	ldr	r3, [pc, #256]	@ (801be24 <ADE9000_SCALE+0x324>)
 801bd24:	f503 63a6 	add.w	r3, r3, #1328	@ 0x530
 801bd28:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 801bd2c:	4b3d      	ldr	r3, [pc, #244]	@ (801be24 <ADE9000_SCALE+0x324>)
 801bd2e:	f503 63a6 	add.w	r3, r3, #1328	@ 0x530
 801bd32:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801bd36:	f7e4 fd95 	bl	8000864 <__aeabi_dmul>
 801bd3a:	4602      	mov	r2, r0
 801bd3c:	460b      	mov	r3, r1
	ADE9000.BIRMS1012.rd = sqrt(ADE9000.AIRMS1012.rd*ADE9000.AIRMS1012.rd +
 801bd3e:	4620      	mov	r0, r4
 801bd40:	4629      	mov	r1, r5
 801bd42:	f7e4 fbd9 	bl	80004f8 <__adddf3>
 801bd46:	4602      	mov	r2, r0
 801bd48:	460b      	mov	r3, r1
 801bd4a:	e9c7 2302 	strd	r2, r3, [r7, #8]
							2.0*ADE9000.AIRMS1012.rd*ADE9000.CIRMS1012.rd *
 801bd4e:	4b35      	ldr	r3, [pc, #212]	@ (801be24 <ADE9000_SCALE+0x324>)
 801bd50:	e9d3 016a 	ldrd	r0, r1, [r3, #424]	@ 0x1a8
 801bd54:	4602      	mov	r2, r0
 801bd56:	460b      	mov	r3, r1
 801bd58:	f7e4 fbce 	bl	80004f8 <__adddf3>
 801bd5c:	4602      	mov	r2, r0
 801bd5e:	460b      	mov	r3, r1
 801bd60:	4610      	mov	r0, r2
 801bd62:	4619      	mov	r1, r3
 801bd64:	4b2f      	ldr	r3, [pc, #188]	@ (801be24 <ADE9000_SCALE+0x324>)
 801bd66:	f503 63a6 	add.w	r3, r3, #1328	@ 0x530
 801bd6a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801bd6e:	f7e4 fd79 	bl	8000864 <__aeabi_dmul>
 801bd72:	4602      	mov	r2, r0
 801bd74:	460b      	mov	r3, r1
 801bd76:	e9c7 2300 	strd	r2, r3, [r7]
							cos(DEG2RAD(ADE9000.ANGL_IA_IC.rd) / (float)Theta_B_Gain));
 801bd7a:	4b2a      	ldr	r3, [pc, #168]	@ (801be24 <ADE9000_SCALE+0x324>)
 801bd7c:	f503 6313 	add.w	r3, r3, #2352	@ 0x930
 801bd80:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 801bd84:	a324      	add	r3, pc, #144	@ (adr r3, 801be18 <ADE9000_SCALE+0x318>)
 801bd86:	e9d3 2300 	ldrd	r2, r3, [r3]
 801bd8a:	f7e4 fd6b 	bl	8000864 <__aeabi_dmul>
 801bd8e:	4602      	mov	r2, r0
 801bd90:	460b      	mov	r3, r1
 801bd92:	4610      	mov	r0, r2
 801bd94:	4619      	mov	r1, r3
 801bd96:	f04f 0200 	mov.w	r2, #0
 801bd9a:	4b2b      	ldr	r3, [pc, #172]	@ (801be48 <ADE9000_SCALE+0x348>)
 801bd9c:	f7e4 fe8c 	bl	8000ab8 <__aeabi_ddiv>
 801bda0:	4602      	mov	r2, r0
 801bda2:	460b      	mov	r3, r1
 801bda4:	4614      	mov	r4, r2
 801bda6:	461d      	mov	r5, r3
 801bda8:	4b28      	ldr	r3, [pc, #160]	@ (801be4c <ADE9000_SCALE+0x34c>)
 801bdaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 801bdae:	4610      	mov	r0, r2
 801bdb0:	4619      	mov	r1, r3
 801bdb2:	f7e5 f84f 	bl	8000e54 <__aeabi_d2f>
 801bdb6:	4603      	mov	r3, r0
 801bdb8:	4618      	mov	r0, r3
 801bdba:	f7e4 fcfb 	bl	80007b4 <__aeabi_f2d>
 801bdbe:	4602      	mov	r2, r0
 801bdc0:	460b      	mov	r3, r1
 801bdc2:	4620      	mov	r0, r4
 801bdc4:	4629      	mov	r1, r5
 801bdc6:	f7e4 fe77 	bl	8000ab8 <__aeabi_ddiv>
 801bdca:	4602      	mov	r2, r0
 801bdcc:	460b      	mov	r3, r1
 801bdce:	ec43 2b17 	vmov	d7, r2, r3
 801bdd2:	eeb0 0a47 	vmov.f32	s0, s14
 801bdd6:	eef0 0a67 	vmov.f32	s1, s15
 801bdda:	f006 fd7d 	bl	80228d8 <cos>
 801bdde:	ec53 2b10 	vmov	r2, r3, d0
							2.0*ADE9000.AIRMS1012.rd*ADE9000.CIRMS1012.rd *
 801bde2:	e9d7 0100 	ldrd	r0, r1, [r7]
 801bde6:	f7e4 fd3d 	bl	8000864 <__aeabi_dmul>
 801bdea:	4602      	mov	r2, r0
 801bdec:	460b      	mov	r3, r1
	ADE9000.BIRMS1012.rd = sqrt(ADE9000.AIRMS1012.rd*ADE9000.AIRMS1012.rd +
 801bdee:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 801bdf2:	f7e4 fb81 	bl	80004f8 <__adddf3>
 801bdf6:	4602      	mov	r2, r0
 801bdf8:	e02a      	b.n	801be50 <ADE9000_SCALE+0x350>
 801bdfa:	bf00      	nop
 801bdfc:	f3af 8000 	nop.w
 801be00:	76c8b439 	.word	0x76c8b439
 801be04:	3fe69fbe 	.word	0x3fe69fbe
 801be08:	60000000 	.word	0x60000000
 801be0c:	4189215c 	.word	0x4189215c
 801be10:	e8584caa 	.word	0xe8584caa
 801be14:	3ffbb67a 	.word	0x3ffbb67a
 801be18:	54442d18 	.word	0x54442d18
 801be1c:	400921fb 	.word	0x400921fb
 801be20:	20000a58 	.word	0x20000a58
 801be24:	20000018 	.word	0x20000018
 801be28:	40080000 	.word	0x40080000
 801be2c:	20000f88 	.word	0x20000f88
 801be30:	20000f98 	.word	0x20000f98
 801be34:	20000fa0 	.word	0x20000fa0
 801be38:	20000fa8 	.word	0x20000fa8
 801be3c:	20000fb0 	.word	0x20000fb0
 801be40:	40300000 	.word	0x40300000
 801be44:	20001290 	.word	0x20001290
 801be48:	40668000 	.word	0x40668000
 801be4c:	20000a80 	.word	0x20000a80
 801be50:	460b      	mov	r3, r1
 801be52:	ec43 2b17 	vmov	d7, r2, r3
 801be56:	eeb0 0a47 	vmov.f32	s0, s14
 801be5a:	eef0 0a67 	vmov.f32	s1, s15
 801be5e:	f006 fd0d 	bl	802287c <sqrt>
 801be62:	eeb0 7a40 	vmov.f32	s14, s0
 801be66:	eef0 7a60 	vmov.f32	s15, s1
 801be6a:	4bd9      	ldr	r3, [pc, #868]	@ (801c1d0 <ADE9000_SCALE+0x6d0>)
 801be6c:	ed83 7bda 	vstr	d7, [r3, #872]	@ 0x368

	ADE9000.CIRMS1012.rd = (double)ADE9000.CIRMS1012.DIGIT.u32 * ADE9000_IFS_RMS_2 / ADE9000_FS_CODE * eep.CT.Ratio.val;
 801be70:	4bd7      	ldr	r3, [pc, #860]	@ (801c1d0 <ADE9000_SCALE+0x6d0>)
 801be72:	f8d3 3524 	ldr.w	r3, [r3, #1316]	@ 0x524
 801be76:	4618      	mov	r0, r3
 801be78:	f7e4 fc7a 	bl	8000770 <__aeabi_ui2d>
 801be7c:	f04f 0200 	mov.w	r2, #0
 801be80:	4bd4      	ldr	r3, [pc, #848]	@ (801c1d4 <ADE9000_SCALE+0x6d4>)
 801be82:	f7e4 fcef 	bl	8000864 <__aeabi_dmul>
 801be86:	4602      	mov	r2, r0
 801be88:	460b      	mov	r3, r1
 801be8a:	4610      	mov	r0, r2
 801be8c:	4619      	mov	r1, r3
 801be8e:	a3ce      	add	r3, pc, #824	@ (adr r3, 801c1c8 <ADE9000_SCALE+0x6c8>)
 801be90:	e9d3 2300 	ldrd	r2, r3, [r3]
 801be94:	f7e4 fe10 	bl	8000ab8 <__aeabi_ddiv>
 801be98:	4602      	mov	r2, r0
 801be9a:	460b      	mov	r3, r1
 801be9c:	4614      	mov	r4, r2
 801be9e:	461d      	mov	r5, r3
 801bea0:	4bcd      	ldr	r3, [pc, #820]	@ (801c1d8 <ADE9000_SCALE+0x6d8>)
 801bea2:	f8d3 3478 	ldr.w	r3, [r3, #1144]	@ 0x478
 801bea6:	4618      	mov	r0, r3
 801bea8:	f7e4 fc62 	bl	8000770 <__aeabi_ui2d>
 801beac:	4602      	mov	r2, r0
 801beae:	460b      	mov	r3, r1
 801beb0:	4620      	mov	r0, r4
 801beb2:	4629      	mov	r1, r5
 801beb4:	f7e4 fcd6 	bl	8000864 <__aeabi_dmul>
 801beb8:	4602      	mov	r2, r0
 801beba:	460b      	mov	r3, r1
 801bebc:	49c4      	ldr	r1, [pc, #784]	@ (801c1d0 <ADE9000_SCALE+0x6d0>)
 801bebe:	f501 61a6 	add.w	r1, r1, #1328	@ 0x530
 801bec2:	e941 2302 	strd	r2, r3, [r1, #-8]
	IRMS_AVG = (ADE9000.AIRMS1012.rd + ADE9000.BIRMS1012.rd + ADE9000.CIRMS1012.rd) / 3.0;
 801bec6:	4bc2      	ldr	r3, [pc, #776]	@ (801c1d0 <ADE9000_SCALE+0x6d0>)
 801bec8:	e9d3 016a 	ldrd	r0, r1, [r3, #424]	@ 0x1a8
 801becc:	4bc0      	ldr	r3, [pc, #768]	@ (801c1d0 <ADE9000_SCALE+0x6d0>)
 801bece:	e9d3 23da 	ldrd	r2, r3, [r3, #872]	@ 0x368
 801bed2:	f7e4 fb11 	bl	80004f8 <__adddf3>
 801bed6:	4602      	mov	r2, r0
 801bed8:	460b      	mov	r3, r1
 801beda:	4610      	mov	r0, r2
 801bedc:	4619      	mov	r1, r3
 801bede:	4bbc      	ldr	r3, [pc, #752]	@ (801c1d0 <ADE9000_SCALE+0x6d0>)
 801bee0:	f503 63a6 	add.w	r3, r3, #1328	@ 0x530
 801bee4:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801bee8:	f7e4 fb06 	bl	80004f8 <__adddf3>
 801beec:	4602      	mov	r2, r0
 801beee:	460b      	mov	r3, r1
 801bef0:	4610      	mov	r0, r2
 801bef2:	4619      	mov	r1, r3
 801bef4:	f04f 0200 	mov.w	r2, #0
 801bef8:	4bb8      	ldr	r3, [pc, #736]	@ (801c1dc <ADE9000_SCALE+0x6dc>)
 801befa:	f7e4 fddd 	bl	8000ab8 <__aeabi_ddiv>
 801befe:	4602      	mov	r2, r0
 801bf00:	460b      	mov	r3, r1
 801bf02:	49b7      	ldr	r1, [pc, #732]	@ (801c1e0 <ADE9000_SCALE+0x6e0>)
 801bf04:	e9c1 2300 	strd	r2, r3, [r1]

	ADE9000.AIFRMS.rd = (double)ADE9000.AIFRMS.DIGIT.u32 * ADE9000_IFS_RMS_2 / ADE9000_FS_CODE * eep.CT.Ratio.val;
 801bf08:	4bb1      	ldr	r3, [pc, #708]	@ (801c1d0 <ADE9000_SCALE+0x6d0>)
 801bf0a:	f8d3 35a4 	ldr.w	r3, [r3, #1444]	@ 0x5a4
 801bf0e:	4618      	mov	r0, r3
 801bf10:	f7e4 fc2e 	bl	8000770 <__aeabi_ui2d>
 801bf14:	f04f 0200 	mov.w	r2, #0
 801bf18:	4bae      	ldr	r3, [pc, #696]	@ (801c1d4 <ADE9000_SCALE+0x6d4>)
 801bf1a:	f7e4 fca3 	bl	8000864 <__aeabi_dmul>
 801bf1e:	4602      	mov	r2, r0
 801bf20:	460b      	mov	r3, r1
 801bf22:	4610      	mov	r0, r2
 801bf24:	4619      	mov	r1, r3
 801bf26:	a3a8      	add	r3, pc, #672	@ (adr r3, 801c1c8 <ADE9000_SCALE+0x6c8>)
 801bf28:	e9d3 2300 	ldrd	r2, r3, [r3]
 801bf2c:	f7e4 fdc4 	bl	8000ab8 <__aeabi_ddiv>
 801bf30:	4602      	mov	r2, r0
 801bf32:	460b      	mov	r3, r1
 801bf34:	4614      	mov	r4, r2
 801bf36:	461d      	mov	r5, r3
 801bf38:	4ba7      	ldr	r3, [pc, #668]	@ (801c1d8 <ADE9000_SCALE+0x6d8>)
 801bf3a:	f8d3 3478 	ldr.w	r3, [r3, #1144]	@ 0x478
 801bf3e:	4618      	mov	r0, r3
 801bf40:	f7e4 fc16 	bl	8000770 <__aeabi_ui2d>
 801bf44:	4602      	mov	r2, r0
 801bf46:	460b      	mov	r3, r1
 801bf48:	4620      	mov	r0, r4
 801bf4a:	4629      	mov	r1, r5
 801bf4c:	f7e4 fc8a 	bl	8000864 <__aeabi_dmul>
 801bf50:	4602      	mov	r2, r0
 801bf52:	460b      	mov	r3, r1
 801bf54:	499e      	ldr	r1, [pc, #632]	@ (801c1d0 <ADE9000_SCALE+0x6d0>)
 801bf56:	f501 61b6 	add.w	r1, r1, #1456	@ 0x5b0
 801bf5a:	e941 2302 	strd	r2, r3, [r1, #-8]
	ADE9000.BIFRMS.rd = (double)ADE9000.BIFRMS.DIGIT.u32 * ADE9000_IFS_RMS_2 / ADE9000_FS_CODE * eep.CT.Ratio.val;
 801bf5e:	4b9c      	ldr	r3, [pc, #624]	@ (801c1d0 <ADE9000_SCALE+0x6d0>)
 801bf60:	f8d3 35b4 	ldr.w	r3, [r3, #1460]	@ 0x5b4
 801bf64:	4618      	mov	r0, r3
 801bf66:	f7e4 fc03 	bl	8000770 <__aeabi_ui2d>
 801bf6a:	f04f 0200 	mov.w	r2, #0
 801bf6e:	4b99      	ldr	r3, [pc, #612]	@ (801c1d4 <ADE9000_SCALE+0x6d4>)
 801bf70:	f7e4 fc78 	bl	8000864 <__aeabi_dmul>
 801bf74:	4602      	mov	r2, r0
 801bf76:	460b      	mov	r3, r1
 801bf78:	4610      	mov	r0, r2
 801bf7a:	4619      	mov	r1, r3
 801bf7c:	a392      	add	r3, pc, #584	@ (adr r3, 801c1c8 <ADE9000_SCALE+0x6c8>)
 801bf7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801bf82:	f7e4 fd99 	bl	8000ab8 <__aeabi_ddiv>
 801bf86:	4602      	mov	r2, r0
 801bf88:	460b      	mov	r3, r1
 801bf8a:	4614      	mov	r4, r2
 801bf8c:	461d      	mov	r5, r3
 801bf8e:	4b92      	ldr	r3, [pc, #584]	@ (801c1d8 <ADE9000_SCALE+0x6d8>)
 801bf90:	f8d3 3478 	ldr.w	r3, [r3, #1144]	@ 0x478
 801bf94:	4618      	mov	r0, r3
 801bf96:	f7e4 fbeb 	bl	8000770 <__aeabi_ui2d>
 801bf9a:	4602      	mov	r2, r0
 801bf9c:	460b      	mov	r3, r1
 801bf9e:	4620      	mov	r0, r4
 801bfa0:	4629      	mov	r1, r5
 801bfa2:	f7e4 fc5f 	bl	8000864 <__aeabi_dmul>
 801bfa6:	4602      	mov	r2, r0
 801bfa8:	460b      	mov	r3, r1
 801bfaa:	4989      	ldr	r1, [pc, #548]	@ (801c1d0 <ADE9000_SCALE+0x6d0>)
 801bfac:	f501 61b8 	add.w	r1, r1, #1472	@ 0x5c0
 801bfb0:	e941 2302 	strd	r2, r3, [r1, #-8]
	ADE9000.CIFRMS.rd = (double)ADE9000.CIFRMS.DIGIT.u32 * ADE9000_IFS_RMS_2 / ADE9000_FS_CODE * eep.CT.Ratio.val;
 801bfb4:	4b86      	ldr	r3, [pc, #536]	@ (801c1d0 <ADE9000_SCALE+0x6d0>)
 801bfb6:	f8d3 35c4 	ldr.w	r3, [r3, #1476]	@ 0x5c4
 801bfba:	4618      	mov	r0, r3
 801bfbc:	f7e4 fbd8 	bl	8000770 <__aeabi_ui2d>
 801bfc0:	f04f 0200 	mov.w	r2, #0
 801bfc4:	4b83      	ldr	r3, [pc, #524]	@ (801c1d4 <ADE9000_SCALE+0x6d4>)
 801bfc6:	f7e4 fc4d 	bl	8000864 <__aeabi_dmul>
 801bfca:	4602      	mov	r2, r0
 801bfcc:	460b      	mov	r3, r1
 801bfce:	4610      	mov	r0, r2
 801bfd0:	4619      	mov	r1, r3
 801bfd2:	a37d      	add	r3, pc, #500	@ (adr r3, 801c1c8 <ADE9000_SCALE+0x6c8>)
 801bfd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 801bfd8:	f7e4 fd6e 	bl	8000ab8 <__aeabi_ddiv>
 801bfdc:	4602      	mov	r2, r0
 801bfde:	460b      	mov	r3, r1
 801bfe0:	4614      	mov	r4, r2
 801bfe2:	461d      	mov	r5, r3
 801bfe4:	4b7c      	ldr	r3, [pc, #496]	@ (801c1d8 <ADE9000_SCALE+0x6d8>)
 801bfe6:	f8d3 3478 	ldr.w	r3, [r3, #1144]	@ 0x478
 801bfea:	4618      	mov	r0, r3
 801bfec:	f7e4 fbc0 	bl	8000770 <__aeabi_ui2d>
 801bff0:	4602      	mov	r2, r0
 801bff2:	460b      	mov	r3, r1
 801bff4:	4620      	mov	r0, r4
 801bff6:	4629      	mov	r1, r5
 801bff8:	f7e4 fc34 	bl	8000864 <__aeabi_dmul>
 801bffc:	4602      	mov	r2, r0
 801bffe:	460b      	mov	r3, r1
 801c000:	4973      	ldr	r1, [pc, #460]	@ (801c1d0 <ADE9000_SCALE+0x6d0>)
 801c002:	f501 61ba 	add.w	r1, r1, #1488	@ 0x5d0
 801c006:	e941 2302 	strd	r2, r3, [r1, #-8]

	// Frequency Scale // Half Cycle / 2 = One Cycle
	ADE9000.APERIOD.rd = 8000. * (float)(2 << 16) / ((float)ADE9000.APERIOD.DIGIT.u32 + 1) / 2.;
 801c00a:	4b71      	ldr	r3, [pc, #452]	@ (801c1d0 <ADE9000_SCALE+0x6d0>)
 801c00c:	f8d3 3864 	ldr.w	r3, [r3, #2148]	@ 0x864
 801c010:	ee07 3a90 	vmov	s15, r3
 801c014:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801c018:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801c01c:	ee77 7a87 	vadd.f32	s15, s15, s14
 801c020:	ee17 0a90 	vmov	r0, s15
 801c024:	f7e4 fbc6 	bl	80007b4 <__aeabi_f2d>
 801c028:	4602      	mov	r2, r0
 801c02a:	460b      	mov	r3, r1
 801c02c:	f04f 0000 	mov.w	r0, #0
 801c030:	496c      	ldr	r1, [pc, #432]	@ (801c1e4 <ADE9000_SCALE+0x6e4>)
 801c032:	f7e4 fd41 	bl	8000ab8 <__aeabi_ddiv>
 801c036:	4602      	mov	r2, r0
 801c038:	460b      	mov	r3, r1
 801c03a:	4610      	mov	r0, r2
 801c03c:	4619      	mov	r1, r3
 801c03e:	f04f 0200 	mov.w	r2, #0
 801c042:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 801c046:	f7e4 fd37 	bl	8000ab8 <__aeabi_ddiv>
 801c04a:	4602      	mov	r2, r0
 801c04c:	460b      	mov	r3, r1
 801c04e:	4960      	ldr	r1, [pc, #384]	@ (801c1d0 <ADE9000_SCALE+0x6d0>)
 801c050:	f501 6107 	add.w	r1, r1, #2160	@ 0x870
 801c054:	e941 2302 	strd	r2, r3, [r1, #-8]
	ADE9000.BPERIOD.rd = 8000. * (float)(2 << 16) / ((float)ADE9000.BPERIOD.DIGIT.u32 + 1) / 2.;
 801c058:	4b5d      	ldr	r3, [pc, #372]	@ (801c1d0 <ADE9000_SCALE+0x6d0>)
 801c05a:	f8d3 3874 	ldr.w	r3, [r3, #2164]	@ 0x874
 801c05e:	ee07 3a90 	vmov	s15, r3
 801c062:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801c066:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801c06a:	ee77 7a87 	vadd.f32	s15, s15, s14
 801c06e:	ee17 0a90 	vmov	r0, s15
 801c072:	f7e4 fb9f 	bl	80007b4 <__aeabi_f2d>
 801c076:	4602      	mov	r2, r0
 801c078:	460b      	mov	r3, r1
 801c07a:	f04f 0000 	mov.w	r0, #0
 801c07e:	4959      	ldr	r1, [pc, #356]	@ (801c1e4 <ADE9000_SCALE+0x6e4>)
 801c080:	f7e4 fd1a 	bl	8000ab8 <__aeabi_ddiv>
 801c084:	4602      	mov	r2, r0
 801c086:	460b      	mov	r3, r1
 801c088:	4610      	mov	r0, r2
 801c08a:	4619      	mov	r1, r3
 801c08c:	f04f 0200 	mov.w	r2, #0
 801c090:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 801c094:	f7e4 fd10 	bl	8000ab8 <__aeabi_ddiv>
 801c098:	4602      	mov	r2, r0
 801c09a:	460b      	mov	r3, r1
 801c09c:	494c      	ldr	r1, [pc, #304]	@ (801c1d0 <ADE9000_SCALE+0x6d0>)
 801c09e:	f501 6108 	add.w	r1, r1, #2176	@ 0x880
 801c0a2:	e941 2302 	strd	r2, r3, [r1, #-8]
	ADE9000.CPERIOD.rd = 8000. * (float)(2 << 16) / ((float)ADE9000.CPERIOD.DIGIT.u32 + 1) / 2.;
 801c0a6:	4b4a      	ldr	r3, [pc, #296]	@ (801c1d0 <ADE9000_SCALE+0x6d0>)
 801c0a8:	f8d3 3884 	ldr.w	r3, [r3, #2180]	@ 0x884
 801c0ac:	ee07 3a90 	vmov	s15, r3
 801c0b0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801c0b4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801c0b8:	ee77 7a87 	vadd.f32	s15, s15, s14
 801c0bc:	ee17 0a90 	vmov	r0, s15
 801c0c0:	f7e4 fb78 	bl	80007b4 <__aeabi_f2d>
 801c0c4:	4602      	mov	r2, r0
 801c0c6:	460b      	mov	r3, r1
 801c0c8:	f04f 0000 	mov.w	r0, #0
 801c0cc:	4945      	ldr	r1, [pc, #276]	@ (801c1e4 <ADE9000_SCALE+0x6e4>)
 801c0ce:	f7e4 fcf3 	bl	8000ab8 <__aeabi_ddiv>
 801c0d2:	4602      	mov	r2, r0
 801c0d4:	460b      	mov	r3, r1
 801c0d6:	4610      	mov	r0, r2
 801c0d8:	4619      	mov	r1, r3
 801c0da:	f04f 0200 	mov.w	r2, #0
 801c0de:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 801c0e2:	f7e4 fce9 	bl	8000ab8 <__aeabi_ddiv>
 801c0e6:	4602      	mov	r2, r0
 801c0e8:	460b      	mov	r3, r1
 801c0ea:	4939      	ldr	r1, [pc, #228]	@ (801c1d0 <ADE9000_SCALE+0x6d0>)
 801c0ec:	f501 6109 	add.w	r1, r1, #2192	@ 0x890
 801c0f0:	e941 2302 	strd	r2, r3, [r1, #-8]
	ADE9000.COM_PERIOD.rd = 8000. * (float)(2 << 16) / ((float)ADE9000.COM_PERIOD.DIGIT.u32 + 1) / 2.;
 801c0f4:	4b36      	ldr	r3, [pc, #216]	@ (801c1d0 <ADE9000_SCALE+0x6d0>)
 801c0f6:	f8d3 3894 	ldr.w	r3, [r3, #2196]	@ 0x894
 801c0fa:	ee07 3a90 	vmov	s15, r3
 801c0fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801c102:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801c106:	ee77 7a87 	vadd.f32	s15, s15, s14
 801c10a:	ee17 0a90 	vmov	r0, s15
 801c10e:	f7e4 fb51 	bl	80007b4 <__aeabi_f2d>
 801c112:	4602      	mov	r2, r0
 801c114:	460b      	mov	r3, r1
 801c116:	f04f 0000 	mov.w	r0, #0
 801c11a:	4932      	ldr	r1, [pc, #200]	@ (801c1e4 <ADE9000_SCALE+0x6e4>)
 801c11c:	f7e4 fccc 	bl	8000ab8 <__aeabi_ddiv>
 801c120:	4602      	mov	r2, r0
 801c122:	460b      	mov	r3, r1
 801c124:	4610      	mov	r0, r2
 801c126:	4619      	mov	r1, r3
 801c128:	f04f 0200 	mov.w	r2, #0
 801c12c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 801c130:	f7e4 fcc2 	bl	8000ab8 <__aeabi_ddiv>
 801c134:	4602      	mov	r2, r0
 801c136:	460b      	mov	r3, r1
 801c138:	4925      	ldr	r1, [pc, #148]	@ (801c1d0 <ADE9000_SCALE+0x6d0>)
 801c13a:	f501 610a 	add.w	r1, r1, #2208	@ 0x8a0
 801c13e:	e941 2302 	strd	r2, r3, [r1, #-8]

	// ANGLE Scale //
	ADE9000.ANGL_VA_VB.rd = wrap180f(ADE9000.ANGL_VA_VB.DIGIT.u16  * ANGLE_GAIN_60Hz + Offset_ANGLE_1);
 801c142:	4b23      	ldr	r3, [pc, #140]	@ (801c1d0 <ADE9000_SCALE+0x6d0>)
 801c144:	f8b3 38a4 	ldrh.w	r3, [r3, #2212]	@ 0x8a4
 801c148:	ee07 3a90 	vmov	s15, r3
 801c14c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 801c150:	4b25      	ldr	r3, [pc, #148]	@ (801c1e8 <ADE9000_SCALE+0x6e8>)
 801c152:	edd3 7a00 	vldr	s15, [r3]
 801c156:	ee27 7a27 	vmul.f32	s14, s14, s15
 801c15a:	4b24      	ldr	r3, [pc, #144]	@ (801c1ec <ADE9000_SCALE+0x6ec>)
 801c15c:	edd3 7a00 	vldr	s15, [r3]
 801c160:	ee77 7a27 	vadd.f32	s15, s14, s15
 801c164:	eeb0 0a67 	vmov.f32	s0, s15
 801c168:	f7ff fab2 	bl	801b6d0 <wrap180f>
 801c16c:	ee10 3a10 	vmov	r3, s0
 801c170:	4618      	mov	r0, r3
 801c172:	f7e4 fb1f 	bl	80007b4 <__aeabi_f2d>
 801c176:	4602      	mov	r2, r0
 801c178:	460b      	mov	r3, r1
 801c17a:	4915      	ldr	r1, [pc, #84]	@ (801c1d0 <ADE9000_SCALE+0x6d0>)
 801c17c:	f501 610b 	add.w	r1, r1, #2224	@ 0x8b0
 801c180:	e941 2302 	strd	r2, r3, [r1, #-8]
	ADE9000.ANGL_VB_VC.rd = wrap180f(ADE9000.ANGL_VB_VC.DIGIT.u16  * ANGLE_GAIN_60Hz + Offset_ANGLE_1) * -1;
 801c184:	4b12      	ldr	r3, [pc, #72]	@ (801c1d0 <ADE9000_SCALE+0x6d0>)
 801c186:	f8b3 38b4 	ldrh.w	r3, [r3, #2228]	@ 0x8b4
 801c18a:	ee07 3a90 	vmov	s15, r3
 801c18e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 801c192:	4b15      	ldr	r3, [pc, #84]	@ (801c1e8 <ADE9000_SCALE+0x6e8>)
 801c194:	edd3 7a00 	vldr	s15, [r3]
 801c198:	ee27 7a27 	vmul.f32	s14, s14, s15
 801c19c:	4b13      	ldr	r3, [pc, #76]	@ (801c1ec <ADE9000_SCALE+0x6ec>)
 801c19e:	edd3 7a00 	vldr	s15, [r3]
 801c1a2:	ee77 7a27 	vadd.f32	s15, s14, s15
 801c1a6:	eeb0 0a67 	vmov.f32	s0, s15
 801c1aa:	f7ff fa91 	bl	801b6d0 <wrap180f>
 801c1ae:	eef0 7a40 	vmov.f32	s15, s0
 801c1b2:	eef1 7a67 	vneg.f32	s15, s15
 801c1b6:	ee17 3a90 	vmov	r3, s15
 801c1ba:	4618      	mov	r0, r3
 801c1bc:	f7e4 fafa 	bl	80007b4 <__aeabi_f2d>
 801c1c0:	4602      	mov	r2, r0
 801c1c2:	460b      	mov	r3, r1
 801c1c4:	e014      	b.n	801c1f0 <ADE9000_SCALE+0x6f0>
 801c1c6:	bf00      	nop
 801c1c8:	60000000 	.word	0x60000000
 801c1cc:	4189215c 	.word	0x4189215c
 801c1d0:	20000018 	.word	0x20000018
 801c1d4:	40300000 	.word	0x40300000
 801c1d8:	20001290 	.word	0x20001290
 801c1dc:	40080000 	.word	0x40080000
 801c1e0:	20000f90 	.word	0x20000f90
 801c1e4:	41cf4000 	.word	0x41cf4000
 801c1e8:	20000a70 	.word	0x20000a70
 801c1ec:	20000a78 	.word	0x20000a78
 801c1f0:	49c7      	ldr	r1, [pc, #796]	@ (801c510 <ADE9000_SCALE+0xa10>)
 801c1f2:	f501 610c 	add.w	r1, r1, #2240	@ 0x8c0
 801c1f6:	e941 2302 	strd	r2, r3, [r1, #-8]
	ADE9000.ANGL_VA_VC.rd = wrap180f(ADE9000.ANGL_VA_VC.DIGIT.u16  * ANGLE_GAIN_60Hz + Offset_ANGLE_1);
 801c1fa:	4bc5      	ldr	r3, [pc, #788]	@ (801c510 <ADE9000_SCALE+0xa10>)
 801c1fc:	f8b3 38c4 	ldrh.w	r3, [r3, #2244]	@ 0x8c4
 801c200:	ee07 3a90 	vmov	s15, r3
 801c204:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 801c208:	4bc2      	ldr	r3, [pc, #776]	@ (801c514 <ADE9000_SCALE+0xa14>)
 801c20a:	edd3 7a00 	vldr	s15, [r3]
 801c20e:	ee27 7a27 	vmul.f32	s14, s14, s15
 801c212:	4bc1      	ldr	r3, [pc, #772]	@ (801c518 <ADE9000_SCALE+0xa18>)
 801c214:	edd3 7a00 	vldr	s15, [r3]
 801c218:	ee77 7a27 	vadd.f32	s15, s14, s15
 801c21c:	eeb0 0a67 	vmov.f32	s0, s15
 801c220:	f7ff fa56 	bl	801b6d0 <wrap180f>
 801c224:	ee10 3a10 	vmov	r3, s0
 801c228:	4618      	mov	r0, r3
 801c22a:	f7e4 fac3 	bl	80007b4 <__aeabi_f2d>
 801c22e:	4602      	mov	r2, r0
 801c230:	460b      	mov	r3, r1
 801c232:	49b7      	ldr	r1, [pc, #732]	@ (801c510 <ADE9000_SCALE+0xa10>)
 801c234:	f501 610d 	add.w	r1, r1, #2256	@ 0x8d0
 801c238:	e941 2302 	strd	r2, r3, [r1, #-8]

	ANGLE_VA = ADE9000.ANGL_VA_VB.rd - 30.0;
 801c23c:	4bb4      	ldr	r3, [pc, #720]	@ (801c510 <ADE9000_SCALE+0xa10>)
 801c23e:	f503 630b 	add.w	r3, r3, #2224	@ 0x8b0
 801c242:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 801c246:	f04f 0200 	mov.w	r2, #0
 801c24a:	4bb4      	ldr	r3, [pc, #720]	@ (801c51c <ADE9000_SCALE+0xa1c>)
 801c24c:	f7e4 f952 	bl	80004f4 <__aeabi_dsub>
 801c250:	4602      	mov	r2, r0
 801c252:	460b      	mov	r3, r1
 801c254:	4610      	mov	r0, r2
 801c256:	4619      	mov	r1, r3
 801c258:	f7e4 fdfc 	bl	8000e54 <__aeabi_d2f>
 801c25c:	4603      	mov	r3, r0
 801c25e:	4ab0      	ldr	r2, [pc, #704]	@ (801c520 <ADE9000_SCALE+0xa20>)
 801c260:	6013      	str	r3, [r2, #0]
	ANGLE_VB = ADE9000.ANGL_VA_VC.rd - 30.0;
 801c262:	4bab      	ldr	r3, [pc, #684]	@ (801c510 <ADE9000_SCALE+0xa10>)
 801c264:	f503 630d 	add.w	r3, r3, #2256	@ 0x8d0
 801c268:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 801c26c:	f04f 0200 	mov.w	r2, #0
 801c270:	4baa      	ldr	r3, [pc, #680]	@ (801c51c <ADE9000_SCALE+0xa1c>)
 801c272:	f7e4 f93f 	bl	80004f4 <__aeabi_dsub>
 801c276:	4602      	mov	r2, r0
 801c278:	460b      	mov	r3, r1
 801c27a:	4610      	mov	r0, r2
 801c27c:	4619      	mov	r1, r3
 801c27e:	f7e4 fde9 	bl	8000e54 <__aeabi_d2f>
 801c282:	4603      	mov	r3, r0
 801c284:	4aa7      	ldr	r2, [pc, #668]	@ (801c524 <ADE9000_SCALE+0xa24>)
 801c286:	6013      	str	r3, [r2, #0]
	ANGLE_VC = ADE9000.ANGL_VB_VC.rd - 30.0;
 801c288:	4ba1      	ldr	r3, [pc, #644]	@ (801c510 <ADE9000_SCALE+0xa10>)
 801c28a:	f503 630c 	add.w	r3, r3, #2240	@ 0x8c0
 801c28e:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 801c292:	f04f 0200 	mov.w	r2, #0
 801c296:	4ba1      	ldr	r3, [pc, #644]	@ (801c51c <ADE9000_SCALE+0xa1c>)
 801c298:	f7e4 f92c 	bl	80004f4 <__aeabi_dsub>
 801c29c:	4602      	mov	r2, r0
 801c29e:	460b      	mov	r3, r1
 801c2a0:	4610      	mov	r0, r2
 801c2a2:	4619      	mov	r1, r3
 801c2a4:	f7e4 fdd6 	bl	8000e54 <__aeabi_d2f>
 801c2a8:	4603      	mov	r3, r0
 801c2aa:	4a9f      	ldr	r2, [pc, #636]	@ (801c528 <ADE9000_SCALE+0xa28>)
 801c2ac:	6013      	str	r3, [r2, #0]

	ADE9000.ANGL_VA_IA.rd = wrap180f((ADE9000.ANGL_VA_IA.DIGIT.u16  * ANGLE_GAIN_60Hz));
 801c2ae:	4b98      	ldr	r3, [pc, #608]	@ (801c510 <ADE9000_SCALE+0xa10>)
 801c2b0:	f8b3 38d4 	ldrh.w	r3, [r3, #2260]	@ 0x8d4
 801c2b4:	ee07 3a90 	vmov	s15, r3
 801c2b8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 801c2bc:	4b95      	ldr	r3, [pc, #596]	@ (801c514 <ADE9000_SCALE+0xa14>)
 801c2be:	edd3 7a00 	vldr	s15, [r3]
 801c2c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 801c2c6:	eeb0 0a67 	vmov.f32	s0, s15
 801c2ca:	f7ff fa01 	bl	801b6d0 <wrap180f>
 801c2ce:	ee10 3a10 	vmov	r3, s0
 801c2d2:	4618      	mov	r0, r3
 801c2d4:	f7e4 fa6e 	bl	80007b4 <__aeabi_f2d>
 801c2d8:	4602      	mov	r2, r0
 801c2da:	460b      	mov	r3, r1
 801c2dc:	498c      	ldr	r1, [pc, #560]	@ (801c510 <ADE9000_SCALE+0xa10>)
 801c2de:	f501 610e 	add.w	r1, r1, #2272	@ 0x8e0
 801c2e2:	e941 2302 	strd	r2, r3, [r1, #-8]
	ADE9000.ANGL_VB_IB.rd = wrap180f((ADE9000.ANGL_VB_IB.DIGIT.u16  * ANGLE_GAIN_60Hz));
 801c2e6:	4b8a      	ldr	r3, [pc, #552]	@ (801c510 <ADE9000_SCALE+0xa10>)
 801c2e8:	f8b3 38e4 	ldrh.w	r3, [r3, #2276]	@ 0x8e4
 801c2ec:	ee07 3a90 	vmov	s15, r3
 801c2f0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 801c2f4:	4b87      	ldr	r3, [pc, #540]	@ (801c514 <ADE9000_SCALE+0xa14>)
 801c2f6:	edd3 7a00 	vldr	s15, [r3]
 801c2fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 801c2fe:	eeb0 0a67 	vmov.f32	s0, s15
 801c302:	f7ff f9e5 	bl	801b6d0 <wrap180f>
 801c306:	ee10 3a10 	vmov	r3, s0
 801c30a:	4618      	mov	r0, r3
 801c30c:	f7e4 fa52 	bl	80007b4 <__aeabi_f2d>
 801c310:	4602      	mov	r2, r0
 801c312:	460b      	mov	r3, r1
 801c314:	497e      	ldr	r1, [pc, #504]	@ (801c510 <ADE9000_SCALE+0xa10>)
 801c316:	f501 610f 	add.w	r1, r1, #2288	@ 0x8f0
 801c31a:	e941 2302 	strd	r2, r3, [r1, #-8]
	ADE9000.ANGL_VC_IC.rd = wrap180f((ADE9000.ANGL_VC_IC.DIGIT.u16  * ANGLE_GAIN_60Hz));
 801c31e:	4b7c      	ldr	r3, [pc, #496]	@ (801c510 <ADE9000_SCALE+0xa10>)
 801c320:	f8b3 38f4 	ldrh.w	r3, [r3, #2292]	@ 0x8f4
 801c324:	ee07 3a90 	vmov	s15, r3
 801c328:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 801c32c:	4b79      	ldr	r3, [pc, #484]	@ (801c514 <ADE9000_SCALE+0xa14>)
 801c32e:	edd3 7a00 	vldr	s15, [r3]
 801c332:	ee67 7a27 	vmul.f32	s15, s14, s15
 801c336:	eeb0 0a67 	vmov.f32	s0, s15
 801c33a:	f7ff f9c9 	bl	801b6d0 <wrap180f>
 801c33e:	ee10 3a10 	vmov	r3, s0
 801c342:	4618      	mov	r0, r3
 801c344:	f7e4 fa36 	bl	80007b4 <__aeabi_f2d>
 801c348:	4602      	mov	r2, r0
 801c34a:	460b      	mov	r3, r1
 801c34c:	4970      	ldr	r1, [pc, #448]	@ (801c510 <ADE9000_SCALE+0xa10>)
 801c34e:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 801c352:	e941 2302 	strd	r2, r3, [r1, #-8]

	ADE9000.ANGL_IA_IB.rd = wrap180f(ADE9000.ANGL_IA_IB.DIGIT.u16  * ANGLE_GAIN_60Hz);
 801c356:	4b6e      	ldr	r3, [pc, #440]	@ (801c510 <ADE9000_SCALE+0xa10>)
 801c358:	f8b3 3904 	ldrh.w	r3, [r3, #2308]	@ 0x904
 801c35c:	ee07 3a90 	vmov	s15, r3
 801c360:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 801c364:	4b6b      	ldr	r3, [pc, #428]	@ (801c514 <ADE9000_SCALE+0xa14>)
 801c366:	edd3 7a00 	vldr	s15, [r3]
 801c36a:	ee67 7a27 	vmul.f32	s15, s14, s15
 801c36e:	eeb0 0a67 	vmov.f32	s0, s15
 801c372:	f7ff f9ad 	bl	801b6d0 <wrap180f>
 801c376:	ee10 3a10 	vmov	r3, s0
 801c37a:	4618      	mov	r0, r3
 801c37c:	f7e4 fa1a 	bl	80007b4 <__aeabi_f2d>
 801c380:	4602      	mov	r2, r0
 801c382:	460b      	mov	r3, r1
 801c384:	4962      	ldr	r1, [pc, #392]	@ (801c510 <ADE9000_SCALE+0xa10>)
 801c386:	f501 6111 	add.w	r1, r1, #2320	@ 0x910
 801c38a:	e941 2302 	strd	r2, r3, [r1, #-8]
	ADE9000.ANGL_IB_IC.rd = wrap180f(ADE9000.ANGL_IB_IC.DIGIT.u16  * ANGLE_GAIN_60Hz);
 801c38e:	4b60      	ldr	r3, [pc, #384]	@ (801c510 <ADE9000_SCALE+0xa10>)
 801c390:	f8b3 3914 	ldrh.w	r3, [r3, #2324]	@ 0x914
 801c394:	ee07 3a90 	vmov	s15, r3
 801c398:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 801c39c:	4b5d      	ldr	r3, [pc, #372]	@ (801c514 <ADE9000_SCALE+0xa14>)
 801c39e:	edd3 7a00 	vldr	s15, [r3]
 801c3a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 801c3a6:	eeb0 0a67 	vmov.f32	s0, s15
 801c3aa:	f7ff f991 	bl	801b6d0 <wrap180f>
 801c3ae:	ee10 3a10 	vmov	r3, s0
 801c3b2:	4618      	mov	r0, r3
 801c3b4:	f7e4 f9fe 	bl	80007b4 <__aeabi_f2d>
 801c3b8:	4602      	mov	r2, r0
 801c3ba:	460b      	mov	r3, r1
 801c3bc:	4954      	ldr	r1, [pc, #336]	@ (801c510 <ADE9000_SCALE+0xa10>)
 801c3be:	f501 6112 	add.w	r1, r1, #2336	@ 0x920
 801c3c2:	e941 2302 	strd	r2, r3, [r1, #-8]
	ADE9000.ANGL_IA_IC.rd = wrap180f(ADE9000.ANGL_IA_IC.DIGIT.u16  * ANGLE_GAIN_60Hz);
 801c3c6:	4b52      	ldr	r3, [pc, #328]	@ (801c510 <ADE9000_SCALE+0xa10>)
 801c3c8:	f8b3 3924 	ldrh.w	r3, [r3, #2340]	@ 0x924
 801c3cc:	ee07 3a90 	vmov	s15, r3
 801c3d0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 801c3d4:	4b4f      	ldr	r3, [pc, #316]	@ (801c514 <ADE9000_SCALE+0xa14>)
 801c3d6:	edd3 7a00 	vldr	s15, [r3]
 801c3da:	ee67 7a27 	vmul.f32	s15, s14, s15
 801c3de:	eeb0 0a67 	vmov.f32	s0, s15
 801c3e2:	f7ff f975 	bl	801b6d0 <wrap180f>
 801c3e6:	ee10 3a10 	vmov	r3, s0
 801c3ea:	4618      	mov	r0, r3
 801c3ec:	f7e4 f9e2 	bl	80007b4 <__aeabi_f2d>
 801c3f0:	4602      	mov	r2, r0
 801c3f2:	460b      	mov	r3, r1
 801c3f4:	4946      	ldr	r1, [pc, #280]	@ (801c510 <ADE9000_SCALE+0xa10>)
 801c3f6:	f501 6113 	add.w	r1, r1, #2352	@ 0x930
 801c3fa:	e941 2302 	strd	r2, r3, [r1, #-8]

	Calc_IB_ADE9000(ADE9000.AIRMS1012.rd, ADE9000.CIRMS1012.rd, 0.0, ADE9000.ANGL_IA_IB.rd, &temp_Mag, &ANGLE_IB);
 801c3fe:	4b44      	ldr	r3, [pc, #272]	@ (801c510 <ADE9000_SCALE+0xa10>)
 801c400:	ed93 7b6a 	vldr	d7, [r3, #424]	@ 0x1a8
 801c404:	4b42      	ldr	r3, [pc, #264]	@ (801c510 <ADE9000_SCALE+0xa10>)
 801c406:	f503 63a6 	add.w	r3, r3, #1328	@ 0x530
 801c40a:	ed13 6b02 	vldr	d6, [r3, #-8]
 801c40e:	4b40      	ldr	r3, [pc, #256]	@ (801c510 <ADE9000_SCALE+0xa10>)
 801c410:	f503 6311 	add.w	r3, r3, #2320	@ 0x910
 801c414:	ed13 5b02 	vldr	d5, [r3, #-8]
 801c418:	4944      	ldr	r1, [pc, #272]	@ (801c52c <ADE9000_SCALE+0xa2c>)
 801c41a:	4845      	ldr	r0, [pc, #276]	@ (801c530 <ADE9000_SCALE+0xa30>)
 801c41c:	eeb0 3a45 	vmov.f32	s6, s10
 801c420:	eef0 3a65 	vmov.f32	s7, s11
 801c424:	ed9f 2b38 	vldr	d2, [pc, #224]	@ 801c508 <ADE9000_SCALE+0xa08>
 801c428:	eeb0 1a46 	vmov.f32	s2, s12
 801c42c:	eef0 1a66 	vmov.f32	s3, s13
 801c430:	eeb0 0a47 	vmov.f32	s0, s14
 801c434:	eef0 0a67 	vmov.f32	s1, s15
 801c438:	f7ff fa9e 	bl	801b978 <Calc_IB_ADE9000>

	double VAIA_Phase_Offset = -30.0;
 801c43c:	f04f 0200 	mov.w	r2, #0
 801c440:	4b3c      	ldr	r3, [pc, #240]	@ (801c534 <ADE9000_SCALE+0xa34>)
 801c442:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
	double VBIB_Phase_Offset = -90.0;
 801c446:	f04f 0200 	mov.w	r2, #0
 801c44a:	4b3b      	ldr	r3, [pc, #236]	@ (801c538 <ADE9000_SCALE+0xa38>)
 801c44c:	e9c7 2308 	strd	r2, r3, [r7, #32]
	double VCIC_Phase_Offset = 30.0;
 801c450:	f04f 0200 	mov.w	r2, #0
 801c454:	4b31      	ldr	r3, [pc, #196]	@ (801c51c <ADE9000_SCALE+0xa1c>)
 801c456:	e9c7 2306 	strd	r2, r3, [r7, #24]

	ADE9000.ANGL_VA_IA.rd = wrap180f(ADE9000.ANGL_VA_IA.rd) + VAIA_Phase_Offset;
 801c45a:	4b2d      	ldr	r3, [pc, #180]	@ (801c510 <ADE9000_SCALE+0xa10>)
 801c45c:	f503 630e 	add.w	r3, r3, #2272	@ 0x8e0
 801c460:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801c464:	4610      	mov	r0, r2
 801c466:	4619      	mov	r1, r3
 801c468:	f7e4 fcf4 	bl	8000e54 <__aeabi_d2f>
 801c46c:	4603      	mov	r3, r0
 801c46e:	ee00 3a10 	vmov	s0, r3
 801c472:	f7ff f92d 	bl	801b6d0 <wrap180f>
 801c476:	ee10 3a10 	vmov	r3, s0
 801c47a:	4618      	mov	r0, r3
 801c47c:	f7e4 f99a 	bl	80007b4 <__aeabi_f2d>
 801c480:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 801c484:	f7e4 f838 	bl	80004f8 <__adddf3>
 801c488:	4602      	mov	r2, r0
 801c48a:	460b      	mov	r3, r1
 801c48c:	4920      	ldr	r1, [pc, #128]	@ (801c510 <ADE9000_SCALE+0xa10>)
 801c48e:	f501 610e 	add.w	r1, r1, #2272	@ 0x8e0
 801c492:	e941 2302 	strd	r2, r3, [r1, #-8]
	ADE9000.ANGL_VB_IB.rd = wrap180f(ADE9000.ANGL_VB_IB.rd) + VBIB_Phase_Offset;
 801c496:	4b1e      	ldr	r3, [pc, #120]	@ (801c510 <ADE9000_SCALE+0xa10>)
 801c498:	f503 630f 	add.w	r3, r3, #2288	@ 0x8f0
 801c49c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801c4a0:	4610      	mov	r0, r2
 801c4a2:	4619      	mov	r1, r3
 801c4a4:	f7e4 fcd6 	bl	8000e54 <__aeabi_d2f>
 801c4a8:	4603      	mov	r3, r0
 801c4aa:	ee00 3a10 	vmov	s0, r3
 801c4ae:	f7ff f90f 	bl	801b6d0 <wrap180f>
 801c4b2:	ee10 3a10 	vmov	r3, s0
 801c4b6:	4618      	mov	r0, r3
 801c4b8:	f7e4 f97c 	bl	80007b4 <__aeabi_f2d>
 801c4bc:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 801c4c0:	f7e4 f81a 	bl	80004f8 <__adddf3>
 801c4c4:	4602      	mov	r2, r0
 801c4c6:	460b      	mov	r3, r1
 801c4c8:	4911      	ldr	r1, [pc, #68]	@ (801c510 <ADE9000_SCALE+0xa10>)
 801c4ca:	f501 610f 	add.w	r1, r1, #2288	@ 0x8f0
 801c4ce:	e941 2302 	strd	r2, r3, [r1, #-8]
	ADE9000.ANGL_VC_IC.rd = wrap180f(ADE9000.ANGL_VC_IC.rd) + VCIC_Phase_Offset;
 801c4d2:	4b0f      	ldr	r3, [pc, #60]	@ (801c510 <ADE9000_SCALE+0xa10>)
 801c4d4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801c4d8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801c4dc:	4610      	mov	r0, r2
 801c4de:	4619      	mov	r1, r3
 801c4e0:	f7e4 fcb8 	bl	8000e54 <__aeabi_d2f>
 801c4e4:	4603      	mov	r3, r0
 801c4e6:	ee00 3a10 	vmov	s0, r3
 801c4ea:	f7ff f8f1 	bl	801b6d0 <wrap180f>
 801c4ee:	ee10 3a10 	vmov	r3, s0
 801c4f2:	4618      	mov	r0, r3
 801c4f4:	f7e4 f95e 	bl	80007b4 <__aeabi_f2d>
 801c4f8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 801c4fc:	f7e3 fffc 	bl	80004f8 <__adddf3>
 801c500:	4602      	mov	r2, r0
 801c502:	460b      	mov	r3, r1
 801c504:	e01a      	b.n	801c53c <ADE9000_SCALE+0xa3c>
 801c506:	bf00      	nop
	...
 801c510:	20000018 	.word	0x20000018
 801c514:	20000a70 	.word	0x20000a70
 801c518:	20000a78 	.word	0x20000a78
 801c51c:	403e0000 	.word	0x403e0000
 801c520:	20000f50 	.word	0x20000f50
 801c524:	20000f54 	.word	0x20000f54
 801c528:	20000f58 	.word	0x20000f58
 801c52c:	20000f60 	.word	0x20000f60
 801c530:	20000fd0 	.word	0x20000fd0
 801c534:	c03e0000 	.word	0xc03e0000
 801c538:	c0568000 	.word	0xc0568000
 801c53c:	4958      	ldr	r1, [pc, #352]	@ (801c6a0 <ADE9000_SCALE+0xba0>)
 801c53e:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 801c542:	e941 2302 	strd	r2, r3, [r1, #-8]

	// Power Factor //
	ADE9000.APF.rd = pf_signed_lagpos_from_deg((double)ADE9000.ANGL_VA_IA.rd);
 801c546:	4b56      	ldr	r3, [pc, #344]	@ (801c6a0 <ADE9000_SCALE+0xba0>)
 801c548:	f503 630e 	add.w	r3, r3, #2272	@ 0x8e0
 801c54c:	ed13 7b02 	vldr	d7, [r3, #-8]
 801c550:	eeb0 0a47 	vmov.f32	s0, s14
 801c554:	eef0 0a67 	vmov.f32	s1, s15
 801c558:	f7ff f908 	bl	801b76c <pf_signed_lagpos_from_deg>
 801c55c:	eeb0 7a40 	vmov.f32	s14, s0
 801c560:	eef0 7a60 	vmov.f32	s15, s1
 801c564:	4b4e      	ldr	r3, [pc, #312]	@ (801c6a0 <ADE9000_SCALE+0xba0>)
 801c566:	f503 63e6 	add.w	r3, r3, #1840	@ 0x730
 801c56a:	ed03 7b02 	vstr	d7, [r3, #-8]
	ADE9000.BPF.rd = pf_signed_lagpos_from_deg((double)ADE9000.ANGL_VB_IB.rd);
 801c56e:	4b4c      	ldr	r3, [pc, #304]	@ (801c6a0 <ADE9000_SCALE+0xba0>)
 801c570:	f503 630f 	add.w	r3, r3, #2288	@ 0x8f0
 801c574:	ed13 7b02 	vldr	d7, [r3, #-8]
 801c578:	eeb0 0a47 	vmov.f32	s0, s14
 801c57c:	eef0 0a67 	vmov.f32	s1, s15
 801c580:	f7ff f8f4 	bl	801b76c <pf_signed_lagpos_from_deg>
 801c584:	eeb0 7a40 	vmov.f32	s14, s0
 801c588:	eef0 7a60 	vmov.f32	s15, s1
 801c58c:	4b44      	ldr	r3, [pc, #272]	@ (801c6a0 <ADE9000_SCALE+0xba0>)
 801c58e:	f503 63ec 	add.w	r3, r3, #1888	@ 0x760
 801c592:	ed03 7b02 	vstr	d7, [r3, #-8]
	ADE9000.CPF.rd = pf_signed_lagpos_from_deg((double)ADE9000.ANGL_VC_IC.rd);
 801c596:	4b42      	ldr	r3, [pc, #264]	@ (801c6a0 <ADE9000_SCALE+0xba0>)
 801c598:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801c59c:	ed13 7b02 	vldr	d7, [r3, #-8]
 801c5a0:	eeb0 0a47 	vmov.f32	s0, s14
 801c5a4:	eef0 0a67 	vmov.f32	s1, s15
 801c5a8:	f7ff f8e0 	bl	801b76c <pf_signed_lagpos_from_deg>
 801c5ac:	eeb0 7a40 	vmov.f32	s14, s0
 801c5b0:	eef0 7a60 	vmov.f32	s15, s1
 801c5b4:	4b3a      	ldr	r3, [pc, #232]	@ (801c6a0 <ADE9000_SCALE+0xba0>)
 801c5b6:	f503 63f2 	add.w	r3, r3, #1936	@ 0x790
 801c5ba:	ed03 7b02 	vstr	d7, [r3, #-8]

	if(ADE9000.APF.rd >= 1.0)	ADE9000.APF.rd = 1.0;
 801c5be:	4b38      	ldr	r3, [pc, #224]	@ (801c6a0 <ADE9000_SCALE+0xba0>)
 801c5c0:	f503 63e6 	add.w	r3, r3, #1840	@ 0x730
 801c5c4:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 801c5c8:	f04f 0200 	mov.w	r2, #0
 801c5cc:	4b35      	ldr	r3, [pc, #212]	@ (801c6a4 <ADE9000_SCALE+0xba4>)
 801c5ce:	f7e4 fbcf 	bl	8000d70 <__aeabi_dcmpge>
 801c5d2:	4603      	mov	r3, r0
 801c5d4:	2b00      	cmp	r3, #0
 801c5d6:	d009      	beq.n	801c5ec <ADE9000_SCALE+0xaec>
 801c5d8:	4b31      	ldr	r3, [pc, #196]	@ (801c6a0 <ADE9000_SCALE+0xba0>)
 801c5da:	f503 63e6 	add.w	r3, r3, #1840	@ 0x730
 801c5de:	4619      	mov	r1, r3
 801c5e0:	f04f 0200 	mov.w	r2, #0
 801c5e4:	4b2f      	ldr	r3, [pc, #188]	@ (801c6a4 <ADE9000_SCALE+0xba4>)
 801c5e6:	e941 2302 	strd	r2, r3, [r1, #-8]
 801c5ea:	e015      	b.n	801c618 <ADE9000_SCALE+0xb18>
		else if(ADE9000.APF.rd <= -1.0)	ADE9000.APF.rd = -1.0;
 801c5ec:	4b2c      	ldr	r3, [pc, #176]	@ (801c6a0 <ADE9000_SCALE+0xba0>)
 801c5ee:	f503 63e6 	add.w	r3, r3, #1840	@ 0x730
 801c5f2:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 801c5f6:	f04f 0200 	mov.w	r2, #0
 801c5fa:	4b2b      	ldr	r3, [pc, #172]	@ (801c6a8 <ADE9000_SCALE+0xba8>)
 801c5fc:	f7e4 fbae 	bl	8000d5c <__aeabi_dcmple>
 801c600:	4603      	mov	r3, r0
 801c602:	2b00      	cmp	r3, #0
 801c604:	d008      	beq.n	801c618 <ADE9000_SCALE+0xb18>
 801c606:	4b26      	ldr	r3, [pc, #152]	@ (801c6a0 <ADE9000_SCALE+0xba0>)
 801c608:	f503 63e6 	add.w	r3, r3, #1840	@ 0x730
 801c60c:	4619      	mov	r1, r3
 801c60e:	f04f 0200 	mov.w	r2, #0
 801c612:	4b25      	ldr	r3, [pc, #148]	@ (801c6a8 <ADE9000_SCALE+0xba8>)
 801c614:	e941 2302 	strd	r2, r3, [r1, #-8]
	if(ADE9000.BPF.rd >= 1.0)	ADE9000.BPF.rd = 1.0;
 801c618:	4b21      	ldr	r3, [pc, #132]	@ (801c6a0 <ADE9000_SCALE+0xba0>)
 801c61a:	f503 63ec 	add.w	r3, r3, #1888	@ 0x760
 801c61e:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 801c622:	f04f 0200 	mov.w	r2, #0
 801c626:	4b1f      	ldr	r3, [pc, #124]	@ (801c6a4 <ADE9000_SCALE+0xba4>)
 801c628:	f7e4 fba2 	bl	8000d70 <__aeabi_dcmpge>
 801c62c:	4603      	mov	r3, r0
 801c62e:	2b00      	cmp	r3, #0
 801c630:	d009      	beq.n	801c646 <ADE9000_SCALE+0xb46>
 801c632:	4b1b      	ldr	r3, [pc, #108]	@ (801c6a0 <ADE9000_SCALE+0xba0>)
 801c634:	f503 63ec 	add.w	r3, r3, #1888	@ 0x760
 801c638:	4619      	mov	r1, r3
 801c63a:	f04f 0200 	mov.w	r2, #0
 801c63e:	4b19      	ldr	r3, [pc, #100]	@ (801c6a4 <ADE9000_SCALE+0xba4>)
 801c640:	e941 2302 	strd	r2, r3, [r1, #-8]
 801c644:	e015      	b.n	801c672 <ADE9000_SCALE+0xb72>
		else if(ADE9000.BPF.rd <= -1.0)	ADE9000.BPF.rd = -1.0;
 801c646:	4b16      	ldr	r3, [pc, #88]	@ (801c6a0 <ADE9000_SCALE+0xba0>)
 801c648:	f503 63ec 	add.w	r3, r3, #1888	@ 0x760
 801c64c:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 801c650:	f04f 0200 	mov.w	r2, #0
 801c654:	4b14      	ldr	r3, [pc, #80]	@ (801c6a8 <ADE9000_SCALE+0xba8>)
 801c656:	f7e4 fb81 	bl	8000d5c <__aeabi_dcmple>
 801c65a:	4603      	mov	r3, r0
 801c65c:	2b00      	cmp	r3, #0
 801c65e:	d008      	beq.n	801c672 <ADE9000_SCALE+0xb72>
 801c660:	4b0f      	ldr	r3, [pc, #60]	@ (801c6a0 <ADE9000_SCALE+0xba0>)
 801c662:	f503 63ec 	add.w	r3, r3, #1888	@ 0x760
 801c666:	4619      	mov	r1, r3
 801c668:	f04f 0200 	mov.w	r2, #0
 801c66c:	4b0e      	ldr	r3, [pc, #56]	@ (801c6a8 <ADE9000_SCALE+0xba8>)
 801c66e:	e941 2302 	strd	r2, r3, [r1, #-8]
	if(ADE9000.CPF.rd >= 1.0)	ADE9000.CPF.rd = 1.0;
 801c672:	4b0b      	ldr	r3, [pc, #44]	@ (801c6a0 <ADE9000_SCALE+0xba0>)
 801c674:	f503 63f2 	add.w	r3, r3, #1936	@ 0x790
 801c678:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 801c67c:	f04f 0200 	mov.w	r2, #0
 801c680:	4b08      	ldr	r3, [pc, #32]	@ (801c6a4 <ADE9000_SCALE+0xba4>)
 801c682:	f7e4 fb75 	bl	8000d70 <__aeabi_dcmpge>
 801c686:	4603      	mov	r3, r0
 801c688:	2b00      	cmp	r3, #0
 801c68a:	d00f      	beq.n	801c6ac <ADE9000_SCALE+0xbac>
 801c68c:	4b04      	ldr	r3, [pc, #16]	@ (801c6a0 <ADE9000_SCALE+0xba0>)
 801c68e:	f503 63f2 	add.w	r3, r3, #1936	@ 0x790
 801c692:	4619      	mov	r1, r3
 801c694:	f04f 0200 	mov.w	r2, #0
 801c698:	4b02      	ldr	r3, [pc, #8]	@ (801c6a4 <ADE9000_SCALE+0xba4>)
 801c69a:	e941 2302 	strd	r2, r3, [r1, #-8]
 801c69e:	e01b      	b.n	801c6d8 <ADE9000_SCALE+0xbd8>
 801c6a0:	20000018 	.word	0x20000018
 801c6a4:	3ff00000 	.word	0x3ff00000
 801c6a8:	bff00000 	.word	0xbff00000
		else if(ADE9000.CPF.rd <= -1.0)	ADE9000.CPF.rd = -1.0;
 801c6ac:	4bba      	ldr	r3, [pc, #744]	@ (801c998 <ADE9000_SCALE+0xe98>)
 801c6ae:	f503 63f2 	add.w	r3, r3, #1936	@ 0x790
 801c6b2:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 801c6b6:	f04f 0200 	mov.w	r2, #0
 801c6ba:	4bb8      	ldr	r3, [pc, #736]	@ (801c99c <ADE9000_SCALE+0xe9c>)
 801c6bc:	f7e4 fb4e 	bl	8000d5c <__aeabi_dcmple>
 801c6c0:	4603      	mov	r3, r0
 801c6c2:	2b00      	cmp	r3, #0
 801c6c4:	d008      	beq.n	801c6d8 <ADE9000_SCALE+0xbd8>
 801c6c6:	4bb4      	ldr	r3, [pc, #720]	@ (801c998 <ADE9000_SCALE+0xe98>)
 801c6c8:	f503 63f2 	add.w	r3, r3, #1936	@ 0x790
 801c6cc:	4619      	mov	r1, r3
 801c6ce:	f04f 0200 	mov.w	r2, #0
 801c6d2:	4bb2      	ldr	r3, [pc, #712]	@ (801c99c <ADE9000_SCALE+0xe9c>)
 801c6d4:	e941 2302 	strd	r2, r3, [r1, #-8]

	ADE9000_PowerFactor = (ADE9000.APF.rd + ADE9000.BPF.rd + ADE9000.CPF.rd) / 3.0;
 801c6d8:	4baf      	ldr	r3, [pc, #700]	@ (801c998 <ADE9000_SCALE+0xe98>)
 801c6da:	f503 63e6 	add.w	r3, r3, #1840	@ 0x730
 801c6de:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 801c6e2:	4bad      	ldr	r3, [pc, #692]	@ (801c998 <ADE9000_SCALE+0xe98>)
 801c6e4:	f503 63ec 	add.w	r3, r3, #1888	@ 0x760
 801c6e8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801c6ec:	f7e3 ff04 	bl	80004f8 <__adddf3>
 801c6f0:	4602      	mov	r2, r0
 801c6f2:	460b      	mov	r3, r1
 801c6f4:	4610      	mov	r0, r2
 801c6f6:	4619      	mov	r1, r3
 801c6f8:	4ba7      	ldr	r3, [pc, #668]	@ (801c998 <ADE9000_SCALE+0xe98>)
 801c6fa:	f503 63f2 	add.w	r3, r3, #1936	@ 0x790
 801c6fe:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801c702:	f7e3 fef9 	bl	80004f8 <__adddf3>
 801c706:	4602      	mov	r2, r0
 801c708:	460b      	mov	r3, r1
 801c70a:	4610      	mov	r0, r2
 801c70c:	4619      	mov	r1, r3
 801c70e:	f04f 0200 	mov.w	r2, #0
 801c712:	4ba3      	ldr	r3, [pc, #652]	@ (801c9a0 <ADE9000_SCALE+0xea0>)
 801c714:	f7e4 f9d0 	bl	8000ab8 <__aeabi_ddiv>
 801c718:	4602      	mov	r2, r0
 801c71a:	460b      	mov	r3, r1
 801c71c:	49a1      	ldr	r1, [pc, #644]	@ (801c9a4 <ADE9000_SCALE+0xea4>)
 801c71e:	e9c1 2300 	strd	r2, r3, [r1]

	// Electric Power //
	ADE9000.AVA.rd = ADE9000.AVRMS1012.rd * ADE9000.AIRMS1012.rd * 0.001 / sqrt(3);	// 0.001 -> k  
 801c722:	4b9d      	ldr	r3, [pc, #628]	@ (801c998 <ADE9000_SCALE+0xe98>)
 801c724:	e9d3 016e 	ldrd	r0, r1, [r3, #440]	@ 0x1b8
 801c728:	4b9b      	ldr	r3, [pc, #620]	@ (801c998 <ADE9000_SCALE+0xe98>)
 801c72a:	e9d3 236a 	ldrd	r2, r3, [r3, #424]	@ 0x1a8
 801c72e:	f7e4 f899 	bl	8000864 <__aeabi_dmul>
 801c732:	4602      	mov	r2, r0
 801c734:	460b      	mov	r3, r1
 801c736:	4610      	mov	r0, r2
 801c738:	4619      	mov	r1, r3
 801c73a:	a393      	add	r3, pc, #588	@ (adr r3, 801c988 <ADE9000_SCALE+0xe88>)
 801c73c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c740:	f7e4 f890 	bl	8000864 <__aeabi_dmul>
 801c744:	4602      	mov	r2, r0
 801c746:	460b      	mov	r3, r1
 801c748:	4610      	mov	r0, r2
 801c74a:	4619      	mov	r1, r3
 801c74c:	a390      	add	r3, pc, #576	@ (adr r3, 801c990 <ADE9000_SCALE+0xe90>)
 801c74e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c752:	f7e4 f9b1 	bl	8000ab8 <__aeabi_ddiv>
 801c756:	4602      	mov	r2, r0
 801c758:	460b      	mov	r3, r1
 801c75a:	498f      	ldr	r1, [pc, #572]	@ (801c998 <ADE9000_SCALE+0xe98>)
 801c75c:	e9c1 2346 	strd	r2, r3, [r1, #280]	@ 0x118
	ADE9000.BVA.rd = ADE9000.BVRMS1012.rd * ADE9000.BIRMS1012.rd * 0.001 / sqrt(3);
 801c760:	4b8d      	ldr	r3, [pc, #564]	@ (801c998 <ADE9000_SCALE+0xe98>)
 801c762:	e9d3 01de 	ldrd	r0, r1, [r3, #888]	@ 0x378
 801c766:	4b8c      	ldr	r3, [pc, #560]	@ (801c998 <ADE9000_SCALE+0xe98>)
 801c768:	e9d3 23da 	ldrd	r2, r3, [r3, #872]	@ 0x368
 801c76c:	f7e4 f87a 	bl	8000864 <__aeabi_dmul>
 801c770:	4602      	mov	r2, r0
 801c772:	460b      	mov	r3, r1
 801c774:	4610      	mov	r0, r2
 801c776:	4619      	mov	r1, r3
 801c778:	a383      	add	r3, pc, #524	@ (adr r3, 801c988 <ADE9000_SCALE+0xe88>)
 801c77a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c77e:	f7e4 f871 	bl	8000864 <__aeabi_dmul>
 801c782:	4602      	mov	r2, r0
 801c784:	460b      	mov	r3, r1
 801c786:	4610      	mov	r0, r2
 801c788:	4619      	mov	r1, r3
 801c78a:	a381      	add	r3, pc, #516	@ (adr r3, 801c990 <ADE9000_SCALE+0xe90>)
 801c78c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c790:	f7e4 f992 	bl	8000ab8 <__aeabi_ddiv>
 801c794:	4602      	mov	r2, r0
 801c796:	460b      	mov	r3, r1
 801c798:	497f      	ldr	r1, [pc, #508]	@ (801c998 <ADE9000_SCALE+0xe98>)
 801c79a:	e9c1 23b6 	strd	r2, r3, [r1, #728]	@ 0x2d8
	ADE9000.CVA.rd = ADE9000.CVRMS1012.rd * ADE9000.CIRMS1012.rd * 0.001 / sqrt(3);
 801c79e:	4b7e      	ldr	r3, [pc, #504]	@ (801c998 <ADE9000_SCALE+0xe98>)
 801c7a0:	f503 63a8 	add.w	r3, r3, #1344	@ 0x540
 801c7a4:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 801c7a8:	4b7b      	ldr	r3, [pc, #492]	@ (801c998 <ADE9000_SCALE+0xe98>)
 801c7aa:	f503 63a6 	add.w	r3, r3, #1328	@ 0x530
 801c7ae:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801c7b2:	f7e4 f857 	bl	8000864 <__aeabi_dmul>
 801c7b6:	4602      	mov	r2, r0
 801c7b8:	460b      	mov	r3, r1
 801c7ba:	4610      	mov	r0, r2
 801c7bc:	4619      	mov	r1, r3
 801c7be:	a372      	add	r3, pc, #456	@ (adr r3, 801c988 <ADE9000_SCALE+0xe88>)
 801c7c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c7c4:	f7e4 f84e 	bl	8000864 <__aeabi_dmul>
 801c7c8:	4602      	mov	r2, r0
 801c7ca:	460b      	mov	r3, r1
 801c7cc:	4610      	mov	r0, r2
 801c7ce:	4619      	mov	r1, r3
 801c7d0:	a36f      	add	r3, pc, #444	@ (adr r3, 801c990 <ADE9000_SCALE+0xe90>)
 801c7d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c7d6:	f7e4 f96f 	bl	8000ab8 <__aeabi_ddiv>
 801c7da:	4602      	mov	r2, r0
 801c7dc:	460b      	mov	r3, r1
 801c7de:	496e      	ldr	r1, [pc, #440]	@ (801c998 <ADE9000_SCALE+0xe98>)
 801c7e0:	f501 6194 	add.w	r1, r1, #1184	@ 0x4a0
 801c7e4:	e941 2302 	strd	r2, r3, [r1, #-8]
	ADE9000_Apparent_Power = ADE9000.AVA.rd + ADE9000.BVA.rd + ADE9000.CVA.rd;
 801c7e8:	4b6b      	ldr	r3, [pc, #428]	@ (801c998 <ADE9000_SCALE+0xe98>)
 801c7ea:	e9d3 0146 	ldrd	r0, r1, [r3, #280]	@ 0x118
 801c7ee:	4b6a      	ldr	r3, [pc, #424]	@ (801c998 <ADE9000_SCALE+0xe98>)
 801c7f0:	e9d3 23b6 	ldrd	r2, r3, [r3, #728]	@ 0x2d8
 801c7f4:	f7e3 fe80 	bl	80004f8 <__adddf3>
 801c7f8:	4602      	mov	r2, r0
 801c7fa:	460b      	mov	r3, r1
 801c7fc:	4610      	mov	r0, r2
 801c7fe:	4619      	mov	r1, r3
 801c800:	4b65      	ldr	r3, [pc, #404]	@ (801c998 <ADE9000_SCALE+0xe98>)
 801c802:	f503 6394 	add.w	r3, r3, #1184	@ 0x4a0
 801c806:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801c80a:	f7e3 fe75 	bl	80004f8 <__adddf3>
 801c80e:	4602      	mov	r2, r0
 801c810:	460b      	mov	r3, r1
 801c812:	4965      	ldr	r1, [pc, #404]	@ (801c9a8 <ADE9000_SCALE+0xea8>)
 801c814:	e9c1 2300 	strd	r2, r3, [r1]

	ADE9000.AWATT.rd = ADE9000.AVA.rd * fabs(ADE9000.APF.rd);
 801c818:	4b5f      	ldr	r3, [pc, #380]	@ (801c998 <ADE9000_SCALE+0xe98>)
 801c81a:	e9d3 0146 	ldrd	r0, r1, [r3, #280]	@ 0x118
 801c81e:	4b5e      	ldr	r3, [pc, #376]	@ (801c998 <ADE9000_SCALE+0xe98>)
 801c820:	f503 63e6 	add.w	r3, r3, #1840	@ 0x730
 801c824:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801c828:	613a      	str	r2, [r7, #16]
 801c82a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801c82e:	617b      	str	r3, [r7, #20]
 801c830:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 801c834:	f7e4 f816 	bl	8000864 <__aeabi_dmul>
 801c838:	4602      	mov	r2, r0
 801c83a:	460b      	mov	r3, r1
 801c83c:	4956      	ldr	r1, [pc, #344]	@ (801c998 <ADE9000_SCALE+0xe98>)
 801c83e:	f501 61c2 	add.w	r1, r1, #1552	@ 0x610
 801c842:	e941 2302 	strd	r2, r3, [r1, #-8]
	ADE9000.BWATT.rd = ADE9000.BVA.rd * fabs(ADE9000.BPF.rd);
 801c846:	4b54      	ldr	r3, [pc, #336]	@ (801c998 <ADE9000_SCALE+0xe98>)
 801c848:	e9d3 01b6 	ldrd	r0, r1, [r3, #728]	@ 0x2d8
 801c84c:	4b52      	ldr	r3, [pc, #328]	@ (801c998 <ADE9000_SCALE+0xe98>)
 801c84e:	f503 63ec 	add.w	r3, r3, #1888	@ 0x760
 801c852:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801c856:	4692      	mov	sl, r2
 801c858:	f023 4b00 	bic.w	fp, r3, #2147483648	@ 0x80000000
 801c85c:	4652      	mov	r2, sl
 801c85e:	465b      	mov	r3, fp
 801c860:	f7e4 f800 	bl	8000864 <__aeabi_dmul>
 801c864:	4602      	mov	r2, r0
 801c866:	460b      	mov	r3, r1
 801c868:	494b      	ldr	r1, [pc, #300]	@ (801c998 <ADE9000_SCALE+0xe98>)
 801c86a:	f501 61c4 	add.w	r1, r1, #1568	@ 0x620
 801c86e:	e941 2302 	strd	r2, r3, [r1, #-8]
	ADE9000.CWATT.rd = ADE9000.CVA.rd * fabs(ADE9000.CPF.rd);
 801c872:	4b49      	ldr	r3, [pc, #292]	@ (801c998 <ADE9000_SCALE+0xe98>)
 801c874:	f503 6394 	add.w	r3, r3, #1184	@ 0x4a0
 801c878:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 801c87c:	4b46      	ldr	r3, [pc, #280]	@ (801c998 <ADE9000_SCALE+0xe98>)
 801c87e:	f503 63f2 	add.w	r3, r3, #1936	@ 0x790
 801c882:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801c886:	4690      	mov	r8, r2
 801c888:	f023 4900 	bic.w	r9, r3, #2147483648	@ 0x80000000
 801c88c:	4642      	mov	r2, r8
 801c88e:	464b      	mov	r3, r9
 801c890:	f7e3 ffe8 	bl	8000864 <__aeabi_dmul>
 801c894:	4602      	mov	r2, r0
 801c896:	460b      	mov	r3, r1
 801c898:	493f      	ldr	r1, [pc, #252]	@ (801c998 <ADE9000_SCALE+0xe98>)
 801c89a:	f501 61c6 	add.w	r1, r1, #1584	@ 0x630
 801c89e:	e941 2302 	strd	r2, r3, [r1, #-8]
	ADE9000_Active_Power = ADE9000.AWATT.rd + ADE9000.BWATT.rd + ADE9000.CWATT.rd;
 801c8a2:	4b3d      	ldr	r3, [pc, #244]	@ (801c998 <ADE9000_SCALE+0xe98>)
 801c8a4:	f503 63c2 	add.w	r3, r3, #1552	@ 0x610
 801c8a8:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 801c8ac:	4b3a      	ldr	r3, [pc, #232]	@ (801c998 <ADE9000_SCALE+0xe98>)
 801c8ae:	f503 63c4 	add.w	r3, r3, #1568	@ 0x620
 801c8b2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801c8b6:	f7e3 fe1f 	bl	80004f8 <__adddf3>
 801c8ba:	4602      	mov	r2, r0
 801c8bc:	460b      	mov	r3, r1
 801c8be:	4610      	mov	r0, r2
 801c8c0:	4619      	mov	r1, r3
 801c8c2:	4b35      	ldr	r3, [pc, #212]	@ (801c998 <ADE9000_SCALE+0xe98>)
 801c8c4:	f503 63c6 	add.w	r3, r3, #1584	@ 0x630
 801c8c8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801c8cc:	f7e3 fe14 	bl	80004f8 <__adddf3>
 801c8d0:	4602      	mov	r2, r0
 801c8d2:	460b      	mov	r3, r1
 801c8d4:	4935      	ldr	r1, [pc, #212]	@ (801c9ac <ADE9000_SCALE+0xeac>)
 801c8d6:	e9c1 2300 	strd	r2, r3, [r1]

	ADE9000.AVAR.rd = ADE9000.AVA.rd * sqrt(1.0 - ADE9000.APF.rd * ADE9000.APF.rd);
 801c8da:	4b2f      	ldr	r3, [pc, #188]	@ (801c998 <ADE9000_SCALE+0xe98>)
 801c8dc:	e9d3 4546 	ldrd	r4, r5, [r3, #280]	@ 0x118
 801c8e0:	4b2d      	ldr	r3, [pc, #180]	@ (801c998 <ADE9000_SCALE+0xe98>)
 801c8e2:	f503 63e6 	add.w	r3, r3, #1840	@ 0x730
 801c8e6:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 801c8ea:	4b2b      	ldr	r3, [pc, #172]	@ (801c998 <ADE9000_SCALE+0xe98>)
 801c8ec:	f503 63e6 	add.w	r3, r3, #1840	@ 0x730
 801c8f0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801c8f4:	f7e3 ffb6 	bl	8000864 <__aeabi_dmul>
 801c8f8:	4602      	mov	r2, r0
 801c8fa:	460b      	mov	r3, r1
 801c8fc:	f04f 0000 	mov.w	r0, #0
 801c900:	492b      	ldr	r1, [pc, #172]	@ (801c9b0 <ADE9000_SCALE+0xeb0>)
 801c902:	f7e3 fdf7 	bl	80004f4 <__aeabi_dsub>
 801c906:	4602      	mov	r2, r0
 801c908:	460b      	mov	r3, r1
 801c90a:	ec43 2b17 	vmov	d7, r2, r3
 801c90e:	eeb0 0a47 	vmov.f32	s0, s14
 801c912:	eef0 0a67 	vmov.f32	s1, s15
 801c916:	f005 ffb1 	bl	802287c <sqrt>
 801c91a:	ec53 2b10 	vmov	r2, r3, d0
 801c91e:	4620      	mov	r0, r4
 801c920:	4629      	mov	r1, r5
 801c922:	f7e3 ff9f 	bl	8000864 <__aeabi_dmul>
 801c926:	4602      	mov	r2, r0
 801c928:	460b      	mov	r3, r1
 801c92a:	491b      	ldr	r1, [pc, #108]	@ (801c998 <ADE9000_SCALE+0xe98>)
 801c92c:	f501 61c8 	add.w	r1, r1, #1600	@ 0x640
 801c930:	e941 2302 	strd	r2, r3, [r1, #-8]
	ADE9000.BVAR.rd = ADE9000.BVA.rd * sqrt(1.0 - ADE9000.BPF.rd * ADE9000.BPF.rd);
 801c934:	4b18      	ldr	r3, [pc, #96]	@ (801c998 <ADE9000_SCALE+0xe98>)
 801c936:	e9d3 45b6 	ldrd	r4, r5, [r3, #728]	@ 0x2d8
 801c93a:	4b17      	ldr	r3, [pc, #92]	@ (801c998 <ADE9000_SCALE+0xe98>)
 801c93c:	f503 63ec 	add.w	r3, r3, #1888	@ 0x760
 801c940:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 801c944:	4b14      	ldr	r3, [pc, #80]	@ (801c998 <ADE9000_SCALE+0xe98>)
 801c946:	f503 63ec 	add.w	r3, r3, #1888	@ 0x760
 801c94a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801c94e:	f7e3 ff89 	bl	8000864 <__aeabi_dmul>
 801c952:	4602      	mov	r2, r0
 801c954:	460b      	mov	r3, r1
 801c956:	f04f 0000 	mov.w	r0, #0
 801c95a:	4915      	ldr	r1, [pc, #84]	@ (801c9b0 <ADE9000_SCALE+0xeb0>)
 801c95c:	f7e3 fdca 	bl	80004f4 <__aeabi_dsub>
 801c960:	4602      	mov	r2, r0
 801c962:	460b      	mov	r3, r1
 801c964:	ec43 2b17 	vmov	d7, r2, r3
 801c968:	eeb0 0a47 	vmov.f32	s0, s14
 801c96c:	eef0 0a67 	vmov.f32	s1, s15
 801c970:	f005 ff84 	bl	802287c <sqrt>
 801c974:	ec53 2b10 	vmov	r2, r3, d0
 801c978:	4620      	mov	r0, r4
 801c97a:	4629      	mov	r1, r5
 801c97c:	f7e3 ff72 	bl	8000864 <__aeabi_dmul>
 801c980:	4602      	mov	r2, r0
 801c982:	460b      	mov	r3, r1
 801c984:	e016      	b.n	801c9b4 <ADE9000_SCALE+0xeb4>
 801c986:	bf00      	nop
 801c988:	d2f1a9fc 	.word	0xd2f1a9fc
 801c98c:	3f50624d 	.word	0x3f50624d
 801c990:	e8584caa 	.word	0xe8584caa
 801c994:	3ffbb67a 	.word	0x3ffbb67a
 801c998:	20000018 	.word	0x20000018
 801c99c:	bff00000 	.word	0xbff00000
 801c9a0:	40080000 	.word	0x40080000
 801c9a4:	20000f80 	.word	0x20000f80
 801c9a8:	20000f78 	.word	0x20000f78
 801c9ac:	20000f68 	.word	0x20000f68
 801c9b0:	3ff00000 	.word	0x3ff00000
 801c9b4:	49c1      	ldr	r1, [pc, #772]	@ (801ccbc <ADE9000_SCALE+0x11bc>)
 801c9b6:	f501 61ca 	add.w	r1, r1, #1616	@ 0x650
 801c9ba:	e941 2302 	strd	r2, r3, [r1, #-8]
	ADE9000.CVAR.rd = ADE9000.CVA.rd * sqrt(1.0 - ADE9000.CPF.rd * ADE9000.CPF.rd);
 801c9be:	4bbf      	ldr	r3, [pc, #764]	@ (801ccbc <ADE9000_SCALE+0x11bc>)
 801c9c0:	f503 6394 	add.w	r3, r3, #1184	@ 0x4a0
 801c9c4:	e953 4502 	ldrd	r4, r5, [r3, #-8]
 801c9c8:	4bbc      	ldr	r3, [pc, #752]	@ (801ccbc <ADE9000_SCALE+0x11bc>)
 801c9ca:	f503 63f2 	add.w	r3, r3, #1936	@ 0x790
 801c9ce:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 801c9d2:	4bba      	ldr	r3, [pc, #744]	@ (801ccbc <ADE9000_SCALE+0x11bc>)
 801c9d4:	f503 63f2 	add.w	r3, r3, #1936	@ 0x790
 801c9d8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801c9dc:	f7e3 ff42 	bl	8000864 <__aeabi_dmul>
 801c9e0:	4602      	mov	r2, r0
 801c9e2:	460b      	mov	r3, r1
 801c9e4:	f04f 0000 	mov.w	r0, #0
 801c9e8:	49b5      	ldr	r1, [pc, #724]	@ (801ccc0 <ADE9000_SCALE+0x11c0>)
 801c9ea:	f7e3 fd83 	bl	80004f4 <__aeabi_dsub>
 801c9ee:	4602      	mov	r2, r0
 801c9f0:	460b      	mov	r3, r1
 801c9f2:	ec43 2b17 	vmov	d7, r2, r3
 801c9f6:	eeb0 0a47 	vmov.f32	s0, s14
 801c9fa:	eef0 0a67 	vmov.f32	s1, s15
 801c9fe:	f005 ff3d 	bl	802287c <sqrt>
 801ca02:	ec53 2b10 	vmov	r2, r3, d0
 801ca06:	4620      	mov	r0, r4
 801ca08:	4629      	mov	r1, r5
 801ca0a:	f7e3 ff2b 	bl	8000864 <__aeabi_dmul>
 801ca0e:	4602      	mov	r2, r0
 801ca10:	460b      	mov	r3, r1
 801ca12:	49aa      	ldr	r1, [pc, #680]	@ (801ccbc <ADE9000_SCALE+0x11bc>)
 801ca14:	f501 61cc 	add.w	r1, r1, #1632	@ 0x660
 801ca18:	e941 2302 	strd	r2, r3, [r1, #-8]
	ADE9000_Reactive_Power = ADE9000.AVAR.rd + ADE9000.BVAR.rd + ADE9000.CVAR.rd;
 801ca1c:	4ba7      	ldr	r3, [pc, #668]	@ (801ccbc <ADE9000_SCALE+0x11bc>)
 801ca1e:	f503 63c8 	add.w	r3, r3, #1600	@ 0x640
 801ca22:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 801ca26:	4ba5      	ldr	r3, [pc, #660]	@ (801ccbc <ADE9000_SCALE+0x11bc>)
 801ca28:	f503 63ca 	add.w	r3, r3, #1616	@ 0x650
 801ca2c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801ca30:	f7e3 fd62 	bl	80004f8 <__adddf3>
 801ca34:	4602      	mov	r2, r0
 801ca36:	460b      	mov	r3, r1
 801ca38:	4610      	mov	r0, r2
 801ca3a:	4619      	mov	r1, r3
 801ca3c:	4b9f      	ldr	r3, [pc, #636]	@ (801ccbc <ADE9000_SCALE+0x11bc>)
 801ca3e:	f503 63cc 	add.w	r3, r3, #1632	@ 0x660
 801ca42:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801ca46:	f7e3 fd57 	bl	80004f8 <__adddf3>
 801ca4a:	4602      	mov	r2, r0
 801ca4c:	460b      	mov	r3, r1
 801ca4e:	499d      	ldr	r1, [pc, #628]	@ (801ccc4 <ADE9000_SCALE+0x11c4>)
 801ca50:	e9c1 2300 	strd	r2, r3, [r1]
	// THD //
	ADE9000.AVTHD.rd = (double)( (int32_t)ADE9000.AVTHD.DIGIT.u32 ) * ADE_Q27_INV * 100.0;
 801ca54:	4b99      	ldr	r3, [pc, #612]	@ (801ccbc <ADE9000_SCALE+0x11bc>)
 801ca56:	f8d3 3734 	ldr.w	r3, [r3, #1844]	@ 0x734
 801ca5a:	4618      	mov	r0, r3
 801ca5c:	f7e3 fe98 	bl	8000790 <__aeabi_i2d>
 801ca60:	4b99      	ldr	r3, [pc, #612]	@ (801ccc8 <ADE9000_SCALE+0x11c8>)
 801ca62:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ca66:	f7e3 fefd 	bl	8000864 <__aeabi_dmul>
 801ca6a:	4602      	mov	r2, r0
 801ca6c:	460b      	mov	r3, r1
 801ca6e:	4610      	mov	r0, r2
 801ca70:	4619      	mov	r1, r3
 801ca72:	f04f 0200 	mov.w	r2, #0
 801ca76:	4b95      	ldr	r3, [pc, #596]	@ (801cccc <ADE9000_SCALE+0x11cc>)
 801ca78:	f7e3 fef4 	bl	8000864 <__aeabi_dmul>
 801ca7c:	4602      	mov	r2, r0
 801ca7e:	460b      	mov	r3, r1
 801ca80:	498e      	ldr	r1, [pc, #568]	@ (801ccbc <ADE9000_SCALE+0x11bc>)
 801ca82:	f501 61e8 	add.w	r1, r1, #1856	@ 0x740
 801ca86:	e941 2302 	strd	r2, r3, [r1, #-8]
	ADE9000.BVTHD.rd = (double)( (int32_t)ADE9000.BVTHD.DIGIT.u32 ) * ADE_Q27_INV * 100.0;
 801ca8a:	4b8c      	ldr	r3, [pc, #560]	@ (801ccbc <ADE9000_SCALE+0x11bc>)
 801ca8c:	f8d3 3764 	ldr.w	r3, [r3, #1892]	@ 0x764
 801ca90:	4618      	mov	r0, r3
 801ca92:	f7e3 fe7d 	bl	8000790 <__aeabi_i2d>
 801ca96:	4b8c      	ldr	r3, [pc, #560]	@ (801ccc8 <ADE9000_SCALE+0x11c8>)
 801ca98:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ca9c:	f7e3 fee2 	bl	8000864 <__aeabi_dmul>
 801caa0:	4602      	mov	r2, r0
 801caa2:	460b      	mov	r3, r1
 801caa4:	4610      	mov	r0, r2
 801caa6:	4619      	mov	r1, r3
 801caa8:	f04f 0200 	mov.w	r2, #0
 801caac:	4b87      	ldr	r3, [pc, #540]	@ (801cccc <ADE9000_SCALE+0x11cc>)
 801caae:	f7e3 fed9 	bl	8000864 <__aeabi_dmul>
 801cab2:	4602      	mov	r2, r0
 801cab4:	460b      	mov	r3, r1
 801cab6:	4981      	ldr	r1, [pc, #516]	@ (801ccbc <ADE9000_SCALE+0x11bc>)
 801cab8:	f501 61ee 	add.w	r1, r1, #1904	@ 0x770
 801cabc:	e941 2302 	strd	r2, r3, [r1, #-8]
	ADE9000.CVTHD.rd = (double)( (int32_t)ADE9000.CVTHD.DIGIT.u32 ) * ADE_Q27_INV * 100.0;
 801cac0:	4b7e      	ldr	r3, [pc, #504]	@ (801ccbc <ADE9000_SCALE+0x11bc>)
 801cac2:	f8d3 3794 	ldr.w	r3, [r3, #1940]	@ 0x794
 801cac6:	4618      	mov	r0, r3
 801cac8:	f7e3 fe62 	bl	8000790 <__aeabi_i2d>
 801cacc:	4b7e      	ldr	r3, [pc, #504]	@ (801ccc8 <ADE9000_SCALE+0x11c8>)
 801cace:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cad2:	f7e3 fec7 	bl	8000864 <__aeabi_dmul>
 801cad6:	4602      	mov	r2, r0
 801cad8:	460b      	mov	r3, r1
 801cada:	4610      	mov	r0, r2
 801cadc:	4619      	mov	r1, r3
 801cade:	f04f 0200 	mov.w	r2, #0
 801cae2:	4b7a      	ldr	r3, [pc, #488]	@ (801cccc <ADE9000_SCALE+0x11cc>)
 801cae4:	f7e3 febe 	bl	8000864 <__aeabi_dmul>
 801cae8:	4602      	mov	r2, r0
 801caea:	460b      	mov	r3, r1
 801caec:	4973      	ldr	r1, [pc, #460]	@ (801ccbc <ADE9000_SCALE+0x11bc>)
 801caee:	f501 61f4 	add.w	r1, r1, #1952	@ 0x7a0
 801caf2:	e941 2302 	strd	r2, r3, [r1, #-8]
	VTHD_AVG = (ADE9000.AVTHD.rd + ADE9000.BVTHD.rd + ADE9000.CVTHD.rd) / 3.0;
 801caf6:	4b71      	ldr	r3, [pc, #452]	@ (801ccbc <ADE9000_SCALE+0x11bc>)
 801caf8:	f503 63e8 	add.w	r3, r3, #1856	@ 0x740
 801cafc:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 801cb00:	4b6e      	ldr	r3, [pc, #440]	@ (801ccbc <ADE9000_SCALE+0x11bc>)
 801cb02:	f503 63ee 	add.w	r3, r3, #1904	@ 0x770
 801cb06:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801cb0a:	f7e3 fcf5 	bl	80004f8 <__adddf3>
 801cb0e:	4602      	mov	r2, r0
 801cb10:	460b      	mov	r3, r1
 801cb12:	4610      	mov	r0, r2
 801cb14:	4619      	mov	r1, r3
 801cb16:	4b69      	ldr	r3, [pc, #420]	@ (801ccbc <ADE9000_SCALE+0x11bc>)
 801cb18:	f503 63f4 	add.w	r3, r3, #1952	@ 0x7a0
 801cb1c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801cb20:	f7e3 fcea 	bl	80004f8 <__adddf3>
 801cb24:	4602      	mov	r2, r0
 801cb26:	460b      	mov	r3, r1
 801cb28:	4610      	mov	r0, r2
 801cb2a:	4619      	mov	r1, r3
 801cb2c:	f04f 0200 	mov.w	r2, #0
 801cb30:	4b67      	ldr	r3, [pc, #412]	@ (801ccd0 <ADE9000_SCALE+0x11d0>)
 801cb32:	f7e3 ffc1 	bl	8000ab8 <__aeabi_ddiv>
 801cb36:	4602      	mov	r2, r0
 801cb38:	460b      	mov	r3, r1
 801cb3a:	4966      	ldr	r1, [pc, #408]	@ (801ccd4 <ADE9000_SCALE+0x11d4>)
 801cb3c:	e9c1 2300 	strd	r2, r3, [r1]

	ADE9000.AITHD.rd = (double)( (int32_t)ADE9000.AITHD.DIGIT.u32 ) * ADE_Q27_INV * 100.0;
 801cb40:	4b5e      	ldr	r3, [pc, #376]	@ (801ccbc <ADE9000_SCALE+0x11bc>)
 801cb42:	f8d3 3744 	ldr.w	r3, [r3, #1860]	@ 0x744
 801cb46:	4618      	mov	r0, r3
 801cb48:	f7e3 fe22 	bl	8000790 <__aeabi_i2d>
 801cb4c:	4b5e      	ldr	r3, [pc, #376]	@ (801ccc8 <ADE9000_SCALE+0x11c8>)
 801cb4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cb52:	f7e3 fe87 	bl	8000864 <__aeabi_dmul>
 801cb56:	4602      	mov	r2, r0
 801cb58:	460b      	mov	r3, r1
 801cb5a:	4610      	mov	r0, r2
 801cb5c:	4619      	mov	r1, r3
 801cb5e:	f04f 0200 	mov.w	r2, #0
 801cb62:	4b5a      	ldr	r3, [pc, #360]	@ (801cccc <ADE9000_SCALE+0x11cc>)
 801cb64:	f7e3 fe7e 	bl	8000864 <__aeabi_dmul>
 801cb68:	4602      	mov	r2, r0
 801cb6a:	460b      	mov	r3, r1
 801cb6c:	4953      	ldr	r1, [pc, #332]	@ (801ccbc <ADE9000_SCALE+0x11bc>)
 801cb6e:	f501 61ea 	add.w	r1, r1, #1872	@ 0x750
 801cb72:	e941 2302 	strd	r2, r3, [r1, #-8]
	ADE9000.BITHD.rd = (double)( (int32_t)ADE9000.BITHD.DIGIT.u32 ) * ADE_Q27_INV * 100.0;
 801cb76:	4b51      	ldr	r3, [pc, #324]	@ (801ccbc <ADE9000_SCALE+0x11bc>)
 801cb78:	f8d3 3774 	ldr.w	r3, [r3, #1908]	@ 0x774
 801cb7c:	4618      	mov	r0, r3
 801cb7e:	f7e3 fe07 	bl	8000790 <__aeabi_i2d>
 801cb82:	4b51      	ldr	r3, [pc, #324]	@ (801ccc8 <ADE9000_SCALE+0x11c8>)
 801cb84:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cb88:	f7e3 fe6c 	bl	8000864 <__aeabi_dmul>
 801cb8c:	4602      	mov	r2, r0
 801cb8e:	460b      	mov	r3, r1
 801cb90:	4610      	mov	r0, r2
 801cb92:	4619      	mov	r1, r3
 801cb94:	f04f 0200 	mov.w	r2, #0
 801cb98:	4b4c      	ldr	r3, [pc, #304]	@ (801cccc <ADE9000_SCALE+0x11cc>)
 801cb9a:	f7e3 fe63 	bl	8000864 <__aeabi_dmul>
 801cb9e:	4602      	mov	r2, r0
 801cba0:	460b      	mov	r3, r1
 801cba2:	4946      	ldr	r1, [pc, #280]	@ (801ccbc <ADE9000_SCALE+0x11bc>)
 801cba4:	f501 61f0 	add.w	r1, r1, #1920	@ 0x780
 801cba8:	e941 2302 	strd	r2, r3, [r1, #-8]
	ADE9000.CITHD.rd = (double)( (int32_t)ADE9000.CITHD.DIGIT.u32 ) * ADE_Q27_INV * 100.0;
 801cbac:	4b43      	ldr	r3, [pc, #268]	@ (801ccbc <ADE9000_SCALE+0x11bc>)
 801cbae:	f8d3 37a4 	ldr.w	r3, [r3, #1956]	@ 0x7a4
 801cbb2:	4618      	mov	r0, r3
 801cbb4:	f7e3 fdec 	bl	8000790 <__aeabi_i2d>
 801cbb8:	4b43      	ldr	r3, [pc, #268]	@ (801ccc8 <ADE9000_SCALE+0x11c8>)
 801cbba:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cbbe:	f7e3 fe51 	bl	8000864 <__aeabi_dmul>
 801cbc2:	4602      	mov	r2, r0
 801cbc4:	460b      	mov	r3, r1
 801cbc6:	4610      	mov	r0, r2
 801cbc8:	4619      	mov	r1, r3
 801cbca:	f04f 0200 	mov.w	r2, #0
 801cbce:	4b3f      	ldr	r3, [pc, #252]	@ (801cccc <ADE9000_SCALE+0x11cc>)
 801cbd0:	f7e3 fe48 	bl	8000864 <__aeabi_dmul>
 801cbd4:	4602      	mov	r2, r0
 801cbd6:	460b      	mov	r3, r1
 801cbd8:	4938      	ldr	r1, [pc, #224]	@ (801ccbc <ADE9000_SCALE+0x11bc>)
 801cbda:	f501 61f6 	add.w	r1, r1, #1968	@ 0x7b0
 801cbde:	e941 2302 	strd	r2, r3, [r1, #-8]
	ITHD_AVG = (ADE9000.AITHD.rd + ADE9000.BITHD.rd + ADE9000.CITHD.rd) / 3.0;
 801cbe2:	4b36      	ldr	r3, [pc, #216]	@ (801ccbc <ADE9000_SCALE+0x11bc>)
 801cbe4:	f503 63ea 	add.w	r3, r3, #1872	@ 0x750
 801cbe8:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 801cbec:	4b33      	ldr	r3, [pc, #204]	@ (801ccbc <ADE9000_SCALE+0x11bc>)
 801cbee:	f503 63f0 	add.w	r3, r3, #1920	@ 0x780
 801cbf2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801cbf6:	f7e3 fc7f 	bl	80004f8 <__adddf3>
 801cbfa:	4602      	mov	r2, r0
 801cbfc:	460b      	mov	r3, r1
 801cbfe:	4610      	mov	r0, r2
 801cc00:	4619      	mov	r1, r3
 801cc02:	4b2e      	ldr	r3, [pc, #184]	@ (801ccbc <ADE9000_SCALE+0x11bc>)
 801cc04:	f503 63f6 	add.w	r3, r3, #1968	@ 0x7b0
 801cc08:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801cc0c:	f7e3 fc74 	bl	80004f8 <__adddf3>
 801cc10:	4602      	mov	r2, r0
 801cc12:	460b      	mov	r3, r1
 801cc14:	4610      	mov	r0, r2
 801cc16:	4619      	mov	r1, r3
 801cc18:	f04f 0200 	mov.w	r2, #0
 801cc1c:	4b2c      	ldr	r3, [pc, #176]	@ (801ccd0 <ADE9000_SCALE+0x11d0>)
 801cc1e:	f7e3 ff4b 	bl	8000ab8 <__aeabi_ddiv>
 801cc22:	4602      	mov	r2, r0
 801cc24:	460b      	mov	r3, r1
 801cc26:	492c      	ldr	r1, [pc, #176]	@ (801ccd8 <ADE9000_SCALE+0x11d8>)
 801cc28:	e9c1 2300 	strd	r2, r3, [r1]

	ADE9000.AITDD.rd = ADE9000.AITHD.rd * ADE9000.AIFRMS.rd / (float)eep.Set.I_rated.val;
 801cc2c:	4b23      	ldr	r3, [pc, #140]	@ (801ccbc <ADE9000_SCALE+0x11bc>)
 801cc2e:	f503 63ea 	add.w	r3, r3, #1872	@ 0x750
 801cc32:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 801cc36:	4b21      	ldr	r3, [pc, #132]	@ (801ccbc <ADE9000_SCALE+0x11bc>)
 801cc38:	f503 63b6 	add.w	r3, r3, #1456	@ 0x5b0
 801cc3c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801cc40:	f7e3 fe10 	bl	8000864 <__aeabi_dmul>
 801cc44:	4602      	mov	r2, r0
 801cc46:	460b      	mov	r3, r1
 801cc48:	4614      	mov	r4, r2
 801cc4a:	461d      	mov	r5, r3
 801cc4c:	4b23      	ldr	r3, [pc, #140]	@ (801ccdc <ADE9000_SCALE+0x11dc>)
 801cc4e:	f8d3 3850 	ldr.w	r3, [r3, #2128]	@ 0x850
 801cc52:	ee07 3a90 	vmov	s15, r3
 801cc56:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801cc5a:	ee17 0a90 	vmov	r0, s15
 801cc5e:	f7e3 fda9 	bl	80007b4 <__aeabi_f2d>
 801cc62:	4602      	mov	r2, r0
 801cc64:	460b      	mov	r3, r1
 801cc66:	4620      	mov	r0, r4
 801cc68:	4629      	mov	r1, r5
 801cc6a:	f7e3 ff25 	bl	8000ab8 <__aeabi_ddiv>
 801cc6e:	4602      	mov	r2, r0
 801cc70:	460b      	mov	r3, r1
 801cc72:	4912      	ldr	r1, [pc, #72]	@ (801ccbc <ADE9000_SCALE+0x11bc>)
 801cc74:	f501 61f8 	add.w	r1, r1, #1984	@ 0x7c0
 801cc78:	e941 2302 	strd	r2, r3, [r1, #-8]
	ADE9000.BITDD.rd = ADE9000.BITHD.rd * ADE9000.BIFRMS.rd / (float)eep.Set.I_rated.val;
 801cc7c:	4b0f      	ldr	r3, [pc, #60]	@ (801ccbc <ADE9000_SCALE+0x11bc>)
 801cc7e:	f503 63f0 	add.w	r3, r3, #1920	@ 0x780
 801cc82:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 801cc86:	4b0d      	ldr	r3, [pc, #52]	@ (801ccbc <ADE9000_SCALE+0x11bc>)
 801cc88:	f503 63b8 	add.w	r3, r3, #1472	@ 0x5c0
 801cc8c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801cc90:	f7e3 fde8 	bl	8000864 <__aeabi_dmul>
 801cc94:	4602      	mov	r2, r0
 801cc96:	460b      	mov	r3, r1
 801cc98:	4614      	mov	r4, r2
 801cc9a:	461d      	mov	r5, r3
 801cc9c:	4b0f      	ldr	r3, [pc, #60]	@ (801ccdc <ADE9000_SCALE+0x11dc>)
 801cc9e:	f8d3 3850 	ldr.w	r3, [r3, #2128]	@ 0x850
 801cca2:	ee07 3a90 	vmov	s15, r3
 801cca6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801ccaa:	ee17 0a90 	vmov	r0, s15
 801ccae:	f7e3 fd81 	bl	80007b4 <__aeabi_f2d>
 801ccb2:	4602      	mov	r2, r0
 801ccb4:	460b      	mov	r3, r1
 801ccb6:	4620      	mov	r0, r4
 801ccb8:	4629      	mov	r1, r5
 801ccba:	e011      	b.n	801cce0 <ADE9000_SCALE+0x11e0>
 801ccbc:	20000018 	.word	0x20000018
 801ccc0:	3ff00000 	.word	0x3ff00000
 801ccc4:	20000f70 	.word	0x20000f70
 801ccc8:	20000a68 	.word	0x20000a68
 801cccc:	40590000 	.word	0x40590000
 801ccd0:	40080000 	.word	0x40080000
 801ccd4:	20000fb8 	.word	0x20000fb8
 801ccd8:	20000fc0 	.word	0x20000fc0
 801ccdc:	20001290 	.word	0x20001290
 801cce0:	f7e3 feea 	bl	8000ab8 <__aeabi_ddiv>
 801cce4:	4602      	mov	r2, r0
 801cce6:	460b      	mov	r3, r1
 801cce8:	492b      	ldr	r1, [pc, #172]	@ (801cd98 <ADE9000_SCALE+0x1298>)
 801ccea:	f501 61fa 	add.w	r1, r1, #2000	@ 0x7d0
 801ccee:	e941 2302 	strd	r2, r3, [r1, #-8]
	ADE9000.CITDD.rd = ADE9000.CITHD.rd * ADE9000.CIFRMS.rd / (float)eep.Set.I_rated.val;
 801ccf2:	4b29      	ldr	r3, [pc, #164]	@ (801cd98 <ADE9000_SCALE+0x1298>)
 801ccf4:	f503 63f6 	add.w	r3, r3, #1968	@ 0x7b0
 801ccf8:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 801ccfc:	4b26      	ldr	r3, [pc, #152]	@ (801cd98 <ADE9000_SCALE+0x1298>)
 801ccfe:	f503 63ba 	add.w	r3, r3, #1488	@ 0x5d0
 801cd02:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801cd06:	f7e3 fdad 	bl	8000864 <__aeabi_dmul>
 801cd0a:	4602      	mov	r2, r0
 801cd0c:	460b      	mov	r3, r1
 801cd0e:	4614      	mov	r4, r2
 801cd10:	461d      	mov	r5, r3
 801cd12:	4b22      	ldr	r3, [pc, #136]	@ (801cd9c <ADE9000_SCALE+0x129c>)
 801cd14:	f8d3 3850 	ldr.w	r3, [r3, #2128]	@ 0x850
 801cd18:	ee07 3a90 	vmov	s15, r3
 801cd1c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801cd20:	ee17 0a90 	vmov	r0, s15
 801cd24:	f7e3 fd46 	bl	80007b4 <__aeabi_f2d>
 801cd28:	4602      	mov	r2, r0
 801cd2a:	460b      	mov	r3, r1
 801cd2c:	4620      	mov	r0, r4
 801cd2e:	4629      	mov	r1, r5
 801cd30:	f7e3 fec2 	bl	8000ab8 <__aeabi_ddiv>
 801cd34:	4602      	mov	r2, r0
 801cd36:	460b      	mov	r3, r1
 801cd38:	4917      	ldr	r1, [pc, #92]	@ (801cd98 <ADE9000_SCALE+0x1298>)
 801cd3a:	f501 61fc 	add.w	r1, r1, #2016	@ 0x7e0
 801cd3e:	e941 2302 	strd	r2, r3, [r1, #-8]
	ITDD_AVG = (ADE9000.AITDD.rd + ADE9000.BITDD.rd + ADE9000.CITDD.rd) / 3.0;
 801cd42:	4b15      	ldr	r3, [pc, #84]	@ (801cd98 <ADE9000_SCALE+0x1298>)
 801cd44:	f503 63f8 	add.w	r3, r3, #1984	@ 0x7c0
 801cd48:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 801cd4c:	4b12      	ldr	r3, [pc, #72]	@ (801cd98 <ADE9000_SCALE+0x1298>)
 801cd4e:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 801cd52:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801cd56:	f7e3 fbcf 	bl	80004f8 <__adddf3>
 801cd5a:	4602      	mov	r2, r0
 801cd5c:	460b      	mov	r3, r1
 801cd5e:	4610      	mov	r0, r2
 801cd60:	4619      	mov	r1, r3
 801cd62:	4b0d      	ldr	r3, [pc, #52]	@ (801cd98 <ADE9000_SCALE+0x1298>)
 801cd64:	f503 63fc 	add.w	r3, r3, #2016	@ 0x7e0
 801cd68:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801cd6c:	f7e3 fbc4 	bl	80004f8 <__adddf3>
 801cd70:	4602      	mov	r2, r0
 801cd72:	460b      	mov	r3, r1
 801cd74:	4610      	mov	r0, r2
 801cd76:	4619      	mov	r1, r3
 801cd78:	f04f 0200 	mov.w	r2, #0
 801cd7c:	4b08      	ldr	r3, [pc, #32]	@ (801cda0 <ADE9000_SCALE+0x12a0>)
 801cd7e:	f7e3 fe9b 	bl	8000ab8 <__aeabi_ddiv>
 801cd82:	4602      	mov	r2, r0
 801cd84:	460b      	mov	r3, r1
 801cd86:	4907      	ldr	r1, [pc, #28]	@ (801cda4 <ADE9000_SCALE+0x12a4>)
 801cd88:	e9c1 2300 	strd	r2, r3, [r1]
}
 801cd8c:	bf00      	nop
 801cd8e:	3738      	adds	r7, #56	@ 0x38
 801cd90:	46bd      	mov	sp, r7
 801cd92:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 801cd96:	bf00      	nop
 801cd98:	20000018 	.word	0x20000018
 801cd9c:	20001290 	.word	0x20001290
 801cda0:	40080000 	.word	0x40080000
 801cda4:	20000fc8 	.word	0x20000fc8

0801cda8 <ADE9000_Calc_IAgain>:


double BURDEN_OHM = 0.044;	// 22mohm  
void ADE9000_Calc_IAgain(double _IA_measured)
{
 801cda8:	b5b0      	push	{r4, r5, r7, lr}
 801cdaa:	b08a      	sub	sp, #40	@ 0x28
 801cdac:	af00      	add	r7, sp, #0
 801cdae:	ed87 0b00 	vstr	d0, [r7]

	ADE_Write32(ADE9000.AIGAIN.addr, 0x00000000);
 801cdb2:	4b3f      	ldr	r3, [pc, #252]	@ (801ceb0 <ADE9000_Calc_IAgain+0x108>)
 801cdb4:	881b      	ldrh	r3, [r3, #0]
 801cdb6:	2100      	movs	r1, #0
 801cdb8:	4618      	mov	r0, r3
 801cdba:	f000 feaf 	bl	801db1c <ADE_Write32>

	//ADE_Write16(ADE9000.RUN.addr, 0x0000);

	double I_Scale_Const = (ADE9000_VFS_RMS) / BURDEN_OHM;		// PGA_GAIN = 00
 801cdbe:	4b3d      	ldr	r3, [pc, #244]	@ (801ceb4 <ADE9000_Calc_IAgain+0x10c>)
 801cdc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cdc4:	a136      	add	r1, pc, #216	@ (adr r1, 801cea0 <ADE9000_Calc_IAgain+0xf8>)
 801cdc6:	e9d1 0100 	ldrd	r0, r1, [r1]
 801cdca:	f7e3 fe75 	bl	8000ab8 <__aeabi_ddiv>
 801cdce:	4602      	mov	r2, r0
 801cdd0:	460b      	mov	r3, r1
 801cdd2:	e9c7 2308 	strd	r2, r3, [r7, #32]

	//   
	double AI_Expected = (_IA_measured / I_Scale_Const / eep.CT.Ratio.val) * ADE9000_FS_CODE;
 801cdd6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 801cdda:	e9d7 0100 	ldrd	r0, r1, [r7]
 801cdde:	f7e3 fe6b 	bl	8000ab8 <__aeabi_ddiv>
 801cde2:	4602      	mov	r2, r0
 801cde4:	460b      	mov	r3, r1
 801cde6:	4614      	mov	r4, r2
 801cde8:	461d      	mov	r5, r3
 801cdea:	4b33      	ldr	r3, [pc, #204]	@ (801ceb8 <ADE9000_Calc_IAgain+0x110>)
 801cdec:	f8d3 3478 	ldr.w	r3, [r3, #1144]	@ 0x478
 801cdf0:	4618      	mov	r0, r3
 801cdf2:	f7e3 fcbd 	bl	8000770 <__aeabi_ui2d>
 801cdf6:	4602      	mov	r2, r0
 801cdf8:	460b      	mov	r3, r1
 801cdfa:	4620      	mov	r0, r4
 801cdfc:	4629      	mov	r1, r5
 801cdfe:	f7e3 fe5b 	bl	8000ab8 <__aeabi_ddiv>
 801ce02:	4602      	mov	r2, r0
 801ce04:	460b      	mov	r3, r1
 801ce06:	4610      	mov	r0, r2
 801ce08:	4619      	mov	r1, r3
 801ce0a:	a327      	add	r3, pc, #156	@ (adr r3, 801cea8 <ADE9000_Calc_IAgain+0x100>)
 801ce0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ce10:	f7e3 fd28 	bl	8000864 <__aeabi_dmul>
 801ce14:	4602      	mov	r2, r0
 801ce16:	460b      	mov	r3, r1
 801ce18:	e9c7 2306 	strd	r2, r3, [r7, #24]

	double gA = AI_Expected / ADE9000.AIRMS1012.DIGIT.u32;
 801ce1c:	4b24      	ldr	r3, [pc, #144]	@ (801ceb0 <ADE9000_Calc_IAgain+0x108>)
 801ce1e:	f8d3 31a4 	ldr.w	r3, [r3, #420]	@ 0x1a4
 801ce22:	4618      	mov	r0, r3
 801ce24:	f7e3 fca4 	bl	8000770 <__aeabi_ui2d>
 801ce28:	4602      	mov	r2, r0
 801ce2a:	460b      	mov	r3, r1
 801ce2c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 801ce30:	f7e3 fe42 	bl	8000ab8 <__aeabi_ddiv>
 801ce34:	4602      	mov	r2, r0
 801ce36:	460b      	mov	r3, r1
 801ce38:	e9c7 2304 	strd	r2, r3, [r7, #16]

	// 2^27  
	double xIA_ADE = (gA - 1.0) * (double)(1 << 27);   //  
 801ce3c:	f04f 0200 	mov.w	r2, #0
 801ce40:	4b1e      	ldr	r3, [pc, #120]	@ (801cebc <ADE9000_Calc_IAgain+0x114>)
 801ce42:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 801ce46:	f7e3 fb55 	bl	80004f4 <__aeabi_dsub>
 801ce4a:	4602      	mov	r2, r0
 801ce4c:	460b      	mov	r3, r1
 801ce4e:	4610      	mov	r0, r2
 801ce50:	4619      	mov	r1, r3
 801ce52:	f04f 0200 	mov.w	r2, #0
 801ce56:	4b1a      	ldr	r3, [pc, #104]	@ (801cec0 <ADE9000_Calc_IAgain+0x118>)
 801ce58:	f7e3 fd04 	bl	8000864 <__aeabi_dmul>
 801ce5c:	4602      	mov	r2, r0
 801ce5e:	460b      	mov	r3, r1
 801ce60:	e9c7 2302 	strd	r2, r3, [r7, #8]

	eep.I_Gain.A.nscale_new = (int32_t)(xIA_ADE);
 801ce64:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 801ce68:	f7e3 ffac 	bl	8000dc4 <__aeabi_d2iz>
 801ce6c:	4603      	mov	r3, r0
 801ce6e:	4a12      	ldr	r2, [pc, #72]	@ (801ceb8 <ADE9000_Calc_IAgain+0x110>)
 801ce70:	f8c2 31cc 	str.w	r3, [r2, #460]	@ 0x1cc

	EEPROM_Gain_Write(eep.I_Gain.A.nscale_new, 12);
 801ce74:	4b10      	ldr	r3, [pc, #64]	@ (801ceb8 <ADE9000_Calc_IAgain+0x110>)
 801ce76:	f8d3 31cc 	ldr.w	r3, [r3, #460]	@ 0x1cc
 801ce7a:	210c      	movs	r1, #12
 801ce7c:	4618      	mov	r0, r3
 801ce7e:	f000 fef9 	bl	801dc74 <EEPROM_Gain_Write>

	ADE_Write32(ADE9000.AIGAIN.addr, (uint32_t)eep.I_Gain.A.nscale_new);
 801ce82:	4b0b      	ldr	r3, [pc, #44]	@ (801ceb0 <ADE9000_Calc_IAgain+0x108>)
 801ce84:	881b      	ldrh	r3, [r3, #0]
 801ce86:	4a0c      	ldr	r2, [pc, #48]	@ (801ceb8 <ADE9000_Calc_IAgain+0x110>)
 801ce88:	f8d2 21cc 	ldr.w	r2, [r2, #460]	@ 0x1cc
 801ce8c:	4611      	mov	r1, r2
 801ce8e:	4618      	mov	r0, r3
 801ce90:	f000 fe44 	bl	801db1c <ADE_Write32>

}
 801ce94:	bf00      	nop
 801ce96:	3728      	adds	r7, #40	@ 0x28
 801ce98:	46bd      	mov	sp, r7
 801ce9a:	bdb0      	pop	{r4, r5, r7, pc}
 801ce9c:	f3af 8000 	nop.w
 801cea0:	76c8b439 	.word	0x76c8b439
 801cea4:	3fe69fbe 	.word	0x3fe69fbe
 801cea8:	60000000 	.word	0x60000000
 801ceac:	4189215c 	.word	0x4189215c
 801ceb0:	20000018 	.word	0x20000018
 801ceb4:	20000a90 	.word	0x20000a90
 801ceb8:	20001290 	.word	0x20001290
 801cebc:	3ff00000 	.word	0x3ff00000
 801cec0:	41a00000 	.word	0x41a00000
 801cec4:	00000000 	.word	0x00000000

0801cec8 <hcy_Calc_IBgain>:
double IB_ref, IB_new;
double COS_Theta_B_ref, Theta_B_ref;
double Theta_Offset_DEG, Theta_B_ref_DEG, COS_Theta_B_ref_DEG;
double DeltaTheta ;
void hcy_Calc_IBgain(double _IB_measured)
{
 801cec8:	b5b0      	push	{r4, r5, r7, lr}
 801ceca:	b086      	sub	sp, #24
 801cecc:	af00      	add	r7, sp, #0
 801cece:	ed87 0b00 	vstr	d0, [r7]
    double IA = ADE9000.AIRMS1012.rd;
 801ced2:	4b7f      	ldr	r3, [pc, #508]	@ (801d0d0 <hcy_Calc_IBgain+0x208>)
 801ced4:	e9d3 236a 	ldrd	r2, r3, [r3, #424]	@ 0x1a8
 801ced8:	e9c7 2304 	strd	r2, r3, [r7, #16]
    double IC = ADE9000.CIRMS1012.rd;
 801cedc:	4b7c      	ldr	r3, [pc, #496]	@ (801d0d0 <hcy_Calc_IBgain+0x208>)
 801cede:	f503 63a6 	add.w	r3, r3, #1328	@ 0x530
 801cee2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801cee6:	e9c7 2302 	strd	r2, r3, [r7, #8]
    IB_ref = _IB_measured;
 801ceea:	497a      	ldr	r1, [pc, #488]	@ (801d0d4 <hcy_Calc_IBgain+0x20c>)
 801ceec:	e9d7 2300 	ldrd	r2, r3, [r7]
 801cef0:	e9c1 2300 	strd	r2, r3, [r1]

    // 1) ADE9000 angle  degree -> rad
    DeltaTheta = DEG2RAD(ADE9000.ANGL_IA_IC.rd);
 801cef4:	4b76      	ldr	r3, [pc, #472]	@ (801d0d0 <hcy_Calc_IBgain+0x208>)
 801cef6:	f503 6313 	add.w	r3, r3, #2352	@ 0x930
 801cefa:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 801cefe:	a36e      	add	r3, pc, #440	@ (adr r3, 801d0b8 <hcy_Calc_IBgain+0x1f0>)
 801cf00:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cf04:	f7e3 fcae 	bl	8000864 <__aeabi_dmul>
 801cf08:	4602      	mov	r2, r0
 801cf0a:	460b      	mov	r3, r1
 801cf0c:	4610      	mov	r0, r2
 801cf0e:	4619      	mov	r1, r3
 801cf10:	f04f 0200 	mov.w	r2, #0
 801cf14:	4b70      	ldr	r3, [pc, #448]	@ (801d0d8 <hcy_Calc_IBgain+0x210>)
 801cf16:	f7e3 fdcf 	bl	8000ab8 <__aeabi_ddiv>
 801cf1a:	4602      	mov	r2, r0
 801cf1c:	460b      	mov	r3, r1
 801cf1e:	496f      	ldr	r1, [pc, #444]	@ (801d0dc <hcy_Calc_IBgain+0x214>)
 801cf20:	e9c1 2300 	strd	r2, r3, [r1]

    // 2) cos(theta_ref) 
    COS_Theta_B_ref =
        (IB_ref*IB_ref - IA*IA - IC*IC) / (2.0 * IA * IC);
 801cf24:	4b6b      	ldr	r3, [pc, #428]	@ (801d0d4 <hcy_Calc_IBgain+0x20c>)
 801cf26:	e9d3 0100 	ldrd	r0, r1, [r3]
 801cf2a:	4b6a      	ldr	r3, [pc, #424]	@ (801d0d4 <hcy_Calc_IBgain+0x20c>)
 801cf2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cf30:	f7e3 fc98 	bl	8000864 <__aeabi_dmul>
 801cf34:	4602      	mov	r2, r0
 801cf36:	460b      	mov	r3, r1
 801cf38:	4614      	mov	r4, r2
 801cf3a:	461d      	mov	r5, r3
 801cf3c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 801cf40:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 801cf44:	f7e3 fc8e 	bl	8000864 <__aeabi_dmul>
 801cf48:	4602      	mov	r2, r0
 801cf4a:	460b      	mov	r3, r1
 801cf4c:	4620      	mov	r0, r4
 801cf4e:	4629      	mov	r1, r5
 801cf50:	f7e3 fad0 	bl	80004f4 <__aeabi_dsub>
 801cf54:	4602      	mov	r2, r0
 801cf56:	460b      	mov	r3, r1
 801cf58:	4614      	mov	r4, r2
 801cf5a:	461d      	mov	r5, r3
 801cf5c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 801cf60:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 801cf64:	f7e3 fc7e 	bl	8000864 <__aeabi_dmul>
 801cf68:	4602      	mov	r2, r0
 801cf6a:	460b      	mov	r3, r1
 801cf6c:	4620      	mov	r0, r4
 801cf6e:	4629      	mov	r1, r5
 801cf70:	f7e3 fac0 	bl	80004f4 <__aeabi_dsub>
 801cf74:	4602      	mov	r2, r0
 801cf76:	460b      	mov	r3, r1
 801cf78:	4614      	mov	r4, r2
 801cf7a:	461d      	mov	r5, r3
 801cf7c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 801cf80:	4602      	mov	r2, r0
 801cf82:	460b      	mov	r3, r1
 801cf84:	f7e3 fab8 	bl	80004f8 <__adddf3>
 801cf88:	4602      	mov	r2, r0
 801cf8a:	460b      	mov	r3, r1
 801cf8c:	4610      	mov	r0, r2
 801cf8e:	4619      	mov	r1, r3
 801cf90:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 801cf94:	f7e3 fc66 	bl	8000864 <__aeabi_dmul>
 801cf98:	4602      	mov	r2, r0
 801cf9a:	460b      	mov	r3, r1
 801cf9c:	4620      	mov	r0, r4
 801cf9e:	4629      	mov	r1, r5
 801cfa0:	f7e3 fd8a 	bl	8000ab8 <__aeabi_ddiv>
 801cfa4:	4602      	mov	r2, r0
 801cfa6:	460b      	mov	r3, r1
    COS_Theta_B_ref =
 801cfa8:	494d      	ldr	r1, [pc, #308]	@ (801d0e0 <hcy_Calc_IBgain+0x218>)
 801cfaa:	e9c1 2300 	strd	r2, r3, [r1]

    // 2-1)  
    COS_Theta_B_ref = fmax(-1.0, fmin(1.0, COS_Theta_B_ref));
 801cfae:	4b4c      	ldr	r3, [pc, #304]	@ (801d0e0 <hcy_Calc_IBgain+0x218>)
 801cfb0:	ed93 7b00 	vldr	d7, [r3]
 801cfb4:	ed9f 1b42 	vldr	d1, [pc, #264]	@ 801d0c0 <hcy_Calc_IBgain+0x1f8>
 801cfb8:	eeb0 0a47 	vmov.f32	s0, s14
 801cfbc:	eef0 0a67 	vmov.f32	s1, s15
 801cfc0:	f005 fdd0 	bl	8022b64 <fmin>
 801cfc4:	eeb0 7a40 	vmov.f32	s14, s0
 801cfc8:	eef0 7a60 	vmov.f32	s15, s1
 801cfcc:	ed9f 1b3e 	vldr	d1, [pc, #248]	@ 801d0c8 <hcy_Calc_IBgain+0x200>
 801cfd0:	eeb0 0a47 	vmov.f32	s0, s14
 801cfd4:	eef0 0a67 	vmov.f32	s1, s15
 801cfd8:	f005 fd9a 	bl	8022b10 <fmax>
 801cfdc:	eeb0 7a40 	vmov.f32	s14, s0
 801cfe0:	eef0 7a60 	vmov.f32	s15, s1
 801cfe4:	4b3e      	ldr	r3, [pc, #248]	@ (801d0e0 <hcy_Calc_IBgain+0x218>)
 801cfe6:	ed83 7b00 	vstr	d7, [r3]
    COS_Theta_B_ref_DEG = RAD2DEG(COS_Theta_B_ref);
 801cfea:	4b3d      	ldr	r3, [pc, #244]	@ (801d0e0 <hcy_Calc_IBgain+0x218>)
 801cfec:	e9d3 0100 	ldrd	r0, r1, [r3]
 801cff0:	f04f 0200 	mov.w	r2, #0
 801cff4:	4b38      	ldr	r3, [pc, #224]	@ (801d0d8 <hcy_Calc_IBgain+0x210>)
 801cff6:	f7e3 fc35 	bl	8000864 <__aeabi_dmul>
 801cffa:	4602      	mov	r2, r0
 801cffc:	460b      	mov	r3, r1
 801cffe:	4610      	mov	r0, r2
 801d000:	4619      	mov	r1, r3
 801d002:	a32d      	add	r3, pc, #180	@ (adr r3, 801d0b8 <hcy_Calc_IBgain+0x1f0>)
 801d004:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d008:	f7e3 fd56 	bl	8000ab8 <__aeabi_ddiv>
 801d00c:	4602      	mov	r2, r0
 801d00e:	460b      	mov	r3, r1
 801d010:	4934      	ldr	r1, [pc, #208]	@ (801d0e4 <hcy_Calc_IBgain+0x21c>)
 801d012:	e9c1 2300 	strd	r2, r3, [r1]

    // 3)   ()
    Theta_B_ref = acos(COS_Theta_B_ref);
 801d016:	4b32      	ldr	r3, [pc, #200]	@ (801d0e0 <hcy_Calc_IBgain+0x218>)
 801d018:	ed93 7b00 	vldr	d7, [r3]
 801d01c:	eeb0 0a47 	vmov.f32	s0, s14
 801d020:	eef0 0a67 	vmov.f32	s1, s15
 801d024:	f005 fbf4 	bl	8022810 <acos>
 801d028:	eeb0 7a40 	vmov.f32	s14, s0
 801d02c:	eef0 7a60 	vmov.f32	s15, s1
 801d030:	4b2d      	ldr	r3, [pc, #180]	@ (801d0e8 <hcy_Calc_IBgain+0x220>)
 801d032:	ed83 7b00 	vstr	d7, [r3]
    Theta_B_ref_DEG = RAD2DEG(Theta_B_ref);
 801d036:	4b2c      	ldr	r3, [pc, #176]	@ (801d0e8 <hcy_Calc_IBgain+0x220>)
 801d038:	e9d3 0100 	ldrd	r0, r1, [r3]
 801d03c:	f04f 0200 	mov.w	r2, #0
 801d040:	4b25      	ldr	r3, [pc, #148]	@ (801d0d8 <hcy_Calc_IBgain+0x210>)
 801d042:	f7e3 fc0f 	bl	8000864 <__aeabi_dmul>
 801d046:	4602      	mov	r2, r0
 801d048:	460b      	mov	r3, r1
 801d04a:	4610      	mov	r0, r2
 801d04c:	4619      	mov	r1, r3
 801d04e:	a31a      	add	r3, pc, #104	@ (adr r3, 801d0b8 <hcy_Calc_IBgain+0x1f0>)
 801d050:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d054:	f7e3 fd30 	bl	8000ab8 <__aeabi_ddiv>
 801d058:	4602      	mov	r2, r0
 801d05a:	460b      	mov	r3, r1
 801d05c:	4923      	ldr	r1, [pc, #140]	@ (801d0ec <hcy_Calc_IBgain+0x224>)
 801d05e:	e9c1 2300 	strd	r2, r3, [r1]

    // 4) Offset ( )
    Theta_B_Gain = DeltaTheta / Theta_B_ref;
 801d062:	4b1e      	ldr	r3, [pc, #120]	@ (801d0dc <hcy_Calc_IBgain+0x214>)
 801d064:	e9d3 0100 	ldrd	r0, r1, [r3]
 801d068:	4b1f      	ldr	r3, [pc, #124]	@ (801d0e8 <hcy_Calc_IBgain+0x220>)
 801d06a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d06e:	f7e3 fd23 	bl	8000ab8 <__aeabi_ddiv>
 801d072:	4602      	mov	r2, r0
 801d074:	460b      	mov	r3, r1
 801d076:	491e      	ldr	r1, [pc, #120]	@ (801d0f0 <hcy_Calc_IBgain+0x228>)
 801d078:	e9c1 2300 	strd	r2, r3, [r1]

    eep.I_Gain.B.fscale_new = (Theta_B_Gain);
 801d07c:	4b1c      	ldr	r3, [pc, #112]	@ (801d0f0 <hcy_Calc_IBgain+0x228>)
 801d07e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d082:	4610      	mov	r0, r2
 801d084:	4619      	mov	r1, r3
 801d086:	f7e3 fee5 	bl	8000e54 <__aeabi_d2f>
 801d08a:	4603      	mov	r3, r0
 801d08c:	4a19      	ldr	r2, [pc, #100]	@ (801d0f4 <hcy_Calc_IBgain+0x22c>)
 801d08e:	f8c2 31ec 	str.w	r3, [r2, #492]	@ 0x1ec

    EEPROM_Gain_Write((int32_t)(eep.I_Gain.B.fscale_new * 1000), 16);
 801d092:	4b18      	ldr	r3, [pc, #96]	@ (801d0f4 <hcy_Calc_IBgain+0x22c>)
 801d094:	edd3 7a7b 	vldr	s15, [r3, #492]	@ 0x1ec
 801d098:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 801d0f8 <hcy_Calc_IBgain+0x230>
 801d09c:	ee67 7a87 	vmul.f32	s15, s15, s14
 801d0a0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801d0a4:	2110      	movs	r1, #16
 801d0a6:	ee17 0a90 	vmov	r0, s15
 801d0aa:	f000 fde3 	bl	801dc74 <EEPROM_Gain_Write>
}
 801d0ae:	bf00      	nop
 801d0b0:	3718      	adds	r7, #24
 801d0b2:	46bd      	mov	sp, r7
 801d0b4:	bdb0      	pop	{r4, r5, r7, pc}
 801d0b6:	bf00      	nop
 801d0b8:	54442d18 	.word	0x54442d18
 801d0bc:	400921fb 	.word	0x400921fb
 801d0c0:	00000000 	.word	0x00000000
 801d0c4:	3ff00000 	.word	0x3ff00000
 801d0c8:	00000000 	.word	0x00000000
 801d0cc:	bff00000 	.word	0xbff00000
 801d0d0:	20000018 	.word	0x20000018
 801d0d4:	20000fd8 	.word	0x20000fd8
 801d0d8:	40668000 	.word	0x40668000
 801d0dc:	20001010 	.word	0x20001010
 801d0e0:	20000fe8 	.word	0x20000fe8
 801d0e4:	20001008 	.word	0x20001008
 801d0e8:	20000ff0 	.word	0x20000ff0
 801d0ec:	20001000 	.word	0x20001000
 801d0f0:	20000a80 	.word	0x20000a80
 801d0f4:	20001290 	.word	0x20001290
 801d0f8:	447a0000 	.word	0x447a0000
 801d0fc:	00000000 	.word	0x00000000

0801d100 <ADE9000_Calc_ICgain>:


void ADE9000_Calc_ICgain(double _IC_measured)
{
 801d100:	b5b0      	push	{r4, r5, r7, lr}
 801d102:	b08a      	sub	sp, #40	@ 0x28
 801d104:	af00      	add	r7, sp, #0
 801d106:	ed87 0b00 	vstr	d0, [r7]
	ADE_Write32(ADE9000.CIGAIN.addr, 0x00000000);
 801d10a:	4b3f      	ldr	r3, [pc, #252]	@ (801d208 <ADE9000_Calc_ICgain+0x108>)
 801d10c:	f8b3 3380 	ldrh.w	r3, [r3, #896]	@ 0x380
 801d110:	2100      	movs	r1, #0
 801d112:	4618      	mov	r0, r3
 801d114:	f000 fd02 	bl	801db1c <ADE_Write32>

	double I_Scale_Const = (ADE9000_VFS_RMS) / BURDEN_OHM;		// PGA_GAIN = 00
 801d118:	4b3c      	ldr	r3, [pc, #240]	@ (801d20c <ADE9000_Calc_ICgain+0x10c>)
 801d11a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d11e:	a136      	add	r1, pc, #216	@ (adr r1, 801d1f8 <ADE9000_Calc_ICgain+0xf8>)
 801d120:	e9d1 0100 	ldrd	r0, r1, [r1]
 801d124:	f7e3 fcc8 	bl	8000ab8 <__aeabi_ddiv>
 801d128:	4602      	mov	r2, r0
 801d12a:	460b      	mov	r3, r1
 801d12c:	e9c7 2308 	strd	r2, r3, [r7, #32]

	//   
	double CI_Expected = (_IC_measured / I_Scale_Const / eep.CT.Ratio.val) * ADE9000_FS_CODE;
 801d130:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 801d134:	e9d7 0100 	ldrd	r0, r1, [r7]
 801d138:	f7e3 fcbe 	bl	8000ab8 <__aeabi_ddiv>
 801d13c:	4602      	mov	r2, r0
 801d13e:	460b      	mov	r3, r1
 801d140:	4614      	mov	r4, r2
 801d142:	461d      	mov	r5, r3
 801d144:	4b32      	ldr	r3, [pc, #200]	@ (801d210 <ADE9000_Calc_ICgain+0x110>)
 801d146:	f8d3 3478 	ldr.w	r3, [r3, #1144]	@ 0x478
 801d14a:	4618      	mov	r0, r3
 801d14c:	f7e3 fb10 	bl	8000770 <__aeabi_ui2d>
 801d150:	4602      	mov	r2, r0
 801d152:	460b      	mov	r3, r1
 801d154:	4620      	mov	r0, r4
 801d156:	4629      	mov	r1, r5
 801d158:	f7e3 fcae 	bl	8000ab8 <__aeabi_ddiv>
 801d15c:	4602      	mov	r2, r0
 801d15e:	460b      	mov	r3, r1
 801d160:	4610      	mov	r0, r2
 801d162:	4619      	mov	r1, r3
 801d164:	a326      	add	r3, pc, #152	@ (adr r3, 801d200 <ADE9000_Calc_ICgain+0x100>)
 801d166:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d16a:	f7e3 fb7b 	bl	8000864 <__aeabi_dmul>
 801d16e:	4602      	mov	r2, r0
 801d170:	460b      	mov	r3, r1
 801d172:	e9c7 2306 	strd	r2, r3, [r7, #24]

	double gC = CI_Expected / ADE9000.CIRMS1012.DIGIT.u32;
 801d176:	4b24      	ldr	r3, [pc, #144]	@ (801d208 <ADE9000_Calc_ICgain+0x108>)
 801d178:	f8d3 3524 	ldr.w	r3, [r3, #1316]	@ 0x524
 801d17c:	4618      	mov	r0, r3
 801d17e:	f7e3 faf7 	bl	8000770 <__aeabi_ui2d>
 801d182:	4602      	mov	r2, r0
 801d184:	460b      	mov	r3, r1
 801d186:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 801d18a:	f7e3 fc95 	bl	8000ab8 <__aeabi_ddiv>
 801d18e:	4602      	mov	r2, r0
 801d190:	460b      	mov	r3, r1
 801d192:	e9c7 2304 	strd	r2, r3, [r7, #16]

    // 2^27  
    double xIC_ADE = (gC - 1.0) * (double)(1 << 27);   //  
 801d196:	f04f 0200 	mov.w	r2, #0
 801d19a:	4b1e      	ldr	r3, [pc, #120]	@ (801d214 <ADE9000_Calc_ICgain+0x114>)
 801d19c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 801d1a0:	f7e3 f9a8 	bl	80004f4 <__aeabi_dsub>
 801d1a4:	4602      	mov	r2, r0
 801d1a6:	460b      	mov	r3, r1
 801d1a8:	4610      	mov	r0, r2
 801d1aa:	4619      	mov	r1, r3
 801d1ac:	f04f 0200 	mov.w	r2, #0
 801d1b0:	4b19      	ldr	r3, [pc, #100]	@ (801d218 <ADE9000_Calc_ICgain+0x118>)
 801d1b2:	f7e3 fb57 	bl	8000864 <__aeabi_dmul>
 801d1b6:	4602      	mov	r2, r0
 801d1b8:	460b      	mov	r3, r1
 801d1ba:	e9c7 2302 	strd	r2, r3, [r7, #8]

    eep.I_Gain.C.nscale_new = (int32_t)(xIC_ADE);
 801d1be:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 801d1c2:	f7e3 fdff 	bl	8000dc4 <__aeabi_d2iz>
 801d1c6:	4603      	mov	r3, r0
 801d1c8:	4a11      	ldr	r2, [pc, #68]	@ (801d210 <ADE9000_Calc_ICgain+0x110>)
 801d1ca:	f8c2 31fc 	str.w	r3, [r2, #508]	@ 0x1fc

    EEPROM_Gain_Write(eep.I_Gain.C.nscale_new, 20);
 801d1ce:	4b10      	ldr	r3, [pc, #64]	@ (801d210 <ADE9000_Calc_ICgain+0x110>)
 801d1d0:	f8d3 31fc 	ldr.w	r3, [r3, #508]	@ 0x1fc
 801d1d4:	2114      	movs	r1, #20
 801d1d6:	4618      	mov	r0, r3
 801d1d8:	f000 fd4c 	bl	801dc74 <EEPROM_Gain_Write>

    ADE_Write32(ADE9000.CIGAIN.addr, (uint32_t)eep.I_Gain.C.nscale_new);
 801d1dc:	4b0a      	ldr	r3, [pc, #40]	@ (801d208 <ADE9000_Calc_ICgain+0x108>)
 801d1de:	f8b3 3380 	ldrh.w	r3, [r3, #896]	@ 0x380
 801d1e2:	4a0b      	ldr	r2, [pc, #44]	@ (801d210 <ADE9000_Calc_ICgain+0x110>)
 801d1e4:	f8d2 21fc 	ldr.w	r2, [r2, #508]	@ 0x1fc
 801d1e8:	4611      	mov	r1, r2
 801d1ea:	4618      	mov	r0, r3
 801d1ec:	f000 fc96 	bl	801db1c <ADE_Write32>
}
 801d1f0:	bf00      	nop
 801d1f2:	3728      	adds	r7, #40	@ 0x28
 801d1f4:	46bd      	mov	sp, r7
 801d1f6:	bdb0      	pop	{r4, r5, r7, pc}
 801d1f8:	76c8b439 	.word	0x76c8b439
 801d1fc:	3fe69fbe 	.word	0x3fe69fbe
 801d200:	60000000 	.word	0x60000000
 801d204:	4189215c 	.word	0x4189215c
 801d208:	20000018 	.word	0x20000018
 801d20c:	20000a90 	.word	0x20000a90
 801d210:	20001290 	.word	0x20001290
 801d214:	3ff00000 	.word	0x3ff00000
 801d218:	41a00000 	.word	0x41a00000
 801d21c:	00000000 	.word	0x00000000

0801d220 <Calculation_Energy>:


double hour_Const = 1.0 / 3600.0;		// 2   hour_Const =  1.0 / 1800.0
double prev_VA = 0, prev_WATT = 0, prev_VAR = 0;

void Calculation_Energy(){
 801d220:	b5b0      	push	{r4, r5, r7, lr}
 801d222:	b086      	sub	sp, #24
 801d224:	af00      	add	r7, sp, #0

    double cur_VA   = ADE9000.AVA.rd   + ADE9000.BVA.rd   + ADE9000.CVA.rd;
 801d226:	4b90      	ldr	r3, [pc, #576]	@ (801d468 <Calculation_Energy+0x248>)
 801d228:	e9d3 0146 	ldrd	r0, r1, [r3, #280]	@ 0x118
 801d22c:	4b8e      	ldr	r3, [pc, #568]	@ (801d468 <Calculation_Energy+0x248>)
 801d22e:	e9d3 23b6 	ldrd	r2, r3, [r3, #728]	@ 0x2d8
 801d232:	f7e3 f961 	bl	80004f8 <__adddf3>
 801d236:	4602      	mov	r2, r0
 801d238:	460b      	mov	r3, r1
 801d23a:	4610      	mov	r0, r2
 801d23c:	4619      	mov	r1, r3
 801d23e:	4b8a      	ldr	r3, [pc, #552]	@ (801d468 <Calculation_Energy+0x248>)
 801d240:	f503 6394 	add.w	r3, r3, #1184	@ 0x4a0
 801d244:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801d248:	f7e3 f956 	bl	80004f8 <__adddf3>
 801d24c:	4602      	mov	r2, r0
 801d24e:	460b      	mov	r3, r1
 801d250:	e9c7 2304 	strd	r2, r3, [r7, #16]
    double cur_WATT = ADE9000.AWATT.rd + ADE9000.BWATT.rd + ADE9000.CWATT.rd;
 801d254:	4b84      	ldr	r3, [pc, #528]	@ (801d468 <Calculation_Energy+0x248>)
 801d256:	f503 63c2 	add.w	r3, r3, #1552	@ 0x610
 801d25a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 801d25e:	4b82      	ldr	r3, [pc, #520]	@ (801d468 <Calculation_Energy+0x248>)
 801d260:	f503 63c4 	add.w	r3, r3, #1568	@ 0x620
 801d264:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801d268:	f7e3 f946 	bl	80004f8 <__adddf3>
 801d26c:	4602      	mov	r2, r0
 801d26e:	460b      	mov	r3, r1
 801d270:	4610      	mov	r0, r2
 801d272:	4619      	mov	r1, r3
 801d274:	4b7c      	ldr	r3, [pc, #496]	@ (801d468 <Calculation_Energy+0x248>)
 801d276:	f503 63c6 	add.w	r3, r3, #1584	@ 0x630
 801d27a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801d27e:	f7e3 f93b 	bl	80004f8 <__adddf3>
 801d282:	4602      	mov	r2, r0
 801d284:	460b      	mov	r3, r1
 801d286:	e9c7 2302 	strd	r2, r3, [r7, #8]
    double cur_VAR  = ADE9000.AVAR.rd  + ADE9000.BVAR.rd  + ADE9000.CVAR.rd;
 801d28a:	4b77      	ldr	r3, [pc, #476]	@ (801d468 <Calculation_Energy+0x248>)
 801d28c:	f503 63c8 	add.w	r3, r3, #1600	@ 0x640
 801d290:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 801d294:	4b74      	ldr	r3, [pc, #464]	@ (801d468 <Calculation_Energy+0x248>)
 801d296:	f503 63ca 	add.w	r3, r3, #1616	@ 0x650
 801d29a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801d29e:	f7e3 f92b 	bl	80004f8 <__adddf3>
 801d2a2:	4602      	mov	r2, r0
 801d2a4:	460b      	mov	r3, r1
 801d2a6:	4610      	mov	r0, r2
 801d2a8:	4619      	mov	r1, r3
 801d2aa:	4b6f      	ldr	r3, [pc, #444]	@ (801d468 <Calculation_Energy+0x248>)
 801d2ac:	f503 63cc 	add.w	r3, r3, #1632	@ 0x660
 801d2b0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801d2b4:	f7e3 f920 	bl	80004f8 <__adddf3>
 801d2b8:	4602      	mov	r2, r0
 801d2ba:	460b      	mov	r3, r1
 801d2bc:	e9c7 2300 	strd	r2, r3, [r7]

    ADE9000.VA_ACC.rd += cur_VA * hour_Const;
 801d2c0:	4b69      	ldr	r3, [pc, #420]	@ (801d468 <Calculation_Energy+0x248>)
 801d2c2:	f503 63de 	add.w	r3, r3, #1776	@ 0x6f0
 801d2c6:	e953 4502 	ldrd	r4, r5, [r3, #-8]
 801d2ca:	4b68      	ldr	r3, [pc, #416]	@ (801d46c <Calculation_Energy+0x24c>)
 801d2cc:	e9d3 0100 	ldrd	r0, r1, [r3]
 801d2d0:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 801d2d4:	f7e3 fac6 	bl	8000864 <__aeabi_dmul>
 801d2d8:	4602      	mov	r2, r0
 801d2da:	460b      	mov	r3, r1
 801d2dc:	4620      	mov	r0, r4
 801d2de:	4629      	mov	r1, r5
 801d2e0:	f7e3 f90a 	bl	80004f8 <__adddf3>
 801d2e4:	4602      	mov	r2, r0
 801d2e6:	460b      	mov	r3, r1
 801d2e8:	495f      	ldr	r1, [pc, #380]	@ (801d468 <Calculation_Energy+0x248>)
 801d2ea:	f501 61de 	add.w	r1, r1, #1776	@ 0x6f0
 801d2ee:	e941 2302 	strd	r2, r3, [r1, #-8]
    ADE9000.WATT_ACC.rd += cur_WATT * hour_Const;
 801d2f2:	4b5d      	ldr	r3, [pc, #372]	@ (801d468 <Calculation_Energy+0x248>)
 801d2f4:	f503 63ce 	add.w	r3, r3, #1648	@ 0x670
 801d2f8:	e953 4502 	ldrd	r4, r5, [r3, #-8]
 801d2fc:	4b5b      	ldr	r3, [pc, #364]	@ (801d46c <Calculation_Energy+0x24c>)
 801d2fe:	e9d3 0100 	ldrd	r0, r1, [r3]
 801d302:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 801d306:	f7e3 faad 	bl	8000864 <__aeabi_dmul>
 801d30a:	4602      	mov	r2, r0
 801d30c:	460b      	mov	r3, r1
 801d30e:	4620      	mov	r0, r4
 801d310:	4629      	mov	r1, r5
 801d312:	f7e3 f8f1 	bl	80004f8 <__adddf3>
 801d316:	4602      	mov	r2, r0
 801d318:	460b      	mov	r3, r1
 801d31a:	4953      	ldr	r1, [pc, #332]	@ (801d468 <Calculation_Energy+0x248>)
 801d31c:	f501 61ce 	add.w	r1, r1, #1648	@ 0x670
 801d320:	e941 2302 	strd	r2, r3, [r1, #-8]
    ADE9000.VAR_ACC.rd += cur_VAR * hour_Const;
 801d324:	4b50      	ldr	r3, [pc, #320]	@ (801d468 <Calculation_Energy+0x248>)
 801d326:	f503 63d6 	add.w	r3, r3, #1712	@ 0x6b0
 801d32a:	e953 4502 	ldrd	r4, r5, [r3, #-8]
 801d32e:	4b4f      	ldr	r3, [pc, #316]	@ (801d46c <Calculation_Energy+0x24c>)
 801d330:	e9d3 0100 	ldrd	r0, r1, [r3]
 801d334:	e9d7 2300 	ldrd	r2, r3, [r7]
 801d338:	f7e3 fa94 	bl	8000864 <__aeabi_dmul>
 801d33c:	4602      	mov	r2, r0
 801d33e:	460b      	mov	r3, r1
 801d340:	4620      	mov	r0, r4
 801d342:	4629      	mov	r1, r5
 801d344:	f7e3 f8d8 	bl	80004f8 <__adddf3>
 801d348:	4602      	mov	r2, r0
 801d34a:	460b      	mov	r3, r1
 801d34c:	4946      	ldr	r1, [pc, #280]	@ (801d468 <Calculation_Energy+0x248>)
 801d34e:	f501 61d6 	add.w	r1, r1, #1712	@ 0x6b0
 801d352:	e941 2302 	strd	r2, r3, [r1, #-8]

    //  ?  ?
    // 0 ? or  ?
    if ((ADE9000.WATT_ACC.rd > U32_LIMIT) || (ADE9000.VA_ACC.rd > U32_LIMIT) || \
 801d356:	4b44      	ldr	r3, [pc, #272]	@ (801d468 <Calculation_Energy+0x248>)
 801d358:	f503 63ce 	add.w	r3, r3, #1648	@ 0x670
 801d35c:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 801d360:	a33b      	add	r3, pc, #236	@ (adr r3, 801d450 <Calculation_Energy+0x230>)
 801d362:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d366:	f7e3 fd0d 	bl	8000d84 <__aeabi_dcmpgt>
 801d36a:	4603      	mov	r3, r0
 801d36c:	2b00      	cmp	r3, #0
 801d36e:	d126      	bne.n	801d3be <Calculation_Energy+0x19e>
 801d370:	4b3d      	ldr	r3, [pc, #244]	@ (801d468 <Calculation_Energy+0x248>)
 801d372:	f503 63de 	add.w	r3, r3, #1776	@ 0x6f0
 801d376:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 801d37a:	a335      	add	r3, pc, #212	@ (adr r3, 801d450 <Calculation_Energy+0x230>)
 801d37c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d380:	f7e3 fd00 	bl	8000d84 <__aeabi_dcmpgt>
 801d384:	4603      	mov	r3, r0
 801d386:	2b00      	cmp	r3, #0
 801d388:	d119      	bne.n	801d3be <Calculation_Energy+0x19e>
			(ADE9000.VAR_ACC.rd > I32_LIMIT || ADE9000.VAR_ACC.rd < -I32_LIMIT))
 801d38a:	4b37      	ldr	r3, [pc, #220]	@ (801d468 <Calculation_Energy+0x248>)
 801d38c:	f503 63d6 	add.w	r3, r3, #1712	@ 0x6b0
 801d390:	e953 0102 	ldrd	r0, r1, [r3, #-8]
    if ((ADE9000.WATT_ACC.rd > U32_LIMIT) || (ADE9000.VA_ACC.rd > U32_LIMIT) || \
 801d394:	a330      	add	r3, pc, #192	@ (adr r3, 801d458 <Calculation_Energy+0x238>)
 801d396:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d39a:	f7e3 fcf3 	bl	8000d84 <__aeabi_dcmpgt>
 801d39e:	4603      	mov	r3, r0
 801d3a0:	2b00      	cmp	r3, #0
 801d3a2:	d10c      	bne.n	801d3be <Calculation_Energy+0x19e>
			(ADE9000.VAR_ACC.rd > I32_LIMIT || ADE9000.VAR_ACC.rd < -I32_LIMIT))
 801d3a4:	4b30      	ldr	r3, [pc, #192]	@ (801d468 <Calculation_Energy+0x248>)
 801d3a6:	f503 63d6 	add.w	r3, r3, #1712	@ 0x6b0
 801d3aa:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 801d3ae:	a32c      	add	r3, pc, #176	@ (adr r3, 801d460 <Calculation_Energy+0x240>)
 801d3b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d3b4:	f7e3 fcc8 	bl	8000d48 <__aeabi_dcmplt>
 801d3b8:	4603      	mov	r3, r0
 801d3ba:	2b00      	cmp	r3, #0
 801d3bc:	d01d      	beq.n	801d3fa <Calculation_Energy+0x1da>
    {
    	ADE9000.WATT_ACC.rd = 0;
 801d3be:	4b2a      	ldr	r3, [pc, #168]	@ (801d468 <Calculation_Energy+0x248>)
 801d3c0:	f503 63ce 	add.w	r3, r3, #1648	@ 0x670
 801d3c4:	4619      	mov	r1, r3
 801d3c6:	f04f 0200 	mov.w	r2, #0
 801d3ca:	f04f 0300 	mov.w	r3, #0
 801d3ce:	e941 2302 	strd	r2, r3, [r1, #-8]
    	ADE9000.VA_ACC.rd = 0;
 801d3d2:	4b25      	ldr	r3, [pc, #148]	@ (801d468 <Calculation_Energy+0x248>)
 801d3d4:	f503 63de 	add.w	r3, r3, #1776	@ 0x6f0
 801d3d8:	4619      	mov	r1, r3
 801d3da:	f04f 0200 	mov.w	r2, #0
 801d3de:	f04f 0300 	mov.w	r3, #0
 801d3e2:	e941 2302 	strd	r2, r3, [r1, #-8]
    	ADE9000.VAR_ACC.rd = 0;
 801d3e6:	4b20      	ldr	r3, [pc, #128]	@ (801d468 <Calculation_Energy+0x248>)
 801d3e8:	f503 63d6 	add.w	r3, r3, #1712	@ 0x6b0
 801d3ec:	4619      	mov	r1, r3
 801d3ee:	f04f 0200 	mov.w	r2, #0
 801d3f2:	f04f 0300 	mov.w	r3, #0
 801d3f6:	e941 2302 	strd	r2, r3, [r1, #-8]
    }

	if (flag_10min)
 801d3fa:	4b1d      	ldr	r3, [pc, #116]	@ (801d470 <Calculation_Energy+0x250>)
 801d3fc:	781b      	ldrb	r3, [r3, #0]
 801d3fe:	b2db      	uxtb	r3, r3
 801d400:	2b00      	cmp	r3, #0
 801d402:	d01f      	beq.n	801d444 <Calculation_Energy+0x224>
	{
		flag_10min = 0;
 801d404:	4b1a      	ldr	r3, [pc, #104]	@ (801d470 <Calculation_Energy+0x250>)
 801d406:	2200      	movs	r2, #0
 801d408:	701a      	strb	r2, [r3, #0]

		EEPROM_WriteEnergy(ADE9000.VA_ACC.rd, ADE9000.WATT_ACC.rd, ADE9000.VAR_ACC.rd);
 801d40a:	4b17      	ldr	r3, [pc, #92]	@ (801d468 <Calculation_Energy+0x248>)
 801d40c:	f503 63de 	add.w	r3, r3, #1776	@ 0x6f0
 801d410:	ed13 7b02 	vldr	d7, [r3, #-8]
 801d414:	4b14      	ldr	r3, [pc, #80]	@ (801d468 <Calculation_Energy+0x248>)
 801d416:	f503 63ce 	add.w	r3, r3, #1648	@ 0x670
 801d41a:	ed13 6b02 	vldr	d6, [r3, #-8]
 801d41e:	4b12      	ldr	r3, [pc, #72]	@ (801d468 <Calculation_Energy+0x248>)
 801d420:	f503 63d6 	add.w	r3, r3, #1712	@ 0x6b0
 801d424:	ed13 5b02 	vldr	d5, [r3, #-8]
 801d428:	eeb0 2a45 	vmov.f32	s4, s10
 801d42c:	eef0 2a65 	vmov.f32	s5, s11
 801d430:	eeb0 1a46 	vmov.f32	s2, s12
 801d434:	eef0 1a66 	vmov.f32	s3, s13
 801d438:	eeb0 0a47 	vmov.f32	s0, s14
 801d43c:	eef0 0a67 	vmov.f32	s1, s15
 801d440:	f000 fc6e 	bl	801dd20 <EEPROM_WriteEnergy>
	}
}
 801d444:	bf00      	nop
 801d446:	3718      	adds	r7, #24
 801d448:	46bd      	mov	sp, r7
 801d44a:	bdb0      	pop	{r4, r5, r7, pc}
 801d44c:	f3af 8000 	nop.w
 801d450:	99000000 	.word	0x99000000
 801d454:	41b99999 	.word	0x41b99999
 801d458:	ffc00000 	.word	0xffc00000
 801d45c:	41dfffff 	.word	0x41dfffff
 801d460:	ffc00000 	.word	0xffc00000
 801d464:	c1dfffff 	.word	0xc1dfffff
 801d468:	20000018 	.word	0x20000018
 801d46c:	20000a98 	.word	0x20000a98
 801d470:	200010d5 	.word	0x200010d5

0801d474 <ADE9000_CheckSeqErr>:
int PM_Flag = 0;

bool Seq_Check;
//   
bool ADE9000_CheckSeqErr(void)
{
 801d474:	b580      	push	{r7, lr}
 801d476:	b082      	sub	sp, #8
 801d478:	af00      	add	r7, sp, #0
    uint32_t status1 = ADE_Read32(0x403);
 801d47a:	f240 4003 	movw	r0, #1027	@ 0x403
 801d47e:	f000 fae1 	bl	801da44 <ADE_Read32>
 801d482:	6078      	str	r0, [r7, #4]

    if (status1 & (1 << 18)) return true;   // SEQERR 
 801d484:	687b      	ldr	r3, [r7, #4]
 801d486:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 801d48a:	2b00      	cmp	r3, #0
 801d48c:	d001      	beq.n	801d492 <ADE9000_CheckSeqErr+0x1e>
 801d48e:	2301      	movs	r3, #1
 801d490:	e000      	b.n	801d494 <ADE9000_CheckSeqErr+0x20>
    else return false;
 801d492:	2300      	movs	r3, #0
}
 801d494:	4618      	mov	r0, r3
 801d496:	3708      	adds	r7, #8
 801d498:	46bd      	mov	sp, r7
 801d49a:	bd80      	pop	{r7, pc}
 801d49c:	0000      	movs	r0, r0
	...

0801d4a0 <ADE9000_Delta_Voltage_Cal>:

int32_t VAB_ADE_GAIN, VBC_ADE_GAIN, VCA_ADE_GAIN;
double AV_Expected, BV_Expected, CV_Expected;
void ADE9000_Delta_Voltage_Cal(double Vab_ref, double Vbc_ref, double Vca_ref)
{
 801d4a0:	b580      	push	{r7, lr}
 801d4a2:	b098      	sub	sp, #96	@ 0x60
 801d4a4:	af00      	add	r7, sp, #0
 801d4a6:	ed87 0b04 	vstr	d0, [r7, #16]
 801d4aa:	ed87 1b02 	vstr	d1, [r7, #8]
 801d4ae:	ed87 2b00 	vstr	d2, [r7]
    // --- 1. ADE   (RMS)  ---
    double Vab_meas = (ADE9000.AVRMS1012.DIGIT.u32 / ADE9000_FS_CODE) * ADE9000_VFS_RMS * divRatio;
 801d4b2:	4b9d      	ldr	r3, [pc, #628]	@ (801d728 <ADE9000_Delta_Voltage_Cal+0x288>)
 801d4b4:	f8d3 31b4 	ldr.w	r3, [r3, #436]	@ 0x1b4
 801d4b8:	4618      	mov	r0, r3
 801d4ba:	f7e3 f959 	bl	8000770 <__aeabi_ui2d>
 801d4be:	a396      	add	r3, pc, #600	@ (adr r3, 801d718 <ADE9000_Delta_Voltage_Cal+0x278>)
 801d4c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d4c4:	f7e3 faf8 	bl	8000ab8 <__aeabi_ddiv>
 801d4c8:	4602      	mov	r2, r0
 801d4ca:	460b      	mov	r3, r1
 801d4cc:	4610      	mov	r0, r2
 801d4ce:	4619      	mov	r1, r3
 801d4d0:	a393      	add	r3, pc, #588	@ (adr r3, 801d720 <ADE9000_Delta_Voltage_Cal+0x280>)
 801d4d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d4d6:	f7e3 f9c5 	bl	8000864 <__aeabi_dmul>
 801d4da:	4602      	mov	r2, r0
 801d4dc:	460b      	mov	r3, r1
 801d4de:	4610      	mov	r0, r2
 801d4e0:	4619      	mov	r1, r3
 801d4e2:	4b92      	ldr	r3, [pc, #584]	@ (801d72c <ADE9000_Delta_Voltage_Cal+0x28c>)
 801d4e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d4e8:	f7e3 f9bc 	bl	8000864 <__aeabi_dmul>
 801d4ec:	4602      	mov	r2, r0
 801d4ee:	460b      	mov	r3, r1
 801d4f0:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58
    double Vbc_meas = (ADE9000.BVRMS1012.DIGIT.u32 / ADE9000_FS_CODE) * ADE9000_VFS_RMS * divRatio;
 801d4f4:	4b8c      	ldr	r3, [pc, #560]	@ (801d728 <ADE9000_Delta_Voltage_Cal+0x288>)
 801d4f6:	f8d3 3374 	ldr.w	r3, [r3, #884]	@ 0x374
 801d4fa:	4618      	mov	r0, r3
 801d4fc:	f7e3 f938 	bl	8000770 <__aeabi_ui2d>
 801d500:	a385      	add	r3, pc, #532	@ (adr r3, 801d718 <ADE9000_Delta_Voltage_Cal+0x278>)
 801d502:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d506:	f7e3 fad7 	bl	8000ab8 <__aeabi_ddiv>
 801d50a:	4602      	mov	r2, r0
 801d50c:	460b      	mov	r3, r1
 801d50e:	4610      	mov	r0, r2
 801d510:	4619      	mov	r1, r3
 801d512:	a383      	add	r3, pc, #524	@ (adr r3, 801d720 <ADE9000_Delta_Voltage_Cal+0x280>)
 801d514:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d518:	f7e3 f9a4 	bl	8000864 <__aeabi_dmul>
 801d51c:	4602      	mov	r2, r0
 801d51e:	460b      	mov	r3, r1
 801d520:	4610      	mov	r0, r2
 801d522:	4619      	mov	r1, r3
 801d524:	4b81      	ldr	r3, [pc, #516]	@ (801d72c <ADE9000_Delta_Voltage_Cal+0x28c>)
 801d526:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d52a:	f7e3 f99b 	bl	8000864 <__aeabi_dmul>
 801d52e:	4602      	mov	r2, r0
 801d530:	460b      	mov	r3, r1
 801d532:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
    double Vca_meas = (ADE9000.CVRMS1012.DIGIT.u32 / ADE9000_FS_CODE) * ADE9000_VFS_RMS * divRatio;
 801d536:	4b7c      	ldr	r3, [pc, #496]	@ (801d728 <ADE9000_Delta_Voltage_Cal+0x288>)
 801d538:	f8d3 3534 	ldr.w	r3, [r3, #1332]	@ 0x534
 801d53c:	4618      	mov	r0, r3
 801d53e:	f7e3 f917 	bl	8000770 <__aeabi_ui2d>
 801d542:	a375      	add	r3, pc, #468	@ (adr r3, 801d718 <ADE9000_Delta_Voltage_Cal+0x278>)
 801d544:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d548:	f7e3 fab6 	bl	8000ab8 <__aeabi_ddiv>
 801d54c:	4602      	mov	r2, r0
 801d54e:	460b      	mov	r3, r1
 801d550:	4610      	mov	r0, r2
 801d552:	4619      	mov	r1, r3
 801d554:	a372      	add	r3, pc, #456	@ (adr r3, 801d720 <ADE9000_Delta_Voltage_Cal+0x280>)
 801d556:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d55a:	f7e3 f983 	bl	8000864 <__aeabi_dmul>
 801d55e:	4602      	mov	r2, r0
 801d560:	460b      	mov	r3, r1
 801d562:	4610      	mov	r0, r2
 801d564:	4619      	mov	r1, r3
 801d566:	4b71      	ldr	r3, [pc, #452]	@ (801d72c <ADE9000_Delta_Voltage_Cal+0x28c>)
 801d568:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d56c:	f7e3 f97a 	bl	8000864 <__aeabi_dmul>
 801d570:	4602      	mov	r2, r0
 801d572:	460b      	mov	r3, r1
 801d574:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48

    // --- 2.    ---
    double kab = Vab_ref / Vab_meas;
 801d578:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 801d57c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 801d580:	f7e3 fa9a 	bl	8000ab8 <__aeabi_ddiv>
 801d584:	4602      	mov	r2, r0
 801d586:	460b      	mov	r3, r1
 801d588:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
    double kbc = Vbc_ref / Vbc_meas;
 801d58c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 801d590:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 801d594:	f7e3 fa90 	bl	8000ab8 <__aeabi_ddiv>
 801d598:	4602      	mov	r2, r0
 801d59a:	460b      	mov	r3, r1
 801d59c:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    double kca = Vca_ref / Vca_meas;
 801d5a0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 801d5a4:	e9d7 0100 	ldrd	r0, r1, [r7]
 801d5a8:	f7e3 fa86 	bl	8000ab8 <__aeabi_ddiv>
 801d5ac:	4602      	mov	r2, r0
 801d5ae:	460b      	mov	r3, r1
 801d5b0:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30

    double GA = (kab + kca - kbc);
 801d5b4:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 801d5b8:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	@ 0x40
 801d5bc:	f7e2 ff9c 	bl	80004f8 <__adddf3>
 801d5c0:	4602      	mov	r2, r0
 801d5c2:	460b      	mov	r3, r1
 801d5c4:	4610      	mov	r0, r2
 801d5c6:	4619      	mov	r1, r3
 801d5c8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 801d5cc:	f7e2 ff92 	bl	80004f4 <__aeabi_dsub>
 801d5d0:	4602      	mov	r2, r0
 801d5d2:	460b      	mov	r3, r1
 801d5d4:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    double GB = (kbc + kab - kca);
 801d5d8:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 801d5dc:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 801d5e0:	f7e2 ff8a 	bl	80004f8 <__adddf3>
 801d5e4:	4602      	mov	r2, r0
 801d5e6:	460b      	mov	r3, r1
 801d5e8:	4610      	mov	r0, r2
 801d5ea:	4619      	mov	r1, r3
 801d5ec:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 801d5f0:	f7e2 ff80 	bl	80004f4 <__aeabi_dsub>
 801d5f4:	4602      	mov	r2, r0
 801d5f6:	460b      	mov	r3, r1
 801d5f8:	e9c7 2308 	strd	r2, r3, [r7, #32]
    double GC = (kca + kbc - kab);
 801d5fc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 801d600:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 801d604:	f7e2 ff78 	bl	80004f8 <__adddf3>
 801d608:	4602      	mov	r2, r0
 801d60a:	460b      	mov	r3, r1
 801d60c:	4610      	mov	r0, r2
 801d60e:	4619      	mov	r1, r3
 801d610:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 801d614:	f7e2 ff6e 	bl	80004f4 <__aeabi_dsub>
 801d618:	4602      	mov	r2, r0
 801d61a:	460b      	mov	r3, r1
 801d61c:	e9c7 2306 	strd	r2, r3, [r7, #24]

    // --- 4. ADE9000 GAIN   (2^27 ) ---
    eep.V_Gain.AB.nscale_new = (int32_t)((GA - 1.0) * (1 << 27));
 801d620:	f04f 0200 	mov.w	r2, #0
 801d624:	4b42      	ldr	r3, [pc, #264]	@ (801d730 <ADE9000_Delta_Voltage_Cal+0x290>)
 801d626:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 801d62a:	f7e2 ff63 	bl	80004f4 <__aeabi_dsub>
 801d62e:	4602      	mov	r2, r0
 801d630:	460b      	mov	r3, r1
 801d632:	4610      	mov	r0, r2
 801d634:	4619      	mov	r1, r3
 801d636:	f04f 0200 	mov.w	r2, #0
 801d63a:	4b3e      	ldr	r3, [pc, #248]	@ (801d734 <ADE9000_Delta_Voltage_Cal+0x294>)
 801d63c:	f7e3 f912 	bl	8000864 <__aeabi_dmul>
 801d640:	4602      	mov	r2, r0
 801d642:	460b      	mov	r3, r1
 801d644:	4610      	mov	r0, r2
 801d646:	4619      	mov	r1, r3
 801d648:	f7e3 fbbc 	bl	8000dc4 <__aeabi_d2iz>
 801d64c:	4603      	mov	r3, r0
 801d64e:	4a3a      	ldr	r2, [pc, #232]	@ (801d738 <ADE9000_Delta_Voltage_Cal+0x298>)
 801d650:	64d3      	str	r3, [r2, #76]	@ 0x4c
    eep.V_Gain.BC.nscale_new = (int32_t)((GB - 1.0) * (1 << 27));
 801d652:	f04f 0200 	mov.w	r2, #0
 801d656:	4b36      	ldr	r3, [pc, #216]	@ (801d730 <ADE9000_Delta_Voltage_Cal+0x290>)
 801d658:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 801d65c:	f7e2 ff4a 	bl	80004f4 <__aeabi_dsub>
 801d660:	4602      	mov	r2, r0
 801d662:	460b      	mov	r3, r1
 801d664:	4610      	mov	r0, r2
 801d666:	4619      	mov	r1, r3
 801d668:	f04f 0200 	mov.w	r2, #0
 801d66c:	4b31      	ldr	r3, [pc, #196]	@ (801d734 <ADE9000_Delta_Voltage_Cal+0x294>)
 801d66e:	f7e3 f8f9 	bl	8000864 <__aeabi_dmul>
 801d672:	4602      	mov	r2, r0
 801d674:	460b      	mov	r3, r1
 801d676:	4610      	mov	r0, r2
 801d678:	4619      	mov	r1, r3
 801d67a:	f7e3 fba3 	bl	8000dc4 <__aeabi_d2iz>
 801d67e:	4603      	mov	r3, r0
 801d680:	4a2d      	ldr	r2, [pc, #180]	@ (801d738 <ADE9000_Delta_Voltage_Cal+0x298>)
 801d682:	6653      	str	r3, [r2, #100]	@ 0x64
    eep.V_Gain.CA.nscale_new = (int32_t)((GC - 1.0) * (1 << 27));
 801d684:	f04f 0200 	mov.w	r2, #0
 801d688:	4b29      	ldr	r3, [pc, #164]	@ (801d730 <ADE9000_Delta_Voltage_Cal+0x290>)
 801d68a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 801d68e:	f7e2 ff31 	bl	80004f4 <__aeabi_dsub>
 801d692:	4602      	mov	r2, r0
 801d694:	460b      	mov	r3, r1
 801d696:	4610      	mov	r0, r2
 801d698:	4619      	mov	r1, r3
 801d69a:	f04f 0200 	mov.w	r2, #0
 801d69e:	4b25      	ldr	r3, [pc, #148]	@ (801d734 <ADE9000_Delta_Voltage_Cal+0x294>)
 801d6a0:	f7e3 f8e0 	bl	8000864 <__aeabi_dmul>
 801d6a4:	4602      	mov	r2, r0
 801d6a6:	460b      	mov	r3, r1
 801d6a8:	4610      	mov	r0, r2
 801d6aa:	4619      	mov	r1, r3
 801d6ac:	f7e3 fb8a 	bl	8000dc4 <__aeabi_d2iz>
 801d6b0:	4603      	mov	r3, r0
 801d6b2:	4a21      	ldr	r2, [pc, #132]	@ (801d738 <ADE9000_Delta_Voltage_Cal+0x298>)
 801d6b4:	67d3      	str	r3, [r2, #124]	@ 0x7c

    // --- 6. ADE9000  ---
    ADE_Write32(ADE9000.AVGAIN.addr, eep.V_Gain.AB.nscale_new);
 801d6b6:	4b1c      	ldr	r3, [pc, #112]	@ (801d728 <ADE9000_Delta_Voltage_Cal+0x288>)
 801d6b8:	f8b3 30b0 	ldrh.w	r3, [r3, #176]	@ 0xb0
 801d6bc:	4a1e      	ldr	r2, [pc, #120]	@ (801d738 <ADE9000_Delta_Voltage_Cal+0x298>)
 801d6be:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 801d6c0:	4611      	mov	r1, r2
 801d6c2:	4618      	mov	r0, r3
 801d6c4:	f000 fa2a 	bl	801db1c <ADE_Write32>
    ADE_Write32(ADE9000.BVGAIN.addr, eep.V_Gain.BC.nscale_new);
 801d6c8:	4b17      	ldr	r3, [pc, #92]	@ (801d728 <ADE9000_Delta_Voltage_Cal+0x288>)
 801d6ca:	f8b3 3270 	ldrh.w	r3, [r3, #624]	@ 0x270
 801d6ce:	4a1a      	ldr	r2, [pc, #104]	@ (801d738 <ADE9000_Delta_Voltage_Cal+0x298>)
 801d6d0:	6e52      	ldr	r2, [r2, #100]	@ 0x64
 801d6d2:	4611      	mov	r1, r2
 801d6d4:	4618      	mov	r0, r3
 801d6d6:	f000 fa21 	bl	801db1c <ADE_Write32>
    ADE_Write32(ADE9000.CVGAIN.addr, eep.V_Gain.CA.nscale_new);
 801d6da:	4b13      	ldr	r3, [pc, #76]	@ (801d728 <ADE9000_Delta_Voltage_Cal+0x288>)
 801d6dc:	f8b3 3430 	ldrh.w	r3, [r3, #1072]	@ 0x430
 801d6e0:	4a15      	ldr	r2, [pc, #84]	@ (801d738 <ADE9000_Delta_Voltage_Cal+0x298>)
 801d6e2:	6fd2      	ldr	r2, [r2, #124]	@ 0x7c
 801d6e4:	4611      	mov	r1, r2
 801d6e6:	4618      	mov	r0, r3
 801d6e8:	f000 fa18 	bl	801db1c <ADE_Write32>

    EEPROM_Gain_Write(eep.V_Gain.AB.nscale_new, 0);
 801d6ec:	4b12      	ldr	r3, [pc, #72]	@ (801d738 <ADE9000_Delta_Voltage_Cal+0x298>)
 801d6ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801d6f0:	2100      	movs	r1, #0
 801d6f2:	4618      	mov	r0, r3
 801d6f4:	f000 fabe 	bl	801dc74 <EEPROM_Gain_Write>
    EEPROM_Gain_Write(eep.V_Gain.BC.nscale_new, 4);
 801d6f8:	4b0f      	ldr	r3, [pc, #60]	@ (801d738 <ADE9000_Delta_Voltage_Cal+0x298>)
 801d6fa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801d6fc:	2104      	movs	r1, #4
 801d6fe:	4618      	mov	r0, r3
 801d700:	f000 fab8 	bl	801dc74 <EEPROM_Gain_Write>
    EEPROM_Gain_Write(eep.V_Gain.CA.nscale_new, 8);
 801d704:	4b0c      	ldr	r3, [pc, #48]	@ (801d738 <ADE9000_Delta_Voltage_Cal+0x298>)
 801d706:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801d708:	2108      	movs	r1, #8
 801d70a:	4618      	mov	r0, r3
 801d70c:	f000 fab2 	bl	801dc74 <EEPROM_Gain_Write>
}
 801d710:	bf00      	nop
 801d712:	3760      	adds	r7, #96	@ 0x60
 801d714:	46bd      	mov	sp, r7
 801d716:	bd80      	pop	{r7, pc}
 801d718:	60000000 	.word	0x60000000
 801d71c:	4189215c 	.word	0x4189215c
 801d720:	76c8b439 	.word	0x76c8b439
 801d724:	3fe69fbe 	.word	0x3fe69fbe
 801d728:	20000018 	.word	0x20000018
 801d72c:	20000a58 	.word	0x20000a58
 801d730:	3ff00000 	.word	0x3ff00000
 801d734:	41a00000 	.word	0x41a00000
 801d738:	20001290 	.word	0x20001290
 801d73c:	00000000 	.word	0x00000000

0801d740 <ADE9000_Measurement>:
int Test_Write_Value;
int Fill_OK;


void ADE9000_Measurement(void)
{
 801d740:	b580      	push	{r7, lr}
 801d742:	af00      	add	r7, sp, #0
	switch(PM_Flag)
 801d744:	4ba2      	ldr	r3, [pc, #648]	@ (801d9d0 <ADE9000_Measurement+0x290>)
 801d746:	681b      	ldr	r3, [r3, #0]
 801d748:	2b0c      	cmp	r3, #12
 801d74a:	dc23      	bgt.n	801d794 <ADE9000_Measurement+0x54>
 801d74c:	2b00      	cmp	r3, #0
 801d74e:	f2c0 812d 	blt.w	801d9ac <ADE9000_Measurement+0x26c>
 801d752:	2b0c      	cmp	r3, #12
 801d754:	f200 812a 	bhi.w	801d9ac <ADE9000_Measurement+0x26c>
 801d758:	a201      	add	r2, pc, #4	@ (adr r2, 801d760 <ADE9000_Measurement+0x20>)
 801d75a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801d75e:	bf00      	nop
 801d760:	0801d79d 	.word	0x0801d79d
 801d764:	0801d7cd 	.word	0x0801d7cd
 801d768:	0801d83f 	.word	0x0801d83f
 801d76c:	0801d855 	.word	0x0801d855
 801d770:	0801d9ad 	.word	0x0801d9ad
 801d774:	0801d9ad 	.word	0x0801d9ad
 801d778:	0801d9ad 	.word	0x0801d9ad
 801d77c:	0801d907 	.word	0x0801d907
 801d780:	0801d93d 	.word	0x0801d93d
 801d784:	0801d957 	.word	0x0801d957
 801d788:	0801d971 	.word	0x0801d971
 801d78c:	0801d98b 	.word	0x0801d98b
 801d790:	0801d993 	.word	0x0801d993
 801d794:	2b63      	cmp	r3, #99	@ 0x63
 801d796:	f000 8102 	beq.w	801d99e <ADE9000_Measurement+0x25e>
 801d79a:	e107      	b.n	801d9ac <ADE9000_Measurement+0x26c>
	{
		// ADE_COM_TEST : 0 -> ADE9000 IC SPI Communication Check
		case ADE_COM_TEST :	//Version check

			ADE9000.VERSION.DIGIT.u16 = ADE_Read16(ADE9000.VERSION.addr);
 801d79c:	4b8d      	ldr	r3, [pc, #564]	@ (801d9d4 <ADE9000_Measurement+0x294>)
 801d79e:	f8b3 3950 	ldrh.w	r3, [r3, #2384]	@ 0x950
 801d7a2:	4618      	mov	r0, r3
 801d7a4:	f000 f98a 	bl	801dabc <ADE_Read16>
 801d7a8:	4603      	mov	r3, r0
 801d7aa:	461a      	mov	r2, r3
 801d7ac:	4b89      	ldr	r3, [pc, #548]	@ (801d9d4 <ADE9000_Measurement+0x294>)
 801d7ae:	f8a3 2954 	strh.w	r2, [r3, #2388]	@ 0x954

			ADE9000.VERSION.DIGIT.u16 = ADE9000.VERSION.DIGIT.u16 & 0xFFC0;		//Version Read Masking -> Register Map (& 0xFFC0)
 801d7b2:	4b88      	ldr	r3, [pc, #544]	@ (801d9d4 <ADE9000_Measurement+0x294>)
 801d7b4:	f8b3 3954 	ldrh.w	r3, [r3, #2388]	@ 0x954
 801d7b8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 801d7bc:	b29a      	uxth	r2, r3
 801d7be:	4b85      	ldr	r3, [pc, #532]	@ (801d9d4 <ADE9000_Measurement+0x294>)
 801d7c0:	f8a3 2954 	strh.w	r2, [r3, #2388]	@ 0x954


			PM_Flag = 1;
 801d7c4:	4b82      	ldr	r3, [pc, #520]	@ (801d9d0 <ADE9000_Measurement+0x290>)
 801d7c6:	2201      	movs	r2, #1
 801d7c8:	601a      	str	r2, [r3, #0]
			break;
 801d7ca:	e0f8      	b.n	801d9be <ADE9000_Measurement+0x27e>

		// ADE_EEPROM : 1 -> EEPROM DATA READ
		case ADE_EEPROM :

			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_14, GPIO_PIN_SET);		// Status LED Init
 801d7cc:	2201      	movs	r2, #1
 801d7ce:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 801d7d2:	4881      	ldr	r0, [pc, #516]	@ (801d9d8 <ADE9000_Measurement+0x298>)
 801d7d4:	f7ee f9de 	bl	800bb94 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);		// Status LED Init
 801d7d8:	2200      	movs	r2, #0
 801d7da:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 801d7de:	487e      	ldr	r0, [pc, #504]	@ (801d9d8 <ADE9000_Measurement+0x298>)
 801d7e0:	f7ee f9d8 	bl	800bb94 <HAL_GPIO_WritePin>

			// 1. Initial Constant
			ADE9000_Init_Const();
 801d7e4:	f7fe f842 	bl	801b86c <ADE9000_Init_Const>

			// 2. Gain Set
			ADE9000_Init_EEP();
 801d7e8:	f7fe f888 	bl	801b8fc <ADE9000_Init_EEP>

			// 3. RUN Initial
			ADE_Write16(ADE9000.RUN.addr, 0x0000);
 801d7ec:	4b79      	ldr	r3, [pc, #484]	@ (801d9d4 <ADE9000_Measurement+0x294>)
 801d7ee:	f8b3 3940 	ldrh.w	r3, [r3, #2368]	@ 0x940
 801d7f2:	2100      	movs	r1, #0
 801d7f4:	4618      	mov	r0, r3
 801d7f6:	f000 f9cb 	bl	801db90 <ADE_Write16>

			// 4.Connection Definition : Delta Connection 
			ADE_Write16(ADE9000.ACCMODE.addr, ADE9000.ACCMODE.DIGIT.u16);
 801d7fa:	4b76      	ldr	r3, [pc, #472]	@ (801d9d4 <ADE9000_Measurement+0x294>)
 801d7fc:	f8b3 3960 	ldrh.w	r3, [r3, #2400]	@ 0x960
 801d800:	4a74      	ldr	r2, [pc, #464]	@ (801d9d4 <ADE9000_Measurement+0x294>)
 801d802:	f8b2 2964 	ldrh.w	r2, [r2, #2404]	@ 0x964
 801d806:	4611      	mov	r1, r2
 801d808:	4618      	mov	r0, r3
 801d80a:	f000 f9c1 	bl	801db90 <ADE_Write16>

			// 5. Power Calc Setup
			ADE_Write16(ADE9000.EP_CFG.addr, ADE9000.EP_CFG.DIGIT.u16);							//  (Energy, THD)
 801d80e:	4b71      	ldr	r3, [pc, #452]	@ (801d9d4 <ADE9000_Measurement+0x294>)
 801d810:	f8b3 3970 	ldrh.w	r3, [r3, #2416]	@ 0x970
 801d814:	4a6f      	ldr	r2, [pc, #444]	@ (801d9d4 <ADE9000_Measurement+0x294>)
 801d816:	f8b2 2974 	ldrh.w	r2, [r2, #2420]	@ 0x974
 801d81a:	4611      	mov	r1, r2
 801d81c:	4618      	mov	r0, r3
 801d81e:	f000 f9b7 	bl	801db90 <ADE_Write16>

			// 6. Peak
			ADE_Write16(ADE9000.CONFIG3.addr, ADE9000.CONFIG3.DIGIT.u16);
 801d822:	4b6c      	ldr	r3, [pc, #432]	@ (801d9d4 <ADE9000_Measurement+0x294>)
 801d824:	f8b3 3990 	ldrh.w	r3, [r3, #2448]	@ 0x990
 801d828:	4a6a      	ldr	r2, [pc, #424]	@ (801d9d4 <ADE9000_Measurement+0x294>)
 801d82a:	f8b2 2994 	ldrh.w	r2, [r2, #2452]	@ 0x994
 801d82e:	4611      	mov	r1, r2
 801d830:	4618      	mov	r0, r3
 801d832:	f000 f9ad 	bl	801db90 <ADE_Write16>

			// 7. Flag System RUN
			PM_Flag = ADE_RUN;
 801d836:	4b66      	ldr	r3, [pc, #408]	@ (801d9d0 <ADE9000_Measurement+0x290>)
 801d838:	2202      	movs	r2, #2
 801d83a:	601a      	str	r2, [r3, #0]
			break;
 801d83c:	e0bf      	b.n	801d9be <ADE9000_Measurement+0x27e>

		// ADE_RUN : 2 ->System RUN
		case ADE_RUN :
			// 1. RUN
			ADE_Write16(ADE9000.RUN.addr, 0x0001);
 801d83e:	4b65      	ldr	r3, [pc, #404]	@ (801d9d4 <ADE9000_Measurement+0x294>)
 801d840:	f8b3 3940 	ldrh.w	r3, [r3, #2368]	@ 0x940
 801d844:	2101      	movs	r1, #1
 801d846:	4618      	mov	r0, r3
 801d848:	f000 f9a2 	bl	801db90 <ADE_Write16>

			// 2. Flag Check
			PM_Flag = ADE_DATA_READ;
 801d84c:	4b60      	ldr	r3, [pc, #384]	@ (801d9d0 <ADE9000_Measurement+0x290>)
 801d84e:	2203      	movs	r2, #3
 801d850:	601a      	str	r2, [r3, #0]

			break;
 801d852:	e0b4      	b.n	801d9be <ADE9000_Measurement+0x27e>

		 // ADE_DATA_READ : 3 -> Data Read (Data Acquisition)
		case ADE_DATA_READ :

			// 1. Calc Data transfer ADE9000 to DSP
			ADE9000_Read_Monitoring();
 801d854:	f7fd fe14 	bl	801b480 <ADE9000_Read_Monitoring>

			// 2.Scale
			ADE9000_SCALE();
 801d858:	f7fe f952 	bl	801bb00 <ADE9000_SCALE>

			// 3.   
			Seq_Check = ADE9000_CheckSeqErr();
 801d85c:	f7ff fe0a 	bl	801d474 <ADE9000_CheckSeqErr>
 801d860:	4603      	mov	r3, r0
 801d862:	461a      	mov	r2, r3
 801d864:	4b5d      	ldr	r3, [pc, #372]	@ (801d9dc <ADE9000_Measurement+0x29c>)
 801d866:	701a      	strb	r2, [r3, #0]
			if(Seq_Check){
 801d868:	4b5c      	ldr	r3, [pc, #368]	@ (801d9dc <ADE9000_Measurement+0x29c>)
 801d86a:	781b      	ldrb	r3, [r3, #0]
 801d86c:	2b00      	cmp	r3, #0
 801d86e:	d002      	beq.n	801d876 <ADE9000_Measurement+0x136>
				LED_Status = 1;
 801d870:	4b5b      	ldr	r3, [pc, #364]	@ (801d9e0 <ADE9000_Measurement+0x2a0>)
 801d872:	2201      	movs	r2, #1
 801d874:	701a      	strb	r2, [r3, #0]
			}

			// 4. EEPROM Store 			// Period : 1s
		    if(flag_1s)		// 1   (Timer Period = 0.1s)
 801d876:	4b5b      	ldr	r3, [pc, #364]	@ (801d9e4 <ADE9000_Measurement+0x2a4>)
 801d878:	781b      	ldrb	r3, [r3, #0]
 801d87a:	b2db      	uxtb	r3, r3
 801d87c:	2b00      	cmp	r3, #0
 801d87e:	f000 809d 	beq.w	801d9bc <ADE9000_Measurement+0x27c>
		    {
		    	flag_1s = 0;
 801d882:	4b58      	ldr	r3, [pc, #352]	@ (801d9e4 <ADE9000_Measurement+0x2a4>)
 801d884:	2200      	movs	r2, #0
 801d886:	701a      	strb	r2, [r3, #0]

				// Peak //
				ADE9000.VPEAK.DIGIT.u32 = ADE_Read32(ADE9000.VPEAK.addr);
 801d888:	4b52      	ldr	r3, [pc, #328]	@ (801d9d4 <ADE9000_Measurement+0x294>)
 801d88a:	f8b3 3850 	ldrh.w	r3, [r3, #2128]	@ 0x850
 801d88e:	4618      	mov	r0, r3
 801d890:	f000 f8d8 	bl	801da44 <ADE_Read32>
 801d894:	4603      	mov	r3, r0
 801d896:	4a4f      	ldr	r2, [pc, #316]	@ (801d9d4 <ADE9000_Measurement+0x294>)
 801d898:	f8c2 3854 	str.w	r3, [r2, #2132]	@ 0x854

				ADE9000.VPEAK.DIGIT.u32 &= 0x00FFFFFF;
 801d89c:	4b4d      	ldr	r3, [pc, #308]	@ (801d9d4 <ADE9000_Measurement+0x294>)
 801d89e:	f8d3 3854 	ldr.w	r3, [r3, #2132]	@ 0x854
 801d8a2:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 801d8a6:	4a4b      	ldr	r2, [pc, #300]	@ (801d9d4 <ADE9000_Measurement+0x294>)
 801d8a8:	f8c2 3854 	str.w	r3, [r2, #2132]	@ 0x854

				//   (Peak 1000V(2365662)    )
				if(ADE9000.VPEAK.DIGIT.u32 < 2365662)	ADE9000.VPEAK.rd = (double)ADE9000.VPEAK.DIGIT.u32 / (ADE9000_FS_CODE * 1.414) * 32.0 * divRatio;   // [V RMS ]
 801d8ac:	4b49      	ldr	r3, [pc, #292]	@ (801d9d4 <ADE9000_Measurement+0x294>)
 801d8ae:	f8d3 3854 	ldr.w	r3, [r3, #2132]	@ 0x854
 801d8b2:	4a4d      	ldr	r2, [pc, #308]	@ (801d9e8 <ADE9000_Measurement+0x2a8>)
 801d8b4:	4293      	cmp	r3, r2
 801d8b6:	d823      	bhi.n	801d900 <ADE9000_Measurement+0x1c0>
 801d8b8:	4b46      	ldr	r3, [pc, #280]	@ (801d9d4 <ADE9000_Measurement+0x294>)
 801d8ba:	f8d3 3854 	ldr.w	r3, [r3, #2132]	@ 0x854
 801d8be:	4618      	mov	r0, r3
 801d8c0:	f7e2 ff56 	bl	8000770 <__aeabi_ui2d>
 801d8c4:	a340      	add	r3, pc, #256	@ (adr r3, 801d9c8 <ADE9000_Measurement+0x288>)
 801d8c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d8ca:	f7e3 f8f5 	bl	8000ab8 <__aeabi_ddiv>
 801d8ce:	4602      	mov	r2, r0
 801d8d0:	460b      	mov	r3, r1
 801d8d2:	4610      	mov	r0, r2
 801d8d4:	4619      	mov	r1, r3
 801d8d6:	f04f 0200 	mov.w	r2, #0
 801d8da:	4b44      	ldr	r3, [pc, #272]	@ (801d9ec <ADE9000_Measurement+0x2ac>)
 801d8dc:	f7e2 ffc2 	bl	8000864 <__aeabi_dmul>
 801d8e0:	4602      	mov	r2, r0
 801d8e2:	460b      	mov	r3, r1
 801d8e4:	4610      	mov	r0, r2
 801d8e6:	4619      	mov	r1, r3
 801d8e8:	4b41      	ldr	r3, [pc, #260]	@ (801d9f0 <ADE9000_Measurement+0x2b0>)
 801d8ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d8ee:	f7e2 ffb9 	bl	8000864 <__aeabi_dmul>
 801d8f2:	4602      	mov	r2, r0
 801d8f4:	460b      	mov	r3, r1
 801d8f6:	4937      	ldr	r1, [pc, #220]	@ (801d9d4 <ADE9000_Measurement+0x294>)
 801d8f8:	f501 6106 	add.w	r1, r1, #2144	@ 0x860
 801d8fc:	e941 2302 	strd	r2, r3, [r1, #-8]

				//    //
				Calculation_Energy();	// Energy Calculation
 801d900:	f7ff fc8e 	bl	801d220 <Calculation_Energy>

//		    EEPROM_ReadEnergy(EEP_Index - 1, &EEP_Index_R ,&ADE9000.VA_ACC.rd, &ADE9000.WATT_ACC.rd, &ADE9000.VAR_ACC.rd);

		    //--- EEPROM Test Code - End

			break;
 801d904:	e05a      	b.n	801d9bc <ADE9000_Measurement+0x27c>
		case VABC_CALIBRATION : // Delta Voltage Scale

			ADE9000_Delta_Voltage_Cal(VAB_measured, VBC_measured, VCA_measured);
 801d906:	4b3b      	ldr	r3, [pc, #236]	@ (801d9f4 <ADE9000_Measurement+0x2b4>)
 801d908:	ed93 7b00 	vldr	d7, [r3]
 801d90c:	4b3a      	ldr	r3, [pc, #232]	@ (801d9f8 <ADE9000_Measurement+0x2b8>)
 801d90e:	ed93 6b00 	vldr	d6, [r3]
 801d912:	4b3a      	ldr	r3, [pc, #232]	@ (801d9fc <ADE9000_Measurement+0x2bc>)
 801d914:	ed93 5b00 	vldr	d5, [r3]
 801d918:	eeb0 2a45 	vmov.f32	s4, s10
 801d91c:	eef0 2a65 	vmov.f32	s5, s11
 801d920:	eeb0 1a46 	vmov.f32	s2, s12
 801d924:	eef0 1a66 	vmov.f32	s3, s13
 801d928:	eeb0 0a47 	vmov.f32	s0, s14
 801d92c:	eef0 0a67 	vmov.f32	s1, s15
 801d930:	f7ff fdb6 	bl	801d4a0 <ADE9000_Delta_Voltage_Cal>

		    PM_Flag = ADE_DATA_READ;
 801d934:	4b26      	ldr	r3, [pc, #152]	@ (801d9d0 <ADE9000_Measurement+0x290>)
 801d936:	2203      	movs	r2, #3
 801d938:	601a      	str	r2, [r3, #0]

			break;
 801d93a:	e040      	b.n	801d9be <ADE9000_Measurement+0x27e>
		case IA_CALIBRATION : // IA Calibration

			ADE9000_Calc_IAgain(IA_measured);
 801d93c:	4b30      	ldr	r3, [pc, #192]	@ (801da00 <ADE9000_Measurement+0x2c0>)
 801d93e:	ed93 7b00 	vldr	d7, [r3]
 801d942:	eeb0 0a47 	vmov.f32	s0, s14
 801d946:	eef0 0a67 	vmov.f32	s1, s15
 801d94a:	f7ff fa2d 	bl	801cda8 <ADE9000_Calc_IAgain>

		    PM_Flag = ADE_DATA_READ;
 801d94e:	4b20      	ldr	r3, [pc, #128]	@ (801d9d0 <ADE9000_Measurement+0x290>)
 801d950:	2203      	movs	r2, #3
 801d952:	601a      	str	r2, [r3, #0]
			break;
 801d954:	e033      	b.n	801d9be <ADE9000_Measurement+0x27e>

		case IC_CALIBRATION : // IC Calibration

			ADE9000_Calc_ICgain(IC_measured);
 801d956:	4b2b      	ldr	r3, [pc, #172]	@ (801da04 <ADE9000_Measurement+0x2c4>)
 801d958:	ed93 7b00 	vldr	d7, [r3]
 801d95c:	eeb0 0a47 	vmov.f32	s0, s14
 801d960:	eef0 0a67 	vmov.f32	s1, s15
 801d964:	f7ff fbcc 	bl	801d100 <ADE9000_Calc_ICgain>

		    PM_Flag = ADE_DATA_READ;
 801d968:	4b19      	ldr	r3, [pc, #100]	@ (801d9d0 <ADE9000_Measurement+0x290>)
 801d96a:	2203      	movs	r2, #3
 801d96c:	601a      	str	r2, [r3, #0]
			break;
 801d96e:	e026      	b.n	801d9be <ADE9000_Measurement+0x27e>

		case IB_CALIBRATION :

			hcy_Calc_IBgain(IB_measured);
 801d970:	4b25      	ldr	r3, [pc, #148]	@ (801da08 <ADE9000_Measurement+0x2c8>)
 801d972:	ed93 7b00 	vldr	d7, [r3]
 801d976:	eeb0 0a47 	vmov.f32	s0, s14
 801d97a:	eef0 0a67 	vmov.f32	s1, s15
 801d97e:	f7ff faa3 	bl	801cec8 <hcy_Calc_IBgain>

			PM_Flag = ADE_DATA_READ;
 801d982:	4b13      	ldr	r3, [pc, #76]	@ (801d9d0 <ADE9000_Measurement+0x290>)
 801d984:	2203      	movs	r2, #3
 801d986:	601a      	str	r2, [r3, #0]
			break;
 801d988:	e019      	b.n	801d9be <ADE9000_Measurement+0x27e>

		case EEPROM_RESET_A :

//			EEPROM_Format_A();

			PM_Flag = ADE_HW_Reset;
 801d98a:	4b11      	ldr	r3, [pc, #68]	@ (801d9d0 <ADE9000_Measurement+0x290>)
 801d98c:	2263      	movs	r2, #99	@ 0x63
 801d98e:	601a      	str	r2, [r3, #0]

			break;
 801d990:	e015      	b.n	801d9be <ADE9000_Measurement+0x27e>

		case EEPROM_RESET_B :

			EEPROM_Format_B();
 801d992:	f000 fd25 	bl	801e3e0 <EEPROM_Format_B>

			PM_Flag = ADE_HW_Reset;
 801d996:	4b0e      	ldr	r3, [pc, #56]	@ (801d9d0 <ADE9000_Measurement+0x290>)
 801d998:	2263      	movs	r2, #99	@ 0x63
 801d99a:	601a      	str	r2, [r3, #0]

			break;
 801d99c:	e00f      	b.n	801d9be <ADE9000_Measurement+0x27e>

		case ADE_HW_Reset :

			HAL_NVIC_SystemReset();
 801d99e:	f7e5 f8ae 	bl	8002afe <HAL_NVIC_SystemReset>

			PM_Flag = -1;
 801d9a2:	4b0b      	ldr	r3, [pc, #44]	@ (801d9d0 <ADE9000_Measurement+0x290>)
 801d9a4:	f04f 32ff 	mov.w	r2, #4294967295
 801d9a8:	601a      	str	r2, [r3, #0]

			break ;
 801d9aa:	e008      	b.n	801d9be <ADE9000_Measurement+0x27e>

		default : // System Stop
			// ADE9000 Stop
			ADE_Write16(ADE9000.RUN.addr, 0x0000);
 801d9ac:	4b09      	ldr	r3, [pc, #36]	@ (801d9d4 <ADE9000_Measurement+0x294>)
 801d9ae:	f8b3 3940 	ldrh.w	r3, [r3, #2368]	@ 0x940
 801d9b2:	2100      	movs	r1, #0
 801d9b4:	4618      	mov	r0, r3
 801d9b6:	f000 f8eb 	bl	801db90 <ADE_Write16>

			break;
 801d9ba:	e000      	b.n	801d9be <ADE9000_Measurement+0x27e>
			break;
 801d9bc:	bf00      	nop
	}


}
 801d9be:	bf00      	nop
 801d9c0:	bd80      	pop	{r7, pc}
 801d9c2:	bf00      	nop
 801d9c4:	f3af 8000 	nop.w
 801d9c8:	d85a1cac 	.word	0xd85a1cac
 801d9cc:	4191c462 	.word	0x4191c462
 801d9d0:	20001030 	.word	0x20001030
 801d9d4:	20000018 	.word	0x20000018
 801d9d8:	40020000 	.word	0x40020000
 801d9dc:	20001034 	.word	0x20001034
 801d9e0:	200010d0 	.word	0x200010d0
 801d9e4:	200010d2 	.word	0x200010d2
 801d9e8:	002418dd 	.word	0x002418dd
 801d9ec:	40400000 	.word	0x40400000
 801d9f0:	20000a58 	.word	0x20000a58
 801d9f4:	20001078 	.word	0x20001078
 801d9f8:	20001080 	.word	0x20001080
 801d9fc:	20001088 	.word	0x20001088
 801da00:	20001060 	.word	0x20001060
 801da04:	20001070 	.word	0x20001070
 801da08:	20001068 	.word	0x20001068

0801da0c <ADE_CMD_HDR>:
/////////////////   hspi1.Init.DataSize = SPI_DATASIZE_16BIT;	//////////////////


/* CMD_HDR : addr=0x000~0x7FF, rw: 1=read, 0=write */
static inline uint16_t ADE_CMD_HDR(uint16_t addr, uint8_t rw)
{
 801da0c:	b480      	push	{r7}
 801da0e:	b083      	sub	sp, #12
 801da10:	af00      	add	r7, sp, #0
 801da12:	4603      	mov	r3, r0
 801da14:	460a      	mov	r2, r1
 801da16:	80fb      	strh	r3, [r7, #6]
 801da18:	4613      	mov	r3, r2
 801da1a:	717b      	strb	r3, [r7, #5]
    return (uint16_t)(((addr << 4) & 0xFFF0) | ((rw & 0x1) << 3));
 801da1c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 801da20:	011b      	lsls	r3, r3, #4
 801da22:	b21a      	sxth	r2, r3
 801da24:	797b      	ldrb	r3, [r7, #5]
 801da26:	b21b      	sxth	r3, r3
 801da28:	00db      	lsls	r3, r3, #3
 801da2a:	b21b      	sxth	r3, r3
 801da2c:	f003 0308 	and.w	r3, r3, #8
 801da30:	b21b      	sxth	r3, r3
 801da32:	4313      	orrs	r3, r2
 801da34:	b21b      	sxth	r3, r3
 801da36:	b29b      	uxth	r3, r3
}
 801da38:	4618      	mov	r0, r3
 801da3a:	370c      	adds	r7, #12
 801da3c:	46bd      	mov	sp, r7
 801da3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801da42:	4770      	bx	lr

0801da44 <ADE_Read32>:
uint16_t rxDataH;
uint16_t rxDataL;

/* 32  (rw=1) */
uint32_t ADE_Read32(uint16_t addr)
{
 801da44:	b580      	push	{r7, lr}
 801da46:	b086      	sub	sp, #24
 801da48:	af00      	add	r7, sp, #0
 801da4a:	4603      	mov	r3, r0
 801da4c:	80fb      	strh	r3, [r7, #6]
    uint16_t hdr = ADE_CMD_HDR(addr, ADE_READ_BIT);
 801da4e:	88fb      	ldrh	r3, [r7, #6]
 801da50:	2101      	movs	r1, #1
 801da52:	4618      	mov	r0, r3
 801da54:	f7ff ffda 	bl	801da0c <ADE_CMD_HDR>
 801da58:	4603      	mov	r3, r0
 801da5a:	827b      	strh	r3, [r7, #18]
    uint16_t rxDataH, rxDataL;
    uint32_t rxData;

    SPI_CS_ON();
 801da5c:	2200      	movs	r2, #0
 801da5e:	2110      	movs	r1, #16
 801da60:	4814      	ldr	r0, [pc, #80]	@ (801dab4 <ADE_Read32+0x70>)
 801da62:	f7ee f897 	bl	800bb94 <HAL_GPIO_WritePin>

    HAL_SPI_Transmit(&hspi1, (uint8_t*)&hdr, Data_Size_16_BIT, HAL_MAX_DELAY);
 801da66:	f107 0112 	add.w	r1, r7, #18
 801da6a:	f04f 33ff 	mov.w	r3, #4294967295
 801da6e:	2201      	movs	r2, #1
 801da70:	4811      	ldr	r0, [pc, #68]	@ (801dab8 <ADE_Read32+0x74>)
 801da72:	f7f0 fad2 	bl	800e01a <HAL_SPI_Transmit>

    //  MSB 
    HAL_SPI_Receive(&hspi1, (uint8_t*)&rxDataH, Data_Size_16_BIT, HAL_MAX_DELAY);
 801da76:	f107 0110 	add.w	r1, r7, #16
 801da7a:	f04f 33ff 	mov.w	r3, #4294967295
 801da7e:	2201      	movs	r2, #1
 801da80:	480d      	ldr	r0, [pc, #52]	@ (801dab8 <ADE_Read32+0x74>)
 801da82:	f7f0 fc0e 	bl	800e2a2 <HAL_SPI_Receive>
    HAL_SPI_Receive(&hspi1, (uint8_t*)&rxDataL, Data_Size_16_BIT, HAL_MAX_DELAY);
 801da86:	f107 010e 	add.w	r1, r7, #14
 801da8a:	f04f 33ff 	mov.w	r3, #4294967295
 801da8e:	2201      	movs	r2, #1
 801da90:	4809      	ldr	r0, [pc, #36]	@ (801dab8 <ADE_Read32+0x74>)
 801da92:	f7f0 fc06 	bl	800e2a2 <HAL_SPI_Receive>

    SPI_CS_OFF();
 801da96:	2201      	movs	r2, #1
 801da98:	2110      	movs	r1, #16
 801da9a:	4806      	ldr	r0, [pc, #24]	@ (801dab4 <ADE_Read32+0x70>)
 801da9c:	f7ee f87a 	bl	800bb94 <HAL_GPIO_WritePin>

    rxData = ((uint32_t)rxDataH << 16) | (uint32_t)rxDataL;
 801daa0:	8a3b      	ldrh	r3, [r7, #16]
 801daa2:	041b      	lsls	r3, r3, #16
 801daa4:	89fa      	ldrh	r2, [r7, #14]
 801daa6:	4313      	orrs	r3, r2
 801daa8:	617b      	str	r3, [r7, #20]
    return rxData;
 801daaa:	697b      	ldr	r3, [r7, #20]
}
 801daac:	4618      	mov	r0, r3
 801daae:	3718      	adds	r7, #24
 801dab0:	46bd      	mov	sp, r7
 801dab2:	bd80      	pop	{r7, pc}
 801dab4:	40020000 	.word	0x40020000
 801dab8:	20000cac 	.word	0x20000cac

0801dabc <ADE_Read16>:



uint16_t ADE_Read16(uint16_t addr)
{
 801dabc:	b580      	push	{r7, lr}
 801dabe:	b084      	sub	sp, #16
 801dac0:	af00      	add	r7, sp, #0
 801dac2:	4603      	mov	r3, r0
 801dac4:	80fb      	strh	r3, [r7, #6]
    uint16_t hdr = ADE_CMD_HDR(addr, ADE_READ_BIT);
 801dac6:	88fb      	ldrh	r3, [r7, #6]
 801dac8:	2101      	movs	r1, #1
 801daca:	4618      	mov	r0, r3
 801dacc:	f7ff ff9e 	bl	801da0c <ADE_CMD_HDR>
 801dad0:	4603      	mov	r3, r0
 801dad2:	81fb      	strh	r3, [r7, #14]
    uint16_t rxData;

    SPI_CS_ON();
 801dad4:	2200      	movs	r2, #0
 801dad6:	2110      	movs	r1, #16
 801dad8:	480e      	ldr	r0, [pc, #56]	@ (801db14 <ADE_Read16+0x58>)
 801dada:	f7ee f85b 	bl	800bb94 <HAL_GPIO_WritePin>

    HAL_SPI_Transmit(&hspi1, (uint8_t*)&hdr, Data_Size_16_BIT, HAL_MAX_DELAY);
 801dade:	f107 010e 	add.w	r1, r7, #14
 801dae2:	f04f 33ff 	mov.w	r3, #4294967295
 801dae6:	2201      	movs	r2, #1
 801dae8:	480b      	ldr	r0, [pc, #44]	@ (801db18 <ADE_Read16+0x5c>)
 801daea:	f7f0 fa96 	bl	800e01a <HAL_SPI_Transmit>

    HAL_SPI_Receive(&hspi1, (uint8_t*)&rxData, Data_Size_16_BIT, HAL_MAX_DELAY);
 801daee:	f107 010c 	add.w	r1, r7, #12
 801daf2:	f04f 33ff 	mov.w	r3, #4294967295
 801daf6:	2201      	movs	r2, #1
 801daf8:	4807      	ldr	r0, [pc, #28]	@ (801db18 <ADE_Read16+0x5c>)
 801dafa:	f7f0 fbd2 	bl	800e2a2 <HAL_SPI_Receive>

    SPI_CS_OFF();
 801dafe:	2201      	movs	r2, #1
 801db00:	2110      	movs	r1, #16
 801db02:	4804      	ldr	r0, [pc, #16]	@ (801db14 <ADE_Read16+0x58>)
 801db04:	f7ee f846 	bl	800bb94 <HAL_GPIO_WritePin>

    return rxData;
 801db08:	89bb      	ldrh	r3, [r7, #12]
}
 801db0a:	4618      	mov	r0, r3
 801db0c:	3710      	adds	r7, #16
 801db0e:	46bd      	mov	sp, r7
 801db10:	bd80      	pop	{r7, pc}
 801db12:	bf00      	nop
 801db14:	40020000 	.word	0x40020000
 801db18:	20000cac 	.word	0x20000cac

0801db1c <ADE_Write32>:

/* 32  */
int ADE_Write32(uint16_t addr, uint32_t val)
{
 801db1c:	b580      	push	{r7, lr}
 801db1e:	b086      	sub	sp, #24
 801db20:	af00      	add	r7, sp, #0
 801db22:	4603      	mov	r3, r0
 801db24:	6039      	str	r1, [r7, #0]
 801db26:	80fb      	strh	r3, [r7, #6]
    uint16_t hdr = ADE_CMD_HDR(addr, ADE_WRITE_BIT);
 801db28:	88fb      	ldrh	r3, [r7, #6]
 801db2a:	2100      	movs	r1, #0
 801db2c:	4618      	mov	r0, r3
 801db2e:	f7ff ff6d 	bl	801da0c <ADE_CMD_HDR>
 801db32:	4603      	mov	r3, r0
 801db34:	82fb      	strh	r3, [r7, #22]
    uint16_t frame[3] = {
 801db36:	8afb      	ldrh	r3, [r7, #22]
 801db38:	81bb      	strh	r3, [r7, #12]
        hdr,
        (uint16_t)(val >> 16),   //  16
 801db3a:	683b      	ldr	r3, [r7, #0]
 801db3c:	0c1b      	lsrs	r3, r3, #16
 801db3e:	b29b      	uxth	r3, r3
    uint16_t frame[3] = {
 801db40:	81fb      	strh	r3, [r7, #14]
        (uint16_t) val           //  16
 801db42:	683b      	ldr	r3, [r7, #0]
 801db44:	b29b      	uxth	r3, r3
    uint16_t frame[3] = {
 801db46:	823b      	strh	r3, [r7, #16]
    };

    SPI_CS_ON();
 801db48:	2200      	movs	r2, #0
 801db4a:	2110      	movs	r1, #16
 801db4c:	480e      	ldr	r0, [pc, #56]	@ (801db88 <ADE_Write32+0x6c>)
 801db4e:	f7ee f821 	bl	800bb94 <HAL_GPIO_WritePin>

    HAL_StatusTypeDef st = HAL_SPI_Transmit(&hspi1, (uint8_t*)frame, Data_Size_48_BIT, HAL_MAX_DELAY);
 801db52:	f107 010c 	add.w	r1, r7, #12
 801db56:	f04f 33ff 	mov.w	r3, #4294967295
 801db5a:	2203      	movs	r2, #3
 801db5c:	480b      	ldr	r0, [pc, #44]	@ (801db8c <ADE_Write32+0x70>)
 801db5e:	f7f0 fa5c 	bl	800e01a <HAL_SPI_Transmit>
 801db62:	4603      	mov	r3, r0
 801db64:	757b      	strb	r3, [r7, #21]

    SPI_CS_OFF();
 801db66:	2201      	movs	r2, #1
 801db68:	2110      	movs	r1, #16
 801db6a:	4807      	ldr	r0, [pc, #28]	@ (801db88 <ADE_Write32+0x6c>)
 801db6c:	f7ee f812 	bl	800bb94 <HAL_GPIO_WritePin>
    return (st == HAL_OK) ? 0 : -1;
 801db70:	7d7b      	ldrb	r3, [r7, #21]
 801db72:	2b00      	cmp	r3, #0
 801db74:	d101      	bne.n	801db7a <ADE_Write32+0x5e>
 801db76:	2300      	movs	r3, #0
 801db78:	e001      	b.n	801db7e <ADE_Write32+0x62>
 801db7a:	f04f 33ff 	mov.w	r3, #4294967295
}
 801db7e:	4618      	mov	r0, r3
 801db80:	3718      	adds	r7, #24
 801db82:	46bd      	mov	sp, r7
 801db84:	bd80      	pop	{r7, pc}
 801db86:	bf00      	nop
 801db88:	40020000 	.word	0x40020000
 801db8c:	20000cac 	.word	0x20000cac

0801db90 <ADE_Write16>:

/* 16  */
int ADE_Write16(uint16_t addr, uint16_t val)
{
 801db90:	b580      	push	{r7, lr}
 801db92:	b084      	sub	sp, #16
 801db94:	af00      	add	r7, sp, #0
 801db96:	4603      	mov	r3, r0
 801db98:	460a      	mov	r2, r1
 801db9a:	80fb      	strh	r3, [r7, #6]
 801db9c:	4613      	mov	r3, r2
 801db9e:	80bb      	strh	r3, [r7, #4]
    uint16_t hdr = ADE_CMD_HDR(addr, ADE_WRITE_BIT);
 801dba0:	88fb      	ldrh	r3, [r7, #6]
 801dba2:	2100      	movs	r1, #0
 801dba4:	4618      	mov	r0, r3
 801dba6:	f7ff ff31 	bl	801da0c <ADE_CMD_HDR>
 801dbaa:	4603      	mov	r3, r0
 801dbac:	81fb      	strh	r3, [r7, #14]
    uint16_t frame[2] = {hdr , val};
 801dbae:	89fb      	ldrh	r3, [r7, #14]
 801dbb0:	813b      	strh	r3, [r7, #8]
 801dbb2:	88bb      	ldrh	r3, [r7, #4]
 801dbb4:	817b      	strh	r3, [r7, #10]

    SPI_CS_ON();
 801dbb6:	2200      	movs	r2, #0
 801dbb8:	2110      	movs	r1, #16
 801dbba:	480e      	ldr	r0, [pc, #56]	@ (801dbf4 <ADE_Write16+0x64>)
 801dbbc:	f7ed ffea 	bl	800bb94 <HAL_GPIO_WritePin>

    HAL_StatusTypeDef st = HAL_SPI_Transmit(&hspi1, (uint8_t*)frame, Data_Size_32_BIT, HAL_MAX_DELAY);
 801dbc0:	f107 0108 	add.w	r1, r7, #8
 801dbc4:	f04f 33ff 	mov.w	r3, #4294967295
 801dbc8:	2202      	movs	r2, #2
 801dbca:	480b      	ldr	r0, [pc, #44]	@ (801dbf8 <ADE_Write16+0x68>)
 801dbcc:	f7f0 fa25 	bl	800e01a <HAL_SPI_Transmit>
 801dbd0:	4603      	mov	r3, r0
 801dbd2:	737b      	strb	r3, [r7, #13]

    SPI_CS_OFF();
 801dbd4:	2201      	movs	r2, #1
 801dbd6:	2110      	movs	r1, #16
 801dbd8:	4806      	ldr	r0, [pc, #24]	@ (801dbf4 <ADE_Write16+0x64>)
 801dbda:	f7ed ffdb 	bl	800bb94 <HAL_GPIO_WritePin>

    return (st == HAL_OK) ? 0 : -1;
 801dbde:	7b7b      	ldrb	r3, [r7, #13]
 801dbe0:	2b00      	cmp	r3, #0
 801dbe2:	d101      	bne.n	801dbe8 <ADE_Write16+0x58>
 801dbe4:	2300      	movs	r3, #0
 801dbe6:	e001      	b.n	801dbec <ADE_Write16+0x5c>
 801dbe8:	f04f 33ff 	mov.w	r3, #4294967295
}
 801dbec:	4618      	mov	r0, r3
 801dbee:	3710      	adds	r7, #16
 801dbf0:	46bd      	mov	sp, r7
 801dbf2:	bd80      	pop	{r7, pc}
 801dbf4:	40020000 	.word	0x40020000
 801dbf8:	20000cac 	.word	0x20000cac

0801dbfc <CalcCRC>:
uint32_t last_written_addr = RESERVED_SIZE;

uint8_t i2c_sys_init = 0;

uint16_t CalcCRC(uint8_t *data, uint16_t length)
{
 801dbfc:	b480      	push	{r7}
 801dbfe:	b085      	sub	sp, #20
 801dc00:	af00      	add	r7, sp, #0
 801dc02:	6078      	str	r0, [r7, #4]
 801dc04:	460b      	mov	r3, r1
 801dc06:	807b      	strh	r3, [r7, #2]
    uint16_t crc = 0xFFFF;
 801dc08:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801dc0c:	81fb      	strh	r3, [r7, #14]

    for (uint16_t i = 0; i < length; i++)
 801dc0e:	2300      	movs	r3, #0
 801dc10:	81bb      	strh	r3, [r7, #12]
 801dc12:	e022      	b.n	801dc5a <CalcCRC+0x5e>
    {
        crc ^= data[i];
 801dc14:	89bb      	ldrh	r3, [r7, #12]
 801dc16:	687a      	ldr	r2, [r7, #4]
 801dc18:	4413      	add	r3, r2
 801dc1a:	781b      	ldrb	r3, [r3, #0]
 801dc1c:	461a      	mov	r2, r3
 801dc1e:	89fb      	ldrh	r3, [r7, #14]
 801dc20:	4053      	eors	r3, r2
 801dc22:	81fb      	strh	r3, [r7, #14]
        for (uint8_t bit = 0; bit < 8; bit++)
 801dc24:	2300      	movs	r3, #0
 801dc26:	72fb      	strb	r3, [r7, #11]
 801dc28:	e011      	b.n	801dc4e <CalcCRC+0x52>
        {
            if (crc & 0x0001)
 801dc2a:	89fb      	ldrh	r3, [r7, #14]
 801dc2c:	f003 0301 	and.w	r3, r3, #1
 801dc30:	2b00      	cmp	r3, #0
 801dc32:	d006      	beq.n	801dc42 <CalcCRC+0x46>
                crc = (crc >> 1) ^ 0xA001;  //  x^16 + x^15 + x^2 + 1
 801dc34:	89fb      	ldrh	r3, [r7, #14]
 801dc36:	085b      	lsrs	r3, r3, #1
 801dc38:	b29a      	uxth	r2, r3
 801dc3a:	4b0d      	ldr	r3, [pc, #52]	@ (801dc70 <CalcCRC+0x74>)
 801dc3c:	4053      	eors	r3, r2
 801dc3e:	81fb      	strh	r3, [r7, #14]
 801dc40:	e002      	b.n	801dc48 <CalcCRC+0x4c>
            else
                crc >>= 1;
 801dc42:	89fb      	ldrh	r3, [r7, #14]
 801dc44:	085b      	lsrs	r3, r3, #1
 801dc46:	81fb      	strh	r3, [r7, #14]
        for (uint8_t bit = 0; bit < 8; bit++)
 801dc48:	7afb      	ldrb	r3, [r7, #11]
 801dc4a:	3301      	adds	r3, #1
 801dc4c:	72fb      	strb	r3, [r7, #11]
 801dc4e:	7afb      	ldrb	r3, [r7, #11]
 801dc50:	2b07      	cmp	r3, #7
 801dc52:	d9ea      	bls.n	801dc2a <CalcCRC+0x2e>
    for (uint16_t i = 0; i < length; i++)
 801dc54:	89bb      	ldrh	r3, [r7, #12]
 801dc56:	3301      	adds	r3, #1
 801dc58:	81bb      	strh	r3, [r7, #12]
 801dc5a:	89ba      	ldrh	r2, [r7, #12]
 801dc5c:	887b      	ldrh	r3, [r7, #2]
 801dc5e:	429a      	cmp	r2, r3
 801dc60:	d3d8      	bcc.n	801dc14 <CalcCRC+0x18>
        }
    }
    return crc;
 801dc62:	89fb      	ldrh	r3, [r7, #14]
}
 801dc64:	4618      	mov	r0, r3
 801dc66:	3714      	adds	r7, #20
 801dc68:	46bd      	mov	sp, r7
 801dc6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801dc6e:	4770      	bx	lr
 801dc70:	ffffa001 	.word	0xffffa001

0801dc74 <EEPROM_Gain_Write>:

void EEPROM_Gain_Write(int32_t value, uint16_t addr){
 801dc74:	b580      	push	{r7, lr}
 801dc76:	b088      	sub	sp, #32
 801dc78:	af04      	add	r7, sp, #16
 801dc7a:	6078      	str	r0, [r7, #4]
 801dc7c:	460b      	mov	r3, r1
 801dc7e:	807b      	strh	r3, [r7, #2]
	uint8_t rec[4];

    rec[0] = (uint8_t)(value);
 801dc80:	687b      	ldr	r3, [r7, #4]
 801dc82:	b2db      	uxtb	r3, r3
 801dc84:	733b      	strb	r3, [r7, #12]
    rec[1] = (uint8_t)(value >> 8);
 801dc86:	687b      	ldr	r3, [r7, #4]
 801dc88:	121b      	asrs	r3, r3, #8
 801dc8a:	b2db      	uxtb	r3, r3
 801dc8c:	737b      	strb	r3, [r7, #13]
    rec[2] = (uint8_t)(value >> 16);
 801dc8e:	687b      	ldr	r3, [r7, #4]
 801dc90:	141b      	asrs	r3, r3, #16
 801dc92:	b2db      	uxtb	r3, r3
 801dc94:	73bb      	strb	r3, [r7, #14]
    rec[3] = (uint8_t)(value >> 24);
 801dc96:	687b      	ldr	r3, [r7, #4]
 801dc98:	161b      	asrs	r3, r3, #24
 801dc9a:	b2db      	uxtb	r3, r3
 801dc9c:	73fb      	strb	r3, [r7, #15]

    HAL_FMPI2C_Mem_Write(&hfmpi2c1,
 801dc9e:	887a      	ldrh	r2, [r7, #2]
 801dca0:	f04f 33ff 	mov.w	r3, #4294967295
 801dca4:	9302      	str	r3, [sp, #8]
 801dca6:	2304      	movs	r3, #4
 801dca8:	9301      	str	r3, [sp, #4]
 801dcaa:	f107 030c 	add.w	r3, r7, #12
 801dcae:	9300      	str	r3, [sp, #0]
 801dcb0:	2302      	movs	r3, #2
 801dcb2:	21a4      	movs	r1, #164	@ 0xa4
 801dcb4:	4804      	ldr	r0, [pc, #16]	@ (801dcc8 <EEPROM_Gain_Write+0x54>)
 801dcb6:	f7e9 fbf3 	bl	80074a0 <HAL_FMPI2C_Mem_Write>
							addr,							//Start Add
							FMPI2C_MEMADD_SIZE_16BIT,
							rec,
							4,
							HAL_MAX_DELAY);
    HAL_Delay(10);
 801dcba:	200a      	movs	r0, #10
 801dcbc:	f7e4 fbf0 	bl	80024a0 <HAL_Delay>
}
 801dcc0:	bf00      	nop
 801dcc2:	3710      	adds	r7, #16
 801dcc4:	46bd      	mov	sp, r7
 801dcc6:	bd80      	pop	{r7, pc}
 801dcc8:	20000c4c 	.word	0x20000c4c

0801dccc <EEPROM_4Byte_Read>:

uint32_t EEPROM_4Byte_Read(uint16_t addr)
{
 801dccc:	b580      	push	{r7, lr}
 801dcce:	b088      	sub	sp, #32
 801dcd0:	af04      	add	r7, sp, #16
 801dcd2:	4603      	mov	r3, r0
 801dcd4:	80fb      	strh	r3, [r7, #6]
	uint8_t buf[4];
	uint32_t temp_Value;
	HAL_FMPI2C_Mem_Read(&hfmpi2c1,
 801dcd6:	88fa      	ldrh	r2, [r7, #6]
 801dcd8:	f04f 33ff 	mov.w	r3, #4294967295
 801dcdc:	9302      	str	r3, [sp, #8]
 801dcde:	2304      	movs	r3, #4
 801dce0:	9301      	str	r3, [sp, #4]
 801dce2:	f107 0308 	add.w	r3, r7, #8
 801dce6:	9300      	str	r3, [sp, #0]
 801dce8:	2302      	movs	r3, #2
 801dcea:	21a4      	movs	r1, #164	@ 0xa4
 801dcec:	480b      	ldr	r0, [pc, #44]	@ (801dd1c <EEPROM_4Byte_Read+0x50>)
 801dcee:	f7e9 fceb 	bl	80076c8 <HAL_FMPI2C_Mem_Read>
							FMPI2C_MEMADD_SIZE_16BIT,
							buf,
							4,
							HAL_MAX_DELAY);

	temp_Value = (uint32_t)buf[0]
 801dcf2:	7a3b      	ldrb	r3, [r7, #8]
 801dcf4:	461a      	mov	r2, r3
                      | ((uint32_t)buf[1] << 8)
 801dcf6:	7a7b      	ldrb	r3, [r7, #9]
 801dcf8:	021b      	lsls	r3, r3, #8
 801dcfa:	431a      	orrs	r2, r3
                      | ((uint32_t)buf[2] << 16)
 801dcfc:	7abb      	ldrb	r3, [r7, #10]
 801dcfe:	041b      	lsls	r3, r3, #16
 801dd00:	431a      	orrs	r2, r3
                      | ((uint32_t)buf[3] << 24);
 801dd02:	7afb      	ldrb	r3, [r7, #11]
 801dd04:	061b      	lsls	r3, r3, #24
	temp_Value = (uint32_t)buf[0]
 801dd06:	4313      	orrs	r3, r2
 801dd08:	60fb      	str	r3, [r7, #12]

	HAL_Delay(10);
 801dd0a:	200a      	movs	r0, #10
 801dd0c:	f7e4 fbc8 	bl	80024a0 <HAL_Delay>
    return (int32_t)temp_Value;
 801dd10:	68fb      	ldr	r3, [r7, #12]
}
 801dd12:	4618      	mov	r0, r3
 801dd14:	3710      	adds	r7, #16
 801dd16:	46bd      	mov	sp, r7
 801dd18:	bd80      	pop	{r7, pc}
 801dd1a:	bf00      	nop
 801dd1c:	20000c4c 	.word	0x20000c4c

0801dd20 <EEPROM_WriteEnergy>:
#define WRITE_DELAY_MS     10

uint64_t EEP_Index = 0;

HAL_StatusTypeDef EEPROM_WriteEnergy(double Es, double Ep, double Eq)
{
 801dd20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801dd24:	b0a7      	sub	sp, #156	@ 0x9c
 801dd26:	af04      	add	r7, sp, #16
 801dd28:	ed87 0b0c 	vstr	d0, [r7, #48]	@ 0x30
 801dd2c:	ed87 1b0a 	vstr	d1, [r7, #40]	@ 0x28
 801dd30:	ed87 2b08 	vstr	d2, [r7, #32]
    uint8_t rec[32];
    uint64_t scaled_u;
    int64_t  scaled_s;

    // ---  ---
    for (int i = 0; i < 8; i++)
 801dd34:	2300      	movs	r3, #0
 801dd36:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 801dd3a:	e023      	b.n	801dd84 <EEPROM_WriteEnergy+0x64>
        rec[i] = (uint8_t)(EEP_Index >> (8 * i));
 801dd3c:	4b8f      	ldr	r3, [pc, #572]	@ (801df7c <EEPROM_WriteEnergy+0x25c>)
 801dd3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dd42:	f8d7 1084 	ldr.w	r1, [r7, #132]	@ 0x84
 801dd46:	00cc      	lsls	r4, r1, #3
 801dd48:	f1c4 0120 	rsb	r1, r4, #32
 801dd4c:	f1a4 0020 	sub.w	r0, r4, #32
 801dd50:	fa22 f804 	lsr.w	r8, r2, r4
 801dd54:	fa03 f101 	lsl.w	r1, r3, r1
 801dd58:	ea48 0801 	orr.w	r8, r8, r1
 801dd5c:	fa23 f000 	lsr.w	r0, r3, r0
 801dd60:	ea48 0800 	orr.w	r8, r8, r0
 801dd64:	fa23 f904 	lsr.w	r9, r3, r4
 801dd68:	fa5f f188 	uxtb.w	r1, r8
 801dd6c:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 801dd70:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 801dd74:	441a      	add	r2, r3
 801dd76:	460b      	mov	r3, r1
 801dd78:	7013      	strb	r3, [r2, #0]
    for (int i = 0; i < 8; i++)
 801dd7a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 801dd7e:	3301      	adds	r3, #1
 801dd80:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 801dd84:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 801dd88:	2b07      	cmp	r3, #7
 801dd8a:	ddd7      	ble.n	801dd3c <EEPROM_WriteEnergy+0x1c>

    scaled_u = (uint64_t)(Es * 10);
 801dd8c:	f04f 0200 	mov.w	r2, #0
 801dd90:	4b7b      	ldr	r3, [pc, #492]	@ (801df80 <EEPROM_WriteEnergy+0x260>)
 801dd92:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 801dd96:	f7e2 fd65 	bl	8000864 <__aeabi_dmul>
 801dd9a:	4602      	mov	r2, r0
 801dd9c:	460b      	mov	r3, r1
 801dd9e:	4610      	mov	r0, r2
 801dda0:	4619      	mov	r1, r3
 801dda2:	f7e3 f8d7 	bl	8000f54 <__aeabi_d2ulz>
 801dda6:	4602      	mov	r2, r0
 801dda8:	460b      	mov	r3, r1
 801ddaa:	e9c7 231c 	strd	r2, r3, [r7, #112]	@ 0x70
    for (int i = 0; i < 8; i++)
 801ddae:	2300      	movs	r3, #0
 801ddb0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 801ddb4:	e025      	b.n	801de02 <EEPROM_WriteEnergy+0xe2>
        rec[8 + i] = (uint8_t)(scaled_u >> (8 * i));
 801ddb6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 801ddba:	00dc      	lsls	r4, r3, #3
 801ddbc:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 801ddc0:	f1c4 0120 	rsb	r1, r4, #32
 801ddc4:	f1a4 0020 	sub.w	r0, r4, #32
 801ddc8:	fa22 fa04 	lsr.w	sl, r2, r4
 801ddcc:	fa03 f101 	lsl.w	r1, r3, r1
 801ddd0:	ea4a 0a01 	orr.w	sl, sl, r1
 801ddd4:	fa23 f000 	lsr.w	r0, r3, r0
 801ddd8:	ea4a 0a00 	orr.w	sl, sl, r0
 801dddc:	fa23 fb04 	lsr.w	fp, r3, r4
 801dde0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 801dde4:	3308      	adds	r3, #8
 801dde6:	fa5f f18a 	uxtb.w	r1, sl
 801ddea:	3368      	adds	r3, #104	@ 0x68
 801ddec:	f107 0220 	add.w	r2, r7, #32
 801ddf0:	189a      	adds	r2, r3, r2
 801ddf2:	460b      	mov	r3, r1
 801ddf4:	f802 3c4c 	strb.w	r3, [r2, #-76]
    for (int i = 0; i < 8; i++)
 801ddf8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 801ddfc:	3301      	adds	r3, #1
 801ddfe:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 801de02:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 801de06:	2b07      	cmp	r3, #7
 801de08:	ddd5      	ble.n	801ddb6 <EEPROM_WriteEnergy+0x96>

    scaled_u = (uint64_t)(Ep * 10);
 801de0a:	f04f 0200 	mov.w	r2, #0
 801de0e:	4b5c      	ldr	r3, [pc, #368]	@ (801df80 <EEPROM_WriteEnergy+0x260>)
 801de10:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 801de14:	f7e2 fd26 	bl	8000864 <__aeabi_dmul>
 801de18:	4602      	mov	r2, r0
 801de1a:	460b      	mov	r3, r1
 801de1c:	4610      	mov	r0, r2
 801de1e:	4619      	mov	r1, r3
 801de20:	f7e3 f898 	bl	8000f54 <__aeabi_d2ulz>
 801de24:	4602      	mov	r2, r0
 801de26:	460b      	mov	r3, r1
 801de28:	e9c7 231c 	strd	r2, r3, [r7, #112]	@ 0x70
    for (int i = 0; i < 8; i++)
 801de2c:	2300      	movs	r3, #0
 801de2e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 801de30:	e01d      	b.n	801de6e <EEPROM_WriteEnergy+0x14e>
        rec[16 + i] = (uint8_t)(scaled_u >> (8 * i));
 801de32:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 801de34:	00d8      	lsls	r0, r3, #3
 801de36:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 801de3a:	f1c0 0420 	rsb	r4, r0, #32
 801de3e:	f1a0 0120 	sub.w	r1, r0, #32
 801de42:	fa22 f500 	lsr.w	r5, r2, r0
 801de46:	fa03 f404 	lsl.w	r4, r3, r4
 801de4a:	4325      	orrs	r5, r4
 801de4c:	fa23 f101 	lsr.w	r1, r3, r1
 801de50:	430d      	orrs	r5, r1
 801de52:	fa23 f600 	lsr.w	r6, r3, r0
 801de56:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 801de58:	3310      	adds	r3, #16
 801de5a:	b2ea      	uxtb	r2, r5
 801de5c:	3368      	adds	r3, #104	@ 0x68
 801de5e:	f107 0120 	add.w	r1, r7, #32
 801de62:	440b      	add	r3, r1
 801de64:	f803 2c4c 	strb.w	r2, [r3, #-76]
    for (int i = 0; i < 8; i++)
 801de68:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 801de6a:	3301      	adds	r3, #1
 801de6c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 801de6e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 801de70:	2b07      	cmp	r3, #7
 801de72:	ddde      	ble.n	801de32 <EEPROM_WriteEnergy+0x112>

    scaled_s = (int64_t)(Eq * 10);
 801de74:	f04f 0200 	mov.w	r2, #0
 801de78:	4b41      	ldr	r3, [pc, #260]	@ (801df80 <EEPROM_WriteEnergy+0x260>)
 801de7a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 801de7e:	f7e2 fcf1 	bl	8000864 <__aeabi_dmul>
 801de82:	4602      	mov	r2, r0
 801de84:	460b      	mov	r3, r1
 801de86:	4610      	mov	r0, r2
 801de88:	4619      	mov	r1, r3
 801de8a:	f7e3 f84b 	bl	8000f24 <__aeabi_d2lz>
 801de8e:	4602      	mov	r2, r0
 801de90:	460b      	mov	r3, r1
 801de92:	e9c7 231a 	strd	r2, r3, [r7, #104]	@ 0x68
    for (int i = 0; i < 8; i++)
 801de96:	2300      	movs	r3, #0
 801de98:	67bb      	str	r3, [r7, #120]	@ 0x78
 801de9a:	e024      	b.n	801dee6 <EEPROM_WriteEnergy+0x1c6>
        rec[24 + i] = (uint8_t)(scaled_s >> (8 * i));
 801de9c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801de9e:	00d9      	lsls	r1, r3, #3
 801dea0:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 801dea4:	f1c1 0420 	rsb	r4, r1, #32
 801dea8:	f1b1 0020 	subs.w	r0, r1, #32
 801deac:	fa22 f501 	lsr.w	r5, r2, r1
 801deb0:	61bd      	str	r5, [r7, #24]
 801deb2:	fa03 f404 	lsl.w	r4, r3, r4
 801deb6:	69bd      	ldr	r5, [r7, #24]
 801deb8:	ea45 0504 	orr.w	r5, r5, r4
 801debc:	61bd      	str	r5, [r7, #24]
 801debe:	d404      	bmi.n	801deca <EEPROM_WriteEnergy+0x1aa>
 801dec0:	fa43 f000 	asr.w	r0, r3, r0
 801dec4:	69bc      	ldr	r4, [r7, #24]
 801dec6:	4304      	orrs	r4, r0
 801dec8:	61bc      	str	r4, [r7, #24]
 801deca:	410b      	asrs	r3, r1
 801decc:	61fb      	str	r3, [r7, #28]
 801dece:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801ded0:	3318      	adds	r3, #24
 801ded2:	7e3a      	ldrb	r2, [r7, #24]
 801ded4:	3368      	adds	r3, #104	@ 0x68
 801ded6:	f107 0120 	add.w	r1, r7, #32
 801deda:	440b      	add	r3, r1
 801dedc:	f803 2c4c 	strb.w	r2, [r3, #-76]
    for (int i = 0; i < 8; i++)
 801dee0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801dee2:	3301      	adds	r3, #1
 801dee4:	67bb      	str	r3, [r7, #120]	@ 0x78
 801dee6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801dee8:	2b07      	cmp	r3, #7
 801deea:	ddd7      	ble.n	801de9c <EEPROM_WriteEnergy+0x17c>

    // ---   (Block B ,  ) ---
    uint32_t addr = BLOCK_B_OFFSET + (EEP_Index % PAGE_PER_BLOCK) * PAGE_SIZE;
 801deec:	4b23      	ldr	r3, [pc, #140]	@ (801df7c <EEPROM_WriteEnergy+0x25c>)
 801deee:	e9d3 2300 	ldrd	r2, r3, [r3]
 801def2:	f002 03ff 	and.w	r3, r2, #255	@ 0xff
 801def6:	613b      	str	r3, [r7, #16]
 801def8:	2300      	movs	r3, #0
 801defa:	617b      	str	r3, [r7, #20]
 801defc:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 801df00:	460b      	mov	r3, r1
 801df02:	f513 7380 	adds.w	r3, r3, #256	@ 0x100
 801df06:	60bb      	str	r3, [r7, #8]
 801df08:	4613      	mov	r3, r2
 801df0a:	f143 0300 	adc.w	r3, r3, #0
 801df0e:	60fb      	str	r3, [r7, #12]
 801df10:	68bb      	ldr	r3, [r7, #8]
 801df12:	021b      	lsls	r3, r3, #8
 801df14:	667b      	str	r3, [r7, #100]	@ 0x64
    uint8_t dev7  = EEPROM_BASE_ADDR | 0x01;   // B block
 801df16:	2353      	movs	r3, #83	@ 0x53
 801df18:	f887 3063 	strb.w	r3, [r7, #99]	@ 0x63
    uint16_t mem16 = (uint16_t)(addr & 0xFFFF);
 801df1c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801df1e:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60

    // --- EEPROM  ---
    ret = HAL_FMPI2C_Mem_Write(&hfmpi2c1,
 801df22:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 801df26:	b29b      	uxth	r3, r3
 801df28:	005b      	lsls	r3, r3, #1
 801df2a:	b299      	uxth	r1, r3
 801df2c:	f8b7 2060 	ldrh.w	r2, [r7, #96]	@ 0x60
 801df30:	f04f 33ff 	mov.w	r3, #4294967295
 801df34:	9302      	str	r3, [sp, #8]
 801df36:	2320      	movs	r3, #32
 801df38:	9301      	str	r3, [sp, #4]
 801df3a:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 801df3e:	9300      	str	r3, [sp, #0]
 801df40:	2302      	movs	r3, #2
 801df42:	4810      	ldr	r0, [pc, #64]	@ (801df84 <EEPROM_WriteEnergy+0x264>)
 801df44:	f7e9 faac 	bl	80074a0 <HAL_FMPI2C_Mem_Write>
 801df48:	4603      	mov	r3, r0
 801df4a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
                               FMPI2C_MEMADD_SIZE_16BIT,
                               rec,
                               sizeof(rec),
                               HAL_MAX_DELAY);

    HAL_Delay(WRITE_DELAY_MS);
 801df4e:	200a      	movs	r0, #10
 801df50:	f7e4 faa6 	bl	80024a0 <HAL_Delay>
    EEP_Index++;  //  
 801df54:	4b09      	ldr	r3, [pc, #36]	@ (801df7c <EEPROM_WriteEnergy+0x25c>)
 801df56:	e9d3 2300 	ldrd	r2, r3, [r3]
 801df5a:	1c51      	adds	r1, r2, #1
 801df5c:	6039      	str	r1, [r7, #0]
 801df5e:	f143 0300 	adc.w	r3, r3, #0
 801df62:	607b      	str	r3, [r7, #4]
 801df64:	4b05      	ldr	r3, [pc, #20]	@ (801df7c <EEPROM_WriteEnergy+0x25c>)
 801df66:	e9d7 1200 	ldrd	r1, r2, [r7]
 801df6a:	e9c3 1200 	strd	r1, r2, [r3]
    return ret;
 801df6e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 801df72:	4618      	mov	r0, r3
 801df74:	378c      	adds	r7, #140	@ 0x8c
 801df76:	46bd      	mov	sp, r7
 801df78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801df7c:	200010f0 	.word	0x200010f0
 801df80:	40240000 	.word	0x40240000
 801df84:	20000c4c 	.word	0x20000c4c

0801df88 <EEPROM_ReadEnergy>:

#define RECORD_SIZE        32

HAL_StatusTypeDef EEPROM_ReadEnergy(uint64_t index, uint64_t *idx_out, double *Es, double *Ep, double *Eq)
{
 801df88:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 801df8c:	b0b6      	sub	sp, #216	@ 0xd8
 801df8e:	af04      	add	r7, sp, #16
 801df90:	e9c7 0118 	strd	r0, r1, [r7, #96]	@ 0x60
 801df94:	65fa      	str	r2, [r7, #92]	@ 0x5c
 801df96:	65bb      	str	r3, [r7, #88]	@ 0x58
    uint8_t buf[RECORD_SIZE];

    // -------------------------------
    //   (Block B )
    // -------------------------------
    uint32_t addr = BLOCK_B_OFFSET + (index % PAGE_PER_BLOCK) * PAGE_SIZE;
 801df98:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 801df9c:	f002 04ff 	and.w	r4, r2, #255	@ 0xff
 801dfa0:	2500      	movs	r5, #0
 801dfa2:	f514 7880 	adds.w	r8, r4, #256	@ 0x100
 801dfa6:	f145 0900 	adc.w	r9, r5, #0
 801dfaa:	4643      	mov	r3, r8
 801dfac:	021b      	lsls	r3, r3, #8
 801dfae:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    uint8_t dev7  = EEPROM_BASE_ADDR | 0x01;   // Block B 
 801dfb2:	2353      	movs	r3, #83	@ 0x53
 801dfb4:	f887 3093 	strb.w	r3, [r7, #147]	@ 0x93
    uint16_t mem16 = (uint16_t)(addr & 0xFFFF);
 801dfb8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 801dfbc:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90

    // -------------------------------
    // EEPROM 32 byte 
    // -------------------------------
    ret = HAL_FMPI2C_Mem_Read(&hfmpi2c1,
 801dfc0:	f897 3093 	ldrb.w	r3, [r7, #147]	@ 0x93
 801dfc4:	b29b      	uxth	r3, r3
 801dfc6:	005b      	lsls	r3, r3, #1
 801dfc8:	b299      	uxth	r1, r3
 801dfca:	f8b7 2090 	ldrh.w	r2, [r7, #144]	@ 0x90
 801dfce:	f04f 33ff 	mov.w	r3, #4294967295
 801dfd2:	9302      	str	r3, [sp, #8]
 801dfd4:	2320      	movs	r3, #32
 801dfd6:	9301      	str	r3, [sp, #4]
 801dfd8:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 801dfdc:	9300      	str	r3, [sp, #0]
 801dfde:	2302      	movs	r3, #2
 801dfe0:	48b0      	ldr	r0, [pc, #704]	@ (801e2a4 <EEPROM_ReadEnergy+0x31c>)
 801dfe2:	f7e9 fb71 	bl	80076c8 <HAL_FMPI2C_Mem_Read>
 801dfe6:	4603      	mov	r3, r0
 801dfe8:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
                              mem16,
                              FMPI2C_MEMADD_SIZE_16BIT,
                              buf,
                              RECORD_SIZE,
                              HAL_MAX_DELAY);
    if (ret != HAL_OK)
 801dfec:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 801dff0:	2b00      	cmp	r3, #0
 801dff2:	d002      	beq.n	801dffa <EEPROM_ReadEnergy+0x72>
        return ret;
 801dff4:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 801dff8:	e14f      	b.n	801e29a <EEPROM_ReadEnergy+0x312>

    // -------------------------------
    // 
    // -------------------------------
    uint64_t idx_raw = 0, es_raw = 0, ep_raw = 0;
 801dffa:	f04f 0200 	mov.w	r2, #0
 801dffe:	f04f 0300 	mov.w	r3, #0
 801e002:	e9c7 2330 	strd	r2, r3, [r7, #192]	@ 0xc0
 801e006:	f04f 0200 	mov.w	r2, #0
 801e00a:	f04f 0300 	mov.w	r3, #0
 801e00e:	e9c7 232e 	strd	r2, r3, [r7, #184]	@ 0xb8
 801e012:	f04f 0200 	mov.w	r2, #0
 801e016:	f04f 0300 	mov.w	r3, #0
 801e01a:	e9c7 232c 	strd	r2, r3, [r7, #176]	@ 0xb0
    int64_t  eq_raw  = 0;
 801e01e:	f04f 0200 	mov.w	r2, #0
 801e022:	f04f 0300 	mov.w	r3, #0
 801e026:	e9c7 232a 	strd	r2, r3, [r7, #168]	@ 0xa8

    for (int i = 0; i < 8; i++)
 801e02a:	2300      	movs	r3, #0
 801e02c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 801e030:	e033      	b.n	801e09a <EEPROM_ReadEnergy+0x112>
        idx_raw |= ((uint64_t)buf[i] << (8 * i));
 801e032:	f107 026c 	add.w	r2, r7, #108	@ 0x6c
 801e036:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 801e03a:	4413      	add	r3, r2
 801e03c:	781b      	ldrb	r3, [r3, #0]
 801e03e:	b2db      	uxtb	r3, r3
 801e040:	2200      	movs	r2, #0
 801e042:	63bb      	str	r3, [r7, #56]	@ 0x38
 801e044:	63fa      	str	r2, [r7, #60]	@ 0x3c
 801e046:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 801e04a:	00d9      	lsls	r1, r3, #3
 801e04c:	f1a1 0320 	sub.w	r3, r1, #32
 801e050:	f1c1 0220 	rsb	r2, r1, #32
 801e054:	e9d7 450e 	ldrd	r4, r5, [r7, #56]	@ 0x38
 801e058:	4628      	mov	r0, r5
 801e05a:	fa00 fb01 	lsl.w	fp, r0, r1
 801e05e:	4620      	mov	r0, r4
 801e060:	fa00 f303 	lsl.w	r3, r0, r3
 801e064:	ea4b 0b03 	orr.w	fp, fp, r3
 801e068:	4623      	mov	r3, r4
 801e06a:	fa23 f202 	lsr.w	r2, r3, r2
 801e06e:	ea4b 0b02 	orr.w	fp, fp, r2
 801e072:	4623      	mov	r3, r4
 801e074:	fa03 fa01 	lsl.w	sl, r3, r1
 801e078:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	@ 0xc0
 801e07c:	ea42 010a 	orr.w	r1, r2, sl
 801e080:	61b9      	str	r1, [r7, #24]
 801e082:	ea43 030b 	orr.w	r3, r3, fp
 801e086:	61fb      	str	r3, [r7, #28]
 801e088:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 801e08c:	e9c7 3430 	strd	r3, r4, [r7, #192]	@ 0xc0
    for (int i = 0; i < 8; i++)
 801e090:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 801e094:	3301      	adds	r3, #1
 801e096:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 801e09a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 801e09e:	2b07      	cmp	r3, #7
 801e0a0:	ddc7      	ble.n	801e032 <EEPROM_ReadEnergy+0xaa>

    for (int i = 0; i < 8; i++)
 801e0a2:	2300      	movs	r3, #0
 801e0a4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 801e0a8:	e03a      	b.n	801e120 <EEPROM_ReadEnergy+0x198>
        es_raw  |= ((uint64_t)buf[8 + i] << (8 * i));
 801e0aa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 801e0ae:	3308      	adds	r3, #8
 801e0b0:	3370      	adds	r3, #112	@ 0x70
 801e0b2:	f107 0258 	add.w	r2, r7, #88	@ 0x58
 801e0b6:	4413      	add	r3, r2
 801e0b8:	f813 3c5c 	ldrb.w	r3, [r3, #-92]
 801e0bc:	b2db      	uxtb	r3, r3
 801e0be:	2200      	movs	r2, #0
 801e0c0:	633b      	str	r3, [r7, #48]	@ 0x30
 801e0c2:	637a      	str	r2, [r7, #52]	@ 0x34
 801e0c4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 801e0c8:	00d9      	lsls	r1, r3, #3
 801e0ca:	f1a1 0320 	sub.w	r3, r1, #32
 801e0ce:	f1c1 0220 	rsb	r2, r1, #32
 801e0d2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 801e0d6:	4628      	mov	r0, r5
 801e0d8:	4088      	lsls	r0, r1
 801e0da:	6578      	str	r0, [r7, #84]	@ 0x54
 801e0dc:	4620      	mov	r0, r4
 801e0de:	fa00 f303 	lsl.w	r3, r0, r3
 801e0e2:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 801e0e4:	4318      	orrs	r0, r3
 801e0e6:	6578      	str	r0, [r7, #84]	@ 0x54
 801e0e8:	4623      	mov	r3, r4
 801e0ea:	fa23 f202 	lsr.w	r2, r3, r2
 801e0ee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801e0f0:	4313      	orrs	r3, r2
 801e0f2:	657b      	str	r3, [r7, #84]	@ 0x54
 801e0f4:	4623      	mov	r3, r4
 801e0f6:	408b      	lsls	r3, r1
 801e0f8:	653b      	str	r3, [r7, #80]	@ 0x50
 801e0fa:	e9d7 232e 	ldrd	r2, r3, [r7, #184]	@ 0xb8
 801e0fe:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	@ 0x50
 801e102:	4621      	mov	r1, r4
 801e104:	4311      	orrs	r1, r2
 801e106:	6139      	str	r1, [r7, #16]
 801e108:	4629      	mov	r1, r5
 801e10a:	430b      	orrs	r3, r1
 801e10c:	617b      	str	r3, [r7, #20]
 801e10e:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 801e112:	e9c7 342e 	strd	r3, r4, [r7, #184]	@ 0xb8
    for (int i = 0; i < 8; i++)
 801e116:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 801e11a:	3301      	adds	r3, #1
 801e11c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 801e120:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 801e124:	2b07      	cmp	r3, #7
 801e126:	ddc0      	ble.n	801e0aa <EEPROM_ReadEnergy+0x122>

    for (int i = 0; i < 8; i++)
 801e128:	2300      	movs	r3, #0
 801e12a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 801e12e:	e03b      	b.n	801e1a8 <EEPROM_ReadEnergy+0x220>
        ep_raw  |= ((uint64_t)buf[16 + i] << (8 * i));
 801e130:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 801e134:	3310      	adds	r3, #16
 801e136:	3370      	adds	r3, #112	@ 0x70
 801e138:	f107 0258 	add.w	r2, r7, #88	@ 0x58
 801e13c:	4413      	add	r3, r2
 801e13e:	f813 3c5c 	ldrb.w	r3, [r3, #-92]
 801e142:	b2db      	uxtb	r3, r3
 801e144:	2200      	movs	r2, #0
 801e146:	62bb      	str	r3, [r7, #40]	@ 0x28
 801e148:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801e14a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 801e14e:	00db      	lsls	r3, r3, #3
 801e150:	f1a3 0120 	sub.w	r1, r3, #32
 801e154:	f1c3 0220 	rsb	r2, r3, #32
 801e158:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	@ 0x28
 801e15c:	4628      	mov	r0, r5
 801e15e:	4098      	lsls	r0, r3
 801e160:	64f8      	str	r0, [r7, #76]	@ 0x4c
 801e162:	4620      	mov	r0, r4
 801e164:	fa00 f101 	lsl.w	r1, r0, r1
 801e168:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 801e16a:	4308      	orrs	r0, r1
 801e16c:	64f8      	str	r0, [r7, #76]	@ 0x4c
 801e16e:	4621      	mov	r1, r4
 801e170:	fa21 f202 	lsr.w	r2, r1, r2
 801e174:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 801e176:	4311      	orrs	r1, r2
 801e178:	64f9      	str	r1, [r7, #76]	@ 0x4c
 801e17a:	4622      	mov	r2, r4
 801e17c:	fa02 f303 	lsl.w	r3, r2, r3
 801e180:	64bb      	str	r3, [r7, #72]	@ 0x48
 801e182:	e9d7 232c 	ldrd	r2, r3, [r7, #176]	@ 0xb0
 801e186:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 801e18a:	4621      	mov	r1, r4
 801e18c:	4311      	orrs	r1, r2
 801e18e:	60b9      	str	r1, [r7, #8]
 801e190:	4629      	mov	r1, r5
 801e192:	430b      	orrs	r3, r1
 801e194:	60fb      	str	r3, [r7, #12]
 801e196:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 801e19a:	e9c7 342c 	strd	r3, r4, [r7, #176]	@ 0xb0
    for (int i = 0; i < 8; i++)
 801e19e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 801e1a2:	3301      	adds	r3, #1
 801e1a4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 801e1a8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 801e1ac:	2b07      	cmp	r3, #7
 801e1ae:	ddbf      	ble.n	801e130 <EEPROM_ReadEnergy+0x1a8>

    for (int i = 0; i < 8; i++)
 801e1b0:	2300      	movs	r3, #0
 801e1b2:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 801e1b6:	e03a      	b.n	801e22e <EEPROM_ReadEnergy+0x2a6>
        eq_raw  |= ((int64_t)((uint64_t)buf[24 + i] << (8 * i)));
 801e1b8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 801e1bc:	3318      	adds	r3, #24
 801e1be:	3370      	adds	r3, #112	@ 0x70
 801e1c0:	f107 0258 	add.w	r2, r7, #88	@ 0x58
 801e1c4:	4413      	add	r3, r2
 801e1c6:	f813 3c5c 	ldrb.w	r3, [r3, #-92]
 801e1ca:	b2db      	uxtb	r3, r3
 801e1cc:	2200      	movs	r2, #0
 801e1ce:	623b      	str	r3, [r7, #32]
 801e1d0:	627a      	str	r2, [r7, #36]	@ 0x24
 801e1d2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 801e1d6:	00db      	lsls	r3, r3, #3
 801e1d8:	f1a3 0120 	sub.w	r1, r3, #32
 801e1dc:	f1c3 0220 	rsb	r2, r3, #32
 801e1e0:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 801e1e4:	4628      	mov	r0, r5
 801e1e6:	4098      	lsls	r0, r3
 801e1e8:	6478      	str	r0, [r7, #68]	@ 0x44
 801e1ea:	4620      	mov	r0, r4
 801e1ec:	fa00 f101 	lsl.w	r1, r0, r1
 801e1f0:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 801e1f2:	4308      	orrs	r0, r1
 801e1f4:	6478      	str	r0, [r7, #68]	@ 0x44
 801e1f6:	4621      	mov	r1, r4
 801e1f8:	fa21 f202 	lsr.w	r2, r1, r2
 801e1fc:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 801e1fe:	4311      	orrs	r1, r2
 801e200:	6479      	str	r1, [r7, #68]	@ 0x44
 801e202:	4622      	mov	r2, r4
 801e204:	fa02 f303 	lsl.w	r3, r2, r3
 801e208:	643b      	str	r3, [r7, #64]	@ 0x40
 801e20a:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	@ 0x40
 801e20e:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	@ 0xa8
 801e212:	ea42 0400 	orr.w	r4, r2, r0
 801e216:	603c      	str	r4, [r7, #0]
 801e218:	430b      	orrs	r3, r1
 801e21a:	607b      	str	r3, [r7, #4]
 801e21c:	e9d7 3400 	ldrd	r3, r4, [r7]
 801e220:	e9c7 342a 	strd	r3, r4, [r7, #168]	@ 0xa8
    for (int i = 0; i < 8; i++)
 801e224:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 801e228:	3301      	adds	r3, #1
 801e22a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 801e22e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 801e232:	2b07      	cmp	r3, #7
 801e234:	ddc0      	ble.n	801e1b8 <EEPROM_ReadEnergy+0x230>

    // -------------------------------
    //  
    // -------------------------------
    *idx_out = idx_raw;
 801e236:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 801e238:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	@ 0xc0
 801e23c:	e9c1 2300 	strd	r2, r3, [r1]
    *Es = (double)es_raw / 10.0;
 801e240:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	@ 0xb8
 801e244:	f7e2 fad8 	bl	80007f8 <__aeabi_ul2d>
 801e248:	f04f 0200 	mov.w	r2, #0
 801e24c:	4b16      	ldr	r3, [pc, #88]	@ (801e2a8 <EEPROM_ReadEnergy+0x320>)
 801e24e:	f7e2 fc33 	bl	8000ab8 <__aeabi_ddiv>
 801e252:	4602      	mov	r2, r0
 801e254:	460b      	mov	r3, r1
 801e256:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 801e258:	e9c1 2300 	strd	r2, r3, [r1]
    *Ep = (double)ep_raw / 10.0;
 801e25c:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 801e260:	f7e2 faca 	bl	80007f8 <__aeabi_ul2d>
 801e264:	f04f 0200 	mov.w	r2, #0
 801e268:	4b0f      	ldr	r3, [pc, #60]	@ (801e2a8 <EEPROM_ReadEnergy+0x320>)
 801e26a:	f7e2 fc25 	bl	8000ab8 <__aeabi_ddiv>
 801e26e:	4602      	mov	r2, r0
 801e270:	460b      	mov	r3, r1
 801e272:	f8d7 10e8 	ldr.w	r1, [r7, #232]	@ 0xe8
 801e276:	e9c1 2300 	strd	r2, r3, [r1]
    *Eq = (double)eq_raw / 10.0;
 801e27a:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	@ 0xa8
 801e27e:	f7e2 fac3 	bl	8000808 <__aeabi_l2d>
 801e282:	f04f 0200 	mov.w	r2, #0
 801e286:	4b08      	ldr	r3, [pc, #32]	@ (801e2a8 <EEPROM_ReadEnergy+0x320>)
 801e288:	f7e2 fc16 	bl	8000ab8 <__aeabi_ddiv>
 801e28c:	4602      	mov	r2, r0
 801e28e:	460b      	mov	r3, r1
 801e290:	f8d7 10ec 	ldr.w	r1, [r7, #236]	@ 0xec
 801e294:	e9c1 2300 	strd	r2, r3, [r1]

    return HAL_OK;
 801e298:	2300      	movs	r3, #0
}
 801e29a:	4618      	mov	r0, r3
 801e29c:	37c8      	adds	r7, #200	@ 0xc8
 801e29e:	46bd      	mov	sp, r7
 801e2a0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 801e2a4:	20000c4c 	.word	0x20000c4c
 801e2a8:	40240000 	.word	0x40240000

0801e2ac <EEPROM_Init_B>:


uint64_t Test_EEP_Ind;
HAL_StatusTypeDef EEPROM_Init_B(void)
{
 801e2ac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 801e2b0:	b090      	sub	sp, #64	@ 0x40
 801e2b2:	af04      	add	r7, sp, #16
    HAL_StatusTypeDef ret;
    uint8_t buf[8];
    uint64_t idx_raw = 0, max_idx = 0;
 801e2b4:	f04f 0200 	mov.w	r2, #0
 801e2b8:	f04f 0300 	mov.w	r3, #0
 801e2bc:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
 801e2c0:	f04f 0200 	mov.w	r2, #0
 801e2c4:	f04f 0300 	mov.w	r3, #0
 801e2c8:	e9c7 2308 	strd	r2, r3, [r7, #32]

    uint8_t dev7  = EEPROM_BASE_ADDR | 0x01;   // Block B
 801e2cc:	2353      	movs	r3, #83	@ 0x53
 801e2ce:	75fb      	strb	r3, [r7, #23]
    for (uint16_t page = 0; page < PAGE_PER_BLOCK; page++)
 801e2d0:	2300      	movs	r3, #0
 801e2d2:	83fb      	strh	r3, [r7, #30]
 801e2d4:	e068      	b.n	801e3a8 <EEPROM_Init_B+0xfc>
    {
        uint32_t addr = BLOCK_B_OFFSET + (page * PAGE_SIZE);
 801e2d6:	8bfb      	ldrh	r3, [r7, #30]
 801e2d8:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 801e2dc:	021b      	lsls	r3, r3, #8
 801e2de:	613b      	str	r3, [r7, #16]
        uint16_t mem16 = (uint16_t)(addr & 0xFFFF);
 801e2e0:	693b      	ldr	r3, [r7, #16]
 801e2e2:	81fb      	strh	r3, [r7, #14]

        // ---   8 ( )  ---
        ret = HAL_FMPI2C_Mem_Read(&hfmpi2c1,
 801e2e4:	7dfb      	ldrb	r3, [r7, #23]
 801e2e6:	b29b      	uxth	r3, r3
 801e2e8:	005b      	lsls	r3, r3, #1
 801e2ea:	b299      	uxth	r1, r3
 801e2ec:	89fa      	ldrh	r2, [r7, #14]
 801e2ee:	f04f 33ff 	mov.w	r3, #4294967295
 801e2f2:	9302      	str	r3, [sp, #8]
 801e2f4:	2308      	movs	r3, #8
 801e2f6:	9301      	str	r3, [sp, #4]
 801e2f8:	1d3b      	adds	r3, r7, #4
 801e2fa:	9300      	str	r3, [sp, #0]
 801e2fc:	2302      	movs	r3, #2
 801e2fe:	4834      	ldr	r0, [pc, #208]	@ (801e3d0 <EEPROM_Init_B+0x124>)
 801e300:	f7e9 f9e2 	bl	80076c8 <HAL_FMPI2C_Mem_Read>
 801e304:	4603      	mov	r3, r0
 801e306:	737b      	strb	r3, [r7, #13]
                                  mem16,
                                  FMPI2C_MEMADD_SIZE_16BIT,
                                  buf,
                                  8,
                                  HAL_MAX_DELAY);
        if (ret != HAL_OK)
 801e308:	7b7b      	ldrb	r3, [r7, #13]
 801e30a:	2b00      	cmp	r3, #0
 801e30c:	d146      	bne.n	801e39c <EEPROM_Init_B+0xf0>
            continue; //    

        idx_raw = 0;
 801e30e:	f04f 0200 	mov.w	r2, #0
 801e312:	f04f 0300 	mov.w	r3, #0
 801e316:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
        for (int i = 0; i < 8; i++)
 801e31a:	2300      	movs	r3, #0
 801e31c:	61bb      	str	r3, [r7, #24]
 801e31e:	e022      	b.n	801e366 <EEPROM_Init_B+0xba>
            idx_raw |= ((uint64_t)buf[i] << (8 * i));
 801e320:	1d3a      	adds	r2, r7, #4
 801e322:	69bb      	ldr	r3, [r7, #24]
 801e324:	4413      	add	r3, r2
 801e326:	781b      	ldrb	r3, [r3, #0]
 801e328:	b2db      	uxtb	r3, r3
 801e32a:	2200      	movs	r2, #0
 801e32c:	4698      	mov	r8, r3
 801e32e:	4691      	mov	r9, r2
 801e330:	69bb      	ldr	r3, [r7, #24]
 801e332:	00db      	lsls	r3, r3, #3
 801e334:	f1a3 0120 	sub.w	r1, r3, #32
 801e338:	f1c3 0220 	rsb	r2, r3, #32
 801e33c:	fa09 f503 	lsl.w	r5, r9, r3
 801e340:	fa08 f101 	lsl.w	r1, r8, r1
 801e344:	430d      	orrs	r5, r1
 801e346:	fa28 f202 	lsr.w	r2, r8, r2
 801e34a:	4315      	orrs	r5, r2
 801e34c:	fa08 f403 	lsl.w	r4, r8, r3
 801e350:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 801e354:	ea42 0a04 	orr.w	sl, r2, r4
 801e358:	ea43 0b05 	orr.w	fp, r3, r5
 801e35c:	e9c7 ab0a 	strd	sl, fp, [r7, #40]	@ 0x28
        for (int i = 0; i < 8; i++)
 801e360:	69bb      	ldr	r3, [r7, #24]
 801e362:	3301      	adds	r3, #1
 801e364:	61bb      	str	r3, [r7, #24]
 801e366:	69bb      	ldr	r3, [r7, #24]
 801e368:	2b07      	cmp	r3, #7
 801e36a:	ddd9      	ble.n	801e320 <EEPROM_Init_B+0x74>

        // ---   (0xFF )    ---
        if (idx_raw == 0 || idx_raw > 1000000000000ULL)
 801e36c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 801e370:	4313      	orrs	r3, r2
 801e372:	d015      	beq.n	801e3a0 <EEPROM_Init_B+0xf4>
 801e374:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 801e378:	4916      	ldr	r1, [pc, #88]	@ (801e3d4 <EEPROM_Init_B+0x128>)
 801e37a:	428a      	cmp	r2, r1
 801e37c:	f173 03e8 	sbcs.w	r3, r3, #232	@ 0xe8
 801e380:	d20e      	bcs.n	801e3a0 <EEPROM_Init_B+0xf4>
            continue;   //  or   

        // ---    ---
        if (idx_raw > max_idx)
 801e382:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 801e386:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 801e38a:	4290      	cmp	r0, r2
 801e38c:	eb71 0303 	sbcs.w	r3, r1, r3
 801e390:	d207      	bcs.n	801e3a2 <EEPROM_Init_B+0xf6>
            max_idx = idx_raw;
 801e392:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 801e396:	e9c7 2308 	strd	r2, r3, [r7, #32]
 801e39a:	e002      	b.n	801e3a2 <EEPROM_Init_B+0xf6>
            continue; //    
 801e39c:	bf00      	nop
 801e39e:	e000      	b.n	801e3a2 <EEPROM_Init_B+0xf6>
            continue;   //  or   
 801e3a0:	bf00      	nop
    for (uint16_t page = 0; page < PAGE_PER_BLOCK; page++)
 801e3a2:	8bfb      	ldrh	r3, [r7, #30]
 801e3a4:	3301      	adds	r3, #1
 801e3a6:	83fb      	strh	r3, [r7, #30]
 801e3a8:	8bfb      	ldrh	r3, [r7, #30]
 801e3aa:	2bff      	cmp	r3, #255	@ 0xff
 801e3ac:	d993      	bls.n	801e2d6 <EEPROM_Init_B+0x2a>
    }

    EEP_Index = max_idx;   //    
 801e3ae:	490a      	ldr	r1, [pc, #40]	@ (801e3d8 <EEPROM_Init_B+0x12c>)
 801e3b0:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 801e3b4:	e9c1 2300 	strd	r2, r3, [r1]
    Test_EEP_Ind = max_idx;
 801e3b8:	4908      	ldr	r1, [pc, #32]	@ (801e3dc <EEPROM_Init_B+0x130>)
 801e3ba:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 801e3be:	e9c1 2300 	strd	r2, r3, [r1]

    return HAL_OK;
 801e3c2:	2300      	movs	r3, #0
}
 801e3c4:	4618      	mov	r0, r3
 801e3c6:	3730      	adds	r7, #48	@ 0x30
 801e3c8:	46bd      	mov	sp, r7
 801e3ca:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 801e3ce:	bf00      	nop
 801e3d0:	20000c4c 	.word	0x20000c4c
 801e3d4:	d4a51001 	.word	0xd4a51001
 801e3d8:	200010f0 	.word	0x200010f0
 801e3dc:	200010f8 	.word	0x200010f8

0801e3e0 <EEPROM_Format_B>:


HAL_StatusTypeDef EEPROM_Format_B(void)
{
 801e3e0:	b580      	push	{r7, lr}
 801e3e2:	b0c8      	sub	sp, #288	@ 0x120
 801e3e4:	af04      	add	r7, sp, #16
	HAL_StatusTypeDef ret;
    uint8_t blank[PAGE_SIZE];
    memset(blank, 0x00, sizeof(blank));   //  0x00 
 801e3e6:	1d3b      	adds	r3, r7, #4
 801e3e8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 801e3ec:	2100      	movs	r1, #0
 801e3ee:	4618      	mov	r0, r3
 801e3f0:	f003 ff63 	bl	80222ba <memset>

    uint8_t dev7 = EEPROM_BASE_ADDR | 0x01; // Block B
 801e3f4:	2353      	movs	r3, #83	@ 0x53
 801e3f6:	f887 310d 	strb.w	r3, [r7, #269]	@ 0x10d
    for (uint16_t page = 0; page < PAGE_PER_BLOCK; page++)
 801e3fa:	2300      	movs	r3, #0
 801e3fc:	f8a7 310e 	strh.w	r3, [r7, #270]	@ 0x10e
 801e400:	e033      	b.n	801e46a <EEPROM_Format_B+0x8a>
    {

        IWDG->KR = 0xAAAA;  // watchdog kick
 801e402:	4b1f      	ldr	r3, [pc, #124]	@ (801e480 <EEPROM_Format_B+0xa0>)
 801e404:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 801e408:	601a      	str	r2, [r3, #0]

        uint32_t addr = BLOCK_B_OFFSET + (page * PAGE_SIZE);
 801e40a:	f8b7 310e 	ldrh.w	r3, [r7, #270]	@ 0x10e
 801e40e:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 801e412:	021b      	lsls	r3, r3, #8
 801e414:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
        uint16_t mem16 = (uint16_t)(addr & 0xFFFF);
 801e418:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 801e41c:	f8a7 3106 	strh.w	r3, [r7, #262]	@ 0x106

        ret = HAL_FMPI2C_Mem_Write(&hfmpi2c1,
 801e420:	f897 310d 	ldrb.w	r3, [r7, #269]	@ 0x10d
 801e424:	b29b      	uxth	r3, r3
 801e426:	005b      	lsls	r3, r3, #1
 801e428:	b299      	uxth	r1, r3
 801e42a:	f8b7 2106 	ldrh.w	r2, [r7, #262]	@ 0x106
 801e42e:	f04f 33ff 	mov.w	r3, #4294967295
 801e432:	9302      	str	r3, [sp, #8]
 801e434:	f44f 7380 	mov.w	r3, #256	@ 0x100
 801e438:	9301      	str	r3, [sp, #4]
 801e43a:	1d3b      	adds	r3, r7, #4
 801e43c:	9300      	str	r3, [sp, #0]
 801e43e:	2302      	movs	r3, #2
 801e440:	4810      	ldr	r0, [pc, #64]	@ (801e484 <EEPROM_Format_B+0xa4>)
 801e442:	f7e9 f82d 	bl	80074a0 <HAL_FMPI2C_Mem_Write>
 801e446:	4603      	mov	r3, r0
 801e448:	f887 3105 	strb.w	r3, [r7, #261]	@ 0x105
                                   mem16,
                                   FMPI2C_MEMADD_SIZE_16BIT,
                                   blank,
                                   sizeof(blank),
                                   HAL_MAX_DELAY);
        HAL_Delay(WRITE_DELAY_MS);
 801e44c:	200a      	movs	r0, #10
 801e44e:	f7e4 f827 	bl	80024a0 <HAL_Delay>

        if (ret != HAL_OK)
 801e452:	f897 3105 	ldrb.w	r3, [r7, #261]	@ 0x105
 801e456:	2b00      	cmp	r3, #0
 801e458:	d002      	beq.n	801e460 <EEPROM_Format_B+0x80>
        	return ret;
 801e45a:	f897 3105 	ldrb.w	r3, [r7, #261]	@ 0x105
 801e45e:	e009      	b.n	801e474 <EEPROM_Format_B+0x94>
    for (uint16_t page = 0; page < PAGE_PER_BLOCK; page++)
 801e460:	f8b7 310e 	ldrh.w	r3, [r7, #270]	@ 0x10e
 801e464:	3301      	adds	r3, #1
 801e466:	f8a7 310e 	strh.w	r3, [r7, #270]	@ 0x10e
 801e46a:	f8b7 310e 	ldrh.w	r3, [r7, #270]	@ 0x10e
 801e46e:	2bff      	cmp	r3, #255	@ 0xff
 801e470:	d9c7      	bls.n	801e402 <EEPROM_Format_B+0x22>
    }

    return HAL_OK;
 801e472:	2300      	movs	r3, #0



}
 801e474:	4618      	mov	r0, r3
 801e476:	f507 7788 	add.w	r7, r7, #272	@ 0x110
 801e47a:	46bd      	mov	sp, r7
 801e47c:	bd80      	pop	{r7, pc}
 801e47e:	bf00      	nop
 801e480:	40003000 	.word	0x40003000
 801e484:	20000c4c 	.word	0x20000c4c

0801e488 <i2c_PM_data_write>:

unsigned long tmp_wr_check_sum = 0, tmp_rd_check_sum = 0;
unsigned long wr_ad_check_sum = 0, wr_ad_check_sum_new = 0;
unsigned long rd_ad_check_sum = 0, rd_sys_check_sum = 0, rd_gain_check_sum = 0;
void i2c_PM_data_write(unsigned int page)
{
 801e488:	b580      	push	{r7, lr}
 801e48a:	b084      	sub	sp, #16
 801e48c:	af00      	add	r7, sp, #0
 801e48e:	6078      	str	r0, [r7, #4]
	// wr_i2c_data_long
	// write dt##_new Data in EEPROM , wr_Check_sum += dt##_new
	tmp_wr_check_sum = 0;
 801e490:	4bc2      	ldr	r3, [pc, #776]	@ (801e79c <i2c_PM_data_write+0x314>)
 801e492:	2200      	movs	r2, #0
 801e494:	601a      	str	r2, [r3, #0]
	wr_ad_check_sum_new = 0;
 801e496:	4bc2      	ldr	r3, [pc, #776]	@ (801e7a0 <i2c_PM_data_write+0x318>)
 801e498:	2200      	movs	r2, #0
 801e49a:	601a      	str	r2, [r3, #0]

	//	I2C_WP1_LO();
	i2c.eeprom.page = page;
 801e49c:	4ac1      	ldr	r2, [pc, #772]	@ (801e7a4 <i2c_PM_data_write+0x31c>)
 801e49e:	687b      	ldr	r3, [r7, #4]
 801e4a0:	6793      	str	r3, [r2, #120]	@ 0x78

	/*001*/wr_i2c_data_long(eep.V_Gain.AB.nscale);
 801e4a2:	4bc1      	ldr	r3, [pc, #772]	@ (801e7a8 <i2c_PM_data_write+0x320>)
 801e4a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801e4a6:	ee07 3a90 	vmov	s15, r3
 801e4aa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801e4ae:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801e4b2:	ee17 1a90 	vmov	r1, s15
 801e4b6:	20a4      	movs	r0, #164	@ 0xa4
 801e4b8:	f001 fbcc 	bl	801fc54 <Write_I2C_long_Data>
 801e4bc:	4bba      	ldr	r3, [pc, #744]	@ (801e7a8 <i2c_PM_data_write+0x320>)
 801e4be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801e4c0:	461a      	mov	r2, r3
 801e4c2:	4bb6      	ldr	r3, [pc, #728]	@ (801e79c <i2c_PM_data_write+0x314>)
 801e4c4:	681b      	ldr	r3, [r3, #0]
 801e4c6:	4413      	add	r3, r2
 801e4c8:	4ab4      	ldr	r2, [pc, #720]	@ (801e79c <i2c_PM_data_write+0x314>)
 801e4ca:	6013      	str	r3, [r2, #0]
	/*002*/wr_i2c_data_long(eep.V_Gain.BC.nscale);
 801e4cc:	4bb6      	ldr	r3, [pc, #728]	@ (801e7a8 <i2c_PM_data_write+0x320>)
 801e4ce:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801e4d0:	ee07 3a90 	vmov	s15, r3
 801e4d4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801e4d8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801e4dc:	ee17 1a90 	vmov	r1, s15
 801e4e0:	20a4      	movs	r0, #164	@ 0xa4
 801e4e2:	f001 fbb7 	bl	801fc54 <Write_I2C_long_Data>
 801e4e6:	4bb0      	ldr	r3, [pc, #704]	@ (801e7a8 <i2c_PM_data_write+0x320>)
 801e4e8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801e4ea:	461a      	mov	r2, r3
 801e4ec:	4bab      	ldr	r3, [pc, #684]	@ (801e79c <i2c_PM_data_write+0x314>)
 801e4ee:	681b      	ldr	r3, [r3, #0]
 801e4f0:	4413      	add	r3, r2
 801e4f2:	4aaa      	ldr	r2, [pc, #680]	@ (801e79c <i2c_PM_data_write+0x314>)
 801e4f4:	6013      	str	r3, [r2, #0]
	/*003*/wr_i2c_data_long(eep.V_Gain.CA.nscale);
 801e4f6:	4bac      	ldr	r3, [pc, #688]	@ (801e7a8 <i2c_PM_data_write+0x320>)
 801e4f8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801e4fa:	ee07 3a90 	vmov	s15, r3
 801e4fe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801e502:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801e506:	ee17 1a90 	vmov	r1, s15
 801e50a:	20a4      	movs	r0, #164	@ 0xa4
 801e50c:	f001 fba2 	bl	801fc54 <Write_I2C_long_Data>
 801e510:	4ba5      	ldr	r3, [pc, #660]	@ (801e7a8 <i2c_PM_data_write+0x320>)
 801e512:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801e514:	461a      	mov	r2, r3
 801e516:	4ba1      	ldr	r3, [pc, #644]	@ (801e79c <i2c_PM_data_write+0x314>)
 801e518:	681b      	ldr	r3, [r3, #0]
 801e51a:	4413      	add	r3, r2
 801e51c:	4a9f      	ldr	r2, [pc, #636]	@ (801e79c <i2c_PM_data_write+0x314>)
 801e51e:	6013      	str	r3, [r2, #0]
	/*004*/wr_i2c_data_long(eep.I_Gain.A.nscale);
 801e520:	4ba1      	ldr	r3, [pc, #644]	@ (801e7a8 <i2c_PM_data_write+0x320>)
 801e522:	f8d3 31cc 	ldr.w	r3, [r3, #460]	@ 0x1cc
 801e526:	ee07 3a90 	vmov	s15, r3
 801e52a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801e52e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801e532:	ee17 1a90 	vmov	r1, s15
 801e536:	20a4      	movs	r0, #164	@ 0xa4
 801e538:	f001 fb8c 	bl	801fc54 <Write_I2C_long_Data>
 801e53c:	4b9a      	ldr	r3, [pc, #616]	@ (801e7a8 <i2c_PM_data_write+0x320>)
 801e53e:	f8d3 31cc 	ldr.w	r3, [r3, #460]	@ 0x1cc
 801e542:	461a      	mov	r2, r3
 801e544:	4b95      	ldr	r3, [pc, #596]	@ (801e79c <i2c_PM_data_write+0x314>)
 801e546:	681b      	ldr	r3, [r3, #0]
 801e548:	4413      	add	r3, r2
 801e54a:	4a94      	ldr	r2, [pc, #592]	@ (801e79c <i2c_PM_data_write+0x314>)
 801e54c:	6013      	str	r3, [r2, #0]
	/*005*/rd_i2c_data_Bgain(eep.I_Gain.B.fscale);
 801e54e:	20a4      	movs	r0, #164	@ 0xa4
 801e550:	f001 fbf6 	bl	801fd40 <Read_I2C_long_Data>
 801e554:	4b93      	ldr	r3, [pc, #588]	@ (801e7a4 <i2c_PM_data_write+0x31c>)
 801e556:	695b      	ldr	r3, [r3, #20]
 801e558:	60fb      	str	r3, [r7, #12]
 801e55a:	68f8      	ldr	r0, [r7, #12]
 801e55c:	f7e2 f918 	bl	8000790 <__aeabi_i2d>
 801e560:	f04f 0200 	mov.w	r2, #0
 801e564:	4b91      	ldr	r3, [pc, #580]	@ (801e7ac <i2c_PM_data_write+0x324>)
 801e566:	f7e2 faa7 	bl	8000ab8 <__aeabi_ddiv>
 801e56a:	4602      	mov	r2, r0
 801e56c:	460b      	mov	r3, r1
 801e56e:	4610      	mov	r0, r2
 801e570:	4619      	mov	r1, r3
 801e572:	f7e2 fc6f 	bl	8000e54 <__aeabi_d2f>
 801e576:	4603      	mov	r3, r0
 801e578:	4a8b      	ldr	r2, [pc, #556]	@ (801e7a8 <i2c_PM_data_write+0x320>)
 801e57a:	f8c2 31ec 	str.w	r3, [r2, #492]	@ 0x1ec
 801e57e:	4b8a      	ldr	r3, [pc, #552]	@ (801e7a8 <i2c_PM_data_write+0x320>)
 801e580:	f8d3 31ec 	ldr.w	r3, [r3, #492]	@ 0x1ec
 801e584:	4a88      	ldr	r2, [pc, #544]	@ (801e7a8 <i2c_PM_data_write+0x320>)
 801e586:	f8c2 31e8 	str.w	r3, [r2, #488]	@ 0x1e8
 801e58a:	4b89      	ldr	r3, [pc, #548]	@ (801e7b0 <i2c_PM_data_write+0x328>)
 801e58c:	681a      	ldr	r2, [r3, #0]
 801e58e:	68fb      	ldr	r3, [r7, #12]
 801e590:	4413      	add	r3, r2
 801e592:	4a87      	ldr	r2, [pc, #540]	@ (801e7b0 <i2c_PM_data_write+0x328>)
 801e594:	6013      	str	r3, [r2, #0]
	/*006*/wr_i2c_data_long(eep.I_Gain.C.nscale);
 801e596:	4b84      	ldr	r3, [pc, #528]	@ (801e7a8 <i2c_PM_data_write+0x320>)
 801e598:	f8d3 31fc 	ldr.w	r3, [r3, #508]	@ 0x1fc
 801e59c:	ee07 3a90 	vmov	s15, r3
 801e5a0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801e5a4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801e5a8:	ee17 1a90 	vmov	r1, s15
 801e5ac:	20a4      	movs	r0, #164	@ 0xa4
 801e5ae:	f001 fb51 	bl	801fc54 <Write_I2C_long_Data>
 801e5b2:	4b7d      	ldr	r3, [pc, #500]	@ (801e7a8 <i2c_PM_data_write+0x320>)
 801e5b4:	f8d3 31fc 	ldr.w	r3, [r3, #508]	@ 0x1fc
 801e5b8:	461a      	mov	r2, r3
 801e5ba:	4b78      	ldr	r3, [pc, #480]	@ (801e79c <i2c_PM_data_write+0x314>)
 801e5bc:	681b      	ldr	r3, [r3, #0]
 801e5be:	4413      	add	r3, r2
 801e5c0:	4a76      	ldr	r2, [pc, #472]	@ (801e79c <i2c_PM_data_write+0x314>)
 801e5c2:	6013      	str	r3, [r2, #0]
	/*007*/wr_i2c_data_long(eep.Set.Frequency.val);
 801e5c4:	4b78      	ldr	r3, [pc, #480]	@ (801e7a8 <i2c_PM_data_write+0x320>)
 801e5c6:	f8d3 3824 	ldr.w	r3, [r3, #2084]	@ 0x824
 801e5ca:	ee07 3a90 	vmov	s15, r3
 801e5ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801e5d2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801e5d6:	ee17 1a90 	vmov	r1, s15
 801e5da:	20a4      	movs	r0, #164	@ 0xa4
 801e5dc:	f001 fb3a 	bl	801fc54 <Write_I2C_long_Data>
 801e5e0:	4b71      	ldr	r3, [pc, #452]	@ (801e7a8 <i2c_PM_data_write+0x320>)
 801e5e2:	f8d3 2824 	ldr.w	r2, [r3, #2084]	@ 0x824
 801e5e6:	4b6d      	ldr	r3, [pc, #436]	@ (801e79c <i2c_PM_data_write+0x314>)
 801e5e8:	681b      	ldr	r3, [r3, #0]
 801e5ea:	4413      	add	r3, r2
 801e5ec:	4a6b      	ldr	r2, [pc, #428]	@ (801e79c <i2c_PM_data_write+0x314>)
 801e5ee:	6013      	str	r3, [r2, #0]
	/*008*/wr_i2c_data_long(eep.CT.Num.val);
 801e5f0:	4b6d      	ldr	r3, [pc, #436]	@ (801e7a8 <i2c_PM_data_write+0x320>)
 801e5f2:	f8d3 3464 	ldr.w	r3, [r3, #1124]	@ 0x464
 801e5f6:	ee07 3a90 	vmov	s15, r3
 801e5fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801e5fe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801e602:	ee17 1a90 	vmov	r1, s15
 801e606:	20a4      	movs	r0, #164	@ 0xa4
 801e608:	f001 fb24 	bl	801fc54 <Write_I2C_long_Data>
 801e60c:	4b66      	ldr	r3, [pc, #408]	@ (801e7a8 <i2c_PM_data_write+0x320>)
 801e60e:	f8d3 2464 	ldr.w	r2, [r3, #1124]	@ 0x464
 801e612:	4b62      	ldr	r3, [pc, #392]	@ (801e79c <i2c_PM_data_write+0x314>)
 801e614:	681b      	ldr	r3, [r3, #0]
 801e616:	4413      	add	r3, r2
 801e618:	4a60      	ldr	r2, [pc, #384]	@ (801e79c <i2c_PM_data_write+0x314>)
 801e61a:	6013      	str	r3, [r2, #0]
	/*009*/wr_i2c_data_long(eep.CT.Primary.val);
 801e61c:	4b62      	ldr	r3, [pc, #392]	@ (801e7a8 <i2c_PM_data_write+0x320>)
 801e61e:	f8d3 3434 	ldr.w	r3, [r3, #1076]	@ 0x434
 801e622:	ee07 3a90 	vmov	s15, r3
 801e626:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801e62a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801e62e:	ee17 1a90 	vmov	r1, s15
 801e632:	20a4      	movs	r0, #164	@ 0xa4
 801e634:	f001 fb0e 	bl	801fc54 <Write_I2C_long_Data>
 801e638:	4b5b      	ldr	r3, [pc, #364]	@ (801e7a8 <i2c_PM_data_write+0x320>)
 801e63a:	f8d3 2434 	ldr.w	r2, [r3, #1076]	@ 0x434
 801e63e:	4b57      	ldr	r3, [pc, #348]	@ (801e79c <i2c_PM_data_write+0x314>)
 801e640:	681b      	ldr	r3, [r3, #0]
 801e642:	4413      	add	r3, r2
 801e644:	4a55      	ldr	r2, [pc, #340]	@ (801e79c <i2c_PM_data_write+0x314>)
 801e646:	6013      	str	r3, [r2, #0]
	/*010*/wr_i2c_data_long(eep.CT.Secondary.val);
 801e648:	4b57      	ldr	r3, [pc, #348]	@ (801e7a8 <i2c_PM_data_write+0x320>)
 801e64a:	f8d3 344c 	ldr.w	r3, [r3, #1100]	@ 0x44c
 801e64e:	ee07 3a90 	vmov	s15, r3
 801e652:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801e656:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801e65a:	ee17 1a90 	vmov	r1, s15
 801e65e:	20a4      	movs	r0, #164	@ 0xa4
 801e660:	f001 faf8 	bl	801fc54 <Write_I2C_long_Data>
 801e664:	4b50      	ldr	r3, [pc, #320]	@ (801e7a8 <i2c_PM_data_write+0x320>)
 801e666:	f8d3 244c 	ldr.w	r2, [r3, #1100]	@ 0x44c
 801e66a:	4b4c      	ldr	r3, [pc, #304]	@ (801e79c <i2c_PM_data_write+0x314>)
 801e66c:	681b      	ldr	r3, [r3, #0]
 801e66e:	4413      	add	r3, r2
 801e670:	4a4a      	ldr	r2, [pc, #296]	@ (801e79c <i2c_PM_data_write+0x314>)
 801e672:	6013      	str	r3, [r2, #0]
	/*011*/wr_i2c_data_long(eep.CT.Ratio.val);
 801e674:	4b4c      	ldr	r3, [pc, #304]	@ (801e7a8 <i2c_PM_data_write+0x320>)
 801e676:	f8d3 347c 	ldr.w	r3, [r3, #1148]	@ 0x47c
 801e67a:	ee07 3a90 	vmov	s15, r3
 801e67e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801e682:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801e686:	ee17 1a90 	vmov	r1, s15
 801e68a:	20a4      	movs	r0, #164	@ 0xa4
 801e68c:	f001 fae2 	bl	801fc54 <Write_I2C_long_Data>
 801e690:	4b45      	ldr	r3, [pc, #276]	@ (801e7a8 <i2c_PM_data_write+0x320>)
 801e692:	f8d3 247c 	ldr.w	r2, [r3, #1148]	@ 0x47c
 801e696:	4b41      	ldr	r3, [pc, #260]	@ (801e79c <i2c_PM_data_write+0x314>)
 801e698:	681b      	ldr	r3, [r3, #0]
 801e69a:	4413      	add	r3, r2
 801e69c:	4a3f      	ldr	r2, [pc, #252]	@ (801e79c <i2c_PM_data_write+0x314>)
 801e69e:	6013      	str	r3, [r2, #0]
	/*012*/wr_i2c_data_long(eep.Set.I_rated.val);
 801e6a0:	4b41      	ldr	r3, [pc, #260]	@ (801e7a8 <i2c_PM_data_write+0x320>)
 801e6a2:	f8d3 3854 	ldr.w	r3, [r3, #2132]	@ 0x854
 801e6a6:	ee07 3a90 	vmov	s15, r3
 801e6aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801e6ae:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801e6b2:	ee17 1a90 	vmov	r1, s15
 801e6b6:	20a4      	movs	r0, #164	@ 0xa4
 801e6b8:	f001 facc 	bl	801fc54 <Write_I2C_long_Data>
 801e6bc:	4b3a      	ldr	r3, [pc, #232]	@ (801e7a8 <i2c_PM_data_write+0x320>)
 801e6be:	f8d3 2854 	ldr.w	r2, [r3, #2132]	@ 0x854
 801e6c2:	4b36      	ldr	r3, [pc, #216]	@ (801e79c <i2c_PM_data_write+0x314>)
 801e6c4:	681b      	ldr	r3, [r3, #0]
 801e6c6:	4413      	add	r3, r2
 801e6c8:	4a34      	ldr	r2, [pc, #208]	@ (801e79c <i2c_PM_data_write+0x314>)
 801e6ca:	6013      	str	r3, [r2, #0]
	/*013*/wr_i2c_data_long(eep.RS485.BaudRate.val);
 801e6cc:	4b36      	ldr	r3, [pc, #216]	@ (801e7a8 <i2c_PM_data_write+0x320>)
 801e6ce:	f8d3 36bc 	ldr.w	r3, [r3, #1724]	@ 0x6bc
 801e6d2:	ee07 3a90 	vmov	s15, r3
 801e6d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801e6da:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801e6de:	ee17 1a90 	vmov	r1, s15
 801e6e2:	20a4      	movs	r0, #164	@ 0xa4
 801e6e4:	f001 fab6 	bl	801fc54 <Write_I2C_long_Data>
 801e6e8:	4b2f      	ldr	r3, [pc, #188]	@ (801e7a8 <i2c_PM_data_write+0x320>)
 801e6ea:	f8d3 26bc 	ldr.w	r2, [r3, #1724]	@ 0x6bc
 801e6ee:	4b2b      	ldr	r3, [pc, #172]	@ (801e79c <i2c_PM_data_write+0x314>)
 801e6f0:	681b      	ldr	r3, [r3, #0]
 801e6f2:	4413      	add	r3, r2
 801e6f4:	4a29      	ldr	r2, [pc, #164]	@ (801e79c <i2c_PM_data_write+0x314>)
 801e6f6:	6013      	str	r3, [r2, #0]
	/*014*/wr_i2c_data_long(eep.RS485.Word_Length.val);
 801e6f8:	4b2b      	ldr	r3, [pc, #172]	@ (801e7a8 <i2c_PM_data_write+0x320>)
 801e6fa:	f8d3 36d4 	ldr.w	r3, [r3, #1748]	@ 0x6d4
 801e6fe:	ee07 3a90 	vmov	s15, r3
 801e702:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801e706:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801e70a:	ee17 1a90 	vmov	r1, s15
 801e70e:	20a4      	movs	r0, #164	@ 0xa4
 801e710:	f001 faa0 	bl	801fc54 <Write_I2C_long_Data>
 801e714:	4b24      	ldr	r3, [pc, #144]	@ (801e7a8 <i2c_PM_data_write+0x320>)
 801e716:	f8d3 26d4 	ldr.w	r2, [r3, #1748]	@ 0x6d4
 801e71a:	4b20      	ldr	r3, [pc, #128]	@ (801e79c <i2c_PM_data_write+0x314>)
 801e71c:	681b      	ldr	r3, [r3, #0]
 801e71e:	4413      	add	r3, r2
 801e720:	4a1e      	ldr	r2, [pc, #120]	@ (801e79c <i2c_PM_data_write+0x314>)
 801e722:	6013      	str	r3, [r2, #0]
	/*015*/wr_i2c_data_long(eep.RS485.Parity.val);
 801e724:	4b20      	ldr	r3, [pc, #128]	@ (801e7a8 <i2c_PM_data_write+0x320>)
 801e726:	f8d3 36ec 	ldr.w	r3, [r3, #1772]	@ 0x6ec
 801e72a:	ee07 3a90 	vmov	s15, r3
 801e72e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801e732:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801e736:	ee17 1a90 	vmov	r1, s15
 801e73a:	20a4      	movs	r0, #164	@ 0xa4
 801e73c:	f001 fa8a 	bl	801fc54 <Write_I2C_long_Data>
 801e740:	4b19      	ldr	r3, [pc, #100]	@ (801e7a8 <i2c_PM_data_write+0x320>)
 801e742:	f8d3 26ec 	ldr.w	r2, [r3, #1772]	@ 0x6ec
 801e746:	4b15      	ldr	r3, [pc, #84]	@ (801e79c <i2c_PM_data_write+0x314>)
 801e748:	681b      	ldr	r3, [r3, #0]
 801e74a:	4413      	add	r3, r2
 801e74c:	4a13      	ldr	r2, [pc, #76]	@ (801e79c <i2c_PM_data_write+0x314>)
 801e74e:	6013      	str	r3, [r2, #0]
	/*016*/wr_i2c_data_long(eep.RS485.Stop_Bit.val);
 801e750:	4b15      	ldr	r3, [pc, #84]	@ (801e7a8 <i2c_PM_data_write+0x320>)
 801e752:	f8d3 3704 	ldr.w	r3, [r3, #1796]	@ 0x704
 801e756:	ee07 3a90 	vmov	s15, r3
 801e75a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801e75e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801e762:	ee17 1a90 	vmov	r1, s15
 801e766:	20a4      	movs	r0, #164	@ 0xa4
 801e768:	f001 fa74 	bl	801fc54 <Write_I2C_long_Data>
 801e76c:	4b0e      	ldr	r3, [pc, #56]	@ (801e7a8 <i2c_PM_data_write+0x320>)
 801e76e:	f8d3 2704 	ldr.w	r2, [r3, #1796]	@ 0x704
 801e772:	4b0a      	ldr	r3, [pc, #40]	@ (801e79c <i2c_PM_data_write+0x314>)
 801e774:	681b      	ldr	r3, [r3, #0]
 801e776:	4413      	add	r3, r2
 801e778:	4a08      	ldr	r2, [pc, #32]	@ (801e79c <i2c_PM_data_write+0x314>)
 801e77a:	6013      	str	r3, [r2, #0]
	/*017*/wr_i2c_data_long(eep.Set.Modbus_ID.val);
 801e77c:	4b0a      	ldr	r3, [pc, #40]	@ (801e7a8 <i2c_PM_data_write+0x320>)
 801e77e:	f8d3 38e4 	ldr.w	r3, [r3, #2276]	@ 0x8e4
 801e782:	ee07 3a90 	vmov	s15, r3
 801e786:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801e78a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801e78e:	ee17 1a90 	vmov	r1, s15
 801e792:	20a4      	movs	r0, #164	@ 0xa4
 801e794:	f001 fa5e 	bl	801fc54 <Write_I2C_long_Data>
 801e798:	e00c      	b.n	801e7b4 <i2c_PM_data_write+0x32c>
 801e79a:	bf00      	nop
 801e79c:	20001100 	.word	0x20001100
 801e7a0:	2000110c 	.word	0x2000110c
 801e7a4:	20001210 	.word	0x20001210
 801e7a8:	20001290 	.word	0x20001290
 801e7ac:	408f4000 	.word	0x408f4000
 801e7b0:	20001104 	.word	0x20001104
 801e7b4:	4b07      	ldr	r3, [pc, #28]	@ (801e7d4 <i2c_PM_data_write+0x34c>)
 801e7b6:	f8d3 28e4 	ldr.w	r2, [r3, #2276]	@ 0x8e4
 801e7ba:	4b07      	ldr	r3, [pc, #28]	@ (801e7d8 <i2c_PM_data_write+0x350>)
 801e7bc:	681b      	ldr	r3, [r3, #0]
 801e7be:	4413      	add	r3, r2
 801e7c0:	4a05      	ldr	r2, [pc, #20]	@ (801e7d8 <i2c_PM_data_write+0x350>)
 801e7c2:	6013      	str	r3, [r2, #0]

//	wr_ad_check_sum_new = tmp_wr_check_sum;
//	/*018*/wr_i2c_data_long(wr_ad_check_sum);

	i2c.eeprom.PM_write = 0;
 801e7c4:	4b05      	ldr	r3, [pc, #20]	@ (801e7dc <i2c_PM_data_write+0x354>)
 801e7c6:	2200      	movs	r2, #0
 801e7c8:	67da      	str	r2, [r3, #124]	@ 0x7c
//	I2C_WP1_HI();
}
 801e7ca:	bf00      	nop
 801e7cc:	3710      	adds	r7, #16
 801e7ce:	46bd      	mov	sp, r7
 801e7d0:	bd80      	pop	{r7, pc}
 801e7d2:	bf00      	nop
 801e7d4:	20001290 	.word	0x20001290
 801e7d8:	20001100 	.word	0x20001100
 801e7dc:	20001210 	.word	0x20001210

0801e7e0 <i2c_PM_data_read>:

void i2c_PM_data_read(unsigned int page)
{
 801e7e0:	b580      	push	{r7, lr}
 801e7e2:	b084      	sub	sp, #16
 801e7e4:	af00      	add	r7, sp, #0
 801e7e6:	6078      	str	r0, [r7, #4]
	// rd_i2c_data_long
	// Data Copy to dt, dt##_new, rd_Check_sum += dt##_new
	tmp_rd_check_sum = 0;
 801e7e8:	4baa      	ldr	r3, [pc, #680]	@ (801ea94 <i2c_PM_data_read+0x2b4>)
 801e7ea:	2200      	movs	r2, #0
 801e7ec:	601a      	str	r2, [r3, #0]
	rd_ad_check_sum = 0;
 801e7ee:	4baa      	ldr	r3, [pc, #680]	@ (801ea98 <i2c_PM_data_read+0x2b8>)
 801e7f0:	2200      	movs	r2, #0
 801e7f2:	601a      	str	r2, [r3, #0]

	i2c.eeprom.page = page;
 801e7f4:	4aa9      	ldr	r2, [pc, #676]	@ (801ea9c <i2c_PM_data_read+0x2bc>)
 801e7f6:	687b      	ldr	r3, [r7, #4]
 801e7f8:	6793      	str	r3, [r2, #120]	@ 0x78

	/*001*/rd_i2c_data_long(eep.V_Gain.AB.nscale);
 801e7fa:	20a4      	movs	r0, #164	@ 0xa4
 801e7fc:	f001 faa0 	bl	801fd40 <Read_I2C_long_Data>
 801e800:	4ba6      	ldr	r3, [pc, #664]	@ (801ea9c <i2c_PM_data_read+0x2bc>)
 801e802:	695b      	ldr	r3, [r3, #20]
 801e804:	461a      	mov	r2, r3
 801e806:	4ba6      	ldr	r3, [pc, #664]	@ (801eaa0 <i2c_PM_data_read+0x2c0>)
 801e808:	649a      	str	r2, [r3, #72]	@ 0x48
 801e80a:	4ba5      	ldr	r3, [pc, #660]	@ (801eaa0 <i2c_PM_data_read+0x2c0>)
 801e80c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801e80e:	4aa4      	ldr	r2, [pc, #656]	@ (801eaa0 <i2c_PM_data_read+0x2c0>)
 801e810:	64d3      	str	r3, [r2, #76]	@ 0x4c
 801e812:	4ba3      	ldr	r3, [pc, #652]	@ (801eaa0 <i2c_PM_data_read+0x2c0>)
 801e814:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801e816:	461a      	mov	r2, r3
 801e818:	4b9e      	ldr	r3, [pc, #632]	@ (801ea94 <i2c_PM_data_read+0x2b4>)
 801e81a:	681b      	ldr	r3, [r3, #0]
 801e81c:	4413      	add	r3, r2
 801e81e:	4a9d      	ldr	r2, [pc, #628]	@ (801ea94 <i2c_PM_data_read+0x2b4>)
 801e820:	6013      	str	r3, [r2, #0]
	/*002*/rd_i2c_data_long(eep.V_Gain.BC.nscale);
 801e822:	20a4      	movs	r0, #164	@ 0xa4
 801e824:	f001 fa8c 	bl	801fd40 <Read_I2C_long_Data>
 801e828:	4b9c      	ldr	r3, [pc, #624]	@ (801ea9c <i2c_PM_data_read+0x2bc>)
 801e82a:	695b      	ldr	r3, [r3, #20]
 801e82c:	461a      	mov	r2, r3
 801e82e:	4b9c      	ldr	r3, [pc, #624]	@ (801eaa0 <i2c_PM_data_read+0x2c0>)
 801e830:	661a      	str	r2, [r3, #96]	@ 0x60
 801e832:	4b9b      	ldr	r3, [pc, #620]	@ (801eaa0 <i2c_PM_data_read+0x2c0>)
 801e834:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801e836:	4a9a      	ldr	r2, [pc, #616]	@ (801eaa0 <i2c_PM_data_read+0x2c0>)
 801e838:	6653      	str	r3, [r2, #100]	@ 0x64
 801e83a:	4b99      	ldr	r3, [pc, #612]	@ (801eaa0 <i2c_PM_data_read+0x2c0>)
 801e83c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801e83e:	461a      	mov	r2, r3
 801e840:	4b94      	ldr	r3, [pc, #592]	@ (801ea94 <i2c_PM_data_read+0x2b4>)
 801e842:	681b      	ldr	r3, [r3, #0]
 801e844:	4413      	add	r3, r2
 801e846:	4a93      	ldr	r2, [pc, #588]	@ (801ea94 <i2c_PM_data_read+0x2b4>)
 801e848:	6013      	str	r3, [r2, #0]
	/*003*/rd_i2c_data_long(eep.V_Gain.CA.nscale);
 801e84a:	20a4      	movs	r0, #164	@ 0xa4
 801e84c:	f001 fa78 	bl	801fd40 <Read_I2C_long_Data>
 801e850:	4b92      	ldr	r3, [pc, #584]	@ (801ea9c <i2c_PM_data_read+0x2bc>)
 801e852:	695b      	ldr	r3, [r3, #20]
 801e854:	461a      	mov	r2, r3
 801e856:	4b92      	ldr	r3, [pc, #584]	@ (801eaa0 <i2c_PM_data_read+0x2c0>)
 801e858:	679a      	str	r2, [r3, #120]	@ 0x78
 801e85a:	4b91      	ldr	r3, [pc, #580]	@ (801eaa0 <i2c_PM_data_read+0x2c0>)
 801e85c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801e85e:	4a90      	ldr	r2, [pc, #576]	@ (801eaa0 <i2c_PM_data_read+0x2c0>)
 801e860:	67d3      	str	r3, [r2, #124]	@ 0x7c
 801e862:	4b8f      	ldr	r3, [pc, #572]	@ (801eaa0 <i2c_PM_data_read+0x2c0>)
 801e864:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801e866:	461a      	mov	r2, r3
 801e868:	4b8a      	ldr	r3, [pc, #552]	@ (801ea94 <i2c_PM_data_read+0x2b4>)
 801e86a:	681b      	ldr	r3, [r3, #0]
 801e86c:	4413      	add	r3, r2
 801e86e:	4a89      	ldr	r2, [pc, #548]	@ (801ea94 <i2c_PM_data_read+0x2b4>)
 801e870:	6013      	str	r3, [r2, #0]
	/*004*/rd_i2c_data_long(eep.I_Gain.A.nscale);
 801e872:	20a4      	movs	r0, #164	@ 0xa4
 801e874:	f001 fa64 	bl	801fd40 <Read_I2C_long_Data>
 801e878:	4b88      	ldr	r3, [pc, #544]	@ (801ea9c <i2c_PM_data_read+0x2bc>)
 801e87a:	695b      	ldr	r3, [r3, #20]
 801e87c:	461a      	mov	r2, r3
 801e87e:	4b88      	ldr	r3, [pc, #544]	@ (801eaa0 <i2c_PM_data_read+0x2c0>)
 801e880:	f8c3 21c8 	str.w	r2, [r3, #456]	@ 0x1c8
 801e884:	4b86      	ldr	r3, [pc, #536]	@ (801eaa0 <i2c_PM_data_read+0x2c0>)
 801e886:	f8d3 31c8 	ldr.w	r3, [r3, #456]	@ 0x1c8
 801e88a:	4a85      	ldr	r2, [pc, #532]	@ (801eaa0 <i2c_PM_data_read+0x2c0>)
 801e88c:	f8c2 31cc 	str.w	r3, [r2, #460]	@ 0x1cc
 801e890:	4b83      	ldr	r3, [pc, #524]	@ (801eaa0 <i2c_PM_data_read+0x2c0>)
 801e892:	f8d3 31cc 	ldr.w	r3, [r3, #460]	@ 0x1cc
 801e896:	461a      	mov	r2, r3
 801e898:	4b7e      	ldr	r3, [pc, #504]	@ (801ea94 <i2c_PM_data_read+0x2b4>)
 801e89a:	681b      	ldr	r3, [r3, #0]
 801e89c:	4413      	add	r3, r2
 801e89e:	4a7d      	ldr	r2, [pc, #500]	@ (801ea94 <i2c_PM_data_read+0x2b4>)
 801e8a0:	6013      	str	r3, [r2, #0]
	/*005*/rd_i2c_data_Bgain(eep.I_Gain.B.fscale);
 801e8a2:	20a4      	movs	r0, #164	@ 0xa4
 801e8a4:	f001 fa4c 	bl	801fd40 <Read_I2C_long_Data>
 801e8a8:	4b7c      	ldr	r3, [pc, #496]	@ (801ea9c <i2c_PM_data_read+0x2bc>)
 801e8aa:	695b      	ldr	r3, [r3, #20]
 801e8ac:	60fb      	str	r3, [r7, #12]
 801e8ae:	68f8      	ldr	r0, [r7, #12]
 801e8b0:	f7e1 ff6e 	bl	8000790 <__aeabi_i2d>
 801e8b4:	f04f 0200 	mov.w	r2, #0
 801e8b8:	4b7a      	ldr	r3, [pc, #488]	@ (801eaa4 <i2c_PM_data_read+0x2c4>)
 801e8ba:	f7e2 f8fd 	bl	8000ab8 <__aeabi_ddiv>
 801e8be:	4602      	mov	r2, r0
 801e8c0:	460b      	mov	r3, r1
 801e8c2:	4610      	mov	r0, r2
 801e8c4:	4619      	mov	r1, r3
 801e8c6:	f7e2 fac5 	bl	8000e54 <__aeabi_d2f>
 801e8ca:	4603      	mov	r3, r0
 801e8cc:	4a74      	ldr	r2, [pc, #464]	@ (801eaa0 <i2c_PM_data_read+0x2c0>)
 801e8ce:	f8c2 31ec 	str.w	r3, [r2, #492]	@ 0x1ec
 801e8d2:	4b73      	ldr	r3, [pc, #460]	@ (801eaa0 <i2c_PM_data_read+0x2c0>)
 801e8d4:	f8d3 31ec 	ldr.w	r3, [r3, #492]	@ 0x1ec
 801e8d8:	4a71      	ldr	r2, [pc, #452]	@ (801eaa0 <i2c_PM_data_read+0x2c0>)
 801e8da:	f8c2 31e8 	str.w	r3, [r2, #488]	@ 0x1e8
 801e8de:	4b6d      	ldr	r3, [pc, #436]	@ (801ea94 <i2c_PM_data_read+0x2b4>)
 801e8e0:	681a      	ldr	r2, [r3, #0]
 801e8e2:	68fb      	ldr	r3, [r7, #12]
 801e8e4:	4413      	add	r3, r2
 801e8e6:	4a6b      	ldr	r2, [pc, #428]	@ (801ea94 <i2c_PM_data_read+0x2b4>)
 801e8e8:	6013      	str	r3, [r2, #0]
	/*006*/rd_i2c_data_long(eep.I_Gain.C.nscale);
 801e8ea:	20a4      	movs	r0, #164	@ 0xa4
 801e8ec:	f001 fa28 	bl	801fd40 <Read_I2C_long_Data>
 801e8f0:	4b6a      	ldr	r3, [pc, #424]	@ (801ea9c <i2c_PM_data_read+0x2bc>)
 801e8f2:	695b      	ldr	r3, [r3, #20]
 801e8f4:	461a      	mov	r2, r3
 801e8f6:	4b6a      	ldr	r3, [pc, #424]	@ (801eaa0 <i2c_PM_data_read+0x2c0>)
 801e8f8:	f8c3 21f8 	str.w	r2, [r3, #504]	@ 0x1f8
 801e8fc:	4b68      	ldr	r3, [pc, #416]	@ (801eaa0 <i2c_PM_data_read+0x2c0>)
 801e8fe:	f8d3 31f8 	ldr.w	r3, [r3, #504]	@ 0x1f8
 801e902:	4a67      	ldr	r2, [pc, #412]	@ (801eaa0 <i2c_PM_data_read+0x2c0>)
 801e904:	f8c2 31fc 	str.w	r3, [r2, #508]	@ 0x1fc
 801e908:	4b65      	ldr	r3, [pc, #404]	@ (801eaa0 <i2c_PM_data_read+0x2c0>)
 801e90a:	f8d3 31fc 	ldr.w	r3, [r3, #508]	@ 0x1fc
 801e90e:	461a      	mov	r2, r3
 801e910:	4b60      	ldr	r3, [pc, #384]	@ (801ea94 <i2c_PM_data_read+0x2b4>)
 801e912:	681b      	ldr	r3, [r3, #0]
 801e914:	4413      	add	r3, r2
 801e916:	4a5f      	ldr	r2, [pc, #380]	@ (801ea94 <i2c_PM_data_read+0x2b4>)
 801e918:	6013      	str	r3, [r2, #0]
	/*007*/rd_i2c_data_long(eep.Set.Frequency.val);
 801e91a:	20a4      	movs	r0, #164	@ 0xa4
 801e91c:	f001 fa10 	bl	801fd40 <Read_I2C_long_Data>
 801e920:	4b5e      	ldr	r3, [pc, #376]	@ (801ea9c <i2c_PM_data_read+0x2bc>)
 801e922:	695b      	ldr	r3, [r3, #20]
 801e924:	4a5e      	ldr	r2, [pc, #376]	@ (801eaa0 <i2c_PM_data_read+0x2c0>)
 801e926:	f8c2 3820 	str.w	r3, [r2, #2080]	@ 0x820
 801e92a:	4b5d      	ldr	r3, [pc, #372]	@ (801eaa0 <i2c_PM_data_read+0x2c0>)
 801e92c:	f8d3 3820 	ldr.w	r3, [r3, #2080]	@ 0x820
 801e930:	4a5b      	ldr	r2, [pc, #364]	@ (801eaa0 <i2c_PM_data_read+0x2c0>)
 801e932:	f8c2 3824 	str.w	r3, [r2, #2084]	@ 0x824
 801e936:	4b5a      	ldr	r3, [pc, #360]	@ (801eaa0 <i2c_PM_data_read+0x2c0>)
 801e938:	f8d3 2824 	ldr.w	r2, [r3, #2084]	@ 0x824
 801e93c:	4b55      	ldr	r3, [pc, #340]	@ (801ea94 <i2c_PM_data_read+0x2b4>)
 801e93e:	681b      	ldr	r3, [r3, #0]
 801e940:	4413      	add	r3, r2
 801e942:	4a54      	ldr	r2, [pc, #336]	@ (801ea94 <i2c_PM_data_read+0x2b4>)
 801e944:	6013      	str	r3, [r2, #0]
	/*008*/rd_i2c_data_long(eep.CT.Num.val);
 801e946:	20a4      	movs	r0, #164	@ 0xa4
 801e948:	f001 f9fa 	bl	801fd40 <Read_I2C_long_Data>
 801e94c:	4b53      	ldr	r3, [pc, #332]	@ (801ea9c <i2c_PM_data_read+0x2bc>)
 801e94e:	695b      	ldr	r3, [r3, #20]
 801e950:	4a53      	ldr	r2, [pc, #332]	@ (801eaa0 <i2c_PM_data_read+0x2c0>)
 801e952:	f8c2 3460 	str.w	r3, [r2, #1120]	@ 0x460
 801e956:	4b52      	ldr	r3, [pc, #328]	@ (801eaa0 <i2c_PM_data_read+0x2c0>)
 801e958:	f8d3 3460 	ldr.w	r3, [r3, #1120]	@ 0x460
 801e95c:	4a50      	ldr	r2, [pc, #320]	@ (801eaa0 <i2c_PM_data_read+0x2c0>)
 801e95e:	f8c2 3464 	str.w	r3, [r2, #1124]	@ 0x464
 801e962:	4b4f      	ldr	r3, [pc, #316]	@ (801eaa0 <i2c_PM_data_read+0x2c0>)
 801e964:	f8d3 2464 	ldr.w	r2, [r3, #1124]	@ 0x464
 801e968:	4b4a      	ldr	r3, [pc, #296]	@ (801ea94 <i2c_PM_data_read+0x2b4>)
 801e96a:	681b      	ldr	r3, [r3, #0]
 801e96c:	4413      	add	r3, r2
 801e96e:	4a49      	ldr	r2, [pc, #292]	@ (801ea94 <i2c_PM_data_read+0x2b4>)
 801e970:	6013      	str	r3, [r2, #0]
	/*009*/rd_i2c_data_long(eep.CT.Primary.val);
 801e972:	20a4      	movs	r0, #164	@ 0xa4
 801e974:	f001 f9e4 	bl	801fd40 <Read_I2C_long_Data>
 801e978:	4b48      	ldr	r3, [pc, #288]	@ (801ea9c <i2c_PM_data_read+0x2bc>)
 801e97a:	695b      	ldr	r3, [r3, #20]
 801e97c:	4a48      	ldr	r2, [pc, #288]	@ (801eaa0 <i2c_PM_data_read+0x2c0>)
 801e97e:	f8c2 3430 	str.w	r3, [r2, #1072]	@ 0x430
 801e982:	4b47      	ldr	r3, [pc, #284]	@ (801eaa0 <i2c_PM_data_read+0x2c0>)
 801e984:	f8d3 3430 	ldr.w	r3, [r3, #1072]	@ 0x430
 801e988:	4a45      	ldr	r2, [pc, #276]	@ (801eaa0 <i2c_PM_data_read+0x2c0>)
 801e98a:	f8c2 3434 	str.w	r3, [r2, #1076]	@ 0x434
 801e98e:	4b44      	ldr	r3, [pc, #272]	@ (801eaa0 <i2c_PM_data_read+0x2c0>)
 801e990:	f8d3 2434 	ldr.w	r2, [r3, #1076]	@ 0x434
 801e994:	4b3f      	ldr	r3, [pc, #252]	@ (801ea94 <i2c_PM_data_read+0x2b4>)
 801e996:	681b      	ldr	r3, [r3, #0]
 801e998:	4413      	add	r3, r2
 801e99a:	4a3e      	ldr	r2, [pc, #248]	@ (801ea94 <i2c_PM_data_read+0x2b4>)
 801e99c:	6013      	str	r3, [r2, #0]
	/*010*/rd_i2c_data_long(eep.CT.Secondary.val);
 801e99e:	20a4      	movs	r0, #164	@ 0xa4
 801e9a0:	f001 f9ce 	bl	801fd40 <Read_I2C_long_Data>
 801e9a4:	4b3d      	ldr	r3, [pc, #244]	@ (801ea9c <i2c_PM_data_read+0x2bc>)
 801e9a6:	695b      	ldr	r3, [r3, #20]
 801e9a8:	4a3d      	ldr	r2, [pc, #244]	@ (801eaa0 <i2c_PM_data_read+0x2c0>)
 801e9aa:	f8c2 3448 	str.w	r3, [r2, #1096]	@ 0x448
 801e9ae:	4b3c      	ldr	r3, [pc, #240]	@ (801eaa0 <i2c_PM_data_read+0x2c0>)
 801e9b0:	f8d3 3448 	ldr.w	r3, [r3, #1096]	@ 0x448
 801e9b4:	4a3a      	ldr	r2, [pc, #232]	@ (801eaa0 <i2c_PM_data_read+0x2c0>)
 801e9b6:	f8c2 344c 	str.w	r3, [r2, #1100]	@ 0x44c
 801e9ba:	4b39      	ldr	r3, [pc, #228]	@ (801eaa0 <i2c_PM_data_read+0x2c0>)
 801e9bc:	f8d3 244c 	ldr.w	r2, [r3, #1100]	@ 0x44c
 801e9c0:	4b34      	ldr	r3, [pc, #208]	@ (801ea94 <i2c_PM_data_read+0x2b4>)
 801e9c2:	681b      	ldr	r3, [r3, #0]
 801e9c4:	4413      	add	r3, r2
 801e9c6:	4a33      	ldr	r2, [pc, #204]	@ (801ea94 <i2c_PM_data_read+0x2b4>)
 801e9c8:	6013      	str	r3, [r2, #0]
	/*011*/rd_i2c_data_long(eep.CT.Ratio.val);
 801e9ca:	20a4      	movs	r0, #164	@ 0xa4
 801e9cc:	f001 f9b8 	bl	801fd40 <Read_I2C_long_Data>
 801e9d0:	4b32      	ldr	r3, [pc, #200]	@ (801ea9c <i2c_PM_data_read+0x2bc>)
 801e9d2:	695b      	ldr	r3, [r3, #20]
 801e9d4:	4a32      	ldr	r2, [pc, #200]	@ (801eaa0 <i2c_PM_data_read+0x2c0>)
 801e9d6:	f8c2 3478 	str.w	r3, [r2, #1144]	@ 0x478
 801e9da:	4b31      	ldr	r3, [pc, #196]	@ (801eaa0 <i2c_PM_data_read+0x2c0>)
 801e9dc:	f8d3 3478 	ldr.w	r3, [r3, #1144]	@ 0x478
 801e9e0:	4a2f      	ldr	r2, [pc, #188]	@ (801eaa0 <i2c_PM_data_read+0x2c0>)
 801e9e2:	f8c2 347c 	str.w	r3, [r2, #1148]	@ 0x47c
 801e9e6:	4b2e      	ldr	r3, [pc, #184]	@ (801eaa0 <i2c_PM_data_read+0x2c0>)
 801e9e8:	f8d3 247c 	ldr.w	r2, [r3, #1148]	@ 0x47c
 801e9ec:	4b29      	ldr	r3, [pc, #164]	@ (801ea94 <i2c_PM_data_read+0x2b4>)
 801e9ee:	681b      	ldr	r3, [r3, #0]
 801e9f0:	4413      	add	r3, r2
 801e9f2:	4a28      	ldr	r2, [pc, #160]	@ (801ea94 <i2c_PM_data_read+0x2b4>)
 801e9f4:	6013      	str	r3, [r2, #0]
	/*012*/rd_i2c_data_long(eep.Set.I_rated.val);
 801e9f6:	20a4      	movs	r0, #164	@ 0xa4
 801e9f8:	f001 f9a2 	bl	801fd40 <Read_I2C_long_Data>
 801e9fc:	4b27      	ldr	r3, [pc, #156]	@ (801ea9c <i2c_PM_data_read+0x2bc>)
 801e9fe:	695b      	ldr	r3, [r3, #20]
 801ea00:	4a27      	ldr	r2, [pc, #156]	@ (801eaa0 <i2c_PM_data_read+0x2c0>)
 801ea02:	f8c2 3850 	str.w	r3, [r2, #2128]	@ 0x850
 801ea06:	4b26      	ldr	r3, [pc, #152]	@ (801eaa0 <i2c_PM_data_read+0x2c0>)
 801ea08:	f8d3 3850 	ldr.w	r3, [r3, #2128]	@ 0x850
 801ea0c:	4a24      	ldr	r2, [pc, #144]	@ (801eaa0 <i2c_PM_data_read+0x2c0>)
 801ea0e:	f8c2 3854 	str.w	r3, [r2, #2132]	@ 0x854
 801ea12:	4b23      	ldr	r3, [pc, #140]	@ (801eaa0 <i2c_PM_data_read+0x2c0>)
 801ea14:	f8d3 2854 	ldr.w	r2, [r3, #2132]	@ 0x854
 801ea18:	4b1e      	ldr	r3, [pc, #120]	@ (801ea94 <i2c_PM_data_read+0x2b4>)
 801ea1a:	681b      	ldr	r3, [r3, #0]
 801ea1c:	4413      	add	r3, r2
 801ea1e:	4a1d      	ldr	r2, [pc, #116]	@ (801ea94 <i2c_PM_data_read+0x2b4>)
 801ea20:	6013      	str	r3, [r2, #0]
	/*013*/rd_i2c_data_long(eep.RS485.BaudRate.val);
 801ea22:	20a4      	movs	r0, #164	@ 0xa4
 801ea24:	f001 f98c 	bl	801fd40 <Read_I2C_long_Data>
 801ea28:	4b1c      	ldr	r3, [pc, #112]	@ (801ea9c <i2c_PM_data_read+0x2bc>)
 801ea2a:	695b      	ldr	r3, [r3, #20]
 801ea2c:	4a1c      	ldr	r2, [pc, #112]	@ (801eaa0 <i2c_PM_data_read+0x2c0>)
 801ea2e:	f8c2 36b8 	str.w	r3, [r2, #1720]	@ 0x6b8
 801ea32:	4b1b      	ldr	r3, [pc, #108]	@ (801eaa0 <i2c_PM_data_read+0x2c0>)
 801ea34:	f8d3 36b8 	ldr.w	r3, [r3, #1720]	@ 0x6b8
 801ea38:	4a19      	ldr	r2, [pc, #100]	@ (801eaa0 <i2c_PM_data_read+0x2c0>)
 801ea3a:	f8c2 36bc 	str.w	r3, [r2, #1724]	@ 0x6bc
 801ea3e:	4b18      	ldr	r3, [pc, #96]	@ (801eaa0 <i2c_PM_data_read+0x2c0>)
 801ea40:	f8d3 26bc 	ldr.w	r2, [r3, #1724]	@ 0x6bc
 801ea44:	4b13      	ldr	r3, [pc, #76]	@ (801ea94 <i2c_PM_data_read+0x2b4>)
 801ea46:	681b      	ldr	r3, [r3, #0]
 801ea48:	4413      	add	r3, r2
 801ea4a:	4a12      	ldr	r2, [pc, #72]	@ (801ea94 <i2c_PM_data_read+0x2b4>)
 801ea4c:	6013      	str	r3, [r2, #0]
	/*014*/rd_i2c_data_long(eep.RS485.Word_Length.val);
 801ea4e:	20a4      	movs	r0, #164	@ 0xa4
 801ea50:	f001 f976 	bl	801fd40 <Read_I2C_long_Data>
 801ea54:	4b11      	ldr	r3, [pc, #68]	@ (801ea9c <i2c_PM_data_read+0x2bc>)
 801ea56:	695b      	ldr	r3, [r3, #20]
 801ea58:	4a11      	ldr	r2, [pc, #68]	@ (801eaa0 <i2c_PM_data_read+0x2c0>)
 801ea5a:	f8c2 36d0 	str.w	r3, [r2, #1744]	@ 0x6d0
 801ea5e:	4b10      	ldr	r3, [pc, #64]	@ (801eaa0 <i2c_PM_data_read+0x2c0>)
 801ea60:	f8d3 36d0 	ldr.w	r3, [r3, #1744]	@ 0x6d0
 801ea64:	4a0e      	ldr	r2, [pc, #56]	@ (801eaa0 <i2c_PM_data_read+0x2c0>)
 801ea66:	f8c2 36d4 	str.w	r3, [r2, #1748]	@ 0x6d4
 801ea6a:	4b0d      	ldr	r3, [pc, #52]	@ (801eaa0 <i2c_PM_data_read+0x2c0>)
 801ea6c:	f8d3 26d4 	ldr.w	r2, [r3, #1748]	@ 0x6d4
 801ea70:	4b08      	ldr	r3, [pc, #32]	@ (801ea94 <i2c_PM_data_read+0x2b4>)
 801ea72:	681b      	ldr	r3, [r3, #0]
 801ea74:	4413      	add	r3, r2
 801ea76:	4a07      	ldr	r2, [pc, #28]	@ (801ea94 <i2c_PM_data_read+0x2b4>)
 801ea78:	6013      	str	r3, [r2, #0]
	/*015*/rd_i2c_data_long(eep.RS485.Parity.val);
 801ea7a:	20a4      	movs	r0, #164	@ 0xa4
 801ea7c:	f001 f960 	bl	801fd40 <Read_I2C_long_Data>
 801ea80:	4b06      	ldr	r3, [pc, #24]	@ (801ea9c <i2c_PM_data_read+0x2bc>)
 801ea82:	695b      	ldr	r3, [r3, #20]
 801ea84:	4a06      	ldr	r2, [pc, #24]	@ (801eaa0 <i2c_PM_data_read+0x2c0>)
 801ea86:	f8c2 36e8 	str.w	r3, [r2, #1768]	@ 0x6e8
 801ea8a:	4b05      	ldr	r3, [pc, #20]	@ (801eaa0 <i2c_PM_data_read+0x2c0>)
 801ea8c:	f8d3 36e8 	ldr.w	r3, [r3, #1768]	@ 0x6e8
 801ea90:	e00a      	b.n	801eaa8 <i2c_PM_data_read+0x2c8>
 801ea92:	bf00      	nop
 801ea94:	20001104 	.word	0x20001104
 801ea98:	20001110 	.word	0x20001110
 801ea9c:	20001210 	.word	0x20001210
 801eaa0:	20001290 	.word	0x20001290
 801eaa4:	408f4000 	.word	0x408f4000
 801eaa8:	4a1d      	ldr	r2, [pc, #116]	@ (801eb20 <i2c_PM_data_read+0x340>)
 801eaaa:	f8c2 36ec 	str.w	r3, [r2, #1772]	@ 0x6ec
 801eaae:	4b1c      	ldr	r3, [pc, #112]	@ (801eb20 <i2c_PM_data_read+0x340>)
 801eab0:	f8d3 26ec 	ldr.w	r2, [r3, #1772]	@ 0x6ec
 801eab4:	4b1b      	ldr	r3, [pc, #108]	@ (801eb24 <i2c_PM_data_read+0x344>)
 801eab6:	681b      	ldr	r3, [r3, #0]
 801eab8:	4413      	add	r3, r2
 801eaba:	4a1a      	ldr	r2, [pc, #104]	@ (801eb24 <i2c_PM_data_read+0x344>)
 801eabc:	6013      	str	r3, [r2, #0]
	/*016*/rd_i2c_data_long(eep.RS485.Stop_Bit.val);
 801eabe:	20a4      	movs	r0, #164	@ 0xa4
 801eac0:	f001 f93e 	bl	801fd40 <Read_I2C_long_Data>
 801eac4:	4b18      	ldr	r3, [pc, #96]	@ (801eb28 <i2c_PM_data_read+0x348>)
 801eac6:	695b      	ldr	r3, [r3, #20]
 801eac8:	4a15      	ldr	r2, [pc, #84]	@ (801eb20 <i2c_PM_data_read+0x340>)
 801eaca:	f8c2 3700 	str.w	r3, [r2, #1792]	@ 0x700
 801eace:	4b14      	ldr	r3, [pc, #80]	@ (801eb20 <i2c_PM_data_read+0x340>)
 801ead0:	f8d3 3700 	ldr.w	r3, [r3, #1792]	@ 0x700
 801ead4:	4a12      	ldr	r2, [pc, #72]	@ (801eb20 <i2c_PM_data_read+0x340>)
 801ead6:	f8c2 3704 	str.w	r3, [r2, #1796]	@ 0x704
 801eada:	4b11      	ldr	r3, [pc, #68]	@ (801eb20 <i2c_PM_data_read+0x340>)
 801eadc:	f8d3 2704 	ldr.w	r2, [r3, #1796]	@ 0x704
 801eae0:	4b10      	ldr	r3, [pc, #64]	@ (801eb24 <i2c_PM_data_read+0x344>)
 801eae2:	681b      	ldr	r3, [r3, #0]
 801eae4:	4413      	add	r3, r2
 801eae6:	4a0f      	ldr	r2, [pc, #60]	@ (801eb24 <i2c_PM_data_read+0x344>)
 801eae8:	6013      	str	r3, [r2, #0]
	/*017*/rd_i2c_data_long(eep.Set.Modbus_ID.val);
 801eaea:	20a4      	movs	r0, #164	@ 0xa4
 801eaec:	f001 f928 	bl	801fd40 <Read_I2C_long_Data>
 801eaf0:	4b0d      	ldr	r3, [pc, #52]	@ (801eb28 <i2c_PM_data_read+0x348>)
 801eaf2:	695b      	ldr	r3, [r3, #20]
 801eaf4:	4a0a      	ldr	r2, [pc, #40]	@ (801eb20 <i2c_PM_data_read+0x340>)
 801eaf6:	f8c2 38e0 	str.w	r3, [r2, #2272]	@ 0x8e0
 801eafa:	4b09      	ldr	r3, [pc, #36]	@ (801eb20 <i2c_PM_data_read+0x340>)
 801eafc:	f8d3 38e0 	ldr.w	r3, [r3, #2272]	@ 0x8e0
 801eb00:	4a07      	ldr	r2, [pc, #28]	@ (801eb20 <i2c_PM_data_read+0x340>)
 801eb02:	f8c2 38e4 	str.w	r3, [r2, #2276]	@ 0x8e4
 801eb06:	4b06      	ldr	r3, [pc, #24]	@ (801eb20 <i2c_PM_data_read+0x340>)
 801eb08:	f8d3 28e4 	ldr.w	r2, [r3, #2276]	@ 0x8e4
 801eb0c:	4b05      	ldr	r3, [pc, #20]	@ (801eb24 <i2c_PM_data_read+0x344>)
 801eb0e:	681b      	ldr	r3, [r3, #0]
 801eb10:	4413      	add	r3, r2
 801eb12:	4a04      	ldr	r2, [pc, #16]	@ (801eb24 <i2c_PM_data_read+0x344>)
 801eb14:	6013      	str	r3, [r2, #0]
//	if(rd_ad_check_sum != wr_ad_check_sum)
//	{
//		//  
//	}

}
 801eb16:	bf00      	nop
 801eb18:	3710      	adds	r7, #16
 801eb1a:	46bd      	mov	sp, r7
 801eb1c:	bd80      	pop	{r7, pc}
 801eb1e:	bf00      	nop
 801eb20:	20001290 	.word	0x20001290
 801eb24:	20001104 	.word	0x20001104
 801eb28:	20001210 	.word	0x20001210

0801eb2c <Check_I2C_Data>:

void Check_I2C_Data(void)
{
 801eb2c:	b480      	push	{r7}
 801eb2e:	af00      	add	r7, sp, #0
	// ck_i2c_ad_data
	// if(dt##_new != dt) -> dt = dt##_new, EEPROM  write

	if(eep.CT.Ratio.val != eep.CT.Primary.val / eep.CT.Secondary.val){
 801eb30:	4b6f      	ldr	r3, [pc, #444]	@ (801ecf0 <Check_I2C_Data+0x1c4>)
 801eb32:	f8d3 2478 	ldr.w	r2, [r3, #1144]	@ 0x478
 801eb36:	4b6e      	ldr	r3, [pc, #440]	@ (801ecf0 <Check_I2C_Data+0x1c4>)
 801eb38:	f8d3 1430 	ldr.w	r1, [r3, #1072]	@ 0x430
 801eb3c:	4b6c      	ldr	r3, [pc, #432]	@ (801ecf0 <Check_I2C_Data+0x1c4>)
 801eb3e:	f8d3 3448 	ldr.w	r3, [r3, #1096]	@ 0x448
 801eb42:	fbb1 f3f3 	udiv	r3, r1, r3
 801eb46:	429a      	cmp	r2, r3
 801eb48:	d00a      	beq.n	801eb60 <Check_I2C_Data+0x34>
		eep.CT.Ratio.val_new = eep.CT.Primary.val / eep.CT.Secondary.val;
 801eb4a:	4b69      	ldr	r3, [pc, #420]	@ (801ecf0 <Check_I2C_Data+0x1c4>)
 801eb4c:	f8d3 2430 	ldr.w	r2, [r3, #1072]	@ 0x430
 801eb50:	4b67      	ldr	r3, [pc, #412]	@ (801ecf0 <Check_I2C_Data+0x1c4>)
 801eb52:	f8d3 3448 	ldr.w	r3, [r3, #1096]	@ 0x448
 801eb56:	fbb2 f3f3 	udiv	r3, r2, r3
 801eb5a:	4a65      	ldr	r2, [pc, #404]	@ (801ecf0 <Check_I2C_Data+0x1c4>)
 801eb5c:	f8c2 347c 	str.w	r3, [r2, #1148]	@ 0x47c
	}

	//============== ad Data ======================
	/*001*/ck_i2c_ad_data(eep.V_Gain.AB.nscale);
 801eb60:	4b63      	ldr	r3, [pc, #396]	@ (801ecf0 <Check_I2C_Data+0x1c4>)
 801eb62:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 801eb64:	4b62      	ldr	r3, [pc, #392]	@ (801ecf0 <Check_I2C_Data+0x1c4>)
 801eb66:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801eb68:	429a      	cmp	r2, r3
 801eb6a:	d002      	beq.n	801eb72 <Check_I2C_Data+0x46>
 801eb6c:	4b61      	ldr	r3, [pc, #388]	@ (801ecf4 <Check_I2C_Data+0x1c8>)
 801eb6e:	2201      	movs	r2, #1
 801eb70:	67da      	str	r2, [r3, #124]	@ 0x7c
	/*002*/ck_i2c_ad_data(eep.V_Gain.BC.nscale);
 801eb72:	4b5f      	ldr	r3, [pc, #380]	@ (801ecf0 <Check_I2C_Data+0x1c4>)
 801eb74:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 801eb76:	4b5e      	ldr	r3, [pc, #376]	@ (801ecf0 <Check_I2C_Data+0x1c4>)
 801eb78:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801eb7a:	429a      	cmp	r2, r3
 801eb7c:	d002      	beq.n	801eb84 <Check_I2C_Data+0x58>
 801eb7e:	4b5d      	ldr	r3, [pc, #372]	@ (801ecf4 <Check_I2C_Data+0x1c8>)
 801eb80:	2201      	movs	r2, #1
 801eb82:	67da      	str	r2, [r3, #124]	@ 0x7c
	/*003*/ck_i2c_ad_data(eep.V_Gain.CA.nscale);
 801eb84:	4b5a      	ldr	r3, [pc, #360]	@ (801ecf0 <Check_I2C_Data+0x1c4>)
 801eb86:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 801eb88:	4b59      	ldr	r3, [pc, #356]	@ (801ecf0 <Check_I2C_Data+0x1c4>)
 801eb8a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801eb8c:	429a      	cmp	r2, r3
 801eb8e:	d002      	beq.n	801eb96 <Check_I2C_Data+0x6a>
 801eb90:	4b58      	ldr	r3, [pc, #352]	@ (801ecf4 <Check_I2C_Data+0x1c8>)
 801eb92:	2201      	movs	r2, #1
 801eb94:	67da      	str	r2, [r3, #124]	@ 0x7c
	/*004*/ck_i2c_ad_data(eep.I_Gain.A.nscale);
 801eb96:	4b56      	ldr	r3, [pc, #344]	@ (801ecf0 <Check_I2C_Data+0x1c4>)
 801eb98:	f8d3 21cc 	ldr.w	r2, [r3, #460]	@ 0x1cc
 801eb9c:	4b54      	ldr	r3, [pc, #336]	@ (801ecf0 <Check_I2C_Data+0x1c4>)
 801eb9e:	f8d3 31c8 	ldr.w	r3, [r3, #456]	@ 0x1c8
 801eba2:	429a      	cmp	r2, r3
 801eba4:	d002      	beq.n	801ebac <Check_I2C_Data+0x80>
 801eba6:	4b53      	ldr	r3, [pc, #332]	@ (801ecf4 <Check_I2C_Data+0x1c8>)
 801eba8:	2201      	movs	r2, #1
 801ebaa:	67da      	str	r2, [r3, #124]	@ 0x7c
	/*005*/ck_i2c_ad_data(eep.I_Gain.B.fscale);
 801ebac:	4b50      	ldr	r3, [pc, #320]	@ (801ecf0 <Check_I2C_Data+0x1c4>)
 801ebae:	ed93 7a7b 	vldr	s14, [r3, #492]	@ 0x1ec
 801ebb2:	4b4f      	ldr	r3, [pc, #316]	@ (801ecf0 <Check_I2C_Data+0x1c4>)
 801ebb4:	edd3 7a7a 	vldr	s15, [r3, #488]	@ 0x1e8
 801ebb8:	eeb4 7a67 	vcmp.f32	s14, s15
 801ebbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801ebc0:	d002      	beq.n	801ebc8 <Check_I2C_Data+0x9c>
 801ebc2:	4b4c      	ldr	r3, [pc, #304]	@ (801ecf4 <Check_I2C_Data+0x1c8>)
 801ebc4:	2201      	movs	r2, #1
 801ebc6:	67da      	str	r2, [r3, #124]	@ 0x7c
	/*006*/ck_i2c_ad_data(eep.I_Gain.C.nscale);
 801ebc8:	4b49      	ldr	r3, [pc, #292]	@ (801ecf0 <Check_I2C_Data+0x1c4>)
 801ebca:	f8d3 21fc 	ldr.w	r2, [r3, #508]	@ 0x1fc
 801ebce:	4b48      	ldr	r3, [pc, #288]	@ (801ecf0 <Check_I2C_Data+0x1c4>)
 801ebd0:	f8d3 31f8 	ldr.w	r3, [r3, #504]	@ 0x1f8
 801ebd4:	429a      	cmp	r2, r3
 801ebd6:	d002      	beq.n	801ebde <Check_I2C_Data+0xb2>
 801ebd8:	4b46      	ldr	r3, [pc, #280]	@ (801ecf4 <Check_I2C_Data+0x1c8>)
 801ebda:	2201      	movs	r2, #1
 801ebdc:	67da      	str	r2, [r3, #124]	@ 0x7c
	/*007*/ck_i2c_ad_data(eep.Set.Frequency.val);
 801ebde:	4b44      	ldr	r3, [pc, #272]	@ (801ecf0 <Check_I2C_Data+0x1c4>)
 801ebe0:	f8d3 2824 	ldr.w	r2, [r3, #2084]	@ 0x824
 801ebe4:	4b42      	ldr	r3, [pc, #264]	@ (801ecf0 <Check_I2C_Data+0x1c4>)
 801ebe6:	f8d3 3820 	ldr.w	r3, [r3, #2080]	@ 0x820
 801ebea:	429a      	cmp	r2, r3
 801ebec:	d002      	beq.n	801ebf4 <Check_I2C_Data+0xc8>
 801ebee:	4b41      	ldr	r3, [pc, #260]	@ (801ecf4 <Check_I2C_Data+0x1c8>)
 801ebf0:	2201      	movs	r2, #1
 801ebf2:	67da      	str	r2, [r3, #124]	@ 0x7c
	/*008*/ck_i2c_ad_data(eep.CT.Num.val);
 801ebf4:	4b3e      	ldr	r3, [pc, #248]	@ (801ecf0 <Check_I2C_Data+0x1c4>)
 801ebf6:	f8d3 2464 	ldr.w	r2, [r3, #1124]	@ 0x464
 801ebfa:	4b3d      	ldr	r3, [pc, #244]	@ (801ecf0 <Check_I2C_Data+0x1c4>)
 801ebfc:	f8d3 3460 	ldr.w	r3, [r3, #1120]	@ 0x460
 801ec00:	429a      	cmp	r2, r3
 801ec02:	d002      	beq.n	801ec0a <Check_I2C_Data+0xde>
 801ec04:	4b3b      	ldr	r3, [pc, #236]	@ (801ecf4 <Check_I2C_Data+0x1c8>)
 801ec06:	2201      	movs	r2, #1
 801ec08:	67da      	str	r2, [r3, #124]	@ 0x7c
	/*009*/ck_i2c_ad_data(eep.CT.Primary.val);
 801ec0a:	4b39      	ldr	r3, [pc, #228]	@ (801ecf0 <Check_I2C_Data+0x1c4>)
 801ec0c:	f8d3 2434 	ldr.w	r2, [r3, #1076]	@ 0x434
 801ec10:	4b37      	ldr	r3, [pc, #220]	@ (801ecf0 <Check_I2C_Data+0x1c4>)
 801ec12:	f8d3 3430 	ldr.w	r3, [r3, #1072]	@ 0x430
 801ec16:	429a      	cmp	r2, r3
 801ec18:	d002      	beq.n	801ec20 <Check_I2C_Data+0xf4>
 801ec1a:	4b36      	ldr	r3, [pc, #216]	@ (801ecf4 <Check_I2C_Data+0x1c8>)
 801ec1c:	2201      	movs	r2, #1
 801ec1e:	67da      	str	r2, [r3, #124]	@ 0x7c
	/*010*/ck_i2c_ad_data(eep.CT.Secondary.val);
 801ec20:	4b33      	ldr	r3, [pc, #204]	@ (801ecf0 <Check_I2C_Data+0x1c4>)
 801ec22:	f8d3 244c 	ldr.w	r2, [r3, #1100]	@ 0x44c
 801ec26:	4b32      	ldr	r3, [pc, #200]	@ (801ecf0 <Check_I2C_Data+0x1c4>)
 801ec28:	f8d3 3448 	ldr.w	r3, [r3, #1096]	@ 0x448
 801ec2c:	429a      	cmp	r2, r3
 801ec2e:	d002      	beq.n	801ec36 <Check_I2C_Data+0x10a>
 801ec30:	4b30      	ldr	r3, [pc, #192]	@ (801ecf4 <Check_I2C_Data+0x1c8>)
 801ec32:	2201      	movs	r2, #1
 801ec34:	67da      	str	r2, [r3, #124]	@ 0x7c
	/*011*/ck_i2c_ad_data(eep.CT.Ratio.val);
 801ec36:	4b2e      	ldr	r3, [pc, #184]	@ (801ecf0 <Check_I2C_Data+0x1c4>)
 801ec38:	f8d3 247c 	ldr.w	r2, [r3, #1148]	@ 0x47c
 801ec3c:	4b2c      	ldr	r3, [pc, #176]	@ (801ecf0 <Check_I2C_Data+0x1c4>)
 801ec3e:	f8d3 3478 	ldr.w	r3, [r3, #1144]	@ 0x478
 801ec42:	429a      	cmp	r2, r3
 801ec44:	d002      	beq.n	801ec4c <Check_I2C_Data+0x120>
 801ec46:	4b2b      	ldr	r3, [pc, #172]	@ (801ecf4 <Check_I2C_Data+0x1c8>)
 801ec48:	2201      	movs	r2, #1
 801ec4a:	67da      	str	r2, [r3, #124]	@ 0x7c
	/*012*/ck_i2c_ad_data(eep.Set.I_rated.val);
 801ec4c:	4b28      	ldr	r3, [pc, #160]	@ (801ecf0 <Check_I2C_Data+0x1c4>)
 801ec4e:	f8d3 2854 	ldr.w	r2, [r3, #2132]	@ 0x854
 801ec52:	4b27      	ldr	r3, [pc, #156]	@ (801ecf0 <Check_I2C_Data+0x1c4>)
 801ec54:	f8d3 3850 	ldr.w	r3, [r3, #2128]	@ 0x850
 801ec58:	429a      	cmp	r2, r3
 801ec5a:	d002      	beq.n	801ec62 <Check_I2C_Data+0x136>
 801ec5c:	4b25      	ldr	r3, [pc, #148]	@ (801ecf4 <Check_I2C_Data+0x1c8>)
 801ec5e:	2201      	movs	r2, #1
 801ec60:	67da      	str	r2, [r3, #124]	@ 0x7c
	/*013*/ck_i2c_ad_data(eep.RS485.BaudRate.val);
 801ec62:	4b23      	ldr	r3, [pc, #140]	@ (801ecf0 <Check_I2C_Data+0x1c4>)
 801ec64:	f8d3 26bc 	ldr.w	r2, [r3, #1724]	@ 0x6bc
 801ec68:	4b21      	ldr	r3, [pc, #132]	@ (801ecf0 <Check_I2C_Data+0x1c4>)
 801ec6a:	f8d3 36b8 	ldr.w	r3, [r3, #1720]	@ 0x6b8
 801ec6e:	429a      	cmp	r2, r3
 801ec70:	d002      	beq.n	801ec78 <Check_I2C_Data+0x14c>
 801ec72:	4b20      	ldr	r3, [pc, #128]	@ (801ecf4 <Check_I2C_Data+0x1c8>)
 801ec74:	2201      	movs	r2, #1
 801ec76:	67da      	str	r2, [r3, #124]	@ 0x7c
	/*014*/ck_i2c_ad_data(eep.RS485.Word_Length.val);
 801ec78:	4b1d      	ldr	r3, [pc, #116]	@ (801ecf0 <Check_I2C_Data+0x1c4>)
 801ec7a:	f8d3 26d4 	ldr.w	r2, [r3, #1748]	@ 0x6d4
 801ec7e:	4b1c      	ldr	r3, [pc, #112]	@ (801ecf0 <Check_I2C_Data+0x1c4>)
 801ec80:	f8d3 36d0 	ldr.w	r3, [r3, #1744]	@ 0x6d0
 801ec84:	429a      	cmp	r2, r3
 801ec86:	d002      	beq.n	801ec8e <Check_I2C_Data+0x162>
 801ec88:	4b1a      	ldr	r3, [pc, #104]	@ (801ecf4 <Check_I2C_Data+0x1c8>)
 801ec8a:	2201      	movs	r2, #1
 801ec8c:	67da      	str	r2, [r3, #124]	@ 0x7c
	/*015*/ck_i2c_ad_data(eep.RS485.Parity.val);
 801ec8e:	4b18      	ldr	r3, [pc, #96]	@ (801ecf0 <Check_I2C_Data+0x1c4>)
 801ec90:	f8d3 26ec 	ldr.w	r2, [r3, #1772]	@ 0x6ec
 801ec94:	4b16      	ldr	r3, [pc, #88]	@ (801ecf0 <Check_I2C_Data+0x1c4>)
 801ec96:	f8d3 36e8 	ldr.w	r3, [r3, #1768]	@ 0x6e8
 801ec9a:	429a      	cmp	r2, r3
 801ec9c:	d002      	beq.n	801eca4 <Check_I2C_Data+0x178>
 801ec9e:	4b15      	ldr	r3, [pc, #84]	@ (801ecf4 <Check_I2C_Data+0x1c8>)
 801eca0:	2201      	movs	r2, #1
 801eca2:	67da      	str	r2, [r3, #124]	@ 0x7c
	/*016*/ck_i2c_ad_data(eep.RS485.Stop_Bit.val);
 801eca4:	4b12      	ldr	r3, [pc, #72]	@ (801ecf0 <Check_I2C_Data+0x1c4>)
 801eca6:	f8d3 2704 	ldr.w	r2, [r3, #1796]	@ 0x704
 801ecaa:	4b11      	ldr	r3, [pc, #68]	@ (801ecf0 <Check_I2C_Data+0x1c4>)
 801ecac:	f8d3 3700 	ldr.w	r3, [r3, #1792]	@ 0x700
 801ecb0:	429a      	cmp	r2, r3
 801ecb2:	d002      	beq.n	801ecba <Check_I2C_Data+0x18e>
 801ecb4:	4b0f      	ldr	r3, [pc, #60]	@ (801ecf4 <Check_I2C_Data+0x1c8>)
 801ecb6:	2201      	movs	r2, #1
 801ecb8:	67da      	str	r2, [r3, #124]	@ 0x7c
	/*017*/ck_i2c_ad_data(eep.Set.Modbus_ID.val);
 801ecba:	4b0d      	ldr	r3, [pc, #52]	@ (801ecf0 <Check_I2C_Data+0x1c4>)
 801ecbc:	f8d3 28e4 	ldr.w	r2, [r3, #2276]	@ 0x8e4
 801ecc0:	4b0b      	ldr	r3, [pc, #44]	@ (801ecf0 <Check_I2C_Data+0x1c4>)
 801ecc2:	f8d3 38e0 	ldr.w	r3, [r3, #2272]	@ 0x8e0
 801ecc6:	429a      	cmp	r2, r3
 801ecc8:	d002      	beq.n	801ecd0 <Check_I2C_Data+0x1a4>
 801ecca:	4b0a      	ldr	r3, [pc, #40]	@ (801ecf4 <Check_I2C_Data+0x1c8>)
 801eccc:	2201      	movs	r2, #1
 801ecce:	67da      	str	r2, [r3, #124]	@ 0x7c

	if(i2c.eeprom.PM_write==1)
 801ecd0:	4b08      	ldr	r3, [pc, #32]	@ (801ecf4 <Check_I2C_Data+0x1c8>)
 801ecd2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801ecd4:	2b01      	cmp	r3, #1
 801ecd6:	d102      	bne.n	801ecde <Check_I2C_Data+0x1b2>
	{
		i2c.eeprom.wr_access = 1;
 801ecd8:	4b06      	ldr	r3, [pc, #24]	@ (801ecf4 <Check_I2C_Data+0x1c8>)
 801ecda:	2201      	movs	r2, #1
 801ecdc:	605a      	str	r2, [r3, #4]
	}

	i2c_sys_init = 1;
 801ecde:	4b06      	ldr	r3, [pc, #24]	@ (801ecf8 <Check_I2C_Data+0x1cc>)
 801ece0:	2201      	movs	r2, #1
 801ece2:	701a      	strb	r2, [r3, #0]

}
 801ece4:	bf00      	nop
 801ece6:	46bd      	mov	sp, r7
 801ece8:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ecec:	4770      	bx	lr
 801ecee:	bf00      	nop
 801ecf0:	20001290 	.word	0x20001290
 801ecf4:	20001210 	.word	0x20001210
 801ecf8:	200010ec 	.word	0x200010ec

0801ecfc <i2c_data_init>:
void i2c_data_init(void)
{
 801ecfc:	b480      	push	{r7}
 801ecfe:	af00      	add	r7, sp, #0
	// st_i2c_data_float
	// dt##_new = value  --> Check_I2C_Data 
	/*001*/st_i2c_data_float(eep.V_Gain.AB.nscale, 0);
 801ed00:	4b23      	ldr	r3, [pc, #140]	@ (801ed90 <i2c_data_init+0x94>)
 801ed02:	2200      	movs	r2, #0
 801ed04:	64da      	str	r2, [r3, #76]	@ 0x4c
	/*002*/st_i2c_data_float(eep.V_Gain.BC.nscale, 0);
 801ed06:	4b22      	ldr	r3, [pc, #136]	@ (801ed90 <i2c_data_init+0x94>)
 801ed08:	2200      	movs	r2, #0
 801ed0a:	665a      	str	r2, [r3, #100]	@ 0x64
	/*003*/st_i2c_data_float(eep.V_Gain.CA.nscale, 0);
 801ed0c:	4b20      	ldr	r3, [pc, #128]	@ (801ed90 <i2c_data_init+0x94>)
 801ed0e:	2200      	movs	r2, #0
 801ed10:	67da      	str	r2, [r3, #124]	@ 0x7c
	/*004*/st_i2c_data_float(eep.I_Gain.A.nscale, 0);
 801ed12:	4b1f      	ldr	r3, [pc, #124]	@ (801ed90 <i2c_data_init+0x94>)
 801ed14:	2200      	movs	r2, #0
 801ed16:	f8c3 21cc 	str.w	r2, [r3, #460]	@ 0x1cc
	/*005*/st_i2c_data_float(eep.I_Gain.B.fscale, 1);
 801ed1a:	4b1d      	ldr	r3, [pc, #116]	@ (801ed90 <i2c_data_init+0x94>)
 801ed1c:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 801ed20:	f8c3 21ec 	str.w	r2, [r3, #492]	@ 0x1ec
	/*006*/st_i2c_data_float(eep.I_Gain.C.nscale, 0);
 801ed24:	4b1a      	ldr	r3, [pc, #104]	@ (801ed90 <i2c_data_init+0x94>)
 801ed26:	2200      	movs	r2, #0
 801ed28:	f8c3 21fc 	str.w	r2, [r3, #508]	@ 0x1fc
	/*007*/st_i2c_data_float(eep.Set.Frequency.val, 60);
 801ed2c:	4b18      	ldr	r3, [pc, #96]	@ (801ed90 <i2c_data_init+0x94>)
 801ed2e:	223c      	movs	r2, #60	@ 0x3c
 801ed30:	f8c3 2824 	str.w	r2, [r3, #2084]	@ 0x824
	/*008*/st_i2c_data_float(eep.CT.Num.val, 2);
 801ed34:	4b16      	ldr	r3, [pc, #88]	@ (801ed90 <i2c_data_init+0x94>)
 801ed36:	2202      	movs	r2, #2
 801ed38:	f8c3 2464 	str.w	r2, [r3, #1124]	@ 0x464
	/*009*/st_i2c_data_float(eep.CT.Primary.val, 50);
 801ed3c:	4b14      	ldr	r3, [pc, #80]	@ (801ed90 <i2c_data_init+0x94>)
 801ed3e:	2232      	movs	r2, #50	@ 0x32
 801ed40:	f8c3 2434 	str.w	r2, [r3, #1076]	@ 0x434
	/*010*/st_i2c_data_float(eep.CT.Secondary.val, 5);
 801ed44:	4b12      	ldr	r3, [pc, #72]	@ (801ed90 <i2c_data_init+0x94>)
 801ed46:	2205      	movs	r2, #5
 801ed48:	f8c3 244c 	str.w	r2, [r3, #1100]	@ 0x44c
	/*011*/st_i2c_data_float(eep.CT.Ratio.val, 10);
 801ed4c:	4b10      	ldr	r3, [pc, #64]	@ (801ed90 <i2c_data_init+0x94>)
 801ed4e:	220a      	movs	r2, #10
 801ed50:	f8c3 247c 	str.w	r2, [r3, #1148]	@ 0x47c
	/*012*/st_i2c_data_float(eep.Set.I_rated.val, 50);
 801ed54:	4b0e      	ldr	r3, [pc, #56]	@ (801ed90 <i2c_data_init+0x94>)
 801ed56:	2232      	movs	r2, #50	@ 0x32
 801ed58:	f8c3 2854 	str.w	r2, [r3, #2132]	@ 0x854
	/*013*/st_i2c_data_float(eep.RS485.BaudRate.val, 9600);
 801ed5c:	4b0c      	ldr	r3, [pc, #48]	@ (801ed90 <i2c_data_init+0x94>)
 801ed5e:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 801ed62:	f8c3 26bc 	str.w	r2, [r3, #1724]	@ 0x6bc
	/*014*/st_i2c_data_float(eep.RS485.Word_Length.val, UART_WORDLENGTH_8B);
 801ed66:	4b0a      	ldr	r3, [pc, #40]	@ (801ed90 <i2c_data_init+0x94>)
 801ed68:	2200      	movs	r2, #0
 801ed6a:	f8c3 26d4 	str.w	r2, [r3, #1748]	@ 0x6d4
	/*015*/st_i2c_data_float(eep.RS485.Parity.val, UART_PARITY_NONE);
 801ed6e:	4b08      	ldr	r3, [pc, #32]	@ (801ed90 <i2c_data_init+0x94>)
 801ed70:	2200      	movs	r2, #0
 801ed72:	f8c3 26ec 	str.w	r2, [r3, #1772]	@ 0x6ec
	/*016*/st_i2c_data_float(eep.RS485.Stop_Bit.val, UART_STOPBITS_1);
 801ed76:	4b06      	ldr	r3, [pc, #24]	@ (801ed90 <i2c_data_init+0x94>)
 801ed78:	2200      	movs	r2, #0
 801ed7a:	f8c3 2704 	str.w	r2, [r3, #1796]	@ 0x704
	/*017*/st_i2c_data_float(eep.Set.Modbus_ID.val, 1);
 801ed7e:	4b04      	ldr	r3, [pc, #16]	@ (801ed90 <i2c_data_init+0x94>)
 801ed80:	2201      	movs	r2, #1
 801ed82:	f8c3 28e4 	str.w	r2, [r3, #2276]	@ 0x8e4
}
 801ed86:	bf00      	nop
 801ed88:	46bd      	mov	sp, r7
 801ed8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ed8e:	4770      	bx	lr
 801ed90:	20001290 	.word	0x20001290

0801ed94 <I2C_Read_Write>:


void I2C_Read_Write(void)
{
 801ed94:	b580      	push	{r7, lr}
 801ed96:	af00      	add	r7, sp, #0
	if(i2c.eeprom.wr_access == 1)
 801ed98:	4b14      	ldr	r3, [pc, #80]	@ (801edec <I2C_Read_Write+0x58>)
 801ed9a:	685b      	ldr	r3, [r3, #4]
 801ed9c:	2b01      	cmp	r3, #1
 801ed9e:	d10d      	bne.n	801edbc <I2C_Read_Write+0x28>
	{
		if(i2c.eeprom.PM_write == 1)   i2c_PM_data_write(0x0000);
 801eda0:	4b12      	ldr	r3, [pc, #72]	@ (801edec <I2C_Read_Write+0x58>)
 801eda2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801eda4:	2b01      	cmp	r3, #1
 801eda6:	d102      	bne.n	801edae <I2C_Read_Write+0x1a>
 801eda8:	2000      	movs	r0, #0
 801edaa:	f7ff fb6d 	bl	801e488 <i2c_PM_data_write>

		i2c_PM_data_read(0x0000);
 801edae:	2000      	movs	r0, #0
 801edb0:	f7ff fd16 	bl	801e7e0 <i2c_PM_data_read>

		i2c.eeprom.wr_access = 0;
 801edb4:	4b0d      	ldr	r3, [pc, #52]	@ (801edec <I2C_Read_Write+0x58>)
 801edb6:	2200      	movs	r2, #0
 801edb8:	605a      	str	r2, [r3, #4]
	}
	else
	{
		Check_I2C_Data();
	}
}
 801edba:	e015      	b.n	801ede8 <I2C_Read_Write+0x54>
	else if(i2c.eeprom.wr_access == 99)
 801edbc:	4b0b      	ldr	r3, [pc, #44]	@ (801edec <I2C_Read_Write+0x58>)
 801edbe:	685b      	ldr	r3, [r3, #4]
 801edc0:	2b63      	cmp	r3, #99	@ 0x63
 801edc2:	d10f      	bne.n	801ede4 <I2C_Read_Write+0x50>
		if(i2c.eeprom.init == 1)
 801edc4:	4b09      	ldr	r3, [pc, #36]	@ (801edec <I2C_Read_Write+0x58>)
 801edc6:	691b      	ldr	r3, [r3, #16]
 801edc8:	2b01      	cmp	r3, #1
 801edca:	d10d      	bne.n	801ede8 <I2C_Read_Write+0x54>
			i2c_data_init();
 801edcc:	f7ff ff96 	bl	801ecfc <i2c_data_init>
			i2c.eeprom.init = 0;
 801edd0:	4b06      	ldr	r3, [pc, #24]	@ (801edec <I2C_Read_Write+0x58>)
 801edd2:	2200      	movs	r2, #0
 801edd4:	611a      	str	r2, [r3, #16]
			i2c.eeprom.PM_write = 1;
 801edd6:	4b05      	ldr	r3, [pc, #20]	@ (801edec <I2C_Read_Write+0x58>)
 801edd8:	2201      	movs	r2, #1
 801edda:	67da      	str	r2, [r3, #124]	@ 0x7c
			i2c.eeprom.wr_access = 1;
 801eddc:	4b03      	ldr	r3, [pc, #12]	@ (801edec <I2C_Read_Write+0x58>)
 801edde:	2201      	movs	r2, #1
 801ede0:	605a      	str	r2, [r3, #4]
}
 801ede2:	e001      	b.n	801ede8 <I2C_Read_Write+0x54>
		Check_I2C_Data();
 801ede4:	f7ff fea2 	bl	801eb2c <Check_I2C_Data>
}
 801ede8:	bf00      	nop
 801edea:	bd80      	pop	{r7, pc}
 801edec:	20001210 	.word	0x20001210

0801edf0 <EEP_FillBlockB>:

///////// test ////////

HAL_StatusTypeDef EEP_FillBlockB(uint8_t fill_value)
{
 801edf0:	b580      	push	{r7, lr}
 801edf2:	b0c8      	sub	sp, #288	@ 0x120
 801edf4:	af04      	add	r7, sp, #16
 801edf6:	4602      	mov	r2, r0
 801edf8:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 801edfc:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 801ee00:	701a      	strb	r2, [r3, #0]
    HAL_StatusTypeDef ret;
    uint8_t buf[256];
    memset(buf, fill_value, 256);
 801ee02:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 801ee06:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 801ee0a:	7819      	ldrb	r1, [r3, #0]
 801ee0c:	f107 0308 	add.w	r3, r7, #8
 801ee10:	f44f 7280 	mov.w	r2, #256	@ 0x100
 801ee14:	4618      	mov	r0, r3
 801ee16:	f003 fa50 	bl	80222ba <memset>

    uint8_t dev7 = EEPROM_BASE_ADDR | 0x01; // Block B
 801ee1a:	2353      	movs	r3, #83	@ 0x53
 801ee1c:	f887 310d 	strb.w	r3, [r7, #269]	@ 0x10d

    for (uint16_t page = 0; page < 256; page++)
 801ee20:	2300      	movs	r3, #0
 801ee22:	f8a7 310e 	strh.w	r3, [r7, #270]	@ 0x10e
 801ee26:	e032      	b.n	801ee8e <EEP_FillBlockB+0x9e>
    {
        uint16_t mem16 = page * 256;   // 0x0000 ~ 0xFF00
 801ee28:	f8b7 310e 	ldrh.w	r3, [r7, #270]	@ 0x10e
 801ee2c:	021b      	lsls	r3, r3, #8
 801ee2e:	f8a7 310a 	strh.w	r3, [r7, #266]	@ 0x10a

        ret = HAL_FMPI2C_Mem_Write(&hfmpi2c1,
 801ee32:	f897 310d 	ldrb.w	r3, [r7, #269]	@ 0x10d
 801ee36:	b29b      	uxth	r3, r3
 801ee38:	005b      	lsls	r3, r3, #1
 801ee3a:	b299      	uxth	r1, r3
 801ee3c:	f8b7 210a 	ldrh.w	r2, [r7, #266]	@ 0x10a
 801ee40:	f04f 33ff 	mov.w	r3, #4294967295
 801ee44:	9302      	str	r3, [sp, #8]
 801ee46:	f44f 7380 	mov.w	r3, #256	@ 0x100
 801ee4a:	9301      	str	r3, [sp, #4]
 801ee4c:	f107 0308 	add.w	r3, r7, #8
 801ee50:	9300      	str	r3, [sp, #0]
 801ee52:	2302      	movs	r3, #2
 801ee54:	4813      	ldr	r0, [pc, #76]	@ (801eea4 <EEP_FillBlockB+0xb4>)
 801ee56:	f7e8 fb23 	bl	80074a0 <HAL_FMPI2C_Mem_Write>
 801ee5a:	4603      	mov	r3, r0
 801ee5c:	f887 3109 	strb.w	r3, [r7, #265]	@ 0x109
                                   FMPI2C_MEMADD_SIZE_16BIT,
                                   buf,
                                   256,
                                   HAL_MAX_DELAY);

        HAL_Delay(10);
 801ee60:	200a      	movs	r0, #10
 801ee62:	f7e3 fb1d 	bl	80024a0 <HAL_Delay>

        while (HAL_FMPI2C_IsDeviceReady(&hfmpi2c1, (dev7 << 1), 2, HAL_MAX_DELAY) != HAL_OK)
 801ee66:	bf00      	nop
 801ee68:	f897 310d 	ldrb.w	r3, [r7, #269]	@ 0x10d
 801ee6c:	b29b      	uxth	r3, r3
 801ee6e:	005b      	lsls	r3, r3, #1
 801ee70:	b299      	uxth	r1, r3
 801ee72:	f04f 33ff 	mov.w	r3, #4294967295
 801ee76:	2202      	movs	r2, #2
 801ee78:	480a      	ldr	r0, [pc, #40]	@ (801eea4 <EEP_FillBlockB+0xb4>)
 801ee7a:	f7e9 f81b 	bl	8007eb4 <HAL_FMPI2C_IsDeviceReady>
 801ee7e:	4603      	mov	r3, r0
 801ee80:	2b00      	cmp	r3, #0
 801ee82:	d1f1      	bne.n	801ee68 <EEP_FillBlockB+0x78>
    for (uint16_t page = 0; page < 256; page++)
 801ee84:	f8b7 310e 	ldrh.w	r3, [r7, #270]	@ 0x10e
 801ee88:	3301      	adds	r3, #1
 801ee8a:	f8a7 310e 	strh.w	r3, [r7, #270]	@ 0x10e
 801ee8e:	f8b7 310e 	ldrh.w	r3, [r7, #270]	@ 0x10e
 801ee92:	2bff      	cmp	r3, #255	@ 0xff
 801ee94:	d9c8      	bls.n	801ee28 <EEP_FillBlockB+0x38>
            ;
    }

    return HAL_OK;
 801ee96:	2300      	movs	r3, #0
}
 801ee98:	4618      	mov	r0, r3
 801ee9a:	f507 7788 	add.w	r7, r7, #272	@ 0x110
 801ee9e:	46bd      	mov	sp, r7
 801eea0:	bd80      	pop	{r7, pc}
 801eea2:	bf00      	nop
 801eea4:	20000c4c 	.word	0x20000c4c

0801eea8 <EEP_Read_B>:



int32_t EEP_Read_B(uint16_t offset)
{
 801eea8:	b580      	push	{r7, lr}
 801eeaa:	b08a      	sub	sp, #40	@ 0x28
 801eeac:	af04      	add	r7, sp, #16
 801eeae:	4603      	mov	r3, r0
 801eeb0:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[4];
    uint32_t temp_Value;

    // --- Block B  ---
    uint8_t dev7 = EEPROM_BASE_ADDR | 0x01;
 801eeb2:	2353      	movs	r3, #83	@ 0x53
 801eeb4:	75fb      	strb	r3, [r7, #23]

    // --- Block B offset   ---
    uint16_t mem16 = (uint16_t)(BLOCK_B_OFFSET + offset);
 801eeb6:	88fb      	ldrh	r3, [r7, #6]
 801eeb8:	82bb      	strh	r3, [r7, #20]

    // --- I2C Read ---
    HAL_FMPI2C_Mem_Read(&hfmpi2c1,
 801eeba:	7dfb      	ldrb	r3, [r7, #23]
 801eebc:	b29b      	uxth	r3, r3
 801eebe:	005b      	lsls	r3, r3, #1
 801eec0:	b299      	uxth	r1, r3
 801eec2:	8aba      	ldrh	r2, [r7, #20]
 801eec4:	f04f 33ff 	mov.w	r3, #4294967295
 801eec8:	9302      	str	r3, [sp, #8]
 801eeca:	2304      	movs	r3, #4
 801eecc:	9301      	str	r3, [sp, #4]
 801eece:	f107 030c 	add.w	r3, r7, #12
 801eed2:	9300      	str	r3, [sp, #0]
 801eed4:	2302      	movs	r3, #2
 801eed6:	480b      	ldr	r0, [pc, #44]	@ (801ef04 <EEP_Read_B+0x5c>)
 801eed8:	f7e8 fbf6 	bl	80076c8 <HAL_FMPI2C_Mem_Read>
                        buf,
                        4,
                        HAL_MAX_DELAY);

    // --- 4  32bit  ---
    temp_Value =  (uint32_t)buf[0]
 801eedc:	7b3b      	ldrb	r3, [r7, #12]
 801eede:	461a      	mov	r2, r3
                | ((uint32_t)buf[1] << 8)
 801eee0:	7b7b      	ldrb	r3, [r7, #13]
 801eee2:	021b      	lsls	r3, r3, #8
 801eee4:	431a      	orrs	r2, r3
                | ((uint32_t)buf[2] << 16)
 801eee6:	7bbb      	ldrb	r3, [r7, #14]
 801eee8:	041b      	lsls	r3, r3, #16
 801eeea:	431a      	orrs	r2, r3
                | ((uint32_t)buf[3] << 24);
 801eeec:	7bfb      	ldrb	r3, [r7, #15]
 801eeee:	061b      	lsls	r3, r3, #24
    temp_Value =  (uint32_t)buf[0]
 801eef0:	4313      	orrs	r3, r2
 801eef2:	613b      	str	r3, [r7, #16]

    HAL_Delay(10);
 801eef4:	200a      	movs	r0, #10
 801eef6:	f7e3 fad3 	bl	80024a0 <HAL_Delay>
    return (int32_t)temp_Value;
 801eefa:	693b      	ldr	r3, [r7, #16]
}
 801eefc:	4618      	mov	r0, r3
 801eefe:	3718      	adds	r7, #24
 801ef00:	46bd      	mov	sp, r7
 801ef02:	bd80      	pop	{r7, pc}
 801ef04:	20000c4c 	.word	0x20000c4c

0801ef08 <HAL_UART_TxCpltCallback>:
#include "def.h"

bool send_end;

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 801ef08:	b580      	push	{r7, lr}
 801ef0a:	b082      	sub	sp, #8
 801ef0c:	af00      	add	r7, sp, #0
 801ef0e:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART2)
 801ef10:	687b      	ldr	r3, [r7, #4]
 801ef12:	681b      	ldr	r3, [r3, #0]
 801ef14:	4a07      	ldr	r2, [pc, #28]	@ (801ef34 <HAL_UART_TxCpltCallback+0x2c>)
 801ef16:	4293      	cmp	r3, r2
 801ef18:	d107      	bne.n	801ef2a <HAL_UART_TxCpltCallback+0x22>
    {
        HAL_GPIO_WritePin(GPIOA, RS485_EN_Pin, GPIO_PIN_RESET); // RX  
 801ef1a:	2200      	movs	r2, #0
 801ef1c:	2102      	movs	r1, #2
 801ef1e:	4806      	ldr	r0, [pc, #24]	@ (801ef38 <HAL_UART_TxCpltCallback+0x30>)
 801ef20:	f7ec fe38 	bl	800bb94 <HAL_GPIO_WritePin>
        send_end = 1;
 801ef24:	4b05      	ldr	r3, [pc, #20]	@ (801ef3c <HAL_UART_TxCpltCallback+0x34>)
 801ef26:	2201      	movs	r2, #1
 801ef28:	701a      	strb	r2, [r3, #0]
    }
}
 801ef2a:	bf00      	nop
 801ef2c:	3708      	adds	r7, #8
 801ef2e:	46bd      	mov	sp, r7
 801ef30:	bd80      	pop	{r7, pc}
 801ef32:	bf00      	nop
 801ef34:	40004400 	.word	0x40004400
 801ef38:	40020000 	.word	0x40020000
 801ef3c:	2000111c 	.word	0x2000111c

0801ef40 <LL_USART_IsActiveFlag_RXNE>:
  * @rmtoll SR           RXNE          LL_USART_IsActiveFlag_RXNE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_RXNE(const USART_TypeDef *USARTx)
{
 801ef40:	b480      	push	{r7}
 801ef42:	b083      	sub	sp, #12
 801ef44:	af00      	add	r7, sp, #0
 801ef46:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_RXNE) == (USART_SR_RXNE));
 801ef48:	687b      	ldr	r3, [r7, #4]
 801ef4a:	681b      	ldr	r3, [r3, #0]
 801ef4c:	f003 0320 	and.w	r3, r3, #32
 801ef50:	2b20      	cmp	r3, #32
 801ef52:	bf0c      	ite	eq
 801ef54:	2301      	moveq	r3, #1
 801ef56:	2300      	movne	r3, #0
 801ef58:	b2db      	uxtb	r3, r3
}
 801ef5a:	4618      	mov	r0, r3
 801ef5c:	370c      	adds	r7, #12
 801ef5e:	46bd      	mov	sp, r7
 801ef60:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ef64:	4770      	bx	lr

0801ef66 <LL_USART_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_USART_IsActiveFlag_TXE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE(const USART_TypeDef *USARTx)
{
 801ef66:	b480      	push	{r7}
 801ef68:	b083      	sub	sp, #12
 801ef6a:	af00      	add	r7, sp, #0
 801ef6c:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TXE) == (USART_SR_TXE));
 801ef6e:	687b      	ldr	r3, [r7, #4]
 801ef70:	681b      	ldr	r3, [r3, #0]
 801ef72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801ef76:	2b80      	cmp	r3, #128	@ 0x80
 801ef78:	bf0c      	ite	eq
 801ef7a:	2301      	moveq	r3, #1
 801ef7c:	2300      	movne	r3, #0
 801ef7e:	b2db      	uxtb	r3, r3
}
 801ef80:	4618      	mov	r0, r3
 801ef82:	370c      	adds	r7, #12
 801ef84:	46bd      	mov	sp, r7
 801ef86:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ef8a:	4770      	bx	lr

0801ef8c <LL_USART_ClearFlag_ORE>:
  * @rmtoll SR           ORE           LL_USART_ClearFlag_ORE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ClearFlag_ORE(USART_TypeDef *USARTx)
{
 801ef8c:	b480      	push	{r7}
 801ef8e:	b085      	sub	sp, #20
 801ef90:	af00      	add	r7, sp, #0
 801ef92:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  tmpreg = USARTx->SR;
 801ef94:	687b      	ldr	r3, [r7, #4]
 801ef96:	681b      	ldr	r3, [r3, #0]
 801ef98:	60fb      	str	r3, [r7, #12]
  (void) tmpreg;
 801ef9a:	68fb      	ldr	r3, [r7, #12]
  tmpreg = USARTx->DR;
 801ef9c:	687b      	ldr	r3, [r7, #4]
 801ef9e:	685b      	ldr	r3, [r3, #4]
 801efa0:	60fb      	str	r3, [r7, #12]
  (void) tmpreg;
 801efa2:	68fb      	ldr	r3, [r7, #12]
}
 801efa4:	bf00      	nop
 801efa6:	3714      	adds	r7, #20
 801efa8:	46bd      	mov	sp, r7
 801efaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 801efae:	4770      	bx	lr

0801efb0 <LL_USART_EnableIT_RXNE>:
  * @rmtoll CR1          RXNEIE        LL_USART_EnableIT_RXNE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_RXNE(USART_TypeDef *USARTx)
{
 801efb0:	b480      	push	{r7}
 801efb2:	b089      	sub	sp, #36	@ 0x24
 801efb4:	af00      	add	r7, sp, #0
 801efb6:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 801efb8:	687b      	ldr	r3, [r7, #4]
 801efba:	330c      	adds	r3, #12
 801efbc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801efbe:	68fb      	ldr	r3, [r7, #12]
 801efc0:	e853 3f00 	ldrex	r3, [r3]
 801efc4:	60bb      	str	r3, [r7, #8]
   return(result);
 801efc6:	68bb      	ldr	r3, [r7, #8]
 801efc8:	f043 0320 	orr.w	r3, r3, #32
 801efcc:	61fb      	str	r3, [r7, #28]
 801efce:	687b      	ldr	r3, [r7, #4]
 801efd0:	330c      	adds	r3, #12
 801efd2:	69fa      	ldr	r2, [r7, #28]
 801efd4:	61ba      	str	r2, [r7, #24]
 801efd6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801efd8:	6979      	ldr	r1, [r7, #20]
 801efda:	69ba      	ldr	r2, [r7, #24]
 801efdc:	e841 2300 	strex	r3, r2, [r1]
 801efe0:	613b      	str	r3, [r7, #16]
   return(result);
 801efe2:	693b      	ldr	r3, [r7, #16]
 801efe4:	2b00      	cmp	r3, #0
 801efe6:	d1e7      	bne.n	801efb8 <LL_USART_EnableIT_RXNE+0x8>
}
 801efe8:	bf00      	nop
 801efea:	bf00      	nop
 801efec:	3724      	adds	r7, #36	@ 0x24
 801efee:	46bd      	mov	sp, r7
 801eff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 801eff4:	4770      	bx	lr

0801eff6 <LL_USART_EnableIT_TXE>:
  * @rmtoll CR1          TXEIE         LL_USART_EnableIT_TXE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_TXE(USART_TypeDef *USARTx)
{
 801eff6:	b480      	push	{r7}
 801eff8:	b089      	sub	sp, #36	@ 0x24
 801effa:	af00      	add	r7, sp, #0
 801effc:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_TXEIE);
 801effe:	687b      	ldr	r3, [r7, #4]
 801f000:	330c      	adds	r3, #12
 801f002:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801f004:	68fb      	ldr	r3, [r7, #12]
 801f006:	e853 3f00 	ldrex	r3, [r3]
 801f00a:	60bb      	str	r3, [r7, #8]
   return(result);
 801f00c:	68bb      	ldr	r3, [r7, #8]
 801f00e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801f012:	61fb      	str	r3, [r7, #28]
 801f014:	687b      	ldr	r3, [r7, #4]
 801f016:	330c      	adds	r3, #12
 801f018:	69fa      	ldr	r2, [r7, #28]
 801f01a:	61ba      	str	r2, [r7, #24]
 801f01c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801f01e:	6979      	ldr	r1, [r7, #20]
 801f020:	69ba      	ldr	r2, [r7, #24]
 801f022:	e841 2300 	strex	r3, r2, [r1]
 801f026:	613b      	str	r3, [r7, #16]
   return(result);
 801f028:	693b      	ldr	r3, [r7, #16]
 801f02a:	2b00      	cmp	r3, #0
 801f02c:	d1e7      	bne.n	801effe <LL_USART_EnableIT_TXE+0x8>
}
 801f02e:	bf00      	nop
 801f030:	bf00      	nop
 801f032:	3724      	adds	r7, #36	@ 0x24
 801f034:	46bd      	mov	sp, r7
 801f036:	f85d 7b04 	ldr.w	r7, [sp], #4
 801f03a:	4770      	bx	lr

0801f03c <LL_USART_DisableIT_TXE>:
  * @rmtoll CR1          TXEIE         LL_USART_DisableIT_TXE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableIT_TXE(USART_TypeDef *USARTx)
{
 801f03c:	b480      	push	{r7}
 801f03e:	b089      	sub	sp, #36	@ 0x24
 801f040:	af00      	add	r7, sp, #0
 801f042:	6078      	str	r0, [r7, #4]
  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_TXEIE);
 801f044:	687b      	ldr	r3, [r7, #4]
 801f046:	330c      	adds	r3, #12
 801f048:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801f04a:	68fb      	ldr	r3, [r7, #12]
 801f04c:	e853 3f00 	ldrex	r3, [r3]
 801f050:	60bb      	str	r3, [r7, #8]
   return(result);
 801f052:	68bb      	ldr	r3, [r7, #8]
 801f054:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801f058:	61fb      	str	r3, [r7, #28]
 801f05a:	687b      	ldr	r3, [r7, #4]
 801f05c:	330c      	adds	r3, #12
 801f05e:	69fa      	ldr	r2, [r7, #28]
 801f060:	61ba      	str	r2, [r7, #24]
 801f062:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801f064:	6979      	ldr	r1, [r7, #20]
 801f066:	69ba      	ldr	r2, [r7, #24]
 801f068:	e841 2300 	strex	r3, r2, [r1]
 801f06c:	613b      	str	r3, [r7, #16]
   return(result);
 801f06e:	693b      	ldr	r3, [r7, #16]
 801f070:	2b00      	cmp	r3, #0
 801f072:	d1e7      	bne.n	801f044 <LL_USART_DisableIT_TXE+0x8>
}
 801f074:	bf00      	nop
 801f076:	bf00      	nop
 801f078:	3724      	adds	r7, #36	@ 0x24
 801f07a:	46bd      	mov	sp, r7
 801f07c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801f080:	4770      	bx	lr

0801f082 <LL_USART_IsEnabledIT_TXE>:
  * @rmtoll CR1          TXEIE         LL_USART_IsEnabledIT_TXE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_TXE(const USART_TypeDef *USARTx)
{
 801f082:	b480      	push	{r7}
 801f084:	b083      	sub	sp, #12
 801f086:	af00      	add	r7, sp, #0
 801f088:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_TXEIE) == (USART_CR1_TXEIE));
 801f08a:	687b      	ldr	r3, [r7, #4]
 801f08c:	68db      	ldr	r3, [r3, #12]
 801f08e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801f092:	2b80      	cmp	r3, #128	@ 0x80
 801f094:	bf0c      	ite	eq
 801f096:	2301      	moveq	r3, #1
 801f098:	2300      	movne	r3, #0
 801f09a:	b2db      	uxtb	r3, r3
}
 801f09c:	4618      	mov	r0, r3
 801f09e:	370c      	adds	r7, #12
 801f0a0:	46bd      	mov	sp, r7
 801f0a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 801f0a6:	4770      	bx	lr

0801f0a8 <LL_USART_ReceiveData8>:
  * @rmtoll DR           DR            LL_USART_ReceiveData8
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_USART_ReceiveData8(const USART_TypeDef *USARTx)
{
 801f0a8:	b480      	push	{r7}
 801f0aa:	b083      	sub	sp, #12
 801f0ac:	af00      	add	r7, sp, #0
 801f0ae:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(USARTx->DR, USART_DR_DR));
 801f0b0:	687b      	ldr	r3, [r7, #4]
 801f0b2:	685b      	ldr	r3, [r3, #4]
 801f0b4:	b2db      	uxtb	r3, r3
}
 801f0b6:	4618      	mov	r0, r3
 801f0b8:	370c      	adds	r7, #12
 801f0ba:	46bd      	mov	sp, r7
 801f0bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 801f0c0:	4770      	bx	lr

0801f0c2 <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 801f0c2:	b480      	push	{r7}
 801f0c4:	b083      	sub	sp, #12
 801f0c6:	af00      	add	r7, sp, #0
 801f0c8:	6078      	str	r0, [r7, #4]
 801f0ca:	460b      	mov	r3, r1
 801f0cc:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 801f0ce:	78fa      	ldrb	r2, [r7, #3]
 801f0d0:	687b      	ldr	r3, [r7, #4]
 801f0d2:	605a      	str	r2, [r3, #4]
}
 801f0d4:	bf00      	nop
 801f0d6:	370c      	adds	r7, #12
 801f0d8:	46bd      	mov	sp, r7
 801f0da:	f85d 7b04 	ldr.w	r7, [sp], #4
 801f0de:	4770      	bx	lr

0801f0e0 <easyDSP_init>:
volatile struct shared_data * const ez_pSharedMem = (struct shared_data *)EZ_SHARED_MEM_ADDRESS;
#endif
////////////////////////////////////////////////////////////////////////////////////

void easyDSP_init(USART_TypeDef *USARTx)
{
 801f0e0:	b580      	push	{r7, lr}
 801f0e2:	b082      	sub	sp, #8
 801f0e4:	af00      	add	r7, sp, #0
 801f0e6:	6078      	str	r0, [r7, #4]
#if	EASYDSP_IS_CONNECTED_TO_THIS_CORE
	ezUSARTx = USARTx;
 801f0e8:	4a0b      	ldr	r2, [pc, #44]	@ (801f118 <easyDSP_init+0x38>)
 801f0ea:	687b      	ldr	r3, [r7, #4]
 801f0ec:	6013      	str	r3, [r2, #0]
#if defined(USART_ISR_TEACK) && defined(USART_ISR_REACK)
	while ((!(LL_USART_IsActiveFlag_TEACK(ezUSARTx))) || (!(LL_USART_IsActiveFlag_REACK(ezUSARTx))));
#endif

	// Clear Overrun flag, in case characters have already been sent to USART
	LL_USART_ClearFlag_ORE(ezUSARTx);
 801f0ee:	4b0a      	ldr	r3, [pc, #40]	@ (801f118 <easyDSP_init+0x38>)
 801f0f0:	681b      	ldr	r3, [r3, #0]
 801f0f2:	4618      	mov	r0, r3
 801f0f4:	f7ff ff4a 	bl	801ef8c <LL_USART_ClearFlag_ORE>

	// Enable RXNE and Error interrupts
	LL_USART_EnableIT_RXNE(ezUSARTx);	// Enable RX Not Empty and RX FIFO Not Empty Interrupt
 801f0f8:	4b07      	ldr	r3, [pc, #28]	@ (801f118 <easyDSP_init+0x38>)
 801f0fa:	681b      	ldr	r3, [r3, #0]
 801f0fc:	4618      	mov	r0, r3
 801f0fe:	f7ff ff57 	bl	801efb0 <LL_USART_EnableIT_RXNE>
#ifdef EASYSTM32_ERROR
	LL_USART_EnableIT_ERROR(ezUSARTx);	// FE, NE, ORE
	LL_USART_EnableIT_PE(ezUSARTx);		// PE
#endif
	// just to keep it alive
	ez_u16Version = VERSION_OF_THIS_FILE;
 801f102:	4b06      	ldr	r3, [pc, #24]	@ (801f11c <easyDSP_init+0x3c>)
 801f104:	f240 426a 	movw	r2, #1130	@ 0x46a
 801f108:	801a      	strh	r2, [r3, #0]

#if defined(USART_CR1_FIFOEN)
	ez_u8IsFifoEnabled = LL_USART_IsEnabledFIFO(ezUSARTx);
#else
	ez_u8IsFifoEnabled = 0;
 801f10a:	4b05      	ldr	r3, [pc, #20]	@ (801f120 <easyDSP_init+0x40>)
 801f10c:	2200      	movs	r2, #0
 801f10e:	701a      	strb	r2, [r3, #0]
		ez_pSharedMem->u8aMain2Remote[i] = 0;
		ez_pSharedMem->u8aRemote2Main[i] = 0;
	}
#endif
#endif
}
 801f110:	bf00      	nop
 801f112:	3708      	adds	r7, #8
 801f114:	46bd      	mov	sp, r7
 801f116:	bd80      	pop	{r7, pc}
 801f118:	20001140 	.word	0x20001140
 801f11c:	2000111e 	.word	0x2000111e
 801f120:	200011d0 	.word	0x200011d0

0801f124 <easyDSP_AddRing>:
////////////////////////////////////////////////////////////////////////////////////
#if EASYDSP_IS_CONNECTED_TO_THIS_CORE
////////////////////////////////////////////////////////////////////////////////////
// store bytes to be sent
static inline void easyDSP_AddRing(uint8_t u8TxData)
{
 801f124:	b580      	push	{r7, lr}
 801f126:	b082      	sub	sp, #8
 801f128:	af00      	add	r7, sp, #0
 801f12a:	4603      	mov	r3, r0
 801f12c:	71fb      	strb	r3, [r7, #7]
	if(ez_u8IsFifoEnabled) LL_USART_TransmitData8(ezUSARTx, u8TxData);
 801f12e:	4b0f      	ldr	r3, [pc, #60]	@ (801f16c <easyDSP_AddRing+0x48>)
 801f130:	781b      	ldrb	r3, [r3, #0]
 801f132:	2b00      	cmp	r3, #0
 801f134:	d007      	beq.n	801f146 <easyDSP_AddRing+0x22>
 801f136:	4b0e      	ldr	r3, [pc, #56]	@ (801f170 <easyDSP_AddRing+0x4c>)
 801f138:	681b      	ldr	r3, [r3, #0]
 801f13a:	79fa      	ldrb	r2, [r7, #7]
 801f13c:	4611      	mov	r1, r2
 801f13e:	4618      	mov	r0, r3
 801f140:	f7ff ffbf 	bl	801f0c2 <LL_USART_TransmitData8>
		if(ez_u8TxDataCnt < EZ_TX_BUFF_COUNT) ez_u8aTxData[ez_u8TxDataCnt++] = u8TxData;
#ifdef	EASYSTM32_DEBUG
		if(ez_u8TxDataCnt > ez_u8TxDataCntMax) ez_u8TxDataCntMax = ez_u8TxDataCnt;
#endif
	}
}
 801f144:	e00d      	b.n	801f162 <easyDSP_AddRing+0x3e>
		if(ez_u8TxDataCnt < EZ_TX_BUFF_COUNT) ez_u8aTxData[ez_u8TxDataCnt++] = u8TxData;
 801f146:	4b0b      	ldr	r3, [pc, #44]	@ (801f174 <easyDSP_AddRing+0x50>)
 801f148:	781b      	ldrb	r3, [r3, #0]
 801f14a:	2b80      	cmp	r3, #128	@ 0x80
 801f14c:	d809      	bhi.n	801f162 <easyDSP_AddRing+0x3e>
 801f14e:	4b09      	ldr	r3, [pc, #36]	@ (801f174 <easyDSP_AddRing+0x50>)
 801f150:	781b      	ldrb	r3, [r3, #0]
 801f152:	1c5a      	adds	r2, r3, #1
 801f154:	b2d1      	uxtb	r1, r2
 801f156:	4a07      	ldr	r2, [pc, #28]	@ (801f174 <easyDSP_AddRing+0x50>)
 801f158:	7011      	strb	r1, [r2, #0]
 801f15a:	4619      	mov	r1, r3
 801f15c:	4a06      	ldr	r2, [pc, #24]	@ (801f178 <easyDSP_AddRing+0x54>)
 801f15e:	79fb      	ldrb	r3, [r7, #7]
 801f160:	5453      	strb	r3, [r2, r1]
}
 801f162:	bf00      	nop
 801f164:	3708      	adds	r7, #8
 801f166:	46bd      	mov	sp, r7
 801f168:	bd80      	pop	{r7, pc}
 801f16a:	bf00      	nop
 801f16c:	200011d0 	.word	0x200011d0
 801f170:	20001140 	.word	0x20001140
 801f174:	200011cd 	.word	0x200011cd
 801f178:	2000114c 	.word	0x2000114c

0801f17c <easyDSP_Tx_Start>:

// Send one byte > adjust ez_u8TxDataSentCnt > enable Tx int to send next byte
void easyDSP_Tx_Start(void)
{
 801f17c:	b580      	push	{r7, lr}
 801f17e:	af00      	add	r7, sp, #0
	if(!ez_u8IsFifoEnabled) {
 801f180:	4b0a      	ldr	r3, [pc, #40]	@ (801f1ac <easyDSP_Tx_Start+0x30>)
 801f182:	781b      	ldrb	r3, [r3, #0]
 801f184:	2b00      	cmp	r3, #0
 801f186:	d10f      	bne.n	801f1a8 <easyDSP_Tx_Start+0x2c>
		LL_USART_EnableIT_TXE(ezUSARTx);
 801f188:	4b09      	ldr	r3, [pc, #36]	@ (801f1b0 <easyDSP_Tx_Start+0x34>)
 801f18a:	681b      	ldr	r3, [r3, #0]
 801f18c:	4618      	mov	r0, r3
 801f18e:	f7ff ff32 	bl	801eff6 <LL_USART_EnableIT_TXE>
		LL_USART_TransmitData8(ezUSARTx, ez_u8aTxData[0]);
 801f192:	4b07      	ldr	r3, [pc, #28]	@ (801f1b0 <easyDSP_Tx_Start+0x34>)
 801f194:	681b      	ldr	r3, [r3, #0]
 801f196:	4a07      	ldr	r2, [pc, #28]	@ (801f1b4 <easyDSP_Tx_Start+0x38>)
 801f198:	7812      	ldrb	r2, [r2, #0]
 801f19a:	4611      	mov	r1, r2
 801f19c:	4618      	mov	r0, r3
 801f19e:	f7ff ff90 	bl	801f0c2 <LL_USART_TransmitData8>
		ez_u8TxDataSentCnt = 1;
 801f1a2:	4b05      	ldr	r3, [pc, #20]	@ (801f1b8 <easyDSP_Tx_Start+0x3c>)
 801f1a4:	2201      	movs	r2, #1
 801f1a6:	701a      	strb	r2, [r3, #0]
	}
}
 801f1a8:	bf00      	nop
 801f1aa:	bd80      	pop	{r7, pc}
 801f1ac:	200011d0 	.word	0x200011d0
 801f1b0:	20001140 	.word	0x20001140
 801f1b4:	2000114c 	.word	0x2000114c
 801f1b8:	200011cf 	.word	0x200011cf

0801f1bc <ez_USARTx_IRQHandler>:
uint16_t ez_u16TotalErrorCount = 0;
#endif
uint8_t ez_u8ErrorFlag = 0;

void ez_USARTx_IRQHandler(void)
{
 801f1bc:	b580      	push	{r7, lr}
 801f1be:	af00      	add	r7, sp, #0
#endif

	// receive char
	// RXNE flag will be cleared by reading of RDR register in the callback
	// v10.1 : if -> while to minimize ORE
	while (LL_USART_IsActiveFlag_RXNE(ezUSARTx)) {
 801f1c0:	e00a      	b.n	801f1d8 <ez_USARTx_IRQHandler+0x1c>
		ez_u8Rx = LL_USART_ReceiveData8(ezUSARTx);
 801f1c2:	4b26      	ldr	r3, [pc, #152]	@ (801f25c <ez_USARTx_IRQHandler+0xa0>)
 801f1c4:	681b      	ldr	r3, [r3, #0]
 801f1c6:	4618      	mov	r0, r3
 801f1c8:	f7ff ff6e 	bl	801f0a8 <LL_USART_ReceiveData8>
 801f1cc:	4603      	mov	r3, r0
 801f1ce:	461a      	mov	r2, r3
 801f1d0:	4b23      	ldr	r3, [pc, #140]	@ (801f260 <ez_USARTx_IRQHandler+0xa4>)
 801f1d2:	701a      	strb	r2, [r3, #0]
		ez_USART_CharReception_Callback();
 801f1d4:	f000 f84e 	bl	801f274 <ez_USART_CharReception_Callback>
	while (LL_USART_IsActiveFlag_RXNE(ezUSARTx)) {
 801f1d8:	4b20      	ldr	r3, [pc, #128]	@ (801f25c <ez_USARTx_IRQHandler+0xa0>)
 801f1da:	681b      	ldr	r3, [r3, #0]
 801f1dc:	4618      	mov	r0, r3
 801f1de:	f7ff feaf 	bl	801ef40 <LL_USART_IsActiveFlag_RXNE>
 801f1e2:	4603      	mov	r3, r0
 801f1e4:	2b00      	cmp	r3, #0
 801f1e6:	d1ec      	bne.n	801f1c2 <ez_USARTx_IRQHandler+0x6>
	if(LL_USART_IsActiveFlag_RXNE(ezUSARTx)) {
		ez_u16RxAlreadyCount++;
	}
#endif

	if(!ez_u8IsFifoEnabled) {
 801f1e8:	4b1e      	ldr	r3, [pc, #120]	@ (801f264 <ez_USARTx_IRQHandler+0xa8>)
 801f1ea:	781b      	ldrb	r3, [r3, #0]
 801f1ec:	2b00      	cmp	r3, #0
 801f1ee:	d133      	bne.n	801f258 <ez_USARTx_IRQHandler+0x9c>
		// send char
		// TXE flag will be automatically cleared when writing new data in TDR register
		if(LL_USART_IsEnabledIT_TXE(ezUSARTx) && LL_USART_IsActiveFlag_TXE(ezUSARTx))
 801f1f0:	4b1a      	ldr	r3, [pc, #104]	@ (801f25c <ez_USARTx_IRQHandler+0xa0>)
 801f1f2:	681b      	ldr	r3, [r3, #0]
 801f1f4:	4618      	mov	r0, r3
 801f1f6:	f7ff ff44 	bl	801f082 <LL_USART_IsEnabledIT_TXE>
 801f1fa:	4603      	mov	r3, r0
 801f1fc:	2b00      	cmp	r3, #0
 801f1fe:	d02b      	beq.n	801f258 <ez_USARTx_IRQHandler+0x9c>
 801f200:	4b16      	ldr	r3, [pc, #88]	@ (801f25c <ez_USARTx_IRQHandler+0xa0>)
 801f202:	681b      	ldr	r3, [r3, #0]
 801f204:	4618      	mov	r0, r3
 801f206:	f7ff feae 	bl	801ef66 <LL_USART_IsActiveFlag_TXE>
 801f20a:	4603      	mov	r3, r0
 801f20c:	2b00      	cmp	r3, #0
 801f20e:	d023      	beq.n	801f258 <ez_USARTx_IRQHandler+0x9c>
		{
			if(ez_u8TxDataSentCnt == ez_u8TxDataCnt) {		// if all sent
 801f210:	4b15      	ldr	r3, [pc, #84]	@ (801f268 <ez_USARTx_IRQHandler+0xac>)
 801f212:	781a      	ldrb	r2, [r3, #0]
 801f214:	4b15      	ldr	r3, [pc, #84]	@ (801f26c <ez_USARTx_IRQHandler+0xb0>)
 801f216:	781b      	ldrb	r3, [r3, #0]
 801f218:	429a      	cmp	r2, r3
 801f21a:	d10c      	bne.n	801f236 <ez_USARTx_IRQHandler+0x7a>
				LL_USART_DisableIT_TXE(ezUSARTx);			// Disable TXE interrupt
 801f21c:	4b0f      	ldr	r3, [pc, #60]	@ (801f25c <ez_USARTx_IRQHandler+0xa0>)
 801f21e:	681b      	ldr	r3, [r3, #0]
 801f220:	4618      	mov	r0, r3
 801f222:	f7ff ff0b 	bl	801f03c <LL_USART_DisableIT_TXE>
				ez_u8TxDataSentCnt = ez_u8TxDataCnt = 0;	// preparation for AddRing()
 801f226:	4b11      	ldr	r3, [pc, #68]	@ (801f26c <ez_USARTx_IRQHandler+0xb0>)
 801f228:	2200      	movs	r2, #0
 801f22a:	701a      	strb	r2, [r3, #0]
 801f22c:	4b0f      	ldr	r3, [pc, #60]	@ (801f26c <ez_USARTx_IRQHandler+0xb0>)
 801f22e:	781a      	ldrb	r2, [r3, #0]
 801f230:	4b0d      	ldr	r3, [pc, #52]	@ (801f268 <ez_USARTx_IRQHandler+0xac>)
 801f232:	701a      	strb	r2, [r3, #0]
		if(LL_USART_IsActiveFlag_ORE(ezUSARTx))	LL_USART_ClearFlag_ORE(ezUSARTx);
		if(LL_USART_IsActiveFlag_FE(ezUSARTx))	LL_USART_ClearFlag_FE(ezUSARTx);
		if(LL_USART_IsActiveFlag_PE(ezUSARTx))	LL_USART_ClearFlag_PE(ezUSARTx);
	}
#endif
}
 801f234:	e010      	b.n	801f258 <ez_USARTx_IRQHandler+0x9c>
				LL_USART_TransmitData8(ezUSARTx, ez_u8aTxData[ez_u8TxDataSentCnt]);
 801f236:	4b09      	ldr	r3, [pc, #36]	@ (801f25c <ez_USARTx_IRQHandler+0xa0>)
 801f238:	681b      	ldr	r3, [r3, #0]
 801f23a:	4a0b      	ldr	r2, [pc, #44]	@ (801f268 <ez_USARTx_IRQHandler+0xac>)
 801f23c:	7812      	ldrb	r2, [r2, #0]
 801f23e:	4611      	mov	r1, r2
 801f240:	4a0b      	ldr	r2, [pc, #44]	@ (801f270 <ez_USARTx_IRQHandler+0xb4>)
 801f242:	5c52      	ldrb	r2, [r2, r1]
 801f244:	4611      	mov	r1, r2
 801f246:	4618      	mov	r0, r3
 801f248:	f7ff ff3b 	bl	801f0c2 <LL_USART_TransmitData8>
				ez_u8TxDataSentCnt++;
 801f24c:	4b06      	ldr	r3, [pc, #24]	@ (801f268 <ez_USARTx_IRQHandler+0xac>)
 801f24e:	781b      	ldrb	r3, [r3, #0]
 801f250:	3301      	adds	r3, #1
 801f252:	b2da      	uxtb	r2, r3
 801f254:	4b04      	ldr	r3, [pc, #16]	@ (801f268 <ez_USARTx_IRQHandler+0xac>)
 801f256:	701a      	strb	r2, [r3, #0]
}
 801f258:	bf00      	nop
 801f25a:	bd80      	pop	{r7, pc}
 801f25c:	20001140 	.word	0x20001140
 801f260:	20001120 	.word	0x20001120
 801f264:	200011d0 	.word	0x200011d0
 801f268:	200011cf 	.word	0x200011cf
 801f26c:	200011cd 	.word	0x200011cd
 801f270:	2000114c 	.word	0x2000114c

0801f274 <ez_USART_CharReception_Callback>:

// Function called from USART IRQ Handler when RXNE flag is set
// Function is in charge of reading character received on USART RX line.
void ez_USART_CharReception_Callback(void)
{
 801f274:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801f278:	b08b      	sub	sp, #44	@ 0x2c
 801f27a:	af00      	add	r7, sp, #0
#endif

	////////////////////////////////////////////
	// Parsing by state
	////////////////////////////////////////////
	if(ez_u8State == STAT_INIT) {
 801f27c:	4b72      	ldr	r3, [pc, #456]	@ (801f448 <ez_USART_CharReception_Callback+0x1d4>)
 801f27e:	781b      	ldrb	r3, [r3, #0]
 801f280:	2b00      	cmp	r3, #0
 801f282:	d10c      	bne.n	801f29e <ez_USART_CharReception_Callback+0x2a>
		if(ez_u8Rx == CMD_ADDR) {
 801f284:	4b71      	ldr	r3, [pc, #452]	@ (801f44c <ez_USART_CharReception_Callback+0x1d8>)
 801f286:	781b      	ldrb	r3, [r3, #0]
 801f288:	2be7      	cmp	r3, #231	@ 0xe7
 801f28a:	f040 843a 	bne.w	801fb02 <ez_USART_CharReception_Callback+0x88e>
			ez_u8State = STAT_ADDR;
 801f28e:	4b6e      	ldr	r3, [pc, #440]	@ (801f448 <ez_USART_CharReception_Callback+0x1d4>)
 801f290:	2201      	movs	r2, #1
 801f292:	701a      	strb	r2, [r3, #0]
#if EZ_DUAL_CORE
			ez_u8AddrRdCnt = 0;
#else
			ez_u8AddrRdCnt = 1;
 801f294:	4b6e      	ldr	r3, [pc, #440]	@ (801f450 <ez_USART_CharReception_Callback+0x1dc>)
 801f296:	2201      	movs	r2, #1
 801f298:	701a      	strb	r2, [r3, #0]
			}
			ez_u8State = STAT_INIT;
		}
	}
	else ez_u8State = STAT_INIT;
}
 801f29a:	f000 bc32 	b.w	801fb02 <ez_USART_CharReception_Callback+0x88e>
	else if(ez_u8State == STAT_ADDR) {
 801f29e:	4b6a      	ldr	r3, [pc, #424]	@ (801f448 <ez_USART_CharReception_Callback+0x1d4>)
 801f2a0:	781b      	ldrb	r3, [r3, #0]
 801f2a2:	2b01      	cmp	r3, #1
 801f2a4:	f040 81d8 	bne.w	801f658 <ez_USART_CharReception_Callback+0x3e4>
		ez_u8AddrRdCnt++;
 801f2a8:	4b69      	ldr	r3, [pc, #420]	@ (801f450 <ez_USART_CharReception_Callback+0x1dc>)
 801f2aa:	781b      	ldrb	r3, [r3, #0]
 801f2ac:	3301      	adds	r3, #1
 801f2ae:	b2da      	uxtb	r2, r3
 801f2b0:	4b67      	ldr	r3, [pc, #412]	@ (801f450 <ez_USART_CharReception_Callback+0x1dc>)
 801f2b2:	701a      	strb	r2, [r3, #0]
		if(ez_u8AddrRdCnt == 1)			ez_u8CoreNow = ez_u8Rx;
 801f2b4:	4b66      	ldr	r3, [pc, #408]	@ (801f450 <ez_USART_CharReception_Callback+0x1dc>)
 801f2b6:	781b      	ldrb	r3, [r3, #0]
 801f2b8:	2b01      	cmp	r3, #1
 801f2ba:	d105      	bne.n	801f2c8 <ez_USART_CharReception_Callback+0x54>
 801f2bc:	4b63      	ldr	r3, [pc, #396]	@ (801f44c <ez_USART_CharReception_Callback+0x1d8>)
 801f2be:	781a      	ldrb	r2, [r3, #0]
 801f2c0:	4b64      	ldr	r3, [pc, #400]	@ (801f454 <ez_USART_CharReception_Callback+0x1e0>)
 801f2c2:	701a      	strb	r2, [r3, #0]
}
 801f2c4:	f000 bc1d 	b.w	801fb02 <ez_USART_CharReception_Callback+0x88e>
		else if(ez_u8AddrRdCnt == 2)	ez_u32Addr = (ez_u8Rx << 24);	// MSB
 801f2c8:	4b61      	ldr	r3, [pc, #388]	@ (801f450 <ez_USART_CharReception_Callback+0x1dc>)
 801f2ca:	781b      	ldrb	r3, [r3, #0]
 801f2cc:	2b02      	cmp	r3, #2
 801f2ce:	d106      	bne.n	801f2de <ez_USART_CharReception_Callback+0x6a>
 801f2d0:	4b5e      	ldr	r3, [pc, #376]	@ (801f44c <ez_USART_CharReception_Callback+0x1d8>)
 801f2d2:	781b      	ldrb	r3, [r3, #0]
 801f2d4:	061b      	lsls	r3, r3, #24
 801f2d6:	4a60      	ldr	r2, [pc, #384]	@ (801f458 <ez_USART_CharReception_Callback+0x1e4>)
 801f2d8:	6013      	str	r3, [r2, #0]
}
 801f2da:	f000 bc12 	b.w	801fb02 <ez_USART_CharReception_Callback+0x88e>
		else if(ez_u8AddrRdCnt == 3)	ez_u32Addr |= (ez_u8Rx << 16);
 801f2de:	4b5c      	ldr	r3, [pc, #368]	@ (801f450 <ez_USART_CharReception_Callback+0x1dc>)
 801f2e0:	781b      	ldrb	r3, [r3, #0]
 801f2e2:	2b03      	cmp	r3, #3
 801f2e4:	d109      	bne.n	801f2fa <ez_USART_CharReception_Callback+0x86>
 801f2e6:	4b59      	ldr	r3, [pc, #356]	@ (801f44c <ez_USART_CharReception_Callback+0x1d8>)
 801f2e8:	781b      	ldrb	r3, [r3, #0]
 801f2ea:	041a      	lsls	r2, r3, #16
 801f2ec:	4b5a      	ldr	r3, [pc, #360]	@ (801f458 <ez_USART_CharReception_Callback+0x1e4>)
 801f2ee:	681b      	ldr	r3, [r3, #0]
 801f2f0:	4313      	orrs	r3, r2
 801f2f2:	4a59      	ldr	r2, [pc, #356]	@ (801f458 <ez_USART_CharReception_Callback+0x1e4>)
 801f2f4:	6013      	str	r3, [r2, #0]
}
 801f2f6:	f000 bc04 	b.w	801fb02 <ez_USART_CharReception_Callback+0x88e>
		else if(ez_u8AddrRdCnt == 4)	ez_u32Addr |= (ez_u8Rx << 8);
 801f2fa:	4b55      	ldr	r3, [pc, #340]	@ (801f450 <ez_USART_CharReception_Callback+0x1dc>)
 801f2fc:	781b      	ldrb	r3, [r3, #0]
 801f2fe:	2b04      	cmp	r3, #4
 801f300:	d108      	bne.n	801f314 <ez_USART_CharReception_Callback+0xa0>
 801f302:	4b52      	ldr	r3, [pc, #328]	@ (801f44c <ez_USART_CharReception_Callback+0x1d8>)
 801f304:	781b      	ldrb	r3, [r3, #0]
 801f306:	021a      	lsls	r2, r3, #8
 801f308:	4b53      	ldr	r3, [pc, #332]	@ (801f458 <ez_USART_CharReception_Callback+0x1e4>)
 801f30a:	681b      	ldr	r3, [r3, #0]
 801f30c:	4313      	orrs	r3, r2
 801f30e:	4a52      	ldr	r2, [pc, #328]	@ (801f458 <ez_USART_CharReception_Callback+0x1e4>)
 801f310:	6013      	str	r3, [r2, #0]
}
 801f312:	e3f6      	b.n	801fb02 <ez_USART_CharReception_Callback+0x88e>
		else if(ez_u8AddrRdCnt == 5)	ez_u32Addr |= ez_u8Rx;			// LSB
 801f314:	4b4e      	ldr	r3, [pc, #312]	@ (801f450 <ez_USART_CharReception_Callback+0x1dc>)
 801f316:	781b      	ldrb	r3, [r3, #0]
 801f318:	2b05      	cmp	r3, #5
 801f31a:	d108      	bne.n	801f32e <ez_USART_CharReception_Callback+0xba>
 801f31c:	4b4b      	ldr	r3, [pc, #300]	@ (801f44c <ez_USART_CharReception_Callback+0x1d8>)
 801f31e:	781b      	ldrb	r3, [r3, #0]
 801f320:	461a      	mov	r2, r3
 801f322:	4b4d      	ldr	r3, [pc, #308]	@ (801f458 <ez_USART_CharReception_Callback+0x1e4>)
 801f324:	681b      	ldr	r3, [r3, #0]
 801f326:	4313      	orrs	r3, r2
 801f328:	4a4b      	ldr	r2, [pc, #300]	@ (801f458 <ez_USART_CharReception_Callback+0x1e4>)
 801f32a:	6013      	str	r3, [r2, #0]
}
 801f32c:	e3e9      	b.n	801fb02 <ez_USART_CharReception_Callback+0x88e>
		else if(ez_u8AddrRdCnt == 6) {
 801f32e:	4b48      	ldr	r3, [pc, #288]	@ (801f450 <ez_USART_CharReception_Callback+0x1dc>)
 801f330:	781b      	ldrb	r3, [r3, #0]
 801f332:	2b06      	cmp	r3, #6
 801f334:	f040 818c 	bne.w	801f650 <ez_USART_CharReception_Callback+0x3dc>
			if(ez_u8Rx == CMD_READ1B) {
 801f338:	4b44      	ldr	r3, [pc, #272]	@ (801f44c <ez_USART_CharReception_Callback+0x1d8>)
 801f33a:	781b      	ldrb	r3, [r3, #0]
 801f33c:	2b12      	cmp	r3, #18
 801f33e:	d11a      	bne.n	801f376 <ez_USART_CharReception_Callback+0x102>
				if(!ez_u8ErrorFlag) {	// v10.1
 801f340:	4b46      	ldr	r3, [pc, #280]	@ (801f45c <ez_USART_CharReception_Callback+0x1e8>)
 801f342:	781b      	ldrb	r3, [r3, #0]
 801f344:	2b00      	cmp	r3, #0
 801f346:	d10f      	bne.n	801f368 <ez_USART_CharReception_Callback+0xf4>
						ez_u8Data = *(uint8_t *)ez_u32Addr;
 801f348:	4b43      	ldr	r3, [pc, #268]	@ (801f458 <ez_USART_CharReception_Callback+0x1e4>)
 801f34a:	681b      	ldr	r3, [r3, #0]
 801f34c:	781a      	ldrb	r2, [r3, #0]
 801f34e:	4b44      	ldr	r3, [pc, #272]	@ (801f460 <ez_USART_CharReception_Callback+0x1ec>)
 801f350:	701a      	strb	r2, [r3, #0]
						easyDSP_AddRing(ez_u8Data);
 801f352:	4b43      	ldr	r3, [pc, #268]	@ (801f460 <ez_USART_CharReception_Callback+0x1ec>)
 801f354:	781b      	ldrb	r3, [r3, #0]
 801f356:	4618      	mov	r0, r3
 801f358:	f7ff fee4 	bl	801f124 <easyDSP_AddRing>
						easyDSP_AddRing(CMD_FB_READ);
 801f35c:	200d      	movs	r0, #13
 801f35e:	f7ff fee1 	bl	801f124 <easyDSP_AddRing>
						easyDSP_Tx_Start();
 801f362:	f7ff ff0b 	bl	801f17c <easyDSP_Tx_Start>
 801f366:	e002      	b.n	801f36e <ez_USART_CharReception_Callback+0xfa>
				else ez_u8ErrorFlag = 0;
 801f368:	4b3c      	ldr	r3, [pc, #240]	@ (801f45c <ez_USART_CharReception_Callback+0x1e8>)
 801f36a:	2200      	movs	r2, #0
 801f36c:	701a      	strb	r2, [r3, #0]
				ez_u8State = STAT_INIT;
 801f36e:	4b36      	ldr	r3, [pc, #216]	@ (801f448 <ez_USART_CharReception_Callback+0x1d4>)
 801f370:	2200      	movs	r2, #0
 801f372:	701a      	strb	r2, [r3, #0]
}
 801f374:	e3c5      	b.n	801fb02 <ez_USART_CharReception_Callback+0x88e>
			else if(ez_u8Rx == CMD_READ2B) {
 801f376:	4b35      	ldr	r3, [pc, #212]	@ (801f44c <ez_USART_CharReception_Callback+0x1d8>)
 801f378:	781b      	ldrb	r3, [r3, #0]
 801f37a:	2bdb      	cmp	r3, #219	@ 0xdb
 801f37c:	d129      	bne.n	801f3d2 <ez_USART_CharReception_Callback+0x15e>
				if(!ez_u8ErrorFlag && (ez_u32Addr % 2 == 0)) { 	// v10.1
 801f37e:	4b37      	ldr	r3, [pc, #220]	@ (801f45c <ez_USART_CharReception_Callback+0x1e8>)
 801f380:	781b      	ldrb	r3, [r3, #0]
 801f382:	2b00      	cmp	r3, #0
 801f384:	d11e      	bne.n	801f3c4 <ez_USART_CharReception_Callback+0x150>
 801f386:	4b34      	ldr	r3, [pc, #208]	@ (801f458 <ez_USART_CharReception_Callback+0x1e4>)
 801f388:	681b      	ldr	r3, [r3, #0]
 801f38a:	f003 0301 	and.w	r3, r3, #1
 801f38e:	2b00      	cmp	r3, #0
 801f390:	d118      	bne.n	801f3c4 <ez_USART_CharReception_Callback+0x150>
						ez_u16Data = *(uint16_t *)ez_u32Addr;
 801f392:	4b31      	ldr	r3, [pc, #196]	@ (801f458 <ez_USART_CharReception_Callback+0x1e4>)
 801f394:	681b      	ldr	r3, [r3, #0]
 801f396:	881a      	ldrh	r2, [r3, #0]
 801f398:	4b32      	ldr	r3, [pc, #200]	@ (801f464 <ez_USART_CharReception_Callback+0x1f0>)
 801f39a:	801a      	strh	r2, [r3, #0]
						easyDSP_AddRing(ez_u16Data >> 8);		// MSB
 801f39c:	4b31      	ldr	r3, [pc, #196]	@ (801f464 <ez_USART_CharReception_Callback+0x1f0>)
 801f39e:	881b      	ldrh	r3, [r3, #0]
 801f3a0:	0a1b      	lsrs	r3, r3, #8
 801f3a2:	b29b      	uxth	r3, r3
 801f3a4:	b2db      	uxtb	r3, r3
 801f3a6:	4618      	mov	r0, r3
 801f3a8:	f7ff febc 	bl	801f124 <easyDSP_AddRing>
						easyDSP_AddRing(ez_u16Data);			// LSB
 801f3ac:	4b2d      	ldr	r3, [pc, #180]	@ (801f464 <ez_USART_CharReception_Callback+0x1f0>)
 801f3ae:	881b      	ldrh	r3, [r3, #0]
 801f3b0:	b2db      	uxtb	r3, r3
 801f3b2:	4618      	mov	r0, r3
 801f3b4:	f7ff feb6 	bl	801f124 <easyDSP_AddRing>
						easyDSP_AddRing(CMD_FB_READ);
 801f3b8:	200d      	movs	r0, #13
 801f3ba:	f7ff feb3 	bl	801f124 <easyDSP_AddRing>
						easyDSP_Tx_Start();
 801f3be:	f7ff fedd 	bl	801f17c <easyDSP_Tx_Start>
 801f3c2:	e002      	b.n	801f3ca <ez_USART_CharReception_Callback+0x156>
				else ez_u8ErrorFlag = 0;
 801f3c4:	4b25      	ldr	r3, [pc, #148]	@ (801f45c <ez_USART_CharReception_Callback+0x1e8>)
 801f3c6:	2200      	movs	r2, #0
 801f3c8:	701a      	strb	r2, [r3, #0]
				ez_u8State = STAT_INIT;
 801f3ca:	4b1f      	ldr	r3, [pc, #124]	@ (801f448 <ez_USART_CharReception_Callback+0x1d4>)
 801f3cc:	2200      	movs	r2, #0
 801f3ce:	701a      	strb	r2, [r3, #0]
}
 801f3d0:	e397      	b.n	801fb02 <ez_USART_CharReception_Callback+0x88e>
			else if(ez_u8Rx == CMD_READ4B) {
 801f3d2:	4b1e      	ldr	r3, [pc, #120]	@ (801f44c <ez_USART_CharReception_Callback+0x1d8>)
 801f3d4:	781b      	ldrb	r3, [r3, #0]
 801f3d6:	2bc3      	cmp	r3, #195	@ 0xc3
 801f3d8:	d148      	bne.n	801f46c <ez_USART_CharReception_Callback+0x1f8>
				if(!ez_u8ErrorFlag && (ez_u32Addr % 4 == 0)) { 	// v10.1
 801f3da:	4b20      	ldr	r3, [pc, #128]	@ (801f45c <ez_USART_CharReception_Callback+0x1e8>)
 801f3dc:	781b      	ldrb	r3, [r3, #0]
 801f3de:	2b00      	cmp	r3, #0
 801f3e0:	d12b      	bne.n	801f43a <ez_USART_CharReception_Callback+0x1c6>
 801f3e2:	4b1d      	ldr	r3, [pc, #116]	@ (801f458 <ez_USART_CharReception_Callback+0x1e4>)
 801f3e4:	681b      	ldr	r3, [r3, #0]
 801f3e6:	f003 0303 	and.w	r3, r3, #3
 801f3ea:	2b00      	cmp	r3, #0
 801f3ec:	d125      	bne.n	801f43a <ez_USART_CharReception_Callback+0x1c6>
						ez_u32Data = *(uint32_t *)ez_u32Addr;
 801f3ee:	4b1a      	ldr	r3, [pc, #104]	@ (801f458 <ez_USART_CharReception_Callback+0x1e4>)
 801f3f0:	681b      	ldr	r3, [r3, #0]
 801f3f2:	681b      	ldr	r3, [r3, #0]
 801f3f4:	4a1c      	ldr	r2, [pc, #112]	@ (801f468 <ez_USART_CharReception_Callback+0x1f4>)
 801f3f6:	6013      	str	r3, [r2, #0]
						easyDSP_AddRing(ez_u32Data >> 24);		// MSB
 801f3f8:	4b1b      	ldr	r3, [pc, #108]	@ (801f468 <ez_USART_CharReception_Callback+0x1f4>)
 801f3fa:	681b      	ldr	r3, [r3, #0]
 801f3fc:	0e1b      	lsrs	r3, r3, #24
 801f3fe:	b2db      	uxtb	r3, r3
 801f400:	4618      	mov	r0, r3
 801f402:	f7ff fe8f 	bl	801f124 <easyDSP_AddRing>
						easyDSP_AddRing(ez_u32Data >> 16);
 801f406:	4b18      	ldr	r3, [pc, #96]	@ (801f468 <ez_USART_CharReception_Callback+0x1f4>)
 801f408:	681b      	ldr	r3, [r3, #0]
 801f40a:	0c1b      	lsrs	r3, r3, #16
 801f40c:	b2db      	uxtb	r3, r3
 801f40e:	4618      	mov	r0, r3
 801f410:	f7ff fe88 	bl	801f124 <easyDSP_AddRing>
						easyDSP_AddRing(ez_u32Data >> 8);
 801f414:	4b14      	ldr	r3, [pc, #80]	@ (801f468 <ez_USART_CharReception_Callback+0x1f4>)
 801f416:	681b      	ldr	r3, [r3, #0]
 801f418:	0a1b      	lsrs	r3, r3, #8
 801f41a:	b2db      	uxtb	r3, r3
 801f41c:	4618      	mov	r0, r3
 801f41e:	f7ff fe81 	bl	801f124 <easyDSP_AddRing>
						easyDSP_AddRing(ez_u32Data);			// LSB
 801f422:	4b11      	ldr	r3, [pc, #68]	@ (801f468 <ez_USART_CharReception_Callback+0x1f4>)
 801f424:	681b      	ldr	r3, [r3, #0]
 801f426:	b2db      	uxtb	r3, r3
 801f428:	4618      	mov	r0, r3
 801f42a:	f7ff fe7b 	bl	801f124 <easyDSP_AddRing>
						easyDSP_AddRing(CMD_FB_READ);
 801f42e:	200d      	movs	r0, #13
 801f430:	f7ff fe78 	bl	801f124 <easyDSP_AddRing>
						easyDSP_Tx_Start();
 801f434:	f7ff fea2 	bl	801f17c <easyDSP_Tx_Start>
 801f438:	e002      	b.n	801f440 <ez_USART_CharReception_Callback+0x1cc>
				else ez_u8ErrorFlag = 0;
 801f43a:	4b08      	ldr	r3, [pc, #32]	@ (801f45c <ez_USART_CharReception_Callback+0x1e8>)
 801f43c:	2200      	movs	r2, #0
 801f43e:	701a      	strb	r2, [r3, #0]
				ez_u8State = STAT_INIT;
 801f440:	4b01      	ldr	r3, [pc, #4]	@ (801f448 <ez_USART_CharReception_Callback+0x1d4>)
 801f442:	2200      	movs	r2, #0
 801f444:	701a      	strb	r2, [r3, #0]
}
 801f446:	e35c      	b.n	801fb02 <ez_USART_CharReception_Callback+0x88e>
 801f448:	20001121 	.word	0x20001121
 801f44c:	20001120 	.word	0x20001120
 801f450:	20001128 	.word	0x20001128
 801f454:	20001148 	.word	0x20001148
 801f458:	20001124 	.word	0x20001124
 801f45c:	200011d1 	.word	0x200011d1
 801f460:	2000112a 	.word	0x2000112a
 801f464:	2000112c 	.word	0x2000112c
 801f468:	20001130 	.word	0x20001130
			else if(ez_u8Rx == CMD_READ8B) {
 801f46c:	4ba9      	ldr	r3, [pc, #676]	@ (801f714 <ez_USART_CharReception_Callback+0x4a0>)
 801f46e:	781b      	ldrb	r3, [r3, #0]
 801f470:	2b8b      	cmp	r3, #139	@ 0x8b
 801f472:	f040 8086 	bne.w	801f582 <ez_USART_CharReception_Callback+0x30e>
				if(!ez_u8ErrorFlag && (ez_u32Addr % 8 == 0)) { 	// v10.1
 801f476:	4ba8      	ldr	r3, [pc, #672]	@ (801f718 <ez_USART_CharReception_Callback+0x4a4>)
 801f478:	781b      	ldrb	r3, [r3, #0]
 801f47a:	2b00      	cmp	r3, #0
 801f47c:	d17a      	bne.n	801f574 <ez_USART_CharReception_Callback+0x300>
 801f47e:	4ba7      	ldr	r3, [pc, #668]	@ (801f71c <ez_USART_CharReception_Callback+0x4a8>)
 801f480:	681b      	ldr	r3, [r3, #0]
 801f482:	f003 0307 	and.w	r3, r3, #7
 801f486:	2b00      	cmp	r3, #0
 801f488:	d174      	bne.n	801f574 <ez_USART_CharReception_Callback+0x300>
						ez_u64Data = *(uint64_t*)ez_u32Addr;
 801f48a:	4ba4      	ldr	r3, [pc, #656]	@ (801f71c <ez_USART_CharReception_Callback+0x4a8>)
 801f48c:	681b      	ldr	r3, [r3, #0]
 801f48e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f492:	49a3      	ldr	r1, [pc, #652]	@ (801f720 <ez_USART_CharReception_Callback+0x4ac>)
 801f494:	e9c1 2300 	strd	r2, r3, [r1]
						easyDSP_AddRing(ez_u64Data >> (8*7));	// MSB
 801f498:	4ba1      	ldr	r3, [pc, #644]	@ (801f720 <ez_USART_CharReception_Callback+0x4ac>)
 801f49a:	e9d3 0100 	ldrd	r0, r1, [r3]
 801f49e:	f04f 0200 	mov.w	r2, #0
 801f4a2:	f04f 0300 	mov.w	r3, #0
 801f4a6:	0e0a      	lsrs	r2, r1, #24
 801f4a8:	2300      	movs	r3, #0
 801f4aa:	b2d3      	uxtb	r3, r2
 801f4ac:	4618      	mov	r0, r3
 801f4ae:	f7ff fe39 	bl	801f124 <easyDSP_AddRing>
						easyDSP_AddRing(ez_u64Data >> (8*6));
 801f4b2:	4b9b      	ldr	r3, [pc, #620]	@ (801f720 <ez_USART_CharReception_Callback+0x4ac>)
 801f4b4:	e9d3 0100 	ldrd	r0, r1, [r3]
 801f4b8:	f04f 0200 	mov.w	r2, #0
 801f4bc:	f04f 0300 	mov.w	r3, #0
 801f4c0:	0c0a      	lsrs	r2, r1, #16
 801f4c2:	2300      	movs	r3, #0
 801f4c4:	b2d3      	uxtb	r3, r2
 801f4c6:	4618      	mov	r0, r3
 801f4c8:	f7ff fe2c 	bl	801f124 <easyDSP_AddRing>
						easyDSP_AddRing(ez_u64Data >> (8*5));
 801f4cc:	4b94      	ldr	r3, [pc, #592]	@ (801f720 <ez_USART_CharReception_Callback+0x4ac>)
 801f4ce:	e9d3 0100 	ldrd	r0, r1, [r3]
 801f4d2:	f04f 0200 	mov.w	r2, #0
 801f4d6:	f04f 0300 	mov.w	r3, #0
 801f4da:	0a0a      	lsrs	r2, r1, #8
 801f4dc:	2300      	movs	r3, #0
 801f4de:	b2d3      	uxtb	r3, r2
 801f4e0:	4618      	mov	r0, r3
 801f4e2:	f7ff fe1f 	bl	801f124 <easyDSP_AddRing>
						easyDSP_AddRing(ez_u64Data >> (8*4));
 801f4e6:	4b8e      	ldr	r3, [pc, #568]	@ (801f720 <ez_USART_CharReception_Callback+0x4ac>)
 801f4e8:	e9d3 0100 	ldrd	r0, r1, [r3]
 801f4ec:	f04f 0200 	mov.w	r2, #0
 801f4f0:	f04f 0300 	mov.w	r3, #0
 801f4f4:	000a      	movs	r2, r1
 801f4f6:	2300      	movs	r3, #0
 801f4f8:	b2d3      	uxtb	r3, r2
 801f4fa:	4618      	mov	r0, r3
 801f4fc:	f7ff fe12 	bl	801f124 <easyDSP_AddRing>
						easyDSP_AddRing(ez_u64Data >> (8*3));
 801f500:	4b87      	ldr	r3, [pc, #540]	@ (801f720 <ez_USART_CharReception_Callback+0x4ac>)
 801f502:	e9d3 0100 	ldrd	r0, r1, [r3]
 801f506:	f04f 0200 	mov.w	r2, #0
 801f50a:	f04f 0300 	mov.w	r3, #0
 801f50e:	0e02      	lsrs	r2, r0, #24
 801f510:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 801f514:	0e0b      	lsrs	r3, r1, #24
 801f516:	b2d3      	uxtb	r3, r2
 801f518:	4618      	mov	r0, r3
 801f51a:	f7ff fe03 	bl	801f124 <easyDSP_AddRing>
						easyDSP_AddRing(ez_u64Data >> (8*2));
 801f51e:	4b80      	ldr	r3, [pc, #512]	@ (801f720 <ez_USART_CharReception_Callback+0x4ac>)
 801f520:	e9d3 0100 	ldrd	r0, r1, [r3]
 801f524:	f04f 0200 	mov.w	r2, #0
 801f528:	f04f 0300 	mov.w	r3, #0
 801f52c:	0c02      	lsrs	r2, r0, #16
 801f52e:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 801f532:	0c0b      	lsrs	r3, r1, #16
 801f534:	b2d3      	uxtb	r3, r2
 801f536:	4618      	mov	r0, r3
 801f538:	f7ff fdf4 	bl	801f124 <easyDSP_AddRing>
						easyDSP_AddRing(ez_u64Data >> (8*1));
 801f53c:	4b78      	ldr	r3, [pc, #480]	@ (801f720 <ez_USART_CharReception_Callback+0x4ac>)
 801f53e:	e9d3 0100 	ldrd	r0, r1, [r3]
 801f542:	f04f 0200 	mov.w	r2, #0
 801f546:	f04f 0300 	mov.w	r3, #0
 801f54a:	0a02      	lsrs	r2, r0, #8
 801f54c:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 801f550:	0a0b      	lsrs	r3, r1, #8
 801f552:	b2d3      	uxtb	r3, r2
 801f554:	4618      	mov	r0, r3
 801f556:	f7ff fde5 	bl	801f124 <easyDSP_AddRing>
						easyDSP_AddRing(ez_u64Data);			// LSB
 801f55a:	4b71      	ldr	r3, [pc, #452]	@ (801f720 <ez_USART_CharReception_Callback+0x4ac>)
 801f55c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f560:	b2d3      	uxtb	r3, r2
 801f562:	4618      	mov	r0, r3
 801f564:	f7ff fdde 	bl	801f124 <easyDSP_AddRing>
						easyDSP_AddRing(CMD_FB_READ);
 801f568:	200d      	movs	r0, #13
 801f56a:	f7ff fddb 	bl	801f124 <easyDSP_AddRing>
						easyDSP_Tx_Start();
 801f56e:	f7ff fe05 	bl	801f17c <easyDSP_Tx_Start>
 801f572:	e002      	b.n	801f57a <ez_USART_CharReception_Callback+0x306>
				else ez_u8ErrorFlag = 0;
 801f574:	4b68      	ldr	r3, [pc, #416]	@ (801f718 <ez_USART_CharReception_Callback+0x4a4>)
 801f576:	2200      	movs	r2, #0
 801f578:	701a      	strb	r2, [r3, #0]
				ez_u8State = STAT_INIT;
 801f57a:	4b6a      	ldr	r3, [pc, #424]	@ (801f724 <ez_USART_CharReception_Callback+0x4b0>)
 801f57c:	2200      	movs	r2, #0
 801f57e:	701a      	strb	r2, [r3, #0]
}
 801f580:	e2bf      	b.n	801fb02 <ez_USART_CharReception_Callback+0x88e>
			else if(ez_u8Rx == CMD_READ128B) {
 801f582:	4b64      	ldr	r3, [pc, #400]	@ (801f714 <ez_USART_CharReception_Callback+0x4a0>)
 801f584:	781b      	ldrb	r3, [r3, #0]
 801f586:	2ba5      	cmp	r3, #165	@ 0xa5
 801f588:	d132      	bne.n	801f5f0 <ez_USART_CharReception_Callback+0x37c>
				if(!ez_u8ErrorFlag) {
 801f58a:	4b63      	ldr	r3, [pc, #396]	@ (801f718 <ez_USART_CharReception_Callback+0x4a4>)
 801f58c:	781b      	ldrb	r3, [r3, #0]
 801f58e:	2b00      	cmp	r3, #0
 801f590:	d127      	bne.n	801f5e2 <ez_USART_CharReception_Callback+0x36e>
						for(ez_u8MultiReadingIndex = 0; ez_u8MultiReadingIndex < ez_u8MultiReadingCount; ez_u8MultiReadingIndex++) {
 801f592:	4b65      	ldr	r3, [pc, #404]	@ (801f728 <ez_USART_CharReception_Callback+0x4b4>)
 801f594:	2200      	movs	r2, #0
 801f596:	701a      	strb	r2, [r3, #0]
 801f598:	e014      	b.n	801f5c4 <ez_USART_CharReception_Callback+0x350>
							ez_u8Data = *(uint8_t*)ez_u32Addr;
 801f59a:	4b60      	ldr	r3, [pc, #384]	@ (801f71c <ez_USART_CharReception_Callback+0x4a8>)
 801f59c:	681b      	ldr	r3, [r3, #0]
 801f59e:	781a      	ldrb	r2, [r3, #0]
 801f5a0:	4b62      	ldr	r3, [pc, #392]	@ (801f72c <ez_USART_CharReception_Callback+0x4b8>)
 801f5a2:	701a      	strb	r2, [r3, #0]
							easyDSP_AddRing(ez_u8Data);	// MSB
 801f5a4:	4b61      	ldr	r3, [pc, #388]	@ (801f72c <ez_USART_CharReception_Callback+0x4b8>)
 801f5a6:	781b      	ldrb	r3, [r3, #0]
 801f5a8:	4618      	mov	r0, r3
 801f5aa:	f7ff fdbb 	bl	801f124 <easyDSP_AddRing>
							ez_u32Addr++;
 801f5ae:	4b5b      	ldr	r3, [pc, #364]	@ (801f71c <ez_USART_CharReception_Callback+0x4a8>)
 801f5b0:	681b      	ldr	r3, [r3, #0]
 801f5b2:	3301      	adds	r3, #1
 801f5b4:	4a59      	ldr	r2, [pc, #356]	@ (801f71c <ez_USART_CharReception_Callback+0x4a8>)
 801f5b6:	6013      	str	r3, [r2, #0]
						for(ez_u8MultiReadingIndex = 0; ez_u8MultiReadingIndex < ez_u8MultiReadingCount; ez_u8MultiReadingIndex++) {
 801f5b8:	4b5b      	ldr	r3, [pc, #364]	@ (801f728 <ez_USART_CharReception_Callback+0x4b4>)
 801f5ba:	781b      	ldrb	r3, [r3, #0]
 801f5bc:	3301      	adds	r3, #1
 801f5be:	b2da      	uxtb	r2, r3
 801f5c0:	4b59      	ldr	r3, [pc, #356]	@ (801f728 <ez_USART_CharReception_Callback+0x4b4>)
 801f5c2:	701a      	strb	r2, [r3, #0]
 801f5c4:	4b58      	ldr	r3, [pc, #352]	@ (801f728 <ez_USART_CharReception_Callback+0x4b4>)
 801f5c6:	781a      	ldrb	r2, [r3, #0]
 801f5c8:	4b59      	ldr	r3, [pc, #356]	@ (801f730 <ez_USART_CharReception_Callback+0x4bc>)
 801f5ca:	781b      	ldrb	r3, [r3, #0]
 801f5cc:	429a      	cmp	r2, r3
 801f5ce:	d3e4      	bcc.n	801f59a <ez_USART_CharReception_Callback+0x326>
						easyDSP_AddRing(CMD_FB_READ);
 801f5d0:	200d      	movs	r0, #13
 801f5d2:	f7ff fda7 	bl	801f124 <easyDSP_AddRing>
						easyDSP_Tx_Start();
 801f5d6:	f7ff fdd1 	bl	801f17c <easyDSP_Tx_Start>
						ez_u8MultiReadingCount = EZ_TX_BUFF_COUNT - 1;
 801f5da:	4b55      	ldr	r3, [pc, #340]	@ (801f730 <ez_USART_CharReception_Callback+0x4bc>)
 801f5dc:	2280      	movs	r2, #128	@ 0x80
 801f5de:	701a      	strb	r2, [r3, #0]
 801f5e0:	e002      	b.n	801f5e8 <ez_USART_CharReception_Callback+0x374>
				else ez_u8ErrorFlag = 0;
 801f5e2:	4b4d      	ldr	r3, [pc, #308]	@ (801f718 <ez_USART_CharReception_Callback+0x4a4>)
 801f5e4:	2200      	movs	r2, #0
 801f5e6:	701a      	strb	r2, [r3, #0]
				ez_u8State = STAT_INIT;
 801f5e8:	4b4e      	ldr	r3, [pc, #312]	@ (801f724 <ez_USART_CharReception_Callback+0x4b0>)
 801f5ea:	2200      	movs	r2, #0
 801f5ec:	701a      	strb	r2, [r3, #0]
}
 801f5ee:	e288      	b.n	801fb02 <ez_USART_CharReception_Callback+0x88e>
			else if(ez_u8Rx == CMD_DATA1B) {
 801f5f0:	4b48      	ldr	r3, [pc, #288]	@ (801f714 <ez_USART_CharReception_Callback+0x4a0>)
 801f5f2:	781b      	ldrb	r3, [r3, #0]
 801f5f4:	2b30      	cmp	r3, #48	@ 0x30
 801f5f6:	d106      	bne.n	801f606 <ez_USART_CharReception_Callback+0x392>
				ez_u8State = STAT_DATA1B;
 801f5f8:	4b4a      	ldr	r3, [pc, #296]	@ (801f724 <ez_USART_CharReception_Callback+0x4b0>)
 801f5fa:	2206      	movs	r2, #6
 801f5fc:	701a      	strb	r2, [r3, #0]
				ez_u8DataRdCnt = 0;
 801f5fe:	4b4d      	ldr	r3, [pc, #308]	@ (801f734 <ez_USART_CharReception_Callback+0x4c0>)
 801f600:	2200      	movs	r2, #0
 801f602:	701a      	strb	r2, [r3, #0]
}
 801f604:	e27d      	b.n	801fb02 <ez_USART_CharReception_Callback+0x88e>
			else if(ez_u8Rx == CMD_DATA2B) {
 801f606:	4b43      	ldr	r3, [pc, #268]	@ (801f714 <ez_USART_CharReception_Callback+0x4a0>)
 801f608:	781b      	ldrb	r3, [r3, #0]
 801f60a:	2bbd      	cmp	r3, #189	@ 0xbd
 801f60c:	d106      	bne.n	801f61c <ez_USART_CharReception_Callback+0x3a8>
				ez_u8State = STAT_DATA2B;
 801f60e:	4b45      	ldr	r3, [pc, #276]	@ (801f724 <ez_USART_CharReception_Callback+0x4b0>)
 801f610:	2202      	movs	r2, #2
 801f612:	701a      	strb	r2, [r3, #0]
				ez_u8DataRdCnt = 0;
 801f614:	4b47      	ldr	r3, [pc, #284]	@ (801f734 <ez_USART_CharReception_Callback+0x4c0>)
 801f616:	2200      	movs	r2, #0
 801f618:	701a      	strb	r2, [r3, #0]
}
 801f61a:	e272      	b.n	801fb02 <ez_USART_CharReception_Callback+0x88e>
			else if(ez_u8Rx == CMD_DATA4B) {
 801f61c:	4b3d      	ldr	r3, [pc, #244]	@ (801f714 <ez_USART_CharReception_Callback+0x4a0>)
 801f61e:	781b      	ldrb	r3, [r3, #0]
 801f620:	2b99      	cmp	r3, #153	@ 0x99
 801f622:	d106      	bne.n	801f632 <ez_USART_CharReception_Callback+0x3be>
				ez_u8State = STAT_DATA4B;
 801f624:	4b3f      	ldr	r3, [pc, #252]	@ (801f724 <ez_USART_CharReception_Callback+0x4b0>)
 801f626:	2203      	movs	r2, #3
 801f628:	701a      	strb	r2, [r3, #0]
				ez_u8DataRdCnt = 0;
 801f62a:	4b42      	ldr	r3, [pc, #264]	@ (801f734 <ez_USART_CharReception_Callback+0x4c0>)
 801f62c:	2200      	movs	r2, #0
 801f62e:	701a      	strb	r2, [r3, #0]
}
 801f630:	e267      	b.n	801fb02 <ez_USART_CharReception_Callback+0x88e>
			else if(ez_u8Rx == CMD_DATA8B) {
 801f632:	4b38      	ldr	r3, [pc, #224]	@ (801f714 <ez_USART_CharReception_Callback+0x4a0>)
 801f634:	781b      	ldrb	r3, [r3, #0]
 801f636:	2b64      	cmp	r3, #100	@ 0x64
 801f638:	d106      	bne.n	801f648 <ez_USART_CharReception_Callback+0x3d4>
				ez_u8State = STAT_DATA8B;
 801f63a:	4b3a      	ldr	r3, [pc, #232]	@ (801f724 <ez_USART_CharReception_Callback+0x4b0>)
 801f63c:	2205      	movs	r2, #5
 801f63e:	701a      	strb	r2, [r3, #0]
				ez_u8DataRdCnt = 0;
 801f640:	4b3c      	ldr	r3, [pc, #240]	@ (801f734 <ez_USART_CharReception_Callback+0x4c0>)
 801f642:	2200      	movs	r2, #0
 801f644:	701a      	strb	r2, [r3, #0]
}
 801f646:	e25c      	b.n	801fb02 <ez_USART_CharReception_Callback+0x88e>
				ez_u8State = STAT_INIT;
 801f648:	4b36      	ldr	r3, [pc, #216]	@ (801f724 <ez_USART_CharReception_Callback+0x4b0>)
 801f64a:	2200      	movs	r2, #0
 801f64c:	701a      	strb	r2, [r3, #0]
}
 801f64e:	e258      	b.n	801fb02 <ez_USART_CharReception_Callback+0x88e>
		else ez_u8State = STAT_INIT;
 801f650:	4b34      	ldr	r3, [pc, #208]	@ (801f724 <ez_USART_CharReception_Callback+0x4b0>)
 801f652:	2200      	movs	r2, #0
 801f654:	701a      	strb	r2, [r3, #0]
}
 801f656:	e254      	b.n	801fb02 <ez_USART_CharReception_Callback+0x88e>
	else if(ez_u8State == STAT_DATA1B) {
 801f658:	4b32      	ldr	r3, [pc, #200]	@ (801f724 <ez_USART_CharReception_Callback+0x4b0>)
 801f65a:	781b      	ldrb	r3, [r3, #0]
 801f65c:	2b06      	cmp	r3, #6
 801f65e:	d16d      	bne.n	801f73c <ez_USART_CharReception_Callback+0x4c8>
		ez_u8DataRdCnt++;
 801f660:	4b34      	ldr	r3, [pc, #208]	@ (801f734 <ez_USART_CharReception_Callback+0x4c0>)
 801f662:	781b      	ldrb	r3, [r3, #0]
 801f664:	3301      	adds	r3, #1
 801f666:	b2da      	uxtb	r2, r3
 801f668:	4b32      	ldr	r3, [pc, #200]	@ (801f734 <ez_USART_CharReception_Callback+0x4c0>)
 801f66a:	701a      	strb	r2, [r3, #0]
		if(ez_u8DataRdCnt == 1)			ez_u8Data = ez_u8Rx;
 801f66c:	4b31      	ldr	r3, [pc, #196]	@ (801f734 <ez_USART_CharReception_Callback+0x4c0>)
 801f66e:	781b      	ldrb	r3, [r3, #0]
 801f670:	2b01      	cmp	r3, #1
 801f672:	d104      	bne.n	801f67e <ez_USART_CharReception_Callback+0x40a>
 801f674:	4b27      	ldr	r3, [pc, #156]	@ (801f714 <ez_USART_CharReception_Callback+0x4a0>)
 801f676:	781a      	ldrb	r2, [r3, #0]
 801f678:	4b2c      	ldr	r3, [pc, #176]	@ (801f72c <ez_USART_CharReception_Callback+0x4b8>)
 801f67a:	701a      	strb	r2, [r3, #0]
}
 801f67c:	e241      	b.n	801fb02 <ez_USART_CharReception_Callback+0x88e>
		else if(ez_u8DataRdCnt == 2)	ez_u16Chksum = ez_u8Rx << 8;	// MSB
 801f67e:	4b2d      	ldr	r3, [pc, #180]	@ (801f734 <ez_USART_CharReception_Callback+0x4c0>)
 801f680:	781b      	ldrb	r3, [r3, #0]
 801f682:	2b02      	cmp	r3, #2
 801f684:	d106      	bne.n	801f694 <ez_USART_CharReception_Callback+0x420>
 801f686:	4b23      	ldr	r3, [pc, #140]	@ (801f714 <ez_USART_CharReception_Callback+0x4a0>)
 801f688:	781b      	ldrb	r3, [r3, #0]
 801f68a:	021b      	lsls	r3, r3, #8
 801f68c:	b29a      	uxth	r2, r3
 801f68e:	4b2a      	ldr	r3, [pc, #168]	@ (801f738 <ez_USART_CharReception_Callback+0x4c4>)
 801f690:	801a      	strh	r2, [r3, #0]
}
 801f692:	e236      	b.n	801fb02 <ez_USART_CharReception_Callback+0x88e>
		else if(ez_u8DataRdCnt == 3)	ez_u16Chksum |= ez_u8Rx;		// LSB
 801f694:	4b27      	ldr	r3, [pc, #156]	@ (801f734 <ez_USART_CharReception_Callback+0x4c0>)
 801f696:	781b      	ldrb	r3, [r3, #0]
 801f698:	2b03      	cmp	r3, #3
 801f69a:	d109      	bne.n	801f6b0 <ez_USART_CharReception_Callback+0x43c>
 801f69c:	4b1d      	ldr	r3, [pc, #116]	@ (801f714 <ez_USART_CharReception_Callback+0x4a0>)
 801f69e:	781b      	ldrb	r3, [r3, #0]
 801f6a0:	461a      	mov	r2, r3
 801f6a2:	4b25      	ldr	r3, [pc, #148]	@ (801f738 <ez_USART_CharReception_Callback+0x4c4>)
 801f6a4:	881b      	ldrh	r3, [r3, #0]
 801f6a6:	4313      	orrs	r3, r2
 801f6a8:	b29a      	uxth	r2, r3
 801f6aa:	4b23      	ldr	r3, [pc, #140]	@ (801f738 <ez_USART_CharReception_Callback+0x4c4>)
 801f6ac:	801a      	strh	r2, [r3, #0]
}
 801f6ae:	e228      	b.n	801fb02 <ez_USART_CharReception_Callback+0x88e>
		else if(ez_u8DataRdCnt == 4) {
 801f6b0:	4b20      	ldr	r3, [pc, #128]	@ (801f734 <ez_USART_CharReception_Callback+0x4c0>)
 801f6b2:	781b      	ldrb	r3, [r3, #0]
 801f6b4:	2b04      	cmp	r3, #4
 801f6b6:	f040 8224 	bne.w	801fb02 <ez_USART_CharReception_Callback+0x88e>
			if(ez_u8Rx == CMD_WRITE) {
 801f6ba:	4b16      	ldr	r3, [pc, #88]	@ (801f714 <ez_USART_CharReception_Callback+0x4a0>)
 801f6bc:	781b      	ldrb	r3, [r3, #0]
 801f6be:	2b7e      	cmp	r3, #126	@ 0x7e
 801f6c0:	d123      	bne.n	801f70a <ez_USART_CharReception_Callback+0x496>
				if(ez_u16Chksum == ((ez_u32Addr + ez_u8Data) & 0xFFFF) && !ez_u8ErrorFlag) { // v10.1
 801f6c2:	4b1d      	ldr	r3, [pc, #116]	@ (801f738 <ez_USART_CharReception_Callback+0x4c4>)
 801f6c4:	881b      	ldrh	r3, [r3, #0]
 801f6c6:	461a      	mov	r2, r3
 801f6c8:	4b18      	ldr	r3, [pc, #96]	@ (801f72c <ez_USART_CharReception_Callback+0x4b8>)
 801f6ca:	781b      	ldrb	r3, [r3, #0]
 801f6cc:	4619      	mov	r1, r3
 801f6ce:	4b13      	ldr	r3, [pc, #76]	@ (801f71c <ez_USART_CharReception_Callback+0x4a8>)
 801f6d0:	681b      	ldr	r3, [r3, #0]
 801f6d2:	440b      	add	r3, r1
 801f6d4:	b29b      	uxth	r3, r3
 801f6d6:	429a      	cmp	r2, r3
 801f6d8:	d10f      	bne.n	801f6fa <ez_USART_CharReception_Callback+0x486>
 801f6da:	4b0f      	ldr	r3, [pc, #60]	@ (801f718 <ez_USART_CharReception_Callback+0x4a4>)
 801f6dc:	781b      	ldrb	r3, [r3, #0]
 801f6de:	2b00      	cmp	r3, #0
 801f6e0:	d10b      	bne.n	801f6fa <ez_USART_CharReception_Callback+0x486>
						*(uint8_t*)ez_u32Addr = ez_u8Data;
 801f6e2:	4b0e      	ldr	r3, [pc, #56]	@ (801f71c <ez_USART_CharReception_Callback+0x4a8>)
 801f6e4:	681b      	ldr	r3, [r3, #0]
 801f6e6:	461a      	mov	r2, r3
 801f6e8:	4b10      	ldr	r3, [pc, #64]	@ (801f72c <ez_USART_CharReception_Callback+0x4b8>)
 801f6ea:	781b      	ldrb	r3, [r3, #0]
 801f6ec:	7013      	strb	r3, [r2, #0]
						easyDSP_AddRing(CMD_FB_WRITE_OK);
 801f6ee:	200d      	movs	r0, #13
 801f6f0:	f7ff fd18 	bl	801f124 <easyDSP_AddRing>
						easyDSP_Tx_Start();
 801f6f4:	f7ff fd42 	bl	801f17c <easyDSP_Tx_Start>
 801f6f8:	e007      	b.n	801f70a <ez_USART_CharReception_Callback+0x496>
					ez_u8ErrorFlag = 0;
 801f6fa:	4b07      	ldr	r3, [pc, #28]	@ (801f718 <ez_USART_CharReception_Callback+0x4a4>)
 801f6fc:	2200      	movs	r2, #0
 801f6fe:	701a      	strb	r2, [r3, #0]
					easyDSP_AddRing(CMD_FB_WRITE_NG);
 801f700:	203c      	movs	r0, #60	@ 0x3c
 801f702:	f7ff fd0f 	bl	801f124 <easyDSP_AddRing>
					easyDSP_Tx_Start();
 801f706:	f7ff fd39 	bl	801f17c <easyDSP_Tx_Start>
			ez_u8State = STAT_INIT;
 801f70a:	4b06      	ldr	r3, [pc, #24]	@ (801f724 <ez_USART_CharReception_Callback+0x4b0>)
 801f70c:	2200      	movs	r2, #0
 801f70e:	701a      	strb	r2, [r3, #0]
}
 801f710:	e1f7      	b.n	801fb02 <ez_USART_CharReception_Callback+0x88e>
 801f712:	bf00      	nop
 801f714:	20001120 	.word	0x20001120
 801f718:	200011d1 	.word	0x200011d1
 801f71c:	20001124 	.word	0x20001124
 801f720:	20001138 	.word	0x20001138
 801f724:	20001121 	.word	0x20001121
 801f728:	20001149 	.word	0x20001149
 801f72c:	2000112a 	.word	0x2000112a
 801f730:	20000aa8 	.word	0x20000aa8
 801f734:	20001129 	.word	0x20001129
 801f738:	20001122 	.word	0x20001122
	else if(ez_u8State == STAT_DATA2B) {
 801f73c:	4b93      	ldr	r3, [pc, #588]	@ (801f98c <ez_USART_CharReception_Callback+0x718>)
 801f73e:	781b      	ldrb	r3, [r3, #0]
 801f740:	2b02      	cmp	r3, #2
 801f742:	d16e      	bne.n	801f822 <ez_USART_CharReception_Callback+0x5ae>
		ez_u8DataRdCnt++;
 801f744:	4b92      	ldr	r3, [pc, #584]	@ (801f990 <ez_USART_CharReception_Callback+0x71c>)
 801f746:	781b      	ldrb	r3, [r3, #0]
 801f748:	3301      	adds	r3, #1
 801f74a:	b2da      	uxtb	r2, r3
 801f74c:	4b90      	ldr	r3, [pc, #576]	@ (801f990 <ez_USART_CharReception_Callback+0x71c>)
 801f74e:	701a      	strb	r2, [r3, #0]
		if(ez_u8DataRdCnt == 1)			ez_u16Data = ez_u8Rx << 8; 		// MSB
 801f750:	4b8f      	ldr	r3, [pc, #572]	@ (801f990 <ez_USART_CharReception_Callback+0x71c>)
 801f752:	781b      	ldrb	r3, [r3, #0]
 801f754:	2b01      	cmp	r3, #1
 801f756:	d106      	bne.n	801f766 <ez_USART_CharReception_Callback+0x4f2>
 801f758:	4b8e      	ldr	r3, [pc, #568]	@ (801f994 <ez_USART_CharReception_Callback+0x720>)
 801f75a:	781b      	ldrb	r3, [r3, #0]
 801f75c:	021b      	lsls	r3, r3, #8
 801f75e:	b29a      	uxth	r2, r3
 801f760:	4b8d      	ldr	r3, [pc, #564]	@ (801f998 <ez_USART_CharReception_Callback+0x724>)
 801f762:	801a      	strh	r2, [r3, #0]
}
 801f764:	e1cd      	b.n	801fb02 <ez_USART_CharReception_Callback+0x88e>
		else if(ez_u8DataRdCnt == 2)	ez_u16Data |= ez_u8Rx; 			// LSB
 801f766:	4b8a      	ldr	r3, [pc, #552]	@ (801f990 <ez_USART_CharReception_Callback+0x71c>)
 801f768:	781b      	ldrb	r3, [r3, #0]
 801f76a:	2b02      	cmp	r3, #2
 801f76c:	d109      	bne.n	801f782 <ez_USART_CharReception_Callback+0x50e>
 801f76e:	4b89      	ldr	r3, [pc, #548]	@ (801f994 <ez_USART_CharReception_Callback+0x720>)
 801f770:	781b      	ldrb	r3, [r3, #0]
 801f772:	461a      	mov	r2, r3
 801f774:	4b88      	ldr	r3, [pc, #544]	@ (801f998 <ez_USART_CharReception_Callback+0x724>)
 801f776:	881b      	ldrh	r3, [r3, #0]
 801f778:	4313      	orrs	r3, r2
 801f77a:	b29a      	uxth	r2, r3
 801f77c:	4b86      	ldr	r3, [pc, #536]	@ (801f998 <ez_USART_CharReception_Callback+0x724>)
 801f77e:	801a      	strh	r2, [r3, #0]
}
 801f780:	e1bf      	b.n	801fb02 <ez_USART_CharReception_Callback+0x88e>
		else if(ez_u8DataRdCnt == 3)	ez_u16Chksum = ez_u8Rx << 8;	// MSB
 801f782:	4b83      	ldr	r3, [pc, #524]	@ (801f990 <ez_USART_CharReception_Callback+0x71c>)
 801f784:	781b      	ldrb	r3, [r3, #0]
 801f786:	2b03      	cmp	r3, #3
 801f788:	d106      	bne.n	801f798 <ez_USART_CharReception_Callback+0x524>
 801f78a:	4b82      	ldr	r3, [pc, #520]	@ (801f994 <ez_USART_CharReception_Callback+0x720>)
 801f78c:	781b      	ldrb	r3, [r3, #0]
 801f78e:	021b      	lsls	r3, r3, #8
 801f790:	b29a      	uxth	r2, r3
 801f792:	4b82      	ldr	r3, [pc, #520]	@ (801f99c <ez_USART_CharReception_Callback+0x728>)
 801f794:	801a      	strh	r2, [r3, #0]
}
 801f796:	e1b4      	b.n	801fb02 <ez_USART_CharReception_Callback+0x88e>
		else if(ez_u8DataRdCnt == 4)	ez_u16Chksum |= ez_u8Rx;		// LSB
 801f798:	4b7d      	ldr	r3, [pc, #500]	@ (801f990 <ez_USART_CharReception_Callback+0x71c>)
 801f79a:	781b      	ldrb	r3, [r3, #0]
 801f79c:	2b04      	cmp	r3, #4
 801f79e:	d109      	bne.n	801f7b4 <ez_USART_CharReception_Callback+0x540>
 801f7a0:	4b7c      	ldr	r3, [pc, #496]	@ (801f994 <ez_USART_CharReception_Callback+0x720>)
 801f7a2:	781b      	ldrb	r3, [r3, #0]
 801f7a4:	461a      	mov	r2, r3
 801f7a6:	4b7d      	ldr	r3, [pc, #500]	@ (801f99c <ez_USART_CharReception_Callback+0x728>)
 801f7a8:	881b      	ldrh	r3, [r3, #0]
 801f7aa:	4313      	orrs	r3, r2
 801f7ac:	b29a      	uxth	r2, r3
 801f7ae:	4b7b      	ldr	r3, [pc, #492]	@ (801f99c <ez_USART_CharReception_Callback+0x728>)
 801f7b0:	801a      	strh	r2, [r3, #0]
}
 801f7b2:	e1a6      	b.n	801fb02 <ez_USART_CharReception_Callback+0x88e>
		else if(ez_u8DataRdCnt == 5) {
 801f7b4:	4b76      	ldr	r3, [pc, #472]	@ (801f990 <ez_USART_CharReception_Callback+0x71c>)
 801f7b6:	781b      	ldrb	r3, [r3, #0]
 801f7b8:	2b05      	cmp	r3, #5
 801f7ba:	f040 81a2 	bne.w	801fb02 <ez_USART_CharReception_Callback+0x88e>
			if(ez_u8Rx == CMD_WRITE) {
 801f7be:	4b75      	ldr	r3, [pc, #468]	@ (801f994 <ez_USART_CharReception_Callback+0x720>)
 801f7c0:	781b      	ldrb	r3, [r3, #0]
 801f7c2:	2b7e      	cmp	r3, #126	@ 0x7e
 801f7c4:	d129      	bne.n	801f81a <ez_USART_CharReception_Callback+0x5a6>
				if(ez_u16Chksum == ((ez_u32Addr + ez_u16Data) & 0xFFFF) && (ez_u32Addr % 2 == 0) && !ez_u8ErrorFlag) {	// v10.1
 801f7c6:	4b75      	ldr	r3, [pc, #468]	@ (801f99c <ez_USART_CharReception_Callback+0x728>)
 801f7c8:	881b      	ldrh	r3, [r3, #0]
 801f7ca:	461a      	mov	r2, r3
 801f7cc:	4b72      	ldr	r3, [pc, #456]	@ (801f998 <ez_USART_CharReception_Callback+0x724>)
 801f7ce:	881b      	ldrh	r3, [r3, #0]
 801f7d0:	4619      	mov	r1, r3
 801f7d2:	4b73      	ldr	r3, [pc, #460]	@ (801f9a0 <ez_USART_CharReception_Callback+0x72c>)
 801f7d4:	681b      	ldr	r3, [r3, #0]
 801f7d6:	440b      	add	r3, r1
 801f7d8:	b29b      	uxth	r3, r3
 801f7da:	429a      	cmp	r2, r3
 801f7dc:	d115      	bne.n	801f80a <ez_USART_CharReception_Callback+0x596>
 801f7de:	4b70      	ldr	r3, [pc, #448]	@ (801f9a0 <ez_USART_CharReception_Callback+0x72c>)
 801f7e0:	681b      	ldr	r3, [r3, #0]
 801f7e2:	f003 0301 	and.w	r3, r3, #1
 801f7e6:	2b00      	cmp	r3, #0
 801f7e8:	d10f      	bne.n	801f80a <ez_USART_CharReception_Callback+0x596>
 801f7ea:	4b6e      	ldr	r3, [pc, #440]	@ (801f9a4 <ez_USART_CharReception_Callback+0x730>)
 801f7ec:	781b      	ldrb	r3, [r3, #0]
 801f7ee:	2b00      	cmp	r3, #0
 801f7f0:	d10b      	bne.n	801f80a <ez_USART_CharReception_Callback+0x596>
						*(uint16_t*)ez_u32Addr = ez_u16Data;
 801f7f2:	4b6b      	ldr	r3, [pc, #428]	@ (801f9a0 <ez_USART_CharReception_Callback+0x72c>)
 801f7f4:	681b      	ldr	r3, [r3, #0]
 801f7f6:	461a      	mov	r2, r3
 801f7f8:	4b67      	ldr	r3, [pc, #412]	@ (801f998 <ez_USART_CharReception_Callback+0x724>)
 801f7fa:	881b      	ldrh	r3, [r3, #0]
 801f7fc:	8013      	strh	r3, [r2, #0]
						easyDSP_AddRing(CMD_FB_WRITE_OK);
 801f7fe:	200d      	movs	r0, #13
 801f800:	f7ff fc90 	bl	801f124 <easyDSP_AddRing>
						easyDSP_Tx_Start();
 801f804:	f7ff fcba 	bl	801f17c <easyDSP_Tx_Start>
 801f808:	e007      	b.n	801f81a <ez_USART_CharReception_Callback+0x5a6>
					ez_u8ErrorFlag = 0;
 801f80a:	4b66      	ldr	r3, [pc, #408]	@ (801f9a4 <ez_USART_CharReception_Callback+0x730>)
 801f80c:	2200      	movs	r2, #0
 801f80e:	701a      	strb	r2, [r3, #0]
					easyDSP_AddRing(CMD_FB_WRITE_NG);
 801f810:	203c      	movs	r0, #60	@ 0x3c
 801f812:	f7ff fc87 	bl	801f124 <easyDSP_AddRing>
					easyDSP_Tx_Start();
 801f816:	f7ff fcb1 	bl	801f17c <easyDSP_Tx_Start>
			ez_u8State = STAT_INIT;
 801f81a:	4b5c      	ldr	r3, [pc, #368]	@ (801f98c <ez_USART_CharReception_Callback+0x718>)
 801f81c:	2200      	movs	r2, #0
 801f81e:	701a      	strb	r2, [r3, #0]
}
 801f820:	e16f      	b.n	801fb02 <ez_USART_CharReception_Callback+0x88e>
	else if(ez_u8State == STAT_DATA4B) {
 801f822:	4b5a      	ldr	r3, [pc, #360]	@ (801f98c <ez_USART_CharReception_Callback+0x718>)
 801f824:	781b      	ldrb	r3, [r3, #0]
 801f826:	2b03      	cmp	r3, #3
 801f828:	f040 8087 	bne.w	801f93a <ez_USART_CharReception_Callback+0x6c6>
		ez_u8DataRdCnt++;
 801f82c:	4b58      	ldr	r3, [pc, #352]	@ (801f990 <ez_USART_CharReception_Callback+0x71c>)
 801f82e:	781b      	ldrb	r3, [r3, #0]
 801f830:	3301      	adds	r3, #1
 801f832:	b2da      	uxtb	r2, r3
 801f834:	4b56      	ldr	r3, [pc, #344]	@ (801f990 <ez_USART_CharReception_Callback+0x71c>)
 801f836:	701a      	strb	r2, [r3, #0]
		if(ez_u8DataRdCnt == 1) {
 801f838:	4b55      	ldr	r3, [pc, #340]	@ (801f990 <ez_USART_CharReception_Callback+0x71c>)
 801f83a:	781b      	ldrb	r3, [r3, #0]
 801f83c:	2b01      	cmp	r3, #1
 801f83e:	d10a      	bne.n	801f856 <ez_USART_CharReception_Callback+0x5e2>
			ez_u32Data = ez_u8Rx; 		// MSB
 801f840:	4b54      	ldr	r3, [pc, #336]	@ (801f994 <ez_USART_CharReception_Callback+0x720>)
 801f842:	781b      	ldrb	r3, [r3, #0]
 801f844:	461a      	mov	r2, r3
 801f846:	4b58      	ldr	r3, [pc, #352]	@ (801f9a8 <ez_USART_CharReception_Callback+0x734>)
 801f848:	601a      	str	r2, [r3, #0]
			ez_u32Data <<= 8;
 801f84a:	4b57      	ldr	r3, [pc, #348]	@ (801f9a8 <ez_USART_CharReception_Callback+0x734>)
 801f84c:	681b      	ldr	r3, [r3, #0]
 801f84e:	021b      	lsls	r3, r3, #8
 801f850:	4a55      	ldr	r2, [pc, #340]	@ (801f9a8 <ez_USART_CharReception_Callback+0x734>)
 801f852:	6013      	str	r3, [r2, #0]
}
 801f854:	e155      	b.n	801fb02 <ez_USART_CharReception_Callback+0x88e>
		else if(ez_u8DataRdCnt == 2 || ez_u8DataRdCnt == 3) {
 801f856:	4b4e      	ldr	r3, [pc, #312]	@ (801f990 <ez_USART_CharReception_Callback+0x71c>)
 801f858:	781b      	ldrb	r3, [r3, #0]
 801f85a:	2b02      	cmp	r3, #2
 801f85c:	d003      	beq.n	801f866 <ez_USART_CharReception_Callback+0x5f2>
 801f85e:	4b4c      	ldr	r3, [pc, #304]	@ (801f990 <ez_USART_CharReception_Callback+0x71c>)
 801f860:	781b      	ldrb	r3, [r3, #0]
 801f862:	2b03      	cmp	r3, #3
 801f864:	d10d      	bne.n	801f882 <ez_USART_CharReception_Callback+0x60e>
			ez_u32Data |= ez_u8Rx;
 801f866:	4b4b      	ldr	r3, [pc, #300]	@ (801f994 <ez_USART_CharReception_Callback+0x720>)
 801f868:	781b      	ldrb	r3, [r3, #0]
 801f86a:	461a      	mov	r2, r3
 801f86c:	4b4e      	ldr	r3, [pc, #312]	@ (801f9a8 <ez_USART_CharReception_Callback+0x734>)
 801f86e:	681b      	ldr	r3, [r3, #0]
 801f870:	4313      	orrs	r3, r2
 801f872:	4a4d      	ldr	r2, [pc, #308]	@ (801f9a8 <ez_USART_CharReception_Callback+0x734>)
 801f874:	6013      	str	r3, [r2, #0]
			ez_u32Data <<= 8;
 801f876:	4b4c      	ldr	r3, [pc, #304]	@ (801f9a8 <ez_USART_CharReception_Callback+0x734>)
 801f878:	681b      	ldr	r3, [r3, #0]
 801f87a:	021b      	lsls	r3, r3, #8
 801f87c:	4a4a      	ldr	r2, [pc, #296]	@ (801f9a8 <ez_USART_CharReception_Callback+0x734>)
 801f87e:	6013      	str	r3, [r2, #0]
 801f880:	e13f      	b.n	801fb02 <ez_USART_CharReception_Callback+0x88e>
		else if(ez_u8DataRdCnt == 4) {
 801f882:	4b43      	ldr	r3, [pc, #268]	@ (801f990 <ez_USART_CharReception_Callback+0x71c>)
 801f884:	781b      	ldrb	r3, [r3, #0]
 801f886:	2b04      	cmp	r3, #4
 801f888:	d108      	bne.n	801f89c <ez_USART_CharReception_Callback+0x628>
			ez_u32Data |= ez_u8Rx;
 801f88a:	4b42      	ldr	r3, [pc, #264]	@ (801f994 <ez_USART_CharReception_Callback+0x720>)
 801f88c:	781b      	ldrb	r3, [r3, #0]
 801f88e:	461a      	mov	r2, r3
 801f890:	4b45      	ldr	r3, [pc, #276]	@ (801f9a8 <ez_USART_CharReception_Callback+0x734>)
 801f892:	681b      	ldr	r3, [r3, #0]
 801f894:	4313      	orrs	r3, r2
 801f896:	4a44      	ldr	r2, [pc, #272]	@ (801f9a8 <ez_USART_CharReception_Callback+0x734>)
 801f898:	6013      	str	r3, [r2, #0]
}
 801f89a:	e132      	b.n	801fb02 <ez_USART_CharReception_Callback+0x88e>
		else if(ez_u8DataRdCnt == 5) ez_u16Chksum = ez_u8Rx << 8;	// MSB
 801f89c:	4b3c      	ldr	r3, [pc, #240]	@ (801f990 <ez_USART_CharReception_Callback+0x71c>)
 801f89e:	781b      	ldrb	r3, [r3, #0]
 801f8a0:	2b05      	cmp	r3, #5
 801f8a2:	d106      	bne.n	801f8b2 <ez_USART_CharReception_Callback+0x63e>
 801f8a4:	4b3b      	ldr	r3, [pc, #236]	@ (801f994 <ez_USART_CharReception_Callback+0x720>)
 801f8a6:	781b      	ldrb	r3, [r3, #0]
 801f8a8:	021b      	lsls	r3, r3, #8
 801f8aa:	b29a      	uxth	r2, r3
 801f8ac:	4b3b      	ldr	r3, [pc, #236]	@ (801f99c <ez_USART_CharReception_Callback+0x728>)
 801f8ae:	801a      	strh	r2, [r3, #0]
}
 801f8b0:	e127      	b.n	801fb02 <ez_USART_CharReception_Callback+0x88e>
		else if(ez_u8DataRdCnt == 6) ez_u16Chksum |= ez_u8Rx;		// LSB
 801f8b2:	4b37      	ldr	r3, [pc, #220]	@ (801f990 <ez_USART_CharReception_Callback+0x71c>)
 801f8b4:	781b      	ldrb	r3, [r3, #0]
 801f8b6:	2b06      	cmp	r3, #6
 801f8b8:	d109      	bne.n	801f8ce <ez_USART_CharReception_Callback+0x65a>
 801f8ba:	4b36      	ldr	r3, [pc, #216]	@ (801f994 <ez_USART_CharReception_Callback+0x720>)
 801f8bc:	781b      	ldrb	r3, [r3, #0]
 801f8be:	461a      	mov	r2, r3
 801f8c0:	4b36      	ldr	r3, [pc, #216]	@ (801f99c <ez_USART_CharReception_Callback+0x728>)
 801f8c2:	881b      	ldrh	r3, [r3, #0]
 801f8c4:	4313      	orrs	r3, r2
 801f8c6:	b29a      	uxth	r2, r3
 801f8c8:	4b34      	ldr	r3, [pc, #208]	@ (801f99c <ez_USART_CharReception_Callback+0x728>)
 801f8ca:	801a      	strh	r2, [r3, #0]
}
 801f8cc:	e119      	b.n	801fb02 <ez_USART_CharReception_Callback+0x88e>
		else if(ez_u8DataRdCnt == 7) {
 801f8ce:	4b30      	ldr	r3, [pc, #192]	@ (801f990 <ez_USART_CharReception_Callback+0x71c>)
 801f8d0:	781b      	ldrb	r3, [r3, #0]
 801f8d2:	2b07      	cmp	r3, #7
 801f8d4:	f040 8115 	bne.w	801fb02 <ez_USART_CharReception_Callback+0x88e>
			if(ez_u8Rx == CMD_WRITE) {
 801f8d8:	4b2e      	ldr	r3, [pc, #184]	@ (801f994 <ez_USART_CharReception_Callback+0x720>)
 801f8da:	781b      	ldrb	r3, [r3, #0]
 801f8dc:	2b7e      	cmp	r3, #126	@ 0x7e
 801f8de:	d128      	bne.n	801f932 <ez_USART_CharReception_Callback+0x6be>
				if(ez_u16Chksum == ((ez_u32Addr + ez_u32Data) & 0xFFFF) && (ez_u32Addr % 4 == 0) && !ez_u8ErrorFlag) {	// v10.1
 801f8e0:	4b2e      	ldr	r3, [pc, #184]	@ (801f99c <ez_USART_CharReception_Callback+0x728>)
 801f8e2:	881b      	ldrh	r3, [r3, #0]
 801f8e4:	4619      	mov	r1, r3
 801f8e6:	4b2e      	ldr	r3, [pc, #184]	@ (801f9a0 <ez_USART_CharReception_Callback+0x72c>)
 801f8e8:	681a      	ldr	r2, [r3, #0]
 801f8ea:	4b2f      	ldr	r3, [pc, #188]	@ (801f9a8 <ez_USART_CharReception_Callback+0x734>)
 801f8ec:	681b      	ldr	r3, [r3, #0]
 801f8ee:	4413      	add	r3, r2
 801f8f0:	b29b      	uxth	r3, r3
 801f8f2:	4299      	cmp	r1, r3
 801f8f4:	d115      	bne.n	801f922 <ez_USART_CharReception_Callback+0x6ae>
 801f8f6:	4b2a      	ldr	r3, [pc, #168]	@ (801f9a0 <ez_USART_CharReception_Callback+0x72c>)
 801f8f8:	681b      	ldr	r3, [r3, #0]
 801f8fa:	f003 0303 	and.w	r3, r3, #3
 801f8fe:	2b00      	cmp	r3, #0
 801f900:	d10f      	bne.n	801f922 <ez_USART_CharReception_Callback+0x6ae>
 801f902:	4b28      	ldr	r3, [pc, #160]	@ (801f9a4 <ez_USART_CharReception_Callback+0x730>)
 801f904:	781b      	ldrb	r3, [r3, #0]
 801f906:	2b00      	cmp	r3, #0
 801f908:	d10b      	bne.n	801f922 <ez_USART_CharReception_Callback+0x6ae>
						*(uint32_t*)ez_u32Addr = ez_u32Data;
 801f90a:	4b25      	ldr	r3, [pc, #148]	@ (801f9a0 <ez_USART_CharReception_Callback+0x72c>)
 801f90c:	681b      	ldr	r3, [r3, #0]
 801f90e:	461a      	mov	r2, r3
 801f910:	4b25      	ldr	r3, [pc, #148]	@ (801f9a8 <ez_USART_CharReception_Callback+0x734>)
 801f912:	681b      	ldr	r3, [r3, #0]
 801f914:	6013      	str	r3, [r2, #0]
						easyDSP_AddRing(CMD_FB_WRITE_OK);
 801f916:	200d      	movs	r0, #13
 801f918:	f7ff fc04 	bl	801f124 <easyDSP_AddRing>
						easyDSP_Tx_Start();
 801f91c:	f7ff fc2e 	bl	801f17c <easyDSP_Tx_Start>
 801f920:	e007      	b.n	801f932 <ez_USART_CharReception_Callback+0x6be>
					ez_u8ErrorFlag = 0;
 801f922:	4b20      	ldr	r3, [pc, #128]	@ (801f9a4 <ez_USART_CharReception_Callback+0x730>)
 801f924:	2200      	movs	r2, #0
 801f926:	701a      	strb	r2, [r3, #0]
					easyDSP_AddRing(CMD_FB_WRITE_NG);
 801f928:	203c      	movs	r0, #60	@ 0x3c
 801f92a:	f7ff fbfb 	bl	801f124 <easyDSP_AddRing>
					easyDSP_Tx_Start();
 801f92e:	f7ff fc25 	bl	801f17c <easyDSP_Tx_Start>
			ez_u8State = STAT_INIT;
 801f932:	4b16      	ldr	r3, [pc, #88]	@ (801f98c <ez_USART_CharReception_Callback+0x718>)
 801f934:	2200      	movs	r2, #0
 801f936:	701a      	strb	r2, [r3, #0]
}
 801f938:	e0e3      	b.n	801fb02 <ez_USART_CharReception_Callback+0x88e>
	else if(ez_u8State == STAT_DATA8B) {
 801f93a:	4b14      	ldr	r3, [pc, #80]	@ (801f98c <ez_USART_CharReception_Callback+0x718>)
 801f93c:	781b      	ldrb	r3, [r3, #0]
 801f93e:	2b05      	cmp	r3, #5
 801f940:	f040 80db 	bne.w	801fafa <ez_USART_CharReception_Callback+0x886>
		ez_u8DataRdCnt++;
 801f944:	4b12      	ldr	r3, [pc, #72]	@ (801f990 <ez_USART_CharReception_Callback+0x71c>)
 801f946:	781b      	ldrb	r3, [r3, #0]
 801f948:	3301      	adds	r3, #1
 801f94a:	b2db      	uxtb	r3, r3
 801f94c:	4a10      	ldr	r2, [pc, #64]	@ (801f990 <ez_USART_CharReception_Callback+0x71c>)
 801f94e:	7013      	strb	r3, [r2, #0]
		if(ez_u8DataRdCnt == 1) {
 801f950:	4b0f      	ldr	r3, [pc, #60]	@ (801f990 <ez_USART_CharReception_Callback+0x71c>)
 801f952:	781b      	ldrb	r3, [r3, #0]
 801f954:	2b01      	cmp	r3, #1
 801f956:	d12b      	bne.n	801f9b0 <ez_USART_CharReception_Callback+0x73c>
			ez_u64Data = ez_u8Rx; 		// MSB
 801f958:	4b0e      	ldr	r3, [pc, #56]	@ (801f994 <ez_USART_CharReception_Callback+0x720>)
 801f95a:	781b      	ldrb	r3, [r3, #0]
 801f95c:	b2db      	uxtb	r3, r3
 801f95e:	2200      	movs	r2, #0
 801f960:	623b      	str	r3, [r7, #32]
 801f962:	627a      	str	r2, [r7, #36]	@ 0x24
 801f964:	4b11      	ldr	r3, [pc, #68]	@ (801f9ac <ez_USART_CharReception_Callback+0x738>)
 801f966:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 801f96a:	e9c3 1200 	strd	r1, r2, [r3]
			ez_u64Data <<= 8;
 801f96e:	4b0f      	ldr	r3, [pc, #60]	@ (801f9ac <ez_USART_CharReception_Callback+0x738>)
 801f970:	e9d3 0100 	ldrd	r0, r1, [r3]
 801f974:	f04f 0200 	mov.w	r2, #0
 801f978:	f04f 0300 	mov.w	r3, #0
 801f97c:	020b      	lsls	r3, r1, #8
 801f97e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 801f982:	0202      	lsls	r2, r0, #8
 801f984:	4909      	ldr	r1, [pc, #36]	@ (801f9ac <ez_USART_CharReception_Callback+0x738>)
 801f986:	e9c1 2300 	strd	r2, r3, [r1]
}
 801f98a:	e0ba      	b.n	801fb02 <ez_USART_CharReception_Callback+0x88e>
 801f98c:	20001121 	.word	0x20001121
 801f990:	20001129 	.word	0x20001129
 801f994:	20001120 	.word	0x20001120
 801f998:	2000112c 	.word	0x2000112c
 801f99c:	20001122 	.word	0x20001122
 801f9a0:	20001124 	.word	0x20001124
 801f9a4:	200011d1 	.word	0x200011d1
 801f9a8:	20001130 	.word	0x20001130
 801f9ac:	20001138 	.word	0x20001138
		else if(ez_u8DataRdCnt >= 2 && ez_u8DataRdCnt <= 7) {
 801f9b0:	4b56      	ldr	r3, [pc, #344]	@ (801fb0c <ez_USART_CharReception_Callback+0x898>)
 801f9b2:	781b      	ldrb	r3, [r3, #0]
 801f9b4:	2b01      	cmp	r3, #1
 801f9b6:	d928      	bls.n	801fa0a <ez_USART_CharReception_Callback+0x796>
 801f9b8:	4b54      	ldr	r3, [pc, #336]	@ (801fb0c <ez_USART_CharReception_Callback+0x898>)
 801f9ba:	781b      	ldrb	r3, [r3, #0]
 801f9bc:	2b07      	cmp	r3, #7
 801f9be:	d824      	bhi.n	801fa0a <ez_USART_CharReception_Callback+0x796>
			ez_u64Data |= ez_u8Rx;
 801f9c0:	4b53      	ldr	r3, [pc, #332]	@ (801fb10 <ez_USART_CharReception_Callback+0x89c>)
 801f9c2:	781b      	ldrb	r3, [r3, #0]
 801f9c4:	b2db      	uxtb	r3, r3
 801f9c6:	2200      	movs	r2, #0
 801f9c8:	61bb      	str	r3, [r7, #24]
 801f9ca:	61fa      	str	r2, [r7, #28]
 801f9cc:	4b51      	ldr	r3, [pc, #324]	@ (801fb14 <ez_USART_CharReception_Callback+0x8a0>)
 801f9ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f9d2:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 801f9d6:	4621      	mov	r1, r4
 801f9d8:	4311      	orrs	r1, r2
 801f9da:	6139      	str	r1, [r7, #16]
 801f9dc:	4629      	mov	r1, r5
 801f9de:	4319      	orrs	r1, r3
 801f9e0:	6179      	str	r1, [r7, #20]
 801f9e2:	4b4c      	ldr	r3, [pc, #304]	@ (801fb14 <ez_USART_CharReception_Callback+0x8a0>)
 801f9e4:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 801f9e8:	e9c3 1200 	strd	r1, r2, [r3]
			ez_u64Data <<= 8;
 801f9ec:	4b49      	ldr	r3, [pc, #292]	@ (801fb14 <ez_USART_CharReception_Callback+0x8a0>)
 801f9ee:	e9d3 0100 	ldrd	r0, r1, [r3]
 801f9f2:	f04f 0200 	mov.w	r2, #0
 801f9f6:	f04f 0300 	mov.w	r3, #0
 801f9fa:	020b      	lsls	r3, r1, #8
 801f9fc:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 801fa00:	0202      	lsls	r2, r0, #8
 801fa02:	4944      	ldr	r1, [pc, #272]	@ (801fb14 <ez_USART_CharReception_Callback+0x8a0>)
 801fa04:	e9c1 2300 	strd	r2, r3, [r1]
 801fa08:	e07b      	b.n	801fb02 <ez_USART_CharReception_Callback+0x88e>
		else if(ez_u8DataRdCnt == 8) {
 801fa0a:	4b40      	ldr	r3, [pc, #256]	@ (801fb0c <ez_USART_CharReception_Callback+0x898>)
 801fa0c:	781b      	ldrb	r3, [r3, #0]
 801fa0e:	2b08      	cmp	r3, #8
 801fa10:	d114      	bne.n	801fa3c <ez_USART_CharReception_Callback+0x7c8>
			ez_u64Data |= ez_u8Rx;
 801fa12:	4b3f      	ldr	r3, [pc, #252]	@ (801fb10 <ez_USART_CharReception_Callback+0x89c>)
 801fa14:	781b      	ldrb	r3, [r3, #0]
 801fa16:	b2db      	uxtb	r3, r3
 801fa18:	2200      	movs	r2, #0
 801fa1a:	469a      	mov	sl, r3
 801fa1c:	4693      	mov	fp, r2
 801fa1e:	4b3d      	ldr	r3, [pc, #244]	@ (801fb14 <ez_USART_CharReception_Callback+0x8a0>)
 801fa20:	e9d3 2300 	ldrd	r2, r3, [r3]
 801fa24:	ea4a 0102 	orr.w	r1, sl, r2
 801fa28:	60b9      	str	r1, [r7, #8]
 801fa2a:	ea4b 0303 	orr.w	r3, fp, r3
 801fa2e:	60fb      	str	r3, [r7, #12]
 801fa30:	4b38      	ldr	r3, [pc, #224]	@ (801fb14 <ez_USART_CharReception_Callback+0x8a0>)
 801fa32:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 801fa36:	e9c3 1200 	strd	r1, r2, [r3]
}
 801fa3a:	e062      	b.n	801fb02 <ez_USART_CharReception_Callback+0x88e>
		else if(ez_u8DataRdCnt == 9) 	ez_u16Chksum = ez_u8Rx << 8;	// MSB
 801fa3c:	4b33      	ldr	r3, [pc, #204]	@ (801fb0c <ez_USART_CharReception_Callback+0x898>)
 801fa3e:	781b      	ldrb	r3, [r3, #0]
 801fa40:	2b09      	cmp	r3, #9
 801fa42:	d106      	bne.n	801fa52 <ez_USART_CharReception_Callback+0x7de>
 801fa44:	4b32      	ldr	r3, [pc, #200]	@ (801fb10 <ez_USART_CharReception_Callback+0x89c>)
 801fa46:	781b      	ldrb	r3, [r3, #0]
 801fa48:	021b      	lsls	r3, r3, #8
 801fa4a:	b29a      	uxth	r2, r3
 801fa4c:	4b32      	ldr	r3, [pc, #200]	@ (801fb18 <ez_USART_CharReception_Callback+0x8a4>)
 801fa4e:	801a      	strh	r2, [r3, #0]
}
 801fa50:	e057      	b.n	801fb02 <ez_USART_CharReception_Callback+0x88e>
		else if(ez_u8DataRdCnt == 10)	ez_u16Chksum |= ez_u8Rx;		// LSB
 801fa52:	4b2e      	ldr	r3, [pc, #184]	@ (801fb0c <ez_USART_CharReception_Callback+0x898>)
 801fa54:	781b      	ldrb	r3, [r3, #0]
 801fa56:	2b0a      	cmp	r3, #10
 801fa58:	d109      	bne.n	801fa6e <ez_USART_CharReception_Callback+0x7fa>
 801fa5a:	4b2d      	ldr	r3, [pc, #180]	@ (801fb10 <ez_USART_CharReception_Callback+0x89c>)
 801fa5c:	781b      	ldrb	r3, [r3, #0]
 801fa5e:	461a      	mov	r2, r3
 801fa60:	4b2d      	ldr	r3, [pc, #180]	@ (801fb18 <ez_USART_CharReception_Callback+0x8a4>)
 801fa62:	881b      	ldrh	r3, [r3, #0]
 801fa64:	4313      	orrs	r3, r2
 801fa66:	b29a      	uxth	r2, r3
 801fa68:	4b2b      	ldr	r3, [pc, #172]	@ (801fb18 <ez_USART_CharReception_Callback+0x8a4>)
 801fa6a:	801a      	strh	r2, [r3, #0]
}
 801fa6c:	e049      	b.n	801fb02 <ez_USART_CharReception_Callback+0x88e>
		else if(ez_u8DataRdCnt == 11) {
 801fa6e:	4b27      	ldr	r3, [pc, #156]	@ (801fb0c <ez_USART_CharReception_Callback+0x898>)
 801fa70:	781b      	ldrb	r3, [r3, #0]
 801fa72:	2b0b      	cmp	r3, #11
 801fa74:	d145      	bne.n	801fb02 <ez_USART_CharReception_Callback+0x88e>
			if(ez_u8Rx == CMD_WRITE) {
 801fa76:	4b26      	ldr	r3, [pc, #152]	@ (801fb10 <ez_USART_CharReception_Callback+0x89c>)
 801fa78:	781b      	ldrb	r3, [r3, #0]
 801fa7a:	2b7e      	cmp	r3, #126	@ 0x7e
 801fa7c:	d139      	bne.n	801faf2 <ez_USART_CharReception_Callback+0x87e>
				if(ez_u16Chksum == ((ez_u32Addr + ez_u64Data) & 0xFFFF) && (ez_u32Addr % 8 == 0) && !ez_u8ErrorFlag) {	// v10.1
 801fa7e:	4b26      	ldr	r3, [pc, #152]	@ (801fb18 <ez_USART_CharReception_Callback+0x8a4>)
 801fa80:	881b      	ldrh	r3, [r3, #0]
 801fa82:	b29b      	uxth	r3, r3
 801fa84:	2200      	movs	r2, #0
 801fa86:	461c      	mov	r4, r3
 801fa88:	4615      	mov	r5, r2
 801fa8a:	4b24      	ldr	r3, [pc, #144]	@ (801fb1c <ez_USART_CharReception_Callback+0x8a8>)
 801fa8c:	681b      	ldr	r3, [r3, #0]
 801fa8e:	2200      	movs	r2, #0
 801fa90:	4698      	mov	r8, r3
 801fa92:	4691      	mov	r9, r2
 801fa94:	4b1f      	ldr	r3, [pc, #124]	@ (801fb14 <ez_USART_CharReception_Callback+0x8a0>)
 801fa96:	e9d3 2300 	ldrd	r2, r3, [r3]
 801fa9a:	eb18 0602 	adds.w	r6, r8, r2
 801fa9e:	603e      	str	r6, [r7, #0]
 801faa0:	eb49 0303 	adc.w	r3, r9, r3
 801faa4:	607b      	str	r3, [r7, #4]
 801faa6:	8838      	ldrh	r0, [r7, #0]
 801faa8:	2100      	movs	r1, #0
 801faaa:	428d      	cmp	r5, r1
 801faac:	bf08      	it	eq
 801faae:	4284      	cmpeq	r4, r0
 801fab0:	d117      	bne.n	801fae2 <ez_USART_CharReception_Callback+0x86e>
 801fab2:	4b1a      	ldr	r3, [pc, #104]	@ (801fb1c <ez_USART_CharReception_Callback+0x8a8>)
 801fab4:	681b      	ldr	r3, [r3, #0]
 801fab6:	f003 0307 	and.w	r3, r3, #7
 801faba:	2b00      	cmp	r3, #0
 801fabc:	d111      	bne.n	801fae2 <ez_USART_CharReception_Callback+0x86e>
 801fabe:	4b18      	ldr	r3, [pc, #96]	@ (801fb20 <ez_USART_CharReception_Callback+0x8ac>)
 801fac0:	781b      	ldrb	r3, [r3, #0]
 801fac2:	2b00      	cmp	r3, #0
 801fac4:	d10d      	bne.n	801fae2 <ez_USART_CharReception_Callback+0x86e>
						*(uint64_t*)ez_u32Addr = ez_u64Data;
 801fac6:	4b15      	ldr	r3, [pc, #84]	@ (801fb1c <ez_USART_CharReception_Callback+0x8a8>)
 801fac8:	681b      	ldr	r3, [r3, #0]
 801faca:	4619      	mov	r1, r3
 801facc:	4b11      	ldr	r3, [pc, #68]	@ (801fb14 <ez_USART_CharReception_Callback+0x8a0>)
 801face:	e9d3 2300 	ldrd	r2, r3, [r3]
 801fad2:	e9c1 2300 	strd	r2, r3, [r1]
						easyDSP_AddRing(CMD_FB_WRITE_OK);
 801fad6:	200d      	movs	r0, #13
 801fad8:	f7ff fb24 	bl	801f124 <easyDSP_AddRing>
						easyDSP_Tx_Start();
 801fadc:	f7ff fb4e 	bl	801f17c <easyDSP_Tx_Start>
 801fae0:	e007      	b.n	801faf2 <ez_USART_CharReception_Callback+0x87e>
					ez_u8ErrorFlag = 0;
 801fae2:	4b0f      	ldr	r3, [pc, #60]	@ (801fb20 <ez_USART_CharReception_Callback+0x8ac>)
 801fae4:	2200      	movs	r2, #0
 801fae6:	701a      	strb	r2, [r3, #0]
					easyDSP_AddRing(CMD_FB_WRITE_NG);
 801fae8:	203c      	movs	r0, #60	@ 0x3c
 801faea:	f7ff fb1b 	bl	801f124 <easyDSP_AddRing>
					easyDSP_Tx_Start();
 801faee:	f7ff fb45 	bl	801f17c <easyDSP_Tx_Start>
			ez_u8State = STAT_INIT;
 801faf2:	4b0c      	ldr	r3, [pc, #48]	@ (801fb24 <ez_USART_CharReception_Callback+0x8b0>)
 801faf4:	2200      	movs	r2, #0
 801faf6:	701a      	strb	r2, [r3, #0]
}
 801faf8:	e003      	b.n	801fb02 <ez_USART_CharReception_Callback+0x88e>
	else ez_u8State = STAT_INIT;
 801fafa:	4b0a      	ldr	r3, [pc, #40]	@ (801fb24 <ez_USART_CharReception_Callback+0x8b0>)
 801fafc:	2200      	movs	r2, #0
 801fafe:	701a      	strb	r2, [r3, #0]
}
 801fb00:	e7ff      	b.n	801fb02 <ez_USART_CharReception_Callback+0x88e>
 801fb02:	bf00      	nop
 801fb04:	372c      	adds	r7, #44	@ 0x2c
 801fb06:	46bd      	mov	sp, r7
 801fb08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801fb0c:	20001129 	.word	0x20001129
 801fb10:	20001120 	.word	0x20001120
 801fb14:	20001138 	.word	0x20001138
 801fb18:	20001122 	.word	0x20001122
 801fb1c:	20001124 	.word	0x20001124
 801fb20:	200011d1 	.word	0x200011d1
 801fb24:	20001121 	.word	0x20001121

0801fb28 <Write_8bit_I2C_Data>:
uint8_t wr_eeprom_log_data[10];
uint8_t rd_eeprom_log_data[10];


void Write_8bit_I2C_Data(unsigned int device, unsigned int data)
{
 801fb28:	b580      	push	{r7, lr}
 801fb2a:	b086      	sub	sp, #24
 801fb2c:	af04      	add	r7, sp, #16
 801fb2e:	6078      	str	r0, [r7, #4]
 801fb30:	6039      	str	r1, [r7, #0]
	wr_eeprom_data[0] = data;
 801fb32:	683b      	ldr	r3, [r7, #0]
 801fb34:	b2da      	uxtb	r2, r3
 801fb36:	4b0e      	ldr	r3, [pc, #56]	@ (801fb70 <Write_8bit_I2C_Data+0x48>)
 801fb38:	701a      	strb	r2, [r3, #0]

	HAL_FMPI2C_Mem_Write(&hfmpi2c1, device, i2c.eeprom.page, FMPI2C_MEMADD_SIZE_16BIT, &wr_eeprom_data[0], 1, 10);
 801fb3a:	687b      	ldr	r3, [r7, #4]
 801fb3c:	b299      	uxth	r1, r3
 801fb3e:	4b0d      	ldr	r3, [pc, #52]	@ (801fb74 <Write_8bit_I2C_Data+0x4c>)
 801fb40:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801fb42:	b29a      	uxth	r2, r3
 801fb44:	230a      	movs	r3, #10
 801fb46:	9302      	str	r3, [sp, #8]
 801fb48:	2301      	movs	r3, #1
 801fb4a:	9301      	str	r3, [sp, #4]
 801fb4c:	4b08      	ldr	r3, [pc, #32]	@ (801fb70 <Write_8bit_I2C_Data+0x48>)
 801fb4e:	9300      	str	r3, [sp, #0]
 801fb50:	2302      	movs	r3, #2
 801fb52:	4809      	ldr	r0, [pc, #36]	@ (801fb78 <Write_8bit_I2C_Data+0x50>)
 801fb54:	f7e7 fca4 	bl	80074a0 <HAL_FMPI2C_Mem_Write>

	HAL_Delay(5);
 801fb58:	2005      	movs	r0, #5
 801fb5a:	f7e2 fca1 	bl	80024a0 <HAL_Delay>

	i2c.eeprom.page += 1;
 801fb5e:	4b05      	ldr	r3, [pc, #20]	@ (801fb74 <Write_8bit_I2C_Data+0x4c>)
 801fb60:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801fb62:	3301      	adds	r3, #1
 801fb64:	4a03      	ldr	r2, [pc, #12]	@ (801fb74 <Write_8bit_I2C_Data+0x4c>)
 801fb66:	6793      	str	r3, [r2, #120]	@ 0x78
}
 801fb68:	bf00      	nop
 801fb6a:	3708      	adds	r7, #8
 801fb6c:	46bd      	mov	sp, r7
 801fb6e:	bd80      	pop	{r7, pc}
 801fb70:	200011d4 	.word	0x200011d4
 801fb74:	20001210 	.word	0x20001210
 801fb78:	20000c4c 	.word	0x20000c4c

0801fb7c <Read_8bit_I2C_Data>:

void Read_8bit_I2C_Data(unsigned int device)
{
 801fb7c:	b580      	push	{r7, lr}
 801fb7e:	b086      	sub	sp, #24
 801fb80:	af04      	add	r7, sp, #16
 801fb82:	6078      	str	r0, [r7, #4]
	HAL_FMPI2C_Mem_Read(&hfmpi2c1, device, i2c.eeprom.page, FMPI2C_MEMADD_SIZE_16BIT, &rd_eeprom_data[0], 1, 10);
 801fb84:	687b      	ldr	r3, [r7, #4]
 801fb86:	b299      	uxth	r1, r3
 801fb88:	4b0d      	ldr	r3, [pc, #52]	@ (801fbc0 <Read_8bit_I2C_Data+0x44>)
 801fb8a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801fb8c:	b29a      	uxth	r2, r3
 801fb8e:	230a      	movs	r3, #10
 801fb90:	9302      	str	r3, [sp, #8]
 801fb92:	2301      	movs	r3, #1
 801fb94:	9301      	str	r3, [sp, #4]
 801fb96:	4b0b      	ldr	r3, [pc, #44]	@ (801fbc4 <Read_8bit_I2C_Data+0x48>)
 801fb98:	9300      	str	r3, [sp, #0]
 801fb9a:	2302      	movs	r3, #2
 801fb9c:	480a      	ldr	r0, [pc, #40]	@ (801fbc8 <Read_8bit_I2C_Data+0x4c>)
 801fb9e:	f7e7 fd93 	bl	80076c8 <HAL_FMPI2C_Mem_Read>

	i2c.eeprom.tmp_data = rd_eeprom_data[0];
 801fba2:	4b08      	ldr	r3, [pc, #32]	@ (801fbc4 <Read_8bit_I2C_Data+0x48>)
 801fba4:	781b      	ldrb	r3, [r3, #0]
 801fba6:	461a      	mov	r2, r3
 801fba8:	4b05      	ldr	r3, [pc, #20]	@ (801fbc0 <Read_8bit_I2C_Data+0x44>)
 801fbaa:	615a      	str	r2, [r3, #20]
	i2c.eeprom.page += 1;
 801fbac:	4b04      	ldr	r3, [pc, #16]	@ (801fbc0 <Read_8bit_I2C_Data+0x44>)
 801fbae:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801fbb0:	3301      	adds	r3, #1
 801fbb2:	4a03      	ldr	r2, [pc, #12]	@ (801fbc0 <Read_8bit_I2C_Data+0x44>)
 801fbb4:	6793      	str	r3, [r2, #120]	@ 0x78
}
 801fbb6:	bf00      	nop
 801fbb8:	3708      	adds	r7, #8
 801fbba:	46bd      	mov	sp, r7
 801fbbc:	bd80      	pop	{r7, pc}
 801fbbe:	bf00      	nop
 801fbc0:	20001210 	.word	0x20001210
 801fbc4:	200011e0 	.word	0x200011e0
 801fbc8:	20000c4c 	.word	0x20000c4c

0801fbcc <Write_I2C_float_Data>:


void Write_I2C_float_Data(unsigned int device, float dt)
{
 801fbcc:	b580      	push	{r7, lr}
 801fbce:	b088      	sub	sp, #32
 801fbd0:	af04      	add	r7, sp, #16
 801fbd2:	6078      	str	r0, [r7, #4]
 801fbd4:	ed87 0a00 	vstr	s0, [r7]
	float data = (float)dt;
 801fbd8:	683b      	ldr	r3, [r7, #0]
 801fbda:	60fb      	str	r3, [r7, #12]
	wr_eeprom_data[3]= *(unsigned long *)&data >> 24;
 801fbdc:	f107 030c 	add.w	r3, r7, #12
 801fbe0:	681b      	ldr	r3, [r3, #0]
 801fbe2:	0e1b      	lsrs	r3, r3, #24
 801fbe4:	b2da      	uxtb	r2, r3
 801fbe6:	4b18      	ldr	r3, [pc, #96]	@ (801fc48 <Write_I2C_float_Data+0x7c>)
 801fbe8:	70da      	strb	r2, [r3, #3]
	wr_eeprom_data[2]= *(unsigned long *)&data >> 16;
 801fbea:	f107 030c 	add.w	r3, r7, #12
 801fbee:	681b      	ldr	r3, [r3, #0]
 801fbf0:	0c1b      	lsrs	r3, r3, #16
 801fbf2:	b2da      	uxtb	r2, r3
 801fbf4:	4b14      	ldr	r3, [pc, #80]	@ (801fc48 <Write_I2C_float_Data+0x7c>)
 801fbf6:	709a      	strb	r2, [r3, #2]
	wr_eeprom_data[1]= *(unsigned long *)&data >> 8;
 801fbf8:	f107 030c 	add.w	r3, r7, #12
 801fbfc:	681b      	ldr	r3, [r3, #0]
 801fbfe:	0a1b      	lsrs	r3, r3, #8
 801fc00:	b2da      	uxtb	r2, r3
 801fc02:	4b11      	ldr	r3, [pc, #68]	@ (801fc48 <Write_I2C_float_Data+0x7c>)
 801fc04:	705a      	strb	r2, [r3, #1]
	wr_eeprom_data[0]= *(unsigned long *)&data;
 801fc06:	f107 030c 	add.w	r3, r7, #12
 801fc0a:	681b      	ldr	r3, [r3, #0]
 801fc0c:	b2da      	uxtb	r2, r3
 801fc0e:	4b0e      	ldr	r3, [pc, #56]	@ (801fc48 <Write_I2C_float_Data+0x7c>)
 801fc10:	701a      	strb	r2, [r3, #0]

	HAL_FMPI2C_Mem_Write(&hfmpi2c1, device, i2c.eeprom.page, FMPI2C_MEMADD_SIZE_16BIT, &wr_eeprom_data[0], 4, 10);
 801fc12:	687b      	ldr	r3, [r7, #4]
 801fc14:	b299      	uxth	r1, r3
 801fc16:	4b0d      	ldr	r3, [pc, #52]	@ (801fc4c <Write_I2C_float_Data+0x80>)
 801fc18:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801fc1a:	b29a      	uxth	r2, r3
 801fc1c:	230a      	movs	r3, #10
 801fc1e:	9302      	str	r3, [sp, #8]
 801fc20:	2304      	movs	r3, #4
 801fc22:	9301      	str	r3, [sp, #4]
 801fc24:	4b08      	ldr	r3, [pc, #32]	@ (801fc48 <Write_I2C_float_Data+0x7c>)
 801fc26:	9300      	str	r3, [sp, #0]
 801fc28:	2302      	movs	r3, #2
 801fc2a:	4809      	ldr	r0, [pc, #36]	@ (801fc50 <Write_I2C_float_Data+0x84>)
 801fc2c:	f7e7 fc38 	bl	80074a0 <HAL_FMPI2C_Mem_Write>

	HAL_Delay(5);
 801fc30:	2005      	movs	r0, #5
 801fc32:	f7e2 fc35 	bl	80024a0 <HAL_Delay>

	i2c.eeprom.page += 4;
 801fc36:	4b05      	ldr	r3, [pc, #20]	@ (801fc4c <Write_I2C_float_Data+0x80>)
 801fc38:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801fc3a:	3304      	adds	r3, #4
 801fc3c:	4a03      	ldr	r2, [pc, #12]	@ (801fc4c <Write_I2C_float_Data+0x80>)
 801fc3e:	6793      	str	r3, [r2, #120]	@ 0x78
}
 801fc40:	bf00      	nop
 801fc42:	3710      	adds	r7, #16
 801fc44:	46bd      	mov	sp, r7
 801fc46:	bd80      	pop	{r7, pc}
 801fc48:	200011d4 	.word	0x200011d4
 801fc4c:	20001210 	.word	0x20001210
 801fc50:	20000c4c 	.word	0x20000c4c

0801fc54 <Write_I2C_long_Data>:

void Write_I2C_long_Data(unsigned int device, long data)
{
 801fc54:	b580      	push	{r7, lr}
 801fc56:	b086      	sub	sp, #24
 801fc58:	af04      	add	r7, sp, #16
 801fc5a:	6078      	str	r0, [r7, #4]
 801fc5c:	6039      	str	r1, [r7, #0]

	wr_eeprom_data[3]= *(unsigned long *)&data >> 24;
 801fc5e:	463b      	mov	r3, r7
 801fc60:	681b      	ldr	r3, [r3, #0]
 801fc62:	0e1b      	lsrs	r3, r3, #24
 801fc64:	b2da      	uxtb	r2, r3
 801fc66:	4b17      	ldr	r3, [pc, #92]	@ (801fcc4 <Write_I2C_long_Data+0x70>)
 801fc68:	70da      	strb	r2, [r3, #3]
	wr_eeprom_data[2]= *(unsigned long *)&data >> 16;
 801fc6a:	463b      	mov	r3, r7
 801fc6c:	681b      	ldr	r3, [r3, #0]
 801fc6e:	0c1b      	lsrs	r3, r3, #16
 801fc70:	b2da      	uxtb	r2, r3
 801fc72:	4b14      	ldr	r3, [pc, #80]	@ (801fcc4 <Write_I2C_long_Data+0x70>)
 801fc74:	709a      	strb	r2, [r3, #2]
	wr_eeprom_data[1]= *(unsigned long *)&data >> 8;
 801fc76:	463b      	mov	r3, r7
 801fc78:	681b      	ldr	r3, [r3, #0]
 801fc7a:	0a1b      	lsrs	r3, r3, #8
 801fc7c:	b2da      	uxtb	r2, r3
 801fc7e:	4b11      	ldr	r3, [pc, #68]	@ (801fcc4 <Write_I2C_long_Data+0x70>)
 801fc80:	705a      	strb	r2, [r3, #1]
	wr_eeprom_data[0]= *(unsigned long *)&data;
 801fc82:	463b      	mov	r3, r7
 801fc84:	681b      	ldr	r3, [r3, #0]
 801fc86:	b2da      	uxtb	r2, r3
 801fc88:	4b0e      	ldr	r3, [pc, #56]	@ (801fcc4 <Write_I2C_long_Data+0x70>)
 801fc8a:	701a      	strb	r2, [r3, #0]

	HAL_FMPI2C_Mem_Write(&hfmpi2c1, device, i2c.eeprom.page, FMPI2C_MEMADD_SIZE_16BIT, &wr_eeprom_data[0], 4, 10);
 801fc8c:	687b      	ldr	r3, [r7, #4]
 801fc8e:	b299      	uxth	r1, r3
 801fc90:	4b0d      	ldr	r3, [pc, #52]	@ (801fcc8 <Write_I2C_long_Data+0x74>)
 801fc92:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801fc94:	b29a      	uxth	r2, r3
 801fc96:	230a      	movs	r3, #10
 801fc98:	9302      	str	r3, [sp, #8]
 801fc9a:	2304      	movs	r3, #4
 801fc9c:	9301      	str	r3, [sp, #4]
 801fc9e:	4b09      	ldr	r3, [pc, #36]	@ (801fcc4 <Write_I2C_long_Data+0x70>)
 801fca0:	9300      	str	r3, [sp, #0]
 801fca2:	2302      	movs	r3, #2
 801fca4:	4809      	ldr	r0, [pc, #36]	@ (801fccc <Write_I2C_long_Data+0x78>)
 801fca6:	f7e7 fbfb 	bl	80074a0 <HAL_FMPI2C_Mem_Write>

	HAL_Delay(5);
 801fcaa:	2005      	movs	r0, #5
 801fcac:	f7e2 fbf8 	bl	80024a0 <HAL_Delay>

	i2c.eeprom.page += 4;
 801fcb0:	4b05      	ldr	r3, [pc, #20]	@ (801fcc8 <Write_I2C_long_Data+0x74>)
 801fcb2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801fcb4:	3304      	adds	r3, #4
 801fcb6:	4a04      	ldr	r2, [pc, #16]	@ (801fcc8 <Write_I2C_long_Data+0x74>)
 801fcb8:	6793      	str	r3, [r2, #120]	@ 0x78
}
 801fcba:	bf00      	nop
 801fcbc:	3708      	adds	r7, #8
 801fcbe:	46bd      	mov	sp, r7
 801fcc0:	bd80      	pop	{r7, pc}
 801fcc2:	bf00      	nop
 801fcc4:	200011d4 	.word	0x200011d4
 801fcc8:	20001210 	.word	0x20001210
 801fccc:	20000c4c 	.word	0x20000c4c

0801fcd0 <Read_I2C_float_Data>:

void Read_I2C_float_Data(unsigned int device)
{
 801fcd0:	b580      	push	{r7, lr}
 801fcd2:	b086      	sub	sp, #24
 801fcd4:	af04      	add	r7, sp, #16
 801fcd6:	6078      	str	r0, [r7, #4]
	HAL_FMPI2C_Mem_Read(&hfmpi2c1, device, i2c.eeprom.page, FMPI2C_MEMADD_SIZE_16BIT, &rd_eeprom_data[0], 4, 10);
 801fcd8:	687b      	ldr	r3, [r7, #4]
 801fcda:	b299      	uxth	r1, r3
 801fcdc:	4b12      	ldr	r3, [pc, #72]	@ (801fd28 <Read_I2C_float_Data+0x58>)
 801fcde:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801fce0:	b29a      	uxth	r2, r3
 801fce2:	230a      	movs	r3, #10
 801fce4:	9302      	str	r3, [sp, #8]
 801fce6:	2304      	movs	r3, #4
 801fce8:	9301      	str	r3, [sp, #4]
 801fcea:	4b10      	ldr	r3, [pc, #64]	@ (801fd2c <Read_I2C_float_Data+0x5c>)
 801fcec:	9300      	str	r3, [sp, #0]
 801fcee:	2302      	movs	r3, #2
 801fcf0:	480f      	ldr	r0, [pc, #60]	@ (801fd30 <Read_I2C_float_Data+0x60>)
 801fcf2:	f7e7 fce9 	bl	80076c8 <HAL_FMPI2C_Mem_Read>

	i2c.eeprom.tmp_data = *(unsigned long *)&rd_eeprom_data[3] << 24 | \
 801fcf6:	4b0f      	ldr	r3, [pc, #60]	@ (801fd34 <Read_I2C_float_Data+0x64>)
 801fcf8:	681b      	ldr	r3, [r3, #0]
 801fcfa:	061a      	lsls	r2, r3, #24
							*(unsigned long *)&rd_eeprom_data[2] << 16 | \
 801fcfc:	4b0e      	ldr	r3, [pc, #56]	@ (801fd38 <Read_I2C_float_Data+0x68>)
 801fcfe:	681b      	ldr	r3, [r3, #0]
 801fd00:	041b      	lsls	r3, r3, #16
	i2c.eeprom.tmp_data = *(unsigned long *)&rd_eeprom_data[3] << 24 | \
 801fd02:	431a      	orrs	r2, r3
							*(unsigned long *)&rd_eeprom_data[1] << 8 | \
 801fd04:	4b0d      	ldr	r3, [pc, #52]	@ (801fd3c <Read_I2C_float_Data+0x6c>)
 801fd06:	681b      	ldr	r3, [r3, #0]
 801fd08:	021b      	lsls	r3, r3, #8
							*(unsigned long *)&rd_eeprom_data[2] << 16 | \
 801fd0a:	431a      	orrs	r2, r3
							*(unsigned long *)&rd_eeprom_data[0];
 801fd0c:	4b07      	ldr	r3, [pc, #28]	@ (801fd2c <Read_I2C_float_Data+0x5c>)
 801fd0e:	681b      	ldr	r3, [r3, #0]
							*(unsigned long *)&rd_eeprom_data[1] << 8 | \
 801fd10:	4313      	orrs	r3, r2
	i2c.eeprom.tmp_data = *(unsigned long *)&rd_eeprom_data[3] << 24 | \
 801fd12:	4a05      	ldr	r2, [pc, #20]	@ (801fd28 <Read_I2C_float_Data+0x58>)
 801fd14:	6153      	str	r3, [r2, #20]

	i2c.eeprom.page += 4;
 801fd16:	4b04      	ldr	r3, [pc, #16]	@ (801fd28 <Read_I2C_float_Data+0x58>)
 801fd18:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801fd1a:	3304      	adds	r3, #4
 801fd1c:	4a02      	ldr	r2, [pc, #8]	@ (801fd28 <Read_I2C_float_Data+0x58>)
 801fd1e:	6793      	str	r3, [r2, #120]	@ 0x78
}
 801fd20:	bf00      	nop
 801fd22:	3708      	adds	r7, #8
 801fd24:	46bd      	mov	sp, r7
 801fd26:	bd80      	pop	{r7, pc}
 801fd28:	20001210 	.word	0x20001210
 801fd2c:	200011e0 	.word	0x200011e0
 801fd30:	20000c4c 	.word	0x20000c4c
 801fd34:	200011e3 	.word	0x200011e3
 801fd38:	200011e2 	.word	0x200011e2
 801fd3c:	200011e1 	.word	0x200011e1

0801fd40 <Read_I2C_long_Data>:

void Read_I2C_long_Data(unsigned int device)
{
 801fd40:	b580      	push	{r7, lr}
 801fd42:	b086      	sub	sp, #24
 801fd44:	af04      	add	r7, sp, #16
 801fd46:	6078      	str	r0, [r7, #4]

	HAL_FMPI2C_Mem_Read(&hfmpi2c1, device, i2c.eeprom.page, FMPI2C_MEMADD_SIZE_16BIT, &rd_eeprom_data[0], 4, 10);
 801fd48:	687b      	ldr	r3, [r7, #4]
 801fd4a:	b299      	uxth	r1, r3
 801fd4c:	4b12      	ldr	r3, [pc, #72]	@ (801fd98 <Read_I2C_long_Data+0x58>)
 801fd4e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801fd50:	b29a      	uxth	r2, r3
 801fd52:	230a      	movs	r3, #10
 801fd54:	9302      	str	r3, [sp, #8]
 801fd56:	2304      	movs	r3, #4
 801fd58:	9301      	str	r3, [sp, #4]
 801fd5a:	4b10      	ldr	r3, [pc, #64]	@ (801fd9c <Read_I2C_long_Data+0x5c>)
 801fd5c:	9300      	str	r3, [sp, #0]
 801fd5e:	2302      	movs	r3, #2
 801fd60:	480f      	ldr	r0, [pc, #60]	@ (801fda0 <Read_I2C_long_Data+0x60>)
 801fd62:	f7e7 fcb1 	bl	80076c8 <HAL_FMPI2C_Mem_Read>

	i2c.eeprom.tmp_data = *(unsigned long *)&rd_eeprom_data[3] << 24 | \
 801fd66:	4b0f      	ldr	r3, [pc, #60]	@ (801fda4 <Read_I2C_long_Data+0x64>)
 801fd68:	681b      	ldr	r3, [r3, #0]
 801fd6a:	061a      	lsls	r2, r3, #24
							*(unsigned long *)&rd_eeprom_data[2] << 16 | \
 801fd6c:	4b0e      	ldr	r3, [pc, #56]	@ (801fda8 <Read_I2C_long_Data+0x68>)
 801fd6e:	681b      	ldr	r3, [r3, #0]
 801fd70:	041b      	lsls	r3, r3, #16
	i2c.eeprom.tmp_data = *(unsigned long *)&rd_eeprom_data[3] << 24 | \
 801fd72:	431a      	orrs	r2, r3
							*(unsigned long *)&rd_eeprom_data[1] << 8 | \
 801fd74:	4b0d      	ldr	r3, [pc, #52]	@ (801fdac <Read_I2C_long_Data+0x6c>)
 801fd76:	681b      	ldr	r3, [r3, #0]
 801fd78:	021b      	lsls	r3, r3, #8
							*(unsigned long *)&rd_eeprom_data[2] << 16 | \
 801fd7a:	431a      	orrs	r2, r3
							*(unsigned long *)&rd_eeprom_data[0];
 801fd7c:	4b07      	ldr	r3, [pc, #28]	@ (801fd9c <Read_I2C_long_Data+0x5c>)
 801fd7e:	681b      	ldr	r3, [r3, #0]
							*(unsigned long *)&rd_eeprom_data[1] << 8 | \
 801fd80:	4313      	orrs	r3, r2
	i2c.eeprom.tmp_data = *(unsigned long *)&rd_eeprom_data[3] << 24 | \
 801fd82:	4a05      	ldr	r2, [pc, #20]	@ (801fd98 <Read_I2C_long_Data+0x58>)
 801fd84:	6153      	str	r3, [r2, #20]

	i2c.eeprom.page += 4;
 801fd86:	4b04      	ldr	r3, [pc, #16]	@ (801fd98 <Read_I2C_long_Data+0x58>)
 801fd88:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801fd8a:	3304      	adds	r3, #4
 801fd8c:	4a02      	ldr	r2, [pc, #8]	@ (801fd98 <Read_I2C_long_Data+0x58>)
 801fd8e:	6793      	str	r3, [r2, #120]	@ 0x78
}
 801fd90:	bf00      	nop
 801fd92:	3708      	adds	r7, #8
 801fd94:	46bd      	mov	sp, r7
 801fd96:	bd80      	pop	{r7, pc}
 801fd98:	20001210 	.word	0x20001210
 801fd9c:	200011e0 	.word	0x200011e0
 801fda0:	20000c4c 	.word	0x20000c4c
 801fda4:	200011e3 	.word	0x200011e3
 801fda8:	200011e2 	.word	0x200011e2
 801fdac:	200011e1 	.word	0x200011e1

0801fdb0 <System_Check_after_Power_ON>:
 */

#include "def.h"

void System_Check_after_Power_ON(void)
{
 801fdb0:	b480      	push	{r7}
 801fdb2:	af00      	add	r7, sp, #0
	if(i2c.eeprom.init_cnt++ > REF_TIME_sec(3))
 801fdb4:	4b09      	ldr	r3, [pc, #36]	@ (801fddc <System_Check_after_Power_ON+0x2c>)
 801fdb6:	68db      	ldr	r3, [r3, #12]
 801fdb8:	1c5a      	adds	r2, r3, #1
 801fdba:	4908      	ldr	r1, [pc, #32]	@ (801fddc <System_Check_after_Power_ON+0x2c>)
 801fdbc:	60ca      	str	r2, [r1, #12]
 801fdbe:	f247 5230 	movw	r2, #30000	@ 0x7530
 801fdc2:	4293      	cmp	r3, r2
 801fdc4:	dd05      	ble.n	801fdd2 <System_Check_after_Power_ON+0x22>
	{
		i2c.eeprom.init_cnt = 0;
 801fdc6:	4b05      	ldr	r3, [pc, #20]	@ (801fddc <System_Check_after_Power_ON+0x2c>)
 801fdc8:	2200      	movs	r2, #0
 801fdca:	60da      	str	r2, [r3, #12]
		i2c.eeprom.enable = 1;
 801fdcc:	4b03      	ldr	r3, [pc, #12]	@ (801fddc <System_Check_after_Power_ON+0x2c>)
 801fdce:	2201      	movs	r2, #1
 801fdd0:	609a      	str	r2, [r3, #8]
	}
}
 801fdd2:	bf00      	nop
 801fdd4:	46bd      	mov	sp, r7
 801fdd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 801fdda:	4770      	bx	lr
 801fddc:	20001210 	.word	0x20001210

0801fde0 <GPInit>:
#include "def.h"
#include <string.h>
#include "stm32f4xx.h"

void GPInit(void)
{
 801fde0:	b480      	push	{r7}
 801fde2:	af00      	add	r7, sp, #0

}
 801fde4:	bf00      	nop
 801fde6:	46bd      	mov	sp, r7
 801fde8:	f85d 7b04 	ldr.w	r7, [sp], #4
 801fdec:	4770      	bx	lr
	...

0801fdf0 <GPMain>:
uint32_t t_start, t_end, elapsed_ms;
struct i2c_val i2c;
struct Unit eep;

void GPMain(void)
{
 801fdf0:	b580      	push	{r7, lr}
 801fdf2:	b082      	sub	sp, #8
 801fdf4:	af02      	add	r7, sp, #8
	iwdgBegin(2000);	//iWDG Enable - 2s check	// 1/32,000 * 32 * 2000 = 2
 801fdf6:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 801fdfa:	f002 f813 	bl	8021e24 <iwdgBegin>

	// B-Block Index Read
	EEPROM_Init_B();
 801fdfe:	f7fe fa55 	bl	801e2ac <EEPROM_Init_B>

	// Data Copy
	EEPROM_ReadEnergy(EEP_Index, &EEP_Index ,&ADE9000.VA_ACC.rd, &ADE9000.WATT_ACC.rd, &ADE9000.VAR_ACC.rd);
 801fe02:	4b21      	ldr	r3, [pc, #132]	@ (801fe88 <GPMain+0x98>)
 801fe04:	e9d3 0100 	ldrd	r0, r1, [r3]
 801fe08:	4b20      	ldr	r3, [pc, #128]	@ (801fe8c <GPMain+0x9c>)
 801fe0a:	9301      	str	r3, [sp, #4]
 801fe0c:	4b20      	ldr	r3, [pc, #128]	@ (801fe90 <GPMain+0xa0>)
 801fe0e:	9300      	str	r3, [sp, #0]
 801fe10:	4b20      	ldr	r3, [pc, #128]	@ (801fe94 <GPMain+0xa4>)
 801fe12:	4a1d      	ldr	r2, [pc, #116]	@ (801fe88 <GPMain+0x98>)
 801fe14:	f7fe f8b8 	bl	801df88 <EEPROM_ReadEnergy>

	easyDSP_init(USART1);
 801fe18:	481f      	ldr	r0, [pc, #124]	@ (801fe98 <GPMain+0xa8>)
 801fe1a:	f7ff f961 	bl	801f0e0 <easyDSP_init>
	HAL_TIM_Base_Start_IT(&htim3);							// 100us Period
 801fe1e:	481f      	ldr	r0, [pc, #124]	@ (801fe9c <GPMain+0xac>)
 801fe20:	f7f0 fc5e 	bl	80106e0 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim4);
 801fe24:	481e      	ldr	r0, [pc, #120]	@ (801fea0 <GPMain+0xb0>)
 801fe26:	f7f0 fc5b 	bl	80106e0 <HAL_TIM_Base_Start_IT>
//	init_UART2();
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);		// ADE9000 Reset PIN : PM_ADE RESET High    AVDD, REF  
 801fe2a:	2201      	movs	r2, #1
 801fe2c:	2101      	movs	r1, #1
 801fe2e:	481d      	ldr	r0, [pc, #116]	@ (801fea4 <GPMain+0xb4>)
 801fe30:	f7eb feb0 	bl	800bb94 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);	// RS485 EN Pin
 801fe34:	2200      	movs	r2, #0
 801fe36:	2102      	movs	r1, #2
 801fe38:	481b      	ldr	r0, [pc, #108]	@ (801fea8 <GPMain+0xb8>)
 801fe3a:	f7eb feab 	bl	800bb94 <HAL_GPIO_WritePin>
	comm_address_data();
 801fe3e:	f001 fd49 	bl	80218d4 <comm_address_data>

	uartInit2();
 801fe42:	f002 f81f 	bl	8021e84 <uartInit2>
	HAL_GPIO_WritePin(GPIOA, RS485_EN_Pin, GPIO_PIN_RESET); //RS485_RX
 801fe46:	2200      	movs	r2, #0
 801fe48:	2102      	movs	r1, #2
 801fe4a:	4817      	ldr	r0, [pc, #92]	@ (801fea8 <GPMain+0xb8>)
 801fe4c:	f7eb fea2 	bl	800bb94 <HAL_GPIO_WritePin>
	i2c.eeprom.wr_access = 1;
 801fe50:	4b16      	ldr	r3, [pc, #88]	@ (801feac <GPMain+0xbc>)
 801fe52:	2201      	movs	r2, #1
 801fe54:	605a      	str	r2, [r3, #4]

//	HAL_Delay(1000);

	while(1)
	{
		if(i2c.eeprom.enable == 1)		I2C_Read_Write();
 801fe56:	4b15      	ldr	r3, [pc, #84]	@ (801feac <GPMain+0xbc>)
 801fe58:	689b      	ldr	r3, [r3, #8]
 801fe5a:	2b01      	cmp	r3, #1
 801fe5c:	d101      	bne.n	801fe62 <GPMain+0x72>
 801fe5e:	f7fe ff99 	bl	801ed94 <I2C_Read_Write>

		// ADE9000 Main Function
		if(i2c_sys_init == 1)
 801fe62:	4b13      	ldr	r3, [pc, #76]	@ (801feb0 <GPMain+0xc0>)
 801fe64:	781b      	ldrb	r3, [r3, #0]
 801fe66:	2b01      	cmp	r3, #1
 801fe68:	d109      	bne.n	801fe7e <GPMain+0x8e>
		{
			if(flag_100ms)
 801fe6a:	4b12      	ldr	r3, [pc, #72]	@ (801feb4 <GPMain+0xc4>)
 801fe6c:	781b      	ldrb	r3, [r3, #0]
 801fe6e:	b2db      	uxtb	r3, r3
 801fe70:	2b00      	cmp	r3, #0
 801fe72:	d004      	beq.n	801fe7e <GPMain+0x8e>
			{
				flag_100ms = 0;
 801fe74:	4b0f      	ldr	r3, [pc, #60]	@ (801feb4 <GPMain+0xc4>)
 801fe76:	2200      	movs	r2, #0
 801fe78:	701a      	strb	r2, [r3, #0]
				ADE9000_Measurement();
 801fe7a:	f7fd fc61 	bl	801d740 <ADE9000_Measurement>
			}
		}

 		init_UART2();
 801fe7e:	f000 f8a7 	bl	801ffd0 <init_UART2>

 		iwdgRefresh();
 801fe82:	f001 fff5 	bl	8021e70 <iwdgRefresh>
		if(i2c.eeprom.enable == 1)		I2C_Read_Write();
 801fe86:	e7e6      	b.n	801fe56 <GPMain+0x66>
 801fe88:	200010f0 	.word	0x200010f0
 801fe8c:	200006c0 	.word	0x200006c0
 801fe90:	20000680 	.word	0x20000680
 801fe94:	20000700 	.word	0x20000700
 801fe98:	40011000 	.word	0x40011000
 801fe9c:	20000d20 	.word	0x20000d20
 801fea0:	20000d68 	.word	0x20000d68
 801fea4:	40020400 	.word	0x40020400
 801fea8:	40020000 	.word	0x40020000
 801feac:	20001210 	.word	0x20001210
 801feb0:	200010ec 	.word	0x200010ec
 801feb4:	200010d1 	.word	0x200010d1

0801feb8 <HAL_TIM_PeriodElapsedCallback>:
uint32_t TIM3_CNT;
uint32_t TIM_500ms_CNT;
uint8_t PM_comm_Reset_CNT;
uint8_t PM_kwh_comm_Reset_CNT;
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 801feb8:	b580      	push	{r7, lr}
 801feba:	b082      	sub	sp, #8
 801febc:	af00      	add	r7, sp, #0
 801febe:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM3)	//10khz
 801fec0:	687b      	ldr	r3, [r7, #4]
 801fec2:	681b      	ldr	r3, [r3, #0]
 801fec4:	4a38      	ldr	r2, [pc, #224]	@ (801ffa8 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 801fec6:	4293      	cmp	r3, r2
 801fec8:	d162      	bne.n	801ff90 <HAL_TIM_PeriodElapsedCallback+0xd8>
	{
		TIM3_CNT++;
 801feca:	4b38      	ldr	r3, [pc, #224]	@ (801ffac <HAL_TIM_PeriodElapsedCallback+0xf4>)
 801fecc:	681b      	ldr	r3, [r3, #0]
 801fece:	3301      	adds	r3, #1
 801fed0:	4a36      	ldr	r2, [pc, #216]	@ (801ffac <HAL_TIM_PeriodElapsedCallback+0xf4>)
 801fed2:	6013      	str	r3, [r2, #0]

		if(i2c.eeprom.enable != 1)	System_Check_after_Power_ON();
 801fed4:	4b36      	ldr	r3, [pc, #216]	@ (801ffb0 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 801fed6:	689b      	ldr	r3, [r3, #8]
 801fed8:	2b01      	cmp	r3, #1
 801feda:	d001      	beq.n	801fee0 <HAL_TIM_PeriodElapsedCallback+0x28>
 801fedc:	f7ff ff68 	bl	801fdb0 <System_Check_after_Power_ON>

 	    UART2_tx_polling();
 801fee0:	f001 f8f4 	bl	80210cc <UART2_tx_polling>
 	    UART2_rx_polling();
 801fee4:	f001 fcb4 	bl	8021850 <UART2_rx_polling>

 	    if(TIM_500ms_CNT++ > REF_TIME_msec(500))
 801fee8:	4b32      	ldr	r3, [pc, #200]	@ (801ffb4 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 801feea:	681b      	ldr	r3, [r3, #0]
 801feec:	1c5a      	adds	r2, r3, #1
 801feee:	4931      	ldr	r1, [pc, #196]	@ (801ffb4 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 801fef0:	600a      	str	r2, [r1, #0]
 801fef2:	f241 3288 	movw	r2, #5000	@ 0x1388
 801fef6:	4293      	cmp	r3, r2
 801fef8:	d91c      	bls.n	801ff34 <HAL_TIM_PeriodElapsedCallback+0x7c>
 	    {
			if(LED_Status == 0)
 801fefa:	4b2f      	ldr	r3, [pc, #188]	@ (801ffb8 <HAL_TIM_PeriodElapsedCallback+0x100>)
 801fefc:	781b      	ldrb	r3, [r3, #0]
 801fefe:	2b00      	cmp	r3, #0
 801ff00:	d10a      	bne.n	801ff18 <HAL_TIM_PeriodElapsedCallback+0x60>
			{
				HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_14);
 801ff02:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 801ff06:	482d      	ldr	r0, [pc, #180]	@ (801ffbc <HAL_TIM_PeriodElapsedCallback+0x104>)
 801ff08:	f7eb fe5d 	bl	800bbc6 <HAL_GPIO_TogglePin>
				HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_15);
 801ff0c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 801ff10:	482a      	ldr	r0, [pc, #168]	@ (801ffbc <HAL_TIM_PeriodElapsedCallback+0x104>)
 801ff12:	f7eb fe58 	bl	800bbc6 <HAL_GPIO_TogglePin>
 801ff16:	e00a      	b.n	801ff2e <HAL_TIM_PeriodElapsedCallback+0x76>
			}
			else		//  
			{
				HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_14);
 801ff18:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 801ff1c:	4827      	ldr	r0, [pc, #156]	@ (801ffbc <HAL_TIM_PeriodElapsedCallback+0x104>)
 801ff1e:	f7eb fe52 	bl	800bbc6 <HAL_GPIO_TogglePin>
				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);
 801ff22:	2201      	movs	r2, #1
 801ff24:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 801ff28:	4824      	ldr	r0, [pc, #144]	@ (801ffbc <HAL_TIM_PeriodElapsedCallback+0x104>)
 801ff2a:	f7eb fe33 	bl	800bb94 <HAL_GPIO_WritePin>
			}
 	    	TIM_500ms_CNT = 0;
 801ff2e:	4b21      	ldr	r3, [pc, #132]	@ (801ffb4 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 801ff30:	2200      	movs	r2, #0
 801ff32:	601a      	str	r2, [r3, #0]
 	    }

 		if(comm_data.PM_comm_Reset == 1)
 801ff34:	4b22      	ldr	r3, [pc, #136]	@ (801ffc0 <HAL_TIM_PeriodElapsedCallback+0x108>)
 801ff36:	f8b3 3098 	ldrh.w	r3, [r3, #152]	@ 0x98
 801ff3a:	2b01      	cmp	r3, #1
 801ff3c:	d111      	bne.n	801ff62 <HAL_TIM_PeriodElapsedCallback+0xaa>
 		{
 			if(PM_comm_Reset_CNT++ > 10){
 801ff3e:	4b21      	ldr	r3, [pc, #132]	@ (801ffc4 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 801ff40:	781b      	ldrb	r3, [r3, #0]
 801ff42:	1c5a      	adds	r2, r3, #1
 801ff44:	b2d1      	uxtb	r1, r2
 801ff46:	4a1f      	ldr	r2, [pc, #124]	@ (801ffc4 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 801ff48:	7011      	strb	r1, [r2, #0]
 801ff4a:	2b0a      	cmp	r3, #10
 801ff4c:	d909      	bls.n	801ff62 <HAL_TIM_PeriodElapsedCallback+0xaa>
 				PM_Flag = 99;
 801ff4e:	4b1e      	ldr	r3, [pc, #120]	@ (801ffc8 <HAL_TIM_PeriodElapsedCallback+0x110>)
 801ff50:	2263      	movs	r2, #99	@ 0x63
 801ff52:	601a      	str	r2, [r3, #0]
 				PM_comm_Reset_CNT = 0;
 801ff54:	4b1b      	ldr	r3, [pc, #108]	@ (801ffc4 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 801ff56:	2200      	movs	r2, #0
 801ff58:	701a      	strb	r2, [r3, #0]
 				comm_data.PM_comm_Reset = 0;
 801ff5a:	4b19      	ldr	r3, [pc, #100]	@ (801ffc0 <HAL_TIM_PeriodElapsedCallback+0x108>)
 801ff5c:	2200      	movs	r2, #0
 801ff5e:	f8a3 2098 	strh.w	r2, [r3, #152]	@ 0x98
 			}
 		}
 		if(comm_data.PM_kwh_comm_Reset == 1)
 801ff62:	4b17      	ldr	r3, [pc, #92]	@ (801ffc0 <HAL_TIM_PeriodElapsedCallback+0x108>)
 801ff64:	f8b3 309a 	ldrh.w	r3, [r3, #154]	@ 0x9a
 801ff68:	2b01      	cmp	r3, #1
 801ff6a:	d111      	bne.n	801ff90 <HAL_TIM_PeriodElapsedCallback+0xd8>
 		{
 			if(PM_comm_Reset_CNT++ > 10){
 801ff6c:	4b15      	ldr	r3, [pc, #84]	@ (801ffc4 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 801ff6e:	781b      	ldrb	r3, [r3, #0]
 801ff70:	1c5a      	adds	r2, r3, #1
 801ff72:	b2d1      	uxtb	r1, r2
 801ff74:	4a13      	ldr	r2, [pc, #76]	@ (801ffc4 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 801ff76:	7011      	strb	r1, [r2, #0]
 801ff78:	2b0a      	cmp	r3, #10
 801ff7a:	d909      	bls.n	801ff90 <HAL_TIM_PeriodElapsedCallback+0xd8>
 				PM_Flag = 12;
 801ff7c:	4b12      	ldr	r3, [pc, #72]	@ (801ffc8 <HAL_TIM_PeriodElapsedCallback+0x110>)
 801ff7e:	220c      	movs	r2, #12
 801ff80:	601a      	str	r2, [r3, #0]
 				PM_comm_Reset_CNT = 0;
 801ff82:	4b10      	ldr	r3, [pc, #64]	@ (801ffc4 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 801ff84:	2200      	movs	r2, #0
 801ff86:	701a      	strb	r2, [r3, #0]
 				comm_data.PM_kwh_comm_Reset = 0;
 801ff88:	4b0d      	ldr	r3, [pc, #52]	@ (801ffc0 <HAL_TIM_PeriodElapsedCallback+0x108>)
 801ff8a:	2200      	movs	r2, #0
 801ff8c:	f8a3 209a 	strh.w	r2, [r3, #154]	@ 0x9a
 			}
 		}
	}

	if(htim->Instance == TIM4)	//100hz 0.01s
 801ff90:	687b      	ldr	r3, [r7, #4]
 801ff92:	681b      	ldr	r3, [r3, #0]
 801ff94:	4a0d      	ldr	r2, [pc, #52]	@ (801ffcc <HAL_TIM_PeriodElapsedCallback+0x114>)
 801ff96:	4293      	cmp	r3, r2
 801ff98:	d101      	bne.n	801ff9e <HAL_TIM_PeriodElapsedCallback+0xe6>
	{
 		uart2_conv_hex_dec();
 801ff9a:	f001 f875 	bl	8021088 <uart2_conv_hex_dec>
	}
}
 801ff9e:	bf00      	nop
 801ffa0:	3708      	adds	r7, #8
 801ffa2:	46bd      	mov	sp, r7
 801ffa4:	bd80      	pop	{r7, pc}
 801ffa6:	bf00      	nop
 801ffa8:	40000400 	.word	0x40000400
 801ffac:	20001b78 	.word	0x20001b78
 801ffb0:	20001210 	.word	0x20001210
 801ffb4:	20001b7c 	.word	0x20001b7c
 801ffb8:	200010d0 	.word	0x200010d0
 801ffbc:	40020000 	.word	0x40020000
 801ffc0:	20002ac4 	.word	0x20002ac4
 801ffc4:	20001b80 	.word	0x20001b80
 801ffc8:	20001030 	.word	0x20001030
 801ffcc:	40000800 	.word	0x40000800

0801ffd0 <init_UART2>:
unsigned int uart2_send_dt_num = 0;

struct uart_data uart2;

void init_UART2(void)
{
 801ffd0:	b580      	push	{r7, lr}
 801ffd2:	b084      	sub	sp, #16
 801ffd4:	af00      	add	r7, sp, #0
	if(uart2.init_port == 1)
 801ffd6:	4b3c      	ldr	r3, [pc, #240]	@ (80200c8 <init_UART2+0xf8>)
 801ffd8:	68db      	ldr	r3, [r3, #12]
 801ffda:	2b01      	cmp	r3, #1
 801ffdc:	d170      	bne.n	80200c0 <init_UART2+0xf0>
	{
	    // USART DMA Request Line OFF
	    CLEAR_BIT(USART2->CR3, USART_CR3_DMAT | USART_CR3_DMAR);
 801ffde:	4b3b      	ldr	r3, [pc, #236]	@ (80200cc <init_UART2+0xfc>)
 801ffe0:	695b      	ldr	r3, [r3, #20]
 801ffe2:	4a3a      	ldr	r2, [pc, #232]	@ (80200cc <init_UART2+0xfc>)
 801ffe4:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 801ffe8:	6153      	str	r3, [r2, #20]

	    // RX/TX DMA OFF
	    if (huart2.hdmarx) HAL_DMA_Abort(huart2.hdmarx);
 801ffea:	4b39      	ldr	r3, [pc, #228]	@ (80200d0 <init_UART2+0x100>)
 801ffec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801ffee:	2b00      	cmp	r3, #0
 801fff0:	d004      	beq.n	801fffc <init_UART2+0x2c>
 801fff2:	4b37      	ldr	r3, [pc, #220]	@ (80200d0 <init_UART2+0x100>)
 801fff4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801fff6:	4618      	mov	r0, r3
 801fff8:	f7e3 f85f 	bl	80030ba <HAL_DMA_Abort>
	    if (huart2.hdmatx) HAL_DMA_Abort(huart2.hdmatx);
 801fffc:	4b34      	ldr	r3, [pc, #208]	@ (80200d0 <init_UART2+0x100>)
 801fffe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8020000:	2b00      	cmp	r3, #0
 8020002:	d004      	beq.n	802000e <init_UART2+0x3e>
 8020004:	4b32      	ldr	r3, [pc, #200]	@ (80200d0 <init_UART2+0x100>)
 8020006:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8020008:	4618      	mov	r0, r3
 802000a:	f7e3 f856 	bl	80030ba <HAL_DMA_Abort>

	    // UART  DISABLE
	    __HAL_UART_DISABLE_IT(&huart2, UART_IT_ERR | UART_IT_IDLE | UART_IT_RXNE);
 802000e:	4b30      	ldr	r3, [pc, #192]	@ (80200d0 <init_UART2+0x100>)
 8020010:	681b      	ldr	r3, [r3, #0]
 8020012:	695a      	ldr	r2, [r3, #20]
 8020014:	4b2e      	ldr	r3, [pc, #184]	@ (80200d0 <init_UART2+0x100>)
 8020016:	681b      	ldr	r3, [r3, #0]
 8020018:	f022 0231 	bic.w	r2, r2, #49	@ 0x31
 802001c:	615a      	str	r2, [r3, #20]
	    __HAL_UART_CLEAR_PEFLAG(&huart2);
 802001e:	2300      	movs	r3, #0
 8020020:	60fb      	str	r3, [r7, #12]
 8020022:	4b2b      	ldr	r3, [pc, #172]	@ (80200d0 <init_UART2+0x100>)
 8020024:	681b      	ldr	r3, [r3, #0]
 8020026:	681b      	ldr	r3, [r3, #0]
 8020028:	60fb      	str	r3, [r7, #12]
 802002a:	4b29      	ldr	r3, [pc, #164]	@ (80200d0 <init_UART2+0x100>)
 802002c:	681b      	ldr	r3, [r3, #0]
 802002e:	685b      	ldr	r3, [r3, #4]
 8020030:	60fb      	str	r3, [r7, #12]
 8020032:	68fb      	ldr	r3, [r7, #12]
	    __HAL_UART_CLEAR_FEFLAG(&huart2);
 8020034:	2300      	movs	r3, #0
 8020036:	60bb      	str	r3, [r7, #8]
 8020038:	4b25      	ldr	r3, [pc, #148]	@ (80200d0 <init_UART2+0x100>)
 802003a:	681b      	ldr	r3, [r3, #0]
 802003c:	681b      	ldr	r3, [r3, #0]
 802003e:	60bb      	str	r3, [r7, #8]
 8020040:	4b23      	ldr	r3, [pc, #140]	@ (80200d0 <init_UART2+0x100>)
 8020042:	681b      	ldr	r3, [r3, #0]
 8020044:	685b      	ldr	r3, [r3, #4]
 8020046:	60bb      	str	r3, [r7, #8]
 8020048:	68bb      	ldr	r3, [r7, #8]
	    __HAL_UART_CLEAR_NEFLAG(&huart2);
 802004a:	2300      	movs	r3, #0
 802004c:	607b      	str	r3, [r7, #4]
 802004e:	4b20      	ldr	r3, [pc, #128]	@ (80200d0 <init_UART2+0x100>)
 8020050:	681b      	ldr	r3, [r3, #0]
 8020052:	681b      	ldr	r3, [r3, #0]
 8020054:	607b      	str	r3, [r7, #4]
 8020056:	4b1e      	ldr	r3, [pc, #120]	@ (80200d0 <init_UART2+0x100>)
 8020058:	681b      	ldr	r3, [r3, #0]
 802005a:	685b      	ldr	r3, [r3, #4]
 802005c:	607b      	str	r3, [r7, #4]
 802005e:	687b      	ldr	r3, [r7, #4]
	    __HAL_UART_CLEAR_OREFLAG(&huart2);
 8020060:	2300      	movs	r3, #0
 8020062:	603b      	str	r3, [r7, #0]
 8020064:	4b1a      	ldr	r3, [pc, #104]	@ (80200d0 <init_UART2+0x100>)
 8020066:	681b      	ldr	r3, [r3, #0]
 8020068:	681b      	ldr	r3, [r3, #0]
 802006a:	603b      	str	r3, [r7, #0]
 802006c:	4b18      	ldr	r3, [pc, #96]	@ (80200d0 <init_UART2+0x100>)
 802006e:	681b      	ldr	r3, [r3, #0]
 8020070:	685b      	ldr	r3, [r3, #4]
 8020072:	603b      	str	r3, [r7, #0]
 8020074:	683b      	ldr	r3, [r7, #0]

	    HAL_UART_DeInit(&huart2);
 8020076:	4816      	ldr	r0, [pc, #88]	@ (80200d0 <init_UART2+0x100>)
 8020078:	f7f8 fc85 	bl	8018986 <HAL_UART_DeInit>
	    __HAL_RCC_USART2_FORCE_RESET();
 802007c:	4b15      	ldr	r3, [pc, #84]	@ (80200d4 <init_UART2+0x104>)
 802007e:	6a1b      	ldr	r3, [r3, #32]
 8020080:	4a14      	ldr	r2, [pc, #80]	@ (80200d4 <init_UART2+0x104>)
 8020082:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8020086:	6213      	str	r3, [r2, #32]
	    __HAL_RCC_USART2_RELEASE_RESET();
 8020088:	4b12      	ldr	r3, [pc, #72]	@ (80200d4 <init_UART2+0x104>)
 802008a:	6a1b      	ldr	r3, [r3, #32]
 802008c:	4a11      	ldr	r2, [pc, #68]	@ (80200d4 <init_UART2+0x104>)
 802008e:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8020092:	6213      	str	r3, [r2, #32]

	    MX_USART2_UART_Init();   // CubeMX  
 8020094:	f7e1 ff96 	bl	8001fc4 <MX_USART2_UART_Init>

	    uartInit2();
 8020098:	f001 fef4 	bl	8021e84 <uartInit2>

	    __HAL_DMA_DISABLE_IT(huart2.hdmarx, DMA_IT_HT);
 802009c:	4b0c      	ldr	r3, [pc, #48]	@ (80200d0 <init_UART2+0x100>)
 802009e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80200a0:	681b      	ldr	r3, [r3, #0]
 80200a2:	681a      	ldr	r2, [r3, #0]
 80200a4:	4b0a      	ldr	r3, [pc, #40]	@ (80200d0 <init_UART2+0x100>)
 80200a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80200a8:	681b      	ldr	r3, [r3, #0]
 80200aa:	f022 0208 	bic.w	r2, r2, #8
 80200ae:	601a      	str	r2, [r3, #0]

		uart2.init_port = 0;
 80200b0:	4b05      	ldr	r3, [pc, #20]	@ (80200c8 <init_UART2+0xf8>)
 80200b2:	2200      	movs	r2, #0
 80200b4:	60da      	str	r2, [r3, #12]

		HAL_GPIO_WritePin(GPIOA, RS485_EN_Pin, GPIO_PIN_RESET);	//RS485_TX
 80200b6:	2200      	movs	r2, #0
 80200b8:	2102      	movs	r1, #2
 80200ba:	4807      	ldr	r0, [pc, #28]	@ (80200d8 <init_UART2+0x108>)
 80200bc:	f7eb fd6a 	bl	800bb94 <HAL_GPIO_WritePin>
	}
}
 80200c0:	bf00      	nop
 80200c2:	3710      	adds	r7, #16
 80200c4:	46bd      	mov	sp, r7
 80200c6:	bd80      	pop	{r7, pc}
 80200c8:	20002680 	.word	0x20002680
 80200cc:	40004400 	.word	0x40004400
 80200d0:	20000df8 	.word	0x20000df8
 80200d4:	40023800 	.word	0x40023800
 80200d8:	40020000 	.word	0x40020000

080200dc <txd_buf_write>:

void txd_buf_write(int ch, unsigned char dt)
{
 80200dc:	b480      	push	{r7}
 80200de:	b083      	sub	sp, #12
 80200e0:	af00      	add	r7, sp, #0
 80200e2:	6078      	str	r0, [r7, #4]
 80200e4:	460b      	mov	r3, r1
 80200e6:	70fb      	strb	r3, [r7, #3]
 	if(ch == 2)
 80200e8:	687b      	ldr	r3, [r7, #4]
 80200ea:	2b02      	cmp	r3, #2
 80200ec:	d11a      	bne.n	8020124 <txd_buf_write+0x48>
 	{
 		uart2_txd_buf[uart2.txd.end++] = dt;
 80200ee:	4b10      	ldr	r3, [pc, #64]	@ (8020130 <txd_buf_write+0x54>)
 80200f0:	f8d3 312c 	ldr.w	r3, [r3, #300]	@ 0x12c
 80200f4:	1c5a      	adds	r2, r3, #1
 80200f6:	490e      	ldr	r1, [pc, #56]	@ (8020130 <txd_buf_write+0x54>)
 80200f8:	f8c1 212c 	str.w	r2, [r1, #300]	@ 0x12c
 80200fc:	490d      	ldr	r1, [pc, #52]	@ (8020134 <txd_buf_write+0x58>)
 80200fe:	78fa      	ldrb	r2, [r7, #3]
 8020100:	54ca      	strb	r2, [r1, r3]
    	if(uart2.txd.end >= UART_BUFFER_MAX) uart2.txd.end = 0;
 8020102:	4b0b      	ldr	r3, [pc, #44]	@ (8020130 <txd_buf_write+0x54>)
 8020104:	f8d3 312c 	ldr.w	r3, [r3, #300]	@ 0x12c
 8020108:	2bff      	cmp	r3, #255	@ 0xff
 802010a:	dd03      	ble.n	8020114 <txd_buf_write+0x38>
 802010c:	4b08      	ldr	r3, [pc, #32]	@ (8020130 <txd_buf_write+0x54>)
 802010e:	2200      	movs	r2, #0
 8020110:	f8c3 212c 	str.w	r2, [r3, #300]	@ 0x12c
    	uart2.txd.chk_sum += dt;
 8020114:	4b06      	ldr	r3, [pc, #24]	@ (8020130 <txd_buf_write+0x54>)
 8020116:	f8d3 2144 	ldr.w	r2, [r3, #324]	@ 0x144
 802011a:	78fb      	ldrb	r3, [r7, #3]
 802011c:	4413      	add	r3, r2
 802011e:	4a04      	ldr	r2, [pc, #16]	@ (8020130 <txd_buf_write+0x54>)
 8020120:	f8c2 3144 	str.w	r3, [r2, #324]	@ 0x144
  	}
}
 8020124:	bf00      	nop
 8020126:	370c      	adds	r7, #12
 8020128:	46bd      	mov	sp, r7
 802012a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802012e:	4770      	bx	lr
 8020130:	20002680 	.word	0x20002680
 8020134:	20001c88 	.word	0x20001c88

08020138 <GetDoubleHigh32>:

uint32_t GetDoubleHigh32(double value)
{
 8020138:	b480      	push	{r7}
 802013a:	b085      	sub	sp, #20
 802013c:	af00      	add	r7, sp, #0
 802013e:	ed87 0b00 	vstr	d0, [r7]
    union {
        double d;
        uint64_t u64;
    } conv;

    conv.d = value;
 8020142:	e9d7 2300 	ldrd	r2, r3, [r7]
 8020146:	e9c7 2302 	strd	r2, r3, [r7, #8]
    return (uint32_t)(conv.u64 >> 32);
 802014a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 802014e:	f04f 0200 	mov.w	r2, #0
 8020152:	f04f 0300 	mov.w	r3, #0
 8020156:	000a      	movs	r2, r1
 8020158:	2300      	movs	r3, #0
 802015a:	4613      	mov	r3, r2
}
 802015c:	4618      	mov	r0, r3
 802015e:	3714      	adds	r7, #20
 8020160:	46bd      	mov	sp, r7
 8020162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020166:	4770      	bx	lr

08020168 <GetDoubleLow32>:

uint32_t GetDoubleLow32(double value)
{
 8020168:	b480      	push	{r7}
 802016a:	b085      	sub	sp, #20
 802016c:	af00      	add	r7, sp, #0
 802016e:	ed87 0b00 	vstr	d0, [r7]
    union {
        double d;
        uint64_t u64;
    } conv;

    conv.d = value;
 8020172:	e9d7 2300 	ldrd	r2, r3, [r7]
 8020176:	e9c7 2302 	strd	r2, r3, [r7, #8]
    return (uint32_t)(conv.u64 & 0xFFFFFFFF);
 802017a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 802017e:	4613      	mov	r3, r2
}
 8020180:	4618      	mov	r0, r3
 8020182:	3714      	adds	r7, #20
 8020184:	46bd      	mov	sp, r7
 8020186:	f85d 7b04 	ldr.w	r7, [sp], #4
 802018a:	4770      	bx	lr

0802018c <PM_Comm_data>:


uint16_t kwh_comm_Reset_cnt = 0;
uint16_t hcy;
void PM_Comm_data(void)
{
 802018c:	b580      	push	{r7, lr}
 802018e:	b08c      	sub	sp, #48	@ 0x30
 8020190:	af00      	add	r7, sp, #0
	comm_data.Part_ID = eep.Set.Modbus_ID.val;				//   Device ID
 8020192:	4bb3      	ldr	r3, [pc, #716]	@ (8020460 <PM_Comm_data+0x2d4>)
 8020194:	f8d3 38e0 	ldr.w	r3, [r3, #2272]	@ 0x8e0
 8020198:	b29a      	uxth	r2, r3
 802019a:	4bb2      	ldr	r3, [pc, #712]	@ (8020464 <PM_Comm_data+0x2d8>)
 802019c:	801a      	strh	r2, [r3, #0]
	comm_data.Version = ADE9000.VERSION.DIGIT.u16;			// SPI   0x00C0,  SPI  
 802019e:	4bb2      	ldr	r3, [pc, #712]	@ (8020468 <PM_Comm_data+0x2dc>)
 80201a0:	f8b3 2954 	ldrh.w	r2, [r3, #2388]	@ 0x954
 80201a4:	4baf      	ldr	r3, [pc, #700]	@ (8020464 <PM_Comm_data+0x2d8>)
 80201a6:	805a      	strh	r2, [r3, #2]
	comm_data.RUN = ADE_Read16(ADE9000.RUN.addr);			// ADE9000   / 0 : , 1: 
 80201a8:	4baf      	ldr	r3, [pc, #700]	@ (8020468 <PM_Comm_data+0x2dc>)
 80201aa:	f8b3 3940 	ldrh.w	r3, [r3, #2368]	@ 0x940
 80201ae:	4618      	mov	r0, r3
 80201b0:	f7fd fc84 	bl	801dabc <ADE_Read16>
 80201b4:	4603      	mov	r3, r0
 80201b6:	461a      	mov	r2, r3
 80201b8:	4baa      	ldr	r3, [pc, #680]	@ (8020464 <PM_Comm_data+0x2d8>)
 80201ba:	809a      	strh	r2, [r3, #4]
	comm_data.ACCMODE = ADE_Read16(ADE9000.ACCMODE.addr);	// Frequency, Delta, 2CT 
 80201bc:	4baa      	ldr	r3, [pc, #680]	@ (8020468 <PM_Comm_data+0x2dc>)
 80201be:	f8b3 3960 	ldrh.w	r3, [r3, #2400]	@ 0x960
 80201c2:	4618      	mov	r0, r3
 80201c4:	f7fd fc7a 	bl	801dabc <ADE_Read16>
 80201c8:	4603      	mov	r3, r0
 80201ca:	461a      	mov	r2, r3
 80201cc:	4ba5      	ldr	r3, [pc, #660]	@ (8020464 <PM_Comm_data+0x2d8>)
 80201ce:	80da      	strh	r2, [r3, #6]
	comm_data.EP_CFG = ADE_Read16(ADE9000.EP_CFG.addr);		// THD, TDD 
 80201d0:	4ba5      	ldr	r3, [pc, #660]	@ (8020468 <PM_Comm_data+0x2dc>)
 80201d2:	f8b3 3970 	ldrh.w	r3, [r3, #2416]	@ 0x970
 80201d6:	4618      	mov	r0, r3
 80201d8:	f7fd fc70 	bl	801dabc <ADE_Read16>
 80201dc:	4603      	mov	r3, r0
 80201de:	461a      	mov	r2, r3
 80201e0:	4ba0      	ldr	r3, [pc, #640]	@ (8020464 <PM_Comm_data+0x2d8>)
 80201e2:	811a      	strh	r2, [r3, #8]
	comm_data.CONFIG3 = ADE_Read16(ADE9000.CONFIG3.addr);	// Voltage Peak 
 80201e4:	4ba0      	ldr	r3, [pc, #640]	@ (8020468 <PM_Comm_data+0x2dc>)
 80201e6:	f8b3 3990 	ldrh.w	r3, [r3, #2448]	@ 0x990
 80201ea:	4618      	mov	r0, r3
 80201ec:	f7fd fc66 	bl	801dabc <ADE_Read16>
 80201f0:	4603      	mov	r3, r0
 80201f2:	461a      	mov	r2, r3
 80201f4:	4b9b      	ldr	r3, [pc, #620]	@ (8020464 <PM_Comm_data+0x2d8>)
 80201f6:	815a      	strh	r2, [r3, #10]
	comm_data.SeqErr = Seq_Check;							// 3    , Seq_Check = 0 :   
 80201f8:	4b9c      	ldr	r3, [pc, #624]	@ (802046c <PM_Comm_data+0x2e0>)
 80201fa:	781b      	ldrb	r3, [r3, #0]
 80201fc:	461a      	mov	r2, r3
 80201fe:	4b99      	ldr	r3, [pc, #612]	@ (8020464 <PM_Comm_data+0x2d8>)
 8020200:	819a      	strh	r2, [r3, #12]
	comm_data.PM_Flag = PM_Flag;							// ADE9000 Sequence
 8020202:	4b9b      	ldr	r3, [pc, #620]	@ (8020470 <PM_Comm_data+0x2e4>)
 8020204:	681b      	ldr	r3, [r3, #0]
 8020206:	b29a      	uxth	r2, r3
 8020208:	4b96      	ldr	r3, [pc, #600]	@ (8020464 <PM_Comm_data+0x2d8>)
 802020a:	81da      	strh	r2, [r3, #14]
	comm_data.CT_Primary = eep.CT.Primary.val;				// CT 1 
 802020c:	4b94      	ldr	r3, [pc, #592]	@ (8020460 <PM_Comm_data+0x2d4>)
 802020e:	f8d3 3430 	ldr.w	r3, [r3, #1072]	@ 0x430
 8020212:	b29a      	uxth	r2, r3
 8020214:	4b93      	ldr	r3, [pc, #588]	@ (8020464 <PM_Comm_data+0x2d8>)
 8020216:	821a      	strh	r2, [r3, #16]
	comm_data.CT_Secondary = eep.CT.Secondary.val;			// CT 2 
 8020218:	4b91      	ldr	r3, [pc, #580]	@ (8020460 <PM_Comm_data+0x2d4>)
 802021a:	f8d3 3448 	ldr.w	r3, [r3, #1096]	@ 0x448
 802021e:	b29a      	uxth	r2, r3
 8020220:	4b90      	ldr	r3, [pc, #576]	@ (8020464 <PM_Comm_data+0x2d8>)
 8020222:	825a      	strh	r2, [r3, #18]
	comm_data.Init_EEP = Init_EEP;							// EEPROM Gain   (0: , 1 : )
 8020224:	4b93      	ldr	r3, [pc, #588]	@ (8020474 <PM_Comm_data+0x2e8>)
 8020226:	781b      	ldrb	r3, [r3, #0]
 8020228:	461a      	mov	r2, r3
 802022a:	4b8e      	ldr	r3, [pc, #568]	@ (8020464 <PM_Comm_data+0x2d8>)
 802022c:	829a      	strh	r2, [r3, #20]

	comm_data.AIRMS = ADE9000.AIRMS1012.rd * 10;			// A 
 802022e:	4b8e      	ldr	r3, [pc, #568]	@ (8020468 <PM_Comm_data+0x2dc>)
 8020230:	e9d3 016a 	ldrd	r0, r1, [r3, #424]	@ 0x1a8
 8020234:	f04f 0200 	mov.w	r2, #0
 8020238:	4b8f      	ldr	r3, [pc, #572]	@ (8020478 <PM_Comm_data+0x2ec>)
 802023a:	f7e0 fb13 	bl	8000864 <__aeabi_dmul>
 802023e:	4602      	mov	r2, r0
 8020240:	460b      	mov	r3, r1
 8020242:	4610      	mov	r0, r2
 8020244:	4619      	mov	r1, r3
 8020246:	f7e0 fde5 	bl	8000e14 <__aeabi_d2uiz>
 802024a:	4603      	mov	r3, r0
 802024c:	b29a      	uxth	r2, r3
 802024e:	4b85      	ldr	r3, [pc, #532]	@ (8020464 <PM_Comm_data+0x2d8>)
 8020250:	82da      	strh	r2, [r3, #22]
	comm_data.BIRMS = ADE9000.BIRMS1012.rd * 10;			// B 
 8020252:	4b85      	ldr	r3, [pc, #532]	@ (8020468 <PM_Comm_data+0x2dc>)
 8020254:	e9d3 01da 	ldrd	r0, r1, [r3, #872]	@ 0x368
 8020258:	f04f 0200 	mov.w	r2, #0
 802025c:	4b86      	ldr	r3, [pc, #536]	@ (8020478 <PM_Comm_data+0x2ec>)
 802025e:	f7e0 fb01 	bl	8000864 <__aeabi_dmul>
 8020262:	4602      	mov	r2, r0
 8020264:	460b      	mov	r3, r1
 8020266:	4610      	mov	r0, r2
 8020268:	4619      	mov	r1, r3
 802026a:	f7e0 fdd3 	bl	8000e14 <__aeabi_d2uiz>
 802026e:	4603      	mov	r3, r0
 8020270:	b29a      	uxth	r2, r3
 8020272:	4b7c      	ldr	r3, [pc, #496]	@ (8020464 <PM_Comm_data+0x2d8>)
 8020274:	831a      	strh	r2, [r3, #24]
	comm_data.CIRMS = ADE9000.CIRMS1012.rd * 10;			// C 
 8020276:	4b7c      	ldr	r3, [pc, #496]	@ (8020468 <PM_Comm_data+0x2dc>)
 8020278:	f503 63a6 	add.w	r3, r3, #1328	@ 0x530
 802027c:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8020280:	f04f 0200 	mov.w	r2, #0
 8020284:	4b7c      	ldr	r3, [pc, #496]	@ (8020478 <PM_Comm_data+0x2ec>)
 8020286:	f7e0 faed 	bl	8000864 <__aeabi_dmul>
 802028a:	4602      	mov	r2, r0
 802028c:	460b      	mov	r3, r1
 802028e:	4610      	mov	r0, r2
 8020290:	4619      	mov	r1, r3
 8020292:	f7e0 fdbf 	bl	8000e14 <__aeabi_d2uiz>
 8020296:	4603      	mov	r3, r0
 8020298:	b29a      	uxth	r2, r3
 802029a:	4b72      	ldr	r3, [pc, #456]	@ (8020464 <PM_Comm_data+0x2d8>)
 802029c:	835a      	strh	r2, [r3, #26]
	comm_data.IRMS_AVG = IRMS_AVG;							//  
 802029e:	4b77      	ldr	r3, [pc, #476]	@ (802047c <PM_Comm_data+0x2f0>)
 80202a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80202a4:	4610      	mov	r0, r2
 80202a6:	4619      	mov	r1, r3
 80202a8:	f7e0 fdb4 	bl	8000e14 <__aeabi_d2uiz>
 80202ac:	4603      	mov	r3, r0
 80202ae:	b29a      	uxth	r2, r3
 80202b0:	4b6c      	ldr	r3, [pc, #432]	@ (8020464 <PM_Comm_data+0x2d8>)
 80202b2:	839a      	strh	r2, [r3, #28]
	comm_data.ABVRMS = ADE9000.AVRMS1012.rd * 10;			// Vab
 80202b4:	4b6c      	ldr	r3, [pc, #432]	@ (8020468 <PM_Comm_data+0x2dc>)
 80202b6:	e9d3 016e 	ldrd	r0, r1, [r3, #440]	@ 0x1b8
 80202ba:	f04f 0200 	mov.w	r2, #0
 80202be:	4b6e      	ldr	r3, [pc, #440]	@ (8020478 <PM_Comm_data+0x2ec>)
 80202c0:	f7e0 fad0 	bl	8000864 <__aeabi_dmul>
 80202c4:	4602      	mov	r2, r0
 80202c6:	460b      	mov	r3, r1
 80202c8:	4610      	mov	r0, r2
 80202ca:	4619      	mov	r1, r3
 80202cc:	f7e0 fda2 	bl	8000e14 <__aeabi_d2uiz>
 80202d0:	4603      	mov	r3, r0
 80202d2:	b29a      	uxth	r2, r3
 80202d4:	4b63      	ldr	r3, [pc, #396]	@ (8020464 <PM_Comm_data+0x2d8>)
 80202d6:	83da      	strh	r2, [r3, #30]
	comm_data.BCVRMS = ADE9000.BVRMS1012.rd * 10;			// Vbc
 80202d8:	4b63      	ldr	r3, [pc, #396]	@ (8020468 <PM_Comm_data+0x2dc>)
 80202da:	e9d3 01de 	ldrd	r0, r1, [r3, #888]	@ 0x378
 80202de:	f04f 0200 	mov.w	r2, #0
 80202e2:	4b65      	ldr	r3, [pc, #404]	@ (8020478 <PM_Comm_data+0x2ec>)
 80202e4:	f7e0 fabe 	bl	8000864 <__aeabi_dmul>
 80202e8:	4602      	mov	r2, r0
 80202ea:	460b      	mov	r3, r1
 80202ec:	4610      	mov	r0, r2
 80202ee:	4619      	mov	r1, r3
 80202f0:	f7e0 fd90 	bl	8000e14 <__aeabi_d2uiz>
 80202f4:	4603      	mov	r3, r0
 80202f6:	b29a      	uxth	r2, r3
 80202f8:	4b5a      	ldr	r3, [pc, #360]	@ (8020464 <PM_Comm_data+0x2d8>)
 80202fa:	841a      	strh	r2, [r3, #32]
	comm_data.CAVRMS = ADE9000.CVRMS1012.rd *10 ;			// Vca
 80202fc:	4b5a      	ldr	r3, [pc, #360]	@ (8020468 <PM_Comm_data+0x2dc>)
 80202fe:	f503 63a8 	add.w	r3, r3, #1344	@ 0x540
 8020302:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8020306:	f04f 0200 	mov.w	r2, #0
 802030a:	4b5b      	ldr	r3, [pc, #364]	@ (8020478 <PM_Comm_data+0x2ec>)
 802030c:	f7e0 faaa 	bl	8000864 <__aeabi_dmul>
 8020310:	4602      	mov	r2, r0
 8020312:	460b      	mov	r3, r1
 8020314:	4610      	mov	r0, r2
 8020316:	4619      	mov	r1, r3
 8020318:	f7e0 fd7c 	bl	8000e14 <__aeabi_d2uiz>
 802031c:	4603      	mov	r3, r0
 802031e:	b29a      	uxth	r2, r3
 8020320:	4b50      	ldr	r3, [pc, #320]	@ (8020464 <PM_Comm_data+0x2d8>)
 8020322:	845a      	strh	r2, [r3, #34]	@ 0x22
	comm_data.LINE_VRMS_AVG = LINE_VRMS_AVG * 10;			//   
 8020324:	4b56      	ldr	r3, [pc, #344]	@ (8020480 <PM_Comm_data+0x2f4>)
 8020326:	e9d3 0100 	ldrd	r0, r1, [r3]
 802032a:	f04f 0200 	mov.w	r2, #0
 802032e:	4b52      	ldr	r3, [pc, #328]	@ (8020478 <PM_Comm_data+0x2ec>)
 8020330:	f7e0 fa98 	bl	8000864 <__aeabi_dmul>
 8020334:	4602      	mov	r2, r0
 8020336:	460b      	mov	r3, r1
 8020338:	4610      	mov	r0, r2
 802033a:	4619      	mov	r1, r3
 802033c:	f7e0 fd6a 	bl	8000e14 <__aeabi_d2uiz>
 8020340:	4603      	mov	r3, r0
 8020342:	b29a      	uxth	r2, r3
 8020344:	4b47      	ldr	r3, [pc, #284]	@ (8020464 <PM_Comm_data+0x2d8>)
 8020346:	849a      	strh	r2, [r3, #36]	@ 0x24
	comm_data.VARMS = AVRMS1012_LN * 10;					// Van
 8020348:	4b4e      	ldr	r3, [pc, #312]	@ (8020484 <PM_Comm_data+0x2f8>)
 802034a:	e9d3 0100 	ldrd	r0, r1, [r3]
 802034e:	f04f 0200 	mov.w	r2, #0
 8020352:	4b49      	ldr	r3, [pc, #292]	@ (8020478 <PM_Comm_data+0x2ec>)
 8020354:	f7e0 fa86 	bl	8000864 <__aeabi_dmul>
 8020358:	4602      	mov	r2, r0
 802035a:	460b      	mov	r3, r1
 802035c:	4610      	mov	r0, r2
 802035e:	4619      	mov	r1, r3
 8020360:	f7e0 fd58 	bl	8000e14 <__aeabi_d2uiz>
 8020364:	4603      	mov	r3, r0
 8020366:	b29a      	uxth	r2, r3
 8020368:	4b3e      	ldr	r3, [pc, #248]	@ (8020464 <PM_Comm_data+0x2d8>)
 802036a:	84da      	strh	r2, [r3, #38]	@ 0x26
	comm_data.VBRMS = BVRMS1012_LN * 10;					// Vbn
 802036c:	4b46      	ldr	r3, [pc, #280]	@ (8020488 <PM_Comm_data+0x2fc>)
 802036e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8020372:	f04f 0200 	mov.w	r2, #0
 8020376:	4b40      	ldr	r3, [pc, #256]	@ (8020478 <PM_Comm_data+0x2ec>)
 8020378:	f7e0 fa74 	bl	8000864 <__aeabi_dmul>
 802037c:	4602      	mov	r2, r0
 802037e:	460b      	mov	r3, r1
 8020380:	4610      	mov	r0, r2
 8020382:	4619      	mov	r1, r3
 8020384:	f7e0 fd46 	bl	8000e14 <__aeabi_d2uiz>
 8020388:	4603      	mov	r3, r0
 802038a:	b29a      	uxth	r2, r3
 802038c:	4b35      	ldr	r3, [pc, #212]	@ (8020464 <PM_Comm_data+0x2d8>)
 802038e:	851a      	strh	r2, [r3, #40]	@ 0x28
	comm_data.VCRMS = CVRMS1012_LN *10;						// Vcn
 8020390:	4b3e      	ldr	r3, [pc, #248]	@ (802048c <PM_Comm_data+0x300>)
 8020392:	e9d3 0100 	ldrd	r0, r1, [r3]
 8020396:	f04f 0200 	mov.w	r2, #0
 802039a:	4b37      	ldr	r3, [pc, #220]	@ (8020478 <PM_Comm_data+0x2ec>)
 802039c:	f7e0 fa62 	bl	8000864 <__aeabi_dmul>
 80203a0:	4602      	mov	r2, r0
 80203a2:	460b      	mov	r3, r1
 80203a4:	4610      	mov	r0, r2
 80203a6:	4619      	mov	r1, r3
 80203a8:	f7e0 fd34 	bl	8000e14 <__aeabi_d2uiz>
 80203ac:	4603      	mov	r3, r0
 80203ae:	b29a      	uxth	r2, r3
 80203b0:	4b2c      	ldr	r3, [pc, #176]	@ (8020464 <PM_Comm_data+0x2d8>)
 80203b2:	855a      	strh	r2, [r3, #42]	@ 0x2a
	comm_data.PHASE_VRMS_AVG = VRMS1012_LN_AVG * 10;		//  
 80203b4:	4b36      	ldr	r3, [pc, #216]	@ (8020490 <PM_Comm_data+0x304>)
 80203b6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80203ba:	f04f 0200 	mov.w	r2, #0
 80203be:	4b2e      	ldr	r3, [pc, #184]	@ (8020478 <PM_Comm_data+0x2ec>)
 80203c0:	f7e0 fa50 	bl	8000864 <__aeabi_dmul>
 80203c4:	4602      	mov	r2, r0
 80203c6:	460b      	mov	r3, r1
 80203c8:	4610      	mov	r0, r2
 80203ca:	4619      	mov	r1, r3
 80203cc:	f7e0 fd22 	bl	8000e14 <__aeabi_d2uiz>
 80203d0:	4603      	mov	r3, r0
 80203d2:	b29a      	uxth	r2, r3
 80203d4:	4b23      	ldr	r3, [pc, #140]	@ (8020464 <PM_Comm_data+0x2d8>)
 80203d6:	859a      	strh	r2, [r3, #44]	@ 0x2c

	comm_data.VPEAK = ADE9000.VPEAK.rd * 10;				//   ;
 80203d8:	4b23      	ldr	r3, [pc, #140]	@ (8020468 <PM_Comm_data+0x2dc>)
 80203da:	f503 6306 	add.w	r3, r3, #2144	@ 0x860
 80203de:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 80203e2:	f04f 0200 	mov.w	r2, #0
 80203e6:	4b24      	ldr	r3, [pc, #144]	@ (8020478 <PM_Comm_data+0x2ec>)
 80203e8:	f7e0 fa3c 	bl	8000864 <__aeabi_dmul>
 80203ec:	4602      	mov	r2, r0
 80203ee:	460b      	mov	r3, r1
 80203f0:	4610      	mov	r0, r2
 80203f2:	4619      	mov	r1, r3
 80203f4:	f7e0 fd0e 	bl	8000e14 <__aeabi_d2uiz>
 80203f8:	4603      	mov	r3, r0
 80203fa:	b29a      	uxth	r2, r3
 80203fc:	4b19      	ldr	r3, [pc, #100]	@ (8020464 <PM_Comm_data+0x2d8>)
 80203fe:	85da      	strh	r2, [r3, #46]	@ 0x2e

	comm_data.AWATT = ADE9000.AWATT.rd * 10;				// A  
 8020400:	4b19      	ldr	r3, [pc, #100]	@ (8020468 <PM_Comm_data+0x2dc>)
 8020402:	f503 63c2 	add.w	r3, r3, #1552	@ 0x610
 8020406:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 802040a:	f04f 0200 	mov.w	r2, #0
 802040e:	4b1a      	ldr	r3, [pc, #104]	@ (8020478 <PM_Comm_data+0x2ec>)
 8020410:	f7e0 fa28 	bl	8000864 <__aeabi_dmul>
 8020414:	4602      	mov	r2, r0
 8020416:	460b      	mov	r3, r1
 8020418:	4610      	mov	r0, r2
 802041a:	4619      	mov	r1, r3
 802041c:	f7e0 fcfa 	bl	8000e14 <__aeabi_d2uiz>
 8020420:	4603      	mov	r3, r0
 8020422:	b29a      	uxth	r2, r3
 8020424:	4b0f      	ldr	r3, [pc, #60]	@ (8020464 <PM_Comm_data+0x2d8>)
 8020426:	861a      	strh	r2, [r3, #48]	@ 0x30
	comm_data.BWATT = ADE9000.BWATT.rd * 10;				// B  
 8020428:	4b0f      	ldr	r3, [pc, #60]	@ (8020468 <PM_Comm_data+0x2dc>)
 802042a:	f503 63c4 	add.w	r3, r3, #1568	@ 0x620
 802042e:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8020432:	f04f 0200 	mov.w	r2, #0
 8020436:	4b10      	ldr	r3, [pc, #64]	@ (8020478 <PM_Comm_data+0x2ec>)
 8020438:	f7e0 fa14 	bl	8000864 <__aeabi_dmul>
 802043c:	4602      	mov	r2, r0
 802043e:	460b      	mov	r3, r1
 8020440:	4610      	mov	r0, r2
 8020442:	4619      	mov	r1, r3
 8020444:	f7e0 fce6 	bl	8000e14 <__aeabi_d2uiz>
 8020448:	4603      	mov	r3, r0
 802044a:	b29a      	uxth	r2, r3
 802044c:	4b05      	ldr	r3, [pc, #20]	@ (8020464 <PM_Comm_data+0x2d8>)
 802044e:	865a      	strh	r2, [r3, #50]	@ 0x32
	comm_data.CWATT = ADE9000.CWATT.rd * 10;				// C  
 8020450:	4b05      	ldr	r3, [pc, #20]	@ (8020468 <PM_Comm_data+0x2dc>)
 8020452:	f503 63c6 	add.w	r3, r3, #1584	@ 0x630
 8020456:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 802045a:	f04f 0200 	mov.w	r2, #0
 802045e:	e019      	b.n	8020494 <PM_Comm_data+0x308>
 8020460:	20001290 	.word	0x20001290
 8020464:	20002ac4 	.word	0x20002ac4
 8020468:	20000018 	.word	0x20000018
 802046c:	20001034 	.word	0x20001034
 8020470:	20001030 	.word	0x20001030
 8020474:	20000a88 	.word	0x20000a88
 8020478:	40240000 	.word	0x40240000
 802047c:	20000f90 	.word	0x20000f90
 8020480:	20000f88 	.word	0x20000f88
 8020484:	20000f98 	.word	0x20000f98
 8020488:	20000fa0 	.word	0x20000fa0
 802048c:	20000fa8 	.word	0x20000fa8
 8020490:	20000fb0 	.word	0x20000fb0
 8020494:	4bbe      	ldr	r3, [pc, #760]	@ (8020790 <PM_Comm_data+0x604>)
 8020496:	f7e0 f9e5 	bl	8000864 <__aeabi_dmul>
 802049a:	4602      	mov	r2, r0
 802049c:	460b      	mov	r3, r1
 802049e:	4610      	mov	r0, r2
 80204a0:	4619      	mov	r1, r3
 80204a2:	f7e0 fcb7 	bl	8000e14 <__aeabi_d2uiz>
 80204a6:	4603      	mov	r3, r0
 80204a8:	b29a      	uxth	r2, r3
 80204aa:	4bba      	ldr	r3, [pc, #744]	@ (8020794 <PM_Comm_data+0x608>)
 80204ac:	869a      	strh	r2, [r3, #52]	@ 0x34
	comm_data.WATT_TOT = ADE9000_Active_Power * 10;			//   
 80204ae:	4bba      	ldr	r3, [pc, #744]	@ (8020798 <PM_Comm_data+0x60c>)
 80204b0:	e9d3 0100 	ldrd	r0, r1, [r3]
 80204b4:	f04f 0200 	mov.w	r2, #0
 80204b8:	4bb5      	ldr	r3, [pc, #724]	@ (8020790 <PM_Comm_data+0x604>)
 80204ba:	f7e0 f9d3 	bl	8000864 <__aeabi_dmul>
 80204be:	4602      	mov	r2, r0
 80204c0:	460b      	mov	r3, r1
 80204c2:	4610      	mov	r0, r2
 80204c4:	4619      	mov	r1, r3
 80204c6:	f7e0 fca5 	bl	8000e14 <__aeabi_d2uiz>
 80204ca:	4603      	mov	r3, r0
 80204cc:	b29a      	uxth	r2, r3
 80204ce:	4bb1      	ldr	r3, [pc, #708]	@ (8020794 <PM_Comm_data+0x608>)
 80204d0:	86da      	strh	r2, [r3, #54]	@ 0x36

	comm_data.AVAR = ADE9000.AVAR.rd * 10;					// A  
 80204d2:	4bb2      	ldr	r3, [pc, #712]	@ (802079c <PM_Comm_data+0x610>)
 80204d4:	f503 63c8 	add.w	r3, r3, #1600	@ 0x640
 80204d8:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 80204dc:	f04f 0200 	mov.w	r2, #0
 80204e0:	4bab      	ldr	r3, [pc, #684]	@ (8020790 <PM_Comm_data+0x604>)
 80204e2:	f7e0 f9bf 	bl	8000864 <__aeabi_dmul>
 80204e6:	4602      	mov	r2, r0
 80204e8:	460b      	mov	r3, r1
 80204ea:	4610      	mov	r0, r2
 80204ec:	4619      	mov	r1, r3
 80204ee:	f7e0 fc69 	bl	8000dc4 <__aeabi_d2iz>
 80204f2:	4603      	mov	r3, r0
 80204f4:	b21a      	sxth	r2, r3
 80204f6:	4ba7      	ldr	r3, [pc, #668]	@ (8020794 <PM_Comm_data+0x608>)
 80204f8:	871a      	strh	r2, [r3, #56]	@ 0x38
	comm_data.BVAR = ADE9000.BVAR.rd * 10;					// B  
 80204fa:	4ba8      	ldr	r3, [pc, #672]	@ (802079c <PM_Comm_data+0x610>)
 80204fc:	f503 63ca 	add.w	r3, r3, #1616	@ 0x650
 8020500:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8020504:	f04f 0200 	mov.w	r2, #0
 8020508:	4ba1      	ldr	r3, [pc, #644]	@ (8020790 <PM_Comm_data+0x604>)
 802050a:	f7e0 f9ab 	bl	8000864 <__aeabi_dmul>
 802050e:	4602      	mov	r2, r0
 8020510:	460b      	mov	r3, r1
 8020512:	4610      	mov	r0, r2
 8020514:	4619      	mov	r1, r3
 8020516:	f7e0 fc55 	bl	8000dc4 <__aeabi_d2iz>
 802051a:	4603      	mov	r3, r0
 802051c:	b21a      	sxth	r2, r3
 802051e:	4b9d      	ldr	r3, [pc, #628]	@ (8020794 <PM_Comm_data+0x608>)
 8020520:	875a      	strh	r2, [r3, #58]	@ 0x3a
	comm_data.CVAR = ADE9000.CVAR.rd * 10;					// C  
 8020522:	4b9e      	ldr	r3, [pc, #632]	@ (802079c <PM_Comm_data+0x610>)
 8020524:	f503 63cc 	add.w	r3, r3, #1632	@ 0x660
 8020528:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 802052c:	f04f 0200 	mov.w	r2, #0
 8020530:	4b97      	ldr	r3, [pc, #604]	@ (8020790 <PM_Comm_data+0x604>)
 8020532:	f7e0 f997 	bl	8000864 <__aeabi_dmul>
 8020536:	4602      	mov	r2, r0
 8020538:	460b      	mov	r3, r1
 802053a:	4610      	mov	r0, r2
 802053c:	4619      	mov	r1, r3
 802053e:	f7e0 fc41 	bl	8000dc4 <__aeabi_d2iz>
 8020542:	4603      	mov	r3, r0
 8020544:	b21a      	sxth	r2, r3
 8020546:	4b93      	ldr	r3, [pc, #588]	@ (8020794 <PM_Comm_data+0x608>)
 8020548:	879a      	strh	r2, [r3, #60]	@ 0x3c
	comm_data.VAR_TOT = ADE9000_Reactive_Power * 10;		//   
 802054a:	4b95      	ldr	r3, [pc, #596]	@ (80207a0 <PM_Comm_data+0x614>)
 802054c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8020550:	f04f 0200 	mov.w	r2, #0
 8020554:	4b8e      	ldr	r3, [pc, #568]	@ (8020790 <PM_Comm_data+0x604>)
 8020556:	f7e0 f985 	bl	8000864 <__aeabi_dmul>
 802055a:	4602      	mov	r2, r0
 802055c:	460b      	mov	r3, r1
 802055e:	4610      	mov	r0, r2
 8020560:	4619      	mov	r1, r3
 8020562:	f7e0 fc2f 	bl	8000dc4 <__aeabi_d2iz>
 8020566:	4603      	mov	r3, r0
 8020568:	b21a      	sxth	r2, r3
 802056a:	4b8a      	ldr	r3, [pc, #552]	@ (8020794 <PM_Comm_data+0x608>)
 802056c:	87da      	strh	r2, [r3, #62]	@ 0x3e

	comm_data.AVA = ADE9000.AVA.rd * 10;					// A  
 802056e:	4b8b      	ldr	r3, [pc, #556]	@ (802079c <PM_Comm_data+0x610>)
 8020570:	e9d3 0146 	ldrd	r0, r1, [r3, #280]	@ 0x118
 8020574:	f04f 0200 	mov.w	r2, #0
 8020578:	4b85      	ldr	r3, [pc, #532]	@ (8020790 <PM_Comm_data+0x604>)
 802057a:	f7e0 f973 	bl	8000864 <__aeabi_dmul>
 802057e:	4602      	mov	r2, r0
 8020580:	460b      	mov	r3, r1
 8020582:	4610      	mov	r0, r2
 8020584:	4619      	mov	r1, r3
 8020586:	f7e0 fc45 	bl	8000e14 <__aeabi_d2uiz>
 802058a:	4603      	mov	r3, r0
 802058c:	b29a      	uxth	r2, r3
 802058e:	4b81      	ldr	r3, [pc, #516]	@ (8020794 <PM_Comm_data+0x608>)
 8020590:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
	comm_data.BVA = ADE9000.BVA.rd * 10;					// B  
 8020594:	4b81      	ldr	r3, [pc, #516]	@ (802079c <PM_Comm_data+0x610>)
 8020596:	e9d3 01b6 	ldrd	r0, r1, [r3, #728]	@ 0x2d8
 802059a:	f04f 0200 	mov.w	r2, #0
 802059e:	4b7c      	ldr	r3, [pc, #496]	@ (8020790 <PM_Comm_data+0x604>)
 80205a0:	f7e0 f960 	bl	8000864 <__aeabi_dmul>
 80205a4:	4602      	mov	r2, r0
 80205a6:	460b      	mov	r3, r1
 80205a8:	4610      	mov	r0, r2
 80205aa:	4619      	mov	r1, r3
 80205ac:	f7e0 fc32 	bl	8000e14 <__aeabi_d2uiz>
 80205b0:	4603      	mov	r3, r0
 80205b2:	b29a      	uxth	r2, r3
 80205b4:	4b77      	ldr	r3, [pc, #476]	@ (8020794 <PM_Comm_data+0x608>)
 80205b6:	f8a3 2042 	strh.w	r2, [r3, #66]	@ 0x42
	comm_data.CVA = ADE9000.CVA.rd * 10;					// C  
 80205ba:	4b78      	ldr	r3, [pc, #480]	@ (802079c <PM_Comm_data+0x610>)
 80205bc:	f503 6394 	add.w	r3, r3, #1184	@ 0x4a0
 80205c0:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 80205c4:	f04f 0200 	mov.w	r2, #0
 80205c8:	4b71      	ldr	r3, [pc, #452]	@ (8020790 <PM_Comm_data+0x604>)
 80205ca:	f7e0 f94b 	bl	8000864 <__aeabi_dmul>
 80205ce:	4602      	mov	r2, r0
 80205d0:	460b      	mov	r3, r1
 80205d2:	4610      	mov	r0, r2
 80205d4:	4619      	mov	r1, r3
 80205d6:	f7e0 fc1d 	bl	8000e14 <__aeabi_d2uiz>
 80205da:	4603      	mov	r3, r0
 80205dc:	b29a      	uxth	r2, r3
 80205de:	4b6d      	ldr	r3, [pc, #436]	@ (8020794 <PM_Comm_data+0x608>)
 80205e0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
	comm_data.CVA_TOT = ADE9000_Apparent_Power * 10;		//   
 80205e4:	4b6f      	ldr	r3, [pc, #444]	@ (80207a4 <PM_Comm_data+0x618>)
 80205e6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80205ea:	f04f 0200 	mov.w	r2, #0
 80205ee:	4b68      	ldr	r3, [pc, #416]	@ (8020790 <PM_Comm_data+0x604>)
 80205f0:	f7e0 f938 	bl	8000864 <__aeabi_dmul>
 80205f4:	4602      	mov	r2, r0
 80205f6:	460b      	mov	r3, r1
 80205f8:	4610      	mov	r0, r2
 80205fa:	4619      	mov	r1, r3
 80205fc:	f7e0 fc0a 	bl	8000e14 <__aeabi_d2uiz>
 8020600:	4603      	mov	r3, r0
 8020602:	b29a      	uxth	r2, r3
 8020604:	4b63      	ldr	r3, [pc, #396]	@ (8020794 <PM_Comm_data+0x608>)
 8020606:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

	uint64_t ADE9000_WATT_ACC_Total_64 = ADE9000.WATT_ACC.rd * 10;
 802060a:	4b64      	ldr	r3, [pc, #400]	@ (802079c <PM_Comm_data+0x610>)
 802060c:	f503 63ce 	add.w	r3, r3, #1648	@ 0x670
 8020610:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8020614:	f04f 0200 	mov.w	r2, #0
 8020618:	4b5d      	ldr	r3, [pc, #372]	@ (8020790 <PM_Comm_data+0x604>)
 802061a:	f7e0 f923 	bl	8000864 <__aeabi_dmul>
 802061e:	4602      	mov	r2, r0
 8020620:	460b      	mov	r3, r1
 8020622:	4610      	mov	r0, r2
 8020624:	4619      	mov	r1, r3
 8020626:	f7e0 fc95 	bl	8000f54 <__aeabi_d2ulz>
 802062a:	4602      	mov	r2, r0
 802062c:	460b      	mov	r3, r1
 802062e:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
	uint32_t ADE9000_WATT_ACC_Total_32 = (uint32_t)((ADE9000_WATT_ACC_Total_64) & 0xffffffff);
 8020632:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8020634:	627b      	str	r3, [r7, #36]	@ 0x24
	comm_data.WATT_ACC_T_HI = (uint16_t)(ADE9000_WATT_ACC_Total_32 >> 16);		//      
 8020636:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8020638:	0c1b      	lsrs	r3, r3, #16
 802063a:	b29a      	uxth	r2, r3
 802063c:	4b55      	ldr	r3, [pc, #340]	@ (8020794 <PM_Comm_data+0x608>)
 802063e:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
	comm_data.WATT_ACC_T_LO = (uint16_t)(ADE9000_WATT_ACC_Total_32 & 0xffff);	//      
 8020642:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8020644:	b29a      	uxth	r2, r3
 8020646:	4b53      	ldr	r3, [pc, #332]	@ (8020794 <PM_Comm_data+0x608>)
 8020648:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a

	int64_t ADE9000_VAR_ACC_Total_64 = ADE9000.VAR_ACC.rd * 10;
 802064c:	4b53      	ldr	r3, [pc, #332]	@ (802079c <PM_Comm_data+0x610>)
 802064e:	f503 63d6 	add.w	r3, r3, #1712	@ 0x6b0
 8020652:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8020656:	f04f 0200 	mov.w	r2, #0
 802065a:	4b4d      	ldr	r3, [pc, #308]	@ (8020790 <PM_Comm_data+0x604>)
 802065c:	f7e0 f902 	bl	8000864 <__aeabi_dmul>
 8020660:	4602      	mov	r2, r0
 8020662:	460b      	mov	r3, r1
 8020664:	4610      	mov	r0, r2
 8020666:	4619      	mov	r1, r3
 8020668:	f7e0 fc5c 	bl	8000f24 <__aeabi_d2lz>
 802066c:	4602      	mov	r2, r0
 802066e:	460b      	mov	r3, r1
 8020670:	e9c7 2306 	strd	r2, r3, [r7, #24]
	int32_t ADE9000_VAR_ACC_Total_32 = (int32_t)(ADE9000_VAR_ACC_Total_64 & 0xffffffff);
 8020674:	69bb      	ldr	r3, [r7, #24]
 8020676:	617b      	str	r3, [r7, #20]
	comm_data.VAR_ACC_T_HI = (int16_t)(ADE9000_VAR_ACC_Total_32 >> 16);		//      
 8020678:	697b      	ldr	r3, [r7, #20]
 802067a:	141b      	asrs	r3, r3, #16
 802067c:	b21a      	sxth	r2, r3
 802067e:	4b45      	ldr	r3, [pc, #276]	@ (8020794 <PM_Comm_data+0x608>)
 8020680:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
	comm_data.VAR_ACC_T_LO = (int16_t)(ADE9000_VAR_ACC_Total_32 & 0xffff);	//      
 8020684:	697b      	ldr	r3, [r7, #20]
 8020686:	b21a      	sxth	r2, r3
 8020688:	4b42      	ldr	r3, [pc, #264]	@ (8020794 <PM_Comm_data+0x608>)
 802068a:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

	uint64_t ADE9000_VA_ACC_Total_64 = ADE9000.VAR_ACC.rd * 10;
 802068e:	4b43      	ldr	r3, [pc, #268]	@ (802079c <PM_Comm_data+0x610>)
 8020690:	f503 63d6 	add.w	r3, r3, #1712	@ 0x6b0
 8020694:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8020698:	f04f 0200 	mov.w	r2, #0
 802069c:	4b3c      	ldr	r3, [pc, #240]	@ (8020790 <PM_Comm_data+0x604>)
 802069e:	f7e0 f8e1 	bl	8000864 <__aeabi_dmul>
 80206a2:	4602      	mov	r2, r0
 80206a4:	460b      	mov	r3, r1
 80206a6:	4610      	mov	r0, r2
 80206a8:	4619      	mov	r1, r3
 80206aa:	f7e0 fc53 	bl	8000f54 <__aeabi_d2ulz>
 80206ae:	4602      	mov	r2, r0
 80206b0:	460b      	mov	r3, r1
 80206b2:	e9c7 2302 	strd	r2, r3, [r7, #8]
	uint32_t ADE9000_VA_ACC_Total_32 = (uint32_t)(ADE9000_VA_ACC_Total_64 & 0xffffffff);
 80206b6:	68bb      	ldr	r3, [r7, #8]
 80206b8:	607b      	str	r3, [r7, #4]
	comm_data.VA_ACC_T_HI = (uint16_t)(ADE9000_VA_ACC_Total_32 >> 16);		//      
 80206ba:	687b      	ldr	r3, [r7, #4]
 80206bc:	0c1b      	lsrs	r3, r3, #16
 80206be:	b29a      	uxth	r2, r3
 80206c0:	4b34      	ldr	r3, [pc, #208]	@ (8020794 <PM_Comm_data+0x608>)
 80206c2:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
	comm_data.VA_ACC_T_LO = (uint16_t)(ADE9000_VA_ACC_Total_32 & 0xffff);	//      
 80206c6:	687b      	ldr	r3, [r7, #4]
 80206c8:	b29a      	uxth	r2, r3
 80206ca:	4b32      	ldr	r3, [pc, #200]	@ (8020794 <PM_Comm_data+0x608>)
 80206cc:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

	comm_data.APF = ADE9000.APF.rd * 100;						// A 
 80206d0:	4b32      	ldr	r3, [pc, #200]	@ (802079c <PM_Comm_data+0x610>)
 80206d2:	f503 63e6 	add.w	r3, r3, #1840	@ 0x730
 80206d6:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 80206da:	f04f 0200 	mov.w	r2, #0
 80206de:	4b32      	ldr	r3, [pc, #200]	@ (80207a8 <PM_Comm_data+0x61c>)
 80206e0:	f7e0 f8c0 	bl	8000864 <__aeabi_dmul>
 80206e4:	4602      	mov	r2, r0
 80206e6:	460b      	mov	r3, r1
 80206e8:	4610      	mov	r0, r2
 80206ea:	4619      	mov	r1, r3
 80206ec:	f7e0 fb6a 	bl	8000dc4 <__aeabi_d2iz>
 80206f0:	4603      	mov	r3, r0
 80206f2:	b21a      	sxth	r2, r3
 80206f4:	4b27      	ldr	r3, [pc, #156]	@ (8020794 <PM_Comm_data+0x608>)
 80206f6:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
	comm_data.BPF = ADE9000.BPF.rd * 100;						// B 
 80206fa:	4b28      	ldr	r3, [pc, #160]	@ (802079c <PM_Comm_data+0x610>)
 80206fc:	f503 63ec 	add.w	r3, r3, #1888	@ 0x760
 8020700:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8020704:	f04f 0200 	mov.w	r2, #0
 8020708:	4b27      	ldr	r3, [pc, #156]	@ (80207a8 <PM_Comm_data+0x61c>)
 802070a:	f7e0 f8ab 	bl	8000864 <__aeabi_dmul>
 802070e:	4602      	mov	r2, r0
 8020710:	460b      	mov	r3, r1
 8020712:	4610      	mov	r0, r2
 8020714:	4619      	mov	r1, r3
 8020716:	f7e0 fb55 	bl	8000dc4 <__aeabi_d2iz>
 802071a:	4603      	mov	r3, r0
 802071c:	b21a      	sxth	r2, r3
 802071e:	4b1d      	ldr	r3, [pc, #116]	@ (8020794 <PM_Comm_data+0x608>)
 8020720:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
	comm_data.CPF = ADE9000.CPF.rd * 100;						// C 
 8020724:	4b1d      	ldr	r3, [pc, #116]	@ (802079c <PM_Comm_data+0x610>)
 8020726:	f503 63f2 	add.w	r3, r3, #1936	@ 0x790
 802072a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 802072e:	f04f 0200 	mov.w	r2, #0
 8020732:	4b1d      	ldr	r3, [pc, #116]	@ (80207a8 <PM_Comm_data+0x61c>)
 8020734:	f7e0 f896 	bl	8000864 <__aeabi_dmul>
 8020738:	4602      	mov	r2, r0
 802073a:	460b      	mov	r3, r1
 802073c:	4610      	mov	r0, r2
 802073e:	4619      	mov	r1, r3
 8020740:	f7e0 fb40 	bl	8000dc4 <__aeabi_d2iz>
 8020744:	4603      	mov	r3, r0
 8020746:	b21a      	sxth	r2, r3
 8020748:	4b12      	ldr	r3, [pc, #72]	@ (8020794 <PM_Comm_data+0x608>)
 802074a:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
	comm_data.PF_AVG = ADE9000_PowerFactor * 100;				//  
 802074e:	4b17      	ldr	r3, [pc, #92]	@ (80207ac <PM_Comm_data+0x620>)
 8020750:	e9d3 0100 	ldrd	r0, r1, [r3]
 8020754:	f04f 0200 	mov.w	r2, #0
 8020758:	4b13      	ldr	r3, [pc, #76]	@ (80207a8 <PM_Comm_data+0x61c>)
 802075a:	f7e0 f883 	bl	8000864 <__aeabi_dmul>
 802075e:	4602      	mov	r2, r0
 8020760:	460b      	mov	r3, r1
 8020762:	4610      	mov	r0, r2
 8020764:	4619      	mov	r1, r3
 8020766:	f7e0 fb2d 	bl	8000dc4 <__aeabi_d2iz>
 802076a:	4603      	mov	r3, r0
 802076c:	b21a      	sxth	r2, r3
 802076e:	4b09      	ldr	r3, [pc, #36]	@ (8020794 <PM_Comm_data+0x608>)
 8020770:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

	comm_data.AVTHD = ADE9000.AVTHD.rd * 10;					// A  THD
 8020774:	4b09      	ldr	r3, [pc, #36]	@ (802079c <PM_Comm_data+0x610>)
 8020776:	f503 63e8 	add.w	r3, r3, #1856	@ 0x740
 802077a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 802077e:	f04f 0200 	mov.w	r2, #0
 8020782:	4b03      	ldr	r3, [pc, #12]	@ (8020790 <PM_Comm_data+0x604>)
 8020784:	f7e0 f86e 	bl	8000864 <__aeabi_dmul>
 8020788:	4602      	mov	r2, r0
 802078a:	460b      	mov	r3, r1
 802078c:	4610      	mov	r0, r2
 802078e:	e00f      	b.n	80207b0 <PM_Comm_data+0x624>
 8020790:	40240000 	.word	0x40240000
 8020794:	20002ac4 	.word	0x20002ac4
 8020798:	20000f68 	.word	0x20000f68
 802079c:	20000018 	.word	0x20000018
 80207a0:	20000f70 	.word	0x20000f70
 80207a4:	20000f78 	.word	0x20000f78
 80207a8:	40590000 	.word	0x40590000
 80207ac:	20000f80 	.word	0x20000f80
 80207b0:	4619      	mov	r1, r3
 80207b2:	f7e0 fb2f 	bl	8000e14 <__aeabi_d2uiz>
 80207b6:	4603      	mov	r3, r0
 80207b8:	b29a      	uxth	r2, r3
 80207ba:	4bc3      	ldr	r3, [pc, #780]	@ (8020ac8 <PM_Comm_data+0x93c>)
 80207bc:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
	comm_data.BVTHD = ADE9000.BVTHD.rd * 10;					// B  THD
 80207c0:	4bc2      	ldr	r3, [pc, #776]	@ (8020acc <PM_Comm_data+0x940>)
 80207c2:	f503 63ee 	add.w	r3, r3, #1904	@ 0x770
 80207c6:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 80207ca:	f04f 0200 	mov.w	r2, #0
 80207ce:	4bc0      	ldr	r3, [pc, #768]	@ (8020ad0 <PM_Comm_data+0x944>)
 80207d0:	f7e0 f848 	bl	8000864 <__aeabi_dmul>
 80207d4:	4602      	mov	r2, r0
 80207d6:	460b      	mov	r3, r1
 80207d8:	4610      	mov	r0, r2
 80207da:	4619      	mov	r1, r3
 80207dc:	f7e0 fb1a 	bl	8000e14 <__aeabi_d2uiz>
 80207e0:	4603      	mov	r3, r0
 80207e2:	b29a      	uxth	r2, r3
 80207e4:	4bb8      	ldr	r3, [pc, #736]	@ (8020ac8 <PM_Comm_data+0x93c>)
 80207e6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
	comm_data.CVTHD = ADE9000.CVTHD.rd * 10;					// C  THD
 80207ea:	4bb8      	ldr	r3, [pc, #736]	@ (8020acc <PM_Comm_data+0x940>)
 80207ec:	f503 63f4 	add.w	r3, r3, #1952	@ 0x7a0
 80207f0:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 80207f4:	f04f 0200 	mov.w	r2, #0
 80207f8:	4bb5      	ldr	r3, [pc, #724]	@ (8020ad0 <PM_Comm_data+0x944>)
 80207fa:	f7e0 f833 	bl	8000864 <__aeabi_dmul>
 80207fe:	4602      	mov	r2, r0
 8020800:	460b      	mov	r3, r1
 8020802:	4610      	mov	r0, r2
 8020804:	4619      	mov	r1, r3
 8020806:	f7e0 fb05 	bl	8000e14 <__aeabi_d2uiz>
 802080a:	4603      	mov	r3, r0
 802080c:	b29a      	uxth	r2, r3
 802080e:	4bae      	ldr	r3, [pc, #696]	@ (8020ac8 <PM_Comm_data+0x93c>)
 8020810:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
	comm_data.VTHD_AVG = VTHD_AVG * 10;							//  THD 
 8020814:	4baf      	ldr	r3, [pc, #700]	@ (8020ad4 <PM_Comm_data+0x948>)
 8020816:	e9d3 0100 	ldrd	r0, r1, [r3]
 802081a:	f04f 0200 	mov.w	r2, #0
 802081e:	4bac      	ldr	r3, [pc, #688]	@ (8020ad0 <PM_Comm_data+0x944>)
 8020820:	f7e0 f820 	bl	8000864 <__aeabi_dmul>
 8020824:	4602      	mov	r2, r0
 8020826:	460b      	mov	r3, r1
 8020828:	4610      	mov	r0, r2
 802082a:	4619      	mov	r1, r3
 802082c:	f7e0 faf2 	bl	8000e14 <__aeabi_d2uiz>
 8020830:	4603      	mov	r3, r0
 8020832:	b29a      	uxth	r2, r3
 8020834:	4ba4      	ldr	r3, [pc, #656]	@ (8020ac8 <PM_Comm_data+0x93c>)
 8020836:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

	comm_data.AITHD = ADE9000.AITHD.rd * 10;					// A  THD
 802083a:	4ba4      	ldr	r3, [pc, #656]	@ (8020acc <PM_Comm_data+0x940>)
 802083c:	f503 63ea 	add.w	r3, r3, #1872	@ 0x750
 8020840:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8020844:	f04f 0200 	mov.w	r2, #0
 8020848:	4ba1      	ldr	r3, [pc, #644]	@ (8020ad0 <PM_Comm_data+0x944>)
 802084a:	f7e0 f80b 	bl	8000864 <__aeabi_dmul>
 802084e:	4602      	mov	r2, r0
 8020850:	460b      	mov	r3, r1
 8020852:	4610      	mov	r0, r2
 8020854:	4619      	mov	r1, r3
 8020856:	f7e0 fadd 	bl	8000e14 <__aeabi_d2uiz>
 802085a:	4603      	mov	r3, r0
 802085c:	b29a      	uxth	r2, r3
 802085e:	4b9a      	ldr	r3, [pc, #616]	@ (8020ac8 <PM_Comm_data+0x93c>)
 8020860:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
	comm_data.BITHD = ADE9000.BITHD.rd * 10;					// B  THD
 8020864:	4b99      	ldr	r3, [pc, #612]	@ (8020acc <PM_Comm_data+0x940>)
 8020866:	f503 63f0 	add.w	r3, r3, #1920	@ 0x780
 802086a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 802086e:	f04f 0200 	mov.w	r2, #0
 8020872:	4b97      	ldr	r3, [pc, #604]	@ (8020ad0 <PM_Comm_data+0x944>)
 8020874:	f7df fff6 	bl	8000864 <__aeabi_dmul>
 8020878:	4602      	mov	r2, r0
 802087a:	460b      	mov	r3, r1
 802087c:	4610      	mov	r0, r2
 802087e:	4619      	mov	r1, r3
 8020880:	f7e0 fac8 	bl	8000e14 <__aeabi_d2uiz>
 8020884:	4603      	mov	r3, r0
 8020886:	b29a      	uxth	r2, r3
 8020888:	4b8f      	ldr	r3, [pc, #572]	@ (8020ac8 <PM_Comm_data+0x93c>)
 802088a:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
	comm_data.CITHD = ADE9000.CITHD.rd * 10;					// C  THD
 802088e:	4b8f      	ldr	r3, [pc, #572]	@ (8020acc <PM_Comm_data+0x940>)
 8020890:	f503 63f6 	add.w	r3, r3, #1968	@ 0x7b0
 8020894:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8020898:	f04f 0200 	mov.w	r2, #0
 802089c:	4b8c      	ldr	r3, [pc, #560]	@ (8020ad0 <PM_Comm_data+0x944>)
 802089e:	f7df ffe1 	bl	8000864 <__aeabi_dmul>
 80208a2:	4602      	mov	r2, r0
 80208a4:	460b      	mov	r3, r1
 80208a6:	4610      	mov	r0, r2
 80208a8:	4619      	mov	r1, r3
 80208aa:	f7e0 fab3 	bl	8000e14 <__aeabi_d2uiz>
 80208ae:	4603      	mov	r3, r0
 80208b0:	b29a      	uxth	r2, r3
 80208b2:	4b85      	ldr	r3, [pc, #532]	@ (8020ac8 <PM_Comm_data+0x93c>)
 80208b4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
	comm_data.ITHD_AVG = ITHD_AVG * 10;							//  THD 
 80208b8:	4b87      	ldr	r3, [pc, #540]	@ (8020ad8 <PM_Comm_data+0x94c>)
 80208ba:	e9d3 0100 	ldrd	r0, r1, [r3]
 80208be:	f04f 0200 	mov.w	r2, #0
 80208c2:	4b83      	ldr	r3, [pc, #524]	@ (8020ad0 <PM_Comm_data+0x944>)
 80208c4:	f7df ffce 	bl	8000864 <__aeabi_dmul>
 80208c8:	4602      	mov	r2, r0
 80208ca:	460b      	mov	r3, r1
 80208cc:	4610      	mov	r0, r2
 80208ce:	4619      	mov	r1, r3
 80208d0:	f7e0 faa0 	bl	8000e14 <__aeabi_d2uiz>
 80208d4:	4603      	mov	r3, r0
 80208d6:	b29a      	uxth	r2, r3
 80208d8:	4b7b      	ldr	r3, [pc, #492]	@ (8020ac8 <PM_Comm_data+0x93c>)
 80208da:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

	comm_data.AITDD = ADE9000.AITDD.rd * 10;					// A  TDD
 80208de:	4b7b      	ldr	r3, [pc, #492]	@ (8020acc <PM_Comm_data+0x940>)
 80208e0:	f503 63f8 	add.w	r3, r3, #1984	@ 0x7c0
 80208e4:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 80208e8:	f04f 0200 	mov.w	r2, #0
 80208ec:	4b78      	ldr	r3, [pc, #480]	@ (8020ad0 <PM_Comm_data+0x944>)
 80208ee:	f7df ffb9 	bl	8000864 <__aeabi_dmul>
 80208f2:	4602      	mov	r2, r0
 80208f4:	460b      	mov	r3, r1
 80208f6:	4610      	mov	r0, r2
 80208f8:	4619      	mov	r1, r3
 80208fa:	f7e0 fa8b 	bl	8000e14 <__aeabi_d2uiz>
 80208fe:	4603      	mov	r3, r0
 8020900:	b29a      	uxth	r2, r3
 8020902:	4b71      	ldr	r3, [pc, #452]	@ (8020ac8 <PM_Comm_data+0x93c>)
 8020904:	f8a3 206c 	strh.w	r2, [r3, #108]	@ 0x6c
	comm_data.BITDD = ADE9000.BITDD.rd * 10;					// B  TDD
 8020908:	4b70      	ldr	r3, [pc, #448]	@ (8020acc <PM_Comm_data+0x940>)
 802090a:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 802090e:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8020912:	f04f 0200 	mov.w	r2, #0
 8020916:	4b6e      	ldr	r3, [pc, #440]	@ (8020ad0 <PM_Comm_data+0x944>)
 8020918:	f7df ffa4 	bl	8000864 <__aeabi_dmul>
 802091c:	4602      	mov	r2, r0
 802091e:	460b      	mov	r3, r1
 8020920:	4610      	mov	r0, r2
 8020922:	4619      	mov	r1, r3
 8020924:	f7e0 fa76 	bl	8000e14 <__aeabi_d2uiz>
 8020928:	4603      	mov	r3, r0
 802092a:	b29a      	uxth	r2, r3
 802092c:	4b66      	ldr	r3, [pc, #408]	@ (8020ac8 <PM_Comm_data+0x93c>)
 802092e:	f8a3 206e 	strh.w	r2, [r3, #110]	@ 0x6e
	comm_data.CITDD = ADE9000.CITDD.rd * 10;					// C  TDD
 8020932:	4b66      	ldr	r3, [pc, #408]	@ (8020acc <PM_Comm_data+0x940>)
 8020934:	f503 63fc 	add.w	r3, r3, #2016	@ 0x7e0
 8020938:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 802093c:	f04f 0200 	mov.w	r2, #0
 8020940:	4b63      	ldr	r3, [pc, #396]	@ (8020ad0 <PM_Comm_data+0x944>)
 8020942:	f7df ff8f 	bl	8000864 <__aeabi_dmul>
 8020946:	4602      	mov	r2, r0
 8020948:	460b      	mov	r3, r1
 802094a:	4610      	mov	r0, r2
 802094c:	4619      	mov	r1, r3
 802094e:	f7e0 fa61 	bl	8000e14 <__aeabi_d2uiz>
 8020952:	4603      	mov	r3, r0
 8020954:	b29a      	uxth	r2, r3
 8020956:	4b5c      	ldr	r3, [pc, #368]	@ (8020ac8 <PM_Comm_data+0x93c>)
 8020958:	f8a3 2070 	strh.w	r2, [r3, #112]	@ 0x70
	comm_data.ITDD_AVG = ITDD_AVG * 10;							//  TDD 
 802095c:	4b5f      	ldr	r3, [pc, #380]	@ (8020adc <PM_Comm_data+0x950>)
 802095e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8020962:	f04f 0200 	mov.w	r2, #0
 8020966:	4b5a      	ldr	r3, [pc, #360]	@ (8020ad0 <PM_Comm_data+0x944>)
 8020968:	f7df ff7c 	bl	8000864 <__aeabi_dmul>
 802096c:	4602      	mov	r2, r0
 802096e:	460b      	mov	r3, r1
 8020970:	4610      	mov	r0, r2
 8020972:	4619      	mov	r1, r3
 8020974:	f7e0 fa4e 	bl	8000e14 <__aeabi_d2uiz>
 8020978:	4603      	mov	r3, r0
 802097a:	b29a      	uxth	r2, r3
 802097c:	4b52      	ldr	r3, [pc, #328]	@ (8020ac8 <PM_Comm_data+0x93c>)
 802097e:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72

	comm_data.AFREQ = ADE9000.APERIOD.rd * 10;					// A  
 8020982:	4b52      	ldr	r3, [pc, #328]	@ (8020acc <PM_Comm_data+0x940>)
 8020984:	f503 6307 	add.w	r3, r3, #2160	@ 0x870
 8020988:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 802098c:	f04f 0200 	mov.w	r2, #0
 8020990:	4b4f      	ldr	r3, [pc, #316]	@ (8020ad0 <PM_Comm_data+0x944>)
 8020992:	f7df ff67 	bl	8000864 <__aeabi_dmul>
 8020996:	4602      	mov	r2, r0
 8020998:	460b      	mov	r3, r1
 802099a:	4610      	mov	r0, r2
 802099c:	4619      	mov	r1, r3
 802099e:	f7e0 fa39 	bl	8000e14 <__aeabi_d2uiz>
 80209a2:	4603      	mov	r3, r0
 80209a4:	b29a      	uxth	r2, r3
 80209a6:	4b48      	ldr	r3, [pc, #288]	@ (8020ac8 <PM_Comm_data+0x93c>)
 80209a8:	f8a3 2074 	strh.w	r2, [r3, #116]	@ 0x74
	comm_data.BFREQ = ADE9000.BPERIOD.rd * 10;					// B  
 80209ac:	4b47      	ldr	r3, [pc, #284]	@ (8020acc <PM_Comm_data+0x940>)
 80209ae:	f503 6308 	add.w	r3, r3, #2176	@ 0x880
 80209b2:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 80209b6:	f04f 0200 	mov.w	r2, #0
 80209ba:	4b45      	ldr	r3, [pc, #276]	@ (8020ad0 <PM_Comm_data+0x944>)
 80209bc:	f7df ff52 	bl	8000864 <__aeabi_dmul>
 80209c0:	4602      	mov	r2, r0
 80209c2:	460b      	mov	r3, r1
 80209c4:	4610      	mov	r0, r2
 80209c6:	4619      	mov	r1, r3
 80209c8:	f7e0 fa24 	bl	8000e14 <__aeabi_d2uiz>
 80209cc:	4603      	mov	r3, r0
 80209ce:	b29a      	uxth	r2, r3
 80209d0:	4b3d      	ldr	r3, [pc, #244]	@ (8020ac8 <PM_Comm_data+0x93c>)
 80209d2:	f8a3 2076 	strh.w	r2, [r3, #118]	@ 0x76
	comm_data.CFREQ = ADE9000.APERIOD.rd * 10;					// C  
 80209d6:	4b3d      	ldr	r3, [pc, #244]	@ (8020acc <PM_Comm_data+0x940>)
 80209d8:	f503 6307 	add.w	r3, r3, #2160	@ 0x870
 80209dc:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 80209e0:	f04f 0200 	mov.w	r2, #0
 80209e4:	4b3a      	ldr	r3, [pc, #232]	@ (8020ad0 <PM_Comm_data+0x944>)
 80209e6:	f7df ff3d 	bl	8000864 <__aeabi_dmul>
 80209ea:	4602      	mov	r2, r0
 80209ec:	460b      	mov	r3, r1
 80209ee:	4610      	mov	r0, r2
 80209f0:	4619      	mov	r1, r3
 80209f2:	f7e0 fa0f 	bl	8000e14 <__aeabi_d2uiz>
 80209f6:	4603      	mov	r3, r0
 80209f8:	b29a      	uxth	r2, r3
 80209fa:	4b33      	ldr	r3, [pc, #204]	@ (8020ac8 <PM_Comm_data+0x93c>)
 80209fc:	f8a3 2078 	strh.w	r2, [r3, #120]	@ 0x78
	comm_data.FREQ_AVG = ADE9000.COM_PERIOD.rd *10;				//   
 8020a00:	4b32      	ldr	r3, [pc, #200]	@ (8020acc <PM_Comm_data+0x940>)
 8020a02:	f503 630a 	add.w	r3, r3, #2208	@ 0x8a0
 8020a06:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8020a0a:	f04f 0200 	mov.w	r2, #0
 8020a0e:	4b30      	ldr	r3, [pc, #192]	@ (8020ad0 <PM_Comm_data+0x944>)
 8020a10:	f7df ff28 	bl	8000864 <__aeabi_dmul>
 8020a14:	4602      	mov	r2, r0
 8020a16:	460b      	mov	r3, r1
 8020a18:	4610      	mov	r0, r2
 8020a1a:	4619      	mov	r1, r3
 8020a1c:	f7e0 f9fa 	bl	8000e14 <__aeabi_d2uiz>
 8020a20:	4603      	mov	r3, r0
 8020a22:	b29a      	uxth	r2, r3
 8020a24:	4b28      	ldr	r3, [pc, #160]	@ (8020ac8 <PM_Comm_data+0x93c>)
 8020a26:	f8a3 207a 	strh.w	r2, [r3, #122]	@ 0x7a

	comm_data.ANGL_VA_VB = ADE9000.ANGL_VA_VB.rd;				// A B  
 8020a2a:	4b28      	ldr	r3, [pc, #160]	@ (8020acc <PM_Comm_data+0x940>)
 8020a2c:	f503 630b 	add.w	r3, r3, #2224	@ 0x8b0
 8020a30:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8020a34:	4610      	mov	r0, r2
 8020a36:	4619      	mov	r1, r3
 8020a38:	f7e0 f9c4 	bl	8000dc4 <__aeabi_d2iz>
 8020a3c:	4603      	mov	r3, r0
 8020a3e:	b21a      	sxth	r2, r3
 8020a40:	4b21      	ldr	r3, [pc, #132]	@ (8020ac8 <PM_Comm_data+0x93c>)
 8020a42:	f8a3 207c 	strh.w	r2, [r3, #124]	@ 0x7c
	comm_data.ANGL_VB_VC = ADE9000.ANGL_VB_VC.rd;				// B C  
 8020a46:	4b21      	ldr	r3, [pc, #132]	@ (8020acc <PM_Comm_data+0x940>)
 8020a48:	f503 630c 	add.w	r3, r3, #2240	@ 0x8c0
 8020a4c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8020a50:	4610      	mov	r0, r2
 8020a52:	4619      	mov	r1, r3
 8020a54:	f7e0 f9b6 	bl	8000dc4 <__aeabi_d2iz>
 8020a58:	4603      	mov	r3, r0
 8020a5a:	b21a      	sxth	r2, r3
 8020a5c:	4b1a      	ldr	r3, [pc, #104]	@ (8020ac8 <PM_Comm_data+0x93c>)
 8020a5e:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e
	comm_data.ANGL_VA_VC = ADE9000.ANGL_VA_VC.rd;				// A C  
 8020a62:	4b1a      	ldr	r3, [pc, #104]	@ (8020acc <PM_Comm_data+0x940>)
 8020a64:	f503 630d 	add.w	r3, r3, #2256	@ 0x8d0
 8020a68:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8020a6c:	4610      	mov	r0, r2
 8020a6e:	4619      	mov	r1, r3
 8020a70:	f7e0 f9a8 	bl	8000dc4 <__aeabi_d2iz>
 8020a74:	4603      	mov	r3, r0
 8020a76:	b21a      	sxth	r2, r3
 8020a78:	4b13      	ldr	r3, [pc, #76]	@ (8020ac8 <PM_Comm_data+0x93c>)
 8020a7a:	f8a3 2080 	strh.w	r2, [r3, #128]	@ 0x80

	comm_data.ANGL_VA_IA = ADE9000.ANGL_VA_IA.rd;				// A  A  
 8020a7e:	4b13      	ldr	r3, [pc, #76]	@ (8020acc <PM_Comm_data+0x940>)
 8020a80:	f503 630e 	add.w	r3, r3, #2272	@ 0x8e0
 8020a84:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8020a88:	4610      	mov	r0, r2
 8020a8a:	4619      	mov	r1, r3
 8020a8c:	f7e0 f99a 	bl	8000dc4 <__aeabi_d2iz>
 8020a90:	4603      	mov	r3, r0
 8020a92:	b21a      	sxth	r2, r3
 8020a94:	4b0c      	ldr	r3, [pc, #48]	@ (8020ac8 <PM_Comm_data+0x93c>)
 8020a96:	f8a3 2082 	strh.w	r2, [r3, #130]	@ 0x82
	comm_data.ANGL_VB_IB = ADE9000.ANGL_VB_IB.rd;				// B  B  
 8020a9a:	4b0c      	ldr	r3, [pc, #48]	@ (8020acc <PM_Comm_data+0x940>)
 8020a9c:	f503 630f 	add.w	r3, r3, #2288	@ 0x8f0
 8020aa0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8020aa4:	4610      	mov	r0, r2
 8020aa6:	4619      	mov	r1, r3
 8020aa8:	f7e0 f98c 	bl	8000dc4 <__aeabi_d2iz>
 8020aac:	4603      	mov	r3, r0
 8020aae:	b21a      	sxth	r2, r3
 8020ab0:	4b05      	ldr	r3, [pc, #20]	@ (8020ac8 <PM_Comm_data+0x93c>)
 8020ab2:	f8a3 2084 	strh.w	r2, [r3, #132]	@ 0x84
	comm_data.ANGL_VC_IC = ADE9000.ANGL_VC_IC.rd;				// C  C  
 8020ab6:	4b05      	ldr	r3, [pc, #20]	@ (8020acc <PM_Comm_data+0x940>)
 8020ab8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8020abc:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8020ac0:	4610      	mov	r0, r2
 8020ac2:	4619      	mov	r1, r3
 8020ac4:	e00c      	b.n	8020ae0 <PM_Comm_data+0x954>
 8020ac6:	bf00      	nop
 8020ac8:	20002ac4 	.word	0x20002ac4
 8020acc:	20000018 	.word	0x20000018
 8020ad0:	40240000 	.word	0x40240000
 8020ad4:	20000fb8 	.word	0x20000fb8
 8020ad8:	20000fc0 	.word	0x20000fc0
 8020adc:	20000fc8 	.word	0x20000fc8
 8020ae0:	f7e0 f970 	bl	8000dc4 <__aeabi_d2iz>
 8020ae4:	4603      	mov	r3, r0
 8020ae6:	b21a      	sxth	r2, r3
 8020ae8:	4b27      	ldr	r3, [pc, #156]	@ (8020b88 <PM_Comm_data+0x9fc>)
 8020aea:	f8a3 2086 	strh.w	r2, [r3, #134]	@ 0x86

	comm_data.ANGL_IA_IB = ADE9000.ANGL_IA_IB.rd;				// A  B  
 8020aee:	4b27      	ldr	r3, [pc, #156]	@ (8020b8c <PM_Comm_data+0xa00>)
 8020af0:	f503 6311 	add.w	r3, r3, #2320	@ 0x910
 8020af4:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8020af8:	4610      	mov	r0, r2
 8020afa:	4619      	mov	r1, r3
 8020afc:	f7e0 f962 	bl	8000dc4 <__aeabi_d2iz>
 8020b00:	4603      	mov	r3, r0
 8020b02:	b21a      	sxth	r2, r3
 8020b04:	4b20      	ldr	r3, [pc, #128]	@ (8020b88 <PM_Comm_data+0x9fc>)
 8020b06:	f8a3 2088 	strh.w	r2, [r3, #136]	@ 0x88
	comm_data.ANGL_IB_IC = ADE9000.ANGL_IB_IC.rd;				// B  C  
 8020b0a:	4b20      	ldr	r3, [pc, #128]	@ (8020b8c <PM_Comm_data+0xa00>)
 8020b0c:	f503 6312 	add.w	r3, r3, #2336	@ 0x920
 8020b10:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8020b14:	4610      	mov	r0, r2
 8020b16:	4619      	mov	r1, r3
 8020b18:	f7e0 f954 	bl	8000dc4 <__aeabi_d2iz>
 8020b1c:	4603      	mov	r3, r0
 8020b1e:	b21a      	sxth	r2, r3
 8020b20:	4b19      	ldr	r3, [pc, #100]	@ (8020b88 <PM_Comm_data+0x9fc>)
 8020b22:	f8a3 208a 	strh.w	r2, [r3, #138]	@ 0x8a
	comm_data.ANGL_IA_IC = ADE9000.ANGL_IA_IC.rd;				// A  C  
 8020b26:	4b19      	ldr	r3, [pc, #100]	@ (8020b8c <PM_Comm_data+0xa00>)
 8020b28:	f503 6313 	add.w	r3, r3, #2352	@ 0x930
 8020b2c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8020b30:	4610      	mov	r0, r2
 8020b32:	4619      	mov	r1, r3
 8020b34:	f7e0 f946 	bl	8000dc4 <__aeabi_d2iz>
 8020b38:	4603      	mov	r3, r0
 8020b3a:	b21a      	sxth	r2, r3
 8020b3c:	4b12      	ldr	r3, [pc, #72]	@ (8020b88 <PM_Comm_data+0x9fc>)
 8020b3e:	f8a3 208c 	strh.w	r2, [r3, #140]	@ 0x8c

	// */
	comm_data.I_rated = eep.Set.I_rated.val;
 8020b42:	4b13      	ldr	r3, [pc, #76]	@ (8020b90 <PM_Comm_data+0xa04>)
 8020b44:	f8d3 3850 	ldr.w	r3, [r3, #2128]	@ 0x850
 8020b48:	b29a      	uxth	r2, r3
 8020b4a:	4b0f      	ldr	r3, [pc, #60]	@ (8020b88 <PM_Comm_data+0x9fc>)
 8020b4c:	f8a3 208e 	strh.w	r2, [r3, #142]	@ 0x8e

	comm_data.Firmware_year = Firmware_Version;
 8020b50:	4b10      	ldr	r3, [pc, #64]	@ (8020b94 <PM_Comm_data+0xa08>)
 8020b52:	681b      	ldr	r3, [r3, #0]
 8020b54:	b29a      	uxth	r2, r3
 8020b56:	4b0c      	ldr	r3, [pc, #48]	@ (8020b88 <PM_Comm_data+0x9fc>)
 8020b58:	f8a3 2090 	strh.w	r2, [r3, #144]	@ 0x90
	comm_data.Firmware_mon = Firmware_mon;
 8020b5c:	4b0e      	ldr	r3, [pc, #56]	@ (8020b98 <PM_Comm_data+0xa0c>)
 8020b5e:	681b      	ldr	r3, [r3, #0]
 8020b60:	b29a      	uxth	r2, r3
 8020b62:	4b09      	ldr	r3, [pc, #36]	@ (8020b88 <PM_Comm_data+0x9fc>)
 8020b64:	f8a3 2092 	strh.w	r2, [r3, #146]	@ 0x92
	comm_data.Firmware_date = Firmware_date;
 8020b68:	4b0c      	ldr	r3, [pc, #48]	@ (8020b9c <PM_Comm_data+0xa10>)
 8020b6a:	681b      	ldr	r3, [r3, #0]
 8020b6c:	b29a      	uxth	r2, r3
 8020b6e:	4b06      	ldr	r3, [pc, #24]	@ (8020b88 <PM_Comm_data+0x9fc>)
 8020b70:	f8a3 2094 	strh.w	r2, [r3, #148]	@ 0x94
	comm_data.Firmware_Version = Firmware_year;
 8020b74:	4b0a      	ldr	r3, [pc, #40]	@ (8020ba0 <PM_Comm_data+0xa14>)
 8020b76:	681b      	ldr	r3, [r3, #0]
 8020b78:	b29a      	uxth	r2, r3
 8020b7a:	4b03      	ldr	r3, [pc, #12]	@ (8020b88 <PM_Comm_data+0x9fc>)
 8020b7c:	f8a3 2096 	strh.w	r2, [r3, #150]	@ 0x96
}
 8020b80:	bf00      	nop
 8020b82:	3730      	adds	r7, #48	@ 0x30
 8020b84:	46bd      	mov	sp, r7
 8020b86:	bd80      	pop	{r7, pc}
 8020b88:	20002ac4 	.word	0x20002ac4
 8020b8c:	20000018 	.word	0x20000018
 8020b90:	20001290 	.word	0x20001290
 8020b94:	20000ab8 	.word	0x20000ab8
 8020b98:	20000ab0 	.word	0x20000ab0
 8020b9c:	20000ab4 	.word	0x20000ab4
 8020ba0:	20000aac 	.word	0x20000aac

08020ba4 <PM_Comm_data_Reverse>:


void PM_Comm_data_Reverse(void)
{
 8020ba4:	b480      	push	{r7}
 8020ba6:	af00      	add	r7, sp, #0
    eep.Set.Modbus_ID.val = comm_data.Part_ID;
 8020ba8:	4b15      	ldr	r3, [pc, #84]	@ (8020c00 <PM_Comm_data_Reverse+0x5c>)
 8020baa:	881b      	ldrh	r3, [r3, #0]
 8020bac:	461a      	mov	r2, r3
 8020bae:	4b15      	ldr	r3, [pc, #84]	@ (8020c04 <PM_Comm_data_Reverse+0x60>)
 8020bb0:	f8c3 28e0 	str.w	r2, [r3, #2272]	@ 0x8e0
    // comm_data.EP_CFG
    // comm_data.CONFIG3


    // ADE9000 Sequence 
    PM_Flag = comm_data.PM_Flag;
 8020bb4:	4b12      	ldr	r3, [pc, #72]	@ (8020c00 <PM_Comm_data_Reverse+0x5c>)
 8020bb6:	89db      	ldrh	r3, [r3, #14]
 8020bb8:	461a      	mov	r2, r3
 8020bba:	4b13      	ldr	r3, [pc, #76]	@ (8020c08 <PM_Comm_data_Reverse+0x64>)
 8020bbc:	601a      	str	r2, [r3, #0]

    // CT 
    eep.CT.Primary.val   = comm_data.CT_Primary;
 8020bbe:	4b10      	ldr	r3, [pc, #64]	@ (8020c00 <PM_Comm_data_Reverse+0x5c>)
 8020bc0:	8a1b      	ldrh	r3, [r3, #16]
 8020bc2:	461a      	mov	r2, r3
 8020bc4:	4b0f      	ldr	r3, [pc, #60]	@ (8020c04 <PM_Comm_data_Reverse+0x60>)
 8020bc6:	f8c3 2430 	str.w	r2, [r3, #1072]	@ 0x430
    eep.CT.Secondary.val = comm_data.CT_Secondary;
 8020bca:	4b0d      	ldr	r3, [pc, #52]	@ (8020c00 <PM_Comm_data_Reverse+0x5c>)
 8020bcc:	8a5b      	ldrh	r3, [r3, #18]
 8020bce:	461a      	mov	r2, r3
 8020bd0:	4b0c      	ldr	r3, [pc, #48]	@ (8020c04 <PM_Comm_data_Reverse+0x60>)
 8020bd2:	f8c3 2448 	str.w	r2, [r3, #1096]	@ 0x448

    // EEPROM Gain  
    Init_EEP = comm_data.Init_EEP;
 8020bd6:	4b0a      	ldr	r3, [pc, #40]	@ (8020c00 <PM_Comm_data_Reverse+0x5c>)
 8020bd8:	8a9b      	ldrh	r3, [r3, #20]
 8020bda:	2b00      	cmp	r3, #0
 8020bdc:	bf14      	ite	ne
 8020bde:	2301      	movne	r3, #1
 8020be0:	2300      	moveq	r3, #0
 8020be2:	b2da      	uxtb	r2, r3
 8020be4:	4b09      	ldr	r3, [pc, #36]	@ (8020c0c <PM_Comm_data_Reverse+0x68>)
 8020be6:	701a      	strb	r2, [r3, #0]

    //  
    eep.Set.I_rated.val = comm_data.I_rated;
 8020be8:	4b05      	ldr	r3, [pc, #20]	@ (8020c00 <PM_Comm_data_Reverse+0x5c>)
 8020bea:	f8b3 308e 	ldrh.w	r3, [r3, #142]	@ 0x8e
 8020bee:	461a      	mov	r2, r3
 8020bf0:	4b04      	ldr	r3, [pc, #16]	@ (8020c04 <PM_Comm_data_Reverse+0x60>)
 8020bf2:	f8c3 2850 	str.w	r2, [r3, #2128]	@ 0x850
    // Firmware  (   X)
    // comm_data.Firmware_year
    // comm_data.Firmware_mon
    // comm_data.Firmware_date
    // comm_data.Firmware_Version
}
 8020bf6:	bf00      	nop
 8020bf8:	46bd      	mov	sp, r7
 8020bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020bfe:	4770      	bx	lr
 8020c00:	20002ac4 	.word	0x20002ac4
 8020c04:	20001290 	.word	0x20001290
 8020c08:	20001030 	.word	0x20001030
 8020c0c:	20000a88 	.word	0x20000a88

08020c10 <PM_modbus_protocol>:

uint16_t tx_len = 0;
uint8_t tx_buf[256];

void PM_modbus_protocol(void)
{
 8020c10:	b580      	push	{r7, lr}
 8020c12:	af00      	add	r7, sp, #0
	//=========== Writeting data to address buf ===============
	if(uart2_Function_comm == 0x06)
 8020c14:	4b8f      	ldr	r3, [pc, #572]	@ (8020e54 <PM_modbus_protocol+0x244>)
 8020c16:	781b      	ldrb	r3, [r3, #0]
 8020c18:	2b06      	cmp	r3, #6
 8020c1a:	d109      	bne.n	8020c30 <PM_modbus_protocol+0x20>
	{

		*Address_buf[uart2_Start_addr] = uart2_Word_count;
 8020c1c:	4b8e      	ldr	r3, [pc, #568]	@ (8020e58 <PM_modbus_protocol+0x248>)
 8020c1e:	6819      	ldr	r1, [r3, #0]
 8020c20:	4b8e      	ldr	r3, [pc, #568]	@ (8020e5c <PM_modbus_protocol+0x24c>)
 8020c22:	681b      	ldr	r3, [r3, #0]
 8020c24:	4a8e      	ldr	r2, [pc, #568]	@ (8020e60 <PM_modbus_protocol+0x250>)
 8020c26:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8020c2a:	b28a      	uxth	r2, r1
 8020c2c:	801a      	strh	r2, [r3, #0]
 8020c2e:	e031      	b.n	8020c94 <PM_modbus_protocol+0x84>

	}
	else if(uart2_Function_comm == 0x10)
 8020c30:	4b88      	ldr	r3, [pc, #544]	@ (8020e54 <PM_modbus_protocol+0x244>)
 8020c32:	781b      	ldrb	r3, [r3, #0]
 8020c34:	2b10      	cmp	r3, #16
 8020c36:	d12d      	bne.n	8020c94 <PM_modbus_protocol+0x84>
	{
		for(CRC_byte = 0; CRC_byte < uart2_Word_count; CRC_byte++)
 8020c38:	4b8a      	ldr	r3, [pc, #552]	@ (8020e64 <PM_modbus_protocol+0x254>)
 8020c3a:	2200      	movs	r2, #0
 8020c3c:	601a      	str	r2, [r3, #0]
 8020c3e:	e023      	b.n	8020c88 <PM_modbus_protocol+0x78>
		{
			*Address_buf[uart2_Start_addr+CRC_byte] = ((uart2_in_frame[CRC_byte*2+7]<<8) & 0xff00) | ((uart2_in_frame[CRC_byte*2+8]) & 0xff);
 8020c40:	4b88      	ldr	r3, [pc, #544]	@ (8020e64 <PM_modbus_protocol+0x254>)
 8020c42:	681b      	ldr	r3, [r3, #0]
 8020c44:	005b      	lsls	r3, r3, #1
 8020c46:	3307      	adds	r3, #7
 8020c48:	4a87      	ldr	r2, [pc, #540]	@ (8020e68 <PM_modbus_protocol+0x258>)
 8020c4a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8020c4e:	b29b      	uxth	r3, r3
 8020c50:	021b      	lsls	r3, r3, #8
 8020c52:	b299      	uxth	r1, r3
 8020c54:	4b83      	ldr	r3, [pc, #524]	@ (8020e64 <PM_modbus_protocol+0x254>)
 8020c56:	681b      	ldr	r3, [r3, #0]
 8020c58:	3304      	adds	r3, #4
 8020c5a:	005b      	lsls	r3, r3, #1
 8020c5c:	4a82      	ldr	r2, [pc, #520]	@ (8020e68 <PM_modbus_protocol+0x258>)
 8020c5e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8020c62:	b29b      	uxth	r3, r3
 8020c64:	b2db      	uxtb	r3, r3
 8020c66:	b29a      	uxth	r2, r3
 8020c68:	4b7c      	ldr	r3, [pc, #496]	@ (8020e5c <PM_modbus_protocol+0x24c>)
 8020c6a:	6818      	ldr	r0, [r3, #0]
 8020c6c:	4b7d      	ldr	r3, [pc, #500]	@ (8020e64 <PM_modbus_protocol+0x254>)
 8020c6e:	681b      	ldr	r3, [r3, #0]
 8020c70:	4403      	add	r3, r0
 8020c72:	487b      	ldr	r0, [pc, #492]	@ (8020e60 <PM_modbus_protocol+0x250>)
 8020c74:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8020c78:	430a      	orrs	r2, r1
 8020c7a:	b292      	uxth	r2, r2
 8020c7c:	801a      	strh	r2, [r3, #0]
		for(CRC_byte = 0; CRC_byte < uart2_Word_count; CRC_byte++)
 8020c7e:	4b79      	ldr	r3, [pc, #484]	@ (8020e64 <PM_modbus_protocol+0x254>)
 8020c80:	681b      	ldr	r3, [r3, #0]
 8020c82:	3301      	adds	r3, #1
 8020c84:	4a77      	ldr	r2, [pc, #476]	@ (8020e64 <PM_modbus_protocol+0x254>)
 8020c86:	6013      	str	r3, [r2, #0]
 8020c88:	4b76      	ldr	r3, [pc, #472]	@ (8020e64 <PM_modbus_protocol+0x254>)
 8020c8a:	681a      	ldr	r2, [r3, #0]
 8020c8c:	4b72      	ldr	r3, [pc, #456]	@ (8020e58 <PM_modbus_protocol+0x248>)
 8020c8e:	681b      	ldr	r3, [r3, #0]
 8020c90:	429a      	cmp	r2, r3
 8020c92:	d3d5      	bcc.n	8020c40 <PM_modbus_protocol+0x30>
		}

	}

	//===== Data Mapping =======
	PM_Comm_data();
 8020c94:	f7ff fa7a 	bl	802018c <PM_Comm_data>

	/* Read Holding Registers */
	if(uart2_Function_comm == 0x03)
 8020c98:	4b6e      	ldr	r3, [pc, #440]	@ (8020e54 <PM_modbus_protocol+0x244>)
 8020c9a:	781b      	ldrb	r3, [r3, #0]
 8020c9c:	2b03      	cmp	r3, #3
 8020c9e:	f040 80a2 	bne.w	8020de6 <PM_modbus_protocol+0x1d6>
	{
		uart2_crc_data = 0xffff;
 8020ca2:	4b72      	ldr	r3, [pc, #456]	@ (8020e6c <PM_modbus_protocol+0x25c>)
 8020ca4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8020ca8:	601a      	str	r2, [r3, #0]
		for(CRC_byte=0; CRC_byte<(uart2_Word_count*2+3); CRC_byte++)
 8020caa:	4b6e      	ldr	r3, [pc, #440]	@ (8020e64 <PM_modbus_protocol+0x254>)
 8020cac:	2200      	movs	r2, #0
 8020cae:	601a      	str	r2, [r3, #0]
 8020cb0:	e058      	b.n	8020d64 <PM_modbus_protocol+0x154>
		{
			if(CRC_byte==0)         uart2_out_frame[0] = HMI_ID;
 8020cb2:	4b6c      	ldr	r3, [pc, #432]	@ (8020e64 <PM_modbus_protocol+0x254>)
 8020cb4:	681b      	ldr	r3, [r3, #0]
 8020cb6:	2b00      	cmp	r3, #0
 8020cb8:	d105      	bne.n	8020cc6 <PM_modbus_protocol+0xb6>
 8020cba:	4b6d      	ldr	r3, [pc, #436]	@ (8020e70 <PM_modbus_protocol+0x260>)
 8020cbc:	781b      	ldrb	r3, [r3, #0]
 8020cbe:	461a      	mov	r2, r3
 8020cc0:	4b6c      	ldr	r3, [pc, #432]	@ (8020e74 <PM_modbus_protocol+0x264>)
 8020cc2:	601a      	str	r2, [r3, #0]
 8020cc4:	e040      	b.n	8020d48 <PM_modbus_protocol+0x138>
			else if(CRC_byte==1)    uart2_out_frame[1] = uart2_Function_comm;
 8020cc6:	4b67      	ldr	r3, [pc, #412]	@ (8020e64 <PM_modbus_protocol+0x254>)
 8020cc8:	681b      	ldr	r3, [r3, #0]
 8020cca:	2b01      	cmp	r3, #1
 8020ccc:	d105      	bne.n	8020cda <PM_modbus_protocol+0xca>
 8020cce:	4b61      	ldr	r3, [pc, #388]	@ (8020e54 <PM_modbus_protocol+0x244>)
 8020cd0:	781b      	ldrb	r3, [r3, #0]
 8020cd2:	461a      	mov	r2, r3
 8020cd4:	4b67      	ldr	r3, [pc, #412]	@ (8020e74 <PM_modbus_protocol+0x264>)
 8020cd6:	605a      	str	r2, [r3, #4]
 8020cd8:	e036      	b.n	8020d48 <PM_modbus_protocol+0x138>
			else if(CRC_byte==2)    uart2_out_frame[2] = uart2_Word_count * 2;
 8020cda:	4b62      	ldr	r3, [pc, #392]	@ (8020e64 <PM_modbus_protocol+0x254>)
 8020cdc:	681b      	ldr	r3, [r3, #0]
 8020cde:	2b02      	cmp	r3, #2
 8020ce0:	d105      	bne.n	8020cee <PM_modbus_protocol+0xde>
 8020ce2:	4b5d      	ldr	r3, [pc, #372]	@ (8020e58 <PM_modbus_protocol+0x248>)
 8020ce4:	681b      	ldr	r3, [r3, #0]
 8020ce6:	005b      	lsls	r3, r3, #1
 8020ce8:	4a62      	ldr	r2, [pc, #392]	@ (8020e74 <PM_modbus_protocol+0x264>)
 8020cea:	6093      	str	r3, [r2, #8]
 8020cec:	e02c      	b.n	8020d48 <PM_modbus_protocol+0x138>
			else
			{
				if(CRC_byte & 0x01) uart2_out_frame[CRC_byte]= (*Address_buf[uart2_Start_addr+((CRC_byte-3)>>1)]>>8) & 0xff;
 8020cee:	4b5d      	ldr	r3, [pc, #372]	@ (8020e64 <PM_modbus_protocol+0x254>)
 8020cf0:	681b      	ldr	r3, [r3, #0]
 8020cf2:	f003 0301 	and.w	r3, r3, #1
 8020cf6:	2b00      	cmp	r3, #0
 8020cf8:	d014      	beq.n	8020d24 <PM_modbus_protocol+0x114>
 8020cfa:	4b5a      	ldr	r3, [pc, #360]	@ (8020e64 <PM_modbus_protocol+0x254>)
 8020cfc:	681b      	ldr	r3, [r3, #0]
 8020cfe:	3b03      	subs	r3, #3
 8020d00:	085a      	lsrs	r2, r3, #1
 8020d02:	4b56      	ldr	r3, [pc, #344]	@ (8020e5c <PM_modbus_protocol+0x24c>)
 8020d04:	681b      	ldr	r3, [r3, #0]
 8020d06:	4413      	add	r3, r2
 8020d08:	4a55      	ldr	r2, [pc, #340]	@ (8020e60 <PM_modbus_protocol+0x250>)
 8020d0a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8020d0e:	881b      	ldrh	r3, [r3, #0]
 8020d10:	0a1b      	lsrs	r3, r3, #8
 8020d12:	b29b      	uxth	r3, r3
 8020d14:	461a      	mov	r2, r3
 8020d16:	4b53      	ldr	r3, [pc, #332]	@ (8020e64 <PM_modbus_protocol+0x254>)
 8020d18:	681b      	ldr	r3, [r3, #0]
 8020d1a:	b2d2      	uxtb	r2, r2
 8020d1c:	4955      	ldr	r1, [pc, #340]	@ (8020e74 <PM_modbus_protocol+0x264>)
 8020d1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8020d22:	e011      	b.n	8020d48 <PM_modbus_protocol+0x138>
				else                uart2_out_frame[CRC_byte]= *Address_buf[uart2_Start_addr+((CRC_byte-3)>>1)] & 0xff;
 8020d24:	4b4f      	ldr	r3, [pc, #316]	@ (8020e64 <PM_modbus_protocol+0x254>)
 8020d26:	681b      	ldr	r3, [r3, #0]
 8020d28:	3b03      	subs	r3, #3
 8020d2a:	085a      	lsrs	r2, r3, #1
 8020d2c:	4b4b      	ldr	r3, [pc, #300]	@ (8020e5c <PM_modbus_protocol+0x24c>)
 8020d2e:	681b      	ldr	r3, [r3, #0]
 8020d30:	4413      	add	r3, r2
 8020d32:	4a4b      	ldr	r2, [pc, #300]	@ (8020e60 <PM_modbus_protocol+0x250>)
 8020d34:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8020d38:	881b      	ldrh	r3, [r3, #0]
 8020d3a:	461a      	mov	r2, r3
 8020d3c:	4b49      	ldr	r3, [pc, #292]	@ (8020e64 <PM_modbus_protocol+0x254>)
 8020d3e:	681b      	ldr	r3, [r3, #0]
 8020d40:	b2d2      	uxtb	r2, r2
 8020d42:	494c      	ldr	r1, [pc, #304]	@ (8020e74 <PM_modbus_protocol+0x264>)
 8020d44:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			}

			uart2_CheckCrc(uart2_out_frame[CRC_byte]);
 8020d48:	4b46      	ldr	r3, [pc, #280]	@ (8020e64 <PM_modbus_protocol+0x254>)
 8020d4a:	681b      	ldr	r3, [r3, #0]
 8020d4c:	4a49      	ldr	r2, [pc, #292]	@ (8020e74 <PM_modbus_protocol+0x264>)
 8020d4e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8020d52:	b2db      	uxtb	r3, r3
 8020d54:	4618      	mov	r0, r3
 8020d56:	f000 ff7b 	bl	8021c50 <uart2_CheckCrc>
		for(CRC_byte=0; CRC_byte<(uart2_Word_count*2+3); CRC_byte++)
 8020d5a:	4b42      	ldr	r3, [pc, #264]	@ (8020e64 <PM_modbus_protocol+0x254>)
 8020d5c:	681b      	ldr	r3, [r3, #0]
 8020d5e:	3301      	adds	r3, #1
 8020d60:	4a40      	ldr	r2, [pc, #256]	@ (8020e64 <PM_modbus_protocol+0x254>)
 8020d62:	6013      	str	r3, [r2, #0]
 8020d64:	4b3c      	ldr	r3, [pc, #240]	@ (8020e58 <PM_modbus_protocol+0x248>)
 8020d66:	681b      	ldr	r3, [r3, #0]
 8020d68:	005b      	lsls	r3, r3, #1
 8020d6a:	1cda      	adds	r2, r3, #3
 8020d6c:	4b3d      	ldr	r3, [pc, #244]	@ (8020e64 <PM_modbus_protocol+0x254>)
 8020d6e:	681b      	ldr	r3, [r3, #0]
 8020d70:	429a      	cmp	r2, r3
 8020d72:	d89e      	bhi.n	8020cb2 <PM_modbus_protocol+0xa2>
		}

		tx_CRC_L = uart2_crc_data & 0xff;
 8020d74:	4b3d      	ldr	r3, [pc, #244]	@ (8020e6c <PM_modbus_protocol+0x25c>)
 8020d76:	681b      	ldr	r3, [r3, #0]
 8020d78:	b2da      	uxtb	r2, r3
 8020d7a:	4b3f      	ldr	r3, [pc, #252]	@ (8020e78 <PM_modbus_protocol+0x268>)
 8020d7c:	701a      	strb	r2, [r3, #0]
		tx_CRC_H = (uart2_crc_data>>8) & 0xff;
 8020d7e:	4b3b      	ldr	r3, [pc, #236]	@ (8020e6c <PM_modbus_protocol+0x25c>)
 8020d80:	681b      	ldr	r3, [r3, #0]
 8020d82:	0a1b      	lsrs	r3, r3, #8
 8020d84:	b2da      	uxtb	r2, r3
 8020d86:	4b3d      	ldr	r3, [pc, #244]	@ (8020e7c <PM_modbus_protocol+0x26c>)
 8020d88:	701a      	strb	r2, [r3, #0]

		for(CRC_byte=0; CRC_byte<(uart2_Word_count*2+3); CRC_byte++)
 8020d8a:	4b36      	ldr	r3, [pc, #216]	@ (8020e64 <PM_modbus_protocol+0x254>)
 8020d8c:	2200      	movs	r2, #0
 8020d8e:	601a      	str	r2, [r3, #0]
 8020d90:	e00e      	b.n	8020db0 <PM_modbus_protocol+0x1a0>
		{
			txd_buf_write(2, uart2_out_frame[CRC_byte]);
 8020d92:	4b34      	ldr	r3, [pc, #208]	@ (8020e64 <PM_modbus_protocol+0x254>)
 8020d94:	681b      	ldr	r3, [r3, #0]
 8020d96:	4a37      	ldr	r2, [pc, #220]	@ (8020e74 <PM_modbus_protocol+0x264>)
 8020d98:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8020d9c:	b2db      	uxtb	r3, r3
 8020d9e:	4619      	mov	r1, r3
 8020da0:	2002      	movs	r0, #2
 8020da2:	f7ff f99b 	bl	80200dc <txd_buf_write>
		for(CRC_byte=0; CRC_byte<(uart2_Word_count*2+3); CRC_byte++)
 8020da6:	4b2f      	ldr	r3, [pc, #188]	@ (8020e64 <PM_modbus_protocol+0x254>)
 8020da8:	681b      	ldr	r3, [r3, #0]
 8020daa:	3301      	adds	r3, #1
 8020dac:	4a2d      	ldr	r2, [pc, #180]	@ (8020e64 <PM_modbus_protocol+0x254>)
 8020dae:	6013      	str	r3, [r2, #0]
 8020db0:	4b29      	ldr	r3, [pc, #164]	@ (8020e58 <PM_modbus_protocol+0x248>)
 8020db2:	681b      	ldr	r3, [r3, #0]
 8020db4:	005b      	lsls	r3, r3, #1
 8020db6:	1cda      	adds	r2, r3, #3
 8020db8:	4b2a      	ldr	r3, [pc, #168]	@ (8020e64 <PM_modbus_protocol+0x254>)
 8020dba:	681b      	ldr	r3, [r3, #0]
 8020dbc:	429a      	cmp	r2, r3
 8020dbe:	d8e8      	bhi.n	8020d92 <PM_modbus_protocol+0x182>
		}

		txd_buf_write(2, tx_CRC_L); //CRC16 _L
 8020dc0:	4b2d      	ldr	r3, [pc, #180]	@ (8020e78 <PM_modbus_protocol+0x268>)
 8020dc2:	781b      	ldrb	r3, [r3, #0]
 8020dc4:	4619      	mov	r1, r3
 8020dc6:	2002      	movs	r0, #2
 8020dc8:	f7ff f988 	bl	80200dc <txd_buf_write>
		txd_buf_write(2, tx_CRC_H); //CRC16 _H
 8020dcc:	4b2b      	ldr	r3, [pc, #172]	@ (8020e7c <PM_modbus_protocol+0x26c>)
 8020dce:	781b      	ldrb	r3, [r3, #0]
 8020dd0:	4619      	mov	r1, r3
 8020dd2:	2002      	movs	r0, #2
 8020dd4:	f7ff f982 	bl	80200dc <txd_buf_write>

		uart2_send_dt_num = uart2_Word_count*2+5;
 8020dd8:	4b1f      	ldr	r3, [pc, #124]	@ (8020e58 <PM_modbus_protocol+0x248>)
 8020dda:	681b      	ldr	r3, [r3, #0]
 8020ddc:	005b      	lsls	r3, r3, #1
 8020dde:	3305      	adds	r3, #5
 8020de0:	4a27      	ldr	r2, [pc, #156]	@ (8020e80 <PM_modbus_protocol+0x270>)
 8020de2:	6013      	str	r3, [r2, #0]
		txd_buf_write(2, tx_CRC_L); //CRC16 _L
		txd_buf_write(2, tx_CRC_H); //CRC16 _H

		uart2_send_dt_num = 8;
	}
}
 8020de4:	e137      	b.n	8021056 <PM_modbus_protocol+0x446>
	else if(uart2_Function_comm == 0x06)
 8020de6:	4b1b      	ldr	r3, [pc, #108]	@ (8020e54 <PM_modbus_protocol+0x244>)
 8020de8:	781b      	ldrb	r3, [r3, #0]
 8020dea:	2b06      	cmp	r3, #6
 8020dec:	f040 808e 	bne.w	8020f0c <PM_modbus_protocol+0x2fc>
		uart2_out_frame[0] = HMI_ID;
 8020df0:	4b1f      	ldr	r3, [pc, #124]	@ (8020e70 <PM_modbus_protocol+0x260>)
 8020df2:	781b      	ldrb	r3, [r3, #0]
 8020df4:	461a      	mov	r2, r3
 8020df6:	4b1f      	ldr	r3, [pc, #124]	@ (8020e74 <PM_modbus_protocol+0x264>)
 8020df8:	601a      	str	r2, [r3, #0]
		uart2_out_frame[1] = uart2_Function_comm;
 8020dfa:	4b16      	ldr	r3, [pc, #88]	@ (8020e54 <PM_modbus_protocol+0x244>)
 8020dfc:	781b      	ldrb	r3, [r3, #0]
 8020dfe:	461a      	mov	r2, r3
 8020e00:	4b1c      	ldr	r3, [pc, #112]	@ (8020e74 <PM_modbus_protocol+0x264>)
 8020e02:	605a      	str	r2, [r3, #4]
		uart2_out_frame[2] = (uart2_Start_addr>>8) & 0xff;
 8020e04:	4b15      	ldr	r3, [pc, #84]	@ (8020e5c <PM_modbus_protocol+0x24c>)
 8020e06:	681b      	ldr	r3, [r3, #0]
 8020e08:	0a1b      	lsrs	r3, r3, #8
 8020e0a:	b2db      	uxtb	r3, r3
 8020e0c:	4a19      	ldr	r2, [pc, #100]	@ (8020e74 <PM_modbus_protocol+0x264>)
 8020e0e:	6093      	str	r3, [r2, #8]
		uart2_out_frame[3] = uart2_Start_addr & 0xff;
 8020e10:	4b12      	ldr	r3, [pc, #72]	@ (8020e5c <PM_modbus_protocol+0x24c>)
 8020e12:	681b      	ldr	r3, [r3, #0]
 8020e14:	b2db      	uxtb	r3, r3
 8020e16:	4a17      	ldr	r2, [pc, #92]	@ (8020e74 <PM_modbus_protocol+0x264>)
 8020e18:	60d3      	str	r3, [r2, #12]
		uart2_out_frame[4] = (*Address_buf[uart2_Start_addr]>>8) & 0xff;
 8020e1a:	4b10      	ldr	r3, [pc, #64]	@ (8020e5c <PM_modbus_protocol+0x24c>)
 8020e1c:	681b      	ldr	r3, [r3, #0]
 8020e1e:	4a10      	ldr	r2, [pc, #64]	@ (8020e60 <PM_modbus_protocol+0x250>)
 8020e20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8020e24:	881b      	ldrh	r3, [r3, #0]
 8020e26:	0a1b      	lsrs	r3, r3, #8
 8020e28:	b29b      	uxth	r3, r3
 8020e2a:	b2db      	uxtb	r3, r3
 8020e2c:	4a11      	ldr	r2, [pc, #68]	@ (8020e74 <PM_modbus_protocol+0x264>)
 8020e2e:	6113      	str	r3, [r2, #16]
		uart2_out_frame[5] = *Address_buf[uart2_Start_addr] & 0xff;
 8020e30:	4b0a      	ldr	r3, [pc, #40]	@ (8020e5c <PM_modbus_protocol+0x24c>)
 8020e32:	681b      	ldr	r3, [r3, #0]
 8020e34:	4a0a      	ldr	r2, [pc, #40]	@ (8020e60 <PM_modbus_protocol+0x250>)
 8020e36:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8020e3a:	881b      	ldrh	r3, [r3, #0]
 8020e3c:	b2db      	uxtb	r3, r3
 8020e3e:	4a0d      	ldr	r2, [pc, #52]	@ (8020e74 <PM_modbus_protocol+0x264>)
 8020e40:	6153      	str	r3, [r2, #20]
		uart2_crc_data=0xffff;
 8020e42:	4b0a      	ldr	r3, [pc, #40]	@ (8020e6c <PM_modbus_protocol+0x25c>)
 8020e44:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8020e48:	601a      	str	r2, [r3, #0]
		for(CRC_byte=0; CRC_byte<6; CRC_byte++)
 8020e4a:	4b06      	ldr	r3, [pc, #24]	@ (8020e64 <PM_modbus_protocol+0x254>)
 8020e4c:	2200      	movs	r2, #0
 8020e4e:	601a      	str	r2, [r3, #0]
 8020e50:	e026      	b.n	8020ea0 <PM_modbus_protocol+0x290>
 8020e52:	bf00      	nop
 8020e54:	20001b82 	.word	0x20001b82
 8020e58:	200025b4 	.word	0x200025b4
 8020e5c:	200025b8 	.word	0x200025b8
 8020e60:	20002b60 	.word	0x20002b60
 8020e64:	200025b0 	.word	0x200025b0
 8020e68:	200021b0 	.word	0x200021b0
 8020e6c:	20003010 	.word	0x20003010
 8020e70:	20000abc 	.word	0x20000abc
 8020e74:	20001db0 	.word	0x20001db0
 8020e78:	20001b83 	.word	0x20001b83
 8020e7c:	20001b84 	.word	0x20001b84
 8020e80:	2000267c 	.word	0x2000267c
			uart2_CheckCrc(uart2_out_frame[CRC_byte]);
 8020e84:	4b75      	ldr	r3, [pc, #468]	@ (802105c <PM_modbus_protocol+0x44c>)
 8020e86:	681b      	ldr	r3, [r3, #0]
 8020e88:	4a75      	ldr	r2, [pc, #468]	@ (8021060 <PM_modbus_protocol+0x450>)
 8020e8a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8020e8e:	b2db      	uxtb	r3, r3
 8020e90:	4618      	mov	r0, r3
 8020e92:	f000 fedd 	bl	8021c50 <uart2_CheckCrc>
		for(CRC_byte=0; CRC_byte<6; CRC_byte++)
 8020e96:	4b71      	ldr	r3, [pc, #452]	@ (802105c <PM_modbus_protocol+0x44c>)
 8020e98:	681b      	ldr	r3, [r3, #0]
 8020e9a:	3301      	adds	r3, #1
 8020e9c:	4a6f      	ldr	r2, [pc, #444]	@ (802105c <PM_modbus_protocol+0x44c>)
 8020e9e:	6013      	str	r3, [r2, #0]
 8020ea0:	4b6e      	ldr	r3, [pc, #440]	@ (802105c <PM_modbus_protocol+0x44c>)
 8020ea2:	681b      	ldr	r3, [r3, #0]
 8020ea4:	2b05      	cmp	r3, #5
 8020ea6:	d9ed      	bls.n	8020e84 <PM_modbus_protocol+0x274>
		tx_CRC_L = uart2_crc_data & 0xff;
 8020ea8:	4b6e      	ldr	r3, [pc, #440]	@ (8021064 <PM_modbus_protocol+0x454>)
 8020eaa:	681b      	ldr	r3, [r3, #0]
 8020eac:	b2da      	uxtb	r2, r3
 8020eae:	4b6e      	ldr	r3, [pc, #440]	@ (8021068 <PM_modbus_protocol+0x458>)
 8020eb0:	701a      	strb	r2, [r3, #0]
		tx_CRC_H = (uart2_crc_data>>8) & 0xff;
 8020eb2:	4b6c      	ldr	r3, [pc, #432]	@ (8021064 <PM_modbus_protocol+0x454>)
 8020eb4:	681b      	ldr	r3, [r3, #0]
 8020eb6:	0a1b      	lsrs	r3, r3, #8
 8020eb8:	b2da      	uxtb	r2, r3
 8020eba:	4b6c      	ldr	r3, [pc, #432]	@ (802106c <PM_modbus_protocol+0x45c>)
 8020ebc:	701a      	strb	r2, [r3, #0]
		for(CRC_byte=0; CRC_byte<6; CRC_byte++)
 8020ebe:	4b67      	ldr	r3, [pc, #412]	@ (802105c <PM_modbus_protocol+0x44c>)
 8020ec0:	2200      	movs	r2, #0
 8020ec2:	601a      	str	r2, [r3, #0]
 8020ec4:	e00e      	b.n	8020ee4 <PM_modbus_protocol+0x2d4>
			txd_buf_write(2, uart2_out_frame[CRC_byte]);
 8020ec6:	4b65      	ldr	r3, [pc, #404]	@ (802105c <PM_modbus_protocol+0x44c>)
 8020ec8:	681b      	ldr	r3, [r3, #0]
 8020eca:	4a65      	ldr	r2, [pc, #404]	@ (8021060 <PM_modbus_protocol+0x450>)
 8020ecc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8020ed0:	b2db      	uxtb	r3, r3
 8020ed2:	4619      	mov	r1, r3
 8020ed4:	2002      	movs	r0, #2
 8020ed6:	f7ff f901 	bl	80200dc <txd_buf_write>
		for(CRC_byte=0; CRC_byte<6; CRC_byte++)
 8020eda:	4b60      	ldr	r3, [pc, #384]	@ (802105c <PM_modbus_protocol+0x44c>)
 8020edc:	681b      	ldr	r3, [r3, #0]
 8020ede:	3301      	adds	r3, #1
 8020ee0:	4a5e      	ldr	r2, [pc, #376]	@ (802105c <PM_modbus_protocol+0x44c>)
 8020ee2:	6013      	str	r3, [r2, #0]
 8020ee4:	4b5d      	ldr	r3, [pc, #372]	@ (802105c <PM_modbus_protocol+0x44c>)
 8020ee6:	681b      	ldr	r3, [r3, #0]
 8020ee8:	2b05      	cmp	r3, #5
 8020eea:	d9ec      	bls.n	8020ec6 <PM_modbus_protocol+0x2b6>
		txd_buf_write(2, tx_CRC_L); //CRC16 _L
 8020eec:	4b5e      	ldr	r3, [pc, #376]	@ (8021068 <PM_modbus_protocol+0x458>)
 8020eee:	781b      	ldrb	r3, [r3, #0]
 8020ef0:	4619      	mov	r1, r3
 8020ef2:	2002      	movs	r0, #2
 8020ef4:	f7ff f8f2 	bl	80200dc <txd_buf_write>
		txd_buf_write(2, tx_CRC_H); //CRC16 _H
 8020ef8:	4b5c      	ldr	r3, [pc, #368]	@ (802106c <PM_modbus_protocol+0x45c>)
 8020efa:	781b      	ldrb	r3, [r3, #0]
 8020efc:	4619      	mov	r1, r3
 8020efe:	2002      	movs	r0, #2
 8020f00:	f7ff f8ec 	bl	80200dc <txd_buf_write>
		uart2_send_dt_num = 8;
 8020f04:	4b5a      	ldr	r3, [pc, #360]	@ (8021070 <PM_modbus_protocol+0x460>)
 8020f06:	2208      	movs	r2, #8
 8020f08:	601a      	str	r2, [r3, #0]
}
 8020f0a:	e0a4      	b.n	8021056 <PM_modbus_protocol+0x446>
	else if(uart2_Function_comm == 0x10)
 8020f0c:	4b59      	ldr	r3, [pc, #356]	@ (8021074 <PM_modbus_protocol+0x464>)
 8020f0e:	781b      	ldrb	r3, [r3, #0]
 8020f10:	2b10      	cmp	r3, #16
 8020f12:	f040 80a0 	bne.w	8021056 <PM_modbus_protocol+0x446>
		for(CRC_byte=0; CRC_byte<uart2_Word_count;   CRC_byte++)
 8020f16:	4b51      	ldr	r3, [pc, #324]	@ (802105c <PM_modbus_protocol+0x44c>)
 8020f18:	2200      	movs	r2, #0
 8020f1a:	601a      	str	r2, [r3, #0]
 8020f1c:	e02a      	b.n	8020f74 <PM_modbus_protocol+0x364>
			uart2_out_frame[CRC_byte*2+7] = (*Address_buf[uart2_Start_addr+CRC_byte]>>8) & 0xff;
 8020f1e:	4b56      	ldr	r3, [pc, #344]	@ (8021078 <PM_modbus_protocol+0x468>)
 8020f20:	681a      	ldr	r2, [r3, #0]
 8020f22:	4b4e      	ldr	r3, [pc, #312]	@ (802105c <PM_modbus_protocol+0x44c>)
 8020f24:	681b      	ldr	r3, [r3, #0]
 8020f26:	4413      	add	r3, r2
 8020f28:	4a54      	ldr	r2, [pc, #336]	@ (802107c <PM_modbus_protocol+0x46c>)
 8020f2a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8020f2e:	881b      	ldrh	r3, [r3, #0]
 8020f30:	0a1b      	lsrs	r3, r3, #8
 8020f32:	b29b      	uxth	r3, r3
 8020f34:	461a      	mov	r2, r3
 8020f36:	4b49      	ldr	r3, [pc, #292]	@ (802105c <PM_modbus_protocol+0x44c>)
 8020f38:	681b      	ldr	r3, [r3, #0]
 8020f3a:	005b      	lsls	r3, r3, #1
 8020f3c:	3307      	adds	r3, #7
 8020f3e:	b2d2      	uxtb	r2, r2
 8020f40:	4947      	ldr	r1, [pc, #284]	@ (8021060 <PM_modbus_protocol+0x450>)
 8020f42:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			uart2_out_frame[CRC_byte*2+8] = *Address_buf[uart2_Start_addr+CRC_byte] & 0xff;
 8020f46:	4b4c      	ldr	r3, [pc, #304]	@ (8021078 <PM_modbus_protocol+0x468>)
 8020f48:	681a      	ldr	r2, [r3, #0]
 8020f4a:	4b44      	ldr	r3, [pc, #272]	@ (802105c <PM_modbus_protocol+0x44c>)
 8020f4c:	681b      	ldr	r3, [r3, #0]
 8020f4e:	4413      	add	r3, r2
 8020f50:	4a4a      	ldr	r2, [pc, #296]	@ (802107c <PM_modbus_protocol+0x46c>)
 8020f52:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8020f56:	881b      	ldrh	r3, [r3, #0]
 8020f58:	461a      	mov	r2, r3
 8020f5a:	4b40      	ldr	r3, [pc, #256]	@ (802105c <PM_modbus_protocol+0x44c>)
 8020f5c:	681b      	ldr	r3, [r3, #0]
 8020f5e:	3304      	adds	r3, #4
 8020f60:	005b      	lsls	r3, r3, #1
 8020f62:	b2d2      	uxtb	r2, r2
 8020f64:	493e      	ldr	r1, [pc, #248]	@ (8021060 <PM_modbus_protocol+0x450>)
 8020f66:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for(CRC_byte=0; CRC_byte<uart2_Word_count;   CRC_byte++)
 8020f6a:	4b3c      	ldr	r3, [pc, #240]	@ (802105c <PM_modbus_protocol+0x44c>)
 8020f6c:	681b      	ldr	r3, [r3, #0]
 8020f6e:	3301      	adds	r3, #1
 8020f70:	4a3a      	ldr	r2, [pc, #232]	@ (802105c <PM_modbus_protocol+0x44c>)
 8020f72:	6013      	str	r3, [r2, #0]
 8020f74:	4b39      	ldr	r3, [pc, #228]	@ (802105c <PM_modbus_protocol+0x44c>)
 8020f76:	681a      	ldr	r2, [r3, #0]
 8020f78:	4b41      	ldr	r3, [pc, #260]	@ (8021080 <PM_modbus_protocol+0x470>)
 8020f7a:	681b      	ldr	r3, [r3, #0]
 8020f7c:	429a      	cmp	r2, r3
 8020f7e:	d3ce      	bcc.n	8020f1e <PM_modbus_protocol+0x30e>
		uart2_out_frame[0] = HMI_ID;
 8020f80:	4b40      	ldr	r3, [pc, #256]	@ (8021084 <PM_modbus_protocol+0x474>)
 8020f82:	781b      	ldrb	r3, [r3, #0]
 8020f84:	461a      	mov	r2, r3
 8020f86:	4b36      	ldr	r3, [pc, #216]	@ (8021060 <PM_modbus_protocol+0x450>)
 8020f88:	601a      	str	r2, [r3, #0]
		uart2_out_frame[1] = uart2_Function_comm;
 8020f8a:	4b3a      	ldr	r3, [pc, #232]	@ (8021074 <PM_modbus_protocol+0x464>)
 8020f8c:	781b      	ldrb	r3, [r3, #0]
 8020f8e:	461a      	mov	r2, r3
 8020f90:	4b33      	ldr	r3, [pc, #204]	@ (8021060 <PM_modbus_protocol+0x450>)
 8020f92:	605a      	str	r2, [r3, #4]
		uart2_out_frame[2] = (uart2_Start_addr>>8) & 0xff;
 8020f94:	4b38      	ldr	r3, [pc, #224]	@ (8021078 <PM_modbus_protocol+0x468>)
 8020f96:	681b      	ldr	r3, [r3, #0]
 8020f98:	0a1b      	lsrs	r3, r3, #8
 8020f9a:	b2db      	uxtb	r3, r3
 8020f9c:	4a30      	ldr	r2, [pc, #192]	@ (8021060 <PM_modbus_protocol+0x450>)
 8020f9e:	6093      	str	r3, [r2, #8]
		uart2_out_frame[3] = uart2_Start_addr & 0xff;
 8020fa0:	4b35      	ldr	r3, [pc, #212]	@ (8021078 <PM_modbus_protocol+0x468>)
 8020fa2:	681b      	ldr	r3, [r3, #0]
 8020fa4:	b2db      	uxtb	r3, r3
 8020fa6:	4a2e      	ldr	r2, [pc, #184]	@ (8021060 <PM_modbus_protocol+0x450>)
 8020fa8:	60d3      	str	r3, [r2, #12]
		uart2_out_frame[4] = (uart2_Word_count>>8) & 0xff;
 8020faa:	4b35      	ldr	r3, [pc, #212]	@ (8021080 <PM_modbus_protocol+0x470>)
 8020fac:	681b      	ldr	r3, [r3, #0]
 8020fae:	0a1b      	lsrs	r3, r3, #8
 8020fb0:	b2db      	uxtb	r3, r3
 8020fb2:	4a2b      	ldr	r2, [pc, #172]	@ (8021060 <PM_modbus_protocol+0x450>)
 8020fb4:	6113      	str	r3, [r2, #16]
		uart2_out_frame[5] = uart2_Word_count & 0xff;
 8020fb6:	4b32      	ldr	r3, [pc, #200]	@ (8021080 <PM_modbus_protocol+0x470>)
 8020fb8:	681b      	ldr	r3, [r3, #0]
 8020fba:	b2db      	uxtb	r3, r3
 8020fbc:	4a28      	ldr	r2, [pc, #160]	@ (8021060 <PM_modbus_protocol+0x450>)
 8020fbe:	6153      	str	r3, [r2, #20]
		uart2_crc_data=0xffff;
 8020fc0:	4b28      	ldr	r3, [pc, #160]	@ (8021064 <PM_modbus_protocol+0x454>)
 8020fc2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8020fc6:	601a      	str	r2, [r3, #0]
		for(CRC_byte=0; CRC_byte<6; CRC_byte++)
 8020fc8:	4b24      	ldr	r3, [pc, #144]	@ (802105c <PM_modbus_protocol+0x44c>)
 8020fca:	2200      	movs	r2, #0
 8020fcc:	601a      	str	r2, [r3, #0]
 8020fce:	e00d      	b.n	8020fec <PM_modbus_protocol+0x3dc>
			uart2_CheckCrc(uart2_out_frame[CRC_byte]);
 8020fd0:	4b22      	ldr	r3, [pc, #136]	@ (802105c <PM_modbus_protocol+0x44c>)
 8020fd2:	681b      	ldr	r3, [r3, #0]
 8020fd4:	4a22      	ldr	r2, [pc, #136]	@ (8021060 <PM_modbus_protocol+0x450>)
 8020fd6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8020fda:	b2db      	uxtb	r3, r3
 8020fdc:	4618      	mov	r0, r3
 8020fde:	f000 fe37 	bl	8021c50 <uart2_CheckCrc>
		for(CRC_byte=0; CRC_byte<6; CRC_byte++)
 8020fe2:	4b1e      	ldr	r3, [pc, #120]	@ (802105c <PM_modbus_protocol+0x44c>)
 8020fe4:	681b      	ldr	r3, [r3, #0]
 8020fe6:	3301      	adds	r3, #1
 8020fe8:	4a1c      	ldr	r2, [pc, #112]	@ (802105c <PM_modbus_protocol+0x44c>)
 8020fea:	6013      	str	r3, [r2, #0]
 8020fec:	4b1b      	ldr	r3, [pc, #108]	@ (802105c <PM_modbus_protocol+0x44c>)
 8020fee:	681b      	ldr	r3, [r3, #0]
 8020ff0:	2b05      	cmp	r3, #5
 8020ff2:	d9ed      	bls.n	8020fd0 <PM_modbus_protocol+0x3c0>
		tx_CRC_L = uart2_crc_data & 0xff;
 8020ff4:	4b1b      	ldr	r3, [pc, #108]	@ (8021064 <PM_modbus_protocol+0x454>)
 8020ff6:	681b      	ldr	r3, [r3, #0]
 8020ff8:	b2da      	uxtb	r2, r3
 8020ffa:	4b1b      	ldr	r3, [pc, #108]	@ (8021068 <PM_modbus_protocol+0x458>)
 8020ffc:	701a      	strb	r2, [r3, #0]
		tx_CRC_H = (uart2_crc_data>>8) & 0xff;
 8020ffe:	4b19      	ldr	r3, [pc, #100]	@ (8021064 <PM_modbus_protocol+0x454>)
 8021000:	681b      	ldr	r3, [r3, #0]
 8021002:	0a1b      	lsrs	r3, r3, #8
 8021004:	b2da      	uxtb	r2, r3
 8021006:	4b19      	ldr	r3, [pc, #100]	@ (802106c <PM_modbus_protocol+0x45c>)
 8021008:	701a      	strb	r2, [r3, #0]
		for(CRC_byte=0; CRC_byte<6; CRC_byte++)
 802100a:	4b14      	ldr	r3, [pc, #80]	@ (802105c <PM_modbus_protocol+0x44c>)
 802100c:	2200      	movs	r2, #0
 802100e:	601a      	str	r2, [r3, #0]
 8021010:	e00e      	b.n	8021030 <PM_modbus_protocol+0x420>
			txd_buf_write(2, uart2_out_frame[CRC_byte]);
 8021012:	4b12      	ldr	r3, [pc, #72]	@ (802105c <PM_modbus_protocol+0x44c>)
 8021014:	681b      	ldr	r3, [r3, #0]
 8021016:	4a12      	ldr	r2, [pc, #72]	@ (8021060 <PM_modbus_protocol+0x450>)
 8021018:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 802101c:	b2db      	uxtb	r3, r3
 802101e:	4619      	mov	r1, r3
 8021020:	2002      	movs	r0, #2
 8021022:	f7ff f85b 	bl	80200dc <txd_buf_write>
		for(CRC_byte=0; CRC_byte<6; CRC_byte++)
 8021026:	4b0d      	ldr	r3, [pc, #52]	@ (802105c <PM_modbus_protocol+0x44c>)
 8021028:	681b      	ldr	r3, [r3, #0]
 802102a:	3301      	adds	r3, #1
 802102c:	4a0b      	ldr	r2, [pc, #44]	@ (802105c <PM_modbus_protocol+0x44c>)
 802102e:	6013      	str	r3, [r2, #0]
 8021030:	4b0a      	ldr	r3, [pc, #40]	@ (802105c <PM_modbus_protocol+0x44c>)
 8021032:	681b      	ldr	r3, [r3, #0]
 8021034:	2b05      	cmp	r3, #5
 8021036:	d9ec      	bls.n	8021012 <PM_modbus_protocol+0x402>
		txd_buf_write(2, tx_CRC_L); //CRC16 _L
 8021038:	4b0b      	ldr	r3, [pc, #44]	@ (8021068 <PM_modbus_protocol+0x458>)
 802103a:	781b      	ldrb	r3, [r3, #0]
 802103c:	4619      	mov	r1, r3
 802103e:	2002      	movs	r0, #2
 8021040:	f7ff f84c 	bl	80200dc <txd_buf_write>
		txd_buf_write(2, tx_CRC_H); //CRC16 _H
 8021044:	4b09      	ldr	r3, [pc, #36]	@ (802106c <PM_modbus_protocol+0x45c>)
 8021046:	781b      	ldrb	r3, [r3, #0]
 8021048:	4619      	mov	r1, r3
 802104a:	2002      	movs	r0, #2
 802104c:	f7ff f846 	bl	80200dc <txd_buf_write>
		uart2_send_dt_num = 8;
 8021050:	4b07      	ldr	r3, [pc, #28]	@ (8021070 <PM_modbus_protocol+0x460>)
 8021052:	2208      	movs	r2, #8
 8021054:	601a      	str	r2, [r3, #0]
}
 8021056:	bf00      	nop
 8021058:	bd80      	pop	{r7, pc}
 802105a:	bf00      	nop
 802105c:	200025b0 	.word	0x200025b0
 8021060:	20001db0 	.word	0x20001db0
 8021064:	20003010 	.word	0x20003010
 8021068:	20001b83 	.word	0x20001b83
 802106c:	20001b84 	.word	0x20001b84
 8021070:	2000267c 	.word	0x2000267c
 8021074:	20001b82 	.word	0x20001b82
 8021078:	200025b8 	.word	0x200025b8
 802107c:	20002b60 	.word	0x20002b60
 8021080:	200025b4 	.word	0x200025b4
 8021084:	20000abc 	.word	0x20000abc

08021088 <uart2_conv_hex_dec>:

uint16_t tx_delay_cnt = 0;

void uart2_conv_hex_dec()
{
 8021088:	b580      	push	{r7, lr}
 802108a:	af00      	add	r7, sp, #0
	if(uart2.hex_dex_ena == 1)
 802108c:	4b0d      	ldr	r3, [pc, #52]	@ (80210c4 <uart2_conv_hex_dec+0x3c>)
 802108e:	699b      	ldr	r3, [r3, #24]
 8021090:	2b01      	cmp	r3, #1
 8021092:	d115      	bne.n	80210c0 <uart2_conv_hex_dec+0x38>
	{
		if(++tx_delay_cnt > 2)	//20ms tx delay
 8021094:	4b0c      	ldr	r3, [pc, #48]	@ (80210c8 <uart2_conv_hex_dec+0x40>)
 8021096:	881b      	ldrh	r3, [r3, #0]
 8021098:	3301      	adds	r3, #1
 802109a:	b29a      	uxth	r2, r3
 802109c:	4b0a      	ldr	r3, [pc, #40]	@ (80210c8 <uart2_conv_hex_dec+0x40>)
 802109e:	801a      	strh	r2, [r3, #0]
 80210a0:	4b09      	ldr	r3, [pc, #36]	@ (80210c8 <uart2_conv_hex_dec+0x40>)
 80210a2:	881b      	ldrh	r3, [r3, #0]
 80210a4:	2b02      	cmp	r3, #2
 80210a6:	d90b      	bls.n	80210c0 <uart2_conv_hex_dec+0x38>
		{
			tx_delay_cnt = 0;
 80210a8:	4b07      	ldr	r3, [pc, #28]	@ (80210c8 <uart2_conv_hex_dec+0x40>)
 80210aa:	2200      	movs	r2, #0
 80210ac:	801a      	strh	r2, [r3, #0]
			PM_modbus_protocol();
 80210ae:	f7ff fdaf 	bl	8020c10 <PM_modbus_protocol>

			uart2.hex_dex_ena = 0;
 80210b2:	4b04      	ldr	r3, [pc, #16]	@ (80210c4 <uart2_conv_hex_dec+0x3c>)
 80210b4:	2200      	movs	r2, #0
 80210b6:	619a      	str	r2, [r3, #24]
			uart2.txd.enable = 1;
 80210b8:	4b02      	ldr	r3, [pc, #8]	@ (80210c4 <uart2_conv_hex_dec+0x3c>)
 80210ba:	2201      	movs	r2, #1
 80210bc:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120
		}
	}
}
 80210c0:	bf00      	nop
 80210c2:	bd80      	pop	{r7, pc}
 80210c4:	20002680 	.word	0x20002680
 80210c8:	200029f8 	.word	0x200029f8

080210cc <UART2_tx_polling>:


void UART2_tx_polling(void)
{
 80210cc:	b580      	push	{r7, lr}
 80210ce:	af00      	add	r7, sp, #0
	if(uart2.init_port == 0)
 80210d0:	4b27      	ldr	r3, [pc, #156]	@ (8021170 <UART2_tx_polling+0xa4>)
 80210d2:	68db      	ldr	r3, [r3, #12]
 80210d4:	2b00      	cmp	r3, #0
 80210d6:	d149      	bne.n	802116c <UART2_tx_polling+0xa0>
	{
		if(uart2.txd.enable == 1)
 80210d8:	4b25      	ldr	r3, [pc, #148]	@ (8021170 <UART2_tx_polling+0xa4>)
 80210da:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
 80210de:	2b01      	cmp	r3, #1
 80210e0:	d144      	bne.n	802116c <UART2_tx_polling+0xa0>
		{
			if(uart2.txd.pos != uart2.txd.end)	//    
 80210e2:	4b23      	ldr	r3, [pc, #140]	@ (8021170 <UART2_tx_polling+0xa4>)
 80210e4:	f8d3 2128 	ldr.w	r2, [r3, #296]	@ 0x128
 80210e8:	4b21      	ldr	r3, [pc, #132]	@ (8021170 <UART2_tx_polling+0xa4>)
 80210ea:	f8d3 312c 	ldr.w	r3, [r3, #300]	@ 0x12c
 80210ee:	429a      	cmp	r2, r3
 80210f0:	d026      	beq.n	8021140 <UART2_tx_polling+0x74>
			{

				HAL_GPIO_WritePin(GPIOA, RS485_EN_Pin, GPIO_PIN_SET); //RS485_RX
 80210f2:	2201      	movs	r2, #1
 80210f4:	2102      	movs	r1, #2
 80210f6:	481f      	ldr	r0, [pc, #124]	@ (8021174 <UART2_tx_polling+0xa8>)
 80210f8:	f7ea fd4c 	bl	800bb94 <HAL_GPIO_WritePin>
				if (huart2.gState == HAL_UART_STATE_READY)
 80210fc:	4b1e      	ldr	r3, [pc, #120]	@ (8021178 <UART2_tx_polling+0xac>)
 80210fe:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8021102:	b2db      	uxtb	r3, r3
 8021104:	2b20      	cmp	r3, #32
 8021106:	d116      	bne.n	8021136 <UART2_tx_polling+0x6a>
				{
					uartWrite(2, &uart2_txd_buf[uart2.txd.pos++], 1);
 8021108:	4b19      	ldr	r3, [pc, #100]	@ (8021170 <UART2_tx_polling+0xa4>)
 802110a:	f8d3 3128 	ldr.w	r3, [r3, #296]	@ 0x128
 802110e:	1c5a      	adds	r2, r3, #1
 8021110:	4917      	ldr	r1, [pc, #92]	@ (8021170 <UART2_tx_polling+0xa4>)
 8021112:	f8c1 2128 	str.w	r2, [r1, #296]	@ 0x128
 8021116:	4a19      	ldr	r2, [pc, #100]	@ (802117c <UART2_tx_polling+0xb0>)
 8021118:	4413      	add	r3, r2
 802111a:	2201      	movs	r2, #1
 802111c:	4619      	mov	r1, r3
 802111e:	2002      	movs	r0, #2
 8021120:	f000 fec0 	bl	8021ea4 <uartWrite>
					if(uart2.txd.pos >= UART_BUFFER_MAX) uart2.txd.pos = 0;
 8021124:	4b12      	ldr	r3, [pc, #72]	@ (8021170 <UART2_tx_polling+0xa4>)
 8021126:	f8d3 3128 	ldr.w	r3, [r3, #296]	@ 0x128
 802112a:	2bff      	cmp	r3, #255	@ 0xff
 802112c:	dd03      	ble.n	8021136 <UART2_tx_polling+0x6a>
 802112e:	4b10      	ldr	r3, [pc, #64]	@ (8021170 <UART2_tx_polling+0xa4>)
 8021130:	2200      	movs	r2, #0
 8021132:	f8c3 2128 	str.w	r2, [r3, #296]	@ 0x128
				}

				uart2.txd.end_cnt = 0;
 8021136:	4b0e      	ldr	r3, [pc, #56]	@ (8021170 <UART2_tx_polling+0xa4>)
 8021138:	2200      	movs	r2, #0
 802113a:	f8c3 2130 	str.w	r2, [r3, #304]	@ 0x130
					HAL_GPIO_WritePin(GPIOA, RS485_EN_Pin, GPIO_PIN_RESET);	//RS485_TX
				}
			}
		}
	}
}
 802113e:	e015      	b.n	802116c <UART2_tx_polling+0xa0>
				if(uart2.txd.end_cnt++ > REF_TIME_msec(10))	//10ms : 3.5 idle time ,    9600bps -> 1 idle time : 1.041ms
 8021140:	4b0b      	ldr	r3, [pc, #44]	@ (8021170 <UART2_tx_polling+0xa4>)
 8021142:	f8d3 3130 	ldr.w	r3, [r3, #304]	@ 0x130
 8021146:	1c5a      	adds	r2, r3, #1
 8021148:	4909      	ldr	r1, [pc, #36]	@ (8021170 <UART2_tx_polling+0xa4>)
 802114a:	f8c1 2130 	str.w	r2, [r1, #304]	@ 0x130
 802114e:	2b64      	cmp	r3, #100	@ 0x64
 8021150:	dd0c      	ble.n	802116c <UART2_tx_polling+0xa0>
					uart2.txd.end_cnt = 0;
 8021152:	4b07      	ldr	r3, [pc, #28]	@ (8021170 <UART2_tx_polling+0xa4>)
 8021154:	2200      	movs	r2, #0
 8021156:	f8c3 2130 	str.w	r2, [r3, #304]	@ 0x130
					uart2.txd.enable = 0;
 802115a:	4b05      	ldr	r3, [pc, #20]	@ (8021170 <UART2_tx_polling+0xa4>)
 802115c:	2200      	movs	r2, #0
 802115e:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120
					HAL_GPIO_WritePin(GPIOA, RS485_EN_Pin, GPIO_PIN_RESET);	//RS485_TX
 8021162:	2200      	movs	r2, #0
 8021164:	2102      	movs	r1, #2
 8021166:	4803      	ldr	r0, [pc, #12]	@ (8021174 <UART2_tx_polling+0xa8>)
 8021168:	f7ea fd14 	bl	800bb94 <HAL_GPIO_WritePin>
}
 802116c:	bf00      	nop
 802116e:	bd80      	pop	{r7, pc}
 8021170:	20002680 	.word	0x20002680
 8021174:	40020000 	.word	0x40020000
 8021178:	20000df8 	.word	0x20000df8
 802117c:	20001c88 	.word	0x20001c88

08021180 <ClrBit_Error_Code>:

unsigned int Error_Code[14] = {0,};

void ClrBit_Error_Code(int event)
{
 8021180:	b480      	push	{r7}
 8021182:	b085      	sub	sp, #20
 8021184:	af00      	add	r7, sp, #0
 8021186:	6078      	str	r0, [r7, #4]
	int tmp_pt = 0;
 8021188:	2300      	movs	r3, #0
 802118a:	60fb      	str	r3, [r7, #12]
	if(event <= 64)
 802118c:	687b      	ldr	r3, [r7, #4]
 802118e:	2b40      	cmp	r3, #64	@ 0x40
 8021190:	dc44      	bgt.n	802121c <ClrBit_Error_Code+0x9c>
	{
		if(event <= 8)                     tmp_pt = 0;
 8021192:	687b      	ldr	r3, [r7, #4]
 8021194:	2b08      	cmp	r3, #8
 8021196:	dc02      	bgt.n	802119e <ClrBit_Error_Code+0x1e>
 8021198:	2300      	movs	r3, #0
 802119a:	60fb      	str	r3, [r7, #12]
 802119c:	e079      	b.n	8021292 <ClrBit_Error_Code+0x112>
		else if(event > 8 && event <= 16)  tmp_pt = 1;
 802119e:	687b      	ldr	r3, [r7, #4]
 80211a0:	2b08      	cmp	r3, #8
 80211a2:	dd05      	ble.n	80211b0 <ClrBit_Error_Code+0x30>
 80211a4:	687b      	ldr	r3, [r7, #4]
 80211a6:	2b10      	cmp	r3, #16
 80211a8:	dc02      	bgt.n	80211b0 <ClrBit_Error_Code+0x30>
 80211aa:	2301      	movs	r3, #1
 80211ac:	60fb      	str	r3, [r7, #12]
 80211ae:	e070      	b.n	8021292 <ClrBit_Error_Code+0x112>
		else if(event > 16 && event <= 24) tmp_pt = 2;
 80211b0:	687b      	ldr	r3, [r7, #4]
 80211b2:	2b10      	cmp	r3, #16
 80211b4:	dd05      	ble.n	80211c2 <ClrBit_Error_Code+0x42>
 80211b6:	687b      	ldr	r3, [r7, #4]
 80211b8:	2b18      	cmp	r3, #24
 80211ba:	dc02      	bgt.n	80211c2 <ClrBit_Error_Code+0x42>
 80211bc:	2302      	movs	r3, #2
 80211be:	60fb      	str	r3, [r7, #12]
 80211c0:	e067      	b.n	8021292 <ClrBit_Error_Code+0x112>
		else if(event > 24 && event <= 32) tmp_pt = 3;
 80211c2:	687b      	ldr	r3, [r7, #4]
 80211c4:	2b18      	cmp	r3, #24
 80211c6:	dd05      	ble.n	80211d4 <ClrBit_Error_Code+0x54>
 80211c8:	687b      	ldr	r3, [r7, #4]
 80211ca:	2b20      	cmp	r3, #32
 80211cc:	dc02      	bgt.n	80211d4 <ClrBit_Error_Code+0x54>
 80211ce:	2303      	movs	r3, #3
 80211d0:	60fb      	str	r3, [r7, #12]
 80211d2:	e05e      	b.n	8021292 <ClrBit_Error_Code+0x112>
		else if(event > 32 && event <= 40) tmp_pt = 4;
 80211d4:	687b      	ldr	r3, [r7, #4]
 80211d6:	2b20      	cmp	r3, #32
 80211d8:	dd05      	ble.n	80211e6 <ClrBit_Error_Code+0x66>
 80211da:	687b      	ldr	r3, [r7, #4]
 80211dc:	2b28      	cmp	r3, #40	@ 0x28
 80211de:	dc02      	bgt.n	80211e6 <ClrBit_Error_Code+0x66>
 80211e0:	2304      	movs	r3, #4
 80211e2:	60fb      	str	r3, [r7, #12]
 80211e4:	e055      	b.n	8021292 <ClrBit_Error_Code+0x112>
		else if(event > 40 && event <= 48) tmp_pt = 5;
 80211e6:	687b      	ldr	r3, [r7, #4]
 80211e8:	2b28      	cmp	r3, #40	@ 0x28
 80211ea:	dd05      	ble.n	80211f8 <ClrBit_Error_Code+0x78>
 80211ec:	687b      	ldr	r3, [r7, #4]
 80211ee:	2b30      	cmp	r3, #48	@ 0x30
 80211f0:	dc02      	bgt.n	80211f8 <ClrBit_Error_Code+0x78>
 80211f2:	2305      	movs	r3, #5
 80211f4:	60fb      	str	r3, [r7, #12]
 80211f6:	e04c      	b.n	8021292 <ClrBit_Error_Code+0x112>
		else if(event > 48 && event <= 56) tmp_pt = 6;
 80211f8:	687b      	ldr	r3, [r7, #4]
 80211fa:	2b30      	cmp	r3, #48	@ 0x30
 80211fc:	dd05      	ble.n	802120a <ClrBit_Error_Code+0x8a>
 80211fe:	687b      	ldr	r3, [r7, #4]
 8021200:	2b38      	cmp	r3, #56	@ 0x38
 8021202:	dc02      	bgt.n	802120a <ClrBit_Error_Code+0x8a>
 8021204:	2306      	movs	r3, #6
 8021206:	60fb      	str	r3, [r7, #12]
 8021208:	e043      	b.n	8021292 <ClrBit_Error_Code+0x112>
		else if(event > 56 && event <= 64) tmp_pt = 7;
 802120a:	687b      	ldr	r3, [r7, #4]
 802120c:	2b38      	cmp	r3, #56	@ 0x38
 802120e:	dd40      	ble.n	8021292 <ClrBit_Error_Code+0x112>
 8021210:	687b      	ldr	r3, [r7, #4]
 8021212:	2b40      	cmp	r3, #64	@ 0x40
 8021214:	dc3d      	bgt.n	8021292 <ClrBit_Error_Code+0x112>
 8021216:	2307      	movs	r3, #7
 8021218:	60fb      	str	r3, [r7, #12]
 802121a:	e03a      	b.n	8021292 <ClrBit_Error_Code+0x112>
	}
	else
	{
		if(event <= 72)                    tmp_pt = 8;
 802121c:	687b      	ldr	r3, [r7, #4]
 802121e:	2b48      	cmp	r3, #72	@ 0x48
 8021220:	dc02      	bgt.n	8021228 <ClrBit_Error_Code+0xa8>
 8021222:	2308      	movs	r3, #8
 8021224:	60fb      	str	r3, [r7, #12]
 8021226:	e034      	b.n	8021292 <ClrBit_Error_Code+0x112>
		else if(event > 72 && event <= 80) tmp_pt = 9;
 8021228:	687b      	ldr	r3, [r7, #4]
 802122a:	2b48      	cmp	r3, #72	@ 0x48
 802122c:	dd05      	ble.n	802123a <ClrBit_Error_Code+0xba>
 802122e:	687b      	ldr	r3, [r7, #4]
 8021230:	2b50      	cmp	r3, #80	@ 0x50
 8021232:	dc02      	bgt.n	802123a <ClrBit_Error_Code+0xba>
 8021234:	2309      	movs	r3, #9
 8021236:	60fb      	str	r3, [r7, #12]
 8021238:	e02b      	b.n	8021292 <ClrBit_Error_Code+0x112>
		else if(event > 80 && event <= 88) tmp_pt = 10;
 802123a:	687b      	ldr	r3, [r7, #4]
 802123c:	2b50      	cmp	r3, #80	@ 0x50
 802123e:	dd05      	ble.n	802124c <ClrBit_Error_Code+0xcc>
 8021240:	687b      	ldr	r3, [r7, #4]
 8021242:	2b58      	cmp	r3, #88	@ 0x58
 8021244:	dc02      	bgt.n	802124c <ClrBit_Error_Code+0xcc>
 8021246:	230a      	movs	r3, #10
 8021248:	60fb      	str	r3, [r7, #12]
 802124a:	e022      	b.n	8021292 <ClrBit_Error_Code+0x112>
		else if(event > 88 && event <= 96) tmp_pt = 11;
 802124c:	687b      	ldr	r3, [r7, #4]
 802124e:	2b58      	cmp	r3, #88	@ 0x58
 8021250:	dd05      	ble.n	802125e <ClrBit_Error_Code+0xde>
 8021252:	687b      	ldr	r3, [r7, #4]
 8021254:	2b60      	cmp	r3, #96	@ 0x60
 8021256:	dc02      	bgt.n	802125e <ClrBit_Error_Code+0xde>
 8021258:	230b      	movs	r3, #11
 802125a:	60fb      	str	r3, [r7, #12]
 802125c:	e019      	b.n	8021292 <ClrBit_Error_Code+0x112>
		else if(event > 96 && event <= 104) tmp_pt = 12;
 802125e:	687b      	ldr	r3, [r7, #4]
 8021260:	2b60      	cmp	r3, #96	@ 0x60
 8021262:	dd05      	ble.n	8021270 <ClrBit_Error_Code+0xf0>
 8021264:	687b      	ldr	r3, [r7, #4]
 8021266:	2b68      	cmp	r3, #104	@ 0x68
 8021268:	dc02      	bgt.n	8021270 <ClrBit_Error_Code+0xf0>
 802126a:	230c      	movs	r3, #12
 802126c:	60fb      	str	r3, [r7, #12]
 802126e:	e010      	b.n	8021292 <ClrBit_Error_Code+0x112>
		else if(event > 104 && event <= 112) tmp_pt = 13;
 8021270:	687b      	ldr	r3, [r7, #4]
 8021272:	2b68      	cmp	r3, #104	@ 0x68
 8021274:	dd05      	ble.n	8021282 <ClrBit_Error_Code+0x102>
 8021276:	687b      	ldr	r3, [r7, #4]
 8021278:	2b70      	cmp	r3, #112	@ 0x70
 802127a:	dc02      	bgt.n	8021282 <ClrBit_Error_Code+0x102>
 802127c:	230d      	movs	r3, #13
 802127e:	60fb      	str	r3, [r7, #12]
 8021280:	e007      	b.n	8021292 <ClrBit_Error_Code+0x112>
		else if(event > 112 && event <= 120) tmp_pt = 14;
 8021282:	687b      	ldr	r3, [r7, #4]
 8021284:	2b70      	cmp	r3, #112	@ 0x70
 8021286:	dd04      	ble.n	8021292 <ClrBit_Error_Code+0x112>
 8021288:	687b      	ldr	r3, [r7, #4]
 802128a:	2b78      	cmp	r3, #120	@ 0x78
 802128c:	dc01      	bgt.n	8021292 <ClrBit_Error_Code+0x112>
 802128e:	230e      	movs	r3, #14
 8021290:	60fb      	str	r3, [r7, #12]
	}
	ClrBit(Error_Code[tmp_pt],((event - (tmp_pt * 8))- 1));
 8021292:	4a0c      	ldr	r2, [pc, #48]	@ (80212c4 <ClrBit_Error_Code+0x144>)
 8021294:	68fb      	ldr	r3, [r7, #12]
 8021296:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 802129a:	68fa      	ldr	r2, [r7, #12]
 802129c:	00d2      	lsls	r2, r2, #3
 802129e:	6879      	ldr	r1, [r7, #4]
 80212a0:	1a8a      	subs	r2, r1, r2
 80212a2:	3a01      	subs	r2, #1
 80212a4:	2101      	movs	r1, #1
 80212a6:	fa01 f202 	lsl.w	r2, r1, r2
 80212aa:	43d2      	mvns	r2, r2
 80212ac:	401a      	ands	r2, r3
 80212ae:	4905      	ldr	r1, [pc, #20]	@ (80212c4 <ClrBit_Error_Code+0x144>)
 80212b0:	68fb      	ldr	r3, [r7, #12]
 80212b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80212b6:	bf00      	nop
 80212b8:	3714      	adds	r7, #20
 80212ba:	46bd      	mov	sp, r7
 80212bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80212c0:	4770      	bx	lr
 80212c2:	bf00      	nop
 80212c4:	200029fc 	.word	0x200029fc

080212c8 <UART2_rxd_data_check>:
int event_old;
int protect_Error_Code = 0;


void UART2_rxd_data_check(void)
{
 80212c8:	b580      	push	{r7, lr}
 80212ca:	af00      	add	r7, sp, #0
	if(uart2.rxd.pos != uart2.rxd.end)
 80212cc:	4b8c      	ldr	r3, [pc, #560]	@ (8021500 <UART2_rxd_data_check+0x238>)
 80212ce:	f8d3 2250 	ldr.w	r2, [r3, #592]	@ 0x250
 80212d2:	4b8b      	ldr	r3, [pc, #556]	@ (8021500 <UART2_rxd_data_check+0x238>)
 80212d4:	f8d3 3254 	ldr.w	r3, [r3, #596]	@ 0x254
 80212d8:	429a      	cmp	r2, r3
 80212da:	f000 8286 	beq.w	80217ea <UART2_rxd_data_check+0x522>
	{
        if(uart2.rxd.pos & 0x01)	uart2_comm_cnt_1 = uart2_comm_cnt;
 80212de:	4b88      	ldr	r3, [pc, #544]	@ (8021500 <UART2_rxd_data_check+0x238>)
 80212e0:	f8d3 3250 	ldr.w	r3, [r3, #592]	@ 0x250
 80212e4:	f003 0301 	and.w	r3, r3, #1
 80212e8:	2b00      	cmp	r3, #0
 80212ea:	d004      	beq.n	80212f6 <UART2_rxd_data_check+0x2e>
 80212ec:	4b85      	ldr	r3, [pc, #532]	@ (8021504 <UART2_rxd_data_check+0x23c>)
 80212ee:	681b      	ldr	r3, [r3, #0]
 80212f0:	4a85      	ldr	r2, [pc, #532]	@ (8021508 <UART2_rxd_data_check+0x240>)
 80212f2:	6013      	str	r3, [r2, #0]
 80212f4:	e003      	b.n	80212fe <UART2_rxd_data_check+0x36>
        else                    	uart2_comm_cnt_2 = uart2_comm_cnt;
 80212f6:	4b83      	ldr	r3, [pc, #524]	@ (8021504 <UART2_rxd_data_check+0x23c>)
 80212f8:	681b      	ldr	r3, [r3, #0]
 80212fa:	4a84      	ldr	r2, [pc, #528]	@ (802150c <UART2_rxd_data_check+0x244>)
 80212fc:	6013      	str	r3, [r2, #0]

        if(uart2_comm_cnt_1<uart2_comm_cnt_2) 	uart2_interval_cnt = uart2_comm_cnt_2 - uart2_comm_cnt_1;
 80212fe:	4b82      	ldr	r3, [pc, #520]	@ (8021508 <UART2_rxd_data_check+0x240>)
 8021300:	681a      	ldr	r2, [r3, #0]
 8021302:	4b82      	ldr	r3, [pc, #520]	@ (802150c <UART2_rxd_data_check+0x244>)
 8021304:	681b      	ldr	r3, [r3, #0]
 8021306:	429a      	cmp	r2, r3
 8021308:	d207      	bcs.n	802131a <UART2_rxd_data_check+0x52>
 802130a:	4b80      	ldr	r3, [pc, #512]	@ (802150c <UART2_rxd_data_check+0x244>)
 802130c:	681a      	ldr	r2, [r3, #0]
 802130e:	4b7e      	ldr	r3, [pc, #504]	@ (8021508 <UART2_rxd_data_check+0x240>)
 8021310:	681b      	ldr	r3, [r3, #0]
 8021312:	1ad3      	subs	r3, r2, r3
 8021314:	4a7e      	ldr	r2, [pc, #504]	@ (8021510 <UART2_rxd_data_check+0x248>)
 8021316:	6013      	str	r3, [r2, #0]
 8021318:	e006      	b.n	8021328 <UART2_rxd_data_check+0x60>
        else                               		uart2_interval_cnt = uart2_comm_cnt_1 - uart2_comm_cnt_2;
 802131a:	4b7b      	ldr	r3, [pc, #492]	@ (8021508 <UART2_rxd_data_check+0x240>)
 802131c:	681a      	ldr	r2, [r3, #0]
 802131e:	4b7b      	ldr	r3, [pc, #492]	@ (802150c <UART2_rxd_data_check+0x244>)
 8021320:	681b      	ldr	r3, [r3, #0]
 8021322:	1ad3      	subs	r3, r2, r3
 8021324:	4a7a      	ldr	r2, [pc, #488]	@ (8021510 <UART2_rxd_data_check+0x248>)
 8021326:	6013      	str	r3, [r2, #0]

		uart2.rxd.data = uart2_rxd_buf[uart2.rxd.pos++];
 8021328:	4b75      	ldr	r3, [pc, #468]	@ (8021500 <UART2_rxd_data_check+0x238>)
 802132a:	f8d3 3250 	ldr.w	r3, [r3, #592]	@ 0x250
 802132e:	1c5a      	adds	r2, r3, #1
 8021330:	4973      	ldr	r1, [pc, #460]	@ (8021500 <UART2_rxd_data_check+0x238>)
 8021332:	f8c1 2250 	str.w	r2, [r1, #592]	@ 0x250
 8021336:	4a77      	ldr	r2, [pc, #476]	@ (8021514 <UART2_rxd_data_check+0x24c>)
 8021338:	5cd2      	ldrb	r2, [r2, r3]
 802133a:	4b71      	ldr	r3, [pc, #452]	@ (8021500 <UART2_rxd_data_check+0x238>)
 802133c:	f883 2264 	strb.w	r2, [r3, #612]	@ 0x264
		if(uart2.rxd.pos >= UART_BUFFER_MAX) uart2.rxd.pos = 0;
 8021340:	4b6f      	ldr	r3, [pc, #444]	@ (8021500 <UART2_rxd_data_check+0x238>)
 8021342:	f8d3 3250 	ldr.w	r3, [r3, #592]	@ 0x250
 8021346:	2bff      	cmp	r3, #255	@ 0xff
 8021348:	dd03      	ble.n	8021352 <UART2_rxd_data_check+0x8a>
 802134a:	4b6d      	ldr	r3, [pc, #436]	@ (8021500 <UART2_rxd_data_check+0x238>)
 802134c:	2200      	movs	r2, #0
 802134e:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
        //Modified condition to silent interval time(3.5char)
        //1char = 10bit(1start, 8data, 1stop) = 1/baudrate(9600)*10bit = 1.04ms => 3.5char = 1.04ms * 3.5char = 3.64ms
        //1char = 10bit(1start, 8data, 1stop) = 1/baudrate(38400)*10bit = 0.26ms => 3.5char = 0.26ms * 3.5char = 0.91ms
        //scib_comm_cnt => 1/9920 = 0.1ms

        if(uart2_interval_cnt > 40)	//9600bps  3.65ms
 8021352:	4b6f      	ldr	r3, [pc, #444]	@ (8021510 <UART2_rxd_data_check+0x248>)
 8021354:	681b      	ldr	r3, [r3, #0]
 8021356:	2b28      	cmp	r3, #40	@ 0x28
 8021358:	d930      	bls.n	80213bc <UART2_rxd_data_check+0xf4>
        {
            if(0 < uart2_comm_check_cnt)
 802135a:	4b6f      	ldr	r3, [pc, #444]	@ (8021518 <UART2_rxd_data_check+0x250>)
 802135c:	681b      	ldr	r3, [r3, #0]
 802135e:	2b00      	cmp	r3, #0
 8021360:	d018      	beq.n	8021394 <UART2_rxd_data_check+0xcc>
            {
                scib_comm_check_cnt_err++;
 8021362:	4b6e      	ldr	r3, [pc, #440]	@ (802151c <UART2_rxd_data_check+0x254>)
 8021364:	681b      	ldr	r3, [r3, #0]
 8021366:	3301      	adds	r3, #1
 8021368:	4a6c      	ldr	r2, [pc, #432]	@ (802151c <UART2_rxd_data_check+0x254>)
 802136a:	6013      	str	r3, [r2, #0]
                if(19 <= uart2_comm_check_cnt_1)   	uart2_comm_check_cnt_1 = 0;
 802136c:	4b6c      	ldr	r3, [pc, #432]	@ (8021520 <UART2_rxd_data_check+0x258>)
 802136e:	681b      	ldr	r3, [r3, #0]
 8021370:	2b12      	cmp	r3, #18
 8021372:	d903      	bls.n	802137c <UART2_rxd_data_check+0xb4>
 8021374:	4b6a      	ldr	r3, [pc, #424]	@ (8021520 <UART2_rxd_data_check+0x258>)
 8021376:	2200      	movs	r2, #0
 8021378:	601a      	str	r2, [r3, #0]
 802137a:	e004      	b.n	8021386 <UART2_rxd_data_check+0xbe>
                else                            	uart2_comm_check_cnt_1++;
 802137c:	4b68      	ldr	r3, [pc, #416]	@ (8021520 <UART2_rxd_data_check+0x258>)
 802137e:	681b      	ldr	r3, [r3, #0]
 8021380:	3301      	adds	r3, #1
 8021382:	4a67      	ldr	r2, [pc, #412]	@ (8021520 <UART2_rxd_data_check+0x258>)
 8021384:	6013      	str	r3, [r2, #0]
                uart2_comm_check[uart2_comm_check_cnt_1] = uart2_comm_check_cnt_1;
 8021386:	4b66      	ldr	r3, [pc, #408]	@ (8021520 <UART2_rxd_data_check+0x258>)
 8021388:	681b      	ldr	r3, [r3, #0]
 802138a:	4a65      	ldr	r2, [pc, #404]	@ (8021520 <UART2_rxd_data_check+0x258>)
 802138c:	6812      	ldr	r2, [r2, #0]
 802138e:	4965      	ldr	r1, [pc, #404]	@ (8021524 <UART2_rxd_data_check+0x25c>)
 8021390:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            }

            uart2_comm_cnt = uart2_comm_cnt_1 = uart2_comm_cnt_2 = 0;    //reset scib_comm_cnt to avoid overflow by YJH 20160328
 8021394:	4b5d      	ldr	r3, [pc, #372]	@ (802150c <UART2_rxd_data_check+0x244>)
 8021396:	2200      	movs	r2, #0
 8021398:	601a      	str	r2, [r3, #0]
 802139a:	4b5c      	ldr	r3, [pc, #368]	@ (802150c <UART2_rxd_data_check+0x244>)
 802139c:	681b      	ldr	r3, [r3, #0]
 802139e:	4a5a      	ldr	r2, [pc, #360]	@ (8021508 <UART2_rxd_data_check+0x240>)
 80213a0:	6013      	str	r3, [r2, #0]
 80213a2:	4b59      	ldr	r3, [pc, #356]	@ (8021508 <UART2_rxd_data_check+0x240>)
 80213a4:	681b      	ldr	r3, [r3, #0]
 80213a6:	4a57      	ldr	r2, [pc, #348]	@ (8021504 <UART2_rxd_data_check+0x23c>)
 80213a8:	6013      	str	r3, [r2, #0]
            HMI_ID = uart2.rxd.data;                              		//HMI ID
 80213aa:	4b55      	ldr	r3, [pc, #340]	@ (8021500 <UART2_rxd_data_check+0x238>)
 80213ac:	f893 2264 	ldrb.w	r2, [r3, #612]	@ 0x264
 80213b0:	4b5d      	ldr	r3, [pc, #372]	@ (8021528 <UART2_rxd_data_check+0x260>)
 80213b2:	701a      	strb	r2, [r3, #0]

            uart2.rxd.SEQ = 0;
 80213b4:	4b52      	ldr	r3, [pc, #328]	@ (8021500 <UART2_rxd_data_check+0x238>)
 80213b6:	2200      	movs	r2, #0
 80213b8:	f8c3 2260 	str.w	r2, [r3, #608]	@ 0x260
        }

        switch(uart2.rxd.SEQ)
 80213bc:	4b50      	ldr	r3, [pc, #320]	@ (8021500 <UART2_rxd_data_check+0x238>)
 80213be:	f8d3 3260 	ldr.w	r3, [r3, #608]	@ 0x260
 80213c2:	3b01      	subs	r3, #1
 80213c4:	2b06      	cmp	r3, #6
 80213c6:	d864      	bhi.n	8021492 <UART2_rxd_data_check+0x1ca>
 80213c8:	a201      	add	r2, pc, #4	@ (adr r2, 80213d0 <UART2_rxd_data_check+0x108>)
 80213ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80213ce:	bf00      	nop
 80213d0:	080213ed 	.word	0x080213ed
 80213d4:	080213ff 	.word	0x080213ff
 80213d8:	0802140f 	.word	0x0802140f
 80213dc:	08021425 	.word	0x08021425
 80213e0:	08021435 	.word	0x08021435
 80213e4:	0802144b 	.word	0x0802144b
 80213e8:	0802146f 	.word	0x0802146f
        {
            case  1  :  uart2_Function_comm = uart2.rxd.data;
 80213ec:	4b44      	ldr	r3, [pc, #272]	@ (8021500 <UART2_rxd_data_check+0x238>)
 80213ee:	f893 2264 	ldrb.w	r2, [r3, #612]	@ 0x264
 80213f2:	4b4e      	ldr	r3, [pc, #312]	@ (802152c <UART2_rxd_data_check+0x264>)
 80213f4:	701a      	strb	r2, [r3, #0]
                        uart2_comm_check_cnt = 1;
 80213f6:	4b48      	ldr	r3, [pc, #288]	@ (8021518 <UART2_rxd_data_check+0x250>)
 80213f8:	2201      	movs	r2, #1
 80213fa:	601a      	str	r2, [r3, #0]
                        break;
 80213fc:	e04a      	b.n	8021494 <UART2_rxd_data_check+0x1cc>
            case  2  :  Start_addr_H = (uart2.rxd.data<<8) & 0xff00;
 80213fe:	4b40      	ldr	r3, [pc, #256]	@ (8021500 <UART2_rxd_data_check+0x238>)
 8021400:	f893 3264 	ldrb.w	r3, [r3, #612]	@ 0x264
 8021404:	021b      	lsls	r3, r3, #8
 8021406:	b29a      	uxth	r2, r3
 8021408:	4b49      	ldr	r3, [pc, #292]	@ (8021530 <UART2_rxd_data_check+0x268>)
 802140a:	801a      	strh	r2, [r3, #0]
                        break;
 802140c:	e042      	b.n	8021494 <UART2_rxd_data_check+0x1cc>
            case  3  :  uart2_Start_addr = Start_addr_H | (uart2.rxd.data & 0xff);
 802140e:	4b48      	ldr	r3, [pc, #288]	@ (8021530 <UART2_rxd_data_check+0x268>)
 8021410:	881b      	ldrh	r3, [r3, #0]
 8021412:	461a      	mov	r2, r3
 8021414:	4b3a      	ldr	r3, [pc, #232]	@ (8021500 <UART2_rxd_data_check+0x238>)
 8021416:	f893 3264 	ldrb.w	r3, [r3, #612]	@ 0x264
 802141a:	4313      	orrs	r3, r2
 802141c:	461a      	mov	r2, r3
 802141e:	4b45      	ldr	r3, [pc, #276]	@ (8021534 <UART2_rxd_data_check+0x26c>)
 8021420:	601a      	str	r2, [r3, #0]
                        break;
 8021422:	e037      	b.n	8021494 <UART2_rxd_data_check+0x1cc>
            case  4  :  Word_count_H = (uart2.rxd.data<<8) & 0xff00;
 8021424:	4b36      	ldr	r3, [pc, #216]	@ (8021500 <UART2_rxd_data_check+0x238>)
 8021426:	f893 3264 	ldrb.w	r3, [r3, #612]	@ 0x264
 802142a:	021b      	lsls	r3, r3, #8
 802142c:	b29a      	uxth	r2, r3
 802142e:	4b42      	ldr	r3, [pc, #264]	@ (8021538 <UART2_rxd_data_check+0x270>)
 8021430:	801a      	strh	r2, [r3, #0]
                        break;
 8021432:	e02f      	b.n	8021494 <UART2_rxd_data_check+0x1cc>
            case  5  :  uart2_Word_count = Word_count_H | (uart2.rxd.data & 0xff);
 8021434:	4b40      	ldr	r3, [pc, #256]	@ (8021538 <UART2_rxd_data_check+0x270>)
 8021436:	881b      	ldrh	r3, [r3, #0]
 8021438:	461a      	mov	r2, r3
 802143a:	4b31      	ldr	r3, [pc, #196]	@ (8021500 <UART2_rxd_data_check+0x238>)
 802143c:	f893 3264 	ldrb.w	r3, [r3, #612]	@ 0x264
 8021440:	4313      	orrs	r3, r2
 8021442:	461a      	mov	r2, r3
 8021444:	4b3d      	ldr	r3, [pc, #244]	@ (802153c <UART2_rxd_data_check+0x274>)
 8021446:	601a      	str	r2, [r3, #0]
                        break;
 8021448:	e024      	b.n	8021494 <UART2_rxd_data_check+0x1cc>
            case  6  :  if(uart2_Function_comm == 0x10)  	uart2_Byte_no = uart2.rxd.data;
 802144a:	4b38      	ldr	r3, [pc, #224]	@ (802152c <UART2_rxd_data_check+0x264>)
 802144c:	781b      	ldrb	r3, [r3, #0]
 802144e:	2b10      	cmp	r3, #16
 8021450:	d106      	bne.n	8021460 <UART2_rxd_data_check+0x198>
 8021452:	4b2b      	ldr	r3, [pc, #172]	@ (8021500 <UART2_rxd_data_check+0x238>)
 8021454:	f893 3264 	ldrb.w	r3, [r3, #612]	@ 0x264
 8021458:	461a      	mov	r2, r3
 802145a:	4b39      	ldr	r3, [pc, #228]	@ (8021540 <UART2_rxd_data_check+0x278>)
 802145c:	801a      	strh	r2, [r3, #0]
                        else                            	uart2_rx_CRC_L = uart2.rxd.data;
                        break;
 802145e:	e019      	b.n	8021494 <UART2_rxd_data_check+0x1cc>
                        else                            	uart2_rx_CRC_L = uart2.rxd.data;
 8021460:	4b27      	ldr	r3, [pc, #156]	@ (8021500 <UART2_rxd_data_check+0x238>)
 8021462:	f893 3264 	ldrb.w	r3, [r3, #612]	@ 0x264
 8021466:	461a      	mov	r2, r3
 8021468:	4b36      	ldr	r3, [pc, #216]	@ (8021544 <UART2_rxd_data_check+0x27c>)
 802146a:	801a      	strh	r2, [r3, #0]
                        break;
 802146c:	e012      	b.n	8021494 <UART2_rxd_data_check+0x1cc>
            case  7  :  if(uart2_Function_comm == 0x10)  	uart2_in_frame[7] = uart2.rxd.data;
 802146e:	4b2f      	ldr	r3, [pc, #188]	@ (802152c <UART2_rxd_data_check+0x264>)
 8021470:	781b      	ldrb	r3, [r3, #0]
 8021472:	2b10      	cmp	r3, #16
 8021474:	d106      	bne.n	8021484 <UART2_rxd_data_check+0x1bc>
 8021476:	4b22      	ldr	r3, [pc, #136]	@ (8021500 <UART2_rxd_data_check+0x238>)
 8021478:	f893 3264 	ldrb.w	r3, [r3, #612]	@ 0x264
 802147c:	461a      	mov	r2, r3
 802147e:	4b32      	ldr	r3, [pc, #200]	@ (8021548 <UART2_rxd_data_check+0x280>)
 8021480:	61da      	str	r2, [r3, #28]
                        else                            	uart2_rx_CRC_H = uart2.rxd.data;
                        break;
 8021482:	e007      	b.n	8021494 <UART2_rxd_data_check+0x1cc>
                        else                            	uart2_rx_CRC_H = uart2.rxd.data;
 8021484:	4b1e      	ldr	r3, [pc, #120]	@ (8021500 <UART2_rxd_data_check+0x238>)
 8021486:	f893 3264 	ldrb.w	r3, [r3, #612]	@ 0x264
 802148a:	461a      	mov	r2, r3
 802148c:	4b2f      	ldr	r3, [pc, #188]	@ (802154c <UART2_rxd_data_check+0x284>)
 802148e:	801a      	strh	r2, [r3, #0]
                        break;
 8021490:	e000      	b.n	8021494 <UART2_rxd_data_check+0x1cc>
            default  :  break;
 8021492:	bf00      	nop
        }

		if((uart2_Function_comm == 0x10) && (7 < uart2.rxd.SEQ))      //Preset Multiple Register(Multiple Write)
 8021494:	4b25      	ldr	r3, [pc, #148]	@ (802152c <UART2_rxd_data_check+0x264>)
 8021496:	781b      	ldrb	r3, [r3, #0]
 8021498:	2b10      	cmp	r3, #16
 802149a:	f040 80ee 	bne.w	802167a <UART2_rxd_data_check+0x3b2>
 802149e:	4b18      	ldr	r3, [pc, #96]	@ (8021500 <UART2_rxd_data_check+0x238>)
 80214a0:	f8d3 3260 	ldr.w	r3, [r3, #608]	@ 0x260
 80214a4:	2b07      	cmp	r3, #7
 80214a6:	f340 80e8 	ble.w	802167a <UART2_rxd_data_check+0x3b2>
		{
			if(uart2.rxd.SEQ<=(uart2_Byte_no+6))
 80214aa:	4b15      	ldr	r3, [pc, #84]	@ (8021500 <UART2_rxd_data_check+0x238>)
 80214ac:	f8d3 2260 	ldr.w	r2, [r3, #608]	@ 0x260
 80214b0:	4b23      	ldr	r3, [pc, #140]	@ (8021540 <UART2_rxd_data_check+0x278>)
 80214b2:	881b      	ldrh	r3, [r3, #0]
 80214b4:	3306      	adds	r3, #6
 80214b6:	429a      	cmp	r2, r3
 80214b8:	dc0a      	bgt.n	80214d0 <UART2_rxd_data_check+0x208>
			{
				uart2_in_frame[uart2.rxd.SEQ] = uart2.rxd.data;
 80214ba:	4b11      	ldr	r3, [pc, #68]	@ (8021500 <UART2_rxd_data_check+0x238>)
 80214bc:	f893 2264 	ldrb.w	r2, [r3, #612]	@ 0x264
 80214c0:	4b0f      	ldr	r3, [pc, #60]	@ (8021500 <UART2_rxd_data_check+0x238>)
 80214c2:	f8d3 3260 	ldr.w	r3, [r3, #608]	@ 0x260
 80214c6:	4611      	mov	r1, r2
 80214c8:	4a1f      	ldr	r2, [pc, #124]	@ (8021548 <UART2_rxd_data_check+0x280>)
 80214ca:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 80214ce:	e0d0      	b.n	8021672 <UART2_rxd_data_check+0x3aa>
			}
			else if(uart2.rxd.SEQ == (uart2_Byte_no+7)) uart2_in_frame[uart2_Byte_no+7] = uart2_rx_CRC_L = uart2.rxd.data;
 80214d0:	4b0b      	ldr	r3, [pc, #44]	@ (8021500 <UART2_rxd_data_check+0x238>)
 80214d2:	f8d3 2260 	ldr.w	r2, [r3, #608]	@ 0x260
 80214d6:	4b1a      	ldr	r3, [pc, #104]	@ (8021540 <UART2_rxd_data_check+0x278>)
 80214d8:	881b      	ldrh	r3, [r3, #0]
 80214da:	3307      	adds	r3, #7
 80214dc:	429a      	cmp	r2, r3
 80214de:	d137      	bne.n	8021550 <UART2_rxd_data_check+0x288>
 80214e0:	4b07      	ldr	r3, [pc, #28]	@ (8021500 <UART2_rxd_data_check+0x238>)
 80214e2:	f893 3264 	ldrb.w	r3, [r3, #612]	@ 0x264
 80214e6:	461a      	mov	r2, r3
 80214e8:	4b16      	ldr	r3, [pc, #88]	@ (8021544 <UART2_rxd_data_check+0x27c>)
 80214ea:	801a      	strh	r2, [r3, #0]
 80214ec:	4b15      	ldr	r3, [pc, #84]	@ (8021544 <UART2_rxd_data_check+0x27c>)
 80214ee:	881a      	ldrh	r2, [r3, #0]
 80214f0:	4b13      	ldr	r3, [pc, #76]	@ (8021540 <UART2_rxd_data_check+0x278>)
 80214f2:	881b      	ldrh	r3, [r3, #0]
 80214f4:	3307      	adds	r3, #7
 80214f6:	4611      	mov	r1, r2
 80214f8:	4a13      	ldr	r2, [pc, #76]	@ (8021548 <UART2_rxd_data_check+0x280>)
 80214fa:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 80214fe:	e0b8      	b.n	8021672 <UART2_rxd_data_check+0x3aa>
 8021500:	20002680 	.word	0x20002680
 8021504:	20002a34 	.word	0x20002a34
 8021508:	20002a38 	.word	0x20002a38
 802150c:	20002a3c 	.word	0x20002a3c
 8021510:	20002a40 	.word	0x20002a40
 8021514:	20001b88 	.word	0x20001b88
 8021518:	20002a98 	.word	0x20002a98
 802151c:	20002a9c 	.word	0x20002a9c
 8021520:	20002a44 	.word	0x20002a44
 8021524:	20002a48 	.word	0x20002a48
 8021528:	20000abc 	.word	0x20000abc
 802152c:	20001b82 	.word	0x20001b82
 8021530:	20002ab0 	.word	0x20002ab0
 8021534:	200025b8 	.word	0x200025b8
 8021538:	20002ab2 	.word	0x20002ab2
 802153c:	200025b4 	.word	0x200025b4
 8021540:	20002ab4 	.word	0x20002ab4
 8021544:	20002ab6 	.word	0x20002ab6
 8021548:	200021b0 	.word	0x200021b0
 802154c:	20002ab8 	.word	0x20002ab8
			else if(uart2.rxd.SEQ == (uart2_Byte_no+8))
 8021550:	4b8b      	ldr	r3, [pc, #556]	@ (8021780 <UART2_rxd_data_check+0x4b8>)
 8021552:	f8d3 2260 	ldr.w	r2, [r3, #608]	@ 0x260
 8021556:	4b8b      	ldr	r3, [pc, #556]	@ (8021784 <UART2_rxd_data_check+0x4bc>)
 8021558:	881b      	ldrh	r3, [r3, #0]
 802155a:	3308      	adds	r3, #8
 802155c:	429a      	cmp	r2, r3
 802155e:	f040 8088 	bne.w	8021672 <UART2_rxd_data_check+0x3aa>
			{
				//CRC16 check
				uart2_in_frame[0] = HMI_ID;
 8021562:	4b89      	ldr	r3, [pc, #548]	@ (8021788 <UART2_rxd_data_check+0x4c0>)
 8021564:	781b      	ldrb	r3, [r3, #0]
 8021566:	461a      	mov	r2, r3
 8021568:	4b88      	ldr	r3, [pc, #544]	@ (802178c <UART2_rxd_data_check+0x4c4>)
 802156a:	601a      	str	r2, [r3, #0]
				uart2_in_frame[1] = uart2_Function_comm;
 802156c:	4b88      	ldr	r3, [pc, #544]	@ (8021790 <UART2_rxd_data_check+0x4c8>)
 802156e:	781b      	ldrb	r3, [r3, #0]
 8021570:	461a      	mov	r2, r3
 8021572:	4b86      	ldr	r3, [pc, #536]	@ (802178c <UART2_rxd_data_check+0x4c4>)
 8021574:	605a      	str	r2, [r3, #4]
				uart2_in_frame[2] = (uart2_Start_addr>>8) & 0xff;
 8021576:	4b87      	ldr	r3, [pc, #540]	@ (8021794 <UART2_rxd_data_check+0x4cc>)
 8021578:	681b      	ldr	r3, [r3, #0]
 802157a:	0a1b      	lsrs	r3, r3, #8
 802157c:	b2db      	uxtb	r3, r3
 802157e:	4a83      	ldr	r2, [pc, #524]	@ (802178c <UART2_rxd_data_check+0x4c4>)
 8021580:	6093      	str	r3, [r2, #8]
				uart2_in_frame[3] = uart2_Start_addr & 0xff;
 8021582:	4b84      	ldr	r3, [pc, #528]	@ (8021794 <UART2_rxd_data_check+0x4cc>)
 8021584:	681b      	ldr	r3, [r3, #0]
 8021586:	b2db      	uxtb	r3, r3
 8021588:	4a80      	ldr	r2, [pc, #512]	@ (802178c <UART2_rxd_data_check+0x4c4>)
 802158a:	60d3      	str	r3, [r2, #12]
				uart2_in_frame[4] = (uart2_Word_count>>8) & 0xff;
 802158c:	4b82      	ldr	r3, [pc, #520]	@ (8021798 <UART2_rxd_data_check+0x4d0>)
 802158e:	681b      	ldr	r3, [r3, #0]
 8021590:	0a1b      	lsrs	r3, r3, #8
 8021592:	b2db      	uxtb	r3, r3
 8021594:	4a7d      	ldr	r2, [pc, #500]	@ (802178c <UART2_rxd_data_check+0x4c4>)
 8021596:	6113      	str	r3, [r2, #16]
				uart2_in_frame[5] = uart2_Word_count & 0xff;
 8021598:	4b7f      	ldr	r3, [pc, #508]	@ (8021798 <UART2_rxd_data_check+0x4d0>)
 802159a:	681b      	ldr	r3, [r3, #0]
 802159c:	b2db      	uxtb	r3, r3
 802159e:	4a7b      	ldr	r2, [pc, #492]	@ (802178c <UART2_rxd_data_check+0x4c4>)
 80215a0:	6153      	str	r3, [r2, #20]
				uart2_in_frame[6] = uart2_Byte_no;
 80215a2:	4b78      	ldr	r3, [pc, #480]	@ (8021784 <UART2_rxd_data_check+0x4bc>)
 80215a4:	881b      	ldrh	r3, [r3, #0]
 80215a6:	461a      	mov	r2, r3
 80215a8:	4b78      	ldr	r3, [pc, #480]	@ (802178c <UART2_rxd_data_check+0x4c4>)
 80215aa:	619a      	str	r2, [r3, #24]
				uart2_in_frame[uart2_Byte_no+8] = uart2_rx_CRC_H = uart2.rxd.data;
 80215ac:	4b74      	ldr	r3, [pc, #464]	@ (8021780 <UART2_rxd_data_check+0x4b8>)
 80215ae:	f893 3264 	ldrb.w	r3, [r3, #612]	@ 0x264
 80215b2:	461a      	mov	r2, r3
 80215b4:	4b79      	ldr	r3, [pc, #484]	@ (802179c <UART2_rxd_data_check+0x4d4>)
 80215b6:	801a      	strh	r2, [r3, #0]
 80215b8:	4b78      	ldr	r3, [pc, #480]	@ (802179c <UART2_rxd_data_check+0x4d4>)
 80215ba:	881a      	ldrh	r2, [r3, #0]
 80215bc:	4b71      	ldr	r3, [pc, #452]	@ (8021784 <UART2_rxd_data_check+0x4bc>)
 80215be:	881b      	ldrh	r3, [r3, #0]
 80215c0:	3308      	adds	r3, #8
 80215c2:	4611      	mov	r1, r2
 80215c4:	4a71      	ldr	r2, [pc, #452]	@ (802178c <UART2_rxd_data_check+0x4c4>)
 80215c6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

				//calculate CRC16
				uart2_crc_data=0xffff;
 80215ca:	4b75      	ldr	r3, [pc, #468]	@ (80217a0 <UART2_rxd_data_check+0x4d8>)
 80215cc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80215d0:	601a      	str	r2, [r3, #0]
				for(CRC_byte=0; CRC_byte<(uart2_Byte_no+7); CRC_byte++)
 80215d2:	4b74      	ldr	r3, [pc, #464]	@ (80217a4 <UART2_rxd_data_check+0x4dc>)
 80215d4:	2200      	movs	r2, #0
 80215d6:	601a      	str	r2, [r3, #0]
 80215d8:	e00d      	b.n	80215f6 <UART2_rxd_data_check+0x32e>
				{
					uart2_CheckCrc(uart2_in_frame[CRC_byte]);
 80215da:	4b72      	ldr	r3, [pc, #456]	@ (80217a4 <UART2_rxd_data_check+0x4dc>)
 80215dc:	681b      	ldr	r3, [r3, #0]
 80215de:	4a6b      	ldr	r2, [pc, #428]	@ (802178c <UART2_rxd_data_check+0x4c4>)
 80215e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80215e4:	b2db      	uxtb	r3, r3
 80215e6:	4618      	mov	r0, r3
 80215e8:	f000 fb32 	bl	8021c50 <uart2_CheckCrc>
				for(CRC_byte=0; CRC_byte<(uart2_Byte_no+7); CRC_byte++)
 80215ec:	4b6d      	ldr	r3, [pc, #436]	@ (80217a4 <UART2_rxd_data_check+0x4dc>)
 80215ee:	681b      	ldr	r3, [r3, #0]
 80215f0:	3301      	adds	r3, #1
 80215f2:	4a6c      	ldr	r2, [pc, #432]	@ (80217a4 <UART2_rxd_data_check+0x4dc>)
 80215f4:	6013      	str	r3, [r2, #0]
 80215f6:	4b63      	ldr	r3, [pc, #396]	@ (8021784 <UART2_rxd_data_check+0x4bc>)
 80215f8:	881b      	ldrh	r3, [r3, #0]
 80215fa:	3307      	adds	r3, #7
 80215fc:	461a      	mov	r2, r3
 80215fe:	4b69      	ldr	r3, [pc, #420]	@ (80217a4 <UART2_rxd_data_check+0x4dc>)
 8021600:	681b      	ldr	r3, [r3, #0]
 8021602:	429a      	cmp	r2, r3
 8021604:	d8e9      	bhi.n	80215da <UART2_rxd_data_check+0x312>
				}

				rx_CRC_check_L = uart2_crc_data & 0xff;
 8021606:	4b66      	ldr	r3, [pc, #408]	@ (80217a0 <UART2_rxd_data_check+0x4d8>)
 8021608:	681b      	ldr	r3, [r3, #0]
 802160a:	b2db      	uxtb	r3, r3
 802160c:	4a66      	ldr	r2, [pc, #408]	@ (80217a8 <UART2_rxd_data_check+0x4e0>)
 802160e:	6013      	str	r3, [r2, #0]
				rx_CRC_check_H = (uart2_crc_data>>8) & 0xff;
 8021610:	4b63      	ldr	r3, [pc, #396]	@ (80217a0 <UART2_rxd_data_check+0x4d8>)
 8021612:	681b      	ldr	r3, [r3, #0]
 8021614:	0a1b      	lsrs	r3, r3, #8
 8021616:	b2db      	uxtb	r3, r3
 8021618:	4a64      	ldr	r2, [pc, #400]	@ (80217ac <UART2_rxd_data_check+0x4e4>)
 802161a:	6013      	str	r3, [r2, #0]
				if((uart2_rx_CRC_L == (uart2_crc_data & 0xff)) && (uart2_rx_CRC_H == ((uart2_crc_data>>8) & 0xff))) //matching CRC16 calculation
 802161c:	4b64      	ldr	r3, [pc, #400]	@ (80217b0 <UART2_rxd_data_check+0x4e8>)
 802161e:	881b      	ldrh	r3, [r3, #0]
 8021620:	461a      	mov	r2, r3
 8021622:	4b5f      	ldr	r3, [pc, #380]	@ (80217a0 <UART2_rxd_data_check+0x4d8>)
 8021624:	681b      	ldr	r3, [r3, #0]
 8021626:	b2db      	uxtb	r3, r3
 8021628:	429a      	cmp	r2, r3
 802162a:	d11d      	bne.n	8021668 <UART2_rxd_data_check+0x3a0>
 802162c:	4b5b      	ldr	r3, [pc, #364]	@ (802179c <UART2_rxd_data_check+0x4d4>)
 802162e:	881b      	ldrh	r3, [r3, #0]
 8021630:	461a      	mov	r2, r3
 8021632:	4b5b      	ldr	r3, [pc, #364]	@ (80217a0 <UART2_rxd_data_check+0x4d8>)
 8021634:	681b      	ldr	r3, [r3, #0]
 8021636:	0a1b      	lsrs	r3, r3, #8
 8021638:	b2db      	uxtb	r3, r3
 802163a:	429a      	cmp	r2, r3
 802163c:	d114      	bne.n	8021668 <UART2_rxd_data_check+0x3a0>
				{
					uart2.hex_dex_ena = 1;
 802163e:	4b50      	ldr	r3, [pc, #320]	@ (8021780 <UART2_rxd_data_check+0x4b8>)
 8021640:	2201      	movs	r2, #1
 8021642:	619a      	str	r2, [r3, #24]
					uart2.init_cnt = 0;
 8021644:	4b4e      	ldr	r3, [pc, #312]	@ (8021780 <UART2_rxd_data_check+0x4b8>)
 8021646:	2200      	movs	r2, #0
 8021648:	611a      	str	r2, [r3, #16]
					if(RS232comm_Warning_Status == 1)
 802164a:	4b5a      	ldr	r3, [pc, #360]	@ (80217b4 <UART2_rxd_data_check+0x4ec>)
 802164c:	781b      	ldrb	r3, [r3, #0]
 802164e:	2b01      	cmp	r3, #1
 8021650:	d102      	bne.n	8021658 <UART2_rxd_data_check+0x390>
					{
						RS232comm_Warning_Status = 0;
 8021652:	4b58      	ldr	r3, [pc, #352]	@ (80217b4 <UART2_rxd_data_check+0x4ec>)
 8021654:	2200      	movs	r2, #0
 8021656:	701a      	strb	r2, [r3, #0]
					}
					if(uart2_rxd_cnt > 0) uart2_rxd_cnt = 0;
 8021658:	4b57      	ldr	r3, [pc, #348]	@ (80217b8 <UART2_rxd_data_check+0x4f0>)
 802165a:	681b      	ldr	r3, [r3, #0]
 802165c:	2b00      	cmp	r3, #0
 802165e:	d008      	beq.n	8021672 <UART2_rxd_data_check+0x3aa>
 8021660:	4b55      	ldr	r3, [pc, #340]	@ (80217b8 <UART2_rxd_data_check+0x4f0>)
 8021662:	2200      	movs	r2, #0
 8021664:	601a      	str	r2, [r3, #0]
 8021666:	e004      	b.n	8021672 <UART2_rxd_data_check+0x3aa>
				}
				else uart2_crc_err++;
 8021668:	4b54      	ldr	r3, [pc, #336]	@ (80217bc <UART2_rxd_data_check+0x4f4>)
 802166a:	681b      	ldr	r3, [r3, #0]
 802166c:	3301      	adds	r3, #1
 802166e:	4a53      	ldr	r2, [pc, #332]	@ (80217bc <UART2_rxd_data_check+0x4f4>)
 8021670:	6013      	str	r3, [r2, #0]
			}
			uart2_comm_check_cnt=2;
 8021672:	4b53      	ldr	r3, [pc, #332]	@ (80217c0 <UART2_rxd_data_check+0x4f8>)
 8021674:	2202      	movs	r2, #2
 8021676:	601a      	str	r2, [r3, #0]
 8021678:	e0ac      	b.n	80217d4 <UART2_rxd_data_check+0x50c>
		}
		else if((uart2_Function_comm != 0x10) && (uart2.rxd.SEQ == 7))    //Read Holding Register and Preset Single Register
 802167a:	4b45      	ldr	r3, [pc, #276]	@ (8021790 <UART2_rxd_data_check+0x4c8>)
 802167c:	781b      	ldrb	r3, [r3, #0]
 802167e:	2b10      	cmp	r3, #16
 8021680:	f000 80a8 	beq.w	80217d4 <UART2_rxd_data_check+0x50c>
 8021684:	4b3e      	ldr	r3, [pc, #248]	@ (8021780 <UART2_rxd_data_check+0x4b8>)
 8021686:	f8d3 3260 	ldr.w	r3, [r3, #608]	@ 0x260
 802168a:	2b07      	cmp	r3, #7
 802168c:	f040 80a2 	bne.w	80217d4 <UART2_rxd_data_check+0x50c>
		{
			uart2_Byte_no=0;
 8021690:	4b3c      	ldr	r3, [pc, #240]	@ (8021784 <UART2_rxd_data_check+0x4bc>)
 8021692:	2200      	movs	r2, #0
 8021694:	801a      	strh	r2, [r3, #0]
			//CRC16 check
			uart2_in_frame[0] = HMI_ID;
 8021696:	4b3c      	ldr	r3, [pc, #240]	@ (8021788 <UART2_rxd_data_check+0x4c0>)
 8021698:	781b      	ldrb	r3, [r3, #0]
 802169a:	461a      	mov	r2, r3
 802169c:	4b3b      	ldr	r3, [pc, #236]	@ (802178c <UART2_rxd_data_check+0x4c4>)
 802169e:	601a      	str	r2, [r3, #0]
			uart2_in_frame[1] = uart2_Function_comm;
 80216a0:	4b3b      	ldr	r3, [pc, #236]	@ (8021790 <UART2_rxd_data_check+0x4c8>)
 80216a2:	781b      	ldrb	r3, [r3, #0]
 80216a4:	461a      	mov	r2, r3
 80216a6:	4b39      	ldr	r3, [pc, #228]	@ (802178c <UART2_rxd_data_check+0x4c4>)
 80216a8:	605a      	str	r2, [r3, #4]
			uart2_in_frame[2] = (uart2_Start_addr>>8) & 0xff;
 80216aa:	4b3a      	ldr	r3, [pc, #232]	@ (8021794 <UART2_rxd_data_check+0x4cc>)
 80216ac:	681b      	ldr	r3, [r3, #0]
 80216ae:	0a1b      	lsrs	r3, r3, #8
 80216b0:	b2db      	uxtb	r3, r3
 80216b2:	4a36      	ldr	r2, [pc, #216]	@ (802178c <UART2_rxd_data_check+0x4c4>)
 80216b4:	6093      	str	r3, [r2, #8]
			uart2_in_frame[3] = uart2_Start_addr & 0xff;
 80216b6:	4b37      	ldr	r3, [pc, #220]	@ (8021794 <UART2_rxd_data_check+0x4cc>)
 80216b8:	681b      	ldr	r3, [r3, #0]
 80216ba:	b2db      	uxtb	r3, r3
 80216bc:	4a33      	ldr	r2, [pc, #204]	@ (802178c <UART2_rxd_data_check+0x4c4>)
 80216be:	60d3      	str	r3, [r2, #12]
			uart2_in_frame[4] = (uart2_Word_count>>8) & 0xff;
 80216c0:	4b35      	ldr	r3, [pc, #212]	@ (8021798 <UART2_rxd_data_check+0x4d0>)
 80216c2:	681b      	ldr	r3, [r3, #0]
 80216c4:	0a1b      	lsrs	r3, r3, #8
 80216c6:	b2db      	uxtb	r3, r3
 80216c8:	4a30      	ldr	r2, [pc, #192]	@ (802178c <UART2_rxd_data_check+0x4c4>)
 80216ca:	6113      	str	r3, [r2, #16]
			uart2_in_frame[5] = uart2_Word_count & 0xff;
 80216cc:	4b32      	ldr	r3, [pc, #200]	@ (8021798 <UART2_rxd_data_check+0x4d0>)
 80216ce:	681b      	ldr	r3, [r3, #0]
 80216d0:	b2db      	uxtb	r3, r3
 80216d2:	4a2e      	ldr	r2, [pc, #184]	@ (802178c <UART2_rxd_data_check+0x4c4>)
 80216d4:	6153      	str	r3, [r2, #20]
			uart2_in_frame[6] = uart2_rx_CRC_L;
 80216d6:	4b36      	ldr	r3, [pc, #216]	@ (80217b0 <UART2_rxd_data_check+0x4e8>)
 80216d8:	881b      	ldrh	r3, [r3, #0]
 80216da:	461a      	mov	r2, r3
 80216dc:	4b2b      	ldr	r3, [pc, #172]	@ (802178c <UART2_rxd_data_check+0x4c4>)
 80216de:	619a      	str	r2, [r3, #24]
			uart2_in_frame[7] = uart2_rx_CRC_H;
 80216e0:	4b2e      	ldr	r3, [pc, #184]	@ (802179c <UART2_rxd_data_check+0x4d4>)
 80216e2:	881b      	ldrh	r3, [r3, #0]
 80216e4:	461a      	mov	r2, r3
 80216e6:	4b29      	ldr	r3, [pc, #164]	@ (802178c <UART2_rxd_data_check+0x4c4>)
 80216e8:	61da      	str	r2, [r3, #28]

			//calculate CRC16
			uart2_crc_data=0xffff;
 80216ea:	4b2d      	ldr	r3, [pc, #180]	@ (80217a0 <UART2_rxd_data_check+0x4d8>)
 80216ec:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80216f0:	601a      	str	r2, [r3, #0]
			for(CRC_byte=0; CRC_byte<6; CRC_byte++)
 80216f2:	4b2c      	ldr	r3, [pc, #176]	@ (80217a4 <UART2_rxd_data_check+0x4dc>)
 80216f4:	2200      	movs	r2, #0
 80216f6:	601a      	str	r2, [r3, #0]
 80216f8:	e00d      	b.n	8021716 <UART2_rxd_data_check+0x44e>
			{
				uart2_CheckCrc(uart2_in_frame[CRC_byte]);
 80216fa:	4b2a      	ldr	r3, [pc, #168]	@ (80217a4 <UART2_rxd_data_check+0x4dc>)
 80216fc:	681b      	ldr	r3, [r3, #0]
 80216fe:	4a23      	ldr	r2, [pc, #140]	@ (802178c <UART2_rxd_data_check+0x4c4>)
 8021700:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8021704:	b2db      	uxtb	r3, r3
 8021706:	4618      	mov	r0, r3
 8021708:	f000 faa2 	bl	8021c50 <uart2_CheckCrc>
			for(CRC_byte=0; CRC_byte<6; CRC_byte++)
 802170c:	4b25      	ldr	r3, [pc, #148]	@ (80217a4 <UART2_rxd_data_check+0x4dc>)
 802170e:	681b      	ldr	r3, [r3, #0]
 8021710:	3301      	adds	r3, #1
 8021712:	4a24      	ldr	r2, [pc, #144]	@ (80217a4 <UART2_rxd_data_check+0x4dc>)
 8021714:	6013      	str	r3, [r2, #0]
 8021716:	4b23      	ldr	r3, [pc, #140]	@ (80217a4 <UART2_rxd_data_check+0x4dc>)
 8021718:	681b      	ldr	r3, [r3, #0]
 802171a:	2b05      	cmp	r3, #5
 802171c:	d9ed      	bls.n	80216fa <UART2_rxd_data_check+0x432>
			}

			rx_CRC_check_L = uart2_crc_data & 0xff;
 802171e:	4b20      	ldr	r3, [pc, #128]	@ (80217a0 <UART2_rxd_data_check+0x4d8>)
 8021720:	681b      	ldr	r3, [r3, #0]
 8021722:	b2db      	uxtb	r3, r3
 8021724:	4a20      	ldr	r2, [pc, #128]	@ (80217a8 <UART2_rxd_data_check+0x4e0>)
 8021726:	6013      	str	r3, [r2, #0]
			rx_CRC_check_H = (uart2_crc_data>>8) & 0xff;
 8021728:	4b1d      	ldr	r3, [pc, #116]	@ (80217a0 <UART2_rxd_data_check+0x4d8>)
 802172a:	681b      	ldr	r3, [r3, #0]
 802172c:	0a1b      	lsrs	r3, r3, #8
 802172e:	b2db      	uxtb	r3, r3
 8021730:	4a1e      	ldr	r2, [pc, #120]	@ (80217ac <UART2_rxd_data_check+0x4e4>)
 8021732:	6013      	str	r3, [r2, #0]

			if((uart2_rx_CRC_L == (uart2_crc_data & 0xff)) && (uart2_rx_CRC_H == ((uart2_crc_data>>8) & 0xff))) //matching CRC16 calculation
 8021734:	4b1e      	ldr	r3, [pc, #120]	@ (80217b0 <UART2_rxd_data_check+0x4e8>)
 8021736:	881b      	ldrh	r3, [r3, #0]
 8021738:	461a      	mov	r2, r3
 802173a:	4b19      	ldr	r3, [pc, #100]	@ (80217a0 <UART2_rxd_data_check+0x4d8>)
 802173c:	681b      	ldr	r3, [r3, #0]
 802173e:	b2db      	uxtb	r3, r3
 8021740:	429a      	cmp	r2, r3
 8021742:	d13f      	bne.n	80217c4 <UART2_rxd_data_check+0x4fc>
 8021744:	4b15      	ldr	r3, [pc, #84]	@ (802179c <UART2_rxd_data_check+0x4d4>)
 8021746:	881b      	ldrh	r3, [r3, #0]
 8021748:	461a      	mov	r2, r3
 802174a:	4b15      	ldr	r3, [pc, #84]	@ (80217a0 <UART2_rxd_data_check+0x4d8>)
 802174c:	681b      	ldr	r3, [r3, #0]
 802174e:	0a1b      	lsrs	r3, r3, #8
 8021750:	b2db      	uxtb	r3, r3
 8021752:	429a      	cmp	r2, r3
 8021754:	d136      	bne.n	80217c4 <UART2_rxd_data_check+0x4fc>
			{
				uart2.hex_dex_ena = 1;
 8021756:	4b0a      	ldr	r3, [pc, #40]	@ (8021780 <UART2_rxd_data_check+0x4b8>)
 8021758:	2201      	movs	r2, #1
 802175a:	619a      	str	r2, [r3, #24]
				uart2.init_cnt = 0;
 802175c:	4b08      	ldr	r3, [pc, #32]	@ (8021780 <UART2_rxd_data_check+0x4b8>)
 802175e:	2200      	movs	r2, #0
 8021760:	611a      	str	r2, [r3, #16]
				if(RS232comm_Warning_Status == 1)
 8021762:	4b14      	ldr	r3, [pc, #80]	@ (80217b4 <UART2_rxd_data_check+0x4ec>)
 8021764:	781b      	ldrb	r3, [r3, #0]
 8021766:	2b01      	cmp	r3, #1
 8021768:	d102      	bne.n	8021770 <UART2_rxd_data_check+0x4a8>
				{
					RS232comm_Warning_Status = 0;
 802176a:	4b12      	ldr	r3, [pc, #72]	@ (80217b4 <UART2_rxd_data_check+0x4ec>)
 802176c:	2200      	movs	r2, #0
 802176e:	701a      	strb	r2, [r3, #0]
				}
				if(uart2_rxd_cnt > 0) uart2_rxd_cnt = 0;
 8021770:	4b11      	ldr	r3, [pc, #68]	@ (80217b8 <UART2_rxd_data_check+0x4f0>)
 8021772:	681b      	ldr	r3, [r3, #0]
 8021774:	2b00      	cmp	r3, #0
 8021776:	d02a      	beq.n	80217ce <UART2_rxd_data_check+0x506>
 8021778:	4b0f      	ldr	r3, [pc, #60]	@ (80217b8 <UART2_rxd_data_check+0x4f0>)
 802177a:	2200      	movs	r2, #0
 802177c:	601a      	str	r2, [r3, #0]
 802177e:	e026      	b.n	80217ce <UART2_rxd_data_check+0x506>
 8021780:	20002680 	.word	0x20002680
 8021784:	20002ab4 	.word	0x20002ab4
 8021788:	20000abc 	.word	0x20000abc
 802178c:	200021b0 	.word	0x200021b0
 8021790:	20001b82 	.word	0x20001b82
 8021794:	200025b8 	.word	0x200025b8
 8021798:	200025b4 	.word	0x200025b4
 802179c:	20002ab8 	.word	0x20002ab8
 80217a0:	20003010 	.word	0x20003010
 80217a4:	200025b0 	.word	0x200025b0
 80217a8:	20002aa0 	.word	0x20002aa0
 80217ac:	20002aa4 	.word	0x20002aa4
 80217b0:	20002ab6 	.word	0x20002ab6
 80217b4:	20001b85 	.word	0x20001b85
 80217b8:	20002aac 	.word	0x20002aac
 80217bc:	20002aa8 	.word	0x20002aa8
 80217c0:	20002a98 	.word	0x20002a98
			}
			else uart2_crc_err++;
 80217c4:	4b1b      	ldr	r3, [pc, #108]	@ (8021834 <UART2_rxd_data_check+0x56c>)
 80217c6:	681b      	ldr	r3, [r3, #0]
 80217c8:	3301      	adds	r3, #1
 80217ca:	4a1a      	ldr	r2, [pc, #104]	@ (8021834 <UART2_rxd_data_check+0x56c>)
 80217cc:	6013      	str	r3, [r2, #0]
			uart2_comm_check_cnt = 3;
 80217ce:	4b1a      	ldr	r3, [pc, #104]	@ (8021838 <UART2_rxd_data_check+0x570>)
 80217d0:	2203      	movs	r2, #3
 80217d2:	601a      	str	r2, [r3, #0]
		}
		uart2.rxd.SEQ++;
 80217d4:	4b19      	ldr	r3, [pc, #100]	@ (802183c <UART2_rxd_data_check+0x574>)
 80217d6:	f8d3 3260 	ldr.w	r3, [r3, #608]	@ 0x260
 80217da:	3301      	adds	r3, #1
 80217dc:	4a17      	ldr	r2, [pc, #92]	@ (802183c <UART2_rxd_data_check+0x574>)
 80217de:	f8c2 3260 	str.w	r3, [r2, #608]	@ 0x260
		uart2_comm_check_cnt=4;
 80217e2:	4b15      	ldr	r3, [pc, #84]	@ (8021838 <UART2_rxd_data_check+0x570>)
 80217e4:	2204      	movs	r2, #4
 80217e6:	601a      	str	r2, [r3, #0]
					RS232comm_Warning_Status = 1;
				}
			}
		}
	}
}
 80217e8:	e021      	b.n	802182e <UART2_rxd_data_check+0x566>
		uart2_rxd_cnt++;
 80217ea:	4b15      	ldr	r3, [pc, #84]	@ (8021840 <UART2_rxd_data_check+0x578>)
 80217ec:	681b      	ldr	r3, [r3, #0]
 80217ee:	3301      	adds	r3, #1
 80217f0:	4a13      	ldr	r2, [pc, #76]	@ (8021840 <UART2_rxd_data_check+0x578>)
 80217f2:	6013      	str	r3, [r2, #0]
		if(uart2.init_cnt++ > REF_TIME_sec(10))//uart2.init_cnt_ref) //5s
 80217f4:	4b11      	ldr	r3, [pc, #68]	@ (802183c <UART2_rxd_data_check+0x574>)
 80217f6:	691b      	ldr	r3, [r3, #16]
 80217f8:	1c5a      	adds	r2, r3, #1
 80217fa:	4910      	ldr	r1, [pc, #64]	@ (802183c <UART2_rxd_data_check+0x574>)
 80217fc:	610a      	str	r2, [r1, #16]
 80217fe:	4a11      	ldr	r2, [pc, #68]	@ (8021844 <UART2_rxd_data_check+0x57c>)
 8021800:	4293      	cmp	r3, r2
 8021802:	dd05      	ble.n	8021810 <UART2_rxd_data_check+0x548>
			uart2.init_cnt = 0;
 8021804:	4b0d      	ldr	r3, [pc, #52]	@ (802183c <UART2_rxd_data_check+0x574>)
 8021806:	2200      	movs	r2, #0
 8021808:	611a      	str	r2, [r3, #16]
			uart2.init_port = 1;
 802180a:	4b0c      	ldr	r3, [pc, #48]	@ (802183c <UART2_rxd_data_check+0x574>)
 802180c:	2201      	movs	r2, #1
 802180e:	60da      	str	r2, [r3, #12]
		if(RS232comm_Warning_Status == 0)
 8021810:	4b0d      	ldr	r3, [pc, #52]	@ (8021848 <UART2_rxd_data_check+0x580>)
 8021812:	781b      	ldrb	r3, [r3, #0]
 8021814:	2b00      	cmp	r3, #0
 8021816:	d10a      	bne.n	802182e <UART2_rxd_data_check+0x566>
				if(uart2_rxd_cnt > REF_TIME_sec(30) )
 8021818:	4b09      	ldr	r3, [pc, #36]	@ (8021840 <UART2_rxd_data_check+0x578>)
 802181a:	681b      	ldr	r3, [r3, #0]
 802181c:	4a0b      	ldr	r2, [pc, #44]	@ (802184c <UART2_rxd_data_check+0x584>)
 802181e:	4293      	cmp	r3, r2
 8021820:	d905      	bls.n	802182e <UART2_rxd_data_check+0x566>
					uart2_rxd_cnt = 0;
 8021822:	4b07      	ldr	r3, [pc, #28]	@ (8021840 <UART2_rxd_data_check+0x578>)
 8021824:	2200      	movs	r2, #0
 8021826:	601a      	str	r2, [r3, #0]
					RS232comm_Warning_Status = 1;
 8021828:	4b07      	ldr	r3, [pc, #28]	@ (8021848 <UART2_rxd_data_check+0x580>)
 802182a:	2201      	movs	r2, #1
 802182c:	701a      	strb	r2, [r3, #0]
}
 802182e:	bf00      	nop
 8021830:	bd80      	pop	{r7, pc}
 8021832:	bf00      	nop
 8021834:	20002aa8 	.word	0x20002aa8
 8021838:	20002a98 	.word	0x20002a98
 802183c:	20002680 	.word	0x20002680
 8021840:	20002aac 	.word	0x20002aac
 8021844:	000186a0 	.word	0x000186a0
 8021848:	20001b85 	.word	0x20001b85
 802184c:	000493e0 	.word	0x000493e0

08021850 <UART2_rx_polling>:

void UART2_rx_polling(void)
{
 8021850:	b598      	push	{r3, r4, r7, lr}
 8021852:	af00      	add	r7, sp, #0
	if(huart2.ErrorCode != HAL_UART_ERROR_NONE)
 8021854:	4b1b      	ldr	r3, [pc, #108]	@ (80218c4 <UART2_rx_polling+0x74>)
 8021856:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8021858:	2b00      	cmp	r3, #0
 802185a:	d002      	beq.n	8021862 <UART2_rx_polling+0x12>
	{
		uart2.init_port = 1;
 802185c:	4b1a      	ldr	r3, [pc, #104]	@ (80218c8 <UART2_rx_polling+0x78>)
 802185e:	2201      	movs	r2, #1
 8021860:	60da      	str	r2, [r3, #12]
	}
	if(uart2.init_port == 0)
 8021862:	4b19      	ldr	r3, [pc, #100]	@ (80218c8 <UART2_rx_polling+0x78>)
 8021864:	68db      	ldr	r3, [r3, #12]
 8021866:	2b00      	cmp	r3, #0
 8021868:	d124      	bne.n	80218b4 <UART2_rx_polling+0x64>
	{
		if(uartAvailable(2) > 0)
 802186a:	2002      	movs	r0, #2
 802186c:	f000 fb34 	bl	8021ed8 <uartAvailable>
 8021870:	4603      	mov	r3, r0
 8021872:	2b00      	cmp	r3, #0
 8021874:	d01c      	beq.n	80218b0 <UART2_rx_polling+0x60>
		{
			uart2_rxd_buf[uart2.rxd.end] = uartRead(2);
 8021876:	4b14      	ldr	r3, [pc, #80]	@ (80218c8 <UART2_rx_polling+0x78>)
 8021878:	f8d3 4254 	ldr.w	r4, [r3, #596]	@ 0x254
 802187c:	2002      	movs	r0, #2
 802187e:	f000 fb53 	bl	8021f28 <uartRead>
 8021882:	4603      	mov	r3, r0
 8021884:	461a      	mov	r2, r3
 8021886:	4b11      	ldr	r3, [pc, #68]	@ (80218cc <UART2_rx_polling+0x7c>)
 8021888:	551a      	strb	r2, [r3, r4]
			if(++uart2.rxd.end >= UART_BUFFER_MAX) uart2.rxd.end = 0;
 802188a:	4b0f      	ldr	r3, [pc, #60]	@ (80218c8 <UART2_rx_polling+0x78>)
 802188c:	f8d3 3254 	ldr.w	r3, [r3, #596]	@ 0x254
 8021890:	3301      	adds	r3, #1
 8021892:	4a0d      	ldr	r2, [pc, #52]	@ (80218c8 <UART2_rx_polling+0x78>)
 8021894:	f8c2 3254 	str.w	r3, [r2, #596]	@ 0x254
 8021898:	4b0b      	ldr	r3, [pc, #44]	@ (80218c8 <UART2_rx_polling+0x78>)
 802189a:	f8d3 3254 	ldr.w	r3, [r3, #596]	@ 0x254
 802189e:	2bff      	cmp	r3, #255	@ 0xff
 80218a0:	dd03      	ble.n	80218aa <UART2_rx_polling+0x5a>
 80218a2:	4b09      	ldr	r3, [pc, #36]	@ (80218c8 <UART2_rx_polling+0x78>)
 80218a4:	2200      	movs	r2, #0
 80218a6:	f8c3 2254 	str.w	r2, [r3, #596]	@ 0x254
			uart2.init_cnt = 0;
 80218aa:	4b07      	ldr	r3, [pc, #28]	@ (80218c8 <UART2_rx_polling+0x78>)
 80218ac:	2200      	movs	r2, #0
 80218ae:	611a      	str	r2, [r3, #16]
		}

		UART2_rxd_data_check();
 80218b0:	f7ff fd0a 	bl	80212c8 <UART2_rxd_data_check>
	}

	uart2_comm_cnt++;	//   
 80218b4:	4b06      	ldr	r3, [pc, #24]	@ (80218d0 <UART2_rx_polling+0x80>)
 80218b6:	681b      	ldr	r3, [r3, #0]
 80218b8:	3301      	adds	r3, #1
 80218ba:	4a05      	ldr	r2, [pc, #20]	@ (80218d0 <UART2_rx_polling+0x80>)
 80218bc:	6013      	str	r3, [r2, #0]
}
 80218be:	bf00      	nop
 80218c0:	bd98      	pop	{r3, r4, r7, pc}
 80218c2:	bf00      	nop
 80218c4:	20000df8 	.word	0x20000df8
 80218c8:	20002680 	.word	0x20002680
 80218cc:	20001b88 	.word	0x20001b88
 80218d0:	20002a34 	.word	0x20002a34

080218d4 <comm_address_data>:

uint16_t* Address_buf[300] = {0};


void comm_address_data(void)
{
 80218d4:	b480      	push	{r7}
 80218d6:	af00      	add	r7, sp, #0
    // === Set Data ===
    Address_buf[0]  = &comm_data.Part_ID;
 80218d8:	4b8e      	ldr	r3, [pc, #568]	@ (8021b14 <comm_address_data+0x240>)
 80218da:	4a8f      	ldr	r2, [pc, #572]	@ (8021b18 <comm_address_data+0x244>)
 80218dc:	601a      	str	r2, [r3, #0]
    Address_buf[1]  = &comm_data.Version;
 80218de:	4b8d      	ldr	r3, [pc, #564]	@ (8021b14 <comm_address_data+0x240>)
 80218e0:	4a8e      	ldr	r2, [pc, #568]	@ (8021b1c <comm_address_data+0x248>)
 80218e2:	605a      	str	r2, [r3, #4]
    Address_buf[2]  = &comm_data.RUN;
 80218e4:	4b8b      	ldr	r3, [pc, #556]	@ (8021b14 <comm_address_data+0x240>)
 80218e6:	4a8e      	ldr	r2, [pc, #568]	@ (8021b20 <comm_address_data+0x24c>)
 80218e8:	609a      	str	r2, [r3, #8]
    Address_buf[3]  = &comm_data.ACCMODE;
 80218ea:	4b8a      	ldr	r3, [pc, #552]	@ (8021b14 <comm_address_data+0x240>)
 80218ec:	4a8d      	ldr	r2, [pc, #564]	@ (8021b24 <comm_address_data+0x250>)
 80218ee:	60da      	str	r2, [r3, #12]
    Address_buf[4]  = &comm_data.EP_CFG;
 80218f0:	4b88      	ldr	r3, [pc, #544]	@ (8021b14 <comm_address_data+0x240>)
 80218f2:	4a8d      	ldr	r2, [pc, #564]	@ (8021b28 <comm_address_data+0x254>)
 80218f4:	611a      	str	r2, [r3, #16]
    Address_buf[5]  = &comm_data.CONFIG3;
 80218f6:	4b87      	ldr	r3, [pc, #540]	@ (8021b14 <comm_address_data+0x240>)
 80218f8:	4a8c      	ldr	r2, [pc, #560]	@ (8021b2c <comm_address_data+0x258>)
 80218fa:	615a      	str	r2, [r3, #20]
    Address_buf[6]  = &comm_data.SeqErr;			//  Check, Touch Display   
 80218fc:	4b85      	ldr	r3, [pc, #532]	@ (8021b14 <comm_address_data+0x240>)
 80218fe:	4a8c      	ldr	r2, [pc, #560]	@ (8021b30 <comm_address_data+0x25c>)
 8021900:	619a      	str	r2, [r3, #24]
    Address_buf[7]  = &comm_data.PM_Flag;
 8021902:	4b84      	ldr	r3, [pc, #528]	@ (8021b14 <comm_address_data+0x240>)
 8021904:	4a8b      	ldr	r2, [pc, #556]	@ (8021b34 <comm_address_data+0x260>)
 8021906:	61da      	str	r2, [r3, #28]
    Address_buf[8]  = &comm_data.CT_Primary;
 8021908:	4b82      	ldr	r3, [pc, #520]	@ (8021b14 <comm_address_data+0x240>)
 802190a:	4a8b      	ldr	r2, [pc, #556]	@ (8021b38 <comm_address_data+0x264>)
 802190c:	621a      	str	r2, [r3, #32]
    Address_buf[9]  = &comm_data.CT_Secondary;
 802190e:	4b81      	ldr	r3, [pc, #516]	@ (8021b14 <comm_address_data+0x240>)
 8021910:	4a8a      	ldr	r2, [pc, #552]	@ (8021b3c <comm_address_data+0x268>)
 8021912:	625a      	str	r2, [r3, #36]	@ 0x24
    Address_buf[10] = &comm_data.Init_EEP;
 8021914:	4b7f      	ldr	r3, [pc, #508]	@ (8021b14 <comm_address_data+0x240>)
 8021916:	4a8a      	ldr	r2, [pc, #552]	@ (8021b40 <comm_address_data+0x26c>)
 8021918:	629a      	str	r2, [r3, #40]	@ 0x28

    // === RMS (12cycle Value) ===
    Address_buf[11] = &comm_data.AIRMS;
 802191a:	4b7e      	ldr	r3, [pc, #504]	@ (8021b14 <comm_address_data+0x240>)
 802191c:	4a89      	ldr	r2, [pc, #548]	@ (8021b44 <comm_address_data+0x270>)
 802191e:	62da      	str	r2, [r3, #44]	@ 0x2c
    Address_buf[12] = &comm_data.BIRMS;
 8021920:	4b7c      	ldr	r3, [pc, #496]	@ (8021b14 <comm_address_data+0x240>)
 8021922:	4a89      	ldr	r2, [pc, #548]	@ (8021b48 <comm_address_data+0x274>)
 8021924:	631a      	str	r2, [r3, #48]	@ 0x30
    Address_buf[13] = &comm_data.CIRMS;
 8021926:	4b7b      	ldr	r3, [pc, #492]	@ (8021b14 <comm_address_data+0x240>)
 8021928:	4a88      	ldr	r2, [pc, #544]	@ (8021b4c <comm_address_data+0x278>)
 802192a:	635a      	str	r2, [r3, #52]	@ 0x34
    Address_buf[14] = &comm_data.IRMS_AVG;
 802192c:	4b79      	ldr	r3, [pc, #484]	@ (8021b14 <comm_address_data+0x240>)
 802192e:	4a88      	ldr	r2, [pc, #544]	@ (8021b50 <comm_address_data+0x27c>)
 8021930:	639a      	str	r2, [r3, #56]	@ 0x38
    Address_buf[15] = &comm_data.ABVRMS;
 8021932:	4b78      	ldr	r3, [pc, #480]	@ (8021b14 <comm_address_data+0x240>)
 8021934:	4a87      	ldr	r2, [pc, #540]	@ (8021b54 <comm_address_data+0x280>)
 8021936:	63da      	str	r2, [r3, #60]	@ 0x3c
    Address_buf[16] = &comm_data.BCVRMS;
 8021938:	4b76      	ldr	r3, [pc, #472]	@ (8021b14 <comm_address_data+0x240>)
 802193a:	4a87      	ldr	r2, [pc, #540]	@ (8021b58 <comm_address_data+0x284>)
 802193c:	641a      	str	r2, [r3, #64]	@ 0x40
    Address_buf[17] = &comm_data.CAVRMS;
 802193e:	4b75      	ldr	r3, [pc, #468]	@ (8021b14 <comm_address_data+0x240>)
 8021940:	4a86      	ldr	r2, [pc, #536]	@ (8021b5c <comm_address_data+0x288>)
 8021942:	645a      	str	r2, [r3, #68]	@ 0x44
    Address_buf[18] = &comm_data.LINE_VRMS_AVG;
 8021944:	4b73      	ldr	r3, [pc, #460]	@ (8021b14 <comm_address_data+0x240>)
 8021946:	4a86      	ldr	r2, [pc, #536]	@ (8021b60 <comm_address_data+0x28c>)
 8021948:	649a      	str	r2, [r3, #72]	@ 0x48
    Address_buf[19] = &comm_data.VARMS;
 802194a:	4b72      	ldr	r3, [pc, #456]	@ (8021b14 <comm_address_data+0x240>)
 802194c:	4a85      	ldr	r2, [pc, #532]	@ (8021b64 <comm_address_data+0x290>)
 802194e:	64da      	str	r2, [r3, #76]	@ 0x4c
    Address_buf[20] = &comm_data.VBRMS;
 8021950:	4b70      	ldr	r3, [pc, #448]	@ (8021b14 <comm_address_data+0x240>)
 8021952:	4a85      	ldr	r2, [pc, #532]	@ (8021b68 <comm_address_data+0x294>)
 8021954:	651a      	str	r2, [r3, #80]	@ 0x50
    Address_buf[21] = &comm_data.VCRMS;
 8021956:	4b6f      	ldr	r3, [pc, #444]	@ (8021b14 <comm_address_data+0x240>)
 8021958:	4a84      	ldr	r2, [pc, #528]	@ (8021b6c <comm_address_data+0x298>)
 802195a:	655a      	str	r2, [r3, #84]	@ 0x54
    Address_buf[22] = &comm_data.PHASE_VRMS_AVG;
 802195c:	4b6d      	ldr	r3, [pc, #436]	@ (8021b14 <comm_address_data+0x240>)
 802195e:	4a84      	ldr	r2, [pc, #528]	@ (8021b70 <comm_address_data+0x29c>)
 8021960:	659a      	str	r2, [r3, #88]	@ 0x58

    // === Peak ===
    Address_buf[23] = &comm_data.VPEAK;
 8021962:	4b6c      	ldr	r3, [pc, #432]	@ (8021b14 <comm_address_data+0x240>)
 8021964:	4a83      	ldr	r2, [pc, #524]	@ (8021b74 <comm_address_data+0x2a0>)
 8021966:	65da      	str	r2, [r3, #92]	@ 0x5c

    // === Power ===
    Address_buf[24] = &comm_data.AWATT;
 8021968:	4b6a      	ldr	r3, [pc, #424]	@ (8021b14 <comm_address_data+0x240>)
 802196a:	4a83      	ldr	r2, [pc, #524]	@ (8021b78 <comm_address_data+0x2a4>)
 802196c:	661a      	str	r2, [r3, #96]	@ 0x60
    Address_buf[25] = &comm_data.BWATT;
 802196e:	4b69      	ldr	r3, [pc, #420]	@ (8021b14 <comm_address_data+0x240>)
 8021970:	4a82      	ldr	r2, [pc, #520]	@ (8021b7c <comm_address_data+0x2a8>)
 8021972:	665a      	str	r2, [r3, #100]	@ 0x64
    Address_buf[26] = &comm_data.CWATT;
 8021974:	4b67      	ldr	r3, [pc, #412]	@ (8021b14 <comm_address_data+0x240>)
 8021976:	4a82      	ldr	r2, [pc, #520]	@ (8021b80 <comm_address_data+0x2ac>)
 8021978:	669a      	str	r2, [r3, #104]	@ 0x68
    Address_buf[27] = &comm_data.WATT_TOT;
 802197a:	4b66      	ldr	r3, [pc, #408]	@ (8021b14 <comm_address_data+0x240>)
 802197c:	4a81      	ldr	r2, [pc, #516]	@ (8021b84 <comm_address_data+0x2b0>)
 802197e:	66da      	str	r2, [r3, #108]	@ 0x6c
    Address_buf[28] = (uint16_t *)&comm_data.AVAR;
 8021980:	4b64      	ldr	r3, [pc, #400]	@ (8021b14 <comm_address_data+0x240>)
 8021982:	4a81      	ldr	r2, [pc, #516]	@ (8021b88 <comm_address_data+0x2b4>)
 8021984:	671a      	str	r2, [r3, #112]	@ 0x70
    Address_buf[29] = (uint16_t *)&comm_data.BVAR;
 8021986:	4b63      	ldr	r3, [pc, #396]	@ (8021b14 <comm_address_data+0x240>)
 8021988:	4a80      	ldr	r2, [pc, #512]	@ (8021b8c <comm_address_data+0x2b8>)
 802198a:	675a      	str	r2, [r3, #116]	@ 0x74
    Address_buf[30] = (uint16_t *)&comm_data.CVAR;
 802198c:	4b61      	ldr	r3, [pc, #388]	@ (8021b14 <comm_address_data+0x240>)
 802198e:	4a80      	ldr	r2, [pc, #512]	@ (8021b90 <comm_address_data+0x2bc>)
 8021990:	679a      	str	r2, [r3, #120]	@ 0x78
    Address_buf[31] = (uint16_t *)&comm_data.VAR_TOT;
 8021992:	4b60      	ldr	r3, [pc, #384]	@ (8021b14 <comm_address_data+0x240>)
 8021994:	4a7f      	ldr	r2, [pc, #508]	@ (8021b94 <comm_address_data+0x2c0>)
 8021996:	67da      	str	r2, [r3, #124]	@ 0x7c
    Address_buf[32] = &comm_data.AVA;
 8021998:	4b5e      	ldr	r3, [pc, #376]	@ (8021b14 <comm_address_data+0x240>)
 802199a:	4a7f      	ldr	r2, [pc, #508]	@ (8021b98 <comm_address_data+0x2c4>)
 802199c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    Address_buf[33] = &comm_data.BVA;
 80219a0:	4b5c      	ldr	r3, [pc, #368]	@ (8021b14 <comm_address_data+0x240>)
 80219a2:	4a7e      	ldr	r2, [pc, #504]	@ (8021b9c <comm_address_data+0x2c8>)
 80219a4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    Address_buf[34] = &comm_data.CVA;
 80219a8:	4b5a      	ldr	r3, [pc, #360]	@ (8021b14 <comm_address_data+0x240>)
 80219aa:	4a7d      	ldr	r2, [pc, #500]	@ (8021ba0 <comm_address_data+0x2cc>)
 80219ac:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    Address_buf[35] = &comm_data.CVA_TOT;
 80219b0:	4b58      	ldr	r3, [pc, #352]	@ (8021b14 <comm_address_data+0x240>)
 80219b2:	4a7c      	ldr	r2, [pc, #496]	@ (8021ba4 <comm_address_data+0x2d0>)
 80219b4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    // === Energy (2 Word each) ===
    Address_buf[36] = &comm_data.WATT_ACC_T_HI;
 80219b8:	4b56      	ldr	r3, [pc, #344]	@ (8021b14 <comm_address_data+0x240>)
 80219ba:	4a7b      	ldr	r2, [pc, #492]	@ (8021ba8 <comm_address_data+0x2d4>)
 80219bc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    Address_buf[37] = &comm_data.WATT_ACC_T_LO;
 80219c0:	4b54      	ldr	r3, [pc, #336]	@ (8021b14 <comm_address_data+0x240>)
 80219c2:	4a7a      	ldr	r2, [pc, #488]	@ (8021bac <comm_address_data+0x2d8>)
 80219c4:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

    Address_buf[38] = (uint16_t *)&comm_data.VAR_ACC_T_HI;
 80219c8:	4b52      	ldr	r3, [pc, #328]	@ (8021b14 <comm_address_data+0x240>)
 80219ca:	4a79      	ldr	r2, [pc, #484]	@ (8021bb0 <comm_address_data+0x2dc>)
 80219cc:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
    Address_buf[39] = (uint16_t *)&comm_data.VAR_ACC_T_LO;
 80219d0:	4b50      	ldr	r3, [pc, #320]	@ (8021b14 <comm_address_data+0x240>)
 80219d2:	4a78      	ldr	r2, [pc, #480]	@ (8021bb4 <comm_address_data+0x2e0>)
 80219d4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    Address_buf[40] = &comm_data.VA_ACC_T_HI;
 80219d8:	4b4e      	ldr	r3, [pc, #312]	@ (8021b14 <comm_address_data+0x240>)
 80219da:	4a77      	ldr	r2, [pc, #476]	@ (8021bb8 <comm_address_data+0x2e4>)
 80219dc:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
    Address_buf[41] = &comm_data.VA_ACC_T_LO;
 80219e0:	4b4c      	ldr	r3, [pc, #304]	@ (8021b14 <comm_address_data+0x240>)
 80219e2:	4a76      	ldr	r2, [pc, #472]	@ (8021bbc <comm_address_data+0x2e8>)
 80219e4:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    // === PF ===
    Address_buf[42] = (uint16_t *)&comm_data.APF;
 80219e8:	4b4a      	ldr	r3, [pc, #296]	@ (8021b14 <comm_address_data+0x240>)
 80219ea:	4a75      	ldr	r2, [pc, #468]	@ (8021bc0 <comm_address_data+0x2ec>)
 80219ec:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
    Address_buf[43] = (uint16_t *)&comm_data.BPF;
 80219f0:	4b48      	ldr	r3, [pc, #288]	@ (8021b14 <comm_address_data+0x240>)
 80219f2:	4a74      	ldr	r2, [pc, #464]	@ (8021bc4 <comm_address_data+0x2f0>)
 80219f4:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
    Address_buf[44] = (uint16_t *)&comm_data.CPF;
 80219f8:	4b46      	ldr	r3, [pc, #280]	@ (8021b14 <comm_address_data+0x240>)
 80219fa:	4a73      	ldr	r2, [pc, #460]	@ (8021bc8 <comm_address_data+0x2f4>)
 80219fc:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
    Address_buf[45] = (uint16_t *)&comm_data.PF_AVG;
 8021a00:	4b44      	ldr	r3, [pc, #272]	@ (8021b14 <comm_address_data+0x240>)
 8021a02:	4a72      	ldr	r2, [pc, #456]	@ (8021bcc <comm_address_data+0x2f8>)
 8021a04:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4

    // === THD ===
    Address_buf[46] = &comm_data.AVTHD;
 8021a08:	4b42      	ldr	r3, [pc, #264]	@ (8021b14 <comm_address_data+0x240>)
 8021a0a:	4a71      	ldr	r2, [pc, #452]	@ (8021bd0 <comm_address_data+0x2fc>)
 8021a0c:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
    Address_buf[47] = &comm_data.BVTHD;
 8021a10:	4b40      	ldr	r3, [pc, #256]	@ (8021b14 <comm_address_data+0x240>)
 8021a12:	4a70      	ldr	r2, [pc, #448]	@ (8021bd4 <comm_address_data+0x300>)
 8021a14:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
    Address_buf[48] = &comm_data.CVTHD;
 8021a18:	4b3e      	ldr	r3, [pc, #248]	@ (8021b14 <comm_address_data+0x240>)
 8021a1a:	4a6f      	ldr	r2, [pc, #444]	@ (8021bd8 <comm_address_data+0x304>)
 8021a1c:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
    Address_buf[49] = &comm_data.VTHD_AVG;
 8021a20:	4b3c      	ldr	r3, [pc, #240]	@ (8021b14 <comm_address_data+0x240>)
 8021a22:	4a6e      	ldr	r2, [pc, #440]	@ (8021bdc <comm_address_data+0x308>)
 8021a24:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
    Address_buf[50] = &comm_data.AITHD;
 8021a28:	4b3a      	ldr	r3, [pc, #232]	@ (8021b14 <comm_address_data+0x240>)
 8021a2a:	4a6d      	ldr	r2, [pc, #436]	@ (8021be0 <comm_address_data+0x30c>)
 8021a2c:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
    Address_buf[51] = &comm_data.BITHD;
 8021a30:	4b38      	ldr	r3, [pc, #224]	@ (8021b14 <comm_address_data+0x240>)
 8021a32:	4a6c      	ldr	r2, [pc, #432]	@ (8021be4 <comm_address_data+0x310>)
 8021a34:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc
    Address_buf[52] = &comm_data.CITHD;
 8021a38:	4b36      	ldr	r3, [pc, #216]	@ (8021b14 <comm_address_data+0x240>)
 8021a3a:	4a6b      	ldr	r2, [pc, #428]	@ (8021be8 <comm_address_data+0x314>)
 8021a3c:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
    Address_buf[53] = &comm_data.ITHD_AVG;
 8021a40:	4b34      	ldr	r3, [pc, #208]	@ (8021b14 <comm_address_data+0x240>)
 8021a42:	4a6a      	ldr	r2, [pc, #424]	@ (8021bec <comm_address_data+0x318>)
 8021a44:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4

    // === TDD ===
    Address_buf[54] = &comm_data.AITDD;
 8021a48:	4b32      	ldr	r3, [pc, #200]	@ (8021b14 <comm_address_data+0x240>)
 8021a4a:	4a69      	ldr	r2, [pc, #420]	@ (8021bf0 <comm_address_data+0x31c>)
 8021a4c:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
    Address_buf[55] = &comm_data.BITDD;
 8021a50:	4b30      	ldr	r3, [pc, #192]	@ (8021b14 <comm_address_data+0x240>)
 8021a52:	4a68      	ldr	r2, [pc, #416]	@ (8021bf4 <comm_address_data+0x320>)
 8021a54:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
    Address_buf[56] = &comm_data.CITDD;
 8021a58:	4b2e      	ldr	r3, [pc, #184]	@ (8021b14 <comm_address_data+0x240>)
 8021a5a:	4a67      	ldr	r2, [pc, #412]	@ (8021bf8 <comm_address_data+0x324>)
 8021a5c:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    Address_buf[57] = &comm_data.ITDD_AVG;
 8021a60:	4b2c      	ldr	r3, [pc, #176]	@ (8021b14 <comm_address_data+0x240>)
 8021a62:	4a66      	ldr	r2, [pc, #408]	@ (8021bfc <comm_address_data+0x328>)
 8021a64:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4

    // === Frequency ===
    Address_buf[58] = &comm_data.AFREQ;
 8021a68:	4b2a      	ldr	r3, [pc, #168]	@ (8021b14 <comm_address_data+0x240>)
 8021a6a:	4a65      	ldr	r2, [pc, #404]	@ (8021c00 <comm_address_data+0x32c>)
 8021a6c:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
    Address_buf[59] = &comm_data.BFREQ;
 8021a70:	4b28      	ldr	r3, [pc, #160]	@ (8021b14 <comm_address_data+0x240>)
 8021a72:	4a64      	ldr	r2, [pc, #400]	@ (8021c04 <comm_address_data+0x330>)
 8021a74:	f8c3 20ec 	str.w	r2, [r3, #236]	@ 0xec
    Address_buf[60] = &comm_data.CFREQ;
 8021a78:	4b26      	ldr	r3, [pc, #152]	@ (8021b14 <comm_address_data+0x240>)
 8021a7a:	4a63      	ldr	r2, [pc, #396]	@ (8021c08 <comm_address_data+0x334>)
 8021a7c:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
    Address_buf[61] = &comm_data.FREQ_AVG;
 8021a80:	4b24      	ldr	r3, [pc, #144]	@ (8021b14 <comm_address_data+0x240>)
 8021a82:	4a62      	ldr	r2, [pc, #392]	@ (8021c0c <comm_address_data+0x338>)
 8021a84:	f8c3 20f4 	str.w	r2, [r3, #244]	@ 0xf4

    // === Angle (signed) ===
    Address_buf[62] = (uint16_t *)&comm_data.ANGL_VA_VB;
 8021a88:	4b22      	ldr	r3, [pc, #136]	@ (8021b14 <comm_address_data+0x240>)
 8021a8a:	4a61      	ldr	r2, [pc, #388]	@ (8021c10 <comm_address_data+0x33c>)
 8021a8c:	f8c3 20f8 	str.w	r2, [r3, #248]	@ 0xf8
    Address_buf[63] = (uint16_t *)&comm_data.ANGL_VB_VC;
 8021a90:	4b20      	ldr	r3, [pc, #128]	@ (8021b14 <comm_address_data+0x240>)
 8021a92:	4a60      	ldr	r2, [pc, #384]	@ (8021c14 <comm_address_data+0x340>)
 8021a94:	f8c3 20fc 	str.w	r2, [r3, #252]	@ 0xfc
    Address_buf[64] = (uint16_t *)&comm_data.ANGL_VA_VC;
 8021a98:	4b1e      	ldr	r3, [pc, #120]	@ (8021b14 <comm_address_data+0x240>)
 8021a9a:	4a5f      	ldr	r2, [pc, #380]	@ (8021c18 <comm_address_data+0x344>)
 8021a9c:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
    Address_buf[65] = (uint16_t *)&comm_data.ANGL_VA_IA;
 8021aa0:	4b1c      	ldr	r3, [pc, #112]	@ (8021b14 <comm_address_data+0x240>)
 8021aa2:	4a5e      	ldr	r2, [pc, #376]	@ (8021c1c <comm_address_data+0x348>)
 8021aa4:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104
    Address_buf[66] = (uint16_t *)&comm_data.ANGL_VB_IB;
 8021aa8:	4b1a      	ldr	r3, [pc, #104]	@ (8021b14 <comm_address_data+0x240>)
 8021aaa:	4a5d      	ldr	r2, [pc, #372]	@ (8021c20 <comm_address_data+0x34c>)
 8021aac:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
    Address_buf[67] = (uint16_t *)&comm_data.ANGL_VC_IC;
 8021ab0:	4b18      	ldr	r3, [pc, #96]	@ (8021b14 <comm_address_data+0x240>)
 8021ab2:	4a5c      	ldr	r2, [pc, #368]	@ (8021c24 <comm_address_data+0x350>)
 8021ab4:	f8c3 210c 	str.w	r2, [r3, #268]	@ 0x10c
    Address_buf[68] = (uint16_t *)&comm_data.ANGL_IA_IB;
 8021ab8:	4b16      	ldr	r3, [pc, #88]	@ (8021b14 <comm_address_data+0x240>)
 8021aba:	4a5b      	ldr	r2, [pc, #364]	@ (8021c28 <comm_address_data+0x354>)
 8021abc:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
    Address_buf[69] = (uint16_t *)&comm_data.ANGL_IB_IC;
 8021ac0:	4b14      	ldr	r3, [pc, #80]	@ (8021b14 <comm_address_data+0x240>)
 8021ac2:	4a5a      	ldr	r2, [pc, #360]	@ (8021c2c <comm_address_data+0x358>)
 8021ac4:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
    Address_buf[70] = (uint16_t *)&comm_data.ANGL_IA_IC;
 8021ac8:	4b12      	ldr	r3, [pc, #72]	@ (8021b14 <comm_address_data+0x240>)
 8021aca:	4a59      	ldr	r2, [pc, #356]	@ (8021c30 <comm_address_data+0x35c>)
 8021acc:	f8c3 2118 	str.w	r2, [r3, #280]	@ 0x118

    // === TDD     ===
    Address_buf[71] = (uint16_t *)&comm_data.I_rated;
 8021ad0:	4b10      	ldr	r3, [pc, #64]	@ (8021b14 <comm_address_data+0x240>)
 8021ad2:	4a58      	ldr	r2, [pc, #352]	@ (8021c34 <comm_address_data+0x360>)
 8021ad4:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c


	Address_buf[90] = &comm_data.PM_kwh_comm_Reset;
 8021ad8:	4b0e      	ldr	r3, [pc, #56]	@ (8021b14 <comm_address_data+0x240>)
 8021ada:	4a57      	ldr	r2, [pc, #348]	@ (8021c38 <comm_address_data+0x364>)
 8021adc:	f8c3 2168 	str.w	r2, [r3, #360]	@ 0x168
//	Address_buf[91] =
//	Address_buf[92] =
//	Address_buf[93] =
//	Address_buf[94] =
	Address_buf[95] = &comm_data.PM_comm_Reset;
 8021ae0:	4b0c      	ldr	r3, [pc, #48]	@ (8021b14 <comm_address_data+0x240>)
 8021ae2:	4a56      	ldr	r2, [pc, #344]	@ (8021c3c <comm_address_data+0x368>)
 8021ae4:	f8c3 217c 	str.w	r2, [r3, #380]	@ 0x17c
//	Address_buf[96] =
	Address_buf[97] = &comm_data.Firmware_year;
 8021ae8:	4b0a      	ldr	r3, [pc, #40]	@ (8021b14 <comm_address_data+0x240>)
 8021aea:	4a55      	ldr	r2, [pc, #340]	@ (8021c40 <comm_address_data+0x36c>)
 8021aec:	f8c3 2184 	str.w	r2, [r3, #388]	@ 0x184
	Address_buf[98] = &comm_data.Firmware_mon;
 8021af0:	4b08      	ldr	r3, [pc, #32]	@ (8021b14 <comm_address_data+0x240>)
 8021af2:	4a54      	ldr	r2, [pc, #336]	@ (8021c44 <comm_address_data+0x370>)
 8021af4:	f8c3 2188 	str.w	r2, [r3, #392]	@ 0x188
	Address_buf[99] = &comm_data.Firmware_date;
 8021af8:	4b06      	ldr	r3, [pc, #24]	@ (8021b14 <comm_address_data+0x240>)
 8021afa:	4a53      	ldr	r2, [pc, #332]	@ (8021c48 <comm_address_data+0x374>)
 8021afc:	f8c3 218c 	str.w	r2, [r3, #396]	@ 0x18c
	Address_buf[100] = &comm_data.Firmware_Version;
 8021b00:	4b04      	ldr	r3, [pc, #16]	@ (8021b14 <comm_address_data+0x240>)
 8021b02:	4a52      	ldr	r2, [pc, #328]	@ (8021c4c <comm_address_data+0x378>)
 8021b04:	f8c3 2190 	str.w	r2, [r3, #400]	@ 0x190

}
 8021b08:	bf00      	nop
 8021b0a:	46bd      	mov	sp, r7
 8021b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021b10:	4770      	bx	lr
 8021b12:	bf00      	nop
 8021b14:	20002b60 	.word	0x20002b60
 8021b18:	20002ac4 	.word	0x20002ac4
 8021b1c:	20002ac6 	.word	0x20002ac6
 8021b20:	20002ac8 	.word	0x20002ac8
 8021b24:	20002aca 	.word	0x20002aca
 8021b28:	20002acc 	.word	0x20002acc
 8021b2c:	20002ace 	.word	0x20002ace
 8021b30:	20002ad0 	.word	0x20002ad0
 8021b34:	20002ad2 	.word	0x20002ad2
 8021b38:	20002ad4 	.word	0x20002ad4
 8021b3c:	20002ad6 	.word	0x20002ad6
 8021b40:	20002ad8 	.word	0x20002ad8
 8021b44:	20002ada 	.word	0x20002ada
 8021b48:	20002adc 	.word	0x20002adc
 8021b4c:	20002ade 	.word	0x20002ade
 8021b50:	20002ae0 	.word	0x20002ae0
 8021b54:	20002ae2 	.word	0x20002ae2
 8021b58:	20002ae4 	.word	0x20002ae4
 8021b5c:	20002ae6 	.word	0x20002ae6
 8021b60:	20002ae8 	.word	0x20002ae8
 8021b64:	20002aea 	.word	0x20002aea
 8021b68:	20002aec 	.word	0x20002aec
 8021b6c:	20002aee 	.word	0x20002aee
 8021b70:	20002af0 	.word	0x20002af0
 8021b74:	20002af2 	.word	0x20002af2
 8021b78:	20002af4 	.word	0x20002af4
 8021b7c:	20002af6 	.word	0x20002af6
 8021b80:	20002af8 	.word	0x20002af8
 8021b84:	20002afa 	.word	0x20002afa
 8021b88:	20002afc 	.word	0x20002afc
 8021b8c:	20002afe 	.word	0x20002afe
 8021b90:	20002b00 	.word	0x20002b00
 8021b94:	20002b02 	.word	0x20002b02
 8021b98:	20002b04 	.word	0x20002b04
 8021b9c:	20002b06 	.word	0x20002b06
 8021ba0:	20002b08 	.word	0x20002b08
 8021ba4:	20002b0a 	.word	0x20002b0a
 8021ba8:	20002b0c 	.word	0x20002b0c
 8021bac:	20002b0e 	.word	0x20002b0e
 8021bb0:	20002b10 	.word	0x20002b10
 8021bb4:	20002b12 	.word	0x20002b12
 8021bb8:	20002b14 	.word	0x20002b14
 8021bbc:	20002b16 	.word	0x20002b16
 8021bc0:	20002b18 	.word	0x20002b18
 8021bc4:	20002b1a 	.word	0x20002b1a
 8021bc8:	20002b1c 	.word	0x20002b1c
 8021bcc:	20002b1e 	.word	0x20002b1e
 8021bd0:	20002b20 	.word	0x20002b20
 8021bd4:	20002b22 	.word	0x20002b22
 8021bd8:	20002b24 	.word	0x20002b24
 8021bdc:	20002b26 	.word	0x20002b26
 8021be0:	20002b28 	.word	0x20002b28
 8021be4:	20002b2a 	.word	0x20002b2a
 8021be8:	20002b2c 	.word	0x20002b2c
 8021bec:	20002b2e 	.word	0x20002b2e
 8021bf0:	20002b30 	.word	0x20002b30
 8021bf4:	20002b32 	.word	0x20002b32
 8021bf8:	20002b34 	.word	0x20002b34
 8021bfc:	20002b36 	.word	0x20002b36
 8021c00:	20002b38 	.word	0x20002b38
 8021c04:	20002b3a 	.word	0x20002b3a
 8021c08:	20002b3c 	.word	0x20002b3c
 8021c0c:	20002b3e 	.word	0x20002b3e
 8021c10:	20002b40 	.word	0x20002b40
 8021c14:	20002b42 	.word	0x20002b42
 8021c18:	20002b44 	.word	0x20002b44
 8021c1c:	20002b46 	.word	0x20002b46
 8021c20:	20002b48 	.word	0x20002b48
 8021c24:	20002b4a 	.word	0x20002b4a
 8021c28:	20002b4c 	.word	0x20002b4c
 8021c2c:	20002b4e 	.word	0x20002b4e
 8021c30:	20002b50 	.word	0x20002b50
 8021c34:	20002b52 	.word	0x20002b52
 8021c38:	20002b5e 	.word	0x20002b5e
 8021c3c:	20002b5c 	.word	0x20002b5c
 8021c40:	20002b54 	.word	0x20002b54
 8021c44:	20002b56 	.word	0x20002b56
 8021c48:	20002b58 	.word	0x20002b58
 8021c4c:	20002b5a 	.word	0x20002b5a

08021c50 <uart2_CheckCrc>:


unsigned int uart2_crc_data = 0;

unsigned char uart2_CheckCrc(unsigned char Touch_data)
{
 8021c50:	b480      	push	{r7}
 8021c52:	b085      	sub	sp, #20
 8021c54:	af00      	add	r7, sp, #0
 8021c56:	4603      	mov	r3, r0
 8021c58:	71fb      	strb	r3, [r7, #7]
    unsigned int Read_Buff;

    Read_Buff = (unsigned int)(Touch_data & 0x00FF);
 8021c5a:	79fb      	ldrb	r3, [r7, #7]
 8021c5c:	60fb      	str	r3, [r7, #12]

    if(((Read_Buff ^ uart2_crc_data) & 0x0001) == 0x0001) 	uart2_crc_data = (uart2_crc_data >> 1) ^ 0xA001;
 8021c5e:	4b6c      	ldr	r3, [pc, #432]	@ (8021e10 <uart2_CheckCrc+0x1c0>)
 8021c60:	681a      	ldr	r2, [r3, #0]
 8021c62:	68fb      	ldr	r3, [r7, #12]
 8021c64:	4053      	eors	r3, r2
 8021c66:	f003 0301 	and.w	r3, r3, #1
 8021c6a:	2b00      	cmp	r3, #0
 8021c6c:	d009      	beq.n	8021c82 <uart2_CheckCrc+0x32>
 8021c6e:	4b68      	ldr	r3, [pc, #416]	@ (8021e10 <uart2_CheckCrc+0x1c0>)
 8021c70:	681b      	ldr	r3, [r3, #0]
 8021c72:	085b      	lsrs	r3, r3, #1
 8021c74:	f483 4320 	eor.w	r3, r3, #40960	@ 0xa000
 8021c78:	f083 0301 	eor.w	r3, r3, #1
 8021c7c:	4a64      	ldr	r2, [pc, #400]	@ (8021e10 <uart2_CheckCrc+0x1c0>)
 8021c7e:	6013      	str	r3, [r2, #0]
 8021c80:	e004      	b.n	8021c8c <uart2_CheckCrc+0x3c>
    else                                                	uart2_crc_data >>= 1;
 8021c82:	4b63      	ldr	r3, [pc, #396]	@ (8021e10 <uart2_CheckCrc+0x1c0>)
 8021c84:	681b      	ldr	r3, [r3, #0]
 8021c86:	085b      	lsrs	r3, r3, #1
 8021c88:	4a61      	ldr	r2, [pc, #388]	@ (8021e10 <uart2_CheckCrc+0x1c0>)
 8021c8a:	6013      	str	r3, [r2, #0]
    Read_Buff >>= 1;
 8021c8c:	68fb      	ldr	r3, [r7, #12]
 8021c8e:	085b      	lsrs	r3, r3, #1
 8021c90:	60fb      	str	r3, [r7, #12]

    if(((Read_Buff ^ uart2_crc_data) & 0x0001) == 0x0001) 	uart2_crc_data = (uart2_crc_data >> 1) ^ 0xA001;
 8021c92:	4b5f      	ldr	r3, [pc, #380]	@ (8021e10 <uart2_CheckCrc+0x1c0>)
 8021c94:	681a      	ldr	r2, [r3, #0]
 8021c96:	68fb      	ldr	r3, [r7, #12]
 8021c98:	4053      	eors	r3, r2
 8021c9a:	f003 0301 	and.w	r3, r3, #1
 8021c9e:	2b00      	cmp	r3, #0
 8021ca0:	d009      	beq.n	8021cb6 <uart2_CheckCrc+0x66>
 8021ca2:	4b5b      	ldr	r3, [pc, #364]	@ (8021e10 <uart2_CheckCrc+0x1c0>)
 8021ca4:	681b      	ldr	r3, [r3, #0]
 8021ca6:	085b      	lsrs	r3, r3, #1
 8021ca8:	f483 4320 	eor.w	r3, r3, #40960	@ 0xa000
 8021cac:	f083 0301 	eor.w	r3, r3, #1
 8021cb0:	4a57      	ldr	r2, [pc, #348]	@ (8021e10 <uart2_CheckCrc+0x1c0>)
 8021cb2:	6013      	str	r3, [r2, #0]
 8021cb4:	e004      	b.n	8021cc0 <uart2_CheckCrc+0x70>
    else                                                	uart2_crc_data >>= 1;
 8021cb6:	4b56      	ldr	r3, [pc, #344]	@ (8021e10 <uart2_CheckCrc+0x1c0>)
 8021cb8:	681b      	ldr	r3, [r3, #0]
 8021cba:	085b      	lsrs	r3, r3, #1
 8021cbc:	4a54      	ldr	r2, [pc, #336]	@ (8021e10 <uart2_CheckCrc+0x1c0>)
 8021cbe:	6013      	str	r3, [r2, #0]
    Read_Buff >>= 1;
 8021cc0:	68fb      	ldr	r3, [r7, #12]
 8021cc2:	085b      	lsrs	r3, r3, #1
 8021cc4:	60fb      	str	r3, [r7, #12]

    if(((Read_Buff ^ uart2_crc_data) & 0x0001) == 0x0001) 	uart2_crc_data = (uart2_crc_data >> 1) ^ 0xA001;
 8021cc6:	4b52      	ldr	r3, [pc, #328]	@ (8021e10 <uart2_CheckCrc+0x1c0>)
 8021cc8:	681a      	ldr	r2, [r3, #0]
 8021cca:	68fb      	ldr	r3, [r7, #12]
 8021ccc:	4053      	eors	r3, r2
 8021cce:	f003 0301 	and.w	r3, r3, #1
 8021cd2:	2b00      	cmp	r3, #0
 8021cd4:	d009      	beq.n	8021cea <uart2_CheckCrc+0x9a>
 8021cd6:	4b4e      	ldr	r3, [pc, #312]	@ (8021e10 <uart2_CheckCrc+0x1c0>)
 8021cd8:	681b      	ldr	r3, [r3, #0]
 8021cda:	085b      	lsrs	r3, r3, #1
 8021cdc:	f483 4320 	eor.w	r3, r3, #40960	@ 0xa000
 8021ce0:	f083 0301 	eor.w	r3, r3, #1
 8021ce4:	4a4a      	ldr	r2, [pc, #296]	@ (8021e10 <uart2_CheckCrc+0x1c0>)
 8021ce6:	6013      	str	r3, [r2, #0]
 8021ce8:	e004      	b.n	8021cf4 <uart2_CheckCrc+0xa4>
    else                                                	uart2_crc_data >>= 1;
 8021cea:	4b49      	ldr	r3, [pc, #292]	@ (8021e10 <uart2_CheckCrc+0x1c0>)
 8021cec:	681b      	ldr	r3, [r3, #0]
 8021cee:	085b      	lsrs	r3, r3, #1
 8021cf0:	4a47      	ldr	r2, [pc, #284]	@ (8021e10 <uart2_CheckCrc+0x1c0>)
 8021cf2:	6013      	str	r3, [r2, #0]
    Read_Buff >>= 1;
 8021cf4:	68fb      	ldr	r3, [r7, #12]
 8021cf6:	085b      	lsrs	r3, r3, #1
 8021cf8:	60fb      	str	r3, [r7, #12]

    if(((Read_Buff ^ uart2_crc_data) & 0x0001) == 0x0001) 	uart2_crc_data = (uart2_crc_data >> 1) ^ 0xA001;
 8021cfa:	4b45      	ldr	r3, [pc, #276]	@ (8021e10 <uart2_CheckCrc+0x1c0>)
 8021cfc:	681a      	ldr	r2, [r3, #0]
 8021cfe:	68fb      	ldr	r3, [r7, #12]
 8021d00:	4053      	eors	r3, r2
 8021d02:	f003 0301 	and.w	r3, r3, #1
 8021d06:	2b00      	cmp	r3, #0
 8021d08:	d009      	beq.n	8021d1e <uart2_CheckCrc+0xce>
 8021d0a:	4b41      	ldr	r3, [pc, #260]	@ (8021e10 <uart2_CheckCrc+0x1c0>)
 8021d0c:	681b      	ldr	r3, [r3, #0]
 8021d0e:	085b      	lsrs	r3, r3, #1
 8021d10:	f483 4320 	eor.w	r3, r3, #40960	@ 0xa000
 8021d14:	f083 0301 	eor.w	r3, r3, #1
 8021d18:	4a3d      	ldr	r2, [pc, #244]	@ (8021e10 <uart2_CheckCrc+0x1c0>)
 8021d1a:	6013      	str	r3, [r2, #0]
 8021d1c:	e004      	b.n	8021d28 <uart2_CheckCrc+0xd8>
    else                                                	uart2_crc_data >>= 1;
 8021d1e:	4b3c      	ldr	r3, [pc, #240]	@ (8021e10 <uart2_CheckCrc+0x1c0>)
 8021d20:	681b      	ldr	r3, [r3, #0]
 8021d22:	085b      	lsrs	r3, r3, #1
 8021d24:	4a3a      	ldr	r2, [pc, #232]	@ (8021e10 <uart2_CheckCrc+0x1c0>)
 8021d26:	6013      	str	r3, [r2, #0]
    Read_Buff >>= 1;
 8021d28:	68fb      	ldr	r3, [r7, #12]
 8021d2a:	085b      	lsrs	r3, r3, #1
 8021d2c:	60fb      	str	r3, [r7, #12]

    if(((Read_Buff ^ uart2_crc_data) & 0x0001) == 0x0001) 	uart2_crc_data = (uart2_crc_data >> 1) ^ 0xA001;
 8021d2e:	4b38      	ldr	r3, [pc, #224]	@ (8021e10 <uart2_CheckCrc+0x1c0>)
 8021d30:	681a      	ldr	r2, [r3, #0]
 8021d32:	68fb      	ldr	r3, [r7, #12]
 8021d34:	4053      	eors	r3, r2
 8021d36:	f003 0301 	and.w	r3, r3, #1
 8021d3a:	2b00      	cmp	r3, #0
 8021d3c:	d009      	beq.n	8021d52 <uart2_CheckCrc+0x102>
 8021d3e:	4b34      	ldr	r3, [pc, #208]	@ (8021e10 <uart2_CheckCrc+0x1c0>)
 8021d40:	681b      	ldr	r3, [r3, #0]
 8021d42:	085b      	lsrs	r3, r3, #1
 8021d44:	f483 4320 	eor.w	r3, r3, #40960	@ 0xa000
 8021d48:	f083 0301 	eor.w	r3, r3, #1
 8021d4c:	4a30      	ldr	r2, [pc, #192]	@ (8021e10 <uart2_CheckCrc+0x1c0>)
 8021d4e:	6013      	str	r3, [r2, #0]
 8021d50:	e004      	b.n	8021d5c <uart2_CheckCrc+0x10c>
    else                                                	uart2_crc_data >>= 1;
 8021d52:	4b2f      	ldr	r3, [pc, #188]	@ (8021e10 <uart2_CheckCrc+0x1c0>)
 8021d54:	681b      	ldr	r3, [r3, #0]
 8021d56:	085b      	lsrs	r3, r3, #1
 8021d58:	4a2d      	ldr	r2, [pc, #180]	@ (8021e10 <uart2_CheckCrc+0x1c0>)
 8021d5a:	6013      	str	r3, [r2, #0]
    Read_Buff >>= 1;
 8021d5c:	68fb      	ldr	r3, [r7, #12]
 8021d5e:	085b      	lsrs	r3, r3, #1
 8021d60:	60fb      	str	r3, [r7, #12]

    if(((Read_Buff ^ uart2_crc_data) & 0x0001) == 0x0001) 	uart2_crc_data = (uart2_crc_data >> 1) ^ 0xA001;
 8021d62:	4b2b      	ldr	r3, [pc, #172]	@ (8021e10 <uart2_CheckCrc+0x1c0>)
 8021d64:	681a      	ldr	r2, [r3, #0]
 8021d66:	68fb      	ldr	r3, [r7, #12]
 8021d68:	4053      	eors	r3, r2
 8021d6a:	f003 0301 	and.w	r3, r3, #1
 8021d6e:	2b00      	cmp	r3, #0
 8021d70:	d009      	beq.n	8021d86 <uart2_CheckCrc+0x136>
 8021d72:	4b27      	ldr	r3, [pc, #156]	@ (8021e10 <uart2_CheckCrc+0x1c0>)
 8021d74:	681b      	ldr	r3, [r3, #0]
 8021d76:	085b      	lsrs	r3, r3, #1
 8021d78:	f483 4320 	eor.w	r3, r3, #40960	@ 0xa000
 8021d7c:	f083 0301 	eor.w	r3, r3, #1
 8021d80:	4a23      	ldr	r2, [pc, #140]	@ (8021e10 <uart2_CheckCrc+0x1c0>)
 8021d82:	6013      	str	r3, [r2, #0]
 8021d84:	e004      	b.n	8021d90 <uart2_CheckCrc+0x140>
    else                                                	uart2_crc_data >>= 1;
 8021d86:	4b22      	ldr	r3, [pc, #136]	@ (8021e10 <uart2_CheckCrc+0x1c0>)
 8021d88:	681b      	ldr	r3, [r3, #0]
 8021d8a:	085b      	lsrs	r3, r3, #1
 8021d8c:	4a20      	ldr	r2, [pc, #128]	@ (8021e10 <uart2_CheckCrc+0x1c0>)
 8021d8e:	6013      	str	r3, [r2, #0]
    Read_Buff >>= 1;
 8021d90:	68fb      	ldr	r3, [r7, #12]
 8021d92:	085b      	lsrs	r3, r3, #1
 8021d94:	60fb      	str	r3, [r7, #12]

    if(((Read_Buff ^ uart2_crc_data) & 0x0001) == 0x0001) 	uart2_crc_data = (uart2_crc_data >> 1) ^ 0xA001;
 8021d96:	4b1e      	ldr	r3, [pc, #120]	@ (8021e10 <uart2_CheckCrc+0x1c0>)
 8021d98:	681a      	ldr	r2, [r3, #0]
 8021d9a:	68fb      	ldr	r3, [r7, #12]
 8021d9c:	4053      	eors	r3, r2
 8021d9e:	f003 0301 	and.w	r3, r3, #1
 8021da2:	2b00      	cmp	r3, #0
 8021da4:	d009      	beq.n	8021dba <uart2_CheckCrc+0x16a>
 8021da6:	4b1a      	ldr	r3, [pc, #104]	@ (8021e10 <uart2_CheckCrc+0x1c0>)
 8021da8:	681b      	ldr	r3, [r3, #0]
 8021daa:	085b      	lsrs	r3, r3, #1
 8021dac:	f483 4320 	eor.w	r3, r3, #40960	@ 0xa000
 8021db0:	f083 0301 	eor.w	r3, r3, #1
 8021db4:	4a16      	ldr	r2, [pc, #88]	@ (8021e10 <uart2_CheckCrc+0x1c0>)
 8021db6:	6013      	str	r3, [r2, #0]
 8021db8:	e004      	b.n	8021dc4 <uart2_CheckCrc+0x174>
    else                                                	uart2_crc_data >>= 1;
 8021dba:	4b15      	ldr	r3, [pc, #84]	@ (8021e10 <uart2_CheckCrc+0x1c0>)
 8021dbc:	681b      	ldr	r3, [r3, #0]
 8021dbe:	085b      	lsrs	r3, r3, #1
 8021dc0:	4a13      	ldr	r2, [pc, #76]	@ (8021e10 <uart2_CheckCrc+0x1c0>)
 8021dc2:	6013      	str	r3, [r2, #0]
    Read_Buff >>= 1;
 8021dc4:	68fb      	ldr	r3, [r7, #12]
 8021dc6:	085b      	lsrs	r3, r3, #1
 8021dc8:	60fb      	str	r3, [r7, #12]

    if(((Read_Buff ^ uart2_crc_data) & 0x0001) == 0x0001) 	uart2_crc_data = (uart2_crc_data >> 1) ^ 0xA001;
 8021dca:	4b11      	ldr	r3, [pc, #68]	@ (8021e10 <uart2_CheckCrc+0x1c0>)
 8021dcc:	681a      	ldr	r2, [r3, #0]
 8021dce:	68fb      	ldr	r3, [r7, #12]
 8021dd0:	4053      	eors	r3, r2
 8021dd2:	f003 0301 	and.w	r3, r3, #1
 8021dd6:	2b00      	cmp	r3, #0
 8021dd8:	d009      	beq.n	8021dee <uart2_CheckCrc+0x19e>
 8021dda:	4b0d      	ldr	r3, [pc, #52]	@ (8021e10 <uart2_CheckCrc+0x1c0>)
 8021ddc:	681b      	ldr	r3, [r3, #0]
 8021dde:	085b      	lsrs	r3, r3, #1
 8021de0:	f483 4320 	eor.w	r3, r3, #40960	@ 0xa000
 8021de4:	f083 0301 	eor.w	r3, r3, #1
 8021de8:	4a09      	ldr	r2, [pc, #36]	@ (8021e10 <uart2_CheckCrc+0x1c0>)
 8021dea:	6013      	str	r3, [r2, #0]
 8021dec:	e004      	b.n	8021df8 <uart2_CheckCrc+0x1a8>
    else                                                	uart2_crc_data >>= 1;
 8021dee:	4b08      	ldr	r3, [pc, #32]	@ (8021e10 <uart2_CheckCrc+0x1c0>)
 8021df0:	681b      	ldr	r3, [r3, #0]
 8021df2:	085b      	lsrs	r3, r3, #1
 8021df4:	4a06      	ldr	r2, [pc, #24]	@ (8021e10 <uart2_CheckCrc+0x1c0>)
 8021df6:	6013      	str	r3, [r2, #0]
    Read_Buff >>= 1;
 8021df8:	68fb      	ldr	r3, [r7, #12]
 8021dfa:	085b      	lsrs	r3, r3, #1
 8021dfc:	60fb      	str	r3, [r7, #12]

    return (uart2_crc_data);
 8021dfe:	4b04      	ldr	r3, [pc, #16]	@ (8021e10 <uart2_CheckCrc+0x1c0>)
 8021e00:	681b      	ldr	r3, [r3, #0]
 8021e02:	b2db      	uxtb	r3, r3
}
 8021e04:	4618      	mov	r0, r3
 8021e06:	3714      	adds	r7, #20
 8021e08:	46bd      	mov	sp, r7
 8021e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021e0e:	4770      	bx	lr
 8021e10:	20003010 	.word	0x20003010

08021e14 <iwdgInit>:


static IWDG_HandleTypeDef hiwdg;

bool iwdgInit(void)
{
 8021e14:	b480      	push	{r7}
 8021e16:	af00      	add	r7, sp, #0
	return true;
 8021e18:	2301      	movs	r3, #1
}
 8021e1a:	4618      	mov	r0, r3
 8021e1c:	46bd      	mov	sp, r7
 8021e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021e22:	4770      	bx	lr

08021e24 <iwdgBegin>:

bool iwdgBegin(uint32_t time_ms)
{
 8021e24:	b580      	push	{r7, lr}
 8021e26:	b082      	sub	sp, #8
 8021e28:	af00      	add	r7, sp, #0
 8021e2a:	6078      	str	r0, [r7, #4]
	if(time_ms >= 4095)
 8021e2c:	687b      	ldr	r3, [r7, #4]
 8021e2e:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8021e32:	4293      	cmp	r3, r2
 8021e34:	d901      	bls.n	8021e3a <iwdgBegin+0x16>
		return false;
 8021e36:	2300      	movs	r3, #0
 8021e38:	e011      	b.n	8021e5e <iwdgBegin+0x3a>

	hiwdg.Instance = IWDG;
 8021e3a:	4b0b      	ldr	r3, [pc, #44]	@ (8021e68 <iwdgBegin+0x44>)
 8021e3c:	4a0b      	ldr	r2, [pc, #44]	@ (8021e6c <iwdgBegin+0x48>)
 8021e3e:	601a      	str	r2, [r3, #0]
	hiwdg.Init.Prescaler = IWDG_PRESCALER_32;
 8021e40:	4b09      	ldr	r3, [pc, #36]	@ (8021e68 <iwdgBegin+0x44>)
 8021e42:	2203      	movs	r2, #3
 8021e44:	605a      	str	r2, [r3, #4]
	hiwdg.Init.Reload = time_ms;
 8021e46:	4a08      	ldr	r2, [pc, #32]	@ (8021e68 <iwdgBegin+0x44>)
 8021e48:	687b      	ldr	r3, [r7, #4]
 8021e4a:	6093      	str	r3, [r2, #8]
	if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8021e4c:	4806      	ldr	r0, [pc, #24]	@ (8021e68 <iwdgBegin+0x44>)
 8021e4e:	f7e9 ff20 	bl	800bc92 <HAL_IWDG_Init>
 8021e52:	4603      	mov	r3, r0
 8021e54:	2b00      	cmp	r3, #0
 8021e56:	d001      	beq.n	8021e5c <iwdgBegin+0x38>
	{
		return false;
 8021e58:	2300      	movs	r3, #0
 8021e5a:	e000      	b.n	8021e5e <iwdgBegin+0x3a>
	}
	return true;
 8021e5c:	2301      	movs	r3, #1
}
 8021e5e:	4618      	mov	r0, r3
 8021e60:	3708      	adds	r7, #8
 8021e62:	46bd      	mov	sp, r7
 8021e64:	bd80      	pop	{r7, pc}
 8021e66:	bf00      	nop
 8021e68:	20003014 	.word	0x20003014
 8021e6c:	40003000 	.word	0x40003000

08021e70 <iwdgRefresh>:

bool iwdgRefresh(void)
{
 8021e70:	b580      	push	{r7, lr}
 8021e72:	af00      	add	r7, sp, #0
	HAL_IWDG_Refresh(&hiwdg);
 8021e74:	4802      	ldr	r0, [pc, #8]	@ (8021e80 <iwdgRefresh+0x10>)
 8021e76:	f7e9 ff50 	bl	800bd1a <HAL_IWDG_Refresh>
	return true;
 8021e7a:	2301      	movs	r3, #1
}
 8021e7c:	4618      	mov	r0, r3
 8021e7e:	bd80      	pop	{r7, pc}
 8021e80:	20003014 	.word	0x20003014

08021e84 <uartInit2>:
static uint8_t UART2_buf[UART_BUFFER_MAX];
static uint32_t UART2_in = 0;
static uint32_t UART2_out = 0;

bool uartInit2(void)
{
 8021e84:	b580      	push	{r7, lr}
 8021e86:	af00      	add	r7, sp, #0
	HAL_UART_Receive_DMA(&huart2, &UART2_buf[0], UART_BUFFER_MAX);
 8021e88:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8021e8c:	4903      	ldr	r1, [pc, #12]	@ (8021e9c <uartInit2+0x18>)
 8021e8e:	4804      	ldr	r0, [pc, #16]	@ (8021ea0 <uartInit2+0x1c>)
 8021e90:	f7f6 ffb8 	bl	8018e04 <HAL_UART_Receive_DMA>
	return true;
 8021e94:	2301      	movs	r3, #1
}
 8021e96:	4618      	mov	r0, r3
 8021e98:	bd80      	pop	{r7, pc}
 8021e9a:	bf00      	nop
 8021e9c:	20003020 	.word	0x20003020
 8021ea0:	20000df8 	.word	0x20000df8

08021ea4 <uartWrite>:

uint32_t uartWrite(uint8_t ch, uint8_t *p_data, uint32_t length)
{
 8021ea4:	b580      	push	{r7, lr}
 8021ea6:	b084      	sub	sp, #16
 8021ea8:	af00      	add	r7, sp, #0
 8021eaa:	4603      	mov	r3, r0
 8021eac:	60b9      	str	r1, [r7, #8]
 8021eae:	607a      	str	r2, [r7, #4]
 8021eb0:	73fb      	strb	r3, [r7, #15]
	switch(ch)
 8021eb2:	7bfb      	ldrb	r3, [r7, #15]
 8021eb4:	2b02      	cmp	r3, #2
 8021eb6:	d107      	bne.n	8021ec8 <uartWrite+0x24>
	{
		case 2 :	HAL_UART_Transmit_DMA(&huart2, p_data, length);	break;
 8021eb8:	687b      	ldr	r3, [r7, #4]
 8021eba:	b29b      	uxth	r3, r3
 8021ebc:	461a      	mov	r2, r3
 8021ebe:	68b9      	ldr	r1, [r7, #8]
 8021ec0:	4804      	ldr	r0, [pc, #16]	@ (8021ed4 <uartWrite+0x30>)
 8021ec2:	f7f6 ff23 	bl	8018d0c <HAL_UART_Transmit_DMA>
 8021ec6:	e000      	b.n	8021eca <uartWrite+0x26>

		default : 	break;
 8021ec8:	bf00      	nop
	}
	return 0;
 8021eca:	2300      	movs	r3, #0
}
 8021ecc:	4618      	mov	r0, r3
 8021ece:	3710      	adds	r7, #16
 8021ed0:	46bd      	mov	sp, r7
 8021ed2:	bd80      	pop	{r7, pc}
 8021ed4:	20000df8 	.word	0x20000df8

08021ed8 <uartAvailable>:

uint32_t uartAvailable(uint8_t ch)
{
 8021ed8:	b480      	push	{r7}
 8021eda:	b085      	sub	sp, #20
 8021edc:	af00      	add	r7, sp, #0
 8021ede:	4603      	mov	r3, r0
 8021ee0:	71fb      	strb	r3, [r7, #7]
	uint32_t ret;

	switch(ch)
 8021ee2:	79fb      	ldrb	r3, [r7, #7]
 8021ee4:	2b02      	cmp	r3, #2
 8021ee6:	d110      	bne.n	8021f0a <uartAvailable+0x32>
	{
		case 2 :	UART2_in = (UART_BUFFER_MAX - huart2.hdmarx->Instance->NDTR) % UART_BUFFER_MAX;
 8021ee8:	4b0c      	ldr	r3, [pc, #48]	@ (8021f1c <uartAvailable+0x44>)
 8021eea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8021eec:	681b      	ldr	r3, [r3, #0]
 8021eee:	685b      	ldr	r3, [r3, #4]
 8021ef0:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8021ef4:	b2db      	uxtb	r3, r3
 8021ef6:	4a0a      	ldr	r2, [pc, #40]	@ (8021f20 <uartAvailable+0x48>)
 8021ef8:	6013      	str	r3, [r2, #0]
					ret = (UART_BUFFER_MAX + UART2_in - UART2_out) % UART_BUFFER_MAX;
 8021efa:	4b09      	ldr	r3, [pc, #36]	@ (8021f20 <uartAvailable+0x48>)
 8021efc:	681a      	ldr	r2, [r3, #0]
 8021efe:	4b09      	ldr	r3, [pc, #36]	@ (8021f24 <uartAvailable+0x4c>)
 8021f00:	681b      	ldr	r3, [r3, #0]
 8021f02:	1ad3      	subs	r3, r2, r3
 8021f04:	b2db      	uxtb	r3, r3
 8021f06:	60fb      	str	r3, [r7, #12]
					break;
 8021f08:	e000      	b.n	8021f0c <uartAvailable+0x34>

		default : 	break;
 8021f0a:	bf00      	nop
	}

	return ret;
 8021f0c:	68fb      	ldr	r3, [r7, #12]
}
 8021f0e:	4618      	mov	r0, r3
 8021f10:	3714      	adds	r7, #20
 8021f12:	46bd      	mov	sp, r7
 8021f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021f18:	4770      	bx	lr
 8021f1a:	bf00      	nop
 8021f1c:	20000df8 	.word	0x20000df8
 8021f20:	20003120 	.word	0x20003120
 8021f24:	20003124 	.word	0x20003124

08021f28 <uartRead>:

uint8_t uartRead(uint8_t ch)
{
 8021f28:	b480      	push	{r7}
 8021f2a:	b085      	sub	sp, #20
 8021f2c:	af00      	add	r7, sp, #0
 8021f2e:	4603      	mov	r3, r0
 8021f30:	71fb      	strb	r3, [r7, #7]
	uint8_t ret1;

	switch(ch)
 8021f32:	79fb      	ldrb	r3, [r7, #7]
 8021f34:	2b02      	cmp	r3, #2
 8021f36:	d111      	bne.n	8021f5c <uartRead+0x34>
	{
		case 2 :	if(UART2_out != UART2_in)
 8021f38:	4b0d      	ldr	r3, [pc, #52]	@ (8021f70 <uartRead+0x48>)
 8021f3a:	681a      	ldr	r2, [r3, #0]
 8021f3c:	4b0d      	ldr	r3, [pc, #52]	@ (8021f74 <uartRead+0x4c>)
 8021f3e:	681b      	ldr	r3, [r3, #0]
 8021f40:	429a      	cmp	r2, r3
 8021f42:	d00d      	beq.n	8021f60 <uartRead+0x38>
					{
						ret1 = UART2_buf[UART2_out];
 8021f44:	4b0a      	ldr	r3, [pc, #40]	@ (8021f70 <uartRead+0x48>)
 8021f46:	681b      	ldr	r3, [r3, #0]
 8021f48:	4a0b      	ldr	r2, [pc, #44]	@ (8021f78 <uartRead+0x50>)
 8021f4a:	5cd3      	ldrb	r3, [r2, r3]
 8021f4c:	73fb      	strb	r3, [r7, #15]
						UART2_out = (UART2_out + 1)	% UART_BUFFER_MAX;
 8021f4e:	4b08      	ldr	r3, [pc, #32]	@ (8021f70 <uartRead+0x48>)
 8021f50:	681b      	ldr	r3, [r3, #0]
 8021f52:	3301      	adds	r3, #1
 8021f54:	b2db      	uxtb	r3, r3
 8021f56:	4a06      	ldr	r2, [pc, #24]	@ (8021f70 <uartRead+0x48>)
 8021f58:	6013      	str	r3, [r2, #0]
					}
					break;
 8021f5a:	e001      	b.n	8021f60 <uartRead+0x38>

		default : 	break;
 8021f5c:	bf00      	nop
 8021f5e:	e000      	b.n	8021f62 <uartRead+0x3a>
					break;
 8021f60:	bf00      	nop
	}
	return ret1;
 8021f62:	7bfb      	ldrb	r3, [r7, #15]
}
 8021f64:	4618      	mov	r0, r3
 8021f66:	3714      	adds	r7, #20
 8021f68:	46bd      	mov	sp, r7
 8021f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021f6e:	4770      	bx	lr
 8021f70:	20003124 	.word	0x20003124
 8021f74:	20003120 	.word	0x20003120
 8021f78:	20003020 	.word	0x20003020

08021f7c <exit>:
 8021f7c:	b508      	push	{r3, lr}
 8021f7e:	4b06      	ldr	r3, [pc, #24]	@ (8021f98 <exit+0x1c>)
 8021f80:	4604      	mov	r4, r0
 8021f82:	b113      	cbz	r3, 8021f8a <exit+0xe>
 8021f84:	2100      	movs	r1, #0
 8021f86:	f3af 8000 	nop.w
 8021f8a:	4b04      	ldr	r3, [pc, #16]	@ (8021f9c <exit+0x20>)
 8021f8c:	681b      	ldr	r3, [r3, #0]
 8021f8e:	b103      	cbz	r3, 8021f92 <exit+0x16>
 8021f90:	4798      	blx	r3
 8021f92:	4620      	mov	r0, r4
 8021f94:	f7df fd33 	bl	80019fe <_exit>
 8021f98:	00000000 	.word	0x00000000
 8021f9c:	20003260 	.word	0x20003260

08021fa0 <std>:
 8021fa0:	2300      	movs	r3, #0
 8021fa2:	b510      	push	{r4, lr}
 8021fa4:	4604      	mov	r4, r0
 8021fa6:	e9c0 3300 	strd	r3, r3, [r0]
 8021faa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8021fae:	6083      	str	r3, [r0, #8]
 8021fb0:	8181      	strh	r1, [r0, #12]
 8021fb2:	6643      	str	r3, [r0, #100]	@ 0x64
 8021fb4:	81c2      	strh	r2, [r0, #14]
 8021fb6:	6183      	str	r3, [r0, #24]
 8021fb8:	4619      	mov	r1, r3
 8021fba:	2208      	movs	r2, #8
 8021fbc:	305c      	adds	r0, #92	@ 0x5c
 8021fbe:	f000 f97c 	bl	80222ba <memset>
 8021fc2:	4b0d      	ldr	r3, [pc, #52]	@ (8021ff8 <std+0x58>)
 8021fc4:	6263      	str	r3, [r4, #36]	@ 0x24
 8021fc6:	4b0d      	ldr	r3, [pc, #52]	@ (8021ffc <std+0x5c>)
 8021fc8:	62a3      	str	r3, [r4, #40]	@ 0x28
 8021fca:	4b0d      	ldr	r3, [pc, #52]	@ (8022000 <std+0x60>)
 8021fcc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8021fce:	4b0d      	ldr	r3, [pc, #52]	@ (8022004 <std+0x64>)
 8021fd0:	6323      	str	r3, [r4, #48]	@ 0x30
 8021fd2:	4b0d      	ldr	r3, [pc, #52]	@ (8022008 <std+0x68>)
 8021fd4:	6224      	str	r4, [r4, #32]
 8021fd6:	429c      	cmp	r4, r3
 8021fd8:	d006      	beq.n	8021fe8 <std+0x48>
 8021fda:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8021fde:	4294      	cmp	r4, r2
 8021fe0:	d002      	beq.n	8021fe8 <std+0x48>
 8021fe2:	33d0      	adds	r3, #208	@ 0xd0
 8021fe4:	429c      	cmp	r4, r3
 8021fe6:	d105      	bne.n	8021ff4 <std+0x54>
 8021fe8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8021fec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8021ff0:	f000 ba3b 	b.w	802246a <__retarget_lock_init_recursive>
 8021ff4:	bd10      	pop	{r4, pc}
 8021ff6:	bf00      	nop
 8021ff8:	08022231 	.word	0x08022231
 8021ffc:	08022257 	.word	0x08022257
 8022000:	0802228f 	.word	0x0802228f
 8022004:	080222b3 	.word	0x080222b3
 8022008:	20003128 	.word	0x20003128

0802200c <stdio_exit_handler>:
 802200c:	4a02      	ldr	r2, [pc, #8]	@ (8022018 <stdio_exit_handler+0xc>)
 802200e:	4903      	ldr	r1, [pc, #12]	@ (802201c <stdio_exit_handler+0x10>)
 8022010:	4803      	ldr	r0, [pc, #12]	@ (8022020 <stdio_exit_handler+0x14>)
 8022012:	f000 b8ef 	b.w	80221f4 <_fwalk_sglue>
 8022016:	bf00      	nop
 8022018:	20000ac0 	.word	0x20000ac0
 802201c:	08022779 	.word	0x08022779
 8022020:	20000ad0 	.word	0x20000ad0

08022024 <cleanup_stdio>:
 8022024:	6841      	ldr	r1, [r0, #4]
 8022026:	4b0c      	ldr	r3, [pc, #48]	@ (8022058 <cleanup_stdio+0x34>)
 8022028:	4299      	cmp	r1, r3
 802202a:	b510      	push	{r4, lr}
 802202c:	4604      	mov	r4, r0
 802202e:	d001      	beq.n	8022034 <cleanup_stdio+0x10>
 8022030:	f000 fba2 	bl	8022778 <_fflush_r>
 8022034:	68a1      	ldr	r1, [r4, #8]
 8022036:	4b09      	ldr	r3, [pc, #36]	@ (802205c <cleanup_stdio+0x38>)
 8022038:	4299      	cmp	r1, r3
 802203a:	d002      	beq.n	8022042 <cleanup_stdio+0x1e>
 802203c:	4620      	mov	r0, r4
 802203e:	f000 fb9b 	bl	8022778 <_fflush_r>
 8022042:	68e1      	ldr	r1, [r4, #12]
 8022044:	4b06      	ldr	r3, [pc, #24]	@ (8022060 <cleanup_stdio+0x3c>)
 8022046:	4299      	cmp	r1, r3
 8022048:	d004      	beq.n	8022054 <cleanup_stdio+0x30>
 802204a:	4620      	mov	r0, r4
 802204c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8022050:	f000 bb92 	b.w	8022778 <_fflush_r>
 8022054:	bd10      	pop	{r4, pc}
 8022056:	bf00      	nop
 8022058:	20003128 	.word	0x20003128
 802205c:	20003190 	.word	0x20003190
 8022060:	200031f8 	.word	0x200031f8

08022064 <__fp_lock>:
 8022064:	b508      	push	{r3, lr}
 8022066:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 8022068:	07da      	lsls	r2, r3, #31
 802206a:	d405      	bmi.n	8022078 <__fp_lock+0x14>
 802206c:	898b      	ldrh	r3, [r1, #12]
 802206e:	059b      	lsls	r3, r3, #22
 8022070:	d402      	bmi.n	8022078 <__fp_lock+0x14>
 8022072:	6d88      	ldr	r0, [r1, #88]	@ 0x58
 8022074:	f000 f9fd 	bl	8022472 <__retarget_lock_acquire_recursive>
 8022078:	2000      	movs	r0, #0
 802207a:	bd08      	pop	{r3, pc}

0802207c <__fp_unlock>:
 802207c:	b508      	push	{r3, lr}
 802207e:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 8022080:	07da      	lsls	r2, r3, #31
 8022082:	d405      	bmi.n	8022090 <__fp_unlock+0x14>
 8022084:	898b      	ldrh	r3, [r1, #12]
 8022086:	059b      	lsls	r3, r3, #22
 8022088:	d402      	bmi.n	8022090 <__fp_unlock+0x14>
 802208a:	6d88      	ldr	r0, [r1, #88]	@ 0x58
 802208c:	f000 f9f7 	bl	802247e <__retarget_lock_release_recursive>
 8022090:	2000      	movs	r0, #0
 8022092:	bd08      	pop	{r3, pc}

08022094 <global_stdio_init.part.0>:
 8022094:	b510      	push	{r4, lr}
 8022096:	4b0b      	ldr	r3, [pc, #44]	@ (80220c4 <global_stdio_init.part.0+0x30>)
 8022098:	4c0b      	ldr	r4, [pc, #44]	@ (80220c8 <global_stdio_init.part.0+0x34>)
 802209a:	4a0c      	ldr	r2, [pc, #48]	@ (80220cc <global_stdio_init.part.0+0x38>)
 802209c:	601a      	str	r2, [r3, #0]
 802209e:	4620      	mov	r0, r4
 80220a0:	2200      	movs	r2, #0
 80220a2:	2104      	movs	r1, #4
 80220a4:	f7ff ff7c 	bl	8021fa0 <std>
 80220a8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80220ac:	2201      	movs	r2, #1
 80220ae:	2109      	movs	r1, #9
 80220b0:	f7ff ff76 	bl	8021fa0 <std>
 80220b4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80220b8:	2202      	movs	r2, #2
 80220ba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80220be:	2112      	movs	r1, #18
 80220c0:	f7ff bf6e 	b.w	8021fa0 <std>
 80220c4:	20003260 	.word	0x20003260
 80220c8:	20003128 	.word	0x20003128
 80220cc:	0802200d 	.word	0x0802200d

080220d0 <__sfp_lock_acquire>:
 80220d0:	4801      	ldr	r0, [pc, #4]	@ (80220d8 <__sfp_lock_acquire+0x8>)
 80220d2:	f000 b9ce 	b.w	8022472 <__retarget_lock_acquire_recursive>
 80220d6:	bf00      	nop
 80220d8:	2000326f 	.word	0x2000326f

080220dc <__sfp_lock_release>:
 80220dc:	4801      	ldr	r0, [pc, #4]	@ (80220e4 <__sfp_lock_release+0x8>)
 80220de:	f000 b9ce 	b.w	802247e <__retarget_lock_release_recursive>
 80220e2:	bf00      	nop
 80220e4:	2000326f 	.word	0x2000326f

080220e8 <__sfp>:
 80220e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80220ea:	4607      	mov	r7, r0
 80220ec:	f7ff fff0 	bl	80220d0 <__sfp_lock_acquire>
 80220f0:	4b23      	ldr	r3, [pc, #140]	@ (8022180 <__sfp+0x98>)
 80220f2:	681b      	ldr	r3, [r3, #0]
 80220f4:	b90b      	cbnz	r3, 80220fa <__sfp+0x12>
 80220f6:	f7ff ffcd 	bl	8022094 <global_stdio_init.part.0>
 80220fa:	4e22      	ldr	r6, [pc, #136]	@ (8022184 <__sfp+0x9c>)
 80220fc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8022100:	3b01      	subs	r3, #1
 8022102:	d50f      	bpl.n	8022124 <__sfp+0x3c>
 8022104:	6835      	ldr	r5, [r6, #0]
 8022106:	2d00      	cmp	r5, #0
 8022108:	d137      	bne.n	802217a <__sfp+0x92>
 802210a:	f44f 71d6 	mov.w	r1, #428	@ 0x1ac
 802210e:	4638      	mov	r0, r7
 8022110:	f000 fa22 	bl	8022558 <_malloc_r>
 8022114:	4604      	mov	r4, r0
 8022116:	bb28      	cbnz	r0, 8022164 <__sfp+0x7c>
 8022118:	6030      	str	r0, [r6, #0]
 802211a:	f7ff ffdf 	bl	80220dc <__sfp_lock_release>
 802211e:	230c      	movs	r3, #12
 8022120:	603b      	str	r3, [r7, #0]
 8022122:	e01b      	b.n	802215c <__sfp+0x74>
 8022124:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8022128:	b9d5      	cbnz	r5, 8022160 <__sfp+0x78>
 802212a:	4b17      	ldr	r3, [pc, #92]	@ (8022188 <__sfp+0xa0>)
 802212c:	60e3      	str	r3, [r4, #12]
 802212e:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8022132:	6665      	str	r5, [r4, #100]	@ 0x64
 8022134:	f000 f999 	bl	802246a <__retarget_lock_init_recursive>
 8022138:	f7ff ffd0 	bl	80220dc <__sfp_lock_release>
 802213c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8022140:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8022144:	6025      	str	r5, [r4, #0]
 8022146:	61a5      	str	r5, [r4, #24]
 8022148:	2208      	movs	r2, #8
 802214a:	4629      	mov	r1, r5
 802214c:	f104 005c 	add.w	r0, r4, #92	@ 0x5c
 8022150:	f000 f8b3 	bl	80222ba <memset>
 8022154:	e9c4 550d 	strd	r5, r5, [r4, #52]	@ 0x34
 8022158:	e9c4 5512 	strd	r5, r5, [r4, #72]	@ 0x48
 802215c:	4620      	mov	r0, r4
 802215e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8022160:	3468      	adds	r4, #104	@ 0x68
 8022162:	e7cd      	b.n	8022100 <__sfp+0x18>
 8022164:	2304      	movs	r3, #4
 8022166:	6005      	str	r5, [r0, #0]
 8022168:	6043      	str	r3, [r0, #4]
 802216a:	300c      	adds	r0, #12
 802216c:	60a0      	str	r0, [r4, #8]
 802216e:	f44f 72d0 	mov.w	r2, #416	@ 0x1a0
 8022172:	4629      	mov	r1, r5
 8022174:	f000 f8a1 	bl	80222ba <memset>
 8022178:	6034      	str	r4, [r6, #0]
 802217a:	6836      	ldr	r6, [r6, #0]
 802217c:	e7be      	b.n	80220fc <__sfp+0x14>
 802217e:	bf00      	nop
 8022180:	20003260 	.word	0x20003260
 8022184:	20000ac0 	.word	0x20000ac0
 8022188:	ffff0001 	.word	0xffff0001

0802218c <__sinit>:
 802218c:	b510      	push	{r4, lr}
 802218e:	4604      	mov	r4, r0
 8022190:	f7ff ff9e 	bl	80220d0 <__sfp_lock_acquire>
 8022194:	6a23      	ldr	r3, [r4, #32]
 8022196:	b11b      	cbz	r3, 80221a0 <__sinit+0x14>
 8022198:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 802219c:	f7ff bf9e 	b.w	80220dc <__sfp_lock_release>
 80221a0:	4b04      	ldr	r3, [pc, #16]	@ (80221b4 <__sinit+0x28>)
 80221a2:	6223      	str	r3, [r4, #32]
 80221a4:	4b04      	ldr	r3, [pc, #16]	@ (80221b8 <__sinit+0x2c>)
 80221a6:	681b      	ldr	r3, [r3, #0]
 80221a8:	2b00      	cmp	r3, #0
 80221aa:	d1f5      	bne.n	8022198 <__sinit+0xc>
 80221ac:	f7ff ff72 	bl	8022094 <global_stdio_init.part.0>
 80221b0:	e7f2      	b.n	8022198 <__sinit+0xc>
 80221b2:	bf00      	nop
 80221b4:	08022025 	.word	0x08022025
 80221b8:	20003260 	.word	0x20003260

080221bc <__fp_lock_all>:
 80221bc:	b508      	push	{r3, lr}
 80221be:	f7ff ff87 	bl	80220d0 <__sfp_lock_acquire>
 80221c2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80221c6:	4a02      	ldr	r2, [pc, #8]	@ (80221d0 <__fp_lock_all+0x14>)
 80221c8:	4902      	ldr	r1, [pc, #8]	@ (80221d4 <__fp_lock_all+0x18>)
 80221ca:	2000      	movs	r0, #0
 80221cc:	f000 b812 	b.w	80221f4 <_fwalk_sglue>
 80221d0:	20000ac0 	.word	0x20000ac0
 80221d4:	08022065 	.word	0x08022065

080221d8 <__fp_unlock_all>:
 80221d8:	b508      	push	{r3, lr}
 80221da:	4a04      	ldr	r2, [pc, #16]	@ (80221ec <__fp_unlock_all+0x14>)
 80221dc:	4904      	ldr	r1, [pc, #16]	@ (80221f0 <__fp_unlock_all+0x18>)
 80221de:	2000      	movs	r0, #0
 80221e0:	f000 f808 	bl	80221f4 <_fwalk_sglue>
 80221e4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80221e8:	f7ff bf78 	b.w	80220dc <__sfp_lock_release>
 80221ec:	20000ac0 	.word	0x20000ac0
 80221f0:	0802207d 	.word	0x0802207d

080221f4 <_fwalk_sglue>:
 80221f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80221f8:	4607      	mov	r7, r0
 80221fa:	4688      	mov	r8, r1
 80221fc:	4614      	mov	r4, r2
 80221fe:	2600      	movs	r6, #0
 8022200:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8022204:	f1b9 0901 	subs.w	r9, r9, #1
 8022208:	d505      	bpl.n	8022216 <_fwalk_sglue+0x22>
 802220a:	6824      	ldr	r4, [r4, #0]
 802220c:	2c00      	cmp	r4, #0
 802220e:	d1f7      	bne.n	8022200 <_fwalk_sglue+0xc>
 8022210:	4630      	mov	r0, r6
 8022212:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8022216:	89ab      	ldrh	r3, [r5, #12]
 8022218:	2b01      	cmp	r3, #1
 802221a:	d907      	bls.n	802222c <_fwalk_sglue+0x38>
 802221c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8022220:	3301      	adds	r3, #1
 8022222:	d003      	beq.n	802222c <_fwalk_sglue+0x38>
 8022224:	4629      	mov	r1, r5
 8022226:	4638      	mov	r0, r7
 8022228:	47c0      	blx	r8
 802222a:	4306      	orrs	r6, r0
 802222c:	3568      	adds	r5, #104	@ 0x68
 802222e:	e7e9      	b.n	8022204 <_fwalk_sglue+0x10>

08022230 <__sread>:
 8022230:	b510      	push	{r4, lr}
 8022232:	460c      	mov	r4, r1
 8022234:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8022238:	f000 f8c8 	bl	80223cc <_read_r>
 802223c:	2800      	cmp	r0, #0
 802223e:	bfab      	itete	ge
 8022240:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8022242:	89a3      	ldrhlt	r3, [r4, #12]
 8022244:	181b      	addge	r3, r3, r0
 8022246:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 802224a:	bfac      	ite	ge
 802224c:	6563      	strge	r3, [r4, #84]	@ 0x54
 802224e:	81a3      	strhlt	r3, [r4, #12]
 8022250:	bd10      	pop	{r4, pc}

08022252 <__seofread>:
 8022252:	2000      	movs	r0, #0
 8022254:	4770      	bx	lr

08022256 <__swrite>:
 8022256:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 802225a:	461f      	mov	r7, r3
 802225c:	898b      	ldrh	r3, [r1, #12]
 802225e:	05db      	lsls	r3, r3, #23
 8022260:	4605      	mov	r5, r0
 8022262:	460c      	mov	r4, r1
 8022264:	4616      	mov	r6, r2
 8022266:	d505      	bpl.n	8022274 <__swrite+0x1e>
 8022268:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 802226c:	2302      	movs	r3, #2
 802226e:	2200      	movs	r2, #0
 8022270:	f000 f89a 	bl	80223a8 <_lseek_r>
 8022274:	89a3      	ldrh	r3, [r4, #12]
 8022276:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 802227a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 802227e:	81a3      	strh	r3, [r4, #12]
 8022280:	4632      	mov	r2, r6
 8022282:	463b      	mov	r3, r7
 8022284:	4628      	mov	r0, r5
 8022286:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 802228a:	f000 b8b1 	b.w	80223f0 <_write_r>

0802228e <__sseek>:
 802228e:	b510      	push	{r4, lr}
 8022290:	460c      	mov	r4, r1
 8022292:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8022296:	f000 f887 	bl	80223a8 <_lseek_r>
 802229a:	1c43      	adds	r3, r0, #1
 802229c:	89a3      	ldrh	r3, [r4, #12]
 802229e:	bf15      	itete	ne
 80222a0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80222a2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80222a6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80222aa:	81a3      	strheq	r3, [r4, #12]
 80222ac:	bf18      	it	ne
 80222ae:	81a3      	strhne	r3, [r4, #12]
 80222b0:	bd10      	pop	{r4, pc}

080222b2 <__sclose>:
 80222b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80222b6:	f000 b809 	b.w	80222cc <_close_r>

080222ba <memset>:
 80222ba:	4402      	add	r2, r0
 80222bc:	4603      	mov	r3, r0
 80222be:	4293      	cmp	r3, r2
 80222c0:	d100      	bne.n	80222c4 <memset+0xa>
 80222c2:	4770      	bx	lr
 80222c4:	f803 1b01 	strb.w	r1, [r3], #1
 80222c8:	e7f9      	b.n	80222be <memset+0x4>
	...

080222cc <_close_r>:
 80222cc:	b538      	push	{r3, r4, r5, lr}
 80222ce:	4d06      	ldr	r5, [pc, #24]	@ (80222e8 <_close_r+0x1c>)
 80222d0:	2300      	movs	r3, #0
 80222d2:	4604      	mov	r4, r0
 80222d4:	4608      	mov	r0, r1
 80222d6:	602b      	str	r3, [r5, #0]
 80222d8:	f7df fbd5 	bl	8001a86 <_close>
 80222dc:	1c43      	adds	r3, r0, #1
 80222de:	d102      	bne.n	80222e6 <_close_r+0x1a>
 80222e0:	682b      	ldr	r3, [r5, #0]
 80222e2:	b103      	cbz	r3, 80222e6 <_close_r+0x1a>
 80222e4:	6023      	str	r3, [r4, #0]
 80222e6:	bd38      	pop	{r3, r4, r5, pc}
 80222e8:	20003264 	.word	0x20003264

080222ec <_reclaim_reent>:
 80222ec:	4b2d      	ldr	r3, [pc, #180]	@ (80223a4 <_reclaim_reent+0xb8>)
 80222ee:	681b      	ldr	r3, [r3, #0]
 80222f0:	4283      	cmp	r3, r0
 80222f2:	b570      	push	{r4, r5, r6, lr}
 80222f4:	4604      	mov	r4, r0
 80222f6:	d053      	beq.n	80223a0 <_reclaim_reent+0xb4>
 80222f8:	69c3      	ldr	r3, [r0, #28]
 80222fa:	b31b      	cbz	r3, 8022344 <_reclaim_reent+0x58>
 80222fc:	68db      	ldr	r3, [r3, #12]
 80222fe:	b163      	cbz	r3, 802231a <_reclaim_reent+0x2e>
 8022300:	2500      	movs	r5, #0
 8022302:	69e3      	ldr	r3, [r4, #28]
 8022304:	68db      	ldr	r3, [r3, #12]
 8022306:	5959      	ldr	r1, [r3, r5]
 8022308:	b9b1      	cbnz	r1, 8022338 <_reclaim_reent+0x4c>
 802230a:	3504      	adds	r5, #4
 802230c:	2d80      	cmp	r5, #128	@ 0x80
 802230e:	d1f8      	bne.n	8022302 <_reclaim_reent+0x16>
 8022310:	69e3      	ldr	r3, [r4, #28]
 8022312:	4620      	mov	r0, r4
 8022314:	68d9      	ldr	r1, [r3, #12]
 8022316:	f000 f8b3 	bl	8022480 <_free_r>
 802231a:	69e3      	ldr	r3, [r4, #28]
 802231c:	6819      	ldr	r1, [r3, #0]
 802231e:	b111      	cbz	r1, 8022326 <_reclaim_reent+0x3a>
 8022320:	4620      	mov	r0, r4
 8022322:	f000 f8ad 	bl	8022480 <_free_r>
 8022326:	69e3      	ldr	r3, [r4, #28]
 8022328:	689d      	ldr	r5, [r3, #8]
 802232a:	b15d      	cbz	r5, 8022344 <_reclaim_reent+0x58>
 802232c:	4629      	mov	r1, r5
 802232e:	4620      	mov	r0, r4
 8022330:	682d      	ldr	r5, [r5, #0]
 8022332:	f000 f8a5 	bl	8022480 <_free_r>
 8022336:	e7f8      	b.n	802232a <_reclaim_reent+0x3e>
 8022338:	680e      	ldr	r6, [r1, #0]
 802233a:	4620      	mov	r0, r4
 802233c:	f000 f8a0 	bl	8022480 <_free_r>
 8022340:	4631      	mov	r1, r6
 8022342:	e7e1      	b.n	8022308 <_reclaim_reent+0x1c>
 8022344:	6961      	ldr	r1, [r4, #20]
 8022346:	b111      	cbz	r1, 802234e <_reclaim_reent+0x62>
 8022348:	4620      	mov	r0, r4
 802234a:	f000 f899 	bl	8022480 <_free_r>
 802234e:	69e1      	ldr	r1, [r4, #28]
 8022350:	b111      	cbz	r1, 8022358 <_reclaim_reent+0x6c>
 8022352:	4620      	mov	r0, r4
 8022354:	f000 f894 	bl	8022480 <_free_r>
 8022358:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 802235a:	b111      	cbz	r1, 8022362 <_reclaim_reent+0x76>
 802235c:	4620      	mov	r0, r4
 802235e:	f000 f88f 	bl	8022480 <_free_r>
 8022362:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8022364:	b111      	cbz	r1, 802236c <_reclaim_reent+0x80>
 8022366:	4620      	mov	r0, r4
 8022368:	f000 f88a 	bl	8022480 <_free_r>
 802236c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 802236e:	b111      	cbz	r1, 8022376 <_reclaim_reent+0x8a>
 8022370:	4620      	mov	r0, r4
 8022372:	f000 f885 	bl	8022480 <_free_r>
 8022376:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8022378:	b111      	cbz	r1, 8022380 <_reclaim_reent+0x94>
 802237a:	4620      	mov	r0, r4
 802237c:	f000 f880 	bl	8022480 <_free_r>
 8022380:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8022382:	b111      	cbz	r1, 802238a <_reclaim_reent+0x9e>
 8022384:	4620      	mov	r0, r4
 8022386:	f000 f87b 	bl	8022480 <_free_r>
 802238a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 802238c:	b111      	cbz	r1, 8022394 <_reclaim_reent+0xa8>
 802238e:	4620      	mov	r0, r4
 8022390:	f000 f876 	bl	8022480 <_free_r>
 8022394:	6a23      	ldr	r3, [r4, #32]
 8022396:	b11b      	cbz	r3, 80223a0 <_reclaim_reent+0xb4>
 8022398:	4620      	mov	r0, r4
 802239a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 802239e:	4718      	bx	r3
 80223a0:	bd70      	pop	{r4, r5, r6, pc}
 80223a2:	bf00      	nop
 80223a4:	20000acc 	.word	0x20000acc

080223a8 <_lseek_r>:
 80223a8:	b538      	push	{r3, r4, r5, lr}
 80223aa:	4d07      	ldr	r5, [pc, #28]	@ (80223c8 <_lseek_r+0x20>)
 80223ac:	4604      	mov	r4, r0
 80223ae:	4608      	mov	r0, r1
 80223b0:	4611      	mov	r1, r2
 80223b2:	2200      	movs	r2, #0
 80223b4:	602a      	str	r2, [r5, #0]
 80223b6:	461a      	mov	r2, r3
 80223b8:	f7df fb8c 	bl	8001ad4 <_lseek>
 80223bc:	1c43      	adds	r3, r0, #1
 80223be:	d102      	bne.n	80223c6 <_lseek_r+0x1e>
 80223c0:	682b      	ldr	r3, [r5, #0]
 80223c2:	b103      	cbz	r3, 80223c6 <_lseek_r+0x1e>
 80223c4:	6023      	str	r3, [r4, #0]
 80223c6:	bd38      	pop	{r3, r4, r5, pc}
 80223c8:	20003264 	.word	0x20003264

080223cc <_read_r>:
 80223cc:	b538      	push	{r3, r4, r5, lr}
 80223ce:	4d07      	ldr	r5, [pc, #28]	@ (80223ec <_read_r+0x20>)
 80223d0:	4604      	mov	r4, r0
 80223d2:	4608      	mov	r0, r1
 80223d4:	4611      	mov	r1, r2
 80223d6:	2200      	movs	r2, #0
 80223d8:	602a      	str	r2, [r5, #0]
 80223da:	461a      	mov	r2, r3
 80223dc:	f7df fb1a 	bl	8001a14 <_read>
 80223e0:	1c43      	adds	r3, r0, #1
 80223e2:	d102      	bne.n	80223ea <_read_r+0x1e>
 80223e4:	682b      	ldr	r3, [r5, #0]
 80223e6:	b103      	cbz	r3, 80223ea <_read_r+0x1e>
 80223e8:	6023      	str	r3, [r4, #0]
 80223ea:	bd38      	pop	{r3, r4, r5, pc}
 80223ec:	20003264 	.word	0x20003264

080223f0 <_write_r>:
 80223f0:	b538      	push	{r3, r4, r5, lr}
 80223f2:	4d07      	ldr	r5, [pc, #28]	@ (8022410 <_write_r+0x20>)
 80223f4:	4604      	mov	r4, r0
 80223f6:	4608      	mov	r0, r1
 80223f8:	4611      	mov	r1, r2
 80223fa:	2200      	movs	r2, #0
 80223fc:	602a      	str	r2, [r5, #0]
 80223fe:	461a      	mov	r2, r3
 8022400:	f7df fb25 	bl	8001a4e <_write>
 8022404:	1c43      	adds	r3, r0, #1
 8022406:	d102      	bne.n	802240e <_write_r+0x1e>
 8022408:	682b      	ldr	r3, [r5, #0]
 802240a:	b103      	cbz	r3, 802240e <_write_r+0x1e>
 802240c:	6023      	str	r3, [r4, #0]
 802240e:	bd38      	pop	{r3, r4, r5, pc}
 8022410:	20003264 	.word	0x20003264

08022414 <__errno>:
 8022414:	4b01      	ldr	r3, [pc, #4]	@ (802241c <__errno+0x8>)
 8022416:	6818      	ldr	r0, [r3, #0]
 8022418:	4770      	bx	lr
 802241a:	bf00      	nop
 802241c:	20000acc 	.word	0x20000acc

08022420 <__libc_init_array>:
 8022420:	b570      	push	{r4, r5, r6, lr}
 8022422:	4d0d      	ldr	r5, [pc, #52]	@ (8022458 <__libc_init_array+0x38>)
 8022424:	4c0d      	ldr	r4, [pc, #52]	@ (802245c <__libc_init_array+0x3c>)
 8022426:	1b64      	subs	r4, r4, r5
 8022428:	10a4      	asrs	r4, r4, #2
 802242a:	2600      	movs	r6, #0
 802242c:	42a6      	cmp	r6, r4
 802242e:	d109      	bne.n	8022444 <__libc_init_array+0x24>
 8022430:	4d0b      	ldr	r5, [pc, #44]	@ (8022460 <__libc_init_array+0x40>)
 8022432:	4c0c      	ldr	r4, [pc, #48]	@ (8022464 <__libc_init_array+0x44>)
 8022434:	f002 feae 	bl	8025194 <_init>
 8022438:	1b64      	subs	r4, r4, r5
 802243a:	10a4      	asrs	r4, r4, #2
 802243c:	2600      	movs	r6, #0
 802243e:	42a6      	cmp	r6, r4
 8022440:	d105      	bne.n	802244e <__libc_init_array+0x2e>
 8022442:	bd70      	pop	{r4, r5, r6, pc}
 8022444:	f855 3b04 	ldr.w	r3, [r5], #4
 8022448:	4798      	blx	r3
 802244a:	3601      	adds	r6, #1
 802244c:	e7ee      	b.n	802242c <__libc_init_array+0xc>
 802244e:	f855 3b04 	ldr.w	r3, [r5], #4
 8022452:	4798      	blx	r3
 8022454:	3601      	adds	r6, #1
 8022456:	e7f2      	b.n	802243e <__libc_init_array+0x1e>
 8022458:	08025858 	.word	0x08025858
 802245c:	08025858 	.word	0x08025858
 8022460:	08025858 	.word	0x08025858
 8022464:	0802585c 	.word	0x0802585c

08022468 <__retarget_lock_init>:
 8022468:	4770      	bx	lr

0802246a <__retarget_lock_init_recursive>:
 802246a:	4770      	bx	lr

0802246c <__retarget_lock_close>:
 802246c:	4770      	bx	lr

0802246e <__retarget_lock_close_recursive>:
 802246e:	4770      	bx	lr

08022470 <__retarget_lock_acquire>:
 8022470:	4770      	bx	lr

08022472 <__retarget_lock_acquire_recursive>:
 8022472:	4770      	bx	lr

08022474 <__retarget_lock_try_acquire>:
 8022474:	2001      	movs	r0, #1
 8022476:	4770      	bx	lr

08022478 <__retarget_lock_try_acquire_recursive>:
 8022478:	2001      	movs	r0, #1
 802247a:	4770      	bx	lr

0802247c <__retarget_lock_release>:
 802247c:	4770      	bx	lr

0802247e <__retarget_lock_release_recursive>:
 802247e:	4770      	bx	lr

08022480 <_free_r>:
 8022480:	b538      	push	{r3, r4, r5, lr}
 8022482:	4605      	mov	r5, r0
 8022484:	2900      	cmp	r1, #0
 8022486:	d041      	beq.n	802250c <_free_r+0x8c>
 8022488:	f851 3c04 	ldr.w	r3, [r1, #-4]
 802248c:	1f0c      	subs	r4, r1, #4
 802248e:	2b00      	cmp	r3, #0
 8022490:	bfb8      	it	lt
 8022492:	18e4      	addlt	r4, r4, r3
 8022494:	f000 f8e0 	bl	8022658 <__malloc_lock>
 8022498:	4a1d      	ldr	r2, [pc, #116]	@ (8022510 <_free_r+0x90>)
 802249a:	6813      	ldr	r3, [r2, #0]
 802249c:	b933      	cbnz	r3, 80224ac <_free_r+0x2c>
 802249e:	6063      	str	r3, [r4, #4]
 80224a0:	6014      	str	r4, [r2, #0]
 80224a2:	4628      	mov	r0, r5
 80224a4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80224a8:	f000 b8dc 	b.w	8022664 <__malloc_unlock>
 80224ac:	42a3      	cmp	r3, r4
 80224ae:	d908      	bls.n	80224c2 <_free_r+0x42>
 80224b0:	6820      	ldr	r0, [r4, #0]
 80224b2:	1821      	adds	r1, r4, r0
 80224b4:	428b      	cmp	r3, r1
 80224b6:	bf01      	itttt	eq
 80224b8:	6819      	ldreq	r1, [r3, #0]
 80224ba:	685b      	ldreq	r3, [r3, #4]
 80224bc:	1809      	addeq	r1, r1, r0
 80224be:	6021      	streq	r1, [r4, #0]
 80224c0:	e7ed      	b.n	802249e <_free_r+0x1e>
 80224c2:	461a      	mov	r2, r3
 80224c4:	685b      	ldr	r3, [r3, #4]
 80224c6:	b10b      	cbz	r3, 80224cc <_free_r+0x4c>
 80224c8:	42a3      	cmp	r3, r4
 80224ca:	d9fa      	bls.n	80224c2 <_free_r+0x42>
 80224cc:	6811      	ldr	r1, [r2, #0]
 80224ce:	1850      	adds	r0, r2, r1
 80224d0:	42a0      	cmp	r0, r4
 80224d2:	d10b      	bne.n	80224ec <_free_r+0x6c>
 80224d4:	6820      	ldr	r0, [r4, #0]
 80224d6:	4401      	add	r1, r0
 80224d8:	1850      	adds	r0, r2, r1
 80224da:	4283      	cmp	r3, r0
 80224dc:	6011      	str	r1, [r2, #0]
 80224de:	d1e0      	bne.n	80224a2 <_free_r+0x22>
 80224e0:	6818      	ldr	r0, [r3, #0]
 80224e2:	685b      	ldr	r3, [r3, #4]
 80224e4:	6053      	str	r3, [r2, #4]
 80224e6:	4408      	add	r0, r1
 80224e8:	6010      	str	r0, [r2, #0]
 80224ea:	e7da      	b.n	80224a2 <_free_r+0x22>
 80224ec:	d902      	bls.n	80224f4 <_free_r+0x74>
 80224ee:	230c      	movs	r3, #12
 80224f0:	602b      	str	r3, [r5, #0]
 80224f2:	e7d6      	b.n	80224a2 <_free_r+0x22>
 80224f4:	6820      	ldr	r0, [r4, #0]
 80224f6:	1821      	adds	r1, r4, r0
 80224f8:	428b      	cmp	r3, r1
 80224fa:	bf04      	itt	eq
 80224fc:	6819      	ldreq	r1, [r3, #0]
 80224fe:	685b      	ldreq	r3, [r3, #4]
 8022500:	6063      	str	r3, [r4, #4]
 8022502:	bf04      	itt	eq
 8022504:	1809      	addeq	r1, r1, r0
 8022506:	6021      	streq	r1, [r4, #0]
 8022508:	6054      	str	r4, [r2, #4]
 802250a:	e7ca      	b.n	80224a2 <_free_r+0x22>
 802250c:	bd38      	pop	{r3, r4, r5, pc}
 802250e:	bf00      	nop
 8022510:	20003274 	.word	0x20003274

08022514 <sbrk_aligned>:
 8022514:	b570      	push	{r4, r5, r6, lr}
 8022516:	4e0f      	ldr	r6, [pc, #60]	@ (8022554 <sbrk_aligned+0x40>)
 8022518:	460c      	mov	r4, r1
 802251a:	6831      	ldr	r1, [r6, #0]
 802251c:	4605      	mov	r5, r0
 802251e:	b911      	cbnz	r1, 8022526 <sbrk_aligned+0x12>
 8022520:	f000 f966 	bl	80227f0 <_sbrk_r>
 8022524:	6030      	str	r0, [r6, #0]
 8022526:	4621      	mov	r1, r4
 8022528:	4628      	mov	r0, r5
 802252a:	f000 f961 	bl	80227f0 <_sbrk_r>
 802252e:	1c43      	adds	r3, r0, #1
 8022530:	d103      	bne.n	802253a <sbrk_aligned+0x26>
 8022532:	f04f 34ff 	mov.w	r4, #4294967295
 8022536:	4620      	mov	r0, r4
 8022538:	bd70      	pop	{r4, r5, r6, pc}
 802253a:	1cc4      	adds	r4, r0, #3
 802253c:	f024 0403 	bic.w	r4, r4, #3
 8022540:	42a0      	cmp	r0, r4
 8022542:	d0f8      	beq.n	8022536 <sbrk_aligned+0x22>
 8022544:	1a21      	subs	r1, r4, r0
 8022546:	4628      	mov	r0, r5
 8022548:	f000 f952 	bl	80227f0 <_sbrk_r>
 802254c:	3001      	adds	r0, #1
 802254e:	d1f2      	bne.n	8022536 <sbrk_aligned+0x22>
 8022550:	e7ef      	b.n	8022532 <sbrk_aligned+0x1e>
 8022552:	bf00      	nop
 8022554:	20003270 	.word	0x20003270

08022558 <_malloc_r>:
 8022558:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 802255c:	1ccd      	adds	r5, r1, #3
 802255e:	f025 0503 	bic.w	r5, r5, #3
 8022562:	3508      	adds	r5, #8
 8022564:	2d0c      	cmp	r5, #12
 8022566:	bf38      	it	cc
 8022568:	250c      	movcc	r5, #12
 802256a:	2d00      	cmp	r5, #0
 802256c:	4606      	mov	r6, r0
 802256e:	db01      	blt.n	8022574 <_malloc_r+0x1c>
 8022570:	42a9      	cmp	r1, r5
 8022572:	d904      	bls.n	802257e <_malloc_r+0x26>
 8022574:	230c      	movs	r3, #12
 8022576:	6033      	str	r3, [r6, #0]
 8022578:	2000      	movs	r0, #0
 802257a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 802257e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8022654 <_malloc_r+0xfc>
 8022582:	f000 f869 	bl	8022658 <__malloc_lock>
 8022586:	f8d8 3000 	ldr.w	r3, [r8]
 802258a:	461c      	mov	r4, r3
 802258c:	bb44      	cbnz	r4, 80225e0 <_malloc_r+0x88>
 802258e:	4629      	mov	r1, r5
 8022590:	4630      	mov	r0, r6
 8022592:	f7ff ffbf 	bl	8022514 <sbrk_aligned>
 8022596:	1c43      	adds	r3, r0, #1
 8022598:	4604      	mov	r4, r0
 802259a:	d158      	bne.n	802264e <_malloc_r+0xf6>
 802259c:	f8d8 4000 	ldr.w	r4, [r8]
 80225a0:	4627      	mov	r7, r4
 80225a2:	2f00      	cmp	r7, #0
 80225a4:	d143      	bne.n	802262e <_malloc_r+0xd6>
 80225a6:	2c00      	cmp	r4, #0
 80225a8:	d04b      	beq.n	8022642 <_malloc_r+0xea>
 80225aa:	6823      	ldr	r3, [r4, #0]
 80225ac:	4639      	mov	r1, r7
 80225ae:	4630      	mov	r0, r6
 80225b0:	eb04 0903 	add.w	r9, r4, r3
 80225b4:	f000 f91c 	bl	80227f0 <_sbrk_r>
 80225b8:	4581      	cmp	r9, r0
 80225ba:	d142      	bne.n	8022642 <_malloc_r+0xea>
 80225bc:	6821      	ldr	r1, [r4, #0]
 80225be:	1a6d      	subs	r5, r5, r1
 80225c0:	4629      	mov	r1, r5
 80225c2:	4630      	mov	r0, r6
 80225c4:	f7ff ffa6 	bl	8022514 <sbrk_aligned>
 80225c8:	3001      	adds	r0, #1
 80225ca:	d03a      	beq.n	8022642 <_malloc_r+0xea>
 80225cc:	6823      	ldr	r3, [r4, #0]
 80225ce:	442b      	add	r3, r5
 80225d0:	6023      	str	r3, [r4, #0]
 80225d2:	f8d8 3000 	ldr.w	r3, [r8]
 80225d6:	685a      	ldr	r2, [r3, #4]
 80225d8:	bb62      	cbnz	r2, 8022634 <_malloc_r+0xdc>
 80225da:	f8c8 7000 	str.w	r7, [r8]
 80225de:	e00f      	b.n	8022600 <_malloc_r+0xa8>
 80225e0:	6822      	ldr	r2, [r4, #0]
 80225e2:	1b52      	subs	r2, r2, r5
 80225e4:	d420      	bmi.n	8022628 <_malloc_r+0xd0>
 80225e6:	2a0b      	cmp	r2, #11
 80225e8:	d917      	bls.n	802261a <_malloc_r+0xc2>
 80225ea:	1961      	adds	r1, r4, r5
 80225ec:	42a3      	cmp	r3, r4
 80225ee:	6025      	str	r5, [r4, #0]
 80225f0:	bf18      	it	ne
 80225f2:	6059      	strne	r1, [r3, #4]
 80225f4:	6863      	ldr	r3, [r4, #4]
 80225f6:	bf08      	it	eq
 80225f8:	f8c8 1000 	streq.w	r1, [r8]
 80225fc:	5162      	str	r2, [r4, r5]
 80225fe:	604b      	str	r3, [r1, #4]
 8022600:	4630      	mov	r0, r6
 8022602:	f000 f82f 	bl	8022664 <__malloc_unlock>
 8022606:	f104 000b 	add.w	r0, r4, #11
 802260a:	1d23      	adds	r3, r4, #4
 802260c:	f020 0007 	bic.w	r0, r0, #7
 8022610:	1ac2      	subs	r2, r0, r3
 8022612:	bf1c      	itt	ne
 8022614:	1a1b      	subne	r3, r3, r0
 8022616:	50a3      	strne	r3, [r4, r2]
 8022618:	e7af      	b.n	802257a <_malloc_r+0x22>
 802261a:	6862      	ldr	r2, [r4, #4]
 802261c:	42a3      	cmp	r3, r4
 802261e:	bf0c      	ite	eq
 8022620:	f8c8 2000 	streq.w	r2, [r8]
 8022624:	605a      	strne	r2, [r3, #4]
 8022626:	e7eb      	b.n	8022600 <_malloc_r+0xa8>
 8022628:	4623      	mov	r3, r4
 802262a:	6864      	ldr	r4, [r4, #4]
 802262c:	e7ae      	b.n	802258c <_malloc_r+0x34>
 802262e:	463c      	mov	r4, r7
 8022630:	687f      	ldr	r7, [r7, #4]
 8022632:	e7b6      	b.n	80225a2 <_malloc_r+0x4a>
 8022634:	461a      	mov	r2, r3
 8022636:	685b      	ldr	r3, [r3, #4]
 8022638:	42a3      	cmp	r3, r4
 802263a:	d1fb      	bne.n	8022634 <_malloc_r+0xdc>
 802263c:	2300      	movs	r3, #0
 802263e:	6053      	str	r3, [r2, #4]
 8022640:	e7de      	b.n	8022600 <_malloc_r+0xa8>
 8022642:	230c      	movs	r3, #12
 8022644:	6033      	str	r3, [r6, #0]
 8022646:	4630      	mov	r0, r6
 8022648:	f000 f80c 	bl	8022664 <__malloc_unlock>
 802264c:	e794      	b.n	8022578 <_malloc_r+0x20>
 802264e:	6005      	str	r5, [r0, #0]
 8022650:	e7d6      	b.n	8022600 <_malloc_r+0xa8>
 8022652:	bf00      	nop
 8022654:	20003274 	.word	0x20003274

08022658 <__malloc_lock>:
 8022658:	4801      	ldr	r0, [pc, #4]	@ (8022660 <__malloc_lock+0x8>)
 802265a:	f7ff bf0a 	b.w	8022472 <__retarget_lock_acquire_recursive>
 802265e:	bf00      	nop
 8022660:	2000326c 	.word	0x2000326c

08022664 <__malloc_unlock>:
 8022664:	4801      	ldr	r0, [pc, #4]	@ (802266c <__malloc_unlock+0x8>)
 8022666:	f7ff bf0a 	b.w	802247e <__retarget_lock_release_recursive>
 802266a:	bf00      	nop
 802266c:	2000326c 	.word	0x2000326c

08022670 <__sflush_r>:
 8022670:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8022674:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8022678:	0716      	lsls	r6, r2, #28
 802267a:	4605      	mov	r5, r0
 802267c:	460c      	mov	r4, r1
 802267e:	d454      	bmi.n	802272a <__sflush_r+0xba>
 8022680:	684b      	ldr	r3, [r1, #4]
 8022682:	2b00      	cmp	r3, #0
 8022684:	dc02      	bgt.n	802268c <__sflush_r+0x1c>
 8022686:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8022688:	2b00      	cmp	r3, #0
 802268a:	dd48      	ble.n	802271e <__sflush_r+0xae>
 802268c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 802268e:	2e00      	cmp	r6, #0
 8022690:	d045      	beq.n	802271e <__sflush_r+0xae>
 8022692:	2300      	movs	r3, #0
 8022694:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8022698:	682f      	ldr	r7, [r5, #0]
 802269a:	6a21      	ldr	r1, [r4, #32]
 802269c:	602b      	str	r3, [r5, #0]
 802269e:	d030      	beq.n	8022702 <__sflush_r+0x92>
 80226a0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80226a2:	89a3      	ldrh	r3, [r4, #12]
 80226a4:	0759      	lsls	r1, r3, #29
 80226a6:	d505      	bpl.n	80226b4 <__sflush_r+0x44>
 80226a8:	6863      	ldr	r3, [r4, #4]
 80226aa:	1ad2      	subs	r2, r2, r3
 80226ac:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80226ae:	b10b      	cbz	r3, 80226b4 <__sflush_r+0x44>
 80226b0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80226b2:	1ad2      	subs	r2, r2, r3
 80226b4:	2300      	movs	r3, #0
 80226b6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80226b8:	6a21      	ldr	r1, [r4, #32]
 80226ba:	4628      	mov	r0, r5
 80226bc:	47b0      	blx	r6
 80226be:	1c43      	adds	r3, r0, #1
 80226c0:	89a3      	ldrh	r3, [r4, #12]
 80226c2:	d106      	bne.n	80226d2 <__sflush_r+0x62>
 80226c4:	6829      	ldr	r1, [r5, #0]
 80226c6:	291d      	cmp	r1, #29
 80226c8:	d82b      	bhi.n	8022722 <__sflush_r+0xb2>
 80226ca:	4a2a      	ldr	r2, [pc, #168]	@ (8022774 <__sflush_r+0x104>)
 80226cc:	40ca      	lsrs	r2, r1
 80226ce:	07d6      	lsls	r6, r2, #31
 80226d0:	d527      	bpl.n	8022722 <__sflush_r+0xb2>
 80226d2:	2200      	movs	r2, #0
 80226d4:	6062      	str	r2, [r4, #4]
 80226d6:	04d9      	lsls	r1, r3, #19
 80226d8:	6922      	ldr	r2, [r4, #16]
 80226da:	6022      	str	r2, [r4, #0]
 80226dc:	d504      	bpl.n	80226e8 <__sflush_r+0x78>
 80226de:	1c42      	adds	r2, r0, #1
 80226e0:	d101      	bne.n	80226e6 <__sflush_r+0x76>
 80226e2:	682b      	ldr	r3, [r5, #0]
 80226e4:	b903      	cbnz	r3, 80226e8 <__sflush_r+0x78>
 80226e6:	6560      	str	r0, [r4, #84]	@ 0x54
 80226e8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80226ea:	602f      	str	r7, [r5, #0]
 80226ec:	b1b9      	cbz	r1, 802271e <__sflush_r+0xae>
 80226ee:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80226f2:	4299      	cmp	r1, r3
 80226f4:	d002      	beq.n	80226fc <__sflush_r+0x8c>
 80226f6:	4628      	mov	r0, r5
 80226f8:	f7ff fec2 	bl	8022480 <_free_r>
 80226fc:	2300      	movs	r3, #0
 80226fe:	6363      	str	r3, [r4, #52]	@ 0x34
 8022700:	e00d      	b.n	802271e <__sflush_r+0xae>
 8022702:	2301      	movs	r3, #1
 8022704:	4628      	mov	r0, r5
 8022706:	47b0      	blx	r6
 8022708:	4602      	mov	r2, r0
 802270a:	1c50      	adds	r0, r2, #1
 802270c:	d1c9      	bne.n	80226a2 <__sflush_r+0x32>
 802270e:	682b      	ldr	r3, [r5, #0]
 8022710:	2b00      	cmp	r3, #0
 8022712:	d0c6      	beq.n	80226a2 <__sflush_r+0x32>
 8022714:	2b1d      	cmp	r3, #29
 8022716:	d001      	beq.n	802271c <__sflush_r+0xac>
 8022718:	2b16      	cmp	r3, #22
 802271a:	d11e      	bne.n	802275a <__sflush_r+0xea>
 802271c:	602f      	str	r7, [r5, #0]
 802271e:	2000      	movs	r0, #0
 8022720:	e022      	b.n	8022768 <__sflush_r+0xf8>
 8022722:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8022726:	b21b      	sxth	r3, r3
 8022728:	e01b      	b.n	8022762 <__sflush_r+0xf2>
 802272a:	690f      	ldr	r7, [r1, #16]
 802272c:	2f00      	cmp	r7, #0
 802272e:	d0f6      	beq.n	802271e <__sflush_r+0xae>
 8022730:	0793      	lsls	r3, r2, #30
 8022732:	680e      	ldr	r6, [r1, #0]
 8022734:	bf08      	it	eq
 8022736:	694b      	ldreq	r3, [r1, #20]
 8022738:	600f      	str	r7, [r1, #0]
 802273a:	bf18      	it	ne
 802273c:	2300      	movne	r3, #0
 802273e:	eba6 0807 	sub.w	r8, r6, r7
 8022742:	608b      	str	r3, [r1, #8]
 8022744:	f1b8 0f00 	cmp.w	r8, #0
 8022748:	dde9      	ble.n	802271e <__sflush_r+0xae>
 802274a:	6a21      	ldr	r1, [r4, #32]
 802274c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 802274e:	4643      	mov	r3, r8
 8022750:	463a      	mov	r2, r7
 8022752:	4628      	mov	r0, r5
 8022754:	47b0      	blx	r6
 8022756:	2800      	cmp	r0, #0
 8022758:	dc08      	bgt.n	802276c <__sflush_r+0xfc>
 802275a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 802275e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8022762:	81a3      	strh	r3, [r4, #12]
 8022764:	f04f 30ff 	mov.w	r0, #4294967295
 8022768:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 802276c:	4407      	add	r7, r0
 802276e:	eba8 0800 	sub.w	r8, r8, r0
 8022772:	e7e7      	b.n	8022744 <__sflush_r+0xd4>
 8022774:	20400001 	.word	0x20400001

08022778 <_fflush_r>:
 8022778:	b538      	push	{r3, r4, r5, lr}
 802277a:	690b      	ldr	r3, [r1, #16]
 802277c:	4605      	mov	r5, r0
 802277e:	460c      	mov	r4, r1
 8022780:	b913      	cbnz	r3, 8022788 <_fflush_r+0x10>
 8022782:	2500      	movs	r5, #0
 8022784:	4628      	mov	r0, r5
 8022786:	bd38      	pop	{r3, r4, r5, pc}
 8022788:	b118      	cbz	r0, 8022792 <_fflush_r+0x1a>
 802278a:	6a03      	ldr	r3, [r0, #32]
 802278c:	b90b      	cbnz	r3, 8022792 <_fflush_r+0x1a>
 802278e:	f7ff fcfd 	bl	802218c <__sinit>
 8022792:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8022796:	2b00      	cmp	r3, #0
 8022798:	d0f3      	beq.n	8022782 <_fflush_r+0xa>
 802279a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 802279c:	07d0      	lsls	r0, r2, #31
 802279e:	d404      	bmi.n	80227aa <_fflush_r+0x32>
 80227a0:	0599      	lsls	r1, r3, #22
 80227a2:	d402      	bmi.n	80227aa <_fflush_r+0x32>
 80227a4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80227a6:	f7ff fe64 	bl	8022472 <__retarget_lock_acquire_recursive>
 80227aa:	4628      	mov	r0, r5
 80227ac:	4621      	mov	r1, r4
 80227ae:	f7ff ff5f 	bl	8022670 <__sflush_r>
 80227b2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80227b4:	07da      	lsls	r2, r3, #31
 80227b6:	4605      	mov	r5, r0
 80227b8:	d4e4      	bmi.n	8022784 <_fflush_r+0xc>
 80227ba:	89a3      	ldrh	r3, [r4, #12]
 80227bc:	059b      	lsls	r3, r3, #22
 80227be:	d4e1      	bmi.n	8022784 <_fflush_r+0xc>
 80227c0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80227c2:	f7ff fe5c 	bl	802247e <__retarget_lock_release_recursive>
 80227c6:	e7dd      	b.n	8022784 <_fflush_r+0xc>

080227c8 <fflush>:
 80227c8:	4601      	mov	r1, r0
 80227ca:	b920      	cbnz	r0, 80227d6 <fflush+0xe>
 80227cc:	4a04      	ldr	r2, [pc, #16]	@ (80227e0 <fflush+0x18>)
 80227ce:	4905      	ldr	r1, [pc, #20]	@ (80227e4 <fflush+0x1c>)
 80227d0:	4805      	ldr	r0, [pc, #20]	@ (80227e8 <fflush+0x20>)
 80227d2:	f7ff bd0f 	b.w	80221f4 <_fwalk_sglue>
 80227d6:	4b05      	ldr	r3, [pc, #20]	@ (80227ec <fflush+0x24>)
 80227d8:	6818      	ldr	r0, [r3, #0]
 80227da:	f7ff bfcd 	b.w	8022778 <_fflush_r>
 80227de:	bf00      	nop
 80227e0:	20000ac0 	.word	0x20000ac0
 80227e4:	08022779 	.word	0x08022779
 80227e8:	20000ad0 	.word	0x20000ad0
 80227ec:	20000acc 	.word	0x20000acc

080227f0 <_sbrk_r>:
 80227f0:	b538      	push	{r3, r4, r5, lr}
 80227f2:	4d06      	ldr	r5, [pc, #24]	@ (802280c <_sbrk_r+0x1c>)
 80227f4:	2300      	movs	r3, #0
 80227f6:	4604      	mov	r4, r0
 80227f8:	4608      	mov	r0, r1
 80227fa:	602b      	str	r3, [r5, #0]
 80227fc:	f7df f9ec 	bl	8001bd8 <_sbrk>
 8022800:	1c43      	adds	r3, r0, #1
 8022802:	d102      	bne.n	802280a <_sbrk_r+0x1a>
 8022804:	682b      	ldr	r3, [r5, #0]
 8022806:	b103      	cbz	r3, 802280a <_sbrk_r+0x1a>
 8022808:	6023      	str	r3, [r4, #0]
 802280a:	bd38      	pop	{r3, r4, r5, pc}
 802280c:	20003264 	.word	0x20003264

08022810 <acos>:
 8022810:	b538      	push	{r3, r4, r5, lr}
 8022812:	ed2d 8b02 	vpush	{d8}
 8022816:	ec55 4b10 	vmov	r4, r5, d0
 802281a:	f000 fc4d 	bl	80230b8 <__ieee754_acos>
 802281e:	4622      	mov	r2, r4
 8022820:	462b      	mov	r3, r5
 8022822:	4620      	mov	r0, r4
 8022824:	4629      	mov	r1, r5
 8022826:	eeb0 8a40 	vmov.f32	s16, s0
 802282a:	eef0 8a60 	vmov.f32	s17, s1
 802282e:	f7de fab3 	bl	8000d98 <__aeabi_dcmpun>
 8022832:	b9a8      	cbnz	r0, 8022860 <acos+0x50>
 8022834:	ec45 4b10 	vmov	d0, r4, r5
 8022838:	f000 f8a2 	bl	8022980 <fabs>
 802283c:	4b0c      	ldr	r3, [pc, #48]	@ (8022870 <acos+0x60>)
 802283e:	ec51 0b10 	vmov	r0, r1, d0
 8022842:	2200      	movs	r2, #0
 8022844:	f7de fa9e 	bl	8000d84 <__aeabi_dcmpgt>
 8022848:	b150      	cbz	r0, 8022860 <acos+0x50>
 802284a:	f7ff fde3 	bl	8022414 <__errno>
 802284e:	ecbd 8b02 	vpop	{d8}
 8022852:	2321      	movs	r3, #33	@ 0x21
 8022854:	6003      	str	r3, [r0, #0]
 8022856:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 802285a:	4806      	ldr	r0, [pc, #24]	@ (8022874 <acos+0x64>)
 802285c:	f000 b950 	b.w	8022b00 <nan>
 8022860:	eeb0 0a48 	vmov.f32	s0, s16
 8022864:	eef0 0a68 	vmov.f32	s1, s17
 8022868:	ecbd 8b02 	vpop	{d8}
 802286c:	bd38      	pop	{r3, r4, r5, pc}
 802286e:	bf00      	nop
 8022870:	3ff00000 	.word	0x3ff00000
 8022874:	08025218 	.word	0x08025218

08022878 <atan2>:
 8022878:	f000 be7a 	b.w	8023570 <__ieee754_atan2>

0802287c <sqrt>:
 802287c:	b538      	push	{r3, r4, r5, lr}
 802287e:	ed2d 8b02 	vpush	{d8}
 8022882:	ec55 4b10 	vmov	r4, r5, d0
 8022886:	f000 f9bb 	bl	8022c00 <__ieee754_sqrt>
 802288a:	4622      	mov	r2, r4
 802288c:	462b      	mov	r3, r5
 802288e:	4620      	mov	r0, r4
 8022890:	4629      	mov	r1, r5
 8022892:	eeb0 8a40 	vmov.f32	s16, s0
 8022896:	eef0 8a60 	vmov.f32	s17, s1
 802289a:	f7de fa7d 	bl	8000d98 <__aeabi_dcmpun>
 802289e:	b990      	cbnz	r0, 80228c6 <sqrt+0x4a>
 80228a0:	2200      	movs	r2, #0
 80228a2:	2300      	movs	r3, #0
 80228a4:	4620      	mov	r0, r4
 80228a6:	4629      	mov	r1, r5
 80228a8:	f7de fa4e 	bl	8000d48 <__aeabi_dcmplt>
 80228ac:	b158      	cbz	r0, 80228c6 <sqrt+0x4a>
 80228ae:	f7ff fdb1 	bl	8022414 <__errno>
 80228b2:	2321      	movs	r3, #33	@ 0x21
 80228b4:	6003      	str	r3, [r0, #0]
 80228b6:	2200      	movs	r2, #0
 80228b8:	2300      	movs	r3, #0
 80228ba:	4610      	mov	r0, r2
 80228bc:	4619      	mov	r1, r3
 80228be:	f7de f8fb 	bl	8000ab8 <__aeabi_ddiv>
 80228c2:	ec41 0b18 	vmov	d8, r0, r1
 80228c6:	eeb0 0a48 	vmov.f32	s0, s16
 80228ca:	eef0 0a68 	vmov.f32	s1, s17
 80228ce:	ecbd 8b02 	vpop	{d8}
 80228d2:	bd38      	pop	{r3, r4, r5, pc}
 80228d4:	0000      	movs	r0, r0
	...

080228d8 <cos>:
 80228d8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80228da:	ec53 2b10 	vmov	r2, r3, d0
 80228de:	4826      	ldr	r0, [pc, #152]	@ (8022978 <cos+0xa0>)
 80228e0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80228e4:	4281      	cmp	r1, r0
 80228e6:	d806      	bhi.n	80228f6 <cos+0x1e>
 80228e8:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 8022970 <cos+0x98>
 80228ec:	b005      	add	sp, #20
 80228ee:	f85d eb04 	ldr.w	lr, [sp], #4
 80228f2:	f000 ba5d 	b.w	8022db0 <__kernel_cos>
 80228f6:	4821      	ldr	r0, [pc, #132]	@ (802297c <cos+0xa4>)
 80228f8:	4281      	cmp	r1, r0
 80228fa:	d908      	bls.n	802290e <cos+0x36>
 80228fc:	4610      	mov	r0, r2
 80228fe:	4619      	mov	r1, r3
 8022900:	f7dd fdf8 	bl	80004f4 <__aeabi_dsub>
 8022904:	ec41 0b10 	vmov	d0, r0, r1
 8022908:	b005      	add	sp, #20
 802290a:	f85d fb04 	ldr.w	pc, [sp], #4
 802290e:	4668      	mov	r0, sp
 8022910:	f000 fef6 	bl	8023700 <__ieee754_rem_pio2>
 8022914:	f000 0003 	and.w	r0, r0, #3
 8022918:	2801      	cmp	r0, #1
 802291a:	d00b      	beq.n	8022934 <cos+0x5c>
 802291c:	2802      	cmp	r0, #2
 802291e:	d015      	beq.n	802294c <cos+0x74>
 8022920:	b9d8      	cbnz	r0, 802295a <cos+0x82>
 8022922:	ed9d 1b02 	vldr	d1, [sp, #8]
 8022926:	ed9d 0b00 	vldr	d0, [sp]
 802292a:	f000 fa41 	bl	8022db0 <__kernel_cos>
 802292e:	ec51 0b10 	vmov	r0, r1, d0
 8022932:	e7e7      	b.n	8022904 <cos+0x2c>
 8022934:	ed9d 1b02 	vldr	d1, [sp, #8]
 8022938:	ed9d 0b00 	vldr	d0, [sp]
 802293c:	f000 fb00 	bl	8022f40 <__kernel_sin>
 8022940:	ec53 2b10 	vmov	r2, r3, d0
 8022944:	4610      	mov	r0, r2
 8022946:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 802294a:	e7db      	b.n	8022904 <cos+0x2c>
 802294c:	ed9d 1b02 	vldr	d1, [sp, #8]
 8022950:	ed9d 0b00 	vldr	d0, [sp]
 8022954:	f000 fa2c 	bl	8022db0 <__kernel_cos>
 8022958:	e7f2      	b.n	8022940 <cos+0x68>
 802295a:	ed9d 1b02 	vldr	d1, [sp, #8]
 802295e:	ed9d 0b00 	vldr	d0, [sp]
 8022962:	2001      	movs	r0, #1
 8022964:	f000 faec 	bl	8022f40 <__kernel_sin>
 8022968:	e7e1      	b.n	802292e <cos+0x56>
 802296a:	bf00      	nop
 802296c:	f3af 8000 	nop.w
	...
 8022978:	3fe921fb 	.word	0x3fe921fb
 802297c:	7fefffff 	.word	0x7fefffff

08022980 <fabs>:
 8022980:	ec51 0b10 	vmov	r0, r1, d0
 8022984:	4602      	mov	r2, r0
 8022986:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 802298a:	ec43 2b10 	vmov	d0, r2, r3
 802298e:	4770      	bx	lr

08022990 <sin>:
 8022990:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8022992:	ec53 2b10 	vmov	r2, r3, d0
 8022996:	4826      	ldr	r0, [pc, #152]	@ (8022a30 <sin+0xa0>)
 8022998:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 802299c:	4281      	cmp	r1, r0
 802299e:	d807      	bhi.n	80229b0 <sin+0x20>
 80229a0:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 8022a28 <sin+0x98>
 80229a4:	2000      	movs	r0, #0
 80229a6:	b005      	add	sp, #20
 80229a8:	f85d eb04 	ldr.w	lr, [sp], #4
 80229ac:	f000 bac8 	b.w	8022f40 <__kernel_sin>
 80229b0:	4820      	ldr	r0, [pc, #128]	@ (8022a34 <sin+0xa4>)
 80229b2:	4281      	cmp	r1, r0
 80229b4:	d908      	bls.n	80229c8 <sin+0x38>
 80229b6:	4610      	mov	r0, r2
 80229b8:	4619      	mov	r1, r3
 80229ba:	f7dd fd9b 	bl	80004f4 <__aeabi_dsub>
 80229be:	ec41 0b10 	vmov	d0, r0, r1
 80229c2:	b005      	add	sp, #20
 80229c4:	f85d fb04 	ldr.w	pc, [sp], #4
 80229c8:	4668      	mov	r0, sp
 80229ca:	f000 fe99 	bl	8023700 <__ieee754_rem_pio2>
 80229ce:	f000 0003 	and.w	r0, r0, #3
 80229d2:	2801      	cmp	r0, #1
 80229d4:	d00c      	beq.n	80229f0 <sin+0x60>
 80229d6:	2802      	cmp	r0, #2
 80229d8:	d011      	beq.n	80229fe <sin+0x6e>
 80229da:	b9e8      	cbnz	r0, 8022a18 <sin+0x88>
 80229dc:	ed9d 1b02 	vldr	d1, [sp, #8]
 80229e0:	ed9d 0b00 	vldr	d0, [sp]
 80229e4:	2001      	movs	r0, #1
 80229e6:	f000 faab 	bl	8022f40 <__kernel_sin>
 80229ea:	ec51 0b10 	vmov	r0, r1, d0
 80229ee:	e7e6      	b.n	80229be <sin+0x2e>
 80229f0:	ed9d 1b02 	vldr	d1, [sp, #8]
 80229f4:	ed9d 0b00 	vldr	d0, [sp]
 80229f8:	f000 f9da 	bl	8022db0 <__kernel_cos>
 80229fc:	e7f5      	b.n	80229ea <sin+0x5a>
 80229fe:	ed9d 1b02 	vldr	d1, [sp, #8]
 8022a02:	ed9d 0b00 	vldr	d0, [sp]
 8022a06:	2001      	movs	r0, #1
 8022a08:	f000 fa9a 	bl	8022f40 <__kernel_sin>
 8022a0c:	ec53 2b10 	vmov	r2, r3, d0
 8022a10:	4610      	mov	r0, r2
 8022a12:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 8022a16:	e7d2      	b.n	80229be <sin+0x2e>
 8022a18:	ed9d 1b02 	vldr	d1, [sp, #8]
 8022a1c:	ed9d 0b00 	vldr	d0, [sp]
 8022a20:	f000 f9c6 	bl	8022db0 <__kernel_cos>
 8022a24:	e7f2      	b.n	8022a0c <sin+0x7c>
 8022a26:	bf00      	nop
	...
 8022a30:	3fe921fb 	.word	0x3fe921fb
 8022a34:	7fefffff 	.word	0x7fefffff

08022a38 <fmodf>:
 8022a38:	b508      	push	{r3, lr}
 8022a3a:	ed2d 8b02 	vpush	{d8}
 8022a3e:	eef0 8a40 	vmov.f32	s17, s0
 8022a42:	eeb0 8a60 	vmov.f32	s16, s1
 8022a46:	f001 fa8f 	bl	8023f68 <__ieee754_fmodf>
 8022a4a:	eef4 8a48 	vcmp.f32	s17, s16
 8022a4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8022a52:	d60c      	bvs.n	8022a6e <fmodf+0x36>
 8022a54:	eddf 8a07 	vldr	s17, [pc, #28]	@ 8022a74 <fmodf+0x3c>
 8022a58:	eeb4 8a68 	vcmp.f32	s16, s17
 8022a5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8022a60:	d105      	bne.n	8022a6e <fmodf+0x36>
 8022a62:	f7ff fcd7 	bl	8022414 <__errno>
 8022a66:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8022a6a:	2321      	movs	r3, #33	@ 0x21
 8022a6c:	6003      	str	r3, [r0, #0]
 8022a6e:	ecbd 8b02 	vpop	{d8}
 8022a72:	bd08      	pop	{r3, pc}
 8022a74:	00000000 	.word	0x00000000

08022a78 <cosf>:
 8022a78:	ee10 3a10 	vmov	r3, s0
 8022a7c:	b507      	push	{r0, r1, r2, lr}
 8022a7e:	4a1e      	ldr	r2, [pc, #120]	@ (8022af8 <cosf+0x80>)
 8022a80:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8022a84:	4293      	cmp	r3, r2
 8022a86:	d806      	bhi.n	8022a96 <cosf+0x1e>
 8022a88:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 8022afc <cosf+0x84>
 8022a8c:	b003      	add	sp, #12
 8022a8e:	f85d eb04 	ldr.w	lr, [sp], #4
 8022a92:	f001 b9c9 	b.w	8023e28 <__kernel_cosf>
 8022a96:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8022a9a:	d304      	bcc.n	8022aa6 <cosf+0x2e>
 8022a9c:	ee30 0a40 	vsub.f32	s0, s0, s0
 8022aa0:	b003      	add	sp, #12
 8022aa2:	f85d fb04 	ldr.w	pc, [sp], #4
 8022aa6:	4668      	mov	r0, sp
 8022aa8:	f001 fae0 	bl	802406c <__ieee754_rem_pio2f>
 8022aac:	f000 0003 	and.w	r0, r0, #3
 8022ab0:	2801      	cmp	r0, #1
 8022ab2:	d009      	beq.n	8022ac8 <cosf+0x50>
 8022ab4:	2802      	cmp	r0, #2
 8022ab6:	d010      	beq.n	8022ada <cosf+0x62>
 8022ab8:	b9b0      	cbnz	r0, 8022ae8 <cosf+0x70>
 8022aba:	eddd 0a01 	vldr	s1, [sp, #4]
 8022abe:	ed9d 0a00 	vldr	s0, [sp]
 8022ac2:	f001 f9b1 	bl	8023e28 <__kernel_cosf>
 8022ac6:	e7eb      	b.n	8022aa0 <cosf+0x28>
 8022ac8:	eddd 0a01 	vldr	s1, [sp, #4]
 8022acc:	ed9d 0a00 	vldr	s0, [sp]
 8022ad0:	f001 fa02 	bl	8023ed8 <__kernel_sinf>
 8022ad4:	eeb1 0a40 	vneg.f32	s0, s0
 8022ad8:	e7e2      	b.n	8022aa0 <cosf+0x28>
 8022ada:	eddd 0a01 	vldr	s1, [sp, #4]
 8022ade:	ed9d 0a00 	vldr	s0, [sp]
 8022ae2:	f001 f9a1 	bl	8023e28 <__kernel_cosf>
 8022ae6:	e7f5      	b.n	8022ad4 <cosf+0x5c>
 8022ae8:	eddd 0a01 	vldr	s1, [sp, #4]
 8022aec:	ed9d 0a00 	vldr	s0, [sp]
 8022af0:	2001      	movs	r0, #1
 8022af2:	f001 f9f1 	bl	8023ed8 <__kernel_sinf>
 8022af6:	e7d3      	b.n	8022aa0 <cosf+0x28>
 8022af8:	3f490fd8 	.word	0x3f490fd8
 8022afc:	00000000 	.word	0x00000000

08022b00 <nan>:
 8022b00:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8022b08 <nan+0x8>
 8022b04:	4770      	bx	lr
 8022b06:	bf00      	nop
 8022b08:	00000000 	.word	0x00000000
 8022b0c:	7ff80000 	.word	0x7ff80000

08022b10 <fmax>:
 8022b10:	b508      	push	{r3, lr}
 8022b12:	ed2d 8b04 	vpush	{d8-d9}
 8022b16:	eeb0 8a40 	vmov.f32	s16, s0
 8022b1a:	eef0 8a60 	vmov.f32	s17, s1
 8022b1e:	eeb0 9a41 	vmov.f32	s18, s2
 8022b22:	eef0 9a61 	vmov.f32	s19, s3
 8022b26:	f000 f847 	bl	8022bb8 <__fpclassifyd>
 8022b2a:	b950      	cbnz	r0, 8022b42 <fmax+0x32>
 8022b2c:	eeb0 8a49 	vmov.f32	s16, s18
 8022b30:	eef0 8a69 	vmov.f32	s17, s19
 8022b34:	eeb0 0a48 	vmov.f32	s0, s16
 8022b38:	eef0 0a68 	vmov.f32	s1, s17
 8022b3c:	ecbd 8b04 	vpop	{d8-d9}
 8022b40:	bd08      	pop	{r3, pc}
 8022b42:	eeb0 0a49 	vmov.f32	s0, s18
 8022b46:	eef0 0a69 	vmov.f32	s1, s19
 8022b4a:	f000 f835 	bl	8022bb8 <__fpclassifyd>
 8022b4e:	2800      	cmp	r0, #0
 8022b50:	d0f0      	beq.n	8022b34 <fmax+0x24>
 8022b52:	ec53 2b19 	vmov	r2, r3, d9
 8022b56:	ec51 0b18 	vmov	r0, r1, d8
 8022b5a:	f7de f913 	bl	8000d84 <__aeabi_dcmpgt>
 8022b5e:	2800      	cmp	r0, #0
 8022b60:	d0e4      	beq.n	8022b2c <fmax+0x1c>
 8022b62:	e7e7      	b.n	8022b34 <fmax+0x24>

08022b64 <fmin>:
 8022b64:	b508      	push	{r3, lr}
 8022b66:	ed2d 8b04 	vpush	{d8-d9}
 8022b6a:	eeb0 8a40 	vmov.f32	s16, s0
 8022b6e:	eef0 8a60 	vmov.f32	s17, s1
 8022b72:	eeb0 9a41 	vmov.f32	s18, s2
 8022b76:	eef0 9a61 	vmov.f32	s19, s3
 8022b7a:	f000 f81d 	bl	8022bb8 <__fpclassifyd>
 8022b7e:	b950      	cbnz	r0, 8022b96 <fmin+0x32>
 8022b80:	eeb0 8a49 	vmov.f32	s16, s18
 8022b84:	eef0 8a69 	vmov.f32	s17, s19
 8022b88:	eeb0 0a48 	vmov.f32	s0, s16
 8022b8c:	eef0 0a68 	vmov.f32	s1, s17
 8022b90:	ecbd 8b04 	vpop	{d8-d9}
 8022b94:	bd08      	pop	{r3, pc}
 8022b96:	eeb0 0a49 	vmov.f32	s0, s18
 8022b9a:	eef0 0a69 	vmov.f32	s1, s19
 8022b9e:	f000 f80b 	bl	8022bb8 <__fpclassifyd>
 8022ba2:	2800      	cmp	r0, #0
 8022ba4:	d0f0      	beq.n	8022b88 <fmin+0x24>
 8022ba6:	ec53 2b19 	vmov	r2, r3, d9
 8022baa:	ec51 0b18 	vmov	r0, r1, d8
 8022bae:	f7de f8cb 	bl	8000d48 <__aeabi_dcmplt>
 8022bb2:	2800      	cmp	r0, #0
 8022bb4:	d0e4      	beq.n	8022b80 <fmin+0x1c>
 8022bb6:	e7e7      	b.n	8022b88 <fmin+0x24>

08022bb8 <__fpclassifyd>:
 8022bb8:	ec51 0b10 	vmov	r0, r1, d0
 8022bbc:	460b      	mov	r3, r1
 8022bbe:	f031 4100 	bics.w	r1, r1, #2147483648	@ 0x80000000
 8022bc2:	b510      	push	{r4, lr}
 8022bc4:	d104      	bne.n	8022bd0 <__fpclassifyd+0x18>
 8022bc6:	2800      	cmp	r0, #0
 8022bc8:	bf0c      	ite	eq
 8022bca:	2002      	moveq	r0, #2
 8022bcc:	2003      	movne	r0, #3
 8022bce:	bd10      	pop	{r4, pc}
 8022bd0:	4a09      	ldr	r2, [pc, #36]	@ (8022bf8 <__fpclassifyd+0x40>)
 8022bd2:	f5a1 1480 	sub.w	r4, r1, #1048576	@ 0x100000
 8022bd6:	4294      	cmp	r4, r2
 8022bd8:	d908      	bls.n	8022bec <__fpclassifyd+0x34>
 8022bda:	4a08      	ldr	r2, [pc, #32]	@ (8022bfc <__fpclassifyd+0x44>)
 8022bdc:	4213      	tst	r3, r2
 8022bde:	d007      	beq.n	8022bf0 <__fpclassifyd+0x38>
 8022be0:	4291      	cmp	r1, r2
 8022be2:	d107      	bne.n	8022bf4 <__fpclassifyd+0x3c>
 8022be4:	fab0 f080 	clz	r0, r0
 8022be8:	0940      	lsrs	r0, r0, #5
 8022bea:	e7f0      	b.n	8022bce <__fpclassifyd+0x16>
 8022bec:	2004      	movs	r0, #4
 8022bee:	e7ee      	b.n	8022bce <__fpclassifyd+0x16>
 8022bf0:	2003      	movs	r0, #3
 8022bf2:	e7ec      	b.n	8022bce <__fpclassifyd+0x16>
 8022bf4:	2000      	movs	r0, #0
 8022bf6:	e7ea      	b.n	8022bce <__fpclassifyd+0x16>
 8022bf8:	7fdfffff 	.word	0x7fdfffff
 8022bfc:	7ff00000 	.word	0x7ff00000

08022c00 <__ieee754_sqrt>:
 8022c00:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8022c04:	4a66      	ldr	r2, [pc, #408]	@ (8022da0 <__ieee754_sqrt+0x1a0>)
 8022c06:	ec55 4b10 	vmov	r4, r5, d0
 8022c0a:	43aa      	bics	r2, r5
 8022c0c:	462b      	mov	r3, r5
 8022c0e:	4621      	mov	r1, r4
 8022c10:	d110      	bne.n	8022c34 <__ieee754_sqrt+0x34>
 8022c12:	4622      	mov	r2, r4
 8022c14:	4620      	mov	r0, r4
 8022c16:	4629      	mov	r1, r5
 8022c18:	f7dd fe24 	bl	8000864 <__aeabi_dmul>
 8022c1c:	4602      	mov	r2, r0
 8022c1e:	460b      	mov	r3, r1
 8022c20:	4620      	mov	r0, r4
 8022c22:	4629      	mov	r1, r5
 8022c24:	f7dd fc68 	bl	80004f8 <__adddf3>
 8022c28:	4604      	mov	r4, r0
 8022c2a:	460d      	mov	r5, r1
 8022c2c:	ec45 4b10 	vmov	d0, r4, r5
 8022c30:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8022c34:	2d00      	cmp	r5, #0
 8022c36:	dc0e      	bgt.n	8022c56 <__ieee754_sqrt+0x56>
 8022c38:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 8022c3c:	4322      	orrs	r2, r4
 8022c3e:	d0f5      	beq.n	8022c2c <__ieee754_sqrt+0x2c>
 8022c40:	b19d      	cbz	r5, 8022c6a <__ieee754_sqrt+0x6a>
 8022c42:	4622      	mov	r2, r4
 8022c44:	4620      	mov	r0, r4
 8022c46:	4629      	mov	r1, r5
 8022c48:	f7dd fc54 	bl	80004f4 <__aeabi_dsub>
 8022c4c:	4602      	mov	r2, r0
 8022c4e:	460b      	mov	r3, r1
 8022c50:	f7dd ff32 	bl	8000ab8 <__aeabi_ddiv>
 8022c54:	e7e8      	b.n	8022c28 <__ieee754_sqrt+0x28>
 8022c56:	152a      	asrs	r2, r5, #20
 8022c58:	d115      	bne.n	8022c86 <__ieee754_sqrt+0x86>
 8022c5a:	2000      	movs	r0, #0
 8022c5c:	e009      	b.n	8022c72 <__ieee754_sqrt+0x72>
 8022c5e:	0acb      	lsrs	r3, r1, #11
 8022c60:	3a15      	subs	r2, #21
 8022c62:	0549      	lsls	r1, r1, #21
 8022c64:	2b00      	cmp	r3, #0
 8022c66:	d0fa      	beq.n	8022c5e <__ieee754_sqrt+0x5e>
 8022c68:	e7f7      	b.n	8022c5a <__ieee754_sqrt+0x5a>
 8022c6a:	462a      	mov	r2, r5
 8022c6c:	e7fa      	b.n	8022c64 <__ieee754_sqrt+0x64>
 8022c6e:	005b      	lsls	r3, r3, #1
 8022c70:	3001      	adds	r0, #1
 8022c72:	02dc      	lsls	r4, r3, #11
 8022c74:	d5fb      	bpl.n	8022c6e <__ieee754_sqrt+0x6e>
 8022c76:	1e44      	subs	r4, r0, #1
 8022c78:	1b12      	subs	r2, r2, r4
 8022c7a:	f1c0 0420 	rsb	r4, r0, #32
 8022c7e:	fa21 f404 	lsr.w	r4, r1, r4
 8022c82:	4323      	orrs	r3, r4
 8022c84:	4081      	lsls	r1, r0
 8022c86:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8022c8a:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 8022c8e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8022c92:	07d2      	lsls	r2, r2, #31
 8022c94:	bf5c      	itt	pl
 8022c96:	005b      	lslpl	r3, r3, #1
 8022c98:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 8022c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8022ca0:	bf58      	it	pl
 8022ca2:	0049      	lslpl	r1, r1, #1
 8022ca4:	2600      	movs	r6, #0
 8022ca6:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 8022caa:	107f      	asrs	r7, r7, #1
 8022cac:	0049      	lsls	r1, r1, #1
 8022cae:	2016      	movs	r0, #22
 8022cb0:	4632      	mov	r2, r6
 8022cb2:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 8022cb6:	1915      	adds	r5, r2, r4
 8022cb8:	429d      	cmp	r5, r3
 8022cba:	bfde      	ittt	le
 8022cbc:	192a      	addle	r2, r5, r4
 8022cbe:	1b5b      	suble	r3, r3, r5
 8022cc0:	1936      	addle	r6, r6, r4
 8022cc2:	0fcd      	lsrs	r5, r1, #31
 8022cc4:	3801      	subs	r0, #1
 8022cc6:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 8022cca:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8022cce:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8022cd2:	d1f0      	bne.n	8022cb6 <__ieee754_sqrt+0xb6>
 8022cd4:	4605      	mov	r5, r0
 8022cd6:	2420      	movs	r4, #32
 8022cd8:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8022cdc:	4293      	cmp	r3, r2
 8022cde:	eb0c 0e00 	add.w	lr, ip, r0
 8022ce2:	dc02      	bgt.n	8022cea <__ieee754_sqrt+0xea>
 8022ce4:	d113      	bne.n	8022d0e <__ieee754_sqrt+0x10e>
 8022ce6:	458e      	cmp	lr, r1
 8022ce8:	d811      	bhi.n	8022d0e <__ieee754_sqrt+0x10e>
 8022cea:	f1be 0f00 	cmp.w	lr, #0
 8022cee:	eb0e 000c 	add.w	r0, lr, ip
 8022cf2:	da3f      	bge.n	8022d74 <__ieee754_sqrt+0x174>
 8022cf4:	2800      	cmp	r0, #0
 8022cf6:	db3d      	blt.n	8022d74 <__ieee754_sqrt+0x174>
 8022cf8:	f102 0801 	add.w	r8, r2, #1
 8022cfc:	1a9b      	subs	r3, r3, r2
 8022cfe:	458e      	cmp	lr, r1
 8022d00:	bf88      	it	hi
 8022d02:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8022d06:	eba1 010e 	sub.w	r1, r1, lr
 8022d0a:	4465      	add	r5, ip
 8022d0c:	4642      	mov	r2, r8
 8022d0e:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 8022d12:	3c01      	subs	r4, #1
 8022d14:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 8022d18:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8022d1c:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8022d20:	d1dc      	bne.n	8022cdc <__ieee754_sqrt+0xdc>
 8022d22:	4319      	orrs	r1, r3
 8022d24:	d01b      	beq.n	8022d5e <__ieee754_sqrt+0x15e>
 8022d26:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 8022da4 <__ieee754_sqrt+0x1a4>
 8022d2a:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 8022da8 <__ieee754_sqrt+0x1a8>
 8022d2e:	e9da 0100 	ldrd	r0, r1, [sl]
 8022d32:	e9db 2300 	ldrd	r2, r3, [fp]
 8022d36:	f7dd fbdd 	bl	80004f4 <__aeabi_dsub>
 8022d3a:	e9da 8900 	ldrd	r8, r9, [sl]
 8022d3e:	4602      	mov	r2, r0
 8022d40:	460b      	mov	r3, r1
 8022d42:	4640      	mov	r0, r8
 8022d44:	4649      	mov	r1, r9
 8022d46:	f7de f809 	bl	8000d5c <__aeabi_dcmple>
 8022d4a:	b140      	cbz	r0, 8022d5e <__ieee754_sqrt+0x15e>
 8022d4c:	f1b5 3fff 	cmp.w	r5, #4294967295
 8022d50:	e9da 0100 	ldrd	r0, r1, [sl]
 8022d54:	e9db 2300 	ldrd	r2, r3, [fp]
 8022d58:	d10e      	bne.n	8022d78 <__ieee754_sqrt+0x178>
 8022d5a:	3601      	adds	r6, #1
 8022d5c:	4625      	mov	r5, r4
 8022d5e:	1073      	asrs	r3, r6, #1
 8022d60:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 8022d64:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 8022d68:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 8022d6c:	086b      	lsrs	r3, r5, #1
 8022d6e:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 8022d72:	e759      	b.n	8022c28 <__ieee754_sqrt+0x28>
 8022d74:	4690      	mov	r8, r2
 8022d76:	e7c1      	b.n	8022cfc <__ieee754_sqrt+0xfc>
 8022d78:	f7dd fbbe 	bl	80004f8 <__adddf3>
 8022d7c:	e9da 8900 	ldrd	r8, r9, [sl]
 8022d80:	4602      	mov	r2, r0
 8022d82:	460b      	mov	r3, r1
 8022d84:	4640      	mov	r0, r8
 8022d86:	4649      	mov	r1, r9
 8022d88:	f7dd ffde 	bl	8000d48 <__aeabi_dcmplt>
 8022d8c:	b120      	cbz	r0, 8022d98 <__ieee754_sqrt+0x198>
 8022d8e:	1cab      	adds	r3, r5, #2
 8022d90:	bf08      	it	eq
 8022d92:	3601      	addeq	r6, #1
 8022d94:	3502      	adds	r5, #2
 8022d96:	e7e2      	b.n	8022d5e <__ieee754_sqrt+0x15e>
 8022d98:	1c6b      	adds	r3, r5, #1
 8022d9a:	f023 0501 	bic.w	r5, r3, #1
 8022d9e:	e7de      	b.n	8022d5e <__ieee754_sqrt+0x15e>
 8022da0:	7ff00000 	.word	0x7ff00000
 8022da4:	08025228 	.word	0x08025228
 8022da8:	08025220 	.word	0x08025220
 8022dac:	00000000 	.word	0x00000000

08022db0 <__kernel_cos>:
 8022db0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8022db4:	ec57 6b10 	vmov	r6, r7, d0
 8022db8:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 8022dbc:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 8022dc0:	ed8d 1b00 	vstr	d1, [sp]
 8022dc4:	d206      	bcs.n	8022dd4 <__kernel_cos+0x24>
 8022dc6:	4630      	mov	r0, r6
 8022dc8:	4639      	mov	r1, r7
 8022dca:	f7dd fffb 	bl	8000dc4 <__aeabi_d2iz>
 8022dce:	2800      	cmp	r0, #0
 8022dd0:	f000 8088 	beq.w	8022ee4 <__kernel_cos+0x134>
 8022dd4:	4632      	mov	r2, r6
 8022dd6:	463b      	mov	r3, r7
 8022dd8:	4630      	mov	r0, r6
 8022dda:	4639      	mov	r1, r7
 8022ddc:	f7dd fd42 	bl	8000864 <__aeabi_dmul>
 8022de0:	4b51      	ldr	r3, [pc, #324]	@ (8022f28 <__kernel_cos+0x178>)
 8022de2:	2200      	movs	r2, #0
 8022de4:	4604      	mov	r4, r0
 8022de6:	460d      	mov	r5, r1
 8022de8:	f7dd fd3c 	bl	8000864 <__aeabi_dmul>
 8022dec:	a340      	add	r3, pc, #256	@ (adr r3, 8022ef0 <__kernel_cos+0x140>)
 8022dee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022df2:	4682      	mov	sl, r0
 8022df4:	468b      	mov	fp, r1
 8022df6:	4620      	mov	r0, r4
 8022df8:	4629      	mov	r1, r5
 8022dfa:	f7dd fd33 	bl	8000864 <__aeabi_dmul>
 8022dfe:	a33e      	add	r3, pc, #248	@ (adr r3, 8022ef8 <__kernel_cos+0x148>)
 8022e00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022e04:	f7dd fb78 	bl	80004f8 <__adddf3>
 8022e08:	4622      	mov	r2, r4
 8022e0a:	462b      	mov	r3, r5
 8022e0c:	f7dd fd2a 	bl	8000864 <__aeabi_dmul>
 8022e10:	a33b      	add	r3, pc, #236	@ (adr r3, 8022f00 <__kernel_cos+0x150>)
 8022e12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022e16:	f7dd fb6d 	bl	80004f4 <__aeabi_dsub>
 8022e1a:	4622      	mov	r2, r4
 8022e1c:	462b      	mov	r3, r5
 8022e1e:	f7dd fd21 	bl	8000864 <__aeabi_dmul>
 8022e22:	a339      	add	r3, pc, #228	@ (adr r3, 8022f08 <__kernel_cos+0x158>)
 8022e24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022e28:	f7dd fb66 	bl	80004f8 <__adddf3>
 8022e2c:	4622      	mov	r2, r4
 8022e2e:	462b      	mov	r3, r5
 8022e30:	f7dd fd18 	bl	8000864 <__aeabi_dmul>
 8022e34:	a336      	add	r3, pc, #216	@ (adr r3, 8022f10 <__kernel_cos+0x160>)
 8022e36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022e3a:	f7dd fb5b 	bl	80004f4 <__aeabi_dsub>
 8022e3e:	4622      	mov	r2, r4
 8022e40:	462b      	mov	r3, r5
 8022e42:	f7dd fd0f 	bl	8000864 <__aeabi_dmul>
 8022e46:	a334      	add	r3, pc, #208	@ (adr r3, 8022f18 <__kernel_cos+0x168>)
 8022e48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022e4c:	f7dd fb54 	bl	80004f8 <__adddf3>
 8022e50:	4622      	mov	r2, r4
 8022e52:	462b      	mov	r3, r5
 8022e54:	f7dd fd06 	bl	8000864 <__aeabi_dmul>
 8022e58:	4622      	mov	r2, r4
 8022e5a:	462b      	mov	r3, r5
 8022e5c:	f7dd fd02 	bl	8000864 <__aeabi_dmul>
 8022e60:	e9dd 2300 	ldrd	r2, r3, [sp]
 8022e64:	4604      	mov	r4, r0
 8022e66:	460d      	mov	r5, r1
 8022e68:	4630      	mov	r0, r6
 8022e6a:	4639      	mov	r1, r7
 8022e6c:	f7dd fcfa 	bl	8000864 <__aeabi_dmul>
 8022e70:	460b      	mov	r3, r1
 8022e72:	4602      	mov	r2, r0
 8022e74:	4629      	mov	r1, r5
 8022e76:	4620      	mov	r0, r4
 8022e78:	f7dd fb3c 	bl	80004f4 <__aeabi_dsub>
 8022e7c:	4b2b      	ldr	r3, [pc, #172]	@ (8022f2c <__kernel_cos+0x17c>)
 8022e7e:	4598      	cmp	r8, r3
 8022e80:	4606      	mov	r6, r0
 8022e82:	460f      	mov	r7, r1
 8022e84:	d810      	bhi.n	8022ea8 <__kernel_cos+0xf8>
 8022e86:	4602      	mov	r2, r0
 8022e88:	460b      	mov	r3, r1
 8022e8a:	4650      	mov	r0, sl
 8022e8c:	4659      	mov	r1, fp
 8022e8e:	f7dd fb31 	bl	80004f4 <__aeabi_dsub>
 8022e92:	460b      	mov	r3, r1
 8022e94:	4926      	ldr	r1, [pc, #152]	@ (8022f30 <__kernel_cos+0x180>)
 8022e96:	4602      	mov	r2, r0
 8022e98:	2000      	movs	r0, #0
 8022e9a:	f7dd fb2b 	bl	80004f4 <__aeabi_dsub>
 8022e9e:	ec41 0b10 	vmov	d0, r0, r1
 8022ea2:	b003      	add	sp, #12
 8022ea4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8022ea8:	4b22      	ldr	r3, [pc, #136]	@ (8022f34 <__kernel_cos+0x184>)
 8022eaa:	4921      	ldr	r1, [pc, #132]	@ (8022f30 <__kernel_cos+0x180>)
 8022eac:	4598      	cmp	r8, r3
 8022eae:	bf8c      	ite	hi
 8022eb0:	4d21      	ldrhi	r5, [pc, #132]	@ (8022f38 <__kernel_cos+0x188>)
 8022eb2:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 8022eb6:	2400      	movs	r4, #0
 8022eb8:	4622      	mov	r2, r4
 8022eba:	462b      	mov	r3, r5
 8022ebc:	2000      	movs	r0, #0
 8022ebe:	f7dd fb19 	bl	80004f4 <__aeabi_dsub>
 8022ec2:	4622      	mov	r2, r4
 8022ec4:	4680      	mov	r8, r0
 8022ec6:	4689      	mov	r9, r1
 8022ec8:	462b      	mov	r3, r5
 8022eca:	4650      	mov	r0, sl
 8022ecc:	4659      	mov	r1, fp
 8022ece:	f7dd fb11 	bl	80004f4 <__aeabi_dsub>
 8022ed2:	4632      	mov	r2, r6
 8022ed4:	463b      	mov	r3, r7
 8022ed6:	f7dd fb0d 	bl	80004f4 <__aeabi_dsub>
 8022eda:	4602      	mov	r2, r0
 8022edc:	460b      	mov	r3, r1
 8022ede:	4640      	mov	r0, r8
 8022ee0:	4649      	mov	r1, r9
 8022ee2:	e7da      	b.n	8022e9a <__kernel_cos+0xea>
 8022ee4:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 8022f20 <__kernel_cos+0x170>
 8022ee8:	e7db      	b.n	8022ea2 <__kernel_cos+0xf2>
 8022eea:	bf00      	nop
 8022eec:	f3af 8000 	nop.w
 8022ef0:	be8838d4 	.word	0xbe8838d4
 8022ef4:	bda8fae9 	.word	0xbda8fae9
 8022ef8:	bdb4b1c4 	.word	0xbdb4b1c4
 8022efc:	3e21ee9e 	.word	0x3e21ee9e
 8022f00:	809c52ad 	.word	0x809c52ad
 8022f04:	3e927e4f 	.word	0x3e927e4f
 8022f08:	19cb1590 	.word	0x19cb1590
 8022f0c:	3efa01a0 	.word	0x3efa01a0
 8022f10:	16c15177 	.word	0x16c15177
 8022f14:	3f56c16c 	.word	0x3f56c16c
 8022f18:	5555554c 	.word	0x5555554c
 8022f1c:	3fa55555 	.word	0x3fa55555
 8022f20:	00000000 	.word	0x00000000
 8022f24:	3ff00000 	.word	0x3ff00000
 8022f28:	3fe00000 	.word	0x3fe00000
 8022f2c:	3fd33332 	.word	0x3fd33332
 8022f30:	3ff00000 	.word	0x3ff00000
 8022f34:	3fe90000 	.word	0x3fe90000
 8022f38:	3fd20000 	.word	0x3fd20000
 8022f3c:	00000000 	.word	0x00000000

08022f40 <__kernel_sin>:
 8022f40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8022f44:	ec55 4b10 	vmov	r4, r5, d0
 8022f48:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8022f4c:	b085      	sub	sp, #20
 8022f4e:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 8022f52:	ed8d 1b02 	vstr	d1, [sp, #8]
 8022f56:	4680      	mov	r8, r0
 8022f58:	d205      	bcs.n	8022f66 <__kernel_sin+0x26>
 8022f5a:	4620      	mov	r0, r4
 8022f5c:	4629      	mov	r1, r5
 8022f5e:	f7dd ff31 	bl	8000dc4 <__aeabi_d2iz>
 8022f62:	2800      	cmp	r0, #0
 8022f64:	d052      	beq.n	802300c <__kernel_sin+0xcc>
 8022f66:	4622      	mov	r2, r4
 8022f68:	462b      	mov	r3, r5
 8022f6a:	4620      	mov	r0, r4
 8022f6c:	4629      	mov	r1, r5
 8022f6e:	f7dd fc79 	bl	8000864 <__aeabi_dmul>
 8022f72:	4682      	mov	sl, r0
 8022f74:	468b      	mov	fp, r1
 8022f76:	4602      	mov	r2, r0
 8022f78:	460b      	mov	r3, r1
 8022f7a:	4620      	mov	r0, r4
 8022f7c:	4629      	mov	r1, r5
 8022f7e:	f7dd fc71 	bl	8000864 <__aeabi_dmul>
 8022f82:	a342      	add	r3, pc, #264	@ (adr r3, 802308c <__kernel_sin+0x14c>)
 8022f84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022f88:	e9cd 0100 	strd	r0, r1, [sp]
 8022f8c:	4650      	mov	r0, sl
 8022f8e:	4659      	mov	r1, fp
 8022f90:	f7dd fc68 	bl	8000864 <__aeabi_dmul>
 8022f94:	a33f      	add	r3, pc, #252	@ (adr r3, 8023094 <__kernel_sin+0x154>)
 8022f96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022f9a:	f7dd faab 	bl	80004f4 <__aeabi_dsub>
 8022f9e:	4652      	mov	r2, sl
 8022fa0:	465b      	mov	r3, fp
 8022fa2:	f7dd fc5f 	bl	8000864 <__aeabi_dmul>
 8022fa6:	a33d      	add	r3, pc, #244	@ (adr r3, 802309c <__kernel_sin+0x15c>)
 8022fa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022fac:	f7dd faa4 	bl	80004f8 <__adddf3>
 8022fb0:	4652      	mov	r2, sl
 8022fb2:	465b      	mov	r3, fp
 8022fb4:	f7dd fc56 	bl	8000864 <__aeabi_dmul>
 8022fb8:	a33a      	add	r3, pc, #232	@ (adr r3, 80230a4 <__kernel_sin+0x164>)
 8022fba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022fbe:	f7dd fa99 	bl	80004f4 <__aeabi_dsub>
 8022fc2:	4652      	mov	r2, sl
 8022fc4:	465b      	mov	r3, fp
 8022fc6:	f7dd fc4d 	bl	8000864 <__aeabi_dmul>
 8022fca:	a338      	add	r3, pc, #224	@ (adr r3, 80230ac <__kernel_sin+0x16c>)
 8022fcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022fd0:	f7dd fa92 	bl	80004f8 <__adddf3>
 8022fd4:	4606      	mov	r6, r0
 8022fd6:	460f      	mov	r7, r1
 8022fd8:	f1b8 0f00 	cmp.w	r8, #0
 8022fdc:	d11b      	bne.n	8023016 <__kernel_sin+0xd6>
 8022fde:	4602      	mov	r2, r0
 8022fe0:	460b      	mov	r3, r1
 8022fe2:	4650      	mov	r0, sl
 8022fe4:	4659      	mov	r1, fp
 8022fe6:	f7dd fc3d 	bl	8000864 <__aeabi_dmul>
 8022fea:	a325      	add	r3, pc, #148	@ (adr r3, 8023080 <__kernel_sin+0x140>)
 8022fec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022ff0:	f7dd fa80 	bl	80004f4 <__aeabi_dsub>
 8022ff4:	e9dd 2300 	ldrd	r2, r3, [sp]
 8022ff8:	f7dd fc34 	bl	8000864 <__aeabi_dmul>
 8022ffc:	4602      	mov	r2, r0
 8022ffe:	460b      	mov	r3, r1
 8023000:	4620      	mov	r0, r4
 8023002:	4629      	mov	r1, r5
 8023004:	f7dd fa78 	bl	80004f8 <__adddf3>
 8023008:	4604      	mov	r4, r0
 802300a:	460d      	mov	r5, r1
 802300c:	ec45 4b10 	vmov	d0, r4, r5
 8023010:	b005      	add	sp, #20
 8023012:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8023016:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 802301a:	4b1b      	ldr	r3, [pc, #108]	@ (8023088 <__kernel_sin+0x148>)
 802301c:	2200      	movs	r2, #0
 802301e:	f7dd fc21 	bl	8000864 <__aeabi_dmul>
 8023022:	4632      	mov	r2, r6
 8023024:	4680      	mov	r8, r0
 8023026:	4689      	mov	r9, r1
 8023028:	463b      	mov	r3, r7
 802302a:	e9dd 0100 	ldrd	r0, r1, [sp]
 802302e:	f7dd fc19 	bl	8000864 <__aeabi_dmul>
 8023032:	4602      	mov	r2, r0
 8023034:	460b      	mov	r3, r1
 8023036:	4640      	mov	r0, r8
 8023038:	4649      	mov	r1, r9
 802303a:	f7dd fa5b 	bl	80004f4 <__aeabi_dsub>
 802303e:	4652      	mov	r2, sl
 8023040:	465b      	mov	r3, fp
 8023042:	f7dd fc0f 	bl	8000864 <__aeabi_dmul>
 8023046:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 802304a:	f7dd fa53 	bl	80004f4 <__aeabi_dsub>
 802304e:	a30c      	add	r3, pc, #48	@ (adr r3, 8023080 <__kernel_sin+0x140>)
 8023050:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023054:	4606      	mov	r6, r0
 8023056:	460f      	mov	r7, r1
 8023058:	e9dd 0100 	ldrd	r0, r1, [sp]
 802305c:	f7dd fc02 	bl	8000864 <__aeabi_dmul>
 8023060:	4602      	mov	r2, r0
 8023062:	460b      	mov	r3, r1
 8023064:	4630      	mov	r0, r6
 8023066:	4639      	mov	r1, r7
 8023068:	f7dd fa46 	bl	80004f8 <__adddf3>
 802306c:	4602      	mov	r2, r0
 802306e:	460b      	mov	r3, r1
 8023070:	4620      	mov	r0, r4
 8023072:	4629      	mov	r1, r5
 8023074:	f7dd fa3e 	bl	80004f4 <__aeabi_dsub>
 8023078:	e7c6      	b.n	8023008 <__kernel_sin+0xc8>
 802307a:	bf00      	nop
 802307c:	f3af 8000 	nop.w
 8023080:	55555549 	.word	0x55555549
 8023084:	3fc55555 	.word	0x3fc55555
 8023088:	3fe00000 	.word	0x3fe00000
 802308c:	5acfd57c 	.word	0x5acfd57c
 8023090:	3de5d93a 	.word	0x3de5d93a
 8023094:	8a2b9ceb 	.word	0x8a2b9ceb
 8023098:	3e5ae5e6 	.word	0x3e5ae5e6
 802309c:	57b1fe7d 	.word	0x57b1fe7d
 80230a0:	3ec71de3 	.word	0x3ec71de3
 80230a4:	19c161d5 	.word	0x19c161d5
 80230a8:	3f2a01a0 	.word	0x3f2a01a0
 80230ac:	1110f8a6 	.word	0x1110f8a6
 80230b0:	3f811111 	.word	0x3f811111
 80230b4:	00000000 	.word	0x00000000

080230b8 <__ieee754_acos>:
 80230b8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80230bc:	ec55 4b10 	vmov	r4, r5, d0
 80230c0:	49b7      	ldr	r1, [pc, #732]	@ (80233a0 <__ieee754_acos+0x2e8>)
 80230c2:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 80230c6:	428b      	cmp	r3, r1
 80230c8:	d919      	bls.n	80230fe <__ieee754_acos+0x46>
 80230ca:	f103 4340 	add.w	r3, r3, #3221225472	@ 0xc0000000
 80230ce:	f503 1380 	add.w	r3, r3, #1048576	@ 0x100000
 80230d2:	4323      	orrs	r3, r4
 80230d4:	d106      	bne.n	80230e4 <__ieee754_acos+0x2c>
 80230d6:	2d00      	cmp	r5, #0
 80230d8:	f340 8210 	ble.w	80234fc <__ieee754_acos+0x444>
 80230dc:	ed9f 0b94 	vldr	d0, [pc, #592]	@ 8023330 <__ieee754_acos+0x278>
 80230e0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80230e4:	4622      	mov	r2, r4
 80230e6:	462b      	mov	r3, r5
 80230e8:	4620      	mov	r0, r4
 80230ea:	4629      	mov	r1, r5
 80230ec:	f7dd fa02 	bl	80004f4 <__aeabi_dsub>
 80230f0:	4602      	mov	r2, r0
 80230f2:	460b      	mov	r3, r1
 80230f4:	f7dd fce0 	bl	8000ab8 <__aeabi_ddiv>
 80230f8:	ec41 0b10 	vmov	d0, r0, r1
 80230fc:	e7f0      	b.n	80230e0 <__ieee754_acos+0x28>
 80230fe:	49a9      	ldr	r1, [pc, #676]	@ (80233a4 <__ieee754_acos+0x2ec>)
 8023100:	428b      	cmp	r3, r1
 8023102:	f200 8085 	bhi.w	8023210 <__ieee754_acos+0x158>
 8023106:	4aa8      	ldr	r2, [pc, #672]	@ (80233a8 <__ieee754_acos+0x2f0>)
 8023108:	4293      	cmp	r3, r2
 802310a:	f240 81fa 	bls.w	8023502 <__ieee754_acos+0x44a>
 802310e:	4622      	mov	r2, r4
 8023110:	462b      	mov	r3, r5
 8023112:	4620      	mov	r0, r4
 8023114:	4629      	mov	r1, r5
 8023116:	f7dd fba5 	bl	8000864 <__aeabi_dmul>
 802311a:	a387      	add	r3, pc, #540	@ (adr r3, 8023338 <__ieee754_acos+0x280>)
 802311c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023120:	4606      	mov	r6, r0
 8023122:	460f      	mov	r7, r1
 8023124:	f7dd fb9e 	bl	8000864 <__aeabi_dmul>
 8023128:	a385      	add	r3, pc, #532	@ (adr r3, 8023340 <__ieee754_acos+0x288>)
 802312a:	e9d3 2300 	ldrd	r2, r3, [r3]
 802312e:	f7dd f9e3 	bl	80004f8 <__adddf3>
 8023132:	4632      	mov	r2, r6
 8023134:	463b      	mov	r3, r7
 8023136:	f7dd fb95 	bl	8000864 <__aeabi_dmul>
 802313a:	a383      	add	r3, pc, #524	@ (adr r3, 8023348 <__ieee754_acos+0x290>)
 802313c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023140:	f7dd f9d8 	bl	80004f4 <__aeabi_dsub>
 8023144:	4632      	mov	r2, r6
 8023146:	463b      	mov	r3, r7
 8023148:	f7dd fb8c 	bl	8000864 <__aeabi_dmul>
 802314c:	a380      	add	r3, pc, #512	@ (adr r3, 8023350 <__ieee754_acos+0x298>)
 802314e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023152:	f7dd f9d1 	bl	80004f8 <__adddf3>
 8023156:	4632      	mov	r2, r6
 8023158:	463b      	mov	r3, r7
 802315a:	f7dd fb83 	bl	8000864 <__aeabi_dmul>
 802315e:	a37e      	add	r3, pc, #504	@ (adr r3, 8023358 <__ieee754_acos+0x2a0>)
 8023160:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023164:	f7dd f9c6 	bl	80004f4 <__aeabi_dsub>
 8023168:	4632      	mov	r2, r6
 802316a:	463b      	mov	r3, r7
 802316c:	f7dd fb7a 	bl	8000864 <__aeabi_dmul>
 8023170:	a37b      	add	r3, pc, #492	@ (adr r3, 8023360 <__ieee754_acos+0x2a8>)
 8023172:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023176:	f7dd f9bf 	bl	80004f8 <__adddf3>
 802317a:	4632      	mov	r2, r6
 802317c:	463b      	mov	r3, r7
 802317e:	f7dd fb71 	bl	8000864 <__aeabi_dmul>
 8023182:	a379      	add	r3, pc, #484	@ (adr r3, 8023368 <__ieee754_acos+0x2b0>)
 8023184:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023188:	4680      	mov	r8, r0
 802318a:	4689      	mov	r9, r1
 802318c:	4630      	mov	r0, r6
 802318e:	4639      	mov	r1, r7
 8023190:	f7dd fb68 	bl	8000864 <__aeabi_dmul>
 8023194:	a376      	add	r3, pc, #472	@ (adr r3, 8023370 <__ieee754_acos+0x2b8>)
 8023196:	e9d3 2300 	ldrd	r2, r3, [r3]
 802319a:	f7dd f9ab 	bl	80004f4 <__aeabi_dsub>
 802319e:	4632      	mov	r2, r6
 80231a0:	463b      	mov	r3, r7
 80231a2:	f7dd fb5f 	bl	8000864 <__aeabi_dmul>
 80231a6:	a374      	add	r3, pc, #464	@ (adr r3, 8023378 <__ieee754_acos+0x2c0>)
 80231a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80231ac:	f7dd f9a4 	bl	80004f8 <__adddf3>
 80231b0:	4632      	mov	r2, r6
 80231b2:	463b      	mov	r3, r7
 80231b4:	f7dd fb56 	bl	8000864 <__aeabi_dmul>
 80231b8:	a371      	add	r3, pc, #452	@ (adr r3, 8023380 <__ieee754_acos+0x2c8>)
 80231ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80231be:	f7dd f999 	bl	80004f4 <__aeabi_dsub>
 80231c2:	4632      	mov	r2, r6
 80231c4:	463b      	mov	r3, r7
 80231c6:	f7dd fb4d 	bl	8000864 <__aeabi_dmul>
 80231ca:	4b78      	ldr	r3, [pc, #480]	@ (80233ac <__ieee754_acos+0x2f4>)
 80231cc:	2200      	movs	r2, #0
 80231ce:	f7dd f993 	bl	80004f8 <__adddf3>
 80231d2:	4602      	mov	r2, r0
 80231d4:	460b      	mov	r3, r1
 80231d6:	4640      	mov	r0, r8
 80231d8:	4649      	mov	r1, r9
 80231da:	f7dd fc6d 	bl	8000ab8 <__aeabi_ddiv>
 80231de:	4622      	mov	r2, r4
 80231e0:	462b      	mov	r3, r5
 80231e2:	f7dd fb3f 	bl	8000864 <__aeabi_dmul>
 80231e6:	4602      	mov	r2, r0
 80231e8:	460b      	mov	r3, r1
 80231ea:	a167      	add	r1, pc, #412	@ (adr r1, 8023388 <__ieee754_acos+0x2d0>)
 80231ec:	e9d1 0100 	ldrd	r0, r1, [r1]
 80231f0:	f7dd f980 	bl	80004f4 <__aeabi_dsub>
 80231f4:	4602      	mov	r2, r0
 80231f6:	460b      	mov	r3, r1
 80231f8:	4620      	mov	r0, r4
 80231fa:	4629      	mov	r1, r5
 80231fc:	f7dd f97a 	bl	80004f4 <__aeabi_dsub>
 8023200:	4602      	mov	r2, r0
 8023202:	460b      	mov	r3, r1
 8023204:	a162      	add	r1, pc, #392	@ (adr r1, 8023390 <__ieee754_acos+0x2d8>)
 8023206:	e9d1 0100 	ldrd	r0, r1, [r1]
 802320a:	f7dd f973 	bl	80004f4 <__aeabi_dsub>
 802320e:	e773      	b.n	80230f8 <__ieee754_acos+0x40>
 8023210:	2d00      	cmp	r5, #0
 8023212:	f280 80cf 	bge.w	80233b4 <__ieee754_acos+0x2fc>
 8023216:	4b65      	ldr	r3, [pc, #404]	@ (80233ac <__ieee754_acos+0x2f4>)
 8023218:	2200      	movs	r2, #0
 802321a:	4620      	mov	r0, r4
 802321c:	4629      	mov	r1, r5
 802321e:	f7dd f96b 	bl	80004f8 <__adddf3>
 8023222:	4b63      	ldr	r3, [pc, #396]	@ (80233b0 <__ieee754_acos+0x2f8>)
 8023224:	2200      	movs	r2, #0
 8023226:	f7dd fb1d 	bl	8000864 <__aeabi_dmul>
 802322a:	a343      	add	r3, pc, #268	@ (adr r3, 8023338 <__ieee754_acos+0x280>)
 802322c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023230:	4604      	mov	r4, r0
 8023232:	460d      	mov	r5, r1
 8023234:	f7dd fb16 	bl	8000864 <__aeabi_dmul>
 8023238:	a341      	add	r3, pc, #260	@ (adr r3, 8023340 <__ieee754_acos+0x288>)
 802323a:	e9d3 2300 	ldrd	r2, r3, [r3]
 802323e:	f7dd f95b 	bl	80004f8 <__adddf3>
 8023242:	4622      	mov	r2, r4
 8023244:	462b      	mov	r3, r5
 8023246:	f7dd fb0d 	bl	8000864 <__aeabi_dmul>
 802324a:	a33f      	add	r3, pc, #252	@ (adr r3, 8023348 <__ieee754_acos+0x290>)
 802324c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023250:	f7dd f950 	bl	80004f4 <__aeabi_dsub>
 8023254:	4622      	mov	r2, r4
 8023256:	462b      	mov	r3, r5
 8023258:	f7dd fb04 	bl	8000864 <__aeabi_dmul>
 802325c:	a33c      	add	r3, pc, #240	@ (adr r3, 8023350 <__ieee754_acos+0x298>)
 802325e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023262:	f7dd f949 	bl	80004f8 <__adddf3>
 8023266:	4622      	mov	r2, r4
 8023268:	462b      	mov	r3, r5
 802326a:	f7dd fafb 	bl	8000864 <__aeabi_dmul>
 802326e:	a33a      	add	r3, pc, #232	@ (adr r3, 8023358 <__ieee754_acos+0x2a0>)
 8023270:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023274:	f7dd f93e 	bl	80004f4 <__aeabi_dsub>
 8023278:	4622      	mov	r2, r4
 802327a:	462b      	mov	r3, r5
 802327c:	f7dd faf2 	bl	8000864 <__aeabi_dmul>
 8023280:	a337      	add	r3, pc, #220	@ (adr r3, 8023360 <__ieee754_acos+0x2a8>)
 8023282:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023286:	f7dd f937 	bl	80004f8 <__adddf3>
 802328a:	4622      	mov	r2, r4
 802328c:	462b      	mov	r3, r5
 802328e:	f7dd fae9 	bl	8000864 <__aeabi_dmul>
 8023292:	a335      	add	r3, pc, #212	@ (adr r3, 8023368 <__ieee754_acos+0x2b0>)
 8023294:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023298:	4606      	mov	r6, r0
 802329a:	460f      	mov	r7, r1
 802329c:	4620      	mov	r0, r4
 802329e:	4629      	mov	r1, r5
 80232a0:	f7dd fae0 	bl	8000864 <__aeabi_dmul>
 80232a4:	a332      	add	r3, pc, #200	@ (adr r3, 8023370 <__ieee754_acos+0x2b8>)
 80232a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80232aa:	f7dd f923 	bl	80004f4 <__aeabi_dsub>
 80232ae:	4622      	mov	r2, r4
 80232b0:	462b      	mov	r3, r5
 80232b2:	f7dd fad7 	bl	8000864 <__aeabi_dmul>
 80232b6:	a330      	add	r3, pc, #192	@ (adr r3, 8023378 <__ieee754_acos+0x2c0>)
 80232b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80232bc:	f7dd f91c 	bl	80004f8 <__adddf3>
 80232c0:	4622      	mov	r2, r4
 80232c2:	462b      	mov	r3, r5
 80232c4:	f7dd face 	bl	8000864 <__aeabi_dmul>
 80232c8:	a32d      	add	r3, pc, #180	@ (adr r3, 8023380 <__ieee754_acos+0x2c8>)
 80232ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80232ce:	f7dd f911 	bl	80004f4 <__aeabi_dsub>
 80232d2:	4622      	mov	r2, r4
 80232d4:	462b      	mov	r3, r5
 80232d6:	f7dd fac5 	bl	8000864 <__aeabi_dmul>
 80232da:	4b34      	ldr	r3, [pc, #208]	@ (80233ac <__ieee754_acos+0x2f4>)
 80232dc:	2200      	movs	r2, #0
 80232de:	f7dd f90b 	bl	80004f8 <__adddf3>
 80232e2:	ec45 4b10 	vmov	d0, r4, r5
 80232e6:	4680      	mov	r8, r0
 80232e8:	4689      	mov	r9, r1
 80232ea:	f7ff fc89 	bl	8022c00 <__ieee754_sqrt>
 80232ee:	ec55 4b10 	vmov	r4, r5, d0
 80232f2:	4642      	mov	r2, r8
 80232f4:	464b      	mov	r3, r9
 80232f6:	4630      	mov	r0, r6
 80232f8:	4639      	mov	r1, r7
 80232fa:	f7dd fbdd 	bl	8000ab8 <__aeabi_ddiv>
 80232fe:	4622      	mov	r2, r4
 8023300:	462b      	mov	r3, r5
 8023302:	f7dd faaf 	bl	8000864 <__aeabi_dmul>
 8023306:	a320      	add	r3, pc, #128	@ (adr r3, 8023388 <__ieee754_acos+0x2d0>)
 8023308:	e9d3 2300 	ldrd	r2, r3, [r3]
 802330c:	f7dd f8f2 	bl	80004f4 <__aeabi_dsub>
 8023310:	4622      	mov	r2, r4
 8023312:	462b      	mov	r3, r5
 8023314:	f7dd f8f0 	bl	80004f8 <__adddf3>
 8023318:	4602      	mov	r2, r0
 802331a:	460b      	mov	r3, r1
 802331c:	f7dd f8ec 	bl	80004f8 <__adddf3>
 8023320:	4602      	mov	r2, r0
 8023322:	460b      	mov	r3, r1
 8023324:	a11c      	add	r1, pc, #112	@ (adr r1, 8023398 <__ieee754_acos+0x2e0>)
 8023326:	e9d1 0100 	ldrd	r0, r1, [r1]
 802332a:	e76e      	b.n	802320a <__ieee754_acos+0x152>
 802332c:	f3af 8000 	nop.w
	...
 8023338:	0dfdf709 	.word	0x0dfdf709
 802333c:	3f023de1 	.word	0x3f023de1
 8023340:	7501b288 	.word	0x7501b288
 8023344:	3f49efe0 	.word	0x3f49efe0
 8023348:	b5688f3b 	.word	0xb5688f3b
 802334c:	3fa48228 	.word	0x3fa48228
 8023350:	0e884455 	.word	0x0e884455
 8023354:	3fc9c155 	.word	0x3fc9c155
 8023358:	03eb6f7d 	.word	0x03eb6f7d
 802335c:	3fd4d612 	.word	0x3fd4d612
 8023360:	55555555 	.word	0x55555555
 8023364:	3fc55555 	.word	0x3fc55555
 8023368:	b12e9282 	.word	0xb12e9282
 802336c:	3fb3b8c5 	.word	0x3fb3b8c5
 8023370:	1b8d0159 	.word	0x1b8d0159
 8023374:	3fe6066c 	.word	0x3fe6066c
 8023378:	9c598ac8 	.word	0x9c598ac8
 802337c:	40002ae5 	.word	0x40002ae5
 8023380:	1c8a2d4b 	.word	0x1c8a2d4b
 8023384:	40033a27 	.word	0x40033a27
 8023388:	33145c07 	.word	0x33145c07
 802338c:	3c91a626 	.word	0x3c91a626
 8023390:	54442d18 	.word	0x54442d18
 8023394:	3ff921fb 	.word	0x3ff921fb
 8023398:	54442d18 	.word	0x54442d18
 802339c:	400921fb 	.word	0x400921fb
 80233a0:	3fefffff 	.word	0x3fefffff
 80233a4:	3fdfffff 	.word	0x3fdfffff
 80233a8:	3c600000 	.word	0x3c600000
 80233ac:	3ff00000 	.word	0x3ff00000
 80233b0:	3fe00000 	.word	0x3fe00000
 80233b4:	4622      	mov	r2, r4
 80233b6:	462b      	mov	r3, r5
 80233b8:	496b      	ldr	r1, [pc, #428]	@ (8023568 <__ieee754_acos+0x4b0>)
 80233ba:	2000      	movs	r0, #0
 80233bc:	f7dd f89a 	bl	80004f4 <__aeabi_dsub>
 80233c0:	4b6a      	ldr	r3, [pc, #424]	@ (802356c <__ieee754_acos+0x4b4>)
 80233c2:	2200      	movs	r2, #0
 80233c4:	f7dd fa4e 	bl	8000864 <__aeabi_dmul>
 80233c8:	4604      	mov	r4, r0
 80233ca:	460d      	mov	r5, r1
 80233cc:	ec45 4b10 	vmov	d0, r4, r5
 80233d0:	f7ff fc16 	bl	8022c00 <__ieee754_sqrt>
 80233d4:	a34c      	add	r3, pc, #304	@ (adr r3, 8023508 <__ieee754_acos+0x450>)
 80233d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80233da:	4620      	mov	r0, r4
 80233dc:	4629      	mov	r1, r5
 80233de:	ec59 8b10 	vmov	r8, r9, d0
 80233e2:	f7dd fa3f 	bl	8000864 <__aeabi_dmul>
 80233e6:	a34a      	add	r3, pc, #296	@ (adr r3, 8023510 <__ieee754_acos+0x458>)
 80233e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80233ec:	f7dd f884 	bl	80004f8 <__adddf3>
 80233f0:	4622      	mov	r2, r4
 80233f2:	462b      	mov	r3, r5
 80233f4:	f7dd fa36 	bl	8000864 <__aeabi_dmul>
 80233f8:	a347      	add	r3, pc, #284	@ (adr r3, 8023518 <__ieee754_acos+0x460>)
 80233fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80233fe:	f7dd f879 	bl	80004f4 <__aeabi_dsub>
 8023402:	4622      	mov	r2, r4
 8023404:	462b      	mov	r3, r5
 8023406:	f7dd fa2d 	bl	8000864 <__aeabi_dmul>
 802340a:	a345      	add	r3, pc, #276	@ (adr r3, 8023520 <__ieee754_acos+0x468>)
 802340c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023410:	f7dd f872 	bl	80004f8 <__adddf3>
 8023414:	4622      	mov	r2, r4
 8023416:	462b      	mov	r3, r5
 8023418:	f7dd fa24 	bl	8000864 <__aeabi_dmul>
 802341c:	a342      	add	r3, pc, #264	@ (adr r3, 8023528 <__ieee754_acos+0x470>)
 802341e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023422:	f7dd f867 	bl	80004f4 <__aeabi_dsub>
 8023426:	4622      	mov	r2, r4
 8023428:	462b      	mov	r3, r5
 802342a:	f7dd fa1b 	bl	8000864 <__aeabi_dmul>
 802342e:	a340      	add	r3, pc, #256	@ (adr r3, 8023530 <__ieee754_acos+0x478>)
 8023430:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023434:	f7dd f860 	bl	80004f8 <__adddf3>
 8023438:	4622      	mov	r2, r4
 802343a:	462b      	mov	r3, r5
 802343c:	f7dd fa12 	bl	8000864 <__aeabi_dmul>
 8023440:	a33d      	add	r3, pc, #244	@ (adr r3, 8023538 <__ieee754_acos+0x480>)
 8023442:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023446:	4682      	mov	sl, r0
 8023448:	468b      	mov	fp, r1
 802344a:	4620      	mov	r0, r4
 802344c:	4629      	mov	r1, r5
 802344e:	f7dd fa09 	bl	8000864 <__aeabi_dmul>
 8023452:	a33b      	add	r3, pc, #236	@ (adr r3, 8023540 <__ieee754_acos+0x488>)
 8023454:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023458:	f7dd f84c 	bl	80004f4 <__aeabi_dsub>
 802345c:	4622      	mov	r2, r4
 802345e:	462b      	mov	r3, r5
 8023460:	f7dd fa00 	bl	8000864 <__aeabi_dmul>
 8023464:	a338      	add	r3, pc, #224	@ (adr r3, 8023548 <__ieee754_acos+0x490>)
 8023466:	e9d3 2300 	ldrd	r2, r3, [r3]
 802346a:	f7dd f845 	bl	80004f8 <__adddf3>
 802346e:	4622      	mov	r2, r4
 8023470:	462b      	mov	r3, r5
 8023472:	f7dd f9f7 	bl	8000864 <__aeabi_dmul>
 8023476:	a336      	add	r3, pc, #216	@ (adr r3, 8023550 <__ieee754_acos+0x498>)
 8023478:	e9d3 2300 	ldrd	r2, r3, [r3]
 802347c:	f7dd f83a 	bl	80004f4 <__aeabi_dsub>
 8023480:	4622      	mov	r2, r4
 8023482:	462b      	mov	r3, r5
 8023484:	f7dd f9ee 	bl	8000864 <__aeabi_dmul>
 8023488:	4b37      	ldr	r3, [pc, #220]	@ (8023568 <__ieee754_acos+0x4b0>)
 802348a:	2200      	movs	r2, #0
 802348c:	f7dd f834 	bl	80004f8 <__adddf3>
 8023490:	4602      	mov	r2, r0
 8023492:	460b      	mov	r3, r1
 8023494:	4650      	mov	r0, sl
 8023496:	4659      	mov	r1, fp
 8023498:	f7dd fb0e 	bl	8000ab8 <__aeabi_ddiv>
 802349c:	4642      	mov	r2, r8
 802349e:	464b      	mov	r3, r9
 80234a0:	f7dd f9e0 	bl	8000864 <__aeabi_dmul>
 80234a4:	2600      	movs	r6, #0
 80234a6:	4682      	mov	sl, r0
 80234a8:	468b      	mov	fp, r1
 80234aa:	4632      	mov	r2, r6
 80234ac:	464b      	mov	r3, r9
 80234ae:	4630      	mov	r0, r6
 80234b0:	4649      	mov	r1, r9
 80234b2:	f7dd f9d7 	bl	8000864 <__aeabi_dmul>
 80234b6:	4602      	mov	r2, r0
 80234b8:	460b      	mov	r3, r1
 80234ba:	4620      	mov	r0, r4
 80234bc:	4629      	mov	r1, r5
 80234be:	f7dd f819 	bl	80004f4 <__aeabi_dsub>
 80234c2:	4632      	mov	r2, r6
 80234c4:	4604      	mov	r4, r0
 80234c6:	460d      	mov	r5, r1
 80234c8:	464b      	mov	r3, r9
 80234ca:	4640      	mov	r0, r8
 80234cc:	4649      	mov	r1, r9
 80234ce:	f7dd f813 	bl	80004f8 <__adddf3>
 80234d2:	4602      	mov	r2, r0
 80234d4:	460b      	mov	r3, r1
 80234d6:	4620      	mov	r0, r4
 80234d8:	4629      	mov	r1, r5
 80234da:	f7dd faed 	bl	8000ab8 <__aeabi_ddiv>
 80234de:	4602      	mov	r2, r0
 80234e0:	460b      	mov	r3, r1
 80234e2:	4650      	mov	r0, sl
 80234e4:	4659      	mov	r1, fp
 80234e6:	f7dd f807 	bl	80004f8 <__adddf3>
 80234ea:	4632      	mov	r2, r6
 80234ec:	464b      	mov	r3, r9
 80234ee:	f7dd f803 	bl	80004f8 <__adddf3>
 80234f2:	4602      	mov	r2, r0
 80234f4:	460b      	mov	r3, r1
 80234f6:	f7dc ffff 	bl	80004f8 <__adddf3>
 80234fa:	e5fd      	b.n	80230f8 <__ieee754_acos+0x40>
 80234fc:	ed9f 0b16 	vldr	d0, [pc, #88]	@ 8023558 <__ieee754_acos+0x4a0>
 8023500:	e5ee      	b.n	80230e0 <__ieee754_acos+0x28>
 8023502:	ed9f 0b17 	vldr	d0, [pc, #92]	@ 8023560 <__ieee754_acos+0x4a8>
 8023506:	e5eb      	b.n	80230e0 <__ieee754_acos+0x28>
 8023508:	0dfdf709 	.word	0x0dfdf709
 802350c:	3f023de1 	.word	0x3f023de1
 8023510:	7501b288 	.word	0x7501b288
 8023514:	3f49efe0 	.word	0x3f49efe0
 8023518:	b5688f3b 	.word	0xb5688f3b
 802351c:	3fa48228 	.word	0x3fa48228
 8023520:	0e884455 	.word	0x0e884455
 8023524:	3fc9c155 	.word	0x3fc9c155
 8023528:	03eb6f7d 	.word	0x03eb6f7d
 802352c:	3fd4d612 	.word	0x3fd4d612
 8023530:	55555555 	.word	0x55555555
 8023534:	3fc55555 	.word	0x3fc55555
 8023538:	b12e9282 	.word	0xb12e9282
 802353c:	3fb3b8c5 	.word	0x3fb3b8c5
 8023540:	1b8d0159 	.word	0x1b8d0159
 8023544:	3fe6066c 	.word	0x3fe6066c
 8023548:	9c598ac8 	.word	0x9c598ac8
 802354c:	40002ae5 	.word	0x40002ae5
 8023550:	1c8a2d4b 	.word	0x1c8a2d4b
 8023554:	40033a27 	.word	0x40033a27
 8023558:	54442d18 	.word	0x54442d18
 802355c:	400921fb 	.word	0x400921fb
 8023560:	54442d18 	.word	0x54442d18
 8023564:	3ff921fb 	.word	0x3ff921fb
 8023568:	3ff00000 	.word	0x3ff00000
 802356c:	3fe00000 	.word	0x3fe00000

08023570 <__ieee754_atan2>:
 8023570:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8023574:	ec57 6b11 	vmov	r6, r7, d1
 8023578:	4273      	negs	r3, r6
 802357a:	f8df 817c 	ldr.w	r8, [pc, #380]	@ 80236f8 <__ieee754_atan2+0x188>
 802357e:	f027 4200 	bic.w	r2, r7, #2147483648	@ 0x80000000
 8023582:	4333      	orrs	r3, r6
 8023584:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 8023588:	4543      	cmp	r3, r8
 802358a:	ec51 0b10 	vmov	r0, r1, d0
 802358e:	4635      	mov	r5, r6
 8023590:	d809      	bhi.n	80235a6 <__ieee754_atan2+0x36>
 8023592:	4244      	negs	r4, r0
 8023594:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8023598:	4304      	orrs	r4, r0
 802359a:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 802359e:	4544      	cmp	r4, r8
 80235a0:	468e      	mov	lr, r1
 80235a2:	4681      	mov	r9, r0
 80235a4:	d907      	bls.n	80235b6 <__ieee754_atan2+0x46>
 80235a6:	4632      	mov	r2, r6
 80235a8:	463b      	mov	r3, r7
 80235aa:	f7dc ffa5 	bl	80004f8 <__adddf3>
 80235ae:	ec41 0b10 	vmov	d0, r0, r1
 80235b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80235b6:	f107 4440 	add.w	r4, r7, #3221225472	@ 0xc0000000
 80235ba:	f504 1480 	add.w	r4, r4, #1048576	@ 0x100000
 80235be:	4334      	orrs	r4, r6
 80235c0:	d103      	bne.n	80235ca <__ieee754_atan2+0x5a>
 80235c2:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80235c6:	f000 ba97 	b.w	8023af8 <atan>
 80235ca:	17bc      	asrs	r4, r7, #30
 80235cc:	f004 0402 	and.w	r4, r4, #2
 80235d0:	ea53 0909 	orrs.w	r9, r3, r9
 80235d4:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 80235d8:	d107      	bne.n	80235ea <__ieee754_atan2+0x7a>
 80235da:	2c02      	cmp	r4, #2
 80235dc:	d05f      	beq.n	802369e <__ieee754_atan2+0x12e>
 80235de:	2c03      	cmp	r4, #3
 80235e0:	d1e5      	bne.n	80235ae <__ieee754_atan2+0x3e>
 80235e2:	a143      	add	r1, pc, #268	@ (adr r1, 80236f0 <__ieee754_atan2+0x180>)
 80235e4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80235e8:	e7e1      	b.n	80235ae <__ieee754_atan2+0x3e>
 80235ea:	4315      	orrs	r5, r2
 80235ec:	d106      	bne.n	80235fc <__ieee754_atan2+0x8c>
 80235ee:	f1be 0f00 	cmp.w	lr, #0
 80235f2:	db5f      	blt.n	80236b4 <__ieee754_atan2+0x144>
 80235f4:	a136      	add	r1, pc, #216	@ (adr r1, 80236d0 <__ieee754_atan2+0x160>)
 80235f6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80235fa:	e7d8      	b.n	80235ae <__ieee754_atan2+0x3e>
 80235fc:	4542      	cmp	r2, r8
 80235fe:	d10f      	bne.n	8023620 <__ieee754_atan2+0xb0>
 8023600:	4293      	cmp	r3, r2
 8023602:	f104 34ff 	add.w	r4, r4, #4294967295
 8023606:	d107      	bne.n	8023618 <__ieee754_atan2+0xa8>
 8023608:	2c02      	cmp	r4, #2
 802360a:	d84c      	bhi.n	80236a6 <__ieee754_atan2+0x136>
 802360c:	4b36      	ldr	r3, [pc, #216]	@ (80236e8 <__ieee754_atan2+0x178>)
 802360e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8023612:	e9d3 0100 	ldrd	r0, r1, [r3]
 8023616:	e7ca      	b.n	80235ae <__ieee754_atan2+0x3e>
 8023618:	2c02      	cmp	r4, #2
 802361a:	d848      	bhi.n	80236ae <__ieee754_atan2+0x13e>
 802361c:	4b33      	ldr	r3, [pc, #204]	@ (80236ec <__ieee754_atan2+0x17c>)
 802361e:	e7f6      	b.n	802360e <__ieee754_atan2+0x9e>
 8023620:	4543      	cmp	r3, r8
 8023622:	d0e4      	beq.n	80235ee <__ieee754_atan2+0x7e>
 8023624:	1a9b      	subs	r3, r3, r2
 8023626:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 802362a:	ea4f 5223 	mov.w	r2, r3, asr #20
 802362e:	da1e      	bge.n	802366e <__ieee754_atan2+0xfe>
 8023630:	2f00      	cmp	r7, #0
 8023632:	da01      	bge.n	8023638 <__ieee754_atan2+0xc8>
 8023634:	323c      	adds	r2, #60	@ 0x3c
 8023636:	db1e      	blt.n	8023676 <__ieee754_atan2+0x106>
 8023638:	4632      	mov	r2, r6
 802363a:	463b      	mov	r3, r7
 802363c:	f7dd fa3c 	bl	8000ab8 <__aeabi_ddiv>
 8023640:	ec41 0b10 	vmov	d0, r0, r1
 8023644:	f7ff f99c 	bl	8022980 <fabs>
 8023648:	f000 fa56 	bl	8023af8 <atan>
 802364c:	ec51 0b10 	vmov	r0, r1, d0
 8023650:	2c01      	cmp	r4, #1
 8023652:	d013      	beq.n	802367c <__ieee754_atan2+0x10c>
 8023654:	2c02      	cmp	r4, #2
 8023656:	d015      	beq.n	8023684 <__ieee754_atan2+0x114>
 8023658:	2c00      	cmp	r4, #0
 802365a:	d0a8      	beq.n	80235ae <__ieee754_atan2+0x3e>
 802365c:	a318      	add	r3, pc, #96	@ (adr r3, 80236c0 <__ieee754_atan2+0x150>)
 802365e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023662:	f7dc ff47 	bl	80004f4 <__aeabi_dsub>
 8023666:	a318      	add	r3, pc, #96	@ (adr r3, 80236c8 <__ieee754_atan2+0x158>)
 8023668:	e9d3 2300 	ldrd	r2, r3, [r3]
 802366c:	e014      	b.n	8023698 <__ieee754_atan2+0x128>
 802366e:	a118      	add	r1, pc, #96	@ (adr r1, 80236d0 <__ieee754_atan2+0x160>)
 8023670:	e9d1 0100 	ldrd	r0, r1, [r1]
 8023674:	e7ec      	b.n	8023650 <__ieee754_atan2+0xe0>
 8023676:	2000      	movs	r0, #0
 8023678:	2100      	movs	r1, #0
 802367a:	e7e9      	b.n	8023650 <__ieee754_atan2+0xe0>
 802367c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8023680:	4619      	mov	r1, r3
 8023682:	e794      	b.n	80235ae <__ieee754_atan2+0x3e>
 8023684:	a30e      	add	r3, pc, #56	@ (adr r3, 80236c0 <__ieee754_atan2+0x150>)
 8023686:	e9d3 2300 	ldrd	r2, r3, [r3]
 802368a:	f7dc ff33 	bl	80004f4 <__aeabi_dsub>
 802368e:	4602      	mov	r2, r0
 8023690:	460b      	mov	r3, r1
 8023692:	a10d      	add	r1, pc, #52	@ (adr r1, 80236c8 <__ieee754_atan2+0x158>)
 8023694:	e9d1 0100 	ldrd	r0, r1, [r1]
 8023698:	f7dc ff2c 	bl	80004f4 <__aeabi_dsub>
 802369c:	e787      	b.n	80235ae <__ieee754_atan2+0x3e>
 802369e:	a10a      	add	r1, pc, #40	@ (adr r1, 80236c8 <__ieee754_atan2+0x158>)
 80236a0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80236a4:	e783      	b.n	80235ae <__ieee754_atan2+0x3e>
 80236a6:	a10c      	add	r1, pc, #48	@ (adr r1, 80236d8 <__ieee754_atan2+0x168>)
 80236a8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80236ac:	e77f      	b.n	80235ae <__ieee754_atan2+0x3e>
 80236ae:	2000      	movs	r0, #0
 80236b0:	2100      	movs	r1, #0
 80236b2:	e77c      	b.n	80235ae <__ieee754_atan2+0x3e>
 80236b4:	a10a      	add	r1, pc, #40	@ (adr r1, 80236e0 <__ieee754_atan2+0x170>)
 80236b6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80236ba:	e778      	b.n	80235ae <__ieee754_atan2+0x3e>
 80236bc:	f3af 8000 	nop.w
 80236c0:	33145c07 	.word	0x33145c07
 80236c4:	3ca1a626 	.word	0x3ca1a626
 80236c8:	54442d18 	.word	0x54442d18
 80236cc:	400921fb 	.word	0x400921fb
 80236d0:	54442d18 	.word	0x54442d18
 80236d4:	3ff921fb 	.word	0x3ff921fb
 80236d8:	54442d18 	.word	0x54442d18
 80236dc:	3fe921fb 	.word	0x3fe921fb
 80236e0:	54442d18 	.word	0x54442d18
 80236e4:	bff921fb 	.word	0xbff921fb
 80236e8:	08025248 	.word	0x08025248
 80236ec:	08025230 	.word	0x08025230
 80236f0:	54442d18 	.word	0x54442d18
 80236f4:	c00921fb 	.word	0xc00921fb
 80236f8:	7ff00000 	.word	0x7ff00000
 80236fc:	00000000 	.word	0x00000000

08023700 <__ieee754_rem_pio2>:
 8023700:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8023704:	ec57 6b10 	vmov	r6, r7, d0
 8023708:	4bc5      	ldr	r3, [pc, #788]	@ (8023a20 <__ieee754_rem_pio2+0x320>)
 802370a:	b08d      	sub	sp, #52	@ 0x34
 802370c:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 8023710:	4598      	cmp	r8, r3
 8023712:	4604      	mov	r4, r0
 8023714:	9704      	str	r7, [sp, #16]
 8023716:	d807      	bhi.n	8023728 <__ieee754_rem_pio2+0x28>
 8023718:	2200      	movs	r2, #0
 802371a:	2300      	movs	r3, #0
 802371c:	ed80 0b00 	vstr	d0, [r0]
 8023720:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8023724:	2500      	movs	r5, #0
 8023726:	e028      	b.n	802377a <__ieee754_rem_pio2+0x7a>
 8023728:	4bbe      	ldr	r3, [pc, #760]	@ (8023a24 <__ieee754_rem_pio2+0x324>)
 802372a:	4598      	cmp	r8, r3
 802372c:	d878      	bhi.n	8023820 <__ieee754_rem_pio2+0x120>
 802372e:	9b04      	ldr	r3, [sp, #16]
 8023730:	4dbd      	ldr	r5, [pc, #756]	@ (8023a28 <__ieee754_rem_pio2+0x328>)
 8023732:	2b00      	cmp	r3, #0
 8023734:	4630      	mov	r0, r6
 8023736:	a3ac      	add	r3, pc, #688	@ (adr r3, 80239e8 <__ieee754_rem_pio2+0x2e8>)
 8023738:	e9d3 2300 	ldrd	r2, r3, [r3]
 802373c:	4639      	mov	r1, r7
 802373e:	dd38      	ble.n	80237b2 <__ieee754_rem_pio2+0xb2>
 8023740:	f7dc fed8 	bl	80004f4 <__aeabi_dsub>
 8023744:	45a8      	cmp	r8, r5
 8023746:	4606      	mov	r6, r0
 8023748:	460f      	mov	r7, r1
 802374a:	d01a      	beq.n	8023782 <__ieee754_rem_pio2+0x82>
 802374c:	a3a8      	add	r3, pc, #672	@ (adr r3, 80239f0 <__ieee754_rem_pio2+0x2f0>)
 802374e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023752:	f7dc fecf 	bl	80004f4 <__aeabi_dsub>
 8023756:	4602      	mov	r2, r0
 8023758:	460b      	mov	r3, r1
 802375a:	4680      	mov	r8, r0
 802375c:	4689      	mov	r9, r1
 802375e:	4630      	mov	r0, r6
 8023760:	4639      	mov	r1, r7
 8023762:	f7dc fec7 	bl	80004f4 <__aeabi_dsub>
 8023766:	a3a2      	add	r3, pc, #648	@ (adr r3, 80239f0 <__ieee754_rem_pio2+0x2f0>)
 8023768:	e9d3 2300 	ldrd	r2, r3, [r3]
 802376c:	f7dc fec2 	bl	80004f4 <__aeabi_dsub>
 8023770:	e9c4 8900 	strd	r8, r9, [r4]
 8023774:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8023778:	2501      	movs	r5, #1
 802377a:	4628      	mov	r0, r5
 802377c:	b00d      	add	sp, #52	@ 0x34
 802377e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8023782:	a39d      	add	r3, pc, #628	@ (adr r3, 80239f8 <__ieee754_rem_pio2+0x2f8>)
 8023784:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023788:	f7dc feb4 	bl	80004f4 <__aeabi_dsub>
 802378c:	a39c      	add	r3, pc, #624	@ (adr r3, 8023a00 <__ieee754_rem_pio2+0x300>)
 802378e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023792:	4606      	mov	r6, r0
 8023794:	460f      	mov	r7, r1
 8023796:	f7dc fead 	bl	80004f4 <__aeabi_dsub>
 802379a:	4602      	mov	r2, r0
 802379c:	460b      	mov	r3, r1
 802379e:	4680      	mov	r8, r0
 80237a0:	4689      	mov	r9, r1
 80237a2:	4630      	mov	r0, r6
 80237a4:	4639      	mov	r1, r7
 80237a6:	f7dc fea5 	bl	80004f4 <__aeabi_dsub>
 80237aa:	a395      	add	r3, pc, #596	@ (adr r3, 8023a00 <__ieee754_rem_pio2+0x300>)
 80237ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80237b0:	e7dc      	b.n	802376c <__ieee754_rem_pio2+0x6c>
 80237b2:	f7dc fea1 	bl	80004f8 <__adddf3>
 80237b6:	45a8      	cmp	r8, r5
 80237b8:	4606      	mov	r6, r0
 80237ba:	460f      	mov	r7, r1
 80237bc:	d018      	beq.n	80237f0 <__ieee754_rem_pio2+0xf0>
 80237be:	a38c      	add	r3, pc, #560	@ (adr r3, 80239f0 <__ieee754_rem_pio2+0x2f0>)
 80237c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80237c4:	f7dc fe98 	bl	80004f8 <__adddf3>
 80237c8:	4602      	mov	r2, r0
 80237ca:	460b      	mov	r3, r1
 80237cc:	4680      	mov	r8, r0
 80237ce:	4689      	mov	r9, r1
 80237d0:	4630      	mov	r0, r6
 80237d2:	4639      	mov	r1, r7
 80237d4:	f7dc fe8e 	bl	80004f4 <__aeabi_dsub>
 80237d8:	a385      	add	r3, pc, #532	@ (adr r3, 80239f0 <__ieee754_rem_pio2+0x2f0>)
 80237da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80237de:	f7dc fe8b 	bl	80004f8 <__adddf3>
 80237e2:	f04f 35ff 	mov.w	r5, #4294967295
 80237e6:	e9c4 8900 	strd	r8, r9, [r4]
 80237ea:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80237ee:	e7c4      	b.n	802377a <__ieee754_rem_pio2+0x7a>
 80237f0:	a381      	add	r3, pc, #516	@ (adr r3, 80239f8 <__ieee754_rem_pio2+0x2f8>)
 80237f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80237f6:	f7dc fe7f 	bl	80004f8 <__adddf3>
 80237fa:	a381      	add	r3, pc, #516	@ (adr r3, 8023a00 <__ieee754_rem_pio2+0x300>)
 80237fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023800:	4606      	mov	r6, r0
 8023802:	460f      	mov	r7, r1
 8023804:	f7dc fe78 	bl	80004f8 <__adddf3>
 8023808:	4602      	mov	r2, r0
 802380a:	460b      	mov	r3, r1
 802380c:	4680      	mov	r8, r0
 802380e:	4689      	mov	r9, r1
 8023810:	4630      	mov	r0, r6
 8023812:	4639      	mov	r1, r7
 8023814:	f7dc fe6e 	bl	80004f4 <__aeabi_dsub>
 8023818:	a379      	add	r3, pc, #484	@ (adr r3, 8023a00 <__ieee754_rem_pio2+0x300>)
 802381a:	e9d3 2300 	ldrd	r2, r3, [r3]
 802381e:	e7de      	b.n	80237de <__ieee754_rem_pio2+0xde>
 8023820:	4b82      	ldr	r3, [pc, #520]	@ (8023a2c <__ieee754_rem_pio2+0x32c>)
 8023822:	4598      	cmp	r8, r3
 8023824:	f200 80d1 	bhi.w	80239ca <__ieee754_rem_pio2+0x2ca>
 8023828:	f7ff f8aa 	bl	8022980 <fabs>
 802382c:	ec57 6b10 	vmov	r6, r7, d0
 8023830:	a375      	add	r3, pc, #468	@ (adr r3, 8023a08 <__ieee754_rem_pio2+0x308>)
 8023832:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023836:	4630      	mov	r0, r6
 8023838:	4639      	mov	r1, r7
 802383a:	f7dd f813 	bl	8000864 <__aeabi_dmul>
 802383e:	4b7c      	ldr	r3, [pc, #496]	@ (8023a30 <__ieee754_rem_pio2+0x330>)
 8023840:	2200      	movs	r2, #0
 8023842:	f7dc fe59 	bl	80004f8 <__adddf3>
 8023846:	f7dd fabd 	bl	8000dc4 <__aeabi_d2iz>
 802384a:	4605      	mov	r5, r0
 802384c:	f7dc ffa0 	bl	8000790 <__aeabi_i2d>
 8023850:	4602      	mov	r2, r0
 8023852:	460b      	mov	r3, r1
 8023854:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8023858:	a363      	add	r3, pc, #396	@ (adr r3, 80239e8 <__ieee754_rem_pio2+0x2e8>)
 802385a:	e9d3 2300 	ldrd	r2, r3, [r3]
 802385e:	f7dd f801 	bl	8000864 <__aeabi_dmul>
 8023862:	4602      	mov	r2, r0
 8023864:	460b      	mov	r3, r1
 8023866:	4630      	mov	r0, r6
 8023868:	4639      	mov	r1, r7
 802386a:	f7dc fe43 	bl	80004f4 <__aeabi_dsub>
 802386e:	a360      	add	r3, pc, #384	@ (adr r3, 80239f0 <__ieee754_rem_pio2+0x2f0>)
 8023870:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023874:	4682      	mov	sl, r0
 8023876:	468b      	mov	fp, r1
 8023878:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 802387c:	f7dc fff2 	bl	8000864 <__aeabi_dmul>
 8023880:	2d1f      	cmp	r5, #31
 8023882:	4606      	mov	r6, r0
 8023884:	460f      	mov	r7, r1
 8023886:	dc0c      	bgt.n	80238a2 <__ieee754_rem_pio2+0x1a2>
 8023888:	4b6a      	ldr	r3, [pc, #424]	@ (8023a34 <__ieee754_rem_pio2+0x334>)
 802388a:	1e6a      	subs	r2, r5, #1
 802388c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8023890:	4543      	cmp	r3, r8
 8023892:	d006      	beq.n	80238a2 <__ieee754_rem_pio2+0x1a2>
 8023894:	4632      	mov	r2, r6
 8023896:	463b      	mov	r3, r7
 8023898:	4650      	mov	r0, sl
 802389a:	4659      	mov	r1, fp
 802389c:	f7dc fe2a 	bl	80004f4 <__aeabi_dsub>
 80238a0:	e00e      	b.n	80238c0 <__ieee754_rem_pio2+0x1c0>
 80238a2:	463b      	mov	r3, r7
 80238a4:	4632      	mov	r2, r6
 80238a6:	4650      	mov	r0, sl
 80238a8:	4659      	mov	r1, fp
 80238aa:	f7dc fe23 	bl	80004f4 <__aeabi_dsub>
 80238ae:	ea4f 5328 	mov.w	r3, r8, asr #20
 80238b2:	9305      	str	r3, [sp, #20]
 80238b4:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80238b8:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 80238bc:	2b10      	cmp	r3, #16
 80238be:	dc02      	bgt.n	80238c6 <__ieee754_rem_pio2+0x1c6>
 80238c0:	e9c4 0100 	strd	r0, r1, [r4]
 80238c4:	e039      	b.n	802393a <__ieee754_rem_pio2+0x23a>
 80238c6:	a34c      	add	r3, pc, #304	@ (adr r3, 80239f8 <__ieee754_rem_pio2+0x2f8>)
 80238c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80238cc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80238d0:	f7dc ffc8 	bl	8000864 <__aeabi_dmul>
 80238d4:	4606      	mov	r6, r0
 80238d6:	460f      	mov	r7, r1
 80238d8:	4602      	mov	r2, r0
 80238da:	460b      	mov	r3, r1
 80238dc:	4650      	mov	r0, sl
 80238de:	4659      	mov	r1, fp
 80238e0:	f7dc fe08 	bl	80004f4 <__aeabi_dsub>
 80238e4:	4602      	mov	r2, r0
 80238e6:	460b      	mov	r3, r1
 80238e8:	4680      	mov	r8, r0
 80238ea:	4689      	mov	r9, r1
 80238ec:	4650      	mov	r0, sl
 80238ee:	4659      	mov	r1, fp
 80238f0:	f7dc fe00 	bl	80004f4 <__aeabi_dsub>
 80238f4:	4632      	mov	r2, r6
 80238f6:	463b      	mov	r3, r7
 80238f8:	f7dc fdfc 	bl	80004f4 <__aeabi_dsub>
 80238fc:	a340      	add	r3, pc, #256	@ (adr r3, 8023a00 <__ieee754_rem_pio2+0x300>)
 80238fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023902:	4606      	mov	r6, r0
 8023904:	460f      	mov	r7, r1
 8023906:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 802390a:	f7dc ffab 	bl	8000864 <__aeabi_dmul>
 802390e:	4632      	mov	r2, r6
 8023910:	463b      	mov	r3, r7
 8023912:	f7dc fdef 	bl	80004f4 <__aeabi_dsub>
 8023916:	4602      	mov	r2, r0
 8023918:	460b      	mov	r3, r1
 802391a:	4606      	mov	r6, r0
 802391c:	460f      	mov	r7, r1
 802391e:	4640      	mov	r0, r8
 8023920:	4649      	mov	r1, r9
 8023922:	f7dc fde7 	bl	80004f4 <__aeabi_dsub>
 8023926:	9a05      	ldr	r2, [sp, #20]
 8023928:	f3c1 530a 	ubfx	r3, r1, #20, #11
 802392c:	1ad3      	subs	r3, r2, r3
 802392e:	2b31      	cmp	r3, #49	@ 0x31
 8023930:	dc20      	bgt.n	8023974 <__ieee754_rem_pio2+0x274>
 8023932:	e9c4 0100 	strd	r0, r1, [r4]
 8023936:	46c2      	mov	sl, r8
 8023938:	46cb      	mov	fp, r9
 802393a:	e9d4 8900 	ldrd	r8, r9, [r4]
 802393e:	4650      	mov	r0, sl
 8023940:	4642      	mov	r2, r8
 8023942:	464b      	mov	r3, r9
 8023944:	4659      	mov	r1, fp
 8023946:	f7dc fdd5 	bl	80004f4 <__aeabi_dsub>
 802394a:	463b      	mov	r3, r7
 802394c:	4632      	mov	r2, r6
 802394e:	f7dc fdd1 	bl	80004f4 <__aeabi_dsub>
 8023952:	9b04      	ldr	r3, [sp, #16]
 8023954:	2b00      	cmp	r3, #0
 8023956:	e9c4 0102 	strd	r0, r1, [r4, #8]
 802395a:	f6bf af0e 	bge.w	802377a <__ieee754_rem_pio2+0x7a>
 802395e:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 8023962:	6063      	str	r3, [r4, #4]
 8023964:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8023968:	f8c4 8000 	str.w	r8, [r4]
 802396c:	60a0      	str	r0, [r4, #8]
 802396e:	60e3      	str	r3, [r4, #12]
 8023970:	426d      	negs	r5, r5
 8023972:	e702      	b.n	802377a <__ieee754_rem_pio2+0x7a>
 8023974:	a326      	add	r3, pc, #152	@ (adr r3, 8023a10 <__ieee754_rem_pio2+0x310>)
 8023976:	e9d3 2300 	ldrd	r2, r3, [r3]
 802397a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 802397e:	f7dc ff71 	bl	8000864 <__aeabi_dmul>
 8023982:	4606      	mov	r6, r0
 8023984:	460f      	mov	r7, r1
 8023986:	4602      	mov	r2, r0
 8023988:	460b      	mov	r3, r1
 802398a:	4640      	mov	r0, r8
 802398c:	4649      	mov	r1, r9
 802398e:	f7dc fdb1 	bl	80004f4 <__aeabi_dsub>
 8023992:	4602      	mov	r2, r0
 8023994:	460b      	mov	r3, r1
 8023996:	4682      	mov	sl, r0
 8023998:	468b      	mov	fp, r1
 802399a:	4640      	mov	r0, r8
 802399c:	4649      	mov	r1, r9
 802399e:	f7dc fda9 	bl	80004f4 <__aeabi_dsub>
 80239a2:	4632      	mov	r2, r6
 80239a4:	463b      	mov	r3, r7
 80239a6:	f7dc fda5 	bl	80004f4 <__aeabi_dsub>
 80239aa:	a31b      	add	r3, pc, #108	@ (adr r3, 8023a18 <__ieee754_rem_pio2+0x318>)
 80239ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80239b0:	4606      	mov	r6, r0
 80239b2:	460f      	mov	r7, r1
 80239b4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80239b8:	f7dc ff54 	bl	8000864 <__aeabi_dmul>
 80239bc:	4632      	mov	r2, r6
 80239be:	463b      	mov	r3, r7
 80239c0:	f7dc fd98 	bl	80004f4 <__aeabi_dsub>
 80239c4:	4606      	mov	r6, r0
 80239c6:	460f      	mov	r7, r1
 80239c8:	e764      	b.n	8023894 <__ieee754_rem_pio2+0x194>
 80239ca:	4b1b      	ldr	r3, [pc, #108]	@ (8023a38 <__ieee754_rem_pio2+0x338>)
 80239cc:	4598      	cmp	r8, r3
 80239ce:	d935      	bls.n	8023a3c <__ieee754_rem_pio2+0x33c>
 80239d0:	4632      	mov	r2, r6
 80239d2:	463b      	mov	r3, r7
 80239d4:	4630      	mov	r0, r6
 80239d6:	4639      	mov	r1, r7
 80239d8:	f7dc fd8c 	bl	80004f4 <__aeabi_dsub>
 80239dc:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80239e0:	e9c4 0100 	strd	r0, r1, [r4]
 80239e4:	e69e      	b.n	8023724 <__ieee754_rem_pio2+0x24>
 80239e6:	bf00      	nop
 80239e8:	54400000 	.word	0x54400000
 80239ec:	3ff921fb 	.word	0x3ff921fb
 80239f0:	1a626331 	.word	0x1a626331
 80239f4:	3dd0b461 	.word	0x3dd0b461
 80239f8:	1a600000 	.word	0x1a600000
 80239fc:	3dd0b461 	.word	0x3dd0b461
 8023a00:	2e037073 	.word	0x2e037073
 8023a04:	3ba3198a 	.word	0x3ba3198a
 8023a08:	6dc9c883 	.word	0x6dc9c883
 8023a0c:	3fe45f30 	.word	0x3fe45f30
 8023a10:	2e000000 	.word	0x2e000000
 8023a14:	3ba3198a 	.word	0x3ba3198a
 8023a18:	252049c1 	.word	0x252049c1
 8023a1c:	397b839a 	.word	0x397b839a
 8023a20:	3fe921fb 	.word	0x3fe921fb
 8023a24:	4002d97b 	.word	0x4002d97b
 8023a28:	3ff921fb 	.word	0x3ff921fb
 8023a2c:	413921fb 	.word	0x413921fb
 8023a30:	3fe00000 	.word	0x3fe00000
 8023a34:	08025260 	.word	0x08025260
 8023a38:	7fefffff 	.word	0x7fefffff
 8023a3c:	ea4f 5528 	mov.w	r5, r8, asr #20
 8023a40:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 8023a44:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8023a48:	4630      	mov	r0, r6
 8023a4a:	460f      	mov	r7, r1
 8023a4c:	f7dd f9ba 	bl	8000dc4 <__aeabi_d2iz>
 8023a50:	f7dc fe9e 	bl	8000790 <__aeabi_i2d>
 8023a54:	4602      	mov	r2, r0
 8023a56:	460b      	mov	r3, r1
 8023a58:	4630      	mov	r0, r6
 8023a5a:	4639      	mov	r1, r7
 8023a5c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8023a60:	f7dc fd48 	bl	80004f4 <__aeabi_dsub>
 8023a64:	4b22      	ldr	r3, [pc, #136]	@ (8023af0 <__ieee754_rem_pio2+0x3f0>)
 8023a66:	2200      	movs	r2, #0
 8023a68:	f7dc fefc 	bl	8000864 <__aeabi_dmul>
 8023a6c:	460f      	mov	r7, r1
 8023a6e:	4606      	mov	r6, r0
 8023a70:	f7dd f9a8 	bl	8000dc4 <__aeabi_d2iz>
 8023a74:	f7dc fe8c 	bl	8000790 <__aeabi_i2d>
 8023a78:	4602      	mov	r2, r0
 8023a7a:	460b      	mov	r3, r1
 8023a7c:	4630      	mov	r0, r6
 8023a7e:	4639      	mov	r1, r7
 8023a80:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8023a84:	f7dc fd36 	bl	80004f4 <__aeabi_dsub>
 8023a88:	4b19      	ldr	r3, [pc, #100]	@ (8023af0 <__ieee754_rem_pio2+0x3f0>)
 8023a8a:	2200      	movs	r2, #0
 8023a8c:	f7dc feea 	bl	8000864 <__aeabi_dmul>
 8023a90:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 8023a94:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 8023a98:	f04f 0803 	mov.w	r8, #3
 8023a9c:	2600      	movs	r6, #0
 8023a9e:	2700      	movs	r7, #0
 8023aa0:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8023aa4:	4632      	mov	r2, r6
 8023aa6:	463b      	mov	r3, r7
 8023aa8:	46c2      	mov	sl, r8
 8023aaa:	f108 38ff 	add.w	r8, r8, #4294967295
 8023aae:	f7dd f941 	bl	8000d34 <__aeabi_dcmpeq>
 8023ab2:	2800      	cmp	r0, #0
 8023ab4:	d1f4      	bne.n	8023aa0 <__ieee754_rem_pio2+0x3a0>
 8023ab6:	4b0f      	ldr	r3, [pc, #60]	@ (8023af4 <__ieee754_rem_pio2+0x3f4>)
 8023ab8:	9301      	str	r3, [sp, #4]
 8023aba:	2302      	movs	r3, #2
 8023abc:	9300      	str	r3, [sp, #0]
 8023abe:	462a      	mov	r2, r5
 8023ac0:	4653      	mov	r3, sl
 8023ac2:	4621      	mov	r1, r4
 8023ac4:	a806      	add	r0, sp, #24
 8023ac6:	f000 fc0b 	bl	80242e0 <__kernel_rem_pio2>
 8023aca:	9b04      	ldr	r3, [sp, #16]
 8023acc:	2b00      	cmp	r3, #0
 8023ace:	4605      	mov	r5, r0
 8023ad0:	f6bf ae53 	bge.w	802377a <__ieee754_rem_pio2+0x7a>
 8023ad4:	e9d4 2100 	ldrd	r2, r1, [r4]
 8023ad8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8023adc:	e9c4 2300 	strd	r2, r3, [r4]
 8023ae0:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 8023ae4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8023ae8:	e9c4 2302 	strd	r2, r3, [r4, #8]
 8023aec:	e740      	b.n	8023970 <__ieee754_rem_pio2+0x270>
 8023aee:	bf00      	nop
 8023af0:	41700000 	.word	0x41700000
 8023af4:	080252e0 	.word	0x080252e0

08023af8 <atan>:
 8023af8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8023afc:	ec55 4b10 	vmov	r4, r5, d0
 8023b00:	4bbf      	ldr	r3, [pc, #764]	@ (8023e00 <atan+0x308>)
 8023b02:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 8023b06:	429e      	cmp	r6, r3
 8023b08:	46ab      	mov	fp, r5
 8023b0a:	d918      	bls.n	8023b3e <atan+0x46>
 8023b0c:	4bbd      	ldr	r3, [pc, #756]	@ (8023e04 <atan+0x30c>)
 8023b0e:	429e      	cmp	r6, r3
 8023b10:	d801      	bhi.n	8023b16 <atan+0x1e>
 8023b12:	d109      	bne.n	8023b28 <atan+0x30>
 8023b14:	b144      	cbz	r4, 8023b28 <atan+0x30>
 8023b16:	4622      	mov	r2, r4
 8023b18:	462b      	mov	r3, r5
 8023b1a:	4620      	mov	r0, r4
 8023b1c:	4629      	mov	r1, r5
 8023b1e:	f7dc fceb 	bl	80004f8 <__adddf3>
 8023b22:	4604      	mov	r4, r0
 8023b24:	460d      	mov	r5, r1
 8023b26:	e006      	b.n	8023b36 <atan+0x3e>
 8023b28:	f1bb 0f00 	cmp.w	fp, #0
 8023b2c:	f340 812b 	ble.w	8023d86 <atan+0x28e>
 8023b30:	a597      	add	r5, pc, #604	@ (adr r5, 8023d90 <atan+0x298>)
 8023b32:	e9d5 4500 	ldrd	r4, r5, [r5]
 8023b36:	ec45 4b10 	vmov	d0, r4, r5
 8023b3a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8023b3e:	4bb2      	ldr	r3, [pc, #712]	@ (8023e08 <atan+0x310>)
 8023b40:	429e      	cmp	r6, r3
 8023b42:	d813      	bhi.n	8023b6c <atan+0x74>
 8023b44:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 8023b48:	429e      	cmp	r6, r3
 8023b4a:	d80c      	bhi.n	8023b66 <atan+0x6e>
 8023b4c:	a392      	add	r3, pc, #584	@ (adr r3, 8023d98 <atan+0x2a0>)
 8023b4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023b52:	4620      	mov	r0, r4
 8023b54:	4629      	mov	r1, r5
 8023b56:	f7dc fccf 	bl	80004f8 <__adddf3>
 8023b5a:	4bac      	ldr	r3, [pc, #688]	@ (8023e0c <atan+0x314>)
 8023b5c:	2200      	movs	r2, #0
 8023b5e:	f7dd f911 	bl	8000d84 <__aeabi_dcmpgt>
 8023b62:	2800      	cmp	r0, #0
 8023b64:	d1e7      	bne.n	8023b36 <atan+0x3e>
 8023b66:	f04f 3aff 	mov.w	sl, #4294967295
 8023b6a:	e029      	b.n	8023bc0 <atan+0xc8>
 8023b6c:	f7fe ff08 	bl	8022980 <fabs>
 8023b70:	4ba7      	ldr	r3, [pc, #668]	@ (8023e10 <atan+0x318>)
 8023b72:	429e      	cmp	r6, r3
 8023b74:	ec55 4b10 	vmov	r4, r5, d0
 8023b78:	f200 80bc 	bhi.w	8023cf4 <atan+0x1fc>
 8023b7c:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 8023b80:	429e      	cmp	r6, r3
 8023b82:	f200 809e 	bhi.w	8023cc2 <atan+0x1ca>
 8023b86:	4622      	mov	r2, r4
 8023b88:	462b      	mov	r3, r5
 8023b8a:	4620      	mov	r0, r4
 8023b8c:	4629      	mov	r1, r5
 8023b8e:	f7dc fcb3 	bl	80004f8 <__adddf3>
 8023b92:	4b9e      	ldr	r3, [pc, #632]	@ (8023e0c <atan+0x314>)
 8023b94:	2200      	movs	r2, #0
 8023b96:	f7dc fcad 	bl	80004f4 <__aeabi_dsub>
 8023b9a:	2200      	movs	r2, #0
 8023b9c:	4606      	mov	r6, r0
 8023b9e:	460f      	mov	r7, r1
 8023ba0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8023ba4:	4620      	mov	r0, r4
 8023ba6:	4629      	mov	r1, r5
 8023ba8:	f7dc fca6 	bl	80004f8 <__adddf3>
 8023bac:	4602      	mov	r2, r0
 8023bae:	460b      	mov	r3, r1
 8023bb0:	4630      	mov	r0, r6
 8023bb2:	4639      	mov	r1, r7
 8023bb4:	f7dc ff80 	bl	8000ab8 <__aeabi_ddiv>
 8023bb8:	f04f 0a00 	mov.w	sl, #0
 8023bbc:	4604      	mov	r4, r0
 8023bbe:	460d      	mov	r5, r1
 8023bc0:	4622      	mov	r2, r4
 8023bc2:	462b      	mov	r3, r5
 8023bc4:	4620      	mov	r0, r4
 8023bc6:	4629      	mov	r1, r5
 8023bc8:	f7dc fe4c 	bl	8000864 <__aeabi_dmul>
 8023bcc:	4602      	mov	r2, r0
 8023bce:	460b      	mov	r3, r1
 8023bd0:	4680      	mov	r8, r0
 8023bd2:	4689      	mov	r9, r1
 8023bd4:	f7dc fe46 	bl	8000864 <__aeabi_dmul>
 8023bd8:	a371      	add	r3, pc, #452	@ (adr r3, 8023da0 <atan+0x2a8>)
 8023bda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023bde:	4606      	mov	r6, r0
 8023be0:	460f      	mov	r7, r1
 8023be2:	f7dc fe3f 	bl	8000864 <__aeabi_dmul>
 8023be6:	a370      	add	r3, pc, #448	@ (adr r3, 8023da8 <atan+0x2b0>)
 8023be8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023bec:	f7dc fc84 	bl	80004f8 <__adddf3>
 8023bf0:	4632      	mov	r2, r6
 8023bf2:	463b      	mov	r3, r7
 8023bf4:	f7dc fe36 	bl	8000864 <__aeabi_dmul>
 8023bf8:	a36d      	add	r3, pc, #436	@ (adr r3, 8023db0 <atan+0x2b8>)
 8023bfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023bfe:	f7dc fc7b 	bl	80004f8 <__adddf3>
 8023c02:	4632      	mov	r2, r6
 8023c04:	463b      	mov	r3, r7
 8023c06:	f7dc fe2d 	bl	8000864 <__aeabi_dmul>
 8023c0a:	a36b      	add	r3, pc, #428	@ (adr r3, 8023db8 <atan+0x2c0>)
 8023c0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023c10:	f7dc fc72 	bl	80004f8 <__adddf3>
 8023c14:	4632      	mov	r2, r6
 8023c16:	463b      	mov	r3, r7
 8023c18:	f7dc fe24 	bl	8000864 <__aeabi_dmul>
 8023c1c:	a368      	add	r3, pc, #416	@ (adr r3, 8023dc0 <atan+0x2c8>)
 8023c1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023c22:	f7dc fc69 	bl	80004f8 <__adddf3>
 8023c26:	4632      	mov	r2, r6
 8023c28:	463b      	mov	r3, r7
 8023c2a:	f7dc fe1b 	bl	8000864 <__aeabi_dmul>
 8023c2e:	a366      	add	r3, pc, #408	@ (adr r3, 8023dc8 <atan+0x2d0>)
 8023c30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023c34:	f7dc fc60 	bl	80004f8 <__adddf3>
 8023c38:	4642      	mov	r2, r8
 8023c3a:	464b      	mov	r3, r9
 8023c3c:	f7dc fe12 	bl	8000864 <__aeabi_dmul>
 8023c40:	a363      	add	r3, pc, #396	@ (adr r3, 8023dd0 <atan+0x2d8>)
 8023c42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023c46:	4680      	mov	r8, r0
 8023c48:	4689      	mov	r9, r1
 8023c4a:	4630      	mov	r0, r6
 8023c4c:	4639      	mov	r1, r7
 8023c4e:	f7dc fe09 	bl	8000864 <__aeabi_dmul>
 8023c52:	a361      	add	r3, pc, #388	@ (adr r3, 8023dd8 <atan+0x2e0>)
 8023c54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023c58:	f7dc fc4c 	bl	80004f4 <__aeabi_dsub>
 8023c5c:	4632      	mov	r2, r6
 8023c5e:	463b      	mov	r3, r7
 8023c60:	f7dc fe00 	bl	8000864 <__aeabi_dmul>
 8023c64:	a35e      	add	r3, pc, #376	@ (adr r3, 8023de0 <atan+0x2e8>)
 8023c66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023c6a:	f7dc fc43 	bl	80004f4 <__aeabi_dsub>
 8023c6e:	4632      	mov	r2, r6
 8023c70:	463b      	mov	r3, r7
 8023c72:	f7dc fdf7 	bl	8000864 <__aeabi_dmul>
 8023c76:	a35c      	add	r3, pc, #368	@ (adr r3, 8023de8 <atan+0x2f0>)
 8023c78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023c7c:	f7dc fc3a 	bl	80004f4 <__aeabi_dsub>
 8023c80:	4632      	mov	r2, r6
 8023c82:	463b      	mov	r3, r7
 8023c84:	f7dc fdee 	bl	8000864 <__aeabi_dmul>
 8023c88:	a359      	add	r3, pc, #356	@ (adr r3, 8023df0 <atan+0x2f8>)
 8023c8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023c8e:	f7dc fc31 	bl	80004f4 <__aeabi_dsub>
 8023c92:	4632      	mov	r2, r6
 8023c94:	463b      	mov	r3, r7
 8023c96:	f7dc fde5 	bl	8000864 <__aeabi_dmul>
 8023c9a:	4602      	mov	r2, r0
 8023c9c:	460b      	mov	r3, r1
 8023c9e:	4640      	mov	r0, r8
 8023ca0:	4649      	mov	r1, r9
 8023ca2:	f7dc fc29 	bl	80004f8 <__adddf3>
 8023ca6:	4622      	mov	r2, r4
 8023ca8:	462b      	mov	r3, r5
 8023caa:	f7dc fddb 	bl	8000864 <__aeabi_dmul>
 8023cae:	f1ba 3fff 	cmp.w	sl, #4294967295
 8023cb2:	4602      	mov	r2, r0
 8023cb4:	460b      	mov	r3, r1
 8023cb6:	d148      	bne.n	8023d4a <atan+0x252>
 8023cb8:	4620      	mov	r0, r4
 8023cba:	4629      	mov	r1, r5
 8023cbc:	f7dc fc1a 	bl	80004f4 <__aeabi_dsub>
 8023cc0:	e72f      	b.n	8023b22 <atan+0x2a>
 8023cc2:	4b52      	ldr	r3, [pc, #328]	@ (8023e0c <atan+0x314>)
 8023cc4:	2200      	movs	r2, #0
 8023cc6:	4620      	mov	r0, r4
 8023cc8:	4629      	mov	r1, r5
 8023cca:	f7dc fc13 	bl	80004f4 <__aeabi_dsub>
 8023cce:	4b4f      	ldr	r3, [pc, #316]	@ (8023e0c <atan+0x314>)
 8023cd0:	4606      	mov	r6, r0
 8023cd2:	460f      	mov	r7, r1
 8023cd4:	2200      	movs	r2, #0
 8023cd6:	4620      	mov	r0, r4
 8023cd8:	4629      	mov	r1, r5
 8023cda:	f7dc fc0d 	bl	80004f8 <__adddf3>
 8023cde:	4602      	mov	r2, r0
 8023ce0:	460b      	mov	r3, r1
 8023ce2:	4630      	mov	r0, r6
 8023ce4:	4639      	mov	r1, r7
 8023ce6:	f7dc fee7 	bl	8000ab8 <__aeabi_ddiv>
 8023cea:	f04f 0a01 	mov.w	sl, #1
 8023cee:	4604      	mov	r4, r0
 8023cf0:	460d      	mov	r5, r1
 8023cf2:	e765      	b.n	8023bc0 <atan+0xc8>
 8023cf4:	4b47      	ldr	r3, [pc, #284]	@ (8023e14 <atan+0x31c>)
 8023cf6:	429e      	cmp	r6, r3
 8023cf8:	d21c      	bcs.n	8023d34 <atan+0x23c>
 8023cfa:	4b47      	ldr	r3, [pc, #284]	@ (8023e18 <atan+0x320>)
 8023cfc:	2200      	movs	r2, #0
 8023cfe:	4620      	mov	r0, r4
 8023d00:	4629      	mov	r1, r5
 8023d02:	f7dc fbf7 	bl	80004f4 <__aeabi_dsub>
 8023d06:	4b44      	ldr	r3, [pc, #272]	@ (8023e18 <atan+0x320>)
 8023d08:	4606      	mov	r6, r0
 8023d0a:	460f      	mov	r7, r1
 8023d0c:	2200      	movs	r2, #0
 8023d0e:	4620      	mov	r0, r4
 8023d10:	4629      	mov	r1, r5
 8023d12:	f7dc fda7 	bl	8000864 <__aeabi_dmul>
 8023d16:	4b3d      	ldr	r3, [pc, #244]	@ (8023e0c <atan+0x314>)
 8023d18:	2200      	movs	r2, #0
 8023d1a:	f7dc fbed 	bl	80004f8 <__adddf3>
 8023d1e:	4602      	mov	r2, r0
 8023d20:	460b      	mov	r3, r1
 8023d22:	4630      	mov	r0, r6
 8023d24:	4639      	mov	r1, r7
 8023d26:	f7dc fec7 	bl	8000ab8 <__aeabi_ddiv>
 8023d2a:	f04f 0a02 	mov.w	sl, #2
 8023d2e:	4604      	mov	r4, r0
 8023d30:	460d      	mov	r5, r1
 8023d32:	e745      	b.n	8023bc0 <atan+0xc8>
 8023d34:	4622      	mov	r2, r4
 8023d36:	462b      	mov	r3, r5
 8023d38:	4938      	ldr	r1, [pc, #224]	@ (8023e1c <atan+0x324>)
 8023d3a:	2000      	movs	r0, #0
 8023d3c:	f7dc febc 	bl	8000ab8 <__aeabi_ddiv>
 8023d40:	f04f 0a03 	mov.w	sl, #3
 8023d44:	4604      	mov	r4, r0
 8023d46:	460d      	mov	r5, r1
 8023d48:	e73a      	b.n	8023bc0 <atan+0xc8>
 8023d4a:	4b35      	ldr	r3, [pc, #212]	@ (8023e20 <atan+0x328>)
 8023d4c:	4e35      	ldr	r6, [pc, #212]	@ (8023e24 <atan+0x32c>)
 8023d4e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8023d52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023d56:	f7dc fbcd 	bl	80004f4 <__aeabi_dsub>
 8023d5a:	4622      	mov	r2, r4
 8023d5c:	462b      	mov	r3, r5
 8023d5e:	f7dc fbc9 	bl	80004f4 <__aeabi_dsub>
 8023d62:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 8023d66:	4602      	mov	r2, r0
 8023d68:	460b      	mov	r3, r1
 8023d6a:	e9d6 0100 	ldrd	r0, r1, [r6]
 8023d6e:	f7dc fbc1 	bl	80004f4 <__aeabi_dsub>
 8023d72:	f1bb 0f00 	cmp.w	fp, #0
 8023d76:	4604      	mov	r4, r0
 8023d78:	460d      	mov	r5, r1
 8023d7a:	f6bf aedc 	bge.w	8023b36 <atan+0x3e>
 8023d7e:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8023d82:	461d      	mov	r5, r3
 8023d84:	e6d7      	b.n	8023b36 <atan+0x3e>
 8023d86:	a51c      	add	r5, pc, #112	@ (adr r5, 8023df8 <atan+0x300>)
 8023d88:	e9d5 4500 	ldrd	r4, r5, [r5]
 8023d8c:	e6d3      	b.n	8023b36 <atan+0x3e>
 8023d8e:	bf00      	nop
 8023d90:	54442d18 	.word	0x54442d18
 8023d94:	3ff921fb 	.word	0x3ff921fb
 8023d98:	8800759c 	.word	0x8800759c
 8023d9c:	7e37e43c 	.word	0x7e37e43c
 8023da0:	e322da11 	.word	0xe322da11
 8023da4:	3f90ad3a 	.word	0x3f90ad3a
 8023da8:	24760deb 	.word	0x24760deb
 8023dac:	3fa97b4b 	.word	0x3fa97b4b
 8023db0:	a0d03d51 	.word	0xa0d03d51
 8023db4:	3fb10d66 	.word	0x3fb10d66
 8023db8:	c54c206e 	.word	0xc54c206e
 8023dbc:	3fb745cd 	.word	0x3fb745cd
 8023dc0:	920083ff 	.word	0x920083ff
 8023dc4:	3fc24924 	.word	0x3fc24924
 8023dc8:	5555550d 	.word	0x5555550d
 8023dcc:	3fd55555 	.word	0x3fd55555
 8023dd0:	2c6a6c2f 	.word	0x2c6a6c2f
 8023dd4:	bfa2b444 	.word	0xbfa2b444
 8023dd8:	52defd9a 	.word	0x52defd9a
 8023ddc:	3fadde2d 	.word	0x3fadde2d
 8023de0:	af749a6d 	.word	0xaf749a6d
 8023de4:	3fb3b0f2 	.word	0x3fb3b0f2
 8023de8:	fe231671 	.word	0xfe231671
 8023dec:	3fbc71c6 	.word	0x3fbc71c6
 8023df0:	9998ebc4 	.word	0x9998ebc4
 8023df4:	3fc99999 	.word	0x3fc99999
 8023df8:	54442d18 	.word	0x54442d18
 8023dfc:	bff921fb 	.word	0xbff921fb
 8023e00:	440fffff 	.word	0x440fffff
 8023e04:	7ff00000 	.word	0x7ff00000
 8023e08:	3fdbffff 	.word	0x3fdbffff
 8023e0c:	3ff00000 	.word	0x3ff00000
 8023e10:	3ff2ffff 	.word	0x3ff2ffff
 8023e14:	40038000 	.word	0x40038000
 8023e18:	3ff80000 	.word	0x3ff80000
 8023e1c:	bff00000 	.word	0xbff00000
 8023e20:	080253e8 	.word	0x080253e8
 8023e24:	08025408 	.word	0x08025408

08023e28 <__kernel_cosf>:
 8023e28:	ee10 3a10 	vmov	r3, s0
 8023e2c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8023e30:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8023e34:	eef0 6a40 	vmov.f32	s13, s0
 8023e38:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8023e3c:	d204      	bcs.n	8023e48 <__kernel_cosf+0x20>
 8023e3e:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 8023e42:	ee17 2a90 	vmov	r2, s15
 8023e46:	b342      	cbz	r2, 8023e9a <__kernel_cosf+0x72>
 8023e48:	ee26 7aa6 	vmul.f32	s14, s13, s13
 8023e4c:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 8023eb8 <__kernel_cosf+0x90>
 8023e50:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 8023ebc <__kernel_cosf+0x94>
 8023e54:	4a1a      	ldr	r2, [pc, #104]	@ (8023ec0 <__kernel_cosf+0x98>)
 8023e56:	eea7 6a27 	vfma.f32	s12, s14, s15
 8023e5a:	4293      	cmp	r3, r2
 8023e5c:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8023ec4 <__kernel_cosf+0x9c>
 8023e60:	eee6 7a07 	vfma.f32	s15, s12, s14
 8023e64:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 8023ec8 <__kernel_cosf+0xa0>
 8023e68:	eea7 6a87 	vfma.f32	s12, s15, s14
 8023e6c:	eddf 7a17 	vldr	s15, [pc, #92]	@ 8023ecc <__kernel_cosf+0xa4>
 8023e70:	eee6 7a07 	vfma.f32	s15, s12, s14
 8023e74:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 8023ed0 <__kernel_cosf+0xa8>
 8023e78:	eea7 6a87 	vfma.f32	s12, s15, s14
 8023e7c:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 8023e80:	ee26 6a07 	vmul.f32	s12, s12, s14
 8023e84:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8023e88:	eee7 0a06 	vfma.f32	s1, s14, s12
 8023e8c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8023e90:	d804      	bhi.n	8023e9c <__kernel_cosf+0x74>
 8023e92:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8023e96:	ee30 0a67 	vsub.f32	s0, s0, s15
 8023e9a:	4770      	bx	lr
 8023e9c:	4a0d      	ldr	r2, [pc, #52]	@ (8023ed4 <__kernel_cosf+0xac>)
 8023e9e:	4293      	cmp	r3, r2
 8023ea0:	bf9a      	itte	ls
 8023ea2:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 8023ea6:	ee07 3a10 	vmovls	s14, r3
 8023eaa:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 8023eae:	ee30 0a47 	vsub.f32	s0, s0, s14
 8023eb2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8023eb6:	e7ec      	b.n	8023e92 <__kernel_cosf+0x6a>
 8023eb8:	ad47d74e 	.word	0xad47d74e
 8023ebc:	310f74f6 	.word	0x310f74f6
 8023ec0:	3e999999 	.word	0x3e999999
 8023ec4:	b493f27c 	.word	0xb493f27c
 8023ec8:	37d00d01 	.word	0x37d00d01
 8023ecc:	bab60b61 	.word	0xbab60b61
 8023ed0:	3d2aaaab 	.word	0x3d2aaaab
 8023ed4:	3f480000 	.word	0x3f480000

08023ed8 <__kernel_sinf>:
 8023ed8:	ee10 3a10 	vmov	r3, s0
 8023edc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8023ee0:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8023ee4:	d204      	bcs.n	8023ef0 <__kernel_sinf+0x18>
 8023ee6:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8023eea:	ee17 3a90 	vmov	r3, s15
 8023eee:	b35b      	cbz	r3, 8023f48 <__kernel_sinf+0x70>
 8023ef0:	ee20 7a00 	vmul.f32	s14, s0, s0
 8023ef4:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8023f4c <__kernel_sinf+0x74>
 8023ef8:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 8023f50 <__kernel_sinf+0x78>
 8023efc:	eea7 6a27 	vfma.f32	s12, s14, s15
 8023f00:	eddf 7a14 	vldr	s15, [pc, #80]	@ 8023f54 <__kernel_sinf+0x7c>
 8023f04:	eee6 7a07 	vfma.f32	s15, s12, s14
 8023f08:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 8023f58 <__kernel_sinf+0x80>
 8023f0c:	eea7 6a87 	vfma.f32	s12, s15, s14
 8023f10:	eddf 7a12 	vldr	s15, [pc, #72]	@ 8023f5c <__kernel_sinf+0x84>
 8023f14:	ee60 6a07 	vmul.f32	s13, s0, s14
 8023f18:	eee6 7a07 	vfma.f32	s15, s12, s14
 8023f1c:	b930      	cbnz	r0, 8023f2c <__kernel_sinf+0x54>
 8023f1e:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 8023f60 <__kernel_sinf+0x88>
 8023f22:	eea7 6a27 	vfma.f32	s12, s14, s15
 8023f26:	eea6 0a26 	vfma.f32	s0, s12, s13
 8023f2a:	4770      	bx	lr
 8023f2c:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8023f30:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8023f34:	eee0 7a86 	vfma.f32	s15, s1, s12
 8023f38:	eed7 0a87 	vfnms.f32	s1, s15, s14
 8023f3c:	eddf 7a09 	vldr	s15, [pc, #36]	@ 8023f64 <__kernel_sinf+0x8c>
 8023f40:	eee6 0aa7 	vfma.f32	s1, s13, s15
 8023f44:	ee30 0a60 	vsub.f32	s0, s0, s1
 8023f48:	4770      	bx	lr
 8023f4a:	bf00      	nop
 8023f4c:	2f2ec9d3 	.word	0x2f2ec9d3
 8023f50:	b2d72f34 	.word	0xb2d72f34
 8023f54:	3638ef1b 	.word	0x3638ef1b
 8023f58:	b9500d01 	.word	0xb9500d01
 8023f5c:	3c088889 	.word	0x3c088889
 8023f60:	be2aaaab 	.word	0xbe2aaaab
 8023f64:	3e2aaaab 	.word	0x3e2aaaab

08023f68 <__ieee754_fmodf>:
 8023f68:	b570      	push	{r4, r5, r6, lr}
 8023f6a:	ee10 6a90 	vmov	r6, s1
 8023f6e:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8023f72:	1e5a      	subs	r2, r3, #1
 8023f74:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8023f78:	d206      	bcs.n	8023f88 <__ieee754_fmodf+0x20>
 8023f7a:	ee10 4a10 	vmov	r4, s0
 8023f7e:	f024 4100 	bic.w	r1, r4, #2147483648	@ 0x80000000
 8023f82:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8023f86:	d304      	bcc.n	8023f92 <__ieee754_fmodf+0x2a>
 8023f88:	ee60 0a20 	vmul.f32	s1, s0, s1
 8023f8c:	ee80 0aa0 	vdiv.f32	s0, s1, s1
 8023f90:	bd70      	pop	{r4, r5, r6, pc}
 8023f92:	4299      	cmp	r1, r3
 8023f94:	dbfc      	blt.n	8023f90 <__ieee754_fmodf+0x28>
 8023f96:	f004 4500 	and.w	r5, r4, #2147483648	@ 0x80000000
 8023f9a:	d105      	bne.n	8023fa8 <__ieee754_fmodf+0x40>
 8023f9c:	4b32      	ldr	r3, [pc, #200]	@ (8024068 <__ieee754_fmodf+0x100>)
 8023f9e:	eb03 7355 	add.w	r3, r3, r5, lsr #29
 8023fa2:	ed93 0a00 	vldr	s0, [r3]
 8023fa6:	e7f3      	b.n	8023f90 <__ieee754_fmodf+0x28>
 8023fa8:	f014 4fff 	tst.w	r4, #2139095040	@ 0x7f800000
 8023fac:	d146      	bne.n	802403c <__ieee754_fmodf+0xd4>
 8023fae:	020a      	lsls	r2, r1, #8
 8023fb0:	f06f 007d 	mvn.w	r0, #125	@ 0x7d
 8023fb4:	2a00      	cmp	r2, #0
 8023fb6:	dc3e      	bgt.n	8024036 <__ieee754_fmodf+0xce>
 8023fb8:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 8023fbc:	bf01      	itttt	eq
 8023fbe:	021a      	lsleq	r2, r3, #8
 8023fc0:	fab2 f282 	clzeq	r2, r2
 8023fc4:	f1c2 22ff 	rsbeq	r2, r2, #4278255360	@ 0xff00ff00
 8023fc8:	f502 027f 	addeq.w	r2, r2, #16711680	@ 0xff0000
 8023fcc:	bf16      	itet	ne
 8023fce:	15da      	asrne	r2, r3, #23
 8023fd0:	3282      	addeq	r2, #130	@ 0x82
 8023fd2:	3a7f      	subne	r2, #127	@ 0x7f
 8023fd4:	f110 0f7e 	cmn.w	r0, #126	@ 0x7e
 8023fd8:	bfbb      	ittet	lt
 8023fda:	f06f 047d 	mvnlt.w	r4, #125	@ 0x7d
 8023fde:	1a24      	sublt	r4, r4, r0
 8023fe0:	f3c4 0416 	ubfxge	r4, r4, #0, #23
 8023fe4:	40a1      	lsllt	r1, r4
 8023fe6:	bfa8      	it	ge
 8023fe8:	f444 0100 	orrge.w	r1, r4, #8388608	@ 0x800000
 8023fec:	f112 0f7e 	cmn.w	r2, #126	@ 0x7e
 8023ff0:	bfb5      	itete	lt
 8023ff2:	f06f 047d 	mvnlt.w	r4, #125	@ 0x7d
 8023ff6:	f3c6 0616 	ubfxge	r6, r6, #0, #23
 8023ffa:	1aa4      	sublt	r4, r4, r2
 8023ffc:	f446 0400 	orrge.w	r4, r6, #8388608	@ 0x800000
 8024000:	bfb8      	it	lt
 8024002:	fa03 f404 	lsllt.w	r4, r3, r4
 8024006:	1a80      	subs	r0, r0, r2
 8024008:	1b0b      	subs	r3, r1, r4
 802400a:	b9d0      	cbnz	r0, 8024042 <__ieee754_fmodf+0xda>
 802400c:	ea33 0323 	bics.w	r3, r3, r3, asr #32
 8024010:	bf28      	it	cs
 8024012:	460b      	movcs	r3, r1
 8024014:	2b00      	cmp	r3, #0
 8024016:	d0c1      	beq.n	8023f9c <__ieee754_fmodf+0x34>
 8024018:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 802401c:	db19      	blt.n	8024052 <__ieee754_fmodf+0xea>
 802401e:	f112 0f7e 	cmn.w	r2, #126	@ 0x7e
 8024022:	db19      	blt.n	8024058 <__ieee754_fmodf+0xf0>
 8024024:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8024028:	327f      	adds	r2, #127	@ 0x7f
 802402a:	432b      	orrs	r3, r5
 802402c:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8024030:	ee00 3a10 	vmov	s0, r3
 8024034:	e7ac      	b.n	8023f90 <__ieee754_fmodf+0x28>
 8024036:	3801      	subs	r0, #1
 8024038:	0052      	lsls	r2, r2, #1
 802403a:	e7bb      	b.n	8023fb4 <__ieee754_fmodf+0x4c>
 802403c:	15c8      	asrs	r0, r1, #23
 802403e:	387f      	subs	r0, #127	@ 0x7f
 8024040:	e7ba      	b.n	8023fb8 <__ieee754_fmodf+0x50>
 8024042:	2b00      	cmp	r3, #0
 8024044:	da02      	bge.n	802404c <__ieee754_fmodf+0xe4>
 8024046:	0049      	lsls	r1, r1, #1
 8024048:	3801      	subs	r0, #1
 802404a:	e7dd      	b.n	8024008 <__ieee754_fmodf+0xa0>
 802404c:	d0a6      	beq.n	8023f9c <__ieee754_fmodf+0x34>
 802404e:	0059      	lsls	r1, r3, #1
 8024050:	e7fa      	b.n	8024048 <__ieee754_fmodf+0xe0>
 8024052:	005b      	lsls	r3, r3, #1
 8024054:	3a01      	subs	r2, #1
 8024056:	e7df      	b.n	8024018 <__ieee754_fmodf+0xb0>
 8024058:	f1c2 22ff 	rsb	r2, r2, #4278255360	@ 0xff00ff00
 802405c:	f502 027f 	add.w	r2, r2, #16711680	@ 0xff0000
 8024060:	3282      	adds	r2, #130	@ 0x82
 8024062:	4113      	asrs	r3, r2
 8024064:	432b      	orrs	r3, r5
 8024066:	e7e3      	b.n	8024030 <__ieee754_fmodf+0xc8>
 8024068:	08025428 	.word	0x08025428

0802406c <__ieee754_rem_pio2f>:
 802406c:	b5f0      	push	{r4, r5, r6, r7, lr}
 802406e:	ee10 6a10 	vmov	r6, s0
 8024072:	4b88      	ldr	r3, [pc, #544]	@ (8024294 <__ieee754_rem_pio2f+0x228>)
 8024074:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 8024078:	429d      	cmp	r5, r3
 802407a:	b087      	sub	sp, #28
 802407c:	4604      	mov	r4, r0
 802407e:	d805      	bhi.n	802408c <__ieee754_rem_pio2f+0x20>
 8024080:	2300      	movs	r3, #0
 8024082:	ed80 0a00 	vstr	s0, [r0]
 8024086:	6043      	str	r3, [r0, #4]
 8024088:	2000      	movs	r0, #0
 802408a:	e022      	b.n	80240d2 <__ieee754_rem_pio2f+0x66>
 802408c:	4b82      	ldr	r3, [pc, #520]	@ (8024298 <__ieee754_rem_pio2f+0x22c>)
 802408e:	429d      	cmp	r5, r3
 8024090:	d83a      	bhi.n	8024108 <__ieee754_rem_pio2f+0x9c>
 8024092:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8024096:	2e00      	cmp	r6, #0
 8024098:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 802429c <__ieee754_rem_pio2f+0x230>
 802409c:	4a80      	ldr	r2, [pc, #512]	@ (80242a0 <__ieee754_rem_pio2f+0x234>)
 802409e:	f023 030f 	bic.w	r3, r3, #15
 80240a2:	dd18      	ble.n	80240d6 <__ieee754_rem_pio2f+0x6a>
 80240a4:	4293      	cmp	r3, r2
 80240a6:	ee70 7a47 	vsub.f32	s15, s0, s14
 80240aa:	bf09      	itett	eq
 80240ac:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 80242a4 <__ieee754_rem_pio2f+0x238>
 80240b0:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 80242a8 <__ieee754_rem_pio2f+0x23c>
 80240b4:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 80242ac <__ieee754_rem_pio2f+0x240>
 80240b8:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 80240bc:	ee37 7ae6 	vsub.f32	s14, s15, s13
 80240c0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80240c4:	ed80 7a00 	vstr	s14, [r0]
 80240c8:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80240cc:	edc0 7a01 	vstr	s15, [r0, #4]
 80240d0:	2001      	movs	r0, #1
 80240d2:	b007      	add	sp, #28
 80240d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80240d6:	4293      	cmp	r3, r2
 80240d8:	ee70 7a07 	vadd.f32	s15, s0, s14
 80240dc:	bf09      	itett	eq
 80240de:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 80242a4 <__ieee754_rem_pio2f+0x238>
 80240e2:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 80242a8 <__ieee754_rem_pio2f+0x23c>
 80240e6:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 80242ac <__ieee754_rem_pio2f+0x240>
 80240ea:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 80240ee:	ee37 7aa6 	vadd.f32	s14, s15, s13
 80240f2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80240f6:	ed80 7a00 	vstr	s14, [r0]
 80240fa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80240fe:	edc0 7a01 	vstr	s15, [r0, #4]
 8024102:	f04f 30ff 	mov.w	r0, #4294967295
 8024106:	e7e4      	b.n	80240d2 <__ieee754_rem_pio2f+0x66>
 8024108:	4b69      	ldr	r3, [pc, #420]	@ (80242b0 <__ieee754_rem_pio2f+0x244>)
 802410a:	429d      	cmp	r5, r3
 802410c:	d873      	bhi.n	80241f6 <__ieee754_rem_pio2f+0x18a>
 802410e:	f000 f8dd 	bl	80242cc <fabsf>
 8024112:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 80242b4 <__ieee754_rem_pio2f+0x248>
 8024116:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 802411a:	eee0 7a07 	vfma.f32	s15, s0, s14
 802411e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8024122:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8024126:	ee17 0a90 	vmov	r0, s15
 802412a:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 802429c <__ieee754_rem_pio2f+0x230>
 802412e:	eea7 0a67 	vfms.f32	s0, s14, s15
 8024132:	281f      	cmp	r0, #31
 8024134:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 80242a8 <__ieee754_rem_pio2f+0x23c>
 8024138:	ee67 7a27 	vmul.f32	s15, s14, s15
 802413c:	eeb1 6a47 	vneg.f32	s12, s14
 8024140:	ee70 6a67 	vsub.f32	s13, s0, s15
 8024144:	ee16 1a90 	vmov	r1, s13
 8024148:	dc09      	bgt.n	802415e <__ieee754_rem_pio2f+0xf2>
 802414a:	4a5b      	ldr	r2, [pc, #364]	@ (80242b8 <__ieee754_rem_pio2f+0x24c>)
 802414c:	1e47      	subs	r7, r0, #1
 802414e:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8024152:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 8024156:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 802415a:	4293      	cmp	r3, r2
 802415c:	d107      	bne.n	802416e <__ieee754_rem_pio2f+0x102>
 802415e:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 8024162:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 8024166:	2a08      	cmp	r2, #8
 8024168:	ea4f 53e5 	mov.w	r3, r5, asr #23
 802416c:	dc14      	bgt.n	8024198 <__ieee754_rem_pio2f+0x12c>
 802416e:	6021      	str	r1, [r4, #0]
 8024170:	ed94 7a00 	vldr	s14, [r4]
 8024174:	ee30 0a47 	vsub.f32	s0, s0, s14
 8024178:	2e00      	cmp	r6, #0
 802417a:	ee30 0a67 	vsub.f32	s0, s0, s15
 802417e:	ed84 0a01 	vstr	s0, [r4, #4]
 8024182:	daa6      	bge.n	80240d2 <__ieee754_rem_pio2f+0x66>
 8024184:	eeb1 7a47 	vneg.f32	s14, s14
 8024188:	eeb1 0a40 	vneg.f32	s0, s0
 802418c:	ed84 7a00 	vstr	s14, [r4]
 8024190:	ed84 0a01 	vstr	s0, [r4, #4]
 8024194:	4240      	negs	r0, r0
 8024196:	e79c      	b.n	80240d2 <__ieee754_rem_pio2f+0x66>
 8024198:	eddf 5a42 	vldr	s11, [pc, #264]	@ 80242a4 <__ieee754_rem_pio2f+0x238>
 802419c:	eef0 6a40 	vmov.f32	s13, s0
 80241a0:	eee6 6a25 	vfma.f32	s13, s12, s11
 80241a4:	ee70 7a66 	vsub.f32	s15, s0, s13
 80241a8:	eee6 7a25 	vfma.f32	s15, s12, s11
 80241ac:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80242ac <__ieee754_rem_pio2f+0x240>
 80241b0:	eed7 7a25 	vfnms.f32	s15, s14, s11
 80241b4:	ee76 5ae7 	vsub.f32	s11, s13, s15
 80241b8:	ee15 2a90 	vmov	r2, s11
 80241bc:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 80241c0:	1a5b      	subs	r3, r3, r1
 80241c2:	2b19      	cmp	r3, #25
 80241c4:	dc04      	bgt.n	80241d0 <__ieee754_rem_pio2f+0x164>
 80241c6:	edc4 5a00 	vstr	s11, [r4]
 80241ca:	eeb0 0a66 	vmov.f32	s0, s13
 80241ce:	e7cf      	b.n	8024170 <__ieee754_rem_pio2f+0x104>
 80241d0:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 80242bc <__ieee754_rem_pio2f+0x250>
 80241d4:	eeb0 0a66 	vmov.f32	s0, s13
 80241d8:	eea6 0a25 	vfma.f32	s0, s12, s11
 80241dc:	ee76 7ac0 	vsub.f32	s15, s13, s0
 80241e0:	eddf 6a37 	vldr	s13, [pc, #220]	@ 80242c0 <__ieee754_rem_pio2f+0x254>
 80241e4:	eee6 7a25 	vfma.f32	s15, s12, s11
 80241e8:	eed7 7a26 	vfnms.f32	s15, s14, s13
 80241ec:	ee30 7a67 	vsub.f32	s14, s0, s15
 80241f0:	ed84 7a00 	vstr	s14, [r4]
 80241f4:	e7bc      	b.n	8024170 <__ieee754_rem_pio2f+0x104>
 80241f6:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 80241fa:	d306      	bcc.n	802420a <__ieee754_rem_pio2f+0x19e>
 80241fc:	ee70 7a40 	vsub.f32	s15, s0, s0
 8024200:	edc0 7a01 	vstr	s15, [r0, #4]
 8024204:	edc0 7a00 	vstr	s15, [r0]
 8024208:	e73e      	b.n	8024088 <__ieee754_rem_pio2f+0x1c>
 802420a:	15ea      	asrs	r2, r5, #23
 802420c:	3a86      	subs	r2, #134	@ 0x86
 802420e:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 8024212:	ee07 3a90 	vmov	s15, r3
 8024216:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 802421a:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 80242c4 <__ieee754_rem_pio2f+0x258>
 802421e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8024222:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8024226:	ed8d 7a03 	vstr	s14, [sp, #12]
 802422a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 802422e:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8024232:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8024236:	ee77 7ac7 	vsub.f32	s15, s15, s14
 802423a:	ed8d 7a04 	vstr	s14, [sp, #16]
 802423e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8024242:	eef5 7a40 	vcmp.f32	s15, #0.0
 8024246:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 802424a:	edcd 7a05 	vstr	s15, [sp, #20]
 802424e:	d11e      	bne.n	802428e <__ieee754_rem_pio2f+0x222>
 8024250:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8024254:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8024258:	bf0c      	ite	eq
 802425a:	2301      	moveq	r3, #1
 802425c:	2302      	movne	r3, #2
 802425e:	491a      	ldr	r1, [pc, #104]	@ (80242c8 <__ieee754_rem_pio2f+0x25c>)
 8024260:	9101      	str	r1, [sp, #4]
 8024262:	2102      	movs	r1, #2
 8024264:	9100      	str	r1, [sp, #0]
 8024266:	a803      	add	r0, sp, #12
 8024268:	4621      	mov	r1, r4
 802426a:	f000 fb89 	bl	8024980 <__kernel_rem_pio2f>
 802426e:	2e00      	cmp	r6, #0
 8024270:	f6bf af2f 	bge.w	80240d2 <__ieee754_rem_pio2f+0x66>
 8024274:	edd4 7a00 	vldr	s15, [r4]
 8024278:	eef1 7a67 	vneg.f32	s15, s15
 802427c:	edc4 7a00 	vstr	s15, [r4]
 8024280:	edd4 7a01 	vldr	s15, [r4, #4]
 8024284:	eef1 7a67 	vneg.f32	s15, s15
 8024288:	edc4 7a01 	vstr	s15, [r4, #4]
 802428c:	e782      	b.n	8024194 <__ieee754_rem_pio2f+0x128>
 802428e:	2303      	movs	r3, #3
 8024290:	e7e5      	b.n	802425e <__ieee754_rem_pio2f+0x1f2>
 8024292:	bf00      	nop
 8024294:	3f490fd8 	.word	0x3f490fd8
 8024298:	4016cbe3 	.word	0x4016cbe3
 802429c:	3fc90f80 	.word	0x3fc90f80
 80242a0:	3fc90fd0 	.word	0x3fc90fd0
 80242a4:	37354400 	.word	0x37354400
 80242a8:	37354443 	.word	0x37354443
 80242ac:	2e85a308 	.word	0x2e85a308
 80242b0:	43490f80 	.word	0x43490f80
 80242b4:	3f22f984 	.word	0x3f22f984
 80242b8:	08025430 	.word	0x08025430
 80242bc:	2e85a300 	.word	0x2e85a300
 80242c0:	248d3132 	.word	0x248d3132
 80242c4:	43800000 	.word	0x43800000
 80242c8:	080254b0 	.word	0x080254b0

080242cc <fabsf>:
 80242cc:	ee10 3a10 	vmov	r3, s0
 80242d0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80242d4:	ee00 3a10 	vmov	s0, r3
 80242d8:	4770      	bx	lr
 80242da:	0000      	movs	r0, r0
 80242dc:	0000      	movs	r0, r0
	...

080242e0 <__kernel_rem_pio2>:
 80242e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80242e4:	ed2d 8b02 	vpush	{d8}
 80242e8:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 80242ec:	f112 0f14 	cmn.w	r2, #20
 80242f0:	9306      	str	r3, [sp, #24]
 80242f2:	9104      	str	r1, [sp, #16]
 80242f4:	4bc2      	ldr	r3, [pc, #776]	@ (8024600 <__kernel_rem_pio2+0x320>)
 80242f6:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 80242f8:	9008      	str	r0, [sp, #32]
 80242fa:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80242fe:	9300      	str	r3, [sp, #0]
 8024300:	9b06      	ldr	r3, [sp, #24]
 8024302:	f103 33ff 	add.w	r3, r3, #4294967295
 8024306:	bfa8      	it	ge
 8024308:	1ed4      	subge	r4, r2, #3
 802430a:	9305      	str	r3, [sp, #20]
 802430c:	bfb2      	itee	lt
 802430e:	2400      	movlt	r4, #0
 8024310:	2318      	movge	r3, #24
 8024312:	fb94 f4f3 	sdivge	r4, r4, r3
 8024316:	f06f 0317 	mvn.w	r3, #23
 802431a:	fb04 3303 	mla	r3, r4, r3, r3
 802431e:	eb03 0b02 	add.w	fp, r3, r2
 8024322:	9b00      	ldr	r3, [sp, #0]
 8024324:	9a05      	ldr	r2, [sp, #20]
 8024326:	ed9f 8bb2 	vldr	d8, [pc, #712]	@ 80245f0 <__kernel_rem_pio2+0x310>
 802432a:	eb03 0802 	add.w	r8, r3, r2
 802432e:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 8024330:	1aa7      	subs	r7, r4, r2
 8024332:	ae20      	add	r6, sp, #128	@ 0x80
 8024334:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8024338:	2500      	movs	r5, #0
 802433a:	4545      	cmp	r5, r8
 802433c:	dd12      	ble.n	8024364 <__kernel_rem_pio2+0x84>
 802433e:	9b06      	ldr	r3, [sp, #24]
 8024340:	aa20      	add	r2, sp, #128	@ 0x80
 8024342:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 8024346:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 802434a:	2700      	movs	r7, #0
 802434c:	9b00      	ldr	r3, [sp, #0]
 802434e:	429f      	cmp	r7, r3
 8024350:	dc2e      	bgt.n	80243b0 <__kernel_rem_pio2+0xd0>
 8024352:	ed9f 7ba7 	vldr	d7, [pc, #668]	@ 80245f0 <__kernel_rem_pio2+0x310>
 8024356:	f8dd 9020 	ldr.w	r9, [sp, #32]
 802435a:	ed8d 7b02 	vstr	d7, [sp, #8]
 802435e:	46a8      	mov	r8, r5
 8024360:	2600      	movs	r6, #0
 8024362:	e01b      	b.n	802439c <__kernel_rem_pio2+0xbc>
 8024364:	42ef      	cmn	r7, r5
 8024366:	d407      	bmi.n	8024378 <__kernel_rem_pio2+0x98>
 8024368:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 802436c:	f7dc fa10 	bl	8000790 <__aeabi_i2d>
 8024370:	e8e6 0102 	strd	r0, r1, [r6], #8
 8024374:	3501      	adds	r5, #1
 8024376:	e7e0      	b.n	802433a <__kernel_rem_pio2+0x5a>
 8024378:	ec51 0b18 	vmov	r0, r1, d8
 802437c:	e7f8      	b.n	8024370 <__kernel_rem_pio2+0x90>
 802437e:	e978 2302 	ldrd	r2, r3, [r8, #-8]!
 8024382:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8024386:	f7dc fa6d 	bl	8000864 <__aeabi_dmul>
 802438a:	4602      	mov	r2, r0
 802438c:	460b      	mov	r3, r1
 802438e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8024392:	f7dc f8b1 	bl	80004f8 <__adddf3>
 8024396:	e9cd 0102 	strd	r0, r1, [sp, #8]
 802439a:	3601      	adds	r6, #1
 802439c:	9b05      	ldr	r3, [sp, #20]
 802439e:	429e      	cmp	r6, r3
 80243a0:	dded      	ble.n	802437e <__kernel_rem_pio2+0x9e>
 80243a2:	ed9d 7b02 	vldr	d7, [sp, #8]
 80243a6:	3701      	adds	r7, #1
 80243a8:	ecaa 7b02 	vstmia	sl!, {d7}
 80243ac:	3508      	adds	r5, #8
 80243ae:	e7cd      	b.n	802434c <__kernel_rem_pio2+0x6c>
 80243b0:	9b00      	ldr	r3, [sp, #0]
 80243b2:	f8dd 8000 	ldr.w	r8, [sp]
 80243b6:	aa0c      	add	r2, sp, #48	@ 0x30
 80243b8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80243bc:	930a      	str	r3, [sp, #40]	@ 0x28
 80243be:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 80243c0:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80243c4:	9309      	str	r3, [sp, #36]	@ 0x24
 80243c6:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 80243ca:	930b      	str	r3, [sp, #44]	@ 0x2c
 80243cc:	ab98      	add	r3, sp, #608	@ 0x260
 80243ce:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80243d2:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 80243d6:	ed8d 7b02 	vstr	d7, [sp, #8]
 80243da:	ac0c      	add	r4, sp, #48	@ 0x30
 80243dc:	ab70      	add	r3, sp, #448	@ 0x1c0
 80243de:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 80243e2:	46a1      	mov	r9, r4
 80243e4:	46c2      	mov	sl, r8
 80243e6:	f1ba 0f00 	cmp.w	sl, #0
 80243ea:	dc77      	bgt.n	80244dc <__kernel_rem_pio2+0x1fc>
 80243ec:	4658      	mov	r0, fp
 80243ee:	ed9d 0b02 	vldr	d0, [sp, #8]
 80243f2:	f000 fd2d 	bl	8024e50 <scalbn>
 80243f6:	ec57 6b10 	vmov	r6, r7, d0
 80243fa:	2200      	movs	r2, #0
 80243fc:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 8024400:	4630      	mov	r0, r6
 8024402:	4639      	mov	r1, r7
 8024404:	f7dc fa2e 	bl	8000864 <__aeabi_dmul>
 8024408:	ec41 0b10 	vmov	d0, r0, r1
 802440c:	f000 fe00 	bl	8025010 <floor>
 8024410:	4b7c      	ldr	r3, [pc, #496]	@ (8024604 <__kernel_rem_pio2+0x324>)
 8024412:	ec51 0b10 	vmov	r0, r1, d0
 8024416:	2200      	movs	r2, #0
 8024418:	f7dc fa24 	bl	8000864 <__aeabi_dmul>
 802441c:	4602      	mov	r2, r0
 802441e:	460b      	mov	r3, r1
 8024420:	4630      	mov	r0, r6
 8024422:	4639      	mov	r1, r7
 8024424:	f7dc f866 	bl	80004f4 <__aeabi_dsub>
 8024428:	460f      	mov	r7, r1
 802442a:	4606      	mov	r6, r0
 802442c:	f7dc fcca 	bl	8000dc4 <__aeabi_d2iz>
 8024430:	9002      	str	r0, [sp, #8]
 8024432:	f7dc f9ad 	bl	8000790 <__aeabi_i2d>
 8024436:	4602      	mov	r2, r0
 8024438:	460b      	mov	r3, r1
 802443a:	4630      	mov	r0, r6
 802443c:	4639      	mov	r1, r7
 802443e:	f7dc f859 	bl	80004f4 <__aeabi_dsub>
 8024442:	f1bb 0f00 	cmp.w	fp, #0
 8024446:	4606      	mov	r6, r0
 8024448:	460f      	mov	r7, r1
 802444a:	dd6c      	ble.n	8024526 <__kernel_rem_pio2+0x246>
 802444c:	f108 31ff 	add.w	r1, r8, #4294967295
 8024450:	ab0c      	add	r3, sp, #48	@ 0x30
 8024452:	9d02      	ldr	r5, [sp, #8]
 8024454:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8024458:	f1cb 0018 	rsb	r0, fp, #24
 802445c:	fa43 f200 	asr.w	r2, r3, r0
 8024460:	4415      	add	r5, r2
 8024462:	4082      	lsls	r2, r0
 8024464:	1a9b      	subs	r3, r3, r2
 8024466:	aa0c      	add	r2, sp, #48	@ 0x30
 8024468:	9502      	str	r5, [sp, #8]
 802446a:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 802446e:	f1cb 0217 	rsb	r2, fp, #23
 8024472:	fa43 f902 	asr.w	r9, r3, r2
 8024476:	f1b9 0f00 	cmp.w	r9, #0
 802447a:	dd64      	ble.n	8024546 <__kernel_rem_pio2+0x266>
 802447c:	9b02      	ldr	r3, [sp, #8]
 802447e:	2200      	movs	r2, #0
 8024480:	3301      	adds	r3, #1
 8024482:	9302      	str	r3, [sp, #8]
 8024484:	4615      	mov	r5, r2
 8024486:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 802448a:	4590      	cmp	r8, r2
 802448c:	f300 80a1 	bgt.w	80245d2 <__kernel_rem_pio2+0x2f2>
 8024490:	f1bb 0f00 	cmp.w	fp, #0
 8024494:	dd07      	ble.n	80244a6 <__kernel_rem_pio2+0x1c6>
 8024496:	f1bb 0f01 	cmp.w	fp, #1
 802449a:	f000 80c1 	beq.w	8024620 <__kernel_rem_pio2+0x340>
 802449e:	f1bb 0f02 	cmp.w	fp, #2
 80244a2:	f000 80c8 	beq.w	8024636 <__kernel_rem_pio2+0x356>
 80244a6:	f1b9 0f02 	cmp.w	r9, #2
 80244aa:	d14c      	bne.n	8024546 <__kernel_rem_pio2+0x266>
 80244ac:	4632      	mov	r2, r6
 80244ae:	463b      	mov	r3, r7
 80244b0:	4955      	ldr	r1, [pc, #340]	@ (8024608 <__kernel_rem_pio2+0x328>)
 80244b2:	2000      	movs	r0, #0
 80244b4:	f7dc f81e 	bl	80004f4 <__aeabi_dsub>
 80244b8:	4606      	mov	r6, r0
 80244ba:	460f      	mov	r7, r1
 80244bc:	2d00      	cmp	r5, #0
 80244be:	d042      	beq.n	8024546 <__kernel_rem_pio2+0x266>
 80244c0:	4658      	mov	r0, fp
 80244c2:	ed9f 0b4d 	vldr	d0, [pc, #308]	@ 80245f8 <__kernel_rem_pio2+0x318>
 80244c6:	f000 fcc3 	bl	8024e50 <scalbn>
 80244ca:	4630      	mov	r0, r6
 80244cc:	4639      	mov	r1, r7
 80244ce:	ec53 2b10 	vmov	r2, r3, d0
 80244d2:	f7dc f80f 	bl	80004f4 <__aeabi_dsub>
 80244d6:	4606      	mov	r6, r0
 80244d8:	460f      	mov	r7, r1
 80244da:	e034      	b.n	8024546 <__kernel_rem_pio2+0x266>
 80244dc:	4b4b      	ldr	r3, [pc, #300]	@ (802460c <__kernel_rem_pio2+0x32c>)
 80244de:	2200      	movs	r2, #0
 80244e0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80244e4:	f7dc f9be 	bl	8000864 <__aeabi_dmul>
 80244e8:	f7dc fc6c 	bl	8000dc4 <__aeabi_d2iz>
 80244ec:	f7dc f950 	bl	8000790 <__aeabi_i2d>
 80244f0:	4b47      	ldr	r3, [pc, #284]	@ (8024610 <__kernel_rem_pio2+0x330>)
 80244f2:	2200      	movs	r2, #0
 80244f4:	4606      	mov	r6, r0
 80244f6:	460f      	mov	r7, r1
 80244f8:	f7dc f9b4 	bl	8000864 <__aeabi_dmul>
 80244fc:	4602      	mov	r2, r0
 80244fe:	460b      	mov	r3, r1
 8024500:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8024504:	f7db fff6 	bl	80004f4 <__aeabi_dsub>
 8024508:	f7dc fc5c 	bl	8000dc4 <__aeabi_d2iz>
 802450c:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8024510:	f849 0b04 	str.w	r0, [r9], #4
 8024514:	4639      	mov	r1, r7
 8024516:	4630      	mov	r0, r6
 8024518:	f7db ffee 	bl	80004f8 <__adddf3>
 802451c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8024520:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8024524:	e75f      	b.n	80243e6 <__kernel_rem_pio2+0x106>
 8024526:	d107      	bne.n	8024538 <__kernel_rem_pio2+0x258>
 8024528:	f108 33ff 	add.w	r3, r8, #4294967295
 802452c:	aa0c      	add	r2, sp, #48	@ 0x30
 802452e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8024532:	ea4f 59e3 	mov.w	r9, r3, asr #23
 8024536:	e79e      	b.n	8024476 <__kernel_rem_pio2+0x196>
 8024538:	4b36      	ldr	r3, [pc, #216]	@ (8024614 <__kernel_rem_pio2+0x334>)
 802453a:	2200      	movs	r2, #0
 802453c:	f7dc fc18 	bl	8000d70 <__aeabi_dcmpge>
 8024540:	2800      	cmp	r0, #0
 8024542:	d143      	bne.n	80245cc <__kernel_rem_pio2+0x2ec>
 8024544:	4681      	mov	r9, r0
 8024546:	2200      	movs	r2, #0
 8024548:	2300      	movs	r3, #0
 802454a:	4630      	mov	r0, r6
 802454c:	4639      	mov	r1, r7
 802454e:	f7dc fbf1 	bl	8000d34 <__aeabi_dcmpeq>
 8024552:	2800      	cmp	r0, #0
 8024554:	f000 80c1 	beq.w	80246da <__kernel_rem_pio2+0x3fa>
 8024558:	f108 33ff 	add.w	r3, r8, #4294967295
 802455c:	2200      	movs	r2, #0
 802455e:	9900      	ldr	r1, [sp, #0]
 8024560:	428b      	cmp	r3, r1
 8024562:	da70      	bge.n	8024646 <__kernel_rem_pio2+0x366>
 8024564:	2a00      	cmp	r2, #0
 8024566:	f000 808b 	beq.w	8024680 <__kernel_rem_pio2+0x3a0>
 802456a:	f108 38ff 	add.w	r8, r8, #4294967295
 802456e:	ab0c      	add	r3, sp, #48	@ 0x30
 8024570:	f1ab 0b18 	sub.w	fp, fp, #24
 8024574:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 8024578:	2b00      	cmp	r3, #0
 802457a:	d0f6      	beq.n	802456a <__kernel_rem_pio2+0x28a>
 802457c:	4658      	mov	r0, fp
 802457e:	ed9f 0b1e 	vldr	d0, [pc, #120]	@ 80245f8 <__kernel_rem_pio2+0x318>
 8024582:	f000 fc65 	bl	8024e50 <scalbn>
 8024586:	f108 0301 	add.w	r3, r8, #1
 802458a:	00da      	lsls	r2, r3, #3
 802458c:	9205      	str	r2, [sp, #20]
 802458e:	ec55 4b10 	vmov	r4, r5, d0
 8024592:	aa70      	add	r2, sp, #448	@ 0x1c0
 8024594:	f8df b074 	ldr.w	fp, [pc, #116]	@ 802460c <__kernel_rem_pio2+0x32c>
 8024598:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 802459c:	4646      	mov	r6, r8
 802459e:	f04f 0a00 	mov.w	sl, #0
 80245a2:	2e00      	cmp	r6, #0
 80245a4:	f280 80d1 	bge.w	802474a <__kernel_rem_pio2+0x46a>
 80245a8:	4644      	mov	r4, r8
 80245aa:	2c00      	cmp	r4, #0
 80245ac:	f2c0 80ff 	blt.w	80247ae <__kernel_rem_pio2+0x4ce>
 80245b0:	4b19      	ldr	r3, [pc, #100]	@ (8024618 <__kernel_rem_pio2+0x338>)
 80245b2:	461f      	mov	r7, r3
 80245b4:	ab70      	add	r3, sp, #448	@ 0x1c0
 80245b6:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80245ba:	9306      	str	r3, [sp, #24]
 80245bc:	f04f 0a00 	mov.w	sl, #0
 80245c0:	f04f 0b00 	mov.w	fp, #0
 80245c4:	2600      	movs	r6, #0
 80245c6:	eba8 0504 	sub.w	r5, r8, r4
 80245ca:	e0e4      	b.n	8024796 <__kernel_rem_pio2+0x4b6>
 80245cc:	f04f 0902 	mov.w	r9, #2
 80245d0:	e754      	b.n	802447c <__kernel_rem_pio2+0x19c>
 80245d2:	f854 3b04 	ldr.w	r3, [r4], #4
 80245d6:	bb0d      	cbnz	r5, 802461c <__kernel_rem_pio2+0x33c>
 80245d8:	b123      	cbz	r3, 80245e4 <__kernel_rem_pio2+0x304>
 80245da:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 80245de:	f844 3c04 	str.w	r3, [r4, #-4]
 80245e2:	2301      	movs	r3, #1
 80245e4:	3201      	adds	r2, #1
 80245e6:	461d      	mov	r5, r3
 80245e8:	e74f      	b.n	802448a <__kernel_rem_pio2+0x1aa>
 80245ea:	bf00      	nop
 80245ec:	f3af 8000 	nop.w
	...
 80245fc:	3ff00000 	.word	0x3ff00000
 8024600:	08025808 	.word	0x08025808
 8024604:	40200000 	.word	0x40200000
 8024608:	3ff00000 	.word	0x3ff00000
 802460c:	3e700000 	.word	0x3e700000
 8024610:	41700000 	.word	0x41700000
 8024614:	3fe00000 	.word	0x3fe00000
 8024618:	080257c8 	.word	0x080257c8
 802461c:	1acb      	subs	r3, r1, r3
 802461e:	e7de      	b.n	80245de <__kernel_rem_pio2+0x2fe>
 8024620:	f108 32ff 	add.w	r2, r8, #4294967295
 8024624:	ab0c      	add	r3, sp, #48	@ 0x30
 8024626:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 802462a:	f3c3 0316 	ubfx	r3, r3, #0, #23
 802462e:	a90c      	add	r1, sp, #48	@ 0x30
 8024630:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8024634:	e737      	b.n	80244a6 <__kernel_rem_pio2+0x1c6>
 8024636:	f108 32ff 	add.w	r2, r8, #4294967295
 802463a:	ab0c      	add	r3, sp, #48	@ 0x30
 802463c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8024640:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8024644:	e7f3      	b.n	802462e <__kernel_rem_pio2+0x34e>
 8024646:	a90c      	add	r1, sp, #48	@ 0x30
 8024648:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 802464c:	3b01      	subs	r3, #1
 802464e:	430a      	orrs	r2, r1
 8024650:	e785      	b.n	802455e <__kernel_rem_pio2+0x27e>
 8024652:	3401      	adds	r4, #1
 8024654:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8024658:	2a00      	cmp	r2, #0
 802465a:	d0fa      	beq.n	8024652 <__kernel_rem_pio2+0x372>
 802465c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 802465e:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8024662:	eb0d 0503 	add.w	r5, sp, r3
 8024666:	9b06      	ldr	r3, [sp, #24]
 8024668:	aa20      	add	r2, sp, #128	@ 0x80
 802466a:	4443      	add	r3, r8
 802466c:	f108 0701 	add.w	r7, r8, #1
 8024670:	3d98      	subs	r5, #152	@ 0x98
 8024672:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 8024676:	4444      	add	r4, r8
 8024678:	42bc      	cmp	r4, r7
 802467a:	da04      	bge.n	8024686 <__kernel_rem_pio2+0x3a6>
 802467c:	46a0      	mov	r8, r4
 802467e:	e6a2      	b.n	80243c6 <__kernel_rem_pio2+0xe6>
 8024680:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8024682:	2401      	movs	r4, #1
 8024684:	e7e6      	b.n	8024654 <__kernel_rem_pio2+0x374>
 8024686:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8024688:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 802468c:	f7dc f880 	bl	8000790 <__aeabi_i2d>
 8024690:	ed9f 7baf 	vldr	d7, [pc, #700]	@ 8024950 <__kernel_rem_pio2+0x670>
 8024694:	e8e6 0102 	strd	r0, r1, [r6], #8
 8024698:	ed8d 7b02 	vstr	d7, [sp, #8]
 802469c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80246a0:	46b2      	mov	sl, r6
 80246a2:	f04f 0800 	mov.w	r8, #0
 80246a6:	9b05      	ldr	r3, [sp, #20]
 80246a8:	4598      	cmp	r8, r3
 80246aa:	dd05      	ble.n	80246b8 <__kernel_rem_pio2+0x3d8>
 80246ac:	ed9d 7b02 	vldr	d7, [sp, #8]
 80246b0:	3701      	adds	r7, #1
 80246b2:	eca5 7b02 	vstmia	r5!, {d7}
 80246b6:	e7df      	b.n	8024678 <__kernel_rem_pio2+0x398>
 80246b8:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 80246bc:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 80246c0:	f7dc f8d0 	bl	8000864 <__aeabi_dmul>
 80246c4:	4602      	mov	r2, r0
 80246c6:	460b      	mov	r3, r1
 80246c8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80246cc:	f7db ff14 	bl	80004f8 <__adddf3>
 80246d0:	f108 0801 	add.w	r8, r8, #1
 80246d4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80246d8:	e7e5      	b.n	80246a6 <__kernel_rem_pio2+0x3c6>
 80246da:	f1cb 0000 	rsb	r0, fp, #0
 80246de:	ec47 6b10 	vmov	d0, r6, r7
 80246e2:	f000 fbb5 	bl	8024e50 <scalbn>
 80246e6:	ec55 4b10 	vmov	r4, r5, d0
 80246ea:	4b9b      	ldr	r3, [pc, #620]	@ (8024958 <__kernel_rem_pio2+0x678>)
 80246ec:	2200      	movs	r2, #0
 80246ee:	4620      	mov	r0, r4
 80246f0:	4629      	mov	r1, r5
 80246f2:	f7dc fb3d 	bl	8000d70 <__aeabi_dcmpge>
 80246f6:	b300      	cbz	r0, 802473a <__kernel_rem_pio2+0x45a>
 80246f8:	4b98      	ldr	r3, [pc, #608]	@ (802495c <__kernel_rem_pio2+0x67c>)
 80246fa:	2200      	movs	r2, #0
 80246fc:	4620      	mov	r0, r4
 80246fe:	4629      	mov	r1, r5
 8024700:	f7dc f8b0 	bl	8000864 <__aeabi_dmul>
 8024704:	f7dc fb5e 	bl	8000dc4 <__aeabi_d2iz>
 8024708:	4606      	mov	r6, r0
 802470a:	f7dc f841 	bl	8000790 <__aeabi_i2d>
 802470e:	4b92      	ldr	r3, [pc, #584]	@ (8024958 <__kernel_rem_pio2+0x678>)
 8024710:	2200      	movs	r2, #0
 8024712:	f7dc f8a7 	bl	8000864 <__aeabi_dmul>
 8024716:	460b      	mov	r3, r1
 8024718:	4602      	mov	r2, r0
 802471a:	4629      	mov	r1, r5
 802471c:	4620      	mov	r0, r4
 802471e:	f7db fee9 	bl	80004f4 <__aeabi_dsub>
 8024722:	f7dc fb4f 	bl	8000dc4 <__aeabi_d2iz>
 8024726:	ab0c      	add	r3, sp, #48	@ 0x30
 8024728:	f10b 0b18 	add.w	fp, fp, #24
 802472c:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8024730:	f108 0801 	add.w	r8, r8, #1
 8024734:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 8024738:	e720      	b.n	802457c <__kernel_rem_pio2+0x29c>
 802473a:	4620      	mov	r0, r4
 802473c:	4629      	mov	r1, r5
 802473e:	f7dc fb41 	bl	8000dc4 <__aeabi_d2iz>
 8024742:	ab0c      	add	r3, sp, #48	@ 0x30
 8024744:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8024748:	e718      	b.n	802457c <__kernel_rem_pio2+0x29c>
 802474a:	ab0c      	add	r3, sp, #48	@ 0x30
 802474c:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8024750:	f7dc f81e 	bl	8000790 <__aeabi_i2d>
 8024754:	4622      	mov	r2, r4
 8024756:	462b      	mov	r3, r5
 8024758:	f7dc f884 	bl	8000864 <__aeabi_dmul>
 802475c:	4652      	mov	r2, sl
 802475e:	e967 0102 	strd	r0, r1, [r7, #-8]!
 8024762:	465b      	mov	r3, fp
 8024764:	4620      	mov	r0, r4
 8024766:	4629      	mov	r1, r5
 8024768:	f7dc f87c 	bl	8000864 <__aeabi_dmul>
 802476c:	3e01      	subs	r6, #1
 802476e:	4604      	mov	r4, r0
 8024770:	460d      	mov	r5, r1
 8024772:	e716      	b.n	80245a2 <__kernel_rem_pio2+0x2c2>
 8024774:	9906      	ldr	r1, [sp, #24]
 8024776:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 802477a:	9106      	str	r1, [sp, #24]
 802477c:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 8024780:	f7dc f870 	bl	8000864 <__aeabi_dmul>
 8024784:	4602      	mov	r2, r0
 8024786:	460b      	mov	r3, r1
 8024788:	4650      	mov	r0, sl
 802478a:	4659      	mov	r1, fp
 802478c:	f7db feb4 	bl	80004f8 <__adddf3>
 8024790:	3601      	adds	r6, #1
 8024792:	4682      	mov	sl, r0
 8024794:	468b      	mov	fp, r1
 8024796:	9b00      	ldr	r3, [sp, #0]
 8024798:	429e      	cmp	r6, r3
 802479a:	dc01      	bgt.n	80247a0 <__kernel_rem_pio2+0x4c0>
 802479c:	42ae      	cmp	r6, r5
 802479e:	dde9      	ble.n	8024774 <__kernel_rem_pio2+0x494>
 80247a0:	ab48      	add	r3, sp, #288	@ 0x120
 80247a2:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 80247a6:	e9c5 ab00 	strd	sl, fp, [r5]
 80247aa:	3c01      	subs	r4, #1
 80247ac:	e6fd      	b.n	80245aa <__kernel_rem_pio2+0x2ca>
 80247ae:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 80247b0:	2b02      	cmp	r3, #2
 80247b2:	dc0b      	bgt.n	80247cc <__kernel_rem_pio2+0x4ec>
 80247b4:	2b00      	cmp	r3, #0
 80247b6:	dc35      	bgt.n	8024824 <__kernel_rem_pio2+0x544>
 80247b8:	d059      	beq.n	802486e <__kernel_rem_pio2+0x58e>
 80247ba:	9b02      	ldr	r3, [sp, #8]
 80247bc:	f003 0007 	and.w	r0, r3, #7
 80247c0:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 80247c4:	ecbd 8b02 	vpop	{d8}
 80247c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80247cc:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 80247ce:	2b03      	cmp	r3, #3
 80247d0:	d1f3      	bne.n	80247ba <__kernel_rem_pio2+0x4da>
 80247d2:	9b05      	ldr	r3, [sp, #20]
 80247d4:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80247d8:	eb0d 0403 	add.w	r4, sp, r3
 80247dc:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 80247e0:	4625      	mov	r5, r4
 80247e2:	46c2      	mov	sl, r8
 80247e4:	f1ba 0f00 	cmp.w	sl, #0
 80247e8:	dc69      	bgt.n	80248be <__kernel_rem_pio2+0x5de>
 80247ea:	4645      	mov	r5, r8
 80247ec:	2d01      	cmp	r5, #1
 80247ee:	f300 8087 	bgt.w	8024900 <__kernel_rem_pio2+0x620>
 80247f2:	9c05      	ldr	r4, [sp, #20]
 80247f4:	ab48      	add	r3, sp, #288	@ 0x120
 80247f6:	441c      	add	r4, r3
 80247f8:	2000      	movs	r0, #0
 80247fa:	2100      	movs	r1, #0
 80247fc:	f1b8 0f01 	cmp.w	r8, #1
 8024800:	f300 809c 	bgt.w	802493c <__kernel_rem_pio2+0x65c>
 8024804:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	@ 0x120
 8024808:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	@ 0x128
 802480c:	f1b9 0f00 	cmp.w	r9, #0
 8024810:	f040 80a6 	bne.w	8024960 <__kernel_rem_pio2+0x680>
 8024814:	9b04      	ldr	r3, [sp, #16]
 8024816:	e9c3 5600 	strd	r5, r6, [r3]
 802481a:	e9c3 7802 	strd	r7, r8, [r3, #8]
 802481e:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8024822:	e7ca      	b.n	80247ba <__kernel_rem_pio2+0x4da>
 8024824:	9d05      	ldr	r5, [sp, #20]
 8024826:	ab48      	add	r3, sp, #288	@ 0x120
 8024828:	441d      	add	r5, r3
 802482a:	4644      	mov	r4, r8
 802482c:	2000      	movs	r0, #0
 802482e:	2100      	movs	r1, #0
 8024830:	2c00      	cmp	r4, #0
 8024832:	da35      	bge.n	80248a0 <__kernel_rem_pio2+0x5c0>
 8024834:	f1b9 0f00 	cmp.w	r9, #0
 8024838:	d038      	beq.n	80248ac <__kernel_rem_pio2+0x5cc>
 802483a:	4602      	mov	r2, r0
 802483c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8024840:	9c04      	ldr	r4, [sp, #16]
 8024842:	e9c4 2300 	strd	r2, r3, [r4]
 8024846:	4602      	mov	r2, r0
 8024848:	460b      	mov	r3, r1
 802484a:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 802484e:	f7db fe51 	bl	80004f4 <__aeabi_dsub>
 8024852:	ad4a      	add	r5, sp, #296	@ 0x128
 8024854:	2401      	movs	r4, #1
 8024856:	45a0      	cmp	r8, r4
 8024858:	da2b      	bge.n	80248b2 <__kernel_rem_pio2+0x5d2>
 802485a:	f1b9 0f00 	cmp.w	r9, #0
 802485e:	d002      	beq.n	8024866 <__kernel_rem_pio2+0x586>
 8024860:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8024864:	4619      	mov	r1, r3
 8024866:	9b04      	ldr	r3, [sp, #16]
 8024868:	e9c3 0102 	strd	r0, r1, [r3, #8]
 802486c:	e7a5      	b.n	80247ba <__kernel_rem_pio2+0x4da>
 802486e:	9c05      	ldr	r4, [sp, #20]
 8024870:	ab48      	add	r3, sp, #288	@ 0x120
 8024872:	441c      	add	r4, r3
 8024874:	2000      	movs	r0, #0
 8024876:	2100      	movs	r1, #0
 8024878:	f1b8 0f00 	cmp.w	r8, #0
 802487c:	da09      	bge.n	8024892 <__kernel_rem_pio2+0x5b2>
 802487e:	f1b9 0f00 	cmp.w	r9, #0
 8024882:	d002      	beq.n	802488a <__kernel_rem_pio2+0x5aa>
 8024884:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8024888:	4619      	mov	r1, r3
 802488a:	9b04      	ldr	r3, [sp, #16]
 802488c:	e9c3 0100 	strd	r0, r1, [r3]
 8024890:	e793      	b.n	80247ba <__kernel_rem_pio2+0x4da>
 8024892:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8024896:	f7db fe2f 	bl	80004f8 <__adddf3>
 802489a:	f108 38ff 	add.w	r8, r8, #4294967295
 802489e:	e7eb      	b.n	8024878 <__kernel_rem_pio2+0x598>
 80248a0:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 80248a4:	f7db fe28 	bl	80004f8 <__adddf3>
 80248a8:	3c01      	subs	r4, #1
 80248aa:	e7c1      	b.n	8024830 <__kernel_rem_pio2+0x550>
 80248ac:	4602      	mov	r2, r0
 80248ae:	460b      	mov	r3, r1
 80248b0:	e7c6      	b.n	8024840 <__kernel_rem_pio2+0x560>
 80248b2:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 80248b6:	f7db fe1f 	bl	80004f8 <__adddf3>
 80248ba:	3401      	adds	r4, #1
 80248bc:	e7cb      	b.n	8024856 <__kernel_rem_pio2+0x576>
 80248be:	ed35 7b02 	vldmdb	r5!, {d7}
 80248c2:	ed8d 7b00 	vstr	d7, [sp]
 80248c6:	ed95 7b02 	vldr	d7, [r5, #8]
 80248ca:	e9dd 0100 	ldrd	r0, r1, [sp]
 80248ce:	ec53 2b17 	vmov	r2, r3, d7
 80248d2:	ed8d 7b06 	vstr	d7, [sp, #24]
 80248d6:	f7db fe0f 	bl	80004f8 <__adddf3>
 80248da:	4602      	mov	r2, r0
 80248dc:	460b      	mov	r3, r1
 80248de:	4606      	mov	r6, r0
 80248e0:	460f      	mov	r7, r1
 80248e2:	e9dd 0100 	ldrd	r0, r1, [sp]
 80248e6:	f7db fe05 	bl	80004f4 <__aeabi_dsub>
 80248ea:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80248ee:	f7db fe03 	bl	80004f8 <__adddf3>
 80248f2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80248f6:	e9c5 0102 	strd	r0, r1, [r5, #8]
 80248fa:	e9c5 6700 	strd	r6, r7, [r5]
 80248fe:	e771      	b.n	80247e4 <__kernel_rem_pio2+0x504>
 8024900:	ed34 7b02 	vldmdb	r4!, {d7}
 8024904:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 8024908:	ec51 0b17 	vmov	r0, r1, d7
 802490c:	4652      	mov	r2, sl
 802490e:	465b      	mov	r3, fp
 8024910:	ed8d 7b00 	vstr	d7, [sp]
 8024914:	f7db fdf0 	bl	80004f8 <__adddf3>
 8024918:	4602      	mov	r2, r0
 802491a:	460b      	mov	r3, r1
 802491c:	4606      	mov	r6, r0
 802491e:	460f      	mov	r7, r1
 8024920:	e9dd 0100 	ldrd	r0, r1, [sp]
 8024924:	f7db fde6 	bl	80004f4 <__aeabi_dsub>
 8024928:	4652      	mov	r2, sl
 802492a:	465b      	mov	r3, fp
 802492c:	f7db fde4 	bl	80004f8 <__adddf3>
 8024930:	3d01      	subs	r5, #1
 8024932:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8024936:	e9c4 6700 	strd	r6, r7, [r4]
 802493a:	e757      	b.n	80247ec <__kernel_rem_pio2+0x50c>
 802493c:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8024940:	f7db fdda 	bl	80004f8 <__adddf3>
 8024944:	f108 38ff 	add.w	r8, r8, #4294967295
 8024948:	e758      	b.n	80247fc <__kernel_rem_pio2+0x51c>
 802494a:	bf00      	nop
 802494c:	f3af 8000 	nop.w
	...
 8024958:	41700000 	.word	0x41700000
 802495c:	3e700000 	.word	0x3e700000
 8024960:	9b04      	ldr	r3, [sp, #16]
 8024962:	9a04      	ldr	r2, [sp, #16]
 8024964:	601d      	str	r5, [r3, #0]
 8024966:	f106 4400 	add.w	r4, r6, #2147483648	@ 0x80000000
 802496a:	605c      	str	r4, [r3, #4]
 802496c:	609f      	str	r7, [r3, #8]
 802496e:	f108 4300 	add.w	r3, r8, #2147483648	@ 0x80000000
 8024972:	60d3      	str	r3, [r2, #12]
 8024974:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8024978:	6110      	str	r0, [r2, #16]
 802497a:	6153      	str	r3, [r2, #20]
 802497c:	e71d      	b.n	80247ba <__kernel_rem_pio2+0x4da>
 802497e:	bf00      	nop

08024980 <__kernel_rem_pio2f>:
 8024980:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8024984:	ed2d 8b04 	vpush	{d8-d9}
 8024988:	b0d9      	sub	sp, #356	@ 0x164
 802498a:	4690      	mov	r8, r2
 802498c:	9001      	str	r0, [sp, #4]
 802498e:	4ab6      	ldr	r2, [pc, #728]	@ (8024c68 <__kernel_rem_pio2f+0x2e8>)
 8024990:	9866      	ldr	r0, [sp, #408]	@ 0x198
 8024992:	f118 0f04 	cmn.w	r8, #4
 8024996:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 802499a:	460f      	mov	r7, r1
 802499c:	f103 3bff 	add.w	fp, r3, #4294967295
 80249a0:	db26      	blt.n	80249f0 <__kernel_rem_pio2f+0x70>
 80249a2:	f1b8 0203 	subs.w	r2, r8, #3
 80249a6:	bf48      	it	mi
 80249a8:	f108 0204 	addmi.w	r2, r8, #4
 80249ac:	10d2      	asrs	r2, r2, #3
 80249ae:	1c55      	adds	r5, r2, #1
 80249b0:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 80249b2:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 8024c78 <__kernel_rem_pio2f+0x2f8>
 80249b6:	00e8      	lsls	r0, r5, #3
 80249b8:	eba2 060b 	sub.w	r6, r2, fp
 80249bc:	9002      	str	r0, [sp, #8]
 80249be:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 80249c2:	eb0a 0c0b 	add.w	ip, sl, fp
 80249c6:	ac1c      	add	r4, sp, #112	@ 0x70
 80249c8:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 80249cc:	2000      	movs	r0, #0
 80249ce:	4560      	cmp	r0, ip
 80249d0:	dd10      	ble.n	80249f4 <__kernel_rem_pio2f+0x74>
 80249d2:	a91c      	add	r1, sp, #112	@ 0x70
 80249d4:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 80249d8:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 80249dc:	2600      	movs	r6, #0
 80249de:	4556      	cmp	r6, sl
 80249e0:	dc24      	bgt.n	8024a2c <__kernel_rem_pio2f+0xac>
 80249e2:	f8dd e004 	ldr.w	lr, [sp, #4]
 80249e6:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 8024c78 <__kernel_rem_pio2f+0x2f8>
 80249ea:	4684      	mov	ip, r0
 80249ec:	2400      	movs	r4, #0
 80249ee:	e016      	b.n	8024a1e <__kernel_rem_pio2f+0x9e>
 80249f0:	2200      	movs	r2, #0
 80249f2:	e7dc      	b.n	80249ae <__kernel_rem_pio2f+0x2e>
 80249f4:	42c6      	cmn	r6, r0
 80249f6:	bf5d      	ittte	pl
 80249f8:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 80249fc:	ee07 1a90 	vmovpl	s15, r1
 8024a00:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 8024a04:	eef0 7a47 	vmovmi.f32	s15, s14
 8024a08:	ece4 7a01 	vstmia	r4!, {s15}
 8024a0c:	3001      	adds	r0, #1
 8024a0e:	e7de      	b.n	80249ce <__kernel_rem_pio2f+0x4e>
 8024a10:	ecfe 6a01 	vldmia	lr!, {s13}
 8024a14:	ed3c 7a01 	vldmdb	ip!, {s14}
 8024a18:	eee6 7a87 	vfma.f32	s15, s13, s14
 8024a1c:	3401      	adds	r4, #1
 8024a1e:	455c      	cmp	r4, fp
 8024a20:	ddf6      	ble.n	8024a10 <__kernel_rem_pio2f+0x90>
 8024a22:	ece9 7a01 	vstmia	r9!, {s15}
 8024a26:	3601      	adds	r6, #1
 8024a28:	3004      	adds	r0, #4
 8024a2a:	e7d8      	b.n	80249de <__kernel_rem_pio2f+0x5e>
 8024a2c:	a908      	add	r1, sp, #32
 8024a2e:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8024a32:	9104      	str	r1, [sp, #16]
 8024a34:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8024a36:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 8024c74 <__kernel_rem_pio2f+0x2f4>
 8024a3a:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 8024c70 <__kernel_rem_pio2f+0x2f0>
 8024a3e:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8024a42:	9203      	str	r2, [sp, #12]
 8024a44:	4654      	mov	r4, sl
 8024a46:	00a2      	lsls	r2, r4, #2
 8024a48:	9205      	str	r2, [sp, #20]
 8024a4a:	aa58      	add	r2, sp, #352	@ 0x160
 8024a4c:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 8024a50:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 8024a54:	a944      	add	r1, sp, #272	@ 0x110
 8024a56:	aa08      	add	r2, sp, #32
 8024a58:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 8024a5c:	4694      	mov	ip, r2
 8024a5e:	4626      	mov	r6, r4
 8024a60:	2e00      	cmp	r6, #0
 8024a62:	dc4c      	bgt.n	8024afe <__kernel_rem_pio2f+0x17e>
 8024a64:	4628      	mov	r0, r5
 8024a66:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8024a6a:	f000 fa6b 	bl	8024f44 <scalbnf>
 8024a6e:	eeb0 8a40 	vmov.f32	s16, s0
 8024a72:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 8024a76:	ee28 0a00 	vmul.f32	s0, s16, s0
 8024a7a:	f000 fb45 	bl	8025108 <floorf>
 8024a7e:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 8024a82:	eea0 8a67 	vfms.f32	s16, s0, s15
 8024a86:	2d00      	cmp	r5, #0
 8024a88:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8024a8c:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8024a90:	ee17 9a90 	vmov	r9, s15
 8024a94:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8024a98:	ee38 8a67 	vsub.f32	s16, s16, s15
 8024a9c:	dd41      	ble.n	8024b22 <__kernel_rem_pio2f+0x1a2>
 8024a9e:	f104 3cff 	add.w	ip, r4, #4294967295
 8024aa2:	a908      	add	r1, sp, #32
 8024aa4:	f1c5 0e08 	rsb	lr, r5, #8
 8024aa8:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 8024aac:	fa46 f00e 	asr.w	r0, r6, lr
 8024ab0:	4481      	add	r9, r0
 8024ab2:	fa00 f00e 	lsl.w	r0, r0, lr
 8024ab6:	1a36      	subs	r6, r6, r0
 8024ab8:	f1c5 0007 	rsb	r0, r5, #7
 8024abc:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 8024ac0:	4106      	asrs	r6, r0
 8024ac2:	2e00      	cmp	r6, #0
 8024ac4:	dd3c      	ble.n	8024b40 <__kernel_rem_pio2f+0x1c0>
 8024ac6:	f04f 0e00 	mov.w	lr, #0
 8024aca:	f109 0901 	add.w	r9, r9, #1
 8024ace:	4670      	mov	r0, lr
 8024ad0:	4574      	cmp	r4, lr
 8024ad2:	dc68      	bgt.n	8024ba6 <__kernel_rem_pio2f+0x226>
 8024ad4:	2d00      	cmp	r5, #0
 8024ad6:	dd03      	ble.n	8024ae0 <__kernel_rem_pio2f+0x160>
 8024ad8:	2d01      	cmp	r5, #1
 8024ada:	d074      	beq.n	8024bc6 <__kernel_rem_pio2f+0x246>
 8024adc:	2d02      	cmp	r5, #2
 8024ade:	d07d      	beq.n	8024bdc <__kernel_rem_pio2f+0x25c>
 8024ae0:	2e02      	cmp	r6, #2
 8024ae2:	d12d      	bne.n	8024b40 <__kernel_rem_pio2f+0x1c0>
 8024ae4:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8024ae8:	ee30 8a48 	vsub.f32	s16, s0, s16
 8024aec:	b340      	cbz	r0, 8024b40 <__kernel_rem_pio2f+0x1c0>
 8024aee:	4628      	mov	r0, r5
 8024af0:	9306      	str	r3, [sp, #24]
 8024af2:	f000 fa27 	bl	8024f44 <scalbnf>
 8024af6:	9b06      	ldr	r3, [sp, #24]
 8024af8:	ee38 8a40 	vsub.f32	s16, s16, s0
 8024afc:	e020      	b.n	8024b40 <__kernel_rem_pio2f+0x1c0>
 8024afe:	ee60 7a28 	vmul.f32	s15, s0, s17
 8024b02:	3e01      	subs	r6, #1
 8024b04:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8024b08:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8024b0c:	eea7 0ac9 	vfms.f32	s0, s15, s18
 8024b10:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8024b14:	ecac 0a01 	vstmia	ip!, {s0}
 8024b18:	ed30 0a01 	vldmdb	r0!, {s0}
 8024b1c:	ee37 0a80 	vadd.f32	s0, s15, s0
 8024b20:	e79e      	b.n	8024a60 <__kernel_rem_pio2f+0xe0>
 8024b22:	d105      	bne.n	8024b30 <__kernel_rem_pio2f+0x1b0>
 8024b24:	1e60      	subs	r0, r4, #1
 8024b26:	a908      	add	r1, sp, #32
 8024b28:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 8024b2c:	11f6      	asrs	r6, r6, #7
 8024b2e:	e7c8      	b.n	8024ac2 <__kernel_rem_pio2f+0x142>
 8024b30:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8024b34:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8024b38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8024b3c:	da31      	bge.n	8024ba2 <__kernel_rem_pio2f+0x222>
 8024b3e:	2600      	movs	r6, #0
 8024b40:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8024b44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8024b48:	f040 8098 	bne.w	8024c7c <__kernel_rem_pio2f+0x2fc>
 8024b4c:	1e60      	subs	r0, r4, #1
 8024b4e:	2200      	movs	r2, #0
 8024b50:	4550      	cmp	r0, sl
 8024b52:	da4b      	bge.n	8024bec <__kernel_rem_pio2f+0x26c>
 8024b54:	2a00      	cmp	r2, #0
 8024b56:	d065      	beq.n	8024c24 <__kernel_rem_pio2f+0x2a4>
 8024b58:	3c01      	subs	r4, #1
 8024b5a:	ab08      	add	r3, sp, #32
 8024b5c:	3d08      	subs	r5, #8
 8024b5e:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8024b62:	2b00      	cmp	r3, #0
 8024b64:	d0f8      	beq.n	8024b58 <__kernel_rem_pio2f+0x1d8>
 8024b66:	4628      	mov	r0, r5
 8024b68:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8024b6c:	f000 f9ea 	bl	8024f44 <scalbnf>
 8024b70:	1c63      	adds	r3, r4, #1
 8024b72:	aa44      	add	r2, sp, #272	@ 0x110
 8024b74:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8024c74 <__kernel_rem_pio2f+0x2f4>
 8024b78:	0099      	lsls	r1, r3, #2
 8024b7a:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8024b7e:	4623      	mov	r3, r4
 8024b80:	2b00      	cmp	r3, #0
 8024b82:	f280 80a9 	bge.w	8024cd8 <__kernel_rem_pio2f+0x358>
 8024b86:	4623      	mov	r3, r4
 8024b88:	2b00      	cmp	r3, #0
 8024b8a:	f2c0 80c7 	blt.w	8024d1c <__kernel_rem_pio2f+0x39c>
 8024b8e:	aa44      	add	r2, sp, #272	@ 0x110
 8024b90:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 8024b94:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 8024c6c <__kernel_rem_pio2f+0x2ec>
 8024b98:	eddf 7a37 	vldr	s15, [pc, #220]	@ 8024c78 <__kernel_rem_pio2f+0x2f8>
 8024b9c:	2000      	movs	r0, #0
 8024b9e:	1ae2      	subs	r2, r4, r3
 8024ba0:	e0b1      	b.n	8024d06 <__kernel_rem_pio2f+0x386>
 8024ba2:	2602      	movs	r6, #2
 8024ba4:	e78f      	b.n	8024ac6 <__kernel_rem_pio2f+0x146>
 8024ba6:	f852 1b04 	ldr.w	r1, [r2], #4
 8024baa:	b948      	cbnz	r0, 8024bc0 <__kernel_rem_pio2f+0x240>
 8024bac:	b121      	cbz	r1, 8024bb8 <__kernel_rem_pio2f+0x238>
 8024bae:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 8024bb2:	f842 1c04 	str.w	r1, [r2, #-4]
 8024bb6:	2101      	movs	r1, #1
 8024bb8:	f10e 0e01 	add.w	lr, lr, #1
 8024bbc:	4608      	mov	r0, r1
 8024bbe:	e787      	b.n	8024ad0 <__kernel_rem_pio2f+0x150>
 8024bc0:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 8024bc4:	e7f5      	b.n	8024bb2 <__kernel_rem_pio2f+0x232>
 8024bc6:	f104 3cff 	add.w	ip, r4, #4294967295
 8024bca:	aa08      	add	r2, sp, #32
 8024bcc:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8024bd0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8024bd4:	a908      	add	r1, sp, #32
 8024bd6:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 8024bda:	e781      	b.n	8024ae0 <__kernel_rem_pio2f+0x160>
 8024bdc:	f104 3cff 	add.w	ip, r4, #4294967295
 8024be0:	aa08      	add	r2, sp, #32
 8024be2:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8024be6:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8024bea:	e7f3      	b.n	8024bd4 <__kernel_rem_pio2f+0x254>
 8024bec:	a908      	add	r1, sp, #32
 8024bee:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8024bf2:	3801      	subs	r0, #1
 8024bf4:	430a      	orrs	r2, r1
 8024bf6:	e7ab      	b.n	8024b50 <__kernel_rem_pio2f+0x1d0>
 8024bf8:	3201      	adds	r2, #1
 8024bfa:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 8024bfe:	2e00      	cmp	r6, #0
 8024c00:	d0fa      	beq.n	8024bf8 <__kernel_rem_pio2f+0x278>
 8024c02:	9905      	ldr	r1, [sp, #20]
 8024c04:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 8024c08:	eb0d 0001 	add.w	r0, sp, r1
 8024c0c:	18e6      	adds	r6, r4, r3
 8024c0e:	a91c      	add	r1, sp, #112	@ 0x70
 8024c10:	f104 0c01 	add.w	ip, r4, #1
 8024c14:	384c      	subs	r0, #76	@ 0x4c
 8024c16:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 8024c1a:	4422      	add	r2, r4
 8024c1c:	4562      	cmp	r2, ip
 8024c1e:	da04      	bge.n	8024c2a <__kernel_rem_pio2f+0x2aa>
 8024c20:	4614      	mov	r4, r2
 8024c22:	e710      	b.n	8024a46 <__kernel_rem_pio2f+0xc6>
 8024c24:	9804      	ldr	r0, [sp, #16]
 8024c26:	2201      	movs	r2, #1
 8024c28:	e7e7      	b.n	8024bfa <__kernel_rem_pio2f+0x27a>
 8024c2a:	9903      	ldr	r1, [sp, #12]
 8024c2c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8024c30:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 8024c34:	9105      	str	r1, [sp, #20]
 8024c36:	ee07 1a90 	vmov	s15, r1
 8024c3a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8024c3e:	2400      	movs	r4, #0
 8024c40:	ece6 7a01 	vstmia	r6!, {s15}
 8024c44:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 8024c78 <__kernel_rem_pio2f+0x2f8>
 8024c48:	46b1      	mov	r9, r6
 8024c4a:	455c      	cmp	r4, fp
 8024c4c:	dd04      	ble.n	8024c58 <__kernel_rem_pio2f+0x2d8>
 8024c4e:	ece0 7a01 	vstmia	r0!, {s15}
 8024c52:	f10c 0c01 	add.w	ip, ip, #1
 8024c56:	e7e1      	b.n	8024c1c <__kernel_rem_pio2f+0x29c>
 8024c58:	ecfe 6a01 	vldmia	lr!, {s13}
 8024c5c:	ed39 7a01 	vldmdb	r9!, {s14}
 8024c60:	3401      	adds	r4, #1
 8024c62:	eee6 7a87 	vfma.f32	s15, s13, s14
 8024c66:	e7f0      	b.n	8024c4a <__kernel_rem_pio2f+0x2ca>
 8024c68:	08025844 	.word	0x08025844
 8024c6c:	08025818 	.word	0x08025818
 8024c70:	43800000 	.word	0x43800000
 8024c74:	3b800000 	.word	0x3b800000
 8024c78:	00000000 	.word	0x00000000
 8024c7c:	9b02      	ldr	r3, [sp, #8]
 8024c7e:	eeb0 0a48 	vmov.f32	s0, s16
 8024c82:	eba3 0008 	sub.w	r0, r3, r8
 8024c86:	f000 f95d 	bl	8024f44 <scalbnf>
 8024c8a:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 8024c70 <__kernel_rem_pio2f+0x2f0>
 8024c8e:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8024c92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8024c96:	db19      	blt.n	8024ccc <__kernel_rem_pio2f+0x34c>
 8024c98:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 8024c74 <__kernel_rem_pio2f+0x2f4>
 8024c9c:	ee60 7a27 	vmul.f32	s15, s0, s15
 8024ca0:	aa08      	add	r2, sp, #32
 8024ca2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8024ca6:	3508      	adds	r5, #8
 8024ca8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8024cac:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8024cb0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8024cb4:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8024cb8:	ee10 3a10 	vmov	r3, s0
 8024cbc:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8024cc0:	ee17 3a90 	vmov	r3, s15
 8024cc4:	3401      	adds	r4, #1
 8024cc6:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8024cca:	e74c      	b.n	8024b66 <__kernel_rem_pio2f+0x1e6>
 8024ccc:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8024cd0:	aa08      	add	r2, sp, #32
 8024cd2:	ee10 3a10 	vmov	r3, s0
 8024cd6:	e7f6      	b.n	8024cc6 <__kernel_rem_pio2f+0x346>
 8024cd8:	a808      	add	r0, sp, #32
 8024cda:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 8024cde:	9001      	str	r0, [sp, #4]
 8024ce0:	ee07 0a90 	vmov	s15, r0
 8024ce4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8024ce8:	3b01      	subs	r3, #1
 8024cea:	ee67 7a80 	vmul.f32	s15, s15, s0
 8024cee:	ee20 0a07 	vmul.f32	s0, s0, s14
 8024cf2:	ed62 7a01 	vstmdb	r2!, {s15}
 8024cf6:	e743      	b.n	8024b80 <__kernel_rem_pio2f+0x200>
 8024cf8:	ecfc 6a01 	vldmia	ip!, {s13}
 8024cfc:	ecb5 7a01 	vldmia	r5!, {s14}
 8024d00:	eee6 7a87 	vfma.f32	s15, s13, s14
 8024d04:	3001      	adds	r0, #1
 8024d06:	4550      	cmp	r0, sl
 8024d08:	dc01      	bgt.n	8024d0e <__kernel_rem_pio2f+0x38e>
 8024d0a:	4290      	cmp	r0, r2
 8024d0c:	ddf4      	ble.n	8024cf8 <__kernel_rem_pio2f+0x378>
 8024d0e:	a858      	add	r0, sp, #352	@ 0x160
 8024d10:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8024d14:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 8024d18:	3b01      	subs	r3, #1
 8024d1a:	e735      	b.n	8024b88 <__kernel_rem_pio2f+0x208>
 8024d1c:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8024d1e:	2b02      	cmp	r3, #2
 8024d20:	dc09      	bgt.n	8024d36 <__kernel_rem_pio2f+0x3b6>
 8024d22:	2b00      	cmp	r3, #0
 8024d24:	dc27      	bgt.n	8024d76 <__kernel_rem_pio2f+0x3f6>
 8024d26:	d040      	beq.n	8024daa <__kernel_rem_pio2f+0x42a>
 8024d28:	f009 0007 	and.w	r0, r9, #7
 8024d2c:	b059      	add	sp, #356	@ 0x164
 8024d2e:	ecbd 8b04 	vpop	{d8-d9}
 8024d32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8024d36:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8024d38:	2b03      	cmp	r3, #3
 8024d3a:	d1f5      	bne.n	8024d28 <__kernel_rem_pio2f+0x3a8>
 8024d3c:	aa30      	add	r2, sp, #192	@ 0xc0
 8024d3e:	1f0b      	subs	r3, r1, #4
 8024d40:	4413      	add	r3, r2
 8024d42:	461a      	mov	r2, r3
 8024d44:	4620      	mov	r0, r4
 8024d46:	2800      	cmp	r0, #0
 8024d48:	dc50      	bgt.n	8024dec <__kernel_rem_pio2f+0x46c>
 8024d4a:	4622      	mov	r2, r4
 8024d4c:	2a01      	cmp	r2, #1
 8024d4e:	dc5d      	bgt.n	8024e0c <__kernel_rem_pio2f+0x48c>
 8024d50:	ab30      	add	r3, sp, #192	@ 0xc0
 8024d52:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 8024c78 <__kernel_rem_pio2f+0x2f8>
 8024d56:	440b      	add	r3, r1
 8024d58:	2c01      	cmp	r4, #1
 8024d5a:	dc67      	bgt.n	8024e2c <__kernel_rem_pio2f+0x4ac>
 8024d5c:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 8024d60:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 8024d64:	2e00      	cmp	r6, #0
 8024d66:	d167      	bne.n	8024e38 <__kernel_rem_pio2f+0x4b8>
 8024d68:	edc7 6a00 	vstr	s13, [r7]
 8024d6c:	ed87 7a01 	vstr	s14, [r7, #4]
 8024d70:	edc7 7a02 	vstr	s15, [r7, #8]
 8024d74:	e7d8      	b.n	8024d28 <__kernel_rem_pio2f+0x3a8>
 8024d76:	ab30      	add	r3, sp, #192	@ 0xc0
 8024d78:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 8024c78 <__kernel_rem_pio2f+0x2f8>
 8024d7c:	440b      	add	r3, r1
 8024d7e:	4622      	mov	r2, r4
 8024d80:	2a00      	cmp	r2, #0
 8024d82:	da24      	bge.n	8024dce <__kernel_rem_pio2f+0x44e>
 8024d84:	b34e      	cbz	r6, 8024dda <__kernel_rem_pio2f+0x45a>
 8024d86:	eef1 7a47 	vneg.f32	s15, s14
 8024d8a:	edc7 7a00 	vstr	s15, [r7]
 8024d8e:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 8024d92:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8024d96:	aa31      	add	r2, sp, #196	@ 0xc4
 8024d98:	2301      	movs	r3, #1
 8024d9a:	429c      	cmp	r4, r3
 8024d9c:	da20      	bge.n	8024de0 <__kernel_rem_pio2f+0x460>
 8024d9e:	b10e      	cbz	r6, 8024da4 <__kernel_rem_pio2f+0x424>
 8024da0:	eef1 7a67 	vneg.f32	s15, s15
 8024da4:	edc7 7a01 	vstr	s15, [r7, #4]
 8024da8:	e7be      	b.n	8024d28 <__kernel_rem_pio2f+0x3a8>
 8024daa:	ab30      	add	r3, sp, #192	@ 0xc0
 8024dac:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 8024c78 <__kernel_rem_pio2f+0x2f8>
 8024db0:	440b      	add	r3, r1
 8024db2:	2c00      	cmp	r4, #0
 8024db4:	da05      	bge.n	8024dc2 <__kernel_rem_pio2f+0x442>
 8024db6:	b10e      	cbz	r6, 8024dbc <__kernel_rem_pio2f+0x43c>
 8024db8:	eef1 7a67 	vneg.f32	s15, s15
 8024dbc:	edc7 7a00 	vstr	s15, [r7]
 8024dc0:	e7b2      	b.n	8024d28 <__kernel_rem_pio2f+0x3a8>
 8024dc2:	ed33 7a01 	vldmdb	r3!, {s14}
 8024dc6:	3c01      	subs	r4, #1
 8024dc8:	ee77 7a87 	vadd.f32	s15, s15, s14
 8024dcc:	e7f1      	b.n	8024db2 <__kernel_rem_pio2f+0x432>
 8024dce:	ed73 7a01 	vldmdb	r3!, {s15}
 8024dd2:	3a01      	subs	r2, #1
 8024dd4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8024dd8:	e7d2      	b.n	8024d80 <__kernel_rem_pio2f+0x400>
 8024dda:	eef0 7a47 	vmov.f32	s15, s14
 8024dde:	e7d4      	b.n	8024d8a <__kernel_rem_pio2f+0x40a>
 8024de0:	ecb2 7a01 	vldmia	r2!, {s14}
 8024de4:	3301      	adds	r3, #1
 8024de6:	ee77 7a87 	vadd.f32	s15, s15, s14
 8024dea:	e7d6      	b.n	8024d9a <__kernel_rem_pio2f+0x41a>
 8024dec:	ed72 7a01 	vldmdb	r2!, {s15}
 8024df0:	edd2 6a01 	vldr	s13, [r2, #4]
 8024df4:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8024df8:	3801      	subs	r0, #1
 8024dfa:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8024dfe:	ed82 7a00 	vstr	s14, [r2]
 8024e02:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8024e06:	edc2 7a01 	vstr	s15, [r2, #4]
 8024e0a:	e79c      	b.n	8024d46 <__kernel_rem_pio2f+0x3c6>
 8024e0c:	ed73 7a01 	vldmdb	r3!, {s15}
 8024e10:	edd3 6a01 	vldr	s13, [r3, #4]
 8024e14:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8024e18:	3a01      	subs	r2, #1
 8024e1a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8024e1e:	ed83 7a00 	vstr	s14, [r3]
 8024e22:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8024e26:	edc3 7a01 	vstr	s15, [r3, #4]
 8024e2a:	e78f      	b.n	8024d4c <__kernel_rem_pio2f+0x3cc>
 8024e2c:	ed33 7a01 	vldmdb	r3!, {s14}
 8024e30:	3c01      	subs	r4, #1
 8024e32:	ee77 7a87 	vadd.f32	s15, s15, s14
 8024e36:	e78f      	b.n	8024d58 <__kernel_rem_pio2f+0x3d8>
 8024e38:	eef1 6a66 	vneg.f32	s13, s13
 8024e3c:	eeb1 7a47 	vneg.f32	s14, s14
 8024e40:	edc7 6a00 	vstr	s13, [r7]
 8024e44:	ed87 7a01 	vstr	s14, [r7, #4]
 8024e48:	eef1 7a67 	vneg.f32	s15, s15
 8024e4c:	e790      	b.n	8024d70 <__kernel_rem_pio2f+0x3f0>
 8024e4e:	bf00      	nop

08024e50 <scalbn>:
 8024e50:	b570      	push	{r4, r5, r6, lr}
 8024e52:	ec55 4b10 	vmov	r4, r5, d0
 8024e56:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8024e5a:	4606      	mov	r6, r0
 8024e5c:	462b      	mov	r3, r5
 8024e5e:	b991      	cbnz	r1, 8024e86 <scalbn+0x36>
 8024e60:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8024e64:	4323      	orrs	r3, r4
 8024e66:	d03b      	beq.n	8024ee0 <scalbn+0x90>
 8024e68:	4b33      	ldr	r3, [pc, #204]	@ (8024f38 <scalbn+0xe8>)
 8024e6a:	4620      	mov	r0, r4
 8024e6c:	4629      	mov	r1, r5
 8024e6e:	2200      	movs	r2, #0
 8024e70:	f7db fcf8 	bl	8000864 <__aeabi_dmul>
 8024e74:	4b31      	ldr	r3, [pc, #196]	@ (8024f3c <scalbn+0xec>)
 8024e76:	429e      	cmp	r6, r3
 8024e78:	4604      	mov	r4, r0
 8024e7a:	460d      	mov	r5, r1
 8024e7c:	da0f      	bge.n	8024e9e <scalbn+0x4e>
 8024e7e:	a326      	add	r3, pc, #152	@ (adr r3, 8024f18 <scalbn+0xc8>)
 8024e80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8024e84:	e01e      	b.n	8024ec4 <scalbn+0x74>
 8024e86:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8024e8a:	4291      	cmp	r1, r2
 8024e8c:	d10b      	bne.n	8024ea6 <scalbn+0x56>
 8024e8e:	4622      	mov	r2, r4
 8024e90:	4620      	mov	r0, r4
 8024e92:	4629      	mov	r1, r5
 8024e94:	f7db fb30 	bl	80004f8 <__adddf3>
 8024e98:	4604      	mov	r4, r0
 8024e9a:	460d      	mov	r5, r1
 8024e9c:	e020      	b.n	8024ee0 <scalbn+0x90>
 8024e9e:	460b      	mov	r3, r1
 8024ea0:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8024ea4:	3936      	subs	r1, #54	@ 0x36
 8024ea6:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8024eaa:	4296      	cmp	r6, r2
 8024eac:	dd0d      	ble.n	8024eca <scalbn+0x7a>
 8024eae:	2d00      	cmp	r5, #0
 8024eb0:	a11b      	add	r1, pc, #108	@ (adr r1, 8024f20 <scalbn+0xd0>)
 8024eb2:	e9d1 0100 	ldrd	r0, r1, [r1]
 8024eb6:	da02      	bge.n	8024ebe <scalbn+0x6e>
 8024eb8:	a11b      	add	r1, pc, #108	@ (adr r1, 8024f28 <scalbn+0xd8>)
 8024eba:	e9d1 0100 	ldrd	r0, r1, [r1]
 8024ebe:	a318      	add	r3, pc, #96	@ (adr r3, 8024f20 <scalbn+0xd0>)
 8024ec0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8024ec4:	f7db fcce 	bl	8000864 <__aeabi_dmul>
 8024ec8:	e7e6      	b.n	8024e98 <scalbn+0x48>
 8024eca:	1872      	adds	r2, r6, r1
 8024ecc:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8024ed0:	428a      	cmp	r2, r1
 8024ed2:	dcec      	bgt.n	8024eae <scalbn+0x5e>
 8024ed4:	2a00      	cmp	r2, #0
 8024ed6:	dd06      	ble.n	8024ee6 <scalbn+0x96>
 8024ed8:	f36f 531e 	bfc	r3, #20, #11
 8024edc:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8024ee0:	ec45 4b10 	vmov	d0, r4, r5
 8024ee4:	bd70      	pop	{r4, r5, r6, pc}
 8024ee6:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 8024eea:	da08      	bge.n	8024efe <scalbn+0xae>
 8024eec:	2d00      	cmp	r5, #0
 8024eee:	a10a      	add	r1, pc, #40	@ (adr r1, 8024f18 <scalbn+0xc8>)
 8024ef0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8024ef4:	dac3      	bge.n	8024e7e <scalbn+0x2e>
 8024ef6:	a10e      	add	r1, pc, #56	@ (adr r1, 8024f30 <scalbn+0xe0>)
 8024ef8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8024efc:	e7bf      	b.n	8024e7e <scalbn+0x2e>
 8024efe:	3236      	adds	r2, #54	@ 0x36
 8024f00:	f36f 531e 	bfc	r3, #20, #11
 8024f04:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8024f08:	4620      	mov	r0, r4
 8024f0a:	4b0d      	ldr	r3, [pc, #52]	@ (8024f40 <scalbn+0xf0>)
 8024f0c:	4629      	mov	r1, r5
 8024f0e:	2200      	movs	r2, #0
 8024f10:	e7d8      	b.n	8024ec4 <scalbn+0x74>
 8024f12:	bf00      	nop
 8024f14:	f3af 8000 	nop.w
 8024f18:	c2f8f359 	.word	0xc2f8f359
 8024f1c:	01a56e1f 	.word	0x01a56e1f
 8024f20:	8800759c 	.word	0x8800759c
 8024f24:	7e37e43c 	.word	0x7e37e43c
 8024f28:	8800759c 	.word	0x8800759c
 8024f2c:	fe37e43c 	.word	0xfe37e43c
 8024f30:	c2f8f359 	.word	0xc2f8f359
 8024f34:	81a56e1f 	.word	0x81a56e1f
 8024f38:	43500000 	.word	0x43500000
 8024f3c:	ffff3cb0 	.word	0xffff3cb0
 8024f40:	3c900000 	.word	0x3c900000

08024f44 <scalbnf>:
 8024f44:	ee10 3a10 	vmov	r3, s0
 8024f48:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8024f4c:	d02b      	beq.n	8024fa6 <scalbnf+0x62>
 8024f4e:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8024f52:	d302      	bcc.n	8024f5a <scalbnf+0x16>
 8024f54:	ee30 0a00 	vadd.f32	s0, s0, s0
 8024f58:	4770      	bx	lr
 8024f5a:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 8024f5e:	d123      	bne.n	8024fa8 <scalbnf+0x64>
 8024f60:	4b24      	ldr	r3, [pc, #144]	@ (8024ff4 <scalbnf+0xb0>)
 8024f62:	eddf 7a25 	vldr	s15, [pc, #148]	@ 8024ff8 <scalbnf+0xb4>
 8024f66:	4298      	cmp	r0, r3
 8024f68:	ee20 0a27 	vmul.f32	s0, s0, s15
 8024f6c:	db17      	blt.n	8024f9e <scalbnf+0x5a>
 8024f6e:	ee10 3a10 	vmov	r3, s0
 8024f72:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8024f76:	3a19      	subs	r2, #25
 8024f78:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8024f7c:	4288      	cmp	r0, r1
 8024f7e:	dd15      	ble.n	8024fac <scalbnf+0x68>
 8024f80:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 8024ffc <scalbnf+0xb8>
 8024f84:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8025000 <scalbnf+0xbc>
 8024f88:	ee10 3a10 	vmov	r3, s0
 8024f8c:	eeb0 7a67 	vmov.f32	s14, s15
 8024f90:	2b00      	cmp	r3, #0
 8024f92:	bfb8      	it	lt
 8024f94:	eef0 7a66 	vmovlt.f32	s15, s13
 8024f98:	ee27 0a87 	vmul.f32	s0, s15, s14
 8024f9c:	4770      	bx	lr
 8024f9e:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8025004 <scalbnf+0xc0>
 8024fa2:	ee27 0a80 	vmul.f32	s0, s15, s0
 8024fa6:	4770      	bx	lr
 8024fa8:	0dd2      	lsrs	r2, r2, #23
 8024faa:	e7e5      	b.n	8024f78 <scalbnf+0x34>
 8024fac:	4410      	add	r0, r2
 8024fae:	28fe      	cmp	r0, #254	@ 0xfe
 8024fb0:	dce6      	bgt.n	8024f80 <scalbnf+0x3c>
 8024fb2:	2800      	cmp	r0, #0
 8024fb4:	dd06      	ble.n	8024fc4 <scalbnf+0x80>
 8024fb6:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8024fba:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8024fbe:	ee00 3a10 	vmov	s0, r3
 8024fc2:	4770      	bx	lr
 8024fc4:	f110 0f16 	cmn.w	r0, #22
 8024fc8:	da09      	bge.n	8024fde <scalbnf+0x9a>
 8024fca:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 8025004 <scalbnf+0xc0>
 8024fce:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8025008 <scalbnf+0xc4>
 8024fd2:	ee10 3a10 	vmov	r3, s0
 8024fd6:	eeb0 7a67 	vmov.f32	s14, s15
 8024fda:	2b00      	cmp	r3, #0
 8024fdc:	e7d9      	b.n	8024f92 <scalbnf+0x4e>
 8024fde:	3019      	adds	r0, #25
 8024fe0:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8024fe4:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8024fe8:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 802500c <scalbnf+0xc8>
 8024fec:	ee07 3a90 	vmov	s15, r3
 8024ff0:	e7d7      	b.n	8024fa2 <scalbnf+0x5e>
 8024ff2:	bf00      	nop
 8024ff4:	ffff3cb0 	.word	0xffff3cb0
 8024ff8:	4c000000 	.word	0x4c000000
 8024ffc:	7149f2ca 	.word	0x7149f2ca
 8025000:	f149f2ca 	.word	0xf149f2ca
 8025004:	0da24260 	.word	0x0da24260
 8025008:	8da24260 	.word	0x8da24260
 802500c:	33000000 	.word	0x33000000

08025010 <floor>:
 8025010:	ec51 0b10 	vmov	r0, r1, d0
 8025014:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8025018:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 802501c:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 8025020:	2e13      	cmp	r6, #19
 8025022:	460c      	mov	r4, r1
 8025024:	4605      	mov	r5, r0
 8025026:	4680      	mov	r8, r0
 8025028:	dc34      	bgt.n	8025094 <floor+0x84>
 802502a:	2e00      	cmp	r6, #0
 802502c:	da17      	bge.n	802505e <floor+0x4e>
 802502e:	a332      	add	r3, pc, #200	@ (adr r3, 80250f8 <floor+0xe8>)
 8025030:	e9d3 2300 	ldrd	r2, r3, [r3]
 8025034:	f7db fa60 	bl	80004f8 <__adddf3>
 8025038:	2200      	movs	r2, #0
 802503a:	2300      	movs	r3, #0
 802503c:	f7db fea2 	bl	8000d84 <__aeabi_dcmpgt>
 8025040:	b150      	cbz	r0, 8025058 <floor+0x48>
 8025042:	2c00      	cmp	r4, #0
 8025044:	da55      	bge.n	80250f2 <floor+0xe2>
 8025046:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 802504a:	432c      	orrs	r4, r5
 802504c:	2500      	movs	r5, #0
 802504e:	42ac      	cmp	r4, r5
 8025050:	4c2b      	ldr	r4, [pc, #172]	@ (8025100 <floor+0xf0>)
 8025052:	bf08      	it	eq
 8025054:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 8025058:	4621      	mov	r1, r4
 802505a:	4628      	mov	r0, r5
 802505c:	e023      	b.n	80250a6 <floor+0x96>
 802505e:	4f29      	ldr	r7, [pc, #164]	@ (8025104 <floor+0xf4>)
 8025060:	4137      	asrs	r7, r6
 8025062:	ea01 0307 	and.w	r3, r1, r7
 8025066:	4303      	orrs	r3, r0
 8025068:	d01d      	beq.n	80250a6 <floor+0x96>
 802506a:	a323      	add	r3, pc, #140	@ (adr r3, 80250f8 <floor+0xe8>)
 802506c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8025070:	f7db fa42 	bl	80004f8 <__adddf3>
 8025074:	2200      	movs	r2, #0
 8025076:	2300      	movs	r3, #0
 8025078:	f7db fe84 	bl	8000d84 <__aeabi_dcmpgt>
 802507c:	2800      	cmp	r0, #0
 802507e:	d0eb      	beq.n	8025058 <floor+0x48>
 8025080:	2c00      	cmp	r4, #0
 8025082:	bfbe      	ittt	lt
 8025084:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 8025088:	4133      	asrlt	r3, r6
 802508a:	18e4      	addlt	r4, r4, r3
 802508c:	ea24 0407 	bic.w	r4, r4, r7
 8025090:	2500      	movs	r5, #0
 8025092:	e7e1      	b.n	8025058 <floor+0x48>
 8025094:	2e33      	cmp	r6, #51	@ 0x33
 8025096:	dd0a      	ble.n	80250ae <floor+0x9e>
 8025098:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 802509c:	d103      	bne.n	80250a6 <floor+0x96>
 802509e:	4602      	mov	r2, r0
 80250a0:	460b      	mov	r3, r1
 80250a2:	f7db fa29 	bl	80004f8 <__adddf3>
 80250a6:	ec41 0b10 	vmov	d0, r0, r1
 80250aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80250ae:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 80250b2:	f04f 37ff 	mov.w	r7, #4294967295
 80250b6:	40df      	lsrs	r7, r3
 80250b8:	4207      	tst	r7, r0
 80250ba:	d0f4      	beq.n	80250a6 <floor+0x96>
 80250bc:	a30e      	add	r3, pc, #56	@ (adr r3, 80250f8 <floor+0xe8>)
 80250be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80250c2:	f7db fa19 	bl	80004f8 <__adddf3>
 80250c6:	2200      	movs	r2, #0
 80250c8:	2300      	movs	r3, #0
 80250ca:	f7db fe5b 	bl	8000d84 <__aeabi_dcmpgt>
 80250ce:	2800      	cmp	r0, #0
 80250d0:	d0c2      	beq.n	8025058 <floor+0x48>
 80250d2:	2c00      	cmp	r4, #0
 80250d4:	da0a      	bge.n	80250ec <floor+0xdc>
 80250d6:	2e14      	cmp	r6, #20
 80250d8:	d101      	bne.n	80250de <floor+0xce>
 80250da:	3401      	adds	r4, #1
 80250dc:	e006      	b.n	80250ec <floor+0xdc>
 80250de:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 80250e2:	2301      	movs	r3, #1
 80250e4:	40b3      	lsls	r3, r6
 80250e6:	441d      	add	r5, r3
 80250e8:	4545      	cmp	r5, r8
 80250ea:	d3f6      	bcc.n	80250da <floor+0xca>
 80250ec:	ea25 0507 	bic.w	r5, r5, r7
 80250f0:	e7b2      	b.n	8025058 <floor+0x48>
 80250f2:	2500      	movs	r5, #0
 80250f4:	462c      	mov	r4, r5
 80250f6:	e7af      	b.n	8025058 <floor+0x48>
 80250f8:	8800759c 	.word	0x8800759c
 80250fc:	7e37e43c 	.word	0x7e37e43c
 8025100:	bff00000 	.word	0xbff00000
 8025104:	000fffff 	.word	0x000fffff

08025108 <floorf>:
 8025108:	ee10 3a10 	vmov	r3, s0
 802510c:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8025110:	3a7f      	subs	r2, #127	@ 0x7f
 8025112:	2a16      	cmp	r2, #22
 8025114:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8025118:	dc2b      	bgt.n	8025172 <floorf+0x6a>
 802511a:	2a00      	cmp	r2, #0
 802511c:	da12      	bge.n	8025144 <floorf+0x3c>
 802511e:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8025184 <floorf+0x7c>
 8025122:	ee30 0a27 	vadd.f32	s0, s0, s15
 8025126:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 802512a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 802512e:	dd06      	ble.n	802513e <floorf+0x36>
 8025130:	2b00      	cmp	r3, #0
 8025132:	da24      	bge.n	802517e <floorf+0x76>
 8025134:	2900      	cmp	r1, #0
 8025136:	4b14      	ldr	r3, [pc, #80]	@ (8025188 <floorf+0x80>)
 8025138:	bf08      	it	eq
 802513a:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 802513e:	ee00 3a10 	vmov	s0, r3
 8025142:	4770      	bx	lr
 8025144:	4911      	ldr	r1, [pc, #68]	@ (802518c <floorf+0x84>)
 8025146:	4111      	asrs	r1, r2
 8025148:	420b      	tst	r3, r1
 802514a:	d0fa      	beq.n	8025142 <floorf+0x3a>
 802514c:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 8025184 <floorf+0x7c>
 8025150:	ee30 0a27 	vadd.f32	s0, s0, s15
 8025154:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8025158:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 802515c:	ddef      	ble.n	802513e <floorf+0x36>
 802515e:	2b00      	cmp	r3, #0
 8025160:	bfbe      	ittt	lt
 8025162:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 8025166:	fa40 f202 	asrlt.w	r2, r0, r2
 802516a:	189b      	addlt	r3, r3, r2
 802516c:	ea23 0301 	bic.w	r3, r3, r1
 8025170:	e7e5      	b.n	802513e <floorf+0x36>
 8025172:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8025176:	d3e4      	bcc.n	8025142 <floorf+0x3a>
 8025178:	ee30 0a00 	vadd.f32	s0, s0, s0
 802517c:	4770      	bx	lr
 802517e:	2300      	movs	r3, #0
 8025180:	e7dd      	b.n	802513e <floorf+0x36>
 8025182:	bf00      	nop
 8025184:	7149f2ca 	.word	0x7149f2ca
 8025188:	bf800000 	.word	0xbf800000
 802518c:	007fffff 	.word	0x007fffff

08025190 <__EH_FRAME_BEGIN__>:
 8025190:	00000000                                ....

08025194 <_init>:
 8025194:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8025196:	bf00      	nop
 8025198:	bcf8      	pop	{r3, r4, r5, r6, r7}
 802519a:	bc08      	pop	{r3}
 802519c:	469e      	mov	lr, r3
 802519e:	4770      	bx	lr

080251a0 <_fini>:
 80251a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80251a2:	bf00      	nop
 80251a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80251a6:	bc08      	pop	{r3}
 80251a8:	469e      	mov	lr, r3
 80251aa:	4770      	bx	lr

Disassembly of section .data:

20000000 <__dso_handle>:
20000000:	0000 0000                                   ....

20000004 <environ>:
20000004:	0d18 2000                                   ... 

20000008 <SystemCoreClock>:
20000008:	2400 00f4                                   .$..

2000000c <uwTickPrio>:
2000000c:	0010 0000                                   ....

20000010 <uwTickFreq>:
20000010:	0001 0000 0000 0000                         ........

20000018 <ADE9000>:
	...
20000028:	0001 0000 0000 0000 0000 0000 0000 0000     ................
20000038:	0002 0000 0000 0000 0000 0000 0000 0000     ................
20000048:	0003 0000 0000 0000 0000 0000 0000 0000     ................
20000058:	0004 0000 0000 0000 0000 0000 0000 0000     ................
20000068:	0005 0000 0000 0000 0000 0000 0000 0000     ................
	...
200000c8:	000b 0000 0000 0000 0000 0000 0000 0000     ................
	...
20000128:	0212 0000 0000 0000 0000 0000 0000 0000     ................
	...
200001b8:	021b 0000 0000 0000 0000 0000 0000 0000     ................
200001c8:	021c 0000 0000 0000 0000 0000 0000 0000     ................
200001d8:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
200001e8:	0021 0000 0000 0000 0000 0000 0000 0000     !...............
200001f8:	0022 0000 0000 0000 0000 0000 0000 0000     "...............
20000208:	0023 0000 0000 0000 0000 0000 0000 0000     #...............
20000218:	0024 0000 0000 0000 0000 0000 0000 0000     $...............
20000228:	0025 0000 0000 0000 0000 0000 0000 0000     %...............
	...
20000288:	002b 0000 0000 0000 0000 0000 0000 0000     +...............
	...
200002e8:	0232 0000 0000 0000 0000 0000 0000 0000     2...............
	...
20000378:	023b 0000 0000 0000 0000 0000 0000 0000     ;...............
20000388:	023c 0000 0000 0000 0000 0000 0000 0000     <...............
20000398:	0040 0000 0000 0000 0000 0000 0000 0000     @...............
200003a8:	0041 0000 0000 0000 0000 0000 0000 0000     A...............
200003b8:	0042 0000 0000 0000 0000 0000 0000 0000     B...............
200003c8:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
200003d8:	0044 0000 0000 0000 0000 0000 0000 0000     D...............
200003e8:	0045 0000 0000 0000 0000 0000 0000 0000     E...............
	...
20000448:	004b 0000 0000 0000 0000 0000 0000 0000     K...............
	...
200004a8:	0252 0000 0000 0000 0000 0000 0000 0000     R...............
	...
20000538:	025b 0000 0000 0000 0000 0000 0000 0000     [...............
20000548:	025c 0000 0000 0000 0000 0000 0000 0000     \...............
20000558:	020c 0000 0000 0000 0000 0000 0000 0000     ................
20000568:	022c 0000 0000 0000 0000 0000 0000 0000     ,...............
20000578:	024c 0000 0000 0000 0000 0000 0000 0000     L...............
20000588:	020d 0000 0000 0000 0000 0000 0000 0000     ................
20000598:	022d 0000 0000 0000 0000 0000 0000 0000     -...............
200005a8:	024d 0000 0000 0000 0000 0000 0000 0000     M...............
200005b8:	020e 0000 0000 0000 0000 0000 0000 0000     ................
200005c8:	022e 0000 0000 0000 0000 0000 0000 0000     ................
200005d8:	024e 0000 0000 0000 0000 0000 0000 0000     N...............
200005e8:	020f 0000 0000 0000 0000 0000 0000 0000     ................
200005f8:	022f 0000 0000 0000 0000 0000 0000 0000     /...............
20000608:	024f 0000 0000 0000 0000 0000 0000 0000     O...............
20000618:	0210 0000 0000 0000 0000 0000 0000 0000     ................
20000628:	0230 0000 0000 0000 0000 0000 0000 0000     0...............
20000638:	0250 0000 0000 0000 0000 0000 0000 0000     P...............
20000648:	0211 0000 0000 0000 0000 0000 0000 0000     ................
20000658:	0231 0000 0000 0000 0000 0000 0000 0000     1...............
20000668:	0251 0000 0000 0000 0000 0000 0000 0000     Q...............
	...
20000738:	0216 0000 0000 0000 0000 0000 0000 0000     ................
20000748:	0217 0000 0000 0000 0000 0000 0000 0000     ................
20000758:	0218 0000 0000 0000 0000 0000 0000 0000     ................
20000768:	0236 0000 0000 0000 0000 0000 0000 0000     6...............
20000778:	0237 0000 0000 0000 0000 0000 0000 0000     7...............
20000788:	0238 0000 0000 0000 0000 0000 0000 0000     8...............
20000798:	0256 0000 0000 0000 0000 0000 0000 0000     V...............
200007a8:	0257 0000 0000 0000 0000 0000 0000 0000     W...............
200007b8:	0258 0000 0000 0000 0000 0000 0000 0000     X...............
	...
20000858:	0400 0000 0000 0000 0000 0000 0000 0000     ................
20000868:	0401 0000 0000 0000 0000 0000 0000 0000     ................
20000878:	0418 0000 0000 0000 0000 0000 0000 0000     ................
20000888:	0419 0000 0000 0000 0000 0000 0000 0000     ................
20000898:	041a 0000 0000 0000 0000 0000 0000 0000     ................
200008a8:	041b 0000 0000 0000 0000 0000 0000 0000     ................
200008b8:	0482 0000 0000 0000 0000 0000 0000 0000     ................
200008c8:	0483 0000 0000 0000 0000 0000 0000 0000     ................
200008d8:	0484 0000 0000 0000 0000 0000 0000 0000     ................
200008e8:	0485 0000 0000 0000 0000 0000 0000 0000     ................
200008f8:	0486 0000 0000 0000 0000 0000 0000 0000     ................
20000908:	0487 0000 0000 0000 0000 0000 0000 0000     ................
20000918:	0488 0000 0000 0000 0000 0000 0000 0000     ................
20000928:	0489 0000 0000 0000 0000 0000 0000 0000     ................
20000938:	048a 0000 0000 0000 0000 0000 0000 0000     ................
	...
20000958:	0480 0000 0000 0000 0000 0000 0000 0000     ................
20000968:	04fe 0000 0000 0000 0000 0000 0000 0000     ................
20000978:	0492 0000 0000 0000 0000 0000 0000 0000     ................
20000988:	04b0 0000 0000 0000 0000 0000 0000 0000     ................
	...
200009a8:	0493 0000 0000 0000 0000 0000 0000 0000     ................
	...

20000a58 <divRatio>:
20000a58:	0000 0000 f800 408e                         .......@

20000a60 <ADE_Q27>:
20000a60:	0000 0000 0000 41a0                         .......A

20000a68 <ADE_Q27_INV>:
20000a68:	0000 0000 0000 3e40                         ......@>

20000a70 <ANGLE_GAIN_60Hz>:
20000a70:	cccd 3cac                                   ...<

20000a74 <ANGLE_GAIN_50Hz>:
20000a74:	0000 3c90                                   ...<

20000a78 <Offset_ANGLE_1>:
20000a78:	0000 c1f0 0000 0000                         ........

20000a80 <Theta_B_Gain>:
20000a80:	0000 0000 0000 3ff0                         .......?

20000a88 <Init_EEP>:
20000a88:	0001 0000 0000 0000                         ........

20000a90 <BURDEN_OHM>:
20000a90:	49ba 020c 872b 3fa6                         .I..+..?

20000a98 <hour_Const>:
20000a98:	bcdf 789a 3456 3f32                         ...xV42?

20000aa0 <current_addr>:
20000aa0:	0080 0000                                   ....

20000aa4 <last_written_addr>:
20000aa4:	0080 0000                                   ....

20000aa8 <ez_u8MultiReadingCount>:
20000aa8:	0080 0000                                   ....

20000aac <Firmware_year>:
20000aac:	0019 0000                                   ....

20000ab0 <Firmware_mon>:
20000ab0:	000b 0000                                   ....

20000ab4 <Firmware_date>:
20000ab4:	0004 0000                                   ....

20000ab8 <Firmware_Version>:
20000ab8:	0064 0000                                   d...

20000abc <HMI_ID>:
20000abc:	0001 0000                                   ....

20000ac0 <__sglue>:
20000ac0:	0000 0000 0003 0000 3128 2000               ........(1. 

20000acc <_impure_ptr>:
20000acc:	0ad0 2000                                   ... 

20000ad0 <_impure_data>:
20000ad0:	0000 0000 3128 2000 3190 2000 31f8 2000     ....(1. .1. .1. 
	...

20000b1c <HAL_FLASHEx_StopFlashInterfaceClk>:
  * @note  This mode couldn't be set while executing with the flash itself.
  *        It should be done with specific routine executed from RAM.
  * @retval HAL status
  */
__RAM_FUNC HAL_StatusTypeDef HAL_FLASHEx_StopFlashInterfaceClk(void)
{
20000b1c:	b480      	push	{r7}
20000b1e:	b083      	sub	sp, #12
20000b20:	af00      	add	r7, sp, #0
  /* Enable Power ctrl clock */
  __HAL_RCC_PWR_CLK_ENABLE();
20000b22:	2300      	movs	r3, #0
20000b24:	607b      	str	r3, [r7, #4]
20000b26:	4b0c      	ldr	r3, [pc, #48]	@ (20000b58 <HAL_FLASHEx_StopFlashInterfaceClk+0x3c>)
20000b28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
20000b2a:	4a0b      	ldr	r2, [pc, #44]	@ (20000b58 <HAL_FLASHEx_StopFlashInterfaceClk+0x3c>)
20000b2c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
20000b30:	6413      	str	r3, [r2, #64]	@ 0x40
20000b32:	4b09      	ldr	r3, [pc, #36]	@ (20000b58 <HAL_FLASHEx_StopFlashInterfaceClk+0x3c>)
20000b34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
20000b36:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
20000b3a:	607b      	str	r3, [r7, #4]
20000b3c:	687b      	ldr	r3, [r7, #4]
  /* Stop the flash interface while System Run */
  SET_BIT(PWR->CR, PWR_CR_FISSR);
20000b3e:	4b07      	ldr	r3, [pc, #28]	@ (20000b5c <HAL_FLASHEx_StopFlashInterfaceClk+0x40>)
20000b40:	681b      	ldr	r3, [r3, #0]
20000b42:	4a06      	ldr	r2, [pc, #24]	@ (20000b5c <HAL_FLASHEx_StopFlashInterfaceClk+0x40>)
20000b44:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
20000b48:	6013      	str	r3, [r2, #0]

  return HAL_OK;
20000b4a:	2300      	movs	r3, #0
}
20000b4c:	4618      	mov	r0, r3
20000b4e:	370c      	adds	r7, #12
20000b50:	46bd      	mov	sp, r7
20000b52:	f85d 7b04 	ldr.w	r7, [sp], #4
20000b56:	4770      	bx	lr
20000b58:	40023800 	.word	0x40023800
20000b5c:	40007000 	.word	0x40007000

20000b60 <HAL_FLASHEx_StartFlashInterfaceClk>:
  * @note  This mode couldn't be set while executing with the flash itself.
  *        It should be done with specific routine executed from RAM.
  * @retval HAL status
  */
__RAM_FUNC HAL_StatusTypeDef HAL_FLASHEx_StartFlashInterfaceClk(void)
{
20000b60:	b480      	push	{r7}
20000b62:	b083      	sub	sp, #12
20000b64:	af00      	add	r7, sp, #0
  /* Enable Power ctrl clock */
  __HAL_RCC_PWR_CLK_ENABLE();
20000b66:	2300      	movs	r3, #0
20000b68:	607b      	str	r3, [r7, #4]
20000b6a:	4b0c      	ldr	r3, [pc, #48]	@ (20000b9c <HAL_FLASHEx_StartFlashInterfaceClk+0x3c>)
20000b6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
20000b6e:	4a0b      	ldr	r2, [pc, #44]	@ (20000b9c <HAL_FLASHEx_StartFlashInterfaceClk+0x3c>)
20000b70:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
20000b74:	6413      	str	r3, [r2, #64]	@ 0x40
20000b76:	4b09      	ldr	r3, [pc, #36]	@ (20000b9c <HAL_FLASHEx_StartFlashInterfaceClk+0x3c>)
20000b78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
20000b7a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
20000b7e:	607b      	str	r3, [r7, #4]
20000b80:	687b      	ldr	r3, [r7, #4]
  /* Start the flash interface while System Run */
  CLEAR_BIT(PWR->CR, PWR_CR_FISSR);
20000b82:	4b07      	ldr	r3, [pc, #28]	@ (20000ba0 <HAL_FLASHEx_StartFlashInterfaceClk+0x40>)
20000b84:	681b      	ldr	r3, [r3, #0]
20000b86:	4a06      	ldr	r2, [pc, #24]	@ (20000ba0 <HAL_FLASHEx_StartFlashInterfaceClk+0x40>)
20000b88:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
20000b8c:	6013      	str	r3, [r2, #0]

  return HAL_OK;
20000b8e:	2300      	movs	r3, #0
}
20000b90:	4618      	mov	r0, r3
20000b92:	370c      	adds	r7, #12
20000b94:	46bd      	mov	sp, r7
20000b96:	f85d 7b04 	ldr.w	r7, [sp], #4
20000b9a:	4770      	bx	lr
20000b9c:	40023800 	.word	0x40023800
20000ba0:	40007000 	.word	0x40007000

20000ba4 <HAL_FLASHEx_EnableFlashSleepMode>:
  * @note  This mode could n't be set while executing with the flash itself.
  *        It should be done with specific routine executed from RAM.
  * @retval HAL status
  */
__RAM_FUNC HAL_StatusTypeDef HAL_FLASHEx_EnableFlashSleepMode(void)
{
20000ba4:	b480      	push	{r7}
20000ba6:	b083      	sub	sp, #12
20000ba8:	af00      	add	r7, sp, #0
  /* Enable Power ctrl clock */
  __HAL_RCC_PWR_CLK_ENABLE();
20000baa:	2300      	movs	r3, #0
20000bac:	607b      	str	r3, [r7, #4]
20000bae:	4b0c      	ldr	r3, [pc, #48]	@ (20000be0 <HAL_FLASHEx_EnableFlashSleepMode+0x3c>)
20000bb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
20000bb2:	4a0b      	ldr	r2, [pc, #44]	@ (20000be0 <HAL_FLASHEx_EnableFlashSleepMode+0x3c>)
20000bb4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
20000bb8:	6413      	str	r3, [r2, #64]	@ 0x40
20000bba:	4b09      	ldr	r3, [pc, #36]	@ (20000be0 <HAL_FLASHEx_EnableFlashSleepMode+0x3c>)
20000bbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
20000bbe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
20000bc2:	607b      	str	r3, [r7, #4]
20000bc4:	687b      	ldr	r3, [r7, #4]
  /* Enable the flash sleep while System Run */
  SET_BIT(PWR->CR, PWR_CR_FMSSR);
20000bc6:	4b07      	ldr	r3, [pc, #28]	@ (20000be4 <HAL_FLASHEx_EnableFlashSleepMode+0x40>)
20000bc8:	681b      	ldr	r3, [r3, #0]
20000bca:	4a06      	ldr	r2, [pc, #24]	@ (20000be4 <HAL_FLASHEx_EnableFlashSleepMode+0x40>)
20000bcc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
20000bd0:	6013      	str	r3, [r2, #0]

  return HAL_OK;
20000bd2:	2300      	movs	r3, #0
}
20000bd4:	4618      	mov	r0, r3
20000bd6:	370c      	adds	r7, #12
20000bd8:	46bd      	mov	sp, r7
20000bda:	f85d 7b04 	ldr.w	r7, [sp], #4
20000bde:	4770      	bx	lr
20000be0:	40023800 	.word	0x40023800
20000be4:	40007000 	.word	0x40007000

20000be8 <HAL_FLASHEx_DisableFlashSleepMode>:
  * @note  This mode couldn't be set while executing with the flash itself.
  *        It should be done with specific routine executed from RAM.
  * @retval HAL status
  */
__RAM_FUNC HAL_StatusTypeDef HAL_FLASHEx_DisableFlashSleepMode(void)
{
20000be8:	b480      	push	{r7}
20000bea:	b083      	sub	sp, #12
20000bec:	af00      	add	r7, sp, #0
  /* Enable Power ctrl clock */
  __HAL_RCC_PWR_CLK_ENABLE();
20000bee:	2300      	movs	r3, #0
20000bf0:	607b      	str	r3, [r7, #4]
20000bf2:	4b0c      	ldr	r3, [pc, #48]	@ (20000c24 <HAL_FLASHEx_DisableFlashSleepMode+0x3c>)
20000bf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
20000bf6:	4a0b      	ldr	r2, [pc, #44]	@ (20000c24 <HAL_FLASHEx_DisableFlashSleepMode+0x3c>)
20000bf8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
20000bfc:	6413      	str	r3, [r2, #64]	@ 0x40
20000bfe:	4b09      	ldr	r3, [pc, #36]	@ (20000c24 <HAL_FLASHEx_DisableFlashSleepMode+0x3c>)
20000c00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
20000c02:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
20000c06:	607b      	str	r3, [r7, #4]
20000c08:	687b      	ldr	r3, [r7, #4]
  /* Disable the flash sleep while System Run */
  CLEAR_BIT(PWR->CR, PWR_CR_FMSSR);
20000c0a:	4b07      	ldr	r3, [pc, #28]	@ (20000c28 <HAL_FLASHEx_DisableFlashSleepMode+0x40>)
20000c0c:	681b      	ldr	r3, [r3, #0]
20000c0e:	4a06      	ldr	r2, [pc, #24]	@ (20000c28 <HAL_FLASHEx_DisableFlashSleepMode+0x40>)
20000c10:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
20000c14:	6013      	str	r3, [r2, #0]

  return HAL_OK;
20000c16:	2300      	movs	r3, #0
}
20000c18:	4618      	mov	r0, r3
20000c1a:	370c      	adds	r7, #12
20000c1c:	46bd      	mov	sp, r7
20000c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
20000c22:	4770      	bx	lr
20000c24:	40023800 	.word	0x40023800
20000c28:	40007000 	.word	0x40007000
