0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/8224201/Desktop/Lab1/Lab_1/Lab_1.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/8224201/Desktop/Lab1/Lab_1/Lab_1.srcs/sim_1/new/tb_fulladder32.sv,1707903687,systemVerilog,,,,tb_fulladder32,,,,,,,,
C:/Users/8224201/Desktop/Lab1/Lab_1/Lab_1.srcs/sources_1/new/alu_riscv.sv,1709032590,systemVerilog,,C:/Users/8224201/Desktop/Lab1/Lab_1/Lab_1.srcs/sources_1/new/fulladder.sv,,alu_riscv,,,,,,,,
C:/Users/8224201/Desktop/Lab1/Lab_1/Lab_1.srcs/sources_1/new/data_mem.sv,1710243525,systemVerilog,,C:/Users/8224201/Desktop/Lab3_MPSIS/Lab3_board_files/tb_data_mem.sv,,data_mem,,,,,,,,
C:/Users/8224201/Desktop/Lab1/Lab_1/Lab_1.srcs/sources_1/new/fulladder.sv,1707925142,systemVerilog,,C:/Users/8224201/Desktop/Lab1/Lab_1/Lab_1.srcs/sources_1/new/fulladder32.sv,,fulladder,,,,,,,,
C:/Users/8224201/Desktop/Lab1/Lab_1/Lab_1.srcs/sources_1/new/fulladder32.sv,1709029850,systemVerilog,,C:/Users/8224201/Downloads/tb_alu.sv,,fulladder32,,,,,,,,
C:/Users/8224201/Desktop/Lab1/Lab_1/Lab_1.srcs/sources_1/new/instr_mem.sv,1710240654,systemVerilog,,C:/Users/8224201/Desktop/Lab3_MPSIS/Lab3_board_files/tb_instr_mem.sv,,instr_mem,,,,,,,,
C:/Users/8224201/Desktop/Lab1/Lab_1/Lab_1.srcs/sources_1/new/rf_riscv.sv,1710240012,systemVerilog,,C:/Users/8224201/Desktop/Lab3_MPSIS/Lab3_board_files/nexys_rf_riscv.sv,,rf_riscv,,,,,,,,
C:/Users/8224201/Desktop/Lab3_MPSIS/Lab3_board_files/tb_data_mem.sv,1710237257,systemVerilog,,,,tb_data_mem,,,,,,,,
C:/Users/8224201/Desktop/Lab3_MPSIS/Lab3_board_files/tb_instr_mem.sv,1710237257,systemVerilog,,,,instr_mem_ref;tb_instr_mem,,,,,,,,
C:/Users/8224201/Desktop/Lab3_MPSIS/Lab3_board_files/tb_rf_riscv.sv,1710237257,systemVerilog,,,,rf_riscv_ref;tb_rf_riscv,,,,,,,,
