
AVRASM ver. 2.2.7  C:\Users\marti\Desktop\2019-1c-trabajo-practico-inclinador-de-vaso-master\codigo\shiva\main.asm Sat Jun 22 02:55:14 2019

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.2.209\avrasm\inc\m328pdef.inc'
C:\Users\marti\Desktop\2019-1c-trabajo-practico-inclinador-de-vaso-master\codigo\shiva\main.asm(12): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.2.209\avrasm\inc\m328pdef.inc'
C:\Users\marti\Desktop\2019-1c-trabajo-practico-inclinador-de-vaso-master\codigo\shiva\main.asm(13): Including file 'C:\Users\marti\Desktop\2019-1c-trabajo-practico-inclinador-de-vaso-master\codigo\shiva\hx711.inc'
C:\Users\marti\Desktop\2019-1c-trabajo-practico-inclinador-de-vaso-master\codigo\shiva\main.asm(14): Including file 'C:\Users\marti\Desktop\2019-1c-trabajo-practico-inclinador-de-vaso-master\codigo\shiva\input.inc'
C:\Users\marti\Desktop\2019-1c-trabajo-practico-inclinador-de-vaso-master\codigo\shiva\main.asm(15): Including file 'C:\Users\marti\Desktop\2019-1c-trabajo-practico-inclinador-de-vaso-master\codigo\shiva\configuracion.inc'
C:\Users\marti\Desktop\2019-1c-trabajo-practico-inclinador-de-vaso-master\codigo\shiva\main.asm(16): Including file 'C:\Users\marti\Desktop\2019-1c-trabajo-practico-inclinador-de-vaso-master\codigo\shiva\output.inc'
C:\Users\marti\Desktop\2019-1c-trabajo-practico-inclinador-de-vaso-master\codigo\shiva\main.asm(19): Including file 'C:\Users\marti\Desktop\2019-1c-trabajo-practico-inclinador-de-vaso-master\codigo\shiva\hx711.asm'
C:\Users\marti\Desktop\2019-1c-trabajo-practico-inclinador-de-vaso-master\codigo\shiva\main.asm(20): Including file 'C:\Users\marti\Desktop\2019-1c-trabajo-practico-inclinador-de-vaso-master\codigo\shiva\configuracion.asm'
C:\Users\marti\Desktop\2019-1c-trabajo-practico-inclinador-de-vaso-master\codigo\shiva\main.asm(21): Including file 'C:\Users\marti\Desktop\2019-1c-trabajo-practico-inclinador-de-vaso-master\codigo\shiva\input.asm'
C:\Users\marti\Desktop\2019-1c-trabajo-practico-inclinador-de-vaso-master\codigo\shiva\main.asm(22): Including file 'C:\Users\marti\Desktop\2019-1c-trabajo-practico-inclinador-de-vaso-master\codigo\shiva\output.asm'
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.2.209\avrasm\inc\m328pdef.inc'
C:\Users\marti\Desktop\2019-1c-trabajo-practico-inclinador-de-vaso-master\codigo\shiva\main.asm(12): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.2.209\avrasm\inc\m328pdef.inc'
C:\Users\marti\Desktop\2019-1c-trabajo-practico-inclinador-de-vaso-master\codigo\shiva\main.asm(13): Including file 'C:\Users\marti\Desktop\2019-1c-trabajo-practico-inclinador-de-vaso-master\codigo\shiva\hx711.inc'
C:\Users\marti\Desktop\2019-1c-trabajo-practico-inclinador-de-vaso-master\codigo\shiva\main.asm(14): Including file 'C:\Users\marti\Desktop\2019-1c-trabajo-practico-inclinador-de-vaso-master\codigo\shiva\input.inc'
C:\Users\marti\Desktop\2019-1c-trabajo-practico-inclinador-de-vaso-master\codigo\shiva\main.asm(15): Including file 'C:\Users\marti\Desktop\2019-1c-trabajo-practico-inclinador-de-vaso-master\codigo\shiva\configuracion.inc'
C:\Users\marti\Desktop\2019-1c-trabajo-practico-inclinador-de-vaso-master\codigo\shiva\main.asm(16): Including file 'C:\Users\marti\Desktop\2019-1c-trabajo-practico-inclinador-de-vaso-master\codigo\shiva\output.inc'
C:\Users\marti\Desktop\2019-1c-trabajo-practico-inclinador-de-vaso-master\codigo\shiva\main.asm(19): Including file 'C:\Users\marti\Desktop\2019-1c-trabajo-practico-inclinador-de-vaso-master\codigo\shiva\hx711.asm'
C:\Users\marti\Desktop\2019-1c-trabajo-practico-inclinador-de-vaso-master\codigo\shiva\main.asm(20): Including file 'C:\Users\marti\Desktop\2019-1c-trabajo-practico-inclinador-de-vaso-master\codigo\shiva\configuracion.asm'
C:\Users\marti\Desktop\2019-1c-trabajo-practico-inclinador-de-vaso-master\codigo\shiva\main.asm(21): Including file 'C:\Users\marti\Desktop\2019-1c-trabajo-practico-inclinador-de-vaso-master\codigo\shiva\input.asm'
C:\Users\marti\Desktop\2019-1c-trabajo-practico-inclinador-de-vaso-master\codigo\shiva\main.asm(22): Including file 'C:\Users\marti\Desktop\2019-1c-trabajo-practico-inclinador-de-vaso-master\codigo\shiva\output.asm'
                                 
                                 ;-------------------------------------------------------------------------
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #define _M328PDEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega328P
                                 #pragma AVRPART ADMIN PART_NAME ATmega328P
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x95
                                 .equ	SIGNATURE_002	= 0x0f
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2E
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	UDR0	= 0xc6	; MEMORY MAPPED
                                 .equ	UBRR0L	= 0xc4	; MEMORY MAPPED
                                 .equ	UBRR0H	= 0xc5	; MEMORY MAPPED
                                 .equ	UCSR0C	= 0xc2	; MEMORY MAPPED
                                 .equ	UCSR0B	= 0xc1	; MEMORY MAPPED
                                 .equ	UCSR0A	= 0xc0	; MEMORY MAPPED
                                 .equ	TWAMR	= 0xbd	; MEMORY MAPPED
                                 .equ	TWCR	= 0xbc	; MEMORY MAPPED
                                 .equ	TWDR	= 0xbb	; MEMORY MAPPED
                                 .equ	TWAR	= 0xba	; MEMORY MAPPED
                                 .equ	TWSR	= 0xb9	; MEMORY MAPPED
                                 .equ	TWBR	= 0xb8	; MEMORY MAPPED
                                 .equ	ASSR	= 0xb6	; MEMORY MAPPED
                                 .equ	OCR2B	= 0xb4	; MEMORY MAPPED
                                 .equ	OCR2A	= 0xb3	; MEMORY MAPPED
                                 .equ	TCNT2	= 0xb2	; MEMORY MAPPED
                                 .equ	TCCR2B	= 0xb1	; MEMORY MAPPED
                                 .equ	TCCR2A	= 0xb0	; MEMORY MAPPED
                                 .equ	OCR1BL	= 0x8a	; MEMORY MAPPED
                                 .equ	OCR1BH	= 0x8b	; MEMORY MAPPED
                                 .equ	OCR1AL	= 0x88	; MEMORY MAPPED
                                 .equ	OCR1AH	= 0x89	; MEMORY MAPPED
                                 .equ	ICR1L	= 0x86	; MEMORY MAPPED
                                 .equ	ICR1H	= 0x87	; MEMORY MAPPED
                                 .equ	TCNT1L	= 0x84	; MEMORY MAPPED
                                 .equ	TCNT1H	= 0x85	; MEMORY MAPPED
                                 .equ	TCCR1C	= 0x82	; MEMORY MAPPED
                                 .equ	TCCR1B	= 0x81	; MEMORY MAPPED
                                 .equ	TCCR1A	= 0x80	; MEMORY MAPPED
                                 .equ	DIDR1	= 0x7f	; MEMORY MAPPED
                                 .equ	DIDR0	= 0x7e	; MEMORY MAPPED
                                 .equ	ADMUX	= 0x7c	; MEMORY MAPPED
                                 .equ	ADCSRB	= 0x7b	; MEMORY MAPPED
                                 .equ	ADCSRA	= 0x7a	; MEMORY MAPPED
                                 .equ	ADCH	= 0x79	; MEMORY MAPPED
                                 .equ	ADCL	= 0x78	; MEMORY MAPPED
                                 .equ	TIMSK2	= 0x70	; MEMORY MAPPED
                                 .equ	TIMSK1	= 0x6f	; MEMORY MAPPED
                                 .equ	TIMSK0	= 0x6e	; MEMORY MAPPED
                                 .equ	PCMSK1	= 0x6c	; MEMORY MAPPED
                                 .equ	PCMSK2	= 0x6d	; MEMORY MAPPED
                                 .equ	PCMSK0	= 0x6b	; MEMORY MAPPED
                                 .equ	EICRA	= 0x69	; MEMORY MAPPED
                                 .equ	PCICR	= 0x68	; MEMORY MAPPED
                                 .equ	OSCCAL	= 0x66	; MEMORY MAPPED
                                 .equ	PRR	= 0x64	; MEMORY MAPPED
                                 .equ	CLKPR	= 0x61	; MEMORY MAPPED
                                 .equ	WDTCSR	= 0x60	; MEMORY MAPPED
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	SPMCSR	= 0x37
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUSR	= 0x34
                                 .equ	SMCR	= 0x33
                                 .equ	ACSR	= 0x30
                                 .equ	SPDR	= 0x2e
                                 .equ	SPSR	= 0x2d
                                 .equ	SPCR	= 0x2c
                                 .equ	GPIOR2	= 0x2b
                                 .equ	GPIOR1	= 0x2a
                                 .equ	OCR0B	= 0x28
                                 .equ	OCR0A	= 0x27
                                 .equ	TCNT0	= 0x26
                                 .equ	TCCR0B	= 0x25
                                 .equ	TCCR0A	= 0x24
                                 .equ	GTCCR	= 0x23
                                 .equ	EEARH	= 0x22
                                 .equ	EEARL	= 0x21
                                 .equ	EEDR	= 0x20
                                 .equ	EECR	= 0x1f
                                 .equ	GPIOR0	= 0x1e
                                 .equ	EIMSK	= 0x1d
                                 .equ	EIFR	= 0x1c
                                 .equ	PCIFR	= 0x1b
                                 .equ	TIFR2	= 0x17
                                 .equ	TIFR1	= 0x16
                                 .equ	TIFR0	= 0x15
                                 .equ	PORTD	= 0x0b
                                 .equ	DDRD	= 0x0a
                                 .equ	PIND	= 0x09
                                 .equ	PORTC	= 0x08
                                 .equ	DDRC	= 0x07
                                 .equ	PINC	= 0x06
                                 .equ	PORTB	= 0x05
                                 .equ	DDRB	= 0x04
                                 .equ	PINB	= 0x03
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** USART0 ***********************
                                 ; UDR0 - USART I/O Data Register
                                 .equ	UDR0_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR0_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR0_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR0_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR0_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR0_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR0_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR0_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR0A - USART Control and Status Register A
                                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                                 .equ	U2X0	= 1	; Double the USART transmission speed
                                 .equ	UPE0	= 2	; Parity Error
                                 .equ	DOR0	= 3	; Data overRun
                                 .equ	FE0	= 4	; Framing Error
                                 .equ	UDRE0	= 5	; USART Data Register Empty
                                 .equ	TXC0	= 6	; USART Transmitt Complete
                                 .equ	RXC0	= 7	; USART Receive Complete
                                 
                                 ; UCSR0B - USART Control and Status Register B
                                 .equ	TXB80	= 0	; Transmit Data Bit 8
                                 .equ	RXB80	= 1	; Receive Data Bit 8
                                 .equ	UCSZ02	= 2	; Character Size
                                 .equ	TXEN0	= 3	; Transmitter Enable
                                 .equ	RXEN0	= 4	; Receiver Enable
                                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR0C - USART Control and Status Register C
                                 .equ	UCPOL0	= 0	; Clock Polarity
                                 .equ	UCSZ00	= 1	; Character Size
                                 .equ	UCPHA0	= UCSZ00	; For compatibility
                                 .equ	UCSZ01	= 2	; Character Size
                                 .equ	UDORD0	= UCSZ01	; For compatibility
                                 .equ	USBS0	= 3	; Stop Bit Select
                                 .equ	UPM00	= 4	; Parity Mode Bit 0
                                 .equ	UPM01	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL00	= 6	; USART Mode Select
                                 .equ	UMSEL0	= UMSEL00	; For compatibility
                                 .equ	UMSEL01	= 7	; USART Mode Select
                                 .equ	UMSEL1	= UMSEL01	; For compatibility
                                 
                                 ; UBRR0H - USART Baud Rate Register High Byte
                                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR0L - USART Baud Rate Register Low Byte
                                 .equ	_UBRR0	= 0	; USART Baud Rate Register bit 0
                                 .equ	_UBRR1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** TWI **************************
                                 ; TWAMR - TWI (Slave) Address Mask Register
                                 .equ	TWAM0	= 1	; 
                                 .equ	TWAMR0	= TWAM0	; For compatibility
                                 .equ	TWAM1	= 2	; 
                                 .equ	TWAMR1	= TWAM1	; For compatibility
                                 .equ	TWAM2	= 3	; 
                                 .equ	TWAMR2	= TWAM2	; For compatibility
                                 .equ	TWAM3	= 4	; 
                                 .equ	TWAMR3	= TWAM3	; For compatibility
                                 .equ	TWAM4	= 5	; 
                                 .equ	TWAMR4	= TWAM4	; For compatibility
                                 .equ	TWAM5	= 6	; 
                                 .equ	TWAMR5	= TWAM5	; For compatibility
                                 .equ	TWAM6	= 7	; 
                                 .equ	TWAMR6	= TWAM6	; For compatibility
                                 
                                 ; TWBR - TWI Bit Rate register
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	TWS7	= 7	; TWI Status
                                 
                                 ; TWDR - TWI Data register
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK1 - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE1	= 0	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1A	= 1	; Timer/Counter1 Output CompareA Match Interrupt Enable
                                 .equ	OCIE1B	= 2	; Timer/Counter1 Output CompareB Match Interrupt Enable
                                 .equ	ICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; TIFR1 - Timer/Counter Interrupt Flag register
                                 .equ	TOV1	= 0	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1A	= 1	; Output Compare Flag 1A
                                 .equ	OCF1B	= 2	; Output Compare Flag 1B
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode
                                 .equ	WGM11	= 1	; Waveform Generation Mode
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Comparet Ouput Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 ; TCCR1C - Timer/Counter1 Control Register C
                                 .equ	FOC1B	= 6	; 
                                 .equ	FOC1A	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 .equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TIMSK2 - Timer/Counter Interrupt Mask register
                                 .equ	TOIE2	= 0	; Timer/Counter2 Overflow Interrupt Enable
                                 .equ	TOIE2A	= TOIE2	; For compatibility
                                 .equ	OCIE2A	= 1	; Timer/Counter2 Output Compare Match A Interrupt Enable
                                 .equ	OCIE2B	= 2	; Timer/Counter2 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR2 - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 0	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2A	= 1	; Output Compare Flag 2A
                                 .equ	OCF2B	= 2	; Output Compare Flag 2B
                                 
                                 ; TCCR2A - Timer/Counter2 Control Register A
                                 .equ	WGM20	= 0	; Waveform Genration Mode
                                 .equ	WGM21	= 1	; Waveform Genration Mode
                                 .equ	COM2B0	= 4	; Compare Output Mode bit 0
                                 .equ	COM2B1	= 5	; Compare Output Mode bit 1
                                 .equ	COM2A0	= 6	; Compare Output Mode bit 1
                                 .equ	COM2A1	= 7	; Compare Output Mode bit 1
                                 
                                 ; TCCR2B - Timer/Counter2 Control Register B
                                 .equ	CS20	= 0	; Clock Select bit 0
                                 .equ	CS21	= 1	; Clock Select bit 1
                                 .equ	CS22	= 2	; Clock Select bit 2
                                 .equ	WGM22	= 3	; Waveform Generation Mode
                                 .equ	FOC2B	= 6	; Force Output Compare B
                                 .equ	FOC2A	= 7	; Force Output Compare A
                                 
                                 ; TCNT2 - Timer/Counter2
                                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                                 
                                 ; OCR2A - Timer/Counter2 Output Compare Register A
                                 .equ	OCR2A_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2A_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2A_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2A_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2A_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2A_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2A_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2A_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; OCR2B - Timer/Counter2 Output Compare Register B
                                 .equ	OCR2B_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2B_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2B_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2B_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2B_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2B_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2B_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2B_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; ASSR - Asynchronous Status Register
                                 .equ	TCR2BUB	= 0	; Timer/Counter Control Register2 Update Busy
                                 .equ	TCR2AUB	= 1	; Timer/Counter Control Register2 Update Busy
                                 .equ	OCR2BUB	= 2	; Output Compare Register 2 Update Busy
                                 .equ	OCR2AUB	= 3	; Output Compare Register2 Update Busy
                                 .equ	TCN2UB	= 4	; Timer/Counter2 Update Busy
                                 .equ	AS2	= 5	; Asynchronous Timer/Counter2
                                 .equ	EXCLK	= 6	; Enable External Clock Input
                                 
                                 ; GTCCR - General Timer Counter Control register
                                 .equ	PSRASY	= 1	; Prescaler Reset Timer/Counter2
                                 .equ	PSR2	= PSRASY	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register A
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADATE	= 5	; ADC  Auto Trigger Enable
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCSRB - The ADC Control and Status register B
                                 .equ	ADTS0	= 0	; ADC Auto Trigger Source bit 0
                                 .equ	ADTS1	= 1	; ADC Auto Trigger Source bit 1
                                 .equ	ADTS2	= 2	; ADC Auto Trigger Source bit 2
                                 .equ	ACME	= 6	; 
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 ; DIDR0 - Digital Input Disable Register
                                 .equ	ADC0D	= 0	; 
                                 .equ	ADC1D	= 1	; 
                                 .equ	ADC2D	= 2	; 
                                 .equ	ADC3D	= 3	; 
                                 .equ	ADC4D	= 4	; 
                                 .equ	ADC5D	= 5	; 
                                 
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 ; DIDR1 - Digital Input Disable Register 1
                                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TIMSK0 - Timer/Counter0 Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0A	= 1	; Timer/Counter0 Output Compare Match A Interrupt Enable
                                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR0 - Timer/Counter0 Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0A	= 1	; Timer/Counter0 Output Compare Flag 0A
                                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                                 
                                 ; TCCR0A - Timer/Counter  Control Register A
                                 .equ	WGM00	= 0	; Waveform Generation Mode
                                 .equ	WGM01	= 1	; Waveform Generation Mode
                                 .equ	COM0B0	= 4	; Compare Output Mode, Fast PWm
                                 .equ	COM0B1	= 5	; Compare Output Mode, Fast PWm
                                 .equ	COM0A0	= 6	; Compare Output Mode, Phase Correct PWM Mode
                                 .equ	COM0A1	= 7	; Compare Output Mode, Phase Correct PWM Mode
                                 
                                 ; TCCR0B - Timer/Counter Control Register B
                                 .equ	CS00	= 0	; Clock Select
                                 .equ	CS01	= 1	; Clock Select
                                 .equ	CS02	= 2	; Clock Select
                                 .equ	WGM02	= 3	; 
                                 .equ	FOC0B	= 6	; Force Output Compare B
                                 .equ	FOC0A	= 7	; Force Output Compare A
                                 
                                 ; TCNT0 - Timer/Counter0
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0A - Timer/Counter0 Output Compare Register
                                 .equ	OCR0A_0	= 0	; 
                                 .equ	OCR0A_1	= 1	; 
                                 .equ	OCR0A_2	= 2	; 
                                 .equ	OCR0A_3	= 3	; 
                                 .equ	OCR0A_4	= 4	; 
                                 .equ	OCR0A_5	= 5	; 
                                 .equ	OCR0A_6	= 6	; 
                                 .equ	OCR0A_7	= 7	; 
                                 
                                 ; OCR0B - Timer/Counter0 Output Compare Register
                                 .equ	OCR0B_0	= 0	; 
                                 .equ	OCR0B_1	= 1	; 
                                 .equ	OCR0B_2	= 2	; 
                                 .equ	OCR0B_3	= 3	; 
                                 .equ	OCR0B_4	= 4	; 
                                 .equ	OCR0B_5	= 5	; 
                                 .equ	OCR0B_6	= 6	; 
                                 .equ	OCR0B_7	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 ;.equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	PSR10	= PSRSYNC	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; EICRA - External Interrupt Control Register
                                 .equ	ISC00	= 0	; External Interrupt Sense Control 0 Bit 0
                                 .equ	ISC01	= 1	; External Interrupt Sense Control 0 Bit 1
                                 .equ	ISC10	= 2	; External Interrupt Sense Control 1 Bit 0
                                 .equ	ISC11	= 3	; External Interrupt Sense Control 1 Bit 1
                                 
                                 ; EIMSK - External Interrupt Mask Register
                                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                                 
                                 ; EIFR - External Interrupt Flag Register
                                 .equ	INTF0	= 0	; External Interrupt Flag 0
                                 .equ	INTF1	= 1	; External Interrupt Flag 1
                                 
                                 ; PCICR - Pin Change Interrupt Control Register
                                 .equ	PCIE0	= 0	; Pin Change Interrupt Enable 0
                                 .equ	PCIE1	= 1	; Pin Change Interrupt Enable 1
                                 .equ	PCIE2	= 2	; Pin Change Interrupt Enable 2
                                 
                                 ; PCMSK2 - Pin Change Mask Register 2
                                 .equ	PCINT16	= 0	; Pin Change Enable Mask 16
                                 .equ	PCINT17	= 1	; Pin Change Enable Mask 17
                                 .equ	PCINT18	= 2	; Pin Change Enable Mask 18
                                 .equ	PCINT19	= 3	; Pin Change Enable Mask 19
                                 .equ	PCINT20	= 4	; Pin Change Enable Mask 20
                                 .equ	PCINT21	= 5	; Pin Change Enable Mask 21
                                 .equ	PCINT22	= 6	; Pin Change Enable Mask 22
                                 .equ	PCINT23	= 7	; Pin Change Enable Mask 23
                                 
                                 ; PCMSK1 - Pin Change Mask Register 1
                                 .equ	PCINT8	= 0	; Pin Change Enable Mask 8
                                 .equ	PCINT9	= 1	; Pin Change Enable Mask 9
                                 .equ	PCINT10	= 2	; Pin Change Enable Mask 10
                                 .equ	PCINT11	= 3	; Pin Change Enable Mask 11
                                 .equ	PCINT12	= 4	; Pin Change Enable Mask 12
                                 .equ	PCINT13	= 5	; Pin Change Enable Mask 13
                                 .equ	PCINT14	= 6	; Pin Change Enable Mask 14
                                 
                                 ; PCMSK0 - Pin Change Mask Register 0
                                 .equ	PCINT0	= 0	; Pin Change Enable Mask 0
                                 .equ	PCINT1	= 1	; Pin Change Enable Mask 1
                                 .equ	PCINT2	= 2	; Pin Change Enable Mask 2
                                 .equ	PCINT3	= 3	; Pin Change Enable Mask 3
                                 .equ	PCINT4	= 4	; Pin Change Enable Mask 4
                                 .equ	PCINT5	= 5	; Pin Change Enable Mask 5
                                 .equ	PCINT6	= 6	; Pin Change Enable Mask 6
                                 .equ	PCINT7	= 7	; Pin Change Enable Mask 7
                                 
                                 ; PCIFR - Pin Change Interrupt Flag Register
                                 .equ	PCIF0	= 0	; Pin Change Interrupt Flag 0
                                 .equ	PCIF1	= 1	; Pin Change Interrupt Flag 1
                                 .equ	PCIF2	= 2	; Pin Change Interrupt Flag 2
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCSR - Watchdog Timer Control Register
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                                 
                                 ; CLKPR - Clock Prescale Register
                                 .equ	CLKPS0	= 0	; Clock Prescaler Select Bit 0
                                 .equ	CLKPS1	= 1	; Clock Prescaler Select Bit 1
                                 .equ	CLKPS2	= 2	; Clock Prescaler Select Bit 2
                                 .equ	CLKPS3	= 3	; Clock Prescaler Select Bit 3
                                 .equ	CLKPCE	= 7	; Clock Prescaler Change Enable
                                 
                                 ; SPMCSR - Store Program Memory Control and Status Register
                                 .equ    SELFPRGEN = 0; Added for backwards compatibility
                                 .equ	SPMEN	= 0	; Store Program Memory
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read-While-Write section read enable
                                 .equ    SIGRD   = 5 ; Signature Row Read
                                 .equ	RWWSB	= 6	; Read-While-Write Section Busy
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	IVCE	= 0	; 
                                 .equ	IVSEL	= 1	; 
                                 .equ	PUD	= 4	; 
                                 .equ	BODSE	= 5	; BOD Sleep Enable
                                 .equ	BODS	= 6	; BOD Sleep
                                 
                                 ; MCUSR - MCU Status Register
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	EXTREF	= EXTRF	; For compatibility
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 
                                 ; SMCR - Sleep Mode Control Register
                                 .equ	SE	= 0	; Sleep Enable
                                 .equ	SM0	= 1	; Sleep Mode Select Bit 0
                                 .equ	SM1	= 2	; Sleep Mode Select Bit 1
                                 .equ	SM2	= 3	; Sleep Mode Select Bit 2
                                 
                                 ; GPIOR2 - General Purpose I/O Register 2
                                 .equ	GPIOR20	= 0	; 
                                 .equ	GPIOR21	= 1	; 
                                 .equ	GPIOR22	= 2	; 
                                 .equ	GPIOR23	= 3	; 
                                 .equ	GPIOR24	= 4	; 
                                 .equ	GPIOR25	= 5	; 
                                 .equ	GPIOR26	= 6	; 
                                 .equ	GPIOR27	= 7	; 
                                 
                                 ; GPIOR1 - General Purpose I/O Register 1
                                 .equ	GPIOR10	= 0	; 
                                 .equ	GPIOR11	= 1	; 
                                 .equ	GPIOR12	= 2	; 
                                 .equ	GPIOR13	= 3	; 
                                 .equ	GPIOR14	= 4	; 
                                 .equ	GPIOR15	= 5	; 
                                 .equ	GPIOR16	= 6	; 
                                 .equ	GPIOR17	= 7	; 
                                 
                                 ; GPIOR0 - General Purpose I/O Register 0
                                 .equ	GPIOR00	= 0	; 
                                 .equ	GPIOR01	= 1	; 
                                 .equ	GPIOR02	= 2	; 
                                 .equ	GPIOR03	= 3	; 
                                 .equ	GPIOR04	= 4	; 
                                 .equ	GPIOR05	= 5	; 
                                 .equ	GPIOR06	= 6	; 
                                 .equ	GPIOR07	= 7	; 
                                 
                                 ; PRR - Power Reduction Register
                                 .equ	PRADC	= 0	; Power Reduction ADC
                                 .equ	PRUSART0	= 1	; Power Reduction USART
                                 .equ	PRSPI	= 2	; Power Reduction Serial Peripheral Interface
                                 .equ	PRTIM1	= 3	; Power Reduction Timer/Counter1
                                 .equ	PRTIM0	= 5	; Power Reduction Timer/Counter0
                                 .equ	PRTIM2	= 6	; Power Reduction Timer/Counter2
                                 .equ	PRTWI	= 7	; Power Reduction TWI
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEARL - EEPROM Address Register Low Byte
                                 .equ	EEAR0	= 0	; EEPROM Read/Write Access Bit 0
                                 .equ	EEAR1	= 1	; EEPROM Read/Write Access Bit 1
                                 .equ	EEAR2	= 2	; EEPROM Read/Write Access Bit 2
                                 .equ	EEAR3	= 3	; EEPROM Read/Write Access Bit 3
                                 .equ	EEAR4	= 4	; EEPROM Read/Write Access Bit 4
                                 .equ	EEAR5	= 5	; EEPROM Read/Write Access Bit 5
                                 .equ	EEAR6	= 6	; EEPROM Read/Write Access Bit 6
                                 .equ	EEAR7	= 7	; EEPROM Read/Write Access Bit 7
                                 
                                 ; EEARH - EEPROM Address Register High Byte
                                 .equ	EEAR8	= 0	; EEPROM Read/Write Access Bit 8
                                 .equ	EEAR9	= 1	; EEPROM Read/Write Access Bit 9
                                 
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEPE	= 1	; EEPROM Write Enable
                                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 .equ	EEPM0	= 4	; EEPROM Programming Mode Bit 0
                                 .equ	EEPM1	= 5	; EEPROM Programming Mode Bit 1
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	CKOUT	= 6	; Clock output
                                 .equ	CKDIV8	= 7	; Divide clock by 8
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select reset vector
                                 .equ	BOOTSZ0	= 1	; Select boot size
                                 .equ	BOOTSZ1	= 2	; Select boot size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	WDTON	= 4	; Watchdog Timer Always On
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	DWEN	= 6	; debugWIRE Enable
                                 .equ	RSTDISBL	= 7	; External reset disable
                                 
                                 ; EXTENDED fuse bits
                                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x3fff	; Note: Word address
                                 .equ	IOEND	= 0x00ff
                                 .equ	SRAM_START	= 0x0100
                                 .equ	SRAM_SIZE	= 2048
                                 .equ	RAMEND	= 0x08ff
                                 .equ	XRAMEND	= 0x0000
                                 .equ	E2END	= 0x03ff
                                 .equ	EEPROMEND	= 0x03ff
                                 .equ	EEADRBITS	= 10
                                 #pragma AVRPART MEMORY PROG_FLASH 32768
                                 #pragma AVRPART MEMORY EEPROM 1024
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 2048
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x3800
                                 .equ	NRWW_STOP_ADDR	= 0x3fff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x37ff
                                 .equ	PAGESIZE	= 64
                                 .equ	FIRSTBOOTSTART	= 0x3f00
                                 .equ	SECONDBOOTSTART	= 0x3e00
                                 .equ	THIRDBOOTSTART	= 0x3c00
                                 .equ	FOURTHBOOTSTART	= 0x3800
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	PCI0addr	= 0x0006	; Pin Change Interrupt Request 0
                                 .equ	PCI1addr	= 0x0008	; Pin Change Interrupt Request 0
                                 .equ	PCI2addr	= 0x000a	; Pin Change Interrupt Request 1
                                 .equ	WDTaddr	= 0x000c	; Watchdog Time-out Interrupt
                                 .equ	OC2Aaddr	= 0x000e	; Timer/Counter2 Compare Match A
                                 .equ	OC2Baddr	= 0x0010	; Timer/Counter2 Compare Match A
                                 .equ	OVF2addr	= 0x0012	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x0014	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x0016	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x0018	; Timer/Counter1 Compare Match B
                                 .equ	OVF1addr	= 0x001a	; Timer/Counter1 Overflow
                                 .equ	OC0Aaddr	= 0x001c	; TimerCounter0 Compare Match A
                                 .equ	OC0Baddr	= 0x001e	; TimerCounter0 Compare Match B
                                 .equ	OVF0addr	= 0x0020	; Timer/Couner0 Overflow
                                 .equ	SPIaddr	= 0x0022	; SPI Serial Transfer Complete
                                 .equ	URXCaddr	= 0x0024	; USART Rx Complete
                                 .equ	UDREaddr	= 0x0026	; USART, Data Register Empty
                                 .equ	UTXCaddr	= 0x0028	; USART Tx Complete
                                 .equ	ADCCaddr	= 0x002a	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x002c	; EEPROM Ready
                                 .equ	ACIaddr	= 0x002e	; Analog Comparator
                                 .equ	TWIaddr	= 0x0030	; Two-wire Serial Interface
                                 .equ	SPMRaddr	= 0x0032	; Store Program Memory Read
                                 
                                 .equ	INT_VECTORS_SIZE	= 52	; size in words
                                 
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 ; S.H.I.V.A.
                                 ; Sistema Hibrido Inclinador de Vaso Automatizado
                                 ;-------------------------------------------------------------------------
                                 ;-------------------------------------------------------------------------
                                 ; MCU: ATmega328p con oscilador interno a 16 MHz
                                 ;-------------------------------------------------------------------------
                                 
                                 ;-------------------------------------------------------------------------
                                 ; INCLUSIONES
                                 ;-------------------------------------------------------------------------
                                 .include "m328pdef.inc"
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 .include "hx711.inc"
                                 
                                 ; CONSTANTES y MACROS
                                 ;-------------------------------------------------------------------------
                                 .equ  SCK  = PC0					; pin donde se conecta SCK
                                 .equ  DOUT = PC1					; pin donde se conecta DOUT
                                 .equ  MULTIPLICADOR = 77			; Factor de multiplicacion de la escala del peso del programa en C ~ 77/2^14
                                 
                                 ;-------------------------------------------------------------------------
                                 ; VARIABLES EN REGISTROS
                                 ;-------------------------------------------------------------------------
                                 .def  DATO_H = r4
                                 .def  DATO_M = r3
                                 .def  DATO_L = r2
                                 
                                 .def TARA_H	= r7
                                 .def TARA_M	= r6
                                 .def TARA_L = r5
                                 
                                 .include "input.inc"
                                 
                                 ; CONSTANTES y MACROS
                                 ;-------------------------------------------------------------------------
                                 .equ  VALOR_CANCELACION = 4096 
                                 .include "configuracion.inc"
                                 
                                 ; CONSTANTES y MACROS
                                 ;-------------------------------------------------------------------------
                                 .include "output.inc"
                                 
                                 ;MACROS
                                 ;====================================================	
                                 ; PANTALLA LCD					
                                 .equ  LCD_DPRT = PORTD
                                 .equ  LCD_DDDR = DDRD
                                 .equ  LCD_DPIN = PIND						; Para los datos del LCD se usan los pines D7:D4
                                 
                                 .equ  LCD_CPRT = PORTB  
                                 .equ  LCD_CDDR = DDRB
                                 .equ  LCD_CPIN = PINB						; Para los comandos del LCD se utilizan los pines PB1:PB0
                                 
                                 .equ  LCD_RS = 4
                                 .equ  LCD_RW = 3
                                 .equ  LCD_E  = 2							; A que pin del PORTB pertencen
                                 
                                 .equ  CLEAR_DISPLAY                 = 0x01
                                 .equ  RETURN_HOME                   = 0x02
                                 .equ  DECREMENT_CURSOR              = 0x04
                                 .equ  INCREMENT_CURSOR              = 0x06
                                 .equ  SHIFT_DISPLAY_RIGHT           = 0x05
                                 .equ  SHIFT_DISPLAY_LEFT            = 0x07
                                 .equ  DISP_OFF_CURS_OFF             = 0x08  ; Display apagado, cursor apagado
                                 .equ  DISP_OFF_CURS_ON              = 0x0A  ; Display apagado, cursor prendido
                                 .equ  DISP_ON_CURS_OFF              = 0x0C  ; Display prendido, cursor apagado
                                 .equ  DISP_ON_CURS_BLINK            = 0x0E  ; Display prendido, cursor titilando
                                 .equ  DISP_ON_CURS_NO_BLINK         = 0x0F  ; Display prendido, cursor sin titilar
                                 .equ  SHIFT_CURSOR_LEFT             = 0x10	; Shiftea la posicion del cursor a la izquierda
                                 .equ  SHIFT_CURSOR_RIGHT            = 0x14	; Shiftea la posicion del cursor a la derecha
                                 .equ  SHIFT_ENTIRE_DISPLAY_LEFT     = 0x18	; Shiftea todo el display a la izquierda
                                 .equ  SHIFT_ENTIRE_DISPLAY_RIGHT    = 0x1C	; Shiftea todo el display a la derecha
                                 .equ  CURSOR_LINE_1                 = 0x80	; Fuerza el cursor al ppio de la 1raa linea
                                 .equ  CURSOR_LINE_2                 = 0xC0	; Fuerza el cursor al ppio de la 2da linea
                                 .equ  DATA_4BIT                     = 0x28	; Dos lineas, D4-D7
                                 
                                 .org 0x500
                                 .include "hx711.asm"
                                 
                                 ; LECTURA_PESO: 
                                 ; funcion para la lectura de datos de la celda de carga. Carga
                                 ; los bits enviados por el amplificador HX711 a traves del pin DOUT y los
                                 ; guarda en los registros r4:r2 y les resta el tara. Usa los registros r16 y r17
                                 ;-------------------------------------------------------------------------
                                 
                                 lectura_peso:
000500 930f                      	push  r16
000501 931f                      	push  r17
                                 
                                 lectura_peso_loop:
000502 9931                      	sbic  PINC, DOUT					
000503 cffe                      	rjmp  lectura_peso_loop			; chequeo si DOUT est en alto
000504 0000                      	nop							
000505 0000                      	nop 							; Espero dos ciclos y vuelvo a preguntar si sigue en alto ya que
000506 9931                      	sbic  PINC, DOUT				; por la hoja de datos, DOUT debe estar como minimo 0.1 useg en 0
000507 cffa                      	rjmp  lectura_peso_loop			; para indicar que tiene un dato disponible para mandar.
                                 
000508 d012                      	rcall cargar_byte				; lee 8 bits y los guarda en r16
000509 2e40                      	mov   DATO_H, r16				; primer byte es el mas significativo
00050a d010                      	rcall cargar_byte
00050b 2e30                      	mov   DATO_M, r16
00050c d00e                      	rcall cargar_byte
00050d 2e20                      	mov   DATO_L, r16
                                 
00050e 9a40                      	sbi   PORTC, SCK				; se genera el pulso numero 25 requerido para setear el DOUT
00050f 0000                      	nop								; debe estar un tiempo en alto mayor a 0.2 useg
000510 0000                      	nop
000511 0000                      	nop
000512 0000                      	nop
000513 9840                      	cbi   PORTC, SCK
                                 	
000514 d05e                      	rcall com_2						; Hace el complemento a 2 de los datos leidos
                                    	
000515 1825                      	sub   DATO_L, TARA_L			; Le saco el offset a los valores
000516 0836                      	sbc   DATO_M, TARA_M
000517 0847                      	sbc   DATO_H, TARA_H
                                 	
000518 911f                      	pop   r17
000519 910f                      	pop   r16
00051a 9508                      	ret
                                 
                                 ;-------------------------------------------------------------------------
                                 ; CARGAR_BYTE: 
                                 ; Carga 8 bits del amplificador uno por uno y los guarda en r16.
                                 ;-------------------------------------------------------------------------
                                 
                                 cargar_byte:
00051b 2700                      	clr   r16
00051c e018                      	ldi   CONT_8, 8
                                 cargar_bit:
00051d 9a40                      	sbi   PORTC, SCK				; se genera un flanco ascendente en la seal SCK para cargar un bit
00051e 0000                      	nop
00051f 0000                      	nop
000520 0f00                      	lsl   r16
000521 9931                      	sbic  PINC, DOUT				; si en DOUT hay un 1, se incrementa r16 y pone un 1 en el LSB	
000522 9503                      	inc   r16						; si en DOUT hay un 0, salte esta instruccion y deja un 0 en LSB	
000523 9840                      	cbi   PORTC, SCK				; se genera un flanco descendente en la seal SCK para cargar un bit
000524 951a                      	dec   CONT_8
000525 f7b9                      	brne  cargar_bit
000526 9508                      	ret
                                 
                                 ; ----------------------------------------------------------------------
                                 ; SET_TARA:
                                 ; Esta funcion lee 16 valores, calcula el promedio y es el offset que hay que restarle 
                                 ; luego a cada dato leido.
                                 ; me deja en TARA_H, TARA_M, TARA_L el peso leido inicialmente.
                                 ; ----------------------------------------------------------------------
                                 set_tara:
000527 930f                      	push r16
000528 931f                      	push r17
000529 932f                      	push r18
00052a 933f                      	push r19
00052b 934f                      	push r20
                                 
00052c e100                      	ldi  r16, 16					; contador, se va a hacer un promedio de 16 muestras para el offset
00052d 2455                      	clr  TARA_L					
00052e 2466                      	clr  TARA_M
00052f 2477                      	clr  TARA_H					
000530 2711                      	clr  r17						; 4 bytes para ir guardando la suma parcial del promedio
000531 2722                      	clr  r18
000532 2733                      	clr  r19		
000533 2744                      	clr  r20
                                 
                                 set_tara_loop:					
000534 dfcb                      	rcall lectura_peso			
000535 0d12                      	add  r17, DATO_L			; se usan registros auxiliares para no modificar las lecturas dentro de
000536 1d23                      	adc  r18, DATO_M			; lectura peso, ya que se resta en esa funcion la tara
000537 1d34                      	adc  r19, DATO_H
000538 f408                      	brcc set_tara_next
000539 9543                      	inc  r20 					; si hubo carry incremento el HIGH_BYTE
                                 set_tara_next:
00053a 950a                      	dec  r16
00053b f7c1                      	brne set_tara_loop
                                 
                                 set_tara_division_por_4:	
00053c e004                      	ldi  r16, 4					; Para dividir por 16 se crea un contador con 4 porque se va a shiftear 4 veces
                                 set_tara_division:
00053d 9546                      	lsr  r20
00053e 9537                      	ror  r19
00053f 9527                      	ror  r18
000540 9517                      	ror  r17
000541 950a                      	dec  r16
000542 f7d1                      	brne  set_tara_division
                                 	
000543 2e73                      	mov TARA_H, r19				; guardo en tara el promedio de los primeros 16 valores
000544 2e62                      	mov TARA_M, r18
000545 2e51                      	mov TARA_L, r17
                                 	
000546 914f                      	pop r20
000547 913f                      	pop r19
000548 912f                      	pop r18
000549 911f                      	pop r17
00054a 910f                      	pop r16	
00054b 9508                      	ret
                                 
                                 ; ----------------------------------------------------------------------
                                 ; SET_SCALE:
                                 ; Con los datos de la balanza obtuvimos el factor de escala para pasar
                                 ; los datos a gramos. Como el factor es 1/211.9170459 que se aproxim a 77/2^14
                                 ; ----------------------------------------------------------------------
                                 
                                 set_scale:
00054c 930f                      	push r16
00054d 931f                      	push r17
00054e 932f                      	push r18
00054f 933f                      	push r19
000550 934f                      	push r20
                                 
000551 2711                      	clr r17
000552 2722                      	clr r18
000553 2733                      	clr r19
000554 2744                      	clr r20
                                 	
000555 e40d                      	ldi  r16, MULTIPLICADOR
000556 2044                      	tst  DATO_H								; si el valor leido es negativo (tara>valor_leido) se le hace el complemento a 2
000557 f40a                      	brpl multiplicacion_low
000558 d01a                      	rcall com_2
                                 											; primero multiplicamos por 77 el dato y guardamos el resultado en r20:r17
                                 multiplicacion_low:
000559 9e20                      	mul  DATO_L, r16						; mutiplico el byte bajo del numero con 3 bytes
00055a 2d21                      	mov  r18, r1
00055b 2d10                      	mov  r17, r0
                                 	
                                 multiplicacion_middle:
00055c 9e30                      	mul  DATO_M, r16						; mutiplico el byte medio del numero con 3 bytes
00055d 0d20                      	add  r18, r0
00055e 1d31                      	adc  r19, r1
00055f f408                      	brcc multiplicacion_high
000560 9543                      	inc  r20
                                 
                                 multiplicacion_high:						; mutiplico el byte alto del numero con 3 bytes
000561 9e40                      	mul  DATO_H, r16
000562 0d30                      	add  r19, r0
000563 1d41                      	adc  r20, r1
                                 											; vamos a dividir por 2^14, que es tomar los primero 3 bytes y shiftear 6 veces
000564 2e22                      	mov  DATO_L, r18
000565 2e33                      	mov  DATO_M, r19
000566 2e44                      	mov  DATO_H, r20
                                 
                                 division_por_6:
000567 e006                      	ldi  r16, 6
                                 
                                 shifteo_loop:
000568 9446                      	lsr  DATO_H
000569 9437                      	ror  DATO_M
00056a 9427                      	ror  DATO_L
00056b 950a                      	dec  r16
00056c f7d9                      	brne shifteo_loop
                                 	
00056d 914f                      	pop r20
00056e 913f                      	pop r19
00056f 912f                      	pop r18
000570 911f                      	pop r17
000571 910f                      	pop r16
000572 9508                      	ret
                                 
                                 ; ----------------------------------------------------------------------
                                 ; COM_2:
                                 ; Calcula el complemento a dos del dato guardado en  r4:r2 
                                 ; ----------------------------------------------------------------------
                                 com_2:
000573 930f                      	push  r16
                                 	
000574 2700                      	clr r16	
000575 9440                      	com DATO_H
000576 9430                      	com DATO_M
000577 9421                      	neg DATO_L
000578 f010                      	brcs com_2_retornar
000579 1e30                      	adc  DATO_M, r16
00057a 1e40                      	adc  DATO_H, r16
                                 
                                 com_2_retornar:
00057b 910f                      	pop r16
00057c 9508                      	ret
                                 
                                 
                                 ; ----------------------------------------------------------------------------
                                 ; SEND_DATA: 
                                 ; envia los registros r4:r2 por la USART. Funcion de prueba
                                 ; ----------------------------------------------------------------------------
                                 
                                 send_data:
00057d 930f                      	push r16
00057e e0d0                      	ldi  yh, HIGH(0x04)				; hay que mandar 3 bytes, ubicados en r4:r2. Definimos
00057f e0c4                      	ldi  yl, LOW(0x04)				; que Z apunte a r4 y luego en la rutina de interruopcion se decrementa
                                 	
000580 9100 00c1                 	lds  r16, UCSR0B
000582 6200                      	sbr  r16, 1<<UDRIE0
000583 9300 00c1                 	sts  UCSR0B, r16				; habilito interrupciones 
000585 9478                      	sei
000586 910f                      	pop  r16
                                 .include "configuracion.asm"
000587 9508                      
                                 ; CONFIGURACION_PUERTOS:
                                 ;-------------------------------------------------------------------------
                                 configuracion_puertos:
000588 930f                      	push r16
                                 									; CELDA DE CARGA	
000589 9a38                      	sbi  DDRC, SCK					; puerto PC0 = A0 como salida (SCK)
                                 
00058a 9a3a                      	sbi  DDRC, PC2					; leds de prueba
00058b 9a3b                      	sbi  DDRC, PC3
                                 									; PRUEBAS
00058c 9839                      	cbi  DDRC, DOUT
00058d 9a41                      	sbi  PORTC, DOUT				; puerto PC = A1 como entrada (DOUT) 
                                 																		
00058e ef00                      	ldi  r16, 0xF0					; PANTALLA LCD		
00058f b90a                      	out  LCD_DDDR, r16				; Configuro los bits D7:D4 del puerto D como de salida
000590 9a24                      	sbi  LCD_CDDR, LCD_RS		
000591 9a23                      	sbi  LCD_CDDR, LCD_RW
000592 9a22                      	sbi  LCD_CDDR, LCD_E			; Configuro los puertos de dato (PORTD) y los comandos usados (del PORTB) como de salida 
000593 daf6                      	rcall delay_3ms
000594 910f                      	pop  r16
000595 9508                      	ret
                                 
                                 ; ----------------------------------------------------------------------
                                 ; INICIALIZACION DE LA UART EN MODO TRANSMISION
                                 ; ----------------------------------------------------------------------
                                 USART_init:
000596 930f                      	push r16
                                 		
000597 e000                      	ldi  r16, high(BAUD_RATE)		; configuracion del baudrate = 9600  		
000598 9300 00c5                 	sts  UBRR0H, r16
00059a ec0f                      	ldi  r16, low(BAUD_RATE)	
00059b 9300 00c4                 	sts  UBRR0L, r16
                                 	
00059d e002                      	ldi  r16, (1<<U2X0)				; doble velocidad
00059e 9300 00c0                 	sts	 UCSR0A, r16
                                 
0005a0 e006                      	ldi  r16, (0<<UMSEL01)|(0<<UMSEL00)|(0<<UPM01)|(0<<UPM00)|(0<<USBS0)|(1<<UCSZ01)|(1<<UCSZ00) ; Trama: modo asincronico,sin paridad8 bits de datos y 1 bit de stop 
0005a1 9300 00c2                 	sts  UCSR0C, r16																			 
                                 
0005a3 ee08                      	ldi  r16, (1<<RXCIE0)|(1<<TXCIE0)|(1<<UDRIE0)|(0<<RXEN0)|(1<<TXEN0)|(0<<UCSZ02)	; Habilito interrupciones de recepcion y transmision
0005a4 9300 00c1                 	sts  UCSR0B, r16																; habilito transmision y deshabilito recepcion, configuro la cantidad
                                 																					; de bits del dato	
0005a6 910f                      	pop  r16
0005a7 9508                      	ret																				
                                 
                                 ;-------------------------------------------------------------------------
                                 ; LCD_INIT:
                                 ;-------------------------------------------------------------------------
                                 LCD_init:
0005a8 930f                      	push  r16
                                 
0005a9 e208                      	ldi   r16, DATA_4BIT			; Trabajamos enviando los caracteres de a 4 bits
0005aa d1ca                      	rcall send_command
0005ab dade                      	rcall delay_3ms
                                 	
0005ac e00c                      	ldi   r16, DISP_ON_CURS_OFF		; Deja el cursor fijo
0005ad d1c7                      	rcall send_command				
0005ae dadb                      	rcall delay_3ms
                                 
0005af 910f                      	pop   r16
                                 .include "input.asm"
0005b0 9508                      
                                 ; DETECTAR_PERTURBACION:
                                 ; Para la configuracion del dispositivo se detectaran golpes dados por
                                 ; el usuario. Entonces, se determino que un golpe equivale a aproximadamente
                                 ; 300 gr. Por lo que se toma el byte del medio del dato y se verifica si es
                                 ; mayor a 255. Si lo es se verifica que haya un segundo golpe. Si esto
                                 ; ocurre significa que el dispositivo esta siendo configurado.
                                 ; ----------------------------------------------------------------------
                                 detectar_perturbacion:
0005b1 930f                      	push  r16
0005b2 931f                      	push  r17
                                 
0005b3 e001                      	ldi	  r16, HIGH(MIN_PERTURBACION)					; se utiliza para comparar el valor de lectura y saber si hubo alguna perturbacion
                                 	
                                 
                                 detectar_perturbacion_lectura:
0005b4 df4b                      	rcall lectura_peso
0005b5 df96                      	rcall set_scale	
0005b6 1630                      	cp    DATO_M, r16
0005b7 f3e0                      	brlo  detectar_perturbacion_lectura
0005b8 e014                      	ldi   r17, 4
                                 
                                 detectar_perturbacion_verificacion:
0005b9 951a                      	dec   r17
0005ba f3c9                      	breq  detectar_perturbacion_lectura
0005bb df44                      	rcall lectura_peso
0005bc df8f                      	rcall set_scale
0005bd 1630                      	cp    DATO_M, r16
0005be f7d0                      	brsh  detectar_perturbacion_verificacion
0005bf e016                      	ldi   r17, 6
                                 
                                 detectar_perturbacion_verificacion2:
0005c0 951a                      	dec   r17
0005c1 f391                      	breq  detectar_perturbacion_lectura
0005c2 df3d                      	rcall lectura_peso
0005c3 df88                      	rcall set_scale
0005c4 1630                      	cp    DATO_M, r16
0005c5 f3d0                      	brlo  detectar_perturbacion_verificacion2
                                 	
0005c6 911f                      	pop   r17
0005c7 910f                      	pop   r16
0005c8 9508                      	ret
                                 
                                 ; ----------------------------------------------------------------------
                                 ; DETECTAR_CANCELACION:
                                 ; La cancelacion se da en cualquier momento del proceso cuando el usuario
                                 ; hace una presion de mas de 4096 g. Esta funcion chequea el dato leido, 
                                 ; lo compara con 4096 g (0x1000) y si es es mayor, espera a que no hay nada  
                                 ;  sobre la balanza y vuelve a setup. Se eligio 4096 g porque es solo comparar el segundo
                                 ; byte del dato con 0x10 
                                 ; ----------------------------------------------------------------------	
                                 detectar_cancelacion:	
0005c9 930f                      	push r16
                                 
0005ca 2d03                      	mov  r16, DATO_M
0005cb 3100                      	cpi  r16, HIGH (VALOR_CANCELACION)
0005cc f410                      	brsh proceso_cancelado
0005cd 910f                      	pop  r16
0005ce 9508                      	ret
                                 
                                 proceso_cancelado:						
0005cf e0fe                      	ldi   zh, HIGH(DIR_MSG_CANCELACION<<1)
0005d0 ede0                      	ldi   zl, LOW(DIR_MSG_CANCELACION<<1)
0005d1 d1b8                      	rcall send_msg
                                 										; se debe volver al SETUP cuando no haya peso sobre la balanza
0005d2 9843                      	cbi    PORTC,PC3					; y eso se dara cuando el dato sea igual al peso del vaso 
                                 										; que quedo guardado en VASO
                                 proceso_cancelado_loop:
0005d3 df2c                      	rcall  lectura_peso	
0005d4 144a                      	cp     DATO_H, VASO_H
0005d5 f7e9                      	brne   proceso_cancelado_loop
0005d6 1439                      	cp     DATO_M, VASO_M
0005d7 f7d9                      	brne   proceso_cancelado_loop
0005d8 e109                      	ldi    r16, 25
0005d9 1620                      	cp     DATO_L, r16
0005da f7c0                      	brsh   proceso_cancelado_loop
0005db 910f                      	pop    r16
                                 
                                 
0005dc ca57                      	rjmp   setup
                                 	
                                 	
                                 .include "output.asm"
                                 
                                 .org  0x700
000700 2020
000701 5320
000702 482e
000703 492e
000704 562e
000705 412e
000706 202e
000707 470a
000708 6c6f
000709 6570
00070a 2065
00070b 2032
00070c 6576
00070d 6563
00070e ff73                      	DIR_MSG_INICIO:          .DB "   S.H.I.V.A. ", '\n', "Golpee 2 veces", 0xFF     
00070f 6f43
000710 6f6c
000711 7571
000712 2065
000713 6e75
000714 7620
000715 7361
000716 ff6f                      	DIR_MSG_ESPERA_VASO:     .DB "Coloque un vaso", 0xFF
000717 6741
000718 6175
000719 6472
00071a 2e65
00071b 2e2e
00071c ff20                      	DIR_MSG_AGUARDE:		 .DB "Aguarde... ", 0xFF
00071d 6f47
00071e 706c
00071f 6165
000720 2072
000721 2032
000722 6576
000723 6563
000724 0a73
000725 6170
000726 6172
000727 6320
000728 6d61
000729 6962
00072a 7261
00072b ff20                      	DIR_MSG_CONFIGURACION_1: .DB "Golpear 2 veces", '\n', "para cambiar ", 0xFF
                                 	
00072c f401                      	MEDIDA_PINTA:			 .DB HIGH(500), LOW(500)
00072d 4950
00072e 544e
00072f 2041
000730 3528
000731 3030
000732 6c6d
000733 0a29
000734 6f47
000735 706c
000736 6565
000737 7020
000738 7261
000739 2061
00073a 746f
00073b 6f72
00073c ff2e                      	DIR_MSG_PINTA:           .DB "PINTA (500ml)", '\n', "Golpee para otro.", 0xFF
                                 
00073d 7701                      	MEDIDA_CHOP:			 .DB HIGH(375), LOW(375)
00073e 4843
00073f 504f
000740 2050
000741 3328
000742 3537
000743 6c6d
000744 0a29
000745 6f47
000746 706c
000747 6565
000748 7020
000749 7261
00074a 2061
00074b 746f
00074c 6f72
00074d ff2e                      	DIR_MSG_CHOPP:           .DB "CHOPP (375ml)", '\n', "Golpee para otro.", 0xFF
                                 
00074e fa00                      	MEDIDA_MEDIAPINTA:       .DB HIGH(250), LOW(250)
00074f 2f31
000750 2032
000751 4950
000752 544e
000753 2841
000754 3532
000755 6d30
000756 296c
000757 470a
000758 6c6f
000759 6570
00075a 2065
00075b 6170
00075c 6172
00075d 6f20
00075e 7274
00075f 206f
000760 ffff                      	DIR_MSG_MEDIA_PINTA:     .DB "1/2 PINTA(250ml)", '\n', "Golpee para otro ", 0xFF, 0xFF 
                                 	
000761 6953
000762 7672
000763 6569
000764 646e
000765 2e6f
000766 2e2e
000767 ff2e                      	DIR_MSG_SIRVIENDO:       .DB "Sirviendo....", 0xFF
000768 2020
000769 2020
00076a 7250
00076b 636f
00076c 7365
00076d 206f
00076e 200a
00076f 2020
000770 6163
000771 636e
000772 6c65
000773 6461
000774 ff6f                      	DIR_MSG_CANCELACION:     .DB "    Proceso ",'\n', "   cancelado", 0xFF 
                                 
                                 
                                 ;-------------------------------------------------------------------------
                                 ; SEND_COMMAND:
                                 ; Recibe el registro r16 cargado con una configuracion. Luego
                                 ; lo enva a la pantalla LCD.
                                 ;-------------------------------------------------------------------------
                                 send_command:
000775 931f                      	push  r17
                                 
000776 2f10                      	mov   r17, r16				; se mandan los 4 bits mas significativos primero
000777 7f10                      	andi  r17, 0xF0
000778 b91b                      	out   LCD_DPRT, r17
000779 982c                      	cbi   LCD_CPRT, LCD_RS		; RS = 0 es para mandar comandos
00077a 982b                      	cbi   LCD_CPRT, LCD_RW
00077b 9a2a                      	sbi   LCD_CPRT, LCD_E
00077c d8f6                      	rcall delay_500ns 
00077d 982a                      	cbi   LCD_CPRT,LCD_E
                                 
00077e 2f10                      	mov   r17, r16				; ahora los 4 bits restantes
00077f 9512                      	swap  r17
000780 7f10                      	andi  r17, 0xF0
000781 b91b                      	out   LCD_DPRT, r17
000782 982c                      	cbi   LCD_CPRT, LCD_RS		; RS = 0 es para mandar comandos
000783 982b                      	cbi   LCD_CPRT, LCD_RW
000784 9a2a                      	sbi   LCD_CPRT, LCD_E
000785 d8ed                      	rcall delay_500ns 
000786 982a                      	cbi   LCD_CPRT,LCD_E
                                 
000787 d8f4                      	rcall delay_100us
000788 911f                      	pop  r17
000789 9508                      	ret
                                 ;-------------------------------------------------------------------------
                                 ; SEND_MSG:
                                 ; Recibe el puntero Z cargado con un mensaje guardado en memoria ROM. Luego
                                 ; lo enva por la pantalla LCD.
                                 ;-------------------------------------------------------------------------
                                 send_msg:
00078a 930f                      	push  r16
00078b 931f                      	push  r17
                                 
00078c e001                      	ldi   r16, CLEAR_DISPLAY
00078d dfe7                      	rcall send_command			; Borra la pantalla
00078e d8fb                      	rcall delay_3ms
                                 
                                 send_msg_loop:
00078f 9105                          lpm  r16, Z+
                                 	
000790 3f0f                      	cpi r16, 0xFF				; Me fijo si termino el mensaje
000791 f0c9                      	breq send_msg_fin
000792 300a                      	cpi r16, '\n'				; Me fijo si el mensaje tiene una segunda parte
000793 f421                      	brne send_msg_next
                                 
000794 ec00                      	ldi   r16, CURSOR_LINE_2
000795 dfdf                      	rcall send_command			; Fuerza el cursor a la 2da linea
000796 d8f3                      	rcall delay_3ms	
000797 cff7                      	rjmp  send_msg_loop
                                 
                                 send_msg_next:	
000798 2f10                      	mov   r17, r16				; se mandan los 4 bits mas significativos primero
000799 7f10                      	andi  r17, 0xF0
00079a b91b                      	out   LCD_DPRT, r17
00079b 9a2c                      	sbi   LCD_CPRT, LCD_RS		; RS = 1 es para mandar datos
00079c 982b                      	cbi   LCD_CPRT, LCD_RW
00079d 9a2a                      	sbi   LCD_CPRT, LCD_E
00079e d8d4                      	rcall delay_500ns 
00079f 982a                      	cbi   LCD_CPRT,LCD_E
                                 
0007a0 2f10                      	mov   r17, r16				; ahora los 4 bits restantes
0007a1 9512                      	swap  r17
0007a2 7f10                      	andi  r17, 0xF0
0007a3 b91b                      	out   LCD_DPRT, r17
0007a4 9a2c                      	sbi   LCD_CPRT, LCD_RS		; RS = 1 es para mandar datos
0007a5 982b                      	cbi   LCD_CPRT, LCD_RW
0007a6 9a2a                      	sbi   LCD_CPRT, LCD_E
0007a7 d8cb                      	rcall delay_500ns 
0007a8 982a                      	cbi   LCD_CPRT,LCD_E
0007a9 d8d2                      	rcall delay_100us
0007aa cfe4                      	rjmp  send_msg_loop
                                 send_msg_fin:		
0007ab 910f                      	pop  r16
0007ac 911f                      	pop  r17
0007ad 9508                      
                                 ;-------------------------------------------------------------------------
                                 ; VARIABLES EN REGISTROS
                                 ;-------------------------------------------------------------------------
                                 .def VASO_H	= r10
                                 .def VASO_M	= r9
                                 .def VASO_L = r8
                                 
                                 ;-------------------------------------------------------------------------
                                 ; CDIGO
                                 ;-------------------------------------------------------------------------
                                 		.cseg 
                                 .org 0x00
000000 940c 0034                 	jmp setup
                                 
                                 .org    0x0020
000020 940c 00db                 	jmp INT_TIMER0_OVF
                                 
                                 .org	0x0026								; USART Data Register Empty
000026 940c 0051                 	jmp	ISR_REG_USART_VACIO
                                 
                                 .org INT_VECTORS_SIZE
                                 
                                 setup:
000034 e008                      	ldi	 r16, HIGH(RAMEND)
000035 bf0e                      	out  sph, r16
000036 ef0f                      	ldi  r16, LOW(RAMEND)
000037 bf0d                      	out  spl, r16								; inicializo el stack pointer al final de la RAM
                                 
000038 d54f                          rcall configuracion_puertos
000039 d55c                      	rcall USART_init
00003a d56d                      	rcall LCD_init
                                 
00003b 24aa                      	clr   VASO_H
00003c 2499                      	clr  VASO_M
00003d 2488                      	clr  VASO_L
00003e e0fe                      	ldi   zh, HIGH(DIR_MSG_AGUARDE<<1)			; Se envia el mensaje de aguarde hasta que se termina de configurar el peso con la tara
00003f e2ee                      	ldi   zl, LOW(DIR_MSG_AGUARDE<<1)
000040 d749                      	rcall send_msg
                                 
000041 9a42                      	sbi   PORTC, PC2							; encendemos led de prueba
000042 9843                      	cbi   PORTC, PC3
000043 d4e3                      	rcall set_tara								; Setea el peso 0 de la balanza
                                 	
000044 e0fe                      	ldi   zh, HIGH(DIR_MSG_INICIO<<1)			; Se envia el mensaje de inicio
000045 e0e0                      	ldi   zl, LOW(DIR_MSG_INICIO<<1)
000046 d743                      	rcall send_msg
                                 
000047 d569                      	rcall detectar_perturbacion					; Esta funcin espera a que haya una perturbacin para iniciar el proceso
                                 	
000048 e0fe                      	ldi   zh, HIGH(DIR_MSG_ESPERA_VASO<<1)		; Mensaje hasta que se detecta un peso
000049 e1ee                      	ldi   zl, LOW(DIR_MSG_ESPERA_VASO<<1)
00004a d73f                      	rcall send_msg
                                 	
                                 	;rcall detectar_vaso
                                 	;ldi   zh, HIGH(DIR_MSG_CONFIGURACION_1<<1)	; Mensaje para elegir medida
                                 	;ldi   zl, LOW(DIR_MSG_CONFIGURACION_1<<1)
                                 	;rcall send_msg
                                 
                                 main_loop:
00004b 9842                      	cbi   PORTC, PC2							; LEDS de prueba	
00004c 9a43                      	sbi   PORTC, PC3	
00004d d4b2                      	rcall lectura_peso							; lee los datos, le resta el tara y los deja almacenados en r4:r2 
00004e d4fd                      	rcall set_scale								; convierte el dato a gramos
00004f d579                      	rcall detectar_cancelacion					; chequea si el dato leido es mayor a 4096 gramos, en ese caso cancela el proceso
000050 cffa                      	rjmp main_loop
                                 
                                 ;-------------------------------------------------------------------------
                                 ; FUNCIONES
                                 ;-------------------------------------------------------------------------
                                 
                                 ; ----------------------------------------------------------------------
                                 ; INTERRUPCION PARA EL CODIGO DE PRUEBAS
                                 ; hay 3 bytes para mandar por la USART. Z apunta al byte mas significativo.
                                 ; La interrupcion, manda un byte, (comenzando por el maas significativo),
                                 ; si todavia quedan bytes por mandar, sale sin deshabilitar la interrupcion
                                 ; de transmision. Si ya mando los 3, antes de salir la deshabilita.
                                 ; ----------------------------------------------------------------------
                                 ISR_REG_USART_VACIO:
000051 930f                      	push r16
000052 8108                      	ld   r16, Y
000053 95ca                      	dec  yl
000054 9300 00c6                 	sts  UDR0, r16
000056 30c1                      	cpi  yl, 1						;  Z  esta apuntando a r1? Si lo esta haciendo ya se cargaron los 3 bytes
000057 f011                      	breq ISR_REG_USART_VACIO_fin
000058 910f                      	pop  r16
000059 9518                      	reti
                                 ISR_REG_USART_VACIO_fin:
00005a 9100 00c1                 	lds  r16, UCSR0B
00005c 7d0f                      	cbr  r16, 1<<UDRIE0
00005d 9300 00c1                 	sts  UCSR0B, r16				; deshabilito interrupciones
00005f 910f                      	pop  r16
000060 9518                      	reti
                                 
                                 ; ----------------------------------------------------------------------
                                 ; DELLAY:
                                 ; dellay de 1 segundo para ver mejor los datos enviados.
                                 ; ----------------------------------------------------------------------
                                 dellay:
000061 934f                      	push r20
000062 935f                      	push r21
000063 936f                      	push r22
                                 
000064 e240                      	ldi  r20, 32
000065 ec58                      dellay_L1: ldi  r21,200
000066 ef6a                      dellay_L2: ldi  r22, 250	
                                 dellay_L3:	
000067 0000                      	nop
000068 0000                      	nop
000069 956a                      	dec  r22
00006a f7e1                      	brne dellay_L3
                                 
00006b 955a                      	dec  r21
00006c f7c9                      	brne dellay_L2
                                 
00006d 954a                      	dec  r20
00006e f7b1                      	brne dellay_L1
                                 	
00006f 916f                      	pop  r22
000070 915f                      	pop  r21
000071 914f                      	pop  r20
                                 	
000072 9508                      	ret
                                 
                                 ; ----------------------------------------------------------------------
                                 ; Delay de 500ns porque el pin E tiene que estar alto ese tiempo
                                 ; ----------------------------------------------------------------------
                                 delay_500ns:
000073 0000                      	nop
000074 0000                      	nop
000075 0000                      	nop
000076 0000                      	nop
000077 0000                      	nop
000078 0000                      	nop
000079 0000                      	nop
00007a 0000                      	nop
00007b 9508                      	ret
                                 
                                 ; -------------------------------------------------------------------------
                                 ; DELAY_100us:
                                 ; funcion de delay de 100 us. 
                                 ; Calculo de delay: (256-VALOR_INICIAL_TCNT0) * PRESCALER / fclk
                                 ; -------------------------------------------------------------------------
                                 
                                 delay_100us:
00007c 930f                      	push r16
                                 
00007d ef08                      	ldi r16, 248
00007e bd06                      	out TCNT0, r16					; se inicializa el contador
                                 	
00007f 2700                      	clr r16
000080 bd04                      	out TCCR0A, r16		
                                 	
000081 e004                      	ldi r16, (1<<CS02)|(0<<CS01)|(0<<CS00)
000082 bd05                      	out TCCR0B, r16					; config: modo normal, con prescaler = 256
                                 delay_100us_loop:
000083 9ba8                      	sbis TIFR0, TOV0
000084 cffe                      	rjmp delay_100us_loop
000085 2700                      	clr  r16
000086 bd05                      	out  TCCR0B, r16				; se apaga el timer
000087 9aa8                      	sbi  TIFR0, TOV0				; se setea el flag TOV0 para dejarlo en 0
                                 
000088 910f                      	pop r16
000089 9508                      	ret
                                 
                                 ; -------------------------------------------------------------------------
                                 ; DELAY_3MS:
                                 ; funcion de delay de 3 ms. 
                                 ; Calculo de delay: (256-VALOR_INICIAL_TCNT0) * PRESCALER / fclk
                                 ; -------------------------------------------------------------------------
                                 delay_3ms:
00008a 930f                      	push r16
                                 
00008b e405                      	ldi r16, 69
00008c bd06                      	out TCNT0, r16					; se inicializa el contador
                                 	
00008d 2700                      	clr r16
00008e bd04                      	out TCCR0A, r16		
                                 	
00008f e004                      	ldi r16, (1<<CS02)|(0<<CS01)|(0<<CS00)
000090 bd05                      	out TCCR0B, r16					; config: modo normal, con prescaler = 256
                                 delay_3ms_loop:
000091 9ba8                      	sbis TIFR0, TOV0
000092 cffe                      	rjmp delay_3ms_loop
000093 2700                      	clr  r16
000094 bd05                      	out  TCCR0B, r16				; se apaga el timer
000095 9aa8                      	sbi  TIFR0, TOV0				; se setea el flag TOV0 para dejarlo en 0
                                 
000096 910f                      	pop r16
000097 9508                      	ret
                                 
                                 ; -------------------------------------------------------------------------
                                 ; DELAY_4s:
                                 ; funcion que activa un delay de 4 seg, que es el tiempo que tendra el 
                                 ; usuario para ir cambiando de medida de vaso.
                                 ; -------------------------------------------------------------------------
                                 delay_4s:
000098 930f                      	push  r16
                                 
000099 2700                      	clr   r16							
00009a bd06                      	out   TCNT0, r16					; se inicializa el contador en 0 	
                                 
00009b bd04                      	out   TCCR0A, r16					; config: modo normal, OC0A y OC0B desconectados
                                 	
00009c e005                      	ldi   r16, (1<<CS02)|(0<<CS01)|(1<<CS00)
00009d bd05                      	out   TCCR0B, r16					; config: modo normal, con prescaler = 1024
                                 
00009e e001                      	ldi  r16, (1<<TOIE0)				; se activa la interrupcion por overflow
00009f 9300 006e                 	sts  TIMSK0, r16
                                 
0000a1 ef24                      	ldi  r18, 244						; se inicializa el contador para el delay de 4 s
0000a2 910f                      	pop  r16
0000a3 9508                      	ret
                                 
                                 ;-------------------------------------------------------------------------
                                 ; DETECTA_VASO:
                                 ; Se tiene en cuenta que un vaso de virdio pesa aproximadamente 200gr. 
                                 ; La funcion lee un dato y compara con el valor minimo de un vaso, 
                                 ; cuando detecta este valor se fija que en la siguiente lectura
                                 ; el valor sea el mismo. Guarda ese valor en VASO_H VASO_L y setea la tara. 
                                 ;-------------------------------------------------------------------------
                                 .equ VASO_MINIMO = 200
                                 
                                 detectar_vaso: 
0000a4 930f                      	push  r16
                                 
0000a5 ec08                      	ldi   r16, VASO_MINIMO				; peso aproximado de un vaso de vidrio
                                 
                                 detectar_vaso_lectura:
0000a6 d459                      	rcall lectura_peso					
0000a7 d4a4                      	rcall set_scale						; lee un dato y lo escala
0000a8 d520                      	rcall detectar_cancelacion
0000a9 2044                      	tst   DATO_H						
0000aa f411                      	brne  detectar_vaso_verificacion					
0000ab 1620                      	cp    DATO_L, r16					; compara el peso leido con el peso estandar de un vaso			
0000ac f3c8                      	brlo  detectar_vaso_lectura			; si no detecta un cambio vuelve a leer un peso
                                 	
                                 
                                 detectar_vaso_verificacion:				; la balanza envia 10 muestras por segundo por lo que la siguiente muestra sera a los 10 ms de la anterior
0000ad 2c82                      	mov   VASO_L, DATO_L
0000ae 2ca4                      	mov   VASO_H, DATO_H
0000af d450                      	rcall lectura_peso					
0000b0 d49b                      	rcall set_scale						; lee un dato y lo escala
0000b1 d517                      	rcall detectar_cancelacion
0000b2 144a                      	cp    DATO_H, VASO_H				; compara el peso leido con el peso estandar de un vaso			
0000b3 f791                      	brne  detectar_vaso_lectura		
0000b4 1428                      	cp    DATO_L, VASO_L				; compara el peso leido con el peso estandar de un vaso			
0000b5 f781                      	brne  detectar_vaso_lectura	
                                 	
0000b6 e0fe                      	ldi   zh, HIGH(DIR_MSG_AGUARDE<<1)	; Mensaje hasta que se setea la tara
0000b7 e2ee                      	ldi   zl, LOW(DIR_MSG_AGUARDE<<1)
0000b8 d6d1                      	rcall send_msg
                                 
0000b9 d46d                      	rcall set_tara						; setea la tara ahora con el vaso puesto
                                 	
0000ba 910f                      	pop   r16
0000bb 9508                      	ret
                                 
                                 ;-------------------------------------------------------------------------
                                 ; CONFIGURAR_MEDIDA:
                                 ; Se espera 3 segundos a que el usuario golpee 2 veces para cambiar la medida
                                 ;-------------------------------------------------------------------------
                                 
                                 
                                 .def    MEDIDA_L = r11
                                 .def    MEDIDA_H = r12
                                 
                                 configurar_medida:
0000bc 930f                      	push r16
0000bd 931f                      	push r17
0000be 932f                      	push r18
0000bf 93ef                      	push zl
0000c0 93ff                      	push zh
                                 
0000c1 ef1f                      	ldi  r17, 0xFF
                                 
                                 configurar_medida_init:
0000c2 e5e8                      	ldi  zl, LOW(MEDIDA_PINTA<<1)				; Se inicializa en la medida pinta
0000c3 e0fe                      	ldi  zh, HIGH(MEDIDA_PINTA<<1)
                                 
                                 configurar_medida_loop:
0000c4 90b5                      	lpm  MEDIDA_L, Z+					; se guarda la medida seleccionada
0000c5 90c5                      	lpm  MEDIDA_H, Z+ 
                                 	
0000c6 16b1                      	cp   MEDIDA_L, r17					; si el siguiente valor es 0xFF, ya se recorrieron las 3 medidas
0000c7 f3d1                      	breq configurar_medida_init
                                 	
0000c8 d6c1                      	rcall send_msg						; envia el mensaje correspondiente a la medida cargada
                                 		
0000c9 dfce                      	rcall delay_4s						; inicializa el delay de 4 seg
                                 	
0000ca d4e6                      	rcall detectar_perturbacion			
                                 	
0000cb e001                      	ldi  r16, (1<<TOIE0)				; se desactiva la interrupcion por overflow
0000cc 9300 006e                 	sts  TIMSK0, r16
0000ce cff5                      	rjmp  configurar_medida_loop
                                 
                                 configurar_medida_fin:					; si pasaron 4 seg, de la subrutina de interrupcion se vuelve aqui
0000cf e000                      	ldi   r16, (0<<CS02)|(0<<CS01)|(0<<CS00)
0000d0 bd05                      	out   TCCR0B, r16					; config: se apaga el timer
                                 
0000d1 e000                      	ldi  r16, (0<<TOIE0)				; se desactiva la interrupcion por overflow
0000d2 9300 006e                 	sts  TIMSK0, r16
                                 	
0000d4 9478                      	sei								
                                 
0000d5 91ff                      	pop   zh
0000d6 91ef                      	pop   zl
0000d7 912f                      	pop   r18
0000d8 911f                      	pop   r17
0000d9 910f                      	pop   r16
0000da 9508                      	ret	
                                 
                                 
                                 ;-------------------------------------------------------------------------
                                 ; INT_TIMER0_OVF:
                                 ; 
                                 ;-------------------------------------------------------------------------
                                 INT_TIMER0_OVF:
0000db 952a                      	dec  r18
0000dc f391                      	breq configurar_medida_fin					; si el contador llego a 0, pasaron 4 segundos
0000dd 9518                      	reti
                                 
                                 
                                 
                                 
                                 
                                 
                                 
                                 
                                 
                                 


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega328P" register use summary:
x  :   0 y  :   1 z  :   3 r0 :   3 r1 :   3 r2 :  11 r3 :  13 r4 :  13 
r5 :   3 r6 :   3 r7 :   3 r8 :   3 r9 :   2 r10:   4 r11:   2 r12:   1 
r13:   0 r14:   0 r15:   0 r16: 129 r17:  42 r18:  16 r19:  12 r20:  15 
r21:   4 r22:   4 r23:   0 r24:   0 r25:   0 r26:   0 r27:   0 r28:   3 
r29:   1 r30:   8 r31:   8 
Registers used: 26 out of 35 (74.3%)

"ATmega328P" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   6 add   :   3 adiw  :   0 and   :   0 
andi  :   4 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   2 brcs  :   1 break :   0 breq  :   6 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   3 brlt  :   0 brmi  :   0 
brne  :  13 brpl  :   1 brsh  :   3 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 call  :   0 cbi   :  16 cbr   :   1 
clc   :   0 clh   :   0 cli   :   0 cln   :   0 clr   :  21 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   2 cp    :  10 cpc   :   0 
cpi   :   4 cpse  :   0 dec   :  11 eor   :   0 fmul  :   0 fmuls :   0 
fmulsu:   0 icall :   0 ijmp  :   0 in    :   0 inc   :   3 jmp   :   3 
ld    :   1 ldd   :   0 ldi   :  50 lds   :   2 lpm   :   3 lsl   :   1 
lsr   :   2 mov   :  18 movw  :   0 mul   :   3 muls  :   0 mulsu :   0 
neg   :   1 nop   :  18 or    :   0 ori   :   0 out   :  19 pop   :  38 
push  :  36 rcall :  51 ret   :  20 reti  :   3 rjmp  :   9 rol   :   0 
ror   :   5 sbc   :   2 sbci  :   0 sbi   :  19 sbic  :   3 sbis  :   2 
sbiw  :   0 sbr   :   1 sbrc  :   0 sbrs  :   0 sec   :   0 seh   :   0 
sei   :   2 sen   :   0 ser   :   0 ses   :   0 set   :   0 sev   :   0 
sez   :   0 sleep :   0 spm   :   0 st    :   0 std   :   0 sts   :  11 
sub   :   1 subi  :   0 swap  :   2 tst   :   2 wdr   :   0 
Instructions used: 47 out of 113 (41.6%)

"ATmega328P" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000f5c    908    234   1142   32768   3.5%
[.dseg] 0x000100 0x000100      0      0      0    2048   0.0%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 0 warnings
