Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: mips.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mips.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mips"
Output Format                      : NGC
Target Device                      : xa6slx4-3-csg225

---- Source Options
Top Module Name                    : mips
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\storeOpt.v" into library work
Parsing module <storeOpt>.
Analyzing Verilog file "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\reg_w.v" into library work
Parsing module <reg_w>.
Analyzing Verilog file "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\reg_m.v" into library work
Parsing module <reg_m>.
Analyzing Verilog file "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\reg_e.v" into library work
Parsing module <reg_e>.
Analyzing Verilog file "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\reg_d.v" into library work
Parsing module <reg_d>.
Analyzing Verilog file "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\mux.v" into library work
Parsing module <mux3_5>.
Parsing module <mux3_32>.
Parsing module <mux4_32>.
Parsing module <mux5_32>.
Analyzing Verilog file "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\ifu.v" into library work
Parsing module <pc>.
Parsing module <im>.
Parsing module <npc>.
Analyzing Verilog file "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\grf.v" into library work
Parsing module <grf>.
Analyzing Verilog file "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\forward.v" into library work
Parsing module <forward>.
Analyzing Verilog file "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\ext.v" into library work
Parsing module <ext>.
Analyzing Verilog file "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\dm.v" into library work
Parsing module <dm>.
Analyzing Verilog file "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\ctrl.v" into library work
Parsing module <ctrl>.
Analyzing Verilog file "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\comp.v" into library work
Parsing module <comp>.
Analyzing Verilog file "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\bw_ext.v" into library work
Parsing module <bw_ext>.
Analyzing Verilog file "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\alu.v" into library work
Parsing module <alu>.
Analyzing Verilog file "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\mips.v" into library work
Parsing module <mips>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mips>.

Elaborating module <pc>.

Elaborating module <im>.
Reading initialization file \"code.txt\".
WARNING:HDLCompiler:1670 - "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\ifu.v" Line 52: Signal <mem> in initial block is partially initialized.

Elaborating module <reg_d>.

Elaborating module <ctrl>.
WARNING:HDLCompiler:91 - "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\ctrl.v" Line 266: Signal <Instr> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\ctrl.v" Line 272: Signal <Instr> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\ctrl.v" Line 286: Signal <Instr> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\ctrl.v" Line 292: Signal <Instr> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:1127 - "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\mips.v" Line 77: Assignment to RegDst_D ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\mips.v" Line 78: Assignment to MemtoReg_D ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\mips.v" Line 79: Assignment to ALUctr_D ignored, since the identifier is never used

Elaborating module <mux5_32>.
WARNING:HDLCompiler:189 - "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\mips.v" Line 81: Size mismatch in connection of port <select>. Formal port size is 3-bit while actual signal size is 2-bit.
WARNING:HDLCompiler:189 - "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\mips.v" Line 83: Size mismatch in connection of port <select>. Formal port size is 3-bit while actual signal size is 2-bit.

Elaborating module <comp>.

Elaborating module <npc>.

Elaborating module <grf>.
"D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\grf.v" Line 51. $display  32'b................................ 5'b..... 32'b................................

Elaborating module <ext>.

Elaborating module <reg_e>.
WARNING:HDLCompiler:1127 - "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\reg_e.v" Line 43: Assignment to RS ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\reg_e.v" Line 44: Assignment to RT ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\mips.v" Line 97: Assignment to RS_E ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\mips.v" Line 106: Assignment to MemtoReg_E ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\mips.v" Line 107: Assignment to ExtOp_E ignored, since the identifier is never used

Elaborating module <mux4_32>.
WARNING:HDLCompiler:189 - "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\mips.v" Line 109: Size mismatch in connection of port <select>. Formal port size is 3-bit while actual signal size is 2-bit.
WARNING:HDLCompiler:189 - "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\mips.v" Line 111: Size mismatch in connection of port <select>. Formal port size is 3-bit while actual signal size is 2-bit.

Elaborating module <alu>.

Elaborating module <mux3_5>.

Elaborating module <reg_m>.
WARNING:HDLCompiler:1127 - "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\mips.v" Line 126: Assignment to RegDst_M ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\mips.v" Line 127: Assignment to MemtoReg_M ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\mips.v" Line 128: Assignment to ExtOp_M ignored, since the identifier is never used

Elaborating module <storeOpt>.

Elaborating module <dm>.
"D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\dm.v" Line 71. $display  32'b................................ 32'b................................ 32'b................................

Elaborating module <reg_w>.
WARNING:HDLCompiler:1127 - "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\mips.v" Line 142: Assignment to RegDst_W ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\mips.v" Line 143: Assignment to MemWrite_W ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\mips.v" Line 144: Assignment to ExtOp_W ignored, since the identifier is never used

Elaborating module <bw_ext>.

Elaborating module <mux3_32>.

Elaborating module <forward>.
WARNING:HDLCompiler:1127 - "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\forward.v" Line 88: Assignment to rd_d ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\forward.v" Line 90: Assignment to rs_m ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\forward.v" Line 91: Assignment to rs_w ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\forward.v" Line 99: Assignment to j_D ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\forward.v" Line 100: Assignment to j_E ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\forward.v" Line 101: Assignment to j_M ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\forward.v" Line 102: Assignment to j_W ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\forward.v" Line 106: Assignment to jr_E ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\forward.v" Line 107: Assignment to jr_M ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\forward.v" Line 108: Assignment to jr_W ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\forward.v" Line 111: Assignment to jalr_D ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\forward.v" Line 112: Assignment to jalr_E ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\forward.v" Line 113: Assignment to jalr_M ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\forward.v" Line 114: Assignment to jalr_W ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\forward.v" Line 117: Assignment to jal_D ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\forward.v" Line 144: Assignment to save_W ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\forward.v" Line 172: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\forward.v" Line 181: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\forward.v" Line 190: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\forward.v" Line 198: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\forward.v" Line 206: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:189 - "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\mips.v" Line 154: Size mismatch in connection of port <ForwardRSD>. Formal port size is 3-bit while actual signal size is 2-bit.
WARNING:Xst:2972 - "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\mips.v" line 68. All outputs of instance <pc_f> of block <pc> are unconnected in block <mips>. Underlying logic will be removed.
WARNING:Xst:2972 - "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\mips.v" line 70. All outputs of instance <im_f> of block <im> are unconnected in block <mips>. Underlying logic will be removed.
WARNING:Xst:2972 - "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\mips.v" line 72. All outputs of instance <reg_d> of block <reg_d> are unconnected in block <mips>. Underlying logic will be removed.
WARNING:Xst:2972 - "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\mips.v" line 77. All outputs of instance <ctrl_d> of block <ctrl> are unconnected in block <mips>. Underlying logic will be removed.
WARNING:Xst:2972 - "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\mips.v" line 81. All outputs of instance <alua_d> of block <mux5_32> are unconnected in block <mips>. Underlying logic will be removed.
WARNING:Xst:2972 - "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\mips.v" line 83. All outputs of instance <alub_d> of block <mux5_32> are unconnected in block <mips>. Underlying logic will be removed.
WARNING:Xst:2972 - "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\mips.v" line 85. All outputs of instance <comp_d> of block <comp> are unconnected in block <mips>. Underlying logic will be removed.
WARNING:Xst:2972 - "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\mips.v" line 87. All outputs of instance <npc_d> of block <npc> are unconnected in block <mips>. Underlying logic will be removed.
WARNING:Xst:2972 - "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\mips.v" line 90. All outputs of instance <grf_d> of block <grf> are unconnected in block <mips>. Underlying logic will be removed.
WARNING:Xst:2972 - "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\mips.v" line 93. All outputs of instance <ext_d> of block <ext> are unconnected in block <mips>. Underlying logic will be removed.
WARNING:Xst:2972 - "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\mips.v" line 95. All outputs of instance <reg_e> of block <reg_e> are unconnected in block <mips>. Underlying logic will be removed.
WARNING:Xst:2972 - "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\mips.v" line 105. All outputs of instance <ctrl_e> of block <ctrl> are unconnected in block <mips>. Underlying logic will be removed.
WARNING:Xst:2972 - "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\mips.v" line 109. All outputs of instance <alua_e> of block <mux4_32> are unconnected in block <mips>. Underlying logic will be removed.
WARNING:Xst:2972 - "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\mips.v" line 111. All outputs of instance <alub_e> of block <mux4_32> are unconnected in block <mips>. Underlying logic will be removed.
WARNING:Xst:2972 - "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\mips.v" line 113. All outputs of instance <alu_e> of block <alu> are unconnected in block <mips>. Underlying logic will be removed.
WARNING:Xst:2972 - "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\mips.v" line 115. All outputs of instance <write_reg> of block <mux3_5> are unconnected in block <mips>. Underlying logic will be removed.
WARNING:Xst:2972 - "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\mips.v" line 117. All outputs of instance <reg_m> of block <reg_m> are unconnected in block <mips>. Underlying logic will be removed.
WARNING:Xst:2972 - "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\mips.v" line 126. All outputs of instance <ctrl_m> of block <ctrl> are unconnected in block <mips>. Underlying logic will be removed.
WARNING:Xst:2972 - "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\mips.v" line 130. All outputs of instance <storeOpt> of block <storeOpt> are unconnected in block <mips>. Underlying logic will be removed.
WARNING:Xst:2972 - "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\mips.v" line 132. All outputs of instance <dm_m> of block <dm> are unconnected in block <mips>. Underlying logic will be removed.
WARNING:Xst:2972 - "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\mips.v" line 135. All outputs of instance <reg_w> of block <reg_w> are unconnected in block <mips>. Underlying logic will be removed.
WARNING:Xst:2972 - "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\mips.v" line 142. All outputs of instance <ctrl_w> of block <ctrl> are unconnected in block <mips>. Underlying logic will be removed.
WARNING:Xst:2972 - "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\mips.v" line 146. All outputs of instance <bw_ext> of block <bw_ext> are unconnected in block <mips>. Underlying logic will be removed.
WARNING:Xst:2972 - "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\mips.v" line 148. All outputs of instance <memreg_mux> of block <mux3_32> are unconnected in block <mips>. Underlying logic will be removed.
WARNING:Xst:2972 - "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\mips.v" line 153. All outputs of instance <forward> of block <forward> are unconnected in block <mips>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mips>.
    Related source file is "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\mips.v".
INFO:Xst:3210 - "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\mips.v" line 77: Output port <RegDst> of the instance <ctrl_d> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\mips.v" line 77: Output port <MemtoReg> of the instance <ctrl_d> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\mips.v" line 77: Output port <ALUctr> of the instance <ctrl_d> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\mips.v" line 77: Output port <ALUSrc> of the instance <ctrl_d> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\mips.v" line 77: Output port <RegWrite> of the instance <ctrl_d> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\mips.v" line 77: Output port <MemWrite> of the instance <ctrl_d> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\mips.v" line 95: Output port <RS_E> of the instance <reg_e> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\mips.v" line 105: Output port <MemtoReg> of the instance <ctrl_e> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\mips.v" line 105: Output port <nPC_sel> of the instance <ctrl_e> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\mips.v" line 105: Output port <ExtOp> of the instance <ctrl_e> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\mips.v" line 105: Output port <RegWrite> of the instance <ctrl_e> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\mips.v" line 105: Output port <MemWrite> of the instance <ctrl_e> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\mips.v" line 126: Output port <RegDst> of the instance <ctrl_m> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\mips.v" line 126: Output port <MemtoReg> of the instance <ctrl_m> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\mips.v" line 126: Output port <nPC_sel> of the instance <ctrl_m> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\mips.v" line 126: Output port <ExtOp> of the instance <ctrl_m> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\mips.v" line 126: Output port <ALUctr> of the instance <ctrl_m> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\mips.v" line 126: Output port <ALUSrc> of the instance <ctrl_m> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\mips.v" line 126: Output port <RegWrite> of the instance <ctrl_m> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\mips.v" line 142: Output port <RegDst> of the instance <ctrl_w> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\mips.v" line 142: Output port <nPC_sel> of the instance <ctrl_w> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\mips.v" line 142: Output port <ExtOp> of the instance <ctrl_w> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\mips.v" line 142: Output port <ALUctr> of the instance <ctrl_w> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\mips.v" line 142: Output port <ALUSrc> of the instance <ctrl_w> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Tasks\Beihang University\HW\Beihang-University\computer_organization\p5\p5_simple\mips.v" line 142: Output port <MemWrite> of the instance <ctrl_w> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <mips> synthesized.

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <mips> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mips, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mips.ngc

Primitive and Black Box Usage:
------------------------------

Device utilization summary:
---------------------------

Selected Device : xa6slx4csg225-3 


Slice Logic Utilization: 

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:      0
   Number with an unused Flip Flop:       0  out of      0         
   Number with an unused LUT:             0  out of      0         
   Number of fully used LUT-FF pairs:     0  out of      0         
   Number of unique control sets:         0

IO Utilization: 
 Number of IOs:                           2
 Number of bonded IOBs:                   0  out of    132     0%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
No clock signals found in this design

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 37.00 secs
Total CPU time to Xst completion: 37.60 secs
 
--> 

Total memory usage is 5319492 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   70 (   0 filtered)
Number of infos    :   25 (   0 filtered)

