 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : Add64
Version: U-2022.12-SP7
Date   : Sun Dec 24 15:22:50 2023
****************************************

Operating Conditions: TYPICAL   Library: saed90nm_typ_ht
Wire Load Model Mode: enclosed

  Startpoint: in3[9] (input port clocked by vsysclk)
  Endpoint: s[9] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Add64              8000                  saed90nm_typ_ht
  FA_102             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vsysclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  in3[9] (in)                              0.00       0.20 r
  Adder3333[9].add/in3 (FA_102)            0.00       0.20 r
  Adder3333[9].add/U3/Q (XOR2X1)           0.22       0.42 f
  Adder3333[9].add/U1/Q (XOR2X1)           0.23       0.65 f
  Adder3333[9].add/s (FA_102)              0.00       0.65 f
  s[9] (out)                               0.22       0.87 f
  data arrival time                                   0.87

  clock vsysclk (rise edge)                2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.50       1.50
  data required time                                  1.50
  -----------------------------------------------------------
  data required time                                  1.50
  data arrival time                                  -0.87
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: in3[8] (input port clocked by vsysclk)
  Endpoint: s[8] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Add64              8000                  saed90nm_typ_ht
  FA_103             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vsysclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  in3[8] (in)                              0.00       0.20 r
  Adder3333[8].add/in3 (FA_103)            0.00       0.20 r
  Adder3333[8].add/U3/Q (XOR2X1)           0.22       0.42 f
  Adder3333[8].add/U1/Q (XOR2X1)           0.23       0.65 f
  Adder3333[8].add/s (FA_103)              0.00       0.65 f
  s[8] (out)                               0.22       0.87 f
  data arrival time                                   0.87

  clock vsysclk (rise edge)                2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.50       1.50
  data required time                                  1.50
  -----------------------------------------------------------
  data required time                                  1.50
  data arrival time                                  -0.87
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: in3[7] (input port clocked by vsysclk)
  Endpoint: s[7] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Add64              8000                  saed90nm_typ_ht
  FA_104             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vsysclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  in3[7] (in)                              0.00       0.20 r
  Adder3333[7].add/in3 (FA_104)            0.00       0.20 r
  Adder3333[7].add/U3/Q (XOR2X1)           0.22       0.42 f
  Adder3333[7].add/U1/Q (XOR2X1)           0.23       0.65 f
  Adder3333[7].add/s (FA_104)              0.00       0.65 f
  s[7] (out)                               0.22       0.87 f
  data arrival time                                   0.87

  clock vsysclk (rise edge)                2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.50       1.50
  data required time                                  1.50
  -----------------------------------------------------------
  data required time                                  1.50
  data arrival time                                  -0.87
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: in3[6] (input port clocked by vsysclk)
  Endpoint: s[6] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Add64              8000                  saed90nm_typ_ht
  FA_105             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vsysclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  in3[6] (in)                              0.00       0.20 r
  Adder3333[6].add/in3 (FA_105)            0.00       0.20 r
  Adder3333[6].add/U3/Q (XOR2X1)           0.22       0.42 f
  Adder3333[6].add/U1/Q (XOR2X1)           0.23       0.65 f
  Adder3333[6].add/s (FA_105)              0.00       0.65 f
  s[6] (out)                               0.22       0.87 f
  data arrival time                                   0.87

  clock vsysclk (rise edge)                2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.50       1.50
  data required time                                  1.50
  -----------------------------------------------------------
  data required time                                  1.50
  data arrival time                                  -0.87
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: in3[5] (input port clocked by vsysclk)
  Endpoint: s[5] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Add64              8000                  saed90nm_typ_ht
  FA_106             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vsysclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  in3[5] (in)                              0.00       0.20 r
  Adder3333[5].add/in3 (FA_106)            0.00       0.20 r
  Adder3333[5].add/U3/Q (XOR2X1)           0.22       0.42 f
  Adder3333[5].add/U1/Q (XOR2X1)           0.23       0.65 f
  Adder3333[5].add/s (FA_106)              0.00       0.65 f
  s[5] (out)                               0.22       0.87 f
  data arrival time                                   0.87

  clock vsysclk (rise edge)                2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.50       1.50
  data required time                                  1.50
  -----------------------------------------------------------
  data required time                                  1.50
  data arrival time                                  -0.87
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: in3[4] (input port clocked by vsysclk)
  Endpoint: s[4] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Add64              8000                  saed90nm_typ_ht
  FA_107             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vsysclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  in3[4] (in)                              0.00       0.20 r
  Adder3333[4].add/in3 (FA_107)            0.00       0.20 r
  Adder3333[4].add/U3/Q (XOR2X1)           0.22       0.42 f
  Adder3333[4].add/U1/Q (XOR2X1)           0.23       0.65 f
  Adder3333[4].add/s (FA_107)              0.00       0.65 f
  s[4] (out)                               0.22       0.87 f
  data arrival time                                   0.87

  clock vsysclk (rise edge)                2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.50       1.50
  data required time                                  1.50
  -----------------------------------------------------------
  data required time                                  1.50
  data arrival time                                  -0.87
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: in3[3] (input port clocked by vsysclk)
  Endpoint: s[3] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Add64              8000                  saed90nm_typ_ht
  FA_108             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vsysclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  in3[3] (in)                              0.00       0.20 r
  Adder3333[3].add/in3 (FA_108)            0.00       0.20 r
  Adder3333[3].add/U3/Q (XOR2X1)           0.22       0.42 f
  Adder3333[3].add/U1/Q (XOR2X1)           0.23       0.65 f
  Adder3333[3].add/s (FA_108)              0.00       0.65 f
  s[3] (out)                               0.22       0.87 f
  data arrival time                                   0.87

  clock vsysclk (rise edge)                2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.50       1.50
  data required time                                  1.50
  -----------------------------------------------------------
  data required time                                  1.50
  data arrival time                                  -0.87
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: in3[2] (input port clocked by vsysclk)
  Endpoint: s[2] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Add64              8000                  saed90nm_typ_ht
  FA_109             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vsysclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  in3[2] (in)                              0.00       0.20 r
  Adder3333[2].add/in3 (FA_109)            0.00       0.20 r
  Adder3333[2].add/U3/Q (XOR2X1)           0.22       0.42 f
  Adder3333[2].add/U1/Q (XOR2X1)           0.23       0.65 f
  Adder3333[2].add/s (FA_109)              0.00       0.65 f
  s[2] (out)                               0.22       0.87 f
  data arrival time                                   0.87

  clock vsysclk (rise edge)                2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.50       1.50
  data required time                                  1.50
  -----------------------------------------------------------
  data required time                                  1.50
  data arrival time                                  -0.87
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: in3[1] (input port clocked by vsysclk)
  Endpoint: s[1] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Add64              8000                  saed90nm_typ_ht
  FA_110             ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vsysclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  in3[1] (in)                              0.00       0.20 r
  Adder3333[1].add/in3 (FA_110)            0.00       0.20 r
  Adder3333[1].add/U3/Q (XOR2X1)           0.22       0.42 f
  Adder3333[1].add/U1/Q (XOR2X1)           0.23       0.65 f
  Adder3333[1].add/s (FA_110)              0.00       0.65 f
  s[1] (out)                               0.22       0.87 f
  data arrival time                                   0.87

  clock vsysclk (rise edge)                2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.50       1.50
  data required time                                  1.50
  -----------------------------------------------------------
  data required time                                  1.50
  data arrival time                                  -0.87
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: in3[0] (input port clocked by vsysclk)
  Endpoint: s[0] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Add64              8000                  saed90nm_typ_ht
  FA_47              ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vsysclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  in3[0] (in)                              0.00       0.20 r
  Adder3333[0].add/in3 (FA_47)             0.00       0.20 r
  Adder3333[0].add/U3/Q (XOR2X1)           0.22       0.42 f
  Adder3333[0].add/U1/Q (XOR2X1)           0.23       0.65 f
  Adder3333[0].add/s (FA_47)               0.00       0.65 f
  s[0] (out)                               0.22       0.87 f
  data arrival time                                   0.87

  clock vsysclk (rise edge)                2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.50       1.50
  data required time                                  1.50
  -----------------------------------------------------------
  data required time                                  1.50
  data arrival time                                  -0.87
  -----------------------------------------------------------
  slack (MET)                                         0.63


1
