verilog xil_defaultlib --include "../../../../cnvW1A2.srcs/sources_1/bd/procsys/ipshared/ec67/hdl" --include "../../../../cnvW1A2.srcs/sources_1/bd/procsys/ipshared/5bb9/hdl/verilog" --include "../../../../cnvW1A2.srcs/sources_1/bd/procsys/ipshared/e4d1/hdl" --include "../../../../cnvW1A2.srcs/sources_1/bd/procsys/ipshared/f90c/hdl/verilog" \
"../../../bd/procsys/ip/procsys_zynq_ultra_ps_e_0_0/sim/procsys_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../bd/procsys/ip/procsys_axi_smc_0/bd_0/sim/bd_513a.v" \

sv xil_defaultlib --include "../../../../cnvW1A2.srcs/sources_1/bd/procsys/ipshared/ec67/hdl" --include "../../../../cnvW1A2.srcs/sources_1/bd/procsys/ipshared/5bb9/hdl/verilog" --include "../../../../cnvW1A2.srcs/sources_1/bd/procsys/ipshared/e4d1/hdl" --include "../../../../cnvW1A2.srcs/sources_1/bd/procsys/ipshared/f90c/hdl/verilog" \
"../../../bd/procsys/ip/procsys_axi_smc_0/bd_0/ip/ip_5/sim/bd_513a_s00a2s_0.sv" \
"../../../bd/procsys/ip/procsys_axi_smc_0/bd_0/ip/ip_11/sim/bd_513a_m00s2a_0.sv" \
"../../../bd/procsys/ip/procsys_axi_smc_0/bd_0/ip/ip_12/sim/bd_513a_m00e_0.sv" \
"../../../bd/procsys/ip/procsys_axi_smc_0/bd_0/ip/ip_6/sim/bd_513a_sarn_0.sv" \
"../../../bd/procsys/ip/procsys_axi_smc_0/bd_0/ip/ip_7/sim/bd_513a_srn_0.sv" \
"../../../bd/procsys/ip/procsys_axi_smc_0/bd_0/ip/ip_8/sim/bd_513a_sawn_0.sv" \
"../../../bd/procsys/ip/procsys_axi_smc_0/bd_0/ip/ip_9/sim/bd_513a_swn_0.sv" \
"../../../bd/procsys/ip/procsys_axi_smc_0/bd_0/ip/ip_10/sim/bd_513a_sbn_0.sv" \
"../../../bd/procsys/ip/procsys_axi_smc_0/bd_0/ip/ip_2/sim/bd_513a_s00mmu_0.sv" \
"../../../bd/procsys/ip/procsys_axi_smc_0/bd_0/ip/ip_3/sim/bd_513a_s00tr_0.sv" \
"../../../bd/procsys/ip/procsys_axi_smc_0/bd_0/ip/ip_4/sim/bd_513a_s00sic_0.sv" \

verilog xil_defaultlib --include "../../../../cnvW1A2.srcs/sources_1/bd/procsys/ipshared/ec67/hdl" --include "../../../../cnvW1A2.srcs/sources_1/bd/procsys/ipshared/5bb9/hdl/verilog" --include "../../../../cnvW1A2.srcs/sources_1/bd/procsys/ipshared/e4d1/hdl" --include "../../../../cnvW1A2.srcs/sources_1/bd/procsys/ipshared/f90c/hdl/verilog" \
"../../../bd/procsys/ip/procsys_axi_smc_0/bd_0/ip/ip_0/sim/bd_513a_one_0.v" \
"../../../bd/procsys/ip/procsys_axi_smc_0/sim/procsys_axi_smc_0.v" \
"../../../bd/procsys/sim/procsys.v" \
"../../../bd/procsys/ip/procsys_auto_ds_0/sim/procsys_auto_ds_0.v" \
"../../../bd/procsys/ip/procsys_auto_pc_0/sim/procsys_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
