// (c) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// (c) Copyright 2022-2025 Advanced Micro Devices, Inc. All rights reserved.
// 
// This file contains confidential and proprietary information
// of AMD and is protected under U.S. and international copyright
// and other intellectual property laws.
// 
// DISCLAIMER
// This disclaimer is not a license and does not grant any
// rights to the materials distributed herewith. Except as
// otherwise provided in a valid license issued to you by
// AMD, and to the maximum extent permitted by applicable
// law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
// WITH ALL FAULTS, AND AMD HEREBY DISCLAIMS ALL WARRANTIES
// AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
// BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
// INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
// (2) AMD shall not be liable (whether in contract or tort,
// including negligence, or under any other theory of
// liability) for any loss or damage of any kind or nature
// related to, arising under or in connection with these
// materials, including for any direct, or any indirect,
// special, incidental, or consequential loss or damage
// (including loss of data, profits, goodwill, or any type of
// loss or damage suffered as a result of any action brought
// by a third party) even if such damage or loss was
// reasonably foreseeable or AMD had been advised of the
// possibility of the same.
// 
// CRITICAL APPLICATIONS
// AMD products are not designed or intended to be fail-
// safe, or for use in any application requiring fail-safe
// performance, such as life-support or safety devices or
// systems, Class III medical devices, nuclear facilities,
// applications related to the deployment of airbags, or any
// other applications that could lead to death, personal
// injury, or severe property or environmental damage
// (individually and collectively, "Critical
// Applications"). Customer assumes the sole risk and
// liability of any use of AMD products in Critical
// Applications, subject only to applicable laws and
// regulations governing limitations on product liability.
// 
// THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
// PART OF THIS FILE AT ALL TIMES.
// 
// DO NOT MODIFY THIS FILE.


// IP VLNV: xilinx.com:ip:axi_noc:1.1
// IP Revision: 0

(* X_CORE_INFO = "bd_28ba,Vivado 2024.1" *)
(* CHECK_LICENSE_TYPE = "vitis_design_noc_lpddr4_0,bd_28ba,{}" *)
(* CORE_GENERATION_INFO = "vitis_design_noc_lpddr4_0,bd_28ba,{x_ipProduct=Vivado 2024.1,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=axi_noc,x_ipVersion=1.1,x_ipCoreRevision=0,x_ipLanguage=VERILOG,x_ipSimLanguage=MIXED,Component_Name=vitis_design_noc_lpddr4_0,NUM_SI=0,NUM_HBM_BLI=0,BLI_NAMES= ,NUM_MI=0,NUM_NSI=4,NUM_NMI=0,NUM_CLKS=0,SI_DESTID_PINS= ,BLI_DESTID_PINS= ,SI_SIDEBAND_PINS= ,MI_SIDEBAND_PINS= ,SECURE_SLR_PMC_TRAFFIC=false,HBM_SIDEBAND_PINS= ,SI_USR_INTR_PINS= ,MI_USR_INTR_PINS= ,MI_INFO_PINS= ,SI_NAMES= ,MI_NA\
MES= ,NSI_NAMES= ,NMI_NAMES= ,CLK_NAMES= ,NOC_RD_RATE= ,NOC_WR_RATE= ,NUM_MC=2,NUM_MCP=4,MC_GUI=0,MC_INTERLEAVE_SIZE=128,MC_BOARD_INTRF_EN=true,MC0_FLIPPED_PINOUT=true,MC1_FLIPPED_PINOUT=true,MC2_FLIPPED_PINOUT=false,MC3_FLIPPED_PINOUT=false,MC0_CONFIG_NUM=config26,MC1_CONFIG_NUM=config26,MC2_CONFIG_NUM=config26,MC3_CONFIG_NUM=config26,CH0_DDR4_0_BOARD_INTERFACE=Custom,CH0_DDR4_1_BOARD_INTERFACE=Custom,CH0_DDR4_2_BOARD_INTERFACE=Custom,CH0_DDR4_3_BOARD_INTERFACE=Custom,CH1_DDR4_0_BOARD_INTERFACE\
=Custom,CH1_DDR4_1_BOARD_INTERFACE=Custom,CH1_DDR4_2_BOARD_INTERFACE=Custom,CH1_DDR4_3_BOARD_INTERFACE=Custom,CH0_LPDDR4_0_BOARD_INTERFACE=ch0_lpddr4_c0,CH0_LPDDR4_1_BOARD_INTERFACE=ch0_lpddr4_c1,CH0_LPDDR4_2_BOARD_INTERFACE=Custom,CH0_LPDDR4_3_BOARD_INTERFACE=Custom,CH1_LPDDR4_0_BOARD_INTERFACE=ch1_lpddr4_c0,CH1_LPDDR4_1_BOARD_INTERFACE=ch1_lpddr4_c1,CH1_LPDDR4_2_BOARD_INTERFACE=Custom,CH1_LPDDR4_3_BOARD_INTERFACE=Custom,sys_clk0_BOARD_INTERFACE=lpddr4_sma_clk1,sys_clk1_BOARD_INTERFACE=lpddr4_s\
ma_clk2,sys_clk2_BOARD_INTERFACE=Custom,sys_clk3_BOARD_INTERFACE=Custom,HBM_NUM_CHNL=0,HBM_START_CHNL=0,HBM_START_PHYSICAL_CHNL=-1,HBM_STACKS=0,HBM_CHNL_PARAM=0,HBM_CTRL_PHY_MODE=Controller_and_Physical_Layer,HBM_NUM_PHY=0,HBM_START_PHY=0,HBM_MEM_BACKDOOR_WRITE=false,HBM_MEM_INIT_MODE=INIT_0,HBM_MEM_INIT_FILE=no_file_loaded,HBM_REF_CLK_SELECTION=Internal,HBM_EXT_REFCLK_IO_STANDARD=NONE,HBM_CHNL_EN_0=false,HBM_CHNL_EN_1=false,HBM_CHNL_EN_2=false,HBM_CHNL_EN_3=false,HBM_CHNL_EN_4=false,HBM_CHNL_EN\
_5=false,HBM_CHNL_EN_6=false,HBM_CHNL_EN_7=false,HBM_CHNL_EN_8=false,HBM_CHNL_EN_9=false,HBM_CHNL_EN_10=false,HBM_CHNL_EN_11=false,HBM_CHNL_EN_12=false,HBM_CHNL_EN_13=false,HBM_CHNL_EN_14=false,HBM_CHNL_EN_15=false,HBM_AUTO_POPULATE=yes,HBM_MEMORY_FREQ0=1600,HBM_REF_CLK_FREQ0=100.000,HBM_MEMORY_FREQ1=1600,HBM_REF_CLK_FREQ1=100.000,HBM_STACK0_CONFIG=0,HBM_CHNL0_CONFIG= ,HBM_CHNL1_CONFIG= ,HBM_CHNL2_CONFIG= ,HBM_CHNL3_CONFIG= ,HBM_CHNL4_CONFIG= ,HBM_CHNL5_CONFIG= ,HBM_CHNL6_CONFIG= ,HBM_CHNL7_CONF\
IG= ,HBM_CHNL8_CONFIG= ,HBM_CHNL9_CONFIG= ,HBM_CHNL10_CONFIG= ,HBM_CHNL11_CONFIG= ,HBM_CHNL12_CONFIG= ,HBM_CHNL13_CONFIG= ,HBM_CHNL14_CONFIG= ,HBM_CHNL15_CONFIG= ,HBM_AP_BASE_CONFIG=HBM_CHNL0_CONFIG,HBM_DENSITY_PER_CHNL=NA,HBM_PHY_EN_0=false,HBM_PHY_EN_1=false,HBM_PHY_EN_2=false,HBM_PHY_EN_3=false,HBM_PHY_EN_4=false,HBM_PHY_EN_5=false,HBM_PHY_EN_6=false,HBM_PHY_EN_7=false,HBM_PHY_EN_8=false,HBM_PHY_EN_9=false,HBM_PHY_EN_10=false,HBM_PHY_EN_11=false,HBM_PHY_EN_12=false,HBM_PHY_EN_13=false,HBM_PHY\
_EN_14=false,HBM_PHY_EN_15=false,HBM_FCV_PARAM=Disable,HBM_MEMORY_MODEL=xilinx_responder,HBM_PHYIO_CNTRL_BLOCK=false,HBM_ST0_EN=false,HBM_ST1_EN=false,HBM_SIMULATION_MODE=BFM,HBM_DFI_CLK_DIV2_EN=false,HBM_HPLL_TEST_PORTS_EN=false,HBM_PHY_DEBUG_PORTS_EN=false,HBM_GBL_REF_RST_EN=false,HBM_VNC_EN=false,HBM_OVERWRITE_PORTCONTROL_REG=false,MC_NAME=MC,LOGO_FILE=data/noc_mc.png,CONTROLLERTYPE=LPDDR4_SDRAM,USER_NPI_REG_MC_NSU_0_ING=0x01132400,USER_NPI_REG_MC_NSU_0_EGR=0x00134012,USER_NPI_REG_MC_NSU_0_R_\
EGR=0x01010100,USER_NPI_REG_MC_NSU_0_W_EGR=0x00010100,USER_NPI_REG_MC_NSU_1_ING=0x01132400,USER_NPI_REG_MC_NSU_1_EGR=0x00134012,USER_NPI_REG_MC_NSU_1_R_EGR=0x01010100,USER_NPI_REG_MC_NSU_1_W_EGR=0x00010100,USER_NPI_REG_MC_NSU_2_ING=0x01132400,USER_NPI_REG_MC_NSU_2_EGR=0x00134012,USER_NPI_REG_MC_NSU_2_R_EGR=0x01010100,USER_NPI_REG_MC_NSU_2_W_EGR=0x00010100,USER_NPI_REG_MC_NSU_3_ING=0x01132400,USER_NPI_REG_MC_NSU_3_EGR=0x00134012,USER_NPI_REG_MC_NSU_3_R_EGR=0x01010100,USER_NPI_REG_MC_NSU_3_W_EGR=0\
x00010100,MC_XPLL_MODE=VarRxVarTx,MC_XPLL_CLKOUT1_PH_CTRL=0x3,MC_XPLL_CLKOUT2_PH_CTRL=0x1,MC_XPLL_DSKW_DLY1=12,MC_XPLL_DSKW_DLY2=15,MC_XPLL_DSKW_DLY_EN1=TRUE,MC_XPLL_DSKW_DLY_EN2=TRUE,MC_XPLL_DSKW_DLY_PATH1=FALSE,MC_XPLL_DSKW_DLY_PATH2=TRUE,MC_XPLL_CLKOUT1_PHASE=0.000,MC_XPLL_CLKOUT1_PERIOD=1024,MC_XPLL_DIV4_CLKOUT12=TRUE,MC_XPLL_DIV4_CLKOUT3=TRUE,MC_XPLL_CLKOUTPHY_CASCIN_EN=TRUE,MC_XPLL_CLKOUTPHY_CASCOUT_EN=FALSE,MC_XPLL_DESKEW_MUXIN_SEL=TRUE,MC_XPLL_DESKEW2_MUXIN_SEL=TRUE,MC_XPLL_CLKOUT2_PHASE\
=0.0,MC_REG_RD_DRR_TKN_P0=0x00040404,MC_REG_RD_DRR_TKN_P1=0x00040404,MC_REG_RD_DRR_TKN_P2=0x00040404,MC_REG_RD_DRR_TKN_P3=0x00040404,MC_REG_WR_DRR_TKN_P0=0x00000404,MC_REG_WR_DRR_TKN_P1=0x00000404,MC_REG_WR_DRR_TKN_P2=0x00000404,MC_REG_WR_DRR_TKN_P3=0x00000404,MC_REG_QOS0=0x000F00F0,MC_REG_QOS1=0x00200804,MC_REG_QOS2=0x00000802,MC_REG_QOS_TIMEOUT0=0x01084210,MC_REG_QOS_TIMEOUT1=0xFFFFFFFF,MC_REG_QOS_TIMEOUT2=0x000000FF,MC_REG_RATE_CTRL_SCALE=0x00000000,MC_REG_P0_LLR_RATE_CTRL=0x003FFC0F,MC_REG_P\
0_ISR_RATE_CTRL=0x003FFC0F,MC_REG_P0_BER_RATE_CTRL=0x003FFC0F,MC_REG_P0_ISW_RATE_CTRL=0x003FFC0F,MC_REG_P0_BEW_RATE_CTRL=0x003FFC0F,MC_REG_P1_LLR_RATE_CTRL=0x003FFC0F,MC_REG_P1_ISR_RATE_CTRL=0x003FFC0F,MC_REG_P1_BER_RATE_CTRL=0x003FFC0F,MC_REG_P1_ISW_RATE_CTRL=0x003FFC0F,MC_REG_P1_BEW_RATE_CTRL=0x003FFC0F,MC_REG_P2_LLR_RATE_CTRL=0x003FFC0F,MC_REG_P2_ISR_RATE_CTRL=0x003FFC0F,MC_REG_P2_BER_RATE_CTRL=0x003FFC0F,MC_REG_P2_ISW_RATE_CTRL=0x003FFC0F,MC_REG_P2_BEW_RATE_CTRL=0x003FFC0F,MC_REG_P3_LLR_RATE\
_CTRL=0x003FFC0F,MC_REG_P3_ISR_RATE_CTRL=0x003FFC0F,MC_REG_P3_BER_RATE_CTRL=0x003FFC0F,MC_REG_P3_ISW_RATE_CTRL=0x003FFC0F,MC_REG_P3_BEW_RATE_CTRL=0x003FFC0F,MC_REG_CMDQ_CTRL0=0x01084210,MC_REG_CMDQ_CTRL1=0x01084210,MC_REG_CMDQ_LLR_RATE_CTRL=0x003FFC0F,MC_REG_CMDQ_ISR_RATE_CTRL=0x003FFC0F,MC_REG_CMDQ_BER_RATE_CTRL=0x003FFC0F,MC_REG_CMDQ_ISW_RATE_CTRL=0x003FFC0F,MC_REG_CMDQ_BEW_RATE_CTRL=0x003FFC0F,MC_REG_QOS_RATE_CTRL_SCALE=0x00000000,MC_DC_CMD_CREDITS=0x000002A8,MC_EXMON_CLR_EXE=0x00000100,MC_XM\
PU_CTRL=0x0000000B,MC_XMPU_START_LO0=0x00000000,MC_XMPU_START_HI0=0x00000000,MC_XMPU_END_LO0=0x00000000,MC_XMPU_END_HI0=0x00000000,MC_XMPU_MASTER0=0x00000000,MC_XMPU_CONFIG0=0x00000008,MC_XMPU_START_LO1=0x00000000,MC_XMPU_START_HI1=0x00000000,MC_XMPU_END_LO1=0x00000000,MC_XMPU_END_HI1=0x00000000,MC_XMPU_MASTER1=0x00000000,MC_XMPU_CONFIG1=0x00000008,MC_XMPU_START_LO2=0x00000000,MC_XMPU_START_HI2=0x00000000,MC_XMPU_END_LO2=0x00000000,MC_XMPU_END_HI2=0x00000000,MC_XMPU_MASTER2=0x00000000,MC_XMPU_CO\
NFIG2=0x00000008,MC_XMPU_START_LO3=0x00000000,MC_XMPU_START_HI3=0x00000000,MC_XMPU_END_LO3=0x00000000,MC_XMPU_END_HI3=0x00000000,MC_XMPU_MASTER3=0x00000000,MC_XMPU_CONFIG3=0x00000008,MC_XMPU_START_LO4=0x00000000,MC_XMPU_START_HI4=0x00000000,MC_XMPU_END_LO4=0x00000000,MC_XMPU_END_HI4=0x00000000,MC_XMPU_MASTER4=0x00000000,MC_XMPU_CONFIG4=0x00000008,MC_XMPU_START_LO5=0x00000000,MC_XMPU_START_HI5=0x00000000,MC_XMPU_END_LO5=0x00000000,MC_XMPU_END_HI5=0x00000000,MC_XMPU_MASTER5=0x00000000,MC_XMPU_CONF\
IG5=0x00000008,MC_XMPU_START_LO6=0x00000000,MC_XMPU_START_HI6=0x00000000,MC_XMPU_END_LO6=0x00000000,MC_XMPU_END_HI6=0x00000000,MC_XMPU_MASTER6=0x00000000,MC_XMPU_CONFIG6=0x00000008,MC_XMPU_START_LO7=0x00000000,MC_XMPU_START_HI7=0x00000000,MC_XMPU_END_LO7=0x00000000,MC_XMPU_END_HI7=0x00000000,MC_XMPU_MASTER7=0x00000000,MC_XMPU_CONFIG7=0x00000008,MC_XMPU_START_LO8=0x00000000,MC_XMPU_START_HI8=0x00000000,MC_XMPU_END_LO8=0x00000000,MC_XMPU_END_HI8=0x00000000,MC_XMPU_MASTER8=0x00000000,MC_XMPU_CONFIG\
8=0x00000008,MC_XMPU_START_LO9=0x00000000,MC_XMPU_START_HI9=0x00000000,MC_XMPU_END_LO9=0x00000000,MC_XMPU_END_HI9=0x00000000,MC_XMPU_MASTER9=0x00000000,MC_XMPU_CONFIG9=0x00000008,MC_XMPU_START_LO10=0x00000000,MC_XMPU_START_HI10=0x00000000,MC_XMPU_END_LO10=0x00000000,MC_XMPU_END_HI10=0x00000000,MC_XMPU_MASTER10=0x00000000,MC_XMPU_CONFIG10=0x00000008,MC_XMPU_START_LO11=0x00000000,MC_XMPU_START_HI11=0x00000000,MC_XMPU_END_LO11=0x00000000,MC_XMPU_END_HI11=0x00000000,MC_XMPU_MASTER11=0x00000000,MC_XM\
PU_CONFIG11=0x00000008,MC_XMPU_START_LO12=0x00000000,MC_XMPU_START_HI12=0x00000000,MC_XMPU_END_LO12=0x00000000,MC_XMPU_END_HI12=0x00000000,MC_XMPU_MASTER12=0x00000000,MC_XMPU_CONFIG12=0x00000008,MC_XMPU_START_LO13=0x00000000,MC_XMPU_START_HI13=0x00000000,MC_XMPU_END_LO13=0x00000000,MC_XMPU_END_HI13=0x00000000,MC_XMPU_MASTER13=0x00000000,MC_XMPU_CONFIG13=0x00000008,MC_XMPU_START_LO14=0x00000000,MC_XMPU_START_HI14=0x00000000,MC_XMPU_END_LO14=0x00000000,MC_XMPU_END_HI14=0x00000000,MC_XMPU_MASTER14=\
0x00000000,MC_XMPU_CONFIG14=0x00000008,MC_XMPU_START_LO15=0x00000000,MC_XMPU_START_HI15=0x00000000,MC_XMPU_END_LO15=0x00000000,MC_XMPU_END_HI15=0x00000000,MC_XMPU_MASTER15=0x00000000,MC_XMPU_CONFIG15=0x00000008,MC_REG_ADEC0=0x00000000,MC_REG_ADEC1=0x00000000,MC_REG_ADEC2=0x00005000,MC_REG_ADEC3=0x00005000,MC_REG_ADEC4=0x279A5923,MC_REG_ADEC5=0x1349140F,MC_REG_ADEC6=0x185D6554,MC_REG_ADEC7=0x1D71B699,MC_REG_ADEC8=0x030207DE,MC_REG_ADEC9=0x081C6144,MC_REG_ADEC10=0x0D30B289,MC_REG_ADEC11=0x001A284E\
,MC_REG_NSU0_PORT=0x00000000,MC_REG_NSU1_PORT=0x00000000,MC_REG_NSU2_PORT=0x00000000,MC_REG_NSU3_PORT=0x00000000,MC_UB_CLK_MUX=0x00000000,MC_TCK=628,MC_MEMORY_TIMEPERIOD0=512,MC_MEMORY_TIMEPERIOD1=512,MC_OP_TIMEPERIOD0=625,MC_IP_TIMEPERIOD0_FOR_OP=1071,MC_FREQ_SEL=SYS_CLK_FROM_MEMORY_CLK,MC_MEMORY_FREQUENCY1=625,MC_MEMORY_FREQUENCY2=625,MC_INPUT_FREQUENCY0=200.321,MC_INPUTCLK0_PERIOD=4992,MC_INPUT_FREQUENCY1=400.000,MC_INPUTCLK1_PERIOD=2500,MC_SYSTEM_CLOCK=Differential,MC_INTERNAL_SYSCLK_EN=fals\
e,MC_MEMORY_DEVICETYPE=Components,MC_MEMORY_SPEEDGRADE=LPDDR4-4267,MC_COMPONENT_WIDTH=x32,MC_MEM_DEVICE_WIDTH=x32,MC_MAIN_MODULE_NAME=DDRMC_MAIN_0,MC_NOC_MODULE_NAME=DDRMC_NOC_0,MC_MAIN_BASE_ADDR=0xF6150000,MC_NOC_BASE_ADDR=0xF6070000,MC_COMPONENT_DENSITY=16Gb,MC_MEMORY_DENSITY=2GB,MC_MEMORY_DEVICE_DENSITY=16Gb,MC_TCKEMIN=15,MC_TCKE=15,MC_TDQSCK_MIN=1500,MC_TDQSCK_MAX=3500,MC_TDQSS_MIN=0.75,MC_TDQSS_MAX=1.25,MC_TDQS2DQ_MIN=200,MC_TDQS2DQ_MAX=800,MC_TFAW=30000,MC_TFAW_nCK=0,MC_TFAW_DLR=0,MC_TMRD=\
14000,MC_TMRD_div4=10,MC_TMRD_nCK=28,MC_TCMR_MRD=0,MC_TRPRE=1.8,MC_TSTAB=0,MC_INTERNAL_CA_PARITY_EN=FALSE,MC_PARITY=false,MC_PARITYLATENCY=0,MC_REGVAL_COMPARE=false,MC_F1_PARITYLATENCY=0,MC_TPAR_ALERT_ON=0,MC_F1_TPAR_ALERT_ON=0,MC_TPAR_ALERT_PW_MAX=0,MC_F1_TPAR_ALERT_PW_MAX=0,MC_TPDM_RD=0,MC_F1_TPDM_RD=0,MC_RCD_PARITY=false,MC_TRAS=42000,MC_TRAS_nCK=83,MC_TRCD=18000,MC_TRCD_nCK=36,MC_F1_TRCD_nCK=0,MC_TREFI=3904000,MC_TRFC=0,MC_TRP=0,MC_SILICON_REVISION=NA,MC_TOSCO=40000,MC_TOSCO_nCK=79,MC_TRPST=\
0.4,MC_TWPRE=1.8,MC_TWPST=0.4,MC_TRRD_S=0,MC_TRRD_S_nCK=1,MC_TRRD_L=0,MC_TRRD_L_nCK=1,MC_TRRD_DLR=0,MC_TRTP=7500,MC_TRTP_nCK=16,MC_TMOD=0,MC_TMOD_nCK=24,MC_TMPRR=0,MC_TBCW=0,MC_TMRC=0,MC_TWR=18000,MC_TWR_nCK=36,MC_TWTR_S=0,MC_TWTR_L=0,MC_TXPR=0,MC_TXPR_nCK=5,MC_TXPMIN=15,MC_TXP=15,MC_TZQCS=128,MC_TZQCS_ITVL=0,MC_TZQ_START_ITVL=1000000000,MC_TZQINIT=1024,MC_TZQLAT=30000,MC_TZQLAT_div4=15,MC_TZQLAT_nCK=59,MC_TMRW=10000,MC_TMRW_div4=10,MC_TMRW_nCK=20,MC_TMRR=8,MC_TCCD_3DS=0,MC_TRTW=350,MC_TREFIPB=4\
88000,MC_TRFCAB=280000,MC_TRFCPB=140000,MC_TPBR2PBR=90000,MC_TRPAB=21000,MC_TRPAB_nCK=42,MC_TRPPB=18000,MC_TRPPB_nCK=36,MC_TRRD=7500,MC_TRRD_nCK=15,MC_TWTR=10000,MC_TWTR_nCK=20,MC_TCCD=8,MC_TCCDMW=32,MC_ZQINTVL=350,MC_RTT=RZQ/6,MC_CLAMSHELL=false,MC_NO_CHANNELS=Dual,MC_DATAWIDTH=32,MC_ROWADDRESSWIDTH=16,MC_COLUMNADDRESSWIDTH=10,MC_BG_WIDTH=0,MC_BA_WIDTH=3,MC_CA_MIRROR=false,MC_RANK=1,MC_STACKHEIGHT=1,MC_SLOT=Single,MC_ECC=false,MC_DDR4_2T=Enable,MC_CHANNEL_INTERLEAVING=false,MC_CH_INTERLEAVING_S\
IZE=NONE,MC_CASLATENCY=36,MC_CASWRITELATENCY=18,MC_ORDERING=Strict,MC_ADDRESSMAP=ROW_COLUMN_BANK,MC_SELFREFRESH=false,MC_SAVERESTORE=false,MC_SIMMODE=BFM,MC_POWERMODES=true,MC_ZQCS_FREQUENCY=true,MC_USERREFRESH=false,MC_LPDDR4_REFRESH_TYPE=ALL_BANK,MC_ADD_CMD_DELAY_EN=Disable,MC_ADD_CMD_DELAY=0,MC_F1_ADD_CMD_DELAY_EN=Disable,MC_F1_ADD_CMD_DELAY=0,MC_ZQCS_PIN=true,MC_SCRUBBING=off,MC_SVFLOW=Disable,MC_SKIPCAL=Disable,MC_FCV_FULLCAL=Disable,MC_PRUNECHIP_SIM_CHANGES=Disable,MC_MEM_ADDRESS_MAP=ROW_C\
OLUMN_BANK,MC_TCCD_S=4,MC_TCCD_L=0,MC_TCCD_L_nCK=5,MC_TRC=63000,MC_REFRESH_RATE=1x,MC_REFRESH_SPEED=1x,MC_TRFC_DLR=0,MC_CORRECT_EN=1,MC_CLA=0,MC_F1_CLA=0,MC_RCD_DELAY=0,MC_F1_RCD_DELAY=0,MC_REGION=0,MC_EN_NPP_MONITOR=1,MC_DISABLE_DATA_CHECK=1,MC_LR_WIDTH=1,MC_CS_WIDTH=1,MC_PRE_DEF_ADDR_MAP_SEL=ROW_BANK_COLUMN,MC_USER_DEFINED_ADDRESS_MAP=16RA-3BA-10CA,MC_ADDR_BIT43=NA,MC_ADDR_BIT42=NA,MC_ADDR_BIT41=NA,MC_ADDR_BIT40=NA,MC_ADDR_BIT39=NA,MC_ADDR_BIT38=NA,MC_ADDR_BIT37=NA,MC_ADDR_BIT36=NA,MC_ADDR_BIT\
35=NA,MC_ADDR_BIT34=NA,MC_ADDR_BIT33=NA,MC_ADDR_BIT32=CH_SEL,MC_ADDR_BIT31=RA15,MC_ADDR_BIT30=RA14,MC_ADDR_BIT29=RA13,MC_ADDR_BIT28=RA12,MC_ADDR_BIT27=RA11,MC_ADDR_BIT26=RA10,MC_ADDR_BIT25=RA9,MC_ADDR_BIT24=RA8,MC_ADDR_BIT23=RA7,MC_ADDR_BIT22=RA6,MC_ADDR_BIT21=RA5,MC_ADDR_BIT20=RA4,MC_ADDR_BIT19=RA3,MC_ADDR_BIT18=RA2,MC_ADDR_BIT17=RA1,MC_ADDR_BIT16=RA0,MC_ADDR_BIT15=BA2,MC_ADDR_BIT14=BA1,MC_ADDR_BIT13=BA0,MC_ADDR_BIT12=CA9,MC_ADDR_BIT11=CA8,MC_ADDR_BIT10=CA7,MC_ADDR_BIT9=CA6,MC_ADDR_BIT8=CA5,MC_\
ADDR_BIT7=NC,MC_ADDR_BIT6=CA4,MC_ADDR_BIT5=CA3,MC_ADDR_BIT4=CA2,MC_ADDR_BIT3=CA1,MC_ADDR_BIT2=CA0,MC_ADDR_BIT1=NC,MC_ADDR_BIT0=NC,MC_CHAN_REGION0=DDR_CH1,MC_CHAN_REGION1=NONE,MC_DQ_WIDTH=32,MC_DQS_WIDTH=4,MC_DM_WIDTH=4,MC_CK_WIDTH=0,MC_CKE_WIDTH=0,MC_ADDR_WIDTH=6,MC_BURST_LENGTH=16,MC_ODT_WIDTH=0,MC_NUM_CK=1,MC_LP4_PIN_EFFICIENT=false,MC_CH0_LP4_CHA_ENABLE=true,MC_CH0_LP4_CHB_ENABLE=true,MC_CH1_LP4_CHA_ENABLE=true,MC_CH1_LP4_CHB_ENABLE=true,MC_LP4_DQ_A_WIDTH=16,MC_LP4_DQ_B_WIDTH=16,MC_LP4_DQS_A_\
WIDTH=2,MC_LP4_DQS_B_WIDTH=2,MC_LP4_DMI_A_WIDTH=2,MC_LP4_DMI_B_WIDTH=2,MC_LP4_CA_A_WIDTH=6,MC_LP4_CA_B_WIDTH=6,MC_LP4_CKT_A_WIDTH=1,MC_LP4_CKT_B_WIDTH=1,MC_LP4_CKE_A_WIDTH=1,MC_LP4_CKE_B_WIDTH=1,MC_LP4_CS_A_WIDTH=1,MC_LP4_CS_B_WIDTH=1,MC_LP4_RESETN_WIDTH=1,MC_TEMP_DIR_DELETE=TRUE,MC_TFAWMIN=30000,MC_TMRDMIN=14000,MC_TRASMIN=42000,MC_TRCDMIN=18000,MC_TRPMIN=0,MC_TRCMIN=0,MC_TRRD_S_MIN=0,MC_TRRD_L_MIN=0,MC_TRTPMIN=7500,MC_TOSCOMIN=40000,MC_TWRMIN=18000,MC_TWTRMIN=10000,MC_TWTR_S_MIN=0,MC_TWTR_L_MI\
N=0,MC_TRFCMIN=0,MC_TCCD_L_MIN=0,MC_TCCD_3DS_MIN=0,MC_TMOD_MIN=0,MC_TRPABMIN=21000,MC_TRPPBMIN=18000,MC_TRRDMIN=7500,MC_TZQCAL=1000000,MC_TZQCAL_div4=489,MC_TZQLATMIN=30000,MC_TMRWMIN=10000,MC_TRFCABMIN=280000,MC_TRFCPBMIN=140000,MC_TPBR2PBRMIN=90000,MC_EN_ECC_SCRUBBING=false,MC_EN_BACKGROUND_SCRUBBING=true,MC_ECC_SCRUB_PERIOD=0x004C4C,MC_PER_RD_INTVL=0,MC_INIT_MEM_USING_ECC_SCRUB=false,MC_IDLE_TIME_ENTR_PWR_DOWN_MODE=0x00000AA,MC_IDLE_TIME_ENTR_SELF_REF_MODE=0x0020000,MC_WRITE_DM_DBI=DM_NO_DBI,\
MC_READ_DBI=false,MC_ATTR_FILE=sidefile.xdc,MC_EN_INTR_RESP=FALSE,MC_EXTENDED_WDQS=TRUE,MC_ODTLon=8,MC_F1_ODTLon=0,MC_TODTon_MIN=3,MC_F1_TODTon_MIN=0,MC_LP4_OPERATING_TEMP=STANDARD,MC_CONFIG_NUM=config26,MC_FREQ_SWITCHING_EN=FALSE,MC_FREQ_PARAM=F0,MC_IP_TIMEPERIOD1=512,MC_OP_TIMEPERIOD1=625,MC_F1_CASLATENCY=36,MC_F1_CASWRITELATENCY=18,MC_F1_TFAW=30000,MC_F1_TFAWMIN=30000,MC_F1_TFAW_nCK=0,MC_F1_TRRD_S=0,MC_F1_TRRD_S_MIN=0,MC_F1_TRRD_L=0,MC_F1_TRRD_L_MIN=0,MC_F1_TRTP=7500,MC_F1_TRTPMIN=7500,MC_F1_\
TRTP_nCK=0,MC_F1_TWTR_S=0,MC_F1_TWTR_S_MIN=0,MC_F1_TWTR_L=0,MC_F1_TWTR_L_MIN=0,MC_F1_TCCD_L=0,MC_F1_TCCD_L_MIN=0,MC_F1_TCCD_3DS=0,MC_F1_TCCD_3DS_MIN=0,MC_F1_TMOD=0,MC_F1_TMOD_MIN=0,MC_F1_TCKEMIN=0,MC_F1_TCKE=0,MC_F1_TXPMIN=0,MC_F1_TXP=0,MC_F1_TMRD=14000,MC_F1_TMRD_nCK=0,MC_F1_TMRDMIN=14000,MC_F1_TRAS=42000,MC_F1_TRAS_nCK=0,MC_F1_TRASMIN=42000,MC_F1_TRCD=18000,MC_F1_TRCDMIN=18000,MC_F1_TRPAB=21000,MC_F1_TRPAB_nCK=0,MC_F1_TRPABMIN=21000,MC_F1_TRPPB=18000,MC_F1_TRPPB_nCK=0,MC_F1_TRPPBMIN=18000,MC_F\
1_TRRD=7500,MC_F1_TRRDMIN=7500,MC_F1_TRRD_nCK=0,MC_F1_TWR=18000,MC_F1_TWR_nCK=0,MC_F1_TWRMIN=18000,MC_F1_TWTR=10000,MC_F1_TWTR_nCK=0,MC_F1_TWTRMIN=10000,MC_F1_TZQLAT=30000,MC_F1_TZQLAT_nCK=0,MC_F1_TZQLATMIN=30000,MC_F1_TMRW=10000,MC_F1_TMRWMIN=10000,MC_F1_TOSCO=0,MC_F1_TOSCO_nCK=0,MC_F1_TOSCOMIN=0,MC_F1_LPDDR4_MR1=0x0000,MC_F1_LPDDR4_MR2=0x0000,MC_F1_LPDDR4_MR3=0x0000,MC_F1_LPDDR4_MR11=0x0000,MC_F1_LPDDR4_MR13=0x00C0,MC_F1_LPDDR4_MR22=0x0000,MC_UBLAZE_APB_INTF=FALSE,MC_REF_AND_PER_CAL_INTF=FALSE\
,MC_DDR4_CTLE=000,MC_READ_BANDWIDTH=6400.000,MC_WRITE_BANDWIDTH=6400.000,MC_ECC_SCRUB_SIZE=4096,MC_IBUFDISABLE=false,MC_DDR_INIT_TIMEOUT=0x00036330,MC_EN_PERF_STATS=false,MC_XLNX_RESPONDER=true,MC_VNC_ENABLE=FALSE,MC_DEVICE_TYPE=S80,MC_NETLIST_SIMULATION=false,MC_DDR4_MIGRATION=false,MC_CH0_DDR4_CK_SKEW_0=0,MC_CH0_DDR4_CK_SKEW_1=0,MC_CH0_DDR4_CK_SKEW_2=0,MC_CH0_DDR4_CK_SKEW_3=0,MC_CH0_DDR4_ADDR_SKEW_0=0,MC_CH0_DDR4_ADDR_SKEW_1=0,MC_CH0_DDR4_ADDR_SKEW_2=0,MC_CH0_DDR4_ADDR_SKEW_3=0,MC_CH0_DDR4_ADD\
R_SKEW_4=0,MC_CH0_DDR4_ADDR_SKEW_5=0,MC_CH0_DDR4_ADDR_SKEW_6=0,MC_CH0_DDR4_ADDR_SKEW_7=0,MC_CH0_DDR4_ADDR_SKEW_8=0,MC_CH0_DDR4_ADDR_SKEW_9=0,MC_CH0_DDR4_ADDR_SKEW_10=0,MC_CH0_DDR4_ADDR_SKEW_11=0,MC_CH0_DDR4_ADDR_SKEW_12=0,MC_CH0_DDR4_ADDR_SKEW_13=0,MC_CH0_DDR4_ADDR_SKEW_14=0,MC_CH0_DDR4_ADDR_SKEW_15=0,MC_CH0_DDR4_ADDR_SKEW_16=0,MC_CH0_DDR4_ADDR_SKEW_17=0,MC_CH0_DDR4_BA_SKEW_0=0,MC_CH0_DDR4_BA_SKEW_1=0,MC_CH0_DDR4_BG_SKEW_0=0,MC_CH0_DDR4_BG_SKEW_1=0,MC_CH0_DDR4_CS_SKEW_0=0,MC_CH0_DDR4_CS_SKEW_1=0\
,MC_CH0_DDR4_CS_SKEW_2=0,MC_CH0_DDR4_CS_SKEW_3=0,MC_CH0_DDR4_CKE_SKEW_0=0,MC_CH0_DDR4_CKE_SKEW_1=0,MC_CH0_DDR4_CKE_SKEW_2=0,MC_CH0_DDR4_CKE_SKEW_3=0,MC_CH0_DDR4_ACT_SKEW=0,MC_CH0_DDR4_PAR_SKEW=0,MC_CH0_DDR4_ODT_SKEW_0=0,MC_CH0_DDR4_ODT_SKEW_1=0,MC_CH0_DDR4_ODT_SKEW_2=0,MC_CH0_DDR4_ODT_SKEW_3=0,MC_CH0_DDR4_LR_SKEW_0=0,MC_CH0_DDR4_LR_SKEW_1=0,MC_CH0_DDR4_LR_SKEW_2=0,MC_CH1_DDR4_CK_SKEW_0=0,MC_CH1_DDR4_CK_SKEW_1=0,MC_CH1_DDR4_CK_SKEW_2=0,MC_CH1_DDR4_CK_SKEW_3=0,MC_CH1_DDR4_ADDR_SKEW_0=0,MC_CH1_DDR4\
_ADDR_SKEW_1=0,MC_CH1_DDR4_ADDR_SKEW_2=0,MC_CH1_DDR4_ADDR_SKEW_3=0,MC_CH1_DDR4_ADDR_SKEW_4=0,MC_CH1_DDR4_ADDR_SKEW_5=0,MC_CH1_DDR4_ADDR_SKEW_6=0,MC_CH1_DDR4_ADDR_SKEW_7=0,MC_CH1_DDR4_ADDR_SKEW_8=0,MC_CH1_DDR4_ADDR_SKEW_9=0,MC_CH1_DDR4_ADDR_SKEW_10=0,MC_CH1_DDR4_ADDR_SKEW_11=0,MC_CH1_DDR4_ADDR_SKEW_12=0,MC_CH1_DDR4_ADDR_SKEW_13=0,MC_CH1_DDR4_ADDR_SKEW_14=0,MC_CH1_DDR4_ADDR_SKEW_15=0,MC_CH1_DDR4_ADDR_SKEW_16=0,MC_CH1_DDR4_ADDR_SKEW_17=0,MC_CH1_DDR4_BA_SKEW_0=0,MC_CH1_DDR4_BA_SKEW_1=0,MC_CH1_DDR4_B\
G_SKEW_0=0,MC_CH1_DDR4_BG_SKEW_1=0,MC_CH1_DDR4_CS_SKEW_0=0,MC_CH1_DDR4_CS_SKEW_1=0,MC_CH1_DDR4_CS_SKEW_2=0,MC_CH1_DDR4_CS_SKEW_3=0,MC_CH1_DDR4_CKE_SKEW_0=0,MC_CH1_DDR4_CKE_SKEW_1=0,MC_CH1_DDR4_CKE_SKEW_2=0,MC_CH1_DDR4_CKE_SKEW_3=0,MC_CH1_DDR4_ACT_SKEW=0,MC_CH1_DDR4_PAR_SKEW=0,MC_CH1_DDR4_ODT_SKEW_0=0,MC_CH1_DDR4_ODT_SKEW_1=0,MC_CH1_DDR4_ODT_SKEW_2=0,MC_CH1_DDR4_ODT_SKEW_3=0,MC_CH1_DDR4_LR_SKEW_0=0,MC_CH1_DDR4_LR_SKEW_1=0,MC_CH1_DDR4_LR_SKEW_2=0,MC_LP4_OVERWRITE_IO_PROP=false,MC_MIN_VLD_CNT_CTRL=\
false,MC_OFFSET_ADDR_FOR_INTLV=None,MC_SHARED_SEGMENTS=0,MC_CAL_MASK_POLL=ENABLE,MC_CH0_LP4_CK_A_SKEW_0=0,MC_CH0_LP4_CK_A_SKEW_1=0,MC_CH0_LP4_CK_A_SKEW_2=0,MC_CH0_LP4_CK_A_SKEW_3=0,MC_CH0_LP4_CK_B_SKEW_0=0,MC_CH0_LP4_CK_B_SKEW_1=0,MC_CH0_LP4_CK_B_SKEW_2=0,MC_CH0_LP4_CK_B_SKEW_3=0,MC_CH0_LP4_CKE_A_SKEW_0=0,MC_CH0_LP4_CKE_A_SKEW_1=0,MC_CH0_LP4_CKE_A_SKEW_2=0,MC_CH0_LP4_CKE_A_SKEW_3=0,MC_CH0_LP4_CKE_B_SKEW_0=0,MC_CH0_LP4_CKE_B_SKEW_1=0,MC_CH0_LP4_CKE_B_SKEW_2=0,MC_CH0_LP4_CKE_B_SKEW_3=0,MC_CH0_LP4_\
CS_A_SKEW_0=0,MC_CH0_LP4_CS_A_SKEW_1=0,MC_CH0_LP4_CS_A_SKEW_2=0,MC_CH0_LP4_CS_A_SKEW_3=0,MC_CH0_LP4_CS_B_SKEW_0=0,MC_CH0_LP4_CS_B_SKEW_1=0,MC_CH0_LP4_CS_B_SKEW_2=0,MC_CH0_LP4_CS_B_SKEW_3=0,MC_CH1_LP4_CK_A_SKEW_0=0,MC_CH1_LP4_CK_A_SKEW_1=0,MC_CH1_LP4_CK_A_SKEW_2=0,MC_CH1_LP4_CK_A_SKEW_3=0,MC_CH1_LP4_CK_B_SKEW_0=0,MC_CH1_LP4_CK_B_SKEW_1=0,MC_CH1_LP4_CK_B_SKEW_2=0,MC_CH1_LP4_CK_B_SKEW_3=0,MC_CH1_LP4_CKE_A_SKEW_0=0,MC_CH1_LP4_CKE_A_SKEW_1=0,MC_CH1_LP4_CKE_A_SKEW_2=0,MC_CH1_LP4_CKE_A_SKEW_3=0,MC_CH1_\
LP4_CKE_B_SKEW_0=0,MC_CH1_LP4_CKE_B_SKEW_1=0,MC_CH1_LP4_CKE_B_SKEW_2=0,MC_CH1_LP4_CKE_B_SKEW_3=0,MC_CH1_LP4_CS_A_SKEW_0=0,MC_CH1_LP4_CS_A_SKEW_1=0,MC_CH1_LP4_CS_A_SKEW_2=0,MC_CH1_LP4_CS_A_SKEW_3=0,MC_CH1_LP4_CS_B_SKEW_0=0,MC_CH1_LP4_CS_B_SKEW_1=0,MC_CH1_LP4_CS_B_SKEW_2=0,MC_CH1_LP4_CS_B_SKEW_3=0,MC_ISOC_READ_TIMEOUT=3,MC_ISOC_WRITE_TIMEOUT=3}" *)
(* DowngradeIPIdentifiedWarnings = "yes" *)
module vitis_design_noc_lpddr4_0 (
  S00_INI_internoc,
  S01_INI_internoc,
  S02_INI_internoc,
  S03_INI_internoc,
  sys_clk0_clk_p,
  sys_clk0_clk_n,
  CH0_LPDDR4_0_dq_a,
  CH0_LPDDR4_0_dq_b,
  CH0_LPDDR4_0_dqs_t_a,
  CH0_LPDDR4_0_dqs_t_b,
  CH0_LPDDR4_0_dqs_c_a,
  CH0_LPDDR4_0_dqs_c_b,
  CH0_LPDDR4_0_ca_a,
  CH0_LPDDR4_0_ca_b,
  CH0_LPDDR4_0_cs_a,
  CH0_LPDDR4_0_cs_b,
  CH0_LPDDR4_0_ck_t_a,
  CH0_LPDDR4_0_ck_t_b,
  CH0_LPDDR4_0_ck_c_a,
  CH0_LPDDR4_0_ck_c_b,
  CH0_LPDDR4_0_cke_a,
  CH0_LPDDR4_0_cke_b,
  CH0_LPDDR4_0_dmi_a,
  CH0_LPDDR4_0_dmi_b,
  CH0_LPDDR4_0_reset_n,
  CH1_LPDDR4_0_dq_a,
  CH1_LPDDR4_0_dq_b,
  CH1_LPDDR4_0_dqs_t_a,
  CH1_LPDDR4_0_dqs_t_b,
  CH1_LPDDR4_0_dqs_c_a,
  CH1_LPDDR4_0_dqs_c_b,
  CH1_LPDDR4_0_ca_a,
  CH1_LPDDR4_0_ca_b,
  CH1_LPDDR4_0_cs_a,
  CH1_LPDDR4_0_cs_b,
  CH1_LPDDR4_0_ck_t_a,
  CH1_LPDDR4_0_ck_t_b,
  CH1_LPDDR4_0_ck_c_a,
  CH1_LPDDR4_0_ck_c_b,
  CH1_LPDDR4_0_cke_a,
  CH1_LPDDR4_0_cke_b,
  CH1_LPDDR4_0_dmi_a,
  CH1_LPDDR4_0_dmi_b,
  CH1_LPDDR4_0_reset_n,
  sys_clk1_clk_p,
  sys_clk1_clk_n,
  CH0_LPDDR4_1_dq_a,
  CH0_LPDDR4_1_dq_b,
  CH0_LPDDR4_1_dqs_t_a,
  CH0_LPDDR4_1_dqs_t_b,
  CH0_LPDDR4_1_dqs_c_a,
  CH0_LPDDR4_1_dqs_c_b,
  CH0_LPDDR4_1_ca_a,
  CH0_LPDDR4_1_ca_b,
  CH0_LPDDR4_1_cs_a,
  CH0_LPDDR4_1_cs_b,
  CH0_LPDDR4_1_ck_t_a,
  CH0_LPDDR4_1_ck_t_b,
  CH0_LPDDR4_1_ck_c_a,
  CH0_LPDDR4_1_ck_c_b,
  CH0_LPDDR4_1_cke_a,
  CH0_LPDDR4_1_cke_b,
  CH0_LPDDR4_1_dmi_a,
  CH0_LPDDR4_1_dmi_b,
  CH0_LPDDR4_1_reset_n,
  CH1_LPDDR4_1_dq_a,
  CH1_LPDDR4_1_dq_b,
  CH1_LPDDR4_1_dqs_t_a,
  CH1_LPDDR4_1_dqs_t_b,
  CH1_LPDDR4_1_dqs_c_a,
  CH1_LPDDR4_1_dqs_c_b,
  CH1_LPDDR4_1_ca_a,
  CH1_LPDDR4_1_ca_b,
  CH1_LPDDR4_1_cs_a,
  CH1_LPDDR4_1_cs_b,
  CH1_LPDDR4_1_ck_t_a,
  CH1_LPDDR4_1_ck_t_b,
  CH1_LPDDR4_1_ck_c_a,
  CH1_LPDDR4_1_ck_c_b,
  CH1_LPDDR4_1_cke_a,
  CH1_LPDDR4_1_cke_b,
  CH1_LPDDR4_1_dmi_a,
  CH1_LPDDR4_1_dmi_b,
  CH1_LPDDR4_1_reset_n
);

(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S00_INI, ADDR_WIDTH 64, INI_STRATEGY auto, COMPUTED_STRATEGY load, R_TRAFFIC_CLASS BEST_EFFORT, W_TRAFFIC_CLASS BEST_EFFORT, R_LATENCY 300, R_RATE_LIMITER 10, W_RATE_LIMITER 10, R_MAX_BURST_LENGTH 256, W_MAX_BURST_LENGTH 256, CONNECTIONS MC_0 { read_bw {128} write_bw {128} read_avg_burst {4} write_avg_burst {4}} , WRITE_BUFFER_SIZE 80, MY_CATEGORY pl" *)
(* X_INTERFACE_INFO = "xilinx.com:interface:inimm:1.0 S00_INI INTERNOC" *)
input wire [0 : 0] S00_INI_internoc;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S01_INI, ADDR_WIDTH 64, INI_STRATEGY auto, COMPUTED_STRATEGY load, R_TRAFFIC_CLASS BEST_EFFORT, W_TRAFFIC_CLASS BEST_EFFORT, R_LATENCY 300, R_RATE_LIMITER 10, W_RATE_LIMITER 10, R_MAX_BURST_LENGTH 256, W_MAX_BURST_LENGTH 256, CONNECTIONS MC_1 { read_bw {5} write_bw {5} read_avg_burst {4} write_avg_burst {4}} , WRITE_BUFFER_SIZE 80, MY_CATEGORY pl" *)
(* X_INTERFACE_INFO = "xilinx.com:interface:inimm:1.0 S01_INI INTERNOC" *)
input wire [0 : 0] S01_INI_internoc;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S02_INI, ADDR_WIDTH 64, INI_STRATEGY auto, COMPUTED_STRATEGY load, R_TRAFFIC_CLASS BEST_EFFORT, W_TRAFFIC_CLASS BEST_EFFORT, R_LATENCY 300, R_RATE_LIMITER 10, W_RATE_LIMITER 10, R_MAX_BURST_LENGTH 256, W_MAX_BURST_LENGTH 256, CONNECTIONS MC_2 { read_bw {5} write_bw {5} read_avg_burst {4} write_avg_burst {4}} , WRITE_BUFFER_SIZE 80, MY_CATEGORY pl" *)
(* X_INTERFACE_INFO = "xilinx.com:interface:inimm:1.0 S02_INI INTERNOC" *)
input wire [0 : 0] S02_INI_internoc;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S03_INI, ADDR_WIDTH 64, INI_STRATEGY auto, COMPUTED_STRATEGY load, R_TRAFFIC_CLASS BEST_EFFORT, W_TRAFFIC_CLASS BEST_EFFORT, R_LATENCY 300, R_RATE_LIMITER 10, W_RATE_LIMITER 10, R_MAX_BURST_LENGTH 256, W_MAX_BURST_LENGTH 256, CONNECTIONS MC_3 { read_bw {5} write_bw {5} read_avg_burst {4} write_avg_burst {4}} , WRITE_BUFFER_SIZE 80, MY_CATEGORY pl" *)
(* X_INTERFACE_INFO = "xilinx.com:interface:inimm:1.0 S03_INI INTERNOC" *)
input wire [0 : 0] S03_INI_internoc;
(* X_INTERFACE_INFO = "xilinx.com:interface:diff_clock:1.0 sys_clk0 CLK_P" *)
input wire [0 : 0] sys_clk0_clk_p;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME sys_clk0, CAN_DEBUG false, FREQ_HZ 200000000, BOARD.ASSOCIATED_PARAM sys_clk0_BOARD_INTERFACE" *)
(* X_INTERFACE_INFO = "xilinx.com:interface:diff_clock:1.0 sys_clk0 CLK_N" *)
input wire [0 : 0] sys_clk0_clk_n;
(* X_INTERFACE_INFO = "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_0 DQ_A" *)
inout wire [15 : 0] CH0_LPDDR4_0_dq_a;
(* X_INTERFACE_INFO = "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_0 DQ_B" *)
inout wire [15 : 0] CH0_LPDDR4_0_dq_b;
(* X_INTERFACE_INFO = "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_0 DQS_T_A" *)
inout wire [1 : 0] CH0_LPDDR4_0_dqs_t_a;
(* X_INTERFACE_INFO = "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_0 DQS_T_B" *)
inout wire [1 : 0] CH0_LPDDR4_0_dqs_t_b;
(* X_INTERFACE_INFO = "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_0 DQS_C_A" *)
inout wire [1 : 0] CH0_LPDDR4_0_dqs_c_a;
(* X_INTERFACE_INFO = "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_0 DQS_C_B" *)
inout wire [1 : 0] CH0_LPDDR4_0_dqs_c_b;
(* X_INTERFACE_INFO = "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_0 CA_A" *)
output wire [5 : 0] CH0_LPDDR4_0_ca_a;
(* X_INTERFACE_INFO = "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_0 CA_B" *)
output wire [5 : 0] CH0_LPDDR4_0_ca_b;
(* X_INTERFACE_INFO = "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_0 CS_A" *)
output wire [0 : 0] CH0_LPDDR4_0_cs_a;
(* X_INTERFACE_INFO = "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_0 CS_B" *)
output wire [0 : 0] CH0_LPDDR4_0_cs_b;
(* X_INTERFACE_INFO = "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_0 CK_T_A" *)
output wire [0 : 0] CH0_LPDDR4_0_ck_t_a;
(* X_INTERFACE_INFO = "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_0 CK_T_B" *)
output wire [0 : 0] CH0_LPDDR4_0_ck_t_b;
(* X_INTERFACE_INFO = "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_0 CK_C_A" *)
output wire [0 : 0] CH0_LPDDR4_0_ck_c_a;
(* X_INTERFACE_INFO = "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_0 CK_C_B" *)
output wire [0 : 0] CH0_LPDDR4_0_ck_c_b;
(* X_INTERFACE_INFO = "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_0 CKE_A" *)
output wire [0 : 0] CH0_LPDDR4_0_cke_a;
(* X_INTERFACE_INFO = "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_0 CKE_B" *)
output wire [0 : 0] CH0_LPDDR4_0_cke_b;
(* X_INTERFACE_INFO = "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_0 DMI_A" *)
inout wire [1 : 0] CH0_LPDDR4_0_dmi_a;
(* X_INTERFACE_INFO = "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_0 DMI_B" *)
inout wire [1 : 0] CH0_LPDDR4_0_dmi_b;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME CH0_LPDDR4_0, CAN_DEBUG false, WRITE_BUFFER_SIZE 80, NOC_ID -1, MY_CATEGORY pl, BOARD.ASSOCIATED_PARAM CH0_LPDDR4_0_BOARD_INTERFACE" *)
(* X_INTERFACE_INFO = "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_0 RESET_N" *)
output wire [0 : 0] CH0_LPDDR4_0_reset_n;
(* X_INTERFACE_INFO = "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_0 DQ_A" *)
inout wire [15 : 0] CH1_LPDDR4_0_dq_a;
(* X_INTERFACE_INFO = "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_0 DQ_B" *)
inout wire [15 : 0] CH1_LPDDR4_0_dq_b;
(* X_INTERFACE_INFO = "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_0 DQS_T_A" *)
inout wire [1 : 0] CH1_LPDDR4_0_dqs_t_a;
(* X_INTERFACE_INFO = "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_0 DQS_T_B" *)
inout wire [1 : 0] CH1_LPDDR4_0_dqs_t_b;
(* X_INTERFACE_INFO = "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_0 DQS_C_A" *)
inout wire [1 : 0] CH1_LPDDR4_0_dqs_c_a;
(* X_INTERFACE_INFO = "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_0 DQS_C_B" *)
inout wire [1 : 0] CH1_LPDDR4_0_dqs_c_b;
(* X_INTERFACE_INFO = "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_0 CA_A" *)
output wire [5 : 0] CH1_LPDDR4_0_ca_a;
(* X_INTERFACE_INFO = "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_0 CA_B" *)
output wire [5 : 0] CH1_LPDDR4_0_ca_b;
(* X_INTERFACE_INFO = "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_0 CS_A" *)
output wire [0 : 0] CH1_LPDDR4_0_cs_a;
(* X_INTERFACE_INFO = "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_0 CS_B" *)
output wire [0 : 0] CH1_LPDDR4_0_cs_b;
(* X_INTERFACE_INFO = "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_0 CK_T_A" *)
output wire [0 : 0] CH1_LPDDR4_0_ck_t_a;
(* X_INTERFACE_INFO = "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_0 CK_T_B" *)
output wire [0 : 0] CH1_LPDDR4_0_ck_t_b;
(* X_INTERFACE_INFO = "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_0 CK_C_A" *)
output wire [0 : 0] CH1_LPDDR4_0_ck_c_a;
(* X_INTERFACE_INFO = "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_0 CK_C_B" *)
output wire [0 : 0] CH1_LPDDR4_0_ck_c_b;
(* X_INTERFACE_INFO = "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_0 CKE_A" *)
output wire [0 : 0] CH1_LPDDR4_0_cke_a;
(* X_INTERFACE_INFO = "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_0 CKE_B" *)
output wire [0 : 0] CH1_LPDDR4_0_cke_b;
(* X_INTERFACE_INFO = "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_0 DMI_A" *)
inout wire [1 : 0] CH1_LPDDR4_0_dmi_a;
(* X_INTERFACE_INFO = "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_0 DMI_B" *)
inout wire [1 : 0] CH1_LPDDR4_0_dmi_b;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME CH1_LPDDR4_0, CAN_DEBUG false, WRITE_BUFFER_SIZE 80, NOC_ID -1, MY_CATEGORY pl, BOARD.ASSOCIATED_PARAM CH1_LPDDR4_0_BOARD_INTERFACE" *)
(* X_INTERFACE_INFO = "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_0 RESET_N" *)
output wire [0 : 0] CH1_LPDDR4_0_reset_n;
(* X_INTERFACE_INFO = "xilinx.com:interface:diff_clock:1.0 sys_clk1 CLK_P" *)
input wire [0 : 0] sys_clk1_clk_p;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME sys_clk1, CAN_DEBUG false, FREQ_HZ 200000000, BOARD.ASSOCIATED_PARAM sys_clk1_BOARD_INTERFACE" *)
(* X_INTERFACE_INFO = "xilinx.com:interface:diff_clock:1.0 sys_clk1 CLK_N" *)
input wire [0 : 0] sys_clk1_clk_n;
(* X_INTERFACE_INFO = "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_1 DQ_A" *)
inout wire [15 : 0] CH0_LPDDR4_1_dq_a;
(* X_INTERFACE_INFO = "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_1 DQ_B" *)
inout wire [15 : 0] CH0_LPDDR4_1_dq_b;
(* X_INTERFACE_INFO = "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_1 DQS_T_A" *)
inout wire [1 : 0] CH0_LPDDR4_1_dqs_t_a;
(* X_INTERFACE_INFO = "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_1 DQS_T_B" *)
inout wire [1 : 0] CH0_LPDDR4_1_dqs_t_b;
(* X_INTERFACE_INFO = "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_1 DQS_C_A" *)
inout wire [1 : 0] CH0_LPDDR4_1_dqs_c_a;
(* X_INTERFACE_INFO = "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_1 DQS_C_B" *)
inout wire [1 : 0] CH0_LPDDR4_1_dqs_c_b;
(* X_INTERFACE_INFO = "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_1 CA_A" *)
output wire [5 : 0] CH0_LPDDR4_1_ca_a;
(* X_INTERFACE_INFO = "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_1 CA_B" *)
output wire [5 : 0] CH0_LPDDR4_1_ca_b;
(* X_INTERFACE_INFO = "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_1 CS_A" *)
output wire [0 : 0] CH0_LPDDR4_1_cs_a;
(* X_INTERFACE_INFO = "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_1 CS_B" *)
output wire [0 : 0] CH0_LPDDR4_1_cs_b;
(* X_INTERFACE_INFO = "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_1 CK_T_A" *)
output wire [0 : 0] CH0_LPDDR4_1_ck_t_a;
(* X_INTERFACE_INFO = "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_1 CK_T_B" *)
output wire [0 : 0] CH0_LPDDR4_1_ck_t_b;
(* X_INTERFACE_INFO = "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_1 CK_C_A" *)
output wire [0 : 0] CH0_LPDDR4_1_ck_c_a;
(* X_INTERFACE_INFO = "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_1 CK_C_B" *)
output wire [0 : 0] CH0_LPDDR4_1_ck_c_b;
(* X_INTERFACE_INFO = "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_1 CKE_A" *)
output wire [0 : 0] CH0_LPDDR4_1_cke_a;
(* X_INTERFACE_INFO = "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_1 CKE_B" *)
output wire [0 : 0] CH0_LPDDR4_1_cke_b;
(* X_INTERFACE_INFO = "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_1 DMI_A" *)
inout wire [1 : 0] CH0_LPDDR4_1_dmi_a;
(* X_INTERFACE_INFO = "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_1 DMI_B" *)
inout wire [1 : 0] CH0_LPDDR4_1_dmi_b;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME CH0_LPDDR4_1, CAN_DEBUG false, WRITE_BUFFER_SIZE 80, NOC_ID -1, MY_CATEGORY pl, BOARD.ASSOCIATED_PARAM CH0_LPDDR4_1_BOARD_INTERFACE" *)
(* X_INTERFACE_INFO = "xilinx.com:interface:lpddr4:1.0 CH0_LPDDR4_1 RESET_N" *)
output wire [0 : 0] CH0_LPDDR4_1_reset_n;
(* X_INTERFACE_INFO = "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_1 DQ_A" *)
inout wire [15 : 0] CH1_LPDDR4_1_dq_a;
(* X_INTERFACE_INFO = "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_1 DQ_B" *)
inout wire [15 : 0] CH1_LPDDR4_1_dq_b;
(* X_INTERFACE_INFO = "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_1 DQS_T_A" *)
inout wire [1 : 0] CH1_LPDDR4_1_dqs_t_a;
(* X_INTERFACE_INFO = "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_1 DQS_T_B" *)
inout wire [1 : 0] CH1_LPDDR4_1_dqs_t_b;
(* X_INTERFACE_INFO = "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_1 DQS_C_A" *)
inout wire [1 : 0] CH1_LPDDR4_1_dqs_c_a;
(* X_INTERFACE_INFO = "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_1 DQS_C_B" *)
inout wire [1 : 0] CH1_LPDDR4_1_dqs_c_b;
(* X_INTERFACE_INFO = "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_1 CA_A" *)
output wire [5 : 0] CH1_LPDDR4_1_ca_a;
(* X_INTERFACE_INFO = "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_1 CA_B" *)
output wire [5 : 0] CH1_LPDDR4_1_ca_b;
(* X_INTERFACE_INFO = "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_1 CS_A" *)
output wire [0 : 0] CH1_LPDDR4_1_cs_a;
(* X_INTERFACE_INFO = "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_1 CS_B" *)
output wire [0 : 0] CH1_LPDDR4_1_cs_b;
(* X_INTERFACE_INFO = "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_1 CK_T_A" *)
output wire [0 : 0] CH1_LPDDR4_1_ck_t_a;
(* X_INTERFACE_INFO = "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_1 CK_T_B" *)
output wire [0 : 0] CH1_LPDDR4_1_ck_t_b;
(* X_INTERFACE_INFO = "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_1 CK_C_A" *)
output wire [0 : 0] CH1_LPDDR4_1_ck_c_a;
(* X_INTERFACE_INFO = "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_1 CK_C_B" *)
output wire [0 : 0] CH1_LPDDR4_1_ck_c_b;
(* X_INTERFACE_INFO = "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_1 CKE_A" *)
output wire [0 : 0] CH1_LPDDR4_1_cke_a;
(* X_INTERFACE_INFO = "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_1 CKE_B" *)
output wire [0 : 0] CH1_LPDDR4_1_cke_b;
(* X_INTERFACE_INFO = "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_1 DMI_A" *)
inout wire [1 : 0] CH1_LPDDR4_1_dmi_a;
(* X_INTERFACE_INFO = "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_1 DMI_B" *)
inout wire [1 : 0] CH1_LPDDR4_1_dmi_b;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME CH1_LPDDR4_1, CAN_DEBUG false, WRITE_BUFFER_SIZE 80, NOC_ID -1, MY_CATEGORY pl, BOARD.ASSOCIATED_PARAM CH1_LPDDR4_1_BOARD_INTERFACE" *)
(* X_INTERFACE_INFO = "xilinx.com:interface:lpddr4:1.0 CH1_LPDDR4_1 RESET_N" *)
output wire [0 : 0] CH1_LPDDR4_1_reset_n;

  bd_28ba inst (
    .S00_INI_internoc(S00_INI_internoc),
    .S01_INI_internoc(S01_INI_internoc),
    .S02_INI_internoc(S02_INI_internoc),
    .S03_INI_internoc(S03_INI_internoc),
    .sys_clk0_clk_p(sys_clk0_clk_p),
    .sys_clk0_clk_n(sys_clk0_clk_n),
    .CH0_LPDDR4_0_dq_a(CH0_LPDDR4_0_dq_a),
    .CH0_LPDDR4_0_dq_b(CH0_LPDDR4_0_dq_b),
    .CH0_LPDDR4_0_dqs_t_a(CH0_LPDDR4_0_dqs_t_a),
    .CH0_LPDDR4_0_dqs_t_b(CH0_LPDDR4_0_dqs_t_b),
    .CH0_LPDDR4_0_dqs_c_a(CH0_LPDDR4_0_dqs_c_a),
    .CH0_LPDDR4_0_dqs_c_b(CH0_LPDDR4_0_dqs_c_b),
    .CH0_LPDDR4_0_ca_a(CH0_LPDDR4_0_ca_a),
    .CH0_LPDDR4_0_ca_b(CH0_LPDDR4_0_ca_b),
    .CH0_LPDDR4_0_cs_a(CH0_LPDDR4_0_cs_a),
    .CH0_LPDDR4_0_cs_b(CH0_LPDDR4_0_cs_b),
    .CH0_LPDDR4_0_ck_t_a(CH0_LPDDR4_0_ck_t_a),
    .CH0_LPDDR4_0_ck_t_b(CH0_LPDDR4_0_ck_t_b),
    .CH0_LPDDR4_0_ck_c_a(CH0_LPDDR4_0_ck_c_a),
    .CH0_LPDDR4_0_ck_c_b(CH0_LPDDR4_0_ck_c_b),
    .CH0_LPDDR4_0_cke_a(CH0_LPDDR4_0_cke_a),
    .CH0_LPDDR4_0_cke_b(CH0_LPDDR4_0_cke_b),
    .CH0_LPDDR4_0_dmi_a(CH0_LPDDR4_0_dmi_a),
    .CH0_LPDDR4_0_dmi_b(CH0_LPDDR4_0_dmi_b),
    .CH0_LPDDR4_0_reset_n(CH0_LPDDR4_0_reset_n),
    .CH1_LPDDR4_0_dq_a(CH1_LPDDR4_0_dq_a),
    .CH1_LPDDR4_0_dq_b(CH1_LPDDR4_0_dq_b),
    .CH1_LPDDR4_0_dqs_t_a(CH1_LPDDR4_0_dqs_t_a),
    .CH1_LPDDR4_0_dqs_t_b(CH1_LPDDR4_0_dqs_t_b),
    .CH1_LPDDR4_0_dqs_c_a(CH1_LPDDR4_0_dqs_c_a),
    .CH1_LPDDR4_0_dqs_c_b(CH1_LPDDR4_0_dqs_c_b),
    .CH1_LPDDR4_0_ca_a(CH1_LPDDR4_0_ca_a),
    .CH1_LPDDR4_0_ca_b(CH1_LPDDR4_0_ca_b),
    .CH1_LPDDR4_0_cs_a(CH1_LPDDR4_0_cs_a),
    .CH1_LPDDR4_0_cs_b(CH1_LPDDR4_0_cs_b),
    .CH1_LPDDR4_0_ck_t_a(CH1_LPDDR4_0_ck_t_a),
    .CH1_LPDDR4_0_ck_t_b(CH1_LPDDR4_0_ck_t_b),
    .CH1_LPDDR4_0_ck_c_a(CH1_LPDDR4_0_ck_c_a),
    .CH1_LPDDR4_0_ck_c_b(CH1_LPDDR4_0_ck_c_b),
    .CH1_LPDDR4_0_cke_a(CH1_LPDDR4_0_cke_a),
    .CH1_LPDDR4_0_cke_b(CH1_LPDDR4_0_cke_b),
    .CH1_LPDDR4_0_dmi_a(CH1_LPDDR4_0_dmi_a),
    .CH1_LPDDR4_0_dmi_b(CH1_LPDDR4_0_dmi_b),
    .CH1_LPDDR4_0_reset_n(CH1_LPDDR4_0_reset_n),
    .sys_clk1_clk_p(sys_clk1_clk_p),
    .sys_clk1_clk_n(sys_clk1_clk_n),
    .CH0_LPDDR4_1_dq_a(CH0_LPDDR4_1_dq_a),
    .CH0_LPDDR4_1_dq_b(CH0_LPDDR4_1_dq_b),
    .CH0_LPDDR4_1_dqs_t_a(CH0_LPDDR4_1_dqs_t_a),
    .CH0_LPDDR4_1_dqs_t_b(CH0_LPDDR4_1_dqs_t_b),
    .CH0_LPDDR4_1_dqs_c_a(CH0_LPDDR4_1_dqs_c_a),
    .CH0_LPDDR4_1_dqs_c_b(CH0_LPDDR4_1_dqs_c_b),
    .CH0_LPDDR4_1_ca_a(CH0_LPDDR4_1_ca_a),
    .CH0_LPDDR4_1_ca_b(CH0_LPDDR4_1_ca_b),
    .CH0_LPDDR4_1_cs_a(CH0_LPDDR4_1_cs_a),
    .CH0_LPDDR4_1_cs_b(CH0_LPDDR4_1_cs_b),
    .CH0_LPDDR4_1_ck_t_a(CH0_LPDDR4_1_ck_t_a),
    .CH0_LPDDR4_1_ck_t_b(CH0_LPDDR4_1_ck_t_b),
    .CH0_LPDDR4_1_ck_c_a(CH0_LPDDR4_1_ck_c_a),
    .CH0_LPDDR4_1_ck_c_b(CH0_LPDDR4_1_ck_c_b),
    .CH0_LPDDR4_1_cke_a(CH0_LPDDR4_1_cke_a),
    .CH0_LPDDR4_1_cke_b(CH0_LPDDR4_1_cke_b),
    .CH0_LPDDR4_1_dmi_a(CH0_LPDDR4_1_dmi_a),
    .CH0_LPDDR4_1_dmi_b(CH0_LPDDR4_1_dmi_b),
    .CH0_LPDDR4_1_reset_n(CH0_LPDDR4_1_reset_n),
    .CH1_LPDDR4_1_dq_a(CH1_LPDDR4_1_dq_a),
    .CH1_LPDDR4_1_dq_b(CH1_LPDDR4_1_dq_b),
    .CH1_LPDDR4_1_dqs_t_a(CH1_LPDDR4_1_dqs_t_a),
    .CH1_LPDDR4_1_dqs_t_b(CH1_LPDDR4_1_dqs_t_b),
    .CH1_LPDDR4_1_dqs_c_a(CH1_LPDDR4_1_dqs_c_a),
    .CH1_LPDDR4_1_dqs_c_b(CH1_LPDDR4_1_dqs_c_b),
    .CH1_LPDDR4_1_ca_a(CH1_LPDDR4_1_ca_a),
    .CH1_LPDDR4_1_ca_b(CH1_LPDDR4_1_ca_b),
    .CH1_LPDDR4_1_cs_a(CH1_LPDDR4_1_cs_a),
    .CH1_LPDDR4_1_cs_b(CH1_LPDDR4_1_cs_b),
    .CH1_LPDDR4_1_ck_t_a(CH1_LPDDR4_1_ck_t_a),
    .CH1_LPDDR4_1_ck_t_b(CH1_LPDDR4_1_ck_t_b),
    .CH1_LPDDR4_1_ck_c_a(CH1_LPDDR4_1_ck_c_a),
    .CH1_LPDDR4_1_ck_c_b(CH1_LPDDR4_1_ck_c_b),
    .CH1_LPDDR4_1_cke_a(CH1_LPDDR4_1_cke_a),
    .CH1_LPDDR4_1_cke_b(CH1_LPDDR4_1_cke_b),
    .CH1_LPDDR4_1_dmi_a(CH1_LPDDR4_1_dmi_a),
    .CH1_LPDDR4_1_dmi_b(CH1_LPDDR4_1_dmi_b),
    .CH1_LPDDR4_1_reset_n(CH1_LPDDR4_1_reset_n)
  );
endmodule
