
STM32_Bit_Bang_UART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001194  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000070  080012a0  080012a0  000112a0  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08001310  08001310  00011310  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08001314  08001314  00011314  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000000c  20000000  08001318  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000003ac  2000000c  08001324  0002000c  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  200003b8  08001324  000203b8  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
  9 .debug_info   0001112b  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 0000246f  00000000  00000000  00031160  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00004a48  00000000  00000000  000335cf  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000748  00000000  00000000  00038018  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000940  00000000  00000000  00038760  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   000042e2  00000000  00000000  000390a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00002e7f  00000000  00000000  0003d382  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00040201  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000013ec  00000000  00000000  00040280  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	08001288 	.word	0x08001288

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	08001288 	.word	0x08001288

0800014c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800014c:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800014e:	4b0e      	ldr	r3, [pc, #56]	; (8000188 <HAL_InitTick+0x3c>)
{
 8000150:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000152:	7818      	ldrb	r0, [r3, #0]
 8000154:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000158:	fbb3 f3f0 	udiv	r3, r3, r0
 800015c:	4a0b      	ldr	r2, [pc, #44]	; (800018c <HAL_InitTick+0x40>)
 800015e:	6810      	ldr	r0, [r2, #0]
 8000160:	fbb0 f0f3 	udiv	r0, r0, r3
 8000164:	f000 f89e 	bl	80002a4 <HAL_SYSTICK_Config>
 8000168:	4604      	mov	r4, r0
 800016a:	b958      	cbnz	r0, 8000184 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800016c:	2d0f      	cmp	r5, #15
 800016e:	d809      	bhi.n	8000184 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000170:	4602      	mov	r2, r0
 8000172:	4629      	mov	r1, r5
 8000174:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000178:	f000 f854 	bl	8000224 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800017c:	4b04      	ldr	r3, [pc, #16]	; (8000190 <HAL_InitTick+0x44>)
 800017e:	4620      	mov	r0, r4
 8000180:	601d      	str	r5, [r3, #0]
 8000182:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000184:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000186:	bd38      	pop	{r3, r4, r5, pc}
 8000188:	20000000 	.word	0x20000000
 800018c:	20000008 	.word	0x20000008
 8000190:	20000004 	.word	0x20000004

08000194 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000194:	4a07      	ldr	r2, [pc, #28]	; (80001b4 <HAL_Init+0x20>)
{
 8000196:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000198:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800019a:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800019c:	f043 0310 	orr.w	r3, r3, #16
 80001a0:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80001a2:	f000 f82d 	bl	8000200 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80001a6:	2000      	movs	r0, #0
 80001a8:	f7ff ffd0 	bl	800014c <HAL_InitTick>
  HAL_MspInit();
 80001ac:	f000 ff70 	bl	8001090 <HAL_MspInit>
}
 80001b0:	2000      	movs	r0, #0
 80001b2:	bd08      	pop	{r3, pc}
 80001b4:	40022000 	.word	0x40022000

080001b8 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80001b8:	4a03      	ldr	r2, [pc, #12]	; (80001c8 <HAL_IncTick+0x10>)
 80001ba:	4b04      	ldr	r3, [pc, #16]	; (80001cc <HAL_IncTick+0x14>)
 80001bc:	6811      	ldr	r1, [r2, #0]
 80001be:	781b      	ldrb	r3, [r3, #0]
 80001c0:	440b      	add	r3, r1
 80001c2:	6013      	str	r3, [r2, #0]
 80001c4:	4770      	bx	lr
 80001c6:	bf00      	nop
 80001c8:	2000002c 	.word	0x2000002c
 80001cc:	20000000 	.word	0x20000000

080001d0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80001d0:	4b01      	ldr	r3, [pc, #4]	; (80001d8 <HAL_GetTick+0x8>)
 80001d2:	6818      	ldr	r0, [r3, #0]
}
 80001d4:	4770      	bx	lr
 80001d6:	bf00      	nop
 80001d8:	2000002c 	.word	0x2000002c

080001dc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80001dc:	b538      	push	{r3, r4, r5, lr}
 80001de:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80001e0:	f7ff fff6 	bl	80001d0 <HAL_GetTick>
 80001e4:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80001e6:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 80001e8:	bf1e      	ittt	ne
 80001ea:	4b04      	ldrne	r3, [pc, #16]	; (80001fc <HAL_Delay+0x20>)
 80001ec:	781b      	ldrbne	r3, [r3, #0]
 80001ee:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80001f0:	f7ff ffee 	bl	80001d0 <HAL_GetTick>
 80001f4:	1b40      	subs	r0, r0, r5
 80001f6:	4284      	cmp	r4, r0
 80001f8:	d8fa      	bhi.n	80001f0 <HAL_Delay+0x14>
  {
  }
}
 80001fa:	bd38      	pop	{r3, r4, r5, pc}
 80001fc:	20000000 	.word	0x20000000

08000200 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000200:	4a07      	ldr	r2, [pc, #28]	; (8000220 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000202:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000204:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000206:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800020a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800020e:	041b      	lsls	r3, r3, #16
 8000210:	0c1b      	lsrs	r3, r3, #16
 8000212:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000216:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 800021a:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 800021c:	60d3      	str	r3, [r2, #12]
 800021e:	4770      	bx	lr
 8000220:	e000ed00 	.word	0xe000ed00

08000224 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000224:	4b17      	ldr	r3, [pc, #92]	; (8000284 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000226:	b530      	push	{r4, r5, lr}
 8000228:	68dc      	ldr	r4, [r3, #12]
 800022a:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800022e:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000232:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000234:	2b04      	cmp	r3, #4
 8000236:	bf28      	it	cs
 8000238:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800023a:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800023c:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000240:	bf98      	it	ls
 8000242:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000244:	fa05 f303 	lsl.w	r3, r5, r3
 8000248:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800024c:	bf88      	it	hi
 800024e:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000250:	4019      	ands	r1, r3
 8000252:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000254:	fa05 f404 	lsl.w	r4, r5, r4
 8000258:	3c01      	subs	r4, #1
 800025a:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 800025c:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800025e:	ea42 0201 	orr.w	r2, r2, r1
 8000262:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000266:	bfaf      	iteee	ge
 8000268:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800026c:	4b06      	ldrlt	r3, [pc, #24]	; (8000288 <HAL_NVIC_SetPriority+0x64>)
 800026e:	f000 000f 	andlt.w	r0, r0, #15
 8000272:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000274:	bfa5      	ittet	ge
 8000276:	b2d2      	uxtbge	r2, r2
 8000278:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800027c:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800027e:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8000282:	bd30      	pop	{r4, r5, pc}
 8000284:	e000ed00 	.word	0xe000ed00
 8000288:	e000ed14 	.word	0xe000ed14

0800028c <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800028c:	2301      	movs	r3, #1
 800028e:	0942      	lsrs	r2, r0, #5
 8000290:	f000 001f 	and.w	r0, r0, #31
 8000294:	fa03 f000 	lsl.w	r0, r3, r0
 8000298:	4b01      	ldr	r3, [pc, #4]	; (80002a0 <HAL_NVIC_EnableIRQ+0x14>)
 800029a:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800029e:	4770      	bx	lr
 80002a0:	e000e100 	.word	0xe000e100

080002a4 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80002a4:	3801      	subs	r0, #1
 80002a6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80002aa:	d20a      	bcs.n	80002c2 <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002ac:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80002ae:	4b06      	ldr	r3, [pc, #24]	; (80002c8 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002b0:	4a06      	ldr	r2, [pc, #24]	; (80002cc <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80002b2:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002b4:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80002b8:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80002ba:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80002bc:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80002be:	601a      	str	r2, [r3, #0]
 80002c0:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80002c2:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80002c4:	4770      	bx	lr
 80002c6:	bf00      	nop
 80002c8:	e000e010 	.word	0xe000e010
 80002cc:	e000ed00 	.word	0xe000ed00

080002d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80002d0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position;
  uint32_t ioposition = 0x00U;
  uint32_t iocurrent = 0x00U;
  uint32_t temp = 0x00U;
  uint32_t config = 0x00U;
 80002d4:	2200      	movs	r2, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 80002d6:	4616      	mov	r6, r2
 80002d8:	4b65      	ldr	r3, [pc, #404]	; (8000470 <HAL_GPIO_Init+0x1a0>)
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80002da:	f8df e1a4 	ldr.w	lr, [pc, #420]	; 8000480 <HAL_GPIO_Init+0x1b0>
 80002de:	f8df c1a4 	ldr.w	ip, [pc, #420]	; 8000484 <HAL_GPIO_Init+0x1b4>
    ioposition = (0x01U << position);
 80002e2:	f04f 0801 	mov.w	r8, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80002e6:	680c      	ldr	r4, [r1, #0]
    ioposition = (0x01U << position);
 80002e8:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80002ec:	ea08 0404 	and.w	r4, r8, r4
    if (iocurrent == ioposition)
 80002f0:	45a0      	cmp	r8, r4
 80002f2:	d17f      	bne.n	80003f4 <HAL_GPIO_Init+0x124>
      switch (GPIO_Init->Mode)
 80002f4:	684d      	ldr	r5, [r1, #4]
 80002f6:	2d12      	cmp	r5, #18
 80002f8:	f000 80af 	beq.w	800045a <HAL_GPIO_Init+0x18a>
 80002fc:	f200 8088 	bhi.w	8000410 <HAL_GPIO_Init+0x140>
 8000300:	2d02      	cmp	r5, #2
 8000302:	f000 80a7 	beq.w	8000454 <HAL_GPIO_Init+0x184>
 8000306:	d87c      	bhi.n	8000402 <HAL_GPIO_Init+0x132>
 8000308:	2d00      	cmp	r5, #0
 800030a:	f000 808e 	beq.w	800042a <HAL_GPIO_Init+0x15a>
 800030e:	2d01      	cmp	r5, #1
 8000310:	f000 809e 	beq.w	8000450 <HAL_GPIO_Init+0x180>
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000314:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000318:	2cff      	cmp	r4, #255	; 0xff
 800031a:	bf93      	iteet	ls
 800031c:	4682      	movls	sl, r0
 800031e:	f106 4580 	addhi.w	r5, r6, #1073741824	; 0x40000000
 8000322:	3d08      	subhi	r5, #8
 8000324:	f8d0 b000 	ldrls.w	fp, [r0]
 8000328:	bf92      	itee	ls
 800032a:	00b5      	lslls	r5, r6, #2
 800032c:	f8d0 b004 	ldrhi.w	fp, [r0, #4]
 8000330:	00ad      	lslhi	r5, r5, #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000332:	fa09 f805 	lsl.w	r8, r9, r5
 8000336:	ea2b 0808 	bic.w	r8, fp, r8
 800033a:	fa02 f505 	lsl.w	r5, r2, r5
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800033e:	bf88      	it	hi
 8000340:	f100 0a04 	addhi.w	sl, r0, #4
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000344:	ea48 0505 	orr.w	r5, r8, r5
 8000348:	f8ca 5000 	str.w	r5, [sl]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800034c:	f8d1 a004 	ldr.w	sl, [r1, #4]
 8000350:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 8000354:	d04e      	beq.n	80003f4 <HAL_GPIO_Init+0x124>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000356:	4d47      	ldr	r5, [pc, #284]	; (8000474 <HAL_GPIO_Init+0x1a4>)
 8000358:	4f46      	ldr	r7, [pc, #280]	; (8000474 <HAL_GPIO_Init+0x1a4>)
 800035a:	69ad      	ldr	r5, [r5, #24]
 800035c:	f026 0803 	bic.w	r8, r6, #3
 8000360:	f045 0501 	orr.w	r5, r5, #1
 8000364:	61bd      	str	r5, [r7, #24]
 8000366:	69bd      	ldr	r5, [r7, #24]
 8000368:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 800036c:	f005 0501 	and.w	r5, r5, #1
 8000370:	9501      	str	r5, [sp, #4]
 8000372:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
        temp = AFIO->EXTICR[position >> 2U];
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000376:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 800037a:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 800037c:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2U];
 8000380:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000384:	fa09 f90b 	lsl.w	r9, r9, fp
 8000388:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800038c:	4d3a      	ldr	r5, [pc, #232]	; (8000478 <HAL_GPIO_Init+0x1a8>)
 800038e:	42a8      	cmp	r0, r5
 8000390:	d068      	beq.n	8000464 <HAL_GPIO_Init+0x194>
 8000392:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000396:	42a8      	cmp	r0, r5
 8000398:	d066      	beq.n	8000468 <HAL_GPIO_Init+0x198>
 800039a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800039e:	42a8      	cmp	r0, r5
 80003a0:	d064      	beq.n	800046c <HAL_GPIO_Init+0x19c>
 80003a2:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80003a6:	42a8      	cmp	r0, r5
 80003a8:	bf0c      	ite	eq
 80003aa:	2503      	moveq	r5, #3
 80003ac:	2504      	movne	r5, #4
 80003ae:	fa05 f50b 	lsl.w	r5, r5, fp
 80003b2:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2U] = temp;
 80003b6:	f8c8 5008 	str.w	r5, [r8, #8]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80003ba:	681d      	ldr	r5, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80003bc:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 80003c0:	bf14      	ite	ne
 80003c2:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80003c4:	43a5      	biceq	r5, r4
 80003c6:	601d      	str	r5, [r3, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80003c8:	685d      	ldr	r5, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80003ca:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 80003ce:	bf14      	ite	ne
 80003d0:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80003d2:	43a5      	biceq	r5, r4
 80003d4:	605d      	str	r5, [r3, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80003d6:	689d      	ldr	r5, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80003d8:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 80003dc:	bf14      	ite	ne
 80003de:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80003e0:	43a5      	biceq	r5, r4
 80003e2:	609d      	str	r5, [r3, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80003e4:	68dd      	ldr	r5, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80003e6:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 80003ea:	bf14      	ite	ne
 80003ec:	432c      	orrne	r4, r5
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80003ee:	ea25 0404 	biceq.w	r4, r5, r4
 80003f2:	60dc      	str	r4, [r3, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 80003f4:	3601      	adds	r6, #1
 80003f6:	2e10      	cmp	r6, #16
 80003f8:	f47f af73 	bne.w	80002e2 <HAL_GPIO_Init+0x12>
        }
      }
    }
  }
}
 80003fc:	b003      	add	sp, #12
 80003fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      switch (GPIO_Init->Mode)
 8000402:	2d03      	cmp	r5, #3
 8000404:	d022      	beq.n	800044c <HAL_GPIO_Init+0x17c>
 8000406:	2d11      	cmp	r5, #17
 8000408:	d184      	bne.n	8000314 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800040a:	68ca      	ldr	r2, [r1, #12]
 800040c:	3204      	adds	r2, #4
          break;
 800040e:	e781      	b.n	8000314 <HAL_GPIO_Init+0x44>
      switch (GPIO_Init->Mode)
 8000410:	4f1a      	ldr	r7, [pc, #104]	; (800047c <HAL_GPIO_Init+0x1ac>)
 8000412:	42bd      	cmp	r5, r7
 8000414:	d009      	beq.n	800042a <HAL_GPIO_Init+0x15a>
 8000416:	d812      	bhi.n	800043e <HAL_GPIO_Init+0x16e>
 8000418:	f8df 906c 	ldr.w	r9, [pc, #108]	; 8000488 <HAL_GPIO_Init+0x1b8>
 800041c:	454d      	cmp	r5, r9
 800041e:	d004      	beq.n	800042a <HAL_GPIO_Init+0x15a>
 8000420:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 8000424:	454d      	cmp	r5, r9
 8000426:	f47f af75 	bne.w	8000314 <HAL_GPIO_Init+0x44>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800042a:	688a      	ldr	r2, [r1, #8]
 800042c:	b1c2      	cbz	r2, 8000460 <HAL_GPIO_Init+0x190>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800042e:	2a01      	cmp	r2, #1
            GPIOx->BSRR = ioposition;
 8000430:	bf0c      	ite	eq
 8000432:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 8000436:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800043a:	2208      	movs	r2, #8
 800043c:	e76a      	b.n	8000314 <HAL_GPIO_Init+0x44>
      switch (GPIO_Init->Mode)
 800043e:	4575      	cmp	r5, lr
 8000440:	d0f3      	beq.n	800042a <HAL_GPIO_Init+0x15a>
 8000442:	4565      	cmp	r5, ip
 8000444:	d0f1      	beq.n	800042a <HAL_GPIO_Init+0x15a>
 8000446:	f8df 9044 	ldr.w	r9, [pc, #68]	; 800048c <HAL_GPIO_Init+0x1bc>
 800044a:	e7eb      	b.n	8000424 <HAL_GPIO_Init+0x154>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800044c:	2200      	movs	r2, #0
 800044e:	e761      	b.n	8000314 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000450:	68ca      	ldr	r2, [r1, #12]
          break;
 8000452:	e75f      	b.n	8000314 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000454:	68ca      	ldr	r2, [r1, #12]
 8000456:	3208      	adds	r2, #8
          break;
 8000458:	e75c      	b.n	8000314 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800045a:	68ca      	ldr	r2, [r1, #12]
 800045c:	320c      	adds	r2, #12
          break;
 800045e:	e759      	b.n	8000314 <HAL_GPIO_Init+0x44>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000460:	2204      	movs	r2, #4
 8000462:	e757      	b.n	8000314 <HAL_GPIO_Init+0x44>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000464:	2500      	movs	r5, #0
 8000466:	e7a2      	b.n	80003ae <HAL_GPIO_Init+0xde>
 8000468:	2501      	movs	r5, #1
 800046a:	e7a0      	b.n	80003ae <HAL_GPIO_Init+0xde>
 800046c:	2502      	movs	r5, #2
 800046e:	e79e      	b.n	80003ae <HAL_GPIO_Init+0xde>
 8000470:	40010400 	.word	0x40010400
 8000474:	40021000 	.word	0x40021000
 8000478:	40010800 	.word	0x40010800
 800047c:	10210000 	.word	0x10210000
 8000480:	10310000 	.word	0x10310000
 8000484:	10320000 	.word	0x10320000
 8000488:	10110000 	.word	0x10110000
 800048c:	10220000 	.word	0x10220000

08000490 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000490:	b10a      	cbz	r2, 8000496 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000492:	6101      	str	r1, [r0, #16]
 8000494:	4770      	bx	lr
 8000496:	0409      	lsls	r1, r1, #16
 8000498:	e7fb      	b.n	8000492 <HAL_GPIO_WritePin+0x2>
	...

0800049c <HAL_RCC_OscConfig>:
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800049c:	6803      	ldr	r3, [r0, #0]
{
 800049e:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80004a2:	07db      	lsls	r3, r3, #31
{
 80004a4:	4605      	mov	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80004a6:	d410      	bmi.n	80004ca <HAL_RCC_OscConfig+0x2e>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80004a8:	682b      	ldr	r3, [r5, #0]
 80004aa:	079f      	lsls	r7, r3, #30
 80004ac:	d45e      	bmi.n	800056c <HAL_RCC_OscConfig+0xd0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80004ae:	682b      	ldr	r3, [r5, #0]
 80004b0:	0719      	lsls	r1, r3, #28
 80004b2:	f100 8095 	bmi.w	80005e0 <HAL_RCC_OscConfig+0x144>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80004b6:	682b      	ldr	r3, [r5, #0]
 80004b8:	075a      	lsls	r2, r3, #29
 80004ba:	f100 80bf 	bmi.w	800063c <HAL_RCC_OscConfig+0x1a0>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80004be:	69ea      	ldr	r2, [r5, #28]
 80004c0:	2a00      	cmp	r2, #0
 80004c2:	f040 812d 	bne.w	8000720 <HAL_RCC_OscConfig+0x284>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 80004c6:	2000      	movs	r0, #0
 80004c8:	e014      	b.n	80004f4 <HAL_RCC_OscConfig+0x58>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80004ca:	4c90      	ldr	r4, [pc, #576]	; (800070c <HAL_RCC_OscConfig+0x270>)
 80004cc:	6863      	ldr	r3, [r4, #4]
 80004ce:	f003 030c 	and.w	r3, r3, #12
 80004d2:	2b04      	cmp	r3, #4
 80004d4:	d007      	beq.n	80004e6 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80004d6:	6863      	ldr	r3, [r4, #4]
 80004d8:	f003 030c 	and.w	r3, r3, #12
 80004dc:	2b08      	cmp	r3, #8
 80004de:	d10c      	bne.n	80004fa <HAL_RCC_OscConfig+0x5e>
 80004e0:	6863      	ldr	r3, [r4, #4]
 80004e2:	03de      	lsls	r6, r3, #15
 80004e4:	d509      	bpl.n	80004fa <HAL_RCC_OscConfig+0x5e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80004e6:	6823      	ldr	r3, [r4, #0]
 80004e8:	039c      	lsls	r4, r3, #14
 80004ea:	d5dd      	bpl.n	80004a8 <HAL_RCC_OscConfig+0xc>
 80004ec:	686b      	ldr	r3, [r5, #4]
 80004ee:	2b00      	cmp	r3, #0
 80004f0:	d1da      	bne.n	80004a8 <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 80004f2:	2001      	movs	r0, #1
}
 80004f4:	b002      	add	sp, #8
 80004f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80004fa:	686b      	ldr	r3, [r5, #4]
 80004fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000500:	d110      	bne.n	8000524 <HAL_RCC_OscConfig+0x88>
 8000502:	6823      	ldr	r3, [r4, #0]
 8000504:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000508:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800050a:	f7ff fe61 	bl	80001d0 <HAL_GetTick>
 800050e:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000510:	6823      	ldr	r3, [r4, #0]
 8000512:	0398      	lsls	r0, r3, #14
 8000514:	d4c8      	bmi.n	80004a8 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000516:	f7ff fe5b 	bl	80001d0 <HAL_GetTick>
 800051a:	1b80      	subs	r0, r0, r6
 800051c:	2864      	cmp	r0, #100	; 0x64
 800051e:	d9f7      	bls.n	8000510 <HAL_RCC_OscConfig+0x74>
            return HAL_TIMEOUT;
 8000520:	2003      	movs	r0, #3
 8000522:	e7e7      	b.n	80004f4 <HAL_RCC_OscConfig+0x58>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000524:	b99b      	cbnz	r3, 800054e <HAL_RCC_OscConfig+0xb2>
 8000526:	6823      	ldr	r3, [r4, #0]
 8000528:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800052c:	6023      	str	r3, [r4, #0]
 800052e:	6823      	ldr	r3, [r4, #0]
 8000530:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000534:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000536:	f7ff fe4b 	bl	80001d0 <HAL_GetTick>
 800053a:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800053c:	6823      	ldr	r3, [r4, #0]
 800053e:	0399      	lsls	r1, r3, #14
 8000540:	d5b2      	bpl.n	80004a8 <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000542:	f7ff fe45 	bl	80001d0 <HAL_GetTick>
 8000546:	1b80      	subs	r0, r0, r6
 8000548:	2864      	cmp	r0, #100	; 0x64
 800054a:	d9f7      	bls.n	800053c <HAL_RCC_OscConfig+0xa0>
 800054c:	e7e8      	b.n	8000520 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800054e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000552:	6823      	ldr	r3, [r4, #0]
 8000554:	d103      	bne.n	800055e <HAL_RCC_OscConfig+0xc2>
 8000556:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800055a:	6023      	str	r3, [r4, #0]
 800055c:	e7d1      	b.n	8000502 <HAL_RCC_OscConfig+0x66>
 800055e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000562:	6023      	str	r3, [r4, #0]
 8000564:	6823      	ldr	r3, [r4, #0]
 8000566:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800056a:	e7cd      	b.n	8000508 <HAL_RCC_OscConfig+0x6c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800056c:	4c67      	ldr	r4, [pc, #412]	; (800070c <HAL_RCC_OscConfig+0x270>)
 800056e:	6863      	ldr	r3, [r4, #4]
 8000570:	f013 0f0c 	tst.w	r3, #12
 8000574:	d007      	beq.n	8000586 <HAL_RCC_OscConfig+0xea>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000576:	6863      	ldr	r3, [r4, #4]
 8000578:	f003 030c 	and.w	r3, r3, #12
 800057c:	2b08      	cmp	r3, #8
 800057e:	d110      	bne.n	80005a2 <HAL_RCC_OscConfig+0x106>
 8000580:	6863      	ldr	r3, [r4, #4]
 8000582:	03da      	lsls	r2, r3, #15
 8000584:	d40d      	bmi.n	80005a2 <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000586:	6823      	ldr	r3, [r4, #0]
 8000588:	079b      	lsls	r3, r3, #30
 800058a:	d502      	bpl.n	8000592 <HAL_RCC_OscConfig+0xf6>
 800058c:	692b      	ldr	r3, [r5, #16]
 800058e:	2b01      	cmp	r3, #1
 8000590:	d1af      	bne.n	80004f2 <HAL_RCC_OscConfig+0x56>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000592:	6823      	ldr	r3, [r4, #0]
 8000594:	696a      	ldr	r2, [r5, #20]
 8000596:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800059a:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800059e:	6023      	str	r3, [r4, #0]
 80005a0:	e785      	b.n	80004ae <HAL_RCC_OscConfig+0x12>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80005a2:	692a      	ldr	r2, [r5, #16]
 80005a4:	4b5a      	ldr	r3, [pc, #360]	; (8000710 <HAL_RCC_OscConfig+0x274>)
 80005a6:	b16a      	cbz	r2, 80005c4 <HAL_RCC_OscConfig+0x128>
        __HAL_RCC_HSI_ENABLE();
 80005a8:	2201      	movs	r2, #1
 80005aa:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80005ac:	f7ff fe10 	bl	80001d0 <HAL_GetTick>
 80005b0:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80005b2:	6823      	ldr	r3, [r4, #0]
 80005b4:	079f      	lsls	r7, r3, #30
 80005b6:	d4ec      	bmi.n	8000592 <HAL_RCC_OscConfig+0xf6>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80005b8:	f7ff fe0a 	bl	80001d0 <HAL_GetTick>
 80005bc:	1b80      	subs	r0, r0, r6
 80005be:	2802      	cmp	r0, #2
 80005c0:	d9f7      	bls.n	80005b2 <HAL_RCC_OscConfig+0x116>
 80005c2:	e7ad      	b.n	8000520 <HAL_RCC_OscConfig+0x84>
        __HAL_RCC_HSI_DISABLE();
 80005c4:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80005c6:	f7ff fe03 	bl	80001d0 <HAL_GetTick>
 80005ca:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80005cc:	6823      	ldr	r3, [r4, #0]
 80005ce:	0798      	lsls	r0, r3, #30
 80005d0:	f57f af6d 	bpl.w	80004ae <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80005d4:	f7ff fdfc 	bl	80001d0 <HAL_GetTick>
 80005d8:	1b80      	subs	r0, r0, r6
 80005da:	2802      	cmp	r0, #2
 80005dc:	d9f6      	bls.n	80005cc <HAL_RCC_OscConfig+0x130>
 80005de:	e79f      	b.n	8000520 <HAL_RCC_OscConfig+0x84>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80005e0:	69aa      	ldr	r2, [r5, #24]
 80005e2:	4c4a      	ldr	r4, [pc, #296]	; (800070c <HAL_RCC_OscConfig+0x270>)
 80005e4:	4b4b      	ldr	r3, [pc, #300]	; (8000714 <HAL_RCC_OscConfig+0x278>)
 80005e6:	b1da      	cbz	r2, 8000620 <HAL_RCC_OscConfig+0x184>
      __HAL_RCC_LSI_ENABLE();
 80005e8:	2201      	movs	r2, #1
 80005ea:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80005ec:	f7ff fdf0 	bl	80001d0 <HAL_GetTick>
 80005f0:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80005f2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80005f4:	079b      	lsls	r3, r3, #30
 80005f6:	d50d      	bpl.n	8000614 <HAL_RCC_OscConfig+0x178>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80005f8:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80005fc:	4b46      	ldr	r3, [pc, #280]	; (8000718 <HAL_RCC_OscConfig+0x27c>)
 80005fe:	681b      	ldr	r3, [r3, #0]
 8000600:	fbb3 f3f2 	udiv	r3, r3, r2
 8000604:	9301      	str	r3, [sp, #4]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 8000606:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 8000608:	9b01      	ldr	r3, [sp, #4]
 800060a:	1e5a      	subs	r2, r3, #1
 800060c:	9201      	str	r2, [sp, #4]
 800060e:	2b00      	cmp	r3, #0
 8000610:	d1f9      	bne.n	8000606 <HAL_RCC_OscConfig+0x16a>
 8000612:	e750      	b.n	80004b6 <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000614:	f7ff fddc 	bl	80001d0 <HAL_GetTick>
 8000618:	1b80      	subs	r0, r0, r6
 800061a:	2802      	cmp	r0, #2
 800061c:	d9e9      	bls.n	80005f2 <HAL_RCC_OscConfig+0x156>
 800061e:	e77f      	b.n	8000520 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_LSI_DISABLE();
 8000620:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000622:	f7ff fdd5 	bl	80001d0 <HAL_GetTick>
 8000626:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000628:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800062a:	079f      	lsls	r7, r3, #30
 800062c:	f57f af43 	bpl.w	80004b6 <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000630:	f7ff fdce 	bl	80001d0 <HAL_GetTick>
 8000634:	1b80      	subs	r0, r0, r6
 8000636:	2802      	cmp	r0, #2
 8000638:	d9f6      	bls.n	8000628 <HAL_RCC_OscConfig+0x18c>
 800063a:	e771      	b.n	8000520 <HAL_RCC_OscConfig+0x84>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800063c:	4c33      	ldr	r4, [pc, #204]	; (800070c <HAL_RCC_OscConfig+0x270>)
 800063e:	69e3      	ldr	r3, [r4, #28]
 8000640:	00d8      	lsls	r0, r3, #3
 8000642:	d424      	bmi.n	800068e <HAL_RCC_OscConfig+0x1f2>
      pwrclkchanged = SET;
 8000644:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8000646:	69e3      	ldr	r3, [r4, #28]
 8000648:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800064c:	61e3      	str	r3, [r4, #28]
 800064e:	69e3      	ldr	r3, [r4, #28]
 8000650:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000654:	9300      	str	r3, [sp, #0]
 8000656:	9b00      	ldr	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000658:	4e30      	ldr	r6, [pc, #192]	; (800071c <HAL_RCC_OscConfig+0x280>)
 800065a:	6833      	ldr	r3, [r6, #0]
 800065c:	05d9      	lsls	r1, r3, #23
 800065e:	d518      	bpl.n	8000692 <HAL_RCC_OscConfig+0x1f6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000660:	68eb      	ldr	r3, [r5, #12]
 8000662:	2b01      	cmp	r3, #1
 8000664:	d126      	bne.n	80006b4 <HAL_RCC_OscConfig+0x218>
 8000666:	6a23      	ldr	r3, [r4, #32]
 8000668:	f043 0301 	orr.w	r3, r3, #1
 800066c:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 800066e:	f7ff fdaf 	bl	80001d0 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000672:	f241 3688 	movw	r6, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8000676:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000678:	6a23      	ldr	r3, [r4, #32]
 800067a:	079b      	lsls	r3, r3, #30
 800067c:	d53f      	bpl.n	80006fe <HAL_RCC_OscConfig+0x262>
    if(pwrclkchanged == SET)
 800067e:	2f00      	cmp	r7, #0
 8000680:	f43f af1d 	beq.w	80004be <HAL_RCC_OscConfig+0x22>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000684:	69e3      	ldr	r3, [r4, #28]
 8000686:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800068a:	61e3      	str	r3, [r4, #28]
 800068c:	e717      	b.n	80004be <HAL_RCC_OscConfig+0x22>
    FlagStatus       pwrclkchanged = RESET;
 800068e:	2700      	movs	r7, #0
 8000690:	e7e2      	b.n	8000658 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000692:	6833      	ldr	r3, [r6, #0]
 8000694:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000698:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 800069a:	f7ff fd99 	bl	80001d0 <HAL_GetTick>
 800069e:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80006a0:	6833      	ldr	r3, [r6, #0]
 80006a2:	05da      	lsls	r2, r3, #23
 80006a4:	d4dc      	bmi.n	8000660 <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80006a6:	f7ff fd93 	bl	80001d0 <HAL_GetTick>
 80006aa:	eba0 0008 	sub.w	r0, r0, r8
 80006ae:	2864      	cmp	r0, #100	; 0x64
 80006b0:	d9f6      	bls.n	80006a0 <HAL_RCC_OscConfig+0x204>
 80006b2:	e735      	b.n	8000520 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80006b4:	b9ab      	cbnz	r3, 80006e2 <HAL_RCC_OscConfig+0x246>
 80006b6:	6a23      	ldr	r3, [r4, #32]
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80006b8:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80006bc:	f023 0301 	bic.w	r3, r3, #1
 80006c0:	6223      	str	r3, [r4, #32]
 80006c2:	6a23      	ldr	r3, [r4, #32]
 80006c4:	f023 0304 	bic.w	r3, r3, #4
 80006c8:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 80006ca:	f7ff fd81 	bl	80001d0 <HAL_GetTick>
 80006ce:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80006d0:	6a23      	ldr	r3, [r4, #32]
 80006d2:	0798      	lsls	r0, r3, #30
 80006d4:	d5d3      	bpl.n	800067e <HAL_RCC_OscConfig+0x1e2>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80006d6:	f7ff fd7b 	bl	80001d0 <HAL_GetTick>
 80006da:	1b80      	subs	r0, r0, r6
 80006dc:	4540      	cmp	r0, r8
 80006de:	d9f7      	bls.n	80006d0 <HAL_RCC_OscConfig+0x234>
 80006e0:	e71e      	b.n	8000520 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80006e2:	2b05      	cmp	r3, #5
 80006e4:	6a23      	ldr	r3, [r4, #32]
 80006e6:	d103      	bne.n	80006f0 <HAL_RCC_OscConfig+0x254>
 80006e8:	f043 0304 	orr.w	r3, r3, #4
 80006ec:	6223      	str	r3, [r4, #32]
 80006ee:	e7ba      	b.n	8000666 <HAL_RCC_OscConfig+0x1ca>
 80006f0:	f023 0301 	bic.w	r3, r3, #1
 80006f4:	6223      	str	r3, [r4, #32]
 80006f6:	6a23      	ldr	r3, [r4, #32]
 80006f8:	f023 0304 	bic.w	r3, r3, #4
 80006fc:	e7b6      	b.n	800066c <HAL_RCC_OscConfig+0x1d0>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80006fe:	f7ff fd67 	bl	80001d0 <HAL_GetTick>
 8000702:	eba0 0008 	sub.w	r0, r0, r8
 8000706:	42b0      	cmp	r0, r6
 8000708:	d9b6      	bls.n	8000678 <HAL_RCC_OscConfig+0x1dc>
 800070a:	e709      	b.n	8000520 <HAL_RCC_OscConfig+0x84>
 800070c:	40021000 	.word	0x40021000
 8000710:	42420000 	.word	0x42420000
 8000714:	42420480 	.word	0x42420480
 8000718:	20000008 	.word	0x20000008
 800071c:	40007000 	.word	0x40007000
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000720:	4c22      	ldr	r4, [pc, #136]	; (80007ac <HAL_RCC_OscConfig+0x310>)
 8000722:	6863      	ldr	r3, [r4, #4]
 8000724:	f003 030c 	and.w	r3, r3, #12
 8000728:	2b08      	cmp	r3, #8
 800072a:	f43f aee2 	beq.w	80004f2 <HAL_RCC_OscConfig+0x56>
 800072e:	2300      	movs	r3, #0
 8000730:	4e1f      	ldr	r6, [pc, #124]	; (80007b0 <HAL_RCC_OscConfig+0x314>)
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000732:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8000734:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000736:	d12b      	bne.n	8000790 <HAL_RCC_OscConfig+0x2f4>
        tickstart = HAL_GetTick();
 8000738:	f7ff fd4a 	bl	80001d0 <HAL_GetTick>
 800073c:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800073e:	6823      	ldr	r3, [r4, #0]
 8000740:	0199      	lsls	r1, r3, #6
 8000742:	d41f      	bmi.n	8000784 <HAL_RCC_OscConfig+0x2e8>
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000744:	6a2b      	ldr	r3, [r5, #32]
 8000746:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800074a:	d105      	bne.n	8000758 <HAL_RCC_OscConfig+0x2bc>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800074c:	6862      	ldr	r2, [r4, #4]
 800074e:	68a9      	ldr	r1, [r5, #8]
 8000750:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8000754:	430a      	orrs	r2, r1
 8000756:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000758:	6a69      	ldr	r1, [r5, #36]	; 0x24
 800075a:	6862      	ldr	r2, [r4, #4]
 800075c:	430b      	orrs	r3, r1
 800075e:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 8000762:	4313      	orrs	r3, r2
 8000764:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 8000766:	2301      	movs	r3, #1
 8000768:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 800076a:	f7ff fd31 	bl	80001d0 <HAL_GetTick>
 800076e:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000770:	6823      	ldr	r3, [r4, #0]
 8000772:	019a      	lsls	r2, r3, #6
 8000774:	f53f aea7 	bmi.w	80004c6 <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000778:	f7ff fd2a 	bl	80001d0 <HAL_GetTick>
 800077c:	1b40      	subs	r0, r0, r5
 800077e:	2802      	cmp	r0, #2
 8000780:	d9f6      	bls.n	8000770 <HAL_RCC_OscConfig+0x2d4>
 8000782:	e6cd      	b.n	8000520 <HAL_RCC_OscConfig+0x84>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000784:	f7ff fd24 	bl	80001d0 <HAL_GetTick>
 8000788:	1bc0      	subs	r0, r0, r7
 800078a:	2802      	cmp	r0, #2
 800078c:	d9d7      	bls.n	800073e <HAL_RCC_OscConfig+0x2a2>
 800078e:	e6c7      	b.n	8000520 <HAL_RCC_OscConfig+0x84>
        tickstart = HAL_GetTick();
 8000790:	f7ff fd1e 	bl	80001d0 <HAL_GetTick>
 8000794:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000796:	6823      	ldr	r3, [r4, #0]
 8000798:	019b      	lsls	r3, r3, #6
 800079a:	f57f ae94 	bpl.w	80004c6 <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800079e:	f7ff fd17 	bl	80001d0 <HAL_GetTick>
 80007a2:	1b40      	subs	r0, r0, r5
 80007a4:	2802      	cmp	r0, #2
 80007a6:	d9f6      	bls.n	8000796 <HAL_RCC_OscConfig+0x2fa>
 80007a8:	e6ba      	b.n	8000520 <HAL_RCC_OscConfig+0x84>
 80007aa:	bf00      	nop
 80007ac:	40021000 	.word	0x40021000
 80007b0:	42420060 	.word	0x42420060

080007b4 <HAL_RCC_GetSysClockFreq>:
{
 80007b4:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80007b6:	4b19      	ldr	r3, [pc, #100]	; (800081c <HAL_RCC_GetSysClockFreq+0x68>)
{
 80007b8:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80007ba:	ac02      	add	r4, sp, #8
 80007bc:	f103 0510 	add.w	r5, r3, #16
 80007c0:	4622      	mov	r2, r4
 80007c2:	6818      	ldr	r0, [r3, #0]
 80007c4:	6859      	ldr	r1, [r3, #4]
 80007c6:	3308      	adds	r3, #8
 80007c8:	c203      	stmia	r2!, {r0, r1}
 80007ca:	42ab      	cmp	r3, r5
 80007cc:	4614      	mov	r4, r2
 80007ce:	d1f7      	bne.n	80007c0 <HAL_RCC_GetSysClockFreq+0xc>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80007d0:	2301      	movs	r3, #1
 80007d2:	f88d 3004 	strb.w	r3, [sp, #4]
 80007d6:	2302      	movs	r3, #2
  tmpreg = RCC->CFGR;
 80007d8:	4911      	ldr	r1, [pc, #68]	; (8000820 <HAL_RCC_GetSysClockFreq+0x6c>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80007da:	f88d 3005 	strb.w	r3, [sp, #5]
  tmpreg = RCC->CFGR;
 80007de:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 80007e0:	f003 020c 	and.w	r2, r3, #12
 80007e4:	2a08      	cmp	r2, #8
 80007e6:	d117      	bne.n	8000818 <HAL_RCC_GetSysClockFreq+0x64>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80007e8:	f3c3 4283 	ubfx	r2, r3, #18, #4
 80007ec:	a806      	add	r0, sp, #24
 80007ee:	4402      	add	r2, r0
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80007f0:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80007f2:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80007f6:	d50c      	bpl.n	8000812 <HAL_RCC_GetSysClockFreq+0x5e>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80007f8:	684b      	ldr	r3, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80007fa:	480a      	ldr	r0, [pc, #40]	; (8000824 <HAL_RCC_GetSysClockFreq+0x70>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80007fc:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000800:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000802:	aa06      	add	r2, sp, #24
 8000804:	4413      	add	r3, r2
 8000806:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800080a:	fbb0 f0f3 	udiv	r0, r0, r3
}
 800080e:	b007      	add	sp, #28
 8000810:	bd30      	pop	{r4, r5, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8000812:	4805      	ldr	r0, [pc, #20]	; (8000828 <HAL_RCC_GetSysClockFreq+0x74>)
 8000814:	4350      	muls	r0, r2
 8000816:	e7fa      	b.n	800080e <HAL_RCC_GetSysClockFreq+0x5a>
      sysclockfreq = HSE_VALUE;
 8000818:	4802      	ldr	r0, [pc, #8]	; (8000824 <HAL_RCC_GetSysClockFreq+0x70>)
  return sysclockfreq;
 800081a:	e7f8      	b.n	800080e <HAL_RCC_GetSysClockFreq+0x5a>
 800081c:	080012a0 	.word	0x080012a0
 8000820:	40021000 	.word	0x40021000
 8000824:	007a1200 	.word	0x007a1200
 8000828:	003d0900 	.word	0x003d0900

0800082c <HAL_RCC_ClockConfig>:
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800082c:	4a54      	ldr	r2, [pc, #336]	; (8000980 <HAL_RCC_ClockConfig+0x154>)
{
 800082e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000832:	6813      	ldr	r3, [r2, #0]
{
 8000834:	4605      	mov	r5, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000836:	f003 0307 	and.w	r3, r3, #7
 800083a:	428b      	cmp	r3, r1
{
 800083c:	460e      	mov	r6, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800083e:	d32a      	bcc.n	8000896 <HAL_RCC_ClockConfig+0x6a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000840:	6829      	ldr	r1, [r5, #0]
 8000842:	078c      	lsls	r4, r1, #30
 8000844:	d434      	bmi.n	80008b0 <HAL_RCC_ClockConfig+0x84>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000846:	07ca      	lsls	r2, r1, #31
 8000848:	d447      	bmi.n	80008da <HAL_RCC_ClockConfig+0xae>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 800084a:	4a4d      	ldr	r2, [pc, #308]	; (8000980 <HAL_RCC_ClockConfig+0x154>)
 800084c:	6813      	ldr	r3, [r2, #0]
 800084e:	f003 0307 	and.w	r3, r3, #7
 8000852:	429e      	cmp	r6, r3
 8000854:	f0c0 8082 	bcc.w	800095c <HAL_RCC_ClockConfig+0x130>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000858:	682a      	ldr	r2, [r5, #0]
 800085a:	4c4a      	ldr	r4, [pc, #296]	; (8000984 <HAL_RCC_ClockConfig+0x158>)
 800085c:	f012 0f04 	tst.w	r2, #4
 8000860:	f040 8087 	bne.w	8000972 <HAL_RCC_ClockConfig+0x146>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000864:	0713      	lsls	r3, r2, #28
 8000866:	d506      	bpl.n	8000876 <HAL_RCC_ClockConfig+0x4a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8000868:	6863      	ldr	r3, [r4, #4]
 800086a:	692a      	ldr	r2, [r5, #16]
 800086c:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8000870:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000874:	6063      	str	r3, [r4, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8000876:	f7ff ff9d 	bl	80007b4 <HAL_RCC_GetSysClockFreq>
 800087a:	6863      	ldr	r3, [r4, #4]
 800087c:	4a42      	ldr	r2, [pc, #264]	; (8000988 <HAL_RCC_ClockConfig+0x15c>)
 800087e:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8000882:	5cd3      	ldrb	r3, [r2, r3]
 8000884:	40d8      	lsrs	r0, r3
 8000886:	4b41      	ldr	r3, [pc, #260]	; (800098c <HAL_RCC_ClockConfig+0x160>)
 8000888:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 800088a:	2000      	movs	r0, #0
 800088c:	f7ff fc5e 	bl	800014c <HAL_InitTick>
  return HAL_OK;
 8000890:	2000      	movs	r0, #0
}
 8000892:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000896:	6813      	ldr	r3, [r2, #0]
 8000898:	f023 0307 	bic.w	r3, r3, #7
 800089c:	430b      	orrs	r3, r1
 800089e:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80008a0:	6813      	ldr	r3, [r2, #0]
 80008a2:	f003 0307 	and.w	r3, r3, #7
 80008a6:	4299      	cmp	r1, r3
 80008a8:	d0ca      	beq.n	8000840 <HAL_RCC_ClockConfig+0x14>
      return HAL_ERROR;
 80008aa:	2001      	movs	r0, #1
 80008ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80008b0:	4b34      	ldr	r3, [pc, #208]	; (8000984 <HAL_RCC_ClockConfig+0x158>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80008b2:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80008b6:	bf1e      	ittt	ne
 80008b8:	685a      	ldrne	r2, [r3, #4]
 80008ba:	f442 62e0 	orrne.w	r2, r2, #1792	; 0x700
 80008be:	605a      	strne	r2, [r3, #4]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80008c0:	0708      	lsls	r0, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80008c2:	bf42      	ittt	mi
 80008c4:	685a      	ldrmi	r2, [r3, #4]
 80008c6:	f442 5260 	orrmi.w	r2, r2, #14336	; 0x3800
 80008ca:	605a      	strmi	r2, [r3, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80008cc:	685a      	ldr	r2, [r3, #4]
 80008ce:	68a8      	ldr	r0, [r5, #8]
 80008d0:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80008d4:	4302      	orrs	r2, r0
 80008d6:	605a      	str	r2, [r3, #4]
 80008d8:	e7b5      	b.n	8000846 <HAL_RCC_ClockConfig+0x1a>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80008da:	686a      	ldr	r2, [r5, #4]
 80008dc:	4c29      	ldr	r4, [pc, #164]	; (8000984 <HAL_RCC_ClockConfig+0x158>)
 80008de:	2a01      	cmp	r2, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80008e0:	6823      	ldr	r3, [r4, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80008e2:	d11c      	bne.n	800091e <HAL_RCC_ClockConfig+0xf2>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80008e4:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80008e8:	d0df      	beq.n	80008aa <HAL_RCC_ClockConfig+0x7e>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80008ea:	6863      	ldr	r3, [r4, #4]
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80008ec:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80008f0:	f023 0303 	bic.w	r3, r3, #3
 80008f4:	4313      	orrs	r3, r2
 80008f6:	6063      	str	r3, [r4, #4]
    tickstart = HAL_GetTick();
 80008f8:	f7ff fc6a 	bl	80001d0 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80008fc:	686b      	ldr	r3, [r5, #4]
    tickstart = HAL_GetTick();
 80008fe:	4607      	mov	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000900:	2b01      	cmp	r3, #1
 8000902:	d114      	bne.n	800092e <HAL_RCC_ClockConfig+0x102>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8000904:	6863      	ldr	r3, [r4, #4]
 8000906:	f003 030c 	and.w	r3, r3, #12
 800090a:	2b04      	cmp	r3, #4
 800090c:	d09d      	beq.n	800084a <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800090e:	f7ff fc5f 	bl	80001d0 <HAL_GetTick>
 8000912:	1bc0      	subs	r0, r0, r7
 8000914:	4540      	cmp	r0, r8
 8000916:	d9f5      	bls.n	8000904 <HAL_RCC_ClockConfig+0xd8>
          return HAL_TIMEOUT;
 8000918:	2003      	movs	r0, #3
 800091a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800091e:	2a02      	cmp	r2, #2
 8000920:	d102      	bne.n	8000928 <HAL_RCC_ClockConfig+0xfc>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000922:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8000926:	e7df      	b.n	80008e8 <HAL_RCC_ClockConfig+0xbc>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000928:	f013 0f02 	tst.w	r3, #2
 800092c:	e7dc      	b.n	80008e8 <HAL_RCC_ClockConfig+0xbc>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800092e:	2b02      	cmp	r3, #2
 8000930:	d10f      	bne.n	8000952 <HAL_RCC_ClockConfig+0x126>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000932:	6863      	ldr	r3, [r4, #4]
 8000934:	f003 030c 	and.w	r3, r3, #12
 8000938:	2b08      	cmp	r3, #8
 800093a:	d086      	beq.n	800084a <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800093c:	f7ff fc48 	bl	80001d0 <HAL_GetTick>
 8000940:	1bc0      	subs	r0, r0, r7
 8000942:	4540      	cmp	r0, r8
 8000944:	d9f5      	bls.n	8000932 <HAL_RCC_ClockConfig+0x106>
 8000946:	e7e7      	b.n	8000918 <HAL_RCC_ClockConfig+0xec>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000948:	f7ff fc42 	bl	80001d0 <HAL_GetTick>
 800094c:	1bc0      	subs	r0, r0, r7
 800094e:	4540      	cmp	r0, r8
 8000950:	d8e2      	bhi.n	8000918 <HAL_RCC_ClockConfig+0xec>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8000952:	6863      	ldr	r3, [r4, #4]
 8000954:	f013 0f0c 	tst.w	r3, #12
 8000958:	d1f6      	bne.n	8000948 <HAL_RCC_ClockConfig+0x11c>
 800095a:	e776      	b.n	800084a <HAL_RCC_ClockConfig+0x1e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800095c:	6813      	ldr	r3, [r2, #0]
 800095e:	f023 0307 	bic.w	r3, r3, #7
 8000962:	4333      	orrs	r3, r6
 8000964:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000966:	6813      	ldr	r3, [r2, #0]
 8000968:	f003 0307 	and.w	r3, r3, #7
 800096c:	429e      	cmp	r6, r3
 800096e:	d19c      	bne.n	80008aa <HAL_RCC_ClockConfig+0x7e>
 8000970:	e772      	b.n	8000858 <HAL_RCC_ClockConfig+0x2c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000972:	6863      	ldr	r3, [r4, #4]
 8000974:	68e9      	ldr	r1, [r5, #12]
 8000976:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800097a:	430b      	orrs	r3, r1
 800097c:	6063      	str	r3, [r4, #4]
 800097e:	e771      	b.n	8000864 <HAL_RCC_ClockConfig+0x38>
 8000980:	40022000 	.word	0x40022000
 8000984:	40021000 	.word	0x40021000
 8000988:	080012fe 	.word	0x080012fe
 800098c:	20000008 	.word	0x20000008

08000990 <HAL_TIM_Base_Start_IT>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

   /* Enable the TIM Update interrupt */
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8000990:	6803      	ldr	r3, [r0, #0]
   /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);

  /* Return function status */
  return HAL_OK;
}
 8000992:	2000      	movs	r0, #0
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8000994:	68da      	ldr	r2, [r3, #12]
 8000996:	f042 0201 	orr.w	r2, r2, #1
 800099a:	60da      	str	r2, [r3, #12]
  __HAL_TIM_ENABLE(htim);
 800099c:	681a      	ldr	r2, [r3, #0]
 800099e:	f042 0201 	orr.w	r2, r2, #1
 80009a2:	601a      	str	r2, [r3, #0]
}
 80009a4:	4770      	bx	lr

080009a6 <HAL_TIM_Base_Stop_IT>:
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80009a6:	6803      	ldr	r3, [r0, #0]
 80009a8:	68da      	ldr	r2, [r3, #12]
 80009aa:	f022 0201 	bic.w	r2, r2, #1
 80009ae:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80009b0:	f241 1211 	movw	r2, #4369	; 0x1111
 80009b4:	6a19      	ldr	r1, [r3, #32]
 80009b6:	4211      	tst	r1, r2
 80009b8:	d108      	bne.n	80009cc <HAL_TIM_Base_Stop_IT+0x26>
 80009ba:	f240 4244 	movw	r2, #1092	; 0x444
 80009be:	6a19      	ldr	r1, [r3, #32]
 80009c0:	4211      	tst	r1, r2
 80009c2:	bf02      	ittt	eq
 80009c4:	681a      	ldreq	r2, [r3, #0]
 80009c6:	f022 0201 	biceq.w	r2, r2, #1
 80009ca:	601a      	streq	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
}
 80009cc:	2000      	movs	r0, #0
 80009ce:	4770      	bx	lr

080009d0 <HAL_TIM_ConfigClockSource>:
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)
{
  uint32_t tmpsmcr = 0U;

  /* Process Locked */
  __HAL_LOCK(htim);
 80009d0:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 80009d4:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 80009d6:	2b01      	cmp	r3, #1
 80009d8:	f04f 0302 	mov.w	r3, #2
 80009dc:	d01c      	beq.n	8000a18 <HAL_TIM_ConfigClockSource+0x48>
 80009de:	2201      	movs	r2, #1

  htim->State = HAL_TIM_STATE_BUSY;
 80009e0:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80009e4:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(htim);
 80009e6:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 80009ea:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80009ec:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 80009f0:	f022 0277 	bic.w	r2, r2, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 80009f4:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80009f6:	680a      	ldr	r2, [r1, #0]
 80009f8:	2a40      	cmp	r2, #64	; 0x40
 80009fa:	d079      	beq.n	8000af0 <HAL_TIM_ConfigClockSource+0x120>
 80009fc:	d819      	bhi.n	8000a32 <HAL_TIM_ConfigClockSource+0x62>
 80009fe:	2a10      	cmp	r2, #16
 8000a00:	f000 8093 	beq.w	8000b2a <HAL_TIM_ConfigClockSource+0x15a>
 8000a04:	d80a      	bhi.n	8000a1c <HAL_TIM_ConfigClockSource+0x4c>
 8000a06:	2a00      	cmp	r2, #0
 8000a08:	f000 8089 	beq.w	8000b1e <HAL_TIM_ConfigClockSource+0x14e>
    break;

  default:
    break;
  }
  htim->State = HAL_TIM_STATE_READY;
 8000a0c:	2301      	movs	r3, #1
 8000a0e:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8000a12:	2300      	movs	r3, #0
 8000a14:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8000a18:	4618      	mov	r0, r3

  return HAL_OK;
}
 8000a1a:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 8000a1c:	2a20      	cmp	r2, #32
 8000a1e:	f000 808a 	beq.w	8000b36 <HAL_TIM_ConfigClockSource+0x166>
 8000a22:	2a30      	cmp	r2, #48	; 0x30
 8000a24:	d1f2      	bne.n	8000a0c <HAL_TIM_ConfigClockSource+0x3c>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t InputTriggerSource)
{
  uint32_t tmpsmcr = 0U;

   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8000a26:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8000a28:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8000a2c:	f042 0237 	orr.w	r2, r2, #55	; 0x37
 8000a30:	e036      	b.n	8000aa0 <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 8000a32:	2a70      	cmp	r2, #112	; 0x70
 8000a34:	d036      	beq.n	8000aa4 <HAL_TIM_ConfigClockSource+0xd4>
 8000a36:	d81b      	bhi.n	8000a70 <HAL_TIM_ConfigClockSource+0xa0>
 8000a38:	2a50      	cmp	r2, #80	; 0x50
 8000a3a:	d042      	beq.n	8000ac2 <HAL_TIM_ConfigClockSource+0xf2>
 8000a3c:	2a60      	cmp	r2, #96	; 0x60
 8000a3e:	d1e5      	bne.n	8000a0c <HAL_TIM_ConfigClockSource+0x3c>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8000a40:	6a1c      	ldr	r4, [r3, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8000a42:	684d      	ldr	r5, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8000a44:	f024 0410 	bic.w	r4, r4, #16
      TIM_TI2_ConfigInputStage(htim->Instance,
 8000a48:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8000a4a:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8000a4c:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 8000a4e:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8000a50:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8000a54:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8000a58:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8000a5c:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8000a60:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 8000a62:	621a      	str	r2, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8000a64:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8000a66:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8000a6a:	f042 0267 	orr.w	r2, r2, #103	; 0x67
 8000a6e:	e017      	b.n	8000aa0 <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 8000a70:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8000a74:	d011      	beq.n	8000a9a <HAL_TIM_ConfigClockSource+0xca>
 8000a76:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8000a7a:	d1c7      	bne.n	8000a0c <HAL_TIM_ConfigClockSource+0x3c>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8000a7c:	688a      	ldr	r2, [r1, #8]
 8000a7e:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8000a80:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8000a82:	68c9      	ldr	r1, [r1, #12]
 8000a84:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8000a86:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8000a8a:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8000a8e:	4322      	orrs	r2, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8000a90:	609a      	str	r2, [r3, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8000a92:	689a      	ldr	r2, [r3, #8]
 8000a94:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8000a98:	e002      	b.n	8000aa0 <HAL_TIM_ConfigClockSource+0xd0>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8000a9a:	689a      	ldr	r2, [r3, #8]
 8000a9c:	f022 0207 	bic.w	r2, r2, #7
   TIMx->SMCR = tmpsmcr;
 8000aa0:	609a      	str	r2, [r3, #8]
 8000aa2:	e7b3      	b.n	8000a0c <HAL_TIM_ConfigClockSource+0x3c>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8000aa4:	688a      	ldr	r2, [r1, #8]
 8000aa6:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8000aa8:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8000aaa:	68c9      	ldr	r1, [r1, #12]
 8000aac:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8000aae:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8000ab2:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8000ab6:	4322      	orrs	r2, r4
  TIMx->SMCR = tmpsmcr;
 8000ab8:	609a      	str	r2, [r3, #8]
      tmpsmcr = htim->Instance->SMCR;
 8000aba:	689a      	ldr	r2, [r3, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8000abc:	f042 0277 	orr.w	r2, r2, #119	; 0x77
 8000ac0:	e7ee      	b.n	8000aa0 <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8000ac2:	684c      	ldr	r4, [r1, #4]
 8000ac4:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8000ac6:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000ac8:	6a1d      	ldr	r5, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8000aca:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000ace:	f025 0501 	bic.w	r5, r5, #1
 8000ad2:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8000ad4:	699a      	ldr	r2, [r3, #24]
  tmpccer |= TIM_ICPolarity;
 8000ad6:	4321      	orrs	r1, r4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8000ad8:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8000adc:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8000ae0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8000ae2:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8000ae4:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8000ae6:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8000aea:	f042 0257 	orr.w	r2, r2, #87	; 0x57
 8000aee:	e7d7      	b.n	8000aa0 <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8000af0:	684c      	ldr	r4, [r1, #4]
 8000af2:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8000af4:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000af6:	6a1d      	ldr	r5, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8000af8:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000afc:	f025 0501 	bic.w	r5, r5, #1
 8000b00:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8000b02:	699a      	ldr	r2, [r3, #24]
  tmpccer |= TIM_ICPolarity;
 8000b04:	4321      	orrs	r1, r4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8000b06:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8000b0a:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8000b0e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8000b10:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8000b12:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8000b14:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8000b18:	f042 0247 	orr.w	r2, r2, #71	; 0x47
 8000b1c:	e7c0      	b.n	8000aa0 <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 8000b1e:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8000b20:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8000b24:	f042 0207 	orr.w	r2, r2, #7
 8000b28:	e7ba      	b.n	8000aa0 <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 8000b2a:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8000b2c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8000b30:	f042 0217 	orr.w	r2, r2, #23
 8000b34:	e7b4      	b.n	8000aa0 <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 8000b36:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8000b38:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8000b3c:	f042 0227 	orr.w	r2, r2, #39	; 0x27
 8000b40:	e7ae      	b.n	8000aa0 <HAL_TIM_ConfigClockSource+0xd0>

08000b42 <HAL_TIM_OC_DelayElapsedCallback>:
 8000b42:	4770      	bx	lr

08000b44 <HAL_TIM_IC_CaptureCallback>:
 8000b44:	4770      	bx	lr

08000b46 <HAL_TIM_PWM_PulseFinishedCallback>:
 8000b46:	4770      	bx	lr

08000b48 <HAL_TIM_TriggerCallback>:
 8000b48:	4770      	bx	lr

08000b4a <HAL_TIM_IRQHandler>:
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8000b4a:	6803      	ldr	r3, [r0, #0]
{
 8000b4c:	b510      	push	{r4, lr}
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8000b4e:	691a      	ldr	r2, [r3, #16]
{
 8000b50:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8000b52:	0791      	lsls	r1, r2, #30
 8000b54:	d50e      	bpl.n	8000b74 <HAL_TIM_IRQHandler+0x2a>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8000b56:	68da      	ldr	r2, [r3, #12]
 8000b58:	0792      	lsls	r2, r2, #30
 8000b5a:	d50b      	bpl.n	8000b74 <HAL_TIM_IRQHandler+0x2a>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8000b5c:	f06f 0202 	mvn.w	r2, #2
 8000b60:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8000b62:	2201      	movs	r2, #1
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8000b64:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8000b66:	7702      	strb	r2, [r0, #28]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8000b68:	079b      	lsls	r3, r3, #30
 8000b6a:	d077      	beq.n	8000c5c <HAL_TIM_IRQHandler+0x112>
          HAL_TIM_IC_CaptureCallback(htim);
 8000b6c:	f7ff ffea 	bl	8000b44 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000b70:	2300      	movs	r3, #0
 8000b72:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8000b74:	6823      	ldr	r3, [r4, #0]
 8000b76:	691a      	ldr	r2, [r3, #16]
 8000b78:	0750      	lsls	r0, r2, #29
 8000b7a:	d510      	bpl.n	8000b9e <HAL_TIM_IRQHandler+0x54>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8000b7c:	68da      	ldr	r2, [r3, #12]
 8000b7e:	0751      	lsls	r1, r2, #29
 8000b80:	d50d      	bpl.n	8000b9e <HAL_TIM_IRQHandler+0x54>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8000b82:	f06f 0204 	mvn.w	r2, #4
 8000b86:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8000b88:	2202      	movs	r2, #2
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8000b8a:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8000b8c:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8000b8e:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8000b92:	4620      	mov	r0, r4
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8000b94:	d068      	beq.n	8000c68 <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 8000b96:	f7ff ffd5 	bl	8000b44 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8000b9e:	6823      	ldr	r3, [r4, #0]
 8000ba0:	691a      	ldr	r2, [r3, #16]
 8000ba2:	0712      	lsls	r2, r2, #28
 8000ba4:	d50f      	bpl.n	8000bc6 <HAL_TIM_IRQHandler+0x7c>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8000ba6:	68da      	ldr	r2, [r3, #12]
 8000ba8:	0710      	lsls	r0, r2, #28
 8000baa:	d50c      	bpl.n	8000bc6 <HAL_TIM_IRQHandler+0x7c>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8000bac:	f06f 0208 	mvn.w	r2, #8
 8000bb0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8000bb2:	2204      	movs	r2, #4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8000bb4:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8000bb6:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8000bb8:	0799      	lsls	r1, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 8000bba:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8000bbc:	d05a      	beq.n	8000c74 <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8000bbe:	f7ff ffc1 	bl	8000b44 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8000bc6:	6823      	ldr	r3, [r4, #0]
 8000bc8:	691a      	ldr	r2, [r3, #16]
 8000bca:	06d2      	lsls	r2, r2, #27
 8000bcc:	d510      	bpl.n	8000bf0 <HAL_TIM_IRQHandler+0xa6>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8000bce:	68da      	ldr	r2, [r3, #12]
 8000bd0:	06d0      	lsls	r0, r2, #27
 8000bd2:	d50d      	bpl.n	8000bf0 <HAL_TIM_IRQHandler+0xa6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8000bd4:	f06f 0210 	mvn.w	r2, #16
 8000bd8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8000bda:	2208      	movs	r2, #8
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8000bdc:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8000bde:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8000be0:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8000be4:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8000be6:	d04b      	beq.n	8000c80 <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 8000be8:	f7ff ffac 	bl	8000b44 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000bec:	2300      	movs	r3, #0
 8000bee:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8000bf0:	6823      	ldr	r3, [r4, #0]
 8000bf2:	691a      	ldr	r2, [r3, #16]
 8000bf4:	07d1      	lsls	r1, r2, #31
 8000bf6:	d508      	bpl.n	8000c0a <HAL_TIM_IRQHandler+0xc0>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8000bf8:	68da      	ldr	r2, [r3, #12]
 8000bfa:	07d2      	lsls	r2, r2, #31
 8000bfc:	d505      	bpl.n	8000c0a <HAL_TIM_IRQHandler+0xc0>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8000bfe:	f06f 0201 	mvn.w	r2, #1
      HAL_TIM_PeriodElapsedCallback(htim);
 8000c02:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8000c04:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8000c06:	f000 fa3b 	bl	8001080 <HAL_TIM_PeriodElapsedCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8000c0a:	6823      	ldr	r3, [r4, #0]
 8000c0c:	691a      	ldr	r2, [r3, #16]
 8000c0e:	0610      	lsls	r0, r2, #24
 8000c10:	d508      	bpl.n	8000c24 <HAL_TIM_IRQHandler+0xda>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8000c12:	68da      	ldr	r2, [r3, #12]
 8000c14:	0611      	lsls	r1, r2, #24
 8000c16:	d505      	bpl.n	8000c24 <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8000c18:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 8000c1c:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8000c1e:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8000c20:	f000 f8ab 	bl	8000d7a <HAL_TIMEx_BreakCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8000c24:	6823      	ldr	r3, [r4, #0]
 8000c26:	691a      	ldr	r2, [r3, #16]
 8000c28:	0652      	lsls	r2, r2, #25
 8000c2a:	d508      	bpl.n	8000c3e <HAL_TIM_IRQHandler+0xf4>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8000c2c:	68da      	ldr	r2, [r3, #12]
 8000c2e:	0650      	lsls	r0, r2, #25
 8000c30:	d505      	bpl.n	8000c3e <HAL_TIM_IRQHandler+0xf4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8000c32:	f06f 0240 	mvn.w	r2, #64	; 0x40
      HAL_TIM_TriggerCallback(htim);
 8000c36:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8000c38:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8000c3a:	f7ff ff85 	bl	8000b48 <HAL_TIM_TriggerCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8000c3e:	6823      	ldr	r3, [r4, #0]
 8000c40:	691a      	ldr	r2, [r3, #16]
 8000c42:	0691      	lsls	r1, r2, #26
 8000c44:	d522      	bpl.n	8000c8c <HAL_TIM_IRQHandler+0x142>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8000c46:	68da      	ldr	r2, [r3, #12]
 8000c48:	0692      	lsls	r2, r2, #26
 8000c4a:	d51f      	bpl.n	8000c8c <HAL_TIM_IRQHandler+0x142>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8000c4c:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 8000c50:	4620      	mov	r0, r4
}
 8000c52:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8000c56:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 8000c58:	f000 b88e 	b.w	8000d78 <HAL_TIMEx_CommutationCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8000c5c:	f7ff ff71 	bl	8000b42 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000c60:	4620      	mov	r0, r4
 8000c62:	f7ff ff70 	bl	8000b46 <HAL_TIM_PWM_PulseFinishedCallback>
 8000c66:	e783      	b.n	8000b70 <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8000c68:	f7ff ff6b 	bl	8000b42 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000c6c:	4620      	mov	r0, r4
 8000c6e:	f7ff ff6a 	bl	8000b46 <HAL_TIM_PWM_PulseFinishedCallback>
 8000c72:	e792      	b.n	8000b9a <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8000c74:	f7ff ff65 	bl	8000b42 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000c78:	4620      	mov	r0, r4
 8000c7a:	f7ff ff64 	bl	8000b46 <HAL_TIM_PWM_PulseFinishedCallback>
 8000c7e:	e7a0      	b.n	8000bc2 <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8000c80:	f7ff ff5f 	bl	8000b42 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000c84:	4620      	mov	r0, r4
 8000c86:	f7ff ff5e 	bl	8000b46 <HAL_TIM_PWM_PulseFinishedCallback>
 8000c8a:	e7af      	b.n	8000bec <HAL_TIM_IRQHandler+0xa2>
 8000c8c:	bd10      	pop	{r4, pc}
	...

08000c90 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8000c90:	4a1a      	ldr	r2, [pc, #104]	; (8000cfc <TIM_Base_SetConfig+0x6c>)
  tmpcr1 = TIMx->CR1;
 8000c92:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8000c94:	4290      	cmp	r0, r2
 8000c96:	d00a      	beq.n	8000cae <TIM_Base_SetConfig+0x1e>
 8000c98:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8000c9c:	d007      	beq.n	8000cae <TIM_Base_SetConfig+0x1e>
 8000c9e:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8000ca2:	4290      	cmp	r0, r2
 8000ca4:	d003      	beq.n	8000cae <TIM_Base_SetConfig+0x1e>
 8000ca6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000caa:	4290      	cmp	r0, r2
 8000cac:	d115      	bne.n	8000cda <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= Structure->CounterMode;
 8000cae:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8000cb0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8000cb4:	4313      	orrs	r3, r2
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8000cb6:	4a11      	ldr	r2, [pc, #68]	; (8000cfc <TIM_Base_SetConfig+0x6c>)
 8000cb8:	4290      	cmp	r0, r2
 8000cba:	d00a      	beq.n	8000cd2 <TIM_Base_SetConfig+0x42>
 8000cbc:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8000cc0:	d007      	beq.n	8000cd2 <TIM_Base_SetConfig+0x42>
 8000cc2:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8000cc6:	4290      	cmp	r0, r2
 8000cc8:	d003      	beq.n	8000cd2 <TIM_Base_SetConfig+0x42>
 8000cca:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000cce:	4290      	cmp	r0, r2
 8000cd0:	d103      	bne.n	8000cda <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8000cd2:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8000cd4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8000cd8:	4313      	orrs	r3, r2
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 8000cda:	694a      	ldr	r2, [r1, #20]
  tmpcr1 &= ~TIM_CR1_ARPE;
 8000cdc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 8000ce0:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8000ce2:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8000ce4:	688b      	ldr	r3, [r1, #8]
 8000ce6:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8000ce8:	680b      	ldr	r3, [r1, #0]
 8000cea:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8000cec:	4b03      	ldr	r3, [pc, #12]	; (8000cfc <TIM_Base_SetConfig+0x6c>)
 8000cee:	4298      	cmp	r0, r3
    TIMx->RCR = Structure->RepetitionCounter;
 8000cf0:	bf04      	itt	eq
 8000cf2:	690b      	ldreq	r3, [r1, #16]
 8000cf4:	6303      	streq	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8000cf6:	2301      	movs	r3, #1
 8000cf8:	6143      	str	r3, [r0, #20]
 8000cfa:	4770      	bx	lr
 8000cfc:	40012c00 	.word	0x40012c00

08000d00 <HAL_TIM_Base_Init>:
{
 8000d00:	b510      	push	{r4, lr}
  if(htim == NULL)
 8000d02:	4604      	mov	r4, r0
 8000d04:	b1a0      	cbz	r0, 8000d30 <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8000d06:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8000d0a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000d0e:	b91b      	cbnz	r3, 8000d18 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8000d10:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8000d14:	f000 fa48 	bl	80011a8 <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8000d18:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8000d1a:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 8000d1c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8000d20:	1d21      	adds	r1, r4, #4
 8000d22:	f7ff ffb5 	bl	8000c90 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8000d26:	2301      	movs	r3, #1
  return HAL_OK;
 8000d28:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8000d2a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8000d2e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8000d30:	2001      	movs	r0, #1
}
 8000d32:	bd10      	pop	{r4, pc}

08000d34 <HAL_TIMEx_MasterConfigSynchronization>:
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 8000d34:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8000d38:	b510      	push	{r4, lr}
  __HAL_LOCK(htim);
 8000d3a:	2b01      	cmp	r3, #1
 8000d3c:	f04f 0302 	mov.w	r3, #2
 8000d40:	d018      	beq.n	8000d74 <HAL_TIMEx_MasterConfigSynchronization+0x40>

  htim->State = HAL_TIM_STATE_BUSY;
 8000d42:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8000d46:	6803      	ldr	r3, [r0, #0]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8000d48:	680c      	ldr	r4, [r1, #0]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8000d4a:	685a      	ldr	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8000d4c:	6849      	ldr	r1, [r1, #4]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8000d4e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8000d52:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8000d54:	685a      	ldr	r2, [r3, #4]
 8000d56:	4322      	orrs	r2, r4
 8000d58:	605a      	str	r2, [r3, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8000d5a:	689a      	ldr	r2, [r3, #8]
 8000d5c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000d60:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8000d62:	689a      	ldr	r2, [r3, #8]
 8000d64:	430a      	orrs	r2, r1
 8000d66:	609a      	str	r2, [r3, #8]

  htim->State = HAL_TIM_STATE_READY;
 8000d68:	2301      	movs	r3, #1
 8000d6a:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8000d6e:	2300      	movs	r3, #0
 8000d70:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8000d74:	4618      	mov	r0, r3

  return HAL_OK;
}
 8000d76:	bd10      	pop	{r4, pc}

08000d78 <HAL_TIMEx_CommutationCallback>:
 8000d78:	4770      	bx	lr

08000d7a <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8000d7a:	4770      	bx	lr

08000d7c <MX_GPIO_Init>:
        * EXTI
*/
void MX_GPIO_Init(void)
{

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d7c:	2210      	movs	r2, #16
{
 8000d7e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000d82:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d84:	eb0d 0002 	add.w	r0, sp, r2
 8000d88:	2100      	movs	r1, #0
 8000d8a:	f000 fa75 	bl	8001278 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d8e:	4b21      	ldr	r3, [pc, #132]	; (8000e14 <MX_GPIO_Init+0x98>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, UART_TX1_Pin|UART_TX2_Pin|UART_TX3_Pin|UART_TX4_Pin 
 8000d90:	f8df 8088 	ldr.w	r8, [pc, #136]	; 8000e1c <MX_GPIO_Init+0xa0>
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d94:	699a      	ldr	r2, [r3, #24]
                          |UART_TX5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, UART_TX6_Pin|UART_TX7_Pin|UART_TX8_Pin|UART_TX9_Pin 
 8000d96:	4c20      	ldr	r4, [pc, #128]	; (8000e18 <MX_GPIO_Init+0x9c>)
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d98:	f042 0220 	orr.w	r2, r2, #32
 8000d9c:	619a      	str	r2, [r3, #24]
 8000d9e:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(GPIOA, UART_TX1_Pin|UART_TX2_Pin|UART_TX3_Pin|UART_TX4_Pin 
 8000da0:	4640      	mov	r0, r8
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000da2:	f002 0220 	and.w	r2, r2, #32
 8000da6:	9201      	str	r2, [sp, #4]
 8000da8:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000daa:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(GPIOA, UART_TX1_Pin|UART_TX2_Pin|UART_TX3_Pin|UART_TX4_Pin 
 8000dac:	21f8      	movs	r1, #248	; 0xf8
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dae:	f042 0204 	orr.w	r2, r2, #4
 8000db2:	619a      	str	r2, [r3, #24]
 8000db4:	699a      	ldr	r2, [r3, #24]

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin 
                           PAPin */
  GPIO_InitStruct.Pin = UART_TX1_Pin|UART_TX2_Pin|UART_TX3_Pin|UART_TX4_Pin 
                          |UART_TX5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000db6:	2701      	movs	r7, #1
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000db8:	f002 0204 	and.w	r2, r2, #4
 8000dbc:	9202      	str	r2, [sp, #8]
 8000dbe:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dc0:	699a      	ldr	r2, [r3, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dc2:	2600      	movs	r6, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dc4:	f042 0208 	orr.w	r2, r2, #8
 8000dc8:	619a      	str	r2, [r3, #24]
 8000dca:	699b      	ldr	r3, [r3, #24]
  HAL_GPIO_WritePin(GPIOA, UART_TX1_Pin|UART_TX2_Pin|UART_TX3_Pin|UART_TX4_Pin 
 8000dcc:	2200      	movs	r2, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dce:	f003 0308 	and.w	r3, r3, #8
 8000dd2:	9303      	str	r3, [sp, #12]
 8000dd4:	9b03      	ldr	r3, [sp, #12]
  HAL_GPIO_WritePin(GPIOA, UART_TX1_Pin|UART_TX2_Pin|UART_TX3_Pin|UART_TX4_Pin 
 8000dd6:	f7ff fb5b 	bl	8000490 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, UART_TX6_Pin|UART_TX7_Pin|UART_TX8_Pin|UART_TX9_Pin 
 8000dda:	2200      	movs	r2, #0
 8000ddc:	4620      	mov	r0, r4
 8000dde:	f640 4107 	movw	r1, #3079	; 0xc07
 8000de2:	f7ff fb55 	bl	8000490 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000de6:	2502      	movs	r5, #2
  GPIO_InitStruct.Pin = UART_TX1_Pin|UART_TX2_Pin|UART_TX3_Pin|UART_TX4_Pin 
 8000de8:	23f8      	movs	r3, #248	; 0xf8
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dea:	a904      	add	r1, sp, #16
 8000dec:	4640      	mov	r0, r8
  GPIO_InitStruct.Pin = UART_TX1_Pin|UART_TX2_Pin|UART_TX3_Pin|UART_TX4_Pin 
 8000dee:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000df0:	9705      	str	r7, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000df2:	9606      	str	r6, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000df4:	9507      	str	r5, [sp, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000df6:	f7ff fa6b 	bl	80002d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin 
                           PBPin */
  GPIO_InitStruct.Pin = UART_TX6_Pin|UART_TX7_Pin|UART_TX8_Pin|UART_TX9_Pin 
 8000dfa:	f640 4307 	movw	r3, #3079	; 0xc07
                          |UART_TX10_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dfe:	a904      	add	r1, sp, #16
 8000e00:	4620      	mov	r0, r4
  GPIO_InitStruct.Pin = UART_TX6_Pin|UART_TX7_Pin|UART_TX8_Pin|UART_TX9_Pin 
 8000e02:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e04:	9705      	str	r7, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e06:	9606      	str	r6, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e08:	9507      	str	r5, [sp, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e0a:	f7ff fa61 	bl	80002d0 <HAL_GPIO_Init>

}
 8000e0e:	b008      	add	sp, #32
 8000e10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000e14:	40021000 	.word	0x40021000
 8000e18:	40010c00 	.word	0x40010c00
 8000e1c:	40010800 	.word	0x40010800

08000e20 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e20:	b510      	push	{r4, lr}
 8000e22:	b090      	sub	sp, #64	; 0x40
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e24:	2228      	movs	r2, #40	; 0x28
 8000e26:	2100      	movs	r1, #0
 8000e28:	a806      	add	r0, sp, #24
 8000e2a:	f000 fa25 	bl	8001278 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e2e:	2100      	movs	r1, #0
 8000e30:	2214      	movs	r2, #20
 8000e32:	a801      	add	r0, sp, #4
 8000e34:	f000 fa20 	bl	8001278 <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000e38:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000e3c:	2201      	movs	r2, #1
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e3e:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000e40:	9307      	str	r3, [sp, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000e42:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000e44:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e48:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000e4a:	9206      	str	r2, [sp, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e4c:	920a      	str	r2, [sp, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000e4e:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e50:	940d      	str	r4, [sp, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e52:	f7ff fb23 	bl	800049c <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e56:	230f      	movs	r3, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000e58:	f44f 6280 	mov.w	r2, #1024	; 0x400
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e5c:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e5e:	2300      	movs	r3, #0
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000e60:	4621      	mov	r1, r4
 8000e62:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e64:	9402      	str	r4, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e66:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000e68:	9204      	str	r2, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e6a:	9305      	str	r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000e6c:	f7ff fcde 	bl	800082c <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
}
 8000e70:	b010      	add	sp, #64	; 0x40
 8000e72:	bd10      	pop	{r4, pc}

08000e74 <main>:
{
 8000e74:	b508      	push	{r3, lr}
  HAL_Init();
 8000e76:	f7ff f98d 	bl	8000194 <HAL_Init>
  SystemClock_Config();
 8000e7a:	f7ff ffd1 	bl	8000e20 <SystemClock_Config>
  MX_GPIO_Init();
 8000e7e:	f7ff ff7d 	bl	8000d7c <MX_GPIO_Init>
  MX_TIM4_Init();
 8000e82:	f000 f95d 	bl	8001140 <MX_TIM4_Init>
  UART1.GPIO_TX_Pin           = UART_TX1_Pin;
 8000e86:	2308      	movs	r3, #8
 8000e88:	4e1c      	ldr	r6, [pc, #112]	; (8000efc <main+0x88>)
  UART2.GPIO_TX_Pin           = UART_TX2_Pin;
 8000e8a:	2010      	movs	r0, #16
  UART1.GPIO_TX_Pin           = UART_TX1_Pin;
 8000e8c:	83b3      	strh	r3, [r6, #28]
  UART1.TX_Ring_Buffer.Buffer = UART1_TX_Buffer;
 8000e8e:	4b1c      	ldr	r3, [pc, #112]	; (8000f00 <main+0x8c>)
  UART1.TX_Ring_Buffer.Size   = sizeof(UART1_TX_Buffer);
 8000e90:	2220      	movs	r2, #32
  UART1.TX_Ring_Buffer.Buffer = UART1_TX_Buffer;
 8000e92:	6033      	str	r3, [r6, #0]
  UART1.TX_Ring_Buffer.Read_Index = 0;
 8000e94:	2300      	movs	r3, #0
  UART2.GPIO_TX_Pin           = UART_TX2_Pin;
 8000e96:	4d1b      	ldr	r5, [pc, #108]	; (8000f04 <main+0x90>)
  UART3.GPIO_TX_Pin           = UART_TX3_Pin;
 8000e98:	4c1b      	ldr	r4, [pc, #108]	; (8000f08 <main+0x94>)
  UART1.GPIO_TX_Port          = UART_TX1_GPIO_Port;
 8000e9a:	491c      	ldr	r1, [pc, #112]	; (8000f0c <main+0x98>)
  UART2.GPIO_TX_Pin           = UART_TX2_Pin;
 8000e9c:	83a8      	strh	r0, [r5, #28]
  UART2.TX_Ring_Buffer.Buffer = UART2_TX_Buffer;
 8000e9e:	481c      	ldr	r0, [pc, #112]	; (8000f10 <main+0x9c>)
  UART1.GPIO_TX_Port          = UART_TX1_GPIO_Port;
 8000ea0:	61b1      	str	r1, [r6, #24]
  UART2.GPIO_TX_Port          = UART_TX2_GPIO_Port;
 8000ea2:	61a9      	str	r1, [r5, #24]
  UART3.GPIO_TX_Port          = UART_TX3_GPIO_Port;
 8000ea4:	61a1      	str	r1, [r4, #24]
  UART3.TX_Ring_Buffer.Buffer = UART3_TX_Buffer;
 8000ea6:	491b      	ldr	r1, [pc, #108]	; (8000f14 <main+0xa0>)
  UART2.TX_Ring_Buffer.Buffer = UART2_TX_Buffer;
 8000ea8:	6028      	str	r0, [r5, #0]
  Soft_Uart_Init(&UART1);
 8000eaa:	4630      	mov	r0, r6
  UART1.TX_Ring_Buffer.Size   = sizeof(UART1_TX_Buffer);
 8000eac:	8132      	strh	r2, [r6, #8]
  UART1.TX_Ring_Buffer.Read_Index = 0;
 8000eae:	80f3      	strh	r3, [r6, #6]
  UART1.TX_Ring_Buffer.Write_Index = 0;
 8000eb0:	80b3      	strh	r3, [r6, #4]
  UART2.TX_Ring_Buffer.Size   = sizeof(UART2_TX_Buffer);
 8000eb2:	812a      	strh	r2, [r5, #8]
  UART2.TX_Ring_Buffer.Read_Index = 0;
 8000eb4:	80eb      	strh	r3, [r5, #6]
  UART2.TX_Ring_Buffer.Write_Index = 0;
 8000eb6:	80ab      	strh	r3, [r5, #4]
  UART3.GPIO_TX_Pin           = UART_TX3_Pin;
 8000eb8:	83a2      	strh	r2, [r4, #28]
  UART3.TX_Ring_Buffer.Size   = sizeof(UART3_TX_Buffer);
 8000eba:	8122      	strh	r2, [r4, #8]
  UART3.TX_Ring_Buffer.Read_Index = 0;
 8000ebc:	80e3      	strh	r3, [r4, #6]
  UART3.TX_Ring_Buffer.Write_Index = 0;
 8000ebe:	80a3      	strh	r3, [r4, #4]
  UART3.TX_Ring_Buffer.Buffer = UART3_TX_Buffer;
 8000ec0:	6021      	str	r1, [r4, #0]
  Soft_Uart_Init(&UART1);
 8000ec2:	f000 f85d 	bl	8000f80 <Soft_Uart_Init>
  Soft_Uart_Init(&UART2);
 8000ec6:	4628      	mov	r0, r5
 8000ec8:	f000 f85a 	bl	8000f80 <Soft_Uart_Init>
  Soft_Uart_Init(&UART3);
 8000ecc:	4620      	mov	r0, r4
 8000ece:	f000 f857 	bl	8000f80 <Soft_Uart_Init>
  Soft_Uart_Send_String(&UART1, "Hello World! from UART1\r\n");
 8000ed2:	4911      	ldr	r1, [pc, #68]	; (8000f18 <main+0xa4>)
 8000ed4:	4630      	mov	r0, r6
 8000ed6:	f000 f8c1 	bl	800105c <Soft_Uart_Send_String>
  HAL_Delay(1000);
 8000eda:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000ede:	f7ff f97d 	bl	80001dc <HAL_Delay>
  Soft_Uart_Send_String(&UART2, "Hello World! from UART2\r\n");
 8000ee2:	490e      	ldr	r1, [pc, #56]	; (8000f1c <main+0xa8>)
 8000ee4:	4628      	mov	r0, r5
 8000ee6:	f000 f8b9 	bl	800105c <Soft_Uart_Send_String>
  HAL_Delay(1000);
 8000eea:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000eee:	f7ff f975 	bl	80001dc <HAL_Delay>
  Soft_Uart_Send_String(&UART3, "Hello World! from UART3\r\n");
 8000ef2:	490b      	ldr	r1, [pc, #44]	; (8000f20 <main+0xac>)
 8000ef4:	4620      	mov	r0, r4
 8000ef6:	f000 f8b1 	bl	800105c <Soft_Uart_Send_String>
 8000efa:	e7fe      	b.n	8000efa <main+0x86>
 8000efc:	20000030 	.word	0x20000030
 8000f00:	20000090 	.word	0x20000090
 8000f04:	20000120 	.word	0x20000120
 8000f08:	20000190 	.word	0x20000190
 8000f0c:	40010800 	.word	0x40010800
 8000f10:	200000e0 	.word	0x200000e0
 8000f14:	20000260 	.word	0x20000260
 8000f18:	080012b0 	.word	0x080012b0
 8000f1c:	080012ca 	.word	0x080012ca
 8000f20:	080012e4 	.word	0x080012e4

08000f24 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f24:	4770      	bx	lr

08000f26 <Ring_Buffer_Put_Char>:
    if (handle->Write_Index == handle->Read_Index)
	{
        //over flow
	}

    handle->Buffer[handle->Write_Index] = data;
 8000f26:	8883      	ldrh	r3, [r0, #4]
 8000f28:	6802      	ldr	r2, [r0, #0]
 8000f2a:	54d1      	strb	r1, [r2, r3]

    handle->Write_Index++;
 8000f2c:	8883      	ldrh	r3, [r0, #4]

    if (handle->Write_Index == handle->Size)
 8000f2e:	8902      	ldrh	r2, [r0, #8]
    handle->Write_Index++;
 8000f30:	3301      	adds	r3, #1
 8000f32:	b29b      	uxth	r3, r3
    if (handle->Write_Index == handle->Size)
 8000f34:	429a      	cmp	r2, r3
    handle->Write_Index++;
 8000f36:	8083      	strh	r3, [r0, #4]
	{
	handle->Write_Index = 0;
 8000f38:	bf04      	itt	eq
 8000f3a:	2300      	moveq	r3, #0
 8000f3c:	8083      	strheq	r3, [r0, #4]
	}

    return 1;
    }
 8000f3e:	2001      	movs	r0, #1
 8000f40:	4770      	bx	lr

08000f42 <Ring_Buffer_Get_Char>:


uint8_t Ring_Buffer_Get_Char(Ring_Buffer_t* handle, char* data)
    {

    if (handle->Read_Index == handle->Write_Index)
 8000f42:	88c3      	ldrh	r3, [r0, #6]
 8000f44:	8882      	ldrh	r2, [r0, #4]
 8000f46:	429a      	cmp	r2, r3
 8000f48:	d102      	bne.n	8000f50 <Ring_Buffer_Get_Char+0xe>
	{
	*data = 0;
 8000f4a:	2000      	movs	r0, #0
 8000f4c:	7008      	strb	r0, [r1, #0]
	return 0;
 8000f4e:	4770      	bx	lr
	}

    *data = handle->Buffer[handle->Read_Index];
 8000f50:	6802      	ldr	r2, [r0, #0]
 8000f52:	5cd3      	ldrb	r3, [r2, r3]
 8000f54:	700b      	strb	r3, [r1, #0]

    handle->Read_Index++;
 8000f56:	88c3      	ldrh	r3, [r0, #6]

    if (handle->Read_Index == handle->Size)
 8000f58:	8902      	ldrh	r2, [r0, #8]
    handle->Read_Index++;
 8000f5a:	3301      	adds	r3, #1
 8000f5c:	b29b      	uxth	r3, r3
    if (handle->Read_Index == handle->Size)
 8000f5e:	429a      	cmp	r2, r3
    handle->Read_Index++;
 8000f60:	80c3      	strh	r3, [r0, #6]
	{
	handle->Read_Index = 0;
 8000f62:	bf04      	itt	eq
 8000f64:	2300      	moveq	r3, #0
 8000f66:	80c3      	strheq	r3, [r0, #6]
	}

    return 1;
 8000f68:	2001      	movs	r0, #1
    }
 8000f6a:	4770      	bx	lr

08000f6c <Ring_Buffer_Get_Count>:
    }


uint16_t Ring_Buffer_Get_Count(Ring_Buffer_t* handle)
    {
    if (handle->Write_Index >= handle->Read_Index)
 8000f6c:	8883      	ldrh	r3, [r0, #4]
 8000f6e:	88c2      	ldrh	r2, [r0, #6]
 8000f70:	4293      	cmp	r3, r2
	{
	return (handle->Write_Index - handle->Read_Index);
	}
    return (handle->Size - (handle->Read_Index - handle->Write_Index ));
 8000f72:	bf37      	itett	cc
 8000f74:	8900      	ldrhcc	r0, [r0, #8]
	return (handle->Write_Index - handle->Read_Index);
 8000f76:	1a98      	subcs	r0, r3, r2
    return (handle->Size - (handle->Read_Index - handle->Write_Index ));
 8000f78:	18c0      	addcc	r0, r0, r3
 8000f7a:	1a80      	subcc	r0, r0, r2
 8000f7c:	b280      	uxth	r0, r0
    }
 8000f7e:	4770      	bx	lr

08000f80 <Soft_Uart_Init>:
void Soft_Uart_Init(Soft_Uart_t* uart_handle)
    {
    /**** TIM configured in cube to generate interrupt every 1/baud rate *********/
    /**** GPIO pin configured in cube *********/

     if(Soft_Uart_Count< MAX_SOFT_UART)
 8000f80:	4a04      	ldr	r2, [pc, #16]	; (8000f94 <Soft_Uart_Init+0x14>)
 8000f82:	7813      	ldrb	r3, [r2, #0]
 8000f84:	2b09      	cmp	r3, #9
	 {
	 Soft_Uart_List[Soft_Uart_Count] = uart_handle;
 8000f86:	bf9f      	itttt	ls
 8000f88:	4903      	ldrls	r1, [pc, #12]	; (8000f98 <Soft_Uart_Init+0x18>)
 8000f8a:	f841 0023 	strls.w	r0, [r1, r3, lsl #2]
	 Soft_Uart_Count++;
 8000f8e:	3301      	addls	r3, #1
 8000f90:	7013      	strbls	r3, [r2, #0]
 8000f92:	4770      	bx	lr
 8000f94:	20000028 	.word	0x20000028
 8000f98:	20000350 	.word	0x20000350

08000f9c <_104us_ISR>:
	 }
    }

void _104us_ISR()
    {
 8000f9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}

    Soft_Uart_t* uart_handle = NULL;
    Uart_Ring_Buffer* ring_buffer_handle = NULL;
    uint8_t uart_active_count = 0;

    for (uint8_t i = 0; i < Soft_Uart_Count; i++)
 8000fa0:	2600      	movs	r6, #0
 8000fa2:	2701      	movs	r7, #1
    uint8_t uart_active_count = 0;
 8000fa4:	4635      	mov	r5, r6
    for (uint8_t i = 0; i < Soft_Uart_Count; i++)
 8000fa6:	f8df 80ac 	ldr.w	r8, [pc, #172]	; 8001054 <_104us_ISR+0xb8>
	{

	uart_handle = Soft_Uart_List[i];
 8000faa:	f8df 90ac 	ldr.w	r9, [pc, #172]	; 8001058 <_104us_ISR+0xbc>
    for (uint8_t i = 0; i < Soft_Uart_Count; i++)
 8000fae:	f898 2000 	ldrb.w	r2, [r8]
 8000fb2:	b2f3      	uxtb	r3, r6
 8000fb4:	429a      	cmp	r2, r3
 8000fb6:	d806      	bhi.n	8000fc6 <_104us_ISR+0x2a>


	}

    // if all soft_uart are idle disable tim interrupt
    if(!uart_active_count)
 8000fb8:	2d00      	cmp	r5, #0
 8000fba:	d146      	bne.n	800104a <_104us_ISR+0xae>
	{
	HAL_TIM_Base_Stop_IT(&SOFT_UART_TIM);
	}

    }
 8000fbc:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	HAL_TIM_Base_Stop_IT(&SOFT_UART_TIM);
 8000fc0:	4823      	ldr	r0, [pc, #140]	; (8001050 <_104us_ISR+0xb4>)
 8000fc2:	f7ff bcf0 	b.w	80009a6 <HAL_TIM_Base_Stop_IT>
	uart_handle = Soft_Uart_List[i];
 8000fc6:	f859 4023 	ldr.w	r4, [r9, r3, lsl #2]
	if(!uart_handle->TX_Enable)
 8000fca:	f894 302a 	ldrb.w	r3, [r4, #42]	; 0x2a
 8000fce:	b92b      	cbnz	r3, 8000fdc <_104us_ISR+0x40>
	if (Ring_Buffer_Get_Count(ring_buffer_handle))
 8000fd0:	4620      	mov	r0, r4
 8000fd2:	f7ff ffcb 	bl	8000f6c <Ring_Buffer_Get_Count>
 8000fd6:	b1e0      	cbz	r0, 8001012 <_104us_ISR+0x76>
	    uart_handle->TX_Enable = 1;
 8000fd8:	f884 702a 	strb.w	r7, [r4, #42]	; 0x2a
	if(uart_handle->TX_Enable)
 8000fdc:	f894 302a 	ldrb.w	r3, [r4, #42]	; 0x2a
 8000fe0:	b1ab      	cbz	r3, 800100e <_104us_ISR+0x72>
	if (!(uart_handle->TX_Bit_Count)) //start bit
 8000fe2:	f894 a026 	ldrb.w	sl, [r4, #38]	; 0x26
	    uart_active_count++;
 8000fe6:	3501      	adds	r5, #1
 8000fe8:	b2ed      	uxtb	r5, r5
	if (!(uart_handle->TX_Bit_Count)) //start bit
 8000fea:	f1ba 0f00 	cmp.w	sl, #0
 8000fee:	d113      	bne.n	8001018 <_104us_ISR+0x7c>
	    Ring_Buffer_Get_Char(ring_buffer_handle, &uart_handle->TX_Byte);
 8000ff0:	f104 0128 	add.w	r1, r4, #40	; 0x28
 8000ff4:	4620      	mov	r0, r4
 8000ff6:	f7ff ffa4 	bl	8000f42 <Ring_Buffer_Get_Char>
	    HAL_GPIO_WritePin(uart_handle->GPIO_TX_Port, uart_handle->GPIO_TX_Pin, GPIO_PIN_RESET);
 8000ffa:	4652      	mov	r2, sl
 8000ffc:	8ba1      	ldrh	r1, [r4, #28]
		HAL_GPIO_WritePin(uart_handle->GPIO_TX_Port, uart_handle->GPIO_TX_Pin, GPIO_PIN_RESET);
 8000ffe:	69a0      	ldr	r0, [r4, #24]
 8001000:	f7ff fa46 	bl	8000490 <HAL_GPIO_WritePin>
	    uart_handle->TX_Bit_Count++;
 8001004:	f894 3026 	ldrb.w	r3, [r4, #38]	; 0x26
 8001008:	3301      	adds	r3, #1
 800100a:	f884 3026 	strb.w	r3, [r4, #38]	; 0x26
 800100e:	3601      	adds	r6, #1
 8001010:	e7cd      	b.n	8000fae <_104us_ISR+0x12>
	    uart_handle->TC_Flag = 1;
 8001012:	f884 702b 	strb.w	r7, [r4, #43]	; 0x2b
 8001016:	e7e1      	b.n	8000fdc <_104us_ISR+0x40>
	else if (uart_handle->TX_Bit_Count < 9) //data frame
 8001018:	f1ba 0f08 	cmp.w	sl, #8
 800101c:	8ba1      	ldrh	r1, [r4, #28]
 800101e:	d80a      	bhi.n	8001036 <_104us_ISR+0x9a>
	    if ((uart_handle->TX_Byte >> (uart_handle->TX_Bit_Count - 1)) & 0x01)
 8001020:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 8001024:	f10a 32ff 	add.w	r2, sl, #4294967295	; 0xffffffff
 8001028:	fa43 f202 	asr.w	r2, r3, r2
 800102c:	f012 0201 	ands.w	r2, r2, #1
		HAL_GPIO_WritePin(uart_handle->GPIO_TX_Port, uart_handle->GPIO_TX_Pin, GPIO_PIN_SET);
 8001030:	bf18      	it	ne
 8001032:	2201      	movne	r2, #1
 8001034:	e7e3      	b.n	8000ffe <_104us_ISR+0x62>
	    HAL_GPIO_WritePin(uart_handle->GPIO_TX_Port, uart_handle->GPIO_TX_Pin, GPIO_PIN_SET);
 8001036:	2201      	movs	r2, #1
 8001038:	69a0      	ldr	r0, [r4, #24]
 800103a:	f7ff fa29 	bl	8000490 <HAL_GPIO_WritePin>
	    uart_handle->TX_Bit_Count = 0;
 800103e:	2300      	movs	r3, #0
 8001040:	f884 3026 	strb.w	r3, [r4, #38]	; 0x26
	    uart_handle->TX_Enable = 0;
 8001044:	f884 302a 	strb.w	r3, [r4, #42]	; 0x2a
 8001048:	e7e1      	b.n	800100e <_104us_ISR+0x72>
 800104a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800104e:	bf00      	nop
 8001050:	20000378 	.word	0x20000378
 8001054:	20000028 	.word	0x20000028
 8001058:	20000350 	.word	0x20000350

0800105c <Soft_Uart_Send_String>:
    Ring_Buffer_Put_Char(ring_buffer_handle, data);
    HAL_TIM_Base_Start_IT(&SOFT_UART_TIM);
    }

void Soft_Uart_Send_String(Soft_Uart_t* uart_handle, char* str)
    {
 800105c:	b538      	push	{r3, r4, r5, lr}
 800105e:	4605      	mov	r5, r0
 8001060:	1e4c      	subs	r4, r1, #1

    Uart_Ring_Buffer* ring_buffer_handle = &uart_handle->TX_Ring_Buffer;

    while (*str != '\0')
 8001062:	f814 1f01 	ldrb.w	r1, [r4, #1]!
 8001066:	b921      	cbnz	r1, 8001072 <Soft_Uart_Send_String+0x16>
	{
	Ring_Buffer_Put_Char(ring_buffer_handle, *str++);
	}
    HAL_TIM_Base_Start_IT(&SOFT_UART_TIM);
 8001068:	4804      	ldr	r0, [pc, #16]	; (800107c <Soft_Uart_Send_String+0x20>)
    }
 800106a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    HAL_TIM_Base_Start_IT(&SOFT_UART_TIM);
 800106e:	f7ff bc8f 	b.w	8000990 <HAL_TIM_Base_Start_IT>
	Ring_Buffer_Put_Char(ring_buffer_handle, *str++);
 8001072:	4628      	mov	r0, r5
 8001074:	f7ff ff57 	bl	8000f26 <Ring_Buffer_Put_Char>
 8001078:	e7f3      	b.n	8001062 <Soft_Uart_Send_String+0x6>
 800107a:	bf00      	nop
 800107c:	20000378 	.word	0x20000378

08001080 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
    {
    if (htim == &SOFT_UART_TIM)
 8001080:	4b02      	ldr	r3, [pc, #8]	; (800108c <HAL_TIM_PeriodElapsedCallback+0xc>)
 8001082:	4283      	cmp	r3, r0
 8001084:	d101      	bne.n	800108a <HAL_TIM_PeriodElapsedCallback+0xa>
	{
	_104us_ISR();
 8001086:	f7ff bf89 	b.w	8000f9c <_104us_ISR>
 800108a:	4770      	bx	lr
 800108c:	20000378 	.word	0x20000378

08001090 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001090:	4b0e      	ldr	r3, [pc, #56]	; (80010cc <HAL_MspInit+0x3c>)
{
 8001092:	b082      	sub	sp, #8
  __HAL_RCC_AFIO_CLK_ENABLE();
 8001094:	699a      	ldr	r2, [r3, #24]
 8001096:	f042 0201 	orr.w	r2, r2, #1
 800109a:	619a      	str	r2, [r3, #24]
 800109c:	699a      	ldr	r2, [r3, #24]
 800109e:	f002 0201 	and.w	r2, r2, #1
 80010a2:	9200      	str	r2, [sp, #0]
 80010a4:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80010a6:	69da      	ldr	r2, [r3, #28]
 80010a8:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80010ac:	61da      	str	r2, [r3, #28]
 80010ae:	69db      	ldr	r3, [r3, #28]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80010b0:	4a07      	ldr	r2, [pc, #28]	; (80010d0 <HAL_MspInit+0x40>)
  __HAL_RCC_PWR_CLK_ENABLE();
 80010b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010b6:	9301      	str	r3, [sp, #4]
 80010b8:	9b01      	ldr	r3, [sp, #4]
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80010ba:	6853      	ldr	r3, [r2, #4]
 80010bc:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80010c0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80010c4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80010c6:	b002      	add	sp, #8
 80010c8:	4770      	bx	lr
 80010ca:	bf00      	nop
 80010cc:	40021000 	.word	0x40021000
 80010d0:	40010000 	.word	0x40010000

080010d4 <NMI_Handler>:
 80010d4:	4770      	bx	lr

080010d6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010d6:	e7fe      	b.n	80010d6 <HardFault_Handler>

080010d8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80010d8:	e7fe      	b.n	80010d8 <MemManage_Handler>

080010da <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80010da:	e7fe      	b.n	80010da <BusFault_Handler>

080010dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80010dc:	e7fe      	b.n	80010dc <UsageFault_Handler>

080010de <SVC_Handler>:
 80010de:	4770      	bx	lr

080010e0 <DebugMon_Handler>:
 80010e0:	4770      	bx	lr

080010e2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80010e2:	4770      	bx	lr

080010e4 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80010e4:	f7ff b868 	b.w	80001b8 <HAL_IncTick>

080010e8 <TIM4_IRQHandler>:
void TIM4_IRQHandler(void)
{
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80010e8:	4801      	ldr	r0, [pc, #4]	; (80010f0 <TIM4_IRQHandler+0x8>)
 80010ea:	f7ff bd2e 	b.w	8000b4a <HAL_TIM_IRQHandler>
 80010ee:	bf00      	nop
 80010f0:	20000378 	.word	0x20000378

080010f4 <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80010f4:	4b0f      	ldr	r3, [pc, #60]	; (8001134 <SystemInit+0x40>)
 80010f6:	681a      	ldr	r2, [r3, #0]
 80010f8:	f042 0201 	orr.w	r2, r2, #1
 80010fc:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 80010fe:	6859      	ldr	r1, [r3, #4]
 8001100:	4a0d      	ldr	r2, [pc, #52]	; (8001138 <SystemInit+0x44>)
 8001102:	400a      	ands	r2, r1
 8001104:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8001106:	681a      	ldr	r2, [r3, #0]
 8001108:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 800110c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001110:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001112:	681a      	ldr	r2, [r3, #0]
 8001114:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001118:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 800111a:	685a      	ldr	r2, [r3, #4]
 800111c:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8001120:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8001122:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8001126:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8001128:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800112c:	4b03      	ldr	r3, [pc, #12]	; (800113c <SystemInit+0x48>)
 800112e:	609a      	str	r2, [r3, #8]
 8001130:	4770      	bx	lr
 8001132:	bf00      	nop
 8001134:	40021000 	.word	0x40021000
 8001138:	f8ff0000 	.word	0xf8ff0000
 800113c:	e000ed00 	.word	0xe000ed00

08001140 <MX_TIM4_Init>:

TIM_HandleTypeDef htim4;

/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001140:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001142:	2210      	movs	r2, #16
 8001144:	2100      	movs	r1, #0
 8001146:	a802      	add	r0, sp, #8
 8001148:	f000 f896 	bl	8001278 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};

  htim4.Instance = TIM4;
  htim4.Init.Prescaler = (72-1);
 800114c:	2247      	movs	r2, #71	; 0x47
  htim4.Instance = TIM4;
 800114e:	4814      	ldr	r0, [pc, #80]	; (80011a0 <MX_TIM4_Init+0x60>)
  htim4.Init.Prescaler = (72-1);
 8001150:	4914      	ldr	r1, [pc, #80]	; (80011a4 <MX_TIM4_Init+0x64>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001152:	2300      	movs	r3, #0
  htim4.Init.Prescaler = (72-1);
 8001154:	e880 0006 	stmia.w	r0, {r1, r2}
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim4.Init.Period = (104-1);
 8001158:	2267      	movs	r2, #103	; 0x67
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800115a:	9300      	str	r3, [sp, #0]
 800115c:	9301      	str	r3, [sp, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800115e:	6083      	str	r3, [r0, #8]
  htim4.Init.Period = (104-1);
 8001160:	60c2      	str	r2, [r0, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001162:	6103      	str	r3, [r0, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001164:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001166:	f7ff fdcb 	bl	8000d00 <HAL_TIM_Base_Init>
 800116a:	b108      	cbz	r0, 8001170 <MX_TIM4_Init+0x30>
  {
    Error_Handler();
 800116c:	f7ff feda 	bl	8000f24 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001170:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001174:	a902      	add	r1, sp, #8
 8001176:	480a      	ldr	r0, [pc, #40]	; (80011a0 <MX_TIM4_Init+0x60>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001178:	9302      	str	r3, [sp, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800117a:	f7ff fc29 	bl	80009d0 <HAL_TIM_ConfigClockSource>
 800117e:	b108      	cbz	r0, 8001184 <MX_TIM4_Init+0x44>
  {
    Error_Handler();
 8001180:	f7ff fed0 	bl	8000f24 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001184:	2300      	movs	r3, #0
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001186:	4669      	mov	r1, sp
 8001188:	4805      	ldr	r0, [pc, #20]	; (80011a0 <MX_TIM4_Init+0x60>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800118a:	9300      	str	r3, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800118c:	9301      	str	r3, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800118e:	f7ff fdd1 	bl	8000d34 <HAL_TIMEx_MasterConfigSynchronization>
 8001192:	b108      	cbz	r0, 8001198 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 8001194:	f7ff fec6 	bl	8000f24 <Error_Handler>
  }

}
 8001198:	b007      	add	sp, #28
 800119a:	f85d fb04 	ldr.w	pc, [sp], #4
 800119e:	bf00      	nop
 80011a0:	20000378 	.word	0x20000378
 80011a4:	40000800 	.word	0x40000800

080011a8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80011a8:	b507      	push	{r0, r1, r2, lr}

  if(tim_baseHandle->Instance==TIM4)
 80011aa:	4b0d      	ldr	r3, [pc, #52]	; (80011e0 <HAL_TIM_Base_MspInit+0x38>)
 80011ac:	6802      	ldr	r2, [r0, #0]
 80011ae:	429a      	cmp	r2, r3
 80011b0:	d112      	bne.n	80011d8 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 80011b2:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 80011b6:	69da      	ldr	r2, [r3, #28]

    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80011b8:	201e      	movs	r0, #30
    __HAL_RCC_TIM4_CLK_ENABLE();
 80011ba:	f042 0204 	orr.w	r2, r2, #4
 80011be:	61da      	str	r2, [r3, #28]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80011c0:	2200      	movs	r2, #0
    __HAL_RCC_TIM4_CLK_ENABLE();
 80011c2:	69db      	ldr	r3, [r3, #28]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80011c4:	4611      	mov	r1, r2
    __HAL_RCC_TIM4_CLK_ENABLE();
 80011c6:	f003 0304 	and.w	r3, r3, #4
 80011ca:	9301      	str	r3, [sp, #4]
 80011cc:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80011ce:	f7ff f829 	bl	8000224 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80011d2:	201e      	movs	r0, #30
 80011d4:	f7ff f85a 	bl	800028c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 80011d8:	b003      	add	sp, #12
 80011da:	f85d fb04 	ldr.w	pc, [sp], #4
 80011de:	bf00      	nop
 80011e0:	40000800 	.word	0x40000800

080011e4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80011e4:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80011e6:	e003      	b.n	80011f0 <LoopCopyDataInit>

080011e8 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80011e8:	4b0b      	ldr	r3, [pc, #44]	; (8001218 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80011ea:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80011ec:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80011ee:	3104      	adds	r1, #4

080011f0 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80011f0:	480a      	ldr	r0, [pc, #40]	; (800121c <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80011f2:	4b0b      	ldr	r3, [pc, #44]	; (8001220 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80011f4:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80011f6:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80011f8:	d3f6      	bcc.n	80011e8 <CopyDataInit>
  ldr r2, =_sbss
 80011fa:	4a0a      	ldr	r2, [pc, #40]	; (8001224 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80011fc:	e002      	b.n	8001204 <LoopFillZerobss>

080011fe <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80011fe:	2300      	movs	r3, #0
  str r3, [r2], #4
 8001200:	f842 3b04 	str.w	r3, [r2], #4

08001204 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8001204:	4b08      	ldr	r3, [pc, #32]	; (8001228 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8001206:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001208:	d3f9      	bcc.n	80011fe <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800120a:	f7ff ff73 	bl	80010f4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800120e:	f000 f80f 	bl	8001230 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001212:	f7ff fe2f 	bl	8000e74 <main>
  bx lr
 8001216:	4770      	bx	lr
  ldr r3, =_sidata
 8001218:	08001318 	.word	0x08001318
  ldr r0, =_sdata
 800121c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001220:	2000000c 	.word	0x2000000c
  ldr r2, =_sbss
 8001224:	2000000c 	.word	0x2000000c
  ldr r3, = _ebss
 8001228:	200003b8 	.word	0x200003b8

0800122c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800122c:	e7fe      	b.n	800122c <ADC1_2_IRQHandler>
	...

08001230 <__libc_init_array>:
 8001230:	b570      	push	{r4, r5, r6, lr}
 8001232:	2500      	movs	r5, #0
 8001234:	4e0c      	ldr	r6, [pc, #48]	; (8001268 <__libc_init_array+0x38>)
 8001236:	4c0d      	ldr	r4, [pc, #52]	; (800126c <__libc_init_array+0x3c>)
 8001238:	1ba4      	subs	r4, r4, r6
 800123a:	10a4      	asrs	r4, r4, #2
 800123c:	42a5      	cmp	r5, r4
 800123e:	d109      	bne.n	8001254 <__libc_init_array+0x24>
 8001240:	f000 f822 	bl	8001288 <_init>
 8001244:	2500      	movs	r5, #0
 8001246:	4e0a      	ldr	r6, [pc, #40]	; (8001270 <__libc_init_array+0x40>)
 8001248:	4c0a      	ldr	r4, [pc, #40]	; (8001274 <__libc_init_array+0x44>)
 800124a:	1ba4      	subs	r4, r4, r6
 800124c:	10a4      	asrs	r4, r4, #2
 800124e:	42a5      	cmp	r5, r4
 8001250:	d105      	bne.n	800125e <__libc_init_array+0x2e>
 8001252:	bd70      	pop	{r4, r5, r6, pc}
 8001254:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001258:	4798      	blx	r3
 800125a:	3501      	adds	r5, #1
 800125c:	e7ee      	b.n	800123c <__libc_init_array+0xc>
 800125e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001262:	4798      	blx	r3
 8001264:	3501      	adds	r5, #1
 8001266:	e7f2      	b.n	800124e <__libc_init_array+0x1e>
 8001268:	08001310 	.word	0x08001310
 800126c:	08001310 	.word	0x08001310
 8001270:	08001310 	.word	0x08001310
 8001274:	08001314 	.word	0x08001314

08001278 <memset>:
 8001278:	4603      	mov	r3, r0
 800127a:	4402      	add	r2, r0
 800127c:	4293      	cmp	r3, r2
 800127e:	d100      	bne.n	8001282 <memset+0xa>
 8001280:	4770      	bx	lr
 8001282:	f803 1b01 	strb.w	r1, [r3], #1
 8001286:	e7f9      	b.n	800127c <memset+0x4>

08001288 <_init>:
 8001288:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800128a:	bf00      	nop
 800128c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800128e:	bc08      	pop	{r3}
 8001290:	469e      	mov	lr, r3
 8001292:	4770      	bx	lr

08001294 <_fini>:
 8001294:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001296:	bf00      	nop
 8001298:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800129a:	bc08      	pop	{r3}
 800129c:	469e      	mov	lr, r3
 800129e:	4770      	bx	lr
