Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Tue Oct 22 15:10:26 2024
| Host         : joaquin-HP running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       2           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         1           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (3)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: i_clock (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     14.569        0.000                      0                  172        0.151        0.000                      0                  172        3.000        0.000                       0                   116  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                       ------------       ----------      --------------
instance_name/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0        {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0        {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
instance_name/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0             14.569        0.000                      0                  172        0.151        0.000                      0                  172        9.500        0.000                       0                   112  
  clkfbout_clk_wiz_0                                                                                                                                                         17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  instance_name/inst/clk_in1
  To Clock:  instance_name/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         instance_name/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { instance_name/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       14.569ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.569ns  (required time - arrival time)
  Source:                 mod_baud_rate_generator/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mod_baud_rate_generator/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.355ns  (logic 2.396ns (44.742%)  route 2.959ns (55.258%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.354ns = ( 16.646 - 20.000 ) 
    Source Clock Delay      (SCD):    -3.807ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           1.253     1.253    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  instance_name/inst/clkout1_buf/O
                         net (fo=110, routed)         1.721    -3.807    mod_baud_rate_generator/clk_out1
    SLICE_X4Y61          FDRE                                         r  mod_baud_rate_generator/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.456    -3.351 f  mod_baud_rate_generator/count_reg[6]/Q
                         net (fo=2, routed)           0.836    -2.515    mod_baud_rate_generator/count_reg[6]
    SLICE_X5Y62          LUT6 (Prop_lut6_I2_O)        0.124    -2.391 r  mod_baud_rate_generator/tick_i_3/O
                         net (fo=1, routed)           1.092    -1.299    mod_baud_rate_generator/tick_i_3_n_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I1_O)        0.124    -1.175 f  mod_baud_rate_generator/tick_i_1/O
                         net (fo=33, routed)          1.030    -0.144    mod_baud_rate_generator/load
    SLICE_X4Y60          LUT2 (Prop_lut2_I1_O)        0.124    -0.020 r  mod_baud_rate_generator/count[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.020    mod_baud_rate_generator/count[0]_i_4_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.530 r  mod_baud_rate_generator/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.530    mod_baud_rate_generator/count_reg[0]_i_1_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.644 r  mod_baud_rate_generator/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.644    mod_baud_rate_generator/count_reg[4]_i_1_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.758 r  mod_baud_rate_generator/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.758    mod_baud_rate_generator/count_reg[8]_i_1_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.872 r  mod_baud_rate_generator/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.872    mod_baud_rate_generator/count_reg[12]_i_1_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.986 r  mod_baud_rate_generator/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.986    mod_baud_rate_generator/count_reg[16]_i_1_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.100 r  mod_baud_rate_generator/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.100    mod_baud_rate_generator/count_reg[20]_i_1_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.214 r  mod_baud_rate_generator/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.214    mod_baud_rate_generator/count_reg[24]_i_1_n_0
    SLICE_X4Y67          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.548 r  mod_baud_rate_generator/count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.548    mod_baud_rate_generator/count_reg[28]_i_1_n_6
    SLICE_X4Y67          FDRE                                         r  mod_baud_rate_generator/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  instance_name/inst/clkout1_buf/O
                         net (fo=110, routed)         1.595    16.646    mod_baud_rate_generator/clk_out1
    SLICE_X4Y67          FDRE                                         r  mod_baud_rate_generator/count_reg[29]/C
                         clock pessimism             -0.483    16.163    
                         clock uncertainty           -0.108    16.055    
    SLICE_X4Y67          FDRE (Setup_fdre_C_D)        0.062    16.117    mod_baud_rate_generator/count_reg[29]
  -------------------------------------------------------------------
                         required time                         16.117    
                         arrival time                          -1.548    
  -------------------------------------------------------------------
                         slack                                 14.569    

Slack (MET) :             14.590ns  (required time - arrival time)
  Source:                 mod_baud_rate_generator/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mod_baud_rate_generator/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.334ns  (logic 2.375ns (44.524%)  route 2.959ns (55.476%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.354ns = ( 16.646 - 20.000 ) 
    Source Clock Delay      (SCD):    -3.807ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           1.253     1.253    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  instance_name/inst/clkout1_buf/O
                         net (fo=110, routed)         1.721    -3.807    mod_baud_rate_generator/clk_out1
    SLICE_X4Y61          FDRE                                         r  mod_baud_rate_generator/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.456    -3.351 f  mod_baud_rate_generator/count_reg[6]/Q
                         net (fo=2, routed)           0.836    -2.515    mod_baud_rate_generator/count_reg[6]
    SLICE_X5Y62          LUT6 (Prop_lut6_I2_O)        0.124    -2.391 r  mod_baud_rate_generator/tick_i_3/O
                         net (fo=1, routed)           1.092    -1.299    mod_baud_rate_generator/tick_i_3_n_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I1_O)        0.124    -1.175 f  mod_baud_rate_generator/tick_i_1/O
                         net (fo=33, routed)          1.030    -0.144    mod_baud_rate_generator/load
    SLICE_X4Y60          LUT2 (Prop_lut2_I1_O)        0.124    -0.020 r  mod_baud_rate_generator/count[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.020    mod_baud_rate_generator/count[0]_i_4_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.530 r  mod_baud_rate_generator/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.530    mod_baud_rate_generator/count_reg[0]_i_1_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.644 r  mod_baud_rate_generator/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.644    mod_baud_rate_generator/count_reg[4]_i_1_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.758 r  mod_baud_rate_generator/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.758    mod_baud_rate_generator/count_reg[8]_i_1_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.872 r  mod_baud_rate_generator/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.872    mod_baud_rate_generator/count_reg[12]_i_1_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.986 r  mod_baud_rate_generator/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.986    mod_baud_rate_generator/count_reg[16]_i_1_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.100 r  mod_baud_rate_generator/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.100    mod_baud_rate_generator/count_reg[20]_i_1_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.214 r  mod_baud_rate_generator/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.214    mod_baud_rate_generator/count_reg[24]_i_1_n_0
    SLICE_X4Y67          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.527 r  mod_baud_rate_generator/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.527    mod_baud_rate_generator/count_reg[28]_i_1_n_4
    SLICE_X4Y67          FDRE                                         r  mod_baud_rate_generator/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  instance_name/inst/clkout1_buf/O
                         net (fo=110, routed)         1.595    16.646    mod_baud_rate_generator/clk_out1
    SLICE_X4Y67          FDRE                                         r  mod_baud_rate_generator/count_reg[31]/C
                         clock pessimism             -0.483    16.163    
                         clock uncertainty           -0.108    16.055    
    SLICE_X4Y67          FDRE (Setup_fdre_C_D)        0.062    16.117    mod_baud_rate_generator/count_reg[31]
  -------------------------------------------------------------------
                         required time                         16.117    
                         arrival time                          -1.527    
  -------------------------------------------------------------------
                         slack                                 14.590    

Slack (MET) :             14.664ns  (required time - arrival time)
  Source:                 mod_baud_rate_generator/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mod_baud_rate_generator/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.260ns  (logic 2.301ns (43.744%)  route 2.959ns (56.256%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.354ns = ( 16.646 - 20.000 ) 
    Source Clock Delay      (SCD):    -3.807ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           1.253     1.253    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  instance_name/inst/clkout1_buf/O
                         net (fo=110, routed)         1.721    -3.807    mod_baud_rate_generator/clk_out1
    SLICE_X4Y61          FDRE                                         r  mod_baud_rate_generator/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.456    -3.351 f  mod_baud_rate_generator/count_reg[6]/Q
                         net (fo=2, routed)           0.836    -2.515    mod_baud_rate_generator/count_reg[6]
    SLICE_X5Y62          LUT6 (Prop_lut6_I2_O)        0.124    -2.391 r  mod_baud_rate_generator/tick_i_3/O
                         net (fo=1, routed)           1.092    -1.299    mod_baud_rate_generator/tick_i_3_n_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I1_O)        0.124    -1.175 f  mod_baud_rate_generator/tick_i_1/O
                         net (fo=33, routed)          1.030    -0.144    mod_baud_rate_generator/load
    SLICE_X4Y60          LUT2 (Prop_lut2_I1_O)        0.124    -0.020 r  mod_baud_rate_generator/count[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.020    mod_baud_rate_generator/count[0]_i_4_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.530 r  mod_baud_rate_generator/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.530    mod_baud_rate_generator/count_reg[0]_i_1_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.644 r  mod_baud_rate_generator/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.644    mod_baud_rate_generator/count_reg[4]_i_1_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.758 r  mod_baud_rate_generator/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.758    mod_baud_rate_generator/count_reg[8]_i_1_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.872 r  mod_baud_rate_generator/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.872    mod_baud_rate_generator/count_reg[12]_i_1_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.986 r  mod_baud_rate_generator/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.986    mod_baud_rate_generator/count_reg[16]_i_1_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.100 r  mod_baud_rate_generator/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.100    mod_baud_rate_generator/count_reg[20]_i_1_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.214 r  mod_baud_rate_generator/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.214    mod_baud_rate_generator/count_reg[24]_i_1_n_0
    SLICE_X4Y67          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.453 r  mod_baud_rate_generator/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.453    mod_baud_rate_generator/count_reg[28]_i_1_n_5
    SLICE_X4Y67          FDRE                                         r  mod_baud_rate_generator/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  instance_name/inst/clkout1_buf/O
                         net (fo=110, routed)         1.595    16.646    mod_baud_rate_generator/clk_out1
    SLICE_X4Y67          FDRE                                         r  mod_baud_rate_generator/count_reg[30]/C
                         clock pessimism             -0.483    16.163    
                         clock uncertainty           -0.108    16.055    
    SLICE_X4Y67          FDRE (Setup_fdre_C_D)        0.062    16.117    mod_baud_rate_generator/count_reg[30]
  -------------------------------------------------------------------
                         required time                         16.117    
                         arrival time                          -1.453    
  -------------------------------------------------------------------
                         slack                                 14.664    

Slack (MET) :             14.680ns  (required time - arrival time)
  Source:                 mod_baud_rate_generator/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mod_baud_rate_generator/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.244ns  (logic 2.285ns (43.572%)  route 2.959ns (56.428%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.354ns = ( 16.646 - 20.000 ) 
    Source Clock Delay      (SCD):    -3.807ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           1.253     1.253    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  instance_name/inst/clkout1_buf/O
                         net (fo=110, routed)         1.721    -3.807    mod_baud_rate_generator/clk_out1
    SLICE_X4Y61          FDRE                                         r  mod_baud_rate_generator/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.456    -3.351 f  mod_baud_rate_generator/count_reg[6]/Q
                         net (fo=2, routed)           0.836    -2.515    mod_baud_rate_generator/count_reg[6]
    SLICE_X5Y62          LUT6 (Prop_lut6_I2_O)        0.124    -2.391 r  mod_baud_rate_generator/tick_i_3/O
                         net (fo=1, routed)           1.092    -1.299    mod_baud_rate_generator/tick_i_3_n_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I1_O)        0.124    -1.175 f  mod_baud_rate_generator/tick_i_1/O
                         net (fo=33, routed)          1.030    -0.144    mod_baud_rate_generator/load
    SLICE_X4Y60          LUT2 (Prop_lut2_I1_O)        0.124    -0.020 r  mod_baud_rate_generator/count[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.020    mod_baud_rate_generator/count[0]_i_4_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.530 r  mod_baud_rate_generator/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.530    mod_baud_rate_generator/count_reg[0]_i_1_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.644 r  mod_baud_rate_generator/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.644    mod_baud_rate_generator/count_reg[4]_i_1_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.758 r  mod_baud_rate_generator/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.758    mod_baud_rate_generator/count_reg[8]_i_1_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.872 r  mod_baud_rate_generator/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.872    mod_baud_rate_generator/count_reg[12]_i_1_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.986 r  mod_baud_rate_generator/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.986    mod_baud_rate_generator/count_reg[16]_i_1_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.100 r  mod_baud_rate_generator/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.100    mod_baud_rate_generator/count_reg[20]_i_1_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.214 r  mod_baud_rate_generator/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.214    mod_baud_rate_generator/count_reg[24]_i_1_n_0
    SLICE_X4Y67          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.437 r  mod_baud_rate_generator/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.437    mod_baud_rate_generator/count_reg[28]_i_1_n_7
    SLICE_X4Y67          FDRE                                         r  mod_baud_rate_generator/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  instance_name/inst/clkout1_buf/O
                         net (fo=110, routed)         1.595    16.646    mod_baud_rate_generator/clk_out1
    SLICE_X4Y67          FDRE                                         r  mod_baud_rate_generator/count_reg[28]/C
                         clock pessimism             -0.483    16.163    
                         clock uncertainty           -0.108    16.055    
    SLICE_X4Y67          FDRE (Setup_fdre_C_D)        0.062    16.117    mod_baud_rate_generator/count_reg[28]
  -------------------------------------------------------------------
                         required time                         16.117    
                         arrival time                          -1.437    
  -------------------------------------------------------------------
                         slack                                 14.680    

Slack (MET) :             14.684ns  (required time - arrival time)
  Source:                 mod_baud_rate_generator/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mod_baud_rate_generator/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.241ns  (logic 2.282ns (43.540%)  route 2.959ns (56.460%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.353ns = ( 16.647 - 20.000 ) 
    Source Clock Delay      (SCD):    -3.807ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           1.253     1.253    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  instance_name/inst/clkout1_buf/O
                         net (fo=110, routed)         1.721    -3.807    mod_baud_rate_generator/clk_out1
    SLICE_X4Y61          FDRE                                         r  mod_baud_rate_generator/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.456    -3.351 f  mod_baud_rate_generator/count_reg[6]/Q
                         net (fo=2, routed)           0.836    -2.515    mod_baud_rate_generator/count_reg[6]
    SLICE_X5Y62          LUT6 (Prop_lut6_I2_O)        0.124    -2.391 r  mod_baud_rate_generator/tick_i_3/O
                         net (fo=1, routed)           1.092    -1.299    mod_baud_rate_generator/tick_i_3_n_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I1_O)        0.124    -1.175 f  mod_baud_rate_generator/tick_i_1/O
                         net (fo=33, routed)          1.030    -0.144    mod_baud_rate_generator/load
    SLICE_X4Y60          LUT2 (Prop_lut2_I1_O)        0.124    -0.020 r  mod_baud_rate_generator/count[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.020    mod_baud_rate_generator/count[0]_i_4_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.530 r  mod_baud_rate_generator/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.530    mod_baud_rate_generator/count_reg[0]_i_1_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.644 r  mod_baud_rate_generator/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.644    mod_baud_rate_generator/count_reg[4]_i_1_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.758 r  mod_baud_rate_generator/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.758    mod_baud_rate_generator/count_reg[8]_i_1_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.872 r  mod_baud_rate_generator/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.872    mod_baud_rate_generator/count_reg[12]_i_1_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.986 r  mod_baud_rate_generator/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.986    mod_baud_rate_generator/count_reg[16]_i_1_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.100 r  mod_baud_rate_generator/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.100    mod_baud_rate_generator/count_reg[20]_i_1_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.434 r  mod_baud_rate_generator/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.434    mod_baud_rate_generator/count_reg[24]_i_1_n_6
    SLICE_X4Y66          FDRE                                         r  mod_baud_rate_generator/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  instance_name/inst/clkout1_buf/O
                         net (fo=110, routed)         1.596    16.647    mod_baud_rate_generator/clk_out1
    SLICE_X4Y66          FDRE                                         r  mod_baud_rate_generator/count_reg[25]/C
                         clock pessimism             -0.483    16.164    
                         clock uncertainty           -0.108    16.056    
    SLICE_X4Y66          FDRE (Setup_fdre_C_D)        0.062    16.118    mod_baud_rate_generator/count_reg[25]
  -------------------------------------------------------------------
                         required time                         16.118    
                         arrival time                          -1.434    
  -------------------------------------------------------------------
                         slack                                 14.684    

Slack (MET) :             14.705ns  (required time - arrival time)
  Source:                 mod_baud_rate_generator/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mod_baud_rate_generator/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.220ns  (logic 2.261ns (43.313%)  route 2.959ns (56.687%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.353ns = ( 16.647 - 20.000 ) 
    Source Clock Delay      (SCD):    -3.807ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           1.253     1.253    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  instance_name/inst/clkout1_buf/O
                         net (fo=110, routed)         1.721    -3.807    mod_baud_rate_generator/clk_out1
    SLICE_X4Y61          FDRE                                         r  mod_baud_rate_generator/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.456    -3.351 f  mod_baud_rate_generator/count_reg[6]/Q
                         net (fo=2, routed)           0.836    -2.515    mod_baud_rate_generator/count_reg[6]
    SLICE_X5Y62          LUT6 (Prop_lut6_I2_O)        0.124    -2.391 r  mod_baud_rate_generator/tick_i_3/O
                         net (fo=1, routed)           1.092    -1.299    mod_baud_rate_generator/tick_i_3_n_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I1_O)        0.124    -1.175 f  mod_baud_rate_generator/tick_i_1/O
                         net (fo=33, routed)          1.030    -0.144    mod_baud_rate_generator/load
    SLICE_X4Y60          LUT2 (Prop_lut2_I1_O)        0.124    -0.020 r  mod_baud_rate_generator/count[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.020    mod_baud_rate_generator/count[0]_i_4_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.530 r  mod_baud_rate_generator/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.530    mod_baud_rate_generator/count_reg[0]_i_1_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.644 r  mod_baud_rate_generator/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.644    mod_baud_rate_generator/count_reg[4]_i_1_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.758 r  mod_baud_rate_generator/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.758    mod_baud_rate_generator/count_reg[8]_i_1_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.872 r  mod_baud_rate_generator/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.872    mod_baud_rate_generator/count_reg[12]_i_1_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.986 r  mod_baud_rate_generator/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.986    mod_baud_rate_generator/count_reg[16]_i_1_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.100 r  mod_baud_rate_generator/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.100    mod_baud_rate_generator/count_reg[20]_i_1_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.413 r  mod_baud_rate_generator/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.413    mod_baud_rate_generator/count_reg[24]_i_1_n_4
    SLICE_X4Y66          FDRE                                         r  mod_baud_rate_generator/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  instance_name/inst/clkout1_buf/O
                         net (fo=110, routed)         1.596    16.647    mod_baud_rate_generator/clk_out1
    SLICE_X4Y66          FDRE                                         r  mod_baud_rate_generator/count_reg[27]/C
                         clock pessimism             -0.483    16.164    
                         clock uncertainty           -0.108    16.056    
    SLICE_X4Y66          FDRE (Setup_fdre_C_D)        0.062    16.118    mod_baud_rate_generator/count_reg[27]
  -------------------------------------------------------------------
                         required time                         16.118    
                         arrival time                          -1.413    
  -------------------------------------------------------------------
                         slack                                 14.705    

Slack (MET) :             14.779ns  (required time - arrival time)
  Source:                 mod_baud_rate_generator/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mod_baud_rate_generator/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.146ns  (logic 2.187ns (42.498%)  route 2.959ns (57.502%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.353ns = ( 16.647 - 20.000 ) 
    Source Clock Delay      (SCD):    -3.807ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           1.253     1.253    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  instance_name/inst/clkout1_buf/O
                         net (fo=110, routed)         1.721    -3.807    mod_baud_rate_generator/clk_out1
    SLICE_X4Y61          FDRE                                         r  mod_baud_rate_generator/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.456    -3.351 f  mod_baud_rate_generator/count_reg[6]/Q
                         net (fo=2, routed)           0.836    -2.515    mod_baud_rate_generator/count_reg[6]
    SLICE_X5Y62          LUT6 (Prop_lut6_I2_O)        0.124    -2.391 r  mod_baud_rate_generator/tick_i_3/O
                         net (fo=1, routed)           1.092    -1.299    mod_baud_rate_generator/tick_i_3_n_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I1_O)        0.124    -1.175 f  mod_baud_rate_generator/tick_i_1/O
                         net (fo=33, routed)          1.030    -0.144    mod_baud_rate_generator/load
    SLICE_X4Y60          LUT2 (Prop_lut2_I1_O)        0.124    -0.020 r  mod_baud_rate_generator/count[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.020    mod_baud_rate_generator/count[0]_i_4_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.530 r  mod_baud_rate_generator/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.530    mod_baud_rate_generator/count_reg[0]_i_1_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.644 r  mod_baud_rate_generator/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.644    mod_baud_rate_generator/count_reg[4]_i_1_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.758 r  mod_baud_rate_generator/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.758    mod_baud_rate_generator/count_reg[8]_i_1_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.872 r  mod_baud_rate_generator/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.872    mod_baud_rate_generator/count_reg[12]_i_1_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.986 r  mod_baud_rate_generator/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.986    mod_baud_rate_generator/count_reg[16]_i_1_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.100 r  mod_baud_rate_generator/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.100    mod_baud_rate_generator/count_reg[20]_i_1_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.339 r  mod_baud_rate_generator/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.339    mod_baud_rate_generator/count_reg[24]_i_1_n_5
    SLICE_X4Y66          FDRE                                         r  mod_baud_rate_generator/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  instance_name/inst/clkout1_buf/O
                         net (fo=110, routed)         1.596    16.647    mod_baud_rate_generator/clk_out1
    SLICE_X4Y66          FDRE                                         r  mod_baud_rate_generator/count_reg[26]/C
                         clock pessimism             -0.483    16.164    
                         clock uncertainty           -0.108    16.056    
    SLICE_X4Y66          FDRE (Setup_fdre_C_D)        0.062    16.118    mod_baud_rate_generator/count_reg[26]
  -------------------------------------------------------------------
                         required time                         16.118    
                         arrival time                          -1.339    
  -------------------------------------------------------------------
                         slack                                 14.779    

Slack (MET) :             14.795ns  (required time - arrival time)
  Source:                 mod_baud_rate_generator/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mod_baud_rate_generator/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.130ns  (logic 2.171ns (42.318%)  route 2.959ns (57.682%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.353ns = ( 16.647 - 20.000 ) 
    Source Clock Delay      (SCD):    -3.807ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           1.253     1.253    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  instance_name/inst/clkout1_buf/O
                         net (fo=110, routed)         1.721    -3.807    mod_baud_rate_generator/clk_out1
    SLICE_X4Y61          FDRE                                         r  mod_baud_rate_generator/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.456    -3.351 f  mod_baud_rate_generator/count_reg[6]/Q
                         net (fo=2, routed)           0.836    -2.515    mod_baud_rate_generator/count_reg[6]
    SLICE_X5Y62          LUT6 (Prop_lut6_I2_O)        0.124    -2.391 r  mod_baud_rate_generator/tick_i_3/O
                         net (fo=1, routed)           1.092    -1.299    mod_baud_rate_generator/tick_i_3_n_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I1_O)        0.124    -1.175 f  mod_baud_rate_generator/tick_i_1/O
                         net (fo=33, routed)          1.030    -0.144    mod_baud_rate_generator/load
    SLICE_X4Y60          LUT2 (Prop_lut2_I1_O)        0.124    -0.020 r  mod_baud_rate_generator/count[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.020    mod_baud_rate_generator/count[0]_i_4_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.530 r  mod_baud_rate_generator/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.530    mod_baud_rate_generator/count_reg[0]_i_1_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.644 r  mod_baud_rate_generator/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.644    mod_baud_rate_generator/count_reg[4]_i_1_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.758 r  mod_baud_rate_generator/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.758    mod_baud_rate_generator/count_reg[8]_i_1_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.872 r  mod_baud_rate_generator/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.872    mod_baud_rate_generator/count_reg[12]_i_1_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.986 r  mod_baud_rate_generator/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.986    mod_baud_rate_generator/count_reg[16]_i_1_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.100 r  mod_baud_rate_generator/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.100    mod_baud_rate_generator/count_reg[20]_i_1_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.323 r  mod_baud_rate_generator/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.323    mod_baud_rate_generator/count_reg[24]_i_1_n_7
    SLICE_X4Y66          FDRE                                         r  mod_baud_rate_generator/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  instance_name/inst/clkout1_buf/O
                         net (fo=110, routed)         1.596    16.647    mod_baud_rate_generator/clk_out1
    SLICE_X4Y66          FDRE                                         r  mod_baud_rate_generator/count_reg[24]/C
                         clock pessimism             -0.483    16.164    
                         clock uncertainty           -0.108    16.056    
    SLICE_X4Y66          FDRE (Setup_fdre_C_D)        0.062    16.118    mod_baud_rate_generator/count_reg[24]
  -------------------------------------------------------------------
                         required time                         16.118    
                         arrival time                          -1.323    
  -------------------------------------------------------------------
                         slack                                 14.795    

Slack (MET) :             14.799ns  (required time - arrival time)
  Source:                 mod_baud_rate_generator/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mod_baud_rate_generator/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.127ns  (logic 2.168ns (42.285%)  route 2.959ns (57.715%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.352ns = ( 16.648 - 20.000 ) 
    Source Clock Delay      (SCD):    -3.807ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           1.253     1.253    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  instance_name/inst/clkout1_buf/O
                         net (fo=110, routed)         1.721    -3.807    mod_baud_rate_generator/clk_out1
    SLICE_X4Y61          FDRE                                         r  mod_baud_rate_generator/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.456    -3.351 f  mod_baud_rate_generator/count_reg[6]/Q
                         net (fo=2, routed)           0.836    -2.515    mod_baud_rate_generator/count_reg[6]
    SLICE_X5Y62          LUT6 (Prop_lut6_I2_O)        0.124    -2.391 r  mod_baud_rate_generator/tick_i_3/O
                         net (fo=1, routed)           1.092    -1.299    mod_baud_rate_generator/tick_i_3_n_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I1_O)        0.124    -1.175 f  mod_baud_rate_generator/tick_i_1/O
                         net (fo=33, routed)          1.030    -0.144    mod_baud_rate_generator/load
    SLICE_X4Y60          LUT2 (Prop_lut2_I1_O)        0.124    -0.020 r  mod_baud_rate_generator/count[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.020    mod_baud_rate_generator/count[0]_i_4_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.530 r  mod_baud_rate_generator/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.530    mod_baud_rate_generator/count_reg[0]_i_1_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.644 r  mod_baud_rate_generator/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.644    mod_baud_rate_generator/count_reg[4]_i_1_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.758 r  mod_baud_rate_generator/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.758    mod_baud_rate_generator/count_reg[8]_i_1_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.872 r  mod_baud_rate_generator/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.872    mod_baud_rate_generator/count_reg[12]_i_1_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.986 r  mod_baud_rate_generator/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.986    mod_baud_rate_generator/count_reg[16]_i_1_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.320 r  mod_baud_rate_generator/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.320    mod_baud_rate_generator/count_reg[20]_i_1_n_6
    SLICE_X4Y65          FDRE                                         r  mod_baud_rate_generator/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  instance_name/inst/clkout1_buf/O
                         net (fo=110, routed)         1.597    16.648    mod_baud_rate_generator/clk_out1
    SLICE_X4Y65          FDRE                                         r  mod_baud_rate_generator/count_reg[21]/C
                         clock pessimism             -0.483    16.165    
                         clock uncertainty           -0.108    16.057    
    SLICE_X4Y65          FDRE (Setup_fdre_C_D)        0.062    16.119    mod_baud_rate_generator/count_reg[21]
  -------------------------------------------------------------------
                         required time                         16.119    
                         arrival time                          -1.320    
  -------------------------------------------------------------------
                         slack                                 14.799    

Slack (MET) :             14.820ns  (required time - arrival time)
  Source:                 mod_baud_rate_generator/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mod_baud_rate_generator/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.106ns  (logic 2.147ns (42.047%)  route 2.959ns (57.953%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.352ns = ( 16.648 - 20.000 ) 
    Source Clock Delay      (SCD):    -3.807ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           1.253     1.253    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  instance_name/inst/clkout1_buf/O
                         net (fo=110, routed)         1.721    -3.807    mod_baud_rate_generator/clk_out1
    SLICE_X4Y61          FDRE                                         r  mod_baud_rate_generator/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.456    -3.351 f  mod_baud_rate_generator/count_reg[6]/Q
                         net (fo=2, routed)           0.836    -2.515    mod_baud_rate_generator/count_reg[6]
    SLICE_X5Y62          LUT6 (Prop_lut6_I2_O)        0.124    -2.391 r  mod_baud_rate_generator/tick_i_3/O
                         net (fo=1, routed)           1.092    -1.299    mod_baud_rate_generator/tick_i_3_n_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I1_O)        0.124    -1.175 f  mod_baud_rate_generator/tick_i_1/O
                         net (fo=33, routed)          1.030    -0.144    mod_baud_rate_generator/load
    SLICE_X4Y60          LUT2 (Prop_lut2_I1_O)        0.124    -0.020 r  mod_baud_rate_generator/count[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.020    mod_baud_rate_generator/count[0]_i_4_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.530 r  mod_baud_rate_generator/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.530    mod_baud_rate_generator/count_reg[0]_i_1_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.644 r  mod_baud_rate_generator/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.644    mod_baud_rate_generator/count_reg[4]_i_1_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.758 r  mod_baud_rate_generator/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.758    mod_baud_rate_generator/count_reg[8]_i_1_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.872 r  mod_baud_rate_generator/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.872    mod_baud_rate_generator/count_reg[12]_i_1_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.986 r  mod_baud_rate_generator/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.986    mod_baud_rate_generator/count_reg[16]_i_1_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.299 r  mod_baud_rate_generator/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.299    mod_baud_rate_generator/count_reg[20]_i_1_n_4
    SLICE_X4Y65          FDRE                                         r  mod_baud_rate_generator/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  instance_name/inst/clkout1_buf/O
                         net (fo=110, routed)         1.597    16.648    mod_baud_rate_generator/clk_out1
    SLICE_X4Y65          FDRE                                         r  mod_baud_rate_generator/count_reg[23]/C
                         clock pessimism             -0.483    16.165    
                         clock uncertainty           -0.108    16.057    
    SLICE_X4Y65          FDRE (Setup_fdre_C_D)        0.062    16.119    mod_baud_rate_generator/count_reg[23]
  -------------------------------------------------------------------
                         required time                         16.119    
                         arrival time                          -1.299    
  -------------------------------------------------------------------
                         slack                                 14.820    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 mod_interface/alu_res_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mod_uart_tx/b_current_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.996%)  route 0.100ns (35.004%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.763ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  instance_name/inst/clkout1_buf/O
                         net (fo=110, routed)         0.599    -0.763    mod_interface/clk_out1
    SLICE_X5Y65          FDRE                                         r  mod_interface/alu_res_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.622 r  mod_interface/alu_res_current_reg[0]/Q
                         net (fo=1, routed)           0.100    -0.522    mod_uart_tx/Q[0]
    SLICE_X6Y65          LUT3 (Prop_lut3_I2_O)        0.045    -0.477 r  mod_uart_tx/b_current[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.477    mod_uart_tx/b_next[0]
    SLICE_X6Y65          FDRE                                         r  mod_uart_tx/b_current_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           0.481     0.481    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=110, routed)         0.868    -0.722    mod_uart_tx/clk_out1
    SLICE_X6Y65          FDRE                                         r  mod_uart_tx/b_current_reg[0]/C
                         clock pessimism             -0.027    -0.749    
    SLICE_X6Y65          FDRE (Hold_fdre_C_D)         0.121    -0.628    mod_uart_tx/b_current_reg[0]
  -------------------------------------------------------------------
                         required time                          0.628    
                         arrival time                          -0.477    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 mod_uart_rx/b_current_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mod_uart_rx/b_current_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.141ns (62.998%)  route 0.083ns (37.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.765ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  instance_name/inst/clkout1_buf/O
                         net (fo=110, routed)         0.597    -0.765    mod_uart_rx/clk_out1
    SLICE_X1Y68          FDRE                                         r  mod_uart_rx/b_current_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.624 r  mod_uart_rx/b_current_reg[2]/Q
                         net (fo=5, routed)           0.083    -0.541    mod_uart_rx/Q[2]
    SLICE_X0Y68          FDRE                                         r  mod_uart_rx/b_current_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           0.481     0.481    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=110, routed)         0.868    -0.722    mod_uart_rx/clk_out1
    SLICE_X0Y68          FDRE                                         r  mod_uart_rx/b_current_reg[1]_lopt_replica/C
                         clock pessimism             -0.030    -0.752    
    SLICE_X0Y68          FDRE (Hold_fdre_C_D)         0.046    -0.706    mod_uart_rx/b_current_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.706    
                         arrival time                          -0.541    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 mod_uart_rx/s_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mod_uart_rx/s_current_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.702%)  route 0.120ns (39.298%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  instance_name/inst/clkout1_buf/O
                         net (fo=110, routed)         0.568    -0.794    mod_uart_rx/clk_out1
    SLICE_X9Y68          FDRE                                         r  mod_uart_rx/s_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.653 r  mod_uart_rx/s_current_reg[0]/Q
                         net (fo=5, routed)           0.120    -0.532    mod_uart_rx/s_current[0]
    SLICE_X8Y68          LUT6 (Prop_lut6_I4_O)        0.045    -0.487 r  mod_uart_rx/s_current[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.487    mod_uart_rx/s_current[2]_i_1_n_0
    SLICE_X8Y68          FDRE                                         r  mod_uart_rx/s_current_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           0.481     0.481    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=110, routed)         0.837    -0.753    mod_uart_rx/clk_out1
    SLICE_X8Y68          FDRE                                         r  mod_uart_rx/s_current_reg[2]/C
                         clock pessimism             -0.028    -0.781    
    SLICE_X8Y68          FDRE (Hold_fdre_C_D)         0.120    -0.661    mod_uart_rx/s_current_reg[2]
  -------------------------------------------------------------------
                         required time                          0.661    
                         arrival time                          -0.487    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 mod_uart_rx/b_current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mod_uart_rx/b_current_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.113%)  route 0.124ns (46.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.765ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  instance_name/inst/clkout1_buf/O
                         net (fo=110, routed)         0.597    -0.765    mod_uart_rx/clk_out1
    SLICE_X1Y68          FDRE                                         r  mod_uart_rx/b_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.624 r  mod_uart_rx/b_current_reg[1]/Q
                         net (fo=5, routed)           0.124    -0.499    mod_uart_rx/Q[1]
    SLICE_X3Y68          FDRE                                         r  mod_uart_rx/b_current_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           0.481     0.481    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=110, routed)         0.868    -0.722    mod_uart_rx/clk_out1
    SLICE_X3Y68          FDRE                                         r  mod_uart_rx/b_current_reg[0]/C
                         clock pessimism             -0.029    -0.751    
    SLICE_X3Y68          FDRE (Hold_fdre_C_D)         0.070    -0.681    mod_uart_rx/b_current_reg[0]
  -------------------------------------------------------------------
                         required time                          0.681    
                         arrival time                          -0.499    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 mod_uart_tx/b_current_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mod_uart_tx/b_current_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.212ns (59.355%)  route 0.145ns (40.645%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.764ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  instance_name/inst/clkout1_buf/O
                         net (fo=110, routed)         0.598    -0.764    mod_uart_tx/clk_out1
    SLICE_X6Y66          FDRE                                         r  mod_uart_tx/b_current_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.600 r  mod_uart_tx/b_current_reg[5]/Q
                         net (fo=1, routed)           0.145    -0.455    mod_uart_tx/b_current_reg_n_0_[5]
    SLICE_X6Y65          LUT3 (Prop_lut3_I0_O)        0.048    -0.407 r  mod_uart_tx/b_current[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.407    mod_uart_tx/b_next[4]
    SLICE_X6Y65          FDRE                                         r  mod_uart_tx/b_current_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           0.481     0.481    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=110, routed)         0.868    -0.722    mod_uart_tx/clk_out1
    SLICE_X6Y65          FDRE                                         r  mod_uart_tx/b_current_reg[4]/C
                         clock pessimism             -0.027    -0.749    
    SLICE_X6Y65          FDRE (Hold_fdre_C_D)         0.131    -0.618    mod_uart_tx/b_current_reg[4]
  -------------------------------------------------------------------
                         required time                          0.618    
                         arrival time                          -0.407    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 mod_uart_tx/s_current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mod_uart_tx/s_current_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.345%)  route 0.137ns (39.655%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  instance_name/inst/clkout1_buf/O
                         net (fo=110, routed)         0.570    -0.792    mod_uart_tx/clk_out1
    SLICE_X8Y66          FDRE                                         r  mod_uart_tx/s_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.628 r  mod_uart_tx/s_current_reg[1]/Q
                         net (fo=4, routed)           0.137    -0.491    mod_uart_tx/s_current[1]
    SLICE_X8Y66          LUT6 (Prop_lut6_I0_O)        0.045    -0.446 r  mod_uart_tx/s_current[3]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.446    mod_uart_tx/s_current[3]_i_2__0_n_0
    SLICE_X8Y66          FDRE                                         r  mod_uart_tx/s_current_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           0.481     0.481    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=110, routed)         0.839    -0.751    mod_uart_tx/clk_out1
    SLICE_X8Y66          FDRE                                         r  mod_uart_tx/s_current_reg[3]/C
                         clock pessimism             -0.041    -0.792    
    SLICE_X8Y66          FDRE (Hold_fdre_C_D)         0.121    -0.671    mod_uart_tx/s_current_reg[3]
  -------------------------------------------------------------------
                         required time                          0.671    
                         arrival time                          -0.446    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 mod_uart_rx/b_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mod_interface/data_a_current_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.128%)  route 0.165ns (53.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.765ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  instance_name/inst/clkout1_buf/O
                         net (fo=110, routed)         0.597    -0.765    mod_uart_rx/clk_out1
    SLICE_X3Y68          FDRE                                         r  mod_uart_rx/b_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.624 r  mod_uart_rx/b_current_reg[0]/Q
                         net (fo=3, routed)           0.165    -0.459    mod_interface/data_a_current_reg[7]_1[0]
    SLICE_X3Y66          FDRE                                         r  mod_interface/data_a_current_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           0.481     0.481    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=110, routed)         0.870    -0.720    mod_interface/clk_out1
    SLICE_X3Y66          FDRE                                         r  mod_interface/data_a_current_reg[0]/C
                         clock pessimism             -0.029    -0.749    
    SLICE_X3Y66          FDRE (Hold_fdre_C_D)         0.057    -0.692    mod_interface/data_a_current_reg[0]
  -------------------------------------------------------------------
                         required time                          0.692    
                         arrival time                          -0.459    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 mod_interface/alu_res_current_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mod_uart_tx/b_current_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.112%)  route 0.185ns (49.888%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.764ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  instance_name/inst/clkout1_buf/O
                         net (fo=110, routed)         0.598    -0.764    mod_interface/clk_out1
    SLICE_X5Y66          FDRE                                         r  mod_interface/alu_res_current_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.623 r  mod_interface/alu_res_current_reg[7]/Q
                         net (fo=1, routed)           0.185    -0.438    mod_interface/alu_res_current[7]
    SLICE_X6Y66          LUT2 (Prop_lut2_I0_O)        0.045    -0.393 r  mod_interface/b_current[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.393    mod_uart_tx/D[0]
    SLICE_X6Y66          FDRE                                         r  mod_uart_tx/b_current_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           0.481     0.481    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=110, routed)         0.867    -0.723    mod_uart_tx/clk_out1
    SLICE_X6Y66          FDRE                                         r  mod_uart_tx/b_current_reg[7]/C
                         clock pessimism             -0.027    -0.750    
    SLICE_X6Y66          FDRE (Hold_fdre_C_D)         0.121    -0.629    mod_uart_tx/b_current_reg[7]
  -------------------------------------------------------------------
                         required time                          0.629    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 mod_uart_tx/s_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mod_uart_tx/s_current_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.470%)  route 0.148ns (41.530%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  instance_name/inst/clkout1_buf/O
                         net (fo=110, routed)         0.570    -0.792    mod_uart_tx/clk_out1
    SLICE_X8Y66          FDRE                                         r  mod_uart_tx/s_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.628 f  mod_uart_tx/s_current_reg[0]/Q
                         net (fo=5, routed)           0.148    -0.479    mod_uart_tx/s_current[0]
    SLICE_X8Y66          LUT3 (Prop_lut3_I2_O)        0.045    -0.434 r  mod_uart_tx/s_current[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.434    mod_uart_tx/s_current[0]_i_1__0_n_0
    SLICE_X8Y66          FDRE                                         r  mod_uart_tx/s_current_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           0.481     0.481    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=110, routed)         0.839    -0.751    mod_uart_tx/clk_out1
    SLICE_X8Y66          FDRE                                         r  mod_uart_tx/s_current_reg[0]/C
                         clock pessimism             -0.041    -0.792    
    SLICE_X8Y66          FDRE (Hold_fdre_C_D)         0.121    -0.671    mod_uart_tx/s_current_reg[0]
  -------------------------------------------------------------------
                         required time                          0.671    
                         arrival time                          -0.434    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 mod_uart_tx/FSM_sequential_state_current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mod_uart_tx/b_current_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.076%)  route 0.185ns (49.924%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.763ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  instance_name/inst/clkout1_buf/O
                         net (fo=110, routed)         0.599    -0.763    mod_uart_tx/clk_out1
    SLICE_X7Y65          FDRE                                         r  mod_uart_tx/FSM_sequential_state_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.622 r  mod_uart_tx/FSM_sequential_state_current_reg[1]/Q
                         net (fo=21, routed)          0.185    -0.436    mod_uart_tx/FSM_sequential_state_current_reg[1]_0[0]
    SLICE_X6Y65          LUT3 (Prop_lut3_I1_O)        0.045    -0.391 r  mod_uart_tx/b_current[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.391    mod_uart_tx/b_next[3]
    SLICE_X6Y65          FDRE                                         r  mod_uart_tx/b_current_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           0.481     0.481    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=110, routed)         0.868    -0.722    mod_uart_tx/clk_out1
    SLICE_X6Y65          FDRE                                         r  mod_uart_tx/b_current_reg[3]/C
                         clock pessimism             -0.028    -0.750    
    SLICE_X6Y65          FDRE (Hold_fdre_C_D)         0.121    -0.629    mod_uart_tx/b_current_reg[3]
  -------------------------------------------------------------------
                         required time                          0.629    
                         arrival time                          -0.391    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { instance_name/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  instance_name/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X4Y60     mod_baud_rate_generator/count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X4Y62     mod_baud_rate_generator/count_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X4Y62     mod_baud_rate_generator/count_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X4Y63     mod_baud_rate_generator/count_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X4Y63     mod_baud_rate_generator/count_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X4Y63     mod_baud_rate_generator/count_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X4Y63     mod_baud_rate_generator/count_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X4Y64     mod_baud_rate_generator/count_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X4Y60     mod_baud_rate_generator/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X4Y60     mod_baud_rate_generator/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X4Y62     mod_baud_rate_generator/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X4Y62     mod_baud_rate_generator/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X4Y62     mod_baud_rate_generator/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X4Y62     mod_baud_rate_generator/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X4Y63     mod_baud_rate_generator/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X4Y63     mod_baud_rate_generator/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X4Y63     mod_baud_rate_generator/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X4Y63     mod_baud_rate_generator/count_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X4Y60     mod_baud_rate_generator/count_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X4Y60     mod_baud_rate_generator/count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X4Y62     mod_baud_rate_generator/count_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X4Y62     mod_baud_rate_generator/count_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X4Y62     mod_baud_rate_generator/count_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X4Y62     mod_baud_rate_generator/count_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X4Y63     mod_baud_rate_generator/count_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X4Y63     mod_baud_rate_generator/count_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X4Y63     mod_baud_rate_generator/count_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X4Y63     mod_baud_rate_generator/count_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { instance_name/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17  instance_name/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_state_cw_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            reset_state_cw
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.745ns  (logic 4.026ns (59.694%)  route 2.719ns (40.306%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE                         0.000     0.000 r  reset_state_cw_reg_reg/C
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  reset_state_cw_reg_reg/Q
                         net (fo=1, routed)           2.719     3.175    reset_state_cw_OBUF
    V12                  OBUF (Prop_obuf_I_O)         3.570     6.745 r  reset_state_cw_OBUF_inst/O
                         net (fo=0)                   0.000     6.745    reset_state_cw
    V12                                                               r  reset_state_cw (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_state_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            reset_state
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.109ns  (logic 4.025ns (65.890%)  route 2.084ns (34.110%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE                         0.000     0.000 r  reset_state_reg_reg/C
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  reset_state_reg_reg/Q
                         net (fo=1, routed)           2.084     2.540    reset_state_OBUF
    V11                  OBUF (Prop_obuf_I_O)         3.569     6.109 r  reset_state_OBUF_inst/O
                         net (fo=0)                   0.000     6.109    reset_state
    V11                                                               r  reset_state (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reset_state_reg_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.689ns  (logic 1.477ns (54.918%)  route 1.212ns (45.082%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  reset_IBUF_inst/O
                         net (fo=78, routed)          1.212     2.689    reset_IBUF
    SLICE_X0Y70          FDRE                                         r  reset_state_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cw
                            (input port)
  Destination:            reset_state_cw_reg_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.596ns  (logic 1.486ns (57.231%)  route 1.110ns (42.769%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  reset_cw (IN)
                         net (fo=0)                   0.000     0.000    reset_cw
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  reset_cw_IBUF_inst/O
                         net (fo=2, routed)           1.110     2.596    reset_cw_IBUF
    SLICE_X0Y87          FDRE                                         r  reset_state_cw_reg_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_cw
                            (input port)
  Destination:            reset_state_cw_reg_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.702ns  (logic 0.254ns (36.127%)  route 0.448ns (63.873%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  reset_cw (IN)
                         net (fo=0)                   0.000     0.000    reset_cw
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  reset_cw_IBUF_inst/O
                         net (fo=2, routed)           0.448     0.702    reset_cw_IBUF
    SLICE_X0Y87          FDRE                                         r  reset_state_cw_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reset_state_reg_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.759ns  (logic 0.244ns (32.226%)  route 0.514ns (67.774%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=78, routed)          0.514     0.759    reset_IBUF
    SLICE_X0Y70          FDRE                                         r  reset_state_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_state_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            reset_state
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.922ns  (logic 1.410ns (73.382%)  route 0.512ns (26.618%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE                         0.000     0.000 r  reset_state_reg_reg/C
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reset_state_reg_reg/Q
                         net (fo=1, routed)           0.512     0.653    reset_state_OBUF
    V11                  OBUF (Prop_obuf_I_O)         1.269     1.922 r  reset_state_OBUF_inst/O
                         net (fo=0)                   0.000     1.922    reset_state
    V11                                                               r  reset_state (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_state_cw_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            reset_state_cw
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.194ns  (logic 1.412ns (64.337%)  route 0.783ns (35.663%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE                         0.000     0.000 r  reset_state_cw_reg_reg/C
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reset_state_cw_reg_reg/Q
                         net (fo=1, routed)           0.783     0.924    reset_state_cw_OBUF
    V12                  OBUF (Prop_obuf_I_O)         1.271     2.194 r  reset_state_cw_OBUF_inst/O
                         net (fo=0)                   0.000     2.194    reset_state_cw
    V12                                                               r  reset_state_cw (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mod_uart_tx/tx_current_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.900ns  (logic 4.011ns (40.517%)  route 5.889ns (59.483%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           1.253     1.253    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  instance_name/inst/clkout1_buf/O
                         net (fo=110, routed)         1.717    -3.811    mod_uart_tx/clk_out1
    SLICE_X7Y65          FDSE                                         r  mod_uart_tx/tx_current_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDSE (Prop_fdse_C_Q)         0.456    -3.355 r  mod_uart_tx/tx_current_reg/Q
                         net (fo=1, routed)           5.889     2.533    o_tx_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555     6.089 r  o_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.089    o_tx
    D4                                                                r  o_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mod_uart_rx/b_current_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rx_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.136ns  (logic 4.009ns (56.175%)  route 3.127ns (43.825%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           1.253     1.253    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  instance_name/inst/clkout1_buf/O
                         net (fo=110, routed)         1.714    -3.814    mod_uart_rx/clk_out1
    SLICE_X0Y68          FDRE                                         r  mod_uart_rx/b_current_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.456    -3.358 r  mod_uart_rx/b_current_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.127    -0.231    lopt_2
    J13                  OBUF (Prop_obuf_I_O)         3.553     3.321 r  rx_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.321    rx_data[2]
    J13                                                               r  rx_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mod_uart_rx/b_current_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rx_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.716ns  (logic 3.991ns (59.431%)  route 2.725ns (40.569%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           1.253     1.253    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  instance_name/inst/clkout1_buf/O
                         net (fo=110, routed)         1.714    -3.814    mod_uart_rx/clk_out1
    SLICE_X0Y68          FDRE                                         r  mod_uart_rx/b_current_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.456    -3.358 r  mod_uart_rx/b_current_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           2.725    -0.634    lopt_1
    K15                  OBUF (Prop_obuf_I_O)         3.535     2.901 r  rx_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.901    rx_data[1]
    K15                                                               r  rx_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mod_uart_rx/b_current_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rx_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.624ns  (logic 3.976ns (60.029%)  route 2.648ns (39.971%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           1.253     1.253    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  instance_name/inst/clkout1_buf/O
                         net (fo=110, routed)         1.714    -3.814    mod_uart_rx/clk_out1
    SLICE_X1Y68          FDRE                                         r  mod_uart_rx/b_current_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.456    -3.358 r  mod_uart_rx/b_current_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           2.648    -0.711    lopt
    H17                  OBUF (Prop_obuf_I_O)         3.520     2.810 r  rx_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.810    rx_data[0]
    H17                                                               r  rx_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mod_uart_rx/b_current_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rx_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.442ns  (logic 4.146ns (64.354%)  route 2.296ns (35.646%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           1.253     1.253    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  instance_name/inst/clkout1_buf/O
                         net (fo=110, routed)         1.714    -3.814    mod_uart_rx/clk_out1
    SLICE_X0Y68          FDRE                                         r  mod_uart_rx/b_current_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.419    -3.395 r  mod_uart_rx/b_current_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           2.296    -1.099    lopt_4
    R18                  OBUF (Prop_obuf_I_O)         3.727     2.628 r  rx_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.628    rx_data[4]
    R18                                                               r  rx_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mod_uart_rx/b_current_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rx_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.302ns  (logic 4.007ns (63.577%)  route 2.295ns (36.423%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           1.253     1.253    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  instance_name/inst/clkout1_buf/O
                         net (fo=110, routed)         1.714    -3.814    mod_uart_rx/clk_out1
    SLICE_X0Y68          FDRE                                         r  mod_uart_rx/b_current_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.456    -3.358 r  mod_uart_rx/b_current_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.295    -1.063    lopt_3
    N14                  OBUF (Prop_obuf_I_O)         3.551     2.487 r  rx_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.487    rx_data[3]
    N14                                                               r  rx_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mod_uart_rx/b_current_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rx_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.999ns  (logic 4.011ns (66.863%)  route 1.988ns (33.137%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           1.253     1.253    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  instance_name/inst/clkout1_buf/O
                         net (fo=110, routed)         1.714    -3.814    mod_uart_rx/clk_out1
    SLICE_X3Y68          FDRE                                         r  mod_uart_rx/b_current_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.456    -3.358 r  mod_uart_rx/b_current_reg[7]/Q
                         net (fo=6, routed)           1.988    -1.370    rx_data_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.555     2.185 r  rx_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.185    rx_data[7]
    U16                                                               r  rx_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mod_uart_rx/b_current_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rx_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.822ns  (logic 4.008ns (68.843%)  route 1.814ns (31.157%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           1.253     1.253    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  instance_name/inst/clkout1_buf/O
                         net (fo=110, routed)         1.718    -3.810    mod_uart_rx/clk_out1
    SLICE_X3Y65          FDRE                                         r  mod_uart_rx/b_current_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDRE (Prop_fdre_C_Q)         0.456    -3.354 r  mod_uart_rx/b_current_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           1.814    -1.541    lopt_5
    V17                  OBUF (Prop_obuf_I_O)         3.552     2.011 r  rx_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.011    rx_data[5]
    V17                                                               r  rx_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mod_uart_rx/b_current_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rx_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.708ns  (logic 4.011ns (70.273%)  route 1.697ns (29.727%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           1.253     1.253    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  instance_name/inst/clkout1_buf/O
                         net (fo=110, routed)         1.718    -3.810    mod_uart_rx/clk_out1
    SLICE_X3Y65          FDRE                                         r  mod_uart_rx/b_current_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDRE (Prop_fdre_C_Q)         0.456    -3.354 r  mod_uart_rx/b_current_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           1.697    -1.658    lopt_6
    U17                  OBUF (Prop_obuf_I_O)         3.555     1.897 r  rx_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.897    rx_data[6]
    U17                                                               r  rx_data[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mod_uart_rx/b_current_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rx_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.742ns  (logic 1.397ns (80.155%)  route 0.346ns (19.845%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  instance_name/inst/clkout1_buf/O
                         net (fo=110, routed)         0.600    -0.762    mod_uart_rx/clk_out1
    SLICE_X3Y65          FDRE                                         r  mod_uart_rx/b_current_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.621 r  mod_uart_rx/b_current_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.346    -0.275    lopt_6
    U17                  OBUF (Prop_obuf_I_O)         1.256     0.981 r  rx_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000     0.981    rx_data[6]
    U17                                                               r  rx_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mod_uart_rx/b_current_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rx_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.775ns  (logic 1.393ns (78.491%)  route 0.382ns (21.509%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  instance_name/inst/clkout1_buf/O
                         net (fo=110, routed)         0.600    -0.762    mod_uart_rx/clk_out1
    SLICE_X3Y65          FDRE                                         r  mod_uart_rx/b_current_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.621 r  mod_uart_rx/b_current_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.382    -0.239    lopt_5
    V17                  OBUF (Prop_obuf_I_O)         1.252     1.013 r  rx_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.013    rx_data[5]
    V17                                                               r  rx_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mod_uart_rx/b_current_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rx_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.845ns  (logic 1.397ns (75.717%)  route 0.448ns (24.283%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  instance_name/inst/clkout1_buf/O
                         net (fo=110, routed)         0.597    -0.765    mod_uart_rx/clk_out1
    SLICE_X3Y68          FDRE                                         r  mod_uart_rx/b_current_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.624 r  mod_uart_rx/b_current_reg[7]/Q
                         net (fo=6, routed)           0.448    -0.176    rx_data_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.256     1.080 r  rx_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.080    rx_data[7]
    U16                                                               r  rx_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mod_uart_rx/b_current_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rx_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.998ns  (logic 1.392ns (69.697%)  route 0.605ns (30.303%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  instance_name/inst/clkout1_buf/O
                         net (fo=110, routed)         0.597    -0.765    mod_uart_rx/clk_out1
    SLICE_X0Y68          FDRE                                         r  mod_uart_rx/b_current_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.624 r  mod_uart_rx/b_current_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.605    -0.019    lopt_3
    N14                  OBUF (Prop_obuf_I_O)         1.251     1.233 r  rx_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.233    rx_data[3]
    N14                                                               r  rx_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mod_uart_rx/b_current_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rx_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.050ns  (logic 1.434ns (69.978%)  route 0.615ns (30.022%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  instance_name/inst/clkout1_buf/O
                         net (fo=110, routed)         0.597    -0.765    mod_uart_rx/clk_out1
    SLICE_X0Y68          FDRE                                         r  mod_uart_rx/b_current_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.128    -0.637 r  mod_uart_rx/b_current_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.615    -0.022    lopt_4
    R18                  OBUF (Prop_obuf_I_O)         1.306     1.285 r  rx_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.285    rx_data[4]
    R18                                                               r  rx_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mod_uart_rx/b_current_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rx_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.362ns (65.813%)  route 0.708ns (34.187%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  instance_name/inst/clkout1_buf/O
                         net (fo=110, routed)         0.597    -0.765    mod_uart_rx/clk_out1
    SLICE_X1Y68          FDRE                                         r  mod_uart_rx/b_current_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.624 r  mod_uart_rx/b_current_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.708     0.084    lopt
    H17                  OBUF (Prop_obuf_I_O)         1.221     1.305 r  rx_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.305    rx_data[0]
    H17                                                               r  rx_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mod_uart_rx/b_current_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rx_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.179ns  (logic 1.377ns (63.209%)  route 0.802ns (36.791%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  instance_name/inst/clkout1_buf/O
                         net (fo=110, routed)         0.597    -0.765    mod_uart_rx/clk_out1
    SLICE_X0Y68          FDRE                                         r  mod_uart_rx/b_current_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.624 r  mod_uart_rx/b_current_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.802     0.178    lopt_1
    K15                  OBUF (Prop_obuf_I_O)         1.236     1.414 r  rx_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.414    rx_data[1]
    K15                                                               r  rx_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mod_uart_rx/b_current_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rx_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.358ns  (logic 1.394ns (59.139%)  route 0.963ns (40.861%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  instance_name/inst/clkout1_buf/O
                         net (fo=110, routed)         0.597    -0.765    mod_uart_rx/clk_out1
    SLICE_X0Y68          FDRE                                         r  mod_uart_rx/b_current_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.624 r  mod_uart_rx/b_current_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.963     0.339    lopt_2
    J13                  OBUF (Prop_obuf_I_O)         1.253     1.593 r  rx_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.593    rx_data[2]
    J13                                                               r  rx_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mod_uart_tx/tx_current_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.827ns  (logic 1.397ns (36.503%)  route 2.430ns (63.497%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  instance_name/inst/clkout1_buf/O
                         net (fo=110, routed)         0.599    -0.763    mod_uart_tx/clk_out1
    SLICE_X7Y65          FDSE                                         r  mod_uart_tx/tx_current_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDSE (Prop_fdse_C_Q)         0.141    -0.622 r  mod_uart_tx/tx_current_reg/Q
                         net (fo=1, routed)           2.430     1.808    o_tx_OBUF
    D4                   OBUF (Prop_obuf_I_O)         1.256     3.064 r  o_tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.064    o_tx
    D4                                                                r  o_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instance_name/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            instance_name/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.417ns  (logic 0.029ns (2.046%)  route 1.388ns (97.954%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  i_clock_IBUF_inst/O
                         net (fo=3, routed)           0.481    10.481    instance_name/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.659     7.822 f  instance_name/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.560     8.382    instance_name/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     8.411 f  instance_name/inst/clkf_buf/O
                         net (fo=1, routed)           0.829     9.239    instance_name/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    f  instance_name/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instance_name/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            instance_name/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.253ns  (logic 0.091ns (2.798%)  route 3.162ns (97.202%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           1.181     1.181    instance_name/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.856    -6.675 r  instance_name/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.634    -5.041    instance_name/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.950 r  instance_name/inst/clkf_buf/O
                         net (fo=1, routed)           1.528    -3.422    instance_name/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    r  instance_name/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            88 Endpoints
Min Delay            88 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_rx
                            (input port)
  Destination:            mod_uart_rx/FSM_sequential_state_current_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.866ns  (logic 1.738ns (22.091%)  route 6.129ns (77.909%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -3.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.433ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  i_rx (IN)
                         net (fo=0)                   0.000     0.000    i_rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 f  i_rx_IBUF_inst/O
                         net (fo=7, routed)           5.575     7.065    mod_uart_rx/i_rx_IBUF
    SLICE_X9Y68          LUT6 (Prop_lut6_I2_O)        0.124     7.189 r  mod_uart_rx/FSM_sequential_state_current[1]_i_2/O
                         net (fo=2, routed)           0.553     7.742    mod_uart_rx/FSM_sequential_state_current[1]_i_2_n_0
    SLICE_X9Y67          LUT4 (Prop_lut4_I2_O)        0.124     7.866 r  mod_uart_rx/FSM_sequential_state_current[0]_i_1/O
                         net (fo=1, routed)           0.000     7.866    mod_uart_rx/FSM_sequential_state_current[0]_i_1_n_0
    SLICE_X9Y67          FDRE                                         r  mod_uart_rx/FSM_sequential_state_current_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           1.181     1.181    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -6.675 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -5.041    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.950 r  instance_name/inst/clkout1_buf/O
                         net (fo=110, routed)         1.516    -3.433    mod_uart_rx/clk_out1
    SLICE_X9Y67          FDRE                                         r  mod_uart_rx/FSM_sequential_state_current_reg[0]/C

Slack:                    inf
  Source:                 i_rx
                            (input port)
  Destination:            mod_uart_rx/FSM_sequential_state_current_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.860ns  (logic 1.732ns (22.031%)  route 6.129ns (77.969%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -3.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.433ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  i_rx (IN)
                         net (fo=0)                   0.000     0.000    i_rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 f  i_rx_IBUF_inst/O
                         net (fo=7, routed)           5.575     7.065    mod_uart_rx/i_rx_IBUF
    SLICE_X9Y68          LUT6 (Prop_lut6_I2_O)        0.124     7.189 r  mod_uart_rx/FSM_sequential_state_current[1]_i_2/O
                         net (fo=2, routed)           0.553     7.742    mod_uart_rx/FSM_sequential_state_current[1]_i_2_n_0
    SLICE_X9Y67          LUT4 (Prop_lut4_I2_O)        0.118     7.860 r  mod_uart_rx/FSM_sequential_state_current[1]_i_1/O
                         net (fo=1, routed)           0.000     7.860    mod_uart_rx/FSM_sequential_state_current[1]_i_1_n_0
    SLICE_X9Y67          FDRE                                         r  mod_uart_rx/FSM_sequential_state_current_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           1.181     1.181    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -6.675 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -5.041    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.950 r  instance_name/inst/clkout1_buf/O
                         net (fo=110, routed)         1.516    -3.433    mod_uart_rx/clk_out1
    SLICE_X9Y67          FDRE                                         r  mod_uart_rx/FSM_sequential_state_current_reg[1]/C

Slack:                    inf
  Source:                 i_rx
                            (input port)
  Destination:            mod_uart_rx/s_current_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.793ns  (logic 1.614ns (20.707%)  route 6.179ns (79.293%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -3.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.435ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  i_rx (IN)
                         net (fo=0)                   0.000     0.000    i_rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 f  i_rx_IBUF_inst/O
                         net (fo=7, routed)           5.800     7.290    mod_uart_rx/i_rx_IBUF
    SLICE_X8Y68          LUT6 (Prop_lut6_I0_O)        0.124     7.414 r  mod_uart_rx/s_current[3]_i_1/O
                         net (fo=4, routed)           0.379     7.793    mod_uart_rx/s_next
    SLICE_X9Y68          FDRE                                         r  mod_uart_rx/s_current_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           1.181     1.181    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -6.675 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -5.041    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.950 r  instance_name/inst/clkout1_buf/O
                         net (fo=110, routed)         1.514    -3.435    mod_uart_rx/clk_out1
    SLICE_X9Y68          FDRE                                         r  mod_uart_rx/s_current_reg[0]/C

Slack:                    inf
  Source:                 i_rx
                            (input port)
  Destination:            mod_uart_rx/s_current_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.793ns  (logic 1.614ns (20.707%)  route 6.179ns (79.293%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -3.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.435ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  i_rx (IN)
                         net (fo=0)                   0.000     0.000    i_rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 f  i_rx_IBUF_inst/O
                         net (fo=7, routed)           5.800     7.290    mod_uart_rx/i_rx_IBUF
    SLICE_X8Y68          LUT6 (Prop_lut6_I0_O)        0.124     7.414 r  mod_uart_rx/s_current[3]_i_1/O
                         net (fo=4, routed)           0.379     7.793    mod_uart_rx/s_next
    SLICE_X9Y68          FDRE                                         r  mod_uart_rx/s_current_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           1.181     1.181    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -6.675 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -5.041    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.950 r  instance_name/inst/clkout1_buf/O
                         net (fo=110, routed)         1.514    -3.435    mod_uart_rx/clk_out1
    SLICE_X9Y68          FDRE                                         r  mod_uart_rx/s_current_reg[1]/C

Slack:                    inf
  Source:                 i_rx
                            (input port)
  Destination:            mod_uart_rx/s_current_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.793ns  (logic 1.614ns (20.707%)  route 6.179ns (79.293%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -3.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.435ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  i_rx (IN)
                         net (fo=0)                   0.000     0.000    i_rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 f  i_rx_IBUF_inst/O
                         net (fo=7, routed)           5.800     7.290    mod_uart_rx/i_rx_IBUF
    SLICE_X8Y68          LUT6 (Prop_lut6_I0_O)        0.124     7.414 r  mod_uart_rx/s_current[3]_i_1/O
                         net (fo=4, routed)           0.379     7.793    mod_uart_rx/s_next
    SLICE_X9Y68          FDRE                                         r  mod_uart_rx/s_current_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           1.181     1.181    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -6.675 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -5.041    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.950 r  instance_name/inst/clkout1_buf/O
                         net (fo=110, routed)         1.514    -3.435    mod_uart_rx/clk_out1
    SLICE_X9Y68          FDRE                                         r  mod_uart_rx/s_current_reg[3]/C

Slack:                    inf
  Source:                 i_rx
                            (input port)
  Destination:            mod_uart_rx/s_current_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.622ns  (logic 1.614ns (21.172%)  route 6.008ns (78.828%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -3.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.435ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  i_rx (IN)
                         net (fo=0)                   0.000     0.000    i_rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  i_rx_IBUF_inst/O
                         net (fo=7, routed)           6.008     7.498    mod_uart_rx/i_rx_IBUF
    SLICE_X8Y68          LUT6 (Prop_lut6_I0_O)        0.124     7.622 r  mod_uart_rx/s_current[2]_i_1/O
                         net (fo=1, routed)           0.000     7.622    mod_uart_rx/s_current[2]_i_1_n_0
    SLICE_X8Y68          FDRE                                         r  mod_uart_rx/s_current_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           1.181     1.181    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -6.675 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -5.041    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.950 r  instance_name/inst/clkout1_buf/O
                         net (fo=110, routed)         1.514    -3.435    mod_uart_rx/clk_out1
    SLICE_X8Y68          FDRE                                         r  mod_uart_rx/s_current_reg[2]/C

Slack:                    inf
  Source:                 i_rx
                            (input port)
  Destination:            mod_uart_rx/s_current_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.604ns  (logic 1.614ns (21.223%)  route 5.990ns (78.777%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -3.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.435ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  i_rx (IN)
                         net (fo=0)                   0.000     0.000    i_rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 f  i_rx_IBUF_inst/O
                         net (fo=7, routed)           5.800     7.290    mod_uart_rx/i_rx_IBUF
    SLICE_X8Y68          LUT6 (Prop_lut6_I0_O)        0.124     7.414 r  mod_uart_rx/s_current[3]_i_1/O
                         net (fo=4, routed)           0.190     7.604    mod_uart_rx/s_next
    SLICE_X8Y68          FDRE                                         r  mod_uart_rx/s_current_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           1.181     1.181    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -6.675 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -5.041    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.950 r  instance_name/inst/clkout1_buf/O
                         net (fo=110, routed)         1.514    -3.435    mod_uart_rx/clk_out1
    SLICE_X8Y68          FDRE                                         r  mod_uart_rx/s_current_reg[2]/C

Slack:                    inf
  Source:                 i_rx
                            (input port)
  Destination:            mod_uart_rx/b_current_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.052ns  (logic 1.490ns (21.124%)  route 5.563ns (78.876%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -3.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.354ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  i_rx (IN)
                         net (fo=0)                   0.000     0.000    i_rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  i_rx_IBUF_inst/O
                         net (fo=7, routed)           5.563     7.052    mod_uart_rx/i_rx_IBUF
    SLICE_X3Y68          FDRE                                         r  mod_uart_rx/b_current_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           1.181     1.181    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -6.675 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -5.041    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.950 r  instance_name/inst/clkout1_buf/O
                         net (fo=110, routed)         1.595    -3.354    mod_uart_rx/clk_out1
    SLICE_X3Y68          FDRE                                         r  mod_uart_rx/b_current_reg[7]/C

Slack:                    inf
  Source:                 i_rx
                            (input port)
  Destination:            mod_uart_rx/s_current_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.006ns  (logic 1.640ns (23.405%)  route 5.366ns (76.595%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -3.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.435ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  i_rx (IN)
                         net (fo=0)                   0.000     0.000    i_rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  i_rx_IBUF_inst/O
                         net (fo=7, routed)           5.366     6.856    mod_uart_rx/i_rx_IBUF
    SLICE_X9Y68          LUT5 (Prop_lut5_I0_O)        0.150     7.006 r  mod_uart_rx/s_current[1]_i_1/O
                         net (fo=1, routed)           0.000     7.006    mod_uart_rx/s_current[1]_i_1_n_0
    SLICE_X9Y68          FDRE                                         r  mod_uart_rx/s_current_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           1.181     1.181    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -6.675 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -5.041    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.950 r  instance_name/inst/clkout1_buf/O
                         net (fo=110, routed)         1.514    -3.435    mod_uart_rx/clk_out1
    SLICE_X9Y68          FDRE                                         r  mod_uart_rx/s_current_reg[1]/C

Slack:                    inf
  Source:                 i_rx
                            (input port)
  Destination:            mod_uart_rx/s_current_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.980ns  (logic 1.614ns (23.119%)  route 5.366ns (76.881%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -3.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.435ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  i_rx (IN)
                         net (fo=0)                   0.000     0.000    i_rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  i_rx_IBUF_inst/O
                         net (fo=7, routed)           5.366     6.856    mod_uart_rx/i_rx_IBUF
    SLICE_X9Y68          LUT4 (Prop_lut4_I3_O)        0.124     6.980 r  mod_uart_rx/s_current[0]_i_1/O
                         net (fo=1, routed)           0.000     6.980    mod_uart_rx/s_current[0]_i_1_n_0
    SLICE_X9Y68          FDRE                                         r  mod_uart_rx/s_current_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           1.181     1.181    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -6.675 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -5.041    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.950 r  instance_name/inst/clkout1_buf/O
                         net (fo=110, routed)         1.514    -3.435    mod_uart_rx/clk_out1
    SLICE_X9Y68          FDRE                                         r  mod_uart_rx/s_current_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mod_interface/alu_res_current_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.937ns  (logic 0.244ns (26.089%)  route 0.693ns (73.911%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.721ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=78, routed)          0.693     0.937    mod_interface/reset_IBUF
    SLICE_X3Y67          FDRE                                         r  mod_interface/alu_res_current_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           0.481     0.481    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=110, routed)         0.869    -0.721    mod_interface/clk_out1
    SLICE_X3Y67          FDRE                                         r  mod_interface/alu_res_current_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mod_interface/alu_res_current_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.937ns  (logic 0.244ns (26.089%)  route 0.693ns (73.911%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.721ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=78, routed)          0.693     0.937    mod_interface/reset_IBUF
    SLICE_X2Y67          FDRE                                         r  mod_interface/alu_res_current_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           0.481     0.481    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=110, routed)         0.869    -0.721    mod_interface/clk_out1
    SLICE_X2Y67          FDRE                                         r  mod_interface/alu_res_current_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mod_uart_rx/b_current_reg[0]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.031ns  (logic 0.244ns (23.714%)  route 0.786ns (76.286%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=78, routed)          0.786     1.031    mod_uart_rx/reset_IBUF
    SLICE_X1Y68          FDRE                                         r  mod_uart_rx/b_current_reg[0]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           0.481     0.481    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=110, routed)         0.868    -0.722    mod_uart_rx/clk_out1
    SLICE_X1Y68          FDRE                                         r  mod_uart_rx/b_current_reg[0]_lopt_replica/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mod_uart_rx/b_current_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.031ns  (logic 0.244ns (23.714%)  route 0.786ns (76.286%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=78, routed)          0.786     1.031    mod_uart_rx/reset_IBUF
    SLICE_X1Y68          FDRE                                         r  mod_uart_rx/b_current_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           0.481     0.481    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=110, routed)         0.868    -0.722    mod_uart_rx/clk_out1
    SLICE_X1Y68          FDRE                                         r  mod_uart_rx/b_current_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mod_uart_rx/b_current_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.031ns  (logic 0.244ns (23.714%)  route 0.786ns (76.286%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=78, routed)          0.786     1.031    mod_uart_rx/reset_IBUF
    SLICE_X1Y68          FDRE                                         r  mod_uart_rx/b_current_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           0.481     0.481    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=110, routed)         0.868    -0.722    mod_uart_rx/clk_out1
    SLICE_X1Y68          FDRE                                         r  mod_uart_rx/b_current_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mod_uart_rx/b_current_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.031ns  (logic 0.244ns (23.714%)  route 0.786ns (76.286%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=78, routed)          0.786     1.031    mod_uart_rx/reset_IBUF
    SLICE_X1Y68          FDRE                                         r  mod_uart_rx/b_current_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           0.481     0.481    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=110, routed)         0.868    -0.722    mod_uart_rx/clk_out1
    SLICE_X1Y68          FDRE                                         r  mod_uart_rx/b_current_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mod_uart_rx/b_current_reg[1]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.035ns  (logic 0.244ns (23.614%)  route 0.791ns (76.386%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=78, routed)          0.791     1.035    mod_uart_rx/reset_IBUF
    SLICE_X0Y68          FDRE                                         r  mod_uart_rx/b_current_reg[1]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           0.481     0.481    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=110, routed)         0.868    -0.722    mod_uart_rx/clk_out1
    SLICE_X0Y68          FDRE                                         r  mod_uart_rx/b_current_reg[1]_lopt_replica/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mod_uart_rx/b_current_reg[2]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.035ns  (logic 0.244ns (23.614%)  route 0.791ns (76.386%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=78, routed)          0.791     1.035    mod_uart_rx/reset_IBUF
    SLICE_X0Y68          FDRE                                         r  mod_uart_rx/b_current_reg[2]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           0.481     0.481    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=110, routed)         0.868    -0.722    mod_uart_rx/clk_out1
    SLICE_X0Y68          FDRE                                         r  mod_uart_rx/b_current_reg[2]_lopt_replica/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mod_uart_rx/b_current_reg[3]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.035ns  (logic 0.244ns (23.614%)  route 0.791ns (76.386%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=78, routed)          0.791     1.035    mod_uart_rx/reset_IBUF
    SLICE_X0Y68          FDRE                                         r  mod_uart_rx/b_current_reg[3]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           0.481     0.481    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=110, routed)         0.868    -0.722    mod_uart_rx/clk_out1
    SLICE_X0Y68          FDRE                                         r  mod_uart_rx/b_current_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mod_uart_rx/b_current_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.035ns  (logic 0.244ns (23.614%)  route 0.791ns (76.386%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=78, routed)          0.791     1.035    mod_uart_rx/reset_IBUF
    SLICE_X0Y68          FDRE                                         r  mod_uart_rx/b_current_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  i_clock_IBUF_inst/O
                         net (fo=3, routed)           0.481     0.481    instance_name/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=110, routed)         0.868    -0.722    mod_uart_rx/clk_out1
    SLICE_X0Y68          FDRE                                         r  mod_uart_rx/b_current_reg[4]/C





