#Timing report of worst 40 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_26.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                            0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                     14.046    14.046
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                     1.393    15.438
delay_dff_Q_9_D_LUT4_O.c_frag.BSL[0] (C_FRAG)                       2.508    17.946
delay_dff_Q_9_D_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.041    18.988
delay_dff_Q_26.QD[0] (Q_FRAG)                                       0.000    18.988
data arrival time                                                            18.988

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                            0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                     14.046    14.046
clock uncertainty                                                   0.000    14.046
cell hold time                                                      0.571    14.617
data required time                                                           14.617
-----------------------------------------------------------------------------------
data required time                                                          -14.617
data arrival time                                                            18.988
-----------------------------------------------------------------------------------
slack (MET)                                                                   4.371


#Path 2
Startpoint: d2_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : d1_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
d2_dffe_Q.QCK[0] (Q_FRAG)                                       14.061    14.061
d2_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.393    15.454
d0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                2.851    18.305
d0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                 1.041    19.346
d1_dffe_Q.QD[0] (Q_FRAG)                                         2.504    21.849
data arrival time                                                         21.849

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
d1_dffe_Q.QCK[0] (Q_FRAG)                                       14.906    14.906
clock uncertainty                                                0.000    14.906
cell hold time                                                   0.571    15.477
data required time                                                        15.477
--------------------------------------------------------------------------------
data required time                                                       -15.477
data arrival time                                                         21.849
--------------------------------------------------------------------------------
slack (MET)                                                                6.372


#Path 3
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_14.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                   0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                             12.933    12.933
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                             1.393    14.326
d0_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       2.325    16.651
d0_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.852    17.503
delay_dff_Q_9_D_LUT4_O_10.c_frag.TAB[0] (C_FRAG)                           3.993    21.496
delay_dff_Q_9_D_LUT4_O_10.c_frag.CZ[0] (C_FRAG)                            0.987    22.483
delay_dff_Q_14.QD[0] (Q_FRAG)                                              0.000    22.483
data arrival time                                                                   22.483

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                   0.000     0.000
delay_dff_Q_14.QCK[0] (Q_FRAG)                                            15.514    15.514
clock uncertainty                                                          0.000    15.514
cell hold time                                                             0.571    16.085
data required time                                                                  16.085
------------------------------------------------------------------------------------------
data required time                                                                 -16.085
data arrival time                                                                   22.483
------------------------------------------------------------------------------------------
slack (MET)                                                                          6.398


#Path 4
Startpoint: d2_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : d2_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
d2_dffe_Q.QCK[0] (Q_FRAG)                                       14.061    14.061
d2_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.393    15.454
d0_LUT3_I0_1.t_frag.XSL[0] (T_FRAG)                              2.386    17.839
d0_LUT3_I0_1.t_frag.XZ[0] (T_FRAG)                               1.041    18.881
d2_dffe_Q.QD[0] (Q_FRAG)                                         2.478    21.358
data arrival time                                                         21.358

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
d2_dffe_Q.QCK[0] (Q_FRAG)                                       14.061    14.061
clock uncertainty                                                0.000    14.061
cell hold time                                                   0.571    14.632
data required time                                                        14.632
--------------------------------------------------------------------------------
data required time                                                       -14.632
data arrival time                                                         21.358
--------------------------------------------------------------------------------
slack (MET)                                                                6.726


#Path 5
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_7.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                   0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                             12.933    12.933
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                             1.393    14.326
d0_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       2.325    16.651
d0_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.852    17.503
delay_dff_Q_9_D_LUT4_O_3.c_frag.BAB[0] (C_FRAG)                            3.921    21.424
delay_dff_Q_9_D_LUT4_O_3.c_frag.CZ[0] (C_FRAG)                             0.909    22.334
delay_dff_Q_7.QD[0] (Q_FRAG)                                               0.000    22.334
data arrival time                                                                   22.334

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                   0.000     0.000
delay_dff_Q_7.QCK[0] (Q_FRAG)                                             14.654    14.654
clock uncertainty                                                          0.000    14.654
cell hold time                                                             0.571    15.225
data required time                                                                  15.225
------------------------------------------------------------------------------------------
data required time                                                                 -15.225
data arrival time                                                                   22.334
------------------------------------------------------------------------------------------
slack (MET)                                                                          7.109


#Path 6
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_2.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                   0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                             12.933    12.933
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                             1.393    14.326
d0_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       2.325    16.651
d0_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.852    17.503
delay_dff_Q_9_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                              2.400    19.903
delay_dff_Q_9_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                               0.909    20.812
delay_dff_Q_2.QD[0] (Q_FRAG)                                               0.000    20.812
data arrival time                                                                   20.812

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                   0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                             12.933    12.933
clock uncertainty                                                          0.000    12.933
cell hold time                                                             0.571    13.504
data required time                                                                  13.504
------------------------------------------------------------------------------------------
data required time                                                                 -13.504
data arrival time                                                                   20.812
------------------------------------------------------------------------------------------
slack (MET)                                                                          7.308


#Path 7
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_5.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                   0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                             12.933    12.933
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                             1.393    14.326
d0_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       2.325    16.651
d0_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.852    17.503
delay_dff_Q_9_D_LUT4_O_1.c_frag.BAB[0] (C_FRAG)                            3.359    20.862
delay_dff_Q_9_D_LUT4_O_1.c_frag.CZ[0] (C_FRAG)                             0.909    21.771
delay_dff_Q_5.QD[0] (Q_FRAG)                                               0.000    21.771
data arrival time                                                                   21.771

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                   0.000     0.000
delay_dff_Q_5.QCK[0] (Q_FRAG)                                             13.766    13.766
clock uncertainty                                                          0.000    13.766
cell hold time                                                             0.571    14.337
data required time                                                                  14.337
------------------------------------------------------------------------------------------
data required time                                                                 -14.337
data arrival time                                                                   21.771
------------------------------------------------------------------------------------------
slack (MET)                                                                          7.434


#Path 8
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_4.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                   0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                             12.933    12.933
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                             1.393    14.326
d0_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       2.325    16.651
d0_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.852    17.503
delay_dff_Q_9_D_LUT3_O_2.t_frag.XAB[0] (T_FRAG)                            4.648    22.151
delay_dff_Q_9_D_LUT3_O_2.t_frag.XZ[0] (T_FRAG)                             0.909    23.060
delay_dff_Q_4.QD[0] (Q_FRAG)                                               0.000    23.060
data arrival time                                                                   23.060

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                   0.000     0.000
delay_dff_Q_4.QCK[0] (Q_FRAG)                                             15.015    15.015
clock uncertainty                                                          0.000    15.015
cell hold time                                                             0.571    15.586
data required time                                                                  15.586
------------------------------------------------------------------------------------------
data required time                                                                 -15.586
data arrival time                                                                   23.060
------------------------------------------------------------------------------------------
slack (MET)                                                                          7.474


#Path 9
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_12.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                   0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                             12.933    12.933
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                             1.393    14.326
d0_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       2.325    16.651
d0_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.852    17.503
delay_dff_Q_9_D_LUT4_O_8.c_frag.TAB[0] (C_FRAG)                            4.537    22.040
delay_dff_Q_9_D_LUT4_O_8.c_frag.CZ[0] (C_FRAG)                             0.987    23.027
delay_dff_Q_12.QD[0] (Q_FRAG)                                              0.000    23.027
data arrival time                                                                   23.027

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                   0.000     0.000
delay_dff_Q_12.QCK[0] (Q_FRAG)                                            14.957    14.957
clock uncertainty                                                          0.000    14.957
cell hold time                                                             0.571    15.528
data required time                                                                  15.528
------------------------------------------------------------------------------------------
data required time                                                                 -15.528
data arrival time                                                                   23.027
------------------------------------------------------------------------------------------
slack (MET)                                                                          7.499


#Path 10
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_6.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                   0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                             12.933    12.933
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                             1.393    14.326
d0_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       2.325    16.651
d0_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.852    17.503
delay_dff_Q_9_D_LUT4_O_2.c_frag.BAB[0] (C_FRAG)                            3.487    20.990
delay_dff_Q_9_D_LUT4_O_2.c_frag.CZ[0] (C_FRAG)                             0.909    21.899
delay_dff_Q_6.QD[0] (Q_FRAG)                                               0.000    21.899
data arrival time                                                                   21.899

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                   0.000     0.000
delay_dff_Q_6.QCK[0] (Q_FRAG)                                             13.756    13.756
clock uncertainty                                                          0.000    13.756
cell hold time                                                             0.571    14.327
data required time                                                                  14.327
------------------------------------------------------------------------------------------
data required time                                                                 -14.327
data arrival time                                                                   21.899
------------------------------------------------------------------------------------------
slack (MET)                                                                          7.572


#Path 11
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_13.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                   0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                             12.933    12.933
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                             1.393    14.326
d0_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       2.325    16.651
d0_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.852    17.503
delay_dff_Q_9_D_LUT4_O_9.c_frag.BAB[0] (C_FRAG)                            5.660    23.164
delay_dff_Q_9_D_LUT4_O_9.c_frag.CZ[0] (C_FRAG)                             0.909    24.073
delay_dff_Q_13.QD[0] (Q_FRAG)                                              0.000    24.073
data arrival time                                                                   24.073

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                   0.000     0.000
delay_dff_Q_13.QCK[0] (Q_FRAG)                                            15.818    15.818
clock uncertainty                                                          0.000    15.818
cell hold time                                                             0.571    16.389
data required time                                                                  16.389
------------------------------------------------------------------------------------------
data required time                                                                 -16.389
data arrival time                                                                   24.073
------------------------------------------------------------------------------------------
slack (MET)                                                                          7.684


#Path 12
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_15.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                   0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                             12.933    12.933
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                             1.393    14.326
d0_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       2.325    16.651
d0_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.852    17.503
delay_dff_Q_9_D_LUT4_O_11.c_frag.TAB[0] (C_FRAG)                           4.748    22.251
delay_dff_Q_9_D_LUT4_O_11.c_frag.CZ[0] (C_FRAG)                            0.987    23.238
delay_dff_Q_15.QD[0] (Q_FRAG)                                              0.000    23.238
data arrival time                                                                   23.238

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                   0.000     0.000
delay_dff_Q_15.QCK[0] (Q_FRAG)                                            14.925    14.925
clock uncertainty                                                          0.000    14.925
cell hold time                                                             0.571    15.496
data required time                                                                  15.496
------------------------------------------------------------------------------------------
data required time                                                                 -15.496
data arrival time                                                                   23.238
------------------------------------------------------------------------------------------
slack (MET)                                                                          7.742


#Path 13
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_19.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                   0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                             12.933    12.933
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                             1.393    14.326
d0_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       2.325    16.651
d0_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.852    17.503
delay_dff_Q_9_D_LUT4_O_15.c_frag.TAB[0] (C_FRAG)                           5.810    23.313
delay_dff_Q_9_D_LUT4_O_15.c_frag.CZ[0] (C_FRAG)                            0.987    24.300
delay_dff_Q_19.QD[0] (Q_FRAG)                                              0.000    24.300
data arrival time                                                                   24.300

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                   0.000     0.000
delay_dff_Q_19.QCK[0] (Q_FRAG)                                            15.830    15.830
clock uncertainty                                                          0.000    15.830
cell hold time                                                             0.571    16.401
data required time                                                                  16.401
------------------------------------------------------------------------------------------
data required time                                                                 -16.401
data arrival time                                                                   24.300
------------------------------------------------------------------------------------------
slack (MET)                                                                          7.900


#Path 14
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_11.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                   0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                             12.933    12.933
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                             1.393    14.326
d0_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       2.325    16.651
d0_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.852    17.503
delay_dff_Q_9_D_LUT4_O_7.c_frag.TAB[0] (C_FRAG)                            4.900    22.403
delay_dff_Q_9_D_LUT4_O_7.c_frag.CZ[0] (C_FRAG)                             0.987    23.390
delay_dff_Q_11.QD[0] (Q_FRAG)                                              0.000    23.390
data arrival time                                                                   23.390

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                   0.000     0.000
delay_dff_Q_11.QCK[0] (Q_FRAG)                                            14.863    14.863
clock uncertainty                                                          0.000    14.863
cell hold time                                                             0.571    15.434
data required time                                                                  15.434
------------------------------------------------------------------------------------------
data required time                                                                 -15.434
data arrival time                                                                   23.390
------------------------------------------------------------------------------------------
slack (MET)                                                                          7.956


#Path 15
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_22.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                   0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                             12.933    12.933
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                             1.393    14.326
d0_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       2.325    16.651
d0_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.852    17.503
delay_dff_Q_9_D_LUT4_O_18.c_frag.TAB[0] (C_FRAG)                           4.786    22.290
delay_dff_Q_9_D_LUT4_O_18.c_frag.CZ[0] (C_FRAG)                            0.987    23.277
delay_dff_Q_22.QD[0] (Q_FRAG)                                              0.000    23.277
data arrival time                                                                   23.277

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                   0.000     0.000
delay_dff_Q_22.QCK[0] (Q_FRAG)                                            14.616    14.616
clock uncertainty                                                          0.000    14.616
cell hold time                                                             0.571    15.187
data required time                                                                  15.187
------------------------------------------------------------------------------------------
data required time                                                                 -15.187
data arrival time                                                                   23.277
------------------------------------------------------------------------------------------
slack (MET)                                                                          8.089


#Path 16
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_16.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                   0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                             12.933    12.933
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                             1.393    14.326
d0_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       2.325    16.651
d0_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.852    17.503
delay_dff_Q_9_D_LUT4_O_12.c_frag.TAB[0] (C_FRAG)                           6.049    23.552
delay_dff_Q_9_D_LUT4_O_12.c_frag.CZ[0] (C_FRAG)                            0.987    24.539
delay_dff_Q_16.QD[0] (Q_FRAG)                                              0.000    24.539
data arrival time                                                                   24.539

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                   0.000     0.000
delay_dff_Q_16.QCK[0] (Q_FRAG)                                            15.835    15.835
clock uncertainty                                                          0.000    15.835
cell hold time                                                             0.571    16.406
data required time                                                                  16.406
------------------------------------------------------------------------------------------
data required time                                                                 -16.406
data arrival time                                                                   24.539
------------------------------------------------------------------------------------------
slack (MET)                                                                          8.134


#Path 17
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_9.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                   0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                             12.933    12.933
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                             1.393    14.326
d0_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       2.325    16.651
d0_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.852    17.503
delay_dff_Q_9_D_LUT4_O_5.c_frag.BAB[0] (C_FRAG)                            5.224    22.727
delay_dff_Q_9_D_LUT4_O_5.c_frag.CZ[0] (C_FRAG)                             0.909    23.636
delay_dff_Q_9.QD[0] (Q_FRAG)                                               0.000    23.636
data arrival time                                                                   23.636

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                   0.000     0.000
delay_dff_Q_9.QCK[0] (Q_FRAG)                                             14.894    14.894
clock uncertainty                                                          0.000    14.894
cell hold time                                                             0.571    15.465
data required time                                                                  15.465
------------------------------------------------------------------------------------------
data required time                                                                 -15.465
data arrival time                                                                   23.636
------------------------------------------------------------------------------------------
slack (MET)                                                                          8.171


#Path 18
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_24.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                   0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                             12.933    12.933
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                             1.393    14.326
d0_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       2.325    16.651
d0_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.852    17.503
delay_dff_Q_9_D_LUT4_O_20.c_frag.TAB[0] (C_FRAG)                           3.409    20.912
delay_dff_Q_9_D_LUT4_O_20.c_frag.CZ[0] (C_FRAG)                            0.987    21.900
delay_dff_Q_24.QD[0] (Q_FRAG)                                              0.000    21.900
data arrival time                                                                   21.900

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                   0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                            13.078    13.078
clock uncertainty                                                          0.000    13.078
cell hold time                                                             0.571    13.649
data required time                                                                  13.649
------------------------------------------------------------------------------------------
data required time                                                                 -13.649
data arrival time                                                                   21.900
------------------------------------------------------------------------------------------
slack (MET)                                                                          8.251


#Path 19
Startpoint: d2_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : nD0_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
d2_dffe_Q.QCK[0] (Q_FRAG)                                       14.061    14.061
d2_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.393    15.454
d1_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                2.683    18.137
d1_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                 0.852    18.989
nD0_dffe_Q.QD[0] (Q_FRAG)                                        3.954    22.943
data arrival time                                                         22.943

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
nD0_dffe_Q.QCK[0] (Q_FRAG)                                      14.109    14.109
clock uncertainty                                                0.000    14.109
cell hold time                                                   0.571    14.680
data required time                                                        14.680
--------------------------------------------------------------------------------
data required time                                                       -14.680
data arrival time                                                         22.943
--------------------------------------------------------------------------------
slack (MET)                                                                8.263


#Path 20
Startpoint: delay_dff_Q_3.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_3.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                        0.000     0.000
delay_dff_Q_3.QCK[0] (Q_FRAG)                                                  13.061    13.061
delay_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                  1.393    14.454
delay_dff_Q_9_D_LUT3_O_1_I0_LUT3_O.t_frag.XB2[0] (T_FRAG)                       2.337    16.791
delay_dff_Q_9_D_LUT3_O_1_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.333    18.124
delay_dff_Q_9_D_LUT3_O_1.t_frag.XA2[0] (T_FRAG)                                 2.342    20.465
delay_dff_Q_9_D_LUT3_O_1.t_frag.XZ[0] (T_FRAG)                                  1.435    21.900
delay_dff_Q_3.QD[0] (Q_FRAG)                                                    0.000    21.900
data arrival time                                                                        21.900

clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                        0.000     0.000
delay_dff_Q_3.QCK[0] (Q_FRAG)                                                  13.061    13.061
clock uncertainty                                                               0.000    13.061
cell hold time                                                                  0.571    13.632
data required time                                                                       13.632
-----------------------------------------------------------------------------------------------
data required time                                                                      -13.632
data arrival time                                                                        21.900
-----------------------------------------------------------------------------------------------
slack (MET)                                                                               8.268


#Path 21
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_10.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                   0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                             12.933    12.933
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                             1.393    14.326
d0_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       2.325    16.651
d0_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.852    17.503
delay_dff_Q_9_D_LUT4_O_6.c_frag.BAB[0] (C_FRAG)                            5.081    22.584
delay_dff_Q_9_D_LUT4_O_6.c_frag.CZ[0] (C_FRAG)                             0.909    23.493
delay_dff_Q_10.QD[0] (Q_FRAG)                                              0.000    23.493
data arrival time                                                                   23.493

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                   0.000     0.000
delay_dff_Q_10.QCK[0] (Q_FRAG)                                            14.653    14.653
clock uncertainty                                                          0.000    14.653
cell hold time                                                             0.571    15.224
data required time                                                                  15.224
------------------------------------------------------------------------------------------
data required time                                                                 -15.224
data arrival time                                                                   23.493
------------------------------------------------------------------------------------------
slack (MET)                                                                          8.269


#Path 22
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_17.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                   0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                             12.933    12.933
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                             1.393    14.326
d0_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       2.325    16.651
d0_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.852    17.503
delay_dff_Q_9_D_LUT4_O_13.c_frag.BAB[0] (C_FRAG)                           4.232    21.735
delay_dff_Q_9_D_LUT4_O_13.c_frag.CZ[0] (C_FRAG)                            0.909    22.644
delay_dff_Q_17.QD[0] (Q_FRAG)                                              0.000    22.644
data arrival time                                                                   22.644

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                   0.000     0.000
delay_dff_Q_17.QCK[0] (Q_FRAG)                                            13.793    13.793
clock uncertainty                                                          0.000    13.793
cell hold time                                                             0.571    14.364
data required time                                                                  14.364
------------------------------------------------------------------------------------------
data required time                                                                 -14.364
data arrival time                                                                   22.644
------------------------------------------------------------------------------------------
slack (MET)                                                                          8.279


#Path 23
Startpoint: d2_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : nD2_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
d2_dffe_Q.QCK[0] (Q_FRAG)                                       14.061    14.061
d2_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.393    15.454
d0_LUT3_I0_1.t_frag.XSL[0] (T_FRAG)                              2.386    17.839
d0_LUT3_I0_1.t_frag.XZ[0] (T_FRAG)                               1.041    18.881
nD2_dffe_Q.QD[0] (Q_FRAG)                                        5.132    24.012
data arrival time                                                         24.012

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
nD2_dffe_Q.QCK[0] (Q_FRAG)                                      14.959    14.959
clock uncertainty                                                0.000    14.959
cell hold time                                                   0.571    15.530
data required time                                                        15.530
--------------------------------------------------------------------------------
data required time                                                       -15.530
data arrival time                                                         24.012
--------------------------------------------------------------------------------
slack (MET)                                                                8.482


#Path 24
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_18.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                   0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                             12.933    12.933
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                             1.393    14.326
d0_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       2.325    16.651
d0_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.852    17.503
delay_dff_Q_9_D_LUT4_O_14.c_frag.TAB[0] (C_FRAG)                           4.378    21.881
delay_dff_Q_9_D_LUT4_O_14.c_frag.CZ[0] (C_FRAG)                            0.987    22.868
delay_dff_Q_18.QD[0] (Q_FRAG)                                              0.000    22.868
data arrival time                                                                   22.868

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                   0.000     0.000
delay_dff_Q_18.QCK[0] (Q_FRAG)                                            13.793    13.793
clock uncertainty                                                          0.000    13.793
cell hold time                                                             0.571    14.364
data required time                                                                  14.364
------------------------------------------------------------------------------------------
data required time                                                                 -14.364
data arrival time                                                                   22.868
------------------------------------------------------------------------------------------
slack (MET)                                                                          8.504


#Path 25
Startpoint: d2_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : nD1_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
d2_dffe_Q.QCK[0] (Q_FRAG)                                       14.061    14.061
d2_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.393    15.454
d0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                2.851    18.305
d0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                 1.041    19.346
nD1_dffe_Q.QD[0] (Q_FRAG)                                        4.671    24.017
data arrival time                                                         24.017

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
nD1_dffe_Q.QCK[0] (Q_FRAG)                                      14.653    14.653
clock uncertainty                                                0.000    14.653
cell hold time                                                   0.571    15.224
data required time                                                        15.224
--------------------------------------------------------------------------------
data required time                                                       -15.224
data arrival time                                                         24.017
--------------------------------------------------------------------------------
slack (MET)                                                                8.793


#Path 26
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_21.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                   0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                             12.933    12.933
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                             1.393    14.326
d0_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       2.325    16.651
d0_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.852    17.503
delay_dff_Q_9_D_LUT4_O_17.c_frag.BAB[0] (C_FRAG)                           3.465    20.968
delay_dff_Q_9_D_LUT4_O_17.c_frag.CZ[0] (C_FRAG)                            0.909    21.877
delay_dff_Q_21.QD[0] (Q_FRAG)                                              0.000    21.877
data arrival time                                                                   21.877

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                   0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                            12.299    12.299
clock uncertainty                                                          0.000    12.299
cell hold time                                                             0.571    12.870
data required time                                                                  12.870
------------------------------------------------------------------------------------------
data required time                                                                 -12.870
data arrival time                                                                   21.877
------------------------------------------------------------------------------------------
slack (MET)                                                                          9.007


#Path 27
Startpoint: d2_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : d0_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
d2_dffe_Q.QCK[0] (Q_FRAG)                                       14.061    14.061
d2_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                       1.393    15.454
d1_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                2.683    18.137
d1_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                 0.852    18.989
d0_dffe_Q.QD[0] (Q_FRAG)                                         4.866    23.855
data arrival time                                                         23.855

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
d0_dffe_Q.QCK[0] (Q_FRAG)                                       14.159    14.159
clock uncertainty                                                0.000    14.159
cell hold time                                                   0.571    14.730
data required time                                                        14.730
--------------------------------------------------------------------------------
data required time                                                       -14.730
data arrival time                                                         23.855
--------------------------------------------------------------------------------
slack (MET)                                                                9.125


#Path 28
Startpoint: delay_dff_Q_8.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_8.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                        0.000     0.000
delay_dff_Q_8.QCK[0] (Q_FRAG)                                                  13.201    13.201
delay_dff_Q_8.QZ[0] (Q_FRAG) [clock-to-output]                                  1.393    14.593
delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.t_frag.XB2[0] (T_FRAG)                       2.673    17.266
delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.378    18.645
delay_dff_Q_9_D_LUT4_O_4.c_frag.BB2[0] (C_FRAG)                                 3.001    21.645
delay_dff_Q_9_D_LUT4_O_4.c_frag.CZ[0] (C_FRAG)                                  1.378    23.024
delay_dff_Q_8.QD[0] (Q_FRAG)                                                    0.000    23.024
data arrival time                                                                        23.024

clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                        0.000     0.000
delay_dff_Q_8.QCK[0] (Q_FRAG)                                                  13.201    13.201
clock uncertainty                                                               0.000    13.201
cell hold time                                                                  0.571    13.772
data required time                                                                       13.772
-----------------------------------------------------------------------------------------------
data required time                                                                      -13.772
data arrival time                                                                        23.024
-----------------------------------------------------------------------------------------------
slack (MET)                                                                               9.252


#Path 29
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_23.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                         0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                  12.218    12.218
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                  1.393    13.610
delay_dff_Q_9_D_LUT4_O_19_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       3.372    16.983
delay_dff_Q_9_D_LUT4_O_19_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.041    18.024
delay_dff_Q_9_D_LUT4_O_19.c_frag.BB2[0] (C_FRAG)                                 2.750    20.774
delay_dff_Q_9_D_LUT4_O_19.c_frag.CZ[0] (C_FRAG)                                  1.378    22.152
delay_dff_Q_23.QD[0] (Q_FRAG)                                                    0.000    22.152
data arrival time                                                                         22.152

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                         0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                  12.218    12.218
clock uncertainty                                                                0.000    12.218
cell hold time                                                                   0.571    12.789
data required time                                                                        12.789
------------------------------------------------------------------------------------------------
data required time                                                                       -12.789
data arrival time                                                                         22.152
------------------------------------------------------------------------------------------------
slack (MET)                                                                                9.363


#Path 30
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_20.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                   0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                             12.933    12.933
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                             1.393    14.326
d0_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       2.325    16.651
d0_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.852    17.503
delay_dff_Q_9_D_LUT4_O_16.c_frag.TAB[0] (C_FRAG)                           4.731    22.234
delay_dff_Q_9_D_LUT4_O_16.c_frag.CZ[0] (C_FRAG)                            0.987    23.221
delay_dff_Q_20.QD[0] (Q_FRAG)                                              0.000    23.221
data arrival time                                                                   23.221

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                   0.000     0.000
delay_dff_Q_20.QCK[0] (Q_FRAG)                                            12.896    12.896
clock uncertainty                                                          0.000    12.896
cell hold time                                                             0.571    13.467
data required time                                                                  13.467
------------------------------------------------------------------------------------------
data required time                                                                 -13.467
data arrival time                                                                   23.221
------------------------------------------------------------------------------------------
slack (MET)                                                                          9.754


#Path 31
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_25.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                   0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                             12.933    12.933
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                             1.393    14.326
d0_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       2.325    16.651
d0_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.852    17.503
delay_dff_Q_9_D_LUT4_O_21.c_frag.BAB[0] (C_FRAG)                           5.365    22.869
delay_dff_Q_9_D_LUT4_O_21.c_frag.CZ[0] (C_FRAG)                            0.909    23.778
delay_dff_Q_25.QD[0] (Q_FRAG)                                              0.000    23.778
data arrival time                                                                   23.778

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                   0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                            12.605    12.605
clock uncertainty                                                          0.000    12.605
cell hold time                                                             0.571    13.176
data required time                                                                  13.176
------------------------------------------------------------------------------------------
data required time                                                                 -13.176
data arrival time                                                                   23.778
------------------------------------------------------------------------------------------
slack (MET)                                                                         10.602


#Path 32
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : d0_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                   0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                             12.933    12.933
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                             1.393    14.326
d0_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       2.325    16.651
d0_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.852    17.503
d0_dffe_Q_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                 3.653    21.156
d0_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.041    22.197
d0_dffe_Q.QEN[0] (Q_FRAG)                                                  2.445    24.642
data arrival time                                                                   24.642

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                   0.000     0.000
d0_dffe_Q.QCK[0] (Q_FRAG)                                                 14.159    14.159
clock uncertainty                                                          0.000    14.159
cell hold time                                                            -0.394    13.765
data required time                                                                  13.765
------------------------------------------------------------------------------------------
data required time                                                                 -13.765
data arrival time                                                                   24.642
------------------------------------------------------------------------------------------
slack (MET)                                                                         10.877


#Path 33
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : d2_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                   0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                             12.933    12.933
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                             1.393    14.326
d0_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       2.325    16.651
d0_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.852    17.503
d0_dffe_Q_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                 3.653    21.156
d0_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.041    22.197
d2_dffe_Q.QEN[0] (Q_FRAG)                                                  3.088    25.285
data arrival time                                                                   25.285

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                   0.000     0.000
d2_dffe_Q.QCK[0] (Q_FRAG)                                                 14.061    14.061
clock uncertainty                                                          0.000    14.061
cell hold time                                                            -0.394    13.667
data required time                                                                  13.667
------------------------------------------------------------------------------------------
data required time                                                                 -13.667
data arrival time                                                                   25.285
------------------------------------------------------------------------------------------
slack (MET)                                                                         11.618


#Path 34
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : nD2_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                   0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                             12.933    12.933
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                             1.393    14.326
d0_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       2.325    16.651
d0_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.852    17.503
d0_dffe_Q_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                 3.653    21.156
d0_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.041    22.197
nD2_dffe_Q.QEN[0] (Q_FRAG)                                                 4.011    26.207
data arrival time                                                                   26.207

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                   0.000     0.000
nD2_dffe_Q.QCK[0] (Q_FRAG)                                                14.959    14.959
clock uncertainty                                                          0.000    14.959
cell hold time                                                            -0.394    14.565
data required time                                                                  14.565
------------------------------------------------------------------------------------------
data required time                                                                 -14.565
data arrival time                                                                   26.207
------------------------------------------------------------------------------------------
slack (MET)                                                                         11.642


#Path 35
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : d1_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                   0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                             12.933    12.933
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                             1.393    14.326
d0_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       2.325    16.651
d0_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.852    17.503
d0_dffe_Q_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                 3.653    21.156
d0_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.041    22.197
d1_dffe_Q.QEN[0] (Q_FRAG)                                                  3.974    26.171
data arrival time                                                                   26.171

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                   0.000     0.000
d1_dffe_Q.QCK[0] (Q_FRAG)                                                 14.906    14.906
clock uncertainty                                                          0.000    14.906
cell hold time                                                            -0.394    14.512
data required time                                                                  14.512
------------------------------------------------------------------------------------------
data required time                                                                 -14.512
data arrival time                                                                   26.171
------------------------------------------------------------------------------------------
slack (MET)                                                                         11.659


#Path 36
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : nD0_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                   0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                             12.933    12.933
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                             1.393    14.326
d0_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       2.325    16.651
d0_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.852    17.503
d0_dffe_Q_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                 3.653    21.156
d0_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.041    22.197
nD0_dffe_Q.QEN[0] (Q_FRAG)                                                 3.664    25.860
data arrival time                                                                   25.860

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                   0.000     0.000
nD0_dffe_Q.QCK[0] (Q_FRAG)                                                14.109    14.109
clock uncertainty                                                          0.000    14.109
cell hold time                                                            -0.394    13.715
data required time                                                                  13.715
------------------------------------------------------------------------------------------
data required time                                                                 -13.715
data arrival time                                                                   25.860
------------------------------------------------------------------------------------------
slack (MET)                                                                         12.145


#Path 37
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : nD1_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                   0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                             12.933    12.933
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                             1.393    14.326
d0_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       2.325    16.651
d0_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.852    17.503
d0_dffe_Q_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                 3.653    21.156
d0_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.041    22.197
nD1_dffe_Q.QEN[0] (Q_FRAG)                                                 4.963    27.160
data arrival time                                                                   27.160

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                   0.000     0.000
nD1_dffe_Q.QCK[0] (Q_FRAG)                                                14.653    14.653
clock uncertainty                                                          0.000    14.653
cell hold time                                                            -0.394    14.259
data required time                                                                  14.259
------------------------------------------------------------------------------------------
data required time                                                                 -14.259
data arrival time                                                                   27.160
------------------------------------------------------------------------------------------
slack (MET)                                                                         12.901


#Path 38
Startpoint: nD0_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:nD0.outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                      0.000     0.000
nD0_dffe_Q.QCK[0] (Q_FRAG)                                                   14.109    14.109
nD0_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                                   1.393    15.502
$iopadmap$helloworldfpga.nD0.O_DAT[0] (BIDIR_CELL)                            8.781    24.283
$iopadmap$helloworldfpga.nD0.O_PAD_$out[0] (BIDIR_CELL)                       9.726    34.009
out:nD0.outpad[0] (.output)                                                   0.000    34.009
data arrival time                                                                      34.009

clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
clock uncertainty                                                             0.000     0.000
output external delay                                                         0.000     0.000
data required time                                                                      0.000
---------------------------------------------------------------------------------------------
data required time                                                                     -0.000
data arrival time                                                                      34.009
---------------------------------------------------------------------------------------------
slack (MET)                                                                            34.009


#Path 39
Startpoint: nD2_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:nD2.outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                      0.000     0.000
nD2_dffe_Q.QCK[0] (Q_FRAG)                                                   14.959    14.959
nD2_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                                   1.393    16.352
$iopadmap$helloworldfpga.nD2.O_DAT[0] (BIDIR_CELL)                            9.109    25.461
$iopadmap$helloworldfpga.nD2.O_PAD_$out[0] (BIDIR_CELL)                       9.726    35.187
out:nD2.outpad[0] (.output)                                                   0.000    35.187
data arrival time                                                                      35.187

clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
clock uncertainty                                                             0.000     0.000
output external delay                                                         0.000     0.000
data required time                                                                      0.000
---------------------------------------------------------------------------------------------
data required time                                                                     -0.000
data arrival time                                                                      35.187
---------------------------------------------------------------------------------------------
slack (MET)                                                                            35.187


#Path 40
Startpoint: nD1_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:nD1.outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                      0.000     0.000
nD1_dffe_Q.QCK[0] (Q_FRAG)                                                   14.653    14.653
nD1_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                                   1.393    16.046
$iopadmap$helloworldfpga.nD1.O_DAT[0] (BIDIR_CELL)                           10.444    26.490
$iopadmap$helloworldfpga.nD1.O_PAD_$out[0] (BIDIR_CELL)                       9.726    36.216
out:nD1.outpad[0] (.output)                                                   0.000    36.216
data arrival time                                                                      36.216

clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
clock uncertainty                                                             0.000     0.000
output external delay                                                         0.000     0.000
data required time                                                                      0.000
---------------------------------------------------------------------------------------------
data required time                                                                     -0.000
data arrival time                                                                      36.216
---------------------------------------------------------------------------------------------
slack (MET)                                                                            36.216


#End of timing report
