Info: Generated by version: 19.2 build 57
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/u59680/ECE554-RayTracing-TeamKEVIN/Hardware/RT_Core_and_Components/IP/Arria_200/ItoF.ip --block-symbol-file --output-directory=/home/u59680/ECE554-RayTracing-TeamKEVIN/Hardware/RT_Core_and_Components/IP/Arria_200/ItoF --family="Arria 10" --part=10AX115N2F40E2LG
Info: ItoF.fp_functions_0: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/dsp/altera_fp_functions/source//cmdPolyEval.sh /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/quartus/dspba/backend/linux64 -target Arria10 -frequency 200 -name none -noChanValid -enable -enableHardFP 1 -printMachineReadable -noFileGenerate -speedgrade 2 FXPToFP 32 0 1 8 23
Info: ItoF.fp_functions_0: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/dsp/altera_fp_functions/source//cmdPolyEval.sh /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/quartus/dspba/backend/linux64 -target Arria10 -frequency 200 -name none -noChanValid -enable -enableHardFP 1 -printMachineReadable -noFileGenerate -speedgrade 2 FXPToFP 32 0 1 8 23
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/u59680/ECE554-RayTracing-TeamKEVIN/Hardware/RT_Core_and_Components/IP/Arria_200/ItoF.ip --synthesis=VERILOG --output-directory=/home/u59680/ECE554-RayTracing-TeamKEVIN/Hardware/RT_Core_and_Components/IP/Arria_200/ItoF --family="Arria 10" --part=10AX115N2F40E2LG
Info: ItoF.fp_functions_0: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/dsp/altera_fp_functions/source//cmdPolyEval.sh /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/quartus/dspba/backend/linux64 -target Arria10 -frequency 200 -name none -noChanValid -enable -enableHardFP 1 -printMachineReadable -noFileGenerate -speedgrade 2 FXPToFP 32 0 1 8 23
Info: ItoF.fp_functions_0: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/dsp/altera_fp_functions/source//cmdPolyEval.sh /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/quartus/dspba/backend/linux64 -target Arria10 -frequency 200 -name none -noChanValid -enable -enableHardFP 1 -printMachineReadable -noFileGenerate -speedgrade 2 FXPToFP 32 0 1 8 23
Info: ItoF: "Transforming system: ItoF"
Info: ItoF: "Naming system components in system: ItoF"
Info: ItoF: "Processing generation queue"
Info: ItoF: "Generating: ItoF"
Info: ItoF: "Generating: ItoF_altera_fp_functions_191_7r3ugca"
Info: fp_functions_0: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/dsp/altera_fp_functions/source//cmdPolyEval.sh /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/quartus/dspba/backend/linux64 -target Arria10 -frequency 200 -name ItoF_altera_fp_functions_191_7r3ugca -noChanValid -enable -enableHardFP 1 -printMachineReadable -lang VHDL -speedgrade 2 FXPToFP 32 0 1 8 23
Info: fp_functions_0: Latency on Arria 10 is 4 cycles
Info: fp_functions_0: DSP Blocks Used: 0
Info: fp_functions_0: LUTs Used: 361
Info: fp_functions_0: Memory Bits Used: 0
Info: fp_functions_0: Memory Blocks Used: 0
Info: ItoF: Done "ItoF" with 2 modules, 4 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
