

================================================================
== Vivado HLS Report for 'poly_uniform'
================================================================
* Date:           Tue Apr  4 22:25:37 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        crypto_sign
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 us | 7.824 ns |   1.25 us  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------+------------------------+---------+---------+----------+-----------+-----+------+---------+
        |                                   |                        |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
        |              Instance             |         Module         |   min   |   max   |    min   |    max    | min |  max |   Type  |
        +-----------------------------------+------------------------+---------+---------+----------+-----------+-----+------+---------+
        |grp_keccak_absorb_fu_275           |keccak_absorb           |        ?|        ?|         ?|          ?|    ?|     ?|   none  |
        |grp_keccak_squeezeblocks_2_fu_288  |keccak_squeezeblocks_2  |      285|     1421| 2.850 ms | 14.210 ms |  285|  1421|   none  |
        |grp_rej_uniform_fu_301             |rej_uniform             |        ?|        ?|         ?|          ?|    ?|     ?|   none  |
        +-----------------------------------+------------------------+---------+---------+----------+-----------+-----+------+---------+

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+-------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1     |       25|       25|         1|          -|          -|     25|    no    |
        |- Loop 2     |       76|       76|        19|          -|          -|      4|    no    |
        | + Loop 2.1  |       16|       16|         2|          -|          -|      8|    no    |
        |- Loop 3     |        ?|        ?|         ?|          -|          -|      ?|    no    |
        | + Loop 3.1  |        0|        4|         2|          -|          -| 0 ~ 2 |    no    |
        +-------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     843|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        4|      -|    7943|   37018|    0|
|Memory           |        5|      -|       0|       0|    0|
|Multiplexer      |        -|      -|       -|     580|    -|
|Register         |        -|      -|     272|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        9|      0|    8215|   38441|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      730|    740|  269200|  134600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        1|      0|       3|      28|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+------------------------+---------+-------+------+-------+-----+
    |              Instance             |         Module         | BRAM_18K| DSP48E|  FF  |  LUT  | URAM|
    +-----------------------------------+------------------------+---------+-------+------+-------+-----+
    |crypto_sign_urem_eOg_U47           |crypto_sign_urem_eOg    |        0|      0|   118|     60|    0|
    |grp_keccak_absorb_fu_275           |keccak_absorb           |        2|      0|  4437|  19335|    0|
    |grp_keccak_squeezeblocks_2_fu_288  |keccak_squeezeblocks_2  |        2|      0|  3214|  17317|    0|
    |grp_rej_uniform_fu_301             |rej_uniform             |        0|      0|   174|    306|    0|
    +-----------------------------------+------------------------+---------+-------+------+-------+-----+
    |Total                              |                        |        4|      0|  7943|  37018|    0|
    +-----------------------------------+------------------------+---------+-------+------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |buf_U      |poly_uniform_buf      |        1|  0|   0|    0|   842|    8|     1|         6736|
    |state_s_U  |poly_uniform_statdEe  |        4|  0|   0|    0|    25|   64|     1|         1600|
    +-----------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                      |        5|  0|   0|    0|   867|   72|     2|         8336|
    +-----------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+-----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+-----+------------+------------+
    |add_ln31_fu_402_p2    |     +    |      0|  0|   15|           5|           5|
    |add_ln380_fu_563_p2   |     +    |      0|  0|   18|          11|          11|
    |add_ln416_fu_362_p2   |     +    |      0|  0|   12|           3|           1|
    |ctr_2_fu_607_p2       |     +    |      0|  0|   39|          32|          32|
    |i_22_fu_341_p2        |     +    |      0|  0|   15|           5|           1|
    |i_23_fu_392_p2        |     +    |      0|  0|   13|           4|           1|
    |i_fu_557_p2           |     +    |      0|  0|   10|           2|           1|
    |sub_ln380_fu_543_p2   |     -    |      0|  0|   18|          11|          11|
    |sub_ln384_fu_595_p2   |     -    |      0|  0|   17|           9|          10|
    |icmp_ln30_fu_386_p2   |   icmp   |      0|  0|   11|           4|           5|
    |icmp_ln362_fu_335_p2  |   icmp   |      0|  0|   11|           5|           4|
    |icmp_ln377_fu_519_p2  |   icmp   |      0|  0|   18|          24|           1|
    |icmp_ln379_fu_552_p2  |   icmp   |      0|  0|    8|           2|           2|
    |icmp_ln416_fu_356_p2  |   icmp   |      0|  0|    9|           3|           4|
    |buflen_fu_582_p2      |    or    |      0|  0|    8|           8|           8|
    |r_fu_438_p2           |    or    |      0|  0|   64|          64|          64|
    |shl_ln31_fu_432_p2    |    shl   |      0|  0|  182|          64|          64|
    |shl_ln450_fu_481_p2   |    shl   |      0|  0|  182|           5|          64|
    |xor_ln417_fu_444_p2   |    xor   |      0|  0|   64|          64|          64|
    |xor_ln450_fu_487_p2   |    xor   |      0|  0|   64|          64|          64|
    |xor_ln451_fu_494_p2   |    xor   |      0|  0|   65|          64|          65|
    +----------------------+----------+-------+---+-----+------------+------------+
    |Total                 |          |      0|  0|  843|         453|         482|
    +----------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+-----+-----------+-----+-----------+
    |                     Name                     | LUT | Input Size| Bits| Total Bits|
    +----------------------------------------------+-----+-----------+-----+-----------+
    |a_coeffs_ce0                                  |    9|          2|    1|          2|
    |a_coeffs_we0                                  |    9|          2|    1|          2|
    |ap_NS_fsm                                     |  153|         34|    1|         34|
    |buf_address0                                  |   27|          5|   10|         50|
    |buf_ce0                                       |   21|          4|    1|          4|
    |buf_ce1                                       |    9|          2|    1|          2|
    |buf_d0                                        |   15|          3|    8|         24|
    |buf_we0                                       |   15|          3|    1|          3|
    |buflen_0_reg_251                              |    9|          2|    8|         16|
    |ctr_0_reg_241                                 |    9|          2|   32|         64|
    |grp_keccak_squeezeblocks_2_fu_288_nblocks     |   15|          3|    4|         12|
    |grp_keccak_squeezeblocks_2_fu_288_out_offset  |   15|          3|    2|          6|
    |grp_rej_uniform_fu_301_a_offset2              |   15|          3|   32|         96|
    |grp_rej_uniform_fu_301_buflen                 |   15|          3|   11|         33|
    |grp_rej_uniform_fu_301_len                    |   15|          3|   10|         30|
    |i_0_i1_i_reg_217                              |    9|          2|    4|          8|
    |i_0_i_i_i_reg_195                             |    9|          2|    5|         10|
    |i_0_reg_263                                   |    9|          2|    2|          4|
    |i_3_i_reg_206                                 |    9|          2|    3|          6|
    |r_0_i2_i_reg_229                              |    9|          2|   64|        128|
    |state_s_address0                              |   44|          9|    5|         45|
    |state_s_address1                              |   15|          3|    5|         15|
    |state_s_ce0                                   |   21|          4|    1|          4|
    |state_s_ce1                                   |   15|          3|    1|          3|
    |state_s_d0                                    |   38|          7|   64|        448|
    |state_s_d1                                    |   15|          3|   64|        192|
    |state_s_we0                                   |   21|          4|    1|          4|
    |state_s_we1                                   |   15|          3|    1|          3|
    +----------------------------------------------+-----+-----------+-----+-----------+
    |Total                                         |  580|        120|  343|       1248|
    +----------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+----+----+-----+-----------+
    |                      Name                      | FF | LUT| Bits| Const Bits|
    +------------------------------------------------+----+----+-----+-----------+
    |add_ln416_reg_649                               |   3|   0|    3|          0|
    |ap_CS_fsm                                       |  33|   0|   33|          0|
    |buflen_0_reg_251                                |   8|   0|    9|          1|
    |ctr_0_reg_241                                   |  32|   0|   32|          0|
    |grp_keccak_absorb_fu_275_ap_start_reg           |   1|   0|    1|          0|
    |grp_keccak_squeezeblocks_2_fu_288_ap_start_reg  |   1|   0|    1|          0|
    |grp_rej_uniform_fu_301_ap_start_reg             |   1|   0|    1|          0|
    |i_0_i1_i_reg_217                                |   4|   0|    4|          0|
    |i_0_i_i_i_reg_195                               |   5|   0|    5|          0|
    |i_0_reg_263                                     |   2|   0|    2|          0|
    |i_23_reg_672                                    |   4|   0|    4|          0|
    |i_3_i_reg_206                                   |   3|   0|    3|          0|
    |i_reg_739                                       |   2|   0|    2|          0|
    |r_0_i2_i_reg_229                                |  64|   0|   64|          0|
    |shl_ln11_reg_654                                |   2|   0|    5|          3|
    |state_pos_write_assi_reg_692                    |  32|   0|   32|          0|
    |state_s_addr_4_reg_697                          |   5|   0|    5|          0|
    |state_s_addr_6_reg_682                          |   3|   0|    5|          2|
    |sub_ln380_reg_731                               |  11|   0|   11|          0|
    |sub_ln384_reg_754                               |  10|   0|   10|          0|
    |t_0_reg_623                                     |   8|   0|    8|          0|
    |t_1_reg_628                                     |   2|   0|    8|          6|
    |trunc_ln375_1_reg_664                           |   2|   0|    2|          0|
    |trunc_ln375_reg_659                             |   2|   0|    2|          0|
    |trunc_ln378_1_reg_725                           |   2|   0|    2|          0|
    |trunc_ln378_reg_720                             |   8|   0|    8|          0|
    |zext_ln377_reg_712                              |   9|   0|   11|          2|
    |zext_ln383_reg_749                              |   5|   0|    9|          4|
    |zext_ln384_reg_759                              |   5|   0|   11|          6|
    |zext_ln416_reg_641                              |   3|   0|   64|         61|
    +------------------------------------------------+----+----+-----+-----------+
    |Total                                           | 272|   0|  357|         85|
    +------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------+-----+-----+------------+------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |   poly_uniform   | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |   poly_uniform   | return value |
|ap_start           |  in |    1| ap_ctrl_hs |   poly_uniform   | return value |
|ap_done            | out |    1| ap_ctrl_hs |   poly_uniform   | return value |
|ap_idle            | out |    1| ap_ctrl_hs |   poly_uniform   | return value |
|ap_ready           | out |    1| ap_ctrl_hs |   poly_uniform   | return value |
|a_coeffs_address0  | out |   12|  ap_memory |     a_coeffs     |     array    |
|a_coeffs_ce0       | out |    1|  ap_memory |     a_coeffs     |     array    |
|a_coeffs_we0       | out |    1|  ap_memory |     a_coeffs     |     array    |
|a_coeffs_d0        | out |   23|  ap_memory |     a_coeffs     |     array    |
|a_coeffs_offset    |  in |    3|   ap_none  |  a_coeffs_offset |    scalar    |
|a_coeffs_offset1   |  in |    3|   ap_none  | a_coeffs_offset1 |    scalar    |
|seed_address0      | out |    8|  ap_memory |       seed       |     array    |
|seed_ce0           | out |    1|  ap_memory |       seed       |     array    |
|seed_q0            |  in |    8|  ap_memory |       seed       |     array    |
|nonce              |  in |   10|   ap_none  |       nonce      |    scalar    |
+-------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 33
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 7 4 
4 --> 5 6 
5 --> 4 
6 --> 3 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 31 
30 --> 29 
31 --> 32 
32 --> 33 
33 --> 16 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.77>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%nonce_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %nonce)"   --->   Operation 34 'read' 'nonce_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%a_coeffs_offset1_rea = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %a_coeffs_offset1)"   --->   Operation 35 'read' 'a_coeffs_offset1_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%a_coeffs_offset_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %a_coeffs_offset)"   --->   Operation 36 'read' 'a_coeffs_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (2.77ns)   --->   "%buf = alloca [842 x i8], align 16" [poly.c:369]   --->   Operation 37 'alloca' 'buf' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_1 : Operation 38 [1/1] (2.77ns)   --->   "%state_s = alloca [25 x i64], align 8" [poly.c:370]   --->   Operation 38 'alloca' 'state_s' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%t_0 = trunc i10 %nonce_read to i8" [symmetric-shake.c:11->poly.c:372]   --->   Operation 39 'trunc' 't_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp = call i2 @_ssdm_op_PartSelect.i2.i10.i32.i32(i10 %nonce_read, i32 8, i32 9)" [symmetric-shake.c:12->poly.c:372]   --->   Operation 40 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%t_1 = zext i2 %tmp to i8" [symmetric-shake.c:12->poly.c:372]   --->   Operation 41 'zext' 't_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.35ns)   --->   "br label %1" [fips202.c:362->fips202.c:573->symmetric-shake.c:14->poly.c:372]   --->   Operation 42 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 2.77>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%i_0_i_i_i = phi i5 [ 0, %0 ], [ %i_22, %2 ]"   --->   Operation 43 'phi' 'i_0_i_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.21ns)   --->   "%icmp_ln362 = icmp eq i5 %i_0_i_i_i, -7" [fips202.c:362->fips202.c:573->symmetric-shake.c:14->poly.c:372]   --->   Operation 44 'icmp' 'icmp_ln362' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25)"   --->   Operation 45 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.54ns)   --->   "%i_22 = add i5 %i_0_i_i_i, 1" [fips202.c:362->fips202.c:573->symmetric-shake.c:14->poly.c:372]   --->   Operation 46 'add' 'i_22' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %icmp_ln362, label %dilithium_shake128_stream_init.exit, label %2" [fips202.c:362->fips202.c:573->symmetric-shake.c:14->poly.c:372]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln363 = zext i5 %i_0_i_i_i to i64" [fips202.c:363->fips202.c:573->symmetric-shake.c:14->poly.c:372]   --->   Operation 48 'zext' 'zext_ln363' <Predicate = (!icmp_ln362)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%state_s_addr = getelementptr [25 x i64]* %state_s, i64 0, i64 %zext_ln363" [fips202.c:363->fips202.c:573->symmetric-shake.c:14->poly.c:372]   --->   Operation 49 'getelementptr' 'state_s_addr' <Predicate = (!icmp_ln362)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (2.77ns)   --->   "store i64 0, i64* %state_s_addr, align 8" [fips202.c:363->fips202.c:573->symmetric-shake.c:14->poly.c:372]   --->   Operation 50 'store' <Predicate = (!icmp_ln362)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "br label %1" [fips202.c:362->fips202.c:573->symmetric-shake.c:14->poly.c:372]   --->   Operation 51 'br' <Predicate = (!icmp_ln362)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 0, i64 0)"   --->   Operation 52 'speclooptripcount' 'empty_40' <Predicate = (icmp_ln362)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.35ns)   --->   "br label %.preheader.i" [fips202.c:416->fips202.c:588->symmetric-shake.c:15->poly.c:372]   --->   Operation 53 'br' <Predicate = (icmp_ln362)> <Delay = 1.35>

State 3 <SV = 2> <Delay = 1.35>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%i_3_i = phi i3 [ %add_ln416, %load64.1.exit14.i ], [ 0, %dilithium_shake128_stream_init.exit ]" [fips202.c:416->fips202.c:588->symmetric-shake.c:15->poly.c:372]   --->   Operation 54 'phi' 'i_3_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln416 = zext i3 %i_3_i to i64" [fips202.c:416->fips202.c:588->symmetric-shake.c:15->poly.c:372]   --->   Operation 55 'zext' 'zext_ln416' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 56 'speclooptripcount' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (1.00ns)   --->   "%icmp_ln416 = icmp eq i3 %i_3_i, -4" [fips202.c:416->fips202.c:588->symmetric-shake.c:15->poly.c:372]   --->   Operation 57 'icmp' 'icmp_ln416' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (1.34ns)   --->   "%add_ln416 = add i3 %i_3_i, 1" [fips202.c:416->fips202.c:588->symmetric-shake.c:15->poly.c:372]   --->   Operation 58 'add' 'add_ln416' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %icmp_ln416, label %keccak_absorb.1.exit, label %3" [fips202.c:416->fips202.c:588->symmetric-shake.c:15->poly.c:372]   --->   Operation 59 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln417 = trunc i3 %i_3_i to i2" [fips202.c:417->fips202.c:588->symmetric-shake.c:15->poly.c:372]   --->   Operation 60 'trunc' 'trunc_ln417' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%shl_ln11 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln417, i3 0)" [fips202.c:417->fips202.c:588->symmetric-shake.c:15->poly.c:372]   --->   Operation 61 'bitconcatenate' 'shl_ln11' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (1.35ns)   --->   "br label %4" [fips202.c:30->fips202.c:417->fips202.c:588->symmetric-shake.c:15->poly.c:372]   --->   Operation 62 'br' <Predicate = (!icmp_ln416)> <Delay = 1.35>
ST_3 : Operation 63 [2/2] (0.00ns)   --->   "%state_pos_write_assi = call fastcc i32 @keccak_absorb([25 x i64]* %state_s, i9 168, i7 32, i8 %t_0, i8 %t_1)" [fips202.c:588->symmetric-shake.c:16->poly.c:372]   --->   Operation 63 'call' 'state_pos_write_assi' <Predicate = (icmp_ln416)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln375 = trunc i3 %a_coeffs_offset_read to i2" [poly.c:375]   --->   Operation 64 'trunc' 'trunc_ln375' <Predicate = (icmp_ln416)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln375_1 = trunc i3 %a_coeffs_offset1_rea to i2" [poly.c:375]   --->   Operation 65 'trunc' 'trunc_ln375_1' <Predicate = (icmp_ln416)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.32>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%i_0_i1_i = phi i4 [ 0, %3 ], [ %i_23, %5 ]"   --->   Operation 66 'phi' 'i_0_i1_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%r_0_i2_i = phi i64 [ 0, %3 ], [ %r, %5 ]"   --->   Operation 67 'phi' 'r_0_i2_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (1.21ns)   --->   "%icmp_ln30 = icmp eq i4 %i_0_i1_i, -8" [fips202.c:30->fips202.c:417->fips202.c:588->symmetric-shake.c:15->poly.c:372]   --->   Operation 68 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 69 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (1.49ns)   --->   "%i_23 = add i4 %i_0_i1_i, 1" [fips202.c:30->fips202.c:417->fips202.c:588->symmetric-shake.c:15->poly.c:372]   --->   Operation 70 'add' 'i_23' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "br i1 %icmp_ln30, label %load64.1.exit14.i, label %5" [fips202.c:30->fips202.c:417->fips202.c:588->symmetric-shake.c:15->poly.c:372]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i4 %i_0_i1_i to i5" [fips202.c:31->fips202.c:417->fips202.c:588->symmetric-shake.c:15->poly.c:372]   --->   Operation 72 'zext' 'zext_ln31' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (1.54ns)   --->   "%add_ln31 = add i5 %shl_ln11, %zext_ln31" [fips202.c:31->fips202.c:417->fips202.c:588->symmetric-shake.c:15->poly.c:372]   --->   Operation 73 'add' 'add_ln31' <Predicate = (!icmp_ln30)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln31_3 = zext i5 %add_ln31 to i64" [fips202.c:31->fips202.c:417->fips202.c:588->symmetric-shake.c:15->poly.c:372]   --->   Operation 74 'zext' 'zext_ln31_3' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%seed_addr = getelementptr [208 x i8]* %seed, i64 0, i64 %zext_ln31_3" [fips202.c:31->fips202.c:417->fips202.c:588->symmetric-shake.c:15->poly.c:372]   --->   Operation 75 'getelementptr' 'seed_addr' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 76 [2/2] (2.77ns)   --->   "%seed_load = load i8* %seed_addr, align 1" [fips202.c:31->fips202.c:417->fips202.c:588->symmetric-shake.c:15->poly.c:372]   --->   Operation 76 'load' 'seed_load' <Predicate = (!icmp_ln30)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%state_s_addr_6 = getelementptr [25 x i64]* %state_s, i64 0, i64 %zext_ln416" [fips202.c:417->fips202.c:588->symmetric-shake.c:15->poly.c:372]   --->   Operation 77 'getelementptr' 'state_s_addr_6' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 78 [2/2] (2.77ns)   --->   "%state_s_load_4 = load i64* %state_s_addr_6, align 8" [fips202.c:417->fips202.c:588->symmetric-shake.c:15->poly.c:372]   --->   Operation 78 'load' 'state_s_load_4' <Predicate = (icmp_ln30)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 5 <SV = 4> <Delay = 5.19>
ST_5 : Operation 79 [1/2] (2.77ns)   --->   "%seed_load = load i8* %seed_addr, align 1" [fips202.c:31->fips202.c:417->fips202.c:588->symmetric-shake.c:15->poly.c:372]   --->   Operation 79 'load' 'seed_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_5 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%zext_ln31_4 = zext i8 %seed_load to i64" [fips202.c:31->fips202.c:417->fips202.c:588->symmetric-shake.c:15->poly.c:372]   --->   Operation 80 'zext' 'zext_ln31_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%trunc_ln31 = trunc i4 %i_0_i1_i to i3" [fips202.c:31->fips202.c:417->fips202.c:588->symmetric-shake.c:15->poly.c:372]   --->   Operation 81 'trunc' 'trunc_ln31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%shl_ln12 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln31, i3 0)" [fips202.c:31->fips202.c:417->fips202.c:588->symmetric-shake.c:15->poly.c:372]   --->   Operation 82 'bitconcatenate' 'shl_ln12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%zext_ln31_5 = zext i6 %shl_ln12 to i64" [fips202.c:31->fips202.c:417->fips202.c:588->symmetric-shake.c:15->poly.c:372]   --->   Operation 83 'zext' 'zext_ln31_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%shl_ln31 = shl i64 %zext_ln31_4, %zext_ln31_5" [fips202.c:31->fips202.c:417->fips202.c:588->symmetric-shake.c:15->poly.c:372]   --->   Operation 84 'shl' 'shl_ln31' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (2.42ns) (out node of the LUT)   --->   "%r = or i64 %shl_ln31, %r_0_i2_i" [fips202.c:31->fips202.c:417->fips202.c:588->symmetric-shake.c:15->poly.c:372]   --->   Operation 85 'or' 'r' <Predicate = true> <Delay = 2.42> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "br label %4" [fips202.c:30->fips202.c:417->fips202.c:588->symmetric-shake.c:15->poly.c:372]   --->   Operation 86 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 4> <Delay = 6.35>
ST_6 : Operation 87 [1/2] (2.77ns)   --->   "%state_s_load_4 = load i64* %state_s_addr_6, align 8" [fips202.c:417->fips202.c:588->symmetric-shake.c:15->poly.c:372]   --->   Operation 87 'load' 'state_s_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_6 : Operation 88 [1/1] (0.80ns)   --->   "%xor_ln417 = xor i64 %state_s_load_4, %r_0_i2_i" [fips202.c:417->fips202.c:588->symmetric-shake.c:15->poly.c:372]   --->   Operation 88 'xor' 'xor_ln417' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (2.77ns)   --->   "store i64 %xor_ln417, i64* %state_s_addr_6, align 8" [fips202.c:417->fips202.c:588->symmetric-shake.c:15->poly.c:372]   --->   Operation 89 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "br label %.preheader.i" [fips202.c:416->fips202.c:588->symmetric-shake.c:15->poly.c:372]   --->   Operation 90 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 3> <Delay = 3.53>
ST_7 : Operation 91 [1/2] (3.53ns)   --->   "%state_pos_write_assi = call fastcc i32 @keccak_absorb([25 x i64]* %state_s, i9 168, i7 32, i8 %t_0, i8 %t_1)" [fips202.c:588->symmetric-shake.c:16->poly.c:372]   --->   Operation 91 'call' 'state_pos_write_assi' <Predicate = true> <Delay = 3.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%i_s = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %state_pos_write_assi, i32 3, i32 31)" [fips202.c:448->fips202.c:600->symmetric-shake.c:17->poly.c:372]   --->   Operation 92 'partselect' 'i_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln450_2 = zext i29 %i_s to i64" [fips202.c:450->fips202.c:600->symmetric-shake.c:17->poly.c:372]   --->   Operation 93 'zext' 'zext_ln450_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%state_s_addr_4 = getelementptr [25 x i64]* %state_s, i64 0, i64 %zext_ln450_2" [fips202.c:450->fips202.c:600->symmetric-shake.c:17->poly.c:372]   --->   Operation 94 'getelementptr' 'state_s_addr_4' <Predicate = true> <Delay = 0.00>

State 8 <SV = 4> <Delay = 2.77>
ST_8 : Operation 95 [2/2] (2.77ns)   --->   "%state_s_load = load i64* %state_s_addr_4, align 8" [fips202.c:450->fips202.c:600->symmetric-shake.c:17->poly.c:372]   --->   Operation 95 'load' 'state_s_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 9 <SV = 5> <Delay = 7.82>
ST_9 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node xor_ln450)   --->   "%trunc_ln450 = trunc i32 %state_pos_write_assi to i3" [fips202.c:450->fips202.c:600->symmetric-shake.c:17->poly.c:372]   --->   Operation 96 'trunc' 'trunc_ln450' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node xor_ln450)   --->   "%shl_ln = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln450, i3 0)" [fips202.c:450->fips202.c:600->symmetric-shake.c:17->poly.c:372]   --->   Operation 97 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node xor_ln450)   --->   "%zext_ln450 = zext i6 %shl_ln to i64" [fips202.c:450->fips202.c:600->symmetric-shake.c:17->poly.c:372]   --->   Operation 98 'zext' 'zext_ln450' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node xor_ln450)   --->   "%shl_ln450 = shl i64 31, %zext_ln450" [fips202.c:450->fips202.c:600->symmetric-shake.c:17->poly.c:372]   --->   Operation 99 'shl' 'shl_ln450' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 100 [1/2] (2.77ns)   --->   "%state_s_load = load i64* %state_s_addr_4, align 8" [fips202.c:450->fips202.c:600->symmetric-shake.c:17->poly.c:372]   --->   Operation 100 'load' 'state_s_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_9 : Operation 101 [1/1] (2.28ns) (out node of the LUT)   --->   "%xor_ln450 = xor i64 %state_s_load, %shl_ln450" [fips202.c:450->fips202.c:600->symmetric-shake.c:17->poly.c:372]   --->   Operation 101 'xor' 'xor_ln450' <Predicate = true> <Delay = 2.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 102 [1/1] (2.77ns)   --->   "store i64 %xor_ln450, i64* %state_s_addr_4, align 8" [fips202.c:450->fips202.c:600->symmetric-shake.c:17->poly.c:372]   --->   Operation 102 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 10 <SV = 6> <Delay = 2.77>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "%state_s_addr_5 = getelementptr [25 x i64]* %state_s, i64 0, i64 20" [fips202.c:451->fips202.c:600->symmetric-shake.c:17->poly.c:372]   --->   Operation 103 'getelementptr' 'state_s_addr_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 104 [2/2] (2.77ns)   --->   "%state_s_load_3 = load i64* %state_s_addr_5, align 8" [fips202.c:451->fips202.c:600->symmetric-shake.c:17->poly.c:372]   --->   Operation 104 'load' 'state_s_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 11 <SV = 7> <Delay = 6.35>
ST_11 : Operation 105 [1/2] (2.77ns)   --->   "%state_s_load_3 = load i64* %state_s_addr_5, align 8" [fips202.c:451->fips202.c:600->symmetric-shake.c:17->poly.c:372]   --->   Operation 105 'load' 'state_s_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_11 : Operation 106 [1/1] (0.80ns)   --->   "%xor_ln451 = xor i64 %state_s_load_3, -9223372036854775808" [fips202.c:451->fips202.c:600->symmetric-shake.c:17->poly.c:372]   --->   Operation 106 'xor' 'xor_ln451' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 107 [1/1] (2.77ns)   --->   "store i64 %xor_ln451, i64* %state_s_addr_5, align 8" [fips202.c:451->fips202.c:600->symmetric-shake.c:17->poly.c:372]   --->   Operation 107 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 12 <SV = 8> <Delay = 2.70>
ST_12 : Operation 108 [2/2] (2.70ns)   --->   "call fastcc void @keccak_squeezeblocks.2([842 x i8]* %buf, i2 0, i4 5, [25 x i64]* %state_s)" [fips202.c:619->poly.c:373]   --->   Operation 108 'call' <Predicate = true> <Delay = 2.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 9> <Delay = 0.00>
ST_13 : Operation 109 [1/2] (0.00ns)   --->   "call fastcc void @keccak_squeezeblocks.2([842 x i8]* %buf, i2 0, i4 5, [25 x i64]* %state_s)" [fips202.c:619->poly.c:373]   --->   Operation 109 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 10> <Delay = 1.35>
ST_14 : Operation 110 [2/2] (1.35ns)   --->   "%ctr = call fastcc i32 @rej_uniform([4096 x i23]* %a_coeffs, i2 %trunc_ln375, i2 %trunc_ln375_1, i32 0, i10 256, [842 x i8]* %buf, i11 840)" [poly.c:375]   --->   Operation 110 'call' 'ctr' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 11> <Delay = 1.35>
ST_15 : Operation 111 [1/2] (0.00ns)   --->   "%ctr = call fastcc i32 @rej_uniform([4096 x i23]* %a_coeffs, i2 %trunc_ln375, i2 %trunc_ln375_1, i32 0, i10 256, [842 x i8]* %buf, i11 840)" [poly.c:375]   --->   Operation 111 'call' 'ctr' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 112 [1/1] (1.35ns)   --->   "br label %6" [poly.c:377]   --->   Operation 112 'br' <Predicate = true> <Delay = 1.35>

State 16 <SV = 12> <Delay = 2.79>
ST_16 : Operation 113 [1/1] (0.00ns)   --->   "%ctr_0 = phi i32 [ %ctr, %keccak_absorb.1.exit ], [ %ctr_2, %10 ]"   --->   Operation 113 'phi' 'ctr_0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 114 [1/1] (0.00ns)   --->   "%buflen_0 = phi i9 [ -184, %keccak_absorb.1.exit ], [ %zext_ln383, %10 ]" [poly.c:383]   --->   Operation 114 'phi' 'buflen_0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln377 = sext i9 %buflen_0 to i10" [poly.c:377]   --->   Operation 115 'sext' 'sext_ln377' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln377 = zext i10 %sext_ln377 to i11" [poly.c:377]   --->   Operation 116 'zext' 'zext_ln377' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_5 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %ctr_0, i32 8, i32 31)" [poly.c:377]   --->   Operation 117 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 118 [1/1] (2.04ns)   --->   "%icmp_ln377 = icmp eq i24 %tmp_5, 0" [poly.c:377]   --->   Operation 118 'icmp' 'icmp_ln377' <Predicate = true> <Delay = 2.04> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 119 [1/1] (0.00ns)   --->   "br i1 %icmp_ln377, label %7, label %11" [poly.c:377]   --->   Operation 119 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 120 [13/13] (2.79ns)   --->   "%off = urem i9 %buflen_0, 3" [poly.c:378]   --->   Operation 120 'urem' 'off' <Predicate = (icmp_ln377)> <Delay = 2.79> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 2.79> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 121 [1/1] (0.00ns)   --->   "ret void" [poly.c:386]   --->   Operation 121 'ret' <Predicate = (!icmp_ln377)> <Delay = 0.00>

State 17 <SV = 13> <Delay = 2.79>
ST_17 : Operation 122 [12/13] (2.79ns)   --->   "%off = urem i9 %buflen_0, 3" [poly.c:378]   --->   Operation 122 'urem' 'off' <Predicate = true> <Delay = 2.79> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 2.79> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 14> <Delay = 2.79>
ST_18 : Operation 123 [11/13] (2.79ns)   --->   "%off = urem i9 %buflen_0, 3" [poly.c:378]   --->   Operation 123 'urem' 'off' <Predicate = true> <Delay = 2.79> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 2.79> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 15> <Delay = 2.79>
ST_19 : Operation 124 [10/13] (2.79ns)   --->   "%off = urem i9 %buflen_0, 3" [poly.c:378]   --->   Operation 124 'urem' 'off' <Predicate = true> <Delay = 2.79> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 2.79> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 16> <Delay = 2.79>
ST_20 : Operation 125 [9/13] (2.79ns)   --->   "%off = urem i9 %buflen_0, 3" [poly.c:378]   --->   Operation 125 'urem' 'off' <Predicate = true> <Delay = 2.79> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 2.79> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 17> <Delay = 2.79>
ST_21 : Operation 126 [8/13] (2.79ns)   --->   "%off = urem i9 %buflen_0, 3" [poly.c:378]   --->   Operation 126 'urem' 'off' <Predicate = true> <Delay = 2.79> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 2.79> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 18> <Delay = 2.79>
ST_22 : Operation 127 [7/13] (2.79ns)   --->   "%off = urem i9 %buflen_0, 3" [poly.c:378]   --->   Operation 127 'urem' 'off' <Predicate = true> <Delay = 2.79> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 2.79> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 19> <Delay = 2.79>
ST_23 : Operation 128 [6/13] (2.79ns)   --->   "%off = urem i9 %buflen_0, 3" [poly.c:378]   --->   Operation 128 'urem' 'off' <Predicate = true> <Delay = 2.79> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 2.79> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 20> <Delay = 2.79>
ST_24 : Operation 129 [5/13] (2.79ns)   --->   "%off = urem i9 %buflen_0, 3" [poly.c:378]   --->   Operation 129 'urem' 'off' <Predicate = true> <Delay = 2.79> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 2.79> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 21> <Delay = 2.79>
ST_25 : Operation 130 [4/13] (2.79ns)   --->   "%off = urem i9 %buflen_0, 3" [poly.c:378]   --->   Operation 130 'urem' 'off' <Predicate = true> <Delay = 2.79> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 2.79> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 22> <Delay = 2.79>
ST_26 : Operation 131 [3/13] (2.79ns)   --->   "%off = urem i9 %buflen_0, 3" [poly.c:378]   --->   Operation 131 'urem' 'off' <Predicate = true> <Delay = 2.79> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 2.79> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 23> <Delay = 2.79>
ST_27 : Operation 132 [2/13] (2.79ns)   --->   "%off = urem i9 %buflen_0, 3" [poly.c:378]   --->   Operation 132 'urem' 'off' <Predicate = true> <Delay = 2.79> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 2.79> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 24> <Delay = 4.54>
ST_28 : Operation 133 [1/13] (2.79ns)   --->   "%off = urem i9 %buflen_0, 3" [poly.c:378]   --->   Operation 133 'urem' 'off' <Predicate = true> <Delay = 2.79> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 12> <II = 9> <Delay = 2.79> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 134 [1/1] (0.00ns)   --->   "%trunc_ln378 = trunc i9 %off to i8" [poly.c:378]   --->   Operation 134 'trunc' 'trunc_ln378' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln378_1 = trunc i9 %off to i2" [poly.c:378]   --->   Operation 135 'trunc' 'trunc_ln378_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln378 = zext i9 %off to i11" [poly.c:378]   --->   Operation 136 'zext' 'zext_ln378' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 137 [1/1] (1.74ns)   --->   "%sub_ln380 = sub i11 %zext_ln377, %zext_ln378" [poly.c:380]   --->   Operation 137 'sub' 'sub_ln380' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 138 [1/1] (1.35ns)   --->   "br label %8" [poly.c:379]   --->   Operation 138 'br' <Predicate = true> <Delay = 1.35>

State 29 <SV = 25> <Delay = 4.53>
ST_29 : Operation 139 [1/1] (0.00ns)   --->   "%i_0 = phi i2 [ 0, %7 ], [ %i, %9 ]"   --->   Operation 139 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln379 = zext i2 %i_0 to i11" [poly.c:379]   --->   Operation 140 'zext' 'zext_ln379' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 141 [1/1] (0.79ns)   --->   "%icmp_ln379 = icmp eq i2 %i_0, %trunc_ln378_1" [poly.c:379]   --->   Operation 141 'icmp' 'icmp_ln379' <Predicate = true> <Delay = 0.79> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 142 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 2, i64 0)"   --->   Operation 142 'speclooptripcount' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 143 [1/1] (1.20ns)   --->   "%i = add i2 %i_0, 1" [poly.c:379]   --->   Operation 143 'add' 'i' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 144 [1/1] (0.00ns)   --->   "br i1 %icmp_ln379, label %10, label %9" [poly.c:379]   --->   Operation 144 'br' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 145 [1/1] (1.76ns)   --->   "%add_ln380 = add i11 %sub_ln380, %zext_ln379" [poly.c:380]   --->   Operation 145 'add' 'add_ln380' <Predicate = (!icmp_ln379)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln380 = sext i11 %add_ln380 to i32" [poly.c:380]   --->   Operation 146 'sext' 'sext_ln380' <Predicate = (!icmp_ln379)> <Delay = 0.00>
ST_29 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln380 = zext i32 %sext_ln380 to i64" [poly.c:380]   --->   Operation 147 'zext' 'zext_ln380' <Predicate = (!icmp_ln379)> <Delay = 0.00>
ST_29 : Operation 148 [1/1] (0.00ns)   --->   "%buf_addr = getelementptr inbounds [842 x i8]* %buf, i64 0, i64 %zext_ln380" [poly.c:380]   --->   Operation 148 'getelementptr' 'buf_addr' <Predicate = (!icmp_ln379)> <Delay = 0.00>
ST_29 : Operation 149 [2/2] (2.77ns)   --->   "%buf_load = load i8* %buf_addr, align 1" [poly.c:380]   --->   Operation 149 'load' 'buf_load' <Predicate = (!icmp_ln379)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_29 : Operation 150 [2/2] (2.70ns)   --->   "call fastcc void @keccak_squeezeblocks.2([842 x i8]* %buf, i2 %trunc_ln378_1, i4 1, [25 x i64]* %state_s)" [fips202.c:619->poly.c:382]   --->   Operation 150 'call' <Predicate = (icmp_ln379)> <Delay = 2.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 26> <Delay = 5.54>
ST_30 : Operation 151 [1/2] (2.77ns)   --->   "%buf_load = load i8* %buf_addr, align 1" [poly.c:380]   --->   Operation 151 'load' 'buf_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_30 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln380_1 = zext i2 %i_0 to i64" [poly.c:380]   --->   Operation 152 'zext' 'zext_ln380_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 153 [1/1] (0.00ns)   --->   "%buf_addr_11 = getelementptr inbounds [842 x i8]* %buf, i64 0, i64 %zext_ln380_1" [poly.c:380]   --->   Operation 153 'getelementptr' 'buf_addr_11' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 154 [1/1] (2.77ns)   --->   "store i8 %buf_load, i8* %buf_addr_11, align 1" [poly.c:380]   --->   Operation 154 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_30 : Operation 155 [1/1] (0.00ns)   --->   "br label %8" [poly.c:379]   --->   Operation 155 'br' <Predicate = true> <Delay = 0.00>

State 31 <SV = 26> <Delay = 0.00>
ST_31 : Operation 156 [1/2] (0.00ns)   --->   "call fastcc void @keccak_squeezeblocks.2([842 x i8]* %buf, i2 %trunc_ln378_1, i4 1, [25 x i64]* %state_s)" [fips202.c:619->poly.c:382]   --->   Operation 156 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 27> <Delay = 3.09>
ST_32 : Operation 157 [1/1] (0.00ns)   --->   "%buflen = or i8 %trunc_ln378, -88" [poly.c:383]   --->   Operation 157 'or' 'buflen' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln383 = zext i8 %buflen to i9" [poly.c:383]   --->   Operation 158 'zext' 'zext_ln383' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln384 = trunc i32 %ctr_0 to i10" [poly.c:384]   --->   Operation 159 'trunc' 'trunc_ln384' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 160 [1/1] (1.74ns)   --->   "%sub_ln384 = sub i10 256, %trunc_ln384" [poly.c:384]   --->   Operation 160 'sub' 'sub_ln384' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln384 = zext i8 %buflen to i11" [poly.c:384]   --->   Operation 161 'zext' 'zext_ln384' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 162 [2/2] (1.35ns)   --->   "%tmp1 = call fastcc i32 @rej_uniform([4096 x i23]* %a_coeffs, i2 %trunc_ln375, i2 %trunc_ln375_1, i32 %ctr_0, i10 %sub_ln384, [842 x i8]* %buf, i11 %zext_ln384)" [poly.c:384]   --->   Operation 162 'call' 'tmp1' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 28> <Delay = 2.18>
ST_33 : Operation 163 [1/2] (0.00ns)   --->   "%tmp1 = call fastcc i32 @rej_uniform([4096 x i23]* %a_coeffs, i2 %trunc_ln375, i2 %trunc_ln375_1, i32 %ctr_0, i10 %sub_ln384, [842 x i8]* %buf, i11 %zext_ln384)" [poly.c:384]   --->   Operation 163 'call' 'tmp1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 164 [1/1] (2.18ns)   --->   "%ctr_2 = add i32 %tmp1, %ctr_0" [poly.c:384]   --->   Operation 164 'add' 'ctr_2' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 165 [1/1] (0.00ns)   --->   "br label %6" [poly.c:385]   --->   Operation 165 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a_coeffs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ a_coeffs_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_coeffs_offset1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ seed]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ nonce]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ KeccakF_RoundConstan]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
nonce_read           (read             ) [ 0000000000000000000000000000000000]
a_coeffs_offset1_rea (read             ) [ 0011111000000000000000000000000000]
a_coeffs_offset_read (read             ) [ 0011111000000000000000000000000000]
buf                  (alloca           ) [ 0011111111111111111111111111111111]
state_s              (alloca           ) [ 0011111111111111111111111111111111]
t_0                  (trunc            ) [ 0011111100000000000000000000000000]
tmp                  (partselect       ) [ 0000000000000000000000000000000000]
t_1                  (zext             ) [ 0011111100000000000000000000000000]
br_ln362             (br               ) [ 0110000000000000000000000000000000]
i_0_i_i_i            (phi              ) [ 0010000000000000000000000000000000]
icmp_ln362           (icmp             ) [ 0010000000000000000000000000000000]
empty                (speclooptripcount) [ 0000000000000000000000000000000000]
i_22                 (add              ) [ 0110000000000000000000000000000000]
br_ln362             (br               ) [ 0000000000000000000000000000000000]
zext_ln363           (zext             ) [ 0000000000000000000000000000000000]
state_s_addr         (getelementptr    ) [ 0000000000000000000000000000000000]
store_ln363          (store            ) [ 0000000000000000000000000000000000]
br_ln362             (br               ) [ 0110000000000000000000000000000000]
empty_40             (speclooptripcount) [ 0000000000000000000000000000000000]
br_ln416             (br               ) [ 0011111000000000000000000000000000]
i_3_i                (phi              ) [ 0001000000000000000000000000000000]
zext_ln416           (zext             ) [ 0000110000000000000000000000000000]
empty_41             (speclooptripcount) [ 0000000000000000000000000000000000]
icmp_ln416           (icmp             ) [ 0001111000000000000000000000000000]
add_ln416            (add              ) [ 0011111000000000000000000000000000]
br_ln416             (br               ) [ 0000000000000000000000000000000000]
trunc_ln417          (trunc            ) [ 0000000000000000000000000000000000]
shl_ln11             (bitconcatenate   ) [ 0000110000000000000000000000000000]
br_ln30              (br               ) [ 0001111000000000000000000000000000]
trunc_ln375          (trunc            ) [ 0000000111111111111111111111111111]
trunc_ln375_1        (trunc            ) [ 0000000111111111111111111111111111]
i_0_i1_i             (phi              ) [ 0000110000000000000000000000000000]
r_0_i2_i             (phi              ) [ 0000111000000000000000000000000000]
icmp_ln30            (icmp             ) [ 0001111000000000000000000000000000]
empty_42             (speclooptripcount) [ 0000000000000000000000000000000000]
i_23                 (add              ) [ 0001111000000000000000000000000000]
br_ln30              (br               ) [ 0000000000000000000000000000000000]
zext_ln31            (zext             ) [ 0000000000000000000000000000000000]
add_ln31             (add              ) [ 0000000000000000000000000000000000]
zext_ln31_3          (zext             ) [ 0000000000000000000000000000000000]
seed_addr            (getelementptr    ) [ 0000010000000000000000000000000000]
state_s_addr_6       (getelementptr    ) [ 0000001000000000000000000000000000]
seed_load            (load             ) [ 0000000000000000000000000000000000]
zext_ln31_4          (zext             ) [ 0000000000000000000000000000000000]
trunc_ln31           (trunc            ) [ 0000000000000000000000000000000000]
shl_ln12             (bitconcatenate   ) [ 0000000000000000000000000000000000]
zext_ln31_5          (zext             ) [ 0000000000000000000000000000000000]
shl_ln31             (shl              ) [ 0000000000000000000000000000000000]
r                    (or               ) [ 0001111000000000000000000000000000]
br_ln30              (br               ) [ 0001111000000000000000000000000000]
state_s_load_4       (load             ) [ 0000000000000000000000000000000000]
xor_ln417            (xor              ) [ 0000000000000000000000000000000000]
store_ln417          (store            ) [ 0000000000000000000000000000000000]
br_ln416             (br               ) [ 0011111000000000000000000000000000]
state_pos_write_assi (call             ) [ 0000000011000000000000000000000000]
i_s                  (partselect       ) [ 0000000000000000000000000000000000]
zext_ln450_2         (zext             ) [ 0000000000000000000000000000000000]
state_s_addr_4       (getelementptr    ) [ 0000000011000000000000000000000000]
trunc_ln450          (trunc            ) [ 0000000000000000000000000000000000]
shl_ln               (bitconcatenate   ) [ 0000000000000000000000000000000000]
zext_ln450           (zext             ) [ 0000000000000000000000000000000000]
shl_ln450            (shl              ) [ 0000000000000000000000000000000000]
state_s_load         (load             ) [ 0000000000000000000000000000000000]
xor_ln450            (xor              ) [ 0000000000000000000000000000000000]
store_ln450          (store            ) [ 0000000000000000000000000000000000]
state_s_addr_5       (getelementptr    ) [ 0000000000010000000000000000000000]
state_s_load_3       (load             ) [ 0000000000000000000000000000000000]
xor_ln451            (xor              ) [ 0000000000000000000000000000000000]
store_ln451          (store            ) [ 0000000000000000000000000000000000]
call_ln619           (call             ) [ 0000000000000000000000000000000000]
ctr                  (call             ) [ 0000000000000001111111111111111111]
br_ln377             (br               ) [ 0000000000000001111111111111111111]
ctr_0                (phi              ) [ 0000000000000000111111111111111111]
buflen_0             (phi              ) [ 0000000000000000111111111111100000]
sext_ln377           (sext             ) [ 0000000000000000000000000000000000]
zext_ln377           (zext             ) [ 0000000000000000011111111111100000]
tmp_5                (partselect       ) [ 0000000000000000000000000000000000]
icmp_ln377           (icmp             ) [ 0000000000000000111111111111111111]
br_ln377             (br               ) [ 0000000000000000000000000000000000]
ret_ln386            (ret              ) [ 0000000000000000000000000000000000]
off                  (urem             ) [ 0000000000000000000000000000000000]
trunc_ln378          (trunc            ) [ 0000000000000000000000000000011110]
trunc_ln378_1        (trunc            ) [ 0000000000000000000000000000011100]
zext_ln378           (zext             ) [ 0000000000000000000000000000000000]
sub_ln380            (sub              ) [ 0000000000000000000000000000011000]
br_ln379             (br               ) [ 0000000000000000111111111111111111]
i_0                  (phi              ) [ 0000000000000000000000000000011000]
zext_ln379           (zext             ) [ 0000000000000000000000000000000000]
icmp_ln379           (icmp             ) [ 0000000000000000111111111111111111]
empty_43             (speclooptripcount) [ 0000000000000000000000000000000000]
i                    (add              ) [ 0000000000000000111111111111111111]
br_ln379             (br               ) [ 0000000000000000000000000000000000]
add_ln380            (add              ) [ 0000000000000000000000000000000000]
sext_ln380           (sext             ) [ 0000000000000000000000000000000000]
zext_ln380           (zext             ) [ 0000000000000000000000000000000000]
buf_addr             (getelementptr    ) [ 0000000000000000000000000000001000]
buf_load             (load             ) [ 0000000000000000000000000000000000]
zext_ln380_1         (zext             ) [ 0000000000000000000000000000000000]
buf_addr_11          (getelementptr    ) [ 0000000000000000000000000000000000]
store_ln380          (store            ) [ 0000000000000000000000000000000000]
br_ln379             (br               ) [ 0000000000000000111111111111111111]
call_ln619           (call             ) [ 0000000000000000000000000000000000]
buflen               (or               ) [ 0000000000000000000000000000000000]
zext_ln383           (zext             ) [ 0000000000000001100000000000000001]
trunc_ln384          (trunc            ) [ 0000000000000000000000000000000000]
sub_ln384            (sub              ) [ 0000000000000000000000000000000001]
zext_ln384           (zext             ) [ 0000000000000000000000000000000001]
tmp1                 (call             ) [ 0000000000000000000000000000000000]
ctr_2                (add              ) [ 0000000000000001111111111111111111]
br_ln385             (br               ) [ 0000000000000001111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a_coeffs">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_coeffs"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a_coeffs_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_coeffs_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="a_coeffs_offset1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_coeffs_offset1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="seed">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="seed"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="nonce">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nonce"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="KeccakF_RoundConstan">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="KeccakF_RoundConstan"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="keccak_absorb"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="keccak_squeezeblocks.2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rej_uniform"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="buf_alloca_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="state_s_alloca_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="state_s/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="nonce_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="10" slack="0"/>
<pin id="112" dir="0" index="1" bw="10" slack="0"/>
<pin id="113" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nonce_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="a_coeffs_offset1_rea_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="3" slack="0"/>
<pin id="118" dir="0" index="1" bw="3" slack="0"/>
<pin id="119" dir="1" index="2" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_coeffs_offset1_rea/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="a_coeffs_offset_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="3" slack="0"/>
<pin id="124" dir="0" index="1" bw="3" slack="0"/>
<pin id="125" dir="1" index="2" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_coeffs_offset_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="state_s_addr_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="5" slack="0"/>
<pin id="132" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_s_addr/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_access_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="5" slack="0"/>
<pin id="136" dir="0" index="1" bw="64" slack="0"/>
<pin id="137" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln363/2 state_s_load_4/4 store_ln417/6 state_s_load/8 store_ln450/9 state_s_load_3/10 store_ln451/11 "/>
</bind>
</comp>

<comp id="141" class="1004" name="seed_addr_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="8" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="5" slack="0"/>
<pin id="145" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="seed_addr/4 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_access_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="0"/>
<pin id="150" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="seed_load/4 "/>
</bind>
</comp>

<comp id="154" class="1004" name="state_s_addr_6_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="3" slack="1"/>
<pin id="158" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_s_addr_6/4 "/>
</bind>
</comp>

<comp id="161" class="1004" name="state_s_addr_4_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="29" slack="0"/>
<pin id="165" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_s_addr_4/7 "/>
</bind>
</comp>

<comp id="167" class="1004" name="state_s_addr_5_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="6" slack="0"/>
<pin id="171" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_s_addr_5/10 "/>
</bind>
</comp>

<comp id="175" class="1004" name="buf_addr_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="32" slack="0"/>
<pin id="179" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr/29 "/>
</bind>
</comp>

<comp id="181" class="1004" name="grp_access_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="10" slack="0"/>
<pin id="183" dir="0" index="1" bw="8" slack="0"/>
<pin id="184" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_load/29 store_ln380/30 "/>
</bind>
</comp>

<comp id="187" class="1004" name="buf_addr_11_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="2" slack="0"/>
<pin id="191" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_11/30 "/>
</bind>
</comp>

<comp id="195" class="1005" name="i_0_i_i_i_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="5" slack="1"/>
<pin id="197" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i_i_i (phireg) "/>
</bind>
</comp>

<comp id="199" class="1004" name="i_0_i_i_i_phi_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="1"/>
<pin id="201" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="5" slack="0"/>
<pin id="203" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i_i_i/2 "/>
</bind>
</comp>

<comp id="206" class="1005" name="i_3_i_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="3" slack="1"/>
<pin id="208" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_3_i (phireg) "/>
</bind>
</comp>

<comp id="210" class="1004" name="i_3_i_phi_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="3" slack="0"/>
<pin id="212" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="213" dir="0" index="2" bw="1" slack="1"/>
<pin id="214" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3_i/3 "/>
</bind>
</comp>

<comp id="217" class="1005" name="i_0_i1_i_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="4" slack="1"/>
<pin id="219" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i1_i (phireg) "/>
</bind>
</comp>

<comp id="221" class="1004" name="i_0_i1_i_phi_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="1"/>
<pin id="223" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="224" dir="0" index="2" bw="4" slack="0"/>
<pin id="225" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i1_i/4 "/>
</bind>
</comp>

<comp id="229" class="1005" name="r_0_i2_i_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="64" slack="1"/>
<pin id="231" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="r_0_i2_i (phireg) "/>
</bind>
</comp>

<comp id="233" class="1004" name="r_0_i2_i_phi_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="1"/>
<pin id="235" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="236" dir="0" index="2" bw="64" slack="1"/>
<pin id="237" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0_i2_i/4 "/>
</bind>
</comp>

<comp id="241" class="1005" name="ctr_0_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="15"/>
<pin id="243" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opset="ctr_0 (phireg) "/>
</bind>
</comp>

<comp id="244" class="1004" name="ctr_0_phi_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="1"/>
<pin id="246" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="247" dir="0" index="2" bw="32" slack="1"/>
<pin id="248" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ctr_0/16 "/>
</bind>
</comp>

<comp id="251" class="1005" name="buflen_0_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="9" slack="1"/>
<pin id="253" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buflen_0 (phireg) "/>
</bind>
</comp>

<comp id="255" class="1004" name="buflen_0_phi_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="9" slack="1"/>
<pin id="257" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="258" dir="0" index="2" bw="8" slack="1"/>
<pin id="259" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="260" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buflen_0/16 "/>
</bind>
</comp>

<comp id="263" class="1005" name="i_0_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="2" slack="1"/>
<pin id="265" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="267" class="1004" name="i_0_phi_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="1"/>
<pin id="269" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="270" dir="0" index="2" bw="2" slack="0"/>
<pin id="271" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/29 "/>
</bind>
</comp>

<comp id="275" class="1004" name="grp_keccak_absorb_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="0"/>
<pin id="277" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="278" dir="0" index="2" bw="9" slack="0"/>
<pin id="279" dir="0" index="3" bw="7" slack="0"/>
<pin id="280" dir="0" index="4" bw="8" slack="2"/>
<pin id="281" dir="0" index="5" bw="2" slack="2"/>
<pin id="282" dir="0" index="6" bw="64" slack="0"/>
<pin id="283" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="state_pos_write_assi/3 "/>
</bind>
</comp>

<comp id="288" class="1004" name="grp_keccak_squeezeblocks_2_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="0" slack="0"/>
<pin id="290" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="291" dir="0" index="2" bw="2" slack="0"/>
<pin id="292" dir="0" index="3" bw="4" slack="0"/>
<pin id="293" dir="0" index="4" bw="64" slack="2147483647"/>
<pin id="294" dir="0" index="5" bw="64" slack="0"/>
<pin id="295" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln619/12 call_ln619/29 "/>
</bind>
</comp>

<comp id="301" class="1004" name="grp_rej_uniform_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="0"/>
<pin id="303" dir="0" index="1" bw="23" slack="0"/>
<pin id="304" dir="0" index="2" bw="2" slack="8"/>
<pin id="305" dir="0" index="3" bw="2" slack="8"/>
<pin id="306" dir="0" index="4" bw="32" slack="0"/>
<pin id="307" dir="0" index="5" bw="10" slack="0"/>
<pin id="308" dir="0" index="6" bw="8" slack="2147483647"/>
<pin id="309" dir="0" index="7" bw="11" slack="0"/>
<pin id="310" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="ctr/14 tmp1/32 "/>
</bind>
</comp>

<comp id="317" class="1004" name="t_0_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="10" slack="0"/>
<pin id="319" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="t_0/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="tmp_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="2" slack="0"/>
<pin id="323" dir="0" index="1" bw="10" slack="0"/>
<pin id="324" dir="0" index="2" bw="5" slack="0"/>
<pin id="325" dir="0" index="3" bw="5" slack="0"/>
<pin id="326" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="t_1_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="2" slack="0"/>
<pin id="333" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="t_1/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="icmp_ln362_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="5" slack="0"/>
<pin id="337" dir="0" index="1" bw="5" slack="0"/>
<pin id="338" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln362/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="i_22_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="5" slack="0"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_22/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="zext_ln363_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="5" slack="0"/>
<pin id="349" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln363/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="zext_ln416_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="3" slack="0"/>
<pin id="354" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln416/3 "/>
</bind>
</comp>

<comp id="356" class="1004" name="icmp_ln416_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="3" slack="0"/>
<pin id="358" dir="0" index="1" bw="3" slack="0"/>
<pin id="359" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln416/3 "/>
</bind>
</comp>

<comp id="362" class="1004" name="add_ln416_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="3" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln416/3 "/>
</bind>
</comp>

<comp id="368" class="1004" name="trunc_ln417_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="3" slack="0"/>
<pin id="370" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln417/3 "/>
</bind>
</comp>

<comp id="372" class="1004" name="shl_ln11_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="5" slack="0"/>
<pin id="374" dir="0" index="1" bw="2" slack="0"/>
<pin id="375" dir="0" index="2" bw="1" slack="0"/>
<pin id="376" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln11/3 "/>
</bind>
</comp>

<comp id="380" class="1004" name="trunc_ln375_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="3" slack="2"/>
<pin id="382" dir="1" index="1" bw="2" slack="8"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln375/3 "/>
</bind>
</comp>

<comp id="383" class="1004" name="trunc_ln375_1_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="3" slack="2"/>
<pin id="385" dir="1" index="1" bw="2" slack="8"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln375_1/3 "/>
</bind>
</comp>

<comp id="386" class="1004" name="icmp_ln30_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="4" slack="0"/>
<pin id="388" dir="0" index="1" bw="4" slack="0"/>
<pin id="389" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/4 "/>
</bind>
</comp>

<comp id="392" class="1004" name="i_23_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="4" slack="0"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_23/4 "/>
</bind>
</comp>

<comp id="398" class="1004" name="zext_ln31_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="4" slack="0"/>
<pin id="400" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/4 "/>
</bind>
</comp>

<comp id="402" class="1004" name="add_ln31_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="5" slack="1"/>
<pin id="404" dir="0" index="1" bw="4" slack="0"/>
<pin id="405" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/4 "/>
</bind>
</comp>

<comp id="407" class="1004" name="zext_ln31_3_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="5" slack="0"/>
<pin id="409" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_3/4 "/>
</bind>
</comp>

<comp id="412" class="1004" name="zext_ln31_4_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="8" slack="0"/>
<pin id="414" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_4/5 "/>
</bind>
</comp>

<comp id="416" class="1004" name="trunc_ln31_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="4" slack="1"/>
<pin id="418" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln31/5 "/>
</bind>
</comp>

<comp id="420" class="1004" name="shl_ln12_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="6" slack="0"/>
<pin id="422" dir="0" index="1" bw="3" slack="0"/>
<pin id="423" dir="0" index="2" bw="1" slack="0"/>
<pin id="424" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln12/5 "/>
</bind>
</comp>

<comp id="428" class="1004" name="zext_ln31_5_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="6" slack="0"/>
<pin id="430" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_5/5 "/>
</bind>
</comp>

<comp id="432" class="1004" name="shl_ln31_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="8" slack="0"/>
<pin id="434" dir="0" index="1" bw="6" slack="0"/>
<pin id="435" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln31/5 "/>
</bind>
</comp>

<comp id="438" class="1004" name="r_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="64" slack="0"/>
<pin id="440" dir="0" index="1" bw="64" slack="1"/>
<pin id="441" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="r/5 "/>
</bind>
</comp>

<comp id="444" class="1004" name="xor_ln417_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="64" slack="0"/>
<pin id="446" dir="0" index="1" bw="64" slack="1"/>
<pin id="447" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln417/6 "/>
</bind>
</comp>

<comp id="451" class="1004" name="i_s_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="29" slack="0"/>
<pin id="453" dir="0" index="1" bw="32" slack="0"/>
<pin id="454" dir="0" index="2" bw="3" slack="0"/>
<pin id="455" dir="0" index="3" bw="6" slack="0"/>
<pin id="456" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="i_s/7 "/>
</bind>
</comp>

<comp id="461" class="1004" name="zext_ln450_2_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="29" slack="0"/>
<pin id="463" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln450_2/7 "/>
</bind>
</comp>

<comp id="466" class="1004" name="trunc_ln450_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="2"/>
<pin id="468" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln450/9 "/>
</bind>
</comp>

<comp id="469" class="1004" name="shl_ln_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="6" slack="0"/>
<pin id="471" dir="0" index="1" bw="3" slack="0"/>
<pin id="472" dir="0" index="2" bw="1" slack="0"/>
<pin id="473" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/9 "/>
</bind>
</comp>

<comp id="477" class="1004" name="zext_ln450_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="6" slack="0"/>
<pin id="479" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln450/9 "/>
</bind>
</comp>

<comp id="481" class="1004" name="shl_ln450_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="6" slack="0"/>
<pin id="483" dir="0" index="1" bw="6" slack="0"/>
<pin id="484" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln450/9 "/>
</bind>
</comp>

<comp id="487" class="1004" name="xor_ln450_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="64" slack="0"/>
<pin id="489" dir="0" index="1" bw="64" slack="0"/>
<pin id="490" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln450/9 "/>
</bind>
</comp>

<comp id="494" class="1004" name="xor_ln451_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="64" slack="0"/>
<pin id="496" dir="0" index="1" bw="64" slack="0"/>
<pin id="497" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln451/11 "/>
</bind>
</comp>

<comp id="501" class="1004" name="sext_ln377_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="9" slack="0"/>
<pin id="503" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln377/16 "/>
</bind>
</comp>

<comp id="505" class="1004" name="zext_ln377_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="9" slack="0"/>
<pin id="507" dir="1" index="1" bw="11" slack="12"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln377/16 "/>
</bind>
</comp>

<comp id="509" class="1004" name="tmp_5_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="24" slack="0"/>
<pin id="511" dir="0" index="1" bw="32" slack="0"/>
<pin id="512" dir="0" index="2" bw="5" slack="0"/>
<pin id="513" dir="0" index="3" bw="6" slack="0"/>
<pin id="514" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/16 "/>
</bind>
</comp>

<comp id="519" class="1004" name="icmp_ln377_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="24" slack="0"/>
<pin id="521" dir="0" index="1" bw="24" slack="0"/>
<pin id="522" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln377/16 "/>
</bind>
</comp>

<comp id="525" class="1004" name="grp_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="9" slack="0"/>
<pin id="527" dir="0" index="1" bw="3" slack="0"/>
<pin id="528" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="off/16 "/>
</bind>
</comp>

<comp id="531" class="1004" name="trunc_ln378_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="3" slack="0"/>
<pin id="533" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln378/28 "/>
</bind>
</comp>

<comp id="535" class="1004" name="trunc_ln378_1_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="3" slack="0"/>
<pin id="537" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln378_1/28 "/>
</bind>
</comp>

<comp id="539" class="1004" name="zext_ln378_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="3" slack="0"/>
<pin id="541" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln378/28 "/>
</bind>
</comp>

<comp id="543" class="1004" name="sub_ln380_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="10" slack="12"/>
<pin id="545" dir="0" index="1" bw="3" slack="0"/>
<pin id="546" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln380/28 "/>
</bind>
</comp>

<comp id="548" class="1004" name="zext_ln379_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="2" slack="0"/>
<pin id="550" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln379/29 "/>
</bind>
</comp>

<comp id="552" class="1004" name="icmp_ln379_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="2" slack="0"/>
<pin id="554" dir="0" index="1" bw="2" slack="1"/>
<pin id="555" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln379/29 "/>
</bind>
</comp>

<comp id="557" class="1004" name="i_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="2" slack="0"/>
<pin id="559" dir="0" index="1" bw="1" slack="0"/>
<pin id="560" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/29 "/>
</bind>
</comp>

<comp id="563" class="1004" name="add_ln380_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="11" slack="1"/>
<pin id="565" dir="0" index="1" bw="2" slack="0"/>
<pin id="566" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln380/29 "/>
</bind>
</comp>

<comp id="568" class="1004" name="sext_ln380_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="11" slack="0"/>
<pin id="570" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln380/29 "/>
</bind>
</comp>

<comp id="572" class="1004" name="zext_ln380_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="11" slack="0"/>
<pin id="574" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln380/29 "/>
</bind>
</comp>

<comp id="577" class="1004" name="zext_ln380_1_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="2" slack="1"/>
<pin id="579" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln380_1/30 "/>
</bind>
</comp>

<comp id="582" class="1004" name="buflen_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="8" slack="3"/>
<pin id="584" dir="0" index="1" bw="8" slack="0"/>
<pin id="585" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="buflen/32 "/>
</bind>
</comp>

<comp id="587" class="1004" name="zext_ln383_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="8" slack="0"/>
<pin id="589" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln383/32 "/>
</bind>
</comp>

<comp id="591" class="1004" name="trunc_ln384_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="32" slack="15"/>
<pin id="593" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln384/32 "/>
</bind>
</comp>

<comp id="595" class="1004" name="sub_ln384_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="10" slack="0"/>
<pin id="597" dir="0" index="1" bw="10" slack="0"/>
<pin id="598" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln384/32 "/>
</bind>
</comp>

<comp id="602" class="1004" name="zext_ln384_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="8" slack="0"/>
<pin id="604" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln384/32 "/>
</bind>
</comp>

<comp id="607" class="1004" name="ctr_2_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="32" slack="0"/>
<pin id="609" dir="0" index="1" bw="32" slack="16"/>
<pin id="610" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ctr_2/33 "/>
</bind>
</comp>

<comp id="613" class="1005" name="a_coeffs_offset1_rea_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="3" slack="2"/>
<pin id="615" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="a_coeffs_offset1_rea "/>
</bind>
</comp>

<comp id="618" class="1005" name="a_coeffs_offset_read_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="3" slack="2"/>
<pin id="620" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="a_coeffs_offset_read "/>
</bind>
</comp>

<comp id="623" class="1005" name="t_0_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="8" slack="2"/>
<pin id="625" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="t_0 "/>
</bind>
</comp>

<comp id="628" class="1005" name="t_1_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="8" slack="2"/>
<pin id="630" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="t_1 "/>
</bind>
</comp>

<comp id="636" class="1005" name="i_22_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="5" slack="0"/>
<pin id="638" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_22 "/>
</bind>
</comp>

<comp id="641" class="1005" name="zext_ln416_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="64" slack="1"/>
<pin id="643" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln416 "/>
</bind>
</comp>

<comp id="649" class="1005" name="add_ln416_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="3" slack="0"/>
<pin id="651" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln416 "/>
</bind>
</comp>

<comp id="654" class="1005" name="shl_ln11_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="5" slack="1"/>
<pin id="656" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln11 "/>
</bind>
</comp>

<comp id="659" class="1005" name="trunc_ln375_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="2" slack="8"/>
<pin id="661" dir="1" index="1" bw="2" slack="8"/>
</pin_list>
<bind>
<opset="trunc_ln375 "/>
</bind>
</comp>

<comp id="664" class="1005" name="trunc_ln375_1_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="2" slack="8"/>
<pin id="666" dir="1" index="1" bw="2" slack="8"/>
</pin_list>
<bind>
<opset="trunc_ln375_1 "/>
</bind>
</comp>

<comp id="672" class="1005" name="i_23_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="4" slack="0"/>
<pin id="674" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_23 "/>
</bind>
</comp>

<comp id="677" class="1005" name="seed_addr_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="8" slack="1"/>
<pin id="679" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="seed_addr "/>
</bind>
</comp>

<comp id="682" class="1005" name="state_s_addr_6_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="5" slack="1"/>
<pin id="684" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="state_s_addr_6 "/>
</bind>
</comp>

<comp id="687" class="1005" name="r_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="64" slack="1"/>
<pin id="689" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="692" class="1005" name="state_pos_write_assi_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="32" slack="2"/>
<pin id="694" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="state_pos_write_assi "/>
</bind>
</comp>

<comp id="697" class="1005" name="state_s_addr_4_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="5" slack="1"/>
<pin id="699" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="state_s_addr_4 "/>
</bind>
</comp>

<comp id="702" class="1005" name="state_s_addr_5_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="5" slack="1"/>
<pin id="704" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="state_s_addr_5 "/>
</bind>
</comp>

<comp id="707" class="1005" name="ctr_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="32" slack="1"/>
<pin id="709" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ctr "/>
</bind>
</comp>

<comp id="712" class="1005" name="zext_ln377_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="11" slack="12"/>
<pin id="714" dir="1" index="1" bw="11" slack="12"/>
</pin_list>
<bind>
<opset="zext_ln377 "/>
</bind>
</comp>

<comp id="720" class="1005" name="trunc_ln378_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="8" slack="3"/>
<pin id="722" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln378 "/>
</bind>
</comp>

<comp id="725" class="1005" name="trunc_ln378_1_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="2" slack="1"/>
<pin id="727" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln378_1 "/>
</bind>
</comp>

<comp id="731" class="1005" name="sub_ln380_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="11" slack="1"/>
<pin id="733" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln380 "/>
</bind>
</comp>

<comp id="739" class="1005" name="i_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="2" slack="0"/>
<pin id="741" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="744" class="1005" name="buf_addr_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="10" slack="1"/>
<pin id="746" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buf_addr "/>
</bind>
</comp>

<comp id="749" class="1005" name="zext_ln383_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="9" slack="1"/>
<pin id="751" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln383 "/>
</bind>
</comp>

<comp id="754" class="1005" name="sub_ln384_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="10" slack="1"/>
<pin id="756" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln384 "/>
</bind>
</comp>

<comp id="759" class="1005" name="zext_ln384_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="11" slack="1"/>
<pin id="761" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln384 "/>
</bind>
</comp>

<comp id="764" class="1005" name="ctr_2_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="32" slack="1"/>
<pin id="766" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ctr_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="105"><net_src comp="16" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="16" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="114"><net_src comp="12" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="8" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="14" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="4" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="14" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="2" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="133"><net_src comp="34" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="139"><net_src comp="34" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="140"><net_src comp="128" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="146"><net_src comp="6" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="34" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="141" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="159"><net_src comp="34" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="160"><net_src comp="154" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="166"><net_src comp="34" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="172"><net_src comp="34" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="173"><net_src comp="70" pin="0"/><net_sink comp="167" pin=2"/></net>

<net id="174"><net_src comp="167" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="180"><net_src comp="34" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="186"><net_src comp="175" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="192"><net_src comp="34" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="193"><net_src comp="181" pin="3"/><net_sink comp="181" pin=1"/></net>

<net id="194"><net_src comp="187" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="198"><net_src comp="24" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="195" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="36" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="216"><net_src comp="206" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="220"><net_src comp="52" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="227"><net_src comp="217" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="221" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="232"><net_src comp="34" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="239"><net_src comp="229" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="233" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="250"><net_src comp="244" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="254"><net_src comp="88" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="261"><net_src comp="251" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="262"><net_src comp="255" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="266"><net_src comp="76" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="273"><net_src comp="263" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="274"><net_src comp="267" pin="4"/><net_sink comp="263" pin=0"/></net>

<net id="284"><net_src comp="46" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="285"><net_src comp="48" pin="0"/><net_sink comp="275" pin=2"/></net>

<net id="286"><net_src comp="50" pin="0"/><net_sink comp="275" pin=3"/></net>

<net id="287"><net_src comp="10" pin="0"/><net_sink comp="275" pin=6"/></net>

<net id="296"><net_src comp="74" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="297"><net_src comp="76" pin="0"/><net_sink comp="288" pin=2"/></net>

<net id="298"><net_src comp="78" pin="0"/><net_sink comp="288" pin=3"/></net>

<net id="299"><net_src comp="10" pin="0"/><net_sink comp="288" pin=5"/></net>

<net id="300"><net_src comp="58" pin="0"/><net_sink comp="288" pin=3"/></net>

<net id="311"><net_src comp="80" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="312"><net_src comp="0" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="313"><net_src comp="82" pin="0"/><net_sink comp="301" pin=4"/></net>

<net id="314"><net_src comp="84" pin="0"/><net_sink comp="301" pin=5"/></net>

<net id="315"><net_src comp="86" pin="0"/><net_sink comp="301" pin=7"/></net>

<net id="316"><net_src comp="241" pin="1"/><net_sink comp="301" pin=4"/></net>

<net id="320"><net_src comp="110" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="327"><net_src comp="18" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="328"><net_src comp="110" pin="2"/><net_sink comp="321" pin=1"/></net>

<net id="329"><net_src comp="20" pin="0"/><net_sink comp="321" pin=2"/></net>

<net id="330"><net_src comp="22" pin="0"/><net_sink comp="321" pin=3"/></net>

<net id="334"><net_src comp="321" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="339"><net_src comp="199" pin="4"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="26" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="345"><net_src comp="199" pin="4"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="32" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="350"><net_src comp="199" pin="4"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="355"><net_src comp="210" pin="4"/><net_sink comp="352" pin=0"/></net>

<net id="360"><net_src comp="210" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="40" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="210" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="42" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="371"><net_src comp="210" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="377"><net_src comp="44" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="378"><net_src comp="368" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="379"><net_src comp="36" pin="0"/><net_sink comp="372" pin=2"/></net>

<net id="390"><net_src comp="221" pin="4"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="54" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="396"><net_src comp="221" pin="4"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="58" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="401"><net_src comp="221" pin="4"/><net_sink comp="398" pin=0"/></net>

<net id="406"><net_src comp="398" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="410"><net_src comp="402" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="415"><net_src comp="148" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="419"><net_src comp="217" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="425"><net_src comp="60" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="426"><net_src comp="416" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="427"><net_src comp="36" pin="0"/><net_sink comp="420" pin=2"/></net>

<net id="431"><net_src comp="420" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="436"><net_src comp="412" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="428" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="442"><net_src comp="432" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="229" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="448"><net_src comp="134" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="229" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="450"><net_src comp="444" pin="2"/><net_sink comp="134" pin=1"/></net>

<net id="457"><net_src comp="62" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="458"><net_src comp="275" pin="7"/><net_sink comp="451" pin=1"/></net>

<net id="459"><net_src comp="64" pin="0"/><net_sink comp="451" pin=2"/></net>

<net id="460"><net_src comp="66" pin="0"/><net_sink comp="451" pin=3"/></net>

<net id="464"><net_src comp="451" pin="4"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="474"><net_src comp="60" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="475"><net_src comp="466" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="476"><net_src comp="36" pin="0"/><net_sink comp="469" pin=2"/></net>

<net id="480"><net_src comp="469" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="485"><net_src comp="68" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="477" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="491"><net_src comp="134" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="481" pin="2"/><net_sink comp="487" pin=1"/></net>

<net id="493"><net_src comp="487" pin="2"/><net_sink comp="134" pin=1"/></net>

<net id="498"><net_src comp="134" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="72" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="500"><net_src comp="494" pin="2"/><net_sink comp="134" pin=1"/></net>

<net id="504"><net_src comp="255" pin="4"/><net_sink comp="501" pin=0"/></net>

<net id="508"><net_src comp="501" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="515"><net_src comp="90" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="516"><net_src comp="244" pin="4"/><net_sink comp="509" pin=1"/></net>

<net id="517"><net_src comp="20" pin="0"/><net_sink comp="509" pin=2"/></net>

<net id="518"><net_src comp="66" pin="0"/><net_sink comp="509" pin=3"/></net>

<net id="523"><net_src comp="509" pin="4"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="92" pin="0"/><net_sink comp="519" pin=1"/></net>

<net id="529"><net_src comp="255" pin="4"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="94" pin="0"/><net_sink comp="525" pin=1"/></net>

<net id="534"><net_src comp="525" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="538"><net_src comp="525" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="542"><net_src comp="525" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="547"><net_src comp="539" pin="1"/><net_sink comp="543" pin=1"/></net>

<net id="551"><net_src comp="267" pin="4"/><net_sink comp="548" pin=0"/></net>

<net id="556"><net_src comp="267" pin="4"/><net_sink comp="552" pin=0"/></net>

<net id="561"><net_src comp="267" pin="4"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="98" pin="0"/><net_sink comp="557" pin=1"/></net>

<net id="567"><net_src comp="548" pin="1"/><net_sink comp="563" pin=1"/></net>

<net id="571"><net_src comp="563" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="575"><net_src comp="568" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="580"><net_src comp="263" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="586"><net_src comp="100" pin="0"/><net_sink comp="582" pin=1"/></net>

<net id="590"><net_src comp="582" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="594"><net_src comp="241" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="599"><net_src comp="84" pin="0"/><net_sink comp="595" pin=0"/></net>

<net id="600"><net_src comp="591" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="601"><net_src comp="595" pin="2"/><net_sink comp="301" pin=5"/></net>

<net id="605"><net_src comp="582" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="301" pin=7"/></net>

<net id="611"><net_src comp="301" pin="8"/><net_sink comp="607" pin=0"/></net>

<net id="612"><net_src comp="241" pin="1"/><net_sink comp="607" pin=1"/></net>

<net id="616"><net_src comp="116" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="621"><net_src comp="122" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="626"><net_src comp="317" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="275" pin=4"/></net>

<net id="631"><net_src comp="331" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="275" pin=5"/></net>

<net id="639"><net_src comp="341" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="644"><net_src comp="352" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="652"><net_src comp="362" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="657"><net_src comp="372" pin="3"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="662"><net_src comp="380" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="667"><net_src comp="383" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="301" pin=3"/></net>

<net id="675"><net_src comp="392" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="680"><net_src comp="141" pin="3"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="685"><net_src comp="154" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="690"><net_src comp="438" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="695"><net_src comp="275" pin="7"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="700"><net_src comp="161" pin="3"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="705"><net_src comp="167" pin="3"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="710"><net_src comp="301" pin="8"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="715"><net_src comp="505" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="723"><net_src comp="531" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="728"><net_src comp="535" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="730"><net_src comp="725" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="734"><net_src comp="543" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="742"><net_src comp="557" pin="2"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="747"><net_src comp="175" pin="3"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="752"><net_src comp="587" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="757"><net_src comp="595" pin="2"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="301" pin=5"/></net>

<net id="762"><net_src comp="602" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="301" pin=7"/></net>

<net id="767"><net_src comp="607" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="244" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: a_coeffs | {14 15 32 33 }
	Port: KeccakF_RoundConstan | {}
 - Input state : 
	Port: poly_uniform : a_coeffs_offset | {1 }
	Port: poly_uniform : a_coeffs_offset1 | {1 }
	Port: poly_uniform : seed | {4 5 }
	Port: poly_uniform : nonce | {1 }
	Port: poly_uniform : KeccakF_RoundConstan | {3 7 12 13 29 31 }
  - Chain level:
	State 1
		t_1 : 1
	State 2
		icmp_ln362 : 1
		i_22 : 1
		br_ln362 : 2
		zext_ln363 : 1
		state_s_addr : 2
		store_ln363 : 3
	State 3
		zext_ln416 : 1
		icmp_ln416 : 1
		add_ln416 : 1
		br_ln416 : 2
		trunc_ln417 : 1
		shl_ln11 : 2
	State 4
		icmp_ln30 : 1
		i_23 : 1
		br_ln30 : 2
		zext_ln31 : 1
		add_ln31 : 2
		zext_ln31_3 : 3
		seed_addr : 4
		seed_load : 5
		state_s_load_4 : 1
	State 5
		zext_ln31_4 : 1
		shl_ln12 : 1
		zext_ln31_5 : 2
		shl_ln31 : 3
		r : 4
	State 6
		xor_ln417 : 1
		store_ln417 : 1
	State 7
		i_s : 1
		zext_ln450_2 : 2
		state_s_addr_4 : 3
	State 8
	State 9
		shl_ln : 1
		zext_ln450 : 2
		shl_ln450 : 3
		xor_ln450 : 4
		store_ln450 : 4
	State 10
		state_s_load_3 : 1
	State 11
		xor_ln451 : 1
		store_ln451 : 1
	State 12
	State 13
	State 14
	State 15
	State 16
		sext_ln377 : 1
		zext_ln377 : 2
		tmp_5 : 1
		icmp_ln377 : 2
		br_ln377 : 3
		off : 1
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
		trunc_ln378 : 1
		trunc_ln378_1 : 1
		zext_ln378 : 1
		sub_ln380 : 2
	State 29
		zext_ln379 : 1
		icmp_ln379 : 1
		i : 1
		br_ln379 : 2
		add_ln380 : 2
		sext_ln380 : 3
		zext_ln380 : 4
		buf_addr : 5
		buf_load : 6
	State 30
		buf_addr_11 : 1
		store_ln380 : 2
	State 31
	State 32
		sub_ln384 : 1
		tmp1 : 2
	State 33
		ctr_2 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|---------|---------|
| Operation|          Functional Unit          |   BRAM  |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-----------------------------------|---------|---------|---------|---------|---------|
|          |      grp_keccak_absorb_fu_275     |    0    | 27.7533 |   6747  |  18156  |    0    |
|   call   | grp_keccak_squeezeblocks_2_fu_288 |    0    | 15.6455 |   5074  |  16935  |    0    |
|          |       grp_rej_uniform_fu_301      |    0    |  4.2535 |   252   |   284   |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|
|          |          xor_ln417_fu_444         |    0    |    0    |    0    |    64   |    0    |
|    xor   |          xor_ln450_fu_487         |    0    |    0    |    0    |    64   |    0    |
|          |          xor_ln451_fu_494         |    0    |    0    |    0    |    64   |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|
|   urem   |             grp_fu_525            |    0    |    0    |   118   |    60   |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|
|          |            i_22_fu_341            |    0    |    0    |    0    |    15   |    0    |
|          |          add_ln416_fu_362         |    0    |    0    |    0    |    12   |    0    |
|          |            i_23_fu_392            |    0    |    0    |    0    |    13   |    0    |
|    add   |          add_ln31_fu_402          |    0    |    0    |    0    |    15   |    0    |
|          |              i_fu_557             |    0    |    0    |    0    |    10   |    0    |
|          |          add_ln380_fu_563         |    0    |    0    |    0    |    18   |    0    |
|          |            ctr_2_fu_607           |    0    |    0    |    0    |    39   |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|
|    or    |              r_fu_438             |    0    |    0    |    0    |    64   |    0    |
|          |           buflen_fu_582           |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|
|          |         icmp_ln362_fu_335         |    0    |    0    |    0    |    11   |    0    |
|          |         icmp_ln416_fu_356         |    0    |    0    |    0    |    9    |    0    |
|   icmp   |          icmp_ln30_fu_386         |    0    |    0    |    0    |    9    |    0    |
|          |         icmp_ln377_fu_519         |    0    |    0    |    0    |    18   |    0    |
|          |         icmp_ln379_fu_552         |    0    |    0    |    0    |    8    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|
|    sub   |          sub_ln380_fu_543         |    0    |    0    |    0    |    17   |    0    |
|          |          sub_ln384_fu_595         |    0    |    0    |    0    |    17   |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|
|    shl   |          shl_ln31_fu_432          |    0    |    0    |    0    |    19   |    0    |
|          |          shl_ln450_fu_481         |    0    |    0    |    0    |    13   |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|
|          |       nonce_read_read_fu_110      |    0    |    0    |    0    |    0    |    0    |
|   read   |  a_coeffs_offset1_rea_read_fu_116 |    0    |    0    |    0    |    0    |    0    |
|          |  a_coeffs_offset_read_read_fu_122 |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|
|          |             t_0_fu_317            |    0    |    0    |    0    |    0    |    0    |
|          |         trunc_ln417_fu_368        |    0    |    0    |    0    |    0    |    0    |
|          |         trunc_ln375_fu_380        |    0    |    0    |    0    |    0    |    0    |
|          |        trunc_ln375_1_fu_383       |    0    |    0    |    0    |    0    |    0    |
|   trunc  |         trunc_ln31_fu_416         |    0    |    0    |    0    |    0    |    0    |
|          |         trunc_ln450_fu_466        |    0    |    0    |    0    |    0    |    0    |
|          |         trunc_ln378_fu_531        |    0    |    0    |    0    |    0    |    0    |
|          |        trunc_ln378_1_fu_535       |    0    |    0    |    0    |    0    |    0    |
|          |         trunc_ln384_fu_591        |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|
|          |             tmp_fu_321            |    0    |    0    |    0    |    0    |    0    |
|partselect|             i_s_fu_451            |    0    |    0    |    0    |    0    |    0    |
|          |            tmp_5_fu_509           |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|
|          |             t_1_fu_331            |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln363_fu_347         |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln416_fu_352         |    0    |    0    |    0    |    0    |    0    |
|          |          zext_ln31_fu_398         |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln31_3_fu_407        |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln31_4_fu_412        |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln31_5_fu_428        |    0    |    0    |    0    |    0    |    0    |
|   zext   |        zext_ln450_2_fu_461        |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln450_fu_477         |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln377_fu_505         |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln378_fu_539         |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln379_fu_548         |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln380_fu_572         |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln380_1_fu_577        |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln383_fu_587         |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln384_fu_602         |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|
|          |          shl_ln11_fu_372          |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|          shl_ln12_fu_420          |    0    |    0    |    0    |    0    |    0    |
|          |           shl_ln_fu_469           |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|
|   sext   |         sext_ln377_fu_501         |    0    |    0    |    0    |    0    |    0    |
|          |         sext_ln380_fu_568         |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                   |    0    | 47.6523 |  12191  |  35934  |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|

Memories:
+-------+--------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |  URAM  |
+-------+--------+--------+--------+--------+
|  buf  |    1   |    0   |    0   |    0   |
|state_s|    4   |    0   |    0   |    0   |
+-------+--------+--------+--------+--------+
| Total |    5   |    0   |    0   |    0   |
+-------+--------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|a_coeffs_offset1_rea_reg_613|    3   |
|a_coeffs_offset_read_reg_618|    3   |
|      add_ln416_reg_649     |    3   |
|      buf_addr_reg_744      |   10   |
|      buflen_0_reg_251      |    9   |
|        ctr_0_reg_241       |   32   |
|        ctr_2_reg_764       |   32   |
|         ctr_reg_707        |   32   |
|      i_0_i1_i_reg_217      |    4   |
|      i_0_i_i_i_reg_195     |    5   |
|         i_0_reg_263        |    2   |
|        i_22_reg_636        |    5   |
|        i_23_reg_672        |    4   |
|        i_3_i_reg_206       |    3   |
|          i_reg_739         |    2   |
|      r_0_i2_i_reg_229      |   64   |
|          r_reg_687         |   64   |
|      seed_addr_reg_677     |    8   |
|      shl_ln11_reg_654      |    5   |
|state_pos_write_assi_reg_692|   32   |
|   state_s_addr_4_reg_697   |    5   |
|   state_s_addr_5_reg_702   |    5   |
|   state_s_addr_6_reg_682   |    5   |
|      sub_ln380_reg_731     |   11   |
|      sub_ln384_reg_754     |   10   |
|         t_0_reg_623        |    8   |
|         t_1_reg_628        |    8   |
|    trunc_ln375_1_reg_664   |    2   |
|     trunc_ln375_reg_659    |    2   |
|    trunc_ln378_1_reg_725   |    2   |
|     trunc_ln378_reg_720    |    8   |
|     zext_ln377_reg_712     |   11   |
|     zext_ln383_reg_749     |    9   |
|     zext_ln384_reg_759     |   11   |
|     zext_ln416_reg_641     |   64   |
+----------------------------+--------+
|            Total           |   483  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------|------|------|------|--------||---------||---------|
|                Comp               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------|------|------|------|--------||---------||---------|
|         grp_access_fu_134         |  p0  |   6  |   5  |   30   ||    33   |
|         grp_access_fu_134         |  p1  |   4  |  64  |   256  ||    21   |
|         grp_access_fu_148         |  p0  |   2  |   8  |   16   ||    9    |
|         grp_access_fu_181         |  p0  |   3  |  10  |   30   ||    15   |
|          i_0_i1_i_reg_217         |  p0  |   2  |   4  |    8   ||    9    |
|          r_0_i2_i_reg_229         |  p0  |   2  |  64  |   128  ||    9    |
|          buflen_0_reg_251         |  p0  |   2  |   9  |   18   ||    9    |
|            i_0_reg_263            |  p0  |   2  |   2  |    4   ||    9    |
| grp_keccak_squeezeblocks_2_fu_288 |  p2  |   2  |   2  |    4   ||    9    |
| grp_keccak_squeezeblocks_2_fu_288 |  p3  |   2  |   4  |    8   |
|       grp_rej_uniform_fu_301      |  p4  |   2  |  32  |   64   ||    9    |
|       grp_rej_uniform_fu_301      |  p5  |   3  |  10  |   30   ||    15   |
|       grp_rej_uniform_fu_301      |  p7  |   3  |  11  |   33   ||    15   |
|-----------------------------------|------|------|------|--------||---------||---------|
|               Total               |      |      |      |   629  || 18.4657 ||   162   |
|-----------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    0   |   47   |  12191 |  35934 |    0   |
|   Memory  |    5   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |   18   |    -   |   162  |    -   |
|  Register |    -   |    -   |   483  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    5   |   66   |  12674 |  36096 |    0   |
+-----------+--------+--------+--------+--------+--------+
