<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  <title>Daniel Ng | Electrical Engineering</title>
  <link rel="stylesheet" href="style.css" />
</head>
<body>

  <nav class="navbar">
    <div class="nav-container">
      <a href="#" class="nav-logo">DANIEL NG</a>
      <div class="nav-links">
        <a href="#norsat">Experience</a>
        <a href="#formula">Formula UBC</a>
        <a href="#riscv">RISC-V CPU</a>
        <a href="Daniel_Ng_Resume.pdf" target="_blank" class="nav-resume">Resume</a>
      </div>
    </div>
  </nav>

  <div class="scroll-container">
    <section class="page hero">
      <div class="content fade-in">
        <h1>Daniel Ng</h1>
        <p class="subtitle">Electrical Engineering @ UBC</p>
        <div class="button-group">
          <a href="#norsat" class="btn btn-primary">View Portfolio</a>
          <a href="Daniel_Ng_Resume.pdf" target="_blank" class="btn btn-secondary">Resume</a>
        </div>
      </div>
    </section>

    <section id="norsat" class="page project-page">
      <div class="content">
        <h2 class="reveal-text">Professional Experience</h2>
        <div class="project-card fade-up">
          <h3>Hardware Intern | [cite_start]Norsat International Inc. [cite: 9, 10]</h3>
          [cite_start]<p class="date">June 2025 – August 2025 [cite: 11, 12]</p>
          <ul class="bullet-list">
            [cite_start]<li>Characterized 20+ 40W, 50W, and 80W Ku-Band Block-Up Converters using Keysight PNA-X VNAs and Signal Analyzers[cite: 13].</li>
            [cite_start]<li>Performed RF power calibration by sweeping DAC codes controlling voltage-variable attenuation and PA bias[cite: 14].</li>
            [cite_start]<li>Executed fine-pitch SMT and THT soldering on MMIC chips to meet production quality standards[cite: 15].</li>
            [cite_start]<li>Troubleshot SSPA boards by identifying DC bias instability and RF path discontinuities[cite: 16].</li>
          </ul>
        </div>
      </div>
    </section>

    <section id="formula" class="page project-page alternate">
      <div class="content">
        <h2 class="reveal-text">Formula UBC Racing</h2>
        <div class="project-card fade-up">
          [cite_start]<h3>Project Lead: Laser Timing Gates [cite: 17, 18]</h3>
          [cite_start]<p class="date">September 2025 – Present [cite: 19, 20]</p>
          <ul class="bullet-list">
            [cite_start]<li>Leading the full design cycle of a 650 nm laser gate receiver in Altium Designer[cite: 18, 21].</li>
            [cite_start]<li>Developed custom analog front end with photodiode, transimpedance amplifier (TIA), and Schmitt trigger[cite: 21, 22].</li>
            [cite_start]<li>Calibrated 20dB SNR and BER < 10⁻⁷ to ensure reliable data integrity between ESP32-S3 MCUs[cite: 23].</li>
          </ul>
        </div>
      </div>
    </section>

    <section id="riscv" class="page project-page">
      <div class="content">
        <h2 class="reveal-text">Digital Design</h2>
        <div class="project-card fade-up">
          [cite_start]<h3>RISC-V Single Cycle CPU [cite: 25]</h3>
          [cite_start]<p class="date">December 2025 [cite: 26]</p>
          <ul class="bullet-list">
            [cite_start]<li>Architected a Single-cycle RISC-V processor in System Verilog with memory-mapped I/O for Altera's DE10-Lite[cite: 27].</li>
            [cite_start]<li>Implemented functional register file, ALU, and control unit supporting 10-instruction subset[cite: 27].</li>
            [cite_start]<li>Verified timing datapath correctness using assertion-based verification and Questa tracing[cite: 28].</li>
          </ul>
        </div>
      </div>
    </section>
  </div>

</body>
</html>
