
*** Running vivado
    with args -log SeriesALU.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source SeriesALU.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source SeriesALU.tcl -notrace
Command: synth_design -top SeriesALU -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22856 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 365.059 ; gain = 100.242
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'SeriesALU' [D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab03/seriesALU/seriesALU.srcs/sources_1/new/SeriesALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'SimpleALU' [D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab03/seriesALU/seriesALU.srcs/sources_1/new/SimpleALU.v:23]
INFO: [Synth 8-226] default block is never used [D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab03/seriesALU/seriesALU.srcs/sources_1/new/SimpleALU.v:34]
INFO: [Synth 8-6155] done synthesizing module 'SimpleALU' (1#1) [D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab03/seriesALU/seriesALU.srcs/sources_1/new/SimpleALU.v:23]
WARNING: [Synth 8-5788] Register FF_out_reg in module SeriesALU is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab03/seriesALU/seriesALU.srcs/sources_1/new/SeriesALU.v:51]
INFO: [Synth 8-6155] done synthesizing module 'SeriesALU' (2#1) [D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab03/seriesALU/seriesALU.srcs/sources_1/new/SeriesALU.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 420.648 ; gain = 155.832
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 420.648 ; gain = 155.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 420.648 ; gain = 155.832
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab03/seriesALU/seriesALU.srcs/constrs_1/new/seriesConstraints.xdc]
Finished Parsing XDC File [D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab03/seriesALU/seriesALU.srcs/constrs_1/new/seriesConstraints.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 749.727 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 749.727 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 749.727 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 749.727 ; gain = 484.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 749.727 ; gain = 484.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 749.727 ; gain = 484.910
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'Dout_reg' [D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab03/seriesALU/seriesALU.srcs/sources_1/new/SimpleALU.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'Cout_reg' [D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab03/seriesALU/seriesALU.srcs/sources_1/new/SimpleALU.v:45]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 749.727 ; gain = 484.910
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 15    
	   3 Input      9 Bit       Adders := 6     
+---XORs : 
	   2 Input      8 Bit         XORs := 3     
+---Registers : 
	                8 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 12    
	   8 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module SeriesALU 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module SimpleALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 5     
	   3 Input      9 Bit       Adders := 2     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3332] Sequential element (SimpleALU1/Dout_reg[7]) is unused and will be removed from module SeriesALU.
WARNING: [Synth 8-3332] Sequential element (SimpleALU1/Dout_reg[6]) is unused and will be removed from module SeriesALU.
WARNING: [Synth 8-3332] Sequential element (SimpleALU1/Dout_reg[5]) is unused and will be removed from module SeriesALU.
WARNING: [Synth 8-3332] Sequential element (SimpleALU1/Dout_reg[4]) is unused and will be removed from module SeriesALU.
WARNING: [Synth 8-3332] Sequential element (SimpleALU1/Dout_reg[3]) is unused and will be removed from module SeriesALU.
WARNING: [Synth 8-3332] Sequential element (SimpleALU1/Dout_reg[2]) is unused and will be removed from module SeriesALU.
WARNING: [Synth 8-3332] Sequential element (SimpleALU1/Dout_reg[1]) is unused and will be removed from module SeriesALU.
WARNING: [Synth 8-3332] Sequential element (SimpleALU1/Dout_reg[0]) is unused and will be removed from module SeriesALU.
WARNING: [Synth 8-3332] Sequential element (SimpleALU2/Dout_reg[7]) is unused and will be removed from module SeriesALU.
WARNING: [Synth 8-3332] Sequential element (SimpleALU2/Dout_reg[6]) is unused and will be removed from module SeriesALU.
WARNING: [Synth 8-3332] Sequential element (SimpleALU2/Dout_reg[5]) is unused and will be removed from module SeriesALU.
WARNING: [Synth 8-3332] Sequential element (SimpleALU2/Dout_reg[4]) is unused and will be removed from module SeriesALU.
WARNING: [Synth 8-3332] Sequential element (SimpleALU2/Dout_reg[3]) is unused and will be removed from module SeriesALU.
WARNING: [Synth 8-3332] Sequential element (SimpleALU2/Dout_reg[2]) is unused and will be removed from module SeriesALU.
WARNING: [Synth 8-3332] Sequential element (SimpleALU2/Dout_reg[1]) is unused and will be removed from module SeriesALU.
WARNING: [Synth 8-3332] Sequential element (SimpleALU2/Dout_reg[0]) is unused and will be removed from module SeriesALU.
WARNING: [Synth 8-3332] Sequential element (SimpleALU3/Dout_reg[7]) is unused and will be removed from module SeriesALU.
WARNING: [Synth 8-3332] Sequential element (SimpleALU3/Dout_reg[6]) is unused and will be removed from module SeriesALU.
WARNING: [Synth 8-3332] Sequential element (SimpleALU3/Dout_reg[5]) is unused and will be removed from module SeriesALU.
WARNING: [Synth 8-3332] Sequential element (SimpleALU3/Dout_reg[4]) is unused and will be removed from module SeriesALU.
WARNING: [Synth 8-3332] Sequential element (SimpleALU3/Dout_reg[3]) is unused and will be removed from module SeriesALU.
WARNING: [Synth 8-3332] Sequential element (SimpleALU3/Dout_reg[2]) is unused and will be removed from module SeriesALU.
WARNING: [Synth 8-3332] Sequential element (SimpleALU3/Dout_reg[1]) is unused and will be removed from module SeriesALU.
WARNING: [Synth 8-3332] Sequential element (SimpleALU3/Dout_reg[0]) is unused and will be removed from module SeriesALU.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 749.727 ; gain = 484.910
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 749.727 ; gain = 484.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 798.039 ; gain = 533.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 798.039 ; gain = 533.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 798.039 ; gain = 533.223
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 798.039 ; gain = 533.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 798.039 ; gain = 533.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 798.039 ; gain = 533.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 798.039 ; gain = 533.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 798.039 ; gain = 533.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    45|
|3     |LUT1   |     1|
|4     |LUT2   |   127|
|5     |LUT3   |     1|
|6     |LUT4   |    26|
|7     |LUT5   |    30|
|8     |LUT6   |    85|
|9     |FDCE   |    36|
|10    |FDRE   |     8|
|11    |LD     |     3|
|12    |IBUF   |    38|
|13    |OBUF   |    11|
+------+-------+------+

Report Instance Areas: 
+------+-------------+------------+------+
|      |Instance     |Module      |Cells |
+------+-------------+------------+------+
|1     |top          |            |   412|
|2     |  SimpleALU1 |SimpleALU   |   201|
|3     |  SimpleALU2 |SimpleALU_0 |    59|
|4     |  SimpleALU3 |SimpleALU_1 |    34|
+------+-------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 798.039 ; gain = 533.223
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 26 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 798.039 ; gain = 204.145
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 798.039 ; gain = 533.223
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 48 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 798.039 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  LD => LDCE: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 27 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 798.039 ; gain = 538.410
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 798.039 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab03/seriesALU/seriesALU.runs/synth_1/SeriesALU.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file SeriesALU_utilization_synth.rpt -pb SeriesALU_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May 14 20:34:44 2024...
