Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Fri Jul 27 19:32:32 2018
| Host         : apple running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_control_sets -verbose -file pwm_wrapper_control_sets_placed.rpt
| Design       : pwm_wrapper
| Device       : xc7z020
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   341 |
| Unused register locations in slices containing registers |   932 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3654 |          803 |
| No           | No                    | Yes                    |             129 |           39 |
| No           | Yes                   | No                     |            1091 |          320 |
| Yes          | No                    | No                     |            8771 |         2079 |
| Yes          | No                    | Yes                    |              82 |           14 |
| Yes          | Yes                   | No                     |             813 |          213 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                Clock Signal                |                                                                                                            Enable Signal                                                                                                            |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                         | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                    |                1 |              1 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                         | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                    |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                           | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                    |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                                                                       | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                         |                1 |              2 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                        |                                                                                                                                                                                                                                         |                1 |              2 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                        |                                                                                                                                                                                                                                         |                1 |              2 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                        |                                                                                                                                                                                                                                         |                1 |              2 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              2 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              2 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                |                1 |              2 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ff9                                                                                                                                                              | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/shift_reg00                                                                                                                                                               |                1 |              3 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ffa                                                                                                                                                              | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/shift_reg10                                                                                                                                                               |                1 |              3 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                3 |              3 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                         |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                               |                2 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                               |                2 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                               |                2 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                               |                2 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/g_inst/inst/SLOT_1.inst_slot0/AXI4LITE.write_ptr[1]_i_1_n_0                                                                                                                                                     |                2 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/fifo_resp/pout[3]_i_1_n_0                                                                                                                                                            | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                         |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]                                                                                                                                                        | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/fifo_wreq/align_len_reg[31][0]                                                                                                                                                           |                2 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/bus_equal_gen.fifo_burst/push                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/p_32_in                                                                                                                                                                   | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                         |                2 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                  | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                      |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                                                         | pwm_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                     |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                                            | pwm_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                   |                2 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                           | pwm_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                   |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                         |                                                                                                                                                                                                                                         |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[7]_i_1_n_0                                                                                                                                             |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count_reg[3][0]                                                                                                                                  |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[0]_0                                                                                                                                                              |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/clear                                                                                                                                                |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/clear                                                                                                                                                |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                             |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/clear                                                                                                                                                |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/clear                                                                                                                                                |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/g_inst/inst/SLOT_0.inst_slot0/AXI4_NO_ID.write_ptr[1]_i_1_n_0                                                                                                                                                   |                2 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/clear                                                                                                                                                |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/clear                                                                                                                                                |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/clear                                                                                                                                                |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/clear                                                                                                                                                |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/clear                                                                                                                                                |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[46].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/clear                                                                                                                                                |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                                |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/rs_wreq/push                                                                                                                                                                         |                                                                                                                                                                                                                                         |                2 |              5 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/bus_equal_gen.fifo_burst/pop0                                                                                                                                                        | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                         |                2 |              5 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                 |                1 |              5 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_2_n_0                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                2 |              5 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_AXILiteS_s_axi_U/aw_hs                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              5 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                          | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[4]_i_1_n_0                                                                                                                                     |                1 |              5 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_AXILiteS_s_axi_U/rdata[31]_i_2_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                2 |              5 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/atoi_0/inst/atoi_AXILiteS_s_axi_U/aw_hs                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              5 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/atoi_0/inst/atoi_AXILiteS_s_axi_U/rdata[31]_i_2_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |              5 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |              6 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/pwm_0/inst/ap_CS_fsm_pp0_stage5                                                                                                                                                                                               | pwm_i/pwm_0/inst/p_out_p_V_load_reg_1191                                                                                                                                                                                                |                2 |              6 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                           |                2 |              6 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/pwm_0/inst/out_p_V0                                                                                                                                                                                                           | pwm_i/pwm_0/inst/out_p_V                                                                                                                                                                                                                |                1 |              6 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                              | pwm_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                           |                1 |              6 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/ap_enable_reg_pp0_iter5_reg                                                                                                                                               | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                         |                1 |              6 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q_reg[4]                                                                                                                                                    | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                         |                3 |              6 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.loop_cnt_reg[5][0]                                                                                                                           |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                           |                2 |              7 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                         | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                   |                2 |              7 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                         | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                   |                2 |              7 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/pwm_0/inst/pwm_ctrl_s_axi_U/aw_hs                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                3 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0] | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              8 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/throttl_cnt_reg[7][0]                                                                                                                                                                | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                         |                3 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                                                         |                                                                                                                                                                                                                                         |                4 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                          |                                                                                                                                                                                                                                         |                2 |              8 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                           |                                                                                                                                                                                                                                         |                3 |              8 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0][0]                                                                               |                                                                                                                                                                                                                                         |                2 |              8 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                         |                                                                                                                                                                                                                                         |                2 |              8 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1_n_0                                                                                                                                                           | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                         |                2 |              8 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                                          |                                                                                                                                                                                                                                         |                3 |              8 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                         |                                                                                                                                                                                                                                         |                3 |              8 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/p_32_in                                                                                                                                                                   | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt_reg[7][0]                                                                                                                                 |                2 |              8 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                 | pwm_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                 |                3 |              8 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/usedw[7]_i_1__0_n_0                                                                                                                                                       | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                         |                3 |              8 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                          |                                                                                                                                                                                                                                         |                2 |              8 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                 | pwm_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                 |                4 |              8 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                      |                2 |             10 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                |                2 |             10 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                              |                3 |             10 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                              |                6 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                3 |             10 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[4]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             10 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                     |                5 |             12 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                6 |             13 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             13 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                      |                                                                                                                                                                                                                                         |                2 |             14 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                                        |                                                                                                                                                                                                                                         |                3 |             14 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             16 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                            |                                                                                                                                                                                                                                         |                4 |             16 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             16 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             16 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                     |                                                                                                                                                                                                                                         |                2 |             16 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                     |                                                                                                                                                                                                                                         |                2 |             16 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             16 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                    |                                                                                                                                                                                                                                         |                3 |             16 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                4 |             16 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[15]_0                                                                                                                                                |                8 |             16 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             16 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                |                                                                                                                                                                                                                                         |                3 |             16 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             16 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             16 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                                                    |                                                                                                                                                                                                                                         |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                   |                                                                                                                                                                                                                                         |                2 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0] |                                                                                                                                                                                                                                         |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                2 |             16 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |             16 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]_0[0]                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                2 |             16 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                         |                                                                                                                                                                                                                                         |                3 |             16 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[16]                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                           |                                                                                                                                                                                                                                         |                7 |             17 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                                            |                                                                                                                                                                                                                                         |                7 |             17 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr_reg[0]                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/atoi_0/inst/atoi_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                    |                6 |             18 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                4 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                                       | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                         |                5 |             20 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                           |                                                                                                                                                                                                                                         |                3 |             24 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                                                         |                8 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                                                         |               11 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |               10 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                8 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[46].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |               10 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                8 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |               10 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |               10 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/pwm_0/inst/pwm_ctrl_s_axi_U/ap_rst_n_inv                                                                                                                                                                                          |                8 |             26 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_AXILiteS_s_axi_U/rdata[31]_i_2_n_0                                                                                                                                                                         | pwm_i/mixer_0/inst/mixer_AXILiteS_s_axi_U/rdata[31]_i_1_n_0                                                                                                                                                                             |                7 |             27 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_2_n_0                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[30]_i_1_n_0                                                                                                                                                  |                6 |             27 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               10 |             27 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/atoi_0/inst/atoi_AXILiteS_s_axi_U/rdata[31]_i_2_n_0                                                                                                                                                                           | pwm_i/atoi_0/inst/atoi_AXILiteS_s_axi_U/rdata[31]_i_1_n_0                                                                                                                                                                               |               11 |             27 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/tmp_7_reg_890_reg[28]_i_3_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             29 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/tmp_7_reg_890_reg[0][0]                                                                                                                                                   |                                                                                                                                                                                                                                         |               10 |             29 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/reg_228_reg[0][0]                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             29 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/tmp_reg_863_reg[0][0]                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             29 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/bus_equal_gen.fifo_burst/sect_addr_buf_reg[31][0]                                                                                                                                    | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                         |               10 |             30 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                                                | pwm_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                     |               10 |             30 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                8 |             31 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               12 |             32 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                          |                                                                                                                                                                                                                                         |                7 |             32 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                             |                                                                                                                                                                                                                                         |                8 |             32 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/p_32_in                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             32 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/rdata_reg[31]_i_4_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             32 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/atoi_0/inst/rdata_reg[31]_i_4_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             32 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/pwm_0/inst/tmp_27_reg_11590                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             32 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/pwm_0/inst/tmp_31_reg_11810                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             32 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/pwm_0/inst/pwm_ctrl_s_axi_U/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             32 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/pwm_0/inst/pwm_ctrl_s_axi_U/rdata[31]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                9 |             32 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             32 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/pwm_0/inst/rdata_reg[31]_i_4_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             32 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/pwm_0/inst/pwm_ctrl_s_axi_U/int_period_V[31]_i_1_n_0                                                                                                                                                                          | pwm_i/pwm_0/inst/pwm_ctrl_s_axi_U/ap_rst_n_inv                                                                                                                                                                                          |                6 |             32 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/pwm_0/inst/pwm_ctrl_s_axi_U/int_min_duty_V[31]_i_1_n_0                                                                                                                                                                        | pwm_i/pwm_0/inst/pwm_ctrl_s_axi_U/ap_rst_n_inv                                                                                                                                                                                          |                6 |             32 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/pwm_0/inst/reg_173_reg[31]_i_3_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             32 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/pwm_0/inst/pwm_ctrl_s_axi_U/int_max_duty_V[31]_i_1_n_0                                                                                                                                                                        | pwm_i/pwm_0/inst/pwm_ctrl_s_axi_U/ap_rst_n_inv                                                                                                                                                                                          |                8 |             32 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/pwm_0/inst/tmp_11_reg_10060                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             32 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/pwm_0/inst/tmp_15_reg_10430                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             32 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/pwm_0/inst/accumulator_V_load_o_reg_9060                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                9 |             32 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/pwm_0/inst/accumulator_V0                                                                                                                                                                                                     | pwm_i/pwm_0/inst/accumulator_V                                                                                                                                                                                                          |                6 |             32 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/pwm_0/inst/tmp_19_reg_10850                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             32 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/pwm_0/inst/tmp_23_reg_11270                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             32 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             33 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                        |                                                                                                                                                                                                                                         |                9 |             34 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               11 |             34 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                         |                8 |             34 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                        |                                                                                                                                                                                                                                         |                9 |             34 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                        |                                                                                                                                                                                                                                         |                7 |             35 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             35 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             35 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_wreq                                                                                                                                                   | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                         |                8 |             36 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                       | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                         |               10 |             36 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/fifo_resp_to_user/push                                                                                                                                                               | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                         |                8 |             41 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                       |               10 |             44 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                        |                                                                                                                                                                                                                                         |                7 |             47 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             47 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |               10 |             49 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |               10 |             49 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                9 |             49 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |               10 |             49 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                                                         |                9 |             49 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |               11 |             49 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[15]_0                                                                                                                                     |               26 |             50 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                          |                                                                                                                                                                                                                                         |                8 |             51 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                             |                                                                                                                                                                                                                                         |                7 |             51 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                             |                                                                                                                                                                                                                                         |                9 |             51 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                        |                                                                                                                                                                                                                                         |               11 |             51 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/neg_mul7_reg_1076_reg[61][0]                                                                                                                                              |                                                                                                                                                                                                                                         |               15 |             57 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/neg_mul2_reg_1071_reg[61][0]                                                                                                                                              |                                                                                                                                                                                                                                         |               15 |             57 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/neg_mul_reg_1081_reg[61][0]                                                                                                                                               |                                                                                                                                                                                                                                         |               15 |             58 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/rs_wreq/neg_mul1_reg_1056_reg[61][0]                                                                                                                                                 |                                                                                                                                                                                                                                         |               15 |             58 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/neg_ti3_reg_1111_reg[0][0]                                                                                                                                                |                                                                                                                                                                                                                                         |               15 |             59 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/neg_ti_reg_1121_reg[0][0]                                                                                                                                                 |                                                                                                                                                                                                                                         |               15 |             59 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/neg_ti2_reg_1101_reg[0][0]                                                                                                                                                |                                                                                                                                                                                                                                         |               15 |             59 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                       |               14 |             59 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/neg_ti1_reg_1066_reg[0][0]                                                                                                                                                |                                                                                                                                                                                                                                         |               15 |             59 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/ain_s1_reg[14][0]                                                                                                                                                         |                                                                                                                                                                                                                                         |               12 |             61 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               20 |             61 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                                                         |               10 |             65 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                         |               22 |             69 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/pwm_0/inst/ap_CS_fsm_pp0_stage4                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               24 |             99 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/pwm_0/inst/ap_CS_fsm_pp0_stage5                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               34 |            100 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                         |               26 |            103 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                |               53 |            122 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/bin_s1_reg[11][0]                                                                                                                                                         |                                                                                                                                                                                                                                         |               20 |            125 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/pwm_0/inst/ap_CS_fsm_pp0_stage2                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               32 |            132 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/pwm_0/inst/ap_CS_fsm_pp0_stage3                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               33 |            135 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                         |               36 |            154 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/rs_wreq/p_Val2_9_2_reg_1237_reg[53]                                                                                                                                                  |                                                                                                                                                                                                                                         |               39 |            160 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/bin_s1_reg[0][0]                                                                                                                                                          |                                                                                                                                                                                                                                         |               60 |            181 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/pwm_0/inst/ap_reg_pp0_iter1_min_duty_V_read_reg_8020                                                                                                                                                                          |                                                                                                                                                                                                                                         |               53 |            227 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/tmp_19_reg_1061_reg[0]                                                                                                                                                    |                                                                                                                                                                                                                                         |               66 |            234 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/pwm_0/inst/ap_CS_fsm_pp0_stage1                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               65 |            235 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/ap_enable_reg_pp0_iter5_reg                                                                                                                                               |                                                                                                                                                                                                                                         |               47 |            265 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                              |               55 |            304 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/mul4_reg_1026_reg[0]                                                                                                                                                      |                                                                                                                                                                                                                                         |               83 |            442 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/tmp_2_reg_1091_reg[0]                                                                                                                                                     |                                                                                                                                                                                                                                         |              128 |            538 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/r_V_2_tr_0_tr_reg_952_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                         |              163 |            716 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/grp_fu_240_ce                                                                                                                                                             |                                                                                                                                                                                                                                         |              614 |           2577 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |              845 |           4019 |
+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    11 |
| 2      |                    15 |
| 3      |                    12 |
| 4      |                    72 |
| 5      |                     9 |
| 6      |                     9 |
| 7      |                     5 |
| 8      |                    19 |
| 10     |                     8 |
| 12     |                     3 |
| 13     |                     2 |
| 14     |                     2 |
| 16+    |                   174 |
+--------+-----------------------+


