
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

                 Version O-2018.06 for linux64 - May 21, 2018 

                    Copyright (c) 1988 - 2018 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
#/***********************************************************/
#/*   FILE        : script.tcl                                */
#/*   Description : Default Synopsys Design Compiler Script */
#/*   Usage       : dc_shell -tcl_mode -f script.scr          */
#/*   You'll need to minimally set design_name & read files */
#/***********************************************************/
set output_path ./outputs
./outputs
set report_path ./reports
./reports
#/***********************************************************/
#/* The rest of this file may be left alone for most small  */
#/* to moderate sized designs.  You may need to alter it    */
#/* when synthesizing your final project.                   */
#/***********************************************************/
set SYN_DIR ./
./
set target_library "lec25dscc25_TT.db"
lec25dscc25_TT.db
set link_library [concat  "*" $target_library]
* lec25dscc25_TT.db
#/***********************************************************/
#/* The following lines must be updated for every           */
#/* new design                                              */
#/***********************************************************/
set search_path [ list "./" "/afs/umich.edu/class/eecs470/lib/synopsys/"]
./ /afs/umich.edu/class/eecs470/lib/synopsys/
set src_files [list "sys_defs.svh index_counter.sv partial_result_buffer.sv controller.sv counter.sv down_counter.sv FSM_selector.sv multiplexer.sv processing_element.sv processing_unit.sv"]
{sys_defs.svh index_counter.sv partial_result_buffer.sv controller.sv counter.sv down_counter.sv FSM_selector.sv multiplexer.sv processing_element.sv processing_unit.sv}
set design_name processing_unit
processing_unit
read_file -f sverilog $src_files
Loading db file '/afs/umich.edu/class/eecs470/lib/synopsys/lec25dscc25_TT.db'
Loading db file '/usr/caen/synopsys-synth-2018.06/libraries/syn/gtech.db'
Loading db file '/usr/caen/synopsys-synth-2018.06/libraries/syn/standard.sldb'
  Loading link library 'lec25dscc25_TT'
  Loading link library 'gtech'
Loading sverilog files: '/afs/umich.edu/user/a/r/arkhadem/Downloads/BISC/BISC_MVM/sys_defs.svh' '/afs/umich.edu/user/a/r/arkhadem/Downloads/BISC/BISC_MVM/index_counter.sv' '/afs/umich.edu/user/a/r/arkhadem/Downloads/BISC/BISC_MVM/partial_result_buffer.sv' '/afs/umich.edu/user/a/r/arkhadem/Downloads/BISC/BISC_MVM/controller.sv' '/afs/umich.edu/user/a/r/arkhadem/Downloads/BISC/BISC_MVM/counter.sv' '/afs/umich.edu/user/a/r/arkhadem/Downloads/BISC/BISC_MVM/down_counter.sv' '/afs/umich.edu/user/a/r/arkhadem/Downloads/BISC/BISC_MVM/FSM_selector.sv' '/afs/umich.edu/user/a/r/arkhadem/Downloads/BISC/BISC_MVM/multiplexer.sv' '/afs/umich.edu/user/a/r/arkhadem/Downloads/BISC/BISC_MVM/processing_element.sv' '/afs/umich.edu/user/a/r/arkhadem/Downloads/BISC/BISC_MVM/processing_unit.sv' 
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /afs/umich.edu/user/a/r/arkhadem/Downloads/BISC/BISC_MVM/sys_defs.svh
Compiling source file /afs/umich.edu/user/a/r/arkhadem/Downloads/BISC/BISC_MVM/index_counter.sv
Opening include file sys_defs.svh
Compiling source file /afs/umich.edu/user/a/r/arkhadem/Downloads/BISC/BISC_MVM/partial_result_buffer.sv
Opening include file sys_defs.svh
Compiling source file /afs/umich.edu/user/a/r/arkhadem/Downloads/BISC/BISC_MVM/controller.sv
Opening include file sys_defs.svh
Compiling source file /afs/umich.edu/user/a/r/arkhadem/Downloads/BISC/BISC_MVM/counter.sv
Opening include file sys_defs.svh
Compiling source file /afs/umich.edu/user/a/r/arkhadem/Downloads/BISC/BISC_MVM/down_counter.sv
Opening include file sys_defs.svh
Compiling source file /afs/umich.edu/user/a/r/arkhadem/Downloads/BISC/BISC_MVM/FSM_selector.sv
Opening include file sys_defs.svh
Compiling source file /afs/umich.edu/user/a/r/arkhadem/Downloads/BISC/BISC_MVM/multiplexer.sv
Opening include file sys_defs.svh
Warning:  /afs/umich.edu/user/a/r/arkhadem/Downloads/BISC/BISC_MVM/FSM_selector.sv:17: The statements in initial blocks are ignored. (VER-281)
Compiling source file /afs/umich.edu/user/a/r/arkhadem/Downloads/BISC/BISC_MVM/processing_element.sv
Opening include file sys_defs.svh
Compiling source file /afs/umich.edu/user/a/r/arkhadem/Downloads/BISC/BISC_MVM/processing_unit.sv
Opening include file sys_defs.svh
Warning:  /afs/umich.edu/user/a/r/arkhadem/Downloads/BISC/BISC_MVM/index_counter.sv:16: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine index_counter line 11 in file
		'/afs/umich.edu/user/a/r/arkhadem/Downloads/BISC/BISC_MVM/index_counter.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  height_index_reg   | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|   width_index_reg   | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Warning:  /afs/umich.edu/user/a/r/arkhadem/Downloads/BISC/BISC_MVM/partial_result_buffer.sv:26: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine partial_result_buffer line 17 in file
		'/afs/umich.edu/user/a/r/arkhadem/Downloads/BISC/BISC_MVM/partial_result_buffer.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| stored_partial_sums_reg | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================
Statistics for MUX_OPs
==============================================================
|     block name/line      | Inputs | Outputs | # sel inputs |
==============================================================
| partial_result_buffer/33 |   4    |    6    |      2       |
==============================================================
Warning:  /afs/umich.edu/user/a/r/arkhadem/Downloads/BISC/BISC_MVM/controller.sv:69: signed to unsigned conversion occurs. (VER-318)
Warning:  /afs/umich.edu/user/a/r/arkhadem/Downloads/BISC/BISC_MVM/controller.sv:69: signed to unsigned conversion occurs. (VER-318)
Warning:  /afs/umich.edu/user/a/r/arkhadem/Downloads/BISC/BISC_MVM/controller.sv:42: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 40 in file
	'/afs/umich.edu/user/a/r/arkhadem/Downloads/BISC/BISC_MVM/controller.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            42            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 80 in file
	'/afs/umich.edu/user/a/r/arkhadem/Downloads/BISC/BISC_MVM/controller.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            96            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine controller line 147 in file
		'/afs/umich.edu/user/a/r/arkhadem/Downloads/BISC/BISC_MVM/controller.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine counter line 16 in file
		'/afs/umich.edu/user/a/r/arkhadem/Downloads/BISC/BISC_MVM/counter.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine down_counter line 14 in file
		'/afs/umich.edu/user/a/r/arkhadem/Downloads/BISC/BISC_MVM/down_counter.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      Count_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Warning:  /afs/umich.edu/user/a/r/arkhadem/Downloads/BISC/BISC_MVM/FSM_selector.sv:29: signed to unsigned conversion occurs. (VER-318)
Warning:  /afs/umich.edu/user/a/r/arkhadem/Downloads/BISC/BISC_MVM/FSM_selector.sv:30: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine FSM_selector line 21 in file
		'/afs/umich.edu/user/a/r/arkhadem/Downloads/BISC/BISC_MVM/FSM_selector.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
| FSM_selector/29  | 32768  |    1    |      15      |
======================================================
Warning:  /afs/umich.edu/user/a/r/arkhadem/Downloads/BISC/BISC_MVM/processing_unit.sv:111: signed to unsigned conversion occurs. (VER-318)
Warning:  /afs/umich.edu/user/a/r/arkhadem/Downloads/BISC/BISC_MVM/processing_unit.sv:119: signed to unsigned conversion occurs. (VER-318)
Presto compilation completed successfully.
Current design is now '/afs/umich.edu/user/a/r/arkhadem/Downloads/BISC/BISC_MVM/index_counter.db:index_counter'
Loaded 9 designs.
Current design is 'index_counter'.
index_counter partial_result_buffer controller counter down_counter FSM_selector multiplexer processing_element processing_unit
set clock_name clock
clock
set reset_name reset
reset
set CLK_PERIOD 1.50
1.50
#/***********************************************************/
#/*  Clk Periods/uncertainty/transition                     */
set CLK_TRANSITION 0.1
0.1
set CLK_UNCERTAINTY 0.1
0.1
set CLK_LATENCY 0.1
0.1
#/* Input/output Delay values */
set AVG_INPUT_DELAY 0.1
0.1
set AVG_OUTPUT_DELAY 0.1
0.1
#/* Critical Range (ns) */
set CRIT_RANGE 1.0
1.0
#/***********************************************************/
#/* Design Constrains: Not all used                         */
set MAX_TRANSITION 1.0
1.0
set FAST_TRANSITION 0.1
0.1
set MAX_FANOUT 32
32
set MID_FANOUT 8
8
set LOW_FANOUT 1
1
set HIGH_DRIVE 0
0
set HIGH_LOAD 1.0
1.0
set AVG_LOAD 0.1
0.1
set AVG_FANOUT_LOAD 10
10
###############################################################
# check the design for any possible error
###############################################################
analyze -library WORK -format sverilog $src_files
Running PRESTO HDLC
Error:  Unable to open file `sys_defs.svh index_counter.sv partial_result_buffer.sv controller.sv counter.sv down_counter.sv FSM_selector.sv multiplexer.sv processing_element.sv processing_unit.sv': in search_path {./ /afs/umich.edu/class/eecs470/lib/synopsys/}. (VER-41)
*** Presto compilation terminated with 1 errors. ***
0
elaborate $design_name
Error: Cannot find the design 'processing_unit' in the library 'WORK'. (LBR-0)
0
current_design $design_name
Current design is 'processing_unit'.
{processing_unit}
link

  Linking design 'processing_unit'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (9 designs)               /afs/umich.edu/user/a/r/arkhadem/Downloads/BISC/BISC_MVM/processing_unit.db, etc
  lec25dscc25_TT (library)    /afs/umich.edu/class/eecs470/lib/synopsys/lec25dscc25_TT.db

1
uniquify
Information: Uniquified 4 instances of design 'processing_element'. (OPT-1056)
Information: Uniquified 4 instances of design 'counter'. (OPT-1056)
Information: Uniquified 4 instances of design 'multiplexer'. (OPT-1056)
1
check_design
 
****************************************
check_design summary:
Version:     O-2018.06
Date:        Sat Nov 30 21:37:56 2019
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     17
    Unconnected ports (LINT-28)                                     6
    Shorted outputs (LINT-31)                                       5
    Constant outputs (LINT-52)                                      6

Cells                                                               9
    Cells do not drive (LINT-1)                                     9
--------------------------------------------------------------------------------

Warning: In design 'down_counter', cell 'C62' does not drive any nets. (LINT-1)
Warning: In design 'FSM_selector', cell 'C54' does not drive any nets. (LINT-1)
Warning: In design 'partial_result_buffer', cell 'C92' does not drive any nets. (LINT-1)
Warning: In design 'index_counter', cell 'C51' does not drive any nets. (LINT-1)
Warning: In design 'index_counter', cell 'C52' does not drive any nets. (LINT-1)
Warning: In design 'counter_3', cell 'C54' does not drive any nets. (LINT-1)
Warning: In design 'counter_0', cell 'C54' does not drive any nets. (LINT-1)
Warning: In design 'counter_1', cell 'C54' does not drive any nets. (LINT-1)
Warning: In design 'counter_2', cell 'C54' does not drive any nets. (LINT-1)
Warning: In design 'partial_result_buffer', port 'store_vals[1][5]' is not connected to any nets. (LINT-28)
Warning: In design 'partial_result_buffer', port 'store_vals[1][4]' is not connected to any nets. (LINT-28)
Warning: In design 'partial_result_buffer', port 'store_vals[1][3]' is not connected to any nets. (LINT-28)
Warning: In design 'partial_result_buffer', port 'store_vals[1][2]' is not connected to any nets. (LINT-28)
Warning: In design 'partial_result_buffer', port 'store_vals[1][1]' is not connected to any nets. (LINT-28)
Warning: In design 'partial_result_buffer', port 'store_vals[1][0]' is not connected to any nets. (LINT-28)
Warning: In design 'partial_result_buffer', output port 'fetch_vals[0][5]' is connected directly to output port 'fetch_vals[0][0]'. (LINT-31)
Warning: In design 'partial_result_buffer', output port 'fetch_vals[0][5]' is connected directly to output port 'fetch_vals[0][1]'. (LINT-31)
Warning: In design 'partial_result_buffer', output port 'fetch_vals[0][5]' is connected directly to output port 'fetch_vals[0][2]'. (LINT-31)
Warning: In design 'partial_result_buffer', output port 'fetch_vals[0][5]' is connected directly to output port 'fetch_vals[0][3]'. (LINT-31)
Warning: In design 'partial_result_buffer', output port 'fetch_vals[0][5]' is connected directly to output port 'fetch_vals[0][4]'. (LINT-31)
Warning: In design 'partial_result_buffer', output port 'fetch_vals[0][5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'partial_result_buffer', output port 'fetch_vals[0][4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'partial_result_buffer', output port 'fetch_vals[0][3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'partial_result_buffer', output port 'fetch_vals[0][2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'partial_result_buffer', output port 'fetch_vals[0][1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'partial_result_buffer', output port 'fetch_vals[0][0]' is connected directly to 'logic 0'. (LINT-52)
1
###############################################################
# set timing and area constraints to synthesis the design
###############################################################
#set CLK_PERIOD [expr 1000 / $clk_freq_MHz]
set find_clock [find port [list $clock_name]]
{clock}
if { $find_clock != [list] } {
	create_clock -period $CLK_PERIOD $clock_name
	set_dont_touch_network $clock_name
	set_fix_hold $clock_name

    #set_clock_uncertainty $CLK_UNCERTAINTY $clock_name
    #remove_driving_cell [find port $clock_name]
    #set_input_delay $AVG_INPUT_DELAY -clock $clock_name [all_inputs]
    #remove_input_delay -clock $clock_name [find port $clock_name]
    #set_output_delay $AVG_OUTPUT_DELAY -clock $clock_name [all_outputs]
} else {
	create_clock -period $CLK_PERIOD -name vclk
	set_dont_touch_network vclk
	#do not put buffer in clk path.
	set_fix_hold vclk
	#want to meet hold time.

    #set_clock_uncertainty $CLK_UNCERTAINTY vclk
    #remove_driving_cell [find port vclk]
    #set_input_delay $AVG_INPUT_DELAY -clock vclk [all_inputs]
    #remove_input_delay -clock vclk [find port vclk]
    #set_output_delay $AVG_OUTPUT_DELAY -clock vclk [all_outputs]
}
1
set my_input_delay_ns 0
0
set my_output_delay_ns 0
0
#/***********************************************************/
#/* Set some flags for optimization */
set compile_top_all_paths "true"
true
set auto_wire_load_selection "false"
false
#/***********************************************************/
#/*BASIC_INPUT = cb18os120_tsmc_max/nd02d1/A1
#BASIC_OUTPUT = cb18os120_tsmc_max/nd02d1/ZN*/
set DRIVING_CELL dffacs1
dffacs1
#/* DONT_USE_LIST = {   } */
#/*************operation cons**************/
#/*OP_WCASE = WCCOM;
#OP_BCASE = BCCOM;*/
set WIRE_LOAD "tsmcwire"
tsmcwire
set LOGICLIB lec25dscc25_TT
lec25dscc25_TT
#/*****************************/
#/* Sourcing the file that sets the Search path and the libraries(target,link) */
set dc_shell_status [ set chk_file [format "%s%s"  [format "%s%s"  $SYN_DIR $design_name] ".chk"] ]
./processing_unit.chk
#/* if we didnt find errors at this point, run */
if {  $dc_shell_status != [list] } {
  set_wire_load_model -name $WIRE_LOAD -lib $LOGICLIB $design_name
  set_wire_load_mode top
  set_fix_multiple_port_nets -outputs -buffer_constants
  group_path -from [all_inputs] -name input_grp
  group_path -to [all_outputs] -name output_grp
  set_driving_cell  -lib_cell $DRIVING_CELL [all_inputs]
  #set_fanout_load $AVG_FANOUT_LOAD [all_outputs]
  #set_load $AVG_LOAD [all_outputs]
  set_dont_touch $reset_name
  set_resistance 0 $reset_name
  set_drive 0 $reset_name
  set_critical_range $CRIT_RANGE [current_design]
  set_max_delay $CLK_PERIOD [all_outputs]
  #set MAX_FANOUT $MAX_FANOUT
  #set MAX_TRANSITION $MAX_TRANSITION
  #ungroup -all -flatten
  compile -map_effort high
  check_design

  ###############################################################
  # create netlist file
  # in this part you can create ddc, sdc and etc files either
  ###############################################################
  set netlist_file [format "%s%s" $design_name ".vg"]
  write -f verilog -hierarchy -output $output_path/$netlist_file
  set filename [format "%s%s" $design_name ".ddc"]
  write -format ddc -hierarchy -output $output_path/$filename
  set filename [format "%s%s" $design_name "_synopsys_design_constraints.sdc"]
  write_sdc $output_path/$filename
  #set filename [format "%s%s" $design_name ".db"]
  #write -f db -hier -output $output_path/$filename

  report_timing -transition_time -max_paths 10 -input_pins -nets -attributes -nosplit > $report_path/timing.rpt
  report_area -nosplit -hierarchy > $report_path/area.rpt
  report_power -nosplit -hier > $report_path/power.rpt
  report_reference -nosplit -hierarchy > $report_path/reference.rpt
  report_resources -nosplit -hierarchy > $report_path/resources.rpt
  report_constraint -all_violators > $report_path/violations.rpt

  remove_design -all
  read_file -format verilog $output_path/$netlist_file
  quit
} else {
   quit
}
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Current design is 'processing_unit'.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | O-2018.06-DWBB_201806.0 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 26 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'index_counter'
  Processing 'partial_result_buffer'
  Processing 'multiplexer_0'
  Processing 'counter_0'
  Processing 'processing_element_0'
  Processing 'FSM_selector'
  Processing 'down_counter'
  Processing 'controller'
  Processing 'processing_unit'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'processing_unit_DW01_dec_0'
  Processing 'processing_unit_DW01_dec_1'
  Processing 'counter_0_DW01_add_0'
  Processing 'counter_1_DW01_add_0'
  Processing 'counter_2_DW01_add_0'
  Processing 'counter_3_DW01_add_0'
  Processing 'FSM_selector_DW01_inc_0'
  Processing 'down_counter_DW01_dec_0'
  Processing 'DW01_add_width4'
  Processing 'DW01_dec_width4'
  Processing 'DW01_add_width4'
  Processing 'DW01_dec_width4'

  Beginning Mapping Optimizations  (High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:03   38303.5      0.16       6.5       0.1                                0.00  
    0:00:03   38237.2      0.18       7.5       0.1                                0.00  
    0:00:03   38237.2      0.18       7.5       0.1                                0.00  
    0:00:03   38220.6      0.18       7.5       0.1                                0.00  
    0:00:03   38220.6      0.18       7.5       0.1                                0.00  
    0:00:03   32489.2      0.67      17.7       0.0                                0.00  
    0:00:03   32522.4      0.46      14.8       0.0                                0.00  
    0:00:03   32879.0      0.44      14.2       0.0                                0.00  
    0:00:03   32920.5      0.33       9.8       0.0                                0.00  
    0:00:03   33003.4      0.26       9.8       0.0                                0.00  
    0:00:03   33235.7      0.24       9.2       0.0                                0.00  
    0:00:03   33235.7      0.25       9.3       0.0                                0.00  
    0:00:03   33459.6      0.35       9.7       0.0                                0.00  
    0:00:04   33633.8      0.34       8.8       0.0                                0.00  
    0:00:04   33492.8      0.22       9.5       0.0                                0.00  
    0:00:04   33658.7      0.22       8.5       0.0                                0.00  
    0:00:04   34546.2      0.22       8.5       0.0                                0.00  
    0:00:04   35301.0      0.21       8.3       0.0                                0.00  
    0:00:04   35641.1      0.21       7.7       0.0                                0.00  
    0:00:04   35674.2      0.19       7.4       0.0                                0.00  
    0:00:04   35972.8      0.18       7.2       0.0                                0.00  
    0:00:04   35981.1      0.18       7.1       0.0                                0.00  
    0:00:04   36263.1      0.18       7.0       0.0                                0.00  
    0:00:04   36453.9      0.18       6.8       0.0                                0.00  
    0:00:04   36453.9      0.18       6.8       0.0                                0.00  
    0:00:04   36453.9      0.18       6.8       0.0                                0.00  
    0:00:04   36453.9      0.18       6.8       0.0                                0.00  
    0:00:04   36453.9      0.18       6.8       0.0                                0.00  
    0:00:04   36453.9      0.18       6.8       0.0                                0.00  



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:04   36453.9      0.18       6.8       0.0                                0.00  
    0:00:04   37523.9      0.16       5.6       0.0 partial_result_buffer_inst/stored_partial_sums_reg[0][2][1]/DIN      0.00  
    0:00:04   37590.2      0.14       5.4       0.0 PE_row[1].PE_column[0].PEs/counter_inst/count_reg[3]/DIN      0.00  
    0:00:04   37946.9      0.13       4.9       0.0 PE_row[0].PE_column[1].PEs/counter_inst/count_reg[5]/DIN      0.00  
    0:00:04   38452.9      0.11       4.5       0.0 PE_row[0].PE_column[1].PEs/counter_inst/count_reg[5]/DIN      0.00  
    0:00:05   38403.1      0.10       4.4       0.0 PE_row[0].PE_column[0].PEs/counter_inst/count_reg[2]/DIN      0.00  
    0:00:05   38751.5      0.10       4.1       0.0 PE_row[1].PE_column[0].PEs/counter_inst/count_reg[4]/DIN      0.00  
    0:00:05   38635.3      0.10       3.6       0.0                                0.00  
    0:00:05   38933.9      0.09       2.9       0.0 PE_row[1].PE_column[0].PEs/counter_inst/count_reg[2]/DIN      0.00  
    0:00:05   38950.5      0.08       2.4       0.0 PE_row[0].PE_column[1].PEs/counter_inst/count_reg[0]/DIN      0.00  
    0:00:05   39307.2      0.07       2.4       0.0 PE_row[0].PE_column[0].PEs/counter_inst/count_reg[4]/DIN      0.00  
    0:00:05   39439.9      0.07       2.0       0.0 PE_row[1].PE_column[1].PEs/counter_inst/count_reg[4]/DIN      0.00  
    0:00:05   39323.8      0.06       1.7       0.0 PE_row[1].PE_column[1].PEs/counter_inst/count_reg[4]/DIN      0.00  
    0:00:05   39381.8      0.05       1.7       0.0 PE_row[0].PE_column[1].PEs/counter_inst/count_reg[4]/DIN      0.00  
    0:00:05   39390.1      0.05       1.5       0.0 PE_row[1].PE_column[1].PEs/counter_inst/count_reg[4]/DIN      0.00  
    0:00:06   39439.9      0.05       1.3       0.0 partial_result_buffer_inst/stored_partial_sums_reg[0][2][3]/DIN      0.00  
    0:00:06   39514.5      0.04       1.2       0.0 PE_row[0].PE_column[1].PEs/counter_inst/count_reg[1]/DIN      0.00  
    0:00:06   39597.5      0.04       1.1       0.0 PE_row[0].PE_column[1].PEs/counter_inst/count_reg[0]/DIN      0.00  
    0:00:06   39755.1      0.03       0.9       0.0 PE_row[1].PE_column[1].PEs/counter_inst/count_reg[2]/DIN      0.00  
    0:00:06   39605.8      0.03       0.9       0.0 PE_row[0].PE_column[1].PEs/counter_inst/count_reg[0]/DIN      0.00  
    0:00:06   39580.9      0.03       0.9       0.0 PE_row[0].PE_column[1].PEs/counter_inst/count_reg[4]/DIN      0.00  
    0:00:06   39663.8      0.03       0.8       0.0 partial_result_buffer_inst/stored_partial_sums_reg[0][2][1]/DIN      0.00  
    0:00:06   39672.1      0.02       0.5       0.0 FSM_selector_inst/count_reg[1]/DIN      0.00  
    0:00:06   39630.7      0.02       0.3       0.0 PE_row[0].PE_column[0].PEs/counter_inst/count_reg[2]/DIN      0.00  
    0:00:06   39448.2      0.02       0.2       0.0 down_counter_inst/Count_reg[1]/DIN      0.00  
    0:00:06   39630.7      0.01       0.1       0.0 PE_row[0].PE_column[0].PEs/counter_inst/count_reg[2]/DIN      0.00  
    0:00:06   39680.4      0.01       0.1       0.0 PE_row[0].PE_column[1].PEs/counter_inst/count_reg[2]/DIN      0.00  
    0:00:06   39663.8      0.01       0.0       0.0 down_counter_inst/Count_reg[5]/DIN      0.00  
    0:00:06   39945.9      0.00       0.0       0.0 PE_row[1].PE_column[1].PEs/counter_inst/count_reg[0]/DIN      0.00  
    0:00:06   39962.4      0.00       0.0       0.0 down_counter_inst/Count_reg[1]/DIN      0.00  
    0:00:06   39979.0      0.00       0.0       0.0 PE_row[0].PE_column[0].PEs/counter_inst/count_reg[4]/DIN      0.00  
    0:00:06   39846.3      0.00       0.0       0.0                                0.00  
    0:00:07   39580.9      0.00       0.0       0.0                                0.00  


  Beginning Critical Range Optimization
  -------------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:07   39580.9      0.00       0.0       0.0                                0.00  


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:07   39580.9      0.00       0.0       0.0                                0.00  
    0:00:07   39580.9      0.00       0.0       0.0                                0.00  
    0:00:07   37847.4      0.00       0.0       0.0                                0.00  
    0:00:07   37548.8      0.00       0.0       0.0                                0.00  
    0:00:07   37515.6      0.01       0.1       0.0                                0.00  
    0:00:07   37515.6      0.01       0.1       0.0                                0.00  
    0:00:07   37515.6      0.01       0.1       0.0                                0.00  
    0:00:07   37581.9      0.00       0.0       0.0                                0.00  
    0:00:07   36603.2      0.03       0.1       0.0                                0.00  
    0:00:07   35790.4      0.06       0.3       0.0                                0.00  
    0:00:07   35757.2      0.06       0.3       0.0                                0.00  
    0:00:07   35757.2      0.06       0.3       0.0                                0.00  
    0:00:07   35757.2      0.06       0.3       0.0                                0.00  
    0:00:07   35757.2      0.06       0.3       0.0                                0.00  
    0:00:07   35757.2      0.06       0.3       0.0                                0.00  
    0:00:07   35757.2      0.06       0.3       0.0                                0.00  
    0:00:07   36080.7      0.00       0.0       0.0                                0.00  


  Beginning Critical Range Optimization
  -------------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:07   36080.7      0.00       0.0       0.0                                0.00  
    0:00:07   36379.3      0.00       0.0       0.0                                0.00  
Loading db file '/afs/umich.edu/class/eecs470/lib/synopsys/lec25dscc25_TT.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
 
****************************************
check_design summary:
Version:     O-2018.06
Date:        Sat Nov 30 21:38:03 2019
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      6
    Unconnected ports (LINT-28)                                     6

Cells                                                              18
    Connected to power or ground (LINT-32)                         18
--------------------------------------------------------------------------------

Warning: In design 'partial_result_buffer', port 'store_vals[1][5]' is not connected to any nets. (LINT-28)
Warning: In design 'partial_result_buffer', port 'store_vals[1][4]' is not connected to any nets. (LINT-28)
Warning: In design 'partial_result_buffer', port 'store_vals[1][3]' is not connected to any nets. (LINT-28)
Warning: In design 'partial_result_buffer', port 'store_vals[1][2]' is not connected to any nets. (LINT-28)
Warning: In design 'partial_result_buffer', port 'store_vals[1][1]' is not connected to any nets. (LINT-28)
Warning: In design 'partial_result_buffer', port 'store_vals[1][0]' is not connected to any nets. (LINT-28)
Warning: In design 'processing_unit', a pin on submodule 'PE_row[0].PE_column[0].PEs' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'selector[2]' is connected to logic 1. 
Warning: In design 'processing_unit', a pin on submodule 'PE_row[0].PE_column[0].PEs' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'selector[1]' is connected to logic 0. 
Warning: In design 'processing_unit', a pin on submodule 'PE_row[0].PE_column[0].PEs' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'selector[0]' is connected to logic 1. 
Warning: In design 'processing_unit', a pin on submodule 'PE_row[0].PE_column[0].PEs' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'init_val[5]' is connected to logic 0. 
Warning: In design 'processing_unit', a pin on submodule 'PE_row[0].PE_column[0].PEs' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'init_val[4]' is connected to logic 0. 
Warning: In design 'processing_unit', a pin on submodule 'PE_row[0].PE_column[0].PEs' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'init_val[3]' is connected to logic 0. 
Warning: In design 'processing_unit', a pin on submodule 'PE_row[0].PE_column[0].PEs' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'init_val[2]' is connected to logic 0. 
Warning: In design 'processing_unit', a pin on submodule 'PE_row[0].PE_column[0].PEs' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'init_val[1]' is connected to logic 0. 
Warning: In design 'processing_unit', a pin on submodule 'PE_row[0].PE_column[0].PEs' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'init_val[0]' is connected to logic 0. 
Warning: In design 'processing_unit', a pin on submodule 'PE_row[0].PE_column[1].PEs' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'selector[2]' is connected to logic 1. 
Warning: In design 'processing_unit', a pin on submodule 'PE_row[0].PE_column[1].PEs' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'selector[1]' is connected to logic 0. 
Warning: In design 'processing_unit', a pin on submodule 'PE_row[0].PE_column[1].PEs' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'selector[0]' is connected to logic 1. 
Warning: In design 'processing_unit', a pin on submodule 'PE_row[1].PE_column[0].PEs' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'selector[2]' is connected to logic 1. 
Warning: In design 'processing_unit', a pin on submodule 'PE_row[1].PE_column[0].PEs' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'selector[1]' is connected to logic 0. 
Warning: In design 'processing_unit', a pin on submodule 'PE_row[1].PE_column[0].PEs' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'selector[0]' is connected to logic 1. 
Warning: In design 'processing_unit', a pin on submodule 'PE_row[1].PE_column[1].PEs' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'selector[2]' is connected to logic 1. 
Warning: In design 'processing_unit', a pin on submodule 'PE_row[1].PE_column[1].PEs' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'selector[1]' is connected to logic 0. 
Warning: In design 'processing_unit', a pin on submodule 'PE_row[1].PE_column[1].PEs' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'selector[0]' is connected to logic 1. 
Writing verilog file '/afs/umich.edu/user/a/r/arkhadem/Downloads/BISC/BISC_MVM/outputs/processing_unit.vg'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 6 nets to module processing_unit using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Writing ddc file './outputs/processing_unit.ddc'.
Removing design 'index_counter'
Removing design 'partial_result_buffer'
Removing design 'controller'
Removing design 'down_counter'
Removing design 'FSM_selector'
Removing design 'processing_unit'
Removing design 'processing_element_0'
Removing design 'counter_0'
Removing design 'multiplexer_0'
Removing design 'processing_element_1'
Removing design 'processing_element_2'
Removing design 'processing_element_3'
Removing design 'counter_1'
Removing design 'counter_2'
Removing design 'counter_3'
Removing design 'multiplexer_1'
Removing design 'multiplexer_2'
Removing design 'multiplexer_3'
Removing library 'lec25dscc25_TT'
Removing library 'gtech'
Removing library 'standard.sldb'
Loading db file '/afs/umich.edu/class/eecs470/lib/synopsys/lec25dscc25_TT.db'
Loading db file '/usr/caen/synopsys-synth-2018.06/libraries/syn/gtech.db'
Loading db file '/usr/caen/synopsys-synth-2018.06/libraries/syn/standard.sldb'
  Loading link library 'lec25dscc25_TT'
  Loading link library 'gtech'
Loading verilog file '/afs/umich.edu/user/a/r/arkhadem/Downloads/BISC/BISC_MVM/outputs/processing_unit.vg'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Performing 'read' command.
Compiling source file /afs/umich.edu/user/a/r/arkhadem/Downloads/BISC/BISC_MVM/outputs/processing_unit.vg
Reading with netlist reader (equivalent to -netlist option).
Verilog netlist reader completed successfully.
Current design is now '/afs/umich.edu/user/a/r/arkhadem/Downloads/BISC/BISC_MVM/outputs/controller.db:controller'
Loaded 18 designs.
Current design is 'controller'.

Thank you...
