{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1738918744970 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1738918744982 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 07 16:59:04 2025 " "Processing started: Fri Feb 07 16:59:04 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1738918744982 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1738918744982 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ADS131A0X -c ADS131A0X " "Command: quartus_sta ADS131A0X -c ADS131A0X" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1738918744982 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1738918745295 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1738918745755 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1738918745755 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738918745811 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738918745811 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1738918745976 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ADS131A0X.sdc " "Synopsys Design Constraints File file not found: 'ADS131A0X.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1738918746000 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1738918746000 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name system_clock system_clock " "create_clock -period 1.000 -name system_clock system_clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1738918746001 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SPI_Master:SPI_Master_uut\|clock_synthesizer:clock_synthesizer_uut_0\|clock_state SPI_Master:SPI_Master_uut\|clock_synthesizer:clock_synthesizer_uut_0\|clock_state " "create_clock -period 1.000 -name SPI_Master:SPI_Master_uut\|clock_synthesizer:clock_synthesizer_uut_0\|clock_state SPI_Master:SPI_Master_uut\|clock_synthesizer:clock_synthesizer_uut_0\|clock_state" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1738918746001 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SPI_Master:SPI_Master_uut\|current_state.IDLE SPI_Master:SPI_Master_uut\|current_state.IDLE " "create_clock -period 1.000 -name SPI_Master:SPI_Master_uut\|current_state.IDLE SPI_Master:SPI_Master_uut\|current_state.IDLE" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1738918746001 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738918746001 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1738918746004 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738918746005 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1738918746008 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 100C Model" 0 0 "Timing Analyzer" 0 0 1738918746018 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1738918746029 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1738918746029 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.938 " "Worst-case setup slack is -3.938" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738918746032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738918746032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.938              -3.938 SPI_Master:SPI_Master_uut\|current_state.IDLE  " "   -3.938              -3.938 SPI_Master:SPI_Master_uut\|current_state.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738918746032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.829            -259.552 system_clock  " "   -3.829            -259.552 system_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738918746032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.418            -107.772 SPI_Master:SPI_Master_uut\|clock_synthesizer:clock_synthesizer_uut_0\|clock_state  " "   -3.418            -107.772 SPI_Master:SPI_Master_uut\|clock_synthesizer:clock_synthesizer_uut_0\|clock_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738918746032 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738918746032 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.417 " "Worst-case hold slack is 0.417" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738918746036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738918746036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 system_clock  " "    0.417               0.000 system_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738918746036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.418               0.000 SPI_Master:SPI_Master_uut\|clock_synthesizer:clock_synthesizer_uut_0\|clock_state  " "    0.418               0.000 SPI_Master:SPI_Master_uut\|clock_synthesizer:clock_synthesizer_uut_0\|clock_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738918746036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.642               0.000 SPI_Master:SPI_Master_uut\|current_state.IDLE  " "    3.642               0.000 SPI_Master:SPI_Master_uut\|current_state.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738918746036 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738918746036 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1738918746041 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1738918746045 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.210 " "Worst-case minimum pulse width slack is -3.210" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738918746048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738918746048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.210             -55.250 SPI_Master:SPI_Master_uut\|clock_synthesizer:clock_synthesizer_uut_0\|clock_state  " "   -3.210             -55.250 SPI_Master:SPI_Master_uut\|clock_synthesizer:clock_synthesizer_uut_0\|clock_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738918746048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.481            -131.266 system_clock  " "   -1.481            -131.266 system_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738918746048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.418               0.000 SPI_Master:SPI_Master_uut\|current_state.IDLE  " "    0.418               0.000 SPI_Master:SPI_Master_uut\|current_state.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738918746048 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738918746048 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1738918746097 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1738918746116 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1738918746309 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738918746380 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1738918746387 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1738918746387 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.390 " "Worst-case setup slack is -3.390" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738918746393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738918746393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.390              -3.390 SPI_Master:SPI_Master_uut\|current_state.IDLE  " "   -3.390              -3.390 SPI_Master:SPI_Master_uut\|current_state.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738918746393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.302            -211.511 system_clock  " "   -3.302            -211.511 system_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738918746393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.911             -92.387 SPI_Master:SPI_Master_uut\|clock_synthesizer:clock_synthesizer_uut_0\|clock_state  " "   -2.911             -92.387 SPI_Master:SPI_Master_uut\|clock_synthesizer:clock_synthesizer_uut_0\|clock_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738918746393 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738918746393 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.344 " "Worst-case hold slack is 0.344" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738918746398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738918746398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 SPI_Master:SPI_Master_uut\|clock_synthesizer:clock_synthesizer_uut_0\|clock_state  " "    0.344               0.000 SPI_Master:SPI_Master_uut\|clock_synthesizer:clock_synthesizer_uut_0\|clock_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738918746398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 system_clock  " "    0.344               0.000 system_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738918746398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.277               0.000 SPI_Master:SPI_Master_uut\|current_state.IDLE  " "    3.277               0.000 SPI_Master:SPI_Master_uut\|current_state.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738918746398 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738918746398 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1738918746402 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1738918746409 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.210 " "Worst-case minimum pulse width slack is -3.210" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738918746414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738918746414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.210             -55.250 SPI_Master:SPI_Master_uut\|clock_synthesizer:clock_synthesizer_uut_0\|clock_state  " "   -3.210             -55.250 SPI_Master:SPI_Master_uut\|clock_synthesizer:clock_synthesizer_uut_0\|clock_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738918746414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.481            -131.266 system_clock  " "   -1.481            -131.266 system_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738918746414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.439               0.000 SPI_Master:SPI_Master_uut\|current_state.IDLE  " "    0.439               0.000 SPI_Master:SPI_Master_uut\|current_state.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738918746414 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738918746414 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1738918746470 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738918746575 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1738918746577 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1738918746577 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.629 " "Worst-case setup slack is -1.629" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738918746583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738918746583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.629              -1.629 SPI_Master:SPI_Master_uut\|current_state.IDLE  " "   -1.629              -1.629 SPI_Master:SPI_Master_uut\|current_state.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738918746583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.245             -65.890 system_clock  " "   -1.245             -65.890 system_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738918746583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.145             -28.906 SPI_Master:SPI_Master_uut\|clock_synthesizer:clock_synthesizer_uut_0\|clock_state  " "   -1.145             -28.906 SPI_Master:SPI_Master_uut\|clock_synthesizer:clock_synthesizer_uut_0\|clock_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738918746583 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738918746583 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.179 " "Worst-case hold slack is 0.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738918746589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738918746589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 SPI_Master:SPI_Master_uut\|clock_synthesizer:clock_synthesizer_uut_0\|clock_state  " "    0.179               0.000 SPI_Master:SPI_Master_uut\|clock_synthesizer:clock_synthesizer_uut_0\|clock_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738918746589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 system_clock  " "    0.179               0.000 system_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738918746589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.018               0.000 SPI_Master:SPI_Master_uut\|current_state.IDLE  " "    2.018               0.000 SPI_Master:SPI_Master_uut\|current_state.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738918746589 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738918746589 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1738918746597 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1738918746604 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738918746611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738918746611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -44.000 SPI_Master:SPI_Master_uut\|clock_synthesizer:clock_synthesizer_uut_0\|clock_state  " "   -3.000             -44.000 SPI_Master:SPI_Master_uut\|clock_synthesizer:clock_synthesizer_uut_0\|clock_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738918746611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.283            -102.283 system_clock  " "   -1.283            -102.283 system_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738918746611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.458               0.000 SPI_Master:SPI_Master_uut\|current_state.IDLE  " "    0.458               0.000 SPI_Master:SPI_Master_uut\|current_state.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738918746611 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738918746611 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1738918746996 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1738918746996 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1738918747077 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 07 16:59:07 2025 " "Processing ended: Fri Feb 07 16:59:07 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1738918747077 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1738918747077 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1738918747077 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1738918747077 ""}
