
SensorHub.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008698  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000144  080087a8  080087a8  000097a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080088ec  080088ec  0000a06c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080088ec  080088ec  0000a06c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080088ec  080088ec  0000a06c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080088ec  080088ec  000098ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080088f0  080088f0  000098f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  080088f4  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001f58  2000006c  08008960  0000a06c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001fc4  08008960  0000afc4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000a06c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013029  00000000  00000000  0000a095  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002dd3  00000000  00000000  0001d0be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001120  00000000  00000000  0001fe98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d4b  00000000  00000000  00020fb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a0a2  00000000  00000000  00021d03  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013eea  00000000  00000000  0003bda5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00090e30  00000000  00000000  0004fc8f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e0abf  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004e68  00000000  00000000  000e0b04  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007c  00000000  00000000  000e596c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	2000006c 	.word	0x2000006c
 800012c:	00000000 	.word	0x00000000
 8000130:	08008790 	.word	0x08008790

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000070 	.word	0x20000070
 800014c:	08008790 	.word	0x08008790

08000150 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000150:	b480      	push	{r7}
 8000152:	b085      	sub	sp, #20
 8000154:	af00      	add	r7, sp, #0
 8000156:	60f8      	str	r0, [r7, #12]
 8000158:	60b9      	str	r1, [r7, #8]
 800015a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800015c:	68fb      	ldr	r3, [r7, #12]
 800015e:	4a06      	ldr	r2, [pc, #24]	@ (8000178 <vApplicationGetIdleTaskMemory+0x28>)
 8000160:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000162:	68bb      	ldr	r3, [r7, #8]
 8000164:	4a05      	ldr	r2, [pc, #20]	@ (800017c <vApplicationGetIdleTaskMemory+0x2c>)
 8000166:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000168:	687b      	ldr	r3, [r7, #4]
 800016a:	2280      	movs	r2, #128	@ 0x80
 800016c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800016e:	bf00      	nop
 8000170:	3714      	adds	r7, #20
 8000172:	46bd      	mov	sp, r7
 8000174:	bc80      	pop	{r7}
 8000176:	4770      	bx	lr
 8000178:	20000088 	.word	0x20000088
 800017c:	20000128 	.word	0x20000128

08000180 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch)
{
 8000180:	b580      	push	{r7, lr}
 8000182:	b082      	sub	sp, #8
 8000184:	af00      	add	r7, sp, #0
 8000186:	6078      	str	r0, [r7, #4]
 if ( ch == '\n' )
 8000188:	687b      	ldr	r3, [r7, #4]
 800018a:	2b0a      	cmp	r3, #10
 800018c:	d106      	bne.n	800019c <__io_putchar+0x1c>
	 HAL_UART_Transmit(&huart2, (uint8_t*)&"\r", 1, HAL_MAX_DELAY);
 800018e:	f04f 33ff 	mov.w	r3, #4294967295
 8000192:	2201      	movs	r2, #1
 8000194:	4907      	ldr	r1, [pc, #28]	@ (80001b4 <__io_putchar+0x34>)
 8000196:	4808      	ldr	r0, [pc, #32]	@ (80001b8 <__io_putchar+0x38>)
 8000198:	f004 ffb1 	bl	80050fe <HAL_UART_Transmit>
 HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 800019c:	1d39      	adds	r1, r7, #4
 800019e:	f04f 33ff 	mov.w	r3, #4294967295
 80001a2:	2201      	movs	r2, #1
 80001a4:	4804      	ldr	r0, [pc, #16]	@ (80001b8 <__io_putchar+0x38>)
 80001a6:	f004 ffaa 	bl	80050fe <HAL_UART_Transmit>
 return ch;
 80001aa:	687b      	ldr	r3, [r7, #4]
}
 80001ac:	4618      	mov	r0, r3
 80001ae:	3708      	adds	r7, #8
 80001b0:	46bd      	mov	sp, r7
 80001b2:	bd80      	pop	{r7, pc}
 80001b4:	080087a8 	.word	0x080087a8
 80001b8:	20000418 	.word	0x20000418

080001bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001bc:	b5b0      	push	{r4, r5, r7, lr}
 80001be:	b08c      	sub	sp, #48	@ 0x30
 80001c0:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001c2:	f000 fe89 	bl	8000ed8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001c6:	f000 f855 	bl	8000274 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001ca:	f000 f96f 	bl	80004ac <MX_GPIO_Init>
  MX_DMA_Init();
 80001ce:	f000 f947 	bl	8000460 <MX_DMA_Init>
  MX_I2C2_Init();
 80001d2:	f000 f891 	bl	80002f8 <MX_I2C2_Init>
  MX_SPI2_Init();
 80001d6:	f000 f8bd 	bl	8000354 <MX_SPI2_Init>
  MX_USART2_UART_Init();
 80001da:	f000 f8ed 	bl	80003b8 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 80001de:	f000 f915 	bl	800040c <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  CO_Init();
 80001e2:	f000 f9f1 	bl	80005c8 <CO_Init>
  IMU_Init();
 80001e6:	f000 fa65 	bl	80006b4 <IMU_Init>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80001ea:	4b19      	ldr	r3, [pc, #100]	@ (8000250 <main+0x94>)
 80001ec:	1d3c      	adds	r4, r7, #4
 80001ee:	461d      	mov	r5, r3
 80001f0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80001f2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80001f4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80001f8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80001fc:	1d3b      	adds	r3, r7, #4
 80001fe:	2100      	movs	r1, #0
 8000200:	4618      	mov	r0, r3
 8000202:	f005 ff45 	bl	8006090 <osThreadCreate>
 8000206:	4603      	mov	r3, r0
 8000208:	4a12      	ldr	r2, [pc, #72]	@ (8000254 <main+0x98>)
 800020a:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */

  BaseType_t xReturnedCO;
  xReturnedCO = xTaskCreate(		(TaskFunction_t)Task_CO,
 800020c:	4b12      	ldr	r3, [pc, #72]	@ (8000258 <main+0x9c>)
 800020e:	9301      	str	r3, [sp, #4]
 8000210:	230a      	movs	r3, #10
 8000212:	9300      	str	r3, [sp, #0]
 8000214:	2300      	movs	r3, #0
 8000216:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800021a:	4910      	ldr	r1, [pc, #64]	@ (800025c <main+0xa0>)
 800021c:	4810      	ldr	r0, [pc, #64]	@ (8000260 <main+0xa4>)
 800021e:	f006 f892 	bl	8006346 <xTaskCreate>
 8000222:	6278      	str	r0, [r7, #36]	@ 0x24
									256,
									NULL,
									TASK_CO_PRIO,
									&xCOHandle);
  BaseType_t xReturnedIMU;
  xReturnedIMU = xTaskCreate(		(TaskFunction_t)Task_IMU,
 8000224:	4b0f      	ldr	r3, [pc, #60]	@ (8000264 <main+0xa8>)
 8000226:	9301      	str	r3, [sp, #4]
 8000228:	230b      	movs	r3, #11
 800022a:	9300      	str	r3, [sp, #0]
 800022c:	2300      	movs	r3, #0
 800022e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000232:	490d      	ldr	r1, [pc, #52]	@ (8000268 <main+0xac>)
 8000234:	480d      	ldr	r0, [pc, #52]	@ (800026c <main+0xb0>)
 8000236:	f006 f886 	bl	8006346 <xTaskCreate>
 800023a:	6238      	str	r0, [r7, #32]
									256,
									NULL,
									TASK_IMU_PRIO,
									&xIMUHandle);

  if(xReturnedIMU != pdPASS){
 800023c:	6a3b      	ldr	r3, [r7, #32]
 800023e:	2b01      	cmp	r3, #1
 8000240:	d002      	beq.n	8000248 <main+0x8c>
	  printf("IMU Task is not created!\n");
 8000242:	480b      	ldr	r0, [pc, #44]	@ (8000270 <main+0xb4>)
 8000244:	f007 fbda 	bl	80079fc <puts>
  }

  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000248:	f005 ff1b 	bl	8006082 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800024c:	bf00      	nop
 800024e:	e7fd      	b.n	800024c <main+0x90>
 8000250:	080087e8 	.word	0x080087e8
 8000254:	200004ec 	.word	0x200004ec
 8000258:	200004f0 	.word	0x200004f0
 800025c:	080087ac 	.word	0x080087ac
 8000260:	080005e5 	.word	0x080005e5
 8000264:	20000500 	.word	0x20000500
 8000268:	080087b4 	.word	0x080087b4
 800026c:	080006e9 	.word	0x080006e9
 8000270:	080087c0 	.word	0x080087c0

08000274 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000274:	b580      	push	{r7, lr}
 8000276:	b090      	sub	sp, #64	@ 0x40
 8000278:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800027a:	f107 0318 	add.w	r3, r7, #24
 800027e:	2228      	movs	r2, #40	@ 0x28
 8000280:	2100      	movs	r1, #0
 8000282:	4618      	mov	r0, r3
 8000284:	f007 fc9a 	bl	8007bbc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000288:	1d3b      	adds	r3, r7, #4
 800028a:	2200      	movs	r2, #0
 800028c:	601a      	str	r2, [r3, #0]
 800028e:	605a      	str	r2, [r3, #4]
 8000290:	609a      	str	r2, [r3, #8]
 8000292:	60da      	str	r2, [r3, #12]
 8000294:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000296:	2302      	movs	r3, #2
 8000298:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800029a:	2301      	movs	r3, #1
 800029c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800029e:	2310      	movs	r3, #16
 80002a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002a2:	2302      	movs	r3, #2
 80002a4:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 80002a6:	2300      	movs	r3, #0
 80002a8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 80002aa:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 80002ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002b0:	f107 0318 	add.w	r3, r7, #24
 80002b4:	4618      	mov	r0, r3
 80002b6:	f004 f93b 	bl	8004530 <HAL_RCC_OscConfig>
 80002ba:	4603      	mov	r3, r0
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d001      	beq.n	80002c4 <SystemClock_Config+0x50>
  {
    Error_Handler();
 80002c0:	f000 fafa 	bl	80008b8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002c4:	230f      	movs	r3, #15
 80002c6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002c8:	2302      	movs	r3, #2
 80002ca:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002cc:	2300      	movs	r3, #0
 80002ce:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80002d0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80002d4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002d6:	2300      	movs	r3, #0
 80002d8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80002da:	1d3b      	adds	r3, r7, #4
 80002dc:	2102      	movs	r1, #2
 80002de:	4618      	mov	r0, r3
 80002e0:	f004 fba8 	bl	8004a34 <HAL_RCC_ClockConfig>
 80002e4:	4603      	mov	r3, r0
 80002e6:	2b00      	cmp	r3, #0
 80002e8:	d001      	beq.n	80002ee <SystemClock_Config+0x7a>
  {
    Error_Handler();
 80002ea:	f000 fae5 	bl	80008b8 <Error_Handler>
  }
}
 80002ee:	bf00      	nop
 80002f0:	3740      	adds	r7, #64	@ 0x40
 80002f2:	46bd      	mov	sp, r7
 80002f4:	bd80      	pop	{r7, pc}
	...

080002f8 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80002f8:	b580      	push	{r7, lr}
 80002fa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80002fc:	4b12      	ldr	r3, [pc, #72]	@ (8000348 <MX_I2C2_Init+0x50>)
 80002fe:	4a13      	ldr	r2, [pc, #76]	@ (800034c <MX_I2C2_Init+0x54>)
 8000300:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8000302:	4b11      	ldr	r3, [pc, #68]	@ (8000348 <MX_I2C2_Init+0x50>)
 8000304:	4a12      	ldr	r2, [pc, #72]	@ (8000350 <MX_I2C2_Init+0x58>)
 8000306:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000308:	4b0f      	ldr	r3, [pc, #60]	@ (8000348 <MX_I2C2_Init+0x50>)
 800030a:	2200      	movs	r2, #0
 800030c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800030e:	4b0e      	ldr	r3, [pc, #56]	@ (8000348 <MX_I2C2_Init+0x50>)
 8000310:	2200      	movs	r2, #0
 8000312:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000314:	4b0c      	ldr	r3, [pc, #48]	@ (8000348 <MX_I2C2_Init+0x50>)
 8000316:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800031a:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800031c:	4b0a      	ldr	r3, [pc, #40]	@ (8000348 <MX_I2C2_Init+0x50>)
 800031e:	2200      	movs	r2, #0
 8000320:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8000322:	4b09      	ldr	r3, [pc, #36]	@ (8000348 <MX_I2C2_Init+0x50>)
 8000324:	2200      	movs	r2, #0
 8000326:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000328:	4b07      	ldr	r3, [pc, #28]	@ (8000348 <MX_I2C2_Init+0x50>)
 800032a:	2200      	movs	r2, #0
 800032c:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800032e:	4b06      	ldr	r3, [pc, #24]	@ (8000348 <MX_I2C2_Init+0x50>)
 8000330:	2200      	movs	r2, #0
 8000332:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000334:	4804      	ldr	r0, [pc, #16]	@ (8000348 <MX_I2C2_Init+0x50>)
 8000336:	f001 fbc5 	bl	8001ac4 <HAL_I2C_Init>
 800033a:	4603      	mov	r3, r0
 800033c:	2b00      	cmp	r3, #0
 800033e:	d001      	beq.n	8000344 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8000340:	f000 faba 	bl	80008b8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000344:	bf00      	nop
 8000346:	bd80      	pop	{r7, pc}
 8000348:	20000328 	.word	0x20000328
 800034c:	40005800 	.word	0x40005800
 8000350:	000186a0 	.word	0x000186a0

08000354 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000354:	b580      	push	{r7, lr}
 8000356:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000358:	4b15      	ldr	r3, [pc, #84]	@ (80003b0 <MX_SPI2_Init+0x5c>)
 800035a:	4a16      	ldr	r2, [pc, #88]	@ (80003b4 <MX_SPI2_Init+0x60>)
 800035c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_SLAVE;
 800035e:	4b14      	ldr	r3, [pc, #80]	@ (80003b0 <MX_SPI2_Init+0x5c>)
 8000360:	2200      	movs	r2, #0
 8000362:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000364:	4b12      	ldr	r3, [pc, #72]	@ (80003b0 <MX_SPI2_Init+0x5c>)
 8000366:	2200      	movs	r2, #0
 8000368:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800036a:	4b11      	ldr	r3, [pc, #68]	@ (80003b0 <MX_SPI2_Init+0x5c>)
 800036c:	2200      	movs	r2, #0
 800036e:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000370:	4b0f      	ldr	r3, [pc, #60]	@ (80003b0 <MX_SPI2_Init+0x5c>)
 8000372:	2200      	movs	r2, #0
 8000374:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000376:	4b0e      	ldr	r3, [pc, #56]	@ (80003b0 <MX_SPI2_Init+0x5c>)
 8000378:	2200      	movs	r2, #0
 800037a:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_INPUT;
 800037c:	4b0c      	ldr	r3, [pc, #48]	@ (80003b0 <MX_SPI2_Init+0x5c>)
 800037e:	2200      	movs	r2, #0
 8000380:	619a      	str	r2, [r3, #24]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000382:	4b0b      	ldr	r3, [pc, #44]	@ (80003b0 <MX_SPI2_Init+0x5c>)
 8000384:	2200      	movs	r2, #0
 8000386:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000388:	4b09      	ldr	r3, [pc, #36]	@ (80003b0 <MX_SPI2_Init+0x5c>)
 800038a:	2200      	movs	r2, #0
 800038c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800038e:	4b08      	ldr	r3, [pc, #32]	@ (80003b0 <MX_SPI2_Init+0x5c>)
 8000390:	2200      	movs	r2, #0
 8000392:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8000394:	4b06      	ldr	r3, [pc, #24]	@ (80003b0 <MX_SPI2_Init+0x5c>)
 8000396:	220a      	movs	r2, #10
 8000398:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800039a:	4805      	ldr	r0, [pc, #20]	@ (80003b0 <MX_SPI2_Init+0x5c>)
 800039c:	f004 fcd8 	bl	8004d50 <HAL_SPI_Init>
 80003a0:	4603      	mov	r3, r0
 80003a2:	2b00      	cmp	r3, #0
 80003a4:	d001      	beq.n	80003aa <MX_SPI2_Init+0x56>
  {
    Error_Handler();
 80003a6:	f000 fa87 	bl	80008b8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80003aa:	bf00      	nop
 80003ac:	bd80      	pop	{r7, pc}
 80003ae:	bf00      	nop
 80003b0:	200003c0 	.word	0x200003c0
 80003b4:	40003800 	.word	0x40003800

080003b8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80003b8:	b580      	push	{r7, lr}
 80003ba:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80003bc:	4b11      	ldr	r3, [pc, #68]	@ (8000404 <MX_USART2_UART_Init+0x4c>)
 80003be:	4a12      	ldr	r2, [pc, #72]	@ (8000408 <MX_USART2_UART_Init+0x50>)
 80003c0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80003c2:	4b10      	ldr	r3, [pc, #64]	@ (8000404 <MX_USART2_UART_Init+0x4c>)
 80003c4:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80003c8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80003ca:	4b0e      	ldr	r3, [pc, #56]	@ (8000404 <MX_USART2_UART_Init+0x4c>)
 80003cc:	2200      	movs	r2, #0
 80003ce:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80003d0:	4b0c      	ldr	r3, [pc, #48]	@ (8000404 <MX_USART2_UART_Init+0x4c>)
 80003d2:	2200      	movs	r2, #0
 80003d4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80003d6:	4b0b      	ldr	r3, [pc, #44]	@ (8000404 <MX_USART2_UART_Init+0x4c>)
 80003d8:	2200      	movs	r2, #0
 80003da:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80003dc:	4b09      	ldr	r3, [pc, #36]	@ (8000404 <MX_USART2_UART_Init+0x4c>)
 80003de:	220c      	movs	r2, #12
 80003e0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80003e2:	4b08      	ldr	r3, [pc, #32]	@ (8000404 <MX_USART2_UART_Init+0x4c>)
 80003e4:	2200      	movs	r2, #0
 80003e6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80003e8:	4b06      	ldr	r3, [pc, #24]	@ (8000404 <MX_USART2_UART_Init+0x4c>)
 80003ea:	2200      	movs	r2, #0
 80003ec:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80003ee:	4805      	ldr	r0, [pc, #20]	@ (8000404 <MX_USART2_UART_Init+0x4c>)
 80003f0:	f004 fe35 	bl	800505e <HAL_UART_Init>
 80003f4:	4603      	mov	r3, r0
 80003f6:	2b00      	cmp	r3, #0
 80003f8:	d001      	beq.n	80003fe <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80003fa:	f000 fa5d 	bl	80008b8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80003fe:	bf00      	nop
 8000400:	bd80      	pop	{r7, pc}
 8000402:	bf00      	nop
 8000404:	20000418 	.word	0x20000418
 8000408:	40004400 	.word	0x40004400

0800040c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 800040c:	b580      	push	{r7, lr}
 800040e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000410:	4b11      	ldr	r3, [pc, #68]	@ (8000458 <MX_USART3_UART_Init+0x4c>)
 8000412:	4a12      	ldr	r2, [pc, #72]	@ (800045c <MX_USART3_UART_Init+0x50>)
 8000414:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8000416:	4b10      	ldr	r3, [pc, #64]	@ (8000458 <MX_USART3_UART_Init+0x4c>)
 8000418:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 800041c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800041e:	4b0e      	ldr	r3, [pc, #56]	@ (8000458 <MX_USART3_UART_Init+0x4c>)
 8000420:	2200      	movs	r2, #0
 8000422:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000424:	4b0c      	ldr	r3, [pc, #48]	@ (8000458 <MX_USART3_UART_Init+0x4c>)
 8000426:	2200      	movs	r2, #0
 8000428:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800042a:	4b0b      	ldr	r3, [pc, #44]	@ (8000458 <MX_USART3_UART_Init+0x4c>)
 800042c:	2200      	movs	r2, #0
 800042e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000430:	4b09      	ldr	r3, [pc, #36]	@ (8000458 <MX_USART3_UART_Init+0x4c>)
 8000432:	220c      	movs	r2, #12
 8000434:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000436:	4b08      	ldr	r3, [pc, #32]	@ (8000458 <MX_USART3_UART_Init+0x4c>)
 8000438:	2200      	movs	r2, #0
 800043a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800043c:	4b06      	ldr	r3, [pc, #24]	@ (8000458 <MX_USART3_UART_Init+0x4c>)
 800043e:	2200      	movs	r2, #0
 8000440:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000442:	4805      	ldr	r0, [pc, #20]	@ (8000458 <MX_USART3_UART_Init+0x4c>)
 8000444:	f004 fe0b 	bl	800505e <HAL_UART_Init>
 8000448:	4603      	mov	r3, r0
 800044a:	2b00      	cmp	r3, #0
 800044c:	d001      	beq.n	8000452 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800044e:	f000 fa33 	bl	80008b8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000452:	bf00      	nop
 8000454:	bd80      	pop	{r7, pc}
 8000456:	bf00      	nop
 8000458:	20000460 	.word	0x20000460
 800045c:	40004800 	.word	0x40004800

08000460 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000460:	b580      	push	{r7, lr}
 8000462:	b082      	sub	sp, #8
 8000464:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000466:	4b10      	ldr	r3, [pc, #64]	@ (80004a8 <MX_DMA_Init+0x48>)
 8000468:	695b      	ldr	r3, [r3, #20]
 800046a:	4a0f      	ldr	r2, [pc, #60]	@ (80004a8 <MX_DMA_Init+0x48>)
 800046c:	f043 0301 	orr.w	r3, r3, #1
 8000470:	6153      	str	r3, [r2, #20]
 8000472:	4b0d      	ldr	r3, [pc, #52]	@ (80004a8 <MX_DMA_Init+0x48>)
 8000474:	695b      	ldr	r3, [r3, #20]
 8000476:	f003 0301 	and.w	r3, r3, #1
 800047a:	607b      	str	r3, [r7, #4]
 800047c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 5, 0);
 800047e:	2200      	movs	r2, #0
 8000480:	2105      	movs	r1, #5
 8000482:	200d      	movs	r0, #13
 8000484:	f000 fe61 	bl	800114a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8000488:	200d      	movs	r0, #13
 800048a:	f000 fe7a 	bl	8001182 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 5, 0);
 800048e:	2200      	movs	r2, #0
 8000490:	2105      	movs	r1, #5
 8000492:	200f      	movs	r0, #15
 8000494:	f000 fe59 	bl	800114a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8000498:	200f      	movs	r0, #15
 800049a:	f000 fe72 	bl	8001182 <HAL_NVIC_EnableIRQ>

}
 800049e:	bf00      	nop
 80004a0:	3708      	adds	r7, #8
 80004a2:	46bd      	mov	sp, r7
 80004a4:	bd80      	pop	{r7, pc}
 80004a6:	bf00      	nop
 80004a8:	40021000 	.word	0x40021000

080004ac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80004ac:	b580      	push	{r7, lr}
 80004ae:	b088      	sub	sp, #32
 80004b0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004b2:	f107 0310 	add.w	r3, r7, #16
 80004b6:	2200      	movs	r2, #0
 80004b8:	601a      	str	r2, [r3, #0]
 80004ba:	605a      	str	r2, [r3, #4]
 80004bc:	609a      	str	r2, [r3, #8]
 80004be:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80004c0:	4b3d      	ldr	r3, [pc, #244]	@ (80005b8 <MX_GPIO_Init+0x10c>)
 80004c2:	699b      	ldr	r3, [r3, #24]
 80004c4:	4a3c      	ldr	r2, [pc, #240]	@ (80005b8 <MX_GPIO_Init+0x10c>)
 80004c6:	f043 0310 	orr.w	r3, r3, #16
 80004ca:	6193      	str	r3, [r2, #24]
 80004cc:	4b3a      	ldr	r3, [pc, #232]	@ (80005b8 <MX_GPIO_Init+0x10c>)
 80004ce:	699b      	ldr	r3, [r3, #24]
 80004d0:	f003 0310 	and.w	r3, r3, #16
 80004d4:	60fb      	str	r3, [r7, #12]
 80004d6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80004d8:	4b37      	ldr	r3, [pc, #220]	@ (80005b8 <MX_GPIO_Init+0x10c>)
 80004da:	699b      	ldr	r3, [r3, #24]
 80004dc:	4a36      	ldr	r2, [pc, #216]	@ (80005b8 <MX_GPIO_Init+0x10c>)
 80004de:	f043 0320 	orr.w	r3, r3, #32
 80004e2:	6193      	str	r3, [r2, #24]
 80004e4:	4b34      	ldr	r3, [pc, #208]	@ (80005b8 <MX_GPIO_Init+0x10c>)
 80004e6:	699b      	ldr	r3, [r3, #24]
 80004e8:	f003 0320 	and.w	r3, r3, #32
 80004ec:	60bb      	str	r3, [r7, #8]
 80004ee:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80004f0:	4b31      	ldr	r3, [pc, #196]	@ (80005b8 <MX_GPIO_Init+0x10c>)
 80004f2:	699b      	ldr	r3, [r3, #24]
 80004f4:	4a30      	ldr	r2, [pc, #192]	@ (80005b8 <MX_GPIO_Init+0x10c>)
 80004f6:	f043 0304 	orr.w	r3, r3, #4
 80004fa:	6193      	str	r3, [r2, #24]
 80004fc:	4b2e      	ldr	r3, [pc, #184]	@ (80005b8 <MX_GPIO_Init+0x10c>)
 80004fe:	699b      	ldr	r3, [r3, #24]
 8000500:	f003 0304 	and.w	r3, r3, #4
 8000504:	607b      	str	r3, [r7, #4]
 8000506:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000508:	4b2b      	ldr	r3, [pc, #172]	@ (80005b8 <MX_GPIO_Init+0x10c>)
 800050a:	699b      	ldr	r3, [r3, #24]
 800050c:	4a2a      	ldr	r2, [pc, #168]	@ (80005b8 <MX_GPIO_Init+0x10c>)
 800050e:	f043 0308 	orr.w	r3, r3, #8
 8000512:	6193      	str	r3, [r2, #24]
 8000514:	4b28      	ldr	r3, [pc, #160]	@ (80005b8 <MX_GPIO_Init+0x10c>)
 8000516:	699b      	ldr	r3, [r3, #24]
 8000518:	f003 0308 	and.w	r3, r3, #8
 800051c:	603b      	str	r3, [r7, #0]
 800051e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000520:	2200      	movs	r2, #0
 8000522:	2120      	movs	r1, #32
 8000524:	4825      	ldr	r0, [pc, #148]	@ (80005bc <MX_GPIO_Init+0x110>)
 8000526:	f001 fa79 	bl	8001a1c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Trig_GPIO_Port, Trig_Pin, GPIO_PIN_RESET);
 800052a:	2200      	movs	r2, #0
 800052c:	2120      	movs	r1, #32
 800052e:	4824      	ldr	r0, [pc, #144]	@ (80005c0 <MX_GPIO_Init+0x114>)
 8000530:	f001 fa74 	bl	8001a1c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000534:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000538:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800053a:	4b22      	ldr	r3, [pc, #136]	@ (80005c4 <MX_GPIO_Init+0x118>)
 800053c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800053e:	2300      	movs	r3, #0
 8000540:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000542:	f107 0310 	add.w	r3, r7, #16
 8000546:	4619      	mov	r1, r3
 8000548:	481d      	ldr	r0, [pc, #116]	@ (80005c0 <MX_GPIO_Init+0x114>)
 800054a:	f001 f8e3 	bl	8001714 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800054e:	2320      	movs	r3, #32
 8000550:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000552:	2301      	movs	r3, #1
 8000554:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000556:	2300      	movs	r3, #0
 8000558:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800055a:	2302      	movs	r3, #2
 800055c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800055e:	f107 0310 	add.w	r3, r7, #16
 8000562:	4619      	mov	r1, r3
 8000564:	4815      	ldr	r0, [pc, #84]	@ (80005bc <MX_GPIO_Init+0x110>)
 8000566:	f001 f8d5 	bl	8001714 <HAL_GPIO_Init>

  /*Configure GPIO pin : Trig_Pin */
  GPIO_InitStruct.Pin = Trig_Pin;
 800056a:	2320      	movs	r3, #32
 800056c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800056e:	2301      	movs	r3, #1
 8000570:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000572:	2300      	movs	r3, #0
 8000574:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000576:	2302      	movs	r3, #2
 8000578:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Trig_GPIO_Port, &GPIO_InitStruct);
 800057a:	f107 0310 	add.w	r3, r7, #16
 800057e:	4619      	mov	r1, r3
 8000580:	480f      	ldr	r0, [pc, #60]	@ (80005c0 <MX_GPIO_Init+0x114>)
 8000582:	f001 f8c7 	bl	8001714 <HAL_GPIO_Init>

  /*Configure GPIO pin : Echo_Pin */
  GPIO_InitStruct.Pin = Echo_Pin;
 8000586:	2340      	movs	r3, #64	@ 0x40
 8000588:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800058a:	2300      	movs	r3, #0
 800058c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800058e:	2300      	movs	r3, #0
 8000590:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(Echo_GPIO_Port, &GPIO_InitStruct);
 8000592:	f107 0310 	add.w	r3, r7, #16
 8000596:	4619      	mov	r1, r3
 8000598:	4809      	ldr	r0, [pc, #36]	@ (80005c0 <MX_GPIO_Init+0x114>)
 800059a:	f001 f8bb 	bl	8001714 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 800059e:	2200      	movs	r2, #0
 80005a0:	2105      	movs	r1, #5
 80005a2:	2028      	movs	r0, #40	@ 0x28
 80005a4:	f000 fdd1 	bl	800114a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80005a8:	2028      	movs	r0, #40	@ 0x28
 80005aa:	f000 fdea 	bl	8001182 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80005ae:	bf00      	nop
 80005b0:	3720      	adds	r7, #32
 80005b2:	46bd      	mov	sp, r7
 80005b4:	bd80      	pop	{r7, pc}
 80005b6:	bf00      	nop
 80005b8:	40021000 	.word	0x40021000
 80005bc:	40010800 	.word	0x40010800
 80005c0:	40011000 	.word	0x40011000
 80005c4:	10110000 	.word	0x10110000

080005c8 <CO_Init>:

/* USER CODE BEGIN 4 */
void CO_Init(void){
 80005c8:	b580      	push	{r7, lr}
 80005ca:	af00      	add	r7, sp, #0
	  HAL_UART_Receive_DMA(&huart3, CO_UART_RxBuffer, 9);	// CO Sensor UART 수신, TODO: Interrupt 방식 DMA로 바꾸기
 80005cc:	2209      	movs	r2, #9
 80005ce:	4903      	ldr	r1, [pc, #12]	@ (80005dc <CO_Init+0x14>)
 80005d0:	4803      	ldr	r0, [pc, #12]	@ (80005e0 <CO_Init+0x18>)
 80005d2:	f004 fe1f 	bl	8005214 <HAL_UART_Receive_DMA>
}
 80005d6:	bf00      	nop
 80005d8:	bd80      	pop	{r7, pc}
 80005da:	bf00      	nop
 80005dc:	200004f4 	.word	0x200004f4
 80005e0:	20000460 	.word	0x20000460

080005e4 <Task_CO>:

// Deferred interrupt Processing
void Task_CO( void *pvParameters )
{
 80005e4:	b580      	push	{r7, lr}
 80005e6:	b086      	sub	sp, #24
 80005e8:	af00      	add	r7, sp, #0
 80005ea:	6078      	str	r0, [r7, #4]
	const char *pcTaskName = "Task_CO";
 80005ec:	4b14      	ldr	r3, [pc, #80]	@ (8000640 <Task_CO+0x5c>)
 80005ee:	617b      	str	r3, [r7, #20]
	uint32_t ulNotifiedValue;

	pvParameters = pvParameters;	// for compiler warning
	printf("%s is running\n", pcTaskName);
 80005f0:	6979      	ldr	r1, [r7, #20]
 80005f2:	4814      	ldr	r0, [pc, #80]	@ (8000644 <Task_CO+0x60>)
 80005f4:	f007 f99a 	bl	800792c <iprintf>

	for(;;) {
		ulNotifiedValue = ulTaskNotifyTake(pdTRUE, portMAX_DELAY);	// 인터럽트 처리기로부터 이벤트를 기다린다. & 영원히 기다림
 80005f8:	f04f 31ff 	mov.w	r1, #4294967295
 80005fc:	2001      	movs	r0, #1
 80005fe:	f006 fbab 	bl	8006d58 <ulTaskNotifyTake>
 8000602:	6138      	str	r0, [r7, #16]
//		for (int i=0; i<9; i++){
//			printf("%02X ", CO_UART_RxBuffer[i]);
//		}
//		printf("\n");

		uint8_t high_byte = CO_UART_RxBuffer[4];
 8000604:	4b10      	ldr	r3, [pc, #64]	@ (8000648 <Task_CO+0x64>)
 8000606:	791b      	ldrb	r3, [r3, #4]
 8000608:	73fb      	strb	r3, [r7, #15]
		uint8_t low_byte = CO_UART_RxBuffer[5];
 800060a:	4b0f      	ldr	r3, [pc, #60]	@ (8000648 <Task_CO+0x64>)
 800060c:	795b      	ldrb	r3, [r3, #5]
 800060e:	73bb      	strb	r3, [r7, #14]
		uint16_t temp_co_ppm = ((high_byte << 8) | low_byte);		// Corrected formula
 8000610:	7bfb      	ldrb	r3, [r7, #15]
 8000612:	b21b      	sxth	r3, r3
 8000614:	021b      	lsls	r3, r3, #8
 8000616:	b21a      	sxth	r2, r3
 8000618:	7bbb      	ldrb	r3, [r7, #14]
 800061a:	b21b      	sxth	r3, r3
 800061c:	4313      	orrs	r3, r2
 800061e:	b21b      	sxth	r3, r3
 8000620:	81bb      	strh	r3, [r7, #12]
		printf("CO PPM: %u\n", temp_co_ppm);
 8000622:	89bb      	ldrh	r3, [r7, #12]
 8000624:	4619      	mov	r1, r3
 8000626:	4809      	ldr	r0, [pc, #36]	@ (800064c <Task_CO+0x68>)
 8000628:	f007 f980 	bl	800792c <iprintf>

		taskENTER_CRITICAL();
 800062c:	f006 fdce 	bl	80071cc <vPortEnterCritical>
		CO_PPM = temp_co_ppm;
 8000630:	4a07      	ldr	r2, [pc, #28]	@ (8000650 <Task_CO+0x6c>)
 8000632:	89bb      	ldrh	r3, [r7, #12]
 8000634:	8013      	strh	r3, [r2, #0]
		taskEXIT_CRITICAL();
 8000636:	f006 fdf9 	bl	800722c <vPortExitCritical>
	for(;;) {
 800063a:	bf00      	nop
 800063c:	e7dc      	b.n	80005f8 <Task_CO+0x14>
 800063e:	bf00      	nop
 8000640:	080087ac 	.word	0x080087ac
 8000644:	08008804 	.word	0x08008804
 8000648:	200004f4 	.word	0x200004f4
 800064c:	08008814 	.word	0x08008814
 8000650:	200004fe 	.word	0x200004fe

08000654 <HAL_UART_RxCpltCallback>:
	}

}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8000654:	b580      	push	{r7, lr}
 8000656:	b082      	sub	sp, #8
 8000658:	af00      	add	r7, sp, #0
 800065a:	6078      	str	r0, [r7, #4]
	static portBASE_TYPE xHigherPriorityTaskWoken;

	if (huart->Instance == USART3)
 800065c:	687b      	ldr	r3, [r7, #4]
 800065e:	681b      	ldr	r3, [r3, #0]
 8000660:	4a0e      	ldr	r2, [pc, #56]	@ (800069c <HAL_UART_RxCpltCallback+0x48>)
 8000662:	4293      	cmp	r3, r2
 8000664:	d115      	bne.n	8000692 <HAL_UART_RxCpltCallback+0x3e>
	{
		xHigherPriorityTaskWoken = pdFALSE;
 8000666:	4b0e      	ldr	r3, [pc, #56]	@ (80006a0 <HAL_UART_RxCpltCallback+0x4c>)
 8000668:	2200      	movs	r2, #0
 800066a:	601a      	str	r2, [r3, #0]
		vTaskNotifyGiveFromISR(xCOHandle, &xHigherPriorityTaskWoken);
 800066c:	4b0d      	ldr	r3, [pc, #52]	@ (80006a4 <HAL_UART_RxCpltCallback+0x50>)
 800066e:	681b      	ldr	r3, [r3, #0]
 8000670:	490b      	ldr	r1, [pc, #44]	@ (80006a0 <HAL_UART_RxCpltCallback+0x4c>)
 8000672:	4618      	mov	r0, r3
 8000674:	f006 fbbc 	bl	8006df0 <vTaskNotifyGiveFromISR>
		HAL_UART_Receive_DMA(&huart3, CO_UART_RxBuffer, 9);		// 9 byte 읽어오기
 8000678:	2209      	movs	r2, #9
 800067a:	490b      	ldr	r1, [pc, #44]	@ (80006a8 <HAL_UART_RxCpltCallback+0x54>)
 800067c:	480b      	ldr	r0, [pc, #44]	@ (80006ac <HAL_UART_RxCpltCallback+0x58>)
 800067e:	f004 fdc9 	bl	8005214 <HAL_UART_Receive_DMA>
		portYIELD_FROM_ISR(&xHigherPriorityTaskWoken);
 8000682:	4b0b      	ldr	r3, [pc, #44]	@ (80006b0 <HAL_UART_RxCpltCallback+0x5c>)
 8000684:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000688:	601a      	str	r2, [r3, #0]
 800068a:	f3bf 8f4f 	dsb	sy
 800068e:	f3bf 8f6f 	isb	sy
	}
}
 8000692:	bf00      	nop
 8000694:	3708      	adds	r7, #8
 8000696:	46bd      	mov	sp, r7
 8000698:	bd80      	pop	{r7, pc}
 800069a:	bf00      	nop
 800069c:	40004800 	.word	0x40004800
 80006a0:	20000514 	.word	0x20000514
 80006a4:	200004f0 	.word	0x200004f0
 80006a8:	200004f4 	.word	0x200004f4
 80006ac:	20000460 	.word	0x20000460
 80006b0:	e000ed04 	.word	0xe000ed04

080006b4 <IMU_Init>:


/* 	(26.02.18) Developing...	*/
void IMU_Init(void){
 80006b4:	b580      	push	{r7, lr}
 80006b6:	b086      	sub	sp, #24
 80006b8:	af04      	add	r7, sp, #16
	uint16_t 	IMU_ctrl_reg1_addr = 0x20;	// CTRL_RRG1 주소
 80006ba:	2320      	movs	r3, #32
 80006bc:	80fb      	strh	r3, [r7, #6]
	uint8_t 	config = 0b01010111;	// ODR 100Hz, xyz 축 활성화(Normal 모드), datasheet p35
 80006be:	2357      	movs	r3, #87	@ 0x57
 80006c0:	717b      	strb	r3, [r7, #5]
	HAL_I2C_Mem_Write(&hi2c2, (LIS3DH_ADDR << 1), IMU_ctrl_reg1_addr, I2C_MEMADD_SIZE_8BIT, &config, 1, 100);
 80006c2:	88fa      	ldrh	r2, [r7, #6]
 80006c4:	2364      	movs	r3, #100	@ 0x64
 80006c6:	9302      	str	r3, [sp, #8]
 80006c8:	2301      	movs	r3, #1
 80006ca:	9301      	str	r3, [sp, #4]
 80006cc:	1d7b      	adds	r3, r7, #5
 80006ce:	9300      	str	r3, [sp, #0]
 80006d0:	2301      	movs	r3, #1
 80006d2:	2130      	movs	r1, #48	@ 0x30
 80006d4:	4803      	ldr	r0, [pc, #12]	@ (80006e4 <IMU_Init+0x30>)
 80006d6:	f001 fb4d 	bl	8001d74 <HAL_I2C_Mem_Write>
}
 80006da:	bf00      	nop
 80006dc:	3708      	adds	r7, #8
 80006de:	46bd      	mov	sp, r7
 80006e0:	bd80      	pop	{r7, pc}
 80006e2:	bf00      	nop
 80006e4:	20000328 	.word	0x20000328

080006e8 <Task_IMU>:

void Task_IMU( void *pvParameters )
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	b088      	sub	sp, #32
 80006ec:	af02      	add	r7, sp, #8
 80006ee:	6078      	str	r0, [r7, #4]
	const char *pcTaskName = "Task_IMU";
 80006f0:	4b40      	ldr	r3, [pc, #256]	@ (80007f4 <Task_IMU+0x10c>)
 80006f2:	617b      	str	r3, [r7, #20]
	printf("%s is running\n", pcTaskName);
 80006f4:	6979      	ldr	r1, [r7, #20]
 80006f6:	4840      	ldr	r0, [pc, #256]	@ (80007f8 <Task_IMU+0x110>)
 80006f8:	f007 f918 	bl	800792c <iprintf>
	pvParameters = pvParameters;	// for compiler warning

	TickType_t xLastWakeTime;
	xLastWakeTime = xTaskGetTickCount();
 80006fc:	f006 f908 	bl	8006910 <xTaskGetTickCount>
 8000700:	4603      	mov	r3, r0
 8000702:	60fb      	str	r3, [r7, #12]

	for(;;){
		// I2C(DMA)로 IMU데이터 읽어오기
		HAL_StatusTypeDef status = HAL_I2C_Mem_Read_DMA(&hi2c2, (LIS3DH_ADDR << 1), (0x28 | 0x80), I2C_MEMADD_SIZE_8BIT, IMU_I2C_RxBuffer, 6);	// 6byte 읽어오기
 8000704:	2306      	movs	r3, #6
 8000706:	9301      	str	r3, [sp, #4]
 8000708:	4b3c      	ldr	r3, [pc, #240]	@ (80007fc <Task_IMU+0x114>)
 800070a:	9300      	str	r3, [sp, #0]
 800070c:	2301      	movs	r3, #1
 800070e:	22a8      	movs	r2, #168	@ 0xa8
 8000710:	2130      	movs	r1, #48	@ 0x30
 8000712:	483b      	ldr	r0, [pc, #236]	@ (8000800 <Task_IMU+0x118>)
 8000714:	f001 fc28 	bl	8001f68 <HAL_I2C_Mem_Read_DMA>
 8000718:	4603      	mov	r3, r0
 800071a:	74fb      	strb	r3, [r7, #19]
		if (status == HAL_OK) {
 800071c:	7cfb      	ldrb	r3, [r7, #19]
 800071e:	2b00      	cmp	r3, #0
 8000720:	d15b      	bne.n	80007da <Task_IMU+0xf2>
			if (ulTaskNotifyTake(pdTRUE, pdMS_TO_TICKS(5))) {
 8000722:	2105      	movs	r1, #5
 8000724:	2001      	movs	r0, #1
 8000726:	f006 fb17 	bl	8006d58 <ulTaskNotifyTake>
 800072a:	4603      	mov	r3, r0
 800072c:	2b00      	cmp	r3, #0
 800072e:	d050      	beq.n	80007d2 <Task_IMU+0xea>
				// 전복 여부 계산하기
				x = (int16_t)((IMU_I2C_RxBuffer[1] << 8) | IMU_I2C_RxBuffer[0]);
 8000730:	4b32      	ldr	r3, [pc, #200]	@ (80007fc <Task_IMU+0x114>)
 8000732:	785b      	ldrb	r3, [r3, #1]
 8000734:	b21b      	sxth	r3, r3
 8000736:	021b      	lsls	r3, r3, #8
 8000738:	b21a      	sxth	r2, r3
 800073a:	4b30      	ldr	r3, [pc, #192]	@ (80007fc <Task_IMU+0x114>)
 800073c:	781b      	ldrb	r3, [r3, #0]
 800073e:	b21b      	sxth	r3, r3
 8000740:	4313      	orrs	r3, r2
 8000742:	b21a      	sxth	r2, r3
 8000744:	4b2f      	ldr	r3, [pc, #188]	@ (8000804 <Task_IMU+0x11c>)
 8000746:	801a      	strh	r2, [r3, #0]
				y = (int16_t)((IMU_I2C_RxBuffer[3] << 8) | IMU_I2C_RxBuffer[2]);
 8000748:	4b2c      	ldr	r3, [pc, #176]	@ (80007fc <Task_IMU+0x114>)
 800074a:	78db      	ldrb	r3, [r3, #3]
 800074c:	b21b      	sxth	r3, r3
 800074e:	021b      	lsls	r3, r3, #8
 8000750:	b21a      	sxth	r2, r3
 8000752:	4b2a      	ldr	r3, [pc, #168]	@ (80007fc <Task_IMU+0x114>)
 8000754:	789b      	ldrb	r3, [r3, #2]
 8000756:	b21b      	sxth	r3, r3
 8000758:	4313      	orrs	r3, r2
 800075a:	b21a      	sxth	r2, r3
 800075c:	4b2a      	ldr	r3, [pc, #168]	@ (8000808 <Task_IMU+0x120>)
 800075e:	801a      	strh	r2, [r3, #0]
				z = (int16_t)((IMU_I2C_RxBuffer[5] << 8) | IMU_I2C_RxBuffer[4]);
 8000760:	4b26      	ldr	r3, [pc, #152]	@ (80007fc <Task_IMU+0x114>)
 8000762:	795b      	ldrb	r3, [r3, #5]
 8000764:	b21b      	sxth	r3, r3
 8000766:	021b      	lsls	r3, r3, #8
 8000768:	b21a      	sxth	r2, r3
 800076a:	4b24      	ldr	r3, [pc, #144]	@ (80007fc <Task_IMU+0x114>)
 800076c:	791b      	ldrb	r3, [r3, #4]
 800076e:	b21b      	sxth	r3, r3
 8000770:	4313      	orrs	r3, r2
 8000772:	b21a      	sxth	r2, r3
 8000774:	4b25      	ldr	r3, [pc, #148]	@ (800080c <Task_IMU+0x124>)
 8000776:	801a      	strh	r2, [r3, #0]
//				printf("x, y, z: %d, %d, %d\n", x, y, z);
				if (y > 14000 || y < -14000 || x > 14000 || x < -14000){
 8000778:	4b23      	ldr	r3, [pc, #140]	@ (8000808 <Task_IMU+0x120>)
 800077a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800077e:	f243 62b0 	movw	r2, #14000	@ 0x36b0
 8000782:	4293      	cmp	r3, r2
 8000784:	dc12      	bgt.n	80007ac <Task_IMU+0xc4>
 8000786:	4b20      	ldr	r3, [pc, #128]	@ (8000808 <Task_IMU+0x120>)
 8000788:	f9b3 3000 	ldrsh.w	r3, [r3]
 800078c:	4a20      	ldr	r2, [pc, #128]	@ (8000810 <Task_IMU+0x128>)
 800078e:	4293      	cmp	r3, r2
 8000790:	db0c      	blt.n	80007ac <Task_IMU+0xc4>
 8000792:	4b1c      	ldr	r3, [pc, #112]	@ (8000804 <Task_IMU+0x11c>)
 8000794:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000798:	f243 62b0 	movw	r2, #14000	@ 0x36b0
 800079c:	4293      	cmp	r3, r2
 800079e:	dc05      	bgt.n	80007ac <Task_IMU+0xc4>
 80007a0:	4b18      	ldr	r3, [pc, #96]	@ (8000804 <Task_IMU+0x11c>)
 80007a2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80007a6:	4a1a      	ldr	r2, [pc, #104]	@ (8000810 <Task_IMU+0x128>)
 80007a8:	4293      	cmp	r3, r2
 80007aa:	da0a      	bge.n	80007c2 <Task_IMU+0xda>
					printf("ACCIDENT OCCURED!\n");
 80007ac:	4819      	ldr	r0, [pc, #100]	@ (8000814 <Task_IMU+0x12c>)
 80007ae:	f007 f925 	bl	80079fc <puts>
					taskENTER_CRITICAL();
 80007b2:	f006 fd0b 	bl	80071cc <vPortEnterCritical>
					IMU_accident_bool = 1;
 80007b6:	4b18      	ldr	r3, [pc, #96]	@ (8000818 <Task_IMU+0x130>)
 80007b8:	2201      	movs	r2, #1
 80007ba:	701a      	strb	r2, [r3, #0]
					taskEXIT_CRITICAL();
 80007bc:	f006 fd36 	bl	800722c <vPortExitCritical>
 80007c0:	e010      	b.n	80007e4 <Task_IMU+0xfc>
				}
				else{
					taskENTER_CRITICAL();
 80007c2:	f006 fd03 	bl	80071cc <vPortEnterCritical>
					IMU_accident_bool = 0;
 80007c6:	4b14      	ldr	r3, [pc, #80]	@ (8000818 <Task_IMU+0x130>)
 80007c8:	2200      	movs	r2, #0
 80007ca:	701a      	strb	r2, [r3, #0]
					taskEXIT_CRITICAL();
 80007cc:	f006 fd2e 	bl	800722c <vPortExitCritical>
 80007d0:	e008      	b.n	80007e4 <Task_IMU+0xfc>
				}
			}
			else{
				// DMA 완료 알림 안오는 경우
				printf("IMU DMA Timeout!\n");
 80007d2:	4812      	ldr	r0, [pc, #72]	@ (800081c <Task_IMU+0x134>)
 80007d4:	f007 f912 	bl	80079fc <puts>
 80007d8:	e004      	b.n	80007e4 <Task_IMU+0xfc>
			}
		}
		else{
			// I2C 통신 실패
			printf("I2C Error status: %d\n", status);
 80007da:	7cfb      	ldrb	r3, [r7, #19]
 80007dc:	4619      	mov	r1, r3
 80007de:	4810      	ldr	r0, [pc, #64]	@ (8000820 <Task_IMU+0x138>)
 80007e0:	f007 f8a4 	bl	800792c <iprintf>
		}

		// Task 주기 10ms
		vTaskDelayUntil(&xLastWakeTime, pdMS_TO_TICKS(10));
 80007e4:	f107 030c 	add.w	r3, r7, #12
 80007e8:	210a      	movs	r1, #10
 80007ea:	4618      	mov	r0, r3
 80007ec:	f005 fefa 	bl	80065e4 <vTaskDelayUntil>
	for(;;){
 80007f0:	e788      	b.n	8000704 <Task_IMU+0x1c>
 80007f2:	bf00      	nop
 80007f4:	080087b4 	.word	0x080087b4
 80007f8:	08008804 	.word	0x08008804
 80007fc:	20000504 	.word	0x20000504
 8000800:	20000328 	.word	0x20000328
 8000804:	2000050c 	.word	0x2000050c
 8000808:	2000050e 	.word	0x2000050e
 800080c:	20000510 	.word	0x20000510
 8000810:	ffffc950 	.word	0xffffc950
 8000814:	08008820 	.word	0x08008820
 8000818:	2000050a 	.word	0x2000050a
 800081c:	08008834 	.word	0x08008834
 8000820:	08008848 	.word	0x08008848

08000824 <HAL_I2C_MemRxCpltCallback>:
	}
}

void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c) {
 8000824:	b580      	push	{r7, lr}
 8000826:	b082      	sub	sp, #8
 8000828:	af00      	add	r7, sp, #0
 800082a:	6078      	str	r0, [r7, #4]
	static portBASE_TYPE xHigherPriorityTaskWoken;

    if (hi2c->Instance == I2C2) {
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	681b      	ldr	r3, [r3, #0]
 8000830:	4a0b      	ldr	r2, [pc, #44]	@ (8000860 <HAL_I2C_MemRxCpltCallback+0x3c>)
 8000832:	4293      	cmp	r3, r2
 8000834:	d110      	bne.n	8000858 <HAL_I2C_MemRxCpltCallback+0x34>
		xHigherPriorityTaskWoken = pdFALSE;
 8000836:	4b0b      	ldr	r3, [pc, #44]	@ (8000864 <HAL_I2C_MemRxCpltCallback+0x40>)
 8000838:	2200      	movs	r2, #0
 800083a:	601a      	str	r2, [r3, #0]
		vTaskNotifyGiveFromISR(xIMUHandle, &xHigherPriorityTaskWoken);
 800083c:	4b0a      	ldr	r3, [pc, #40]	@ (8000868 <HAL_I2C_MemRxCpltCallback+0x44>)
 800083e:	681b      	ldr	r3, [r3, #0]
 8000840:	4908      	ldr	r1, [pc, #32]	@ (8000864 <HAL_I2C_MemRxCpltCallback+0x40>)
 8000842:	4618      	mov	r0, r3
 8000844:	f006 fad4 	bl	8006df0 <vTaskNotifyGiveFromISR>
		portYIELD_FROM_ISR(&xHigherPriorityTaskWoken);
 8000848:	4b08      	ldr	r3, [pc, #32]	@ (800086c <HAL_I2C_MemRxCpltCallback+0x48>)
 800084a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800084e:	601a      	str	r2, [r3, #0]
 8000850:	f3bf 8f4f 	dsb	sy
 8000854:	f3bf 8f6f 	isb	sy
    }
}
 8000858:	bf00      	nop
 800085a:	3708      	adds	r7, #8
 800085c:	46bd      	mov	sp, r7
 800085e:	bd80      	pop	{r7, pc}
 8000860:	40005800 	.word	0x40005800
 8000864:	20000518 	.word	0x20000518
 8000868:	20000500 	.word	0x20000500
 800086c:	e000ed04 	.word	0xe000ed04

08000870 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000870:	b580      	push	{r7, lr}
 8000872:	b086      	sub	sp, #24
 8000874:	af00      	add	r7, sp, #0
 8000876:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	const char *pcTaskName = "Default_LED_Task";
 8000878:	4b0c      	ldr	r3, [pc, #48]	@ (80008ac <StartDefaultTask+0x3c>)
 800087a:	617b      	str	r3, [r7, #20]
	printf("%s is running\r\n", pcTaskName);
 800087c:	6979      	ldr	r1, [r7, #20]
 800087e:	480c      	ldr	r0, [pc, #48]	@ (80008b0 <StartDefaultTask+0x40>)
 8000880:	f007 f854 	bl	800792c <iprintf>

	TickType_t xLastWakeTime;
	const TickType_t xFrequency = pdMS_TO_TICKS(500);
 8000884:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8000888:	613b      	str	r3, [r7, #16]
	xLastWakeTime = xTaskGetTickCount();
 800088a:	f006 f841 	bl	8006910 <xTaskGetTickCount>
 800088e:	4603      	mov	r3, r0
 8000890:	60fb      	str	r3, [r7, #12]

  /* Infinite loop */
  for(;;)
  {
	  // FOR SANITY CHECK!
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8000892:	2120      	movs	r1, #32
 8000894:	4807      	ldr	r0, [pc, #28]	@ (80008b4 <StartDefaultTask+0x44>)
 8000896:	f001 f8d9 	bl	8001a4c <HAL_GPIO_TogglePin>
	  vTaskDelayUntil( &xLastWakeTime, xFrequency);
 800089a:	f107 030c 	add.w	r3, r7, #12
 800089e:	6939      	ldr	r1, [r7, #16]
 80008a0:	4618      	mov	r0, r3
 80008a2:	f005 fe9f 	bl	80065e4 <vTaskDelayUntil>
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 80008a6:	bf00      	nop
 80008a8:	e7f3      	b.n	8000892 <StartDefaultTask+0x22>
 80008aa:	bf00      	nop
 80008ac:	08008860 	.word	0x08008860
 80008b0:	08008874 	.word	0x08008874
 80008b4:	40010800 	.word	0x40010800

080008b8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008b8:	b480      	push	{r7}
 80008ba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008bc:	b672      	cpsid	i
}
 80008be:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008c0:	bf00      	nop
 80008c2:	e7fd      	b.n	80008c0 <Error_Handler+0x8>

080008c4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008c4:	b580      	push	{r7, lr}
 80008c6:	b084      	sub	sp, #16
 80008c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80008ca:	4b18      	ldr	r3, [pc, #96]	@ (800092c <HAL_MspInit+0x68>)
 80008cc:	699b      	ldr	r3, [r3, #24]
 80008ce:	4a17      	ldr	r2, [pc, #92]	@ (800092c <HAL_MspInit+0x68>)
 80008d0:	f043 0301 	orr.w	r3, r3, #1
 80008d4:	6193      	str	r3, [r2, #24]
 80008d6:	4b15      	ldr	r3, [pc, #84]	@ (800092c <HAL_MspInit+0x68>)
 80008d8:	699b      	ldr	r3, [r3, #24]
 80008da:	f003 0301 	and.w	r3, r3, #1
 80008de:	60bb      	str	r3, [r7, #8]
 80008e0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008e2:	4b12      	ldr	r3, [pc, #72]	@ (800092c <HAL_MspInit+0x68>)
 80008e4:	69db      	ldr	r3, [r3, #28]
 80008e6:	4a11      	ldr	r2, [pc, #68]	@ (800092c <HAL_MspInit+0x68>)
 80008e8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80008ec:	61d3      	str	r3, [r2, #28]
 80008ee:	4b0f      	ldr	r3, [pc, #60]	@ (800092c <HAL_MspInit+0x68>)
 80008f0:	69db      	ldr	r3, [r3, #28]
 80008f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80008f6:	607b      	str	r3, [r7, #4]
 80008f8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80008fa:	2200      	movs	r2, #0
 80008fc:	210f      	movs	r1, #15
 80008fe:	f06f 0001 	mvn.w	r0, #1
 8000902:	f000 fc22 	bl	800114a <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000906:	4b0a      	ldr	r3, [pc, #40]	@ (8000930 <HAL_MspInit+0x6c>)
 8000908:	685b      	ldr	r3, [r3, #4]
 800090a:	60fb      	str	r3, [r7, #12]
 800090c:	68fb      	ldr	r3, [r7, #12]
 800090e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000912:	60fb      	str	r3, [r7, #12]
 8000914:	68fb      	ldr	r3, [r7, #12]
 8000916:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800091a:	60fb      	str	r3, [r7, #12]
 800091c:	4a04      	ldr	r2, [pc, #16]	@ (8000930 <HAL_MspInit+0x6c>)
 800091e:	68fb      	ldr	r3, [r7, #12]
 8000920:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000922:	bf00      	nop
 8000924:	3710      	adds	r7, #16
 8000926:	46bd      	mov	sp, r7
 8000928:	bd80      	pop	{r7, pc}
 800092a:	bf00      	nop
 800092c:	40021000 	.word	0x40021000
 8000930:	40010000 	.word	0x40010000

08000934 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	b088      	sub	sp, #32
 8000938:	af00      	add	r7, sp, #0
 800093a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800093c:	f107 0310 	add.w	r3, r7, #16
 8000940:	2200      	movs	r2, #0
 8000942:	601a      	str	r2, [r3, #0]
 8000944:	605a      	str	r2, [r3, #4]
 8000946:	609a      	str	r2, [r3, #8]
 8000948:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C2)
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	681b      	ldr	r3, [r3, #0]
 800094e:	4a31      	ldr	r2, [pc, #196]	@ (8000a14 <HAL_I2C_MspInit+0xe0>)
 8000950:	4293      	cmp	r3, r2
 8000952:	d15a      	bne.n	8000a0a <HAL_I2C_MspInit+0xd6>
  {
    /* USER CODE BEGIN I2C2_MspInit 0 */

    /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000954:	4b30      	ldr	r3, [pc, #192]	@ (8000a18 <HAL_I2C_MspInit+0xe4>)
 8000956:	699b      	ldr	r3, [r3, #24]
 8000958:	4a2f      	ldr	r2, [pc, #188]	@ (8000a18 <HAL_I2C_MspInit+0xe4>)
 800095a:	f043 0308 	orr.w	r3, r3, #8
 800095e:	6193      	str	r3, [r2, #24]
 8000960:	4b2d      	ldr	r3, [pc, #180]	@ (8000a18 <HAL_I2C_MspInit+0xe4>)
 8000962:	699b      	ldr	r3, [r3, #24]
 8000964:	f003 0308 	and.w	r3, r3, #8
 8000968:	60fb      	str	r3, [r7, #12]
 800096a:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800096c:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000970:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000972:	2312      	movs	r3, #18
 8000974:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000976:	2303      	movs	r3, #3
 8000978:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800097a:	f107 0310 	add.w	r3, r7, #16
 800097e:	4619      	mov	r1, r3
 8000980:	4826      	ldr	r0, [pc, #152]	@ (8000a1c <HAL_I2C_MspInit+0xe8>)
 8000982:	f000 fec7 	bl	8001714 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000986:	4b24      	ldr	r3, [pc, #144]	@ (8000a18 <HAL_I2C_MspInit+0xe4>)
 8000988:	69db      	ldr	r3, [r3, #28]
 800098a:	4a23      	ldr	r2, [pc, #140]	@ (8000a18 <HAL_I2C_MspInit+0xe4>)
 800098c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000990:	61d3      	str	r3, [r2, #28]
 8000992:	4b21      	ldr	r3, [pc, #132]	@ (8000a18 <HAL_I2C_MspInit+0xe4>)
 8000994:	69db      	ldr	r3, [r3, #28]
 8000996:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800099a:	60bb      	str	r3, [r7, #8]
 800099c:	68bb      	ldr	r3, [r7, #8]

    /* I2C2 DMA Init */
    /* I2C2_RX Init */
    hdma_i2c2_rx.Instance = DMA1_Channel5;
 800099e:	4b20      	ldr	r3, [pc, #128]	@ (8000a20 <HAL_I2C_MspInit+0xec>)
 80009a0:	4a20      	ldr	r2, [pc, #128]	@ (8000a24 <HAL_I2C_MspInit+0xf0>)
 80009a2:	601a      	str	r2, [r3, #0]
    hdma_i2c2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80009a4:	4b1e      	ldr	r3, [pc, #120]	@ (8000a20 <HAL_I2C_MspInit+0xec>)
 80009a6:	2200      	movs	r2, #0
 80009a8:	605a      	str	r2, [r3, #4]
    hdma_i2c2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80009aa:	4b1d      	ldr	r3, [pc, #116]	@ (8000a20 <HAL_I2C_MspInit+0xec>)
 80009ac:	2200      	movs	r2, #0
 80009ae:	609a      	str	r2, [r3, #8]
    hdma_i2c2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80009b0:	4b1b      	ldr	r3, [pc, #108]	@ (8000a20 <HAL_I2C_MspInit+0xec>)
 80009b2:	2280      	movs	r2, #128	@ 0x80
 80009b4:	60da      	str	r2, [r3, #12]
    hdma_i2c2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80009b6:	4b1a      	ldr	r3, [pc, #104]	@ (8000a20 <HAL_I2C_MspInit+0xec>)
 80009b8:	2200      	movs	r2, #0
 80009ba:	611a      	str	r2, [r3, #16]
    hdma_i2c2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80009bc:	4b18      	ldr	r3, [pc, #96]	@ (8000a20 <HAL_I2C_MspInit+0xec>)
 80009be:	2200      	movs	r2, #0
 80009c0:	615a      	str	r2, [r3, #20]
    hdma_i2c2_rx.Init.Mode = DMA_NORMAL;
 80009c2:	4b17      	ldr	r3, [pc, #92]	@ (8000a20 <HAL_I2C_MspInit+0xec>)
 80009c4:	2200      	movs	r2, #0
 80009c6:	619a      	str	r2, [r3, #24]
    hdma_i2c2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80009c8:	4b15      	ldr	r3, [pc, #84]	@ (8000a20 <HAL_I2C_MspInit+0xec>)
 80009ca:	2200      	movs	r2, #0
 80009cc:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c2_rx) != HAL_OK)
 80009ce:	4814      	ldr	r0, [pc, #80]	@ (8000a20 <HAL_I2C_MspInit+0xec>)
 80009d0:	f000 fbf2 	bl	80011b8 <HAL_DMA_Init>
 80009d4:	4603      	mov	r3, r0
 80009d6:	2b00      	cmp	r3, #0
 80009d8:	d001      	beq.n	80009de <HAL_I2C_MspInit+0xaa>
    {
      Error_Handler();
 80009da:	f7ff ff6d 	bl	80008b8 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c2_rx);
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	4a0f      	ldr	r2, [pc, #60]	@ (8000a20 <HAL_I2C_MspInit+0xec>)
 80009e2:	639a      	str	r2, [r3, #56]	@ 0x38
 80009e4:	4a0e      	ldr	r2, [pc, #56]	@ (8000a20 <HAL_I2C_MspInit+0xec>)
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	6253      	str	r3, [r2, #36]	@ 0x24

    /* I2C2 interrupt Init */
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 5, 0);
 80009ea:	2200      	movs	r2, #0
 80009ec:	2105      	movs	r1, #5
 80009ee:	2021      	movs	r0, #33	@ 0x21
 80009f0:	f000 fbab 	bl	800114a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 80009f4:	2021      	movs	r0, #33	@ 0x21
 80009f6:	f000 fbc4 	bl	8001182 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C2_ER_IRQn, 5, 0);
 80009fa:	2200      	movs	r2, #0
 80009fc:	2105      	movs	r1, #5
 80009fe:	2022      	movs	r0, #34	@ 0x22
 8000a00:	f000 fba3 	bl	800114a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
 8000a04:	2022      	movs	r0, #34	@ 0x22
 8000a06:	f000 fbbc 	bl	8001182 <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 8000a0a:	bf00      	nop
 8000a0c:	3720      	adds	r7, #32
 8000a0e:	46bd      	mov	sp, r7
 8000a10:	bd80      	pop	{r7, pc}
 8000a12:	bf00      	nop
 8000a14:	40005800 	.word	0x40005800
 8000a18:	40021000 	.word	0x40021000
 8000a1c:	40010c00 	.word	0x40010c00
 8000a20:	2000037c 	.word	0x2000037c
 8000a24:	40020058 	.word	0x40020058

08000a28 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b088      	sub	sp, #32
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a30:	f107 0310 	add.w	r3, r7, #16
 8000a34:	2200      	movs	r2, #0
 8000a36:	601a      	str	r2, [r3, #0]
 8000a38:	605a      	str	r2, [r3, #4]
 8000a3a:	609a      	str	r2, [r3, #8]
 8000a3c:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI2)
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	681b      	ldr	r3, [r3, #0]
 8000a42:	4a20      	ldr	r2, [pc, #128]	@ (8000ac4 <HAL_SPI_MspInit+0x9c>)
 8000a44:	4293      	cmp	r3, r2
 8000a46:	d139      	bne.n	8000abc <HAL_SPI_MspInit+0x94>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000a48:	4b1f      	ldr	r3, [pc, #124]	@ (8000ac8 <HAL_SPI_MspInit+0xa0>)
 8000a4a:	69db      	ldr	r3, [r3, #28]
 8000a4c:	4a1e      	ldr	r2, [pc, #120]	@ (8000ac8 <HAL_SPI_MspInit+0xa0>)
 8000a4e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000a52:	61d3      	str	r3, [r2, #28]
 8000a54:	4b1c      	ldr	r3, [pc, #112]	@ (8000ac8 <HAL_SPI_MspInit+0xa0>)
 8000a56:	69db      	ldr	r3, [r3, #28]
 8000a58:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000a5c:	60fb      	str	r3, [r7, #12]
 8000a5e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a60:	4b19      	ldr	r3, [pc, #100]	@ (8000ac8 <HAL_SPI_MspInit+0xa0>)
 8000a62:	699b      	ldr	r3, [r3, #24]
 8000a64:	4a18      	ldr	r2, [pc, #96]	@ (8000ac8 <HAL_SPI_MspInit+0xa0>)
 8000a66:	f043 0308 	orr.w	r3, r3, #8
 8000a6a:	6193      	str	r3, [r2, #24]
 8000a6c:	4b16      	ldr	r3, [pc, #88]	@ (8000ac8 <HAL_SPI_MspInit+0xa0>)
 8000a6e:	699b      	ldr	r3, [r3, #24]
 8000a70:	f003 0308 	and.w	r3, r3, #8
 8000a74:	60bb      	str	r3, [r7, #8]
 8000a76:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB12     ------> SPI2_NSS
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8000a78:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8000a7c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a7e:	2300      	movs	r3, #0
 8000a80:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a82:	2300      	movs	r3, #0
 8000a84:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a86:	f107 0310 	add.w	r3, r7, #16
 8000a8a:	4619      	mov	r1, r3
 8000a8c:	480f      	ldr	r0, [pc, #60]	@ (8000acc <HAL_SPI_MspInit+0xa4>)
 8000a8e:	f000 fe41 	bl	8001714 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8000a92:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000a96:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a98:	2302      	movs	r3, #2
 8000a9a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000a9c:	2303      	movs	r3, #3
 8000a9e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000aa0:	f107 0310 	add.w	r3, r7, #16
 8000aa4:	4619      	mov	r1, r3
 8000aa6:	4809      	ldr	r0, [pc, #36]	@ (8000acc <HAL_SPI_MspInit+0xa4>)
 8000aa8:	f000 fe34 	bl	8001714 <HAL_GPIO_Init>

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 5, 0);
 8000aac:	2200      	movs	r2, #0
 8000aae:	2105      	movs	r1, #5
 8000ab0:	2024      	movs	r0, #36	@ 0x24
 8000ab2:	f000 fb4a 	bl	800114a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8000ab6:	2024      	movs	r0, #36	@ 0x24
 8000ab8:	f000 fb63 	bl	8001182 <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8000abc:	bf00      	nop
 8000abe:	3720      	adds	r7, #32
 8000ac0:	46bd      	mov	sp, r7
 8000ac2:	bd80      	pop	{r7, pc}
 8000ac4:	40003800 	.word	0x40003800
 8000ac8:	40021000 	.word	0x40021000
 8000acc:	40010c00 	.word	0x40010c00

08000ad0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	b08c      	sub	sp, #48	@ 0x30
 8000ad4:	af00      	add	r7, sp, #0
 8000ad6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ad8:	f107 031c 	add.w	r3, r7, #28
 8000adc:	2200      	movs	r2, #0
 8000ade:	601a      	str	r2, [r3, #0]
 8000ae0:	605a      	str	r2, [r3, #4]
 8000ae2:	609a      	str	r2, [r3, #8]
 8000ae4:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	681b      	ldr	r3, [r3, #0]
 8000aea:	4a57      	ldr	r2, [pc, #348]	@ (8000c48 <HAL_UART_MspInit+0x178>)
 8000aec:	4293      	cmp	r3, r2
 8000aee:	d130      	bne.n	8000b52 <HAL_UART_MspInit+0x82>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000af0:	4b56      	ldr	r3, [pc, #344]	@ (8000c4c <HAL_UART_MspInit+0x17c>)
 8000af2:	69db      	ldr	r3, [r3, #28]
 8000af4:	4a55      	ldr	r2, [pc, #340]	@ (8000c4c <HAL_UART_MspInit+0x17c>)
 8000af6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000afa:	61d3      	str	r3, [r2, #28]
 8000afc:	4b53      	ldr	r3, [pc, #332]	@ (8000c4c <HAL_UART_MspInit+0x17c>)
 8000afe:	69db      	ldr	r3, [r3, #28]
 8000b00:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000b04:	61bb      	str	r3, [r7, #24]
 8000b06:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b08:	4b50      	ldr	r3, [pc, #320]	@ (8000c4c <HAL_UART_MspInit+0x17c>)
 8000b0a:	699b      	ldr	r3, [r3, #24]
 8000b0c:	4a4f      	ldr	r2, [pc, #316]	@ (8000c4c <HAL_UART_MspInit+0x17c>)
 8000b0e:	f043 0304 	orr.w	r3, r3, #4
 8000b12:	6193      	str	r3, [r2, #24]
 8000b14:	4b4d      	ldr	r3, [pc, #308]	@ (8000c4c <HAL_UART_MspInit+0x17c>)
 8000b16:	699b      	ldr	r3, [r3, #24]
 8000b18:	f003 0304 	and.w	r3, r3, #4
 8000b1c:	617b      	str	r3, [r7, #20]
 8000b1e:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000b20:	2304      	movs	r3, #4
 8000b22:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b24:	2302      	movs	r3, #2
 8000b26:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000b28:	2303      	movs	r3, #3
 8000b2a:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b2c:	f107 031c 	add.w	r3, r7, #28
 8000b30:	4619      	mov	r1, r3
 8000b32:	4847      	ldr	r0, [pc, #284]	@ (8000c50 <HAL_UART_MspInit+0x180>)
 8000b34:	f000 fdee 	bl	8001714 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000b38:	2308      	movs	r3, #8
 8000b3a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b3c:	2300      	movs	r3, #0
 8000b3e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b40:	2300      	movs	r3, #0
 8000b42:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b44:	f107 031c 	add.w	r3, r7, #28
 8000b48:	4619      	mov	r1, r3
 8000b4a:	4841      	ldr	r0, [pc, #260]	@ (8000c50 <HAL_UART_MspInit+0x180>)
 8000b4c:	f000 fde2 	bl	8001714 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 8000b50:	e076      	b.n	8000c40 <HAL_UART_MspInit+0x170>
  else if(huart->Instance==USART3)
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	681b      	ldr	r3, [r3, #0]
 8000b56:	4a3f      	ldr	r2, [pc, #252]	@ (8000c54 <HAL_UART_MspInit+0x184>)
 8000b58:	4293      	cmp	r3, r2
 8000b5a:	d171      	bne.n	8000c40 <HAL_UART_MspInit+0x170>
    __HAL_RCC_USART3_CLK_ENABLE();
 8000b5c:	4b3b      	ldr	r3, [pc, #236]	@ (8000c4c <HAL_UART_MspInit+0x17c>)
 8000b5e:	69db      	ldr	r3, [r3, #28]
 8000b60:	4a3a      	ldr	r2, [pc, #232]	@ (8000c4c <HAL_UART_MspInit+0x17c>)
 8000b62:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000b66:	61d3      	str	r3, [r2, #28]
 8000b68:	4b38      	ldr	r3, [pc, #224]	@ (8000c4c <HAL_UART_MspInit+0x17c>)
 8000b6a:	69db      	ldr	r3, [r3, #28]
 8000b6c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000b70:	613b      	str	r3, [r7, #16]
 8000b72:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b74:	4b35      	ldr	r3, [pc, #212]	@ (8000c4c <HAL_UART_MspInit+0x17c>)
 8000b76:	699b      	ldr	r3, [r3, #24]
 8000b78:	4a34      	ldr	r2, [pc, #208]	@ (8000c4c <HAL_UART_MspInit+0x17c>)
 8000b7a:	f043 0310 	orr.w	r3, r3, #16
 8000b7e:	6193      	str	r3, [r2, #24]
 8000b80:	4b32      	ldr	r3, [pc, #200]	@ (8000c4c <HAL_UART_MspInit+0x17c>)
 8000b82:	699b      	ldr	r3, [r3, #24]
 8000b84:	f003 0310 	and.w	r3, r3, #16
 8000b88:	60fb      	str	r3, [r7, #12]
 8000b8a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000b8c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000b90:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b92:	2302      	movs	r3, #2
 8000b94:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000b96:	2303      	movs	r3, #3
 8000b98:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b9a:	f107 031c 	add.w	r3, r7, #28
 8000b9e:	4619      	mov	r1, r3
 8000ba0:	482d      	ldr	r0, [pc, #180]	@ (8000c58 <HAL_UART_MspInit+0x188>)
 8000ba2:	f000 fdb7 	bl	8001714 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000ba6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000baa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000bac:	2300      	movs	r3, #0
 8000bae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bb0:	2300      	movs	r3, #0
 8000bb2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000bb4:	f107 031c 	add.w	r3, r7, #28
 8000bb8:	4619      	mov	r1, r3
 8000bba:	4827      	ldr	r0, [pc, #156]	@ (8000c58 <HAL_UART_MspInit+0x188>)
 8000bbc:	f000 fdaa 	bl	8001714 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_USART3_PARTIAL();
 8000bc0:	4b26      	ldr	r3, [pc, #152]	@ (8000c5c <HAL_UART_MspInit+0x18c>)
 8000bc2:	685b      	ldr	r3, [r3, #4]
 8000bc4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000bc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000bc8:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8000bcc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000bce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000bd0:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8000bd4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000bd6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000bd8:	f043 0310 	orr.w	r3, r3, #16
 8000bdc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000bde:	4a1f      	ldr	r2, [pc, #124]	@ (8000c5c <HAL_UART_MspInit+0x18c>)
 8000be0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000be2:	6053      	str	r3, [r2, #4]
    hdma_usart3_rx.Instance = DMA1_Channel3;
 8000be4:	4b1e      	ldr	r3, [pc, #120]	@ (8000c60 <HAL_UART_MspInit+0x190>)
 8000be6:	4a1f      	ldr	r2, [pc, #124]	@ (8000c64 <HAL_UART_MspInit+0x194>)
 8000be8:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000bea:	4b1d      	ldr	r3, [pc, #116]	@ (8000c60 <HAL_UART_MspInit+0x190>)
 8000bec:	2200      	movs	r2, #0
 8000bee:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000bf0:	4b1b      	ldr	r3, [pc, #108]	@ (8000c60 <HAL_UART_MspInit+0x190>)
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000bf6:	4b1a      	ldr	r3, [pc, #104]	@ (8000c60 <HAL_UART_MspInit+0x190>)
 8000bf8:	2280      	movs	r2, #128	@ 0x80
 8000bfa:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000bfc:	4b18      	ldr	r3, [pc, #96]	@ (8000c60 <HAL_UART_MspInit+0x190>)
 8000bfe:	2200      	movs	r2, #0
 8000c00:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000c02:	4b17      	ldr	r3, [pc, #92]	@ (8000c60 <HAL_UART_MspInit+0x190>)
 8000c04:	2200      	movs	r2, #0
 8000c06:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 8000c08:	4b15      	ldr	r3, [pc, #84]	@ (8000c60 <HAL_UART_MspInit+0x190>)
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000c0e:	4b14      	ldr	r3, [pc, #80]	@ (8000c60 <HAL_UART_MspInit+0x190>)
 8000c10:	2200      	movs	r2, #0
 8000c12:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8000c14:	4812      	ldr	r0, [pc, #72]	@ (8000c60 <HAL_UART_MspInit+0x190>)
 8000c16:	f000 facf 	bl	80011b8 <HAL_DMA_Init>
 8000c1a:	4603      	mov	r3, r0
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d001      	beq.n	8000c24 <HAL_UART_MspInit+0x154>
      Error_Handler();
 8000c20:	f7ff fe4a 	bl	80008b8 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	4a0e      	ldr	r2, [pc, #56]	@ (8000c60 <HAL_UART_MspInit+0x190>)
 8000c28:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000c2a:	4a0d      	ldr	r2, [pc, #52]	@ (8000c60 <HAL_UART_MspInit+0x190>)
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	6253      	str	r3, [r2, #36]	@ 0x24
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8000c30:	2200      	movs	r2, #0
 8000c32:	2105      	movs	r1, #5
 8000c34:	2027      	movs	r0, #39	@ 0x27
 8000c36:	f000 fa88 	bl	800114a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8000c3a:	2027      	movs	r0, #39	@ 0x27
 8000c3c:	f000 faa1 	bl	8001182 <HAL_NVIC_EnableIRQ>
}
 8000c40:	bf00      	nop
 8000c42:	3730      	adds	r7, #48	@ 0x30
 8000c44:	46bd      	mov	sp, r7
 8000c46:	bd80      	pop	{r7, pc}
 8000c48:	40004400 	.word	0x40004400
 8000c4c:	40021000 	.word	0x40021000
 8000c50:	40010800 	.word	0x40010800
 8000c54:	40004800 	.word	0x40004800
 8000c58:	40011000 	.word	0x40011000
 8000c5c:	40010000 	.word	0x40010000
 8000c60:	200004a8 	.word	0x200004a8
 8000c64:	40020030 	.word	0x40020030

08000c68 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c68:	b480      	push	{r7}
 8000c6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000c6c:	bf00      	nop
 8000c6e:	e7fd      	b.n	8000c6c <NMI_Handler+0x4>

08000c70 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c70:	b480      	push	{r7}
 8000c72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c74:	bf00      	nop
 8000c76:	e7fd      	b.n	8000c74 <HardFault_Handler+0x4>

08000c78 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c78:	b480      	push	{r7}
 8000c7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c7c:	bf00      	nop
 8000c7e:	e7fd      	b.n	8000c7c <MemManage_Handler+0x4>

08000c80 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c80:	b480      	push	{r7}
 8000c82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c84:	bf00      	nop
 8000c86:	e7fd      	b.n	8000c84 <BusFault_Handler+0x4>

08000c88 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c88:	b480      	push	{r7}
 8000c8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c8c:	bf00      	nop
 8000c8e:	e7fd      	b.n	8000c8c <UsageFault_Handler+0x4>

08000c90 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c90:	b480      	push	{r7}
 8000c92:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c94:	bf00      	nop
 8000c96:	46bd      	mov	sp, r7
 8000c98:	bc80      	pop	{r7}
 8000c9a:	4770      	bx	lr

08000c9c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ca0:	f000 f960 	bl	8000f64 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8000ca4:	f006 f83a 	bl	8006d1c <xTaskGetSchedulerState>
 8000ca8:	4603      	mov	r3, r0
 8000caa:	2b01      	cmp	r3, #1
 8000cac:	d001      	beq.n	8000cb2 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8000cae:	f006 fb0b 	bl	80072c8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000cb2:	bf00      	nop
 8000cb4:	bd80      	pop	{r7, pc}
	...

08000cb8 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8000cbc:	4802      	ldr	r0, [pc, #8]	@ (8000cc8 <DMA1_Channel3_IRQHandler+0x10>)
 8000cbe:	f000 fbe9 	bl	8001494 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8000cc2:	bf00      	nop
 8000cc4:	bd80      	pop	{r7, pc}
 8000cc6:	bf00      	nop
 8000cc8:	200004a8 	.word	0x200004a8

08000ccc <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c2_rx);
 8000cd0:	4802      	ldr	r0, [pc, #8]	@ (8000cdc <DMA1_Channel5_IRQHandler+0x10>)
 8000cd2:	f000 fbdf 	bl	8001494 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8000cd6:	bf00      	nop
 8000cd8:	bd80      	pop	{r7, pc}
 8000cda:	bf00      	nop
 8000cdc:	2000037c 	.word	0x2000037c

08000ce0 <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 8000ce4:	4802      	ldr	r0, [pc, #8]	@ (8000cf0 <I2C2_EV_IRQHandler+0x10>)
 8000ce6:	f001 fac5 	bl	8002274 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 8000cea:	bf00      	nop
 8000cec:	bd80      	pop	{r7, pc}
 8000cee:	bf00      	nop
 8000cf0:	20000328 	.word	0x20000328

08000cf4 <I2C2_ER_IRQHandler>:

/**
  * @brief This function handles I2C2 error interrupt.
  */
void I2C2_ER_IRQHandler(void)
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_ER_IRQn 0 */

  /* USER CODE END I2C2_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c2);
 8000cf8:	4802      	ldr	r0, [pc, #8]	@ (8000d04 <I2C2_ER_IRQHandler+0x10>)
 8000cfa:	f001 fc2c 	bl	8002556 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C2_ER_IRQn 1 */

  /* USER CODE END I2C2_ER_IRQn 1 */
}
 8000cfe:	bf00      	nop
 8000d00:	bd80      	pop	{r7, pc}
 8000d02:	bf00      	nop
 8000d04:	20000328 	.word	0x20000328

08000d08 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8000d0c:	4802      	ldr	r0, [pc, #8]	@ (8000d18 <SPI2_IRQHandler+0x10>)
 8000d0e:	f004 f8a3 	bl	8004e58 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8000d12:	bf00      	nop
 8000d14:	bd80      	pop	{r7, pc}
 8000d16:	bf00      	nop
 8000d18:	200003c0 	.word	0x200003c0

08000d1c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8000d20:	4802      	ldr	r0, [pc, #8]	@ (8000d2c <USART3_IRQHandler+0x10>)
 8000d22:	f004 fa9d 	bl	8005260 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8000d26:	bf00      	nop
 8000d28:	bd80      	pop	{r7, pc}
 8000d2a:	bf00      	nop
 8000d2c:	20000460 	.word	0x20000460

08000d30 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8000d34:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8000d38:	f000 fea2 	bl	8001a80 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000d3c:	bf00      	nop
 8000d3e:	bd80      	pop	{r7, pc}

08000d40 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b086      	sub	sp, #24
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	60f8      	str	r0, [r7, #12]
 8000d48:	60b9      	str	r1, [r7, #8]
 8000d4a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	617b      	str	r3, [r7, #20]
 8000d50:	e00a      	b.n	8000d68 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000d52:	f3af 8000 	nop.w
 8000d56:	4601      	mov	r1, r0
 8000d58:	68bb      	ldr	r3, [r7, #8]
 8000d5a:	1c5a      	adds	r2, r3, #1
 8000d5c:	60ba      	str	r2, [r7, #8]
 8000d5e:	b2ca      	uxtb	r2, r1
 8000d60:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d62:	697b      	ldr	r3, [r7, #20]
 8000d64:	3301      	adds	r3, #1
 8000d66:	617b      	str	r3, [r7, #20]
 8000d68:	697a      	ldr	r2, [r7, #20]
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	429a      	cmp	r2, r3
 8000d6e:	dbf0      	blt.n	8000d52 <_read+0x12>
  }

  return len;
 8000d70:	687b      	ldr	r3, [r7, #4]
}
 8000d72:	4618      	mov	r0, r3
 8000d74:	3718      	adds	r7, #24
 8000d76:	46bd      	mov	sp, r7
 8000d78:	bd80      	pop	{r7, pc}

08000d7a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000d7a:	b580      	push	{r7, lr}
 8000d7c:	b086      	sub	sp, #24
 8000d7e:	af00      	add	r7, sp, #0
 8000d80:	60f8      	str	r0, [r7, #12]
 8000d82:	60b9      	str	r1, [r7, #8]
 8000d84:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d86:	2300      	movs	r3, #0
 8000d88:	617b      	str	r3, [r7, #20]
 8000d8a:	e009      	b.n	8000da0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000d8c:	68bb      	ldr	r3, [r7, #8]
 8000d8e:	1c5a      	adds	r2, r3, #1
 8000d90:	60ba      	str	r2, [r7, #8]
 8000d92:	781b      	ldrb	r3, [r3, #0]
 8000d94:	4618      	mov	r0, r3
 8000d96:	f7ff f9f3 	bl	8000180 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d9a:	697b      	ldr	r3, [r7, #20]
 8000d9c:	3301      	adds	r3, #1
 8000d9e:	617b      	str	r3, [r7, #20]
 8000da0:	697a      	ldr	r2, [r7, #20]
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	429a      	cmp	r2, r3
 8000da6:	dbf1      	blt.n	8000d8c <_write+0x12>
  }
  return len;
 8000da8:	687b      	ldr	r3, [r7, #4]
}
 8000daa:	4618      	mov	r0, r3
 8000dac:	3718      	adds	r7, #24
 8000dae:	46bd      	mov	sp, r7
 8000db0:	bd80      	pop	{r7, pc}

08000db2 <_close>:

int _close(int file)
{
 8000db2:	b480      	push	{r7}
 8000db4:	b083      	sub	sp, #12
 8000db6:	af00      	add	r7, sp, #0
 8000db8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000dba:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000dbe:	4618      	mov	r0, r3
 8000dc0:	370c      	adds	r7, #12
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	bc80      	pop	{r7}
 8000dc6:	4770      	bx	lr

08000dc8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000dc8:	b480      	push	{r7}
 8000dca:	b083      	sub	sp, #12
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	6078      	str	r0, [r7, #4]
 8000dd0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000dd2:	683b      	ldr	r3, [r7, #0]
 8000dd4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000dd8:	605a      	str	r2, [r3, #4]
  return 0;
 8000dda:	2300      	movs	r3, #0
}
 8000ddc:	4618      	mov	r0, r3
 8000dde:	370c      	adds	r7, #12
 8000de0:	46bd      	mov	sp, r7
 8000de2:	bc80      	pop	{r7}
 8000de4:	4770      	bx	lr

08000de6 <_isatty>:

int _isatty(int file)
{
 8000de6:	b480      	push	{r7}
 8000de8:	b083      	sub	sp, #12
 8000dea:	af00      	add	r7, sp, #0
 8000dec:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000dee:	2301      	movs	r3, #1
}
 8000df0:	4618      	mov	r0, r3
 8000df2:	370c      	adds	r7, #12
 8000df4:	46bd      	mov	sp, r7
 8000df6:	bc80      	pop	{r7}
 8000df8:	4770      	bx	lr

08000dfa <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000dfa:	b480      	push	{r7}
 8000dfc:	b085      	sub	sp, #20
 8000dfe:	af00      	add	r7, sp, #0
 8000e00:	60f8      	str	r0, [r7, #12]
 8000e02:	60b9      	str	r1, [r7, #8]
 8000e04:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000e06:	2300      	movs	r3, #0
}
 8000e08:	4618      	mov	r0, r3
 8000e0a:	3714      	adds	r7, #20
 8000e0c:	46bd      	mov	sp, r7
 8000e0e:	bc80      	pop	{r7}
 8000e10:	4770      	bx	lr
	...

08000e14 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	b086      	sub	sp, #24
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000e1c:	4a14      	ldr	r2, [pc, #80]	@ (8000e70 <_sbrk+0x5c>)
 8000e1e:	4b15      	ldr	r3, [pc, #84]	@ (8000e74 <_sbrk+0x60>)
 8000e20:	1ad3      	subs	r3, r2, r3
 8000e22:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000e24:	697b      	ldr	r3, [r7, #20]
 8000e26:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000e28:	4b13      	ldr	r3, [pc, #76]	@ (8000e78 <_sbrk+0x64>)
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	d102      	bne.n	8000e36 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000e30:	4b11      	ldr	r3, [pc, #68]	@ (8000e78 <_sbrk+0x64>)
 8000e32:	4a12      	ldr	r2, [pc, #72]	@ (8000e7c <_sbrk+0x68>)
 8000e34:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e36:	4b10      	ldr	r3, [pc, #64]	@ (8000e78 <_sbrk+0x64>)
 8000e38:	681a      	ldr	r2, [r3, #0]
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	4413      	add	r3, r2
 8000e3e:	693a      	ldr	r2, [r7, #16]
 8000e40:	429a      	cmp	r2, r3
 8000e42:	d207      	bcs.n	8000e54 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000e44:	f006 ff66 	bl	8007d14 <__errno>
 8000e48:	4603      	mov	r3, r0
 8000e4a:	220c      	movs	r2, #12
 8000e4c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000e4e:	f04f 33ff 	mov.w	r3, #4294967295
 8000e52:	e009      	b.n	8000e68 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000e54:	4b08      	ldr	r3, [pc, #32]	@ (8000e78 <_sbrk+0x64>)
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000e5a:	4b07      	ldr	r3, [pc, #28]	@ (8000e78 <_sbrk+0x64>)
 8000e5c:	681a      	ldr	r2, [r3, #0]
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	4413      	add	r3, r2
 8000e62:	4a05      	ldr	r2, [pc, #20]	@ (8000e78 <_sbrk+0x64>)
 8000e64:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000e66:	68fb      	ldr	r3, [r7, #12]
}
 8000e68:	4618      	mov	r0, r3
 8000e6a:	3718      	adds	r7, #24
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	bd80      	pop	{r7, pc}
 8000e70:	20005000 	.word	0x20005000
 8000e74:	00000400 	.word	0x00000400
 8000e78:	2000051c 	.word	0x2000051c
 8000e7c:	20001fc8 	.word	0x20001fc8

08000e80 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000e80:	b480      	push	{r7}
 8000e82:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e84:	bf00      	nop
 8000e86:	46bd      	mov	sp, r7
 8000e88:	bc80      	pop	{r7}
 8000e8a:	4770      	bx	lr

08000e8c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000e8c:	f7ff fff8 	bl	8000e80 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000e90:	480b      	ldr	r0, [pc, #44]	@ (8000ec0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000e92:	490c      	ldr	r1, [pc, #48]	@ (8000ec4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000e94:	4a0c      	ldr	r2, [pc, #48]	@ (8000ec8 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000e96:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e98:	e002      	b.n	8000ea0 <LoopCopyDataInit>

08000e9a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e9a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e9c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e9e:	3304      	adds	r3, #4

08000ea0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ea0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ea2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ea4:	d3f9      	bcc.n	8000e9a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ea6:	4a09      	ldr	r2, [pc, #36]	@ (8000ecc <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000ea8:	4c09      	ldr	r4, [pc, #36]	@ (8000ed0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000eaa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000eac:	e001      	b.n	8000eb2 <LoopFillZerobss>

08000eae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000eae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000eb0:	3204      	adds	r2, #4

08000eb2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000eb2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000eb4:	d3fb      	bcc.n	8000eae <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000eb6:	f006 ff33 	bl	8007d20 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000eba:	f7ff f97f 	bl	80001bc <main>
  bx lr
 8000ebe:	4770      	bx	lr
  ldr r0, =_sdata
 8000ec0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ec4:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8000ec8:	080088f4 	.word	0x080088f4
  ldr r2, =_sbss
 8000ecc:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8000ed0:	20001fc4 	.word	0x20001fc4

08000ed4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000ed4:	e7fe      	b.n	8000ed4 <ADC1_2_IRQHandler>
	...

08000ed8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000edc:	4b08      	ldr	r3, [pc, #32]	@ (8000f00 <HAL_Init+0x28>)
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	4a07      	ldr	r2, [pc, #28]	@ (8000f00 <HAL_Init+0x28>)
 8000ee2:	f043 0310 	orr.w	r3, r3, #16
 8000ee6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ee8:	2003      	movs	r0, #3
 8000eea:	f000 f923 	bl	8001134 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000eee:	200f      	movs	r0, #15
 8000ef0:	f000 f808 	bl	8000f04 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000ef4:	f7ff fce6 	bl	80008c4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ef8:	2300      	movs	r3, #0
}
 8000efa:	4618      	mov	r0, r3
 8000efc:	bd80      	pop	{r7, pc}
 8000efe:	bf00      	nop
 8000f00:	40022000 	.word	0x40022000

08000f04 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b082      	sub	sp, #8
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f0c:	4b12      	ldr	r3, [pc, #72]	@ (8000f58 <HAL_InitTick+0x54>)
 8000f0e:	681a      	ldr	r2, [r3, #0]
 8000f10:	4b12      	ldr	r3, [pc, #72]	@ (8000f5c <HAL_InitTick+0x58>)
 8000f12:	781b      	ldrb	r3, [r3, #0]
 8000f14:	4619      	mov	r1, r3
 8000f16:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f1a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f22:	4618      	mov	r0, r3
 8000f24:	f000 f93b 	bl	800119e <HAL_SYSTICK_Config>
 8000f28:	4603      	mov	r3, r0
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d001      	beq.n	8000f32 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000f2e:	2301      	movs	r3, #1
 8000f30:	e00e      	b.n	8000f50 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	2b0f      	cmp	r3, #15
 8000f36:	d80a      	bhi.n	8000f4e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f38:	2200      	movs	r2, #0
 8000f3a:	6879      	ldr	r1, [r7, #4]
 8000f3c:	f04f 30ff 	mov.w	r0, #4294967295
 8000f40:	f000 f903 	bl	800114a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f44:	4a06      	ldr	r2, [pc, #24]	@ (8000f60 <HAL_InitTick+0x5c>)
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	e000      	b.n	8000f50 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000f4e:	2301      	movs	r3, #1
}
 8000f50:	4618      	mov	r0, r3
 8000f52:	3708      	adds	r7, #8
 8000f54:	46bd      	mov	sp, r7
 8000f56:	bd80      	pop	{r7, pc}
 8000f58:	20000000 	.word	0x20000000
 8000f5c:	20000008 	.word	0x20000008
 8000f60:	20000004 	.word	0x20000004

08000f64 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f64:	b480      	push	{r7}
 8000f66:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f68:	4b05      	ldr	r3, [pc, #20]	@ (8000f80 <HAL_IncTick+0x1c>)
 8000f6a:	781b      	ldrb	r3, [r3, #0]
 8000f6c:	461a      	mov	r2, r3
 8000f6e:	4b05      	ldr	r3, [pc, #20]	@ (8000f84 <HAL_IncTick+0x20>)
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	4413      	add	r3, r2
 8000f74:	4a03      	ldr	r2, [pc, #12]	@ (8000f84 <HAL_IncTick+0x20>)
 8000f76:	6013      	str	r3, [r2, #0]
}
 8000f78:	bf00      	nop
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	bc80      	pop	{r7}
 8000f7e:	4770      	bx	lr
 8000f80:	20000008 	.word	0x20000008
 8000f84:	20000520 	.word	0x20000520

08000f88 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f88:	b480      	push	{r7}
 8000f8a:	af00      	add	r7, sp, #0
  return uwTick;
 8000f8c:	4b02      	ldr	r3, [pc, #8]	@ (8000f98 <HAL_GetTick+0x10>)
 8000f8e:	681b      	ldr	r3, [r3, #0]
}
 8000f90:	4618      	mov	r0, r3
 8000f92:	46bd      	mov	sp, r7
 8000f94:	bc80      	pop	{r7}
 8000f96:	4770      	bx	lr
 8000f98:	20000520 	.word	0x20000520

08000f9c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f9c:	b480      	push	{r7}
 8000f9e:	b085      	sub	sp, #20
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	f003 0307 	and.w	r3, r3, #7
 8000faa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000fac:	4b0c      	ldr	r3, [pc, #48]	@ (8000fe0 <__NVIC_SetPriorityGrouping+0x44>)
 8000fae:	68db      	ldr	r3, [r3, #12]
 8000fb0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000fb2:	68ba      	ldr	r2, [r7, #8]
 8000fb4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000fb8:	4013      	ands	r3, r2
 8000fba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000fbc:	68fb      	ldr	r3, [r7, #12]
 8000fbe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000fc0:	68bb      	ldr	r3, [r7, #8]
 8000fc2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000fc4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000fc8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000fcc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000fce:	4a04      	ldr	r2, [pc, #16]	@ (8000fe0 <__NVIC_SetPriorityGrouping+0x44>)
 8000fd0:	68bb      	ldr	r3, [r7, #8]
 8000fd2:	60d3      	str	r3, [r2, #12]
}
 8000fd4:	bf00      	nop
 8000fd6:	3714      	adds	r7, #20
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	bc80      	pop	{r7}
 8000fdc:	4770      	bx	lr
 8000fde:	bf00      	nop
 8000fe0:	e000ed00 	.word	0xe000ed00

08000fe4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000fe4:	b480      	push	{r7}
 8000fe6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000fe8:	4b04      	ldr	r3, [pc, #16]	@ (8000ffc <__NVIC_GetPriorityGrouping+0x18>)
 8000fea:	68db      	ldr	r3, [r3, #12]
 8000fec:	0a1b      	lsrs	r3, r3, #8
 8000fee:	f003 0307 	and.w	r3, r3, #7
}
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	bc80      	pop	{r7}
 8000ff8:	4770      	bx	lr
 8000ffa:	bf00      	nop
 8000ffc:	e000ed00 	.word	0xe000ed00

08001000 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001000:	b480      	push	{r7}
 8001002:	b083      	sub	sp, #12
 8001004:	af00      	add	r7, sp, #0
 8001006:	4603      	mov	r3, r0
 8001008:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800100a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800100e:	2b00      	cmp	r3, #0
 8001010:	db0b      	blt.n	800102a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001012:	79fb      	ldrb	r3, [r7, #7]
 8001014:	f003 021f 	and.w	r2, r3, #31
 8001018:	4906      	ldr	r1, [pc, #24]	@ (8001034 <__NVIC_EnableIRQ+0x34>)
 800101a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800101e:	095b      	lsrs	r3, r3, #5
 8001020:	2001      	movs	r0, #1
 8001022:	fa00 f202 	lsl.w	r2, r0, r2
 8001026:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800102a:	bf00      	nop
 800102c:	370c      	adds	r7, #12
 800102e:	46bd      	mov	sp, r7
 8001030:	bc80      	pop	{r7}
 8001032:	4770      	bx	lr
 8001034:	e000e100 	.word	0xe000e100

08001038 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001038:	b480      	push	{r7}
 800103a:	b083      	sub	sp, #12
 800103c:	af00      	add	r7, sp, #0
 800103e:	4603      	mov	r3, r0
 8001040:	6039      	str	r1, [r7, #0]
 8001042:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001044:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001048:	2b00      	cmp	r3, #0
 800104a:	db0a      	blt.n	8001062 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800104c:	683b      	ldr	r3, [r7, #0]
 800104e:	b2da      	uxtb	r2, r3
 8001050:	490c      	ldr	r1, [pc, #48]	@ (8001084 <__NVIC_SetPriority+0x4c>)
 8001052:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001056:	0112      	lsls	r2, r2, #4
 8001058:	b2d2      	uxtb	r2, r2
 800105a:	440b      	add	r3, r1
 800105c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001060:	e00a      	b.n	8001078 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001062:	683b      	ldr	r3, [r7, #0]
 8001064:	b2da      	uxtb	r2, r3
 8001066:	4908      	ldr	r1, [pc, #32]	@ (8001088 <__NVIC_SetPriority+0x50>)
 8001068:	79fb      	ldrb	r3, [r7, #7]
 800106a:	f003 030f 	and.w	r3, r3, #15
 800106e:	3b04      	subs	r3, #4
 8001070:	0112      	lsls	r2, r2, #4
 8001072:	b2d2      	uxtb	r2, r2
 8001074:	440b      	add	r3, r1
 8001076:	761a      	strb	r2, [r3, #24]
}
 8001078:	bf00      	nop
 800107a:	370c      	adds	r7, #12
 800107c:	46bd      	mov	sp, r7
 800107e:	bc80      	pop	{r7}
 8001080:	4770      	bx	lr
 8001082:	bf00      	nop
 8001084:	e000e100 	.word	0xe000e100
 8001088:	e000ed00 	.word	0xe000ed00

0800108c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800108c:	b480      	push	{r7}
 800108e:	b089      	sub	sp, #36	@ 0x24
 8001090:	af00      	add	r7, sp, #0
 8001092:	60f8      	str	r0, [r7, #12]
 8001094:	60b9      	str	r1, [r7, #8]
 8001096:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001098:	68fb      	ldr	r3, [r7, #12]
 800109a:	f003 0307 	and.w	r3, r3, #7
 800109e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80010a0:	69fb      	ldr	r3, [r7, #28]
 80010a2:	f1c3 0307 	rsb	r3, r3, #7
 80010a6:	2b04      	cmp	r3, #4
 80010a8:	bf28      	it	cs
 80010aa:	2304      	movcs	r3, #4
 80010ac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80010ae:	69fb      	ldr	r3, [r7, #28]
 80010b0:	3304      	adds	r3, #4
 80010b2:	2b06      	cmp	r3, #6
 80010b4:	d902      	bls.n	80010bc <NVIC_EncodePriority+0x30>
 80010b6:	69fb      	ldr	r3, [r7, #28]
 80010b8:	3b03      	subs	r3, #3
 80010ba:	e000      	b.n	80010be <NVIC_EncodePriority+0x32>
 80010bc:	2300      	movs	r3, #0
 80010be:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010c0:	f04f 32ff 	mov.w	r2, #4294967295
 80010c4:	69bb      	ldr	r3, [r7, #24]
 80010c6:	fa02 f303 	lsl.w	r3, r2, r3
 80010ca:	43da      	mvns	r2, r3
 80010cc:	68bb      	ldr	r3, [r7, #8]
 80010ce:	401a      	ands	r2, r3
 80010d0:	697b      	ldr	r3, [r7, #20]
 80010d2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80010d4:	f04f 31ff 	mov.w	r1, #4294967295
 80010d8:	697b      	ldr	r3, [r7, #20]
 80010da:	fa01 f303 	lsl.w	r3, r1, r3
 80010de:	43d9      	mvns	r1, r3
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010e4:	4313      	orrs	r3, r2
         );
}
 80010e6:	4618      	mov	r0, r3
 80010e8:	3724      	adds	r7, #36	@ 0x24
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bc80      	pop	{r7}
 80010ee:	4770      	bx	lr

080010f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b082      	sub	sp, #8
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	3b01      	subs	r3, #1
 80010fc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001100:	d301      	bcc.n	8001106 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001102:	2301      	movs	r3, #1
 8001104:	e00f      	b.n	8001126 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001106:	4a0a      	ldr	r2, [pc, #40]	@ (8001130 <SysTick_Config+0x40>)
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	3b01      	subs	r3, #1
 800110c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800110e:	210f      	movs	r1, #15
 8001110:	f04f 30ff 	mov.w	r0, #4294967295
 8001114:	f7ff ff90 	bl	8001038 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001118:	4b05      	ldr	r3, [pc, #20]	@ (8001130 <SysTick_Config+0x40>)
 800111a:	2200      	movs	r2, #0
 800111c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800111e:	4b04      	ldr	r3, [pc, #16]	@ (8001130 <SysTick_Config+0x40>)
 8001120:	2207      	movs	r2, #7
 8001122:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001124:	2300      	movs	r3, #0
}
 8001126:	4618      	mov	r0, r3
 8001128:	3708      	adds	r7, #8
 800112a:	46bd      	mov	sp, r7
 800112c:	bd80      	pop	{r7, pc}
 800112e:	bf00      	nop
 8001130:	e000e010 	.word	0xe000e010

08001134 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b082      	sub	sp, #8
 8001138:	af00      	add	r7, sp, #0
 800113a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800113c:	6878      	ldr	r0, [r7, #4]
 800113e:	f7ff ff2d 	bl	8000f9c <__NVIC_SetPriorityGrouping>
}
 8001142:	bf00      	nop
 8001144:	3708      	adds	r7, #8
 8001146:	46bd      	mov	sp, r7
 8001148:	bd80      	pop	{r7, pc}

0800114a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800114a:	b580      	push	{r7, lr}
 800114c:	b086      	sub	sp, #24
 800114e:	af00      	add	r7, sp, #0
 8001150:	4603      	mov	r3, r0
 8001152:	60b9      	str	r1, [r7, #8]
 8001154:	607a      	str	r2, [r7, #4]
 8001156:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001158:	2300      	movs	r3, #0
 800115a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800115c:	f7ff ff42 	bl	8000fe4 <__NVIC_GetPriorityGrouping>
 8001160:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001162:	687a      	ldr	r2, [r7, #4]
 8001164:	68b9      	ldr	r1, [r7, #8]
 8001166:	6978      	ldr	r0, [r7, #20]
 8001168:	f7ff ff90 	bl	800108c <NVIC_EncodePriority>
 800116c:	4602      	mov	r2, r0
 800116e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001172:	4611      	mov	r1, r2
 8001174:	4618      	mov	r0, r3
 8001176:	f7ff ff5f 	bl	8001038 <__NVIC_SetPriority>
}
 800117a:	bf00      	nop
 800117c:	3718      	adds	r7, #24
 800117e:	46bd      	mov	sp, r7
 8001180:	bd80      	pop	{r7, pc}

08001182 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001182:	b580      	push	{r7, lr}
 8001184:	b082      	sub	sp, #8
 8001186:	af00      	add	r7, sp, #0
 8001188:	4603      	mov	r3, r0
 800118a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800118c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001190:	4618      	mov	r0, r3
 8001192:	f7ff ff35 	bl	8001000 <__NVIC_EnableIRQ>
}
 8001196:	bf00      	nop
 8001198:	3708      	adds	r7, #8
 800119a:	46bd      	mov	sp, r7
 800119c:	bd80      	pop	{r7, pc}

0800119e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800119e:	b580      	push	{r7, lr}
 80011a0:	b082      	sub	sp, #8
 80011a2:	af00      	add	r7, sp, #0
 80011a4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80011a6:	6878      	ldr	r0, [r7, #4]
 80011a8:	f7ff ffa2 	bl	80010f0 <SysTick_Config>
 80011ac:	4603      	mov	r3, r0
}
 80011ae:	4618      	mov	r0, r3
 80011b0:	3708      	adds	r7, #8
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bd80      	pop	{r7, pc}
	...

080011b8 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80011b8:	b480      	push	{r7}
 80011ba:	b085      	sub	sp, #20
 80011bc:	af00      	add	r7, sp, #0
 80011be:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80011c0:	2300      	movs	r3, #0
 80011c2:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d101      	bne.n	80011ce <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80011ca:	2301      	movs	r3, #1
 80011cc:	e043      	b.n	8001256 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	461a      	mov	r2, r3
 80011d4:	4b22      	ldr	r3, [pc, #136]	@ (8001260 <HAL_DMA_Init+0xa8>)
 80011d6:	4413      	add	r3, r2
 80011d8:	4a22      	ldr	r2, [pc, #136]	@ (8001264 <HAL_DMA_Init+0xac>)
 80011da:	fba2 2303 	umull	r2, r3, r2, r3
 80011de:	091b      	lsrs	r3, r3, #4
 80011e0:	009a      	lsls	r2, r3, #2
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	4a1f      	ldr	r2, [pc, #124]	@ (8001268 <HAL_DMA_Init+0xb0>)
 80011ea:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	2202      	movs	r2, #2
 80011f0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80011fc:	68fb      	ldr	r3, [r7, #12]
 80011fe:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8001202:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8001206:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001210:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	68db      	ldr	r3, [r3, #12]
 8001216:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800121c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	695b      	ldr	r3, [r3, #20]
 8001222:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001228:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	69db      	ldr	r3, [r3, #28]
 800122e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001230:	68fa      	ldr	r2, [r7, #12]
 8001232:	4313      	orrs	r3, r2
 8001234:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	68fa      	ldr	r2, [r7, #12]
 800123c:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	2200      	movs	r2, #0
 8001242:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	2201      	movs	r2, #1
 8001248:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	2200      	movs	r2, #0
 8001250:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001254:	2300      	movs	r3, #0
}
 8001256:	4618      	mov	r0, r3
 8001258:	3714      	adds	r7, #20
 800125a:	46bd      	mov	sp, r7
 800125c:	bc80      	pop	{r7}
 800125e:	4770      	bx	lr
 8001260:	bffdfff8 	.word	0xbffdfff8
 8001264:	cccccccd 	.word	0xcccccccd
 8001268:	40020000 	.word	0x40020000

0800126c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	b086      	sub	sp, #24
 8001270:	af00      	add	r7, sp, #0
 8001272:	60f8      	str	r0, [r7, #12]
 8001274:	60b9      	str	r1, [r7, #8]
 8001276:	607a      	str	r2, [r7, #4]
 8001278:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800127a:	2300      	movs	r3, #0
 800127c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800127e:	68fb      	ldr	r3, [r7, #12]
 8001280:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001284:	2b01      	cmp	r3, #1
 8001286:	d101      	bne.n	800128c <HAL_DMA_Start_IT+0x20>
 8001288:	2302      	movs	r3, #2
 800128a:	e04b      	b.n	8001324 <HAL_DMA_Start_IT+0xb8>
 800128c:	68fb      	ldr	r3, [r7, #12]
 800128e:	2201      	movs	r2, #1
 8001290:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001294:	68fb      	ldr	r3, [r7, #12]
 8001296:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800129a:	b2db      	uxtb	r3, r3
 800129c:	2b01      	cmp	r3, #1
 800129e:	d13a      	bne.n	8001316 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80012a0:	68fb      	ldr	r3, [r7, #12]
 80012a2:	2202      	movs	r2, #2
 80012a4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80012a8:	68fb      	ldr	r3, [r7, #12]
 80012aa:	2200      	movs	r2, #0
 80012ac:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80012ae:	68fb      	ldr	r3, [r7, #12]
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	681a      	ldr	r2, [r3, #0]
 80012b4:	68fb      	ldr	r3, [r7, #12]
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	f022 0201 	bic.w	r2, r2, #1
 80012bc:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80012be:	683b      	ldr	r3, [r7, #0]
 80012c0:	687a      	ldr	r2, [r7, #4]
 80012c2:	68b9      	ldr	r1, [r7, #8]
 80012c4:	68f8      	ldr	r0, [r7, #12]
 80012c6:	f000 f9f8 	bl	80016ba <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80012ca:	68fb      	ldr	r3, [r7, #12]
 80012cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d008      	beq.n	80012e4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80012d2:	68fb      	ldr	r3, [r7, #12]
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	681a      	ldr	r2, [r3, #0]
 80012d8:	68fb      	ldr	r3, [r7, #12]
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	f042 020e 	orr.w	r2, r2, #14
 80012e0:	601a      	str	r2, [r3, #0]
 80012e2:	e00f      	b.n	8001304 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	681a      	ldr	r2, [r3, #0]
 80012ea:	68fb      	ldr	r3, [r7, #12]
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	f022 0204 	bic.w	r2, r2, #4
 80012f2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	681a      	ldr	r2, [r3, #0]
 80012fa:	68fb      	ldr	r3, [r7, #12]
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	f042 020a 	orr.w	r2, r2, #10
 8001302:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001304:	68fb      	ldr	r3, [r7, #12]
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	681a      	ldr	r2, [r3, #0]
 800130a:	68fb      	ldr	r3, [r7, #12]
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	f042 0201 	orr.w	r2, r2, #1
 8001312:	601a      	str	r2, [r3, #0]
 8001314:	e005      	b.n	8001322 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001316:	68fb      	ldr	r3, [r7, #12]
 8001318:	2200      	movs	r2, #0
 800131a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 800131e:	2302      	movs	r3, #2
 8001320:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8001322:	7dfb      	ldrb	r3, [r7, #23]
}
 8001324:	4618      	mov	r0, r3
 8001326:	3718      	adds	r7, #24
 8001328:	46bd      	mov	sp, r7
 800132a:	bd80      	pop	{r7, pc}

0800132c <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800132c:	b480      	push	{r7}
 800132e:	b085      	sub	sp, #20
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001334:	2300      	movs	r3, #0
 8001336:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800133e:	b2db      	uxtb	r3, r3
 8001340:	2b02      	cmp	r3, #2
 8001342:	d008      	beq.n	8001356 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	2204      	movs	r2, #4
 8001348:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	2200      	movs	r2, #0
 800134e:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8001352:	2301      	movs	r3, #1
 8001354:	e020      	b.n	8001398 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	681a      	ldr	r2, [r3, #0]
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	f022 020e 	bic.w	r2, r2, #14
 8001364:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	681a      	ldr	r2, [r3, #0]
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	f022 0201 	bic.w	r2, r2, #1
 8001374:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800137e:	2101      	movs	r1, #1
 8001380:	fa01 f202 	lsl.w	r2, r1, r2
 8001384:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	2201      	movs	r2, #1
 800138a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	2200      	movs	r2, #0
 8001392:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8001396:	7bfb      	ldrb	r3, [r7, #15]
}
 8001398:	4618      	mov	r0, r3
 800139a:	3714      	adds	r7, #20
 800139c:	46bd      	mov	sp, r7
 800139e:	bc80      	pop	{r7}
 80013a0:	4770      	bx	lr
	...

080013a4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b084      	sub	sp, #16
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80013ac:	2300      	movs	r3, #0
 80013ae:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80013b6:	b2db      	uxtb	r3, r3
 80013b8:	2b02      	cmp	r3, #2
 80013ba:	d005      	beq.n	80013c8 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	2204      	movs	r2, #4
 80013c0:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 80013c2:	2301      	movs	r3, #1
 80013c4:	73fb      	strb	r3, [r7, #15]
 80013c6:	e051      	b.n	800146c <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	681a      	ldr	r2, [r3, #0]
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	f022 020e 	bic.w	r2, r2, #14
 80013d6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	681a      	ldr	r2, [r3, #0]
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	f022 0201 	bic.w	r2, r2, #1
 80013e6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	4a22      	ldr	r2, [pc, #136]	@ (8001478 <HAL_DMA_Abort_IT+0xd4>)
 80013ee:	4293      	cmp	r3, r2
 80013f0:	d029      	beq.n	8001446 <HAL_DMA_Abort_IT+0xa2>
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	4a21      	ldr	r2, [pc, #132]	@ (800147c <HAL_DMA_Abort_IT+0xd8>)
 80013f8:	4293      	cmp	r3, r2
 80013fa:	d022      	beq.n	8001442 <HAL_DMA_Abort_IT+0x9e>
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	4a1f      	ldr	r2, [pc, #124]	@ (8001480 <HAL_DMA_Abort_IT+0xdc>)
 8001402:	4293      	cmp	r3, r2
 8001404:	d01a      	beq.n	800143c <HAL_DMA_Abort_IT+0x98>
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	4a1e      	ldr	r2, [pc, #120]	@ (8001484 <HAL_DMA_Abort_IT+0xe0>)
 800140c:	4293      	cmp	r3, r2
 800140e:	d012      	beq.n	8001436 <HAL_DMA_Abort_IT+0x92>
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	4a1c      	ldr	r2, [pc, #112]	@ (8001488 <HAL_DMA_Abort_IT+0xe4>)
 8001416:	4293      	cmp	r3, r2
 8001418:	d00a      	beq.n	8001430 <HAL_DMA_Abort_IT+0x8c>
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	4a1b      	ldr	r2, [pc, #108]	@ (800148c <HAL_DMA_Abort_IT+0xe8>)
 8001420:	4293      	cmp	r3, r2
 8001422:	d102      	bne.n	800142a <HAL_DMA_Abort_IT+0x86>
 8001424:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001428:	e00e      	b.n	8001448 <HAL_DMA_Abort_IT+0xa4>
 800142a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800142e:	e00b      	b.n	8001448 <HAL_DMA_Abort_IT+0xa4>
 8001430:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001434:	e008      	b.n	8001448 <HAL_DMA_Abort_IT+0xa4>
 8001436:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800143a:	e005      	b.n	8001448 <HAL_DMA_Abort_IT+0xa4>
 800143c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001440:	e002      	b.n	8001448 <HAL_DMA_Abort_IT+0xa4>
 8001442:	2310      	movs	r3, #16
 8001444:	e000      	b.n	8001448 <HAL_DMA_Abort_IT+0xa4>
 8001446:	2301      	movs	r3, #1
 8001448:	4a11      	ldr	r2, [pc, #68]	@ (8001490 <HAL_DMA_Abort_IT+0xec>)
 800144a:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	2201      	movs	r2, #1
 8001450:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	2200      	movs	r2, #0
 8001458:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001460:	2b00      	cmp	r3, #0
 8001462:	d003      	beq.n	800146c <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001468:	6878      	ldr	r0, [r7, #4]
 800146a:	4798      	blx	r3
    } 
  }
  return status;
 800146c:	7bfb      	ldrb	r3, [r7, #15]
}
 800146e:	4618      	mov	r0, r3
 8001470:	3710      	adds	r7, #16
 8001472:	46bd      	mov	sp, r7
 8001474:	bd80      	pop	{r7, pc}
 8001476:	bf00      	nop
 8001478:	40020008 	.word	0x40020008
 800147c:	4002001c 	.word	0x4002001c
 8001480:	40020030 	.word	0x40020030
 8001484:	40020044 	.word	0x40020044
 8001488:	40020058 	.word	0x40020058
 800148c:	4002006c 	.word	0x4002006c
 8001490:	40020000 	.word	0x40020000

08001494 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b084      	sub	sp, #16
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014b0:	2204      	movs	r2, #4
 80014b2:	409a      	lsls	r2, r3
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	4013      	ands	r3, r2
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d04f      	beq.n	800155c <HAL_DMA_IRQHandler+0xc8>
 80014bc:	68bb      	ldr	r3, [r7, #8]
 80014be:	f003 0304 	and.w	r3, r3, #4
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d04a      	beq.n	800155c <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	f003 0320 	and.w	r3, r3, #32
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d107      	bne.n	80014e4 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	681a      	ldr	r2, [r3, #0]
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	f022 0204 	bic.w	r2, r2, #4
 80014e2:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	4a66      	ldr	r2, [pc, #408]	@ (8001684 <HAL_DMA_IRQHandler+0x1f0>)
 80014ea:	4293      	cmp	r3, r2
 80014ec:	d029      	beq.n	8001542 <HAL_DMA_IRQHandler+0xae>
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	4a65      	ldr	r2, [pc, #404]	@ (8001688 <HAL_DMA_IRQHandler+0x1f4>)
 80014f4:	4293      	cmp	r3, r2
 80014f6:	d022      	beq.n	800153e <HAL_DMA_IRQHandler+0xaa>
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	4a63      	ldr	r2, [pc, #396]	@ (800168c <HAL_DMA_IRQHandler+0x1f8>)
 80014fe:	4293      	cmp	r3, r2
 8001500:	d01a      	beq.n	8001538 <HAL_DMA_IRQHandler+0xa4>
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	4a62      	ldr	r2, [pc, #392]	@ (8001690 <HAL_DMA_IRQHandler+0x1fc>)
 8001508:	4293      	cmp	r3, r2
 800150a:	d012      	beq.n	8001532 <HAL_DMA_IRQHandler+0x9e>
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	4a60      	ldr	r2, [pc, #384]	@ (8001694 <HAL_DMA_IRQHandler+0x200>)
 8001512:	4293      	cmp	r3, r2
 8001514:	d00a      	beq.n	800152c <HAL_DMA_IRQHandler+0x98>
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	4a5f      	ldr	r2, [pc, #380]	@ (8001698 <HAL_DMA_IRQHandler+0x204>)
 800151c:	4293      	cmp	r3, r2
 800151e:	d102      	bne.n	8001526 <HAL_DMA_IRQHandler+0x92>
 8001520:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001524:	e00e      	b.n	8001544 <HAL_DMA_IRQHandler+0xb0>
 8001526:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800152a:	e00b      	b.n	8001544 <HAL_DMA_IRQHandler+0xb0>
 800152c:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8001530:	e008      	b.n	8001544 <HAL_DMA_IRQHandler+0xb0>
 8001532:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001536:	e005      	b.n	8001544 <HAL_DMA_IRQHandler+0xb0>
 8001538:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800153c:	e002      	b.n	8001544 <HAL_DMA_IRQHandler+0xb0>
 800153e:	2340      	movs	r3, #64	@ 0x40
 8001540:	e000      	b.n	8001544 <HAL_DMA_IRQHandler+0xb0>
 8001542:	2304      	movs	r3, #4
 8001544:	4a55      	ldr	r2, [pc, #340]	@ (800169c <HAL_DMA_IRQHandler+0x208>)
 8001546:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800154c:	2b00      	cmp	r3, #0
 800154e:	f000 8094 	beq.w	800167a <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001556:	6878      	ldr	r0, [r7, #4]
 8001558:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 800155a:	e08e      	b.n	800167a <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001560:	2202      	movs	r2, #2
 8001562:	409a      	lsls	r2, r3
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	4013      	ands	r3, r2
 8001568:	2b00      	cmp	r3, #0
 800156a:	d056      	beq.n	800161a <HAL_DMA_IRQHandler+0x186>
 800156c:	68bb      	ldr	r3, [r7, #8]
 800156e:	f003 0302 	and.w	r3, r3, #2
 8001572:	2b00      	cmp	r3, #0
 8001574:	d051      	beq.n	800161a <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	f003 0320 	and.w	r3, r3, #32
 8001580:	2b00      	cmp	r3, #0
 8001582:	d10b      	bne.n	800159c <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	681a      	ldr	r2, [r3, #0]
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	f022 020a 	bic.w	r2, r2, #10
 8001592:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	2201      	movs	r2, #1
 8001598:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	4a38      	ldr	r2, [pc, #224]	@ (8001684 <HAL_DMA_IRQHandler+0x1f0>)
 80015a2:	4293      	cmp	r3, r2
 80015a4:	d029      	beq.n	80015fa <HAL_DMA_IRQHandler+0x166>
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	4a37      	ldr	r2, [pc, #220]	@ (8001688 <HAL_DMA_IRQHandler+0x1f4>)
 80015ac:	4293      	cmp	r3, r2
 80015ae:	d022      	beq.n	80015f6 <HAL_DMA_IRQHandler+0x162>
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	4a35      	ldr	r2, [pc, #212]	@ (800168c <HAL_DMA_IRQHandler+0x1f8>)
 80015b6:	4293      	cmp	r3, r2
 80015b8:	d01a      	beq.n	80015f0 <HAL_DMA_IRQHandler+0x15c>
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	4a34      	ldr	r2, [pc, #208]	@ (8001690 <HAL_DMA_IRQHandler+0x1fc>)
 80015c0:	4293      	cmp	r3, r2
 80015c2:	d012      	beq.n	80015ea <HAL_DMA_IRQHandler+0x156>
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	4a32      	ldr	r2, [pc, #200]	@ (8001694 <HAL_DMA_IRQHandler+0x200>)
 80015ca:	4293      	cmp	r3, r2
 80015cc:	d00a      	beq.n	80015e4 <HAL_DMA_IRQHandler+0x150>
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	4a31      	ldr	r2, [pc, #196]	@ (8001698 <HAL_DMA_IRQHandler+0x204>)
 80015d4:	4293      	cmp	r3, r2
 80015d6:	d102      	bne.n	80015de <HAL_DMA_IRQHandler+0x14a>
 80015d8:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80015dc:	e00e      	b.n	80015fc <HAL_DMA_IRQHandler+0x168>
 80015de:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80015e2:	e00b      	b.n	80015fc <HAL_DMA_IRQHandler+0x168>
 80015e4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80015e8:	e008      	b.n	80015fc <HAL_DMA_IRQHandler+0x168>
 80015ea:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80015ee:	e005      	b.n	80015fc <HAL_DMA_IRQHandler+0x168>
 80015f0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80015f4:	e002      	b.n	80015fc <HAL_DMA_IRQHandler+0x168>
 80015f6:	2320      	movs	r3, #32
 80015f8:	e000      	b.n	80015fc <HAL_DMA_IRQHandler+0x168>
 80015fa:	2302      	movs	r3, #2
 80015fc:	4a27      	ldr	r2, [pc, #156]	@ (800169c <HAL_DMA_IRQHandler+0x208>)
 80015fe:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	2200      	movs	r2, #0
 8001604:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800160c:	2b00      	cmp	r3, #0
 800160e:	d034      	beq.n	800167a <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001614:	6878      	ldr	r0, [r7, #4]
 8001616:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001618:	e02f      	b.n	800167a <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800161e:	2208      	movs	r2, #8
 8001620:	409a      	lsls	r2, r3
 8001622:	68fb      	ldr	r3, [r7, #12]
 8001624:	4013      	ands	r3, r2
 8001626:	2b00      	cmp	r3, #0
 8001628:	d028      	beq.n	800167c <HAL_DMA_IRQHandler+0x1e8>
 800162a:	68bb      	ldr	r3, [r7, #8]
 800162c:	f003 0308 	and.w	r3, r3, #8
 8001630:	2b00      	cmp	r3, #0
 8001632:	d023      	beq.n	800167c <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	681a      	ldr	r2, [r3, #0]
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	f022 020e 	bic.w	r2, r2, #14
 8001642:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800164c:	2101      	movs	r1, #1
 800164e:	fa01 f202 	lsl.w	r2, r1, r2
 8001652:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	2201      	movs	r2, #1
 8001658:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	2201      	movs	r2, #1
 800165e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	2200      	movs	r2, #0
 8001666:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800166e:	2b00      	cmp	r3, #0
 8001670:	d004      	beq.n	800167c <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001676:	6878      	ldr	r0, [r7, #4]
 8001678:	4798      	blx	r3
    }
  }
  return;
 800167a:	bf00      	nop
 800167c:	bf00      	nop
}
 800167e:	3710      	adds	r7, #16
 8001680:	46bd      	mov	sp, r7
 8001682:	bd80      	pop	{r7, pc}
 8001684:	40020008 	.word	0x40020008
 8001688:	4002001c 	.word	0x4002001c
 800168c:	40020030 	.word	0x40020030
 8001690:	40020044 	.word	0x40020044
 8001694:	40020058 	.word	0x40020058
 8001698:	4002006c 	.word	0x4002006c
 800169c:	40020000 	.word	0x40020000

080016a0 <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80016a0:	b480      	push	{r7}
 80016a2:	b083      	sub	sp, #12
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80016ae:	b2db      	uxtb	r3, r3
}
 80016b0:	4618      	mov	r0, r3
 80016b2:	370c      	adds	r7, #12
 80016b4:	46bd      	mov	sp, r7
 80016b6:	bc80      	pop	{r7}
 80016b8:	4770      	bx	lr

080016ba <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80016ba:	b480      	push	{r7}
 80016bc:	b085      	sub	sp, #20
 80016be:	af00      	add	r7, sp, #0
 80016c0:	60f8      	str	r0, [r7, #12]
 80016c2:	60b9      	str	r1, [r7, #8]
 80016c4:	607a      	str	r2, [r7, #4]
 80016c6:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80016d0:	2101      	movs	r1, #1
 80016d2:	fa01 f202 	lsl.w	r2, r1, r2
 80016d6:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80016d8:	68fb      	ldr	r3, [r7, #12]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	683a      	ldr	r2, [r7, #0]
 80016de:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	685b      	ldr	r3, [r3, #4]
 80016e4:	2b10      	cmp	r3, #16
 80016e6:	d108      	bne.n	80016fa <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	687a      	ldr	r2, [r7, #4]
 80016ee:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	68ba      	ldr	r2, [r7, #8]
 80016f6:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80016f8:	e007      	b.n	800170a <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80016fa:	68fb      	ldr	r3, [r7, #12]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	68ba      	ldr	r2, [r7, #8]
 8001700:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001702:	68fb      	ldr	r3, [r7, #12]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	687a      	ldr	r2, [r7, #4]
 8001708:	60da      	str	r2, [r3, #12]
}
 800170a:	bf00      	nop
 800170c:	3714      	adds	r7, #20
 800170e:	46bd      	mov	sp, r7
 8001710:	bc80      	pop	{r7}
 8001712:	4770      	bx	lr

08001714 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001714:	b480      	push	{r7}
 8001716:	b08b      	sub	sp, #44	@ 0x2c
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
 800171c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800171e:	2300      	movs	r3, #0
 8001720:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001722:	2300      	movs	r3, #0
 8001724:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001726:	e169      	b.n	80019fc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001728:	2201      	movs	r2, #1
 800172a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800172c:	fa02 f303 	lsl.w	r3, r2, r3
 8001730:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001732:	683b      	ldr	r3, [r7, #0]
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	69fa      	ldr	r2, [r7, #28]
 8001738:	4013      	ands	r3, r2
 800173a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800173c:	69ba      	ldr	r2, [r7, #24]
 800173e:	69fb      	ldr	r3, [r7, #28]
 8001740:	429a      	cmp	r2, r3
 8001742:	f040 8158 	bne.w	80019f6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001746:	683b      	ldr	r3, [r7, #0]
 8001748:	685b      	ldr	r3, [r3, #4]
 800174a:	4a9a      	ldr	r2, [pc, #616]	@ (80019b4 <HAL_GPIO_Init+0x2a0>)
 800174c:	4293      	cmp	r3, r2
 800174e:	d05e      	beq.n	800180e <HAL_GPIO_Init+0xfa>
 8001750:	4a98      	ldr	r2, [pc, #608]	@ (80019b4 <HAL_GPIO_Init+0x2a0>)
 8001752:	4293      	cmp	r3, r2
 8001754:	d875      	bhi.n	8001842 <HAL_GPIO_Init+0x12e>
 8001756:	4a98      	ldr	r2, [pc, #608]	@ (80019b8 <HAL_GPIO_Init+0x2a4>)
 8001758:	4293      	cmp	r3, r2
 800175a:	d058      	beq.n	800180e <HAL_GPIO_Init+0xfa>
 800175c:	4a96      	ldr	r2, [pc, #600]	@ (80019b8 <HAL_GPIO_Init+0x2a4>)
 800175e:	4293      	cmp	r3, r2
 8001760:	d86f      	bhi.n	8001842 <HAL_GPIO_Init+0x12e>
 8001762:	4a96      	ldr	r2, [pc, #600]	@ (80019bc <HAL_GPIO_Init+0x2a8>)
 8001764:	4293      	cmp	r3, r2
 8001766:	d052      	beq.n	800180e <HAL_GPIO_Init+0xfa>
 8001768:	4a94      	ldr	r2, [pc, #592]	@ (80019bc <HAL_GPIO_Init+0x2a8>)
 800176a:	4293      	cmp	r3, r2
 800176c:	d869      	bhi.n	8001842 <HAL_GPIO_Init+0x12e>
 800176e:	4a94      	ldr	r2, [pc, #592]	@ (80019c0 <HAL_GPIO_Init+0x2ac>)
 8001770:	4293      	cmp	r3, r2
 8001772:	d04c      	beq.n	800180e <HAL_GPIO_Init+0xfa>
 8001774:	4a92      	ldr	r2, [pc, #584]	@ (80019c0 <HAL_GPIO_Init+0x2ac>)
 8001776:	4293      	cmp	r3, r2
 8001778:	d863      	bhi.n	8001842 <HAL_GPIO_Init+0x12e>
 800177a:	4a92      	ldr	r2, [pc, #584]	@ (80019c4 <HAL_GPIO_Init+0x2b0>)
 800177c:	4293      	cmp	r3, r2
 800177e:	d046      	beq.n	800180e <HAL_GPIO_Init+0xfa>
 8001780:	4a90      	ldr	r2, [pc, #576]	@ (80019c4 <HAL_GPIO_Init+0x2b0>)
 8001782:	4293      	cmp	r3, r2
 8001784:	d85d      	bhi.n	8001842 <HAL_GPIO_Init+0x12e>
 8001786:	2b12      	cmp	r3, #18
 8001788:	d82a      	bhi.n	80017e0 <HAL_GPIO_Init+0xcc>
 800178a:	2b12      	cmp	r3, #18
 800178c:	d859      	bhi.n	8001842 <HAL_GPIO_Init+0x12e>
 800178e:	a201      	add	r2, pc, #4	@ (adr r2, 8001794 <HAL_GPIO_Init+0x80>)
 8001790:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001794:	0800180f 	.word	0x0800180f
 8001798:	080017e9 	.word	0x080017e9
 800179c:	080017fb 	.word	0x080017fb
 80017a0:	0800183d 	.word	0x0800183d
 80017a4:	08001843 	.word	0x08001843
 80017a8:	08001843 	.word	0x08001843
 80017ac:	08001843 	.word	0x08001843
 80017b0:	08001843 	.word	0x08001843
 80017b4:	08001843 	.word	0x08001843
 80017b8:	08001843 	.word	0x08001843
 80017bc:	08001843 	.word	0x08001843
 80017c0:	08001843 	.word	0x08001843
 80017c4:	08001843 	.word	0x08001843
 80017c8:	08001843 	.word	0x08001843
 80017cc:	08001843 	.word	0x08001843
 80017d0:	08001843 	.word	0x08001843
 80017d4:	08001843 	.word	0x08001843
 80017d8:	080017f1 	.word	0x080017f1
 80017dc:	08001805 	.word	0x08001805
 80017e0:	4a79      	ldr	r2, [pc, #484]	@ (80019c8 <HAL_GPIO_Init+0x2b4>)
 80017e2:	4293      	cmp	r3, r2
 80017e4:	d013      	beq.n	800180e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80017e6:	e02c      	b.n	8001842 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80017e8:	683b      	ldr	r3, [r7, #0]
 80017ea:	68db      	ldr	r3, [r3, #12]
 80017ec:	623b      	str	r3, [r7, #32]
          break;
 80017ee:	e029      	b.n	8001844 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80017f0:	683b      	ldr	r3, [r7, #0]
 80017f2:	68db      	ldr	r3, [r3, #12]
 80017f4:	3304      	adds	r3, #4
 80017f6:	623b      	str	r3, [r7, #32]
          break;
 80017f8:	e024      	b.n	8001844 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80017fa:	683b      	ldr	r3, [r7, #0]
 80017fc:	68db      	ldr	r3, [r3, #12]
 80017fe:	3308      	adds	r3, #8
 8001800:	623b      	str	r3, [r7, #32]
          break;
 8001802:	e01f      	b.n	8001844 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001804:	683b      	ldr	r3, [r7, #0]
 8001806:	68db      	ldr	r3, [r3, #12]
 8001808:	330c      	adds	r3, #12
 800180a:	623b      	str	r3, [r7, #32]
          break;
 800180c:	e01a      	b.n	8001844 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800180e:	683b      	ldr	r3, [r7, #0]
 8001810:	689b      	ldr	r3, [r3, #8]
 8001812:	2b00      	cmp	r3, #0
 8001814:	d102      	bne.n	800181c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001816:	2304      	movs	r3, #4
 8001818:	623b      	str	r3, [r7, #32]
          break;
 800181a:	e013      	b.n	8001844 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800181c:	683b      	ldr	r3, [r7, #0]
 800181e:	689b      	ldr	r3, [r3, #8]
 8001820:	2b01      	cmp	r3, #1
 8001822:	d105      	bne.n	8001830 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001824:	2308      	movs	r3, #8
 8001826:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	69fa      	ldr	r2, [r7, #28]
 800182c:	611a      	str	r2, [r3, #16]
          break;
 800182e:	e009      	b.n	8001844 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001830:	2308      	movs	r3, #8
 8001832:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	69fa      	ldr	r2, [r7, #28]
 8001838:	615a      	str	r2, [r3, #20]
          break;
 800183a:	e003      	b.n	8001844 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800183c:	2300      	movs	r3, #0
 800183e:	623b      	str	r3, [r7, #32]
          break;
 8001840:	e000      	b.n	8001844 <HAL_GPIO_Init+0x130>
          break;
 8001842:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001844:	69bb      	ldr	r3, [r7, #24]
 8001846:	2bff      	cmp	r3, #255	@ 0xff
 8001848:	d801      	bhi.n	800184e <HAL_GPIO_Init+0x13a>
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	e001      	b.n	8001852 <HAL_GPIO_Init+0x13e>
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	3304      	adds	r3, #4
 8001852:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001854:	69bb      	ldr	r3, [r7, #24]
 8001856:	2bff      	cmp	r3, #255	@ 0xff
 8001858:	d802      	bhi.n	8001860 <HAL_GPIO_Init+0x14c>
 800185a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800185c:	009b      	lsls	r3, r3, #2
 800185e:	e002      	b.n	8001866 <HAL_GPIO_Init+0x152>
 8001860:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001862:	3b08      	subs	r3, #8
 8001864:	009b      	lsls	r3, r3, #2
 8001866:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001868:	697b      	ldr	r3, [r7, #20]
 800186a:	681a      	ldr	r2, [r3, #0]
 800186c:	210f      	movs	r1, #15
 800186e:	693b      	ldr	r3, [r7, #16]
 8001870:	fa01 f303 	lsl.w	r3, r1, r3
 8001874:	43db      	mvns	r3, r3
 8001876:	401a      	ands	r2, r3
 8001878:	6a39      	ldr	r1, [r7, #32]
 800187a:	693b      	ldr	r3, [r7, #16]
 800187c:	fa01 f303 	lsl.w	r3, r1, r3
 8001880:	431a      	orrs	r2, r3
 8001882:	697b      	ldr	r3, [r7, #20]
 8001884:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001886:	683b      	ldr	r3, [r7, #0]
 8001888:	685b      	ldr	r3, [r3, #4]
 800188a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800188e:	2b00      	cmp	r3, #0
 8001890:	f000 80b1 	beq.w	80019f6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001894:	4b4d      	ldr	r3, [pc, #308]	@ (80019cc <HAL_GPIO_Init+0x2b8>)
 8001896:	699b      	ldr	r3, [r3, #24]
 8001898:	4a4c      	ldr	r2, [pc, #304]	@ (80019cc <HAL_GPIO_Init+0x2b8>)
 800189a:	f043 0301 	orr.w	r3, r3, #1
 800189e:	6193      	str	r3, [r2, #24]
 80018a0:	4b4a      	ldr	r3, [pc, #296]	@ (80019cc <HAL_GPIO_Init+0x2b8>)
 80018a2:	699b      	ldr	r3, [r3, #24]
 80018a4:	f003 0301 	and.w	r3, r3, #1
 80018a8:	60bb      	str	r3, [r7, #8]
 80018aa:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80018ac:	4a48      	ldr	r2, [pc, #288]	@ (80019d0 <HAL_GPIO_Init+0x2bc>)
 80018ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018b0:	089b      	lsrs	r3, r3, #2
 80018b2:	3302      	adds	r3, #2
 80018b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018b8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80018ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018bc:	f003 0303 	and.w	r3, r3, #3
 80018c0:	009b      	lsls	r3, r3, #2
 80018c2:	220f      	movs	r2, #15
 80018c4:	fa02 f303 	lsl.w	r3, r2, r3
 80018c8:	43db      	mvns	r3, r3
 80018ca:	68fa      	ldr	r2, [r7, #12]
 80018cc:	4013      	ands	r3, r2
 80018ce:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	4a40      	ldr	r2, [pc, #256]	@ (80019d4 <HAL_GPIO_Init+0x2c0>)
 80018d4:	4293      	cmp	r3, r2
 80018d6:	d013      	beq.n	8001900 <HAL_GPIO_Init+0x1ec>
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	4a3f      	ldr	r2, [pc, #252]	@ (80019d8 <HAL_GPIO_Init+0x2c4>)
 80018dc:	4293      	cmp	r3, r2
 80018de:	d00d      	beq.n	80018fc <HAL_GPIO_Init+0x1e8>
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	4a3e      	ldr	r2, [pc, #248]	@ (80019dc <HAL_GPIO_Init+0x2c8>)
 80018e4:	4293      	cmp	r3, r2
 80018e6:	d007      	beq.n	80018f8 <HAL_GPIO_Init+0x1e4>
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	4a3d      	ldr	r2, [pc, #244]	@ (80019e0 <HAL_GPIO_Init+0x2cc>)
 80018ec:	4293      	cmp	r3, r2
 80018ee:	d101      	bne.n	80018f4 <HAL_GPIO_Init+0x1e0>
 80018f0:	2303      	movs	r3, #3
 80018f2:	e006      	b.n	8001902 <HAL_GPIO_Init+0x1ee>
 80018f4:	2304      	movs	r3, #4
 80018f6:	e004      	b.n	8001902 <HAL_GPIO_Init+0x1ee>
 80018f8:	2302      	movs	r3, #2
 80018fa:	e002      	b.n	8001902 <HAL_GPIO_Init+0x1ee>
 80018fc:	2301      	movs	r3, #1
 80018fe:	e000      	b.n	8001902 <HAL_GPIO_Init+0x1ee>
 8001900:	2300      	movs	r3, #0
 8001902:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001904:	f002 0203 	and.w	r2, r2, #3
 8001908:	0092      	lsls	r2, r2, #2
 800190a:	4093      	lsls	r3, r2
 800190c:	68fa      	ldr	r2, [r7, #12]
 800190e:	4313      	orrs	r3, r2
 8001910:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001912:	492f      	ldr	r1, [pc, #188]	@ (80019d0 <HAL_GPIO_Init+0x2bc>)
 8001914:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001916:	089b      	lsrs	r3, r3, #2
 8001918:	3302      	adds	r3, #2
 800191a:	68fa      	ldr	r2, [r7, #12]
 800191c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001920:	683b      	ldr	r3, [r7, #0]
 8001922:	685b      	ldr	r3, [r3, #4]
 8001924:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001928:	2b00      	cmp	r3, #0
 800192a:	d006      	beq.n	800193a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800192c:	4b2d      	ldr	r3, [pc, #180]	@ (80019e4 <HAL_GPIO_Init+0x2d0>)
 800192e:	689a      	ldr	r2, [r3, #8]
 8001930:	492c      	ldr	r1, [pc, #176]	@ (80019e4 <HAL_GPIO_Init+0x2d0>)
 8001932:	69bb      	ldr	r3, [r7, #24]
 8001934:	4313      	orrs	r3, r2
 8001936:	608b      	str	r3, [r1, #8]
 8001938:	e006      	b.n	8001948 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800193a:	4b2a      	ldr	r3, [pc, #168]	@ (80019e4 <HAL_GPIO_Init+0x2d0>)
 800193c:	689a      	ldr	r2, [r3, #8]
 800193e:	69bb      	ldr	r3, [r7, #24]
 8001940:	43db      	mvns	r3, r3
 8001942:	4928      	ldr	r1, [pc, #160]	@ (80019e4 <HAL_GPIO_Init+0x2d0>)
 8001944:	4013      	ands	r3, r2
 8001946:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001948:	683b      	ldr	r3, [r7, #0]
 800194a:	685b      	ldr	r3, [r3, #4]
 800194c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001950:	2b00      	cmp	r3, #0
 8001952:	d006      	beq.n	8001962 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001954:	4b23      	ldr	r3, [pc, #140]	@ (80019e4 <HAL_GPIO_Init+0x2d0>)
 8001956:	68da      	ldr	r2, [r3, #12]
 8001958:	4922      	ldr	r1, [pc, #136]	@ (80019e4 <HAL_GPIO_Init+0x2d0>)
 800195a:	69bb      	ldr	r3, [r7, #24]
 800195c:	4313      	orrs	r3, r2
 800195e:	60cb      	str	r3, [r1, #12]
 8001960:	e006      	b.n	8001970 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001962:	4b20      	ldr	r3, [pc, #128]	@ (80019e4 <HAL_GPIO_Init+0x2d0>)
 8001964:	68da      	ldr	r2, [r3, #12]
 8001966:	69bb      	ldr	r3, [r7, #24]
 8001968:	43db      	mvns	r3, r3
 800196a:	491e      	ldr	r1, [pc, #120]	@ (80019e4 <HAL_GPIO_Init+0x2d0>)
 800196c:	4013      	ands	r3, r2
 800196e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001970:	683b      	ldr	r3, [r7, #0]
 8001972:	685b      	ldr	r3, [r3, #4]
 8001974:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001978:	2b00      	cmp	r3, #0
 800197a:	d006      	beq.n	800198a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800197c:	4b19      	ldr	r3, [pc, #100]	@ (80019e4 <HAL_GPIO_Init+0x2d0>)
 800197e:	685a      	ldr	r2, [r3, #4]
 8001980:	4918      	ldr	r1, [pc, #96]	@ (80019e4 <HAL_GPIO_Init+0x2d0>)
 8001982:	69bb      	ldr	r3, [r7, #24]
 8001984:	4313      	orrs	r3, r2
 8001986:	604b      	str	r3, [r1, #4]
 8001988:	e006      	b.n	8001998 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800198a:	4b16      	ldr	r3, [pc, #88]	@ (80019e4 <HAL_GPIO_Init+0x2d0>)
 800198c:	685a      	ldr	r2, [r3, #4]
 800198e:	69bb      	ldr	r3, [r7, #24]
 8001990:	43db      	mvns	r3, r3
 8001992:	4914      	ldr	r1, [pc, #80]	@ (80019e4 <HAL_GPIO_Init+0x2d0>)
 8001994:	4013      	ands	r3, r2
 8001996:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001998:	683b      	ldr	r3, [r7, #0]
 800199a:	685b      	ldr	r3, [r3, #4]
 800199c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d021      	beq.n	80019e8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80019a4:	4b0f      	ldr	r3, [pc, #60]	@ (80019e4 <HAL_GPIO_Init+0x2d0>)
 80019a6:	681a      	ldr	r2, [r3, #0]
 80019a8:	490e      	ldr	r1, [pc, #56]	@ (80019e4 <HAL_GPIO_Init+0x2d0>)
 80019aa:	69bb      	ldr	r3, [r7, #24]
 80019ac:	4313      	orrs	r3, r2
 80019ae:	600b      	str	r3, [r1, #0]
 80019b0:	e021      	b.n	80019f6 <HAL_GPIO_Init+0x2e2>
 80019b2:	bf00      	nop
 80019b4:	10320000 	.word	0x10320000
 80019b8:	10310000 	.word	0x10310000
 80019bc:	10220000 	.word	0x10220000
 80019c0:	10210000 	.word	0x10210000
 80019c4:	10120000 	.word	0x10120000
 80019c8:	10110000 	.word	0x10110000
 80019cc:	40021000 	.word	0x40021000
 80019d0:	40010000 	.word	0x40010000
 80019d4:	40010800 	.word	0x40010800
 80019d8:	40010c00 	.word	0x40010c00
 80019dc:	40011000 	.word	0x40011000
 80019e0:	40011400 	.word	0x40011400
 80019e4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80019e8:	4b0b      	ldr	r3, [pc, #44]	@ (8001a18 <HAL_GPIO_Init+0x304>)
 80019ea:	681a      	ldr	r2, [r3, #0]
 80019ec:	69bb      	ldr	r3, [r7, #24]
 80019ee:	43db      	mvns	r3, r3
 80019f0:	4909      	ldr	r1, [pc, #36]	@ (8001a18 <HAL_GPIO_Init+0x304>)
 80019f2:	4013      	ands	r3, r2
 80019f4:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80019f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019f8:	3301      	adds	r3, #1
 80019fa:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80019fc:	683b      	ldr	r3, [r7, #0]
 80019fe:	681a      	ldr	r2, [r3, #0]
 8001a00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a02:	fa22 f303 	lsr.w	r3, r2, r3
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	f47f ae8e 	bne.w	8001728 <HAL_GPIO_Init+0x14>
  }
}
 8001a0c:	bf00      	nop
 8001a0e:	bf00      	nop
 8001a10:	372c      	adds	r7, #44	@ 0x2c
 8001a12:	46bd      	mov	sp, r7
 8001a14:	bc80      	pop	{r7}
 8001a16:	4770      	bx	lr
 8001a18:	40010400 	.word	0x40010400

08001a1c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001a1c:	b480      	push	{r7}
 8001a1e:	b083      	sub	sp, #12
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	6078      	str	r0, [r7, #4]
 8001a24:	460b      	mov	r3, r1
 8001a26:	807b      	strh	r3, [r7, #2]
 8001a28:	4613      	mov	r3, r2
 8001a2a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001a2c:	787b      	ldrb	r3, [r7, #1]
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d003      	beq.n	8001a3a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001a32:	887a      	ldrh	r2, [r7, #2]
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001a38:	e003      	b.n	8001a42 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001a3a:	887b      	ldrh	r3, [r7, #2]
 8001a3c:	041a      	lsls	r2, r3, #16
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	611a      	str	r2, [r3, #16]
}
 8001a42:	bf00      	nop
 8001a44:	370c      	adds	r7, #12
 8001a46:	46bd      	mov	sp, r7
 8001a48:	bc80      	pop	{r7}
 8001a4a:	4770      	bx	lr

08001a4c <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001a4c:	b480      	push	{r7}
 8001a4e:	b085      	sub	sp, #20
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
 8001a54:	460b      	mov	r3, r1
 8001a56:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	68db      	ldr	r3, [r3, #12]
 8001a5c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001a5e:	887a      	ldrh	r2, [r7, #2]
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	4013      	ands	r3, r2
 8001a64:	041a      	lsls	r2, r3, #16
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	43d9      	mvns	r1, r3
 8001a6a:	887b      	ldrh	r3, [r7, #2]
 8001a6c:	400b      	ands	r3, r1
 8001a6e:	431a      	orrs	r2, r3
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	611a      	str	r2, [r3, #16]
}
 8001a74:	bf00      	nop
 8001a76:	3714      	adds	r7, #20
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	bc80      	pop	{r7}
 8001a7c:	4770      	bx	lr
	...

08001a80 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b082      	sub	sp, #8
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	4603      	mov	r3, r0
 8001a88:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001a8a:	4b08      	ldr	r3, [pc, #32]	@ (8001aac <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001a8c:	695a      	ldr	r2, [r3, #20]
 8001a8e:	88fb      	ldrh	r3, [r7, #6]
 8001a90:	4013      	ands	r3, r2
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d006      	beq.n	8001aa4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001a96:	4a05      	ldr	r2, [pc, #20]	@ (8001aac <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001a98:	88fb      	ldrh	r3, [r7, #6]
 8001a9a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001a9c:	88fb      	ldrh	r3, [r7, #6]
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	f000 f806 	bl	8001ab0 <HAL_GPIO_EXTI_Callback>
  }
}
 8001aa4:	bf00      	nop
 8001aa6:	3708      	adds	r7, #8
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	bd80      	pop	{r7, pc}
 8001aac:	40010400 	.word	0x40010400

08001ab0 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	b083      	sub	sp, #12
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8001aba:	bf00      	nop
 8001abc:	370c      	adds	r7, #12
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	bc80      	pop	{r7}
 8001ac2:	4770      	bx	lr

08001ac4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b084      	sub	sp, #16
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d101      	bne.n	8001ad6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001ad2:	2301      	movs	r3, #1
 8001ad4:	e12b      	b.n	8001d2e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001adc:	b2db      	uxtb	r3, r3
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d106      	bne.n	8001af0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001aea:	6878      	ldr	r0, [r7, #4]
 8001aec:	f7fe ff22 	bl	8000934 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	2224      	movs	r2, #36	@ 0x24
 8001af4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	681a      	ldr	r2, [r3, #0]
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	f022 0201 	bic.w	r2, r2, #1
 8001b06:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	681a      	ldr	r2, [r3, #0]
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001b16:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	681a      	ldr	r2, [r3, #0]
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001b26:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001b28:	f003 f8cc 	bl	8004cc4 <HAL_RCC_GetPCLK1Freq>
 8001b2c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	685b      	ldr	r3, [r3, #4]
 8001b32:	4a81      	ldr	r2, [pc, #516]	@ (8001d38 <HAL_I2C_Init+0x274>)
 8001b34:	4293      	cmp	r3, r2
 8001b36:	d807      	bhi.n	8001b48 <HAL_I2C_Init+0x84>
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	4a80      	ldr	r2, [pc, #512]	@ (8001d3c <HAL_I2C_Init+0x278>)
 8001b3c:	4293      	cmp	r3, r2
 8001b3e:	bf94      	ite	ls
 8001b40:	2301      	movls	r3, #1
 8001b42:	2300      	movhi	r3, #0
 8001b44:	b2db      	uxtb	r3, r3
 8001b46:	e006      	b.n	8001b56 <HAL_I2C_Init+0x92>
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	4a7d      	ldr	r2, [pc, #500]	@ (8001d40 <HAL_I2C_Init+0x27c>)
 8001b4c:	4293      	cmp	r3, r2
 8001b4e:	bf94      	ite	ls
 8001b50:	2301      	movls	r3, #1
 8001b52:	2300      	movhi	r3, #0
 8001b54:	b2db      	uxtb	r3, r3
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d001      	beq.n	8001b5e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001b5a:	2301      	movs	r3, #1
 8001b5c:	e0e7      	b.n	8001d2e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	4a78      	ldr	r2, [pc, #480]	@ (8001d44 <HAL_I2C_Init+0x280>)
 8001b62:	fba2 2303 	umull	r2, r3, r2, r3
 8001b66:	0c9b      	lsrs	r3, r3, #18
 8001b68:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	685b      	ldr	r3, [r3, #4]
 8001b70:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	68ba      	ldr	r2, [r7, #8]
 8001b7a:	430a      	orrs	r2, r1
 8001b7c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	6a1b      	ldr	r3, [r3, #32]
 8001b84:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	685b      	ldr	r3, [r3, #4]
 8001b8c:	4a6a      	ldr	r2, [pc, #424]	@ (8001d38 <HAL_I2C_Init+0x274>)
 8001b8e:	4293      	cmp	r3, r2
 8001b90:	d802      	bhi.n	8001b98 <HAL_I2C_Init+0xd4>
 8001b92:	68bb      	ldr	r3, [r7, #8]
 8001b94:	3301      	adds	r3, #1
 8001b96:	e009      	b.n	8001bac <HAL_I2C_Init+0xe8>
 8001b98:	68bb      	ldr	r3, [r7, #8]
 8001b9a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001b9e:	fb02 f303 	mul.w	r3, r2, r3
 8001ba2:	4a69      	ldr	r2, [pc, #420]	@ (8001d48 <HAL_I2C_Init+0x284>)
 8001ba4:	fba2 2303 	umull	r2, r3, r2, r3
 8001ba8:	099b      	lsrs	r3, r3, #6
 8001baa:	3301      	adds	r3, #1
 8001bac:	687a      	ldr	r2, [r7, #4]
 8001bae:	6812      	ldr	r2, [r2, #0]
 8001bb0:	430b      	orrs	r3, r1
 8001bb2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	69db      	ldr	r3, [r3, #28]
 8001bba:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8001bbe:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	685b      	ldr	r3, [r3, #4]
 8001bc6:	495c      	ldr	r1, [pc, #368]	@ (8001d38 <HAL_I2C_Init+0x274>)
 8001bc8:	428b      	cmp	r3, r1
 8001bca:	d819      	bhi.n	8001c00 <HAL_I2C_Init+0x13c>
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	1e59      	subs	r1, r3, #1
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	685b      	ldr	r3, [r3, #4]
 8001bd4:	005b      	lsls	r3, r3, #1
 8001bd6:	fbb1 f3f3 	udiv	r3, r1, r3
 8001bda:	1c59      	adds	r1, r3, #1
 8001bdc:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8001be0:	400b      	ands	r3, r1
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d00a      	beq.n	8001bfc <HAL_I2C_Init+0x138>
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	1e59      	subs	r1, r3, #1
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	685b      	ldr	r3, [r3, #4]
 8001bee:	005b      	lsls	r3, r3, #1
 8001bf0:	fbb1 f3f3 	udiv	r3, r1, r3
 8001bf4:	3301      	adds	r3, #1
 8001bf6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001bfa:	e051      	b.n	8001ca0 <HAL_I2C_Init+0x1dc>
 8001bfc:	2304      	movs	r3, #4
 8001bfe:	e04f      	b.n	8001ca0 <HAL_I2C_Init+0x1dc>
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	689b      	ldr	r3, [r3, #8]
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d111      	bne.n	8001c2c <HAL_I2C_Init+0x168>
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	1e58      	subs	r0, r3, #1
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	6859      	ldr	r1, [r3, #4]
 8001c10:	460b      	mov	r3, r1
 8001c12:	005b      	lsls	r3, r3, #1
 8001c14:	440b      	add	r3, r1
 8001c16:	fbb0 f3f3 	udiv	r3, r0, r3
 8001c1a:	3301      	adds	r3, #1
 8001c1c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	bf0c      	ite	eq
 8001c24:	2301      	moveq	r3, #1
 8001c26:	2300      	movne	r3, #0
 8001c28:	b2db      	uxtb	r3, r3
 8001c2a:	e012      	b.n	8001c52 <HAL_I2C_Init+0x18e>
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	1e58      	subs	r0, r3, #1
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	6859      	ldr	r1, [r3, #4]
 8001c34:	460b      	mov	r3, r1
 8001c36:	009b      	lsls	r3, r3, #2
 8001c38:	440b      	add	r3, r1
 8001c3a:	0099      	lsls	r1, r3, #2
 8001c3c:	440b      	add	r3, r1
 8001c3e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001c42:	3301      	adds	r3, #1
 8001c44:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	bf0c      	ite	eq
 8001c4c:	2301      	moveq	r3, #1
 8001c4e:	2300      	movne	r3, #0
 8001c50:	b2db      	uxtb	r3, r3
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d001      	beq.n	8001c5a <HAL_I2C_Init+0x196>
 8001c56:	2301      	movs	r3, #1
 8001c58:	e022      	b.n	8001ca0 <HAL_I2C_Init+0x1dc>
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	689b      	ldr	r3, [r3, #8]
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d10e      	bne.n	8001c80 <HAL_I2C_Init+0x1bc>
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	1e58      	subs	r0, r3, #1
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	6859      	ldr	r1, [r3, #4]
 8001c6a:	460b      	mov	r3, r1
 8001c6c:	005b      	lsls	r3, r3, #1
 8001c6e:	440b      	add	r3, r1
 8001c70:	fbb0 f3f3 	udiv	r3, r0, r3
 8001c74:	3301      	adds	r3, #1
 8001c76:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001c7a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001c7e:	e00f      	b.n	8001ca0 <HAL_I2C_Init+0x1dc>
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	1e58      	subs	r0, r3, #1
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	6859      	ldr	r1, [r3, #4]
 8001c88:	460b      	mov	r3, r1
 8001c8a:	009b      	lsls	r3, r3, #2
 8001c8c:	440b      	add	r3, r1
 8001c8e:	0099      	lsls	r1, r3, #2
 8001c90:	440b      	add	r3, r1
 8001c92:	fbb0 f3f3 	udiv	r3, r0, r3
 8001c96:	3301      	adds	r3, #1
 8001c98:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001c9c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001ca0:	6879      	ldr	r1, [r7, #4]
 8001ca2:	6809      	ldr	r1, [r1, #0]
 8001ca4:	4313      	orrs	r3, r2
 8001ca6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	69da      	ldr	r2, [r3, #28]
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	6a1b      	ldr	r3, [r3, #32]
 8001cba:	431a      	orrs	r2, r3
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	430a      	orrs	r2, r1
 8001cc2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	689b      	ldr	r3, [r3, #8]
 8001cca:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8001cce:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8001cd2:	687a      	ldr	r2, [r7, #4]
 8001cd4:	6911      	ldr	r1, [r2, #16]
 8001cd6:	687a      	ldr	r2, [r7, #4]
 8001cd8:	68d2      	ldr	r2, [r2, #12]
 8001cda:	4311      	orrs	r1, r2
 8001cdc:	687a      	ldr	r2, [r7, #4]
 8001cde:	6812      	ldr	r2, [r2, #0]
 8001ce0:	430b      	orrs	r3, r1
 8001ce2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	68db      	ldr	r3, [r3, #12]
 8001cea:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	695a      	ldr	r2, [r3, #20]
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	699b      	ldr	r3, [r3, #24]
 8001cf6:	431a      	orrs	r2, r3
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	430a      	orrs	r2, r1
 8001cfe:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	681a      	ldr	r2, [r3, #0]
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	f042 0201 	orr.w	r2, r2, #1
 8001d0e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	2200      	movs	r2, #0
 8001d14:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	2220      	movs	r2, #32
 8001d1a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	2200      	movs	r2, #0
 8001d22:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	2200      	movs	r2, #0
 8001d28:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8001d2c:	2300      	movs	r3, #0
}
 8001d2e:	4618      	mov	r0, r3
 8001d30:	3710      	adds	r7, #16
 8001d32:	46bd      	mov	sp, r7
 8001d34:	bd80      	pop	{r7, pc}
 8001d36:	bf00      	nop
 8001d38:	000186a0 	.word	0x000186a0
 8001d3c:	001e847f 	.word	0x001e847f
 8001d40:	003d08ff 	.word	0x003d08ff
 8001d44:	431bde83 	.word	0x431bde83
 8001d48:	10624dd3 	.word	0x10624dd3

08001d4c <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 8001d4c:	b480      	push	{r7}
 8001d4e:	b083      	sub	sp, #12
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	695b      	ldr	r3, [r3, #20]
 8001d5a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001d5e:	2b80      	cmp	r3, #128	@ 0x80
 8001d60:	d103      	bne.n	8001d6a <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	2200      	movs	r2, #0
 8001d68:	611a      	str	r2, [r3, #16]
  }
}
 8001d6a:	bf00      	nop
 8001d6c:	370c      	adds	r7, #12
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	bc80      	pop	{r7}
 8001d72:	4770      	bx	lr

08001d74 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	b088      	sub	sp, #32
 8001d78:	af02      	add	r7, sp, #8
 8001d7a:	60f8      	str	r0, [r7, #12]
 8001d7c:	4608      	mov	r0, r1
 8001d7e:	4611      	mov	r1, r2
 8001d80:	461a      	mov	r2, r3
 8001d82:	4603      	mov	r3, r0
 8001d84:	817b      	strh	r3, [r7, #10]
 8001d86:	460b      	mov	r3, r1
 8001d88:	813b      	strh	r3, [r7, #8]
 8001d8a:	4613      	mov	r3, r2
 8001d8c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001d8e:	f7ff f8fb 	bl	8000f88 <HAL_GetTick>
 8001d92:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001d9a:	b2db      	uxtb	r3, r3
 8001d9c:	2b20      	cmp	r3, #32
 8001d9e:	f040 80d9 	bne.w	8001f54 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001da2:	697b      	ldr	r3, [r7, #20]
 8001da4:	9300      	str	r3, [sp, #0]
 8001da6:	2319      	movs	r3, #25
 8001da8:	2201      	movs	r2, #1
 8001daa:	496d      	ldr	r1, [pc, #436]	@ (8001f60 <HAL_I2C_Mem_Write+0x1ec>)
 8001dac:	68f8      	ldr	r0, [r7, #12]
 8001dae:	f002 f99b 	bl	80040e8 <I2C_WaitOnFlagUntilTimeout>
 8001db2:	4603      	mov	r3, r0
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d001      	beq.n	8001dbc <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8001db8:	2302      	movs	r3, #2
 8001dba:	e0cc      	b.n	8001f56 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001dc2:	2b01      	cmp	r3, #1
 8001dc4:	d101      	bne.n	8001dca <HAL_I2C_Mem_Write+0x56>
 8001dc6:	2302      	movs	r3, #2
 8001dc8:	e0c5      	b.n	8001f56 <HAL_I2C_Mem_Write+0x1e2>
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	2201      	movs	r2, #1
 8001dce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	f003 0301 	and.w	r3, r3, #1
 8001ddc:	2b01      	cmp	r3, #1
 8001dde:	d007      	beq.n	8001df0 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	681a      	ldr	r2, [r3, #0]
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	f042 0201 	orr.w	r2, r2, #1
 8001dee:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	681a      	ldr	r2, [r3, #0]
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001dfe:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	2221      	movs	r2, #33	@ 0x21
 8001e04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	2240      	movs	r2, #64	@ 0x40
 8001e0c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	2200      	movs	r2, #0
 8001e14:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	6a3a      	ldr	r2, [r7, #32]
 8001e1a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8001e20:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001e26:	b29a      	uxth	r2, r3
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	4a4d      	ldr	r2, [pc, #308]	@ (8001f64 <HAL_I2C_Mem_Write+0x1f0>)
 8001e30:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001e32:	88f8      	ldrh	r0, [r7, #6]
 8001e34:	893a      	ldrh	r2, [r7, #8]
 8001e36:	8979      	ldrh	r1, [r7, #10]
 8001e38:	697b      	ldr	r3, [r7, #20]
 8001e3a:	9301      	str	r3, [sp, #4]
 8001e3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e3e:	9300      	str	r3, [sp, #0]
 8001e40:	4603      	mov	r3, r0
 8001e42:	68f8      	ldr	r0, [r7, #12]
 8001e44:	f001 fe14 	bl	8003a70 <I2C_RequestMemoryWrite>
 8001e48:	4603      	mov	r3, r0
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d052      	beq.n	8001ef4 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8001e4e:	2301      	movs	r3, #1
 8001e50:	e081      	b.n	8001f56 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001e52:	697a      	ldr	r2, [r7, #20]
 8001e54:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001e56:	68f8      	ldr	r0, [r7, #12]
 8001e58:	f002 fa60 	bl	800431c <I2C_WaitOnTXEFlagUntilTimeout>
 8001e5c:	4603      	mov	r3, r0
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d00d      	beq.n	8001e7e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e66:	2b04      	cmp	r3, #4
 8001e68:	d107      	bne.n	8001e7a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	681a      	ldr	r2, [r3, #0]
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001e78:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001e7a:	2301      	movs	r3, #1
 8001e7c:	e06b      	b.n	8001f56 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e82:	781a      	ldrb	r2, [r3, #0]
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e8e:	1c5a      	adds	r2, r3, #1
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e98:	3b01      	subs	r3, #1
 8001e9a:	b29a      	uxth	r2, r3
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001ea4:	b29b      	uxth	r3, r3
 8001ea6:	3b01      	subs	r3, #1
 8001ea8:	b29a      	uxth	r2, r3
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	695b      	ldr	r3, [r3, #20]
 8001eb4:	f003 0304 	and.w	r3, r3, #4
 8001eb8:	2b04      	cmp	r3, #4
 8001eba:	d11b      	bne.n	8001ef4 <HAL_I2C_Mem_Write+0x180>
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d017      	beq.n	8001ef4 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ec8:	781a      	ldrb	r2, [r3, #0]
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ed4:	1c5a      	adds	r2, r3, #1
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001ede:	3b01      	subs	r3, #1
 8001ee0:	b29a      	uxth	r2, r3
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001eea:	b29b      	uxth	r3, r3
 8001eec:	3b01      	subs	r3, #1
 8001eee:	b29a      	uxth	r2, r3
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d1aa      	bne.n	8001e52 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001efc:	697a      	ldr	r2, [r7, #20]
 8001efe:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001f00:	68f8      	ldr	r0, [r7, #12]
 8001f02:	f002 fa53 	bl	80043ac <I2C_WaitOnBTFFlagUntilTimeout>
 8001f06:	4603      	mov	r3, r0
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d00d      	beq.n	8001f28 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f10:	2b04      	cmp	r3, #4
 8001f12:	d107      	bne.n	8001f24 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	681a      	ldr	r2, [r3, #0]
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001f22:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8001f24:	2301      	movs	r3, #1
 8001f26:	e016      	b.n	8001f56 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	681a      	ldr	r2, [r3, #0]
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001f36:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	2220      	movs	r2, #32
 8001f3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	2200      	movs	r2, #0
 8001f44:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	2200      	movs	r2, #0
 8001f4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8001f50:	2300      	movs	r3, #0
 8001f52:	e000      	b.n	8001f56 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8001f54:	2302      	movs	r3, #2
  }
}
 8001f56:	4618      	mov	r0, r3
 8001f58:	3718      	adds	r7, #24
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	bd80      	pop	{r7, pc}
 8001f5e:	bf00      	nop
 8001f60:	00100002 	.word	0x00100002
 8001f64:	ffff0000 	.word	0xffff0000

08001f68 <HAL_I2C_Mem_Read_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be read
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b08c      	sub	sp, #48	@ 0x30
 8001f6c:	af02      	add	r7, sp, #8
 8001f6e:	60f8      	str	r0, [r7, #12]
 8001f70:	4608      	mov	r0, r1
 8001f72:	4611      	mov	r1, r2
 8001f74:	461a      	mov	r2, r3
 8001f76:	4603      	mov	r3, r0
 8001f78:	817b      	strh	r3, [r7, #10]
 8001f7a:	460b      	mov	r3, r1
 8001f7c:	813b      	strh	r3, [r7, #8]
 8001f7e:	4613      	mov	r3, r2
 8001f80:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001f82:	f7ff f801 	bl	8000f88 <HAL_GetTick>
 8001f86:	6278      	str	r0, [r7, #36]	@ 0x24
  __IO uint32_t count = 0U;
 8001f88:	2300      	movs	r3, #0
 8001f8a:	61fb      	str	r3, [r7, #28]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001f92:	b2db      	uxtb	r3, r3
 8001f94:	2b20      	cmp	r3, #32
 8001f96:	f040 8168 	bne.w	800226a <HAL_I2C_Mem_Read_DMA+0x302>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8001f9a:	4b98      	ldr	r3, [pc, #608]	@ (80021fc <HAL_I2C_Mem_Read_DMA+0x294>)
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	08db      	lsrs	r3, r3, #3
 8001fa0:	4a97      	ldr	r2, [pc, #604]	@ (8002200 <HAL_I2C_Mem_Read_DMA+0x298>)
 8001fa2:	fba2 2303 	umull	r2, r3, r2, r3
 8001fa6:	0a1a      	lsrs	r2, r3, #8
 8001fa8:	4613      	mov	r3, r2
 8001faa:	009b      	lsls	r3, r3, #2
 8001fac:	4413      	add	r3, r2
 8001fae:	009a      	lsls	r2, r3, #2
 8001fb0:	4413      	add	r3, r2
 8001fb2:	61fb      	str	r3, [r7, #28]
    do
    {
      count--;
 8001fb4:	69fb      	ldr	r3, [r7, #28]
 8001fb6:	3b01      	subs	r3, #1
 8001fb8:	61fb      	str	r3, [r7, #28]
      if (count == 0U)
 8001fba:	69fb      	ldr	r3, [r7, #28]
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d112      	bne.n	8001fe6 <HAL_I2C_Mem_Read_DMA+0x7e>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	2220      	movs	r2, #32
 8001fca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fda:	f043 0220 	orr.w	r2, r3, #32
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	641a      	str	r2, [r3, #64]	@ 0x40

        return HAL_BUSY;
 8001fe2:	2302      	movs	r3, #2
 8001fe4:	e142      	b.n	800226c <HAL_I2C_Mem_Read_DMA+0x304>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	699b      	ldr	r3, [r3, #24]
 8001fec:	f003 0302 	and.w	r3, r3, #2
 8001ff0:	2b02      	cmp	r3, #2
 8001ff2:	d0df      	beq.n	8001fb4 <HAL_I2C_Mem_Read_DMA+0x4c>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001ffa:	2b01      	cmp	r3, #1
 8001ffc:	d101      	bne.n	8002002 <HAL_I2C_Mem_Read_DMA+0x9a>
 8001ffe:	2302      	movs	r3, #2
 8002000:	e134      	b.n	800226c <HAL_I2C_Mem_Read_DMA+0x304>
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	2201      	movs	r2, #1
 8002006:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	f003 0301 	and.w	r3, r3, #1
 8002014:	2b01      	cmp	r3, #1
 8002016:	d007      	beq.n	8002028 <HAL_I2C_Mem_Read_DMA+0xc0>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	681a      	ldr	r2, [r3, #0]
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	f042 0201 	orr.w	r2, r2, #1
 8002026:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	681a      	ldr	r2, [r3, #0]
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002036:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	2222      	movs	r2, #34	@ 0x22
 800203c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	2240      	movs	r2, #64	@ 0x40
 8002044:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	2200      	movs	r2, #0
 800204c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002052:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8002058:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800205e:	b29a      	uxth	r2, r3
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	4a67      	ldr	r2, [pc, #412]	@ (8002204 <HAL_I2C_Mem_Read_DMA+0x29c>)
 8002068:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 800206a:	897a      	ldrh	r2, [r7, #10]
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->Memaddress  = MemAddress;
 8002070:	893a      	ldrh	r2, [r7, #8]
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	649a      	str	r2, [r3, #72]	@ 0x48
    hi2c->MemaddSize  = MemAddSize;
 8002076:	88fa      	ldrh	r2, [r7, #6]
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	64da      	str	r2, [r3, #76]	@ 0x4c
    hi2c->EventCount  = 0U;
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	2200      	movs	r2, #0
 8002080:	651a      	str	r2, [r3, #80]	@ 0x50

    if (hi2c->XferSize > 0U)
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002086:	2b00      	cmp	r3, #0
 8002088:	f000 80c2 	beq.w	8002210 <HAL_I2C_Mem_Read_DMA+0x2a8>
    {
      if (hi2c->hdmarx != NULL)
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002090:	2b00      	cmp	r3, #0
 8002092:	d024      	beq.n	80020de <HAL_I2C_Mem_Read_DMA+0x176>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmarx->XferCpltCallback = I2C_DMAXferCplt;
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002098:	4a5b      	ldr	r2, [pc, #364]	@ (8002208 <HAL_I2C_Mem_Read_DMA+0x2a0>)
 800209a:	629a      	str	r2, [r3, #40]	@ 0x28

        /* Set the DMA error callback */
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80020a0:	4a5a      	ldr	r2, [pc, #360]	@ (800220c <HAL_I2C_Mem_Read_DMA+0x2a4>)
 80020a2:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80020a8:	2200      	movs	r2, #0
 80020aa:	62da      	str	r2, [r3, #44]	@ 0x2c
        hi2c->hdmarx->XferAbortCallback = NULL;
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80020b0:	2200      	movs	r2, #0
 80020b2:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->DR, (uint32_t)hi2c->pBuffPtr, hi2c->XferSize);
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	3310      	adds	r3, #16
 80020be:	4619      	mov	r1, r3
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020c4:	461a      	mov	r2, r3
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80020ca:	f7ff f8cf 	bl	800126c <HAL_DMA_Start_IT>
 80020ce:	4603      	mov	r3, r0
 80020d0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 80020d4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d17b      	bne.n	80021d4 <HAL_I2C_Mem_Read_DMA+0x26c>
 80020dc:	e013      	b.n	8002106 <HAL_I2C_Mem_Read_DMA+0x19e>
        hi2c->State     = HAL_I2C_STATE_READY;
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	2220      	movs	r2, #32
 80020e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	2200      	movs	r2, #0
 80020ea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020f2:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	641a      	str	r2, [r3, #64]	@ 0x40
        __HAL_UNLOCK(hi2c);
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	2200      	movs	r2, #0
 80020fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        return HAL_ERROR;
 8002102:	2301      	movs	r3, #1
 8002104:	e0b2      	b.n	800226c <HAL_I2C_Mem_Read_DMA+0x304>
      {
        /* Send Slave Address and Memory Address */
        if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 8002106:	88f8      	ldrh	r0, [r7, #6]
 8002108:	893a      	ldrh	r2, [r7, #8]
 800210a:	8979      	ldrh	r1, [r7, #10]
 800210c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800210e:	9301      	str	r3, [sp, #4]
 8002110:	2323      	movs	r3, #35	@ 0x23
 8002112:	9300      	str	r3, [sp, #0]
 8002114:	4603      	mov	r3, r0
 8002116:	68f8      	ldr	r0, [r7, #12]
 8002118:	f001 fd40 	bl	8003b9c <I2C_RequestMemoryRead>
 800211c:	4603      	mov	r3, r0
 800211e:	2b00      	cmp	r3, #0
 8002120:	d023      	beq.n	800216a <HAL_I2C_Mem_Read_DMA+0x202>
        {
          /* Abort the ongoing DMA */
          dmaxferstatus = HAL_DMA_Abort_IT(hi2c->hdmarx);
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002126:	4618      	mov	r0, r3
 8002128:	f7ff f93c 	bl	80013a4 <HAL_DMA_Abort_IT>
 800212c:	4603      	mov	r3, r0
 800212e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

          /* Prevent unused argument(s) compilation and MISRA warning */
          UNUSED(dmaxferstatus);

          /* Set the unused I2C DMA transfer complete callback to NULL */
          hi2c->hdmarx->XferCpltCallback = NULL;
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002136:	2200      	movs	r2, #0
 8002138:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	681a      	ldr	r2, [r3, #0]
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002148:	601a      	str	r2, [r3, #0]

          hi2c->XferSize = 0U;
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	2200      	movs	r2, #0
 800214e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount = 0U;
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	2200      	movs	r2, #0
 8002154:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Disable I2C peripheral to prevent dummy data in buffer */
          __HAL_I2C_DISABLE(hi2c);
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	681a      	ldr	r2, [r3, #0]
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	f022 0201 	bic.w	r2, r2, #1
 8002164:	601a      	str	r2, [r3, #0]

          return HAL_ERROR;
 8002166:	2301      	movs	r3, #1
 8002168:	e080      	b.n	800226c <HAL_I2C_Mem_Read_DMA+0x304>
        }

        if (hi2c->XferSize == 1U)
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800216e:	2b01      	cmp	r3, #1
 8002170:	d108      	bne.n	8002184 <HAL_I2C_Mem_Read_DMA+0x21c>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	681a      	ldr	r2, [r3, #0]
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002180:	601a      	str	r2, [r3, #0]
 8002182:	e007      	b.n	8002194 <HAL_I2C_Mem_Read_DMA+0x22c>
        }
        else
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	685a      	ldr	r2, [r3, #4]
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002192:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002194:	2300      	movs	r3, #0
 8002196:	61bb      	str	r3, [r7, #24]
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	695b      	ldr	r3, [r3, #20]
 800219e:	61bb      	str	r3, [r7, #24]
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	699b      	ldr	r3, [r3, #24]
 80021a6:	61bb      	str	r3, [r7, #24]
 80021a8:	69bb      	ldr	r3, [r7, #24]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	2200      	movs	r2, #0
 80021ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */
        /* Enable ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_ERR);
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	685a      	ldr	r2, [r3, #4]
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80021c0:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        hi2c->Instance->CR2 |= I2C_CR2_DMAEN;
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	685a      	ldr	r2, [r3, #4]
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80021d0:	605a      	str	r2, [r3, #4]
 80021d2:	e048      	b.n	8002266 <HAL_I2C_Mem_Read_DMA+0x2fe>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	2220      	movs	r2, #32
 80021d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	2200      	movs	r2, #0
 80021e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021e8:	f043 0210 	orr.w	r2, r3, #16
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	2200      	movs	r2, #0
 80021f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80021f8:	2301      	movs	r3, #1
 80021fa:	e037      	b.n	800226c <HAL_I2C_Mem_Read_DMA+0x304>
 80021fc:	20000000 	.word	0x20000000
 8002200:	14f8b589 	.word	0x14f8b589
 8002204:	ffff0000 	.word	0xffff0000
 8002208:	08003d6d 	.word	0x08003d6d
 800220c:	08003f2b 	.word	0x08003f2b
      }
    }
    else
    {
      /* Send Slave Address and Memory Address */
      if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 8002210:	88f8      	ldrh	r0, [r7, #6]
 8002212:	893a      	ldrh	r2, [r7, #8]
 8002214:	8979      	ldrh	r1, [r7, #10]
 8002216:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002218:	9301      	str	r3, [sp, #4]
 800221a:	2323      	movs	r3, #35	@ 0x23
 800221c:	9300      	str	r3, [sp, #0]
 800221e:	4603      	mov	r3, r0
 8002220:	68f8      	ldr	r0, [r7, #12]
 8002222:	f001 fcbb 	bl	8003b9c <I2C_RequestMemoryRead>
 8002226:	4603      	mov	r3, r0
 8002228:	2b00      	cmp	r3, #0
 800222a:	d001      	beq.n	8002230 <HAL_I2C_Mem_Read_DMA+0x2c8>
      {
        return HAL_ERROR;
 800222c:	2301      	movs	r3, #1
 800222e:	e01d      	b.n	800226c <HAL_I2C_Mem_Read_DMA+0x304>
      }

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002230:	2300      	movs	r3, #0
 8002232:	617b      	str	r3, [r7, #20]
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	695b      	ldr	r3, [r3, #20]
 800223a:	617b      	str	r3, [r7, #20]
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	699b      	ldr	r3, [r3, #24]
 8002242:	617b      	str	r3, [r7, #20]
 8002244:	697b      	ldr	r3, [r7, #20]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	681a      	ldr	r2, [r3, #0]
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002254:	601a      	str	r2, [r3, #0]

      hi2c->State = HAL_I2C_STATE_READY;
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	2220      	movs	r2, #32
 800225a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	2200      	movs	r2, #0
 8002262:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }

    return HAL_OK;
 8002266:	2300      	movs	r3, #0
 8002268:	e000      	b.n	800226c <HAL_I2C_Mem_Read_DMA+0x304>
  }
  else
  {
    return HAL_BUSY;
 800226a:	2302      	movs	r3, #2
  }
}
 800226c:	4618      	mov	r0, r3
 800226e:	3728      	adds	r7, #40	@ 0x28
 8002270:	46bd      	mov	sp, r7
 8002272:	bd80      	pop	{r7, pc}

08002274 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8002274:	b580      	push	{r7, lr}
 8002276:	b088      	sub	sp, #32
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 800227c:	2300      	movs	r3, #0
 800227e:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	685b      	ldr	r3, [r3, #4]
 8002286:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800228c:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002294:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800229c:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800229e:	7bfb      	ldrb	r3, [r7, #15]
 80022a0:	2b10      	cmp	r3, #16
 80022a2:	d003      	beq.n	80022ac <HAL_I2C_EV_IRQHandler+0x38>
 80022a4:	7bfb      	ldrb	r3, [r7, #15]
 80022a6:	2b40      	cmp	r3, #64	@ 0x40
 80022a8:	f040 80c1 	bne.w	800242e <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	699b      	ldr	r3, [r3, #24]
 80022b2:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	695b      	ldr	r3, [r3, #20]
 80022ba:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 80022bc:	69fb      	ldr	r3, [r7, #28]
 80022be:	f003 0301 	and.w	r3, r3, #1
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d10d      	bne.n	80022e2 <HAL_I2C_EV_IRQHandler+0x6e>
 80022c6:	693b      	ldr	r3, [r7, #16]
 80022c8:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 80022cc:	d003      	beq.n	80022d6 <HAL_I2C_EV_IRQHandler+0x62>
 80022ce:	693b      	ldr	r3, [r7, #16]
 80022d0:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 80022d4:	d101      	bne.n	80022da <HAL_I2C_EV_IRQHandler+0x66>
 80022d6:	2301      	movs	r3, #1
 80022d8:	e000      	b.n	80022dc <HAL_I2C_EV_IRQHandler+0x68>
 80022da:	2300      	movs	r3, #0
 80022dc:	2b01      	cmp	r3, #1
 80022de:	f000 8132 	beq.w	8002546 <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80022e2:	69fb      	ldr	r3, [r7, #28]
 80022e4:	f003 0301 	and.w	r3, r3, #1
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d00c      	beq.n	8002306 <HAL_I2C_EV_IRQHandler+0x92>
 80022ec:	697b      	ldr	r3, [r7, #20]
 80022ee:	0a5b      	lsrs	r3, r3, #9
 80022f0:	f003 0301 	and.w	r3, r3, #1
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d006      	beq.n	8002306 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 80022f8:	6878      	ldr	r0, [r7, #4]
 80022fa:	f002 f8ff 	bl	80044fc <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 80022fe:	6878      	ldr	r0, [r7, #4]
 8002300:	f000 fd90 	bl	8002e24 <I2C_Master_SB>
 8002304:	e092      	b.n	800242c <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002306:	69fb      	ldr	r3, [r7, #28]
 8002308:	08db      	lsrs	r3, r3, #3
 800230a:	f003 0301 	and.w	r3, r3, #1
 800230e:	2b00      	cmp	r3, #0
 8002310:	d009      	beq.n	8002326 <HAL_I2C_EV_IRQHandler+0xb2>
 8002312:	697b      	ldr	r3, [r7, #20]
 8002314:	0a5b      	lsrs	r3, r3, #9
 8002316:	f003 0301 	and.w	r3, r3, #1
 800231a:	2b00      	cmp	r3, #0
 800231c:	d003      	beq.n	8002326 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 800231e:	6878      	ldr	r0, [r7, #4]
 8002320:	f000 fe05 	bl	8002f2e <I2C_Master_ADD10>
 8002324:	e082      	b.n	800242c <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002326:	69fb      	ldr	r3, [r7, #28]
 8002328:	085b      	lsrs	r3, r3, #1
 800232a:	f003 0301 	and.w	r3, r3, #1
 800232e:	2b00      	cmp	r3, #0
 8002330:	d009      	beq.n	8002346 <HAL_I2C_EV_IRQHandler+0xd2>
 8002332:	697b      	ldr	r3, [r7, #20]
 8002334:	0a5b      	lsrs	r3, r3, #9
 8002336:	f003 0301 	and.w	r3, r3, #1
 800233a:	2b00      	cmp	r3, #0
 800233c:	d003      	beq.n	8002346 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 800233e:	6878      	ldr	r0, [r7, #4]
 8002340:	f000 fe1e 	bl	8002f80 <I2C_Master_ADDR>
 8002344:	e072      	b.n	800242c <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8002346:	69bb      	ldr	r3, [r7, #24]
 8002348:	089b      	lsrs	r3, r3, #2
 800234a:	f003 0301 	and.w	r3, r3, #1
 800234e:	2b00      	cmp	r3, #0
 8002350:	d03b      	beq.n	80023ca <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	685b      	ldr	r3, [r3, #4]
 8002358:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800235c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002360:	f000 80f3 	beq.w	800254a <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002364:	69fb      	ldr	r3, [r7, #28]
 8002366:	09db      	lsrs	r3, r3, #7
 8002368:	f003 0301 	and.w	r3, r3, #1
 800236c:	2b00      	cmp	r3, #0
 800236e:	d00f      	beq.n	8002390 <HAL_I2C_EV_IRQHandler+0x11c>
 8002370:	697b      	ldr	r3, [r7, #20]
 8002372:	0a9b      	lsrs	r3, r3, #10
 8002374:	f003 0301 	and.w	r3, r3, #1
 8002378:	2b00      	cmp	r3, #0
 800237a:	d009      	beq.n	8002390 <HAL_I2C_EV_IRQHandler+0x11c>
 800237c:	69fb      	ldr	r3, [r7, #28]
 800237e:	089b      	lsrs	r3, r3, #2
 8002380:	f003 0301 	and.w	r3, r3, #1
 8002384:	2b00      	cmp	r3, #0
 8002386:	d103      	bne.n	8002390 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8002388:	6878      	ldr	r0, [r7, #4]
 800238a:	f000 f9e8 	bl	800275e <I2C_MasterTransmit_TXE>
 800238e:	e04d      	b.n	800242c <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002390:	69fb      	ldr	r3, [r7, #28]
 8002392:	089b      	lsrs	r3, r3, #2
 8002394:	f003 0301 	and.w	r3, r3, #1
 8002398:	2b00      	cmp	r3, #0
 800239a:	f000 80d6 	beq.w	800254a <HAL_I2C_EV_IRQHandler+0x2d6>
 800239e:	697b      	ldr	r3, [r7, #20]
 80023a0:	0a5b      	lsrs	r3, r3, #9
 80023a2:	f003 0301 	and.w	r3, r3, #1
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	f000 80cf 	beq.w	800254a <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80023ac:	7bbb      	ldrb	r3, [r7, #14]
 80023ae:	2b21      	cmp	r3, #33	@ 0x21
 80023b0:	d103      	bne.n	80023ba <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 80023b2:	6878      	ldr	r0, [r7, #4]
 80023b4:	f000 fa6f 	bl	8002896 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80023b8:	e0c7      	b.n	800254a <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 80023ba:	7bfb      	ldrb	r3, [r7, #15]
 80023bc:	2b40      	cmp	r3, #64	@ 0x40
 80023be:	f040 80c4 	bne.w	800254a <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 80023c2:	6878      	ldr	r0, [r7, #4]
 80023c4:	f000 fadd 	bl	8002982 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80023c8:	e0bf      	b.n	800254a <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	685b      	ldr	r3, [r3, #4]
 80023d0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80023d4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80023d8:	f000 80b7 	beq.w	800254a <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80023dc:	69fb      	ldr	r3, [r7, #28]
 80023de:	099b      	lsrs	r3, r3, #6
 80023e0:	f003 0301 	and.w	r3, r3, #1
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d00f      	beq.n	8002408 <HAL_I2C_EV_IRQHandler+0x194>
 80023e8:	697b      	ldr	r3, [r7, #20]
 80023ea:	0a9b      	lsrs	r3, r3, #10
 80023ec:	f003 0301 	and.w	r3, r3, #1
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d009      	beq.n	8002408 <HAL_I2C_EV_IRQHandler+0x194>
 80023f4:	69fb      	ldr	r3, [r7, #28]
 80023f6:	089b      	lsrs	r3, r3, #2
 80023f8:	f003 0301 	and.w	r3, r3, #1
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d103      	bne.n	8002408 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8002400:	6878      	ldr	r0, [r7, #4]
 8002402:	f000 fb56 	bl	8002ab2 <I2C_MasterReceive_RXNE>
 8002406:	e011      	b.n	800242c <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002408:	69fb      	ldr	r3, [r7, #28]
 800240a:	089b      	lsrs	r3, r3, #2
 800240c:	f003 0301 	and.w	r3, r3, #1
 8002410:	2b00      	cmp	r3, #0
 8002412:	f000 809a 	beq.w	800254a <HAL_I2C_EV_IRQHandler+0x2d6>
 8002416:	697b      	ldr	r3, [r7, #20]
 8002418:	0a5b      	lsrs	r3, r3, #9
 800241a:	f003 0301 	and.w	r3, r3, #1
 800241e:	2b00      	cmp	r3, #0
 8002420:	f000 8093 	beq.w	800254a <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8002424:	6878      	ldr	r0, [r7, #4]
 8002426:	f000 fc0c 	bl	8002c42 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800242a:	e08e      	b.n	800254a <HAL_I2C_EV_IRQHandler+0x2d6>
 800242c:	e08d      	b.n	800254a <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002432:	2b00      	cmp	r3, #0
 8002434:	d004      	beq.n	8002440 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	695b      	ldr	r3, [r3, #20]
 800243c:	61fb      	str	r3, [r7, #28]
 800243e:	e007      	b.n	8002450 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	699b      	ldr	r3, [r3, #24]
 8002446:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	695b      	ldr	r3, [r3, #20]
 800244e:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002450:	69fb      	ldr	r3, [r7, #28]
 8002452:	085b      	lsrs	r3, r3, #1
 8002454:	f003 0301 	and.w	r3, r3, #1
 8002458:	2b00      	cmp	r3, #0
 800245a:	d012      	beq.n	8002482 <HAL_I2C_EV_IRQHandler+0x20e>
 800245c:	697b      	ldr	r3, [r7, #20]
 800245e:	0a5b      	lsrs	r3, r3, #9
 8002460:	f003 0301 	and.w	r3, r3, #1
 8002464:	2b00      	cmp	r3, #0
 8002466:	d00c      	beq.n	8002482 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800246c:	2b00      	cmp	r3, #0
 800246e:	d003      	beq.n	8002478 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	699b      	ldr	r3, [r3, #24]
 8002476:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8002478:	69b9      	ldr	r1, [r7, #24]
 800247a:	6878      	ldr	r0, [r7, #4]
 800247c:	f000 ffd7 	bl	800342e <I2C_Slave_ADDR>
 8002480:	e066      	b.n	8002550 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002482:	69fb      	ldr	r3, [r7, #28]
 8002484:	091b      	lsrs	r3, r3, #4
 8002486:	f003 0301 	and.w	r3, r3, #1
 800248a:	2b00      	cmp	r3, #0
 800248c:	d009      	beq.n	80024a2 <HAL_I2C_EV_IRQHandler+0x22e>
 800248e:	697b      	ldr	r3, [r7, #20]
 8002490:	0a5b      	lsrs	r3, r3, #9
 8002492:	f003 0301 	and.w	r3, r3, #1
 8002496:	2b00      	cmp	r3, #0
 8002498:	d003      	beq.n	80024a2 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 800249a:	6878      	ldr	r0, [r7, #4]
 800249c:	f001 f812 	bl	80034c4 <I2C_Slave_STOPF>
 80024a0:	e056      	b.n	8002550 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80024a2:	7bbb      	ldrb	r3, [r7, #14]
 80024a4:	2b21      	cmp	r3, #33	@ 0x21
 80024a6:	d002      	beq.n	80024ae <HAL_I2C_EV_IRQHandler+0x23a>
 80024a8:	7bbb      	ldrb	r3, [r7, #14]
 80024aa:	2b29      	cmp	r3, #41	@ 0x29
 80024ac:	d125      	bne.n	80024fa <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80024ae:	69fb      	ldr	r3, [r7, #28]
 80024b0:	09db      	lsrs	r3, r3, #7
 80024b2:	f003 0301 	and.w	r3, r3, #1
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d00f      	beq.n	80024da <HAL_I2C_EV_IRQHandler+0x266>
 80024ba:	697b      	ldr	r3, [r7, #20]
 80024bc:	0a9b      	lsrs	r3, r3, #10
 80024be:	f003 0301 	and.w	r3, r3, #1
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d009      	beq.n	80024da <HAL_I2C_EV_IRQHandler+0x266>
 80024c6:	69fb      	ldr	r3, [r7, #28]
 80024c8:	089b      	lsrs	r3, r3, #2
 80024ca:	f003 0301 	and.w	r3, r3, #1
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d103      	bne.n	80024da <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 80024d2:	6878      	ldr	r0, [r7, #4]
 80024d4:	f000 feef 	bl	80032b6 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80024d8:	e039      	b.n	800254e <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80024da:	69fb      	ldr	r3, [r7, #28]
 80024dc:	089b      	lsrs	r3, r3, #2
 80024de:	f003 0301 	and.w	r3, r3, #1
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d033      	beq.n	800254e <HAL_I2C_EV_IRQHandler+0x2da>
 80024e6:	697b      	ldr	r3, [r7, #20]
 80024e8:	0a5b      	lsrs	r3, r3, #9
 80024ea:	f003 0301 	and.w	r3, r3, #1
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d02d      	beq.n	800254e <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 80024f2:	6878      	ldr	r0, [r7, #4]
 80024f4:	f000 ff1c 	bl	8003330 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80024f8:	e029      	b.n	800254e <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80024fa:	69fb      	ldr	r3, [r7, #28]
 80024fc:	099b      	lsrs	r3, r3, #6
 80024fe:	f003 0301 	and.w	r3, r3, #1
 8002502:	2b00      	cmp	r3, #0
 8002504:	d00f      	beq.n	8002526 <HAL_I2C_EV_IRQHandler+0x2b2>
 8002506:	697b      	ldr	r3, [r7, #20]
 8002508:	0a9b      	lsrs	r3, r3, #10
 800250a:	f003 0301 	and.w	r3, r3, #1
 800250e:	2b00      	cmp	r3, #0
 8002510:	d009      	beq.n	8002526 <HAL_I2C_EV_IRQHandler+0x2b2>
 8002512:	69fb      	ldr	r3, [r7, #28]
 8002514:	089b      	lsrs	r3, r3, #2
 8002516:	f003 0301 	and.w	r3, r3, #1
 800251a:	2b00      	cmp	r3, #0
 800251c:	d103      	bne.n	8002526 <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 800251e:	6878      	ldr	r0, [r7, #4]
 8002520:	f000 ff26 	bl	8003370 <I2C_SlaveReceive_RXNE>
 8002524:	e014      	b.n	8002550 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002526:	69fb      	ldr	r3, [r7, #28]
 8002528:	089b      	lsrs	r3, r3, #2
 800252a:	f003 0301 	and.w	r3, r3, #1
 800252e:	2b00      	cmp	r3, #0
 8002530:	d00e      	beq.n	8002550 <HAL_I2C_EV_IRQHandler+0x2dc>
 8002532:	697b      	ldr	r3, [r7, #20]
 8002534:	0a5b      	lsrs	r3, r3, #9
 8002536:	f003 0301 	and.w	r3, r3, #1
 800253a:	2b00      	cmp	r3, #0
 800253c:	d008      	beq.n	8002550 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 800253e:	6878      	ldr	r0, [r7, #4]
 8002540:	f000 ff54 	bl	80033ec <I2C_SlaveReceive_BTF>
 8002544:	e004      	b.n	8002550 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8002546:	bf00      	nop
 8002548:	e002      	b.n	8002550 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800254a:	bf00      	nop
 800254c:	e000      	b.n	8002550 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800254e:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8002550:	3720      	adds	r7, #32
 8002552:	46bd      	mov	sp, r7
 8002554:	bd80      	pop	{r7, pc}

08002556 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8002556:	b580      	push	{r7, lr}
 8002558:	b08a      	sub	sp, #40	@ 0x28
 800255a:	af00      	add	r7, sp, #0
 800255c:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	695b      	ldr	r3, [r3, #20]
 8002564:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	685b      	ldr	r3, [r3, #4]
 800256c:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 800256e:	2300      	movs	r3, #0
 8002570:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002578:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800257a:	6a3b      	ldr	r3, [r7, #32]
 800257c:	0a1b      	lsrs	r3, r3, #8
 800257e:	f003 0301 	and.w	r3, r3, #1
 8002582:	2b00      	cmp	r3, #0
 8002584:	d016      	beq.n	80025b4 <HAL_I2C_ER_IRQHandler+0x5e>
 8002586:	69fb      	ldr	r3, [r7, #28]
 8002588:	0a1b      	lsrs	r3, r3, #8
 800258a:	f003 0301 	and.w	r3, r3, #1
 800258e:	2b00      	cmp	r3, #0
 8002590:	d010      	beq.n	80025b4 <HAL_I2C_ER_IRQHandler+0x5e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8002592:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002594:	f043 0301 	orr.w	r3, r3, #1
 8002598:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80025a2:	615a      	str	r2, [r3, #20]

    /* Workaround: Start cannot be generated after a misplaced Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_SWRST);
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	681a      	ldr	r2, [r3, #0]
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80025b2:	601a      	str	r2, [r3, #0]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80025b4:	6a3b      	ldr	r3, [r7, #32]
 80025b6:	0a5b      	lsrs	r3, r3, #9
 80025b8:	f003 0301 	and.w	r3, r3, #1
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d00e      	beq.n	80025de <HAL_I2C_ER_IRQHandler+0x88>
 80025c0:	69fb      	ldr	r3, [r7, #28]
 80025c2:	0a1b      	lsrs	r3, r3, #8
 80025c4:	f003 0301 	and.w	r3, r3, #1
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d008      	beq.n	80025de <HAL_I2C_ER_IRQHandler+0x88>
  {
    error |= HAL_I2C_ERROR_ARLO;
 80025cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025ce:	f043 0302 	orr.w	r3, r3, #2
 80025d2:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 80025dc:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80025de:	6a3b      	ldr	r3, [r7, #32]
 80025e0:	0a9b      	lsrs	r3, r3, #10
 80025e2:	f003 0301 	and.w	r3, r3, #1
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d03f      	beq.n	800266a <HAL_I2C_ER_IRQHandler+0x114>
 80025ea:	69fb      	ldr	r3, [r7, #28]
 80025ec:	0a1b      	lsrs	r3, r3, #8
 80025ee:	f003 0301 	and.w	r3, r3, #1
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d039      	beq.n	800266a <HAL_I2C_ER_IRQHandler+0x114>
  {
    tmp1 = CurrentMode;
 80025f6:	7efb      	ldrb	r3, [r7, #27]
 80025f8:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80025fe:	b29b      	uxth	r3, r3
 8002600:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002608:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800260e:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8002610:	7ebb      	ldrb	r3, [r7, #26]
 8002612:	2b20      	cmp	r3, #32
 8002614:	d112      	bne.n	800263c <HAL_I2C_ER_IRQHandler+0xe6>
 8002616:	697b      	ldr	r3, [r7, #20]
 8002618:	2b00      	cmp	r3, #0
 800261a:	d10f      	bne.n	800263c <HAL_I2C_ER_IRQHandler+0xe6>
 800261c:	7cfb      	ldrb	r3, [r7, #19]
 800261e:	2b21      	cmp	r3, #33	@ 0x21
 8002620:	d008      	beq.n	8002634 <HAL_I2C_ER_IRQHandler+0xde>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8002622:	7cfb      	ldrb	r3, [r7, #19]
 8002624:	2b29      	cmp	r3, #41	@ 0x29
 8002626:	d005      	beq.n	8002634 <HAL_I2C_ER_IRQHandler+0xde>
 8002628:	7cfb      	ldrb	r3, [r7, #19]
 800262a:	2b28      	cmp	r3, #40	@ 0x28
 800262c:	d106      	bne.n	800263c <HAL_I2C_ER_IRQHandler+0xe6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	2b21      	cmp	r3, #33	@ 0x21
 8002632:	d103      	bne.n	800263c <HAL_I2C_ER_IRQHandler+0xe6>
    {
      I2C_Slave_AF(hi2c);
 8002634:	6878      	ldr	r0, [r7, #4]
 8002636:	f001 f875 	bl	8003724 <I2C_Slave_AF>
 800263a:	e016      	b.n	800266a <HAL_I2C_ER_IRQHandler+0x114>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002644:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8002646:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002648:	f043 0304 	orr.w	r3, r3, #4
 800264c:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800264e:	7efb      	ldrb	r3, [r7, #27]
 8002650:	2b10      	cmp	r3, #16
 8002652:	d002      	beq.n	800265a <HAL_I2C_ER_IRQHandler+0x104>
 8002654:	7efb      	ldrb	r3, [r7, #27]
 8002656:	2b40      	cmp	r3, #64	@ 0x40
 8002658:	d107      	bne.n	800266a <HAL_I2C_ER_IRQHandler+0x114>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	681a      	ldr	r2, [r3, #0]
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002668:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800266a:	6a3b      	ldr	r3, [r7, #32]
 800266c:	0adb      	lsrs	r3, r3, #11
 800266e:	f003 0301 	and.w	r3, r3, #1
 8002672:	2b00      	cmp	r3, #0
 8002674:	d00e      	beq.n	8002694 <HAL_I2C_ER_IRQHandler+0x13e>
 8002676:	69fb      	ldr	r3, [r7, #28]
 8002678:	0a1b      	lsrs	r3, r3, #8
 800267a:	f003 0301 	and.w	r3, r3, #1
 800267e:	2b00      	cmp	r3, #0
 8002680:	d008      	beq.n	8002694 <HAL_I2C_ER_IRQHandler+0x13e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8002682:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002684:	f043 0308 	orr.w	r3, r3, #8
 8002688:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	f46f 6200 	mvn.w	r2, #2048	@ 0x800
 8002692:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8002694:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002696:	2b00      	cmp	r3, #0
 8002698:	d008      	beq.n	80026ac <HAL_I2C_ER_IRQHandler+0x156>
  {
    hi2c->ErrorCode |= error;
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800269e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026a0:	431a      	orrs	r2, r3
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	641a      	str	r2, [r3, #64]	@ 0x40
    I2C_ITError(hi2c);
 80026a6:	6878      	ldr	r0, [r7, #4]
 80026a8:	f001 f8b0 	bl	800380c <I2C_ITError>
  }
}
 80026ac:	bf00      	nop
 80026ae:	3728      	adds	r7, #40	@ 0x28
 80026b0:	46bd      	mov	sp, r7
 80026b2:	bd80      	pop	{r7, pc}

080026b4 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80026b4:	b480      	push	{r7}
 80026b6:	b083      	sub	sp, #12
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 80026bc:	bf00      	nop
 80026be:	370c      	adds	r7, #12
 80026c0:	46bd      	mov	sp, r7
 80026c2:	bc80      	pop	{r7}
 80026c4:	4770      	bx	lr

080026c6 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80026c6:	b480      	push	{r7}
 80026c8:	b083      	sub	sp, #12
 80026ca:	af00      	add	r7, sp, #0
 80026cc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 80026ce:	bf00      	nop
 80026d0:	370c      	adds	r7, #12
 80026d2:	46bd      	mov	sp, r7
 80026d4:	bc80      	pop	{r7}
 80026d6:	4770      	bx	lr

080026d8 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80026d8:	b480      	push	{r7}
 80026da:	b083      	sub	sp, #12
 80026dc:	af00      	add	r7, sp, #0
 80026de:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80026e0:	bf00      	nop
 80026e2:	370c      	adds	r7, #12
 80026e4:	46bd      	mov	sp, r7
 80026e6:	bc80      	pop	{r7}
 80026e8:	4770      	bx	lr

080026ea <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80026ea:	b480      	push	{r7}
 80026ec:	b083      	sub	sp, #12
 80026ee:	af00      	add	r7, sp, #0
 80026f0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 80026f2:	bf00      	nop
 80026f4:	370c      	adds	r7, #12
 80026f6:	46bd      	mov	sp, r7
 80026f8:	bc80      	pop	{r7}
 80026fa:	4770      	bx	lr

080026fc <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80026fc:	b480      	push	{r7}
 80026fe:	b083      	sub	sp, #12
 8002700:	af00      	add	r7, sp, #0
 8002702:	6078      	str	r0, [r7, #4]
 8002704:	460b      	mov	r3, r1
 8002706:	70fb      	strb	r3, [r7, #3]
 8002708:	4613      	mov	r3, r2
 800270a:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 800270c:	bf00      	nop
 800270e:	370c      	adds	r7, #12
 8002710:	46bd      	mov	sp, r7
 8002712:	bc80      	pop	{r7}
 8002714:	4770      	bx	lr

08002716 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002716:	b480      	push	{r7}
 8002718:	b083      	sub	sp, #12
 800271a:	af00      	add	r7, sp, #0
 800271c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 800271e:	bf00      	nop
 8002720:	370c      	adds	r7, #12
 8002722:	46bd      	mov	sp, r7
 8002724:	bc80      	pop	{r7}
 8002726:	4770      	bx	lr

08002728 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002728:	b480      	push	{r7}
 800272a:	b083      	sub	sp, #12
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8002730:	bf00      	nop
 8002732:	370c      	adds	r7, #12
 8002734:	46bd      	mov	sp, r7
 8002736:	bc80      	pop	{r7}
 8002738:	4770      	bx	lr

0800273a <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800273a:	b480      	push	{r7}
 800273c:	b083      	sub	sp, #12
 800273e:	af00      	add	r7, sp, #0
 8002740:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8002742:	bf00      	nop
 8002744:	370c      	adds	r7, #12
 8002746:	46bd      	mov	sp, r7
 8002748:	bc80      	pop	{r7}
 800274a:	4770      	bx	lr

0800274c <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800274c:	b480      	push	{r7}
 800274e:	b083      	sub	sp, #12
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8002754:	bf00      	nop
 8002756:	370c      	adds	r7, #12
 8002758:	46bd      	mov	sp, r7
 800275a:	bc80      	pop	{r7}
 800275c:	4770      	bx	lr

0800275e <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 800275e:	b580      	push	{r7, lr}
 8002760:	b084      	sub	sp, #16
 8002762:	af00      	add	r7, sp, #0
 8002764:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800276c:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002774:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800277a:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002780:	2b00      	cmp	r3, #0
 8002782:	d150      	bne.n	8002826 <I2C_MasterTransmit_TXE+0xc8>
 8002784:	7bfb      	ldrb	r3, [r7, #15]
 8002786:	2b21      	cmp	r3, #33	@ 0x21
 8002788:	d14d      	bne.n	8002826 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800278a:	68bb      	ldr	r3, [r7, #8]
 800278c:	2b08      	cmp	r3, #8
 800278e:	d01d      	beq.n	80027cc <I2C_MasterTransmit_TXE+0x6e>
 8002790:	68bb      	ldr	r3, [r7, #8]
 8002792:	2b20      	cmp	r3, #32
 8002794:	d01a      	beq.n	80027cc <I2C_MasterTransmit_TXE+0x6e>
 8002796:	68bb      	ldr	r3, [r7, #8]
 8002798:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800279c:	d016      	beq.n	80027cc <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	685a      	ldr	r2, [r3, #4]
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80027ac:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	2211      	movs	r2, #17
 80027b2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	2200      	movs	r2, #0
 80027b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	2220      	movs	r2, #32
 80027c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 80027c4:	6878      	ldr	r0, [r7, #4]
 80027c6:	f7ff ff75 	bl	80026b4 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80027ca:	e060      	b.n	800288e <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	685a      	ldr	r2, [r3, #4]
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80027da:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	681a      	ldr	r2, [r3, #0]
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80027ea:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	2200      	movs	r2, #0
 80027f0:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	2220      	movs	r2, #32
 80027f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002800:	b2db      	uxtb	r3, r3
 8002802:	2b40      	cmp	r3, #64	@ 0x40
 8002804:	d107      	bne.n	8002816 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	2200      	movs	r2, #0
 800280a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 800280e:	6878      	ldr	r0, [r7, #4]
 8002810:	f7ff ff8a 	bl	8002728 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8002814:	e03b      	b.n	800288e <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	2200      	movs	r2, #0
 800281a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800281e:	6878      	ldr	r0, [r7, #4]
 8002820:	f7ff ff48 	bl	80026b4 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8002824:	e033      	b.n	800288e <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8002826:	7bfb      	ldrb	r3, [r7, #15]
 8002828:	2b21      	cmp	r3, #33	@ 0x21
 800282a:	d005      	beq.n	8002838 <I2C_MasterTransmit_TXE+0xda>
 800282c:	7bbb      	ldrb	r3, [r7, #14]
 800282e:	2b40      	cmp	r3, #64	@ 0x40
 8002830:	d12d      	bne.n	800288e <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8002832:	7bfb      	ldrb	r3, [r7, #15]
 8002834:	2b22      	cmp	r3, #34	@ 0x22
 8002836:	d12a      	bne.n	800288e <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800283c:	b29b      	uxth	r3, r3
 800283e:	2b00      	cmp	r3, #0
 8002840:	d108      	bne.n	8002854 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	685a      	ldr	r2, [r3, #4]
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002850:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8002852:	e01c      	b.n	800288e <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800285a:	b2db      	uxtb	r3, r3
 800285c:	2b40      	cmp	r3, #64	@ 0x40
 800285e:	d103      	bne.n	8002868 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8002860:	6878      	ldr	r0, [r7, #4]
 8002862:	f000 f88e 	bl	8002982 <I2C_MemoryTransmit_TXE_BTF>
}
 8002866:	e012      	b.n	800288e <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800286c:	781a      	ldrb	r2, [r3, #0]
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002878:	1c5a      	adds	r2, r3, #1
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002882:	b29b      	uxth	r3, r3
 8002884:	3b01      	subs	r3, #1
 8002886:	b29a      	uxth	r2, r3
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 800288c:	e7ff      	b.n	800288e <I2C_MasterTransmit_TXE+0x130>
 800288e:	bf00      	nop
 8002890:	3710      	adds	r7, #16
 8002892:	46bd      	mov	sp, r7
 8002894:	bd80      	pop	{r7, pc}

08002896 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8002896:	b580      	push	{r7, lr}
 8002898:	b084      	sub	sp, #16
 800289a:	af00      	add	r7, sp, #0
 800289c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028a2:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80028aa:	b2db      	uxtb	r3, r3
 80028ac:	2b21      	cmp	r3, #33	@ 0x21
 80028ae:	d164      	bne.n	800297a <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80028b4:	b29b      	uxth	r3, r3
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d012      	beq.n	80028e0 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028be:	781a      	ldrb	r2, [r3, #0]
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028ca:	1c5a      	adds	r2, r3, #1
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80028d4:	b29b      	uxth	r3, r3
 80028d6:	3b01      	subs	r3, #1
 80028d8:	b29a      	uxth	r2, r3
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 80028de:	e04c      	b.n	800297a <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	2b08      	cmp	r3, #8
 80028e4:	d01d      	beq.n	8002922 <I2C_MasterTransmit_BTF+0x8c>
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	2b20      	cmp	r3, #32
 80028ea:	d01a      	beq.n	8002922 <I2C_MasterTransmit_BTF+0x8c>
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80028f2:	d016      	beq.n	8002922 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	685a      	ldr	r2, [r3, #4]
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8002902:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	2211      	movs	r2, #17
 8002908:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	2200      	movs	r2, #0
 800290e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	2220      	movs	r2, #32
 8002916:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800291a:	6878      	ldr	r0, [r7, #4]
 800291c:	f7ff feca 	bl	80026b4 <HAL_I2C_MasterTxCpltCallback>
}
 8002920:	e02b      	b.n	800297a <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	685a      	ldr	r2, [r3, #4]
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8002930:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	681a      	ldr	r2, [r3, #0]
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002940:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	2200      	movs	r2, #0
 8002946:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	2220      	movs	r2, #32
 800294c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002956:	b2db      	uxtb	r3, r3
 8002958:	2b40      	cmp	r3, #64	@ 0x40
 800295a:	d107      	bne.n	800296c <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	2200      	movs	r2, #0
 8002960:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8002964:	6878      	ldr	r0, [r7, #4]
 8002966:	f7ff fedf 	bl	8002728 <HAL_I2C_MemTxCpltCallback>
}
 800296a:	e006      	b.n	800297a <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	2200      	movs	r2, #0
 8002970:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8002974:	6878      	ldr	r0, [r7, #4]
 8002976:	f7ff fe9d 	bl	80026b4 <HAL_I2C_MasterTxCpltCallback>
}
 800297a:	bf00      	nop
 800297c:	3710      	adds	r7, #16
 800297e:	46bd      	mov	sp, r7
 8002980:	bd80      	pop	{r7, pc}

08002982 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8002982:	b580      	push	{r7, lr}
 8002984:	b084      	sub	sp, #16
 8002986:	af00      	add	r7, sp, #0
 8002988:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002990:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002996:	2b00      	cmp	r3, #0
 8002998:	d11d      	bne.n	80029d6 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800299e:	2b01      	cmp	r3, #1
 80029a0:	d10b      	bne.n	80029ba <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80029a6:	b2da      	uxtb	r2, r3
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80029b2:	1c9a      	adds	r2, r3, #2
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 80029b8:	e077      	b.n	8002aaa <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80029be:	b29b      	uxth	r3, r3
 80029c0:	121b      	asrs	r3, r3, #8
 80029c2:	b2da      	uxtb	r2, r3
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80029ce:	1c5a      	adds	r2, r3, #1
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80029d4:	e069      	b.n	8002aaa <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80029da:	2b01      	cmp	r3, #1
 80029dc:	d10b      	bne.n	80029f6 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80029e2:	b2da      	uxtb	r2, r3
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80029ee:	1c5a      	adds	r2, r3, #1
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80029f4:	e059      	b.n	8002aaa <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80029fa:	2b02      	cmp	r3, #2
 80029fc:	d152      	bne.n	8002aa4 <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 80029fe:	7bfb      	ldrb	r3, [r7, #15]
 8002a00:	2b22      	cmp	r3, #34	@ 0x22
 8002a02:	d10d      	bne.n	8002a20 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	681a      	ldr	r2, [r3, #0]
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002a12:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002a18:	1c5a      	adds	r2, r3, #1
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8002a1e:	e044      	b.n	8002aaa <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a24:	b29b      	uxth	r3, r3
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d015      	beq.n	8002a56 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8002a2a:	7bfb      	ldrb	r3, [r7, #15]
 8002a2c:	2b21      	cmp	r3, #33	@ 0x21
 8002a2e:	d112      	bne.n	8002a56 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a34:	781a      	ldrb	r2, [r3, #0]
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a40:	1c5a      	adds	r2, r3, #1
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a4a:	b29b      	uxth	r3, r3
 8002a4c:	3b01      	subs	r3, #1
 8002a4e:	b29a      	uxth	r2, r3
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8002a54:	e029      	b.n	8002aaa <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a5a:	b29b      	uxth	r3, r3
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d124      	bne.n	8002aaa <I2C_MemoryTransmit_TXE_BTF+0x128>
 8002a60:	7bfb      	ldrb	r3, [r7, #15]
 8002a62:	2b21      	cmp	r3, #33	@ 0x21
 8002a64:	d121      	bne.n	8002aaa <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	685a      	ldr	r2, [r3, #4]
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8002a74:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	681a      	ldr	r2, [r3, #0]
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002a84:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	2200      	movs	r2, #0
 8002a8a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	2220      	movs	r2, #32
 8002a90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	2200      	movs	r2, #0
 8002a98:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8002a9c:	6878      	ldr	r0, [r7, #4]
 8002a9e:	f7ff fe43 	bl	8002728 <HAL_I2C_MemTxCpltCallback>
}
 8002aa2:	e002      	b.n	8002aaa <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 8002aa4:	6878      	ldr	r0, [r7, #4]
 8002aa6:	f7ff f951 	bl	8001d4c <I2C_Flush_DR>
}
 8002aaa:	bf00      	nop
 8002aac:	3710      	adds	r7, #16
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	bd80      	pop	{r7, pc}

08002ab2 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8002ab2:	b580      	push	{r7, lr}
 8002ab4:	b084      	sub	sp, #16
 8002ab6:	af00      	add	r7, sp, #0
 8002ab8:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002ac0:	b2db      	uxtb	r3, r3
 8002ac2:	2b22      	cmp	r3, #34	@ 0x22
 8002ac4:	f040 80b9 	bne.w	8002c3a <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002acc:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ad2:	b29b      	uxth	r3, r3
 8002ad4:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 8002ad6:	68bb      	ldr	r3, [r7, #8]
 8002ad8:	2b03      	cmp	r3, #3
 8002ada:	d921      	bls.n	8002b20 <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	691a      	ldr	r2, [r3, #16]
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ae6:	b2d2      	uxtb	r2, r2
 8002ae8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002aee:	1c5a      	adds	r2, r3, #1
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002af8:	b29b      	uxth	r3, r3
 8002afa:	3b01      	subs	r3, #1
 8002afc:	b29a      	uxth	r2, r3
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b06:	b29b      	uxth	r3, r3
 8002b08:	2b03      	cmp	r3, #3
 8002b0a:	f040 8096 	bne.w	8002c3a <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	685a      	ldr	r2, [r3, #4]
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002b1c:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8002b1e:	e08c      	b.n	8002c3a <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b24:	2b02      	cmp	r3, #2
 8002b26:	d07f      	beq.n	8002c28 <I2C_MasterReceive_RXNE+0x176>
 8002b28:	68bb      	ldr	r3, [r7, #8]
 8002b2a:	2b01      	cmp	r3, #1
 8002b2c:	d002      	beq.n	8002b34 <I2C_MasterReceive_RXNE+0x82>
 8002b2e:	68bb      	ldr	r3, [r7, #8]
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d179      	bne.n	8002c28 <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8002b34:	6878      	ldr	r0, [r7, #4]
 8002b36:	f001 fc81 	bl	800443c <I2C_WaitOnSTOPRequestThroughIT>
 8002b3a:	4603      	mov	r3, r0
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d14c      	bne.n	8002bda <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	681a      	ldr	r2, [r3, #0]
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002b4e:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	685a      	ldr	r2, [r3, #4]
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8002b5e:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	691a      	ldr	r2, [r3, #16]
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b6a:	b2d2      	uxtb	r2, r2
 8002b6c:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b72:	1c5a      	adds	r2, r3, #1
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b7c:	b29b      	uxth	r3, r3
 8002b7e:	3b01      	subs	r3, #1
 8002b80:	b29a      	uxth	r2, r3
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	2220      	movs	r2, #32
 8002b8a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002b94:	b2db      	uxtb	r3, r3
 8002b96:	2b40      	cmp	r3, #64	@ 0x40
 8002b98:	d10a      	bne.n	8002bb0 <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	2200      	movs	r2, #0
 8002ba6:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8002ba8:	6878      	ldr	r0, [r7, #4]
 8002baa:	f7fd fe3b 	bl	8000824 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8002bae:	e044      	b.n	8002c3a <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	2200      	movs	r2, #0
 8002bb4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	2b08      	cmp	r3, #8
 8002bbc:	d002      	beq.n	8002bc4 <I2C_MasterReceive_RXNE+0x112>
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	2b20      	cmp	r3, #32
 8002bc2:	d103      	bne.n	8002bcc <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	631a      	str	r2, [r3, #48]	@ 0x30
 8002bca:	e002      	b.n	8002bd2 <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	2212      	movs	r2, #18
 8002bd0:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8002bd2:	6878      	ldr	r0, [r7, #4]
 8002bd4:	f7ff fd77 	bl	80026c6 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8002bd8:	e02f      	b.n	8002c3a <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	685a      	ldr	r2, [r3, #4]
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8002be8:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	691a      	ldr	r2, [r3, #16]
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bf4:	b2d2      	uxtb	r2, r2
 8002bf6:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bfc:	1c5a      	adds	r2, r3, #1
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c06:	b29b      	uxth	r3, r3
 8002c08:	3b01      	subs	r3, #1
 8002c0a:	b29a      	uxth	r2, r3
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	2220      	movs	r2, #32
 8002c14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	2200      	movs	r2, #0
 8002c1c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8002c20:	6878      	ldr	r0, [r7, #4]
 8002c22:	f7ff fd8a 	bl	800273a <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8002c26:	e008      	b.n	8002c3a <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	685a      	ldr	r2, [r3, #4]
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002c36:	605a      	str	r2, [r3, #4]
}
 8002c38:	e7ff      	b.n	8002c3a <I2C_MasterReceive_RXNE+0x188>
 8002c3a:	bf00      	nop
 8002c3c:	3710      	adds	r7, #16
 8002c3e:	46bd      	mov	sp, r7
 8002c40:	bd80      	pop	{r7, pc}

08002c42 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8002c42:	b580      	push	{r7, lr}
 8002c44:	b084      	sub	sp, #16
 8002c46:	af00      	add	r7, sp, #0
 8002c48:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c4e:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c54:	b29b      	uxth	r3, r3
 8002c56:	2b04      	cmp	r3, #4
 8002c58:	d11b      	bne.n	8002c92 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	685a      	ldr	r2, [r3, #4]
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002c68:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	691a      	ldr	r2, [r3, #16]
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c74:	b2d2      	uxtb	r2, r2
 8002c76:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c7c:	1c5a      	adds	r2, r3, #1
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c86:	b29b      	uxth	r3, r3
 8002c88:	3b01      	subs	r3, #1
 8002c8a:	b29a      	uxth	r2, r3
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8002c90:	e0c4      	b.n	8002e1c <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 3U)
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c96:	b29b      	uxth	r3, r3
 8002c98:	2b03      	cmp	r3, #3
 8002c9a:	d129      	bne.n	8002cf0 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	685a      	ldr	r2, [r3, #4]
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002caa:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	2b04      	cmp	r3, #4
 8002cb0:	d00a      	beq.n	8002cc8 <I2C_MasterReceive_BTF+0x86>
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	2b02      	cmp	r3, #2
 8002cb6:	d007      	beq.n	8002cc8 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	681a      	ldr	r2, [r3, #0]
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002cc6:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	691a      	ldr	r2, [r3, #16]
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cd2:	b2d2      	uxtb	r2, r2
 8002cd4:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cda:	1c5a      	adds	r2, r3, #1
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ce4:	b29b      	uxth	r3, r3
 8002ce6:	3b01      	subs	r3, #1
 8002ce8:	b29a      	uxth	r2, r3
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8002cee:	e095      	b.n	8002e1c <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 2U)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002cf4:	b29b      	uxth	r3, r3
 8002cf6:	2b02      	cmp	r3, #2
 8002cf8:	d17d      	bne.n	8002df6 <I2C_MasterReceive_BTF+0x1b4>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	2b01      	cmp	r3, #1
 8002cfe:	d002      	beq.n	8002d06 <I2C_MasterReceive_BTF+0xc4>
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	2b10      	cmp	r3, #16
 8002d04:	d108      	bne.n	8002d18 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	681a      	ldr	r2, [r3, #0]
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002d14:	601a      	str	r2, [r3, #0]
 8002d16:	e016      	b.n	8002d46 <I2C_MasterReceive_BTF+0x104>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	2b04      	cmp	r3, #4
 8002d1c:	d002      	beq.n	8002d24 <I2C_MasterReceive_BTF+0xe2>
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	2b02      	cmp	r3, #2
 8002d22:	d108      	bne.n	8002d36 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	681a      	ldr	r2, [r3, #0]
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002d32:	601a      	str	r2, [r3, #0]
 8002d34:	e007      	b.n	8002d46 <I2C_MasterReceive_BTF+0x104>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	681a      	ldr	r2, [r3, #0]
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002d44:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	691a      	ldr	r2, [r3, #16]
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d50:	b2d2      	uxtb	r2, r2
 8002d52:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d58:	1c5a      	adds	r2, r3, #1
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d62:	b29b      	uxth	r3, r3
 8002d64:	3b01      	subs	r3, #1
 8002d66:	b29a      	uxth	r2, r3
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	691a      	ldr	r2, [r3, #16]
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d76:	b2d2      	uxtb	r2, r2
 8002d78:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d7e:	1c5a      	adds	r2, r3, #1
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d88:	b29b      	uxth	r3, r3
 8002d8a:	3b01      	subs	r3, #1
 8002d8c:	b29a      	uxth	r2, r3
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	685a      	ldr	r2, [r3, #4]
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8002da0:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	2220      	movs	r2, #32
 8002da6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002db0:	b2db      	uxtb	r3, r3
 8002db2:	2b40      	cmp	r3, #64	@ 0x40
 8002db4:	d10a      	bne.n	8002dcc <I2C_MasterReceive_BTF+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	2200      	movs	r2, #0
 8002dba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8002dc4:	6878      	ldr	r0, [r7, #4]
 8002dc6:	f7fd fd2d 	bl	8000824 <HAL_I2C_MemRxCpltCallback>
}
 8002dca:	e027      	b.n	8002e1c <I2C_MasterReceive_BTF+0x1da>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	2200      	movs	r2, #0
 8002dd0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	2b08      	cmp	r3, #8
 8002dd8:	d002      	beq.n	8002de0 <I2C_MasterReceive_BTF+0x19e>
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	2b20      	cmp	r3, #32
 8002dde:	d103      	bne.n	8002de8 <I2C_MasterReceive_BTF+0x1a6>
        hi2c->PreviousState = I2C_STATE_NONE;
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	2200      	movs	r2, #0
 8002de4:	631a      	str	r2, [r3, #48]	@ 0x30
 8002de6:	e002      	b.n	8002dee <I2C_MasterReceive_BTF+0x1ac>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	2212      	movs	r2, #18
 8002dec:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8002dee:	6878      	ldr	r0, [r7, #4]
 8002df0:	f7ff fc69 	bl	80026c6 <HAL_I2C_MasterRxCpltCallback>
}
 8002df4:	e012      	b.n	8002e1c <I2C_MasterReceive_BTF+0x1da>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	691a      	ldr	r2, [r3, #16]
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e00:	b2d2      	uxtb	r2, r2
 8002e02:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e08:	1c5a      	adds	r2, r3, #1
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e12:	b29b      	uxth	r3, r3
 8002e14:	3b01      	subs	r3, #1
 8002e16:	b29a      	uxth	r2, r3
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8002e1c:	bf00      	nop
 8002e1e:	3710      	adds	r7, #16
 8002e20:	46bd      	mov	sp, r7
 8002e22:	bd80      	pop	{r7, pc}

08002e24 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8002e24:	b480      	push	{r7}
 8002e26:	b083      	sub	sp, #12
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002e32:	b2db      	uxtb	r3, r3
 8002e34:	2b40      	cmp	r3, #64	@ 0x40
 8002e36:	d117      	bne.n	8002e68 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d109      	bne.n	8002e54 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e44:	b2db      	uxtb	r3, r3
 8002e46:	461a      	mov	r2, r3
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002e50:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8002e52:	e067      	b.n	8002f24 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e58:	b2db      	uxtb	r3, r3
 8002e5a:	f043 0301 	orr.w	r3, r3, #1
 8002e5e:	b2da      	uxtb	r2, r3
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	611a      	str	r2, [r3, #16]
}
 8002e66:	e05d      	b.n	8002f24 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	691b      	ldr	r3, [r3, #16]
 8002e6c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002e70:	d133      	bne.n	8002eda <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002e78:	b2db      	uxtb	r3, r3
 8002e7a:	2b21      	cmp	r3, #33	@ 0x21
 8002e7c:	d109      	bne.n	8002e92 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e82:	b2db      	uxtb	r3, r3
 8002e84:	461a      	mov	r2, r3
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002e8e:	611a      	str	r2, [r3, #16]
 8002e90:	e008      	b.n	8002ea4 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e96:	b2db      	uxtb	r3, r3
 8002e98:	f043 0301 	orr.w	r3, r3, #1
 8002e9c:	b2da      	uxtb	r2, r3
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d004      	beq.n	8002eb6 <I2C_Master_SB+0x92>
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002eb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d108      	bne.n	8002ec8 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d032      	beq.n	8002f24 <I2C_Master_SB+0x100>
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ec2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d02d      	beq.n	8002f24 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	685a      	ldr	r2, [r3, #4]
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002ed6:	605a      	str	r2, [r3, #4]
}
 8002ed8:	e024      	b.n	8002f24 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d10e      	bne.n	8002f00 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ee6:	b29b      	uxth	r3, r3
 8002ee8:	11db      	asrs	r3, r3, #7
 8002eea:	b2db      	uxtb	r3, r3
 8002eec:	f003 0306 	and.w	r3, r3, #6
 8002ef0:	b2db      	uxtb	r3, r3
 8002ef2:	f063 030f 	orn	r3, r3, #15
 8002ef6:	b2da      	uxtb	r2, r3
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	611a      	str	r2, [r3, #16]
}
 8002efe:	e011      	b.n	8002f24 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002f04:	2b01      	cmp	r3, #1
 8002f06:	d10d      	bne.n	8002f24 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f0c:	b29b      	uxth	r3, r3
 8002f0e:	11db      	asrs	r3, r3, #7
 8002f10:	b2db      	uxtb	r3, r3
 8002f12:	f003 0306 	and.w	r3, r3, #6
 8002f16:	b2db      	uxtb	r3, r3
 8002f18:	f063 030e 	orn	r3, r3, #14
 8002f1c:	b2da      	uxtb	r2, r3
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	611a      	str	r2, [r3, #16]
}
 8002f24:	bf00      	nop
 8002f26:	370c      	adds	r7, #12
 8002f28:	46bd      	mov	sp, r7
 8002f2a:	bc80      	pop	{r7}
 8002f2c:	4770      	bx	lr

08002f2e <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8002f2e:	b480      	push	{r7}
 8002f30:	b083      	sub	sp, #12
 8002f32:	af00      	add	r7, sp, #0
 8002f34:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f3a:	b2da      	uxtb	r2, r3
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d004      	beq.n	8002f54 <I2C_Master_ADD10+0x26>
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d108      	bne.n	8002f66 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d00c      	beq.n	8002f76 <I2C_Master_ADD10+0x48>
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d007      	beq.n	8002f76 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	685a      	ldr	r2, [r3, #4]
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002f74:	605a      	str	r2, [r3, #4]
  }
}
 8002f76:	bf00      	nop
 8002f78:	370c      	adds	r7, #12
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	bc80      	pop	{r7}
 8002f7e:	4770      	bx	lr

08002f80 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8002f80:	b480      	push	{r7}
 8002f82:	b091      	sub	sp, #68	@ 0x44
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002f8e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f96:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f9c:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002fa4:	b2db      	uxtb	r3, r3
 8002fa6:	2b22      	cmp	r3, #34	@ 0x22
 8002fa8:	f040 8174 	bne.w	8003294 <I2C_Master_ADDR+0x314>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d10f      	bne.n	8002fd4 <I2C_Master_ADDR+0x54>
 8002fb4:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8002fb8:	2b40      	cmp	r3, #64	@ 0x40
 8002fba:	d10b      	bne.n	8002fd4 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002fbc:	2300      	movs	r3, #0
 8002fbe:	633b      	str	r3, [r7, #48]	@ 0x30
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	695b      	ldr	r3, [r3, #20]
 8002fc6:	633b      	str	r3, [r7, #48]	@ 0x30
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	699b      	ldr	r3, [r3, #24]
 8002fce:	633b      	str	r3, [r7, #48]	@ 0x30
 8002fd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002fd2:	e16b      	b.n	80032ac <I2C_Master_ADDR+0x32c>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d11d      	bne.n	8003018 <I2C_Master_ADDR+0x98>
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	691b      	ldr	r3, [r3, #16]
 8002fe0:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8002fe4:	d118      	bne.n	8003018 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	695b      	ldr	r3, [r3, #20]
 8002ff0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	699b      	ldr	r3, [r3, #24]
 8002ff8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002ffa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	681a      	ldr	r2, [r3, #0]
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800300a:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003010:	1c5a      	adds	r2, r3, #1
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	651a      	str	r2, [r3, #80]	@ 0x50
 8003016:	e149      	b.n	80032ac <I2C_Master_ADDR+0x32c>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800301c:	b29b      	uxth	r3, r3
 800301e:	2b00      	cmp	r3, #0
 8003020:	d113      	bne.n	800304a <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003022:	2300      	movs	r3, #0
 8003024:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	695b      	ldr	r3, [r3, #20]
 800302c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	699b      	ldr	r3, [r3, #24]
 8003034:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003036:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	681a      	ldr	r2, [r3, #0]
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003046:	601a      	str	r2, [r3, #0]
 8003048:	e120      	b.n	800328c <I2C_Master_ADDR+0x30c>
      }
      else if (hi2c->XferCount == 1U)
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800304e:	b29b      	uxth	r3, r3
 8003050:	2b01      	cmp	r3, #1
 8003052:	f040 808a 	bne.w	800316a <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8003056:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003058:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800305c:	d137      	bne.n	80030ce <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	681a      	ldr	r2, [r3, #0]
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800306c:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	685b      	ldr	r3, [r3, #4]
 8003074:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003078:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800307c:	d113      	bne.n	80030a6 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	681a      	ldr	r2, [r3, #0]
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800308c:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800308e:	2300      	movs	r3, #0
 8003090:	627b      	str	r3, [r7, #36]	@ 0x24
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	695b      	ldr	r3, [r3, #20]
 8003098:	627b      	str	r3, [r7, #36]	@ 0x24
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	699b      	ldr	r3, [r3, #24]
 80030a0:	627b      	str	r3, [r7, #36]	@ 0x24
 80030a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030a4:	e0f2      	b.n	800328c <I2C_Master_ADDR+0x30c>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80030a6:	2300      	movs	r3, #0
 80030a8:	623b      	str	r3, [r7, #32]
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	695b      	ldr	r3, [r3, #20]
 80030b0:	623b      	str	r3, [r7, #32]
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	699b      	ldr	r3, [r3, #24]
 80030b8:	623b      	str	r3, [r7, #32]
 80030ba:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	681a      	ldr	r2, [r3, #0]
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80030ca:	601a      	str	r2, [r3, #0]
 80030cc:	e0de      	b.n	800328c <I2C_Master_ADDR+0x30c>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 80030ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80030d0:	2b08      	cmp	r3, #8
 80030d2:	d02e      	beq.n	8003132 <I2C_Master_ADDR+0x1b2>
 80030d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80030d6:	2b20      	cmp	r3, #32
 80030d8:	d02b      	beq.n	8003132 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 80030da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80030dc:	2b12      	cmp	r3, #18
 80030de:	d102      	bne.n	80030e6 <I2C_Master_ADDR+0x166>
 80030e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80030e2:	2b01      	cmp	r3, #1
 80030e4:	d125      	bne.n	8003132 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80030e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80030e8:	2b04      	cmp	r3, #4
 80030ea:	d00e      	beq.n	800310a <I2C_Master_ADDR+0x18a>
 80030ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80030ee:	2b02      	cmp	r3, #2
 80030f0:	d00b      	beq.n	800310a <I2C_Master_ADDR+0x18a>
 80030f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80030f4:	2b10      	cmp	r3, #16
 80030f6:	d008      	beq.n	800310a <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	681a      	ldr	r2, [r3, #0]
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003106:	601a      	str	r2, [r3, #0]
 8003108:	e007      	b.n	800311a <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	681a      	ldr	r2, [r3, #0]
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003118:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800311a:	2300      	movs	r3, #0
 800311c:	61fb      	str	r3, [r7, #28]
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	695b      	ldr	r3, [r3, #20]
 8003124:	61fb      	str	r3, [r7, #28]
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	699b      	ldr	r3, [r3, #24]
 800312c:	61fb      	str	r3, [r7, #28]
 800312e:	69fb      	ldr	r3, [r7, #28]
 8003130:	e0ac      	b.n	800328c <I2C_Master_ADDR+0x30c>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	681a      	ldr	r2, [r3, #0]
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003140:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003142:	2300      	movs	r3, #0
 8003144:	61bb      	str	r3, [r7, #24]
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	695b      	ldr	r3, [r3, #20]
 800314c:	61bb      	str	r3, [r7, #24]
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	699b      	ldr	r3, [r3, #24]
 8003154:	61bb      	str	r3, [r7, #24]
 8003156:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	681a      	ldr	r2, [r3, #0]
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003166:	601a      	str	r2, [r3, #0]
 8003168:	e090      	b.n	800328c <I2C_Master_ADDR+0x30c>
        }
      }
      else if (hi2c->XferCount == 2U)
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800316e:	b29b      	uxth	r3, r3
 8003170:	2b02      	cmp	r3, #2
 8003172:	d158      	bne.n	8003226 <I2C_Master_ADDR+0x2a6>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8003174:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003176:	2b04      	cmp	r3, #4
 8003178:	d021      	beq.n	80031be <I2C_Master_ADDR+0x23e>
 800317a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800317c:	2b02      	cmp	r3, #2
 800317e:	d01e      	beq.n	80031be <I2C_Master_ADDR+0x23e>
 8003180:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003182:	2b10      	cmp	r3, #16
 8003184:	d01b      	beq.n	80031be <I2C_Master_ADDR+0x23e>
        {
          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	681a      	ldr	r2, [r3, #0]
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003194:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003196:	2300      	movs	r3, #0
 8003198:	617b      	str	r3, [r7, #20]
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	695b      	ldr	r3, [r3, #20]
 80031a0:	617b      	str	r3, [r7, #20]
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	699b      	ldr	r3, [r3, #24]
 80031a8:	617b      	str	r3, [r7, #20]
 80031aa:	697b      	ldr	r3, [r7, #20]

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	681a      	ldr	r2, [r3, #0]
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80031ba:	601a      	str	r2, [r3, #0]
 80031bc:	e012      	b.n	80031e4 <I2C_Master_ADDR+0x264>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	681a      	ldr	r2, [r3, #0]
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80031cc:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80031ce:	2300      	movs	r3, #0
 80031d0:	613b      	str	r3, [r7, #16]
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	695b      	ldr	r3, [r3, #20]
 80031d8:	613b      	str	r3, [r7, #16]
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	699b      	ldr	r3, [r3, #24]
 80031e0:	613b      	str	r3, [r7, #16]
 80031e2:	693b      	ldr	r3, [r7, #16]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	685b      	ldr	r3, [r3, #4]
 80031ea:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80031ee:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80031f2:	d14b      	bne.n	800328c <I2C_Master_ADDR+0x30c>
 80031f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80031f6:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80031fa:	d00b      	beq.n	8003214 <I2C_Master_ADDR+0x294>
 80031fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80031fe:	2b01      	cmp	r3, #1
 8003200:	d008      	beq.n	8003214 <I2C_Master_ADDR+0x294>
 8003202:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003204:	2b08      	cmp	r3, #8
 8003206:	d005      	beq.n	8003214 <I2C_Master_ADDR+0x294>
 8003208:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800320a:	2b10      	cmp	r3, #16
 800320c:	d002      	beq.n	8003214 <I2C_Master_ADDR+0x294>
 800320e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003210:	2b20      	cmp	r3, #32
 8003212:	d13b      	bne.n	800328c <I2C_Master_ADDR+0x30c>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	685a      	ldr	r2, [r3, #4]
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003222:	605a      	str	r2, [r3, #4]
 8003224:	e032      	b.n	800328c <I2C_Master_ADDR+0x30c>
        }
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	681a      	ldr	r2, [r3, #0]
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003234:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	685b      	ldr	r3, [r3, #4]
 800323c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003240:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003244:	d117      	bne.n	8003276 <I2C_Master_ADDR+0x2f6>
 8003246:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003248:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800324c:	d00b      	beq.n	8003266 <I2C_Master_ADDR+0x2e6>
 800324e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003250:	2b01      	cmp	r3, #1
 8003252:	d008      	beq.n	8003266 <I2C_Master_ADDR+0x2e6>
 8003254:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003256:	2b08      	cmp	r3, #8
 8003258:	d005      	beq.n	8003266 <I2C_Master_ADDR+0x2e6>
 800325a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800325c:	2b10      	cmp	r3, #16
 800325e:	d002      	beq.n	8003266 <I2C_Master_ADDR+0x2e6>
 8003260:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003262:	2b20      	cmp	r3, #32
 8003264:	d107      	bne.n	8003276 <I2C_Master_ADDR+0x2f6>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	685a      	ldr	r2, [r3, #4]
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003274:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003276:	2300      	movs	r3, #0
 8003278:	60fb      	str	r3, [r7, #12]
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	695b      	ldr	r3, [r3, #20]
 8003280:	60fb      	str	r3, [r7, #12]
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	699b      	ldr	r3, [r3, #24]
 8003288:	60fb      	str	r3, [r7, #12]
 800328a:	68fb      	ldr	r3, [r7, #12]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	2200      	movs	r2, #0
 8003290:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8003292:	e00b      	b.n	80032ac <I2C_Master_ADDR+0x32c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003294:	2300      	movs	r3, #0
 8003296:	60bb      	str	r3, [r7, #8]
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	695b      	ldr	r3, [r3, #20]
 800329e:	60bb      	str	r3, [r7, #8]
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	699b      	ldr	r3, [r3, #24]
 80032a6:	60bb      	str	r3, [r7, #8]
 80032a8:	68bb      	ldr	r3, [r7, #8]
}
 80032aa:	e7ff      	b.n	80032ac <I2C_Master_ADDR+0x32c>
 80032ac:	bf00      	nop
 80032ae:	3744      	adds	r7, #68	@ 0x44
 80032b0:	46bd      	mov	sp, r7
 80032b2:	bc80      	pop	{r7}
 80032b4:	4770      	bx	lr

080032b6 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80032b6:	b580      	push	{r7, lr}
 80032b8:	b084      	sub	sp, #16
 80032ba:	af00      	add	r7, sp, #0
 80032bc:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80032c4:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032ca:	b29b      	uxth	r3, r3
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d02b      	beq.n	8003328 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032d4:	781a      	ldrb	r2, [r3, #0]
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032e0:	1c5a      	adds	r2, r3, #1
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032ea:	b29b      	uxth	r3, r3
 80032ec:	3b01      	subs	r3, #1
 80032ee:	b29a      	uxth	r2, r3
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032f8:	b29b      	uxth	r3, r3
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d114      	bne.n	8003328 <I2C_SlaveTransmit_TXE+0x72>
 80032fe:	7bfb      	ldrb	r3, [r7, #15]
 8003300:	2b29      	cmp	r3, #41	@ 0x29
 8003302:	d111      	bne.n	8003328 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	685a      	ldr	r2, [r3, #4]
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003312:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	2221      	movs	r2, #33	@ 0x21
 8003318:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	2228      	movs	r2, #40	@ 0x28
 800331e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003322:	6878      	ldr	r0, [r7, #4]
 8003324:	f7ff f9d8 	bl	80026d8 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8003328:	bf00      	nop
 800332a:	3710      	adds	r7, #16
 800332c:	46bd      	mov	sp, r7
 800332e:	bd80      	pop	{r7, pc}

08003330 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8003330:	b480      	push	{r7}
 8003332:	b083      	sub	sp, #12
 8003334:	af00      	add	r7, sp, #0
 8003336:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800333c:	b29b      	uxth	r3, r3
 800333e:	2b00      	cmp	r3, #0
 8003340:	d011      	beq.n	8003366 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003346:	781a      	ldrb	r2, [r3, #0]
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003352:	1c5a      	adds	r2, r3, #1
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800335c:	b29b      	uxth	r3, r3
 800335e:	3b01      	subs	r3, #1
 8003360:	b29a      	uxth	r2, r3
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8003366:	bf00      	nop
 8003368:	370c      	adds	r7, #12
 800336a:	46bd      	mov	sp, r7
 800336c:	bc80      	pop	{r7}
 800336e:	4770      	bx	lr

08003370 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8003370:	b580      	push	{r7, lr}
 8003372:	b084      	sub	sp, #16
 8003374:	af00      	add	r7, sp, #0
 8003376:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800337e:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003384:	b29b      	uxth	r3, r3
 8003386:	2b00      	cmp	r3, #0
 8003388:	d02c      	beq.n	80033e4 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	691a      	ldr	r2, [r3, #16]
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003394:	b2d2      	uxtb	r2, r2
 8003396:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800339c:	1c5a      	adds	r2, r3, #1
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033a6:	b29b      	uxth	r3, r3
 80033a8:	3b01      	subs	r3, #1
 80033aa:	b29a      	uxth	r2, r3
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033b4:	b29b      	uxth	r3, r3
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d114      	bne.n	80033e4 <I2C_SlaveReceive_RXNE+0x74>
 80033ba:	7bfb      	ldrb	r3, [r7, #15]
 80033bc:	2b2a      	cmp	r3, #42	@ 0x2a
 80033be:	d111      	bne.n	80033e4 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	685a      	ldr	r2, [r3, #4]
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80033ce:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	2222      	movs	r2, #34	@ 0x22
 80033d4:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	2228      	movs	r2, #40	@ 0x28
 80033da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80033de:	6878      	ldr	r0, [r7, #4]
 80033e0:	f7ff f983 	bl	80026ea <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80033e4:	bf00      	nop
 80033e6:	3710      	adds	r7, #16
 80033e8:	46bd      	mov	sp, r7
 80033ea:	bd80      	pop	{r7, pc}

080033ec <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80033ec:	b480      	push	{r7}
 80033ee:	b083      	sub	sp, #12
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033f8:	b29b      	uxth	r3, r3
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d012      	beq.n	8003424 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	691a      	ldr	r2, [r3, #16]
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003408:	b2d2      	uxtb	r2, r2
 800340a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003410:	1c5a      	adds	r2, r3, #1
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800341a:	b29b      	uxth	r3, r3
 800341c:	3b01      	subs	r3, #1
 800341e:	b29a      	uxth	r2, r3
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8003424:	bf00      	nop
 8003426:	370c      	adds	r7, #12
 8003428:	46bd      	mov	sp, r7
 800342a:	bc80      	pop	{r7}
 800342c:	4770      	bx	lr

0800342e <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 800342e:	b580      	push	{r7, lr}
 8003430:	b084      	sub	sp, #16
 8003432:	af00      	add	r7, sp, #0
 8003434:	6078      	str	r0, [r7, #4]
 8003436:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8003438:	2300      	movs	r3, #0
 800343a:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003442:	b2db      	uxtb	r3, r3
 8003444:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8003448:	2b28      	cmp	r3, #40	@ 0x28
 800344a:	d127      	bne.n	800349c <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	685a      	ldr	r2, [r3, #4]
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800345a:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 800345c:	683b      	ldr	r3, [r7, #0]
 800345e:	089b      	lsrs	r3, r3, #2
 8003460:	f003 0301 	and.w	r3, r3, #1
 8003464:	2b00      	cmp	r3, #0
 8003466:	d101      	bne.n	800346c <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8003468:	2301      	movs	r3, #1
 800346a:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 800346c:	683b      	ldr	r3, [r7, #0]
 800346e:	09db      	lsrs	r3, r3, #7
 8003470:	f003 0301 	and.w	r3, r3, #1
 8003474:	2b00      	cmp	r3, #0
 8003476:	d103      	bne.n	8003480 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	68db      	ldr	r3, [r3, #12]
 800347c:	81bb      	strh	r3, [r7, #12]
 800347e:	e002      	b.n	8003486 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	699b      	ldr	r3, [r3, #24]
 8003484:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	2200      	movs	r2, #0
 800348a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 800348e:	89ba      	ldrh	r2, [r7, #12]
 8003490:	7bfb      	ldrb	r3, [r7, #15]
 8003492:	4619      	mov	r1, r3
 8003494:	6878      	ldr	r0, [r7, #4]
 8003496:	f7ff f931 	bl	80026fc <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 800349a:	e00e      	b.n	80034ba <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800349c:	2300      	movs	r3, #0
 800349e:	60bb      	str	r3, [r7, #8]
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	695b      	ldr	r3, [r3, #20]
 80034a6:	60bb      	str	r3, [r7, #8]
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	699b      	ldr	r3, [r3, #24]
 80034ae:	60bb      	str	r3, [r7, #8]
 80034b0:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	2200      	movs	r2, #0
 80034b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 80034ba:	bf00      	nop
 80034bc:	3710      	adds	r7, #16
 80034be:	46bd      	mov	sp, r7
 80034c0:	bd80      	pop	{r7, pc}
	...

080034c4 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 80034c4:	b580      	push	{r7, lr}
 80034c6:	b084      	sub	sp, #16
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80034d2:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	685a      	ldr	r2, [r3, #4]
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80034e2:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 80034e4:	2300      	movs	r3, #0
 80034e6:	60bb      	str	r3, [r7, #8]
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	695b      	ldr	r3, [r3, #20]
 80034ee:	60bb      	str	r3, [r7, #8]
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	681a      	ldr	r2, [r3, #0]
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f042 0201 	orr.w	r2, r2, #1
 80034fe:	601a      	str	r2, [r3, #0]
 8003500:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	681a      	ldr	r2, [r3, #0]
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003510:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	685b      	ldr	r3, [r3, #4]
 8003518:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800351c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003520:	d172      	bne.n	8003608 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003522:	7bfb      	ldrb	r3, [r7, #15]
 8003524:	2b22      	cmp	r3, #34	@ 0x22
 8003526:	d002      	beq.n	800352e <I2C_Slave_STOPF+0x6a>
 8003528:	7bfb      	ldrb	r3, [r7, #15]
 800352a:	2b2a      	cmp	r3, #42	@ 0x2a
 800352c:	d135      	bne.n	800359a <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	685b      	ldr	r3, [r3, #4]
 8003536:	b29a      	uxth	r2, r3
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003540:	b29b      	uxth	r3, r3
 8003542:	2b00      	cmp	r3, #0
 8003544:	d005      	beq.n	8003552 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800354a:	f043 0204 	orr.w	r2, r3, #4
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	685a      	ldr	r2, [r3, #4]
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003560:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003566:	4618      	mov	r0, r3
 8003568:	f7fe f89a 	bl	80016a0 <HAL_DMA_GetState>
 800356c:	4603      	mov	r3, r0
 800356e:	2b01      	cmp	r3, #1
 8003570:	d049      	beq.n	8003606 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003576:	4a69      	ldr	r2, [pc, #420]	@ (800371c <I2C_Slave_STOPF+0x258>)
 8003578:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800357e:	4618      	mov	r0, r3
 8003580:	f7fd ff10 	bl	80013a4 <HAL_DMA_Abort_IT>
 8003584:	4603      	mov	r3, r0
 8003586:	2b00      	cmp	r3, #0
 8003588:	d03d      	beq.n	8003606 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800358e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003590:	687a      	ldr	r2, [r7, #4]
 8003592:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003594:	4610      	mov	r0, r2
 8003596:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003598:	e035      	b.n	8003606 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	685b      	ldr	r3, [r3, #4]
 80035a2:	b29a      	uxth	r2, r3
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035ac:	b29b      	uxth	r3, r3
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d005      	beq.n	80035be <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035b6:	f043 0204 	orr.w	r2, r3, #4
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	685a      	ldr	r2, [r3, #4]
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80035cc:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80035d2:	4618      	mov	r0, r3
 80035d4:	f7fe f864 	bl	80016a0 <HAL_DMA_GetState>
 80035d8:	4603      	mov	r3, r0
 80035da:	2b01      	cmp	r3, #1
 80035dc:	d014      	beq.n	8003608 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80035e2:	4a4e      	ldr	r2, [pc, #312]	@ (800371c <I2C_Slave_STOPF+0x258>)
 80035e4:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80035ea:	4618      	mov	r0, r3
 80035ec:	f7fd feda 	bl	80013a4 <HAL_DMA_Abort_IT>
 80035f0:	4603      	mov	r3, r0
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d008      	beq.n	8003608 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80035fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80035fc:	687a      	ldr	r2, [r7, #4]
 80035fe:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003600:	4610      	mov	r0, r2
 8003602:	4798      	blx	r3
 8003604:	e000      	b.n	8003608 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003606:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800360c:	b29b      	uxth	r3, r3
 800360e:	2b00      	cmp	r3, #0
 8003610:	d03e      	beq.n	8003690 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	695b      	ldr	r3, [r3, #20]
 8003618:	f003 0304 	and.w	r3, r3, #4
 800361c:	2b04      	cmp	r3, #4
 800361e:	d112      	bne.n	8003646 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	691a      	ldr	r2, [r3, #16]
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800362a:	b2d2      	uxtb	r2, r2
 800362c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003632:	1c5a      	adds	r2, r3, #1
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800363c:	b29b      	uxth	r3, r3
 800363e:	3b01      	subs	r3, #1
 8003640:	b29a      	uxth	r2, r3
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	695b      	ldr	r3, [r3, #20]
 800364c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003650:	2b40      	cmp	r3, #64	@ 0x40
 8003652:	d112      	bne.n	800367a <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	691a      	ldr	r2, [r3, #16]
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800365e:	b2d2      	uxtb	r2, r2
 8003660:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003666:	1c5a      	adds	r2, r3, #1
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003670:	b29b      	uxth	r3, r3
 8003672:	3b01      	subs	r3, #1
 8003674:	b29a      	uxth	r2, r3
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800367e:	b29b      	uxth	r3, r3
 8003680:	2b00      	cmp	r3, #0
 8003682:	d005      	beq.n	8003690 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003688:	f043 0204 	orr.w	r2, r3, #4
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003694:	2b00      	cmp	r3, #0
 8003696:	d003      	beq.n	80036a0 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8003698:	6878      	ldr	r0, [r7, #4]
 800369a:	f000 f8b7 	bl	800380c <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 800369e:	e039      	b.n	8003714 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80036a0:	7bfb      	ldrb	r3, [r7, #15]
 80036a2:	2b2a      	cmp	r3, #42	@ 0x2a
 80036a4:	d109      	bne.n	80036ba <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	2200      	movs	r2, #0
 80036aa:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	2228      	movs	r2, #40	@ 0x28
 80036b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80036b4:	6878      	ldr	r0, [r7, #4]
 80036b6:	f7ff f818 	bl	80026ea <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80036c0:	b2db      	uxtb	r3, r3
 80036c2:	2b28      	cmp	r3, #40	@ 0x28
 80036c4:	d111      	bne.n	80036ea <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	4a15      	ldr	r2, [pc, #84]	@ (8003720 <I2C_Slave_STOPF+0x25c>)
 80036ca:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	2200      	movs	r2, #0
 80036d0:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	2220      	movs	r2, #32
 80036d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	2200      	movs	r2, #0
 80036de:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 80036e2:	6878      	ldr	r0, [r7, #4]
 80036e4:	f7ff f817 	bl	8002716 <HAL_I2C_ListenCpltCallback>
}
 80036e8:	e014      	b.n	8003714 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036ee:	2b22      	cmp	r3, #34	@ 0x22
 80036f0:	d002      	beq.n	80036f8 <I2C_Slave_STOPF+0x234>
 80036f2:	7bfb      	ldrb	r3, [r7, #15]
 80036f4:	2b22      	cmp	r3, #34	@ 0x22
 80036f6:	d10d      	bne.n	8003714 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	2200      	movs	r2, #0
 80036fc:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	2220      	movs	r2, #32
 8003702:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	2200      	movs	r2, #0
 800370a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 800370e:	6878      	ldr	r0, [r7, #4]
 8003710:	f7fe ffeb 	bl	80026ea <HAL_I2C_SlaveRxCpltCallback>
}
 8003714:	bf00      	nop
 8003716:	3710      	adds	r7, #16
 8003718:	46bd      	mov	sp, r7
 800371a:	bd80      	pop	{r7, pc}
 800371c:	08003f99 	.word	0x08003f99
 8003720:	ffff0000 	.word	0xffff0000

08003724 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8003724:	b580      	push	{r7, lr}
 8003726:	b084      	sub	sp, #16
 8003728:	af00      	add	r7, sp, #0
 800372a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003732:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003738:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 800373a:	68bb      	ldr	r3, [r7, #8]
 800373c:	2b08      	cmp	r3, #8
 800373e:	d002      	beq.n	8003746 <I2C_Slave_AF+0x22>
 8003740:	68bb      	ldr	r3, [r7, #8]
 8003742:	2b20      	cmp	r3, #32
 8003744:	d129      	bne.n	800379a <I2C_Slave_AF+0x76>
 8003746:	7bfb      	ldrb	r3, [r7, #15]
 8003748:	2b28      	cmp	r3, #40	@ 0x28
 800374a:	d126      	bne.n	800379a <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	4a2e      	ldr	r2, [pc, #184]	@ (8003808 <I2C_Slave_AF+0xe4>)
 8003750:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	685a      	ldr	r2, [r3, #4]
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003760:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800376a:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	681a      	ldr	r2, [r3, #0]
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800377a:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	2200      	movs	r2, #0
 8003780:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	2220      	movs	r2, #32
 8003786:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	2200      	movs	r2, #0
 800378e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8003792:	6878      	ldr	r0, [r7, #4]
 8003794:	f7fe ffbf 	bl	8002716 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8003798:	e031      	b.n	80037fe <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 800379a:	7bfb      	ldrb	r3, [r7, #15]
 800379c:	2b21      	cmp	r3, #33	@ 0x21
 800379e:	d129      	bne.n	80037f4 <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	4a19      	ldr	r2, [pc, #100]	@ (8003808 <I2C_Slave_AF+0xe4>)
 80037a4:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	2221      	movs	r2, #33	@ 0x21
 80037aa:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	2220      	movs	r2, #32
 80037b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	2200      	movs	r2, #0
 80037b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	685a      	ldr	r2, [r3, #4]
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80037ca:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80037d4:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	681a      	ldr	r2, [r3, #0]
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80037e4:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 80037e6:	6878      	ldr	r0, [r7, #4]
 80037e8:	f7fe fab0 	bl	8001d4c <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80037ec:	6878      	ldr	r0, [r7, #4]
 80037ee:	f7fe ff73 	bl	80026d8 <HAL_I2C_SlaveTxCpltCallback>
}
 80037f2:	e004      	b.n	80037fe <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80037fc:	615a      	str	r2, [r3, #20]
}
 80037fe:	bf00      	nop
 8003800:	3710      	adds	r7, #16
 8003802:	46bd      	mov	sp, r7
 8003804:	bd80      	pop	{r7, pc}
 8003806:	bf00      	nop
 8003808:	ffff0000 	.word	0xffff0000

0800380c <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 800380c:	b580      	push	{r7, lr}
 800380e:	b084      	sub	sp, #16
 8003810:	af00      	add	r7, sp, #0
 8003812:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800381a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003822:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8003824:	7bbb      	ldrb	r3, [r7, #14]
 8003826:	2b10      	cmp	r3, #16
 8003828:	d002      	beq.n	8003830 <I2C_ITError+0x24>
 800382a:	7bbb      	ldrb	r3, [r7, #14]
 800382c:	2b40      	cmp	r3, #64	@ 0x40
 800382e:	d10a      	bne.n	8003846 <I2C_ITError+0x3a>
 8003830:	7bfb      	ldrb	r3, [r7, #15]
 8003832:	2b22      	cmp	r3, #34	@ 0x22
 8003834:	d107      	bne.n	8003846 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	681a      	ldr	r2, [r3, #0]
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003844:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003846:	7bfb      	ldrb	r3, [r7, #15]
 8003848:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800384c:	2b28      	cmp	r3, #40	@ 0x28
 800384e:	d107      	bne.n	8003860 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	2200      	movs	r2, #0
 8003854:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	2228      	movs	r2, #40	@ 0x28
 800385a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 800385e:	e015      	b.n	800388c <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	685b      	ldr	r3, [r3, #4]
 8003866:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800386a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800386e:	d00a      	beq.n	8003886 <I2C_ITError+0x7a>
 8003870:	7bfb      	ldrb	r3, [r7, #15]
 8003872:	2b60      	cmp	r3, #96	@ 0x60
 8003874:	d007      	beq.n	8003886 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	2220      	movs	r2, #32
 800387a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	2200      	movs	r2, #0
 8003882:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	2200      	movs	r2, #0
 800388a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	685b      	ldr	r3, [r3, #4]
 8003892:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003896:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800389a:	d162      	bne.n	8003962 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	685a      	ldr	r2, [r3, #4]
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80038aa:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80038b0:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80038b4:	b2db      	uxtb	r3, r3
 80038b6:	2b01      	cmp	r3, #1
 80038b8:	d020      	beq.n	80038fc <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80038be:	4a6a      	ldr	r2, [pc, #424]	@ (8003a68 <I2C_ITError+0x25c>)
 80038c0:	635a      	str	r2, [r3, #52]	@ 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80038c6:	4618      	mov	r0, r3
 80038c8:	f7fd fd6c 	bl	80013a4 <HAL_DMA_Abort_IT>
 80038cc:	4603      	mov	r3, r0
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	f000 8089 	beq.w	80039e6 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	681a      	ldr	r2, [r3, #0]
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	f022 0201 	bic.w	r2, r2, #1
 80038e2:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	2220      	movs	r2, #32
 80038e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80038f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80038f2:	687a      	ldr	r2, [r7, #4]
 80038f4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80038f6:	4610      	mov	r0, r2
 80038f8:	4798      	blx	r3
 80038fa:	e074      	b.n	80039e6 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003900:	4a59      	ldr	r2, [pc, #356]	@ (8003a68 <I2C_ITError+0x25c>)
 8003902:	635a      	str	r2, [r3, #52]	@ 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003908:	4618      	mov	r0, r3
 800390a:	f7fd fd4b 	bl	80013a4 <HAL_DMA_Abort_IT>
 800390e:	4603      	mov	r3, r0
 8003910:	2b00      	cmp	r3, #0
 8003912:	d068      	beq.n	80039e6 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	695b      	ldr	r3, [r3, #20]
 800391a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800391e:	2b40      	cmp	r3, #64	@ 0x40
 8003920:	d10b      	bne.n	800393a <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	691a      	ldr	r2, [r3, #16]
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800392c:	b2d2      	uxtb	r2, r2
 800392e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003934:	1c5a      	adds	r2, r3, #1
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	681a      	ldr	r2, [r3, #0]
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	f022 0201 	bic.w	r2, r2, #1
 8003948:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	2220      	movs	r2, #32
 800394e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003956:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003958:	687a      	ldr	r2, [r7, #4]
 800395a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800395c:	4610      	mov	r0, r2
 800395e:	4798      	blx	r3
 8003960:	e041      	b.n	80039e6 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003968:	b2db      	uxtb	r3, r3
 800396a:	2b60      	cmp	r3, #96	@ 0x60
 800396c:	d125      	bne.n	80039ba <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	2220      	movs	r2, #32
 8003972:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	2200      	movs	r2, #0
 800397a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	695b      	ldr	r3, [r3, #20]
 8003982:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003986:	2b40      	cmp	r3, #64	@ 0x40
 8003988:	d10b      	bne.n	80039a2 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	691a      	ldr	r2, [r3, #16]
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003994:	b2d2      	uxtb	r2, r2
 8003996:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800399c:	1c5a      	adds	r2, r3, #1
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	681a      	ldr	r2, [r3, #0]
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	f022 0201 	bic.w	r2, r2, #1
 80039b0:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80039b2:	6878      	ldr	r0, [r7, #4]
 80039b4:	f7fe feca 	bl	800274c <HAL_I2C_AbortCpltCallback>
 80039b8:	e015      	b.n	80039e6 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	695b      	ldr	r3, [r3, #20]
 80039c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80039c4:	2b40      	cmp	r3, #64	@ 0x40
 80039c6:	d10b      	bne.n	80039e0 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	691a      	ldr	r2, [r3, #16]
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039d2:	b2d2      	uxtb	r2, r2
 80039d4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039da:	1c5a      	adds	r2, r3, #1
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 80039e0:	6878      	ldr	r0, [r7, #4]
 80039e2:	f7fe feaa 	bl	800273a <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039ea:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80039ec:	68bb      	ldr	r3, [r7, #8]
 80039ee:	f003 0301 	and.w	r3, r3, #1
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d10e      	bne.n	8003a14 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80039f6:	68bb      	ldr	r3, [r7, #8]
 80039f8:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d109      	bne.n	8003a14 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8003a00:	68bb      	ldr	r3, [r7, #8]
 8003a02:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d104      	bne.n	8003a14 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8003a0a:	68bb      	ldr	r3, [r7, #8]
 8003a0c:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d007      	beq.n	8003a24 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	685a      	ldr	r2, [r3, #4]
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003a22:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003a2a:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a30:	f003 0304 	and.w	r3, r3, #4
 8003a34:	2b04      	cmp	r3, #4
 8003a36:	d113      	bne.n	8003a60 <I2C_ITError+0x254>
 8003a38:	7bfb      	ldrb	r3, [r7, #15]
 8003a3a:	2b28      	cmp	r3, #40	@ 0x28
 8003a3c:	d110      	bne.n	8003a60 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	4a0a      	ldr	r2, [pc, #40]	@ (8003a6c <I2C_ITError+0x260>)
 8003a42:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	2200      	movs	r2, #0
 8003a48:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	2220      	movs	r2, #32
 8003a4e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	2200      	movs	r2, #0
 8003a56:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8003a5a:	6878      	ldr	r0, [r7, #4]
 8003a5c:	f7fe fe5b 	bl	8002716 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8003a60:	bf00      	nop
 8003a62:	3710      	adds	r7, #16
 8003a64:	46bd      	mov	sp, r7
 8003a66:	bd80      	pop	{r7, pc}
 8003a68:	08003f99 	.word	0x08003f99
 8003a6c:	ffff0000 	.word	0xffff0000

08003a70 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003a70:	b580      	push	{r7, lr}
 8003a72:	b088      	sub	sp, #32
 8003a74:	af02      	add	r7, sp, #8
 8003a76:	60f8      	str	r0, [r7, #12]
 8003a78:	4608      	mov	r0, r1
 8003a7a:	4611      	mov	r1, r2
 8003a7c:	461a      	mov	r2, r3
 8003a7e:	4603      	mov	r3, r0
 8003a80:	817b      	strh	r3, [r7, #10]
 8003a82:	460b      	mov	r3, r1
 8003a84:	813b      	strh	r3, [r7, #8]
 8003a86:	4613      	mov	r3, r2
 8003a88:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	681a      	ldr	r2, [r3, #0]
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003a98:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003a9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a9c:	9300      	str	r3, [sp, #0]
 8003a9e:	6a3b      	ldr	r3, [r7, #32]
 8003aa0:	2200      	movs	r2, #0
 8003aa2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003aa6:	68f8      	ldr	r0, [r7, #12]
 8003aa8:	f000 fb1e 	bl	80040e8 <I2C_WaitOnFlagUntilTimeout>
 8003aac:	4603      	mov	r3, r0
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d00d      	beq.n	8003ace <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003abc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003ac0:	d103      	bne.n	8003aca <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003ac8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003aca:	2303      	movs	r3, #3
 8003acc:	e05f      	b.n	8003b8e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003ace:	897b      	ldrh	r3, [r7, #10]
 8003ad0:	b2db      	uxtb	r3, r3
 8003ad2:	461a      	mov	r2, r3
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003adc:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003ade:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ae0:	6a3a      	ldr	r2, [r7, #32]
 8003ae2:	492d      	ldr	r1, [pc, #180]	@ (8003b98 <I2C_RequestMemoryWrite+0x128>)
 8003ae4:	68f8      	ldr	r0, [r7, #12]
 8003ae6:	f000 fb79 	bl	80041dc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003aea:	4603      	mov	r3, r0
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d001      	beq.n	8003af4 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003af0:	2301      	movs	r3, #1
 8003af2:	e04c      	b.n	8003b8e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003af4:	2300      	movs	r3, #0
 8003af6:	617b      	str	r3, [r7, #20]
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	695b      	ldr	r3, [r3, #20]
 8003afe:	617b      	str	r3, [r7, #20]
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	699b      	ldr	r3, [r3, #24]
 8003b06:	617b      	str	r3, [r7, #20]
 8003b08:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003b0a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003b0c:	6a39      	ldr	r1, [r7, #32]
 8003b0e:	68f8      	ldr	r0, [r7, #12]
 8003b10:	f000 fc04 	bl	800431c <I2C_WaitOnTXEFlagUntilTimeout>
 8003b14:	4603      	mov	r3, r0
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d00d      	beq.n	8003b36 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b1e:	2b04      	cmp	r3, #4
 8003b20:	d107      	bne.n	8003b32 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	681a      	ldr	r2, [r3, #0]
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b30:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003b32:	2301      	movs	r3, #1
 8003b34:	e02b      	b.n	8003b8e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003b36:	88fb      	ldrh	r3, [r7, #6]
 8003b38:	2b01      	cmp	r3, #1
 8003b3a:	d105      	bne.n	8003b48 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003b3c:	893b      	ldrh	r3, [r7, #8]
 8003b3e:	b2da      	uxtb	r2, r3
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	611a      	str	r2, [r3, #16]
 8003b46:	e021      	b.n	8003b8c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003b48:	893b      	ldrh	r3, [r7, #8]
 8003b4a:	0a1b      	lsrs	r3, r3, #8
 8003b4c:	b29b      	uxth	r3, r3
 8003b4e:	b2da      	uxtb	r2, r3
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003b56:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003b58:	6a39      	ldr	r1, [r7, #32]
 8003b5a:	68f8      	ldr	r0, [r7, #12]
 8003b5c:	f000 fbde 	bl	800431c <I2C_WaitOnTXEFlagUntilTimeout>
 8003b60:	4603      	mov	r3, r0
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d00d      	beq.n	8003b82 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b6a:	2b04      	cmp	r3, #4
 8003b6c:	d107      	bne.n	8003b7e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	681a      	ldr	r2, [r3, #0]
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b7c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003b7e:	2301      	movs	r3, #1
 8003b80:	e005      	b.n	8003b8e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003b82:	893b      	ldrh	r3, [r7, #8]
 8003b84:	b2da      	uxtb	r2, r3
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003b8c:	2300      	movs	r3, #0
}
 8003b8e:	4618      	mov	r0, r3
 8003b90:	3718      	adds	r7, #24
 8003b92:	46bd      	mov	sp, r7
 8003b94:	bd80      	pop	{r7, pc}
 8003b96:	bf00      	nop
 8003b98:	00010002 	.word	0x00010002

08003b9c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003b9c:	b580      	push	{r7, lr}
 8003b9e:	b088      	sub	sp, #32
 8003ba0:	af02      	add	r7, sp, #8
 8003ba2:	60f8      	str	r0, [r7, #12]
 8003ba4:	4608      	mov	r0, r1
 8003ba6:	4611      	mov	r1, r2
 8003ba8:	461a      	mov	r2, r3
 8003baa:	4603      	mov	r3, r0
 8003bac:	817b      	strh	r3, [r7, #10]
 8003bae:	460b      	mov	r3, r1
 8003bb0:	813b      	strh	r3, [r7, #8]
 8003bb2:	4613      	mov	r3, r2
 8003bb4:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	681a      	ldr	r2, [r3, #0]
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003bc4:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	681a      	ldr	r2, [r3, #0]
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003bd4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003bd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bd8:	9300      	str	r3, [sp, #0]
 8003bda:	6a3b      	ldr	r3, [r7, #32]
 8003bdc:	2200      	movs	r2, #0
 8003bde:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003be2:	68f8      	ldr	r0, [r7, #12]
 8003be4:	f000 fa80 	bl	80040e8 <I2C_WaitOnFlagUntilTimeout>
 8003be8:	4603      	mov	r3, r0
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d00d      	beq.n	8003c0a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003bf8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003bfc:	d103      	bne.n	8003c06 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003c04:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003c06:	2303      	movs	r3, #3
 8003c08:	e0aa      	b.n	8003d60 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003c0a:	897b      	ldrh	r3, [r7, #10]
 8003c0c:	b2db      	uxtb	r3, r3
 8003c0e:	461a      	mov	r2, r3
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003c18:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003c1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c1c:	6a3a      	ldr	r2, [r7, #32]
 8003c1e:	4952      	ldr	r1, [pc, #328]	@ (8003d68 <I2C_RequestMemoryRead+0x1cc>)
 8003c20:	68f8      	ldr	r0, [r7, #12]
 8003c22:	f000 fadb 	bl	80041dc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003c26:	4603      	mov	r3, r0
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d001      	beq.n	8003c30 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003c2c:	2301      	movs	r3, #1
 8003c2e:	e097      	b.n	8003d60 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003c30:	2300      	movs	r3, #0
 8003c32:	617b      	str	r3, [r7, #20]
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	695b      	ldr	r3, [r3, #20]
 8003c3a:	617b      	str	r3, [r7, #20]
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	699b      	ldr	r3, [r3, #24]
 8003c42:	617b      	str	r3, [r7, #20]
 8003c44:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003c46:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003c48:	6a39      	ldr	r1, [r7, #32]
 8003c4a:	68f8      	ldr	r0, [r7, #12]
 8003c4c:	f000 fb66 	bl	800431c <I2C_WaitOnTXEFlagUntilTimeout>
 8003c50:	4603      	mov	r3, r0
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d00d      	beq.n	8003c72 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c5a:	2b04      	cmp	r3, #4
 8003c5c:	d107      	bne.n	8003c6e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	681a      	ldr	r2, [r3, #0]
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003c6c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003c6e:	2301      	movs	r3, #1
 8003c70:	e076      	b.n	8003d60 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003c72:	88fb      	ldrh	r3, [r7, #6]
 8003c74:	2b01      	cmp	r3, #1
 8003c76:	d105      	bne.n	8003c84 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003c78:	893b      	ldrh	r3, [r7, #8]
 8003c7a:	b2da      	uxtb	r2, r3
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	611a      	str	r2, [r3, #16]
 8003c82:	e021      	b.n	8003cc8 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003c84:	893b      	ldrh	r3, [r7, #8]
 8003c86:	0a1b      	lsrs	r3, r3, #8
 8003c88:	b29b      	uxth	r3, r3
 8003c8a:	b2da      	uxtb	r2, r3
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003c92:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003c94:	6a39      	ldr	r1, [r7, #32]
 8003c96:	68f8      	ldr	r0, [r7, #12]
 8003c98:	f000 fb40 	bl	800431c <I2C_WaitOnTXEFlagUntilTimeout>
 8003c9c:	4603      	mov	r3, r0
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d00d      	beq.n	8003cbe <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ca6:	2b04      	cmp	r3, #4
 8003ca8:	d107      	bne.n	8003cba <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	681a      	ldr	r2, [r3, #0]
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003cb8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003cba:	2301      	movs	r3, #1
 8003cbc:	e050      	b.n	8003d60 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003cbe:	893b      	ldrh	r3, [r7, #8]
 8003cc0:	b2da      	uxtb	r2, r3
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003cc8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003cca:	6a39      	ldr	r1, [r7, #32]
 8003ccc:	68f8      	ldr	r0, [r7, #12]
 8003cce:	f000 fb25 	bl	800431c <I2C_WaitOnTXEFlagUntilTimeout>
 8003cd2:	4603      	mov	r3, r0
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d00d      	beq.n	8003cf4 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cdc:	2b04      	cmp	r3, #4
 8003cde:	d107      	bne.n	8003cf0 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	681a      	ldr	r2, [r3, #0]
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003cee:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003cf0:	2301      	movs	r3, #1
 8003cf2:	e035      	b.n	8003d60 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	681a      	ldr	r2, [r3, #0]
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003d02:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003d04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d06:	9300      	str	r3, [sp, #0]
 8003d08:	6a3b      	ldr	r3, [r7, #32]
 8003d0a:	2200      	movs	r2, #0
 8003d0c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003d10:	68f8      	ldr	r0, [r7, #12]
 8003d12:	f000 f9e9 	bl	80040e8 <I2C_WaitOnFlagUntilTimeout>
 8003d16:	4603      	mov	r3, r0
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d00d      	beq.n	8003d38 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d26:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003d2a:	d103      	bne.n	8003d34 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003d32:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003d34:	2303      	movs	r3, #3
 8003d36:	e013      	b.n	8003d60 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003d38:	897b      	ldrh	r3, [r7, #10]
 8003d3a:	b2db      	uxtb	r3, r3
 8003d3c:	f043 0301 	orr.w	r3, r3, #1
 8003d40:	b2da      	uxtb	r2, r3
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003d48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d4a:	6a3a      	ldr	r2, [r7, #32]
 8003d4c:	4906      	ldr	r1, [pc, #24]	@ (8003d68 <I2C_RequestMemoryRead+0x1cc>)
 8003d4e:	68f8      	ldr	r0, [r7, #12]
 8003d50:	f000 fa44 	bl	80041dc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003d54:	4603      	mov	r3, r0
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d001      	beq.n	8003d5e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8003d5a:	2301      	movs	r3, #1
 8003d5c:	e000      	b.n	8003d60 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8003d5e:	2300      	movs	r3, #0
}
 8003d60:	4618      	mov	r0, r3
 8003d62:	3718      	adds	r7, #24
 8003d64:	46bd      	mov	sp, r7
 8003d66:	bd80      	pop	{r7, pc}
 8003d68:	00010002 	.word	0x00010002

08003d6c <I2C_DMAXferCplt>:
  * @brief  DMA I2C process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 8003d6c:	b580      	push	{r7, lr}
 8003d6e:	b086      	sub	sp, #24
 8003d70:	af00      	add	r7, sp, #0
 8003d72:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d78:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003d7a:	697b      	ldr	r3, [r7, #20]
 8003d7c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003d80:	74fb      	strb	r3, [r7, #19]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003d82:	697b      	ldr	r3, [r7, #20]
 8003d84:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003d88:	74bb      	strb	r3, [r7, #18]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003d8a:	697b      	ldr	r3, [r7, #20]
 8003d8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d8e:	60fb      	str	r3, [r7, #12]

  /* Disable EVT and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8003d90:	697b      	ldr	r3, [r7, #20]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	685a      	ldr	r2, [r3, #4]
 8003d96:	697b      	ldr	r3, [r7, #20]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8003d9e:	605a      	str	r2, [r3, #4]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8003da0:	697b      	ldr	r3, [r7, #20]
 8003da2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d003      	beq.n	8003db0 <I2C_DMAXferCplt+0x44>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8003da8:	697b      	ldr	r3, [r7, #20]
 8003daa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003dac:	2200      	movs	r2, #0
 8003dae:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  if (hi2c->hdmarx != NULL)
 8003db0:	697b      	ldr	r3, [r7, #20]
 8003db2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d003      	beq.n	8003dc0 <I2C_DMAXferCplt+0x54>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8003db8:	697b      	ldr	r3, [r7, #20]
 8003dba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003dbc:	2200      	movs	r2, #0
 8003dbe:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  if ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_TX) == (uint32_t)HAL_I2C_STATE_BUSY_TX) || ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_RX) == (uint32_t)HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE)))
 8003dc0:	7cfb      	ldrb	r3, [r7, #19]
 8003dc2:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 8003dc6:	2b21      	cmp	r3, #33	@ 0x21
 8003dc8:	d007      	beq.n	8003dda <I2C_DMAXferCplt+0x6e>
 8003dca:	7cfb      	ldrb	r3, [r7, #19]
 8003dcc:	f003 0322 	and.w	r3, r3, #34	@ 0x22
 8003dd0:	2b22      	cmp	r3, #34	@ 0x22
 8003dd2:	d131      	bne.n	8003e38 <I2C_DMAXferCplt+0xcc>
 8003dd4:	7cbb      	ldrb	r3, [r7, #18]
 8003dd6:	2b20      	cmp	r3, #32
 8003dd8:	d12e      	bne.n	8003e38 <I2C_DMAXferCplt+0xcc>
  {
    /* Disable DMA Request */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003dda:	697b      	ldr	r3, [r7, #20]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	685a      	ldr	r2, [r3, #4]
 8003de0:	697b      	ldr	r3, [r7, #20]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003de8:	605a      	str	r2, [r3, #4]

    hi2c->XferCount = 0U;
 8003dea:	697b      	ldr	r3, [r7, #20]
 8003dec:	2200      	movs	r2, #0
 8003dee:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8003df0:	7cfb      	ldrb	r3, [r7, #19]
 8003df2:	2b29      	cmp	r3, #41	@ 0x29
 8003df4:	d10a      	bne.n	8003e0c <I2C_DMAXferCplt+0xa0>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003df6:	697b      	ldr	r3, [r7, #20]
 8003df8:	2221      	movs	r2, #33	@ 0x21
 8003dfa:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003dfc:	697b      	ldr	r3, [r7, #20]
 8003dfe:	2228      	movs	r2, #40	@ 0x28
 8003e00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003e04:	6978      	ldr	r0, [r7, #20]
 8003e06:	f7fe fc67 	bl	80026d8 <HAL_I2C_SlaveTxCpltCallback>
 8003e0a:	e00c      	b.n	8003e26 <I2C_DMAXferCplt+0xba>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8003e0c:	7cfb      	ldrb	r3, [r7, #19]
 8003e0e:	2b2a      	cmp	r3, #42	@ 0x2a
 8003e10:	d109      	bne.n	8003e26 <I2C_DMAXferCplt+0xba>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003e12:	697b      	ldr	r3, [r7, #20]
 8003e14:	2222      	movs	r2, #34	@ 0x22
 8003e16:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003e18:	697b      	ldr	r3, [r7, #20]
 8003e1a:	2228      	movs	r2, #40	@ 0x28
 8003e1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003e20:	6978      	ldr	r0, [r7, #20]
 8003e22:	f7fe fc62 	bl	80026ea <HAL_I2C_SlaveRxCpltCallback>
    {
      /* Do nothing */
    }

    /* Enable EVT and ERR interrupt to treat end of transfer in IRQ handler */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8003e26:	697b      	ldr	r3, [r7, #20]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	685a      	ldr	r2, [r3, #4]
 8003e2c:	697b      	ldr	r3, [r7, #20]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8003e34:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8003e36:	e074      	b.n	8003f22 <I2C_DMAXferCplt+0x1b6>
  else if (hi2c->Mode != HAL_I2C_MODE_NONE)
 8003e38:	697b      	ldr	r3, [r7, #20]
 8003e3a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003e3e:	b2db      	uxtb	r3, r3
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d06e      	beq.n	8003f22 <I2C_DMAXferCplt+0x1b6>
    if (hi2c->XferCount == (uint16_t)1)
 8003e44:	697b      	ldr	r3, [r7, #20]
 8003e46:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e48:	b29b      	uxth	r3, r3
 8003e4a:	2b01      	cmp	r3, #1
 8003e4c:	d107      	bne.n	8003e5e <I2C_DMAXferCplt+0xf2>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003e4e:	697b      	ldr	r3, [r7, #20]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	681a      	ldr	r2, [r3, #0]
 8003e54:	697b      	ldr	r3, [r7, #20]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003e5c:	601a      	str	r2, [r3, #0]
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8003e5e:	697b      	ldr	r3, [r7, #20]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	685a      	ldr	r2, [r3, #4]
 8003e64:	697b      	ldr	r3, [r7, #20]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8003e6c:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_OTHER_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003e74:	d009      	beq.n	8003e8a <I2C_DMAXferCplt+0x11e>
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	2b08      	cmp	r3, #8
 8003e7a:	d006      	beq.n	8003e8a <I2C_DMAXferCplt+0x11e>
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8003e82:	d002      	beq.n	8003e8a <I2C_DMAXferCplt+0x11e>
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	2b20      	cmp	r3, #32
 8003e88:	d107      	bne.n	8003e9a <I2C_DMAXferCplt+0x12e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e8a:	697b      	ldr	r3, [r7, #20]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	681a      	ldr	r2, [r3, #0]
 8003e90:	697b      	ldr	r3, [r7, #20]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003e98:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8003e9a:	697b      	ldr	r3, [r7, #20]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	685a      	ldr	r2, [r3, #4]
 8003ea0:	697b      	ldr	r3, [r7, #20]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003ea8:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003eaa:	697b      	ldr	r3, [r7, #20]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	685a      	ldr	r2, [r3, #4]
 8003eb0:	697b      	ldr	r3, [r7, #20]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003eb8:	605a      	str	r2, [r3, #4]
    hi2c->XferCount = 0U;
 8003eba:	697b      	ldr	r3, [r7, #20]
 8003ebc:	2200      	movs	r2, #0
 8003ebe:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003ec0:	697b      	ldr	r3, [r7, #20]
 8003ec2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d003      	beq.n	8003ed0 <I2C_DMAXferCplt+0x164>
      HAL_I2C_ErrorCallback(hi2c);
 8003ec8:	6978      	ldr	r0, [r7, #20]
 8003eca:	f7fe fc36 	bl	800273a <HAL_I2C_ErrorCallback>
}
 8003ece:	e028      	b.n	8003f22 <I2C_DMAXferCplt+0x1b6>
      hi2c->State = HAL_I2C_STATE_READY;
 8003ed0:	697b      	ldr	r3, [r7, #20]
 8003ed2:	2220      	movs	r2, #32
 8003ed4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003ed8:	697b      	ldr	r3, [r7, #20]
 8003eda:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003ede:	b2db      	uxtb	r3, r3
 8003ee0:	2b40      	cmp	r3, #64	@ 0x40
 8003ee2:	d10a      	bne.n	8003efa <I2C_DMAXferCplt+0x18e>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ee4:	697b      	ldr	r3, [r7, #20]
 8003ee6:	2200      	movs	r2, #0
 8003ee8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 8003eec:	697b      	ldr	r3, [r7, #20]
 8003eee:	2200      	movs	r2, #0
 8003ef0:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 8003ef2:	6978      	ldr	r0, [r7, #20]
 8003ef4:	f7fc fc96 	bl	8000824 <HAL_I2C_MemRxCpltCallback>
}
 8003ef8:	e013      	b.n	8003f22 <I2C_DMAXferCplt+0x1b6>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003efa:	697b      	ldr	r3, [r7, #20]
 8003efc:	2200      	movs	r2, #0
 8003efe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	2b08      	cmp	r3, #8
 8003f06:	d002      	beq.n	8003f0e <I2C_DMAXferCplt+0x1a2>
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	2b20      	cmp	r3, #32
 8003f0c:	d103      	bne.n	8003f16 <I2C_DMAXferCplt+0x1aa>
          hi2c->PreviousState = I2C_STATE_NONE;
 8003f0e:	697b      	ldr	r3, [r7, #20]
 8003f10:	2200      	movs	r2, #0
 8003f12:	631a      	str	r2, [r3, #48]	@ 0x30
 8003f14:	e002      	b.n	8003f1c <I2C_DMAXferCplt+0x1b0>
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8003f16:	697b      	ldr	r3, [r7, #20]
 8003f18:	2212      	movs	r2, #18
 8003f1a:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 8003f1c:	6978      	ldr	r0, [r7, #20]
 8003f1e:	f7fe fbd2 	bl	80026c6 <HAL_I2C_MasterRxCpltCallback>
}
 8003f22:	bf00      	nop
 8003f24:	3718      	adds	r7, #24
 8003f26:	46bd      	mov	sp, r7
 8003f28:	bd80      	pop	{r7, pc}

08003f2a <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 8003f2a:	b580      	push	{r7, lr}
 8003f2c:	b084      	sub	sp, #16
 8003f2e:	af00      	add	r7, sp, #0
 8003f30:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f36:	60fb      	str	r3, [r7, #12]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d003      	beq.n	8003f48 <I2C_DMAError+0x1e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f44:	2200      	movs	r2, #0
 8003f46:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  if (hi2c->hdmarx != NULL)
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d003      	beq.n	8003f58 <I2C_DMAError+0x2e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f54:	2200      	movs	r2, #0
 8003f56:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	681a      	ldr	r2, [r3, #0]
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003f66:	601a      	str	r2, [r3, #0]

  hi2c->XferCount       = 0U;
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	2200      	movs	r2, #0
 8003f6c:	855a      	strh	r2, [r3, #42]	@ 0x2a
  hi2c->State           = HAL_I2C_STATE_READY;
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	2220      	movs	r2, #32
 8003f72:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->Mode            = HAL_I2C_MODE_NONE;
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	2200      	movs	r2, #0
 8003f7a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  hi2c->ErrorCode       |= HAL_I2C_ERROR_DMA;
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f82:	f043 0210 	orr.w	r2, r3, #16
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	641a      	str	r2, [r3, #64]	@ 0x40

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ErrorCallback(hi2c);
#else
  HAL_I2C_ErrorCallback(hi2c);
 8003f8a:	68f8      	ldr	r0, [r7, #12]
 8003f8c:	f7fe fbd5 	bl	800273a <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8003f90:	bf00      	nop
 8003f92:	3710      	adds	r7, #16
 8003f94:	46bd      	mov	sp, r7
 8003f96:	bd80      	pop	{r7, pc}

08003f98 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8003f98:	b580      	push	{r7, lr}
 8003f9a:	b086      	sub	sp, #24
 8003f9c:	af00      	add	r7, sp, #0
 8003f9e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8003fa0:	2300      	movs	r3, #0
 8003fa2:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fa8:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003faa:	697b      	ldr	r3, [r7, #20]
 8003fac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003fb0:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8003fb2:	4b4b      	ldr	r3, [pc, #300]	@ (80040e0 <I2C_DMAAbort+0x148>)
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	08db      	lsrs	r3, r3, #3
 8003fb8:	4a4a      	ldr	r2, [pc, #296]	@ (80040e4 <I2C_DMAAbort+0x14c>)
 8003fba:	fba2 2303 	umull	r2, r3, r2, r3
 8003fbe:	0a1a      	lsrs	r2, r3, #8
 8003fc0:	4613      	mov	r3, r2
 8003fc2:	009b      	lsls	r3, r3, #2
 8003fc4:	4413      	add	r3, r2
 8003fc6:	00da      	lsls	r2, r3, #3
 8003fc8:	1ad3      	subs	r3, r2, r3
 8003fca:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d106      	bne.n	8003fe0 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003fd2:	697b      	ldr	r3, [r7, #20]
 8003fd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fd6:	f043 0220 	orr.w	r2, r3, #32
 8003fda:	697b      	ldr	r3, [r7, #20]
 8003fdc:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 8003fde:	e00a      	b.n	8003ff6 <I2C_DMAAbort+0x5e>
    }
    count--;
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	3b01      	subs	r3, #1
 8003fe4:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8003fe6:	697b      	ldr	r3, [r7, #20]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003ff0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003ff4:	d0ea      	beq.n	8003fcc <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8003ff6:	697b      	ldr	r3, [r7, #20]
 8003ff8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d003      	beq.n	8004006 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8003ffe:	697b      	ldr	r3, [r7, #20]
 8004000:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004002:	2200      	movs	r2, #0
 8004004:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  if (hi2c->hdmarx != NULL)
 8004006:	697b      	ldr	r3, [r7, #20]
 8004008:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800400a:	2b00      	cmp	r3, #0
 800400c:	d003      	beq.n	8004016 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800400e:	697b      	ldr	r3, [r7, #20]
 8004010:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004012:	2200      	movs	r2, #0
 8004014:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004016:	697b      	ldr	r3, [r7, #20]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	681a      	ldr	r2, [r3, #0]
 800401c:	697b      	ldr	r3, [r7, #20]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004024:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8004026:	697b      	ldr	r3, [r7, #20]
 8004028:	2200      	movs	r2, #0
 800402a:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 800402c:	697b      	ldr	r3, [r7, #20]
 800402e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004030:	2b00      	cmp	r3, #0
 8004032:	d003      	beq.n	800403c <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8004034:	697b      	ldr	r3, [r7, #20]
 8004036:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004038:	2200      	movs	r2, #0
 800403a:	635a      	str	r2, [r3, #52]	@ 0x34
  }
  if (hi2c->hdmarx != NULL)
 800403c:	697b      	ldr	r3, [r7, #20]
 800403e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004040:	2b00      	cmp	r3, #0
 8004042:	d003      	beq.n	800404c <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8004044:	697b      	ldr	r3, [r7, #20]
 8004046:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004048:	2200      	movs	r2, #0
 800404a:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 800404c:	697b      	ldr	r3, [r7, #20]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	681a      	ldr	r2, [r3, #0]
 8004052:	697b      	ldr	r3, [r7, #20]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	f022 0201 	bic.w	r2, r2, #1
 800405a:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800405c:	697b      	ldr	r3, [r7, #20]
 800405e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004062:	b2db      	uxtb	r3, r3
 8004064:	2b60      	cmp	r3, #96	@ 0x60
 8004066:	d10e      	bne.n	8004086 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8004068:	697b      	ldr	r3, [r7, #20]
 800406a:	2220      	movs	r2, #32
 800406c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004070:	697b      	ldr	r3, [r7, #20]
 8004072:	2200      	movs	r2, #0
 8004074:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8004078:	697b      	ldr	r3, [r7, #20]
 800407a:	2200      	movs	r2, #0
 800407c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800407e:	6978      	ldr	r0, [r7, #20]
 8004080:	f7fe fb64 	bl	800274c <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004084:	e027      	b.n	80040d6 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004086:	7cfb      	ldrb	r3, [r7, #19]
 8004088:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800408c:	2b28      	cmp	r3, #40	@ 0x28
 800408e:	d117      	bne.n	80040c0 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8004090:	697b      	ldr	r3, [r7, #20]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	681a      	ldr	r2, [r3, #0]
 8004096:	697b      	ldr	r3, [r7, #20]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	f042 0201 	orr.w	r2, r2, #1
 800409e:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80040a0:	697b      	ldr	r3, [r7, #20]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	681a      	ldr	r2, [r3, #0]
 80040a6:	697b      	ldr	r3, [r7, #20]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80040ae:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80040b0:	697b      	ldr	r3, [r7, #20]
 80040b2:	2200      	movs	r2, #0
 80040b4:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80040b6:	697b      	ldr	r3, [r7, #20]
 80040b8:	2228      	movs	r2, #40	@ 0x28
 80040ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 80040be:	e007      	b.n	80040d0 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 80040c0:	697b      	ldr	r3, [r7, #20]
 80040c2:	2220      	movs	r2, #32
 80040c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80040c8:	697b      	ldr	r3, [r7, #20]
 80040ca:	2200      	movs	r2, #0
 80040cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 80040d0:	6978      	ldr	r0, [r7, #20]
 80040d2:	f7fe fb32 	bl	800273a <HAL_I2C_ErrorCallback>
}
 80040d6:	bf00      	nop
 80040d8:	3718      	adds	r7, #24
 80040da:	46bd      	mov	sp, r7
 80040dc:	bd80      	pop	{r7, pc}
 80040de:	bf00      	nop
 80040e0:	20000000 	.word	0x20000000
 80040e4:	14f8b589 	.word	0x14f8b589

080040e8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80040e8:	b580      	push	{r7, lr}
 80040ea:	b084      	sub	sp, #16
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	60f8      	str	r0, [r7, #12]
 80040f0:	60b9      	str	r1, [r7, #8]
 80040f2:	603b      	str	r3, [r7, #0]
 80040f4:	4613      	mov	r3, r2
 80040f6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80040f8:	e048      	b.n	800418c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80040fa:	683b      	ldr	r3, [r7, #0]
 80040fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004100:	d044      	beq.n	800418c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004102:	f7fc ff41 	bl	8000f88 <HAL_GetTick>
 8004106:	4602      	mov	r2, r0
 8004108:	69bb      	ldr	r3, [r7, #24]
 800410a:	1ad3      	subs	r3, r2, r3
 800410c:	683a      	ldr	r2, [r7, #0]
 800410e:	429a      	cmp	r2, r3
 8004110:	d302      	bcc.n	8004118 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004112:	683b      	ldr	r3, [r7, #0]
 8004114:	2b00      	cmp	r3, #0
 8004116:	d139      	bne.n	800418c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004118:	68bb      	ldr	r3, [r7, #8]
 800411a:	0c1b      	lsrs	r3, r3, #16
 800411c:	b2db      	uxtb	r3, r3
 800411e:	2b01      	cmp	r3, #1
 8004120:	d10d      	bne.n	800413e <I2C_WaitOnFlagUntilTimeout+0x56>
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	695b      	ldr	r3, [r3, #20]
 8004128:	43da      	mvns	r2, r3
 800412a:	68bb      	ldr	r3, [r7, #8]
 800412c:	4013      	ands	r3, r2
 800412e:	b29b      	uxth	r3, r3
 8004130:	2b00      	cmp	r3, #0
 8004132:	bf0c      	ite	eq
 8004134:	2301      	moveq	r3, #1
 8004136:	2300      	movne	r3, #0
 8004138:	b2db      	uxtb	r3, r3
 800413a:	461a      	mov	r2, r3
 800413c:	e00c      	b.n	8004158 <I2C_WaitOnFlagUntilTimeout+0x70>
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	699b      	ldr	r3, [r3, #24]
 8004144:	43da      	mvns	r2, r3
 8004146:	68bb      	ldr	r3, [r7, #8]
 8004148:	4013      	ands	r3, r2
 800414a:	b29b      	uxth	r3, r3
 800414c:	2b00      	cmp	r3, #0
 800414e:	bf0c      	ite	eq
 8004150:	2301      	moveq	r3, #1
 8004152:	2300      	movne	r3, #0
 8004154:	b2db      	uxtb	r3, r3
 8004156:	461a      	mov	r2, r3
 8004158:	79fb      	ldrb	r3, [r7, #7]
 800415a:	429a      	cmp	r2, r3
 800415c:	d116      	bne.n	800418c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	2200      	movs	r2, #0
 8004162:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	2220      	movs	r2, #32
 8004168:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	2200      	movs	r2, #0
 8004170:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004178:	f043 0220 	orr.w	r2, r3, #32
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	2200      	movs	r2, #0
 8004184:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004188:	2301      	movs	r3, #1
 800418a:	e023      	b.n	80041d4 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800418c:	68bb      	ldr	r3, [r7, #8]
 800418e:	0c1b      	lsrs	r3, r3, #16
 8004190:	b2db      	uxtb	r3, r3
 8004192:	2b01      	cmp	r3, #1
 8004194:	d10d      	bne.n	80041b2 <I2C_WaitOnFlagUntilTimeout+0xca>
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	695b      	ldr	r3, [r3, #20]
 800419c:	43da      	mvns	r2, r3
 800419e:	68bb      	ldr	r3, [r7, #8]
 80041a0:	4013      	ands	r3, r2
 80041a2:	b29b      	uxth	r3, r3
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	bf0c      	ite	eq
 80041a8:	2301      	moveq	r3, #1
 80041aa:	2300      	movne	r3, #0
 80041ac:	b2db      	uxtb	r3, r3
 80041ae:	461a      	mov	r2, r3
 80041b0:	e00c      	b.n	80041cc <I2C_WaitOnFlagUntilTimeout+0xe4>
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	699b      	ldr	r3, [r3, #24]
 80041b8:	43da      	mvns	r2, r3
 80041ba:	68bb      	ldr	r3, [r7, #8]
 80041bc:	4013      	ands	r3, r2
 80041be:	b29b      	uxth	r3, r3
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	bf0c      	ite	eq
 80041c4:	2301      	moveq	r3, #1
 80041c6:	2300      	movne	r3, #0
 80041c8:	b2db      	uxtb	r3, r3
 80041ca:	461a      	mov	r2, r3
 80041cc:	79fb      	ldrb	r3, [r7, #7]
 80041ce:	429a      	cmp	r2, r3
 80041d0:	d093      	beq.n	80040fa <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80041d2:	2300      	movs	r3, #0
}
 80041d4:	4618      	mov	r0, r3
 80041d6:	3710      	adds	r7, #16
 80041d8:	46bd      	mov	sp, r7
 80041da:	bd80      	pop	{r7, pc}

080041dc <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80041dc:	b580      	push	{r7, lr}
 80041de:	b084      	sub	sp, #16
 80041e0:	af00      	add	r7, sp, #0
 80041e2:	60f8      	str	r0, [r7, #12]
 80041e4:	60b9      	str	r1, [r7, #8]
 80041e6:	607a      	str	r2, [r7, #4]
 80041e8:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80041ea:	e071      	b.n	80042d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	695b      	ldr	r3, [r3, #20]
 80041f2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80041f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80041fa:	d123      	bne.n	8004244 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	681a      	ldr	r2, [r3, #0]
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800420a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004214:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	2200      	movs	r2, #0
 800421a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	2220      	movs	r2, #32
 8004220:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	2200      	movs	r2, #0
 8004228:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004230:	f043 0204 	orr.w	r2, r3, #4
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	2200      	movs	r2, #0
 800423c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004240:	2301      	movs	r3, #1
 8004242:	e067      	b.n	8004314 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	f1b3 3fff 	cmp.w	r3, #4294967295
 800424a:	d041      	beq.n	80042d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800424c:	f7fc fe9c 	bl	8000f88 <HAL_GetTick>
 8004250:	4602      	mov	r2, r0
 8004252:	683b      	ldr	r3, [r7, #0]
 8004254:	1ad3      	subs	r3, r2, r3
 8004256:	687a      	ldr	r2, [r7, #4]
 8004258:	429a      	cmp	r2, r3
 800425a:	d302      	bcc.n	8004262 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	2b00      	cmp	r3, #0
 8004260:	d136      	bne.n	80042d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004262:	68bb      	ldr	r3, [r7, #8]
 8004264:	0c1b      	lsrs	r3, r3, #16
 8004266:	b2db      	uxtb	r3, r3
 8004268:	2b01      	cmp	r3, #1
 800426a:	d10c      	bne.n	8004286 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	695b      	ldr	r3, [r3, #20]
 8004272:	43da      	mvns	r2, r3
 8004274:	68bb      	ldr	r3, [r7, #8]
 8004276:	4013      	ands	r3, r2
 8004278:	b29b      	uxth	r3, r3
 800427a:	2b00      	cmp	r3, #0
 800427c:	bf14      	ite	ne
 800427e:	2301      	movne	r3, #1
 8004280:	2300      	moveq	r3, #0
 8004282:	b2db      	uxtb	r3, r3
 8004284:	e00b      	b.n	800429e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	699b      	ldr	r3, [r3, #24]
 800428c:	43da      	mvns	r2, r3
 800428e:	68bb      	ldr	r3, [r7, #8]
 8004290:	4013      	ands	r3, r2
 8004292:	b29b      	uxth	r3, r3
 8004294:	2b00      	cmp	r3, #0
 8004296:	bf14      	ite	ne
 8004298:	2301      	movne	r3, #1
 800429a:	2300      	moveq	r3, #0
 800429c:	b2db      	uxtb	r3, r3
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d016      	beq.n	80042d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	2200      	movs	r2, #0
 80042a6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	2220      	movs	r2, #32
 80042ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	2200      	movs	r2, #0
 80042b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042bc:	f043 0220 	orr.w	r2, r3, #32
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	2200      	movs	r2, #0
 80042c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80042cc:	2301      	movs	r3, #1
 80042ce:	e021      	b.n	8004314 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80042d0:	68bb      	ldr	r3, [r7, #8]
 80042d2:	0c1b      	lsrs	r3, r3, #16
 80042d4:	b2db      	uxtb	r3, r3
 80042d6:	2b01      	cmp	r3, #1
 80042d8:	d10c      	bne.n	80042f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	695b      	ldr	r3, [r3, #20]
 80042e0:	43da      	mvns	r2, r3
 80042e2:	68bb      	ldr	r3, [r7, #8]
 80042e4:	4013      	ands	r3, r2
 80042e6:	b29b      	uxth	r3, r3
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	bf14      	ite	ne
 80042ec:	2301      	movne	r3, #1
 80042ee:	2300      	moveq	r3, #0
 80042f0:	b2db      	uxtb	r3, r3
 80042f2:	e00b      	b.n	800430c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	699b      	ldr	r3, [r3, #24]
 80042fa:	43da      	mvns	r2, r3
 80042fc:	68bb      	ldr	r3, [r7, #8]
 80042fe:	4013      	ands	r3, r2
 8004300:	b29b      	uxth	r3, r3
 8004302:	2b00      	cmp	r3, #0
 8004304:	bf14      	ite	ne
 8004306:	2301      	movne	r3, #1
 8004308:	2300      	moveq	r3, #0
 800430a:	b2db      	uxtb	r3, r3
 800430c:	2b00      	cmp	r3, #0
 800430e:	f47f af6d 	bne.w	80041ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004312:	2300      	movs	r3, #0
}
 8004314:	4618      	mov	r0, r3
 8004316:	3710      	adds	r7, #16
 8004318:	46bd      	mov	sp, r7
 800431a:	bd80      	pop	{r7, pc}

0800431c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800431c:	b580      	push	{r7, lr}
 800431e:	b084      	sub	sp, #16
 8004320:	af00      	add	r7, sp, #0
 8004322:	60f8      	str	r0, [r7, #12]
 8004324:	60b9      	str	r1, [r7, #8]
 8004326:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004328:	e034      	b.n	8004394 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800432a:	68f8      	ldr	r0, [r7, #12]
 800432c:	f000 f8b8 	bl	80044a0 <I2C_IsAcknowledgeFailed>
 8004330:	4603      	mov	r3, r0
 8004332:	2b00      	cmp	r3, #0
 8004334:	d001      	beq.n	800433a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004336:	2301      	movs	r3, #1
 8004338:	e034      	b.n	80043a4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800433a:	68bb      	ldr	r3, [r7, #8]
 800433c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004340:	d028      	beq.n	8004394 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004342:	f7fc fe21 	bl	8000f88 <HAL_GetTick>
 8004346:	4602      	mov	r2, r0
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	1ad3      	subs	r3, r2, r3
 800434c:	68ba      	ldr	r2, [r7, #8]
 800434e:	429a      	cmp	r2, r3
 8004350:	d302      	bcc.n	8004358 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004352:	68bb      	ldr	r3, [r7, #8]
 8004354:	2b00      	cmp	r3, #0
 8004356:	d11d      	bne.n	8004394 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	695b      	ldr	r3, [r3, #20]
 800435e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004362:	2b80      	cmp	r3, #128	@ 0x80
 8004364:	d016      	beq.n	8004394 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	2200      	movs	r2, #0
 800436a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	2220      	movs	r2, #32
 8004370:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	2200      	movs	r2, #0
 8004378:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004380:	f043 0220 	orr.w	r2, r3, #32
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	2200      	movs	r2, #0
 800438c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004390:	2301      	movs	r3, #1
 8004392:	e007      	b.n	80043a4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	695b      	ldr	r3, [r3, #20]
 800439a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800439e:	2b80      	cmp	r3, #128	@ 0x80
 80043a0:	d1c3      	bne.n	800432a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80043a2:	2300      	movs	r3, #0
}
 80043a4:	4618      	mov	r0, r3
 80043a6:	3710      	adds	r7, #16
 80043a8:	46bd      	mov	sp, r7
 80043aa:	bd80      	pop	{r7, pc}

080043ac <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80043ac:	b580      	push	{r7, lr}
 80043ae:	b084      	sub	sp, #16
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	60f8      	str	r0, [r7, #12]
 80043b4:	60b9      	str	r1, [r7, #8]
 80043b6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80043b8:	e034      	b.n	8004424 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80043ba:	68f8      	ldr	r0, [r7, #12]
 80043bc:	f000 f870 	bl	80044a0 <I2C_IsAcknowledgeFailed>
 80043c0:	4603      	mov	r3, r0
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d001      	beq.n	80043ca <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80043c6:	2301      	movs	r3, #1
 80043c8:	e034      	b.n	8004434 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80043ca:	68bb      	ldr	r3, [r7, #8]
 80043cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043d0:	d028      	beq.n	8004424 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80043d2:	f7fc fdd9 	bl	8000f88 <HAL_GetTick>
 80043d6:	4602      	mov	r2, r0
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	1ad3      	subs	r3, r2, r3
 80043dc:	68ba      	ldr	r2, [r7, #8]
 80043de:	429a      	cmp	r2, r3
 80043e0:	d302      	bcc.n	80043e8 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80043e2:	68bb      	ldr	r3, [r7, #8]
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d11d      	bne.n	8004424 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	695b      	ldr	r3, [r3, #20]
 80043ee:	f003 0304 	and.w	r3, r3, #4
 80043f2:	2b04      	cmp	r3, #4
 80043f4:	d016      	beq.n	8004424 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	2200      	movs	r2, #0
 80043fa:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	2220      	movs	r2, #32
 8004400:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	2200      	movs	r2, #0
 8004408:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004410:	f043 0220 	orr.w	r2, r3, #32
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	2200      	movs	r2, #0
 800441c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004420:	2301      	movs	r3, #1
 8004422:	e007      	b.n	8004434 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	695b      	ldr	r3, [r3, #20]
 800442a:	f003 0304 	and.w	r3, r3, #4
 800442e:	2b04      	cmp	r3, #4
 8004430:	d1c3      	bne.n	80043ba <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004432:	2300      	movs	r3, #0
}
 8004434:	4618      	mov	r0, r3
 8004436:	3710      	adds	r7, #16
 8004438:	46bd      	mov	sp, r7
 800443a:	bd80      	pop	{r7, pc}

0800443c <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 800443c:	b480      	push	{r7}
 800443e:	b085      	sub	sp, #20
 8004440:	af00      	add	r7, sp, #0
 8004442:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004444:	2300      	movs	r3, #0
 8004446:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8004448:	4b13      	ldr	r3, [pc, #76]	@ (8004498 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	08db      	lsrs	r3, r3, #3
 800444e:	4a13      	ldr	r2, [pc, #76]	@ (800449c <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8004450:	fba2 2303 	umull	r2, r3, r2, r3
 8004454:	0a1a      	lsrs	r2, r3, #8
 8004456:	4613      	mov	r3, r2
 8004458:	009b      	lsls	r3, r3, #2
 800445a:	4413      	add	r3, r2
 800445c:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	3b01      	subs	r3, #1
 8004462:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	2b00      	cmp	r3, #0
 8004468:	d107      	bne.n	800447a <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800446e:	f043 0220 	orr.w	r2, r3, #32
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 8004476:	2301      	movs	r3, #1
 8004478:	e008      	b.n	800448c <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004484:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004488:	d0e9      	beq.n	800445e <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 800448a:	2300      	movs	r3, #0
}
 800448c:	4618      	mov	r0, r3
 800448e:	3714      	adds	r7, #20
 8004490:	46bd      	mov	sp, r7
 8004492:	bc80      	pop	{r7}
 8004494:	4770      	bx	lr
 8004496:	bf00      	nop
 8004498:	20000000 	.word	0x20000000
 800449c:	14f8b589 	.word	0x14f8b589

080044a0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80044a0:	b480      	push	{r7}
 80044a2:	b083      	sub	sp, #12
 80044a4:	af00      	add	r7, sp, #0
 80044a6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	695b      	ldr	r3, [r3, #20]
 80044ae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80044b2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80044b6:	d11b      	bne.n	80044f0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80044c0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	2200      	movs	r2, #0
 80044c6:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2220      	movs	r2, #32
 80044cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	2200      	movs	r2, #0
 80044d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044dc:	f043 0204 	orr.w	r2, r3, #4
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	2200      	movs	r2, #0
 80044e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80044ec:	2301      	movs	r3, #1
 80044ee:	e000      	b.n	80044f2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80044f0:	2300      	movs	r3, #0
}
 80044f2:	4618      	mov	r0, r3
 80044f4:	370c      	adds	r7, #12
 80044f6:	46bd      	mov	sp, r7
 80044f8:	bc80      	pop	{r7}
 80044fa:	4770      	bx	lr

080044fc <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 80044fc:	b480      	push	{r7}
 80044fe:	b083      	sub	sp, #12
 8004500:	af00      	add	r7, sp, #0
 8004502:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004508:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 800450c:	d103      	bne.n	8004516 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	2201      	movs	r2, #1
 8004512:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8004514:	e007      	b.n	8004526 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800451a:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 800451e:	d102      	bne.n	8004526 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	2208      	movs	r2, #8
 8004524:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8004526:	bf00      	nop
 8004528:	370c      	adds	r7, #12
 800452a:	46bd      	mov	sp, r7
 800452c:	bc80      	pop	{r7}
 800452e:	4770      	bx	lr

08004530 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004530:	b580      	push	{r7, lr}
 8004532:	b086      	sub	sp, #24
 8004534:	af00      	add	r7, sp, #0
 8004536:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	2b00      	cmp	r3, #0
 800453c:	d101      	bne.n	8004542 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800453e:	2301      	movs	r3, #1
 8004540:	e272      	b.n	8004a28 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	f003 0301 	and.w	r3, r3, #1
 800454a:	2b00      	cmp	r3, #0
 800454c:	f000 8087 	beq.w	800465e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004550:	4b92      	ldr	r3, [pc, #584]	@ (800479c <HAL_RCC_OscConfig+0x26c>)
 8004552:	685b      	ldr	r3, [r3, #4]
 8004554:	f003 030c 	and.w	r3, r3, #12
 8004558:	2b04      	cmp	r3, #4
 800455a:	d00c      	beq.n	8004576 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800455c:	4b8f      	ldr	r3, [pc, #572]	@ (800479c <HAL_RCC_OscConfig+0x26c>)
 800455e:	685b      	ldr	r3, [r3, #4]
 8004560:	f003 030c 	and.w	r3, r3, #12
 8004564:	2b08      	cmp	r3, #8
 8004566:	d112      	bne.n	800458e <HAL_RCC_OscConfig+0x5e>
 8004568:	4b8c      	ldr	r3, [pc, #560]	@ (800479c <HAL_RCC_OscConfig+0x26c>)
 800456a:	685b      	ldr	r3, [r3, #4]
 800456c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004570:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004574:	d10b      	bne.n	800458e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004576:	4b89      	ldr	r3, [pc, #548]	@ (800479c <HAL_RCC_OscConfig+0x26c>)
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800457e:	2b00      	cmp	r3, #0
 8004580:	d06c      	beq.n	800465c <HAL_RCC_OscConfig+0x12c>
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	685b      	ldr	r3, [r3, #4]
 8004586:	2b00      	cmp	r3, #0
 8004588:	d168      	bne.n	800465c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800458a:	2301      	movs	r3, #1
 800458c:	e24c      	b.n	8004a28 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	685b      	ldr	r3, [r3, #4]
 8004592:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004596:	d106      	bne.n	80045a6 <HAL_RCC_OscConfig+0x76>
 8004598:	4b80      	ldr	r3, [pc, #512]	@ (800479c <HAL_RCC_OscConfig+0x26c>)
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	4a7f      	ldr	r2, [pc, #508]	@ (800479c <HAL_RCC_OscConfig+0x26c>)
 800459e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80045a2:	6013      	str	r3, [r2, #0]
 80045a4:	e02e      	b.n	8004604 <HAL_RCC_OscConfig+0xd4>
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	685b      	ldr	r3, [r3, #4]
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d10c      	bne.n	80045c8 <HAL_RCC_OscConfig+0x98>
 80045ae:	4b7b      	ldr	r3, [pc, #492]	@ (800479c <HAL_RCC_OscConfig+0x26c>)
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	4a7a      	ldr	r2, [pc, #488]	@ (800479c <HAL_RCC_OscConfig+0x26c>)
 80045b4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80045b8:	6013      	str	r3, [r2, #0]
 80045ba:	4b78      	ldr	r3, [pc, #480]	@ (800479c <HAL_RCC_OscConfig+0x26c>)
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	4a77      	ldr	r2, [pc, #476]	@ (800479c <HAL_RCC_OscConfig+0x26c>)
 80045c0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80045c4:	6013      	str	r3, [r2, #0]
 80045c6:	e01d      	b.n	8004604 <HAL_RCC_OscConfig+0xd4>
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	685b      	ldr	r3, [r3, #4]
 80045cc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80045d0:	d10c      	bne.n	80045ec <HAL_RCC_OscConfig+0xbc>
 80045d2:	4b72      	ldr	r3, [pc, #456]	@ (800479c <HAL_RCC_OscConfig+0x26c>)
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	4a71      	ldr	r2, [pc, #452]	@ (800479c <HAL_RCC_OscConfig+0x26c>)
 80045d8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80045dc:	6013      	str	r3, [r2, #0]
 80045de:	4b6f      	ldr	r3, [pc, #444]	@ (800479c <HAL_RCC_OscConfig+0x26c>)
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	4a6e      	ldr	r2, [pc, #440]	@ (800479c <HAL_RCC_OscConfig+0x26c>)
 80045e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80045e8:	6013      	str	r3, [r2, #0]
 80045ea:	e00b      	b.n	8004604 <HAL_RCC_OscConfig+0xd4>
 80045ec:	4b6b      	ldr	r3, [pc, #428]	@ (800479c <HAL_RCC_OscConfig+0x26c>)
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	4a6a      	ldr	r2, [pc, #424]	@ (800479c <HAL_RCC_OscConfig+0x26c>)
 80045f2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80045f6:	6013      	str	r3, [r2, #0]
 80045f8:	4b68      	ldr	r3, [pc, #416]	@ (800479c <HAL_RCC_OscConfig+0x26c>)
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	4a67      	ldr	r2, [pc, #412]	@ (800479c <HAL_RCC_OscConfig+0x26c>)
 80045fe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004602:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	685b      	ldr	r3, [r3, #4]
 8004608:	2b00      	cmp	r3, #0
 800460a:	d013      	beq.n	8004634 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800460c:	f7fc fcbc 	bl	8000f88 <HAL_GetTick>
 8004610:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004612:	e008      	b.n	8004626 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004614:	f7fc fcb8 	bl	8000f88 <HAL_GetTick>
 8004618:	4602      	mov	r2, r0
 800461a:	693b      	ldr	r3, [r7, #16]
 800461c:	1ad3      	subs	r3, r2, r3
 800461e:	2b64      	cmp	r3, #100	@ 0x64
 8004620:	d901      	bls.n	8004626 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004622:	2303      	movs	r3, #3
 8004624:	e200      	b.n	8004a28 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004626:	4b5d      	ldr	r3, [pc, #372]	@ (800479c <HAL_RCC_OscConfig+0x26c>)
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800462e:	2b00      	cmp	r3, #0
 8004630:	d0f0      	beq.n	8004614 <HAL_RCC_OscConfig+0xe4>
 8004632:	e014      	b.n	800465e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004634:	f7fc fca8 	bl	8000f88 <HAL_GetTick>
 8004638:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800463a:	e008      	b.n	800464e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800463c:	f7fc fca4 	bl	8000f88 <HAL_GetTick>
 8004640:	4602      	mov	r2, r0
 8004642:	693b      	ldr	r3, [r7, #16]
 8004644:	1ad3      	subs	r3, r2, r3
 8004646:	2b64      	cmp	r3, #100	@ 0x64
 8004648:	d901      	bls.n	800464e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800464a:	2303      	movs	r3, #3
 800464c:	e1ec      	b.n	8004a28 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800464e:	4b53      	ldr	r3, [pc, #332]	@ (800479c <HAL_RCC_OscConfig+0x26c>)
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004656:	2b00      	cmp	r3, #0
 8004658:	d1f0      	bne.n	800463c <HAL_RCC_OscConfig+0x10c>
 800465a:	e000      	b.n	800465e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800465c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	f003 0302 	and.w	r3, r3, #2
 8004666:	2b00      	cmp	r3, #0
 8004668:	d063      	beq.n	8004732 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800466a:	4b4c      	ldr	r3, [pc, #304]	@ (800479c <HAL_RCC_OscConfig+0x26c>)
 800466c:	685b      	ldr	r3, [r3, #4]
 800466e:	f003 030c 	and.w	r3, r3, #12
 8004672:	2b00      	cmp	r3, #0
 8004674:	d00b      	beq.n	800468e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004676:	4b49      	ldr	r3, [pc, #292]	@ (800479c <HAL_RCC_OscConfig+0x26c>)
 8004678:	685b      	ldr	r3, [r3, #4]
 800467a:	f003 030c 	and.w	r3, r3, #12
 800467e:	2b08      	cmp	r3, #8
 8004680:	d11c      	bne.n	80046bc <HAL_RCC_OscConfig+0x18c>
 8004682:	4b46      	ldr	r3, [pc, #280]	@ (800479c <HAL_RCC_OscConfig+0x26c>)
 8004684:	685b      	ldr	r3, [r3, #4]
 8004686:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800468a:	2b00      	cmp	r3, #0
 800468c:	d116      	bne.n	80046bc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800468e:	4b43      	ldr	r3, [pc, #268]	@ (800479c <HAL_RCC_OscConfig+0x26c>)
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	f003 0302 	and.w	r3, r3, #2
 8004696:	2b00      	cmp	r3, #0
 8004698:	d005      	beq.n	80046a6 <HAL_RCC_OscConfig+0x176>
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	691b      	ldr	r3, [r3, #16]
 800469e:	2b01      	cmp	r3, #1
 80046a0:	d001      	beq.n	80046a6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80046a2:	2301      	movs	r3, #1
 80046a4:	e1c0      	b.n	8004a28 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80046a6:	4b3d      	ldr	r3, [pc, #244]	@ (800479c <HAL_RCC_OscConfig+0x26c>)
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	695b      	ldr	r3, [r3, #20]
 80046b2:	00db      	lsls	r3, r3, #3
 80046b4:	4939      	ldr	r1, [pc, #228]	@ (800479c <HAL_RCC_OscConfig+0x26c>)
 80046b6:	4313      	orrs	r3, r2
 80046b8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80046ba:	e03a      	b.n	8004732 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	691b      	ldr	r3, [r3, #16]
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d020      	beq.n	8004706 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80046c4:	4b36      	ldr	r3, [pc, #216]	@ (80047a0 <HAL_RCC_OscConfig+0x270>)
 80046c6:	2201      	movs	r2, #1
 80046c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046ca:	f7fc fc5d 	bl	8000f88 <HAL_GetTick>
 80046ce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80046d0:	e008      	b.n	80046e4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80046d2:	f7fc fc59 	bl	8000f88 <HAL_GetTick>
 80046d6:	4602      	mov	r2, r0
 80046d8:	693b      	ldr	r3, [r7, #16]
 80046da:	1ad3      	subs	r3, r2, r3
 80046dc:	2b02      	cmp	r3, #2
 80046de:	d901      	bls.n	80046e4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80046e0:	2303      	movs	r3, #3
 80046e2:	e1a1      	b.n	8004a28 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80046e4:	4b2d      	ldr	r3, [pc, #180]	@ (800479c <HAL_RCC_OscConfig+0x26c>)
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	f003 0302 	and.w	r3, r3, #2
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d0f0      	beq.n	80046d2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80046f0:	4b2a      	ldr	r3, [pc, #168]	@ (800479c <HAL_RCC_OscConfig+0x26c>)
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	695b      	ldr	r3, [r3, #20]
 80046fc:	00db      	lsls	r3, r3, #3
 80046fe:	4927      	ldr	r1, [pc, #156]	@ (800479c <HAL_RCC_OscConfig+0x26c>)
 8004700:	4313      	orrs	r3, r2
 8004702:	600b      	str	r3, [r1, #0]
 8004704:	e015      	b.n	8004732 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004706:	4b26      	ldr	r3, [pc, #152]	@ (80047a0 <HAL_RCC_OscConfig+0x270>)
 8004708:	2200      	movs	r2, #0
 800470a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800470c:	f7fc fc3c 	bl	8000f88 <HAL_GetTick>
 8004710:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004712:	e008      	b.n	8004726 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004714:	f7fc fc38 	bl	8000f88 <HAL_GetTick>
 8004718:	4602      	mov	r2, r0
 800471a:	693b      	ldr	r3, [r7, #16]
 800471c:	1ad3      	subs	r3, r2, r3
 800471e:	2b02      	cmp	r3, #2
 8004720:	d901      	bls.n	8004726 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004722:	2303      	movs	r3, #3
 8004724:	e180      	b.n	8004a28 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004726:	4b1d      	ldr	r3, [pc, #116]	@ (800479c <HAL_RCC_OscConfig+0x26c>)
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	f003 0302 	and.w	r3, r3, #2
 800472e:	2b00      	cmp	r3, #0
 8004730:	d1f0      	bne.n	8004714 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	f003 0308 	and.w	r3, r3, #8
 800473a:	2b00      	cmp	r3, #0
 800473c:	d03a      	beq.n	80047b4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	699b      	ldr	r3, [r3, #24]
 8004742:	2b00      	cmp	r3, #0
 8004744:	d019      	beq.n	800477a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004746:	4b17      	ldr	r3, [pc, #92]	@ (80047a4 <HAL_RCC_OscConfig+0x274>)
 8004748:	2201      	movs	r2, #1
 800474a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800474c:	f7fc fc1c 	bl	8000f88 <HAL_GetTick>
 8004750:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004752:	e008      	b.n	8004766 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004754:	f7fc fc18 	bl	8000f88 <HAL_GetTick>
 8004758:	4602      	mov	r2, r0
 800475a:	693b      	ldr	r3, [r7, #16]
 800475c:	1ad3      	subs	r3, r2, r3
 800475e:	2b02      	cmp	r3, #2
 8004760:	d901      	bls.n	8004766 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004762:	2303      	movs	r3, #3
 8004764:	e160      	b.n	8004a28 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004766:	4b0d      	ldr	r3, [pc, #52]	@ (800479c <HAL_RCC_OscConfig+0x26c>)
 8004768:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800476a:	f003 0302 	and.w	r3, r3, #2
 800476e:	2b00      	cmp	r3, #0
 8004770:	d0f0      	beq.n	8004754 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004772:	2001      	movs	r0, #1
 8004774:	f000 face 	bl	8004d14 <RCC_Delay>
 8004778:	e01c      	b.n	80047b4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800477a:	4b0a      	ldr	r3, [pc, #40]	@ (80047a4 <HAL_RCC_OscConfig+0x274>)
 800477c:	2200      	movs	r2, #0
 800477e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004780:	f7fc fc02 	bl	8000f88 <HAL_GetTick>
 8004784:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004786:	e00f      	b.n	80047a8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004788:	f7fc fbfe 	bl	8000f88 <HAL_GetTick>
 800478c:	4602      	mov	r2, r0
 800478e:	693b      	ldr	r3, [r7, #16]
 8004790:	1ad3      	subs	r3, r2, r3
 8004792:	2b02      	cmp	r3, #2
 8004794:	d908      	bls.n	80047a8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004796:	2303      	movs	r3, #3
 8004798:	e146      	b.n	8004a28 <HAL_RCC_OscConfig+0x4f8>
 800479a:	bf00      	nop
 800479c:	40021000 	.word	0x40021000
 80047a0:	42420000 	.word	0x42420000
 80047a4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80047a8:	4b92      	ldr	r3, [pc, #584]	@ (80049f4 <HAL_RCC_OscConfig+0x4c4>)
 80047aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047ac:	f003 0302 	and.w	r3, r3, #2
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d1e9      	bne.n	8004788 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	f003 0304 	and.w	r3, r3, #4
 80047bc:	2b00      	cmp	r3, #0
 80047be:	f000 80a6 	beq.w	800490e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80047c2:	2300      	movs	r3, #0
 80047c4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80047c6:	4b8b      	ldr	r3, [pc, #556]	@ (80049f4 <HAL_RCC_OscConfig+0x4c4>)
 80047c8:	69db      	ldr	r3, [r3, #28]
 80047ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d10d      	bne.n	80047ee <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80047d2:	4b88      	ldr	r3, [pc, #544]	@ (80049f4 <HAL_RCC_OscConfig+0x4c4>)
 80047d4:	69db      	ldr	r3, [r3, #28]
 80047d6:	4a87      	ldr	r2, [pc, #540]	@ (80049f4 <HAL_RCC_OscConfig+0x4c4>)
 80047d8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80047dc:	61d3      	str	r3, [r2, #28]
 80047de:	4b85      	ldr	r3, [pc, #532]	@ (80049f4 <HAL_RCC_OscConfig+0x4c4>)
 80047e0:	69db      	ldr	r3, [r3, #28]
 80047e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80047e6:	60bb      	str	r3, [r7, #8]
 80047e8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80047ea:	2301      	movs	r3, #1
 80047ec:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80047ee:	4b82      	ldr	r3, [pc, #520]	@ (80049f8 <HAL_RCC_OscConfig+0x4c8>)
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d118      	bne.n	800482c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80047fa:	4b7f      	ldr	r3, [pc, #508]	@ (80049f8 <HAL_RCC_OscConfig+0x4c8>)
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	4a7e      	ldr	r2, [pc, #504]	@ (80049f8 <HAL_RCC_OscConfig+0x4c8>)
 8004800:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004804:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004806:	f7fc fbbf 	bl	8000f88 <HAL_GetTick>
 800480a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800480c:	e008      	b.n	8004820 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800480e:	f7fc fbbb 	bl	8000f88 <HAL_GetTick>
 8004812:	4602      	mov	r2, r0
 8004814:	693b      	ldr	r3, [r7, #16]
 8004816:	1ad3      	subs	r3, r2, r3
 8004818:	2b64      	cmp	r3, #100	@ 0x64
 800481a:	d901      	bls.n	8004820 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800481c:	2303      	movs	r3, #3
 800481e:	e103      	b.n	8004a28 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004820:	4b75      	ldr	r3, [pc, #468]	@ (80049f8 <HAL_RCC_OscConfig+0x4c8>)
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004828:	2b00      	cmp	r3, #0
 800482a:	d0f0      	beq.n	800480e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	68db      	ldr	r3, [r3, #12]
 8004830:	2b01      	cmp	r3, #1
 8004832:	d106      	bne.n	8004842 <HAL_RCC_OscConfig+0x312>
 8004834:	4b6f      	ldr	r3, [pc, #444]	@ (80049f4 <HAL_RCC_OscConfig+0x4c4>)
 8004836:	6a1b      	ldr	r3, [r3, #32]
 8004838:	4a6e      	ldr	r2, [pc, #440]	@ (80049f4 <HAL_RCC_OscConfig+0x4c4>)
 800483a:	f043 0301 	orr.w	r3, r3, #1
 800483e:	6213      	str	r3, [r2, #32]
 8004840:	e02d      	b.n	800489e <HAL_RCC_OscConfig+0x36e>
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	68db      	ldr	r3, [r3, #12]
 8004846:	2b00      	cmp	r3, #0
 8004848:	d10c      	bne.n	8004864 <HAL_RCC_OscConfig+0x334>
 800484a:	4b6a      	ldr	r3, [pc, #424]	@ (80049f4 <HAL_RCC_OscConfig+0x4c4>)
 800484c:	6a1b      	ldr	r3, [r3, #32]
 800484e:	4a69      	ldr	r2, [pc, #420]	@ (80049f4 <HAL_RCC_OscConfig+0x4c4>)
 8004850:	f023 0301 	bic.w	r3, r3, #1
 8004854:	6213      	str	r3, [r2, #32]
 8004856:	4b67      	ldr	r3, [pc, #412]	@ (80049f4 <HAL_RCC_OscConfig+0x4c4>)
 8004858:	6a1b      	ldr	r3, [r3, #32]
 800485a:	4a66      	ldr	r2, [pc, #408]	@ (80049f4 <HAL_RCC_OscConfig+0x4c4>)
 800485c:	f023 0304 	bic.w	r3, r3, #4
 8004860:	6213      	str	r3, [r2, #32]
 8004862:	e01c      	b.n	800489e <HAL_RCC_OscConfig+0x36e>
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	68db      	ldr	r3, [r3, #12]
 8004868:	2b05      	cmp	r3, #5
 800486a:	d10c      	bne.n	8004886 <HAL_RCC_OscConfig+0x356>
 800486c:	4b61      	ldr	r3, [pc, #388]	@ (80049f4 <HAL_RCC_OscConfig+0x4c4>)
 800486e:	6a1b      	ldr	r3, [r3, #32]
 8004870:	4a60      	ldr	r2, [pc, #384]	@ (80049f4 <HAL_RCC_OscConfig+0x4c4>)
 8004872:	f043 0304 	orr.w	r3, r3, #4
 8004876:	6213      	str	r3, [r2, #32]
 8004878:	4b5e      	ldr	r3, [pc, #376]	@ (80049f4 <HAL_RCC_OscConfig+0x4c4>)
 800487a:	6a1b      	ldr	r3, [r3, #32]
 800487c:	4a5d      	ldr	r2, [pc, #372]	@ (80049f4 <HAL_RCC_OscConfig+0x4c4>)
 800487e:	f043 0301 	orr.w	r3, r3, #1
 8004882:	6213      	str	r3, [r2, #32]
 8004884:	e00b      	b.n	800489e <HAL_RCC_OscConfig+0x36e>
 8004886:	4b5b      	ldr	r3, [pc, #364]	@ (80049f4 <HAL_RCC_OscConfig+0x4c4>)
 8004888:	6a1b      	ldr	r3, [r3, #32]
 800488a:	4a5a      	ldr	r2, [pc, #360]	@ (80049f4 <HAL_RCC_OscConfig+0x4c4>)
 800488c:	f023 0301 	bic.w	r3, r3, #1
 8004890:	6213      	str	r3, [r2, #32]
 8004892:	4b58      	ldr	r3, [pc, #352]	@ (80049f4 <HAL_RCC_OscConfig+0x4c4>)
 8004894:	6a1b      	ldr	r3, [r3, #32]
 8004896:	4a57      	ldr	r2, [pc, #348]	@ (80049f4 <HAL_RCC_OscConfig+0x4c4>)
 8004898:	f023 0304 	bic.w	r3, r3, #4
 800489c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	68db      	ldr	r3, [r3, #12]
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d015      	beq.n	80048d2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80048a6:	f7fc fb6f 	bl	8000f88 <HAL_GetTick>
 80048aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80048ac:	e00a      	b.n	80048c4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80048ae:	f7fc fb6b 	bl	8000f88 <HAL_GetTick>
 80048b2:	4602      	mov	r2, r0
 80048b4:	693b      	ldr	r3, [r7, #16]
 80048b6:	1ad3      	subs	r3, r2, r3
 80048b8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80048bc:	4293      	cmp	r3, r2
 80048be:	d901      	bls.n	80048c4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80048c0:	2303      	movs	r3, #3
 80048c2:	e0b1      	b.n	8004a28 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80048c4:	4b4b      	ldr	r3, [pc, #300]	@ (80049f4 <HAL_RCC_OscConfig+0x4c4>)
 80048c6:	6a1b      	ldr	r3, [r3, #32]
 80048c8:	f003 0302 	and.w	r3, r3, #2
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d0ee      	beq.n	80048ae <HAL_RCC_OscConfig+0x37e>
 80048d0:	e014      	b.n	80048fc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80048d2:	f7fc fb59 	bl	8000f88 <HAL_GetTick>
 80048d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80048d8:	e00a      	b.n	80048f0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80048da:	f7fc fb55 	bl	8000f88 <HAL_GetTick>
 80048de:	4602      	mov	r2, r0
 80048e0:	693b      	ldr	r3, [r7, #16]
 80048e2:	1ad3      	subs	r3, r2, r3
 80048e4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80048e8:	4293      	cmp	r3, r2
 80048ea:	d901      	bls.n	80048f0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80048ec:	2303      	movs	r3, #3
 80048ee:	e09b      	b.n	8004a28 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80048f0:	4b40      	ldr	r3, [pc, #256]	@ (80049f4 <HAL_RCC_OscConfig+0x4c4>)
 80048f2:	6a1b      	ldr	r3, [r3, #32]
 80048f4:	f003 0302 	and.w	r3, r3, #2
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d1ee      	bne.n	80048da <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80048fc:	7dfb      	ldrb	r3, [r7, #23]
 80048fe:	2b01      	cmp	r3, #1
 8004900:	d105      	bne.n	800490e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004902:	4b3c      	ldr	r3, [pc, #240]	@ (80049f4 <HAL_RCC_OscConfig+0x4c4>)
 8004904:	69db      	ldr	r3, [r3, #28]
 8004906:	4a3b      	ldr	r2, [pc, #236]	@ (80049f4 <HAL_RCC_OscConfig+0x4c4>)
 8004908:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800490c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	69db      	ldr	r3, [r3, #28]
 8004912:	2b00      	cmp	r3, #0
 8004914:	f000 8087 	beq.w	8004a26 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004918:	4b36      	ldr	r3, [pc, #216]	@ (80049f4 <HAL_RCC_OscConfig+0x4c4>)
 800491a:	685b      	ldr	r3, [r3, #4]
 800491c:	f003 030c 	and.w	r3, r3, #12
 8004920:	2b08      	cmp	r3, #8
 8004922:	d061      	beq.n	80049e8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	69db      	ldr	r3, [r3, #28]
 8004928:	2b02      	cmp	r3, #2
 800492a:	d146      	bne.n	80049ba <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800492c:	4b33      	ldr	r3, [pc, #204]	@ (80049fc <HAL_RCC_OscConfig+0x4cc>)
 800492e:	2200      	movs	r2, #0
 8004930:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004932:	f7fc fb29 	bl	8000f88 <HAL_GetTick>
 8004936:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004938:	e008      	b.n	800494c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800493a:	f7fc fb25 	bl	8000f88 <HAL_GetTick>
 800493e:	4602      	mov	r2, r0
 8004940:	693b      	ldr	r3, [r7, #16]
 8004942:	1ad3      	subs	r3, r2, r3
 8004944:	2b02      	cmp	r3, #2
 8004946:	d901      	bls.n	800494c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004948:	2303      	movs	r3, #3
 800494a:	e06d      	b.n	8004a28 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800494c:	4b29      	ldr	r3, [pc, #164]	@ (80049f4 <HAL_RCC_OscConfig+0x4c4>)
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004954:	2b00      	cmp	r3, #0
 8004956:	d1f0      	bne.n	800493a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	6a1b      	ldr	r3, [r3, #32]
 800495c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004960:	d108      	bne.n	8004974 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004962:	4b24      	ldr	r3, [pc, #144]	@ (80049f4 <HAL_RCC_OscConfig+0x4c4>)
 8004964:	685b      	ldr	r3, [r3, #4]
 8004966:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	689b      	ldr	r3, [r3, #8]
 800496e:	4921      	ldr	r1, [pc, #132]	@ (80049f4 <HAL_RCC_OscConfig+0x4c4>)
 8004970:	4313      	orrs	r3, r2
 8004972:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004974:	4b1f      	ldr	r3, [pc, #124]	@ (80049f4 <HAL_RCC_OscConfig+0x4c4>)
 8004976:	685b      	ldr	r3, [r3, #4]
 8004978:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	6a19      	ldr	r1, [r3, #32]
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004984:	430b      	orrs	r3, r1
 8004986:	491b      	ldr	r1, [pc, #108]	@ (80049f4 <HAL_RCC_OscConfig+0x4c4>)
 8004988:	4313      	orrs	r3, r2
 800498a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800498c:	4b1b      	ldr	r3, [pc, #108]	@ (80049fc <HAL_RCC_OscConfig+0x4cc>)
 800498e:	2201      	movs	r2, #1
 8004990:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004992:	f7fc faf9 	bl	8000f88 <HAL_GetTick>
 8004996:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004998:	e008      	b.n	80049ac <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800499a:	f7fc faf5 	bl	8000f88 <HAL_GetTick>
 800499e:	4602      	mov	r2, r0
 80049a0:	693b      	ldr	r3, [r7, #16]
 80049a2:	1ad3      	subs	r3, r2, r3
 80049a4:	2b02      	cmp	r3, #2
 80049a6:	d901      	bls.n	80049ac <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80049a8:	2303      	movs	r3, #3
 80049aa:	e03d      	b.n	8004a28 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80049ac:	4b11      	ldr	r3, [pc, #68]	@ (80049f4 <HAL_RCC_OscConfig+0x4c4>)
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d0f0      	beq.n	800499a <HAL_RCC_OscConfig+0x46a>
 80049b8:	e035      	b.n	8004a26 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80049ba:	4b10      	ldr	r3, [pc, #64]	@ (80049fc <HAL_RCC_OscConfig+0x4cc>)
 80049bc:	2200      	movs	r2, #0
 80049be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049c0:	f7fc fae2 	bl	8000f88 <HAL_GetTick>
 80049c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80049c6:	e008      	b.n	80049da <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80049c8:	f7fc fade 	bl	8000f88 <HAL_GetTick>
 80049cc:	4602      	mov	r2, r0
 80049ce:	693b      	ldr	r3, [r7, #16]
 80049d0:	1ad3      	subs	r3, r2, r3
 80049d2:	2b02      	cmp	r3, #2
 80049d4:	d901      	bls.n	80049da <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80049d6:	2303      	movs	r3, #3
 80049d8:	e026      	b.n	8004a28 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80049da:	4b06      	ldr	r3, [pc, #24]	@ (80049f4 <HAL_RCC_OscConfig+0x4c4>)
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d1f0      	bne.n	80049c8 <HAL_RCC_OscConfig+0x498>
 80049e6:	e01e      	b.n	8004a26 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	69db      	ldr	r3, [r3, #28]
 80049ec:	2b01      	cmp	r3, #1
 80049ee:	d107      	bne.n	8004a00 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80049f0:	2301      	movs	r3, #1
 80049f2:	e019      	b.n	8004a28 <HAL_RCC_OscConfig+0x4f8>
 80049f4:	40021000 	.word	0x40021000
 80049f8:	40007000 	.word	0x40007000
 80049fc:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004a00:	4b0b      	ldr	r3, [pc, #44]	@ (8004a30 <HAL_RCC_OscConfig+0x500>)
 8004a02:	685b      	ldr	r3, [r3, #4]
 8004a04:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	6a1b      	ldr	r3, [r3, #32]
 8004a10:	429a      	cmp	r2, r3
 8004a12:	d106      	bne.n	8004a22 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a1e:	429a      	cmp	r2, r3
 8004a20:	d001      	beq.n	8004a26 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8004a22:	2301      	movs	r3, #1
 8004a24:	e000      	b.n	8004a28 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8004a26:	2300      	movs	r3, #0
}
 8004a28:	4618      	mov	r0, r3
 8004a2a:	3718      	adds	r7, #24
 8004a2c:	46bd      	mov	sp, r7
 8004a2e:	bd80      	pop	{r7, pc}
 8004a30:	40021000 	.word	0x40021000

08004a34 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004a34:	b580      	push	{r7, lr}
 8004a36:	b084      	sub	sp, #16
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	6078      	str	r0, [r7, #4]
 8004a3c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d101      	bne.n	8004a48 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004a44:	2301      	movs	r3, #1
 8004a46:	e0d0      	b.n	8004bea <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004a48:	4b6a      	ldr	r3, [pc, #424]	@ (8004bf4 <HAL_RCC_ClockConfig+0x1c0>)
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	f003 0307 	and.w	r3, r3, #7
 8004a50:	683a      	ldr	r2, [r7, #0]
 8004a52:	429a      	cmp	r2, r3
 8004a54:	d910      	bls.n	8004a78 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a56:	4b67      	ldr	r3, [pc, #412]	@ (8004bf4 <HAL_RCC_ClockConfig+0x1c0>)
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	f023 0207 	bic.w	r2, r3, #7
 8004a5e:	4965      	ldr	r1, [pc, #404]	@ (8004bf4 <HAL_RCC_ClockConfig+0x1c0>)
 8004a60:	683b      	ldr	r3, [r7, #0]
 8004a62:	4313      	orrs	r3, r2
 8004a64:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a66:	4b63      	ldr	r3, [pc, #396]	@ (8004bf4 <HAL_RCC_ClockConfig+0x1c0>)
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	f003 0307 	and.w	r3, r3, #7
 8004a6e:	683a      	ldr	r2, [r7, #0]
 8004a70:	429a      	cmp	r2, r3
 8004a72:	d001      	beq.n	8004a78 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004a74:	2301      	movs	r3, #1
 8004a76:	e0b8      	b.n	8004bea <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	f003 0302 	and.w	r3, r3, #2
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d020      	beq.n	8004ac6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	f003 0304 	and.w	r3, r3, #4
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d005      	beq.n	8004a9c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004a90:	4b59      	ldr	r3, [pc, #356]	@ (8004bf8 <HAL_RCC_ClockConfig+0x1c4>)
 8004a92:	685b      	ldr	r3, [r3, #4]
 8004a94:	4a58      	ldr	r2, [pc, #352]	@ (8004bf8 <HAL_RCC_ClockConfig+0x1c4>)
 8004a96:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004a9a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	f003 0308 	and.w	r3, r3, #8
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d005      	beq.n	8004ab4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004aa8:	4b53      	ldr	r3, [pc, #332]	@ (8004bf8 <HAL_RCC_ClockConfig+0x1c4>)
 8004aaa:	685b      	ldr	r3, [r3, #4]
 8004aac:	4a52      	ldr	r2, [pc, #328]	@ (8004bf8 <HAL_RCC_ClockConfig+0x1c4>)
 8004aae:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8004ab2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004ab4:	4b50      	ldr	r3, [pc, #320]	@ (8004bf8 <HAL_RCC_ClockConfig+0x1c4>)
 8004ab6:	685b      	ldr	r3, [r3, #4]
 8004ab8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	689b      	ldr	r3, [r3, #8]
 8004ac0:	494d      	ldr	r1, [pc, #308]	@ (8004bf8 <HAL_RCC_ClockConfig+0x1c4>)
 8004ac2:	4313      	orrs	r3, r2
 8004ac4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	f003 0301 	and.w	r3, r3, #1
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d040      	beq.n	8004b54 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	685b      	ldr	r3, [r3, #4]
 8004ad6:	2b01      	cmp	r3, #1
 8004ad8:	d107      	bne.n	8004aea <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ada:	4b47      	ldr	r3, [pc, #284]	@ (8004bf8 <HAL_RCC_ClockConfig+0x1c4>)
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d115      	bne.n	8004b12 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004ae6:	2301      	movs	r3, #1
 8004ae8:	e07f      	b.n	8004bea <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	685b      	ldr	r3, [r3, #4]
 8004aee:	2b02      	cmp	r3, #2
 8004af0:	d107      	bne.n	8004b02 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004af2:	4b41      	ldr	r3, [pc, #260]	@ (8004bf8 <HAL_RCC_ClockConfig+0x1c4>)
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d109      	bne.n	8004b12 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004afe:	2301      	movs	r3, #1
 8004b00:	e073      	b.n	8004bea <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b02:	4b3d      	ldr	r3, [pc, #244]	@ (8004bf8 <HAL_RCC_ClockConfig+0x1c4>)
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	f003 0302 	and.w	r3, r3, #2
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d101      	bne.n	8004b12 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b0e:	2301      	movs	r3, #1
 8004b10:	e06b      	b.n	8004bea <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004b12:	4b39      	ldr	r3, [pc, #228]	@ (8004bf8 <HAL_RCC_ClockConfig+0x1c4>)
 8004b14:	685b      	ldr	r3, [r3, #4]
 8004b16:	f023 0203 	bic.w	r2, r3, #3
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	685b      	ldr	r3, [r3, #4]
 8004b1e:	4936      	ldr	r1, [pc, #216]	@ (8004bf8 <HAL_RCC_ClockConfig+0x1c4>)
 8004b20:	4313      	orrs	r3, r2
 8004b22:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004b24:	f7fc fa30 	bl	8000f88 <HAL_GetTick>
 8004b28:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b2a:	e00a      	b.n	8004b42 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004b2c:	f7fc fa2c 	bl	8000f88 <HAL_GetTick>
 8004b30:	4602      	mov	r2, r0
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	1ad3      	subs	r3, r2, r3
 8004b36:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004b3a:	4293      	cmp	r3, r2
 8004b3c:	d901      	bls.n	8004b42 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004b3e:	2303      	movs	r3, #3
 8004b40:	e053      	b.n	8004bea <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b42:	4b2d      	ldr	r3, [pc, #180]	@ (8004bf8 <HAL_RCC_ClockConfig+0x1c4>)
 8004b44:	685b      	ldr	r3, [r3, #4]
 8004b46:	f003 020c 	and.w	r2, r3, #12
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	685b      	ldr	r3, [r3, #4]
 8004b4e:	009b      	lsls	r3, r3, #2
 8004b50:	429a      	cmp	r2, r3
 8004b52:	d1eb      	bne.n	8004b2c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004b54:	4b27      	ldr	r3, [pc, #156]	@ (8004bf4 <HAL_RCC_ClockConfig+0x1c0>)
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	f003 0307 	and.w	r3, r3, #7
 8004b5c:	683a      	ldr	r2, [r7, #0]
 8004b5e:	429a      	cmp	r2, r3
 8004b60:	d210      	bcs.n	8004b84 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b62:	4b24      	ldr	r3, [pc, #144]	@ (8004bf4 <HAL_RCC_ClockConfig+0x1c0>)
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	f023 0207 	bic.w	r2, r3, #7
 8004b6a:	4922      	ldr	r1, [pc, #136]	@ (8004bf4 <HAL_RCC_ClockConfig+0x1c0>)
 8004b6c:	683b      	ldr	r3, [r7, #0]
 8004b6e:	4313      	orrs	r3, r2
 8004b70:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b72:	4b20      	ldr	r3, [pc, #128]	@ (8004bf4 <HAL_RCC_ClockConfig+0x1c0>)
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	f003 0307 	and.w	r3, r3, #7
 8004b7a:	683a      	ldr	r2, [r7, #0]
 8004b7c:	429a      	cmp	r2, r3
 8004b7e:	d001      	beq.n	8004b84 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004b80:	2301      	movs	r3, #1
 8004b82:	e032      	b.n	8004bea <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	f003 0304 	and.w	r3, r3, #4
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d008      	beq.n	8004ba2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004b90:	4b19      	ldr	r3, [pc, #100]	@ (8004bf8 <HAL_RCC_ClockConfig+0x1c4>)
 8004b92:	685b      	ldr	r3, [r3, #4]
 8004b94:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	68db      	ldr	r3, [r3, #12]
 8004b9c:	4916      	ldr	r1, [pc, #88]	@ (8004bf8 <HAL_RCC_ClockConfig+0x1c4>)
 8004b9e:	4313      	orrs	r3, r2
 8004ba0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	f003 0308 	and.w	r3, r3, #8
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d009      	beq.n	8004bc2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004bae:	4b12      	ldr	r3, [pc, #72]	@ (8004bf8 <HAL_RCC_ClockConfig+0x1c4>)
 8004bb0:	685b      	ldr	r3, [r3, #4]
 8004bb2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	691b      	ldr	r3, [r3, #16]
 8004bba:	00db      	lsls	r3, r3, #3
 8004bbc:	490e      	ldr	r1, [pc, #56]	@ (8004bf8 <HAL_RCC_ClockConfig+0x1c4>)
 8004bbe:	4313      	orrs	r3, r2
 8004bc0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004bc2:	f000 f821 	bl	8004c08 <HAL_RCC_GetSysClockFreq>
 8004bc6:	4602      	mov	r2, r0
 8004bc8:	4b0b      	ldr	r3, [pc, #44]	@ (8004bf8 <HAL_RCC_ClockConfig+0x1c4>)
 8004bca:	685b      	ldr	r3, [r3, #4]
 8004bcc:	091b      	lsrs	r3, r3, #4
 8004bce:	f003 030f 	and.w	r3, r3, #15
 8004bd2:	490a      	ldr	r1, [pc, #40]	@ (8004bfc <HAL_RCC_ClockConfig+0x1c8>)
 8004bd4:	5ccb      	ldrb	r3, [r1, r3]
 8004bd6:	fa22 f303 	lsr.w	r3, r2, r3
 8004bda:	4a09      	ldr	r2, [pc, #36]	@ (8004c00 <HAL_RCC_ClockConfig+0x1cc>)
 8004bdc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004bde:	4b09      	ldr	r3, [pc, #36]	@ (8004c04 <HAL_RCC_ClockConfig+0x1d0>)
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	4618      	mov	r0, r3
 8004be4:	f7fc f98e 	bl	8000f04 <HAL_InitTick>

  return HAL_OK;
 8004be8:	2300      	movs	r3, #0
}
 8004bea:	4618      	mov	r0, r3
 8004bec:	3710      	adds	r7, #16
 8004bee:	46bd      	mov	sp, r7
 8004bf0:	bd80      	pop	{r7, pc}
 8004bf2:	bf00      	nop
 8004bf4:	40022000 	.word	0x40022000
 8004bf8:	40021000 	.word	0x40021000
 8004bfc:	0800888c 	.word	0x0800888c
 8004c00:	20000000 	.word	0x20000000
 8004c04:	20000004 	.word	0x20000004

08004c08 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004c08:	b480      	push	{r7}
 8004c0a:	b087      	sub	sp, #28
 8004c0c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004c0e:	2300      	movs	r3, #0
 8004c10:	60fb      	str	r3, [r7, #12]
 8004c12:	2300      	movs	r3, #0
 8004c14:	60bb      	str	r3, [r7, #8]
 8004c16:	2300      	movs	r3, #0
 8004c18:	617b      	str	r3, [r7, #20]
 8004c1a:	2300      	movs	r3, #0
 8004c1c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004c1e:	2300      	movs	r3, #0
 8004c20:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004c22:	4b1e      	ldr	r3, [pc, #120]	@ (8004c9c <HAL_RCC_GetSysClockFreq+0x94>)
 8004c24:	685b      	ldr	r3, [r3, #4]
 8004c26:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	f003 030c 	and.w	r3, r3, #12
 8004c2e:	2b04      	cmp	r3, #4
 8004c30:	d002      	beq.n	8004c38 <HAL_RCC_GetSysClockFreq+0x30>
 8004c32:	2b08      	cmp	r3, #8
 8004c34:	d003      	beq.n	8004c3e <HAL_RCC_GetSysClockFreq+0x36>
 8004c36:	e027      	b.n	8004c88 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004c38:	4b19      	ldr	r3, [pc, #100]	@ (8004ca0 <HAL_RCC_GetSysClockFreq+0x98>)
 8004c3a:	613b      	str	r3, [r7, #16]
      break;
 8004c3c:	e027      	b.n	8004c8e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	0c9b      	lsrs	r3, r3, #18
 8004c42:	f003 030f 	and.w	r3, r3, #15
 8004c46:	4a17      	ldr	r2, [pc, #92]	@ (8004ca4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004c48:	5cd3      	ldrb	r3, [r2, r3]
 8004c4a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d010      	beq.n	8004c78 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004c56:	4b11      	ldr	r3, [pc, #68]	@ (8004c9c <HAL_RCC_GetSysClockFreq+0x94>)
 8004c58:	685b      	ldr	r3, [r3, #4]
 8004c5a:	0c5b      	lsrs	r3, r3, #17
 8004c5c:	f003 0301 	and.w	r3, r3, #1
 8004c60:	4a11      	ldr	r2, [pc, #68]	@ (8004ca8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8004c62:	5cd3      	ldrb	r3, [r2, r3]
 8004c64:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	4a0d      	ldr	r2, [pc, #52]	@ (8004ca0 <HAL_RCC_GetSysClockFreq+0x98>)
 8004c6a:	fb03 f202 	mul.w	r2, r3, r2
 8004c6e:	68bb      	ldr	r3, [r7, #8]
 8004c70:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c74:	617b      	str	r3, [r7, #20]
 8004c76:	e004      	b.n	8004c82 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	4a0c      	ldr	r2, [pc, #48]	@ (8004cac <HAL_RCC_GetSysClockFreq+0xa4>)
 8004c7c:	fb02 f303 	mul.w	r3, r2, r3
 8004c80:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8004c82:	697b      	ldr	r3, [r7, #20]
 8004c84:	613b      	str	r3, [r7, #16]
      break;
 8004c86:	e002      	b.n	8004c8e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004c88:	4b05      	ldr	r3, [pc, #20]	@ (8004ca0 <HAL_RCC_GetSysClockFreq+0x98>)
 8004c8a:	613b      	str	r3, [r7, #16]
      break;
 8004c8c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004c8e:	693b      	ldr	r3, [r7, #16]
}
 8004c90:	4618      	mov	r0, r3
 8004c92:	371c      	adds	r7, #28
 8004c94:	46bd      	mov	sp, r7
 8004c96:	bc80      	pop	{r7}
 8004c98:	4770      	bx	lr
 8004c9a:	bf00      	nop
 8004c9c:	40021000 	.word	0x40021000
 8004ca0:	007a1200 	.word	0x007a1200
 8004ca4:	080088a4 	.word	0x080088a4
 8004ca8:	080088b4 	.word	0x080088b4
 8004cac:	003d0900 	.word	0x003d0900

08004cb0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004cb0:	b480      	push	{r7}
 8004cb2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004cb4:	4b02      	ldr	r3, [pc, #8]	@ (8004cc0 <HAL_RCC_GetHCLKFreq+0x10>)
 8004cb6:	681b      	ldr	r3, [r3, #0]
}
 8004cb8:	4618      	mov	r0, r3
 8004cba:	46bd      	mov	sp, r7
 8004cbc:	bc80      	pop	{r7}
 8004cbe:	4770      	bx	lr
 8004cc0:	20000000 	.word	0x20000000

08004cc4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004cc4:	b580      	push	{r7, lr}
 8004cc6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004cc8:	f7ff fff2 	bl	8004cb0 <HAL_RCC_GetHCLKFreq>
 8004ccc:	4602      	mov	r2, r0
 8004cce:	4b05      	ldr	r3, [pc, #20]	@ (8004ce4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004cd0:	685b      	ldr	r3, [r3, #4]
 8004cd2:	0a1b      	lsrs	r3, r3, #8
 8004cd4:	f003 0307 	and.w	r3, r3, #7
 8004cd8:	4903      	ldr	r1, [pc, #12]	@ (8004ce8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004cda:	5ccb      	ldrb	r3, [r1, r3]
 8004cdc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004ce0:	4618      	mov	r0, r3
 8004ce2:	bd80      	pop	{r7, pc}
 8004ce4:	40021000 	.word	0x40021000
 8004ce8:	0800889c 	.word	0x0800889c

08004cec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004cec:	b580      	push	{r7, lr}
 8004cee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004cf0:	f7ff ffde 	bl	8004cb0 <HAL_RCC_GetHCLKFreq>
 8004cf4:	4602      	mov	r2, r0
 8004cf6:	4b05      	ldr	r3, [pc, #20]	@ (8004d0c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004cf8:	685b      	ldr	r3, [r3, #4]
 8004cfa:	0adb      	lsrs	r3, r3, #11
 8004cfc:	f003 0307 	and.w	r3, r3, #7
 8004d00:	4903      	ldr	r1, [pc, #12]	@ (8004d10 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004d02:	5ccb      	ldrb	r3, [r1, r3]
 8004d04:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d08:	4618      	mov	r0, r3
 8004d0a:	bd80      	pop	{r7, pc}
 8004d0c:	40021000 	.word	0x40021000
 8004d10:	0800889c 	.word	0x0800889c

08004d14 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004d14:	b480      	push	{r7}
 8004d16:	b085      	sub	sp, #20
 8004d18:	af00      	add	r7, sp, #0
 8004d1a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004d1c:	4b0a      	ldr	r3, [pc, #40]	@ (8004d48 <RCC_Delay+0x34>)
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	4a0a      	ldr	r2, [pc, #40]	@ (8004d4c <RCC_Delay+0x38>)
 8004d22:	fba2 2303 	umull	r2, r3, r2, r3
 8004d26:	0a5b      	lsrs	r3, r3, #9
 8004d28:	687a      	ldr	r2, [r7, #4]
 8004d2a:	fb02 f303 	mul.w	r3, r2, r3
 8004d2e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004d30:	bf00      	nop
  }
  while (Delay --);
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	1e5a      	subs	r2, r3, #1
 8004d36:	60fa      	str	r2, [r7, #12]
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d1f9      	bne.n	8004d30 <RCC_Delay+0x1c>
}
 8004d3c:	bf00      	nop
 8004d3e:	bf00      	nop
 8004d40:	3714      	adds	r7, #20
 8004d42:	46bd      	mov	sp, r7
 8004d44:	bc80      	pop	{r7}
 8004d46:	4770      	bx	lr
 8004d48:	20000000 	.word	0x20000000
 8004d4c:	10624dd3 	.word	0x10624dd3

08004d50 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004d50:	b580      	push	{r7, lr}
 8004d52:	b082      	sub	sp, #8
 8004d54:	af00      	add	r7, sp, #0
 8004d56:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d101      	bne.n	8004d62 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004d5e:	2301      	movs	r3, #1
 8004d60:	e076      	b.n	8004e50 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d108      	bne.n	8004d7c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	685b      	ldr	r3, [r3, #4]
 8004d6e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004d72:	d009      	beq.n	8004d88 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	2200      	movs	r2, #0
 8004d78:	61da      	str	r2, [r3, #28]
 8004d7a:	e005      	b.n	8004d88 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	2200      	movs	r2, #0
 8004d80:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	2200      	movs	r2, #0
 8004d86:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	2200      	movs	r2, #0
 8004d8c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004d94:	b2db      	uxtb	r3, r3
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d106      	bne.n	8004da8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	2200      	movs	r2, #0
 8004d9e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004da2:	6878      	ldr	r0, [r7, #4]
 8004da4:	f7fb fe40 	bl	8000a28 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	2202      	movs	r2, #2
 8004dac:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	681a      	ldr	r2, [r3, #0]
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004dbe:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	685b      	ldr	r3, [r3, #4]
 8004dc4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	689b      	ldr	r3, [r3, #8]
 8004dcc:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004dd0:	431a      	orrs	r2, r3
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	68db      	ldr	r3, [r3, #12]
 8004dd6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004dda:	431a      	orrs	r2, r3
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	691b      	ldr	r3, [r3, #16]
 8004de0:	f003 0302 	and.w	r3, r3, #2
 8004de4:	431a      	orrs	r2, r3
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	695b      	ldr	r3, [r3, #20]
 8004dea:	f003 0301 	and.w	r3, r3, #1
 8004dee:	431a      	orrs	r2, r3
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	699b      	ldr	r3, [r3, #24]
 8004df4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004df8:	431a      	orrs	r2, r3
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	69db      	ldr	r3, [r3, #28]
 8004dfe:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004e02:	431a      	orrs	r2, r3
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	6a1b      	ldr	r3, [r3, #32]
 8004e08:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e0c:	ea42 0103 	orr.w	r1, r2, r3
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e14:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	430a      	orrs	r2, r1
 8004e1e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	699b      	ldr	r3, [r3, #24]
 8004e24:	0c1a      	lsrs	r2, r3, #16
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	f002 0204 	and.w	r2, r2, #4
 8004e2e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	69da      	ldr	r2, [r3, #28]
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004e3e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	2200      	movs	r2, #0
 8004e44:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	2201      	movs	r2, #1
 8004e4a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004e4e:	2300      	movs	r3, #0
}
 8004e50:	4618      	mov	r0, r3
 8004e52:	3708      	adds	r7, #8
 8004e54:	46bd      	mov	sp, r7
 8004e56:	bd80      	pop	{r7, pc}

08004e58 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8004e58:	b580      	push	{r7, lr}
 8004e5a:	b088      	sub	sp, #32
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	685b      	ldr	r3, [r3, #4]
 8004e66:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	689b      	ldr	r3, [r3, #8]
 8004e6e:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8004e70:	69bb      	ldr	r3, [r7, #24]
 8004e72:	099b      	lsrs	r3, r3, #6
 8004e74:	f003 0301 	and.w	r3, r3, #1
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d10f      	bne.n	8004e9c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8004e7c:	69bb      	ldr	r3, [r7, #24]
 8004e7e:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d00a      	beq.n	8004e9c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8004e86:	69fb      	ldr	r3, [r7, #28]
 8004e88:	099b      	lsrs	r3, r3, #6
 8004e8a:	f003 0301 	and.w	r3, r3, #1
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d004      	beq.n	8004e9c <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e96:	6878      	ldr	r0, [r7, #4]
 8004e98:	4798      	blx	r3
    return;
 8004e9a:	e0be      	b.n	800501a <HAL_SPI_IRQHandler+0x1c2>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8004e9c:	69bb      	ldr	r3, [r7, #24]
 8004e9e:	085b      	lsrs	r3, r3, #1
 8004ea0:	f003 0301 	and.w	r3, r3, #1
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d00a      	beq.n	8004ebe <HAL_SPI_IRQHandler+0x66>
 8004ea8:	69fb      	ldr	r3, [r7, #28]
 8004eaa:	09db      	lsrs	r3, r3, #7
 8004eac:	f003 0301 	and.w	r3, r3, #1
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d004      	beq.n	8004ebe <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004eb8:	6878      	ldr	r0, [r7, #4]
 8004eba:	4798      	blx	r3
    return;
 8004ebc:	e0ad      	b.n	800501a <HAL_SPI_IRQHandler+0x1c2>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET))
 8004ebe:	69bb      	ldr	r3, [r7, #24]
 8004ec0:	095b      	lsrs	r3, r3, #5
 8004ec2:	f003 0301 	and.w	r3, r3, #1
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d106      	bne.n	8004ed8 <HAL_SPI_IRQHandler+0x80>
 8004eca:	69bb      	ldr	r3, [r7, #24]
 8004ecc:	099b      	lsrs	r3, r3, #6
 8004ece:	f003 0301 	and.w	r3, r3, #1
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	f000 80a1 	beq.w	800501a <HAL_SPI_IRQHandler+0x1c2>
      && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8004ed8:	69fb      	ldr	r3, [r7, #28]
 8004eda:	095b      	lsrs	r3, r3, #5
 8004edc:	f003 0301 	and.w	r3, r3, #1
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	f000 809a 	beq.w	800501a <HAL_SPI_IRQHandler+0x1c2>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8004ee6:	69bb      	ldr	r3, [r7, #24]
 8004ee8:	099b      	lsrs	r3, r3, #6
 8004eea:	f003 0301 	and.w	r3, r3, #1
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d023      	beq.n	8004f3a <HAL_SPI_IRQHandler+0xe2>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004ef8:	b2db      	uxtb	r3, r3
 8004efa:	2b03      	cmp	r3, #3
 8004efc:	d011      	beq.n	8004f22 <HAL_SPI_IRQHandler+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f02:	f043 0204 	orr.w	r2, r3, #4
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004f0a:	2300      	movs	r3, #0
 8004f0c:	617b      	str	r3, [r7, #20]
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	68db      	ldr	r3, [r3, #12]
 8004f14:	617b      	str	r3, [r7, #20]
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	689b      	ldr	r3, [r3, #8]
 8004f1c:	617b      	str	r3, [r7, #20]
 8004f1e:	697b      	ldr	r3, [r7, #20]
 8004f20:	e00b      	b.n	8004f3a <HAL_SPI_IRQHandler+0xe2>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004f22:	2300      	movs	r3, #0
 8004f24:	613b      	str	r3, [r7, #16]
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	68db      	ldr	r3, [r3, #12]
 8004f2c:	613b      	str	r3, [r7, #16]
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	689b      	ldr	r3, [r3, #8]
 8004f34:	613b      	str	r3, [r7, #16]
 8004f36:	693b      	ldr	r3, [r7, #16]
        return;
 8004f38:	e06f      	b.n	800501a <HAL_SPI_IRQHandler+0x1c2>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8004f3a:	69bb      	ldr	r3, [r7, #24]
 8004f3c:	095b      	lsrs	r3, r3, #5
 8004f3e:	f003 0301 	and.w	r3, r3, #1
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d014      	beq.n	8004f70 <HAL_SPI_IRQHandler+0x118>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f4a:	f043 0201 	orr.w	r2, r3, #1
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8004f52:	2300      	movs	r3, #0
 8004f54:	60fb      	str	r3, [r7, #12]
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	689b      	ldr	r3, [r3, #8]
 8004f5c:	60fb      	str	r3, [r7, #12]
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	681a      	ldr	r2, [r3, #0]
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004f6c:	601a      	str	r2, [r3, #0]
 8004f6e:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d04f      	beq.n	8005018 <HAL_SPI_IRQHandler+0x1c0>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	685a      	ldr	r2, [r3, #4]
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004f86:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	2201      	movs	r2, #1
 8004f8c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8004f90:	69fb      	ldr	r3, [r7, #28]
 8004f92:	f003 0302 	and.w	r3, r3, #2
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d104      	bne.n	8004fa4 <HAL_SPI_IRQHandler+0x14c>
 8004f9a:	69fb      	ldr	r3, [r7, #28]
 8004f9c:	f003 0301 	and.w	r3, r3, #1
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d034      	beq.n	800500e <HAL_SPI_IRQHandler+0x1b6>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	685a      	ldr	r2, [r3, #4]
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	f022 0203 	bic.w	r2, r2, #3
 8004fb2:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d011      	beq.n	8004fe0 <HAL_SPI_IRQHandler+0x188>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004fc0:	4a17      	ldr	r2, [pc, #92]	@ (8005020 <HAL_SPI_IRQHandler+0x1c8>)
 8004fc2:	635a      	str	r2, [r3, #52]	@ 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004fc8:	4618      	mov	r0, r3
 8004fca:	f7fc f9eb 	bl	80013a4 <HAL_DMA_Abort_IT>
 8004fce:	4603      	mov	r3, r0
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d005      	beq.n	8004fe0 <HAL_SPI_IRQHandler+0x188>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004fd8:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d016      	beq.n	8005016 <HAL_SPI_IRQHandler+0x1be>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004fec:	4a0c      	ldr	r2, [pc, #48]	@ (8005020 <HAL_SPI_IRQHandler+0x1c8>)
 8004fee:	635a      	str	r2, [r3, #52]	@ 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004ff4:	4618      	mov	r0, r3
 8004ff6:	f7fc f9d5 	bl	80013a4 <HAL_DMA_Abort_IT>
 8004ffa:	4603      	mov	r3, r0
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d00a      	beq.n	8005016 <HAL_SPI_IRQHandler+0x1be>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005004:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 800500c:	e003      	b.n	8005016 <HAL_SPI_IRQHandler+0x1be>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800500e:	6878      	ldr	r0, [r7, #4]
 8005010:	f000 f808 	bl	8005024 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8005014:	e000      	b.n	8005018 <HAL_SPI_IRQHandler+0x1c0>
        if (hspi->hdmatx != NULL)
 8005016:	bf00      	nop
    return;
 8005018:	bf00      	nop
  }
}
 800501a:	3720      	adds	r7, #32
 800501c:	46bd      	mov	sp, r7
 800501e:	bd80      	pop	{r7, pc}
 8005020:	08005037 	.word	0x08005037

08005024 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8005024:	b480      	push	{r7}
 8005026:	b083      	sub	sp, #12
 8005028:	af00      	add	r7, sp, #0
 800502a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800502c:	bf00      	nop
 800502e:	370c      	adds	r7, #12
 8005030:	46bd      	mov	sp, r7
 8005032:	bc80      	pop	{r7}
 8005034:	4770      	bx	lr

08005036 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005036:	b580      	push	{r7, lr}
 8005038:	b084      	sub	sp, #16
 800503a:	af00      	add	r7, sp, #0
 800503c:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005042:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	2200      	movs	r2, #0
 8005048:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	2200      	movs	r2, #0
 800504e:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8005050:	68f8      	ldr	r0, [r7, #12]
 8005052:	f7ff ffe7 	bl	8005024 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005056:	bf00      	nop
 8005058:	3710      	adds	r7, #16
 800505a:	46bd      	mov	sp, r7
 800505c:	bd80      	pop	{r7, pc}

0800505e <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800505e:	b580      	push	{r7, lr}
 8005060:	b082      	sub	sp, #8
 8005062:	af00      	add	r7, sp, #0
 8005064:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	2b00      	cmp	r3, #0
 800506a:	d101      	bne.n	8005070 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800506c:	2301      	movs	r3, #1
 800506e:	e042      	b.n	80050f6 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005076:	b2db      	uxtb	r3, r3
 8005078:	2b00      	cmp	r3, #0
 800507a:	d106      	bne.n	800508a <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	2200      	movs	r2, #0
 8005080:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005084:	6878      	ldr	r0, [r7, #4]
 8005086:	f7fb fd23 	bl	8000ad0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	2224      	movs	r2, #36	@ 0x24
 800508e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	68da      	ldr	r2, [r3, #12]
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80050a0:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80050a2:	6878      	ldr	r0, [r7, #4]
 80050a4:	f000 ff48 	bl	8005f38 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	691a      	ldr	r2, [r3, #16]
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80050b6:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	695a      	ldr	r2, [r3, #20]
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80050c6:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	68da      	ldr	r2, [r3, #12]
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80050d6:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	2200      	movs	r2, #0
 80050dc:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	2220      	movs	r2, #32
 80050e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	2220      	movs	r2, #32
 80050ea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	2200      	movs	r2, #0
 80050f2:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80050f4:	2300      	movs	r3, #0
}
 80050f6:	4618      	mov	r0, r3
 80050f8:	3708      	adds	r7, #8
 80050fa:	46bd      	mov	sp, r7
 80050fc:	bd80      	pop	{r7, pc}

080050fe <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80050fe:	b580      	push	{r7, lr}
 8005100:	b08a      	sub	sp, #40	@ 0x28
 8005102:	af02      	add	r7, sp, #8
 8005104:	60f8      	str	r0, [r7, #12]
 8005106:	60b9      	str	r1, [r7, #8]
 8005108:	603b      	str	r3, [r7, #0]
 800510a:	4613      	mov	r3, r2
 800510c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800510e:	2300      	movs	r3, #0
 8005110:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005118:	b2db      	uxtb	r3, r3
 800511a:	2b20      	cmp	r3, #32
 800511c:	d175      	bne.n	800520a <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800511e:	68bb      	ldr	r3, [r7, #8]
 8005120:	2b00      	cmp	r3, #0
 8005122:	d002      	beq.n	800512a <HAL_UART_Transmit+0x2c>
 8005124:	88fb      	ldrh	r3, [r7, #6]
 8005126:	2b00      	cmp	r3, #0
 8005128:	d101      	bne.n	800512e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800512a:	2301      	movs	r3, #1
 800512c:	e06e      	b.n	800520c <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	2200      	movs	r2, #0
 8005132:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	2221      	movs	r2, #33	@ 0x21
 8005138:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800513c:	f7fb ff24 	bl	8000f88 <HAL_GetTick>
 8005140:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	88fa      	ldrh	r2, [r7, #6]
 8005146:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	88fa      	ldrh	r2, [r7, #6]
 800514c:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	689b      	ldr	r3, [r3, #8]
 8005152:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005156:	d108      	bne.n	800516a <HAL_UART_Transmit+0x6c>
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	691b      	ldr	r3, [r3, #16]
 800515c:	2b00      	cmp	r3, #0
 800515e:	d104      	bne.n	800516a <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005160:	2300      	movs	r3, #0
 8005162:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005164:	68bb      	ldr	r3, [r7, #8]
 8005166:	61bb      	str	r3, [r7, #24]
 8005168:	e003      	b.n	8005172 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800516a:	68bb      	ldr	r3, [r7, #8]
 800516c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800516e:	2300      	movs	r3, #0
 8005170:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005172:	e02e      	b.n	80051d2 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005174:	683b      	ldr	r3, [r7, #0]
 8005176:	9300      	str	r3, [sp, #0]
 8005178:	697b      	ldr	r3, [r7, #20]
 800517a:	2200      	movs	r2, #0
 800517c:	2180      	movs	r1, #128	@ 0x80
 800517e:	68f8      	ldr	r0, [r7, #12]
 8005180:	f000 fc24 	bl	80059cc <UART_WaitOnFlagUntilTimeout>
 8005184:	4603      	mov	r3, r0
 8005186:	2b00      	cmp	r3, #0
 8005188:	d005      	beq.n	8005196 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	2220      	movs	r2, #32
 800518e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005192:	2303      	movs	r3, #3
 8005194:	e03a      	b.n	800520c <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005196:	69fb      	ldr	r3, [r7, #28]
 8005198:	2b00      	cmp	r3, #0
 800519a:	d10b      	bne.n	80051b4 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800519c:	69bb      	ldr	r3, [r7, #24]
 800519e:	881b      	ldrh	r3, [r3, #0]
 80051a0:	461a      	mov	r2, r3
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80051aa:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80051ac:	69bb      	ldr	r3, [r7, #24]
 80051ae:	3302      	adds	r3, #2
 80051b0:	61bb      	str	r3, [r7, #24]
 80051b2:	e007      	b.n	80051c4 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80051b4:	69fb      	ldr	r3, [r7, #28]
 80051b6:	781a      	ldrb	r2, [r3, #0]
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80051be:	69fb      	ldr	r3, [r7, #28]
 80051c0:	3301      	adds	r3, #1
 80051c2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80051c8:	b29b      	uxth	r3, r3
 80051ca:	3b01      	subs	r3, #1
 80051cc:	b29a      	uxth	r2, r3
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80051d6:	b29b      	uxth	r3, r3
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d1cb      	bne.n	8005174 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80051dc:	683b      	ldr	r3, [r7, #0]
 80051de:	9300      	str	r3, [sp, #0]
 80051e0:	697b      	ldr	r3, [r7, #20]
 80051e2:	2200      	movs	r2, #0
 80051e4:	2140      	movs	r1, #64	@ 0x40
 80051e6:	68f8      	ldr	r0, [r7, #12]
 80051e8:	f000 fbf0 	bl	80059cc <UART_WaitOnFlagUntilTimeout>
 80051ec:	4603      	mov	r3, r0
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d005      	beq.n	80051fe <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	2220      	movs	r2, #32
 80051f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80051fa:	2303      	movs	r3, #3
 80051fc:	e006      	b.n	800520c <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	2220      	movs	r2, #32
 8005202:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005206:	2300      	movs	r3, #0
 8005208:	e000      	b.n	800520c <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800520a:	2302      	movs	r3, #2
  }
}
 800520c:	4618      	mov	r0, r3
 800520e:	3720      	adds	r7, #32
 8005210:	46bd      	mov	sp, r7
 8005212:	bd80      	pop	{r7, pc}

08005214 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005214:	b580      	push	{r7, lr}
 8005216:	b084      	sub	sp, #16
 8005218:	af00      	add	r7, sp, #0
 800521a:	60f8      	str	r0, [r7, #12]
 800521c:	60b9      	str	r1, [r7, #8]
 800521e:	4613      	mov	r3, r2
 8005220:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005228:	b2db      	uxtb	r3, r3
 800522a:	2b20      	cmp	r3, #32
 800522c:	d112      	bne.n	8005254 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800522e:	68bb      	ldr	r3, [r7, #8]
 8005230:	2b00      	cmp	r3, #0
 8005232:	d002      	beq.n	800523a <HAL_UART_Receive_DMA+0x26>
 8005234:	88fb      	ldrh	r3, [r7, #6]
 8005236:	2b00      	cmp	r3, #0
 8005238:	d101      	bne.n	800523e <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800523a:	2301      	movs	r3, #1
 800523c:	e00b      	b.n	8005256 <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	2200      	movs	r2, #0
 8005242:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8005244:	88fb      	ldrh	r3, [r7, #6]
 8005246:	461a      	mov	r2, r3
 8005248:	68b9      	ldr	r1, [r7, #8]
 800524a:	68f8      	ldr	r0, [r7, #12]
 800524c:	f000 fc18 	bl	8005a80 <UART_Start_Receive_DMA>
 8005250:	4603      	mov	r3, r0
 8005252:	e000      	b.n	8005256 <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 8005254:	2302      	movs	r3, #2
  }
}
 8005256:	4618      	mov	r0, r3
 8005258:	3710      	adds	r7, #16
 800525a:	46bd      	mov	sp, r7
 800525c:	bd80      	pop	{r7, pc}
	...

08005260 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005260:	b580      	push	{r7, lr}
 8005262:	b0ba      	sub	sp, #232	@ 0xe8
 8005264:	af00      	add	r7, sp, #0
 8005266:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	68db      	ldr	r3, [r3, #12]
 8005278:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	695b      	ldr	r3, [r3, #20]
 8005282:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8005286:	2300      	movs	r3, #0
 8005288:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800528c:	2300      	movs	r3, #0
 800528e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005292:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005296:	f003 030f 	and.w	r3, r3, #15
 800529a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800529e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d10f      	bne.n	80052c6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80052a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80052aa:	f003 0320 	and.w	r3, r3, #32
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d009      	beq.n	80052c6 <HAL_UART_IRQHandler+0x66>
 80052b2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80052b6:	f003 0320 	and.w	r3, r3, #32
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d003      	beq.n	80052c6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80052be:	6878      	ldr	r0, [r7, #4]
 80052c0:	f000 fd7c 	bl	8005dbc <UART_Receive_IT>
      return;
 80052c4:	e25b      	b.n	800577e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80052c6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	f000 80de 	beq.w	800548c <HAL_UART_IRQHandler+0x22c>
 80052d0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80052d4:	f003 0301 	and.w	r3, r3, #1
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d106      	bne.n	80052ea <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80052dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80052e0:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	f000 80d1 	beq.w	800548c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80052ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80052ee:	f003 0301 	and.w	r3, r3, #1
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d00b      	beq.n	800530e <HAL_UART_IRQHandler+0xae>
 80052f6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80052fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d005      	beq.n	800530e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005306:	f043 0201 	orr.w	r2, r3, #1
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800530e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005312:	f003 0304 	and.w	r3, r3, #4
 8005316:	2b00      	cmp	r3, #0
 8005318:	d00b      	beq.n	8005332 <HAL_UART_IRQHandler+0xd2>
 800531a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800531e:	f003 0301 	and.w	r3, r3, #1
 8005322:	2b00      	cmp	r3, #0
 8005324:	d005      	beq.n	8005332 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800532a:	f043 0202 	orr.w	r2, r3, #2
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005332:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005336:	f003 0302 	and.w	r3, r3, #2
 800533a:	2b00      	cmp	r3, #0
 800533c:	d00b      	beq.n	8005356 <HAL_UART_IRQHandler+0xf6>
 800533e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005342:	f003 0301 	and.w	r3, r3, #1
 8005346:	2b00      	cmp	r3, #0
 8005348:	d005      	beq.n	8005356 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800534e:	f043 0204 	orr.w	r2, r3, #4
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005356:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800535a:	f003 0308 	and.w	r3, r3, #8
 800535e:	2b00      	cmp	r3, #0
 8005360:	d011      	beq.n	8005386 <HAL_UART_IRQHandler+0x126>
 8005362:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005366:	f003 0320 	and.w	r3, r3, #32
 800536a:	2b00      	cmp	r3, #0
 800536c:	d105      	bne.n	800537a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800536e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005372:	f003 0301 	and.w	r3, r3, #1
 8005376:	2b00      	cmp	r3, #0
 8005378:	d005      	beq.n	8005386 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800537e:	f043 0208 	orr.w	r2, r3, #8
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800538a:	2b00      	cmp	r3, #0
 800538c:	f000 81f2 	beq.w	8005774 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005390:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005394:	f003 0320 	and.w	r3, r3, #32
 8005398:	2b00      	cmp	r3, #0
 800539a:	d008      	beq.n	80053ae <HAL_UART_IRQHandler+0x14e>
 800539c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80053a0:	f003 0320 	and.w	r3, r3, #32
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d002      	beq.n	80053ae <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80053a8:	6878      	ldr	r0, [r7, #4]
 80053aa:	f000 fd07 	bl	8005dbc <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	695b      	ldr	r3, [r3, #20]
 80053b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	bf14      	ite	ne
 80053bc:	2301      	movne	r3, #1
 80053be:	2300      	moveq	r3, #0
 80053c0:	b2db      	uxtb	r3, r3
 80053c2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053ca:	f003 0308 	and.w	r3, r3, #8
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d103      	bne.n	80053da <HAL_UART_IRQHandler+0x17a>
 80053d2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d04f      	beq.n	800547a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80053da:	6878      	ldr	r0, [r7, #4]
 80053dc:	f000 fc11 	bl	8005c02 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	695b      	ldr	r3, [r3, #20]
 80053e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d041      	beq.n	8005472 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	3314      	adds	r3, #20
 80053f4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053f8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80053fc:	e853 3f00 	ldrex	r3, [r3]
 8005400:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005404:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005408:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800540c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	3314      	adds	r3, #20
 8005416:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800541a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800541e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005422:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005426:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800542a:	e841 2300 	strex	r3, r2, [r1]
 800542e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005432:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005436:	2b00      	cmp	r3, #0
 8005438:	d1d9      	bne.n	80053ee <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800543e:	2b00      	cmp	r3, #0
 8005440:	d013      	beq.n	800546a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005446:	4a7e      	ldr	r2, [pc, #504]	@ (8005640 <HAL_UART_IRQHandler+0x3e0>)
 8005448:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800544e:	4618      	mov	r0, r3
 8005450:	f7fb ffa8 	bl	80013a4 <HAL_DMA_Abort_IT>
 8005454:	4603      	mov	r3, r0
 8005456:	2b00      	cmp	r3, #0
 8005458:	d016      	beq.n	8005488 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800545e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005460:	687a      	ldr	r2, [r7, #4]
 8005462:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005464:	4610      	mov	r0, r2
 8005466:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005468:	e00e      	b.n	8005488 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800546a:	6878      	ldr	r0, [r7, #4]
 800546c:	f000 f99c 	bl	80057a8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005470:	e00a      	b.n	8005488 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005472:	6878      	ldr	r0, [r7, #4]
 8005474:	f000 f998 	bl	80057a8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005478:	e006      	b.n	8005488 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800547a:	6878      	ldr	r0, [r7, #4]
 800547c:	f000 f994 	bl	80057a8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	2200      	movs	r2, #0
 8005484:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8005486:	e175      	b.n	8005774 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005488:	bf00      	nop
    return;
 800548a:	e173      	b.n	8005774 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005490:	2b01      	cmp	r3, #1
 8005492:	f040 814f 	bne.w	8005734 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005496:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800549a:	f003 0310 	and.w	r3, r3, #16
 800549e:	2b00      	cmp	r3, #0
 80054a0:	f000 8148 	beq.w	8005734 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80054a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80054a8:	f003 0310 	and.w	r3, r3, #16
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	f000 8141 	beq.w	8005734 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80054b2:	2300      	movs	r3, #0
 80054b4:	60bb      	str	r3, [r7, #8]
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	60bb      	str	r3, [r7, #8]
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	685b      	ldr	r3, [r3, #4]
 80054c4:	60bb      	str	r3, [r7, #8]
 80054c6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	695b      	ldr	r3, [r3, #20]
 80054ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	f000 80b6 	beq.w	8005644 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	685b      	ldr	r3, [r3, #4]
 80054e0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80054e4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	f000 8145 	beq.w	8005778 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80054f2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80054f6:	429a      	cmp	r2, r3
 80054f8:	f080 813e 	bcs.w	8005778 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005502:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005508:	699b      	ldr	r3, [r3, #24]
 800550a:	2b20      	cmp	r3, #32
 800550c:	f000 8088 	beq.w	8005620 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	330c      	adds	r3, #12
 8005516:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800551a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800551e:	e853 3f00 	ldrex	r3, [r3]
 8005522:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005526:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800552a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800552e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	330c      	adds	r3, #12
 8005538:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800553c:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005540:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005544:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005548:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800554c:	e841 2300 	strex	r3, r2, [r1]
 8005550:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005554:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005558:	2b00      	cmp	r3, #0
 800555a:	d1d9      	bne.n	8005510 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	3314      	adds	r3, #20
 8005562:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005564:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005566:	e853 3f00 	ldrex	r3, [r3]
 800556a:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800556c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800556e:	f023 0301 	bic.w	r3, r3, #1
 8005572:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	3314      	adds	r3, #20
 800557c:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005580:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005584:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005586:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005588:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800558c:	e841 2300 	strex	r3, r2, [r1]
 8005590:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005592:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005594:	2b00      	cmp	r3, #0
 8005596:	d1e1      	bne.n	800555c <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	3314      	adds	r3, #20
 800559e:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055a0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80055a2:	e853 3f00 	ldrex	r3, [r3]
 80055a6:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80055a8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80055aa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80055ae:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	3314      	adds	r3, #20
 80055b8:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80055bc:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80055be:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055c0:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80055c2:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80055c4:	e841 2300 	strex	r3, r2, [r1]
 80055c8:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80055ca:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d1e3      	bne.n	8005598 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	2220      	movs	r2, #32
 80055d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	2200      	movs	r2, #0
 80055dc:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	330c      	adds	r3, #12
 80055e4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055e6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80055e8:	e853 3f00 	ldrex	r3, [r3]
 80055ec:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80055ee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80055f0:	f023 0310 	bic.w	r3, r3, #16
 80055f4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	330c      	adds	r3, #12
 80055fe:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005602:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005604:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005606:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005608:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800560a:	e841 2300 	strex	r3, r2, [r1]
 800560e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005610:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005612:	2b00      	cmp	r3, #0
 8005614:	d1e3      	bne.n	80055de <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800561a:	4618      	mov	r0, r3
 800561c:	f7fb fe86 	bl	800132c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	2202      	movs	r2, #2
 8005624:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800562e:	b29b      	uxth	r3, r3
 8005630:	1ad3      	subs	r3, r2, r3
 8005632:	b29b      	uxth	r3, r3
 8005634:	4619      	mov	r1, r3
 8005636:	6878      	ldr	r0, [r7, #4]
 8005638:	f000 f8bf 	bl	80057ba <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800563c:	e09c      	b.n	8005778 <HAL_UART_IRQHandler+0x518>
 800563e:	bf00      	nop
 8005640:	08005cc7 	.word	0x08005cc7
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800564c:	b29b      	uxth	r3, r3
 800564e:	1ad3      	subs	r3, r2, r3
 8005650:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005658:	b29b      	uxth	r3, r3
 800565a:	2b00      	cmp	r3, #0
 800565c:	f000 808e 	beq.w	800577c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8005660:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005664:	2b00      	cmp	r3, #0
 8005666:	f000 8089 	beq.w	800577c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	330c      	adds	r3, #12
 8005670:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005672:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005674:	e853 3f00 	ldrex	r3, [r3]
 8005678:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800567a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800567c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005680:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	330c      	adds	r3, #12
 800568a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800568e:	647a      	str	r2, [r7, #68]	@ 0x44
 8005690:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005692:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005694:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005696:	e841 2300 	strex	r3, r2, [r1]
 800569a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800569c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d1e3      	bne.n	800566a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	3314      	adds	r3, #20
 80056a8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056ac:	e853 3f00 	ldrex	r3, [r3]
 80056b0:	623b      	str	r3, [r7, #32]
   return(result);
 80056b2:	6a3b      	ldr	r3, [r7, #32]
 80056b4:	f023 0301 	bic.w	r3, r3, #1
 80056b8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	3314      	adds	r3, #20
 80056c2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80056c6:	633a      	str	r2, [r7, #48]	@ 0x30
 80056c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056ca:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80056cc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80056ce:	e841 2300 	strex	r3, r2, [r1]
 80056d2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80056d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d1e3      	bne.n	80056a2 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	2220      	movs	r2, #32
 80056de:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	2200      	movs	r2, #0
 80056e6:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	330c      	adds	r3, #12
 80056ee:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056f0:	693b      	ldr	r3, [r7, #16]
 80056f2:	e853 3f00 	ldrex	r3, [r3]
 80056f6:	60fb      	str	r3, [r7, #12]
   return(result);
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	f023 0310 	bic.w	r3, r3, #16
 80056fe:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	330c      	adds	r3, #12
 8005708:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800570c:	61fa      	str	r2, [r7, #28]
 800570e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005710:	69b9      	ldr	r1, [r7, #24]
 8005712:	69fa      	ldr	r2, [r7, #28]
 8005714:	e841 2300 	strex	r3, r2, [r1]
 8005718:	617b      	str	r3, [r7, #20]
   return(result);
 800571a:	697b      	ldr	r3, [r7, #20]
 800571c:	2b00      	cmp	r3, #0
 800571e:	d1e3      	bne.n	80056e8 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	2202      	movs	r2, #2
 8005724:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005726:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800572a:	4619      	mov	r1, r3
 800572c:	6878      	ldr	r0, [r7, #4]
 800572e:	f000 f844 	bl	80057ba <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005732:	e023      	b.n	800577c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005734:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005738:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800573c:	2b00      	cmp	r3, #0
 800573e:	d009      	beq.n	8005754 <HAL_UART_IRQHandler+0x4f4>
 8005740:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005744:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005748:	2b00      	cmp	r3, #0
 800574a:	d003      	beq.n	8005754 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800574c:	6878      	ldr	r0, [r7, #4]
 800574e:	f000 face 	bl	8005cee <UART_Transmit_IT>
    return;
 8005752:	e014      	b.n	800577e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005754:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005758:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800575c:	2b00      	cmp	r3, #0
 800575e:	d00e      	beq.n	800577e <HAL_UART_IRQHandler+0x51e>
 8005760:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005764:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005768:	2b00      	cmp	r3, #0
 800576a:	d008      	beq.n	800577e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800576c:	6878      	ldr	r0, [r7, #4]
 800576e:	f000 fb0d 	bl	8005d8c <UART_EndTransmit_IT>
    return;
 8005772:	e004      	b.n	800577e <HAL_UART_IRQHandler+0x51e>
    return;
 8005774:	bf00      	nop
 8005776:	e002      	b.n	800577e <HAL_UART_IRQHandler+0x51e>
      return;
 8005778:	bf00      	nop
 800577a:	e000      	b.n	800577e <HAL_UART_IRQHandler+0x51e>
      return;
 800577c:	bf00      	nop
  }
}
 800577e:	37e8      	adds	r7, #232	@ 0xe8
 8005780:	46bd      	mov	sp, r7
 8005782:	bd80      	pop	{r7, pc}

08005784 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005784:	b480      	push	{r7}
 8005786:	b083      	sub	sp, #12
 8005788:	af00      	add	r7, sp, #0
 800578a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800578c:	bf00      	nop
 800578e:	370c      	adds	r7, #12
 8005790:	46bd      	mov	sp, r7
 8005792:	bc80      	pop	{r7}
 8005794:	4770      	bx	lr

08005796 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005796:	b480      	push	{r7}
 8005798:	b083      	sub	sp, #12
 800579a:	af00      	add	r7, sp, #0
 800579c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800579e:	bf00      	nop
 80057a0:	370c      	adds	r7, #12
 80057a2:	46bd      	mov	sp, r7
 80057a4:	bc80      	pop	{r7}
 80057a6:	4770      	bx	lr

080057a8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80057a8:	b480      	push	{r7}
 80057aa:	b083      	sub	sp, #12
 80057ac:	af00      	add	r7, sp, #0
 80057ae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80057b0:	bf00      	nop
 80057b2:	370c      	adds	r7, #12
 80057b4:	46bd      	mov	sp, r7
 80057b6:	bc80      	pop	{r7}
 80057b8:	4770      	bx	lr

080057ba <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80057ba:	b480      	push	{r7}
 80057bc:	b083      	sub	sp, #12
 80057be:	af00      	add	r7, sp, #0
 80057c0:	6078      	str	r0, [r7, #4]
 80057c2:	460b      	mov	r3, r1
 80057c4:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80057c6:	bf00      	nop
 80057c8:	370c      	adds	r7, #12
 80057ca:	46bd      	mov	sp, r7
 80057cc:	bc80      	pop	{r7}
 80057ce:	4770      	bx	lr

080057d0 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80057d0:	b580      	push	{r7, lr}
 80057d2:	b09c      	sub	sp, #112	@ 0x70
 80057d4:	af00      	add	r7, sp, #0
 80057d6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057dc:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	f003 0320 	and.w	r3, r3, #32
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d172      	bne.n	80058d2 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 80057ec:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80057ee:	2200      	movs	r2, #0
 80057f0:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80057f2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	330c      	adds	r3, #12
 80057f8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057fa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80057fc:	e853 3f00 	ldrex	r3, [r3]
 8005800:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005802:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005804:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005808:	66bb      	str	r3, [r7, #104]	@ 0x68
 800580a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	330c      	adds	r3, #12
 8005810:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8005812:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005814:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005816:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005818:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800581a:	e841 2300 	strex	r3, r2, [r1]
 800581e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005820:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005822:	2b00      	cmp	r3, #0
 8005824:	d1e5      	bne.n	80057f2 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005826:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	3314      	adds	r3, #20
 800582c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800582e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005830:	e853 3f00 	ldrex	r3, [r3]
 8005834:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005836:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005838:	f023 0301 	bic.w	r3, r3, #1
 800583c:	667b      	str	r3, [r7, #100]	@ 0x64
 800583e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	3314      	adds	r3, #20
 8005844:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8005846:	647a      	str	r2, [r7, #68]	@ 0x44
 8005848:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800584a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800584c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800584e:	e841 2300 	strex	r3, r2, [r1]
 8005852:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005854:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005856:	2b00      	cmp	r3, #0
 8005858:	d1e5      	bne.n	8005826 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800585a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	3314      	adds	r3, #20
 8005860:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005862:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005864:	e853 3f00 	ldrex	r3, [r3]
 8005868:	623b      	str	r3, [r7, #32]
   return(result);
 800586a:	6a3b      	ldr	r3, [r7, #32]
 800586c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005870:	663b      	str	r3, [r7, #96]	@ 0x60
 8005872:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	3314      	adds	r3, #20
 8005878:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800587a:	633a      	str	r2, [r7, #48]	@ 0x30
 800587c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800587e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005880:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005882:	e841 2300 	strex	r3, r2, [r1]
 8005886:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005888:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800588a:	2b00      	cmp	r3, #0
 800588c:	d1e5      	bne.n	800585a <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800588e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005890:	2220      	movs	r2, #32
 8005892:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005896:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005898:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800589a:	2b01      	cmp	r3, #1
 800589c:	d119      	bne.n	80058d2 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800589e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	330c      	adds	r3, #12
 80058a4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058a6:	693b      	ldr	r3, [r7, #16]
 80058a8:	e853 3f00 	ldrex	r3, [r3]
 80058ac:	60fb      	str	r3, [r7, #12]
   return(result);
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	f023 0310 	bic.w	r3, r3, #16
 80058b4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80058b6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	330c      	adds	r3, #12
 80058bc:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80058be:	61fa      	str	r2, [r7, #28]
 80058c0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058c2:	69b9      	ldr	r1, [r7, #24]
 80058c4:	69fa      	ldr	r2, [r7, #28]
 80058c6:	e841 2300 	strex	r3, r2, [r1]
 80058ca:	617b      	str	r3, [r7, #20]
   return(result);
 80058cc:	697b      	ldr	r3, [r7, #20]
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d1e5      	bne.n	800589e <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80058d2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80058d4:	2200      	movs	r2, #0
 80058d6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80058d8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80058da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058dc:	2b01      	cmp	r3, #1
 80058de:	d106      	bne.n	80058ee <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80058e0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80058e2:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80058e4:	4619      	mov	r1, r3
 80058e6:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80058e8:	f7ff ff67 	bl	80057ba <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80058ec:	e002      	b.n	80058f4 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 80058ee:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80058f0:	f7fa feb0 	bl	8000654 <HAL_UART_RxCpltCallback>
}
 80058f4:	bf00      	nop
 80058f6:	3770      	adds	r7, #112	@ 0x70
 80058f8:	46bd      	mov	sp, r7
 80058fa:	bd80      	pop	{r7, pc}

080058fc <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80058fc:	b580      	push	{r7, lr}
 80058fe:	b084      	sub	sp, #16
 8005900:	af00      	add	r7, sp, #0
 8005902:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005908:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	2201      	movs	r2, #1
 800590e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005914:	2b01      	cmp	r3, #1
 8005916:	d108      	bne.n	800592a <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800591c:	085b      	lsrs	r3, r3, #1
 800591e:	b29b      	uxth	r3, r3
 8005920:	4619      	mov	r1, r3
 8005922:	68f8      	ldr	r0, [r7, #12]
 8005924:	f7ff ff49 	bl	80057ba <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005928:	e002      	b.n	8005930 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 800592a:	68f8      	ldr	r0, [r7, #12]
 800592c:	f7ff ff33 	bl	8005796 <HAL_UART_RxHalfCpltCallback>
}
 8005930:	bf00      	nop
 8005932:	3710      	adds	r7, #16
 8005934:	46bd      	mov	sp, r7
 8005936:	bd80      	pop	{r7, pc}

08005938 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8005938:	b580      	push	{r7, lr}
 800593a:	b084      	sub	sp, #16
 800593c:	af00      	add	r7, sp, #0
 800593e:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8005940:	2300      	movs	r3, #0
 8005942:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005948:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800594a:	68bb      	ldr	r3, [r7, #8]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	695b      	ldr	r3, [r3, #20]
 8005950:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005954:	2b00      	cmp	r3, #0
 8005956:	bf14      	ite	ne
 8005958:	2301      	movne	r3, #1
 800595a:	2300      	moveq	r3, #0
 800595c:	b2db      	uxtb	r3, r3
 800595e:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8005960:	68bb      	ldr	r3, [r7, #8]
 8005962:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005966:	b2db      	uxtb	r3, r3
 8005968:	2b21      	cmp	r3, #33	@ 0x21
 800596a:	d108      	bne.n	800597e <UART_DMAError+0x46>
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	2b00      	cmp	r3, #0
 8005970:	d005      	beq.n	800597e <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8005972:	68bb      	ldr	r3, [r7, #8]
 8005974:	2200      	movs	r2, #0
 8005976:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8005978:	68b8      	ldr	r0, [r7, #8]
 800597a:	f000 f91b 	bl	8005bb4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800597e:	68bb      	ldr	r3, [r7, #8]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	695b      	ldr	r3, [r3, #20]
 8005984:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005988:	2b00      	cmp	r3, #0
 800598a:	bf14      	ite	ne
 800598c:	2301      	movne	r3, #1
 800598e:	2300      	moveq	r3, #0
 8005990:	b2db      	uxtb	r3, r3
 8005992:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8005994:	68bb      	ldr	r3, [r7, #8]
 8005996:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800599a:	b2db      	uxtb	r3, r3
 800599c:	2b22      	cmp	r3, #34	@ 0x22
 800599e:	d108      	bne.n	80059b2 <UART_DMAError+0x7a>
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d005      	beq.n	80059b2 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80059a6:	68bb      	ldr	r3, [r7, #8]
 80059a8:	2200      	movs	r2, #0
 80059aa:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 80059ac:	68b8      	ldr	r0, [r7, #8]
 80059ae:	f000 f928 	bl	8005c02 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80059b2:	68bb      	ldr	r3, [r7, #8]
 80059b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80059b6:	f043 0210 	orr.w	r2, r3, #16
 80059ba:	68bb      	ldr	r3, [r7, #8]
 80059bc:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80059be:	68b8      	ldr	r0, [r7, #8]
 80059c0:	f7ff fef2 	bl	80057a8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80059c4:	bf00      	nop
 80059c6:	3710      	adds	r7, #16
 80059c8:	46bd      	mov	sp, r7
 80059ca:	bd80      	pop	{r7, pc}

080059cc <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80059cc:	b580      	push	{r7, lr}
 80059ce:	b086      	sub	sp, #24
 80059d0:	af00      	add	r7, sp, #0
 80059d2:	60f8      	str	r0, [r7, #12]
 80059d4:	60b9      	str	r1, [r7, #8]
 80059d6:	603b      	str	r3, [r7, #0]
 80059d8:	4613      	mov	r3, r2
 80059da:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80059dc:	e03b      	b.n	8005a56 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80059de:	6a3b      	ldr	r3, [r7, #32]
 80059e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059e4:	d037      	beq.n	8005a56 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80059e6:	f7fb facf 	bl	8000f88 <HAL_GetTick>
 80059ea:	4602      	mov	r2, r0
 80059ec:	683b      	ldr	r3, [r7, #0]
 80059ee:	1ad3      	subs	r3, r2, r3
 80059f0:	6a3a      	ldr	r2, [r7, #32]
 80059f2:	429a      	cmp	r2, r3
 80059f4:	d302      	bcc.n	80059fc <UART_WaitOnFlagUntilTimeout+0x30>
 80059f6:	6a3b      	ldr	r3, [r7, #32]
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d101      	bne.n	8005a00 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80059fc:	2303      	movs	r3, #3
 80059fe:	e03a      	b.n	8005a76 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	68db      	ldr	r3, [r3, #12]
 8005a06:	f003 0304 	and.w	r3, r3, #4
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d023      	beq.n	8005a56 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005a0e:	68bb      	ldr	r3, [r7, #8]
 8005a10:	2b80      	cmp	r3, #128	@ 0x80
 8005a12:	d020      	beq.n	8005a56 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005a14:	68bb      	ldr	r3, [r7, #8]
 8005a16:	2b40      	cmp	r3, #64	@ 0x40
 8005a18:	d01d      	beq.n	8005a56 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	f003 0308 	and.w	r3, r3, #8
 8005a24:	2b08      	cmp	r3, #8
 8005a26:	d116      	bne.n	8005a56 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005a28:	2300      	movs	r3, #0
 8005a2a:	617b      	str	r3, [r7, #20]
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	617b      	str	r3, [r7, #20]
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	685b      	ldr	r3, [r3, #4]
 8005a3a:	617b      	str	r3, [r7, #20]
 8005a3c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005a3e:	68f8      	ldr	r0, [r7, #12]
 8005a40:	f000 f8df 	bl	8005c02 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	2208      	movs	r2, #8
 8005a48:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	2200      	movs	r2, #0
 8005a4e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005a52:	2301      	movs	r3, #1
 8005a54:	e00f      	b.n	8005a76 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	681a      	ldr	r2, [r3, #0]
 8005a5c:	68bb      	ldr	r3, [r7, #8]
 8005a5e:	4013      	ands	r3, r2
 8005a60:	68ba      	ldr	r2, [r7, #8]
 8005a62:	429a      	cmp	r2, r3
 8005a64:	bf0c      	ite	eq
 8005a66:	2301      	moveq	r3, #1
 8005a68:	2300      	movne	r3, #0
 8005a6a:	b2db      	uxtb	r3, r3
 8005a6c:	461a      	mov	r2, r3
 8005a6e:	79fb      	ldrb	r3, [r7, #7]
 8005a70:	429a      	cmp	r2, r3
 8005a72:	d0b4      	beq.n	80059de <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005a74:	2300      	movs	r3, #0
}
 8005a76:	4618      	mov	r0, r3
 8005a78:	3718      	adds	r7, #24
 8005a7a:	46bd      	mov	sp, r7
 8005a7c:	bd80      	pop	{r7, pc}
	...

08005a80 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005a80:	b580      	push	{r7, lr}
 8005a82:	b098      	sub	sp, #96	@ 0x60
 8005a84:	af00      	add	r7, sp, #0
 8005a86:	60f8      	str	r0, [r7, #12]
 8005a88:	60b9      	str	r1, [r7, #8]
 8005a8a:	4613      	mov	r3, r2
 8005a8c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8005a8e:	68ba      	ldr	r2, [r7, #8]
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	88fa      	ldrh	r2, [r7, #6]
 8005a98:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	2200      	movs	r2, #0
 8005a9e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	2222      	movs	r2, #34	@ 0x22
 8005aa4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005aac:	4a3e      	ldr	r2, [pc, #248]	@ (8005ba8 <UART_Start_Receive_DMA+0x128>)
 8005aae:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ab4:	4a3d      	ldr	r2, [pc, #244]	@ (8005bac <UART_Start_Receive_DMA+0x12c>)
 8005ab6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005abc:	4a3c      	ldr	r2, [pc, #240]	@ (8005bb0 <UART_Start_Receive_DMA+0x130>)
 8005abe:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ac4:	2200      	movs	r2, #0
 8005ac6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8005ac8:	f107 0308 	add.w	r3, r7, #8
 8005acc:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	3304      	adds	r3, #4
 8005ad8:	4619      	mov	r1, r3
 8005ada:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005adc:	681a      	ldr	r2, [r3, #0]
 8005ade:	88fb      	ldrh	r3, [r7, #6]
 8005ae0:	f7fb fbc4 	bl	800126c <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8005ae4:	2300      	movs	r3, #0
 8005ae6:	613b      	str	r3, [r7, #16]
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	613b      	str	r3, [r7, #16]
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	685b      	ldr	r3, [r3, #4]
 8005af6:	613b      	str	r3, [r7, #16]
 8005af8:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	691b      	ldr	r3, [r3, #16]
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d019      	beq.n	8005b36 <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	330c      	adds	r3, #12
 8005b08:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b0a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005b0c:	e853 3f00 	ldrex	r3, [r3]
 8005b10:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005b12:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005b14:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005b18:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	330c      	adds	r3, #12
 8005b20:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005b22:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8005b24:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b26:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8005b28:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005b2a:	e841 2300 	strex	r3, r2, [r1]
 8005b2e:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8005b30:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d1e5      	bne.n	8005b02 <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	3314      	adds	r3, #20
 8005b3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b40:	e853 3f00 	ldrex	r3, [r3]
 8005b44:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005b46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b48:	f043 0301 	orr.w	r3, r3, #1
 8005b4c:	657b      	str	r3, [r7, #84]	@ 0x54
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	3314      	adds	r3, #20
 8005b54:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8005b56:	63ba      	str	r2, [r7, #56]	@ 0x38
 8005b58:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b5a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8005b5c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005b5e:	e841 2300 	strex	r3, r2, [r1]
 8005b62:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005b64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d1e5      	bne.n	8005b36 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	3314      	adds	r3, #20
 8005b70:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b72:	69bb      	ldr	r3, [r7, #24]
 8005b74:	e853 3f00 	ldrex	r3, [r3]
 8005b78:	617b      	str	r3, [r7, #20]
   return(result);
 8005b7a:	697b      	ldr	r3, [r7, #20]
 8005b7c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005b80:	653b      	str	r3, [r7, #80]	@ 0x50
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	3314      	adds	r3, #20
 8005b88:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8005b8a:	627a      	str	r2, [r7, #36]	@ 0x24
 8005b8c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b8e:	6a39      	ldr	r1, [r7, #32]
 8005b90:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b92:	e841 2300 	strex	r3, r2, [r1]
 8005b96:	61fb      	str	r3, [r7, #28]
   return(result);
 8005b98:	69fb      	ldr	r3, [r7, #28]
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d1e5      	bne.n	8005b6a <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8005b9e:	2300      	movs	r3, #0
}
 8005ba0:	4618      	mov	r0, r3
 8005ba2:	3760      	adds	r7, #96	@ 0x60
 8005ba4:	46bd      	mov	sp, r7
 8005ba6:	bd80      	pop	{r7, pc}
 8005ba8:	080057d1 	.word	0x080057d1
 8005bac:	080058fd 	.word	0x080058fd
 8005bb0:	08005939 	.word	0x08005939

08005bb4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8005bb4:	b480      	push	{r7}
 8005bb6:	b089      	sub	sp, #36	@ 0x24
 8005bb8:	af00      	add	r7, sp, #0
 8005bba:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	330c      	adds	r3, #12
 8005bc2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	e853 3f00 	ldrex	r3, [r3]
 8005bca:	60bb      	str	r3, [r7, #8]
   return(result);
 8005bcc:	68bb      	ldr	r3, [r7, #8]
 8005bce:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8005bd2:	61fb      	str	r3, [r7, #28]
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	330c      	adds	r3, #12
 8005bda:	69fa      	ldr	r2, [r7, #28]
 8005bdc:	61ba      	str	r2, [r7, #24]
 8005bde:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005be0:	6979      	ldr	r1, [r7, #20]
 8005be2:	69ba      	ldr	r2, [r7, #24]
 8005be4:	e841 2300 	strex	r3, r2, [r1]
 8005be8:	613b      	str	r3, [r7, #16]
   return(result);
 8005bea:	693b      	ldr	r3, [r7, #16]
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d1e5      	bne.n	8005bbc <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	2220      	movs	r2, #32
 8005bf4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8005bf8:	bf00      	nop
 8005bfa:	3724      	adds	r7, #36	@ 0x24
 8005bfc:	46bd      	mov	sp, r7
 8005bfe:	bc80      	pop	{r7}
 8005c00:	4770      	bx	lr

08005c02 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005c02:	b480      	push	{r7}
 8005c04:	b095      	sub	sp, #84	@ 0x54
 8005c06:	af00      	add	r7, sp, #0
 8005c08:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	330c      	adds	r3, #12
 8005c10:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c14:	e853 3f00 	ldrex	r3, [r3]
 8005c18:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005c1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c1c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005c20:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	330c      	adds	r3, #12
 8005c28:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005c2a:	643a      	str	r2, [r7, #64]	@ 0x40
 8005c2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c2e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005c30:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005c32:	e841 2300 	strex	r3, r2, [r1]
 8005c36:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005c38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d1e5      	bne.n	8005c0a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	3314      	adds	r3, #20
 8005c44:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c46:	6a3b      	ldr	r3, [r7, #32]
 8005c48:	e853 3f00 	ldrex	r3, [r3]
 8005c4c:	61fb      	str	r3, [r7, #28]
   return(result);
 8005c4e:	69fb      	ldr	r3, [r7, #28]
 8005c50:	f023 0301 	bic.w	r3, r3, #1
 8005c54:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	3314      	adds	r3, #20
 8005c5c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005c5e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005c60:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c62:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005c64:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005c66:	e841 2300 	strex	r3, r2, [r1]
 8005c6a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005c6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d1e5      	bne.n	8005c3e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c76:	2b01      	cmp	r3, #1
 8005c78:	d119      	bne.n	8005cae <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	330c      	adds	r3, #12
 8005c80:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	e853 3f00 	ldrex	r3, [r3]
 8005c88:	60bb      	str	r3, [r7, #8]
   return(result);
 8005c8a:	68bb      	ldr	r3, [r7, #8]
 8005c8c:	f023 0310 	bic.w	r3, r3, #16
 8005c90:	647b      	str	r3, [r7, #68]	@ 0x44
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	330c      	adds	r3, #12
 8005c98:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005c9a:	61ba      	str	r2, [r7, #24]
 8005c9c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c9e:	6979      	ldr	r1, [r7, #20]
 8005ca0:	69ba      	ldr	r2, [r7, #24]
 8005ca2:	e841 2300 	strex	r3, r2, [r1]
 8005ca6:	613b      	str	r3, [r7, #16]
   return(result);
 8005ca8:	693b      	ldr	r3, [r7, #16]
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d1e5      	bne.n	8005c7a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	2220      	movs	r2, #32
 8005cb2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	2200      	movs	r2, #0
 8005cba:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005cbc:	bf00      	nop
 8005cbe:	3754      	adds	r7, #84	@ 0x54
 8005cc0:	46bd      	mov	sp, r7
 8005cc2:	bc80      	pop	{r7}
 8005cc4:	4770      	bx	lr

08005cc6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005cc6:	b580      	push	{r7, lr}
 8005cc8:	b084      	sub	sp, #16
 8005cca:	af00      	add	r7, sp, #0
 8005ccc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cd2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	2200      	movs	r2, #0
 8005cd8:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	2200      	movs	r2, #0
 8005cde:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005ce0:	68f8      	ldr	r0, [r7, #12]
 8005ce2:	f7ff fd61 	bl	80057a8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005ce6:	bf00      	nop
 8005ce8:	3710      	adds	r7, #16
 8005cea:	46bd      	mov	sp, r7
 8005cec:	bd80      	pop	{r7, pc}

08005cee <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005cee:	b480      	push	{r7}
 8005cf0:	b085      	sub	sp, #20
 8005cf2:	af00      	add	r7, sp, #0
 8005cf4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005cfc:	b2db      	uxtb	r3, r3
 8005cfe:	2b21      	cmp	r3, #33	@ 0x21
 8005d00:	d13e      	bne.n	8005d80 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	689b      	ldr	r3, [r3, #8]
 8005d06:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005d0a:	d114      	bne.n	8005d36 <UART_Transmit_IT+0x48>
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	691b      	ldr	r3, [r3, #16]
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d110      	bne.n	8005d36 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	6a1b      	ldr	r3, [r3, #32]
 8005d18:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	881b      	ldrh	r3, [r3, #0]
 8005d1e:	461a      	mov	r2, r3
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005d28:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	6a1b      	ldr	r3, [r3, #32]
 8005d2e:	1c9a      	adds	r2, r3, #2
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	621a      	str	r2, [r3, #32]
 8005d34:	e008      	b.n	8005d48 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	6a1b      	ldr	r3, [r3, #32]
 8005d3a:	1c59      	adds	r1, r3, #1
 8005d3c:	687a      	ldr	r2, [r7, #4]
 8005d3e:	6211      	str	r1, [r2, #32]
 8005d40:	781a      	ldrb	r2, [r3, #0]
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005d4c:	b29b      	uxth	r3, r3
 8005d4e:	3b01      	subs	r3, #1
 8005d50:	b29b      	uxth	r3, r3
 8005d52:	687a      	ldr	r2, [r7, #4]
 8005d54:	4619      	mov	r1, r3
 8005d56:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d10f      	bne.n	8005d7c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	68da      	ldr	r2, [r3, #12]
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005d6a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	68da      	ldr	r2, [r3, #12]
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005d7a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005d7c:	2300      	movs	r3, #0
 8005d7e:	e000      	b.n	8005d82 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005d80:	2302      	movs	r3, #2
  }
}
 8005d82:	4618      	mov	r0, r3
 8005d84:	3714      	adds	r7, #20
 8005d86:	46bd      	mov	sp, r7
 8005d88:	bc80      	pop	{r7}
 8005d8a:	4770      	bx	lr

08005d8c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005d8c:	b580      	push	{r7, lr}
 8005d8e:	b082      	sub	sp, #8
 8005d90:	af00      	add	r7, sp, #0
 8005d92:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	68da      	ldr	r2, [r3, #12]
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005da2:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	2220      	movs	r2, #32
 8005da8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005dac:	6878      	ldr	r0, [r7, #4]
 8005dae:	f7ff fce9 	bl	8005784 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005db2:	2300      	movs	r3, #0
}
 8005db4:	4618      	mov	r0, r3
 8005db6:	3708      	adds	r7, #8
 8005db8:	46bd      	mov	sp, r7
 8005dba:	bd80      	pop	{r7, pc}

08005dbc <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005dbc:	b580      	push	{r7, lr}
 8005dbe:	b08c      	sub	sp, #48	@ 0x30
 8005dc0:	af00      	add	r7, sp, #0
 8005dc2:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005dca:	b2db      	uxtb	r3, r3
 8005dcc:	2b22      	cmp	r3, #34	@ 0x22
 8005dce:	f040 80ae 	bne.w	8005f2e <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	689b      	ldr	r3, [r3, #8]
 8005dd6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005dda:	d117      	bne.n	8005e0c <UART_Receive_IT+0x50>
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	691b      	ldr	r3, [r3, #16]
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d113      	bne.n	8005e0c <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005de4:	2300      	movs	r3, #0
 8005de6:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005dec:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	685b      	ldr	r3, [r3, #4]
 8005df4:	b29b      	uxth	r3, r3
 8005df6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005dfa:	b29a      	uxth	r2, r3
 8005dfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005dfe:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e04:	1c9a      	adds	r2, r3, #2
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	629a      	str	r2, [r3, #40]	@ 0x28
 8005e0a:	e026      	b.n	8005e5a <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e10:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8005e12:	2300      	movs	r3, #0
 8005e14:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	689b      	ldr	r3, [r3, #8]
 8005e1a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005e1e:	d007      	beq.n	8005e30 <UART_Receive_IT+0x74>
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	689b      	ldr	r3, [r3, #8]
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d10a      	bne.n	8005e3e <UART_Receive_IT+0x82>
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	691b      	ldr	r3, [r3, #16]
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d106      	bne.n	8005e3e <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	685b      	ldr	r3, [r3, #4]
 8005e36:	b2da      	uxtb	r2, r3
 8005e38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e3a:	701a      	strb	r2, [r3, #0]
 8005e3c:	e008      	b.n	8005e50 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	685b      	ldr	r3, [r3, #4]
 8005e44:	b2db      	uxtb	r3, r3
 8005e46:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005e4a:	b2da      	uxtb	r2, r3
 8005e4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e4e:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e54:	1c5a      	adds	r2, r3, #1
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005e5e:	b29b      	uxth	r3, r3
 8005e60:	3b01      	subs	r3, #1
 8005e62:	b29b      	uxth	r3, r3
 8005e64:	687a      	ldr	r2, [r7, #4]
 8005e66:	4619      	mov	r1, r3
 8005e68:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d15d      	bne.n	8005f2a <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	68da      	ldr	r2, [r3, #12]
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	f022 0220 	bic.w	r2, r2, #32
 8005e7c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	68da      	ldr	r2, [r3, #12]
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005e8c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	695a      	ldr	r2, [r3, #20]
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	f022 0201 	bic.w	r2, r2, #1
 8005e9c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	2220      	movs	r2, #32
 8005ea2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	2200      	movs	r2, #0
 8005eaa:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005eb0:	2b01      	cmp	r3, #1
 8005eb2:	d135      	bne.n	8005f20 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	2200      	movs	r2, #0
 8005eb8:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	330c      	adds	r3, #12
 8005ec0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ec2:	697b      	ldr	r3, [r7, #20]
 8005ec4:	e853 3f00 	ldrex	r3, [r3]
 8005ec8:	613b      	str	r3, [r7, #16]
   return(result);
 8005eca:	693b      	ldr	r3, [r7, #16]
 8005ecc:	f023 0310 	bic.w	r3, r3, #16
 8005ed0:	627b      	str	r3, [r7, #36]	@ 0x24
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	330c      	adds	r3, #12
 8005ed8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005eda:	623a      	str	r2, [r7, #32]
 8005edc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ede:	69f9      	ldr	r1, [r7, #28]
 8005ee0:	6a3a      	ldr	r2, [r7, #32]
 8005ee2:	e841 2300 	strex	r3, r2, [r1]
 8005ee6:	61bb      	str	r3, [r7, #24]
   return(result);
 8005ee8:	69bb      	ldr	r3, [r7, #24]
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d1e5      	bne.n	8005eba <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	f003 0310 	and.w	r3, r3, #16
 8005ef8:	2b10      	cmp	r3, #16
 8005efa:	d10a      	bne.n	8005f12 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005efc:	2300      	movs	r3, #0
 8005efe:	60fb      	str	r3, [r7, #12]
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	60fb      	str	r3, [r7, #12]
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	685b      	ldr	r3, [r3, #4]
 8005f0e:	60fb      	str	r3, [r7, #12]
 8005f10:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005f16:	4619      	mov	r1, r3
 8005f18:	6878      	ldr	r0, [r7, #4]
 8005f1a:	f7ff fc4e 	bl	80057ba <HAL_UARTEx_RxEventCallback>
 8005f1e:	e002      	b.n	8005f26 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005f20:	6878      	ldr	r0, [r7, #4]
 8005f22:	f7fa fb97 	bl	8000654 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005f26:	2300      	movs	r3, #0
 8005f28:	e002      	b.n	8005f30 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005f2a:	2300      	movs	r3, #0
 8005f2c:	e000      	b.n	8005f30 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005f2e:	2302      	movs	r3, #2
  }
}
 8005f30:	4618      	mov	r0, r3
 8005f32:	3730      	adds	r7, #48	@ 0x30
 8005f34:	46bd      	mov	sp, r7
 8005f36:	bd80      	pop	{r7, pc}

08005f38 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005f38:	b580      	push	{r7, lr}
 8005f3a:	b084      	sub	sp, #16
 8005f3c:	af00      	add	r7, sp, #0
 8005f3e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	691b      	ldr	r3, [r3, #16]
 8005f46:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	68da      	ldr	r2, [r3, #12]
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	430a      	orrs	r2, r1
 8005f54:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	689a      	ldr	r2, [r3, #8]
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	691b      	ldr	r3, [r3, #16]
 8005f5e:	431a      	orrs	r2, r3
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	695b      	ldr	r3, [r3, #20]
 8005f64:	4313      	orrs	r3, r2
 8005f66:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	68db      	ldr	r3, [r3, #12]
 8005f6e:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8005f72:	f023 030c 	bic.w	r3, r3, #12
 8005f76:	687a      	ldr	r2, [r7, #4]
 8005f78:	6812      	ldr	r2, [r2, #0]
 8005f7a:	68b9      	ldr	r1, [r7, #8]
 8005f7c:	430b      	orrs	r3, r1
 8005f7e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	695b      	ldr	r3, [r3, #20]
 8005f86:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	699a      	ldr	r2, [r3, #24]
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	430a      	orrs	r2, r1
 8005f94:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	4a2c      	ldr	r2, [pc, #176]	@ (800604c <UART_SetConfig+0x114>)
 8005f9c:	4293      	cmp	r3, r2
 8005f9e:	d103      	bne.n	8005fa8 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005fa0:	f7fe fea4 	bl	8004cec <HAL_RCC_GetPCLK2Freq>
 8005fa4:	60f8      	str	r0, [r7, #12]
 8005fa6:	e002      	b.n	8005fae <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005fa8:	f7fe fe8c 	bl	8004cc4 <HAL_RCC_GetPCLK1Freq>
 8005fac:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005fae:	68fa      	ldr	r2, [r7, #12]
 8005fb0:	4613      	mov	r3, r2
 8005fb2:	009b      	lsls	r3, r3, #2
 8005fb4:	4413      	add	r3, r2
 8005fb6:	009a      	lsls	r2, r3, #2
 8005fb8:	441a      	add	r2, r3
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	685b      	ldr	r3, [r3, #4]
 8005fbe:	009b      	lsls	r3, r3, #2
 8005fc0:	fbb2 f3f3 	udiv	r3, r2, r3
 8005fc4:	4a22      	ldr	r2, [pc, #136]	@ (8006050 <UART_SetConfig+0x118>)
 8005fc6:	fba2 2303 	umull	r2, r3, r2, r3
 8005fca:	095b      	lsrs	r3, r3, #5
 8005fcc:	0119      	lsls	r1, r3, #4
 8005fce:	68fa      	ldr	r2, [r7, #12]
 8005fd0:	4613      	mov	r3, r2
 8005fd2:	009b      	lsls	r3, r3, #2
 8005fd4:	4413      	add	r3, r2
 8005fd6:	009a      	lsls	r2, r3, #2
 8005fd8:	441a      	add	r2, r3
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	685b      	ldr	r3, [r3, #4]
 8005fde:	009b      	lsls	r3, r3, #2
 8005fe0:	fbb2 f2f3 	udiv	r2, r2, r3
 8005fe4:	4b1a      	ldr	r3, [pc, #104]	@ (8006050 <UART_SetConfig+0x118>)
 8005fe6:	fba3 0302 	umull	r0, r3, r3, r2
 8005fea:	095b      	lsrs	r3, r3, #5
 8005fec:	2064      	movs	r0, #100	@ 0x64
 8005fee:	fb00 f303 	mul.w	r3, r0, r3
 8005ff2:	1ad3      	subs	r3, r2, r3
 8005ff4:	011b      	lsls	r3, r3, #4
 8005ff6:	3332      	adds	r3, #50	@ 0x32
 8005ff8:	4a15      	ldr	r2, [pc, #84]	@ (8006050 <UART_SetConfig+0x118>)
 8005ffa:	fba2 2303 	umull	r2, r3, r2, r3
 8005ffe:	095b      	lsrs	r3, r3, #5
 8006000:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006004:	4419      	add	r1, r3
 8006006:	68fa      	ldr	r2, [r7, #12]
 8006008:	4613      	mov	r3, r2
 800600a:	009b      	lsls	r3, r3, #2
 800600c:	4413      	add	r3, r2
 800600e:	009a      	lsls	r2, r3, #2
 8006010:	441a      	add	r2, r3
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	685b      	ldr	r3, [r3, #4]
 8006016:	009b      	lsls	r3, r3, #2
 8006018:	fbb2 f2f3 	udiv	r2, r2, r3
 800601c:	4b0c      	ldr	r3, [pc, #48]	@ (8006050 <UART_SetConfig+0x118>)
 800601e:	fba3 0302 	umull	r0, r3, r3, r2
 8006022:	095b      	lsrs	r3, r3, #5
 8006024:	2064      	movs	r0, #100	@ 0x64
 8006026:	fb00 f303 	mul.w	r3, r0, r3
 800602a:	1ad3      	subs	r3, r2, r3
 800602c:	011b      	lsls	r3, r3, #4
 800602e:	3332      	adds	r3, #50	@ 0x32
 8006030:	4a07      	ldr	r2, [pc, #28]	@ (8006050 <UART_SetConfig+0x118>)
 8006032:	fba2 2303 	umull	r2, r3, r2, r3
 8006036:	095b      	lsrs	r3, r3, #5
 8006038:	f003 020f 	and.w	r2, r3, #15
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	440a      	add	r2, r1
 8006042:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8006044:	bf00      	nop
 8006046:	3710      	adds	r7, #16
 8006048:	46bd      	mov	sp, r7
 800604a:	bd80      	pop	{r7, pc}
 800604c:	40013800 	.word	0x40013800
 8006050:	51eb851f 	.word	0x51eb851f

08006054 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8006054:	b480      	push	{r7}
 8006056:	b085      	sub	sp, #20
 8006058:	af00      	add	r7, sp, #0
 800605a:	4603      	mov	r3, r0
 800605c:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800605e:	2300      	movs	r3, #0
 8006060:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8006062:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006066:	2b84      	cmp	r3, #132	@ 0x84
 8006068:	d005      	beq.n	8006076 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800606a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	4413      	add	r3, r2
 8006072:	3303      	adds	r3, #3
 8006074:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8006076:	68fb      	ldr	r3, [r7, #12]
}
 8006078:	4618      	mov	r0, r3
 800607a:	3714      	adds	r7, #20
 800607c:	46bd      	mov	sp, r7
 800607e:	bc80      	pop	{r7}
 8006080:	4770      	bx	lr

08006082 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8006082:	b580      	push	{r7, lr}
 8006084:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8006086:	f000 fb2d 	bl	80066e4 <vTaskStartScheduler>
  
  return osOK;
 800608a:	2300      	movs	r3, #0
}
 800608c:	4618      	mov	r0, r3
 800608e:	bd80      	pop	{r7, pc}

08006090 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8006090:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006092:	b089      	sub	sp, #36	@ 0x24
 8006094:	af04      	add	r7, sp, #16
 8006096:	6078      	str	r0, [r7, #4]
 8006098:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	695b      	ldr	r3, [r3, #20]
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d020      	beq.n	80060e4 <osThreadCreate+0x54>
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	699b      	ldr	r3, [r3, #24]
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d01c      	beq.n	80060e4 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	685c      	ldr	r4, [r3, #4]
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	691e      	ldr	r6, [r3, #16]
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80060bc:	4618      	mov	r0, r3
 80060be:	f7ff ffc9 	bl	8006054 <makeFreeRtosPriority>
 80060c2:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	695b      	ldr	r3, [r3, #20]
 80060c8:	687a      	ldr	r2, [r7, #4]
 80060ca:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80060cc:	9202      	str	r2, [sp, #8]
 80060ce:	9301      	str	r3, [sp, #4]
 80060d0:	9100      	str	r1, [sp, #0]
 80060d2:	683b      	ldr	r3, [r7, #0]
 80060d4:	4632      	mov	r2, r6
 80060d6:	4629      	mov	r1, r5
 80060d8:	4620      	mov	r0, r4
 80060da:	f000 f8d4 	bl	8006286 <xTaskCreateStatic>
 80060de:	4603      	mov	r3, r0
 80060e0:	60fb      	str	r3, [r7, #12]
 80060e2:	e01c      	b.n	800611e <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	685c      	ldr	r4, [r3, #4]
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80060f0:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80060f8:	4618      	mov	r0, r3
 80060fa:	f7ff ffab 	bl	8006054 <makeFreeRtosPriority>
 80060fe:	4602      	mov	r2, r0
 8006100:	f107 030c 	add.w	r3, r7, #12
 8006104:	9301      	str	r3, [sp, #4]
 8006106:	9200      	str	r2, [sp, #0]
 8006108:	683b      	ldr	r3, [r7, #0]
 800610a:	4632      	mov	r2, r6
 800610c:	4629      	mov	r1, r5
 800610e:	4620      	mov	r0, r4
 8006110:	f000 f919 	bl	8006346 <xTaskCreate>
 8006114:	4603      	mov	r3, r0
 8006116:	2b01      	cmp	r3, #1
 8006118:	d001      	beq.n	800611e <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800611a:	2300      	movs	r3, #0
 800611c:	e000      	b.n	8006120 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800611e:	68fb      	ldr	r3, [r7, #12]
}
 8006120:	4618      	mov	r0, r3
 8006122:	3714      	adds	r7, #20
 8006124:	46bd      	mov	sp, r7
 8006126:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006128 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006128:	b480      	push	{r7}
 800612a:	b083      	sub	sp, #12
 800612c:	af00      	add	r7, sp, #0
 800612e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	f103 0208 	add.w	r2, r3, #8
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	f04f 32ff 	mov.w	r2, #4294967295
 8006140:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	f103 0208 	add.w	r2, r3, #8
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	f103 0208 	add.w	r2, r3, #8
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	2200      	movs	r2, #0
 800615a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800615c:	bf00      	nop
 800615e:	370c      	adds	r7, #12
 8006160:	46bd      	mov	sp, r7
 8006162:	bc80      	pop	{r7}
 8006164:	4770      	bx	lr

08006166 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006166:	b480      	push	{r7}
 8006168:	b083      	sub	sp, #12
 800616a:	af00      	add	r7, sp, #0
 800616c:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	2200      	movs	r2, #0
 8006172:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006174:	bf00      	nop
 8006176:	370c      	adds	r7, #12
 8006178:	46bd      	mov	sp, r7
 800617a:	bc80      	pop	{r7}
 800617c:	4770      	bx	lr

0800617e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800617e:	b480      	push	{r7}
 8006180:	b085      	sub	sp, #20
 8006182:	af00      	add	r7, sp, #0
 8006184:	6078      	str	r0, [r7, #4]
 8006186:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	685b      	ldr	r3, [r3, #4]
 800618c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800618e:	683b      	ldr	r3, [r7, #0]
 8006190:	68fa      	ldr	r2, [r7, #12]
 8006192:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	689a      	ldr	r2, [r3, #8]
 8006198:	683b      	ldr	r3, [r7, #0]
 800619a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	689b      	ldr	r3, [r3, #8]
 80061a0:	683a      	ldr	r2, [r7, #0]
 80061a2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	683a      	ldr	r2, [r7, #0]
 80061a8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80061aa:	683b      	ldr	r3, [r7, #0]
 80061ac:	687a      	ldr	r2, [r7, #4]
 80061ae:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	1c5a      	adds	r2, r3, #1
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	601a      	str	r2, [r3, #0]
}
 80061ba:	bf00      	nop
 80061bc:	3714      	adds	r7, #20
 80061be:	46bd      	mov	sp, r7
 80061c0:	bc80      	pop	{r7}
 80061c2:	4770      	bx	lr

080061c4 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80061c4:	b480      	push	{r7}
 80061c6:	b085      	sub	sp, #20
 80061c8:	af00      	add	r7, sp, #0
 80061ca:	6078      	str	r0, [r7, #4]
 80061cc:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80061ce:	683b      	ldr	r3, [r7, #0]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80061d4:	68bb      	ldr	r3, [r7, #8]
 80061d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061da:	d103      	bne.n	80061e4 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	691b      	ldr	r3, [r3, #16]
 80061e0:	60fb      	str	r3, [r7, #12]
 80061e2:	e00c      	b.n	80061fe <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	3308      	adds	r3, #8
 80061e8:	60fb      	str	r3, [r7, #12]
 80061ea:	e002      	b.n	80061f2 <vListInsert+0x2e>
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	685b      	ldr	r3, [r3, #4]
 80061f0:	60fb      	str	r3, [r7, #12]
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	685b      	ldr	r3, [r3, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	68ba      	ldr	r2, [r7, #8]
 80061fa:	429a      	cmp	r2, r3
 80061fc:	d2f6      	bcs.n	80061ec <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	685a      	ldr	r2, [r3, #4]
 8006202:	683b      	ldr	r3, [r7, #0]
 8006204:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006206:	683b      	ldr	r3, [r7, #0]
 8006208:	685b      	ldr	r3, [r3, #4]
 800620a:	683a      	ldr	r2, [r7, #0]
 800620c:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800620e:	683b      	ldr	r3, [r7, #0]
 8006210:	68fa      	ldr	r2, [r7, #12]
 8006212:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	683a      	ldr	r2, [r7, #0]
 8006218:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800621a:	683b      	ldr	r3, [r7, #0]
 800621c:	687a      	ldr	r2, [r7, #4]
 800621e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	1c5a      	adds	r2, r3, #1
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	601a      	str	r2, [r3, #0]
}
 800622a:	bf00      	nop
 800622c:	3714      	adds	r7, #20
 800622e:	46bd      	mov	sp, r7
 8006230:	bc80      	pop	{r7}
 8006232:	4770      	bx	lr

08006234 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006234:	b480      	push	{r7}
 8006236:	b085      	sub	sp, #20
 8006238:	af00      	add	r7, sp, #0
 800623a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	691b      	ldr	r3, [r3, #16]
 8006240:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	685b      	ldr	r3, [r3, #4]
 8006246:	687a      	ldr	r2, [r7, #4]
 8006248:	6892      	ldr	r2, [r2, #8]
 800624a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	689b      	ldr	r3, [r3, #8]
 8006250:	687a      	ldr	r2, [r7, #4]
 8006252:	6852      	ldr	r2, [r2, #4]
 8006254:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	685b      	ldr	r3, [r3, #4]
 800625a:	687a      	ldr	r2, [r7, #4]
 800625c:	429a      	cmp	r2, r3
 800625e:	d103      	bne.n	8006268 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	689a      	ldr	r2, [r3, #8]
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	2200      	movs	r2, #0
 800626c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	1e5a      	subs	r2, r3, #1
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	681b      	ldr	r3, [r3, #0]
}
 800627c:	4618      	mov	r0, r3
 800627e:	3714      	adds	r7, #20
 8006280:	46bd      	mov	sp, r7
 8006282:	bc80      	pop	{r7}
 8006284:	4770      	bx	lr

08006286 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006286:	b580      	push	{r7, lr}
 8006288:	b08e      	sub	sp, #56	@ 0x38
 800628a:	af04      	add	r7, sp, #16
 800628c:	60f8      	str	r0, [r7, #12]
 800628e:	60b9      	str	r1, [r7, #8]
 8006290:	607a      	str	r2, [r7, #4]
 8006292:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006294:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006296:	2b00      	cmp	r3, #0
 8006298:	d10b      	bne.n	80062b2 <xTaskCreateStatic+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800629a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800629e:	f383 8811 	msr	BASEPRI, r3
 80062a2:	f3bf 8f6f 	isb	sy
 80062a6:	f3bf 8f4f 	dsb	sy
 80062aa:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80062ac:	bf00      	nop
 80062ae:	bf00      	nop
 80062b0:	e7fd      	b.n	80062ae <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80062b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d10b      	bne.n	80062d0 <xTaskCreateStatic+0x4a>
	__asm volatile
 80062b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062bc:	f383 8811 	msr	BASEPRI, r3
 80062c0:	f3bf 8f6f 	isb	sy
 80062c4:	f3bf 8f4f 	dsb	sy
 80062c8:	61fb      	str	r3, [r7, #28]
}
 80062ca:	bf00      	nop
 80062cc:	bf00      	nop
 80062ce:	e7fd      	b.n	80062cc <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80062d0:	23a0      	movs	r3, #160	@ 0xa0
 80062d2:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80062d4:	693b      	ldr	r3, [r7, #16]
 80062d6:	2ba0      	cmp	r3, #160	@ 0xa0
 80062d8:	d00b      	beq.n	80062f2 <xTaskCreateStatic+0x6c>
	__asm volatile
 80062da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062de:	f383 8811 	msr	BASEPRI, r3
 80062e2:	f3bf 8f6f 	isb	sy
 80062e6:	f3bf 8f4f 	dsb	sy
 80062ea:	61bb      	str	r3, [r7, #24]
}
 80062ec:	bf00      	nop
 80062ee:	bf00      	nop
 80062f0:	e7fd      	b.n	80062ee <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80062f2:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80062f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d01e      	beq.n	8006338 <xTaskCreateStatic+0xb2>
 80062fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d01b      	beq.n	8006338 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006300:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006302:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006304:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006306:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006308:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800630a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800630c:	2202      	movs	r2, #2
 800630e:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006312:	2300      	movs	r3, #0
 8006314:	9303      	str	r3, [sp, #12]
 8006316:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006318:	9302      	str	r3, [sp, #8]
 800631a:	f107 0314 	add.w	r3, r7, #20
 800631e:	9301      	str	r3, [sp, #4]
 8006320:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006322:	9300      	str	r3, [sp, #0]
 8006324:	683b      	ldr	r3, [r7, #0]
 8006326:	687a      	ldr	r2, [r7, #4]
 8006328:	68b9      	ldr	r1, [r7, #8]
 800632a:	68f8      	ldr	r0, [r7, #12]
 800632c:	f000 f850 	bl	80063d0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006330:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8006332:	f000 f8ed 	bl	8006510 <prvAddNewTaskToReadyList>
 8006336:	e001      	b.n	800633c <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8006338:	2300      	movs	r3, #0
 800633a:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800633c:	697b      	ldr	r3, [r7, #20]
	}
 800633e:	4618      	mov	r0, r3
 8006340:	3728      	adds	r7, #40	@ 0x28
 8006342:	46bd      	mov	sp, r7
 8006344:	bd80      	pop	{r7, pc}

08006346 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006346:	b580      	push	{r7, lr}
 8006348:	b08c      	sub	sp, #48	@ 0x30
 800634a:	af04      	add	r7, sp, #16
 800634c:	60f8      	str	r0, [r7, #12]
 800634e:	60b9      	str	r1, [r7, #8]
 8006350:	603b      	str	r3, [r7, #0]
 8006352:	4613      	mov	r3, r2
 8006354:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006356:	88fb      	ldrh	r3, [r7, #6]
 8006358:	009b      	lsls	r3, r3, #2
 800635a:	4618      	mov	r0, r3
 800635c:	f001 f838 	bl	80073d0 <pvPortMalloc>
 8006360:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006362:	697b      	ldr	r3, [r7, #20]
 8006364:	2b00      	cmp	r3, #0
 8006366:	d00e      	beq.n	8006386 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006368:	20a0      	movs	r0, #160	@ 0xa0
 800636a:	f001 f831 	bl	80073d0 <pvPortMalloc>
 800636e:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8006370:	69fb      	ldr	r3, [r7, #28]
 8006372:	2b00      	cmp	r3, #0
 8006374:	d003      	beq.n	800637e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006376:	69fb      	ldr	r3, [r7, #28]
 8006378:	697a      	ldr	r2, [r7, #20]
 800637a:	631a      	str	r2, [r3, #48]	@ 0x30
 800637c:	e005      	b.n	800638a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800637e:	6978      	ldr	r0, [r7, #20]
 8006380:	f001 f8f4 	bl	800756c <vPortFree>
 8006384:	e001      	b.n	800638a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006386:	2300      	movs	r3, #0
 8006388:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800638a:	69fb      	ldr	r3, [r7, #28]
 800638c:	2b00      	cmp	r3, #0
 800638e:	d017      	beq.n	80063c0 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006390:	69fb      	ldr	r3, [r7, #28]
 8006392:	2200      	movs	r2, #0
 8006394:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006398:	88fa      	ldrh	r2, [r7, #6]
 800639a:	2300      	movs	r3, #0
 800639c:	9303      	str	r3, [sp, #12]
 800639e:	69fb      	ldr	r3, [r7, #28]
 80063a0:	9302      	str	r3, [sp, #8]
 80063a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063a4:	9301      	str	r3, [sp, #4]
 80063a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063a8:	9300      	str	r3, [sp, #0]
 80063aa:	683b      	ldr	r3, [r7, #0]
 80063ac:	68b9      	ldr	r1, [r7, #8]
 80063ae:	68f8      	ldr	r0, [r7, #12]
 80063b0:	f000 f80e 	bl	80063d0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80063b4:	69f8      	ldr	r0, [r7, #28]
 80063b6:	f000 f8ab 	bl	8006510 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80063ba:	2301      	movs	r3, #1
 80063bc:	61bb      	str	r3, [r7, #24]
 80063be:	e002      	b.n	80063c6 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80063c0:	f04f 33ff 	mov.w	r3, #4294967295
 80063c4:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80063c6:	69bb      	ldr	r3, [r7, #24]
	}
 80063c8:	4618      	mov	r0, r3
 80063ca:	3720      	adds	r7, #32
 80063cc:	46bd      	mov	sp, r7
 80063ce:	bd80      	pop	{r7, pc}

080063d0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80063d0:	b580      	push	{r7, lr}
 80063d2:	b088      	sub	sp, #32
 80063d4:	af00      	add	r7, sp, #0
 80063d6:	60f8      	str	r0, [r7, #12]
 80063d8:	60b9      	str	r1, [r7, #8]
 80063da:	607a      	str	r2, [r7, #4]
 80063dc:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80063de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063e0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80063e8:	3b01      	subs	r3, #1
 80063ea:	009b      	lsls	r3, r3, #2
 80063ec:	4413      	add	r3, r2
 80063ee:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80063f0:	69bb      	ldr	r3, [r7, #24]
 80063f2:	f023 0307 	bic.w	r3, r3, #7
 80063f6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80063f8:	69bb      	ldr	r3, [r7, #24]
 80063fa:	f003 0307 	and.w	r3, r3, #7
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d00b      	beq.n	800641a <prvInitialiseNewTask+0x4a>
	__asm volatile
 8006402:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006406:	f383 8811 	msr	BASEPRI, r3
 800640a:	f3bf 8f6f 	isb	sy
 800640e:	f3bf 8f4f 	dsb	sy
 8006412:	617b      	str	r3, [r7, #20]
}
 8006414:	bf00      	nop
 8006416:	bf00      	nop
 8006418:	e7fd      	b.n	8006416 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800641a:	68bb      	ldr	r3, [r7, #8]
 800641c:	2b00      	cmp	r3, #0
 800641e:	d01f      	beq.n	8006460 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006420:	2300      	movs	r3, #0
 8006422:	61fb      	str	r3, [r7, #28]
 8006424:	e012      	b.n	800644c <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006426:	68ba      	ldr	r2, [r7, #8]
 8006428:	69fb      	ldr	r3, [r7, #28]
 800642a:	4413      	add	r3, r2
 800642c:	7819      	ldrb	r1, [r3, #0]
 800642e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006430:	69fb      	ldr	r3, [r7, #28]
 8006432:	4413      	add	r3, r2
 8006434:	3334      	adds	r3, #52	@ 0x34
 8006436:	460a      	mov	r2, r1
 8006438:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800643a:	68ba      	ldr	r2, [r7, #8]
 800643c:	69fb      	ldr	r3, [r7, #28]
 800643e:	4413      	add	r3, r2
 8006440:	781b      	ldrb	r3, [r3, #0]
 8006442:	2b00      	cmp	r3, #0
 8006444:	d006      	beq.n	8006454 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006446:	69fb      	ldr	r3, [r7, #28]
 8006448:	3301      	adds	r3, #1
 800644a:	61fb      	str	r3, [r7, #28]
 800644c:	69fb      	ldr	r3, [r7, #28]
 800644e:	2b0f      	cmp	r3, #15
 8006450:	d9e9      	bls.n	8006426 <prvInitialiseNewTask+0x56>
 8006452:	e000      	b.n	8006456 <prvInitialiseNewTask+0x86>
			{
				break;
 8006454:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006456:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006458:	2200      	movs	r2, #0
 800645a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800645e:	e003      	b.n	8006468 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006460:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006462:	2200      	movs	r2, #0
 8006464:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006468:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800646a:	2b06      	cmp	r3, #6
 800646c:	d901      	bls.n	8006472 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800646e:	2306      	movs	r3, #6
 8006470:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006472:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006474:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006476:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006478:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800647a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800647c:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800647e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006480:	2200      	movs	r2, #0
 8006482:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006484:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006486:	3304      	adds	r3, #4
 8006488:	4618      	mov	r0, r3
 800648a:	f7ff fe6c 	bl	8006166 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800648e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006490:	3318      	adds	r3, #24
 8006492:	4618      	mov	r0, r3
 8006494:	f7ff fe67 	bl	8006166 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006498:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800649a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800649c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800649e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064a0:	f1c3 0207 	rsb	r2, r3, #7
 80064a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064a6:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80064a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064aa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80064ac:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80064ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064b0:	2200      	movs	r2, #0
 80064b2:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80064b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064b8:	2200      	movs	r2, #0
 80064ba:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80064be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064c0:	334c      	adds	r3, #76	@ 0x4c
 80064c2:	224c      	movs	r2, #76	@ 0x4c
 80064c4:	2100      	movs	r1, #0
 80064c6:	4618      	mov	r0, r3
 80064c8:	f001 fb78 	bl	8007bbc <memset>
 80064cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064ce:	4a0d      	ldr	r2, [pc, #52]	@ (8006504 <prvInitialiseNewTask+0x134>)
 80064d0:	651a      	str	r2, [r3, #80]	@ 0x50
 80064d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064d4:	4a0c      	ldr	r2, [pc, #48]	@ (8006508 <prvInitialiseNewTask+0x138>)
 80064d6:	655a      	str	r2, [r3, #84]	@ 0x54
 80064d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064da:	4a0c      	ldr	r2, [pc, #48]	@ (800650c <prvInitialiseNewTask+0x13c>)
 80064dc:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80064de:	683a      	ldr	r2, [r7, #0]
 80064e0:	68f9      	ldr	r1, [r7, #12]
 80064e2:	69b8      	ldr	r0, [r7, #24]
 80064e4:	f000 fd80 	bl	8006fe8 <pxPortInitialiseStack>
 80064e8:	4602      	mov	r2, r0
 80064ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064ec:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80064ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d002      	beq.n	80064fa <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80064f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80064f6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80064f8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80064fa:	bf00      	nop
 80064fc:	3720      	adds	r7, #32
 80064fe:	46bd      	mov	sp, r7
 8006500:	bd80      	pop	{r7, pc}
 8006502:	bf00      	nop
 8006504:	20001e78 	.word	0x20001e78
 8006508:	20001ee0 	.word	0x20001ee0
 800650c:	20001f48 	.word	0x20001f48

08006510 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006510:	b580      	push	{r7, lr}
 8006512:	b082      	sub	sp, #8
 8006514:	af00      	add	r7, sp, #0
 8006516:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006518:	f000 fe58 	bl	80071cc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800651c:	4b2a      	ldr	r3, [pc, #168]	@ (80065c8 <prvAddNewTaskToReadyList+0xb8>)
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	3301      	adds	r3, #1
 8006522:	4a29      	ldr	r2, [pc, #164]	@ (80065c8 <prvAddNewTaskToReadyList+0xb8>)
 8006524:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006526:	4b29      	ldr	r3, [pc, #164]	@ (80065cc <prvAddNewTaskToReadyList+0xbc>)
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	2b00      	cmp	r3, #0
 800652c:	d109      	bne.n	8006542 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800652e:	4a27      	ldr	r2, [pc, #156]	@ (80065cc <prvAddNewTaskToReadyList+0xbc>)
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006534:	4b24      	ldr	r3, [pc, #144]	@ (80065c8 <prvAddNewTaskToReadyList+0xb8>)
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	2b01      	cmp	r3, #1
 800653a:	d110      	bne.n	800655e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800653c:	f000 fb2a 	bl	8006b94 <prvInitialiseTaskLists>
 8006540:	e00d      	b.n	800655e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006542:	4b23      	ldr	r3, [pc, #140]	@ (80065d0 <prvAddNewTaskToReadyList+0xc0>)
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	2b00      	cmp	r3, #0
 8006548:	d109      	bne.n	800655e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800654a:	4b20      	ldr	r3, [pc, #128]	@ (80065cc <prvAddNewTaskToReadyList+0xbc>)
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006554:	429a      	cmp	r2, r3
 8006556:	d802      	bhi.n	800655e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006558:	4a1c      	ldr	r2, [pc, #112]	@ (80065cc <prvAddNewTaskToReadyList+0xbc>)
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800655e:	4b1d      	ldr	r3, [pc, #116]	@ (80065d4 <prvAddNewTaskToReadyList+0xc4>)
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	3301      	adds	r3, #1
 8006564:	4a1b      	ldr	r2, [pc, #108]	@ (80065d4 <prvAddNewTaskToReadyList+0xc4>)
 8006566:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800656c:	2201      	movs	r2, #1
 800656e:	409a      	lsls	r2, r3
 8006570:	4b19      	ldr	r3, [pc, #100]	@ (80065d8 <prvAddNewTaskToReadyList+0xc8>)
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	4313      	orrs	r3, r2
 8006576:	4a18      	ldr	r2, [pc, #96]	@ (80065d8 <prvAddNewTaskToReadyList+0xc8>)
 8006578:	6013      	str	r3, [r2, #0]
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800657e:	4613      	mov	r3, r2
 8006580:	009b      	lsls	r3, r3, #2
 8006582:	4413      	add	r3, r2
 8006584:	009b      	lsls	r3, r3, #2
 8006586:	4a15      	ldr	r2, [pc, #84]	@ (80065dc <prvAddNewTaskToReadyList+0xcc>)
 8006588:	441a      	add	r2, r3
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	3304      	adds	r3, #4
 800658e:	4619      	mov	r1, r3
 8006590:	4610      	mov	r0, r2
 8006592:	f7ff fdf4 	bl	800617e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006596:	f000 fe49 	bl	800722c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800659a:	4b0d      	ldr	r3, [pc, #52]	@ (80065d0 <prvAddNewTaskToReadyList+0xc0>)
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d00e      	beq.n	80065c0 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80065a2:	4b0a      	ldr	r3, [pc, #40]	@ (80065cc <prvAddNewTaskToReadyList+0xbc>)
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065ac:	429a      	cmp	r2, r3
 80065ae:	d207      	bcs.n	80065c0 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80065b0:	4b0b      	ldr	r3, [pc, #44]	@ (80065e0 <prvAddNewTaskToReadyList+0xd0>)
 80065b2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80065b6:	601a      	str	r2, [r3, #0]
 80065b8:	f3bf 8f4f 	dsb	sy
 80065bc:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80065c0:	bf00      	nop
 80065c2:	3708      	adds	r7, #8
 80065c4:	46bd      	mov	sp, r7
 80065c6:	bd80      	pop	{r7, pc}
 80065c8:	20000624 	.word	0x20000624
 80065cc:	20000524 	.word	0x20000524
 80065d0:	20000630 	.word	0x20000630
 80065d4:	20000640 	.word	0x20000640
 80065d8:	2000062c 	.word	0x2000062c
 80065dc:	20000528 	.word	0x20000528
 80065e0:	e000ed04 	.word	0xe000ed04

080065e4 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 80065e4:	b580      	push	{r7, lr}
 80065e6:	b08a      	sub	sp, #40	@ 0x28
 80065e8:	af00      	add	r7, sp, #0
 80065ea:	6078      	str	r0, [r7, #4]
 80065ec:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 80065ee:	2300      	movs	r3, #0
 80065f0:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d10b      	bne.n	8006610 <vTaskDelayUntil+0x2c>
	__asm volatile
 80065f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065fc:	f383 8811 	msr	BASEPRI, r3
 8006600:	f3bf 8f6f 	isb	sy
 8006604:	f3bf 8f4f 	dsb	sy
 8006608:	617b      	str	r3, [r7, #20]
}
 800660a:	bf00      	nop
 800660c:	bf00      	nop
 800660e:	e7fd      	b.n	800660c <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 8006610:	683b      	ldr	r3, [r7, #0]
 8006612:	2b00      	cmp	r3, #0
 8006614:	d10b      	bne.n	800662e <vTaskDelayUntil+0x4a>
	__asm volatile
 8006616:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800661a:	f383 8811 	msr	BASEPRI, r3
 800661e:	f3bf 8f6f 	isb	sy
 8006622:	f3bf 8f4f 	dsb	sy
 8006626:	613b      	str	r3, [r7, #16]
}
 8006628:	bf00      	nop
 800662a:	bf00      	nop
 800662c:	e7fd      	b.n	800662a <vTaskDelayUntil+0x46>
		configASSERT( uxSchedulerSuspended == 0 );
 800662e:	4b2a      	ldr	r3, [pc, #168]	@ (80066d8 <vTaskDelayUntil+0xf4>)
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	2b00      	cmp	r3, #0
 8006634:	d00b      	beq.n	800664e <vTaskDelayUntil+0x6a>
	__asm volatile
 8006636:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800663a:	f383 8811 	msr	BASEPRI, r3
 800663e:	f3bf 8f6f 	isb	sy
 8006642:	f3bf 8f4f 	dsb	sy
 8006646:	60fb      	str	r3, [r7, #12]
}
 8006648:	bf00      	nop
 800664a:	bf00      	nop
 800664c:	e7fd      	b.n	800664a <vTaskDelayUntil+0x66>

		vTaskSuspendAll();
 800664e:	f000 f8b3 	bl	80067b8 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 8006652:	4b22      	ldr	r3, [pc, #136]	@ (80066dc <vTaskDelayUntil+0xf8>)
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	683a      	ldr	r2, [r7, #0]
 800665e:	4413      	add	r3, r2
 8006660:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	6a3a      	ldr	r2, [r7, #32]
 8006668:	429a      	cmp	r2, r3
 800666a:	d20b      	bcs.n	8006684 <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	69fa      	ldr	r2, [r7, #28]
 8006672:	429a      	cmp	r2, r3
 8006674:	d211      	bcs.n	800669a <vTaskDelayUntil+0xb6>
 8006676:	69fa      	ldr	r2, [r7, #28]
 8006678:	6a3b      	ldr	r3, [r7, #32]
 800667a:	429a      	cmp	r2, r3
 800667c:	d90d      	bls.n	800669a <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 800667e:	2301      	movs	r3, #1
 8006680:	627b      	str	r3, [r7, #36]	@ 0x24
 8006682:	e00a      	b.n	800669a <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	69fa      	ldr	r2, [r7, #28]
 800668a:	429a      	cmp	r2, r3
 800668c:	d303      	bcc.n	8006696 <vTaskDelayUntil+0xb2>
 800668e:	69fa      	ldr	r2, [r7, #28]
 8006690:	6a3b      	ldr	r3, [r7, #32]
 8006692:	429a      	cmp	r2, r3
 8006694:	d901      	bls.n	800669a <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 8006696:	2301      	movs	r3, #1
 8006698:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	69fa      	ldr	r2, [r7, #28]
 800669e:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 80066a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d006      	beq.n	80066b4 <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 80066a6:	69fa      	ldr	r2, [r7, #28]
 80066a8:	6a3b      	ldr	r3, [r7, #32]
 80066aa:	1ad3      	subs	r3, r2, r3
 80066ac:	2100      	movs	r1, #0
 80066ae:	4618      	mov	r0, r3
 80066b0:	f000 fc34 	bl	8006f1c <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 80066b4:	f000 f88e 	bl	80067d4 <xTaskResumeAll>
 80066b8:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80066ba:	69bb      	ldr	r3, [r7, #24]
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d107      	bne.n	80066d0 <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 80066c0:	4b07      	ldr	r3, [pc, #28]	@ (80066e0 <vTaskDelayUntil+0xfc>)
 80066c2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80066c6:	601a      	str	r2, [r3, #0]
 80066c8:	f3bf 8f4f 	dsb	sy
 80066cc:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80066d0:	bf00      	nop
 80066d2:	3728      	adds	r7, #40	@ 0x28
 80066d4:	46bd      	mov	sp, r7
 80066d6:	bd80      	pop	{r7, pc}
 80066d8:	2000064c 	.word	0x2000064c
 80066dc:	20000628 	.word	0x20000628
 80066e0:	e000ed04 	.word	0xe000ed04

080066e4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80066e4:	b580      	push	{r7, lr}
 80066e6:	b08a      	sub	sp, #40	@ 0x28
 80066e8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80066ea:	2300      	movs	r3, #0
 80066ec:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80066ee:	2300      	movs	r3, #0
 80066f0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80066f2:	463a      	mov	r2, r7
 80066f4:	1d39      	adds	r1, r7, #4
 80066f6:	f107 0308 	add.w	r3, r7, #8
 80066fa:	4618      	mov	r0, r3
 80066fc:	f7f9 fd28 	bl	8000150 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006700:	6839      	ldr	r1, [r7, #0]
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	68ba      	ldr	r2, [r7, #8]
 8006706:	9202      	str	r2, [sp, #8]
 8006708:	9301      	str	r3, [sp, #4]
 800670a:	2300      	movs	r3, #0
 800670c:	9300      	str	r3, [sp, #0]
 800670e:	2300      	movs	r3, #0
 8006710:	460a      	mov	r2, r1
 8006712:	4921      	ldr	r1, [pc, #132]	@ (8006798 <vTaskStartScheduler+0xb4>)
 8006714:	4821      	ldr	r0, [pc, #132]	@ (800679c <vTaskStartScheduler+0xb8>)
 8006716:	f7ff fdb6 	bl	8006286 <xTaskCreateStatic>
 800671a:	4603      	mov	r3, r0
 800671c:	4a20      	ldr	r2, [pc, #128]	@ (80067a0 <vTaskStartScheduler+0xbc>)
 800671e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006720:	4b1f      	ldr	r3, [pc, #124]	@ (80067a0 <vTaskStartScheduler+0xbc>)
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	2b00      	cmp	r3, #0
 8006726:	d002      	beq.n	800672e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006728:	2301      	movs	r3, #1
 800672a:	617b      	str	r3, [r7, #20]
 800672c:	e001      	b.n	8006732 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800672e:	2300      	movs	r3, #0
 8006730:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006732:	697b      	ldr	r3, [r7, #20]
 8006734:	2b01      	cmp	r3, #1
 8006736:	d11b      	bne.n	8006770 <vTaskStartScheduler+0x8c>
	__asm volatile
 8006738:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800673c:	f383 8811 	msr	BASEPRI, r3
 8006740:	f3bf 8f6f 	isb	sy
 8006744:	f3bf 8f4f 	dsb	sy
 8006748:	613b      	str	r3, [r7, #16]
}
 800674a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800674c:	4b15      	ldr	r3, [pc, #84]	@ (80067a4 <vTaskStartScheduler+0xc0>)
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	334c      	adds	r3, #76	@ 0x4c
 8006752:	4a15      	ldr	r2, [pc, #84]	@ (80067a8 <vTaskStartScheduler+0xc4>)
 8006754:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006756:	4b15      	ldr	r3, [pc, #84]	@ (80067ac <vTaskStartScheduler+0xc8>)
 8006758:	f04f 32ff 	mov.w	r2, #4294967295
 800675c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800675e:	4b14      	ldr	r3, [pc, #80]	@ (80067b0 <vTaskStartScheduler+0xcc>)
 8006760:	2201      	movs	r2, #1
 8006762:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006764:	4b13      	ldr	r3, [pc, #76]	@ (80067b4 <vTaskStartScheduler+0xd0>)
 8006766:	2200      	movs	r2, #0
 8006768:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800676a:	f000 fcbd 	bl	80070e8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800676e:	e00f      	b.n	8006790 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006770:	697b      	ldr	r3, [r7, #20]
 8006772:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006776:	d10b      	bne.n	8006790 <vTaskStartScheduler+0xac>
	__asm volatile
 8006778:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800677c:	f383 8811 	msr	BASEPRI, r3
 8006780:	f3bf 8f6f 	isb	sy
 8006784:	f3bf 8f4f 	dsb	sy
 8006788:	60fb      	str	r3, [r7, #12]
}
 800678a:	bf00      	nop
 800678c:	bf00      	nop
 800678e:	e7fd      	b.n	800678c <vTaskStartScheduler+0xa8>
}
 8006790:	bf00      	nop
 8006792:	3718      	adds	r7, #24
 8006794:	46bd      	mov	sp, r7
 8006796:	bd80      	pop	{r7, pc}
 8006798:	08008884 	.word	0x08008884
 800679c:	08006b65 	.word	0x08006b65
 80067a0:	20000648 	.word	0x20000648
 80067a4:	20000524 	.word	0x20000524
 80067a8:	2000001c 	.word	0x2000001c
 80067ac:	20000644 	.word	0x20000644
 80067b0:	20000630 	.word	0x20000630
 80067b4:	20000628 	.word	0x20000628

080067b8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80067b8:	b480      	push	{r7}
 80067ba:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80067bc:	4b04      	ldr	r3, [pc, #16]	@ (80067d0 <vTaskSuspendAll+0x18>)
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	3301      	adds	r3, #1
 80067c2:	4a03      	ldr	r2, [pc, #12]	@ (80067d0 <vTaskSuspendAll+0x18>)
 80067c4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80067c6:	bf00      	nop
 80067c8:	46bd      	mov	sp, r7
 80067ca:	bc80      	pop	{r7}
 80067cc:	4770      	bx	lr
 80067ce:	bf00      	nop
 80067d0:	2000064c 	.word	0x2000064c

080067d4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80067d4:	b580      	push	{r7, lr}
 80067d6:	b084      	sub	sp, #16
 80067d8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80067da:	2300      	movs	r3, #0
 80067dc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80067de:	2300      	movs	r3, #0
 80067e0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80067e2:	4b42      	ldr	r3, [pc, #264]	@ (80068ec <xTaskResumeAll+0x118>)
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d10b      	bne.n	8006802 <xTaskResumeAll+0x2e>
	__asm volatile
 80067ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067ee:	f383 8811 	msr	BASEPRI, r3
 80067f2:	f3bf 8f6f 	isb	sy
 80067f6:	f3bf 8f4f 	dsb	sy
 80067fa:	603b      	str	r3, [r7, #0]
}
 80067fc:	bf00      	nop
 80067fe:	bf00      	nop
 8006800:	e7fd      	b.n	80067fe <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006802:	f000 fce3 	bl	80071cc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006806:	4b39      	ldr	r3, [pc, #228]	@ (80068ec <xTaskResumeAll+0x118>)
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	3b01      	subs	r3, #1
 800680c:	4a37      	ldr	r2, [pc, #220]	@ (80068ec <xTaskResumeAll+0x118>)
 800680e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006810:	4b36      	ldr	r3, [pc, #216]	@ (80068ec <xTaskResumeAll+0x118>)
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	2b00      	cmp	r3, #0
 8006816:	d161      	bne.n	80068dc <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006818:	4b35      	ldr	r3, [pc, #212]	@ (80068f0 <xTaskResumeAll+0x11c>)
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	2b00      	cmp	r3, #0
 800681e:	d05d      	beq.n	80068dc <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006820:	e02e      	b.n	8006880 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006822:	4b34      	ldr	r3, [pc, #208]	@ (80068f4 <xTaskResumeAll+0x120>)
 8006824:	68db      	ldr	r3, [r3, #12]
 8006826:	68db      	ldr	r3, [r3, #12]
 8006828:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	3318      	adds	r3, #24
 800682e:	4618      	mov	r0, r3
 8006830:	f7ff fd00 	bl	8006234 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	3304      	adds	r3, #4
 8006838:	4618      	mov	r0, r3
 800683a:	f7ff fcfb 	bl	8006234 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006842:	2201      	movs	r2, #1
 8006844:	409a      	lsls	r2, r3
 8006846:	4b2c      	ldr	r3, [pc, #176]	@ (80068f8 <xTaskResumeAll+0x124>)
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	4313      	orrs	r3, r2
 800684c:	4a2a      	ldr	r2, [pc, #168]	@ (80068f8 <xTaskResumeAll+0x124>)
 800684e:	6013      	str	r3, [r2, #0]
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006854:	4613      	mov	r3, r2
 8006856:	009b      	lsls	r3, r3, #2
 8006858:	4413      	add	r3, r2
 800685a:	009b      	lsls	r3, r3, #2
 800685c:	4a27      	ldr	r2, [pc, #156]	@ (80068fc <xTaskResumeAll+0x128>)
 800685e:	441a      	add	r2, r3
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	3304      	adds	r3, #4
 8006864:	4619      	mov	r1, r3
 8006866:	4610      	mov	r0, r2
 8006868:	f7ff fc89 	bl	800617e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006870:	4b23      	ldr	r3, [pc, #140]	@ (8006900 <xTaskResumeAll+0x12c>)
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006876:	429a      	cmp	r2, r3
 8006878:	d302      	bcc.n	8006880 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800687a:	4b22      	ldr	r3, [pc, #136]	@ (8006904 <xTaskResumeAll+0x130>)
 800687c:	2201      	movs	r2, #1
 800687e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006880:	4b1c      	ldr	r3, [pc, #112]	@ (80068f4 <xTaskResumeAll+0x120>)
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	2b00      	cmp	r3, #0
 8006886:	d1cc      	bne.n	8006822 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	2b00      	cmp	r3, #0
 800688c:	d001      	beq.n	8006892 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800688e:	f000 fa25 	bl	8006cdc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006892:	4b1d      	ldr	r3, [pc, #116]	@ (8006908 <xTaskResumeAll+0x134>)
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	2b00      	cmp	r3, #0
 800689c:	d010      	beq.n	80068c0 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800689e:	f000 f845 	bl	800692c <xTaskIncrementTick>
 80068a2:	4603      	mov	r3, r0
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d002      	beq.n	80068ae <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80068a8:	4b16      	ldr	r3, [pc, #88]	@ (8006904 <xTaskResumeAll+0x130>)
 80068aa:	2201      	movs	r2, #1
 80068ac:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	3b01      	subs	r3, #1
 80068b2:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d1f1      	bne.n	800689e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80068ba:	4b13      	ldr	r3, [pc, #76]	@ (8006908 <xTaskResumeAll+0x134>)
 80068bc:	2200      	movs	r2, #0
 80068be:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80068c0:	4b10      	ldr	r3, [pc, #64]	@ (8006904 <xTaskResumeAll+0x130>)
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d009      	beq.n	80068dc <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80068c8:	2301      	movs	r3, #1
 80068ca:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80068cc:	4b0f      	ldr	r3, [pc, #60]	@ (800690c <xTaskResumeAll+0x138>)
 80068ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80068d2:	601a      	str	r2, [r3, #0]
 80068d4:	f3bf 8f4f 	dsb	sy
 80068d8:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80068dc:	f000 fca6 	bl	800722c <vPortExitCritical>

	return xAlreadyYielded;
 80068e0:	68bb      	ldr	r3, [r7, #8]
}
 80068e2:	4618      	mov	r0, r3
 80068e4:	3710      	adds	r7, #16
 80068e6:	46bd      	mov	sp, r7
 80068e8:	bd80      	pop	{r7, pc}
 80068ea:	bf00      	nop
 80068ec:	2000064c 	.word	0x2000064c
 80068f0:	20000624 	.word	0x20000624
 80068f4:	200005e4 	.word	0x200005e4
 80068f8:	2000062c 	.word	0x2000062c
 80068fc:	20000528 	.word	0x20000528
 8006900:	20000524 	.word	0x20000524
 8006904:	20000638 	.word	0x20000638
 8006908:	20000634 	.word	0x20000634
 800690c:	e000ed04 	.word	0xe000ed04

08006910 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8006910:	b480      	push	{r7}
 8006912:	b083      	sub	sp, #12
 8006914:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8006916:	4b04      	ldr	r3, [pc, #16]	@ (8006928 <xTaskGetTickCount+0x18>)
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800691c:	687b      	ldr	r3, [r7, #4]
}
 800691e:	4618      	mov	r0, r3
 8006920:	370c      	adds	r7, #12
 8006922:	46bd      	mov	sp, r7
 8006924:	bc80      	pop	{r7}
 8006926:	4770      	bx	lr
 8006928:	20000628 	.word	0x20000628

0800692c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800692c:	b580      	push	{r7, lr}
 800692e:	b086      	sub	sp, #24
 8006930:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006932:	2300      	movs	r3, #0
 8006934:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006936:	4b4f      	ldr	r3, [pc, #316]	@ (8006a74 <xTaskIncrementTick+0x148>)
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	2b00      	cmp	r3, #0
 800693c:	f040 808f 	bne.w	8006a5e <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006940:	4b4d      	ldr	r3, [pc, #308]	@ (8006a78 <xTaskIncrementTick+0x14c>)
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	3301      	adds	r3, #1
 8006946:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006948:	4a4b      	ldr	r2, [pc, #300]	@ (8006a78 <xTaskIncrementTick+0x14c>)
 800694a:	693b      	ldr	r3, [r7, #16]
 800694c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800694e:	693b      	ldr	r3, [r7, #16]
 8006950:	2b00      	cmp	r3, #0
 8006952:	d121      	bne.n	8006998 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8006954:	4b49      	ldr	r3, [pc, #292]	@ (8006a7c <xTaskIncrementTick+0x150>)
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	2b00      	cmp	r3, #0
 800695c:	d00b      	beq.n	8006976 <xTaskIncrementTick+0x4a>
	__asm volatile
 800695e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006962:	f383 8811 	msr	BASEPRI, r3
 8006966:	f3bf 8f6f 	isb	sy
 800696a:	f3bf 8f4f 	dsb	sy
 800696e:	603b      	str	r3, [r7, #0]
}
 8006970:	bf00      	nop
 8006972:	bf00      	nop
 8006974:	e7fd      	b.n	8006972 <xTaskIncrementTick+0x46>
 8006976:	4b41      	ldr	r3, [pc, #260]	@ (8006a7c <xTaskIncrementTick+0x150>)
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	60fb      	str	r3, [r7, #12]
 800697c:	4b40      	ldr	r3, [pc, #256]	@ (8006a80 <xTaskIncrementTick+0x154>)
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	4a3e      	ldr	r2, [pc, #248]	@ (8006a7c <xTaskIncrementTick+0x150>)
 8006982:	6013      	str	r3, [r2, #0]
 8006984:	4a3e      	ldr	r2, [pc, #248]	@ (8006a80 <xTaskIncrementTick+0x154>)
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	6013      	str	r3, [r2, #0]
 800698a:	4b3e      	ldr	r3, [pc, #248]	@ (8006a84 <xTaskIncrementTick+0x158>)
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	3301      	adds	r3, #1
 8006990:	4a3c      	ldr	r2, [pc, #240]	@ (8006a84 <xTaskIncrementTick+0x158>)
 8006992:	6013      	str	r3, [r2, #0]
 8006994:	f000 f9a2 	bl	8006cdc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006998:	4b3b      	ldr	r3, [pc, #236]	@ (8006a88 <xTaskIncrementTick+0x15c>)
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	693a      	ldr	r2, [r7, #16]
 800699e:	429a      	cmp	r2, r3
 80069a0:	d348      	bcc.n	8006a34 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80069a2:	4b36      	ldr	r3, [pc, #216]	@ (8006a7c <xTaskIncrementTick+0x150>)
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d104      	bne.n	80069b6 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80069ac:	4b36      	ldr	r3, [pc, #216]	@ (8006a88 <xTaskIncrementTick+0x15c>)
 80069ae:	f04f 32ff 	mov.w	r2, #4294967295
 80069b2:	601a      	str	r2, [r3, #0]
					break;
 80069b4:	e03e      	b.n	8006a34 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80069b6:	4b31      	ldr	r3, [pc, #196]	@ (8006a7c <xTaskIncrementTick+0x150>)
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	68db      	ldr	r3, [r3, #12]
 80069bc:	68db      	ldr	r3, [r3, #12]
 80069be:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80069c0:	68bb      	ldr	r3, [r7, #8]
 80069c2:	685b      	ldr	r3, [r3, #4]
 80069c4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80069c6:	693a      	ldr	r2, [r7, #16]
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	429a      	cmp	r2, r3
 80069cc:	d203      	bcs.n	80069d6 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80069ce:	4a2e      	ldr	r2, [pc, #184]	@ (8006a88 <xTaskIncrementTick+0x15c>)
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80069d4:	e02e      	b.n	8006a34 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80069d6:	68bb      	ldr	r3, [r7, #8]
 80069d8:	3304      	adds	r3, #4
 80069da:	4618      	mov	r0, r3
 80069dc:	f7ff fc2a 	bl	8006234 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80069e0:	68bb      	ldr	r3, [r7, #8]
 80069e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d004      	beq.n	80069f2 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80069e8:	68bb      	ldr	r3, [r7, #8]
 80069ea:	3318      	adds	r3, #24
 80069ec:	4618      	mov	r0, r3
 80069ee:	f7ff fc21 	bl	8006234 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80069f2:	68bb      	ldr	r3, [r7, #8]
 80069f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069f6:	2201      	movs	r2, #1
 80069f8:	409a      	lsls	r2, r3
 80069fa:	4b24      	ldr	r3, [pc, #144]	@ (8006a8c <xTaskIncrementTick+0x160>)
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	4313      	orrs	r3, r2
 8006a00:	4a22      	ldr	r2, [pc, #136]	@ (8006a8c <xTaskIncrementTick+0x160>)
 8006a02:	6013      	str	r3, [r2, #0]
 8006a04:	68bb      	ldr	r3, [r7, #8]
 8006a06:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a08:	4613      	mov	r3, r2
 8006a0a:	009b      	lsls	r3, r3, #2
 8006a0c:	4413      	add	r3, r2
 8006a0e:	009b      	lsls	r3, r3, #2
 8006a10:	4a1f      	ldr	r2, [pc, #124]	@ (8006a90 <xTaskIncrementTick+0x164>)
 8006a12:	441a      	add	r2, r3
 8006a14:	68bb      	ldr	r3, [r7, #8]
 8006a16:	3304      	adds	r3, #4
 8006a18:	4619      	mov	r1, r3
 8006a1a:	4610      	mov	r0, r2
 8006a1c:	f7ff fbaf 	bl	800617e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006a20:	68bb      	ldr	r3, [r7, #8]
 8006a22:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a24:	4b1b      	ldr	r3, [pc, #108]	@ (8006a94 <xTaskIncrementTick+0x168>)
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a2a:	429a      	cmp	r2, r3
 8006a2c:	d3b9      	bcc.n	80069a2 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8006a2e:	2301      	movs	r3, #1
 8006a30:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006a32:	e7b6      	b.n	80069a2 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006a34:	4b17      	ldr	r3, [pc, #92]	@ (8006a94 <xTaskIncrementTick+0x168>)
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a3a:	4915      	ldr	r1, [pc, #84]	@ (8006a90 <xTaskIncrementTick+0x164>)
 8006a3c:	4613      	mov	r3, r2
 8006a3e:	009b      	lsls	r3, r3, #2
 8006a40:	4413      	add	r3, r2
 8006a42:	009b      	lsls	r3, r3, #2
 8006a44:	440b      	add	r3, r1
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	2b01      	cmp	r3, #1
 8006a4a:	d901      	bls.n	8006a50 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8006a4c:	2301      	movs	r3, #1
 8006a4e:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8006a50:	4b11      	ldr	r3, [pc, #68]	@ (8006a98 <xTaskIncrementTick+0x16c>)
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d007      	beq.n	8006a68 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8006a58:	2301      	movs	r3, #1
 8006a5a:	617b      	str	r3, [r7, #20]
 8006a5c:	e004      	b.n	8006a68 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8006a5e:	4b0f      	ldr	r3, [pc, #60]	@ (8006a9c <xTaskIncrementTick+0x170>)
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	3301      	adds	r3, #1
 8006a64:	4a0d      	ldr	r2, [pc, #52]	@ (8006a9c <xTaskIncrementTick+0x170>)
 8006a66:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8006a68:	697b      	ldr	r3, [r7, #20]
}
 8006a6a:	4618      	mov	r0, r3
 8006a6c:	3718      	adds	r7, #24
 8006a6e:	46bd      	mov	sp, r7
 8006a70:	bd80      	pop	{r7, pc}
 8006a72:	bf00      	nop
 8006a74:	2000064c 	.word	0x2000064c
 8006a78:	20000628 	.word	0x20000628
 8006a7c:	200005dc 	.word	0x200005dc
 8006a80:	200005e0 	.word	0x200005e0
 8006a84:	2000063c 	.word	0x2000063c
 8006a88:	20000644 	.word	0x20000644
 8006a8c:	2000062c 	.word	0x2000062c
 8006a90:	20000528 	.word	0x20000528
 8006a94:	20000524 	.word	0x20000524
 8006a98:	20000638 	.word	0x20000638
 8006a9c:	20000634 	.word	0x20000634

08006aa0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006aa0:	b480      	push	{r7}
 8006aa2:	b087      	sub	sp, #28
 8006aa4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006aa6:	4b29      	ldr	r3, [pc, #164]	@ (8006b4c <vTaskSwitchContext+0xac>)
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d003      	beq.n	8006ab6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006aae:	4b28      	ldr	r3, [pc, #160]	@ (8006b50 <vTaskSwitchContext+0xb0>)
 8006ab0:	2201      	movs	r2, #1
 8006ab2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006ab4:	e045      	b.n	8006b42 <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 8006ab6:	4b26      	ldr	r3, [pc, #152]	@ (8006b50 <vTaskSwitchContext+0xb0>)
 8006ab8:	2200      	movs	r2, #0
 8006aba:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006abc:	4b25      	ldr	r3, [pc, #148]	@ (8006b54 <vTaskSwitchContext+0xb4>)
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	fab3 f383 	clz	r3, r3
 8006ac8:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8006aca:	7afb      	ldrb	r3, [r7, #11]
 8006acc:	f1c3 031f 	rsb	r3, r3, #31
 8006ad0:	617b      	str	r3, [r7, #20]
 8006ad2:	4921      	ldr	r1, [pc, #132]	@ (8006b58 <vTaskSwitchContext+0xb8>)
 8006ad4:	697a      	ldr	r2, [r7, #20]
 8006ad6:	4613      	mov	r3, r2
 8006ad8:	009b      	lsls	r3, r3, #2
 8006ada:	4413      	add	r3, r2
 8006adc:	009b      	lsls	r3, r3, #2
 8006ade:	440b      	add	r3, r1
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d10b      	bne.n	8006afe <vTaskSwitchContext+0x5e>
	__asm volatile
 8006ae6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006aea:	f383 8811 	msr	BASEPRI, r3
 8006aee:	f3bf 8f6f 	isb	sy
 8006af2:	f3bf 8f4f 	dsb	sy
 8006af6:	607b      	str	r3, [r7, #4]
}
 8006af8:	bf00      	nop
 8006afa:	bf00      	nop
 8006afc:	e7fd      	b.n	8006afa <vTaskSwitchContext+0x5a>
 8006afe:	697a      	ldr	r2, [r7, #20]
 8006b00:	4613      	mov	r3, r2
 8006b02:	009b      	lsls	r3, r3, #2
 8006b04:	4413      	add	r3, r2
 8006b06:	009b      	lsls	r3, r3, #2
 8006b08:	4a13      	ldr	r2, [pc, #76]	@ (8006b58 <vTaskSwitchContext+0xb8>)
 8006b0a:	4413      	add	r3, r2
 8006b0c:	613b      	str	r3, [r7, #16]
 8006b0e:	693b      	ldr	r3, [r7, #16]
 8006b10:	685b      	ldr	r3, [r3, #4]
 8006b12:	685a      	ldr	r2, [r3, #4]
 8006b14:	693b      	ldr	r3, [r7, #16]
 8006b16:	605a      	str	r2, [r3, #4]
 8006b18:	693b      	ldr	r3, [r7, #16]
 8006b1a:	685a      	ldr	r2, [r3, #4]
 8006b1c:	693b      	ldr	r3, [r7, #16]
 8006b1e:	3308      	adds	r3, #8
 8006b20:	429a      	cmp	r2, r3
 8006b22:	d104      	bne.n	8006b2e <vTaskSwitchContext+0x8e>
 8006b24:	693b      	ldr	r3, [r7, #16]
 8006b26:	685b      	ldr	r3, [r3, #4]
 8006b28:	685a      	ldr	r2, [r3, #4]
 8006b2a:	693b      	ldr	r3, [r7, #16]
 8006b2c:	605a      	str	r2, [r3, #4]
 8006b2e:	693b      	ldr	r3, [r7, #16]
 8006b30:	685b      	ldr	r3, [r3, #4]
 8006b32:	68db      	ldr	r3, [r3, #12]
 8006b34:	4a09      	ldr	r2, [pc, #36]	@ (8006b5c <vTaskSwitchContext+0xbc>)
 8006b36:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006b38:	4b08      	ldr	r3, [pc, #32]	@ (8006b5c <vTaskSwitchContext+0xbc>)
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	334c      	adds	r3, #76	@ 0x4c
 8006b3e:	4a08      	ldr	r2, [pc, #32]	@ (8006b60 <vTaskSwitchContext+0xc0>)
 8006b40:	6013      	str	r3, [r2, #0]
}
 8006b42:	bf00      	nop
 8006b44:	371c      	adds	r7, #28
 8006b46:	46bd      	mov	sp, r7
 8006b48:	bc80      	pop	{r7}
 8006b4a:	4770      	bx	lr
 8006b4c:	2000064c 	.word	0x2000064c
 8006b50:	20000638 	.word	0x20000638
 8006b54:	2000062c 	.word	0x2000062c
 8006b58:	20000528 	.word	0x20000528
 8006b5c:	20000524 	.word	0x20000524
 8006b60:	2000001c 	.word	0x2000001c

08006b64 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006b64:	b580      	push	{r7, lr}
 8006b66:	b082      	sub	sp, #8
 8006b68:	af00      	add	r7, sp, #0
 8006b6a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006b6c:	f000 f852 	bl	8006c14 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006b70:	4b06      	ldr	r3, [pc, #24]	@ (8006b8c <prvIdleTask+0x28>)
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	2b01      	cmp	r3, #1
 8006b76:	d9f9      	bls.n	8006b6c <prvIdleTask+0x8>
			{
				taskYIELD();
 8006b78:	4b05      	ldr	r3, [pc, #20]	@ (8006b90 <prvIdleTask+0x2c>)
 8006b7a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006b7e:	601a      	str	r2, [r3, #0]
 8006b80:	f3bf 8f4f 	dsb	sy
 8006b84:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006b88:	e7f0      	b.n	8006b6c <prvIdleTask+0x8>
 8006b8a:	bf00      	nop
 8006b8c:	20000528 	.word	0x20000528
 8006b90:	e000ed04 	.word	0xe000ed04

08006b94 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006b94:	b580      	push	{r7, lr}
 8006b96:	b082      	sub	sp, #8
 8006b98:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006b9a:	2300      	movs	r3, #0
 8006b9c:	607b      	str	r3, [r7, #4]
 8006b9e:	e00c      	b.n	8006bba <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006ba0:	687a      	ldr	r2, [r7, #4]
 8006ba2:	4613      	mov	r3, r2
 8006ba4:	009b      	lsls	r3, r3, #2
 8006ba6:	4413      	add	r3, r2
 8006ba8:	009b      	lsls	r3, r3, #2
 8006baa:	4a12      	ldr	r2, [pc, #72]	@ (8006bf4 <prvInitialiseTaskLists+0x60>)
 8006bac:	4413      	add	r3, r2
 8006bae:	4618      	mov	r0, r3
 8006bb0:	f7ff faba 	bl	8006128 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	3301      	adds	r3, #1
 8006bb8:	607b      	str	r3, [r7, #4]
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	2b06      	cmp	r3, #6
 8006bbe:	d9ef      	bls.n	8006ba0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006bc0:	480d      	ldr	r0, [pc, #52]	@ (8006bf8 <prvInitialiseTaskLists+0x64>)
 8006bc2:	f7ff fab1 	bl	8006128 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006bc6:	480d      	ldr	r0, [pc, #52]	@ (8006bfc <prvInitialiseTaskLists+0x68>)
 8006bc8:	f7ff faae 	bl	8006128 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006bcc:	480c      	ldr	r0, [pc, #48]	@ (8006c00 <prvInitialiseTaskLists+0x6c>)
 8006bce:	f7ff faab 	bl	8006128 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006bd2:	480c      	ldr	r0, [pc, #48]	@ (8006c04 <prvInitialiseTaskLists+0x70>)
 8006bd4:	f7ff faa8 	bl	8006128 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006bd8:	480b      	ldr	r0, [pc, #44]	@ (8006c08 <prvInitialiseTaskLists+0x74>)
 8006bda:	f7ff faa5 	bl	8006128 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006bde:	4b0b      	ldr	r3, [pc, #44]	@ (8006c0c <prvInitialiseTaskLists+0x78>)
 8006be0:	4a05      	ldr	r2, [pc, #20]	@ (8006bf8 <prvInitialiseTaskLists+0x64>)
 8006be2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006be4:	4b0a      	ldr	r3, [pc, #40]	@ (8006c10 <prvInitialiseTaskLists+0x7c>)
 8006be6:	4a05      	ldr	r2, [pc, #20]	@ (8006bfc <prvInitialiseTaskLists+0x68>)
 8006be8:	601a      	str	r2, [r3, #0]
}
 8006bea:	bf00      	nop
 8006bec:	3708      	adds	r7, #8
 8006bee:	46bd      	mov	sp, r7
 8006bf0:	bd80      	pop	{r7, pc}
 8006bf2:	bf00      	nop
 8006bf4:	20000528 	.word	0x20000528
 8006bf8:	200005b4 	.word	0x200005b4
 8006bfc:	200005c8 	.word	0x200005c8
 8006c00:	200005e4 	.word	0x200005e4
 8006c04:	200005f8 	.word	0x200005f8
 8006c08:	20000610 	.word	0x20000610
 8006c0c:	200005dc 	.word	0x200005dc
 8006c10:	200005e0 	.word	0x200005e0

08006c14 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006c14:	b580      	push	{r7, lr}
 8006c16:	b082      	sub	sp, #8
 8006c18:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006c1a:	e019      	b.n	8006c50 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006c1c:	f000 fad6 	bl	80071cc <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006c20:	4b10      	ldr	r3, [pc, #64]	@ (8006c64 <prvCheckTasksWaitingTermination+0x50>)
 8006c22:	68db      	ldr	r3, [r3, #12]
 8006c24:	68db      	ldr	r3, [r3, #12]
 8006c26:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	3304      	adds	r3, #4
 8006c2c:	4618      	mov	r0, r3
 8006c2e:	f7ff fb01 	bl	8006234 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006c32:	4b0d      	ldr	r3, [pc, #52]	@ (8006c68 <prvCheckTasksWaitingTermination+0x54>)
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	3b01      	subs	r3, #1
 8006c38:	4a0b      	ldr	r2, [pc, #44]	@ (8006c68 <prvCheckTasksWaitingTermination+0x54>)
 8006c3a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006c3c:	4b0b      	ldr	r3, [pc, #44]	@ (8006c6c <prvCheckTasksWaitingTermination+0x58>)
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	3b01      	subs	r3, #1
 8006c42:	4a0a      	ldr	r2, [pc, #40]	@ (8006c6c <prvCheckTasksWaitingTermination+0x58>)
 8006c44:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8006c46:	f000 faf1 	bl	800722c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8006c4a:	6878      	ldr	r0, [r7, #4]
 8006c4c:	f000 f810 	bl	8006c70 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006c50:	4b06      	ldr	r3, [pc, #24]	@ (8006c6c <prvCheckTasksWaitingTermination+0x58>)
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	2b00      	cmp	r3, #0
 8006c56:	d1e1      	bne.n	8006c1c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006c58:	bf00      	nop
 8006c5a:	bf00      	nop
 8006c5c:	3708      	adds	r7, #8
 8006c5e:	46bd      	mov	sp, r7
 8006c60:	bd80      	pop	{r7, pc}
 8006c62:	bf00      	nop
 8006c64:	200005f8 	.word	0x200005f8
 8006c68:	20000624 	.word	0x20000624
 8006c6c:	2000060c 	.word	0x2000060c

08006c70 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006c70:	b580      	push	{r7, lr}
 8006c72:	b084      	sub	sp, #16
 8006c74:	af00      	add	r7, sp, #0
 8006c76:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	334c      	adds	r3, #76	@ 0x4c
 8006c7c:	4618      	mov	r0, r3
 8006c7e:	f000 ffb5 	bl	8007bec <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d108      	bne.n	8006c9e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c90:	4618      	mov	r0, r3
 8006c92:	f000 fc6b 	bl	800756c <vPortFree>
				vPortFree( pxTCB );
 8006c96:	6878      	ldr	r0, [r7, #4]
 8006c98:	f000 fc68 	bl	800756c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006c9c:	e019      	b.n	8006cd2 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8006ca4:	2b01      	cmp	r3, #1
 8006ca6:	d103      	bne.n	8006cb0 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8006ca8:	6878      	ldr	r0, [r7, #4]
 8006caa:	f000 fc5f 	bl	800756c <vPortFree>
	}
 8006cae:	e010      	b.n	8006cd2 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8006cb6:	2b02      	cmp	r3, #2
 8006cb8:	d00b      	beq.n	8006cd2 <prvDeleteTCB+0x62>
	__asm volatile
 8006cba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cbe:	f383 8811 	msr	BASEPRI, r3
 8006cc2:	f3bf 8f6f 	isb	sy
 8006cc6:	f3bf 8f4f 	dsb	sy
 8006cca:	60fb      	str	r3, [r7, #12]
}
 8006ccc:	bf00      	nop
 8006cce:	bf00      	nop
 8006cd0:	e7fd      	b.n	8006cce <prvDeleteTCB+0x5e>
	}
 8006cd2:	bf00      	nop
 8006cd4:	3710      	adds	r7, #16
 8006cd6:	46bd      	mov	sp, r7
 8006cd8:	bd80      	pop	{r7, pc}
	...

08006cdc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006cdc:	b480      	push	{r7}
 8006cde:	b083      	sub	sp, #12
 8006ce0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006ce2:	4b0c      	ldr	r3, [pc, #48]	@ (8006d14 <prvResetNextTaskUnblockTime+0x38>)
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d104      	bne.n	8006cf6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006cec:	4b0a      	ldr	r3, [pc, #40]	@ (8006d18 <prvResetNextTaskUnblockTime+0x3c>)
 8006cee:	f04f 32ff 	mov.w	r2, #4294967295
 8006cf2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006cf4:	e008      	b.n	8006d08 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006cf6:	4b07      	ldr	r3, [pc, #28]	@ (8006d14 <prvResetNextTaskUnblockTime+0x38>)
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	68db      	ldr	r3, [r3, #12]
 8006cfc:	68db      	ldr	r3, [r3, #12]
 8006cfe:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	685b      	ldr	r3, [r3, #4]
 8006d04:	4a04      	ldr	r2, [pc, #16]	@ (8006d18 <prvResetNextTaskUnblockTime+0x3c>)
 8006d06:	6013      	str	r3, [r2, #0]
}
 8006d08:	bf00      	nop
 8006d0a:	370c      	adds	r7, #12
 8006d0c:	46bd      	mov	sp, r7
 8006d0e:	bc80      	pop	{r7}
 8006d10:	4770      	bx	lr
 8006d12:	bf00      	nop
 8006d14:	200005dc 	.word	0x200005dc
 8006d18:	20000644 	.word	0x20000644

08006d1c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006d1c:	b480      	push	{r7}
 8006d1e:	b083      	sub	sp, #12
 8006d20:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8006d22:	4b0b      	ldr	r3, [pc, #44]	@ (8006d50 <xTaskGetSchedulerState+0x34>)
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d102      	bne.n	8006d30 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006d2a:	2301      	movs	r3, #1
 8006d2c:	607b      	str	r3, [r7, #4]
 8006d2e:	e008      	b.n	8006d42 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006d30:	4b08      	ldr	r3, [pc, #32]	@ (8006d54 <xTaskGetSchedulerState+0x38>)
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d102      	bne.n	8006d3e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006d38:	2302      	movs	r3, #2
 8006d3a:	607b      	str	r3, [r7, #4]
 8006d3c:	e001      	b.n	8006d42 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8006d3e:	2300      	movs	r3, #0
 8006d40:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8006d42:	687b      	ldr	r3, [r7, #4]
	}
 8006d44:	4618      	mov	r0, r3
 8006d46:	370c      	adds	r7, #12
 8006d48:	46bd      	mov	sp, r7
 8006d4a:	bc80      	pop	{r7}
 8006d4c:	4770      	bx	lr
 8006d4e:	bf00      	nop
 8006d50:	20000630 	.word	0x20000630
 8006d54:	2000064c 	.word	0x2000064c

08006d58 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 8006d58:	b580      	push	{r7, lr}
 8006d5a:	b084      	sub	sp, #16
 8006d5c:	af00      	add	r7, sp, #0
 8006d5e:	6078      	str	r0, [r7, #4]
 8006d60:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 8006d62:	f000 fa33 	bl	80071cc <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 8006d66:	4b20      	ldr	r3, [pc, #128]	@ (8006de8 <ulTaskNotifyTake+0x90>)
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d113      	bne.n	8006d9a <ulTaskNotifyTake+0x42>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8006d72:	4b1d      	ldr	r3, [pc, #116]	@ (8006de8 <ulTaskNotifyTake+0x90>)
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	2201      	movs	r2, #1
 8006d78:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c

				if( xTicksToWait > ( TickType_t ) 0 )
 8006d7c:	683b      	ldr	r3, [r7, #0]
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d00b      	beq.n	8006d9a <ulTaskNotifyTake+0x42>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006d82:	2101      	movs	r1, #1
 8006d84:	6838      	ldr	r0, [r7, #0]
 8006d86:	f000 f8c9 	bl	8006f1c <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8006d8a:	4b18      	ldr	r3, [pc, #96]	@ (8006dec <ulTaskNotifyTake+0x94>)
 8006d8c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006d90:	601a      	str	r2, [r3, #0]
 8006d92:	f3bf 8f4f 	dsb	sy
 8006d96:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8006d9a:	f000 fa47 	bl	800722c <vPortExitCritical>

		taskENTER_CRITICAL();
 8006d9e:	f000 fa15 	bl	80071cc <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 8006da2:	4b11      	ldr	r3, [pc, #68]	@ (8006de8 <ulTaskNotifyTake+0x90>)
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006daa:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d00e      	beq.n	8006dd0 <ulTaskNotifyTake+0x78>
			{
				if( xClearCountOnExit != pdFALSE )
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d005      	beq.n	8006dc4 <ulTaskNotifyTake+0x6c>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 8006db8:	4b0b      	ldr	r3, [pc, #44]	@ (8006de8 <ulTaskNotifyTake+0x90>)
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	2200      	movs	r2, #0
 8006dbe:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 8006dc2:	e005      	b.n	8006dd0 <ulTaskNotifyTake+0x78>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 8006dc4:	4b08      	ldr	r3, [pc, #32]	@ (8006de8 <ulTaskNotifyTake+0x90>)
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	68fa      	ldr	r2, [r7, #12]
 8006dca:	3a01      	subs	r2, #1
 8006dcc:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006dd0:	4b05      	ldr	r3, [pc, #20]	@ (8006de8 <ulTaskNotifyTake+0x90>)
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	2200      	movs	r2, #0
 8006dd6:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
		}
		taskEXIT_CRITICAL();
 8006dda:	f000 fa27 	bl	800722c <vPortExitCritical>

		return ulReturn;
 8006dde:	68fb      	ldr	r3, [r7, #12]
	}
 8006de0:	4618      	mov	r0, r3
 8006de2:	3710      	adds	r7, #16
 8006de4:	46bd      	mov	sp, r7
 8006de6:	bd80      	pop	{r7, pc}
 8006de8:	20000524 	.word	0x20000524
 8006dec:	e000ed04 	.word	0xe000ed04

08006df0 <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8006df0:	b580      	push	{r7, lr}
 8006df2:	b08a      	sub	sp, #40	@ 0x28
 8006df4:	af00      	add	r7, sp, #0
 8006df6:	6078      	str	r0, [r7, #4]
 8006df8:	6039      	str	r1, [r7, #0]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d10b      	bne.n	8006e18 <vTaskNotifyGiveFromISR+0x28>
	__asm volatile
 8006e00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e04:	f383 8811 	msr	BASEPRI, r3
 8006e08:	f3bf 8f6f 	isb	sy
 8006e0c:	f3bf 8f4f 	dsb	sy
 8006e10:	61bb      	str	r3, [r7, #24]
}
 8006e12:	bf00      	nop
 8006e14:	bf00      	nop
 8006e16:	e7fd      	b.n	8006e14 <vTaskNotifyGiveFromISR+0x24>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006e18:	f000 fa9a 	bl	8007350 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	627b      	str	r3, [r7, #36]	@ 0x24

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006e20:	f3ef 8211 	mrs	r2, BASEPRI
 8006e24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e28:	f383 8811 	msr	BASEPRI, r3
 8006e2c:	f3bf 8f6f 	isb	sy
 8006e30:	f3bf 8f4f 	dsb	sy
 8006e34:	617a      	str	r2, [r7, #20]
 8006e36:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8006e38:	697b      	ldr	r3, [r7, #20]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006e3a:	623b      	str	r3, [r7, #32]
		{
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8006e3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e3e:	f893 309c 	ldrb.w	r3, [r3, #156]	@ 0x9c
 8006e42:	77fb      	strb	r3, [r7, #31]
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8006e44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e46:	2202      	movs	r2, #2
 8006e48:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
 8006e4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e4e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006e52:	1c5a      	adds	r2, r3, #1
 8006e54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e56:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98

			traceTASK_NOTIFY_GIVE_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8006e5a:	7ffb      	ldrb	r3, [r7, #31]
 8006e5c:	2b01      	cmp	r3, #1
 8006e5e:	d146      	bne.n	8006eee <vTaskNotifyGiveFromISR+0xfe>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8006e60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d00b      	beq.n	8006e80 <vTaskNotifyGiveFromISR+0x90>
	__asm volatile
 8006e68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e6c:	f383 8811 	msr	BASEPRI, r3
 8006e70:	f3bf 8f6f 	isb	sy
 8006e74:	f3bf 8f4f 	dsb	sy
 8006e78:	60fb      	str	r3, [r7, #12]
}
 8006e7a:	bf00      	nop
 8006e7c:	bf00      	nop
 8006e7e:	e7fd      	b.n	8006e7c <vTaskNotifyGiveFromISR+0x8c>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006e80:	4b20      	ldr	r3, [pc, #128]	@ (8006f04 <vTaskNotifyGiveFromISR+0x114>)
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d11c      	bne.n	8006ec2 <vTaskNotifyGiveFromISR+0xd2>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006e88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e8a:	3304      	adds	r3, #4
 8006e8c:	4618      	mov	r0, r3
 8006e8e:	f7ff f9d1 	bl	8006234 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006e92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e96:	2201      	movs	r2, #1
 8006e98:	409a      	lsls	r2, r3
 8006e9a:	4b1b      	ldr	r3, [pc, #108]	@ (8006f08 <vTaskNotifyGiveFromISR+0x118>)
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	4313      	orrs	r3, r2
 8006ea0:	4a19      	ldr	r2, [pc, #100]	@ (8006f08 <vTaskNotifyGiveFromISR+0x118>)
 8006ea2:	6013      	str	r3, [r2, #0]
 8006ea4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ea6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ea8:	4613      	mov	r3, r2
 8006eaa:	009b      	lsls	r3, r3, #2
 8006eac:	4413      	add	r3, r2
 8006eae:	009b      	lsls	r3, r3, #2
 8006eb0:	4a16      	ldr	r2, [pc, #88]	@ (8006f0c <vTaskNotifyGiveFromISR+0x11c>)
 8006eb2:	441a      	add	r2, r3
 8006eb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006eb6:	3304      	adds	r3, #4
 8006eb8:	4619      	mov	r1, r3
 8006eba:	4610      	mov	r0, r2
 8006ebc:	f7ff f95f 	bl	800617e <vListInsertEnd>
 8006ec0:	e005      	b.n	8006ece <vTaskNotifyGiveFromISR+0xde>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8006ec2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ec4:	3318      	adds	r3, #24
 8006ec6:	4619      	mov	r1, r3
 8006ec8:	4811      	ldr	r0, [pc, #68]	@ (8006f10 <vTaskNotifyGiveFromISR+0x120>)
 8006eca:	f7ff f958 	bl	800617e <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006ece:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ed0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ed2:	4b10      	ldr	r3, [pc, #64]	@ (8006f14 <vTaskNotifyGiveFromISR+0x124>)
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ed8:	429a      	cmp	r2, r3
 8006eda:	d908      	bls.n	8006eee <vTaskNotifyGiveFromISR+0xfe>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8006edc:	683b      	ldr	r3, [r7, #0]
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d002      	beq.n	8006ee8 <vTaskNotifyGiveFromISR+0xf8>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8006ee2:	683b      	ldr	r3, [r7, #0]
 8006ee4:	2201      	movs	r2, #1
 8006ee6:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter in an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 8006ee8:	4b0b      	ldr	r3, [pc, #44]	@ (8006f18 <vTaskNotifyGiveFromISR+0x128>)
 8006eea:	2201      	movs	r2, #1
 8006eec:	601a      	str	r2, [r3, #0]
 8006eee:	6a3b      	ldr	r3, [r7, #32]
 8006ef0:	60bb      	str	r3, [r7, #8]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006ef2:	68bb      	ldr	r3, [r7, #8]
 8006ef4:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006ef8:	bf00      	nop
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
 8006efa:	bf00      	nop
 8006efc:	3728      	adds	r7, #40	@ 0x28
 8006efe:	46bd      	mov	sp, r7
 8006f00:	bd80      	pop	{r7, pc}
 8006f02:	bf00      	nop
 8006f04:	2000064c 	.word	0x2000064c
 8006f08:	2000062c 	.word	0x2000062c
 8006f0c:	20000528 	.word	0x20000528
 8006f10:	200005e4 	.word	0x200005e4
 8006f14:	20000524 	.word	0x20000524
 8006f18:	20000638 	.word	0x20000638

08006f1c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006f1c:	b580      	push	{r7, lr}
 8006f1e:	b084      	sub	sp, #16
 8006f20:	af00      	add	r7, sp, #0
 8006f22:	6078      	str	r0, [r7, #4]
 8006f24:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006f26:	4b29      	ldr	r3, [pc, #164]	@ (8006fcc <prvAddCurrentTaskToDelayedList+0xb0>)
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006f2c:	4b28      	ldr	r3, [pc, #160]	@ (8006fd0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	3304      	adds	r3, #4
 8006f32:	4618      	mov	r0, r3
 8006f34:	f7ff f97e 	bl	8006234 <uxListRemove>
 8006f38:	4603      	mov	r3, r0
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d10b      	bne.n	8006f56 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8006f3e:	4b24      	ldr	r3, [pc, #144]	@ (8006fd0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f44:	2201      	movs	r2, #1
 8006f46:	fa02 f303 	lsl.w	r3, r2, r3
 8006f4a:	43da      	mvns	r2, r3
 8006f4c:	4b21      	ldr	r3, [pc, #132]	@ (8006fd4 <prvAddCurrentTaskToDelayedList+0xb8>)
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	4013      	ands	r3, r2
 8006f52:	4a20      	ldr	r2, [pc, #128]	@ (8006fd4 <prvAddCurrentTaskToDelayedList+0xb8>)
 8006f54:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f5c:	d10a      	bne.n	8006f74 <prvAddCurrentTaskToDelayedList+0x58>
 8006f5e:	683b      	ldr	r3, [r7, #0]
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d007      	beq.n	8006f74 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006f64:	4b1a      	ldr	r3, [pc, #104]	@ (8006fd0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	3304      	adds	r3, #4
 8006f6a:	4619      	mov	r1, r3
 8006f6c:	481a      	ldr	r0, [pc, #104]	@ (8006fd8 <prvAddCurrentTaskToDelayedList+0xbc>)
 8006f6e:	f7ff f906 	bl	800617e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006f72:	e026      	b.n	8006fc2 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006f74:	68fa      	ldr	r2, [r7, #12]
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	4413      	add	r3, r2
 8006f7a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006f7c:	4b14      	ldr	r3, [pc, #80]	@ (8006fd0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	68ba      	ldr	r2, [r7, #8]
 8006f82:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006f84:	68ba      	ldr	r2, [r7, #8]
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	429a      	cmp	r2, r3
 8006f8a:	d209      	bcs.n	8006fa0 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006f8c:	4b13      	ldr	r3, [pc, #76]	@ (8006fdc <prvAddCurrentTaskToDelayedList+0xc0>)
 8006f8e:	681a      	ldr	r2, [r3, #0]
 8006f90:	4b0f      	ldr	r3, [pc, #60]	@ (8006fd0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	3304      	adds	r3, #4
 8006f96:	4619      	mov	r1, r3
 8006f98:	4610      	mov	r0, r2
 8006f9a:	f7ff f913 	bl	80061c4 <vListInsert>
}
 8006f9e:	e010      	b.n	8006fc2 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006fa0:	4b0f      	ldr	r3, [pc, #60]	@ (8006fe0 <prvAddCurrentTaskToDelayedList+0xc4>)
 8006fa2:	681a      	ldr	r2, [r3, #0]
 8006fa4:	4b0a      	ldr	r3, [pc, #40]	@ (8006fd0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	3304      	adds	r3, #4
 8006faa:	4619      	mov	r1, r3
 8006fac:	4610      	mov	r0, r2
 8006fae:	f7ff f909 	bl	80061c4 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006fb2:	4b0c      	ldr	r3, [pc, #48]	@ (8006fe4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	68ba      	ldr	r2, [r7, #8]
 8006fb8:	429a      	cmp	r2, r3
 8006fba:	d202      	bcs.n	8006fc2 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8006fbc:	4a09      	ldr	r2, [pc, #36]	@ (8006fe4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006fbe:	68bb      	ldr	r3, [r7, #8]
 8006fc0:	6013      	str	r3, [r2, #0]
}
 8006fc2:	bf00      	nop
 8006fc4:	3710      	adds	r7, #16
 8006fc6:	46bd      	mov	sp, r7
 8006fc8:	bd80      	pop	{r7, pc}
 8006fca:	bf00      	nop
 8006fcc:	20000628 	.word	0x20000628
 8006fd0:	20000524 	.word	0x20000524
 8006fd4:	2000062c 	.word	0x2000062c
 8006fd8:	20000610 	.word	0x20000610
 8006fdc:	200005e0 	.word	0x200005e0
 8006fe0:	200005dc 	.word	0x200005dc
 8006fe4:	20000644 	.word	0x20000644

08006fe8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006fe8:	b480      	push	{r7}
 8006fea:	b085      	sub	sp, #20
 8006fec:	af00      	add	r7, sp, #0
 8006fee:	60f8      	str	r0, [r7, #12]
 8006ff0:	60b9      	str	r1, [r7, #8]
 8006ff2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	3b04      	subs	r3, #4
 8006ff8:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8007000:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	3b04      	subs	r3, #4
 8007006:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007008:	68bb      	ldr	r3, [r7, #8]
 800700a:	f023 0201 	bic.w	r2, r3, #1
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	3b04      	subs	r3, #4
 8007016:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007018:	4a08      	ldr	r2, [pc, #32]	@ (800703c <pxPortInitialiseStack+0x54>)
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	3b14      	subs	r3, #20
 8007022:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007024:	687a      	ldr	r2, [r7, #4]
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	3b20      	subs	r3, #32
 800702e:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007030:	68fb      	ldr	r3, [r7, #12]
}
 8007032:	4618      	mov	r0, r3
 8007034:	3714      	adds	r7, #20
 8007036:	46bd      	mov	sp, r7
 8007038:	bc80      	pop	{r7}
 800703a:	4770      	bx	lr
 800703c:	08007041 	.word	0x08007041

08007040 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007040:	b480      	push	{r7}
 8007042:	b085      	sub	sp, #20
 8007044:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8007046:	2300      	movs	r3, #0
 8007048:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800704a:	4b12      	ldr	r3, [pc, #72]	@ (8007094 <prvTaskExitError+0x54>)
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007052:	d00b      	beq.n	800706c <prvTaskExitError+0x2c>
	__asm volatile
 8007054:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007058:	f383 8811 	msr	BASEPRI, r3
 800705c:	f3bf 8f6f 	isb	sy
 8007060:	f3bf 8f4f 	dsb	sy
 8007064:	60fb      	str	r3, [r7, #12]
}
 8007066:	bf00      	nop
 8007068:	bf00      	nop
 800706a:	e7fd      	b.n	8007068 <prvTaskExitError+0x28>
	__asm volatile
 800706c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007070:	f383 8811 	msr	BASEPRI, r3
 8007074:	f3bf 8f6f 	isb	sy
 8007078:	f3bf 8f4f 	dsb	sy
 800707c:	60bb      	str	r3, [r7, #8]
}
 800707e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007080:	bf00      	nop
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	2b00      	cmp	r3, #0
 8007086:	d0fc      	beq.n	8007082 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007088:	bf00      	nop
 800708a:	bf00      	nop
 800708c:	3714      	adds	r7, #20
 800708e:	46bd      	mov	sp, r7
 8007090:	bc80      	pop	{r7}
 8007092:	4770      	bx	lr
 8007094:	2000000c 	.word	0x2000000c
	...

080070a0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80070a0:	4b07      	ldr	r3, [pc, #28]	@ (80070c0 <pxCurrentTCBConst2>)
 80070a2:	6819      	ldr	r1, [r3, #0]
 80070a4:	6808      	ldr	r0, [r1, #0]
 80070a6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80070aa:	f380 8809 	msr	PSP, r0
 80070ae:	f3bf 8f6f 	isb	sy
 80070b2:	f04f 0000 	mov.w	r0, #0
 80070b6:	f380 8811 	msr	BASEPRI, r0
 80070ba:	f04e 0e0d 	orr.w	lr, lr, #13
 80070be:	4770      	bx	lr

080070c0 <pxCurrentTCBConst2>:
 80070c0:	20000524 	.word	0x20000524
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80070c4:	bf00      	nop
 80070c6:	bf00      	nop

080070c8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 80070c8:	4806      	ldr	r0, [pc, #24]	@ (80070e4 <prvPortStartFirstTask+0x1c>)
 80070ca:	6800      	ldr	r0, [r0, #0]
 80070cc:	6800      	ldr	r0, [r0, #0]
 80070ce:	f380 8808 	msr	MSP, r0
 80070d2:	b662      	cpsie	i
 80070d4:	b661      	cpsie	f
 80070d6:	f3bf 8f4f 	dsb	sy
 80070da:	f3bf 8f6f 	isb	sy
 80070de:	df00      	svc	0
 80070e0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80070e2:	bf00      	nop
 80070e4:	e000ed08 	.word	0xe000ed08

080070e8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80070e8:	b580      	push	{r7, lr}
 80070ea:	b084      	sub	sp, #16
 80070ec:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80070ee:	4b32      	ldr	r3, [pc, #200]	@ (80071b8 <xPortStartScheduler+0xd0>)
 80070f0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	781b      	ldrb	r3, [r3, #0]
 80070f6:	b2db      	uxtb	r3, r3
 80070f8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	22ff      	movs	r2, #255	@ 0xff
 80070fe:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	781b      	ldrb	r3, [r3, #0]
 8007104:	b2db      	uxtb	r3, r3
 8007106:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007108:	78fb      	ldrb	r3, [r7, #3]
 800710a:	b2db      	uxtb	r3, r3
 800710c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8007110:	b2da      	uxtb	r2, r3
 8007112:	4b2a      	ldr	r3, [pc, #168]	@ (80071bc <xPortStartScheduler+0xd4>)
 8007114:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007116:	4b2a      	ldr	r3, [pc, #168]	@ (80071c0 <xPortStartScheduler+0xd8>)
 8007118:	2207      	movs	r2, #7
 800711a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800711c:	e009      	b.n	8007132 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800711e:	4b28      	ldr	r3, [pc, #160]	@ (80071c0 <xPortStartScheduler+0xd8>)
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	3b01      	subs	r3, #1
 8007124:	4a26      	ldr	r2, [pc, #152]	@ (80071c0 <xPortStartScheduler+0xd8>)
 8007126:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007128:	78fb      	ldrb	r3, [r7, #3]
 800712a:	b2db      	uxtb	r3, r3
 800712c:	005b      	lsls	r3, r3, #1
 800712e:	b2db      	uxtb	r3, r3
 8007130:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007132:	78fb      	ldrb	r3, [r7, #3]
 8007134:	b2db      	uxtb	r3, r3
 8007136:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800713a:	2b80      	cmp	r3, #128	@ 0x80
 800713c:	d0ef      	beq.n	800711e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800713e:	4b20      	ldr	r3, [pc, #128]	@ (80071c0 <xPortStartScheduler+0xd8>)
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	f1c3 0307 	rsb	r3, r3, #7
 8007146:	2b04      	cmp	r3, #4
 8007148:	d00b      	beq.n	8007162 <xPortStartScheduler+0x7a>
	__asm volatile
 800714a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800714e:	f383 8811 	msr	BASEPRI, r3
 8007152:	f3bf 8f6f 	isb	sy
 8007156:	f3bf 8f4f 	dsb	sy
 800715a:	60bb      	str	r3, [r7, #8]
}
 800715c:	bf00      	nop
 800715e:	bf00      	nop
 8007160:	e7fd      	b.n	800715e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007162:	4b17      	ldr	r3, [pc, #92]	@ (80071c0 <xPortStartScheduler+0xd8>)
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	021b      	lsls	r3, r3, #8
 8007168:	4a15      	ldr	r2, [pc, #84]	@ (80071c0 <xPortStartScheduler+0xd8>)
 800716a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800716c:	4b14      	ldr	r3, [pc, #80]	@ (80071c0 <xPortStartScheduler+0xd8>)
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007174:	4a12      	ldr	r2, [pc, #72]	@ (80071c0 <xPortStartScheduler+0xd8>)
 8007176:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	b2da      	uxtb	r2, r3
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007180:	4b10      	ldr	r3, [pc, #64]	@ (80071c4 <xPortStartScheduler+0xdc>)
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	4a0f      	ldr	r2, [pc, #60]	@ (80071c4 <xPortStartScheduler+0xdc>)
 8007186:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800718a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800718c:	4b0d      	ldr	r3, [pc, #52]	@ (80071c4 <xPortStartScheduler+0xdc>)
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	4a0c      	ldr	r2, [pc, #48]	@ (80071c4 <xPortStartScheduler+0xdc>)
 8007192:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8007196:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007198:	f000 f8b8 	bl	800730c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800719c:	4b0a      	ldr	r3, [pc, #40]	@ (80071c8 <xPortStartScheduler+0xe0>)
 800719e:	2200      	movs	r2, #0
 80071a0:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80071a2:	f7ff ff91 	bl	80070c8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80071a6:	f7ff fc7b 	bl	8006aa0 <vTaskSwitchContext>
	prvTaskExitError();
 80071aa:	f7ff ff49 	bl	8007040 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80071ae:	2300      	movs	r3, #0
}
 80071b0:	4618      	mov	r0, r3
 80071b2:	3710      	adds	r7, #16
 80071b4:	46bd      	mov	sp, r7
 80071b6:	bd80      	pop	{r7, pc}
 80071b8:	e000e400 	.word	0xe000e400
 80071bc:	20000650 	.word	0x20000650
 80071c0:	20000654 	.word	0x20000654
 80071c4:	e000ed20 	.word	0xe000ed20
 80071c8:	2000000c 	.word	0x2000000c

080071cc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80071cc:	b480      	push	{r7}
 80071ce:	b083      	sub	sp, #12
 80071d0:	af00      	add	r7, sp, #0
	__asm volatile
 80071d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071d6:	f383 8811 	msr	BASEPRI, r3
 80071da:	f3bf 8f6f 	isb	sy
 80071de:	f3bf 8f4f 	dsb	sy
 80071e2:	607b      	str	r3, [r7, #4]
}
 80071e4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80071e6:	4b0f      	ldr	r3, [pc, #60]	@ (8007224 <vPortEnterCritical+0x58>)
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	3301      	adds	r3, #1
 80071ec:	4a0d      	ldr	r2, [pc, #52]	@ (8007224 <vPortEnterCritical+0x58>)
 80071ee:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80071f0:	4b0c      	ldr	r3, [pc, #48]	@ (8007224 <vPortEnterCritical+0x58>)
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	2b01      	cmp	r3, #1
 80071f6:	d110      	bne.n	800721a <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80071f8:	4b0b      	ldr	r3, [pc, #44]	@ (8007228 <vPortEnterCritical+0x5c>)
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	b2db      	uxtb	r3, r3
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d00b      	beq.n	800721a <vPortEnterCritical+0x4e>
	__asm volatile
 8007202:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007206:	f383 8811 	msr	BASEPRI, r3
 800720a:	f3bf 8f6f 	isb	sy
 800720e:	f3bf 8f4f 	dsb	sy
 8007212:	603b      	str	r3, [r7, #0]
}
 8007214:	bf00      	nop
 8007216:	bf00      	nop
 8007218:	e7fd      	b.n	8007216 <vPortEnterCritical+0x4a>
	}
}
 800721a:	bf00      	nop
 800721c:	370c      	adds	r7, #12
 800721e:	46bd      	mov	sp, r7
 8007220:	bc80      	pop	{r7}
 8007222:	4770      	bx	lr
 8007224:	2000000c 	.word	0x2000000c
 8007228:	e000ed04 	.word	0xe000ed04

0800722c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800722c:	b480      	push	{r7}
 800722e:	b083      	sub	sp, #12
 8007230:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007232:	4b12      	ldr	r3, [pc, #72]	@ (800727c <vPortExitCritical+0x50>)
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	2b00      	cmp	r3, #0
 8007238:	d10b      	bne.n	8007252 <vPortExitCritical+0x26>
	__asm volatile
 800723a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800723e:	f383 8811 	msr	BASEPRI, r3
 8007242:	f3bf 8f6f 	isb	sy
 8007246:	f3bf 8f4f 	dsb	sy
 800724a:	607b      	str	r3, [r7, #4]
}
 800724c:	bf00      	nop
 800724e:	bf00      	nop
 8007250:	e7fd      	b.n	800724e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007252:	4b0a      	ldr	r3, [pc, #40]	@ (800727c <vPortExitCritical+0x50>)
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	3b01      	subs	r3, #1
 8007258:	4a08      	ldr	r2, [pc, #32]	@ (800727c <vPortExitCritical+0x50>)
 800725a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800725c:	4b07      	ldr	r3, [pc, #28]	@ (800727c <vPortExitCritical+0x50>)
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	2b00      	cmp	r3, #0
 8007262:	d105      	bne.n	8007270 <vPortExitCritical+0x44>
 8007264:	2300      	movs	r3, #0
 8007266:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007268:	683b      	ldr	r3, [r7, #0]
 800726a:	f383 8811 	msr	BASEPRI, r3
}
 800726e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007270:	bf00      	nop
 8007272:	370c      	adds	r7, #12
 8007274:	46bd      	mov	sp, r7
 8007276:	bc80      	pop	{r7}
 8007278:	4770      	bx	lr
 800727a:	bf00      	nop
 800727c:	2000000c 	.word	0x2000000c

08007280 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007280:	f3ef 8009 	mrs	r0, PSP
 8007284:	f3bf 8f6f 	isb	sy
 8007288:	4b0d      	ldr	r3, [pc, #52]	@ (80072c0 <pxCurrentTCBConst>)
 800728a:	681a      	ldr	r2, [r3, #0]
 800728c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007290:	6010      	str	r0, [r2, #0]
 8007292:	e92d 4008 	stmdb	sp!, {r3, lr}
 8007296:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800729a:	f380 8811 	msr	BASEPRI, r0
 800729e:	f7ff fbff 	bl	8006aa0 <vTaskSwitchContext>
 80072a2:	f04f 0000 	mov.w	r0, #0
 80072a6:	f380 8811 	msr	BASEPRI, r0
 80072aa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80072ae:	6819      	ldr	r1, [r3, #0]
 80072b0:	6808      	ldr	r0, [r1, #0]
 80072b2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80072b6:	f380 8809 	msr	PSP, r0
 80072ba:	f3bf 8f6f 	isb	sy
 80072be:	4770      	bx	lr

080072c0 <pxCurrentTCBConst>:
 80072c0:	20000524 	.word	0x20000524
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80072c4:	bf00      	nop
 80072c6:	bf00      	nop

080072c8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80072c8:	b580      	push	{r7, lr}
 80072ca:	b082      	sub	sp, #8
 80072cc:	af00      	add	r7, sp, #0
	__asm volatile
 80072ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072d2:	f383 8811 	msr	BASEPRI, r3
 80072d6:	f3bf 8f6f 	isb	sy
 80072da:	f3bf 8f4f 	dsb	sy
 80072de:	607b      	str	r3, [r7, #4]
}
 80072e0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80072e2:	f7ff fb23 	bl	800692c <xTaskIncrementTick>
 80072e6:	4603      	mov	r3, r0
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	d003      	beq.n	80072f4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80072ec:	4b06      	ldr	r3, [pc, #24]	@ (8007308 <xPortSysTickHandler+0x40>)
 80072ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80072f2:	601a      	str	r2, [r3, #0]
 80072f4:	2300      	movs	r3, #0
 80072f6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80072f8:	683b      	ldr	r3, [r7, #0]
 80072fa:	f383 8811 	msr	BASEPRI, r3
}
 80072fe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007300:	bf00      	nop
 8007302:	3708      	adds	r7, #8
 8007304:	46bd      	mov	sp, r7
 8007306:	bd80      	pop	{r7, pc}
 8007308:	e000ed04 	.word	0xe000ed04

0800730c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800730c:	b480      	push	{r7}
 800730e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007310:	4b0a      	ldr	r3, [pc, #40]	@ (800733c <vPortSetupTimerInterrupt+0x30>)
 8007312:	2200      	movs	r2, #0
 8007314:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007316:	4b0a      	ldr	r3, [pc, #40]	@ (8007340 <vPortSetupTimerInterrupt+0x34>)
 8007318:	2200      	movs	r2, #0
 800731a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800731c:	4b09      	ldr	r3, [pc, #36]	@ (8007344 <vPortSetupTimerInterrupt+0x38>)
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	4a09      	ldr	r2, [pc, #36]	@ (8007348 <vPortSetupTimerInterrupt+0x3c>)
 8007322:	fba2 2303 	umull	r2, r3, r2, r3
 8007326:	099b      	lsrs	r3, r3, #6
 8007328:	4a08      	ldr	r2, [pc, #32]	@ (800734c <vPortSetupTimerInterrupt+0x40>)
 800732a:	3b01      	subs	r3, #1
 800732c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800732e:	4b03      	ldr	r3, [pc, #12]	@ (800733c <vPortSetupTimerInterrupt+0x30>)
 8007330:	2207      	movs	r2, #7
 8007332:	601a      	str	r2, [r3, #0]
}
 8007334:	bf00      	nop
 8007336:	46bd      	mov	sp, r7
 8007338:	bc80      	pop	{r7}
 800733a:	4770      	bx	lr
 800733c:	e000e010 	.word	0xe000e010
 8007340:	e000e018 	.word	0xe000e018
 8007344:	20000000 	.word	0x20000000
 8007348:	10624dd3 	.word	0x10624dd3
 800734c:	e000e014 	.word	0xe000e014

08007350 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007350:	b480      	push	{r7}
 8007352:	b085      	sub	sp, #20
 8007354:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8007356:	f3ef 8305 	mrs	r3, IPSR
 800735a:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	2b0f      	cmp	r3, #15
 8007360:	d915      	bls.n	800738e <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8007362:	4a17      	ldr	r2, [pc, #92]	@ (80073c0 <vPortValidateInterruptPriority+0x70>)
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	4413      	add	r3, r2
 8007368:	781b      	ldrb	r3, [r3, #0]
 800736a:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800736c:	4b15      	ldr	r3, [pc, #84]	@ (80073c4 <vPortValidateInterruptPriority+0x74>)
 800736e:	781b      	ldrb	r3, [r3, #0]
 8007370:	7afa      	ldrb	r2, [r7, #11]
 8007372:	429a      	cmp	r2, r3
 8007374:	d20b      	bcs.n	800738e <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8007376:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800737a:	f383 8811 	msr	BASEPRI, r3
 800737e:	f3bf 8f6f 	isb	sy
 8007382:	f3bf 8f4f 	dsb	sy
 8007386:	607b      	str	r3, [r7, #4]
}
 8007388:	bf00      	nop
 800738a:	bf00      	nop
 800738c:	e7fd      	b.n	800738a <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800738e:	4b0e      	ldr	r3, [pc, #56]	@ (80073c8 <vPortValidateInterruptPriority+0x78>)
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8007396:	4b0d      	ldr	r3, [pc, #52]	@ (80073cc <vPortValidateInterruptPriority+0x7c>)
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	429a      	cmp	r2, r3
 800739c:	d90b      	bls.n	80073b6 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800739e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073a2:	f383 8811 	msr	BASEPRI, r3
 80073a6:	f3bf 8f6f 	isb	sy
 80073aa:	f3bf 8f4f 	dsb	sy
 80073ae:	603b      	str	r3, [r7, #0]
}
 80073b0:	bf00      	nop
 80073b2:	bf00      	nop
 80073b4:	e7fd      	b.n	80073b2 <vPortValidateInterruptPriority+0x62>
	}
 80073b6:	bf00      	nop
 80073b8:	3714      	adds	r7, #20
 80073ba:	46bd      	mov	sp, r7
 80073bc:	bc80      	pop	{r7}
 80073be:	4770      	bx	lr
 80073c0:	e000e3f0 	.word	0xe000e3f0
 80073c4:	20000650 	.word	0x20000650
 80073c8:	e000ed0c 	.word	0xe000ed0c
 80073cc:	20000654 	.word	0x20000654

080073d0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80073d0:	b580      	push	{r7, lr}
 80073d2:	b08a      	sub	sp, #40	@ 0x28
 80073d4:	af00      	add	r7, sp, #0
 80073d6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80073d8:	2300      	movs	r3, #0
 80073da:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80073dc:	f7ff f9ec 	bl	80067b8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80073e0:	4b5c      	ldr	r3, [pc, #368]	@ (8007554 <pvPortMalloc+0x184>)
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d101      	bne.n	80073ec <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80073e8:	f000 f924 	bl	8007634 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80073ec:	4b5a      	ldr	r3, [pc, #360]	@ (8007558 <pvPortMalloc+0x188>)
 80073ee:	681a      	ldr	r2, [r3, #0]
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	4013      	ands	r3, r2
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	f040 8095 	bne.w	8007524 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d01e      	beq.n	800743e <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8007400:	2208      	movs	r2, #8
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	4413      	add	r3, r2
 8007406:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	f003 0307 	and.w	r3, r3, #7
 800740e:	2b00      	cmp	r3, #0
 8007410:	d015      	beq.n	800743e <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	f023 0307 	bic.w	r3, r3, #7
 8007418:	3308      	adds	r3, #8
 800741a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	f003 0307 	and.w	r3, r3, #7
 8007422:	2b00      	cmp	r3, #0
 8007424:	d00b      	beq.n	800743e <pvPortMalloc+0x6e>
	__asm volatile
 8007426:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800742a:	f383 8811 	msr	BASEPRI, r3
 800742e:	f3bf 8f6f 	isb	sy
 8007432:	f3bf 8f4f 	dsb	sy
 8007436:	617b      	str	r3, [r7, #20]
}
 8007438:	bf00      	nop
 800743a:	bf00      	nop
 800743c:	e7fd      	b.n	800743a <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	2b00      	cmp	r3, #0
 8007442:	d06f      	beq.n	8007524 <pvPortMalloc+0x154>
 8007444:	4b45      	ldr	r3, [pc, #276]	@ (800755c <pvPortMalloc+0x18c>)
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	687a      	ldr	r2, [r7, #4]
 800744a:	429a      	cmp	r2, r3
 800744c:	d86a      	bhi.n	8007524 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800744e:	4b44      	ldr	r3, [pc, #272]	@ (8007560 <pvPortMalloc+0x190>)
 8007450:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007452:	4b43      	ldr	r3, [pc, #268]	@ (8007560 <pvPortMalloc+0x190>)
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007458:	e004      	b.n	8007464 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800745a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800745c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800745e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007464:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007466:	685b      	ldr	r3, [r3, #4]
 8007468:	687a      	ldr	r2, [r7, #4]
 800746a:	429a      	cmp	r2, r3
 800746c:	d903      	bls.n	8007476 <pvPortMalloc+0xa6>
 800746e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	2b00      	cmp	r3, #0
 8007474:	d1f1      	bne.n	800745a <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007476:	4b37      	ldr	r3, [pc, #220]	@ (8007554 <pvPortMalloc+0x184>)
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800747c:	429a      	cmp	r2, r3
 800747e:	d051      	beq.n	8007524 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007480:	6a3b      	ldr	r3, [r7, #32]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	2208      	movs	r2, #8
 8007486:	4413      	add	r3, r2
 8007488:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800748a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800748c:	681a      	ldr	r2, [r3, #0]
 800748e:	6a3b      	ldr	r3, [r7, #32]
 8007490:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007492:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007494:	685a      	ldr	r2, [r3, #4]
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	1ad2      	subs	r2, r2, r3
 800749a:	2308      	movs	r3, #8
 800749c:	005b      	lsls	r3, r3, #1
 800749e:	429a      	cmp	r2, r3
 80074a0:	d920      	bls.n	80074e4 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80074a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	4413      	add	r3, r2
 80074a8:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80074aa:	69bb      	ldr	r3, [r7, #24]
 80074ac:	f003 0307 	and.w	r3, r3, #7
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	d00b      	beq.n	80074cc <pvPortMalloc+0xfc>
	__asm volatile
 80074b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074b8:	f383 8811 	msr	BASEPRI, r3
 80074bc:	f3bf 8f6f 	isb	sy
 80074c0:	f3bf 8f4f 	dsb	sy
 80074c4:	613b      	str	r3, [r7, #16]
}
 80074c6:	bf00      	nop
 80074c8:	bf00      	nop
 80074ca:	e7fd      	b.n	80074c8 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80074cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074ce:	685a      	ldr	r2, [r3, #4]
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	1ad2      	subs	r2, r2, r3
 80074d4:	69bb      	ldr	r3, [r7, #24]
 80074d6:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80074d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074da:	687a      	ldr	r2, [r7, #4]
 80074dc:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80074de:	69b8      	ldr	r0, [r7, #24]
 80074e0:	f000 f90a 	bl	80076f8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80074e4:	4b1d      	ldr	r3, [pc, #116]	@ (800755c <pvPortMalloc+0x18c>)
 80074e6:	681a      	ldr	r2, [r3, #0]
 80074e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074ea:	685b      	ldr	r3, [r3, #4]
 80074ec:	1ad3      	subs	r3, r2, r3
 80074ee:	4a1b      	ldr	r2, [pc, #108]	@ (800755c <pvPortMalloc+0x18c>)
 80074f0:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80074f2:	4b1a      	ldr	r3, [pc, #104]	@ (800755c <pvPortMalloc+0x18c>)
 80074f4:	681a      	ldr	r2, [r3, #0]
 80074f6:	4b1b      	ldr	r3, [pc, #108]	@ (8007564 <pvPortMalloc+0x194>)
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	429a      	cmp	r2, r3
 80074fc:	d203      	bcs.n	8007506 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80074fe:	4b17      	ldr	r3, [pc, #92]	@ (800755c <pvPortMalloc+0x18c>)
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	4a18      	ldr	r2, [pc, #96]	@ (8007564 <pvPortMalloc+0x194>)
 8007504:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007506:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007508:	685a      	ldr	r2, [r3, #4]
 800750a:	4b13      	ldr	r3, [pc, #76]	@ (8007558 <pvPortMalloc+0x188>)
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	431a      	orrs	r2, r3
 8007510:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007512:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007514:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007516:	2200      	movs	r2, #0
 8007518:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800751a:	4b13      	ldr	r3, [pc, #76]	@ (8007568 <pvPortMalloc+0x198>)
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	3301      	adds	r3, #1
 8007520:	4a11      	ldr	r2, [pc, #68]	@ (8007568 <pvPortMalloc+0x198>)
 8007522:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007524:	f7ff f956 	bl	80067d4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007528:	69fb      	ldr	r3, [r7, #28]
 800752a:	f003 0307 	and.w	r3, r3, #7
 800752e:	2b00      	cmp	r3, #0
 8007530:	d00b      	beq.n	800754a <pvPortMalloc+0x17a>
	__asm volatile
 8007532:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007536:	f383 8811 	msr	BASEPRI, r3
 800753a:	f3bf 8f6f 	isb	sy
 800753e:	f3bf 8f4f 	dsb	sy
 8007542:	60fb      	str	r3, [r7, #12]
}
 8007544:	bf00      	nop
 8007546:	bf00      	nop
 8007548:	e7fd      	b.n	8007546 <pvPortMalloc+0x176>
	return pvReturn;
 800754a:	69fb      	ldr	r3, [r7, #28]
}
 800754c:	4618      	mov	r0, r3
 800754e:	3728      	adds	r7, #40	@ 0x28
 8007550:	46bd      	mov	sp, r7
 8007552:	bd80      	pop	{r7, pc}
 8007554:	20001e60 	.word	0x20001e60
 8007558:	20001e74 	.word	0x20001e74
 800755c:	20001e64 	.word	0x20001e64
 8007560:	20001e58 	.word	0x20001e58
 8007564:	20001e68 	.word	0x20001e68
 8007568:	20001e6c 	.word	0x20001e6c

0800756c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800756c:	b580      	push	{r7, lr}
 800756e:	b086      	sub	sp, #24
 8007570:	af00      	add	r7, sp, #0
 8007572:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	2b00      	cmp	r3, #0
 800757c:	d04f      	beq.n	800761e <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800757e:	2308      	movs	r3, #8
 8007580:	425b      	negs	r3, r3
 8007582:	697a      	ldr	r2, [r7, #20]
 8007584:	4413      	add	r3, r2
 8007586:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007588:	697b      	ldr	r3, [r7, #20]
 800758a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800758c:	693b      	ldr	r3, [r7, #16]
 800758e:	685a      	ldr	r2, [r3, #4]
 8007590:	4b25      	ldr	r3, [pc, #148]	@ (8007628 <vPortFree+0xbc>)
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	4013      	ands	r3, r2
 8007596:	2b00      	cmp	r3, #0
 8007598:	d10b      	bne.n	80075b2 <vPortFree+0x46>
	__asm volatile
 800759a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800759e:	f383 8811 	msr	BASEPRI, r3
 80075a2:	f3bf 8f6f 	isb	sy
 80075a6:	f3bf 8f4f 	dsb	sy
 80075aa:	60fb      	str	r3, [r7, #12]
}
 80075ac:	bf00      	nop
 80075ae:	bf00      	nop
 80075b0:	e7fd      	b.n	80075ae <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80075b2:	693b      	ldr	r3, [r7, #16]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d00b      	beq.n	80075d2 <vPortFree+0x66>
	__asm volatile
 80075ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075be:	f383 8811 	msr	BASEPRI, r3
 80075c2:	f3bf 8f6f 	isb	sy
 80075c6:	f3bf 8f4f 	dsb	sy
 80075ca:	60bb      	str	r3, [r7, #8]
}
 80075cc:	bf00      	nop
 80075ce:	bf00      	nop
 80075d0:	e7fd      	b.n	80075ce <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80075d2:	693b      	ldr	r3, [r7, #16]
 80075d4:	685a      	ldr	r2, [r3, #4]
 80075d6:	4b14      	ldr	r3, [pc, #80]	@ (8007628 <vPortFree+0xbc>)
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	4013      	ands	r3, r2
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d01e      	beq.n	800761e <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80075e0:	693b      	ldr	r3, [r7, #16]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d11a      	bne.n	800761e <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80075e8:	693b      	ldr	r3, [r7, #16]
 80075ea:	685a      	ldr	r2, [r3, #4]
 80075ec:	4b0e      	ldr	r3, [pc, #56]	@ (8007628 <vPortFree+0xbc>)
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	43db      	mvns	r3, r3
 80075f2:	401a      	ands	r2, r3
 80075f4:	693b      	ldr	r3, [r7, #16]
 80075f6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80075f8:	f7ff f8de 	bl	80067b8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80075fc:	693b      	ldr	r3, [r7, #16]
 80075fe:	685a      	ldr	r2, [r3, #4]
 8007600:	4b0a      	ldr	r3, [pc, #40]	@ (800762c <vPortFree+0xc0>)
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	4413      	add	r3, r2
 8007606:	4a09      	ldr	r2, [pc, #36]	@ (800762c <vPortFree+0xc0>)
 8007608:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800760a:	6938      	ldr	r0, [r7, #16]
 800760c:	f000 f874 	bl	80076f8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8007610:	4b07      	ldr	r3, [pc, #28]	@ (8007630 <vPortFree+0xc4>)
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	3301      	adds	r3, #1
 8007616:	4a06      	ldr	r2, [pc, #24]	@ (8007630 <vPortFree+0xc4>)
 8007618:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800761a:	f7ff f8db 	bl	80067d4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800761e:	bf00      	nop
 8007620:	3718      	adds	r7, #24
 8007622:	46bd      	mov	sp, r7
 8007624:	bd80      	pop	{r7, pc}
 8007626:	bf00      	nop
 8007628:	20001e74 	.word	0x20001e74
 800762c:	20001e64 	.word	0x20001e64
 8007630:	20001e70 	.word	0x20001e70

08007634 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007634:	b480      	push	{r7}
 8007636:	b085      	sub	sp, #20
 8007638:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800763a:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800763e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007640:	4b27      	ldr	r3, [pc, #156]	@ (80076e0 <prvHeapInit+0xac>)
 8007642:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	f003 0307 	and.w	r3, r3, #7
 800764a:	2b00      	cmp	r3, #0
 800764c:	d00c      	beq.n	8007668 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	3307      	adds	r3, #7
 8007652:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	f023 0307 	bic.w	r3, r3, #7
 800765a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800765c:	68ba      	ldr	r2, [r7, #8]
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	1ad3      	subs	r3, r2, r3
 8007662:	4a1f      	ldr	r2, [pc, #124]	@ (80076e0 <prvHeapInit+0xac>)
 8007664:	4413      	add	r3, r2
 8007666:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800766c:	4a1d      	ldr	r2, [pc, #116]	@ (80076e4 <prvHeapInit+0xb0>)
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007672:	4b1c      	ldr	r3, [pc, #112]	@ (80076e4 <prvHeapInit+0xb0>)
 8007674:	2200      	movs	r2, #0
 8007676:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	68ba      	ldr	r2, [r7, #8]
 800767c:	4413      	add	r3, r2
 800767e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007680:	2208      	movs	r2, #8
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	1a9b      	subs	r3, r3, r2
 8007686:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	f023 0307 	bic.w	r3, r3, #7
 800768e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	4a15      	ldr	r2, [pc, #84]	@ (80076e8 <prvHeapInit+0xb4>)
 8007694:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007696:	4b14      	ldr	r3, [pc, #80]	@ (80076e8 <prvHeapInit+0xb4>)
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	2200      	movs	r2, #0
 800769c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800769e:	4b12      	ldr	r3, [pc, #72]	@ (80076e8 <prvHeapInit+0xb4>)
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	2200      	movs	r2, #0
 80076a4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80076aa:	683b      	ldr	r3, [r7, #0]
 80076ac:	68fa      	ldr	r2, [r7, #12]
 80076ae:	1ad2      	subs	r2, r2, r3
 80076b0:	683b      	ldr	r3, [r7, #0]
 80076b2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80076b4:	4b0c      	ldr	r3, [pc, #48]	@ (80076e8 <prvHeapInit+0xb4>)
 80076b6:	681a      	ldr	r2, [r3, #0]
 80076b8:	683b      	ldr	r3, [r7, #0]
 80076ba:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80076bc:	683b      	ldr	r3, [r7, #0]
 80076be:	685b      	ldr	r3, [r3, #4]
 80076c0:	4a0a      	ldr	r2, [pc, #40]	@ (80076ec <prvHeapInit+0xb8>)
 80076c2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80076c4:	683b      	ldr	r3, [r7, #0]
 80076c6:	685b      	ldr	r3, [r3, #4]
 80076c8:	4a09      	ldr	r2, [pc, #36]	@ (80076f0 <prvHeapInit+0xbc>)
 80076ca:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80076cc:	4b09      	ldr	r3, [pc, #36]	@ (80076f4 <prvHeapInit+0xc0>)
 80076ce:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80076d2:	601a      	str	r2, [r3, #0]
}
 80076d4:	bf00      	nop
 80076d6:	3714      	adds	r7, #20
 80076d8:	46bd      	mov	sp, r7
 80076da:	bc80      	pop	{r7}
 80076dc:	4770      	bx	lr
 80076de:	bf00      	nop
 80076e0:	20000658 	.word	0x20000658
 80076e4:	20001e58 	.word	0x20001e58
 80076e8:	20001e60 	.word	0x20001e60
 80076ec:	20001e68 	.word	0x20001e68
 80076f0:	20001e64 	.word	0x20001e64
 80076f4:	20001e74 	.word	0x20001e74

080076f8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80076f8:	b480      	push	{r7}
 80076fa:	b085      	sub	sp, #20
 80076fc:	af00      	add	r7, sp, #0
 80076fe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007700:	4b27      	ldr	r3, [pc, #156]	@ (80077a0 <prvInsertBlockIntoFreeList+0xa8>)
 8007702:	60fb      	str	r3, [r7, #12]
 8007704:	e002      	b.n	800770c <prvInsertBlockIntoFreeList+0x14>
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	60fb      	str	r3, [r7, #12]
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	687a      	ldr	r2, [r7, #4]
 8007712:	429a      	cmp	r2, r3
 8007714:	d8f7      	bhi.n	8007706 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	685b      	ldr	r3, [r3, #4]
 800771e:	68ba      	ldr	r2, [r7, #8]
 8007720:	4413      	add	r3, r2
 8007722:	687a      	ldr	r2, [r7, #4]
 8007724:	429a      	cmp	r2, r3
 8007726:	d108      	bne.n	800773a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	685a      	ldr	r2, [r3, #4]
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	685b      	ldr	r3, [r3, #4]
 8007730:	441a      	add	r2, r3
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	685b      	ldr	r3, [r3, #4]
 8007742:	68ba      	ldr	r2, [r7, #8]
 8007744:	441a      	add	r2, r3
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	429a      	cmp	r2, r3
 800774c:	d118      	bne.n	8007780 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	681a      	ldr	r2, [r3, #0]
 8007752:	4b14      	ldr	r3, [pc, #80]	@ (80077a4 <prvInsertBlockIntoFreeList+0xac>)
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	429a      	cmp	r2, r3
 8007758:	d00d      	beq.n	8007776 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	685a      	ldr	r2, [r3, #4]
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	685b      	ldr	r3, [r3, #4]
 8007764:	441a      	add	r2, r3
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	681a      	ldr	r2, [r3, #0]
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	601a      	str	r2, [r3, #0]
 8007774:	e008      	b.n	8007788 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007776:	4b0b      	ldr	r3, [pc, #44]	@ (80077a4 <prvInsertBlockIntoFreeList+0xac>)
 8007778:	681a      	ldr	r2, [r3, #0]
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	601a      	str	r2, [r3, #0]
 800777e:	e003      	b.n	8007788 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	681a      	ldr	r2, [r3, #0]
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007788:	68fa      	ldr	r2, [r7, #12]
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	429a      	cmp	r2, r3
 800778e:	d002      	beq.n	8007796 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	687a      	ldr	r2, [r7, #4]
 8007794:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007796:	bf00      	nop
 8007798:	3714      	adds	r7, #20
 800779a:	46bd      	mov	sp, r7
 800779c:	bc80      	pop	{r7}
 800779e:	4770      	bx	lr
 80077a0:	20001e58 	.word	0x20001e58
 80077a4:	20001e60 	.word	0x20001e60

080077a8 <std>:
 80077a8:	2300      	movs	r3, #0
 80077aa:	b510      	push	{r4, lr}
 80077ac:	4604      	mov	r4, r0
 80077ae:	e9c0 3300 	strd	r3, r3, [r0]
 80077b2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80077b6:	6083      	str	r3, [r0, #8]
 80077b8:	8181      	strh	r1, [r0, #12]
 80077ba:	6643      	str	r3, [r0, #100]	@ 0x64
 80077bc:	81c2      	strh	r2, [r0, #14]
 80077be:	6183      	str	r3, [r0, #24]
 80077c0:	4619      	mov	r1, r3
 80077c2:	2208      	movs	r2, #8
 80077c4:	305c      	adds	r0, #92	@ 0x5c
 80077c6:	f000 f9f9 	bl	8007bbc <memset>
 80077ca:	4b0d      	ldr	r3, [pc, #52]	@ (8007800 <std+0x58>)
 80077cc:	6224      	str	r4, [r4, #32]
 80077ce:	6263      	str	r3, [r4, #36]	@ 0x24
 80077d0:	4b0c      	ldr	r3, [pc, #48]	@ (8007804 <std+0x5c>)
 80077d2:	62a3      	str	r3, [r4, #40]	@ 0x28
 80077d4:	4b0c      	ldr	r3, [pc, #48]	@ (8007808 <std+0x60>)
 80077d6:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80077d8:	4b0c      	ldr	r3, [pc, #48]	@ (800780c <std+0x64>)
 80077da:	6323      	str	r3, [r4, #48]	@ 0x30
 80077dc:	4b0c      	ldr	r3, [pc, #48]	@ (8007810 <std+0x68>)
 80077de:	429c      	cmp	r4, r3
 80077e0:	d006      	beq.n	80077f0 <std+0x48>
 80077e2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80077e6:	4294      	cmp	r4, r2
 80077e8:	d002      	beq.n	80077f0 <std+0x48>
 80077ea:	33d0      	adds	r3, #208	@ 0xd0
 80077ec:	429c      	cmp	r4, r3
 80077ee:	d105      	bne.n	80077fc <std+0x54>
 80077f0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80077f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80077f8:	f000 bab6 	b.w	8007d68 <__retarget_lock_init_recursive>
 80077fc:	bd10      	pop	{r4, pc}
 80077fe:	bf00      	nop
 8007800:	08007a0d 	.word	0x08007a0d
 8007804:	08007a2f 	.word	0x08007a2f
 8007808:	08007a67 	.word	0x08007a67
 800780c:	08007a8b 	.word	0x08007a8b
 8007810:	20001e78 	.word	0x20001e78

08007814 <stdio_exit_handler>:
 8007814:	4a02      	ldr	r2, [pc, #8]	@ (8007820 <stdio_exit_handler+0xc>)
 8007816:	4903      	ldr	r1, [pc, #12]	@ (8007824 <stdio_exit_handler+0x10>)
 8007818:	4803      	ldr	r0, [pc, #12]	@ (8007828 <stdio_exit_handler+0x14>)
 800781a:	f000 b869 	b.w	80078f0 <_fwalk_sglue>
 800781e:	bf00      	nop
 8007820:	20000010 	.word	0x20000010
 8007824:	080085fd 	.word	0x080085fd
 8007828:	20000020 	.word	0x20000020

0800782c <cleanup_stdio>:
 800782c:	6841      	ldr	r1, [r0, #4]
 800782e:	4b0c      	ldr	r3, [pc, #48]	@ (8007860 <cleanup_stdio+0x34>)
 8007830:	b510      	push	{r4, lr}
 8007832:	4299      	cmp	r1, r3
 8007834:	4604      	mov	r4, r0
 8007836:	d001      	beq.n	800783c <cleanup_stdio+0x10>
 8007838:	f000 fee0 	bl	80085fc <_fflush_r>
 800783c:	68a1      	ldr	r1, [r4, #8]
 800783e:	4b09      	ldr	r3, [pc, #36]	@ (8007864 <cleanup_stdio+0x38>)
 8007840:	4299      	cmp	r1, r3
 8007842:	d002      	beq.n	800784a <cleanup_stdio+0x1e>
 8007844:	4620      	mov	r0, r4
 8007846:	f000 fed9 	bl	80085fc <_fflush_r>
 800784a:	68e1      	ldr	r1, [r4, #12]
 800784c:	4b06      	ldr	r3, [pc, #24]	@ (8007868 <cleanup_stdio+0x3c>)
 800784e:	4299      	cmp	r1, r3
 8007850:	d004      	beq.n	800785c <cleanup_stdio+0x30>
 8007852:	4620      	mov	r0, r4
 8007854:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007858:	f000 bed0 	b.w	80085fc <_fflush_r>
 800785c:	bd10      	pop	{r4, pc}
 800785e:	bf00      	nop
 8007860:	20001e78 	.word	0x20001e78
 8007864:	20001ee0 	.word	0x20001ee0
 8007868:	20001f48 	.word	0x20001f48

0800786c <global_stdio_init.part.0>:
 800786c:	b510      	push	{r4, lr}
 800786e:	4b0b      	ldr	r3, [pc, #44]	@ (800789c <global_stdio_init.part.0+0x30>)
 8007870:	4c0b      	ldr	r4, [pc, #44]	@ (80078a0 <global_stdio_init.part.0+0x34>)
 8007872:	4a0c      	ldr	r2, [pc, #48]	@ (80078a4 <global_stdio_init.part.0+0x38>)
 8007874:	4620      	mov	r0, r4
 8007876:	601a      	str	r2, [r3, #0]
 8007878:	2104      	movs	r1, #4
 800787a:	2200      	movs	r2, #0
 800787c:	f7ff ff94 	bl	80077a8 <std>
 8007880:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007884:	2201      	movs	r2, #1
 8007886:	2109      	movs	r1, #9
 8007888:	f7ff ff8e 	bl	80077a8 <std>
 800788c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007890:	2202      	movs	r2, #2
 8007892:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007896:	2112      	movs	r1, #18
 8007898:	f7ff bf86 	b.w	80077a8 <std>
 800789c:	20001fb0 	.word	0x20001fb0
 80078a0:	20001e78 	.word	0x20001e78
 80078a4:	08007815 	.word	0x08007815

080078a8 <__sfp_lock_acquire>:
 80078a8:	4801      	ldr	r0, [pc, #4]	@ (80078b0 <__sfp_lock_acquire+0x8>)
 80078aa:	f000 ba5e 	b.w	8007d6a <__retarget_lock_acquire_recursive>
 80078ae:	bf00      	nop
 80078b0:	20001fb9 	.word	0x20001fb9

080078b4 <__sfp_lock_release>:
 80078b4:	4801      	ldr	r0, [pc, #4]	@ (80078bc <__sfp_lock_release+0x8>)
 80078b6:	f000 ba59 	b.w	8007d6c <__retarget_lock_release_recursive>
 80078ba:	bf00      	nop
 80078bc:	20001fb9 	.word	0x20001fb9

080078c0 <__sinit>:
 80078c0:	b510      	push	{r4, lr}
 80078c2:	4604      	mov	r4, r0
 80078c4:	f7ff fff0 	bl	80078a8 <__sfp_lock_acquire>
 80078c8:	6a23      	ldr	r3, [r4, #32]
 80078ca:	b11b      	cbz	r3, 80078d4 <__sinit+0x14>
 80078cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80078d0:	f7ff bff0 	b.w	80078b4 <__sfp_lock_release>
 80078d4:	4b04      	ldr	r3, [pc, #16]	@ (80078e8 <__sinit+0x28>)
 80078d6:	6223      	str	r3, [r4, #32]
 80078d8:	4b04      	ldr	r3, [pc, #16]	@ (80078ec <__sinit+0x2c>)
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	2b00      	cmp	r3, #0
 80078de:	d1f5      	bne.n	80078cc <__sinit+0xc>
 80078e0:	f7ff ffc4 	bl	800786c <global_stdio_init.part.0>
 80078e4:	e7f2      	b.n	80078cc <__sinit+0xc>
 80078e6:	bf00      	nop
 80078e8:	0800782d 	.word	0x0800782d
 80078ec:	20001fb0 	.word	0x20001fb0

080078f0 <_fwalk_sglue>:
 80078f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80078f4:	4607      	mov	r7, r0
 80078f6:	4688      	mov	r8, r1
 80078f8:	4614      	mov	r4, r2
 80078fa:	2600      	movs	r6, #0
 80078fc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007900:	f1b9 0901 	subs.w	r9, r9, #1
 8007904:	d505      	bpl.n	8007912 <_fwalk_sglue+0x22>
 8007906:	6824      	ldr	r4, [r4, #0]
 8007908:	2c00      	cmp	r4, #0
 800790a:	d1f7      	bne.n	80078fc <_fwalk_sglue+0xc>
 800790c:	4630      	mov	r0, r6
 800790e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007912:	89ab      	ldrh	r3, [r5, #12]
 8007914:	2b01      	cmp	r3, #1
 8007916:	d907      	bls.n	8007928 <_fwalk_sglue+0x38>
 8007918:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800791c:	3301      	adds	r3, #1
 800791e:	d003      	beq.n	8007928 <_fwalk_sglue+0x38>
 8007920:	4629      	mov	r1, r5
 8007922:	4638      	mov	r0, r7
 8007924:	47c0      	blx	r8
 8007926:	4306      	orrs	r6, r0
 8007928:	3568      	adds	r5, #104	@ 0x68
 800792a:	e7e9      	b.n	8007900 <_fwalk_sglue+0x10>

0800792c <iprintf>:
 800792c:	b40f      	push	{r0, r1, r2, r3}
 800792e:	b507      	push	{r0, r1, r2, lr}
 8007930:	4906      	ldr	r1, [pc, #24]	@ (800794c <iprintf+0x20>)
 8007932:	ab04      	add	r3, sp, #16
 8007934:	6808      	ldr	r0, [r1, #0]
 8007936:	f853 2b04 	ldr.w	r2, [r3], #4
 800793a:	6881      	ldr	r1, [r0, #8]
 800793c:	9301      	str	r3, [sp, #4]
 800793e:	f000 fb35 	bl	8007fac <_vfiprintf_r>
 8007942:	b003      	add	sp, #12
 8007944:	f85d eb04 	ldr.w	lr, [sp], #4
 8007948:	b004      	add	sp, #16
 800794a:	4770      	bx	lr
 800794c:	2000001c 	.word	0x2000001c

08007950 <_puts_r>:
 8007950:	6a03      	ldr	r3, [r0, #32]
 8007952:	b570      	push	{r4, r5, r6, lr}
 8007954:	4605      	mov	r5, r0
 8007956:	460e      	mov	r6, r1
 8007958:	6884      	ldr	r4, [r0, #8]
 800795a:	b90b      	cbnz	r3, 8007960 <_puts_r+0x10>
 800795c:	f7ff ffb0 	bl	80078c0 <__sinit>
 8007960:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007962:	07db      	lsls	r3, r3, #31
 8007964:	d405      	bmi.n	8007972 <_puts_r+0x22>
 8007966:	89a3      	ldrh	r3, [r4, #12]
 8007968:	0598      	lsls	r0, r3, #22
 800796a:	d402      	bmi.n	8007972 <_puts_r+0x22>
 800796c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800796e:	f000 f9fc 	bl	8007d6a <__retarget_lock_acquire_recursive>
 8007972:	89a3      	ldrh	r3, [r4, #12]
 8007974:	0719      	lsls	r1, r3, #28
 8007976:	d502      	bpl.n	800797e <_puts_r+0x2e>
 8007978:	6923      	ldr	r3, [r4, #16]
 800797a:	2b00      	cmp	r3, #0
 800797c:	d135      	bne.n	80079ea <_puts_r+0x9a>
 800797e:	4621      	mov	r1, r4
 8007980:	4628      	mov	r0, r5
 8007982:	f000 f8c5 	bl	8007b10 <__swsetup_r>
 8007986:	b380      	cbz	r0, 80079ea <_puts_r+0x9a>
 8007988:	f04f 35ff 	mov.w	r5, #4294967295
 800798c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800798e:	07da      	lsls	r2, r3, #31
 8007990:	d405      	bmi.n	800799e <_puts_r+0x4e>
 8007992:	89a3      	ldrh	r3, [r4, #12]
 8007994:	059b      	lsls	r3, r3, #22
 8007996:	d402      	bmi.n	800799e <_puts_r+0x4e>
 8007998:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800799a:	f000 f9e7 	bl	8007d6c <__retarget_lock_release_recursive>
 800799e:	4628      	mov	r0, r5
 80079a0:	bd70      	pop	{r4, r5, r6, pc}
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	da04      	bge.n	80079b0 <_puts_r+0x60>
 80079a6:	69a2      	ldr	r2, [r4, #24]
 80079a8:	429a      	cmp	r2, r3
 80079aa:	dc17      	bgt.n	80079dc <_puts_r+0x8c>
 80079ac:	290a      	cmp	r1, #10
 80079ae:	d015      	beq.n	80079dc <_puts_r+0x8c>
 80079b0:	6823      	ldr	r3, [r4, #0]
 80079b2:	1c5a      	adds	r2, r3, #1
 80079b4:	6022      	str	r2, [r4, #0]
 80079b6:	7019      	strb	r1, [r3, #0]
 80079b8:	68a3      	ldr	r3, [r4, #8]
 80079ba:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80079be:	3b01      	subs	r3, #1
 80079c0:	60a3      	str	r3, [r4, #8]
 80079c2:	2900      	cmp	r1, #0
 80079c4:	d1ed      	bne.n	80079a2 <_puts_r+0x52>
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	da11      	bge.n	80079ee <_puts_r+0x9e>
 80079ca:	4622      	mov	r2, r4
 80079cc:	210a      	movs	r1, #10
 80079ce:	4628      	mov	r0, r5
 80079d0:	f000 f85f 	bl	8007a92 <__swbuf_r>
 80079d4:	3001      	adds	r0, #1
 80079d6:	d0d7      	beq.n	8007988 <_puts_r+0x38>
 80079d8:	250a      	movs	r5, #10
 80079da:	e7d7      	b.n	800798c <_puts_r+0x3c>
 80079dc:	4622      	mov	r2, r4
 80079de:	4628      	mov	r0, r5
 80079e0:	f000 f857 	bl	8007a92 <__swbuf_r>
 80079e4:	3001      	adds	r0, #1
 80079e6:	d1e7      	bne.n	80079b8 <_puts_r+0x68>
 80079e8:	e7ce      	b.n	8007988 <_puts_r+0x38>
 80079ea:	3e01      	subs	r6, #1
 80079ec:	e7e4      	b.n	80079b8 <_puts_r+0x68>
 80079ee:	6823      	ldr	r3, [r4, #0]
 80079f0:	1c5a      	adds	r2, r3, #1
 80079f2:	6022      	str	r2, [r4, #0]
 80079f4:	220a      	movs	r2, #10
 80079f6:	701a      	strb	r2, [r3, #0]
 80079f8:	e7ee      	b.n	80079d8 <_puts_r+0x88>
	...

080079fc <puts>:
 80079fc:	4b02      	ldr	r3, [pc, #8]	@ (8007a08 <puts+0xc>)
 80079fe:	4601      	mov	r1, r0
 8007a00:	6818      	ldr	r0, [r3, #0]
 8007a02:	f7ff bfa5 	b.w	8007950 <_puts_r>
 8007a06:	bf00      	nop
 8007a08:	2000001c 	.word	0x2000001c

08007a0c <__sread>:
 8007a0c:	b510      	push	{r4, lr}
 8007a0e:	460c      	mov	r4, r1
 8007a10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a14:	f000 f95a 	bl	8007ccc <_read_r>
 8007a18:	2800      	cmp	r0, #0
 8007a1a:	bfab      	itete	ge
 8007a1c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007a1e:	89a3      	ldrhlt	r3, [r4, #12]
 8007a20:	181b      	addge	r3, r3, r0
 8007a22:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007a26:	bfac      	ite	ge
 8007a28:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007a2a:	81a3      	strhlt	r3, [r4, #12]
 8007a2c:	bd10      	pop	{r4, pc}

08007a2e <__swrite>:
 8007a2e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007a32:	461f      	mov	r7, r3
 8007a34:	898b      	ldrh	r3, [r1, #12]
 8007a36:	4605      	mov	r5, r0
 8007a38:	05db      	lsls	r3, r3, #23
 8007a3a:	460c      	mov	r4, r1
 8007a3c:	4616      	mov	r6, r2
 8007a3e:	d505      	bpl.n	8007a4c <__swrite+0x1e>
 8007a40:	2302      	movs	r3, #2
 8007a42:	2200      	movs	r2, #0
 8007a44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a48:	f000 f92e 	bl	8007ca8 <_lseek_r>
 8007a4c:	89a3      	ldrh	r3, [r4, #12]
 8007a4e:	4632      	mov	r2, r6
 8007a50:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007a54:	81a3      	strh	r3, [r4, #12]
 8007a56:	4628      	mov	r0, r5
 8007a58:	463b      	mov	r3, r7
 8007a5a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007a5e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007a62:	f000 b945 	b.w	8007cf0 <_write_r>

08007a66 <__sseek>:
 8007a66:	b510      	push	{r4, lr}
 8007a68:	460c      	mov	r4, r1
 8007a6a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a6e:	f000 f91b 	bl	8007ca8 <_lseek_r>
 8007a72:	1c43      	adds	r3, r0, #1
 8007a74:	89a3      	ldrh	r3, [r4, #12]
 8007a76:	bf15      	itete	ne
 8007a78:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007a7a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007a7e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007a82:	81a3      	strheq	r3, [r4, #12]
 8007a84:	bf18      	it	ne
 8007a86:	81a3      	strhne	r3, [r4, #12]
 8007a88:	bd10      	pop	{r4, pc}

08007a8a <__sclose>:
 8007a8a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a8e:	f000 b89d 	b.w	8007bcc <_close_r>

08007a92 <__swbuf_r>:
 8007a92:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a94:	460e      	mov	r6, r1
 8007a96:	4614      	mov	r4, r2
 8007a98:	4605      	mov	r5, r0
 8007a9a:	b118      	cbz	r0, 8007aa4 <__swbuf_r+0x12>
 8007a9c:	6a03      	ldr	r3, [r0, #32]
 8007a9e:	b90b      	cbnz	r3, 8007aa4 <__swbuf_r+0x12>
 8007aa0:	f7ff ff0e 	bl	80078c0 <__sinit>
 8007aa4:	69a3      	ldr	r3, [r4, #24]
 8007aa6:	60a3      	str	r3, [r4, #8]
 8007aa8:	89a3      	ldrh	r3, [r4, #12]
 8007aaa:	071a      	lsls	r2, r3, #28
 8007aac:	d501      	bpl.n	8007ab2 <__swbuf_r+0x20>
 8007aae:	6923      	ldr	r3, [r4, #16]
 8007ab0:	b943      	cbnz	r3, 8007ac4 <__swbuf_r+0x32>
 8007ab2:	4621      	mov	r1, r4
 8007ab4:	4628      	mov	r0, r5
 8007ab6:	f000 f82b 	bl	8007b10 <__swsetup_r>
 8007aba:	b118      	cbz	r0, 8007ac4 <__swbuf_r+0x32>
 8007abc:	f04f 37ff 	mov.w	r7, #4294967295
 8007ac0:	4638      	mov	r0, r7
 8007ac2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007ac4:	6823      	ldr	r3, [r4, #0]
 8007ac6:	6922      	ldr	r2, [r4, #16]
 8007ac8:	b2f6      	uxtb	r6, r6
 8007aca:	1a98      	subs	r0, r3, r2
 8007acc:	6963      	ldr	r3, [r4, #20]
 8007ace:	4637      	mov	r7, r6
 8007ad0:	4283      	cmp	r3, r0
 8007ad2:	dc05      	bgt.n	8007ae0 <__swbuf_r+0x4e>
 8007ad4:	4621      	mov	r1, r4
 8007ad6:	4628      	mov	r0, r5
 8007ad8:	f000 fd90 	bl	80085fc <_fflush_r>
 8007adc:	2800      	cmp	r0, #0
 8007ade:	d1ed      	bne.n	8007abc <__swbuf_r+0x2a>
 8007ae0:	68a3      	ldr	r3, [r4, #8]
 8007ae2:	3b01      	subs	r3, #1
 8007ae4:	60a3      	str	r3, [r4, #8]
 8007ae6:	6823      	ldr	r3, [r4, #0]
 8007ae8:	1c5a      	adds	r2, r3, #1
 8007aea:	6022      	str	r2, [r4, #0]
 8007aec:	701e      	strb	r6, [r3, #0]
 8007aee:	6962      	ldr	r2, [r4, #20]
 8007af0:	1c43      	adds	r3, r0, #1
 8007af2:	429a      	cmp	r2, r3
 8007af4:	d004      	beq.n	8007b00 <__swbuf_r+0x6e>
 8007af6:	89a3      	ldrh	r3, [r4, #12]
 8007af8:	07db      	lsls	r3, r3, #31
 8007afa:	d5e1      	bpl.n	8007ac0 <__swbuf_r+0x2e>
 8007afc:	2e0a      	cmp	r6, #10
 8007afe:	d1df      	bne.n	8007ac0 <__swbuf_r+0x2e>
 8007b00:	4621      	mov	r1, r4
 8007b02:	4628      	mov	r0, r5
 8007b04:	f000 fd7a 	bl	80085fc <_fflush_r>
 8007b08:	2800      	cmp	r0, #0
 8007b0a:	d0d9      	beq.n	8007ac0 <__swbuf_r+0x2e>
 8007b0c:	e7d6      	b.n	8007abc <__swbuf_r+0x2a>
	...

08007b10 <__swsetup_r>:
 8007b10:	b538      	push	{r3, r4, r5, lr}
 8007b12:	4b29      	ldr	r3, [pc, #164]	@ (8007bb8 <__swsetup_r+0xa8>)
 8007b14:	4605      	mov	r5, r0
 8007b16:	6818      	ldr	r0, [r3, #0]
 8007b18:	460c      	mov	r4, r1
 8007b1a:	b118      	cbz	r0, 8007b24 <__swsetup_r+0x14>
 8007b1c:	6a03      	ldr	r3, [r0, #32]
 8007b1e:	b90b      	cbnz	r3, 8007b24 <__swsetup_r+0x14>
 8007b20:	f7ff fece 	bl	80078c0 <__sinit>
 8007b24:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007b28:	0719      	lsls	r1, r3, #28
 8007b2a:	d422      	bmi.n	8007b72 <__swsetup_r+0x62>
 8007b2c:	06da      	lsls	r2, r3, #27
 8007b2e:	d407      	bmi.n	8007b40 <__swsetup_r+0x30>
 8007b30:	2209      	movs	r2, #9
 8007b32:	602a      	str	r2, [r5, #0]
 8007b34:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007b38:	f04f 30ff 	mov.w	r0, #4294967295
 8007b3c:	81a3      	strh	r3, [r4, #12]
 8007b3e:	e033      	b.n	8007ba8 <__swsetup_r+0x98>
 8007b40:	0758      	lsls	r0, r3, #29
 8007b42:	d512      	bpl.n	8007b6a <__swsetup_r+0x5a>
 8007b44:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007b46:	b141      	cbz	r1, 8007b5a <__swsetup_r+0x4a>
 8007b48:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007b4c:	4299      	cmp	r1, r3
 8007b4e:	d002      	beq.n	8007b56 <__swsetup_r+0x46>
 8007b50:	4628      	mov	r0, r5
 8007b52:	f000 f90d 	bl	8007d70 <_free_r>
 8007b56:	2300      	movs	r3, #0
 8007b58:	6363      	str	r3, [r4, #52]	@ 0x34
 8007b5a:	89a3      	ldrh	r3, [r4, #12]
 8007b5c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007b60:	81a3      	strh	r3, [r4, #12]
 8007b62:	2300      	movs	r3, #0
 8007b64:	6063      	str	r3, [r4, #4]
 8007b66:	6923      	ldr	r3, [r4, #16]
 8007b68:	6023      	str	r3, [r4, #0]
 8007b6a:	89a3      	ldrh	r3, [r4, #12]
 8007b6c:	f043 0308 	orr.w	r3, r3, #8
 8007b70:	81a3      	strh	r3, [r4, #12]
 8007b72:	6923      	ldr	r3, [r4, #16]
 8007b74:	b94b      	cbnz	r3, 8007b8a <__swsetup_r+0x7a>
 8007b76:	89a3      	ldrh	r3, [r4, #12]
 8007b78:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007b7c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007b80:	d003      	beq.n	8007b8a <__swsetup_r+0x7a>
 8007b82:	4621      	mov	r1, r4
 8007b84:	4628      	mov	r0, r5
 8007b86:	f000 fd86 	bl	8008696 <__smakebuf_r>
 8007b8a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007b8e:	f013 0201 	ands.w	r2, r3, #1
 8007b92:	d00a      	beq.n	8007baa <__swsetup_r+0x9a>
 8007b94:	2200      	movs	r2, #0
 8007b96:	60a2      	str	r2, [r4, #8]
 8007b98:	6962      	ldr	r2, [r4, #20]
 8007b9a:	4252      	negs	r2, r2
 8007b9c:	61a2      	str	r2, [r4, #24]
 8007b9e:	6922      	ldr	r2, [r4, #16]
 8007ba0:	b942      	cbnz	r2, 8007bb4 <__swsetup_r+0xa4>
 8007ba2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007ba6:	d1c5      	bne.n	8007b34 <__swsetup_r+0x24>
 8007ba8:	bd38      	pop	{r3, r4, r5, pc}
 8007baa:	0799      	lsls	r1, r3, #30
 8007bac:	bf58      	it	pl
 8007bae:	6962      	ldrpl	r2, [r4, #20]
 8007bb0:	60a2      	str	r2, [r4, #8]
 8007bb2:	e7f4      	b.n	8007b9e <__swsetup_r+0x8e>
 8007bb4:	2000      	movs	r0, #0
 8007bb6:	e7f7      	b.n	8007ba8 <__swsetup_r+0x98>
 8007bb8:	2000001c 	.word	0x2000001c

08007bbc <memset>:
 8007bbc:	4603      	mov	r3, r0
 8007bbe:	4402      	add	r2, r0
 8007bc0:	4293      	cmp	r3, r2
 8007bc2:	d100      	bne.n	8007bc6 <memset+0xa>
 8007bc4:	4770      	bx	lr
 8007bc6:	f803 1b01 	strb.w	r1, [r3], #1
 8007bca:	e7f9      	b.n	8007bc0 <memset+0x4>

08007bcc <_close_r>:
 8007bcc:	b538      	push	{r3, r4, r5, lr}
 8007bce:	2300      	movs	r3, #0
 8007bd0:	4d05      	ldr	r5, [pc, #20]	@ (8007be8 <_close_r+0x1c>)
 8007bd2:	4604      	mov	r4, r0
 8007bd4:	4608      	mov	r0, r1
 8007bd6:	602b      	str	r3, [r5, #0]
 8007bd8:	f7f9 f8eb 	bl	8000db2 <_close>
 8007bdc:	1c43      	adds	r3, r0, #1
 8007bde:	d102      	bne.n	8007be6 <_close_r+0x1a>
 8007be0:	682b      	ldr	r3, [r5, #0]
 8007be2:	b103      	cbz	r3, 8007be6 <_close_r+0x1a>
 8007be4:	6023      	str	r3, [r4, #0]
 8007be6:	bd38      	pop	{r3, r4, r5, pc}
 8007be8:	20001fb4 	.word	0x20001fb4

08007bec <_reclaim_reent>:
 8007bec:	4b2d      	ldr	r3, [pc, #180]	@ (8007ca4 <_reclaim_reent+0xb8>)
 8007bee:	b570      	push	{r4, r5, r6, lr}
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	4604      	mov	r4, r0
 8007bf4:	4283      	cmp	r3, r0
 8007bf6:	d053      	beq.n	8007ca0 <_reclaim_reent+0xb4>
 8007bf8:	69c3      	ldr	r3, [r0, #28]
 8007bfa:	b31b      	cbz	r3, 8007c44 <_reclaim_reent+0x58>
 8007bfc:	68db      	ldr	r3, [r3, #12]
 8007bfe:	b163      	cbz	r3, 8007c1a <_reclaim_reent+0x2e>
 8007c00:	2500      	movs	r5, #0
 8007c02:	69e3      	ldr	r3, [r4, #28]
 8007c04:	68db      	ldr	r3, [r3, #12]
 8007c06:	5959      	ldr	r1, [r3, r5]
 8007c08:	b9b1      	cbnz	r1, 8007c38 <_reclaim_reent+0x4c>
 8007c0a:	3504      	adds	r5, #4
 8007c0c:	2d80      	cmp	r5, #128	@ 0x80
 8007c0e:	d1f8      	bne.n	8007c02 <_reclaim_reent+0x16>
 8007c10:	69e3      	ldr	r3, [r4, #28]
 8007c12:	4620      	mov	r0, r4
 8007c14:	68d9      	ldr	r1, [r3, #12]
 8007c16:	f000 f8ab 	bl	8007d70 <_free_r>
 8007c1a:	69e3      	ldr	r3, [r4, #28]
 8007c1c:	6819      	ldr	r1, [r3, #0]
 8007c1e:	b111      	cbz	r1, 8007c26 <_reclaim_reent+0x3a>
 8007c20:	4620      	mov	r0, r4
 8007c22:	f000 f8a5 	bl	8007d70 <_free_r>
 8007c26:	69e3      	ldr	r3, [r4, #28]
 8007c28:	689d      	ldr	r5, [r3, #8]
 8007c2a:	b15d      	cbz	r5, 8007c44 <_reclaim_reent+0x58>
 8007c2c:	4629      	mov	r1, r5
 8007c2e:	4620      	mov	r0, r4
 8007c30:	682d      	ldr	r5, [r5, #0]
 8007c32:	f000 f89d 	bl	8007d70 <_free_r>
 8007c36:	e7f8      	b.n	8007c2a <_reclaim_reent+0x3e>
 8007c38:	680e      	ldr	r6, [r1, #0]
 8007c3a:	4620      	mov	r0, r4
 8007c3c:	f000 f898 	bl	8007d70 <_free_r>
 8007c40:	4631      	mov	r1, r6
 8007c42:	e7e1      	b.n	8007c08 <_reclaim_reent+0x1c>
 8007c44:	6961      	ldr	r1, [r4, #20]
 8007c46:	b111      	cbz	r1, 8007c4e <_reclaim_reent+0x62>
 8007c48:	4620      	mov	r0, r4
 8007c4a:	f000 f891 	bl	8007d70 <_free_r>
 8007c4e:	69e1      	ldr	r1, [r4, #28]
 8007c50:	b111      	cbz	r1, 8007c58 <_reclaim_reent+0x6c>
 8007c52:	4620      	mov	r0, r4
 8007c54:	f000 f88c 	bl	8007d70 <_free_r>
 8007c58:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8007c5a:	b111      	cbz	r1, 8007c62 <_reclaim_reent+0x76>
 8007c5c:	4620      	mov	r0, r4
 8007c5e:	f000 f887 	bl	8007d70 <_free_r>
 8007c62:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007c64:	b111      	cbz	r1, 8007c6c <_reclaim_reent+0x80>
 8007c66:	4620      	mov	r0, r4
 8007c68:	f000 f882 	bl	8007d70 <_free_r>
 8007c6c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8007c6e:	b111      	cbz	r1, 8007c76 <_reclaim_reent+0x8a>
 8007c70:	4620      	mov	r0, r4
 8007c72:	f000 f87d 	bl	8007d70 <_free_r>
 8007c76:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8007c78:	b111      	cbz	r1, 8007c80 <_reclaim_reent+0x94>
 8007c7a:	4620      	mov	r0, r4
 8007c7c:	f000 f878 	bl	8007d70 <_free_r>
 8007c80:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8007c82:	b111      	cbz	r1, 8007c8a <_reclaim_reent+0x9e>
 8007c84:	4620      	mov	r0, r4
 8007c86:	f000 f873 	bl	8007d70 <_free_r>
 8007c8a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8007c8c:	b111      	cbz	r1, 8007c94 <_reclaim_reent+0xa8>
 8007c8e:	4620      	mov	r0, r4
 8007c90:	f000 f86e 	bl	8007d70 <_free_r>
 8007c94:	6a23      	ldr	r3, [r4, #32]
 8007c96:	b11b      	cbz	r3, 8007ca0 <_reclaim_reent+0xb4>
 8007c98:	4620      	mov	r0, r4
 8007c9a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8007c9e:	4718      	bx	r3
 8007ca0:	bd70      	pop	{r4, r5, r6, pc}
 8007ca2:	bf00      	nop
 8007ca4:	2000001c 	.word	0x2000001c

08007ca8 <_lseek_r>:
 8007ca8:	b538      	push	{r3, r4, r5, lr}
 8007caa:	4604      	mov	r4, r0
 8007cac:	4608      	mov	r0, r1
 8007cae:	4611      	mov	r1, r2
 8007cb0:	2200      	movs	r2, #0
 8007cb2:	4d05      	ldr	r5, [pc, #20]	@ (8007cc8 <_lseek_r+0x20>)
 8007cb4:	602a      	str	r2, [r5, #0]
 8007cb6:	461a      	mov	r2, r3
 8007cb8:	f7f9 f89f 	bl	8000dfa <_lseek>
 8007cbc:	1c43      	adds	r3, r0, #1
 8007cbe:	d102      	bne.n	8007cc6 <_lseek_r+0x1e>
 8007cc0:	682b      	ldr	r3, [r5, #0]
 8007cc2:	b103      	cbz	r3, 8007cc6 <_lseek_r+0x1e>
 8007cc4:	6023      	str	r3, [r4, #0]
 8007cc6:	bd38      	pop	{r3, r4, r5, pc}
 8007cc8:	20001fb4 	.word	0x20001fb4

08007ccc <_read_r>:
 8007ccc:	b538      	push	{r3, r4, r5, lr}
 8007cce:	4604      	mov	r4, r0
 8007cd0:	4608      	mov	r0, r1
 8007cd2:	4611      	mov	r1, r2
 8007cd4:	2200      	movs	r2, #0
 8007cd6:	4d05      	ldr	r5, [pc, #20]	@ (8007cec <_read_r+0x20>)
 8007cd8:	602a      	str	r2, [r5, #0]
 8007cda:	461a      	mov	r2, r3
 8007cdc:	f7f9 f830 	bl	8000d40 <_read>
 8007ce0:	1c43      	adds	r3, r0, #1
 8007ce2:	d102      	bne.n	8007cea <_read_r+0x1e>
 8007ce4:	682b      	ldr	r3, [r5, #0]
 8007ce6:	b103      	cbz	r3, 8007cea <_read_r+0x1e>
 8007ce8:	6023      	str	r3, [r4, #0]
 8007cea:	bd38      	pop	{r3, r4, r5, pc}
 8007cec:	20001fb4 	.word	0x20001fb4

08007cf0 <_write_r>:
 8007cf0:	b538      	push	{r3, r4, r5, lr}
 8007cf2:	4604      	mov	r4, r0
 8007cf4:	4608      	mov	r0, r1
 8007cf6:	4611      	mov	r1, r2
 8007cf8:	2200      	movs	r2, #0
 8007cfa:	4d05      	ldr	r5, [pc, #20]	@ (8007d10 <_write_r+0x20>)
 8007cfc:	602a      	str	r2, [r5, #0]
 8007cfe:	461a      	mov	r2, r3
 8007d00:	f7f9 f83b 	bl	8000d7a <_write>
 8007d04:	1c43      	adds	r3, r0, #1
 8007d06:	d102      	bne.n	8007d0e <_write_r+0x1e>
 8007d08:	682b      	ldr	r3, [r5, #0]
 8007d0a:	b103      	cbz	r3, 8007d0e <_write_r+0x1e>
 8007d0c:	6023      	str	r3, [r4, #0]
 8007d0e:	bd38      	pop	{r3, r4, r5, pc}
 8007d10:	20001fb4 	.word	0x20001fb4

08007d14 <__errno>:
 8007d14:	4b01      	ldr	r3, [pc, #4]	@ (8007d1c <__errno+0x8>)
 8007d16:	6818      	ldr	r0, [r3, #0]
 8007d18:	4770      	bx	lr
 8007d1a:	bf00      	nop
 8007d1c:	2000001c 	.word	0x2000001c

08007d20 <__libc_init_array>:
 8007d20:	b570      	push	{r4, r5, r6, lr}
 8007d22:	2600      	movs	r6, #0
 8007d24:	4d0c      	ldr	r5, [pc, #48]	@ (8007d58 <__libc_init_array+0x38>)
 8007d26:	4c0d      	ldr	r4, [pc, #52]	@ (8007d5c <__libc_init_array+0x3c>)
 8007d28:	1b64      	subs	r4, r4, r5
 8007d2a:	10a4      	asrs	r4, r4, #2
 8007d2c:	42a6      	cmp	r6, r4
 8007d2e:	d109      	bne.n	8007d44 <__libc_init_array+0x24>
 8007d30:	f000 fd2e 	bl	8008790 <_init>
 8007d34:	2600      	movs	r6, #0
 8007d36:	4d0a      	ldr	r5, [pc, #40]	@ (8007d60 <__libc_init_array+0x40>)
 8007d38:	4c0a      	ldr	r4, [pc, #40]	@ (8007d64 <__libc_init_array+0x44>)
 8007d3a:	1b64      	subs	r4, r4, r5
 8007d3c:	10a4      	asrs	r4, r4, #2
 8007d3e:	42a6      	cmp	r6, r4
 8007d40:	d105      	bne.n	8007d4e <__libc_init_array+0x2e>
 8007d42:	bd70      	pop	{r4, r5, r6, pc}
 8007d44:	f855 3b04 	ldr.w	r3, [r5], #4
 8007d48:	4798      	blx	r3
 8007d4a:	3601      	adds	r6, #1
 8007d4c:	e7ee      	b.n	8007d2c <__libc_init_array+0xc>
 8007d4e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007d52:	4798      	blx	r3
 8007d54:	3601      	adds	r6, #1
 8007d56:	e7f2      	b.n	8007d3e <__libc_init_array+0x1e>
 8007d58:	080088ec 	.word	0x080088ec
 8007d5c:	080088ec 	.word	0x080088ec
 8007d60:	080088ec 	.word	0x080088ec
 8007d64:	080088f0 	.word	0x080088f0

08007d68 <__retarget_lock_init_recursive>:
 8007d68:	4770      	bx	lr

08007d6a <__retarget_lock_acquire_recursive>:
 8007d6a:	4770      	bx	lr

08007d6c <__retarget_lock_release_recursive>:
 8007d6c:	4770      	bx	lr
	...

08007d70 <_free_r>:
 8007d70:	b538      	push	{r3, r4, r5, lr}
 8007d72:	4605      	mov	r5, r0
 8007d74:	2900      	cmp	r1, #0
 8007d76:	d040      	beq.n	8007dfa <_free_r+0x8a>
 8007d78:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007d7c:	1f0c      	subs	r4, r1, #4
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	bfb8      	it	lt
 8007d82:	18e4      	addlt	r4, r4, r3
 8007d84:	f000 f8de 	bl	8007f44 <__malloc_lock>
 8007d88:	4a1c      	ldr	r2, [pc, #112]	@ (8007dfc <_free_r+0x8c>)
 8007d8a:	6813      	ldr	r3, [r2, #0]
 8007d8c:	b933      	cbnz	r3, 8007d9c <_free_r+0x2c>
 8007d8e:	6063      	str	r3, [r4, #4]
 8007d90:	6014      	str	r4, [r2, #0]
 8007d92:	4628      	mov	r0, r5
 8007d94:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007d98:	f000 b8da 	b.w	8007f50 <__malloc_unlock>
 8007d9c:	42a3      	cmp	r3, r4
 8007d9e:	d908      	bls.n	8007db2 <_free_r+0x42>
 8007da0:	6820      	ldr	r0, [r4, #0]
 8007da2:	1821      	adds	r1, r4, r0
 8007da4:	428b      	cmp	r3, r1
 8007da6:	bf01      	itttt	eq
 8007da8:	6819      	ldreq	r1, [r3, #0]
 8007daa:	685b      	ldreq	r3, [r3, #4]
 8007dac:	1809      	addeq	r1, r1, r0
 8007dae:	6021      	streq	r1, [r4, #0]
 8007db0:	e7ed      	b.n	8007d8e <_free_r+0x1e>
 8007db2:	461a      	mov	r2, r3
 8007db4:	685b      	ldr	r3, [r3, #4]
 8007db6:	b10b      	cbz	r3, 8007dbc <_free_r+0x4c>
 8007db8:	42a3      	cmp	r3, r4
 8007dba:	d9fa      	bls.n	8007db2 <_free_r+0x42>
 8007dbc:	6811      	ldr	r1, [r2, #0]
 8007dbe:	1850      	adds	r0, r2, r1
 8007dc0:	42a0      	cmp	r0, r4
 8007dc2:	d10b      	bne.n	8007ddc <_free_r+0x6c>
 8007dc4:	6820      	ldr	r0, [r4, #0]
 8007dc6:	4401      	add	r1, r0
 8007dc8:	1850      	adds	r0, r2, r1
 8007dca:	4283      	cmp	r3, r0
 8007dcc:	6011      	str	r1, [r2, #0]
 8007dce:	d1e0      	bne.n	8007d92 <_free_r+0x22>
 8007dd0:	6818      	ldr	r0, [r3, #0]
 8007dd2:	685b      	ldr	r3, [r3, #4]
 8007dd4:	4408      	add	r0, r1
 8007dd6:	6010      	str	r0, [r2, #0]
 8007dd8:	6053      	str	r3, [r2, #4]
 8007dda:	e7da      	b.n	8007d92 <_free_r+0x22>
 8007ddc:	d902      	bls.n	8007de4 <_free_r+0x74>
 8007dde:	230c      	movs	r3, #12
 8007de0:	602b      	str	r3, [r5, #0]
 8007de2:	e7d6      	b.n	8007d92 <_free_r+0x22>
 8007de4:	6820      	ldr	r0, [r4, #0]
 8007de6:	1821      	adds	r1, r4, r0
 8007de8:	428b      	cmp	r3, r1
 8007dea:	bf01      	itttt	eq
 8007dec:	6819      	ldreq	r1, [r3, #0]
 8007dee:	685b      	ldreq	r3, [r3, #4]
 8007df0:	1809      	addeq	r1, r1, r0
 8007df2:	6021      	streq	r1, [r4, #0]
 8007df4:	6063      	str	r3, [r4, #4]
 8007df6:	6054      	str	r4, [r2, #4]
 8007df8:	e7cb      	b.n	8007d92 <_free_r+0x22>
 8007dfa:	bd38      	pop	{r3, r4, r5, pc}
 8007dfc:	20001fc0 	.word	0x20001fc0

08007e00 <sbrk_aligned>:
 8007e00:	b570      	push	{r4, r5, r6, lr}
 8007e02:	4e0f      	ldr	r6, [pc, #60]	@ (8007e40 <sbrk_aligned+0x40>)
 8007e04:	460c      	mov	r4, r1
 8007e06:	6831      	ldr	r1, [r6, #0]
 8007e08:	4605      	mov	r5, r0
 8007e0a:	b911      	cbnz	r1, 8007e12 <sbrk_aligned+0x12>
 8007e0c:	f000 fca2 	bl	8008754 <_sbrk_r>
 8007e10:	6030      	str	r0, [r6, #0]
 8007e12:	4621      	mov	r1, r4
 8007e14:	4628      	mov	r0, r5
 8007e16:	f000 fc9d 	bl	8008754 <_sbrk_r>
 8007e1a:	1c43      	adds	r3, r0, #1
 8007e1c:	d103      	bne.n	8007e26 <sbrk_aligned+0x26>
 8007e1e:	f04f 34ff 	mov.w	r4, #4294967295
 8007e22:	4620      	mov	r0, r4
 8007e24:	bd70      	pop	{r4, r5, r6, pc}
 8007e26:	1cc4      	adds	r4, r0, #3
 8007e28:	f024 0403 	bic.w	r4, r4, #3
 8007e2c:	42a0      	cmp	r0, r4
 8007e2e:	d0f8      	beq.n	8007e22 <sbrk_aligned+0x22>
 8007e30:	1a21      	subs	r1, r4, r0
 8007e32:	4628      	mov	r0, r5
 8007e34:	f000 fc8e 	bl	8008754 <_sbrk_r>
 8007e38:	3001      	adds	r0, #1
 8007e3a:	d1f2      	bne.n	8007e22 <sbrk_aligned+0x22>
 8007e3c:	e7ef      	b.n	8007e1e <sbrk_aligned+0x1e>
 8007e3e:	bf00      	nop
 8007e40:	20001fbc 	.word	0x20001fbc

08007e44 <_malloc_r>:
 8007e44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007e48:	1ccd      	adds	r5, r1, #3
 8007e4a:	f025 0503 	bic.w	r5, r5, #3
 8007e4e:	3508      	adds	r5, #8
 8007e50:	2d0c      	cmp	r5, #12
 8007e52:	bf38      	it	cc
 8007e54:	250c      	movcc	r5, #12
 8007e56:	2d00      	cmp	r5, #0
 8007e58:	4606      	mov	r6, r0
 8007e5a:	db01      	blt.n	8007e60 <_malloc_r+0x1c>
 8007e5c:	42a9      	cmp	r1, r5
 8007e5e:	d904      	bls.n	8007e6a <_malloc_r+0x26>
 8007e60:	230c      	movs	r3, #12
 8007e62:	6033      	str	r3, [r6, #0]
 8007e64:	2000      	movs	r0, #0
 8007e66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007e6a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007f40 <_malloc_r+0xfc>
 8007e6e:	f000 f869 	bl	8007f44 <__malloc_lock>
 8007e72:	f8d8 3000 	ldr.w	r3, [r8]
 8007e76:	461c      	mov	r4, r3
 8007e78:	bb44      	cbnz	r4, 8007ecc <_malloc_r+0x88>
 8007e7a:	4629      	mov	r1, r5
 8007e7c:	4630      	mov	r0, r6
 8007e7e:	f7ff ffbf 	bl	8007e00 <sbrk_aligned>
 8007e82:	1c43      	adds	r3, r0, #1
 8007e84:	4604      	mov	r4, r0
 8007e86:	d158      	bne.n	8007f3a <_malloc_r+0xf6>
 8007e88:	f8d8 4000 	ldr.w	r4, [r8]
 8007e8c:	4627      	mov	r7, r4
 8007e8e:	2f00      	cmp	r7, #0
 8007e90:	d143      	bne.n	8007f1a <_malloc_r+0xd6>
 8007e92:	2c00      	cmp	r4, #0
 8007e94:	d04b      	beq.n	8007f2e <_malloc_r+0xea>
 8007e96:	6823      	ldr	r3, [r4, #0]
 8007e98:	4639      	mov	r1, r7
 8007e9a:	4630      	mov	r0, r6
 8007e9c:	eb04 0903 	add.w	r9, r4, r3
 8007ea0:	f000 fc58 	bl	8008754 <_sbrk_r>
 8007ea4:	4581      	cmp	r9, r0
 8007ea6:	d142      	bne.n	8007f2e <_malloc_r+0xea>
 8007ea8:	6821      	ldr	r1, [r4, #0]
 8007eaa:	4630      	mov	r0, r6
 8007eac:	1a6d      	subs	r5, r5, r1
 8007eae:	4629      	mov	r1, r5
 8007eb0:	f7ff ffa6 	bl	8007e00 <sbrk_aligned>
 8007eb4:	3001      	adds	r0, #1
 8007eb6:	d03a      	beq.n	8007f2e <_malloc_r+0xea>
 8007eb8:	6823      	ldr	r3, [r4, #0]
 8007eba:	442b      	add	r3, r5
 8007ebc:	6023      	str	r3, [r4, #0]
 8007ebe:	f8d8 3000 	ldr.w	r3, [r8]
 8007ec2:	685a      	ldr	r2, [r3, #4]
 8007ec4:	bb62      	cbnz	r2, 8007f20 <_malloc_r+0xdc>
 8007ec6:	f8c8 7000 	str.w	r7, [r8]
 8007eca:	e00f      	b.n	8007eec <_malloc_r+0xa8>
 8007ecc:	6822      	ldr	r2, [r4, #0]
 8007ece:	1b52      	subs	r2, r2, r5
 8007ed0:	d420      	bmi.n	8007f14 <_malloc_r+0xd0>
 8007ed2:	2a0b      	cmp	r2, #11
 8007ed4:	d917      	bls.n	8007f06 <_malloc_r+0xc2>
 8007ed6:	1961      	adds	r1, r4, r5
 8007ed8:	42a3      	cmp	r3, r4
 8007eda:	6025      	str	r5, [r4, #0]
 8007edc:	bf18      	it	ne
 8007ede:	6059      	strne	r1, [r3, #4]
 8007ee0:	6863      	ldr	r3, [r4, #4]
 8007ee2:	bf08      	it	eq
 8007ee4:	f8c8 1000 	streq.w	r1, [r8]
 8007ee8:	5162      	str	r2, [r4, r5]
 8007eea:	604b      	str	r3, [r1, #4]
 8007eec:	4630      	mov	r0, r6
 8007eee:	f000 f82f 	bl	8007f50 <__malloc_unlock>
 8007ef2:	f104 000b 	add.w	r0, r4, #11
 8007ef6:	1d23      	adds	r3, r4, #4
 8007ef8:	f020 0007 	bic.w	r0, r0, #7
 8007efc:	1ac2      	subs	r2, r0, r3
 8007efe:	bf1c      	itt	ne
 8007f00:	1a1b      	subne	r3, r3, r0
 8007f02:	50a3      	strne	r3, [r4, r2]
 8007f04:	e7af      	b.n	8007e66 <_malloc_r+0x22>
 8007f06:	6862      	ldr	r2, [r4, #4]
 8007f08:	42a3      	cmp	r3, r4
 8007f0a:	bf0c      	ite	eq
 8007f0c:	f8c8 2000 	streq.w	r2, [r8]
 8007f10:	605a      	strne	r2, [r3, #4]
 8007f12:	e7eb      	b.n	8007eec <_malloc_r+0xa8>
 8007f14:	4623      	mov	r3, r4
 8007f16:	6864      	ldr	r4, [r4, #4]
 8007f18:	e7ae      	b.n	8007e78 <_malloc_r+0x34>
 8007f1a:	463c      	mov	r4, r7
 8007f1c:	687f      	ldr	r7, [r7, #4]
 8007f1e:	e7b6      	b.n	8007e8e <_malloc_r+0x4a>
 8007f20:	461a      	mov	r2, r3
 8007f22:	685b      	ldr	r3, [r3, #4]
 8007f24:	42a3      	cmp	r3, r4
 8007f26:	d1fb      	bne.n	8007f20 <_malloc_r+0xdc>
 8007f28:	2300      	movs	r3, #0
 8007f2a:	6053      	str	r3, [r2, #4]
 8007f2c:	e7de      	b.n	8007eec <_malloc_r+0xa8>
 8007f2e:	230c      	movs	r3, #12
 8007f30:	4630      	mov	r0, r6
 8007f32:	6033      	str	r3, [r6, #0]
 8007f34:	f000 f80c 	bl	8007f50 <__malloc_unlock>
 8007f38:	e794      	b.n	8007e64 <_malloc_r+0x20>
 8007f3a:	6005      	str	r5, [r0, #0]
 8007f3c:	e7d6      	b.n	8007eec <_malloc_r+0xa8>
 8007f3e:	bf00      	nop
 8007f40:	20001fc0 	.word	0x20001fc0

08007f44 <__malloc_lock>:
 8007f44:	4801      	ldr	r0, [pc, #4]	@ (8007f4c <__malloc_lock+0x8>)
 8007f46:	f7ff bf10 	b.w	8007d6a <__retarget_lock_acquire_recursive>
 8007f4a:	bf00      	nop
 8007f4c:	20001fb8 	.word	0x20001fb8

08007f50 <__malloc_unlock>:
 8007f50:	4801      	ldr	r0, [pc, #4]	@ (8007f58 <__malloc_unlock+0x8>)
 8007f52:	f7ff bf0b 	b.w	8007d6c <__retarget_lock_release_recursive>
 8007f56:	bf00      	nop
 8007f58:	20001fb8 	.word	0x20001fb8

08007f5c <__sfputc_r>:
 8007f5c:	6893      	ldr	r3, [r2, #8]
 8007f5e:	b410      	push	{r4}
 8007f60:	3b01      	subs	r3, #1
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	6093      	str	r3, [r2, #8]
 8007f66:	da07      	bge.n	8007f78 <__sfputc_r+0x1c>
 8007f68:	6994      	ldr	r4, [r2, #24]
 8007f6a:	42a3      	cmp	r3, r4
 8007f6c:	db01      	blt.n	8007f72 <__sfputc_r+0x16>
 8007f6e:	290a      	cmp	r1, #10
 8007f70:	d102      	bne.n	8007f78 <__sfputc_r+0x1c>
 8007f72:	bc10      	pop	{r4}
 8007f74:	f7ff bd8d 	b.w	8007a92 <__swbuf_r>
 8007f78:	6813      	ldr	r3, [r2, #0]
 8007f7a:	1c58      	adds	r0, r3, #1
 8007f7c:	6010      	str	r0, [r2, #0]
 8007f7e:	7019      	strb	r1, [r3, #0]
 8007f80:	4608      	mov	r0, r1
 8007f82:	bc10      	pop	{r4}
 8007f84:	4770      	bx	lr

08007f86 <__sfputs_r>:
 8007f86:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f88:	4606      	mov	r6, r0
 8007f8a:	460f      	mov	r7, r1
 8007f8c:	4614      	mov	r4, r2
 8007f8e:	18d5      	adds	r5, r2, r3
 8007f90:	42ac      	cmp	r4, r5
 8007f92:	d101      	bne.n	8007f98 <__sfputs_r+0x12>
 8007f94:	2000      	movs	r0, #0
 8007f96:	e007      	b.n	8007fa8 <__sfputs_r+0x22>
 8007f98:	463a      	mov	r2, r7
 8007f9a:	4630      	mov	r0, r6
 8007f9c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007fa0:	f7ff ffdc 	bl	8007f5c <__sfputc_r>
 8007fa4:	1c43      	adds	r3, r0, #1
 8007fa6:	d1f3      	bne.n	8007f90 <__sfputs_r+0xa>
 8007fa8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007fac <_vfiprintf_r>:
 8007fac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007fb0:	460d      	mov	r5, r1
 8007fb2:	4614      	mov	r4, r2
 8007fb4:	4698      	mov	r8, r3
 8007fb6:	4606      	mov	r6, r0
 8007fb8:	b09d      	sub	sp, #116	@ 0x74
 8007fba:	b118      	cbz	r0, 8007fc4 <_vfiprintf_r+0x18>
 8007fbc:	6a03      	ldr	r3, [r0, #32]
 8007fbe:	b90b      	cbnz	r3, 8007fc4 <_vfiprintf_r+0x18>
 8007fc0:	f7ff fc7e 	bl	80078c0 <__sinit>
 8007fc4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007fc6:	07d9      	lsls	r1, r3, #31
 8007fc8:	d405      	bmi.n	8007fd6 <_vfiprintf_r+0x2a>
 8007fca:	89ab      	ldrh	r3, [r5, #12]
 8007fcc:	059a      	lsls	r2, r3, #22
 8007fce:	d402      	bmi.n	8007fd6 <_vfiprintf_r+0x2a>
 8007fd0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007fd2:	f7ff feca 	bl	8007d6a <__retarget_lock_acquire_recursive>
 8007fd6:	89ab      	ldrh	r3, [r5, #12]
 8007fd8:	071b      	lsls	r3, r3, #28
 8007fda:	d501      	bpl.n	8007fe0 <_vfiprintf_r+0x34>
 8007fdc:	692b      	ldr	r3, [r5, #16]
 8007fde:	b99b      	cbnz	r3, 8008008 <_vfiprintf_r+0x5c>
 8007fe0:	4629      	mov	r1, r5
 8007fe2:	4630      	mov	r0, r6
 8007fe4:	f7ff fd94 	bl	8007b10 <__swsetup_r>
 8007fe8:	b170      	cbz	r0, 8008008 <_vfiprintf_r+0x5c>
 8007fea:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007fec:	07dc      	lsls	r4, r3, #31
 8007fee:	d504      	bpl.n	8007ffa <_vfiprintf_r+0x4e>
 8007ff0:	f04f 30ff 	mov.w	r0, #4294967295
 8007ff4:	b01d      	add	sp, #116	@ 0x74
 8007ff6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ffa:	89ab      	ldrh	r3, [r5, #12]
 8007ffc:	0598      	lsls	r0, r3, #22
 8007ffe:	d4f7      	bmi.n	8007ff0 <_vfiprintf_r+0x44>
 8008000:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008002:	f7ff feb3 	bl	8007d6c <__retarget_lock_release_recursive>
 8008006:	e7f3      	b.n	8007ff0 <_vfiprintf_r+0x44>
 8008008:	2300      	movs	r3, #0
 800800a:	9309      	str	r3, [sp, #36]	@ 0x24
 800800c:	2320      	movs	r3, #32
 800800e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008012:	2330      	movs	r3, #48	@ 0x30
 8008014:	f04f 0901 	mov.w	r9, #1
 8008018:	f8cd 800c 	str.w	r8, [sp, #12]
 800801c:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 80081c8 <_vfiprintf_r+0x21c>
 8008020:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008024:	4623      	mov	r3, r4
 8008026:	469a      	mov	sl, r3
 8008028:	f813 2b01 	ldrb.w	r2, [r3], #1
 800802c:	b10a      	cbz	r2, 8008032 <_vfiprintf_r+0x86>
 800802e:	2a25      	cmp	r2, #37	@ 0x25
 8008030:	d1f9      	bne.n	8008026 <_vfiprintf_r+0x7a>
 8008032:	ebba 0b04 	subs.w	fp, sl, r4
 8008036:	d00b      	beq.n	8008050 <_vfiprintf_r+0xa4>
 8008038:	465b      	mov	r3, fp
 800803a:	4622      	mov	r2, r4
 800803c:	4629      	mov	r1, r5
 800803e:	4630      	mov	r0, r6
 8008040:	f7ff ffa1 	bl	8007f86 <__sfputs_r>
 8008044:	3001      	adds	r0, #1
 8008046:	f000 80a7 	beq.w	8008198 <_vfiprintf_r+0x1ec>
 800804a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800804c:	445a      	add	r2, fp
 800804e:	9209      	str	r2, [sp, #36]	@ 0x24
 8008050:	f89a 3000 	ldrb.w	r3, [sl]
 8008054:	2b00      	cmp	r3, #0
 8008056:	f000 809f 	beq.w	8008198 <_vfiprintf_r+0x1ec>
 800805a:	2300      	movs	r3, #0
 800805c:	f04f 32ff 	mov.w	r2, #4294967295
 8008060:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008064:	f10a 0a01 	add.w	sl, sl, #1
 8008068:	9304      	str	r3, [sp, #16]
 800806a:	9307      	str	r3, [sp, #28]
 800806c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008070:	931a      	str	r3, [sp, #104]	@ 0x68
 8008072:	4654      	mov	r4, sl
 8008074:	2205      	movs	r2, #5
 8008076:	f814 1b01 	ldrb.w	r1, [r4], #1
 800807a:	4853      	ldr	r0, [pc, #332]	@ (80081c8 <_vfiprintf_r+0x21c>)
 800807c:	f000 fb7a 	bl	8008774 <memchr>
 8008080:	9a04      	ldr	r2, [sp, #16]
 8008082:	b9d8      	cbnz	r0, 80080bc <_vfiprintf_r+0x110>
 8008084:	06d1      	lsls	r1, r2, #27
 8008086:	bf44      	itt	mi
 8008088:	2320      	movmi	r3, #32
 800808a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800808e:	0713      	lsls	r3, r2, #28
 8008090:	bf44      	itt	mi
 8008092:	232b      	movmi	r3, #43	@ 0x2b
 8008094:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008098:	f89a 3000 	ldrb.w	r3, [sl]
 800809c:	2b2a      	cmp	r3, #42	@ 0x2a
 800809e:	d015      	beq.n	80080cc <_vfiprintf_r+0x120>
 80080a0:	4654      	mov	r4, sl
 80080a2:	2000      	movs	r0, #0
 80080a4:	f04f 0c0a 	mov.w	ip, #10
 80080a8:	9a07      	ldr	r2, [sp, #28]
 80080aa:	4621      	mov	r1, r4
 80080ac:	f811 3b01 	ldrb.w	r3, [r1], #1
 80080b0:	3b30      	subs	r3, #48	@ 0x30
 80080b2:	2b09      	cmp	r3, #9
 80080b4:	d94b      	bls.n	800814e <_vfiprintf_r+0x1a2>
 80080b6:	b1b0      	cbz	r0, 80080e6 <_vfiprintf_r+0x13a>
 80080b8:	9207      	str	r2, [sp, #28]
 80080ba:	e014      	b.n	80080e6 <_vfiprintf_r+0x13a>
 80080bc:	eba0 0308 	sub.w	r3, r0, r8
 80080c0:	fa09 f303 	lsl.w	r3, r9, r3
 80080c4:	4313      	orrs	r3, r2
 80080c6:	46a2      	mov	sl, r4
 80080c8:	9304      	str	r3, [sp, #16]
 80080ca:	e7d2      	b.n	8008072 <_vfiprintf_r+0xc6>
 80080cc:	9b03      	ldr	r3, [sp, #12]
 80080ce:	1d19      	adds	r1, r3, #4
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	9103      	str	r1, [sp, #12]
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	bfbb      	ittet	lt
 80080d8:	425b      	neglt	r3, r3
 80080da:	f042 0202 	orrlt.w	r2, r2, #2
 80080de:	9307      	strge	r3, [sp, #28]
 80080e0:	9307      	strlt	r3, [sp, #28]
 80080e2:	bfb8      	it	lt
 80080e4:	9204      	strlt	r2, [sp, #16]
 80080e6:	7823      	ldrb	r3, [r4, #0]
 80080e8:	2b2e      	cmp	r3, #46	@ 0x2e
 80080ea:	d10a      	bne.n	8008102 <_vfiprintf_r+0x156>
 80080ec:	7863      	ldrb	r3, [r4, #1]
 80080ee:	2b2a      	cmp	r3, #42	@ 0x2a
 80080f0:	d132      	bne.n	8008158 <_vfiprintf_r+0x1ac>
 80080f2:	9b03      	ldr	r3, [sp, #12]
 80080f4:	3402      	adds	r4, #2
 80080f6:	1d1a      	adds	r2, r3, #4
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	9203      	str	r2, [sp, #12]
 80080fc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008100:	9305      	str	r3, [sp, #20]
 8008102:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 80081cc <_vfiprintf_r+0x220>
 8008106:	2203      	movs	r2, #3
 8008108:	4650      	mov	r0, sl
 800810a:	7821      	ldrb	r1, [r4, #0]
 800810c:	f000 fb32 	bl	8008774 <memchr>
 8008110:	b138      	cbz	r0, 8008122 <_vfiprintf_r+0x176>
 8008112:	2240      	movs	r2, #64	@ 0x40
 8008114:	9b04      	ldr	r3, [sp, #16]
 8008116:	eba0 000a 	sub.w	r0, r0, sl
 800811a:	4082      	lsls	r2, r0
 800811c:	4313      	orrs	r3, r2
 800811e:	3401      	adds	r4, #1
 8008120:	9304      	str	r3, [sp, #16]
 8008122:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008126:	2206      	movs	r2, #6
 8008128:	4829      	ldr	r0, [pc, #164]	@ (80081d0 <_vfiprintf_r+0x224>)
 800812a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800812e:	f000 fb21 	bl	8008774 <memchr>
 8008132:	2800      	cmp	r0, #0
 8008134:	d03f      	beq.n	80081b6 <_vfiprintf_r+0x20a>
 8008136:	4b27      	ldr	r3, [pc, #156]	@ (80081d4 <_vfiprintf_r+0x228>)
 8008138:	bb1b      	cbnz	r3, 8008182 <_vfiprintf_r+0x1d6>
 800813a:	9b03      	ldr	r3, [sp, #12]
 800813c:	3307      	adds	r3, #7
 800813e:	f023 0307 	bic.w	r3, r3, #7
 8008142:	3308      	adds	r3, #8
 8008144:	9303      	str	r3, [sp, #12]
 8008146:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008148:	443b      	add	r3, r7
 800814a:	9309      	str	r3, [sp, #36]	@ 0x24
 800814c:	e76a      	b.n	8008024 <_vfiprintf_r+0x78>
 800814e:	460c      	mov	r4, r1
 8008150:	2001      	movs	r0, #1
 8008152:	fb0c 3202 	mla	r2, ip, r2, r3
 8008156:	e7a8      	b.n	80080aa <_vfiprintf_r+0xfe>
 8008158:	2300      	movs	r3, #0
 800815a:	f04f 0c0a 	mov.w	ip, #10
 800815e:	4619      	mov	r1, r3
 8008160:	3401      	adds	r4, #1
 8008162:	9305      	str	r3, [sp, #20]
 8008164:	4620      	mov	r0, r4
 8008166:	f810 2b01 	ldrb.w	r2, [r0], #1
 800816a:	3a30      	subs	r2, #48	@ 0x30
 800816c:	2a09      	cmp	r2, #9
 800816e:	d903      	bls.n	8008178 <_vfiprintf_r+0x1cc>
 8008170:	2b00      	cmp	r3, #0
 8008172:	d0c6      	beq.n	8008102 <_vfiprintf_r+0x156>
 8008174:	9105      	str	r1, [sp, #20]
 8008176:	e7c4      	b.n	8008102 <_vfiprintf_r+0x156>
 8008178:	4604      	mov	r4, r0
 800817a:	2301      	movs	r3, #1
 800817c:	fb0c 2101 	mla	r1, ip, r1, r2
 8008180:	e7f0      	b.n	8008164 <_vfiprintf_r+0x1b8>
 8008182:	ab03      	add	r3, sp, #12
 8008184:	9300      	str	r3, [sp, #0]
 8008186:	462a      	mov	r2, r5
 8008188:	4630      	mov	r0, r6
 800818a:	4b13      	ldr	r3, [pc, #76]	@ (80081d8 <_vfiprintf_r+0x22c>)
 800818c:	a904      	add	r1, sp, #16
 800818e:	f3af 8000 	nop.w
 8008192:	4607      	mov	r7, r0
 8008194:	1c78      	adds	r0, r7, #1
 8008196:	d1d6      	bne.n	8008146 <_vfiprintf_r+0x19a>
 8008198:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800819a:	07d9      	lsls	r1, r3, #31
 800819c:	d405      	bmi.n	80081aa <_vfiprintf_r+0x1fe>
 800819e:	89ab      	ldrh	r3, [r5, #12]
 80081a0:	059a      	lsls	r2, r3, #22
 80081a2:	d402      	bmi.n	80081aa <_vfiprintf_r+0x1fe>
 80081a4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80081a6:	f7ff fde1 	bl	8007d6c <__retarget_lock_release_recursive>
 80081aa:	89ab      	ldrh	r3, [r5, #12]
 80081ac:	065b      	lsls	r3, r3, #25
 80081ae:	f53f af1f 	bmi.w	8007ff0 <_vfiprintf_r+0x44>
 80081b2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80081b4:	e71e      	b.n	8007ff4 <_vfiprintf_r+0x48>
 80081b6:	ab03      	add	r3, sp, #12
 80081b8:	9300      	str	r3, [sp, #0]
 80081ba:	462a      	mov	r2, r5
 80081bc:	4630      	mov	r0, r6
 80081be:	4b06      	ldr	r3, [pc, #24]	@ (80081d8 <_vfiprintf_r+0x22c>)
 80081c0:	a904      	add	r1, sp, #16
 80081c2:	f000 f87d 	bl	80082c0 <_printf_i>
 80081c6:	e7e4      	b.n	8008192 <_vfiprintf_r+0x1e6>
 80081c8:	080088b6 	.word	0x080088b6
 80081cc:	080088bc 	.word	0x080088bc
 80081d0:	080088c0 	.word	0x080088c0
 80081d4:	00000000 	.word	0x00000000
 80081d8:	08007f87 	.word	0x08007f87

080081dc <_printf_common>:
 80081dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80081e0:	4616      	mov	r6, r2
 80081e2:	4698      	mov	r8, r3
 80081e4:	688a      	ldr	r2, [r1, #8]
 80081e6:	690b      	ldr	r3, [r1, #16]
 80081e8:	4607      	mov	r7, r0
 80081ea:	4293      	cmp	r3, r2
 80081ec:	bfb8      	it	lt
 80081ee:	4613      	movlt	r3, r2
 80081f0:	6033      	str	r3, [r6, #0]
 80081f2:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80081f6:	460c      	mov	r4, r1
 80081f8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80081fc:	b10a      	cbz	r2, 8008202 <_printf_common+0x26>
 80081fe:	3301      	adds	r3, #1
 8008200:	6033      	str	r3, [r6, #0]
 8008202:	6823      	ldr	r3, [r4, #0]
 8008204:	0699      	lsls	r1, r3, #26
 8008206:	bf42      	ittt	mi
 8008208:	6833      	ldrmi	r3, [r6, #0]
 800820a:	3302      	addmi	r3, #2
 800820c:	6033      	strmi	r3, [r6, #0]
 800820e:	6825      	ldr	r5, [r4, #0]
 8008210:	f015 0506 	ands.w	r5, r5, #6
 8008214:	d106      	bne.n	8008224 <_printf_common+0x48>
 8008216:	f104 0a19 	add.w	sl, r4, #25
 800821a:	68e3      	ldr	r3, [r4, #12]
 800821c:	6832      	ldr	r2, [r6, #0]
 800821e:	1a9b      	subs	r3, r3, r2
 8008220:	42ab      	cmp	r3, r5
 8008222:	dc2b      	bgt.n	800827c <_printf_common+0xa0>
 8008224:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008228:	6822      	ldr	r2, [r4, #0]
 800822a:	3b00      	subs	r3, #0
 800822c:	bf18      	it	ne
 800822e:	2301      	movne	r3, #1
 8008230:	0692      	lsls	r2, r2, #26
 8008232:	d430      	bmi.n	8008296 <_printf_common+0xba>
 8008234:	4641      	mov	r1, r8
 8008236:	4638      	mov	r0, r7
 8008238:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800823c:	47c8      	blx	r9
 800823e:	3001      	adds	r0, #1
 8008240:	d023      	beq.n	800828a <_printf_common+0xae>
 8008242:	6823      	ldr	r3, [r4, #0]
 8008244:	6922      	ldr	r2, [r4, #16]
 8008246:	f003 0306 	and.w	r3, r3, #6
 800824a:	2b04      	cmp	r3, #4
 800824c:	bf14      	ite	ne
 800824e:	2500      	movne	r5, #0
 8008250:	6833      	ldreq	r3, [r6, #0]
 8008252:	f04f 0600 	mov.w	r6, #0
 8008256:	bf08      	it	eq
 8008258:	68e5      	ldreq	r5, [r4, #12]
 800825a:	f104 041a 	add.w	r4, r4, #26
 800825e:	bf08      	it	eq
 8008260:	1aed      	subeq	r5, r5, r3
 8008262:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8008266:	bf08      	it	eq
 8008268:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800826c:	4293      	cmp	r3, r2
 800826e:	bfc4      	itt	gt
 8008270:	1a9b      	subgt	r3, r3, r2
 8008272:	18ed      	addgt	r5, r5, r3
 8008274:	42b5      	cmp	r5, r6
 8008276:	d11a      	bne.n	80082ae <_printf_common+0xd2>
 8008278:	2000      	movs	r0, #0
 800827a:	e008      	b.n	800828e <_printf_common+0xb2>
 800827c:	2301      	movs	r3, #1
 800827e:	4652      	mov	r2, sl
 8008280:	4641      	mov	r1, r8
 8008282:	4638      	mov	r0, r7
 8008284:	47c8      	blx	r9
 8008286:	3001      	adds	r0, #1
 8008288:	d103      	bne.n	8008292 <_printf_common+0xb6>
 800828a:	f04f 30ff 	mov.w	r0, #4294967295
 800828e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008292:	3501      	adds	r5, #1
 8008294:	e7c1      	b.n	800821a <_printf_common+0x3e>
 8008296:	2030      	movs	r0, #48	@ 0x30
 8008298:	18e1      	adds	r1, r4, r3
 800829a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800829e:	1c5a      	adds	r2, r3, #1
 80082a0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80082a4:	4422      	add	r2, r4
 80082a6:	3302      	adds	r3, #2
 80082a8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80082ac:	e7c2      	b.n	8008234 <_printf_common+0x58>
 80082ae:	2301      	movs	r3, #1
 80082b0:	4622      	mov	r2, r4
 80082b2:	4641      	mov	r1, r8
 80082b4:	4638      	mov	r0, r7
 80082b6:	47c8      	blx	r9
 80082b8:	3001      	adds	r0, #1
 80082ba:	d0e6      	beq.n	800828a <_printf_common+0xae>
 80082bc:	3601      	adds	r6, #1
 80082be:	e7d9      	b.n	8008274 <_printf_common+0x98>

080082c0 <_printf_i>:
 80082c0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80082c4:	7e0f      	ldrb	r7, [r1, #24]
 80082c6:	4691      	mov	r9, r2
 80082c8:	2f78      	cmp	r7, #120	@ 0x78
 80082ca:	4680      	mov	r8, r0
 80082cc:	460c      	mov	r4, r1
 80082ce:	469a      	mov	sl, r3
 80082d0:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80082d2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80082d6:	d807      	bhi.n	80082e8 <_printf_i+0x28>
 80082d8:	2f62      	cmp	r7, #98	@ 0x62
 80082da:	d80a      	bhi.n	80082f2 <_printf_i+0x32>
 80082dc:	2f00      	cmp	r7, #0
 80082de:	f000 80d1 	beq.w	8008484 <_printf_i+0x1c4>
 80082e2:	2f58      	cmp	r7, #88	@ 0x58
 80082e4:	f000 80b8 	beq.w	8008458 <_printf_i+0x198>
 80082e8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80082ec:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80082f0:	e03a      	b.n	8008368 <_printf_i+0xa8>
 80082f2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80082f6:	2b15      	cmp	r3, #21
 80082f8:	d8f6      	bhi.n	80082e8 <_printf_i+0x28>
 80082fa:	a101      	add	r1, pc, #4	@ (adr r1, 8008300 <_printf_i+0x40>)
 80082fc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008300:	08008359 	.word	0x08008359
 8008304:	0800836d 	.word	0x0800836d
 8008308:	080082e9 	.word	0x080082e9
 800830c:	080082e9 	.word	0x080082e9
 8008310:	080082e9 	.word	0x080082e9
 8008314:	080082e9 	.word	0x080082e9
 8008318:	0800836d 	.word	0x0800836d
 800831c:	080082e9 	.word	0x080082e9
 8008320:	080082e9 	.word	0x080082e9
 8008324:	080082e9 	.word	0x080082e9
 8008328:	080082e9 	.word	0x080082e9
 800832c:	0800846b 	.word	0x0800846b
 8008330:	08008397 	.word	0x08008397
 8008334:	08008425 	.word	0x08008425
 8008338:	080082e9 	.word	0x080082e9
 800833c:	080082e9 	.word	0x080082e9
 8008340:	0800848d 	.word	0x0800848d
 8008344:	080082e9 	.word	0x080082e9
 8008348:	08008397 	.word	0x08008397
 800834c:	080082e9 	.word	0x080082e9
 8008350:	080082e9 	.word	0x080082e9
 8008354:	0800842d 	.word	0x0800842d
 8008358:	6833      	ldr	r3, [r6, #0]
 800835a:	1d1a      	adds	r2, r3, #4
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	6032      	str	r2, [r6, #0]
 8008360:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008364:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008368:	2301      	movs	r3, #1
 800836a:	e09c      	b.n	80084a6 <_printf_i+0x1e6>
 800836c:	6833      	ldr	r3, [r6, #0]
 800836e:	6820      	ldr	r0, [r4, #0]
 8008370:	1d19      	adds	r1, r3, #4
 8008372:	6031      	str	r1, [r6, #0]
 8008374:	0606      	lsls	r6, r0, #24
 8008376:	d501      	bpl.n	800837c <_printf_i+0xbc>
 8008378:	681d      	ldr	r5, [r3, #0]
 800837a:	e003      	b.n	8008384 <_printf_i+0xc4>
 800837c:	0645      	lsls	r5, r0, #25
 800837e:	d5fb      	bpl.n	8008378 <_printf_i+0xb8>
 8008380:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008384:	2d00      	cmp	r5, #0
 8008386:	da03      	bge.n	8008390 <_printf_i+0xd0>
 8008388:	232d      	movs	r3, #45	@ 0x2d
 800838a:	426d      	negs	r5, r5
 800838c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008390:	230a      	movs	r3, #10
 8008392:	4858      	ldr	r0, [pc, #352]	@ (80084f4 <_printf_i+0x234>)
 8008394:	e011      	b.n	80083ba <_printf_i+0xfa>
 8008396:	6821      	ldr	r1, [r4, #0]
 8008398:	6833      	ldr	r3, [r6, #0]
 800839a:	0608      	lsls	r0, r1, #24
 800839c:	f853 5b04 	ldr.w	r5, [r3], #4
 80083a0:	d402      	bmi.n	80083a8 <_printf_i+0xe8>
 80083a2:	0649      	lsls	r1, r1, #25
 80083a4:	bf48      	it	mi
 80083a6:	b2ad      	uxthmi	r5, r5
 80083a8:	2f6f      	cmp	r7, #111	@ 0x6f
 80083aa:	6033      	str	r3, [r6, #0]
 80083ac:	bf14      	ite	ne
 80083ae:	230a      	movne	r3, #10
 80083b0:	2308      	moveq	r3, #8
 80083b2:	4850      	ldr	r0, [pc, #320]	@ (80084f4 <_printf_i+0x234>)
 80083b4:	2100      	movs	r1, #0
 80083b6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80083ba:	6866      	ldr	r6, [r4, #4]
 80083bc:	2e00      	cmp	r6, #0
 80083be:	60a6      	str	r6, [r4, #8]
 80083c0:	db05      	blt.n	80083ce <_printf_i+0x10e>
 80083c2:	6821      	ldr	r1, [r4, #0]
 80083c4:	432e      	orrs	r6, r5
 80083c6:	f021 0104 	bic.w	r1, r1, #4
 80083ca:	6021      	str	r1, [r4, #0]
 80083cc:	d04b      	beq.n	8008466 <_printf_i+0x1a6>
 80083ce:	4616      	mov	r6, r2
 80083d0:	fbb5 f1f3 	udiv	r1, r5, r3
 80083d4:	fb03 5711 	mls	r7, r3, r1, r5
 80083d8:	5dc7      	ldrb	r7, [r0, r7]
 80083da:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80083de:	462f      	mov	r7, r5
 80083e0:	42bb      	cmp	r3, r7
 80083e2:	460d      	mov	r5, r1
 80083e4:	d9f4      	bls.n	80083d0 <_printf_i+0x110>
 80083e6:	2b08      	cmp	r3, #8
 80083e8:	d10b      	bne.n	8008402 <_printf_i+0x142>
 80083ea:	6823      	ldr	r3, [r4, #0]
 80083ec:	07df      	lsls	r7, r3, #31
 80083ee:	d508      	bpl.n	8008402 <_printf_i+0x142>
 80083f0:	6923      	ldr	r3, [r4, #16]
 80083f2:	6861      	ldr	r1, [r4, #4]
 80083f4:	4299      	cmp	r1, r3
 80083f6:	bfde      	ittt	le
 80083f8:	2330      	movle	r3, #48	@ 0x30
 80083fa:	f806 3c01 	strble.w	r3, [r6, #-1]
 80083fe:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008402:	1b92      	subs	r2, r2, r6
 8008404:	6122      	str	r2, [r4, #16]
 8008406:	464b      	mov	r3, r9
 8008408:	4621      	mov	r1, r4
 800840a:	4640      	mov	r0, r8
 800840c:	f8cd a000 	str.w	sl, [sp]
 8008410:	aa03      	add	r2, sp, #12
 8008412:	f7ff fee3 	bl	80081dc <_printf_common>
 8008416:	3001      	adds	r0, #1
 8008418:	d14a      	bne.n	80084b0 <_printf_i+0x1f0>
 800841a:	f04f 30ff 	mov.w	r0, #4294967295
 800841e:	b004      	add	sp, #16
 8008420:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008424:	6823      	ldr	r3, [r4, #0]
 8008426:	f043 0320 	orr.w	r3, r3, #32
 800842a:	6023      	str	r3, [r4, #0]
 800842c:	2778      	movs	r7, #120	@ 0x78
 800842e:	4832      	ldr	r0, [pc, #200]	@ (80084f8 <_printf_i+0x238>)
 8008430:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008434:	6823      	ldr	r3, [r4, #0]
 8008436:	6831      	ldr	r1, [r6, #0]
 8008438:	061f      	lsls	r7, r3, #24
 800843a:	f851 5b04 	ldr.w	r5, [r1], #4
 800843e:	d402      	bmi.n	8008446 <_printf_i+0x186>
 8008440:	065f      	lsls	r7, r3, #25
 8008442:	bf48      	it	mi
 8008444:	b2ad      	uxthmi	r5, r5
 8008446:	6031      	str	r1, [r6, #0]
 8008448:	07d9      	lsls	r1, r3, #31
 800844a:	bf44      	itt	mi
 800844c:	f043 0320 	orrmi.w	r3, r3, #32
 8008450:	6023      	strmi	r3, [r4, #0]
 8008452:	b11d      	cbz	r5, 800845c <_printf_i+0x19c>
 8008454:	2310      	movs	r3, #16
 8008456:	e7ad      	b.n	80083b4 <_printf_i+0xf4>
 8008458:	4826      	ldr	r0, [pc, #152]	@ (80084f4 <_printf_i+0x234>)
 800845a:	e7e9      	b.n	8008430 <_printf_i+0x170>
 800845c:	6823      	ldr	r3, [r4, #0]
 800845e:	f023 0320 	bic.w	r3, r3, #32
 8008462:	6023      	str	r3, [r4, #0]
 8008464:	e7f6      	b.n	8008454 <_printf_i+0x194>
 8008466:	4616      	mov	r6, r2
 8008468:	e7bd      	b.n	80083e6 <_printf_i+0x126>
 800846a:	6833      	ldr	r3, [r6, #0]
 800846c:	6825      	ldr	r5, [r4, #0]
 800846e:	1d18      	adds	r0, r3, #4
 8008470:	6961      	ldr	r1, [r4, #20]
 8008472:	6030      	str	r0, [r6, #0]
 8008474:	062e      	lsls	r6, r5, #24
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	d501      	bpl.n	800847e <_printf_i+0x1be>
 800847a:	6019      	str	r1, [r3, #0]
 800847c:	e002      	b.n	8008484 <_printf_i+0x1c4>
 800847e:	0668      	lsls	r0, r5, #25
 8008480:	d5fb      	bpl.n	800847a <_printf_i+0x1ba>
 8008482:	8019      	strh	r1, [r3, #0]
 8008484:	2300      	movs	r3, #0
 8008486:	4616      	mov	r6, r2
 8008488:	6123      	str	r3, [r4, #16]
 800848a:	e7bc      	b.n	8008406 <_printf_i+0x146>
 800848c:	6833      	ldr	r3, [r6, #0]
 800848e:	2100      	movs	r1, #0
 8008490:	1d1a      	adds	r2, r3, #4
 8008492:	6032      	str	r2, [r6, #0]
 8008494:	681e      	ldr	r6, [r3, #0]
 8008496:	6862      	ldr	r2, [r4, #4]
 8008498:	4630      	mov	r0, r6
 800849a:	f000 f96b 	bl	8008774 <memchr>
 800849e:	b108      	cbz	r0, 80084a4 <_printf_i+0x1e4>
 80084a0:	1b80      	subs	r0, r0, r6
 80084a2:	6060      	str	r0, [r4, #4]
 80084a4:	6863      	ldr	r3, [r4, #4]
 80084a6:	6123      	str	r3, [r4, #16]
 80084a8:	2300      	movs	r3, #0
 80084aa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80084ae:	e7aa      	b.n	8008406 <_printf_i+0x146>
 80084b0:	4632      	mov	r2, r6
 80084b2:	4649      	mov	r1, r9
 80084b4:	4640      	mov	r0, r8
 80084b6:	6923      	ldr	r3, [r4, #16]
 80084b8:	47d0      	blx	sl
 80084ba:	3001      	adds	r0, #1
 80084bc:	d0ad      	beq.n	800841a <_printf_i+0x15a>
 80084be:	6823      	ldr	r3, [r4, #0]
 80084c0:	079b      	lsls	r3, r3, #30
 80084c2:	d413      	bmi.n	80084ec <_printf_i+0x22c>
 80084c4:	68e0      	ldr	r0, [r4, #12]
 80084c6:	9b03      	ldr	r3, [sp, #12]
 80084c8:	4298      	cmp	r0, r3
 80084ca:	bfb8      	it	lt
 80084cc:	4618      	movlt	r0, r3
 80084ce:	e7a6      	b.n	800841e <_printf_i+0x15e>
 80084d0:	2301      	movs	r3, #1
 80084d2:	4632      	mov	r2, r6
 80084d4:	4649      	mov	r1, r9
 80084d6:	4640      	mov	r0, r8
 80084d8:	47d0      	blx	sl
 80084da:	3001      	adds	r0, #1
 80084dc:	d09d      	beq.n	800841a <_printf_i+0x15a>
 80084de:	3501      	adds	r5, #1
 80084e0:	68e3      	ldr	r3, [r4, #12]
 80084e2:	9903      	ldr	r1, [sp, #12]
 80084e4:	1a5b      	subs	r3, r3, r1
 80084e6:	42ab      	cmp	r3, r5
 80084e8:	dcf2      	bgt.n	80084d0 <_printf_i+0x210>
 80084ea:	e7eb      	b.n	80084c4 <_printf_i+0x204>
 80084ec:	2500      	movs	r5, #0
 80084ee:	f104 0619 	add.w	r6, r4, #25
 80084f2:	e7f5      	b.n	80084e0 <_printf_i+0x220>
 80084f4:	080088c7 	.word	0x080088c7
 80084f8:	080088d8 	.word	0x080088d8

080084fc <__sflush_r>:
 80084fc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008500:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008502:	0716      	lsls	r6, r2, #28
 8008504:	4605      	mov	r5, r0
 8008506:	460c      	mov	r4, r1
 8008508:	d454      	bmi.n	80085b4 <__sflush_r+0xb8>
 800850a:	684b      	ldr	r3, [r1, #4]
 800850c:	2b00      	cmp	r3, #0
 800850e:	dc02      	bgt.n	8008516 <__sflush_r+0x1a>
 8008510:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008512:	2b00      	cmp	r3, #0
 8008514:	dd48      	ble.n	80085a8 <__sflush_r+0xac>
 8008516:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008518:	2e00      	cmp	r6, #0
 800851a:	d045      	beq.n	80085a8 <__sflush_r+0xac>
 800851c:	2300      	movs	r3, #0
 800851e:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008522:	682f      	ldr	r7, [r5, #0]
 8008524:	6a21      	ldr	r1, [r4, #32]
 8008526:	602b      	str	r3, [r5, #0]
 8008528:	d030      	beq.n	800858c <__sflush_r+0x90>
 800852a:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800852c:	89a3      	ldrh	r3, [r4, #12]
 800852e:	0759      	lsls	r1, r3, #29
 8008530:	d505      	bpl.n	800853e <__sflush_r+0x42>
 8008532:	6863      	ldr	r3, [r4, #4]
 8008534:	1ad2      	subs	r2, r2, r3
 8008536:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008538:	b10b      	cbz	r3, 800853e <__sflush_r+0x42>
 800853a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800853c:	1ad2      	subs	r2, r2, r3
 800853e:	2300      	movs	r3, #0
 8008540:	4628      	mov	r0, r5
 8008542:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008544:	6a21      	ldr	r1, [r4, #32]
 8008546:	47b0      	blx	r6
 8008548:	1c43      	adds	r3, r0, #1
 800854a:	89a3      	ldrh	r3, [r4, #12]
 800854c:	d106      	bne.n	800855c <__sflush_r+0x60>
 800854e:	6829      	ldr	r1, [r5, #0]
 8008550:	291d      	cmp	r1, #29
 8008552:	d82b      	bhi.n	80085ac <__sflush_r+0xb0>
 8008554:	4a28      	ldr	r2, [pc, #160]	@ (80085f8 <__sflush_r+0xfc>)
 8008556:	40ca      	lsrs	r2, r1
 8008558:	07d6      	lsls	r6, r2, #31
 800855a:	d527      	bpl.n	80085ac <__sflush_r+0xb0>
 800855c:	2200      	movs	r2, #0
 800855e:	6062      	str	r2, [r4, #4]
 8008560:	6922      	ldr	r2, [r4, #16]
 8008562:	04d9      	lsls	r1, r3, #19
 8008564:	6022      	str	r2, [r4, #0]
 8008566:	d504      	bpl.n	8008572 <__sflush_r+0x76>
 8008568:	1c42      	adds	r2, r0, #1
 800856a:	d101      	bne.n	8008570 <__sflush_r+0x74>
 800856c:	682b      	ldr	r3, [r5, #0]
 800856e:	b903      	cbnz	r3, 8008572 <__sflush_r+0x76>
 8008570:	6560      	str	r0, [r4, #84]	@ 0x54
 8008572:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008574:	602f      	str	r7, [r5, #0]
 8008576:	b1b9      	cbz	r1, 80085a8 <__sflush_r+0xac>
 8008578:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800857c:	4299      	cmp	r1, r3
 800857e:	d002      	beq.n	8008586 <__sflush_r+0x8a>
 8008580:	4628      	mov	r0, r5
 8008582:	f7ff fbf5 	bl	8007d70 <_free_r>
 8008586:	2300      	movs	r3, #0
 8008588:	6363      	str	r3, [r4, #52]	@ 0x34
 800858a:	e00d      	b.n	80085a8 <__sflush_r+0xac>
 800858c:	2301      	movs	r3, #1
 800858e:	4628      	mov	r0, r5
 8008590:	47b0      	blx	r6
 8008592:	4602      	mov	r2, r0
 8008594:	1c50      	adds	r0, r2, #1
 8008596:	d1c9      	bne.n	800852c <__sflush_r+0x30>
 8008598:	682b      	ldr	r3, [r5, #0]
 800859a:	2b00      	cmp	r3, #0
 800859c:	d0c6      	beq.n	800852c <__sflush_r+0x30>
 800859e:	2b1d      	cmp	r3, #29
 80085a0:	d001      	beq.n	80085a6 <__sflush_r+0xaa>
 80085a2:	2b16      	cmp	r3, #22
 80085a4:	d11d      	bne.n	80085e2 <__sflush_r+0xe6>
 80085a6:	602f      	str	r7, [r5, #0]
 80085a8:	2000      	movs	r0, #0
 80085aa:	e021      	b.n	80085f0 <__sflush_r+0xf4>
 80085ac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80085b0:	b21b      	sxth	r3, r3
 80085b2:	e01a      	b.n	80085ea <__sflush_r+0xee>
 80085b4:	690f      	ldr	r7, [r1, #16]
 80085b6:	2f00      	cmp	r7, #0
 80085b8:	d0f6      	beq.n	80085a8 <__sflush_r+0xac>
 80085ba:	0793      	lsls	r3, r2, #30
 80085bc:	bf18      	it	ne
 80085be:	2300      	movne	r3, #0
 80085c0:	680e      	ldr	r6, [r1, #0]
 80085c2:	bf08      	it	eq
 80085c4:	694b      	ldreq	r3, [r1, #20]
 80085c6:	1bf6      	subs	r6, r6, r7
 80085c8:	600f      	str	r7, [r1, #0]
 80085ca:	608b      	str	r3, [r1, #8]
 80085cc:	2e00      	cmp	r6, #0
 80085ce:	ddeb      	ble.n	80085a8 <__sflush_r+0xac>
 80085d0:	4633      	mov	r3, r6
 80085d2:	463a      	mov	r2, r7
 80085d4:	4628      	mov	r0, r5
 80085d6:	6a21      	ldr	r1, [r4, #32]
 80085d8:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 80085dc:	47e0      	blx	ip
 80085de:	2800      	cmp	r0, #0
 80085e0:	dc07      	bgt.n	80085f2 <__sflush_r+0xf6>
 80085e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80085e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80085ea:	f04f 30ff 	mov.w	r0, #4294967295
 80085ee:	81a3      	strh	r3, [r4, #12]
 80085f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80085f2:	4407      	add	r7, r0
 80085f4:	1a36      	subs	r6, r6, r0
 80085f6:	e7e9      	b.n	80085cc <__sflush_r+0xd0>
 80085f8:	20400001 	.word	0x20400001

080085fc <_fflush_r>:
 80085fc:	b538      	push	{r3, r4, r5, lr}
 80085fe:	690b      	ldr	r3, [r1, #16]
 8008600:	4605      	mov	r5, r0
 8008602:	460c      	mov	r4, r1
 8008604:	b913      	cbnz	r3, 800860c <_fflush_r+0x10>
 8008606:	2500      	movs	r5, #0
 8008608:	4628      	mov	r0, r5
 800860a:	bd38      	pop	{r3, r4, r5, pc}
 800860c:	b118      	cbz	r0, 8008616 <_fflush_r+0x1a>
 800860e:	6a03      	ldr	r3, [r0, #32]
 8008610:	b90b      	cbnz	r3, 8008616 <_fflush_r+0x1a>
 8008612:	f7ff f955 	bl	80078c0 <__sinit>
 8008616:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800861a:	2b00      	cmp	r3, #0
 800861c:	d0f3      	beq.n	8008606 <_fflush_r+0xa>
 800861e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008620:	07d0      	lsls	r0, r2, #31
 8008622:	d404      	bmi.n	800862e <_fflush_r+0x32>
 8008624:	0599      	lsls	r1, r3, #22
 8008626:	d402      	bmi.n	800862e <_fflush_r+0x32>
 8008628:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800862a:	f7ff fb9e 	bl	8007d6a <__retarget_lock_acquire_recursive>
 800862e:	4628      	mov	r0, r5
 8008630:	4621      	mov	r1, r4
 8008632:	f7ff ff63 	bl	80084fc <__sflush_r>
 8008636:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008638:	4605      	mov	r5, r0
 800863a:	07da      	lsls	r2, r3, #31
 800863c:	d4e4      	bmi.n	8008608 <_fflush_r+0xc>
 800863e:	89a3      	ldrh	r3, [r4, #12]
 8008640:	059b      	lsls	r3, r3, #22
 8008642:	d4e1      	bmi.n	8008608 <_fflush_r+0xc>
 8008644:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008646:	f7ff fb91 	bl	8007d6c <__retarget_lock_release_recursive>
 800864a:	e7dd      	b.n	8008608 <_fflush_r+0xc>

0800864c <__swhatbuf_r>:
 800864c:	b570      	push	{r4, r5, r6, lr}
 800864e:	460c      	mov	r4, r1
 8008650:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008654:	4615      	mov	r5, r2
 8008656:	2900      	cmp	r1, #0
 8008658:	461e      	mov	r6, r3
 800865a:	b096      	sub	sp, #88	@ 0x58
 800865c:	da0c      	bge.n	8008678 <__swhatbuf_r+0x2c>
 800865e:	89a3      	ldrh	r3, [r4, #12]
 8008660:	2100      	movs	r1, #0
 8008662:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008666:	bf14      	ite	ne
 8008668:	2340      	movne	r3, #64	@ 0x40
 800866a:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800866e:	2000      	movs	r0, #0
 8008670:	6031      	str	r1, [r6, #0]
 8008672:	602b      	str	r3, [r5, #0]
 8008674:	b016      	add	sp, #88	@ 0x58
 8008676:	bd70      	pop	{r4, r5, r6, pc}
 8008678:	466a      	mov	r2, sp
 800867a:	f000 f849 	bl	8008710 <_fstat_r>
 800867e:	2800      	cmp	r0, #0
 8008680:	dbed      	blt.n	800865e <__swhatbuf_r+0x12>
 8008682:	9901      	ldr	r1, [sp, #4]
 8008684:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008688:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800868c:	4259      	negs	r1, r3
 800868e:	4159      	adcs	r1, r3
 8008690:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008694:	e7eb      	b.n	800866e <__swhatbuf_r+0x22>

08008696 <__smakebuf_r>:
 8008696:	898b      	ldrh	r3, [r1, #12]
 8008698:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800869a:	079d      	lsls	r5, r3, #30
 800869c:	4606      	mov	r6, r0
 800869e:	460c      	mov	r4, r1
 80086a0:	d507      	bpl.n	80086b2 <__smakebuf_r+0x1c>
 80086a2:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80086a6:	6023      	str	r3, [r4, #0]
 80086a8:	6123      	str	r3, [r4, #16]
 80086aa:	2301      	movs	r3, #1
 80086ac:	6163      	str	r3, [r4, #20]
 80086ae:	b003      	add	sp, #12
 80086b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80086b2:	466a      	mov	r2, sp
 80086b4:	ab01      	add	r3, sp, #4
 80086b6:	f7ff ffc9 	bl	800864c <__swhatbuf_r>
 80086ba:	9f00      	ldr	r7, [sp, #0]
 80086bc:	4605      	mov	r5, r0
 80086be:	4639      	mov	r1, r7
 80086c0:	4630      	mov	r0, r6
 80086c2:	f7ff fbbf 	bl	8007e44 <_malloc_r>
 80086c6:	b948      	cbnz	r0, 80086dc <__smakebuf_r+0x46>
 80086c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80086cc:	059a      	lsls	r2, r3, #22
 80086ce:	d4ee      	bmi.n	80086ae <__smakebuf_r+0x18>
 80086d0:	f023 0303 	bic.w	r3, r3, #3
 80086d4:	f043 0302 	orr.w	r3, r3, #2
 80086d8:	81a3      	strh	r3, [r4, #12]
 80086da:	e7e2      	b.n	80086a2 <__smakebuf_r+0xc>
 80086dc:	89a3      	ldrh	r3, [r4, #12]
 80086de:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80086e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80086e6:	81a3      	strh	r3, [r4, #12]
 80086e8:	9b01      	ldr	r3, [sp, #4]
 80086ea:	6020      	str	r0, [r4, #0]
 80086ec:	b15b      	cbz	r3, 8008706 <__smakebuf_r+0x70>
 80086ee:	4630      	mov	r0, r6
 80086f0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80086f4:	f000 f81e 	bl	8008734 <_isatty_r>
 80086f8:	b128      	cbz	r0, 8008706 <__smakebuf_r+0x70>
 80086fa:	89a3      	ldrh	r3, [r4, #12]
 80086fc:	f023 0303 	bic.w	r3, r3, #3
 8008700:	f043 0301 	orr.w	r3, r3, #1
 8008704:	81a3      	strh	r3, [r4, #12]
 8008706:	89a3      	ldrh	r3, [r4, #12]
 8008708:	431d      	orrs	r5, r3
 800870a:	81a5      	strh	r5, [r4, #12]
 800870c:	e7cf      	b.n	80086ae <__smakebuf_r+0x18>
	...

08008710 <_fstat_r>:
 8008710:	b538      	push	{r3, r4, r5, lr}
 8008712:	2300      	movs	r3, #0
 8008714:	4d06      	ldr	r5, [pc, #24]	@ (8008730 <_fstat_r+0x20>)
 8008716:	4604      	mov	r4, r0
 8008718:	4608      	mov	r0, r1
 800871a:	4611      	mov	r1, r2
 800871c:	602b      	str	r3, [r5, #0]
 800871e:	f7f8 fb53 	bl	8000dc8 <_fstat>
 8008722:	1c43      	adds	r3, r0, #1
 8008724:	d102      	bne.n	800872c <_fstat_r+0x1c>
 8008726:	682b      	ldr	r3, [r5, #0]
 8008728:	b103      	cbz	r3, 800872c <_fstat_r+0x1c>
 800872a:	6023      	str	r3, [r4, #0]
 800872c:	bd38      	pop	{r3, r4, r5, pc}
 800872e:	bf00      	nop
 8008730:	20001fb4 	.word	0x20001fb4

08008734 <_isatty_r>:
 8008734:	b538      	push	{r3, r4, r5, lr}
 8008736:	2300      	movs	r3, #0
 8008738:	4d05      	ldr	r5, [pc, #20]	@ (8008750 <_isatty_r+0x1c>)
 800873a:	4604      	mov	r4, r0
 800873c:	4608      	mov	r0, r1
 800873e:	602b      	str	r3, [r5, #0]
 8008740:	f7f8 fb51 	bl	8000de6 <_isatty>
 8008744:	1c43      	adds	r3, r0, #1
 8008746:	d102      	bne.n	800874e <_isatty_r+0x1a>
 8008748:	682b      	ldr	r3, [r5, #0]
 800874a:	b103      	cbz	r3, 800874e <_isatty_r+0x1a>
 800874c:	6023      	str	r3, [r4, #0]
 800874e:	bd38      	pop	{r3, r4, r5, pc}
 8008750:	20001fb4 	.word	0x20001fb4

08008754 <_sbrk_r>:
 8008754:	b538      	push	{r3, r4, r5, lr}
 8008756:	2300      	movs	r3, #0
 8008758:	4d05      	ldr	r5, [pc, #20]	@ (8008770 <_sbrk_r+0x1c>)
 800875a:	4604      	mov	r4, r0
 800875c:	4608      	mov	r0, r1
 800875e:	602b      	str	r3, [r5, #0]
 8008760:	f7f8 fb58 	bl	8000e14 <_sbrk>
 8008764:	1c43      	adds	r3, r0, #1
 8008766:	d102      	bne.n	800876e <_sbrk_r+0x1a>
 8008768:	682b      	ldr	r3, [r5, #0]
 800876a:	b103      	cbz	r3, 800876e <_sbrk_r+0x1a>
 800876c:	6023      	str	r3, [r4, #0]
 800876e:	bd38      	pop	{r3, r4, r5, pc}
 8008770:	20001fb4 	.word	0x20001fb4

08008774 <memchr>:
 8008774:	4603      	mov	r3, r0
 8008776:	b510      	push	{r4, lr}
 8008778:	b2c9      	uxtb	r1, r1
 800877a:	4402      	add	r2, r0
 800877c:	4293      	cmp	r3, r2
 800877e:	4618      	mov	r0, r3
 8008780:	d101      	bne.n	8008786 <memchr+0x12>
 8008782:	2000      	movs	r0, #0
 8008784:	e003      	b.n	800878e <memchr+0x1a>
 8008786:	7804      	ldrb	r4, [r0, #0]
 8008788:	3301      	adds	r3, #1
 800878a:	428c      	cmp	r4, r1
 800878c:	d1f6      	bne.n	800877c <memchr+0x8>
 800878e:	bd10      	pop	{r4, pc}

08008790 <_init>:
 8008790:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008792:	bf00      	nop
 8008794:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008796:	bc08      	pop	{r3}
 8008798:	469e      	mov	lr, r3
 800879a:	4770      	bx	lr

0800879c <_fini>:
 800879c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800879e:	bf00      	nop
 80087a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80087a2:	bc08      	pop	{r3}
 80087a4:	469e      	mov	lr, r3
 80087a6:	4770      	bx	lr
