load("//fpga/toolchain/verilog:providers.bzl", "verilog_library")

verilog_library(
    name = "verilog_counter",
    srcs = [
        "top.v",
    ],
)
