[{"name":"ax","alt_names":["AX","ax"],"description":"Accumulator","reg_type":"GeneralPurpose","width":"Bits16","flag_info":[],"arch":"X86","url":null},{"name":"tr3","alt_names":["TR3","tr3"],"description":"Undocumented","reg_type":"Test","width":null,"flag_info":[],"arch":"X86","url":null},{"name":"eax","alt_names":["EAX","eax"],"description":"Accumulator","reg_type":"GeneralPurpose","width":"Bits32","flag_info":[],"arch":"X86","url":null},{"name":"xmm5","alt_names":["XMM5","xmm5"],"description":"A SIMD register. Under SSE, this register can be used to store four 32-bit single-precision floating point numbers. SSE2 would later expand its usage to also allow two 64-bit double-precision floating point numbers, two 64-bit integers, four 32-bit integers, eight 16-bit short integers, or sixteen 8-bit bytes or characters.","reg_type":null,"width":"Bits128","flag_info":[],"arch":"X86","url":null},{"name":"ebp","alt_names":["EBP","ebp"],"description":"Stack Base Pointer","reg_type":"GeneralPurpose","width":"Bits32","flag_info":[],"arch":"X86","url":null},{"name":"bh","alt_names":["BH","bh"],"description":"Base","reg_type":"GeneralPurpose","width":"Upper8Lower16","flag_info":[],"arch":"X86","url":null},{"name":"esi","alt_names":["ESI","esi"],"description":"Source","reg_type":"GeneralPurpose","width":"Bits32","flag_info":[],"arch":"X86","url":null},{"name":"gdtr","alt_names":["GDTR","gdtr"],"description":"Stores the segment selector of the GDT","reg_type":"ProtectedMode","width":"Bits48","flag_info":[{"bit":0,"label":"Limit","description":"(Size of GDT) - 1","pae":"","long_mode":""},{"bit":1,"label":"Limit","description":"(Size of GDT) - 1","pae":"","long_mode":""},{"bit":2,"label":"Limit","description":"(Size of GDT) - 1","pae":"","long_mode":""},{"bit":3,"label":"Limit","description":"(Size of GDT) - 1","pae":"","long_mode":""},{"bit":4,"label":"Limit","description":"(Size of GDT) - 1","pae":"","long_mode":""},{"bit":5,"label":"Limit","description":"(Size of GDT) - 1","pae":"","long_mode":""},{"bit":6,"label":"Limit","description":"(Size of GDT) - 1","pae":"","long_mode":""},{"bit":7,"label":"Limit","description":"(Size of GDT) - 1","pae":"","long_mode":""},{"bit":8,"label":"Limit","description":"(Size of GDT) - 1","pae":"","long_mode":""},{"bit":9,"label":"Limit","description":"(Size of GDT) - 1","pae":"","long_mode":""},{"bit":10,"label":"Limit","description":"(Size of GDT) - 1","pae":"","long_mode":""},{"bit":11,"label":"Limit","description":"(Size of GDT) - 1","pae":"","long_mode":""},{"bit":12,"label":"Limit","description":"(Size of GDT) - 1","pae":"","long_mode":""},{"bit":13,"label":"Limit","description":"(Size of GDT) - 1","pae":"","long_mode":""},{"bit":14,"label":"Limit","description":"(Size of GDT) - 1","pae":"","long_mode":""},{"bit":15,"label":"Limit","description":"(Size of GDT) - 1","pae":"","long_mode":""},{"bit":16,"label":"Base","description":"Starting address of GDT","pae":"","long_mode":""},{"bit":17,"label":"Base","description":"Starting address of GDT","pae":"","long_mode":""},{"bit":18,"label":"Base","description":"Starting address of GDT","pae":"","long_mode":""},{"bit":19,"label":"Base","description":"Starting address of GDT","pae":"","long_mode":""},{"bit":20,"label":"Base","description":"Starting address of GDT","pae":"","long_mode":""},{"bit":21,"label":"Base","description":"Starting address of GDT","pae":"","long_mode":""},{"bit":22,"label":"Base","description":"Starting address of GDT","pae":"","long_mode":""},{"bit":23,"label":"Base","description":"Starting address of GDT","pae":"","long_mode":""},{"bit":24,"label":"Base","description":"Starting address of GDT","pae":"","long_mode":""},{"bit":25,"label":"Base","description":"Starting address of GDT","pae":"","long_mode":""},{"bit":26,"label":"Base","description":"Starting address of GDT","pae":"","long_mode":""},{"bit":27,"label":"Base","description":"Starting address of GDT","pae":"","long_mode":""},{"bit":28,"label":"Base","description":"Starting address of GDT","pae":"","long_mode":""},{"bit":29,"label":"Base","description":"Starting address of GDT","pae":"","long_mode":""},{"bit":30,"label":"Base","description":"Starting address of GDT","pae":"","long_mode":""},{"bit":31,"label":"Base","description":"Starting address of GDT","pae":"","long_mode":""},{"bit":32,"label":"Base","description":"Starting address of GDT","pae":"","long_mode":""},{"bit":33,"label":"Base","description":"Starting address of GDT","pae":"","long_mode":""},{"bit":34,"label":"Base","description":"Starting address of GDT","pae":"","long_mode":""},{"bit":35,"label":"Base","description":"Starting address of GDT","pae":"","long_mode":""},{"bit":36,"label":"Base","description":"Starting address of GDT","pae":"","long_mode":""},{"bit":37,"label":"Base","description":"Starting address of GDT","pae":"","long_mode":""},{"bit":38,"label":"Base","description":"Starting address of GDT","pae":"","long_mode":""},{"bit":39,"label":"Base","description":"Starting address of GDT","pae":"","long_mode":""},{"bit":40,"label":"Base","description":"Starting address of GDT","pae":"","long_mode":""},{"bit":41,"label":"Base","description":"Starting address of GDT","pae":"","long_mode":""},{"bit":42,"label":"Base","description":"Starting address of GDT","pae":"","long_mode":""},{"bit":43,"label":"Base","description":"Starting address of GDT","pae":"","long_mode":""},{"bit":44,"label":"Base","description":"Starting address of GDT","pae":"","long_mode":""},{"bit":45,"label":"Base","description":"Starting address of GDT","pae":"","long_mode":""},{"bit":46,"label":"Base","description":"Starting address of GDT","pae":"","long_mode":""},{"bit":47,"label":"Base","description":"Starting address of GDT","pae":"","long_mode":""}],"arch":"X86","url":null},{"name":"rbp","alt_names":["RBP","rbp"],"description":"Stack Base Pointer","reg_type":"GeneralPurpose","width":"Bits64","flag_info":[],"arch":"X86","url":null},{"name":"cr3","alt_names":["CR3","cr3"],"description":"Control Register 3","reg_type":"Control","width":null,"flag_info":[{"bit":0,"label":"","description":"Assumed to be 0","pae":"","long_mode":""},{"bit":1,"label":"","description":"Assumed to be 0","pae":"","long_mode":""},{"bit":2,"label":"","description":"Assumed to be 0","pae":"","long_mode":""},{"bit":3,"label":"PWT","description":"Page-level Write-Through","pae":"(Not Used)","long_mode":"Not used if bit 17 of CR4 is 1"},{"bit":4,"label":"PCD","description":"Page-level Cache Disable","pae":"(Not Used)","long_mode":"Not used if bit 17 of CR4 is 1"},{"bit":5,"label":"","description":"Assumed to be 0","pae":"","long_mode":""},{"bit":6,"label":"","description":"Assumed to be 0","pae":"","long_mode":""},{"bit":7,"label":"","description":"Assumed to be 0","pae":"","long_mode":""},{"bit":8,"label":"","description":"Assumed to be 0","pae":"","long_mode":""},{"bit":9,"label":"","description":"Assumed to be 0","pae":"","long_mode":""},{"bit":10,"label":"","description":"Assumed to be 0","pae":"","long_mode":""},{"bit":11,"label":"","description":"Assumed to be 0","pae":"","long_mode":""},{"bit":12,"label":"PDBR","description":"Page Directory Base Register","pae":"Base of PDPT","long_mode":"Base of PMLT4/PML5T"},{"bit":13,"label":"PDBR","description":"Page Directory Base Register","pae":"Base of PDPT","long_mode":"Base of PMLT4/PML5T"},{"bit":14,"label":"PDBR","description":"Page Directory Base Register","pae":"Base of PDPT","long_mode":"Base of PMLT4/PML5T"},{"bit":15,"label":"PDBR","description":"Page Directory Base Register","pae":"Base of PDPT","long_mode":"Base of PMLT4/PML5T"},{"bit":16,"label":"PDBR","description":"Page Directory Base Register","pae":"Base of PDPT","long_mode":"Base of PMLT4/PML5T"},{"bit":17,"label":"PDBR","description":"Page Directory Base Register","pae":"Base of PDPT","long_mode":"Base of PMLT4/PML5T"},{"bit":18,"label":"PDBR","description":"Page Directory Base Register","pae":"Base of PDPT","long_mode":"Base of PMLT4/PML5T"},{"bit":19,"label":"PDBR","description":"Page Directory Base Register","pae":"Base of PDPT","long_mode":"Base of PMLT4/PML5T"},{"bit":20,"label":"PDBR","description":"Page Directory Base Register","pae":"Base of PDPT","long_mode":"Base of PMLT4/PML5T"},{"bit":21,"label":"PDBR","description":"Page Directory Base Register","pae":"Base of PDPT","long_mode":"Base of PMLT4/PML5T"},{"bit":22,"label":"PDBR","description":"Page Directory Base Register","pae":"Base of PDPT","long_mode":"Base of PMLT4/PML5T"},{"bit":23,"label":"PDBR","description":"Page Directory Base Register","pae":"Base of PDPT","long_mode":"Base of PMLT4/PML5T"},{"bit":24,"label":"PDBR","description":"Page Directory Base Register","pae":"Base of PDPT","long_mode":"Base of PMLT4/PML5T"},{"bit":25,"label":"PDBR","description":"Page Directory Base Register","pae":"Base of PDPT","long_mode":"Base of PMLT4/PML5T"},{"bit":26,"label":"PDBR","description":"Page Directory Base Register","pae":"Base of PDPT","long_mode":"Base of PMLT4/PML5T"},{"bit":27,"label":"PDBR","description":"Page Directory Base Register","pae":"Base of PDPT","long_mode":"Base of PMLT4/PML5T"},{"bit":28,"label":"PDBR","description":"Page Directory Base Register","pae":"Base of PDPT","long_mode":"Base of PMLT4/PML5T"},{"bit":29,"label":"PDBR","description":"Page Directory Base Register","pae":"Base of PDPT","long_mode":"Base of PMLT4/PML5T"},{"bit":30,"label":"PDBR","description":"Page Directory Base Register","pae":"Base of PDPT","long_mode":"Base of PMLT4/PML5T"},{"bit":31,"label":"PDBR","description":"Page Directory Base Register","pae":"Base of PDPT","long_mode":"Base of PMLT4/PML5T"},{"bit":32,"label":"PDBR","description":"(Page Directory Base Register)","pae":"(Base of PDPT)","long_mode":"(Base of PMLT4/PML5T)"},{"bit":33,"label":"PDBR","description":"(Page Directory Base Register)","pae":"(Base of PDPT)","long_mode":"(Base of PMLT4/PML5T)"},{"bit":34,"label":"PDBR","description":"(Page Directory Base Register)","pae":"(Base of PDPT)","long_mode":"(Base of PMLT4/PML5T)"},{"bit":35,"label":"PDBR","description":"(Page Directory Base Register)","pae":"(Base of PDPT)","long_mode":"(Base of PMLT4/PML5T)"},{"bit":36,"label":"PDBR","description":"(Page Directory Base Register)","pae":"(Base of PDPT)","long_mode":"(Base of PMLT4/PML5T)"},{"bit":37,"label":"PDBR","description":"(Page Directory Base Register)","pae":"(Base of PDPT)","long_mode":"(Base of PMLT4/PML5T)"},{"bit":38,"label":"PDBR","description":"(Page Directory Base Register)","pae":"(Base of PDPT)","long_mode":"(Base of PMLT4/PML5T)"},{"bit":39,"label":"PDBR","description":"(Page Directory Base Register)","pae":"(Base of PDPT)","long_mode":"(Base of PMLT4/PML5T)"},{"bit":40,"label":"PDBR","description":"(Page Directory Base Register)","pae":"(Base of PDPT)","long_mode":"(Base of PMLT4/PML5T)"},{"bit":41,"label":"PDBR","description":"(Page Directory Base Register)","pae":"(Base of PDPT)","long_mode":"(Base of PMLT4/PML5T)"},{"bit":42,"label":"PDBR","description":"(Page Directory Base Register)","pae":"(Base of PDPT)","long_mode":"(Base of PMLT4/PML5T)"},{"bit":43,"label":"PDBR","description":"(Page Directory Base Register)","pae":"(Base of PDPT)","long_mode":"(Base of PMLT4/PML5T)"},{"bit":44,"label":"PDBR","description":"(Page Directory Base Register)","pae":"(Base of PDPT)","long_mode":"(Base of PMLT4/PML5T)"},{"bit":45,"label":"PDBR","description":"(Page Directory Base Register)","pae":"(Base of PDPT)","long_mode":"(Base of PMLT4/PML5T)"},{"bit":46,"label":"PDBR","description":"(Page Directory Base Register)","pae":"(Base of PDPT)","long_mode":"(Base of PMLT4/PML5T)"},{"bit":47,"label":"PDBR","description":"(Page Directory Base Register)","pae":"(Base of PDPT)","long_mode":"(Base of PMLT4/PML5T)"},{"bit":48,"label":"PDBR","description":"(Page Directory Base Register)","pae":"(Base of PDPT)","long_mode":"(Base of PMLT4/PML5T)"},{"bit":49,"label":"PDBR","description":"(Page Directory Base Register)","pae":"(Base of PDPT)","long_mode":"(Base of PMLT4/PML5T)"},{"bit":50,"label":"PDBR","description":"(Page Directory Base Register)","pae":"(Base of PDPT)","long_mode":"(Base of PMLT4/PML5T)"},{"bit":51,"label":"PDBR","description":"(Page Directory Base Register)","pae":"(Base of PDPT)","long_mode":"(Base of PMLT4/PML5T)"},{"bit":52,"label":"PDBR","description":"(Page Directory Base Register)","pae":"(Base of PDPT)","long_mode":"(Base of PMLT4/PML5T)"},{"bit":53,"label":"PDBR","description":"(Page Directory Base Register)","pae":"(Base of PDPT)","long_mode":"(Base of PMLT4/PML5T)"},{"bit":54,"label":"PDBR","description":"(Page Directory Base Register)","pae":"(Base of PDPT)","long_mode":"(Base of PMLT4/PML5T)"},{"bit":55,"label":"PDBR","description":"(Page Directory Base Register)","pae":"(Base of PDPT)","long_mode":"(Base of PMLT4/PML5T)"},{"bit":56,"label":"PDBR","description":"(Page Directory Base Register)","pae":"(Base of PDPT)","long_mode":"(Base of PMLT4/PML5T)"},{"bit":57,"label":"PDBR","description":"(Page Directory Base Register)","pae":"(Base of PDPT)","long_mode":"(Base of PMLT4/PML5T)"},{"bit":58,"label":"PDBR","description":"(Page Directory Base Register)","pae":"(Base of PDPT)","long_mode":"(Base of PMLT4/PML5T)"},{"bit":59,"label":"PDBR","description":"(Page Directory Base Register)","pae":"(Base of PDPT)","long_mode":"(Base of PMLT4/PML5T)"},{"bit":60,"label":"PDBR","description":"(Page Directory Base Register)","pae":"(Base of PDPT)","long_mode":"(Base of PMLT4/PML5T)"},{"bit":61,"label":"PDBR","description":"(Page Directory Base Register)","pae":"(Base of PDPT)","long_mode":"(Base of PMLT4/PML5T)"},{"bit":62,"label":"PDBR","description":"(Page Directory Base Register)","pae":"(Base of PDPT)","long_mode":"(Base of PMLT4/PML5T)"},{"bit":63,"label":"PDBR","description":"(Page Directory Base Register)","pae":"(Base of PDPT)","long_mode":"(Base of PMLT4/PML5T)"}],"arch":"X86","url":null},{"name":"cr2","alt_names":["CR2","cr2"],"description":"Control Register 2. Page Fault Linear Address","reg_type":"Control","width":"Bits32Or64","flag_info":[],"arch":"X86","url":null},{"name":"sp","alt_names":["SP","sp"],"description":"Stack Pointer","reg_type":"GeneralPurpose","width":"Bits16","flag_info":[],"arch":"X86","url":null},{"name":"tr6","alt_names":["TR6","tr6"],"description":"Test command register","reg_type":"Test","width":null,"flag_info":[],"arch":"X86","url":null},{"name":"sil","alt_names":["SIL","sil"],"description":"Source","reg_type":"GeneralPurpose","width":"Lower8Lower16","flag_info":[],"arch":"X86","url":null},{"name":"di","alt_names":["DI","di"],"description":"Destination","reg_type":"GeneralPurpose","width":"Bits16","flag_info":[],"arch":"X86","url":null},{"name":"tr5","alt_names":["TR5","tr5"],"description":"Undocumented","reg_type":"Test","width":null,"flag_info":[],"arch":"X86","url":null},{"name":"xmm1","alt_names":["XMM1","xmm1"],"description":"A SIMD register. Under SSE, this register can be used to store four 32-bit single-precision floating point numbers. SSE2 would later expand its usage to also allow two 64-bit double-precision floating point numbers, two 64-bit integers, four 32-bit integers, eight 16-bit short integers, or sixteen 8-bit bytes or characters.","reg_type":null,"width":"Bits128","flag_info":[],"arch":"X86","url":null},{"name":"cr6","alt_names":["CR6","cr6"],"description":"Reserved","reg_type":"Control","width":null,"flag_info":[],"arch":"X86","url":null},{"name":"ldtr","alt_names":["LDTR","ldtr"],"description":"Stores the segment selector of the LDT","reg_type":"ProtectedMode","width":"Bits48","flag_info":[{"bit":0,"label":"Limit","description":"(Size of LDT) - 1","pae":"","long_mode":""},{"bit":1,"label":"Limit","description":"(Size of LDT) - 1","pae":"","long_mode":""},{"bit":2,"label":"Limit","description":"(Size of LDT) - 1","pae":"","long_mode":""},{"bit":3,"label":"Limit","description":"(Size of LDT) - 1","pae":"","long_mode":""},{"bit":4,"label":"Limit","description":"(Size of LDT) - 1","pae":"","long_mode":""},{"bit":5,"label":"Limit","description":"(Size of LDT) - 1","pae":"","long_mode":""},{"bit":6,"label":"Limit","description":"(Size of LDT) - 1","pae":"","long_mode":""},{"bit":7,"label":"Limit","description":"(Size of LDT) - 1","pae":"","long_mode":""},{"bit":8,"label":"Limit","description":"(Size of LDT) - 1","pae":"","long_mode":""},{"bit":9,"label":"Limit","description":"(Size of LDT) - 1","pae":"","long_mode":""},{"bit":10,"label":"Limit","description":"(Size of LDT) - 1","pae":"","long_mode":""},{"bit":11,"label":"Limit","description":"(Size of LDT) - 1","pae":"","long_mode":""},{"bit":12,"label":"Limit","description":"(Size of LDT) - 1","pae":"","long_mode":""},{"bit":13,"label":"Limit","description":"(Size of LDT) - 1","pae":"","long_mode":""},{"bit":14,"label":"Limit","description":"(Size of LDT) - 1","pae":"","long_mode":""},{"bit":15,"label":"Limit","description":"(Size of LDT) - 1","pae":"","long_mode":""},{"bit":16,"label":"Base","description":"Starting address of LDT","pae":"","long_mode":""},{"bit":17,"label":"Base","description":"Starting address of LDT","pae":"","long_mode":""},{"bit":18,"label":"Base","description":"Starting address of LDT","pae":"","long_mode":""},{"bit":19,"label":"Base","description":"Starting address of LDT","pae":"","long_mode":""},{"bit":20,"label":"Base","description":"Starting address of LDT","pae":"","long_mode":""},{"bit":21,"label":"Base","description":"Starting address of LDT","pae":"","long_mode":""},{"bit":22,"label":"Base","description":"Starting address of LDT","pae":"","long_mode":""},{"bit":23,"label":"Base","description":"Starting address of LDT","pae":"","long_mode":""},{"bit":24,"label":"Base","description":"Starting address of LDT","pae":"","long_mode":""},{"bit":25,"label":"Base","description":"Starting address of LDT","pae":"","long_mode":""},{"bit":26,"label":"Base","description":"Starting address of LDT","pae":"","long_mode":""},{"bit":27,"label":"Base","description":"Starting address of LDT","pae":"","long_mode":""},{"bit":28,"label":"Base","description":"Starting address of LDT","pae":"","long_mode":""},{"bit":29,"label":"Base","description":"Starting address of LDT","pae":"","long_mode":""},{"bit":30,"label":"Base","description":"Starting address of LDT","pae":"","long_mode":""},{"bit":31,"label":"Base","description":"Starting address of LDT","pae":"","long_mode":""},{"bit":32,"label":"Base","description":"Starting address of LDT","pae":"","long_mode":""},{"bit":33,"label":"Base","description":"Starting address of LDT","pae":"","long_mode":""},{"bit":34,"label":"Base","description":"Starting address of LDT","pae":"","long_mode":""},{"bit":35,"label":"Base","description":"Starting address of LDT","pae":"","long_mode":""},{"bit":36,"label":"Base","description":"Starting address of LDT","pae":"","long_mode":""},{"bit":37,"label":"Base","description":"Starting address of LDT","pae":"","long_mode":""},{"bit":38,"label":"Base","description":"Starting address of LDT","pae":"","long_mode":""},{"bit":39,"label":"Base","description":"Starting address of LDT","pae":"","long_mode":""},{"bit":40,"label":"Base","description":"Starting address of LDT","pae":"","long_mode":""},{"bit":41,"label":"Base","description":"Starting address of LDT","pae":"","long_mode":""},{"bit":42,"label":"Base","description":"Starting address of LDT","pae":"","long_mode":""},{"bit":43,"label":"Base","description":"Starting address of LDT","pae":"","long_mode":""},{"bit":44,"label":"Base","description":"Starting address of LDT","pae":"","long_mode":""},{"bit":45,"label":"Base","description":"Starting address of LDT","pae":"","long_mode":""},{"bit":46,"label":"Base","description":"Starting address of LDT","pae":"","long_mode":""},{"bit":47,"label":"Base","description":"Starting address of LDT","pae":"","long_mode":""}],"arch":"X86","url":null},{"name":"rax","alt_names":["RAX","rax"],"description":"Accumulator","reg_type":"GeneralPurpose","width":"Bits64","flag_info":[],"arch":"X86","url":null},{"name":"dh","alt_names":["DH","dh"],"description":"Data","reg_type":"GeneralPurpose","width":"Upper8Lower16","flag_info":[],"arch":"X86","url":null},{"name":"bx","alt_names":["BX","bx"],"description":"Base","reg_type":"GeneralPurpose","width":"Bits16","flag_info":[],"arch":"X86","url":null},{"name":"cx","alt_names":["CX","cx"],"description":"Counter","reg_type":"GeneralPurpose","width":"Bits16","flag_info":[],"arch":"X86","url":null},{"name":"ch","alt_names":["CH","ch"],"description":"Counter","reg_type":"GeneralPurpose","width":"Upper8Lower16","flag_info":[],"arch":"X86","url":null},{"name":"rdx","alt_names":["RDX","rdx"],"description":"Data","reg_type":"GeneralPurpose","width":"Bits64","flag_info":[],"arch":"X86","url":null},{"name":"si","alt_names":["SI","si"],"description":"Source","reg_type":"GeneralPurpose","width":"Bits16","flag_info":[],"arch":"X86","url":null},{"name":"spl","alt_names":["SPL","spl"],"description":"Stack Pointer","reg_type":"GeneralPurpose","width":"Lower8Lower16","flag_info":[],"arch":"X86","url":null},{"name":"eip","alt_names":["EIP","eip"],"description":"Instruction Pointer","reg_type":"Pointer","width":"Bits32","flag_info":[],"arch":"X86","url":null},{"name":"bp","alt_names":["BP","bp"],"description":"Stack Base Pointer","reg_type":"GeneralPurpose","width":"Bits16","flag_info":[],"arch":"X86","url":null},{"name":"cs","alt_names":["CS","cs"],"description":"Code Segment","reg_type":"Segment","width":"Bits16","flag_info":[],"arch":"X86","url":null},{"name":"rsi","alt_names":["RSI","rsi"],"description":"Source","reg_type":"GeneralPurpose","width":"Bits64","flag_info":[],"arch":"X86","url":null},{"name":"eflags","alt_names":["EFLAGS","eflags"],"description":"Extended Flags Register","reg_type":"Flag","width":"Bits32","flag_info":[{"bit":0,"label":"CF","description":"Carry flag","pae":"","long_mode":""},{"bit":1,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":2,"label":"PF","description":"Parity flag","pae":"","long_mode":""},{"bit":3,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":4,"label":"AF","description":"Auxiliary flag","pae":"","long_mode":""},{"bit":5,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":6,"label":"ZF","description":"Zero flag","pae":"","long_mode":""},{"bit":7,"label":"SF","description":"Sign flag","pae":"","long_mode":""},{"bit":8,"label":"TF","description":"Trap flag","pae":"","long_mode":""},{"bit":9,"label":"IF","description":"Interrupt enable flag","pae":"","long_mode":""},{"bit":10,"label":"DF","description":"Direction flag","pae":"","long_mode":""},{"bit":11,"label":"OF","description":"Overflow flag","pae":"","long_mode":""},{"bit":12,"label":"IOPL","description":"I/O privilege level","pae":"","long_mode":""},{"bit":13,"label":"IOPL","description":"I/O privilege level","pae":"","long_mode":""},{"bit":14,"label":"NT","description":"Nested task flag","pae":"","long_mode":""},{"bit":15,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":16,"label":"RF","description":"Resume flag","pae":"","long_mode":""},{"bit":17,"label":"VM","description":"Virtual 8086 mode flag","pae":"","long_mode":""},{"bit":18,"label":"AC","description":"Alignment check","pae":"","long_mode":""},{"bit":19,"label":"VIF","description":"Virtual interrupt flag","pae":"","long_mode":""},{"bit":20,"label":"VIP","description":"Virtual interrupt pending","pae":"","long_mode":""},{"bit":21,"label":"ID","description":"Able to use CPUID instruction","pae":"","long_mode":""},{"bit":22,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":23,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":24,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":25,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":26,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":27,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":28,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":29,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":30,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":31,"label":"","description":"Reserved","pae":"","long_mode":""}],"arch":"X86","url":null},{"name":"ecx","alt_names":["ECX","ecx"],"description":"Counter","reg_type":"GeneralPurpose","width":"Bits32","flag_info":[],"arch":"X86","url":null},{"name":"edx","alt_names":["EDX","edx"],"description":"Data","reg_type":"GeneralPurpose","width":"Bits32","flag_info":[],"arch":"X86","url":null},{"name":"ah","alt_names":["AH","ah"],"description":"Accumulator","reg_type":"GeneralPurpose","width":"Upper8Lower16","flag_info":[],"arch":"X86","url":null},{"name":"cr8","alt_names":["CR8","cr8"],"description":"Control Register 8","reg_type":"Control","width":"Bits64","flag_info":[{"bit":0,"label":"TPL","description":"Task Priority Level","pae":"","long_mode":""},{"bit":1,"label":"TPL","description":"Task Priority Level","pae":"","long_mode":""},{"bit":2,"label":"TPL","description":"Task Priority Level","pae":"","long_mode":""},{"bit":3,"label":"TPL","description":"Task Priority Level","pae":"","long_mode":""},{"bit":4,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":5,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":6,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":7,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":8,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":9,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":10,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":11,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":12,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":13,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":14,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":15,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":16,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":17,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":18,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":19,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":20,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":21,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":22,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":23,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":24,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":25,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":26,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":27,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":28,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":29,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":30,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":31,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":32,"label":"","description":"(Reserved)","pae":"","long_mode":""},{"bit":33,"label":"","description":"(Reserved)","pae":"","long_mode":""},{"bit":34,"label":"","description":"(Reserved)","pae":"","long_mode":""},{"bit":35,"label":"","description":"(Reserved)","pae":"","long_mode":""},{"bit":36,"label":"","description":"(Reserved)","pae":"","long_mode":""},{"bit":37,"label":"","description":"(Reserved)","pae":"","long_mode":""},{"bit":38,"label":"","description":"(Reserved)","pae":"","long_mode":""},{"bit":39,"label":"","description":"(Reserved)","pae":"","long_mode":""},{"bit":40,"label":"","description":"(Reserved)","pae":"","long_mode":""},{"bit":41,"label":"","description":"(Reserved)","pae":"","long_mode":""},{"bit":42,"label":"","description":"(Reserved)","pae":"","long_mode":""},{"bit":43,"label":"","description":"(Reserved)","pae":"","long_mode":""},{"bit":44,"label":"","description":"(Reserved)","pae":"","long_mode":""},{"bit":45,"label":"","description":"(Reserved)","pae":"","long_mode":""},{"bit":46,"label":"","description":"(Reserved)","pae":"","long_mode":""},{"bit":47,"label":"","description":"(Reserved)","pae":"","long_mode":""},{"bit":48,"label":"","description":"(Reserved)","pae":"","long_mode":""},{"bit":49,"label":"","description":"(Reserved)","pae":"","long_mode":""},{"bit":50,"label":"","description":"(Reserved)","pae":"","long_mode":""},{"bit":51,"label":"","description":"(Reserved)","pae":"","long_mode":""},{"bit":52,"label":"","description":"(Reserved)","pae":"","long_mode":""},{"bit":53,"label":"","description":"(Reserved)","pae":"","long_mode":""},{"bit":54,"label":"","description":"(Reserved)","pae":"","long_mode":""},{"bit":55,"label":"","description":"(Reserved)","pae":"","long_mode":""},{"bit":56,"label":"","description":"(Reserved)","pae":"","long_mode":""},{"bit":57,"label":"","description":"(Reserved)","pae":"","long_mode":""},{"bit":58,"label":"","description":"(Reserved)","pae":"","long_mode":""},{"bit":59,"label":"","description":"(Reserved)","pae":"","long_mode":""},{"bit":60,"label":"","description":"(Reserved)","pae":"","long_mode":""},{"bit":61,"label":"","description":"(Reserved)","pae":"","long_mode":""},{"bit":62,"label":"","description":"(Reserved)","pae":"","long_mode":""},{"bit":63,"label":"","description":"(Reserved)","pae":"","long_mode":""}],"arch":"X86","url":null},{"name":"cr7","alt_names":["CR7","cr7"],"description":"Reserved","reg_type":"Control","width":null,"flag_info":[],"arch":"X86","url":null},{"name":"dr2","alt_names":["DR2","dr2"],"description":"Can contain linear address of a breakpoint. If paging is enabled, it is translated to a physical address","reg_type":"Debug","width":"Bits32","flag_info":[],"arch":"X86","url":null},{"name":"xmm0","alt_names":["XMM0","xmm0"],"description":"A SIMD register. Under SSE, this register can be used to store four 32-bit single-precision floating point numbers. SSE2 would later expand its usage to also allow two 64-bit double-precision floating point numbers, two 64-bit integers, four 32-bit integers, eight 16-bit short integers, or sixteen 8-bit bytes or characters.","reg_type":null,"width":"Bits128","flag_info":[],"arch":"X86","url":null},{"name":"esp","alt_names":["ESP","esp"],"description":"Stack Pointer","reg_type":"GeneralPurpose","width":"Bits32","flag_info":[],"arch":"X86","url":null},{"name":"cr5","alt_names":["CR5","cr5"],"description":"Reserved","reg_type":"Control","width":null,"flag_info":[],"arch":"X86","url":null},{"name":"ip","alt_names":["IP","ip"],"description":"Instruction Pointer","reg_type":"Pointer","width":"Bits16","flag_info":[],"arch":"X86","url":null},{"name":"rdi","alt_names":["RDI","rdi"],"description":"Destination","reg_type":"GeneralPurpose","width":"Bits64","flag_info":[],"arch":"X86","url":null},{"name":"rcx","alt_names":["RCX","rcx"],"description":"Counter","reg_type":"GeneralPurpose","width":"Bits64","flag_info":[],"arch":"X86","url":null},{"name":"xmm3","alt_names":["XMM3","xmm3"],"description":"A SIMD register. Under SSE, this register can be used to store four 32-bit single-precision floating point numbers. SSE2 would later expand its usage to also allow two 64-bit double-precision floating point numbers, two 64-bit integers, four 32-bit integers, eight 16-bit short integers, or sixteen 8-bit bytes or characters.","reg_type":null,"width":"Bits128","flag_info":[],"arch":"X86","url":null},{"name":"cl","alt_names":["CL","cl"],"description":"Counter","reg_type":"GeneralPurpose","width":"Lower8Lower16","flag_info":[],"arch":"X86","url":null},{"name":"idtr","alt_names":["IDTR","idtr"],"description":"Stores the segment selector of the IDT","reg_type":"ProtectedMode","width":"Bits48","flag_info":[{"bit":0,"label":"Limit","description":"(Size of IDT) - 1","pae":"","long_mode":""},{"bit":1,"label":"Limit","description":"(Size of IDT) - 1","pae":"","long_mode":""},{"bit":2,"label":"Limit","description":"(Size of IDT) - 1","pae":"","long_mode":""},{"bit":3,"label":"Limit","description":"(Size of IDT) - 1","pae":"","long_mode":""},{"bit":4,"label":"Limit","description":"(Size of IDT) - 1","pae":"","long_mode":""},{"bit":5,"label":"Limit","description":"(Size of IDT) - 1","pae":"","long_mode":""},{"bit":6,"label":"Limit","description":"(Size of IDT) - 1","pae":"","long_mode":""},{"bit":7,"label":"Limit","description":"(Size of IDT) - 1","pae":"","long_mode":""},{"bit":8,"label":"Limit","description":"(Size of IDT) - 1","pae":"","long_mode":""},{"bit":9,"label":"Limit","description":"(Size of IDT) - 1","pae":"","long_mode":""},{"bit":10,"label":"Limit","description":"(Size of IDT) - 1","pae":"","long_mode":""},{"bit":11,"label":"Limit","description":"(Size of IDT) - 1","pae":"","long_mode":""},{"bit":12,"label":"Limit","description":"(Size of IDT) - 1","pae":"","long_mode":""},{"bit":13,"label":"Limit","description":"(Size of IDT) - 1","pae":"","long_mode":""},{"bit":14,"label":"Limit","description":"(Size of IDT) - 1","pae":"","long_mode":""},{"bit":15,"label":"Limit","description":"(Size of IDT) - 1","pae":"","long_mode":""},{"bit":16,"label":"Base","description":"Starting address of IDT","pae":"","long_mode":""},{"bit":17,"label":"Base","description":"Starting address of IDT","pae":"","long_mode":""},{"bit":18,"label":"Base","description":"Starting address of IDT","pae":"","long_mode":""},{"bit":19,"label":"Base","description":"Starting address of IDT","pae":"","long_mode":""},{"bit":20,"label":"Base","description":"Starting address of IDT","pae":"","long_mode":""},{"bit":21,"label":"Base","description":"Starting address of IDT","pae":"","long_mode":""},{"bit":22,"label":"Base","description":"Starting address of IDT","pae":"","long_mode":""},{"bit":23,"label":"Base","description":"Starting address of IDT","pae":"","long_mode":""},{"bit":24,"label":"Base","description":"Starting address of IDT","pae":"","long_mode":""},{"bit":25,"label":"Base","description":"Starting address of IDT","pae":"","long_mode":""},{"bit":26,"label":"Base","description":"Starting address of IDT","pae":"","long_mode":""},{"bit":27,"label":"Base","description":"Starting address of IDT","pae":"","long_mode":""},{"bit":28,"label":"Base","description":"Starting address of IDT","pae":"","long_mode":""},{"bit":29,"label":"Base","description":"Starting address of IDT","pae":"","long_mode":""},{"bit":30,"label":"Base","description":"Starting address of IDT","pae":"","long_mode":""},{"bit":31,"label":"Base","description":"Starting address of IDT","pae":"","long_mode":""},{"bit":32,"label":"Base","description":"Starting address of IDT","pae":"","long_mode":""},{"bit":33,"label":"Base","description":"Starting address of IDT","pae":"","long_mode":""},{"bit":34,"label":"Base","description":"Starting address of IDT","pae":"","long_mode":""},{"bit":35,"label":"Base","description":"Starting address of IDT","pae":"","long_mode":""},{"bit":36,"label":"Base","description":"Starting address of IDT","pae":"","long_mode":""},{"bit":37,"label":"Base","description":"Starting address of IDT","pae":"","long_mode":""},{"bit":38,"label":"Base","description":"Starting address of IDT","pae":"","long_mode":""},{"bit":39,"label":"Base","description":"Starting address of IDT","pae":"","long_mode":""},{"bit":40,"label":"Base","description":"Starting address of IDT","pae":"","long_mode":""},{"bit":41,"label":"Base","description":"Starting address of IDT","pae":"","long_mode":""},{"bit":42,"label":"Base","description":"Starting address of IDT","pae":"","long_mode":""},{"bit":43,"label":"Base","description":"Starting address of IDT","pae":"","long_mode":""},{"bit":44,"label":"Base","description":"Starting address of IDT","pae":"","long_mode":""},{"bit":45,"label":"Base","description":"Starting address of IDT","pae":"","long_mode":""},{"bit":46,"label":"Base","description":"Starting address of IDT","pae":"","long_mode":""},{"bit":47,"label":"Base","description":"Starting address of IDT","pae":"","long_mode":""}],"arch":"X86","url":null},{"name":"gs","alt_names":["GS","gs"],"description":"General Purpose G Segment","reg_type":"Segment","width":"Bits16","flag_info":[],"arch":"X86","url":null},{"name":"cr0","alt_names":["CR0","cr0"],"description":"Control Register 0","reg_type":"Control","width":"Bits32","flag_info":[{"bit":0,"label":"PE","description":"Protected Mode Enable","pae":"","long_mode":""},{"bit":1,"label":"MP","description":"Monitor co-processor","pae":"","long_mode":""},{"bit":2,"label":"EM","description":"x87 FPU Emulation","pae":"","long_mode":""},{"bit":3,"label":"TS","description":"Task switched","pae":"","long_mode":""},{"bit":4,"label":"ET","description":"Extension type","pae":"","long_mode":""},{"bit":5,"label":"NE","description":"Numeric error","pae":"","long_mode":""},{"bit":6,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":7,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":8,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":9,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":10,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":11,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":12,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":13,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":14,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":15,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":16,"label":"WP","description":"Write protect","pae":"","long_mode":""},{"bit":17,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":18,"label":"AM","description":"Alignment mask","pae":"","long_mode":""},{"bit":19,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":20,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":21,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":22,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":23,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":24,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":25,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":26,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":27,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":28,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":29,"label":"NW","description":"Not-write through","pae":"","long_mode":""},{"bit":30,"label":"CD","description":"Cache disable","pae":"","long_mode":""},{"bit":31,"label":"PG","description":"Paging","pae":"","long_mode":""}],"arch":"X86","url":null},{"name":"al","alt_names":["AL","al"],"description":"Accumulator","reg_type":"GeneralPurpose","width":"Lower8Lower16","flag_info":[],"arch":"X86","url":null},{"name":"ebx","alt_names":["EBX","ebx"],"description":"Base","reg_type":"GeneralPurpose","width":"Bits32","flag_info":[],"arch":"X86","url":null},{"name":"cr1","alt_names":["CR1","cr1"],"description":"Reserved","reg_type":"Control","width":null,"flag_info":[],"arch":"X86","url":null},{"name":"cr4","alt_names":["CR4","cr4"],"description":"Control Register 4","reg_type":"Control","width":"Bits32","flag_info":[{"bit":0,"label":"VME","description":"Virtual 8086 Mode Extensions","pae":"","long_mode":""},{"bit":1,"label":"PVI","description":"Protected-mode Virtual Interrupts","pae":"","long_mode":""},{"bit":2,"label":"TSD","description":"Time Stamp Disable","pae":"","long_mode":""},{"bit":3,"label":"DE","description":"Debugging Extensions","pae":"","long_mode":""},{"bit":4,"label":"PSE","description":"Page Size Extension","pae":"","long_mode":""},{"bit":5,"label":"PAE","description":"Physical Address Extension","pae":"","long_mode":""},{"bit":6,"label":"MCE","description":"Machine Check Exception","pae":"","long_mode":""},{"bit":7,"label":"PGE","description":"Page Global Enabled","pae":"","long_mode":""},{"bit":8,"label":"PCE","description":"Performance-Monitoring Counter enable","pae":"","long_mode":""},{"bit":9,"label":"OSFXSR","description":"Operating system support for FXSAVE and FXRSTOR operations","pae":"","long_mode":""},{"bit":10,"label":"OSXMMEXCPT","description":"Operating System Support for Unmasked SIMD Floating-Point Exceptions","pae":"","long_mode":""},{"bit":11,"label":"UMIP","description":"User-Mode Instruction Prevention (if set, #GP on SGDT, SIDT, SLDT, SMSW, and STR instructions when CPL>0)","pae":"","long_mode":""},{"bit":12,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":13,"label":"VMXE","description":"Virtual Machine Extensions Enable","pae":"","long_mode":""},{"bit":14,"label":"SMXE","description":"Safer Mode Extensions Enable","pae":"","long_mode":""},{"bit":15,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":16,"label":"FSGSBASE","description":"Enables the instructions RDFSBASE, RDGSBASE, WRFSBASE, and WRGSBASE","pae":"","long_mode":""},{"bit":17,"label":"PCIDE","description":"PCID Enable","pae":"","long_mode":""},{"bit":18,"label":"OSXSAVE","description":"XSAVE and Processor Extended States Enable","pae":"","long_mode":""},{"bit":19,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":20,"label":"SMEP","description":"Supervisor Mode Execution Protection Enable","pae":"","long_mode":""},{"bit":21,"label":"SMAP","description":"Supervisor Modde Access Prevention Enable","pae":"","long_mode":""},{"bit":22,"label":"PKE","description":"Protection Key Enable","pae":"","long_mode":""},{"bit":23,"label":"CET","description":"Control-flow Enforcement Technology","pae":"","long_mode":""},{"bit":24,"label":"PKS","description":"Enable Protection Keys for Supervisor-Mode Pages","pae":"","long_mode":""},{"bit":25,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":26,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":27,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":28,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":29,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":30,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":31,"label":"","description":"Reserved","pae":"","long_mode":""}],"arch":"X86","url":null},{"name":"dr6","alt_names":["DR6","dr6"],"description":"Permits the debugger to determine which debug conditions have occurred","reg_type":"Debug","width":"Bits32","flag_info":[{"bit":0,"label":"","description":"Indicates, when set, that the associated breakpoint condition was met when a debug exception was generated","pae":"","long_mode":""},{"bit":1,"label":"","description":"Indicates, when set, that the associated breakpoint condition was met when a debug exception was generated","pae":"","long_mode":""},{"bit":2,"label":"","description":"Indicates, when set, that the associated breakpoint condition was met when a debug exception was generated","pae":"","long_mode":""},{"bit":3,"label":"","description":"Indicates, when set, that the associated breakpoint condition was met when a debug exception was generated","pae":"","long_mode":""},{"bit":4,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":5,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":6,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":7,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":8,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":9,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":10,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":11,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":12,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":13,"label":"","description":"Indicates that the next instruction in the instruction stream accesses one of the debug registers","pae":"","long_mode":""},{"bit":14,"label":"","description":"Indicates, when set, that the debug exception was triggered by the single-step execution mode (enabled with TF bit in EFLAGS)","pae":"","long_mode":""},{"bit":15,"label":"","description":"Indicates, when set, that the debug instruction resulted from a task switch where T flag in the TSS of target task was set","pae":"","long_mode":""},{"bit":16,"label":"","description":"Indicates, when set, that the debug exception or breakpoint occurred inside an RTM region","pae":"","long_mode":""},{"bit":17,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":18,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":19,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":20,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":21,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":22,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":23,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":24,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":25,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":26,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":27,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":28,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":29,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":30,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":31,"label":"","description":"Reserved","pae":"","long_mode":""}],"arch":"X86","url":null},{"name":"dr7","alt_names":["DR7","dr7"],"description":"A local breakpoint bit deactivates on hardware task switches, while a global does not. Condition 00b means execution break, 01b means a write watchpoint, and 11b means a R/W watchpoint. 10b is reserved for I/O R/W (unsupported)","reg_type":"Debug","width":"Bits32","flag_info":[{"bit":0,"label":"","description":"Local DR0 breakpoint","pae":"","long_mode":""},{"bit":1,"label":"","description":"Global DR0 breakpoint","pae":"","long_mode":""},{"bit":2,"label":"","description":"Local DR1 breakpoint","pae":"","long_mode":""},{"bit":3,"label":"","description":"Global DR1 breakpoint","pae":"","long_mode":""},{"bit":4,"label":"","description":"Local DR2 breakpoint","pae":"","long_mode":""},{"bit":5,"label":"","description":"Global DR2 breakpoint","pae":"","long_mode":""},{"bit":6,"label":"","description":"Local DR3 breakpoint","pae":"","long_mode":""},{"bit":7,"label":"","description":"Global DR3 breakpoint","pae":"","long_mode":""},{"bit":8,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":9,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":10,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":11,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":12,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":13,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":14,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":15,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":16,"label":"","description":"Condition for DR0","pae":"","long_mode":""},{"bit":17,"label":"","description":"Condition for DR0","pae":"","long_mode":""},{"bit":18,"label":"","description":"Size of DR0 breakpoint","pae":"","long_mode":""},{"bit":19,"label":"","description":"Size of DR0 breakpoint","pae":"","long_mode":""},{"bit":20,"label":"","description":"Condition for DR1","pae":"","long_mode":""},{"bit":21,"label":"","description":"Condition for DR1","pae":"","long_mode":""},{"bit":22,"label":"","description":"Size of DR1 breakpoint","pae":"","long_mode":""},{"bit":23,"label":"","description":"Size of DR1 breakpoint","pae":"","long_mode":""},{"bit":24,"label":"","description":"Condition for DR2","pae":"","long_mode":""},{"bit":25,"label":"","description":"Condition for DR2","pae":"","long_mode":""},{"bit":26,"label":"","description":"Size of DR2 breakpoint","pae":"","long_mode":""},{"bit":27,"label":"","description":"Size of DR2 breakpoint","pae":"","long_mode":""},{"bit":28,"label":"","description":"Condition for DR3","pae":"","long_mode":""},{"bit":29,"label":"","description":"Condition for DR3","pae":"","long_mode":""},{"bit":30,"label":"","description":"Size of DR3 breakpoint","pae":"","long_mode":""},{"bit":31,"label":"","description":"Size of DR3 breakpoint","pae":"","long_mode":""}],"arch":"X86","url":null},{"name":"tr7","alt_names":["TR7","tr7"],"description":"Test data register","reg_type":"Test","width":null,"flag_info":[],"arch":"X86","url":null},{"name":"dr3","alt_names":["DR3","dr3"],"description":"Can contain linear address of a breakpoint. If paging is enabled, it is translated to a physical address","reg_type":"Debug","width":"Bits32","flag_info":[],"arch":"X86","url":null},{"name":"bpl","alt_names":["BPL","bpl"],"description":"Stack Base Pointer","reg_type":"GeneralPurpose","width":"Lower8Lower16","flag_info":[],"arch":"X86","url":null},{"name":"dl","alt_names":["DL","dl"],"description":"Data","reg_type":"GeneralPurpose","width":"Lower8Lower16","flag_info":[],"arch":"X86","url":null},{"name":"rbx","alt_names":["RBX","rbx"],"description":"Base","reg_type":"GeneralPurpose","width":"Bits64","flag_info":[],"arch":"X86","url":null},{"name":"xmm7","alt_names":["XMM7","xmm7"],"description":"A SIMD register. Under SSE, this register can be used to store four 32-bit single-precision floating point numbers. SSE2 would later expand its usage to also allow two 64-bit double-precision floating point numbers, two 64-bit integers, four 32-bit integers, eight 16-bit short integers, or sixteen 8-bit bytes or characters.","reg_type":null,"width":"Bits128","flag_info":[],"arch":"X86","url":null},{"name":"tr4","alt_names":["TR4","tr4"],"description":"Undocumented","reg_type":"Test","width":null,"flag_info":[],"arch":"X86","url":null},{"name":"dil","alt_names":["DIL","dil"],"description":"Destination","reg_type":"GeneralPurpose","width":"Lower8Lower16","flag_info":[],"arch":"X86","url":null},{"name":"fs","alt_names":["FS","fs"],"description":"General Purpose F Segment","reg_type":"Segment","width":"Bits16","flag_info":[],"arch":"X86","url":null},{"name":"ss","alt_names":["SS","ss"],"description":"Stack Segment","reg_type":"Segment","width":"Bits16","flag_info":[],"arch":"X86","url":null},{"name":"xmm6","alt_names":["XMM6","xmm6"],"description":"A SIMD register. Under SSE, this register can be used to store four 32-bit single-precision floating point numbers. SSE2 would later expand its usage to also allow two 64-bit double-precision floating point numbers, two 64-bit integers, four 32-bit integers, eight 16-bit short integers, or sixteen 8-bit bytes or characters.","reg_type":null,"width":"Bits128","flag_info":[],"arch":"X86","url":null},{"name":"dr0","alt_names":["DR0","dr0"],"description":"Can contain linear address of a breakpoint. If paging is enabled, it is translated to a physical address","reg_type":"Debug","width":"Bits32","flag_info":[],"arch":"X86","url":null},{"name":"xmm2","alt_names":["XMM2","xmm2"],"description":"A SIMD register. Under SSE, this register can be used to store four 32-bit single-precision floating point numbers. SSE2 would later expand its usage to also allow two 64-bit double-precision floating point numbers, two 64-bit integers, four 32-bit integers, eight 16-bit short integers, or sixteen 8-bit bytes or characters.","reg_type":null,"width":"Bits128","flag_info":[],"arch":"X86","url":null},{"name":"xcr0","alt_names":["XCR0","xcr0"],"description":"Can only be accessed if bit 18 of CR4 is set to 1. XGETBV and XSETBV instructions are used to access XCR0","reg_type":"ExtendedControl","width":"Bits64","flag_info":[{"bit":0,"label":"X87","description":"x87 FPU/MMX support (must be 1)","pae":"","long_mode":""},{"bit":1,"label":"SSE","description":"XSAVE support for MXCSR and XMM registers","pae":"","long_mode":""},{"bit":2,"label":"AVX","description":"AVX enabled and XSAVE support for upper halves of YMM registers","pae":"","long_mode":""},{"bit":3,"label":"BNDREG","description":"MPX enabled and XSAVE support for BND0-BND3 registers","pae":"","long_mode":""},{"bit":4,"label":"BNDCSR","description":"MPX enabled and XSAVE support for BNDCFGU and BNDSATUS registers","pae":"","long_mode":""},{"bit":5,"label":"opmask","description":"AVX-512 enabled and XSAVE support for opmask registers k0-k7","pae":"","long_mode":""},{"bit":6,"label":"ZMM_Hi256","description":"AVX-512 enabled and XSAVE support for upper halves of lower ZMM registers","pae":"","long_mode":""},{"bit":7,"label":"Hi16_ZMM","description":"AVX-512 enabled and XSAVE support for upper ZMM registers","pae":"","long_mode":""},{"bit":8,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":9,"label":"PKRU","description":"XSAVE support for PKRU register","pae":"","long_mode":""},{"bit":10,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":11,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":12,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":13,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":14,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":15,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":16,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":17,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":18,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":19,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":20,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":21,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":22,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":23,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":24,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":25,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":26,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":27,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":28,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":29,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":30,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":31,"label":"","description":"Reserved","pae":"","long_mode":""},{"bit":32,"label":"","description":"(Reserved)","pae":"","long_mode":""},{"bit":33,"label":"","description":"(Reserved)","pae":"","long_mode":""},{"bit":34,"label":"","description":"(Reserved)","pae":"","long_mode":""},{"bit":35,"label":"","description":"(Reserved)","pae":"","long_mode":""},{"bit":36,"label":"","description":"(Reserved)","pae":"","long_mode":""},{"bit":37,"label":"","description":"(Reserved)","pae":"","long_mode":""},{"bit":38,"label":"","description":"(Reserved)","pae":"","long_mode":""},{"bit":39,"label":"","description":"(Reserved)","pae":"","long_mode":""},{"bit":40,"label":"","description":"(Reserved)","pae":"","long_mode":""},{"bit":41,"label":"","description":"(Reserved)","pae":"","long_mode":""},{"bit":42,"label":"","description":"(Reserved)","pae":"","long_mode":""},{"bit":43,"label":"","description":"(Reserved)","pae":"","long_mode":""},{"bit":44,"label":"","description":"(Reserved)","pae":"","long_mode":""},{"bit":45,"label":"","description":"(Reserved)","pae":"","long_mode":""},{"bit":46,"label":"","description":"(Reserved)","pae":"","long_mode":""},{"bit":47,"label":"","description":"(Reserved)","pae":"","long_mode":""},{"bit":48,"label":"","description":"(Reserved)","pae":"","long_mode":""},{"bit":49,"label":"","description":"(Reserved)","pae":"","long_mode":""},{"bit":50,"label":"","description":"(Reserved)","pae":"","long_mode":""},{"bit":51,"label":"","description":"(Reserved)","pae":"","long_mode":""},{"bit":52,"label":"","description":"(Reserved)","pae":"","long_mode":""},{"bit":53,"label":"","description":"(Reserved)","pae":"","long_mode":""},{"bit":54,"label":"","description":"(Reserved)","pae":"","long_mode":""},{"bit":55,"label":"","description":"(Reserved)","pae":"","long_mode":""},{"bit":56,"label":"","description":"(Reserved)","pae":"","long_mode":""},{"bit":57,"label":"","description":"(Reserved)","pae":"","long_mode":""},{"bit":58,"label":"","description":"(Reserved)","pae":"","long_mode":""},{"bit":59,"label":"","description":"(Reserved)","pae":"","long_mode":""},{"bit":60,"label":"","description":"(Reserved)","pae":"","long_mode":""},{"bit":61,"label":"","description":"(Reserved)","pae":"","long_mode":""},{"bit":62,"label":"","description":"(Reserved)","pae":"","long_mode":""},{"bit":63,"label":"","description":"(Reserved)","pae":"","long_mode":""}],"arch":"X86","url":null},{"name":"bl","alt_names":["BL","bl"],"description":"Base","reg_type":"GeneralPurpose","width":"Lower8Lower16","flag_info":[],"arch":"X86","url":null},{"name":"es","alt_names":["ES","es"],"description":"Extra Segment","reg_type":"Segment","width":"Bits16","flag_info":[],"arch":"X86","url":null},{"name":"ds","alt_names":["DS","ds"],"description":"Data Segment","reg_type":"Segment","width":"Bits16","flag_info":[],"arch":"X86","url":null},{"name":"dx","alt_names":["DX","dx"],"description":"Data","reg_type":"GeneralPurpose","width":"Bits16","flag_info":[],"arch":"X86","url":null},{"name":"dr1","alt_names":["DR1","dr1"],"description":"Can contain linear address of a breakpoint. If paging is enabled, it is translated to a physical address","reg_type":"Debug","width":"Bits32","flag_info":[],"arch":"X86","url":null},{"name":"xmm4","alt_names":["XMM4","xmm4"],"description":"A SIMD register. Under SSE, this register can be used to store four 32-bit single-precision floating point numbers. SSE2 would later expand its usage to also allow two 64-bit double-precision floating point numbers, two 64-bit integers, four 32-bit integers, eight 16-bit short integers, or sixteen 8-bit bytes or characters.","reg_type":null,"width":"Bits128","flag_info":[],"arch":"X86","url":null},{"name":"rip","alt_names":["RIP","rip"],"description":"Instruction Pointer","reg_type":"Pointer","width":"Bits64","flag_info":[],"arch":"X86","url":null},{"name":"rsp","alt_names":["RSP","rsp"],"description":"Stack Pointer","reg_type":"GeneralPurpose","width":"Bits64","flag_info":[],"arch":"X86","url":null},{"name":"edi","alt_names":["EDI","edi"],"description":"Destination","reg_type":"GeneralPurpose","width":"Bits32","flag_info":[],"arch":"X86","url":null}]