Analysis & Synthesis report for VGA
Tue May  6 18:42:46 2025
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. State Machine - |toplevel_connect4|connect4_fsm:fsm|current_state
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for User Entity Instance: Button_debounce:debounce_shared_left
 15. Parameter Settings for User Entity Instance: Button_debounce:debounce_shared_right
 16. Parameter Settings for User Entity Instance: Button_debounce:debounce_shared_confirm
 17. Parameter Settings for User Entity Instance: Button_debounce:debounce_p1_start
 18. Parameter Settings for User Entity Instance: Button_debounce:debounce_p2_start
 19. Parameter Settings for User Entity Instance: vgaController:vgaCont
 20. Parameter Settings for Inferred Entity Instance: videoGen:gameBoardDrawer|lpm_divide:Div1
 21. Parameter Settings for Inferred Entity Instance: videoGen:gameBoardDrawer|lpm_divide:Div0
 22. Parameter Settings for Inferred Entity Instance: random_selector:randomSel|lpm_divide:Mod1
 23. Parameter Settings for Inferred Entity Instance: random_selector:randomSel|lpm_divide:Mod0
 24. Parameter Settings for Inferred Entity Instance: random_selector:randomSel|lpm_divide:Mod2
 25. Parameter Settings for Inferred Entity Instance: random_selector:randomSel|lpm_divide:Mod4
 26. Parameter Settings for Inferred Entity Instance: random_selector:randomSel|lpm_divide:Mod3
 27. Parameter Settings for Inferred Entity Instance: random_selector:randomSel|lpm_divide:Mod6
 28. Parameter Settings for Inferred Entity Instance: random_selector:randomSel|lpm_divide:Mod5
 29. Port Connectivity Checks: "winner_detection:winnerDetect"
 30. Port Connectivity Checks: "connect4_fsm:fsm"
 31. Post-Synthesis Netlist Statistics for Top Partition
 32. Elapsed Time Per Partition
 33. Analysis & Synthesis Messages
 34. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue May  6 18:42:46 2025          ;
; Quartus Prime Version           ; 22.1std.2 Build 922 07/20/2023 SC Lite Edition ;
; Revision Name                   ; VGA                                            ;
; Top-level Entity Name           ; toplevel_connect4                              ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 283                                            ;
; Total pins                      ; 50                                             ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 0                                              ;
; Total DSP Blocks                ; 8                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 0                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; toplevel_connect4  ; VGA                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Verilog Show LMF Mapping Messages                                               ; Off                ;                    ;
; Verilog Version                                                                 ; SystemVerilog_2005 ; Verilog_2001       ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                             ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                         ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+---------+
; startScreen.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/startScreen.sv             ;         ;
; winner_detection.sv              ; yes             ; User SystemVerilog HDL File  ; C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/winner_detection.sv        ;         ;
; videoGen.sv                      ; yes             ; User SystemVerilog HDL File  ; C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/videoGen.sv                ;         ;
; vgaController.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/vgaController.sv           ;         ;
; toplevel_connect4.sv             ; yes             ; User SystemVerilog HDL File  ; C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/toplevel_connect4.sv       ;         ;
; random_selector.sv               ; yes             ; User SystemVerilog HDL File  ; C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/random_selector.sv         ;         ;
; pll.sv                           ; yes             ; User SystemVerilog HDL File  ; C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/pll.sv                     ;         ;
; matrixTableroControl.sv          ; yes             ; User SystemVerilog HDL File  ; C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/matrixTableroControl.sv    ;         ;
; matrixTablero.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/matrixTablero.sv           ;         ;
; Full_Timer.sv                    ; yes             ; User SystemVerilog HDL File  ; C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/Full_Timer.sv              ;         ;
; connect4_fsm.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/connect4_fsm.sv            ;         ;
; Button_debonce.sv                ; yes             ; User SystemVerilog HDL File  ; C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/Button_debonce.sv          ;         ;
; BCD_Visualizer.sv                ; yes             ; User SystemVerilog HDL File  ; C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/BCD_Visualizer.sv          ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_divide.tdf                                                             ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/abs_divider.inc                                                            ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sign_div_unsign.inc                                                        ;         ;
; aglobal221.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/aglobal221.inc                                                             ;         ;
; db/lpm_divide_hbm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/db/lpm_divide_hbm.tdf      ;         ;
; db/sign_div_unsign_nlh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/db/sign_div_unsign_nlh.tdf ;         ;
; db/alt_u_div_kve.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/db/alt_u_div_kve.tdf       ;         ;
; db/lpm_divide_32m.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/db/lpm_divide_32m.tdf      ;         ;
; db/sign_div_unsign_6kh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/db/sign_div_unsign_6kh.tdf ;         ;
; db/alt_u_div_ise.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/db/alt_u_div_ise.tdf       ;         ;
; db/lpm_divide_22m.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/db/lpm_divide_22m.tdf      ;         ;
; db/sign_div_unsign_5kh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/db/sign_div_unsign_5kh.tdf ;         ;
; db/alt_u_div_gse.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/db/alt_u_div_gse.tdf       ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 1160      ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 1889      ;
;     -- 7 input functions                    ; 13        ;
;     -- 6 input functions                    ; 410       ;
;     -- 5 input functions                    ; 255       ;
;     -- 4 input functions                    ; 238       ;
;     -- <=3 input functions                  ; 973       ;
;                                             ;           ;
; Dedicated logic registers                   ; 283       ;
;                                             ;           ;
; I/O pins                                    ; 50        ;
;                                             ;           ;
; Total DSP Blocks                            ; 8         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 263       ;
; Total fan-out                               ; 8159      ;
; Average fan-out                             ; 3.58      ;
+---------------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                          ; Entity Name          ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; |toplevel_connect4                           ; 1889 (30)           ; 283 (0)                   ; 0                 ; 8          ; 50   ; 0            ; |toplevel_connect4                                                                                                                           ; toplevel_connect4    ; work         ;
;    |BCD_Visualizer:segDisplay|               ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |toplevel_connect4|BCD_Visualizer:segDisplay                                                                                                 ; BCD_Visualizer       ; work         ;
;    |Button_debounce:debounce_p1_start|       ; 25 (25)             ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |toplevel_connect4|Button_debounce:debounce_p1_start                                                                                         ; Button_debounce      ; work         ;
;    |Button_debounce:debounce_p2_start|       ; 25 (25)             ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |toplevel_connect4|Button_debounce:debounce_p2_start                                                                                         ; Button_debounce      ; work         ;
;    |Button_debounce:debounce_shared_confirm| ; 25 (25)             ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |toplevel_connect4|Button_debounce:debounce_shared_confirm                                                                                   ; Button_debounce      ; work         ;
;    |Button_debounce:debounce_shared_left|    ; 25 (25)             ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |toplevel_connect4|Button_debounce:debounce_shared_left                                                                                      ; Button_debounce      ; work         ;
;    |Button_debounce:debounce_shared_right|   ; 25 (25)             ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |toplevel_connect4|Button_debounce:debounce_shared_right                                                                                     ; Button_debounce      ; work         ;
;    |Full_Timer:timer|                        ; 39 (39)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |toplevel_connect4|Full_Timer:timer                                                                                                          ; Full_Timer           ; work         ;
;    |connect4_fsm:fsm|                        ; 22 (22)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |toplevel_connect4|connect4_fsm:fsm                                                                                                          ; connect4_fsm         ; work         ;
;    |matrixTablero:matrixReg|                 ; 183 (183)           ; 84 (84)                   ; 0                 ; 0          ; 0    ; 0            ; |toplevel_connect4|matrixTablero:matrixReg                                                                                                   ; matrixTablero        ; work         ;
;    |matrixTableroControl:matrixCtrl|         ; 12 (12)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |toplevel_connect4|matrixTableroControl:matrixCtrl                                                                                           ; matrixTableroControl ; work         ;
;    |pll:vgapll|                              ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |toplevel_connect4|pll:vgapll                                                                                                                ; pll                  ; work         ;
;    |random_selector:randomSel|               ; 124 (45)            ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |toplevel_connect4|random_selector:randomSel                                                                                                 ; random_selector      ; work         ;
;       |lpm_divide:Mod0|                      ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |toplevel_connect4|random_selector:randomSel|lpm_divide:Mod0                                                                                 ; lpm_divide           ; work         ;
;          |lpm_divide_22m:auto_generated|     ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |toplevel_connect4|random_selector:randomSel|lpm_divide:Mod0|lpm_divide_22m:auto_generated                                                   ; lpm_divide_22m       ; work         ;
;             |sign_div_unsign_5kh:divider|    ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |toplevel_connect4|random_selector:randomSel|lpm_divide:Mod0|lpm_divide_22m:auto_generated|sign_div_unsign_5kh:divider                       ; sign_div_unsign_5kh  ; work         ;
;                |alt_u_div_gse:divider|       ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |toplevel_connect4|random_selector:randomSel|lpm_divide:Mod0|lpm_divide_22m:auto_generated|sign_div_unsign_5kh:divider|alt_u_div_gse:divider ; alt_u_div_gse        ; work         ;
;       |lpm_divide:Mod1|                      ; 12 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |toplevel_connect4|random_selector:randomSel|lpm_divide:Mod1                                                                                 ; lpm_divide           ; work         ;
;          |lpm_divide_32m:auto_generated|     ; 12 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |toplevel_connect4|random_selector:randomSel|lpm_divide:Mod1|lpm_divide_32m:auto_generated                                                   ; lpm_divide_32m       ; work         ;
;             |sign_div_unsign_6kh:divider|    ; 12 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |toplevel_connect4|random_selector:randomSel|lpm_divide:Mod1|lpm_divide_32m:auto_generated|sign_div_unsign_6kh:divider                       ; sign_div_unsign_6kh  ; work         ;
;                |alt_u_div_ise:divider|       ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |toplevel_connect4|random_selector:randomSel|lpm_divide:Mod1|lpm_divide_32m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_ise:divider ; alt_u_div_ise        ; work         ;
;       |lpm_divide:Mod2|                      ; 12 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |toplevel_connect4|random_selector:randomSel|lpm_divide:Mod2                                                                                 ; lpm_divide           ; work         ;
;          |lpm_divide_32m:auto_generated|     ; 12 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |toplevel_connect4|random_selector:randomSel|lpm_divide:Mod2|lpm_divide_32m:auto_generated                                                   ; lpm_divide_32m       ; work         ;
;             |sign_div_unsign_6kh:divider|    ; 12 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |toplevel_connect4|random_selector:randomSel|lpm_divide:Mod2|lpm_divide_32m:auto_generated|sign_div_unsign_6kh:divider                       ; sign_div_unsign_6kh  ; work         ;
;                |alt_u_div_ise:divider|       ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |toplevel_connect4|random_selector:randomSel|lpm_divide:Mod2|lpm_divide_32m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_ise:divider ; alt_u_div_ise        ; work         ;
;       |lpm_divide:Mod3|                      ; 12 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |toplevel_connect4|random_selector:randomSel|lpm_divide:Mod3                                                                                 ; lpm_divide           ; work         ;
;          |lpm_divide_32m:auto_generated|     ; 12 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |toplevel_connect4|random_selector:randomSel|lpm_divide:Mod3|lpm_divide_32m:auto_generated                                                   ; lpm_divide_32m       ; work         ;
;             |sign_div_unsign_6kh:divider|    ; 12 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |toplevel_connect4|random_selector:randomSel|lpm_divide:Mod3|lpm_divide_32m:auto_generated|sign_div_unsign_6kh:divider                       ; sign_div_unsign_6kh  ; work         ;
;                |alt_u_div_ise:divider|       ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |toplevel_connect4|random_selector:randomSel|lpm_divide:Mod3|lpm_divide_32m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_ise:divider ; alt_u_div_ise        ; work         ;
;       |lpm_divide:Mod4|                      ; 12 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |toplevel_connect4|random_selector:randomSel|lpm_divide:Mod4                                                                                 ; lpm_divide           ; work         ;
;          |lpm_divide_32m:auto_generated|     ; 12 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |toplevel_connect4|random_selector:randomSel|lpm_divide:Mod4|lpm_divide_32m:auto_generated                                                   ; lpm_divide_32m       ; work         ;
;             |sign_div_unsign_6kh:divider|    ; 12 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |toplevel_connect4|random_selector:randomSel|lpm_divide:Mod4|lpm_divide_32m:auto_generated|sign_div_unsign_6kh:divider                       ; sign_div_unsign_6kh  ; work         ;
;                |alt_u_div_ise:divider|       ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |toplevel_connect4|random_selector:randomSel|lpm_divide:Mod4|lpm_divide_32m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_ise:divider ; alt_u_div_ise        ; work         ;
;       |lpm_divide:Mod5|                      ; 12 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |toplevel_connect4|random_selector:randomSel|lpm_divide:Mod5                                                                                 ; lpm_divide           ; work         ;
;          |lpm_divide_32m:auto_generated|     ; 12 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |toplevel_connect4|random_selector:randomSel|lpm_divide:Mod5|lpm_divide_32m:auto_generated                                                   ; lpm_divide_32m       ; work         ;
;             |sign_div_unsign_6kh:divider|    ; 12 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |toplevel_connect4|random_selector:randomSel|lpm_divide:Mod5|lpm_divide_32m:auto_generated|sign_div_unsign_6kh:divider                       ; sign_div_unsign_6kh  ; work         ;
;                |alt_u_div_ise:divider|       ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |toplevel_connect4|random_selector:randomSel|lpm_divide:Mod5|lpm_divide_32m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_ise:divider ; alt_u_div_ise        ; work         ;
;       |lpm_divide:Mod6|                      ; 12 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |toplevel_connect4|random_selector:randomSel|lpm_divide:Mod6                                                                                 ; lpm_divide           ; work         ;
;          |lpm_divide_32m:auto_generated|     ; 12 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |toplevel_connect4|random_selector:randomSel|lpm_divide:Mod6|lpm_divide_32m:auto_generated                                                   ; lpm_divide_32m       ; work         ;
;             |sign_div_unsign_6kh:divider|    ; 12 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |toplevel_connect4|random_selector:randomSel|lpm_divide:Mod6|lpm_divide_32m:auto_generated|sign_div_unsign_6kh:divider                       ; sign_div_unsign_6kh  ; work         ;
;                |alt_u_div_ise:divider|       ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |toplevel_connect4|random_selector:randomSel|lpm_divide:Mod6|lpm_divide_32m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_ise:divider ; alt_u_div_ise        ; work         ;
;    |startScreen:initialScreenDrawer|         ; 34 (34)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |toplevel_connect4|startScreen:initialScreenDrawer                                                                                           ; startScreen          ; work         ;
;    |vgaController:vgaCont|                   ; 30 (30)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |toplevel_connect4|vgaController:vgaCont                                                                                                     ; vgaController        ; work         ;
;    |videoGen:gameBoardDrawer|                ; 674 (512)           ; 0 (0)                     ; 0                 ; 8          ; 0    ; 0            ; |toplevel_connect4|videoGen:gameBoardDrawer                                                                                                  ; videoGen             ; work         ;
;       |lpm_divide:Div0|                      ; 81 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |toplevel_connect4|videoGen:gameBoardDrawer|lpm_divide:Div0                                                                                  ; lpm_divide           ; work         ;
;          |lpm_divide_hbm:auto_generated|     ; 81 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |toplevel_connect4|videoGen:gameBoardDrawer|lpm_divide:Div0|lpm_divide_hbm:auto_generated                                                    ; lpm_divide_hbm       ; work         ;
;             |sign_div_unsign_nlh:divider|    ; 81 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |toplevel_connect4|videoGen:gameBoardDrawer|lpm_divide:Div0|lpm_divide_hbm:auto_generated|sign_div_unsign_nlh:divider                        ; sign_div_unsign_nlh  ; work         ;
;                |alt_u_div_kve:divider|       ; 81 (81)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |toplevel_connect4|videoGen:gameBoardDrawer|lpm_divide:Div0|lpm_divide_hbm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_kve:divider  ; alt_u_div_kve        ; work         ;
;       |lpm_divide:Div1|                      ; 81 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |toplevel_connect4|videoGen:gameBoardDrawer|lpm_divide:Div1                                                                                  ; lpm_divide           ; work         ;
;          |lpm_divide_hbm:auto_generated|     ; 81 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |toplevel_connect4|videoGen:gameBoardDrawer|lpm_divide:Div1|lpm_divide_hbm:auto_generated                                                    ; lpm_divide_hbm       ; work         ;
;             |sign_div_unsign_nlh:divider|    ; 81 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |toplevel_connect4|videoGen:gameBoardDrawer|lpm_divide:Div1|lpm_divide_hbm:auto_generated|sign_div_unsign_nlh:divider                        ; sign_div_unsign_nlh  ; work         ;
;                |alt_u_div_kve:divider|       ; 81 (81)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |toplevel_connect4|videoGen:gameBoardDrawer|lpm_divide:Div1|lpm_divide_hbm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_kve:divider  ; alt_u_div_kve        ; work         ;
;    |winner_detection:winnerDetect|           ; 608 (608)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |toplevel_connect4|winner_detection:winnerDetect                                                                                             ; winner_detection     ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 9x9                 ; 3           ;
; Two Independent 18x18           ; 5           ;
; Total number of DSP blocks      ; 8           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 8           ;
+---------------------------------+-------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |toplevel_connect4|connect4_fsm:fsm|current_state                                                                                                                                                                                                  ;
+---------------------------------+---------------------------------+----------------------------+------------------------+----------------------------+------------------------+---------------------------------+------------------------+-------------------------+
; Name                            ; current_state.VERIFICAR_GANADOR ; current_state.ESPERANDO_P2 ; current_state.TURNO_P2 ; current_state.ESPERANDO_P1 ; current_state.TURNO_P1 ; current_state.SELECCION_JUGADOR ; current_state.P_INICIO ; current_state.GAME_OVER ;
+---------------------------------+---------------------------------+----------------------------+------------------------+----------------------------+------------------------+---------------------------------+------------------------+-------------------------+
; current_state.P_INICIO          ; 0                               ; 0                          ; 0                      ; 0                          ; 0                      ; 0                               ; 0                      ; 0                       ;
; current_state.SELECCION_JUGADOR ; 0                               ; 0                          ; 0                      ; 0                          ; 0                      ; 1                               ; 1                      ; 0                       ;
; current_state.TURNO_P1          ; 0                               ; 0                          ; 0                      ; 0                          ; 1                      ; 0                               ; 1                      ; 0                       ;
; current_state.ESPERANDO_P1      ; 0                               ; 0                          ; 0                      ; 1                          ; 0                      ; 0                               ; 1                      ; 0                       ;
; current_state.TURNO_P2          ; 0                               ; 0                          ; 1                      ; 0                          ; 0                      ; 0                               ; 1                      ; 0                       ;
; current_state.ESPERANDO_P2      ; 0                               ; 1                          ; 0                      ; 0                          ; 0                      ; 0                               ; 1                      ; 0                       ;
; current_state.VERIFICAR_GANADOR ; 1                               ; 0                          ; 0                      ; 0                          ; 0                      ; 0                               ; 1                      ; 0                       ;
; current_state.GAME_OVER         ; 0                               ; 0                          ; 0                      ; 0                          ; 0                      ; 0                               ; 1                      ; 1                       ;
+---------------------------------+---------------------------------+----------------------------+------------------------+----------------------------+------------------------+---------------------------------+------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                    ;
+------------------------------------------+------------------------------------------------------------+
; Register name                            ; Reason for Removal                                         ;
+------------------------------------------+------------------------------------------------------------+
; matrixTableroControl:matrixCtrl|load_reg ; Merged with matrixTableroControl:matrixCtrl|move_valid_reg ;
; connect4_fsm:fsm|current_state~4         ; Lost fanout                                                ;
; connect4_fsm:fsm|current_state~5         ; Lost fanout                                                ;
; connect4_fsm:fsm|current_state~6         ; Lost fanout                                                ;
; Total Number of Removed Registers = 4    ;                                                            ;
+------------------------------------------+------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 283   ;
; Number of registers using Synchronous Clear  ; 142   ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 262   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 100   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------+
; Inverted Register Statistics                                  ;
+-----------------------------------------------------+---------+
; Inverted Register                                   ; Fan out ;
+-----------------------------------------------------+---------+
; matrixTableroControl:matrixCtrl|selected_col_reg[0] ; 37      ;
; matrixTableroControl:matrixCtrl|selected_col_reg[1] ; 34      ;
; random_selector:randomSel|lfsr[0]                   ; 30      ;
; random_selector:randomSel|lfsr[15]                  ; 1       ;
; random_selector:randomSel|lfsr[13]                  ; 2       ;
; random_selector:randomSel|lfsr[10]                  ; 2       ;
; random_selector:randomSel|lfsr[11]                  ; 1       ;
; random_selector:randomSel|lfsr[7]                   ; 1       ;
; random_selector:randomSel|lfsr[6]                   ; 1       ;
; random_selector:randomSel|lfsr[5]                   ; 1       ;
; Total number of inverted registers = 10             ;         ;
+-----------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------+
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |toplevel_connect4|Button_debounce:debounce_p1_start|count[6]          ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |toplevel_connect4|Button_debounce:debounce_p2_start|count[18]         ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |toplevel_connect4|Button_debounce:debounce_shared_confirm|count[13]   ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |toplevel_connect4|Button_debounce:debounce_shared_left|count[7]       ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |toplevel_connect4|Button_debounce:debounce_shared_right|count[18]     ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |toplevel_connect4|random_selector:randomSel|random_col[0]             ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |toplevel_connect4|matrixTableroControl:matrixCtrl|selected_col_reg[0] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |toplevel_connect4|b                                                   ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |toplevel_connect4|r                                                   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |toplevel_connect4|g                                                   ;
; 64:1               ; 2 bits    ; 84 LEs        ; 60 LEs               ; 24 LEs                 ; No         ; |toplevel_connect4|videoGen:gameBoardDrawer|Mux1                       ;
; 8:1                ; 4 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |toplevel_connect4|matrixTablero:matrixReg|Mux0                        ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |toplevel_connect4|connect4_fsm:fsm|Selector0                          ;
; 13:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |toplevel_connect4|matrixTablero:matrixReg|Mux10                       ;
; 12:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |toplevel_connect4|matrixTablero:matrixReg|Mux4                        ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |toplevel_connect4|connect4_fsm:fsm|Selector2                          ;
; 16:1               ; 2 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |toplevel_connect4|matrixTablero:matrixReg|Mux2                        ;
; 16:1               ; 2 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |toplevel_connect4|matrixTablero:matrixReg|Mux6                        ;
; 75:1               ; 2 bits    ; 100 LEs       ; 100 LEs              ; 0 LEs                  ; No         ; |toplevel_connect4|winner_detection:winnerDetect|winning_line[1]       ;
; 87:1               ; 2 bits    ; 116 LEs       ; 116 LEs              ; 0 LEs                  ; No         ; |toplevel_connect4|winner_detection:winnerDetect|winning_line[2]       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Button_debounce:debounce_shared_left ;
+----------------+----------+-------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                  ;
+----------------+----------+-------------------------------------------------------+
; CLK_FREQ       ; 50000000 ; Signed Integer                                        ;
; STABLE_TIME_MS ; 10       ; Signed Integer                                        ;
+----------------+----------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Button_debounce:debounce_shared_right ;
+----------------+----------+--------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                   ;
+----------------+----------+--------------------------------------------------------+
; CLK_FREQ       ; 50000000 ; Signed Integer                                         ;
; STABLE_TIME_MS ; 10       ; Signed Integer                                         ;
+----------------+----------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Button_debounce:debounce_shared_confirm ;
+----------------+----------+----------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                     ;
+----------------+----------+----------------------------------------------------------+
; CLK_FREQ       ; 50000000 ; Signed Integer                                           ;
; STABLE_TIME_MS ; 10       ; Signed Integer                                           ;
+----------------+----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Button_debounce:debounce_p1_start ;
+----------------+----------+----------------------------------------------------+
; Parameter Name ; Value    ; Type                                               ;
+----------------+----------+----------------------------------------------------+
; CLK_FREQ       ; 50000000 ; Signed Integer                                     ;
; STABLE_TIME_MS ; 10       ; Signed Integer                                     ;
+----------------+----------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Button_debounce:debounce_p2_start ;
+----------------+----------+----------------------------------------------------+
; Parameter Name ; Value    ; Type                                               ;
+----------------+----------+----------------------------------------------------+
; CLK_FREQ       ; 50000000 ; Signed Integer                                     ;
; STABLE_TIME_MS ; 10       ; Signed Integer                                     ;
+----------------+----------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vgaController:vgaCont ;
+----------------+------------+--------------------------------------+
; Parameter Name ; Value      ; Type                                 ;
+----------------+------------+--------------------------------------+
; HACTIVE        ; 1010000000 ; Unsigned Binary                      ;
; HFP            ; 0000010000 ; Unsigned Binary                      ;
; HSYN           ; 0001100000 ; Unsigned Binary                      ;
; HBP            ; 0000110000 ; Unsigned Binary                      ;
; HMAX           ; 1100100000 ; Unsigned Binary                      ;
; VBP            ; 0000100001 ; Unsigned Binary                      ;
; VACTIVE        ; 0111100000 ; Unsigned Binary                      ;
; VFP            ; 0000001010 ; Unsigned Binary                      ;
; VSYN           ; 0000000010 ; Unsigned Binary                      ;
; VMAX           ; 1000001101 ; Unsigned Binary                      ;
+----------------+------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: videoGen:gameBoardDrawer|lpm_divide:Div1 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 11             ; Untyped                                         ;
; LPM_WIDTHD             ; 6              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_hbm ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: videoGen:gameBoardDrawer|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 11             ; Untyped                                         ;
; LPM_WIDTHD             ; 6              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_hbm ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: random_selector:randomSel|lpm_divide:Mod1 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 4              ; Untyped                                          ;
; LPM_WIDTHD             ; 3              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_32m ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: random_selector:randomSel|lpm_divide:Mod0 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 3              ; Untyped                                          ;
; LPM_WIDTHD             ; 3              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_22m ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: random_selector:randomSel|lpm_divide:Mod2 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 4              ; Untyped                                          ;
; LPM_WIDTHD             ; 3              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_32m ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: random_selector:randomSel|lpm_divide:Mod4 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 4              ; Untyped                                          ;
; LPM_WIDTHD             ; 3              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_32m ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: random_selector:randomSel|lpm_divide:Mod3 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 4              ; Untyped                                          ;
; LPM_WIDTHD             ; 3              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_32m ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: random_selector:randomSel|lpm_divide:Mod6 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 4              ; Untyped                                          ;
; LPM_WIDTHD             ; 3              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_32m ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: random_selector:randomSel|lpm_divide:Mod5 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 4              ; Untyped                                          ;
; LPM_WIDTHD             ; 3              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_32m ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "winner_detection:winnerDetect"                                                                                 ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; player_won ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "connect4_fsm:fsm"                                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; player[1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 283                         ;
;     CLR               ; 50                          ;
;     CLR SCLR          ; 122                         ;
;     ENA CLR           ; 90                          ;
;     ENA SCLR          ; 10                          ;
;     SCLR              ; 10                          ;
;     plain             ; 1                           ;
; arriav_lcell_comb     ; 1894                        ;
;     arith             ; 547                         ;
;         0 data inputs ; 38                          ;
;         1 data inputs ; 396                         ;
;         2 data inputs ; 41                          ;
;         3 data inputs ; 27                          ;
;         4 data inputs ; 41                          ;
;         5 data inputs ; 4                           ;
;     extend            ; 13                          ;
;         7 data inputs ; 13                          ;
;     normal            ; 1238                        ;
;         1 data inputs ; 56                          ;
;         2 data inputs ; 187                         ;
;         3 data inputs ; 137                         ;
;         4 data inputs ; 197                         ;
;         5 data inputs ; 251                         ;
;         6 data inputs ; 410                         ;
;     shared            ; 96                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 90                          ;
; arriav_mac            ; 8                           ;
; boundary_port         ; 50                          ;
;                       ;                             ;
; Max LUT depth         ; 36.00                       ;
; Average LUT depth     ; 15.12                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:06     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Processing started: Tue May  6 18:42:34 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file startscreen.sv
    Info (12023): Found entity 1: startScreen File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/startScreen.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file winner_detection.sv
    Info (12023): Found entity 1: winner_detection File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/winner_detection.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file videogen.sv
    Info (12023): Found entity 1: videoGen File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/videoGen.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file vgacontroller.sv
    Info (12023): Found entity 1: vgaController File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/vgaController.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_connect4.sv
    Info (12023): Found entity 1: toplevel_connect4 File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/toplevel_connect4.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file timer.sv
    Info (12023): Found entity 1: Timer File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/Timer.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file spi_main.sv
    Info (12023): Found entity 1: SPI_main File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/SPI_main.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file random_selector.sv
    Info (12023): Found entity 1: random_selector File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/random_selector.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file pll.sv
    Info (12023): Found entity 1: pll File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/pll.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file matrixtablerocontrol.sv
    Info (12023): Found entity 1: matrixTableroControl File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/matrixTableroControl.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file matrixtablero.sv
    Info (12023): Found entity 1: matrixTablero File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/matrixTablero.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file gameoverscreen.sv
    Info (12023): Found entity 1: gameOverScreen File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/gameOverScreen.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file full_timer.sv
    Info (12023): Found entity 1: Full_Timer File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/Full_Timer.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file connect4_fsm.sv
    Info (12023): Found entity 1: connect4_fsm File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/connect4_fsm.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file button_debonce.sv
    Info (12023): Found entity 1: Button_debounce File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/Button_debonce.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file bcd_visualizer.sv
    Info (12023): Found entity 1: BCD_Visualizer File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/BCD_Visualizer.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file arduino_interface.sv
    Info (12023): Found entity 1: arduino_interface File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/arduino_interface.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file tb_toplevel_connect4.sv
    Info (12023): Found entity 1: tb_toplevel_connect4 File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/tb_toplevel_connect4.sv Line: 3
Info (12127): Elaborating entity "toplevel_connect4" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at toplevel_connect4.sv(68): object "is_game_over_state_active" assigned a value but never read File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/toplevel_connect4.sv Line: 68
Info (12128): Elaborating entity "Button_debounce" for hierarchy "Button_debounce:debounce_shared_left" File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/toplevel_connect4.sv Line: 72
Warning (10230): Verilog HDL assignment warning at Button_debonce.sv(44): truncated value with size 32 to match size of target (19) File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/Button_debonce.sv Line: 44
Info (12128): Elaborating entity "pll" for hierarchy "pll:vgapll" File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/toplevel_connect4.sv Line: 83
Info (12128): Elaborating entity "vgaController" for hierarchy "vgaController:vgaCont" File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/toplevel_connect4.sv Line: 90
Info (12128): Elaborating entity "connect4_fsm" for hierarchy "connect4_fsm:fsm" File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/toplevel_connect4.sv Line: 98
Info (10264): Verilog HDL Case Statement information at connect4_fsm.sv(127): all case item expressions in this case statement are onehot File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/connect4_fsm.sv Line: 127
Info (12128): Elaborating entity "matrixTableroControl" for hierarchy "matrixTableroControl:matrixCtrl" File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/toplevel_connect4.sv Line: 105
Warning (10230): Verilog HDL assignment warning at matrixTableroControl.sv(79): truncated value with size 32 to match size of target (3) File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/matrixTableroControl.sv Line: 79
Warning (10230): Verilog HDL assignment warning at matrixTableroControl.sv(81): truncated value with size 32 to match size of target (3) File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/matrixTableroControl.sv Line: 81
Info (12128): Elaborating entity "matrixTablero" for hierarchy "matrixTablero:matrixReg" File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/toplevel_connect4.sv Line: 111
Warning (10230): Verilog HDL assignment warning at tb_toplevel_connect4.sv(254): truncated value with size 32 to match size of target (3) File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/tb_toplevel_connect4.sv Line: 254
Info (12128): Elaborating entity "winner_detection" for hierarchy "winner_detection:winnerDetect" File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/toplevel_connect4.sv Line: 116
Warning (10230): Verilog HDL assignment warning at winner_detection.sv(42): truncated value with size 32 to match size of target (3) File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/winner_detection.sv Line: 42
Warning (10230): Verilog HDL assignment warning at winner_detection.sv(45): truncated value with size 32 to match size of target (3) File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/winner_detection.sv Line: 45
Warning (10230): Verilog HDL assignment warning at winner_detection.sv(46): truncated value with size 32 to match size of target (3) File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/winner_detection.sv Line: 46
Warning (10230): Verilog HDL assignment warning at winner_detection.sv(47): truncated value with size 32 to match size of target (3) File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/winner_detection.sv Line: 47
Warning (10230): Verilog HDL assignment warning at winner_detection.sv(48): truncated value with size 32 to match size of target (3) File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/winner_detection.sv Line: 48
Warning (10230): Verilog HDL assignment warning at winner_detection.sv(56): truncated value with size 32 to match size of target (1) File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/winner_detection.sv Line: 56
Warning (10230): Verilog HDL assignment warning at winner_detection.sv(67): truncated value with size 32 to match size of target (3) File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/winner_detection.sv Line: 67
Warning (10230): Verilog HDL assignment warning at winner_detection.sv(69): truncated value with size 32 to match size of target (3) File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/winner_detection.sv Line: 69
Warning (10230): Verilog HDL assignment warning at winner_detection.sv(70): truncated value with size 32 to match size of target (3) File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/winner_detection.sv Line: 70
Warning (10230): Verilog HDL assignment warning at winner_detection.sv(71): truncated value with size 32 to match size of target (3) File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/winner_detection.sv Line: 71
Warning (10230): Verilog HDL assignment warning at winner_detection.sv(72): truncated value with size 32 to match size of target (3) File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/winner_detection.sv Line: 72
Warning (10230): Verilog HDL assignment warning at winner_detection.sv(79): truncated value with size 32 to match size of target (1) File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/winner_detection.sv Line: 79
Warning (10230): Verilog HDL assignment warning at winner_detection.sv(89): truncated value with size 32 to match size of target (3) File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/winner_detection.sv Line: 89
Warning (10230): Verilog HDL assignment warning at winner_detection.sv(90): truncated value with size 32 to match size of target (3) File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/winner_detection.sv Line: 90
Warning (10230): Verilog HDL assignment warning at winner_detection.sv(91): truncated value with size 32 to match size of target (3) File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/winner_detection.sv Line: 91
Warning (10230): Verilog HDL assignment warning at winner_detection.sv(92): truncated value with size 32 to match size of target (3) File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/winner_detection.sv Line: 92
Warning (10230): Verilog HDL assignment warning at winner_detection.sv(94): truncated value with size 32 to match size of target (3) File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/winner_detection.sv Line: 94
Warning (10230): Verilog HDL assignment warning at winner_detection.sv(95): truncated value with size 32 to match size of target (3) File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/winner_detection.sv Line: 95
Warning (10230): Verilog HDL assignment warning at winner_detection.sv(96): truncated value with size 32 to match size of target (3) File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/winner_detection.sv Line: 96
Warning (10230): Verilog HDL assignment warning at winner_detection.sv(97): truncated value with size 32 to match size of target (3) File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/winner_detection.sv Line: 97
Warning (10230): Verilog HDL assignment warning at winner_detection.sv(104): truncated value with size 32 to match size of target (1) File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/winner_detection.sv Line: 104
Warning (10230): Verilog HDL assignment warning at winner_detection.sv(115): truncated value with size 32 to match size of target (3) File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/winner_detection.sv Line: 115
Warning (10230): Verilog HDL assignment warning at winner_detection.sv(116): truncated value with size 32 to match size of target (3) File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/winner_detection.sv Line: 116
Warning (10230): Verilog HDL assignment warning at winner_detection.sv(117): truncated value with size 32 to match size of target (3) File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/winner_detection.sv Line: 117
Warning (10230): Verilog HDL assignment warning at winner_detection.sv(118): truncated value with size 32 to match size of target (3) File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/winner_detection.sv Line: 118
Warning (10230): Verilog HDL assignment warning at winner_detection.sv(121): truncated value with size 32 to match size of target (3) File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/winner_detection.sv Line: 121
Warning (10230): Verilog HDL assignment warning at winner_detection.sv(122): truncated value with size 32 to match size of target (3) File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/winner_detection.sv Line: 122
Warning (10230): Verilog HDL assignment warning at winner_detection.sv(123): truncated value with size 32 to match size of target (3) File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/winner_detection.sv Line: 123
Warning (10230): Verilog HDL assignment warning at winner_detection.sv(124): truncated value with size 32 to match size of target (3) File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/winner_detection.sv Line: 124
Warning (10230): Verilog HDL assignment warning at winner_detection.sv(132): truncated value with size 32 to match size of target (1) File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/winner_detection.sv Line: 132
Info (12128): Elaborating entity "Full_Timer" for hierarchy "Full_Timer:timer" File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/toplevel_connect4.sv Line: 119
Warning (10230): Verilog HDL assignment warning at Full_Timer.sv(27): truncated value with size 32 to match size of target (4) File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/Full_Timer.sv Line: 27
Warning (10230): Verilog HDL assignment warning at Full_Timer.sv(31): truncated value with size 32 to match size of target (27) File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/Full_Timer.sv Line: 31
Info (12128): Elaborating entity "BCD_Visualizer" for hierarchy "BCD_Visualizer:segDisplay" File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/toplevel_connect4.sv Line: 120
Info (12128): Elaborating entity "random_selector" for hierarchy "random_selector:randomSel" File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/toplevel_connect4.sv Line: 121
Warning (10230): Verilog HDL assignment warning at random_selector.sv(33): truncated value with size 32 to match size of target (3) File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/random_selector.sv Line: 33
Info (12128): Elaborating entity "videoGen" for hierarchy "videoGen:gameBoardDrawer" File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/toplevel_connect4.sv Line: 147
Warning (10230): Verilog HDL assignment warning at videoGen.sv(21): truncated value with size 32 to match size of target (11) File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/videoGen.sv Line: 21
Warning (10230): Verilog HDL assignment warning at videoGen.sv(22): truncated value with size 32 to match size of target (11) File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/videoGen.sv Line: 22
Warning (10036): Verilog HDL or VHDL warning at videoGen.sv(72): object "player1_chip" assigned a value but never read File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/videoGen.sv Line: 72
Warning (10036): Verilog HDL or VHDL warning at videoGen.sv(72): object "player2_chip" assigned a value but never read File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/videoGen.sv Line: 72
Warning (10230): Verilog HDL assignment warning at videoGen.sv(96): truncated value with size 11 to match size of target (3) File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/videoGen.sv Line: 96
Warning (10230): Verilog HDL assignment warning at videoGen.sv(97): truncated value with size 11 to match size of target (3) File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/videoGen.sv Line: 97
Warning (10230): Verilog HDL assignment warning at videoGen.sv(98): truncated value with size 32 to match size of target (3) File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/videoGen.sv Line: 98
Warning (10230): Verilog HDL assignment warning at videoGen.sv(118): truncated value with size 32 to match size of target (16) File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/videoGen.sv Line: 118
Warning (10230): Verilog HDL assignment warning at videoGen.sv(125): truncated value with size 32 to match size of target (16) File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/videoGen.sv Line: 125
Warning (10230): Verilog HDL assignment warning at videoGen.sv(132): truncated value with size 32 to match size of target (16) File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/videoGen.sv Line: 132
Warning (10230): Verilog HDL assignment warning at videoGen.sv(139): truncated value with size 32 to match size of target (16) File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/videoGen.sv Line: 139
Warning (10230): Verilog HDL assignment warning at videoGen.sv(163): truncated value with size 32 to match size of target (16) File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/videoGen.sv Line: 163
Info (12128): Elaborating entity "startScreen" for hierarchy "startScreen:initialScreenDrawer" File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/toplevel_connect4.sv Line: 160
Warning (10230): Verilog HDL assignment warning at startScreen.sv(25): truncated value with size 32 to match size of target (11) File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/startScreen.sv Line: 25
Warning (10230): Verilog HDL assignment warning at startScreen.sv(26): truncated value with size 32 to match size of target (11) File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/startScreen.sv Line: 26
Warning (10230): Verilog HDL assignment warning at startScreen.sv(27): truncated value with size 32 to match size of target (11) File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/startScreen.sv Line: 27
Warning (10230): Verilog HDL assignment warning at startScreen.sv(28): truncated value with size 32 to match size of target (11) File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/startScreen.sv Line: 28
Info (278001): Inferred 9 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "videoGen:gameBoardDrawer|Div1" File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/videoGen.sv Line: 97
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "videoGen:gameBoardDrawer|Div0" File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/videoGen.sv Line: 96
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "random_selector:randomSel|Mod1" File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/random_selector.sv Line: 33
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "random_selector:randomSel|Mod0" File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/random_selector.sv Line: 33
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "random_selector:randomSel|Mod2" File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/random_selector.sv Line: 33
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "random_selector:randomSel|Mod4" File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/random_selector.sv Line: 33
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "random_selector:randomSel|Mod3" File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/random_selector.sv Line: 33
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "random_selector:randomSel|Mod6" File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/random_selector.sv Line: 33
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "random_selector:randomSel|Mod5" File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/random_selector.sv Line: 33
Info (12130): Elaborated megafunction instantiation "videoGen:gameBoardDrawer|lpm_divide:Div1" File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/videoGen.sv Line: 97
Info (12133): Instantiated megafunction "videoGen:gameBoardDrawer|lpm_divide:Div1" with the following parameter: File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/videoGen.sv Line: 97
    Info (12134): Parameter "LPM_WIDTHN" = "11"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_hbm.tdf
    Info (12023): Found entity 1: lpm_divide_hbm File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/db/lpm_divide_hbm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_nlh File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/db/sign_div_unsign_nlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf
    Info (12023): Found entity 1: alt_u_div_kve File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/db/alt_u_div_kve.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "random_selector:randomSel|lpm_divide:Mod1" File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/random_selector.sv Line: 33
Info (12133): Instantiated megafunction "random_selector:randomSel|lpm_divide:Mod1" with the following parameter: File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/random_selector.sv Line: 33
    Info (12134): Parameter "LPM_WIDTHN" = "4"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_32m.tdf
    Info (12023): Found entity 1: lpm_divide_32m File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/db/lpm_divide_32m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_6kh File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/db/sign_div_unsign_6kh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ise.tdf
    Info (12023): Found entity 1: alt_u_div_ise File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/db/alt_u_div_ise.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "random_selector:randomSel|lpm_divide:Mod0" File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/random_selector.sv Line: 33
Info (12133): Instantiated megafunction "random_selector:randomSel|lpm_divide:Mod0" with the following parameter: File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/random_selector.sv Line: 33
    Info (12134): Parameter "LPM_WIDTHN" = "3"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_22m.tdf
    Info (12023): Found entity 1: lpm_divide_22m File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/db/lpm_divide_22m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_5kh File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/db/sign_div_unsign_5kh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_gse.tdf
    Info (12023): Found entity 1: alt_u_div_gse File: C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/db/alt_u_div_gse.tdf Line: 23
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (17049): 3 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/output_files/VGA.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2029 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 43 output pins
    Info (21061): Implemented 1971 logic cells
    Info (21062): Implemented 8 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 56 warnings
    Info: Peak virtual memory: 4940 megabytes
    Info: Processing ended: Tue May  6 18:42:46 2025
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:19


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/andre/OneDrive/Escritorio/TDD/Rbolanos-Amunoz-Crodriguez-digital-design-lab3-2025-DevelopVGA/VGA/output_files/VGA.map.smsg.


