
RDM-DMX-Master.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003bec  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000108  08003cac  08003cac  00013cac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003db4  08003db4  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08003db4  08003db4  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003db4  08003db4  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003db4  08003db4  00013db4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003db8  08003db8  00013db8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08003dbc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000190  20000070  08003e2c  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000200  08003e2c  00020200  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000dde4  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001cf4  00000000  00000000  0002de7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c38  00000000  00000000  0002fb70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000b70  00000000  00000000  000307a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00002b3e  00000000  00000000  00031318  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ea07  00000000  00000000  00033e56  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00074df1  00000000  00000000  0004285d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000b764e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003154  00000000  00000000  000b76a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000070 	.word	0x20000070
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003c94 	.word	0x08003c94

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000074 	.word	0x20000074
 8000104:	08003c94 	.word	0x08003c94

08000108 <__gnu_thumb1_case_shi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5e09      	ldrsh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	; 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f806 	bl	8000230 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			; (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__aeabi_idiv0>:
 8000230:	4770      	bx	lr
 8000232:	46c0      	nop			; (mov r8, r8)

08000234 <Calc_checksum>:
#include <stdint.h>
#include <string.h>
#include "rdm_define.h"
#include "RDM.h"

uint16_t* Calc_checksum(int frame_size, uint8_t frame[]){
 8000234:	b580      	push	{r7, lr}
 8000236:	b084      	sub	sp, #16
 8000238:	af00      	add	r7, sp, #0
 800023a:	6078      	str	r0, [r7, #4]
 800023c:	6039      	str	r1, [r7, #0]
    uint16_t soma = 0;
 800023e:	230e      	movs	r3, #14
 8000240:	18fb      	adds	r3, r7, r3
 8000242:	2200      	movs	r2, #0
 8000244:	801a      	strh	r2, [r3, #0]
        for(int i = 0; i < frame_size; i++){     // Cálculo do checksum
 8000246:	2300      	movs	r3, #0
 8000248:	60bb      	str	r3, [r7, #8]
 800024a:	e00d      	b.n	8000268 <Calc_checksum+0x34>
            soma = soma + frame[i];
 800024c:	68bb      	ldr	r3, [r7, #8]
 800024e:	683a      	ldr	r2, [r7, #0]
 8000250:	18d3      	adds	r3, r2, r3
 8000252:	781b      	ldrb	r3, [r3, #0]
 8000254:	b299      	uxth	r1, r3
 8000256:	220e      	movs	r2, #14
 8000258:	18bb      	adds	r3, r7, r2
 800025a:	18ba      	adds	r2, r7, r2
 800025c:	8812      	ldrh	r2, [r2, #0]
 800025e:	188a      	adds	r2, r1, r2
 8000260:	801a      	strh	r2, [r3, #0]
        for(int i = 0; i < frame_size; i++){     // Cálculo do checksum
 8000262:	68bb      	ldr	r3, [r7, #8]
 8000264:	3301      	adds	r3, #1
 8000266:	60bb      	str	r3, [r7, #8]
 8000268:	68ba      	ldr	r2, [r7, #8]
 800026a:	687b      	ldr	r3, [r7, #4]
 800026c:	429a      	cmp	r2, r3
 800026e:	dbed      	blt.n	800024c <Calc_checksum+0x18>
        }
    return soma;
 8000270:	230e      	movs	r3, #14
 8000272:	18fb      	adds	r3, r7, r3
 8000274:	881b      	ldrh	r3, [r3, #0]
}
 8000276:	0018      	movs	r0, r3
 8000278:	46bd      	mov	sp, r7
 800027a:	b004      	add	sp, #16
 800027c:	bd80      	pop	{r7, pc}
	...

08000280 <Set_frame>:

uint8_t* Set_frame(uint64_t UID_D, uint64_t UID_S, uint8_t TN, uint8_t Message_Length, uint8_t Port_ID, uint8_t Message_Count, uint16_t Sub_Device, uint8_t CC, uint16_t PID, uint8_t PDL, uint64_t LB_PD, uint64_t UB_PD){                       // Organiza os dados setados, separando em bytes
 8000280:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000282:	b0af      	sub	sp, #188	; 0xbc
 8000284:	af00      	add	r7, sp, #0
 8000286:	26a8      	movs	r6, #168	; 0xa8
 8000288:	19be      	adds	r6, r7, r6
 800028a:	6030      	str	r0, [r6, #0]
 800028c:	6071      	str	r1, [r6, #4]
 800028e:	21a0      	movs	r1, #160	; 0xa0
 8000290:	1879      	adds	r1, r7, r1
 8000292:	600a      	str	r2, [r1, #0]
 8000294:	604b      	str	r3, [r1, #4]

    // #Organiza o frame de acordo com os parâmetros passados e no formato do RDM

    static uint8_t* frame;
    frame = (uint8_t*)malloc(Message_Length);
 8000296:	262c      	movs	r6, #44	; 0x2c
 8000298:	2008      	movs	r0, #8
 800029a:	1833      	adds	r3, r6, r0
 800029c:	22a0      	movs	r2, #160	; 0xa0
 800029e:	4694      	mov	ip, r2
 80002a0:	44bc      	add	ip, r7
 80002a2:	4463      	add	r3, ip
 80002a4:	781b      	ldrb	r3, [r3, #0]
 80002a6:	0018      	movs	r0, r3
 80002a8:	f003 f87a 	bl	80033a0 <malloc>
 80002ac:	0003      	movs	r3, r0
 80002ae:	001a      	movs	r2, r3
 80002b0:	4bf9      	ldr	r3, [pc, #996]	; (8000698 <Set_frame+0x418>)
 80002b2:	601a      	str	r2, [r3, #0]

    frame[0] = E120_SC_RDM;                      // Start Code (SC)
 80002b4:	4bf8      	ldr	r3, [pc, #992]	; (8000698 <Set_frame+0x418>)
 80002b6:	681a      	ldr	r2, [r3, #0]
 80002b8:	23cc      	movs	r3, #204	; 0xcc
 80002ba:	7013      	strb	r3, [r2, #0]
    frame[1] = E120_SC_SUB_MESSAGE;              // Sub-Start Code
 80002bc:	4bf6      	ldr	r3, [pc, #984]	; (8000698 <Set_frame+0x418>)
 80002be:	681b      	ldr	r3, [r3, #0]
 80002c0:	1c5a      	adds	r2, r3, #1
 80002c2:	2301      	movs	r3, #1
 80002c4:	7013      	strb	r3, [r2, #0]
    frame[2] = Message_Length;                   // Message Length
 80002c6:	4bf4      	ldr	r3, [pc, #976]	; (8000698 <Set_frame+0x418>)
 80002c8:	681b      	ldr	r3, [r3, #0]
 80002ca:	1c9a      	adds	r2, r3, #2
 80002cc:	2008      	movs	r0, #8
 80002ce:	1833      	adds	r3, r6, r0
 80002d0:	21a0      	movs	r1, #160	; 0xa0
 80002d2:	468c      	mov	ip, r1
 80002d4:	44bc      	add	ip, r7
 80002d6:	4463      	add	r3, ip
 80002d8:	781b      	ldrb	r3, [r3, #0]
 80002da:	7013      	strb	r3, [r2, #0]
    frame[3] = (UID_D >> 40) & 0xff;             // Destination UID bit 5
 80002dc:	23ac      	movs	r3, #172	; 0xac
 80002de:	18fb      	adds	r3, r7, r3
 80002e0:	681b      	ldr	r3, [r3, #0]
 80002e2:	0a1b      	lsrs	r3, r3, #8
 80002e4:	63bb      	str	r3, [r7, #56]	; 0x38
 80002e6:	2300      	movs	r3, #0
 80002e8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80002ea:	4beb      	ldr	r3, [pc, #940]	; (8000698 <Set_frame+0x418>)
 80002ec:	681b      	ldr	r3, [r3, #0]
 80002ee:	1cda      	adds	r2, r3, #3
 80002f0:	2338      	movs	r3, #56	; 0x38
 80002f2:	18fb      	adds	r3, r7, r3
 80002f4:	781b      	ldrb	r3, [r3, #0]
 80002f6:	7013      	strb	r3, [r2, #0]
    frame[4] = (UID_D >> 32) & 0xff;             // Destination UID bit 4
 80002f8:	23ac      	movs	r3, #172	; 0xac
 80002fa:	18fb      	adds	r3, r7, r3
 80002fc:	681b      	ldr	r3, [r3, #0]
 80002fe:	001b      	movs	r3, r3
 8000300:	633b      	str	r3, [r7, #48]	; 0x30
 8000302:	2300      	movs	r3, #0
 8000304:	637b      	str	r3, [r7, #52]	; 0x34
 8000306:	4be4      	ldr	r3, [pc, #912]	; (8000698 <Set_frame+0x418>)
 8000308:	681b      	ldr	r3, [r3, #0]
 800030a:	1d1a      	adds	r2, r3, #4
 800030c:	2330      	movs	r3, #48	; 0x30
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	781b      	ldrb	r3, [r3, #0]
 8000312:	7013      	strb	r3, [r2, #0]
    frame[5] = (UID_D >> 24) & 0xff;             // Destination UID bit 3
 8000314:	23ac      	movs	r3, #172	; 0xac
 8000316:	18fb      	adds	r3, r7, r3
 8000318:	681b      	ldr	r3, [r3, #0]
 800031a:	021a      	lsls	r2, r3, #8
 800031c:	23a8      	movs	r3, #168	; 0xa8
 800031e:	18fb      	adds	r3, r7, r3
 8000320:	681b      	ldr	r3, [r3, #0]
 8000322:	0e1c      	lsrs	r4, r3, #24
 8000324:	4314      	orrs	r4, r2
 8000326:	23ac      	movs	r3, #172	; 0xac
 8000328:	18fb      	adds	r3, r7, r3
 800032a:	681b      	ldr	r3, [r3, #0]
 800032c:	0e1d      	lsrs	r5, r3, #24
 800032e:	4bda      	ldr	r3, [pc, #872]	; (8000698 <Set_frame+0x418>)
 8000330:	681b      	ldr	r3, [r3, #0]
 8000332:	1d5a      	adds	r2, r3, #5
 8000334:	b2e3      	uxtb	r3, r4
 8000336:	7013      	strb	r3, [r2, #0]
    frame[6] = (UID_D >> 16) & 0xff;             // Destination UID bit 2
 8000338:	23ac      	movs	r3, #172	; 0xac
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	681b      	ldr	r3, [r3, #0]
 800033e:	041a      	lsls	r2, r3, #16
 8000340:	23a8      	movs	r3, #168	; 0xa8
 8000342:	18fb      	adds	r3, r7, r3
 8000344:	681b      	ldr	r3, [r3, #0]
 8000346:	0c1b      	lsrs	r3, r3, #16
 8000348:	2198      	movs	r1, #152	; 0x98
 800034a:	1879      	adds	r1, r7, r1
 800034c:	600b      	str	r3, [r1, #0]
 800034e:	2398      	movs	r3, #152	; 0x98
 8000350:	18fb      	adds	r3, r7, r3
 8000352:	681b      	ldr	r3, [r3, #0]
 8000354:	4313      	orrs	r3, r2
 8000356:	2298      	movs	r2, #152	; 0x98
 8000358:	18ba      	adds	r2, r7, r2
 800035a:	6013      	str	r3, [r2, #0]
 800035c:	23ac      	movs	r3, #172	; 0xac
 800035e:	18fb      	adds	r3, r7, r3
 8000360:	681b      	ldr	r3, [r3, #0]
 8000362:	0c1b      	lsrs	r3, r3, #16
 8000364:	229c      	movs	r2, #156	; 0x9c
 8000366:	18ba      	adds	r2, r7, r2
 8000368:	6013      	str	r3, [r2, #0]
 800036a:	4bcb      	ldr	r3, [pc, #812]	; (8000698 <Set_frame+0x418>)
 800036c:	681b      	ldr	r3, [r3, #0]
 800036e:	1d9a      	adds	r2, r3, #6
 8000370:	2398      	movs	r3, #152	; 0x98
 8000372:	18fb      	adds	r3, r7, r3
 8000374:	781b      	ldrb	r3, [r3, #0]
 8000376:	7013      	strb	r3, [r2, #0]
    frame[7] = (UID_D >> 8) & 0xff;              // Destination UID bit 1
 8000378:	23ac      	movs	r3, #172	; 0xac
 800037a:	18fb      	adds	r3, r7, r3
 800037c:	681b      	ldr	r3, [r3, #0]
 800037e:	061a      	lsls	r2, r3, #24
 8000380:	23a8      	movs	r3, #168	; 0xa8
 8000382:	18fb      	adds	r3, r7, r3
 8000384:	681b      	ldr	r3, [r3, #0]
 8000386:	0a1b      	lsrs	r3, r3, #8
 8000388:	2190      	movs	r1, #144	; 0x90
 800038a:	1879      	adds	r1, r7, r1
 800038c:	600b      	str	r3, [r1, #0]
 800038e:	2390      	movs	r3, #144	; 0x90
 8000390:	18fb      	adds	r3, r7, r3
 8000392:	681b      	ldr	r3, [r3, #0]
 8000394:	4313      	orrs	r3, r2
 8000396:	2290      	movs	r2, #144	; 0x90
 8000398:	18ba      	adds	r2, r7, r2
 800039a:	6013      	str	r3, [r2, #0]
 800039c:	23ac      	movs	r3, #172	; 0xac
 800039e:	18fb      	adds	r3, r7, r3
 80003a0:	681b      	ldr	r3, [r3, #0]
 80003a2:	0a1b      	lsrs	r3, r3, #8
 80003a4:	2294      	movs	r2, #148	; 0x94
 80003a6:	18ba      	adds	r2, r7, r2
 80003a8:	6013      	str	r3, [r2, #0]
 80003aa:	4bbb      	ldr	r3, [pc, #748]	; (8000698 <Set_frame+0x418>)
 80003ac:	681b      	ldr	r3, [r3, #0]
 80003ae:	1dda      	adds	r2, r3, #7
 80003b0:	2390      	movs	r3, #144	; 0x90
 80003b2:	18fb      	adds	r3, r7, r3
 80003b4:	781b      	ldrb	r3, [r3, #0]
 80003b6:	7013      	strb	r3, [r2, #0]
    frame[8] = UID_D & 0xff;                     // Destination UID bit 0
 80003b8:	4bb7      	ldr	r3, [pc, #732]	; (8000698 <Set_frame+0x418>)
 80003ba:	681b      	ldr	r3, [r3, #0]
 80003bc:	3308      	adds	r3, #8
 80003be:	0019      	movs	r1, r3
 80003c0:	23a8      	movs	r3, #168	; 0xa8
 80003c2:	18fb      	adds	r3, r7, r3
 80003c4:	681a      	ldr	r2, [r3, #0]
 80003c6:	685b      	ldr	r3, [r3, #4]
 80003c8:	1c13      	adds	r3, r2, #0
 80003ca:	b2db      	uxtb	r3, r3
 80003cc:	700b      	strb	r3, [r1, #0]
    frame[9] = (UID_S >> 40) & 0xff;             // Source UID bit 5
 80003ce:	23a4      	movs	r3, #164	; 0xa4
 80003d0:	18fb      	adds	r3, r7, r3
 80003d2:	681b      	ldr	r3, [r3, #0]
 80003d4:	0a1b      	lsrs	r3, r3, #8
 80003d6:	62bb      	str	r3, [r7, #40]	; 0x28
 80003d8:	2300      	movs	r3, #0
 80003da:	62fb      	str	r3, [r7, #44]	; 0x2c
 80003dc:	4bae      	ldr	r3, [pc, #696]	; (8000698 <Set_frame+0x418>)
 80003de:	681b      	ldr	r3, [r3, #0]
 80003e0:	3309      	adds	r3, #9
 80003e2:	001a      	movs	r2, r3
 80003e4:	2328      	movs	r3, #40	; 0x28
 80003e6:	18fb      	adds	r3, r7, r3
 80003e8:	781b      	ldrb	r3, [r3, #0]
 80003ea:	7013      	strb	r3, [r2, #0]
    frame[10] = (UID_S >> 32) & 0xff;            // Source UID bit 4
 80003ec:	23a4      	movs	r3, #164	; 0xa4
 80003ee:	18fb      	adds	r3, r7, r3
 80003f0:	681b      	ldr	r3, [r3, #0]
 80003f2:	001b      	movs	r3, r3
 80003f4:	623b      	str	r3, [r7, #32]
 80003f6:	2300      	movs	r3, #0
 80003f8:	627b      	str	r3, [r7, #36]	; 0x24
 80003fa:	4ba7      	ldr	r3, [pc, #668]	; (8000698 <Set_frame+0x418>)
 80003fc:	681b      	ldr	r3, [r3, #0]
 80003fe:	330a      	adds	r3, #10
 8000400:	001a      	movs	r2, r3
 8000402:	2320      	movs	r3, #32
 8000404:	18fb      	adds	r3, r7, r3
 8000406:	781b      	ldrb	r3, [r3, #0]
 8000408:	7013      	strb	r3, [r2, #0]
    frame[11] = (UID_S >> 24) & 0xff;            // Source UID bit 3
 800040a:	23a4      	movs	r3, #164	; 0xa4
 800040c:	18fb      	adds	r3, r7, r3
 800040e:	681b      	ldr	r3, [r3, #0]
 8000410:	021a      	lsls	r2, r3, #8
 8000412:	23a0      	movs	r3, #160	; 0xa0
 8000414:	18fb      	adds	r3, r7, r3
 8000416:	681b      	ldr	r3, [r3, #0]
 8000418:	0e1b      	lsrs	r3, r3, #24
 800041a:	2188      	movs	r1, #136	; 0x88
 800041c:	1879      	adds	r1, r7, r1
 800041e:	600b      	str	r3, [r1, #0]
 8000420:	2388      	movs	r3, #136	; 0x88
 8000422:	18fb      	adds	r3, r7, r3
 8000424:	681b      	ldr	r3, [r3, #0]
 8000426:	4313      	orrs	r3, r2
 8000428:	2288      	movs	r2, #136	; 0x88
 800042a:	18ba      	adds	r2, r7, r2
 800042c:	6013      	str	r3, [r2, #0]
 800042e:	23a4      	movs	r3, #164	; 0xa4
 8000430:	18fb      	adds	r3, r7, r3
 8000432:	681b      	ldr	r3, [r3, #0]
 8000434:	0e1b      	lsrs	r3, r3, #24
 8000436:	228c      	movs	r2, #140	; 0x8c
 8000438:	18ba      	adds	r2, r7, r2
 800043a:	6013      	str	r3, [r2, #0]
 800043c:	4b96      	ldr	r3, [pc, #600]	; (8000698 <Set_frame+0x418>)
 800043e:	681b      	ldr	r3, [r3, #0]
 8000440:	330b      	adds	r3, #11
 8000442:	001a      	movs	r2, r3
 8000444:	2388      	movs	r3, #136	; 0x88
 8000446:	18fb      	adds	r3, r7, r3
 8000448:	781b      	ldrb	r3, [r3, #0]
 800044a:	7013      	strb	r3, [r2, #0]
    frame[12] = (UID_S >> 16) & 0xff;            // Source UID bit 2
 800044c:	23a4      	movs	r3, #164	; 0xa4
 800044e:	18fb      	adds	r3, r7, r3
 8000450:	681b      	ldr	r3, [r3, #0]
 8000452:	041a      	lsls	r2, r3, #16
 8000454:	23a0      	movs	r3, #160	; 0xa0
 8000456:	18fb      	adds	r3, r7, r3
 8000458:	681b      	ldr	r3, [r3, #0]
 800045a:	0c1b      	lsrs	r3, r3, #16
 800045c:	2180      	movs	r1, #128	; 0x80
 800045e:	1879      	adds	r1, r7, r1
 8000460:	600b      	str	r3, [r1, #0]
 8000462:	2380      	movs	r3, #128	; 0x80
 8000464:	18fb      	adds	r3, r7, r3
 8000466:	681b      	ldr	r3, [r3, #0]
 8000468:	4313      	orrs	r3, r2
 800046a:	2280      	movs	r2, #128	; 0x80
 800046c:	18ba      	adds	r2, r7, r2
 800046e:	6013      	str	r3, [r2, #0]
 8000470:	23a4      	movs	r3, #164	; 0xa4
 8000472:	18fb      	adds	r3, r7, r3
 8000474:	681b      	ldr	r3, [r3, #0]
 8000476:	0c1b      	lsrs	r3, r3, #16
 8000478:	2284      	movs	r2, #132	; 0x84
 800047a:	18ba      	adds	r2, r7, r2
 800047c:	6013      	str	r3, [r2, #0]
 800047e:	4b86      	ldr	r3, [pc, #536]	; (8000698 <Set_frame+0x418>)
 8000480:	681b      	ldr	r3, [r3, #0]
 8000482:	330c      	adds	r3, #12
 8000484:	001a      	movs	r2, r3
 8000486:	2380      	movs	r3, #128	; 0x80
 8000488:	18fb      	adds	r3, r7, r3
 800048a:	781b      	ldrb	r3, [r3, #0]
 800048c:	7013      	strb	r3, [r2, #0]
    frame[13] = (UID_S >> 8) & 0xff;             // Source UID bit 1
 800048e:	23a4      	movs	r3, #164	; 0xa4
 8000490:	18fb      	adds	r3, r7, r3
 8000492:	681b      	ldr	r3, [r3, #0]
 8000494:	061a      	lsls	r2, r3, #24
 8000496:	23a0      	movs	r3, #160	; 0xa0
 8000498:	18fb      	adds	r3, r7, r3
 800049a:	681b      	ldr	r3, [r3, #0]
 800049c:	0a1b      	lsrs	r3, r3, #8
 800049e:	67bb      	str	r3, [r7, #120]	; 0x78
 80004a0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80004a2:	4313      	orrs	r3, r2
 80004a4:	67bb      	str	r3, [r7, #120]	; 0x78
 80004a6:	23a4      	movs	r3, #164	; 0xa4
 80004a8:	18fb      	adds	r3, r7, r3
 80004aa:	681b      	ldr	r3, [r3, #0]
 80004ac:	0a1b      	lsrs	r3, r3, #8
 80004ae:	67fb      	str	r3, [r7, #124]	; 0x7c
 80004b0:	4b79      	ldr	r3, [pc, #484]	; (8000698 <Set_frame+0x418>)
 80004b2:	681b      	ldr	r3, [r3, #0]
 80004b4:	330d      	adds	r3, #13
 80004b6:	001a      	movs	r2, r3
 80004b8:	2378      	movs	r3, #120	; 0x78
 80004ba:	18fb      	adds	r3, r7, r3
 80004bc:	781b      	ldrb	r3, [r3, #0]
 80004be:	7013      	strb	r3, [r2, #0]
    frame[14] = UID_S & 0xff;                    // Source UID bit 0
 80004c0:	4b75      	ldr	r3, [pc, #468]	; (8000698 <Set_frame+0x418>)
 80004c2:	681b      	ldr	r3, [r3, #0]
 80004c4:	330e      	adds	r3, #14
 80004c6:	0019      	movs	r1, r3
 80004c8:	23a0      	movs	r3, #160	; 0xa0
 80004ca:	18fb      	adds	r3, r7, r3
 80004cc:	681a      	ldr	r2, [r3, #0]
 80004ce:	685b      	ldr	r3, [r3, #4]
 80004d0:	1c13      	adds	r3, r2, #0
 80004d2:	b2db      	uxtb	r3, r3
 80004d4:	700b      	strb	r3, [r1, #0]
    frame[15] = TN;                              // Transaction Number
 80004d6:	4b70      	ldr	r3, [pc, #448]	; (8000698 <Set_frame+0x418>)
 80004d8:	681b      	ldr	r3, [r3, #0]
 80004da:	330f      	adds	r3, #15
 80004dc:	001a      	movs	r2, r3
 80004de:	2328      	movs	r3, #40	; 0x28
 80004e0:	181b      	adds	r3, r3, r0
 80004e2:	21a0      	movs	r1, #160	; 0xa0
 80004e4:	468c      	mov	ip, r1
 80004e6:	44bc      	add	ip, r7
 80004e8:	4463      	add	r3, ip
 80004ea:	781b      	ldrb	r3, [r3, #0]
 80004ec:	7013      	strb	r3, [r2, #0]
    frame[16] = Port_ID;
 80004ee:	4b6a      	ldr	r3, [pc, #424]	; (8000698 <Set_frame+0x418>)
 80004f0:	681b      	ldr	r3, [r3, #0]
 80004f2:	3310      	adds	r3, #16
 80004f4:	001a      	movs	r2, r3
 80004f6:	2330      	movs	r3, #48	; 0x30
 80004f8:	181b      	adds	r3, r3, r0
 80004fa:	21a0      	movs	r1, #160	; 0xa0
 80004fc:	468c      	mov	ip, r1
 80004fe:	44bc      	add	ip, r7
 8000500:	4463      	add	r3, ip
 8000502:	781b      	ldrb	r3, [r3, #0]
 8000504:	7013      	strb	r3, [r2, #0]
    frame[17] = Message_Count;
 8000506:	4b64      	ldr	r3, [pc, #400]	; (8000698 <Set_frame+0x418>)
 8000508:	681b      	ldr	r3, [r3, #0]
 800050a:	3311      	adds	r3, #17
 800050c:	001a      	movs	r2, r3
 800050e:	2334      	movs	r3, #52	; 0x34
 8000510:	0004      	movs	r4, r0
 8000512:	191b      	adds	r3, r3, r4
 8000514:	21a0      	movs	r1, #160	; 0xa0
 8000516:	468c      	mov	ip, r1
 8000518:	44bc      	add	ip, r7
 800051a:	4463      	add	r3, ip
 800051c:	781b      	ldrb	r3, [r3, #0]
 800051e:	7013      	strb	r3, [r2, #0]
    frame[18] = (Sub_Device >> 8) & 0xff;        // Upper_Sub_Device
 8000520:	2038      	movs	r0, #56	; 0x38
 8000522:	1903      	adds	r3, r0, r4
 8000524:	22a0      	movs	r2, #160	; 0xa0
 8000526:	4694      	mov	ip, r2
 8000528:	44bc      	add	ip, r7
 800052a:	4463      	add	r3, ip
 800052c:	881b      	ldrh	r3, [r3, #0]
 800052e:	0a1b      	lsrs	r3, r3, #8
 8000530:	b299      	uxth	r1, r3
 8000532:	4b59      	ldr	r3, [pc, #356]	; (8000698 <Set_frame+0x418>)
 8000534:	681b      	ldr	r3, [r3, #0]
 8000536:	3312      	adds	r3, #18
 8000538:	001a      	movs	r2, r3
 800053a:	b2cb      	uxtb	r3, r1
 800053c:	7013      	strb	r3, [r2, #0]
    frame[19] = Sub_Device & 0xff;               // Lower_Sub_Device
 800053e:	4b56      	ldr	r3, [pc, #344]	; (8000698 <Set_frame+0x418>)
 8000540:	681b      	ldr	r3, [r3, #0]
 8000542:	3313      	adds	r3, #19
 8000544:	001a      	movs	r2, r3
 8000546:	1903      	adds	r3, r0, r4
 8000548:	21a0      	movs	r1, #160	; 0xa0
 800054a:	468c      	mov	ip, r1
 800054c:	44bc      	add	ip, r7
 800054e:	4463      	add	r3, ip
 8000550:	881b      	ldrh	r3, [r3, #0]
 8000552:	b2db      	uxtb	r3, r3
 8000554:	7013      	strb	r3, [r2, #0]
    frame[20] = CC;                              // Command Class
 8000556:	4b50      	ldr	r3, [pc, #320]	; (8000698 <Set_frame+0x418>)
 8000558:	681b      	ldr	r3, [r3, #0]
 800055a:	3314      	adds	r3, #20
 800055c:	001a      	movs	r2, r3
 800055e:	233c      	movs	r3, #60	; 0x3c
 8000560:	191b      	adds	r3, r3, r4
 8000562:	21a0      	movs	r1, #160	; 0xa0
 8000564:	468c      	mov	ip, r1
 8000566:	44bc      	add	ip, r7
 8000568:	4463      	add	r3, ip
 800056a:	781b      	ldrb	r3, [r3, #0]
 800056c:	7013      	strb	r3, [r2, #0]
    frame[21] = (PID >> 8) & 0xff;               // Upper_PID
 800056e:	2040      	movs	r0, #64	; 0x40
 8000570:	1903      	adds	r3, r0, r4
 8000572:	22a0      	movs	r2, #160	; 0xa0
 8000574:	4694      	mov	ip, r2
 8000576:	44bc      	add	ip, r7
 8000578:	4463      	add	r3, ip
 800057a:	881b      	ldrh	r3, [r3, #0]
 800057c:	0a1b      	lsrs	r3, r3, #8
 800057e:	b299      	uxth	r1, r3
 8000580:	4b45      	ldr	r3, [pc, #276]	; (8000698 <Set_frame+0x418>)
 8000582:	681b      	ldr	r3, [r3, #0]
 8000584:	3315      	adds	r3, #21
 8000586:	001a      	movs	r2, r3
 8000588:	b2cb      	uxtb	r3, r1
 800058a:	7013      	strb	r3, [r2, #0]
    frame[22] = PID & 0xff;                      // Lower_PID
 800058c:	4b42      	ldr	r3, [pc, #264]	; (8000698 <Set_frame+0x418>)
 800058e:	681b      	ldr	r3, [r3, #0]
 8000590:	3316      	adds	r3, #22
 8000592:	001a      	movs	r2, r3
 8000594:	1903      	adds	r3, r0, r4
 8000596:	21a0      	movs	r1, #160	; 0xa0
 8000598:	468c      	mov	ip, r1
 800059a:	44bc      	add	ip, r7
 800059c:	4463      	add	r3, ip
 800059e:	881b      	ldrh	r3, [r3, #0]
 80005a0:	b2db      	uxtb	r3, r3
 80005a2:	7013      	strb	r3, [r2, #0]
    frame[23] = PDL;
 80005a4:	4b3c      	ldr	r3, [pc, #240]	; (8000698 <Set_frame+0x418>)
 80005a6:	681b      	ldr	r3, [r3, #0]
 80005a8:	3317      	adds	r3, #23
 80005aa:	001a      	movs	r2, r3
 80005ac:	2144      	movs	r1, #68	; 0x44
 80005ae:	190b      	adds	r3, r1, r4
 80005b0:	20a0      	movs	r0, #160	; 0xa0
 80005b2:	4684      	mov	ip, r0
 80005b4:	44bc      	add	ip, r7
 80005b6:	4463      	add	r3, ip
 80005b8:	781b      	ldrb	r3, [r3, #0]
 80005ba:	7013      	strb	r3, [r2, #0]

    // É possível deixar PD mais fexível, adaptável a qualquer tamanho, utilizando um for que preenche os espaços a partir do PDL

    if (PDL == 12){                              // #Frames que tem 12 bytes de UID (lower and upper bound) Disc_unique_branch
 80005bc:	190b      	adds	r3, r1, r4
 80005be:	22a0      	movs	r2, #160	; 0xa0
 80005c0:	4694      	mov	ip, r2
 80005c2:	44bc      	add	ip, r7
 80005c4:	4463      	add	r3, ip
 80005c6:	781b      	ldrb	r3, [r3, #0]
 80005c8:	2b0c      	cmp	r3, #12
 80005ca:	d000      	beq.n	80005ce <Set_frame+0x34e>
 80005cc:	e0fe      	b.n	80007cc <Set_frame+0x54c>
        frame[24] = (LB_PD >> 40) & 0xff;        // Lower Bound UID bit 5
 80005ce:	23f4      	movs	r3, #244	; 0xf4
 80005d0:	18fb      	adds	r3, r7, r3
 80005d2:	681b      	ldr	r3, [r3, #0]
 80005d4:	0a1b      	lsrs	r3, r3, #8
 80005d6:	61bb      	str	r3, [r7, #24]
 80005d8:	2300      	movs	r3, #0
 80005da:	61fb      	str	r3, [r7, #28]
 80005dc:	4b2e      	ldr	r3, [pc, #184]	; (8000698 <Set_frame+0x418>)
 80005de:	681b      	ldr	r3, [r3, #0]
 80005e0:	3318      	adds	r3, #24
 80005e2:	001a      	movs	r2, r3
 80005e4:	7e3b      	ldrb	r3, [r7, #24]
 80005e6:	7013      	strb	r3, [r2, #0]
        frame[25] = (LB_PD >> 32) & 0xff;        // Lower Bound UID bit 4
 80005e8:	23f4      	movs	r3, #244	; 0xf4
 80005ea:	18fb      	adds	r3, r7, r3
 80005ec:	681b      	ldr	r3, [r3, #0]
 80005ee:	001b      	movs	r3, r3
 80005f0:	613b      	str	r3, [r7, #16]
 80005f2:	2300      	movs	r3, #0
 80005f4:	617b      	str	r3, [r7, #20]
 80005f6:	4b28      	ldr	r3, [pc, #160]	; (8000698 <Set_frame+0x418>)
 80005f8:	681b      	ldr	r3, [r3, #0]
 80005fa:	3319      	adds	r3, #25
 80005fc:	001a      	movs	r2, r3
 80005fe:	7c3b      	ldrb	r3, [r7, #16]
 8000600:	7013      	strb	r3, [r2, #0]
        frame[26] = (LB_PD >> 24) & 0xff;        // Lower Bound UID bit 3
 8000602:	23f4      	movs	r3, #244	; 0xf4
 8000604:	18fb      	adds	r3, r7, r3
 8000606:	681b      	ldr	r3, [r3, #0]
 8000608:	021a      	lsls	r2, r3, #8
 800060a:	23f0      	movs	r3, #240	; 0xf0
 800060c:	18fb      	adds	r3, r7, r3
 800060e:	681b      	ldr	r3, [r3, #0]
 8000610:	0e1b      	lsrs	r3, r3, #24
 8000612:	673b      	str	r3, [r7, #112]	; 0x70
 8000614:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8000616:	4313      	orrs	r3, r2
 8000618:	673b      	str	r3, [r7, #112]	; 0x70
 800061a:	23f4      	movs	r3, #244	; 0xf4
 800061c:	18fb      	adds	r3, r7, r3
 800061e:	681b      	ldr	r3, [r3, #0]
 8000620:	0e1b      	lsrs	r3, r3, #24
 8000622:	677b      	str	r3, [r7, #116]	; 0x74
 8000624:	4b1c      	ldr	r3, [pc, #112]	; (8000698 <Set_frame+0x418>)
 8000626:	681b      	ldr	r3, [r3, #0]
 8000628:	331a      	adds	r3, #26
 800062a:	001a      	movs	r2, r3
 800062c:	2370      	movs	r3, #112	; 0x70
 800062e:	18fb      	adds	r3, r7, r3
 8000630:	781b      	ldrb	r3, [r3, #0]
 8000632:	7013      	strb	r3, [r2, #0]
        frame[27] = (LB_PD >> 16) & 0xff;        // Lower Bound UID bit 2
 8000634:	23f4      	movs	r3, #244	; 0xf4
 8000636:	18fb      	adds	r3, r7, r3
 8000638:	681b      	ldr	r3, [r3, #0]
 800063a:	041a      	lsls	r2, r3, #16
 800063c:	23f0      	movs	r3, #240	; 0xf0
 800063e:	18fb      	adds	r3, r7, r3
 8000640:	681b      	ldr	r3, [r3, #0]
 8000642:	0c1b      	lsrs	r3, r3, #16
 8000644:	66bb      	str	r3, [r7, #104]	; 0x68
 8000646:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000648:	4313      	orrs	r3, r2
 800064a:	66bb      	str	r3, [r7, #104]	; 0x68
 800064c:	23f4      	movs	r3, #244	; 0xf4
 800064e:	18fb      	adds	r3, r7, r3
 8000650:	681b      	ldr	r3, [r3, #0]
 8000652:	0c1b      	lsrs	r3, r3, #16
 8000654:	66fb      	str	r3, [r7, #108]	; 0x6c
 8000656:	4b10      	ldr	r3, [pc, #64]	; (8000698 <Set_frame+0x418>)
 8000658:	681b      	ldr	r3, [r3, #0]
 800065a:	331b      	adds	r3, #27
 800065c:	001a      	movs	r2, r3
 800065e:	2368      	movs	r3, #104	; 0x68
 8000660:	18fb      	adds	r3, r7, r3
 8000662:	781b      	ldrb	r3, [r3, #0]
 8000664:	7013      	strb	r3, [r2, #0]
        frame[28] = (LB_PD >> 8) & 0xff;         // Lower Bound UID bit 1
 8000666:	23f4      	movs	r3, #244	; 0xf4
 8000668:	18fb      	adds	r3, r7, r3
 800066a:	681b      	ldr	r3, [r3, #0]
 800066c:	061a      	lsls	r2, r3, #24
 800066e:	23f0      	movs	r3, #240	; 0xf0
 8000670:	18fb      	adds	r3, r7, r3
 8000672:	681b      	ldr	r3, [r3, #0]
 8000674:	0a1b      	lsrs	r3, r3, #8
 8000676:	663b      	str	r3, [r7, #96]	; 0x60
 8000678:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800067a:	4313      	orrs	r3, r2
 800067c:	663b      	str	r3, [r7, #96]	; 0x60
 800067e:	23f4      	movs	r3, #244	; 0xf4
 8000680:	18fb      	adds	r3, r7, r3
 8000682:	681b      	ldr	r3, [r3, #0]
 8000684:	0a1b      	lsrs	r3, r3, #8
 8000686:	667b      	str	r3, [r7, #100]	; 0x64
 8000688:	4b03      	ldr	r3, [pc, #12]	; (8000698 <Set_frame+0x418>)
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	331c      	adds	r3, #28
 800068e:	2260      	movs	r2, #96	; 0x60
 8000690:	18ba      	adds	r2, r7, r2
 8000692:	7812      	ldrb	r2, [r2, #0]
 8000694:	701a      	strb	r2, [r3, #0]
 8000696:	e001      	b.n	800069c <Set_frame+0x41c>
 8000698:	2000008c 	.word	0x2000008c
        frame[29] = LB_PD & 0xff;                // Lower Bound UID bit 0
 800069c:	4ba2      	ldr	r3, [pc, #648]	; (8000928 <Set_frame+0x6a8>)
 800069e:	681b      	ldr	r3, [r3, #0]
 80006a0:	331d      	adds	r3, #29
 80006a2:	0019      	movs	r1, r3
 80006a4:	23f0      	movs	r3, #240	; 0xf0
 80006a6:	18fb      	adds	r3, r7, r3
 80006a8:	681a      	ldr	r2, [r3, #0]
 80006aa:	685b      	ldr	r3, [r3, #4]
 80006ac:	1c13      	adds	r3, r2, #0
 80006ae:	b2db      	uxtb	r3, r3
 80006b0:	700b      	strb	r3, [r1, #0]
        frame[30] = (UB_PD >> 40) & 0xff;        // Upper Bound UID bit 5
 80006b2:	23fc      	movs	r3, #252	; 0xfc
 80006b4:	18fb      	adds	r3, r7, r3
 80006b6:	681b      	ldr	r3, [r3, #0]
 80006b8:	0a1b      	lsrs	r3, r3, #8
 80006ba:	60bb      	str	r3, [r7, #8]
 80006bc:	2300      	movs	r3, #0
 80006be:	60fb      	str	r3, [r7, #12]
 80006c0:	4b99      	ldr	r3, [pc, #612]	; (8000928 <Set_frame+0x6a8>)
 80006c2:	681b      	ldr	r3, [r3, #0]
 80006c4:	331e      	adds	r3, #30
 80006c6:	7a3a      	ldrb	r2, [r7, #8]
 80006c8:	701a      	strb	r2, [r3, #0]
        frame[31] = (UB_PD >> 32) & 0xff;        // Upper Bound UID bit 4
 80006ca:	23fc      	movs	r3, #252	; 0xfc
 80006cc:	18fb      	adds	r3, r7, r3
 80006ce:	681b      	ldr	r3, [r3, #0]
 80006d0:	001b      	movs	r3, r3
 80006d2:	603b      	str	r3, [r7, #0]
 80006d4:	2300      	movs	r3, #0
 80006d6:	607b      	str	r3, [r7, #4]
 80006d8:	4b93      	ldr	r3, [pc, #588]	; (8000928 <Set_frame+0x6a8>)
 80006da:	681b      	ldr	r3, [r3, #0]
 80006dc:	331f      	adds	r3, #31
 80006de:	783a      	ldrb	r2, [r7, #0]
 80006e0:	701a      	strb	r2, [r3, #0]
        frame[32] = (UB_PD >> 24) & 0xff;        // Upper Bound UID bit 3
 80006e2:	23fc      	movs	r3, #252	; 0xfc
 80006e4:	18fb      	adds	r3, r7, r3
 80006e6:	681b      	ldr	r3, [r3, #0]
 80006e8:	021b      	lsls	r3, r3, #8
 80006ea:	22f8      	movs	r2, #248	; 0xf8
 80006ec:	18ba      	adds	r2, r7, r2
 80006ee:	6812      	ldr	r2, [r2, #0]
 80006f0:	0e12      	lsrs	r2, r2, #24
 80006f2:	65ba      	str	r2, [r7, #88]	; 0x58
 80006f4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80006f6:	431a      	orrs	r2, r3
 80006f8:	65ba      	str	r2, [r7, #88]	; 0x58
 80006fa:	23fc      	movs	r3, #252	; 0xfc
 80006fc:	18fb      	adds	r3, r7, r3
 80006fe:	681b      	ldr	r3, [r3, #0]
 8000700:	0e1b      	lsrs	r3, r3, #24
 8000702:	65fb      	str	r3, [r7, #92]	; 0x5c
 8000704:	4b88      	ldr	r3, [pc, #544]	; (8000928 <Set_frame+0x6a8>)
 8000706:	681b      	ldr	r3, [r3, #0]
 8000708:	3320      	adds	r3, #32
 800070a:	2258      	movs	r2, #88	; 0x58
 800070c:	18ba      	adds	r2, r7, r2
 800070e:	7812      	ldrb	r2, [r2, #0]
 8000710:	701a      	strb	r2, [r3, #0]
        frame[33] = (UB_PD >> 16) & 0xff;        // Upper Bound UID bit 2
 8000712:	23fc      	movs	r3, #252	; 0xfc
 8000714:	18fb      	adds	r3, r7, r3
 8000716:	681b      	ldr	r3, [r3, #0]
 8000718:	041b      	lsls	r3, r3, #16
 800071a:	22f8      	movs	r2, #248	; 0xf8
 800071c:	18ba      	adds	r2, r7, r2
 800071e:	6812      	ldr	r2, [r2, #0]
 8000720:	0c12      	lsrs	r2, r2, #16
 8000722:	653a      	str	r2, [r7, #80]	; 0x50
 8000724:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8000726:	431a      	orrs	r2, r3
 8000728:	653a      	str	r2, [r7, #80]	; 0x50
 800072a:	23fc      	movs	r3, #252	; 0xfc
 800072c:	18fb      	adds	r3, r7, r3
 800072e:	681b      	ldr	r3, [r3, #0]
 8000730:	0c1b      	lsrs	r3, r3, #16
 8000732:	657b      	str	r3, [r7, #84]	; 0x54
 8000734:	4b7c      	ldr	r3, [pc, #496]	; (8000928 <Set_frame+0x6a8>)
 8000736:	681b      	ldr	r3, [r3, #0]
 8000738:	3321      	adds	r3, #33	; 0x21
 800073a:	2250      	movs	r2, #80	; 0x50
 800073c:	18ba      	adds	r2, r7, r2
 800073e:	7812      	ldrb	r2, [r2, #0]
 8000740:	701a      	strb	r2, [r3, #0]
        frame[34] = (UB_PD >> 8) & 0xff;         // Upper Bound UID bit 1
 8000742:	23fc      	movs	r3, #252	; 0xfc
 8000744:	18fb      	adds	r3, r7, r3
 8000746:	681b      	ldr	r3, [r3, #0]
 8000748:	061b      	lsls	r3, r3, #24
 800074a:	22f8      	movs	r2, #248	; 0xf8
 800074c:	18ba      	adds	r2, r7, r2
 800074e:	6812      	ldr	r2, [r2, #0]
 8000750:	0a12      	lsrs	r2, r2, #8
 8000752:	64ba      	str	r2, [r7, #72]	; 0x48
 8000754:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8000756:	431a      	orrs	r2, r3
 8000758:	64ba      	str	r2, [r7, #72]	; 0x48
 800075a:	23fc      	movs	r3, #252	; 0xfc
 800075c:	18fb      	adds	r3, r7, r3
 800075e:	681b      	ldr	r3, [r3, #0]
 8000760:	0a1b      	lsrs	r3, r3, #8
 8000762:	64fb      	str	r3, [r7, #76]	; 0x4c
 8000764:	4b70      	ldr	r3, [pc, #448]	; (8000928 <Set_frame+0x6a8>)
 8000766:	681b      	ldr	r3, [r3, #0]
 8000768:	3322      	adds	r3, #34	; 0x22
 800076a:	2248      	movs	r2, #72	; 0x48
 800076c:	18ba      	adds	r2, r7, r2
 800076e:	7812      	ldrb	r2, [r2, #0]
 8000770:	701a      	strb	r2, [r3, #0]
        frame[35] = UB_PD & 0xff;                // Upper Bound UID bit 0
 8000772:	4b6d      	ldr	r3, [pc, #436]	; (8000928 <Set_frame+0x6a8>)
 8000774:	681b      	ldr	r3, [r3, #0]
 8000776:	3323      	adds	r3, #35	; 0x23
 8000778:	0019      	movs	r1, r3
 800077a:	23f8      	movs	r3, #248	; 0xf8
 800077c:	18fb      	adds	r3, r7, r3
 800077e:	681a      	ldr	r2, [r3, #0]
 8000780:	685b      	ldr	r3, [r3, #4]
 8000782:	1c13      	adds	r3, r2, #0
 8000784:	b2db      	uxtb	r3, r3
 8000786:	700b      	strb	r3, [r1, #0]

        uint16_t checksum = Calc_checksum(36, frame);
 8000788:	4b67      	ldr	r3, [pc, #412]	; (8000928 <Set_frame+0x6a8>)
 800078a:	681b      	ldr	r3, [r3, #0]
 800078c:	0019      	movs	r1, r3
 800078e:	2024      	movs	r0, #36	; 0x24
 8000790:	f7ff fd50 	bl	8000234 <Calc_checksum>
 8000794:	0003      	movs	r3, r0
 8000796:	001a      	movs	r2, r3
 8000798:	2110      	movs	r1, #16
 800079a:	23a0      	movs	r3, #160	; 0xa0
 800079c:	18cb      	adds	r3, r1, r3
 800079e:	19db      	adds	r3, r3, r7
 80007a0:	801a      	strh	r2, [r3, #0]
        frame[36] = (checksum >> 8) & 0xff;      // Checksum high
 80007a2:	23a0      	movs	r3, #160	; 0xa0
 80007a4:	18cb      	adds	r3, r1, r3
 80007a6:	19db      	adds	r3, r3, r7
 80007a8:	881b      	ldrh	r3, [r3, #0]
 80007aa:	0a1b      	lsrs	r3, r3, #8
 80007ac:	b29a      	uxth	r2, r3
 80007ae:	4b5e      	ldr	r3, [pc, #376]	; (8000928 <Set_frame+0x6a8>)
 80007b0:	681b      	ldr	r3, [r3, #0]
 80007b2:	3324      	adds	r3, #36	; 0x24
 80007b4:	b2d2      	uxtb	r2, r2
 80007b6:	701a      	strb	r2, [r3, #0]
        frame[37] = checksum & 0xff;             // Checksum low
 80007b8:	4b5b      	ldr	r3, [pc, #364]	; (8000928 <Set_frame+0x6a8>)
 80007ba:	681b      	ldr	r3, [r3, #0]
 80007bc:	3325      	adds	r3, #37	; 0x25
 80007be:	22a0      	movs	r2, #160	; 0xa0
 80007c0:	188a      	adds	r2, r1, r2
 80007c2:	19d2      	adds	r2, r2, r7
 80007c4:	8812      	ldrh	r2, [r2, #0]
 80007c6:	b2d2      	uxtb	r2, r2
 80007c8:	701a      	strb	r2, [r3, #0]
 80007ca:	e0a6      	b.n	800091a <Set_frame+0x69a>

    } else if (PDL == 2) {                       // #Para o Get_parameter_description
 80007cc:	2344      	movs	r3, #68	; 0x44
 80007ce:	2208      	movs	r2, #8
 80007d0:	189b      	adds	r3, r3, r2
 80007d2:	22a0      	movs	r2, #160	; 0xa0
 80007d4:	4694      	mov	ip, r2
 80007d6:	44bc      	add	ip, r7
 80007d8:	4463      	add	r3, ip
 80007da:	781b      	ldrb	r3, [r3, #0]
 80007dc:	2b02      	cmp	r3, #2
 80007de:	d144      	bne.n	800086a <Set_frame+0x5ea>
        frame[24] =(LB_PD >> 8) & 0xff;
 80007e0:	23f4      	movs	r3, #244	; 0xf4
 80007e2:	18fb      	adds	r3, r7, r3
 80007e4:	681b      	ldr	r3, [r3, #0]
 80007e6:	061b      	lsls	r3, r3, #24
 80007e8:	22f0      	movs	r2, #240	; 0xf0
 80007ea:	18ba      	adds	r2, r7, r2
 80007ec:	6812      	ldr	r2, [r2, #0]
 80007ee:	0a12      	lsrs	r2, r2, #8
 80007f0:	643a      	str	r2, [r7, #64]	; 0x40
 80007f2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80007f4:	431a      	orrs	r2, r3
 80007f6:	643a      	str	r2, [r7, #64]	; 0x40
 80007f8:	23f4      	movs	r3, #244	; 0xf4
 80007fa:	18fb      	adds	r3, r7, r3
 80007fc:	681b      	ldr	r3, [r3, #0]
 80007fe:	0a1b      	lsrs	r3, r3, #8
 8000800:	647b      	str	r3, [r7, #68]	; 0x44
 8000802:	4b49      	ldr	r3, [pc, #292]	; (8000928 <Set_frame+0x6a8>)
 8000804:	681b      	ldr	r3, [r3, #0]
 8000806:	3318      	adds	r3, #24
 8000808:	2240      	movs	r2, #64	; 0x40
 800080a:	18ba      	adds	r2, r7, r2
 800080c:	7812      	ldrb	r2, [r2, #0]
 800080e:	701a      	strb	r2, [r3, #0]
        frame[25] = LB_PD & 0xff;
 8000810:	4b45      	ldr	r3, [pc, #276]	; (8000928 <Set_frame+0x6a8>)
 8000812:	681b      	ldr	r3, [r3, #0]
 8000814:	3319      	adds	r3, #25
 8000816:	0019      	movs	r1, r3
 8000818:	23f0      	movs	r3, #240	; 0xf0
 800081a:	18fb      	adds	r3, r7, r3
 800081c:	681a      	ldr	r2, [r3, #0]
 800081e:	685b      	ldr	r3, [r3, #4]
 8000820:	1c13      	adds	r3, r2, #0
 8000822:	b2db      	uxtb	r3, r3
 8000824:	700b      	strb	r3, [r1, #0]

        uint16_t checksum = Calc_checksum(26, frame);
 8000826:	4b40      	ldr	r3, [pc, #256]	; (8000928 <Set_frame+0x6a8>)
 8000828:	681b      	ldr	r3, [r3, #0]
 800082a:	0019      	movs	r1, r3
 800082c:	201a      	movs	r0, #26
 800082e:	f7ff fd01 	bl	8000234 <Calc_checksum>
 8000832:	0003      	movs	r3, r0
 8000834:	001a      	movs	r2, r3
 8000836:	2112      	movs	r1, #18
 8000838:	23a0      	movs	r3, #160	; 0xa0
 800083a:	18cb      	adds	r3, r1, r3
 800083c:	19db      	adds	r3, r3, r7
 800083e:	801a      	strh	r2, [r3, #0]
        frame[26] = (checksum >> 8) & 0xff;
 8000840:	23a0      	movs	r3, #160	; 0xa0
 8000842:	18cb      	adds	r3, r1, r3
 8000844:	19db      	adds	r3, r3, r7
 8000846:	881b      	ldrh	r3, [r3, #0]
 8000848:	0a1b      	lsrs	r3, r3, #8
 800084a:	b29a      	uxth	r2, r3
 800084c:	4b36      	ldr	r3, [pc, #216]	; (8000928 <Set_frame+0x6a8>)
 800084e:	681b      	ldr	r3, [r3, #0]
 8000850:	331a      	adds	r3, #26
 8000852:	b2d2      	uxtb	r2, r2
 8000854:	701a      	strb	r2, [r3, #0]
        frame[27] = checksum & 0xff;
 8000856:	4b34      	ldr	r3, [pc, #208]	; (8000928 <Set_frame+0x6a8>)
 8000858:	681b      	ldr	r3, [r3, #0]
 800085a:	331b      	adds	r3, #27
 800085c:	22a0      	movs	r2, #160	; 0xa0
 800085e:	188a      	adds	r2, r1, r2
 8000860:	19d2      	adds	r2, r2, r7
 8000862:	8812      	ldrh	r2, [r2, #0]
 8000864:	b2d2      	uxtb	r2, r2
 8000866:	701a      	strb	r2, [r3, #0]
 8000868:	e057      	b.n	800091a <Set_frame+0x69a>

    } else if (PDL == 1) {                       // #Para SET_identify_device
 800086a:	2344      	movs	r3, #68	; 0x44
 800086c:	2208      	movs	r2, #8
 800086e:	189b      	adds	r3, r3, r2
 8000870:	22a0      	movs	r2, #160	; 0xa0
 8000872:	4694      	mov	ip, r2
 8000874:	44bc      	add	ip, r7
 8000876:	4463      	add	r3, ip
 8000878:	781b      	ldrb	r3, [r3, #0]
 800087a:	2b01      	cmp	r3, #1
 800087c:	d12c      	bne.n	80008d8 <Set_frame+0x658>
        frame[24] = LB_PD & 0xff;
 800087e:	4b2a      	ldr	r3, [pc, #168]	; (8000928 <Set_frame+0x6a8>)
 8000880:	681b      	ldr	r3, [r3, #0]
 8000882:	3318      	adds	r3, #24
 8000884:	0019      	movs	r1, r3
 8000886:	23f0      	movs	r3, #240	; 0xf0
 8000888:	18fb      	adds	r3, r7, r3
 800088a:	681a      	ldr	r2, [r3, #0]
 800088c:	685b      	ldr	r3, [r3, #4]
 800088e:	1c13      	adds	r3, r2, #0
 8000890:	b2db      	uxtb	r3, r3
 8000892:	700b      	strb	r3, [r1, #0]

        uint16_t checksum = Calc_checksum(25, frame);
 8000894:	4b24      	ldr	r3, [pc, #144]	; (8000928 <Set_frame+0x6a8>)
 8000896:	681b      	ldr	r3, [r3, #0]
 8000898:	0019      	movs	r1, r3
 800089a:	2019      	movs	r0, #25
 800089c:	f7ff fcca 	bl	8000234 <Calc_checksum>
 80008a0:	0003      	movs	r3, r0
 80008a2:	001a      	movs	r2, r3
 80008a4:	2114      	movs	r1, #20
 80008a6:	23a0      	movs	r3, #160	; 0xa0
 80008a8:	18cb      	adds	r3, r1, r3
 80008aa:	19db      	adds	r3, r3, r7
 80008ac:	801a      	strh	r2, [r3, #0]
        frame[25] = (checksum >> 8) & 0xff;
 80008ae:	23a0      	movs	r3, #160	; 0xa0
 80008b0:	18cb      	adds	r3, r1, r3
 80008b2:	19db      	adds	r3, r3, r7
 80008b4:	881b      	ldrh	r3, [r3, #0]
 80008b6:	0a1b      	lsrs	r3, r3, #8
 80008b8:	b29a      	uxth	r2, r3
 80008ba:	4b1b      	ldr	r3, [pc, #108]	; (8000928 <Set_frame+0x6a8>)
 80008bc:	681b      	ldr	r3, [r3, #0]
 80008be:	3319      	adds	r3, #25
 80008c0:	b2d2      	uxtb	r2, r2
 80008c2:	701a      	strb	r2, [r3, #0]
        frame[26] = checksum & 0xff;
 80008c4:	4b18      	ldr	r3, [pc, #96]	; (8000928 <Set_frame+0x6a8>)
 80008c6:	681b      	ldr	r3, [r3, #0]
 80008c8:	331a      	adds	r3, #26
 80008ca:	22a0      	movs	r2, #160	; 0xa0
 80008cc:	188a      	adds	r2, r1, r2
 80008ce:	19d2      	adds	r2, r2, r7
 80008d0:	8812      	ldrh	r2, [r2, #0]
 80008d2:	b2d2      	uxtb	r2, r2
 80008d4:	701a      	strb	r2, [r3, #0]
 80008d6:	e020      	b.n	800091a <Set_frame+0x69a>

    } else {                                     // #Para funcões sem PD (disc_mute, disc_un_mute etc.)
        uint16_t checksum = Calc_checksum(24, frame);
 80008d8:	4b13      	ldr	r3, [pc, #76]	; (8000928 <Set_frame+0x6a8>)
 80008da:	681b      	ldr	r3, [r3, #0]
 80008dc:	0019      	movs	r1, r3
 80008de:	2018      	movs	r0, #24
 80008e0:	f7ff fca8 	bl	8000234 <Calc_checksum>
 80008e4:	0003      	movs	r3, r0
 80008e6:	001a      	movs	r2, r3
 80008e8:	2116      	movs	r1, #22
 80008ea:	23a0      	movs	r3, #160	; 0xa0
 80008ec:	18cb      	adds	r3, r1, r3
 80008ee:	19db      	adds	r3, r3, r7
 80008f0:	801a      	strh	r2, [r3, #0]
        frame[24] = (checksum >> 8) & 0xff;
 80008f2:	23a0      	movs	r3, #160	; 0xa0
 80008f4:	18cb      	adds	r3, r1, r3
 80008f6:	19db      	adds	r3, r3, r7
 80008f8:	881b      	ldrh	r3, [r3, #0]
 80008fa:	0a1b      	lsrs	r3, r3, #8
 80008fc:	b29a      	uxth	r2, r3
 80008fe:	4b0a      	ldr	r3, [pc, #40]	; (8000928 <Set_frame+0x6a8>)
 8000900:	681b      	ldr	r3, [r3, #0]
 8000902:	3318      	adds	r3, #24
 8000904:	b2d2      	uxtb	r2, r2
 8000906:	701a      	strb	r2, [r3, #0]
        frame[25] = checksum & 0xff;
 8000908:	4b07      	ldr	r3, [pc, #28]	; (8000928 <Set_frame+0x6a8>)
 800090a:	681b      	ldr	r3, [r3, #0]
 800090c:	3319      	adds	r3, #25
 800090e:	22a0      	movs	r2, #160	; 0xa0
 8000910:	188a      	adds	r2, r1, r2
 8000912:	19d2      	adds	r2, r2, r7
 8000914:	8812      	ldrh	r2, [r2, #0]
 8000916:	b2d2      	uxtb	r2, r2
 8000918:	701a      	strb	r2, [r3, #0]
    }
  return (int8_t*)frame;
 800091a:	4b03      	ldr	r3, [pc, #12]	; (8000928 <Set_frame+0x6a8>)
 800091c:	681b      	ldr	r3, [r3, #0]
}
 800091e:	0018      	movs	r0, r3
 8000920:	46bd      	mov	sp, r7
 8000922:	b02f      	add	sp, #188	; 0xbc
 8000924:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000926:	46c0      	nop			; (mov r8, r8)
 8000928:	2000008c 	.word	0x2000008c

0800092c <DISC_unique_branch>:

uint8_t* DISC_unique_branch(uint64_t UID_D, uint64_t UID_S, uint8_t TN, uint8_t Port_ID, uint64_t LB_PD, uint64_t UB_PD){
 800092c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800092e:	b095      	sub	sp, #84	; 0x54
 8000930:	af0c      	add	r7, sp, #48	; 0x30
 8000932:	60b8      	str	r0, [r7, #8]
 8000934:	60f9      	str	r1, [r7, #12]
 8000936:	603a      	str	r2, [r7, #0]
 8000938:	607b      	str	r3, [r7, #4]

    uint8_t Message_Length = 0x24;// 36 bytes
 800093a:	261f      	movs	r6, #31
 800093c:	19bb      	adds	r3, r7, r6
 800093e:	2224      	movs	r2, #36	; 0x24
 8000940:	701a      	strb	r2, [r3, #0]
    uint8_t Message_Count = 0x00;
 8000942:	231e      	movs	r3, #30
 8000944:	18fb      	adds	r3, r7, r3
 8000946:	2200      	movs	r2, #0
 8000948:	701a      	strb	r2, [r3, #0]
    uint16_t Sub_Device = 0x0000;
 800094a:	221c      	movs	r2, #28
 800094c:	18bb      	adds	r3, r7, r2
 800094e:	2200      	movs	r2, #0
 8000950:	801a      	strh	r2, [r3, #0]
    uint8_t CC = E120_DISCOVERY_COMMAND;
 8000952:	211b      	movs	r1, #27
 8000954:	187b      	adds	r3, r7, r1
 8000956:	2210      	movs	r2, #16
 8000958:	701a      	strb	r2, [r3, #0]
    uint16_t PID = E120_DISC_UNIQUE_BRANCH;
 800095a:	2018      	movs	r0, #24
 800095c:	183b      	adds	r3, r7, r0
 800095e:	2201      	movs	r2, #1
 8000960:	801a      	strh	r2, [r3, #0]
    uint8_t PDL = 0X0c;
 8000962:	2417      	movs	r4, #23
 8000964:	193b      	adds	r3, r7, r4
 8000966:	220c      	movs	r2, #12
 8000968:	701a      	strb	r2, [r3, #0]

    uint8_t* data_set = Set_frame(UID_D, UID_S, TN, Message_Length, Port_ID, Message_Count, Sub_Device, CC, PID, PDL, LB_PD, UB_PD);
 800096a:	683c      	ldr	r4, [r7, #0]
 800096c:	687d      	ldr	r5, [r7, #4]
 800096e:	68b8      	ldr	r0, [r7, #8]
 8000970:	68f9      	ldr	r1, [r7, #12]
 8000972:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8000974:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000976:	920a      	str	r2, [sp, #40]	; 0x28
 8000978:	930b      	str	r3, [sp, #44]	; 0x2c
 800097a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800097c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800097e:	9208      	str	r2, [sp, #32]
 8000980:	9309      	str	r3, [sp, #36]	; 0x24
 8000982:	2317      	movs	r3, #23
 8000984:	18fb      	adds	r3, r7, r3
 8000986:	781b      	ldrb	r3, [r3, #0]
 8000988:	9307      	str	r3, [sp, #28]
 800098a:	2218      	movs	r2, #24
 800098c:	18bb      	adds	r3, r7, r2
 800098e:	881b      	ldrh	r3, [r3, #0]
 8000990:	9306      	str	r3, [sp, #24]
 8000992:	231b      	movs	r3, #27
 8000994:	18fb      	adds	r3, r7, r3
 8000996:	781b      	ldrb	r3, [r3, #0]
 8000998:	9305      	str	r3, [sp, #20]
 800099a:	221c      	movs	r2, #28
 800099c:	18bb      	adds	r3, r7, r2
 800099e:	881b      	ldrh	r3, [r3, #0]
 80009a0:	9304      	str	r3, [sp, #16]
 80009a2:	231e      	movs	r3, #30
 80009a4:	18fb      	adds	r3, r7, r3
 80009a6:	781b      	ldrb	r3, [r3, #0]
 80009a8:	9303      	str	r3, [sp, #12]
 80009aa:	2334      	movs	r3, #52	; 0x34
 80009ac:	2208      	movs	r2, #8
 80009ae:	189b      	adds	r3, r3, r2
 80009b0:	19db      	adds	r3, r3, r7
 80009b2:	781b      	ldrb	r3, [r3, #0]
 80009b4:	9302      	str	r3, [sp, #8]
 80009b6:	19bb      	adds	r3, r7, r6
 80009b8:	781b      	ldrb	r3, [r3, #0]
 80009ba:	9301      	str	r3, [sp, #4]
 80009bc:	2330      	movs	r3, #48	; 0x30
 80009be:	189b      	adds	r3, r3, r2
 80009c0:	19db      	adds	r3, r3, r7
 80009c2:	781b      	ldrb	r3, [r3, #0]
 80009c4:	9300      	str	r3, [sp, #0]
 80009c6:	0022      	movs	r2, r4
 80009c8:	002b      	movs	r3, r5
 80009ca:	f7ff fc59 	bl	8000280 <Set_frame>
 80009ce:	0003      	movs	r3, r0
 80009d0:	613b      	str	r3, [r7, #16]
    return data_set;
 80009d2:	693b      	ldr	r3, [r7, #16]
}
 80009d4:	0018      	movs	r0, r3
 80009d6:	46bd      	mov	sp, r7
 80009d8:	b009      	add	sp, #36	; 0x24
 80009da:	bdf0      	pop	{r4, r5, r6, r7, pc}

080009dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80009dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80009de:	4c90      	ldr	r4, [pc, #576]	; (8000c20 <main+0x244>)
 80009e0:	44a5      	add	sp, r4
 80009e2:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009e4:	f000 fc4c 	bl	8001280 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009e8:	f000 f986 	bl	8000cf8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009ec:	f000 faa0 	bl	8000f30 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80009f0:	f000 fa38 	bl	8000e64 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 80009f4:	f000 f9e2 	bl	8000dbc <MX_TIM2_Init>

  /* USER CODE BEGIN 2 */
  //char data_to_send[100] = "Hello World\n";
  //HAL_UART_Transmit(&huart1, data_to_send, strlen(data_to_send), TIMEOUT);

	uint8_t TN = 0x00;
 80009f8:	488a      	ldr	r0, [pc, #552]	; (8000c24 <main+0x248>)
 80009fa:	183b      	adds	r3, r7, r0
 80009fc:	2200      	movs	r2, #0
 80009fe:	701a      	strb	r2, [r3, #0]
	uint8_t ID = 0x01;
 8000a00:	4c89      	ldr	r4, [pc, #548]	; (8000c28 <main+0x24c>)
 8000a02:	193b      	adds	r3, r7, r4
 8000a04:	2201      	movs	r2, #1
 8000a06:	701a      	strb	r2, [r3, #0]
	uint8_t Identify_start_stop = 0x01;
 8000a08:	4b88      	ldr	r3, [pc, #544]	; (8000c2c <main+0x250>)
 8000a0a:	18fb      	adds	r3, r7, r3
 8000a0c:	2201      	movs	r2, #1
 8000a0e:	701a      	strb	r2, [r3, #0]
	uint16_t PID_Resquested = 0x25FA;
 8000a10:	4b87      	ldr	r3, [pc, #540]	; (8000c30 <main+0x254>)
 8000a12:	18fb      	adds	r3, r7, r3
 8000a14:	4a87      	ldr	r2, [pc, #540]	; (8000c34 <main+0x258>)
 8000a16:	801a      	strh	r2, [r3, #0]
	uint16_t DMX_address = 0xC13F;
 8000a18:	2393      	movs	r3, #147	; 0x93
 8000a1a:	00db      	lsls	r3, r3, #3
 8000a1c:	18fb      	adds	r3, r7, r3
 8000a1e:	4a86      	ldr	r2, [pc, #536]	; (8000c38 <main+0x25c>)
 8000a20:	801a      	strh	r2, [r3, #0]
	uint16_t Sub_Dev = 0x2AF7;
 8000a22:	4b86      	ldr	r3, [pc, #536]	; (8000c3c <main+0x260>)
 8000a24:	18fb      	adds	r3, r7, r3
 8000a26:	4a86      	ldr	r2, [pc, #536]	; (8000c40 <main+0x264>)
 8000a28:	801a      	strh	r2, [r3, #0]
	uint64_t LB_PD = 0x0;
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	2191      	movs	r1, #145	; 0x91
 8000a30:	00c9      	lsls	r1, r1, #3
 8000a32:	187d      	adds	r5, r7, r1
 8000a34:	602a      	str	r2, [r5, #0]
 8000a36:	606b      	str	r3, [r5, #4]
	uint64_t UB_PD = 0xFFFFFFFFFFFF;
 8000a38:	2201      	movs	r2, #1
 8000a3a:	4252      	negs	r2, r2
 8000a3c:	4b81      	ldr	r3, [pc, #516]	; (8000c44 <main+0x268>)
 8000a3e:	2590      	movs	r5, #144	; 0x90
 8000a40:	00ed      	lsls	r5, r5, #3
 8000a42:	197e      	adds	r6, r7, r5
 8000a44:	6032      	str	r2, [r6, #0]
 8000a46:	6073      	str	r3, [r6, #4]
	//uint64_t UID_D = 0x123456789ABC;
	uint64_t UID_D = 0xFFFFFFFFFFFF;
 8000a48:	2201      	movs	r2, #1
 8000a4a:	4252      	negs	r2, r2
 8000a4c:	4b7d      	ldr	r3, [pc, #500]	; (8000c44 <main+0x268>)
 8000a4e:	268f      	movs	r6, #143	; 0x8f
 8000a50:	00f6      	lsls	r6, r6, #3
 8000a52:	19b9      	adds	r1, r7, r6
 8000a54:	600a      	str	r2, [r1, #0]
 8000a56:	604b      	str	r3, [r1, #4]
	uint64_t UID_S = 0xCBA987654321;
 8000a58:	4a7b      	ldr	r2, [pc, #492]	; (8000c48 <main+0x26c>)
 8000a5a:	4b7c      	ldr	r3, [pc, #496]	; (8000c4c <main+0x270>)
 8000a5c:	258e      	movs	r5, #142	; 0x8e
 8000a5e:	00ed      	lsls	r5, r5, #3
 8000a60:	1979      	adds	r1, r7, r5
 8000a62:	600a      	str	r2, [r1, #0]
 8000a64:	604b      	str	r3, [r1, #4]

	uint8_t rxBuffer[MAX_BUFFER_SIZE];
	uint16_t rxDataLength = 0;
 8000a66:	4b7a      	ldr	r3, [pc, #488]	; (8000c50 <main+0x274>)
 8000a68:	18fb      	adds	r3, r7, r3
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	801a      	strh	r2, [r3, #0]

	unsigned char data_send_message[] = "\nData de Envio:\r\n"; //Data to send
 8000a6e:	4b79      	ldr	r3, [pc, #484]	; (8000c54 <main+0x278>)
 8000a70:	2295      	movs	r2, #149	; 0x95
 8000a72:	00d2      	lsls	r2, r2, #3
 8000a74:	189b      	adds	r3, r3, r2
 8000a76:	19db      	adds	r3, r3, r7
 8000a78:	4a77      	ldr	r2, [pc, #476]	; (8000c58 <main+0x27c>)
 8000a7a:	ca52      	ldmia	r2!, {r1, r4, r6}
 8000a7c:	c352      	stmia	r3!, {r1, r4, r6}
 8000a7e:	6811      	ldr	r1, [r2, #0]
 8000a80:	6019      	str	r1, [r3, #0]
 8000a82:	8892      	ldrh	r2, [r2, #4]
 8000a84:	809a      	strh	r2, [r3, #4]
	uint8_t data_received_message[40];

	/* Envio de dados ----------------------------------------------------------------------------------------------*/

	//uint8_t* dmx_rdm_data = SET_identify_device(UID_D, UID_S, TN, ID, Sub_Dev, Identify_start_stop);
	uint8_t* dmx_rdm_data = DISC_unique_branch(UID_D, UID_S, TN, ID, LB_PD, UB_PD);
 8000a86:	183b      	adds	r3, r7, r0
 8000a88:	781e      	ldrb	r6, [r3, #0]
 8000a8a:	4c67      	ldr	r4, [pc, #412]	; (8000c28 <main+0x24c>)
 8000a8c:	193b      	adds	r3, r7, r4
 8000a8e:	781c      	ldrb	r4, [r3, #0]
 8000a90:	46a4      	mov	ip, r4
 8000a92:	002c      	movs	r4, r5
 8000a94:	193c      	adds	r4, r7, r4
 8000a96:	6865      	ldr	r5, [r4, #4]
 8000a98:	6824      	ldr	r4, [r4, #0]
 8000a9a:	208f      	movs	r0, #143	; 0x8f
 8000a9c:	00c0      	lsls	r0, r0, #3
 8000a9e:	1838      	adds	r0, r7, r0
 8000aa0:	6841      	ldr	r1, [r0, #4]
 8000aa2:	6800      	ldr	r0, [r0, #0]
 8000aa4:	2290      	movs	r2, #144	; 0x90
 8000aa6:	00d2      	lsls	r2, r2, #3
 8000aa8:	18ba      	adds	r2, r7, r2
 8000aaa:	6853      	ldr	r3, [r2, #4]
 8000aac:	6812      	ldr	r2, [r2, #0]
 8000aae:	9204      	str	r2, [sp, #16]
 8000ab0:	9305      	str	r3, [sp, #20]
 8000ab2:	2391      	movs	r3, #145	; 0x91
 8000ab4:	00db      	lsls	r3, r3, #3
 8000ab6:	18fb      	adds	r3, r7, r3
 8000ab8:	681a      	ldr	r2, [r3, #0]
 8000aba:	685b      	ldr	r3, [r3, #4]
 8000abc:	9202      	str	r2, [sp, #8]
 8000abe:	9303      	str	r3, [sp, #12]
 8000ac0:	4663      	mov	r3, ip
 8000ac2:	9301      	str	r3, [sp, #4]
 8000ac4:	9600      	str	r6, [sp, #0]
 8000ac6:	0022      	movs	r2, r4
 8000ac8:	002b      	movs	r3, r5
 8000aca:	f7ff ff2f 	bl	800092c <DISC_unique_branch>
 8000ace:	0003      	movs	r3, r0
 8000ad0:	228d      	movs	r2, #141	; 0x8d
 8000ad2:	00d2      	lsls	r2, r2, #3
 8000ad4:	18ba      	adds	r2, r7, r2
 8000ad6:	6013      	str	r3, [r2, #0]
													 //0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF,
													// 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0x00};

	// Envia para a serial debug os dados a serem enviados
	unsigned char viewMessage[15];
	HAL_UART_Transmit(&huart1, data_send_message, sizeof(data_send_message), 10);	// Sending in normal mode
 8000ad8:	2354      	movs	r3, #84	; 0x54
 8000ada:	18f9      	adds	r1, r7, r3
 8000adc:	485f      	ldr	r0, [pc, #380]	; (8000c5c <main+0x280>)
 8000ade:	230a      	movs	r3, #10
 8000ae0:	2212      	movs	r2, #18
 8000ae2:	f001 ffb9 	bl	8002a58 <HAL_UART_Transmit>

 // Faz a transmissÃ£o  de fato
	//HAL_UART_Transmit(&huart2, dmx_rdm_data, dmx_rdm_data[2] + 2, TIMEOUT);
	HAL_TIM_Base_Start(&htim2);
 8000ae6:	4b5e      	ldr	r3, [pc, #376]	; (8000c60 <main+0x284>)
 8000ae8:	0018      	movs	r0, r3
 8000aea:	f001 fccb 	bl	8002484 <HAL_TIM_Base_Start>
	DMX_GPIO_Init(); // Inicia DMX modo GPIO
 8000aee:	f000 f8c5 	bl	8000c7c <DMX_GPIO_Init>

	DMX_Set_LOW(); // Setando Break
 8000af2:	2390      	movs	r3, #144	; 0x90
 8000af4:	05db      	lsls	r3, r3, #23
 8000af6:	2200      	movs	r2, #0
 8000af8:	2104      	movs	r1, #4
 8000afa:	0018      	movs	r0, r3
 8000afc:	f000 ff18 	bl	8001930 <HAL_GPIO_WritePin>
	delay_us(176);
 8000b00:	20b0      	movs	r0, #176	; 0xb0
 8000b02:	f000 f8e3 	bl	8000ccc <delay_us>

	DMX_Set_HIGH(); // Setando MAB
 8000b06:	2390      	movs	r3, #144	; 0x90
 8000b08:	05db      	lsls	r3, r3, #23
 8000b0a:	2201      	movs	r2, #1
 8000b0c:	2104      	movs	r1, #4
 8000b0e:	0018      	movs	r0, r3
 8000b10:	f000 ff0e 	bl	8001930 <HAL_GPIO_WritePin>
	delay_us(20);
 8000b14:	2014      	movs	r0, #20
 8000b16:	f000 f8d9 	bl	8000ccc <delay_us>

	DMX_Set_LOW(); // Setando Break
 8000b1a:	2390      	movs	r3, #144	; 0x90
 8000b1c:	05db      	lsls	r3, r3, #23
 8000b1e:	2200      	movs	r2, #0
 8000b20:	2104      	movs	r1, #4
 8000b22:	0018      	movs	r0, r3
 8000b24:	f000 ff04 	bl	8001930 <HAL_GPIO_WritePin>

	DMX_GPIO_DeInit(); // Desativa o modo GPIO
 8000b28:	2390      	movs	r3, #144	; 0x90
 8000b2a:	05db      	lsls	r3, r3, #23
 8000b2c:	2104      	movs	r1, #4
 8000b2e:	0018      	movs	r0, r3
 8000b30:	f000 fe2e 	bl	8001790 <HAL_GPIO_DeInit>

	DMX_UART_Init();// Inicia novamente o modo USART
 8000b34:	f000 f9c8 	bl	8000ec8 <MX_USART2_UART_Init>

	for(int i = 0; i < dmx_rdm_data[2] + 2; i++){
 8000b38:	2300      	movs	r3, #0
 8000b3a:	4a4a      	ldr	r2, [pc, #296]	; (8000c64 <main+0x288>)
 8000b3c:	18ba      	adds	r2, r7, r2
 8000b3e:	6013      	str	r3, [r2, #0]
 8000b40:	e021      	b.n	8000b86 <main+0x1aa>
			sprintf(viewMessage, "[%d] - 0x%02x\r\n", i, dmx_rdm_data[i]);
 8000b42:	4948      	ldr	r1, [pc, #288]	; (8000c64 <main+0x288>)
 8000b44:	187b      	adds	r3, r7, r1
 8000b46:	681b      	ldr	r3, [r3, #0]
 8000b48:	228d      	movs	r2, #141	; 0x8d
 8000b4a:	00d2      	lsls	r2, r2, #3
 8000b4c:	18ba      	adds	r2, r7, r2
 8000b4e:	6812      	ldr	r2, [r2, #0]
 8000b50:	18d3      	adds	r3, r2, r3
 8000b52:	781b      	ldrb	r3, [r3, #0]
 8000b54:	000c      	movs	r4, r1
 8000b56:	187a      	adds	r2, r7, r1
 8000b58:	6812      	ldr	r2, [r2, #0]
 8000b5a:	4943      	ldr	r1, [pc, #268]	; (8000c68 <main+0x28c>)
 8000b5c:	251c      	movs	r5, #28
 8000b5e:	1978      	adds	r0, r7, r5
 8000b60:	f002 fd24 	bl	80035ac <siprintf>
			HAL_UART_Transmit(&huart1, viewMessage, sizeof(viewMessage), TIMEOUT);
 8000b64:	1979      	adds	r1, r7, r5
 8000b66:	483d      	ldr	r0, [pc, #244]	; (8000c5c <main+0x280>)
 8000b68:	2364      	movs	r3, #100	; 0x64
 8000b6a:	220f      	movs	r2, #15
 8000b6c:	f001 ff74 	bl	8002a58 <HAL_UART_Transmit>
			HAL_UART_Transmit(&huart2, 0b11001100, 1, TIMEOUT);
 8000b70:	483e      	ldr	r0, [pc, #248]	; (8000c6c <main+0x290>)
 8000b72:	2364      	movs	r3, #100	; 0x64
 8000b74:	2201      	movs	r2, #1
 8000b76:	21cc      	movs	r1, #204	; 0xcc
 8000b78:	f001 ff6e 	bl	8002a58 <HAL_UART_Transmit>
	for(int i = 0; i < dmx_rdm_data[2] + 2; i++){
 8000b7c:	193b      	adds	r3, r7, r4
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	3301      	adds	r3, #1
 8000b82:	193a      	adds	r2, r7, r4
 8000b84:	6013      	str	r3, [r2, #0]
 8000b86:	238d      	movs	r3, #141	; 0x8d
 8000b88:	00db      	lsls	r3, r3, #3
 8000b8a:	18fb      	adds	r3, r7, r3
 8000b8c:	681b      	ldr	r3, [r3, #0]
 8000b8e:	3302      	adds	r3, #2
 8000b90:	781b      	ldrb	r3, [r3, #0]
 8000b92:	3301      	adds	r3, #1
 8000b94:	4a33      	ldr	r2, [pc, #204]	; (8000c64 <main+0x288>)
 8000b96:	18ba      	adds	r2, r7, r2
 8000b98:	6812      	ldr	r2, [r2, #0]
 8000b9a:	429a      	cmp	r2, r3
 8000b9c:	ddd1      	ble.n	8000b42 <main+0x166>
	/* RecepÃ§Ã£o de dados -----------------------------------------------------------------------------------------------------------*/

	//HAL_UART_Receive(&huart2, data_received_message, 40, TIMEOUT);

	// Envia para a serial debug os dados lidos do RDM
	unsigned char data_receive_message[] = "\nData de Recebimento:\r\n";
 8000b9e:	4b34      	ldr	r3, [pc, #208]	; (8000c70 <main+0x294>)
 8000ba0:	2295      	movs	r2, #149	; 0x95
 8000ba2:	00d2      	lsls	r2, r2, #3
 8000ba4:	189b      	adds	r3, r3, r2
 8000ba6:	19db      	adds	r3, r3, r7
 8000ba8:	4a32      	ldr	r2, [pc, #200]	; (8000c74 <main+0x298>)
 8000baa:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000bac:	c313      	stmia	r3!, {r0, r1, r4}
 8000bae:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000bb0:	c313      	stmia	r3!, {r0, r1, r4}
	HAL_UART_Transmit(&huart1, data_receive_message, sizeof(data_receive_message), 10);	// Sending in normal mode
 8000bb2:	1d39      	adds	r1, r7, #4
 8000bb4:	4829      	ldr	r0, [pc, #164]	; (8000c5c <main+0x280>)
 8000bb6:	230a      	movs	r3, #10
 8000bb8:	2218      	movs	r2, #24
 8000bba:	f001 ff4d 	bl	8002a58 <HAL_UART_Transmit>
	for(int i = 0; i < data_received_message[2] + 2; i++){
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	2294      	movs	r2, #148	; 0x94
 8000bc2:	00d2      	lsls	r2, r2, #3
 8000bc4:	18ba      	adds	r2, r7, r2
 8000bc6:	6013      	str	r3, [r2, #0]
 8000bc8:	e01c      	b.n	8000c04 <main+0x228>
		sprintf(viewMessage, "[%d] - 0x%02x\r\n", i, data_received_message[i]);
 8000bca:	4b2b      	ldr	r3, [pc, #172]	; (8000c78 <main+0x29c>)
 8000bcc:	2295      	movs	r2, #149	; 0x95
 8000bce:	00d2      	lsls	r2, r2, #3
 8000bd0:	189b      	adds	r3, r3, r2
 8000bd2:	19da      	adds	r2, r3, r7
 8000bd4:	2494      	movs	r4, #148	; 0x94
 8000bd6:	00e4      	lsls	r4, r4, #3
 8000bd8:	193b      	adds	r3, r7, r4
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	18d3      	adds	r3, r2, r3
 8000bde:	781b      	ldrb	r3, [r3, #0]
 8000be0:	193a      	adds	r2, r7, r4
 8000be2:	6812      	ldr	r2, [r2, #0]
 8000be4:	4920      	ldr	r1, [pc, #128]	; (8000c68 <main+0x28c>)
 8000be6:	251c      	movs	r5, #28
 8000be8:	1978      	adds	r0, r7, r5
 8000bea:	f002 fcdf 	bl	80035ac <siprintf>
		HAL_UART_Transmit(&huart1, viewMessage, sizeof(viewMessage), TIMEOUT);
 8000bee:	1979      	adds	r1, r7, r5
 8000bf0:	481a      	ldr	r0, [pc, #104]	; (8000c5c <main+0x280>)
 8000bf2:	2364      	movs	r3, #100	; 0x64
 8000bf4:	220f      	movs	r2, #15
 8000bf6:	f001 ff2f 	bl	8002a58 <HAL_UART_Transmit>
	for(int i = 0; i < data_received_message[2] + 2; i++){
 8000bfa:	193b      	adds	r3, r7, r4
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	3301      	adds	r3, #1
 8000c00:	193a      	adds	r2, r7, r4
 8000c02:	6013      	str	r3, [r2, #0]
 8000c04:	4b1c      	ldr	r3, [pc, #112]	; (8000c78 <main+0x29c>)
 8000c06:	2295      	movs	r2, #149	; 0x95
 8000c08:	00d2      	lsls	r2, r2, #3
 8000c0a:	189b      	adds	r3, r3, r2
 8000c0c:	19db      	adds	r3, r3, r7
 8000c0e:	789b      	ldrb	r3, [r3, #2]
 8000c10:	3301      	adds	r3, #1
 8000c12:	2294      	movs	r2, #148	; 0x94
 8000c14:	00d2      	lsls	r2, r2, #3
 8000c16:	18ba      	adds	r2, r7, r2
 8000c18:	6812      	ldr	r2, [r2, #0]
 8000c1a:	429a      	cmp	r2, r3
 8000c1c:	ddd5      	ble.n	8000bca <main+0x1ee>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000c1e:	e7fe      	b.n	8000c1e <main+0x242>
 8000c20:	fffffb3c 	.word	0xfffffb3c
 8000c24:	0000049f 	.word	0x0000049f
 8000c28:	0000049e 	.word	0x0000049e
 8000c2c:	0000049d 	.word	0x0000049d
 8000c30:	0000049a 	.word	0x0000049a
 8000c34:	000025fa 	.word	0x000025fa
 8000c38:	ffffc13f 	.word	0xffffc13f
 8000c3c:	00000496 	.word	0x00000496
 8000c40:	00002af7 	.word	0x00002af7
 8000c44:	0000ffff 	.word	0x0000ffff
 8000c48:	87654321 	.word	0x87654321
 8000c4c:	0000cba9 	.word	0x0000cba9
 8000c50:	0000046e 	.word	0x0000046e
 8000c54:	fffffbac 	.word	0xfffffbac
 8000c58:	08003cbc 	.word	0x08003cbc
 8000c5c:	200000d8 	.word	0x200000d8
 8000c60:	20000090 	.word	0x20000090
 8000c64:	000004a4 	.word	0x000004a4
 8000c68:	08003cac 	.word	0x08003cac
 8000c6c:	20000160 	.word	0x20000160
 8000c70:	fffffb5c 	.word	0xfffffb5c
 8000c74:	08003cd0 	.word	0x08003cd0
 8000c78:	fffffb84 	.word	0xfffffb84

08000c7c <DMX_GPIO_Init>:
    /* USER CODE BEGIN 3 */
  }
  /* USER CODE END 3 */
}

static void DMX_GPIO_Init(void){
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	b086      	sub	sp, #24
 8000c80:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c82:	1d3b      	adds	r3, r7, #4
 8000c84:	0018      	movs	r0, r3
 8000c86:	2314      	movs	r3, #20
 8000c88:	001a      	movs	r2, r3
 8000c8a:	2100      	movs	r1, #0
 8000c8c:	f002 fb92 	bl	80033b4 <memset>

	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_RESET);
 8000c90:	2390      	movs	r3, #144	; 0x90
 8000c92:	05db      	lsls	r3, r3, #23
 8000c94:	2200      	movs	r2, #0
 8000c96:	2104      	movs	r1, #4
 8000c98:	0018      	movs	r0, r3
 8000c9a:	f000 fe49 	bl	8001930 <HAL_GPIO_WritePin>

	// Configure GPIO pin as output
	GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000c9e:	1d3b      	adds	r3, r7, #4
 8000ca0:	2204      	movs	r2, #4
 8000ca2:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ca4:	1d3b      	adds	r3, r7, #4
 8000ca6:	2201      	movs	r2, #1
 8000ca8:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000caa:	1d3b      	adds	r3, r7, #4
 8000cac:	2200      	movs	r2, #0
 8000cae:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cb0:	1d3b      	adds	r3, r7, #4
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cb6:	1d3a      	adds	r2, r7, #4
 8000cb8:	2390      	movs	r3, #144	; 0x90
 8000cba:	05db      	lsls	r3, r3, #23
 8000cbc:	0011      	movs	r1, r2
 8000cbe:	0018      	movs	r0, r3
 8000cc0:	f000 fbf6 	bl	80014b0 <HAL_GPIO_Init>

}
 8000cc4:	46c0      	nop			; (mov r8, r8)
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	b006      	add	sp, #24
 8000cca:	bd80      	pop	{r7, pc}

08000ccc <delay_us>:

void delay_us(uint32_t us){
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	b082      	sub	sp, #8
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SET_COUNTER(&htim2,0);  // set the counter value a 0
 8000cd4:	4b07      	ldr	r3, [pc, #28]	; (8000cf4 <delay_us+0x28>)
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	2200      	movs	r2, #0
 8000cda:	625a      	str	r2, [r3, #36]	; 0x24
		while (__HAL_TIM_GET_COUNTER(&htim2) < us);  // wait for the counter to reach the us input in the parameter
 8000cdc:	46c0      	nop			; (mov r8, r8)
 8000cde:	4b05      	ldr	r3, [pc, #20]	; (8000cf4 <delay_us+0x28>)
 8000ce0:	681b      	ldr	r3, [r3, #0]
 8000ce2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ce4:	687a      	ldr	r2, [r7, #4]
 8000ce6:	429a      	cmp	r2, r3
 8000ce8:	d8f9      	bhi.n	8000cde <delay_us+0x12>
}
 8000cea:	46c0      	nop			; (mov r8, r8)
 8000cec:	46c0      	nop			; (mov r8, r8)
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	b002      	add	sp, #8
 8000cf2:	bd80      	pop	{r7, pc}
 8000cf4:	20000090 	.word	0x20000090

08000cf8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000cf8:	b590      	push	{r4, r7, lr}
 8000cfa:	b097      	sub	sp, #92	; 0x5c
 8000cfc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000cfe:	2428      	movs	r4, #40	; 0x28
 8000d00:	193b      	adds	r3, r7, r4
 8000d02:	0018      	movs	r0, r3
 8000d04:	2330      	movs	r3, #48	; 0x30
 8000d06:	001a      	movs	r2, r3
 8000d08:	2100      	movs	r1, #0
 8000d0a:	f002 fb53 	bl	80033b4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d0e:	2318      	movs	r3, #24
 8000d10:	18fb      	adds	r3, r7, r3
 8000d12:	0018      	movs	r0, r3
 8000d14:	2310      	movs	r3, #16
 8000d16:	001a      	movs	r2, r3
 8000d18:	2100      	movs	r1, #0
 8000d1a:	f002 fb4b 	bl	80033b4 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000d1e:	1d3b      	adds	r3, r7, #4
 8000d20:	0018      	movs	r0, r3
 8000d22:	2314      	movs	r3, #20
 8000d24:	001a      	movs	r2, r3
 8000d26:	2100      	movs	r1, #0
 8000d28:	f002 fb44 	bl	80033b4 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000d2c:	0021      	movs	r1, r4
 8000d2e:	187b      	adds	r3, r7, r1
 8000d30:	2202      	movs	r2, #2
 8000d32:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000d34:	187b      	adds	r3, r7, r1
 8000d36:	2201      	movs	r2, #1
 8000d38:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000d3a:	187b      	adds	r3, r7, r1
 8000d3c:	2210      	movs	r2, #16
 8000d3e:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d40:	187b      	adds	r3, r7, r1
 8000d42:	2202      	movs	r2, #2
 8000d44:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000d46:	187b      	adds	r3, r7, r1
 8000d48:	2200      	movs	r2, #0
 8000d4a:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8000d4c:	187b      	adds	r3, r7, r1
 8000d4e:	22a0      	movs	r2, #160	; 0xa0
 8000d50:	0392      	lsls	r2, r2, #14
 8000d52:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000d54:	187b      	adds	r3, r7, r1
 8000d56:	2200      	movs	r2, #0
 8000d58:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d5a:	187b      	adds	r3, r7, r1
 8000d5c:	0018      	movs	r0, r3
 8000d5e:	f000 fe05 	bl	800196c <HAL_RCC_OscConfig>
 8000d62:	1e03      	subs	r3, r0, #0
 8000d64:	d001      	beq.n	8000d6a <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000d66:	f000 f93f 	bl	8000fe8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d6a:	2118      	movs	r1, #24
 8000d6c:	187b      	adds	r3, r7, r1
 8000d6e:	2207      	movs	r2, #7
 8000d70:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000d72:	187b      	adds	r3, r7, r1
 8000d74:	2202      	movs	r2, #2
 8000d76:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d78:	187b      	adds	r3, r7, r1
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000d7e:	187b      	adds	r3, r7, r1
 8000d80:	2200      	movs	r2, #0
 8000d82:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000d84:	187b      	adds	r3, r7, r1
 8000d86:	2101      	movs	r1, #1
 8000d88:	0018      	movs	r0, r3
 8000d8a:	f001 f909 	bl	8001fa0 <HAL_RCC_ClockConfig>
 8000d8e:	1e03      	subs	r3, r0, #0
 8000d90:	d001      	beq.n	8000d96 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000d92:	f000 f929 	bl	8000fe8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000d96:	1d3b      	adds	r3, r7, #4
 8000d98:	2201      	movs	r2, #1
 8000d9a:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8000d9c:	1d3b      	adds	r3, r7, #4
 8000d9e:	2200      	movs	r2, #0
 8000da0:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000da2:	1d3b      	adds	r3, r7, #4
 8000da4:	0018      	movs	r0, r3
 8000da6:	f001 fa3f 	bl	8002228 <HAL_RCCEx_PeriphCLKConfig>
 8000daa:	1e03      	subs	r3, r0, #0
 8000dac:	d001      	beq.n	8000db2 <SystemClock_Config+0xba>
  {
    Error_Handler();
 8000dae:	f000 f91b 	bl	8000fe8 <Error_Handler>
  }
}
 8000db2:	46c0      	nop			; (mov r8, r8)
 8000db4:	46bd      	mov	sp, r7
 8000db6:	b017      	add	sp, #92	; 0x5c
 8000db8:	bd90      	pop	{r4, r7, pc}
	...

08000dbc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	b086      	sub	sp, #24
 8000dc0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000dc2:	2308      	movs	r3, #8
 8000dc4:	18fb      	adds	r3, r7, r3
 8000dc6:	0018      	movs	r0, r3
 8000dc8:	2310      	movs	r3, #16
 8000dca:	001a      	movs	r2, r3
 8000dcc:	2100      	movs	r1, #0
 8000dce:	f002 faf1 	bl	80033b4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000dd2:	003b      	movs	r3, r7
 8000dd4:	0018      	movs	r0, r3
 8000dd6:	2308      	movs	r3, #8
 8000dd8:	001a      	movs	r2, r3
 8000dda:	2100      	movs	r1, #0
 8000ddc:	f002 faea 	bl	80033b4 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000de0:	4b1f      	ldr	r3, [pc, #124]	; (8000e60 <MX_TIM2_Init+0xa4>)
 8000de2:	2280      	movs	r2, #128	; 0x80
 8000de4:	05d2      	lsls	r2, r2, #23
 8000de6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 48;
 8000de8:	4b1d      	ldr	r3, [pc, #116]	; (8000e60 <MX_TIM2_Init+0xa4>)
 8000dea:	2230      	movs	r2, #48	; 0x30
 8000dec:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000dee:	4b1c      	ldr	r3, [pc, #112]	; (8000e60 <MX_TIM2_Init+0xa4>)
 8000df0:	2200      	movs	r2, #0
 8000df2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8000df4:	4b1a      	ldr	r3, [pc, #104]	; (8000e60 <MX_TIM2_Init+0xa4>)
 8000df6:	2201      	movs	r2, #1
 8000df8:	4252      	negs	r2, r2
 8000dfa:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000dfc:	4b18      	ldr	r3, [pc, #96]	; (8000e60 <MX_TIM2_Init+0xa4>)
 8000dfe:	2200      	movs	r2, #0
 8000e00:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e02:	4b17      	ldr	r3, [pc, #92]	; (8000e60 <MX_TIM2_Init+0xa4>)
 8000e04:	2200      	movs	r2, #0
 8000e06:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000e08:	4b15      	ldr	r3, [pc, #84]	; (8000e60 <MX_TIM2_Init+0xa4>)
 8000e0a:	0018      	movs	r0, r3
 8000e0c:	f001 faea 	bl	80023e4 <HAL_TIM_Base_Init>
 8000e10:	1e03      	subs	r3, r0, #0
 8000e12:	d001      	beq.n	8000e18 <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 8000e14:	f000 f8e8 	bl	8000fe8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000e18:	2108      	movs	r1, #8
 8000e1a:	187b      	adds	r3, r7, r1
 8000e1c:	2280      	movs	r2, #128	; 0x80
 8000e1e:	0152      	lsls	r2, r2, #5
 8000e20:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000e22:	187a      	adds	r2, r7, r1
 8000e24:	4b0e      	ldr	r3, [pc, #56]	; (8000e60 <MX_TIM2_Init+0xa4>)
 8000e26:	0011      	movs	r1, r2
 8000e28:	0018      	movs	r0, r3
 8000e2a:	f001 fb75 	bl	8002518 <HAL_TIM_ConfigClockSource>
 8000e2e:	1e03      	subs	r3, r0, #0
 8000e30:	d001      	beq.n	8000e36 <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 8000e32:	f000 f8d9 	bl	8000fe8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e36:	003b      	movs	r3, r7
 8000e38:	2200      	movs	r2, #0
 8000e3a:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e3c:	003b      	movs	r3, r7
 8000e3e:	2200      	movs	r2, #0
 8000e40:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000e42:	003a      	movs	r2, r7
 8000e44:	4b06      	ldr	r3, [pc, #24]	; (8000e60 <MX_TIM2_Init+0xa4>)
 8000e46:	0011      	movs	r1, r2
 8000e48:	0018      	movs	r0, r3
 8000e4a:	f001 fd53 	bl	80028f4 <HAL_TIMEx_MasterConfigSynchronization>
 8000e4e:	1e03      	subs	r3, r0, #0
 8000e50:	d001      	beq.n	8000e56 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8000e52:	f000 f8c9 	bl	8000fe8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000e56:	46c0      	nop			; (mov r8, r8)
 8000e58:	46bd      	mov	sp, r7
 8000e5a:	b006      	add	sp, #24
 8000e5c:	bd80      	pop	{r7, pc}
 8000e5e:	46c0      	nop			; (mov r8, r8)
 8000e60:	20000090 	.word	0x20000090

08000e64 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000e68:	4b14      	ldr	r3, [pc, #80]	; (8000ebc <MX_USART1_UART_Init+0x58>)
 8000e6a:	4a15      	ldr	r2, [pc, #84]	; (8000ec0 <MX_USART1_UART_Init+0x5c>)
 8000e6c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 250000;
 8000e6e:	4b13      	ldr	r3, [pc, #76]	; (8000ebc <MX_USART1_UART_Init+0x58>)
 8000e70:	4a14      	ldr	r2, [pc, #80]	; (8000ec4 <MX_USART1_UART_Init+0x60>)
 8000e72:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000e74:	4b11      	ldr	r3, [pc, #68]	; (8000ebc <MX_USART1_UART_Init+0x58>)
 8000e76:	2200      	movs	r2, #0
 8000e78:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_2;
 8000e7a:	4b10      	ldr	r3, [pc, #64]	; (8000ebc <MX_USART1_UART_Init+0x58>)
 8000e7c:	2280      	movs	r2, #128	; 0x80
 8000e7e:	0192      	lsls	r2, r2, #6
 8000e80:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000e82:	4b0e      	ldr	r3, [pc, #56]	; (8000ebc <MX_USART1_UART_Init+0x58>)
 8000e84:	2200      	movs	r2, #0
 8000e86:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000e88:	4b0c      	ldr	r3, [pc, #48]	; (8000ebc <MX_USART1_UART_Init+0x58>)
 8000e8a:	220c      	movs	r2, #12
 8000e8c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e8e:	4b0b      	ldr	r3, [pc, #44]	; (8000ebc <MX_USART1_UART_Init+0x58>)
 8000e90:	2200      	movs	r2, #0
 8000e92:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e94:	4b09      	ldr	r3, [pc, #36]	; (8000ebc <MX_USART1_UART_Init+0x58>)
 8000e96:	2200      	movs	r2, #0
 8000e98:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000e9a:	4b08      	ldr	r3, [pc, #32]	; (8000ebc <MX_USART1_UART_Init+0x58>)
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000ea0:	4b06      	ldr	r3, [pc, #24]	; (8000ebc <MX_USART1_UART_Init+0x58>)
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000ea6:	4b05      	ldr	r3, [pc, #20]	; (8000ebc <MX_USART1_UART_Init+0x58>)
 8000ea8:	0018      	movs	r0, r3
 8000eaa:	f001 fd81 	bl	80029b0 <HAL_UART_Init>
 8000eae:	1e03      	subs	r3, r0, #0
 8000eb0:	d001      	beq.n	8000eb6 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000eb2:	f000 f899 	bl	8000fe8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000eb6:	46c0      	nop			; (mov r8, r8)
 8000eb8:	46bd      	mov	sp, r7
 8000eba:	bd80      	pop	{r7, pc}
 8000ebc:	200000d8 	.word	0x200000d8
 8000ec0:	40013800 	.word	0x40013800
 8000ec4:	0003d090 	.word	0x0003d090

08000ec8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000ecc:	4b15      	ldr	r3, [pc, #84]	; (8000f24 <MX_USART2_UART_Init+0x5c>)
 8000ece:	4a16      	ldr	r2, [pc, #88]	; (8000f28 <MX_USART2_UART_Init+0x60>)
 8000ed0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 250000;
 8000ed2:	4b14      	ldr	r3, [pc, #80]	; (8000f24 <MX_USART2_UART_Init+0x5c>)
 8000ed4:	4a15      	ldr	r2, [pc, #84]	; (8000f2c <MX_USART2_UART_Init+0x64>)
 8000ed6:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000ed8:	4b12      	ldr	r3, [pc, #72]	; (8000f24 <MX_USART2_UART_Init+0x5c>)
 8000eda:	2200      	movs	r2, #0
 8000edc:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_2;
 8000ede:	4b11      	ldr	r3, [pc, #68]	; (8000f24 <MX_USART2_UART_Init+0x5c>)
 8000ee0:	2280      	movs	r2, #128	; 0x80
 8000ee2:	0192      	lsls	r2, r2, #6
 8000ee4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000ee6:	4b0f      	ldr	r3, [pc, #60]	; (8000f24 <MX_USART2_UART_Init+0x5c>)
 8000ee8:	2200      	movs	r2, #0
 8000eea:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000eec:	4b0d      	ldr	r3, [pc, #52]	; (8000f24 <MX_USART2_UART_Init+0x5c>)
 8000eee:	220c      	movs	r2, #12
 8000ef0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ef2:	4b0c      	ldr	r3, [pc, #48]	; (8000f24 <MX_USART2_UART_Init+0x5c>)
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ef8:	4b0a      	ldr	r3, [pc, #40]	; (8000f24 <MX_USART2_UART_Init+0x5c>)
 8000efa:	2200      	movs	r2, #0
 8000efc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000efe:	4b09      	ldr	r3, [pc, #36]	; (8000f24 <MX_USART2_UART_Init+0x5c>)
 8000f00:	2200      	movs	r2, #0
 8000f02:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000f04:	4b07      	ldr	r3, [pc, #28]	; (8000f24 <MX_USART2_UART_Init+0x5c>)
 8000f06:	2200      	movs	r2, #0
 8000f08:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RS485Ex_Init(&huart2, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK)
 8000f0a:	4806      	ldr	r0, [pc, #24]	; (8000f24 <MX_USART2_UART_Init+0x5c>)
 8000f0c:	2300      	movs	r3, #0
 8000f0e:	2200      	movs	r2, #0
 8000f10:	2100      	movs	r1, #0
 8000f12:	f002 f9ab 	bl	800326c <HAL_RS485Ex_Init>
 8000f16:	1e03      	subs	r3, r0, #0
 8000f18:	d001      	beq.n	8000f1e <MX_USART2_UART_Init+0x56>
  {
    Error_Handler();
 8000f1a:	f000 f865 	bl	8000fe8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000f1e:	46c0      	nop			; (mov r8, r8)
 8000f20:	46bd      	mov	sp, r7
 8000f22:	bd80      	pop	{r7, pc}
 8000f24:	20000160 	.word	0x20000160
 8000f28:	40004400 	.word	0x40004400
 8000f2c:	0003d090 	.word	0x0003d090

08000f30 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000f30:	b590      	push	{r4, r7, lr}
 8000f32:	b089      	sub	sp, #36	; 0x24
 8000f34:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f36:	240c      	movs	r4, #12
 8000f38:	193b      	adds	r3, r7, r4
 8000f3a:	0018      	movs	r0, r3
 8000f3c:	2314      	movs	r3, #20
 8000f3e:	001a      	movs	r2, r3
 8000f40:	2100      	movs	r1, #0
 8000f42:	f002 fa37 	bl	80033b4 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f46:	4b26      	ldr	r3, [pc, #152]	; (8000fe0 <MX_GPIO_Init+0xb0>)
 8000f48:	695a      	ldr	r2, [r3, #20]
 8000f4a:	4b25      	ldr	r3, [pc, #148]	; (8000fe0 <MX_GPIO_Init+0xb0>)
 8000f4c:	2180      	movs	r1, #128	; 0x80
 8000f4e:	0289      	lsls	r1, r1, #10
 8000f50:	430a      	orrs	r2, r1
 8000f52:	615a      	str	r2, [r3, #20]
 8000f54:	4b22      	ldr	r3, [pc, #136]	; (8000fe0 <MX_GPIO_Init+0xb0>)
 8000f56:	695a      	ldr	r2, [r3, #20]
 8000f58:	2380      	movs	r3, #128	; 0x80
 8000f5a:	029b      	lsls	r3, r3, #10
 8000f5c:	4013      	ands	r3, r2
 8000f5e:	60bb      	str	r3, [r7, #8]
 8000f60:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f62:	4b1f      	ldr	r3, [pc, #124]	; (8000fe0 <MX_GPIO_Init+0xb0>)
 8000f64:	695a      	ldr	r2, [r3, #20]
 8000f66:	4b1e      	ldr	r3, [pc, #120]	; (8000fe0 <MX_GPIO_Init+0xb0>)
 8000f68:	2180      	movs	r1, #128	; 0x80
 8000f6a:	0309      	lsls	r1, r1, #12
 8000f6c:	430a      	orrs	r2, r1
 8000f6e:	615a      	str	r2, [r3, #20]
 8000f70:	4b1b      	ldr	r3, [pc, #108]	; (8000fe0 <MX_GPIO_Init+0xb0>)
 8000f72:	695a      	ldr	r2, [r3, #20]
 8000f74:	2380      	movs	r3, #128	; 0x80
 8000f76:	031b      	lsls	r3, r3, #12
 8000f78:	4013      	ands	r3, r2
 8000f7a:	607b      	str	r3, [r7, #4]
 8000f7c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LD4_Pin|LD3_Pin, GPIO_PIN_RESET);
 8000f7e:	23c0      	movs	r3, #192	; 0xc0
 8000f80:	009b      	lsls	r3, r3, #2
 8000f82:	4818      	ldr	r0, [pc, #96]	; (8000fe4 <MX_GPIO_Init+0xb4>)
 8000f84:	2200      	movs	r2, #0
 8000f86:	0019      	movs	r1, r3
 8000f88:	f000 fcd2 	bl	8001930 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000f8c:	193b      	adds	r3, r7, r4
 8000f8e:	2201      	movs	r2, #1
 8000f90:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000f92:	193b      	adds	r3, r7, r4
 8000f94:	2290      	movs	r2, #144	; 0x90
 8000f96:	0352      	lsls	r2, r2, #13
 8000f98:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f9a:	193b      	adds	r3, r7, r4
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000fa0:	193a      	adds	r2, r7, r4
 8000fa2:	2390      	movs	r3, #144	; 0x90
 8000fa4:	05db      	lsls	r3, r3, #23
 8000fa6:	0011      	movs	r1, r2
 8000fa8:	0018      	movs	r0, r3
 8000faa:	f000 fa81 	bl	80014b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin;
 8000fae:	0021      	movs	r1, r4
 8000fb0:	187b      	adds	r3, r7, r1
 8000fb2:	22c0      	movs	r2, #192	; 0xc0
 8000fb4:	0092      	lsls	r2, r2, #2
 8000fb6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fb8:	187b      	adds	r3, r7, r1
 8000fba:	2201      	movs	r2, #1
 8000fbc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fbe:	187b      	adds	r3, r7, r1
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fc4:	187b      	adds	r3, r7, r1
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000fca:	187b      	adds	r3, r7, r1
 8000fcc:	4a05      	ldr	r2, [pc, #20]	; (8000fe4 <MX_GPIO_Init+0xb4>)
 8000fce:	0019      	movs	r1, r3
 8000fd0:	0010      	movs	r0, r2
 8000fd2:	f000 fa6d 	bl	80014b0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000fd6:	46c0      	nop			; (mov r8, r8)
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	b009      	add	sp, #36	; 0x24
 8000fdc:	bd90      	pop	{r4, r7, pc}
 8000fde:	46c0      	nop			; (mov r8, r8)
 8000fe0:	40021000 	.word	0x40021000
 8000fe4:	48000800 	.word	0x48000800

08000fe8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000fec:	b672      	cpsid	i
}
 8000fee:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ff0:	e7fe      	b.n	8000ff0 <Error_Handler+0x8>
	...

08000ff4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b082      	sub	sp, #8
 8000ff8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ffa:	4b0f      	ldr	r3, [pc, #60]	; (8001038 <HAL_MspInit+0x44>)
 8000ffc:	699a      	ldr	r2, [r3, #24]
 8000ffe:	4b0e      	ldr	r3, [pc, #56]	; (8001038 <HAL_MspInit+0x44>)
 8001000:	2101      	movs	r1, #1
 8001002:	430a      	orrs	r2, r1
 8001004:	619a      	str	r2, [r3, #24]
 8001006:	4b0c      	ldr	r3, [pc, #48]	; (8001038 <HAL_MspInit+0x44>)
 8001008:	699b      	ldr	r3, [r3, #24]
 800100a:	2201      	movs	r2, #1
 800100c:	4013      	ands	r3, r2
 800100e:	607b      	str	r3, [r7, #4]
 8001010:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001012:	4b09      	ldr	r3, [pc, #36]	; (8001038 <HAL_MspInit+0x44>)
 8001014:	69da      	ldr	r2, [r3, #28]
 8001016:	4b08      	ldr	r3, [pc, #32]	; (8001038 <HAL_MspInit+0x44>)
 8001018:	2180      	movs	r1, #128	; 0x80
 800101a:	0549      	lsls	r1, r1, #21
 800101c:	430a      	orrs	r2, r1
 800101e:	61da      	str	r2, [r3, #28]
 8001020:	4b05      	ldr	r3, [pc, #20]	; (8001038 <HAL_MspInit+0x44>)
 8001022:	69da      	ldr	r2, [r3, #28]
 8001024:	2380      	movs	r3, #128	; 0x80
 8001026:	055b      	lsls	r3, r3, #21
 8001028:	4013      	ands	r3, r2
 800102a:	603b      	str	r3, [r7, #0]
 800102c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800102e:	46c0      	nop			; (mov r8, r8)
 8001030:	46bd      	mov	sp, r7
 8001032:	b002      	add	sp, #8
 8001034:	bd80      	pop	{r7, pc}
 8001036:	46c0      	nop			; (mov r8, r8)
 8001038:	40021000 	.word	0x40021000

0800103c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b084      	sub	sp, #16
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	681a      	ldr	r2, [r3, #0]
 8001048:	2380      	movs	r3, #128	; 0x80
 800104a:	05db      	lsls	r3, r3, #23
 800104c:	429a      	cmp	r2, r3
 800104e:	d10b      	bne.n	8001068 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001050:	4b07      	ldr	r3, [pc, #28]	; (8001070 <HAL_TIM_Base_MspInit+0x34>)
 8001052:	69da      	ldr	r2, [r3, #28]
 8001054:	4b06      	ldr	r3, [pc, #24]	; (8001070 <HAL_TIM_Base_MspInit+0x34>)
 8001056:	2101      	movs	r1, #1
 8001058:	430a      	orrs	r2, r1
 800105a:	61da      	str	r2, [r3, #28]
 800105c:	4b04      	ldr	r3, [pc, #16]	; (8001070 <HAL_TIM_Base_MspInit+0x34>)
 800105e:	69db      	ldr	r3, [r3, #28]
 8001060:	2201      	movs	r2, #1
 8001062:	4013      	ands	r3, r2
 8001064:	60fb      	str	r3, [r7, #12]
 8001066:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001068:	46c0      	nop			; (mov r8, r8)
 800106a:	46bd      	mov	sp, r7
 800106c:	b004      	add	sp, #16
 800106e:	bd80      	pop	{r7, pc}
 8001070:	40021000 	.word	0x40021000

08001074 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001074:	b590      	push	{r4, r7, lr}
 8001076:	b08d      	sub	sp, #52	; 0x34
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800107c:	241c      	movs	r4, #28
 800107e:	193b      	adds	r3, r7, r4
 8001080:	0018      	movs	r0, r3
 8001082:	2314      	movs	r3, #20
 8001084:	001a      	movs	r2, r3
 8001086:	2100      	movs	r1, #0
 8001088:	f002 f994 	bl	80033b4 <memset>
  if(huart->Instance==USART1)
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	4a39      	ldr	r2, [pc, #228]	; (8001178 <HAL_UART_MspInit+0x104>)
 8001092:	4293      	cmp	r3, r2
 8001094:	d134      	bne.n	8001100 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001096:	4b39      	ldr	r3, [pc, #228]	; (800117c <HAL_UART_MspInit+0x108>)
 8001098:	699a      	ldr	r2, [r3, #24]
 800109a:	4b38      	ldr	r3, [pc, #224]	; (800117c <HAL_UART_MspInit+0x108>)
 800109c:	2180      	movs	r1, #128	; 0x80
 800109e:	01c9      	lsls	r1, r1, #7
 80010a0:	430a      	orrs	r2, r1
 80010a2:	619a      	str	r2, [r3, #24]
 80010a4:	4b35      	ldr	r3, [pc, #212]	; (800117c <HAL_UART_MspInit+0x108>)
 80010a6:	699a      	ldr	r2, [r3, #24]
 80010a8:	2380      	movs	r3, #128	; 0x80
 80010aa:	01db      	lsls	r3, r3, #7
 80010ac:	4013      	ands	r3, r2
 80010ae:	61bb      	str	r3, [r7, #24]
 80010b0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010b2:	4b32      	ldr	r3, [pc, #200]	; (800117c <HAL_UART_MspInit+0x108>)
 80010b4:	695a      	ldr	r2, [r3, #20]
 80010b6:	4b31      	ldr	r3, [pc, #196]	; (800117c <HAL_UART_MspInit+0x108>)
 80010b8:	2180      	movs	r1, #128	; 0x80
 80010ba:	0289      	lsls	r1, r1, #10
 80010bc:	430a      	orrs	r2, r1
 80010be:	615a      	str	r2, [r3, #20]
 80010c0:	4b2e      	ldr	r3, [pc, #184]	; (800117c <HAL_UART_MspInit+0x108>)
 80010c2:	695a      	ldr	r2, [r3, #20]
 80010c4:	2380      	movs	r3, #128	; 0x80
 80010c6:	029b      	lsls	r3, r3, #10
 80010c8:	4013      	ands	r3, r2
 80010ca:	617b      	str	r3, [r7, #20]
 80010cc:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = debug_TX_Pin|debug_RX_Pin;
 80010ce:	193b      	adds	r3, r7, r4
 80010d0:	22c0      	movs	r2, #192	; 0xc0
 80010d2:	00d2      	lsls	r2, r2, #3
 80010d4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010d6:	0021      	movs	r1, r4
 80010d8:	187b      	adds	r3, r7, r1
 80010da:	2202      	movs	r2, #2
 80010dc:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010de:	187b      	adds	r3, r7, r1
 80010e0:	2200      	movs	r2, #0
 80010e2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80010e4:	187b      	adds	r3, r7, r1
 80010e6:	2203      	movs	r2, #3
 80010e8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 80010ea:	187b      	adds	r3, r7, r1
 80010ec:	2201      	movs	r2, #1
 80010ee:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010f0:	187a      	adds	r2, r7, r1
 80010f2:	2390      	movs	r3, #144	; 0x90
 80010f4:	05db      	lsls	r3, r3, #23
 80010f6:	0011      	movs	r1, r2
 80010f8:	0018      	movs	r0, r3
 80010fa:	f000 f9d9 	bl	80014b0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80010fe:	e037      	b.n	8001170 <HAL_UART_MspInit+0xfc>
  else if(huart->Instance==USART2)
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	4a1e      	ldr	r2, [pc, #120]	; (8001180 <HAL_UART_MspInit+0x10c>)
 8001106:	4293      	cmp	r3, r2
 8001108:	d132      	bne.n	8001170 <HAL_UART_MspInit+0xfc>
    __HAL_RCC_USART2_CLK_ENABLE();
 800110a:	4b1c      	ldr	r3, [pc, #112]	; (800117c <HAL_UART_MspInit+0x108>)
 800110c:	69da      	ldr	r2, [r3, #28]
 800110e:	4b1b      	ldr	r3, [pc, #108]	; (800117c <HAL_UART_MspInit+0x108>)
 8001110:	2180      	movs	r1, #128	; 0x80
 8001112:	0289      	lsls	r1, r1, #10
 8001114:	430a      	orrs	r2, r1
 8001116:	61da      	str	r2, [r3, #28]
 8001118:	4b18      	ldr	r3, [pc, #96]	; (800117c <HAL_UART_MspInit+0x108>)
 800111a:	69da      	ldr	r2, [r3, #28]
 800111c:	2380      	movs	r3, #128	; 0x80
 800111e:	029b      	lsls	r3, r3, #10
 8001120:	4013      	ands	r3, r2
 8001122:	613b      	str	r3, [r7, #16]
 8001124:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001126:	4b15      	ldr	r3, [pc, #84]	; (800117c <HAL_UART_MspInit+0x108>)
 8001128:	695a      	ldr	r2, [r3, #20]
 800112a:	4b14      	ldr	r3, [pc, #80]	; (800117c <HAL_UART_MspInit+0x108>)
 800112c:	2180      	movs	r1, #128	; 0x80
 800112e:	0289      	lsls	r1, r1, #10
 8001130:	430a      	orrs	r2, r1
 8001132:	615a      	str	r2, [r3, #20]
 8001134:	4b11      	ldr	r3, [pc, #68]	; (800117c <HAL_UART_MspInit+0x108>)
 8001136:	695a      	ldr	r2, [r3, #20]
 8001138:	2380      	movs	r3, #128	; 0x80
 800113a:	029b      	lsls	r3, r3, #10
 800113c:	4013      	ands	r3, r2
 800113e:	60fb      	str	r3, [r7, #12]
 8001140:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = DMX_DE_Pin|DMX_TX_Pin|DMX_RX_Pin;
 8001142:	211c      	movs	r1, #28
 8001144:	187b      	adds	r3, r7, r1
 8001146:	220e      	movs	r2, #14
 8001148:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800114a:	187b      	adds	r3, r7, r1
 800114c:	2202      	movs	r2, #2
 800114e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001150:	187b      	adds	r3, r7, r1
 8001152:	2200      	movs	r2, #0
 8001154:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001156:	187b      	adds	r3, r7, r1
 8001158:	2203      	movs	r2, #3
 800115a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 800115c:	187b      	adds	r3, r7, r1
 800115e:	2201      	movs	r2, #1
 8001160:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001162:	187a      	adds	r2, r7, r1
 8001164:	2390      	movs	r3, #144	; 0x90
 8001166:	05db      	lsls	r3, r3, #23
 8001168:	0011      	movs	r1, r2
 800116a:	0018      	movs	r0, r3
 800116c:	f000 f9a0 	bl	80014b0 <HAL_GPIO_Init>
}
 8001170:	46c0      	nop			; (mov r8, r8)
 8001172:	46bd      	mov	sp, r7
 8001174:	b00d      	add	sp, #52	; 0x34
 8001176:	bd90      	pop	{r4, r7, pc}
 8001178:	40013800 	.word	0x40013800
 800117c:	40021000 	.word	0x40021000
 8001180:	40004400 	.word	0x40004400

08001184 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001188:	e7fe      	b.n	8001188 <NMI_Handler+0x4>

0800118a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800118a:	b580      	push	{r7, lr}
 800118c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800118e:	e7fe      	b.n	800118e <HardFault_Handler+0x4>

08001190 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001194:	46c0      	nop			; (mov r8, r8)
 8001196:	46bd      	mov	sp, r7
 8001198:	bd80      	pop	{r7, pc}

0800119a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800119a:	b580      	push	{r7, lr}
 800119c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800119e:	46c0      	nop			; (mov r8, r8)
 80011a0:	46bd      	mov	sp, r7
 80011a2:	bd80      	pop	{r7, pc}

080011a4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80011a8:	f000 f8b2 	bl	8001310 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80011ac:	46c0      	nop			; (mov r8, r8)
 80011ae:	46bd      	mov	sp, r7
 80011b0:	bd80      	pop	{r7, pc}
	...

080011b4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b086      	sub	sp, #24
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80011bc:	4a14      	ldr	r2, [pc, #80]	; (8001210 <_sbrk+0x5c>)
 80011be:	4b15      	ldr	r3, [pc, #84]	; (8001214 <_sbrk+0x60>)
 80011c0:	1ad3      	subs	r3, r2, r3
 80011c2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80011c4:	697b      	ldr	r3, [r7, #20]
 80011c6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80011c8:	4b13      	ldr	r3, [pc, #76]	; (8001218 <_sbrk+0x64>)
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d102      	bne.n	80011d6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80011d0:	4b11      	ldr	r3, [pc, #68]	; (8001218 <_sbrk+0x64>)
 80011d2:	4a12      	ldr	r2, [pc, #72]	; (800121c <_sbrk+0x68>)
 80011d4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80011d6:	4b10      	ldr	r3, [pc, #64]	; (8001218 <_sbrk+0x64>)
 80011d8:	681a      	ldr	r2, [r3, #0]
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	18d3      	adds	r3, r2, r3
 80011de:	693a      	ldr	r2, [r7, #16]
 80011e0:	429a      	cmp	r2, r3
 80011e2:	d207      	bcs.n	80011f4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80011e4:	f002 f8b2 	bl	800334c <__errno>
 80011e8:	0003      	movs	r3, r0
 80011ea:	220c      	movs	r2, #12
 80011ec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80011ee:	2301      	movs	r3, #1
 80011f0:	425b      	negs	r3, r3
 80011f2:	e009      	b.n	8001208 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80011f4:	4b08      	ldr	r3, [pc, #32]	; (8001218 <_sbrk+0x64>)
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80011fa:	4b07      	ldr	r3, [pc, #28]	; (8001218 <_sbrk+0x64>)
 80011fc:	681a      	ldr	r2, [r3, #0]
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	18d2      	adds	r2, r2, r3
 8001202:	4b05      	ldr	r3, [pc, #20]	; (8001218 <_sbrk+0x64>)
 8001204:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8001206:	68fb      	ldr	r3, [r7, #12]
}
 8001208:	0018      	movs	r0, r3
 800120a:	46bd      	mov	sp, r7
 800120c:	b006      	add	sp, #24
 800120e:	bd80      	pop	{r7, pc}
 8001210:	20002000 	.word	0x20002000
 8001214:	00000400 	.word	0x00000400
 8001218:	200001e8 	.word	0x200001e8
 800121c:	20000200 	.word	0x20000200

08001220 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8001224:	46c0      	nop			; (mov r8, r8)
 8001226:	46bd      	mov	sp, r7
 8001228:	bd80      	pop	{r7, pc}
	...

0800122c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800122c:	480d      	ldr	r0, [pc, #52]	; (8001264 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800122e:	4685      	mov	sp, r0
  
  /* Call the clock system initialization function.*/
  bl  SystemInit
 8001230:	f7ff fff6 	bl	8001220 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001234:	480c      	ldr	r0, [pc, #48]	; (8001268 <LoopForever+0x6>)
  ldr r1, =_edata
 8001236:	490d      	ldr	r1, [pc, #52]	; (800126c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001238:	4a0d      	ldr	r2, [pc, #52]	; (8001270 <LoopForever+0xe>)
  movs r3, #0
 800123a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800123c:	e002      	b.n	8001244 <LoopCopyDataInit>

0800123e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800123e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001240:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001242:	3304      	adds	r3, #4

08001244 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001244:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001246:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001248:	d3f9      	bcc.n	800123e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800124a:	4a0a      	ldr	r2, [pc, #40]	; (8001274 <LoopForever+0x12>)
  ldr r4, =_ebss
 800124c:	4c0a      	ldr	r4, [pc, #40]	; (8001278 <LoopForever+0x16>)
  movs r3, #0
 800124e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001250:	e001      	b.n	8001256 <LoopFillZerobss>

08001252 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001252:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001254:	3204      	adds	r2, #4

08001256 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001256:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001258:	d3fb      	bcc.n	8001252 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800125a:	f002 f87d 	bl	8003358 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800125e:	f7ff fbbd 	bl	80009dc <main>

08001262 <LoopForever>:

LoopForever:
    b LoopForever
 8001262:	e7fe      	b.n	8001262 <LoopForever>
  ldr   r0, =_estack
 8001264:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8001268:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800126c:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8001270:	08003dbc 	.word	0x08003dbc
  ldr r2, =_sbss
 8001274:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8001278:	20000200 	.word	0x20000200

0800127c <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800127c:	e7fe      	b.n	800127c <ADC1_COMP_IRQHandler>
	...

08001280 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001284:	4b07      	ldr	r3, [pc, #28]	; (80012a4 <HAL_Init+0x24>)
 8001286:	681a      	ldr	r2, [r3, #0]
 8001288:	4b06      	ldr	r3, [pc, #24]	; (80012a4 <HAL_Init+0x24>)
 800128a:	2110      	movs	r1, #16
 800128c:	430a      	orrs	r2, r1
 800128e:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8001290:	2000      	movs	r0, #0
 8001292:	f000 f809 	bl	80012a8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001296:	f7ff fead 	bl	8000ff4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800129a:	2300      	movs	r3, #0
}
 800129c:	0018      	movs	r0, r3
 800129e:	46bd      	mov	sp, r7
 80012a0:	bd80      	pop	{r7, pc}
 80012a2:	46c0      	nop			; (mov r8, r8)
 80012a4:	40022000 	.word	0x40022000

080012a8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80012a8:	b590      	push	{r4, r7, lr}
 80012aa:	b083      	sub	sp, #12
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80012b0:	4b14      	ldr	r3, [pc, #80]	; (8001304 <HAL_InitTick+0x5c>)
 80012b2:	681c      	ldr	r4, [r3, #0]
 80012b4:	4b14      	ldr	r3, [pc, #80]	; (8001308 <HAL_InitTick+0x60>)
 80012b6:	781b      	ldrb	r3, [r3, #0]
 80012b8:	0019      	movs	r1, r3
 80012ba:	23fa      	movs	r3, #250	; 0xfa
 80012bc:	0098      	lsls	r0, r3, #2
 80012be:	f7fe ff2d 	bl	800011c <__udivsi3>
 80012c2:	0003      	movs	r3, r0
 80012c4:	0019      	movs	r1, r3
 80012c6:	0020      	movs	r0, r4
 80012c8:	f7fe ff28 	bl	800011c <__udivsi3>
 80012cc:	0003      	movs	r3, r0
 80012ce:	0018      	movs	r0, r3
 80012d0:	f000 f8e1 	bl	8001496 <HAL_SYSTICK_Config>
 80012d4:	1e03      	subs	r3, r0, #0
 80012d6:	d001      	beq.n	80012dc <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80012d8:	2301      	movs	r3, #1
 80012da:	e00f      	b.n	80012fc <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	2b03      	cmp	r3, #3
 80012e0:	d80b      	bhi.n	80012fa <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80012e2:	6879      	ldr	r1, [r7, #4]
 80012e4:	2301      	movs	r3, #1
 80012e6:	425b      	negs	r3, r3
 80012e8:	2200      	movs	r2, #0
 80012ea:	0018      	movs	r0, r3
 80012ec:	f000 f8be 	bl	800146c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80012f0:	4b06      	ldr	r3, [pc, #24]	; (800130c <HAL_InitTick+0x64>)
 80012f2:	687a      	ldr	r2, [r7, #4]
 80012f4:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 80012f6:	2300      	movs	r3, #0
 80012f8:	e000      	b.n	80012fc <HAL_InitTick+0x54>
    return HAL_ERROR;
 80012fa:	2301      	movs	r3, #1
}
 80012fc:	0018      	movs	r0, r3
 80012fe:	46bd      	mov	sp, r7
 8001300:	b003      	add	sp, #12
 8001302:	bd90      	pop	{r4, r7, pc}
 8001304:	20000000 	.word	0x20000000
 8001308:	20000008 	.word	0x20000008
 800130c:	20000004 	.word	0x20000004

08001310 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001314:	4b05      	ldr	r3, [pc, #20]	; (800132c <HAL_IncTick+0x1c>)
 8001316:	781b      	ldrb	r3, [r3, #0]
 8001318:	001a      	movs	r2, r3
 800131a:	4b05      	ldr	r3, [pc, #20]	; (8001330 <HAL_IncTick+0x20>)
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	18d2      	adds	r2, r2, r3
 8001320:	4b03      	ldr	r3, [pc, #12]	; (8001330 <HAL_IncTick+0x20>)
 8001322:	601a      	str	r2, [r3, #0]
}
 8001324:	46c0      	nop			; (mov r8, r8)
 8001326:	46bd      	mov	sp, r7
 8001328:	bd80      	pop	{r7, pc}
 800132a:	46c0      	nop			; (mov r8, r8)
 800132c:	20000008 	.word	0x20000008
 8001330:	200001ec 	.word	0x200001ec

08001334 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	af00      	add	r7, sp, #0
  return uwTick;
 8001338:	4b02      	ldr	r3, [pc, #8]	; (8001344 <HAL_GetTick+0x10>)
 800133a:	681b      	ldr	r3, [r3, #0]
}
 800133c:	0018      	movs	r0, r3
 800133e:	46bd      	mov	sp, r7
 8001340:	bd80      	pop	{r7, pc}
 8001342:	46c0      	nop			; (mov r8, r8)
 8001344:	200001ec 	.word	0x200001ec

08001348 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001348:	b590      	push	{r4, r7, lr}
 800134a:	b083      	sub	sp, #12
 800134c:	af00      	add	r7, sp, #0
 800134e:	0002      	movs	r2, r0
 8001350:	6039      	str	r1, [r7, #0]
 8001352:	1dfb      	adds	r3, r7, #7
 8001354:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001356:	1dfb      	adds	r3, r7, #7
 8001358:	781b      	ldrb	r3, [r3, #0]
 800135a:	2b7f      	cmp	r3, #127	; 0x7f
 800135c:	d828      	bhi.n	80013b0 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800135e:	4a2f      	ldr	r2, [pc, #188]	; (800141c <__NVIC_SetPriority+0xd4>)
 8001360:	1dfb      	adds	r3, r7, #7
 8001362:	781b      	ldrb	r3, [r3, #0]
 8001364:	b25b      	sxtb	r3, r3
 8001366:	089b      	lsrs	r3, r3, #2
 8001368:	33c0      	adds	r3, #192	; 0xc0
 800136a:	009b      	lsls	r3, r3, #2
 800136c:	589b      	ldr	r3, [r3, r2]
 800136e:	1dfa      	adds	r2, r7, #7
 8001370:	7812      	ldrb	r2, [r2, #0]
 8001372:	0011      	movs	r1, r2
 8001374:	2203      	movs	r2, #3
 8001376:	400a      	ands	r2, r1
 8001378:	00d2      	lsls	r2, r2, #3
 800137a:	21ff      	movs	r1, #255	; 0xff
 800137c:	4091      	lsls	r1, r2
 800137e:	000a      	movs	r2, r1
 8001380:	43d2      	mvns	r2, r2
 8001382:	401a      	ands	r2, r3
 8001384:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001386:	683b      	ldr	r3, [r7, #0]
 8001388:	019b      	lsls	r3, r3, #6
 800138a:	22ff      	movs	r2, #255	; 0xff
 800138c:	401a      	ands	r2, r3
 800138e:	1dfb      	adds	r3, r7, #7
 8001390:	781b      	ldrb	r3, [r3, #0]
 8001392:	0018      	movs	r0, r3
 8001394:	2303      	movs	r3, #3
 8001396:	4003      	ands	r3, r0
 8001398:	00db      	lsls	r3, r3, #3
 800139a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800139c:	481f      	ldr	r0, [pc, #124]	; (800141c <__NVIC_SetPriority+0xd4>)
 800139e:	1dfb      	adds	r3, r7, #7
 80013a0:	781b      	ldrb	r3, [r3, #0]
 80013a2:	b25b      	sxtb	r3, r3
 80013a4:	089b      	lsrs	r3, r3, #2
 80013a6:	430a      	orrs	r2, r1
 80013a8:	33c0      	adds	r3, #192	; 0xc0
 80013aa:	009b      	lsls	r3, r3, #2
 80013ac:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80013ae:	e031      	b.n	8001414 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80013b0:	4a1b      	ldr	r2, [pc, #108]	; (8001420 <__NVIC_SetPriority+0xd8>)
 80013b2:	1dfb      	adds	r3, r7, #7
 80013b4:	781b      	ldrb	r3, [r3, #0]
 80013b6:	0019      	movs	r1, r3
 80013b8:	230f      	movs	r3, #15
 80013ba:	400b      	ands	r3, r1
 80013bc:	3b08      	subs	r3, #8
 80013be:	089b      	lsrs	r3, r3, #2
 80013c0:	3306      	adds	r3, #6
 80013c2:	009b      	lsls	r3, r3, #2
 80013c4:	18d3      	adds	r3, r2, r3
 80013c6:	3304      	adds	r3, #4
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	1dfa      	adds	r2, r7, #7
 80013cc:	7812      	ldrb	r2, [r2, #0]
 80013ce:	0011      	movs	r1, r2
 80013d0:	2203      	movs	r2, #3
 80013d2:	400a      	ands	r2, r1
 80013d4:	00d2      	lsls	r2, r2, #3
 80013d6:	21ff      	movs	r1, #255	; 0xff
 80013d8:	4091      	lsls	r1, r2
 80013da:	000a      	movs	r2, r1
 80013dc:	43d2      	mvns	r2, r2
 80013de:	401a      	ands	r2, r3
 80013e0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80013e2:	683b      	ldr	r3, [r7, #0]
 80013e4:	019b      	lsls	r3, r3, #6
 80013e6:	22ff      	movs	r2, #255	; 0xff
 80013e8:	401a      	ands	r2, r3
 80013ea:	1dfb      	adds	r3, r7, #7
 80013ec:	781b      	ldrb	r3, [r3, #0]
 80013ee:	0018      	movs	r0, r3
 80013f0:	2303      	movs	r3, #3
 80013f2:	4003      	ands	r3, r0
 80013f4:	00db      	lsls	r3, r3, #3
 80013f6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80013f8:	4809      	ldr	r0, [pc, #36]	; (8001420 <__NVIC_SetPriority+0xd8>)
 80013fa:	1dfb      	adds	r3, r7, #7
 80013fc:	781b      	ldrb	r3, [r3, #0]
 80013fe:	001c      	movs	r4, r3
 8001400:	230f      	movs	r3, #15
 8001402:	4023      	ands	r3, r4
 8001404:	3b08      	subs	r3, #8
 8001406:	089b      	lsrs	r3, r3, #2
 8001408:	430a      	orrs	r2, r1
 800140a:	3306      	adds	r3, #6
 800140c:	009b      	lsls	r3, r3, #2
 800140e:	18c3      	adds	r3, r0, r3
 8001410:	3304      	adds	r3, #4
 8001412:	601a      	str	r2, [r3, #0]
}
 8001414:	46c0      	nop			; (mov r8, r8)
 8001416:	46bd      	mov	sp, r7
 8001418:	b003      	add	sp, #12
 800141a:	bd90      	pop	{r4, r7, pc}
 800141c:	e000e100 	.word	0xe000e100
 8001420:	e000ed00 	.word	0xe000ed00

08001424 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	b082      	sub	sp, #8
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	1e5a      	subs	r2, r3, #1
 8001430:	2380      	movs	r3, #128	; 0x80
 8001432:	045b      	lsls	r3, r3, #17
 8001434:	429a      	cmp	r2, r3
 8001436:	d301      	bcc.n	800143c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001438:	2301      	movs	r3, #1
 800143a:	e010      	b.n	800145e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800143c:	4b0a      	ldr	r3, [pc, #40]	; (8001468 <SysTick_Config+0x44>)
 800143e:	687a      	ldr	r2, [r7, #4]
 8001440:	3a01      	subs	r2, #1
 8001442:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001444:	2301      	movs	r3, #1
 8001446:	425b      	negs	r3, r3
 8001448:	2103      	movs	r1, #3
 800144a:	0018      	movs	r0, r3
 800144c:	f7ff ff7c 	bl	8001348 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001450:	4b05      	ldr	r3, [pc, #20]	; (8001468 <SysTick_Config+0x44>)
 8001452:	2200      	movs	r2, #0
 8001454:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001456:	4b04      	ldr	r3, [pc, #16]	; (8001468 <SysTick_Config+0x44>)
 8001458:	2207      	movs	r2, #7
 800145a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800145c:	2300      	movs	r3, #0
}
 800145e:	0018      	movs	r0, r3
 8001460:	46bd      	mov	sp, r7
 8001462:	b002      	add	sp, #8
 8001464:	bd80      	pop	{r7, pc}
 8001466:	46c0      	nop			; (mov r8, r8)
 8001468:	e000e010 	.word	0xe000e010

0800146c <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800146c:	b580      	push	{r7, lr}
 800146e:	b084      	sub	sp, #16
 8001470:	af00      	add	r7, sp, #0
 8001472:	60b9      	str	r1, [r7, #8]
 8001474:	607a      	str	r2, [r7, #4]
 8001476:	210f      	movs	r1, #15
 8001478:	187b      	adds	r3, r7, r1
 800147a:	1c02      	adds	r2, r0, #0
 800147c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800147e:	68ba      	ldr	r2, [r7, #8]
 8001480:	187b      	adds	r3, r7, r1
 8001482:	781b      	ldrb	r3, [r3, #0]
 8001484:	b25b      	sxtb	r3, r3
 8001486:	0011      	movs	r1, r2
 8001488:	0018      	movs	r0, r3
 800148a:	f7ff ff5d 	bl	8001348 <__NVIC_SetPriority>
}
 800148e:	46c0      	nop			; (mov r8, r8)
 8001490:	46bd      	mov	sp, r7
 8001492:	b004      	add	sp, #16
 8001494:	bd80      	pop	{r7, pc}

08001496 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001496:	b580      	push	{r7, lr}
 8001498:	b082      	sub	sp, #8
 800149a:	af00      	add	r7, sp, #0
 800149c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	0018      	movs	r0, r3
 80014a2:	f7ff ffbf 	bl	8001424 <SysTick_Config>
 80014a6:	0003      	movs	r3, r0
}
 80014a8:	0018      	movs	r0, r3
 80014aa:	46bd      	mov	sp, r7
 80014ac:	b002      	add	sp, #8
 80014ae:	bd80      	pop	{r7, pc}

080014b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b086      	sub	sp, #24
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]
 80014b8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80014ba:	2300      	movs	r3, #0
 80014bc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80014be:	e14f      	b.n	8001760 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80014c0:	683b      	ldr	r3, [r7, #0]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	2101      	movs	r1, #1
 80014c6:	697a      	ldr	r2, [r7, #20]
 80014c8:	4091      	lsls	r1, r2
 80014ca:	000a      	movs	r2, r1
 80014cc:	4013      	ands	r3, r2
 80014ce:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d100      	bne.n	80014d8 <HAL_GPIO_Init+0x28>
 80014d6:	e140      	b.n	800175a <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80014d8:	683b      	ldr	r3, [r7, #0]
 80014da:	685b      	ldr	r3, [r3, #4]
 80014dc:	2203      	movs	r2, #3
 80014de:	4013      	ands	r3, r2
 80014e0:	2b01      	cmp	r3, #1
 80014e2:	d005      	beq.n	80014f0 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80014e4:	683b      	ldr	r3, [r7, #0]
 80014e6:	685b      	ldr	r3, [r3, #4]
 80014e8:	2203      	movs	r2, #3
 80014ea:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80014ec:	2b02      	cmp	r3, #2
 80014ee:	d130      	bne.n	8001552 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	689b      	ldr	r3, [r3, #8]
 80014f4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80014f6:	697b      	ldr	r3, [r7, #20]
 80014f8:	005b      	lsls	r3, r3, #1
 80014fa:	2203      	movs	r2, #3
 80014fc:	409a      	lsls	r2, r3
 80014fe:	0013      	movs	r3, r2
 8001500:	43da      	mvns	r2, r3
 8001502:	693b      	ldr	r3, [r7, #16]
 8001504:	4013      	ands	r3, r2
 8001506:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001508:	683b      	ldr	r3, [r7, #0]
 800150a:	68da      	ldr	r2, [r3, #12]
 800150c:	697b      	ldr	r3, [r7, #20]
 800150e:	005b      	lsls	r3, r3, #1
 8001510:	409a      	lsls	r2, r3
 8001512:	0013      	movs	r3, r2
 8001514:	693a      	ldr	r2, [r7, #16]
 8001516:	4313      	orrs	r3, r2
 8001518:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	693a      	ldr	r2, [r7, #16]
 800151e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	685b      	ldr	r3, [r3, #4]
 8001524:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001526:	2201      	movs	r2, #1
 8001528:	697b      	ldr	r3, [r7, #20]
 800152a:	409a      	lsls	r2, r3
 800152c:	0013      	movs	r3, r2
 800152e:	43da      	mvns	r2, r3
 8001530:	693b      	ldr	r3, [r7, #16]
 8001532:	4013      	ands	r3, r2
 8001534:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001536:	683b      	ldr	r3, [r7, #0]
 8001538:	685b      	ldr	r3, [r3, #4]
 800153a:	091b      	lsrs	r3, r3, #4
 800153c:	2201      	movs	r2, #1
 800153e:	401a      	ands	r2, r3
 8001540:	697b      	ldr	r3, [r7, #20]
 8001542:	409a      	lsls	r2, r3
 8001544:	0013      	movs	r3, r2
 8001546:	693a      	ldr	r2, [r7, #16]
 8001548:	4313      	orrs	r3, r2
 800154a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	693a      	ldr	r2, [r7, #16]
 8001550:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001552:	683b      	ldr	r3, [r7, #0]
 8001554:	685b      	ldr	r3, [r3, #4]
 8001556:	2203      	movs	r2, #3
 8001558:	4013      	ands	r3, r2
 800155a:	2b03      	cmp	r3, #3
 800155c:	d017      	beq.n	800158e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	68db      	ldr	r3, [r3, #12]
 8001562:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001564:	697b      	ldr	r3, [r7, #20]
 8001566:	005b      	lsls	r3, r3, #1
 8001568:	2203      	movs	r2, #3
 800156a:	409a      	lsls	r2, r3
 800156c:	0013      	movs	r3, r2
 800156e:	43da      	mvns	r2, r3
 8001570:	693b      	ldr	r3, [r7, #16]
 8001572:	4013      	ands	r3, r2
 8001574:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001576:	683b      	ldr	r3, [r7, #0]
 8001578:	689a      	ldr	r2, [r3, #8]
 800157a:	697b      	ldr	r3, [r7, #20]
 800157c:	005b      	lsls	r3, r3, #1
 800157e:	409a      	lsls	r2, r3
 8001580:	0013      	movs	r3, r2
 8001582:	693a      	ldr	r2, [r7, #16]
 8001584:	4313      	orrs	r3, r2
 8001586:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	693a      	ldr	r2, [r7, #16]
 800158c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800158e:	683b      	ldr	r3, [r7, #0]
 8001590:	685b      	ldr	r3, [r3, #4]
 8001592:	2203      	movs	r2, #3
 8001594:	4013      	ands	r3, r2
 8001596:	2b02      	cmp	r3, #2
 8001598:	d123      	bne.n	80015e2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800159a:	697b      	ldr	r3, [r7, #20]
 800159c:	08da      	lsrs	r2, r3, #3
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	3208      	adds	r2, #8
 80015a2:	0092      	lsls	r2, r2, #2
 80015a4:	58d3      	ldr	r3, [r2, r3]
 80015a6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80015a8:	697b      	ldr	r3, [r7, #20]
 80015aa:	2207      	movs	r2, #7
 80015ac:	4013      	ands	r3, r2
 80015ae:	009b      	lsls	r3, r3, #2
 80015b0:	220f      	movs	r2, #15
 80015b2:	409a      	lsls	r2, r3
 80015b4:	0013      	movs	r3, r2
 80015b6:	43da      	mvns	r2, r3
 80015b8:	693b      	ldr	r3, [r7, #16]
 80015ba:	4013      	ands	r3, r2
 80015bc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80015be:	683b      	ldr	r3, [r7, #0]
 80015c0:	691a      	ldr	r2, [r3, #16]
 80015c2:	697b      	ldr	r3, [r7, #20]
 80015c4:	2107      	movs	r1, #7
 80015c6:	400b      	ands	r3, r1
 80015c8:	009b      	lsls	r3, r3, #2
 80015ca:	409a      	lsls	r2, r3
 80015cc:	0013      	movs	r3, r2
 80015ce:	693a      	ldr	r2, [r7, #16]
 80015d0:	4313      	orrs	r3, r2
 80015d2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80015d4:	697b      	ldr	r3, [r7, #20]
 80015d6:	08da      	lsrs	r2, r3, #3
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	3208      	adds	r2, #8
 80015dc:	0092      	lsls	r2, r2, #2
 80015de:	6939      	ldr	r1, [r7, #16]
 80015e0:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80015e8:	697b      	ldr	r3, [r7, #20]
 80015ea:	005b      	lsls	r3, r3, #1
 80015ec:	2203      	movs	r2, #3
 80015ee:	409a      	lsls	r2, r3
 80015f0:	0013      	movs	r3, r2
 80015f2:	43da      	mvns	r2, r3
 80015f4:	693b      	ldr	r3, [r7, #16]
 80015f6:	4013      	ands	r3, r2
 80015f8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80015fa:	683b      	ldr	r3, [r7, #0]
 80015fc:	685b      	ldr	r3, [r3, #4]
 80015fe:	2203      	movs	r2, #3
 8001600:	401a      	ands	r2, r3
 8001602:	697b      	ldr	r3, [r7, #20]
 8001604:	005b      	lsls	r3, r3, #1
 8001606:	409a      	lsls	r2, r3
 8001608:	0013      	movs	r3, r2
 800160a:	693a      	ldr	r2, [r7, #16]
 800160c:	4313      	orrs	r3, r2
 800160e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	693a      	ldr	r2, [r7, #16]
 8001614:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001616:	683b      	ldr	r3, [r7, #0]
 8001618:	685a      	ldr	r2, [r3, #4]
 800161a:	23c0      	movs	r3, #192	; 0xc0
 800161c:	029b      	lsls	r3, r3, #10
 800161e:	4013      	ands	r3, r2
 8001620:	d100      	bne.n	8001624 <HAL_GPIO_Init+0x174>
 8001622:	e09a      	b.n	800175a <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001624:	4b54      	ldr	r3, [pc, #336]	; (8001778 <HAL_GPIO_Init+0x2c8>)
 8001626:	699a      	ldr	r2, [r3, #24]
 8001628:	4b53      	ldr	r3, [pc, #332]	; (8001778 <HAL_GPIO_Init+0x2c8>)
 800162a:	2101      	movs	r1, #1
 800162c:	430a      	orrs	r2, r1
 800162e:	619a      	str	r2, [r3, #24]
 8001630:	4b51      	ldr	r3, [pc, #324]	; (8001778 <HAL_GPIO_Init+0x2c8>)
 8001632:	699b      	ldr	r3, [r3, #24]
 8001634:	2201      	movs	r2, #1
 8001636:	4013      	ands	r3, r2
 8001638:	60bb      	str	r3, [r7, #8]
 800163a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800163c:	4a4f      	ldr	r2, [pc, #316]	; (800177c <HAL_GPIO_Init+0x2cc>)
 800163e:	697b      	ldr	r3, [r7, #20]
 8001640:	089b      	lsrs	r3, r3, #2
 8001642:	3302      	adds	r3, #2
 8001644:	009b      	lsls	r3, r3, #2
 8001646:	589b      	ldr	r3, [r3, r2]
 8001648:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800164a:	697b      	ldr	r3, [r7, #20]
 800164c:	2203      	movs	r2, #3
 800164e:	4013      	ands	r3, r2
 8001650:	009b      	lsls	r3, r3, #2
 8001652:	220f      	movs	r2, #15
 8001654:	409a      	lsls	r2, r3
 8001656:	0013      	movs	r3, r2
 8001658:	43da      	mvns	r2, r3
 800165a:	693b      	ldr	r3, [r7, #16]
 800165c:	4013      	ands	r3, r2
 800165e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001660:	687a      	ldr	r2, [r7, #4]
 8001662:	2390      	movs	r3, #144	; 0x90
 8001664:	05db      	lsls	r3, r3, #23
 8001666:	429a      	cmp	r2, r3
 8001668:	d013      	beq.n	8001692 <HAL_GPIO_Init+0x1e2>
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	4a44      	ldr	r2, [pc, #272]	; (8001780 <HAL_GPIO_Init+0x2d0>)
 800166e:	4293      	cmp	r3, r2
 8001670:	d00d      	beq.n	800168e <HAL_GPIO_Init+0x1de>
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	4a43      	ldr	r2, [pc, #268]	; (8001784 <HAL_GPIO_Init+0x2d4>)
 8001676:	4293      	cmp	r3, r2
 8001678:	d007      	beq.n	800168a <HAL_GPIO_Init+0x1da>
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	4a42      	ldr	r2, [pc, #264]	; (8001788 <HAL_GPIO_Init+0x2d8>)
 800167e:	4293      	cmp	r3, r2
 8001680:	d101      	bne.n	8001686 <HAL_GPIO_Init+0x1d6>
 8001682:	2303      	movs	r3, #3
 8001684:	e006      	b.n	8001694 <HAL_GPIO_Init+0x1e4>
 8001686:	2305      	movs	r3, #5
 8001688:	e004      	b.n	8001694 <HAL_GPIO_Init+0x1e4>
 800168a:	2302      	movs	r3, #2
 800168c:	e002      	b.n	8001694 <HAL_GPIO_Init+0x1e4>
 800168e:	2301      	movs	r3, #1
 8001690:	e000      	b.n	8001694 <HAL_GPIO_Init+0x1e4>
 8001692:	2300      	movs	r3, #0
 8001694:	697a      	ldr	r2, [r7, #20]
 8001696:	2103      	movs	r1, #3
 8001698:	400a      	ands	r2, r1
 800169a:	0092      	lsls	r2, r2, #2
 800169c:	4093      	lsls	r3, r2
 800169e:	693a      	ldr	r2, [r7, #16]
 80016a0:	4313      	orrs	r3, r2
 80016a2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80016a4:	4935      	ldr	r1, [pc, #212]	; (800177c <HAL_GPIO_Init+0x2cc>)
 80016a6:	697b      	ldr	r3, [r7, #20]
 80016a8:	089b      	lsrs	r3, r3, #2
 80016aa:	3302      	adds	r3, #2
 80016ac:	009b      	lsls	r3, r3, #2
 80016ae:	693a      	ldr	r2, [r7, #16]
 80016b0:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80016b2:	4b36      	ldr	r3, [pc, #216]	; (800178c <HAL_GPIO_Init+0x2dc>)
 80016b4:	689b      	ldr	r3, [r3, #8]
 80016b6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	43da      	mvns	r2, r3
 80016bc:	693b      	ldr	r3, [r7, #16]
 80016be:	4013      	ands	r3, r2
 80016c0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80016c2:	683b      	ldr	r3, [r7, #0]
 80016c4:	685a      	ldr	r2, [r3, #4]
 80016c6:	2380      	movs	r3, #128	; 0x80
 80016c8:	035b      	lsls	r3, r3, #13
 80016ca:	4013      	ands	r3, r2
 80016cc:	d003      	beq.n	80016d6 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 80016ce:	693a      	ldr	r2, [r7, #16]
 80016d0:	68fb      	ldr	r3, [r7, #12]
 80016d2:	4313      	orrs	r3, r2
 80016d4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80016d6:	4b2d      	ldr	r3, [pc, #180]	; (800178c <HAL_GPIO_Init+0x2dc>)
 80016d8:	693a      	ldr	r2, [r7, #16]
 80016da:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80016dc:	4b2b      	ldr	r3, [pc, #172]	; (800178c <HAL_GPIO_Init+0x2dc>)
 80016de:	68db      	ldr	r3, [r3, #12]
 80016e0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80016e2:	68fb      	ldr	r3, [r7, #12]
 80016e4:	43da      	mvns	r2, r3
 80016e6:	693b      	ldr	r3, [r7, #16]
 80016e8:	4013      	ands	r3, r2
 80016ea:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80016ec:	683b      	ldr	r3, [r7, #0]
 80016ee:	685a      	ldr	r2, [r3, #4]
 80016f0:	2380      	movs	r3, #128	; 0x80
 80016f2:	039b      	lsls	r3, r3, #14
 80016f4:	4013      	ands	r3, r2
 80016f6:	d003      	beq.n	8001700 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 80016f8:	693a      	ldr	r2, [r7, #16]
 80016fa:	68fb      	ldr	r3, [r7, #12]
 80016fc:	4313      	orrs	r3, r2
 80016fe:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001700:	4b22      	ldr	r3, [pc, #136]	; (800178c <HAL_GPIO_Init+0x2dc>)
 8001702:	693a      	ldr	r2, [r7, #16]
 8001704:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8001706:	4b21      	ldr	r3, [pc, #132]	; (800178c <HAL_GPIO_Init+0x2dc>)
 8001708:	685b      	ldr	r3, [r3, #4]
 800170a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	43da      	mvns	r2, r3
 8001710:	693b      	ldr	r3, [r7, #16]
 8001712:	4013      	ands	r3, r2
 8001714:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001716:	683b      	ldr	r3, [r7, #0]
 8001718:	685a      	ldr	r2, [r3, #4]
 800171a:	2380      	movs	r3, #128	; 0x80
 800171c:	029b      	lsls	r3, r3, #10
 800171e:	4013      	ands	r3, r2
 8001720:	d003      	beq.n	800172a <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8001722:	693a      	ldr	r2, [r7, #16]
 8001724:	68fb      	ldr	r3, [r7, #12]
 8001726:	4313      	orrs	r3, r2
 8001728:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800172a:	4b18      	ldr	r3, [pc, #96]	; (800178c <HAL_GPIO_Init+0x2dc>)
 800172c:	693a      	ldr	r2, [r7, #16]
 800172e:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8001730:	4b16      	ldr	r3, [pc, #88]	; (800178c <HAL_GPIO_Init+0x2dc>)
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001736:	68fb      	ldr	r3, [r7, #12]
 8001738:	43da      	mvns	r2, r3
 800173a:	693b      	ldr	r3, [r7, #16]
 800173c:	4013      	ands	r3, r2
 800173e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001740:	683b      	ldr	r3, [r7, #0]
 8001742:	685a      	ldr	r2, [r3, #4]
 8001744:	2380      	movs	r3, #128	; 0x80
 8001746:	025b      	lsls	r3, r3, #9
 8001748:	4013      	ands	r3, r2
 800174a:	d003      	beq.n	8001754 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 800174c:	693a      	ldr	r2, [r7, #16]
 800174e:	68fb      	ldr	r3, [r7, #12]
 8001750:	4313      	orrs	r3, r2
 8001752:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001754:	4b0d      	ldr	r3, [pc, #52]	; (800178c <HAL_GPIO_Init+0x2dc>)
 8001756:	693a      	ldr	r2, [r7, #16]
 8001758:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800175a:	697b      	ldr	r3, [r7, #20]
 800175c:	3301      	adds	r3, #1
 800175e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001760:	683b      	ldr	r3, [r7, #0]
 8001762:	681a      	ldr	r2, [r3, #0]
 8001764:	697b      	ldr	r3, [r7, #20]
 8001766:	40da      	lsrs	r2, r3
 8001768:	1e13      	subs	r3, r2, #0
 800176a:	d000      	beq.n	800176e <HAL_GPIO_Init+0x2be>
 800176c:	e6a8      	b.n	80014c0 <HAL_GPIO_Init+0x10>
  } 
}
 800176e:	46c0      	nop			; (mov r8, r8)
 8001770:	46c0      	nop			; (mov r8, r8)
 8001772:	46bd      	mov	sp, r7
 8001774:	b006      	add	sp, #24
 8001776:	bd80      	pop	{r7, pc}
 8001778:	40021000 	.word	0x40021000
 800177c:	40010000 	.word	0x40010000
 8001780:	48000400 	.word	0x48000400
 8001784:	48000800 	.word	0x48000800
 8001788:	48000c00 	.word	0x48000c00
 800178c:	40010400 	.word	0x40010400

08001790 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b086      	sub	sp, #24
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
 8001798:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800179a:	2300      	movs	r3, #0
 800179c:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 800179e:	e0b1      	b.n	8001904 <HAL_GPIO_DeInit+0x174>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 80017a0:	2201      	movs	r2, #1
 80017a2:	697b      	ldr	r3, [r7, #20]
 80017a4:	409a      	lsls	r2, r3
 80017a6:	683b      	ldr	r3, [r7, #0]
 80017a8:	4013      	ands	r3, r2
 80017aa:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 80017ac:	693b      	ldr	r3, [r7, #16]
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d100      	bne.n	80017b4 <HAL_GPIO_DeInit+0x24>
 80017b2:	e0a4      	b.n	80018fe <HAL_GPIO_DeInit+0x16e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 80017b4:	4a59      	ldr	r2, [pc, #356]	; (800191c <HAL_GPIO_DeInit+0x18c>)
 80017b6:	697b      	ldr	r3, [r7, #20]
 80017b8:	089b      	lsrs	r3, r3, #2
 80017ba:	3302      	adds	r3, #2
 80017bc:	009b      	lsls	r3, r3, #2
 80017be:	589b      	ldr	r3, [r3, r2]
 80017c0:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 80017c2:	697b      	ldr	r3, [r7, #20]
 80017c4:	2203      	movs	r2, #3
 80017c6:	4013      	ands	r3, r2
 80017c8:	009b      	lsls	r3, r3, #2
 80017ca:	220f      	movs	r2, #15
 80017cc:	409a      	lsls	r2, r3
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	4013      	ands	r3, r2
 80017d2:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 80017d4:	687a      	ldr	r2, [r7, #4]
 80017d6:	2390      	movs	r3, #144	; 0x90
 80017d8:	05db      	lsls	r3, r3, #23
 80017da:	429a      	cmp	r2, r3
 80017dc:	d013      	beq.n	8001806 <HAL_GPIO_DeInit+0x76>
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	4a4f      	ldr	r2, [pc, #316]	; (8001920 <HAL_GPIO_DeInit+0x190>)
 80017e2:	4293      	cmp	r3, r2
 80017e4:	d00d      	beq.n	8001802 <HAL_GPIO_DeInit+0x72>
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	4a4e      	ldr	r2, [pc, #312]	; (8001924 <HAL_GPIO_DeInit+0x194>)
 80017ea:	4293      	cmp	r3, r2
 80017ec:	d007      	beq.n	80017fe <HAL_GPIO_DeInit+0x6e>
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	4a4d      	ldr	r2, [pc, #308]	; (8001928 <HAL_GPIO_DeInit+0x198>)
 80017f2:	4293      	cmp	r3, r2
 80017f4:	d101      	bne.n	80017fa <HAL_GPIO_DeInit+0x6a>
 80017f6:	2303      	movs	r3, #3
 80017f8:	e006      	b.n	8001808 <HAL_GPIO_DeInit+0x78>
 80017fa:	2305      	movs	r3, #5
 80017fc:	e004      	b.n	8001808 <HAL_GPIO_DeInit+0x78>
 80017fe:	2302      	movs	r3, #2
 8001800:	e002      	b.n	8001808 <HAL_GPIO_DeInit+0x78>
 8001802:	2301      	movs	r3, #1
 8001804:	e000      	b.n	8001808 <HAL_GPIO_DeInit+0x78>
 8001806:	2300      	movs	r3, #0
 8001808:	697a      	ldr	r2, [r7, #20]
 800180a:	2103      	movs	r1, #3
 800180c:	400a      	ands	r2, r1
 800180e:	0092      	lsls	r2, r2, #2
 8001810:	4093      	lsls	r3, r2
 8001812:	68fa      	ldr	r2, [r7, #12]
 8001814:	429a      	cmp	r2, r3
 8001816:	d132      	bne.n	800187e <HAL_GPIO_DeInit+0xee>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8001818:	4b44      	ldr	r3, [pc, #272]	; (800192c <HAL_GPIO_DeInit+0x19c>)
 800181a:	681a      	ldr	r2, [r3, #0]
 800181c:	693b      	ldr	r3, [r7, #16]
 800181e:	43d9      	mvns	r1, r3
 8001820:	4b42      	ldr	r3, [pc, #264]	; (800192c <HAL_GPIO_DeInit+0x19c>)
 8001822:	400a      	ands	r2, r1
 8001824:	601a      	str	r2, [r3, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8001826:	4b41      	ldr	r3, [pc, #260]	; (800192c <HAL_GPIO_DeInit+0x19c>)
 8001828:	685a      	ldr	r2, [r3, #4]
 800182a:	693b      	ldr	r3, [r7, #16]
 800182c:	43d9      	mvns	r1, r3
 800182e:	4b3f      	ldr	r3, [pc, #252]	; (800192c <HAL_GPIO_DeInit+0x19c>)
 8001830:	400a      	ands	r2, r1
 8001832:	605a      	str	r2, [r3, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8001834:	4b3d      	ldr	r3, [pc, #244]	; (800192c <HAL_GPIO_DeInit+0x19c>)
 8001836:	68da      	ldr	r2, [r3, #12]
 8001838:	693b      	ldr	r3, [r7, #16]
 800183a:	43d9      	mvns	r1, r3
 800183c:	4b3b      	ldr	r3, [pc, #236]	; (800192c <HAL_GPIO_DeInit+0x19c>)
 800183e:	400a      	ands	r2, r1
 8001840:	60da      	str	r2, [r3, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8001842:	4b3a      	ldr	r3, [pc, #232]	; (800192c <HAL_GPIO_DeInit+0x19c>)
 8001844:	689a      	ldr	r2, [r3, #8]
 8001846:	693b      	ldr	r3, [r7, #16]
 8001848:	43d9      	mvns	r1, r3
 800184a:	4b38      	ldr	r3, [pc, #224]	; (800192c <HAL_GPIO_DeInit+0x19c>)
 800184c:	400a      	ands	r2, r1
 800184e:	609a      	str	r2, [r3, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FuL << (4u * (position & 0x03u));
 8001850:	697b      	ldr	r3, [r7, #20]
 8001852:	2203      	movs	r2, #3
 8001854:	4013      	ands	r3, r2
 8001856:	009b      	lsls	r3, r3, #2
 8001858:	220f      	movs	r2, #15
 800185a:	409a      	lsls	r2, r3
 800185c:	0013      	movs	r3, r2
 800185e:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8001860:	4a2e      	ldr	r2, [pc, #184]	; (800191c <HAL_GPIO_DeInit+0x18c>)
 8001862:	697b      	ldr	r3, [r7, #20]
 8001864:	089b      	lsrs	r3, r3, #2
 8001866:	3302      	adds	r3, #2
 8001868:	009b      	lsls	r3, r3, #2
 800186a:	589a      	ldr	r2, [r3, r2]
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	43d9      	mvns	r1, r3
 8001870:	482a      	ldr	r0, [pc, #168]	; (800191c <HAL_GPIO_DeInit+0x18c>)
 8001872:	697b      	ldr	r3, [r7, #20]
 8001874:	089b      	lsrs	r3, r3, #2
 8001876:	400a      	ands	r2, r1
 8001878:	3302      	adds	r3, #2
 800187a:	009b      	lsls	r3, r3, #2
 800187c:	501a      	str	r2, [r3, r0]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2u));
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	697a      	ldr	r2, [r7, #20]
 8001884:	0052      	lsls	r2, r2, #1
 8001886:	2103      	movs	r1, #3
 8001888:	4091      	lsls	r1, r2
 800188a:	000a      	movs	r2, r1
 800188c:	43d2      	mvns	r2, r2
 800188e:	401a      	ands	r2, r3
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((uint32_t)(position & 0x07u) * 4u)) ;
 8001894:	697b      	ldr	r3, [r7, #20]
 8001896:	08da      	lsrs	r2, r3, #3
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	3208      	adds	r2, #8
 800189c:	0092      	lsls	r2, r2, #2
 800189e:	58d3      	ldr	r3, [r2, r3]
 80018a0:	697a      	ldr	r2, [r7, #20]
 80018a2:	2107      	movs	r1, #7
 80018a4:	400a      	ands	r2, r1
 80018a6:	0092      	lsls	r2, r2, #2
 80018a8:	210f      	movs	r1, #15
 80018aa:	4091      	lsls	r1, r2
 80018ac:	000a      	movs	r2, r1
 80018ae:	43d1      	mvns	r1, r2
 80018b0:	697a      	ldr	r2, [r7, #20]
 80018b2:	08d2      	lsrs	r2, r2, #3
 80018b4:	4019      	ands	r1, r3
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	3208      	adds	r2, #8
 80018ba:	0092      	lsls	r2, r2, #2
 80018bc:	50d1      	str	r1, [r2, r3]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	68db      	ldr	r3, [r3, #12]
 80018c2:	697a      	ldr	r2, [r7, #20]
 80018c4:	0052      	lsls	r2, r2, #1
 80018c6:	2103      	movs	r1, #3
 80018c8:	4091      	lsls	r1, r2
 80018ca:	000a      	movs	r2, r1
 80018cc:	43d2      	mvns	r2, r2
 80018ce:	401a      	ands	r2, r3
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	685b      	ldr	r3, [r3, #4]
 80018d8:	2101      	movs	r1, #1
 80018da:	697a      	ldr	r2, [r7, #20]
 80018dc:	4091      	lsls	r1, r2
 80018de:	000a      	movs	r2, r1
 80018e0:	43d2      	mvns	r2, r2
 80018e2:	401a      	ands	r2, r3
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	689b      	ldr	r3, [r3, #8]
 80018ec:	697a      	ldr	r2, [r7, #20]
 80018ee:	0052      	lsls	r2, r2, #1
 80018f0:	2103      	movs	r1, #3
 80018f2:	4091      	lsls	r1, r2
 80018f4:	000a      	movs	r2, r1
 80018f6:	43d2      	mvns	r2, r2
 80018f8:	401a      	ands	r2, r3
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	609a      	str	r2, [r3, #8]

    }

    position++;
 80018fe:	697b      	ldr	r3, [r7, #20]
 8001900:	3301      	adds	r3, #1
 8001902:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8001904:	683a      	ldr	r2, [r7, #0]
 8001906:	697b      	ldr	r3, [r7, #20]
 8001908:	40da      	lsrs	r2, r3
 800190a:	1e13      	subs	r3, r2, #0
 800190c:	d000      	beq.n	8001910 <HAL_GPIO_DeInit+0x180>
 800190e:	e747      	b.n	80017a0 <HAL_GPIO_DeInit+0x10>
  }
}
 8001910:	46c0      	nop			; (mov r8, r8)
 8001912:	46c0      	nop			; (mov r8, r8)
 8001914:	46bd      	mov	sp, r7
 8001916:	b006      	add	sp, #24
 8001918:	bd80      	pop	{r7, pc}
 800191a:	46c0      	nop			; (mov r8, r8)
 800191c:	40010000 	.word	0x40010000
 8001920:	48000400 	.word	0x48000400
 8001924:	48000800 	.word	0x48000800
 8001928:	48000c00 	.word	0x48000c00
 800192c:	40010400 	.word	0x40010400

08001930 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	b082      	sub	sp, #8
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
 8001938:	0008      	movs	r0, r1
 800193a:	0011      	movs	r1, r2
 800193c:	1cbb      	adds	r3, r7, #2
 800193e:	1c02      	adds	r2, r0, #0
 8001940:	801a      	strh	r2, [r3, #0]
 8001942:	1c7b      	adds	r3, r7, #1
 8001944:	1c0a      	adds	r2, r1, #0
 8001946:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001948:	1c7b      	adds	r3, r7, #1
 800194a:	781b      	ldrb	r3, [r3, #0]
 800194c:	2b00      	cmp	r3, #0
 800194e:	d004      	beq.n	800195a <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001950:	1cbb      	adds	r3, r7, #2
 8001952:	881a      	ldrh	r2, [r3, #0]
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001958:	e003      	b.n	8001962 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800195a:	1cbb      	adds	r3, r7, #2
 800195c:	881a      	ldrh	r2, [r3, #0]
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001962:	46c0      	nop			; (mov r8, r8)
 8001964:	46bd      	mov	sp, r7
 8001966:	b002      	add	sp, #8
 8001968:	bd80      	pop	{r7, pc}
	...

0800196c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	b088      	sub	sp, #32
 8001970:	af00      	add	r7, sp, #0
 8001972:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	2b00      	cmp	r3, #0
 8001978:	d101      	bne.n	800197e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800197a:	2301      	movs	r3, #1
 800197c:	e301      	b.n	8001f82 <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	2201      	movs	r2, #1
 8001984:	4013      	ands	r3, r2
 8001986:	d100      	bne.n	800198a <HAL_RCC_OscConfig+0x1e>
 8001988:	e08d      	b.n	8001aa6 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800198a:	4bc3      	ldr	r3, [pc, #780]	; (8001c98 <HAL_RCC_OscConfig+0x32c>)
 800198c:	685b      	ldr	r3, [r3, #4]
 800198e:	220c      	movs	r2, #12
 8001990:	4013      	ands	r3, r2
 8001992:	2b04      	cmp	r3, #4
 8001994:	d00e      	beq.n	80019b4 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001996:	4bc0      	ldr	r3, [pc, #768]	; (8001c98 <HAL_RCC_OscConfig+0x32c>)
 8001998:	685b      	ldr	r3, [r3, #4]
 800199a:	220c      	movs	r2, #12
 800199c:	4013      	ands	r3, r2
 800199e:	2b08      	cmp	r3, #8
 80019a0:	d116      	bne.n	80019d0 <HAL_RCC_OscConfig+0x64>
 80019a2:	4bbd      	ldr	r3, [pc, #756]	; (8001c98 <HAL_RCC_OscConfig+0x32c>)
 80019a4:	685a      	ldr	r2, [r3, #4]
 80019a6:	2380      	movs	r3, #128	; 0x80
 80019a8:	025b      	lsls	r3, r3, #9
 80019aa:	401a      	ands	r2, r3
 80019ac:	2380      	movs	r3, #128	; 0x80
 80019ae:	025b      	lsls	r3, r3, #9
 80019b0:	429a      	cmp	r2, r3
 80019b2:	d10d      	bne.n	80019d0 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80019b4:	4bb8      	ldr	r3, [pc, #736]	; (8001c98 <HAL_RCC_OscConfig+0x32c>)
 80019b6:	681a      	ldr	r2, [r3, #0]
 80019b8:	2380      	movs	r3, #128	; 0x80
 80019ba:	029b      	lsls	r3, r3, #10
 80019bc:	4013      	ands	r3, r2
 80019be:	d100      	bne.n	80019c2 <HAL_RCC_OscConfig+0x56>
 80019c0:	e070      	b.n	8001aa4 <HAL_RCC_OscConfig+0x138>
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	685b      	ldr	r3, [r3, #4]
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d000      	beq.n	80019cc <HAL_RCC_OscConfig+0x60>
 80019ca:	e06b      	b.n	8001aa4 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 80019cc:	2301      	movs	r3, #1
 80019ce:	e2d8      	b.n	8001f82 <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	685b      	ldr	r3, [r3, #4]
 80019d4:	2b01      	cmp	r3, #1
 80019d6:	d107      	bne.n	80019e8 <HAL_RCC_OscConfig+0x7c>
 80019d8:	4baf      	ldr	r3, [pc, #700]	; (8001c98 <HAL_RCC_OscConfig+0x32c>)
 80019da:	681a      	ldr	r2, [r3, #0]
 80019dc:	4bae      	ldr	r3, [pc, #696]	; (8001c98 <HAL_RCC_OscConfig+0x32c>)
 80019de:	2180      	movs	r1, #128	; 0x80
 80019e0:	0249      	lsls	r1, r1, #9
 80019e2:	430a      	orrs	r2, r1
 80019e4:	601a      	str	r2, [r3, #0]
 80019e6:	e02f      	b.n	8001a48 <HAL_RCC_OscConfig+0xdc>
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	685b      	ldr	r3, [r3, #4]
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d10c      	bne.n	8001a0a <HAL_RCC_OscConfig+0x9e>
 80019f0:	4ba9      	ldr	r3, [pc, #676]	; (8001c98 <HAL_RCC_OscConfig+0x32c>)
 80019f2:	681a      	ldr	r2, [r3, #0]
 80019f4:	4ba8      	ldr	r3, [pc, #672]	; (8001c98 <HAL_RCC_OscConfig+0x32c>)
 80019f6:	49a9      	ldr	r1, [pc, #676]	; (8001c9c <HAL_RCC_OscConfig+0x330>)
 80019f8:	400a      	ands	r2, r1
 80019fa:	601a      	str	r2, [r3, #0]
 80019fc:	4ba6      	ldr	r3, [pc, #664]	; (8001c98 <HAL_RCC_OscConfig+0x32c>)
 80019fe:	681a      	ldr	r2, [r3, #0]
 8001a00:	4ba5      	ldr	r3, [pc, #660]	; (8001c98 <HAL_RCC_OscConfig+0x32c>)
 8001a02:	49a7      	ldr	r1, [pc, #668]	; (8001ca0 <HAL_RCC_OscConfig+0x334>)
 8001a04:	400a      	ands	r2, r1
 8001a06:	601a      	str	r2, [r3, #0]
 8001a08:	e01e      	b.n	8001a48 <HAL_RCC_OscConfig+0xdc>
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	685b      	ldr	r3, [r3, #4]
 8001a0e:	2b05      	cmp	r3, #5
 8001a10:	d10e      	bne.n	8001a30 <HAL_RCC_OscConfig+0xc4>
 8001a12:	4ba1      	ldr	r3, [pc, #644]	; (8001c98 <HAL_RCC_OscConfig+0x32c>)
 8001a14:	681a      	ldr	r2, [r3, #0]
 8001a16:	4ba0      	ldr	r3, [pc, #640]	; (8001c98 <HAL_RCC_OscConfig+0x32c>)
 8001a18:	2180      	movs	r1, #128	; 0x80
 8001a1a:	02c9      	lsls	r1, r1, #11
 8001a1c:	430a      	orrs	r2, r1
 8001a1e:	601a      	str	r2, [r3, #0]
 8001a20:	4b9d      	ldr	r3, [pc, #628]	; (8001c98 <HAL_RCC_OscConfig+0x32c>)
 8001a22:	681a      	ldr	r2, [r3, #0]
 8001a24:	4b9c      	ldr	r3, [pc, #624]	; (8001c98 <HAL_RCC_OscConfig+0x32c>)
 8001a26:	2180      	movs	r1, #128	; 0x80
 8001a28:	0249      	lsls	r1, r1, #9
 8001a2a:	430a      	orrs	r2, r1
 8001a2c:	601a      	str	r2, [r3, #0]
 8001a2e:	e00b      	b.n	8001a48 <HAL_RCC_OscConfig+0xdc>
 8001a30:	4b99      	ldr	r3, [pc, #612]	; (8001c98 <HAL_RCC_OscConfig+0x32c>)
 8001a32:	681a      	ldr	r2, [r3, #0]
 8001a34:	4b98      	ldr	r3, [pc, #608]	; (8001c98 <HAL_RCC_OscConfig+0x32c>)
 8001a36:	4999      	ldr	r1, [pc, #612]	; (8001c9c <HAL_RCC_OscConfig+0x330>)
 8001a38:	400a      	ands	r2, r1
 8001a3a:	601a      	str	r2, [r3, #0]
 8001a3c:	4b96      	ldr	r3, [pc, #600]	; (8001c98 <HAL_RCC_OscConfig+0x32c>)
 8001a3e:	681a      	ldr	r2, [r3, #0]
 8001a40:	4b95      	ldr	r3, [pc, #596]	; (8001c98 <HAL_RCC_OscConfig+0x32c>)
 8001a42:	4997      	ldr	r1, [pc, #604]	; (8001ca0 <HAL_RCC_OscConfig+0x334>)
 8001a44:	400a      	ands	r2, r1
 8001a46:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	685b      	ldr	r3, [r3, #4]
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d014      	beq.n	8001a7a <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a50:	f7ff fc70 	bl	8001334 <HAL_GetTick>
 8001a54:	0003      	movs	r3, r0
 8001a56:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a58:	e008      	b.n	8001a6c <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001a5a:	f7ff fc6b 	bl	8001334 <HAL_GetTick>
 8001a5e:	0002      	movs	r2, r0
 8001a60:	69bb      	ldr	r3, [r7, #24]
 8001a62:	1ad3      	subs	r3, r2, r3
 8001a64:	2b64      	cmp	r3, #100	; 0x64
 8001a66:	d901      	bls.n	8001a6c <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8001a68:	2303      	movs	r3, #3
 8001a6a:	e28a      	b.n	8001f82 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a6c:	4b8a      	ldr	r3, [pc, #552]	; (8001c98 <HAL_RCC_OscConfig+0x32c>)
 8001a6e:	681a      	ldr	r2, [r3, #0]
 8001a70:	2380      	movs	r3, #128	; 0x80
 8001a72:	029b      	lsls	r3, r3, #10
 8001a74:	4013      	ands	r3, r2
 8001a76:	d0f0      	beq.n	8001a5a <HAL_RCC_OscConfig+0xee>
 8001a78:	e015      	b.n	8001aa6 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a7a:	f7ff fc5b 	bl	8001334 <HAL_GetTick>
 8001a7e:	0003      	movs	r3, r0
 8001a80:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a82:	e008      	b.n	8001a96 <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001a84:	f7ff fc56 	bl	8001334 <HAL_GetTick>
 8001a88:	0002      	movs	r2, r0
 8001a8a:	69bb      	ldr	r3, [r7, #24]
 8001a8c:	1ad3      	subs	r3, r2, r3
 8001a8e:	2b64      	cmp	r3, #100	; 0x64
 8001a90:	d901      	bls.n	8001a96 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8001a92:	2303      	movs	r3, #3
 8001a94:	e275      	b.n	8001f82 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a96:	4b80      	ldr	r3, [pc, #512]	; (8001c98 <HAL_RCC_OscConfig+0x32c>)
 8001a98:	681a      	ldr	r2, [r3, #0]
 8001a9a:	2380      	movs	r3, #128	; 0x80
 8001a9c:	029b      	lsls	r3, r3, #10
 8001a9e:	4013      	ands	r3, r2
 8001aa0:	d1f0      	bne.n	8001a84 <HAL_RCC_OscConfig+0x118>
 8001aa2:	e000      	b.n	8001aa6 <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001aa4:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	2202      	movs	r2, #2
 8001aac:	4013      	ands	r3, r2
 8001aae:	d100      	bne.n	8001ab2 <HAL_RCC_OscConfig+0x146>
 8001ab0:	e069      	b.n	8001b86 <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001ab2:	4b79      	ldr	r3, [pc, #484]	; (8001c98 <HAL_RCC_OscConfig+0x32c>)
 8001ab4:	685b      	ldr	r3, [r3, #4]
 8001ab6:	220c      	movs	r2, #12
 8001ab8:	4013      	ands	r3, r2
 8001aba:	d00b      	beq.n	8001ad4 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001abc:	4b76      	ldr	r3, [pc, #472]	; (8001c98 <HAL_RCC_OscConfig+0x32c>)
 8001abe:	685b      	ldr	r3, [r3, #4]
 8001ac0:	220c      	movs	r2, #12
 8001ac2:	4013      	ands	r3, r2
 8001ac4:	2b08      	cmp	r3, #8
 8001ac6:	d11c      	bne.n	8001b02 <HAL_RCC_OscConfig+0x196>
 8001ac8:	4b73      	ldr	r3, [pc, #460]	; (8001c98 <HAL_RCC_OscConfig+0x32c>)
 8001aca:	685a      	ldr	r2, [r3, #4]
 8001acc:	2380      	movs	r3, #128	; 0x80
 8001ace:	025b      	lsls	r3, r3, #9
 8001ad0:	4013      	ands	r3, r2
 8001ad2:	d116      	bne.n	8001b02 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ad4:	4b70      	ldr	r3, [pc, #448]	; (8001c98 <HAL_RCC_OscConfig+0x32c>)
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	2202      	movs	r2, #2
 8001ada:	4013      	ands	r3, r2
 8001adc:	d005      	beq.n	8001aea <HAL_RCC_OscConfig+0x17e>
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	68db      	ldr	r3, [r3, #12]
 8001ae2:	2b01      	cmp	r3, #1
 8001ae4:	d001      	beq.n	8001aea <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8001ae6:	2301      	movs	r3, #1
 8001ae8:	e24b      	b.n	8001f82 <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001aea:	4b6b      	ldr	r3, [pc, #428]	; (8001c98 <HAL_RCC_OscConfig+0x32c>)
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	22f8      	movs	r2, #248	; 0xf8
 8001af0:	4393      	bics	r3, r2
 8001af2:	0019      	movs	r1, r3
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	691b      	ldr	r3, [r3, #16]
 8001af8:	00da      	lsls	r2, r3, #3
 8001afa:	4b67      	ldr	r3, [pc, #412]	; (8001c98 <HAL_RCC_OscConfig+0x32c>)
 8001afc:	430a      	orrs	r2, r1
 8001afe:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b00:	e041      	b.n	8001b86 <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	68db      	ldr	r3, [r3, #12]
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d024      	beq.n	8001b54 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001b0a:	4b63      	ldr	r3, [pc, #396]	; (8001c98 <HAL_RCC_OscConfig+0x32c>)
 8001b0c:	681a      	ldr	r2, [r3, #0]
 8001b0e:	4b62      	ldr	r3, [pc, #392]	; (8001c98 <HAL_RCC_OscConfig+0x32c>)
 8001b10:	2101      	movs	r1, #1
 8001b12:	430a      	orrs	r2, r1
 8001b14:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b16:	f7ff fc0d 	bl	8001334 <HAL_GetTick>
 8001b1a:	0003      	movs	r3, r0
 8001b1c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b1e:	e008      	b.n	8001b32 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001b20:	f7ff fc08 	bl	8001334 <HAL_GetTick>
 8001b24:	0002      	movs	r2, r0
 8001b26:	69bb      	ldr	r3, [r7, #24]
 8001b28:	1ad3      	subs	r3, r2, r3
 8001b2a:	2b02      	cmp	r3, #2
 8001b2c:	d901      	bls.n	8001b32 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8001b2e:	2303      	movs	r3, #3
 8001b30:	e227      	b.n	8001f82 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b32:	4b59      	ldr	r3, [pc, #356]	; (8001c98 <HAL_RCC_OscConfig+0x32c>)
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	2202      	movs	r2, #2
 8001b38:	4013      	ands	r3, r2
 8001b3a:	d0f1      	beq.n	8001b20 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b3c:	4b56      	ldr	r3, [pc, #344]	; (8001c98 <HAL_RCC_OscConfig+0x32c>)
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	22f8      	movs	r2, #248	; 0xf8
 8001b42:	4393      	bics	r3, r2
 8001b44:	0019      	movs	r1, r3
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	691b      	ldr	r3, [r3, #16]
 8001b4a:	00da      	lsls	r2, r3, #3
 8001b4c:	4b52      	ldr	r3, [pc, #328]	; (8001c98 <HAL_RCC_OscConfig+0x32c>)
 8001b4e:	430a      	orrs	r2, r1
 8001b50:	601a      	str	r2, [r3, #0]
 8001b52:	e018      	b.n	8001b86 <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001b54:	4b50      	ldr	r3, [pc, #320]	; (8001c98 <HAL_RCC_OscConfig+0x32c>)
 8001b56:	681a      	ldr	r2, [r3, #0]
 8001b58:	4b4f      	ldr	r3, [pc, #316]	; (8001c98 <HAL_RCC_OscConfig+0x32c>)
 8001b5a:	2101      	movs	r1, #1
 8001b5c:	438a      	bics	r2, r1
 8001b5e:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b60:	f7ff fbe8 	bl	8001334 <HAL_GetTick>
 8001b64:	0003      	movs	r3, r0
 8001b66:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b68:	e008      	b.n	8001b7c <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001b6a:	f7ff fbe3 	bl	8001334 <HAL_GetTick>
 8001b6e:	0002      	movs	r2, r0
 8001b70:	69bb      	ldr	r3, [r7, #24]
 8001b72:	1ad3      	subs	r3, r2, r3
 8001b74:	2b02      	cmp	r3, #2
 8001b76:	d901      	bls.n	8001b7c <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8001b78:	2303      	movs	r3, #3
 8001b7a:	e202      	b.n	8001f82 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b7c:	4b46      	ldr	r3, [pc, #280]	; (8001c98 <HAL_RCC_OscConfig+0x32c>)
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	2202      	movs	r2, #2
 8001b82:	4013      	ands	r3, r2
 8001b84:	d1f1      	bne.n	8001b6a <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	2208      	movs	r2, #8
 8001b8c:	4013      	ands	r3, r2
 8001b8e:	d036      	beq.n	8001bfe <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	69db      	ldr	r3, [r3, #28]
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d019      	beq.n	8001bcc <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001b98:	4b3f      	ldr	r3, [pc, #252]	; (8001c98 <HAL_RCC_OscConfig+0x32c>)
 8001b9a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001b9c:	4b3e      	ldr	r3, [pc, #248]	; (8001c98 <HAL_RCC_OscConfig+0x32c>)
 8001b9e:	2101      	movs	r1, #1
 8001ba0:	430a      	orrs	r2, r1
 8001ba2:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ba4:	f7ff fbc6 	bl	8001334 <HAL_GetTick>
 8001ba8:	0003      	movs	r3, r0
 8001baa:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001bac:	e008      	b.n	8001bc0 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001bae:	f7ff fbc1 	bl	8001334 <HAL_GetTick>
 8001bb2:	0002      	movs	r2, r0
 8001bb4:	69bb      	ldr	r3, [r7, #24]
 8001bb6:	1ad3      	subs	r3, r2, r3
 8001bb8:	2b02      	cmp	r3, #2
 8001bba:	d901      	bls.n	8001bc0 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8001bbc:	2303      	movs	r3, #3
 8001bbe:	e1e0      	b.n	8001f82 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001bc0:	4b35      	ldr	r3, [pc, #212]	; (8001c98 <HAL_RCC_OscConfig+0x32c>)
 8001bc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bc4:	2202      	movs	r2, #2
 8001bc6:	4013      	ands	r3, r2
 8001bc8:	d0f1      	beq.n	8001bae <HAL_RCC_OscConfig+0x242>
 8001bca:	e018      	b.n	8001bfe <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001bcc:	4b32      	ldr	r3, [pc, #200]	; (8001c98 <HAL_RCC_OscConfig+0x32c>)
 8001bce:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001bd0:	4b31      	ldr	r3, [pc, #196]	; (8001c98 <HAL_RCC_OscConfig+0x32c>)
 8001bd2:	2101      	movs	r1, #1
 8001bd4:	438a      	bics	r2, r1
 8001bd6:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001bd8:	f7ff fbac 	bl	8001334 <HAL_GetTick>
 8001bdc:	0003      	movs	r3, r0
 8001bde:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001be0:	e008      	b.n	8001bf4 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001be2:	f7ff fba7 	bl	8001334 <HAL_GetTick>
 8001be6:	0002      	movs	r2, r0
 8001be8:	69bb      	ldr	r3, [r7, #24]
 8001bea:	1ad3      	subs	r3, r2, r3
 8001bec:	2b02      	cmp	r3, #2
 8001bee:	d901      	bls.n	8001bf4 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8001bf0:	2303      	movs	r3, #3
 8001bf2:	e1c6      	b.n	8001f82 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001bf4:	4b28      	ldr	r3, [pc, #160]	; (8001c98 <HAL_RCC_OscConfig+0x32c>)
 8001bf6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bf8:	2202      	movs	r2, #2
 8001bfa:	4013      	ands	r3, r2
 8001bfc:	d1f1      	bne.n	8001be2 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	2204      	movs	r2, #4
 8001c04:	4013      	ands	r3, r2
 8001c06:	d100      	bne.n	8001c0a <HAL_RCC_OscConfig+0x29e>
 8001c08:	e0b4      	b.n	8001d74 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001c0a:	201f      	movs	r0, #31
 8001c0c:	183b      	adds	r3, r7, r0
 8001c0e:	2200      	movs	r2, #0
 8001c10:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001c12:	4b21      	ldr	r3, [pc, #132]	; (8001c98 <HAL_RCC_OscConfig+0x32c>)
 8001c14:	69da      	ldr	r2, [r3, #28]
 8001c16:	2380      	movs	r3, #128	; 0x80
 8001c18:	055b      	lsls	r3, r3, #21
 8001c1a:	4013      	ands	r3, r2
 8001c1c:	d110      	bne.n	8001c40 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c1e:	4b1e      	ldr	r3, [pc, #120]	; (8001c98 <HAL_RCC_OscConfig+0x32c>)
 8001c20:	69da      	ldr	r2, [r3, #28]
 8001c22:	4b1d      	ldr	r3, [pc, #116]	; (8001c98 <HAL_RCC_OscConfig+0x32c>)
 8001c24:	2180      	movs	r1, #128	; 0x80
 8001c26:	0549      	lsls	r1, r1, #21
 8001c28:	430a      	orrs	r2, r1
 8001c2a:	61da      	str	r2, [r3, #28]
 8001c2c:	4b1a      	ldr	r3, [pc, #104]	; (8001c98 <HAL_RCC_OscConfig+0x32c>)
 8001c2e:	69da      	ldr	r2, [r3, #28]
 8001c30:	2380      	movs	r3, #128	; 0x80
 8001c32:	055b      	lsls	r3, r3, #21
 8001c34:	4013      	ands	r3, r2
 8001c36:	60fb      	str	r3, [r7, #12]
 8001c38:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001c3a:	183b      	adds	r3, r7, r0
 8001c3c:	2201      	movs	r2, #1
 8001c3e:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c40:	4b18      	ldr	r3, [pc, #96]	; (8001ca4 <HAL_RCC_OscConfig+0x338>)
 8001c42:	681a      	ldr	r2, [r3, #0]
 8001c44:	2380      	movs	r3, #128	; 0x80
 8001c46:	005b      	lsls	r3, r3, #1
 8001c48:	4013      	ands	r3, r2
 8001c4a:	d11a      	bne.n	8001c82 <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001c4c:	4b15      	ldr	r3, [pc, #84]	; (8001ca4 <HAL_RCC_OscConfig+0x338>)
 8001c4e:	681a      	ldr	r2, [r3, #0]
 8001c50:	4b14      	ldr	r3, [pc, #80]	; (8001ca4 <HAL_RCC_OscConfig+0x338>)
 8001c52:	2180      	movs	r1, #128	; 0x80
 8001c54:	0049      	lsls	r1, r1, #1
 8001c56:	430a      	orrs	r2, r1
 8001c58:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001c5a:	f7ff fb6b 	bl	8001334 <HAL_GetTick>
 8001c5e:	0003      	movs	r3, r0
 8001c60:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c62:	e008      	b.n	8001c76 <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c64:	f7ff fb66 	bl	8001334 <HAL_GetTick>
 8001c68:	0002      	movs	r2, r0
 8001c6a:	69bb      	ldr	r3, [r7, #24]
 8001c6c:	1ad3      	subs	r3, r2, r3
 8001c6e:	2b64      	cmp	r3, #100	; 0x64
 8001c70:	d901      	bls.n	8001c76 <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8001c72:	2303      	movs	r3, #3
 8001c74:	e185      	b.n	8001f82 <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c76:	4b0b      	ldr	r3, [pc, #44]	; (8001ca4 <HAL_RCC_OscConfig+0x338>)
 8001c78:	681a      	ldr	r2, [r3, #0]
 8001c7a:	2380      	movs	r3, #128	; 0x80
 8001c7c:	005b      	lsls	r3, r3, #1
 8001c7e:	4013      	ands	r3, r2
 8001c80:	d0f0      	beq.n	8001c64 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	689b      	ldr	r3, [r3, #8]
 8001c86:	2b01      	cmp	r3, #1
 8001c88:	d10e      	bne.n	8001ca8 <HAL_RCC_OscConfig+0x33c>
 8001c8a:	4b03      	ldr	r3, [pc, #12]	; (8001c98 <HAL_RCC_OscConfig+0x32c>)
 8001c8c:	6a1a      	ldr	r2, [r3, #32]
 8001c8e:	4b02      	ldr	r3, [pc, #8]	; (8001c98 <HAL_RCC_OscConfig+0x32c>)
 8001c90:	2101      	movs	r1, #1
 8001c92:	430a      	orrs	r2, r1
 8001c94:	621a      	str	r2, [r3, #32]
 8001c96:	e035      	b.n	8001d04 <HAL_RCC_OscConfig+0x398>
 8001c98:	40021000 	.word	0x40021000
 8001c9c:	fffeffff 	.word	0xfffeffff
 8001ca0:	fffbffff 	.word	0xfffbffff
 8001ca4:	40007000 	.word	0x40007000
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	689b      	ldr	r3, [r3, #8]
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d10c      	bne.n	8001cca <HAL_RCC_OscConfig+0x35e>
 8001cb0:	4bb6      	ldr	r3, [pc, #728]	; (8001f8c <HAL_RCC_OscConfig+0x620>)
 8001cb2:	6a1a      	ldr	r2, [r3, #32]
 8001cb4:	4bb5      	ldr	r3, [pc, #724]	; (8001f8c <HAL_RCC_OscConfig+0x620>)
 8001cb6:	2101      	movs	r1, #1
 8001cb8:	438a      	bics	r2, r1
 8001cba:	621a      	str	r2, [r3, #32]
 8001cbc:	4bb3      	ldr	r3, [pc, #716]	; (8001f8c <HAL_RCC_OscConfig+0x620>)
 8001cbe:	6a1a      	ldr	r2, [r3, #32]
 8001cc0:	4bb2      	ldr	r3, [pc, #712]	; (8001f8c <HAL_RCC_OscConfig+0x620>)
 8001cc2:	2104      	movs	r1, #4
 8001cc4:	438a      	bics	r2, r1
 8001cc6:	621a      	str	r2, [r3, #32]
 8001cc8:	e01c      	b.n	8001d04 <HAL_RCC_OscConfig+0x398>
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	689b      	ldr	r3, [r3, #8]
 8001cce:	2b05      	cmp	r3, #5
 8001cd0:	d10c      	bne.n	8001cec <HAL_RCC_OscConfig+0x380>
 8001cd2:	4bae      	ldr	r3, [pc, #696]	; (8001f8c <HAL_RCC_OscConfig+0x620>)
 8001cd4:	6a1a      	ldr	r2, [r3, #32]
 8001cd6:	4bad      	ldr	r3, [pc, #692]	; (8001f8c <HAL_RCC_OscConfig+0x620>)
 8001cd8:	2104      	movs	r1, #4
 8001cda:	430a      	orrs	r2, r1
 8001cdc:	621a      	str	r2, [r3, #32]
 8001cde:	4bab      	ldr	r3, [pc, #684]	; (8001f8c <HAL_RCC_OscConfig+0x620>)
 8001ce0:	6a1a      	ldr	r2, [r3, #32]
 8001ce2:	4baa      	ldr	r3, [pc, #680]	; (8001f8c <HAL_RCC_OscConfig+0x620>)
 8001ce4:	2101      	movs	r1, #1
 8001ce6:	430a      	orrs	r2, r1
 8001ce8:	621a      	str	r2, [r3, #32]
 8001cea:	e00b      	b.n	8001d04 <HAL_RCC_OscConfig+0x398>
 8001cec:	4ba7      	ldr	r3, [pc, #668]	; (8001f8c <HAL_RCC_OscConfig+0x620>)
 8001cee:	6a1a      	ldr	r2, [r3, #32]
 8001cf0:	4ba6      	ldr	r3, [pc, #664]	; (8001f8c <HAL_RCC_OscConfig+0x620>)
 8001cf2:	2101      	movs	r1, #1
 8001cf4:	438a      	bics	r2, r1
 8001cf6:	621a      	str	r2, [r3, #32]
 8001cf8:	4ba4      	ldr	r3, [pc, #656]	; (8001f8c <HAL_RCC_OscConfig+0x620>)
 8001cfa:	6a1a      	ldr	r2, [r3, #32]
 8001cfc:	4ba3      	ldr	r3, [pc, #652]	; (8001f8c <HAL_RCC_OscConfig+0x620>)
 8001cfe:	2104      	movs	r1, #4
 8001d00:	438a      	bics	r2, r1
 8001d02:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	689b      	ldr	r3, [r3, #8]
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d014      	beq.n	8001d36 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d0c:	f7ff fb12 	bl	8001334 <HAL_GetTick>
 8001d10:	0003      	movs	r3, r0
 8001d12:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d14:	e009      	b.n	8001d2a <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001d16:	f7ff fb0d 	bl	8001334 <HAL_GetTick>
 8001d1a:	0002      	movs	r2, r0
 8001d1c:	69bb      	ldr	r3, [r7, #24]
 8001d1e:	1ad3      	subs	r3, r2, r3
 8001d20:	4a9b      	ldr	r2, [pc, #620]	; (8001f90 <HAL_RCC_OscConfig+0x624>)
 8001d22:	4293      	cmp	r3, r2
 8001d24:	d901      	bls.n	8001d2a <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 8001d26:	2303      	movs	r3, #3
 8001d28:	e12b      	b.n	8001f82 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d2a:	4b98      	ldr	r3, [pc, #608]	; (8001f8c <HAL_RCC_OscConfig+0x620>)
 8001d2c:	6a1b      	ldr	r3, [r3, #32]
 8001d2e:	2202      	movs	r2, #2
 8001d30:	4013      	ands	r3, r2
 8001d32:	d0f0      	beq.n	8001d16 <HAL_RCC_OscConfig+0x3aa>
 8001d34:	e013      	b.n	8001d5e <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d36:	f7ff fafd 	bl	8001334 <HAL_GetTick>
 8001d3a:	0003      	movs	r3, r0
 8001d3c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d3e:	e009      	b.n	8001d54 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001d40:	f7ff faf8 	bl	8001334 <HAL_GetTick>
 8001d44:	0002      	movs	r2, r0
 8001d46:	69bb      	ldr	r3, [r7, #24]
 8001d48:	1ad3      	subs	r3, r2, r3
 8001d4a:	4a91      	ldr	r2, [pc, #580]	; (8001f90 <HAL_RCC_OscConfig+0x624>)
 8001d4c:	4293      	cmp	r3, r2
 8001d4e:	d901      	bls.n	8001d54 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8001d50:	2303      	movs	r3, #3
 8001d52:	e116      	b.n	8001f82 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d54:	4b8d      	ldr	r3, [pc, #564]	; (8001f8c <HAL_RCC_OscConfig+0x620>)
 8001d56:	6a1b      	ldr	r3, [r3, #32]
 8001d58:	2202      	movs	r2, #2
 8001d5a:	4013      	ands	r3, r2
 8001d5c:	d1f0      	bne.n	8001d40 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001d5e:	231f      	movs	r3, #31
 8001d60:	18fb      	adds	r3, r7, r3
 8001d62:	781b      	ldrb	r3, [r3, #0]
 8001d64:	2b01      	cmp	r3, #1
 8001d66:	d105      	bne.n	8001d74 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d68:	4b88      	ldr	r3, [pc, #544]	; (8001f8c <HAL_RCC_OscConfig+0x620>)
 8001d6a:	69da      	ldr	r2, [r3, #28]
 8001d6c:	4b87      	ldr	r3, [pc, #540]	; (8001f8c <HAL_RCC_OscConfig+0x620>)
 8001d6e:	4989      	ldr	r1, [pc, #548]	; (8001f94 <HAL_RCC_OscConfig+0x628>)
 8001d70:	400a      	ands	r2, r1
 8001d72:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	2210      	movs	r2, #16
 8001d7a:	4013      	ands	r3, r2
 8001d7c:	d063      	beq.n	8001e46 <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	695b      	ldr	r3, [r3, #20]
 8001d82:	2b01      	cmp	r3, #1
 8001d84:	d12a      	bne.n	8001ddc <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001d86:	4b81      	ldr	r3, [pc, #516]	; (8001f8c <HAL_RCC_OscConfig+0x620>)
 8001d88:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001d8a:	4b80      	ldr	r3, [pc, #512]	; (8001f8c <HAL_RCC_OscConfig+0x620>)
 8001d8c:	2104      	movs	r1, #4
 8001d8e:	430a      	orrs	r2, r1
 8001d90:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8001d92:	4b7e      	ldr	r3, [pc, #504]	; (8001f8c <HAL_RCC_OscConfig+0x620>)
 8001d94:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001d96:	4b7d      	ldr	r3, [pc, #500]	; (8001f8c <HAL_RCC_OscConfig+0x620>)
 8001d98:	2101      	movs	r1, #1
 8001d9a:	430a      	orrs	r2, r1
 8001d9c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d9e:	f7ff fac9 	bl	8001334 <HAL_GetTick>
 8001da2:	0003      	movs	r3, r0
 8001da4:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001da6:	e008      	b.n	8001dba <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001da8:	f7ff fac4 	bl	8001334 <HAL_GetTick>
 8001dac:	0002      	movs	r2, r0
 8001dae:	69bb      	ldr	r3, [r7, #24]
 8001db0:	1ad3      	subs	r3, r2, r3
 8001db2:	2b02      	cmp	r3, #2
 8001db4:	d901      	bls.n	8001dba <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 8001db6:	2303      	movs	r3, #3
 8001db8:	e0e3      	b.n	8001f82 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001dba:	4b74      	ldr	r3, [pc, #464]	; (8001f8c <HAL_RCC_OscConfig+0x620>)
 8001dbc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001dbe:	2202      	movs	r2, #2
 8001dc0:	4013      	ands	r3, r2
 8001dc2:	d0f1      	beq.n	8001da8 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001dc4:	4b71      	ldr	r3, [pc, #452]	; (8001f8c <HAL_RCC_OscConfig+0x620>)
 8001dc6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001dc8:	22f8      	movs	r2, #248	; 0xf8
 8001dca:	4393      	bics	r3, r2
 8001dcc:	0019      	movs	r1, r3
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	699b      	ldr	r3, [r3, #24]
 8001dd2:	00da      	lsls	r2, r3, #3
 8001dd4:	4b6d      	ldr	r3, [pc, #436]	; (8001f8c <HAL_RCC_OscConfig+0x620>)
 8001dd6:	430a      	orrs	r2, r1
 8001dd8:	635a      	str	r2, [r3, #52]	; 0x34
 8001dda:	e034      	b.n	8001e46 <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	695b      	ldr	r3, [r3, #20]
 8001de0:	3305      	adds	r3, #5
 8001de2:	d111      	bne.n	8001e08 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8001de4:	4b69      	ldr	r3, [pc, #420]	; (8001f8c <HAL_RCC_OscConfig+0x620>)
 8001de6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001de8:	4b68      	ldr	r3, [pc, #416]	; (8001f8c <HAL_RCC_OscConfig+0x620>)
 8001dea:	2104      	movs	r1, #4
 8001dec:	438a      	bics	r2, r1
 8001dee:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001df0:	4b66      	ldr	r3, [pc, #408]	; (8001f8c <HAL_RCC_OscConfig+0x620>)
 8001df2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001df4:	22f8      	movs	r2, #248	; 0xf8
 8001df6:	4393      	bics	r3, r2
 8001df8:	0019      	movs	r1, r3
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	699b      	ldr	r3, [r3, #24]
 8001dfe:	00da      	lsls	r2, r3, #3
 8001e00:	4b62      	ldr	r3, [pc, #392]	; (8001f8c <HAL_RCC_OscConfig+0x620>)
 8001e02:	430a      	orrs	r2, r1
 8001e04:	635a      	str	r2, [r3, #52]	; 0x34
 8001e06:	e01e      	b.n	8001e46 <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001e08:	4b60      	ldr	r3, [pc, #384]	; (8001f8c <HAL_RCC_OscConfig+0x620>)
 8001e0a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001e0c:	4b5f      	ldr	r3, [pc, #380]	; (8001f8c <HAL_RCC_OscConfig+0x620>)
 8001e0e:	2104      	movs	r1, #4
 8001e10:	430a      	orrs	r2, r1
 8001e12:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8001e14:	4b5d      	ldr	r3, [pc, #372]	; (8001f8c <HAL_RCC_OscConfig+0x620>)
 8001e16:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001e18:	4b5c      	ldr	r3, [pc, #368]	; (8001f8c <HAL_RCC_OscConfig+0x620>)
 8001e1a:	2101      	movs	r1, #1
 8001e1c:	438a      	bics	r2, r1
 8001e1e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e20:	f7ff fa88 	bl	8001334 <HAL_GetTick>
 8001e24:	0003      	movs	r3, r0
 8001e26:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001e28:	e008      	b.n	8001e3c <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001e2a:	f7ff fa83 	bl	8001334 <HAL_GetTick>
 8001e2e:	0002      	movs	r2, r0
 8001e30:	69bb      	ldr	r3, [r7, #24]
 8001e32:	1ad3      	subs	r3, r2, r3
 8001e34:	2b02      	cmp	r3, #2
 8001e36:	d901      	bls.n	8001e3c <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8001e38:	2303      	movs	r3, #3
 8001e3a:	e0a2      	b.n	8001f82 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001e3c:	4b53      	ldr	r3, [pc, #332]	; (8001f8c <HAL_RCC_OscConfig+0x620>)
 8001e3e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001e40:	2202      	movs	r2, #2
 8001e42:	4013      	ands	r3, r2
 8001e44:	d1f1      	bne.n	8001e2a <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	6a1b      	ldr	r3, [r3, #32]
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d100      	bne.n	8001e50 <HAL_RCC_OscConfig+0x4e4>
 8001e4e:	e097      	b.n	8001f80 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001e50:	4b4e      	ldr	r3, [pc, #312]	; (8001f8c <HAL_RCC_OscConfig+0x620>)
 8001e52:	685b      	ldr	r3, [r3, #4]
 8001e54:	220c      	movs	r2, #12
 8001e56:	4013      	ands	r3, r2
 8001e58:	2b08      	cmp	r3, #8
 8001e5a:	d100      	bne.n	8001e5e <HAL_RCC_OscConfig+0x4f2>
 8001e5c:	e06b      	b.n	8001f36 <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	6a1b      	ldr	r3, [r3, #32]
 8001e62:	2b02      	cmp	r3, #2
 8001e64:	d14c      	bne.n	8001f00 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e66:	4b49      	ldr	r3, [pc, #292]	; (8001f8c <HAL_RCC_OscConfig+0x620>)
 8001e68:	681a      	ldr	r2, [r3, #0]
 8001e6a:	4b48      	ldr	r3, [pc, #288]	; (8001f8c <HAL_RCC_OscConfig+0x620>)
 8001e6c:	494a      	ldr	r1, [pc, #296]	; (8001f98 <HAL_RCC_OscConfig+0x62c>)
 8001e6e:	400a      	ands	r2, r1
 8001e70:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e72:	f7ff fa5f 	bl	8001334 <HAL_GetTick>
 8001e76:	0003      	movs	r3, r0
 8001e78:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e7a:	e008      	b.n	8001e8e <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e7c:	f7ff fa5a 	bl	8001334 <HAL_GetTick>
 8001e80:	0002      	movs	r2, r0
 8001e82:	69bb      	ldr	r3, [r7, #24]
 8001e84:	1ad3      	subs	r3, r2, r3
 8001e86:	2b02      	cmp	r3, #2
 8001e88:	d901      	bls.n	8001e8e <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 8001e8a:	2303      	movs	r3, #3
 8001e8c:	e079      	b.n	8001f82 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e8e:	4b3f      	ldr	r3, [pc, #252]	; (8001f8c <HAL_RCC_OscConfig+0x620>)
 8001e90:	681a      	ldr	r2, [r3, #0]
 8001e92:	2380      	movs	r3, #128	; 0x80
 8001e94:	049b      	lsls	r3, r3, #18
 8001e96:	4013      	ands	r3, r2
 8001e98:	d1f0      	bne.n	8001e7c <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001e9a:	4b3c      	ldr	r3, [pc, #240]	; (8001f8c <HAL_RCC_OscConfig+0x620>)
 8001e9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e9e:	220f      	movs	r2, #15
 8001ea0:	4393      	bics	r3, r2
 8001ea2:	0019      	movs	r1, r3
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001ea8:	4b38      	ldr	r3, [pc, #224]	; (8001f8c <HAL_RCC_OscConfig+0x620>)
 8001eaa:	430a      	orrs	r2, r1
 8001eac:	62da      	str	r2, [r3, #44]	; 0x2c
 8001eae:	4b37      	ldr	r3, [pc, #220]	; (8001f8c <HAL_RCC_OscConfig+0x620>)
 8001eb0:	685b      	ldr	r3, [r3, #4]
 8001eb2:	4a3a      	ldr	r2, [pc, #232]	; (8001f9c <HAL_RCC_OscConfig+0x630>)
 8001eb4:	4013      	ands	r3, r2
 8001eb6:	0019      	movs	r1, r3
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ec0:	431a      	orrs	r2, r3
 8001ec2:	4b32      	ldr	r3, [pc, #200]	; (8001f8c <HAL_RCC_OscConfig+0x620>)
 8001ec4:	430a      	orrs	r2, r1
 8001ec6:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001ec8:	4b30      	ldr	r3, [pc, #192]	; (8001f8c <HAL_RCC_OscConfig+0x620>)
 8001eca:	681a      	ldr	r2, [r3, #0]
 8001ecc:	4b2f      	ldr	r3, [pc, #188]	; (8001f8c <HAL_RCC_OscConfig+0x620>)
 8001ece:	2180      	movs	r1, #128	; 0x80
 8001ed0:	0449      	lsls	r1, r1, #17
 8001ed2:	430a      	orrs	r2, r1
 8001ed4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ed6:	f7ff fa2d 	bl	8001334 <HAL_GetTick>
 8001eda:	0003      	movs	r3, r0
 8001edc:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001ede:	e008      	b.n	8001ef2 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001ee0:	f7ff fa28 	bl	8001334 <HAL_GetTick>
 8001ee4:	0002      	movs	r2, r0
 8001ee6:	69bb      	ldr	r3, [r7, #24]
 8001ee8:	1ad3      	subs	r3, r2, r3
 8001eea:	2b02      	cmp	r3, #2
 8001eec:	d901      	bls.n	8001ef2 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8001eee:	2303      	movs	r3, #3
 8001ef0:	e047      	b.n	8001f82 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001ef2:	4b26      	ldr	r3, [pc, #152]	; (8001f8c <HAL_RCC_OscConfig+0x620>)
 8001ef4:	681a      	ldr	r2, [r3, #0]
 8001ef6:	2380      	movs	r3, #128	; 0x80
 8001ef8:	049b      	lsls	r3, r3, #18
 8001efa:	4013      	ands	r3, r2
 8001efc:	d0f0      	beq.n	8001ee0 <HAL_RCC_OscConfig+0x574>
 8001efe:	e03f      	b.n	8001f80 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f00:	4b22      	ldr	r3, [pc, #136]	; (8001f8c <HAL_RCC_OscConfig+0x620>)
 8001f02:	681a      	ldr	r2, [r3, #0]
 8001f04:	4b21      	ldr	r3, [pc, #132]	; (8001f8c <HAL_RCC_OscConfig+0x620>)
 8001f06:	4924      	ldr	r1, [pc, #144]	; (8001f98 <HAL_RCC_OscConfig+0x62c>)
 8001f08:	400a      	ands	r2, r1
 8001f0a:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f0c:	f7ff fa12 	bl	8001334 <HAL_GetTick>
 8001f10:	0003      	movs	r3, r0
 8001f12:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f14:	e008      	b.n	8001f28 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f16:	f7ff fa0d 	bl	8001334 <HAL_GetTick>
 8001f1a:	0002      	movs	r2, r0
 8001f1c:	69bb      	ldr	r3, [r7, #24]
 8001f1e:	1ad3      	subs	r3, r2, r3
 8001f20:	2b02      	cmp	r3, #2
 8001f22:	d901      	bls.n	8001f28 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8001f24:	2303      	movs	r3, #3
 8001f26:	e02c      	b.n	8001f82 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f28:	4b18      	ldr	r3, [pc, #96]	; (8001f8c <HAL_RCC_OscConfig+0x620>)
 8001f2a:	681a      	ldr	r2, [r3, #0]
 8001f2c:	2380      	movs	r3, #128	; 0x80
 8001f2e:	049b      	lsls	r3, r3, #18
 8001f30:	4013      	ands	r3, r2
 8001f32:	d1f0      	bne.n	8001f16 <HAL_RCC_OscConfig+0x5aa>
 8001f34:	e024      	b.n	8001f80 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	6a1b      	ldr	r3, [r3, #32]
 8001f3a:	2b01      	cmp	r3, #1
 8001f3c:	d101      	bne.n	8001f42 <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 8001f3e:	2301      	movs	r3, #1
 8001f40:	e01f      	b.n	8001f82 <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8001f42:	4b12      	ldr	r3, [pc, #72]	; (8001f8c <HAL_RCC_OscConfig+0x620>)
 8001f44:	685b      	ldr	r3, [r3, #4]
 8001f46:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8001f48:	4b10      	ldr	r3, [pc, #64]	; (8001f8c <HAL_RCC_OscConfig+0x620>)
 8001f4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f4c:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f4e:	697a      	ldr	r2, [r7, #20]
 8001f50:	2380      	movs	r3, #128	; 0x80
 8001f52:	025b      	lsls	r3, r3, #9
 8001f54:	401a      	ands	r2, r3
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f5a:	429a      	cmp	r2, r3
 8001f5c:	d10e      	bne.n	8001f7c <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001f5e:	693b      	ldr	r3, [r7, #16]
 8001f60:	220f      	movs	r2, #15
 8001f62:	401a      	ands	r2, r3
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f68:	429a      	cmp	r2, r3
 8001f6a:	d107      	bne.n	8001f7c <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8001f6c:	697a      	ldr	r2, [r7, #20]
 8001f6e:	23f0      	movs	r3, #240	; 0xf0
 8001f70:	039b      	lsls	r3, r3, #14
 8001f72:	401a      	ands	r2, r3
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001f78:	429a      	cmp	r2, r3
 8001f7a:	d001      	beq.n	8001f80 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8001f7c:	2301      	movs	r3, #1
 8001f7e:	e000      	b.n	8001f82 <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8001f80:	2300      	movs	r3, #0
}
 8001f82:	0018      	movs	r0, r3
 8001f84:	46bd      	mov	sp, r7
 8001f86:	b008      	add	sp, #32
 8001f88:	bd80      	pop	{r7, pc}
 8001f8a:	46c0      	nop			; (mov r8, r8)
 8001f8c:	40021000 	.word	0x40021000
 8001f90:	00001388 	.word	0x00001388
 8001f94:	efffffff 	.word	0xefffffff
 8001f98:	feffffff 	.word	0xfeffffff
 8001f9c:	ffc2ffff 	.word	0xffc2ffff

08001fa0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b084      	sub	sp, #16
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	6078      	str	r0, [r7, #4]
 8001fa8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d101      	bne.n	8001fb4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001fb0:	2301      	movs	r3, #1
 8001fb2:	e0b3      	b.n	800211c <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001fb4:	4b5b      	ldr	r3, [pc, #364]	; (8002124 <HAL_RCC_ClockConfig+0x184>)
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	2201      	movs	r2, #1
 8001fba:	4013      	ands	r3, r2
 8001fbc:	683a      	ldr	r2, [r7, #0]
 8001fbe:	429a      	cmp	r2, r3
 8001fc0:	d911      	bls.n	8001fe6 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001fc2:	4b58      	ldr	r3, [pc, #352]	; (8002124 <HAL_RCC_ClockConfig+0x184>)
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	2201      	movs	r2, #1
 8001fc8:	4393      	bics	r3, r2
 8001fca:	0019      	movs	r1, r3
 8001fcc:	4b55      	ldr	r3, [pc, #340]	; (8002124 <HAL_RCC_ClockConfig+0x184>)
 8001fce:	683a      	ldr	r2, [r7, #0]
 8001fd0:	430a      	orrs	r2, r1
 8001fd2:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001fd4:	4b53      	ldr	r3, [pc, #332]	; (8002124 <HAL_RCC_ClockConfig+0x184>)
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	2201      	movs	r2, #1
 8001fda:	4013      	ands	r3, r2
 8001fdc:	683a      	ldr	r2, [r7, #0]
 8001fde:	429a      	cmp	r2, r3
 8001fe0:	d001      	beq.n	8001fe6 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8001fe2:	2301      	movs	r3, #1
 8001fe4:	e09a      	b.n	800211c <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	2202      	movs	r2, #2
 8001fec:	4013      	ands	r3, r2
 8001fee:	d015      	beq.n	800201c <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	2204      	movs	r2, #4
 8001ff6:	4013      	ands	r3, r2
 8001ff8:	d006      	beq.n	8002008 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001ffa:	4b4b      	ldr	r3, [pc, #300]	; (8002128 <HAL_RCC_ClockConfig+0x188>)
 8001ffc:	685a      	ldr	r2, [r3, #4]
 8001ffe:	4b4a      	ldr	r3, [pc, #296]	; (8002128 <HAL_RCC_ClockConfig+0x188>)
 8002000:	21e0      	movs	r1, #224	; 0xe0
 8002002:	00c9      	lsls	r1, r1, #3
 8002004:	430a      	orrs	r2, r1
 8002006:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002008:	4b47      	ldr	r3, [pc, #284]	; (8002128 <HAL_RCC_ClockConfig+0x188>)
 800200a:	685b      	ldr	r3, [r3, #4]
 800200c:	22f0      	movs	r2, #240	; 0xf0
 800200e:	4393      	bics	r3, r2
 8002010:	0019      	movs	r1, r3
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	689a      	ldr	r2, [r3, #8]
 8002016:	4b44      	ldr	r3, [pc, #272]	; (8002128 <HAL_RCC_ClockConfig+0x188>)
 8002018:	430a      	orrs	r2, r1
 800201a:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	2201      	movs	r2, #1
 8002022:	4013      	ands	r3, r2
 8002024:	d040      	beq.n	80020a8 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	685b      	ldr	r3, [r3, #4]
 800202a:	2b01      	cmp	r3, #1
 800202c:	d107      	bne.n	800203e <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800202e:	4b3e      	ldr	r3, [pc, #248]	; (8002128 <HAL_RCC_ClockConfig+0x188>)
 8002030:	681a      	ldr	r2, [r3, #0]
 8002032:	2380      	movs	r3, #128	; 0x80
 8002034:	029b      	lsls	r3, r3, #10
 8002036:	4013      	ands	r3, r2
 8002038:	d114      	bne.n	8002064 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800203a:	2301      	movs	r3, #1
 800203c:	e06e      	b.n	800211c <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	685b      	ldr	r3, [r3, #4]
 8002042:	2b02      	cmp	r3, #2
 8002044:	d107      	bne.n	8002056 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002046:	4b38      	ldr	r3, [pc, #224]	; (8002128 <HAL_RCC_ClockConfig+0x188>)
 8002048:	681a      	ldr	r2, [r3, #0]
 800204a:	2380      	movs	r3, #128	; 0x80
 800204c:	049b      	lsls	r3, r3, #18
 800204e:	4013      	ands	r3, r2
 8002050:	d108      	bne.n	8002064 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8002052:	2301      	movs	r3, #1
 8002054:	e062      	b.n	800211c <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002056:	4b34      	ldr	r3, [pc, #208]	; (8002128 <HAL_RCC_ClockConfig+0x188>)
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	2202      	movs	r2, #2
 800205c:	4013      	ands	r3, r2
 800205e:	d101      	bne.n	8002064 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8002060:	2301      	movs	r3, #1
 8002062:	e05b      	b.n	800211c <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002064:	4b30      	ldr	r3, [pc, #192]	; (8002128 <HAL_RCC_ClockConfig+0x188>)
 8002066:	685b      	ldr	r3, [r3, #4]
 8002068:	2203      	movs	r2, #3
 800206a:	4393      	bics	r3, r2
 800206c:	0019      	movs	r1, r3
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	685a      	ldr	r2, [r3, #4]
 8002072:	4b2d      	ldr	r3, [pc, #180]	; (8002128 <HAL_RCC_ClockConfig+0x188>)
 8002074:	430a      	orrs	r2, r1
 8002076:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002078:	f7ff f95c 	bl	8001334 <HAL_GetTick>
 800207c:	0003      	movs	r3, r0
 800207e:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002080:	e009      	b.n	8002096 <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002082:	f7ff f957 	bl	8001334 <HAL_GetTick>
 8002086:	0002      	movs	r2, r0
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	1ad3      	subs	r3, r2, r3
 800208c:	4a27      	ldr	r2, [pc, #156]	; (800212c <HAL_RCC_ClockConfig+0x18c>)
 800208e:	4293      	cmp	r3, r2
 8002090:	d901      	bls.n	8002096 <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8002092:	2303      	movs	r3, #3
 8002094:	e042      	b.n	800211c <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002096:	4b24      	ldr	r3, [pc, #144]	; (8002128 <HAL_RCC_ClockConfig+0x188>)
 8002098:	685b      	ldr	r3, [r3, #4]
 800209a:	220c      	movs	r2, #12
 800209c:	401a      	ands	r2, r3
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	685b      	ldr	r3, [r3, #4]
 80020a2:	009b      	lsls	r3, r3, #2
 80020a4:	429a      	cmp	r2, r3
 80020a6:	d1ec      	bne.n	8002082 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80020a8:	4b1e      	ldr	r3, [pc, #120]	; (8002124 <HAL_RCC_ClockConfig+0x184>)
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	2201      	movs	r2, #1
 80020ae:	4013      	ands	r3, r2
 80020b0:	683a      	ldr	r2, [r7, #0]
 80020b2:	429a      	cmp	r2, r3
 80020b4:	d211      	bcs.n	80020da <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80020b6:	4b1b      	ldr	r3, [pc, #108]	; (8002124 <HAL_RCC_ClockConfig+0x184>)
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	2201      	movs	r2, #1
 80020bc:	4393      	bics	r3, r2
 80020be:	0019      	movs	r1, r3
 80020c0:	4b18      	ldr	r3, [pc, #96]	; (8002124 <HAL_RCC_ClockConfig+0x184>)
 80020c2:	683a      	ldr	r2, [r7, #0]
 80020c4:	430a      	orrs	r2, r1
 80020c6:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80020c8:	4b16      	ldr	r3, [pc, #88]	; (8002124 <HAL_RCC_ClockConfig+0x184>)
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	2201      	movs	r2, #1
 80020ce:	4013      	ands	r3, r2
 80020d0:	683a      	ldr	r2, [r7, #0]
 80020d2:	429a      	cmp	r2, r3
 80020d4:	d001      	beq.n	80020da <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 80020d6:	2301      	movs	r3, #1
 80020d8:	e020      	b.n	800211c <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	2204      	movs	r2, #4
 80020e0:	4013      	ands	r3, r2
 80020e2:	d009      	beq.n	80020f8 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80020e4:	4b10      	ldr	r3, [pc, #64]	; (8002128 <HAL_RCC_ClockConfig+0x188>)
 80020e6:	685b      	ldr	r3, [r3, #4]
 80020e8:	4a11      	ldr	r2, [pc, #68]	; (8002130 <HAL_RCC_ClockConfig+0x190>)
 80020ea:	4013      	ands	r3, r2
 80020ec:	0019      	movs	r1, r3
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	68da      	ldr	r2, [r3, #12]
 80020f2:	4b0d      	ldr	r3, [pc, #52]	; (8002128 <HAL_RCC_ClockConfig+0x188>)
 80020f4:	430a      	orrs	r2, r1
 80020f6:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80020f8:	f000 f820 	bl	800213c <HAL_RCC_GetSysClockFreq>
 80020fc:	0001      	movs	r1, r0
 80020fe:	4b0a      	ldr	r3, [pc, #40]	; (8002128 <HAL_RCC_ClockConfig+0x188>)
 8002100:	685b      	ldr	r3, [r3, #4]
 8002102:	091b      	lsrs	r3, r3, #4
 8002104:	220f      	movs	r2, #15
 8002106:	4013      	ands	r3, r2
 8002108:	4a0a      	ldr	r2, [pc, #40]	; (8002134 <HAL_RCC_ClockConfig+0x194>)
 800210a:	5cd3      	ldrb	r3, [r2, r3]
 800210c:	000a      	movs	r2, r1
 800210e:	40da      	lsrs	r2, r3
 8002110:	4b09      	ldr	r3, [pc, #36]	; (8002138 <HAL_RCC_ClockConfig+0x198>)
 8002112:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002114:	2000      	movs	r0, #0
 8002116:	f7ff f8c7 	bl	80012a8 <HAL_InitTick>
  
  return HAL_OK;
 800211a:	2300      	movs	r3, #0
}
 800211c:	0018      	movs	r0, r3
 800211e:	46bd      	mov	sp, r7
 8002120:	b004      	add	sp, #16
 8002122:	bd80      	pop	{r7, pc}
 8002124:	40022000 	.word	0x40022000
 8002128:	40021000 	.word	0x40021000
 800212c:	00001388 	.word	0x00001388
 8002130:	fffff8ff 	.word	0xfffff8ff
 8002134:	08003ce8 	.word	0x08003ce8
 8002138:	20000000 	.word	0x20000000

0800213c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	b086      	sub	sp, #24
 8002140:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002142:	2300      	movs	r3, #0
 8002144:	60fb      	str	r3, [r7, #12]
 8002146:	2300      	movs	r3, #0
 8002148:	60bb      	str	r3, [r7, #8]
 800214a:	2300      	movs	r3, #0
 800214c:	617b      	str	r3, [r7, #20]
 800214e:	2300      	movs	r3, #0
 8002150:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002152:	2300      	movs	r3, #0
 8002154:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8002156:	4b20      	ldr	r3, [pc, #128]	; (80021d8 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002158:	685b      	ldr	r3, [r3, #4]
 800215a:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	220c      	movs	r2, #12
 8002160:	4013      	ands	r3, r2
 8002162:	2b04      	cmp	r3, #4
 8002164:	d002      	beq.n	800216c <HAL_RCC_GetSysClockFreq+0x30>
 8002166:	2b08      	cmp	r3, #8
 8002168:	d003      	beq.n	8002172 <HAL_RCC_GetSysClockFreq+0x36>
 800216a:	e02c      	b.n	80021c6 <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800216c:	4b1b      	ldr	r3, [pc, #108]	; (80021dc <HAL_RCC_GetSysClockFreq+0xa0>)
 800216e:	613b      	str	r3, [r7, #16]
      break;
 8002170:	e02c      	b.n	80021cc <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	0c9b      	lsrs	r3, r3, #18
 8002176:	220f      	movs	r2, #15
 8002178:	4013      	ands	r3, r2
 800217a:	4a19      	ldr	r2, [pc, #100]	; (80021e0 <HAL_RCC_GetSysClockFreq+0xa4>)
 800217c:	5cd3      	ldrb	r3, [r2, r3]
 800217e:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8002180:	4b15      	ldr	r3, [pc, #84]	; (80021d8 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002182:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002184:	220f      	movs	r2, #15
 8002186:	4013      	ands	r3, r2
 8002188:	4a16      	ldr	r2, [pc, #88]	; (80021e4 <HAL_RCC_GetSysClockFreq+0xa8>)
 800218a:	5cd3      	ldrb	r3, [r2, r3]
 800218c:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800218e:	68fa      	ldr	r2, [r7, #12]
 8002190:	2380      	movs	r3, #128	; 0x80
 8002192:	025b      	lsls	r3, r3, #9
 8002194:	4013      	ands	r3, r2
 8002196:	d009      	beq.n	80021ac <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002198:	68b9      	ldr	r1, [r7, #8]
 800219a:	4810      	ldr	r0, [pc, #64]	; (80021dc <HAL_RCC_GetSysClockFreq+0xa0>)
 800219c:	f7fd ffbe 	bl	800011c <__udivsi3>
 80021a0:	0003      	movs	r3, r0
 80021a2:	001a      	movs	r2, r3
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	4353      	muls	r3, r2
 80021a8:	617b      	str	r3, [r7, #20]
 80021aa:	e009      	b.n	80021c0 <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80021ac:	6879      	ldr	r1, [r7, #4]
 80021ae:	000a      	movs	r2, r1
 80021b0:	0152      	lsls	r2, r2, #5
 80021b2:	1a52      	subs	r2, r2, r1
 80021b4:	0193      	lsls	r3, r2, #6
 80021b6:	1a9b      	subs	r3, r3, r2
 80021b8:	00db      	lsls	r3, r3, #3
 80021ba:	185b      	adds	r3, r3, r1
 80021bc:	021b      	lsls	r3, r3, #8
 80021be:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 80021c0:	697b      	ldr	r3, [r7, #20]
 80021c2:	613b      	str	r3, [r7, #16]
      break;
 80021c4:	e002      	b.n	80021cc <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80021c6:	4b05      	ldr	r3, [pc, #20]	; (80021dc <HAL_RCC_GetSysClockFreq+0xa0>)
 80021c8:	613b      	str	r3, [r7, #16]
      break;
 80021ca:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 80021cc:	693b      	ldr	r3, [r7, #16]
}
 80021ce:	0018      	movs	r0, r3
 80021d0:	46bd      	mov	sp, r7
 80021d2:	b006      	add	sp, #24
 80021d4:	bd80      	pop	{r7, pc}
 80021d6:	46c0      	nop			; (mov r8, r8)
 80021d8:	40021000 	.word	0x40021000
 80021dc:	007a1200 	.word	0x007a1200
 80021e0:	08003d00 	.word	0x08003d00
 80021e4:	08003d10 	.word	0x08003d10

080021e8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80021ec:	4b02      	ldr	r3, [pc, #8]	; (80021f8 <HAL_RCC_GetHCLKFreq+0x10>)
 80021ee:	681b      	ldr	r3, [r3, #0]
}
 80021f0:	0018      	movs	r0, r3
 80021f2:	46bd      	mov	sp, r7
 80021f4:	bd80      	pop	{r7, pc}
 80021f6:	46c0      	nop			; (mov r8, r8)
 80021f8:	20000000 	.word	0x20000000

080021fc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8002200:	f7ff fff2 	bl	80021e8 <HAL_RCC_GetHCLKFreq>
 8002204:	0001      	movs	r1, r0
 8002206:	4b06      	ldr	r3, [pc, #24]	; (8002220 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002208:	685b      	ldr	r3, [r3, #4]
 800220a:	0a1b      	lsrs	r3, r3, #8
 800220c:	2207      	movs	r2, #7
 800220e:	4013      	ands	r3, r2
 8002210:	4a04      	ldr	r2, [pc, #16]	; (8002224 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002212:	5cd3      	ldrb	r3, [r2, r3]
 8002214:	40d9      	lsrs	r1, r3
 8002216:	000b      	movs	r3, r1
}    
 8002218:	0018      	movs	r0, r3
 800221a:	46bd      	mov	sp, r7
 800221c:	bd80      	pop	{r7, pc}
 800221e:	46c0      	nop			; (mov r8, r8)
 8002220:	40021000 	.word	0x40021000
 8002224:	08003cf8 	.word	0x08003cf8

08002228 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	b086      	sub	sp, #24
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002230:	2300      	movs	r3, #0
 8002232:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8002234:	2300      	movs	r3, #0
 8002236:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681a      	ldr	r2, [r3, #0]
 800223c:	2380      	movs	r3, #128	; 0x80
 800223e:	025b      	lsls	r3, r3, #9
 8002240:	4013      	ands	r3, r2
 8002242:	d100      	bne.n	8002246 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8002244:	e08e      	b.n	8002364 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8002246:	2017      	movs	r0, #23
 8002248:	183b      	adds	r3, r7, r0
 800224a:	2200      	movs	r2, #0
 800224c:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800224e:	4b5f      	ldr	r3, [pc, #380]	; (80023cc <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002250:	69da      	ldr	r2, [r3, #28]
 8002252:	2380      	movs	r3, #128	; 0x80
 8002254:	055b      	lsls	r3, r3, #21
 8002256:	4013      	ands	r3, r2
 8002258:	d110      	bne.n	800227c <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 800225a:	4b5c      	ldr	r3, [pc, #368]	; (80023cc <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800225c:	69da      	ldr	r2, [r3, #28]
 800225e:	4b5b      	ldr	r3, [pc, #364]	; (80023cc <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002260:	2180      	movs	r1, #128	; 0x80
 8002262:	0549      	lsls	r1, r1, #21
 8002264:	430a      	orrs	r2, r1
 8002266:	61da      	str	r2, [r3, #28]
 8002268:	4b58      	ldr	r3, [pc, #352]	; (80023cc <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800226a:	69da      	ldr	r2, [r3, #28]
 800226c:	2380      	movs	r3, #128	; 0x80
 800226e:	055b      	lsls	r3, r3, #21
 8002270:	4013      	ands	r3, r2
 8002272:	60bb      	str	r3, [r7, #8]
 8002274:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002276:	183b      	adds	r3, r7, r0
 8002278:	2201      	movs	r2, #1
 800227a:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800227c:	4b54      	ldr	r3, [pc, #336]	; (80023d0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 800227e:	681a      	ldr	r2, [r3, #0]
 8002280:	2380      	movs	r3, #128	; 0x80
 8002282:	005b      	lsls	r3, r3, #1
 8002284:	4013      	ands	r3, r2
 8002286:	d11a      	bne.n	80022be <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002288:	4b51      	ldr	r3, [pc, #324]	; (80023d0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 800228a:	681a      	ldr	r2, [r3, #0]
 800228c:	4b50      	ldr	r3, [pc, #320]	; (80023d0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 800228e:	2180      	movs	r1, #128	; 0x80
 8002290:	0049      	lsls	r1, r1, #1
 8002292:	430a      	orrs	r2, r1
 8002294:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002296:	f7ff f84d 	bl	8001334 <HAL_GetTick>
 800229a:	0003      	movs	r3, r0
 800229c:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800229e:	e008      	b.n	80022b2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80022a0:	f7ff f848 	bl	8001334 <HAL_GetTick>
 80022a4:	0002      	movs	r2, r0
 80022a6:	693b      	ldr	r3, [r7, #16]
 80022a8:	1ad3      	subs	r3, r2, r3
 80022aa:	2b64      	cmp	r3, #100	; 0x64
 80022ac:	d901      	bls.n	80022b2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 80022ae:	2303      	movs	r3, #3
 80022b0:	e087      	b.n	80023c2 <HAL_RCCEx_PeriphCLKConfig+0x19a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022b2:	4b47      	ldr	r3, [pc, #284]	; (80023d0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80022b4:	681a      	ldr	r2, [r3, #0]
 80022b6:	2380      	movs	r3, #128	; 0x80
 80022b8:	005b      	lsls	r3, r3, #1
 80022ba:	4013      	ands	r3, r2
 80022bc:	d0f0      	beq.n	80022a0 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80022be:	4b43      	ldr	r3, [pc, #268]	; (80023cc <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80022c0:	6a1a      	ldr	r2, [r3, #32]
 80022c2:	23c0      	movs	r3, #192	; 0xc0
 80022c4:	009b      	lsls	r3, r3, #2
 80022c6:	4013      	ands	r3, r2
 80022c8:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d034      	beq.n	800233a <HAL_RCCEx_PeriphCLKConfig+0x112>
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	685a      	ldr	r2, [r3, #4]
 80022d4:	23c0      	movs	r3, #192	; 0xc0
 80022d6:	009b      	lsls	r3, r3, #2
 80022d8:	4013      	ands	r3, r2
 80022da:	68fa      	ldr	r2, [r7, #12]
 80022dc:	429a      	cmp	r2, r3
 80022de:	d02c      	beq.n	800233a <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80022e0:	4b3a      	ldr	r3, [pc, #232]	; (80023cc <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80022e2:	6a1b      	ldr	r3, [r3, #32]
 80022e4:	4a3b      	ldr	r2, [pc, #236]	; (80023d4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80022e6:	4013      	ands	r3, r2
 80022e8:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80022ea:	4b38      	ldr	r3, [pc, #224]	; (80023cc <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80022ec:	6a1a      	ldr	r2, [r3, #32]
 80022ee:	4b37      	ldr	r3, [pc, #220]	; (80023cc <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80022f0:	2180      	movs	r1, #128	; 0x80
 80022f2:	0249      	lsls	r1, r1, #9
 80022f4:	430a      	orrs	r2, r1
 80022f6:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80022f8:	4b34      	ldr	r3, [pc, #208]	; (80023cc <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80022fa:	6a1a      	ldr	r2, [r3, #32]
 80022fc:	4b33      	ldr	r3, [pc, #204]	; (80023cc <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80022fe:	4936      	ldr	r1, [pc, #216]	; (80023d8 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8002300:	400a      	ands	r2, r1
 8002302:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002304:	4b31      	ldr	r3, [pc, #196]	; (80023cc <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002306:	68fa      	ldr	r2, [r7, #12]
 8002308:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	2201      	movs	r2, #1
 800230e:	4013      	ands	r3, r2
 8002310:	d013      	beq.n	800233a <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002312:	f7ff f80f 	bl	8001334 <HAL_GetTick>
 8002316:	0003      	movs	r3, r0
 8002318:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800231a:	e009      	b.n	8002330 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800231c:	f7ff f80a 	bl	8001334 <HAL_GetTick>
 8002320:	0002      	movs	r2, r0
 8002322:	693b      	ldr	r3, [r7, #16]
 8002324:	1ad3      	subs	r3, r2, r3
 8002326:	4a2d      	ldr	r2, [pc, #180]	; (80023dc <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8002328:	4293      	cmp	r3, r2
 800232a:	d901      	bls.n	8002330 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 800232c:	2303      	movs	r3, #3
 800232e:	e048      	b.n	80023c2 <HAL_RCCEx_PeriphCLKConfig+0x19a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002330:	4b26      	ldr	r3, [pc, #152]	; (80023cc <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002332:	6a1b      	ldr	r3, [r3, #32]
 8002334:	2202      	movs	r2, #2
 8002336:	4013      	ands	r3, r2
 8002338:	d0f0      	beq.n	800231c <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800233a:	4b24      	ldr	r3, [pc, #144]	; (80023cc <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800233c:	6a1b      	ldr	r3, [r3, #32]
 800233e:	4a25      	ldr	r2, [pc, #148]	; (80023d4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002340:	4013      	ands	r3, r2
 8002342:	0019      	movs	r1, r3
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	685a      	ldr	r2, [r3, #4]
 8002348:	4b20      	ldr	r3, [pc, #128]	; (80023cc <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800234a:	430a      	orrs	r2, r1
 800234c:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800234e:	2317      	movs	r3, #23
 8002350:	18fb      	adds	r3, r7, r3
 8002352:	781b      	ldrb	r3, [r3, #0]
 8002354:	2b01      	cmp	r3, #1
 8002356:	d105      	bne.n	8002364 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002358:	4b1c      	ldr	r3, [pc, #112]	; (80023cc <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800235a:	69da      	ldr	r2, [r3, #28]
 800235c:	4b1b      	ldr	r3, [pc, #108]	; (80023cc <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800235e:	4920      	ldr	r1, [pc, #128]	; (80023e0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002360:	400a      	ands	r2, r1
 8002362:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	2201      	movs	r2, #1
 800236a:	4013      	ands	r3, r2
 800236c:	d009      	beq.n	8002382 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800236e:	4b17      	ldr	r3, [pc, #92]	; (80023cc <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002370:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002372:	2203      	movs	r2, #3
 8002374:	4393      	bics	r3, r2
 8002376:	0019      	movs	r1, r3
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	689a      	ldr	r2, [r3, #8]
 800237c:	4b13      	ldr	r3, [pc, #76]	; (80023cc <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800237e:	430a      	orrs	r2, r1
 8002380:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	2220      	movs	r2, #32
 8002388:	4013      	ands	r3, r2
 800238a:	d009      	beq.n	80023a0 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800238c:	4b0f      	ldr	r3, [pc, #60]	; (80023cc <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800238e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002390:	2210      	movs	r2, #16
 8002392:	4393      	bics	r3, r2
 8002394:	0019      	movs	r1, r3
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	68da      	ldr	r2, [r3, #12]
 800239a:	4b0c      	ldr	r3, [pc, #48]	; (80023cc <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800239c:	430a      	orrs	r2, r1
 800239e:	631a      	str	r2, [r3, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681a      	ldr	r2, [r3, #0]
 80023a4:	2380      	movs	r3, #128	; 0x80
 80023a6:	00db      	lsls	r3, r3, #3
 80023a8:	4013      	ands	r3, r2
 80023aa:	d009      	beq.n	80023c0 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80023ac:	4b07      	ldr	r3, [pc, #28]	; (80023cc <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80023ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023b0:	2240      	movs	r2, #64	; 0x40
 80023b2:	4393      	bics	r3, r2
 80023b4:	0019      	movs	r1, r3
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	691a      	ldr	r2, [r3, #16]
 80023ba:	4b04      	ldr	r3, [pc, #16]	; (80023cc <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80023bc:	430a      	orrs	r2, r1
 80023be:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 80023c0:	2300      	movs	r3, #0
}
 80023c2:	0018      	movs	r0, r3
 80023c4:	46bd      	mov	sp, r7
 80023c6:	b006      	add	sp, #24
 80023c8:	bd80      	pop	{r7, pc}
 80023ca:	46c0      	nop			; (mov r8, r8)
 80023cc:	40021000 	.word	0x40021000
 80023d0:	40007000 	.word	0x40007000
 80023d4:	fffffcff 	.word	0xfffffcff
 80023d8:	fffeffff 	.word	0xfffeffff
 80023dc:	00001388 	.word	0x00001388
 80023e0:	efffffff 	.word	0xefffffff

080023e4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b082      	sub	sp, #8
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d101      	bne.n	80023f6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80023f2:	2301      	movs	r3, #1
 80023f4:	e042      	b.n	800247c <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	223d      	movs	r2, #61	; 0x3d
 80023fa:	5c9b      	ldrb	r3, [r3, r2]
 80023fc:	b2db      	uxtb	r3, r3
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d107      	bne.n	8002412 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	223c      	movs	r2, #60	; 0x3c
 8002406:	2100      	movs	r1, #0
 8002408:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	0018      	movs	r0, r3
 800240e:	f7fe fe15 	bl	800103c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	223d      	movs	r2, #61	; 0x3d
 8002416:	2102      	movs	r1, #2
 8002418:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681a      	ldr	r2, [r3, #0]
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	3304      	adds	r3, #4
 8002422:	0019      	movs	r1, r3
 8002424:	0010      	movs	r0, r2
 8002426:	f000 f94b 	bl	80026c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	2246      	movs	r2, #70	; 0x46
 800242e:	2101      	movs	r1, #1
 8002430:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	223e      	movs	r2, #62	; 0x3e
 8002436:	2101      	movs	r1, #1
 8002438:	5499      	strb	r1, [r3, r2]
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	223f      	movs	r2, #63	; 0x3f
 800243e:	2101      	movs	r1, #1
 8002440:	5499      	strb	r1, [r3, r2]
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	2240      	movs	r2, #64	; 0x40
 8002446:	2101      	movs	r1, #1
 8002448:	5499      	strb	r1, [r3, r2]
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	2241      	movs	r2, #65	; 0x41
 800244e:	2101      	movs	r1, #1
 8002450:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	2242      	movs	r2, #66	; 0x42
 8002456:	2101      	movs	r1, #1
 8002458:	5499      	strb	r1, [r3, r2]
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	2243      	movs	r2, #67	; 0x43
 800245e:	2101      	movs	r1, #1
 8002460:	5499      	strb	r1, [r3, r2]
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	2244      	movs	r2, #68	; 0x44
 8002466:	2101      	movs	r1, #1
 8002468:	5499      	strb	r1, [r3, r2]
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	2245      	movs	r2, #69	; 0x45
 800246e:	2101      	movs	r1, #1
 8002470:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	223d      	movs	r2, #61	; 0x3d
 8002476:	2101      	movs	r1, #1
 8002478:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800247a:	2300      	movs	r3, #0
}
 800247c:	0018      	movs	r0, r3
 800247e:	46bd      	mov	sp, r7
 8002480:	b002      	add	sp, #8
 8002482:	bd80      	pop	{r7, pc}

08002484 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8002484:	b580      	push	{r7, lr}
 8002486:	b084      	sub	sp, #16
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	223d      	movs	r2, #61	; 0x3d
 8002490:	5c9b      	ldrb	r3, [r3, r2]
 8002492:	b2db      	uxtb	r3, r3
 8002494:	2b01      	cmp	r3, #1
 8002496:	d001      	beq.n	800249c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8002498:	2301      	movs	r3, #1
 800249a:	e033      	b.n	8002504 <HAL_TIM_Base_Start+0x80>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	223d      	movs	r2, #61	; 0x3d
 80024a0:	2102      	movs	r1, #2
 80024a2:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	4a18      	ldr	r2, [pc, #96]	; (800250c <HAL_TIM_Base_Start+0x88>)
 80024aa:	4293      	cmp	r3, r2
 80024ac:	d00f      	beq.n	80024ce <HAL_TIM_Base_Start+0x4a>
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681a      	ldr	r2, [r3, #0]
 80024b2:	2380      	movs	r3, #128	; 0x80
 80024b4:	05db      	lsls	r3, r3, #23
 80024b6:	429a      	cmp	r2, r3
 80024b8:	d009      	beq.n	80024ce <HAL_TIM_Base_Start+0x4a>
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	4a14      	ldr	r2, [pc, #80]	; (8002510 <HAL_TIM_Base_Start+0x8c>)
 80024c0:	4293      	cmp	r3, r2
 80024c2:	d004      	beq.n	80024ce <HAL_TIM_Base_Start+0x4a>
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	4a12      	ldr	r2, [pc, #72]	; (8002514 <HAL_TIM_Base_Start+0x90>)
 80024ca:	4293      	cmp	r3, r2
 80024cc:	d111      	bne.n	80024f2 <HAL_TIM_Base_Start+0x6e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	689b      	ldr	r3, [r3, #8]
 80024d4:	2207      	movs	r2, #7
 80024d6:	4013      	ands	r3, r2
 80024d8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	2b06      	cmp	r3, #6
 80024de:	d010      	beq.n	8002502 <HAL_TIM_Base_Start+0x7e>
    {
      __HAL_TIM_ENABLE(htim);
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	681a      	ldr	r2, [r3, #0]
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	2101      	movs	r1, #1
 80024ec:	430a      	orrs	r2, r1
 80024ee:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80024f0:	e007      	b.n	8002502 <HAL_TIM_Base_Start+0x7e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	681a      	ldr	r2, [r3, #0]
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	2101      	movs	r1, #1
 80024fe:	430a      	orrs	r2, r1
 8002500:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002502:	2300      	movs	r3, #0
}
 8002504:	0018      	movs	r0, r3
 8002506:	46bd      	mov	sp, r7
 8002508:	b004      	add	sp, #16
 800250a:	bd80      	pop	{r7, pc}
 800250c:	40012c00 	.word	0x40012c00
 8002510:	40000400 	.word	0x40000400
 8002514:	40014000 	.word	0x40014000

08002518 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	b084      	sub	sp, #16
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
 8002520:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002522:	230f      	movs	r3, #15
 8002524:	18fb      	adds	r3, r7, r3
 8002526:	2200      	movs	r2, #0
 8002528:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	223c      	movs	r2, #60	; 0x3c
 800252e:	5c9b      	ldrb	r3, [r3, r2]
 8002530:	2b01      	cmp	r3, #1
 8002532:	d101      	bne.n	8002538 <HAL_TIM_ConfigClockSource+0x20>
 8002534:	2302      	movs	r3, #2
 8002536:	e0bc      	b.n	80026b2 <HAL_TIM_ConfigClockSource+0x19a>
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	223c      	movs	r2, #60	; 0x3c
 800253c:	2101      	movs	r1, #1
 800253e:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	223d      	movs	r2, #61	; 0x3d
 8002544:	2102      	movs	r1, #2
 8002546:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	689b      	ldr	r3, [r3, #8]
 800254e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002550:	68bb      	ldr	r3, [r7, #8]
 8002552:	2277      	movs	r2, #119	; 0x77
 8002554:	4393      	bics	r3, r2
 8002556:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002558:	68bb      	ldr	r3, [r7, #8]
 800255a:	4a58      	ldr	r2, [pc, #352]	; (80026bc <HAL_TIM_ConfigClockSource+0x1a4>)
 800255c:	4013      	ands	r3, r2
 800255e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	68ba      	ldr	r2, [r7, #8]
 8002566:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002568:	683b      	ldr	r3, [r7, #0]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	2280      	movs	r2, #128	; 0x80
 800256e:	0192      	lsls	r2, r2, #6
 8002570:	4293      	cmp	r3, r2
 8002572:	d040      	beq.n	80025f6 <HAL_TIM_ConfigClockSource+0xde>
 8002574:	2280      	movs	r2, #128	; 0x80
 8002576:	0192      	lsls	r2, r2, #6
 8002578:	4293      	cmp	r3, r2
 800257a:	d900      	bls.n	800257e <HAL_TIM_ConfigClockSource+0x66>
 800257c:	e088      	b.n	8002690 <HAL_TIM_ConfigClockSource+0x178>
 800257e:	2280      	movs	r2, #128	; 0x80
 8002580:	0152      	lsls	r2, r2, #5
 8002582:	4293      	cmp	r3, r2
 8002584:	d100      	bne.n	8002588 <HAL_TIM_ConfigClockSource+0x70>
 8002586:	e088      	b.n	800269a <HAL_TIM_ConfigClockSource+0x182>
 8002588:	2280      	movs	r2, #128	; 0x80
 800258a:	0152      	lsls	r2, r2, #5
 800258c:	4293      	cmp	r3, r2
 800258e:	d900      	bls.n	8002592 <HAL_TIM_ConfigClockSource+0x7a>
 8002590:	e07e      	b.n	8002690 <HAL_TIM_ConfigClockSource+0x178>
 8002592:	2b70      	cmp	r3, #112	; 0x70
 8002594:	d018      	beq.n	80025c8 <HAL_TIM_ConfigClockSource+0xb0>
 8002596:	d900      	bls.n	800259a <HAL_TIM_ConfigClockSource+0x82>
 8002598:	e07a      	b.n	8002690 <HAL_TIM_ConfigClockSource+0x178>
 800259a:	2b60      	cmp	r3, #96	; 0x60
 800259c:	d04f      	beq.n	800263e <HAL_TIM_ConfigClockSource+0x126>
 800259e:	d900      	bls.n	80025a2 <HAL_TIM_ConfigClockSource+0x8a>
 80025a0:	e076      	b.n	8002690 <HAL_TIM_ConfigClockSource+0x178>
 80025a2:	2b50      	cmp	r3, #80	; 0x50
 80025a4:	d03b      	beq.n	800261e <HAL_TIM_ConfigClockSource+0x106>
 80025a6:	d900      	bls.n	80025aa <HAL_TIM_ConfigClockSource+0x92>
 80025a8:	e072      	b.n	8002690 <HAL_TIM_ConfigClockSource+0x178>
 80025aa:	2b40      	cmp	r3, #64	; 0x40
 80025ac:	d057      	beq.n	800265e <HAL_TIM_ConfigClockSource+0x146>
 80025ae:	d900      	bls.n	80025b2 <HAL_TIM_ConfigClockSource+0x9a>
 80025b0:	e06e      	b.n	8002690 <HAL_TIM_ConfigClockSource+0x178>
 80025b2:	2b30      	cmp	r3, #48	; 0x30
 80025b4:	d063      	beq.n	800267e <HAL_TIM_ConfigClockSource+0x166>
 80025b6:	d86b      	bhi.n	8002690 <HAL_TIM_ConfigClockSource+0x178>
 80025b8:	2b20      	cmp	r3, #32
 80025ba:	d060      	beq.n	800267e <HAL_TIM_ConfigClockSource+0x166>
 80025bc:	d868      	bhi.n	8002690 <HAL_TIM_ConfigClockSource+0x178>
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d05d      	beq.n	800267e <HAL_TIM_ConfigClockSource+0x166>
 80025c2:	2b10      	cmp	r3, #16
 80025c4:	d05b      	beq.n	800267e <HAL_TIM_ConfigClockSource+0x166>
 80025c6:	e063      	b.n	8002690 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	6818      	ldr	r0, [r3, #0]
 80025cc:	683b      	ldr	r3, [r7, #0]
 80025ce:	6899      	ldr	r1, [r3, #8]
 80025d0:	683b      	ldr	r3, [r7, #0]
 80025d2:	685a      	ldr	r2, [r3, #4]
 80025d4:	683b      	ldr	r3, [r7, #0]
 80025d6:	68db      	ldr	r3, [r3, #12]
 80025d8:	f000 f96c 	bl	80028b4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	689b      	ldr	r3, [r3, #8]
 80025e2:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80025e4:	68bb      	ldr	r3, [r7, #8]
 80025e6:	2277      	movs	r2, #119	; 0x77
 80025e8:	4313      	orrs	r3, r2
 80025ea:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	68ba      	ldr	r2, [r7, #8]
 80025f2:	609a      	str	r2, [r3, #8]
      break;
 80025f4:	e052      	b.n	800269c <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	6818      	ldr	r0, [r3, #0]
 80025fa:	683b      	ldr	r3, [r7, #0]
 80025fc:	6899      	ldr	r1, [r3, #8]
 80025fe:	683b      	ldr	r3, [r7, #0]
 8002600:	685a      	ldr	r2, [r3, #4]
 8002602:	683b      	ldr	r3, [r7, #0]
 8002604:	68db      	ldr	r3, [r3, #12]
 8002606:	f000 f955 	bl	80028b4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	689a      	ldr	r2, [r3, #8]
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	2180      	movs	r1, #128	; 0x80
 8002616:	01c9      	lsls	r1, r1, #7
 8002618:	430a      	orrs	r2, r1
 800261a:	609a      	str	r2, [r3, #8]
      break;
 800261c:	e03e      	b.n	800269c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	6818      	ldr	r0, [r3, #0]
 8002622:	683b      	ldr	r3, [r7, #0]
 8002624:	6859      	ldr	r1, [r3, #4]
 8002626:	683b      	ldr	r3, [r7, #0]
 8002628:	68db      	ldr	r3, [r3, #12]
 800262a:	001a      	movs	r2, r3
 800262c:	f000 f8c8 	bl	80027c0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	2150      	movs	r1, #80	; 0x50
 8002636:	0018      	movs	r0, r3
 8002638:	f000 f922 	bl	8002880 <TIM_ITRx_SetConfig>
      break;
 800263c:	e02e      	b.n	800269c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	6818      	ldr	r0, [r3, #0]
 8002642:	683b      	ldr	r3, [r7, #0]
 8002644:	6859      	ldr	r1, [r3, #4]
 8002646:	683b      	ldr	r3, [r7, #0]
 8002648:	68db      	ldr	r3, [r3, #12]
 800264a:	001a      	movs	r2, r3
 800264c:	f000 f8e6 	bl	800281c <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	2160      	movs	r1, #96	; 0x60
 8002656:	0018      	movs	r0, r3
 8002658:	f000 f912 	bl	8002880 <TIM_ITRx_SetConfig>
      break;
 800265c:	e01e      	b.n	800269c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	6818      	ldr	r0, [r3, #0]
 8002662:	683b      	ldr	r3, [r7, #0]
 8002664:	6859      	ldr	r1, [r3, #4]
 8002666:	683b      	ldr	r3, [r7, #0]
 8002668:	68db      	ldr	r3, [r3, #12]
 800266a:	001a      	movs	r2, r3
 800266c:	f000 f8a8 	bl	80027c0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	2140      	movs	r1, #64	; 0x40
 8002676:	0018      	movs	r0, r3
 8002678:	f000 f902 	bl	8002880 <TIM_ITRx_SetConfig>
      break;
 800267c:	e00e      	b.n	800269c <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681a      	ldr	r2, [r3, #0]
 8002682:	683b      	ldr	r3, [r7, #0]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	0019      	movs	r1, r3
 8002688:	0010      	movs	r0, r2
 800268a:	f000 f8f9 	bl	8002880 <TIM_ITRx_SetConfig>
      break;
 800268e:	e005      	b.n	800269c <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8002690:	230f      	movs	r3, #15
 8002692:	18fb      	adds	r3, r7, r3
 8002694:	2201      	movs	r2, #1
 8002696:	701a      	strb	r2, [r3, #0]
      break;
 8002698:	e000      	b.n	800269c <HAL_TIM_ConfigClockSource+0x184>
      break;
 800269a:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	223d      	movs	r2, #61	; 0x3d
 80026a0:	2101      	movs	r1, #1
 80026a2:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	223c      	movs	r2, #60	; 0x3c
 80026a8:	2100      	movs	r1, #0
 80026aa:	5499      	strb	r1, [r3, r2]

  return status;
 80026ac:	230f      	movs	r3, #15
 80026ae:	18fb      	adds	r3, r7, r3
 80026b0:	781b      	ldrb	r3, [r3, #0]
}
 80026b2:	0018      	movs	r0, r3
 80026b4:	46bd      	mov	sp, r7
 80026b6:	b004      	add	sp, #16
 80026b8:	bd80      	pop	{r7, pc}
 80026ba:	46c0      	nop			; (mov r8, r8)
 80026bc:	ffff00ff 	.word	0xffff00ff

080026c0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	b084      	sub	sp, #16
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	6078      	str	r0, [r7, #4]
 80026c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	4a34      	ldr	r2, [pc, #208]	; (80027a4 <TIM_Base_SetConfig+0xe4>)
 80026d4:	4293      	cmp	r3, r2
 80026d6:	d008      	beq.n	80026ea <TIM_Base_SetConfig+0x2a>
 80026d8:	687a      	ldr	r2, [r7, #4]
 80026da:	2380      	movs	r3, #128	; 0x80
 80026dc:	05db      	lsls	r3, r3, #23
 80026de:	429a      	cmp	r2, r3
 80026e0:	d003      	beq.n	80026ea <TIM_Base_SetConfig+0x2a>
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	4a30      	ldr	r2, [pc, #192]	; (80027a8 <TIM_Base_SetConfig+0xe8>)
 80026e6:	4293      	cmp	r3, r2
 80026e8:	d108      	bne.n	80026fc <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	2270      	movs	r2, #112	; 0x70
 80026ee:	4393      	bics	r3, r2
 80026f0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80026f2:	683b      	ldr	r3, [r7, #0]
 80026f4:	685b      	ldr	r3, [r3, #4]
 80026f6:	68fa      	ldr	r2, [r7, #12]
 80026f8:	4313      	orrs	r3, r2
 80026fa:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	4a29      	ldr	r2, [pc, #164]	; (80027a4 <TIM_Base_SetConfig+0xe4>)
 8002700:	4293      	cmp	r3, r2
 8002702:	d018      	beq.n	8002736 <TIM_Base_SetConfig+0x76>
 8002704:	687a      	ldr	r2, [r7, #4]
 8002706:	2380      	movs	r3, #128	; 0x80
 8002708:	05db      	lsls	r3, r3, #23
 800270a:	429a      	cmp	r2, r3
 800270c:	d013      	beq.n	8002736 <TIM_Base_SetConfig+0x76>
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	4a25      	ldr	r2, [pc, #148]	; (80027a8 <TIM_Base_SetConfig+0xe8>)
 8002712:	4293      	cmp	r3, r2
 8002714:	d00f      	beq.n	8002736 <TIM_Base_SetConfig+0x76>
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	4a24      	ldr	r2, [pc, #144]	; (80027ac <TIM_Base_SetConfig+0xec>)
 800271a:	4293      	cmp	r3, r2
 800271c:	d00b      	beq.n	8002736 <TIM_Base_SetConfig+0x76>
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	4a23      	ldr	r2, [pc, #140]	; (80027b0 <TIM_Base_SetConfig+0xf0>)
 8002722:	4293      	cmp	r3, r2
 8002724:	d007      	beq.n	8002736 <TIM_Base_SetConfig+0x76>
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	4a22      	ldr	r2, [pc, #136]	; (80027b4 <TIM_Base_SetConfig+0xf4>)
 800272a:	4293      	cmp	r3, r2
 800272c:	d003      	beq.n	8002736 <TIM_Base_SetConfig+0x76>
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	4a21      	ldr	r2, [pc, #132]	; (80027b8 <TIM_Base_SetConfig+0xf8>)
 8002732:	4293      	cmp	r3, r2
 8002734:	d108      	bne.n	8002748 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	4a20      	ldr	r2, [pc, #128]	; (80027bc <TIM_Base_SetConfig+0xfc>)
 800273a:	4013      	ands	r3, r2
 800273c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800273e:	683b      	ldr	r3, [r7, #0]
 8002740:	68db      	ldr	r3, [r3, #12]
 8002742:	68fa      	ldr	r2, [r7, #12]
 8002744:	4313      	orrs	r3, r2
 8002746:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	2280      	movs	r2, #128	; 0x80
 800274c:	4393      	bics	r3, r2
 800274e:	001a      	movs	r2, r3
 8002750:	683b      	ldr	r3, [r7, #0]
 8002752:	695b      	ldr	r3, [r3, #20]
 8002754:	4313      	orrs	r3, r2
 8002756:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	68fa      	ldr	r2, [r7, #12]
 800275c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800275e:	683b      	ldr	r3, [r7, #0]
 8002760:	689a      	ldr	r2, [r3, #8]
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002766:	683b      	ldr	r3, [r7, #0]
 8002768:	681a      	ldr	r2, [r3, #0]
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	4a0c      	ldr	r2, [pc, #48]	; (80027a4 <TIM_Base_SetConfig+0xe4>)
 8002772:	4293      	cmp	r3, r2
 8002774:	d00b      	beq.n	800278e <TIM_Base_SetConfig+0xce>
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	4a0d      	ldr	r2, [pc, #52]	; (80027b0 <TIM_Base_SetConfig+0xf0>)
 800277a:	4293      	cmp	r3, r2
 800277c:	d007      	beq.n	800278e <TIM_Base_SetConfig+0xce>
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	4a0c      	ldr	r2, [pc, #48]	; (80027b4 <TIM_Base_SetConfig+0xf4>)
 8002782:	4293      	cmp	r3, r2
 8002784:	d003      	beq.n	800278e <TIM_Base_SetConfig+0xce>
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	4a0b      	ldr	r2, [pc, #44]	; (80027b8 <TIM_Base_SetConfig+0xf8>)
 800278a:	4293      	cmp	r3, r2
 800278c:	d103      	bne.n	8002796 <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800278e:	683b      	ldr	r3, [r7, #0]
 8002790:	691a      	ldr	r2, [r3, #16]
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	2201      	movs	r2, #1
 800279a:	615a      	str	r2, [r3, #20]
}
 800279c:	46c0      	nop			; (mov r8, r8)
 800279e:	46bd      	mov	sp, r7
 80027a0:	b004      	add	sp, #16
 80027a2:	bd80      	pop	{r7, pc}
 80027a4:	40012c00 	.word	0x40012c00
 80027a8:	40000400 	.word	0x40000400
 80027ac:	40002000 	.word	0x40002000
 80027b0:	40014000 	.word	0x40014000
 80027b4:	40014400 	.word	0x40014400
 80027b8:	40014800 	.word	0x40014800
 80027bc:	fffffcff 	.word	0xfffffcff

080027c0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80027c0:	b580      	push	{r7, lr}
 80027c2:	b086      	sub	sp, #24
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	60f8      	str	r0, [r7, #12]
 80027c8:	60b9      	str	r1, [r7, #8]
 80027ca:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	6a1b      	ldr	r3, [r3, #32]
 80027d0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	6a1b      	ldr	r3, [r3, #32]
 80027d6:	2201      	movs	r2, #1
 80027d8:	4393      	bics	r3, r2
 80027da:	001a      	movs	r2, r3
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	699b      	ldr	r3, [r3, #24]
 80027e4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80027e6:	693b      	ldr	r3, [r7, #16]
 80027e8:	22f0      	movs	r2, #240	; 0xf0
 80027ea:	4393      	bics	r3, r2
 80027ec:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	011b      	lsls	r3, r3, #4
 80027f2:	693a      	ldr	r2, [r7, #16]
 80027f4:	4313      	orrs	r3, r2
 80027f6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80027f8:	697b      	ldr	r3, [r7, #20]
 80027fa:	220a      	movs	r2, #10
 80027fc:	4393      	bics	r3, r2
 80027fe:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002800:	697a      	ldr	r2, [r7, #20]
 8002802:	68bb      	ldr	r3, [r7, #8]
 8002804:	4313      	orrs	r3, r2
 8002806:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	693a      	ldr	r2, [r7, #16]
 800280c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	697a      	ldr	r2, [r7, #20]
 8002812:	621a      	str	r2, [r3, #32]
}
 8002814:	46c0      	nop			; (mov r8, r8)
 8002816:	46bd      	mov	sp, r7
 8002818:	b006      	add	sp, #24
 800281a:	bd80      	pop	{r7, pc}

0800281c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	b086      	sub	sp, #24
 8002820:	af00      	add	r7, sp, #0
 8002822:	60f8      	str	r0, [r7, #12]
 8002824:	60b9      	str	r1, [r7, #8]
 8002826:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	6a1b      	ldr	r3, [r3, #32]
 800282c:	2210      	movs	r2, #16
 800282e:	4393      	bics	r3, r2
 8002830:	001a      	movs	r2, r3
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	699b      	ldr	r3, [r3, #24]
 800283a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	6a1b      	ldr	r3, [r3, #32]
 8002840:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002842:	697b      	ldr	r3, [r7, #20]
 8002844:	4a0d      	ldr	r2, [pc, #52]	; (800287c <TIM_TI2_ConfigInputStage+0x60>)
 8002846:	4013      	ands	r3, r2
 8002848:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	031b      	lsls	r3, r3, #12
 800284e:	697a      	ldr	r2, [r7, #20]
 8002850:	4313      	orrs	r3, r2
 8002852:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002854:	693b      	ldr	r3, [r7, #16]
 8002856:	22a0      	movs	r2, #160	; 0xa0
 8002858:	4393      	bics	r3, r2
 800285a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800285c:	68bb      	ldr	r3, [r7, #8]
 800285e:	011b      	lsls	r3, r3, #4
 8002860:	693a      	ldr	r2, [r7, #16]
 8002862:	4313      	orrs	r3, r2
 8002864:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	697a      	ldr	r2, [r7, #20]
 800286a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	693a      	ldr	r2, [r7, #16]
 8002870:	621a      	str	r2, [r3, #32]
}
 8002872:	46c0      	nop			; (mov r8, r8)
 8002874:	46bd      	mov	sp, r7
 8002876:	b006      	add	sp, #24
 8002878:	bd80      	pop	{r7, pc}
 800287a:	46c0      	nop			; (mov r8, r8)
 800287c:	ffff0fff 	.word	0xffff0fff

08002880 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002880:	b580      	push	{r7, lr}
 8002882:	b084      	sub	sp, #16
 8002884:	af00      	add	r7, sp, #0
 8002886:	6078      	str	r0, [r7, #4]
 8002888:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	689b      	ldr	r3, [r3, #8]
 800288e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	2270      	movs	r2, #112	; 0x70
 8002894:	4393      	bics	r3, r2
 8002896:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002898:	683a      	ldr	r2, [r7, #0]
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	4313      	orrs	r3, r2
 800289e:	2207      	movs	r2, #7
 80028a0:	4313      	orrs	r3, r2
 80028a2:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	68fa      	ldr	r2, [r7, #12]
 80028a8:	609a      	str	r2, [r3, #8]
}
 80028aa:	46c0      	nop			; (mov r8, r8)
 80028ac:	46bd      	mov	sp, r7
 80028ae:	b004      	add	sp, #16
 80028b0:	bd80      	pop	{r7, pc}
	...

080028b4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80028b4:	b580      	push	{r7, lr}
 80028b6:	b086      	sub	sp, #24
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	60f8      	str	r0, [r7, #12]
 80028bc:	60b9      	str	r1, [r7, #8]
 80028be:	607a      	str	r2, [r7, #4]
 80028c0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	689b      	ldr	r3, [r3, #8]
 80028c6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80028c8:	697b      	ldr	r3, [r7, #20]
 80028ca:	4a09      	ldr	r2, [pc, #36]	; (80028f0 <TIM_ETR_SetConfig+0x3c>)
 80028cc:	4013      	ands	r3, r2
 80028ce:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80028d0:	683b      	ldr	r3, [r7, #0]
 80028d2:	021a      	lsls	r2, r3, #8
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	431a      	orrs	r2, r3
 80028d8:	68bb      	ldr	r3, [r7, #8]
 80028da:	4313      	orrs	r3, r2
 80028dc:	697a      	ldr	r2, [r7, #20]
 80028de:	4313      	orrs	r3, r2
 80028e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	697a      	ldr	r2, [r7, #20]
 80028e6:	609a      	str	r2, [r3, #8]
}
 80028e8:	46c0      	nop			; (mov r8, r8)
 80028ea:	46bd      	mov	sp, r7
 80028ec:	b006      	add	sp, #24
 80028ee:	bd80      	pop	{r7, pc}
 80028f0:	ffff00ff 	.word	0xffff00ff

080028f4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	b084      	sub	sp, #16
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]
 80028fc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	223c      	movs	r2, #60	; 0x3c
 8002902:	5c9b      	ldrb	r3, [r3, r2]
 8002904:	2b01      	cmp	r3, #1
 8002906:	d101      	bne.n	800290c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002908:	2302      	movs	r3, #2
 800290a:	e047      	b.n	800299c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	223c      	movs	r2, #60	; 0x3c
 8002910:	2101      	movs	r1, #1
 8002912:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	223d      	movs	r2, #61	; 0x3d
 8002918:	2102      	movs	r1, #2
 800291a:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	685b      	ldr	r3, [r3, #4]
 8002922:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	689b      	ldr	r3, [r3, #8]
 800292a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	2270      	movs	r2, #112	; 0x70
 8002930:	4393      	bics	r3, r2
 8002932:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002934:	683b      	ldr	r3, [r7, #0]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	68fa      	ldr	r2, [r7, #12]
 800293a:	4313      	orrs	r3, r2
 800293c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	68fa      	ldr	r2, [r7, #12]
 8002944:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	4a16      	ldr	r2, [pc, #88]	; (80029a4 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800294c:	4293      	cmp	r3, r2
 800294e:	d00f      	beq.n	8002970 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681a      	ldr	r2, [r3, #0]
 8002954:	2380      	movs	r3, #128	; 0x80
 8002956:	05db      	lsls	r3, r3, #23
 8002958:	429a      	cmp	r2, r3
 800295a:	d009      	beq.n	8002970 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	4a11      	ldr	r2, [pc, #68]	; (80029a8 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8002962:	4293      	cmp	r3, r2
 8002964:	d004      	beq.n	8002970 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	4a10      	ldr	r2, [pc, #64]	; (80029ac <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800296c:	4293      	cmp	r3, r2
 800296e:	d10c      	bne.n	800298a <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002970:	68bb      	ldr	r3, [r7, #8]
 8002972:	2280      	movs	r2, #128	; 0x80
 8002974:	4393      	bics	r3, r2
 8002976:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002978:	683b      	ldr	r3, [r7, #0]
 800297a:	685b      	ldr	r3, [r3, #4]
 800297c:	68ba      	ldr	r2, [r7, #8]
 800297e:	4313      	orrs	r3, r2
 8002980:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	68ba      	ldr	r2, [r7, #8]
 8002988:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	223d      	movs	r2, #61	; 0x3d
 800298e:	2101      	movs	r1, #1
 8002990:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	223c      	movs	r2, #60	; 0x3c
 8002996:	2100      	movs	r1, #0
 8002998:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800299a:	2300      	movs	r3, #0
}
 800299c:	0018      	movs	r0, r3
 800299e:	46bd      	mov	sp, r7
 80029a0:	b004      	add	sp, #16
 80029a2:	bd80      	pop	{r7, pc}
 80029a4:	40012c00 	.word	0x40012c00
 80029a8:	40000400 	.word	0x40000400
 80029ac:	40014000 	.word	0x40014000

080029b0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80029b0:	b580      	push	{r7, lr}
 80029b2:	b082      	sub	sp, #8
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d101      	bne.n	80029c2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80029be:	2301      	movs	r3, #1
 80029c0:	e044      	b.n	8002a4c <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d107      	bne.n	80029da <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	2278      	movs	r2, #120	; 0x78
 80029ce:	2100      	movs	r1, #0
 80029d0:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	0018      	movs	r0, r3
 80029d6:	f7fe fb4d 	bl	8001074 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	2224      	movs	r2, #36	; 0x24
 80029de:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	681a      	ldr	r2, [r3, #0]
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	2101      	movs	r1, #1
 80029ec:	438a      	bics	r2, r1
 80029ee:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	0018      	movs	r0, r3
 80029f4:	f000 f8d0 	bl	8002b98 <UART_SetConfig>
 80029f8:	0003      	movs	r3, r0
 80029fa:	2b01      	cmp	r3, #1
 80029fc:	d101      	bne.n	8002a02 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80029fe:	2301      	movs	r3, #1
 8002a00:	e024      	b.n	8002a4c <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d003      	beq.n	8002a12 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	0018      	movs	r0, r3
 8002a0e:	f000 fa03 	bl	8002e18 <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	685a      	ldr	r2, [r3, #4]
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	490d      	ldr	r1, [pc, #52]	; (8002a54 <HAL_UART_Init+0xa4>)
 8002a1e:	400a      	ands	r2, r1
 8002a20:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	689a      	ldr	r2, [r3, #8]
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	212a      	movs	r1, #42	; 0x2a
 8002a2e:	438a      	bics	r2, r1
 8002a30:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	681a      	ldr	r2, [r3, #0]
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	2101      	movs	r1, #1
 8002a3e:	430a      	orrs	r2, r1
 8002a40:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	0018      	movs	r0, r3
 8002a46:	f000 fa9b 	bl	8002f80 <UART_CheckIdleState>
 8002a4a:	0003      	movs	r3, r0
}
 8002a4c:	0018      	movs	r0, r3
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	b002      	add	sp, #8
 8002a52:	bd80      	pop	{r7, pc}
 8002a54:	ffffb7ff 	.word	0xffffb7ff

08002a58 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	b08a      	sub	sp, #40	; 0x28
 8002a5c:	af02      	add	r7, sp, #8
 8002a5e:	60f8      	str	r0, [r7, #12]
 8002a60:	60b9      	str	r1, [r7, #8]
 8002a62:	603b      	str	r3, [r7, #0]
 8002a64:	1dbb      	adds	r3, r7, #6
 8002a66:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002a6c:	2b20      	cmp	r3, #32
 8002a6e:	d000      	beq.n	8002a72 <HAL_UART_Transmit+0x1a>
 8002a70:	e08d      	b.n	8002b8e <HAL_UART_Transmit+0x136>
  {
    if ((pData == NULL) || (Size == 0U))
 8002a72:	68bb      	ldr	r3, [r7, #8]
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d003      	beq.n	8002a80 <HAL_UART_Transmit+0x28>
 8002a78:	1dbb      	adds	r3, r7, #6
 8002a7a:	881b      	ldrh	r3, [r3, #0]
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d101      	bne.n	8002a84 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8002a80:	2301      	movs	r3, #1
 8002a82:	e085      	b.n	8002b90 <HAL_UART_Transmit+0x138>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	689a      	ldr	r2, [r3, #8]
 8002a88:	2380      	movs	r3, #128	; 0x80
 8002a8a:	015b      	lsls	r3, r3, #5
 8002a8c:	429a      	cmp	r2, r3
 8002a8e:	d109      	bne.n	8002aa4 <HAL_UART_Transmit+0x4c>
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	691b      	ldr	r3, [r3, #16]
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d105      	bne.n	8002aa4 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8002a98:	68bb      	ldr	r3, [r7, #8]
 8002a9a:	2201      	movs	r2, #1
 8002a9c:	4013      	ands	r3, r2
 8002a9e:	d001      	beq.n	8002aa4 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8002aa0:	2301      	movs	r3, #1
 8002aa2:	e075      	b.n	8002b90 <HAL_UART_Transmit+0x138>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	2284      	movs	r2, #132	; 0x84
 8002aa8:	2100      	movs	r1, #0
 8002aaa:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	2221      	movs	r2, #33	; 0x21
 8002ab0:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002ab2:	f7fe fc3f 	bl	8001334 <HAL_GetTick>
 8002ab6:	0003      	movs	r3, r0
 8002ab8:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	1dba      	adds	r2, r7, #6
 8002abe:	2150      	movs	r1, #80	; 0x50
 8002ac0:	8812      	ldrh	r2, [r2, #0]
 8002ac2:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	1dba      	adds	r2, r7, #6
 8002ac8:	2152      	movs	r1, #82	; 0x52
 8002aca:	8812      	ldrh	r2, [r2, #0]
 8002acc:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	689a      	ldr	r2, [r3, #8]
 8002ad2:	2380      	movs	r3, #128	; 0x80
 8002ad4:	015b      	lsls	r3, r3, #5
 8002ad6:	429a      	cmp	r2, r3
 8002ad8:	d108      	bne.n	8002aec <HAL_UART_Transmit+0x94>
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	691b      	ldr	r3, [r3, #16]
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d104      	bne.n	8002aec <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 8002ae2:	2300      	movs	r3, #0
 8002ae4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002ae6:	68bb      	ldr	r3, [r7, #8]
 8002ae8:	61bb      	str	r3, [r7, #24]
 8002aea:	e003      	b.n	8002af4 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 8002aec:	68bb      	ldr	r3, [r7, #8]
 8002aee:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002af0:	2300      	movs	r3, #0
 8002af2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002af4:	e030      	b.n	8002b58 <HAL_UART_Transmit+0x100>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002af6:	697a      	ldr	r2, [r7, #20]
 8002af8:	68f8      	ldr	r0, [r7, #12]
 8002afa:	683b      	ldr	r3, [r7, #0]
 8002afc:	9300      	str	r3, [sp, #0]
 8002afe:	0013      	movs	r3, r2
 8002b00:	2200      	movs	r2, #0
 8002b02:	2180      	movs	r1, #128	; 0x80
 8002b04:	f000 fae4 	bl	80030d0 <UART_WaitOnFlagUntilTimeout>
 8002b08:	1e03      	subs	r3, r0, #0
 8002b0a:	d004      	beq.n	8002b16 <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	2220      	movs	r2, #32
 8002b10:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8002b12:	2303      	movs	r3, #3
 8002b14:	e03c      	b.n	8002b90 <HAL_UART_Transmit+0x138>
      }
      if (pdata8bits == NULL)
 8002b16:	69fb      	ldr	r3, [r7, #28]
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d10b      	bne.n	8002b34 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002b1c:	69bb      	ldr	r3, [r7, #24]
 8002b1e:	881a      	ldrh	r2, [r3, #0]
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	05d2      	lsls	r2, r2, #23
 8002b26:	0dd2      	lsrs	r2, r2, #23
 8002b28:	b292      	uxth	r2, r2
 8002b2a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8002b2c:	69bb      	ldr	r3, [r7, #24]
 8002b2e:	3302      	adds	r3, #2
 8002b30:	61bb      	str	r3, [r7, #24]
 8002b32:	e008      	b.n	8002b46 <HAL_UART_Transmit+0xee>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002b34:	69fb      	ldr	r3, [r7, #28]
 8002b36:	781a      	ldrb	r2, [r3, #0]
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	b292      	uxth	r2, r2
 8002b3e:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8002b40:	69fb      	ldr	r3, [r7, #28]
 8002b42:	3301      	adds	r3, #1
 8002b44:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	2252      	movs	r2, #82	; 0x52
 8002b4a:	5a9b      	ldrh	r3, [r3, r2]
 8002b4c:	b29b      	uxth	r3, r3
 8002b4e:	3b01      	subs	r3, #1
 8002b50:	b299      	uxth	r1, r3
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	2252      	movs	r2, #82	; 0x52
 8002b56:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	2252      	movs	r2, #82	; 0x52
 8002b5c:	5a9b      	ldrh	r3, [r3, r2]
 8002b5e:	b29b      	uxth	r3, r3
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d1c8      	bne.n	8002af6 <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002b64:	697a      	ldr	r2, [r7, #20]
 8002b66:	68f8      	ldr	r0, [r7, #12]
 8002b68:	683b      	ldr	r3, [r7, #0]
 8002b6a:	9300      	str	r3, [sp, #0]
 8002b6c:	0013      	movs	r3, r2
 8002b6e:	2200      	movs	r2, #0
 8002b70:	2140      	movs	r1, #64	; 0x40
 8002b72:	f000 faad 	bl	80030d0 <UART_WaitOnFlagUntilTimeout>
 8002b76:	1e03      	subs	r3, r0, #0
 8002b78:	d004      	beq.n	8002b84 <HAL_UART_Transmit+0x12c>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	2220      	movs	r2, #32
 8002b7e:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8002b80:	2303      	movs	r3, #3
 8002b82:	e005      	b.n	8002b90 <HAL_UART_Transmit+0x138>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	2220      	movs	r2, #32
 8002b88:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8002b8a:	2300      	movs	r3, #0
 8002b8c:	e000      	b.n	8002b90 <HAL_UART_Transmit+0x138>
  }
  else
  {
    return HAL_BUSY;
 8002b8e:	2302      	movs	r3, #2
  }
}
 8002b90:	0018      	movs	r0, r3
 8002b92:	46bd      	mov	sp, r7
 8002b94:	b008      	add	sp, #32
 8002b96:	bd80      	pop	{r7, pc}

08002b98 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	b088      	sub	sp, #32
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002ba0:	231e      	movs	r3, #30
 8002ba2:	18fb      	adds	r3, r7, r3
 8002ba4:	2200      	movs	r2, #0
 8002ba6:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	689a      	ldr	r2, [r3, #8]
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	691b      	ldr	r3, [r3, #16]
 8002bb0:	431a      	orrs	r2, r3
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	695b      	ldr	r3, [r3, #20]
 8002bb6:	431a      	orrs	r2, r3
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	69db      	ldr	r3, [r3, #28]
 8002bbc:	4313      	orrs	r3, r2
 8002bbe:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	4a8d      	ldr	r2, [pc, #564]	; (8002dfc <UART_SetConfig+0x264>)
 8002bc8:	4013      	ands	r3, r2
 8002bca:	0019      	movs	r1, r3
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	697a      	ldr	r2, [r7, #20]
 8002bd2:	430a      	orrs	r2, r1
 8002bd4:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	685b      	ldr	r3, [r3, #4]
 8002bdc:	4a88      	ldr	r2, [pc, #544]	; (8002e00 <UART_SetConfig+0x268>)
 8002bde:	4013      	ands	r3, r2
 8002be0:	0019      	movs	r1, r3
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	68da      	ldr	r2, [r3, #12]
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	430a      	orrs	r2, r1
 8002bec:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	699b      	ldr	r3, [r3, #24]
 8002bf2:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	6a1b      	ldr	r3, [r3, #32]
 8002bf8:	697a      	ldr	r2, [r7, #20]
 8002bfa:	4313      	orrs	r3, r2
 8002bfc:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	689b      	ldr	r3, [r3, #8]
 8002c04:	4a7f      	ldr	r2, [pc, #508]	; (8002e04 <UART_SetConfig+0x26c>)
 8002c06:	4013      	ands	r3, r2
 8002c08:	0019      	movs	r1, r3
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	697a      	ldr	r2, [r7, #20]
 8002c10:	430a      	orrs	r2, r1
 8002c12:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	4a7b      	ldr	r2, [pc, #492]	; (8002e08 <UART_SetConfig+0x270>)
 8002c1a:	4293      	cmp	r3, r2
 8002c1c:	d127      	bne.n	8002c6e <UART_SetConfig+0xd6>
 8002c1e:	4b7b      	ldr	r3, [pc, #492]	; (8002e0c <UART_SetConfig+0x274>)
 8002c20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c22:	2203      	movs	r2, #3
 8002c24:	4013      	ands	r3, r2
 8002c26:	2b03      	cmp	r3, #3
 8002c28:	d00d      	beq.n	8002c46 <UART_SetConfig+0xae>
 8002c2a:	d81b      	bhi.n	8002c64 <UART_SetConfig+0xcc>
 8002c2c:	2b02      	cmp	r3, #2
 8002c2e:	d014      	beq.n	8002c5a <UART_SetConfig+0xc2>
 8002c30:	d818      	bhi.n	8002c64 <UART_SetConfig+0xcc>
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d002      	beq.n	8002c3c <UART_SetConfig+0xa4>
 8002c36:	2b01      	cmp	r3, #1
 8002c38:	d00a      	beq.n	8002c50 <UART_SetConfig+0xb8>
 8002c3a:	e013      	b.n	8002c64 <UART_SetConfig+0xcc>
 8002c3c:	231f      	movs	r3, #31
 8002c3e:	18fb      	adds	r3, r7, r3
 8002c40:	2200      	movs	r2, #0
 8002c42:	701a      	strb	r2, [r3, #0]
 8002c44:	e021      	b.n	8002c8a <UART_SetConfig+0xf2>
 8002c46:	231f      	movs	r3, #31
 8002c48:	18fb      	adds	r3, r7, r3
 8002c4a:	2202      	movs	r2, #2
 8002c4c:	701a      	strb	r2, [r3, #0]
 8002c4e:	e01c      	b.n	8002c8a <UART_SetConfig+0xf2>
 8002c50:	231f      	movs	r3, #31
 8002c52:	18fb      	adds	r3, r7, r3
 8002c54:	2204      	movs	r2, #4
 8002c56:	701a      	strb	r2, [r3, #0]
 8002c58:	e017      	b.n	8002c8a <UART_SetConfig+0xf2>
 8002c5a:	231f      	movs	r3, #31
 8002c5c:	18fb      	adds	r3, r7, r3
 8002c5e:	2208      	movs	r2, #8
 8002c60:	701a      	strb	r2, [r3, #0]
 8002c62:	e012      	b.n	8002c8a <UART_SetConfig+0xf2>
 8002c64:	231f      	movs	r3, #31
 8002c66:	18fb      	adds	r3, r7, r3
 8002c68:	2210      	movs	r2, #16
 8002c6a:	701a      	strb	r2, [r3, #0]
 8002c6c:	e00d      	b.n	8002c8a <UART_SetConfig+0xf2>
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	4a67      	ldr	r2, [pc, #412]	; (8002e10 <UART_SetConfig+0x278>)
 8002c74:	4293      	cmp	r3, r2
 8002c76:	d104      	bne.n	8002c82 <UART_SetConfig+0xea>
 8002c78:	231f      	movs	r3, #31
 8002c7a:	18fb      	adds	r3, r7, r3
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	701a      	strb	r2, [r3, #0]
 8002c80:	e003      	b.n	8002c8a <UART_SetConfig+0xf2>
 8002c82:	231f      	movs	r3, #31
 8002c84:	18fb      	adds	r3, r7, r3
 8002c86:	2210      	movs	r2, #16
 8002c88:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	69da      	ldr	r2, [r3, #28]
 8002c8e:	2380      	movs	r3, #128	; 0x80
 8002c90:	021b      	lsls	r3, r3, #8
 8002c92:	429a      	cmp	r2, r3
 8002c94:	d15c      	bne.n	8002d50 <UART_SetConfig+0x1b8>
  {
    switch (clocksource)
 8002c96:	231f      	movs	r3, #31
 8002c98:	18fb      	adds	r3, r7, r3
 8002c9a:	781b      	ldrb	r3, [r3, #0]
 8002c9c:	2b08      	cmp	r3, #8
 8002c9e:	d015      	beq.n	8002ccc <UART_SetConfig+0x134>
 8002ca0:	dc18      	bgt.n	8002cd4 <UART_SetConfig+0x13c>
 8002ca2:	2b04      	cmp	r3, #4
 8002ca4:	d00d      	beq.n	8002cc2 <UART_SetConfig+0x12a>
 8002ca6:	dc15      	bgt.n	8002cd4 <UART_SetConfig+0x13c>
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d002      	beq.n	8002cb2 <UART_SetConfig+0x11a>
 8002cac:	2b02      	cmp	r3, #2
 8002cae:	d005      	beq.n	8002cbc <UART_SetConfig+0x124>
 8002cb0:	e010      	b.n	8002cd4 <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002cb2:	f7ff faa3 	bl	80021fc <HAL_RCC_GetPCLK1Freq>
 8002cb6:	0003      	movs	r3, r0
 8002cb8:	61bb      	str	r3, [r7, #24]
        break;
 8002cba:	e012      	b.n	8002ce2 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002cbc:	4b55      	ldr	r3, [pc, #340]	; (8002e14 <UART_SetConfig+0x27c>)
 8002cbe:	61bb      	str	r3, [r7, #24]
        break;
 8002cc0:	e00f      	b.n	8002ce2 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002cc2:	f7ff fa3b 	bl	800213c <HAL_RCC_GetSysClockFreq>
 8002cc6:	0003      	movs	r3, r0
 8002cc8:	61bb      	str	r3, [r7, #24]
        break;
 8002cca:	e00a      	b.n	8002ce2 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002ccc:	2380      	movs	r3, #128	; 0x80
 8002cce:	021b      	lsls	r3, r3, #8
 8002cd0:	61bb      	str	r3, [r7, #24]
        break;
 8002cd2:	e006      	b.n	8002ce2 <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 8002cd4:	2300      	movs	r3, #0
 8002cd6:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002cd8:	231e      	movs	r3, #30
 8002cda:	18fb      	adds	r3, r7, r3
 8002cdc:	2201      	movs	r2, #1
 8002cde:	701a      	strb	r2, [r3, #0]
        break;
 8002ce0:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002ce2:	69bb      	ldr	r3, [r7, #24]
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d100      	bne.n	8002cea <UART_SetConfig+0x152>
 8002ce8:	e07a      	b.n	8002de0 <UART_SetConfig+0x248>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002cea:	69bb      	ldr	r3, [r7, #24]
 8002cec:	005a      	lsls	r2, r3, #1
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	685b      	ldr	r3, [r3, #4]
 8002cf2:	085b      	lsrs	r3, r3, #1
 8002cf4:	18d2      	adds	r2, r2, r3
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	685b      	ldr	r3, [r3, #4]
 8002cfa:	0019      	movs	r1, r3
 8002cfc:	0010      	movs	r0, r2
 8002cfe:	f7fd fa0d 	bl	800011c <__udivsi3>
 8002d02:	0003      	movs	r3, r0
 8002d04:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002d06:	693b      	ldr	r3, [r7, #16]
 8002d08:	2b0f      	cmp	r3, #15
 8002d0a:	d91c      	bls.n	8002d46 <UART_SetConfig+0x1ae>
 8002d0c:	693a      	ldr	r2, [r7, #16]
 8002d0e:	2380      	movs	r3, #128	; 0x80
 8002d10:	025b      	lsls	r3, r3, #9
 8002d12:	429a      	cmp	r2, r3
 8002d14:	d217      	bcs.n	8002d46 <UART_SetConfig+0x1ae>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002d16:	693b      	ldr	r3, [r7, #16]
 8002d18:	b29a      	uxth	r2, r3
 8002d1a:	200e      	movs	r0, #14
 8002d1c:	183b      	adds	r3, r7, r0
 8002d1e:	210f      	movs	r1, #15
 8002d20:	438a      	bics	r2, r1
 8002d22:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002d24:	693b      	ldr	r3, [r7, #16]
 8002d26:	085b      	lsrs	r3, r3, #1
 8002d28:	b29b      	uxth	r3, r3
 8002d2a:	2207      	movs	r2, #7
 8002d2c:	4013      	ands	r3, r2
 8002d2e:	b299      	uxth	r1, r3
 8002d30:	183b      	adds	r3, r7, r0
 8002d32:	183a      	adds	r2, r7, r0
 8002d34:	8812      	ldrh	r2, [r2, #0]
 8002d36:	430a      	orrs	r2, r1
 8002d38:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	183a      	adds	r2, r7, r0
 8002d40:	8812      	ldrh	r2, [r2, #0]
 8002d42:	60da      	str	r2, [r3, #12]
 8002d44:	e04c      	b.n	8002de0 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 8002d46:	231e      	movs	r3, #30
 8002d48:	18fb      	adds	r3, r7, r3
 8002d4a:	2201      	movs	r2, #1
 8002d4c:	701a      	strb	r2, [r3, #0]
 8002d4e:	e047      	b.n	8002de0 <UART_SetConfig+0x248>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002d50:	231f      	movs	r3, #31
 8002d52:	18fb      	adds	r3, r7, r3
 8002d54:	781b      	ldrb	r3, [r3, #0]
 8002d56:	2b08      	cmp	r3, #8
 8002d58:	d015      	beq.n	8002d86 <UART_SetConfig+0x1ee>
 8002d5a:	dc18      	bgt.n	8002d8e <UART_SetConfig+0x1f6>
 8002d5c:	2b04      	cmp	r3, #4
 8002d5e:	d00d      	beq.n	8002d7c <UART_SetConfig+0x1e4>
 8002d60:	dc15      	bgt.n	8002d8e <UART_SetConfig+0x1f6>
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d002      	beq.n	8002d6c <UART_SetConfig+0x1d4>
 8002d66:	2b02      	cmp	r3, #2
 8002d68:	d005      	beq.n	8002d76 <UART_SetConfig+0x1de>
 8002d6a:	e010      	b.n	8002d8e <UART_SetConfig+0x1f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002d6c:	f7ff fa46 	bl	80021fc <HAL_RCC_GetPCLK1Freq>
 8002d70:	0003      	movs	r3, r0
 8002d72:	61bb      	str	r3, [r7, #24]
        break;
 8002d74:	e012      	b.n	8002d9c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002d76:	4b27      	ldr	r3, [pc, #156]	; (8002e14 <UART_SetConfig+0x27c>)
 8002d78:	61bb      	str	r3, [r7, #24]
        break;
 8002d7a:	e00f      	b.n	8002d9c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002d7c:	f7ff f9de 	bl	800213c <HAL_RCC_GetSysClockFreq>
 8002d80:	0003      	movs	r3, r0
 8002d82:	61bb      	str	r3, [r7, #24]
        break;
 8002d84:	e00a      	b.n	8002d9c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002d86:	2380      	movs	r3, #128	; 0x80
 8002d88:	021b      	lsls	r3, r3, #8
 8002d8a:	61bb      	str	r3, [r7, #24]
        break;
 8002d8c:	e006      	b.n	8002d9c <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8002d8e:	2300      	movs	r3, #0
 8002d90:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002d92:	231e      	movs	r3, #30
 8002d94:	18fb      	adds	r3, r7, r3
 8002d96:	2201      	movs	r2, #1
 8002d98:	701a      	strb	r2, [r3, #0]
        break;
 8002d9a:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8002d9c:	69bb      	ldr	r3, [r7, #24]
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d01e      	beq.n	8002de0 <UART_SetConfig+0x248>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	685b      	ldr	r3, [r3, #4]
 8002da6:	085a      	lsrs	r2, r3, #1
 8002da8:	69bb      	ldr	r3, [r7, #24]
 8002daa:	18d2      	adds	r2, r2, r3
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	685b      	ldr	r3, [r3, #4]
 8002db0:	0019      	movs	r1, r3
 8002db2:	0010      	movs	r0, r2
 8002db4:	f7fd f9b2 	bl	800011c <__udivsi3>
 8002db8:	0003      	movs	r3, r0
 8002dba:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002dbc:	693b      	ldr	r3, [r7, #16]
 8002dbe:	2b0f      	cmp	r3, #15
 8002dc0:	d90a      	bls.n	8002dd8 <UART_SetConfig+0x240>
 8002dc2:	693a      	ldr	r2, [r7, #16]
 8002dc4:	2380      	movs	r3, #128	; 0x80
 8002dc6:	025b      	lsls	r3, r3, #9
 8002dc8:	429a      	cmp	r2, r3
 8002dca:	d205      	bcs.n	8002dd8 <UART_SetConfig+0x240>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002dcc:	693b      	ldr	r3, [r7, #16]
 8002dce:	b29a      	uxth	r2, r3
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	60da      	str	r2, [r3, #12]
 8002dd6:	e003      	b.n	8002de0 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 8002dd8:	231e      	movs	r3, #30
 8002dda:	18fb      	adds	r3, r7, r3
 8002ddc:	2201      	movs	r2, #1
 8002dde:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	2200      	movs	r2, #0
 8002de4:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	2200      	movs	r2, #0
 8002dea:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8002dec:	231e      	movs	r3, #30
 8002dee:	18fb      	adds	r3, r7, r3
 8002df0:	781b      	ldrb	r3, [r3, #0]
}
 8002df2:	0018      	movs	r0, r3
 8002df4:	46bd      	mov	sp, r7
 8002df6:	b008      	add	sp, #32
 8002df8:	bd80      	pop	{r7, pc}
 8002dfa:	46c0      	nop			; (mov r8, r8)
 8002dfc:	ffff69f3 	.word	0xffff69f3
 8002e00:	ffffcfff 	.word	0xffffcfff
 8002e04:	fffff4ff 	.word	0xfffff4ff
 8002e08:	40013800 	.word	0x40013800
 8002e0c:	40021000 	.word	0x40021000
 8002e10:	40004400 	.word	0x40004400
 8002e14:	007a1200 	.word	0x007a1200

08002e18 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002e18:	b580      	push	{r7, lr}
 8002e1a:	b082      	sub	sp, #8
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e24:	2201      	movs	r2, #1
 8002e26:	4013      	ands	r3, r2
 8002e28:	d00b      	beq.n	8002e42 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	685b      	ldr	r3, [r3, #4]
 8002e30:	4a4a      	ldr	r2, [pc, #296]	; (8002f5c <UART_AdvFeatureConfig+0x144>)
 8002e32:	4013      	ands	r3, r2
 8002e34:	0019      	movs	r1, r3
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	430a      	orrs	r2, r1
 8002e40:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e46:	2202      	movs	r2, #2
 8002e48:	4013      	ands	r3, r2
 8002e4a:	d00b      	beq.n	8002e64 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	685b      	ldr	r3, [r3, #4]
 8002e52:	4a43      	ldr	r2, [pc, #268]	; (8002f60 <UART_AdvFeatureConfig+0x148>)
 8002e54:	4013      	ands	r3, r2
 8002e56:	0019      	movs	r1, r3
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	430a      	orrs	r2, r1
 8002e62:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e68:	2204      	movs	r2, #4
 8002e6a:	4013      	ands	r3, r2
 8002e6c:	d00b      	beq.n	8002e86 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	685b      	ldr	r3, [r3, #4]
 8002e74:	4a3b      	ldr	r2, [pc, #236]	; (8002f64 <UART_AdvFeatureConfig+0x14c>)
 8002e76:	4013      	ands	r3, r2
 8002e78:	0019      	movs	r1, r3
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	430a      	orrs	r2, r1
 8002e84:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e8a:	2208      	movs	r2, #8
 8002e8c:	4013      	ands	r3, r2
 8002e8e:	d00b      	beq.n	8002ea8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	685b      	ldr	r3, [r3, #4]
 8002e96:	4a34      	ldr	r2, [pc, #208]	; (8002f68 <UART_AdvFeatureConfig+0x150>)
 8002e98:	4013      	ands	r3, r2
 8002e9a:	0019      	movs	r1, r3
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	430a      	orrs	r2, r1
 8002ea6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002eac:	2210      	movs	r2, #16
 8002eae:	4013      	ands	r3, r2
 8002eb0:	d00b      	beq.n	8002eca <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	689b      	ldr	r3, [r3, #8]
 8002eb8:	4a2c      	ldr	r2, [pc, #176]	; (8002f6c <UART_AdvFeatureConfig+0x154>)
 8002eba:	4013      	ands	r3, r2
 8002ebc:	0019      	movs	r1, r3
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	430a      	orrs	r2, r1
 8002ec8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ece:	2220      	movs	r2, #32
 8002ed0:	4013      	ands	r3, r2
 8002ed2:	d00b      	beq.n	8002eec <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	689b      	ldr	r3, [r3, #8]
 8002eda:	4a25      	ldr	r2, [pc, #148]	; (8002f70 <UART_AdvFeatureConfig+0x158>)
 8002edc:	4013      	ands	r3, r2
 8002ede:	0019      	movs	r1, r3
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	430a      	orrs	r2, r1
 8002eea:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ef0:	2240      	movs	r2, #64	; 0x40
 8002ef2:	4013      	ands	r3, r2
 8002ef4:	d01d      	beq.n	8002f32 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	685b      	ldr	r3, [r3, #4]
 8002efc:	4a1d      	ldr	r2, [pc, #116]	; (8002f74 <UART_AdvFeatureConfig+0x15c>)
 8002efe:	4013      	ands	r3, r2
 8002f00:	0019      	movs	r1, r3
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	430a      	orrs	r2, r1
 8002f0c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002f12:	2380      	movs	r3, #128	; 0x80
 8002f14:	035b      	lsls	r3, r3, #13
 8002f16:	429a      	cmp	r2, r3
 8002f18:	d10b      	bne.n	8002f32 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	685b      	ldr	r3, [r3, #4]
 8002f20:	4a15      	ldr	r2, [pc, #84]	; (8002f78 <UART_AdvFeatureConfig+0x160>)
 8002f22:	4013      	ands	r3, r2
 8002f24:	0019      	movs	r1, r3
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	430a      	orrs	r2, r1
 8002f30:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f36:	2280      	movs	r2, #128	; 0x80
 8002f38:	4013      	ands	r3, r2
 8002f3a:	d00b      	beq.n	8002f54 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	685b      	ldr	r3, [r3, #4]
 8002f42:	4a0e      	ldr	r2, [pc, #56]	; (8002f7c <UART_AdvFeatureConfig+0x164>)
 8002f44:	4013      	ands	r3, r2
 8002f46:	0019      	movs	r1, r3
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	430a      	orrs	r2, r1
 8002f52:	605a      	str	r2, [r3, #4]
  }
}
 8002f54:	46c0      	nop			; (mov r8, r8)
 8002f56:	46bd      	mov	sp, r7
 8002f58:	b002      	add	sp, #8
 8002f5a:	bd80      	pop	{r7, pc}
 8002f5c:	fffdffff 	.word	0xfffdffff
 8002f60:	fffeffff 	.word	0xfffeffff
 8002f64:	fffbffff 	.word	0xfffbffff
 8002f68:	ffff7fff 	.word	0xffff7fff
 8002f6c:	ffffefff 	.word	0xffffefff
 8002f70:	ffffdfff 	.word	0xffffdfff
 8002f74:	ffefffff 	.word	0xffefffff
 8002f78:	ff9fffff 	.word	0xff9fffff
 8002f7c:	fff7ffff 	.word	0xfff7ffff

08002f80 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002f80:	b580      	push	{r7, lr}
 8002f82:	b092      	sub	sp, #72	; 0x48
 8002f84:	af02      	add	r7, sp, #8
 8002f86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	2284      	movs	r2, #132	; 0x84
 8002f8c:	2100      	movs	r1, #0
 8002f8e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002f90:	f7fe f9d0 	bl	8001334 <HAL_GetTick>
 8002f94:	0003      	movs	r3, r0
 8002f96:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	2208      	movs	r2, #8
 8002fa0:	4013      	ands	r3, r2
 8002fa2:	2b08      	cmp	r3, #8
 8002fa4:	d12c      	bne.n	8003000 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002fa6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002fa8:	2280      	movs	r2, #128	; 0x80
 8002faa:	0391      	lsls	r1, r2, #14
 8002fac:	6878      	ldr	r0, [r7, #4]
 8002fae:	4a46      	ldr	r2, [pc, #280]	; (80030c8 <UART_CheckIdleState+0x148>)
 8002fb0:	9200      	str	r2, [sp, #0]
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	f000 f88c 	bl	80030d0 <UART_WaitOnFlagUntilTimeout>
 8002fb8:	1e03      	subs	r3, r0, #0
 8002fba:	d021      	beq.n	8003000 <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002fbc:	f3ef 8310 	mrs	r3, PRIMASK
 8002fc0:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8002fc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8002fc4:	63bb      	str	r3, [r7, #56]	; 0x38
 8002fc6:	2301      	movs	r3, #1
 8002fc8:	62bb      	str	r3, [r7, #40]	; 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002fca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002fcc:	f383 8810 	msr	PRIMASK, r3
}
 8002fd0:	46c0      	nop			; (mov r8, r8)
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	681a      	ldr	r2, [r3, #0]
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	2180      	movs	r1, #128	; 0x80
 8002fde:	438a      	bics	r2, r1
 8002fe0:	601a      	str	r2, [r3, #0]
 8002fe2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002fe4:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002fe6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002fe8:	f383 8810 	msr	PRIMASK, r3
}
 8002fec:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	2220      	movs	r2, #32
 8002ff2:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	2278      	movs	r2, #120	; 0x78
 8002ff8:	2100      	movs	r1, #0
 8002ffa:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002ffc:	2303      	movs	r3, #3
 8002ffe:	e05f      	b.n	80030c0 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	2204      	movs	r2, #4
 8003008:	4013      	ands	r3, r2
 800300a:	2b04      	cmp	r3, #4
 800300c:	d146      	bne.n	800309c <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800300e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003010:	2280      	movs	r2, #128	; 0x80
 8003012:	03d1      	lsls	r1, r2, #15
 8003014:	6878      	ldr	r0, [r7, #4]
 8003016:	4a2c      	ldr	r2, [pc, #176]	; (80030c8 <UART_CheckIdleState+0x148>)
 8003018:	9200      	str	r2, [sp, #0]
 800301a:	2200      	movs	r2, #0
 800301c:	f000 f858 	bl	80030d0 <UART_WaitOnFlagUntilTimeout>
 8003020:	1e03      	subs	r3, r0, #0
 8003022:	d03b      	beq.n	800309c <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003024:	f3ef 8310 	mrs	r3, PRIMASK
 8003028:	60fb      	str	r3, [r7, #12]
  return(result);
 800302a:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800302c:	637b      	str	r3, [r7, #52]	; 0x34
 800302e:	2301      	movs	r3, #1
 8003030:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003032:	693b      	ldr	r3, [r7, #16]
 8003034:	f383 8810 	msr	PRIMASK, r3
}
 8003038:	46c0      	nop			; (mov r8, r8)
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	681a      	ldr	r2, [r3, #0]
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	4921      	ldr	r1, [pc, #132]	; (80030cc <UART_CheckIdleState+0x14c>)
 8003046:	400a      	ands	r2, r1
 8003048:	601a      	str	r2, [r3, #0]
 800304a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800304c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800304e:	697b      	ldr	r3, [r7, #20]
 8003050:	f383 8810 	msr	PRIMASK, r3
}
 8003054:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003056:	f3ef 8310 	mrs	r3, PRIMASK
 800305a:	61bb      	str	r3, [r7, #24]
  return(result);
 800305c:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800305e:	633b      	str	r3, [r7, #48]	; 0x30
 8003060:	2301      	movs	r3, #1
 8003062:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003064:	69fb      	ldr	r3, [r7, #28]
 8003066:	f383 8810 	msr	PRIMASK, r3
}
 800306a:	46c0      	nop			; (mov r8, r8)
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	689a      	ldr	r2, [r3, #8]
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	2101      	movs	r1, #1
 8003078:	438a      	bics	r2, r1
 800307a:	609a      	str	r2, [r3, #8]
 800307c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800307e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003080:	6a3b      	ldr	r3, [r7, #32]
 8003082:	f383 8810 	msr	PRIMASK, r3
}
 8003086:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	2280      	movs	r2, #128	; 0x80
 800308c:	2120      	movs	r1, #32
 800308e:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	2278      	movs	r2, #120	; 0x78
 8003094:	2100      	movs	r1, #0
 8003096:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003098:	2303      	movs	r3, #3
 800309a:	e011      	b.n	80030c0 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	2220      	movs	r2, #32
 80030a0:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	2280      	movs	r2, #128	; 0x80
 80030a6:	2120      	movs	r1, #32
 80030a8:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	2200      	movs	r2, #0
 80030ae:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	2200      	movs	r2, #0
 80030b4:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	2278      	movs	r2, #120	; 0x78
 80030ba:	2100      	movs	r1, #0
 80030bc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80030be:	2300      	movs	r3, #0
}
 80030c0:	0018      	movs	r0, r3
 80030c2:	46bd      	mov	sp, r7
 80030c4:	b010      	add	sp, #64	; 0x40
 80030c6:	bd80      	pop	{r7, pc}
 80030c8:	01ffffff 	.word	0x01ffffff
 80030cc:	fffffedf 	.word	0xfffffedf

080030d0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80030d0:	b580      	push	{r7, lr}
 80030d2:	b084      	sub	sp, #16
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	60f8      	str	r0, [r7, #12]
 80030d8:	60b9      	str	r1, [r7, #8]
 80030da:	603b      	str	r3, [r7, #0]
 80030dc:	1dfb      	adds	r3, r7, #7
 80030de:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80030e0:	e04b      	b.n	800317a <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80030e2:	69bb      	ldr	r3, [r7, #24]
 80030e4:	3301      	adds	r3, #1
 80030e6:	d048      	beq.n	800317a <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80030e8:	f7fe f924 	bl	8001334 <HAL_GetTick>
 80030ec:	0002      	movs	r2, r0
 80030ee:	683b      	ldr	r3, [r7, #0]
 80030f0:	1ad3      	subs	r3, r2, r3
 80030f2:	69ba      	ldr	r2, [r7, #24]
 80030f4:	429a      	cmp	r2, r3
 80030f6:	d302      	bcc.n	80030fe <UART_WaitOnFlagUntilTimeout+0x2e>
 80030f8:	69bb      	ldr	r3, [r7, #24]
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d101      	bne.n	8003102 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80030fe:	2303      	movs	r3, #3
 8003100:	e04b      	b.n	800319a <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	2204      	movs	r2, #4
 800310a:	4013      	ands	r3, r2
 800310c:	d035      	beq.n	800317a <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	69db      	ldr	r3, [r3, #28]
 8003114:	2208      	movs	r2, #8
 8003116:	4013      	ands	r3, r2
 8003118:	2b08      	cmp	r3, #8
 800311a:	d111      	bne.n	8003140 <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	2208      	movs	r2, #8
 8003122:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	0018      	movs	r0, r3
 8003128:	f000 f83c 	bl	80031a4 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	2284      	movs	r2, #132	; 0x84
 8003130:	2108      	movs	r1, #8
 8003132:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	2278      	movs	r2, #120	; 0x78
 8003138:	2100      	movs	r1, #0
 800313a:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 800313c:	2301      	movs	r3, #1
 800313e:	e02c      	b.n	800319a <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	69da      	ldr	r2, [r3, #28]
 8003146:	2380      	movs	r3, #128	; 0x80
 8003148:	011b      	lsls	r3, r3, #4
 800314a:	401a      	ands	r2, r3
 800314c:	2380      	movs	r3, #128	; 0x80
 800314e:	011b      	lsls	r3, r3, #4
 8003150:	429a      	cmp	r2, r3
 8003152:	d112      	bne.n	800317a <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	2280      	movs	r2, #128	; 0x80
 800315a:	0112      	lsls	r2, r2, #4
 800315c:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	0018      	movs	r0, r3
 8003162:	f000 f81f 	bl	80031a4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	2284      	movs	r2, #132	; 0x84
 800316a:	2120      	movs	r1, #32
 800316c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	2278      	movs	r2, #120	; 0x78
 8003172:	2100      	movs	r1, #0
 8003174:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003176:	2303      	movs	r3, #3
 8003178:	e00f      	b.n	800319a <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	69db      	ldr	r3, [r3, #28]
 8003180:	68ba      	ldr	r2, [r7, #8]
 8003182:	4013      	ands	r3, r2
 8003184:	68ba      	ldr	r2, [r7, #8]
 8003186:	1ad3      	subs	r3, r2, r3
 8003188:	425a      	negs	r2, r3
 800318a:	4153      	adcs	r3, r2
 800318c:	b2db      	uxtb	r3, r3
 800318e:	001a      	movs	r2, r3
 8003190:	1dfb      	adds	r3, r7, #7
 8003192:	781b      	ldrb	r3, [r3, #0]
 8003194:	429a      	cmp	r2, r3
 8003196:	d0a4      	beq.n	80030e2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003198:	2300      	movs	r3, #0
}
 800319a:	0018      	movs	r0, r3
 800319c:	46bd      	mov	sp, r7
 800319e:	b004      	add	sp, #16
 80031a0:	bd80      	pop	{r7, pc}
	...

080031a4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80031a4:	b580      	push	{r7, lr}
 80031a6:	b08e      	sub	sp, #56	; 0x38
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80031ac:	f3ef 8310 	mrs	r3, PRIMASK
 80031b0:	617b      	str	r3, [r7, #20]
  return(result);
 80031b2:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80031b4:	637b      	str	r3, [r7, #52]	; 0x34
 80031b6:	2301      	movs	r3, #1
 80031b8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80031ba:	69bb      	ldr	r3, [r7, #24]
 80031bc:	f383 8810 	msr	PRIMASK, r3
}
 80031c0:	46c0      	nop			; (mov r8, r8)
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	681a      	ldr	r2, [r3, #0]
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	4926      	ldr	r1, [pc, #152]	; (8003268 <UART_EndRxTransfer+0xc4>)
 80031ce:	400a      	ands	r2, r1
 80031d0:	601a      	str	r2, [r3, #0]
 80031d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80031d4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80031d6:	69fb      	ldr	r3, [r7, #28]
 80031d8:	f383 8810 	msr	PRIMASK, r3
}
 80031dc:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80031de:	f3ef 8310 	mrs	r3, PRIMASK
 80031e2:	623b      	str	r3, [r7, #32]
  return(result);
 80031e4:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80031e6:	633b      	str	r3, [r7, #48]	; 0x30
 80031e8:	2301      	movs	r3, #1
 80031ea:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80031ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031ee:	f383 8810 	msr	PRIMASK, r3
}
 80031f2:	46c0      	nop			; (mov r8, r8)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	689a      	ldr	r2, [r3, #8]
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	2101      	movs	r1, #1
 8003200:	438a      	bics	r2, r1
 8003202:	609a      	str	r2, [r3, #8]
 8003204:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003206:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003208:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800320a:	f383 8810 	msr	PRIMASK, r3
}
 800320e:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003214:	2b01      	cmp	r3, #1
 8003216:	d118      	bne.n	800324a <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003218:	f3ef 8310 	mrs	r3, PRIMASK
 800321c:	60bb      	str	r3, [r7, #8]
  return(result);
 800321e:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003220:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003222:	2301      	movs	r3, #1
 8003224:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	f383 8810 	msr	PRIMASK, r3
}
 800322c:	46c0      	nop			; (mov r8, r8)
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	681a      	ldr	r2, [r3, #0]
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	2110      	movs	r1, #16
 800323a:	438a      	bics	r2, r1
 800323c:	601a      	str	r2, [r3, #0]
 800323e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003240:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003242:	693b      	ldr	r3, [r7, #16]
 8003244:	f383 8810 	msr	PRIMASK, r3
}
 8003248:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	2280      	movs	r2, #128	; 0x80
 800324e:	2120      	movs	r1, #32
 8003250:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	2200      	movs	r2, #0
 8003256:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	2200      	movs	r2, #0
 800325c:	669a      	str	r2, [r3, #104]	; 0x68
}
 800325e:	46c0      	nop			; (mov r8, r8)
 8003260:	46bd      	mov	sp, r7
 8003262:	b00e      	add	sp, #56	; 0x38
 8003264:	bd80      	pop	{r7, pc}
 8003266:	46c0      	nop			; (mov r8, r8)
 8003268:	fffffedf 	.word	0xfffffedf

0800326c <HAL_RS485Ex_Init>:
  *       oversampling rate).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RS485Ex_Init(UART_HandleTypeDef *huart, uint32_t Polarity, uint32_t AssertionTime,
                                   uint32_t DeassertionTime)
{
 800326c:	b580      	push	{r7, lr}
 800326e:	b086      	sub	sp, #24
 8003270:	af00      	add	r7, sp, #0
 8003272:	60f8      	str	r0, [r7, #12]
 8003274:	60b9      	str	r1, [r7, #8]
 8003276:	607a      	str	r2, [r7, #4]
 8003278:	603b      	str	r3, [r7, #0]
  uint32_t temp;

  /* Check the UART handle allocation */
  if (huart == NULL)
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	2b00      	cmp	r3, #0
 800327e:	d101      	bne.n	8003284 <HAL_RS485Ex_Init+0x18>
  {
    return HAL_ERROR;
 8003280:	2301      	movs	r3, #1
 8003282:	e05b      	b.n	800333c <HAL_RS485Ex_Init+0xd0>
  assert_param(IS_UART_ASSERTIONTIME(AssertionTime));

  /* Check the Driver Enable deassertion time */
  assert_param(IS_UART_DEASSERTIONTIME(DeassertionTime));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003288:	2b00      	cmp	r3, #0
 800328a:	d107      	bne.n	800329c <HAL_RS485Ex_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	2278      	movs	r2, #120	; 0x78
 8003290:	2100      	movs	r1, #0
 8003292:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX */
    HAL_UART_MspInit(huart);
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	0018      	movs	r0, r3
 8003298:	f7fd feec 	bl	8001074 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	2224      	movs	r2, #36	; 0x24
 80032a0:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	681a      	ldr	r2, [r3, #0]
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	2101      	movs	r1, #1
 80032ae:	438a      	bics	r2, r1
 80032b0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	0018      	movs	r0, r3
 80032b6:	f7ff fc6f 	bl	8002b98 <UART_SetConfig>
 80032ba:	0003      	movs	r3, r0
 80032bc:	2b01      	cmp	r3, #1
 80032be:	d101      	bne.n	80032c4 <HAL_RS485Ex_Init+0x58>
  {
    return HAL_ERROR;
 80032c0:	2301      	movs	r3, #1
 80032c2:	e03b      	b.n	800333c <HAL_RS485Ex_Init+0xd0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d003      	beq.n	80032d4 <HAL_RS485Ex_Init+0x68>
  {
    UART_AdvFeatureConfig(huart);
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	0018      	movs	r0, r3
 80032d0:	f7ff fda2 	bl	8002e18 <UART_AdvFeatureConfig>
  }

  /* Enable the Driver Enable mode by setting the DEM bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DEM);
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	689a      	ldr	r2, [r3, #8]
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	2180      	movs	r1, #128	; 0x80
 80032e0:	01c9      	lsls	r1, r1, #7
 80032e2:	430a      	orrs	r2, r1
 80032e4:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable polarity */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_DEP, Polarity);
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	689b      	ldr	r3, [r3, #8]
 80032ec:	4a15      	ldr	r2, [pc, #84]	; (8003344 <HAL_RS485Ex_Init+0xd8>)
 80032ee:	4013      	ands	r3, r2
 80032f0:	0019      	movs	r1, r3
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	68ba      	ldr	r2, [r7, #8]
 80032f8:	430a      	orrs	r2, r1
 80032fa:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable assertion and deassertion times */
  temp = (AssertionTime << UART_CR1_DEAT_ADDRESS_LSB_POS);
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	055b      	lsls	r3, r3, #21
 8003300:	617b      	str	r3, [r7, #20]
  temp |= (DeassertionTime << UART_CR1_DEDT_ADDRESS_LSB_POS);
 8003302:	683b      	ldr	r3, [r7, #0]
 8003304:	041b      	lsls	r3, r3, #16
 8003306:	697a      	ldr	r2, [r7, #20]
 8003308:	4313      	orrs	r3, r2
 800330a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, (USART_CR1_DEDT | USART_CR1_DEAT), temp);
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	4a0d      	ldr	r2, [pc, #52]	; (8003348 <HAL_RS485Ex_Init+0xdc>)
 8003314:	4013      	ands	r3, r2
 8003316:	0019      	movs	r1, r3
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	697a      	ldr	r2, [r7, #20]
 800331e:	430a      	orrs	r2, r1
 8003320:	601a      	str	r2, [r3, #0]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	681a      	ldr	r2, [r3, #0]
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	2101      	movs	r1, #1
 800332e:	430a      	orrs	r2, r1
 8003330:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	0018      	movs	r0, r3
 8003336:	f7ff fe23 	bl	8002f80 <UART_CheckIdleState>
 800333a:	0003      	movs	r3, r0
}
 800333c:	0018      	movs	r0, r3
 800333e:	46bd      	mov	sp, r7
 8003340:	b006      	add	sp, #24
 8003342:	bd80      	pop	{r7, pc}
 8003344:	ffff7fff 	.word	0xffff7fff
 8003348:	fc00ffff 	.word	0xfc00ffff

0800334c <__errno>:
 800334c:	4b01      	ldr	r3, [pc, #4]	; (8003354 <__errno+0x8>)
 800334e:	6818      	ldr	r0, [r3, #0]
 8003350:	4770      	bx	lr
 8003352:	46c0      	nop			; (mov r8, r8)
 8003354:	2000000c 	.word	0x2000000c

08003358 <__libc_init_array>:
 8003358:	b570      	push	{r4, r5, r6, lr}
 800335a:	2600      	movs	r6, #0
 800335c:	4d0c      	ldr	r5, [pc, #48]	; (8003390 <__libc_init_array+0x38>)
 800335e:	4c0d      	ldr	r4, [pc, #52]	; (8003394 <__libc_init_array+0x3c>)
 8003360:	1b64      	subs	r4, r4, r5
 8003362:	10a4      	asrs	r4, r4, #2
 8003364:	42a6      	cmp	r6, r4
 8003366:	d109      	bne.n	800337c <__libc_init_array+0x24>
 8003368:	2600      	movs	r6, #0
 800336a:	f000 fc93 	bl	8003c94 <_init>
 800336e:	4d0a      	ldr	r5, [pc, #40]	; (8003398 <__libc_init_array+0x40>)
 8003370:	4c0a      	ldr	r4, [pc, #40]	; (800339c <__libc_init_array+0x44>)
 8003372:	1b64      	subs	r4, r4, r5
 8003374:	10a4      	asrs	r4, r4, #2
 8003376:	42a6      	cmp	r6, r4
 8003378:	d105      	bne.n	8003386 <__libc_init_array+0x2e>
 800337a:	bd70      	pop	{r4, r5, r6, pc}
 800337c:	00b3      	lsls	r3, r6, #2
 800337e:	58eb      	ldr	r3, [r5, r3]
 8003380:	4798      	blx	r3
 8003382:	3601      	adds	r6, #1
 8003384:	e7ee      	b.n	8003364 <__libc_init_array+0xc>
 8003386:	00b3      	lsls	r3, r6, #2
 8003388:	58eb      	ldr	r3, [r5, r3]
 800338a:	4798      	blx	r3
 800338c:	3601      	adds	r6, #1
 800338e:	e7f2      	b.n	8003376 <__libc_init_array+0x1e>
 8003390:	08003db4 	.word	0x08003db4
 8003394:	08003db4 	.word	0x08003db4
 8003398:	08003db4 	.word	0x08003db4
 800339c:	08003db8 	.word	0x08003db8

080033a0 <malloc>:
 80033a0:	b510      	push	{r4, lr}
 80033a2:	4b03      	ldr	r3, [pc, #12]	; (80033b0 <malloc+0x10>)
 80033a4:	0001      	movs	r1, r0
 80033a6:	6818      	ldr	r0, [r3, #0]
 80033a8:	f000 f878 	bl	800349c <_malloc_r>
 80033ac:	bd10      	pop	{r4, pc}
 80033ae:	46c0      	nop			; (mov r8, r8)
 80033b0:	2000000c 	.word	0x2000000c

080033b4 <memset>:
 80033b4:	0003      	movs	r3, r0
 80033b6:	1882      	adds	r2, r0, r2
 80033b8:	4293      	cmp	r3, r2
 80033ba:	d100      	bne.n	80033be <memset+0xa>
 80033bc:	4770      	bx	lr
 80033be:	7019      	strb	r1, [r3, #0]
 80033c0:	3301      	adds	r3, #1
 80033c2:	e7f9      	b.n	80033b8 <memset+0x4>

080033c4 <_free_r>:
 80033c4:	b570      	push	{r4, r5, r6, lr}
 80033c6:	0005      	movs	r5, r0
 80033c8:	2900      	cmp	r1, #0
 80033ca:	d010      	beq.n	80033ee <_free_r+0x2a>
 80033cc:	1f0c      	subs	r4, r1, #4
 80033ce:	6823      	ldr	r3, [r4, #0]
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	da00      	bge.n	80033d6 <_free_r+0x12>
 80033d4:	18e4      	adds	r4, r4, r3
 80033d6:	0028      	movs	r0, r5
 80033d8:	f000 f90a 	bl	80035f0 <__malloc_lock>
 80033dc:	4a1d      	ldr	r2, [pc, #116]	; (8003454 <_free_r+0x90>)
 80033de:	6813      	ldr	r3, [r2, #0]
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d105      	bne.n	80033f0 <_free_r+0x2c>
 80033e4:	6063      	str	r3, [r4, #4]
 80033e6:	6014      	str	r4, [r2, #0]
 80033e8:	0028      	movs	r0, r5
 80033ea:	f000 f909 	bl	8003600 <__malloc_unlock>
 80033ee:	bd70      	pop	{r4, r5, r6, pc}
 80033f0:	42a3      	cmp	r3, r4
 80033f2:	d908      	bls.n	8003406 <_free_r+0x42>
 80033f4:	6821      	ldr	r1, [r4, #0]
 80033f6:	1860      	adds	r0, r4, r1
 80033f8:	4283      	cmp	r3, r0
 80033fa:	d1f3      	bne.n	80033e4 <_free_r+0x20>
 80033fc:	6818      	ldr	r0, [r3, #0]
 80033fe:	685b      	ldr	r3, [r3, #4]
 8003400:	1841      	adds	r1, r0, r1
 8003402:	6021      	str	r1, [r4, #0]
 8003404:	e7ee      	b.n	80033e4 <_free_r+0x20>
 8003406:	001a      	movs	r2, r3
 8003408:	685b      	ldr	r3, [r3, #4]
 800340a:	2b00      	cmp	r3, #0
 800340c:	d001      	beq.n	8003412 <_free_r+0x4e>
 800340e:	42a3      	cmp	r3, r4
 8003410:	d9f9      	bls.n	8003406 <_free_r+0x42>
 8003412:	6811      	ldr	r1, [r2, #0]
 8003414:	1850      	adds	r0, r2, r1
 8003416:	42a0      	cmp	r0, r4
 8003418:	d10b      	bne.n	8003432 <_free_r+0x6e>
 800341a:	6820      	ldr	r0, [r4, #0]
 800341c:	1809      	adds	r1, r1, r0
 800341e:	1850      	adds	r0, r2, r1
 8003420:	6011      	str	r1, [r2, #0]
 8003422:	4283      	cmp	r3, r0
 8003424:	d1e0      	bne.n	80033e8 <_free_r+0x24>
 8003426:	6818      	ldr	r0, [r3, #0]
 8003428:	685b      	ldr	r3, [r3, #4]
 800342a:	1841      	adds	r1, r0, r1
 800342c:	6011      	str	r1, [r2, #0]
 800342e:	6053      	str	r3, [r2, #4]
 8003430:	e7da      	b.n	80033e8 <_free_r+0x24>
 8003432:	42a0      	cmp	r0, r4
 8003434:	d902      	bls.n	800343c <_free_r+0x78>
 8003436:	230c      	movs	r3, #12
 8003438:	602b      	str	r3, [r5, #0]
 800343a:	e7d5      	b.n	80033e8 <_free_r+0x24>
 800343c:	6821      	ldr	r1, [r4, #0]
 800343e:	1860      	adds	r0, r4, r1
 8003440:	4283      	cmp	r3, r0
 8003442:	d103      	bne.n	800344c <_free_r+0x88>
 8003444:	6818      	ldr	r0, [r3, #0]
 8003446:	685b      	ldr	r3, [r3, #4]
 8003448:	1841      	adds	r1, r0, r1
 800344a:	6021      	str	r1, [r4, #0]
 800344c:	6063      	str	r3, [r4, #4]
 800344e:	6054      	str	r4, [r2, #4]
 8003450:	e7ca      	b.n	80033e8 <_free_r+0x24>
 8003452:	46c0      	nop			; (mov r8, r8)
 8003454:	200001f0 	.word	0x200001f0

08003458 <sbrk_aligned>:
 8003458:	b570      	push	{r4, r5, r6, lr}
 800345a:	4e0f      	ldr	r6, [pc, #60]	; (8003498 <sbrk_aligned+0x40>)
 800345c:	000d      	movs	r5, r1
 800345e:	6831      	ldr	r1, [r6, #0]
 8003460:	0004      	movs	r4, r0
 8003462:	2900      	cmp	r1, #0
 8003464:	d102      	bne.n	800346c <sbrk_aligned+0x14>
 8003466:	f000 f88f 	bl	8003588 <_sbrk_r>
 800346a:	6030      	str	r0, [r6, #0]
 800346c:	0029      	movs	r1, r5
 800346e:	0020      	movs	r0, r4
 8003470:	f000 f88a 	bl	8003588 <_sbrk_r>
 8003474:	1c43      	adds	r3, r0, #1
 8003476:	d00a      	beq.n	800348e <sbrk_aligned+0x36>
 8003478:	2303      	movs	r3, #3
 800347a:	1cc5      	adds	r5, r0, #3
 800347c:	439d      	bics	r5, r3
 800347e:	42a8      	cmp	r0, r5
 8003480:	d007      	beq.n	8003492 <sbrk_aligned+0x3a>
 8003482:	1a29      	subs	r1, r5, r0
 8003484:	0020      	movs	r0, r4
 8003486:	f000 f87f 	bl	8003588 <_sbrk_r>
 800348a:	1c43      	adds	r3, r0, #1
 800348c:	d101      	bne.n	8003492 <sbrk_aligned+0x3a>
 800348e:	2501      	movs	r5, #1
 8003490:	426d      	negs	r5, r5
 8003492:	0028      	movs	r0, r5
 8003494:	bd70      	pop	{r4, r5, r6, pc}
 8003496:	46c0      	nop			; (mov r8, r8)
 8003498:	200001f4 	.word	0x200001f4

0800349c <_malloc_r>:
 800349c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800349e:	2203      	movs	r2, #3
 80034a0:	1ccb      	adds	r3, r1, #3
 80034a2:	4393      	bics	r3, r2
 80034a4:	3308      	adds	r3, #8
 80034a6:	0006      	movs	r6, r0
 80034a8:	001f      	movs	r7, r3
 80034aa:	2b0c      	cmp	r3, #12
 80034ac:	d232      	bcs.n	8003514 <_malloc_r+0x78>
 80034ae:	270c      	movs	r7, #12
 80034b0:	42b9      	cmp	r1, r7
 80034b2:	d831      	bhi.n	8003518 <_malloc_r+0x7c>
 80034b4:	0030      	movs	r0, r6
 80034b6:	f000 f89b 	bl	80035f0 <__malloc_lock>
 80034ba:	4d32      	ldr	r5, [pc, #200]	; (8003584 <_malloc_r+0xe8>)
 80034bc:	682b      	ldr	r3, [r5, #0]
 80034be:	001c      	movs	r4, r3
 80034c0:	2c00      	cmp	r4, #0
 80034c2:	d12e      	bne.n	8003522 <_malloc_r+0x86>
 80034c4:	0039      	movs	r1, r7
 80034c6:	0030      	movs	r0, r6
 80034c8:	f7ff ffc6 	bl	8003458 <sbrk_aligned>
 80034cc:	0004      	movs	r4, r0
 80034ce:	1c43      	adds	r3, r0, #1
 80034d0:	d11e      	bne.n	8003510 <_malloc_r+0x74>
 80034d2:	682c      	ldr	r4, [r5, #0]
 80034d4:	0025      	movs	r5, r4
 80034d6:	2d00      	cmp	r5, #0
 80034d8:	d14a      	bne.n	8003570 <_malloc_r+0xd4>
 80034da:	6823      	ldr	r3, [r4, #0]
 80034dc:	0029      	movs	r1, r5
 80034de:	18e3      	adds	r3, r4, r3
 80034e0:	0030      	movs	r0, r6
 80034e2:	9301      	str	r3, [sp, #4]
 80034e4:	f000 f850 	bl	8003588 <_sbrk_r>
 80034e8:	9b01      	ldr	r3, [sp, #4]
 80034ea:	4283      	cmp	r3, r0
 80034ec:	d143      	bne.n	8003576 <_malloc_r+0xda>
 80034ee:	6823      	ldr	r3, [r4, #0]
 80034f0:	3703      	adds	r7, #3
 80034f2:	1aff      	subs	r7, r7, r3
 80034f4:	2303      	movs	r3, #3
 80034f6:	439f      	bics	r7, r3
 80034f8:	3708      	adds	r7, #8
 80034fa:	2f0c      	cmp	r7, #12
 80034fc:	d200      	bcs.n	8003500 <_malloc_r+0x64>
 80034fe:	270c      	movs	r7, #12
 8003500:	0039      	movs	r1, r7
 8003502:	0030      	movs	r0, r6
 8003504:	f7ff ffa8 	bl	8003458 <sbrk_aligned>
 8003508:	1c43      	adds	r3, r0, #1
 800350a:	d034      	beq.n	8003576 <_malloc_r+0xda>
 800350c:	6823      	ldr	r3, [r4, #0]
 800350e:	19df      	adds	r7, r3, r7
 8003510:	6027      	str	r7, [r4, #0]
 8003512:	e013      	b.n	800353c <_malloc_r+0xa0>
 8003514:	2b00      	cmp	r3, #0
 8003516:	dacb      	bge.n	80034b0 <_malloc_r+0x14>
 8003518:	230c      	movs	r3, #12
 800351a:	2500      	movs	r5, #0
 800351c:	6033      	str	r3, [r6, #0]
 800351e:	0028      	movs	r0, r5
 8003520:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003522:	6822      	ldr	r2, [r4, #0]
 8003524:	1bd1      	subs	r1, r2, r7
 8003526:	d420      	bmi.n	800356a <_malloc_r+0xce>
 8003528:	290b      	cmp	r1, #11
 800352a:	d917      	bls.n	800355c <_malloc_r+0xc0>
 800352c:	19e2      	adds	r2, r4, r7
 800352e:	6027      	str	r7, [r4, #0]
 8003530:	42a3      	cmp	r3, r4
 8003532:	d111      	bne.n	8003558 <_malloc_r+0xbc>
 8003534:	602a      	str	r2, [r5, #0]
 8003536:	6863      	ldr	r3, [r4, #4]
 8003538:	6011      	str	r1, [r2, #0]
 800353a:	6053      	str	r3, [r2, #4]
 800353c:	0030      	movs	r0, r6
 800353e:	0025      	movs	r5, r4
 8003540:	f000 f85e 	bl	8003600 <__malloc_unlock>
 8003544:	2207      	movs	r2, #7
 8003546:	350b      	adds	r5, #11
 8003548:	1d23      	adds	r3, r4, #4
 800354a:	4395      	bics	r5, r2
 800354c:	1aea      	subs	r2, r5, r3
 800354e:	429d      	cmp	r5, r3
 8003550:	d0e5      	beq.n	800351e <_malloc_r+0x82>
 8003552:	1b5b      	subs	r3, r3, r5
 8003554:	50a3      	str	r3, [r4, r2]
 8003556:	e7e2      	b.n	800351e <_malloc_r+0x82>
 8003558:	605a      	str	r2, [r3, #4]
 800355a:	e7ec      	b.n	8003536 <_malloc_r+0x9a>
 800355c:	6862      	ldr	r2, [r4, #4]
 800355e:	42a3      	cmp	r3, r4
 8003560:	d101      	bne.n	8003566 <_malloc_r+0xca>
 8003562:	602a      	str	r2, [r5, #0]
 8003564:	e7ea      	b.n	800353c <_malloc_r+0xa0>
 8003566:	605a      	str	r2, [r3, #4]
 8003568:	e7e8      	b.n	800353c <_malloc_r+0xa0>
 800356a:	0023      	movs	r3, r4
 800356c:	6864      	ldr	r4, [r4, #4]
 800356e:	e7a7      	b.n	80034c0 <_malloc_r+0x24>
 8003570:	002c      	movs	r4, r5
 8003572:	686d      	ldr	r5, [r5, #4]
 8003574:	e7af      	b.n	80034d6 <_malloc_r+0x3a>
 8003576:	230c      	movs	r3, #12
 8003578:	0030      	movs	r0, r6
 800357a:	6033      	str	r3, [r6, #0]
 800357c:	f000 f840 	bl	8003600 <__malloc_unlock>
 8003580:	e7cd      	b.n	800351e <_malloc_r+0x82>
 8003582:	46c0      	nop			; (mov r8, r8)
 8003584:	200001f0 	.word	0x200001f0

08003588 <_sbrk_r>:
 8003588:	2300      	movs	r3, #0
 800358a:	b570      	push	{r4, r5, r6, lr}
 800358c:	4d06      	ldr	r5, [pc, #24]	; (80035a8 <_sbrk_r+0x20>)
 800358e:	0004      	movs	r4, r0
 8003590:	0008      	movs	r0, r1
 8003592:	602b      	str	r3, [r5, #0]
 8003594:	f7fd fe0e 	bl	80011b4 <_sbrk>
 8003598:	1c43      	adds	r3, r0, #1
 800359a:	d103      	bne.n	80035a4 <_sbrk_r+0x1c>
 800359c:	682b      	ldr	r3, [r5, #0]
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d000      	beq.n	80035a4 <_sbrk_r+0x1c>
 80035a2:	6023      	str	r3, [r4, #0]
 80035a4:	bd70      	pop	{r4, r5, r6, pc}
 80035a6:	46c0      	nop			; (mov r8, r8)
 80035a8:	200001fc 	.word	0x200001fc

080035ac <siprintf>:
 80035ac:	b40e      	push	{r1, r2, r3}
 80035ae:	b500      	push	{lr}
 80035b0:	490b      	ldr	r1, [pc, #44]	; (80035e0 <siprintf+0x34>)
 80035b2:	b09c      	sub	sp, #112	; 0x70
 80035b4:	ab1d      	add	r3, sp, #116	; 0x74
 80035b6:	9002      	str	r0, [sp, #8]
 80035b8:	9006      	str	r0, [sp, #24]
 80035ba:	9107      	str	r1, [sp, #28]
 80035bc:	9104      	str	r1, [sp, #16]
 80035be:	4809      	ldr	r0, [pc, #36]	; (80035e4 <siprintf+0x38>)
 80035c0:	4909      	ldr	r1, [pc, #36]	; (80035e8 <siprintf+0x3c>)
 80035c2:	cb04      	ldmia	r3!, {r2}
 80035c4:	9105      	str	r1, [sp, #20]
 80035c6:	6800      	ldr	r0, [r0, #0]
 80035c8:	a902      	add	r1, sp, #8
 80035ca:	9301      	str	r3, [sp, #4]
 80035cc:	f000 f882 	bl	80036d4 <_svfiprintf_r>
 80035d0:	2300      	movs	r3, #0
 80035d2:	9a02      	ldr	r2, [sp, #8]
 80035d4:	7013      	strb	r3, [r2, #0]
 80035d6:	b01c      	add	sp, #112	; 0x70
 80035d8:	bc08      	pop	{r3}
 80035da:	b003      	add	sp, #12
 80035dc:	4718      	bx	r3
 80035de:	46c0      	nop			; (mov r8, r8)
 80035e0:	7fffffff 	.word	0x7fffffff
 80035e4:	2000000c 	.word	0x2000000c
 80035e8:	ffff0208 	.word	0xffff0208

080035ec <__retarget_lock_acquire_recursive>:
 80035ec:	4770      	bx	lr

080035ee <__retarget_lock_release_recursive>:
 80035ee:	4770      	bx	lr

080035f0 <__malloc_lock>:
 80035f0:	b510      	push	{r4, lr}
 80035f2:	4802      	ldr	r0, [pc, #8]	; (80035fc <__malloc_lock+0xc>)
 80035f4:	f7ff fffa 	bl	80035ec <__retarget_lock_acquire_recursive>
 80035f8:	bd10      	pop	{r4, pc}
 80035fa:	46c0      	nop			; (mov r8, r8)
 80035fc:	200001f8 	.word	0x200001f8

08003600 <__malloc_unlock>:
 8003600:	b510      	push	{r4, lr}
 8003602:	4802      	ldr	r0, [pc, #8]	; (800360c <__malloc_unlock+0xc>)
 8003604:	f7ff fff3 	bl	80035ee <__retarget_lock_release_recursive>
 8003608:	bd10      	pop	{r4, pc}
 800360a:	46c0      	nop			; (mov r8, r8)
 800360c:	200001f8 	.word	0x200001f8

08003610 <__ssputs_r>:
 8003610:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003612:	688e      	ldr	r6, [r1, #8]
 8003614:	b085      	sub	sp, #20
 8003616:	0007      	movs	r7, r0
 8003618:	000c      	movs	r4, r1
 800361a:	9203      	str	r2, [sp, #12]
 800361c:	9301      	str	r3, [sp, #4]
 800361e:	429e      	cmp	r6, r3
 8003620:	d83c      	bhi.n	800369c <__ssputs_r+0x8c>
 8003622:	2390      	movs	r3, #144	; 0x90
 8003624:	898a      	ldrh	r2, [r1, #12]
 8003626:	00db      	lsls	r3, r3, #3
 8003628:	421a      	tst	r2, r3
 800362a:	d034      	beq.n	8003696 <__ssputs_r+0x86>
 800362c:	6909      	ldr	r1, [r1, #16]
 800362e:	6823      	ldr	r3, [r4, #0]
 8003630:	6960      	ldr	r0, [r4, #20]
 8003632:	1a5b      	subs	r3, r3, r1
 8003634:	9302      	str	r3, [sp, #8]
 8003636:	2303      	movs	r3, #3
 8003638:	4343      	muls	r3, r0
 800363a:	0fdd      	lsrs	r5, r3, #31
 800363c:	18ed      	adds	r5, r5, r3
 800363e:	9b01      	ldr	r3, [sp, #4]
 8003640:	9802      	ldr	r0, [sp, #8]
 8003642:	3301      	adds	r3, #1
 8003644:	181b      	adds	r3, r3, r0
 8003646:	106d      	asrs	r5, r5, #1
 8003648:	42ab      	cmp	r3, r5
 800364a:	d900      	bls.n	800364e <__ssputs_r+0x3e>
 800364c:	001d      	movs	r5, r3
 800364e:	0553      	lsls	r3, r2, #21
 8003650:	d532      	bpl.n	80036b8 <__ssputs_r+0xa8>
 8003652:	0029      	movs	r1, r5
 8003654:	0038      	movs	r0, r7
 8003656:	f7ff ff21 	bl	800349c <_malloc_r>
 800365a:	1e06      	subs	r6, r0, #0
 800365c:	d109      	bne.n	8003672 <__ssputs_r+0x62>
 800365e:	230c      	movs	r3, #12
 8003660:	603b      	str	r3, [r7, #0]
 8003662:	2340      	movs	r3, #64	; 0x40
 8003664:	2001      	movs	r0, #1
 8003666:	89a2      	ldrh	r2, [r4, #12]
 8003668:	4240      	negs	r0, r0
 800366a:	4313      	orrs	r3, r2
 800366c:	81a3      	strh	r3, [r4, #12]
 800366e:	b005      	add	sp, #20
 8003670:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003672:	9a02      	ldr	r2, [sp, #8]
 8003674:	6921      	ldr	r1, [r4, #16]
 8003676:	f000 faba 	bl	8003bee <memcpy>
 800367a:	89a3      	ldrh	r3, [r4, #12]
 800367c:	4a14      	ldr	r2, [pc, #80]	; (80036d0 <__ssputs_r+0xc0>)
 800367e:	401a      	ands	r2, r3
 8003680:	2380      	movs	r3, #128	; 0x80
 8003682:	4313      	orrs	r3, r2
 8003684:	81a3      	strh	r3, [r4, #12]
 8003686:	9b02      	ldr	r3, [sp, #8]
 8003688:	6126      	str	r6, [r4, #16]
 800368a:	18f6      	adds	r6, r6, r3
 800368c:	6026      	str	r6, [r4, #0]
 800368e:	6165      	str	r5, [r4, #20]
 8003690:	9e01      	ldr	r6, [sp, #4]
 8003692:	1aed      	subs	r5, r5, r3
 8003694:	60a5      	str	r5, [r4, #8]
 8003696:	9b01      	ldr	r3, [sp, #4]
 8003698:	429e      	cmp	r6, r3
 800369a:	d900      	bls.n	800369e <__ssputs_r+0x8e>
 800369c:	9e01      	ldr	r6, [sp, #4]
 800369e:	0032      	movs	r2, r6
 80036a0:	9903      	ldr	r1, [sp, #12]
 80036a2:	6820      	ldr	r0, [r4, #0]
 80036a4:	f000 faac 	bl	8003c00 <memmove>
 80036a8:	68a3      	ldr	r3, [r4, #8]
 80036aa:	2000      	movs	r0, #0
 80036ac:	1b9b      	subs	r3, r3, r6
 80036ae:	60a3      	str	r3, [r4, #8]
 80036b0:	6823      	ldr	r3, [r4, #0]
 80036b2:	199e      	adds	r6, r3, r6
 80036b4:	6026      	str	r6, [r4, #0]
 80036b6:	e7da      	b.n	800366e <__ssputs_r+0x5e>
 80036b8:	002a      	movs	r2, r5
 80036ba:	0038      	movs	r0, r7
 80036bc:	f000 fab3 	bl	8003c26 <_realloc_r>
 80036c0:	1e06      	subs	r6, r0, #0
 80036c2:	d1e0      	bne.n	8003686 <__ssputs_r+0x76>
 80036c4:	0038      	movs	r0, r7
 80036c6:	6921      	ldr	r1, [r4, #16]
 80036c8:	f7ff fe7c 	bl	80033c4 <_free_r>
 80036cc:	e7c7      	b.n	800365e <__ssputs_r+0x4e>
 80036ce:	46c0      	nop			; (mov r8, r8)
 80036d0:	fffffb7f 	.word	0xfffffb7f

080036d4 <_svfiprintf_r>:
 80036d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80036d6:	b0a1      	sub	sp, #132	; 0x84
 80036d8:	9003      	str	r0, [sp, #12]
 80036da:	001d      	movs	r5, r3
 80036dc:	898b      	ldrh	r3, [r1, #12]
 80036de:	000f      	movs	r7, r1
 80036e0:	0016      	movs	r6, r2
 80036e2:	061b      	lsls	r3, r3, #24
 80036e4:	d511      	bpl.n	800370a <_svfiprintf_r+0x36>
 80036e6:	690b      	ldr	r3, [r1, #16]
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d10e      	bne.n	800370a <_svfiprintf_r+0x36>
 80036ec:	2140      	movs	r1, #64	; 0x40
 80036ee:	f7ff fed5 	bl	800349c <_malloc_r>
 80036f2:	6038      	str	r0, [r7, #0]
 80036f4:	6138      	str	r0, [r7, #16]
 80036f6:	2800      	cmp	r0, #0
 80036f8:	d105      	bne.n	8003706 <_svfiprintf_r+0x32>
 80036fa:	230c      	movs	r3, #12
 80036fc:	9a03      	ldr	r2, [sp, #12]
 80036fe:	3801      	subs	r0, #1
 8003700:	6013      	str	r3, [r2, #0]
 8003702:	b021      	add	sp, #132	; 0x84
 8003704:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003706:	2340      	movs	r3, #64	; 0x40
 8003708:	617b      	str	r3, [r7, #20]
 800370a:	2300      	movs	r3, #0
 800370c:	ac08      	add	r4, sp, #32
 800370e:	6163      	str	r3, [r4, #20]
 8003710:	3320      	adds	r3, #32
 8003712:	7663      	strb	r3, [r4, #25]
 8003714:	3310      	adds	r3, #16
 8003716:	76a3      	strb	r3, [r4, #26]
 8003718:	9507      	str	r5, [sp, #28]
 800371a:	0035      	movs	r5, r6
 800371c:	782b      	ldrb	r3, [r5, #0]
 800371e:	2b00      	cmp	r3, #0
 8003720:	d001      	beq.n	8003726 <_svfiprintf_r+0x52>
 8003722:	2b25      	cmp	r3, #37	; 0x25
 8003724:	d147      	bne.n	80037b6 <_svfiprintf_r+0xe2>
 8003726:	1bab      	subs	r3, r5, r6
 8003728:	9305      	str	r3, [sp, #20]
 800372a:	42b5      	cmp	r5, r6
 800372c:	d00c      	beq.n	8003748 <_svfiprintf_r+0x74>
 800372e:	0032      	movs	r2, r6
 8003730:	0039      	movs	r1, r7
 8003732:	9803      	ldr	r0, [sp, #12]
 8003734:	f7ff ff6c 	bl	8003610 <__ssputs_r>
 8003738:	1c43      	adds	r3, r0, #1
 800373a:	d100      	bne.n	800373e <_svfiprintf_r+0x6a>
 800373c:	e0ae      	b.n	800389c <_svfiprintf_r+0x1c8>
 800373e:	6962      	ldr	r2, [r4, #20]
 8003740:	9b05      	ldr	r3, [sp, #20]
 8003742:	4694      	mov	ip, r2
 8003744:	4463      	add	r3, ip
 8003746:	6163      	str	r3, [r4, #20]
 8003748:	782b      	ldrb	r3, [r5, #0]
 800374a:	2b00      	cmp	r3, #0
 800374c:	d100      	bne.n	8003750 <_svfiprintf_r+0x7c>
 800374e:	e0a5      	b.n	800389c <_svfiprintf_r+0x1c8>
 8003750:	2201      	movs	r2, #1
 8003752:	2300      	movs	r3, #0
 8003754:	4252      	negs	r2, r2
 8003756:	6062      	str	r2, [r4, #4]
 8003758:	a904      	add	r1, sp, #16
 800375a:	3254      	adds	r2, #84	; 0x54
 800375c:	1852      	adds	r2, r2, r1
 800375e:	1c6e      	adds	r6, r5, #1
 8003760:	6023      	str	r3, [r4, #0]
 8003762:	60e3      	str	r3, [r4, #12]
 8003764:	60a3      	str	r3, [r4, #8]
 8003766:	7013      	strb	r3, [r2, #0]
 8003768:	65a3      	str	r3, [r4, #88]	; 0x58
 800376a:	2205      	movs	r2, #5
 800376c:	7831      	ldrb	r1, [r6, #0]
 800376e:	4854      	ldr	r0, [pc, #336]	; (80038c0 <_svfiprintf_r+0x1ec>)
 8003770:	f000 fa32 	bl	8003bd8 <memchr>
 8003774:	1c75      	adds	r5, r6, #1
 8003776:	2800      	cmp	r0, #0
 8003778:	d11f      	bne.n	80037ba <_svfiprintf_r+0xe6>
 800377a:	6822      	ldr	r2, [r4, #0]
 800377c:	06d3      	lsls	r3, r2, #27
 800377e:	d504      	bpl.n	800378a <_svfiprintf_r+0xb6>
 8003780:	2353      	movs	r3, #83	; 0x53
 8003782:	a904      	add	r1, sp, #16
 8003784:	185b      	adds	r3, r3, r1
 8003786:	2120      	movs	r1, #32
 8003788:	7019      	strb	r1, [r3, #0]
 800378a:	0713      	lsls	r3, r2, #28
 800378c:	d504      	bpl.n	8003798 <_svfiprintf_r+0xc4>
 800378e:	2353      	movs	r3, #83	; 0x53
 8003790:	a904      	add	r1, sp, #16
 8003792:	185b      	adds	r3, r3, r1
 8003794:	212b      	movs	r1, #43	; 0x2b
 8003796:	7019      	strb	r1, [r3, #0]
 8003798:	7833      	ldrb	r3, [r6, #0]
 800379a:	2b2a      	cmp	r3, #42	; 0x2a
 800379c:	d016      	beq.n	80037cc <_svfiprintf_r+0xf8>
 800379e:	0035      	movs	r5, r6
 80037a0:	2100      	movs	r1, #0
 80037a2:	200a      	movs	r0, #10
 80037a4:	68e3      	ldr	r3, [r4, #12]
 80037a6:	782a      	ldrb	r2, [r5, #0]
 80037a8:	1c6e      	adds	r6, r5, #1
 80037aa:	3a30      	subs	r2, #48	; 0x30
 80037ac:	2a09      	cmp	r2, #9
 80037ae:	d94e      	bls.n	800384e <_svfiprintf_r+0x17a>
 80037b0:	2900      	cmp	r1, #0
 80037b2:	d111      	bne.n	80037d8 <_svfiprintf_r+0x104>
 80037b4:	e017      	b.n	80037e6 <_svfiprintf_r+0x112>
 80037b6:	3501      	adds	r5, #1
 80037b8:	e7b0      	b.n	800371c <_svfiprintf_r+0x48>
 80037ba:	4b41      	ldr	r3, [pc, #260]	; (80038c0 <_svfiprintf_r+0x1ec>)
 80037bc:	6822      	ldr	r2, [r4, #0]
 80037be:	1ac0      	subs	r0, r0, r3
 80037c0:	2301      	movs	r3, #1
 80037c2:	4083      	lsls	r3, r0
 80037c4:	4313      	orrs	r3, r2
 80037c6:	002e      	movs	r6, r5
 80037c8:	6023      	str	r3, [r4, #0]
 80037ca:	e7ce      	b.n	800376a <_svfiprintf_r+0x96>
 80037cc:	9b07      	ldr	r3, [sp, #28]
 80037ce:	1d19      	adds	r1, r3, #4
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	9107      	str	r1, [sp, #28]
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	db01      	blt.n	80037dc <_svfiprintf_r+0x108>
 80037d8:	930b      	str	r3, [sp, #44]	; 0x2c
 80037da:	e004      	b.n	80037e6 <_svfiprintf_r+0x112>
 80037dc:	425b      	negs	r3, r3
 80037de:	60e3      	str	r3, [r4, #12]
 80037e0:	2302      	movs	r3, #2
 80037e2:	4313      	orrs	r3, r2
 80037e4:	6023      	str	r3, [r4, #0]
 80037e6:	782b      	ldrb	r3, [r5, #0]
 80037e8:	2b2e      	cmp	r3, #46	; 0x2e
 80037ea:	d10a      	bne.n	8003802 <_svfiprintf_r+0x12e>
 80037ec:	786b      	ldrb	r3, [r5, #1]
 80037ee:	2b2a      	cmp	r3, #42	; 0x2a
 80037f0:	d135      	bne.n	800385e <_svfiprintf_r+0x18a>
 80037f2:	9b07      	ldr	r3, [sp, #28]
 80037f4:	3502      	adds	r5, #2
 80037f6:	1d1a      	adds	r2, r3, #4
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	9207      	str	r2, [sp, #28]
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	db2b      	blt.n	8003858 <_svfiprintf_r+0x184>
 8003800:	9309      	str	r3, [sp, #36]	; 0x24
 8003802:	4e30      	ldr	r6, [pc, #192]	; (80038c4 <_svfiprintf_r+0x1f0>)
 8003804:	2203      	movs	r2, #3
 8003806:	0030      	movs	r0, r6
 8003808:	7829      	ldrb	r1, [r5, #0]
 800380a:	f000 f9e5 	bl	8003bd8 <memchr>
 800380e:	2800      	cmp	r0, #0
 8003810:	d006      	beq.n	8003820 <_svfiprintf_r+0x14c>
 8003812:	2340      	movs	r3, #64	; 0x40
 8003814:	1b80      	subs	r0, r0, r6
 8003816:	4083      	lsls	r3, r0
 8003818:	6822      	ldr	r2, [r4, #0]
 800381a:	3501      	adds	r5, #1
 800381c:	4313      	orrs	r3, r2
 800381e:	6023      	str	r3, [r4, #0]
 8003820:	7829      	ldrb	r1, [r5, #0]
 8003822:	2206      	movs	r2, #6
 8003824:	4828      	ldr	r0, [pc, #160]	; (80038c8 <_svfiprintf_r+0x1f4>)
 8003826:	1c6e      	adds	r6, r5, #1
 8003828:	7621      	strb	r1, [r4, #24]
 800382a:	f000 f9d5 	bl	8003bd8 <memchr>
 800382e:	2800      	cmp	r0, #0
 8003830:	d03c      	beq.n	80038ac <_svfiprintf_r+0x1d8>
 8003832:	4b26      	ldr	r3, [pc, #152]	; (80038cc <_svfiprintf_r+0x1f8>)
 8003834:	2b00      	cmp	r3, #0
 8003836:	d125      	bne.n	8003884 <_svfiprintf_r+0x1b0>
 8003838:	2207      	movs	r2, #7
 800383a:	9b07      	ldr	r3, [sp, #28]
 800383c:	3307      	adds	r3, #7
 800383e:	4393      	bics	r3, r2
 8003840:	3308      	adds	r3, #8
 8003842:	9307      	str	r3, [sp, #28]
 8003844:	6963      	ldr	r3, [r4, #20]
 8003846:	9a04      	ldr	r2, [sp, #16]
 8003848:	189b      	adds	r3, r3, r2
 800384a:	6163      	str	r3, [r4, #20]
 800384c:	e765      	b.n	800371a <_svfiprintf_r+0x46>
 800384e:	4343      	muls	r3, r0
 8003850:	0035      	movs	r5, r6
 8003852:	2101      	movs	r1, #1
 8003854:	189b      	adds	r3, r3, r2
 8003856:	e7a6      	b.n	80037a6 <_svfiprintf_r+0xd2>
 8003858:	2301      	movs	r3, #1
 800385a:	425b      	negs	r3, r3
 800385c:	e7d0      	b.n	8003800 <_svfiprintf_r+0x12c>
 800385e:	2300      	movs	r3, #0
 8003860:	200a      	movs	r0, #10
 8003862:	001a      	movs	r2, r3
 8003864:	3501      	adds	r5, #1
 8003866:	6063      	str	r3, [r4, #4]
 8003868:	7829      	ldrb	r1, [r5, #0]
 800386a:	1c6e      	adds	r6, r5, #1
 800386c:	3930      	subs	r1, #48	; 0x30
 800386e:	2909      	cmp	r1, #9
 8003870:	d903      	bls.n	800387a <_svfiprintf_r+0x1a6>
 8003872:	2b00      	cmp	r3, #0
 8003874:	d0c5      	beq.n	8003802 <_svfiprintf_r+0x12e>
 8003876:	9209      	str	r2, [sp, #36]	; 0x24
 8003878:	e7c3      	b.n	8003802 <_svfiprintf_r+0x12e>
 800387a:	4342      	muls	r2, r0
 800387c:	0035      	movs	r5, r6
 800387e:	2301      	movs	r3, #1
 8003880:	1852      	adds	r2, r2, r1
 8003882:	e7f1      	b.n	8003868 <_svfiprintf_r+0x194>
 8003884:	ab07      	add	r3, sp, #28
 8003886:	9300      	str	r3, [sp, #0]
 8003888:	003a      	movs	r2, r7
 800388a:	0021      	movs	r1, r4
 800388c:	4b10      	ldr	r3, [pc, #64]	; (80038d0 <_svfiprintf_r+0x1fc>)
 800388e:	9803      	ldr	r0, [sp, #12]
 8003890:	e000      	b.n	8003894 <_svfiprintf_r+0x1c0>
 8003892:	bf00      	nop
 8003894:	9004      	str	r0, [sp, #16]
 8003896:	9b04      	ldr	r3, [sp, #16]
 8003898:	3301      	adds	r3, #1
 800389a:	d1d3      	bne.n	8003844 <_svfiprintf_r+0x170>
 800389c:	89bb      	ldrh	r3, [r7, #12]
 800389e:	980d      	ldr	r0, [sp, #52]	; 0x34
 80038a0:	065b      	lsls	r3, r3, #25
 80038a2:	d400      	bmi.n	80038a6 <_svfiprintf_r+0x1d2>
 80038a4:	e72d      	b.n	8003702 <_svfiprintf_r+0x2e>
 80038a6:	2001      	movs	r0, #1
 80038a8:	4240      	negs	r0, r0
 80038aa:	e72a      	b.n	8003702 <_svfiprintf_r+0x2e>
 80038ac:	ab07      	add	r3, sp, #28
 80038ae:	9300      	str	r3, [sp, #0]
 80038b0:	003a      	movs	r2, r7
 80038b2:	0021      	movs	r1, r4
 80038b4:	4b06      	ldr	r3, [pc, #24]	; (80038d0 <_svfiprintf_r+0x1fc>)
 80038b6:	9803      	ldr	r0, [sp, #12]
 80038b8:	f000 f87c 	bl	80039b4 <_printf_i>
 80038bc:	e7ea      	b.n	8003894 <_svfiprintf_r+0x1c0>
 80038be:	46c0      	nop			; (mov r8, r8)
 80038c0:	08003d80 	.word	0x08003d80
 80038c4:	08003d86 	.word	0x08003d86
 80038c8:	08003d8a 	.word	0x08003d8a
 80038cc:	00000000 	.word	0x00000000
 80038d0:	08003611 	.word	0x08003611

080038d4 <_printf_common>:
 80038d4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80038d6:	0015      	movs	r5, r2
 80038d8:	9301      	str	r3, [sp, #4]
 80038da:	688a      	ldr	r2, [r1, #8]
 80038dc:	690b      	ldr	r3, [r1, #16]
 80038de:	000c      	movs	r4, r1
 80038e0:	9000      	str	r0, [sp, #0]
 80038e2:	4293      	cmp	r3, r2
 80038e4:	da00      	bge.n	80038e8 <_printf_common+0x14>
 80038e6:	0013      	movs	r3, r2
 80038e8:	0022      	movs	r2, r4
 80038ea:	602b      	str	r3, [r5, #0]
 80038ec:	3243      	adds	r2, #67	; 0x43
 80038ee:	7812      	ldrb	r2, [r2, #0]
 80038f0:	2a00      	cmp	r2, #0
 80038f2:	d001      	beq.n	80038f8 <_printf_common+0x24>
 80038f4:	3301      	adds	r3, #1
 80038f6:	602b      	str	r3, [r5, #0]
 80038f8:	6823      	ldr	r3, [r4, #0]
 80038fa:	069b      	lsls	r3, r3, #26
 80038fc:	d502      	bpl.n	8003904 <_printf_common+0x30>
 80038fe:	682b      	ldr	r3, [r5, #0]
 8003900:	3302      	adds	r3, #2
 8003902:	602b      	str	r3, [r5, #0]
 8003904:	6822      	ldr	r2, [r4, #0]
 8003906:	2306      	movs	r3, #6
 8003908:	0017      	movs	r7, r2
 800390a:	401f      	ands	r7, r3
 800390c:	421a      	tst	r2, r3
 800390e:	d027      	beq.n	8003960 <_printf_common+0x8c>
 8003910:	0023      	movs	r3, r4
 8003912:	3343      	adds	r3, #67	; 0x43
 8003914:	781b      	ldrb	r3, [r3, #0]
 8003916:	1e5a      	subs	r2, r3, #1
 8003918:	4193      	sbcs	r3, r2
 800391a:	6822      	ldr	r2, [r4, #0]
 800391c:	0692      	lsls	r2, r2, #26
 800391e:	d430      	bmi.n	8003982 <_printf_common+0xae>
 8003920:	0022      	movs	r2, r4
 8003922:	9901      	ldr	r1, [sp, #4]
 8003924:	9800      	ldr	r0, [sp, #0]
 8003926:	9e08      	ldr	r6, [sp, #32]
 8003928:	3243      	adds	r2, #67	; 0x43
 800392a:	47b0      	blx	r6
 800392c:	1c43      	adds	r3, r0, #1
 800392e:	d025      	beq.n	800397c <_printf_common+0xa8>
 8003930:	2306      	movs	r3, #6
 8003932:	6820      	ldr	r0, [r4, #0]
 8003934:	682a      	ldr	r2, [r5, #0]
 8003936:	68e1      	ldr	r1, [r4, #12]
 8003938:	2500      	movs	r5, #0
 800393a:	4003      	ands	r3, r0
 800393c:	2b04      	cmp	r3, #4
 800393e:	d103      	bne.n	8003948 <_printf_common+0x74>
 8003940:	1a8d      	subs	r5, r1, r2
 8003942:	43eb      	mvns	r3, r5
 8003944:	17db      	asrs	r3, r3, #31
 8003946:	401d      	ands	r5, r3
 8003948:	68a3      	ldr	r3, [r4, #8]
 800394a:	6922      	ldr	r2, [r4, #16]
 800394c:	4293      	cmp	r3, r2
 800394e:	dd01      	ble.n	8003954 <_printf_common+0x80>
 8003950:	1a9b      	subs	r3, r3, r2
 8003952:	18ed      	adds	r5, r5, r3
 8003954:	2700      	movs	r7, #0
 8003956:	42bd      	cmp	r5, r7
 8003958:	d120      	bne.n	800399c <_printf_common+0xc8>
 800395a:	2000      	movs	r0, #0
 800395c:	e010      	b.n	8003980 <_printf_common+0xac>
 800395e:	3701      	adds	r7, #1
 8003960:	68e3      	ldr	r3, [r4, #12]
 8003962:	682a      	ldr	r2, [r5, #0]
 8003964:	1a9b      	subs	r3, r3, r2
 8003966:	42bb      	cmp	r3, r7
 8003968:	ddd2      	ble.n	8003910 <_printf_common+0x3c>
 800396a:	0022      	movs	r2, r4
 800396c:	2301      	movs	r3, #1
 800396e:	9901      	ldr	r1, [sp, #4]
 8003970:	9800      	ldr	r0, [sp, #0]
 8003972:	9e08      	ldr	r6, [sp, #32]
 8003974:	3219      	adds	r2, #25
 8003976:	47b0      	blx	r6
 8003978:	1c43      	adds	r3, r0, #1
 800397a:	d1f0      	bne.n	800395e <_printf_common+0x8a>
 800397c:	2001      	movs	r0, #1
 800397e:	4240      	negs	r0, r0
 8003980:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003982:	2030      	movs	r0, #48	; 0x30
 8003984:	18e1      	adds	r1, r4, r3
 8003986:	3143      	adds	r1, #67	; 0x43
 8003988:	7008      	strb	r0, [r1, #0]
 800398a:	0021      	movs	r1, r4
 800398c:	1c5a      	adds	r2, r3, #1
 800398e:	3145      	adds	r1, #69	; 0x45
 8003990:	7809      	ldrb	r1, [r1, #0]
 8003992:	18a2      	adds	r2, r4, r2
 8003994:	3243      	adds	r2, #67	; 0x43
 8003996:	3302      	adds	r3, #2
 8003998:	7011      	strb	r1, [r2, #0]
 800399a:	e7c1      	b.n	8003920 <_printf_common+0x4c>
 800399c:	0022      	movs	r2, r4
 800399e:	2301      	movs	r3, #1
 80039a0:	9901      	ldr	r1, [sp, #4]
 80039a2:	9800      	ldr	r0, [sp, #0]
 80039a4:	9e08      	ldr	r6, [sp, #32]
 80039a6:	321a      	adds	r2, #26
 80039a8:	47b0      	blx	r6
 80039aa:	1c43      	adds	r3, r0, #1
 80039ac:	d0e6      	beq.n	800397c <_printf_common+0xa8>
 80039ae:	3701      	adds	r7, #1
 80039b0:	e7d1      	b.n	8003956 <_printf_common+0x82>
	...

080039b4 <_printf_i>:
 80039b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80039b6:	b08b      	sub	sp, #44	; 0x2c
 80039b8:	9206      	str	r2, [sp, #24]
 80039ba:	000a      	movs	r2, r1
 80039bc:	3243      	adds	r2, #67	; 0x43
 80039be:	9307      	str	r3, [sp, #28]
 80039c0:	9005      	str	r0, [sp, #20]
 80039c2:	9204      	str	r2, [sp, #16]
 80039c4:	7e0a      	ldrb	r2, [r1, #24]
 80039c6:	000c      	movs	r4, r1
 80039c8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80039ca:	2a78      	cmp	r2, #120	; 0x78
 80039cc:	d807      	bhi.n	80039de <_printf_i+0x2a>
 80039ce:	2a62      	cmp	r2, #98	; 0x62
 80039d0:	d809      	bhi.n	80039e6 <_printf_i+0x32>
 80039d2:	2a00      	cmp	r2, #0
 80039d4:	d100      	bne.n	80039d8 <_printf_i+0x24>
 80039d6:	e0c1      	b.n	8003b5c <_printf_i+0x1a8>
 80039d8:	2a58      	cmp	r2, #88	; 0x58
 80039da:	d100      	bne.n	80039de <_printf_i+0x2a>
 80039dc:	e08c      	b.n	8003af8 <_printf_i+0x144>
 80039de:	0026      	movs	r6, r4
 80039e0:	3642      	adds	r6, #66	; 0x42
 80039e2:	7032      	strb	r2, [r6, #0]
 80039e4:	e022      	b.n	8003a2c <_printf_i+0x78>
 80039e6:	0010      	movs	r0, r2
 80039e8:	3863      	subs	r0, #99	; 0x63
 80039ea:	2815      	cmp	r0, #21
 80039ec:	d8f7      	bhi.n	80039de <_printf_i+0x2a>
 80039ee:	f7fc fb8b 	bl	8000108 <__gnu_thumb1_case_shi>
 80039f2:	0016      	.short	0x0016
 80039f4:	fff6001f 	.word	0xfff6001f
 80039f8:	fff6fff6 	.word	0xfff6fff6
 80039fc:	001ffff6 	.word	0x001ffff6
 8003a00:	fff6fff6 	.word	0xfff6fff6
 8003a04:	fff6fff6 	.word	0xfff6fff6
 8003a08:	003600a8 	.word	0x003600a8
 8003a0c:	fff6009a 	.word	0xfff6009a
 8003a10:	00b9fff6 	.word	0x00b9fff6
 8003a14:	0036fff6 	.word	0x0036fff6
 8003a18:	fff6fff6 	.word	0xfff6fff6
 8003a1c:	009e      	.short	0x009e
 8003a1e:	0026      	movs	r6, r4
 8003a20:	681a      	ldr	r2, [r3, #0]
 8003a22:	3642      	adds	r6, #66	; 0x42
 8003a24:	1d11      	adds	r1, r2, #4
 8003a26:	6019      	str	r1, [r3, #0]
 8003a28:	6813      	ldr	r3, [r2, #0]
 8003a2a:	7033      	strb	r3, [r6, #0]
 8003a2c:	2301      	movs	r3, #1
 8003a2e:	e0a7      	b.n	8003b80 <_printf_i+0x1cc>
 8003a30:	6808      	ldr	r0, [r1, #0]
 8003a32:	6819      	ldr	r1, [r3, #0]
 8003a34:	1d0a      	adds	r2, r1, #4
 8003a36:	0605      	lsls	r5, r0, #24
 8003a38:	d50b      	bpl.n	8003a52 <_printf_i+0x9e>
 8003a3a:	680d      	ldr	r5, [r1, #0]
 8003a3c:	601a      	str	r2, [r3, #0]
 8003a3e:	2d00      	cmp	r5, #0
 8003a40:	da03      	bge.n	8003a4a <_printf_i+0x96>
 8003a42:	232d      	movs	r3, #45	; 0x2d
 8003a44:	9a04      	ldr	r2, [sp, #16]
 8003a46:	426d      	negs	r5, r5
 8003a48:	7013      	strb	r3, [r2, #0]
 8003a4a:	4b61      	ldr	r3, [pc, #388]	; (8003bd0 <_printf_i+0x21c>)
 8003a4c:	270a      	movs	r7, #10
 8003a4e:	9303      	str	r3, [sp, #12]
 8003a50:	e01b      	b.n	8003a8a <_printf_i+0xd6>
 8003a52:	680d      	ldr	r5, [r1, #0]
 8003a54:	601a      	str	r2, [r3, #0]
 8003a56:	0641      	lsls	r1, r0, #25
 8003a58:	d5f1      	bpl.n	8003a3e <_printf_i+0x8a>
 8003a5a:	b22d      	sxth	r5, r5
 8003a5c:	e7ef      	b.n	8003a3e <_printf_i+0x8a>
 8003a5e:	680d      	ldr	r5, [r1, #0]
 8003a60:	6819      	ldr	r1, [r3, #0]
 8003a62:	1d08      	adds	r0, r1, #4
 8003a64:	6018      	str	r0, [r3, #0]
 8003a66:	062e      	lsls	r6, r5, #24
 8003a68:	d501      	bpl.n	8003a6e <_printf_i+0xba>
 8003a6a:	680d      	ldr	r5, [r1, #0]
 8003a6c:	e003      	b.n	8003a76 <_printf_i+0xc2>
 8003a6e:	066d      	lsls	r5, r5, #25
 8003a70:	d5fb      	bpl.n	8003a6a <_printf_i+0xb6>
 8003a72:	680d      	ldr	r5, [r1, #0]
 8003a74:	b2ad      	uxth	r5, r5
 8003a76:	4b56      	ldr	r3, [pc, #344]	; (8003bd0 <_printf_i+0x21c>)
 8003a78:	2708      	movs	r7, #8
 8003a7a:	9303      	str	r3, [sp, #12]
 8003a7c:	2a6f      	cmp	r2, #111	; 0x6f
 8003a7e:	d000      	beq.n	8003a82 <_printf_i+0xce>
 8003a80:	3702      	adds	r7, #2
 8003a82:	0023      	movs	r3, r4
 8003a84:	2200      	movs	r2, #0
 8003a86:	3343      	adds	r3, #67	; 0x43
 8003a88:	701a      	strb	r2, [r3, #0]
 8003a8a:	6863      	ldr	r3, [r4, #4]
 8003a8c:	60a3      	str	r3, [r4, #8]
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	db03      	blt.n	8003a9a <_printf_i+0xe6>
 8003a92:	2204      	movs	r2, #4
 8003a94:	6821      	ldr	r1, [r4, #0]
 8003a96:	4391      	bics	r1, r2
 8003a98:	6021      	str	r1, [r4, #0]
 8003a9a:	2d00      	cmp	r5, #0
 8003a9c:	d102      	bne.n	8003aa4 <_printf_i+0xf0>
 8003a9e:	9e04      	ldr	r6, [sp, #16]
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d00c      	beq.n	8003abe <_printf_i+0x10a>
 8003aa4:	9e04      	ldr	r6, [sp, #16]
 8003aa6:	0028      	movs	r0, r5
 8003aa8:	0039      	movs	r1, r7
 8003aaa:	f7fc fbbd 	bl	8000228 <__aeabi_uidivmod>
 8003aae:	9b03      	ldr	r3, [sp, #12]
 8003ab0:	3e01      	subs	r6, #1
 8003ab2:	5c5b      	ldrb	r3, [r3, r1]
 8003ab4:	7033      	strb	r3, [r6, #0]
 8003ab6:	002b      	movs	r3, r5
 8003ab8:	0005      	movs	r5, r0
 8003aba:	429f      	cmp	r7, r3
 8003abc:	d9f3      	bls.n	8003aa6 <_printf_i+0xf2>
 8003abe:	2f08      	cmp	r7, #8
 8003ac0:	d109      	bne.n	8003ad6 <_printf_i+0x122>
 8003ac2:	6823      	ldr	r3, [r4, #0]
 8003ac4:	07db      	lsls	r3, r3, #31
 8003ac6:	d506      	bpl.n	8003ad6 <_printf_i+0x122>
 8003ac8:	6863      	ldr	r3, [r4, #4]
 8003aca:	6922      	ldr	r2, [r4, #16]
 8003acc:	4293      	cmp	r3, r2
 8003ace:	dc02      	bgt.n	8003ad6 <_printf_i+0x122>
 8003ad0:	2330      	movs	r3, #48	; 0x30
 8003ad2:	3e01      	subs	r6, #1
 8003ad4:	7033      	strb	r3, [r6, #0]
 8003ad6:	9b04      	ldr	r3, [sp, #16]
 8003ad8:	1b9b      	subs	r3, r3, r6
 8003ada:	6123      	str	r3, [r4, #16]
 8003adc:	9b07      	ldr	r3, [sp, #28]
 8003ade:	0021      	movs	r1, r4
 8003ae0:	9300      	str	r3, [sp, #0]
 8003ae2:	9805      	ldr	r0, [sp, #20]
 8003ae4:	9b06      	ldr	r3, [sp, #24]
 8003ae6:	aa09      	add	r2, sp, #36	; 0x24
 8003ae8:	f7ff fef4 	bl	80038d4 <_printf_common>
 8003aec:	1c43      	adds	r3, r0, #1
 8003aee:	d14c      	bne.n	8003b8a <_printf_i+0x1d6>
 8003af0:	2001      	movs	r0, #1
 8003af2:	4240      	negs	r0, r0
 8003af4:	b00b      	add	sp, #44	; 0x2c
 8003af6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003af8:	3145      	adds	r1, #69	; 0x45
 8003afa:	700a      	strb	r2, [r1, #0]
 8003afc:	4a34      	ldr	r2, [pc, #208]	; (8003bd0 <_printf_i+0x21c>)
 8003afe:	9203      	str	r2, [sp, #12]
 8003b00:	681a      	ldr	r2, [r3, #0]
 8003b02:	6821      	ldr	r1, [r4, #0]
 8003b04:	ca20      	ldmia	r2!, {r5}
 8003b06:	601a      	str	r2, [r3, #0]
 8003b08:	0608      	lsls	r0, r1, #24
 8003b0a:	d516      	bpl.n	8003b3a <_printf_i+0x186>
 8003b0c:	07cb      	lsls	r3, r1, #31
 8003b0e:	d502      	bpl.n	8003b16 <_printf_i+0x162>
 8003b10:	2320      	movs	r3, #32
 8003b12:	4319      	orrs	r1, r3
 8003b14:	6021      	str	r1, [r4, #0]
 8003b16:	2710      	movs	r7, #16
 8003b18:	2d00      	cmp	r5, #0
 8003b1a:	d1b2      	bne.n	8003a82 <_printf_i+0xce>
 8003b1c:	2320      	movs	r3, #32
 8003b1e:	6822      	ldr	r2, [r4, #0]
 8003b20:	439a      	bics	r2, r3
 8003b22:	6022      	str	r2, [r4, #0]
 8003b24:	e7ad      	b.n	8003a82 <_printf_i+0xce>
 8003b26:	2220      	movs	r2, #32
 8003b28:	6809      	ldr	r1, [r1, #0]
 8003b2a:	430a      	orrs	r2, r1
 8003b2c:	6022      	str	r2, [r4, #0]
 8003b2e:	0022      	movs	r2, r4
 8003b30:	2178      	movs	r1, #120	; 0x78
 8003b32:	3245      	adds	r2, #69	; 0x45
 8003b34:	7011      	strb	r1, [r2, #0]
 8003b36:	4a27      	ldr	r2, [pc, #156]	; (8003bd4 <_printf_i+0x220>)
 8003b38:	e7e1      	b.n	8003afe <_printf_i+0x14a>
 8003b3a:	0648      	lsls	r0, r1, #25
 8003b3c:	d5e6      	bpl.n	8003b0c <_printf_i+0x158>
 8003b3e:	b2ad      	uxth	r5, r5
 8003b40:	e7e4      	b.n	8003b0c <_printf_i+0x158>
 8003b42:	681a      	ldr	r2, [r3, #0]
 8003b44:	680d      	ldr	r5, [r1, #0]
 8003b46:	1d10      	adds	r0, r2, #4
 8003b48:	6949      	ldr	r1, [r1, #20]
 8003b4a:	6018      	str	r0, [r3, #0]
 8003b4c:	6813      	ldr	r3, [r2, #0]
 8003b4e:	062e      	lsls	r6, r5, #24
 8003b50:	d501      	bpl.n	8003b56 <_printf_i+0x1a2>
 8003b52:	6019      	str	r1, [r3, #0]
 8003b54:	e002      	b.n	8003b5c <_printf_i+0x1a8>
 8003b56:	066d      	lsls	r5, r5, #25
 8003b58:	d5fb      	bpl.n	8003b52 <_printf_i+0x19e>
 8003b5a:	8019      	strh	r1, [r3, #0]
 8003b5c:	2300      	movs	r3, #0
 8003b5e:	9e04      	ldr	r6, [sp, #16]
 8003b60:	6123      	str	r3, [r4, #16]
 8003b62:	e7bb      	b.n	8003adc <_printf_i+0x128>
 8003b64:	681a      	ldr	r2, [r3, #0]
 8003b66:	1d11      	adds	r1, r2, #4
 8003b68:	6019      	str	r1, [r3, #0]
 8003b6a:	6816      	ldr	r6, [r2, #0]
 8003b6c:	2100      	movs	r1, #0
 8003b6e:	0030      	movs	r0, r6
 8003b70:	6862      	ldr	r2, [r4, #4]
 8003b72:	f000 f831 	bl	8003bd8 <memchr>
 8003b76:	2800      	cmp	r0, #0
 8003b78:	d001      	beq.n	8003b7e <_printf_i+0x1ca>
 8003b7a:	1b80      	subs	r0, r0, r6
 8003b7c:	6060      	str	r0, [r4, #4]
 8003b7e:	6863      	ldr	r3, [r4, #4]
 8003b80:	6123      	str	r3, [r4, #16]
 8003b82:	2300      	movs	r3, #0
 8003b84:	9a04      	ldr	r2, [sp, #16]
 8003b86:	7013      	strb	r3, [r2, #0]
 8003b88:	e7a8      	b.n	8003adc <_printf_i+0x128>
 8003b8a:	6923      	ldr	r3, [r4, #16]
 8003b8c:	0032      	movs	r2, r6
 8003b8e:	9906      	ldr	r1, [sp, #24]
 8003b90:	9805      	ldr	r0, [sp, #20]
 8003b92:	9d07      	ldr	r5, [sp, #28]
 8003b94:	47a8      	blx	r5
 8003b96:	1c43      	adds	r3, r0, #1
 8003b98:	d0aa      	beq.n	8003af0 <_printf_i+0x13c>
 8003b9a:	6823      	ldr	r3, [r4, #0]
 8003b9c:	079b      	lsls	r3, r3, #30
 8003b9e:	d415      	bmi.n	8003bcc <_printf_i+0x218>
 8003ba0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003ba2:	68e0      	ldr	r0, [r4, #12]
 8003ba4:	4298      	cmp	r0, r3
 8003ba6:	daa5      	bge.n	8003af4 <_printf_i+0x140>
 8003ba8:	0018      	movs	r0, r3
 8003baa:	e7a3      	b.n	8003af4 <_printf_i+0x140>
 8003bac:	0022      	movs	r2, r4
 8003bae:	2301      	movs	r3, #1
 8003bb0:	9906      	ldr	r1, [sp, #24]
 8003bb2:	9805      	ldr	r0, [sp, #20]
 8003bb4:	9e07      	ldr	r6, [sp, #28]
 8003bb6:	3219      	adds	r2, #25
 8003bb8:	47b0      	blx	r6
 8003bba:	1c43      	adds	r3, r0, #1
 8003bbc:	d098      	beq.n	8003af0 <_printf_i+0x13c>
 8003bbe:	3501      	adds	r5, #1
 8003bc0:	68e3      	ldr	r3, [r4, #12]
 8003bc2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003bc4:	1a9b      	subs	r3, r3, r2
 8003bc6:	42ab      	cmp	r3, r5
 8003bc8:	dcf0      	bgt.n	8003bac <_printf_i+0x1f8>
 8003bca:	e7e9      	b.n	8003ba0 <_printf_i+0x1ec>
 8003bcc:	2500      	movs	r5, #0
 8003bce:	e7f7      	b.n	8003bc0 <_printf_i+0x20c>
 8003bd0:	08003d91 	.word	0x08003d91
 8003bd4:	08003da2 	.word	0x08003da2

08003bd8 <memchr>:
 8003bd8:	b2c9      	uxtb	r1, r1
 8003bda:	1882      	adds	r2, r0, r2
 8003bdc:	4290      	cmp	r0, r2
 8003bde:	d101      	bne.n	8003be4 <memchr+0xc>
 8003be0:	2000      	movs	r0, #0
 8003be2:	4770      	bx	lr
 8003be4:	7803      	ldrb	r3, [r0, #0]
 8003be6:	428b      	cmp	r3, r1
 8003be8:	d0fb      	beq.n	8003be2 <memchr+0xa>
 8003bea:	3001      	adds	r0, #1
 8003bec:	e7f6      	b.n	8003bdc <memchr+0x4>

08003bee <memcpy>:
 8003bee:	2300      	movs	r3, #0
 8003bf0:	b510      	push	{r4, lr}
 8003bf2:	429a      	cmp	r2, r3
 8003bf4:	d100      	bne.n	8003bf8 <memcpy+0xa>
 8003bf6:	bd10      	pop	{r4, pc}
 8003bf8:	5ccc      	ldrb	r4, [r1, r3]
 8003bfa:	54c4      	strb	r4, [r0, r3]
 8003bfc:	3301      	adds	r3, #1
 8003bfe:	e7f8      	b.n	8003bf2 <memcpy+0x4>

08003c00 <memmove>:
 8003c00:	b510      	push	{r4, lr}
 8003c02:	4288      	cmp	r0, r1
 8003c04:	d902      	bls.n	8003c0c <memmove+0xc>
 8003c06:	188b      	adds	r3, r1, r2
 8003c08:	4298      	cmp	r0, r3
 8003c0a:	d303      	bcc.n	8003c14 <memmove+0x14>
 8003c0c:	2300      	movs	r3, #0
 8003c0e:	e007      	b.n	8003c20 <memmove+0x20>
 8003c10:	5c8b      	ldrb	r3, [r1, r2]
 8003c12:	5483      	strb	r3, [r0, r2]
 8003c14:	3a01      	subs	r2, #1
 8003c16:	d2fb      	bcs.n	8003c10 <memmove+0x10>
 8003c18:	bd10      	pop	{r4, pc}
 8003c1a:	5ccc      	ldrb	r4, [r1, r3]
 8003c1c:	54c4      	strb	r4, [r0, r3]
 8003c1e:	3301      	adds	r3, #1
 8003c20:	429a      	cmp	r2, r3
 8003c22:	d1fa      	bne.n	8003c1a <memmove+0x1a>
 8003c24:	e7f8      	b.n	8003c18 <memmove+0x18>

08003c26 <_realloc_r>:
 8003c26:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003c28:	0007      	movs	r7, r0
 8003c2a:	000e      	movs	r6, r1
 8003c2c:	0014      	movs	r4, r2
 8003c2e:	2900      	cmp	r1, #0
 8003c30:	d105      	bne.n	8003c3e <_realloc_r+0x18>
 8003c32:	0011      	movs	r1, r2
 8003c34:	f7ff fc32 	bl	800349c <_malloc_r>
 8003c38:	0005      	movs	r5, r0
 8003c3a:	0028      	movs	r0, r5
 8003c3c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003c3e:	2a00      	cmp	r2, #0
 8003c40:	d103      	bne.n	8003c4a <_realloc_r+0x24>
 8003c42:	f7ff fbbf 	bl	80033c4 <_free_r>
 8003c46:	0025      	movs	r5, r4
 8003c48:	e7f7      	b.n	8003c3a <_realloc_r+0x14>
 8003c4a:	f000 f81b 	bl	8003c84 <_malloc_usable_size_r>
 8003c4e:	9001      	str	r0, [sp, #4]
 8003c50:	4284      	cmp	r4, r0
 8003c52:	d803      	bhi.n	8003c5c <_realloc_r+0x36>
 8003c54:	0035      	movs	r5, r6
 8003c56:	0843      	lsrs	r3, r0, #1
 8003c58:	42a3      	cmp	r3, r4
 8003c5a:	d3ee      	bcc.n	8003c3a <_realloc_r+0x14>
 8003c5c:	0021      	movs	r1, r4
 8003c5e:	0038      	movs	r0, r7
 8003c60:	f7ff fc1c 	bl	800349c <_malloc_r>
 8003c64:	1e05      	subs	r5, r0, #0
 8003c66:	d0e8      	beq.n	8003c3a <_realloc_r+0x14>
 8003c68:	9b01      	ldr	r3, [sp, #4]
 8003c6a:	0022      	movs	r2, r4
 8003c6c:	429c      	cmp	r4, r3
 8003c6e:	d900      	bls.n	8003c72 <_realloc_r+0x4c>
 8003c70:	001a      	movs	r2, r3
 8003c72:	0031      	movs	r1, r6
 8003c74:	0028      	movs	r0, r5
 8003c76:	f7ff ffba 	bl	8003bee <memcpy>
 8003c7a:	0031      	movs	r1, r6
 8003c7c:	0038      	movs	r0, r7
 8003c7e:	f7ff fba1 	bl	80033c4 <_free_r>
 8003c82:	e7da      	b.n	8003c3a <_realloc_r+0x14>

08003c84 <_malloc_usable_size_r>:
 8003c84:	1f0b      	subs	r3, r1, #4
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	1f18      	subs	r0, r3, #4
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	da01      	bge.n	8003c92 <_malloc_usable_size_r+0xe>
 8003c8e:	580b      	ldr	r3, [r1, r0]
 8003c90:	18c0      	adds	r0, r0, r3
 8003c92:	4770      	bx	lr

08003c94 <_init>:
 8003c94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c96:	46c0      	nop			; (mov r8, r8)
 8003c98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003c9a:	bc08      	pop	{r3}
 8003c9c:	469e      	mov	lr, r3
 8003c9e:	4770      	bx	lr

08003ca0 <_fini>:
 8003ca0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ca2:	46c0      	nop			; (mov r8, r8)
 8003ca4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003ca6:	bc08      	pop	{r3}
 8003ca8:	469e      	mov	lr, r3
 8003caa:	4770      	bx	lr
