// Seed: 2030090703
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output logic [7:0] id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_4[1] = -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd26,
    parameter id_4 = 32'd91
) (
    output uwire id_0,
    input wire _id_1,
    output uwire id_2,
    input supply1 id_3,
    input supply1 _id_4,
    input supply0 id_5
);
  assign id_0 = $signed(35);
  ;
  logic id_7;
  ;
  wire [id_4 : 1  +  id_1] id_8;
  assign id_0 = -1;
  wire id_9;
  ;
  assign id_2 = id_7;
  rpmos (id_0, -1'b0, id_7[-1]);
  wire id_10;
  ;
  module_0 modCall_1 (
      id_9,
      id_8,
      id_8,
      id_7,
      id_8
  );
endmodule
