{"metadata":{"fragments":[{"text":"static","kind":"keyword"},{"kind":"text","text":" "},{"kind":"keyword","text":"var"},{"kind":"text","text":" "},{"kind":"identifier","text":"signBit"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"Bool","preciseIdentifier":"s:Sb"}],"roleHeading":"Type Property","modules":[{"name":"CoreAVR"}],"title":"signBit","extendedModule":"CoreAVR","externalID":"s:7CoreAVR10AVRCPUCorePAAE7signBitSbvpZ::SYNTHESIZED::s:7CoreAVR7CPUCoreV","role":"symbol","symbolKind":"property"},"schemaVersion":{"minor":3,"patch":0,"major":0},"kind":"symbol","abstract":[{"type":"text","text":"Sign Bit, S = N + V"},{"type":"text","text":" "},{"type":"text","text":"See ATMega328p Datasheet Section 7.3.1."},{"type":"text","text":" "},{"text":"S is bit 4 on SREG.","type":"text"}],"hierarchy":{"paths":[["doc:\/\/CoreAVR\/documentation\/CoreAVR","doc:\/\/CoreAVR\/documentation\/CoreAVR\/CPUCore-swift.struct","doc:\/\/CoreAVR\/documentation\/CoreAVR\/CPUCore-swift.struct\/AVRCPUCore-Implementations"]]},"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/CPUCore-swift.struct\/signBit"},"primaryContentSections":[{"kind":"declarations","declarations":[{"languages":["swift"],"platforms":["macOS"],"tokens":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"keyword","text":"var"},{"kind":"text","text":" "},{"kind":"identifier","text":"signBit"},{"text":": ","kind":"text"},{"text":"Bool","kind":"typeIdentifier","preciseIdentifier":"s:Sb"},{"text":" { ","kind":"text"},{"kind":"keyword","text":"get"},{"text":" ","kind":"text"},{"kind":"keyword","text":"set"},{"text":" }","kind":"text"}]}]},{"content":[{"type":"heading","level":2,"anchor":"discussion","text":"Discussion"},{"inlineContent":[{"text":"The S-bit is always an exclusive or between the Negative Flag N and the Two’s Complement Overflow Flag V.","type":"text"},{"text":" ","type":"text"},{"text":"See the “Instruction Set Description” for detailed information.","type":"text"}],"type":"paragraph"}],"kind":"content"}],"sections":[],"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/coreavr\/cpucore-swift.struct\/signbit"]}],"references":{"doc://CoreAVR/documentation/CoreAVR/CPUCore-swift.struct/AVRCPUCore-Implementations":{"role":"collectionGroup","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/CPUCore-swift.struct\/AVRCPUCore-Implementations","kind":"article","url":"\/documentation\/coreavr\/cpucore-swift.struct\/avrcpucore-implementations","title":"AVRCPUCore Implementations","type":"topic","abstract":[]},"doc://CoreAVR/documentation/CoreAVR":{"abstract":[],"type":"topic","role":"collection","title":"CoreAVR","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR","kind":"symbol","url":"\/documentation\/coreavr"},"doc://CoreAVR/documentation/CoreAVR/CPUCore-swift.struct":{"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/CPUCore-swift.struct","title":"CPUCore","fragments":[{"text":"struct","kind":"keyword"},{"kind":"text","text":" "},{"kind":"identifier","text":"CPUCore"}],"navigatorTitle":[{"text":"CPUCore","kind":"identifier"}],"type":"topic","abstract":[],"role":"symbol","kind":"symbol","url":"\/documentation\/coreavr\/cpucore-swift.struct"},"doc://CoreAVR/documentation/CoreAVR/CPUCore-swift.struct/signBit":{"abstract":[{"text":"Sign Bit, S = N + V","type":"text"},{"type":"text","text":" "},{"type":"text","text":"See ATMega328p Datasheet Section 7.3.1."},{"type":"text","text":" "},{"type":"text","text":"S is bit 4 on SREG."}],"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/CPUCore-swift.struct\/signBit","kind":"symbol","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"keyword","text":"var"},{"text":" ","kind":"text"},{"kind":"identifier","text":"signBit"},{"text":": ","kind":"text"},{"kind":"typeIdentifier","text":"Bool","preciseIdentifier":"s:Sb"}],"url":"\/documentation\/coreavr\/cpucore-swift.struct\/signbit","title":"signBit","type":"topic","role":"symbol"}}}