--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml FLIPFLOP.twx FLIPFLOP.ncd -o FLIPFLOP.twr FLIPFLOP.pcf

Design file:              FLIPFLOP.ncd
Physical constraint file: FLIPFLOP.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
--------------+------------+------------+------------------+--------+
              |Max Setup to|Max Hold to |                  | Clock  |
Source        | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
--------------+------------+------------+------------------+--------+
FLIPFLOP_IN<0>|   -0.274(R)|    1.435(R)|CLK_BUFGP         |   0.000|
FLIPFLOP_IN<1>|   -0.274(R)|    1.435(R)|CLK_BUFGP         |   0.000|
FLIPFLOP_IN<2>|   -0.276(R)|    1.431(R)|CLK_BUFGP         |   0.000|
FLIPFLOP_IN<3>|   -0.272(R)|    1.427(R)|CLK_BUFGP         |   0.000|
FLIPFLOP_IN<4>|   -0.225(R)|    1.383(R)|CLK_BUFGP         |   0.000|
FLIPFLOP_IN<5>|   -0.259(R)|    1.410(R)|CLK_BUFGP         |   0.000|
FLIPFLOP_IN<6>|   -0.250(R)|    1.406(R)|CLK_BUFGP         |   0.000|
FLIPFLOP_IN<7>|   -0.217(R)|    1.376(R)|CLK_BUFGP         |   0.000|
--------------+------------+------------+------------------+--------+

Clock CLK to Pad
---------------+------------+------------------+--------+
               | clk (edge) |                  | Clock  |
Destination    |   to PAD   |Internal Clock(s) | Phase  |
---------------+------------+------------------+--------+
FLIPFLOP_OUT<0>|    5.627(R)|CLK_BUFGP         |   0.000|
FLIPFLOP_OUT<1>|    5.627(R)|CLK_BUFGP         |   0.000|
FLIPFLOP_OUT<2>|    5.610(R)|CLK_BUFGP         |   0.000|
FLIPFLOP_OUT<3>|    5.606(R)|CLK_BUFGP         |   0.000|
FLIPFLOP_OUT<4>|    5.586(R)|CLK_BUFGP         |   0.000|
FLIPFLOP_OUT<5>|    5.589(R)|CLK_BUFGP         |   0.000|
FLIPFLOP_OUT<6>|    5.597(R)|CLK_BUFGP         |   0.000|
FLIPFLOP_OUT<7>|    5.586(R)|CLK_BUFGP         |   0.000|
---------------+------------+------------------+--------+


Analysis completed Sun Oct 26 06:14:20 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 176 MB



