

================================================================
== Vivado HLS Report for 'Filter_Convolution'
================================================================
* Date:           Sat Feb 19 22:13:21 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        FILTER_CONVOLUTION
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 9.739 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   308344|   308344| 3.083 ms | 3.083 ms |  308344|  308344|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- Loop_row_Loop_col  |   308341|   308341|        22|          1|          1|  308321|    yes   |
        +---------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 22


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 1
  Pipeline-0 : II = 1, D = 22, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 25 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 3 
25 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%in_temp_V_1 = alloca i8"   --->   Operation 26 'alloca' 'in_temp_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%window_V_1_2_loc_1 = alloca i8"   --->   Operation 27 'alloca' 'window_V_1_2_loc_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%window_V_0_2_loc_1 = alloca i8"   --->   Operation 28 'alloca' 'window_V_0_2_loc_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%id_filter_V_read = call i3 @_ssdm_op_Read.ap_none.i3(i3 %id_filter_V)" [FILTER_CONVOLUTION/Filter_convolution.cpp:22]   --->   Operation 29 'read' 'id_filter_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i3 %id_filter_V_read to i64" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 30 'zext' 'zext_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%M_0_0_addr = getelementptr [8 x i2]* @M_0_0, i64 0, i64 %zext_ln12" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 31 'getelementptr' 'M_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (3.25ns)   --->   "%M_0_0_load = load i2* %M_0_0_addr, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 32 'load' 'M_0_0_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%M_0_1_addr = getelementptr [8 x i3]* @M_0_1, i64 0, i64 %zext_ln12" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 33 'getelementptr' 'M_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (3.25ns)   --->   "%M_0_1_load = load i3* %M_0_1_addr, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 34 'load' 'M_0_1_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%M_0_2_addr = getelementptr [8 x i2]* @M_0_2, i64 0, i64 %zext_ln12" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 35 'getelementptr' 'M_0_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (3.25ns)   --->   "%M_0_2_load = load i2* %M_0_2_addr, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 36 'load' 'M_0_2_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%M_1_0_addr = getelementptr [8 x i3]* @M_1_0, i64 0, i64 %zext_ln12" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 37 'getelementptr' 'M_1_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (3.25ns)   --->   "%M_1_0_load = load i3* %M_1_0_addr, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 38 'load' 'M_1_0_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%M_1_1_addr = getelementptr [8 x i4]* @M_1_1, i64 0, i64 %zext_ln12" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 39 'getelementptr' 'M_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [2/2] (3.25ns)   --->   "%M_1_1_load = load i4* %M_1_1_addr, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 40 'load' 'M_1_1_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%M_1_2_addr = getelementptr [8 x i3]* @M_1_2, i64 0, i64 %zext_ln12" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 41 'getelementptr' 'M_1_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [2/2] (3.25ns)   --->   "%M_1_2_load = load i3* %M_1_2_addr, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 42 'load' 'M_1_2_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%M_2_0_addr = getelementptr [8 x i2]* @M_2_0, i64 0, i64 %zext_ln12" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 43 'getelementptr' 'M_2_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [2/2] (3.25ns)   --->   "%M_2_0_load = load i2* %M_2_0_addr, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 44 'load' 'M_2_0_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%M_2_1_addr = getelementptr [8 x i3]* @M_2_1, i64 0, i64 %zext_ln12" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 45 'getelementptr' 'M_2_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [2/2] (3.25ns)   --->   "%M_2_1_load = load i3* %M_2_1_addr, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 46 'load' 'M_2_1_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%M_2_2_addr = getelementptr [8 x i3]* @M_2_2, i64 0, i64 %zext_ln12" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 47 'getelementptr' 'M_2_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [2/2] (3.25ns)   --->   "%M_2_2_load = load i3* %M_2_2_addr, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 48 'load' 'M_2_2_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%SumF_addr = getelementptr [8 x i5]* @SumF, i64 0, i64 %zext_ln12" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 49 'getelementptr' 'SumF_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [2/2] (3.25ns)   --->   "%SumF_load = load i5* %SumF_addr, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 50 'load' 'SumF_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%Offset_addr = getelementptr [8 x i8]* @Offset, i64 0, i64 %zext_ln12" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 51 'getelementptr' 'Offset_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [2/2] (3.25ns)   --->   "%Offset_load = load i8* %Offset_addr, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 52 'load' 'Offset_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3 %id_filter_V), !map !77"   --->   Operation 53 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %in_img_V), !map !83"   --->   Operation 54 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %out_img_V), !map !89"   --->   Operation 55 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([19 x i8]* @Filter_Convolution_s) nounwind"   --->   Operation 56 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i3 %id_filter_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [FILTER_CONVOLUTION/Filter_convolution.cpp:25]   --->   Operation 57 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %out_img_V, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)" [FILTER_CONVOLUTION/Filter_convolution.cpp:26]   --->   Operation 58 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %in_img_V, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)" [FILTER_CONVOLUTION/Filter_convolution.cpp:27]   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%window_V_0_2_load = load i8* @window_V_0_2, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:50]   --->   Operation 60 'load' 'window_V_0_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%window_V_1_2_load = load i8* @window_V_1_2, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:50]   --->   Operation 61 'load' 'window_V_1_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%window_V_2_2_load = load i8* @window_V_2_2, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:50]   --->   Operation 62 'load' 'window_V_2_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/2] (3.25ns)   --->   "%M_0_0_load = load i2* %M_0_0_addr, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 63 'load' 'M_0_0_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln12 = sext i2 %M_0_0_load to i10" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 64 'sext' 'sext_ln12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/2] (3.25ns)   --->   "%M_0_1_load = load i3* %M_0_1_addr, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 65 'load' 'M_0_1_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln1371 = sext i3 %M_0_1_load to i11" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 66 'sext' 'sext_ln1371' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/2] (3.25ns)   --->   "%M_0_2_load = load i2* %M_0_2_addr, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 67 'load' 'M_0_2_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln12_1 = sext i2 %M_0_2_load to i10" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 68 'sext' 'sext_ln12_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/2] (3.25ns)   --->   "%M_1_0_load = load i3* %M_1_0_addr, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 69 'load' 'M_1_0_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln1371_1 = sext i3 %M_1_0_load to i11" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 70 'sext' 'sext_ln1371_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/2] (3.25ns)   --->   "%M_1_1_load = load i4* %M_1_1_addr, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 71 'load' 'M_1_1_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln12_1 = zext i4 %M_1_1_load to i12" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 72 'zext' 'zext_ln12_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/2] (3.25ns)   --->   "%M_1_2_load = load i3* %M_1_2_addr, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 73 'load' 'M_1_2_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln12_2 = sext i3 %M_1_2_load to i11" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 74 'sext' 'sext_ln12_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/2] (3.25ns)   --->   "%M_2_0_load = load i2* %M_2_0_addr, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 75 'load' 'M_2_0_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln12_3 = sext i2 %M_2_0_load to i10" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 76 'sext' 'sext_ln12_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/2] (3.25ns)   --->   "%M_2_1_load = load i3* %M_2_1_addr, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 77 'load' 'M_2_1_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln1371_2 = sext i3 %M_2_1_load to i11" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 78 'sext' 'sext_ln1371_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/2] (3.25ns)   --->   "%M_2_2_load = load i3* %M_2_2_addr, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 79 'load' 'M_2_2_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln1371_3 = sext i3 %M_2_2_load to i11" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 80 'sext' 'sext_ln1371_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/2] (3.25ns)   --->   "%SumF_load = load i5* %SumF_addr, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 81 'load' 'SumF_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i5 %SumF_load to i14" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 82 'zext' 'zext_ln14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/2] (3.25ns)   --->   "%Offset_load = load i8* %Offset_addr, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 83 'load' 'Offset_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_2 : Operation 84 [1/1] (1.76ns)   --->   "store i8 %window_V_0_2_load, i8* %window_V_0_2_loc_1" [FILTER_CONVOLUTION/Filter_convolution.cpp:42]   --->   Operation 84 'store' <Predicate = true> <Delay = 1.76>
ST_2 : Operation 85 [1/1] (1.76ns)   --->   "store i8 %window_V_1_2_load, i8* %window_V_1_2_loc_1" [FILTER_CONVOLUTION/Filter_convolution.cpp:42]   --->   Operation 85 'store' <Predicate = true> <Delay = 1.76>
ST_2 : Operation 86 [1/1] (1.76ns)   --->   "store i8 %window_V_2_2_load, i8* %in_temp_V_1" [FILTER_CONVOLUTION/Filter_convolution.cpp:42]   --->   Operation 86 'store' <Predicate = true> <Delay = 1.76>
ST_2 : Operation 87 [1/1] (1.76ns)   --->   "br label %0" [FILTER_CONVOLUTION/Filter_convolution.cpp:42]   --->   Operation 87 'br' <Predicate = true> <Delay = 1.76>

State 3 <SV = 2> <Delay = 6.18>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i19 [ 0, %codeRepl1 ], [ %add_ln42, %Loop_col_end ]" [FILTER_CONVOLUTION/Filter_convolution.cpp:42]   --->   Operation 88 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%row_0 = phi i9 [ 0, %codeRepl1 ], [ %select_ln42, %Loop_col_end ]" [FILTER_CONVOLUTION/Filter_convolution.cpp:42]   --->   Operation 89 'phi' 'row_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%col_0 = phi i10 [ 0, %codeRepl1 ], [ %col, %Loop_col_end ]"   --->   Operation 90 'phi' 'col_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%in_temp_V_1_load = load i8* %in_temp_V_1" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 91 'load' 'in_temp_V_1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%window_V_1_2_loc_1_l = load i8* %window_V_1_2_loc_1" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 92 'load' 'window_V_1_2_loc_1_l' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%window_V_0_2_loc_1_l = load i8* %window_V_0_2_loc_1" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 93 'load' 'window_V_0_2_loc_1_l' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (2.43ns)   --->   "%icmp_ln42 = icmp eq i19 %indvar_flatten, -215967" [FILTER_CONVOLUTION/Filter_convolution.cpp:42]   --->   Operation 94 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (2.16ns)   --->   "%add_ln42 = add i19 %indvar_flatten, 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:42]   --->   Operation 95 'add' 'add_ln42' <Predicate = true> <Delay = 2.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "br i1 %icmp_ln42, label %2, label %Loop_col_begin" [FILTER_CONVOLUTION/Filter_convolution.cpp:42]   --->   Operation 96 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (1.77ns)   --->   "%icmp_ln43 = icmp eq i10 %col_0, -383" [FILTER_CONVOLUTION/Filter_convolution.cpp:43]   --->   Operation 97 'icmp' 'icmp_ln43' <Predicate = (!icmp_ln42)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.68ns)   --->   "%select_ln73 = select i1 %icmp_ln43, i10 0, i10 %col_0" [FILTER_CONVOLUTION/Filter_convolution.cpp:73]   --->   Operation 98 'select' 'select_ln73' <Predicate = (!icmp_ln42)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (1.82ns)   --->   "%add_ln42_1 = add i9 %row_0, 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:42]   --->   Operation 99 'add' 'add_ln42_1' <Predicate = (!icmp_ln42)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (1.66ns)   --->   "%icmp_ln73 = icmp ult i9 %add_ln42_1, -32" [FILTER_CONVOLUTION/Filter_convolution.cpp:73]   --->   Operation 100 'icmp' 'icmp_ln73' <Predicate = (!icmp_ln42)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (1.66ns)   --->   "%icmp_ln73_1 = icmp ult i9 %row_0, -32" [FILTER_CONVOLUTION/Filter_convolution.cpp:73]   --->   Operation 101 'icmp' 'icmp_ln73_1' <Predicate = (!icmp_ln42)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.99ns)   --->   "%select_ln73_1 = select i1 %icmp_ln43, i1 %icmp_ln73, i1 %icmp_ln73_1" [FILTER_CONVOLUTION/Filter_convolution.cpp:73]   --->   Operation 102 'select' 'select_ln73_1' <Predicate = (!icmp_ln42)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (1.66ns)   --->   "%icmp_ln81 = icmp ne i9 %add_ln42_1, 0" [FILTER_CONVOLUTION/Filter_convolution.cpp:81]   --->   Operation 103 'icmp' 'icmp_ln81' <Predicate = (!icmp_ln42)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (1.66ns)   --->   "%icmp_ln81_2 = icmp ne i9 %row_0, 0" [FILTER_CONVOLUTION/Filter_convolution.cpp:81]   --->   Operation 104 'icmp' 'icmp_ln81_2' <Predicate = (!icmp_ln42)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.99ns)   --->   "%select_ln73_2 = select i1 %icmp_ln43, i1 %icmp_ln81, i1 %icmp_ln81_2" [FILTER_CONVOLUTION/Filter_convolution.cpp:73]   --->   Operation 105 'select' 'select_ln73_2' <Predicate = (!icmp_ln42)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.96ns)   --->   "%select_ln42 = select i1 %icmp_ln43, i9 %add_ln42_1, i9 %row_0" [FILTER_CONVOLUTION/Filter_convolution.cpp:42]   --->   Operation 106 'select' 'select_ln42' <Predicate = (!icmp_ln42)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (1.77ns)   --->   "%icmp_ln54 = icmp ult i10 %select_ln73, -384" [FILTER_CONVOLUTION/Filter_convolution.cpp:54]   --->   Operation 107 'icmp' 'icmp_ln54' <Predicate = (!icmp_ln42)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "br i1 %icmp_ln54, label %.preheader40.preheader, label %.loopexit" [FILTER_CONVOLUTION/Filter_convolution.cpp:54]   --->   Operation 108 'br' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i10 %select_ln73 to i64" [FILTER_CONVOLUTION/Filter_convolution.cpp:56]   --->   Operation 109 'zext' 'zext_ln56' <Predicate = (!icmp_ln42 & icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%line_buffer_V_0_addr = getelementptr [640 x i8]* @line_buffer_V_0, i64 0, i64 %zext_ln56" [FILTER_CONVOLUTION/Filter_convolution.cpp:56]   --->   Operation 110 'getelementptr' 'line_buffer_V_0_addr' <Predicate = (!icmp_ln42 & icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 111 [2/2] (3.25ns)   --->   "%line_buffer_V_0_load = load i8* %line_buffer_V_0_addr, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:56]   --->   Operation 111 'load' 'line_buffer_V_0_load' <Predicate = (!icmp_ln42 & icmp_ln54)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640> <RAM>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%line_buffer_V_1_addr = getelementptr [640 x i8]* @line_buffer_V_1, i64 0, i64 %zext_ln56" [FILTER_CONVOLUTION/Filter_convolution.cpp:56]   --->   Operation 112 'getelementptr' 'line_buffer_V_1_addr' <Predicate = (!icmp_ln42 & icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 113 [2/2] (3.25ns)   --->   "%line_buffer_V_1_load = load i8* %line_buffer_V_1_addr, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:56]   --->   Operation 113 'load' 'line_buffer_V_1_load' <Predicate = (!icmp_ln42 & icmp_ln54)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640> <RAM>
ST_3 : Operation 114 [1/1] (0.97ns)   --->   "%and_ln73 = and i1 %icmp_ln54, %select_ln73_1" [FILTER_CONVOLUTION/Filter_convolution.cpp:73]   --->   Operation 114 'and' 'and_ln73' <Predicate = (!icmp_ln42)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "br i1 %and_ln73, label %1, label %.loopexit._crit_edge" [FILTER_CONVOLUTION/Filter_convolution.cpp:73]   --->   Operation 115 'br' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%in_temp_V = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %in_img_V)" [FILTER_CONVOLUTION/Filter_convolution.cpp:75]   --->   Operation 116 'read' 'in_temp_V' <Predicate = (!icmp_ln42 & and_ln73)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "store i8 %in_temp_V, i8* @window_V_2_2, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:76]   --->   Operation 117 'store' <Predicate = (!icmp_ln42 & and_ln73)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i10 %select_ln73 to i64" [FILTER_CONVOLUTION/Filter_convolution.cpp:77]   --->   Operation 118 'zext' 'zext_ln77' <Predicate = (!icmp_ln42 & and_ln73)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%line_buffer_V_1_addr_1 = getelementptr [640 x i8]* @line_buffer_V_1, i64 0, i64 %zext_ln77" [FILTER_CONVOLUTION/Filter_convolution.cpp:77]   --->   Operation 119 'getelementptr' 'line_buffer_V_1_addr_1' <Predicate = (!icmp_ln42 & and_ln73)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (3.25ns)   --->   "store i8 %in_temp_V, i8* %line_buffer_V_1_addr_1, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:77]   --->   Operation 120 'store' <Predicate = (!icmp_ln42 & and_ln73)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640> <RAM>
ST_3 : Operation 121 [1/1] (1.76ns)   --->   "store i8 %in_temp_V, i8* %in_temp_V_1" [FILTER_CONVOLUTION/Filter_convolution.cpp:78]   --->   Operation 121 'store' <Predicate = (!icmp_ln42 & and_ln73)> <Delay = 1.76>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "br label %.loopexit._crit_edge" [FILTER_CONVOLUTION/Filter_convolution.cpp:78]   --->   Operation 122 'br' <Predicate = (!icmp_ln42 & and_ln73)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (1.77ns)   --->   "%icmp_ln81_1 = icmp ne i10 %select_ln73, 0" [FILTER_CONVOLUTION/Filter_convolution.cpp:81]   --->   Operation 123 'icmp' 'icmp_ln81_1' <Predicate = (!icmp_ln42)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (0.97ns)   --->   "%and_ln81 = and i1 %select_ln73_2, %icmp_ln81_1" [FILTER_CONVOLUTION/Filter_convolution.cpp:81]   --->   Operation 124 'and' 'and_ln81' <Predicate = (!icmp_ln42)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "br i1 %and_ln81, label %mediaPixel.exit, label %Loop_col_end" [FILTER_CONVOLUTION/Filter_convolution.cpp:81]   --->   Operation 125 'br' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (1.73ns)   --->   "%col = add i10 %select_ln73, 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:43]   --->   Operation 126 'add' 'col' <Predicate = (!icmp_ln42)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.19>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%window_V_0_1_load = load i8* @window_V_0_1, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:50]   --->   Operation 127 'load' 'window_V_0_1_load' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "store i8 %window_V_0_2_loc_1_l, i8* @window_V_0_1, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:50]   --->   Operation 128 'store' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%window_V_1_1_load = load i8* @window_V_1_1, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:50]   --->   Operation 129 'load' 'window_V_1_1_load' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "store i8 %window_V_1_2_loc_1_l, i8* @window_V_1_1, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:50]   --->   Operation 130 'store' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 131 [1/2] (3.25ns)   --->   "%line_buffer_V_0_load = load i8* %line_buffer_V_0_addr, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:56]   --->   Operation 131 'load' 'line_buffer_V_0_load' <Predicate = (icmp_ln54)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640> <RAM>
ST_4 : Operation 132 [1/2] (3.25ns)   --->   "%line_buffer_V_1_load = load i8* %line_buffer_V_1_addr, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:56]   --->   Operation 132 'load' 'line_buffer_V_1_load' <Predicate = (icmp_ln54)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640> <RAM>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "store i8 %line_buffer_V_0_load, i8* @window_V_0_2, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:63]   --->   Operation 133 'store' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "store i8 %line_buffer_V_1_load, i8* @window_V_1_2, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:63]   --->   Operation 134 'store' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (3.25ns)   --->   "store i8 %line_buffer_V_1_load, i8* %line_buffer_V_0_addr, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:69]   --->   Operation 135 'store' <Predicate = (icmp_ln54)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640> <RAM>
ST_4 : Operation 136 [1/1] (1.76ns)   --->   "store i8 %line_buffer_V_0_load, i8* %window_V_0_2_loc_1" [FILTER_CONVOLUTION/Filter_convolution.cpp:56]   --->   Operation 136 'store' <Predicate = (icmp_ln54)> <Delay = 1.76>
ST_4 : Operation 137 [1/1] (1.76ns)   --->   "store i8 %line_buffer_V_1_load, i8* %window_V_1_2_loc_1" [FILTER_CONVOLUTION/Filter_convolution.cpp:56]   --->   Operation 137 'store' <Predicate = (icmp_ln54)> <Delay = 1.76>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 138 'br' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%in_temp_V_1_load_1 = load i8* %in_temp_V_1" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 139 'load' 'in_temp_V_1_load_1' <Predicate = (and_ln81)> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln1371 = zext i8 %window_V_0_1_load to i10" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 140 'zext' 'zext_ln1371' <Predicate = (and_ln81)> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (3.36ns) (grouped into DSP with root node add_ln1371)   --->   "%mul_ln1371 = mul i10 %zext_ln1371, %sext_ln12" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 141 'mul' 'mul_ln1371' <Predicate = (and_ln81)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 142 [1/1] (0.00ns) (grouped into DSP with root node add_ln1371)   --->   "%sext_ln1371_4 = sext i10 %mul_ln1371 to i11" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 142 'sext' 'sext_ln1371_4' <Predicate = (and_ln81)> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln1371_1 = zext i8 %window_V_0_2_loc_1_l to i11" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 143 'zext' 'zext_ln1371_1' <Predicate = (and_ln81)> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (4.17ns)   --->   "%mul_ln1371_1 = mul i11 %zext_ln1371_1, %sext_ln1371" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 144 'mul' 'mul_ln1371_1' <Predicate = (and_ln81)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln1371_3 = zext i8 %window_V_1_1_load to i11" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 145 'zext' 'zext_ln1371_3' <Predicate = (and_ln81)> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (4.17ns)   --->   "%mul_ln1371_3 = mul i11 %zext_ln1371_3, %sext_ln1371_1" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 146 'mul' 'mul_ln1371_3' <Predicate = (and_ln81)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln1371_4 = zext i8 %window_V_1_2_loc_1_l to i12" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 147 'zext' 'zext_ln1371_4' <Predicate = (and_ln81)> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (4.17ns)   --->   "%mul_ln1371_4 = mul i12 %zext_ln1371_4, %zext_ln12_1" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 148 'mul' 'mul_ln1371_4' <Predicate = (and_ln81)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln1371_7 = zext i8 %in_temp_V_1_load to i11" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 149 'zext' 'zext_ln1371_7' <Predicate = (and_ln81)> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (3.36ns) (grouped into DSP with root node add_ln1371_4)   --->   "%mul_ln1371_7 = mul i11 %zext_ln1371_7, %sext_ln1371_2" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 150 'mul' 'mul_ln1371_7' <Predicate = (and_ln81)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln1371_8 = zext i8 %in_temp_V_1_load_1 to i11" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 151 'zext' 'zext_ln1371_8' <Predicate = (and_ln81)> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (4.17ns)   --->   "%mul_ln1371_8 = mul i11 %zext_ln1371_8, %sext_ln1371_3" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 152 'mul' 'mul_ln1371_8' <Predicate = (and_ln81)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 153 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1371 = add i11 %mul_ln1371_1, %sext_ln1371_4" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 153 'add' 'add_ln1371' <Predicate = (and_ln81)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 154 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1371_4 = add i11 %mul_ln1371_8, %mul_ln1371_7" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 154 'add' 'add_ln1371_4' <Predicate = (and_ln81)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 9.73>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%window_V_2_1_load = load i8* @window_V_2_1, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:50]   --->   Operation 155 'load' 'window_V_2_1_load' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "store i8 %in_temp_V_1_load, i8* @window_V_2_1, align 1" [FILTER_CONVOLUTION/Filter_convolution.cpp:50]   --->   Operation 156 'store' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%window_V_1_2_loc_1_l_1 = load i8* %window_V_1_2_loc_1" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 157 'load' 'window_V_1_2_loc_1_l_1' <Predicate = (and_ln81)> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%window_V_0_2_loc_1_l_1 = load i8* %window_V_0_2_loc_1" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 158 'load' 'window_V_0_2_loc_1_l_1' <Predicate = (and_ln81)> <Delay = 0.00>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln1371_2 = zext i8 %window_V_0_2_loc_1_l_1 to i10" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 159 'zext' 'zext_ln1371_2' <Predicate = (and_ln81)> <Delay = 0.00>
ST_5 : Operation 160 [1/1] (3.36ns) (grouped into DSP with root node add_ln1371_1)   --->   "%mul_ln1371_2 = mul i10 %zext_ln1371_2, %sext_ln12_1" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 160 'mul' 'mul_ln1371_2' <Predicate = (and_ln81)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 161 [1/1] (0.00ns) (grouped into DSP with root node add_ln1371_1)   --->   "%sext_ln1371_5 = sext i10 %mul_ln1371_2 to i11" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 161 'sext' 'sext_ln1371_5' <Predicate = (and_ln81)> <Delay = 0.00>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln1371_5 = zext i12 %mul_ln1371_4 to i13" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 162 'zext' 'zext_ln1371_5' <Predicate = (and_ln81)> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln1371_6 = zext i8 %window_V_1_2_loc_1_l_1 to i11" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 163 'zext' 'zext_ln1371_6' <Predicate = (and_ln81)> <Delay = 0.00>
ST_5 : Operation 164 [1/1] (3.36ns) (grouped into DSP with root node add_ln1371_3)   --->   "%mul_ln1371_5 = mul i11 %zext_ln1371_6, %sext_ln12_2" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 164 'mul' 'mul_ln1371_5' <Predicate = (and_ln81)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 165 [1/1] (0.00ns) (grouped into DSP with root node add_ln1371_3)   --->   "%sext_ln1371_6 = sext i11 %mul_ln1371_5 to i13" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 165 'sext' 'sext_ln1371_6' <Predicate = (and_ln81)> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln1371_9 = zext i8 %window_V_2_1_load to i10" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 166 'zext' 'zext_ln1371_9' <Predicate = (and_ln81)> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (3.36ns) (grouped into DSP with root node add_ln1371_5)   --->   "%mul_ln1371_6 = mul i10 %zext_ln1371_9, %sext_ln12_3" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 167 'mul' 'mul_ln1371_6' <Predicate = (and_ln81)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 168 [1/1] (0.00ns) (grouped into DSP with root node add_ln1371_5)   --->   "%sext_ln1371_7 = sext i10 %mul_ln1371_6 to i12" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 168 'sext' 'sext_ln1371_7' <Predicate = (and_ln81)> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln1371_8 = sext i11 %add_ln1371 to i12" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 169 'sext' 'sext_ln1371_8' <Predicate = (and_ln81)> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1371_1 = add i11 %mul_ln1371_3, %sext_ln1371_5" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 170 'add' 'add_ln1371_1' <Predicate = (and_ln81)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln1371_9 = sext i11 %add_ln1371_1 to i12" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 171 'sext' 'sext_ln1371_9' <Predicate = (and_ln81)> <Delay = 0.00>
ST_5 : Operation 172 [1/1] (1.63ns)   --->   "%add_ln1371_2 = add i12 %sext_ln1371_8, %sext_ln1371_9" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 172 'add' 'add_ln1371_2' <Predicate = (and_ln81)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln1371_10 = sext i12 %add_ln1371_2 to i14" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 173 'sext' 'sext_ln1371_10' <Predicate = (and_ln81)> <Delay = 0.00>
ST_5 : Operation 174 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1371_3 = add i13 %sext_ln1371_6, %zext_ln1371_5" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 174 'add' 'add_ln1371_3' <Predicate = (and_ln81)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln1371_11 = sext i11 %add_ln1371_4 to i12" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 175 'sext' 'sext_ln1371_11' <Predicate = (and_ln81)> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1371_5 = add i12 %sext_ln1371_7, %sext_ln1371_11" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 176 'add' 'add_ln1371_5' <Predicate = (and_ln81)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 177 [1/1] (0.00ns)   --->   "%sext_ln1371_12 = sext i12 %add_ln1371_5 to i13" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 177 'sext' 'sext_ln1371_12' <Predicate = (and_ln81)> <Delay = 0.00>
ST_5 : Operation 178 [1/1] (1.67ns)   --->   "%add_ln1371_6 = add i13 %add_ln1371_3, %sext_ln1371_12" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 178 'add' 'add_ln1371_6' <Predicate = (and_ln81)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln1371_13 = sext i13 %add_ln1371_6 to i14" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 179 'sext' 'sext_ln1371_13' <Predicate = (and_ln81)> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (1.67ns)   --->   "%add_ln1371_7 = add i14 %sext_ln1371_10, %sext_ln1371_13" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 180 'add' 'add_ln1371_7' <Predicate = (and_ln81)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.61>
ST_6 : Operation 181 [18/18] (3.61ns)   --->   "%sdiv_ln1371 = sdiv i14 %add_ln1371_7, %zext_ln14" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 181 'sdiv' 'sdiv_ln1371' <Predicate = (and_ln81)> <Delay = 3.61> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 17> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.61>
ST_7 : Operation 182 [17/18] (3.61ns)   --->   "%sdiv_ln1371 = sdiv i14 %add_ln1371_7, %zext_ln14" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 182 'sdiv' 'sdiv_ln1371' <Predicate = (and_ln81)> <Delay = 3.61> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 17> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.61>
ST_8 : Operation 183 [16/18] (3.61ns)   --->   "%sdiv_ln1371 = sdiv i14 %add_ln1371_7, %zext_ln14" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 183 'sdiv' 'sdiv_ln1371' <Predicate = (and_ln81)> <Delay = 3.61> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 17> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.61>
ST_9 : Operation 184 [15/18] (3.61ns)   --->   "%sdiv_ln1371 = sdiv i14 %add_ln1371_7, %zext_ln14" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 184 'sdiv' 'sdiv_ln1371' <Predicate = (and_ln81)> <Delay = 3.61> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 17> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.61>
ST_10 : Operation 185 [14/18] (3.61ns)   --->   "%sdiv_ln1371 = sdiv i14 %add_ln1371_7, %zext_ln14" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 185 'sdiv' 'sdiv_ln1371' <Predicate = (and_ln81)> <Delay = 3.61> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 17> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.61>
ST_11 : Operation 186 [13/18] (3.61ns)   --->   "%sdiv_ln1371 = sdiv i14 %add_ln1371_7, %zext_ln14" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 186 'sdiv' 'sdiv_ln1371' <Predicate = (and_ln81)> <Delay = 3.61> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 17> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.61>
ST_12 : Operation 187 [12/18] (3.61ns)   --->   "%sdiv_ln1371 = sdiv i14 %add_ln1371_7, %zext_ln14" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 187 'sdiv' 'sdiv_ln1371' <Predicate = (and_ln81)> <Delay = 3.61> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 17> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.61>
ST_13 : Operation 188 [11/18] (3.61ns)   --->   "%sdiv_ln1371 = sdiv i14 %add_ln1371_7, %zext_ln14" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 188 'sdiv' 'sdiv_ln1371' <Predicate = (and_ln81)> <Delay = 3.61> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 17> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.61>
ST_14 : Operation 189 [10/18] (3.61ns)   --->   "%sdiv_ln1371 = sdiv i14 %add_ln1371_7, %zext_ln14" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 189 'sdiv' 'sdiv_ln1371' <Predicate = (and_ln81)> <Delay = 3.61> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 17> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.61>
ST_15 : Operation 190 [9/18] (3.61ns)   --->   "%sdiv_ln1371 = sdiv i14 %add_ln1371_7, %zext_ln14" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 190 'sdiv' 'sdiv_ln1371' <Predicate = (and_ln81)> <Delay = 3.61> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 17> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.61>
ST_16 : Operation 191 [8/18] (3.61ns)   --->   "%sdiv_ln1371 = sdiv i14 %add_ln1371_7, %zext_ln14" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 191 'sdiv' 'sdiv_ln1371' <Predicate = (and_ln81)> <Delay = 3.61> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 17> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.61>
ST_17 : Operation 192 [7/18] (3.61ns)   --->   "%sdiv_ln1371 = sdiv i14 %add_ln1371_7, %zext_ln14" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 192 'sdiv' 'sdiv_ln1371' <Predicate = (and_ln81)> <Delay = 3.61> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 17> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.61>
ST_18 : Operation 193 [6/18] (3.61ns)   --->   "%sdiv_ln1371 = sdiv i14 %add_ln1371_7, %zext_ln14" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 193 'sdiv' 'sdiv_ln1371' <Predicate = (and_ln81)> <Delay = 3.61> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 17> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.61>
ST_19 : Operation 194 [5/18] (3.61ns)   --->   "%sdiv_ln1371 = sdiv i14 %add_ln1371_7, %zext_ln14" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 194 'sdiv' 'sdiv_ln1371' <Predicate = (and_ln81)> <Delay = 3.61> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 17> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.61>
ST_20 : Operation 195 [4/18] (3.61ns)   --->   "%sdiv_ln1371 = sdiv i14 %add_ln1371_7, %zext_ln14" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 195 'sdiv' 'sdiv_ln1371' <Predicate = (and_ln81)> <Delay = 3.61> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 17> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.61>
ST_21 : Operation 196 [3/18] (3.61ns)   --->   "%sdiv_ln1371 = sdiv i14 %add_ln1371_7, %zext_ln14" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 196 'sdiv' 'sdiv_ln1371' <Predicate = (and_ln81)> <Delay = 3.61> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 17> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.61>
ST_22 : Operation 197 [2/18] (3.61ns)   --->   "%sdiv_ln1371 = sdiv i14 %add_ln1371_7, %zext_ln14" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 197 'sdiv' 'sdiv_ln1371' <Predicate = (and_ln81)> <Delay = 3.61> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 17> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.52>
ST_23 : Operation 198 [1/18] (3.61ns)   --->   "%sdiv_ln1371 = sdiv i14 %add_ln1371_7, %zext_ln14" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 198 'sdiv' 'sdiv_ln1371' <Predicate = (and_ln81)> <Delay = 3.61> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 17> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 199 [1/1] (0.00ns)   --->   "%trunc_ln68 = trunc i14 %sdiv_ln1371 to i8" [FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 199 'trunc' 'trunc_ln68' <Predicate = (and_ln81)> <Delay = 0.00>
ST_23 : Operation 200 [1/1] (1.91ns)   --->   "%add_ln647 = add i8 %trunc_ln68, %Offset_load" [FILTER_CONVOLUTION/Filter_convolution.cpp:16->FILTER_CONVOLUTION/Filter_convolution.cpp:84]   --->   Operation 200 'add' 'add_ln647' <Predicate = (and_ln81)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 201 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P(i8* %out_img_V, i8 %add_ln647)" [FILTER_CONVOLUTION/Filter_convolution.cpp:85]   --->   Operation 201 'write' <Predicate = (and_ln81)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 24 <SV = 23> <Delay = 0.00>
ST_24 : Operation 202 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @Loop_row_Loop_col_st)"   --->   Operation 202 'specloopname' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_24 : Operation 203 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 308321, i64 308321, i64 308321)"   --->   Operation 203 'speclooptripcount' 'empty_3' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_24 : Operation 204 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str8) nounwind" [FILTER_CONVOLUTION/Filter_convolution.cpp:45]   --->   Operation 204 'specloopname' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_24 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str8)" [FILTER_CONVOLUTION/Filter_convolution.cpp:45]   --->   Operation 205 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_24 : Operation 206 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [FILTER_CONVOLUTION/Filter_convolution.cpp:46]   --->   Operation 206 'specpipeline' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_24 : Operation 207 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P(i8* %out_img_V, i8 %add_ln647)" [FILTER_CONVOLUTION/Filter_convolution.cpp:85]   --->   Operation 207 'write' <Predicate = (and_ln81)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_24 : Operation 208 [1/1] (0.00ns)   --->   "br label %Loop_col_end" [FILTER_CONVOLUTION/Filter_convolution.cpp:86]   --->   Operation 208 'br' <Predicate = (and_ln81)> <Delay = 0.00>
ST_24 : Operation 209 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str8, i32 %tmp_1)" [FILTER_CONVOLUTION/Filter_convolution.cpp:88]   --->   Operation 209 'specregionend' 'empty' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_24 : Operation 210 [1/1] (0.00ns)   --->   "br label %0"   --->   Operation 210 'br' <Predicate = (!icmp_ln42)> <Delay = 0.00>

State 25 <SV = 3> <Delay = 0.00>
ST_25 : Operation 211 [1/1] (0.00ns)   --->   "ret void" [FILTER_CONVOLUTION/Filter_convolution.cpp:91]   --->   Operation 211 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 3.25ns
The critical path consists of the following:
	wire read on port 'id_filter_V' (FILTER_CONVOLUTION/Filter_convolution.cpp:22) [43]  (0 ns)
	'getelementptr' operation ('M_0_0_addr', FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84) [51]  (0 ns)
	'load' operation ('M_0_0_load', FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84) on array 'M_0_0' [52]  (3.25 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'load' operation ('M_0_0_load', FILTER_CONVOLUTION/Filter_convolution.cpp:12->FILTER_CONVOLUTION/Filter_convolution.cpp:84) on array 'M_0_0' [52]  (3.25 ns)

 <State 3>: 6.18ns
The critical path consists of the following:
	'phi' operation ('col') with incoming values : ('col', FILTER_CONVOLUTION/Filter_convolution.cpp:43) [90]  (0 ns)
	'icmp' operation ('icmp_ln43', FILTER_CONVOLUTION/Filter_convolution.cpp:43) [100]  (1.77 ns)
	'select' operation ('select_ln73', FILTER_CONVOLUTION/Filter_convolution.cpp:73) [101]  (0.687 ns)
	'getelementptr' operation ('line_buffer_V_0_addr', FILTER_CONVOLUTION/Filter_convolution.cpp:56) [123]  (0 ns)
	'load' operation ('line_buffer_V_0_load', FILTER_CONVOLUTION/Filter_convolution.cpp:56) on array 'line_buffer_V_0' [124]  (3.25 ns)
	blocking operation 0.472 ns on control path)

 <State 4>: 7.19ns
The critical path consists of the following:
	'load' operation ('in_temp_V_1_load_1', FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84) on local variable 'in_temp.V' [149]  (0 ns)
	'mul' operation ('mul_ln1371_8', FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84) [174]  (4.17 ns)
	'add' operation of DSP[182] ('add_ln1371_4', FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84) [182]  (3.02 ns)

 <State 5>: 9.74ns
The critical path consists of the following:
	'load' operation ('window_V_2_1_load', FILTER_CONVOLUTION/Filter_convolution.cpp:50) on static variable 'window_V_2_1' [117]  (0 ns)
	'mul' operation of DSP[184] ('mul_ln1371_6', FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84) [169]  (3.36 ns)
	'add' operation of DSP[184] ('add_ln1371_5', FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84) [184]  (3.02 ns)
	'add' operation ('add_ln1371_6', FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84) [186]  (1.68 ns)
	'add' operation ('add_ln1371_7', FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84) [188]  (1.68 ns)

 <State 6>: 3.61ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1371', FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84) [189]  (3.61 ns)

 <State 7>: 3.61ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1371', FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84) [189]  (3.61 ns)

 <State 8>: 3.61ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1371', FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84) [189]  (3.61 ns)

 <State 9>: 3.61ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1371', FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84) [189]  (3.61 ns)

 <State 10>: 3.61ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1371', FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84) [189]  (3.61 ns)

 <State 11>: 3.61ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1371', FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84) [189]  (3.61 ns)

 <State 12>: 3.61ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1371', FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84) [189]  (3.61 ns)

 <State 13>: 3.61ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1371', FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84) [189]  (3.61 ns)

 <State 14>: 3.61ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1371', FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84) [189]  (3.61 ns)

 <State 15>: 3.61ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1371', FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84) [189]  (3.61 ns)

 <State 16>: 3.61ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1371', FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84) [189]  (3.61 ns)

 <State 17>: 3.61ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1371', FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84) [189]  (3.61 ns)

 <State 18>: 3.61ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1371', FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84) [189]  (3.61 ns)

 <State 19>: 3.61ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1371', FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84) [189]  (3.61 ns)

 <State 20>: 3.61ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1371', FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84) [189]  (3.61 ns)

 <State 21>: 3.61ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1371', FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84) [189]  (3.61 ns)

 <State 22>: 3.61ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1371', FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84) [189]  (3.61 ns)

 <State 23>: 5.53ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1371', FILTER_CONVOLUTION/Filter_convolution.cpp:14->FILTER_CONVOLUTION/Filter_convolution.cpp:84) [189]  (3.61 ns)
	'add' operation ('add_ln647', FILTER_CONVOLUTION/Filter_convolution.cpp:16->FILTER_CONVOLUTION/Filter_convolution.cpp:84) [191]  (1.92 ns)

 <State 24>: 0ns
The critical path consists of the following:

 <State 25>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
