# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 13.1.0 Build 162 10/23/2013 SJ Full Version
# Date created = 01:10:48  August 28, 2024
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		Decode_SC_TEST_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone V"
set_global_assignment -name DEVICE 5CSEMA5F31C6
set_global_assignment -name TOP_LEVEL_ENTITY Decode_SC_TEST
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 13.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "01:10:48  AUGUST 28, 2024"
set_global_assignment -name LAST_QUARTUS_VERSION 13.1
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (VHDL)"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT VHDL -section_id eda_simulation
set_global_assignment -name VHDL_FILE Decode_SC_TEST.vhd
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "2.5 V"
set_location_assignment PIN_W25 -to dig5[6]
set_location_assignment PIN_V23 -to dig5[5]
set_location_assignment PIN_W24 -to dig5[4]
set_location_assignment PIN_W22 -to dig5[3]
set_location_assignment PIN_Y24 -to dig5[2]
set_location_assignment PIN_Y23 -to dig5[1]
set_location_assignment PIN_AA24 -to dig5[0]
set_location_assignment PIN_AB22 -to dig4[6]
set_location_assignment PIN_AB25 -to dig4[5]
set_location_assignment PIN_AB28 -to dig4[4]
set_location_assignment PIN_AC25 -to dig4[3]
set_location_assignment PIN_AD25 -to dig4[2]
set_location_assignment PIN_AC27 -to dig4[1]
set_location_assignment PIN_AD26 -to dig4[0]
set_location_assignment PIN_AC30 -to dig3[6]
set_location_assignment PIN_AC29 -to dig3[5]
set_location_assignment PIN_AD30 -to dig3[4]
set_location_assignment PIN_AC28 -to dig3[3]
set_location_assignment PIN_AD29 -to dig3[2]
set_location_assignment PIN_AE29 -to dig3[1]
set_location_assignment PIN_AB23 -to dig3[0]
set_location_assignment PIN_AD27 -to dig2[6]
set_location_assignment PIN_AF30 -to dig2[5]
set_location_assignment PIN_AF29 -to dig2[4]
set_location_assignment PIN_AG30 -to dig2[3]
set_location_assignment PIN_AH30 -to dig2[2]
set_location_assignment PIN_AH29 -to dig2[1]
set_location_assignment PIN_AJ29 -to dig2[0]
set_location_assignment PIN_AH28 -to dig1[6]
set_location_assignment PIN_AG28 -to dig1[5]
set_location_assignment PIN_AF28 -to dig1[4]
set_location_assignment PIN_AG27 -to dig1[3]
set_location_assignment PIN_AE28 -to dig1[2]
set_location_assignment PIN_AE27 -to dig1[1]
set_location_assignment PIN_AE26 -to dig1[0]
set_location_assignment PIN_AB12 -to EN
set_location_assignment PIN_AF9 -to Reset
set_location_assignment PIN_AC12 -to clear
set_location_assignment PIN_AF14 -to clk
set_location_assignment PIN_AE12 -to switch
set_location_assignment PIN_W20 -to outp[7]
set_location_assignment PIN_Y19 -to outp[6]
set_location_assignment PIN_W19 -to outp[5]
set_location_assignment PIN_W17 -to outp[4]
set_location_assignment PIN_V18 -to outp[3]
set_location_assignment PIN_V17 -to outp[2]
set_location_assignment PIN_W16 -to outp[1]
set_location_assignment PIN_V16 -to outp[0]
set_global_assignment -name OPTIMIZE_HOLD_TIMING "ALL PATHS"
set_global_assignment -name OPTIMIZE_MULTI_CORNER_TIMING ON
set_global_assignment -name OPTIMIZE_POWER_DURING_FITTING "EXTRA EFFORT"
set_global_assignment -name FITTER_EFFORT "STANDARD FIT"
set_global_assignment -name ROUTER_CLOCKING_TOPOLOGY_ANALYSIS ON
set_global_assignment -name ECO_OPTIMIZE_TIMING ON
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name PHYSICAL_SYNTHESIS_EFFORT EXTRA
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top