<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1089" style="overflow: hidden; position: relative; background-color: white; width: 825px; height: 990px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1089{left:581px;bottom:933px;letter-spacing:0.11px;word-spacing:-0.9px;}
#t2_1089{left:95px;bottom:51px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t3_1089{left:215px;bottom:51px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t4_1089{left:718px;bottom:51px;letter-spacing:0.13px;}
#t5_1089{left:197px;bottom:879px;letter-spacing:-0.13px;word-spacing:0.06px;}
#t6_1089{left:405px;bottom:880px;letter-spacing:-0.22px;}
#t7_1089{left:421px;bottom:879px;letter-spacing:-0.11px;word-spacing:0.04px;}
#t8_1089{left:704px;bottom:880px;letter-spacing:-0.22px;}
#t9_1089{left:197px;bottom:863px;letter-spacing:-0.11px;word-spacing:0.02px;}
#ta_1089{left:197px;bottom:846px;letter-spacing:-0.13px;word-spacing:0.03px;}
#tb_1089{left:197px;bottom:823px;letter-spacing:-0.08px;}
#tc_1089{left:234px;bottom:823px;letter-spacing:-0.11px;}
#td_1089{left:275px;bottom:824px;letter-spacing:-0.24px;}
#te_1089{left:397px;bottom:823px;letter-spacing:-0.09px;word-spacing:-0.04px;}
#tf_1089{left:197px;bottom:800px;letter-spacing:-0.09px;}
#tg_1089{left:234px;bottom:800px;letter-spacing:-0.14px;word-spacing:0.04px;}
#th_1089{left:197px;bottom:777px;letter-spacing:-0.1px;}
#ti_1089{left:234px;bottom:777px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tj_1089{left:197px;bottom:754px;letter-spacing:-0.1px;}
#tk_1089{left:234px;bottom:754px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#tl_1089{left:276px;bottom:755px;letter-spacing:-0.24px;word-spacing:0.03px;}
#tm_1089{left:359px;bottom:754px;letter-spacing:-0.27px;word-spacing:0.23px;}
#tn_1089{left:197px;bottom:731px;letter-spacing:-0.11px;}
#to_1089{left:234px;bottom:731px;letter-spacing:-0.13px;word-spacing:0.02px;}
#tp_1089{left:234px;bottom:714px;letter-spacing:-0.25px;word-spacing:0.04px;}
#tq_1089{left:234px;bottom:698px;letter-spacing:-0.24px;word-spacing:0.03px;}
#tr_1089{left:197px;bottom:674px;letter-spacing:-0.1px;}
#ts_1089{left:234px;bottom:674px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tt_1089{left:160px;bottom:645px;}
#tu_1089{left:197px;bottom:645px;letter-spacing:-0.12px;word-spacing:-0.65px;}
#tv_1089{left:197px;bottom:629px;letter-spacing:-0.27px;}
#tw_1089{left:218px;bottom:628px;letter-spacing:-0.12px;word-spacing:0.03px;}
#tx_1089{left:197px;bottom:611px;letter-spacing:-0.17px;}
#ty_1089{left:160px;bottom:582px;}
#tz_1089{left:197px;bottom:582px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t10_1089{left:197px;bottom:565px;letter-spacing:-0.11px;word-spacing:-0.36px;}
#t11_1089{left:197px;bottom:548px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t12_1089{left:160px;bottom:519px;}
#t13_1089{left:197px;bottom:519px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t14_1089{left:374px;bottom:519px;letter-spacing:-0.12px;}
#t15_1089{left:563px;bottom:519px;}
#t16_1089{left:160px;bottom:492px;letter-spacing:-0.11px;word-spacing:-0.12px;}
#t17_1089{left:160px;bottom:475px;letter-spacing:-0.12px;word-spacing:-0.45px;}
#t18_1089{left:160px;bottom:458px;letter-spacing:-0.11px;word-spacing:-0.31px;}
#t19_1089{left:160px;bottom:441px;letter-spacing:-0.08px;word-spacing:-0.05px;}
#t1a_1089{left:201px;bottom:441px;letter-spacing:-0.34px;}
#t1b_1089{left:264px;bottom:441px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t1c_1089{left:95px;bottom:399px;letter-spacing:0.14px;}
#t1d_1089{left:160px;bottom:399px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t1e_1089{left:160px;bottom:371px;letter-spacing:-0.13px;word-spacing:0.03px;}
#t1f_1089{left:160px;bottom:342px;}
#t1g_1089{left:197px;bottom:342px;letter-spacing:-0.11px;word-spacing:-0.84px;}
#t1h_1089{left:197px;bottom:325px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t1i_1089{left:160px;bottom:296px;}
#t1j_1089{left:197px;bottom:296px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t1k_1089{left:197px;bottom:279px;letter-spacing:-0.14px;word-spacing:0.04px;}
#t1l_1089{left:160px;bottom:250px;}
#t1m_1089{left:197px;bottom:250px;letter-spacing:-0.12px;word-spacing:-0.56px;}
#t1n_1089{left:197px;bottom:234px;letter-spacing:-0.11px;word-spacing:-0.97px;}
#t1o_1089{left:197px;bottom:217px;letter-spacing:-0.12px;word-spacing:-0.53px;}
#t1p_1089{left:197px;bottom:200px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1q_1089{left:400px;bottom:201px;letter-spacing:-0.01px;}
#t1r_1089{left:491px;bottom:200px;}
#t1s_1089{left:160px;bottom:171px;}
#t1t_1089{left:197px;bottom:171px;letter-spacing:-0.1px;word-spacing:-0.27px;}
#t1u_1089{left:197px;bottom:155px;letter-spacing:-0.01px;}
#t1v_1089{left:287px;bottom:154px;}
#t1w_1089{left:160px;bottom:125px;}
#t1x_1089{left:197px;bottom:125px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t1y_1089{left:197px;bottom:110px;letter-spacing:-0.01px;}
#t1z_1089{left:291px;bottom:108px;letter-spacing:-0.16px;word-spacing:0.07px;}

.s1_1089{font-size:12px;font-family:Helvetica-Oblique_4fp;color:#000;}
.s2_1089{font-size:12px;font-family:Helvetica_dy4;color:#000;}
.s3_1089{font-size:14px;font-family:Times-Roman_4fq;color:#000;}
.s4_1089{font-size:12px;font-family:LucidaSansTypewriteX_4g3;color:#000;}
.s5_1089{font-size:14px;font-family:Times-Italic_4fu;color:#000;}
.s6_1089{font-size:14px;font-family:Times-Bold_4g2;color:#000;}
.s7_1089{font-size:15px;font-family:Helvetica-Bold_4ft;color:#000;}
.s8_1089{font-size:11px;font-family:Times-Roman_4fq;color:#000;}
.t.v0_1089{transform:scaleX(0.85);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1089" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_4ft;
	src: url("fonts/Helvetica-Bold_4ft.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Oblique_4fp;
	src: url("fonts/Helvetica-Oblique_4fp.woff") format("woff");
}

@font-face {
	font-family: Helvetica_dy4;
	src: url("fonts/Helvetica_dy4.woff") format("woff");
}

@font-face {
	font-family: LucidaSansTypewriteX_4g3;
	src: url("fonts/LucidaSansTypewriteX_4g3.woff") format("woff");
}

@font-face {
	font-family: Times-Bold_4g2;
	src: url("fonts/Times-Bold_4g2.woff") format("woff");
}

@font-face {
	font-family: Times-Italic_4fu;
	src: url("fonts/Times-Italic_4fu.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_4fq;
	src: url("fonts/Times-Roman_4fq.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1089Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1089" style="-webkit-user-select: none;"><object width="825" height="990" data="1089/1089.svg" type="image/svg+xml" id="pdf1089" style="width:825px; height:990px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1089" class="t s1_1089">Debug Events and Exceptions </span>
<span id="t2_1089" class="t s2_1089">ARM DDI 0100I </span><span id="t3_1089" class="t s1_1089">Copyright © 1996-1998, 2000, 2004, 2005 ARM Limited. All rights reserved. </span><span id="t4_1089" class="t s2_1089">D2-9 </span>
<span id="t5_1089" class="t s3_1089">The external debugger should use the </span><span id="t6_1089" class="t v0_1089 s4_1089">BX </span><span id="t7_1089" class="t s3_1089">instruction to change the value of the T bit, and the </span><span id="t8_1089" class="t v0_1089 s4_1089">BXJ </span>
<span id="t9_1089" class="t s3_1089">instruction to set the J bit if it is clear. For all other changes to the T and J bits, the debugger must </span>
<span id="ta_1089" class="t s3_1089">execute a sequence such as: </span>
<span id="tb_1089" class="t s3_1089">1. </span><span id="tc_1089" class="t s3_1089">Ensure </span><span id="td_1089" class="t v0_1089 s4_1089">CurrentModeHasSPSR() </span><span id="te_1089" class="t s3_1089">is true. </span>
<span id="tf_1089" class="t s3_1089">2. </span><span id="tg_1089" class="t s3_1089">Save r0, lr and SPSR. </span>
<span id="th_1089" class="t s3_1089">3. </span><span id="ti_1089" class="t s3_1089">Write the required CPSR value to r0. </span>
<span id="tj_1089" class="t s3_1089">4. </span><span id="tk_1089" class="t s3_1089">Write &lt;</span><span id="tl_1089" class="t v0_1089 s4_1089">return address</span><span id="tm_1089" class="t s3_1089">&gt; to lr. </span>
<span id="tn_1089" class="t s3_1089">5. </span><span id="to_1089" class="t s3_1089">Execute the sequence: </span>
<span id="tp_1089" class="t v0_1089 s4_1089">MSR SPSR, r0 </span>
<span id="tq_1089" class="t v0_1089 s4_1089">MOVS pc, lr </span>
<span id="tr_1089" class="t s3_1089">6. </span><span id="ts_1089" class="t s3_1089">Restore r0, lr and SPSR. </span>
<span id="tt_1089" class="t s3_1089">• </span><span id="tu_1089" class="t s3_1089">Instructions execute as if in a privileged mode. For example, if the processor is in User mode then the </span>
<span id="tv_1089" class="t v0_1089 s4_1089">MSR </span><span id="tw_1089" class="t s3_1089">instruction is allowed to update the PSRs, and all the CP14 debug instructions are allowed to </span>
<span id="tx_1089" class="t s3_1089">execute. </span>
<span id="ty_1089" class="t s3_1089">• </span><span id="tz_1089" class="t s3_1089">The processor accesses the register bank, memory, and external coprocessors as indicated by the </span>
<span id="t10_1089" class="t s3_1089">CPSR Mode bits. For example, if the processor is in User mode, it sees the User mode register bank, </span>
<span id="t11_1089" class="t s3_1089">and accesses the memory without any privilege. </span>
<span id="t12_1089" class="t s3_1089">• </span><span id="t13_1089" class="t s3_1089">The PC behaves as described in </span><span id="t14_1089" class="t s5_1089">Behavior of the PC in Debug state</span><span id="t15_1089" class="t s3_1089">. </span>
<span id="t16_1089" class="t s3_1089">There must be a mechanism, a restart command, that the External Debugger can use to force the processor </span>
<span id="t17_1089" class="t s3_1089">out of Debug state. This restart command must clear the DSCR[1] Core Restarted flag. When the processor </span>
<span id="t18_1089" class="t s3_1089">has actually exited Debug state, the DSCR[1] Core Restarted bit must be set and the DSCR[0] Core Halted </span>
<span id="t19_1089" class="t s3_1089">bit and </span><span id="t1a_1089" class="t s6_1089">DBGACK </span><span id="t1b_1089" class="t s3_1089">signal must be cleared. </span>
<span id="t1c_1089" class="t s7_1089">D2.3.1 </span><span id="t1d_1089" class="t s7_1089">Behavior of the PC in Debug state </span>
<span id="t1e_1089" class="t s3_1089">The behavior of the PC and CPSR registers in Debug state is as follows: </span>
<span id="t1f_1089" class="t s3_1089">• </span><span id="t1g_1089" class="t s3_1089">The PC is frozen on entry to Debug state, that is, it does not increment on ARM instruction execution. </span>
<span id="t1h_1089" class="t s3_1089">However, instructions that modify the PC directly do update it. </span>
<span id="t1i_1089" class="t s3_1089">• </span><span id="t1j_1089" class="t s3_1089">If the PC is read after the processor has entered Debug state, it returns a value as described in </span>
<span id="t1k_1089" class="t s3_1089">Table D2-1 on page D2-10, depending on the previous state and the type of Debug Event. </span>
<span id="t1l_1089" class="t s3_1089">• </span><span id="t1m_1089" class="t s3_1089">If a sequence for writing a certain value to the PC is executed while in Debug state, and subsequently </span>
<span id="t1n_1089" class="t s3_1089">the processor is forced to restart, the execution starts at the address corresponding to the written value. </span>
<span id="t1o_1089" class="t s3_1089">However, the CPSR must be set to the return state (ARM/Thumb/Jazelle) before the PC is written to. </span>
<span id="t1p_1089" class="t s3_1089">Otherwise, the processor behavior is </span><span id="t1q_1089" class="t s8_1089">UNPREDICTABLE</span><span id="t1r_1089" class="t s3_1089">. </span>
<span id="t1s_1089" class="t s3_1089">• </span><span id="t1t_1089" class="t s3_1089">If the processor is forced to restart without having performed a write to the PC, the restart address is </span>
<span id="t1u_1089" class="t s8_1089">UNPREDICTABLE</span><span id="t1v_1089" class="t s3_1089">. </span>
<span id="t1w_1089" class="t s3_1089">• </span><span id="t1x_1089" class="t s3_1089">If the PC or the CPSR is written to while in Debug state, subsequent reads of the PC return an </span>
<span id="t1y_1089" class="t s8_1089">UNPREDICTABLE </span><span id="t1z_1089" class="t s3_1089">value. The CPSR can be read correctly. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
