Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date              : Sat Jun 22 15:52:06 2024
| Host              : LAPTOP-UQD20HRI running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file Encoder_timing_summary_routed.rpt -pb Encoder_timing_summary_routed.pb -rpx Encoder_timing_summary_routed.rpx -warn_on_violation
| Design            : Encoder
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : C
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  47          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (47)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (132)
5. checking no_input_delay (24)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (47)
-------------------------
 There are 47 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (132)
--------------------------------------------------
 There are 132 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (24)
-------------------------------
 There are 24 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  154          inf        0.000                      0                  154           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           154 Endpoints
Min Delay           154 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 encoded_data_buf_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            encoded_data[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.246ns  (logic 1.009ns (31.091%)  route 2.237ns (68.909%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y181        FDRE                         0.000     0.000 r  encoded_data_buf_reg[12]/C
    SLICE_X23Y181        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.113     0.113 r  encoded_data_buf_reg[12]/Q
                         net (fo=1, routed)           2.237     2.350    encoded_data_OBUF[12]
    P7                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.896     3.246 r  encoded_data_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.246    encoded_data[12]
    P7                                                                r  encoded_data[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 encoded_data_buf_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            encoded_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.204ns  (logic 0.991ns (30.940%)  route 2.213ns (69.060%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y181        FDRE                         0.000     0.000 r  encoded_data_buf_reg[6]/C
    SLICE_X23Y181        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     0.113 r  encoded_data_buf_reg[6]/Q
                         net (fo=1, routed)           2.213     2.326    encoded_data_OBUF[6]
    J7                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.878     3.204 r  encoded_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.204    encoded_data[6]
    J7                                                                r  encoded_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 encoded_data_buf_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            encoded_data[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.104ns  (logic 0.998ns (32.161%)  route 2.106ns (67.839%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y181        FDRE                         0.000     0.000 r  encoded_data_buf_reg[15]/C
    SLICE_X23Y181        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.116     0.116 r  encoded_data_buf_reg[15]/Q
                         net (fo=1, routed)           2.106     2.222    encoded_data_OBUF[15]
    N6                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.882     3.104 r  encoded_data_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.104    encoded_data[15]
    N6                                                                r  encoded_data[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 raw_data_reg_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            encoded_data_buf_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.056ns  (logic 0.577ns (18.883%)  route 2.479ns (81.117%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y194        FDRE                         0.000     0.000 r  raw_data_reg_reg[19]/C
    SLICE_X22Y194        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.115     0.115 r  raw_data_reg_reg[19]/Q
                         net (fo=5, routed)           0.827     0.942    raw_data_reg_reg_n_0_[19]
    SLICE_X24Y193        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.220     1.162 r  encoded_data_buf[3]_i_8/O
                         net (fo=1, routed)           0.104     1.266    encoded_data_buf[3]_i_8_n_0
    SLICE_X24Y194        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.151     1.417 r  encoded_data_buf[3]_i_3/O
                         net (fo=3, routed)           0.105     1.522    encoded_data_buf[3]_i_3_n_0
    SLICE_X24Y193        LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.091     1.613 r  encoded_data_buf[1]_i_1/O
                         net (fo=1, routed)           1.443     3.056    count_ones2_out[1]
    SLICE_X23Y181        FDRE                                         r  encoded_data_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 encoded_data_buf_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            encoded_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 0.984ns (33.752%)  route 1.932ns (66.248%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y193        FDRE                         0.000     0.000 r  encoded_data_buf_reg[0]/C
    SLICE_X23Y193        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.116     0.116 r  encoded_data_buf_reg[0]/Q
                         net (fo=1, routed)           1.932     2.048    encoded_data_OBUF[0]
    H9                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.868     2.916 r  encoded_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.916    encoded_data[0]
    H9                                                                r  encoded_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 raw_data[2]
                            (input port)
  Destination:            raw_data_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.596ns  (logic 0.593ns (22.833%)  route 2.003ns (77.167%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G8                                                0.000     0.000 r  raw_data[2] (IN)
                         net (fo=0)                   0.000     0.000    raw_data_IBUF[2]_inst/I
    G8                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     0.510 r  raw_data_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.510    raw_data_IBUF[2]_inst/OUT
    G8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.510 r  raw_data_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.933     2.443    raw_data_IBUF[2]
    SLICE_X23Y194        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.083     2.526 r  raw_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.070     2.596    raw_data_reg[2]_i_1_n_0
    SLICE_X23Y194        FDRE                                         r  raw_data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 raw_data[3]
                            (input port)
  Destination:            raw_data_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.484ns  (logic 0.696ns (28.020%)  route 1.788ns (71.980%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F7                                                0.000     0.000 r  raw_data[3] (IN)
                         net (fo=0)                   0.000     0.000    raw_data_IBUF[3]_inst/I
    F7                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.509     0.509 r  raw_data_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.509    raw_data_IBUF[3]_inst/OUT
    F7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.509 r  raw_data_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.765     2.274    raw_data_IBUF[3]
    SLICE_X23Y194        LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.187     2.461 r  raw_data_reg[3]_i_1/O
                         net (fo=1, routed)           0.023     2.484    raw_data_reg[3]_i_1_n_0
    SLICE_X23Y194        FDRE                                         r  raw_data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 encoded_data_buf_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            encoded_data[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.378ns  (logic 1.027ns (43.195%)  route 1.351ns (56.805%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y147        FDRE                         0.000     0.000 r  encoded_data_buf_reg[28]/C
    SLICE_X23Y147        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  encoded_data_buf_reg[28]/Q
                         net (fo=1, routed)           1.351     1.465    encoded_data_OBUF[20]
    J1                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.913     2.378 r  encoded_data_OBUF[28]_inst/O
                         net (fo=0)                   0.000     2.378    encoded_data[28]
    J1                                                                r  encoded_data[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 encoded_data_buf_reg[28]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE)
  Destination:            encoded_data[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.376ns  (logic 1.027ns (43.223%)  route 1.349ns (56.777%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y147        FDRE                         0.000     0.000 r  encoded_data_buf_reg[28]_lopt_replica_2/C
    SLICE_X23Y147        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.113     0.113 r  encoded_data_buf_reg[28]_lopt_replica_2/Q
                         net (fo=1, routed)           1.349     1.462    encoded_data_buf_reg[28]_lopt_replica_2_1
    H4                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.914     2.376 r  encoded_data_OBUF[24]_inst/O
                         net (fo=0)                   0.000     2.376    encoded_data[24]
    H4                                                                r  encoded_data[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 encoded_data_buf_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            encoded_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.355ns  (logic 0.998ns (42.386%)  route 1.357ns (57.614%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y181        FDRE                         0.000     0.000 r  encoded_data_buf_reg[7]/C
    SLICE_X23Y181        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.115     0.115 r  encoded_data_buf_reg[7]/Q
                         net (fo=1, routed)           1.357     1.472    encoded_data_OBUF[7]
    H7                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.883     2.355 r  encoded_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.355    encoded_data[7]
    H7                                                                r  encoded_data[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_out_buf_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.149ns  (logic 0.084ns (56.341%)  route 0.065ns (43.659%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y186        FDRE                         0.000     0.000 r  FSM_onehot_state_reg[2]/C
    SLICE_X23Y186        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     0.084 r  FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.065     0.149    data_out_buf
    SLICE_X23Y186        FDRE                                         r  data_out_buf_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.160ns  (logic 0.085ns (53.138%)  route 0.075ns (46.862%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y186        FDRE                         0.000     0.000 r  FSM_onehot_state_reg[1]/C
    SLICE_X23Y186        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.085     0.085 r  FSM_onehot_state_reg[1]/Q
                         net (fo=22, routed)          0.075     0.160    encoded_data_buf
    SLICE_X23Y186        FDRE                                         r  FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            debug_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.167ns  (logic 0.122ns (72.997%)  route 0.045ns (27.003%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y186        FDRE                         0.000     0.000 r  FSM_onehot_state_reg[2]/C
    SLICE_X23Y186        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     0.084 r  FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.028     0.112    data_out_buf
    SLICE_X23Y186        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.038     0.150 r  debug[0]_i_1/O
                         net (fo=1, routed)           0.017     0.167    debug[0]_i_1_n_0
    SLICE_X23Y186        FDRE                                         r  debug_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 raw_data_reg_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            encoded_data_buf_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.173ns  (logic 0.084ns (48.555%)  route 0.089ns (51.445%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y186        FDRE                         0.000     0.000 r  raw_data_reg_reg[10]/C
    SLICE_X23Y186        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     0.084 r  raw_data_reg_reg[10]/Q
                         net (fo=1, routed)           0.089     0.173    raw_data_reg_reg_n_0_[10]
    SLICE_X23Y181        FDRE                                         r  encoded_data_buf_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 raw_data_reg_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            encoded_data_buf_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.183ns  (logic 0.120ns (65.711%)  route 0.063ns (34.289%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y193        FDRE                         0.000     0.000 r  raw_data_reg_reg[20]/C
    SLICE_X23Y193        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.084     0.084 r  raw_data_reg_reg[20]/Q
                         net (fo=5, routed)           0.056     0.140    raw_data_reg_reg_n_0_[20]
    SLICE_X23Y193        LUT4 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.036     0.176 r  encoded_data_buf[0]_i_1/O
                         net (fo=1, routed)           0.007     0.183    count_ones2_out[0]
    SLICE_X23Y193        FDRE                                         r  encoded_data_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.188ns  (logic 0.127ns (67.520%)  route 0.061ns (32.480%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y186        FDRE                         0.000     0.000 r  FSM_onehot_state_reg[2]/C
    SLICE_X23Y186        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     0.084 r  FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.054     0.138    data_out_buf
    SLICE_X23Y186        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.043     0.181 r  FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.007     0.188    FSM_onehot_state[0]_i_1_n_0
    SLICE_X23Y186        FDSE                                         r  FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            debug_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.189ns  (logic 0.122ns (64.563%)  route 0.067ns (35.437%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y186        FDRE                         0.000     0.000 r  FSM_onehot_state_reg[1]/C
    SLICE_X23Y186        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.085     0.085 r  FSM_onehot_state_reg[1]/Q
                         net (fo=22, routed)          0.059     0.144    encoded_data_buf
    SLICE_X23Y186        LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.037     0.181 r  debug[1]_i_1/O
                         net (fo=1, routed)           0.008     0.189    debug[1]_i_1_n_0
    SLICE_X23Y186        FDRE                                         r  debug_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 raw_data_reg_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            encoded_data_buf_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.192ns  (logic 0.084ns (43.750%)  route 0.108ns (56.250%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y186        FDRE                         0.000     0.000 r  raw_data_reg_reg[11]/C
    SLICE_X23Y186        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.084     0.084 r  raw_data_reg_reg[11]/Q
                         net (fo=1, routed)           0.108     0.192    raw_data_reg_reg_n_0_[11]
    SLICE_X23Y181        FDRE                                         r  encoded_data_buf_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            encoded_data_buf_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.208ns  (logic 0.085ns (40.836%)  route 0.123ns (59.164%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y186        FDRE                         0.000     0.000 r  FSM_onehot_state_reg[1]/C
    SLICE_X23Y186        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.085     0.085 r  FSM_onehot_state_reg[1]/Q
                         net (fo=22, routed)          0.123     0.208    encoded_data_buf
    SLICE_X23Y181        FDRE                                         r  encoded_data_buf_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            encoded_data_buf_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.208ns  (logic 0.085ns (40.836%)  route 0.123ns (59.164%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y186        FDRE                         0.000     0.000 r  FSM_onehot_state_reg[1]/C
    SLICE_X23Y186        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.085     0.085 r  FSM_onehot_state_reg[1]/Q
                         net (fo=22, routed)          0.123     0.208    encoded_data_buf
    SLICE_X23Y181        FDRE                                         r  encoded_data_buf_reg[5]/CE
  -------------------------------------------------------------------    -------------------





