Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.60 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.60 secs
 
--> Reading design: pong_TOP.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "pong_TOP.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "pong_TOP"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : pong_TOP
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Santiago/pong_with_menu/Debounce_Switch.vhd" in Library work.
Architecture behavioral of Entity debounce_switch is up to date.
Compiling vhdl file "C:/Users/Santiago/pong_with_menu/vga_controller.vhd" in Library work.
Architecture behavioral of Entity vga_controller is up to date.
Compiling vhdl file "C:/Users/Santiago/pong_with_menu/score_counter.vhd" in Library work.
Architecture behavioral of Entity score_counter is up to date.
Compiling vhdl file "C:/Users/Santiago/pong_with_menu/sound_for_pong.vhd" in Library work.
Entity <sound_for_pong> compiled.
Entity <sound_for_pong> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/Santiago/pong_with_menu/pong_TOP.vhd" in Library work.
Entity <pong_top> compiled.
Entity <pong_top> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <pong_TOP> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Debounce_Switch> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <vga_controller> in library <work> (architecture <Behavioral>) with generics.
	H_ACTIVE_AREA = 800
	H_END_BP = 1040
	H_END_FP = 856
	H_END_SPULSE = 976
	V_ACTIVE_AREA = 600
	V_END_BP = 666
	V_END_FP = 637
	V_END_SPULSE = 643

Analyzing hierarchy for entity <score_counter> in library <work> (architecture <Behavioral>) with generics.
	GAP = 3
	SCORE_HEIGHT = 51
	SCORE_WIDTH = 78
	SCORE_X = 200
	SCORE_Y = 150
	TILE = 12

Analyzing hierarchy for entity <score_counter> in library <work> (architecture <Behavioral>) with generics.
	GAP = 3
	SCORE_HEIGHT = 51
	SCORE_WIDTH = 78
	SCORE_X = 522
	SCORE_Y = 150
	TILE = 12

Analyzing hierarchy for entity <sound_for_pong> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <pong_TOP> in library <work> (Architecture <behavioral>).
Entity <pong_TOP> analyzed. Unit <pong_TOP> generated.

Analyzing Entity <Debounce_Switch> in library <work> (Architecture <Behavioral>).
Entity <Debounce_Switch> analyzed. Unit <Debounce_Switch> generated.

Analyzing generic Entity <vga_controller> in library <work> (Architecture <Behavioral>).
	H_ACTIVE_AREA = 800
	H_END_BP = 1040
	H_END_FP = 856
	H_END_SPULSE = 976
	V_ACTIVE_AREA = 600
	V_END_BP = 666
	V_END_FP = 637
	V_END_SPULSE = 643
Entity <vga_controller> analyzed. Unit <vga_controller> generated.

Analyzing generic Entity <score_counter.1> in library <work> (Architecture <Behavioral>).
	GAP = 3
	SCORE_HEIGHT = 51
	SCORE_WIDTH = 78
	SCORE_X = 200
	SCORE_Y = 150
	TILE = 12
Entity <score_counter.1> analyzed. Unit <score_counter.1> generated.

Analyzing generic Entity <score_counter.2> in library <work> (Architecture <Behavioral>).
	GAP = 3
	SCORE_HEIGHT = 51
	SCORE_WIDTH = 78
	SCORE_X = 522
	SCORE_Y = 150
	TILE = 12
Entity <score_counter.2> analyzed. Unit <score_counter.2> generated.

Analyzing Entity <sound_for_pong> in library <work> (Architecture <Behavioral>).
Entity <sound_for_pong> analyzed. Unit <sound_for_pong> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Debounce_Switch>.
    Related source file is "C:/Users/Santiago/pong_with_menu/Debounce_Switch.vhd".
    Found 18-bit up counter for signal <r_Count>.
    Found 18-bit comparator less for signal <r_Count$cmp_lt0000> created at line 54.
    Found 1-bit xor2 for signal <r_Count$xor0000> created at line 54.
    Found 1-bit register for signal <r_State>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <Debounce_Switch> synthesized.


Synthesizing Unit <vga_controller>.
    Related source file is "C:/Users/Santiago/pong_with_menu/vga_controller.vhd".
    Found 11-bit comparator less for signal <o_col_count$cmp_lt0000> created at line 87.
    Found 11-bit comparator greater for signal <o_HS$cmp_gt0000> created at line 81.
    Found 11-bit comparator less for signal <o_HS$cmp_lt0000> created at line 81.
    Found 10-bit comparator less for signal <o_row_count$cmp_lt0000> created at line 88.
    Found 10-bit comparator greater for signal <o_VS$cmp_gt0000> created at line 82.
    Found 10-bit comparator less for signal <o_VS$cmp_lt0000> created at line 82.
    Found 11-bit up counter for signal <w_HS_count>.
    Found 10-bit up counter for signal <w_VS_count>.
    Found 11-bit comparator less for signal <w_VS_count$cmp_lt0000> created at line 68.
    Summary:
	inferred   2 Counter(s).
	inferred   7 Comparator(s).
Unit <vga_controller> synthesized.


Synthesizing Unit <score_counter_1>.
    Related source file is "C:/Users/Santiago/pong_with_menu/score_counter.vhd".
    Found 32-bit comparator greater for signal <w_A$cmp_gt0000> created at line 76.
    Found 32-bit comparator greater for signal <w_A$cmp_gt0001> created at line 76.
    Found 32-bit comparator lessequal for signal <w_A$cmp_le0000> created at line 76.
    Found 32-bit comparator lessequal for signal <w_A$cmp_le0001> created at line 76.
    Found 32-bit comparator greater for signal <w_B$cmp_gt0000> created at line 79.
    Found 32-bit comparator greater for signal <w_B$cmp_gt0001> created at line 79.
    Found 32-bit comparator lessequal for signal <w_B$cmp_le0000> created at line 79.
    Found 32-bit comparator lessequal for signal <w_B$cmp_le0001> created at line 79.
    Found 32-bit comparator greater for signal <w_C$cmp_gt0000> created at line 82.
    Found 32-bit comparator lessequal for signal <w_C$cmp_le0000> created at line 82.
    Found 32-bit comparator greater for signal <w_D$cmp_gt0000> created at line 86.
    Found 32-bit comparator lessequal for signal <w_D$cmp_le0000> created at line 86.
    Found 32-bit comparator greater for signal <w_E$cmp_gt0000> created at line 89.
    Found 32-bit comparator lessequal for signal <w_E$cmp_le0000> created at line 89.
    Found 32-bit comparator greater for signal <w_G$cmp_gt0000> created at line 96.
    Found 32-bit comparator lessequal for signal <w_G$cmp_le0000> created at line 96.
    Found 1-bit register for signal <w_segment>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred  16 Comparator(s).
Unit <score_counter_1> synthesized.


Synthesizing Unit <score_counter_2>.
    Related source file is "C:/Users/Santiago/pong_with_menu/score_counter.vhd".
    Found 32-bit comparator greater for signal <w_A$cmp_gt0000> created at line 76.
    Found 32-bit comparator greater for signal <w_A$cmp_gt0001> created at line 76.
    Found 32-bit comparator lessequal for signal <w_A$cmp_le0000> created at line 76.
    Found 32-bit comparator lessequal for signal <w_A$cmp_le0001> created at line 76.
    Found 32-bit comparator greater for signal <w_B$cmp_gt0000> created at line 79.
    Found 32-bit comparator greater for signal <w_B$cmp_gt0001> created at line 79.
    Found 32-bit comparator lessequal for signal <w_B$cmp_le0000> created at line 79.
    Found 32-bit comparator lessequal for signal <w_B$cmp_le0001> created at line 79.
    Found 32-bit comparator greater for signal <w_C$cmp_gt0000> created at line 82.
    Found 32-bit comparator lessequal for signal <w_C$cmp_le0000> created at line 82.
    Found 32-bit comparator greater for signal <w_D$cmp_gt0000> created at line 86.
    Found 32-bit comparator lessequal for signal <w_D$cmp_le0000> created at line 86.
    Found 32-bit comparator greater for signal <w_E$cmp_gt0000> created at line 89.
    Found 32-bit comparator lessequal for signal <w_E$cmp_le0000> created at line 89.
    Found 32-bit comparator greater for signal <w_G$cmp_gt0000> created at line 96.
    Found 32-bit comparator lessequal for signal <w_G$cmp_le0000> created at line 96.
    Found 1-bit register for signal <w_segment>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred  16 Comparator(s).
Unit <score_counter_2> synthesized.


Synthesizing Unit <sound_for_pong>.
    Related source file is "C:/Users/Santiago/pong_with_menu/sound_for_pong.vhd".
    Found finite state machine <FSM_0> for signal <r_sound_player>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 13                                             |
    | Inputs             | 8                                              |
    | Outputs            | 8                                              |
    | Clock              | i_clk                     (rising_edge)        |
    | Power Up State     | s_pause                                        |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 23-bit up counter for signal <paddle_duration>.
    Found 32-bit up counter for signal <paddle_freq>.
    Found 23-bit comparator greatequal for signal <paddle_freq$cmp_ge0000> created at line 104.
    Found 32-bit comparator less for signal <paddle_freq$cmp_lt0000> created at line 106.
    Found 1-bit register for signal <paddle_sound>.
    Found 24-bit up counter for signal <point_duration>.
    Found 32-bit up counter for signal <point_freq>.
    Found 24-bit comparator greatequal for signal <point_freq$cmp_ge0000> created at line 132.
    Found 32-bit comparator less for signal <point_freq$cmp_lt0000> created at line 134.
    Found 1-bit register for signal <point_sound>.
    Found 23-bit comparator less for signal <r_sound_player$cmp_lt0000> created at line 104.
    Found 20-bit comparator less for signal <r_sound_player$cmp_lt0001> created at line 118.
    Found 24-bit comparator less for signal <r_sound_player$cmp_lt0002> created at line 132.
    Found 24-bit comparator less for signal <r_sound_player$cmp_lt0003> created at line 146.
    Found 24-bit up counter for signal <select_duration>.
    Found 32-bit up counter for signal <select_freq>.
    Found 24-bit comparator greatequal for signal <select_freq$cmp_ge0000> created at line 146.
    Found 32-bit comparator less for signal <select_freq$cmp_lt0000> created at line 148.
    Found 1-bit register for signal <select_sound>.
    Found 20-bit up counter for signal <wall_duration>.
    Found 32-bit up counter for signal <wall_freq>.
    Found 1-bit register for signal <wall_sound>.
    Found 20-bit comparator greatequal for signal <wall_sound$cmp_ge0000> created at line 118.
    Found 32-bit comparator less for signal <wall_sound$cmp_lt0000> created at line 120.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   8 Counter(s).
	inferred   4 D-type flip-flop(s).
	inferred  12 Comparator(s).
Unit <sound_for_pong> synthesized.


Synthesizing Unit <pong_TOP>.
    Related source file is "C:/Users/Santiago/pong_with_menu/pong_TOP.vhd".
WARNING:Xst:1780 - Signal <w_render_active> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <w_draw_menu> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <v_count_y<9:5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <v_count_y<3:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <$mux0002>.
    Using one-hot encoding for signal <$mux0003>.
    Using one-hot encoding for signal <$mux0000>.
    Using one-hot encoding for signal <$mux0001>.
    Using one-hot encoding for signal <$mux0004>.
    Found 648x2-bit ROM for signal <$mux0004> created at line 902.
    Found 10-bit adder for signal <$add0002> created at line 770.
    Found 11-bit subtractor for signal <$sub0001> created at line 770.
    Found 9-bit adder carry out for signal <add0000$addsub0000> created at line 976.
    Found 10-bit adder for signal <add0001$add0000> created at line 770.
    Found 9-bit adder carry out for signal <add0003$addsub0000> created at line 773.
    Found 9-bit adder carry out for signal <add0004$addsub0000> created at line 775.
    Found 32-bit up counter for signal <arrow_count>.
    Found 32-bit comparator greater for signal <arrow_count$cmp_gt0000> created at line 900.
    Found 32-bit comparator equal for signal <collide_in_bottom$cmp_eq0000> created at line 785.
    Found 32-bit comparator equal for signal <collide_in_bottom$cmp_eq0001> created at line 785.
    Found 32-bit comparator equal for signal <collide_in_left$cmp_eq0000> created at line 782.
    Found 32-bit comparator equal for signal <collide_in_left$cmp_eq0001> created at line 782.
    Found 32-bit comparator equal for signal <collide_in_right$cmp_eq0000> created at line 783.
    Found 32-bit comparator equal for signal <collide_in_top$cmp_eq0000> created at line 784.
    Found 1-bit register for signal <game_flow<0>>.
    Found 32-bit up counter for signal <option1_count>.
    Found 32-bit comparator greater for signal <option1_count$cmp_gt0000> created at line 876.
    Found 32-bit up counter for signal <option2_count>.
    Found 32-bit comparator greater for signal <option2_count$cmp_gt0000> created at line 887.
    Found 32-bit up counter for signal <pong_count>.
    Found 32-bit comparator greater for signal <pong_count$cmp_gt0000> created at line 854.
    Found 11-bit subtractor for signal <sub0000$sub0000> created at line 770.
    Found 32-bit up counter for signal <title_count>.
    Found 32-bit comparator greater for signal <title_count$cmp_gt0000> created at line 865.
    Found 1-bit register for signal <w_active_score>.
    Found 32-bit comparator greater for signal <w_arrow_in_option1$cmp_gt0000> created at line 808.
    Found 32-bit comparator greater for signal <w_arrow_in_option1$cmp_gt0001> created at line 808.
    Found 32-bit comparator lessequal for signal <w_arrow_in_option1$cmp_le0000> created at line 808.
    Found 32-bit comparator lessequal for signal <w_arrow_in_option1$cmp_le0001> created at line 808.
    Found 32-bit comparator greatequal for signal <w_arrow_in_option2$cmp_ge0000> created at line 815.
    Found 32-bit comparator lessequal for signal <w_arrow_in_option2$cmp_le0000> created at line 815.
    Found 10-bit register for signal <w_ball_x>.
    Found 10-bit addsub for signal <w_ball_x$addsub0000>.
    Found 10-bit register for signal <w_ball_Y>.
    Found 10-bit addsub for signal <w_ball_Y$addsub0000>.
    Found 11-bit comparator lessequal for signal <w_collide_in_p1$cmp_le0000> created at line 790.
    Found 10-bit comparator greatequal for signal <w_collide_in_p2$cmp_ge0000> created at line 791.
    Found 9-bit adder carry out for signal <w_collide_mid_to_bottom$addsub0000> created at line 792.
    Found 10-bit comparator greatequal for signal <w_collide_mid_to_bottom$cmp_ge0000> created at line 792.
    Found 10-bit comparator less for signal <w_collide_mid_to_bottom$cmp_lt0000> created at line 792.
    Found 10-bit comparator greatequal for signal <w_collide_mid_to_bottom_p2$cmp_ge0000> created at line 794.
    Found 10-bit comparator less for signal <w_collide_mid_to_bottom_p2$cmp_lt0000> created at line 794.
    Found 10-bit comparator greatequal for signal <w_collide_mid_to_top$cmp_ge0000> created at line 793.
    Found 10-bit comparator less for signal <w_collide_mid_to_top$cmp_lt0000> created at line 793.
    Found 10-bit comparator greatequal for signal <w_collide_mid_to_top_p2$cmp_ge0000> created at line 795.
    Found 10-bit comparator less for signal <w_collide_mid_to_top_p2$cmp_lt0000> created at line 795.
    Found 1-bit register for signal <w_collision_in_bottom>.
    Found 1-bit register for signal <w_collision_in_left>.
    Found 1-bit register for signal <w_collision_in_right>.
    Found 1-bit register for signal <w_collision_in_top>.
    Found 1-bit register for signal <w_default_option>.
    Found 1-bit register for signal <w_do_paddle_sound>.
    Found 1-bit register for signal <w_do_point_sound>.
    Found 1-bit register for signal <w_do_select_sound>.
    Found 1-bit register for signal <w_do_wall_sound>.
    Found 1-bit register for signal <w_draw_arrow>.
    Found 32-bit comparator lessequal for signal <w_draw_arrow$cmp_le0000> created at line 900.
    Found 1-bit register for signal <w_draw_ball>.
    Found 1-bit register for signal <w_draw_border>.
    Found 1-bit register for signal <w_draw_net>.
    Found 1-bit register for signal <w_draw_option1>.
    Found 32-bit comparator lessequal for signal <w_draw_option1$cmp_le0000> created at line 876.
    Found 1-bit register for signal <w_draw_option2>.
    Found 32-bit comparator lessequal for signal <w_draw_option2$cmp_le0000> created at line 887.
    Found 1-bit register for signal <w_draw_paddle1>.
    Found 1-bit register for signal <w_draw_paddle2>.
    Found 1-bit register for signal <w_draw_pong>.
    Found 32-bit comparator lessequal for signal <w_draw_pong$cmp_le0000> created at line 854.
    Found 1-bit register for signal <w_draw_title>.
    Found 32-bit comparator lessequal for signal <w_draw_title$cmp_le0000> created at line 865.
    Found 9-bit comparator greater for signal <w_in_range$cmp_gt0000> created at line 759.
    Found 9-bit comparator less for signal <w_in_range$cmp_lt0000> created at line 759.
    Found 9-bit comparator greatequal for signal <w_in_range_p2$cmp_ge0000> created at line 764.
    Found 9-bit comparator lessequal for signal <w_in_range_p2$cmp_le0000> created at line 764.
    Found 32-bit comparator greatequal for signal <w_inBall$cmp_ge0000> created at line 770.
    Found 32-bit comparator greatequal for signal <w_inBall$cmp_ge0001> created at line 770.
    Found 32-bit comparator lessequal for signal <w_inBall$cmp_le0000> created at line 770.
    Found 32-bit comparator lessequal for signal <w_inBall$cmp_le0001> created at line 770.
    Found 32-bit comparator greatequal for signal <w_inBorder$cmp_ge0000> created at line 768.
    Found 32-bit comparator greatequal for signal <w_inBorder$cmp_ge0001> created at line 768.
    Found 32-bit comparator greatequal for signal <w_inBorder$cmp_ge0002> created at line 768.
    Found 32-bit comparator greatequal for signal <w_inBorder$cmp_ge0003> created at line 768.
    Found 32-bit comparator lessequal for signal <w_inBorder$cmp_le0000> created at line 768.
    Found 32-bit comparator lessequal for signal <w_inBorder$cmp_le0001> created at line 768.
    Found 32-bit comparator lessequal for signal <w_inBorder$cmp_le0002> created at line 768.
    Found 32-bit comparator lessequal for signal <w_inBorder$cmp_le0003> created at line 768.
    Found 11-bit register for signal <w_increment>.
    Found 11-bit adder for signal <w_increment$add0000>.
    Found 11-bit adder for signal <w_increment$addsub0000>.
    Found 32-bit comparator less for signal <w_increment$cmp_lt0000> created at line 970.
    Found 11-bit 4-to-1 multiplexer for signal <w_increment$mux0006>.
    Found 11-bit adder for signal <w_increment$share0000>.
    Found 11-bit subtractor for signal <w_increment$sub0000> created at line 976.
    Found 32-bit comparator greatequal for signal <w_inNet$cmp_ge0000> created at line 777.
    Found 32-bit comparator lessequal for signal <w_inNet$cmp_le0000> created at line 777.
    Found 32-bit comparator greatequal for signal <w_inOption1$cmp_ge0000> created at line 805.
    Found 32-bit comparator greater for signal <w_inOption1$cmp_gt0000> created at line 805.
    Found 32-bit comparator lessequal for signal <w_inOption1$cmp_le0000> created at line 805.
    Found 32-bit comparator greater for signal <w_inOption2$cmp_gt0000> created at line 812.
    Found 32-bit comparator greatequal for signal <w_inPaddle1$cmp_ge0000> created at line 773.
    Found 32-bit comparator greatequal for signal <w_inPaddle1$cmp_ge0001> created at line 773.
    Found 32-bit comparator lessequal for signal <w_inPaddle1$cmp_le0000> created at line 773.
    Found 32-bit comparator lessequal for signal <w_inPaddle1$cmp_le0001> created at line 773.
    Found 32-bit comparator greatequal for signal <w_inPaddle2$cmp_ge0000> created at line 775.
    Found 32-bit comparator greatequal for signal <w_inPaddle2$cmp_ge0001> created at line 775.
    Found 32-bit comparator lessequal for signal <w_inPaddle2$cmp_le0000> created at line 775.
    Found 32-bit comparator lessequal for signal <w_inPaddle2$cmp_le0001> created at line 775.
    Found 32-bit comparator greater for signal <w_inPong$cmp_gt0000> created at line 798.
    Found 32-bit comparator lessequal for signal <w_inPong$cmp_le0000> created at line 798.
    Found 32-bit comparator greater for signal <w_inTitle$cmp_gt0000> created at line 801.
    Found 32-bit comparator greater for signal <w_inTitle$cmp_gt0001> created at line 801.
    Found 32-bit comparator lessequal for signal <w_inTitle$cmp_le0000> created at line 801.
    Found 32-bit comparator lessequal for signal <w_inTitle$cmp_le0001> created at line 801.
    Found 32-bit up counter for signal <w_js1_count>.
    Found 6-bit comparator less for signal <w_js1_DOWN$cmp_lt0000> created at line 758.
    Found 6-bit comparator greater for signal <w_js1_UP$cmp_gt0000> created at line 757.
    Found 32-bit up counter for signal <w_js2_count>.
    Found 6-bit comparator greater for signal <w_js2_DOWN$cmp_gt0000> created at line 762.
    Found 6-bit comparator less for signal <w_js2_UP$cmp_lt0000> created at line 763.
    Found 1-bit register for signal <w_one_per_frame>.
    Found 9-bit register for signal <w_paddle1_y>.
    Found 9-bit comparator lessequal for signal <w_paddle1_y$cmp_le0000> created at line 961.
    Found 32-bit comparator less for signal <w_paddle1_y$cmp_lt0000> created at line 952.
    Found 9-bit addsub for signal <w_paddle1_y$mux0000>.
    Found 9-bit register for signal <w_paddle2_y>.
    Found 11-bit comparator greatequal for signal <w_paddle2_y$cmp_ge0000> created at line 987.
    Found 9-bit comparator greater for signal <w_paddle2_y$cmp_gt0000> created at line 985.
    Found 11-bit comparator lessequal for signal <w_paddle2_y$cmp_le0000> created at line 985.
    Found 9-bit comparator lessequal for signal <w_paddle2_y$cmp_le0001> created at line 996.
    Found 9-bit comparator less for signal <w_paddle2_y$cmp_lt0000> created at line 987.
    Found 9-bit addsub for signal <w_paddle2_y$mux0000>.
    Found 1-bit register for signal <w_reset_collision>.
    Found 32-bit up counter for signal <w_score_p1>.
    Found 32-bit up counter for signal <w_score_p2>.
    Found 1-bit register for signal <w_vel_dir_x>.
    Found 10-bit comparator greatequal for signal <w_vel_dir_x$cmp_ge0000> created at line 1101.
    Found 11-bit comparator greater for signal <w_vel_dir_x$cmp_gt0000> created at line 1096.
    Found 11-bit comparator lessequal for signal <w_vel_dir_x$cmp_le0000> created at line 1096.
    Found 10-bit comparator less for signal <w_vel_dir_x$cmp_lt0000> created at line 1101.
    Found 1-bit register for signal <w_vel_dir_y>.
    Found 1-bit register for signal <w_versus_com>.
    Summary:
	inferred   1 ROM(s).
	inferred   9 Counter(s).
	inferred  75 D-type flip-flop(s).
	inferred  16 Adder/Subtractor(s).
	inferred  84 Comparator(s).
	inferred  11 Multiplexer(s).
Unit <pong_TOP> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 648x2-bit ROM                                         : 1
# Adders/Subtractors                                   : 16
 10-bit adder                                          : 2
 10-bit addsub                                         : 2
 11-bit adder                                          : 3
 11-bit subtractor                                     : 3
 9-bit adder carry out                                 : 4
 9-bit addsub                                          : 2
# Counters                                             : 20
 10-bit up counter                                     : 1
 11-bit up counter                                     : 1
 18-bit up counter                                     : 1
 20-bit up counter                                     : 1
 23-bit up counter                                     : 1
 24-bit up counter                                     : 2
 32-bit up counter                                     : 13
# Registers                                            : 38
 1-bit register                                        : 33
 10-bit register                                       : 2
 11-bit register                                       : 1
 9-bit register                                        : 2
# Comparators                                          : 136
 10-bit comparator greatequal                          : 6
 10-bit comparator greater                             : 1
 10-bit comparator less                                : 7
 11-bit comparator greatequal                          : 1
 11-bit comparator greater                             : 2
 11-bit comparator less                                : 3
 11-bit comparator lessequal                           : 3
 18-bit comparator less                                : 1
 20-bit comparator greatequal                          : 1
 20-bit comparator less                                : 1
 23-bit comparator greatequal                          : 1
 23-bit comparator less                                : 1
 24-bit comparator greatequal                          : 2
 24-bit comparator less                                : 2
 32-bit comparator equal                               : 6
 32-bit comparator greatequal                          : 13
 32-bit comparator greater                             : 28
 32-bit comparator less                                : 6
 32-bit comparator lessequal                           : 39
 6-bit comparator greater                              : 2
 6-bit comparator less                                 : 2
 9-bit comparator greatequal                           : 1
 9-bit comparator greater                              : 2
 9-bit comparator less                                 : 2
 9-bit comparator lessequal                            : 3
# Multiplexers                                         : 1
 11-bit 4-to-1 multiplexer                             : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <pong_sounds/r_sound_player/FSM> on signal <r_sound_player[1:5]> with one-hot encoding.
---------------------------------
 State               | Encoding
---------------------------------
 s_pause             | 00001
 s_play_wall_sound   | 00100
 s_play_paddle_sound | 01000
 s_play_point_sound  | 00010
 s_play_select_sound | 10000
---------------------------------

Synthesizing (advanced) Unit <pong_TOP>.
The following registers are absorbed into accumulator <w_paddle1_y>: 1 register on signal <w_paddle1_y>.
The following registers are absorbed into accumulator <w_paddle2_y>: 1 register on signal <w_paddle2_y>.
Unit <pong_TOP> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 1
 648x2-bit ROM                                         : 1
# Adders/Subtractors                                   : 14
 10-bit adder                                          : 2
 10-bit addsub                                         : 2
 11-bit adder                                          : 3
 11-bit subtractor                                     : 3
 9-bit adder carry out                                 : 4
# Counters                                             : 20
 10-bit up counter                                     : 1
 11-bit up counter                                     : 1
 18-bit up counter                                     : 1
 20-bit up counter                                     : 1
 23-bit up counter                                     : 1
 24-bit up counter                                     : 2
 32-bit up counter                                     : 13
# Accumulators                                         : 2
 9-bit updown accumulator                              : 2
# Registers                                            : 64
 Flip-Flops                                            : 64
# Comparators                                          : 136
 10-bit comparator greatequal                          : 6
 10-bit comparator greater                             : 1
 10-bit comparator less                                : 7
 11-bit comparator greatequal                          : 1
 11-bit comparator greater                             : 2
 11-bit comparator less                                : 3
 11-bit comparator lessequal                           : 3
 18-bit comparator less                                : 1
 20-bit comparator greatequal                          : 1
 20-bit comparator less                                : 1
 23-bit comparator greatequal                          : 1
 23-bit comparator less                                : 1
 24-bit comparator greatequal                          : 2
 24-bit comparator less                                : 2
 32-bit comparator equal                               : 6
 32-bit comparator greatequal                          : 13
 32-bit comparator greater                             : 28
 32-bit comparator less                                : 6
 32-bit comparator lessequal                           : 39
 6-bit comparator greater                              : 2
 6-bit comparator less                                 : 2
 9-bit comparator greatequal                           : 1
 9-bit comparator greater                              : 2
 9-bit comparator less                                 : 2
 9-bit comparator lessequal                            : 3
# Multiplexers                                         : 1
 11-bit 4-to-1 multiplexer                             : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <pong_TOP> ...

Optimizing unit <vga_controller> ...

Optimizing unit <score_counter_1> ...

Optimizing unit <score_counter_2> ...

Optimizing unit <sound_for_pong> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block pong_TOP, actual ratio is 49.
FlipFlop vga_controller/w_HS_count_5 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 634
 Flip-Flops                                            : 634

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : pong_TOP.ngr
Top Level Output File Name         : pong_TOP
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 27

Cell Usage :
# BELS                             : 6184
#      GND                         : 1
#      INV                         : 173
#      LUT1                        : 580
#      LUT2                        : 350
#      LUT2_D                      : 20
#      LUT2_L                      : 21
#      LUT3                        : 472
#      LUT3_D                      : 53
#      LUT3_L                      : 49
#      LUT4                        : 1443
#      LUT4_D                      : 111
#      LUT4_L                      : 201
#      MULT_AND                    : 2
#      MUXCY                       : 1776
#      MUXF5                       : 274
#      MUXF6                       : 3
#      VCC                         : 1
#      XORCY                       : 654
# FlipFlops/Latches                : 634
#      FDE                         : 72
#      FDR                         : 36
#      FDRE                        : 518
#      FDRS                        : 2
#      FDRSE                       : 1
#      FDS                         : 5
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 26
#      IBUF                        : 15
#      OBUF                        : 11
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                     2017  out of   4656    43%  
 Number of Slice Flip Flops:            634  out of   9312     6%  
 Number of 4 input LUTs:               3473  out of   9312    37%  
 Number of IOs:                          27
 Number of bonded IOBs:                  27  out of    232    11%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
i_clk                              | BUFGP                  | 634   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 13.470ns (Maximum Frequency: 74.238MHz)
   Minimum input arrival time before clock: 9.724ns
   Maximum output required time after clock: 9.959ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'i_clk'
  Clock period: 13.470ns (frequency: 74.238MHz)
  Total number of paths / destination ports: 153691 / 1781
-------------------------------------------------------------------------
Delay:               13.470ns (Levels of Logic = 16)
  Source:            vga_controller/w_HS_count_7 (FF)
  Destination:       p2_score/w_segment (FF)
  Source Clock:      i_clk rising
  Destination Clock: i_clk rising

  Data Path: vga_controller/w_HS_count_7 to p2_score/w_segment
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             28   0.591   1.436  vga_controller/w_HS_count_7 (vga_controller/w_HS_count_7)
     LUT3_L:I0->LO         1   0.704   0.104  vga_controller/o_HD_active1_SW0_1 (vga_controller/o_HD_active1_SW0)
     LUT4:I3->O          111   0.704   1.366  vga_controller/o_HD_active1 (w_HD_active)
     LUT2:I1->O           12   0.704   1.136  vga_controller/o_col_count<7>1 (r_count_x<7>)
     LUT4:I0->O            1   0.704   0.000  p2_score/Mcompar_w_A_cmp_gt0000_lut<4>3 (p2_score/Mcompar_w_A_cmp_gt0000_lut<4>3)
     MUXCY:S->O            1   0.464   0.000  p2_score/Mcompar_w_A_cmp_gt0000_cy<4>_3 (p2_score/Mcompar_w_A_cmp_gt0000_cy<4>4)
     MUXCY:CI->O           1   0.059   0.000  p2_score/Mcompar_w_A_cmp_gt0000_cy<5>_3 (p2_score/Mcompar_w_A_cmp_gt0000_cy<5>4)
     MUXCY:CI->O           1   0.059   0.000  p2_score/Mcompar_w_A_cmp_gt0000_cy<6>_3 (p2_score/Mcompar_w_A_cmp_gt0000_cy<6>4)
     MUXCY:CI->O           1   0.059   0.000  p2_score/Mcompar_w_A_cmp_gt0000_cy<7>_3 (p2_score/Mcompar_w_A_cmp_gt0000_cy<7>4)
     MUXCY:CI->O           1   0.059   0.000  p2_score/Mcompar_w_A_cmp_gt0000_cy<8>_3 (p2_score/Mcompar_w_A_cmp_gt0000_cy<8>4)
     MUXCY:CI->O           1   0.059   0.000  p2_score/Mcompar_w_A_cmp_gt0000_cy<9>_3 (p2_score/Mcompar_w_A_cmp_gt0000_cy<9>4)
     MUXCY:CI->O           1   0.059   0.000  p2_score/Mcompar_w_A_cmp_gt0000_cy<10>_3 (p2_score/Mcompar_w_A_cmp_gt0000_cy<10>3)
     MUXCY:CI->O           3   0.459   0.610  p2_score/Mcompar_w_A_cmp_gt0000_cy<11>_1 (p2_score/Mcompar_w_A_cmp_gt0000_cy<11>1)
     LUT2:I1->O            2   0.704   0.451  p2_score/w_segment_mux0003351 (p2_score/N16)
     LUT4_L:I3->LO         1   0.704   0.104  p2_score/w_segment_mux0003318 (p2_score/w_segment_mux0003318)
     LUT4:I3->O            1   0.704   0.455  p2_score/w_segment_mux0003355 (p2_score/w_segment_mux0003355)
     LUT4:I2->O            1   0.704   0.000  p2_score/w_segment_mux00033681 (p2_score/w_segment_mux0003368)
     FDRS:D                    0.308          p2_score/w_segment
    ----------------------------------------
    Total                     13.470ns (7.808ns logic, 5.662ns route)
                                       (58.0% logic, 42.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'i_clk'
  Total number of paths / destination ports: 1853 / 68
-------------------------------------------------------------------------
Offset:              9.724ns (Levels of Logic = 15)
  Source:            i_joystick_p2<1> (PAD)
  Destination:       w_paddle2_y_8 (FF)
  Destination Clock: i_clk rising

  Data Path: i_joystick_p2<1> to w_paddle2_y_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.218   0.622  i_joystick_p2_1_IBUF (i_joystick_p2_1_IBUF)
     LUT3:I0->O            1   0.704   0.424  w_js2_DOWN1_SW0 (N10)
     LUT4:I3->O            3   0.704   0.610  w_js2_DOWN1 (w_js2_DOWN)
     LUT3:I1->O            1   0.704   0.424  w_paddle2_y_mux0002_SW0 (N12)
     LUT4:I3->O           10   0.704   0.917  w_paddle2_y_mux0002 (w_paddle2_y_mux0002_inv1_inv)
     LUT4:I2->O            1   0.704   0.000  Maccum_w_paddle2_y_lut<0> (Maccum_w_paddle2_y_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Maccum_w_paddle2_y_cy<0> (Maccum_w_paddle2_y_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Maccum_w_paddle2_y_cy<1> (Maccum_w_paddle2_y_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Maccum_w_paddle2_y_cy<2> (Maccum_w_paddle2_y_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Maccum_w_paddle2_y_cy<3> (Maccum_w_paddle2_y_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Maccum_w_paddle2_y_cy<4> (Maccum_w_paddle2_y_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Maccum_w_paddle2_y_cy<5> (Maccum_w_paddle2_y_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Maccum_w_paddle2_y_cy<6> (Maccum_w_paddle2_y_cy<6>)
     MUXCY:CI->O           0   0.059   0.000  Maccum_w_paddle2_y_cy<7> (Maccum_w_paddle2_y_cy<7>)
     XORCY:CI->O           1   0.804   0.000  Maccum_w_paddle2_y_xor<8> (Result<8>11)
     FDE:D                     0.308          w_paddle2_y_8
    ----------------------------------------
    Total                      9.724ns (6.727ns logic, 2.997ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'i_clk'
  Total number of paths / destination ports: 240 / 11
-------------------------------------------------------------------------
Offset:              9.959ns (Levels of Logic = 5)
  Source:            vga_controller/w_HS_count_7 (FF)
  Destination:       o_B0 (PAD)
  Source Clock:      i_clk rising

  Data Path: vga_controller/w_HS_count_7 to o_B0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             28   0.591   1.436  vga_controller/w_HS_count_7 (vga_controller/w_HS_count_7)
     LUT3_L:I0->LO         1   0.704   0.104  vga_controller/o_HD_active1_SW0_1 (vga_controller/o_HD_active1_SW0)
     LUT4:I3->O          111   0.704   1.366  vga_controller/o_HD_active1 (w_HD_active)
     LUT4:I1->O            1   0.704   0.000  o_B0_and0000441 (o_B0_and000044)
     MUXF5:I1->O           8   0.321   0.757  o_B0_and000044_f5 (o_R2_OBUF)
     OBUF:I->O                 3.272          o_B0_OBUF (o_B0)
    ----------------------------------------
    Total                      9.959ns (6.296ns logic, 3.663ns route)
                                       (63.2% logic, 36.8% route)

=========================================================================


Total REAL time to Xst completion: 616.00 secs
Total CPU time to Xst completion: 615.64 secs
 
--> 

Total memory usage is 4937012 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    1 (   0 filtered)

