WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2502497 heartbeat IPC: 3.996 cumulative IPC: 3.996 (Simulation time: 00 hr 00 min 18 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_206.champsimtrace.xz")
Heartbeat CPU 0 instructions: 20000003 cycles: 5004447 heartbeat IPC: 3.997 cumulative IPC: 3.996 (Simulation time: 00 hr 00 min 36 sec)
Warmup finished CPU 0 instructions: 25000002 cycles: 6255388 cumulative IPC: 3.997 (Simulation time: 00 hr 00 min 45 sec)
Warmup complete CPU 0 instructions: 25000002 cycles: 6255388 cumulative IPC: 3.997 (Simulation time: 00 hr 00 min 45 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_206.champsimtrace.xz")
Heartbeat CPU 0 instructions: 30000000 cycles: 9494263 heartbeat IPC: 2.227 cumulative IPC: 1.544 (Simulation time: 00 hr 01 min 01 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_206.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000001 cycles: 15873355 heartbeat IPC: 1.568 cumulative IPC: 1.56 (Simulation time: 00 hr 01 min 33 sec)
Heartbeat CPU 0 instructions: 50000003 cycles: 22546198 heartbeat IPC: 1.499 cumulative IPC: 1.535 (Simulation time: 00 hr 02 min 05 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_206.champsimtrace.xz")
Heartbeat CPU 0 instructions: 60000001 cycles: 28916050 heartbeat IPC: 1.57 cumulative IPC: 1.545 (Simulation time: 00 hr 02 min 37 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_206.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000000 cycles: 35799188 heartbeat IPC: 1.453 cumulative IPC: 1.523 (Simulation time: 00 hr 03 min 09 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_206.champsimtrace.xz")
Heartbeat CPU 0 instructions: 80000000 cycles: 42173062 heartbeat IPC: 1.569 cumulative IPC: 1.531 (Simulation time: 00 hr 03 min 41 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_206.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000003 cycles: 48679715 heartbeat IPC: 1.537 cumulative IPC: 1.532 (Simulation time: 00 hr 04 min 13 sec)
Heartbeat CPU 0 instructions: 100000001 cycles: 55102769 heartbeat IPC: 1.557 cumulative IPC: 1.535 (Simulation time: 00 hr 04 min 45 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_206.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000000 cycles: 61611001 heartbeat IPC: 1.537 cumulative IPC: 1.536 (Simulation time: 00 hr 05 min 17 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_206.champsimtrace.xz")
Heartbeat CPU 0 instructions: 120000001 cycles: 68474609 heartbeat IPC: 1.457 cumulative IPC: 1.527 (Simulation time: 00 hr 05 min 49 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 65212421 cumulative IPC: 1.533 (Simulation time: 00 hr 06 min 05 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 65212421 cumulative IPC: 1.533 (Simulation time: 00 hr 06 min 05 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/compute_int/compute_int_206.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.533 instructions: 100000001 cycles: 65212421
CPU 0 Branch Prediction Accuracy: 79.73% MPKI: 30.36 Average ROB Occupancy at Mispredict: 10.15
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 9.46
BRANCH_CONDITIONAL: 20.9
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.00188
BRANCH_RETURN: 0.00016

LLC TOTAL        ACCESS:     264251 HIT:     264251 MISS:          0
LLC LOAD         ACCESS:      70940 HIT:      70940 MISS:          0
LLC RFO          ACCESS:      95890 HIT:      95890 MISS:          0
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      97421 HIT:      97421 MISS:          0
LLC TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: -nan cycles
cpu0_DTLB TOTAL        ACCESS:   18807173 HIT:   18793995 MISS:      13178
cpu0_DTLB LOAD         ACCESS:   18807173 HIT:   18793995 MISS:      13178
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 1.335 cycles
cpu0_ITLB TOTAL        ACCESS:      23043 HIT:      22599 MISS:        444
cpu0_ITLB LOAD         ACCESS:      23043 HIT:      22599 MISS:        444
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 3.32 cycles
cpu0_L1D TOTAL        ACCESS:   20477300 HIT:   18357172 MISS:    2120128
cpu0_L1D LOAD         ACCESS:   13918422 HIT:   12531212 MISS:    1387210
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    6558878 HIT:    5825960 MISS:     732918
cpu0_L1D TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 1.253 cycles
cpu0_L1I TOTAL        ACCESS:      26129 HIT:      23174 MISS:       2955
cpu0_L1I LOAD         ACCESS:      26129 HIT:      23174 MISS:       2955
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 22.59 cycles
cpu0_L2C TOTAL        ACCESS:     340810 HIT:     173660 MISS:     167150
cpu0_L2C LOAD         ACCESS:     141720 HIT:      70780 MISS:      70940
cpu0_L2C RFO          ACCESS:      98772 HIT:       2882 MISS:      95890
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     100318 HIT:      99998 MISS:        320
cpu0_L2C TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 19.96 cycles
cpu0_STLB TOTAL        ACCESS:       3812 HIT:       3812 MISS:          0
cpu0_STLB LOAD         ACCESS:       3812 HIT:       3812 MISS:          0
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          0
 AVG DBUS CONGESTED CYCLE: -
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:          0
