// Seed: 236942348
module module_0 (
    input wand id_0,
    output supply1 id_1,
    input supply0 id_2,
    output supply1 id_3
);
  assign id_3 = 1;
  assign module_1.type_1 = 0;
endmodule
module module_1 (
    input  tri   id_0,
    input  tri1  id_1,
    output wor   id_2
    , id_5,
    output logic id_3
);
  id_6(
      .id_0(id_5), .id_1((1)), .id_2(id_2)
  );
  reg id_7, id_8;
  assign id_5[1 : 1'h0] = 1;
  assign id_7 = 1'b0;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_0,
      id_2
  );
  always @(posedge 1) id_3 <= id_7;
endmodule
