Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Sat Jul  6 22:44:49 2024
| Host         : yogurtseversever running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  37          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (37)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (68)
5. checking no_input_delay (3)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (37)
-------------------------
 There are 15 register/latch pins with no clock driven by root clock pin: get_db_clk/clock_out_reg/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: get_uart_clk/clock_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (68)
-------------------------------------------------
 There are 68 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.144        0.000                      0                   70        0.249        0.000                      0                   70        4.500        0.000                       0                    37  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.144        0.000                      0                   70        0.249        0.000                      0                   70        4.500        0.000                       0                    37  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.144ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.144ns  (required time - arrival time)
  Source:                 get_db_clk/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_db_clk/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.350ns  (logic 0.704ns (21.015%)  route 2.646ns (78.985%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 15.171 - 10.000 ) 
    Source Clock Delay      (SCD):    5.482ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.879     5.482    get_db_clk/clk_IBUF_BUFG
    SLICE_X1Y171         FDRE                                         r  get_db_clk/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y171         FDRE (Prop_fdre_C_Q)         0.456     5.938 f  get_db_clk/count_reg[3]/Q
                         net (fo=2, routed)           0.828     6.765    get_db_clk/count_reg[3]
    SLICE_X0Y172         LUT6 (Prop_lut6_I3_O)        0.124     6.889 r  get_db_clk/count[0]_i_4/O
                         net (fo=2, routed)           0.648     7.538    get_db_clk/count[0]_i_4_n_0
    SLICE_X0Y173         LUT6 (Prop_lut6_I1_O)        0.124     7.662 r  get_db_clk/count[0]_i_1/O
                         net (fo=21, routed)          1.170     8.832    get_db_clk/clear
    SLICE_X1Y176         FDRE                                         r  get_db_clk/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.749    15.171    get_db_clk/clk_IBUF_BUFG
    SLICE_X1Y176         FDRE                                         r  get_db_clk/count_reg[20]/C
                         clock pessimism              0.268    15.440    
                         clock uncertainty           -0.035    15.404    
    SLICE_X1Y176         FDRE (Setup_fdre_C_R)       -0.429    14.975    get_db_clk/count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.975    
                         arrival time                          -8.832    
  -------------------------------------------------------------------
                         slack                                  6.144    

Slack (MET) :             6.280ns  (required time - arrival time)
  Source:                 get_db_clk/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_db_clk/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.212ns  (logic 0.704ns (21.920%)  route 2.508ns (78.080%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.169ns = ( 15.169 - 10.000 ) 
    Source Clock Delay      (SCD):    5.482ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.879     5.482    get_db_clk/clk_IBUF_BUFG
    SLICE_X1Y171         FDRE                                         r  get_db_clk/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y171         FDRE (Prop_fdre_C_Q)         0.456     5.938 f  get_db_clk/count_reg[3]/Q
                         net (fo=2, routed)           0.828     6.765    get_db_clk/count_reg[3]
    SLICE_X0Y172         LUT6 (Prop_lut6_I3_O)        0.124     6.889 r  get_db_clk/count[0]_i_4/O
                         net (fo=2, routed)           0.648     7.538    get_db_clk/count[0]_i_4_n_0
    SLICE_X0Y173         LUT6 (Prop_lut6_I1_O)        0.124     7.662 r  get_db_clk/count[0]_i_1/O
                         net (fo=21, routed)          1.032     8.693    get_db_clk/clear
    SLICE_X1Y175         FDRE                                         r  get_db_clk/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.747    15.169    get_db_clk/clk_IBUF_BUFG
    SLICE_X1Y175         FDRE                                         r  get_db_clk/count_reg[16]/C
                         clock pessimism              0.268    15.438    
                         clock uncertainty           -0.035    15.402    
    SLICE_X1Y175         FDRE (Setup_fdre_C_R)       -0.429    14.973    get_db_clk/count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.973    
                         arrival time                          -8.693    
  -------------------------------------------------------------------
                         slack                                  6.280    

Slack (MET) :             6.280ns  (required time - arrival time)
  Source:                 get_db_clk/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_db_clk/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.212ns  (logic 0.704ns (21.920%)  route 2.508ns (78.080%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.169ns = ( 15.169 - 10.000 ) 
    Source Clock Delay      (SCD):    5.482ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.879     5.482    get_db_clk/clk_IBUF_BUFG
    SLICE_X1Y171         FDRE                                         r  get_db_clk/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y171         FDRE (Prop_fdre_C_Q)         0.456     5.938 f  get_db_clk/count_reg[3]/Q
                         net (fo=2, routed)           0.828     6.765    get_db_clk/count_reg[3]
    SLICE_X0Y172         LUT6 (Prop_lut6_I3_O)        0.124     6.889 r  get_db_clk/count[0]_i_4/O
                         net (fo=2, routed)           0.648     7.538    get_db_clk/count[0]_i_4_n_0
    SLICE_X0Y173         LUT6 (Prop_lut6_I1_O)        0.124     7.662 r  get_db_clk/count[0]_i_1/O
                         net (fo=21, routed)          1.032     8.693    get_db_clk/clear
    SLICE_X1Y175         FDRE                                         r  get_db_clk/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.747    15.169    get_db_clk/clk_IBUF_BUFG
    SLICE_X1Y175         FDRE                                         r  get_db_clk/count_reg[17]/C
                         clock pessimism              0.268    15.438    
                         clock uncertainty           -0.035    15.402    
    SLICE_X1Y175         FDRE (Setup_fdre_C_R)       -0.429    14.973    get_db_clk/count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.973    
                         arrival time                          -8.693    
  -------------------------------------------------------------------
                         slack                                  6.280    

Slack (MET) :             6.280ns  (required time - arrival time)
  Source:                 get_db_clk/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_db_clk/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.212ns  (logic 0.704ns (21.920%)  route 2.508ns (78.080%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.169ns = ( 15.169 - 10.000 ) 
    Source Clock Delay      (SCD):    5.482ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.879     5.482    get_db_clk/clk_IBUF_BUFG
    SLICE_X1Y171         FDRE                                         r  get_db_clk/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y171         FDRE (Prop_fdre_C_Q)         0.456     5.938 f  get_db_clk/count_reg[3]/Q
                         net (fo=2, routed)           0.828     6.765    get_db_clk/count_reg[3]
    SLICE_X0Y172         LUT6 (Prop_lut6_I3_O)        0.124     6.889 r  get_db_clk/count[0]_i_4/O
                         net (fo=2, routed)           0.648     7.538    get_db_clk/count[0]_i_4_n_0
    SLICE_X0Y173         LUT6 (Prop_lut6_I1_O)        0.124     7.662 r  get_db_clk/count[0]_i_1/O
                         net (fo=21, routed)          1.032     8.693    get_db_clk/clear
    SLICE_X1Y175         FDRE                                         r  get_db_clk/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.747    15.169    get_db_clk/clk_IBUF_BUFG
    SLICE_X1Y175         FDRE                                         r  get_db_clk/count_reg[18]/C
                         clock pessimism              0.268    15.438    
                         clock uncertainty           -0.035    15.402    
    SLICE_X1Y175         FDRE (Setup_fdre_C_R)       -0.429    14.973    get_db_clk/count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.973    
                         arrival time                          -8.693    
  -------------------------------------------------------------------
                         slack                                  6.280    

Slack (MET) :             6.280ns  (required time - arrival time)
  Source:                 get_db_clk/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_db_clk/count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.212ns  (logic 0.704ns (21.920%)  route 2.508ns (78.080%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.169ns = ( 15.169 - 10.000 ) 
    Source Clock Delay      (SCD):    5.482ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.879     5.482    get_db_clk/clk_IBUF_BUFG
    SLICE_X1Y171         FDRE                                         r  get_db_clk/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y171         FDRE (Prop_fdre_C_Q)         0.456     5.938 f  get_db_clk/count_reg[3]/Q
                         net (fo=2, routed)           0.828     6.765    get_db_clk/count_reg[3]
    SLICE_X0Y172         LUT6 (Prop_lut6_I3_O)        0.124     6.889 r  get_db_clk/count[0]_i_4/O
                         net (fo=2, routed)           0.648     7.538    get_db_clk/count[0]_i_4_n_0
    SLICE_X0Y173         LUT6 (Prop_lut6_I1_O)        0.124     7.662 r  get_db_clk/count[0]_i_1/O
                         net (fo=21, routed)          1.032     8.693    get_db_clk/clear
    SLICE_X1Y175         FDRE                                         r  get_db_clk/count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.747    15.169    get_db_clk/clk_IBUF_BUFG
    SLICE_X1Y175         FDRE                                         r  get_db_clk/count_reg[19]/C
                         clock pessimism              0.268    15.438    
                         clock uncertainty           -0.035    15.402    
    SLICE_X1Y175         FDRE (Setup_fdre_C_R)       -0.429    14.973    get_db_clk/count_reg[19]
  -------------------------------------------------------------------
                         required time                         14.973    
                         arrival time                          -8.693    
  -------------------------------------------------------------------
                         slack                                  6.280    

Slack (MET) :             6.472ns  (required time - arrival time)
  Source:                 get_db_clk/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_db_clk/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.035ns  (logic 0.704ns (23.195%)  route 2.331ns (76.805%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.169ns = ( 15.169 - 10.000 ) 
    Source Clock Delay      (SCD):    5.482ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.879     5.482    get_db_clk/clk_IBUF_BUFG
    SLICE_X1Y171         FDRE                                         r  get_db_clk/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y171         FDRE (Prop_fdre_C_Q)         0.456     5.938 f  get_db_clk/count_reg[3]/Q
                         net (fo=2, routed)           0.828     6.765    get_db_clk/count_reg[3]
    SLICE_X0Y172         LUT6 (Prop_lut6_I3_O)        0.124     6.889 r  get_db_clk/count[0]_i_4/O
                         net (fo=2, routed)           0.648     7.538    get_db_clk/count[0]_i_4_n_0
    SLICE_X0Y173         LUT6 (Prop_lut6_I1_O)        0.124     7.662 r  get_db_clk/count[0]_i_1/O
                         net (fo=21, routed)          0.855     8.517    get_db_clk/clear
    SLICE_X1Y174         FDRE                                         r  get_db_clk/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.747    15.169    get_db_clk/clk_IBUF_BUFG
    SLICE_X1Y174         FDRE                                         r  get_db_clk/count_reg[12]/C
                         clock pessimism              0.284    15.454    
                         clock uncertainty           -0.035    15.418    
    SLICE_X1Y174         FDRE (Setup_fdre_C_R)       -0.429    14.989    get_db_clk/count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.989    
                         arrival time                          -8.517    
  -------------------------------------------------------------------
                         slack                                  6.472    

Slack (MET) :             6.472ns  (required time - arrival time)
  Source:                 get_db_clk/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_db_clk/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.035ns  (logic 0.704ns (23.195%)  route 2.331ns (76.805%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.169ns = ( 15.169 - 10.000 ) 
    Source Clock Delay      (SCD):    5.482ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.879     5.482    get_db_clk/clk_IBUF_BUFG
    SLICE_X1Y171         FDRE                                         r  get_db_clk/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y171         FDRE (Prop_fdre_C_Q)         0.456     5.938 f  get_db_clk/count_reg[3]/Q
                         net (fo=2, routed)           0.828     6.765    get_db_clk/count_reg[3]
    SLICE_X0Y172         LUT6 (Prop_lut6_I3_O)        0.124     6.889 r  get_db_clk/count[0]_i_4/O
                         net (fo=2, routed)           0.648     7.538    get_db_clk/count[0]_i_4_n_0
    SLICE_X0Y173         LUT6 (Prop_lut6_I1_O)        0.124     7.662 r  get_db_clk/count[0]_i_1/O
                         net (fo=21, routed)          0.855     8.517    get_db_clk/clear
    SLICE_X1Y174         FDRE                                         r  get_db_clk/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.747    15.169    get_db_clk/clk_IBUF_BUFG
    SLICE_X1Y174         FDRE                                         r  get_db_clk/count_reg[13]/C
                         clock pessimism              0.284    15.454    
                         clock uncertainty           -0.035    15.418    
    SLICE_X1Y174         FDRE (Setup_fdre_C_R)       -0.429    14.989    get_db_clk/count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.989    
                         arrival time                          -8.517    
  -------------------------------------------------------------------
                         slack                                  6.472    

Slack (MET) :             6.472ns  (required time - arrival time)
  Source:                 get_db_clk/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_db_clk/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.035ns  (logic 0.704ns (23.195%)  route 2.331ns (76.805%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.169ns = ( 15.169 - 10.000 ) 
    Source Clock Delay      (SCD):    5.482ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.879     5.482    get_db_clk/clk_IBUF_BUFG
    SLICE_X1Y171         FDRE                                         r  get_db_clk/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y171         FDRE (Prop_fdre_C_Q)         0.456     5.938 f  get_db_clk/count_reg[3]/Q
                         net (fo=2, routed)           0.828     6.765    get_db_clk/count_reg[3]
    SLICE_X0Y172         LUT6 (Prop_lut6_I3_O)        0.124     6.889 r  get_db_clk/count[0]_i_4/O
                         net (fo=2, routed)           0.648     7.538    get_db_clk/count[0]_i_4_n_0
    SLICE_X0Y173         LUT6 (Prop_lut6_I1_O)        0.124     7.662 r  get_db_clk/count[0]_i_1/O
                         net (fo=21, routed)          0.855     8.517    get_db_clk/clear
    SLICE_X1Y174         FDRE                                         r  get_db_clk/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.747    15.169    get_db_clk/clk_IBUF_BUFG
    SLICE_X1Y174         FDRE                                         r  get_db_clk/count_reg[14]/C
                         clock pessimism              0.284    15.454    
                         clock uncertainty           -0.035    15.418    
    SLICE_X1Y174         FDRE (Setup_fdre_C_R)       -0.429    14.989    get_db_clk/count_reg[14]
  -------------------------------------------------------------------
                         required time                         14.989    
                         arrival time                          -8.517    
  -------------------------------------------------------------------
                         slack                                  6.472    

Slack (MET) :             6.472ns  (required time - arrival time)
  Source:                 get_db_clk/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_db_clk/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.035ns  (logic 0.704ns (23.195%)  route 2.331ns (76.805%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.169ns = ( 15.169 - 10.000 ) 
    Source Clock Delay      (SCD):    5.482ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.879     5.482    get_db_clk/clk_IBUF_BUFG
    SLICE_X1Y171         FDRE                                         r  get_db_clk/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y171         FDRE (Prop_fdre_C_Q)         0.456     5.938 f  get_db_clk/count_reg[3]/Q
                         net (fo=2, routed)           0.828     6.765    get_db_clk/count_reg[3]
    SLICE_X0Y172         LUT6 (Prop_lut6_I3_O)        0.124     6.889 r  get_db_clk/count[0]_i_4/O
                         net (fo=2, routed)           0.648     7.538    get_db_clk/count[0]_i_4_n_0
    SLICE_X0Y173         LUT6 (Prop_lut6_I1_O)        0.124     7.662 r  get_db_clk/count[0]_i_1/O
                         net (fo=21, routed)          0.855     8.517    get_db_clk/clear
    SLICE_X1Y174         FDRE                                         r  get_db_clk/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.747    15.169    get_db_clk/clk_IBUF_BUFG
    SLICE_X1Y174         FDRE                                         r  get_db_clk/count_reg[15]/C
                         clock pessimism              0.284    15.454    
                         clock uncertainty           -0.035    15.418    
    SLICE_X1Y174         FDRE (Setup_fdre_C_R)       -0.429    14.989    get_db_clk/count_reg[15]
  -------------------------------------------------------------------
                         required time                         14.989    
                         arrival time                          -8.517    
  -------------------------------------------------------------------
                         slack                                  6.472    

Slack (MET) :             6.512ns  (required time - arrival time)
  Source:                 get_uart_clk/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_uart_clk/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.023ns  (logic 0.704ns (23.286%)  route 2.319ns (76.714%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.168ns = ( 15.168 - 10.000 ) 
    Source Clock Delay      (SCD):    5.475ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.872     5.475    get_uart_clk/clk_IBUF_BUFG
    SLICE_X4Y175         FDRE                                         r  get_uart_clk/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y175         FDRE (Prop_fdre_C_Q)         0.456     5.931 f  get_uart_clk/count_reg[7]/Q
                         net (fo=2, routed)           0.810     6.741    get_uart_clk/count_reg[7]
    SLICE_X5Y176         LUT6 (Prop_lut6_I2_O)        0.124     6.865 r  get_uart_clk/count[0]_i_3__0/O
                         net (fo=2, routed)           0.806     7.671    get_uart_clk/count[0]_i_3__0_n_0
    SLICE_X5Y175         LUT3 (Prop_lut3_I1_O)        0.124     7.795 r  get_uart_clk/count[0]_i_1__0/O
                         net (fo=13, routed)          0.703     8.498    get_uart_clk/count[0]_i_1__0_n_0
    SLICE_X4Y175         FDRE                                         r  get_uart_clk/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.746    15.168    get_uart_clk/clk_IBUF_BUFG
    SLICE_X4Y175         FDRE                                         r  get_uart_clk/count_reg[4]/C
                         clock pessimism              0.306    15.475    
                         clock uncertainty           -0.035    15.439    
    SLICE_X4Y175         FDRE (Setup_fdre_C_R)       -0.429    15.010    get_uart_clk/count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.010    
                         arrival time                          -8.498    
  -------------------------------------------------------------------
                         slack                                  6.512    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 get_uart_clk/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_uart_clk/clock_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.453%)  route 0.190ns (50.547%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.666     1.586    get_uart_clk/clk_IBUF_BUFG
    SLICE_X4Y174         FDRE                                         r  get_uart_clk/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y174         FDRE (Prop_fdre_C_Q)         0.141     1.727 r  get_uart_clk/count_reg[0]/Q
                         net (fo=3, routed)           0.190     1.917    get_uart_clk/count_reg[0]
    SLICE_X5Y175         LUT4 (Prop_lut4_I2_O)        0.045     1.962 r  get_uart_clk/clock_out_i_1__0/O
                         net (fo=1, routed)           0.000     1.962    get_uart_clk/clock_out_i_1__0_n_0
    SLICE_X5Y175         FDRE                                         r  get_uart_clk/clock_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.940     2.105    get_uart_clk/clk_IBUF_BUFG
    SLICE_X5Y175         FDRE                                         r  get_uart_clk/clock_out_reg/C
                         clock pessimism             -0.483     1.622    
    SLICE_X5Y175         FDRE (Hold_fdre_C_D)         0.091     1.713    get_uart_clk/clock_out_reg
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 get_db_clk/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_db_clk/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.667     1.587    get_db_clk/clk_IBUF_BUFG
    SLICE_X1Y175         FDRE                                         r  get_db_clk/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y175         FDRE (Prop_fdre_C_Q)         0.141     1.728 r  get_db_clk/count_reg[19]/Q
                         net (fo=2, routed)           0.117     1.845    get_db_clk/count_reg[19]
    SLICE_X1Y175         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.953 r  get_db_clk/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.953    get_db_clk/count_reg[16]_i_1_n_4
    SLICE_X1Y175         FDRE                                         r  get_db_clk/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.941     2.106    get_db_clk/clk_IBUF_BUFG
    SLICE_X1Y175         FDRE                                         r  get_db_clk/count_reg[19]/C
                         clock pessimism             -0.519     1.587    
    SLICE_X1Y175         FDRE (Hold_fdre_C_D)         0.105     1.692    get_db_clk/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 get_db_clk/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_db_clk/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.670     1.590    get_db_clk/clk_IBUF_BUFG
    SLICE_X1Y172         FDRE                                         r  get_db_clk/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y172         FDRE (Prop_fdre_C_Q)         0.141     1.731 r  get_db_clk/count_reg[7]/Q
                         net (fo=2, routed)           0.117     1.848    get_db_clk/count_reg[7]
    SLICE_X1Y172         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.956 r  get_db_clk/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.956    get_db_clk/count_reg[4]_i_1_n_4
    SLICE_X1Y172         FDRE                                         r  get_db_clk/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.944     2.109    get_db_clk/clk_IBUF_BUFG
    SLICE_X1Y172         FDRE                                         r  get_db_clk/count_reg[7]/C
                         clock pessimism             -0.519     1.590    
    SLICE_X1Y172         FDRE (Hold_fdre_C_D)         0.105     1.695    get_db_clk/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 get_db_clk/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_db_clk/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.668     1.588    get_db_clk/clk_IBUF_BUFG
    SLICE_X1Y173         FDRE                                         r  get_db_clk/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y173         FDRE (Prop_fdre_C_Q)         0.141     1.729 r  get_db_clk/count_reg[11]/Q
                         net (fo=2, routed)           0.119     1.848    get_db_clk/count_reg[11]
    SLICE_X1Y173         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.956 r  get_db_clk/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.956    get_db_clk/count_reg[8]_i_1_n_4
    SLICE_X1Y173         FDRE                                         r  get_db_clk/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.942     2.107    get_db_clk/clk_IBUF_BUFG
    SLICE_X1Y173         FDRE                                         r  get_db_clk/count_reg[11]/C
                         clock pessimism             -0.519     1.588    
    SLICE_X1Y173         FDRE (Hold_fdre_C_D)         0.105     1.693    get_db_clk/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 get_db_clk/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_db_clk/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.670     1.590    get_db_clk/clk_IBUF_BUFG
    SLICE_X1Y171         FDRE                                         r  get_db_clk/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y171         FDRE (Prop_fdre_C_Q)         0.141     1.731 r  get_db_clk/count_reg[3]/Q
                         net (fo=2, routed)           0.120     1.851    get_db_clk/count_reg[3]
    SLICE_X1Y171         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.959 r  get_db_clk/count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.959    get_db_clk/count_reg[0]_i_2_n_4
    SLICE_X1Y171         FDRE                                         r  get_db_clk/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.945     2.110    get_db_clk/clk_IBUF_BUFG
    SLICE_X1Y171         FDRE                                         r  get_db_clk/count_reg[3]/C
                         clock pessimism             -0.520     1.590    
    SLICE_X1Y171         FDRE (Hold_fdre_C_D)         0.105     1.695    get_db_clk/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 get_db_clk/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_db_clk/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.667     1.587    get_db_clk/clk_IBUF_BUFG
    SLICE_X1Y174         FDRE                                         r  get_db_clk/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y174         FDRE (Prop_fdre_C_Q)         0.141     1.728 r  get_db_clk/count_reg[15]/Q
                         net (fo=2, routed)           0.120     1.848    get_db_clk/count_reg[15]
    SLICE_X1Y174         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.956 r  get_db_clk/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.956    get_db_clk/count_reg[12]_i_1_n_4
    SLICE_X1Y174         FDRE                                         r  get_db_clk/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.941     2.106    get_db_clk/clk_IBUF_BUFG
    SLICE_X1Y174         FDRE                                         r  get_db_clk/count_reg[15]/C
                         clock pessimism             -0.519     1.587    
    SLICE_X1Y174         FDRE (Hold_fdre_C_D)         0.105     1.692    get_db_clk/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 get_db_clk/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_db_clk/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.670     1.590    get_db_clk/clk_IBUF_BUFG
    SLICE_X1Y172         FDRE                                         r  get_db_clk/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y172         FDRE (Prop_fdre_C_Q)         0.141     1.731 r  get_db_clk/count_reg[4]/Q
                         net (fo=2, routed)           0.116     1.847    get_db_clk/count_reg[4]
    SLICE_X1Y172         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.962 r  get_db_clk/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.962    get_db_clk/count_reg[4]_i_1_n_7
    SLICE_X1Y172         FDRE                                         r  get_db_clk/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.944     2.109    get_db_clk/clk_IBUF_BUFG
    SLICE_X1Y172         FDRE                                         r  get_db_clk/count_reg[4]/C
                         clock pessimism             -0.519     1.590    
    SLICE_X1Y172         FDRE (Hold_fdre_C_D)         0.105     1.695    get_db_clk/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 get_db_clk/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_db_clk/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.667     1.587    get_db_clk/clk_IBUF_BUFG
    SLICE_X1Y175         FDRE                                         r  get_db_clk/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y175         FDRE (Prop_fdre_C_Q)         0.141     1.728 r  get_db_clk/count_reg[16]/Q
                         net (fo=2, routed)           0.116     1.844    get_db_clk/count_reg[16]
    SLICE_X1Y175         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.959 r  get_db_clk/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.959    get_db_clk/count_reg[16]_i_1_n_7
    SLICE_X1Y175         FDRE                                         r  get_db_clk/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.941     2.106    get_db_clk/clk_IBUF_BUFG
    SLICE_X1Y175         FDRE                                         r  get_db_clk/count_reg[16]/C
                         clock pessimism             -0.519     1.587    
    SLICE_X1Y175         FDRE (Hold_fdre_C_D)         0.105     1.692    get_db_clk/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 get_db_clk/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_db_clk/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.670     1.590    get_db_clk/clk_IBUF_BUFG
    SLICE_X1Y172         FDRE                                         r  get_db_clk/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y172         FDRE (Prop_fdre_C_Q)         0.141     1.731 r  get_db_clk/count_reg[6]/Q
                         net (fo=2, routed)           0.120     1.851    get_db_clk/count_reg[6]
    SLICE_X1Y172         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.962 r  get_db_clk/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.962    get_db_clk/count_reg[4]_i_1_n_5
    SLICE_X1Y172         FDRE                                         r  get_db_clk/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.944     2.109    get_db_clk/clk_IBUF_BUFG
    SLICE_X1Y172         FDRE                                         r  get_db_clk/count_reg[6]/C
                         clock pessimism             -0.519     1.590    
    SLICE_X1Y172         FDRE (Hold_fdre_C_D)         0.105     1.695    get_db_clk/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 get_db_clk/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_db_clk/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.668     1.588    get_db_clk/clk_IBUF_BUFG
    SLICE_X1Y173         FDRE                                         r  get_db_clk/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y173         FDRE (Prop_fdre_C_Q)         0.141     1.729 r  get_db_clk/count_reg[10]/Q
                         net (fo=2, routed)           0.121     1.850    get_db_clk/count_reg[10]
    SLICE_X1Y173         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.961 r  get_db_clk/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.961    get_db_clk/count_reg[8]_i_1_n_5
    SLICE_X1Y173         FDRE                                         r  get_db_clk/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.942     2.107    get_db_clk/clk_IBUF_BUFG
    SLICE_X1Y173         FDRE                                         r  get_db_clk/count_reg[10]/C
                         clock pessimism             -0.519     1.588    
    SLICE_X1Y173         FDRE (Hold_fdre_C_D)         0.105     1.693    get_db_clk/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y173    get_db_clk/clock_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y171    get_db_clk/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y173    get_db_clk/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y173    get_db_clk/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y174    get_db_clk/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y174    get_db_clk/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y174    get_db_clk/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y174    get_db_clk/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y175    get_db_clk/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y173    get_db_clk/clock_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y173    get_db_clk/clock_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y171    get_db_clk/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y171    get_db_clk/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y173    get_db_clk/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y173    get_db_clk/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y173    get_db_clk/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y173    get_db_clk/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y174    get_db_clk/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y174    get_db_clk/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y173    get_db_clk/clock_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y173    get_db_clk/clock_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y171    get_db_clk/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y171    get_db_clk/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y173    get_db_clk/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y173    get_db_clk/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y173    get_db_clk/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y173    get_db_clk/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y174    get_db_clk/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y174    get_db_clk/count_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            69 Endpoints
Min Delay            69 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tmc/uart_transmitter_pin_reg/C
                            (rising edge-triggered cell FDSE)
  Destination:            uart_transmitter_pin
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.094ns  (logic 4.041ns (66.304%)  route 2.053ns (33.696%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y172         FDSE                         0.000     0.000 r  tmc/uart_transmitter_pin_reg/C
    SLICE_X2Y172         FDSE (Prop_fdse_C_Q)         0.518     0.518 r  tmc/uart_transmitter_pin_reg/Q
                         net (fo=1, routed)           2.053     2.571    uart_transmitter_pin_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.523     6.094 r  uart_transmitter_pin_OBUF_inst/O
                         net (fo=0)                   0.000     6.094    uart_transmitter_pin
    D10                                                               r  uart_transmitter_pin (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmc/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tmc/FSM_onehot_next_uart_state_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.011ns  (logic 0.937ns (31.118%)  route 2.074ns (68.882%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y172         FDRE                         0.000     0.000 r  tmc/counter_reg[0]/C
    SLICE_X4Y172         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  tmc/counter_reg[0]/Q
                         net (fo=8, routed)           1.021     1.477    tmc/counter_reg_n_0_[0]
    SLICE_X4Y173         LUT2 (Prop_lut2_I1_O)        0.154     1.631 f  tmc/FSM_onehot_next_uart_state[3]_i_3/O
                         net (fo=1, routed)           0.674     2.305    tmc/FSM_onehot_next_uart_state[3]_i_3_n_0
    SLICE_X4Y173         LUT6 (Prop_lut6_I5_O)        0.327     2.632 r  tmc/FSM_onehot_next_uart_state[3]_i_1/O
                         net (fo=4, routed)           0.379     3.011    tmc/p_0_in_0
    SLICE_X4Y173         FDSE                                         r  tmc/FSM_onehot_next_uart_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmc/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tmc/FSM_onehot_next_uart_state_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.011ns  (logic 0.937ns (31.118%)  route 2.074ns (68.882%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y172         FDRE                         0.000     0.000 r  tmc/counter_reg[0]/C
    SLICE_X4Y172         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  tmc/counter_reg[0]/Q
                         net (fo=8, routed)           1.021     1.477    tmc/counter_reg_n_0_[0]
    SLICE_X4Y173         LUT2 (Prop_lut2_I1_O)        0.154     1.631 f  tmc/FSM_onehot_next_uart_state[3]_i_3/O
                         net (fo=1, routed)           0.674     2.305    tmc/FSM_onehot_next_uart_state[3]_i_3_n_0
    SLICE_X4Y173         LUT6 (Prop_lut6_I5_O)        0.327     2.632 r  tmc/FSM_onehot_next_uart_state[3]_i_1/O
                         net (fo=4, routed)           0.379     3.011    tmc/p_0_in_0
    SLICE_X4Y173         FDRE                                         r  tmc/FSM_onehot_next_uart_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmc/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tmc/FSM_onehot_next_uart_state_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.011ns  (logic 0.937ns (31.118%)  route 2.074ns (68.882%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y172         FDRE                         0.000     0.000 r  tmc/counter_reg[0]/C
    SLICE_X4Y172         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  tmc/counter_reg[0]/Q
                         net (fo=8, routed)           1.021     1.477    tmc/counter_reg_n_0_[0]
    SLICE_X4Y173         LUT2 (Prop_lut2_I1_O)        0.154     1.631 f  tmc/FSM_onehot_next_uart_state[3]_i_3/O
                         net (fo=1, routed)           0.674     2.305    tmc/FSM_onehot_next_uart_state[3]_i_3_n_0
    SLICE_X4Y173         LUT6 (Prop_lut6_I5_O)        0.327     2.632 r  tmc/FSM_onehot_next_uart_state[3]_i_1/O
                         net (fo=4, routed)           0.379     3.011    tmc/p_0_in_0
    SLICE_X4Y173         FDRE                                         r  tmc/FSM_onehot_next_uart_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmc/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tmc/FSM_onehot_next_uart_state_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.011ns  (logic 0.937ns (31.118%)  route 2.074ns (68.882%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y172         FDRE                         0.000     0.000 r  tmc/counter_reg[0]/C
    SLICE_X4Y172         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  tmc/counter_reg[0]/Q
                         net (fo=8, routed)           1.021     1.477    tmc/counter_reg_n_0_[0]
    SLICE_X4Y173         LUT2 (Prop_lut2_I1_O)        0.154     1.631 f  tmc/FSM_onehot_next_uart_state[3]_i_3/O
                         net (fo=1, routed)           0.674     2.305    tmc/FSM_onehot_next_uart_state[3]_i_3_n_0
    SLICE_X4Y173         LUT6 (Prop_lut6_I5_O)        0.327     2.632 r  tmc/FSM_onehot_next_uart_state[3]_i_1/O
                         net (fo=4, routed)           0.379     3.011    tmc/p_0_in_0
    SLICE_X4Y173         FDRE                                         r  tmc/FSM_onehot_next_uart_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 right_btn
                            (input port)
  Destination:            db_walk_right/d1/temp_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.809ns  (logic 1.487ns (52.943%)  route 1.322ns (47.057%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  right_btn (IN)
                         net (fo=0)                   0.000     0.000    right_btn
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  right_btn_IBUF_inst/O
                         net (fo=1, routed)           1.322     2.809    db_walk_right/d1/right_btn_IBUF
    SLICE_X2Y175         FDRE                                         r  db_walk_right/d1/temp_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_jump/d1/temp_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tmc/data_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.683ns  (logic 0.766ns (28.552%)  route 1.917ns (71.448%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y175         FDRE                         0.000     0.000 r  db_jump/d1/temp_reg/C
    SLICE_X2Y175         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  db_jump/d1/temp_reg/Q
                         net (fo=7, routed)           0.938     1.456    db_jump/d2/q1
    SLICE_X2Y174         LUT2 (Prop_lut2_I1_O)        0.124     1.580 f  db_jump/d2/data[6]_i_2/O
                         net (fo=1, routed)           0.282     1.862    db_walk_right/d1/data_reg[6]
    SLICE_X2Y174         LUT6 (Prop_lut6_I0_O)        0.124     1.986 r  db_walk_right/d1/data[6]_i_1/O
                         net (fo=7, routed)           0.697     2.683    tmc/E[0]
    SLICE_X3Y173         FDRE                                         r  tmc/data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jump_btn
                            (input port)
  Destination:            db_jump/d1/temp_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.526ns  (logic 1.516ns (60.032%)  route 1.010ns (39.968%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B9                                                0.000     0.000 r  jump_btn (IN)
                         net (fo=0)                   0.000     0.000    jump_btn
    B9                   IBUF (Prop_ibuf_I_O)         1.516     1.516 r  jump_btn_IBUF_inst/O
                         net (fo=1, routed)           1.010     2.526    db_jump/d1/jump_btn_IBUF
    SLICE_X2Y175         FDRE                                         r  db_jump/d1/temp_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_jump/d1/temp_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tmc/data_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.510ns  (logic 0.766ns (30.517%)  route 1.744ns (69.483%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y175         FDRE                         0.000     0.000 r  db_jump/d1/temp_reg/C
    SLICE_X2Y175         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  db_jump/d1/temp_reg/Q
                         net (fo=7, routed)           0.938     1.456    db_jump/d2/q1
    SLICE_X2Y174         LUT2 (Prop_lut2_I1_O)        0.124     1.580 f  db_jump/d2/data[6]_i_2/O
                         net (fo=1, routed)           0.282     1.862    db_walk_right/d1/data_reg[6]
    SLICE_X2Y174         LUT6 (Prop_lut6_I0_O)        0.124     1.986 r  db_walk_right/d1/data[6]_i_1/O
                         net (fo=7, routed)           0.524     2.510    tmc/E[0]
    SLICE_X3Y175         FDRE                                         r  tmc/data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_jump/d1/temp_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tmc/data_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.510ns  (logic 0.766ns (30.517%)  route 1.744ns (69.483%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y175         FDRE                         0.000     0.000 r  db_jump/d1/temp_reg/C
    SLICE_X2Y175         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  db_jump/d1/temp_reg/Q
                         net (fo=7, routed)           0.938     1.456    db_jump/d2/q1
    SLICE_X2Y174         LUT2 (Prop_lut2_I1_O)        0.124     1.580 f  db_jump/d2/data[6]_i_2/O
                         net (fo=1, routed)           0.282     1.862    db_walk_right/d1/data_reg[6]
    SLICE_X2Y174         LUT6 (Prop_lut6_I0_O)        0.124     1.986 r  db_walk_right/d1/data[6]_i_1/O
                         net (fo=7, routed)           0.524     2.510    tmc/E[0]
    SLICE_X3Y175         FDRE                                         r  tmc/data_reg[2]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tmc/FSM_onehot_next_uart_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tmc/FSM_onehot_uart_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y173         FDRE                         0.000     0.000 r  tmc/FSM_onehot_next_uart_state_reg[2]/C
    SLICE_X4Y173         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  tmc/FSM_onehot_next_uart_state_reg[2]/Q
                         net (fo=1, routed)           0.059     0.187    tmc/FSM_onehot_next_uart_state_reg_n_0_[2]
    SLICE_X5Y173         FDRE                                         r  tmc/FSM_onehot_uart_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmc/FSM_onehot_next_uart_state_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            tmc/FSM_onehot_uart_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y173         FDSE                         0.000     0.000 r  tmc/FSM_onehot_next_uart_state_reg[0]/C
    SLICE_X4Y173         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  tmc/FSM_onehot_next_uart_state_reg[0]/Q
                         net (fo=1, routed)           0.118     0.259    tmc/FSM_onehot_next_uart_state_reg_n_0_[0]
    SLICE_X5Y173         FDRE                                         r  tmc/FSM_onehot_uart_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmc/shift_register_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tmc/shift_register_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.227ns (80.953%)  route 0.053ns (19.047%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y172         FDRE                         0.000     0.000 r  tmc/shift_register_reg[8]/C
    SLICE_X5Y172         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  tmc/shift_register_reg[8]/Q
                         net (fo=1, routed)           0.053     0.181    tmc/shift_register[8]
    SLICE_X5Y172         LUT6 (Prop_lut6_I0_O)        0.099     0.280 r  tmc/shift_register[7]_i_1/O
                         net (fo=1, routed)           0.000     0.280    tmc/shift_register_1[7]
    SLICE_X5Y172         FDRE                                         r  tmc/shift_register_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_jump/d2/temp_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tmc/data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.209ns (71.466%)  route 0.083ns (28.534%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y175         FDRE                         0.000     0.000 r  db_jump/d2/temp_reg/C
    SLICE_X2Y175         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  db_jump/d2/temp_reg/Q
                         net (fo=6, routed)           0.083     0.247    db_jump/d1/unbounced_jump_button
    SLICE_X3Y175         LUT4 (Prop_lut4_I1_O)        0.045     0.292 r  db_jump/d1/data[2]_i_1/O
                         net (fo=1, routed)           0.000     0.292    tmc/D[2]
    SLICE_X3Y175         FDRE                                         r  tmc/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_walk_right/d1/temp_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            db_walk_right/d2/temp_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.148ns (48.397%)  route 0.158ns (51.603%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y175         FDRE                         0.000     0.000 r  db_walk_right/d1/temp_reg/C
    SLICE_X2Y175         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  db_walk_right/d1/temp_reg/Q
                         net (fo=6, routed)           0.158     0.306    db_walk_right/d2/temp_reg_1
    SLICE_X2Y175         FDRE                                         r  db_walk_right/d2/temp_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmc/next_state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tmc/state_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.146ns (46.163%)  route 0.170ns (53.837%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y174         FDRE                         0.000     0.000 r  tmc/next_state_reg/C
    SLICE_X3Y174         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  tmc/next_state_reg/Q
                         net (fo=1, routed)           0.170     0.316    tmc/next_state
    SLICE_X3Y174         FDRE                                         r  tmc/state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmc/data_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tmc/shift_register_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.212ns (66.631%)  route 0.106ns (33.369%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y174         FDRE                         0.000     0.000 r  tmc/data_reg[0]/C
    SLICE_X2Y174         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  tmc/data_reg[0]/Q
                         net (fo=1, routed)           0.106     0.273    tmc/in5[1]
    SLICE_X2Y173         LUT6 (Prop_lut6_I2_O)        0.045     0.318 r  tmc/shift_register[1]_i_1/O
                         net (fo=1, routed)           0.000     0.318    tmc/shift_register_1[1]
    SLICE_X2Y173         FDRE                                         r  tmc/shift_register_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmc/FSM_onehot_uart_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tmc/FSM_onehot_next_uart_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.186ns (58.246%)  route 0.133ns (41.754%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y173         FDRE                         0.000     0.000 r  tmc/FSM_onehot_uart_state_reg[0]/C
    SLICE_X5Y173         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tmc/FSM_onehot_uart_state_reg[0]/Q
                         net (fo=14, routed)          0.133     0.274    tmc/FSM_onehot_uart_state_reg_n_0_[0]
    SLICE_X4Y173         LUT3 (Prop_lut3_I0_O)        0.045     0.319 r  tmc/FSM_onehot_next_uart_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.319    tmc/FSM_onehot_next_uart_state[1]_i_1_n_0
    SLICE_X4Y173         FDRE                                         r  tmc/FSM_onehot_next_uart_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmc/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tmc/data_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.191ns (59.012%)  route 0.133ns (40.988%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y174         FDRE                         0.000     0.000 r  tmc/state_reg/C
    SLICE_X3Y174         FDRE (Prop_fdre_C_Q)         0.146     0.146 f  tmc/state_reg/Q
                         net (fo=2, routed)           0.065     0.211    db_walk_right/d1/state
    SLICE_X2Y174         LUT6 (Prop_lut6_I1_O)        0.045     0.256 r  db_walk_right/d1/data[6]_i_1/O
                         net (fo=7, routed)           0.068     0.324    tmc/E[0]
    SLICE_X2Y174         FDRE                                         r  tmc/data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tmc/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tmc/data_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.191ns (59.012%)  route 0.133ns (40.988%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y174         FDRE                         0.000     0.000 r  tmc/state_reg/C
    SLICE_X3Y174         FDRE (Prop_fdre_C_Q)         0.146     0.146 f  tmc/state_reg/Q
                         net (fo=2, routed)           0.065     0.211    db_walk_right/d1/state
    SLICE_X2Y174         LUT6 (Prop_lut6_I1_O)        0.045     0.256 r  db_walk_right/d1/data[6]_i_1/O
                         net (fo=7, routed)           0.068     0.324    tmc/E[0]
    SLICE_X2Y174         FDRE                                         r  tmc/data_reg[3]/CE
  -------------------------------------------------------------------    -------------------





