

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_303.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-kernelBased                            1 # Does the approximator work as kernel based (default = 0)
-kernelId                               2 # Kernel ids where the approximation applied 
-hybridApproximation                    0 # Hybrid approximator (default = 0)
-errorPercentage                      100 # Error percentage (number of max flushed accesses)
-l1dApproximator                        1 # Memory access delete unit (default = 0)
-l1dSlicingAccessInterval                 5000 # Slice access window length (default = 1000)
-l2Approximator                         0 # Memory access delete unit (default = 0)
-l2SlicingAccessInterval                 5000 # Slice access window length (default = 1000)
-smOccupancy                            0 # sm occupancy (default = 0)
-smSlicingInterval                   5000 # Slice access window length (default = 1000)
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           0 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                  1000 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat                     100 # memory access runtime profiling sampling freq
-L1D_metrics                            0 # memory access runtime profiling for L1 data cache
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             0 # memory access runtime profiling for L2 cache
-DRAM_metrics                           0 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           0 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage                       2 # Error percentage for the flushes - (default = 1)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                  200 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
--------------------------------------------------------------
L1D access stats (for 0'th SM) 
--	Kid = 0 || L1D Acc = 144673, -- Miss = 83448, rate = 0.5768, -- PendHits = 2218, rate = 0.0153-- ResFail = 135249, rate = 0.9349
Error Per = 100 || Flushes = 834 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1387, -- Miss = 281, rate = 0.2026, -- PendHits = 85, rate = 0.0613-- ResFail = 105, rate = 0.0757
Error Per = 100 || Flushes = 2 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 124326, -- Miss = 81407, rate = 0.6548, -- PendHits = 2615, rate = 0.0210-- ResFail = 169223, rate = 1.3611
Error Per = 100 || Flushes = 814 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 170, -- Miss = 97, rate = 0.5706, -- PendHits = 4, rate = 0.0235-- ResFail = 109, rate = 0.6412
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 122165, -- Miss = 81179, rate = 0.6645, -- PendHits = 2804, rate = 0.0230-- ResFail = 183800, rate = 1.5045
Error Per = 100 || Flushes = 811 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 96, rate = 0.8000, -- PendHits = 0, rate = 0.0000-- ResFail = 103, rate = 0.8583
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 1'th SM) 
--	Kid = 0 || L1D Acc = 127698, -- Miss = 76127, rate = 0.5961, -- PendHits = 2190, rate = 0.0171-- ResFail = 117450, rate = 0.9197
Error Per = 100 || Flushes = 761 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1372, -- Miss = 273, rate = 0.1990, -- PendHits = 342, rate = 0.2493-- ResFail = 111, rate = 0.0809
Error Per = 100 || Flushes = 2 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 110149, -- Miss = 73355, rate = 0.6660, -- PendHits = 2417, rate = 0.0219-- ResFail = 153227, rate = 1.3911
Error Per = 100 || Flushes = 733 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 183, -- Miss = 104, rate = 0.5683, -- PendHits = 32, rate = 0.1749-- ResFail = 103, rate = 0.5628
Error Per = 100 || Flushes = 1 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 107993, -- Miss = 73186, rate = 0.6777, -- PendHits = 2612, rate = 0.0242-- ResFail = 162431, rate = 1.5041
Error Per = 100 || Flushes = 731 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 23, rate = 0.1917-- ResFail = 108, rate = 0.9000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 2'th SM) 
--	Kid = 0 || L1D Acc = 127622, -- Miss = 74917, rate = 0.5870, -- PendHits = 2141, rate = 0.0168-- ResFail = 119551, rate = 0.9368
Error Per = 100 || Flushes = 749 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1483, -- Miss = 279, rate = 0.1881, -- PendHits = 356, rate = 0.2401-- ResFail = 141, rate = 0.0951
Error Per = 100 || Flushes = 2 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 109909, -- Miss = 72849, rate = 0.6628, -- PendHits = 2484, rate = 0.0226-- ResFail = 142732, rate = 1.2986
Error Per = 100 || Flushes = 728 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 171, -- Miss = 102, rate = 0.5965, -- PendHits = 30, rate = 0.1754-- ResFail = 109, rate = 0.6374
Error Per = 100 || Flushes = 1 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 107432, -- Miss = 72588, rate = 0.6757, -- PendHits = 2520, rate = 0.0235-- ResFail = 161408, rate = 1.5024
Error Per = 100 || Flushes = 725 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 23, rate = 0.1917-- ResFail = 109, rate = 0.9083
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 3'th SM) 
--	Kid = 0 || L1D Acc = 141730, -- Miss = 81727, rate = 0.5766, -- PendHits = 2323, rate = 0.0164-- ResFail = 137143, rate = 0.9676
Error Per = 100 || Flushes = 817 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1517, -- Miss = 305, rate = 0.2011, -- PendHits = 382, rate = 0.2518-- ResFail = 170, rate = 0.1121
Error Per = 100 || Flushes = 3 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 122134, -- Miss = 80330, rate = 0.6577, -- PendHits = 2852, rate = 0.0234-- ResFail = 162461, rate = 1.3302
Error Per = 100 || Flushes = 803 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 195, -- Miss = 103, rate = 0.5282, -- PendHits = 39, rate = 0.2000-- ResFail = 103, rate = 0.5282
Error Per = 100 || Flushes = 1 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 118716, -- Miss = 79825, rate = 0.6724, -- PendHits = 2749, rate = 0.0232-- ResFail = 181005, rate = 1.5247
Error Per = 100 || Flushes = 798 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 8, rate = 0.0667-- ResFail = 103, rate = 0.8583
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 4'th SM) 
--	Kid = 0 || L1D Acc = 128035, -- Miss = 75942, rate = 0.5931, -- PendHits = 2249, rate = 0.0176-- ResFail = 117095, rate = 0.9146
Error Per = 100 || Flushes = 759 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1498, -- Miss = 304, rate = 0.2029, -- PendHits = 337, rate = 0.2250-- ResFail = 146, rate = 0.0975
Error Per = 100 || Flushes = 3 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 111881, -- Miss = 73161, rate = 0.6539, -- PendHits = 2614, rate = 0.0234-- ResFail = 139451, rate = 1.2464
Error Per = 100 || Flushes = 731 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 194, -- Miss = 105, rate = 0.5412, -- PendHits = 35, rate = 0.1804-- ResFail = 103, rate = 0.5309
Error Per = 100 || Flushes = 1 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 108905, -- Miss = 72860, rate = 0.6690, -- PendHits = 2514, rate = 0.0231-- ResFail = 157487, rate = 1.4461
Error Per = 100 || Flushes = 728 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 23, rate = 0.1917-- ResFail = 108, rate = 0.9000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 5'th SM) 
--	Kid = 0 || L1D Acc = 133486, -- Miss = 78305, rate = 0.5866, -- PendHits = 2304, rate = 0.0173-- ResFail = 136847, rate = 1.0252
Error Per = 100 || Flushes = 783 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1536, -- Miss = 303, rate = 0.1973, -- PendHits = 357, rate = 0.2324-- ResFail = 177, rate = 0.1152
Error Per = 100 || Flushes = 3 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 115723, -- Miss = 77041, rate = 0.6657, -- PendHits = 2633, rate = 0.0228-- ResFail = 164914, rate = 1.4251
Error Per = 100 || Flushes = 770 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 168, -- Miss = 103, rate = 0.6131, -- PendHits = 30, rate = 0.1786-- ResFail = 108, rate = 0.6429
Error Per = 100 || Flushes = 1 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 113198, -- Miss = 76368, rate = 0.6746, -- PendHits = 2535, rate = 0.0224-- ResFail = 174429, rate = 1.5409
Error Per = 100 || Flushes = 763 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 23, rate = 0.1917-- ResFail = 103, rate = 0.8583
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 6'th SM) 
--	Kid = 0 || L1D Acc = 133195, -- Miss = 77656, rate = 0.5830, -- PendHits = 2488, rate = 0.0187-- ResFail = 127970, rate = 0.9608
Error Per = 100 || Flushes = 776 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1564, -- Miss = 320, rate = 0.2046, -- PendHits = 310, rate = 0.1982-- ResFail = 131, rate = 0.0838
Error Per = 100 || Flushes = 3 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 115435, -- Miss = 76806, rate = 0.6654, -- PendHits = 2588, rate = 0.0224-- ResFail = 160155, rate = 1.3874
Error Per = 100 || Flushes = 768 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 185, -- Miss = 102, rate = 0.5514, -- PendHits = 36, rate = 0.1946-- ResFail = 108, rate = 0.5838
Error Per = 100 || Flushes = 1 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 113159, -- Miss = 76746, rate = 0.6782, -- PendHits = 2814, rate = 0.0249-- ResFail = 170847, rate = 1.5098
Error Per = 100 || Flushes = 767 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 22, rate = 0.1833-- ResFail = 103, rate = 0.8583
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 7'th SM) 
--	Kid = 0 || L1D Acc = 129779, -- Miss = 74110, rate = 0.5710, -- PendHits = 2172, rate = 0.0167-- ResFail = 118726, rate = 0.9148
Error Per = 100 || Flushes = 741 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1572, -- Miss = 319, rate = 0.2029, -- PendHits = 357, rate = 0.2271-- ResFail = 170, rate = 0.1081
Error Per = 100 || Flushes = 3 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 111497, -- Miss = 73153, rate = 0.6561, -- PendHits = 2362, rate = 0.0212-- ResFail = 150109, rate = 1.3463
Error Per = 100 || Flushes = 731 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 167, -- Miss = 102, rate = 0.6108, -- PendHits = 27, rate = 0.1617-- ResFail = 108, rate = 0.6467
Error Per = 100 || Flushes = 1 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 109464, -- Miss = 72940, rate = 0.6663, -- PendHits = 2429, rate = 0.0222-- ResFail = 159829, rate = 1.4601
Error Per = 100 || Flushes = 729 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 23, rate = 0.1917-- ResFail = 105, rate = 0.8750
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 8'th SM) 
--	Kid = 0 || L1D Acc = 138611, -- Miss = 80024, rate = 0.5773, -- PendHits = 2534, rate = 0.0183-- ResFail = 134922, rate = 0.9734
Error Per = 100 || Flushes = 800 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1453, -- Miss = 327, rate = 0.2251, -- PendHits = 357, rate = 0.2457-- ResFail = 108, rate = 0.0743
Error Per = 100 || Flushes = 3 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 119672, -- Miss = 79832, rate = 0.6671, -- PendHits = 2667, rate = 0.0223-- ResFail = 169581, rate = 1.4170
Error Per = 100 || Flushes = 798 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 169, -- Miss = 103, rate = 0.6095, -- PendHits = 31, rate = 0.1834-- ResFail = 103, rate = 0.6095
Error Per = 100 || Flushes = 1 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 117632, -- Miss = 79563, rate = 0.6764, -- PendHits = 2639, rate = 0.0224-- ResFail = 179407, rate = 1.5252
Error Per = 100 || Flushes = 795 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 23, rate = 0.1917-- ResFail = 105, rate = 0.8750
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 9'th SM) 
--	Kid = 0 || L1D Acc = 124030, -- Miss = 71436, rate = 0.5760, -- PendHits = 2206, rate = 0.0178-- ResFail = 122341, rate = 0.9864
Error Per = 100 || Flushes = 714 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1498, -- Miss = 338, rate = 0.2256, -- PendHits = 372, rate = 0.2483-- ResFail = 221, rate = 0.1475
Error Per = 100 || Flushes = 3 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 107197, -- Miss = 70674, rate = 0.6593, -- PendHits = 2365, rate = 0.0221-- ResFail = 141996, rate = 1.3246
Error Per = 100 || Flushes = 706 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 173, -- Miss = 107, rate = 0.6185, -- PendHits = 27, rate = 0.1561-- ResFail = 103, rate = 0.5954
Error Per = 100 || Flushes = 1 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 105076, -- Miss = 70304, rate = 0.6691, -- PendHits = 2331, rate = 0.0222-- ResFail = 157218, rate = 1.4962
Error Per = 100 || Flushes = 703 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 23, rate = 0.1917-- ResFail = 105, rate = 0.8750
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 10'th SM) 
--	Kid = 0 || L1D Acc = 138535, -- Miss = 77465, rate = 0.5592, -- PendHits = 2352, rate = 0.0170-- ResFail = 127478, rate = 0.9202
Error Per = 100 || Flushes = 774 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1559, -- Miss = 344, rate = 0.2207, -- PendHits = 264, rate = 0.1693-- ResFail = 193, rate = 0.1238
Error Per = 100 || Flushes = 3 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 119624, -- Miss = 76569, rate = 0.6401, -- PendHits = 2549, rate = 0.0213-- ResFail = 149796, rate = 1.2522
Error Per = 100 || Flushes = 765 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 178, -- Miss = 101, rate = 0.5674, -- PendHits = 23, rate = 0.1292-- ResFail = 108, rate = 0.6067
Error Per = 100 || Flushes = 1 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 117267, -- Miss = 75856, rate = 0.6469, -- PendHits = 2771, rate = 0.0236-- ResFail = 162047, rate = 1.3819
Error Per = 100 || Flushes = 758 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 23, rate = 0.1917-- ResFail = 93, rate = 0.7750
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 11'th SM) 
--	Kid = 0 || L1D Acc = 140266, -- Miss = 81656, rate = 0.5822, -- PendHits = 2559, rate = 0.0182-- ResFail = 145920, rate = 1.0403
Error Per = 100 || Flushes = 816 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1537, -- Miss = 334, rate = 0.2173, -- PendHits = 365, rate = 0.2375-- ResFail = 187, rate = 0.1217
Error Per = 100 || Flushes = 3 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 122085, -- Miss = 81239, rate = 0.6654, -- PendHits = 2597, rate = 0.0213-- ResFail = 170385, rate = 1.3956
Error Per = 100 || Flushes = 812 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 179, -- Miss = 107, rate = 0.5978, -- PendHits = 29, rate = 0.1620-- ResFail = 109, rate = 0.6089
Error Per = 100 || Flushes = 1 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 119684, -- Miss = 81150, rate = 0.6780, -- PendHits = 2694, rate = 0.0225-- ResFail = 184257, rate = 1.5395
Error Per = 100 || Flushes = 811 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 23, rate = 0.1917-- ResFail = 109, rate = 0.9083
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 12'th SM) 
--	Kid = 0 || L1D Acc = 132811, -- Miss = 75020, rate = 0.5649, -- PendHits = 2200, rate = 0.0166-- ResFail = 126811, rate = 0.9548
Error Per = 100 || Flushes = 750 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1554, -- Miss = 348, rate = 0.2239, -- PendHits = 309, rate = 0.1988-- ResFail = 223, rate = 0.1435
Error Per = 100 || Flushes = 3 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 114661, -- Miss = 74264, rate = 0.6477, -- PendHits = 2407, rate = 0.0210-- ResFail = 151232, rate = 1.3189
Error Per = 100 || Flushes = 742 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 173, -- Miss = 101, rate = 0.5838, -- PendHits = 30, rate = 0.1734-- ResFail = 97, rate = 0.5607
Error Per = 100 || Flushes = 1 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 112264, -- Miss = 74341, rate = 0.6622, -- PendHits = 2605, rate = 0.0232-- ResFail = 161582, rate = 1.4393
Error Per = 100 || Flushes = 743 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 23, rate = 0.1917-- ResFail = 108, rate = 0.9000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 13'th SM) 
--	Kid = 0 || L1D Acc = 129047, -- Miss = 75077, rate = 0.5818, -- PendHits = 2345, rate = 0.0182-- ResFail = 138514, rate = 1.0734
Error Per = 100 || Flushes = 750 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1534, -- Miss = 355, rate = 0.2314, -- PendHits = 277, rate = 0.1806-- ResFail = 206, rate = 0.1343
Error Per = 100 || Flushes = 3 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 112454, -- Miss = 74684, rate = 0.6641, -- PendHits = 2417, rate = 0.0215-- ResFail = 155669, rate = 1.3843
Error Per = 100 || Flushes = 746 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 182, -- Miss = 103, rate = 0.5659, -- PendHits = 30, rate = 0.1648-- ResFail = 103, rate = 0.5659
Error Per = 100 || Flushes = 1 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 109674, -- Miss = 74732, rate = 0.6814, -- PendHits = 2512, rate = 0.0229-- ResFail = 167984, rate = 1.5317
Error Per = 100 || Flushes = 747 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 23, rate = 0.1917-- ResFail = 105, rate = 0.8750
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 14'th SM) 
--	Kid = 0 || L1D Acc = 140410, -- Miss = 81573, rate = 0.5810, -- PendHits = 2508, rate = 0.0179-- ResFail = 154400, rate = 1.0996
Error Per = 100 || Flushes = 815 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1504, -- Miss = 344, rate = 0.2287, -- PendHits = 366, rate = 0.2434-- ResFail = 160, rate = 0.1064
Error Per = 100 || Flushes = 3 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 122665, -- Miss = 81519, rate = 0.6646, -- PendHits = 2679, rate = 0.0218-- ResFail = 178548, rate = 1.4556
Error Per = 100 || Flushes = 815 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 181, -- Miss = 105, rate = 0.5801, -- PendHits = 36, rate = 0.1989-- ResFail = 105, rate = 0.5801
Error Per = 100 || Flushes = 1 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 119728, -- Miss = 81249, rate = 0.6786, -- PendHits = 2828, rate = 0.0236-- ResFail = 190910, rate = 1.5945
Error Per = 100 || Flushes = 812 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 23, rate = 0.1917-- ResFail = 103, rate = 0.8583
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 15'th SM) 
--	Kid = 0 || L1D Acc = 132775, -- Miss = 75463, rate = 0.5684, -- PendHits = 2385, rate = 0.0180-- ResFail = 130625, rate = 0.9838
Error Per = 100 || Flushes = 754 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1495, -- Miss = 360, rate = 0.2408, -- PendHits = 328, rate = 0.2194-- ResFail = 219, rate = 0.1465
Error Per = 100 || Flushes = 3 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 115172, -- Miss = 74903, rate = 0.6504, -- PendHits = 2473, rate = 0.0215-- ResFail = 150866, rate = 1.3099
Error Per = 100 || Flushes = 749 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 175, -- Miss = 103, rate = 0.5886, -- PendHits = 32, rate = 0.1829-- ResFail = 108, rate = 0.6171
Error Per = 100 || Flushes = 1 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 112524, -- Miss = 74613, rate = 0.6631, -- PendHits = 2499, rate = 0.0222-- ResFail = 160591, rate = 1.4272
Error Per = 100 || Flushes = 746 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 15, rate = 0.1250-- ResFail = 108, rate = 0.9000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 16'th SM) 
--	Kid = 0 || L1D Acc = 138122, -- Miss = 77971, rate = 0.5645, -- PendHits = 2439, rate = 0.0177-- ResFail = 141950, rate = 1.0277
Error Per = 100 || Flushes = 779 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1539, -- Miss = 350, rate = 0.2274, -- PendHits = 314, rate = 0.2040-- ResFail = 212, rate = 0.1378
Error Per = 100 || Flushes = 3 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 119693, -- Miss = 77626, rate = 0.6485, -- PendHits = 2625, rate = 0.0219-- ResFail = 160804, rate = 1.3435
Error Per = 100 || Flushes = 776 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 176, -- Miss = 100, rate = 0.5682, -- PendHits = 32, rate = 0.1818-- ResFail = 103, rate = 0.5852
Error Per = 100 || Flushes = 1 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 117075, -- Miss = 77503, rate = 0.6620, -- PendHits = 2642, rate = 0.0226-- ResFail = 169870, rate = 1.4510
Error Per = 100 || Flushes = 775 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 23, rate = 0.1917-- ResFail = 103, rate = 0.8583
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 17'th SM) 
--	Kid = 0 || L1D Acc = 133458, -- Miss = 75248, rate = 0.5638, -- PendHits = 2448, rate = 0.0183-- ResFail = 137346, rate = 1.0291
Error Per = 100 || Flushes = 752 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1593, -- Miss = 349, rate = 0.2191, -- PendHits = 262, rate = 0.1645-- ResFail = 167, rate = 0.1048
Error Per = 100 || Flushes = 3 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 114723, -- Miss = 75468, rate = 0.6578, -- PendHits = 2392, rate = 0.0209-- ResFail = 156561, rate = 1.3647
Error Per = 100 || Flushes = 754 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 193, -- Miss = 108, rate = 0.5596, -- PendHits = 32, rate = 0.1658-- ResFail = 103, rate = 0.5337
Error Per = 100 || Flushes = 1 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 112320, -- Miss = 75251, rate = 0.6700, -- PendHits = 2558, rate = 0.0228-- ResFail = 169071, rate = 1.5053
Error Per = 100 || Flushes = 752 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 23, rate = 0.1917-- ResFail = 103, rate = 0.8583
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 18'th SM) 
--	Kid = 0 || L1D Acc = 143733, -- Miss = 83340, rate = 0.5798, -- PendHits = 2541, rate = 0.0177-- ResFail = 162414, rate = 1.1300
Error Per = 100 || Flushes = 833 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1497, -- Miss = 350, rate = 0.2338, -- PendHits = 337, rate = 0.2251-- ResFail = 197, rate = 0.1316
Error Per = 100 || Flushes = 3 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 125317, -- Miss = 83533, rate = 0.6666, -- PendHits = 2724, rate = 0.0217-- ResFail = 177686, rate = 1.4179
Error Per = 100 || Flushes = 835 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 184, -- Miss = 104, rate = 0.5652, -- PendHits = 34, rate = 0.1848-- ResFail = 105, rate = 0.5707
Error Per = 100 || Flushes = 1 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 122512, -- Miss = 83769, rate = 0.6838, -- PendHits = 3072, rate = 0.0251-- ResFail = 194290, rate = 1.5859
Error Per = 100 || Flushes = 837 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 22, rate = 0.1833-- ResFail = 105, rate = 0.8750
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 19'th SM) 
--	Kid = 0 || L1D Acc = 139281, -- Miss = 79750, rate = 0.5726, -- PendHits = 2466, rate = 0.0177-- ResFail = 150992, rate = 1.0841
Error Per = 100 || Flushes = 797 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1512, -- Miss = 354, rate = 0.2341, -- PendHits = 300, rate = 0.1984-- ResFail = 241, rate = 0.1594
Error Per = 100 || Flushes = 3 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 121167, -- Miss = 79718, rate = 0.6579, -- PendHits = 2570, rate = 0.0212-- ResFail = 168049, rate = 1.3869
Error Per = 100 || Flushes = 797 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 179, -- Miss = 104, rate = 0.5810, -- PendHits = 33, rate = 0.1844-- ResFail = 108, rate = 0.6034
Error Per = 100 || Flushes = 1 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 117994, -- Miss = 79248, rate = 0.6716, -- PendHits = 2510, rate = 0.0213-- ResFail = 181005, rate = 1.5340
Error Per = 100 || Flushes = 792 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 23, rate = 0.1917-- ResFail = 109, rate = 0.9083
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 20'th SM) 
--	Kid = 0 || L1D Acc = 133674, -- Miss = 76552, rate = 0.5727, -- PendHits = 2379, rate = 0.0178-- ResFail = 139101, rate = 1.0406
Error Per = 100 || Flushes = 765 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1606, -- Miss = 386, rate = 0.2403, -- PendHits = 288, rate = 0.1793-- ResFail = 195, rate = 0.1214
Error Per = 100 || Flushes = 3 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 116614, -- Miss = 76254, rate = 0.6539, -- PendHits = 2592, rate = 0.0222-- ResFail = 156828, rate = 1.3448
Error Per = 100 || Flushes = 762 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 164, -- Miss = 105, rate = 0.6402, -- PendHits = 23, rate = 0.1402-- ResFail = 103, rate = 0.6280
Error Per = 100 || Flushes = 1 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 114048, -- Miss = 76757, rate = 0.6730, -- PendHits = 2565, rate = 0.0225-- ResFail = 174753, rate = 1.5323
Error Per = 100 || Flushes = 767 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 23, rate = 0.1917-- ResFail = 109, rate = 0.9083
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 21'th SM) 
--	Kid = 0 || L1D Acc = 128936, -- Miss = 74420, rate = 0.5772, -- PendHits = 2464, rate = 0.0191-- ResFail = 142342, rate = 1.1040
Error Per = 100 || Flushes = 744 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1543, -- Miss = 357, rate = 0.2314, -- PendHits = 319, rate = 0.2067-- ResFail = 205, rate = 0.1329
Error Per = 100 || Flushes = 3 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 113192, -- Miss = 74681, rate = 0.6598, -- PendHits = 2678, rate = 0.0237-- ResFail = 156468, rate = 1.3823
Error Per = 100 || Flushes = 746 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 191, -- Miss = 106, rate = 0.5550, -- PendHits = 34, rate = 0.1780-- ResFail = 109, rate = 0.5707
Error Per = 100 || Flushes = 1 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 110486, -- Miss = 74618, rate = 0.6754, -- PendHits = 2735, rate = 0.0248-- ResFail = 170836, rate = 1.5462
Error Per = 100 || Flushes = 746 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 23, rate = 0.1917-- ResFail = 109, rate = 0.9083
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 22'th SM) 
--	Kid = 0 || L1D Acc = 135793, -- Miss = 77107, rate = 0.5678, -- PendHits = 2352, rate = 0.0173-- ResFail = 142375, rate = 1.0485
Error Per = 100 || Flushes = 771 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1566, -- Miss = 359, rate = 0.2292, -- PendHits = 288, rate = 0.1839-- ResFail = 205, rate = 0.1309
Error Per = 100 || Flushes = 3 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 117750, -- Miss = 77457, rate = 0.6578, -- PendHits = 2532, rate = 0.0215-- ResFail = 153799, rate = 1.3061
Error Per = 100 || Flushes = 774 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 180, -- Miss = 105, rate = 0.5833, -- PendHits = 29, rate = 0.1611-- ResFail = 103, rate = 0.5722
Error Per = 100 || Flushes = 1 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 115261, -- Miss = 77300, rate = 0.6707, -- PendHits = 2685, rate = 0.0233-- ResFail = 170361, rate = 1.4780
Error Per = 100 || Flushes = 773 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 23, rate = 0.1917-- ResFail = 108, rate = 0.9000
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 23'th SM) 
--	Kid = 0 || L1D Acc = 125459, -- Miss = 71861, rate = 0.5728, -- PendHits = 2356, rate = 0.0188-- ResFail = 140300, rate = 1.1183
Error Per = 100 || Flushes = 718 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1530, -- Miss = 364, rate = 0.2379, -- PendHits = 335, rate = 0.2190-- ResFail = 154, rate = 0.1007
Error Per = 100 || Flushes = 3 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 109860, -- Miss = 71739, rate = 0.6530, -- PendHits = 2433, rate = 0.0221-- ResFail = 154530, rate = 1.4066
Error Per = 100 || Flushes = 717 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 186, -- Miss = 105, rate = 0.5645, -- PendHits = 32, rate = 0.1720-- ResFail = 105, rate = 0.5645
Error Per = 100 || Flushes = 1 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 107266, -- Miss = 71947, rate = 0.6707, -- PendHits = 2745, rate = 0.0256-- ResFail = 165848, rate = 1.5461
Error Per = 100 || Flushes = 719 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 23, rate = 0.1917-- ResFail = 103, rate = 0.8583
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 24'th SM) 
--	Kid = 0 || L1D Acc = 131037, -- Miss = 73487, rate = 0.5608, -- PendHits = 2343, rate = 0.0179-- ResFail = 134045, rate = 1.0230
Error Per = 100 || Flushes = 734 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1578, -- Miss = 374, rate = 0.2370, -- PendHits = 298, rate = 0.1888-- ResFail = 197, rate = 0.1248
Error Per = 100 || Flushes = 3 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 113431, -- Miss = 73612, rate = 0.6490, -- PendHits = 2585, rate = 0.0228-- ResFail = 153235, rate = 1.3509
Error Per = 100 || Flushes = 736 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 171, -- Miss = 103, rate = 0.6023, -- PendHits = 29, rate = 0.1696-- ResFail = 93, rate = 0.5439
Error Per = 100 || Flushes = 1 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 111309, -- Miss = 73282, rate = 0.6584, -- PendHits = 2499, rate = 0.0225-- ResFail = 160798, rate = 1.4446
Error Per = 100 || Flushes = 732 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 23, rate = 0.1917-- ResFail = 93, rate = 0.7750
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 25'th SM) 
--	Kid = 0 || L1D Acc = 135210, -- Miss = 76304, rate = 0.5643, -- PendHits = 2414, rate = 0.0179-- ResFail = 135988, rate = 1.0058
Error Per = 100 || Flushes = 763 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1598, -- Miss = 374, rate = 0.2340, -- PendHits = 295, rate = 0.1846-- ResFail = 203, rate = 0.1270
Error Per = 100 || Flushes = 3 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 117463, -- Miss = 76523, rate = 0.6515, -- PendHits = 2546, rate = 0.0217-- ResFail = 147982, rate = 1.2598
Error Per = 100 || Flushes = 765 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 174, -- Miss = 106, rate = 0.6092, -- PendHits = 31, rate = 0.1782-- ResFail = 108, rate = 0.6207
Error Per = 100 || Flushes = 1 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 114804, -- Miss = 76745, rate = 0.6685, -- PendHits = 2604, rate = 0.0227-- ResFail = 166195, rate = 1.4476
Error Per = 100 || Flushes = 767 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 23, rate = 0.1917-- ResFail = 105, rate = 0.8750
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 26'th SM) 
--	Kid = 0 || L1D Acc = 140649, -- Miss = 78497, rate = 0.5581, -- PendHits = 2587, rate = 0.0184-- ResFail = 147493, rate = 1.0487
Error Per = 100 || Flushes = 784 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1495, -- Miss = 357, rate = 0.2388, -- PendHits = 367, rate = 0.2455-- ResFail = 158, rate = 0.1057
Error Per = 100 || Flushes = 3 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 124687, -- Miss = 78447, rate = 0.6292, -- PendHits = 2611, rate = 0.0209-- ResFail = 159618, rate = 1.2801
Error Per = 100 || Flushes = 784 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 171, -- Miss = 104, rate = 0.6082, -- PendHits = 29, rate = 0.1696-- ResFail = 105, rate = 0.6140
Error Per = 100 || Flushes = 1 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 118764, -- Miss = 78602, rate = 0.6618, -- PendHits = 2715, rate = 0.0229-- ResFail = 173896, rate = 1.4642
Error Per = 100 || Flushes = 786 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 22, rate = 0.1833-- ResFail = 109, rate = 0.9083
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 27'th SM) 
--	Kid = 0 || L1D Acc = 143576, -- Miss = 78702, rate = 0.5482, -- PendHits = 2405, rate = 0.0168-- ResFail = 150062, rate = 1.0452
Error Per = 100 || Flushes = 787 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1588, -- Miss = 364, rate = 0.2292, -- PendHits = 318, rate = 0.2003-- ResFail = 208, rate = 0.1310
Error Per = 100 || Flushes = 3 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 122616, -- Miss = 78876, rate = 0.6433, -- PendHits = 2437, rate = 0.0199-- ResFail = 158831, rate = 1.2954
Error Per = 100 || Flushes = 788 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 175, -- Miss = 104, rate = 0.5943, -- PendHits = 30, rate = 0.1714-- ResFail = 105, rate = 0.6000
Error Per = 100 || Flushes = 1 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 120070, -- Miss = 78760, rate = 0.6560, -- PendHits = 2636, rate = 0.0220-- ResFail = 170799, rate = 1.4225
Error Per = 100 || Flushes = 787 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 9, rate = 0.0750-- ResFail = 103, rate = 0.8583
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 28'th SM) 
--	Kid = 0 || L1D Acc = 142634, -- Miss = 77443, rate = 0.5429, -- PendHits = 2427, rate = 0.0170-- ResFail = 138889, rate = 0.9737
Error Per = 100 || Flushes = 774 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1589, -- Miss = 375, rate = 0.2360, -- PendHits = 270, rate = 0.1699-- ResFail = 206, rate = 0.1296
Error Per = 100 || Flushes = 3 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 121935, -- Miss = 77761, rate = 0.6377, -- PendHits = 2523, rate = 0.0207-- ResFail = 158102, rate = 1.2966
Error Per = 100 || Flushes = 777 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 172, -- Miss = 102, rate = 0.5930, -- PendHits = 30, rate = 0.1744-- ResFail = 109, rate = 0.6337
Error Per = 100 || Flushes = 1 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 119243, -- Miss = 77714, rate = 0.6517, -- PendHits = 2522, rate = 0.0212-- ResFail = 160523, rate = 1.3462
Error Per = 100 || Flushes = 777 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 120, -- Miss = 97, rate = 0.8083, -- PendHits = 23, rate = 0.1917-- ResFail = 105, rate = 0.8750
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 29'th SM) 
--	Kid = 0 || L1D Acc = 108881, -- Miss = 60448, rate = 0.5552, -- PendHits = 1972, rate = 0.0181-- ResFail = 86641, rate = 0.7957
Error Per = 100 || Flushes = 604 || slicingInterval = 5000
--	Kid = 1 || L1D Acc = 1340, -- Miss = 323, rate = 0.2410, -- PendHits = 328, rate = 0.2448-- ResFail = 169, rate = 0.1261
Error Per = 100 || Flushes = 3 || slicingInterval = 5000
--	Kid = 2 || L1D Acc = 95984, -- Miss = 60315, rate = 0.6284, -- PendHits = 1924, rate = 0.0200-- ResFail = 92540, rate = 0.9641
Error Per = 100 || Flushes = 603 || slicingInterval = 5000
--	Kid = 3 || L1D Acc = 143, -- Miss = 84, rate = 0.5874, -- PendHits = 25, rate = 0.1748-- ResFail = 84, rate = 0.5874
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L1D Acc = 93701, -- Miss = 60678, rate = 0.6476, -- PendHits = 2244, rate = 0.0239-- ResFail = 115060, rate = 1.2279
Error Per = 100 || Flushes = 606 || slicingInterval = 5000
--	Kid = 5 || L1D Acc = 99, -- Miss = 80, rate = 0.8081, -- PendHits = 19, rate = 0.1919-- ResFail = 84, rate = 0.8485
Error Per = 100 || Flushes = 0 || slicingInterval = 5000
d846cbd643945699eb52f738a05d6191  /home/pars/Documents/expSetups/a14/cc_base_L1D_100__socFBBerkeley13
Extracting PTX file and ptxas options    1: cc_base_L1D_100__socFBBerkeley13.1.sm_75.ptx -arch=sm_75
Parallel calisiyor
self exe links to: /home/pars/Documents/expSetups/a14/cc_base_L1D_100__socFBBerkeley13
self exe links to: /home/pars/Documents/expSetups/a14/cc_base_L1D_100__socFBBerkeley13
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/expSetups/a14/cc_base_L1D_100__socFBBerkeley13
Running md5sum using "md5sum /home/pars/Documents/expSetups/a14/cc_base_L1D_100__socFBBerkeley13 "
self exe links to: /home/pars/Documents/expSetups/a14/cc_base_L1D_100__socFBBerkeley13
Extracting specific PTX file named cc_base_L1D_100__socFBBerkeley13.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z8shortcutiPi : hostFun 0x0x559dcf0cd04a, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing cc_base_L1D_100__socFBBerkeley13.1.sm_75.ptx
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z4hookiPKmPKiPiPb'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z8shortcutiPi'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cc_base_L1D_100__socFBBerkeley13.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from cc_base_L1D_100__socFBBerkeley13.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z8shortcutiPi' : regs=12, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z4hookiPKmPKiPiPb' : regs=18, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: __cudaRegisterFunction _Z4hookiPKmPKiPiPb : hostFun 0x0x559dcf0ccecf, fat_cubin_handle = 1
Connected Component by Xuhao Chen
Reading (.mtx) input file ../../gardenia/datasets/socfb-Berkeley13.mtx
Removing redundent edges... 0 redundent edges are removed
|V| 22900 |E| 1704838
This graph is symmetrized
Launching CUDA CC solver (90 CTAs, 256 threads/CTA) ...
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc3442bbec..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc3442bbe0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc3442bbd8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc3442bbd0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc3442bbc8..

GPGPU-Sim PTX: cudaLaunch for 0x0x559dcf0ccecf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: Finding dominators for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: Finding postdominators for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: reconvergence points for _Z4hookiPKmPKiPiPb...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x068 (cc_base_L1D_100__socFBBerkeley13.1.sm_75.ptx:42) @%p1 bra $L__BB0_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x408 (cc_base_L1D_100__socFBBerkeley13.1.sm_75.ptx:201) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0b8 (cc_base_L1D_100__socFBBerkeley13.1.sm_75.ptx:53) @%p2 bra $L__BB0_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x408 (cc_base_L1D_100__socFBBerkeley13.1.sm_75.ptx:201) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0e0 (cc_base_L1D_100__socFBBerkeley13.1.sm_75.ptx:59) @%p3 bra $L__BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (cc_base_L1D_100__socFBBerkeley13.1.sm_75.ptx:97) not.b32 %r33, %r3;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x130 (cc_base_L1D_100__socFBBerkeley13.1.sm_75.ptx:75) @%p4 bra $L__BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x188 (cc_base_L1D_100__socFBBerkeley13.1.sm_75.ptx:90) add.s32 %r57, %r57, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x170 (cc_base_L1D_100__socFBBerkeley13.1.sm_75.ptx:84) @%p5 bra $L__BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x188 (cc_base_L1D_100__socFBBerkeley13.1.sm_75.ptx:90) add.s32 %r57, %r57, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1a8 (cc_base_L1D_100__socFBBerkeley13.1.sm_75.ptx:94) @%p6 bra $L__BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (cc_base_L1D_100__socFBBerkeley13.1.sm_75.ptx:97) not.b32 %r33, %r3;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1c8 (cc_base_L1D_100__socFBBerkeley13.1.sm_75.ptx:100) @%p7 bra $L__BB0_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x408 (cc_base_L1D_100__socFBBerkeley13.1.sm_75.ptx:201) ret;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x210 (cc_base_L1D_100__socFBBerkeley13.1.sm_75.ptx:114) @%p8 bra $L__BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x268 (cc_base_L1D_100__socFBBerkeley13.1.sm_75.ptx:129) ld.global.u32 %r41, [%rd42+4];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x250 (cc_base_L1D_100__socFBBerkeley13.1.sm_75.ptx:123) @%p9 bra $L__BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x268 (cc_base_L1D_100__socFBBerkeley13.1.sm_75.ptx:129) ld.global.u32 %r41, [%rd42+4];
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x290 (cc_base_L1D_100__socFBBerkeley13.1.sm_75.ptx:136) @%p10 bra $L__BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (cc_base_L1D_100__socFBBerkeley13.1.sm_75.ptx:151) ld.global.u32 %r46, [%rd42+8];
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x2d0 (cc_base_L1D_100__socFBBerkeley13.1.sm_75.ptx:145) @%p11 bra $L__BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (cc_base_L1D_100__socFBBerkeley13.1.sm_75.ptx:151) ld.global.u32 %r46, [%rd42+8];
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x310 (cc_base_L1D_100__socFBBerkeley13.1.sm_75.ptx:158) @%p12 bra $L__BB0_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x368 (cc_base_L1D_100__socFBBerkeley13.1.sm_75.ptx:173) ld.global.u32 %r51, [%rd42+12];
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x350 (cc_base_L1D_100__socFBBerkeley13.1.sm_75.ptx:167) @%p13 bra $L__BB0_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x368 (cc_base_L1D_100__socFBBerkeley13.1.sm_75.ptx:173) ld.global.u32 %r51, [%rd42+12];
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x390 (cc_base_L1D_100__socFBBerkeley13.1.sm_75.ptx:180) @%p14 bra $L__BB0_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e8 (cc_base_L1D_100__socFBBerkeley13.1.sm_75.ptx:195) add.s32 %r57, %r57, 4;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x3d0 (cc_base_L1D_100__socFBBerkeley13.1.sm_75.ptx:189) @%p15 bra $L__BB0_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e8 (cc_base_L1D_100__socFBBerkeley13.1.sm_75.ptx:195) add.s32 %r57, %r57, 4;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x400 (cc_base_L1D_100__socFBBerkeley13.1.sm_75.ptx:198) @%p16 bra $L__BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x408 (cc_base_L1D_100__socFBBerkeley13.1.sm_75.ptx:201) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z4hookiPKmPKiPiPb
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z4hookiPKmPKiPiPb'.
GPGPU-Sim PTX: pushing kernel '_Z4hookiPKmPKiPiPb' to stream 0, gridDim= (90,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
Simulation cycle for kernel 0 is = 10000
Simulation cycle for kernel 0 is = 15000
Simulation cycle for kernel 0 is = 20000
Simulation cycle for kernel 0 is = 25000
Simulation cycle for kernel 0 is = 30000
Simulation cycle for kernel 0 is = 35000
Simulation cycle for kernel 0 is = 40000
Simulation cycle for kernel 0 is = 45000
Simulation cycle for kernel 0 is = 50000
Simulation cycle for kernel 0 is = 55000
Simulation cycle for kernel 0 is = 60000
Simulation cycle for kernel 0 is = 65000
Simulation cycle for kernel 0 is = 70000
Simulation cycle for kernel 0 is = 75000
Simulation cycle for kernel 0 is = 80000
Simulation cycle for kernel 0 is = 85000
Simulation cycle for kernel 0 is = 90000
Simulation cycle for kernel 0 is = 95000
Simulation cycle for kernel 0 is = 100000
Simulation cycle for kernel 0 is = 105000
Simulation cycle for kernel 0 is = 110000
Simulation cycle for kernel 0 is = 115000
Simulation cycle for kernel 0 is = 120000
Simulation cycle for kernel 0 is = 125000
Simulation cycle for kernel 0 is = 130000
Simulation cycle for kernel 0 is = 135000
Simulation cycle for kernel 0 is = 140000
Simulation cycle for kernel 0 is = 145000
Simulation cycle for kernel 0 is = 150000
Simulation cycle for kernel 0 is = 155000
Simulation cycle for kernel 0 is = 160000
Simulation cycle for kernel 0 is = 165000
Simulation cycle for kernel 0 is = 170000
Simulation cycle for kernel 0 is = 175000
Simulation cycle for kernel 0 is = 180000
Simulation cycle for kernel 0 is = 185000
Simulation cycle for kernel 0 is = 190000
Simulation cycle for kernel 0 is = 195000
Simulation cycle for kernel 0 is = 200000
Simulation cycle for kernel 0 is = 205000
Simulation cycle for kernel 0 is = 210000
Simulation cycle for kernel 0 is = 215000
Simulation cycle for kernel 0 is = 220000
Simulation cycle for kernel 0 is = 225000
Simulation cycle for kernel 0 is = 230000
Simulation cycle for kernel 0 is = 235000
Simulation cycle for kernel 0 is = 240000
Simulation cycle for kernel 0 is = 245000
Simulation cycle for kernel 0 is = 250000
Simulation cycle for kernel 0 is = 255000
Simulation cycle for kernel 0 is = 260000
Simulation cycle for kernel 0 is = 265000
Simulation cycle for kernel 0 is = 270000
Simulation cycle for kernel 0 is = 275000
Simulation cycle for kernel 0 is = 280000
Simulation cycle for kernel 0 is = 285000
Simulation cycle for kernel 0 is = 290000
Simulation cycle for kernel 0 is = 295000
Simulation cycle for kernel 0 is = 300000
Simulation cycle for kernel 0 is = 305000
Simulation cycle for kernel 0 is = 310000
Simulation cycle for kernel 0 is = 315000
Simulation cycle for kernel 0 is = 320000
Simulation cycle for kernel 0 is = 325000
Simulation cycle for kernel 0 is = 330000
Simulation cycle for kernel 0 is = 335000
Simulation cycle for kernel 0 is = 340000
Simulation cycle for kernel 0 is = 345000
Simulation cycle for kernel 0 is = 350000
Simulation cycle for kernel 0 is = 355000
Simulation cycle for kernel 0 is = 360000
Simulation cycle for kernel 0 is = 365000
Simulation cycle for kernel 0 is = 370000
Simulation cycle for kernel 0 is = 375000
Simulation cycle for kernel 0 is = 380000
Simulation cycle for kernel 0 is = 385000
Simulation cycle for kernel 0 is = 390000
Simulation cycle for kernel 0 is = 395000
Simulation cycle for kernel 0 is = 400000
Simulation cycle for kernel 0 is = 405000
Simulation cycle for kernel 0 is = 410000
Simulation cycle for kernel 0 is = 415000
Simulation cycle for kernel 0 is = 420000
Simulation cycle for kernel 0 is = 425000
Simulation cycle for kernel 0 is = 430000
Simulation cycle for kernel 0 is = 435000
Simulation cycle for kernel 0 is = 440000
Simulation cycle for kernel 0 is = 445000
Simulation cycle for kernel 0 is = 450000
Simulation cycle for kernel 0 is = 455000
Simulation cycle for kernel 0 is = 460000
Simulation cycle for kernel 0 is = 465000
Simulation cycle for kernel 0 is = 470000
Simulation cycle for kernel 0 is = 475000
Simulation cycle for kernel 0 is = 480000
Simulation cycle for kernel 0 is = 485000
Simulation cycle for kernel 0 is = 490000
Simulation cycle for kernel 0 is = 495000
Simulation cycle for kernel 0 is = 500000
Simulation cycle for kernel 0 is = 505000
Simulation cycle for kernel 0 is = 510000
Simulation cycle for kernel 0 is = 515000
Simulation cycle for kernel 0 is = 520000
Simulation cycle for kernel 0 is = 525000
Simulation cycle for kernel 0 is = 530000
Simulation cycle for kernel 0 is = 535000
Simulation cycle for kernel 0 is = 540000
Simulation cycle for kernel 0 is = 545000
Simulation cycle for kernel 0 is = 550000
Simulation cycle for kernel 0 is = 555000
Simulation cycle for kernel 0 is = 560000
Simulation cycle for kernel 0 is = 565000
Simulation cycle for kernel 0 is = 570000
Simulation cycle for kernel 0 is = 575000
Simulation cycle for kernel 0 is = 580000
Simulation cycle for kernel 0 is = 585000
Simulation cycle for kernel 0 is = 590000
Simulation cycle for kernel 0 is = 595000
Simulation cycle for kernel 0 is = 600000
Simulation cycle for kernel 0 is = 605000
Simulation cycle for kernel 0 is = 610000
Simulation cycle for kernel 0 is = 615000
Simulation cycle for kernel 0 is = 620000
Simulation cycle for kernel 0 is = 625000
Simulation cycle for kernel 0 is = 630000
Simulation cycle for kernel 0 is = 635000
Simulation cycle for kernel 0 is = 640000
Simulation cycle for kernel 0 is = 645000
Simulation cycle for kernel 0 is = 650000
Simulation cycle for kernel 0 is = 655000
Simulation cycle for kernel 0 is = 660000
Simulation cycle for kernel 0 is = 665000
Simulation cycle for kernel 0 is = 670000
Simulation cycle for kernel 0 is = 675000
Simulation cycle for kernel 0 is = 680000
Simulation cycle for kernel 0 is = 685000
Simulation cycle for kernel 0 is = 690000
Simulation cycle for kernel 0 is = 695000
Simulation cycle for kernel 0 is = 700000
Simulation cycle for kernel 0 is = 705000
Simulation cycle for kernel 0 is = 710000
Simulation cycle for kernel 0 is = 715000
Simulation cycle for kernel 0 is = 720000
Simulation cycle for kernel 0 is = 725000
Simulation cycle for kernel 0 is = 730000
Simulation cycle for kernel 0 is = 735000
Simulation cycle for kernel 0 is = 740000
Simulation cycle for kernel 0 is = 745000
Simulation cycle for kernel 0 is = 750000
Simulation cycle for kernel 0 is = 755000
Simulation cycle for kernel 0 is = 760000
Simulation cycle for kernel 0 is = 765000
Simulation cycle for kernel 0 is = 770000
Simulation cycle for kernel 0 is = 775000
Simulation cycle for kernel 0 is = 780000
Simulation cycle for kernel 0 is = 785000
Simulation cycle for kernel 0 is = 790000
Simulation cycle for kernel 0 is = 795000
Simulation cycle for kernel 0 is = 800000
Simulation cycle for kernel 0 is = 805000
Simulation cycle for kernel 0 is = 810000
Simulation cycle for kernel 0 is = 815000
Simulation cycle for kernel 0 is = 820000
Simulation cycle for kernel 0 is = 825000
Simulation cycle for kernel 0 is = 830000
Simulation cycle for kernel 0 is = 835000
Simulation cycle for kernel 0 is = 840000
Simulation cycle for kernel 0 is = 845000
Simulation cycle for kernel 0 is = 850000
Simulation cycle for kernel 0 is = 855000
Simulation cycle for kernel 0 is = 860000
Simulation cycle for kernel 0 is = 865000
Simulation cycle for kernel 0 is = 870000
Simulation cycle for kernel 0 is = 875000
Simulation cycle for kernel 0 is = 880000
Simulation cycle for kernel 0 is = 885000
Simulation cycle for kernel 0 is = 890000
Simulation cycle for kernel 0 is = 895000
Simulation cycle for kernel 0 is = 900000
Simulation cycle for kernel 0 is = 905000
Simulation cycle for kernel 0 is = 910000
Simulation cycle for kernel 0 is = 915000
Simulation cycle for kernel 0 is = 920000
Simulation cycle for kernel 0 is = 925000
Simulation cycle for kernel 0 is = 930000
Simulation cycle for kernel 0 is = 935000
Simulation cycle for kernel 0 is = 940000
Simulation cycle for kernel 0 is = 945000
Simulation cycle for kernel 0 is = 950000
Simulation cycle for kernel 0 is = 955000
Simulation cycle for kernel 0 is = 960000
Simulation cycle for kernel 0 is = 965000
Simulation cycle for kernel 0 is = 970000
Simulation cycle for kernel 0 is = 975000
Simulation cycle for kernel 0 is = 980000
Simulation cycle for kernel 0 is = 985000
Simulation cycle for kernel 0 is = 990000
Simulation cycle for kernel 0 is = 995000
Simulation cycle for kernel 0 is = 1000000
Simulation cycle for kernel 0 is = 1005000
Simulation cycle for kernel 0 is = 1010000
Simulation cycle for kernel 0 is = 1015000
Simulation cycle for kernel 0 is = 1020000
Simulation cycle for kernel 0 is = 1025000
Simulation cycle for kernel 0 is = 1030000
Simulation cycle for kernel 0 is = 1035000
Simulation cycle for kernel 0 is = 1040000
Simulation cycle for kernel 0 is = 1045000
Simulation cycle for kernel 0 is = 1050000
Simulation cycle for kernel 0 is = 1055000
Simulation cycle for kernel 0 is = 1060000
Simulation cycle for kernel 0 is = 1065000
Simulation cycle for kernel 0 is = 1070000
Simulation cycle for kernel 0 is = 1075000
Simulation cycle for kernel 0 is = 1080000
Simulation cycle for kernel 0 is = 1085000
Simulation cycle for kernel 0 is = 1090000
Simulation cycle for kernel 0 is = 1095000
Simulation cycle for kernel 0 is = 1100000
Simulation cycle for kernel 0 is = 1105000
Simulation cycle for kernel 0 is = 1110000
Simulation cycle for kernel 0 is = 1115000
Simulation cycle for kernel 0 is = 1120000
Simulation cycle for kernel 0 is = 1125000
Simulation cycle for kernel 0 is = 1130000
Simulation cycle for kernel 0 is = 1135000
Simulation cycle for kernel 0 is = 1140000
Simulation cycle for kernel 0 is = 1145000
Simulation cycle for kernel 0 is = 1150000
Simulation cycle for kernel 0 is = 1155000
Simulation cycle for kernel 0 is = 1160000
Simulation cycle for kernel 0 is = 1165000
Simulation cycle for kernel 0 is = 1170000
Simulation cycle for kernel 0 is = 1175000
Simulation cycle for kernel 0 is = 1180000
Simulation cycle for kernel 0 is = 1185000
Simulation cycle for kernel 0 is = 1190000
Simulation cycle for kernel 0 is = 1195000
Simulation cycle for kernel 0 is = 1200000
Simulation cycle for kernel 0 is = 1205000
Simulation cycle for kernel 0 is = 1210000
Simulation cycle for kernel 0 is = 1215000
Simulation cycle for kernel 0 is = 1220000
Simulation cycle for kernel 0 is = 1225000
Simulation cycle for kernel 0 is = 1230000
Simulation cycle for kernel 0 is = 1235000
Simulation cycle for kernel 0 is = 1240000
Simulation cycle for kernel 0 is = 1245000
Simulation cycle for kernel 0 is = 1250000
Simulation cycle for kernel 0 is = 1255000
Simulation cycle for kernel 0 is = 1260000
Destroy streams for kernel 1: size 0
kernel_name = _Z4hookiPKmPKiPiPb 
kernel_launch_uid = 1 
gpu_sim_cycle = 1260196
gpu_sim_insn = 24714075
gpu_ipc =      19.6113
gpu_tot_sim_cycle = 1260196
gpu_tot_sim_insn = 24714075
gpu_tot_ipc =      19.6113
gpu_tot_issued_cta = 90
gpu_occupancy = 39.3558% 
gpu_tot_occupancy = 39.3558% 
max_total_param_size = 0
gpu_stall_dramfull = 17401
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.8339
partiton_level_parallism_total  =       1.8339
partiton_level_parallism_util =      10.7647
partiton_level_parallism_util_total  =      10.7647
L2_BW  =      80.1044 GB/Sec
L2_BW_total  =      80.1044 GB/Sec
gpu_total_sim_rate=6367

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 144673, Miss = 83448, Miss_rate = 0.577, Pending_hits = 2218, Reservation_fails = 135249
	L1D_cache_core[1]: Access = 127698, Miss = 76127, Miss_rate = 0.596, Pending_hits = 2190, Reservation_fails = 117450
	L1D_cache_core[2]: Access = 127622, Miss = 74917, Miss_rate = 0.587, Pending_hits = 2141, Reservation_fails = 119551
	L1D_cache_core[3]: Access = 141730, Miss = 81727, Miss_rate = 0.577, Pending_hits = 2323, Reservation_fails = 137143
	L1D_cache_core[4]: Access = 128035, Miss = 75942, Miss_rate = 0.593, Pending_hits = 2249, Reservation_fails = 117095
	L1D_cache_core[5]: Access = 133486, Miss = 78305, Miss_rate = 0.587, Pending_hits = 2304, Reservation_fails = 136847
	L1D_cache_core[6]: Access = 133195, Miss = 77656, Miss_rate = 0.583, Pending_hits = 2488, Reservation_fails = 127970
	L1D_cache_core[7]: Access = 129779, Miss = 74110, Miss_rate = 0.571, Pending_hits = 2172, Reservation_fails = 118726
	L1D_cache_core[8]: Access = 138611, Miss = 80024, Miss_rate = 0.577, Pending_hits = 2534, Reservation_fails = 134922
	L1D_cache_core[9]: Access = 124030, Miss = 71436, Miss_rate = 0.576, Pending_hits = 2206, Reservation_fails = 122341
	L1D_cache_core[10]: Access = 138535, Miss = 77465, Miss_rate = 0.559, Pending_hits = 2352, Reservation_fails = 127478
	L1D_cache_core[11]: Access = 140266, Miss = 81656, Miss_rate = 0.582, Pending_hits = 2559, Reservation_fails = 145920
	L1D_cache_core[12]: Access = 132811, Miss = 75020, Miss_rate = 0.565, Pending_hits = 2200, Reservation_fails = 126811
	L1D_cache_core[13]: Access = 129047, Miss = 75077, Miss_rate = 0.582, Pending_hits = 2345, Reservation_fails = 138514
	L1D_cache_core[14]: Access = 140410, Miss = 81573, Miss_rate = 0.581, Pending_hits = 2508, Reservation_fails = 154400
	L1D_cache_core[15]: Access = 132775, Miss = 75463, Miss_rate = 0.568, Pending_hits = 2385, Reservation_fails = 130625
	L1D_cache_core[16]: Access = 138122, Miss = 77971, Miss_rate = 0.565, Pending_hits = 2439, Reservation_fails = 141950
	L1D_cache_core[17]: Access = 133458, Miss = 75248, Miss_rate = 0.564, Pending_hits = 2448, Reservation_fails = 137346
	L1D_cache_core[18]: Access = 143733, Miss = 83340, Miss_rate = 0.580, Pending_hits = 2541, Reservation_fails = 162414
	L1D_cache_core[19]: Access = 139281, Miss = 79750, Miss_rate = 0.573, Pending_hits = 2466, Reservation_fails = 150992
	L1D_cache_core[20]: Access = 133674, Miss = 76552, Miss_rate = 0.573, Pending_hits = 2379, Reservation_fails = 139101
	L1D_cache_core[21]: Access = 128936, Miss = 74420, Miss_rate = 0.577, Pending_hits = 2464, Reservation_fails = 142342
	L1D_cache_core[22]: Access = 135793, Miss = 77107, Miss_rate = 0.568, Pending_hits = 2352, Reservation_fails = 142375
	L1D_cache_core[23]: Access = 125459, Miss = 71861, Miss_rate = 0.573, Pending_hits = 2356, Reservation_fails = 140300
	L1D_cache_core[24]: Access = 131037, Miss = 73487, Miss_rate = 0.561, Pending_hits = 2343, Reservation_fails = 134045
	L1D_cache_core[25]: Access = 135210, Miss = 76304, Miss_rate = 0.564, Pending_hits = 2414, Reservation_fails = 135988
	L1D_cache_core[26]: Access = 140649, Miss = 78497, Miss_rate = 0.558, Pending_hits = 2587, Reservation_fails = 147493
	L1D_cache_core[27]: Access = 143576, Miss = 78702, Miss_rate = 0.548, Pending_hits = 2405, Reservation_fails = 150062
	L1D_cache_core[28]: Access = 142634, Miss = 77443, Miss_rate = 0.543, Pending_hits = 2427, Reservation_fails = 138889
	L1D_cache_core[29]: Access = 108881, Miss = 60448, Miss_rate = 0.555, Pending_hits = 1972, Reservation_fails = 86641
	L1D_total_cache_accesses = 4023146
	L1D_total_cache_misses = 2301076
	L1D_total_cache_miss_rate = 0.5720
	L1D_total_cache_pending_hits = 70767
	L1D_total_cache_reservation_fails = 4040980
	L1D_cache_data_port_util = 0.137
	L1D_cache_fill_port_util = 0.191
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1641315
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 70767
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1852245
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4040684
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 448792
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 70767
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9988
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 296
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4013119
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10027

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 196439
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 3844245
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 296
ctas_completed 90, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 
distro:
3902, 7286, 3964, 5850, 2340, 5256, 10972, 1908, 5142, 4362, 9154, 4482, 5686, 3526, 7184, 5864, 7782, 2982, 18034, 4604, 5922, 3404, 3282, 3882, 
gpgpu_n_tot_thrd_icount = 110473792
gpgpu_n_tot_w_icount = 3452306
gpgpu_n_stall_shd_mem = 2216513
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2301037
gpgpu_n_mem_write_global = 10027
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 5168192
gpgpu_n_store_insn = 46756
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 115200
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2114549
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 101964
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:72230	W0_Idle:12963059	W0_Scoreboard:31655253	W1:1057566	W2:382406	W3:248712	W4:184764	W5:148593	W6:116232	W7:106202	W8:98200	W9:85279	W10:74616	W11:70632	W12:61111	W13:63089	W14:59438	W15:49839	W16:51999	W17:49438	W18:45034	W19:41534	W20:43452	W21:43111	W22:42927	W23:40121	W24:39880	W25:36994	W26:37062	W27:36914	W28:34782	W29:29213	W30:25711	W31:17056	W32:30399
single_issue_nums: WS0:904939	WS1:848461	WS2:858729	WS3:840177	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 18408296 {8:2301037,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 401080 {40:10027,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 92041480 {40:2301037,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 80216 {8:10027,}
maxmflatency = 3096 
max_icnt2mem_latency = 1489 
maxmrqlatency = 812 
max_icnt2sh_latency = 77 
averagemflatency = 440 
avg_icnt2mem_latency = 221 
avg_mrq_latency = 13 
avg_icnt2sh_latency = 4 
mrq_lat_table:192028 	2755 	5357 	11402 	12293 	6466 	4547 	5430 	3010 	99 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	381688 	1302162 	616430 	9954 	830 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	498828 	147533 	572966 	1076761 	14903 	73 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1184388 	746392 	323462 	53884 	2834 	104 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	520 	677 	58 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        48        48         5         4         8         8         5         4         7         4 
dram[1]:        64        64        62        64        52        56        48        49         5         5         8         7         5         5         5         4 
dram[2]:        64        64        61        60        56        50        50        48         3         5         5         5         7         5         4         4 
dram[3]:        64        64        57        60        56        56        49        48         5         4         6         4         6         5         4         4 
dram[4]:        64        64        64        64        64        64        48        49         5         6         4         5         7         8         6         6 
dram[5]:        64        64        55        64        64        64        48        49         4         4         4         4         6         4         4         5 
dram[6]:        64        64        55        60        64        61        48        49         5         7         5         5         4         4         5         6 
dram[7]:        64        64        56        64        64        64        49        47         4         4         4         5         5         5         7         8 
dram[8]:        64        64        64        64        64        64        44        44         6         5         5         4         8         8         4         4 
dram[9]:        64        64        64        64        64        64        44        44         5         6         4         4         8         5         4         4 
dram[10]:        64        64        58        64        64        64        44        44         7         8         5         8         4         4         4         6 
dram[11]:        64        64        58        58        64        64        44        44         5         8         7         5         5         7         7         6 
maximum service time to same row:
dram[0]:     84643     86069     39645     43527    156074    165557     71138     75196     54291     50655    108985    107981    101081     99727     60299     17256 
dram[1]:     87708     90562     46493     50743    167180    198422     77226     94666     48539     44848    110543    112179    104663    105170     15061     12106 
dram[2]:    154334    150625     64674     61090    199035    199791     98072    100841     10037     20786    114765    178729    105361    103532     90154     91573 
dram[3]:    177855    174301     59942     63818    200552    200918    104242    105313     20818     20627    176496    176902    102880     99834     90760     89542 
dram[4]:    170993    167909     67431     54367    203533    204528    109170    113433     23455     24792    176457    175645     97805    119409     89743     89541 
dram[5]:    165838    163973     54127     53492    206316     35301    124714    127353     27349     25632    175037    175551    116881    151602     90150     90557 
dram[6]:    162718    164470    132747     28200     34691     77635    129586    132630     43067     26216    174036    173629    157852    159806     90760     46964 
dram[7]:    165685    166294     36303     55165     78892     82296    132022    135474     32110     32712    175046    177076    159210    162029     64329     63603 
dram[8]:     78248    112971     52446     50296     86299    120375    138317    141363     35764     25952    180169    180981    214696    214153     16269     12540 
dram[9]:    110232    107908    124878    122412    100538    104597    230537     37650     34992     31057    181997    184636    214673    215114     19613     18493 
dram[10]:     71438     70442     22904     43224    149481    152308     55426     58224     31124     29607    187275    113157    172253    170285     63971     60383 
dram[11]:     80928     82417     38008     40043    154044    152655     61414     67698     44989     79995    114754    111221     96442     99045     61784     59782 
average row accesses per activate:
dram[0]:  1.163303  1.171429  1.178672  1.174294  1.196445  1.202742  1.153052  1.127341  1.111111  1.128397  1.142726  1.122115  1.109462  1.132576  1.117994  1.100678 
dram[1]:  1.168937  1.153444  1.161860  1.178473  1.170664  1.168717  1.161150  1.169957  1.111301  1.123077  1.122414  1.139456  1.134157  1.135040  1.118124  1.111213 
dram[2]:  1.159030  1.146451  1.169476  1.170391  1.190037  1.185357  1.176688  1.174152  1.090372  1.111017  1.118525  1.142582  1.106460  1.112014  1.129735  1.119334 
dram[3]:  1.177799  1.186284  1.192898  1.173346  1.197887  1.207530  1.169881  1.180909  1.105448  1.102342  1.122598  1.125333  1.115703  1.146654  1.117819  1.116236 
dram[4]:  1.205699  1.193945  1.166096  1.181153  1.193152  1.176262  1.160451  1.167451  1.094958  1.103685  1.114518  1.135352  1.131997  1.140946  1.113518  1.085566 
dram[5]:  1.167798  1.155794  1.181818  1.191426  1.210577  1.182975  1.173020  1.173871  1.108992  1.106691  1.137899  1.125933  1.110906  1.096981  1.105614  1.125725 
dram[6]:  1.150327  1.171980  1.170400  1.171007  1.165485  1.176809  1.171261  1.161454  1.116527  1.109277  1.126783  1.157168  1.127033  1.102058  1.134537  1.134632 
dram[7]:  1.171077  1.162135  1.188487  1.177043  1.182078  1.162476  1.163094  1.163516  1.115560  1.098709  1.134862  1.140097  1.116761  1.106464  1.118371  1.123563 
dram[8]:  1.172619  1.161752  1.176313  1.174863  1.175295  1.177122  1.195185  1.178672  1.105738  1.132404  1.144167  1.142483  1.103076  1.093228  1.113257  1.098165 
dram[9]:  1.185388  1.199156  1.180205  1.155423  1.184713  1.175941  1.152815  1.146104  1.113935  1.116406  1.141450  1.133065  1.108478  1.103973  1.137398  1.133106 
dram[10]:  1.170755  1.187617  1.173372  1.182665  1.173993  1.185399  1.150772  1.170193  1.128546  1.132906  1.149030  1.138713  1.091453  1.096715  1.114497  1.120379 
dram[11]:  1.161410  1.158984  1.161723  1.172244  1.189971  1.199166  1.155251  1.171311  1.126468  1.120837  1.108911  1.124640  1.109091  1.122075  1.156844  1.137412 
average row locality = 243387/212262 = 1.146635
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1267      1188      1260      1206      1279      1228      1228      1204      1240      1204      1241      1167      1195      1194      1137      1136 
dram[1]:      1286      1321      1249      1281      1269      1330      1333      1363      1298      1314      1302      1340      1284      1285      1239      1208 
dram[2]:      1288      1275      1249      1257      1290      1279      1272      1281      1291      1311      1274      1186      1215      1229      1193      1208 
dram[3]:      1251      1278      1243      1259      1247      1315      1274      1299      1258      1271      1227      1266      1214      1250      1148      1210 
dram[4]:      1352      1260      1362      1291      1359      1328      1338      1241      1303      1288      1236      1275      1353      1279      1283      1256 
dram[5]:      1204      1187      1196      1195      1259      1209      1200      1222      1221      1224      1213      1207      1202      1199      1162      1164 
dram[6]:      1407      1396      1463      1349      1479      1431      1402      1374      1466      1411      1422      1340      1454      1339      1382      1338 
dram[7]:      1239      1154      1280      1210      1240      1202      1248      1231      1226      1191      1237      1180      1183      1162      1179      1173 
dram[8]:      1376      1300      1321      1290      1294      1276      1390      1260      1349      1300      1373      1307      1326      1242      1267      1197 
dram[9]:      1298      1416      1264      1353      1302      1437      1290      1412      1271      1429      1275      1405      1215      1304      1248      1327 
dram[10]:      1241      1265      1225      1269      1282      1234      1267      1272      1273      1236      1303      1256      1275      1200      1207      1180 
dram[11]:      1252      1232      1214      1191      1234      1150      1265      1135      1247      1178      1232      1173      1218      1102      1216      1134 
total dram reads = 243312
bank skew: 1479/1102 = 1.34
chip skew: 22453/19173 = 1.17
number of total write accesses:
dram[0]:         4         4         0         0         0         0         0         0         0         0         0         0         4         5         0         4 
dram[1]:         4         6         0         0         0         0         0         0         0         0         0         0         4         4         4         4 
dram[2]:         8         4         0         0         0         0         0         0         0         0         0         0         4         8         0         8 
dram[3]:         4         8         0         0         0         0         0         0         0         0         0         0         4         4         0         0 
dram[4]:         8         7         0         0         0         0         0         0         0         0         0         0         8         0         8         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         0         0         0         0         0         0         0         0         0         0         4         0         4         8 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0        11         8         8         0 
dram[8]:        11         0         0         0         0         0         0         0         0         0         0         0         4         4         4         0 
dram[9]:         0        20         0         0         0         0         0         0         0         0         0         0         4         8         8         4 
dram[10]:         0         4         0         0         0         0         0         0         0         0         0         0         8         8         0         8 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         8         4         4         0 
total dram writes = 292
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       4447      4645      2302      2522      2245      2396      2502      2477      2426      2636      2501      2698      6661      6674     11719     11819
dram[1]:       4526      4210      2486      2475      2411      2254      2169      2199      2502      2478      2464      2346      6520      6340     10667     10551
dram[2]:       4209      4472      2479      2433      2371      2377      2443      2363      2451      2206      2437      2645      6883      6556     10849     10945
dram[3]:       4420      4423      2485      2569      2375      2197      2446      2426      2388      2476      2455      2448      6548      6767     11989     11354
dram[4]:       4322      4377      2452      2553      2207      2210      2333      2499      2361      2387      2528      2530      5888      6459     10588     11040
dram[5]:       5051      4490      2547      2499      2311      2488      2520      2351      2546      2529      2536      2510      6869      6841     11411     11284
dram[6]:       3494      3603      2187      2320      2149      2299      2025      2167      2206      2352      2200      2425      5782      6386      9599     10189
dram[7]:       4365      4654      2386      2393      2566      2475      2431      2365      2719      2636      2607      2582      6895      7167     11076     10916
dram[8]:       3799      4074      2214      2369      2354      2425      2223      2632      2204      2489      2313      2474      6562      6731     10837     11081
dram[9]:       4076      3704      2408      2129      2384      2175      2472      2194      2614      2357      2455      2333      7064      6704     10060      9608
dram[10]:       4233      4271      2297      2150      2366      2370      2344      2289      2633      2670      2553      2570      6897      6833     10698     10806
dram[11]:       4023      4135      2261      2349      2456      2538      2425      2635      2716      2703      2591      2565      6936      7568     10710     11503
maximum mf latency per bank:
dram[0]:       2458      2108      2512      2422      2502      2428      2368      2004      2619      2390      2133      2295      2700      2763      2120      2473
dram[1]:       2040      2258      2013      2412      2454      2207      2061      2486      2042      2147      2217      2379      2281      2380      2451      2311
dram[2]:       2337      2424      2347      2210      2441      2161      2307      1948      2201      2179      2899      2330      2358      2279      2500      2374
dram[3]:       2129      2508      2444      2536      2583      2793      2906      2437      2369      2655      2450      2468      2041      2690      2503      2423
dram[4]:       2373      2499      2083      2279      2440      2753      2269      2475      2402      2182      2370      2634      2107      2672      2035      2221
dram[5]:       2155      2183      1950      1939      2453      2397      2086      2152      2367      2139      2225      2416      1936      2302      2380      2733
dram[6]:       2211      2572      2281      2415      2717      2273      2311      2364      2476      2507      2420      2667      2718      3096      2915      2688
dram[7]:       1939      2286      2043      1962      2140      2385      2047      2247      2325      1974      2081      2113      2107      2087      1864      2405
dram[8]:       2583      2243      2284      2448      2283      2693      2587      2151      2498      2421      2642      2289      2249      2405      2293      2149
dram[9]:       2183      2178      1630      1982      2151      2311      2224      2681      2516      2057      2100      2748      2701      2359      1933      2515
dram[10]:       2046      2119      1879      1963      1956      2509      2076      2118      2079      1962      2437      2263      2172      2284      2058      1946
dram[11]:       2114      2238      2151      2007      2440      2334      2434      2424      2248      2263      2239      2147      2179      2363      2442      1698

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3231731 n_nop=3179962 n_act=16927 n_pre=16911 n_ref_event=4572360550251980812 n_req=19380 n_rd=19374 n_rd_L2_A=0 n_write=0 n_wr_bk=21 bw_util=0.02401
n_activity=521551 dram_eff=0.1487
bk0: 1267a 3162594i bk1: 1188a 3168397i bk2: 1260a 3164644i bk3: 1206a 3167124i bk4: 1279a 3163352i bk5: 1228a 3167025i bk6: 1228a 3165178i bk7: 1204a 3165396i bk8: 1240a 3161692i bk9: 1204a 3164840i bk10: 1241a 3163298i bk11: 1167a 3167208i bk12: 1195a 3164663i bk13: 1194a 3165606i bk14: 1137a 3168970i bk15: 1136a 3167299i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.127090
Row_Buffer_Locality_read = 0.127129
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.455276
Bank_Level_Parallism_Col = 1.633448
Bank_Level_Parallism_Ready = 1.084198
write_to_read_ratio_blp_rw_average = 0.000608
GrpLevelPara = 1.305104 

BW Util details:
bwutil = 0.024006 
total_CMD = 3231731 
util_bw = 77580 
Wasted_Col = 257123 
Wasted_Row = 108440 
Idle = 2788588 

BW Util Bottlenecks: 
RCDc_limit = 340602 
RCDWRc_limit = 64 
WTRc_limit = 203 
RTWc_limit = 160 
CCDLc_limit = 8226 
rwq = 0 
CCDLc_limit_alone = 8206 
WTRc_limit_alone = 185 
RTWc_limit_alone = 158 

Commands details: 
total_CMD = 3231731 
n_nop = 3179962 
Read = 19374 
Write = 0 
L2_Alloc = 0 
L2_WB = 21 
n_act = 16927 
n_pre = 16911 
n_ref = 4572360550251980812 
n_req = 19380 
total_req = 19395 

Dual Bus Interface Util: 
issued_total_row = 33838 
issued_total_col = 19395 
Row_Bus_Util =  0.010471 
CoL_Bus_Util = 0.006001 
Either_Row_CoL_Bus_Util = 0.016019 
Issued_on_Two_Bus_Simul_Util = 0.000453 
issued_two_Eff = 0.028279 
queue_avg = 0.197041 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.197041
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3231731 n_nop=3176920 n_act=18095 n_pre=18079 n_ref_event=0 n_req=20709 n_rd=20702 n_rd_L2_A=0 n_write=0 n_wr_bk=26 bw_util=0.02566
n_activity=526774 dram_eff=0.1574
bk0: 1286a 3162252i bk1: 1321a 3158138i bk2: 1249a 3162018i bk3: 1281a 3161360i bk4: 1269a 3161367i bk5: 1330a 3157010i bk6: 1333a 3157884i bk7: 1363a 3155865i bk8: 1298a 3156954i bk9: 1314a 3154995i bk10: 1302a 3158306i bk11: 1340a 3154229i bk12: 1284a 3158524i bk13: 1285a 3157297i bk14: 1239a 3160832i bk15: 1208a 3161637i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.126853
Row_Buffer_Locality_read = 0.126896
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.675310
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.076815
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.025656 
total_CMD = 3231731 
util_bw = 82912 
Wasted_Col = 260480 
Wasted_Row = 104709 
Idle = 2783630 

BW Util Bottlenecks: 
RCDc_limit = 355547 
RCDWRc_limit = 60 
WTRc_limit = 576 
RTWc_limit = 172 
CCDLc_limit = 9718 
rwq = 0 
CCDLc_limit_alone = 9696 
WTRc_limit_alone = 564 
RTWc_limit_alone = 162 

Commands details: 
total_CMD = 3231731 
n_nop = 3176920 
Read = 20702 
Write = 0 
L2_Alloc = 0 
L2_WB = 26 
n_act = 18095 
n_pre = 18079 
n_ref = 0 
n_req = 20709 
total_req = 20728 

Dual Bus Interface Util: 
issued_total_row = 36174 
issued_total_col = 20728 
Row_Bus_Util =  0.011193 
CoL_Bus_Util = 0.006414 
Either_Row_CoL_Bus_Util = 0.016960 
Issued_on_Two_Bus_Simul_Util = 0.000647 
issued_two_Eff = 0.038149 
queue_avg = 0.215412 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.215412
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3231731 n_nop=3178150 n_act=17599 n_pre=17583 n_ref_event=0 n_req=20106 n_rd=20098 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=0.02492
n_activity=519166 dram_eff=0.1551
bk0: 1288a 3161252i bk1: 1275a 3159522i bk2: 1249a 3163266i bk3: 1257a 3162613i bk4: 1290a 3162415i bk5: 1279a 3163859i bk6: 1272a 3163250i bk7: 1281a 3163237i bk8: 1291a 3157954i bk9: 1311a 3156754i bk10: 1274a 3160271i bk11: 1186a 3165742i bk12: 1215a 3161791i bk13: 1229a 3162032i bk14: 1193a 3164529i bk15: 1208a 3163986i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.125286
Row_Buffer_Locality_read = 0.125336
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.586697
Bank_Level_Parallism_Col = 1.418206
Bank_Level_Parallism_Ready = 1.070227
write_to_read_ratio_blp_rw_average = 0.000678
GrpLevelPara = 1.330956 

BW Util details:
bwutil = 0.024915 
total_CMD = 3231731 
util_bw = 80520 
Wasted_Col = 258029 
Wasted_Row = 103560 
Idle = 2789622 

BW Util Bottlenecks: 
RCDc_limit = 348594 
RCDWRc_limit = 71 
WTRc_limit = 513 
RTWc_limit = 211 
CCDLc_limit = 8890 
rwq = 0 
CCDLc_limit_alone = 8868 
WTRc_limit_alone = 497 
RTWc_limit_alone = 205 

Commands details: 
total_CMD = 3231731 
n_nop = 3178150 
Read = 20098 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 17599 
n_pre = 17583 
n_ref = 0 
n_req = 20106 
total_req = 20130 

Dual Bus Interface Util: 
issued_total_row = 35182 
issued_total_col = 20130 
Row_Bus_Util =  0.010886 
CoL_Bus_Util = 0.006229 
Either_Row_CoL_Bus_Util = 0.016580 
Issued_on_Two_Bus_Simul_Util = 0.000536 
issued_two_Eff = 0.032306 
queue_avg = 0.196448 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.196448
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3231731 n_nop=3178737 n_act=17388 n_pre=17372 n_ref_event=0 n_req=20015 n_rd=20010 n_rd_L2_A=0 n_write=0 n_wr_bk=20 bw_util=0.02479
n_activity=522569 dram_eff=0.1533
bk0: 1251a 3164943i bk1: 1278a 3162173i bk2: 1243a 3164530i bk3: 1259a 3162811i bk4: 1247a 3165216i bk5: 1315a 3161672i bk6: 1274a 3161295i bk7: 1299a 3160428i bk8: 1258a 3159942i bk9: 1271a 3158968i bk10: 1227a 3162864i bk11: 1266a 3160930i bk12: 1214a 3163474i bk13: 1250a 3162706i bk14: 1148a 3166977i bk15: 1210a 3163269i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.131851
Row_Buffer_Locality_read = 0.131884
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.561437
Bank_Level_Parallism_Col = 1.418593
Bank_Level_Parallism_Ready = 1.097283
write_to_read_ratio_blp_rw_average = 0.000862
GrpLevelPara = 1.324113 

BW Util details:
bwutil = 0.024792 
total_CMD = 3231731 
util_bw = 80120 
Wasted_Col = 257478 
Wasted_Row = 105277 
Idle = 2788856 

BW Util Bottlenecks: 
RCDc_limit = 345444 
RCDWRc_limit = 59 
WTRc_limit = 293 
RTWc_limit = 318 
CCDLc_limit = 8990 
rwq = 0 
CCDLc_limit_alone = 8960 
WTRc_limit_alone = 275 
RTWc_limit_alone = 306 

Commands details: 
total_CMD = 3231731 
n_nop = 3178737 
Read = 20010 
Write = 0 
L2_Alloc = 0 
L2_WB = 20 
n_act = 17388 
n_pre = 17372 
n_ref = 0 
n_req = 20015 
total_req = 20030 

Dual Bus Interface Util: 
issued_total_row = 34760 
issued_total_col = 20030 
Row_Bus_Util =  0.010756 
CoL_Bus_Util = 0.006198 
Either_Row_CoL_Bus_Util = 0.016398 
Issued_on_Two_Bus_Simul_Util = 0.000556 
issued_two_Eff = 0.033891 
queue_avg = 0.212454 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.212454
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3231731 n_nop=3176662 n_act=18154 n_pre=18138 n_ref_event=0 n_req=20812 n_rd=20804 n_rd_L2_A=0 n_write=0 n_wr_bk=31 bw_util=0.02579
n_activity=519395 dram_eff=0.1605
bk0: 1352a 3158101i bk1: 1260a 3163098i bk2: 1362a 3155505i bk3: 1291a 3161668i bk4: 1359a 3158548i bk5: 1328a 3158551i bk6: 1338a 3156529i bk7: 1241a 3164116i bk8: 1303a 3156526i bk9: 1288a 3157998i bk10: 1236a 3162538i bk11: 1275a 3160609i bk12: 1353a 3155429i bk13: 1279a 3160041i bk14: 1283a 3158471i bk15: 1256a 3157863i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.128243
Row_Buffer_Locality_read = 0.128293
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.692909
Bank_Level_Parallism_Col = 1.447870
Bank_Level_Parallism_Ready = 1.084007
write_to_read_ratio_blp_rw_average = 0.000739
GrpLevelPara = 1.350039 

BW Util details:
bwutil = 0.025788 
total_CMD = 3231731 
util_bw = 83340 
Wasted_Col = 259086 
Wasted_Row = 100020 
Idle = 2789285 

BW Util Bottlenecks: 
RCDc_limit = 355615 
RCDWRc_limit = 75 
WTRc_limit = 711 
RTWc_limit = 283 
CCDLc_limit = 9928 
rwq = 0 
CCDLc_limit_alone = 9890 
WTRc_limit_alone = 685 
RTWc_limit_alone = 271 

Commands details: 
total_CMD = 3231731 
n_nop = 3176662 
Read = 20804 
Write = 0 
L2_Alloc = 0 
L2_WB = 31 
n_act = 18154 
n_pre = 18138 
n_ref = 0 
n_req = 20812 
total_req = 20835 

Dual Bus Interface Util: 
issued_total_row = 36292 
issued_total_col = 20835 
Row_Bus_Util =  0.011230 
CoL_Bus_Util = 0.006447 
Either_Row_CoL_Bus_Util = 0.017040 
Issued_on_Two_Bus_Simul_Util = 0.000637 
issued_two_Eff = 0.037371 
queue_avg = 0.207784 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.207784
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3231731 n_nop=3180601 n_act=16817 n_pre=16801 n_ref_event=0 n_req=19264 n_rd=19264 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02384
n_activity=523110 dram_eff=0.1473
bk0: 1204a 3166786i bk1: 1187a 3167213i bk2: 1196a 3167165i bk3: 1195a 3166851i bk4: 1259a 3164499i bk5: 1209a 3166343i bk6: 1200a 3165936i bk7: 1222a 3166768i bk8: 1221a 3163042i bk9: 1224a 3163370i bk10: 1213a 3164224i bk11: 1207a 3164841i bk12: 1202a 3164994i bk13: 1199a 3162926i bk14: 1162a 3164136i bk15: 1164a 3166248i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.127699
Row_Buffer_Locality_read = 0.127699
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.476867
Bank_Level_Parallism_Col = 1.396893
Bank_Level_Parallism_Ready = 1.091111
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.306994 

BW Util details:
bwutil = 0.023844 
total_CMD = 3231731 
util_bw = 77056 
Wasted_Col = 253847 
Wasted_Row = 109396 
Idle = 2791432 

BW Util Bottlenecks: 
RCDc_limit = 337153 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8305 
rwq = 0 
CCDLc_limit_alone = 8305 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3231731 
n_nop = 3180601 
Read = 19264 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16817 
n_pre = 16801 
n_ref = 0 
n_req = 19264 
total_req = 19264 

Dual Bus Interface Util: 
issued_total_row = 33618 
issued_total_col = 19264 
Row_Bus_Util =  0.010402 
CoL_Bus_Util = 0.005961 
Either_Row_CoL_Bus_Util = 0.015821 
Issued_on_Two_Bus_Simul_Util = 0.000542 
issued_two_Eff = 0.034266 
queue_avg = 0.199143 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.199143
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3231731 n_nop=3173341 n_act=19606 n_pre=19590 n_ref_event=0 n_req=22459 n_rd=22453 n_rd_L2_A=0 n_write=0 n_wr_bk=24 bw_util=0.02782
n_activity=523108 dram_eff=0.1719
bk0: 1407a 3149070i bk1: 1396a 3147985i bk2: 1463a 3142371i bk3: 1349a 3151219i bk4: 1479a 3141252i bk5: 1431a 3145365i bk6: 1402a 3149166i bk7: 1374a 3149494i bk8: 1466a 3139357i bk9: 1411a 3143199i bk10: 1422a 3143289i bk11: 1340a 3151341i bk12: 1454a 3139367i bk13: 1339a 3146602i bk14: 1382a 3146600i bk15: 1338a 3149526i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.127566
Row_Buffer_Locality_read = 0.127600
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 3.154813
Bank_Level_Parallism_Col = 1.512842
Bank_Level_Parallism_Ready = 1.078195
write_to_read_ratio_blp_rw_average = 0.001046
GrpLevelPara = 1.401976 

BW Util details:
bwutil = 0.027820 
total_CMD = 3231731 
util_bw = 89908 
Wasted_Col = 261661 
Wasted_Row = 94292 
Idle = 2785870 

BW Util Bottlenecks: 
RCDc_limit = 372460 
RCDWRc_limit = 41 
WTRc_limit = 610 
RTWc_limit = 527 
CCDLc_limit = 12380 
rwq = 0 
CCDLc_limit_alone = 12316 
WTRc_limit_alone = 588 
RTWc_limit_alone = 485 

Commands details: 
total_CMD = 3231731 
n_nop = 3173341 
Read = 22453 
Write = 0 
L2_Alloc = 0 
L2_WB = 24 
n_act = 19606 
n_pre = 19590 
n_ref = 0 
n_req = 22459 
total_req = 22477 

Dual Bus Interface Util: 
issued_total_row = 39196 
issued_total_col = 22477 
Row_Bus_Util =  0.012128 
CoL_Bus_Util = 0.006955 
Either_Row_CoL_Bus_Util = 0.018068 
Issued_on_Two_Bus_Simul_Util = 0.001016 
issued_two_Eff = 0.056225 
queue_avg = 0.287048 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.287048
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3231731 n_nop=3180242 n_act=16903 n_pre=16887 n_ref_event=0 n_req=19342 n_rd=19335 n_rd_L2_A=0 n_write=0 n_wr_bk=27 bw_util=0.02396
n_activity=517416 dram_eff=0.1497
bk0: 1239a 3166112i bk1: 1154a 3168677i bk2: 1280a 3163724i bk3: 1210a 3167937i bk4: 1240a 3165384i bk5: 1202a 3165969i bk6: 1248a 3164887i bk7: 1231a 3164749i bk8: 1226a 3163827i bk9: 1191a 3164359i bk10: 1237a 3164088i bk11: 1180a 3168119i bk12: 1183a 3166010i bk13: 1162a 3166895i bk14: 1179a 3166865i bk15: 1173a 3165736i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.126667
Row_Buffer_Locality_read = 0.126713
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.466329
Bank_Level_Parallism_Col = 1.398968
Bank_Level_Parallism_Ready = 1.090378
write_to_read_ratio_blp_rw_average = 0.000783
GrpLevelPara = 1.307486 

BW Util details:
bwutil = 0.023965 
total_CMD = 3231731 
util_bw = 77448 
Wasted_Col = 254183 
Wasted_Row = 107083 
Idle = 2793017 

BW Util Bottlenecks: 
RCDc_limit = 338424 
RCDWRc_limit = 68 
WTRc_limit = 342 
RTWc_limit = 181 
CCDLc_limit = 8482 
rwq = 0 
CCDLc_limit_alone = 8472 
WTRc_limit_alone = 342 
RTWc_limit_alone = 171 

Commands details: 
total_CMD = 3231731 
n_nop = 3180242 
Read = 19335 
Write = 0 
L2_Alloc = 0 
L2_WB = 27 
n_act = 16903 
n_pre = 16887 
n_ref = 0 
n_req = 19342 
total_req = 19362 

Dual Bus Interface Util: 
issued_total_row = 33790 
issued_total_col = 19362 
Row_Bus_Util =  0.010456 
CoL_Bus_Util = 0.005991 
Either_Row_CoL_Bus_Util = 0.015932 
Issued_on_Two_Bus_Simul_Util = 0.000515 
issued_two_Eff = 0.032298 
queue_avg = 0.179419 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.179419
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3231731 n_nop=3176800 n_act=18227 n_pre=18211 n_ref_event=0 n_req=20874 n_rd=20868 n_rd_L2_A=0 n_write=0 n_wr_bk=23 bw_util=0.02586
n_activity=514685 dram_eff=0.1624
bk0: 1376a 3155718i bk1: 1300a 3159117i bk2: 1321a 3159389i bk3: 1290a 3161093i bk4: 1294a 3159797i bk5: 1276a 3161383i bk6: 1390a 3154819i bk7: 1260a 3161602i bk8: 1349a 3151818i bk9: 1300a 3157044i bk10: 1373a 3152822i bk11: 1307a 3158528i bk12: 1326a 3153301i bk13: 1242a 3159695i bk14: 1267a 3158259i bk15: 1197a 3161007i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.127431
Row_Buffer_Locality_read = 0.127420
Row_Buffer_Locality_write = 0.166667
Bank_Level_Parallism = 2.748439
Bank_Level_Parallism_Col = 1.449882
Bank_Level_Parallism_Ready = 1.086218
write_to_read_ratio_blp_rw_average = 0.000329
GrpLevelPara = 1.349497 

BW Util details:
bwutil = 0.025857 
total_CMD = 3231731 
util_bw = 83564 
Wasted_Col = 258861 
Wasted_Row = 98521 
Idle = 2790785 

BW Util Bottlenecks: 
RCDc_limit = 356414 
RCDWRc_limit = 39 
WTRc_limit = 598 
RTWc_limit = 129 
CCDLc_limit = 10291 
rwq = 0 
CCDLc_limit_alone = 10247 
WTRc_limit_alone = 562 
RTWc_limit_alone = 121 

Commands details: 
total_CMD = 3231731 
n_nop = 3176800 
Read = 20868 
Write = 0 
L2_Alloc = 0 
L2_WB = 23 
n_act = 18227 
n_pre = 18211 
n_ref = 0 
n_req = 20874 
total_req = 20891 

Dual Bus Interface Util: 
issued_total_row = 36438 
issued_total_col = 20891 
Row_Bus_Util =  0.011275 
CoL_Bus_Util = 0.006464 
Either_Row_CoL_Bus_Util = 0.016997 
Issued_on_Two_Bus_Simul_Util = 0.000742 
issued_two_Eff = 0.043655 
queue_avg = 0.219343 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.219343
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3231731 n_nop=3176294 n_act=18533 n_pre=18517 n_ref_event=0 n_req=21257 n_rd=21246 n_rd_L2_A=0 n_write=0 n_wr_bk=44 bw_util=0.02635
n_activity=511615 dram_eff=0.1665
bk0: 1298a 3156474i bk1: 1416a 3148998i bk2: 1264a 3160817i bk3: 1353a 3155354i bk4: 1302a 3157875i bk5: 1437a 3148562i bk6: 1290a 3155320i bk7: 1412a 3146403i bk8: 1271a 3154999i bk9: 1429a 3144271i bk10: 1275a 3155937i bk11: 1405a 3147477i bk12: 1215a 3157470i bk13: 1304a 3151009i bk14: 1248a 3156280i bk15: 1327a 3152785i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.128616
Row_Buffer_Locality_read = 0.128683
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.961527
Bank_Level_Parallism_Col = 1.485943
Bank_Level_Parallism_Ready = 1.087006
write_to_read_ratio_blp_rw_average = 0.000998
GrpLevelPara = 1.377344 

BW Util details:
bwutil = 0.026351 
total_CMD = 3231731 
util_bw = 85160 
Wasted_Col = 254939 
Wasted_Row = 95542 
Idle = 2796090 

BW Util Bottlenecks: 
RCDc_limit = 356332 
RCDWRc_limit = 81 
WTRc_limit = 1080 
RTWc_limit = 425 
CCDLc_limit = 11225 
rwq = 0 
CCDLc_limit_alone = 11157 
WTRc_limit_alone = 1042 
RTWc_limit_alone = 395 

Commands details: 
total_CMD = 3231731 
n_nop = 3176294 
Read = 21246 
Write = 0 
L2_Alloc = 0 
L2_WB = 44 
n_act = 18533 
n_pre = 18517 
n_ref = 0 
n_req = 21257 
total_req = 21290 

Dual Bus Interface Util: 
issued_total_row = 37050 
issued_total_col = 21290 
Row_Bus_Util =  0.011464 
CoL_Bus_Util = 0.006588 
Either_Row_CoL_Bus_Util = 0.017154 
Issued_on_Two_Bus_Simul_Util = 0.000898 
issued_two_Eff = 0.052366 
queue_avg = 0.246510 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.24651
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3231731 n_nop=3178625 n_act=17436 n_pre=17420 n_ref_event=0 n_req=19992 n_rd=19985 n_rd_L2_A=0 n_write=0 n_wr_bk=28 bw_util=0.02477
n_activity=514532 dram_eff=0.1556
bk0: 1241a 3164673i bk1: 1265a 3164530i bk2: 1225a 3165922i bk3: 1269a 3165700i bk4: 1282a 3163413i bk5: 1234a 3166203i bk6: 1267a 3161976i bk7: 1272a 3162131i bk8: 1273a 3160227i bk9: 1236a 3162090i bk10: 1303a 3160007i bk11: 1256a 3162889i bk12: 1275a 3158782i bk13: 1200a 3162523i bk14: 1207a 3164703i bk15: 1180a 3166181i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.128451
Row_Buffer_Locality_read = 0.128496
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.552210
Bank_Level_Parallism_Col = 1.408946
Bank_Level_Parallism_Ready = 1.072129
write_to_read_ratio_blp_rw_average = 0.000588
GrpLevelPara = 1.321808 

BW Util details:
bwutil = 0.024771 
total_CMD = 3231731 
util_bw = 80052 
Wasted_Col = 257384 
Wasted_Row = 102768 
Idle = 2791527 

BW Util Bottlenecks: 
RCDc_limit = 346763 
RCDWRc_limit = 73 
WTRc_limit = 456 
RTWc_limit = 169 
CCDLc_limit = 8942 
rwq = 0 
CCDLc_limit_alone = 8918 
WTRc_limit_alone = 444 
RTWc_limit_alone = 157 

Commands details: 
total_CMD = 3231731 
n_nop = 3178625 
Read = 19985 
Write = 0 
L2_Alloc = 0 
L2_WB = 28 
n_act = 17436 
n_pre = 17420 
n_ref = 0 
n_req = 19992 
total_req = 20013 

Dual Bus Interface Util: 
issued_total_row = 34856 
issued_total_col = 20013 
Row_Bus_Util =  0.010786 
CoL_Bus_Util = 0.006193 
Either_Row_CoL_Bus_Util = 0.016433 
Issued_on_Two_Bus_Simul_Util = 0.000546 
issued_two_Eff = 0.033198 
queue_avg = 0.186001 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.186001
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3231731 n_nop=3180550 n_act=16715 n_pre=16699 n_ref_event=0 n_req=19177 n_rd=19173 n_rd_L2_A=0 n_write=0 n_wr_bk=16 bw_util=0.02375
n_activity=522939 dram_eff=0.1468
bk0: 1252a 3166261i bk1: 1232a 3165839i bk2: 1214a 3167251i bk3: 1191a 3169593i bk4: 1234a 3166970i bk5: 1150a 3172255i bk6: 1265a 3162654i bk7: 1135a 3170078i bk8: 1247a 3162947i bk9: 1178a 3166563i bk10: 1232a 3163598i bk11: 1173a 3168629i bk12: 1218a 3164572i bk13: 1102a 3170482i bk14: 1216a 3166443i bk15: 1134a 3171488i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.128852
Row_Buffer_Locality_read = 0.128879
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.397510
Bank_Level_Parallism_Col = 1.384448
Bank_Level_Parallism_Ready = 1.083846
write_to_read_ratio_blp_rw_average = 0.000334
GrpLevelPara = 1.298728 

BW Util details:
bwutil = 0.023751 
total_CMD = 3231731 
util_bw = 76756 
Wasted_Col = 255048 
Wasted_Row = 110252 
Idle = 2789675 

BW Util Bottlenecks: 
RCDc_limit = 336453 
RCDWRc_limit = 46 
WTRc_limit = 192 
RTWc_limit = 89 
CCDLc_limit = 8125 
rwq = 0 
CCDLc_limit_alone = 8117 
WTRc_limit_alone = 192 
RTWc_limit_alone = 81 

Commands details: 
total_CMD = 3231731 
n_nop = 3180550 
Read = 19173 
Write = 0 
L2_Alloc = 0 
L2_WB = 16 
n_act = 16715 
n_pre = 16699 
n_ref = 0 
n_req = 19177 
total_req = 19189 

Dual Bus Interface Util: 
issued_total_row = 33414 
issued_total_col = 19189 
Row_Bus_Util =  0.010339 
CoL_Bus_Util = 0.005938 
Either_Row_CoL_Bus_Util = 0.015837 
Issued_on_Two_Bus_Simul_Util = 0.000440 
issued_two_Eff = 0.027784 
queue_avg = 0.180750 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.18075

========= L2 cache stats =========
L2_cache_bank[0]: Access = 95374, Miss = 9847, Miss_rate = 0.103, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[1]: Access = 96598, Miss = 9530, Miss_rate = 0.099, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 97736, Miss = 10263, Miss_rate = 0.105, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 95396, Miss = 10444, Miss_rate = 0.109, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 95661, Miss = 10072, Miss_rate = 0.105, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 95812, Miss = 10028, Miss_rate = 0.105, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 96583, Miss = 9862, Miss_rate = 0.102, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 98567, Miss = 10151, Miss_rate = 0.103, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 97785, Miss = 10594, Miss_rate = 0.108, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[9]: Access = 98187, Miss = 10218, Miss_rate = 0.104, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 97266, Miss = 9657, Miss_rate = 0.099, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 94408, Miss = 9607, Miss_rate = 0.102, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 94514, Miss = 11477, Miss_rate = 0.121, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[13]: Access = 97054, Miss = 10982, Miss_rate = 0.113, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 96740, Miss = 9838, Miss_rate = 0.102, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 95330, Miss = 9504, Miss_rate = 0.100, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 97034, Miss = 10699, Miss_rate = 0.110, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[17]: Access = 96440, Miss = 10172, Miss_rate = 0.105, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 96210, Miss = 10167, Miss_rate = 0.106, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[19]: Access = 96040, Miss = 11090, Miss_rate = 0.115, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[20]: Access = 96682, Miss = 10073, Miss_rate = 0.104, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 95205, Miss = 9914, Miss_rate = 0.104, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[22]: Access = 95430, Miss = 9878, Miss_rate = 0.104, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 95012, Miss = 9295, Miss_rate = 0.098, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2311064
L2_total_cache_misses = 243362
L2_total_cache_miss_rate = 0.1053
L2_total_cache_pending_hits = 68
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2057658
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 90255
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 153057
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 67
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9976
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 38
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2301037
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10027
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.068
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=2311064
icnt_total_pkts_simt_to_mem=2311064
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2311064
Req_Network_cycles = 1260196
Req_Network_injected_packets_per_cycle =       1.8339 
Req_Network_conflicts_per_cycle =       1.3973
Req_Network_conflicts_per_cycle_util =       8.2020
Req_Bank_Level_Parallism =      10.7647
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       9.5339
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1182

Reply_Network_injected_packets_num = 2311064
Reply_Network_cycles = 1260196
Reply_Network_injected_packets_per_cycle =        1.8339
Reply_Network_conflicts_per_cycle =        0.8103
Reply_Network_conflicts_per_cycle_util =       4.7598
Reply_Bank_Level_Parallism =      10.7728
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2130
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0611
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 4 min, 41 sec (3881 sec)
gpgpu_simulation_rate = 6367 (inst/sec)
gpgpu_simulation_rate = 324 (cycle/sec)
gpgpu_silicon_slowdown = 4212962x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc3442bc1c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc3442bc10..

GPGPU-Sim PTX: cudaLaunch for 0x0x559dcf0cd04a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z8shortcutiPi'...
GPGPU-Sim PTX: Finding dominators for '_Z8shortcutiPi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z8shortcutiPi'...
GPGPU-Sim PTX: Finding postdominators for '_Z8shortcutiPi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z8shortcutiPi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z8shortcutiPi'...
GPGPU-Sim PTX: reconvergence points for _Z8shortcutiPi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x450 (cc_base_L1D_100__socFBBerkeley13.1.sm_75.ptx:223) @%p1 bra $L__BB1_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d0 (cc_base_L1D_100__socFBBerkeley13.1.sm_75.ptx:244) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x490 (cc_base_L1D_100__socFBBerkeley13.1.sm_75.ptx:232) @%p2 bra $L__BB1_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d0 (cc_base_L1D_100__socFBBerkeley13.1.sm_75.ptx:244) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x4c8 (cc_base_L1D_100__socFBBerkeley13.1.sm_75.ptx:241) @%p3 bra $L__BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d0 (cc_base_L1D_100__socFBBerkeley13.1.sm_75.ptx:244) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z8shortcutiPi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z8shortcutiPi'.
GPGPU-Sim PTX: pushing kernel '_Z8shortcutiPi' to stream 0, gridDim= (90,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z8shortcutiPi'
Destroy streams for kernel 2: size 0
kernel_name = _Z8shortcutiPi 
kernel_launch_uid = 2 
gpu_sim_cycle = 7049
gpu_sim_insn = 668131
gpu_ipc =      94.7838
gpu_tot_sim_cycle = 1267245
gpu_tot_sim_insn = 25382206
gpu_tot_ipc =      20.0294
gpu_tot_issued_cta = 180
gpu_occupancy = 64.6585% 
gpu_tot_occupancy = 39.4763% 
max_total_param_size = 0
gpu_stall_dramfull = 17401
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.5189
partiton_level_parallism_total  =       1.8377
partiton_level_parallism_util =      11.3602
partiton_level_parallism_util_total  =      10.7690
L2_BW  =     110.0272 GB/Sec
L2_BW_total  =      80.2709 GB/Sec
gpu_total_sim_rate=6499

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 146060, Miss = 83729, Miss_rate = 0.573, Pending_hits = 2303, Reservation_fails = 135354
	L1D_cache_core[1]: Access = 129070, Miss = 76400, Miss_rate = 0.592, Pending_hits = 2532, Reservation_fails = 117561
	L1D_cache_core[2]: Access = 129105, Miss = 75196, Miss_rate = 0.582, Pending_hits = 2497, Reservation_fails = 119692
	L1D_cache_core[3]: Access = 143247, Miss = 82032, Miss_rate = 0.573, Pending_hits = 2705, Reservation_fails = 137313
	L1D_cache_core[4]: Access = 129533, Miss = 76246, Miss_rate = 0.589, Pending_hits = 2586, Reservation_fails = 117241
	L1D_cache_core[5]: Access = 135022, Miss = 78608, Miss_rate = 0.582, Pending_hits = 2661, Reservation_fails = 137024
	L1D_cache_core[6]: Access = 134759, Miss = 77976, Miss_rate = 0.579, Pending_hits = 2798, Reservation_fails = 128101
	L1D_cache_core[7]: Access = 131351, Miss = 74429, Miss_rate = 0.567, Pending_hits = 2529, Reservation_fails = 118896
	L1D_cache_core[8]: Access = 140064, Miss = 80351, Miss_rate = 0.574, Pending_hits = 2891, Reservation_fails = 135030
	L1D_cache_core[9]: Access = 125528, Miss = 71774, Miss_rate = 0.572, Pending_hits = 2578, Reservation_fails = 122562
	L1D_cache_core[10]: Access = 140094, Miss = 77809, Miss_rate = 0.555, Pending_hits = 2616, Reservation_fails = 127671
	L1D_cache_core[11]: Access = 141803, Miss = 81990, Miss_rate = 0.578, Pending_hits = 2924, Reservation_fails = 146107
	L1D_cache_core[12]: Access = 134365, Miss = 75368, Miss_rate = 0.561, Pending_hits = 2509, Reservation_fails = 127034
	L1D_cache_core[13]: Access = 130581, Miss = 75432, Miss_rate = 0.578, Pending_hits = 2622, Reservation_fails = 138720
	L1D_cache_core[14]: Access = 141914, Miss = 81917, Miss_rate = 0.577, Pending_hits = 2874, Reservation_fails = 154560
	L1D_cache_core[15]: Access = 134270, Miss = 75823, Miss_rate = 0.565, Pending_hits = 2713, Reservation_fails = 130844
	L1D_cache_core[16]: Access = 139661, Miss = 78321, Miss_rate = 0.561, Pending_hits = 2753, Reservation_fails = 142162
	L1D_cache_core[17]: Access = 135051, Miss = 75597, Miss_rate = 0.560, Pending_hits = 2710, Reservation_fails = 137513
	L1D_cache_core[18]: Access = 145230, Miss = 83690, Miss_rate = 0.576, Pending_hits = 2878, Reservation_fails = 162611
	L1D_cache_core[19]: Access = 140793, Miss = 80104, Miss_rate = 0.569, Pending_hits = 2766, Reservation_fails = 151233
	L1D_cache_core[20]: Access = 135280, Miss = 76938, Miss_rate = 0.569, Pending_hits = 2667, Reservation_fails = 139296
	L1D_cache_core[21]: Access = 130479, Miss = 74777, Miss_rate = 0.573, Pending_hits = 2783, Reservation_fails = 142547
	L1D_cache_core[22]: Access = 137359, Miss = 77466, Miss_rate = 0.564, Pending_hits = 2640, Reservation_fails = 142580
	L1D_cache_core[23]: Access = 126989, Miss = 72225, Miss_rate = 0.569, Pending_hits = 2691, Reservation_fails = 140454
	L1D_cache_core[24]: Access = 132615, Miss = 73861, Miss_rate = 0.557, Pending_hits = 2641, Reservation_fails = 134242
	L1D_cache_core[25]: Access = 136808, Miss = 76678, Miss_rate = 0.560, Pending_hits = 2709, Reservation_fails = 136191
	L1D_cache_core[26]: Access = 142144, Miss = 78854, Miss_rate = 0.555, Pending_hits = 2954, Reservation_fails = 147651
	L1D_cache_core[27]: Access = 145164, Miss = 79066, Miss_rate = 0.545, Pending_hits = 2723, Reservation_fails = 150270
	L1D_cache_core[28]: Access = 144223, Miss = 77818, Miss_rate = 0.540, Pending_hits = 2697, Reservation_fails = 139095
	L1D_cache_core[29]: Access = 110221, Miss = 60771, Miss_rate = 0.551, Pending_hits = 2300, Reservation_fails = 86810
	L1D_total_cache_accesses = 4068783
	L1D_total_cache_misses = 2311246
	L1D_total_cache_miss_rate = 0.5680
	L1D_total_cache_pending_hits = 80250
	L1D_total_cache_reservation_fails = 4046365
	L1D_cache_data_port_util = 0.139
	L1D_cache_fill_port_util = 0.191
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1659713
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 80250
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1856859
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4045981
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 454348
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 80250
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17574
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4051170
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17613

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 201736
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 3844245
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 384
ctas_completed 180, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 
distro:
3934, 7325, 4010, 5896, 2379, 5295, 11011, 1947, 5181, 4408, 9200, 4528, 5725, 3572, 7223, 5903, 7821, 3021, 18073, 4643, 5968, 3450, 3321, 3921, 
gpgpu_n_tot_thrd_icount = 111380512
gpgpu_n_tot_w_icount = 3480641
gpgpu_n_stall_shd_mem = 2228535
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2311207
gpgpu_n_mem_write_global = 17613
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 5259979
gpgpu_n_store_insn = 92743
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 161280
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2124646
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 103889
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:78825	W0_Idle:12995326	W0_Scoreboard:31818560	W1:1058651	W2:383302	W3:249545	W4:185555	W5:149258	W6:116645	W7:106454	W8:98389	W9:85370	W10:74644	W11:70653	W12:61118	W13:63110	W14:59438	W15:49853	W16:51999	W17:49459	W18:45062	W19:41569	W20:43481	W21:43118	W22:42934	W23:40128	W24:39908	W25:37092	W26:37293	W27:37537	W28:35615	W29:30522	W30:27706	W31:19611	W32:45622
single_issue_nums: WS0:912077	WS1:855494	WS2:865818	WS3:847252	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 18489656 {8:2311207,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 704520 {40:17613,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 92448280 {40:2311207,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 140904 {8:17613,}
maxmflatency = 3096 
max_icnt2mem_latency = 1489 
maxmrqlatency = 812 
max_icnt2sh_latency = 77 
averagemflatency = 439 
avg_icnt2mem_latency = 220 
avg_mrq_latency = 13 
avg_icnt2sh_latency = 4 
mrq_lat_table:192052 	2755 	5359 	11430 	12304 	6466 	4547 	5430 	3010 	99 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	387600 	1314006 	616430 	9954 	830 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	505679 	154622 	576782 	1076761 	14903 	73 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1195906 	750258 	325214 	54482 	2856 	104 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	521 	679 	58 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        48        48         5         4         8         8         5         4         7         4 
dram[1]:        64        64        62        64        52        56        48        49         5         5         8         7         5         5         5         4 
dram[2]:        64        64        61        60        56        50        50        48         3         5         5         5         7         5         4         4 
dram[3]:        64        64        57        60        56        56        49        48         5         4         6         4         6         5         4         4 
dram[4]:        64        64        64        64        64        64        48        49         5         6         4         5         7         8         6         6 
dram[5]:        64        64        55        64        64        64        48        49         4         4         4         4         6         4         4         5 
dram[6]:        64        64        55        60        64        61        48        49         5         7         5         5         4         4         5         6 
dram[7]:        64        64        56        64        64        64        49        47         4         4         4         5         5         5         7         8 
dram[8]:        64        64        64        64        64        64        44        44         6         5         5         4         8         8         4         4 
dram[9]:        64        64        64        64        64        64        44        44         5         6         4         4         8         5         4         4 
dram[10]:        64        64        58        64        64        64        44        44         7         8         5         8         4         4         4         6 
dram[11]:        64        64        58        58        64        64        44        44         5         8         7         5         5         7         7         6 
maximum service time to same row:
dram[0]:     84643     86069     39645     43527    156074    165557     71138     75196     54291     50655    108985    107981    101081     99727     60299     17256 
dram[1]:     87708     90562     46493     50743    167180    198422     77226     94666     48539     44848    110543    112179    104663    105170     15061     12106 
dram[2]:    154334    150625     64674     61090    199035    199791     98072    100841     10037     20786    114765    178729    105361    103532     90154     91573 
dram[3]:    177855    174301     59942     63818    200552    200918    104242    105313     20818     20627    176496    176902    102880     99834     90760     89542 
dram[4]:    170993    167909     67431     54367    203533    204528    109170    113433     23455     24792    176457    175645     97805    119409     89743     89541 
dram[5]:    165838    163973     54127     53492    206316     35301    124714    127353     27349     25632    175037    175551    116881    151602     90150     90557 
dram[6]:    162718    164470    132747     28200     34691     77635    129586    132630     43067     26216    174036    173629    157852    159806     90760     46964 
dram[7]:    165685    166294     36303     55165     78892     82296    132022    135474     32110     32712    175046    177076    159210    162029     64329     63603 
dram[8]:     78248    112971     52446     50296     86299    120375    138317    141363     35764     25952    180169    180981    214696    214153     16269     12540 
dram[9]:    110232    107908    124878    122412    100538    104597    230537     37650     34992     31057    181997    184636    214673    215114     19613     18493 
dram[10]:     71438     70442     22904     43224    149481    152308     55426     58224     31124     29607    187275    113157    172253    170285     63971     60383 
dram[11]:     80928     82417     38008     40043    154044    152655     61414     67698     44989     79995    114754    111221     96442     99045     61784     59782 
average row accesses per activate:
dram[0]:  1.163303  1.171429  1.178672  1.174294  1.196445  1.202742  1.153052  1.127341  1.111111  1.128397  1.142726  1.122115  1.112141  1.135289  1.117994  1.100678 
dram[1]:  1.168937  1.153444  1.161860  1.178473  1.170664  1.168717  1.161150  1.169957  1.111301  1.123077  1.122414  1.139456  1.136684  1.137566  1.118124  1.111213 
dram[2]:  1.159030  1.146451  1.169476  1.170391  1.190037  1.185357  1.176688  1.174152  1.090372  1.111017  1.118525  1.142582  1.106460  1.112014  1.129735  1.119334 
dram[3]:  1.177799  1.186284  1.192898  1.173346  1.197887  1.207530  1.169881  1.180909  1.105448  1.102342  1.122598  1.125333  1.118349  1.146654  1.117819  1.116236 
dram[4]:  1.205699  1.193945  1.166096  1.181153  1.193152  1.176262  1.160451  1.167451  1.094958  1.103685  1.114518  1.135352  1.132721  1.140946  1.113518  1.085566 
dram[5]:  1.167798  1.155794  1.181818  1.191426  1.210577  1.182975  1.173020  1.173871  1.108992  1.106691  1.137899  1.125933  1.110906  1.096981  1.105614  1.125725 
dram[6]:  1.150327  1.171980  1.170400  1.171007  1.165485  1.176809  1.171261  1.161454  1.116527  1.109277  1.126783  1.157168  1.127033  1.102058  1.134537  1.134632 
dram[7]:  1.171077  1.162135  1.188487  1.177043  1.182078  1.162476  1.163094  1.163516  1.115560  1.098709  1.134862  1.140097  1.120414  1.109212  1.118371  1.123563 
dram[8]:  1.172619  1.161752  1.176313  1.174863  1.175295  1.177122  1.195185  1.178672  1.105738  1.132404  1.144167  1.142483  1.105482  1.095782  1.113257  1.098165 
dram[9]:  1.185388  1.199156  1.180205  1.155423  1.184713  1.175941  1.152815  1.146104  1.113935  1.116406  1.141450  1.133065  1.111111  1.106419  1.137398  1.133106 
dram[10]:  1.170755  1.187617  1.173372  1.182665  1.173993  1.185399  1.150772  1.170193  1.128546  1.132906  1.149030  1.138713  1.094791  1.100273  1.114497  1.120379 
dram[11]:  1.161410  1.158984  1.161723  1.172244  1.189971  1.199166  1.155251  1.171311  1.126468  1.120837  1.108911  1.124640  1.111717  1.125000  1.156844  1.137412 
average row locality = 243452/212278 = 1.146855
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1267      1188      1260      1206      1279      1228      1228      1204      1240      1204      1241      1167      1199      1198      1137      1136 
dram[1]:      1286      1321      1249      1281      1269      1330      1333      1363      1298      1314      1302      1340      1288      1289      1239      1208 
dram[2]:      1288      1275      1249      1257      1290      1279      1272      1281      1291      1311      1274      1186      1215      1229      1193      1208 
dram[3]:      1251      1278      1243      1259      1247      1315      1274      1299      1258      1271      1227      1266      1218      1250      1148      1210 
dram[4]:      1352      1260      1362      1291      1359      1328      1338      1241      1303      1288      1236      1275      1355      1279      1283      1256 
dram[5]:      1204      1187      1196      1195      1259      1209      1200      1222      1221      1224      1213      1207      1202      1199      1162      1164 
dram[6]:      1407      1396      1463      1349      1479      1431      1402      1374      1466      1411      1422      1340      1454      1339      1382      1338 
dram[7]:      1239      1154      1280      1210      1240      1202      1248      1231      1226      1191      1237      1180      1188      1166      1179      1173 
dram[8]:      1376      1300      1321      1290      1294      1276      1390      1260      1349      1300      1373      1307      1330      1246      1267      1197 
dram[9]:      1298      1416      1264      1353      1302      1437      1290      1412      1271      1429      1275      1405      1219      1308      1248      1327 
dram[10]:      1241      1265      1225      1269      1282      1234      1267      1272      1273      1236      1303      1256      1280      1205      1207      1180 
dram[11]:      1252      1232      1214      1191      1234      1150      1265      1135      1247      1178      1232      1173      1222      1106      1216      1134 
total dram reads = 243377
bank skew: 1479/1106 = 1.34
chip skew: 22453/19181 = 1.17
number of total write accesses:
dram[0]:         4         4         0         0         0         0         0         0         0         0         0         0         4         5         0         4 
dram[1]:         4         6         0         0         0         0         0         0         0         0         0         0         4         4         4         4 
dram[2]:         8         4         0         0         0         0         0         0         0         0         0         0         4         8         0         8 
dram[3]:         4         8         0         0         0         0         0         0         0         0         0         0         4         4         0         0 
dram[4]:         8         7         0         0         0         0         0         0         0         0         0         0         8         0         8         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         0         0         0         0         0         0         0         0         0         0         4         0         4         8 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0        11         8         8         0 
dram[8]:        11         0         0         0         0         0         0         0         0         0         0         0         4         4         4         0 
dram[9]:         0        20         0         0         0         0         0         0         0         0         0         0         4         8         8         4 
dram[10]:         0         4         0         0         0         0         0         0         0         0         0         0         8         8         0         8 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         8         4         4         0 
total dram writes = 292
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       4467      4665      2302      2522      2245      2396      2502      2477      2426      2636      2501      2698      6733      6748     11787     11883
dram[1]:       4546      4229      2486      2475      2411      2254      2169      2199      2502      2478      2464      2346      6585      6414     10729     10616
dram[2]:       4228      4492      2479      2433      2371      2377      2443      2363      2451      2206      2437      2645      6975      6648     10912     11007
dram[3]:       4439      4442      2485      2569      2375      2197      2446      2426      2388      2476      2455      2448      6622      6848     12053     11416
dram[4]:       4339      4396      2452      2553      2207      2210      2333      2499      2361      2387      2528      2530      5954      6533     10646     11104
dram[5]:       5070      4507      2547      2499      2311      2488      2520      2351      2546      2529      2536      2510      6958      6930     11475     11344
dram[6]:       3508      3618      2187      2320      2149      2299      2025      2167      2206      2352      2200      2425      5852      6463      9654     10243
dram[7]:       4380      4671      2386      2393      2566      2475      2431      2365      2719      2636      2607      2582      6976      7252     11138     10977
dram[8]:       3814      4091      2214      2369      2354      2425      2223      2632      2204      2489      2313      2474      6639      6811     10896     11145
dram[9]:       4093      3717      2408      2129      2384      2175      2472      2194      2614      2357      2455      2333      7151      6780     10123      9664
dram[10]:       4250      4287      2297      2150      2366      2370      2344      2289      2633      2670      2553      2570      6968      6914     10759     10867
dram[11]:       4041      4152      2261      2349      2456      2538      2425      2635      2716      2703      2591      2565      7012      7659     10770     11569
maximum mf latency per bank:
dram[0]:       2458      2108      2512      2422      2502      2428      2368      2004      2619      2390      2133      2295      2700      2763      2120      2473
dram[1]:       2040      2258      2013      2412      2454      2207      2061      2486      2042      2147      2217      2379      2281      2380      2451      2311
dram[2]:       2337      2424      2347      2210      2441      2161      2307      1948      2201      2179      2899      2330      2358      2279      2500      2374
dram[3]:       2129      2508      2444      2536      2583      2793      2906      2437      2369      2655      2450      2468      2041      2690      2503      2423
dram[4]:       2373      2499      2083      2279      2440      2753      2269      2475      2402      2182      2370      2634      2107      2672      2035      2221
dram[5]:       2155      2183      1950      1939      2453      2397      2086      2152      2367      2139      2225      2416      1936      2302      2380      2733
dram[6]:       2211      2572      2281      2415      2717      2273      2311      2364      2476      2507      2420      2667      2718      3096      2915      2688
dram[7]:       1939      2286      2043      1962      2140      2385      2047      2247      2325      1974      2081      2113      2107      2087      1864      2405
dram[8]:       2583      2243      2284      2448      2283      2693      2587      2151      2498      2421      2642      2289      2249      2405      2293      2149
dram[9]:       2183      2178      1630      1982      2151      2311      2224      2681      2516      2057      2100      2748      2701      2359      1933      2515
dram[10]:       2046      2119      1879      1963      1956      2509      2076      2118      2079      1962      2437      2263      2172      2284      2058      1946
dram[11]:       2114      2238      2151      2007      2440      2334      2434      2424      2248      2263      2239      2147      2179      2363      2442      1698

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3249806 n_nop=3198025 n_act=16929 n_pre=16913 n_ref_event=4572360550251980812 n_req=19388 n_rd=19382 n_rd_L2_A=0 n_write=0 n_wr_bk=21 bw_util=0.02388
n_activity=521684 dram_eff=0.1488
bk0: 1267a 3180668i bk1: 1188a 3186472i bk2: 1260a 3182719i bk3: 1206a 3185199i bk4: 1279a 3181427i bk5: 1228a 3185100i bk6: 1228a 3183253i bk7: 1204a 3183471i bk8: 1240a 3179767i bk9: 1204a 3182916i bk10: 1241a 3181374i bk11: 1167a 3185284i bk12: 1199a 3182675i bk13: 1198a 3183617i bk14: 1137a 3187043i bk15: 1136a 3185372i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.127347
Row_Buffer_Locality_read = 0.127386
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.455031
Bank_Level_Parallism_Col = 1.633333
Bank_Level_Parallism_Ready = 1.084165
write_to_read_ratio_blp_rw_average = 0.000608
GrpLevelPara = 1.305068 

BW Util details:
bwutil = 0.023882 
total_CMD = 3249806 
util_bw = 77612 
Wasted_Col = 257168 
Wasted_Row = 108464 
Idle = 2806562 

BW Util Bottlenecks: 
RCDc_limit = 340639 
RCDWRc_limit = 64 
WTRc_limit = 203 
RTWc_limit = 160 
CCDLc_limit = 8238 
rwq = 0 
CCDLc_limit_alone = 8218 
WTRc_limit_alone = 185 
RTWc_limit_alone = 158 

Commands details: 
total_CMD = 3249806 
n_nop = 3198025 
Read = 19382 
Write = 0 
L2_Alloc = 0 
L2_WB = 21 
n_act = 16929 
n_pre = 16913 
n_ref = 4572360550251980812 
n_req = 19388 
total_req = 19403 

Dual Bus Interface Util: 
issued_total_row = 33842 
issued_total_col = 19403 
Row_Bus_Util =  0.010414 
CoL_Bus_Util = 0.005971 
Either_Row_CoL_Bus_Util = 0.015934 
Issued_on_Two_Bus_Simul_Util = 0.000450 
issued_two_Eff = 0.028273 
queue_avg = 0.196010 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.19601
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3249806 n_nop=3194983 n_act=18097 n_pre=18081 n_ref_event=0 n_req=20717 n_rd=20710 n_rd_L2_A=0 n_write=0 n_wr_bk=26 bw_util=0.02552
n_activity=526922 dram_eff=0.1574
bk0: 1286a 3180325i bk1: 1321a 3176212i bk2: 1249a 3180093i bk3: 1281a 3179435i bk4: 1269a 3179442i bk5: 1330a 3175085i bk6: 1333a 3175959i bk7: 1363a 3173940i bk8: 1298a 3175030i bk9: 1314a 3173071i bk10: 1302a 3176382i bk11: 1340a 3172306i bk12: 1288a 3176537i bk13: 1289a 3175308i bk14: 1239a 3178905i bk15: 1208a 3179710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.127094
Row_Buffer_Locality_read = 0.127137
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.674927
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.076787
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.025523 
total_CMD = 3249806 
util_bw = 82944 
Wasted_Col = 260540 
Wasted_Row = 104733 
Idle = 2801589 

BW Util Bottlenecks: 
RCDc_limit = 355595 
RCDWRc_limit = 60 
WTRc_limit = 576 
RTWc_limit = 172 
CCDLc_limit = 9730 
rwq = 0 
CCDLc_limit_alone = 9708 
WTRc_limit_alone = 564 
RTWc_limit_alone = 162 

Commands details: 
total_CMD = 3249806 
n_nop = 3194983 
Read = 20710 
Write = 0 
L2_Alloc = 0 
L2_WB = 26 
n_act = 18097 
n_pre = 18081 
n_ref = 0 
n_req = 20717 
total_req = 20736 

Dual Bus Interface Util: 
issued_total_row = 36178 
issued_total_col = 20736 
Row_Bus_Util =  0.011132 
CoL_Bus_Util = 0.006381 
Either_Row_CoL_Bus_Util = 0.016870 
Issued_on_Two_Bus_Simul_Util = 0.000643 
issued_two_Eff = 0.038141 
queue_avg = 0.214272 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.214272
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3249806 n_nop=3196225 n_act=17599 n_pre=17583 n_ref_event=0 n_req=20106 n_rd=20098 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=0.02478
n_activity=519166 dram_eff=0.1551
bk0: 1288a 3179327i bk1: 1275a 3177597i bk2: 1249a 3181341i bk3: 1257a 3180688i bk4: 1290a 3180490i bk5: 1279a 3181934i bk6: 1272a 3181325i bk7: 1281a 3181312i bk8: 1291a 3176029i bk9: 1311a 3174829i bk10: 1274a 3178346i bk11: 1186a 3183817i bk12: 1215a 3179866i bk13: 1229a 3180107i bk14: 1193a 3182604i bk15: 1208a 3182061i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.125286
Row_Buffer_Locality_read = 0.125336
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.586697
Bank_Level_Parallism_Col = 1.418206
Bank_Level_Parallism_Ready = 1.070227
write_to_read_ratio_blp_rw_average = 0.000678
GrpLevelPara = 1.330956 

BW Util details:
bwutil = 0.024777 
total_CMD = 3249806 
util_bw = 80520 
Wasted_Col = 258029 
Wasted_Row = 103560 
Idle = 2807697 

BW Util Bottlenecks: 
RCDc_limit = 348594 
RCDWRc_limit = 71 
WTRc_limit = 513 
RTWc_limit = 211 
CCDLc_limit = 8890 
rwq = 0 
CCDLc_limit_alone = 8868 
WTRc_limit_alone = 497 
RTWc_limit_alone = 205 

Commands details: 
total_CMD = 3249806 
n_nop = 3196225 
Read = 20098 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 17599 
n_pre = 17583 
n_ref = 0 
n_req = 20106 
total_req = 20130 

Dual Bus Interface Util: 
issued_total_row = 35182 
issued_total_col = 20130 
Row_Bus_Util =  0.010826 
CoL_Bus_Util = 0.006194 
Either_Row_CoL_Bus_Util = 0.016487 
Issued_on_Two_Bus_Simul_Util = 0.000533 
issued_two_Eff = 0.032306 
queue_avg = 0.195355 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.195355
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3249806 n_nop=3196806 n_act=17389 n_pre=17373 n_ref_event=0 n_req=20019 n_rd=20014 n_rd_L2_A=0 n_write=0 n_wr_bk=20 bw_util=0.02466
n_activity=522671 dram_eff=0.1533
bk0: 1251a 3183017i bk1: 1278a 3180247i bk2: 1243a 3182605i bk3: 1259a 3180886i bk4: 1247a 3183291i bk5: 1315a 3179747i bk6: 1274a 3179370i bk7: 1299a 3178503i bk8: 1258a 3178018i bk9: 1271a 3177044i bk10: 1227a 3180940i bk11: 1266a 3179006i bk12: 1218a 3181486i bk13: 1250a 3180780i bk14: 1148a 3185051i bk15: 1210a 3181343i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.131975
Row_Buffer_Locality_read = 0.132008
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.561197
Bank_Level_Parallism_Col = 1.418536
Bank_Level_Parallism_Ready = 1.097265
write_to_read_ratio_blp_rw_average = 0.000862
GrpLevelPara = 1.324069 

BW Util details:
bwutil = 0.024659 
total_CMD = 3249806 
util_bw = 80136 
Wasted_Col = 257508 
Wasted_Row = 105301 
Idle = 2806861 

BW Util Bottlenecks: 
RCDc_limit = 345468 
RCDWRc_limit = 59 
WTRc_limit = 293 
RTWc_limit = 318 
CCDLc_limit = 8996 
rwq = 0 
CCDLc_limit_alone = 8966 
WTRc_limit_alone = 275 
RTWc_limit_alone = 306 

Commands details: 
total_CMD = 3249806 
n_nop = 3196806 
Read = 20014 
Write = 0 
L2_Alloc = 0 
L2_WB = 20 
n_act = 17389 
n_pre = 17373 
n_ref = 0 
n_req = 20019 
total_req = 20034 

Dual Bus Interface Util: 
issued_total_row = 34762 
issued_total_col = 20034 
Row_Bus_Util =  0.010697 
CoL_Bus_Util = 0.006165 
Either_Row_CoL_Bus_Util = 0.016309 
Issued_on_Two_Bus_Simul_Util = 0.000553 
issued_two_Eff = 0.033887 
queue_avg = 0.211293 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.211293
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3249806 n_nop=3194733 n_act=18155 n_pre=18139 n_ref_event=0 n_req=20814 n_rd=20806 n_rd_L2_A=0 n_write=0 n_wr_bk=31 bw_util=0.02565
n_activity=519497 dram_eff=0.1604
bk0: 1352a 3176175i bk1: 1260a 3181172i bk2: 1362a 3173580i bk3: 1291a 3179743i bk4: 1359a 3176623i bk5: 1328a 3176626i bk6: 1338a 3174604i bk7: 1241a 3182191i bk8: 1303a 3174602i bk9: 1288a 3176074i bk10: 1236a 3180614i bk11: 1275a 3178685i bk12: 1355a 3173456i bk13: 1279a 3178115i bk14: 1283a 3176545i bk15: 1256a 3175937i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.128279
Row_Buffer_Locality_read = 0.128328
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.692714
Bank_Level_Parallism_Col = 1.447835
Bank_Level_Parallism_Ready = 1.084000
write_to_read_ratio_blp_rw_average = 0.000739
GrpLevelPara = 1.350011 

BW Util details:
bwutil = 0.025647 
total_CMD = 3249806 
util_bw = 83348 
Wasted_Col = 259110 
Wasted_Row = 100044 
Idle = 2807304 

BW Util Bottlenecks: 
RCDc_limit = 355639 
RCDWRc_limit = 75 
WTRc_limit = 711 
RTWc_limit = 283 
CCDLc_limit = 9928 
rwq = 0 
CCDLc_limit_alone = 9890 
WTRc_limit_alone = 685 
RTWc_limit_alone = 271 

Commands details: 
total_CMD = 3249806 
n_nop = 3194733 
Read = 20806 
Write = 0 
L2_Alloc = 0 
L2_WB = 31 
n_act = 18155 
n_pre = 18139 
n_ref = 0 
n_req = 20814 
total_req = 20837 

Dual Bus Interface Util: 
issued_total_row = 36294 
issued_total_col = 20837 
Row_Bus_Util =  0.011168 
CoL_Bus_Util = 0.006412 
Either_Row_CoL_Bus_Util = 0.016947 
Issued_on_Two_Bus_Simul_Util = 0.000633 
issued_two_Eff = 0.037369 
queue_avg = 0.206628 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.206628
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3249806 n_nop=3198676 n_act=16817 n_pre=16801 n_ref_event=0 n_req=19264 n_rd=19264 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02371
n_activity=523110 dram_eff=0.1473
bk0: 1204a 3184861i bk1: 1187a 3185288i bk2: 1196a 3185240i bk3: 1195a 3184926i bk4: 1259a 3182574i bk5: 1209a 3184418i bk6: 1200a 3184011i bk7: 1222a 3184843i bk8: 1221a 3181117i bk9: 1224a 3181445i bk10: 1213a 3182299i bk11: 1207a 3182916i bk12: 1202a 3183069i bk13: 1199a 3181001i bk14: 1162a 3182211i bk15: 1164a 3184323i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.127699
Row_Buffer_Locality_read = 0.127699
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.476867
Bank_Level_Parallism_Col = 1.396893
Bank_Level_Parallism_Ready = 1.091111
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.306994 

BW Util details:
bwutil = 0.023711 
total_CMD = 3249806 
util_bw = 77056 
Wasted_Col = 253847 
Wasted_Row = 109396 
Idle = 2809507 

BW Util Bottlenecks: 
RCDc_limit = 337153 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8305 
rwq = 0 
CCDLc_limit_alone = 8305 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3249806 
n_nop = 3198676 
Read = 19264 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16817 
n_pre = 16801 
n_ref = 0 
n_req = 19264 
total_req = 19264 

Dual Bus Interface Util: 
issued_total_row = 33618 
issued_total_col = 19264 
Row_Bus_Util =  0.010345 
CoL_Bus_Util = 0.005928 
Either_Row_CoL_Bus_Util = 0.015733 
Issued_on_Two_Bus_Simul_Util = 0.000539 
issued_two_Eff = 0.034266 
queue_avg = 0.198035 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.198035
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3249806 n_nop=3191416 n_act=19606 n_pre=19590 n_ref_event=0 n_req=22459 n_rd=22453 n_rd_L2_A=0 n_write=0 n_wr_bk=24 bw_util=0.02767
n_activity=523108 dram_eff=0.1719
bk0: 1407a 3167145i bk1: 1396a 3166060i bk2: 1463a 3160446i bk3: 1349a 3169294i bk4: 1479a 3159327i bk5: 1431a 3163440i bk6: 1402a 3167241i bk7: 1374a 3167569i bk8: 1466a 3157432i bk9: 1411a 3161274i bk10: 1422a 3161364i bk11: 1340a 3169416i bk12: 1454a 3157442i bk13: 1339a 3164677i bk14: 1382a 3164675i bk15: 1338a 3167601i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.127566
Row_Buffer_Locality_read = 0.127600
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 3.154813
Bank_Level_Parallism_Col = 1.512842
Bank_Level_Parallism_Ready = 1.078195
write_to_read_ratio_blp_rw_average = 0.001046
GrpLevelPara = 1.401976 

BW Util details:
bwutil = 0.027666 
total_CMD = 3249806 
util_bw = 89908 
Wasted_Col = 261661 
Wasted_Row = 94292 
Idle = 2803945 

BW Util Bottlenecks: 
RCDc_limit = 372460 
RCDWRc_limit = 41 
WTRc_limit = 610 
RTWc_limit = 527 
CCDLc_limit = 12380 
rwq = 0 
CCDLc_limit_alone = 12316 
WTRc_limit_alone = 588 
RTWc_limit_alone = 485 

Commands details: 
total_CMD = 3249806 
n_nop = 3191416 
Read = 22453 
Write = 0 
L2_Alloc = 0 
L2_WB = 24 
n_act = 19606 
n_pre = 19590 
n_ref = 0 
n_req = 22459 
total_req = 22477 

Dual Bus Interface Util: 
issued_total_row = 39196 
issued_total_col = 22477 
Row_Bus_Util =  0.012061 
CoL_Bus_Util = 0.006916 
Either_Row_CoL_Bus_Util = 0.017967 
Issued_on_Two_Bus_Simul_Util = 0.001010 
issued_two_Eff = 0.056225 
queue_avg = 0.285452 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.285452
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3249806 n_nop=3198304 n_act=16905 n_pre=16889 n_ref_event=0 n_req=19351 n_rd=19344 n_rd_L2_A=0 n_write=0 n_wr_bk=27 bw_util=0.02384
n_activity=517561 dram_eff=0.1497
bk0: 1239a 3184186i bk1: 1154a 3186751i bk2: 1280a 3181799i bk3: 1210a 3186012i bk4: 1240a 3183459i bk5: 1202a 3184044i bk6: 1248a 3182962i bk7: 1231a 3182824i bk8: 1226a 3181902i bk9: 1191a 3182434i bk10: 1237a 3182165i bk11: 1180a 3186196i bk12: 1188a 3184017i bk13: 1166a 3184905i bk14: 1179a 3184938i bk15: 1173a 3183809i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.126970
Row_Buffer_Locality_read = 0.127016
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.466026
Bank_Level_Parallism_Col = 1.398873
Bank_Level_Parallism_Ready = 1.090338
write_to_read_ratio_blp_rw_average = 0.000782
GrpLevelPara = 1.307417 

BW Util details:
bwutil = 0.023843 
total_CMD = 3249806 
util_bw = 77484 
Wasted_Col = 254236 
Wasted_Row = 107107 
Idle = 2810979 

BW Util Bottlenecks: 
RCDc_limit = 338465 
RCDWRc_limit = 68 
WTRc_limit = 342 
RTWc_limit = 181 
CCDLc_limit = 8496 
rwq = 0 
CCDLc_limit_alone = 8486 
WTRc_limit_alone = 342 
RTWc_limit_alone = 171 

Commands details: 
total_CMD = 3249806 
n_nop = 3198304 
Read = 19344 
Write = 0 
L2_Alloc = 0 
L2_WB = 27 
n_act = 16905 
n_pre = 16889 
n_ref = 0 
n_req = 19351 
total_req = 19371 

Dual Bus Interface Util: 
issued_total_row = 33794 
issued_total_col = 19371 
Row_Bus_Util =  0.010399 
CoL_Bus_Util = 0.005961 
Either_Row_CoL_Bus_Util = 0.015848 
Issued_on_Two_Bus_Simul_Util = 0.000512 
issued_two_Eff = 0.032290 
queue_avg = 0.178501 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.178501
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3249806 n_nop=3194863 n_act=18229 n_pre=18213 n_ref_event=0 n_req=20882 n_rd=20876 n_rd_L2_A=0 n_write=0 n_wr_bk=23 bw_util=0.02572
n_activity=514815 dram_eff=0.1624
bk0: 1376a 3173793i bk1: 1300a 3177192i bk2: 1321a 3177464i bk3: 1290a 3179168i bk4: 1294a 3177872i bk5: 1276a 3179458i bk6: 1390a 3172894i bk7: 1260a 3179677i bk8: 1349a 3169893i bk9: 1300a 3175119i bk10: 1373a 3170897i bk11: 1307a 3176603i bk12: 1330a 3171313i bk13: 1246a 3177706i bk14: 1267a 3176333i bk15: 1197a 3179082i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.127670
Row_Buffer_Locality_read = 0.127659
Row_Buffer_Locality_write = 0.166667
Bank_Level_Parallism = 2.748146
Bank_Level_Parallism_Col = 1.449827
Bank_Level_Parallism_Ready = 1.086187
write_to_read_ratio_blp_rw_average = 0.000329
GrpLevelPara = 1.349464 

BW Util details:
bwutil = 0.025723 
total_CMD = 3249806 
util_bw = 83596 
Wasted_Col = 258903 
Wasted_Row = 98545 
Idle = 2808762 

BW Util Bottlenecks: 
RCDc_limit = 356450 
RCDWRc_limit = 39 
WTRc_limit = 598 
RTWc_limit = 129 
CCDLc_limit = 10303 
rwq = 0 
CCDLc_limit_alone = 10259 
WTRc_limit_alone = 562 
RTWc_limit_alone = 121 

Commands details: 
total_CMD = 3249806 
n_nop = 3194863 
Read = 20876 
Write = 0 
L2_Alloc = 0 
L2_WB = 23 
n_act = 18229 
n_pre = 18213 
n_ref = 0 
n_req = 20882 
total_req = 20899 

Dual Bus Interface Util: 
issued_total_row = 36442 
issued_total_col = 20899 
Row_Bus_Util =  0.011214 
CoL_Bus_Util = 0.006431 
Either_Row_CoL_Bus_Util = 0.016907 
Issued_on_Two_Bus_Simul_Util = 0.000738 
issued_two_Eff = 0.043645 
queue_avg = 0.218194 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.218194
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3249806 n_nop=3194357 n_act=18535 n_pre=18519 n_ref_event=0 n_req=21265 n_rd=21254 n_rd_L2_A=0 n_write=0 n_wr_bk=44 bw_util=0.02621
n_activity=511735 dram_eff=0.1665
bk0: 1298a 3174548i bk1: 1416a 3167072i bk2: 1264a 3178892i bk3: 1353a 3173429i bk4: 1302a 3175950i bk5: 1437a 3166637i bk6: 1290a 3173395i bk7: 1412a 3164478i bk8: 1271a 3173075i bk9: 1429a 3162347i bk10: 1275a 3174013i bk11: 1405a 3165553i bk12: 1219a 3175482i bk13: 1308a 3169016i bk14: 1248a 3174353i bk15: 1327a 3170859i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.128850
Row_Buffer_Locality_read = 0.128917
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.961233
Bank_Level_Parallism_Col = 1.485921
Bank_Level_Parallism_Ready = 1.087020
write_to_read_ratio_blp_rw_average = 0.000998
GrpLevelPara = 1.377344 

BW Util details:
bwutil = 0.026214 
total_CMD = 3249806 
util_bw = 85192 
Wasted_Col = 254975 
Wasted_Row = 95566 
Idle = 2814073 

BW Util Bottlenecks: 
RCDc_limit = 356368 
RCDWRc_limit = 81 
WTRc_limit = 1080 
RTWc_limit = 425 
CCDLc_limit = 11237 
rwq = 0 
CCDLc_limit_alone = 11169 
WTRc_limit_alone = 1042 
RTWc_limit_alone = 395 

Commands details: 
total_CMD = 3249806 
n_nop = 3194357 
Read = 21254 
Write = 0 
L2_Alloc = 0 
L2_WB = 44 
n_act = 18535 
n_pre = 18519 
n_ref = 0 
n_req = 21265 
total_req = 21298 

Dual Bus Interface Util: 
issued_total_row = 37054 
issued_total_col = 21298 
Row_Bus_Util =  0.011402 
CoL_Bus_Util = 0.006554 
Either_Row_CoL_Bus_Util = 0.017062 
Issued_on_Two_Bus_Simul_Util = 0.000893 
issued_two_Eff = 0.052354 
queue_avg = 0.245219 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.245219
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3249806 n_nop=3196686 n_act=17438 n_pre=17422 n_ref_event=0 n_req=20002 n_rd=19995 n_rd_L2_A=0 n_write=0 n_wr_bk=28 bw_util=0.02465
n_activity=514805 dram_eff=0.1556
bk0: 1241a 3182748i bk1: 1265a 3182605i bk2: 1225a 3183997i bk3: 1269a 3183775i bk4: 1282a 3181488i bk5: 1234a 3184278i bk6: 1267a 3180051i bk7: 1272a 3180206i bk8: 1273a 3178302i bk9: 1236a 3180165i bk10: 1303a 3178082i bk11: 1256a 3180965i bk12: 1280a 3176810i bk13: 1205a 3180543i bk14: 1207a 3182775i bk15: 1180a 3184255i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.128787
Row_Buffer_Locality_read = 0.128832
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.551814
Bank_Level_Parallism_Col = 1.408865
Bank_Level_Parallism_Ready = 1.072095
write_to_read_ratio_blp_rw_average = 0.000588
GrpLevelPara = 1.321744 

BW Util details:
bwutil = 0.024645 
total_CMD = 3249806 
util_bw = 80092 
Wasted_Col = 257434 
Wasted_Row = 102812 
Idle = 2809468 

BW Util Bottlenecks: 
RCDc_limit = 346811 
RCDWRc_limit = 73 
WTRc_limit = 456 
RTWc_limit = 169 
CCDLc_limit = 8944 
rwq = 0 
CCDLc_limit_alone = 8920 
WTRc_limit_alone = 444 
RTWc_limit_alone = 157 

Commands details: 
total_CMD = 3249806 
n_nop = 3196686 
Read = 19995 
Write = 0 
L2_Alloc = 0 
L2_WB = 28 
n_act = 17438 
n_pre = 17422 
n_ref = 0 
n_req = 20002 
total_req = 20023 

Dual Bus Interface Util: 
issued_total_row = 34860 
issued_total_col = 20023 
Row_Bus_Util =  0.010727 
CoL_Bus_Util = 0.006161 
Either_Row_CoL_Bus_Util = 0.016346 
Issued_on_Two_Bus_Simul_Util = 0.000542 
issued_two_Eff = 0.033189 
queue_avg = 0.184977 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.184977
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3249806 n_nop=3198613 n_act=16717 n_pre=16701 n_ref_event=0 n_req=19185 n_rd=19181 n_rd_L2_A=0 n_write=0 n_wr_bk=16 bw_util=0.02363
n_activity=523080 dram_eff=0.1468
bk0: 1252a 3184335i bk1: 1232a 3183914i bk2: 1214a 3185326i bk3: 1191a 3187668i bk4: 1234a 3185045i bk5: 1150a 3190330i bk6: 1265a 3180729i bk7: 1135a 3188153i bk8: 1247a 3181022i bk9: 1178a 3184638i bk10: 1232a 3181674i bk11: 1173a 3186706i bk12: 1222a 3182584i bk13: 1106a 3188493i bk14: 1216a 3184516i bk15: 1134a 3189561i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.129111
Row_Buffer_Locality_read = 0.129138
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.397232
Bank_Level_Parallism_Col = 1.384356
Bank_Level_Parallism_Ready = 1.083812
write_to_read_ratio_blp_rw_average = 0.000334
GrpLevelPara = 1.298658 

BW Util details:
bwutil = 0.023628 
total_CMD = 3249806 
util_bw = 76788 
Wasted_Col = 255101 
Wasted_Row = 110276 
Idle = 2807641 

BW Util Bottlenecks: 
RCDc_limit = 336496 
RCDWRc_limit = 46 
WTRc_limit = 192 
RTWc_limit = 89 
CCDLc_limit = 8137 
rwq = 0 
CCDLc_limit_alone = 8129 
WTRc_limit_alone = 192 
RTWc_limit_alone = 81 

Commands details: 
total_CMD = 3249806 
n_nop = 3198613 
Read = 19181 
Write = 0 
L2_Alloc = 0 
L2_WB = 16 
n_act = 16717 
n_pre = 16701 
n_ref = 0 
n_req = 19185 
total_req = 19197 

Dual Bus Interface Util: 
issued_total_row = 33418 
issued_total_col = 19197 
Row_Bus_Util =  0.010283 
CoL_Bus_Util = 0.005907 
Either_Row_CoL_Bus_Util = 0.015753 
Issued_on_Two_Bus_Simul_Util = 0.000438 
issued_two_Eff = 0.027777 
queue_avg = 0.179799 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.179799

========= L2 cache stats =========
L2_cache_bank[0]: Access = 96111, Miss = 9851, Miss_rate = 0.102, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[1]: Access = 97332, Miss = 9534, Miss_rate = 0.098, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 98476, Miss = 10267, Miss_rate = 0.104, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 96159, Miss = 10448, Miss_rate = 0.109, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 96384, Miss = 10072, Miss_rate = 0.104, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 96542, Miss = 10028, Miss_rate = 0.104, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 97303, Miss = 9866, Miss_rate = 0.101, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 99261, Miss = 10151, Miss_rate = 0.102, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 98475, Miss = 10596, Miss_rate = 0.108, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[9]: Access = 98880, Miss = 10218, Miss_rate = 0.103, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 97966, Miss = 9657, Miss_rate = 0.099, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 95076, Miss = 9607, Miss_rate = 0.101, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 95200, Miss = 11477, Miss_rate = 0.121, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[13]: Access = 97723, Miss = 10982, Miss_rate = 0.112, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 97520, Miss = 9843, Miss_rate = 0.101, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 96114, Miss = 9508, Miss_rate = 0.099, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 97829, Miss = 10703, Miss_rate = 0.109, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[17]: Access = 97236, Miss = 10176, Miss_rate = 0.105, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 97033, Miss = 10171, Miss_rate = 0.105, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[19]: Access = 96806, Miss = 11094, Miss_rate = 0.115, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[20]: Access = 97448, Miss = 10078, Miss_rate = 0.103, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 95978, Miss = 9919, Miss_rate = 0.103, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[22]: Access = 96168, Miss = 9882, Miss_rate = 0.103, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 95800, Miss = 9299, Miss_rate = 0.097, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2328820
L2_total_cache_misses = 243427
L2_total_cache_miss_rate = 0.1045
L2_total_cache_pending_hits = 68
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2067763
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 90269
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 153108
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 67
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17562
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 38
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2311207
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17613
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.069
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=2328820
icnt_total_pkts_simt_to_mem=2328820
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2328820
Req_Network_cycles = 1267245
Req_Network_injected_packets_per_cycle =       1.8377 
Req_Network_conflicts_per_cycle =       1.4018
Req_Network_conflicts_per_cycle_util =       8.2144
Req_Bank_Level_Parallism =      10.7690
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       9.5017
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1181

Reply_Network_injected_packets_num = 2328820
Reply_Network_cycles = 1267245
Reply_Network_injected_packets_per_cycle =        1.8377
Reply_Network_conflicts_per_cycle =        0.8113
Reply_Network_conflicts_per_cycle_util =       4.7574
Reply_Bank_Level_Parallism =      10.7763
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2132
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0613
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 5 min, 5 sec (3905 sec)
gpgpu_simulation_rate = 6499 (inst/sec)
gpgpu_simulation_rate = 324 (cycle/sec)
gpgpu_silicon_slowdown = 4212962x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc3442bbec..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc3442bbe0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc3442bbd8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc3442bbd0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc3442bbc8..

GPGPU-Sim PTX: cudaLaunch for 0x0x559dcf0ccecf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z4hookiPKmPKiPiPb 
GPGPU-Sim PTX: pushing kernel '_Z4hookiPKmPKiPiPb' to stream 0, gridDim= (90,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
Simulation cycle for kernel 2 is = 10000
Simulation cycle for kernel 2 is = 15000
Simulation cycle for kernel 2 is = 20000
Simulation cycle for kernel 2 is = 25000
Simulation cycle for kernel 2 is = 30000
Simulation cycle for kernel 2 is = 35000
Simulation cycle for kernel 2 is = 40000
Simulation cycle for kernel 2 is = 45000
Simulation cycle for kernel 2 is = 50000
Simulation cycle for kernel 2 is = 55000
Simulation cycle for kernel 2 is = 60000
Simulation cycle for kernel 2 is = 65000
Simulation cycle for kernel 2 is = 70000
Simulation cycle for kernel 2 is = 75000
Simulation cycle for kernel 2 is = 80000
Simulation cycle for kernel 2 is = 85000
Simulation cycle for kernel 2 is = 90000
Simulation cycle for kernel 2 is = 95000
Simulation cycle for kernel 2 is = 100000
Simulation cycle for kernel 2 is = 105000
Simulation cycle for kernel 2 is = 110000
Simulation cycle for kernel 2 is = 115000
Simulation cycle for kernel 2 is = 120000
Simulation cycle for kernel 2 is = 125000
Simulation cycle for kernel 2 is = 130000
Simulation cycle for kernel 2 is = 135000
Simulation cycle for kernel 2 is = 140000
Simulation cycle for kernel 2 is = 145000
Simulation cycle for kernel 2 is = 150000
Simulation cycle for kernel 2 is = 155000
Simulation cycle for kernel 2 is = 160000
Simulation cycle for kernel 2 is = 165000
Simulation cycle for kernel 2 is = 170000
Simulation cycle for kernel 2 is = 175000
Simulation cycle for kernel 2 is = 180000
Simulation cycle for kernel 2 is = 185000
Simulation cycle for kernel 2 is = 190000
Simulation cycle for kernel 2 is = 195000
Simulation cycle for kernel 2 is = 200000
Simulation cycle for kernel 2 is = 205000
Simulation cycle for kernel 2 is = 210000
Simulation cycle for kernel 2 is = 215000
Simulation cycle for kernel 2 is = 220000
Simulation cycle for kernel 2 is = 225000
Simulation cycle for kernel 2 is = 230000
Simulation cycle for kernel 2 is = 235000
Simulation cycle for kernel 2 is = 240000
Simulation cycle for kernel 2 is = 245000
Simulation cycle for kernel 2 is = 250000
Simulation cycle for kernel 2 is = 255000
Simulation cycle for kernel 2 is = 260000
Simulation cycle for kernel 2 is = 265000
Simulation cycle for kernel 2 is = 270000
Simulation cycle for kernel 2 is = 275000
Simulation cycle for kernel 2 is = 280000
Simulation cycle for kernel 2 is = 285000
Simulation cycle for kernel 2 is = 290000
Simulation cycle for kernel 2 is = 295000
Simulation cycle for kernel 2 is = 300000
Simulation cycle for kernel 2 is = 305000
Simulation cycle for kernel 2 is = 310000
Simulation cycle for kernel 2 is = 315000
Simulation cycle for kernel 2 is = 320000
Simulation cycle for kernel 2 is = 325000
Simulation cycle for kernel 2 is = 330000
Simulation cycle for kernel 2 is = 335000
Simulation cycle for kernel 2 is = 340000
Simulation cycle for kernel 2 is = 345000
Simulation cycle for kernel 2 is = 350000
Simulation cycle for kernel 2 is = 355000
Simulation cycle for kernel 2 is = 360000
Simulation cycle for kernel 2 is = 365000
Simulation cycle for kernel 2 is = 370000
Simulation cycle for kernel 2 is = 375000
Simulation cycle for kernel 2 is = 380000
Simulation cycle for kernel 2 is = 385000
Simulation cycle for kernel 2 is = 390000
Simulation cycle for kernel 2 is = 395000
Simulation cycle for kernel 2 is = 400000
Simulation cycle for kernel 2 is = 405000
Simulation cycle for kernel 2 is = 410000
Simulation cycle for kernel 2 is = 415000
Simulation cycle for kernel 2 is = 420000
Simulation cycle for kernel 2 is = 425000
Simulation cycle for kernel 2 is = 430000
Simulation cycle for kernel 2 is = 435000
Simulation cycle for kernel 2 is = 440000
Simulation cycle for kernel 2 is = 445000
Simulation cycle for kernel 2 is = 450000
Simulation cycle for kernel 2 is = 455000
Simulation cycle for kernel 2 is = 460000
Simulation cycle for kernel 2 is = 465000
Simulation cycle for kernel 2 is = 470000
Simulation cycle for kernel 2 is = 475000
Simulation cycle for kernel 2 is = 480000
Simulation cycle for kernel 2 is = 485000
Simulation cycle for kernel 2 is = 490000
Simulation cycle for kernel 2 is = 495000
Simulation cycle for kernel 2 is = 500000
Simulation cycle for kernel 2 is = 505000
Simulation cycle for kernel 2 is = 510000
Simulation cycle for kernel 2 is = 515000
Simulation cycle for kernel 2 is = 520000
Simulation cycle for kernel 2 is = 525000
Simulation cycle for kernel 2 is = 530000
Simulation cycle for kernel 2 is = 535000
Simulation cycle for kernel 2 is = 540000
Simulation cycle for kernel 2 is = 545000
Simulation cycle for kernel 2 is = 550000
Simulation cycle for kernel 2 is = 555000
Simulation cycle for kernel 2 is = 560000
Simulation cycle for kernel 2 is = 565000
Simulation cycle for kernel 2 is = 570000
Simulation cycle for kernel 2 is = 575000
Simulation cycle for kernel 2 is = 580000
Simulation cycle for kernel 2 is = 585000
Simulation cycle for kernel 2 is = 590000
Simulation cycle for kernel 2 is = 595000
Simulation cycle for kernel 2 is = 600000
Simulation cycle for kernel 2 is = 605000
Simulation cycle for kernel 2 is = 610000
Simulation cycle for kernel 2 is = 615000
Simulation cycle for kernel 2 is = 620000
Simulation cycle for kernel 2 is = 625000
Simulation cycle for kernel 2 is = 630000
Simulation cycle for kernel 2 is = 635000
Simulation cycle for kernel 2 is = 640000
Simulation cycle for kernel 2 is = 645000
Simulation cycle for kernel 2 is = 650000
Simulation cycle for kernel 2 is = 655000
Simulation cycle for kernel 2 is = 660000
Simulation cycle for kernel 2 is = 665000
Simulation cycle for kernel 2 is = 670000
Simulation cycle for kernel 2 is = 675000
Simulation cycle for kernel 2 is = 680000
Simulation cycle for kernel 2 is = 685000
Simulation cycle for kernel 2 is = 690000
Simulation cycle for kernel 2 is = 695000
Simulation cycle for kernel 2 is = 700000
Simulation cycle for kernel 2 is = 705000
Simulation cycle for kernel 2 is = 710000
Simulation cycle for kernel 2 is = 715000
Simulation cycle for kernel 2 is = 720000
Simulation cycle for kernel 2 is = 725000
Simulation cycle for kernel 2 is = 730000
Simulation cycle for kernel 2 is = 735000
Simulation cycle for kernel 2 is = 740000
Simulation cycle for kernel 2 is = 745000
Simulation cycle for kernel 2 is = 750000
Simulation cycle for kernel 2 is = 755000
Simulation cycle for kernel 2 is = 760000
Simulation cycle for kernel 2 is = 765000
Simulation cycle for kernel 2 is = 770000
Simulation cycle for kernel 2 is = 775000
Simulation cycle for kernel 2 is = 780000
Simulation cycle for kernel 2 is = 785000
Simulation cycle for kernel 2 is = 790000
Simulation cycle for kernel 2 is = 795000
Simulation cycle for kernel 2 is = 800000
Simulation cycle for kernel 2 is = 805000
Simulation cycle for kernel 2 is = 810000
Simulation cycle for kernel 2 is = 815000
Simulation cycle for kernel 2 is = 820000
Simulation cycle for kernel 2 is = 825000
Simulation cycle for kernel 2 is = 830000
Simulation cycle for kernel 2 is = 835000
Simulation cycle for kernel 2 is = 840000
Simulation cycle for kernel 2 is = 845000
Simulation cycle for kernel 2 is = 850000
Simulation cycle for kernel 2 is = 855000
Simulation cycle for kernel 2 is = 860000
Simulation cycle for kernel 2 is = 865000
Simulation cycle for kernel 2 is = 870000
Simulation cycle for kernel 2 is = 875000
Simulation cycle for kernel 2 is = 880000
Simulation cycle for kernel 2 is = 885000
Simulation cycle for kernel 2 is = 890000
Simulation cycle for kernel 2 is = 895000
Simulation cycle for kernel 2 is = 900000
Simulation cycle for kernel 2 is = 905000
Simulation cycle for kernel 2 is = 910000
Simulation cycle for kernel 2 is = 915000
Simulation cycle for kernel 2 is = 920000
Simulation cycle for kernel 2 is = 925000
Simulation cycle for kernel 2 is = 930000
Simulation cycle for kernel 2 is = 935000
Simulation cycle for kernel 2 is = 940000
Simulation cycle for kernel 2 is = 945000
Simulation cycle for kernel 2 is = 950000
Simulation cycle for kernel 2 is = 955000
Simulation cycle for kernel 2 is = 960000
Simulation cycle for kernel 2 is = 965000
Simulation cycle for kernel 2 is = 970000
Simulation cycle for kernel 2 is = 975000
Simulation cycle for kernel 2 is = 980000
Simulation cycle for kernel 2 is = 985000
Simulation cycle for kernel 2 is = 990000
Simulation cycle for kernel 2 is = 995000
Simulation cycle for kernel 2 is = 1000000
Simulation cycle for kernel 2 is = 1005000
Simulation cycle for kernel 2 is = 1010000
Simulation cycle for kernel 2 is = 1015000
Simulation cycle for kernel 2 is = 1020000
Simulation cycle for kernel 2 is = 1025000
Simulation cycle for kernel 2 is = 1030000
Simulation cycle for kernel 2 is = 1035000
Destroy streams for kernel 3: size 0
kernel_name = _Z4hookiPKmPKiPiPb 
kernel_launch_uid = 3 
gpu_sim_cycle = 1039779
gpu_sim_insn = 13437441
gpu_ipc =      12.9234
gpu_tot_sim_cycle = 2307024
gpu_tot_sim_insn = 38819647
gpu_tot_ipc =      16.8267
gpu_tot_issued_cta = 270
gpu_occupancy = 41.7349% 
gpu_tot_occupancy = 40.4929% 
max_total_param_size = 0
gpu_stall_dramfull = 39298
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.9910
partiton_level_parallism_total  =       1.9068
partiton_level_parallism_util =      10.7684
partiton_level_parallism_util_total  =      10.7687
L2_BW  =      86.9685 GB/Sec
L2_BW_total  =      83.2895 GB/Sec
gpu_total_sim_rate=5621

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 264985, Miss = 158607, Miss_rate = 0.599, Pending_hits = 4330, Reservation_fails = 281356
	L1D_cache_core[1]: Access = 234339, Miss = 144225, Miss_rate = 0.615, Pending_hits = 4540, Reservation_fails = 248423
	L1D_cache_core[2]: Access = 234018, Miss = 142010, Miss_rate = 0.607, Pending_hits = 4471, Reservation_fails = 243542
	L1D_cache_core[3]: Access = 258060, Miss = 153641, Miss_rate = 0.595, Pending_hits = 4788, Reservation_fails = 270761
	L1D_cache_core[4]: Access = 235329, Miss = 143255, Miss_rate = 0.609, Pending_hits = 4643, Reservation_fails = 237907
	L1D_cache_core[5]: Access = 243595, Miss = 148035, Miss_rate = 0.608, Pending_hits = 4580, Reservation_fails = 274656
	L1D_cache_core[6]: Access = 243714, Miss = 147807, Miss_rate = 0.606, Pending_hits = 4795, Reservation_fails = 260998
	L1D_cache_core[7]: Access = 237557, Miss = 141445, Miss_rate = 0.595, Pending_hits = 4370, Reservation_fails = 249832
	L1D_cache_core[8]: Access = 253303, Miss = 152970, Miss_rate = 0.604, Pending_hits = 5019, Reservation_fails = 277569
	L1D_cache_core[9]: Access = 226943, Miss = 136095, Miss_rate = 0.600, Pending_hits = 4439, Reservation_fails = 247219
	L1D_cache_core[10]: Access = 253446, Miss = 147055, Miss_rate = 0.580, Pending_hits = 4558, Reservation_fails = 256020
	L1D_cache_core[11]: Access = 256395, Miss = 154995, Miss_rate = 0.605, Pending_hits = 4966, Reservation_fails = 289258
	L1D_cache_core[12]: Access = 243345, Miss = 143140, Miss_rate = 0.588, Pending_hits = 4444, Reservation_fails = 254441
	L1D_cache_core[13]: Access = 236655, Miss = 143322, Miss_rate = 0.606, Pending_hits = 4441, Reservation_fails = 270639
	L1D_cache_core[14]: Access = 257535, Miss = 155602, Miss_rate = 0.604, Pending_hits = 4990, Reservation_fails = 304181
	L1D_cache_core[15]: Access = 243447, Miss = 143542, Miss_rate = 0.590, Pending_hits = 4614, Reservation_fails = 255680
	L1D_cache_core[16]: Access = 252515, Miss = 148603, Miss_rate = 0.588, Pending_hits = 4728, Reservation_fails = 274915
	L1D_cache_core[17]: Access = 243987, Miss = 143947, Miss_rate = 0.590, Pending_hits = 4643, Reservation_fails = 271942
	L1D_cache_core[18]: Access = 263957, Miss = 160002, Miss_rate = 0.606, Pending_hits = 5104, Reservation_fails = 314588
	L1D_cache_core[19]: Access = 254284, Miss = 150988, Miss_rate = 0.594, Pending_hits = 4631, Reservation_fails = 293693
	L1D_cache_core[20]: Access = 244897, Miss = 145332, Miss_rate = 0.593, Pending_hits = 4539, Reservation_fails = 267605
	L1D_cache_core[21]: Access = 237952, Miss = 142452, Miss_rate = 0.599, Pending_hits = 4849, Reservation_fails = 273444
	L1D_cache_core[22]: Access = 248978, Miss = 147814, Miss_rate = 0.594, Pending_hits = 4522, Reservation_fails = 273177
	L1D_cache_core[23]: Access = 231116, Miss = 137714, Miss_rate = 0.596, Pending_hits = 4569, Reservation_fails = 272198
	L1D_cache_core[24]: Access = 240123, Miss = 140991, Miss_rate = 0.587, Pending_hits = 4520, Reservation_fails = 264330
	L1D_cache_core[25]: Access = 246763, Miss = 144402, Miss_rate = 0.585, Pending_hits = 4530, Reservation_fails = 260315
	L1D_cache_core[26]: Access = 260333, Miss = 148896, Miss_rate = 0.572, Pending_hits = 5028, Reservation_fails = 287092
	L1D_cache_core[27]: Access = 261711, Miss = 150253, Miss_rate = 0.574, Pending_hits = 4670, Reservation_fails = 283563
	L1D_cache_core[28]: Access = 259819, Miss = 148762, Miss_rate = 0.573, Pending_hits = 4556, Reservation_fails = 269940
	L1D_cache_core[29]: Access = 201376, Miss = 115339, Miss_rate = 0.573, Pending_hits = 3895, Reservation_fails = 160665
	L1D_total_cache_accesses = 7370477
	L1D_total_cache_misses = 4381241
	L1D_total_cache_miss_rate = 0.5944
	L1D_total_cache_pending_hits = 138772
	L1D_total_cache_reservation_fails = 7989949
	L1D_cache_data_port_util = 0.130
	L1D_cache_fill_port_util = 0.199
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2832646
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 138772
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3507659
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7989565
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 873514
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 138772
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17818
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 66
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7352591
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17886

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 387038
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 7602527
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 384
ctas_completed 270, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 
distro:
6332, 11519, 6116, 9294, 3817, 8033, 16809, 3285, 8239, 6870, 14142, 7390, 8973, 5818, 11051, 9009, 12135, 4799, 27585, 7193, 9880, 5408, 5647, 6223, 
gpgpu_n_tot_thrd_icount = 178488288
gpgpu_n_tot_w_icount = 5577759
gpgpu_n_stall_shd_mem = 4338662
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4381173
gpgpu_n_mem_write_global = 17886
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8820543
gpgpu_n_store_insn = 93023
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 276480
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4144089
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 194573
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:118615	W0_Idle:22982953	W0_Scoreboard:59292085	W1:1883767	W2:652552	W3:396899	W4:280659	W5:220769	W6:171407	W7:156444	W8:144305	W9:125317	W10:109646	W11:103535	W12:89593	W13:92673	W14:87432	W15:73184	W16:76528	W17:72729	W18:66450	W19:61021	W20:63811	W21:63479	W22:63445	W23:59345	W24:58920	W25:54906	W26:54965	W27:55255	W28:52427	W29:44613	W30:40507	W31:28179	W32:72997
single_issue_nums: WS0:1446398	WS1:1386259	WS2:1387775	WS3:1357327	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 35049384 {8:4381173,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 715440 {40:17886,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 175246920 {40:4381173,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 143088 {8:17886,}
maxmflatency = 3096 
max_icnt2mem_latency = 1515 
maxmrqlatency = 1838 
max_icnt2sh_latency = 77 
averagemflatency = 443 
avg_icnt2mem_latency = 221 
avg_mrq_latency = 16 
avg_icnt2sh_latency = 4 
mrq_lat_table:380731 	5694 	11012 	23275 	25279 	13497 	10372 	13314 	8546 	450 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	748226 	2442821 	1186602 	18874 	2536 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	988772 	256115 	1066222 	2053689 	33939 	322 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2281178 	1413310 	602111 	97750 	4606 	104 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	791 	1386 	115 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        48        49         5         4        13        12         5         6         7         5 
dram[1]:        64        64        64        64        64        64        48        49         7         6        12        12         7         5         7         7 
dram[2]:        64        64        64        64        64        64        50        48         5         7        12        12         7         5         6         4 
dram[3]:        64        64        64        64        64        64        49        48         5         5        12        12         7         5         6         5 
dram[4]:        64        64        64        64        64        64        48        49         5         6        12        12         7         8         6         6 
dram[5]:        64        64        64        64        64        64        48        49         7         7        12        12         6         5         6         6 
dram[6]:        64        64        64        64        64        64        48        49         5         7        12        12         5         5         5         6 
dram[7]:        64        64        64        64        64        64        49        47         5         4        12        12         6         8         7         8 
dram[8]:        64        64        64        64        64        64        44        44         6        10        12        12         8         8        10         7 
dram[9]:        64        64        64        64        64        64        44        44         8         8        12        12         8         5         7         6 
dram[10]:        64        64        64        64        64        64        44        44         8         8        12        16         5         5         5         6 
dram[11]:        64        64        64        64        64        64        44        44         7         8        16        16         5         7         7         6 
maximum service time to same row:
dram[0]:     86350     87308     44371     50919    156074    165557     71138     75196     54291     50655    116486    117372    101081     99727     60299     17256 
dram[1]:     88397     91036     54514     57116    167180    198422     77226     94666     48539     44848    120942    123578    104663    105170     15061     12106 
dram[2]:    154334    150625     64674     61090    199035    199791     98072    100841     14593     20786    126969    178729    105361    103532     90154     91573 
dram[3]:    177855    174301     59942     63818    200552    200918    104242    105313     20818     20627    176496    176902    102880     99834     90760     89542 
dram[4]:    170993    167909     67431     54367    203533    204528    109170    113433     23455     35063    176457    175645     97805    119409     89743     89541 
dram[5]:    165838    163973     54127     53492    206316     46374    124714    127353     35822     33928    175037    175551    139275    151602     90150     90557 
dram[6]:    162718    164470    132747     33513     50790     77635    129586    132630     43067     26216    174036    173629    157852    159806     90760     46964 
dram[7]:    165685    166294     36303     55165     78892     82296    132022    135474     32110     32712    175046    177076    159210    188538     64329     63603 
dram[8]:     78248    112971     52446     50296     86299    120375    138317    141363     35764     30525    180169    180981    214696    214153     16269     12540 
dram[9]:    110232    107908    124878    122412    100538    104597    230537     37650     34992     31057    181997    184636    214673    215114     19613     18493 
dram[10]:     71438     70442     37232     51364    149481    152308     55426     58224     31124     29607    187275    114175    178238    182371     63971     60383 
dram[11]:     82825     83840     47532     43808    154044    152655     61414     67698     44989     79995    114754    115111     96442     99045     61784     59782 
average row accesses per activate:
dram[0]:  1.171703  1.171319  1.164522  1.162956  1.193429  1.186359  1.155474  1.141264  1.104871  1.128335  1.141553  1.128145  1.118081  1.130902  1.121343  1.101525 
dram[1]:  1.165245  1.157546  1.161496  1.176605  1.178637  1.168860  1.158992  1.167672  1.117224  1.120865  1.123760  1.138912  1.134061  1.141841  1.119155  1.122031 
dram[2]:  1.163653  1.154885  1.172943  1.172093  1.178506  1.190762  1.183887  1.160626  1.101480  1.109382  1.123246  1.137610  1.109620  1.112100  1.133519  1.120960 
dram[3]:  1.180944  1.192146  1.196955  1.180588  1.202285  1.203413  1.172665  1.188792  1.101085  1.102076  1.121755  1.127111  1.108217  1.147790  1.125299  1.117209 
dram[4]:  1.212500  1.197582  1.172488  1.190584  1.188922  1.187079  1.172325  1.169593  1.099876  1.105375  1.127612  1.133766  1.132890  1.134269  1.132582  1.100829 
dram[5]:  1.167624  1.160517  1.185167  1.186523  1.208057  1.183133  1.165151  1.183526  1.103097  1.102131  1.140632  1.119744  1.113924  1.113553  1.104898  1.121706 
dram[6]:  1.161845  1.176668  1.176279  1.177128  1.169310  1.180999  1.186785  1.168634  1.129558  1.117716  1.139928  1.154174  1.128096  1.114613  1.148164  1.146091 
dram[7]:  1.169935  1.169858  1.181199  1.177404  1.174034  1.154280  1.160037  1.162011  1.114070  1.103527  1.129438  1.130841  1.101595  1.106747  1.127720  1.119025 
dram[8]:  1.177150  1.175101  1.175244  1.173834  1.172895  1.188279  1.192456  1.169245  1.109555  1.131105  1.148812  1.148472  1.117328  1.095011  1.118985  1.099365 
dram[9]:  1.197469  1.195698  1.186456  1.158906  1.181900  1.176761  1.147447  1.140891  1.109542  1.115806  1.152423  1.151602  1.106792  1.123352  1.154161  1.126481 
dram[10]:  1.185202  1.178126  1.163018  1.170992  1.170290  1.188528  1.165372  1.165911  1.132308  1.135099  1.150870  1.135654  1.093737  1.105861  1.118240  1.118194 
dram[11]:  1.163594  1.162518  1.169882  1.167230  1.201326  1.197875  1.157543  1.165097  1.128160  1.120241  1.116526  1.123711  1.105618  1.126788  1.152739  1.139960 
average row locality = 492214/428477 = 1.148752
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2557      2432      2534      2455      2579      2470      2512      2456      2518      2453      2500      2421      2423      2416      2338      2309 
dram[1]:      2593      2620      2546      2585      2560      2665      2668      2709      2640      2643      2606      2681      2596      2567      2487      2407 
dram[2]:      2570      2563      2523      2520      2588      2578      2601      2594      2605      2637      2561      2447      2478      2496      2444      2426 
dram[3]:      2575      2547      2516      2530      2526      2609      2574      2588      2538      2548      2506      2536      2467      2491      2353      2402 
dram[4]:      2712      2572      2719      2630      2769      2646      2728      2531      2665      2612      2536      2619      2724      2585      2610      2522 
dram[5]:      2437      2422      2445      2430      2549      2455      2434      2457      2493      2482      2490      2450      2463      2432      2391      2340 
dram[6]:      2769      2802      2896      2738      2949      2884      2802      2772      2912      2858      2835      2710      2913      2722      2749      2680 
dram[7]:      2506      2383      2601      2449      2523      2454      2508      2496      2510      2409      2513      2420      2413      2392      2381      2387 
dram[8]:      2746      2624      2649      2593      2605      2575      2782      2570      2694      2640      2756      2630      2674      2522      2556      2423 
dram[9]:      2650      2826      2558      2713      2625      2856      2607      2818      2593      2852      2616      2803      2476      2638      2534      2661 
dram[10]:      2545      2551      2497      2527      2584      2528      2551      2572      2576      2529      2647      2545      2563      2430      2439      2399 
dram[11]:      2524      2475      2486      2415      2536      2367      2601      2350      2544      2413      2520      2398      2456      2282      2481      2305 
total dram reads = 492070
bank skew: 2949/2282 = 1.29
chip skew: 44991/39153 = 1.15
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         4         9         0         8 
dram[1]:         8        10         0         0         0         0         0         0         0         0         0         0         4         4         8         8 
dram[2]:        16         8         0         0         0         0         0         0         0         0         0         0         8        16         4         8 
dram[3]:        12        12         0         0         0         0         0         0         0         0         0         0         4         8         0         0 
dram[4]:        16        14         0         0         0         0         0         0         0         0         0         0        16         0        16         0 
dram[5]:         1         0         0         0         0         0         0         0         0         0         0         0         4         0         0         4 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         8         4         8        12 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0        19        12        12         4 
dram[8]:        19         0         0         0         0         0         0         0         0         0         0         0         8         8         8         0 
dram[9]:         0        36         0         0         0         0         0         0         0         0         0         0         4        12        16         8 
dram[10]:         8         8         0         0         0         0         0         0         0         0         0         0        16        16         4        16 
dram[11]:         4         0         0         0         0         0         0         0         0         0         0         0        16         8         8         0 
total dram writes = 564
min_bank_accesses = 0!
chip skew: 76/9 = 8.44
average mf latency per bank:
dram[0]:       4136      4247      2176      2359      2116      2280      2337      2334      2281      2497      2391      2513      6523      6373     10802     10958
dram[1]:       4239      3996      2368      2354      2297      2161      2077      2110      2393      2364      2378      2240      6322      6237     10077      9968
dram[2]:       3957      4223      2343      2309      2251      2271      2313      2237      2354      2106      2318      2470      6603      6335     10007     10382
dram[3]:       4077      4172      2356      2454      2238      2109      2325      2348      2279      2373      2335      2340      6482      6586     10932     10659
dram[4]:       4057      4054      2363      2411      2085      2095      2194      2358      2225      2272      2381      2377      5733      6233      9744     10364
dram[5]:       4394      4135      2373      2346      2192      2374      2396      2227      2410      2413      2381      2357      6557      6603     10521     10659
dram[6]:       3352      3384      2125      2184      2061      2199      1931      2078      2140      2257      2109      2324      5585      6105      9185      9627
dram[7]:       4122      4251      2255      2273      2411      2325      2318      2222      2557      2487      2489      2395      6681      6929     10327     10048
dram[8]:       3574      3804      2104      2261      2235      2302      2144      2493      2117      2368      2214      2367      6448      6619     10068     10349
dram[9]:       3779      3532      2289      2022      2277      2103      2339      2094      2486      2274      2315      2241      6732      6415      9341      9159
dram[10]:       3887      4008      2141      2073      2247      2211      2229      2171      2507      2521      2418      2440      6625      6556      9980     10079
dram[11]:       3780      3877      2118      2230      2306      2368      2284      2445      2573      2514      2445      2402      6745      7053      9886     10671
maximum mf latency per bank:
dram[0]:       2458      2345      2512      2422      2502      2428      2368      2163      2619      2390      2438      2389      2700      2763      2142      2473
dram[1]:       2254      2354      2499      2412      2504      2367      2528      2486      2569      2707      2610      2716      2803      2752      2677      2311
dram[2]:       2825      2583      2580      2326      2746      2437      2529      2455      2708      2891      2899      2674      2709      2532      2735      2529
dram[3]:       2706      2730      2509      2612      2850      2793      2906      2629      2499      2655      2888      2572      2720      2690      2770      2671
dram[4]:       2500      2581      2451      2642      2616      2753      2384      2660      2402      2662      2560      2676      2650      2929      2630      2565
dram[5]:       2502      2307      2385      2342      2847      2785      2761      2286      2395      2528      2710      2471      2787      2726      2517      2733
dram[6]:       2746      2850      2281      2460      2717      2802      2522      2854      2913      2951      2518      3019      2718      3096      2915      2688
dram[7]:       2274      2561      2265      2322      2525      2543      2535      2540      2325      2400      2352      2339      2414      2275      2307      2571
dram[8]:       2583      2715      2569      2448      2707      2693      2587      2259      2864      2479      2648      2499      2661      2444      2770      2283
dram[9]:       2488      2565      1927      2226      2644      2610      2697      2681      2516      2407      2662      2748      2701      2598      2513      2515
dram[10]:       2282      2807      2114      2218      2193      2631      2386      2525      2704      2457      2493      2783      2172      2538      2058      2314
dram[11]:       2801      2342      2638      2093      2854      2492      2649      2424      2945      2263      2582      2277      2625      2563      2548      2474

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5916285 n_nop=5811675 n_act=34407 n_pre=34391 n_ref_event=4572360550251980812 n_req=39383 n_rd=39373 n_rd_L2_A=0 n_write=0 n_wr_bk=37 bw_util=0.02665
n_activity=1005514 dram_eff=0.1568
bk0: 2557a 5774771i bk1: 2432a 5781632i bk2: 2534a 5777300i bk3: 2455a 5780863i bk4: 2579a 5777326i bk5: 2470a 5782382i bk6: 2512a 5776175i bk7: 2456a 5776337i bk8: 2518a 5768574i bk9: 2453a 5776121i bk10: 2500a 5774942i bk11: 2421a 5779152i bk12: 2423a 5777279i bk13: 2416a 5778091i bk14: 2338a 5782360i bk15: 2309a 5781217i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.126603
Row_Buffer_Locality_read = 0.126635
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.630696
Bank_Level_Parallism_Col = 1.543375
Bank_Level_Parallism_Ready = 1.084926
write_to_read_ratio_blp_rw_average = 0.000495
GrpLevelPara = 1.328892 

BW Util details:
bwutil = 0.026645 
total_CMD = 5916285 
util_bw = 157640 
Wasted_Col = 504821 
Wasted_Row = 201080 
Idle = 5052744 

BW Util Bottlenecks: 
RCDc_limit = 682615 
RCDWRc_limit = 110 
WTRc_limit = 342 
RTWc_limit = 200 
CCDLc_limit = 17994 
rwq = 0 
CCDLc_limit_alone = 17972 
WTRc_limit_alone = 322 
RTWc_limit_alone = 198 

Commands details: 
total_CMD = 5916285 
n_nop = 5811675 
Read = 39373 
Write = 0 
L2_Alloc = 0 
L2_WB = 37 
n_act = 34407 
n_pre = 34391 
n_ref = 4572360550251980812 
n_req = 39383 
total_req = 39410 

Dual Bus Interface Util: 
issued_total_row = 68798 
issued_total_col = 39410 
Row_Bus_Util =  0.011629 
CoL_Bus_Util = 0.006661 
Either_Row_CoL_Bus_Util = 0.017682 
Issued_on_Two_Bus_Simul_Util = 0.000608 
issued_two_Eff = 0.034394 
queue_avg = 0.260456 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.260456
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5916285 n_nop=5806580 n_act=36273 n_pre=36257 n_ref_event=0 n_req=41584 n_rd=41573 n_rd_L2_A=0 n_write=0 n_wr_bk=42 bw_util=0.02814
n_activity=1010074 dram_eff=0.1648
bk0: 2593a 5772281i bk1: 2620a 5769151i bk2: 2546a 5771108i bk3: 2585a 5770132i bk4: 2560a 5773049i bk5: 2665a 5763069i bk6: 2668a 5764602i bk7: 2709a 5761512i bk8: 2640a 5760103i bk9: 2643a 5758935i bk10: 2606a 5764977i bk11: 2681a 5757525i bk12: 2596a 5764909i bk13: 2567a 5766118i bk14: 2487a 5770774i bk15: 2407a 5773611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.128030
Row_Buffer_Locality_read = 0.128064
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.822236
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.072737
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.028136 
total_CMD = 5916285 
util_bw = 166460 
Wasted_Col = 511621 
Wasted_Row = 192566 
Idle = 5045638 

BW Util Bottlenecks: 
RCDc_limit = 706833 
RCDWRc_limit = 90 
WTRc_limit = 945 
RTWc_limit = 977 
CCDLc_limit = 19973 
rwq = 0 
CCDLc_limit_alone = 19877 
WTRc_limit_alone = 915 
RTWc_limit_alone = 911 

Commands details: 
total_CMD = 5916285 
n_nop = 5806580 
Read = 41573 
Write = 0 
L2_Alloc = 0 
L2_WB = 42 
n_act = 36273 
n_pre = 36257 
n_ref = 0 
n_req = 41584 
total_req = 41615 

Dual Bus Interface Util: 
issued_total_row = 72530 
issued_total_col = 41615 
Row_Bus_Util =  0.012259 
CoL_Bus_Util = 0.007034 
Either_Row_CoL_Bus_Util = 0.018543 
Issued_on_Two_Bus_Simul_Util = 0.000750 
issued_two_Eff = 0.040472 
queue_avg = 0.283591 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.283591
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5916285 n_nop=5808778 n_act=35518 n_pre=35502 n_ref_event=0 n_req=40646 n_rd=40631 n_rd_L2_A=0 n_write=0 n_wr_bk=60 bw_util=0.02751
n_activity=998003 dram_eff=0.1631
bk0: 2570a 5771245i bk1: 2563a 5768255i bk2: 2523a 5774479i bk3: 2520a 5774241i bk4: 2588a 5770239i bk5: 2578a 5774689i bk6: 2601a 5770539i bk7: 2594a 5769546i bk8: 2605a 5763599i bk9: 2637a 5762222i bk10: 2561a 5767374i bk11: 2447a 5774260i bk12: 2478a 5769638i bk13: 2496a 5771068i bk14: 2444a 5773846i bk15: 2426a 5775147i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.126458
Row_Buffer_Locality_read = 0.126504
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.780208
Bank_Level_Parallism_Col = 1.447295
Bank_Level_Parallism_Ready = 1.078544
write_to_read_ratio_blp_rw_average = 0.001328
GrpLevelPara = 1.352363 

BW Util details:
bwutil = 0.027511 
total_CMD = 5916285 
util_bw = 162764 
Wasted_Col = 505957 
Wasted_Row = 190033 
Idle = 5057531 

BW Util Bottlenecks: 
RCDc_limit = 695520 
RCDWRc_limit = 144 
WTRc_limit = 911 
RTWc_limit = 1079 
CCDLc_limit = 19135 
rwq = 0 
CCDLc_limit_alone = 19028 
WTRc_limit_alone = 869 
RTWc_limit_alone = 1014 

Commands details: 
total_CMD = 5916285 
n_nop = 5808778 
Read = 40631 
Write = 0 
L2_Alloc = 0 
L2_WB = 60 
n_act = 35518 
n_pre = 35502 
n_ref = 0 
n_req = 40646 
total_req = 40691 

Dual Bus Interface Util: 
issued_total_row = 71020 
issued_total_col = 40691 
Row_Bus_Util =  0.012004 
CoL_Bus_Util = 0.006878 
Either_Row_CoL_Bus_Util = 0.018171 
Issued_on_Two_Bus_Simul_Util = 0.000711 
issued_two_Eff = 0.039104 
queue_avg = 0.277512 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.277512
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5916285 n_nop=5810057 n_act=34961 n_pre=34945 n_ref_event=0 n_req=40315 n_rd=40306 n_rd_L2_A=0 n_write=0 n_wr_bk=36 bw_util=0.02728
n_activity=1000136 dram_eff=0.1613
bk0: 2575a 5773745i bk1: 2547a 5774068i bk2: 2516a 5777297i bk3: 2530a 5773066i bk4: 2526a 5778401i bk5: 2609a 5772288i bk6: 2574a 5770493i bk7: 2588a 5770463i bk8: 2538a 5767848i bk9: 2548a 5766247i bk10: 2506a 5770097i bk11: 2536a 5769710i bk12: 2467a 5771737i bk13: 2491a 5774215i bk14: 2353a 5779787i bk15: 2402a 5776174i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.133102
Row_Buffer_Locality_read = 0.133132
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.741249
Bank_Level_Parallism_Col = 1.440814
Bank_Level_Parallism_Ready = 1.086558
write_to_read_ratio_blp_rw_average = 0.000593
GrpLevelPara = 1.345759 

BW Util details:
bwutil = 0.027275 
total_CMD = 5916285 
util_bw = 161368 
Wasted_Col = 502649 
Wasted_Row = 194157 
Idle = 5058111 

BW Util Bottlenecks: 
RCDc_limit = 686523 
RCDWRc_limit = 98 
WTRc_limit = 617 
RTWc_limit = 411 
CCDLc_limit = 18883 
rwq = 0 
CCDLc_limit_alone = 18839 
WTRc_limit_alone = 589 
RTWc_limit_alone = 395 

Commands details: 
total_CMD = 5916285 
n_nop = 5810057 
Read = 40306 
Write = 0 
L2_Alloc = 0 
L2_WB = 36 
n_act = 34961 
n_pre = 34945 
n_ref = 0 
n_req = 40315 
total_req = 40342 

Dual Bus Interface Util: 
issued_total_row = 69906 
issued_total_col = 40342 
Row_Bus_Util =  0.011816 
CoL_Bus_Util = 0.006819 
Either_Row_CoL_Bus_Util = 0.017955 
Issued_on_Two_Bus_Simul_Util = 0.000679 
issued_two_Eff = 0.037843 
queue_avg = 0.282095 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.282095
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5916285 n_nop=5805683 n_act=36610 n_pre=36594 n_ref_event=0 n_req=42196 n_rd=42180 n_rd_L2_A=0 n_write=0 n_wr_bk=62 bw_util=0.02856
n_activity=998486 dram_eff=0.1692
bk0: 2712a 5766421i bk1: 2572a 5771419i bk2: 2719a 5759657i bk3: 2630a 5769134i bk4: 2769a 5761685i bk5: 2646a 5768717i bk6: 2728a 5758856i bk7: 2531a 5771946i bk8: 2665a 5758251i bk9: 2612a 5761695i bk10: 2536a 5769891i bk11: 2619a 5764095i bk12: 2724a 5757174i bk13: 2585a 5766713i bk14: 2610a 5762998i bk15: 2522a 5765476i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.132643
Row_Buffer_Locality_read = 0.132693
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.889196
Bank_Level_Parallism_Col = 1.479070
Bank_Level_Parallism_Ready = 1.089085
write_to_read_ratio_blp_rw_average = 0.001532
GrpLevelPara = 1.372714 

BW Util details:
bwutil = 0.028560 
total_CMD = 5916285 
util_bw = 168968 
Wasted_Col = 507663 
Wasted_Row = 183669 
Idle = 5055985 

BW Util Bottlenecks: 
RCDc_limit = 708462 
RCDWRc_limit = 144 
WTRc_limit = 1340 
RTWc_limit = 1451 
CCDLc_limit = 21508 
rwq = 0 
CCDLc_limit_alone = 21356 
WTRc_limit_alone = 1278 
RTWc_limit_alone = 1361 

Commands details: 
total_CMD = 5916285 
n_nop = 5805683 
Read = 42180 
Write = 0 
L2_Alloc = 0 
L2_WB = 62 
n_act = 36610 
n_pre = 36594 
n_ref = 0 
n_req = 42196 
total_req = 42242 

Dual Bus Interface Util: 
issued_total_row = 73204 
issued_total_col = 42242 
Row_Bus_Util =  0.012373 
CoL_Bus_Util = 0.007140 
Either_Row_CoL_Bus_Util = 0.018695 
Issued_on_Two_Bus_Simul_Util = 0.000819 
issued_two_Eff = 0.043797 
queue_avg = 0.288414 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.288414
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5916285 n_nop=5812573 n_act=34179 n_pre=34163 n_ref_event=0 n_req=39173 n_rd=39170 n_rd_L2_A=0 n_write=0 n_wr_bk=9 bw_util=0.02649
n_activity=1006277 dram_eff=0.1557
bk0: 2437a 5780772i bk1: 2422a 5780466i bk2: 2445a 5779502i bk3: 2430a 5780031i bk4: 2549a 5775785i bk5: 2455a 5780762i bk6: 2434a 5778788i bk7: 2457a 5782252i bk8: 2493a 5771275i bk9: 2482a 5772555i bk10: 2490a 5775047i bk11: 2450a 5774536i bk12: 2463a 5772999i bk13: 2432a 5774924i bk14: 2391a 5773750i bk15: 2340a 5779562i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.127818
Row_Buffer_Locality_read = 0.127827
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.659175
Bank_Level_Parallism_Col = 1.423521
Bank_Level_Parallism_Ready = 1.087449
write_to_read_ratio_blp_rw_average = 0.000103
GrpLevelPara = 1.331062 

BW Util details:
bwutil = 0.026489 
total_CMD = 5916285 
util_bw = 156716 
Wasted_Col = 500321 
Wasted_Row = 201842 
Idle = 5057406 

BW Util Bottlenecks: 
RCDc_limit = 676793 
RCDWRc_limit = 31 
WTRc_limit = 209 
RTWc_limit = 62 
CCDLc_limit = 17949 
rwq = 0 
CCDLc_limit_alone = 17939 
WTRc_limit_alone = 205 
RTWc_limit_alone = 56 

Commands details: 
total_CMD = 5916285 
n_nop = 5812573 
Read = 39170 
Write = 0 
L2_Alloc = 0 
L2_WB = 9 
n_act = 34179 
n_pre = 34163 
n_ref = 0 
n_req = 39173 
total_req = 39179 

Dual Bus Interface Util: 
issued_total_row = 68342 
issued_total_col = 39179 
Row_Bus_Util =  0.011552 
CoL_Bus_Util = 0.006622 
Either_Row_CoL_Bus_Util = 0.017530 
Issued_on_Two_Bus_Simul_Util = 0.000644 
issued_two_Eff = 0.036727 
queue_avg = 0.279192 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.279192
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5916285 n_nop=5799942 n_act=38999 n_pre=38983 n_ref_event=0 n_req=45003 n_rd=44991 n_rd_L2_A=0 n_write=0 n_wr_bk=48 bw_util=0.03045
n_activity=1001939 dram_eff=0.1798
bk0: 2769a 5748367i bk1: 2802a 5746420i bk2: 2896a 5736704i bk3: 2738a 5750810i bk4: 2949a 5731358i bk5: 2884a 5738885i bk6: 2802a 5747899i bk7: 2772a 5746889i bk8: 2912a 5729914i bk9: 2858a 5732396i bk10: 2835a 5736176i bk11: 2710a 5747355i bk12: 2913a 5728426i bk13: 2722a 5740036i bk14: 2749a 5741538i bk15: 2680a 5748259i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.133680
Row_Buffer_Locality_read = 0.133716
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 3.326523
Bank_Level_Parallism_Col = 1.535841
Bank_Level_Parallism_Ready = 1.079011
write_to_read_ratio_blp_rw_average = 0.002353
GrpLevelPara = 1.420981 

BW Util details:
bwutil = 0.030451 
total_CMD = 5916285 
util_bw = 180156 
Wasted_Col = 509884 
Wasted_Row = 174671 
Idle = 5051574 

BW Util Bottlenecks: 
RCDc_limit = 734312 
RCDWRc_limit = 86 
WTRc_limit = 1129 
RTWc_limit = 2465 
CCDLc_limit = 25442 
rwq = 0 
CCDLc_limit_alone = 25248 
WTRc_limit_alone = 1081 
RTWc_limit_alone = 2319 

Commands details: 
total_CMD = 5916285 
n_nop = 5799942 
Read = 44991 
Write = 0 
L2_Alloc = 0 
L2_WB = 48 
n_act = 38999 
n_pre = 38983 
n_ref = 0 
n_req = 45003 
total_req = 45039 

Dual Bus Interface Util: 
issued_total_row = 77982 
issued_total_col = 45039 
Row_Bus_Util =  0.013181 
CoL_Bus_Util = 0.007613 
Either_Row_CoL_Bus_Util = 0.019665 
Issued_on_Two_Bus_Simul_Util = 0.001129 
issued_two_Eff = 0.057399 
queue_avg = 0.391089 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.391089
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5916285 n_nop=5811684 n_act=34465 n_pre=34449 n_ref_event=0 n_req=39357 n_rd=39345 n_rd_L2_A=0 n_write=0 n_wr_bk=47 bw_util=0.02663
n_activity=995126 dram_eff=0.1583
bk0: 2506a 5780035i bk1: 2383a 5782630i bk2: 2601a 5772451i bk3: 2449a 5782539i bk4: 2523a 5777053i bk5: 2454a 5778367i bk6: 2508a 5777085i bk7: 2496a 5776938i bk8: 2510a 5772194i bk9: 2409a 5777303i bk10: 2513a 5775271i bk11: 2420a 5780646i bk12: 2413a 5775321i bk13: 2392a 5778902i bk14: 2381a 5782014i bk15: 2387a 5776809i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.124578
Row_Buffer_Locality_read = 0.124616
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.654246
Bank_Level_Parallism_Col = 1.426836
Bank_Level_Parallism_Ready = 1.083673
write_to_read_ratio_blp_rw_average = 0.000585
GrpLevelPara = 1.334798 

BW Util details:
bwutil = 0.026633 
total_CMD = 5916285 
util_bw = 157568 
Wasted_Col = 501367 
Wasted_Row = 196119 
Idle = 5061231 

BW Util Bottlenecks: 
RCDc_limit = 681629 
RCDWRc_limit = 112 
WTRc_limit = 682 
RTWc_limit = 293 
CCDLc_limit = 18009 
rwq = 0 
CCDLc_limit_alone = 17974 
WTRc_limit_alone = 659 
RTWc_limit_alone = 281 

Commands details: 
total_CMD = 5916285 
n_nop = 5811684 
Read = 39345 
Write = 0 
L2_Alloc = 0 
L2_WB = 47 
n_act = 34465 
n_pre = 34449 
n_ref = 0 
n_req = 39357 
total_req = 39392 

Dual Bus Interface Util: 
issued_total_row = 68914 
issued_total_col = 39392 
Row_Bus_Util =  0.011648 
CoL_Bus_Util = 0.006658 
Either_Row_CoL_Bus_Util = 0.017680 
Issued_on_Two_Bus_Simul_Util = 0.000626 
issued_two_Eff = 0.035420 
queue_avg = 0.236598 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.236598
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5916285 n_nop=5806232 n_act=36606 n_pre=36590 n_ref_event=0 n_req=42050 n_rd=42039 n_rd_L2_A=0 n_write=0 n_wr_bk=43 bw_util=0.02845
n_activity=988089 dram_eff=0.1704
bk0: 2746a 5761470i bk1: 2624a 5766275i bk2: 2649a 5766003i bk3: 2593a 5768139i bk4: 2605a 5766643i bk5: 2575a 5770619i bk6: 2782a 5755809i bk7: 2570a 5767767i bk8: 2694a 5754819i bk9: 2640a 5758809i bk10: 2756a 5753590i bk11: 2630a 5764354i bk12: 2674a 5754868i bk13: 2522a 5765161i bk14: 2556a 5761825i bk15: 2423a 5769689i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.129774
Row_Buffer_Locality_read = 0.129760
Row_Buffer_Locality_write = 0.181818
Bank_Level_Parallism = 2.932151
Bank_Level_Parallism_Col = 1.475227
Bank_Level_Parallism_Ready = 1.089121
write_to_read_ratio_blp_rw_average = 0.001032
GrpLevelPara = 1.368629 

BW Util details:
bwutil = 0.028452 
total_CMD = 5916285 
util_bw = 168328 
Wasted_Col = 507581 
Wasted_Row = 181308 
Idle = 5059068 

BW Util Bottlenecks: 
RCDc_limit = 708629 
RCDWRc_limit = 70 
WTRc_limit = 944 
RTWc_limit = 988 
CCDLc_limit = 21767 
rwq = 0 
CCDLc_limit_alone = 21608 
WTRc_limit_alone = 860 
RTWc_limit_alone = 913 

Commands details: 
total_CMD = 5916285 
n_nop = 5806232 
Read = 42039 
Write = 0 
L2_Alloc = 0 
L2_WB = 43 
n_act = 36606 
n_pre = 36590 
n_ref = 0 
n_req = 42050 
total_req = 42082 

Dual Bus Interface Util: 
issued_total_row = 73196 
issued_total_col = 42082 
Row_Bus_Util =  0.012372 
CoL_Bus_Util = 0.007113 
Either_Row_CoL_Bus_Util = 0.018602 
Issued_on_Two_Bus_Simul_Util = 0.000883 
issued_two_Eff = 0.047477 
queue_avg = 0.316699 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.316699
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5916285 n_nop=5805120 n_act=37230 n_pre=37214 n_ref_event=0 n_req=42845 n_rd=42826 n_rd_L2_A=0 n_write=0 n_wr_bk=76 bw_util=0.02901
n_activity=984383 dram_eff=0.1743
bk0: 2650a 5760130i bk1: 2826a 5743576i bk2: 2558a 5768644i bk3: 2713a 5758437i bk4: 2625a 5761562i bk5: 2856a 5744264i bk6: 2607a 5756647i bk7: 2818a 5738931i bk8: 2593a 5753439i bk9: 2852a 5736299i bk10: 2616a 5756770i bk11: 2803a 5745965i bk12: 2476a 5761080i bk13: 2638a 5752678i bk14: 2534a 5757756i bk15: 2661a 5752838i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.131287
Row_Buffer_Locality_read = 0.131322
Row_Buffer_Locality_write = 0.052632
Bank_Level_Parallism = 3.148171
Bank_Level_Parallism_Col = 1.518486
Bank_Level_Parallism_Ready = 1.084067
write_to_read_ratio_blp_rw_average = 0.003989
GrpLevelPara = 1.404488 

BW Util details:
bwutil = 0.029006 
total_CMD = 5916285 
util_bw = 171608 
Wasted_Col = 500236 
Wasted_Row = 178015 
Idle = 5066426 

BW Util Bottlenecks: 
RCDc_limit = 708737 
RCDWRc_limit = 125 
WTRc_limit = 1655 
RTWc_limit = 5249 
CCDLc_limit = 23460 
rwq = 0 
CCDLc_limit_alone = 23006 
WTRc_limit_alone = 1580 
RTWc_limit_alone = 4870 

Commands details: 
total_CMD = 5916285 
n_nop = 5805120 
Read = 42826 
Write = 0 
L2_Alloc = 0 
L2_WB = 76 
n_act = 37230 
n_pre = 37214 
n_ref = 0 
n_req = 42845 
total_req = 42902 

Dual Bus Interface Util: 
issued_total_row = 74444 
issued_total_col = 42902 
Row_Bus_Util =  0.012583 
CoL_Bus_Util = 0.007252 
Either_Row_CoL_Bus_Util = 0.018790 
Issued_on_Two_Bus_Simul_Util = 0.001045 
issued_two_Eff = 0.055602 
queue_avg = 0.373251 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.373251
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5916285 n_nop=5809296 n_act=35286 n_pre=35270 n_ref_event=0 n_req=40500 n_rd=40483 n_rd_L2_A=0 n_write=0 n_wr_bk=68 bw_util=0.02742
n_activity=990815 dram_eff=0.1637
bk0: 2545a 5775471i bk1: 2551a 5773797i bk2: 2497a 5775800i bk3: 2527a 5778782i bk4: 2584a 5772447i bk5: 2528a 5776662i bk6: 2551a 5772026i bk7: 2572a 5770812i bk8: 2576a 5767213i bk9: 2529a 5768599i bk10: 2647a 5764630i bk11: 2545a 5769743i bk12: 2563a 5764513i bk13: 2430a 5772489i bk14: 2439a 5776517i bk15: 2399a 5776861i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.129037
Row_Buffer_Locality_read = 0.129091
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.753547
Bank_Level_Parallism_Col = 1.441866
Bank_Level_Parallism_Ready = 1.078615
write_to_read_ratio_blp_rw_average = 0.000672
GrpLevelPara = 1.347186 

BW Util details:
bwutil = 0.027417 
total_CMD = 5916285 
util_bw = 162204 
Wasted_Col = 504298 
Wasted_Row = 190693 
Idle = 5059090 

BW Util Bottlenecks: 
RCDc_limit = 692037 
RCDWRc_limit = 177 
WTRc_limit = 1249 
RTWc_limit = 373 
CCDLc_limit = 19398 
rwq = 0 
CCDLc_limit_alone = 19334 
WTRc_limit_alone = 1203 
RTWc_limit_alone = 355 

Commands details: 
total_CMD = 5916285 
n_nop = 5809296 
Read = 40483 
Write = 0 
L2_Alloc = 0 
L2_WB = 68 
n_act = 35286 
n_pre = 35270 
n_ref = 0 
n_req = 40500 
total_req = 40551 

Dual Bus Interface Util: 
issued_total_row = 70556 
issued_total_col = 40551 
Row_Bus_Util =  0.011926 
CoL_Bus_Util = 0.006854 
Either_Row_CoL_Bus_Util = 0.018084 
Issued_on_Two_Bus_Simul_Util = 0.000696 
issued_two_Eff = 0.038490 
queue_avg = 0.264906 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.264906
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5916285 n_nop=5812414 n_act=34081 n_pre=34065 n_ref_event=0 n_req=39162 n_rd=39153 n_rd_L2_A=0 n_write=0 n_wr_bk=36 bw_util=0.0265
n_activity=1003133 dram_eff=0.1563
bk0: 2524a 5778157i bk1: 2475a 5779862i bk2: 2486a 5780286i bk3: 2415a 5785002i bk4: 2536a 5778973i bk5: 2367a 5788520i bk6: 2601a 5769463i bk7: 2350a 5783195i bk8: 2544a 5770247i bk9: 2413a 5776866i bk10: 2520a 5771946i bk11: 2398a 5780681i bk12: 2456a 5775045i bk13: 2282a 5785326i bk14: 2481a 5777397i bk15: 2305a 5786634i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.129973
Row_Buffer_Locality_read = 0.130003
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.619266
Bank_Level_Parallism_Col = 1.418437
Bank_Level_Parallism_Ready = 1.083526
write_to_read_ratio_blp_rw_average = 0.000406
GrpLevelPara = 1.326616 

BW Util details:
bwutil = 0.026496 
total_CMD = 5916285 
util_bw = 156756 
Wasted_Col = 500755 
Wasted_Row = 201106 
Idle = 5057668 

BW Util Bottlenecks: 
RCDc_limit = 676058 
RCDWRc_limit = 95 
WTRc_limit = 531 
RTWc_limit = 208 
CCDLc_limit = 17825 
rwq = 0 
CCDLc_limit_alone = 17805 
WTRc_limit_alone = 529 
RTWc_limit_alone = 190 

Commands details: 
total_CMD = 5916285 
n_nop = 5812414 
Read = 39153 
Write = 0 
L2_Alloc = 0 
L2_WB = 36 
n_act = 34081 
n_pre = 34065 
n_ref = 0 
n_req = 39162 
total_req = 39189 

Dual Bus Interface Util: 
issued_total_row = 68146 
issued_total_col = 39189 
Row_Bus_Util =  0.011518 
CoL_Bus_Util = 0.006624 
Either_Row_CoL_Bus_Util = 0.017557 
Issued_on_Two_Bus_Simul_Util = 0.000586 
issued_two_Eff = 0.033349 
queue_avg = 0.256121 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.256121

========= L2 cache stats =========
L2_cache_bank[0]: Access = 181773, Miss = 19961, Miss_rate = 0.110, Pending_hits = 34, Reservation_fails = 0
L2_cache_bank[1]: Access = 183173, Miss = 19415, Miss_rate = 0.106, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 186915, Miss = 20699, Miss_rate = 0.111, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 181671, Miss = 20879, Miss_rate = 0.115, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[4]: Access = 181708, Miss = 20370, Miss_rate = 0.112, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[5]: Access = 182869, Miss = 20263, Miss_rate = 0.111, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 184797, Miss = 20055, Miss_rate = 0.109, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 186568, Miss = 20254, Miss_rate = 0.109, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 185440, Miss = 21471, Miss_rate = 0.116, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[9]: Access = 186619, Miss = 20717, Miss_rate = 0.111, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 183570, Miss = 19702, Miss_rate = 0.107, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 180209, Miss = 19468, Miss_rate = 0.108, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 179854, Miss = 22827, Miss_rate = 0.127, Pending_hits = 5, Reservation_fails = 86
L2_cache_bank[13]: Access = 184755, Miss = 22170, Miss_rate = 0.120, Pending_hits = 4, Reservation_fails = 22
L2_cache_bank[14]: Access = 184796, Miss = 19961, Miss_rate = 0.108, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 181645, Miss = 19391, Miss_rate = 0.107, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 184363, Miss = 21465, Miss_rate = 0.116, Pending_hits = 39, Reservation_fails = 0
L2_cache_bank[17]: Access = 184893, Miss = 20577, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 182871, Miss = 20663, Miss_rate = 0.113, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[19]: Access = 183439, Miss = 22174, Miss_rate = 0.121, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[20]: Access = 183587, Miss = 20402, Miss_rate = 0.111, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[21]: Access = 181199, Miss = 20083, Miss_rate = 0.111, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[22]: Access = 182110, Miss = 20148, Miss_rate = 0.111, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[23]: Access = 180235, Miss = 19005, Miss_rate = 0.105, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 4399059
L2_total_cache_misses = 492120
L2_total_cache_miss_rate = 0.1119
L2_total_cache_pending_hits = 160
L2_total_cache_reservation_fails = 108
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3888944
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 159
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 175959
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 316111
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 159
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17835
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 38
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4381173
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17886
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 108
L2_cache_data_port_util = 0.071
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=4399059
icnt_total_pkts_simt_to_mem=4399059
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 4399059
Req_Network_cycles = 2307024
Req_Network_injected_packets_per_cycle =       1.9068 
Req_Network_conflicts_per_cycle =       1.4303
Req_Network_conflicts_per_cycle_util =       8.0753
Req_Bank_Level_Parallism =      10.7657
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       9.8069
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1239

Reply_Network_injected_packets_num = 4399059
Reply_Network_cycles = 2307024
Reply_Network_injected_packets_per_cycle =        1.9068
Reply_Network_conflicts_per_cycle =        0.8381
Reply_Network_conflicts_per_cycle_util =       4.7364
Reply_Bank_Level_Parallism =      10.7763
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2166
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0636
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 55 min, 5 sec (6905 sec)
gpgpu_simulation_rate = 5621 (inst/sec)
gpgpu_simulation_rate = 334 (cycle/sec)
gpgpu_silicon_slowdown = 4086826x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc3442bc1c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc3442bc10..

GPGPU-Sim PTX: cudaLaunch for 0x0x559dcf0cd04a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z8shortcutiPi 
GPGPU-Sim PTX: pushing kernel '_Z8shortcutiPi' to stream 0, gridDim= (90,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z8shortcutiPi'
Destroy streams for kernel 4: size 0
kernel_name = _Z8shortcutiPi 
kernel_launch_uid = 4 
gpu_sim_cycle = 6313
gpu_sim_insn = 395012
gpu_ipc =      62.5712
gpu_tot_sim_cycle = 2313337
gpu_tot_sim_insn = 39214659
gpu_tot_ipc =      16.9516
gpu_tot_issued_cta = 360
gpu_occupancy = 60.5547% 
gpu_tot_occupancy = 40.5216% 
max_total_param_size = 0
gpu_stall_dramfull = 39298
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.6100
partiton_level_parallism_total  =       1.9033
partiton_level_parallism_util =       5.9984
partiton_level_parallism_util_total  =      10.7612
L2_BW  =      26.6453 GB/Sec
L2_BW_total  =      83.1349 GB/Sec
gpu_total_sim_rate=5667

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 265155, Miss = 158704, Miss_rate = 0.599, Pending_hits = 4333, Reservation_fails = 281464
	L1D_cache_core[1]: Access = 234522, Miss = 144329, Miss_rate = 0.615, Pending_hits = 4573, Reservation_fails = 248531
	L1D_cache_core[2]: Access = 234189, Miss = 142112, Miss_rate = 0.607, Pending_hits = 4501, Reservation_fails = 243645
	L1D_cache_core[3]: Access = 258255, Miss = 153744, Miss_rate = 0.595, Pending_hits = 4827, Reservation_fails = 270870
	L1D_cache_core[4]: Access = 235523, Miss = 143360, Miss_rate = 0.609, Pending_hits = 4678, Reservation_fails = 238015
	L1D_cache_core[5]: Access = 243763, Miss = 148138, Miss_rate = 0.608, Pending_hits = 4610, Reservation_fails = 274759
	L1D_cache_core[6]: Access = 243899, Miss = 147909, Miss_rate = 0.606, Pending_hits = 4831, Reservation_fails = 261106
	L1D_cache_core[7]: Access = 237724, Miss = 141547, Miss_rate = 0.595, Pending_hits = 4397, Reservation_fails = 249941
	L1D_cache_core[8]: Access = 253472, Miss = 153073, Miss_rate = 0.604, Pending_hits = 5050, Reservation_fails = 277677
	L1D_cache_core[9]: Access = 227116, Miss = 136202, Miss_rate = 0.600, Pending_hits = 4466, Reservation_fails = 247328
	L1D_cache_core[10]: Access = 253626, Miss = 147156, Miss_rate = 0.580, Pending_hits = 4591, Reservation_fails = 256113
	L1D_cache_core[11]: Access = 256574, Miss = 155102, Miss_rate = 0.605, Pending_hits = 4995, Reservation_fails = 289367
	L1D_cache_core[12]: Access = 243518, Miss = 143241, Miss_rate = 0.588, Pending_hits = 4474, Reservation_fails = 254550
	L1D_cache_core[13]: Access = 236837, Miss = 143425, Miss_rate = 0.606, Pending_hits = 4471, Reservation_fails = 270742
	L1D_cache_core[14]: Access = 257716, Miss = 155707, Miss_rate = 0.604, Pending_hits = 5026, Reservation_fails = 304284
	L1D_cache_core[15]: Access = 243622, Miss = 143645, Miss_rate = 0.590, Pending_hits = 4646, Reservation_fails = 255788
	L1D_cache_core[16]: Access = 252691, Miss = 148703, Miss_rate = 0.588, Pending_hits = 4760, Reservation_fails = 275024
	L1D_cache_core[17]: Access = 244180, Miss = 144055, Miss_rate = 0.590, Pending_hits = 4675, Reservation_fails = 272047
	L1D_cache_core[18]: Access = 264141, Miss = 160106, Miss_rate = 0.606, Pending_hits = 5138, Reservation_fails = 314697
	L1D_cache_core[19]: Access = 254463, Miss = 151092, Miss_rate = 0.594, Pending_hits = 4664, Reservation_fails = 293796
	L1D_cache_core[20]: Access = 245061, Miss = 145437, Miss_rate = 0.593, Pending_hits = 4562, Reservation_fails = 267713
	L1D_cache_core[21]: Access = 238143, Miss = 142558, Miss_rate = 0.599, Pending_hits = 4883, Reservation_fails = 273553
	L1D_cache_core[22]: Access = 249160, Miss = 147919, Miss_rate = 0.594, Pending_hits = 4551, Reservation_fails = 273286
	L1D_cache_core[23]: Access = 231302, Miss = 137819, Miss_rate = 0.596, Pending_hits = 4601, Reservation_fails = 272303
	L1D_cache_core[24]: Access = 240294, Miss = 141094, Miss_rate = 0.587, Pending_hits = 4549, Reservation_fails = 264438
	L1D_cache_core[25]: Access = 246937, Miss = 144508, Miss_rate = 0.585, Pending_hits = 4561, Reservation_fails = 260423
	L1D_cache_core[26]: Access = 260504, Miss = 149000, Miss_rate = 0.572, Pending_hits = 5057, Reservation_fails = 287201
	L1D_cache_core[27]: Access = 261886, Miss = 150357, Miss_rate = 0.574, Pending_hits = 4700, Reservation_fails = 283666
	L1D_cache_core[28]: Access = 259991, Miss = 148864, Miss_rate = 0.573, Pending_hits = 4587, Reservation_fails = 270048
	L1D_cache_core[29]: Access = 201519, Miss = 115423, Miss_rate = 0.573, Pending_hits = 3920, Reservation_fails = 160749
	L1D_total_cache_accesses = 7375783
	L1D_total_cache_misses = 4384329
	L1D_total_cache_miss_rate = 0.5944
	L1D_total_cache_pending_hits = 139677
	L1D_total_cache_reservation_fails = 7993124
	L1D_cache_data_port_util = 0.129
	L1D_cache_fill_port_util = 0.199
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2833196
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 139677
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3508538
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7992740
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 875723
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 139677
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18581
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 66
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7357134
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18649

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 390213
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 7602527
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 384
ctas_completed 360, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 
distro:
6357, 11537, 6134, 9319, 3835, 8058, 16834, 3310, 8264, 6888, 14167, 7415, 8998, 5843, 11069, 9027, 12160, 4824, 27610, 7218, 9905, 5433, 5672, 6248, 
gpgpu_n_tot_thrd_icount = 179017792
gpgpu_n_tot_w_icount = 5594306
gpgpu_n_stall_shd_mem = 4338716
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4384261
gpgpu_n_mem_write_global = 18649
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8867203
gpgpu_n_store_insn = 93883
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 322560
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4144143
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 194573
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:123013	W0_Idle:23010325	W0_Scoreboard:59369660	W1:1885692	W2:653686	W3:397340	W4:280750	W5:220797	W6:171407	W7:156444	W8:144305	W9:125317	W10:109646	W11:103535	W12:89593	W13:92673	W14:87432	W15:73184	W16:76528	W17:72729	W18:66450	W19:61021	W20:63819	W21:63479	W22:63445	W23:59345	W24:58920	W25:54906	W26:54965	W27:55255	W28:52427	W29:44613	W30:40507	W31:28179	W32:85917
single_issue_nums: WS0:1450463	WS1:1390422	WS2:1391952	WS3:1361469	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 35074088 {8:4384261,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 745960 {40:18649,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 175370440 {40:4384261,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 149192 {8:18649,}
maxmflatency = 3096 
max_icnt2mem_latency = 1515 
maxmrqlatency = 1838 
max_icnt2sh_latency = 77 
averagemflatency = 442 
avg_icnt2mem_latency = 221 
avg_mrq_latency = 16 
avg_icnt2sh_latency = 4 
mrq_lat_table:380749 	5696 	11016 	23288 	25284 	13497 	10372 	13314 	8546 	450 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	749480 	2445417 	1186603 	18874 	2536 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	990131 	257356 	1067473 	2053689 	33939 	322 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2283526 	1414133 	602607 	97934 	4606 	104 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	792 	1387 	115 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        48        49         5         4        13        12         5         6         7         5 
dram[1]:        64        64        64        64        64        64        48        49         7         6        12        12         7         5         7         7 
dram[2]:        64        64        64        64        64        64        50        48         5         7        12        12         7         5         6         4 
dram[3]:        64        64        64        64        64        64        49        48         5         5        12        12         7         5         6         5 
dram[4]:        64        64        64        64        64        64        48        49         5         6        12        12         7         8         6         6 
dram[5]:        64        64        64        64        64        64        48        49         7         7        12        12         6         5         6         6 
dram[6]:        64        64        64        64        64        64        48        49         5         7        12        12         5         5         5         6 
dram[7]:        64        64        64        64        64        64        49        47         5         4        12        12         6         8         7         8 
dram[8]:        64        64        64        64        64        64        44        44         6        10        12        12         8         8        10         7 
dram[9]:        64        64        64        64        64        64        44        44         8         8        12        12         8         5         7         6 
dram[10]:        64        64        64        64        64        64        44        44         8         8        12        16         5         5         5         6 
dram[11]:        64        64        64        64        64        64        44        44         7         8        16        16         5         7         7         6 
maximum service time to same row:
dram[0]:     86350     87308     44371     50919    156074    165557     71138     75196     54291     50655    116486    117372    101081     99727     60299     17256 
dram[1]:     88397     91036     54514     57116    167180    198422     77226     94666     48539     44848    120942    123578    104663    105170     15061     12106 
dram[2]:    154334    150625     64674     61090    199035    199791     98072    100841     14593     20786    126969    178729    105361    103532     90154     91573 
dram[3]:    177855    174301     59942     63818    200552    200918    104242    105313     20818     20627    176496    176902    102880     99834     90760     89542 
dram[4]:    170993    167909     67431     54367    203533    204528    109170    113433     23455     35063    176457    175645     97805    119409     89743     89541 
dram[5]:    165838    163973     54127     53492    206316     46374    124714    127353     35822     33928    175037    175551    139275    151602     90150     90557 
dram[6]:    162718    164470    132747     33513     50790     77635    129586    132630     43067     26216    174036    173629    157852    159806     90760     46964 
dram[7]:    165685    166294     36303     55165     78892     82296    132022    135474     32110     32712    175046    177076    159210    188538     64329     63603 
dram[8]:     78248    112971     52446     50296     86299    120375    138317    141363     35764     30525    180169    180981    214696    214153     16269     12540 
dram[9]:    110232    107908    124878    122412    100538    104597    230537     37650     34992     31057    181997    184636    214673    215114     19613     18493 
dram[10]:     71438     70442     37232     51364    149481    152308     55426     58224     31124     29607    187275    114175    178238    182371     63971     60383 
dram[11]:     82825     83840     47532     43808    154044    152655     61414     67698     44989     79995    114754    115111     96442     99045     61784     59782 
average row accesses per activate:
dram[0]:  1.171703  1.171319  1.164522  1.162956  1.193429  1.186359  1.155474  1.141264  1.104871  1.128335  1.141553  1.128145  1.118081  1.130841  1.121343  1.101525 
dram[1]:  1.165245  1.157546  1.161496  1.176605  1.178637  1.168860  1.158992  1.167672  1.117224  1.120865  1.123760  1.138912  1.134061  1.141841  1.119155  1.122031 
dram[2]:  1.163653  1.154885  1.172943  1.172093  1.178506  1.190762  1.183887  1.160626  1.101480  1.109382  1.123246  1.137610  1.110018  1.114273  1.133519  1.120960 
dram[3]:  1.180944  1.192146  1.196955  1.180588  1.202285  1.203413  1.172665  1.188792  1.101085  1.102076  1.121755  1.127111  1.108217  1.147790  1.125299  1.117209 
dram[4]:  1.212500  1.197582  1.172488  1.190584  1.188922  1.187079  1.172325  1.169593  1.099876  1.105375  1.127612  1.133766  1.133250  1.134269  1.132582  1.100829 
dram[5]:  1.167624  1.160517  1.185167  1.186523  1.208057  1.183133  1.165151  1.183526  1.103097  1.102131  1.140632  1.119744  1.114776  1.113553  1.104898  1.121706 
dram[6]:  1.161845  1.176668  1.176279  1.177128  1.169310  1.180999  1.186785  1.168634  1.129558  1.117716  1.139928  1.154174  1.128096  1.114566  1.148164  1.146091 
dram[7]:  1.169935  1.169858  1.181199  1.177404  1.174034  1.154280  1.160037  1.162011  1.114070  1.103527  1.129438  1.130841  1.103370  1.106747  1.127720  1.119025 
dram[8]:  1.177150  1.175101  1.175244  1.173834  1.172895  1.188279  1.192456  1.169245  1.109555  1.131105  1.148812  1.148472  1.117696  1.094970  1.118985  1.099365 
dram[9]:  1.197469  1.195698  1.186456  1.158906  1.181900  1.176761  1.147447  1.140891  1.109542  1.115806  1.152423  1.151602  1.106792  1.123352  1.154161  1.126481 
dram[10]:  1.185202  1.178126  1.163018  1.170992  1.170290  1.188528  1.165372  1.165911  1.132308  1.135099  1.150870  1.135654  1.095400  1.107629  1.118240  1.118194 
dram[11]:  1.163594  1.162518  1.169882  1.167230  1.201326  1.197875  1.157543  1.165097  1.128160  1.120241  1.116526  1.123711  1.107368  1.128205  1.152739  1.139960 
average row locality = 492256/428490 = 1.148816
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2557      2432      2534      2455      2579      2470      2512      2456      2518      2453      2500      2421      2423      2417      2338      2309 
dram[1]:      2593      2620      2546      2585      2560      2665      2668      2709      2640      2643      2606      2681      2596      2567      2487      2407 
dram[2]:      2570      2563      2523      2520      2588      2578      2601      2594      2605      2637      2561      2447      2480      2502      2444      2426 
dram[3]:      2575      2547      2516      2530      2526      2609      2574      2588      2538      2548      2506      2536      2467      2491      2353      2402 
dram[4]:      2712      2572      2719      2630      2769      2646      2728      2531      2665      2612      2536      2619      2726      2585      2610      2522 
dram[5]:      2437      2422      2445      2430      2549      2455      2434      2457      2493      2482      2490      2450      2466      2432      2391      2340 
dram[6]:      2769      2802      2896      2738      2949      2884      2802      2772      2912      2858      2835      2710      2913      2723      2749      2680 
dram[7]:      2506      2383      2601      2449      2523      2454      2508      2496      2510      2409      2513      2420      2418      2392      2381      2387 
dram[8]:      2746      2624      2649      2593      2605      2575      2782      2570      2694      2640      2756      2630      2676      2523      2556      2423 
dram[9]:      2650      2826      2558      2713      2625      2856      2607      2818      2593      2852      2616      2803      2476      2638      2534      2661 
dram[10]:      2545      2551      2497      2527      2584      2528      2551      2572      2576      2529      2647      2545      2568      2435      2439      2399 
dram[11]:      2524      2475      2486      2415      2536      2367      2601      2350      2544      2413      2520      2398      2461      2286      2481      2305 
total dram reads = 492112
bank skew: 2949/2286 = 1.29
chip skew: 44992/39162 = 1.15
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         4         9         0         8 
dram[1]:         8        10         0         0         0         0         0         0         0         0         0         0         4         4         8         8 
dram[2]:        16         8         0         0         0         0         0         0         0         0         0         0         8        16         4         8 
dram[3]:        12        12         0         0         0         0         0         0         0         0         0         0         4         8         0         0 
dram[4]:        16        14         0         0         0         0         0         0         0         0         0         0        16         0        16         0 
dram[5]:         1         0         0         0         0         0         0         0         0         0         0         0         4         0         0         4 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         8         4         8        12 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0        19        12        12         4 
dram[8]:        19         0         0         0         0         0         0         0         0         0         0         0         8         8         8         0 
dram[9]:         0        36         0         0         0         0         0         0         0         0         0         0         4        12        16         8 
dram[10]:         8         8         0         0         0         0         0         0         0         0         0         0        16        16         4        16 
dram[11]:         4         0         0         0         0         0         0         0         0         0         0         0        16         8         8         0 
total dram writes = 564
min_bank_accesses = 0!
chip skew: 76/9 = 8.44
average mf latency per bank:
dram[0]:       4140      4251      2176      2359      2116      2280      2337      2334      2281      2497      2391      2513      6530      6374     10814     10970
dram[1]:       4243      4000      2368      2354      2297      2161      2077      2110      2393      2364      2378      2240      6327      6242     10088      9980
dram[2]:       3961      4226      2343      2309      2251      2271      2313      2237      2354      2106      2318      2470      6603      6325     10019     10393
dram[3]:       4080      4176      2356      2454      2238      2109      2325      2348      2279      2373      2335      2340      6487      6590     10942     10669
dram[4]:       4061      4058      2363      2411      2085      2095      2194      2358      2225      2272      2381      2377      5732      6237      9753     10374
dram[5]:       4397      4138      2373      2346      2192      2374      2396      2227      2410      2413      2381      2357      6554      6608     10530     10670
dram[6]:       3355      3387      2125      2184      2061      2199      1931      2078      2140      2257      2109      2324      5589      6107      9194      9636
dram[7]:       4125      4255      2255      2273      2411      2325      2318      2222      2557      2487      2489      2395      6681      6936     10338     10059
dram[8]:       3577      3807      2104      2261      2235      2302      2144      2493      2117      2368      2214      2367      6448      6623     10079     10360
dram[9]:       3782      3535      2289      2022      2277      2103      2339      2094      2486      2274      2315      2241      6737      6421      9351      9169
dram[10]:       3890      4011      2141      2073      2247      2211      2229      2171      2507      2521      2418      2440      6619      6548      9990     10090
dram[11]:       3783      3880      2118      2230      2306      2368      2284      2445      2573      2514      2445      2402      6737      7046      9896     10683
maximum mf latency per bank:
dram[0]:       2458      2345      2512      2422      2502      2428      2368      2163      2619      2390      2438      2389      2700      2763      2142      2473
dram[1]:       2254      2354      2499      2412      2504      2367      2528      2486      2569      2707      2610      2716      2803      2752      2677      2311
dram[2]:       2825      2583      2580      2326      2746      2437      2529      2455      2708      2891      2899      2674      2709      2532      2735      2529
dram[3]:       2706      2730      2509      2612      2850      2793      2906      2629      2499      2655      2888      2572      2720      2690      2770      2671
dram[4]:       2500      2581      2451      2642      2616      2753      2384      2660      2402      2662      2560      2676      2650      2929      2630      2565
dram[5]:       2502      2307      2385      2342      2847      2785      2761      2286      2395      2528      2710      2471      2787      2726      2517      2733
dram[6]:       2746      2850      2281      2460      2717      2802      2522      2854      2913      2951      2518      3019      2718      3096      2915      2688
dram[7]:       2274      2561      2265      2322      2525      2543      2535      2540      2325      2400      2352      2339      2414      2275      2307      2571
dram[8]:       2583      2715      2569      2448      2707      2693      2587      2259      2864      2479      2648      2499      2661      2444      2770      2283
dram[9]:       2488      2565      1927      2226      2644      2610      2697      2681      2516      2407      2662      2748      2701      2598      2513      2515
dram[10]:       2282      2807      2114      2218      2193      2631      2386      2525      2704      2457      2493      2783      2172      2538      2058      2314
dram[11]:       2801      2342      2638      2093      2854      2492      2649      2424      2945      2263      2582      2277      2625      2563      2548      2474

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5932472 n_nop=5827859 n_act=34408 n_pre=34392 n_ref_event=4572360550251980812 n_req=39384 n_rd=39374 n_rd_L2_A=0 n_write=0 n_wr_bk=37 bw_util=0.02657
n_activity=1005616 dram_eff=0.1568
bk0: 2557a 5790957i bk1: 2432a 5797818i bk2: 2534a 5793486i bk3: 2455a 5797050i bk4: 2579a 5793513i bk5: 2470a 5798569i bk6: 2512a 5792362i bk7: 2456a 5792524i bk8: 2518a 5784761i bk9: 2453a 5792309i bk10: 2500a 5791130i bk11: 2421a 5795340i bk12: 2423a 5793467i bk13: 2417a 5794230i bk14: 2338a 5798546i bk15: 2309a 5797403i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.126600
Row_Buffer_Locality_read = 0.126632
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.630602
Bank_Level_Parallism_Col = 1.543354
Bank_Level_Parallism_Ready = 1.084924
write_to_read_ratio_blp_rw_average = 0.000495
GrpLevelPara = 1.328879 

BW Util details:
bwutil = 0.026573 
total_CMD = 5932472 
util_bw = 157644 
Wasted_Col = 504845 
Wasted_Row = 201104 
Idle = 5068879 

BW Util Bottlenecks: 
RCDc_limit = 682639 
RCDWRc_limit = 110 
WTRc_limit = 342 
RTWc_limit = 200 
CCDLc_limit = 17994 
rwq = 0 
CCDLc_limit_alone = 17972 
WTRc_limit_alone = 322 
RTWc_limit_alone = 198 

Commands details: 
total_CMD = 5932472 
n_nop = 5827859 
Read = 39374 
Write = 0 
L2_Alloc = 0 
L2_WB = 37 
n_act = 34408 
n_pre = 34392 
n_ref = 4572360550251980812 
n_req = 39384 
total_req = 39411 

Dual Bus Interface Util: 
issued_total_row = 68800 
issued_total_col = 39411 
Row_Bus_Util =  0.011597 
CoL_Bus_Util = 0.006643 
Either_Row_CoL_Bus_Util = 0.017634 
Issued_on_Two_Bus_Simul_Util = 0.000606 
issued_two_Eff = 0.034393 
queue_avg = 0.259745 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.259745
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5932472 n_nop=5822767 n_act=36273 n_pre=36257 n_ref_event=0 n_req=41584 n_rd=41573 n_rd_L2_A=0 n_write=0 n_wr_bk=42 bw_util=0.02806
n_activity=1010074 dram_eff=0.1648
bk0: 2593a 5788468i bk1: 2620a 5785338i bk2: 2546a 5787295i bk3: 2585a 5786319i bk4: 2560a 5789236i bk5: 2665a 5779256i bk6: 2668a 5780789i bk7: 2709a 5777699i bk8: 2640a 5776290i bk9: 2643a 5775122i bk10: 2606a 5781164i bk11: 2681a 5773712i bk12: 2596a 5781096i bk13: 2567a 5782305i bk14: 2487a 5786961i bk15: 2407a 5789798i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.128030
Row_Buffer_Locality_read = 0.128064
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.822236
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.072737
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.028059 
total_CMD = 5932472 
util_bw = 166460 
Wasted_Col = 511621 
Wasted_Row = 192566 
Idle = 5061825 

BW Util Bottlenecks: 
RCDc_limit = 706833 
RCDWRc_limit = 90 
WTRc_limit = 945 
RTWc_limit = 977 
CCDLc_limit = 19973 
rwq = 0 
CCDLc_limit_alone = 19877 
WTRc_limit_alone = 915 
RTWc_limit_alone = 911 

Commands details: 
total_CMD = 5932472 
n_nop = 5822767 
Read = 41573 
Write = 0 
L2_Alloc = 0 
L2_WB = 42 
n_act = 36273 
n_pre = 36257 
n_ref = 0 
n_req = 41584 
total_req = 41615 

Dual Bus Interface Util: 
issued_total_row = 72530 
issued_total_col = 41615 
Row_Bus_Util =  0.012226 
CoL_Bus_Util = 0.007015 
Either_Row_CoL_Bus_Util = 0.018492 
Issued_on_Two_Bus_Simul_Util = 0.000748 
issued_two_Eff = 0.040472 
queue_avg = 0.282818 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.282818
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5932472 n_nop=5824953 n_act=35520 n_pre=35504 n_ref_event=0 n_req=40654 n_rd=40639 n_rd_L2_A=0 n_write=0 n_wr_bk=60 bw_util=0.02744
n_activity=998179 dram_eff=0.1631
bk0: 2570a 5787431i bk1: 2563a 5784441i bk2: 2523a 5790665i bk3: 2520a 5790427i bk4: 2588a 5786426i bk5: 2578a 5790876i bk6: 2601a 5786727i bk7: 2594a 5785734i bk8: 2605a 5779787i bk9: 2637a 5778410i bk10: 2561a 5783562i bk11: 2447a 5790448i bk12: 2480a 5785773i bk13: 2502a 5787182i bk14: 2444a 5790031i bk15: 2426a 5791332i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.126580
Row_Buffer_Locality_read = 0.126627
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.779941
Bank_Level_Parallism_Col = 1.447234
Bank_Level_Parallism_Ready = 1.078530
write_to_read_ratio_blp_rw_average = 0.001328
GrpLevelPara = 1.352315 

BW Util details:
bwutil = 0.027442 
total_CMD = 5932472 
util_bw = 162796 
Wasted_Col = 506017 
Wasted_Row = 190073 
Idle = 5073586 

BW Util Bottlenecks: 
RCDc_limit = 695568 
RCDWRc_limit = 144 
WTRc_limit = 911 
RTWc_limit = 1079 
CCDLc_limit = 19147 
rwq = 0 
CCDLc_limit_alone = 19040 
WTRc_limit_alone = 869 
RTWc_limit_alone = 1014 

Commands details: 
total_CMD = 5932472 
n_nop = 5824953 
Read = 40639 
Write = 0 
L2_Alloc = 0 
L2_WB = 60 
n_act = 35520 
n_pre = 35504 
n_ref = 0 
n_req = 40654 
total_req = 40699 

Dual Bus Interface Util: 
issued_total_row = 71024 
issued_total_col = 40699 
Row_Bus_Util =  0.011972 
CoL_Bus_Util = 0.006860 
Either_Row_CoL_Bus_Util = 0.018124 
Issued_on_Two_Bus_Simul_Util = 0.000709 
issued_two_Eff = 0.039100 
queue_avg = 0.276782 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.276782
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5932472 n_nop=5826244 n_act=34961 n_pre=34945 n_ref_event=0 n_req=40315 n_rd=40306 n_rd_L2_A=0 n_write=0 n_wr_bk=36 bw_util=0.0272
n_activity=1000136 dram_eff=0.1613
bk0: 2575a 5789932i bk1: 2547a 5790255i bk2: 2516a 5793484i bk3: 2530a 5789253i bk4: 2526a 5794588i bk5: 2609a 5788475i bk6: 2574a 5786680i bk7: 2588a 5786650i bk8: 2538a 5784035i bk9: 2548a 5782434i bk10: 2506a 5786284i bk11: 2536a 5785897i bk12: 2467a 5787924i bk13: 2491a 5790402i bk14: 2353a 5795974i bk15: 2402a 5792361i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.133102
Row_Buffer_Locality_read = 0.133132
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.741249
Bank_Level_Parallism_Col = 1.440814
Bank_Level_Parallism_Ready = 1.086558
write_to_read_ratio_blp_rw_average = 0.000593
GrpLevelPara = 1.345759 

BW Util details:
bwutil = 0.027201 
total_CMD = 5932472 
util_bw = 161368 
Wasted_Col = 502649 
Wasted_Row = 194157 
Idle = 5074298 

BW Util Bottlenecks: 
RCDc_limit = 686523 
RCDWRc_limit = 98 
WTRc_limit = 617 
RTWc_limit = 411 
CCDLc_limit = 18883 
rwq = 0 
CCDLc_limit_alone = 18839 
WTRc_limit_alone = 589 
RTWc_limit_alone = 395 

Commands details: 
total_CMD = 5932472 
n_nop = 5826244 
Read = 40306 
Write = 0 
L2_Alloc = 0 
L2_WB = 36 
n_act = 34961 
n_pre = 34945 
n_ref = 0 
n_req = 40315 
total_req = 40342 

Dual Bus Interface Util: 
issued_total_row = 69906 
issued_total_col = 40342 
Row_Bus_Util =  0.011784 
CoL_Bus_Util = 0.006800 
Either_Row_CoL_Bus_Util = 0.017906 
Issued_on_Two_Bus_Simul_Util = 0.000678 
issued_two_Eff = 0.037843 
queue_avg = 0.281325 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.281325
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5932472 n_nop=5821866 n_act=36611 n_pre=36595 n_ref_event=0 n_req=42198 n_rd=42182 n_rd_L2_A=0 n_write=0 n_wr_bk=62 bw_util=0.02848
n_activity=998588 dram_eff=0.1692
bk0: 2712a 5782608i bk1: 2572a 5787606i bk2: 2719a 5775844i bk3: 2630a 5785321i bk4: 2769a 5777872i bk5: 2646a 5784904i bk6: 2728a 5775043i bk7: 2531a 5788133i bk8: 2665a 5774438i bk9: 2612a 5777882i bk10: 2536a 5786079i bk11: 2619a 5780283i bk12: 2726a 5773308i bk13: 2585a 5782899i bk14: 2610a 5779184i bk15: 2522a 5781662i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.132660
Row_Buffer_Locality_read = 0.132711
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.889074
Bank_Level_Parallism_Col = 1.479047
Bank_Level_Parallism_Ready = 1.089081
write_to_read_ratio_blp_rw_average = 0.001532
GrpLevelPara = 1.372696 

BW Util details:
bwutil = 0.028483 
total_CMD = 5932472 
util_bw = 168976 
Wasted_Col = 507689 
Wasted_Row = 183693 
Idle = 5072114 

BW Util Bottlenecks: 
RCDc_limit = 708486 
RCDWRc_limit = 144 
WTRc_limit = 1340 
RTWc_limit = 1451 
CCDLc_limit = 21510 
rwq = 0 
CCDLc_limit_alone = 21358 
WTRc_limit_alone = 1278 
RTWc_limit_alone = 1361 

Commands details: 
total_CMD = 5932472 
n_nop = 5821866 
Read = 42182 
Write = 0 
L2_Alloc = 0 
L2_WB = 62 
n_act = 36611 
n_pre = 36595 
n_ref = 0 
n_req = 42198 
total_req = 42244 

Dual Bus Interface Util: 
issued_total_row = 73206 
issued_total_col = 42244 
Row_Bus_Util =  0.012340 
CoL_Bus_Util = 0.007121 
Either_Row_CoL_Bus_Util = 0.018644 
Issued_on_Two_Bus_Simul_Util = 0.000817 
issued_two_Eff = 0.043795 
queue_avg = 0.287635 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.287635
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5932472 n_nop=5828755 n_act=34180 n_pre=34164 n_ref_event=0 n_req=39176 n_rd=39173 n_rd_L2_A=0 n_write=0 n_wr_bk=9 bw_util=0.02642
n_activity=1006379 dram_eff=0.1557
bk0: 2437a 5796959i bk1: 2422a 5796653i bk2: 2445a 5795689i bk3: 2430a 5796218i bk4: 2549a 5791972i bk5: 2455a 5796949i bk6: 2434a 5794975i bk7: 2457a 5798439i bk8: 2493a 5787462i bk9: 2482a 5788742i bk10: 2490a 5791234i bk11: 2450a 5790723i bk12: 2466a 5789128i bk13: 2432a 5791111i bk14: 2391a 5789937i bk15: 2340a 5795749i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.127859
Row_Buffer_Locality_read = 0.127869
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.659055
Bank_Level_Parallism_Col = 1.423496
Bank_Level_Parallism_Ready = 1.087443
write_to_read_ratio_blp_rw_average = 0.000103
GrpLevelPara = 1.331042 

BW Util details:
bwutil = 0.026419 
total_CMD = 5932472 
util_bw = 156728 
Wasted_Col = 500349 
Wasted_Row = 201866 
Idle = 5073529 

BW Util Bottlenecks: 
RCDc_limit = 676817 
RCDWRc_limit = 31 
WTRc_limit = 209 
RTWc_limit = 62 
CCDLc_limit = 17953 
rwq = 0 
CCDLc_limit_alone = 17943 
WTRc_limit_alone = 205 
RTWc_limit_alone = 56 

Commands details: 
total_CMD = 5932472 
n_nop = 5828755 
Read = 39173 
Write = 0 
L2_Alloc = 0 
L2_WB = 9 
n_act = 34180 
n_pre = 34164 
n_ref = 0 
n_req = 39176 
total_req = 39182 

Dual Bus Interface Util: 
issued_total_row = 68344 
issued_total_col = 39182 
Row_Bus_Util =  0.011520 
CoL_Bus_Util = 0.006605 
Either_Row_CoL_Bus_Util = 0.017483 
Issued_on_Two_Bus_Simul_Util = 0.000642 
issued_two_Eff = 0.036725 
queue_avg = 0.278444 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.278444
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5932472 n_nop=5816126 n_act=39000 n_pre=38984 n_ref_event=0 n_req=45004 n_rd=44992 n_rd_L2_A=0 n_write=0 n_wr_bk=48 bw_util=0.03037
n_activity=1002041 dram_eff=0.1798
bk0: 2769a 5764553i bk1: 2802a 5762606i bk2: 2896a 5752890i bk3: 2738a 5766996i bk4: 2949a 5747545i bk5: 2884a 5755072i bk6: 2802a 5764086i bk7: 2772a 5763076i bk8: 2912a 5746102i bk9: 2858a 5748584i bk10: 2835a 5752364i bk11: 2710a 5763543i bk12: 2913a 5744614i bk13: 2723a 5756175i bk14: 2749a 5757724i bk15: 2680a 5764445i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.133677
Row_Buffer_Locality_read = 0.133713
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 3.326389
Bank_Level_Parallism_Col = 1.535821
Bank_Level_Parallism_Ready = 1.079010
write_to_read_ratio_blp_rw_average = 0.002353
GrpLevelPara = 1.420965 

BW Util details:
bwutil = 0.030368 
total_CMD = 5932472 
util_bw = 180160 
Wasted_Col = 509908 
Wasted_Row = 174695 
Idle = 5067709 

BW Util Bottlenecks: 
RCDc_limit = 734336 
RCDWRc_limit = 86 
WTRc_limit = 1129 
RTWc_limit = 2465 
CCDLc_limit = 25442 
rwq = 0 
CCDLc_limit_alone = 25248 
WTRc_limit_alone = 1081 
RTWc_limit_alone = 2319 

Commands details: 
total_CMD = 5932472 
n_nop = 5816126 
Read = 44992 
Write = 0 
L2_Alloc = 0 
L2_WB = 48 
n_act = 39000 
n_pre = 38984 
n_ref = 0 
n_req = 45004 
total_req = 45040 

Dual Bus Interface Util: 
issued_total_row = 77984 
issued_total_col = 45040 
Row_Bus_Util =  0.013145 
CoL_Bus_Util = 0.007592 
Either_Row_CoL_Bus_Util = 0.019612 
Issued_on_Two_Bus_Simul_Util = 0.001126 
issued_two_Eff = 0.057398 
queue_avg = 0.390022 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.390022
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5932472 n_nop=5827864 n_act=34466 n_pre=34450 n_ref_event=0 n_req=39362 n_rd=39350 n_rd_L2_A=0 n_write=0 n_wr_bk=47 bw_util=0.02656
n_activity=995228 dram_eff=0.1583
bk0: 2506a 5796221i bk1: 2383a 5798816i bk2: 2601a 5788638i bk3: 2449a 5798726i bk4: 2523a 5793240i bk5: 2454a 5794554i bk6: 2508a 5793272i bk7: 2496a 5793125i bk8: 2510a 5788382i bk9: 2409a 5793491i bk10: 2513a 5791459i bk11: 2420a 5796834i bk12: 2418a 5791445i bk13: 2392a 5795088i bk14: 2381a 5798200i bk15: 2387a 5792995i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.124663
Row_Buffer_Locality_read = 0.124701
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.654112
Bank_Level_Parallism_Col = 1.426806
Bank_Level_Parallism_Ready = 1.083663
write_to_read_ratio_blp_rw_average = 0.000585
GrpLevelPara = 1.334774 

BW Util details:
bwutil = 0.026564 
total_CMD = 5932472 
util_bw = 157588 
Wasted_Col = 501397 
Wasted_Row = 196143 
Idle = 5077344 

BW Util Bottlenecks: 
RCDc_limit = 681653 
RCDWRc_limit = 112 
WTRc_limit = 682 
RTWc_limit = 293 
CCDLc_limit = 18015 
rwq = 0 
CCDLc_limit_alone = 17980 
WTRc_limit_alone = 659 
RTWc_limit_alone = 281 

Commands details: 
total_CMD = 5932472 
n_nop = 5827864 
Read = 39350 
Write = 0 
L2_Alloc = 0 
L2_WB = 47 
n_act = 34466 
n_pre = 34450 
n_ref = 0 
n_req = 39362 
total_req = 39397 

Dual Bus Interface Util: 
issued_total_row = 68916 
issued_total_col = 39397 
Row_Bus_Util =  0.011617 
CoL_Bus_Util = 0.006641 
Either_Row_CoL_Bus_Util = 0.017633 
Issued_on_Two_Bus_Simul_Util = 0.000625 
issued_two_Eff = 0.035418 
queue_avg = 0.235972 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.235972
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5932472 n_nop=5822412 n_act=36608 n_pre=36592 n_ref_event=0 n_req=42053 n_rd=42042 n_rd_L2_A=0 n_write=0 n_wr_bk=43 bw_util=0.02838
n_activity=988268 dram_eff=0.1703
bk0: 2746a 5777656i bk1: 2624a 5782461i bk2: 2649a 5782189i bk3: 2593a 5784325i bk4: 2605a 5782830i bk5: 2575a 5786806i bk6: 2782a 5771997i bk7: 2570a 5783955i bk8: 2694a 5771007i bk9: 2640a 5774997i bk10: 2756a 5769778i bk11: 2630a 5780542i bk12: 2676a 5771002i bk13: 2523a 5781299i bk14: 2556a 5778010i bk15: 2423a 5785875i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.129789
Row_Buffer_Locality_read = 0.129775
Row_Buffer_Locality_write = 0.181818
Bank_Level_Parallism = 2.931912
Bank_Level_Parallism_Col = 1.475187
Bank_Level_Parallism_Ready = 1.089115
write_to_read_ratio_blp_rw_average = 0.001032
GrpLevelPara = 1.368597 

BW Util details:
bwutil = 0.028376 
total_CMD = 5932472 
util_bw = 168340 
Wasted_Col = 507631 
Wasted_Row = 181356 
Idle = 5075145 

BW Util Bottlenecks: 
RCDc_limit = 708677 
RCDWRc_limit = 70 
WTRc_limit = 944 
RTWc_limit = 988 
CCDLc_limit = 21769 
rwq = 0 
CCDLc_limit_alone = 21610 
WTRc_limit_alone = 860 
RTWc_limit_alone = 913 

Commands details: 
total_CMD = 5932472 
n_nop = 5822412 
Read = 42042 
Write = 0 
L2_Alloc = 0 
L2_WB = 43 
n_act = 36608 
n_pre = 36592 
n_ref = 0 
n_req = 42053 
total_req = 42085 

Dual Bus Interface Util: 
issued_total_row = 73200 
issued_total_col = 42085 
Row_Bus_Util =  0.012339 
CoL_Bus_Util = 0.007094 
Either_Row_CoL_Bus_Util = 0.018552 
Issued_on_Two_Bus_Simul_Util = 0.000881 
issued_two_Eff = 0.047474 
queue_avg = 0.315842 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.315842
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5932472 n_nop=5821307 n_act=37230 n_pre=37214 n_ref_event=0 n_req=42845 n_rd=42826 n_rd_L2_A=0 n_write=0 n_wr_bk=76 bw_util=0.02893
n_activity=984383 dram_eff=0.1743
bk0: 2650a 5776317i bk1: 2826a 5759763i bk2: 2558a 5784831i bk3: 2713a 5774624i bk4: 2625a 5777749i bk5: 2856a 5760451i bk6: 2607a 5772834i bk7: 2818a 5755118i bk8: 2593a 5769626i bk9: 2852a 5752486i bk10: 2616a 5772957i bk11: 2803a 5762152i bk12: 2476a 5777267i bk13: 2638a 5768865i bk14: 2534a 5773943i bk15: 2661a 5769025i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.131287
Row_Buffer_Locality_read = 0.131322
Row_Buffer_Locality_write = 0.052632
Bank_Level_Parallism = 3.148171
Bank_Level_Parallism_Col = 1.518486
Bank_Level_Parallism_Ready = 1.084067
write_to_read_ratio_blp_rw_average = 0.003989
GrpLevelPara = 1.404488 

BW Util details:
bwutil = 0.028927 
total_CMD = 5932472 
util_bw = 171608 
Wasted_Col = 500236 
Wasted_Row = 178015 
Idle = 5082613 

BW Util Bottlenecks: 
RCDc_limit = 708737 
RCDWRc_limit = 125 
WTRc_limit = 1655 
RTWc_limit = 5249 
CCDLc_limit = 23460 
rwq = 0 
CCDLc_limit_alone = 23006 
WTRc_limit_alone = 1580 
RTWc_limit_alone = 4870 

Commands details: 
total_CMD = 5932472 
n_nop = 5821307 
Read = 42826 
Write = 0 
L2_Alloc = 0 
L2_WB = 76 
n_act = 37230 
n_pre = 37214 
n_ref = 0 
n_req = 42845 
total_req = 42902 

Dual Bus Interface Util: 
issued_total_row = 74444 
issued_total_col = 42902 
Row_Bus_Util =  0.012549 
CoL_Bus_Util = 0.007232 
Either_Row_CoL_Bus_Util = 0.018738 
Issued_on_Two_Bus_Simul_Util = 0.001042 
issued_two_Eff = 0.055602 
queue_avg = 0.372233 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.372233
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5932472 n_nop=5825469 n_act=35288 n_pre=35272 n_ref_event=0 n_req=40510 n_rd=40493 n_rd_L2_A=0 n_write=0 n_wr_bk=68 bw_util=0.02735
n_activity=990965 dram_eff=0.1637
bk0: 2545a 5791657i bk1: 2551a 5789983i bk2: 2497a 5791986i bk3: 2527a 5794969i bk4: 2584a 5788634i bk5: 2528a 5792849i bk6: 2551a 5788213i bk7: 2572a 5786999i bk8: 2576a 5783400i bk9: 2529a 5784787i bk10: 2647a 5780818i bk11: 2545a 5785932i bk12: 2568a 5780633i bk13: 2435a 5788613i bk14: 2439a 5792702i bk15: 2399a 5793047i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.129203
Row_Buffer_Locality_read = 0.129257
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.753387
Bank_Level_Parallism_Col = 1.441838
Bank_Level_Parallism_Ready = 1.078596
write_to_read_ratio_blp_rw_average = 0.000672
GrpLevelPara = 1.347170 

BW Util details:
bwutil = 0.027348 
total_CMD = 5932472 
util_bw = 162244 
Wasted_Col = 504340 
Wasted_Row = 190717 
Idle = 5075171 

BW Util Bottlenecks: 
RCDc_limit = 692071 
RCDWRc_limit = 177 
WTRc_limit = 1249 
RTWc_limit = 373 
CCDLc_limit = 19412 
rwq = 0 
CCDLc_limit_alone = 19348 
WTRc_limit_alone = 1203 
RTWc_limit_alone = 355 

Commands details: 
total_CMD = 5932472 
n_nop = 5825469 
Read = 40493 
Write = 0 
L2_Alloc = 0 
L2_WB = 68 
n_act = 35288 
n_pre = 35272 
n_ref = 0 
n_req = 40510 
total_req = 40561 

Dual Bus Interface Util: 
issued_total_row = 70560 
issued_total_col = 40561 
Row_Bus_Util =  0.011894 
CoL_Bus_Util = 0.006837 
Either_Row_CoL_Bus_Util = 0.018037 
Issued_on_Two_Bus_Simul_Util = 0.000694 
issued_two_Eff = 0.038485 
queue_avg = 0.264218 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.264218
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5932472 n_nop=5828588 n_act=34083 n_pre=34067 n_ref_event=0 n_req=39171 n_rd=39162 n_rd_L2_A=0 n_write=0 n_wr_bk=36 bw_util=0.02643
n_activity=1003305 dram_eff=0.1563
bk0: 2524a 5794343i bk1: 2475a 5796049i bk2: 2486a 5796473i bk3: 2415a 5801189i bk4: 2536a 5795160i bk5: 2367a 5804707i bk6: 2601a 5785650i bk7: 2350a 5799382i bk8: 2544a 5786434i bk9: 2413a 5793053i bk10: 2520a 5788133i bk11: 2398a 5796869i bk12: 2461a 5791169i bk13: 2286a 5801449i bk14: 2481a 5793582i bk15: 2305a 5802820i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.130122
Row_Buffer_Locality_read = 0.130152
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.619011
Bank_Level_Parallism_Col = 1.418378
Bank_Level_Parallism_Ready = 1.083508
write_to_read_ratio_blp_rw_average = 0.000406
GrpLevelPara = 1.326570 

BW Util details:
bwutil = 0.026429 
total_CMD = 5932472 
util_bw = 156792 
Wasted_Col = 500816 
Wasted_Row = 201149 
Idle = 5073715 

BW Util Bottlenecks: 
RCDc_limit = 676106 
RCDWRc_limit = 95 
WTRc_limit = 531 
RTWc_limit = 208 
CCDLc_limit = 17838 
rwq = 0 
CCDLc_limit_alone = 17818 
WTRc_limit_alone = 529 
RTWc_limit_alone = 190 

Commands details: 
total_CMD = 5932472 
n_nop = 5828588 
Read = 39162 
Write = 0 
L2_Alloc = 0 
L2_WB = 36 
n_act = 34083 
n_pre = 34067 
n_ref = 0 
n_req = 39171 
total_req = 39198 

Dual Bus Interface Util: 
issued_total_row = 68150 
issued_total_col = 39198 
Row_Bus_Util =  0.011488 
CoL_Bus_Util = 0.006607 
Either_Row_CoL_Bus_Util = 0.017511 
Issued_on_Two_Bus_Simul_Util = 0.000584 
issued_two_Eff = 0.033345 
queue_avg = 0.255436 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.255436

========= L2 cache stats =========
L2_cache_bank[0]: Access = 181950, Miss = 19961, Miss_rate = 0.110, Pending_hits = 34, Reservation_fails = 0
L2_cache_bank[1]: Access = 183326, Miss = 19416, Miss_rate = 0.106, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 187073, Miss = 20699, Miss_rate = 0.111, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 181827, Miss = 20879, Miss_rate = 0.115, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[4]: Access = 181872, Miss = 20372, Miss_rate = 0.112, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[5]: Access = 183024, Miss = 20269, Miss_rate = 0.111, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 184948, Miss = 20055, Miss_rate = 0.108, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 186720, Miss = 20254, Miss_rate = 0.108, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 185589, Miss = 21473, Miss_rate = 0.116, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[9]: Access = 186775, Miss = 20717, Miss_rate = 0.111, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 183704, Miss = 19705, Miss_rate = 0.107, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 180364, Miss = 19468, Miss_rate = 0.108, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 180002, Miss = 22827, Miss_rate = 0.127, Pending_hits = 5, Reservation_fails = 86
L2_cache_bank[13]: Access = 184908, Miss = 22171, Miss_rate = 0.120, Pending_hits = 4, Reservation_fails = 22
L2_cache_bank[14]: Access = 185041, Miss = 19966, Miss_rate = 0.108, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 181819, Miss = 19391, Miss_rate = 0.107, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 184529, Miss = 21467, Miss_rate = 0.116, Pending_hits = 39, Reservation_fails = 0
L2_cache_bank[17]: Access = 185069, Miss = 20578, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 183031, Miss = 20663, Miss_rate = 0.113, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[19]: Access = 183598, Miss = 22174, Miss_rate = 0.121, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[20]: Access = 183749, Miss = 20407, Miss_rate = 0.111, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[21]: Access = 181349, Miss = 20088, Miss_rate = 0.111, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[22]: Access = 182258, Miss = 20153, Miss_rate = 0.111, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[23]: Access = 180385, Miss = 19009, Miss_rate = 0.105, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 4402910
L2_total_cache_misses = 492162
L2_total_cache_miss_rate = 0.1118
L2_total_cache_pending_hits = 160
L2_total_cache_reservation_fails = 108
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3891990
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 159
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 175965
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 316147
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 159
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18598
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 38
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4384261
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18649
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 108
L2_cache_data_port_util = 0.070
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=4402910
icnt_total_pkts_simt_to_mem=4402910
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 4402910
Req_Network_cycles = 2313337
Req_Network_injected_packets_per_cycle =       1.9033 
Req_Network_conflicts_per_cycle =       1.4279
Req_Network_conflicts_per_cycle_util =       8.0713
Req_Bank_Level_Parallism =      10.7582
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       9.7825
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1237

Reply_Network_injected_packets_num = 4402910
Reply_Network_cycles = 2313337
Reply_Network_injected_packets_per_cycle =        1.9033
Reply_Network_conflicts_per_cycle =        0.8364
Reply_Network_conflicts_per_cycle_util =       4.7324
Reply_Bank_Level_Parallism =      10.7684
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2162
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0634
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 55 min, 19 sec (6919 sec)
gpgpu_simulation_rate = 5667 (inst/sec)
gpgpu_simulation_rate = 334 (cycle/sec)
gpgpu_silicon_slowdown = 4086826x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc3442bbec..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc3442bbe0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc3442bbd8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc3442bbd0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc3442bbc8..

GPGPU-Sim PTX: cudaLaunch for 0x0x559dcf0ccecf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z4hookiPKmPKiPiPb 
GPGPU-Sim PTX: pushing kernel '_Z4hookiPKmPKiPiPb' to stream 0, gridDim= (90,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 28 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 29 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
Simulation cycle for kernel 4 is = 10000
Simulation cycle for kernel 4 is = 15000
Simulation cycle for kernel 4 is = 20000
Simulation cycle for kernel 4 is = 25000
Simulation cycle for kernel 4 is = 30000
Simulation cycle for kernel 4 is = 35000
Simulation cycle for kernel 4 is = 40000
Simulation cycle for kernel 4 is = 45000
Simulation cycle for kernel 4 is = 50000
Simulation cycle for kernel 4 is = 55000
Simulation cycle for kernel 4 is = 60000
Simulation cycle for kernel 4 is = 65000
Simulation cycle for kernel 4 is = 70000
Simulation cycle for kernel 4 is = 75000
Simulation cycle for kernel 4 is = 80000
Simulation cycle for kernel 4 is = 85000
Simulation cycle for kernel 4 is = 90000
Simulation cycle for kernel 4 is = 95000
Simulation cycle for kernel 4 is = 100000
Simulation cycle for kernel 4 is = 105000
Simulation cycle for kernel 4 is = 110000
Simulation cycle for kernel 4 is = 115000
Simulation cycle for kernel 4 is = 120000
Simulation cycle for kernel 4 is = 125000
Simulation cycle for kernel 4 is = 130000
Simulation cycle for kernel 4 is = 135000
Simulation cycle for kernel 4 is = 140000
Simulation cycle for kernel 4 is = 145000
Simulation cycle for kernel 4 is = 150000
Simulation cycle for kernel 4 is = 155000
Simulation cycle for kernel 4 is = 160000
Simulation cycle for kernel 4 is = 165000
Simulation cycle for kernel 4 is = 170000
Simulation cycle for kernel 4 is = 175000
Simulation cycle for kernel 4 is = 180000
Simulation cycle for kernel 4 is = 185000
Simulation cycle for kernel 4 is = 190000
Simulation cycle for kernel 4 is = 195000
Simulation cycle for kernel 4 is = 200000
Simulation cycle for kernel 4 is = 205000
Simulation cycle for kernel 4 is = 210000
Simulation cycle for kernel 4 is = 215000
Simulation cycle for kernel 4 is = 220000
Simulation cycle for kernel 4 is = 225000
Simulation cycle for kernel 4 is = 230000
Simulation cycle for kernel 4 is = 235000
Simulation cycle for kernel 4 is = 240000
Simulation cycle for kernel 4 is = 245000
Simulation cycle for kernel 4 is = 250000
Simulation cycle for kernel 4 is = 255000
Simulation cycle for kernel 4 is = 260000
Simulation cycle for kernel 4 is = 265000
Simulation cycle for kernel 4 is = 270000
Simulation cycle for kernel 4 is = 275000
Simulation cycle for kernel 4 is = 280000
Simulation cycle for kernel 4 is = 285000
Simulation cycle for kernel 4 is = 290000
Simulation cycle for kernel 4 is = 295000
Simulation cycle for kernel 4 is = 300000
Simulation cycle for kernel 4 is = 305000
Simulation cycle for kernel 4 is = 310000
Simulation cycle for kernel 4 is = 315000
Simulation cycle for kernel 4 is = 320000
Simulation cycle for kernel 4 is = 325000
Simulation cycle for kernel 4 is = 330000
Simulation cycle for kernel 4 is = 335000
Simulation cycle for kernel 4 is = 340000
Simulation cycle for kernel 4 is = 345000
Simulation cycle for kernel 4 is = 350000
Simulation cycle for kernel 4 is = 355000
Simulation cycle for kernel 4 is = 360000
Simulation cycle for kernel 4 is = 365000
Simulation cycle for kernel 4 is = 370000
Simulation cycle for kernel 4 is = 375000
Simulation cycle for kernel 4 is = 380000
Simulation cycle for kernel 4 is = 385000
Simulation cycle for kernel 4 is = 390000
Simulation cycle for kernel 4 is = 395000
Simulation cycle for kernel 4 is = 400000
Simulation cycle for kernel 4 is = 405000
Simulation cycle for kernel 4 is = 410000
Simulation cycle for kernel 4 is = 415000
Simulation cycle for kernel 4 is = 420000
Simulation cycle for kernel 4 is = 425000
Simulation cycle for kernel 4 is = 430000
Simulation cycle for kernel 4 is = 435000
Simulation cycle for kernel 4 is = 440000
Simulation cycle for kernel 4 is = 445000
Simulation cycle for kernel 4 is = 450000
Simulation cycle for kernel 4 is = 455000
Simulation cycle for kernel 4 is = 460000
Simulation cycle for kernel 4 is = 465000
Simulation cycle for kernel 4 is = 470000
Simulation cycle for kernel 4 is = 475000
Simulation cycle for kernel 4 is = 480000
Simulation cycle for kernel 4 is = 485000
Simulation cycle for kernel 4 is = 490000
Simulation cycle for kernel 4 is = 495000
Simulation cycle for kernel 4 is = 500000
Simulation cycle for kernel 4 is = 505000
Simulation cycle for kernel 4 is = 510000
Simulation cycle for kernel 4 is = 515000
Simulation cycle for kernel 4 is = 520000
Simulation cycle for kernel 4 is = 525000
Simulation cycle for kernel 4 is = 530000
Simulation cycle for kernel 4 is = 535000
Simulation cycle for kernel 4 is = 540000
Simulation cycle for kernel 4 is = 545000
Simulation cycle for kernel 4 is = 550000
Simulation cycle for kernel 4 is = 555000
Simulation cycle for kernel 4 is = 560000
Simulation cycle for kernel 4 is = 565000
Simulation cycle for kernel 4 is = 570000
Simulation cycle for kernel 4 is = 575000
Simulation cycle for kernel 4 is = 580000
Simulation cycle for kernel 4 is = 585000
Simulation cycle for kernel 4 is = 590000
Simulation cycle for kernel 4 is = 595000
Simulation cycle for kernel 4 is = 600000
Simulation cycle for kernel 4 is = 605000
Simulation cycle for kernel 4 is = 610000
Simulation cycle for kernel 4 is = 615000
Simulation cycle for kernel 4 is = 620000
Simulation cycle for kernel 4 is = 625000
Simulation cycle for kernel 4 is = 630000
Simulation cycle for kernel 4 is = 635000
Simulation cycle for kernel 4 is = 640000
Simulation cycle for kernel 4 is = 645000
Simulation cycle for kernel 4 is = 650000
Simulation cycle for kernel 4 is = 655000
Simulation cycle for kernel 4 is = 660000
Simulation cycle for kernel 4 is = 665000
Simulation cycle for kernel 4 is = 670000
Simulation cycle for kernel 4 is = 675000
Simulation cycle for kernel 4 is = 680000
Simulation cycle for kernel 4 is = 685000
Simulation cycle for kernel 4 is = 690000
Simulation cycle for kernel 4 is = 695000
Simulation cycle for kernel 4 is = 700000
Simulation cycle for kernel 4 is = 705000
Simulation cycle for kernel 4 is = 710000
Simulation cycle for kernel 4 is = 715000
Simulation cycle for kernel 4 is = 720000
Simulation cycle for kernel 4 is = 725000
Simulation cycle for kernel 4 is = 730000
Simulation cycle for kernel 4 is = 735000
Simulation cycle for kernel 4 is = 740000
Simulation cycle for kernel 4 is = 745000
Simulation cycle for kernel 4 is = 750000
Simulation cycle for kernel 4 is = 755000
Simulation cycle for kernel 4 is = 760000
Simulation cycle for kernel 4 is = 765000
Simulation cycle for kernel 4 is = 770000
Simulation cycle for kernel 4 is = 775000
Simulation cycle for kernel 4 is = 780000
Simulation cycle for kernel 4 is = 785000
Simulation cycle for kernel 4 is = 790000
Simulation cycle for kernel 4 is = 795000
Simulation cycle for kernel 4 is = 800000
Simulation cycle for kernel 4 is = 805000
Simulation cycle for kernel 4 is = 810000
Simulation cycle for kernel 4 is = 815000
Simulation cycle for kernel 4 is = 820000
Simulation cycle for kernel 4 is = 825000
Simulation cycle for kernel 4 is = 830000
Simulation cycle for kernel 4 is = 835000
Simulation cycle for kernel 4 is = 840000
Simulation cycle for kernel 4 is = 845000
Simulation cycle for kernel 4 is = 850000
Simulation cycle for kernel 4 is = 855000
Simulation cycle for kernel 4 is = 860000
Simulation cycle for kernel 4 is = 865000
Simulation cycle for kernel 4 is = 870000
Simulation cycle for kernel 4 is = 875000
Simulation cycle for kernel 4 is = 880000
Simulation cycle for kernel 4 is = 885000
Simulation cycle for kernel 4 is = 890000
Simulation cycle for kernel 4 is = 895000
Simulation cycle for kernel 4 is = 900000
Simulation cycle for kernel 4 is = 905000
Simulation cycle for kernel 4 is = 910000
Simulation cycle for kernel 4 is = 915000
Simulation cycle for kernel 4 is = 920000
Simulation cycle for kernel 4 is = 925000
Simulation cycle for kernel 4 is = 930000
Simulation cycle for kernel 4 is = 935000
Simulation cycle for kernel 4 is = 940000
Simulation cycle for kernel 4 is = 945000
Simulation cycle for kernel 4 is = 950000
Simulation cycle for kernel 4 is = 955000
Simulation cycle for kernel 4 is = 960000
Simulation cycle for kernel 4 is = 965000
Simulation cycle for kernel 4 is = 970000
Simulation cycle for kernel 4 is = 975000
Simulation cycle for kernel 4 is = 980000
Simulation cycle for kernel 4 is = 985000
Simulation cycle for kernel 4 is = 990000
Simulation cycle for kernel 4 is = 995000
Simulation cycle for kernel 4 is = 1000000
Simulation cycle for kernel 4 is = 1005000
Simulation cycle for kernel 4 is = 1010000
Simulation cycle for kernel 4 is = 1015000
Simulation cycle for kernel 4 is = 1020000
Simulation cycle for kernel 4 is = 1025000
Simulation cycle for kernel 4 is = 1030000
Simulation cycle for kernel 4 is = 1035000
Destroy streams for kernel 5: size 0
kernel_name = _Z4hookiPKmPKiPiPb 
kernel_launch_uid = 5 
gpu_sim_cycle = 1037961
gpu_sim_insn = 12861985
gpu_ipc =      12.3916
gpu_tot_sim_cycle = 3351298
gpu_tot_sim_insn = 52076644
gpu_tot_ipc =      15.5392
gpu_tot_issued_cta = 450
gpu_occupancy = 41.9881% 
gpu_tot_occupancy = 40.9848% 
max_total_param_size = 0
gpu_stall_dramfull = 60084
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.1960
partiton_level_parallism_total  =       1.9939
partiton_level_parallism_util =      11.3794
partiton_level_parallism_util_total  =      10.9644
L2_BW  =      95.9224 GB/Sec
L2_BW_total  =      87.0955 GB/Sec
gpu_total_sim_rate=5327

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 387320, Miss = 240348, Miss_rate = 0.621, Pending_hits = 7286, Reservation_fails = 466172
	L1D_cache_core[1]: Access = 342515, Miss = 217430, Miss_rate = 0.635, Pending_hits = 7108, Reservation_fails = 408369
	L1D_cache_core[2]: Access = 341621, Miss = 214525, Miss_rate = 0.628, Pending_hits = 6924, Reservation_fails = 403921
	L1D_cache_core[3]: Access = 376971, Miss = 233871, Miss_rate = 0.620, Pending_hits = 7635, Reservation_fails = 451796
	L1D_cache_core[4]: Access = 344428, Miss = 216232, Miss_rate = 0.628, Pending_hits = 7190, Reservation_fails = 397248
	L1D_cache_core[5]: Access = 356961, Miss = 224564, Miss_rate = 0.629, Pending_hits = 7159, Reservation_fails = 447419
	L1D_cache_core[6]: Access = 357058, Miss = 224248, Miss_rate = 0.628, Pending_hits = 7323, Reservation_fails = 436793
	L1D_cache_core[7]: Access = 347188, Miss = 214682, Miss_rate = 0.618, Pending_hits = 6932, Reservation_fails = 410721
	L1D_cache_core[8]: Access = 371104, Miss = 232550, Miss_rate = 0.627, Pending_hits = 7815, Reservation_fails = 457241
	L1D_cache_core[9]: Access = 332192, Miss = 207113, Miss_rate = 0.623, Pending_hits = 7231, Reservation_fails = 408481
	L1D_cache_core[10]: Access = 370893, Miss = 223222, Miss_rate = 0.602, Pending_hits = 7221, Reservation_fails = 418246
	L1D_cache_core[11]: Access = 376258, Miss = 236499, Miss_rate = 0.629, Pending_hits = 8120, Reservation_fails = 476189
	L1D_cache_core[12]: Access = 355782, Miss = 217531, Miss_rate = 0.611, Pending_hits = 7049, Reservation_fails = 421063
	L1D_cache_core[13]: Access = 346511, Miss = 218163, Miss_rate = 0.630, Pending_hits = 7039, Reservation_fails = 440961
	L1D_cache_core[14]: Access = 377444, Miss = 236852, Miss_rate = 0.628, Pending_hits = 7658, Reservation_fails = 494400
	L1D_cache_core[15]: Access = 356146, Miss = 218359, Miss_rate = 0.613, Pending_hits = 7209, Reservation_fails = 414446
	L1D_cache_core[16]: Access = 369766, Miss = 226408, Miss_rate = 0.612, Pending_hits = 7459, Reservation_fails = 447756
	L1D_cache_core[17]: Access = 356500, Miss = 219413, Miss_rate = 0.615, Pending_hits = 7289, Reservation_fails = 443262
	L1D_cache_core[18]: Access = 386653, Miss = 243254, Miss_rate = 0.629, Pending_hits = 7943, Reservation_fails = 506020
	L1D_cache_core[19]: Access = 372457, Miss = 230451, Miss_rate = 0.619, Pending_hits = 7271, Reservation_fails = 473254
	L1D_cache_core[20]: Access = 359109, Miss = 222312, Miss_rate = 0.619, Pending_hits = 7262, Reservation_fails = 438898
	L1D_cache_core[21]: Access = 348629, Miss = 216851, Miss_rate = 0.622, Pending_hits = 7567, Reservation_fails = 444306
	L1D_cache_core[22]: Access = 364421, Miss = 225062, Miss_rate = 0.618, Pending_hits = 7299, Reservation_fails = 446673
	L1D_cache_core[23]: Access = 338568, Miss = 209534, Miss_rate = 0.619, Pending_hits = 7263, Reservation_fails = 439262
	L1D_cache_core[24]: Access = 351603, Miss = 214432, Miss_rate = 0.610, Pending_hits = 6934, Reservation_fails = 424322
	L1D_cache_core[25]: Access = 361741, Miss = 220970, Miss_rate = 0.611, Pending_hits = 7159, Reservation_fails = 431104
	L1D_cache_core[26]: Access = 379268, Miss = 227667, Miss_rate = 0.600, Pending_hits = 7708, Reservation_fails = 463827
	L1D_cache_core[27]: Access = 381956, Miss = 228938, Miss_rate = 0.599, Pending_hits = 7211, Reservation_fails = 458040
	L1D_cache_core[28]: Access = 379234, Miss = 226461, Miss_rate = 0.597, Pending_hits = 7187, Reservation_fails = 435265
	L1D_cache_core[29]: Access = 295220, Miss = 175776, Miss_rate = 0.595, Pending_hits = 6033, Reservation_fails = 276398
	L1D_total_cache_accesses = 10785517
	L1D_total_cache_misses = 6663718
	L1D_total_cache_miss_rate = 0.6178
	L1D_total_cache_pending_hits = 218484
	L1D_total_cache_reservation_fails = 13081853
	L1D_cache_data_port_util = 0.121
	L1D_cache_fill_port_util = 0.207
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3884734
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 218484
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5297420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 13081469
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1366230
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 218484
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18581
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 66
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 10766868
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18649

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 505858
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 12575611
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 384
ctas_completed 450, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 
distro:
8531, 15419, 8056, 12109, 5001, 10596, 22032, 4224, 10690, 8950, 18469, 9533, 11676, 7513, 14447, 11789, 15818, 6242, 36056, 9392, 12695, 7047, 7230, 8086, 
gpgpu_n_tot_thrd_icount = 231201216
gpgpu_n_tot_w_icount = 7225038
gpgpu_n_stall_shd_mem = 7122917
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6663650
gpgpu_n_mem_write_global = 18649
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 12345579
gpgpu_n_store_insn = 93883
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 437760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 6831113
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 291804
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:166381	W0_Idle:33287788	W0_Scoreboard:88095457	W1:2378156	W2:832162	W3:513094	W4:367190	W5:290164	W6:225713	W7:206338	W8:190221	W9:165264	W10:144648	W11:136417	W12:118068	W13:122236	W14:115426	W15:96515	W16:101057	W17:95999	W18:87838	W19:80473	W20:84149	W21:83840	W22:83956	W23:78562	W24:77932	W25:72720	W26:72637	W27:72973	W28:69239	W29:58704	W30:53308	W31:36747	W32:113292
single_issue_nums: WS0:1877816	WS1:1791539	WS2:1797437	WS3:1758246	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 53309200 {8:6663650,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 745960 {40:18649,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 266546000 {40:6663650,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 149192 {8:18649,}
maxmflatency = 3133 
max_icnt2mem_latency = 1515 
maxmrqlatency = 2211 
max_icnt2sh_latency = 77 
averagemflatency = 451 
avg_icnt2mem_latency = 229 
avg_mrq_latency = 17 
avg_icnt2sh_latency = 4 
mrq_lat_table:574161 	8618 	16728 	35396 	38493 	21305 	16905 	21541 	14275 	809 	84 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1085149 	3596934 	1967965 	28076 	4175 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	1439240 	336795 	1515818 	3324425 	65459 	562 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3463392 	2158442 	907346 	146040 	6974 	105 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1206 	1928 	192 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        50        49         5         7        13        12         5         6         7         6 
dram[1]:        64        64        64        64        64        64        48        50         7         7        12        12         7         5         8         7 
dram[2]:        64        64        64        64        64        64        50        48         5         7        12        12         7         6         6         4 
dram[3]:        64        64        64        64        64        64        50        48         5         5        12        12         7         8         6         5 
dram[4]:        64        64        64        64        64        64        48        49         5         6        12        12         7         8         6         6 
dram[5]:        64        64        64        64        64        64        48        49         7         7        12        12         6         5         6         6 
dram[6]:        64        64        64        64        64        64        48        52         6         7        12        12         5         5         6         6 
dram[7]:        64        64        64        64        64        64        49        47         8         6        12        12         6         8         7         8 
dram[8]:        64        64        64        64        64        64        49        44         6        10        12        12         8         8        11         8 
dram[9]:        64        64        64        64        64        64        44        45         8         8        12        12         8         6         8         7 
dram[10]:        64        64        64        64        64        64        44        44        13        11        12        16         5         5         5         6 
dram[11]:        64        64        64        64        64        64        44        44         9         8        16        16         6         7         7         6 
maximum service time to same row:
dram[0]:     86350     87308     46381     51548    156074    165557     71138     75196     54291     50655    116486    117372    101081     99727     60299     17256 
dram[1]:     88397     91036     54514     57116    167180    198422     77226     94666     48539     44848    120942    123578    104663    105170     15208     15836 
dram[2]:    154334    150625     64674     61090    199035    199791     98072    100841     14593     20786    126969    178729    105361    103532     90154     91573 
dram[3]:    177855    174301     59942     63818    200552    200918    104242    105313     23235     24104    176496    176902    102880     99834     90760     89542 
dram[4]:    170993    167909     67431     54367    203533    204528    109170    113433     32644     36994    176457    175645     97805    137770     89743     89541 
dram[5]:    165838    163973     54127     53492    206316     46374    124714    127353     35837     34074    175037    175551    139275    151602     90150     90557 
dram[6]:    162718    164470    132747     53255     50790     77635    129586    132630     44643     26216    174036    173629    157852    159806     90760     46964 
dram[7]:    165685    166294     48341     55165     78892     82296    132022    135474     32110     32712    175046    177076    159210    188538     64329     63603 
dram[8]:     78248    112971     52446     50296     86299    120375    138317    141363     35764     30525    180169    180981    214696    214153     16269     12540 
dram[9]:    110232    107908    124878    122412    100538    104597    230537     37650     34992     31057    181997    184636    214673    215114     19613     18493 
dram[10]:     71438     70442     37232     51364    149481    152308     55426     58224     31124     29607    187275    114175    178238    182371     63971     60383 
dram[11]:     82825     83840     47532     43808    154044    152655     61414     67698     44989     79995    114754    115111     96442     99045     61784     59782 
average row accesses per activate:
dram[0]:  1.171171  1.170440  1.157768  1.165315  1.192859  1.185841  1.153498  1.150508  1.104058  1.125754  1.143072  1.130807  1.115338  1.133046  1.122043  1.104068 
dram[1]:  1.165926  1.159137  1.165113  1.179549  1.183810  1.169997  1.158059  1.164298  1.121441  1.122802  1.129345  1.142738  1.139602  1.136179  1.121922  1.125691 
dram[2]:  1.156093  1.154875  1.171037  1.170441  1.173796  1.185723  1.178826  1.161652  1.100615  1.112291  1.123676  1.137889  1.108861  1.117096  1.137995  1.116793 
dram[3]:  1.180941  1.185015  1.194984  1.181678  1.201509  1.198116  1.173665  1.187273  1.095252  1.101532  1.123203  1.123356  1.108060  1.149014  1.132297  1.122311 
dram[4]:  1.206566  1.200428  1.170628  1.185930  1.179430  1.192617  1.169535  1.176900  1.101057  1.111513  1.130549  1.132748  1.136103  1.136745  1.130632  1.109988 
dram[5]:  1.175590  1.161769  1.181443  1.190307  1.207865  1.181616  1.162673  1.178787  1.105432  1.103216  1.138117  1.121597  1.118664  1.126752  1.108603  1.121463 
dram[6]:  1.156061  1.176390  1.183756  1.177928  1.174553  1.183607  1.187448  1.169379  1.139840  1.118713  1.140402  1.156007  1.129156  1.117568  1.152899  1.143698 
dram[7]:  1.164876  1.174773  1.181114  1.179847  1.173634  1.158253  1.156050  1.166410  1.114286  1.105696  1.129290  1.123702  1.104129  1.107350  1.128771  1.125078 
dram[8]:  1.183824  1.175815  1.172897  1.169794  1.174247  1.183600  1.194648  1.169890  1.113131  1.138431  1.150689  1.149943  1.126513  1.092466  1.118775  1.100539 
dram[9]:  1.195122  1.193207  1.187002  1.161811  1.174852  1.183784  1.152903  1.149222  1.109787  1.119121  1.154092  1.157667  1.107901  1.127796  1.155969  1.124339 
dram[10]:  1.184066  1.179659  1.163097  1.170784  1.168194  1.191108  1.162001  1.165828  1.129405  1.134655  1.150142  1.140217  1.095948  1.101134  1.122616  1.125577 
dram[11]:  1.167174  1.163699  1.165070  1.161352  1.200249  1.191299  1.156359  1.161583  1.127119  1.119179  1.116716  1.123648  1.107399  1.122046  1.154787  1.144357 
average row locality = 748322/650997 = 1.149501
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3897      3719      3860      3736      3909      3752      3825      3738      3809      3733      3795      3700      3663      3675      3558      3499 
dram[1]:      3932      3973      3874      3922      3890      4040      4081      4096      4017      4023      3964      4099      3948      3911      3779      3659 
dram[2]:      3913      3882      3841      3825      3924      3920      3975      3938      3938      3982      3925      3730      3776      3810      3709      3689 
dram[3]:      3913      3871      3812      3844      3822      3943      3913      3918      3852      3884      3829      3843      3751      3784      3569      3651 
dram[4]:      4146      3919      4137      4012      4220      4006      4146      3872      4064      3997      3871      4002      4151      3931      3985      3845 
dram[5]:      3688      3677      3718      3684      3870      3715      3688      3712      3785      3773      3807      3708      3751      3698      3634      3526 
dram[6]:      4212      4272      4387      4184      4468      4390      4257      4239      4426      4382      4313      4157      4412      4151      4211      4078 
dram[7]:      3794      3623      3965      3700      3846      3740      3793      3785      3822      3630      3817      3679      3682      3626      3624      3624 
dram[8]:      4180      4006      4016      3927      3976      3926      4241      3932      4103      4005      4177      4011      4093      3825      3906      3677 
dram[9]:      4018      4275      3872      4107      3971      4380      3951      4282      3912      4331      3977      4288      3756      4028      3848      4039 
dram[10]:      3876      3872      3801      3839      3952      3858      3902      3937      3910      3834      4060      3887      3889      3685      3706      3651 
dram[11]:      3832      3725      3769      3642      3854      3587      3964      3580      3857      3653      3808      3635      3706      3464      3773      3488 
total dram reads = 748111
bank skew: 4468/3464 = 1.29
chip skew: 68539/59337 = 1.16
number of total write accesses:
dram[0]:        10         9         0         0         0         0         0         0         0         0         0         0         8        10         0         8 
dram[1]:        11        12         0         0         0         0         0         0         0         0         0         0        12         8         9        14 
dram[2]:        17        12         0         0         0         0         0         0         0         0         0         0        12        21         6         8 
dram[3]:        12        13         0         0         0         0         0         0         0         0         0         0         8         8         0         4 
dram[4]:        24        14         0         0         0         0         0         0         0         0         0         0        20         4        17         0 
dram[5]:         1         0         0         0         0         0         0         0         0         0         0         0         4         0         0         4 
dram[6]:        11        10         0         0         0         0         0         0         0         0         0         0         9         9        13        18 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0        27        17        17         4 
dram[8]:        20         0         0         0         0         0         0         0         0         0         0         0        12        12        10         4 
dram[9]:         0        39         0         0         0         0         0         0         0         0         0         0         8        18        19        12 
dram[10]:         9         8         0         0         0         0         0         0         0         0         0         0        20        20         5        19 
dram[11]:         4         0         0         0         0         0         0         0         0         0         0         0        18         8         8         0 
total dram writes = 728
min_bank_accesses = 0!
chip skew: 96/9 = 10.67
average mf latency per bank:
dram[0]:       4194      4290      2180      2363      2135      2289      2340      2340      2300      2509      2399      2517      6612      6488     11186     11418
dram[1]:       4306      4091      2376      2374      2309      2178      2077      2127      2404      2374      2384      2240      6423      6340     10477     10338
dram[2]:       4021      4307      2360      2325      2270      2283      2311      2256      2377      2135      2307      2479      6724      6481     10402     10792
dram[3]:       4145      4251      2371      2464      2258      2123      2324      2372      2290      2380      2334      2355      6555      6720     11278     11002
dram[4]:       4106      4117      2377      2425      2096      2115      2205      2356      2230      2273      2384      2377      5840      6360     10045     10716
dram[5]:       4328      4206      2384      2365      2200      2399      2408      2253      2425      2432      2381      2381      6692      6738     10873     11155
dram[6]:       3405      3436      2142      2192      2076      2218      1937      2077      2151      2254      2111      2313      5720      6207      9464      9969
dram[7]:       4206      4315      2256      2309      2414      2334      2344      2245      2569      2527      2505      2411      6826      7000     10666     10430
dram[8]:       3630      3841      2115      2281      2233      2311      2141      2496      2127      2380      2225      2370      6528      6673     10329     10766
dram[9]:       3838      3614      2315      2042      2302      2098      2368      2104      2516      2291      2333      2241      6837      6498      9697      9545
dram[10]:       3940      4084      2147      2094      2249      2222      2233      2170      2526      2544      2406      2436      6760      6731     10374     10486
dram[11]:       3837      3975      2135      2252      2315      2391      2285      2450      2596      2542      2472      2418      6958      7194     10248     11068
maximum mf latency per bank:
dram[0]:       2628      2345      2512      2422      2502      2428      2368      2163      2720      2498      2438      2389      2700      2763      2301      2473
dram[1]:       2393      2581      2597      2659      2773      2435      2759      2652      2569      2707      2610      2778      2860      2752      2677      2747
dram[2]:       2825      2583      2757      2707      2802      2437      2641      2540      2708      2891      3055      2759      2709      2532      2801      2631
dram[3]:       2706      2730      2596      2860      2850      2793      2906      2676      2686      2839      2888      2610      2720      2690      2770      2671
dram[4]:       2536      2581      2451      2642      2616      2843      2583      2913      2693      2662      2560      2676      2650      2929      2630      2583
dram[5]:       2502      2307      2547      2342      2847      2849      2896      2286      2557      2669      2710      2950      2920      2726      2633      2733
dram[6]:       2746      2850      2281      2665      2717      2811      2522      2854      2913      2951      2683      3019      2718      3096      2915      2688
dram[7]:       2274      2561      2265      2322      2525      2543      2535      2540      2339      2400      2352      2339      2414      2275      2307      2571
dram[8]:       2583      2715      2569      2448      2707      2693      2615      2478      2864      2805      2648      2595      2661      2497      2770      3011
dram[9]:       2488      2565      2277      2265      2644      2702      2697      2681      2655      2407      2756      2848      2701      2598      3133      2515
dram[10]:       2282      2807      2180      2470      2489      2732      2450      2638      2704      2564      2493      2783      2227      2538      2222      2448
dram[11]:       2801      2409      2859      2093      2854      2492      2649      2424      2945      2263      2582      2277      2625      2630      2750      2474

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8594289 n_nop=8435615 n_act=52299 n_pre=52283 n_ref_event=4572360550251980812 n_req=59882 n_rd=59868 n_rd_L2_A=0 n_write=0 n_wr_bk=45 bw_util=0.02789
n_activity=1500815 dram_eff=0.1597
bk0: 3897a 8376922i bk1: 3719a 8386759i bk2: 3860a 8377969i bk3: 3736a 8385181i bk4: 3909a 8380703i bk5: 3752a 8388649i bk6: 3825a 8378883i bk7: 3738a 8380864i bk8: 3809a 8369701i bk9: 3733a 8377856i bk10: 3795a 8378724i bk11: 3700a 8382223i bk12: 3663a 8383234i bk13: 3675a 8383408i bk14: 3558a 8388876i bk15: 3499a 8389254i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.126799
Row_Buffer_Locality_read = 0.126829
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.685029
Bank_Level_Parallism_Col = 1.509581
Bank_Level_Parallism_Ready = 1.086224
write_to_read_ratio_blp_rw_average = 0.000439
GrpLevelPara = 1.333642 

BW Util details:
bwutil = 0.027885 
total_CMD = 8594289 
util_bw = 239652 
Wasted_Col = 760519 
Wasted_Row = 296966 
Idle = 7297152 

BW Util Bottlenecks: 
RCDc_limit = 1033741 
RCDWRc_limit = 153 
WTRc_limit = 461 
RTWc_limit = 277 
CCDLc_limit = 28071 
rwq = 0 
CCDLc_limit_alone = 28039 
WTRc_limit_alone = 437 
RTWc_limit_alone = 269 

Commands details: 
total_CMD = 8594289 
n_nop = 8435615 
Read = 59868 
Write = 0 
L2_Alloc = 0 
L2_WB = 45 
n_act = 52299 
n_pre = 52283 
n_ref = 4572360550251980812 
n_req = 59882 
total_req = 59913 

Dual Bus Interface Util: 
issued_total_row = 104582 
issued_total_col = 59913 
Row_Bus_Util =  0.012169 
CoL_Bus_Util = 0.006971 
Either_Row_CoL_Bus_Util = 0.018463 
Issued_on_Two_Bus_Simul_Util = 0.000677 
issued_two_Eff = 0.036685 
queue_avg = 0.283444 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.283444
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8594289 n_nop=8428151 n_act=55048 n_pre=55032 n_ref_event=0 n_req=63227 n_rd=63208 n_rd_L2_A=0 n_write=0 n_wr_bk=66 bw_util=0.02945
n_activity=1510147 dram_eff=0.1676
bk0: 3932a 8373210i bk1: 3973a 8367744i bk2: 3874a 8370887i bk3: 3922a 8368431i bk4: 3890a 8374477i bk5: 4040a 8358738i bk6: 4081a 8358177i bk7: 4096a 8355607i bk8: 4017a 8354867i bk9: 4023a 8351041i bk10: 3964a 8362323i bk11: 4099a 8350013i bk12: 3948a 8362500i bk13: 3911a 8361402i bk14: 3779a 8372654i bk15: 3659a 8375045i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.129565
Row_Buffer_Locality_read = 0.129604
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.896026
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.075687
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.029449 
total_CMD = 8594289 
util_bw = 253096 
Wasted_Col = 767937 
Wasted_Row = 284533 
Idle = 7288723 

BW Util Bottlenecks: 
RCDc_limit = 1067515 
RCDWRc_limit = 156 
WTRc_limit = 1524 
RTWc_limit = 1203 
CCDLc_limit = 31254 
rwq = 0 
CCDLc_limit_alone = 31121 
WTRc_limit_alone = 1472 
RTWc_limit_alone = 1122 

Commands details: 
total_CMD = 8594289 
n_nop = 8428151 
Read = 63208 
Write = 0 
L2_Alloc = 0 
L2_WB = 66 
n_act = 55048 
n_pre = 55032 
n_ref = 0 
n_req = 63227 
total_req = 63274 

Dual Bus Interface Util: 
issued_total_row = 110080 
issued_total_col = 63274 
Row_Bus_Util =  0.012809 
CoL_Bus_Util = 0.007362 
Either_Row_CoL_Bus_Util = 0.019331 
Issued_on_Two_Bus_Simul_Util = 0.000840 
issued_two_Eff = 0.043434 
queue_avg = 0.318715 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.318715
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8594289 n_nop=8431225 n_act=54043 n_pre=54027 n_ref_event=0 n_req=61798 n_rd=61777 n_rd_L2_A=0 n_write=0 n_wr_bk=76 bw_util=0.02879
n_activity=1491563 dram_eff=0.1659
bk0: 3913a 8370603i bk1: 3882a 8368818i bk2: 3841a 8374707i bk3: 3825a 8376242i bk4: 3924a 8371146i bk5: 3920a 8377188i bk6: 3975a 8368598i bk7: 3938a 8369276i bk8: 3938a 8361657i bk9: 3982a 8360699i bk10: 3925a 8364070i bk11: 3730a 8375592i bk12: 3776a 8368294i bk13: 3810a 8370617i bk14: 3709a 8377999i bk15: 3689a 8377026i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.125684
Row_Buffer_Locality_read = 0.125726
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.836871
Bank_Level_Parallism_Col = 1.453030
Bank_Level_Parallism_Ready = 1.071841
write_to_read_ratio_blp_rw_average = 0.001061
GrpLevelPara = 1.357723 

BW Util details:
bwutil = 0.028788 
total_CMD = 8594289 
util_bw = 247412 
Wasted_Col = 762180 
Wasted_Row = 281376 
Idle = 7303321 

BW Util Bottlenecks: 
RCDc_limit = 1054412 
RCDWRc_limit = 208 
WTRc_limit = 1182 
RTWc_limit = 1226 
CCDLc_limit = 29748 
rwq = 0 
CCDLc_limit_alone = 29632 
WTRc_limit_alone = 1135 
RTWc_limit_alone = 1157 

Commands details: 
total_CMD = 8594289 
n_nop = 8431225 
Read = 61777 
Write = 0 
L2_Alloc = 0 
L2_WB = 76 
n_act = 54043 
n_pre = 54027 
n_ref = 0 
n_req = 61798 
total_req = 61853 

Dual Bus Interface Util: 
issued_total_row = 108070 
issued_total_col = 61853 
Row_Bus_Util =  0.012575 
CoL_Bus_Util = 0.007197 
Either_Row_CoL_Bus_Util = 0.018974 
Issued_on_Two_Bus_Simul_Util = 0.000798 
issued_two_Eff = 0.042063 
queue_avg = 0.303542 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.303542
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8594289 n_nop=8433296 n_act=53108 n_pre=53092 n_ref_event=0 n_req=61211 n_rd=61199 n_rd_L2_A=0 n_write=0 n_wr_bk=45 bw_util=0.0285
n_activity=1498464 dram_eff=0.1635
bk0: 3913a 8375060i bk1: 3871a 8374329i bk2: 3812a 8380848i bk3: 3844a 8374057i bk4: 3822a 8383436i bk5: 3943a 8373557i bk6: 3913a 8370629i bk7: 3918a 8370561i bk8: 3852a 8365736i bk9: 3884a 8362516i bk10: 3829a 8369551i bk11: 3843a 8368884i bk12: 3751a 8371228i bk13: 3784a 8375583i bk14: 3569a 8386962i bk15: 3651a 8379480i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.132574
Row_Buffer_Locality_read = 0.132600
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.798480
Bank_Level_Parallism_Col = 1.447499
Bank_Level_Parallism_Ready = 1.085581
write_to_read_ratio_blp_rw_average = 0.000459
GrpLevelPara = 1.351494 

BW Util details:
bwutil = 0.028505 
total_CMD = 8594289 
util_bw = 244976 
Wasted_Col = 757323 
Wasted_Row = 288980 
Idle = 7303010 

BW Util Bottlenecks: 
RCDc_limit = 1039330 
RCDWRc_limit = 127 
WTRc_limit = 827 
RTWc_limit = 482 
CCDLc_limit = 29132 
rwq = 0 
CCDLc_limit_alone = 29074 
WTRc_limit_alone = 785 
RTWc_limit_alone = 466 

Commands details: 
total_CMD = 8594289 
n_nop = 8433296 
Read = 61199 
Write = 0 
L2_Alloc = 0 
L2_WB = 45 
n_act = 53108 
n_pre = 53092 
n_ref = 0 
n_req = 61211 
total_req = 61244 

Dual Bus Interface Util: 
issued_total_row = 106200 
issued_total_col = 61244 
Row_Bus_Util =  0.012357 
CoL_Bus_Util = 0.007126 
Either_Row_CoL_Bus_Util = 0.018733 
Issued_on_Two_Bus_Simul_Util = 0.000751 
issued_two_Eff = 0.040070 
queue_avg = 0.314532 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.314532
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8594289 n_nop=8426291 n_act=55765 n_pre=55749 n_ref_event=0 n_req=64327 n_rd=64304 n_rd_L2_A=0 n_write=0 n_wr_bk=79 bw_util=0.02997
n_activity=1495605 dram_eff=0.1722
bk0: 4146a 8358754i bk1: 3919a 8371613i bk2: 4137a 8352758i bk3: 4012a 8365444i bk4: 4220a 8353326i bk5: 4006a 8368682i bk6: 4146a 8351260i bk7: 3872a 8370638i bk8: 4064a 8349880i bk9: 3997a 8354777i bk10: 3871a 8367333i bk11: 4002a 8357421i bk12: 4151a 8348224i bk13: 3931a 8363508i bk14: 3985a 8356791i bk15: 3845a 8362175i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.133272
Row_Buffer_Locality_read = 0.133320
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.973414
Bank_Level_Parallism_Col = 1.487572
Bank_Level_Parallism_Ready = 1.087738
write_to_read_ratio_blp_rw_average = 0.001529
GrpLevelPara = 1.379449 

BW Util details:
bwutil = 0.029965 
total_CMD = 8594289 
util_bw = 257532 
Wasted_Col = 765061 
Wasted_Row = 270949 
Idle = 7300747 

BW Util Bottlenecks: 
RCDc_limit = 1073924 
RCDWRc_limit = 204 
WTRc_limit = 1713 
RTWc_limit = 2160 
CCDLc_limit = 33783 
rwq = 0 
CCDLc_limit_alone = 33581 
WTRc_limit_alone = 1633 
RTWc_limit_alone = 2038 

Commands details: 
total_CMD = 8594289 
n_nop = 8426291 
Read = 64304 
Write = 0 
L2_Alloc = 0 
L2_WB = 79 
n_act = 55765 
n_pre = 55749 
n_ref = 0 
n_req = 64327 
total_req = 64383 

Dual Bus Interface Util: 
issued_total_row = 111514 
issued_total_col = 64383 
Row_Bus_Util =  0.012975 
CoL_Bus_Util = 0.007491 
Either_Row_CoL_Bus_Util = 0.019548 
Issued_on_Two_Bus_Simul_Util = 0.000919 
issued_two_Eff = 0.047018 
queue_avg = 0.328015 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.328015
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8594289 n_nop=8437411 n_act=51781 n_pre=51765 n_ref_event=0 n_req=59437 n_rd=59434 n_rd_L2_A=0 n_write=0 n_wr_bk=9 bw_util=0.02767
n_activity=1507707 dram_eff=0.1577
bk0: 3688a 8388850i bk1: 3677a 8386383i bk2: 3718a 8384466i bk3: 3684a 8387209i bk4: 3870a 8380259i bk5: 3715a 8387562i bk6: 3688a 8384655i bk7: 3712a 8388880i bk8: 3785a 8372061i bk9: 3773a 8372171i bk10: 3807a 8375899i bk11: 3708a 8379001i bk12: 3751a 8374333i bk13: 3698a 8379001i bk14: 3634a 8376839i bk15: 3526a 8387044i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.129027
Row_Buffer_Locality_read = 0.129034
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.702077
Bank_Level_Parallism_Col = 1.427485
Bank_Level_Parallism_Ready = 1.084460
write_to_read_ratio_blp_rw_average = 0.000068
GrpLevelPara = 1.334095 

BW Util details:
bwutil = 0.027666 
total_CMD = 8594289 
util_bw = 237772 
Wasted_Col = 753617 
Wasted_Row = 300014 
Idle = 7302886 

BW Util Bottlenecks: 
RCDc_limit = 1022383 
RCDWRc_limit = 31 
WTRc_limit = 209 
RTWc_limit = 62 
CCDLc_limit = 27819 
rwq = 0 
CCDLc_limit_alone = 27809 
WTRc_limit_alone = 205 
RTWc_limit_alone = 56 

Commands details: 
total_CMD = 8594289 
n_nop = 8437411 
Read = 59434 
Write = 0 
L2_Alloc = 0 
L2_WB = 9 
n_act = 51781 
n_pre = 51765 
n_ref = 0 
n_req = 59437 
total_req = 59443 

Dual Bus Interface Util: 
issued_total_row = 103546 
issued_total_col = 59443 
Row_Bus_Util =  0.012048 
CoL_Bus_Util = 0.006917 
Either_Row_CoL_Bus_Util = 0.018254 
Issued_on_Two_Bus_Simul_Util = 0.000711 
issued_two_Eff = 0.038954 
queue_avg = 0.312428 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.312428
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8594289 n_nop=8417887 n_act=59304 n_pre=59288 n_ref_event=0 n_req=68560 n_rd=68539 n_rd_L2_A=0 n_write=0 n_wr_bk=70 bw_util=0.03193
n_activity=1498196 dram_eff=0.1832
bk0: 4212a 8332697i bk1: 4272a 8330172i bk2: 4387a 8318372i bk3: 4184a 8336874i bk4: 4468a 8310669i bk5: 4390a 8317879i bk6: 4257a 8334161i bk7: 4239a 8331064i bk8: 4426a 8306475i bk9: 4382a 8305397i bk10: 4313a 8316944i bk11: 4157a 8330036i bk12: 4412a 8304893i bk13: 4151a 8320331i bk14: 4211a 8323077i bk15: 4078a 8333134i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.135181
Row_Buffer_Locality_read = 0.135208
Row_Buffer_Locality_write = 0.047619
Bank_Level_Parallism = 3.431165
Bank_Level_Parallism_Col = 1.545232
Bank_Level_Parallism_Ready = 1.080289
write_to_read_ratio_blp_rw_average = 0.002081
GrpLevelPara = 1.428953 

BW Util details:
bwutil = 0.031932 
total_CMD = 8594289 
util_bw = 274436 
Wasted_Col = 767532 
Wasted_Row = 257754 
Idle = 7294567 

BW Util Bottlenecks: 
RCDc_limit = 1110576 
RCDWRc_limit = 140 
WTRc_limit = 1686 
RTWc_limit = 3192 
CCDLc_limit = 39345 
rwq = 0 
CCDLc_limit_alone = 39087 
WTRc_limit_alone = 1616 
RTWc_limit_alone = 3004 

Commands details: 
total_CMD = 8594289 
n_nop = 8417887 
Read = 68539 
Write = 0 
L2_Alloc = 0 
L2_WB = 70 
n_act = 59304 
n_pre = 59288 
n_ref = 0 
n_req = 68560 
total_req = 68609 

Dual Bus Interface Util: 
issued_total_row = 118592 
issued_total_col = 68609 
Row_Bus_Util =  0.013799 
CoL_Bus_Util = 0.007983 
Either_Row_CoL_Bus_Util = 0.020525 
Issued_on_Two_Bus_Simul_Util = 0.001257 
issued_two_Eff = 0.061218 
queue_avg = 0.449869 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.449869
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8594289 n_nop=8435781 n_act=52302 n_pre=52286 n_ref_event=0 n_req=59769 n_rd=59750 n_rd_L2_A=0 n_write=0 n_wr_bk=65 bw_util=0.02784
n_activity=1488033 dram_eff=0.1608
bk0: 3794a 8384526i bk1: 3623a 8391908i bk2: 3965a 8373253i bk3: 3700a 8389524i bk4: 3846a 8379445i bk5: 3740a 8381868i bk6: 3793a 8381764i bk7: 3785a 8380963i bk8: 3822a 8371594i bk9: 3630a 8383219i bk10: 3817a 8376756i bk11: 3679a 8383255i bk12: 3682a 8377890i bk13: 3626a 8384287i bk14: 3624a 8387079i bk15: 3624a 8381818i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.125115
Row_Buffer_Locality_read = 0.125155
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.711172
Bank_Level_Parallism_Col = 1.434567
Bank_Level_Parallism_Ready = 1.087096
write_to_read_ratio_blp_rw_average = 0.000565
GrpLevelPara = 1.339783 

BW Util details:
bwutil = 0.027839 
total_CMD = 8594289 
util_bw = 239260 
Wasted_Col = 755299 
Wasted_Row = 289748 
Idle = 7309982 

BW Util Bottlenecks: 
RCDc_limit = 1031250 
RCDWRc_limit = 185 
WTRc_limit = 1051 
RTWc_limit = 457 
CCDLc_limit = 27723 
rwq = 0 
CCDLc_limit_alone = 27676 
WTRc_limit_alone = 1018 
RTWc_limit_alone = 443 

Commands details: 
total_CMD = 8594289 
n_nop = 8435781 
Read = 59750 
Write = 0 
L2_Alloc = 0 
L2_WB = 65 
n_act = 52302 
n_pre = 52286 
n_ref = 0 
n_req = 59769 
total_req = 59815 

Dual Bus Interface Util: 
issued_total_row = 104588 
issued_total_col = 59815 
Row_Bus_Util =  0.012169 
CoL_Bus_Util = 0.006960 
Either_Row_CoL_Bus_Util = 0.018443 
Issued_on_Two_Bus_Simul_Util = 0.000686 
issued_two_Eff = 0.037191 
queue_avg = 0.263219 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.263219
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8594289 n_nop=8426950 n_act=55649 n_pre=55633 n_ref_event=0 n_req=64017 n_rd=64001 n_rd_L2_A=0 n_write=0 n_wr_bk=58 bw_util=0.02981
n_activity=1475761 dram_eff=0.1736
bk0: 4180a 8353894i bk1: 4006a 8362152i bk2: 4016a 8362843i bk3: 3927a 8366576i bk4: 3976a 8363152i bk5: 3926a 8367783i bk6: 4241a 8346942i bk7: 3932a 8363618i bk8: 4103a 8345313i bk9: 4005a 8353423i bk10: 4177a 8345693i bk11: 4011a 8358818i bk12: 4093a 8346045i bk13: 3825a 8360969i bk14: 3906a 8354586i bk15: 3677a 8368230i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.130918
Row_Buffer_Locality_read = 0.130904
Row_Buffer_Locality_write = 0.187500
Bank_Level_Parallism = 3.017582
Bank_Level_Parallism_Col = 1.491595
Bank_Level_Parallism_Ready = 1.088175
write_to_read_ratio_blp_rw_average = 0.002632
GrpLevelPara = 1.382319 

BW Util details:
bwutil = 0.029815 
total_CMD = 8594289 
util_bw = 256236 
Wasted_Col = 762176 
Wasted_Row = 266781 
Idle = 7309096 

BW Util Bottlenecks: 
RCDc_limit = 1072031 
RCDWRc_limit = 106 
WTRc_limit = 1149 
RTWc_limit = 4037 
CCDLc_limit = 33377 
rwq = 0 
CCDLc_limit_alone = 32988 
WTRc_limit_alone = 1063 
RTWc_limit_alone = 3734 

Commands details: 
total_CMD = 8594289 
n_nop = 8426950 
Read = 64001 
Write = 0 
L2_Alloc = 0 
L2_WB = 58 
n_act = 55649 
n_pre = 55633 
n_ref = 0 
n_req = 64017 
total_req = 64059 

Dual Bus Interface Util: 
issued_total_row = 111282 
issued_total_col = 64059 
Row_Bus_Util =  0.012948 
CoL_Bus_Util = 0.007454 
Either_Row_CoL_Bus_Util = 0.019471 
Issued_on_Two_Bus_Simul_Util = 0.000931 
issued_two_Eff = 0.047819 
queue_avg = 0.363404 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.363404
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8594289 n_nop=8425957 n_act=56436 n_pre=56420 n_ref_event=0 n_req=65062 n_rd=65035 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=0.03031
n_activity=1470350 dram_eff=0.1772
bk0: 4018a 8352872i bk1: 4275a 8329816i bk2: 3872a 8364515i bk3: 4107a 8351732i bk4: 3971a 8352464i bk5: 4380a 8326154i bk6: 3951a 8350834i bk7: 4282a 8323081i bk8: 3912a 8344130i bk9: 4331a 8316765i bk10: 3977a 8346192i bk11: 4288a 8328843i bk12: 3756a 8355729i bk13: 4028a 8339812i bk14: 3848a 8347304i bk15: 4039a 8341322i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.132735
Row_Buffer_Locality_read = 0.132775
Row_Buffer_Locality_write = 0.037037
Bank_Level_Parallism = 3.241782
Bank_Level_Parallism_Col = 1.527848
Bank_Level_Parallism_Ready = 1.083045
write_to_read_ratio_blp_rw_average = 0.004522
GrpLevelPara = 1.411449 

BW Util details:
bwutil = 0.030314 
total_CMD = 8594289 
util_bw = 260524 
Wasted_Col = 751634 
Wasted_Row = 263198 
Idle = 7318933 

BW Util Bottlenecks: 
RCDc_limit = 1070018 
RCDWRc_limit = 175 
WTRc_limit = 2169 
RTWc_limit = 8440 
CCDLc_limit = 36301 
rwq = 0 
CCDLc_limit_alone = 35605 
WTRc_limit_alone = 2066 
RTWc_limit_alone = 7847 

Commands details: 
total_CMD = 8594289 
n_nop = 8425957 
Read = 65035 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 56436 
n_pre = 56420 
n_ref = 0 
n_req = 65062 
total_req = 65131 

Dual Bus Interface Util: 
issued_total_row = 112856 
issued_total_col = 65131 
Row_Bus_Util =  0.013132 
CoL_Bus_Util = 0.007578 
Either_Row_CoL_Bus_Util = 0.019586 
Issued_on_Two_Bus_Simul_Util = 0.001123 
issued_two_Eff = 0.057357 
queue_avg = 0.428920 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.42892
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8594289 n_nop=8431635 n_act=53714 n_pre=53698 n_ref_event=0 n_req=61684 n_rd=61659 n_rd_L2_A=0 n_write=0 n_wr_bk=81 bw_util=0.02874
n_activity=1482024 dram_eff=0.1666
bk0: 3876a 8376898i bk1: 3872a 8376538i bk2: 3801a 8379127i bk3: 3839a 8382611i bk4: 3952a 8372371i bk5: 3858a 8378028i bk6: 3902a 8370504i bk7: 3937a 8369358i bk8: 3910a 8364780i bk9: 3834a 8367212i bk10: 4060a 8358870i bk11: 3887a 8368259i bk12: 3889a 8363202i bk13: 3685a 8372282i bk14: 3706a 8379631i bk15: 3651a 8382259i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.129401
Row_Buffer_Locality_read = 0.129454
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.818012
Bank_Level_Parallism_Col = 1.449733
Bank_Level_Parallism_Ready = 1.080330
write_to_read_ratio_blp_rw_average = 0.000652
GrpLevelPara = 1.353462 

BW Util details:
bwutil = 0.028735 
total_CMD = 8594289 
util_bw = 246960 
Wasted_Col = 761178 
Wasted_Row = 280447 
Idle = 7305704 

BW Util Bottlenecks: 
RCDc_limit = 1049783 
RCDWRc_limit = 252 
WTRc_limit = 1631 
RTWc_limit = 580 
CCDLc_limit = 29900 
rwq = 0 
CCDLc_limit_alone = 29826 
WTRc_limit_alone = 1579 
RTWc_limit_alone = 558 

Commands details: 
total_CMD = 8594289 
n_nop = 8431635 
Read = 61659 
Write = 0 
L2_Alloc = 0 
L2_WB = 81 
n_act = 53714 
n_pre = 53698 
n_ref = 0 
n_req = 61684 
total_req = 61740 

Dual Bus Interface Util: 
issued_total_row = 107412 
issued_total_col = 61740 
Row_Bus_Util =  0.012498 
CoL_Bus_Util = 0.007184 
Either_Row_CoL_Bus_Util = 0.018926 
Issued_on_Two_Bus_Simul_Util = 0.000756 
issued_two_Eff = 0.039950 
queue_avg = 0.303537 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.303537
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8594289 n_nop=8437072 n_act=51686 n_pre=51670 n_ref_event=0 n_req=59348 n_rd=59337 n_rd_L2_A=0 n_write=0 n_wr_bk=38 bw_util=0.02763
n_activity=1501519 dram_eff=0.1582
bk0: 3832a 8383584i bk1: 3725a 8387318i bk2: 3769a 8384228i bk3: 3642a 8393857i bk4: 3854a 8383381i bk5: 3587a 8398073i bk6: 3964a 8369063i bk7: 3580a 8389797i bk8: 3857a 8370859i bk9: 3653a 8381950i bk10: 3808a 8374499i bk11: 3635a 8385777i bk12: 3706a 8379732i bk13: 3464a 8392333i bk14: 3773a 8382156i bk15: 3488a 8397119i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.129255
Row_Buffer_Locality_read = 0.129279
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.661787
Bank_Level_Parallism_Col = 1.424234
Bank_Level_Parallism_Ready = 1.085469
write_to_read_ratio_blp_rw_average = 0.000310
GrpLevelPara = 1.330734 

BW Util details:
bwutil = 0.027635 
total_CMD = 8594289 
util_bw = 237500 
Wasted_Col = 755119 
Wasted_Row = 299410 
Idle = 7302260 

BW Util Bottlenecks: 
RCDc_limit = 1023173 
RCDWRc_limit = 119 
WTRc_limit = 594 
RTWc_limit = 260 
CCDLc_limit = 27478 
rwq = 0 
CCDLc_limit_alone = 27454 
WTRc_limit_alone = 590 
RTWc_limit_alone = 240 

Commands details: 
total_CMD = 8594289 
n_nop = 8437072 
Read = 59337 
Write = 0 
L2_Alloc = 0 
L2_WB = 38 
n_act = 51686 
n_pre = 51670 
n_ref = 0 
n_req = 59348 
total_req = 59375 

Dual Bus Interface Util: 
issued_total_row = 103356 
issued_total_col = 59375 
Row_Bus_Util =  0.012026 
CoL_Bus_Util = 0.006909 
Either_Row_CoL_Bus_Util = 0.018293 
Issued_on_Two_Bus_Simul_Util = 0.000642 
issued_two_Eff = 0.035073 
queue_avg = 0.285847 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.285847

========= L2 cache stats =========
L2_cache_bank[0]: Access = 275777, Miss = 30316, Miss_rate = 0.110, Pending_hits = 58, Reservation_fails = 0
L2_cache_bank[1]: Access = 278480, Miss = 29555, Miss_rate = 0.106, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 283685, Miss = 31488, Miss_rate = 0.111, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 276457, Miss = 31725, Miss_rate = 0.115, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 276355, Miss = 31001, Miss_rate = 0.112, Pending_hits = 10, Reservation_fails = 240
L2_cache_bank[5]: Access = 278793, Miss = 30778, Miss_rate = 0.110, Pending_hits = 3, Reservation_fails = 328
L2_cache_bank[6]: Access = 279519, Miss = 30461, Miss_rate = 0.109, Pending_hits = 0, Reservation_fails = 18
L2_cache_bank[7]: Access = 283468, Miss = 30741, Miss_rate = 0.108, Pending_hits = 5, Reservation_fails = 111
L2_cache_bank[8]: Access = 281754, Miss = 32728, Miss_rate = 0.116, Pending_hits = 55, Reservation_fails = 0
L2_cache_bank[9]: Access = 284014, Miss = 31584, Miss_rate = 0.111, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 277189, Miss = 29941, Miss_rate = 0.108, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 274271, Miss = 29493, Miss_rate = 0.108, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 273687, Miss = 34688, Miss_rate = 0.127, Pending_hits = 9, Reservation_fails = 86
L2_cache_bank[13]: Access = 281206, Miss = 33857, Miss_rate = 0.120, Pending_hits = 5, Reservation_fails = 22
L2_cache_bank[14]: Access = 280570, Miss = 30349, Miss_rate = 0.108, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[15]: Access = 275534, Miss = 29408, Miss_rate = 0.107, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[16]: Access = 279551, Miss = 32695, Miss_rate = 0.117, Pending_hits = 58, Reservation_fails = 0
L2_cache_bank[17]: Access = 280573, Miss = 31309, Miss_rate = 0.112, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 276972, Miss = 31309, Miss_rate = 0.113, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[19]: Access = 279205, Miss = 33737, Miss_rate = 0.121, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[20]: Access = 279030, Miss = 31096, Miss_rate = 0.111, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[21]: Access = 275901, Miss = 30565, Miss_rate = 0.111, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[22]: Access = 276640, Miss = 30563, Miss_rate = 0.110, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[23]: Access = 273668, Miss = 28774, Miss_rate = 0.105, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 6682299
L2_total_cache_misses = 748161
L2_total_cache_miss_rate = 0.1120
L2_total_cache_pending_hits = 254
L2_total_cache_reservation_fails = 805
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5915286
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 253
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 269139
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 805
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 478972
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 253
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18598
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 38
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6663650
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18649
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 805
L2_cache_data_port_util = 0.074
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=6682299
icnt_total_pkts_simt_to_mem=6682299
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 6682299
Req_Network_cycles = 3351298
Req_Network_injected_packets_per_cycle =       1.9939 
Req_Network_conflicts_per_cycle =       1.5069
Req_Network_conflicts_per_cycle_util =       8.2828
Req_Bank_Level_Parallism =      10.9601
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      10.5853
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1286

Reply_Network_injected_packets_num = 6682299
Reply_Network_cycles = 3351298
Reply_Network_injected_packets_per_cycle =        1.9939
Reply_Network_conflicts_per_cycle =        0.8761
Reply_Network_conflicts_per_cycle_util =       4.8209
Reply_Bank_Level_Parallism =      10.9718
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2255
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0665
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 42 min, 55 sec (9775 sec)
gpgpu_simulation_rate = 5327 (inst/sec)
gpgpu_simulation_rate = 342 (cycle/sec)
gpgpu_silicon_slowdown = 3991228x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc3442bc1c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc3442bc10..

GPGPU-Sim PTX: cudaLaunch for 0x0x559dcf0cd04a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z8shortcutiPi 
GPGPU-Sim PTX: pushing kernel '_Z8shortcutiPi' to stream 0, gridDim= (90,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 28 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 29 bind to kernel 6 '_Z8shortcutiPi'
Destroy streams for kernel 6: size 0
kernel_name = _Z8shortcutiPi 
kernel_launch_uid = 6 
gpu_sim_cycle = 5786
gpu_sim_insn = 390700
gpu_ipc =      67.5251
gpu_tot_sim_cycle = 3357084
gpu_tot_sim_insn = 52467344
gpu_tot_ipc =      15.6288
gpu_tot_issued_cta = 540
gpu_occupancy = 72.8611% 
gpu_tot_occupancy = 41.0045% 
max_total_param_size = 0
gpu_stall_dramfull = 60084
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.4998
partiton_level_parallism_total  =       1.9914
partiton_level_parallism_util =      11.2529
partiton_level_parallism_util_total  =      10.9645
L2_BW  =      21.8325 GB/Sec
L2_BW_total  =      86.9830 GB/Sec
gpu_total_sim_rate=5362

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 387440, Miss = 240444, Miss_rate = 0.621, Pending_hits = 7286, Reservation_fails = 466281
	L1D_cache_core[1]: Access = 342635, Miss = 217527, Miss_rate = 0.635, Pending_hits = 7131, Reservation_fails = 408474
	L1D_cache_core[2]: Access = 341741, Miss = 214622, Miss_rate = 0.628, Pending_hits = 6947, Reservation_fails = 404026
	L1D_cache_core[3]: Access = 377091, Miss = 233968, Miss_rate = 0.620, Pending_hits = 7657, Reservation_fails = 451901
	L1D_cache_core[4]: Access = 344548, Miss = 216329, Miss_rate = 0.628, Pending_hits = 7213, Reservation_fails = 397351
	L1D_cache_core[5]: Access = 357081, Miss = 224661, Miss_rate = 0.629, Pending_hits = 7182, Reservation_fails = 447527
	L1D_cache_core[6]: Access = 357178, Miss = 224345, Miss_rate = 0.628, Pending_hits = 7346, Reservation_fails = 436898
	L1D_cache_core[7]: Access = 347308, Miss = 214779, Miss_rate = 0.618, Pending_hits = 6955, Reservation_fails = 410830
	L1D_cache_core[8]: Access = 371224, Miss = 232647, Miss_rate = 0.627, Pending_hits = 7838, Reservation_fails = 457350
	L1D_cache_core[9]: Access = 332312, Miss = 207210, Miss_rate = 0.624, Pending_hits = 7254, Reservation_fails = 408590
	L1D_cache_core[10]: Access = 371013, Miss = 223319, Miss_rate = 0.602, Pending_hits = 7231, Reservation_fails = 418343
	L1D_cache_core[11]: Access = 376378, Miss = 236596, Miss_rate = 0.629, Pending_hits = 8143, Reservation_fails = 476294
	L1D_cache_core[12]: Access = 355902, Miss = 217628, Miss_rate = 0.611, Pending_hits = 7072, Reservation_fails = 421171
	L1D_cache_core[13]: Access = 346631, Miss = 218260, Miss_rate = 0.630, Pending_hits = 7062, Reservation_fails = 441064
	L1D_cache_core[14]: Access = 377564, Miss = 236949, Miss_rate = 0.628, Pending_hits = 7681, Reservation_fails = 494509
	L1D_cache_core[15]: Access = 356266, Miss = 218456, Miss_rate = 0.613, Pending_hits = 7232, Reservation_fails = 414555
	L1D_cache_core[16]: Access = 369886, Miss = 226505, Miss_rate = 0.612, Pending_hits = 7482, Reservation_fails = 447861
	L1D_cache_core[17]: Access = 356620, Miss = 219510, Miss_rate = 0.616, Pending_hits = 7312, Reservation_fails = 443370
	L1D_cache_core[18]: Access = 386773, Miss = 243351, Miss_rate = 0.629, Pending_hits = 7961, Reservation_fails = 506123
	L1D_cache_core[19]: Access = 372577, Miss = 230548, Miss_rate = 0.619, Pending_hits = 7292, Reservation_fails = 473357
	L1D_cache_core[20]: Access = 359229, Miss = 222409, Miss_rate = 0.619, Pending_hits = 7285, Reservation_fails = 439001
	L1D_cache_core[21]: Access = 348749, Miss = 216948, Miss_rate = 0.622, Pending_hits = 7589, Reservation_fails = 444411
	L1D_cache_core[22]: Access = 364541, Miss = 225159, Miss_rate = 0.618, Pending_hits = 7320, Reservation_fails = 446781
	L1D_cache_core[23]: Access = 338688, Miss = 209631, Miss_rate = 0.619, Pending_hits = 7286, Reservation_fails = 439365
	L1D_cache_core[24]: Access = 351723, Miss = 214529, Miss_rate = 0.610, Pending_hits = 6957, Reservation_fails = 424415
	L1D_cache_core[25]: Access = 361861, Miss = 221067, Miss_rate = 0.611, Pending_hits = 7180, Reservation_fails = 431212
	L1D_cache_core[26]: Access = 379388, Miss = 227764, Miss_rate = 0.600, Pending_hits = 7731, Reservation_fails = 463935
	L1D_cache_core[27]: Access = 382076, Miss = 229035, Miss_rate = 0.599, Pending_hits = 7234, Reservation_fails = 458149
	L1D_cache_core[28]: Access = 379354, Miss = 226558, Miss_rate = 0.597, Pending_hits = 7208, Reservation_fails = 435373
	L1D_cache_core[29]: Access = 295319, Miss = 175856, Miss_rate = 0.595, Pending_hits = 6052, Reservation_fails = 276477
	L1D_total_cache_accesses = 10789096
	L1D_total_cache_misses = 6666610
	L1D_total_cache_miss_rate = 0.6179
	L1D_total_cache_pending_hits = 219119
	L1D_total_cache_reservation_fails = 13084994
	L1D_cache_data_port_util = 0.121
	L1D_cache_fill_port_util = 0.207
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3884786
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 219119
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5298165
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 13084610
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1368377
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 219119
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18581
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 66
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 10770447
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18649

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 508999
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 12575611
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 384
ctas_completed 540, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 
distro:
8549, 15437, 8074, 12127, 5019, 10614, 22050, 4242, 10708, 8968, 18487, 9551, 11694, 7531, 14465, 11807, 15836, 6260, 36074, 9410, 12713, 7065, 7248, 8104, 
gpgpu_n_tot_thrd_icount = 231614912
gpgpu_n_tot_w_icount = 7237966
gpgpu_n_stall_shd_mem = 7122917
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6666542
gpgpu_n_mem_write_global = 18649
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 12391379
gpgpu_n_store_insn = 93883
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 483840
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 6831113
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 291804
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:170733	W0_Idle:33289050	W0_Scoreboard:88156411	W1:2378156	W2:832162	W3:513094	W4:367190	W5:290164	W6:225713	W7:206338	W8:190221	W9:165264	W10:144648	W11:136417	W12:118068	W13:122236	W14:115426	W15:96515	W16:101057	W17:95999	W18:87838	W19:80473	W20:84157	W21:83840	W22:83956	W23:78562	W24:77932	W25:72720	W26:72637	W27:72973	W28:69239	W29:58704	W30:53308	W31:36747	W32:126212
single_issue_nums: WS0:1881048	WS1:1794771	WS2:1800669	WS3:1761478	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 53332336 {8:6666542,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 745960 {40:18649,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 266661680 {40:6666542,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 149192 {8:18649,}
maxmflatency = 3133 
max_icnt2mem_latency = 1515 
maxmrqlatency = 2211 
max_icnt2sh_latency = 77 
averagemflatency = 451 
avg_icnt2mem_latency = 229 
avg_mrq_latency = 17 
avg_icnt2sh_latency = 4 
mrq_lat_table:574186 	8619 	16732 	35405 	38525 	21305 	16905 	21541 	14275 	809 	84 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1085386 	3599589 	1967965 	28076 	4175 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	1439568 	337939 	1517238 	3324425 	65459 	562 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3464601 	2159176 	907931 	146380 	6998 	105 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1206 	1929 	192 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        50        49         5         7        13        12         5         6         7         6 
dram[1]:        64        64        64        64        64        64        48        50         7         7        12        12         7         5         8         7 
dram[2]:        64        64        64        64        64        64        50        48         5         7        12        12         7         6         6         4 
dram[3]:        64        64        64        64        64        64        50        48         5         5        12        12         7         8         6         5 
dram[4]:        64        64        64        64        64        64        48        49         5         6        12        12         7         8         6         6 
dram[5]:        64        64        64        64        64        64        48        49         7         7        12        12         6         5         6         6 
dram[6]:        64        64        64        64        64        64        48        52         6         7        12        12         5         5         6         6 
dram[7]:        64        64        64        64        64        64        49        47         8         6        12        12         6         8         7         8 
dram[8]:        64        64        64        64        64        64        49        44         6        10        12        12         8         8        11         8 
dram[9]:        64        64        64        64        64        64        44        45         8         8        12        12         8         6         8         7 
dram[10]:        64        64        64        64        64        64        44        44        13        11        12        16         5         5         5         6 
dram[11]:        64        64        64        64        64        64        44        44         9         8        16        16         6         7         7         6 
maximum service time to same row:
dram[0]:     86350     87308     46381     51548    156074    165557     71138     75196     54291     50655    116486    117372    101081     99727     60299     17256 
dram[1]:     88397     91036     54514     57116    167180    198422     77226     94666     48539     44848    120942    123578    104663    105170     15208     15836 
dram[2]:    154334    150625     64674     61090    199035    199791     98072    100841     14593     20786    126969    178729    105361    103532     90154     91573 
dram[3]:    177855    174301     59942     63818    200552    200918    104242    105313     23235     24104    176496    176902    102880     99834     90760     89542 
dram[4]:    170993    167909     67431     54367    203533    204528    109170    113433     32644     36994    176457    175645     97805    137770     89743     89541 
dram[5]:    165838    163973     54127     53492    206316     46374    124714    127353     35837     34074    175037    175551    139275    151602     90150     90557 
dram[6]:    162718    164470    132747     53255     50790     77635    129586    132630     44643     26216    174036    173629    157852    159806     90760     46964 
dram[7]:    165685    166294     48341     55165     78892     82296    132022    135474     32110     32712    175046    177076    159210    188538     64329     63603 
dram[8]:     78248    112971     52446     50296     86299    120375    138317    141363     35764     30525    180169    180981    214696    214153     16269     12540 
dram[9]:    110232    107908    124878    122412    100538    104597    230537     37650     34992     31057    181997    184636    214673    215114     19613     18493 
dram[10]:     71438     70442     37232     51364    149481    152308     55426     58224     31124     29607    187275    114175    178238    182371     63971     60383 
dram[11]:     82825     83840     47532     43808    154044    152655     61414     67698     44989     79995    114754    115111     96442     99045     61784     59782 
average row accesses per activate:
dram[0]:  1.171171  1.170440  1.157768  1.165315  1.192859  1.185841  1.153498  1.150508  1.104058  1.125754  1.143072  1.130807  1.116215  1.133929  1.122043  1.104068 
dram[1]:  1.165926  1.159137  1.165113  1.179549  1.183810  1.169997  1.158059  1.164298  1.121441  1.122802  1.129345  1.142738  1.140427  1.137010  1.121922  1.125691 
dram[2]:  1.156093  1.154875  1.171037  1.170441  1.173796  1.185723  1.178826  1.161652  1.100615  1.112291  1.123676  1.137889  1.109123  1.117062  1.137995  1.116793 
dram[3]:  1.180941  1.185015  1.194984  1.181678  1.201509  1.198116  1.173665  1.187273  1.095252  1.101532  1.123203  1.123356  1.108914  1.149014  1.132297  1.122311 
dram[4]:  1.206566  1.200428  1.170628  1.185930  1.179430  1.192617  1.169535  1.176900  1.101057  1.111513  1.130549  1.132748  1.136066  1.136705  1.130632  1.109988 
dram[5]:  1.175590  1.161769  1.181443  1.190307  1.207865  1.181616  1.162673  1.178787  1.105432  1.103216  1.138117  1.121597  1.118664  1.126752  1.108603  1.121463 
dram[6]:  1.156061  1.176390  1.183756  1.177928  1.174553  1.183607  1.187448  1.169379  1.139840  1.118713  1.140402  1.156007  1.129156  1.117568  1.152899  1.143698 
dram[7]:  1.164876  1.174773  1.181114  1.179847  1.173634  1.158253  1.156050  1.166410  1.114286  1.105696  1.129290  1.123702  1.105295  1.108232  1.128771  1.125078 
dram[8]:  1.183824  1.175815  1.172897  1.169794  1.174247  1.183600  1.194648  1.169890  1.113131  1.138431  1.150689  1.149943  1.127853  1.093295  1.118775  1.100539 
dram[9]:  1.195122  1.193207  1.187002  1.161811  1.174852  1.183784  1.152903  1.149222  1.109787  1.119121  1.154092  1.157667  1.108753  1.128599  1.155969  1.124339 
dram[10]:  1.184066  1.179659  1.163097  1.170784  1.168194  1.191108  1.162001  1.165828  1.129405  1.134655  1.150142  1.140217  1.097046  1.102296  1.122616  1.125577 
dram[11]:  1.167174  1.163699  1.165070  1.161352  1.200249  1.191299  1.156359  1.161583  1.127119  1.119179  1.116716  1.123648  1.108559  1.122977  1.154787  1.144357 
average row locality = 748393/651016 = 1.149577
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3897      3719      3860      3736      3909      3752      3825      3738      3809      3733      3795      3700      3667      3679      3558      3499 
dram[1]:      3932      3973      3874      3922      3890      4040      4081      4096      4017      4023      3964      4099      3952      3915      3779      3659 
dram[2]:      3913      3882      3841      3825      3924      3920      3975      3938      3938      3982      3925      3730      3778      3811      3709      3689 
dram[3]:      3913      3871      3812      3844      3822      3943      3913      3918      3852      3884      3829      3843      3755      3784      3569      3651 
dram[4]:      4146      3919      4137      4012      4220      4006      4146      3872      4064      3997      3871      4002      4152      3932      3985      3845 
dram[5]:      3688      3677      3718      3684      3870      3715      3688      3712      3785      3773      3807      3708      3751      3698      3634      3526 
dram[6]:      4212      4272      4387      4184      4468      4390      4257      4239      4426      4382      4313      4157      4412      4151      4211      4078 
dram[7]:      3794      3623      3965      3700      3846      3740      3793      3785      3822      3630      3817      3679      3687      3630      3624      3624 
dram[8]:      4180      4006      4016      3927      3976      3926      4241      3932      4103      4005      4177      4011      4099      3829      3906      3677 
dram[9]:      4018      4275      3872      4107      3971      4380      3951      4282      3912      4331      3977      4288      3760      4032      3848      4039 
dram[10]:      3876      3872      3801      3839      3952      3858      3902      3937      3910      3834      4060      3887      3894      3690      3706      3651 
dram[11]:      3832      3725      3769      3642      3854      3587      3964      3580      3857      3653      3808      3635      3711      3468      3773      3488 
total dram reads = 748182
bank skew: 4468/3468 = 1.29
chip skew: 68539/59346 = 1.15
number of total write accesses:
dram[0]:        10         9         0         0         0         0         0         0         0         0         0         0         8        10         0         8 
dram[1]:        11        12         0         0         0         0         0         0         0         0         0         0        12         8         9        14 
dram[2]:        17        12         0         0         0         0         0         0         0         0         0         0        12        21         6         8 
dram[3]:        12        13         0         0         0         0         0         0         0         0         0         0         8         8         0         4 
dram[4]:        24        14         0         0         0         0         0         0         0         0         0         0        20         4        17         0 
dram[5]:         1         0         0         0         0         0         0         0         0         0         0         0         4         0         0         4 
dram[6]:        11        10         0         0         0         0         0         0         0         0         0         0         9         9        13        18 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0        27        17        17         4 
dram[8]:        20         0         0         0         0         0         0         0         0         0         0         0        12        12        10         4 
dram[9]:         0        39         0         0         0         0         0         0         0         0         0         0         8        18        19        12 
dram[10]:         9         8         0         0         0         0         0         0         0         0         0         0        20        20         5        19 
dram[11]:         4         0         0         0         0         0         0         0         0         0         0         0        18         8         8         0 
total dram writes = 728
min_bank_accesses = 0!
chip skew: 96/9 = 10.67
average mf latency per bank:
dram[0]:       4196      4292      2180      2363      2135      2289      2340      2340      2300      2509      2399      2517      6607      6484     11193     11424
dram[1]:       4309      4094      2376      2374      2309      2178      2077      2127      2404      2374      2384      2240      6419      6336     10483     10344
dram[2]:       4024      4309      2360      2325      2270      2283      2311      2256      2377      2135      2307      2479      6723      6483     10408     10799
dram[3]:       4147      4253      2371      2464      2258      2123      2324      2372      2290      2380      2334      2355      6551      6722     11284     11008
dram[4]:       4108      4119      2377      2425      2096      2115      2205      2356      2230      2273      2384      2377      5840      6360     10050     10722
dram[5]:       4329      4207      2384      2365      2200      2399      2408      2253      2425      2432      2381      2381      6694      6740     10879     11161
dram[6]:       3407      3438      2142      2192      2076      2218      1937      2077      2151      2254      2111      2313      5722      6209      9470      9974
dram[7]:       4208      4317      2256      2309      2414      2334      2344      2245      2569      2527      2505      2411      6821      6995     10672     10436
dram[8]:       3632      3843      2115      2281      2233      2311      2141      2496      2127      2380      2225      2370      6520      6669     10335     10772
dram[9]:       3839      3615      2315      2042      2302      2098      2368      2104      2516      2291      2333      2241      6832      6495      9703      9550
dram[10]:       3942      4086      2147      2094      2249      2222      2233      2170      2526      2544      2406      2436      6754      6726     10380     10492
dram[11]:       3839      3977      2135      2252      2315      2391      2285      2450      2596      2542      2472      2418      6952      7189     10253     11074
maximum mf latency per bank:
dram[0]:       2628      2345      2512      2422      2502      2428      2368      2163      2720      2498      2438      2389      2700      2763      2301      2473
dram[1]:       2393      2581      2597      2659      2773      2435      2759      2652      2569      2707      2610      2778      2860      2752      2677      2747
dram[2]:       2825      2583      2757      2707      2802      2437      2641      2540      2708      2891      3055      2759      2709      2532      2801      2631
dram[3]:       2706      2730      2596      2860      2850      2793      2906      2676      2686      2839      2888      2610      2720      2690      2770      2671
dram[4]:       2536      2581      2451      2642      2616      2843      2583      2913      2693      2662      2560      2676      2650      2929      2630      2583
dram[5]:       2502      2307      2547      2342      2847      2849      2896      2286      2557      2669      2710      2950      2920      2726      2633      2733
dram[6]:       2746      2850      2281      2665      2717      2811      2522      2854      2913      2951      2683      3019      2718      3096      2915      2688
dram[7]:       2274      2561      2265      2322      2525      2543      2535      2540      2339      2400      2352      2339      2414      2275      2307      2571
dram[8]:       2583      2715      2569      2448      2707      2693      2615      2478      2864      2805      2648      2595      2661      2497      2770      3011
dram[9]:       2488      2565      2277      2265      2644      2702      2697      2681      2655      2407      2756      2848      2701      2598      3133      2515
dram[10]:       2282      2807      2180      2470      2489      2732      2450      2638      2704      2564      2493      2783      2227      2538      2222      2448
dram[11]:       2801      2409      2859      2093      2854      2492      2649      2424      2945      2263      2582      2277      2625      2630      2750      2474

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8609125 n_nop=8450439 n_act=52301 n_pre=52285 n_ref_event=4572360550251980812 n_req=59890 n_rd=59876 n_rd_L2_A=0 n_write=0 n_wr_bk=45 bw_util=0.02784
n_activity=1500930 dram_eff=0.1597
bk0: 3897a 8391757i bk1: 3719a 8401595i bk2: 3860a 8392805i bk3: 3736a 8400017i bk4: 3909a 8395539i bk5: 3752a 8403485i bk6: 3825a 8393719i bk7: 3738a 8395700i bk8: 3809a 8384537i bk9: 3733a 8392693i bk10: 3795a 8393561i bk11: 3700a 8397060i bk12: 3667a 8398005i bk13: 3679a 8398175i bk14: 3558a 8403710i bk15: 3499a 8404089i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.126883
Row_Buffer_Locality_read = 0.126912
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.684960
Bank_Level_Parallism_Col = 1.509582
Bank_Level_Parallism_Ready = 1.086213
write_to_read_ratio_blp_rw_average = 0.000439
GrpLevelPara = 1.333654 

BW Util details:
bwutil = 0.027841 
total_CMD = 8609125 
util_bw = 239684 
Wasted_Col = 760551 
Wasted_Row = 296990 
Idle = 7311900 

BW Util Bottlenecks: 
RCDc_limit = 1033780 
RCDWRc_limit = 153 
WTRc_limit = 461 
RTWc_limit = 277 
CCDLc_limit = 28079 
rwq = 0 
CCDLc_limit_alone = 28047 
WTRc_limit_alone = 437 
RTWc_limit_alone = 269 

Commands details: 
total_CMD = 8609125 
n_nop = 8450439 
Read = 59876 
Write = 0 
L2_Alloc = 0 
L2_WB = 45 
n_act = 52301 
n_pre = 52285 
n_ref = 4572360550251980812 
n_req = 59890 
total_req = 59921 

Dual Bus Interface Util: 
issued_total_row = 104586 
issued_total_col = 59921 
Row_Bus_Util =  0.012148 
CoL_Bus_Util = 0.006960 
Either_Row_CoL_Bus_Util = 0.018432 
Issued_on_Two_Bus_Simul_Util = 0.000676 
issued_two_Eff = 0.036683 
queue_avg = 0.282990 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.28299
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8609125 n_nop=8442975 n_act=55050 n_pre=55034 n_ref_event=0 n_req=63235 n_rd=63216 n_rd_L2_A=0 n_write=0 n_wr_bk=66 bw_util=0.0294
n_activity=1510261 dram_eff=0.1676
bk0: 3932a 8388045i bk1: 3973a 8382579i bk2: 3874a 8385723i bk3: 3922a 8383267i bk4: 3890a 8389313i bk5: 4040a 8373574i bk6: 4081a 8373013i bk7: 4096a 8370443i bk8: 4017a 8369704i bk9: 4023a 8365878i bk10: 3964a 8377160i bk11: 4099a 8364850i bk12: 3952a 8377271i bk13: 3915a 8376166i bk14: 3779a 8387488i bk15: 3659a 8389880i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.129643
Row_Buffer_Locality_read = 0.129682
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.895947
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.075693
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.029402 
total_CMD = 8609125 
util_bw = 253128 
Wasted_Col = 767969 
Wasted_Row = 284557 
Idle = 7303471 

BW Util Bottlenecks: 
RCDc_limit = 1067555 
RCDWRc_limit = 156 
WTRc_limit = 1524 
RTWc_limit = 1203 
CCDLc_limit = 31262 
rwq = 0 
CCDLc_limit_alone = 31129 
WTRc_limit_alone = 1472 
RTWc_limit_alone = 1122 

Commands details: 
total_CMD = 8609125 
n_nop = 8442975 
Read = 63216 
Write = 0 
L2_Alloc = 0 
L2_WB = 66 
n_act = 55050 
n_pre = 55034 
n_ref = 0 
n_req = 63235 
total_req = 63282 

Dual Bus Interface Util: 
issued_total_row = 110084 
issued_total_col = 63282 
Row_Bus_Util =  0.012787 
CoL_Bus_Util = 0.007351 
Either_Row_CoL_Bus_Util = 0.019299 
Issued_on_Two_Bus_Simul_Util = 0.000838 
issued_two_Eff = 0.043431 
queue_avg = 0.318202 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.318202
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8609125 n_nop=8446054 n_act=54045 n_pre=54029 n_ref_event=0 n_req=61801 n_rd=61780 n_rd_L2_A=0 n_write=0 n_wr_bk=76 bw_util=0.02874
n_activity=1491767 dram_eff=0.1659
bk0: 3913a 8385438i bk1: 3882a 8383653i bk2: 3841a 8389543i bk3: 3825a 8391078i bk4: 3924a 8385982i bk5: 3920a 8392024i bk6: 3975a 8383434i bk7: 3938a 8384112i bk8: 3938a 8376494i bk9: 3982a 8375536i bk10: 3925a 8378907i bk11: 3730a 8390429i bk12: 3778a 8383077i bk13: 3811a 8385404i bk14: 3709a 8392833i bk15: 3689a 8391861i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.125694
Row_Buffer_Locality_read = 0.125736
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.836720
Bank_Level_Parallism_Col = 1.453004
Bank_Level_Parallism_Ready = 1.071838
write_to_read_ratio_blp_rw_average = 0.001061
GrpLevelPara = 1.357702 

BW Util details:
bwutil = 0.028740 
total_CMD = 8609125 
util_bw = 247424 
Wasted_Col = 762230 
Wasted_Row = 281424 
Idle = 7318047 

BW Util Bottlenecks: 
RCDc_limit = 1054460 
RCDWRc_limit = 208 
WTRc_limit = 1182 
RTWc_limit = 1226 
CCDLc_limit = 29750 
rwq = 0 
CCDLc_limit_alone = 29634 
WTRc_limit_alone = 1135 
RTWc_limit_alone = 1157 

Commands details: 
total_CMD = 8609125 
n_nop = 8446054 
Read = 61780 
Write = 0 
L2_Alloc = 0 
L2_WB = 76 
n_act = 54045 
n_pre = 54029 
n_ref = 0 
n_req = 61801 
total_req = 61856 

Dual Bus Interface Util: 
issued_total_row = 108074 
issued_total_col = 61856 
Row_Bus_Util =  0.012553 
CoL_Bus_Util = 0.007185 
Either_Row_CoL_Bus_Util = 0.018942 
Issued_on_Two_Bus_Simul_Util = 0.000797 
issued_two_Eff = 0.042061 
queue_avg = 0.303025 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.303025
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8609125 n_nop=8448126 n_act=53109 n_pre=53093 n_ref_event=0 n_req=61215 n_rd=61203 n_rd_L2_A=0 n_write=0 n_wr_bk=45 bw_util=0.02846
n_activity=1498566 dram_eff=0.1635
bk0: 3913a 8389895i bk1: 3871a 8389164i bk2: 3812a 8395684i bk3: 3844a 8388893i bk4: 3822a 8398272i bk5: 3943a 8388393i bk6: 3913a 8385465i bk7: 3918a 8385397i bk8: 3852a 8380573i bk9: 3884a 8377353i bk10: 3829a 8384388i bk11: 3843a 8383721i bk12: 3755a 8386001i bk13: 3784a 8390418i bk14: 3569a 8401797i bk15: 3651a 8394315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.132615
Row_Buffer_Locality_read = 0.132641
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.798385
Bank_Level_Parallism_Col = 1.447479
Bank_Level_Parallism_Ready = 1.085576
write_to_read_ratio_blp_rw_average = 0.000459
GrpLevelPara = 1.351478 

BW Util details:
bwutil = 0.028457 
total_CMD = 8609125 
util_bw = 244992 
Wasted_Col = 757353 
Wasted_Row = 289004 
Idle = 7317776 

BW Util Bottlenecks: 
RCDc_limit = 1039354 
RCDWRc_limit = 127 
WTRc_limit = 827 
RTWc_limit = 482 
CCDLc_limit = 29138 
rwq = 0 
CCDLc_limit_alone = 29080 
WTRc_limit_alone = 785 
RTWc_limit_alone = 466 

Commands details: 
total_CMD = 8609125 
n_nop = 8448126 
Read = 61203 
Write = 0 
L2_Alloc = 0 
L2_WB = 45 
n_act = 53109 
n_pre = 53093 
n_ref = 0 
n_req = 61215 
total_req = 61248 

Dual Bus Interface Util: 
issued_total_row = 106202 
issued_total_col = 61248 
Row_Bus_Util =  0.012336 
CoL_Bus_Util = 0.007114 
Either_Row_CoL_Bus_Util = 0.018701 
Issued_on_Two_Bus_Simul_Util = 0.000749 
issued_two_Eff = 0.040069 
queue_avg = 0.314007 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.314007
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8609125 n_nop=8441121 n_act=55767 n_pre=55751 n_ref_event=0 n_req=64329 n_rd=64306 n_rd_L2_A=0 n_write=0 n_wr_bk=79 bw_util=0.02991
n_activity=1495766 dram_eff=0.1722
bk0: 4146a 8373589i bk1: 3919a 8386448i bk2: 4137a 8367594i bk3: 4012a 8380280i bk4: 4220a 8368162i bk5: 4006a 8383518i bk6: 4146a 8366096i bk7: 3872a 8385474i bk8: 4064a 8364717i bk9: 3997a 8369614i bk10: 3871a 8382170i bk11: 4002a 8372258i bk12: 4152a 8363012i bk13: 3932a 8378295i bk14: 3985a 8371626i bk15: 3845a 8377010i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.133268
Row_Buffer_Locality_read = 0.133316
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.973262
Bank_Level_Parallism_Col = 1.487547
Bank_Level_Parallism_Ready = 1.087735
write_to_read_ratio_blp_rw_average = 0.001529
GrpLevelPara = 1.379430 

BW Util details:
bwutil = 0.029915 
total_CMD = 8609125 
util_bw = 257540 
Wasted_Col = 765109 
Wasted_Row = 270997 
Idle = 7315479 

BW Util Bottlenecks: 
RCDc_limit = 1073972 
RCDWRc_limit = 204 
WTRc_limit = 1713 
RTWc_limit = 2160 
CCDLc_limit = 33783 
rwq = 0 
CCDLc_limit_alone = 33581 
WTRc_limit_alone = 1633 
RTWc_limit_alone = 2038 

Commands details: 
total_CMD = 8609125 
n_nop = 8441121 
Read = 64306 
Write = 0 
L2_Alloc = 0 
L2_WB = 79 
n_act = 55767 
n_pre = 55751 
n_ref = 0 
n_req = 64329 
total_req = 64385 

Dual Bus Interface Util: 
issued_total_row = 111518 
issued_total_col = 64385 
Row_Bus_Util =  0.012953 
CoL_Bus_Util = 0.007479 
Either_Row_CoL_Bus_Util = 0.019515 
Issued_on_Two_Bus_Simul_Util = 0.000918 
issued_two_Eff = 0.047017 
queue_avg = 0.327450 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.32745
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8609125 n_nop=8452247 n_act=51781 n_pre=51765 n_ref_event=0 n_req=59437 n_rd=59434 n_rd_L2_A=0 n_write=0 n_wr_bk=9 bw_util=0.02762
n_activity=1507707 dram_eff=0.1577
bk0: 3688a 8403686i bk1: 3677a 8401219i bk2: 3718a 8399302i bk3: 3684a 8402045i bk4: 3870a 8395095i bk5: 3715a 8402398i bk6: 3688a 8399491i bk7: 3712a 8403716i bk8: 3785a 8386897i bk9: 3773a 8387007i bk10: 3807a 8390735i bk11: 3708a 8393837i bk12: 3751a 8389169i bk13: 3698a 8393837i bk14: 3634a 8391675i bk15: 3526a 8401880i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.129027
Row_Buffer_Locality_read = 0.129034
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.702077
Bank_Level_Parallism_Col = 1.427485
Bank_Level_Parallism_Ready = 1.084460
write_to_read_ratio_blp_rw_average = 0.000068
GrpLevelPara = 1.334095 

BW Util details:
bwutil = 0.027619 
total_CMD = 8609125 
util_bw = 237772 
Wasted_Col = 753617 
Wasted_Row = 300014 
Idle = 7317722 

BW Util Bottlenecks: 
RCDc_limit = 1022383 
RCDWRc_limit = 31 
WTRc_limit = 209 
RTWc_limit = 62 
CCDLc_limit = 27819 
rwq = 0 
CCDLc_limit_alone = 27809 
WTRc_limit_alone = 205 
RTWc_limit_alone = 56 

Commands details: 
total_CMD = 8609125 
n_nop = 8452247 
Read = 59434 
Write = 0 
L2_Alloc = 0 
L2_WB = 9 
n_act = 51781 
n_pre = 51765 
n_ref = 0 
n_req = 59437 
total_req = 59443 

Dual Bus Interface Util: 
issued_total_row = 103546 
issued_total_col = 59443 
Row_Bus_Util =  0.012027 
CoL_Bus_Util = 0.006905 
Either_Row_CoL_Bus_Util = 0.018222 
Issued_on_Two_Bus_Simul_Util = 0.000710 
issued_two_Eff = 0.038954 
queue_avg = 0.311889 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.311889
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8609125 n_nop=8432723 n_act=59304 n_pre=59288 n_ref_event=0 n_req=68560 n_rd=68539 n_rd_L2_A=0 n_write=0 n_wr_bk=70 bw_util=0.03188
n_activity=1498196 dram_eff=0.1832
bk0: 4212a 8347533i bk1: 4272a 8345008i bk2: 4387a 8333208i bk3: 4184a 8351710i bk4: 4468a 8325505i bk5: 4390a 8332715i bk6: 4257a 8348997i bk7: 4239a 8345900i bk8: 4426a 8321311i bk9: 4382a 8320233i bk10: 4313a 8331780i bk11: 4157a 8344872i bk12: 4412a 8319729i bk13: 4151a 8335167i bk14: 4211a 8337913i bk15: 4078a 8347970i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.135181
Row_Buffer_Locality_read = 0.135208
Row_Buffer_Locality_write = 0.047619
Bank_Level_Parallism = 3.431165
Bank_Level_Parallism_Col = 1.545232
Bank_Level_Parallism_Ready = 1.080289
write_to_read_ratio_blp_rw_average = 0.002081
GrpLevelPara = 1.428953 

BW Util details:
bwutil = 0.031877 
total_CMD = 8609125 
util_bw = 274436 
Wasted_Col = 767532 
Wasted_Row = 257754 
Idle = 7309403 

BW Util Bottlenecks: 
RCDc_limit = 1110576 
RCDWRc_limit = 140 
WTRc_limit = 1686 
RTWc_limit = 3192 
CCDLc_limit = 39345 
rwq = 0 
CCDLc_limit_alone = 39087 
WTRc_limit_alone = 1616 
RTWc_limit_alone = 3004 

Commands details: 
total_CMD = 8609125 
n_nop = 8432723 
Read = 68539 
Write = 0 
L2_Alloc = 0 
L2_WB = 70 
n_act = 59304 
n_pre = 59288 
n_ref = 0 
n_req = 68560 
total_req = 68609 

Dual Bus Interface Util: 
issued_total_row = 118592 
issued_total_col = 68609 
Row_Bus_Util =  0.013775 
CoL_Bus_Util = 0.007969 
Either_Row_CoL_Bus_Util = 0.020490 
Issued_on_Two_Bus_Simul_Util = 0.001254 
issued_two_Eff = 0.061218 
queue_avg = 0.449094 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.449094
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8609125 n_nop=8450604 n_act=52304 n_pre=52288 n_ref_event=0 n_req=59778 n_rd=59759 n_rd_L2_A=0 n_write=0 n_wr_bk=65 bw_util=0.0278
n_activity=1488151 dram_eff=0.1608
bk0: 3794a 8399362i bk1: 3623a 8406744i bk2: 3965a 8388089i bk3: 3700a 8404360i bk4: 3846a 8394281i bk5: 3740a 8396704i bk6: 3793a 8396600i bk7: 3785a 8395799i bk8: 3822a 8386430i bk9: 3630a 8398055i bk10: 3817a 8391593i bk11: 3679a 8398092i bk12: 3687a 8392654i bk13: 3630a 8399055i bk14: 3624a 8401913i bk15: 3624a 8396653i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.125213
Row_Buffer_Locality_read = 0.125253
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.711102
Bank_Level_Parallism_Col = 1.434577
Bank_Level_Parallism_Ready = 1.087083
write_to_read_ratio_blp_rw_average = 0.000565
GrpLevelPara = 1.339800 

BW Util details:
bwutil = 0.027796 
total_CMD = 8609125 
util_bw = 239296 
Wasted_Col = 755329 
Wasted_Row = 289772 
Idle = 7324728 

BW Util Bottlenecks: 
RCDc_limit = 1031286 
RCDWRc_limit = 185 
WTRc_limit = 1051 
RTWc_limit = 457 
CCDLc_limit = 27729 
rwq = 0 
CCDLc_limit_alone = 27682 
WTRc_limit_alone = 1018 
RTWc_limit_alone = 443 

Commands details: 
total_CMD = 8609125 
n_nop = 8450604 
Read = 59759 
Write = 0 
L2_Alloc = 0 
L2_WB = 65 
n_act = 52304 
n_pre = 52288 
n_ref = 0 
n_req = 59778 
total_req = 59824 

Dual Bus Interface Util: 
issued_total_row = 104592 
issued_total_col = 59824 
Row_Bus_Util =  0.012149 
CoL_Bus_Util = 0.006949 
Either_Row_CoL_Bus_Util = 0.018413 
Issued_on_Two_Bus_Simul_Util = 0.000685 
issued_two_Eff = 0.037188 
queue_avg = 0.262798 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.262798
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8609125 n_nop=8441772 n_act=55651 n_pre=55635 n_ref_event=0 n_req=64027 n_rd=64011 n_rd_L2_A=0 n_write=0 n_wr_bk=58 bw_util=0.02977
n_activity=1475914 dram_eff=0.1736
bk0: 4180a 8368729i bk1: 4006a 8376987i bk2: 4016a 8377679i bk3: 3927a 8381412i bk4: 3976a 8377988i bk5: 3926a 8382619i bk6: 4241a 8361778i bk7: 3932a 8378454i bk8: 4103a 8360149i bk9: 4005a 8368259i bk10: 4177a 8360530i bk11: 4011a 8373655i bk12: 4099a 8360808i bk13: 3829a 8375741i bk14: 3906a 8369420i bk15: 3677a 8383065i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.131023
Row_Buffer_Locality_read = 0.131009
Row_Buffer_Locality_write = 0.187500
Bank_Level_Parallism = 3.017416
Bank_Level_Parallism_Col = 1.491549
Bank_Level_Parallism_Ready = 1.088162
write_to_read_ratio_blp_rw_average = 0.002632
GrpLevelPara = 1.382285 

BW Util details:
bwutil = 0.029768 
total_CMD = 8609125 
util_bw = 256276 
Wasted_Col = 762233 
Wasted_Row = 266805 
Idle = 7323811 

BW Util Bottlenecks: 
RCDc_limit = 1072074 
RCDWRc_limit = 106 
WTRc_limit = 1149 
RTWc_limit = 4037 
CCDLc_limit = 33393 
rwq = 0 
CCDLc_limit_alone = 33004 
WTRc_limit_alone = 1063 
RTWc_limit_alone = 3734 

Commands details: 
total_CMD = 8609125 
n_nop = 8441772 
Read = 64011 
Write = 0 
L2_Alloc = 0 
L2_WB = 58 
n_act = 55651 
n_pre = 55635 
n_ref = 0 
n_req = 64027 
total_req = 64069 

Dual Bus Interface Util: 
issued_total_row = 111286 
issued_total_col = 64069 
Row_Bus_Util =  0.012927 
CoL_Bus_Util = 0.007442 
Either_Row_CoL_Bus_Util = 0.019439 
Issued_on_Two_Bus_Simul_Util = 0.000929 
issued_two_Eff = 0.047815 
queue_avg = 0.362808 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.362808
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8609125 n_nop=8440781 n_act=56438 n_pre=56422 n_ref_event=0 n_req=65070 n_rd=65043 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=0.03027
n_activity=1470492 dram_eff=0.1772
bk0: 4018a 8367707i bk1: 4275a 8344651i bk2: 3872a 8379351i bk3: 4107a 8366568i bk4: 3971a 8367300i bk5: 4380a 8340990i bk6: 3951a 8365670i bk7: 4282a 8337917i bk8: 3912a 8358967i bk9: 4331a 8331602i bk10: 3977a 8361029i bk11: 4288a 8343680i bk12: 3760a 8370502i bk13: 4032a 8354585i bk14: 3848a 8362138i bk15: 4039a 8356157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.132811
Row_Buffer_Locality_read = 0.132851
Row_Buffer_Locality_write = 0.037037
Bank_Level_Parallism = 3.241671
Bank_Level_Parallism_Col = 1.527841
Bank_Level_Parallism_Ready = 1.083050
write_to_read_ratio_blp_rw_average = 0.004522
GrpLevelPara = 1.411448 

BW Util details:
bwutil = 0.030265 
total_CMD = 8609125 
util_bw = 260556 
Wasted_Col = 751668 
Wasted_Row = 263222 
Idle = 7333679 

BW Util Bottlenecks: 
RCDc_limit = 1070054 
RCDWRc_limit = 175 
WTRc_limit = 2169 
RTWc_limit = 8440 
CCDLc_limit = 36311 
rwq = 0 
CCDLc_limit_alone = 35615 
WTRc_limit_alone = 2066 
RTWc_limit_alone = 7847 

Commands details: 
total_CMD = 8609125 
n_nop = 8440781 
Read = 65043 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 56438 
n_pre = 56422 
n_ref = 0 
n_req = 65070 
total_req = 65139 

Dual Bus Interface Util: 
issued_total_row = 112860 
issued_total_col = 65139 
Row_Bus_Util =  0.013109 
CoL_Bus_Util = 0.007566 
Either_Row_CoL_Bus_Util = 0.019554 
Issued_on_Two_Bus_Simul_Util = 0.001121 
issued_two_Eff = 0.057353 
queue_avg = 0.428208 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.428208
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8609125 n_nop=8446457 n_act=53716 n_pre=53700 n_ref_event=0 n_req=61694 n_rd=61669 n_rd_L2_A=0 n_write=0 n_wr_bk=81 bw_util=0.02869
n_activity=1482192 dram_eff=0.1666
bk0: 3876a 8391733i bk1: 3872a 8391374i bk2: 3801a 8393963i bk3: 3839a 8397447i bk4: 3952a 8387207i bk5: 3858a 8392864i bk6: 3902a 8385340i bk7: 3937a 8384194i bk8: 3910a 8379616i bk9: 3834a 8382048i bk10: 4060a 8373706i bk11: 3887a 8383097i bk12: 3894a 8377963i bk13: 3690a 8387056i bk14: 3706a 8394464i bk15: 3651a 8397094i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.129510
Row_Buffer_Locality_read = 0.129563
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.817938
Bank_Level_Parallism_Col = 1.449733
Bank_Level_Parallism_Ready = 1.080333
write_to_read_ratio_blp_rw_average = 0.000652
GrpLevelPara = 1.353469 

BW Util details:
bwutil = 0.028690 
total_CMD = 8609125 
util_bw = 247000 
Wasted_Col = 761210 
Wasted_Row = 280471 
Idle = 7320444 

BW Util Bottlenecks: 
RCDc_limit = 1049823 
RCDWRc_limit = 252 
WTRc_limit = 1631 
RTWc_limit = 580 
CCDLc_limit = 29908 
rwq = 0 
CCDLc_limit_alone = 29834 
WTRc_limit_alone = 1579 
RTWc_limit_alone = 558 

Commands details: 
total_CMD = 8609125 
n_nop = 8446457 
Read = 61669 
Write = 0 
L2_Alloc = 0 
L2_WB = 81 
n_act = 53716 
n_pre = 53700 
n_ref = 0 
n_req = 61694 
total_req = 61750 

Dual Bus Interface Util: 
issued_total_row = 107416 
issued_total_col = 61750 
Row_Bus_Util =  0.012477 
CoL_Bus_Util = 0.007173 
Either_Row_CoL_Bus_Util = 0.018895 
Issued_on_Two_Bus_Simul_Util = 0.000755 
issued_two_Eff = 0.039946 
queue_avg = 0.303034 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.303034
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8609125 n_nop=8451895 n_act=51688 n_pre=51672 n_ref_event=0 n_req=59357 n_rd=59346 n_rd_L2_A=0 n_write=0 n_wr_bk=38 bw_util=0.02759
n_activity=1501694 dram_eff=0.1582
bk0: 3832a 8398419i bk1: 3725a 8402153i bk2: 3769a 8399064i bk3: 3642a 8408693i bk4: 3854a 8398217i bk5: 3587a 8412909i bk6: 3964a 8383899i bk7: 3580a 8404633i bk8: 3857a 8385695i bk9: 3653a 8396786i bk10: 3808a 8389337i bk11: 3635a 8400615i bk12: 3711a 8394501i bk13: 3468a 8407104i bk14: 3773a 8396990i bk15: 3488a 8411953i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.129353
Row_Buffer_Locality_read = 0.129377
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.661604
Bank_Level_Parallism_Col = 1.424193
Bank_Level_Parallism_Ready = 1.085457
write_to_read_ratio_blp_rw_average = 0.000310
GrpLevelPara = 1.330701 

BW Util details:
bwutil = 0.027591 
total_CMD = 8609125 
util_bw = 237536 
Wasted_Col = 755181 
Wasted_Row = 299455 
Idle = 7316953 

BW Util Bottlenecks: 
RCDc_limit = 1023221 
RCDWRc_limit = 119 
WTRc_limit = 594 
RTWc_limit = 260 
CCDLc_limit = 27492 
rwq = 0 
CCDLc_limit_alone = 27468 
WTRc_limit_alone = 590 
RTWc_limit_alone = 240 

Commands details: 
total_CMD = 8609125 
n_nop = 8451895 
Read = 59346 
Write = 0 
L2_Alloc = 0 
L2_WB = 38 
n_act = 51688 
n_pre = 51672 
n_ref = 0 
n_req = 59357 
total_req = 59384 

Dual Bus Interface Util: 
issued_total_row = 103360 
issued_total_col = 59384 
Row_Bus_Util =  0.012006 
CoL_Bus_Util = 0.006898 
Either_Row_CoL_Bus_Util = 0.018263 
Issued_on_Two_Bus_Simul_Util = 0.000640 
issued_two_Eff = 0.035070 
queue_avg = 0.285370 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.28537

========= L2 cache stats =========
L2_cache_bank[0]: Access = 275897, Miss = 30320, Miss_rate = 0.110, Pending_hits = 58, Reservation_fails = 0
L2_cache_bank[1]: Access = 278600, Miss = 29559, Miss_rate = 0.106, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 283805, Miss = 31492, Miss_rate = 0.111, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 276577, Miss = 31729, Miss_rate = 0.115, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 276475, Miss = 31003, Miss_rate = 0.112, Pending_hits = 10, Reservation_fails = 240
L2_cache_bank[5]: Access = 278913, Miss = 30779, Miss_rate = 0.110, Pending_hits = 3, Reservation_fails = 328
L2_cache_bank[6]: Access = 279639, Miss = 30465, Miss_rate = 0.109, Pending_hits = 0, Reservation_fails = 18
L2_cache_bank[7]: Access = 283588, Miss = 30741, Miss_rate = 0.108, Pending_hits = 5, Reservation_fails = 111
L2_cache_bank[8]: Access = 281874, Miss = 32729, Miss_rate = 0.116, Pending_hits = 55, Reservation_fails = 0
L2_cache_bank[9]: Access = 284133, Miss = 31585, Miss_rate = 0.111, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 277305, Miss = 29941, Miss_rate = 0.108, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 274387, Miss = 29493, Miss_rate = 0.107, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 273803, Miss = 34688, Miss_rate = 0.127, Pending_hits = 9, Reservation_fails = 86
L2_cache_bank[13]: Access = 281322, Miss = 33857, Miss_rate = 0.120, Pending_hits = 5, Reservation_fails = 22
L2_cache_bank[14]: Access = 280719, Miss = 30354, Miss_rate = 0.108, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[15]: Access = 275654, Miss = 29412, Miss_rate = 0.107, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[16]: Access = 279671, Miss = 32701, Miss_rate = 0.117, Pending_hits = 58, Reservation_fails = 0
L2_cache_bank[17]: Access = 280693, Miss = 31313, Miss_rate = 0.112, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 277092, Miss = 31313, Miss_rate = 0.113, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[19]: Access = 279325, Miss = 33741, Miss_rate = 0.121, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[20]: Access = 279150, Miss = 31101, Miss_rate = 0.111, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[21]: Access = 276021, Miss = 30570, Miss_rate = 0.111, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[22]: Access = 276760, Miss = 30568, Miss_rate = 0.110, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[23]: Access = 273788, Miss = 28778, Miss_rate = 0.105, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 6685191
L2_total_cache_misses = 748232
L2_total_cache_miss_rate = 0.1119
L2_total_cache_pending_hits = 254
L2_total_cache_reservation_fails = 805
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5918107
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 253
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 269154
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 805
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 479028
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 253
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18598
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 38
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6666542
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18649
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 805
L2_cache_data_port_util = 0.074
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=6685191
icnt_total_pkts_simt_to_mem=6685191
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 6685191
Req_Network_cycles = 3357084
Req_Network_injected_packets_per_cycle =       1.9914 
Req_Network_conflicts_per_cycle =       1.5052
Req_Network_conflicts_per_cycle_util =       8.2845
Req_Bank_Level_Parallism =      10.9602
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      10.5689
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1285

Reply_Network_injected_packets_num = 6685191
Reply_Network_cycles = 3357084
Reply_Network_injected_packets_per_cycle =        1.9914
Reply_Network_conflicts_per_cycle =        0.8751
Reply_Network_conflicts_per_cycle_util =       4.8216
Reply_Bank_Level_Parallism =      10.9715
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2253
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0664
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 43 min, 5 sec (9785 sec)
gpgpu_simulation_rate = 5362 (inst/sec)
gpgpu_simulation_rate = 343 (cycle/sec)
gpgpu_silicon_slowdown = 3979591x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
	iterations = 3.
	runtime [cuda_base] = 9783462.122000 ms.
Verifying...
Total element = 1704838, || elements whose err <= %0.1 = 0 || elements whose 0.1 < err  <= %1 = 0 || elements whose %1 < err <= %5 = 0 || elements whose %5 < err <= %10 = 0 || elements whose %10 < err = 22899 || total err Element = 22899
	runtime [serial] = 9.749000 ms.
Correct
GPGPU-Sim: *** exit detected ***
