module Cau2(
    input CLOCK_50,
    input [2:0] SW,
    output reg [9:0] LEDR
);

    reg [24:0] counter;
    reg flag = 1'b0;

    always @(posedge CLOCK_50)
        counter <= counter + 1'b1;
                                 
	 always @(counter[21])
    begin
        if(LEDR[9:0] == 10'b0)
				LEDR = 10'b1;
			else if(~KEY[0])
				begin
					if(flag)
						flag = 1'b0;
					else
						flag = 1'b1;
				end		
    end
	 
	always @(counter[22])
    begin
        if (flag) begin
            if (SW[0])
                LEDR <= {LEDR[8:0], LEDR[9]};
            else
                LEDR <= {LEDR[0], LEDR[9:1]};
        end
    end

endmodule
