$date
	Fri Sep 10 03:21:16 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Ejercicio2_tb $end
$var wire 4 ! data_out [3:0] $end
$var reg 4 " data1 [3:0] $end
$var reg 4 # data2 [3:0] $end
$var reg 2 $ sel [1:0] $end
$scope module uut $end
$var wire 4 % i_dataA [3:0] $end
$var wire 4 & i_dataB [3:0] $end
$var wire 2 ' i_sel [1:0] $end
$var reg 4 ( o_dataC [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b101 (
b0 '
b1 &
b100 %
b0 $
b1 #
b100 "
b101 !
$end
#1000
b1100 !
b1100 (
b11 #
b11 &
b1001 "
b1001 %
#2000
b0 !
b0 (
b1 $
b1 '
b1101 #
b1101 &
b1101 "
b1101 %
#3000
b11 !
b11 (
b10 #
b10 &
b101 "
b101 %
#4000
b1 !
b1 (
b10 $
b10 '
b1101 #
b1101 &
b1 "
b1 %
#5000
b100 !
b100 (
b110 "
b110 %
#6000
b1101 !
b1101 (
b11 $
b11 '
b1100 #
b1100 &
b1101 "
b1101 %
#7000
b1111 !
b1111 (
b110 #
b110 &
b1001 "
b1001 %
#8000
