np	,	V_2
samsung_clk_register_mux	,	F_7
apll	,	V_15
rate_table	,	V_13
samsung_clk_register_div	,	F_12
epll	,	V_12
__iomem	,	T_2
device_node	,	V_1
vpll	,	V_17
vpll_24mhz_tbl	,	V_18
epll_24mhz_tbl	,	V_14
samsung_clk_register_fixed_rate	,	F_10
"%s: unable to determine soc\n"	,	L_2
ext_clk_match	,	V_8
reg_base	,	V_3
CLK_NR_CLKS	,	V_5
samsung_clk_of_register_fixed_ext	,	F_6
MHZ	,	V_10
exynos5250_fixed_rate_clks	,	V_19
ARRAY_SIZE	,	F_5
exynos5250_fixed_factor_clks	,	V_20
samsung_clk_init	,	F_4
samsung_clk_register_pll	,	F_9
"div_arm2"	,	L_6
apll_24mhz_tbl	,	V_16
pr_info	,	F_14
"Exynos5250: clock setup completed, armclk=%ld\n"	,	L_5
exynos5250_pll_pmux_clks	,	V_9
exynos5250_plls	,	V_11
"fin_pll"	,	L_3
exynos5250_clk_init	,	F_1
samsung_clk_register_fixed_factor	,	F_11
panic	,	F_3
exynos5250_mux_clks	,	V_21
exynos5250_div_clks	,	V_22
"%s: failed to map registers\n"	,	L_1
__func__	,	V_4
exynos5250_fixed_rate_ext_clks	,	V_7
__init	,	T_1
of_iomap	,	F_2
samsung_clk_register_gate	,	F_13
"mout_vpllsrc"	,	L_4
_get_rate	,	F_8
exynos5250_gate_clks	,	V_23
exynos5250_clk_regs	,	V_6
