|processor
reset <= inst11.DB_MAX_OUTPUT_PORT_TYPE
KEY[0] => inst11.IN0
KEY[0] => inst43[0].IN0
KEY[1] => inst43[1].IN0
KEY[2] => inst43[2].IN0
KEY[3] => inst43[3].IN0
n_val <= REG_1BIT:inst53.q
ID_reset <= inst68.DB_MAX_OUTPUT_PORT_TYPE
deassert <= HazardDetectionUnit:inst67.deassert
IR[0] <= REG_24BIT_SCLR_ENBL:inst72.q[0]
IR[1] <= REG_24BIT_SCLR_ENBL:inst72.q[1]
IR[2] <= REG_24BIT_SCLR_ENBL:inst72.q[2]
IR[3] <= REG_24BIT_SCLR_ENBL:inst72.q[3]
IR[4] <= REG_24BIT_SCLR_ENBL:inst72.q[4]
IR[5] <= REG_24BIT_SCLR_ENBL:inst72.q[5]
IR[6] <= REG_24BIT_SCLR_ENBL:inst72.q[6]
IR[7] <= REG_24BIT_SCLR_ENBL:inst72.q[7]
IR[8] <= REG_24BIT_SCLR_ENBL:inst72.q[8]
IR[9] <= REG_24BIT_SCLR_ENBL:inst72.q[9]
IR[10] <= REG_24BIT_SCLR_ENBL:inst72.q[10]
IR[11] <= REG_24BIT_SCLR_ENBL:inst72.q[11]
IR[12] <= REG_24BIT_SCLR_ENBL:inst72.q[12]
IR[13] <= REG_24BIT_SCLR_ENBL:inst72.q[13]
IR[14] <= REG_24BIT_SCLR_ENBL:inst72.q[14]
IR[15] <= REG_24BIT_SCLR_ENBL:inst72.q[15]
IR[16] <= REG_24BIT_SCLR_ENBL:inst72.q[16]
IR[17] <= REG_24BIT_SCLR_ENBL:inst72.q[17]
IR[18] <= REG_24BIT_SCLR_ENBL:inst72.q[18]
IR[19] <= REG_24BIT_SCLR_ENBL:inst72.q[19]
IR[20] <= REG_24BIT_SCLR_ENBL:inst72.q[20]
IR[21] <= REG_24BIT_SCLR_ENBL:inst72.q[21]
IR[22] <= REG_24BIT_SCLR_ENBL:inst72.q[22]
IR[23] <= REG_24BIT_SCLR_ENBL:inst72.q[23]
flush <= HazardDetectionUnit:inst67.flush
clock => REG_24BIT_SCLR_ENBL:inst72.clock
clock => inst47.IN0
clock => PC:PC_reg.clock
clock => REG_16BIT_SCLR_ENBL:inst29.clock
clock => REG_16BIT_SCLR:inst35.clock
clock => REG_16BIT_SCLR:inst9.clock
clock => inst2.IN0
clock => REG_1BIT_SCLR:inst24.clock
clock => REG_1BIT_SCLR:inst52.clock
clock => REG_1BIT_SCLR:inst64.clock
clock => REG_16BIT_SCLR:inst45.clock
clock => REG_16BIT_SCLR:inst33.clock
clock => REG_1BIT_SCLR:inst30.clock
clock => REG_1BIT_SCLR:inst58.clock
clock => REG_16BIT_SCLR:inst42.clock
clock => REG_16BIT_SCLR:inst20.clock
clock => inst39.IN0
clock => REG_1BIT_SCLR:inst60.clock
clock => REG_1BIT_SCLR:inst31.clock
clock => REG_1BIT_SCLR:inst59.clock
clock => REG_16BIT_SCLR:inst34.clock
clock => REG_16BIT_SCLR:inst10.clock
clock => REG_24BIT_SCLR:inst18.clock
clock => REG_4BIT_SCLR:inst63.clock
clock => REG_2BIT_SCLR:inst22.clock
clock => REG_4BIT_SCLR:inst65.clock
clock => REG_2BIT_SCLR:inst51.clock
clock => REG_2BIT_SCLR:inst23.clock
clock => PC:PC_reg1.clock
clock => inst80.IN0
clock => REG_1BIT_SCLR:inst28.clock
clock => inst78.IN0
clock => inst73.IN0
clock => control_unit_230:inst8.clock
clock => REG_1BIT_SCLR:inst32.clock
clock => HazardDetectionUnit:inst67.clock
clock => REG_1BIT_SCLR:inst26.clock
clock => REG_1BIT_SCLR:inst27.clock
clock => REG_2BIT_SCLR:inst21.clock
clock => REG_1BIT_SCLR:inst25.clock
clock => REG_16BIT_SCLR:inst17.clock
clock => inst75.IN0
clock => REG_24BIT_SCLR:inst41.clock
clock => REG_16BIT_SCLR:inst36.clock
clock => REG_1BIT_SCLR:inst48.clock
clock => REG_1BIT_SCLR:inst49.clock
clock => REG_1BIT_SCLR:inst77.clock
PC_instr_addr[0] <= MUX_2_15BIT:inst82.result[0]
PC_instr_addr[1] <= MUX_2_15BIT:inst82.result[1]
PC_instr_addr[2] <= MUX_2_15BIT:inst82.result[2]
PC_instr_addr[3] <= MUX_2_15BIT:inst82.result[3]
PC_instr_addr[4] <= MUX_2_15BIT:inst82.result[4]
PC_instr_addr[5] <= MUX_2_15BIT:inst82.result[5]
PC_instr_addr[6] <= MUX_2_15BIT:inst82.result[6]
PC_instr_addr[7] <= MUX_2_15BIT:inst82.result[7]
PC_instr_addr[8] <= MUX_2_15BIT:inst82.result[8]
PC_instr_addr[9] <= MUX_2_15BIT:inst82.result[9]
PC_instr_addr[10] <= MUX_2_15BIT:inst82.result[10]
PC_instr_addr[11] <= MUX_2_15BIT:inst82.result[11]
PC_instr_addr[12] <= MUX_2_15BIT:inst82.result[12]
PC_instr_addr[13] <= MUX_2_15BIT:inst82.result[13]
PC_instr_addr[14] <= MUX_2_15BIT:inst82.result[14]
PC_instr_addr[15] <= MUX_2_15BIT:inst82.result[15]
br_addr[0] <= Adder:inst74.result[0]
br_addr[1] <= Adder:inst74.result[1]
br_addr[2] <= Adder:inst74.result[2]
br_addr[3] <= Adder:inst74.result[3]
br_addr[4] <= Adder:inst74.result[4]
br_addr[5] <= Adder:inst74.result[5]
br_addr[6] <= Adder:inst74.result[6]
br_addr[7] <= Adder:inst74.result[7]
br_addr[8] <= Adder:inst74.result[8]
br_addr[9] <= Adder:inst74.result[9]
br_addr[10] <= Adder:inst74.result[10]
br_addr[11] <= Adder:inst74.result[11]
br_addr[12] <= Adder:inst74.result[12]
br_addr[13] <= Adder:inst74.result[13]
br_addr[14] <= Adder:inst74.result[14]
br_addr[15] <= Adder:inst74.result[15]
alu_out_mem[0] <= REG_16BIT_SCLR:inst33.q[0]
alu_out_mem[1] <= REG_16BIT_SCLR:inst33.q[1]
alu_out_mem[2] <= REG_16BIT_SCLR:inst33.q[2]
alu_out_mem[3] <= REG_16BIT_SCLR:inst33.q[3]
alu_out_mem[4] <= REG_16BIT_SCLR:inst33.q[4]
alu_out_mem[5] <= REG_16BIT_SCLR:inst33.q[5]
alu_out_mem[6] <= REG_16BIT_SCLR:inst33.q[6]
alu_out_mem[7] <= REG_16BIT_SCLR:inst33.q[7]
alu_out_mem[8] <= REG_16BIT_SCLR:inst33.q[8]
alu_out_mem[9] <= REG_16BIT_SCLR:inst33.q[9]
alu_out_mem[10] <= REG_16BIT_SCLR:inst33.q[10]
alu_out_mem[11] <= REG_16BIT_SCLR:inst33.q[11]
alu_out_mem[12] <= REG_16BIT_SCLR:inst33.q[12]
alu_out_mem[13] <= REG_16BIT_SCLR:inst33.q[13]
alu_out_mem[14] <= REG_16BIT_SCLR:inst33.q[14]
alu_out_mem[15] <= REG_16BIT_SCLR:inst33.q[15]
mem_addr[0] <= MUX2_1:inst40.result[0]
mem_addr[1] <= MUX2_1:inst40.result[1]
mem_addr[2] <= MUX2_1:inst40.result[2]
mem_addr[3] <= MUX2_1:inst40.result[3]
mem_addr[4] <= MUX2_1:inst40.result[4]
mem_addr[5] <= MUX2_1:inst40.result[5]
mem_addr[6] <= MUX2_1:inst40.result[6]
mem_addr[7] <= MUX2_1:inst40.result[7]
mem_addr[8] <= MUX2_1:inst40.result[8]
mem_addr[9] <= MUX2_1:inst40.result[9]
mem_addr[10] <= MUX2_1:inst40.result[10]
mem_addr[11] <= MUX2_1:inst40.result[11]
mem_addr[12] <= MUX2_1:inst40.result[12]
mem_addr[13] <= MUX2_1:inst40.result[13]
mem_addr[14] <= MUX2_1:inst40.result[14]
mem_addr[15] <= MUX2_1:inst40.result[15]
mem_write_mem <= REG_1BIT_SCLR:inst59.q
forwardB[0] <= ForwardingUnit:inst71.forwardB[0]
forwardB[1] <= ForwardingUnit:inst71.forwardB[1]
IRexe[0] <= REG_24BIT_SCLR:inst18.q[0]
IRexe[1] <= REG_24BIT_SCLR:inst18.q[1]
IRexe[2] <= REG_24BIT_SCLR:inst18.q[2]
IRexe[3] <= REG_24BIT_SCLR:inst18.q[3]
IRexe[4] <= REG_24BIT_SCLR:inst18.q[4]
IRexe[5] <= REG_24BIT_SCLR:inst18.q[5]
IRexe[6] <= REG_24BIT_SCLR:inst18.q[6]
IRexe[7] <= REG_24BIT_SCLR:inst18.q[7]
IRexe[8] <= REG_24BIT_SCLR:inst18.q[8]
IRexe[9] <= REG_24BIT_SCLR:inst18.q[9]
IRexe[10] <= REG_24BIT_SCLR:inst18.q[10]
IRexe[11] <= REG_24BIT_SCLR:inst18.q[11]
IRexe[12] <= REG_24BIT_SCLR:inst18.q[12]
IRexe[13] <= REG_24BIT_SCLR:inst18.q[13]
IRexe[14] <= REG_24BIT_SCLR:inst18.q[14]
IRexe[15] <= REG_24BIT_SCLR:inst18.q[15]
IRexe[16] <= REG_24BIT_SCLR:inst18.q[16]
IRexe[17] <= REG_24BIT_SCLR:inst18.q[17]
IRexe[18] <= REG_24BIT_SCLR:inst18.q[18]
IRexe[19] <= REG_24BIT_SCLR:inst18.q[19]
IRexe[20] <= REG_24BIT_SCLR:inst18.q[20]
IRexe[21] <= REG_24BIT_SCLR:inst18.q[21]
IRexe[22] <= REG_24BIT_SCLR:inst18.q[22]
IRexe[23] <= REG_24BIT_SCLR:inst18.q[23]
SW[0] => IO_MemoryInterface:inst37.SW[0]
SW[1] => IO_MemoryInterface:inst37.SW[1]
SW[2] => IO_MemoryInterface:inst37.SW[2]
SW[3] => IO_MemoryInterface:inst37.SW[3]
SW[4] => IO_MemoryInterface:inst37.SW[4]
SW[5] => IO_MemoryInterface:inst37.SW[5]
SW[6] => IO_MemoryInterface:inst37.SW[6]
SW[7] => IO_MemoryInterface:inst37.SW[7]
SW[8] => IO_MemoryInterface:inst37.SW[8]
SW[9] => IO_MemoryInterface:inst37.SW[9]
pc_select[0] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
pc_select[1] <= inst61.DB_MAX_OUTPUT_PORT_TYPE
z_val <= REG_1BIT:inst55.q
flag_enable_exe <= REG_1BIT_SCLR:inst28.q
v_val <= REG_1BIT:inst54.q
c_val <= REG_1BIT:inst19.q
execute <= control_unit_230:inst8.exe
z_out <= z.DB_MAX_OUTPUT_PORT_TYPE
br_exe <= branch.DB_MAX_OUTPUT_PORT_TYPE
jmp_exe <= jump.DB_MAX_OUTPUT_PORT_TYPE
cond[0] <= REG_24BIT_SCLR_ENBL:inst72.q[16]
cond[1] <= REG_24BIT_SCLR_ENBL:inst72.q[17]
cond[2] <= REG_24BIT_SCLR_ENBL:inst72.q[18]
cond[3] <= REG_24BIT_SCLR_ENBL:inst72.q[19]
HEX0[0] <= IO_MemoryInterface:inst37.HEX0[0]
HEX0[1] <= IO_MemoryInterface:inst37.HEX0[1]
HEX0[2] <= IO_MemoryInterface:inst37.HEX0[2]
HEX0[3] <= IO_MemoryInterface:inst37.HEX0[3]
HEX0[4] <= IO_MemoryInterface:inst37.HEX0[4]
HEX0[5] <= IO_MemoryInterface:inst37.HEX0[5]
HEX0[6] <= IO_MemoryInterface:inst37.HEX0[6]
IRmem[0] <= REG_24BIT_SCLR:inst41.q[0]
IRmem[1] <= REG_24BIT_SCLR:inst41.q[1]
IRmem[2] <= REG_24BIT_SCLR:inst41.q[2]
IRmem[3] <= REG_24BIT_SCLR:inst41.q[3]
IRmem[4] <= REG_24BIT_SCLR:inst41.q[4]
IRmem[5] <= REG_24BIT_SCLR:inst41.q[5]
IRmem[6] <= REG_24BIT_SCLR:inst41.q[6]
IRmem[7] <= REG_24BIT_SCLR:inst41.q[7]
IRmem[8] <= REG_24BIT_SCLR:inst41.q[8]
IRmem[9] <= REG_24BIT_SCLR:inst41.q[9]
IRmem[10] <= REG_24BIT_SCLR:inst41.q[10]
IRmem[11] <= REG_24BIT_SCLR:inst41.q[11]
IRmem[12] <= REG_24BIT_SCLR:inst41.q[12]
IRmem[13] <= REG_24BIT_SCLR:inst41.q[13]
IRmem[14] <= REG_24BIT_SCLR:inst41.q[14]
IRmem[15] <= REG_24BIT_SCLR:inst41.q[15]
IRmem[16] <= REG_24BIT_SCLR:inst41.q[16]
IRmem[17] <= REG_24BIT_SCLR:inst41.q[17]
IRmem[18] <= REG_24BIT_SCLR:inst41.q[18]
IRmem[19] <= REG_24BIT_SCLR:inst41.q[19]
IRmem[20] <= REG_24BIT_SCLR:inst41.q[20]
IRmem[21] <= REG_24BIT_SCLR:inst41.q[21]
IRmem[22] <= REG_24BIT_SCLR:inst41.q[22]
IRmem[23] <= REG_24BIT_SCLR:inst41.q[23]
LEDG[0] <= IO_MemoryInterface:inst37.LEDG[0]
LEDG[1] <= IO_MemoryInterface:inst37.LEDG[1]
LEDG[2] <= IO_MemoryInterface:inst37.LEDG[2]
LEDG[3] <= IO_MemoryInterface:inst37.LEDG[3]
LEDG[4] <= IO_MemoryInterface:inst37.LEDG[4]
LEDG[5] <= IO_MemoryInterface:inst37.LEDG[5]
LEDG[6] <= IO_MemoryInterface:inst37.LEDG[6]
LEDG[7] <= IO_MemoryInterface:inst37.LEDG[7]
mem_data[0] <= mem_data_mem[0].DB_MAX_OUTPUT_PORT_TYPE
mem_data[1] <= mem_data_mem[1].DB_MAX_OUTPUT_PORT_TYPE
mem_data[2] <= mem_data_mem[2].DB_MAX_OUTPUT_PORT_TYPE
mem_data[3] <= mem_data_mem[3].DB_MAX_OUTPUT_PORT_TYPE
mem_data[4] <= mem_data_mem[4].DB_MAX_OUTPUT_PORT_TYPE
mem_data[5] <= mem_data_mem[5].DB_MAX_OUTPUT_PORT_TYPE
mem_data[6] <= mem_data_mem[6].DB_MAX_OUTPUT_PORT_TYPE
mem_data[7] <= mem_data_mem[7].DB_MAX_OUTPUT_PORT_TYPE
mem_data[8] <= mem_data_mem[8].DB_MAX_OUTPUT_PORT_TYPE
mem_data[9] <= mem_data_mem[9].DB_MAX_OUTPUT_PORT_TYPE
mem_data[10] <= mem_data_mem[10].DB_MAX_OUTPUT_PORT_TYPE
mem_data[11] <= mem_data_mem[11].DB_MAX_OUTPUT_PORT_TYPE
mem_data[12] <= mem_data_mem[12].DB_MAX_OUTPUT_PORT_TYPE
mem_data[13] <= mem_data_mem[13].DB_MAX_OUTPUT_PORT_TYPE
mem_data[14] <= mem_data_mem[14].DB_MAX_OUTPUT_PORT_TYPE
mem_data[15] <= mem_data_mem[15].DB_MAX_OUTPUT_PORT_TYPE
memout[0] <= mem_out[0].DB_MAX_OUTPUT_PORT_TYPE
memout[1] <= mem_out[1].DB_MAX_OUTPUT_PORT_TYPE
memout[2] <= mem_out[2].DB_MAX_OUTPUT_PORT_TYPE
memout[3] <= mem_out[3].DB_MAX_OUTPUT_PORT_TYPE
memout[4] <= mem_out[4].DB_MAX_OUTPUT_PORT_TYPE
memout[5] <= mem_out[5].DB_MAX_OUTPUT_PORT_TYPE
memout[6] <= mem_out[6].DB_MAX_OUTPUT_PORT_TYPE
memout[7] <= mem_out[7].DB_MAX_OUTPUT_PORT_TYPE
memout[8] <= mem_out[8].DB_MAX_OUTPUT_PORT_TYPE
memout[9] <= mem_out[9].DB_MAX_OUTPUT_PORT_TYPE
memout[10] <= mem_out[10].DB_MAX_OUTPUT_PORT_TYPE
memout[11] <= mem_out[11].DB_MAX_OUTPUT_PORT_TYPE
memout[12] <= mem_out[12].DB_MAX_OUTPUT_PORT_TYPE
memout[13] <= mem_out[13].DB_MAX_OUTPUT_PORT_TYPE
memout[14] <= mem_out[14].DB_MAX_OUTPUT_PORT_TYPE
memout[15] <= mem_out[15].DB_MAX_OUTPUT_PORT_TYPE
memout[16] <= mem_out[16].DB_MAX_OUTPUT_PORT_TYPE
memout[17] <= mem_out[17].DB_MAX_OUTPUT_PORT_TYPE
memout[18] <= mem_out[18].DB_MAX_OUTPUT_PORT_TYPE
memout[19] <= mem_out[19].DB_MAX_OUTPUT_PORT_TYPE
memout[20] <= mem_out[20].DB_MAX_OUTPUT_PORT_TYPE
memout[21] <= mem_out[21].DB_MAX_OUTPUT_PORT_TYPE
memout[22] <= mem_out[22].DB_MAX_OUTPUT_PORT_TYPE
memout[23] <= mem_out[23].DB_MAX_OUTPUT_PORT_TYPE
muxymem[0] <= muxy_mem[0].DB_MAX_OUTPUT_PORT_TYPE
muxymem[1] <= muxy_mem[1].DB_MAX_OUTPUT_PORT_TYPE
muxymem[2] <= muxy_mem[2].DB_MAX_OUTPUT_PORT_TYPE
muxymem[3] <= muxy_mem[3].DB_MAX_OUTPUT_PORT_TYPE
muxymem[4] <= muxy_mem[4].DB_MAX_OUTPUT_PORT_TYPE
muxymem[5] <= muxy_mem[5].DB_MAX_OUTPUT_PORT_TYPE
muxymem[6] <= muxy_mem[6].DB_MAX_OUTPUT_PORT_TYPE
muxymem[7] <= muxy_mem[7].DB_MAX_OUTPUT_PORT_TYPE
muxymem[8] <= muxy_mem[8].DB_MAX_OUTPUT_PORT_TYPE
muxymem[9] <= muxy_mem[9].DB_MAX_OUTPUT_PORT_TYPE
muxymem[10] <= muxy_mem[10].DB_MAX_OUTPUT_PORT_TYPE
muxymem[11] <= muxy_mem[11].DB_MAX_OUTPUT_PORT_TYPE
muxymem[12] <= muxy_mem[12].DB_MAX_OUTPUT_PORT_TYPE
muxymem[13] <= muxy_mem[13].DB_MAX_OUTPUT_PORT_TYPE
muxymem[14] <= muxy_mem[14].DB_MAX_OUTPUT_PORT_TYPE
muxymem[15] <= muxy_mem[15].DB_MAX_OUTPUT_PORT_TYPE
op_code[0] <= REG_24BIT_SCLR_ENBL:inst72.q[20]
op_code[1] <= REG_24BIT_SCLR_ENBL:inst72.q[21]
op_code[2] <= REG_24BIT_SCLR_ENBL:inst72.q[22]
op_code[3] <= REG_24BIT_SCLR_ENBL:inst72.q[23]
opx[0] <= REG_24BIT_SCLR_ENBL:inst72.q[1]
opx[1] <= REG_24BIT_SCLR_ENBL:inst72.q[2]
opx[2] <= REG_24BIT_SCLR_ENBL:inst72.q[3]
r1[0] <= regfile:inst7.r1[0]
r1[1] <= regfile:inst7.r1[1]
r1[2] <= regfile:inst7.r1[2]
r1[3] <= regfile:inst7.r1[3]
r1[4] <= regfile:inst7.r1[4]
r1[5] <= regfile:inst7.r1[5]
r1[6] <= regfile:inst7.r1[6]
r1[7] <= regfile:inst7.r1[7]
r1[8] <= regfile:inst7.r1[8]
r1[9] <= regfile:inst7.r1[9]
r1[10] <= regfile:inst7.r1[10]
r1[11] <= regfile:inst7.r1[11]
r1[12] <= regfile:inst7.r1[12]
r1[13] <= regfile:inst7.r1[13]
r1[14] <= regfile:inst7.r1[14]
r1[15] <= regfile:inst7.r1[15]
r2[0] <= regfile:inst7.r2[0]
r2[1] <= regfile:inst7.r2[1]
r2[2] <= regfile:inst7.r2[2]
r2[3] <= regfile:inst7.r2[3]
r2[4] <= regfile:inst7.r2[4]
r2[5] <= regfile:inst7.r2[5]
r2[6] <= regfile:inst7.r2[6]
r2[7] <= regfile:inst7.r2[7]
r2[8] <= regfile:inst7.r2[8]
r2[9] <= regfile:inst7.r2[9]
r2[10] <= regfile:inst7.r2[10]
r2[11] <= regfile:inst7.r2[11]
r2[12] <= regfile:inst7.r2[12]
r2[13] <= regfile:inst7.r2[13]
r2[14] <= regfile:inst7.r2[14]
r2[15] <= regfile:inst7.r2[15]
r3[0] <= regfile:inst7.r3[0]
r3[1] <= regfile:inst7.r3[1]
r3[2] <= regfile:inst7.r3[2]
r3[3] <= regfile:inst7.r3[3]
r3[4] <= regfile:inst7.r3[4]
r3[5] <= regfile:inst7.r3[5]
r3[6] <= regfile:inst7.r3[6]
r3[7] <= regfile:inst7.r3[7]
r3[8] <= regfile:inst7.r3[8]
r3[9] <= regfile:inst7.r3[9]
r3[10] <= regfile:inst7.r3[10]
r3[11] <= regfile:inst7.r3[11]
r3[12] <= regfile:inst7.r3[12]
r3[13] <= regfile:inst7.r3[13]
r3[14] <= regfile:inst7.r3[14]
r3[15] <= regfile:inst7.r3[15]
r4[0] <= regfile:inst7.r4[0]
r4[1] <= regfile:inst7.r4[1]
r4[2] <= regfile:inst7.r4[2]
r4[3] <= regfile:inst7.r4[3]
r4[4] <= regfile:inst7.r4[4]
r4[5] <= regfile:inst7.r4[5]
r4[6] <= regfile:inst7.r4[6]
r4[7] <= regfile:inst7.r4[7]
r4[8] <= regfile:inst7.r4[8]
r4[9] <= regfile:inst7.r4[9]
r4[10] <= regfile:inst7.r4[10]
r4[11] <= regfile:inst7.r4[11]
r4[12] <= regfile:inst7.r4[12]
r4[13] <= regfile:inst7.r4[13]
r4[14] <= regfile:inst7.r4[14]
r4[15] <= regfile:inst7.r4[15]
r5[0] <= regfile:inst7.r5[0]
r5[1] <= regfile:inst7.r5[1]
r5[2] <= regfile:inst7.r5[2]
r5[3] <= regfile:inst7.r5[3]
r5[4] <= regfile:inst7.r5[4]
r5[5] <= regfile:inst7.r5[5]
r5[6] <= regfile:inst7.r5[6]
r5[7] <= regfile:inst7.r5[7]
r5[8] <= regfile:inst7.r5[8]
r5[9] <= regfile:inst7.r5[9]
r5[10] <= regfile:inst7.r5[10]
r5[11] <= regfile:inst7.r5[11]
r5[12] <= regfile:inst7.r5[12]
r5[13] <= regfile:inst7.r5[13]
r5[14] <= regfile:inst7.r5[14]
r5[15] <= regfile:inst7.r5[15]
regD[0] <= MUX4BIT_3TO1:inst5.result[0]
regD[1] <= MUX4BIT_3TO1:inst5.result[1]
regD[2] <= MUX4BIT_3TO1:inst5.result[2]
regD[3] <= MUX4BIT_3TO1:inst5.result[3]
WBreg[0] <= WB_regD[0].DB_MAX_OUTPUT_PORT_TYPE
WBreg[1] <= WB_regD[1].DB_MAX_OUTPUT_PORT_TYPE
WBreg[2] <= WB_regD[2].DB_MAX_OUTPUT_PORT_TYPE
WBreg[3] <= WB_regD[3].DB_MAX_OUTPUT_PORT_TYPE
yselect[0] <= y_select_exe[0].DB_MAX_OUTPUT_PORT_TYPE
yselect[1] <= y_select_exe[1].DB_MAX_OUTPUT_PORT_TYPE
yselect_mem[0] <= y_select_mem[0].DB_MAX_OUTPUT_PORT_TYPE
yselect_mem[1] <= y_select_mem[1].DB_MAX_OUTPUT_PORT_TYPE


|processor|REG_1BIT:inst53
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
enable => lpm_ff:lpm_ff_component.enable
q <= lpm_ff:lpm_ff_component.q[0]


|processor|REG_1BIT:inst53|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|processor|ALU:inst12
C <= FA16BIT:inst20.C14_out
A_inv => C_in.IN0
A_inv => MUX2_1:inst6.sel
B_inv => C_in.IN1
B_inv => MUX2_1:inst7.sel
A[0] => MUX2_1:inst6.data0x[0]
A[0] => INV16BIT:inst8.data[0]
A[1] => MUX2_1:inst6.data0x[1]
A[1] => INV16BIT:inst8.data[1]
A[2] => MUX2_1:inst6.data0x[2]
A[2] => INV16BIT:inst8.data[2]
A[3] => MUX2_1:inst6.data0x[3]
A[3] => INV16BIT:inst8.data[3]
A[4] => MUX2_1:inst6.data0x[4]
A[4] => INV16BIT:inst8.data[4]
A[5] => MUX2_1:inst6.data0x[5]
A[5] => INV16BIT:inst8.data[5]
A[6] => MUX2_1:inst6.data0x[6]
A[6] => INV16BIT:inst8.data[6]
A[7] => MUX2_1:inst6.data0x[7]
A[7] => INV16BIT:inst8.data[7]
A[8] => MUX2_1:inst6.data0x[8]
A[8] => INV16BIT:inst8.data[8]
A[9] => MUX2_1:inst6.data0x[9]
A[9] => INV16BIT:inst8.data[9]
A[10] => MUX2_1:inst6.data0x[10]
A[10] => INV16BIT:inst8.data[10]
A[11] => MUX2_1:inst6.data0x[11]
A[11] => INV16BIT:inst8.data[11]
A[12] => MUX2_1:inst6.data0x[12]
A[12] => INV16BIT:inst8.data[12]
A[13] => MUX2_1:inst6.data0x[13]
A[13] => INV16BIT:inst8.data[13]
A[14] => MUX2_1:inst6.data0x[14]
A[14] => INV16BIT:inst8.data[14]
A[15] => MUX2_1:inst6.data0x[15]
A[15] => INV16BIT:inst8.data[15]
B[0] => MUX2_1:inst7.data0x[0]
B[0] => INV16BIT:inst9.data[0]
B[1] => MUX2_1:inst7.data0x[1]
B[1] => INV16BIT:inst9.data[1]
B[2] => MUX2_1:inst7.data0x[2]
B[2] => INV16BIT:inst9.data[2]
B[3] => MUX2_1:inst7.data0x[3]
B[3] => INV16BIT:inst9.data[3]
B[4] => MUX2_1:inst7.data0x[4]
B[4] => INV16BIT:inst9.data[4]
B[5] => MUX2_1:inst7.data0x[5]
B[5] => INV16BIT:inst9.data[5]
B[6] => MUX2_1:inst7.data0x[6]
B[6] => INV16BIT:inst9.data[6]
B[7] => MUX2_1:inst7.data0x[7]
B[7] => INV16BIT:inst9.data[7]
B[8] => MUX2_1:inst7.data0x[8]
B[8] => INV16BIT:inst9.data[8]
B[9] => MUX2_1:inst7.data0x[9]
B[9] => INV16BIT:inst9.data[9]
B[10] => MUX2_1:inst7.data0x[10]
B[10] => INV16BIT:inst9.data[10]
B[11] => MUX2_1:inst7.data0x[11]
B[11] => INV16BIT:inst9.data[11]
B[12] => MUX2_1:inst7.data0x[12]
B[12] => INV16BIT:inst9.data[12]
B[13] => MUX2_1:inst7.data0x[13]
B[13] => INV16BIT:inst9.data[13]
B[14] => MUX2_1:inst7.data0x[14]
B[14] => INV16BIT:inst9.data[14]
B[15] => MUX2_1:inst7.data0x[15]
B[15] => INV16BIT:inst9.data[15]
N <= S[15].DB_MAX_OUTPUT_PORT_TYPE
V <= inst17.DB_MAX_OUTPUT_PORT_TYPE
Z <= inst14.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[0] <= MUX4_1_16bit:inst.result[0]
ALU_out[1] <= MUX4_1_16bit:inst.result[1]
ALU_out[2] <= MUX4_1_16bit:inst.result[2]
ALU_out[3] <= MUX4_1_16bit:inst.result[3]
ALU_out[4] <= MUX4_1_16bit:inst.result[4]
ALU_out[5] <= MUX4_1_16bit:inst.result[5]
ALU_out[6] <= MUX4_1_16bit:inst.result[6]
ALU_out[7] <= MUX4_1_16bit:inst.result[7]
ALU_out[8] <= MUX4_1_16bit:inst.result[8]
ALU_out[9] <= MUX4_1_16bit:inst.result[9]
ALU_out[10] <= MUX4_1_16bit:inst.result[10]
ALU_out[11] <= MUX4_1_16bit:inst.result[11]
ALU_out[12] <= MUX4_1_16bit:inst.result[12]
ALU_out[13] <= MUX4_1_16bit:inst.result[13]
ALU_out[14] <= MUX4_1_16bit:inst.result[14]
ALU_out[15] <= MUX4_1_16bit:inst.result[15]
ALU_op[0] => MUX4_1_16bit:inst.sel[0]
ALU_op[1] => MUX4_1_16bit:inst.sel[1]


|processor|ALU:inst12|FA16BIT:inst20
C_out <= FA1BIT:inst16.C_out
A[0] => FA1BIT:inst3.A
A[1] => FA1BIT:inst2.A
A[2] => FA1BIT:inst.A
A[3] => FA1BIT:inst4.A
A[4] => FA1BIT:inst6.A
A[5] => FA1BIT:inst5.A
A[6] => FA1BIT:inst7.A
A[7] => FA1BIT:inst9.A
A[8] => FA1BIT:inst8.A
A[9] => FA1BIT:inst10.A
A[10] => FA1BIT:inst11.A
A[11] => FA1BIT:inst12.A
A[12] => FA1BIT:inst13.A
A[13] => FA1BIT:inst14.A
A[14] => FA1BIT:inst15.A
A[15] => FA1BIT:inst16.A
B[0] => FA1BIT:inst3.B
B[1] => FA1BIT:inst2.B
B[2] => FA1BIT:inst.B
B[3] => FA1BIT:inst4.B
B[4] => FA1BIT:inst6.B
B[5] => FA1BIT:inst5.B
B[6] => FA1BIT:inst7.B
B[7] => FA1BIT:inst9.B
B[8] => FA1BIT:inst8.B
B[9] => FA1BIT:inst10.B
B[10] => FA1BIT:inst11.B
B[11] => FA1BIT:inst12.B
B[12] => FA1BIT:inst13.B
B[13] => FA1BIT:inst14.B
B[14] => FA1BIT:inst15.B
B[15] => FA1BIT:inst16.B
C_in => FA1BIT:inst3.C_in
C14_out <= FA1BIT:inst15.C_out
S[0] <= FA1BIT:inst3.S
S[1] <= FA1BIT:inst2.S
S[2] <= FA1BIT:inst.S
S[3] <= FA1BIT:inst4.S
S[4] <= FA1BIT:inst6.S
S[5] <= FA1BIT:inst5.S
S[6] <= FA1BIT:inst7.S
S[7] <= FA1BIT:inst9.S
S[8] <= FA1BIT:inst8.S
S[9] <= FA1BIT:inst10.S
S[10] <= FA1BIT:inst11.S
S[11] <= FA1BIT:inst12.S
S[12] <= FA1BIT:inst13.S
S[13] <= FA1BIT:inst14.S
S[14] <= FA1BIT:inst15.S
S[15] <= FA1BIT:inst16.S


|processor|ALU:inst12|FA16BIT:inst20|FA1BIT:inst16
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN1
B => inst.IN1
B => inst3.IN0
C_in => inst1.IN1
C_in => inst2.IN0
C_out <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|processor|ALU:inst12|FA16BIT:inst20|FA1BIT:inst15
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN1
B => inst.IN1
B => inst3.IN0
C_in => inst1.IN1
C_in => inst2.IN0
C_out <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|processor|ALU:inst12|FA16BIT:inst20|FA1BIT:inst14
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN1
B => inst.IN1
B => inst3.IN0
C_in => inst1.IN1
C_in => inst2.IN0
C_out <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|processor|ALU:inst12|FA16BIT:inst20|FA1BIT:inst13
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN1
B => inst.IN1
B => inst3.IN0
C_in => inst1.IN1
C_in => inst2.IN0
C_out <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|processor|ALU:inst12|FA16BIT:inst20|FA1BIT:inst12
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN1
B => inst.IN1
B => inst3.IN0
C_in => inst1.IN1
C_in => inst2.IN0
C_out <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|processor|ALU:inst12|FA16BIT:inst20|FA1BIT:inst11
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN1
B => inst.IN1
B => inst3.IN0
C_in => inst1.IN1
C_in => inst2.IN0
C_out <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|processor|ALU:inst12|FA16BIT:inst20|FA1BIT:inst10
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN1
B => inst.IN1
B => inst3.IN0
C_in => inst1.IN1
C_in => inst2.IN0
C_out <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|processor|ALU:inst12|FA16BIT:inst20|FA1BIT:inst8
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN1
B => inst.IN1
B => inst3.IN0
C_in => inst1.IN1
C_in => inst2.IN0
C_out <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|processor|ALU:inst12|FA16BIT:inst20|FA1BIT:inst9
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN1
B => inst.IN1
B => inst3.IN0
C_in => inst1.IN1
C_in => inst2.IN0
C_out <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|processor|ALU:inst12|FA16BIT:inst20|FA1BIT:inst7
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN1
B => inst.IN1
B => inst3.IN0
C_in => inst1.IN1
C_in => inst2.IN0
C_out <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|processor|ALU:inst12|FA16BIT:inst20|FA1BIT:inst5
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN1
B => inst.IN1
B => inst3.IN0
C_in => inst1.IN1
C_in => inst2.IN0
C_out <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|processor|ALU:inst12|FA16BIT:inst20|FA1BIT:inst6
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN1
B => inst.IN1
B => inst3.IN0
C_in => inst1.IN1
C_in => inst2.IN0
C_out <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|processor|ALU:inst12|FA16BIT:inst20|FA1BIT:inst4
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN1
B => inst.IN1
B => inst3.IN0
C_in => inst1.IN1
C_in => inst2.IN0
C_out <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|processor|ALU:inst12|FA16BIT:inst20|FA1BIT:inst
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN1
B => inst.IN1
B => inst3.IN0
C_in => inst1.IN1
C_in => inst2.IN0
C_out <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|processor|ALU:inst12|FA16BIT:inst20|FA1BIT:inst2
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN1
B => inst.IN1
B => inst3.IN0
C_in => inst1.IN1
C_in => inst2.IN0
C_out <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|processor|ALU:inst12|FA16BIT:inst20|FA1BIT:inst3
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN1
B => inst.IN1
B => inst3.IN0
C_in => inst1.IN1
C_in => inst2.IN0
C_out <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|processor|ALU:inst12|MUX2_1:inst6
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data0x[11] => LPM_MUX:lpm_mux_component.DATA[0][11]
data0x[12] => LPM_MUX:lpm_mux_component.DATA[0][12]
data0x[13] => LPM_MUX:lpm_mux_component.DATA[0][13]
data0x[14] => LPM_MUX:lpm_mux_component.DATA[0][14]
data0x[15] => LPM_MUX:lpm_mux_component.DATA[0][15]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
data1x[11] => LPM_MUX:lpm_mux_component.DATA[1][11]
data1x[12] => LPM_MUX:lpm_mux_component.DATA[1][12]
data1x[13] => LPM_MUX:lpm_mux_component.DATA[1][13]
data1x[14] => LPM_MUX:lpm_mux_component.DATA[1][14]
data1x[15] => LPM_MUX:lpm_mux_component.DATA[1][15]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]
result[11] <= LPM_MUX:lpm_mux_component.RESULT[11]
result[12] <= LPM_MUX:lpm_mux_component.RESULT[12]
result[13] <= LPM_MUX:lpm_mux_component.RESULT[13]
result[14] <= LPM_MUX:lpm_mux_component.RESULT[14]
result[15] <= LPM_MUX:lpm_mux_component.RESULT[15]


|processor|ALU:inst12|MUX2_1:inst6|LPM_MUX:lpm_mux_component
data[0][0] => mux_m4e:auto_generated.data[0]
data[0][1] => mux_m4e:auto_generated.data[1]
data[0][2] => mux_m4e:auto_generated.data[2]
data[0][3] => mux_m4e:auto_generated.data[3]
data[0][4] => mux_m4e:auto_generated.data[4]
data[0][5] => mux_m4e:auto_generated.data[5]
data[0][6] => mux_m4e:auto_generated.data[6]
data[0][7] => mux_m4e:auto_generated.data[7]
data[0][8] => mux_m4e:auto_generated.data[8]
data[0][9] => mux_m4e:auto_generated.data[9]
data[0][10] => mux_m4e:auto_generated.data[10]
data[0][11] => mux_m4e:auto_generated.data[11]
data[0][12] => mux_m4e:auto_generated.data[12]
data[0][13] => mux_m4e:auto_generated.data[13]
data[0][14] => mux_m4e:auto_generated.data[14]
data[0][15] => mux_m4e:auto_generated.data[15]
data[1][0] => mux_m4e:auto_generated.data[16]
data[1][1] => mux_m4e:auto_generated.data[17]
data[1][2] => mux_m4e:auto_generated.data[18]
data[1][3] => mux_m4e:auto_generated.data[19]
data[1][4] => mux_m4e:auto_generated.data[20]
data[1][5] => mux_m4e:auto_generated.data[21]
data[1][6] => mux_m4e:auto_generated.data[22]
data[1][7] => mux_m4e:auto_generated.data[23]
data[1][8] => mux_m4e:auto_generated.data[24]
data[1][9] => mux_m4e:auto_generated.data[25]
data[1][10] => mux_m4e:auto_generated.data[26]
data[1][11] => mux_m4e:auto_generated.data[27]
data[1][12] => mux_m4e:auto_generated.data[28]
data[1][13] => mux_m4e:auto_generated.data[29]
data[1][14] => mux_m4e:auto_generated.data[30]
data[1][15] => mux_m4e:auto_generated.data[31]
sel[0] => mux_m4e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_m4e:auto_generated.result[0]
result[1] <= mux_m4e:auto_generated.result[1]
result[2] <= mux_m4e:auto_generated.result[2]
result[3] <= mux_m4e:auto_generated.result[3]
result[4] <= mux_m4e:auto_generated.result[4]
result[5] <= mux_m4e:auto_generated.result[5]
result[6] <= mux_m4e:auto_generated.result[6]
result[7] <= mux_m4e:auto_generated.result[7]
result[8] <= mux_m4e:auto_generated.result[8]
result[9] <= mux_m4e:auto_generated.result[9]
result[10] <= mux_m4e:auto_generated.result[10]
result[11] <= mux_m4e:auto_generated.result[11]
result[12] <= mux_m4e:auto_generated.result[12]
result[13] <= mux_m4e:auto_generated.result[13]
result[14] <= mux_m4e:auto_generated.result[14]
result[15] <= mux_m4e:auto_generated.result[15]


|processor|ALU:inst12|MUX2_1:inst6|LPM_MUX:lpm_mux_component|mux_m4e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|processor|ALU:inst12|INV16BIT:inst8
data[0] => lpm_inv:lpm_inv_component.data[0]
data[1] => lpm_inv:lpm_inv_component.data[1]
data[2] => lpm_inv:lpm_inv_component.data[2]
data[3] => lpm_inv:lpm_inv_component.data[3]
data[4] => lpm_inv:lpm_inv_component.data[4]
data[5] => lpm_inv:lpm_inv_component.data[5]
data[6] => lpm_inv:lpm_inv_component.data[6]
data[7] => lpm_inv:lpm_inv_component.data[7]
data[8] => lpm_inv:lpm_inv_component.data[8]
data[9] => lpm_inv:lpm_inv_component.data[9]
data[10] => lpm_inv:lpm_inv_component.data[10]
data[11] => lpm_inv:lpm_inv_component.data[11]
data[12] => lpm_inv:lpm_inv_component.data[12]
data[13] => lpm_inv:lpm_inv_component.data[13]
data[14] => lpm_inv:lpm_inv_component.data[14]
data[15] => lpm_inv:lpm_inv_component.data[15]
result[0] <= lpm_inv:lpm_inv_component.result[0]
result[1] <= lpm_inv:lpm_inv_component.result[1]
result[2] <= lpm_inv:lpm_inv_component.result[2]
result[3] <= lpm_inv:lpm_inv_component.result[3]
result[4] <= lpm_inv:lpm_inv_component.result[4]
result[5] <= lpm_inv:lpm_inv_component.result[5]
result[6] <= lpm_inv:lpm_inv_component.result[6]
result[7] <= lpm_inv:lpm_inv_component.result[7]
result[8] <= lpm_inv:lpm_inv_component.result[8]
result[9] <= lpm_inv:lpm_inv_component.result[9]
result[10] <= lpm_inv:lpm_inv_component.result[10]
result[11] <= lpm_inv:lpm_inv_component.result[11]
result[12] <= lpm_inv:lpm_inv_component.result[12]
result[13] <= lpm_inv:lpm_inv_component.result[13]
result[14] <= lpm_inv:lpm_inv_component.result[14]
result[15] <= lpm_inv:lpm_inv_component.result[15]


|processor|ALU:inst12|INV16BIT:inst8|lpm_inv:lpm_inv_component
data[0] => result[0].IN0
data[1] => result[1].IN0
data[2] => result[2].IN0
data[3] => result[3].IN0
data[4] => result[4].IN0
data[5] => result[5].IN0
data[6] => result[6].IN0
data[7] => result[7].IN0
data[8] => result[8].IN0
data[9] => result[9].IN0
data[10] => result[10].IN0
data[11] => result[11].IN0
data[12] => result[12].IN0
data[13] => result[13].IN0
data[14] => result[14].IN0
data[15] => result[15].IN0
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15].DB_MAX_OUTPUT_PORT_TYPE


|processor|ALU:inst12|MUX2_1:inst7
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data0x[11] => LPM_MUX:lpm_mux_component.DATA[0][11]
data0x[12] => LPM_MUX:lpm_mux_component.DATA[0][12]
data0x[13] => LPM_MUX:lpm_mux_component.DATA[0][13]
data0x[14] => LPM_MUX:lpm_mux_component.DATA[0][14]
data0x[15] => LPM_MUX:lpm_mux_component.DATA[0][15]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
data1x[11] => LPM_MUX:lpm_mux_component.DATA[1][11]
data1x[12] => LPM_MUX:lpm_mux_component.DATA[1][12]
data1x[13] => LPM_MUX:lpm_mux_component.DATA[1][13]
data1x[14] => LPM_MUX:lpm_mux_component.DATA[1][14]
data1x[15] => LPM_MUX:lpm_mux_component.DATA[1][15]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]
result[11] <= LPM_MUX:lpm_mux_component.RESULT[11]
result[12] <= LPM_MUX:lpm_mux_component.RESULT[12]
result[13] <= LPM_MUX:lpm_mux_component.RESULT[13]
result[14] <= LPM_MUX:lpm_mux_component.RESULT[14]
result[15] <= LPM_MUX:lpm_mux_component.RESULT[15]


|processor|ALU:inst12|MUX2_1:inst7|LPM_MUX:lpm_mux_component
data[0][0] => mux_m4e:auto_generated.data[0]
data[0][1] => mux_m4e:auto_generated.data[1]
data[0][2] => mux_m4e:auto_generated.data[2]
data[0][3] => mux_m4e:auto_generated.data[3]
data[0][4] => mux_m4e:auto_generated.data[4]
data[0][5] => mux_m4e:auto_generated.data[5]
data[0][6] => mux_m4e:auto_generated.data[6]
data[0][7] => mux_m4e:auto_generated.data[7]
data[0][8] => mux_m4e:auto_generated.data[8]
data[0][9] => mux_m4e:auto_generated.data[9]
data[0][10] => mux_m4e:auto_generated.data[10]
data[0][11] => mux_m4e:auto_generated.data[11]
data[0][12] => mux_m4e:auto_generated.data[12]
data[0][13] => mux_m4e:auto_generated.data[13]
data[0][14] => mux_m4e:auto_generated.data[14]
data[0][15] => mux_m4e:auto_generated.data[15]
data[1][0] => mux_m4e:auto_generated.data[16]
data[1][1] => mux_m4e:auto_generated.data[17]
data[1][2] => mux_m4e:auto_generated.data[18]
data[1][3] => mux_m4e:auto_generated.data[19]
data[1][4] => mux_m4e:auto_generated.data[20]
data[1][5] => mux_m4e:auto_generated.data[21]
data[1][6] => mux_m4e:auto_generated.data[22]
data[1][7] => mux_m4e:auto_generated.data[23]
data[1][8] => mux_m4e:auto_generated.data[24]
data[1][9] => mux_m4e:auto_generated.data[25]
data[1][10] => mux_m4e:auto_generated.data[26]
data[1][11] => mux_m4e:auto_generated.data[27]
data[1][12] => mux_m4e:auto_generated.data[28]
data[1][13] => mux_m4e:auto_generated.data[29]
data[1][14] => mux_m4e:auto_generated.data[30]
data[1][15] => mux_m4e:auto_generated.data[31]
sel[0] => mux_m4e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_m4e:auto_generated.result[0]
result[1] <= mux_m4e:auto_generated.result[1]
result[2] <= mux_m4e:auto_generated.result[2]
result[3] <= mux_m4e:auto_generated.result[3]
result[4] <= mux_m4e:auto_generated.result[4]
result[5] <= mux_m4e:auto_generated.result[5]
result[6] <= mux_m4e:auto_generated.result[6]
result[7] <= mux_m4e:auto_generated.result[7]
result[8] <= mux_m4e:auto_generated.result[8]
result[9] <= mux_m4e:auto_generated.result[9]
result[10] <= mux_m4e:auto_generated.result[10]
result[11] <= mux_m4e:auto_generated.result[11]
result[12] <= mux_m4e:auto_generated.result[12]
result[13] <= mux_m4e:auto_generated.result[13]
result[14] <= mux_m4e:auto_generated.result[14]
result[15] <= mux_m4e:auto_generated.result[15]


|processor|ALU:inst12|MUX2_1:inst7|LPM_MUX:lpm_mux_component|mux_m4e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|processor|ALU:inst12|INV16BIT:inst9
data[0] => lpm_inv:lpm_inv_component.data[0]
data[1] => lpm_inv:lpm_inv_component.data[1]
data[2] => lpm_inv:lpm_inv_component.data[2]
data[3] => lpm_inv:lpm_inv_component.data[3]
data[4] => lpm_inv:lpm_inv_component.data[4]
data[5] => lpm_inv:lpm_inv_component.data[5]
data[6] => lpm_inv:lpm_inv_component.data[6]
data[7] => lpm_inv:lpm_inv_component.data[7]
data[8] => lpm_inv:lpm_inv_component.data[8]
data[9] => lpm_inv:lpm_inv_component.data[9]
data[10] => lpm_inv:lpm_inv_component.data[10]
data[11] => lpm_inv:lpm_inv_component.data[11]
data[12] => lpm_inv:lpm_inv_component.data[12]
data[13] => lpm_inv:lpm_inv_component.data[13]
data[14] => lpm_inv:lpm_inv_component.data[14]
data[15] => lpm_inv:lpm_inv_component.data[15]
result[0] <= lpm_inv:lpm_inv_component.result[0]
result[1] <= lpm_inv:lpm_inv_component.result[1]
result[2] <= lpm_inv:lpm_inv_component.result[2]
result[3] <= lpm_inv:lpm_inv_component.result[3]
result[4] <= lpm_inv:lpm_inv_component.result[4]
result[5] <= lpm_inv:lpm_inv_component.result[5]
result[6] <= lpm_inv:lpm_inv_component.result[6]
result[7] <= lpm_inv:lpm_inv_component.result[7]
result[8] <= lpm_inv:lpm_inv_component.result[8]
result[9] <= lpm_inv:lpm_inv_component.result[9]
result[10] <= lpm_inv:lpm_inv_component.result[10]
result[11] <= lpm_inv:lpm_inv_component.result[11]
result[12] <= lpm_inv:lpm_inv_component.result[12]
result[13] <= lpm_inv:lpm_inv_component.result[13]
result[14] <= lpm_inv:lpm_inv_component.result[14]
result[15] <= lpm_inv:lpm_inv_component.result[15]


|processor|ALU:inst12|INV16BIT:inst9|lpm_inv:lpm_inv_component
data[0] => result[0].IN0
data[1] => result[1].IN0
data[2] => result[2].IN0
data[3] => result[3].IN0
data[4] => result[4].IN0
data[5] => result[5].IN0
data[6] => result[6].IN0
data[7] => result[7].IN0
data[8] => result[8].IN0
data[9] => result[9].IN0
data[10] => result[10].IN0
data[11] => result[11].IN0
data[12] => result[12].IN0
data[13] => result[13].IN0
data[14] => result[14].IN0
data[15] => result[15].IN0
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15].DB_MAX_OUTPUT_PORT_TYPE


|processor|ALU:inst12|MUX4_1_16bit:inst
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data0x[8] => LPM_MUX:LPM_MUX_component.DATA[0][8]
data0x[9] => LPM_MUX:LPM_MUX_component.DATA[0][9]
data0x[10] => LPM_MUX:LPM_MUX_component.DATA[0][10]
data0x[11] => LPM_MUX:LPM_MUX_component.DATA[0][11]
data0x[12] => LPM_MUX:LPM_MUX_component.DATA[0][12]
data0x[13] => LPM_MUX:LPM_MUX_component.DATA[0][13]
data0x[14] => LPM_MUX:LPM_MUX_component.DATA[0][14]
data0x[15] => LPM_MUX:LPM_MUX_component.DATA[0][15]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
data1x[8] => LPM_MUX:LPM_MUX_component.DATA[1][8]
data1x[9] => LPM_MUX:LPM_MUX_component.DATA[1][9]
data1x[10] => LPM_MUX:LPM_MUX_component.DATA[1][10]
data1x[11] => LPM_MUX:LPM_MUX_component.DATA[1][11]
data1x[12] => LPM_MUX:LPM_MUX_component.DATA[1][12]
data1x[13] => LPM_MUX:LPM_MUX_component.DATA[1][13]
data1x[14] => LPM_MUX:LPM_MUX_component.DATA[1][14]
data1x[15] => LPM_MUX:LPM_MUX_component.DATA[1][15]
data2x[0] => LPM_MUX:LPM_MUX_component.DATA[2][0]
data2x[1] => LPM_MUX:LPM_MUX_component.DATA[2][1]
data2x[2] => LPM_MUX:LPM_MUX_component.DATA[2][2]
data2x[3] => LPM_MUX:LPM_MUX_component.DATA[2][3]
data2x[4] => LPM_MUX:LPM_MUX_component.DATA[2][4]
data2x[5] => LPM_MUX:LPM_MUX_component.DATA[2][5]
data2x[6] => LPM_MUX:LPM_MUX_component.DATA[2][6]
data2x[7] => LPM_MUX:LPM_MUX_component.DATA[2][7]
data2x[8] => LPM_MUX:LPM_MUX_component.DATA[2][8]
data2x[9] => LPM_MUX:LPM_MUX_component.DATA[2][9]
data2x[10] => LPM_MUX:LPM_MUX_component.DATA[2][10]
data2x[11] => LPM_MUX:LPM_MUX_component.DATA[2][11]
data2x[12] => LPM_MUX:LPM_MUX_component.DATA[2][12]
data2x[13] => LPM_MUX:LPM_MUX_component.DATA[2][13]
data2x[14] => LPM_MUX:LPM_MUX_component.DATA[2][14]
data2x[15] => LPM_MUX:LPM_MUX_component.DATA[2][15]
data3x[0] => LPM_MUX:LPM_MUX_component.DATA[3][0]
data3x[1] => LPM_MUX:LPM_MUX_component.DATA[3][1]
data3x[2] => LPM_MUX:LPM_MUX_component.DATA[3][2]
data3x[3] => LPM_MUX:LPM_MUX_component.DATA[3][3]
data3x[4] => LPM_MUX:LPM_MUX_component.DATA[3][4]
data3x[5] => LPM_MUX:LPM_MUX_component.DATA[3][5]
data3x[6] => LPM_MUX:LPM_MUX_component.DATA[3][6]
data3x[7] => LPM_MUX:LPM_MUX_component.DATA[3][7]
data3x[8] => LPM_MUX:LPM_MUX_component.DATA[3][8]
data3x[9] => LPM_MUX:LPM_MUX_component.DATA[3][9]
data3x[10] => LPM_MUX:LPM_MUX_component.DATA[3][10]
data3x[11] => LPM_MUX:LPM_MUX_component.DATA[3][11]
data3x[12] => LPM_MUX:LPM_MUX_component.DATA[3][12]
data3x[13] => LPM_MUX:LPM_MUX_component.DATA[3][13]
data3x[14] => LPM_MUX:LPM_MUX_component.DATA[3][14]
data3x[15] => LPM_MUX:LPM_MUX_component.DATA[3][15]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]
result[8] <= LPM_MUX:LPM_MUX_component.RESULT[8]
result[9] <= LPM_MUX:LPM_MUX_component.RESULT[9]
result[10] <= LPM_MUX:LPM_MUX_component.RESULT[10]
result[11] <= LPM_MUX:LPM_MUX_component.RESULT[11]
result[12] <= LPM_MUX:LPM_MUX_component.RESULT[12]
result[13] <= LPM_MUX:LPM_MUX_component.RESULT[13]
result[14] <= LPM_MUX:LPM_MUX_component.RESULT[14]
result[15] <= LPM_MUX:LPM_MUX_component.RESULT[15]


|processor|ALU:inst12|MUX4_1_16bit:inst|LPM_MUX:LPM_MUX_component
data[0][0] => mux_p4e:auto_generated.data[0]
data[0][1] => mux_p4e:auto_generated.data[1]
data[0][2] => mux_p4e:auto_generated.data[2]
data[0][3] => mux_p4e:auto_generated.data[3]
data[0][4] => mux_p4e:auto_generated.data[4]
data[0][5] => mux_p4e:auto_generated.data[5]
data[0][6] => mux_p4e:auto_generated.data[6]
data[0][7] => mux_p4e:auto_generated.data[7]
data[0][8] => mux_p4e:auto_generated.data[8]
data[0][9] => mux_p4e:auto_generated.data[9]
data[0][10] => mux_p4e:auto_generated.data[10]
data[0][11] => mux_p4e:auto_generated.data[11]
data[0][12] => mux_p4e:auto_generated.data[12]
data[0][13] => mux_p4e:auto_generated.data[13]
data[0][14] => mux_p4e:auto_generated.data[14]
data[0][15] => mux_p4e:auto_generated.data[15]
data[1][0] => mux_p4e:auto_generated.data[16]
data[1][1] => mux_p4e:auto_generated.data[17]
data[1][2] => mux_p4e:auto_generated.data[18]
data[1][3] => mux_p4e:auto_generated.data[19]
data[1][4] => mux_p4e:auto_generated.data[20]
data[1][5] => mux_p4e:auto_generated.data[21]
data[1][6] => mux_p4e:auto_generated.data[22]
data[1][7] => mux_p4e:auto_generated.data[23]
data[1][8] => mux_p4e:auto_generated.data[24]
data[1][9] => mux_p4e:auto_generated.data[25]
data[1][10] => mux_p4e:auto_generated.data[26]
data[1][11] => mux_p4e:auto_generated.data[27]
data[1][12] => mux_p4e:auto_generated.data[28]
data[1][13] => mux_p4e:auto_generated.data[29]
data[1][14] => mux_p4e:auto_generated.data[30]
data[1][15] => mux_p4e:auto_generated.data[31]
data[2][0] => mux_p4e:auto_generated.data[32]
data[2][1] => mux_p4e:auto_generated.data[33]
data[2][2] => mux_p4e:auto_generated.data[34]
data[2][3] => mux_p4e:auto_generated.data[35]
data[2][4] => mux_p4e:auto_generated.data[36]
data[2][5] => mux_p4e:auto_generated.data[37]
data[2][6] => mux_p4e:auto_generated.data[38]
data[2][7] => mux_p4e:auto_generated.data[39]
data[2][8] => mux_p4e:auto_generated.data[40]
data[2][9] => mux_p4e:auto_generated.data[41]
data[2][10] => mux_p4e:auto_generated.data[42]
data[2][11] => mux_p4e:auto_generated.data[43]
data[2][12] => mux_p4e:auto_generated.data[44]
data[2][13] => mux_p4e:auto_generated.data[45]
data[2][14] => mux_p4e:auto_generated.data[46]
data[2][15] => mux_p4e:auto_generated.data[47]
data[3][0] => mux_p4e:auto_generated.data[48]
data[3][1] => mux_p4e:auto_generated.data[49]
data[3][2] => mux_p4e:auto_generated.data[50]
data[3][3] => mux_p4e:auto_generated.data[51]
data[3][4] => mux_p4e:auto_generated.data[52]
data[3][5] => mux_p4e:auto_generated.data[53]
data[3][6] => mux_p4e:auto_generated.data[54]
data[3][7] => mux_p4e:auto_generated.data[55]
data[3][8] => mux_p4e:auto_generated.data[56]
data[3][9] => mux_p4e:auto_generated.data[57]
data[3][10] => mux_p4e:auto_generated.data[58]
data[3][11] => mux_p4e:auto_generated.data[59]
data[3][12] => mux_p4e:auto_generated.data[60]
data[3][13] => mux_p4e:auto_generated.data[61]
data[3][14] => mux_p4e:auto_generated.data[62]
data[3][15] => mux_p4e:auto_generated.data[63]
sel[0] => mux_p4e:auto_generated.sel[0]
sel[1] => mux_p4e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_p4e:auto_generated.result[0]
result[1] <= mux_p4e:auto_generated.result[1]
result[2] <= mux_p4e:auto_generated.result[2]
result[3] <= mux_p4e:auto_generated.result[3]
result[4] <= mux_p4e:auto_generated.result[4]
result[5] <= mux_p4e:auto_generated.result[5]
result[6] <= mux_p4e:auto_generated.result[6]
result[7] <= mux_p4e:auto_generated.result[7]
result[8] <= mux_p4e:auto_generated.result[8]
result[9] <= mux_p4e:auto_generated.result[9]
result[10] <= mux_p4e:auto_generated.result[10]
result[11] <= mux_p4e:auto_generated.result[11]
result[12] <= mux_p4e:auto_generated.result[12]
result[13] <= mux_p4e:auto_generated.result[13]
result[14] <= mux_p4e:auto_generated.result[14]
result[15] <= mux_p4e:auto_generated.result[15]


|processor|ALU:inst12|MUX4_1_16bit:inst|LPM_MUX:LPM_MUX_component|mux_p4e:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[18] => _.IN0
data[19] => _.IN0
data[20] => _.IN0
data[21] => _.IN0
data[22] => _.IN0
data[23] => _.IN0
data[24] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[32] => _.IN1
data[32] => _.IN1
data[33] => _.IN1
data[33] => _.IN1
data[34] => _.IN1
data[34] => _.IN1
data[35] => _.IN1
data[35] => _.IN1
data[36] => _.IN1
data[36] => _.IN1
data[37] => _.IN1
data[37] => _.IN1
data[38] => _.IN1
data[38] => _.IN1
data[39] => _.IN1
data[39] => _.IN1
data[40] => _.IN1
data[40] => _.IN1
data[41] => _.IN1
data[41] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[43] => _.IN1
data[43] => _.IN1
data[44] => _.IN1
data[44] => _.IN1
data[45] => _.IN1
data[45] => _.IN1
data[46] => _.IN1
data[46] => _.IN1
data[47] => _.IN1
data[47] => _.IN1
data[48] => _.IN0
data[49] => _.IN0
data[50] => _.IN0
data[51] => _.IN0
data[52] => _.IN0
data[53] => _.IN0
data[54] => _.IN0
data[55] => _.IN0
data[56] => _.IN0
data[57] => _.IN0
data[58] => _.IN0
data[59] => _.IN0
data[60] => _.IN0
data[61] => _.IN0
data[62] => _.IN0
data[63] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|processor|ALU:inst12|AND16BIT:inst2
data0x[0] => LPM_AND:lpm_and_component.DATA[0][0]
data0x[1] => LPM_AND:lpm_and_component.DATA[0][1]
data0x[2] => LPM_AND:lpm_and_component.DATA[0][2]
data0x[3] => LPM_AND:lpm_and_component.DATA[0][3]
data0x[4] => LPM_AND:lpm_and_component.DATA[0][4]
data0x[5] => LPM_AND:lpm_and_component.DATA[0][5]
data0x[6] => LPM_AND:lpm_and_component.DATA[0][6]
data0x[7] => LPM_AND:lpm_and_component.DATA[0][7]
data0x[8] => LPM_AND:lpm_and_component.DATA[0][8]
data0x[9] => LPM_AND:lpm_and_component.DATA[0][9]
data0x[10] => LPM_AND:lpm_and_component.DATA[0][10]
data0x[11] => LPM_AND:lpm_and_component.DATA[0][11]
data0x[12] => LPM_AND:lpm_and_component.DATA[0][12]
data0x[13] => LPM_AND:lpm_and_component.DATA[0][13]
data0x[14] => LPM_AND:lpm_and_component.DATA[0][14]
data0x[15] => LPM_AND:lpm_and_component.DATA[0][15]
data1x[0] => LPM_AND:lpm_and_component.DATA[1][0]
data1x[1] => LPM_AND:lpm_and_component.DATA[1][1]
data1x[2] => LPM_AND:lpm_and_component.DATA[1][2]
data1x[3] => LPM_AND:lpm_and_component.DATA[1][3]
data1x[4] => LPM_AND:lpm_and_component.DATA[1][4]
data1x[5] => LPM_AND:lpm_and_component.DATA[1][5]
data1x[6] => LPM_AND:lpm_and_component.DATA[1][6]
data1x[7] => LPM_AND:lpm_and_component.DATA[1][7]
data1x[8] => LPM_AND:lpm_and_component.DATA[1][8]
data1x[9] => LPM_AND:lpm_and_component.DATA[1][9]
data1x[10] => LPM_AND:lpm_and_component.DATA[1][10]
data1x[11] => LPM_AND:lpm_and_component.DATA[1][11]
data1x[12] => LPM_AND:lpm_and_component.DATA[1][12]
data1x[13] => LPM_AND:lpm_and_component.DATA[1][13]
data1x[14] => LPM_AND:lpm_and_component.DATA[1][14]
data1x[15] => LPM_AND:lpm_and_component.DATA[1][15]
result[0] <= LPM_AND:lpm_and_component.RESULT[0]
result[1] <= LPM_AND:lpm_and_component.RESULT[1]
result[2] <= LPM_AND:lpm_and_component.RESULT[2]
result[3] <= LPM_AND:lpm_and_component.RESULT[3]
result[4] <= LPM_AND:lpm_and_component.RESULT[4]
result[5] <= LPM_AND:lpm_and_component.RESULT[5]
result[6] <= LPM_AND:lpm_and_component.RESULT[6]
result[7] <= LPM_AND:lpm_and_component.RESULT[7]
result[8] <= LPM_AND:lpm_and_component.RESULT[8]
result[9] <= LPM_AND:lpm_and_component.RESULT[9]
result[10] <= LPM_AND:lpm_and_component.RESULT[10]
result[11] <= LPM_AND:lpm_and_component.RESULT[11]
result[12] <= LPM_AND:lpm_and_component.RESULT[12]
result[13] <= LPM_AND:lpm_and_component.RESULT[13]
result[14] <= LPM_AND:lpm_and_component.RESULT[14]
result[15] <= LPM_AND:lpm_and_component.RESULT[15]


|processor|ALU:inst12|AND16BIT:inst2|LPM_AND:lpm_and_component
data[0][0] => and_node[0][1].IN1
data[0][1] => and_node[1][1].IN1
data[0][2] => and_node[2][1].IN1
data[0][3] => and_node[3][1].IN1
data[0][4] => and_node[4][1].IN1
data[0][5] => and_node[5][1].IN1
data[0][6] => and_node[6][1].IN1
data[0][7] => and_node[7][1].IN1
data[0][8] => and_node[8][1].IN1
data[0][9] => and_node[9][1].IN1
data[0][10] => and_node[10][1].IN1
data[0][11] => and_node[11][1].IN1
data[0][12] => and_node[12][1].IN1
data[0][13] => and_node[13][1].IN1
data[0][14] => and_node[14][1].IN1
data[0][15] => and_node[15][1].IN1
data[1][0] => and_node[0][1].IN0
data[1][1] => and_node[1][1].IN0
data[1][2] => and_node[2][1].IN0
data[1][3] => and_node[3][1].IN0
data[1][4] => and_node[4][1].IN0
data[1][5] => and_node[5][1].IN0
data[1][6] => and_node[6][1].IN0
data[1][7] => and_node[7][1].IN0
data[1][8] => and_node[8][1].IN0
data[1][9] => and_node[9][1].IN0
data[1][10] => and_node[10][1].IN0
data[1][11] => and_node[11][1].IN0
data[1][12] => and_node[12][1].IN0
data[1][13] => and_node[13][1].IN0
data[1][14] => and_node[14][1].IN0
data[1][15] => and_node[15][1].IN0
result[0] <= and_node[0][1].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= and_node[1][1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= and_node[2][1].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= and_node[3][1].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= and_node[4][1].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= and_node[5][1].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= and_node[6][1].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= and_node[7][1].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= and_node[8][1].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= and_node[9][1].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= and_node[10][1].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= and_node[11][1].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= and_node[12][1].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= and_node[13][1].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= and_node[14][1].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= and_node[15][1].DB_MAX_OUTPUT_PORT_TYPE


|processor|ALU:inst12|OR16BIT:inst3
data0x[0] => LPM_OR:lpm_or_component.DATA[0][0]
data0x[1] => LPM_OR:lpm_or_component.DATA[0][1]
data0x[2] => LPM_OR:lpm_or_component.DATA[0][2]
data0x[3] => LPM_OR:lpm_or_component.DATA[0][3]
data0x[4] => LPM_OR:lpm_or_component.DATA[0][4]
data0x[5] => LPM_OR:lpm_or_component.DATA[0][5]
data0x[6] => LPM_OR:lpm_or_component.DATA[0][6]
data0x[7] => LPM_OR:lpm_or_component.DATA[0][7]
data0x[8] => LPM_OR:lpm_or_component.DATA[0][8]
data0x[9] => LPM_OR:lpm_or_component.DATA[0][9]
data0x[10] => LPM_OR:lpm_or_component.DATA[0][10]
data0x[11] => LPM_OR:lpm_or_component.DATA[0][11]
data0x[12] => LPM_OR:lpm_or_component.DATA[0][12]
data0x[13] => LPM_OR:lpm_or_component.DATA[0][13]
data0x[14] => LPM_OR:lpm_or_component.DATA[0][14]
data0x[15] => LPM_OR:lpm_or_component.DATA[0][15]
data1x[0] => LPM_OR:lpm_or_component.DATA[1][0]
data1x[1] => LPM_OR:lpm_or_component.DATA[1][1]
data1x[2] => LPM_OR:lpm_or_component.DATA[1][2]
data1x[3] => LPM_OR:lpm_or_component.DATA[1][3]
data1x[4] => LPM_OR:lpm_or_component.DATA[1][4]
data1x[5] => LPM_OR:lpm_or_component.DATA[1][5]
data1x[6] => LPM_OR:lpm_or_component.DATA[1][6]
data1x[7] => LPM_OR:lpm_or_component.DATA[1][7]
data1x[8] => LPM_OR:lpm_or_component.DATA[1][8]
data1x[9] => LPM_OR:lpm_or_component.DATA[1][9]
data1x[10] => LPM_OR:lpm_or_component.DATA[1][10]
data1x[11] => LPM_OR:lpm_or_component.DATA[1][11]
data1x[12] => LPM_OR:lpm_or_component.DATA[1][12]
data1x[13] => LPM_OR:lpm_or_component.DATA[1][13]
data1x[14] => LPM_OR:lpm_or_component.DATA[1][14]
data1x[15] => LPM_OR:lpm_or_component.DATA[1][15]
result[0] <= LPM_OR:lpm_or_component.RESULT[0]
result[1] <= LPM_OR:lpm_or_component.RESULT[1]
result[2] <= LPM_OR:lpm_or_component.RESULT[2]
result[3] <= LPM_OR:lpm_or_component.RESULT[3]
result[4] <= LPM_OR:lpm_or_component.RESULT[4]
result[5] <= LPM_OR:lpm_or_component.RESULT[5]
result[6] <= LPM_OR:lpm_or_component.RESULT[6]
result[7] <= LPM_OR:lpm_or_component.RESULT[7]
result[8] <= LPM_OR:lpm_or_component.RESULT[8]
result[9] <= LPM_OR:lpm_or_component.RESULT[9]
result[10] <= LPM_OR:lpm_or_component.RESULT[10]
result[11] <= LPM_OR:lpm_or_component.RESULT[11]
result[12] <= LPM_OR:lpm_or_component.RESULT[12]
result[13] <= LPM_OR:lpm_or_component.RESULT[13]
result[14] <= LPM_OR:lpm_or_component.RESULT[14]
result[15] <= LPM_OR:lpm_or_component.RESULT[15]


|processor|ALU:inst12|OR16BIT:inst3|LPM_OR:lpm_or_component
data[0][0] => or_node[0][1].IN1
data[0][1] => or_node[1][1].IN1
data[0][2] => or_node[2][1].IN1
data[0][3] => or_node[3][1].IN1
data[0][4] => or_node[4][1].IN1
data[0][5] => or_node[5][1].IN1
data[0][6] => or_node[6][1].IN1
data[0][7] => or_node[7][1].IN1
data[0][8] => or_node[8][1].IN1
data[0][9] => or_node[9][1].IN1
data[0][10] => or_node[10][1].IN1
data[0][11] => or_node[11][1].IN1
data[0][12] => or_node[12][1].IN1
data[0][13] => or_node[13][1].IN1
data[0][14] => or_node[14][1].IN1
data[0][15] => or_node[15][1].IN1
data[1][0] => or_node[0][1].IN0
data[1][1] => or_node[1][1].IN0
data[1][2] => or_node[2][1].IN0
data[1][3] => or_node[3][1].IN0
data[1][4] => or_node[4][1].IN0
data[1][5] => or_node[5][1].IN0
data[1][6] => or_node[6][1].IN0
data[1][7] => or_node[7][1].IN0
data[1][8] => or_node[8][1].IN0
data[1][9] => or_node[9][1].IN0
data[1][10] => or_node[10][1].IN0
data[1][11] => or_node[11][1].IN0
data[1][12] => or_node[12][1].IN0
data[1][13] => or_node[13][1].IN0
data[1][14] => or_node[14][1].IN0
data[1][15] => or_node[15][1].IN0
result[0] <= or_node[0][1].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= or_node[1][1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= or_node[2][1].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= or_node[3][1].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= or_node[4][1].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= or_node[5][1].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= or_node[6][1].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= or_node[7][1].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= or_node[8][1].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= or_node[9][1].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= or_node[10][1].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= or_node[11][1].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= or_node[12][1].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= or_node[13][1].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= or_node[14][1].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= or_node[15][1].DB_MAX_OUTPUT_PORT_TYPE


|processor|ALU:inst12|XOR16BIT:inst4
data0x[0] => LPM_XOR:lpm_xor_component.DATA[0][0]
data0x[1] => LPM_XOR:lpm_xor_component.DATA[0][1]
data0x[2] => LPM_XOR:lpm_xor_component.DATA[0][2]
data0x[3] => LPM_XOR:lpm_xor_component.DATA[0][3]
data0x[4] => LPM_XOR:lpm_xor_component.DATA[0][4]
data0x[5] => LPM_XOR:lpm_xor_component.DATA[0][5]
data0x[6] => LPM_XOR:lpm_xor_component.DATA[0][6]
data0x[7] => LPM_XOR:lpm_xor_component.DATA[0][7]
data0x[8] => LPM_XOR:lpm_xor_component.DATA[0][8]
data0x[9] => LPM_XOR:lpm_xor_component.DATA[0][9]
data0x[10] => LPM_XOR:lpm_xor_component.DATA[0][10]
data0x[11] => LPM_XOR:lpm_xor_component.DATA[0][11]
data0x[12] => LPM_XOR:lpm_xor_component.DATA[0][12]
data0x[13] => LPM_XOR:lpm_xor_component.DATA[0][13]
data0x[14] => LPM_XOR:lpm_xor_component.DATA[0][14]
data0x[15] => LPM_XOR:lpm_xor_component.DATA[0][15]
data1x[0] => LPM_XOR:lpm_xor_component.DATA[1][0]
data1x[1] => LPM_XOR:lpm_xor_component.DATA[1][1]
data1x[2] => LPM_XOR:lpm_xor_component.DATA[1][2]
data1x[3] => LPM_XOR:lpm_xor_component.DATA[1][3]
data1x[4] => LPM_XOR:lpm_xor_component.DATA[1][4]
data1x[5] => LPM_XOR:lpm_xor_component.DATA[1][5]
data1x[6] => LPM_XOR:lpm_xor_component.DATA[1][6]
data1x[7] => LPM_XOR:lpm_xor_component.DATA[1][7]
data1x[8] => LPM_XOR:lpm_xor_component.DATA[1][8]
data1x[9] => LPM_XOR:lpm_xor_component.DATA[1][9]
data1x[10] => LPM_XOR:lpm_xor_component.DATA[1][10]
data1x[11] => LPM_XOR:lpm_xor_component.DATA[1][11]
data1x[12] => LPM_XOR:lpm_xor_component.DATA[1][12]
data1x[13] => LPM_XOR:lpm_xor_component.DATA[1][13]
data1x[14] => LPM_XOR:lpm_xor_component.DATA[1][14]
data1x[15] => LPM_XOR:lpm_xor_component.DATA[1][15]
result[0] <= LPM_XOR:lpm_xor_component.RESULT[0]
result[1] <= LPM_XOR:lpm_xor_component.RESULT[1]
result[2] <= LPM_XOR:lpm_xor_component.RESULT[2]
result[3] <= LPM_XOR:lpm_xor_component.RESULT[3]
result[4] <= LPM_XOR:lpm_xor_component.RESULT[4]
result[5] <= LPM_XOR:lpm_xor_component.RESULT[5]
result[6] <= LPM_XOR:lpm_xor_component.RESULT[6]
result[7] <= LPM_XOR:lpm_xor_component.RESULT[7]
result[8] <= LPM_XOR:lpm_xor_component.RESULT[8]
result[9] <= LPM_XOR:lpm_xor_component.RESULT[9]
result[10] <= LPM_XOR:lpm_xor_component.RESULT[10]
result[11] <= LPM_XOR:lpm_xor_component.RESULT[11]
result[12] <= LPM_XOR:lpm_xor_component.RESULT[12]
result[13] <= LPM_XOR:lpm_xor_component.RESULT[13]
result[14] <= LPM_XOR:lpm_xor_component.RESULT[14]
result[15] <= LPM_XOR:lpm_xor_component.RESULT[15]


|processor|ALU:inst12|XOR16BIT:inst4|LPM_XOR:lpm_xor_component
data[0][0] => xor_cascade[0][1].IN1
data[0][1] => xor_cascade[1][1].IN1
data[0][2] => xor_cascade[2][1].IN1
data[0][3] => xor_cascade[3][1].IN1
data[0][4] => xor_cascade[4][1].IN1
data[0][5] => xor_cascade[5][1].IN1
data[0][6] => xor_cascade[6][1].IN1
data[0][7] => xor_cascade[7][1].IN1
data[0][8] => xor_cascade[8][1].IN1
data[0][9] => xor_cascade[9][1].IN1
data[0][10] => xor_cascade[10][1].IN1
data[0][11] => xor_cascade[11][1].IN1
data[0][12] => xor_cascade[12][1].IN1
data[0][13] => xor_cascade[13][1].IN1
data[0][14] => xor_cascade[14][1].IN1
data[0][15] => xor_cascade[15][1].IN1
data[1][0] => xor_cascade[0][1].IN0
data[1][1] => xor_cascade[1][1].IN0
data[1][2] => xor_cascade[2][1].IN0
data[1][3] => xor_cascade[3][1].IN0
data[1][4] => xor_cascade[4][1].IN0
data[1][5] => xor_cascade[5][1].IN0
data[1][6] => xor_cascade[6][1].IN0
data[1][7] => xor_cascade[7][1].IN0
data[1][8] => xor_cascade[8][1].IN0
data[1][9] => xor_cascade[9][1].IN0
data[1][10] => xor_cascade[10][1].IN0
data[1][11] => xor_cascade[11][1].IN0
data[1][12] => xor_cascade[12][1].IN0
data[1][13] => xor_cascade[13][1].IN0
data[1][14] => xor_cascade[14][1].IN0
data[1][15] => xor_cascade[15][1].IN0
result[0] <= xor_cascade[0][1].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= xor_cascade[1][1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= xor_cascade[2][1].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= xor_cascade[3][1].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= xor_cascade[4][1].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= xor_cascade[5][1].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= xor_cascade[6][1].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= xor_cascade[7][1].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= xor_cascade[8][1].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= xor_cascade[9][1].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= xor_cascade[10][1].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= xor_cascade[11][1].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= xor_cascade[12][1].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= xor_cascade[13][1].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= xor_cascade[14][1].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= xor_cascade[15][1].DB_MAX_OUTPUT_PORT_TYPE


|processor|REG_1BIT_SCLR:inst26
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
sclr => lpm_ff:lpm_ff_component.sclr
q <= lpm_ff:lpm_ff_component.q[0]


|processor|REG_1BIT_SCLR:inst26|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => dffs[0].SCLR
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|processor|HazardDetectionUnit:inst67
EX_regT[0] => Equal0.IN3
EX_regT[0] => Equal1.IN3
EX_regT[1] => Equal0.IN2
EX_regT[1] => Equal1.IN2
EX_regT[2] => Equal0.IN1
EX_regT[2] => Equal1.IN1
EX_regT[3] => Equal0.IN0
EX_regT[3] => Equal1.IN0
ID_regS[0] => Equal0.IN7
ID_regS[1] => Equal0.IN6
ID_regS[2] => Equal0.IN5
ID_regS[3] => Equal0.IN4
ID_regT[0] => Equal1.IN7
ID_regT[1] => Equal1.IN6
ID_regT[2] => Equal1.IN5
ID_regT[3] => Equal1.IN4
EX_memRead => process_0.IN1
MEM_branch => process_0.IN0
MEM_jump => process_0.IN1
clock => ~NO_FANOUT~
PC_write <= process_0.DB_MAX_OUTPUT_PORT_TYPE
IF_ID_write <= process_0.DB_MAX_OUTPUT_PORT_TYPE
deassert <= process_0.DB_MAX_OUTPUT_PORT_TYPE
flush <= <GND>
brflush <= brflush.DB_MAX_OUTPUT_PORT_TYPE


|processor|REG_1BIT_SCLR:inst32
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
sclr => lpm_ff:lpm_ff_component.sclr
q <= lpm_ff:lpm_ff_component.q[0]


|processor|REG_1BIT_SCLR:inst32|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => dffs[0].SCLR
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|processor|control_unit_230:inst8
op_code[0] => process_0.IN0
op_code[0] => process_0.IN0
op_code[0] => process_0.IN0
op_code[0] => process_0.IN0
op_code[1] => process_0.IN0
op_code[1] => process_0.IN0
op_code[1] => process_0.IN0
op_code[2] => process_0.IN1
op_code[2] => process_0.IN1
op_code[2] => process_0.IN1
op_code[2] => process_0.IN1
op_code[3] => process_0.IN1
op_code[3] => process_0.IN1
op_code[3] => process_0.IN1
cond[0] => Equal0.IN0
cond[0] => Equal1.IN3
cond[0] => Equal2.IN2
cond[0] => Equal3.IN3
cond[0] => Equal4.IN2
cond[0] => Equal5.IN3
cond[0] => Equal6.IN1
cond[0] => Equal7.IN3
cond[0] => Equal8.IN2
cond[0] => Equal9.IN3
cond[0] => Equal10.IN1
cond[0] => Equal11.IN3
cond[0] => Equal12.IN1
cond[0] => Equal13.IN3
cond[0] => Equal14.IN3
cond[1] => Equal0.IN3
cond[1] => Equal1.IN2
cond[1] => Equal2.IN3
cond[1] => Equal3.IN2
cond[1] => Equal4.IN1
cond[1] => Equal5.IN1
cond[1] => Equal6.IN3
cond[1] => Equal7.IN2
cond[1] => Equal8.IN1
cond[1] => Equal9.IN1
cond[1] => Equal10.IN3
cond[1] => Equal11.IN2
cond[1] => Equal12.IN0
cond[1] => Equal13.IN0
cond[1] => Equal14.IN2
cond[2] => Equal0.IN2
cond[2] => Equal1.IN1
cond[2] => Equal2.IN1
cond[2] => Equal3.IN1
cond[2] => Equal4.IN3
cond[2] => Equal5.IN2
cond[2] => Equal6.IN2
cond[2] => Equal7.IN1
cond[2] => Equal8.IN0
cond[2] => Equal9.IN0
cond[2] => Equal10.IN0
cond[2] => Equal11.IN0
cond[2] => Equal12.IN3
cond[2] => Equal13.IN2
cond[2] => Equal14.IN1
cond[3] => Equal0.IN1
cond[3] => Equal1.IN0
cond[3] => Equal2.IN0
cond[3] => Equal3.IN0
cond[3] => Equal4.IN0
cond[3] => Equal5.IN0
cond[3] => Equal6.IN0
cond[3] => Equal7.IN0
cond[3] => Equal8.IN3
cond[3] => Equal9.IN2
cond[3] => Equal10.IN2
cond[3] => Equal11.IN1
cond[3] => Equal12.IN2
cond[3] => Equal13.IN1
cond[3] => Equal14.IN0
opx[0] => Equal15.IN1
opx[0] => Equal16.IN2
opx[0] => Equal17.IN1
opx[0] => Equal18.IN2
opx[0] => Equal19.IN2
opx[1] => Equal15.IN0
opx[1] => Equal16.IN1
opx[1] => Equal17.IN2
opx[1] => Equal18.IN1
opx[1] => Equal19.IN1
opx[2] => Equal15.IN2
opx[2] => Equal16.IN0
opx[2] => Equal17.IN0
opx[2] => Equal18.IN0
opx[2] => Equal19.IN0
s => flag_enable.DATAB
s => flag_enable.DATAB
n => process_0.IN1
n => process_0.IN0
n => process_0.IN1
n => process_0.IN0
n => process_0.IN0
n => process_0.IN0
n => process_0.IN1
z => process_0.IN1
z => process_0.IN1
z => process_0.IN1
z => process_0.IN1
z => process_0.IN1
v => process_0.IN1
v => process_0.IN1
v => process_0.IN1
v => process_0.IN1
v => process_0.IN1
v => process_0.IN1
c => process_0.IN1
c => process_0.IN1
c => process_0.IN1
c => process_0.IN1
mfc => ~NO_FANOUT~
clock => ~NO_FANOUT~
reset => rf_write.DATAA
reset => rf_write.IN1
reset => y_select[1].IN1
reset => alu_op[1].IN1
reset => alu_op[1].IN1
reset => alu_op[1].DATAA
alu_op[0] <= alu_op[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_op[1] <= alu_op[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
c_select[0] <= c_select[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
c_select[1] <= c_select[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
y_select[0] <= y_select[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
y_select[1] <= y_select[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
rf_write <= rf_write$latch.DB_MAX_OUTPUT_PORT_TYPE
b_select <= b_select$latch.DB_MAX_OUTPUT_PORT_TYPE
a_inv <= <GND>
b_inv <= b_inv$latch.DB_MAX_OUTPUT_PORT_TYPE
flag_enable <= flag_enable$latch.DB_MAX_OUTPUT_PORT_TYPE
extend[0] <= <VCC>
extend[1] <= <GND>
ir_enable <= <VCC>
ma_select <= <GND>
mem_write <= mem_write$latch.DB_MAX_OUTPUT_PORT_TYPE
mem_read <= mem_read$latch.DB_MAX_OUTPUT_PORT_TYPE
pc_select <= pc_select$latch.DB_MAX_OUTPUT_PORT_TYPE
pc_enable <= <VCC>
inc_select <= inc_select$latch.DB_MAX_OUTPUT_PORT_TYPE
exe <= execute.DB_MAX_OUTPUT_PORT_TYPE
branch <= branch$latch.DB_MAX_OUTPUT_PORT_TYPE
jump <= jump$latch.DB_MAX_OUTPUT_PORT_TYPE


|processor|REG_24BIT_SCLR_ENBL:inst72
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
data[19] => lpm_ff:lpm_ff_component.data[19]
data[20] => lpm_ff:lpm_ff_component.data[20]
data[21] => lpm_ff:lpm_ff_component.data[21]
data[22] => lpm_ff:lpm_ff_component.data[22]
data[23] => lpm_ff:lpm_ff_component.data[23]
enable => lpm_ff:lpm_ff_component.enable
sclr => lpm_ff:lpm_ff_component.sclr
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]
q[19] <= lpm_ff:lpm_ff_component.q[19]
q[20] <= lpm_ff:lpm_ff_component.q[20]
q[21] <= lpm_ff:lpm_ff_component.q[21]
q[22] <= lpm_ff:lpm_ff_component.q[22]
q[23] <= lpm_ff:lpm_ff_component.q[23]


|processor|REG_24BIT_SCLR_ENBL:inst72|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => dffs[23].SCLR
sclr => dffs[22].SCLR
sclr => dffs[21].SCLR
sclr => dffs[20].SCLR
sclr => dffs[19].SCLR
sclr => dffs[18].SCLR
sclr => dffs[17].SCLR
sclr => dffs[16].SCLR
sclr => dffs[15].SCLR
sclr => dffs[14].SCLR
sclr => dffs[13].SCLR
sclr => dffs[12].SCLR
sclr => dffs[11].SCLR
sclr => dffs[10].SCLR
sclr => dffs[9].SCLR
sclr => dffs[8].SCLR
sclr => dffs[7].SCLR
sclr => dffs[6].SCLR
sclr => dffs[5].SCLR
sclr => dffs[4].SCLR
sclr => dffs[3].SCLR
sclr => dffs[2].SCLR
sclr => dffs[1].SCLR
sclr => dffs[0].SCLR
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE


|processor|instrMem:inst4
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]


|processor|instrMem:inst4|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_sr71:auto_generated.address_a[0]
address_a[1] => altsyncram_sr71:auto_generated.address_a[1]
address_a[2] => altsyncram_sr71:auto_generated.address_a[2]
address_a[3] => altsyncram_sr71:auto_generated.address_a[3]
address_a[4] => altsyncram_sr71:auto_generated.address_a[4]
address_a[5] => altsyncram_sr71:auto_generated.address_a[5]
address_a[6] => altsyncram_sr71:auto_generated.address_a[6]
address_a[7] => altsyncram_sr71:auto_generated.address_a[7]
address_a[8] => altsyncram_sr71:auto_generated.address_a[8]
address_a[9] => altsyncram_sr71:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_sr71:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_sr71:auto_generated.q_a[0]
q_a[1] <= altsyncram_sr71:auto_generated.q_a[1]
q_a[2] <= altsyncram_sr71:auto_generated.q_a[2]
q_a[3] <= altsyncram_sr71:auto_generated.q_a[3]
q_a[4] <= altsyncram_sr71:auto_generated.q_a[4]
q_a[5] <= altsyncram_sr71:auto_generated.q_a[5]
q_a[6] <= altsyncram_sr71:auto_generated.q_a[6]
q_a[7] <= altsyncram_sr71:auto_generated.q_a[7]
q_a[8] <= altsyncram_sr71:auto_generated.q_a[8]
q_a[9] <= altsyncram_sr71:auto_generated.q_a[9]
q_a[10] <= altsyncram_sr71:auto_generated.q_a[10]
q_a[11] <= altsyncram_sr71:auto_generated.q_a[11]
q_a[12] <= altsyncram_sr71:auto_generated.q_a[12]
q_a[13] <= altsyncram_sr71:auto_generated.q_a[13]
q_a[14] <= altsyncram_sr71:auto_generated.q_a[14]
q_a[15] <= altsyncram_sr71:auto_generated.q_a[15]
q_a[16] <= altsyncram_sr71:auto_generated.q_a[16]
q_a[17] <= altsyncram_sr71:auto_generated.q_a[17]
q_a[18] <= altsyncram_sr71:auto_generated.q_a[18]
q_a[19] <= altsyncram_sr71:auto_generated.q_a[19]
q_a[20] <= altsyncram_sr71:auto_generated.q_a[20]
q_a[21] <= altsyncram_sr71:auto_generated.q_a[21]
q_a[22] <= altsyncram_sr71:auto_generated.q_a[22]
q_a[23] <= altsyncram_sr71:auto_generated.q_a[23]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|processor|instrMem:inst4|altsyncram:altsyncram_component|altsyncram_sr71:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT


|processor|MUX_2_15BIT:inst82
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data0x[8] => LPM_MUX:LPM_MUX_component.DATA[0][8]
data0x[9] => LPM_MUX:LPM_MUX_component.DATA[0][9]
data0x[10] => LPM_MUX:LPM_MUX_component.DATA[0][10]
data0x[11] => LPM_MUX:LPM_MUX_component.DATA[0][11]
data0x[12] => LPM_MUX:LPM_MUX_component.DATA[0][12]
data0x[13] => LPM_MUX:LPM_MUX_component.DATA[0][13]
data0x[14] => LPM_MUX:LPM_MUX_component.DATA[0][14]
data0x[15] => LPM_MUX:LPM_MUX_component.DATA[0][15]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
data1x[8] => LPM_MUX:LPM_MUX_component.DATA[1][8]
data1x[9] => LPM_MUX:LPM_MUX_component.DATA[1][9]
data1x[10] => LPM_MUX:LPM_MUX_component.DATA[1][10]
data1x[11] => LPM_MUX:LPM_MUX_component.DATA[1][11]
data1x[12] => LPM_MUX:LPM_MUX_component.DATA[1][12]
data1x[13] => LPM_MUX:LPM_MUX_component.DATA[1][13]
data1x[14] => LPM_MUX:LPM_MUX_component.DATA[1][14]
data1x[15] => LPM_MUX:LPM_MUX_component.DATA[1][15]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]
result[8] <= LPM_MUX:LPM_MUX_component.RESULT[8]
result[9] <= LPM_MUX:LPM_MUX_component.RESULT[9]
result[10] <= LPM_MUX:LPM_MUX_component.RESULT[10]
result[11] <= LPM_MUX:LPM_MUX_component.RESULT[11]
result[12] <= LPM_MUX:LPM_MUX_component.RESULT[12]
result[13] <= LPM_MUX:LPM_MUX_component.RESULT[13]
result[14] <= LPM_MUX:LPM_MUX_component.RESULT[14]
result[15] <= LPM_MUX:LPM_MUX_component.RESULT[15]


|processor|MUX_2_15BIT:inst82|LPM_MUX:LPM_MUX_component
data[0][0] => mux_m4e:auto_generated.data[0]
data[0][1] => mux_m4e:auto_generated.data[1]
data[0][2] => mux_m4e:auto_generated.data[2]
data[0][3] => mux_m4e:auto_generated.data[3]
data[0][4] => mux_m4e:auto_generated.data[4]
data[0][5] => mux_m4e:auto_generated.data[5]
data[0][6] => mux_m4e:auto_generated.data[6]
data[0][7] => mux_m4e:auto_generated.data[7]
data[0][8] => mux_m4e:auto_generated.data[8]
data[0][9] => mux_m4e:auto_generated.data[9]
data[0][10] => mux_m4e:auto_generated.data[10]
data[0][11] => mux_m4e:auto_generated.data[11]
data[0][12] => mux_m4e:auto_generated.data[12]
data[0][13] => mux_m4e:auto_generated.data[13]
data[0][14] => mux_m4e:auto_generated.data[14]
data[0][15] => mux_m4e:auto_generated.data[15]
data[1][0] => mux_m4e:auto_generated.data[16]
data[1][1] => mux_m4e:auto_generated.data[17]
data[1][2] => mux_m4e:auto_generated.data[18]
data[1][3] => mux_m4e:auto_generated.data[19]
data[1][4] => mux_m4e:auto_generated.data[20]
data[1][5] => mux_m4e:auto_generated.data[21]
data[1][6] => mux_m4e:auto_generated.data[22]
data[1][7] => mux_m4e:auto_generated.data[23]
data[1][8] => mux_m4e:auto_generated.data[24]
data[1][9] => mux_m4e:auto_generated.data[25]
data[1][10] => mux_m4e:auto_generated.data[26]
data[1][11] => mux_m4e:auto_generated.data[27]
data[1][12] => mux_m4e:auto_generated.data[28]
data[1][13] => mux_m4e:auto_generated.data[29]
data[1][14] => mux_m4e:auto_generated.data[30]
data[1][15] => mux_m4e:auto_generated.data[31]
sel[0] => mux_m4e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_m4e:auto_generated.result[0]
result[1] <= mux_m4e:auto_generated.result[1]
result[2] <= mux_m4e:auto_generated.result[2]
result[3] <= mux_m4e:auto_generated.result[3]
result[4] <= mux_m4e:auto_generated.result[4]
result[5] <= mux_m4e:auto_generated.result[5]
result[6] <= mux_m4e:auto_generated.result[6]
result[7] <= mux_m4e:auto_generated.result[7]
result[8] <= mux_m4e:auto_generated.result[8]
result[9] <= mux_m4e:auto_generated.result[9]
result[10] <= mux_m4e:auto_generated.result[10]
result[11] <= mux_m4e:auto_generated.result[11]
result[12] <= mux_m4e:auto_generated.result[12]
result[13] <= mux_m4e:auto_generated.result[13]
result[14] <= mux_m4e:auto_generated.result[14]
result[15] <= mux_m4e:auto_generated.result[15]


|processor|MUX_2_15BIT:inst82|LPM_MUX:LPM_MUX_component|mux_m4e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|processor|PC:PC_reg
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|processor|PC:PC_reg|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|processor|MUX_3TO1:inst6
data0x[0] => lpm_mux:lpm_mux_component.data[0][0]
data0x[1] => lpm_mux:lpm_mux_component.data[0][1]
data0x[2] => lpm_mux:lpm_mux_component.data[0][2]
data0x[3] => lpm_mux:lpm_mux_component.data[0][3]
data0x[4] => lpm_mux:lpm_mux_component.data[0][4]
data0x[5] => lpm_mux:lpm_mux_component.data[0][5]
data0x[6] => lpm_mux:lpm_mux_component.data[0][6]
data0x[7] => lpm_mux:lpm_mux_component.data[0][7]
data0x[8] => lpm_mux:lpm_mux_component.data[0][8]
data0x[9] => lpm_mux:lpm_mux_component.data[0][9]
data0x[10] => lpm_mux:lpm_mux_component.data[0][10]
data0x[11] => lpm_mux:lpm_mux_component.data[0][11]
data0x[12] => lpm_mux:lpm_mux_component.data[0][12]
data0x[13] => lpm_mux:lpm_mux_component.data[0][13]
data0x[14] => lpm_mux:lpm_mux_component.data[0][14]
data0x[15] => lpm_mux:lpm_mux_component.data[0][15]
data1x[0] => lpm_mux:lpm_mux_component.data[1][0]
data1x[1] => lpm_mux:lpm_mux_component.data[1][1]
data1x[2] => lpm_mux:lpm_mux_component.data[1][2]
data1x[3] => lpm_mux:lpm_mux_component.data[1][3]
data1x[4] => lpm_mux:lpm_mux_component.data[1][4]
data1x[5] => lpm_mux:lpm_mux_component.data[1][5]
data1x[6] => lpm_mux:lpm_mux_component.data[1][6]
data1x[7] => lpm_mux:lpm_mux_component.data[1][7]
data1x[8] => lpm_mux:lpm_mux_component.data[1][8]
data1x[9] => lpm_mux:lpm_mux_component.data[1][9]
data1x[10] => lpm_mux:lpm_mux_component.data[1][10]
data1x[11] => lpm_mux:lpm_mux_component.data[1][11]
data1x[12] => lpm_mux:lpm_mux_component.data[1][12]
data1x[13] => lpm_mux:lpm_mux_component.data[1][13]
data1x[14] => lpm_mux:lpm_mux_component.data[1][14]
data1x[15] => lpm_mux:lpm_mux_component.data[1][15]
data2x[0] => lpm_mux:lpm_mux_component.data[2][0]
data2x[1] => lpm_mux:lpm_mux_component.data[2][1]
data2x[2] => lpm_mux:lpm_mux_component.data[2][2]
data2x[3] => lpm_mux:lpm_mux_component.data[2][3]
data2x[4] => lpm_mux:lpm_mux_component.data[2][4]
data2x[5] => lpm_mux:lpm_mux_component.data[2][5]
data2x[6] => lpm_mux:lpm_mux_component.data[2][6]
data2x[7] => lpm_mux:lpm_mux_component.data[2][7]
data2x[8] => lpm_mux:lpm_mux_component.data[2][8]
data2x[9] => lpm_mux:lpm_mux_component.data[2][9]
data2x[10] => lpm_mux:lpm_mux_component.data[2][10]
data2x[11] => lpm_mux:lpm_mux_component.data[2][11]
data2x[12] => lpm_mux:lpm_mux_component.data[2][12]
data2x[13] => lpm_mux:lpm_mux_component.data[2][13]
data2x[14] => lpm_mux:lpm_mux_component.data[2][14]
data2x[15] => lpm_mux:lpm_mux_component.data[2][15]
sel[0] => lpm_mux:lpm_mux_component.sel[0]
sel[1] => lpm_mux:lpm_mux_component.sel[1]
result[0] <= lpm_mux:lpm_mux_component.result[0]
result[1] <= lpm_mux:lpm_mux_component.result[1]
result[2] <= lpm_mux:lpm_mux_component.result[2]
result[3] <= lpm_mux:lpm_mux_component.result[3]
result[4] <= lpm_mux:lpm_mux_component.result[4]
result[5] <= lpm_mux:lpm_mux_component.result[5]
result[6] <= lpm_mux:lpm_mux_component.result[6]
result[7] <= lpm_mux:lpm_mux_component.result[7]
result[8] <= lpm_mux:lpm_mux_component.result[8]
result[9] <= lpm_mux:lpm_mux_component.result[9]
result[10] <= lpm_mux:lpm_mux_component.result[10]
result[11] <= lpm_mux:lpm_mux_component.result[11]
result[12] <= lpm_mux:lpm_mux_component.result[12]
result[13] <= lpm_mux:lpm_mux_component.result[13]
result[14] <= lpm_mux:lpm_mux_component.result[14]
result[15] <= lpm_mux:lpm_mux_component.result[15]


|processor|MUX_3TO1:inst6|LPM_MUX:lpm_mux_component
data[0][0] => mux_doc:auto_generated.data[0]
data[0][1] => mux_doc:auto_generated.data[1]
data[0][2] => mux_doc:auto_generated.data[2]
data[0][3] => mux_doc:auto_generated.data[3]
data[0][4] => mux_doc:auto_generated.data[4]
data[0][5] => mux_doc:auto_generated.data[5]
data[0][6] => mux_doc:auto_generated.data[6]
data[0][7] => mux_doc:auto_generated.data[7]
data[0][8] => mux_doc:auto_generated.data[8]
data[0][9] => mux_doc:auto_generated.data[9]
data[0][10] => mux_doc:auto_generated.data[10]
data[0][11] => mux_doc:auto_generated.data[11]
data[0][12] => mux_doc:auto_generated.data[12]
data[0][13] => mux_doc:auto_generated.data[13]
data[0][14] => mux_doc:auto_generated.data[14]
data[0][15] => mux_doc:auto_generated.data[15]
data[1][0] => mux_doc:auto_generated.data[16]
data[1][1] => mux_doc:auto_generated.data[17]
data[1][2] => mux_doc:auto_generated.data[18]
data[1][3] => mux_doc:auto_generated.data[19]
data[1][4] => mux_doc:auto_generated.data[20]
data[1][5] => mux_doc:auto_generated.data[21]
data[1][6] => mux_doc:auto_generated.data[22]
data[1][7] => mux_doc:auto_generated.data[23]
data[1][8] => mux_doc:auto_generated.data[24]
data[1][9] => mux_doc:auto_generated.data[25]
data[1][10] => mux_doc:auto_generated.data[26]
data[1][11] => mux_doc:auto_generated.data[27]
data[1][12] => mux_doc:auto_generated.data[28]
data[1][13] => mux_doc:auto_generated.data[29]
data[1][14] => mux_doc:auto_generated.data[30]
data[1][15] => mux_doc:auto_generated.data[31]
data[2][0] => mux_doc:auto_generated.data[32]
data[2][1] => mux_doc:auto_generated.data[33]
data[2][2] => mux_doc:auto_generated.data[34]
data[2][3] => mux_doc:auto_generated.data[35]
data[2][4] => mux_doc:auto_generated.data[36]
data[2][5] => mux_doc:auto_generated.data[37]
data[2][6] => mux_doc:auto_generated.data[38]
data[2][7] => mux_doc:auto_generated.data[39]
data[2][8] => mux_doc:auto_generated.data[40]
data[2][9] => mux_doc:auto_generated.data[41]
data[2][10] => mux_doc:auto_generated.data[42]
data[2][11] => mux_doc:auto_generated.data[43]
data[2][12] => mux_doc:auto_generated.data[44]
data[2][13] => mux_doc:auto_generated.data[45]
data[2][14] => mux_doc:auto_generated.data[46]
data[2][15] => mux_doc:auto_generated.data[47]
sel[0] => mux_doc:auto_generated.sel[0]
sel[1] => mux_doc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_doc:auto_generated.result[0]
result[1] <= mux_doc:auto_generated.result[1]
result[2] <= mux_doc:auto_generated.result[2]
result[3] <= mux_doc:auto_generated.result[3]
result[4] <= mux_doc:auto_generated.result[4]
result[5] <= mux_doc:auto_generated.result[5]
result[6] <= mux_doc:auto_generated.result[6]
result[7] <= mux_doc:auto_generated.result[7]
result[8] <= mux_doc:auto_generated.result[8]
result[9] <= mux_doc:auto_generated.result[9]
result[10] <= mux_doc:auto_generated.result[10]
result[11] <= mux_doc:auto_generated.result[11]
result[12] <= mux_doc:auto_generated.result[12]
result[13] <= mux_doc:auto_generated.result[13]
result[14] <= mux_doc:auto_generated.result[14]
result[15] <= mux_doc:auto_generated.result[15]


|processor|MUX_3TO1:inst6|LPM_MUX:lpm_mux_component|mux_doc:auto_generated
data[0] => data0_wire[0].IN0
data[1] => data0_wire[1].IN0
data[2] => data0_wire[2].IN0
data[3] => data0_wire[3].IN0
data[4] => data0_wire[4].IN0
data[5] => data0_wire[5].IN0
data[6] => data0_wire[6].IN0
data[7] => data0_wire[7].IN0
data[8] => data0_wire[8].IN0
data[9] => data0_wire[9].IN0
data[10] => data0_wire[10].IN0
data[11] => data0_wire[11].IN0
data[12] => data0_wire[12].IN0
data[13] => data0_wire[13].IN0
data[14] => data0_wire[14].IN0
data[15] => data0_wire[15].IN0
data[16] => data1_wire[0].IN0
data[17] => data1_wire[1].IN0
data[18] => data1_wire[2].IN0
data[19] => data1_wire[3].IN0
data[20] => data1_wire[4].IN0
data[21] => data1_wire[5].IN0
data[22] => data1_wire[6].IN0
data[23] => data1_wire[7].IN0
data[24] => data1_wire[8].IN0
data[25] => data1_wire[9].IN0
data[26] => data1_wire[10].IN0
data[27] => data1_wire[11].IN0
data[28] => data1_wire[12].IN0
data[29] => data1_wire[13].IN0
data[30] => data1_wire[14].IN0
data[31] => data1_wire[15].IN0
data[32] => data2_wire[0].IN0
data[33] => data2_wire[1].IN0
data[34] => data2_wire[2].IN0
data[35] => data2_wire[3].IN0
data[36] => data2_wire[4].IN0
data[37] => data2_wire[5].IN0
data[38] => data2_wire[6].IN0
data[39] => data2_wire[7].IN0
data[40] => data2_wire[8].IN0
data[41] => data2_wire[9].IN0
data[42] => data2_wire[10].IN0
data[43] => data2_wire[11].IN0
data[44] => data2_wire[12].IN0
data[45] => data2_wire[13].IN0
data[46] => data2_wire[14].IN0
data[47] => data2_wire[15].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[15].IN0
sel[0] => data1_wire[15].IN1
sel[0] => data1_wire[14].IN1
sel[0] => data1_wire[13].IN1
sel[0] => data1_wire[12].IN1
sel[0] => data1_wire[11].IN1
sel[0] => data1_wire[10].IN1
sel[0] => data1_wire[9].IN1
sel[0] => data1_wire[8].IN1
sel[0] => data1_wire[7].IN1
sel[0] => data1_wire[6].IN1
sel[0] => data1_wire[5].IN1
sel[0] => data1_wire[4].IN1
sel[0] => data1_wire[3].IN1
sel[0] => data1_wire[2].IN1
sel[0] => data1_wire[1].IN1
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[15].IN1
sel[1] => data2_wire[14].IN1
sel[1] => data2_wire[13].IN1
sel[1] => data2_wire[12].IN1
sel[1] => data2_wire[11].IN1
sel[1] => data2_wire[10].IN1
sel[1] => data2_wire[9].IN1
sel[1] => data2_wire[8].IN1
sel[1] => data2_wire[7].IN1
sel[1] => data2_wire[6].IN1
sel[1] => data2_wire[5].IN1
sel[1] => data2_wire[4].IN1
sel[1] => data2_wire[3].IN1
sel[1] => data2_wire[2].IN1
sel[1] => data2_wire[1].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|processor|Adder:PC_adder
dataa[0] => lpm_add_sub:lpm_add_sub_component.dataa[0]
dataa[1] => lpm_add_sub:lpm_add_sub_component.dataa[1]
dataa[2] => lpm_add_sub:lpm_add_sub_component.dataa[2]
dataa[3] => lpm_add_sub:lpm_add_sub_component.dataa[3]
dataa[4] => lpm_add_sub:lpm_add_sub_component.dataa[4]
dataa[5] => lpm_add_sub:lpm_add_sub_component.dataa[5]
dataa[6] => lpm_add_sub:lpm_add_sub_component.dataa[6]
dataa[7] => lpm_add_sub:lpm_add_sub_component.dataa[7]
dataa[8] => lpm_add_sub:lpm_add_sub_component.dataa[8]
dataa[9] => lpm_add_sub:lpm_add_sub_component.dataa[9]
dataa[10] => lpm_add_sub:lpm_add_sub_component.dataa[10]
dataa[11] => lpm_add_sub:lpm_add_sub_component.dataa[11]
dataa[12] => lpm_add_sub:lpm_add_sub_component.dataa[12]
dataa[13] => lpm_add_sub:lpm_add_sub_component.dataa[13]
dataa[14] => lpm_add_sub:lpm_add_sub_component.dataa[14]
dataa[15] => lpm_add_sub:lpm_add_sub_component.dataa[15]
datab[0] => lpm_add_sub:lpm_add_sub_component.datab[0]
datab[1] => lpm_add_sub:lpm_add_sub_component.datab[1]
datab[2] => lpm_add_sub:lpm_add_sub_component.datab[2]
datab[3] => lpm_add_sub:lpm_add_sub_component.datab[3]
datab[4] => lpm_add_sub:lpm_add_sub_component.datab[4]
datab[5] => lpm_add_sub:lpm_add_sub_component.datab[5]
datab[6] => lpm_add_sub:lpm_add_sub_component.datab[6]
datab[7] => lpm_add_sub:lpm_add_sub_component.datab[7]
datab[8] => lpm_add_sub:lpm_add_sub_component.datab[8]
datab[9] => lpm_add_sub:lpm_add_sub_component.datab[9]
datab[10] => lpm_add_sub:lpm_add_sub_component.datab[10]
datab[11] => lpm_add_sub:lpm_add_sub_component.datab[11]
datab[12] => lpm_add_sub:lpm_add_sub_component.datab[12]
datab[13] => lpm_add_sub:lpm_add_sub_component.datab[13]
datab[14] => lpm_add_sub:lpm_add_sub_component.datab[14]
datab[15] => lpm_add_sub:lpm_add_sub_component.datab[15]
result[0] <= lpm_add_sub:lpm_add_sub_component.result[0]
result[1] <= lpm_add_sub:lpm_add_sub_component.result[1]
result[2] <= lpm_add_sub:lpm_add_sub_component.result[2]
result[3] <= lpm_add_sub:lpm_add_sub_component.result[3]
result[4] <= lpm_add_sub:lpm_add_sub_component.result[4]
result[5] <= lpm_add_sub:lpm_add_sub_component.result[5]
result[6] <= lpm_add_sub:lpm_add_sub_component.result[6]
result[7] <= lpm_add_sub:lpm_add_sub_component.result[7]
result[8] <= lpm_add_sub:lpm_add_sub_component.result[8]
result[9] <= lpm_add_sub:lpm_add_sub_component.result[9]
result[10] <= lpm_add_sub:lpm_add_sub_component.result[10]
result[11] <= lpm_add_sub:lpm_add_sub_component.result[11]
result[12] <= lpm_add_sub:lpm_add_sub_component.result[12]
result[13] <= lpm_add_sub:lpm_add_sub_component.result[13]
result[14] <= lpm_add_sub:lpm_add_sub_component.result[14]
result[15] <= lpm_add_sub:lpm_add_sub_component.result[15]


|processor|Adder:PC_adder|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_rlh:auto_generated.dataa[0]
dataa[1] => add_sub_rlh:auto_generated.dataa[1]
dataa[2] => add_sub_rlh:auto_generated.dataa[2]
dataa[3] => add_sub_rlh:auto_generated.dataa[3]
dataa[4] => add_sub_rlh:auto_generated.dataa[4]
dataa[5] => add_sub_rlh:auto_generated.dataa[5]
dataa[6] => add_sub_rlh:auto_generated.dataa[6]
dataa[7] => add_sub_rlh:auto_generated.dataa[7]
dataa[8] => add_sub_rlh:auto_generated.dataa[8]
dataa[9] => add_sub_rlh:auto_generated.dataa[9]
dataa[10] => add_sub_rlh:auto_generated.dataa[10]
dataa[11] => add_sub_rlh:auto_generated.dataa[11]
dataa[12] => add_sub_rlh:auto_generated.dataa[12]
dataa[13] => add_sub_rlh:auto_generated.dataa[13]
dataa[14] => add_sub_rlh:auto_generated.dataa[14]
dataa[15] => add_sub_rlh:auto_generated.dataa[15]
datab[0] => add_sub_rlh:auto_generated.datab[0]
datab[1] => add_sub_rlh:auto_generated.datab[1]
datab[2] => add_sub_rlh:auto_generated.datab[2]
datab[3] => add_sub_rlh:auto_generated.datab[3]
datab[4] => add_sub_rlh:auto_generated.datab[4]
datab[5] => add_sub_rlh:auto_generated.datab[5]
datab[6] => add_sub_rlh:auto_generated.datab[6]
datab[7] => add_sub_rlh:auto_generated.datab[7]
datab[8] => add_sub_rlh:auto_generated.datab[8]
datab[9] => add_sub_rlh:auto_generated.datab[9]
datab[10] => add_sub_rlh:auto_generated.datab[10]
datab[11] => add_sub_rlh:auto_generated.datab[11]
datab[12] => add_sub_rlh:auto_generated.datab[12]
datab[13] => add_sub_rlh:auto_generated.datab[13]
datab[14] => add_sub_rlh:auto_generated.datab[14]
datab[15] => add_sub_rlh:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_rlh:auto_generated.result[0]
result[1] <= add_sub_rlh:auto_generated.result[1]
result[2] <= add_sub_rlh:auto_generated.result[2]
result[3] <= add_sub_rlh:auto_generated.result[3]
result[4] <= add_sub_rlh:auto_generated.result[4]
result[5] <= add_sub_rlh:auto_generated.result[5]
result[6] <= add_sub_rlh:auto_generated.result[6]
result[7] <= add_sub_rlh:auto_generated.result[7]
result[8] <= add_sub_rlh:auto_generated.result[8]
result[9] <= add_sub_rlh:auto_generated.result[9]
result[10] <= add_sub_rlh:auto_generated.result[10]
result[11] <= add_sub_rlh:auto_generated.result[11]
result[12] <= add_sub_rlh:auto_generated.result[12]
result[13] <= add_sub_rlh:auto_generated.result[13]
result[14] <= add_sub_rlh:auto_generated.result[14]
result[15] <= add_sub_rlh:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|processor|Adder:PC_adder|lpm_add_sub:lpm_add_sub_component|add_sub_rlh:auto_generated
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => op_1.IN31
datab[1] => op_1.IN29
datab[2] => op_1.IN27
datab[3] => op_1.IN25
datab[4] => op_1.IN23
datab[5] => op_1.IN21
datab[6] => op_1.IN19
datab[7] => op_1.IN17
datab[8] => op_1.IN15
datab[9] => op_1.IN13
datab[10] => op_1.IN11
datab[11] => op_1.IN9
datab[12] => op_1.IN7
datab[13] => op_1.IN5
datab[14] => op_1.IN3
datab[15] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|processor|CONST_ONE:ONE
result[0] <= lpm_constant:LPM_CONSTANT_component.result[0]
result[1] <= lpm_constant:LPM_CONSTANT_component.result[1]
result[2] <= lpm_constant:LPM_CONSTANT_component.result[2]
result[3] <= lpm_constant:LPM_CONSTANT_component.result[3]
result[4] <= lpm_constant:LPM_CONSTANT_component.result[4]
result[5] <= lpm_constant:LPM_CONSTANT_component.result[5]
result[6] <= lpm_constant:LPM_CONSTANT_component.result[6]
result[7] <= lpm_constant:LPM_CONSTANT_component.result[7]
result[8] <= lpm_constant:LPM_CONSTANT_component.result[8]
result[9] <= lpm_constant:LPM_CONSTANT_component.result[9]
result[10] <= lpm_constant:LPM_CONSTANT_component.result[10]
result[11] <= lpm_constant:LPM_CONSTANT_component.result[11]
result[12] <= lpm_constant:LPM_CONSTANT_component.result[12]
result[13] <= lpm_constant:LPM_CONSTANT_component.result[13]
result[14] <= lpm_constant:LPM_CONSTANT_component.result[14]
result[15] <= lpm_constant:LPM_CONSTANT_component.result[15]


|processor|CONST_ONE:ONE|lpm_constant:LPM_CONSTANT_component
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <GND>


|processor|Adder:inst74
dataa[0] => lpm_add_sub:lpm_add_sub_component.dataa[0]
dataa[1] => lpm_add_sub:lpm_add_sub_component.dataa[1]
dataa[2] => lpm_add_sub:lpm_add_sub_component.dataa[2]
dataa[3] => lpm_add_sub:lpm_add_sub_component.dataa[3]
dataa[4] => lpm_add_sub:lpm_add_sub_component.dataa[4]
dataa[5] => lpm_add_sub:lpm_add_sub_component.dataa[5]
dataa[6] => lpm_add_sub:lpm_add_sub_component.dataa[6]
dataa[7] => lpm_add_sub:lpm_add_sub_component.dataa[7]
dataa[8] => lpm_add_sub:lpm_add_sub_component.dataa[8]
dataa[9] => lpm_add_sub:lpm_add_sub_component.dataa[9]
dataa[10] => lpm_add_sub:lpm_add_sub_component.dataa[10]
dataa[11] => lpm_add_sub:lpm_add_sub_component.dataa[11]
dataa[12] => lpm_add_sub:lpm_add_sub_component.dataa[12]
dataa[13] => lpm_add_sub:lpm_add_sub_component.dataa[13]
dataa[14] => lpm_add_sub:lpm_add_sub_component.dataa[14]
dataa[15] => lpm_add_sub:lpm_add_sub_component.dataa[15]
datab[0] => lpm_add_sub:lpm_add_sub_component.datab[0]
datab[1] => lpm_add_sub:lpm_add_sub_component.datab[1]
datab[2] => lpm_add_sub:lpm_add_sub_component.datab[2]
datab[3] => lpm_add_sub:lpm_add_sub_component.datab[3]
datab[4] => lpm_add_sub:lpm_add_sub_component.datab[4]
datab[5] => lpm_add_sub:lpm_add_sub_component.datab[5]
datab[6] => lpm_add_sub:lpm_add_sub_component.datab[6]
datab[7] => lpm_add_sub:lpm_add_sub_component.datab[7]
datab[8] => lpm_add_sub:lpm_add_sub_component.datab[8]
datab[9] => lpm_add_sub:lpm_add_sub_component.datab[9]
datab[10] => lpm_add_sub:lpm_add_sub_component.datab[10]
datab[11] => lpm_add_sub:lpm_add_sub_component.datab[11]
datab[12] => lpm_add_sub:lpm_add_sub_component.datab[12]
datab[13] => lpm_add_sub:lpm_add_sub_component.datab[13]
datab[14] => lpm_add_sub:lpm_add_sub_component.datab[14]
datab[15] => lpm_add_sub:lpm_add_sub_component.datab[15]
result[0] <= lpm_add_sub:lpm_add_sub_component.result[0]
result[1] <= lpm_add_sub:lpm_add_sub_component.result[1]
result[2] <= lpm_add_sub:lpm_add_sub_component.result[2]
result[3] <= lpm_add_sub:lpm_add_sub_component.result[3]
result[4] <= lpm_add_sub:lpm_add_sub_component.result[4]
result[5] <= lpm_add_sub:lpm_add_sub_component.result[5]
result[6] <= lpm_add_sub:lpm_add_sub_component.result[6]
result[7] <= lpm_add_sub:lpm_add_sub_component.result[7]
result[8] <= lpm_add_sub:lpm_add_sub_component.result[8]
result[9] <= lpm_add_sub:lpm_add_sub_component.result[9]
result[10] <= lpm_add_sub:lpm_add_sub_component.result[10]
result[11] <= lpm_add_sub:lpm_add_sub_component.result[11]
result[12] <= lpm_add_sub:lpm_add_sub_component.result[12]
result[13] <= lpm_add_sub:lpm_add_sub_component.result[13]
result[14] <= lpm_add_sub:lpm_add_sub_component.result[14]
result[15] <= lpm_add_sub:lpm_add_sub_component.result[15]


|processor|Adder:inst74|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_rlh:auto_generated.dataa[0]
dataa[1] => add_sub_rlh:auto_generated.dataa[1]
dataa[2] => add_sub_rlh:auto_generated.dataa[2]
dataa[3] => add_sub_rlh:auto_generated.dataa[3]
dataa[4] => add_sub_rlh:auto_generated.dataa[4]
dataa[5] => add_sub_rlh:auto_generated.dataa[5]
dataa[6] => add_sub_rlh:auto_generated.dataa[6]
dataa[7] => add_sub_rlh:auto_generated.dataa[7]
dataa[8] => add_sub_rlh:auto_generated.dataa[8]
dataa[9] => add_sub_rlh:auto_generated.dataa[9]
dataa[10] => add_sub_rlh:auto_generated.dataa[10]
dataa[11] => add_sub_rlh:auto_generated.dataa[11]
dataa[12] => add_sub_rlh:auto_generated.dataa[12]
dataa[13] => add_sub_rlh:auto_generated.dataa[13]
dataa[14] => add_sub_rlh:auto_generated.dataa[14]
dataa[15] => add_sub_rlh:auto_generated.dataa[15]
datab[0] => add_sub_rlh:auto_generated.datab[0]
datab[1] => add_sub_rlh:auto_generated.datab[1]
datab[2] => add_sub_rlh:auto_generated.datab[2]
datab[3] => add_sub_rlh:auto_generated.datab[3]
datab[4] => add_sub_rlh:auto_generated.datab[4]
datab[5] => add_sub_rlh:auto_generated.datab[5]
datab[6] => add_sub_rlh:auto_generated.datab[6]
datab[7] => add_sub_rlh:auto_generated.datab[7]
datab[8] => add_sub_rlh:auto_generated.datab[8]
datab[9] => add_sub_rlh:auto_generated.datab[9]
datab[10] => add_sub_rlh:auto_generated.datab[10]
datab[11] => add_sub_rlh:auto_generated.datab[11]
datab[12] => add_sub_rlh:auto_generated.datab[12]
datab[13] => add_sub_rlh:auto_generated.datab[13]
datab[14] => add_sub_rlh:auto_generated.datab[14]
datab[15] => add_sub_rlh:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_rlh:auto_generated.result[0]
result[1] <= add_sub_rlh:auto_generated.result[1]
result[2] <= add_sub_rlh:auto_generated.result[2]
result[3] <= add_sub_rlh:auto_generated.result[3]
result[4] <= add_sub_rlh:auto_generated.result[4]
result[5] <= add_sub_rlh:auto_generated.result[5]
result[6] <= add_sub_rlh:auto_generated.result[6]
result[7] <= add_sub_rlh:auto_generated.result[7]
result[8] <= add_sub_rlh:auto_generated.result[8]
result[9] <= add_sub_rlh:auto_generated.result[9]
result[10] <= add_sub_rlh:auto_generated.result[10]
result[11] <= add_sub_rlh:auto_generated.result[11]
result[12] <= add_sub_rlh:auto_generated.result[12]
result[13] <= add_sub_rlh:auto_generated.result[13]
result[14] <= add_sub_rlh:auto_generated.result[14]
result[15] <= add_sub_rlh:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|processor|Adder:inst74|lpm_add_sub:lpm_add_sub_component|add_sub_rlh:auto_generated
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => op_1.IN31
datab[1] => op_1.IN29
datab[2] => op_1.IN27
datab[3] => op_1.IN25
datab[4] => op_1.IN23
datab[5] => op_1.IN21
datab[6] => op_1.IN19
datab[7] => op_1.IN17
datab[8] => op_1.IN15
datab[9] => op_1.IN13
datab[10] => op_1.IN11
datab[11] => op_1.IN9
datab[12] => op_1.IN7
datab[13] => op_1.IN5
datab[14] => op_1.IN3
datab[15] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|processor|REG_16BIT_SCLR_ENBL:inst29
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
enable => lpm_ff:lpm_ff_component.enable
sclr => lpm_ff:lpm_ff_component.sclr
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|processor|REG_16BIT_SCLR_ENBL:inst29|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => dffs[15].SCLR
sclr => dffs[14].SCLR
sclr => dffs[13].SCLR
sclr => dffs[12].SCLR
sclr => dffs[11].SCLR
sclr => dffs[10].SCLR
sclr => dffs[9].SCLR
sclr => dffs[8].SCLR
sclr => dffs[7].SCLR
sclr => dffs[6].SCLR
sclr => dffs[5].SCLR
sclr => dffs[4].SCLR
sclr => dffs[3].SCLR
sclr => dffs[2].SCLR
sclr => dffs[1].SCLR
sclr => dffs[0].SCLR
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|processor|REG_16BIT_SCLR:inst35
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
sclr => lpm_ff:lpm_ff_component.sclr
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|processor|REG_16BIT_SCLR:inst35|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => dffs[15].SCLR
sclr => dffs[14].SCLR
sclr => dffs[13].SCLR
sclr => dffs[12].SCLR
sclr => dffs[11].SCLR
sclr => dffs[10].SCLR
sclr => dffs[9].SCLR
sclr => dffs[8].SCLR
sclr => dffs[7].SCLR
sclr => dffs[6].SCLR
sclr => dffs[5].SCLR
sclr => dffs[4].SCLR
sclr => dffs[3].SCLR
sclr => dffs[2].SCLR
sclr => dffs[1].SCLR
sclr => dffs[0].SCLR
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|processor|MUX_3TO1:inst13
data0x[0] => lpm_mux:lpm_mux_component.data[0][0]
data0x[1] => lpm_mux:lpm_mux_component.data[0][1]
data0x[2] => lpm_mux:lpm_mux_component.data[0][2]
data0x[3] => lpm_mux:lpm_mux_component.data[0][3]
data0x[4] => lpm_mux:lpm_mux_component.data[0][4]
data0x[5] => lpm_mux:lpm_mux_component.data[0][5]
data0x[6] => lpm_mux:lpm_mux_component.data[0][6]
data0x[7] => lpm_mux:lpm_mux_component.data[0][7]
data0x[8] => lpm_mux:lpm_mux_component.data[0][8]
data0x[9] => lpm_mux:lpm_mux_component.data[0][9]
data0x[10] => lpm_mux:lpm_mux_component.data[0][10]
data0x[11] => lpm_mux:lpm_mux_component.data[0][11]
data0x[12] => lpm_mux:lpm_mux_component.data[0][12]
data0x[13] => lpm_mux:lpm_mux_component.data[0][13]
data0x[14] => lpm_mux:lpm_mux_component.data[0][14]
data0x[15] => lpm_mux:lpm_mux_component.data[0][15]
data1x[0] => lpm_mux:lpm_mux_component.data[1][0]
data1x[1] => lpm_mux:lpm_mux_component.data[1][1]
data1x[2] => lpm_mux:lpm_mux_component.data[1][2]
data1x[3] => lpm_mux:lpm_mux_component.data[1][3]
data1x[4] => lpm_mux:lpm_mux_component.data[1][4]
data1x[5] => lpm_mux:lpm_mux_component.data[1][5]
data1x[6] => lpm_mux:lpm_mux_component.data[1][6]
data1x[7] => lpm_mux:lpm_mux_component.data[1][7]
data1x[8] => lpm_mux:lpm_mux_component.data[1][8]
data1x[9] => lpm_mux:lpm_mux_component.data[1][9]
data1x[10] => lpm_mux:lpm_mux_component.data[1][10]
data1x[11] => lpm_mux:lpm_mux_component.data[1][11]
data1x[12] => lpm_mux:lpm_mux_component.data[1][12]
data1x[13] => lpm_mux:lpm_mux_component.data[1][13]
data1x[14] => lpm_mux:lpm_mux_component.data[1][14]
data1x[15] => lpm_mux:lpm_mux_component.data[1][15]
data2x[0] => lpm_mux:lpm_mux_component.data[2][0]
data2x[1] => lpm_mux:lpm_mux_component.data[2][1]
data2x[2] => lpm_mux:lpm_mux_component.data[2][2]
data2x[3] => lpm_mux:lpm_mux_component.data[2][3]
data2x[4] => lpm_mux:lpm_mux_component.data[2][4]
data2x[5] => lpm_mux:lpm_mux_component.data[2][5]
data2x[6] => lpm_mux:lpm_mux_component.data[2][6]
data2x[7] => lpm_mux:lpm_mux_component.data[2][7]
data2x[8] => lpm_mux:lpm_mux_component.data[2][8]
data2x[9] => lpm_mux:lpm_mux_component.data[2][9]
data2x[10] => lpm_mux:lpm_mux_component.data[2][10]
data2x[11] => lpm_mux:lpm_mux_component.data[2][11]
data2x[12] => lpm_mux:lpm_mux_component.data[2][12]
data2x[13] => lpm_mux:lpm_mux_component.data[2][13]
data2x[14] => lpm_mux:lpm_mux_component.data[2][14]
data2x[15] => lpm_mux:lpm_mux_component.data[2][15]
sel[0] => lpm_mux:lpm_mux_component.sel[0]
sel[1] => lpm_mux:lpm_mux_component.sel[1]
result[0] <= lpm_mux:lpm_mux_component.result[0]
result[1] <= lpm_mux:lpm_mux_component.result[1]
result[2] <= lpm_mux:lpm_mux_component.result[2]
result[3] <= lpm_mux:lpm_mux_component.result[3]
result[4] <= lpm_mux:lpm_mux_component.result[4]
result[5] <= lpm_mux:lpm_mux_component.result[5]
result[6] <= lpm_mux:lpm_mux_component.result[6]
result[7] <= lpm_mux:lpm_mux_component.result[7]
result[8] <= lpm_mux:lpm_mux_component.result[8]
result[9] <= lpm_mux:lpm_mux_component.result[9]
result[10] <= lpm_mux:lpm_mux_component.result[10]
result[11] <= lpm_mux:lpm_mux_component.result[11]
result[12] <= lpm_mux:lpm_mux_component.result[12]
result[13] <= lpm_mux:lpm_mux_component.result[13]
result[14] <= lpm_mux:lpm_mux_component.result[14]
result[15] <= lpm_mux:lpm_mux_component.result[15]


|processor|MUX_3TO1:inst13|LPM_MUX:lpm_mux_component
data[0][0] => mux_doc:auto_generated.data[0]
data[0][1] => mux_doc:auto_generated.data[1]
data[0][2] => mux_doc:auto_generated.data[2]
data[0][3] => mux_doc:auto_generated.data[3]
data[0][4] => mux_doc:auto_generated.data[4]
data[0][5] => mux_doc:auto_generated.data[5]
data[0][6] => mux_doc:auto_generated.data[6]
data[0][7] => mux_doc:auto_generated.data[7]
data[0][8] => mux_doc:auto_generated.data[8]
data[0][9] => mux_doc:auto_generated.data[9]
data[0][10] => mux_doc:auto_generated.data[10]
data[0][11] => mux_doc:auto_generated.data[11]
data[0][12] => mux_doc:auto_generated.data[12]
data[0][13] => mux_doc:auto_generated.data[13]
data[0][14] => mux_doc:auto_generated.data[14]
data[0][15] => mux_doc:auto_generated.data[15]
data[1][0] => mux_doc:auto_generated.data[16]
data[1][1] => mux_doc:auto_generated.data[17]
data[1][2] => mux_doc:auto_generated.data[18]
data[1][3] => mux_doc:auto_generated.data[19]
data[1][4] => mux_doc:auto_generated.data[20]
data[1][5] => mux_doc:auto_generated.data[21]
data[1][6] => mux_doc:auto_generated.data[22]
data[1][7] => mux_doc:auto_generated.data[23]
data[1][8] => mux_doc:auto_generated.data[24]
data[1][9] => mux_doc:auto_generated.data[25]
data[1][10] => mux_doc:auto_generated.data[26]
data[1][11] => mux_doc:auto_generated.data[27]
data[1][12] => mux_doc:auto_generated.data[28]
data[1][13] => mux_doc:auto_generated.data[29]
data[1][14] => mux_doc:auto_generated.data[30]
data[1][15] => mux_doc:auto_generated.data[31]
data[2][0] => mux_doc:auto_generated.data[32]
data[2][1] => mux_doc:auto_generated.data[33]
data[2][2] => mux_doc:auto_generated.data[34]
data[2][3] => mux_doc:auto_generated.data[35]
data[2][4] => mux_doc:auto_generated.data[36]
data[2][5] => mux_doc:auto_generated.data[37]
data[2][6] => mux_doc:auto_generated.data[38]
data[2][7] => mux_doc:auto_generated.data[39]
data[2][8] => mux_doc:auto_generated.data[40]
data[2][9] => mux_doc:auto_generated.data[41]
data[2][10] => mux_doc:auto_generated.data[42]
data[2][11] => mux_doc:auto_generated.data[43]
data[2][12] => mux_doc:auto_generated.data[44]
data[2][13] => mux_doc:auto_generated.data[45]
data[2][14] => mux_doc:auto_generated.data[46]
data[2][15] => mux_doc:auto_generated.data[47]
sel[0] => mux_doc:auto_generated.sel[0]
sel[1] => mux_doc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_doc:auto_generated.result[0]
result[1] <= mux_doc:auto_generated.result[1]
result[2] <= mux_doc:auto_generated.result[2]
result[3] <= mux_doc:auto_generated.result[3]
result[4] <= mux_doc:auto_generated.result[4]
result[5] <= mux_doc:auto_generated.result[5]
result[6] <= mux_doc:auto_generated.result[6]
result[7] <= mux_doc:auto_generated.result[7]
result[8] <= mux_doc:auto_generated.result[8]
result[9] <= mux_doc:auto_generated.result[9]
result[10] <= mux_doc:auto_generated.result[10]
result[11] <= mux_doc:auto_generated.result[11]
result[12] <= mux_doc:auto_generated.result[12]
result[13] <= mux_doc:auto_generated.result[13]
result[14] <= mux_doc:auto_generated.result[14]
result[15] <= mux_doc:auto_generated.result[15]


|processor|MUX_3TO1:inst13|LPM_MUX:lpm_mux_component|mux_doc:auto_generated
data[0] => data0_wire[0].IN0
data[1] => data0_wire[1].IN0
data[2] => data0_wire[2].IN0
data[3] => data0_wire[3].IN0
data[4] => data0_wire[4].IN0
data[5] => data0_wire[5].IN0
data[6] => data0_wire[6].IN0
data[7] => data0_wire[7].IN0
data[8] => data0_wire[8].IN0
data[9] => data0_wire[9].IN0
data[10] => data0_wire[10].IN0
data[11] => data0_wire[11].IN0
data[12] => data0_wire[12].IN0
data[13] => data0_wire[13].IN0
data[14] => data0_wire[14].IN0
data[15] => data0_wire[15].IN0
data[16] => data1_wire[0].IN0
data[17] => data1_wire[1].IN0
data[18] => data1_wire[2].IN0
data[19] => data1_wire[3].IN0
data[20] => data1_wire[4].IN0
data[21] => data1_wire[5].IN0
data[22] => data1_wire[6].IN0
data[23] => data1_wire[7].IN0
data[24] => data1_wire[8].IN0
data[25] => data1_wire[9].IN0
data[26] => data1_wire[10].IN0
data[27] => data1_wire[11].IN0
data[28] => data1_wire[12].IN0
data[29] => data1_wire[13].IN0
data[30] => data1_wire[14].IN0
data[31] => data1_wire[15].IN0
data[32] => data2_wire[0].IN0
data[33] => data2_wire[1].IN0
data[34] => data2_wire[2].IN0
data[35] => data2_wire[3].IN0
data[36] => data2_wire[4].IN0
data[37] => data2_wire[5].IN0
data[38] => data2_wire[6].IN0
data[39] => data2_wire[7].IN0
data[40] => data2_wire[8].IN0
data[41] => data2_wire[9].IN0
data[42] => data2_wire[10].IN0
data[43] => data2_wire[11].IN0
data[44] => data2_wire[12].IN0
data[45] => data2_wire[13].IN0
data[46] => data2_wire[14].IN0
data[47] => data2_wire[15].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[15].IN0
sel[0] => data1_wire[15].IN1
sel[0] => data1_wire[14].IN1
sel[0] => data1_wire[13].IN1
sel[0] => data1_wire[12].IN1
sel[0] => data1_wire[11].IN1
sel[0] => data1_wire[10].IN1
sel[0] => data1_wire[9].IN1
sel[0] => data1_wire[8].IN1
sel[0] => data1_wire[7].IN1
sel[0] => data1_wire[6].IN1
sel[0] => data1_wire[5].IN1
sel[0] => data1_wire[4].IN1
sel[0] => data1_wire[3].IN1
sel[0] => data1_wire[2].IN1
sel[0] => data1_wire[1].IN1
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[15].IN1
sel[1] => data2_wire[14].IN1
sel[1] => data2_wire[13].IN1
sel[1] => data2_wire[12].IN1
sel[1] => data2_wire[11].IN1
sel[1] => data2_wire[10].IN1
sel[1] => data2_wire[9].IN1
sel[1] => data2_wire[8].IN1
sel[1] => data2_wire[7].IN1
sel[1] => data2_wire[6].IN1
sel[1] => data2_wire[5].IN1
sel[1] => data2_wire[4].IN1
sel[1] => data2_wire[3].IN1
sel[1] => data2_wire[2].IN1
sel[1] => data2_wire[1].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|processor|REG_16BIT_SCLR:inst9
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
sclr => lpm_ff:lpm_ff_component.sclr
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|processor|REG_16BIT_SCLR:inst9|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => dffs[15].SCLR
sclr => dffs[14].SCLR
sclr => dffs[13].SCLR
sclr => dffs[12].SCLR
sclr => dffs[11].SCLR
sclr => dffs[10].SCLR
sclr => dffs[9].SCLR
sclr => dffs[8].SCLR
sclr => dffs[7].SCLR
sclr => dffs[6].SCLR
sclr => dffs[5].SCLR
sclr => dffs[4].SCLR
sclr => dffs[3].SCLR
sclr => dffs[2].SCLR
sclr => dffs[1].SCLR
sclr => dffs[0].SCLR
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:inst7
dataS[0] <= MUX_16BIT_16TO1:inst52.result[0]
dataS[1] <= MUX_16BIT_16TO1:inst52.result[1]
dataS[2] <= MUX_16BIT_16TO1:inst52.result[2]
dataS[3] <= MUX_16BIT_16TO1:inst52.result[3]
dataS[4] <= MUX_16BIT_16TO1:inst52.result[4]
dataS[5] <= MUX_16BIT_16TO1:inst52.result[5]
dataS[6] <= MUX_16BIT_16TO1:inst52.result[6]
dataS[7] <= MUX_16BIT_16TO1:inst52.result[7]
dataS[8] <= MUX_16BIT_16TO1:inst52.result[8]
dataS[9] <= MUX_16BIT_16TO1:inst52.result[9]
dataS[10] <= MUX_16BIT_16TO1:inst52.result[10]
dataS[11] <= MUX_16BIT_16TO1:inst52.result[11]
dataS[12] <= MUX_16BIT_16TO1:inst52.result[12]
dataS[13] <= MUX_16BIT_16TO1:inst52.result[13]
dataS[14] <= MUX_16BIT_16TO1:inst52.result[14]
dataS[15] <= MUX_16BIT_16TO1:inst52.result[15]
clock => DFF_16BIT:Reg10.clock
clock => DFF_16BIT:Reg11.clock
clock => DFF_16BIT:Reg12.clock
clock => DFF_16BIT:Reg13.clock
clock => DFF_16BIT:Reg14.clock
clock => DFF_16BIT:Reg15.clock
clock => DFF_16BIT:Reg1.clock
clock => DFF_16BIT:Reg2.clock
clock => DFF_16BIT:Reg3.clock
clock => DFF_16BIT:Reg4.clock
clock => DFF_16BIT:Reg5.clock
clock => DFF_16BIT:Reg6.clock
clock => DFF_16BIT:Reg7.clock
clock => DFF_16BIT:Reg8.clock
clock => DFF_16BIT:Reg9.clock
regD[0] => DECODE_4TO16:inst.data[0]
regD[1] => DECODE_4TO16:inst.data[1]
regD[2] => DECODE_4TO16:inst.data[2]
regD[3] => DECODE_4TO16:inst.data[3]
WE => inst44.IN1
WE => inst45.IN1
WE => inst46.IN1
WE => inst47.IN1
WE => inst48.IN1
WE => inst49.IN1
WE => inst41.IN1
WE => inst40.IN1
WE => inst39.IN1
WE => inst38.IN1
WE => inst37.IN1
WE => inst35.IN1
WE => inst36.IN1
WE => inst42.IN1
WE => inst43.IN1
reset => DFF_16BIT:Reg10.aclr
reset => DFF_16BIT:Reg11.aclr
reset => DFF_16BIT:Reg12.aclr
reset => DFF_16BIT:Reg13.aclr
reset => DFF_16BIT:Reg14.aclr
reset => DFF_16BIT:Reg15.aclr
reset => DFF_16BIT:Reg1.aclr
reset => DFF_16BIT:Reg2.aclr
reset => DFF_16BIT:Reg3.aclr
reset => DFF_16BIT:Reg4.aclr
reset => DFF_16BIT:Reg5.aclr
reset => DFF_16BIT:Reg6.aclr
reset => DFF_16BIT:Reg7.aclr
reset => DFF_16BIT:Reg8.aclr
reset => DFF_16BIT:Reg9.aclr
dataD[0] => DFF_16BIT:Reg10.data[0]
dataD[0] => DFF_16BIT:Reg11.data[0]
dataD[0] => DFF_16BIT:Reg12.data[0]
dataD[0] => DFF_16BIT:Reg13.data[0]
dataD[0] => DFF_16BIT:Reg14.data[0]
dataD[0] => DFF_16BIT:Reg15.data[0]
dataD[0] => DFF_16BIT:Reg1.data[0]
dataD[0] => DFF_16BIT:Reg2.data[0]
dataD[0] => DFF_16BIT:Reg3.data[0]
dataD[0] => DFF_16BIT:Reg4.data[0]
dataD[0] => DFF_16BIT:Reg5.data[0]
dataD[0] => DFF_16BIT:Reg6.data[0]
dataD[0] => DFF_16BIT:Reg7.data[0]
dataD[0] => DFF_16BIT:Reg8.data[0]
dataD[0] => DFF_16BIT:Reg9.data[0]
dataD[1] => DFF_16BIT:Reg10.data[1]
dataD[1] => DFF_16BIT:Reg11.data[1]
dataD[1] => DFF_16BIT:Reg12.data[1]
dataD[1] => DFF_16BIT:Reg13.data[1]
dataD[1] => DFF_16BIT:Reg14.data[1]
dataD[1] => DFF_16BIT:Reg15.data[1]
dataD[1] => DFF_16BIT:Reg1.data[1]
dataD[1] => DFF_16BIT:Reg2.data[1]
dataD[1] => DFF_16BIT:Reg3.data[1]
dataD[1] => DFF_16BIT:Reg4.data[1]
dataD[1] => DFF_16BIT:Reg5.data[1]
dataD[1] => DFF_16BIT:Reg6.data[1]
dataD[1] => DFF_16BIT:Reg7.data[1]
dataD[1] => DFF_16BIT:Reg8.data[1]
dataD[1] => DFF_16BIT:Reg9.data[1]
dataD[2] => DFF_16BIT:Reg10.data[2]
dataD[2] => DFF_16BIT:Reg11.data[2]
dataD[2] => DFF_16BIT:Reg12.data[2]
dataD[2] => DFF_16BIT:Reg13.data[2]
dataD[2] => DFF_16BIT:Reg14.data[2]
dataD[2] => DFF_16BIT:Reg15.data[2]
dataD[2] => DFF_16BIT:Reg1.data[2]
dataD[2] => DFF_16BIT:Reg2.data[2]
dataD[2] => DFF_16BIT:Reg3.data[2]
dataD[2] => DFF_16BIT:Reg4.data[2]
dataD[2] => DFF_16BIT:Reg5.data[2]
dataD[2] => DFF_16BIT:Reg6.data[2]
dataD[2] => DFF_16BIT:Reg7.data[2]
dataD[2] => DFF_16BIT:Reg8.data[2]
dataD[2] => DFF_16BIT:Reg9.data[2]
dataD[3] => DFF_16BIT:Reg10.data[3]
dataD[3] => DFF_16BIT:Reg11.data[3]
dataD[3] => DFF_16BIT:Reg12.data[3]
dataD[3] => DFF_16BIT:Reg13.data[3]
dataD[3] => DFF_16BIT:Reg14.data[3]
dataD[3] => DFF_16BIT:Reg15.data[3]
dataD[3] => DFF_16BIT:Reg1.data[3]
dataD[3] => DFF_16BIT:Reg2.data[3]
dataD[3] => DFF_16BIT:Reg3.data[3]
dataD[3] => DFF_16BIT:Reg4.data[3]
dataD[3] => DFF_16BIT:Reg5.data[3]
dataD[3] => DFF_16BIT:Reg6.data[3]
dataD[3] => DFF_16BIT:Reg7.data[3]
dataD[3] => DFF_16BIT:Reg8.data[3]
dataD[3] => DFF_16BIT:Reg9.data[3]
dataD[4] => DFF_16BIT:Reg10.data[4]
dataD[4] => DFF_16BIT:Reg11.data[4]
dataD[4] => DFF_16BIT:Reg12.data[4]
dataD[4] => DFF_16BIT:Reg13.data[4]
dataD[4] => DFF_16BIT:Reg14.data[4]
dataD[4] => DFF_16BIT:Reg15.data[4]
dataD[4] => DFF_16BIT:Reg1.data[4]
dataD[4] => DFF_16BIT:Reg2.data[4]
dataD[4] => DFF_16BIT:Reg3.data[4]
dataD[4] => DFF_16BIT:Reg4.data[4]
dataD[4] => DFF_16BIT:Reg5.data[4]
dataD[4] => DFF_16BIT:Reg6.data[4]
dataD[4] => DFF_16BIT:Reg7.data[4]
dataD[4] => DFF_16BIT:Reg8.data[4]
dataD[4] => DFF_16BIT:Reg9.data[4]
dataD[5] => DFF_16BIT:Reg10.data[5]
dataD[5] => DFF_16BIT:Reg11.data[5]
dataD[5] => DFF_16BIT:Reg12.data[5]
dataD[5] => DFF_16BIT:Reg13.data[5]
dataD[5] => DFF_16BIT:Reg14.data[5]
dataD[5] => DFF_16BIT:Reg15.data[5]
dataD[5] => DFF_16BIT:Reg1.data[5]
dataD[5] => DFF_16BIT:Reg2.data[5]
dataD[5] => DFF_16BIT:Reg3.data[5]
dataD[5] => DFF_16BIT:Reg4.data[5]
dataD[5] => DFF_16BIT:Reg5.data[5]
dataD[5] => DFF_16BIT:Reg6.data[5]
dataD[5] => DFF_16BIT:Reg7.data[5]
dataD[5] => DFF_16BIT:Reg8.data[5]
dataD[5] => DFF_16BIT:Reg9.data[5]
dataD[6] => DFF_16BIT:Reg10.data[6]
dataD[6] => DFF_16BIT:Reg11.data[6]
dataD[6] => DFF_16BIT:Reg12.data[6]
dataD[6] => DFF_16BIT:Reg13.data[6]
dataD[6] => DFF_16BIT:Reg14.data[6]
dataD[6] => DFF_16BIT:Reg15.data[6]
dataD[6] => DFF_16BIT:Reg1.data[6]
dataD[6] => DFF_16BIT:Reg2.data[6]
dataD[6] => DFF_16BIT:Reg3.data[6]
dataD[6] => DFF_16BIT:Reg4.data[6]
dataD[6] => DFF_16BIT:Reg5.data[6]
dataD[6] => DFF_16BIT:Reg6.data[6]
dataD[6] => DFF_16BIT:Reg7.data[6]
dataD[6] => DFF_16BIT:Reg8.data[6]
dataD[6] => DFF_16BIT:Reg9.data[6]
dataD[7] => DFF_16BIT:Reg10.data[7]
dataD[7] => DFF_16BIT:Reg11.data[7]
dataD[7] => DFF_16BIT:Reg12.data[7]
dataD[7] => DFF_16BIT:Reg13.data[7]
dataD[7] => DFF_16BIT:Reg14.data[7]
dataD[7] => DFF_16BIT:Reg15.data[7]
dataD[7] => DFF_16BIT:Reg1.data[7]
dataD[7] => DFF_16BIT:Reg2.data[7]
dataD[7] => DFF_16BIT:Reg3.data[7]
dataD[7] => DFF_16BIT:Reg4.data[7]
dataD[7] => DFF_16BIT:Reg5.data[7]
dataD[7] => DFF_16BIT:Reg6.data[7]
dataD[7] => DFF_16BIT:Reg7.data[7]
dataD[7] => DFF_16BIT:Reg8.data[7]
dataD[7] => DFF_16BIT:Reg9.data[7]
dataD[8] => DFF_16BIT:Reg10.data[8]
dataD[8] => DFF_16BIT:Reg11.data[8]
dataD[8] => DFF_16BIT:Reg12.data[8]
dataD[8] => DFF_16BIT:Reg13.data[8]
dataD[8] => DFF_16BIT:Reg14.data[8]
dataD[8] => DFF_16BIT:Reg15.data[8]
dataD[8] => DFF_16BIT:Reg1.data[8]
dataD[8] => DFF_16BIT:Reg2.data[8]
dataD[8] => DFF_16BIT:Reg3.data[8]
dataD[8] => DFF_16BIT:Reg4.data[8]
dataD[8] => DFF_16BIT:Reg5.data[8]
dataD[8] => DFF_16BIT:Reg6.data[8]
dataD[8] => DFF_16BIT:Reg7.data[8]
dataD[8] => DFF_16BIT:Reg8.data[8]
dataD[8] => DFF_16BIT:Reg9.data[8]
dataD[9] => DFF_16BIT:Reg10.data[9]
dataD[9] => DFF_16BIT:Reg11.data[9]
dataD[9] => DFF_16BIT:Reg12.data[9]
dataD[9] => DFF_16BIT:Reg13.data[9]
dataD[9] => DFF_16BIT:Reg14.data[9]
dataD[9] => DFF_16BIT:Reg15.data[9]
dataD[9] => DFF_16BIT:Reg1.data[9]
dataD[9] => DFF_16BIT:Reg2.data[9]
dataD[9] => DFF_16BIT:Reg3.data[9]
dataD[9] => DFF_16BIT:Reg4.data[9]
dataD[9] => DFF_16BIT:Reg5.data[9]
dataD[9] => DFF_16BIT:Reg6.data[9]
dataD[9] => DFF_16BIT:Reg7.data[9]
dataD[9] => DFF_16BIT:Reg8.data[9]
dataD[9] => DFF_16BIT:Reg9.data[9]
dataD[10] => DFF_16BIT:Reg10.data[10]
dataD[10] => DFF_16BIT:Reg11.data[10]
dataD[10] => DFF_16BIT:Reg12.data[10]
dataD[10] => DFF_16BIT:Reg13.data[10]
dataD[10] => DFF_16BIT:Reg14.data[10]
dataD[10] => DFF_16BIT:Reg15.data[10]
dataD[10] => DFF_16BIT:Reg1.data[10]
dataD[10] => DFF_16BIT:Reg2.data[10]
dataD[10] => DFF_16BIT:Reg3.data[10]
dataD[10] => DFF_16BIT:Reg4.data[10]
dataD[10] => DFF_16BIT:Reg5.data[10]
dataD[10] => DFF_16BIT:Reg6.data[10]
dataD[10] => DFF_16BIT:Reg7.data[10]
dataD[10] => DFF_16BIT:Reg8.data[10]
dataD[10] => DFF_16BIT:Reg9.data[10]
dataD[11] => DFF_16BIT:Reg10.data[11]
dataD[11] => DFF_16BIT:Reg11.data[11]
dataD[11] => DFF_16BIT:Reg12.data[11]
dataD[11] => DFF_16BIT:Reg13.data[11]
dataD[11] => DFF_16BIT:Reg14.data[11]
dataD[11] => DFF_16BIT:Reg15.data[11]
dataD[11] => DFF_16BIT:Reg1.data[11]
dataD[11] => DFF_16BIT:Reg2.data[11]
dataD[11] => DFF_16BIT:Reg3.data[11]
dataD[11] => DFF_16BIT:Reg4.data[11]
dataD[11] => DFF_16BIT:Reg5.data[11]
dataD[11] => DFF_16BIT:Reg6.data[11]
dataD[11] => DFF_16BIT:Reg7.data[11]
dataD[11] => DFF_16BIT:Reg8.data[11]
dataD[11] => DFF_16BIT:Reg9.data[11]
dataD[12] => DFF_16BIT:Reg10.data[12]
dataD[12] => DFF_16BIT:Reg11.data[12]
dataD[12] => DFF_16BIT:Reg12.data[12]
dataD[12] => DFF_16BIT:Reg13.data[12]
dataD[12] => DFF_16BIT:Reg14.data[12]
dataD[12] => DFF_16BIT:Reg15.data[12]
dataD[12] => DFF_16BIT:Reg1.data[12]
dataD[12] => DFF_16BIT:Reg2.data[12]
dataD[12] => DFF_16BIT:Reg3.data[12]
dataD[12] => DFF_16BIT:Reg4.data[12]
dataD[12] => DFF_16BIT:Reg5.data[12]
dataD[12] => DFF_16BIT:Reg6.data[12]
dataD[12] => DFF_16BIT:Reg7.data[12]
dataD[12] => DFF_16BIT:Reg8.data[12]
dataD[12] => DFF_16BIT:Reg9.data[12]
dataD[13] => DFF_16BIT:Reg10.data[13]
dataD[13] => DFF_16BIT:Reg11.data[13]
dataD[13] => DFF_16BIT:Reg12.data[13]
dataD[13] => DFF_16BIT:Reg13.data[13]
dataD[13] => DFF_16BIT:Reg14.data[13]
dataD[13] => DFF_16BIT:Reg15.data[13]
dataD[13] => DFF_16BIT:Reg1.data[13]
dataD[13] => DFF_16BIT:Reg2.data[13]
dataD[13] => DFF_16BIT:Reg3.data[13]
dataD[13] => DFF_16BIT:Reg4.data[13]
dataD[13] => DFF_16BIT:Reg5.data[13]
dataD[13] => DFF_16BIT:Reg6.data[13]
dataD[13] => DFF_16BIT:Reg7.data[13]
dataD[13] => DFF_16BIT:Reg8.data[13]
dataD[13] => DFF_16BIT:Reg9.data[13]
dataD[14] => DFF_16BIT:Reg10.data[14]
dataD[14] => DFF_16BIT:Reg11.data[14]
dataD[14] => DFF_16BIT:Reg12.data[14]
dataD[14] => DFF_16BIT:Reg13.data[14]
dataD[14] => DFF_16BIT:Reg14.data[14]
dataD[14] => DFF_16BIT:Reg15.data[14]
dataD[14] => DFF_16BIT:Reg1.data[14]
dataD[14] => DFF_16BIT:Reg2.data[14]
dataD[14] => DFF_16BIT:Reg3.data[14]
dataD[14] => DFF_16BIT:Reg4.data[14]
dataD[14] => DFF_16BIT:Reg5.data[14]
dataD[14] => DFF_16BIT:Reg6.data[14]
dataD[14] => DFF_16BIT:Reg7.data[14]
dataD[14] => DFF_16BIT:Reg8.data[14]
dataD[14] => DFF_16BIT:Reg9.data[14]
dataD[15] => DFF_16BIT:Reg10.data[15]
dataD[15] => DFF_16BIT:Reg11.data[15]
dataD[15] => DFF_16BIT:Reg12.data[15]
dataD[15] => DFF_16BIT:Reg13.data[15]
dataD[15] => DFF_16BIT:Reg14.data[15]
dataD[15] => DFF_16BIT:Reg15.data[15]
dataD[15] => DFF_16BIT:Reg1.data[15]
dataD[15] => DFF_16BIT:Reg2.data[15]
dataD[15] => DFF_16BIT:Reg3.data[15]
dataD[15] => DFF_16BIT:Reg4.data[15]
dataD[15] => DFF_16BIT:Reg5.data[15]
dataD[15] => DFF_16BIT:Reg6.data[15]
dataD[15] => DFF_16BIT:Reg7.data[15]
dataD[15] => DFF_16BIT:Reg8.data[15]
dataD[15] => DFF_16BIT:Reg9.data[15]
regS[0] => MUX_16BIT_16TO1:inst52.sel[0]
regS[1] => MUX_16BIT_16TO1:inst52.sel[1]
regS[2] => MUX_16BIT_16TO1:inst52.sel[2]
regS[3] => MUX_16BIT_16TO1:inst52.sel[3]
dataT[0] <= MUX_16BIT_16TO1:inst53.result[0]
dataT[1] <= MUX_16BIT_16TO1:inst53.result[1]
dataT[2] <= MUX_16BIT_16TO1:inst53.result[2]
dataT[3] <= MUX_16BIT_16TO1:inst53.result[3]
dataT[4] <= MUX_16BIT_16TO1:inst53.result[4]
dataT[5] <= MUX_16BIT_16TO1:inst53.result[5]
dataT[6] <= MUX_16BIT_16TO1:inst53.result[6]
dataT[7] <= MUX_16BIT_16TO1:inst53.result[7]
dataT[8] <= MUX_16BIT_16TO1:inst53.result[8]
dataT[9] <= MUX_16BIT_16TO1:inst53.result[9]
dataT[10] <= MUX_16BIT_16TO1:inst53.result[10]
dataT[11] <= MUX_16BIT_16TO1:inst53.result[11]
dataT[12] <= MUX_16BIT_16TO1:inst53.result[12]
dataT[13] <= MUX_16BIT_16TO1:inst53.result[13]
dataT[14] <= MUX_16BIT_16TO1:inst53.result[14]
dataT[15] <= MUX_16BIT_16TO1:inst53.result[15]
regT[0] => MUX_16BIT_16TO1:inst53.sel[0]
regT[1] => MUX_16BIT_16TO1:inst53.sel[1]
regT[2] => MUX_16BIT_16TO1:inst53.sel[2]
regT[3] => MUX_16BIT_16TO1:inst53.sel[3]
r0[0] <= ZERO:inst54.result[0]
r0[1] <= ZERO:inst54.result[1]
r0[2] <= ZERO:inst54.result[2]
r0[3] <= ZERO:inst54.result[3]
r0[4] <= ZERO:inst54.result[4]
r0[5] <= ZERO:inst54.result[5]
r0[6] <= ZERO:inst54.result[6]
r0[7] <= ZERO:inst54.result[7]
r0[8] <= ZERO:inst54.result[8]
r0[9] <= ZERO:inst54.result[9]
r0[10] <= ZERO:inst54.result[10]
r0[11] <= ZERO:inst54.result[11]
r0[12] <= ZERO:inst54.result[12]
r0[13] <= ZERO:inst54.result[13]
r0[14] <= ZERO:inst54.result[14]
r0[15] <= ZERO:inst54.result[15]
r1[0] <= DFF_16BIT:Reg1.q[0]
r1[1] <= DFF_16BIT:Reg1.q[1]
r1[2] <= DFF_16BIT:Reg1.q[2]
r1[3] <= DFF_16BIT:Reg1.q[3]
r1[4] <= DFF_16BIT:Reg1.q[4]
r1[5] <= DFF_16BIT:Reg1.q[5]
r1[6] <= DFF_16BIT:Reg1.q[6]
r1[7] <= DFF_16BIT:Reg1.q[7]
r1[8] <= DFF_16BIT:Reg1.q[8]
r1[9] <= DFF_16BIT:Reg1.q[9]
r1[10] <= DFF_16BIT:Reg1.q[10]
r1[11] <= DFF_16BIT:Reg1.q[11]
r1[12] <= DFF_16BIT:Reg1.q[12]
r1[13] <= DFF_16BIT:Reg1.q[13]
r1[14] <= DFF_16BIT:Reg1.q[14]
r1[15] <= DFF_16BIT:Reg1.q[15]
r10[0] <= DFF_16BIT:Reg10.q[0]
r10[1] <= DFF_16BIT:Reg10.q[1]
r10[2] <= DFF_16BIT:Reg10.q[2]
r10[3] <= DFF_16BIT:Reg10.q[3]
r10[4] <= DFF_16BIT:Reg10.q[4]
r10[5] <= DFF_16BIT:Reg10.q[5]
r10[6] <= DFF_16BIT:Reg10.q[6]
r10[7] <= DFF_16BIT:Reg10.q[7]
r10[8] <= DFF_16BIT:Reg10.q[8]
r10[9] <= DFF_16BIT:Reg10.q[9]
r10[10] <= DFF_16BIT:Reg10.q[10]
r10[11] <= DFF_16BIT:Reg10.q[11]
r10[12] <= DFF_16BIT:Reg10.q[12]
r10[13] <= DFF_16BIT:Reg10.q[13]
r10[14] <= DFF_16BIT:Reg10.q[14]
r10[15] <= DFF_16BIT:Reg10.q[15]
r11[0] <= DFF_16BIT:Reg11.q[0]
r11[1] <= DFF_16BIT:Reg11.q[1]
r11[2] <= DFF_16BIT:Reg11.q[2]
r11[3] <= DFF_16BIT:Reg11.q[3]
r11[4] <= DFF_16BIT:Reg11.q[4]
r11[5] <= DFF_16BIT:Reg11.q[5]
r11[6] <= DFF_16BIT:Reg11.q[6]
r11[7] <= DFF_16BIT:Reg11.q[7]
r11[8] <= DFF_16BIT:Reg11.q[8]
r11[9] <= DFF_16BIT:Reg11.q[9]
r11[10] <= DFF_16BIT:Reg11.q[10]
r11[11] <= DFF_16BIT:Reg11.q[11]
r11[12] <= DFF_16BIT:Reg11.q[12]
r11[13] <= DFF_16BIT:Reg11.q[13]
r11[14] <= DFF_16BIT:Reg11.q[14]
r11[15] <= DFF_16BIT:Reg11.q[15]
r12[0] <= DFF_16BIT:Reg12.q[0]
r12[1] <= DFF_16BIT:Reg12.q[1]
r12[2] <= DFF_16BIT:Reg12.q[2]
r12[3] <= DFF_16BIT:Reg12.q[3]
r12[4] <= DFF_16BIT:Reg12.q[4]
r12[5] <= DFF_16BIT:Reg12.q[5]
r12[6] <= DFF_16BIT:Reg12.q[6]
r12[7] <= DFF_16BIT:Reg12.q[7]
r12[8] <= DFF_16BIT:Reg12.q[8]
r12[9] <= DFF_16BIT:Reg12.q[9]
r12[10] <= DFF_16BIT:Reg12.q[10]
r12[11] <= DFF_16BIT:Reg12.q[11]
r12[12] <= DFF_16BIT:Reg12.q[12]
r12[13] <= DFF_16BIT:Reg12.q[13]
r12[14] <= DFF_16BIT:Reg12.q[14]
r12[15] <= DFF_16BIT:Reg12.q[15]
r13[0] <= DFF_16BIT:Reg13.q[0]
r13[1] <= DFF_16BIT:Reg13.q[1]
r13[2] <= DFF_16BIT:Reg13.q[2]
r13[3] <= DFF_16BIT:Reg13.q[3]
r13[4] <= DFF_16BIT:Reg13.q[4]
r13[5] <= DFF_16BIT:Reg13.q[5]
r13[6] <= DFF_16BIT:Reg13.q[6]
r13[7] <= DFF_16BIT:Reg13.q[7]
r13[8] <= DFF_16BIT:Reg13.q[8]
r13[9] <= DFF_16BIT:Reg13.q[9]
r13[10] <= DFF_16BIT:Reg13.q[10]
r13[11] <= DFF_16BIT:Reg13.q[11]
r13[12] <= DFF_16BIT:Reg13.q[12]
r13[13] <= DFF_16BIT:Reg13.q[13]
r13[14] <= DFF_16BIT:Reg13.q[14]
r13[15] <= DFF_16BIT:Reg13.q[15]
r14[0] <= DFF_16BIT:Reg14.q[0]
r14[1] <= DFF_16BIT:Reg14.q[1]
r14[2] <= DFF_16BIT:Reg14.q[2]
r14[3] <= DFF_16BIT:Reg14.q[3]
r14[4] <= DFF_16BIT:Reg14.q[4]
r14[5] <= DFF_16BIT:Reg14.q[5]
r14[6] <= DFF_16BIT:Reg14.q[6]
r14[7] <= DFF_16BIT:Reg14.q[7]
r14[8] <= DFF_16BIT:Reg14.q[8]
r14[9] <= DFF_16BIT:Reg14.q[9]
r14[10] <= DFF_16BIT:Reg14.q[10]
r14[11] <= DFF_16BIT:Reg14.q[11]
r14[12] <= DFF_16BIT:Reg14.q[12]
r14[13] <= DFF_16BIT:Reg14.q[13]
r14[14] <= DFF_16BIT:Reg14.q[14]
r14[15] <= DFF_16BIT:Reg14.q[15]
r15[0] <= DFF_16BIT:Reg15.q[0]
r15[1] <= DFF_16BIT:Reg15.q[1]
r15[2] <= DFF_16BIT:Reg15.q[2]
r15[3] <= DFF_16BIT:Reg15.q[3]
r15[4] <= DFF_16BIT:Reg15.q[4]
r15[5] <= DFF_16BIT:Reg15.q[5]
r15[6] <= DFF_16BIT:Reg15.q[6]
r15[7] <= DFF_16BIT:Reg15.q[7]
r15[8] <= DFF_16BIT:Reg15.q[8]
r15[9] <= DFF_16BIT:Reg15.q[9]
r15[10] <= DFF_16BIT:Reg15.q[10]
r15[11] <= DFF_16BIT:Reg15.q[11]
r15[12] <= DFF_16BIT:Reg15.q[12]
r15[13] <= DFF_16BIT:Reg15.q[13]
r15[14] <= DFF_16BIT:Reg15.q[14]
r15[15] <= DFF_16BIT:Reg15.q[15]
r2[0] <= DFF_16BIT:Reg2.q[0]
r2[1] <= DFF_16BIT:Reg2.q[1]
r2[2] <= DFF_16BIT:Reg2.q[2]
r2[3] <= DFF_16BIT:Reg2.q[3]
r2[4] <= DFF_16BIT:Reg2.q[4]
r2[5] <= DFF_16BIT:Reg2.q[5]
r2[6] <= DFF_16BIT:Reg2.q[6]
r2[7] <= DFF_16BIT:Reg2.q[7]
r2[8] <= DFF_16BIT:Reg2.q[8]
r2[9] <= DFF_16BIT:Reg2.q[9]
r2[10] <= DFF_16BIT:Reg2.q[10]
r2[11] <= DFF_16BIT:Reg2.q[11]
r2[12] <= DFF_16BIT:Reg2.q[12]
r2[13] <= DFF_16BIT:Reg2.q[13]
r2[14] <= DFF_16BIT:Reg2.q[14]
r2[15] <= DFF_16BIT:Reg2.q[15]
r3[0] <= DFF_16BIT:Reg3.q[0]
r3[1] <= DFF_16BIT:Reg3.q[1]
r3[2] <= DFF_16BIT:Reg3.q[2]
r3[3] <= DFF_16BIT:Reg3.q[3]
r3[4] <= DFF_16BIT:Reg3.q[4]
r3[5] <= DFF_16BIT:Reg3.q[5]
r3[6] <= DFF_16BIT:Reg3.q[6]
r3[7] <= DFF_16BIT:Reg3.q[7]
r3[8] <= DFF_16BIT:Reg3.q[8]
r3[9] <= DFF_16BIT:Reg3.q[9]
r3[10] <= DFF_16BIT:Reg3.q[10]
r3[11] <= DFF_16BIT:Reg3.q[11]
r3[12] <= DFF_16BIT:Reg3.q[12]
r3[13] <= DFF_16BIT:Reg3.q[13]
r3[14] <= DFF_16BIT:Reg3.q[14]
r3[15] <= DFF_16BIT:Reg3.q[15]
r4[0] <= DFF_16BIT:Reg4.q[0]
r4[1] <= DFF_16BIT:Reg4.q[1]
r4[2] <= DFF_16BIT:Reg4.q[2]
r4[3] <= DFF_16BIT:Reg4.q[3]
r4[4] <= DFF_16BIT:Reg4.q[4]
r4[5] <= DFF_16BIT:Reg4.q[5]
r4[6] <= DFF_16BIT:Reg4.q[6]
r4[7] <= DFF_16BIT:Reg4.q[7]
r4[8] <= DFF_16BIT:Reg4.q[8]
r4[9] <= DFF_16BIT:Reg4.q[9]
r4[10] <= DFF_16BIT:Reg4.q[10]
r4[11] <= DFF_16BIT:Reg4.q[11]
r4[12] <= DFF_16BIT:Reg4.q[12]
r4[13] <= DFF_16BIT:Reg4.q[13]
r4[14] <= DFF_16BIT:Reg4.q[14]
r4[15] <= DFF_16BIT:Reg4.q[15]
r5[0] <= DFF_16BIT:Reg5.q[0]
r5[1] <= DFF_16BIT:Reg5.q[1]
r5[2] <= DFF_16BIT:Reg5.q[2]
r5[3] <= DFF_16BIT:Reg5.q[3]
r5[4] <= DFF_16BIT:Reg5.q[4]
r5[5] <= DFF_16BIT:Reg5.q[5]
r5[6] <= DFF_16BIT:Reg5.q[6]
r5[7] <= DFF_16BIT:Reg5.q[7]
r5[8] <= DFF_16BIT:Reg5.q[8]
r5[9] <= DFF_16BIT:Reg5.q[9]
r5[10] <= DFF_16BIT:Reg5.q[10]
r5[11] <= DFF_16BIT:Reg5.q[11]
r5[12] <= DFF_16BIT:Reg5.q[12]
r5[13] <= DFF_16BIT:Reg5.q[13]
r5[14] <= DFF_16BIT:Reg5.q[14]
r5[15] <= DFF_16BIT:Reg5.q[15]
r6[0] <= DFF_16BIT:Reg6.q[0]
r6[1] <= DFF_16BIT:Reg6.q[1]
r6[2] <= DFF_16BIT:Reg6.q[2]
r6[3] <= DFF_16BIT:Reg6.q[3]
r6[4] <= DFF_16BIT:Reg6.q[4]
r6[5] <= DFF_16BIT:Reg6.q[5]
r6[6] <= DFF_16BIT:Reg6.q[6]
r6[7] <= DFF_16BIT:Reg6.q[7]
r6[8] <= DFF_16BIT:Reg6.q[8]
r6[9] <= DFF_16BIT:Reg6.q[9]
r6[10] <= DFF_16BIT:Reg6.q[10]
r6[11] <= DFF_16BIT:Reg6.q[11]
r6[12] <= DFF_16BIT:Reg6.q[12]
r6[13] <= DFF_16BIT:Reg6.q[13]
r6[14] <= DFF_16BIT:Reg6.q[14]
r6[15] <= DFF_16BIT:Reg6.q[15]
r7[0] <= DFF_16BIT:Reg7.q[0]
r7[1] <= DFF_16BIT:Reg7.q[1]
r7[2] <= DFF_16BIT:Reg7.q[2]
r7[3] <= DFF_16BIT:Reg7.q[3]
r7[4] <= DFF_16BIT:Reg7.q[4]
r7[5] <= DFF_16BIT:Reg7.q[5]
r7[6] <= DFF_16BIT:Reg7.q[6]
r7[7] <= DFF_16BIT:Reg7.q[7]
r7[8] <= DFF_16BIT:Reg7.q[8]
r7[9] <= DFF_16BIT:Reg7.q[9]
r7[10] <= DFF_16BIT:Reg7.q[10]
r7[11] <= DFF_16BIT:Reg7.q[11]
r7[12] <= DFF_16BIT:Reg7.q[12]
r7[13] <= DFF_16BIT:Reg7.q[13]
r7[14] <= DFF_16BIT:Reg7.q[14]
r7[15] <= DFF_16BIT:Reg7.q[15]
r8[0] <= DFF_16BIT:Reg8.q[0]
r8[1] <= DFF_16BIT:Reg8.q[1]
r8[2] <= DFF_16BIT:Reg8.q[2]
r8[3] <= DFF_16BIT:Reg8.q[3]
r8[4] <= DFF_16BIT:Reg8.q[4]
r8[5] <= DFF_16BIT:Reg8.q[5]
r8[6] <= DFF_16BIT:Reg8.q[6]
r8[7] <= DFF_16BIT:Reg8.q[7]
r8[8] <= DFF_16BIT:Reg8.q[8]
r8[9] <= DFF_16BIT:Reg8.q[9]
r8[10] <= DFF_16BIT:Reg8.q[10]
r8[11] <= DFF_16BIT:Reg8.q[11]
r8[12] <= DFF_16BIT:Reg8.q[12]
r8[13] <= DFF_16BIT:Reg8.q[13]
r8[14] <= DFF_16BIT:Reg8.q[14]
r8[15] <= DFF_16BIT:Reg8.q[15]
r9[0] <= DFF_16BIT:Reg9.q[0]
r9[1] <= DFF_16BIT:Reg9.q[1]
r9[2] <= DFF_16BIT:Reg9.q[2]
r9[3] <= DFF_16BIT:Reg9.q[3]
r9[4] <= DFF_16BIT:Reg9.q[4]
r9[5] <= DFF_16BIT:Reg9.q[5]
r9[6] <= DFF_16BIT:Reg9.q[6]
r9[7] <= DFF_16BIT:Reg9.q[7]
r9[8] <= DFF_16BIT:Reg9.q[8]
r9[9] <= DFF_16BIT:Reg9.q[9]
r9[10] <= DFF_16BIT:Reg9.q[10]
r9[11] <= DFF_16BIT:Reg9.q[11]
r9[12] <= DFF_16BIT:Reg9.q[12]
r9[13] <= DFF_16BIT:Reg9.q[13]
r9[14] <= DFF_16BIT:Reg9.q[14]
r9[15] <= DFF_16BIT:Reg9.q[15]


|processor|regfile:inst7|MUX_16BIT_16TO1:inst52
data0x[0] => lpm_mux:lpm_mux_component.data[0][0]
data0x[1] => lpm_mux:lpm_mux_component.data[0][1]
data0x[2] => lpm_mux:lpm_mux_component.data[0][2]
data0x[3] => lpm_mux:lpm_mux_component.data[0][3]
data0x[4] => lpm_mux:lpm_mux_component.data[0][4]
data0x[5] => lpm_mux:lpm_mux_component.data[0][5]
data0x[6] => lpm_mux:lpm_mux_component.data[0][6]
data0x[7] => lpm_mux:lpm_mux_component.data[0][7]
data0x[8] => lpm_mux:lpm_mux_component.data[0][8]
data0x[9] => lpm_mux:lpm_mux_component.data[0][9]
data0x[10] => lpm_mux:lpm_mux_component.data[0][10]
data0x[11] => lpm_mux:lpm_mux_component.data[0][11]
data0x[12] => lpm_mux:lpm_mux_component.data[0][12]
data0x[13] => lpm_mux:lpm_mux_component.data[0][13]
data0x[14] => lpm_mux:lpm_mux_component.data[0][14]
data0x[15] => lpm_mux:lpm_mux_component.data[0][15]
data10x[0] => lpm_mux:lpm_mux_component.data[10][0]
data10x[1] => lpm_mux:lpm_mux_component.data[10][1]
data10x[2] => lpm_mux:lpm_mux_component.data[10][2]
data10x[3] => lpm_mux:lpm_mux_component.data[10][3]
data10x[4] => lpm_mux:lpm_mux_component.data[10][4]
data10x[5] => lpm_mux:lpm_mux_component.data[10][5]
data10x[6] => lpm_mux:lpm_mux_component.data[10][6]
data10x[7] => lpm_mux:lpm_mux_component.data[10][7]
data10x[8] => lpm_mux:lpm_mux_component.data[10][8]
data10x[9] => lpm_mux:lpm_mux_component.data[10][9]
data10x[10] => lpm_mux:lpm_mux_component.data[10][10]
data10x[11] => lpm_mux:lpm_mux_component.data[10][11]
data10x[12] => lpm_mux:lpm_mux_component.data[10][12]
data10x[13] => lpm_mux:lpm_mux_component.data[10][13]
data10x[14] => lpm_mux:lpm_mux_component.data[10][14]
data10x[15] => lpm_mux:lpm_mux_component.data[10][15]
data11x[0] => lpm_mux:lpm_mux_component.data[11][0]
data11x[1] => lpm_mux:lpm_mux_component.data[11][1]
data11x[2] => lpm_mux:lpm_mux_component.data[11][2]
data11x[3] => lpm_mux:lpm_mux_component.data[11][3]
data11x[4] => lpm_mux:lpm_mux_component.data[11][4]
data11x[5] => lpm_mux:lpm_mux_component.data[11][5]
data11x[6] => lpm_mux:lpm_mux_component.data[11][6]
data11x[7] => lpm_mux:lpm_mux_component.data[11][7]
data11x[8] => lpm_mux:lpm_mux_component.data[11][8]
data11x[9] => lpm_mux:lpm_mux_component.data[11][9]
data11x[10] => lpm_mux:lpm_mux_component.data[11][10]
data11x[11] => lpm_mux:lpm_mux_component.data[11][11]
data11x[12] => lpm_mux:lpm_mux_component.data[11][12]
data11x[13] => lpm_mux:lpm_mux_component.data[11][13]
data11x[14] => lpm_mux:lpm_mux_component.data[11][14]
data11x[15] => lpm_mux:lpm_mux_component.data[11][15]
data12x[0] => lpm_mux:lpm_mux_component.data[12][0]
data12x[1] => lpm_mux:lpm_mux_component.data[12][1]
data12x[2] => lpm_mux:lpm_mux_component.data[12][2]
data12x[3] => lpm_mux:lpm_mux_component.data[12][3]
data12x[4] => lpm_mux:lpm_mux_component.data[12][4]
data12x[5] => lpm_mux:lpm_mux_component.data[12][5]
data12x[6] => lpm_mux:lpm_mux_component.data[12][6]
data12x[7] => lpm_mux:lpm_mux_component.data[12][7]
data12x[8] => lpm_mux:lpm_mux_component.data[12][8]
data12x[9] => lpm_mux:lpm_mux_component.data[12][9]
data12x[10] => lpm_mux:lpm_mux_component.data[12][10]
data12x[11] => lpm_mux:lpm_mux_component.data[12][11]
data12x[12] => lpm_mux:lpm_mux_component.data[12][12]
data12x[13] => lpm_mux:lpm_mux_component.data[12][13]
data12x[14] => lpm_mux:lpm_mux_component.data[12][14]
data12x[15] => lpm_mux:lpm_mux_component.data[12][15]
data13x[0] => lpm_mux:lpm_mux_component.data[13][0]
data13x[1] => lpm_mux:lpm_mux_component.data[13][1]
data13x[2] => lpm_mux:lpm_mux_component.data[13][2]
data13x[3] => lpm_mux:lpm_mux_component.data[13][3]
data13x[4] => lpm_mux:lpm_mux_component.data[13][4]
data13x[5] => lpm_mux:lpm_mux_component.data[13][5]
data13x[6] => lpm_mux:lpm_mux_component.data[13][6]
data13x[7] => lpm_mux:lpm_mux_component.data[13][7]
data13x[8] => lpm_mux:lpm_mux_component.data[13][8]
data13x[9] => lpm_mux:lpm_mux_component.data[13][9]
data13x[10] => lpm_mux:lpm_mux_component.data[13][10]
data13x[11] => lpm_mux:lpm_mux_component.data[13][11]
data13x[12] => lpm_mux:lpm_mux_component.data[13][12]
data13x[13] => lpm_mux:lpm_mux_component.data[13][13]
data13x[14] => lpm_mux:lpm_mux_component.data[13][14]
data13x[15] => lpm_mux:lpm_mux_component.data[13][15]
data14x[0] => lpm_mux:lpm_mux_component.data[14][0]
data14x[1] => lpm_mux:lpm_mux_component.data[14][1]
data14x[2] => lpm_mux:lpm_mux_component.data[14][2]
data14x[3] => lpm_mux:lpm_mux_component.data[14][3]
data14x[4] => lpm_mux:lpm_mux_component.data[14][4]
data14x[5] => lpm_mux:lpm_mux_component.data[14][5]
data14x[6] => lpm_mux:lpm_mux_component.data[14][6]
data14x[7] => lpm_mux:lpm_mux_component.data[14][7]
data14x[8] => lpm_mux:lpm_mux_component.data[14][8]
data14x[9] => lpm_mux:lpm_mux_component.data[14][9]
data14x[10] => lpm_mux:lpm_mux_component.data[14][10]
data14x[11] => lpm_mux:lpm_mux_component.data[14][11]
data14x[12] => lpm_mux:lpm_mux_component.data[14][12]
data14x[13] => lpm_mux:lpm_mux_component.data[14][13]
data14x[14] => lpm_mux:lpm_mux_component.data[14][14]
data14x[15] => lpm_mux:lpm_mux_component.data[14][15]
data15x[0] => lpm_mux:lpm_mux_component.data[15][0]
data15x[1] => lpm_mux:lpm_mux_component.data[15][1]
data15x[2] => lpm_mux:lpm_mux_component.data[15][2]
data15x[3] => lpm_mux:lpm_mux_component.data[15][3]
data15x[4] => lpm_mux:lpm_mux_component.data[15][4]
data15x[5] => lpm_mux:lpm_mux_component.data[15][5]
data15x[6] => lpm_mux:lpm_mux_component.data[15][6]
data15x[7] => lpm_mux:lpm_mux_component.data[15][7]
data15x[8] => lpm_mux:lpm_mux_component.data[15][8]
data15x[9] => lpm_mux:lpm_mux_component.data[15][9]
data15x[10] => lpm_mux:lpm_mux_component.data[15][10]
data15x[11] => lpm_mux:lpm_mux_component.data[15][11]
data15x[12] => lpm_mux:lpm_mux_component.data[15][12]
data15x[13] => lpm_mux:lpm_mux_component.data[15][13]
data15x[14] => lpm_mux:lpm_mux_component.data[15][14]
data15x[15] => lpm_mux:lpm_mux_component.data[15][15]
data1x[0] => lpm_mux:lpm_mux_component.data[1][0]
data1x[1] => lpm_mux:lpm_mux_component.data[1][1]
data1x[2] => lpm_mux:lpm_mux_component.data[1][2]
data1x[3] => lpm_mux:lpm_mux_component.data[1][3]
data1x[4] => lpm_mux:lpm_mux_component.data[1][4]
data1x[5] => lpm_mux:lpm_mux_component.data[1][5]
data1x[6] => lpm_mux:lpm_mux_component.data[1][6]
data1x[7] => lpm_mux:lpm_mux_component.data[1][7]
data1x[8] => lpm_mux:lpm_mux_component.data[1][8]
data1x[9] => lpm_mux:lpm_mux_component.data[1][9]
data1x[10] => lpm_mux:lpm_mux_component.data[1][10]
data1x[11] => lpm_mux:lpm_mux_component.data[1][11]
data1x[12] => lpm_mux:lpm_mux_component.data[1][12]
data1x[13] => lpm_mux:lpm_mux_component.data[1][13]
data1x[14] => lpm_mux:lpm_mux_component.data[1][14]
data1x[15] => lpm_mux:lpm_mux_component.data[1][15]
data2x[0] => lpm_mux:lpm_mux_component.data[2][0]
data2x[1] => lpm_mux:lpm_mux_component.data[2][1]
data2x[2] => lpm_mux:lpm_mux_component.data[2][2]
data2x[3] => lpm_mux:lpm_mux_component.data[2][3]
data2x[4] => lpm_mux:lpm_mux_component.data[2][4]
data2x[5] => lpm_mux:lpm_mux_component.data[2][5]
data2x[6] => lpm_mux:lpm_mux_component.data[2][6]
data2x[7] => lpm_mux:lpm_mux_component.data[2][7]
data2x[8] => lpm_mux:lpm_mux_component.data[2][8]
data2x[9] => lpm_mux:lpm_mux_component.data[2][9]
data2x[10] => lpm_mux:lpm_mux_component.data[2][10]
data2x[11] => lpm_mux:lpm_mux_component.data[2][11]
data2x[12] => lpm_mux:lpm_mux_component.data[2][12]
data2x[13] => lpm_mux:lpm_mux_component.data[2][13]
data2x[14] => lpm_mux:lpm_mux_component.data[2][14]
data2x[15] => lpm_mux:lpm_mux_component.data[2][15]
data3x[0] => lpm_mux:lpm_mux_component.data[3][0]
data3x[1] => lpm_mux:lpm_mux_component.data[3][1]
data3x[2] => lpm_mux:lpm_mux_component.data[3][2]
data3x[3] => lpm_mux:lpm_mux_component.data[3][3]
data3x[4] => lpm_mux:lpm_mux_component.data[3][4]
data3x[5] => lpm_mux:lpm_mux_component.data[3][5]
data3x[6] => lpm_mux:lpm_mux_component.data[3][6]
data3x[7] => lpm_mux:lpm_mux_component.data[3][7]
data3x[8] => lpm_mux:lpm_mux_component.data[3][8]
data3x[9] => lpm_mux:lpm_mux_component.data[3][9]
data3x[10] => lpm_mux:lpm_mux_component.data[3][10]
data3x[11] => lpm_mux:lpm_mux_component.data[3][11]
data3x[12] => lpm_mux:lpm_mux_component.data[3][12]
data3x[13] => lpm_mux:lpm_mux_component.data[3][13]
data3x[14] => lpm_mux:lpm_mux_component.data[3][14]
data3x[15] => lpm_mux:lpm_mux_component.data[3][15]
data4x[0] => lpm_mux:lpm_mux_component.data[4][0]
data4x[1] => lpm_mux:lpm_mux_component.data[4][1]
data4x[2] => lpm_mux:lpm_mux_component.data[4][2]
data4x[3] => lpm_mux:lpm_mux_component.data[4][3]
data4x[4] => lpm_mux:lpm_mux_component.data[4][4]
data4x[5] => lpm_mux:lpm_mux_component.data[4][5]
data4x[6] => lpm_mux:lpm_mux_component.data[4][6]
data4x[7] => lpm_mux:lpm_mux_component.data[4][7]
data4x[8] => lpm_mux:lpm_mux_component.data[4][8]
data4x[9] => lpm_mux:lpm_mux_component.data[4][9]
data4x[10] => lpm_mux:lpm_mux_component.data[4][10]
data4x[11] => lpm_mux:lpm_mux_component.data[4][11]
data4x[12] => lpm_mux:lpm_mux_component.data[4][12]
data4x[13] => lpm_mux:lpm_mux_component.data[4][13]
data4x[14] => lpm_mux:lpm_mux_component.data[4][14]
data4x[15] => lpm_mux:lpm_mux_component.data[4][15]
data5x[0] => lpm_mux:lpm_mux_component.data[5][0]
data5x[1] => lpm_mux:lpm_mux_component.data[5][1]
data5x[2] => lpm_mux:lpm_mux_component.data[5][2]
data5x[3] => lpm_mux:lpm_mux_component.data[5][3]
data5x[4] => lpm_mux:lpm_mux_component.data[5][4]
data5x[5] => lpm_mux:lpm_mux_component.data[5][5]
data5x[6] => lpm_mux:lpm_mux_component.data[5][6]
data5x[7] => lpm_mux:lpm_mux_component.data[5][7]
data5x[8] => lpm_mux:lpm_mux_component.data[5][8]
data5x[9] => lpm_mux:lpm_mux_component.data[5][9]
data5x[10] => lpm_mux:lpm_mux_component.data[5][10]
data5x[11] => lpm_mux:lpm_mux_component.data[5][11]
data5x[12] => lpm_mux:lpm_mux_component.data[5][12]
data5x[13] => lpm_mux:lpm_mux_component.data[5][13]
data5x[14] => lpm_mux:lpm_mux_component.data[5][14]
data5x[15] => lpm_mux:lpm_mux_component.data[5][15]
data6x[0] => lpm_mux:lpm_mux_component.data[6][0]
data6x[1] => lpm_mux:lpm_mux_component.data[6][1]
data6x[2] => lpm_mux:lpm_mux_component.data[6][2]
data6x[3] => lpm_mux:lpm_mux_component.data[6][3]
data6x[4] => lpm_mux:lpm_mux_component.data[6][4]
data6x[5] => lpm_mux:lpm_mux_component.data[6][5]
data6x[6] => lpm_mux:lpm_mux_component.data[6][6]
data6x[7] => lpm_mux:lpm_mux_component.data[6][7]
data6x[8] => lpm_mux:lpm_mux_component.data[6][8]
data6x[9] => lpm_mux:lpm_mux_component.data[6][9]
data6x[10] => lpm_mux:lpm_mux_component.data[6][10]
data6x[11] => lpm_mux:lpm_mux_component.data[6][11]
data6x[12] => lpm_mux:lpm_mux_component.data[6][12]
data6x[13] => lpm_mux:lpm_mux_component.data[6][13]
data6x[14] => lpm_mux:lpm_mux_component.data[6][14]
data6x[15] => lpm_mux:lpm_mux_component.data[6][15]
data7x[0] => lpm_mux:lpm_mux_component.data[7][0]
data7x[1] => lpm_mux:lpm_mux_component.data[7][1]
data7x[2] => lpm_mux:lpm_mux_component.data[7][2]
data7x[3] => lpm_mux:lpm_mux_component.data[7][3]
data7x[4] => lpm_mux:lpm_mux_component.data[7][4]
data7x[5] => lpm_mux:lpm_mux_component.data[7][5]
data7x[6] => lpm_mux:lpm_mux_component.data[7][6]
data7x[7] => lpm_mux:lpm_mux_component.data[7][7]
data7x[8] => lpm_mux:lpm_mux_component.data[7][8]
data7x[9] => lpm_mux:lpm_mux_component.data[7][9]
data7x[10] => lpm_mux:lpm_mux_component.data[7][10]
data7x[11] => lpm_mux:lpm_mux_component.data[7][11]
data7x[12] => lpm_mux:lpm_mux_component.data[7][12]
data7x[13] => lpm_mux:lpm_mux_component.data[7][13]
data7x[14] => lpm_mux:lpm_mux_component.data[7][14]
data7x[15] => lpm_mux:lpm_mux_component.data[7][15]
data8x[0] => lpm_mux:lpm_mux_component.data[8][0]
data8x[1] => lpm_mux:lpm_mux_component.data[8][1]
data8x[2] => lpm_mux:lpm_mux_component.data[8][2]
data8x[3] => lpm_mux:lpm_mux_component.data[8][3]
data8x[4] => lpm_mux:lpm_mux_component.data[8][4]
data8x[5] => lpm_mux:lpm_mux_component.data[8][5]
data8x[6] => lpm_mux:lpm_mux_component.data[8][6]
data8x[7] => lpm_mux:lpm_mux_component.data[8][7]
data8x[8] => lpm_mux:lpm_mux_component.data[8][8]
data8x[9] => lpm_mux:lpm_mux_component.data[8][9]
data8x[10] => lpm_mux:lpm_mux_component.data[8][10]
data8x[11] => lpm_mux:lpm_mux_component.data[8][11]
data8x[12] => lpm_mux:lpm_mux_component.data[8][12]
data8x[13] => lpm_mux:lpm_mux_component.data[8][13]
data8x[14] => lpm_mux:lpm_mux_component.data[8][14]
data8x[15] => lpm_mux:lpm_mux_component.data[8][15]
data9x[0] => lpm_mux:lpm_mux_component.data[9][0]
data9x[1] => lpm_mux:lpm_mux_component.data[9][1]
data9x[2] => lpm_mux:lpm_mux_component.data[9][2]
data9x[3] => lpm_mux:lpm_mux_component.data[9][3]
data9x[4] => lpm_mux:lpm_mux_component.data[9][4]
data9x[5] => lpm_mux:lpm_mux_component.data[9][5]
data9x[6] => lpm_mux:lpm_mux_component.data[9][6]
data9x[7] => lpm_mux:lpm_mux_component.data[9][7]
data9x[8] => lpm_mux:lpm_mux_component.data[9][8]
data9x[9] => lpm_mux:lpm_mux_component.data[9][9]
data9x[10] => lpm_mux:lpm_mux_component.data[9][10]
data9x[11] => lpm_mux:lpm_mux_component.data[9][11]
data9x[12] => lpm_mux:lpm_mux_component.data[9][12]
data9x[13] => lpm_mux:lpm_mux_component.data[9][13]
data9x[14] => lpm_mux:lpm_mux_component.data[9][14]
data9x[15] => lpm_mux:lpm_mux_component.data[9][15]
sel[0] => lpm_mux:lpm_mux_component.sel[0]
sel[1] => lpm_mux:lpm_mux_component.sel[1]
sel[2] => lpm_mux:lpm_mux_component.sel[2]
sel[3] => lpm_mux:lpm_mux_component.sel[3]
result[0] <= lpm_mux:lpm_mux_component.result[0]
result[1] <= lpm_mux:lpm_mux_component.result[1]
result[2] <= lpm_mux:lpm_mux_component.result[2]
result[3] <= lpm_mux:lpm_mux_component.result[3]
result[4] <= lpm_mux:lpm_mux_component.result[4]
result[5] <= lpm_mux:lpm_mux_component.result[5]
result[6] <= lpm_mux:lpm_mux_component.result[6]
result[7] <= lpm_mux:lpm_mux_component.result[7]
result[8] <= lpm_mux:lpm_mux_component.result[8]
result[9] <= lpm_mux:lpm_mux_component.result[9]
result[10] <= lpm_mux:lpm_mux_component.result[10]
result[11] <= lpm_mux:lpm_mux_component.result[11]
result[12] <= lpm_mux:lpm_mux_component.result[12]
result[13] <= lpm_mux:lpm_mux_component.result[13]
result[14] <= lpm_mux:lpm_mux_component.result[14]
result[15] <= lpm_mux:lpm_mux_component.result[15]


|processor|regfile:inst7|MUX_16BIT_16TO1:inst52|LPM_MUX:lpm_mux_component
data[0][0] => mux_3qc:auto_generated.data[0]
data[0][1] => mux_3qc:auto_generated.data[1]
data[0][2] => mux_3qc:auto_generated.data[2]
data[0][3] => mux_3qc:auto_generated.data[3]
data[0][4] => mux_3qc:auto_generated.data[4]
data[0][5] => mux_3qc:auto_generated.data[5]
data[0][6] => mux_3qc:auto_generated.data[6]
data[0][7] => mux_3qc:auto_generated.data[7]
data[0][8] => mux_3qc:auto_generated.data[8]
data[0][9] => mux_3qc:auto_generated.data[9]
data[0][10] => mux_3qc:auto_generated.data[10]
data[0][11] => mux_3qc:auto_generated.data[11]
data[0][12] => mux_3qc:auto_generated.data[12]
data[0][13] => mux_3qc:auto_generated.data[13]
data[0][14] => mux_3qc:auto_generated.data[14]
data[0][15] => mux_3qc:auto_generated.data[15]
data[1][0] => mux_3qc:auto_generated.data[16]
data[1][1] => mux_3qc:auto_generated.data[17]
data[1][2] => mux_3qc:auto_generated.data[18]
data[1][3] => mux_3qc:auto_generated.data[19]
data[1][4] => mux_3qc:auto_generated.data[20]
data[1][5] => mux_3qc:auto_generated.data[21]
data[1][6] => mux_3qc:auto_generated.data[22]
data[1][7] => mux_3qc:auto_generated.data[23]
data[1][8] => mux_3qc:auto_generated.data[24]
data[1][9] => mux_3qc:auto_generated.data[25]
data[1][10] => mux_3qc:auto_generated.data[26]
data[1][11] => mux_3qc:auto_generated.data[27]
data[1][12] => mux_3qc:auto_generated.data[28]
data[1][13] => mux_3qc:auto_generated.data[29]
data[1][14] => mux_3qc:auto_generated.data[30]
data[1][15] => mux_3qc:auto_generated.data[31]
data[2][0] => mux_3qc:auto_generated.data[32]
data[2][1] => mux_3qc:auto_generated.data[33]
data[2][2] => mux_3qc:auto_generated.data[34]
data[2][3] => mux_3qc:auto_generated.data[35]
data[2][4] => mux_3qc:auto_generated.data[36]
data[2][5] => mux_3qc:auto_generated.data[37]
data[2][6] => mux_3qc:auto_generated.data[38]
data[2][7] => mux_3qc:auto_generated.data[39]
data[2][8] => mux_3qc:auto_generated.data[40]
data[2][9] => mux_3qc:auto_generated.data[41]
data[2][10] => mux_3qc:auto_generated.data[42]
data[2][11] => mux_3qc:auto_generated.data[43]
data[2][12] => mux_3qc:auto_generated.data[44]
data[2][13] => mux_3qc:auto_generated.data[45]
data[2][14] => mux_3qc:auto_generated.data[46]
data[2][15] => mux_3qc:auto_generated.data[47]
data[3][0] => mux_3qc:auto_generated.data[48]
data[3][1] => mux_3qc:auto_generated.data[49]
data[3][2] => mux_3qc:auto_generated.data[50]
data[3][3] => mux_3qc:auto_generated.data[51]
data[3][4] => mux_3qc:auto_generated.data[52]
data[3][5] => mux_3qc:auto_generated.data[53]
data[3][6] => mux_3qc:auto_generated.data[54]
data[3][7] => mux_3qc:auto_generated.data[55]
data[3][8] => mux_3qc:auto_generated.data[56]
data[3][9] => mux_3qc:auto_generated.data[57]
data[3][10] => mux_3qc:auto_generated.data[58]
data[3][11] => mux_3qc:auto_generated.data[59]
data[3][12] => mux_3qc:auto_generated.data[60]
data[3][13] => mux_3qc:auto_generated.data[61]
data[3][14] => mux_3qc:auto_generated.data[62]
data[3][15] => mux_3qc:auto_generated.data[63]
data[4][0] => mux_3qc:auto_generated.data[64]
data[4][1] => mux_3qc:auto_generated.data[65]
data[4][2] => mux_3qc:auto_generated.data[66]
data[4][3] => mux_3qc:auto_generated.data[67]
data[4][4] => mux_3qc:auto_generated.data[68]
data[4][5] => mux_3qc:auto_generated.data[69]
data[4][6] => mux_3qc:auto_generated.data[70]
data[4][7] => mux_3qc:auto_generated.data[71]
data[4][8] => mux_3qc:auto_generated.data[72]
data[4][9] => mux_3qc:auto_generated.data[73]
data[4][10] => mux_3qc:auto_generated.data[74]
data[4][11] => mux_3qc:auto_generated.data[75]
data[4][12] => mux_3qc:auto_generated.data[76]
data[4][13] => mux_3qc:auto_generated.data[77]
data[4][14] => mux_3qc:auto_generated.data[78]
data[4][15] => mux_3qc:auto_generated.data[79]
data[5][0] => mux_3qc:auto_generated.data[80]
data[5][1] => mux_3qc:auto_generated.data[81]
data[5][2] => mux_3qc:auto_generated.data[82]
data[5][3] => mux_3qc:auto_generated.data[83]
data[5][4] => mux_3qc:auto_generated.data[84]
data[5][5] => mux_3qc:auto_generated.data[85]
data[5][6] => mux_3qc:auto_generated.data[86]
data[5][7] => mux_3qc:auto_generated.data[87]
data[5][8] => mux_3qc:auto_generated.data[88]
data[5][9] => mux_3qc:auto_generated.data[89]
data[5][10] => mux_3qc:auto_generated.data[90]
data[5][11] => mux_3qc:auto_generated.data[91]
data[5][12] => mux_3qc:auto_generated.data[92]
data[5][13] => mux_3qc:auto_generated.data[93]
data[5][14] => mux_3qc:auto_generated.data[94]
data[5][15] => mux_3qc:auto_generated.data[95]
data[6][0] => mux_3qc:auto_generated.data[96]
data[6][1] => mux_3qc:auto_generated.data[97]
data[6][2] => mux_3qc:auto_generated.data[98]
data[6][3] => mux_3qc:auto_generated.data[99]
data[6][4] => mux_3qc:auto_generated.data[100]
data[6][5] => mux_3qc:auto_generated.data[101]
data[6][6] => mux_3qc:auto_generated.data[102]
data[6][7] => mux_3qc:auto_generated.data[103]
data[6][8] => mux_3qc:auto_generated.data[104]
data[6][9] => mux_3qc:auto_generated.data[105]
data[6][10] => mux_3qc:auto_generated.data[106]
data[6][11] => mux_3qc:auto_generated.data[107]
data[6][12] => mux_3qc:auto_generated.data[108]
data[6][13] => mux_3qc:auto_generated.data[109]
data[6][14] => mux_3qc:auto_generated.data[110]
data[6][15] => mux_3qc:auto_generated.data[111]
data[7][0] => mux_3qc:auto_generated.data[112]
data[7][1] => mux_3qc:auto_generated.data[113]
data[7][2] => mux_3qc:auto_generated.data[114]
data[7][3] => mux_3qc:auto_generated.data[115]
data[7][4] => mux_3qc:auto_generated.data[116]
data[7][5] => mux_3qc:auto_generated.data[117]
data[7][6] => mux_3qc:auto_generated.data[118]
data[7][7] => mux_3qc:auto_generated.data[119]
data[7][8] => mux_3qc:auto_generated.data[120]
data[7][9] => mux_3qc:auto_generated.data[121]
data[7][10] => mux_3qc:auto_generated.data[122]
data[7][11] => mux_3qc:auto_generated.data[123]
data[7][12] => mux_3qc:auto_generated.data[124]
data[7][13] => mux_3qc:auto_generated.data[125]
data[7][14] => mux_3qc:auto_generated.data[126]
data[7][15] => mux_3qc:auto_generated.data[127]
data[8][0] => mux_3qc:auto_generated.data[128]
data[8][1] => mux_3qc:auto_generated.data[129]
data[8][2] => mux_3qc:auto_generated.data[130]
data[8][3] => mux_3qc:auto_generated.data[131]
data[8][4] => mux_3qc:auto_generated.data[132]
data[8][5] => mux_3qc:auto_generated.data[133]
data[8][6] => mux_3qc:auto_generated.data[134]
data[8][7] => mux_3qc:auto_generated.data[135]
data[8][8] => mux_3qc:auto_generated.data[136]
data[8][9] => mux_3qc:auto_generated.data[137]
data[8][10] => mux_3qc:auto_generated.data[138]
data[8][11] => mux_3qc:auto_generated.data[139]
data[8][12] => mux_3qc:auto_generated.data[140]
data[8][13] => mux_3qc:auto_generated.data[141]
data[8][14] => mux_3qc:auto_generated.data[142]
data[8][15] => mux_3qc:auto_generated.data[143]
data[9][0] => mux_3qc:auto_generated.data[144]
data[9][1] => mux_3qc:auto_generated.data[145]
data[9][2] => mux_3qc:auto_generated.data[146]
data[9][3] => mux_3qc:auto_generated.data[147]
data[9][4] => mux_3qc:auto_generated.data[148]
data[9][5] => mux_3qc:auto_generated.data[149]
data[9][6] => mux_3qc:auto_generated.data[150]
data[9][7] => mux_3qc:auto_generated.data[151]
data[9][8] => mux_3qc:auto_generated.data[152]
data[9][9] => mux_3qc:auto_generated.data[153]
data[9][10] => mux_3qc:auto_generated.data[154]
data[9][11] => mux_3qc:auto_generated.data[155]
data[9][12] => mux_3qc:auto_generated.data[156]
data[9][13] => mux_3qc:auto_generated.data[157]
data[9][14] => mux_3qc:auto_generated.data[158]
data[9][15] => mux_3qc:auto_generated.data[159]
data[10][0] => mux_3qc:auto_generated.data[160]
data[10][1] => mux_3qc:auto_generated.data[161]
data[10][2] => mux_3qc:auto_generated.data[162]
data[10][3] => mux_3qc:auto_generated.data[163]
data[10][4] => mux_3qc:auto_generated.data[164]
data[10][5] => mux_3qc:auto_generated.data[165]
data[10][6] => mux_3qc:auto_generated.data[166]
data[10][7] => mux_3qc:auto_generated.data[167]
data[10][8] => mux_3qc:auto_generated.data[168]
data[10][9] => mux_3qc:auto_generated.data[169]
data[10][10] => mux_3qc:auto_generated.data[170]
data[10][11] => mux_3qc:auto_generated.data[171]
data[10][12] => mux_3qc:auto_generated.data[172]
data[10][13] => mux_3qc:auto_generated.data[173]
data[10][14] => mux_3qc:auto_generated.data[174]
data[10][15] => mux_3qc:auto_generated.data[175]
data[11][0] => mux_3qc:auto_generated.data[176]
data[11][1] => mux_3qc:auto_generated.data[177]
data[11][2] => mux_3qc:auto_generated.data[178]
data[11][3] => mux_3qc:auto_generated.data[179]
data[11][4] => mux_3qc:auto_generated.data[180]
data[11][5] => mux_3qc:auto_generated.data[181]
data[11][6] => mux_3qc:auto_generated.data[182]
data[11][7] => mux_3qc:auto_generated.data[183]
data[11][8] => mux_3qc:auto_generated.data[184]
data[11][9] => mux_3qc:auto_generated.data[185]
data[11][10] => mux_3qc:auto_generated.data[186]
data[11][11] => mux_3qc:auto_generated.data[187]
data[11][12] => mux_3qc:auto_generated.data[188]
data[11][13] => mux_3qc:auto_generated.data[189]
data[11][14] => mux_3qc:auto_generated.data[190]
data[11][15] => mux_3qc:auto_generated.data[191]
data[12][0] => mux_3qc:auto_generated.data[192]
data[12][1] => mux_3qc:auto_generated.data[193]
data[12][2] => mux_3qc:auto_generated.data[194]
data[12][3] => mux_3qc:auto_generated.data[195]
data[12][4] => mux_3qc:auto_generated.data[196]
data[12][5] => mux_3qc:auto_generated.data[197]
data[12][6] => mux_3qc:auto_generated.data[198]
data[12][7] => mux_3qc:auto_generated.data[199]
data[12][8] => mux_3qc:auto_generated.data[200]
data[12][9] => mux_3qc:auto_generated.data[201]
data[12][10] => mux_3qc:auto_generated.data[202]
data[12][11] => mux_3qc:auto_generated.data[203]
data[12][12] => mux_3qc:auto_generated.data[204]
data[12][13] => mux_3qc:auto_generated.data[205]
data[12][14] => mux_3qc:auto_generated.data[206]
data[12][15] => mux_3qc:auto_generated.data[207]
data[13][0] => mux_3qc:auto_generated.data[208]
data[13][1] => mux_3qc:auto_generated.data[209]
data[13][2] => mux_3qc:auto_generated.data[210]
data[13][3] => mux_3qc:auto_generated.data[211]
data[13][4] => mux_3qc:auto_generated.data[212]
data[13][5] => mux_3qc:auto_generated.data[213]
data[13][6] => mux_3qc:auto_generated.data[214]
data[13][7] => mux_3qc:auto_generated.data[215]
data[13][8] => mux_3qc:auto_generated.data[216]
data[13][9] => mux_3qc:auto_generated.data[217]
data[13][10] => mux_3qc:auto_generated.data[218]
data[13][11] => mux_3qc:auto_generated.data[219]
data[13][12] => mux_3qc:auto_generated.data[220]
data[13][13] => mux_3qc:auto_generated.data[221]
data[13][14] => mux_3qc:auto_generated.data[222]
data[13][15] => mux_3qc:auto_generated.data[223]
data[14][0] => mux_3qc:auto_generated.data[224]
data[14][1] => mux_3qc:auto_generated.data[225]
data[14][2] => mux_3qc:auto_generated.data[226]
data[14][3] => mux_3qc:auto_generated.data[227]
data[14][4] => mux_3qc:auto_generated.data[228]
data[14][5] => mux_3qc:auto_generated.data[229]
data[14][6] => mux_3qc:auto_generated.data[230]
data[14][7] => mux_3qc:auto_generated.data[231]
data[14][8] => mux_3qc:auto_generated.data[232]
data[14][9] => mux_3qc:auto_generated.data[233]
data[14][10] => mux_3qc:auto_generated.data[234]
data[14][11] => mux_3qc:auto_generated.data[235]
data[14][12] => mux_3qc:auto_generated.data[236]
data[14][13] => mux_3qc:auto_generated.data[237]
data[14][14] => mux_3qc:auto_generated.data[238]
data[14][15] => mux_3qc:auto_generated.data[239]
data[15][0] => mux_3qc:auto_generated.data[240]
data[15][1] => mux_3qc:auto_generated.data[241]
data[15][2] => mux_3qc:auto_generated.data[242]
data[15][3] => mux_3qc:auto_generated.data[243]
data[15][4] => mux_3qc:auto_generated.data[244]
data[15][5] => mux_3qc:auto_generated.data[245]
data[15][6] => mux_3qc:auto_generated.data[246]
data[15][7] => mux_3qc:auto_generated.data[247]
data[15][8] => mux_3qc:auto_generated.data[248]
data[15][9] => mux_3qc:auto_generated.data[249]
data[15][10] => mux_3qc:auto_generated.data[250]
data[15][11] => mux_3qc:auto_generated.data[251]
data[15][12] => mux_3qc:auto_generated.data[252]
data[15][13] => mux_3qc:auto_generated.data[253]
data[15][14] => mux_3qc:auto_generated.data[254]
data[15][15] => mux_3qc:auto_generated.data[255]
sel[0] => mux_3qc:auto_generated.sel[0]
sel[1] => mux_3qc:auto_generated.sel[1]
sel[2] => mux_3qc:auto_generated.sel[2]
sel[3] => mux_3qc:auto_generated.sel[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_3qc:auto_generated.result[0]
result[1] <= mux_3qc:auto_generated.result[1]
result[2] <= mux_3qc:auto_generated.result[2]
result[3] <= mux_3qc:auto_generated.result[3]
result[4] <= mux_3qc:auto_generated.result[4]
result[5] <= mux_3qc:auto_generated.result[5]
result[6] <= mux_3qc:auto_generated.result[6]
result[7] <= mux_3qc:auto_generated.result[7]
result[8] <= mux_3qc:auto_generated.result[8]
result[9] <= mux_3qc:auto_generated.result[9]
result[10] <= mux_3qc:auto_generated.result[10]
result[11] <= mux_3qc:auto_generated.result[11]
result[12] <= mux_3qc:auto_generated.result[12]
result[13] <= mux_3qc:auto_generated.result[13]
result[14] <= mux_3qc:auto_generated.result[14]
result[15] <= mux_3qc:auto_generated.result[15]


|processor|regfile:inst7|MUX_16BIT_16TO1:inst52|LPM_MUX:lpm_mux_component|mux_3qc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[17] => _.IN0
data[18] => _.IN0
data[18] => _.IN0
data[19] => _.IN0
data[19] => _.IN0
data[20] => _.IN0
data[20] => _.IN0
data[21] => _.IN0
data[21] => _.IN0
data[22] => _.IN0
data[22] => _.IN0
data[23] => _.IN0
data[23] => _.IN0
data[24] => _.IN0
data[24] => _.IN0
data[25] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[32] => _.IN1
data[32] => _.IN1
data[32] => _.IN1
data[32] => _.IN1
data[33] => _.IN1
data[33] => _.IN1
data[33] => _.IN1
data[33] => _.IN1
data[34] => _.IN1
data[34] => _.IN1
data[34] => _.IN1
data[34] => _.IN1
data[35] => _.IN1
data[35] => _.IN1
data[35] => _.IN1
data[35] => _.IN1
data[36] => _.IN1
data[36] => _.IN1
data[36] => _.IN1
data[36] => _.IN1
data[37] => _.IN1
data[37] => _.IN1
data[37] => _.IN1
data[37] => _.IN1
data[38] => _.IN1
data[38] => _.IN1
data[38] => _.IN1
data[38] => _.IN1
data[39] => _.IN1
data[39] => _.IN1
data[39] => _.IN1
data[39] => _.IN1
data[40] => _.IN1
data[40] => _.IN1
data[40] => _.IN1
data[40] => _.IN1
data[41] => _.IN1
data[41] => _.IN1
data[41] => _.IN1
data[41] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[43] => _.IN1
data[43] => _.IN1
data[43] => _.IN1
data[43] => _.IN1
data[44] => _.IN1
data[44] => _.IN1
data[44] => _.IN1
data[44] => _.IN1
data[45] => _.IN1
data[45] => _.IN1
data[45] => _.IN1
data[45] => _.IN1
data[46] => _.IN1
data[46] => _.IN1
data[46] => _.IN1
data[46] => _.IN1
data[47] => _.IN1
data[47] => _.IN1
data[47] => _.IN1
data[47] => _.IN1
data[48] => _.IN0
data[48] => _.IN0
data[49] => _.IN0
data[49] => _.IN0
data[50] => _.IN0
data[50] => _.IN0
data[51] => _.IN0
data[51] => _.IN0
data[52] => _.IN0
data[52] => _.IN0
data[53] => _.IN0
data[53] => _.IN0
data[54] => _.IN0
data[54] => _.IN0
data[55] => _.IN0
data[55] => _.IN0
data[56] => _.IN0
data[56] => _.IN0
data[57] => _.IN0
data[57] => _.IN0
data[58] => _.IN0
data[58] => _.IN0
data[59] => _.IN0
data[59] => _.IN0
data[60] => _.IN0
data[60] => _.IN0
data[61] => _.IN0
data[61] => _.IN0
data[62] => _.IN0
data[62] => _.IN0
data[63] => _.IN0
data[63] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[68] => _.IN0
data[68] => _.IN0
data[69] => _.IN0
data[69] => _.IN0
data[70] => _.IN0
data[70] => _.IN0
data[71] => _.IN0
data[71] => _.IN0
data[72] => _.IN0
data[72] => _.IN0
data[73] => _.IN0
data[73] => _.IN0
data[74] => _.IN0
data[74] => _.IN0
data[75] => _.IN0
data[75] => _.IN0
data[76] => _.IN0
data[76] => _.IN0
data[77] => _.IN0
data[77] => _.IN0
data[78] => _.IN0
data[78] => _.IN0
data[79] => _.IN0
data[79] => _.IN0
data[80] => _.IN0
data[81] => _.IN0
data[82] => _.IN0
data[83] => _.IN0
data[84] => _.IN0
data[85] => _.IN0
data[86] => _.IN0
data[87] => _.IN0
data[88] => _.IN0
data[89] => _.IN0
data[90] => _.IN0
data[91] => _.IN0
data[92] => _.IN0
data[93] => _.IN0
data[94] => _.IN0
data[95] => _.IN0
data[96] => _.IN1
data[96] => _.IN1
data[97] => _.IN1
data[97] => _.IN1
data[98] => _.IN1
data[98] => _.IN1
data[99] => _.IN1
data[99] => _.IN1
data[100] => _.IN1
data[100] => _.IN1
data[101] => _.IN1
data[101] => _.IN1
data[102] => _.IN1
data[102] => _.IN1
data[103] => _.IN1
data[103] => _.IN1
data[104] => _.IN1
data[104] => _.IN1
data[105] => _.IN1
data[105] => _.IN1
data[106] => _.IN1
data[106] => _.IN1
data[107] => _.IN1
data[107] => _.IN1
data[108] => _.IN1
data[108] => _.IN1
data[109] => _.IN1
data[109] => _.IN1
data[110] => _.IN1
data[110] => _.IN1
data[111] => _.IN1
data[111] => _.IN1
data[112] => _.IN0
data[113] => _.IN0
data[114] => _.IN0
data[115] => _.IN0
data[116] => _.IN0
data[117] => _.IN0
data[118] => _.IN0
data[119] => _.IN0
data[120] => _.IN0
data[121] => _.IN0
data[122] => _.IN0
data[123] => _.IN0
data[124] => _.IN0
data[125] => _.IN0
data[126] => _.IN0
data[127] => _.IN0
data[128] => _.IN0
data[128] => _.IN0
data[128] => _.IN0
data[128] => _.IN0
data[129] => _.IN0
data[129] => _.IN0
data[129] => _.IN0
data[129] => _.IN0
data[130] => _.IN0
data[130] => _.IN0
data[130] => _.IN0
data[130] => _.IN0
data[131] => _.IN0
data[131] => _.IN0
data[131] => _.IN0
data[131] => _.IN0
data[132] => _.IN0
data[132] => _.IN0
data[132] => _.IN0
data[132] => _.IN0
data[133] => _.IN0
data[133] => _.IN0
data[133] => _.IN0
data[133] => _.IN0
data[134] => _.IN0
data[134] => _.IN0
data[134] => _.IN0
data[134] => _.IN0
data[135] => _.IN0
data[135] => _.IN0
data[135] => _.IN0
data[135] => _.IN0
data[136] => _.IN0
data[136] => _.IN0
data[136] => _.IN0
data[136] => _.IN0
data[137] => _.IN0
data[137] => _.IN0
data[137] => _.IN0
data[137] => _.IN0
data[138] => _.IN0
data[138] => _.IN0
data[138] => _.IN0
data[138] => _.IN0
data[139] => _.IN0
data[139] => _.IN0
data[139] => _.IN0
data[139] => _.IN0
data[140] => _.IN0
data[140] => _.IN0
data[140] => _.IN0
data[140] => _.IN0
data[141] => _.IN0
data[141] => _.IN0
data[141] => _.IN0
data[141] => _.IN0
data[142] => _.IN0
data[142] => _.IN0
data[142] => _.IN0
data[142] => _.IN0
data[143] => _.IN0
data[143] => _.IN0
data[143] => _.IN0
data[143] => _.IN0
data[144] => _.IN0
data[144] => _.IN0
data[145] => _.IN0
data[145] => _.IN0
data[146] => _.IN0
data[146] => _.IN0
data[147] => _.IN0
data[147] => _.IN0
data[148] => _.IN0
data[148] => _.IN0
data[149] => _.IN0
data[149] => _.IN0
data[150] => _.IN0
data[150] => _.IN0
data[151] => _.IN0
data[151] => _.IN0
data[152] => _.IN0
data[152] => _.IN0
data[153] => _.IN0
data[153] => _.IN0
data[154] => _.IN0
data[154] => _.IN0
data[155] => _.IN0
data[155] => _.IN0
data[156] => _.IN0
data[156] => _.IN0
data[157] => _.IN0
data[157] => _.IN0
data[158] => _.IN0
data[158] => _.IN0
data[159] => _.IN0
data[159] => _.IN0
data[160] => _.IN1
data[160] => _.IN1
data[160] => _.IN1
data[160] => _.IN1
data[161] => _.IN1
data[161] => _.IN1
data[161] => _.IN1
data[161] => _.IN1
data[162] => _.IN1
data[162] => _.IN1
data[162] => _.IN1
data[162] => _.IN1
data[163] => _.IN1
data[163] => _.IN1
data[163] => _.IN1
data[163] => _.IN1
data[164] => _.IN1
data[164] => _.IN1
data[164] => _.IN1
data[164] => _.IN1
data[165] => _.IN1
data[165] => _.IN1
data[165] => _.IN1
data[165] => _.IN1
data[166] => _.IN1
data[166] => _.IN1
data[166] => _.IN1
data[166] => _.IN1
data[167] => _.IN1
data[167] => _.IN1
data[167] => _.IN1
data[167] => _.IN1
data[168] => _.IN1
data[168] => _.IN1
data[168] => _.IN1
data[168] => _.IN1
data[169] => _.IN1
data[169] => _.IN1
data[169] => _.IN1
data[169] => _.IN1
data[170] => _.IN1
data[170] => _.IN1
data[170] => _.IN1
data[170] => _.IN1
data[171] => _.IN1
data[171] => _.IN1
data[171] => _.IN1
data[171] => _.IN1
data[172] => _.IN1
data[172] => _.IN1
data[172] => _.IN1
data[172] => _.IN1
data[173] => _.IN1
data[173] => _.IN1
data[173] => _.IN1
data[173] => _.IN1
data[174] => _.IN1
data[174] => _.IN1
data[174] => _.IN1
data[174] => _.IN1
data[175] => _.IN1
data[175] => _.IN1
data[175] => _.IN1
data[175] => _.IN1
data[176] => _.IN0
data[176] => _.IN0
data[177] => _.IN0
data[177] => _.IN0
data[178] => _.IN0
data[178] => _.IN0
data[179] => _.IN0
data[179] => _.IN0
data[180] => _.IN0
data[180] => _.IN0
data[181] => _.IN0
data[181] => _.IN0
data[182] => _.IN0
data[182] => _.IN0
data[183] => _.IN0
data[183] => _.IN0
data[184] => _.IN0
data[184] => _.IN0
data[185] => _.IN0
data[185] => _.IN0
data[186] => _.IN0
data[186] => _.IN0
data[187] => _.IN0
data[187] => _.IN0
data[188] => _.IN0
data[188] => _.IN0
data[189] => _.IN0
data[189] => _.IN0
data[190] => _.IN0
data[190] => _.IN0
data[191] => _.IN0
data[191] => _.IN0
data[192] => _.IN0
data[192] => _.IN0
data[193] => _.IN0
data[193] => _.IN0
data[194] => _.IN0
data[194] => _.IN0
data[195] => _.IN0
data[195] => _.IN0
data[196] => _.IN0
data[196] => _.IN0
data[197] => _.IN0
data[197] => _.IN0
data[198] => _.IN0
data[198] => _.IN0
data[199] => _.IN0
data[199] => _.IN0
data[200] => _.IN0
data[200] => _.IN0
data[201] => _.IN0
data[201] => _.IN0
data[202] => _.IN0
data[202] => _.IN0
data[203] => _.IN0
data[203] => _.IN0
data[204] => _.IN0
data[204] => _.IN0
data[205] => _.IN0
data[205] => _.IN0
data[206] => _.IN0
data[206] => _.IN0
data[207] => _.IN0
data[207] => _.IN0
data[208] => _.IN0
data[209] => _.IN0
data[210] => _.IN0
data[211] => _.IN0
data[212] => _.IN0
data[213] => _.IN0
data[214] => _.IN0
data[215] => _.IN0
data[216] => _.IN0
data[217] => _.IN0
data[218] => _.IN0
data[219] => _.IN0
data[220] => _.IN0
data[221] => _.IN0
data[222] => _.IN0
data[223] => _.IN0
data[224] => _.IN1
data[224] => _.IN1
data[225] => _.IN1
data[225] => _.IN1
data[226] => _.IN1
data[226] => _.IN1
data[227] => _.IN1
data[227] => _.IN1
data[228] => _.IN1
data[228] => _.IN1
data[229] => _.IN1
data[229] => _.IN1
data[230] => _.IN1
data[230] => _.IN1
data[231] => _.IN1
data[231] => _.IN1
data[232] => _.IN1
data[232] => _.IN1
data[233] => _.IN1
data[233] => _.IN1
data[234] => _.IN1
data[234] => _.IN1
data[235] => _.IN1
data[235] => _.IN1
data[236] => _.IN1
data[236] => _.IN1
data[237] => _.IN1
data[237] => _.IN1
data[238] => _.IN1
data[238] => _.IN1
data[239] => _.IN1
data[239] => _.IN1
data[240] => _.IN0
data[241] => _.IN0
data[242] => _.IN0
data[243] => _.IN0
data[244] => _.IN0
data[245] => _.IN0
data[246] => _.IN0
data[247] => _.IN0
data[248] => _.IN0
data[249] => _.IN0
data[250] => _.IN0
data[251] => _.IN0
data[252] => _.IN0
data[253] => _.IN0
data[254] => _.IN0
data[255] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0


|processor|regfile:inst7|ZERO:inst54
result[0] <= lpm_constant:LPM_CONSTANT_component.result[0]
result[1] <= lpm_constant:LPM_CONSTANT_component.result[1]
result[2] <= lpm_constant:LPM_CONSTANT_component.result[2]
result[3] <= lpm_constant:LPM_CONSTANT_component.result[3]
result[4] <= lpm_constant:LPM_CONSTANT_component.result[4]
result[5] <= lpm_constant:LPM_CONSTANT_component.result[5]
result[6] <= lpm_constant:LPM_CONSTANT_component.result[6]
result[7] <= lpm_constant:LPM_CONSTANT_component.result[7]
result[8] <= lpm_constant:LPM_CONSTANT_component.result[8]
result[9] <= lpm_constant:LPM_CONSTANT_component.result[9]
result[10] <= lpm_constant:LPM_CONSTANT_component.result[10]
result[11] <= lpm_constant:LPM_CONSTANT_component.result[11]
result[12] <= lpm_constant:LPM_CONSTANT_component.result[12]
result[13] <= lpm_constant:LPM_CONSTANT_component.result[13]
result[14] <= lpm_constant:LPM_CONSTANT_component.result[14]
result[15] <= lpm_constant:LPM_CONSTANT_component.result[15]


|processor|regfile:inst7|ZERO:inst54|lpm_constant:LPM_CONSTANT_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <GND>


|processor|regfile:inst7|DFF_16BIT:Reg10
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|processor|regfile:inst7|DFF_16BIT:Reg10|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[15].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:inst7|DECODE_4TO16:inst
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
data[3] => lpm_decode:lpm_decode_component.data[3]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq10 <= lpm_decode:lpm_decode_component.eq[10]
eq11 <= lpm_decode:lpm_decode_component.eq[11]
eq12 <= lpm_decode:lpm_decode_component.eq[12]
eq13 <= lpm_decode:lpm_decode_component.eq[13]
eq14 <= lpm_decode:lpm_decode_component.eq[14]
eq15 <= lpm_decode:lpm_decode_component.eq[15]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]
eq4 <= lpm_decode:lpm_decode_component.eq[4]
eq5 <= lpm_decode:lpm_decode_component.eq[5]
eq6 <= lpm_decode:lpm_decode_component.eq[6]
eq7 <= lpm_decode:lpm_decode_component.eq[7]
eq8 <= lpm_decode:lpm_decode_component.eq[8]
eq9 <= lpm_decode:lpm_decode_component.eq[9]


|processor|regfile:inst7|DECODE_4TO16:inst|lpm_decode:lpm_decode_component
data[0] => decode_c8f:auto_generated.data[0]
data[1] => decode_c8f:auto_generated.data[1]
data[2] => decode_c8f:auto_generated.data[2]
data[3] => decode_c8f:auto_generated.data[3]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_c8f:auto_generated.eq[0]
eq[1] <= decode_c8f:auto_generated.eq[1]
eq[2] <= decode_c8f:auto_generated.eq[2]
eq[3] <= decode_c8f:auto_generated.eq[3]
eq[4] <= decode_c8f:auto_generated.eq[4]
eq[5] <= decode_c8f:auto_generated.eq[5]
eq[6] <= decode_c8f:auto_generated.eq[6]
eq[7] <= decode_c8f:auto_generated.eq[7]
eq[8] <= decode_c8f:auto_generated.eq[8]
eq[9] <= decode_c8f:auto_generated.eq[9]
eq[10] <= decode_c8f:auto_generated.eq[10]
eq[11] <= decode_c8f:auto_generated.eq[11]
eq[12] <= decode_c8f:auto_generated.eq[12]
eq[13] <= decode_c8f:auto_generated.eq[13]
eq[14] <= decode_c8f:auto_generated.eq[14]
eq[15] <= decode_c8f:auto_generated.eq[15]


|processor|regfile:inst7|DECODE_4TO16:inst|lpm_decode:lpm_decode_component|decode_c8f:auto_generated
data[0] => w_anode102w[1].IN1
data[0] => w_anode112w[1].IN0
data[0] => w_anode122w[1].IN1
data[0] => w_anode132w[1].IN0
data[0] => w_anode142w[1].IN1
data[0] => w_anode152w[1].IN0
data[0] => w_anode162w[1].IN1
data[0] => w_anode21w[1].IN1
data[0] => w_anode31w[1].IN0
data[0] => w_anode41w[1].IN1
data[0] => w_anode4w[1].IN0
data[0] => w_anode51w[1].IN0
data[0] => w_anode61w[1].IN1
data[0] => w_anode71w[1].IN0
data[0] => w_anode81w[1].IN1
data[0] => w_anode91w[1].IN0
data[1] => w_anode102w[2].IN0
data[1] => w_anode112w[2].IN1
data[1] => w_anode122w[2].IN1
data[1] => w_anode132w[2].IN0
data[1] => w_anode142w[2].IN0
data[1] => w_anode152w[2].IN1
data[1] => w_anode162w[2].IN1
data[1] => w_anode21w[2].IN0
data[1] => w_anode31w[2].IN1
data[1] => w_anode41w[2].IN1
data[1] => w_anode4w[2].IN0
data[1] => w_anode51w[2].IN0
data[1] => w_anode61w[2].IN0
data[1] => w_anode71w[2].IN1
data[1] => w_anode81w[2].IN1
data[1] => w_anode91w[2].IN0
data[2] => w_anode102w[3].IN0
data[2] => w_anode112w[3].IN0
data[2] => w_anode122w[3].IN0
data[2] => w_anode132w[3].IN1
data[2] => w_anode142w[3].IN1
data[2] => w_anode152w[3].IN1
data[2] => w_anode162w[3].IN1
data[2] => w_anode21w[3].IN0
data[2] => w_anode31w[3].IN0
data[2] => w_anode41w[3].IN0
data[2] => w_anode4w[3].IN0
data[2] => w_anode51w[3].IN1
data[2] => w_anode61w[3].IN1
data[2] => w_anode71w[3].IN1
data[2] => w_anode81w[3].IN1
data[2] => w_anode91w[3].IN0
data[3] => enable_wire1.IN0
data[3] => w_anode102w[1].IN0
data[3] => w_anode112w[1].IN0
data[3] => w_anode122w[1].IN0
data[3] => w_anode132w[1].IN0
data[3] => w_anode142w[1].IN0
data[3] => w_anode152w[1].IN0
data[3] => w_anode162w[1].IN0
data[3] => w_anode91w[1].IN0
eq[0] <= w_anode4w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode21w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode31w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode41w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode51w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode61w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode71w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode81w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode91w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode102w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode112w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode122w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode132w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode142w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode152w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode162w[3].DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:inst7|DFF_16BIT:Reg11
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|processor|regfile:inst7|DFF_16BIT:Reg11|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[15].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:inst7|DFF_16BIT:Reg12
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|processor|regfile:inst7|DFF_16BIT:Reg12|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[15].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:inst7|DFF_16BIT:Reg13
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|processor|regfile:inst7|DFF_16BIT:Reg13|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[15].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:inst7|DFF_16BIT:Reg14
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|processor|regfile:inst7|DFF_16BIT:Reg14|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[15].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:inst7|DFF_16BIT:Reg15
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|processor|regfile:inst7|DFF_16BIT:Reg15|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[15].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:inst7|DFF_16BIT:Reg1
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|processor|regfile:inst7|DFF_16BIT:Reg1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[15].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:inst7|DFF_16BIT:Reg2
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|processor|regfile:inst7|DFF_16BIT:Reg2|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[15].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:inst7|DFF_16BIT:Reg3
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|processor|regfile:inst7|DFF_16BIT:Reg3|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[15].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:inst7|DFF_16BIT:Reg4
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|processor|regfile:inst7|DFF_16BIT:Reg4|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[15].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:inst7|DFF_16BIT:Reg5
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|processor|regfile:inst7|DFF_16BIT:Reg5|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[15].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:inst7|DFF_16BIT:Reg6
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|processor|regfile:inst7|DFF_16BIT:Reg6|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[15].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:inst7|DFF_16BIT:Reg7
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|processor|regfile:inst7|DFF_16BIT:Reg7|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[15].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:inst7|DFF_16BIT:Reg8
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|processor|regfile:inst7|DFF_16BIT:Reg8|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[15].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:inst7|DFF_16BIT:Reg9
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|processor|regfile:inst7|DFF_16BIT:Reg9|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[15].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:inst7|MUX_16BIT_16TO1:inst53
data0x[0] => lpm_mux:lpm_mux_component.data[0][0]
data0x[1] => lpm_mux:lpm_mux_component.data[0][1]
data0x[2] => lpm_mux:lpm_mux_component.data[0][2]
data0x[3] => lpm_mux:lpm_mux_component.data[0][3]
data0x[4] => lpm_mux:lpm_mux_component.data[0][4]
data0x[5] => lpm_mux:lpm_mux_component.data[0][5]
data0x[6] => lpm_mux:lpm_mux_component.data[0][6]
data0x[7] => lpm_mux:lpm_mux_component.data[0][7]
data0x[8] => lpm_mux:lpm_mux_component.data[0][8]
data0x[9] => lpm_mux:lpm_mux_component.data[0][9]
data0x[10] => lpm_mux:lpm_mux_component.data[0][10]
data0x[11] => lpm_mux:lpm_mux_component.data[0][11]
data0x[12] => lpm_mux:lpm_mux_component.data[0][12]
data0x[13] => lpm_mux:lpm_mux_component.data[0][13]
data0x[14] => lpm_mux:lpm_mux_component.data[0][14]
data0x[15] => lpm_mux:lpm_mux_component.data[0][15]
data10x[0] => lpm_mux:lpm_mux_component.data[10][0]
data10x[1] => lpm_mux:lpm_mux_component.data[10][1]
data10x[2] => lpm_mux:lpm_mux_component.data[10][2]
data10x[3] => lpm_mux:lpm_mux_component.data[10][3]
data10x[4] => lpm_mux:lpm_mux_component.data[10][4]
data10x[5] => lpm_mux:lpm_mux_component.data[10][5]
data10x[6] => lpm_mux:lpm_mux_component.data[10][6]
data10x[7] => lpm_mux:lpm_mux_component.data[10][7]
data10x[8] => lpm_mux:lpm_mux_component.data[10][8]
data10x[9] => lpm_mux:lpm_mux_component.data[10][9]
data10x[10] => lpm_mux:lpm_mux_component.data[10][10]
data10x[11] => lpm_mux:lpm_mux_component.data[10][11]
data10x[12] => lpm_mux:lpm_mux_component.data[10][12]
data10x[13] => lpm_mux:lpm_mux_component.data[10][13]
data10x[14] => lpm_mux:lpm_mux_component.data[10][14]
data10x[15] => lpm_mux:lpm_mux_component.data[10][15]
data11x[0] => lpm_mux:lpm_mux_component.data[11][0]
data11x[1] => lpm_mux:lpm_mux_component.data[11][1]
data11x[2] => lpm_mux:lpm_mux_component.data[11][2]
data11x[3] => lpm_mux:lpm_mux_component.data[11][3]
data11x[4] => lpm_mux:lpm_mux_component.data[11][4]
data11x[5] => lpm_mux:lpm_mux_component.data[11][5]
data11x[6] => lpm_mux:lpm_mux_component.data[11][6]
data11x[7] => lpm_mux:lpm_mux_component.data[11][7]
data11x[8] => lpm_mux:lpm_mux_component.data[11][8]
data11x[9] => lpm_mux:lpm_mux_component.data[11][9]
data11x[10] => lpm_mux:lpm_mux_component.data[11][10]
data11x[11] => lpm_mux:lpm_mux_component.data[11][11]
data11x[12] => lpm_mux:lpm_mux_component.data[11][12]
data11x[13] => lpm_mux:lpm_mux_component.data[11][13]
data11x[14] => lpm_mux:lpm_mux_component.data[11][14]
data11x[15] => lpm_mux:lpm_mux_component.data[11][15]
data12x[0] => lpm_mux:lpm_mux_component.data[12][0]
data12x[1] => lpm_mux:lpm_mux_component.data[12][1]
data12x[2] => lpm_mux:lpm_mux_component.data[12][2]
data12x[3] => lpm_mux:lpm_mux_component.data[12][3]
data12x[4] => lpm_mux:lpm_mux_component.data[12][4]
data12x[5] => lpm_mux:lpm_mux_component.data[12][5]
data12x[6] => lpm_mux:lpm_mux_component.data[12][6]
data12x[7] => lpm_mux:lpm_mux_component.data[12][7]
data12x[8] => lpm_mux:lpm_mux_component.data[12][8]
data12x[9] => lpm_mux:lpm_mux_component.data[12][9]
data12x[10] => lpm_mux:lpm_mux_component.data[12][10]
data12x[11] => lpm_mux:lpm_mux_component.data[12][11]
data12x[12] => lpm_mux:lpm_mux_component.data[12][12]
data12x[13] => lpm_mux:lpm_mux_component.data[12][13]
data12x[14] => lpm_mux:lpm_mux_component.data[12][14]
data12x[15] => lpm_mux:lpm_mux_component.data[12][15]
data13x[0] => lpm_mux:lpm_mux_component.data[13][0]
data13x[1] => lpm_mux:lpm_mux_component.data[13][1]
data13x[2] => lpm_mux:lpm_mux_component.data[13][2]
data13x[3] => lpm_mux:lpm_mux_component.data[13][3]
data13x[4] => lpm_mux:lpm_mux_component.data[13][4]
data13x[5] => lpm_mux:lpm_mux_component.data[13][5]
data13x[6] => lpm_mux:lpm_mux_component.data[13][6]
data13x[7] => lpm_mux:lpm_mux_component.data[13][7]
data13x[8] => lpm_mux:lpm_mux_component.data[13][8]
data13x[9] => lpm_mux:lpm_mux_component.data[13][9]
data13x[10] => lpm_mux:lpm_mux_component.data[13][10]
data13x[11] => lpm_mux:lpm_mux_component.data[13][11]
data13x[12] => lpm_mux:lpm_mux_component.data[13][12]
data13x[13] => lpm_mux:lpm_mux_component.data[13][13]
data13x[14] => lpm_mux:lpm_mux_component.data[13][14]
data13x[15] => lpm_mux:lpm_mux_component.data[13][15]
data14x[0] => lpm_mux:lpm_mux_component.data[14][0]
data14x[1] => lpm_mux:lpm_mux_component.data[14][1]
data14x[2] => lpm_mux:lpm_mux_component.data[14][2]
data14x[3] => lpm_mux:lpm_mux_component.data[14][3]
data14x[4] => lpm_mux:lpm_mux_component.data[14][4]
data14x[5] => lpm_mux:lpm_mux_component.data[14][5]
data14x[6] => lpm_mux:lpm_mux_component.data[14][6]
data14x[7] => lpm_mux:lpm_mux_component.data[14][7]
data14x[8] => lpm_mux:lpm_mux_component.data[14][8]
data14x[9] => lpm_mux:lpm_mux_component.data[14][9]
data14x[10] => lpm_mux:lpm_mux_component.data[14][10]
data14x[11] => lpm_mux:lpm_mux_component.data[14][11]
data14x[12] => lpm_mux:lpm_mux_component.data[14][12]
data14x[13] => lpm_mux:lpm_mux_component.data[14][13]
data14x[14] => lpm_mux:lpm_mux_component.data[14][14]
data14x[15] => lpm_mux:lpm_mux_component.data[14][15]
data15x[0] => lpm_mux:lpm_mux_component.data[15][0]
data15x[1] => lpm_mux:lpm_mux_component.data[15][1]
data15x[2] => lpm_mux:lpm_mux_component.data[15][2]
data15x[3] => lpm_mux:lpm_mux_component.data[15][3]
data15x[4] => lpm_mux:lpm_mux_component.data[15][4]
data15x[5] => lpm_mux:lpm_mux_component.data[15][5]
data15x[6] => lpm_mux:lpm_mux_component.data[15][6]
data15x[7] => lpm_mux:lpm_mux_component.data[15][7]
data15x[8] => lpm_mux:lpm_mux_component.data[15][8]
data15x[9] => lpm_mux:lpm_mux_component.data[15][9]
data15x[10] => lpm_mux:lpm_mux_component.data[15][10]
data15x[11] => lpm_mux:lpm_mux_component.data[15][11]
data15x[12] => lpm_mux:lpm_mux_component.data[15][12]
data15x[13] => lpm_mux:lpm_mux_component.data[15][13]
data15x[14] => lpm_mux:lpm_mux_component.data[15][14]
data15x[15] => lpm_mux:lpm_mux_component.data[15][15]
data1x[0] => lpm_mux:lpm_mux_component.data[1][0]
data1x[1] => lpm_mux:lpm_mux_component.data[1][1]
data1x[2] => lpm_mux:lpm_mux_component.data[1][2]
data1x[3] => lpm_mux:lpm_mux_component.data[1][3]
data1x[4] => lpm_mux:lpm_mux_component.data[1][4]
data1x[5] => lpm_mux:lpm_mux_component.data[1][5]
data1x[6] => lpm_mux:lpm_mux_component.data[1][6]
data1x[7] => lpm_mux:lpm_mux_component.data[1][7]
data1x[8] => lpm_mux:lpm_mux_component.data[1][8]
data1x[9] => lpm_mux:lpm_mux_component.data[1][9]
data1x[10] => lpm_mux:lpm_mux_component.data[1][10]
data1x[11] => lpm_mux:lpm_mux_component.data[1][11]
data1x[12] => lpm_mux:lpm_mux_component.data[1][12]
data1x[13] => lpm_mux:lpm_mux_component.data[1][13]
data1x[14] => lpm_mux:lpm_mux_component.data[1][14]
data1x[15] => lpm_mux:lpm_mux_component.data[1][15]
data2x[0] => lpm_mux:lpm_mux_component.data[2][0]
data2x[1] => lpm_mux:lpm_mux_component.data[2][1]
data2x[2] => lpm_mux:lpm_mux_component.data[2][2]
data2x[3] => lpm_mux:lpm_mux_component.data[2][3]
data2x[4] => lpm_mux:lpm_mux_component.data[2][4]
data2x[5] => lpm_mux:lpm_mux_component.data[2][5]
data2x[6] => lpm_mux:lpm_mux_component.data[2][6]
data2x[7] => lpm_mux:lpm_mux_component.data[2][7]
data2x[8] => lpm_mux:lpm_mux_component.data[2][8]
data2x[9] => lpm_mux:lpm_mux_component.data[2][9]
data2x[10] => lpm_mux:lpm_mux_component.data[2][10]
data2x[11] => lpm_mux:lpm_mux_component.data[2][11]
data2x[12] => lpm_mux:lpm_mux_component.data[2][12]
data2x[13] => lpm_mux:lpm_mux_component.data[2][13]
data2x[14] => lpm_mux:lpm_mux_component.data[2][14]
data2x[15] => lpm_mux:lpm_mux_component.data[2][15]
data3x[0] => lpm_mux:lpm_mux_component.data[3][0]
data3x[1] => lpm_mux:lpm_mux_component.data[3][1]
data3x[2] => lpm_mux:lpm_mux_component.data[3][2]
data3x[3] => lpm_mux:lpm_mux_component.data[3][3]
data3x[4] => lpm_mux:lpm_mux_component.data[3][4]
data3x[5] => lpm_mux:lpm_mux_component.data[3][5]
data3x[6] => lpm_mux:lpm_mux_component.data[3][6]
data3x[7] => lpm_mux:lpm_mux_component.data[3][7]
data3x[8] => lpm_mux:lpm_mux_component.data[3][8]
data3x[9] => lpm_mux:lpm_mux_component.data[3][9]
data3x[10] => lpm_mux:lpm_mux_component.data[3][10]
data3x[11] => lpm_mux:lpm_mux_component.data[3][11]
data3x[12] => lpm_mux:lpm_mux_component.data[3][12]
data3x[13] => lpm_mux:lpm_mux_component.data[3][13]
data3x[14] => lpm_mux:lpm_mux_component.data[3][14]
data3x[15] => lpm_mux:lpm_mux_component.data[3][15]
data4x[0] => lpm_mux:lpm_mux_component.data[4][0]
data4x[1] => lpm_mux:lpm_mux_component.data[4][1]
data4x[2] => lpm_mux:lpm_mux_component.data[4][2]
data4x[3] => lpm_mux:lpm_mux_component.data[4][3]
data4x[4] => lpm_mux:lpm_mux_component.data[4][4]
data4x[5] => lpm_mux:lpm_mux_component.data[4][5]
data4x[6] => lpm_mux:lpm_mux_component.data[4][6]
data4x[7] => lpm_mux:lpm_mux_component.data[4][7]
data4x[8] => lpm_mux:lpm_mux_component.data[4][8]
data4x[9] => lpm_mux:lpm_mux_component.data[4][9]
data4x[10] => lpm_mux:lpm_mux_component.data[4][10]
data4x[11] => lpm_mux:lpm_mux_component.data[4][11]
data4x[12] => lpm_mux:lpm_mux_component.data[4][12]
data4x[13] => lpm_mux:lpm_mux_component.data[4][13]
data4x[14] => lpm_mux:lpm_mux_component.data[4][14]
data4x[15] => lpm_mux:lpm_mux_component.data[4][15]
data5x[0] => lpm_mux:lpm_mux_component.data[5][0]
data5x[1] => lpm_mux:lpm_mux_component.data[5][1]
data5x[2] => lpm_mux:lpm_mux_component.data[5][2]
data5x[3] => lpm_mux:lpm_mux_component.data[5][3]
data5x[4] => lpm_mux:lpm_mux_component.data[5][4]
data5x[5] => lpm_mux:lpm_mux_component.data[5][5]
data5x[6] => lpm_mux:lpm_mux_component.data[5][6]
data5x[7] => lpm_mux:lpm_mux_component.data[5][7]
data5x[8] => lpm_mux:lpm_mux_component.data[5][8]
data5x[9] => lpm_mux:lpm_mux_component.data[5][9]
data5x[10] => lpm_mux:lpm_mux_component.data[5][10]
data5x[11] => lpm_mux:lpm_mux_component.data[5][11]
data5x[12] => lpm_mux:lpm_mux_component.data[5][12]
data5x[13] => lpm_mux:lpm_mux_component.data[5][13]
data5x[14] => lpm_mux:lpm_mux_component.data[5][14]
data5x[15] => lpm_mux:lpm_mux_component.data[5][15]
data6x[0] => lpm_mux:lpm_mux_component.data[6][0]
data6x[1] => lpm_mux:lpm_mux_component.data[6][1]
data6x[2] => lpm_mux:lpm_mux_component.data[6][2]
data6x[3] => lpm_mux:lpm_mux_component.data[6][3]
data6x[4] => lpm_mux:lpm_mux_component.data[6][4]
data6x[5] => lpm_mux:lpm_mux_component.data[6][5]
data6x[6] => lpm_mux:lpm_mux_component.data[6][6]
data6x[7] => lpm_mux:lpm_mux_component.data[6][7]
data6x[8] => lpm_mux:lpm_mux_component.data[6][8]
data6x[9] => lpm_mux:lpm_mux_component.data[6][9]
data6x[10] => lpm_mux:lpm_mux_component.data[6][10]
data6x[11] => lpm_mux:lpm_mux_component.data[6][11]
data6x[12] => lpm_mux:lpm_mux_component.data[6][12]
data6x[13] => lpm_mux:lpm_mux_component.data[6][13]
data6x[14] => lpm_mux:lpm_mux_component.data[6][14]
data6x[15] => lpm_mux:lpm_mux_component.data[6][15]
data7x[0] => lpm_mux:lpm_mux_component.data[7][0]
data7x[1] => lpm_mux:lpm_mux_component.data[7][1]
data7x[2] => lpm_mux:lpm_mux_component.data[7][2]
data7x[3] => lpm_mux:lpm_mux_component.data[7][3]
data7x[4] => lpm_mux:lpm_mux_component.data[7][4]
data7x[5] => lpm_mux:lpm_mux_component.data[7][5]
data7x[6] => lpm_mux:lpm_mux_component.data[7][6]
data7x[7] => lpm_mux:lpm_mux_component.data[7][7]
data7x[8] => lpm_mux:lpm_mux_component.data[7][8]
data7x[9] => lpm_mux:lpm_mux_component.data[7][9]
data7x[10] => lpm_mux:lpm_mux_component.data[7][10]
data7x[11] => lpm_mux:lpm_mux_component.data[7][11]
data7x[12] => lpm_mux:lpm_mux_component.data[7][12]
data7x[13] => lpm_mux:lpm_mux_component.data[7][13]
data7x[14] => lpm_mux:lpm_mux_component.data[7][14]
data7x[15] => lpm_mux:lpm_mux_component.data[7][15]
data8x[0] => lpm_mux:lpm_mux_component.data[8][0]
data8x[1] => lpm_mux:lpm_mux_component.data[8][1]
data8x[2] => lpm_mux:lpm_mux_component.data[8][2]
data8x[3] => lpm_mux:lpm_mux_component.data[8][3]
data8x[4] => lpm_mux:lpm_mux_component.data[8][4]
data8x[5] => lpm_mux:lpm_mux_component.data[8][5]
data8x[6] => lpm_mux:lpm_mux_component.data[8][6]
data8x[7] => lpm_mux:lpm_mux_component.data[8][7]
data8x[8] => lpm_mux:lpm_mux_component.data[8][8]
data8x[9] => lpm_mux:lpm_mux_component.data[8][9]
data8x[10] => lpm_mux:lpm_mux_component.data[8][10]
data8x[11] => lpm_mux:lpm_mux_component.data[8][11]
data8x[12] => lpm_mux:lpm_mux_component.data[8][12]
data8x[13] => lpm_mux:lpm_mux_component.data[8][13]
data8x[14] => lpm_mux:lpm_mux_component.data[8][14]
data8x[15] => lpm_mux:lpm_mux_component.data[8][15]
data9x[0] => lpm_mux:lpm_mux_component.data[9][0]
data9x[1] => lpm_mux:lpm_mux_component.data[9][1]
data9x[2] => lpm_mux:lpm_mux_component.data[9][2]
data9x[3] => lpm_mux:lpm_mux_component.data[9][3]
data9x[4] => lpm_mux:lpm_mux_component.data[9][4]
data9x[5] => lpm_mux:lpm_mux_component.data[9][5]
data9x[6] => lpm_mux:lpm_mux_component.data[9][6]
data9x[7] => lpm_mux:lpm_mux_component.data[9][7]
data9x[8] => lpm_mux:lpm_mux_component.data[9][8]
data9x[9] => lpm_mux:lpm_mux_component.data[9][9]
data9x[10] => lpm_mux:lpm_mux_component.data[9][10]
data9x[11] => lpm_mux:lpm_mux_component.data[9][11]
data9x[12] => lpm_mux:lpm_mux_component.data[9][12]
data9x[13] => lpm_mux:lpm_mux_component.data[9][13]
data9x[14] => lpm_mux:lpm_mux_component.data[9][14]
data9x[15] => lpm_mux:lpm_mux_component.data[9][15]
sel[0] => lpm_mux:lpm_mux_component.sel[0]
sel[1] => lpm_mux:lpm_mux_component.sel[1]
sel[2] => lpm_mux:lpm_mux_component.sel[2]
sel[3] => lpm_mux:lpm_mux_component.sel[3]
result[0] <= lpm_mux:lpm_mux_component.result[0]
result[1] <= lpm_mux:lpm_mux_component.result[1]
result[2] <= lpm_mux:lpm_mux_component.result[2]
result[3] <= lpm_mux:lpm_mux_component.result[3]
result[4] <= lpm_mux:lpm_mux_component.result[4]
result[5] <= lpm_mux:lpm_mux_component.result[5]
result[6] <= lpm_mux:lpm_mux_component.result[6]
result[7] <= lpm_mux:lpm_mux_component.result[7]
result[8] <= lpm_mux:lpm_mux_component.result[8]
result[9] <= lpm_mux:lpm_mux_component.result[9]
result[10] <= lpm_mux:lpm_mux_component.result[10]
result[11] <= lpm_mux:lpm_mux_component.result[11]
result[12] <= lpm_mux:lpm_mux_component.result[12]
result[13] <= lpm_mux:lpm_mux_component.result[13]
result[14] <= lpm_mux:lpm_mux_component.result[14]
result[15] <= lpm_mux:lpm_mux_component.result[15]


|processor|regfile:inst7|MUX_16BIT_16TO1:inst53|LPM_MUX:lpm_mux_component
data[0][0] => mux_3qc:auto_generated.data[0]
data[0][1] => mux_3qc:auto_generated.data[1]
data[0][2] => mux_3qc:auto_generated.data[2]
data[0][3] => mux_3qc:auto_generated.data[3]
data[0][4] => mux_3qc:auto_generated.data[4]
data[0][5] => mux_3qc:auto_generated.data[5]
data[0][6] => mux_3qc:auto_generated.data[6]
data[0][7] => mux_3qc:auto_generated.data[7]
data[0][8] => mux_3qc:auto_generated.data[8]
data[0][9] => mux_3qc:auto_generated.data[9]
data[0][10] => mux_3qc:auto_generated.data[10]
data[0][11] => mux_3qc:auto_generated.data[11]
data[0][12] => mux_3qc:auto_generated.data[12]
data[0][13] => mux_3qc:auto_generated.data[13]
data[0][14] => mux_3qc:auto_generated.data[14]
data[0][15] => mux_3qc:auto_generated.data[15]
data[1][0] => mux_3qc:auto_generated.data[16]
data[1][1] => mux_3qc:auto_generated.data[17]
data[1][2] => mux_3qc:auto_generated.data[18]
data[1][3] => mux_3qc:auto_generated.data[19]
data[1][4] => mux_3qc:auto_generated.data[20]
data[1][5] => mux_3qc:auto_generated.data[21]
data[1][6] => mux_3qc:auto_generated.data[22]
data[1][7] => mux_3qc:auto_generated.data[23]
data[1][8] => mux_3qc:auto_generated.data[24]
data[1][9] => mux_3qc:auto_generated.data[25]
data[1][10] => mux_3qc:auto_generated.data[26]
data[1][11] => mux_3qc:auto_generated.data[27]
data[1][12] => mux_3qc:auto_generated.data[28]
data[1][13] => mux_3qc:auto_generated.data[29]
data[1][14] => mux_3qc:auto_generated.data[30]
data[1][15] => mux_3qc:auto_generated.data[31]
data[2][0] => mux_3qc:auto_generated.data[32]
data[2][1] => mux_3qc:auto_generated.data[33]
data[2][2] => mux_3qc:auto_generated.data[34]
data[2][3] => mux_3qc:auto_generated.data[35]
data[2][4] => mux_3qc:auto_generated.data[36]
data[2][5] => mux_3qc:auto_generated.data[37]
data[2][6] => mux_3qc:auto_generated.data[38]
data[2][7] => mux_3qc:auto_generated.data[39]
data[2][8] => mux_3qc:auto_generated.data[40]
data[2][9] => mux_3qc:auto_generated.data[41]
data[2][10] => mux_3qc:auto_generated.data[42]
data[2][11] => mux_3qc:auto_generated.data[43]
data[2][12] => mux_3qc:auto_generated.data[44]
data[2][13] => mux_3qc:auto_generated.data[45]
data[2][14] => mux_3qc:auto_generated.data[46]
data[2][15] => mux_3qc:auto_generated.data[47]
data[3][0] => mux_3qc:auto_generated.data[48]
data[3][1] => mux_3qc:auto_generated.data[49]
data[3][2] => mux_3qc:auto_generated.data[50]
data[3][3] => mux_3qc:auto_generated.data[51]
data[3][4] => mux_3qc:auto_generated.data[52]
data[3][5] => mux_3qc:auto_generated.data[53]
data[3][6] => mux_3qc:auto_generated.data[54]
data[3][7] => mux_3qc:auto_generated.data[55]
data[3][8] => mux_3qc:auto_generated.data[56]
data[3][9] => mux_3qc:auto_generated.data[57]
data[3][10] => mux_3qc:auto_generated.data[58]
data[3][11] => mux_3qc:auto_generated.data[59]
data[3][12] => mux_3qc:auto_generated.data[60]
data[3][13] => mux_3qc:auto_generated.data[61]
data[3][14] => mux_3qc:auto_generated.data[62]
data[3][15] => mux_3qc:auto_generated.data[63]
data[4][0] => mux_3qc:auto_generated.data[64]
data[4][1] => mux_3qc:auto_generated.data[65]
data[4][2] => mux_3qc:auto_generated.data[66]
data[4][3] => mux_3qc:auto_generated.data[67]
data[4][4] => mux_3qc:auto_generated.data[68]
data[4][5] => mux_3qc:auto_generated.data[69]
data[4][6] => mux_3qc:auto_generated.data[70]
data[4][7] => mux_3qc:auto_generated.data[71]
data[4][8] => mux_3qc:auto_generated.data[72]
data[4][9] => mux_3qc:auto_generated.data[73]
data[4][10] => mux_3qc:auto_generated.data[74]
data[4][11] => mux_3qc:auto_generated.data[75]
data[4][12] => mux_3qc:auto_generated.data[76]
data[4][13] => mux_3qc:auto_generated.data[77]
data[4][14] => mux_3qc:auto_generated.data[78]
data[4][15] => mux_3qc:auto_generated.data[79]
data[5][0] => mux_3qc:auto_generated.data[80]
data[5][1] => mux_3qc:auto_generated.data[81]
data[5][2] => mux_3qc:auto_generated.data[82]
data[5][3] => mux_3qc:auto_generated.data[83]
data[5][4] => mux_3qc:auto_generated.data[84]
data[5][5] => mux_3qc:auto_generated.data[85]
data[5][6] => mux_3qc:auto_generated.data[86]
data[5][7] => mux_3qc:auto_generated.data[87]
data[5][8] => mux_3qc:auto_generated.data[88]
data[5][9] => mux_3qc:auto_generated.data[89]
data[5][10] => mux_3qc:auto_generated.data[90]
data[5][11] => mux_3qc:auto_generated.data[91]
data[5][12] => mux_3qc:auto_generated.data[92]
data[5][13] => mux_3qc:auto_generated.data[93]
data[5][14] => mux_3qc:auto_generated.data[94]
data[5][15] => mux_3qc:auto_generated.data[95]
data[6][0] => mux_3qc:auto_generated.data[96]
data[6][1] => mux_3qc:auto_generated.data[97]
data[6][2] => mux_3qc:auto_generated.data[98]
data[6][3] => mux_3qc:auto_generated.data[99]
data[6][4] => mux_3qc:auto_generated.data[100]
data[6][5] => mux_3qc:auto_generated.data[101]
data[6][6] => mux_3qc:auto_generated.data[102]
data[6][7] => mux_3qc:auto_generated.data[103]
data[6][8] => mux_3qc:auto_generated.data[104]
data[6][9] => mux_3qc:auto_generated.data[105]
data[6][10] => mux_3qc:auto_generated.data[106]
data[6][11] => mux_3qc:auto_generated.data[107]
data[6][12] => mux_3qc:auto_generated.data[108]
data[6][13] => mux_3qc:auto_generated.data[109]
data[6][14] => mux_3qc:auto_generated.data[110]
data[6][15] => mux_3qc:auto_generated.data[111]
data[7][0] => mux_3qc:auto_generated.data[112]
data[7][1] => mux_3qc:auto_generated.data[113]
data[7][2] => mux_3qc:auto_generated.data[114]
data[7][3] => mux_3qc:auto_generated.data[115]
data[7][4] => mux_3qc:auto_generated.data[116]
data[7][5] => mux_3qc:auto_generated.data[117]
data[7][6] => mux_3qc:auto_generated.data[118]
data[7][7] => mux_3qc:auto_generated.data[119]
data[7][8] => mux_3qc:auto_generated.data[120]
data[7][9] => mux_3qc:auto_generated.data[121]
data[7][10] => mux_3qc:auto_generated.data[122]
data[7][11] => mux_3qc:auto_generated.data[123]
data[7][12] => mux_3qc:auto_generated.data[124]
data[7][13] => mux_3qc:auto_generated.data[125]
data[7][14] => mux_3qc:auto_generated.data[126]
data[7][15] => mux_3qc:auto_generated.data[127]
data[8][0] => mux_3qc:auto_generated.data[128]
data[8][1] => mux_3qc:auto_generated.data[129]
data[8][2] => mux_3qc:auto_generated.data[130]
data[8][3] => mux_3qc:auto_generated.data[131]
data[8][4] => mux_3qc:auto_generated.data[132]
data[8][5] => mux_3qc:auto_generated.data[133]
data[8][6] => mux_3qc:auto_generated.data[134]
data[8][7] => mux_3qc:auto_generated.data[135]
data[8][8] => mux_3qc:auto_generated.data[136]
data[8][9] => mux_3qc:auto_generated.data[137]
data[8][10] => mux_3qc:auto_generated.data[138]
data[8][11] => mux_3qc:auto_generated.data[139]
data[8][12] => mux_3qc:auto_generated.data[140]
data[8][13] => mux_3qc:auto_generated.data[141]
data[8][14] => mux_3qc:auto_generated.data[142]
data[8][15] => mux_3qc:auto_generated.data[143]
data[9][0] => mux_3qc:auto_generated.data[144]
data[9][1] => mux_3qc:auto_generated.data[145]
data[9][2] => mux_3qc:auto_generated.data[146]
data[9][3] => mux_3qc:auto_generated.data[147]
data[9][4] => mux_3qc:auto_generated.data[148]
data[9][5] => mux_3qc:auto_generated.data[149]
data[9][6] => mux_3qc:auto_generated.data[150]
data[9][7] => mux_3qc:auto_generated.data[151]
data[9][8] => mux_3qc:auto_generated.data[152]
data[9][9] => mux_3qc:auto_generated.data[153]
data[9][10] => mux_3qc:auto_generated.data[154]
data[9][11] => mux_3qc:auto_generated.data[155]
data[9][12] => mux_3qc:auto_generated.data[156]
data[9][13] => mux_3qc:auto_generated.data[157]
data[9][14] => mux_3qc:auto_generated.data[158]
data[9][15] => mux_3qc:auto_generated.data[159]
data[10][0] => mux_3qc:auto_generated.data[160]
data[10][1] => mux_3qc:auto_generated.data[161]
data[10][2] => mux_3qc:auto_generated.data[162]
data[10][3] => mux_3qc:auto_generated.data[163]
data[10][4] => mux_3qc:auto_generated.data[164]
data[10][5] => mux_3qc:auto_generated.data[165]
data[10][6] => mux_3qc:auto_generated.data[166]
data[10][7] => mux_3qc:auto_generated.data[167]
data[10][8] => mux_3qc:auto_generated.data[168]
data[10][9] => mux_3qc:auto_generated.data[169]
data[10][10] => mux_3qc:auto_generated.data[170]
data[10][11] => mux_3qc:auto_generated.data[171]
data[10][12] => mux_3qc:auto_generated.data[172]
data[10][13] => mux_3qc:auto_generated.data[173]
data[10][14] => mux_3qc:auto_generated.data[174]
data[10][15] => mux_3qc:auto_generated.data[175]
data[11][0] => mux_3qc:auto_generated.data[176]
data[11][1] => mux_3qc:auto_generated.data[177]
data[11][2] => mux_3qc:auto_generated.data[178]
data[11][3] => mux_3qc:auto_generated.data[179]
data[11][4] => mux_3qc:auto_generated.data[180]
data[11][5] => mux_3qc:auto_generated.data[181]
data[11][6] => mux_3qc:auto_generated.data[182]
data[11][7] => mux_3qc:auto_generated.data[183]
data[11][8] => mux_3qc:auto_generated.data[184]
data[11][9] => mux_3qc:auto_generated.data[185]
data[11][10] => mux_3qc:auto_generated.data[186]
data[11][11] => mux_3qc:auto_generated.data[187]
data[11][12] => mux_3qc:auto_generated.data[188]
data[11][13] => mux_3qc:auto_generated.data[189]
data[11][14] => mux_3qc:auto_generated.data[190]
data[11][15] => mux_3qc:auto_generated.data[191]
data[12][0] => mux_3qc:auto_generated.data[192]
data[12][1] => mux_3qc:auto_generated.data[193]
data[12][2] => mux_3qc:auto_generated.data[194]
data[12][3] => mux_3qc:auto_generated.data[195]
data[12][4] => mux_3qc:auto_generated.data[196]
data[12][5] => mux_3qc:auto_generated.data[197]
data[12][6] => mux_3qc:auto_generated.data[198]
data[12][7] => mux_3qc:auto_generated.data[199]
data[12][8] => mux_3qc:auto_generated.data[200]
data[12][9] => mux_3qc:auto_generated.data[201]
data[12][10] => mux_3qc:auto_generated.data[202]
data[12][11] => mux_3qc:auto_generated.data[203]
data[12][12] => mux_3qc:auto_generated.data[204]
data[12][13] => mux_3qc:auto_generated.data[205]
data[12][14] => mux_3qc:auto_generated.data[206]
data[12][15] => mux_3qc:auto_generated.data[207]
data[13][0] => mux_3qc:auto_generated.data[208]
data[13][1] => mux_3qc:auto_generated.data[209]
data[13][2] => mux_3qc:auto_generated.data[210]
data[13][3] => mux_3qc:auto_generated.data[211]
data[13][4] => mux_3qc:auto_generated.data[212]
data[13][5] => mux_3qc:auto_generated.data[213]
data[13][6] => mux_3qc:auto_generated.data[214]
data[13][7] => mux_3qc:auto_generated.data[215]
data[13][8] => mux_3qc:auto_generated.data[216]
data[13][9] => mux_3qc:auto_generated.data[217]
data[13][10] => mux_3qc:auto_generated.data[218]
data[13][11] => mux_3qc:auto_generated.data[219]
data[13][12] => mux_3qc:auto_generated.data[220]
data[13][13] => mux_3qc:auto_generated.data[221]
data[13][14] => mux_3qc:auto_generated.data[222]
data[13][15] => mux_3qc:auto_generated.data[223]
data[14][0] => mux_3qc:auto_generated.data[224]
data[14][1] => mux_3qc:auto_generated.data[225]
data[14][2] => mux_3qc:auto_generated.data[226]
data[14][3] => mux_3qc:auto_generated.data[227]
data[14][4] => mux_3qc:auto_generated.data[228]
data[14][5] => mux_3qc:auto_generated.data[229]
data[14][6] => mux_3qc:auto_generated.data[230]
data[14][7] => mux_3qc:auto_generated.data[231]
data[14][8] => mux_3qc:auto_generated.data[232]
data[14][9] => mux_3qc:auto_generated.data[233]
data[14][10] => mux_3qc:auto_generated.data[234]
data[14][11] => mux_3qc:auto_generated.data[235]
data[14][12] => mux_3qc:auto_generated.data[236]
data[14][13] => mux_3qc:auto_generated.data[237]
data[14][14] => mux_3qc:auto_generated.data[238]
data[14][15] => mux_3qc:auto_generated.data[239]
data[15][0] => mux_3qc:auto_generated.data[240]
data[15][1] => mux_3qc:auto_generated.data[241]
data[15][2] => mux_3qc:auto_generated.data[242]
data[15][3] => mux_3qc:auto_generated.data[243]
data[15][4] => mux_3qc:auto_generated.data[244]
data[15][5] => mux_3qc:auto_generated.data[245]
data[15][6] => mux_3qc:auto_generated.data[246]
data[15][7] => mux_3qc:auto_generated.data[247]
data[15][8] => mux_3qc:auto_generated.data[248]
data[15][9] => mux_3qc:auto_generated.data[249]
data[15][10] => mux_3qc:auto_generated.data[250]
data[15][11] => mux_3qc:auto_generated.data[251]
data[15][12] => mux_3qc:auto_generated.data[252]
data[15][13] => mux_3qc:auto_generated.data[253]
data[15][14] => mux_3qc:auto_generated.data[254]
data[15][15] => mux_3qc:auto_generated.data[255]
sel[0] => mux_3qc:auto_generated.sel[0]
sel[1] => mux_3qc:auto_generated.sel[1]
sel[2] => mux_3qc:auto_generated.sel[2]
sel[3] => mux_3qc:auto_generated.sel[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_3qc:auto_generated.result[0]
result[1] <= mux_3qc:auto_generated.result[1]
result[2] <= mux_3qc:auto_generated.result[2]
result[3] <= mux_3qc:auto_generated.result[3]
result[4] <= mux_3qc:auto_generated.result[4]
result[5] <= mux_3qc:auto_generated.result[5]
result[6] <= mux_3qc:auto_generated.result[6]
result[7] <= mux_3qc:auto_generated.result[7]
result[8] <= mux_3qc:auto_generated.result[8]
result[9] <= mux_3qc:auto_generated.result[9]
result[10] <= mux_3qc:auto_generated.result[10]
result[11] <= mux_3qc:auto_generated.result[11]
result[12] <= mux_3qc:auto_generated.result[12]
result[13] <= mux_3qc:auto_generated.result[13]
result[14] <= mux_3qc:auto_generated.result[14]
result[15] <= mux_3qc:auto_generated.result[15]


|processor|regfile:inst7|MUX_16BIT_16TO1:inst53|LPM_MUX:lpm_mux_component|mux_3qc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[17] => _.IN0
data[18] => _.IN0
data[18] => _.IN0
data[19] => _.IN0
data[19] => _.IN0
data[20] => _.IN0
data[20] => _.IN0
data[21] => _.IN0
data[21] => _.IN0
data[22] => _.IN0
data[22] => _.IN0
data[23] => _.IN0
data[23] => _.IN0
data[24] => _.IN0
data[24] => _.IN0
data[25] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[32] => _.IN1
data[32] => _.IN1
data[32] => _.IN1
data[32] => _.IN1
data[33] => _.IN1
data[33] => _.IN1
data[33] => _.IN1
data[33] => _.IN1
data[34] => _.IN1
data[34] => _.IN1
data[34] => _.IN1
data[34] => _.IN1
data[35] => _.IN1
data[35] => _.IN1
data[35] => _.IN1
data[35] => _.IN1
data[36] => _.IN1
data[36] => _.IN1
data[36] => _.IN1
data[36] => _.IN1
data[37] => _.IN1
data[37] => _.IN1
data[37] => _.IN1
data[37] => _.IN1
data[38] => _.IN1
data[38] => _.IN1
data[38] => _.IN1
data[38] => _.IN1
data[39] => _.IN1
data[39] => _.IN1
data[39] => _.IN1
data[39] => _.IN1
data[40] => _.IN1
data[40] => _.IN1
data[40] => _.IN1
data[40] => _.IN1
data[41] => _.IN1
data[41] => _.IN1
data[41] => _.IN1
data[41] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[43] => _.IN1
data[43] => _.IN1
data[43] => _.IN1
data[43] => _.IN1
data[44] => _.IN1
data[44] => _.IN1
data[44] => _.IN1
data[44] => _.IN1
data[45] => _.IN1
data[45] => _.IN1
data[45] => _.IN1
data[45] => _.IN1
data[46] => _.IN1
data[46] => _.IN1
data[46] => _.IN1
data[46] => _.IN1
data[47] => _.IN1
data[47] => _.IN1
data[47] => _.IN1
data[47] => _.IN1
data[48] => _.IN0
data[48] => _.IN0
data[49] => _.IN0
data[49] => _.IN0
data[50] => _.IN0
data[50] => _.IN0
data[51] => _.IN0
data[51] => _.IN0
data[52] => _.IN0
data[52] => _.IN0
data[53] => _.IN0
data[53] => _.IN0
data[54] => _.IN0
data[54] => _.IN0
data[55] => _.IN0
data[55] => _.IN0
data[56] => _.IN0
data[56] => _.IN0
data[57] => _.IN0
data[57] => _.IN0
data[58] => _.IN0
data[58] => _.IN0
data[59] => _.IN0
data[59] => _.IN0
data[60] => _.IN0
data[60] => _.IN0
data[61] => _.IN0
data[61] => _.IN0
data[62] => _.IN0
data[62] => _.IN0
data[63] => _.IN0
data[63] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[68] => _.IN0
data[68] => _.IN0
data[69] => _.IN0
data[69] => _.IN0
data[70] => _.IN0
data[70] => _.IN0
data[71] => _.IN0
data[71] => _.IN0
data[72] => _.IN0
data[72] => _.IN0
data[73] => _.IN0
data[73] => _.IN0
data[74] => _.IN0
data[74] => _.IN0
data[75] => _.IN0
data[75] => _.IN0
data[76] => _.IN0
data[76] => _.IN0
data[77] => _.IN0
data[77] => _.IN0
data[78] => _.IN0
data[78] => _.IN0
data[79] => _.IN0
data[79] => _.IN0
data[80] => _.IN0
data[81] => _.IN0
data[82] => _.IN0
data[83] => _.IN0
data[84] => _.IN0
data[85] => _.IN0
data[86] => _.IN0
data[87] => _.IN0
data[88] => _.IN0
data[89] => _.IN0
data[90] => _.IN0
data[91] => _.IN0
data[92] => _.IN0
data[93] => _.IN0
data[94] => _.IN0
data[95] => _.IN0
data[96] => _.IN1
data[96] => _.IN1
data[97] => _.IN1
data[97] => _.IN1
data[98] => _.IN1
data[98] => _.IN1
data[99] => _.IN1
data[99] => _.IN1
data[100] => _.IN1
data[100] => _.IN1
data[101] => _.IN1
data[101] => _.IN1
data[102] => _.IN1
data[102] => _.IN1
data[103] => _.IN1
data[103] => _.IN1
data[104] => _.IN1
data[104] => _.IN1
data[105] => _.IN1
data[105] => _.IN1
data[106] => _.IN1
data[106] => _.IN1
data[107] => _.IN1
data[107] => _.IN1
data[108] => _.IN1
data[108] => _.IN1
data[109] => _.IN1
data[109] => _.IN1
data[110] => _.IN1
data[110] => _.IN1
data[111] => _.IN1
data[111] => _.IN1
data[112] => _.IN0
data[113] => _.IN0
data[114] => _.IN0
data[115] => _.IN0
data[116] => _.IN0
data[117] => _.IN0
data[118] => _.IN0
data[119] => _.IN0
data[120] => _.IN0
data[121] => _.IN0
data[122] => _.IN0
data[123] => _.IN0
data[124] => _.IN0
data[125] => _.IN0
data[126] => _.IN0
data[127] => _.IN0
data[128] => _.IN0
data[128] => _.IN0
data[128] => _.IN0
data[128] => _.IN0
data[129] => _.IN0
data[129] => _.IN0
data[129] => _.IN0
data[129] => _.IN0
data[130] => _.IN0
data[130] => _.IN0
data[130] => _.IN0
data[130] => _.IN0
data[131] => _.IN0
data[131] => _.IN0
data[131] => _.IN0
data[131] => _.IN0
data[132] => _.IN0
data[132] => _.IN0
data[132] => _.IN0
data[132] => _.IN0
data[133] => _.IN0
data[133] => _.IN0
data[133] => _.IN0
data[133] => _.IN0
data[134] => _.IN0
data[134] => _.IN0
data[134] => _.IN0
data[134] => _.IN0
data[135] => _.IN0
data[135] => _.IN0
data[135] => _.IN0
data[135] => _.IN0
data[136] => _.IN0
data[136] => _.IN0
data[136] => _.IN0
data[136] => _.IN0
data[137] => _.IN0
data[137] => _.IN0
data[137] => _.IN0
data[137] => _.IN0
data[138] => _.IN0
data[138] => _.IN0
data[138] => _.IN0
data[138] => _.IN0
data[139] => _.IN0
data[139] => _.IN0
data[139] => _.IN0
data[139] => _.IN0
data[140] => _.IN0
data[140] => _.IN0
data[140] => _.IN0
data[140] => _.IN0
data[141] => _.IN0
data[141] => _.IN0
data[141] => _.IN0
data[141] => _.IN0
data[142] => _.IN0
data[142] => _.IN0
data[142] => _.IN0
data[142] => _.IN0
data[143] => _.IN0
data[143] => _.IN0
data[143] => _.IN0
data[143] => _.IN0
data[144] => _.IN0
data[144] => _.IN0
data[145] => _.IN0
data[145] => _.IN0
data[146] => _.IN0
data[146] => _.IN0
data[147] => _.IN0
data[147] => _.IN0
data[148] => _.IN0
data[148] => _.IN0
data[149] => _.IN0
data[149] => _.IN0
data[150] => _.IN0
data[150] => _.IN0
data[151] => _.IN0
data[151] => _.IN0
data[152] => _.IN0
data[152] => _.IN0
data[153] => _.IN0
data[153] => _.IN0
data[154] => _.IN0
data[154] => _.IN0
data[155] => _.IN0
data[155] => _.IN0
data[156] => _.IN0
data[156] => _.IN0
data[157] => _.IN0
data[157] => _.IN0
data[158] => _.IN0
data[158] => _.IN0
data[159] => _.IN0
data[159] => _.IN0
data[160] => _.IN1
data[160] => _.IN1
data[160] => _.IN1
data[160] => _.IN1
data[161] => _.IN1
data[161] => _.IN1
data[161] => _.IN1
data[161] => _.IN1
data[162] => _.IN1
data[162] => _.IN1
data[162] => _.IN1
data[162] => _.IN1
data[163] => _.IN1
data[163] => _.IN1
data[163] => _.IN1
data[163] => _.IN1
data[164] => _.IN1
data[164] => _.IN1
data[164] => _.IN1
data[164] => _.IN1
data[165] => _.IN1
data[165] => _.IN1
data[165] => _.IN1
data[165] => _.IN1
data[166] => _.IN1
data[166] => _.IN1
data[166] => _.IN1
data[166] => _.IN1
data[167] => _.IN1
data[167] => _.IN1
data[167] => _.IN1
data[167] => _.IN1
data[168] => _.IN1
data[168] => _.IN1
data[168] => _.IN1
data[168] => _.IN1
data[169] => _.IN1
data[169] => _.IN1
data[169] => _.IN1
data[169] => _.IN1
data[170] => _.IN1
data[170] => _.IN1
data[170] => _.IN1
data[170] => _.IN1
data[171] => _.IN1
data[171] => _.IN1
data[171] => _.IN1
data[171] => _.IN1
data[172] => _.IN1
data[172] => _.IN1
data[172] => _.IN1
data[172] => _.IN1
data[173] => _.IN1
data[173] => _.IN1
data[173] => _.IN1
data[173] => _.IN1
data[174] => _.IN1
data[174] => _.IN1
data[174] => _.IN1
data[174] => _.IN1
data[175] => _.IN1
data[175] => _.IN1
data[175] => _.IN1
data[175] => _.IN1
data[176] => _.IN0
data[176] => _.IN0
data[177] => _.IN0
data[177] => _.IN0
data[178] => _.IN0
data[178] => _.IN0
data[179] => _.IN0
data[179] => _.IN0
data[180] => _.IN0
data[180] => _.IN0
data[181] => _.IN0
data[181] => _.IN0
data[182] => _.IN0
data[182] => _.IN0
data[183] => _.IN0
data[183] => _.IN0
data[184] => _.IN0
data[184] => _.IN0
data[185] => _.IN0
data[185] => _.IN0
data[186] => _.IN0
data[186] => _.IN0
data[187] => _.IN0
data[187] => _.IN0
data[188] => _.IN0
data[188] => _.IN0
data[189] => _.IN0
data[189] => _.IN0
data[190] => _.IN0
data[190] => _.IN0
data[191] => _.IN0
data[191] => _.IN0
data[192] => _.IN0
data[192] => _.IN0
data[193] => _.IN0
data[193] => _.IN0
data[194] => _.IN0
data[194] => _.IN0
data[195] => _.IN0
data[195] => _.IN0
data[196] => _.IN0
data[196] => _.IN0
data[197] => _.IN0
data[197] => _.IN0
data[198] => _.IN0
data[198] => _.IN0
data[199] => _.IN0
data[199] => _.IN0
data[200] => _.IN0
data[200] => _.IN0
data[201] => _.IN0
data[201] => _.IN0
data[202] => _.IN0
data[202] => _.IN0
data[203] => _.IN0
data[203] => _.IN0
data[204] => _.IN0
data[204] => _.IN0
data[205] => _.IN0
data[205] => _.IN0
data[206] => _.IN0
data[206] => _.IN0
data[207] => _.IN0
data[207] => _.IN0
data[208] => _.IN0
data[209] => _.IN0
data[210] => _.IN0
data[211] => _.IN0
data[212] => _.IN0
data[213] => _.IN0
data[214] => _.IN0
data[215] => _.IN0
data[216] => _.IN0
data[217] => _.IN0
data[218] => _.IN0
data[219] => _.IN0
data[220] => _.IN0
data[221] => _.IN0
data[222] => _.IN0
data[223] => _.IN0
data[224] => _.IN1
data[224] => _.IN1
data[225] => _.IN1
data[225] => _.IN1
data[226] => _.IN1
data[226] => _.IN1
data[227] => _.IN1
data[227] => _.IN1
data[228] => _.IN1
data[228] => _.IN1
data[229] => _.IN1
data[229] => _.IN1
data[230] => _.IN1
data[230] => _.IN1
data[231] => _.IN1
data[231] => _.IN1
data[232] => _.IN1
data[232] => _.IN1
data[233] => _.IN1
data[233] => _.IN1
data[234] => _.IN1
data[234] => _.IN1
data[235] => _.IN1
data[235] => _.IN1
data[236] => _.IN1
data[236] => _.IN1
data[237] => _.IN1
data[237] => _.IN1
data[238] => _.IN1
data[238] => _.IN1
data[239] => _.IN1
data[239] => _.IN1
data[240] => _.IN0
data[241] => _.IN0
data[242] => _.IN0
data[243] => _.IN0
data[244] => _.IN0
data[245] => _.IN0
data[246] => _.IN0
data[247] => _.IN0
data[248] => _.IN0
data[249] => _.IN0
data[250] => _.IN0
data[251] => _.IN0
data[252] => _.IN0
data[253] => _.IN0
data[254] => _.IN0
data[255] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0


|processor|REG_1BIT_SCLR:inst64
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
sclr => lpm_ff:lpm_ff_component.sclr
q <= lpm_ff:lpm_ff_component.q[0]


|processor|REG_1BIT_SCLR:inst64|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => dffs[0].SCLR
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|processor|REG_1BIT_SCLR:inst52
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
sclr => lpm_ff:lpm_ff_component.sclr
q <= lpm_ff:lpm_ff_component.q[0]


|processor|REG_1BIT_SCLR:inst52|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => dffs[0].SCLR
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|processor|REG_1BIT_SCLR:inst24
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
sclr => lpm_ff:lpm_ff_component.sclr
q <= lpm_ff:lpm_ff_component.q[0]


|processor|REG_1BIT_SCLR:inst24|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => dffs[0].SCLR
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|processor|REG_16BIT_SCLR:inst45
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
sclr => lpm_ff:lpm_ff_component.sclr
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|processor|REG_16BIT_SCLR:inst45|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => dffs[15].SCLR
sclr => dffs[14].SCLR
sclr => dffs[13].SCLR
sclr => dffs[12].SCLR
sclr => dffs[11].SCLR
sclr => dffs[10].SCLR
sclr => dffs[9].SCLR
sclr => dffs[8].SCLR
sclr => dffs[7].SCLR
sclr => dffs[6].SCLR
sclr => dffs[5].SCLR
sclr => dffs[4].SCLR
sclr => dffs[3].SCLR
sclr => dffs[2].SCLR
sclr => dffs[1].SCLR
sclr => dffs[0].SCLR
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|processor|MUX_3TO1:inst46
data0x[0] => lpm_mux:lpm_mux_component.data[0][0]
data0x[1] => lpm_mux:lpm_mux_component.data[0][1]
data0x[2] => lpm_mux:lpm_mux_component.data[0][2]
data0x[3] => lpm_mux:lpm_mux_component.data[0][3]
data0x[4] => lpm_mux:lpm_mux_component.data[0][4]
data0x[5] => lpm_mux:lpm_mux_component.data[0][5]
data0x[6] => lpm_mux:lpm_mux_component.data[0][6]
data0x[7] => lpm_mux:lpm_mux_component.data[0][7]
data0x[8] => lpm_mux:lpm_mux_component.data[0][8]
data0x[9] => lpm_mux:lpm_mux_component.data[0][9]
data0x[10] => lpm_mux:lpm_mux_component.data[0][10]
data0x[11] => lpm_mux:lpm_mux_component.data[0][11]
data0x[12] => lpm_mux:lpm_mux_component.data[0][12]
data0x[13] => lpm_mux:lpm_mux_component.data[0][13]
data0x[14] => lpm_mux:lpm_mux_component.data[0][14]
data0x[15] => lpm_mux:lpm_mux_component.data[0][15]
data1x[0] => lpm_mux:lpm_mux_component.data[1][0]
data1x[1] => lpm_mux:lpm_mux_component.data[1][1]
data1x[2] => lpm_mux:lpm_mux_component.data[1][2]
data1x[3] => lpm_mux:lpm_mux_component.data[1][3]
data1x[4] => lpm_mux:lpm_mux_component.data[1][4]
data1x[5] => lpm_mux:lpm_mux_component.data[1][5]
data1x[6] => lpm_mux:lpm_mux_component.data[1][6]
data1x[7] => lpm_mux:lpm_mux_component.data[1][7]
data1x[8] => lpm_mux:lpm_mux_component.data[1][8]
data1x[9] => lpm_mux:lpm_mux_component.data[1][9]
data1x[10] => lpm_mux:lpm_mux_component.data[1][10]
data1x[11] => lpm_mux:lpm_mux_component.data[1][11]
data1x[12] => lpm_mux:lpm_mux_component.data[1][12]
data1x[13] => lpm_mux:lpm_mux_component.data[1][13]
data1x[14] => lpm_mux:lpm_mux_component.data[1][14]
data1x[15] => lpm_mux:lpm_mux_component.data[1][15]
data2x[0] => lpm_mux:lpm_mux_component.data[2][0]
data2x[1] => lpm_mux:lpm_mux_component.data[2][1]
data2x[2] => lpm_mux:lpm_mux_component.data[2][2]
data2x[3] => lpm_mux:lpm_mux_component.data[2][3]
data2x[4] => lpm_mux:lpm_mux_component.data[2][4]
data2x[5] => lpm_mux:lpm_mux_component.data[2][5]
data2x[6] => lpm_mux:lpm_mux_component.data[2][6]
data2x[7] => lpm_mux:lpm_mux_component.data[2][7]
data2x[8] => lpm_mux:lpm_mux_component.data[2][8]
data2x[9] => lpm_mux:lpm_mux_component.data[2][9]
data2x[10] => lpm_mux:lpm_mux_component.data[2][10]
data2x[11] => lpm_mux:lpm_mux_component.data[2][11]
data2x[12] => lpm_mux:lpm_mux_component.data[2][12]
data2x[13] => lpm_mux:lpm_mux_component.data[2][13]
data2x[14] => lpm_mux:lpm_mux_component.data[2][14]
data2x[15] => lpm_mux:lpm_mux_component.data[2][15]
sel[0] => lpm_mux:lpm_mux_component.sel[0]
sel[1] => lpm_mux:lpm_mux_component.sel[1]
result[0] <= lpm_mux:lpm_mux_component.result[0]
result[1] <= lpm_mux:lpm_mux_component.result[1]
result[2] <= lpm_mux:lpm_mux_component.result[2]
result[3] <= lpm_mux:lpm_mux_component.result[3]
result[4] <= lpm_mux:lpm_mux_component.result[4]
result[5] <= lpm_mux:lpm_mux_component.result[5]
result[6] <= lpm_mux:lpm_mux_component.result[6]
result[7] <= lpm_mux:lpm_mux_component.result[7]
result[8] <= lpm_mux:lpm_mux_component.result[8]
result[9] <= lpm_mux:lpm_mux_component.result[9]
result[10] <= lpm_mux:lpm_mux_component.result[10]
result[11] <= lpm_mux:lpm_mux_component.result[11]
result[12] <= lpm_mux:lpm_mux_component.result[12]
result[13] <= lpm_mux:lpm_mux_component.result[13]
result[14] <= lpm_mux:lpm_mux_component.result[14]
result[15] <= lpm_mux:lpm_mux_component.result[15]


|processor|MUX_3TO1:inst46|LPM_MUX:lpm_mux_component
data[0][0] => mux_doc:auto_generated.data[0]
data[0][1] => mux_doc:auto_generated.data[1]
data[0][2] => mux_doc:auto_generated.data[2]
data[0][3] => mux_doc:auto_generated.data[3]
data[0][4] => mux_doc:auto_generated.data[4]
data[0][5] => mux_doc:auto_generated.data[5]
data[0][6] => mux_doc:auto_generated.data[6]
data[0][7] => mux_doc:auto_generated.data[7]
data[0][8] => mux_doc:auto_generated.data[8]
data[0][9] => mux_doc:auto_generated.data[9]
data[0][10] => mux_doc:auto_generated.data[10]
data[0][11] => mux_doc:auto_generated.data[11]
data[0][12] => mux_doc:auto_generated.data[12]
data[0][13] => mux_doc:auto_generated.data[13]
data[0][14] => mux_doc:auto_generated.data[14]
data[0][15] => mux_doc:auto_generated.data[15]
data[1][0] => mux_doc:auto_generated.data[16]
data[1][1] => mux_doc:auto_generated.data[17]
data[1][2] => mux_doc:auto_generated.data[18]
data[1][3] => mux_doc:auto_generated.data[19]
data[1][4] => mux_doc:auto_generated.data[20]
data[1][5] => mux_doc:auto_generated.data[21]
data[1][6] => mux_doc:auto_generated.data[22]
data[1][7] => mux_doc:auto_generated.data[23]
data[1][8] => mux_doc:auto_generated.data[24]
data[1][9] => mux_doc:auto_generated.data[25]
data[1][10] => mux_doc:auto_generated.data[26]
data[1][11] => mux_doc:auto_generated.data[27]
data[1][12] => mux_doc:auto_generated.data[28]
data[1][13] => mux_doc:auto_generated.data[29]
data[1][14] => mux_doc:auto_generated.data[30]
data[1][15] => mux_doc:auto_generated.data[31]
data[2][0] => mux_doc:auto_generated.data[32]
data[2][1] => mux_doc:auto_generated.data[33]
data[2][2] => mux_doc:auto_generated.data[34]
data[2][3] => mux_doc:auto_generated.data[35]
data[2][4] => mux_doc:auto_generated.data[36]
data[2][5] => mux_doc:auto_generated.data[37]
data[2][6] => mux_doc:auto_generated.data[38]
data[2][7] => mux_doc:auto_generated.data[39]
data[2][8] => mux_doc:auto_generated.data[40]
data[2][9] => mux_doc:auto_generated.data[41]
data[2][10] => mux_doc:auto_generated.data[42]
data[2][11] => mux_doc:auto_generated.data[43]
data[2][12] => mux_doc:auto_generated.data[44]
data[2][13] => mux_doc:auto_generated.data[45]
data[2][14] => mux_doc:auto_generated.data[46]
data[2][15] => mux_doc:auto_generated.data[47]
sel[0] => mux_doc:auto_generated.sel[0]
sel[1] => mux_doc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_doc:auto_generated.result[0]
result[1] <= mux_doc:auto_generated.result[1]
result[2] <= mux_doc:auto_generated.result[2]
result[3] <= mux_doc:auto_generated.result[3]
result[4] <= mux_doc:auto_generated.result[4]
result[5] <= mux_doc:auto_generated.result[5]
result[6] <= mux_doc:auto_generated.result[6]
result[7] <= mux_doc:auto_generated.result[7]
result[8] <= mux_doc:auto_generated.result[8]
result[9] <= mux_doc:auto_generated.result[9]
result[10] <= mux_doc:auto_generated.result[10]
result[11] <= mux_doc:auto_generated.result[11]
result[12] <= mux_doc:auto_generated.result[12]
result[13] <= mux_doc:auto_generated.result[13]
result[14] <= mux_doc:auto_generated.result[14]
result[15] <= mux_doc:auto_generated.result[15]


|processor|MUX_3TO1:inst46|LPM_MUX:lpm_mux_component|mux_doc:auto_generated
data[0] => data0_wire[0].IN0
data[1] => data0_wire[1].IN0
data[2] => data0_wire[2].IN0
data[3] => data0_wire[3].IN0
data[4] => data0_wire[4].IN0
data[5] => data0_wire[5].IN0
data[6] => data0_wire[6].IN0
data[7] => data0_wire[7].IN0
data[8] => data0_wire[8].IN0
data[9] => data0_wire[9].IN0
data[10] => data0_wire[10].IN0
data[11] => data0_wire[11].IN0
data[12] => data0_wire[12].IN0
data[13] => data0_wire[13].IN0
data[14] => data0_wire[14].IN0
data[15] => data0_wire[15].IN0
data[16] => data1_wire[0].IN0
data[17] => data1_wire[1].IN0
data[18] => data1_wire[2].IN0
data[19] => data1_wire[3].IN0
data[20] => data1_wire[4].IN0
data[21] => data1_wire[5].IN0
data[22] => data1_wire[6].IN0
data[23] => data1_wire[7].IN0
data[24] => data1_wire[8].IN0
data[25] => data1_wire[9].IN0
data[26] => data1_wire[10].IN0
data[27] => data1_wire[11].IN0
data[28] => data1_wire[12].IN0
data[29] => data1_wire[13].IN0
data[30] => data1_wire[14].IN0
data[31] => data1_wire[15].IN0
data[32] => data2_wire[0].IN0
data[33] => data2_wire[1].IN0
data[34] => data2_wire[2].IN0
data[35] => data2_wire[3].IN0
data[36] => data2_wire[4].IN0
data[37] => data2_wire[5].IN0
data[38] => data2_wire[6].IN0
data[39] => data2_wire[7].IN0
data[40] => data2_wire[8].IN0
data[41] => data2_wire[9].IN0
data[42] => data2_wire[10].IN0
data[43] => data2_wire[11].IN0
data[44] => data2_wire[12].IN0
data[45] => data2_wire[13].IN0
data[46] => data2_wire[14].IN0
data[47] => data2_wire[15].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[15].IN0
sel[0] => data1_wire[15].IN1
sel[0] => data1_wire[14].IN1
sel[0] => data1_wire[13].IN1
sel[0] => data1_wire[12].IN1
sel[0] => data1_wire[11].IN1
sel[0] => data1_wire[10].IN1
sel[0] => data1_wire[9].IN1
sel[0] => data1_wire[8].IN1
sel[0] => data1_wire[7].IN1
sel[0] => data1_wire[6].IN1
sel[0] => data1_wire[5].IN1
sel[0] => data1_wire[4].IN1
sel[0] => data1_wire[3].IN1
sel[0] => data1_wire[2].IN1
sel[0] => data1_wire[1].IN1
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[15].IN1
sel[1] => data2_wire[14].IN1
sel[1] => data2_wire[13].IN1
sel[1] => data2_wire[12].IN1
sel[1] => data2_wire[11].IN1
sel[1] => data2_wire[10].IN1
sel[1] => data2_wire[9].IN1
sel[1] => data2_wire[8].IN1
sel[1] => data2_wire[7].IN1
sel[1] => data2_wire[6].IN1
sel[1] => data2_wire[5].IN1
sel[1] => data2_wire[4].IN1
sel[1] => data2_wire[3].IN1
sel[1] => data2_wire[2].IN1
sel[1] => data2_wire[1].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|processor|REG_16BIT_SCLR:inst33
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
sclr => lpm_ff:lpm_ff_component.sclr
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|processor|REG_16BIT_SCLR:inst33|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => dffs[15].SCLR
sclr => dffs[14].SCLR
sclr => dffs[13].SCLR
sclr => dffs[12].SCLR
sclr => dffs[11].SCLR
sclr => dffs[10].SCLR
sclr => dffs[9].SCLR
sclr => dffs[8].SCLR
sclr => dffs[7].SCLR
sclr => dffs[6].SCLR
sclr => dffs[5].SCLR
sclr => dffs[4].SCLR
sclr => dffs[3].SCLR
sclr => dffs[2].SCLR
sclr => dffs[1].SCLR
sclr => dffs[0].SCLR
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|processor|MUX_2_24BIT:inst44
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data0x[8] => LPM_MUX:LPM_MUX_component.DATA[0][8]
data0x[9] => LPM_MUX:LPM_MUX_component.DATA[0][9]
data0x[10] => LPM_MUX:LPM_MUX_component.DATA[0][10]
data0x[11] => LPM_MUX:LPM_MUX_component.DATA[0][11]
data0x[12] => LPM_MUX:LPM_MUX_component.DATA[0][12]
data0x[13] => LPM_MUX:LPM_MUX_component.DATA[0][13]
data0x[14] => LPM_MUX:LPM_MUX_component.DATA[0][14]
data0x[15] => LPM_MUX:LPM_MUX_component.DATA[0][15]
data0x[16] => LPM_MUX:LPM_MUX_component.DATA[0][16]
data0x[17] => LPM_MUX:LPM_MUX_component.DATA[0][17]
data0x[18] => LPM_MUX:LPM_MUX_component.DATA[0][18]
data0x[19] => LPM_MUX:LPM_MUX_component.DATA[0][19]
data0x[20] => LPM_MUX:LPM_MUX_component.DATA[0][20]
data0x[21] => LPM_MUX:LPM_MUX_component.DATA[0][21]
data0x[22] => LPM_MUX:LPM_MUX_component.DATA[0][22]
data0x[23] => LPM_MUX:LPM_MUX_component.DATA[0][23]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
data1x[8] => LPM_MUX:LPM_MUX_component.DATA[1][8]
data1x[9] => LPM_MUX:LPM_MUX_component.DATA[1][9]
data1x[10] => LPM_MUX:LPM_MUX_component.DATA[1][10]
data1x[11] => LPM_MUX:LPM_MUX_component.DATA[1][11]
data1x[12] => LPM_MUX:LPM_MUX_component.DATA[1][12]
data1x[13] => LPM_MUX:LPM_MUX_component.DATA[1][13]
data1x[14] => LPM_MUX:LPM_MUX_component.DATA[1][14]
data1x[15] => LPM_MUX:LPM_MUX_component.DATA[1][15]
data1x[16] => LPM_MUX:LPM_MUX_component.DATA[1][16]
data1x[17] => LPM_MUX:LPM_MUX_component.DATA[1][17]
data1x[18] => LPM_MUX:LPM_MUX_component.DATA[1][18]
data1x[19] => LPM_MUX:LPM_MUX_component.DATA[1][19]
data1x[20] => LPM_MUX:LPM_MUX_component.DATA[1][20]
data1x[21] => LPM_MUX:LPM_MUX_component.DATA[1][21]
data1x[22] => LPM_MUX:LPM_MUX_component.DATA[1][22]
data1x[23] => LPM_MUX:LPM_MUX_component.DATA[1][23]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]
result[8] <= LPM_MUX:LPM_MUX_component.RESULT[8]
result[9] <= LPM_MUX:LPM_MUX_component.RESULT[9]
result[10] <= LPM_MUX:LPM_MUX_component.RESULT[10]
result[11] <= LPM_MUX:LPM_MUX_component.RESULT[11]
result[12] <= LPM_MUX:LPM_MUX_component.RESULT[12]
result[13] <= LPM_MUX:LPM_MUX_component.RESULT[13]
result[14] <= LPM_MUX:LPM_MUX_component.RESULT[14]
result[15] <= LPM_MUX:LPM_MUX_component.RESULT[15]
result[16] <= LPM_MUX:LPM_MUX_component.RESULT[16]
result[17] <= LPM_MUX:LPM_MUX_component.RESULT[17]
result[18] <= LPM_MUX:LPM_MUX_component.RESULT[18]
result[19] <= LPM_MUX:LPM_MUX_component.RESULT[19]
result[20] <= LPM_MUX:LPM_MUX_component.RESULT[20]
result[21] <= LPM_MUX:LPM_MUX_component.RESULT[21]
result[22] <= LPM_MUX:LPM_MUX_component.RESULT[22]
result[23] <= LPM_MUX:LPM_MUX_component.RESULT[23]


|processor|MUX_2_24BIT:inst44|LPM_MUX:LPM_MUX_component
data[0][0] => mux_l4e:auto_generated.data[0]
data[0][1] => mux_l4e:auto_generated.data[1]
data[0][2] => mux_l4e:auto_generated.data[2]
data[0][3] => mux_l4e:auto_generated.data[3]
data[0][4] => mux_l4e:auto_generated.data[4]
data[0][5] => mux_l4e:auto_generated.data[5]
data[0][6] => mux_l4e:auto_generated.data[6]
data[0][7] => mux_l4e:auto_generated.data[7]
data[0][8] => mux_l4e:auto_generated.data[8]
data[0][9] => mux_l4e:auto_generated.data[9]
data[0][10] => mux_l4e:auto_generated.data[10]
data[0][11] => mux_l4e:auto_generated.data[11]
data[0][12] => mux_l4e:auto_generated.data[12]
data[0][13] => mux_l4e:auto_generated.data[13]
data[0][14] => mux_l4e:auto_generated.data[14]
data[0][15] => mux_l4e:auto_generated.data[15]
data[0][16] => mux_l4e:auto_generated.data[16]
data[0][17] => mux_l4e:auto_generated.data[17]
data[0][18] => mux_l4e:auto_generated.data[18]
data[0][19] => mux_l4e:auto_generated.data[19]
data[0][20] => mux_l4e:auto_generated.data[20]
data[0][21] => mux_l4e:auto_generated.data[21]
data[0][22] => mux_l4e:auto_generated.data[22]
data[0][23] => mux_l4e:auto_generated.data[23]
data[1][0] => mux_l4e:auto_generated.data[24]
data[1][1] => mux_l4e:auto_generated.data[25]
data[1][2] => mux_l4e:auto_generated.data[26]
data[1][3] => mux_l4e:auto_generated.data[27]
data[1][4] => mux_l4e:auto_generated.data[28]
data[1][5] => mux_l4e:auto_generated.data[29]
data[1][6] => mux_l4e:auto_generated.data[30]
data[1][7] => mux_l4e:auto_generated.data[31]
data[1][8] => mux_l4e:auto_generated.data[32]
data[1][9] => mux_l4e:auto_generated.data[33]
data[1][10] => mux_l4e:auto_generated.data[34]
data[1][11] => mux_l4e:auto_generated.data[35]
data[1][12] => mux_l4e:auto_generated.data[36]
data[1][13] => mux_l4e:auto_generated.data[37]
data[1][14] => mux_l4e:auto_generated.data[38]
data[1][15] => mux_l4e:auto_generated.data[39]
data[1][16] => mux_l4e:auto_generated.data[40]
data[1][17] => mux_l4e:auto_generated.data[41]
data[1][18] => mux_l4e:auto_generated.data[42]
data[1][19] => mux_l4e:auto_generated.data[43]
data[1][20] => mux_l4e:auto_generated.data[44]
data[1][21] => mux_l4e:auto_generated.data[45]
data[1][22] => mux_l4e:auto_generated.data[46]
data[1][23] => mux_l4e:auto_generated.data[47]
sel[0] => mux_l4e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_l4e:auto_generated.result[0]
result[1] <= mux_l4e:auto_generated.result[1]
result[2] <= mux_l4e:auto_generated.result[2]
result[3] <= mux_l4e:auto_generated.result[3]
result[4] <= mux_l4e:auto_generated.result[4]
result[5] <= mux_l4e:auto_generated.result[5]
result[6] <= mux_l4e:auto_generated.result[6]
result[7] <= mux_l4e:auto_generated.result[7]
result[8] <= mux_l4e:auto_generated.result[8]
result[9] <= mux_l4e:auto_generated.result[9]
result[10] <= mux_l4e:auto_generated.result[10]
result[11] <= mux_l4e:auto_generated.result[11]
result[12] <= mux_l4e:auto_generated.result[12]
result[13] <= mux_l4e:auto_generated.result[13]
result[14] <= mux_l4e:auto_generated.result[14]
result[15] <= mux_l4e:auto_generated.result[15]
result[16] <= mux_l4e:auto_generated.result[16]
result[17] <= mux_l4e:auto_generated.result[17]
result[18] <= mux_l4e:auto_generated.result[18]
result[19] <= mux_l4e:auto_generated.result[19]
result[20] <= mux_l4e:auto_generated.result[20]
result[21] <= mux_l4e:auto_generated.result[21]
result[22] <= mux_l4e:auto_generated.result[22]
result[23] <= mux_l4e:auto_generated.result[23]


|processor|MUX_2_24BIT:inst44|LPM_MUX:LPM_MUX_component|mux_l4e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[16].IN1
data[17] => result_node[17].IN1
data[18] => result_node[18].IN1
data[19] => result_node[19].IN1
data[20] => result_node[20].IN1
data[21] => result_node[21].IN1
data[22] => result_node[22].IN1
data[23] => result_node[23].IN1
data[24] => result_node[0].IN1
data[25] => result_node[1].IN1
data[26] => result_node[2].IN1
data[27] => result_node[3].IN1
data[28] => result_node[4].IN1
data[29] => result_node[5].IN1
data[30] => result_node[6].IN1
data[31] => result_node[7].IN1
data[32] => result_node[8].IN1
data[33] => result_node[9].IN1
data[34] => result_node[10].IN1
data[35] => result_node[11].IN1
data[36] => result_node[12].IN1
data[37] => result_node[13].IN1
data[38] => result_node[14].IN1
data[39] => result_node[15].IN1
data[40] => result_node[16].IN1
data[41] => result_node[17].IN1
data[42] => result_node[18].IN1
data[43] => result_node[19].IN1
data[44] => result_node[20].IN1
data[45] => result_node[21].IN1
data[46] => result_node[22].IN1
data[47] => result_node[23].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[23].IN0
sel[0] => _.IN0
sel[0] => result_node[22].IN0
sel[0] => _.IN0
sel[0] => result_node[21].IN0
sel[0] => _.IN0
sel[0] => result_node[20].IN0
sel[0] => _.IN0
sel[0] => result_node[19].IN0
sel[0] => _.IN0
sel[0] => result_node[18].IN0
sel[0] => _.IN0
sel[0] => result_node[17].IN0
sel[0] => _.IN0
sel[0] => result_node[16].IN0
sel[0] => _.IN0
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|processor|MUX2_1:inst40
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data0x[11] => LPM_MUX:lpm_mux_component.DATA[0][11]
data0x[12] => LPM_MUX:lpm_mux_component.DATA[0][12]
data0x[13] => LPM_MUX:lpm_mux_component.DATA[0][13]
data0x[14] => LPM_MUX:lpm_mux_component.DATA[0][14]
data0x[15] => LPM_MUX:lpm_mux_component.DATA[0][15]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
data1x[11] => LPM_MUX:lpm_mux_component.DATA[1][11]
data1x[12] => LPM_MUX:lpm_mux_component.DATA[1][12]
data1x[13] => LPM_MUX:lpm_mux_component.DATA[1][13]
data1x[14] => LPM_MUX:lpm_mux_component.DATA[1][14]
data1x[15] => LPM_MUX:lpm_mux_component.DATA[1][15]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]
result[11] <= LPM_MUX:lpm_mux_component.RESULT[11]
result[12] <= LPM_MUX:lpm_mux_component.RESULT[12]
result[13] <= LPM_MUX:lpm_mux_component.RESULT[13]
result[14] <= LPM_MUX:lpm_mux_component.RESULT[14]
result[15] <= LPM_MUX:lpm_mux_component.RESULT[15]


|processor|MUX2_1:inst40|LPM_MUX:lpm_mux_component
data[0][0] => mux_m4e:auto_generated.data[0]
data[0][1] => mux_m4e:auto_generated.data[1]
data[0][2] => mux_m4e:auto_generated.data[2]
data[0][3] => mux_m4e:auto_generated.data[3]
data[0][4] => mux_m4e:auto_generated.data[4]
data[0][5] => mux_m4e:auto_generated.data[5]
data[0][6] => mux_m4e:auto_generated.data[6]
data[0][7] => mux_m4e:auto_generated.data[7]
data[0][8] => mux_m4e:auto_generated.data[8]
data[0][9] => mux_m4e:auto_generated.data[9]
data[0][10] => mux_m4e:auto_generated.data[10]
data[0][11] => mux_m4e:auto_generated.data[11]
data[0][12] => mux_m4e:auto_generated.data[12]
data[0][13] => mux_m4e:auto_generated.data[13]
data[0][14] => mux_m4e:auto_generated.data[14]
data[0][15] => mux_m4e:auto_generated.data[15]
data[1][0] => mux_m4e:auto_generated.data[16]
data[1][1] => mux_m4e:auto_generated.data[17]
data[1][2] => mux_m4e:auto_generated.data[18]
data[1][3] => mux_m4e:auto_generated.data[19]
data[1][4] => mux_m4e:auto_generated.data[20]
data[1][5] => mux_m4e:auto_generated.data[21]
data[1][6] => mux_m4e:auto_generated.data[22]
data[1][7] => mux_m4e:auto_generated.data[23]
data[1][8] => mux_m4e:auto_generated.data[24]
data[1][9] => mux_m4e:auto_generated.data[25]
data[1][10] => mux_m4e:auto_generated.data[26]
data[1][11] => mux_m4e:auto_generated.data[27]
data[1][12] => mux_m4e:auto_generated.data[28]
data[1][13] => mux_m4e:auto_generated.data[29]
data[1][14] => mux_m4e:auto_generated.data[30]
data[1][15] => mux_m4e:auto_generated.data[31]
sel[0] => mux_m4e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_m4e:auto_generated.result[0]
result[1] <= mux_m4e:auto_generated.result[1]
result[2] <= mux_m4e:auto_generated.result[2]
result[3] <= mux_m4e:auto_generated.result[3]
result[4] <= mux_m4e:auto_generated.result[4]
result[5] <= mux_m4e:auto_generated.result[5]
result[6] <= mux_m4e:auto_generated.result[6]
result[7] <= mux_m4e:auto_generated.result[7]
result[8] <= mux_m4e:auto_generated.result[8]
result[9] <= mux_m4e:auto_generated.result[9]
result[10] <= mux_m4e:auto_generated.result[10]
result[11] <= mux_m4e:auto_generated.result[11]
result[12] <= mux_m4e:auto_generated.result[12]
result[13] <= mux_m4e:auto_generated.result[13]
result[14] <= mux_m4e:auto_generated.result[14]
result[15] <= mux_m4e:auto_generated.result[15]


|processor|MUX2_1:inst40|LPM_MUX:lpm_mux_component|mux_m4e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|processor|REG_1BIT_SCLR:inst58
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
sclr => lpm_ff:lpm_ff_component.sclr
q <= lpm_ff:lpm_ff_component.q[0]


|processor|REG_1BIT_SCLR:inst58|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => dffs[0].SCLR
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|processor|REG_1BIT_SCLR:inst30
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
sclr => lpm_ff:lpm_ff_component.sclr
q <= lpm_ff:lpm_ff_component.q[0]


|processor|REG_1BIT_SCLR:inst30|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => dffs[0].SCLR
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|processor|REG_16BIT_SCLR:inst42
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
sclr => lpm_ff:lpm_ff_component.sclr
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|processor|REG_16BIT_SCLR:inst42|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => dffs[15].SCLR
sclr => dffs[14].SCLR
sclr => dffs[13].SCLR
sclr => dffs[12].SCLR
sclr => dffs[11].SCLR
sclr => dffs[10].SCLR
sclr => dffs[9].SCLR
sclr => dffs[8].SCLR
sclr => dffs[7].SCLR
sclr => dffs[6].SCLR
sclr => dffs[5].SCLR
sclr => dffs[4].SCLR
sclr => dffs[3].SCLR
sclr => dffs[2].SCLR
sclr => dffs[1].SCLR
sclr => dffs[0].SCLR
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|processor|REG_16BIT_SCLR:inst20
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
sclr => lpm_ff:lpm_ff_component.sclr
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|processor|REG_16BIT_SCLR:inst20|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => dffs[15].SCLR
sclr => dffs[14].SCLR
sclr => dffs[13].SCLR
sclr => dffs[12].SCLR
sclr => dffs[11].SCLR
sclr => dffs[10].SCLR
sclr => dffs[9].SCLR
sclr => dffs[8].SCLR
sclr => dffs[7].SCLR
sclr => dffs[6].SCLR
sclr => dffs[5].SCLR
sclr => dffs[4].SCLR
sclr => dffs[3].SCLR
sclr => dffs[2].SCLR
sclr => dffs[1].SCLR
sclr => dffs[0].SCLR
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|processor|MemoryInterface:inst38
MFC <= Const:inst3.result[0]
DataOut[0] <= MainMemory:inst.q[0]
DataOut[1] <= MainMemory:inst.q[1]
DataOut[2] <= MainMemory:inst.q[2]
DataOut[3] <= MainMemory:inst.q[3]
DataOut[4] <= MainMemory:inst.q[4]
DataOut[5] <= MainMemory:inst.q[5]
DataOut[6] <= MainMemory:inst.q[6]
DataOut[7] <= MainMemory:inst.q[7]
DataOut[8] <= MainMemory:inst.q[8]
DataOut[9] <= MainMemory:inst.q[9]
DataOut[10] <= MainMemory:inst.q[10]
DataOut[11] <= MainMemory:inst.q[11]
DataOut[12] <= MainMemory:inst.q[12]
DataOut[13] <= MainMemory:inst.q[13]
DataOut[14] <= MainMemory:inst.q[14]
DataOut[15] <= MainMemory:inst.q[15]
DataOut[16] <= MainMemory:inst.q[16]
DataOut[17] <= MainMemory:inst.q[17]
DataOut[18] <= MainMemory:inst.q[18]
DataOut[19] <= MainMemory:inst.q[19]
DataOut[20] <= MainMemory:inst.q[20]
DataOut[21] <= MainMemory:inst.q[21]
DataOut[22] <= MainMemory:inst.q[22]
DataOut[23] <= MainMemory:inst.q[23]
MEM_write => MainMemory:inst.wren
clock => MainMemory:inst.clock
Address[0] => MainMemory:inst.address[0]
Address[1] => MainMemory:inst.address[1]
Address[2] => MainMemory:inst.address[2]
Address[3] => MainMemory:inst.address[3]
Address[4] => MainMemory:inst.address[4]
Address[5] => MainMemory:inst.address[5]
Address[6] => MainMemory:inst.address[6]
Address[7] => MainMemory:inst.address[7]
Address[8] => MainMemory:inst.address[8]
Address[9] => MainMemory:inst.address[9]
Address[10] => ~NO_FANOUT~
Address[11] => ~NO_FANOUT~
Address[12] => ~NO_FANOUT~
Address[13] => ~NO_FANOUT~
Address[14] => ~NO_FANOUT~
Address[15] => ~NO_FANOUT~
DataIn[0] => MainMemory:inst.data[0]
DataIn[1] => MainMemory:inst.data[1]
DataIn[2] => MainMemory:inst.data[2]
DataIn[3] => MainMemory:inst.data[3]
DataIn[4] => MainMemory:inst.data[4]
DataIn[5] => MainMemory:inst.data[5]
DataIn[6] => MainMemory:inst.data[6]
DataIn[7] => MainMemory:inst.data[7]
DataIn[8] => MainMemory:inst.data[8]
DataIn[9] => MainMemory:inst.data[9]
DataIn[10] => MainMemory:inst.data[10]
DataIn[11] => MainMemory:inst.data[11]
DataIn[12] => MainMemory:inst.data[12]
DataIn[13] => MainMemory:inst.data[13]
DataIn[14] => MainMemory:inst.data[14]
DataIn[15] => MainMemory:inst.data[15]
DataIn[16] => MainMemory:inst.data[16]
DataIn[17] => MainMemory:inst.data[17]
DataIn[18] => MainMemory:inst.data[18]
DataIn[19] => MainMemory:inst.data[19]
DataIn[20] => MainMemory:inst.data[20]
DataIn[21] => MainMemory:inst.data[21]
DataIn[22] => MainMemory:inst.data[22]
DataIn[23] => MainMemory:inst.data[23]
MEM_read => ~NO_FANOUT~


|processor|MemoryInterface:inst38|Const:inst3
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]
result[2] <= lpm_constant:lpm_constant_component.result[2]
result[3] <= lpm_constant:lpm_constant_component.result[3]
result[4] <= lpm_constant:lpm_constant_component.result[4]
result[5] <= lpm_constant:lpm_constant_component.result[5]
result[6] <= lpm_constant:lpm_constant_component.result[6]
result[7] <= lpm_constant:lpm_constant_component.result[7]
result[8] <= lpm_constant:lpm_constant_component.result[8]
result[9] <= lpm_constant:lpm_constant_component.result[9]
result[10] <= lpm_constant:lpm_constant_component.result[10]
result[11] <= lpm_constant:lpm_constant_component.result[11]
result[12] <= lpm_constant:lpm_constant_component.result[12]
result[13] <= lpm_constant:lpm_constant_component.result[13]
result[14] <= lpm_constant:lpm_constant_component.result[14]
result[15] <= lpm_constant:lpm_constant_component.result[15]


|processor|MemoryInterface:inst38|Const:inst3|lpm_constant:lpm_constant_component
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <GND>


|processor|MemoryInterface:inst38|MainMemory:inst
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
data[16] => altsyncram:altsyncram_component.data_a[16]
data[17] => altsyncram:altsyncram_component.data_a[17]
data[18] => altsyncram:altsyncram_component.data_a[18]
data[19] => altsyncram:altsyncram_component.data_a[19]
data[20] => altsyncram:altsyncram_component.data_a[20]
data[21] => altsyncram:altsyncram_component.data_a[21]
data[22] => altsyncram:altsyncram_component.data_a[22]
data[23] => altsyncram:altsyncram_component.data_a[23]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]


|processor|MemoryInterface:inst38|MainMemory:inst|altsyncram:altsyncram_component
wren_a => altsyncram_ghe1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ghe1:auto_generated.data_a[0]
data_a[1] => altsyncram_ghe1:auto_generated.data_a[1]
data_a[2] => altsyncram_ghe1:auto_generated.data_a[2]
data_a[3] => altsyncram_ghe1:auto_generated.data_a[3]
data_a[4] => altsyncram_ghe1:auto_generated.data_a[4]
data_a[5] => altsyncram_ghe1:auto_generated.data_a[5]
data_a[6] => altsyncram_ghe1:auto_generated.data_a[6]
data_a[7] => altsyncram_ghe1:auto_generated.data_a[7]
data_a[8] => altsyncram_ghe1:auto_generated.data_a[8]
data_a[9] => altsyncram_ghe1:auto_generated.data_a[9]
data_a[10] => altsyncram_ghe1:auto_generated.data_a[10]
data_a[11] => altsyncram_ghe1:auto_generated.data_a[11]
data_a[12] => altsyncram_ghe1:auto_generated.data_a[12]
data_a[13] => altsyncram_ghe1:auto_generated.data_a[13]
data_a[14] => altsyncram_ghe1:auto_generated.data_a[14]
data_a[15] => altsyncram_ghe1:auto_generated.data_a[15]
data_a[16] => altsyncram_ghe1:auto_generated.data_a[16]
data_a[17] => altsyncram_ghe1:auto_generated.data_a[17]
data_a[18] => altsyncram_ghe1:auto_generated.data_a[18]
data_a[19] => altsyncram_ghe1:auto_generated.data_a[19]
data_a[20] => altsyncram_ghe1:auto_generated.data_a[20]
data_a[21] => altsyncram_ghe1:auto_generated.data_a[21]
data_a[22] => altsyncram_ghe1:auto_generated.data_a[22]
data_a[23] => altsyncram_ghe1:auto_generated.data_a[23]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ghe1:auto_generated.address_a[0]
address_a[1] => altsyncram_ghe1:auto_generated.address_a[1]
address_a[2] => altsyncram_ghe1:auto_generated.address_a[2]
address_a[3] => altsyncram_ghe1:auto_generated.address_a[3]
address_a[4] => altsyncram_ghe1:auto_generated.address_a[4]
address_a[5] => altsyncram_ghe1:auto_generated.address_a[5]
address_a[6] => altsyncram_ghe1:auto_generated.address_a[6]
address_a[7] => altsyncram_ghe1:auto_generated.address_a[7]
address_a[8] => altsyncram_ghe1:auto_generated.address_a[8]
address_a[9] => altsyncram_ghe1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ghe1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ghe1:auto_generated.q_a[0]
q_a[1] <= altsyncram_ghe1:auto_generated.q_a[1]
q_a[2] <= altsyncram_ghe1:auto_generated.q_a[2]
q_a[3] <= altsyncram_ghe1:auto_generated.q_a[3]
q_a[4] <= altsyncram_ghe1:auto_generated.q_a[4]
q_a[5] <= altsyncram_ghe1:auto_generated.q_a[5]
q_a[6] <= altsyncram_ghe1:auto_generated.q_a[6]
q_a[7] <= altsyncram_ghe1:auto_generated.q_a[7]
q_a[8] <= altsyncram_ghe1:auto_generated.q_a[8]
q_a[9] <= altsyncram_ghe1:auto_generated.q_a[9]
q_a[10] <= altsyncram_ghe1:auto_generated.q_a[10]
q_a[11] <= altsyncram_ghe1:auto_generated.q_a[11]
q_a[12] <= altsyncram_ghe1:auto_generated.q_a[12]
q_a[13] <= altsyncram_ghe1:auto_generated.q_a[13]
q_a[14] <= altsyncram_ghe1:auto_generated.q_a[14]
q_a[15] <= altsyncram_ghe1:auto_generated.q_a[15]
q_a[16] <= altsyncram_ghe1:auto_generated.q_a[16]
q_a[17] <= altsyncram_ghe1:auto_generated.q_a[17]
q_a[18] <= altsyncram_ghe1:auto_generated.q_a[18]
q_a[19] <= altsyncram_ghe1:auto_generated.q_a[19]
q_a[20] <= altsyncram_ghe1:auto_generated.q_a[20]
q_a[21] <= altsyncram_ghe1:auto_generated.q_a[21]
q_a[22] <= altsyncram_ghe1:auto_generated.q_a[22]
q_a[23] <= altsyncram_ghe1:auto_generated.q_a[23]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|processor|MemoryInterface:inst38|MainMemory:inst|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE


|processor|REG_1BIT_SCLR:inst60
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
sclr => lpm_ff:lpm_ff_component.sclr
q <= lpm_ff:lpm_ff_component.q[0]


|processor|REG_1BIT_SCLR:inst60|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => dffs[0].SCLR
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|processor|REG_1BIT_SCLR:inst59
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
sclr => lpm_ff:lpm_ff_component.sclr
q <= lpm_ff:lpm_ff_component.q[0]


|processor|REG_1BIT_SCLR:inst59|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => dffs[0].SCLR
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|processor|REG_1BIT_SCLR:inst31
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
sclr => lpm_ff:lpm_ff_component.sclr
q <= lpm_ff:lpm_ff_component.q[0]


|processor|REG_1BIT_SCLR:inst31|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => dffs[0].SCLR
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|processor|REG_16BIT_SCLR:inst34
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
sclr => lpm_ff:lpm_ff_component.sclr
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|processor|REG_16BIT_SCLR:inst34|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => dffs[15].SCLR
sclr => dffs[14].SCLR
sclr => dffs[13].SCLR
sclr => dffs[12].SCLR
sclr => dffs[11].SCLR
sclr => dffs[10].SCLR
sclr => dffs[9].SCLR
sclr => dffs[8].SCLR
sclr => dffs[7].SCLR
sclr => dffs[6].SCLR
sclr => dffs[5].SCLR
sclr => dffs[4].SCLR
sclr => dffs[3].SCLR
sclr => dffs[2].SCLR
sclr => dffs[1].SCLR
sclr => dffs[0].SCLR
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|processor|MUX_3TO1:inst14
data0x[0] => lpm_mux:lpm_mux_component.data[0][0]
data0x[1] => lpm_mux:lpm_mux_component.data[0][1]
data0x[2] => lpm_mux:lpm_mux_component.data[0][2]
data0x[3] => lpm_mux:lpm_mux_component.data[0][3]
data0x[4] => lpm_mux:lpm_mux_component.data[0][4]
data0x[5] => lpm_mux:lpm_mux_component.data[0][5]
data0x[6] => lpm_mux:lpm_mux_component.data[0][6]
data0x[7] => lpm_mux:lpm_mux_component.data[0][7]
data0x[8] => lpm_mux:lpm_mux_component.data[0][8]
data0x[9] => lpm_mux:lpm_mux_component.data[0][9]
data0x[10] => lpm_mux:lpm_mux_component.data[0][10]
data0x[11] => lpm_mux:lpm_mux_component.data[0][11]
data0x[12] => lpm_mux:lpm_mux_component.data[0][12]
data0x[13] => lpm_mux:lpm_mux_component.data[0][13]
data0x[14] => lpm_mux:lpm_mux_component.data[0][14]
data0x[15] => lpm_mux:lpm_mux_component.data[0][15]
data1x[0] => lpm_mux:lpm_mux_component.data[1][0]
data1x[1] => lpm_mux:lpm_mux_component.data[1][1]
data1x[2] => lpm_mux:lpm_mux_component.data[1][2]
data1x[3] => lpm_mux:lpm_mux_component.data[1][3]
data1x[4] => lpm_mux:lpm_mux_component.data[1][4]
data1x[5] => lpm_mux:lpm_mux_component.data[1][5]
data1x[6] => lpm_mux:lpm_mux_component.data[1][6]
data1x[7] => lpm_mux:lpm_mux_component.data[1][7]
data1x[8] => lpm_mux:lpm_mux_component.data[1][8]
data1x[9] => lpm_mux:lpm_mux_component.data[1][9]
data1x[10] => lpm_mux:lpm_mux_component.data[1][10]
data1x[11] => lpm_mux:lpm_mux_component.data[1][11]
data1x[12] => lpm_mux:lpm_mux_component.data[1][12]
data1x[13] => lpm_mux:lpm_mux_component.data[1][13]
data1x[14] => lpm_mux:lpm_mux_component.data[1][14]
data1x[15] => lpm_mux:lpm_mux_component.data[1][15]
data2x[0] => lpm_mux:lpm_mux_component.data[2][0]
data2x[1] => lpm_mux:lpm_mux_component.data[2][1]
data2x[2] => lpm_mux:lpm_mux_component.data[2][2]
data2x[3] => lpm_mux:lpm_mux_component.data[2][3]
data2x[4] => lpm_mux:lpm_mux_component.data[2][4]
data2x[5] => lpm_mux:lpm_mux_component.data[2][5]
data2x[6] => lpm_mux:lpm_mux_component.data[2][6]
data2x[7] => lpm_mux:lpm_mux_component.data[2][7]
data2x[8] => lpm_mux:lpm_mux_component.data[2][8]
data2x[9] => lpm_mux:lpm_mux_component.data[2][9]
data2x[10] => lpm_mux:lpm_mux_component.data[2][10]
data2x[11] => lpm_mux:lpm_mux_component.data[2][11]
data2x[12] => lpm_mux:lpm_mux_component.data[2][12]
data2x[13] => lpm_mux:lpm_mux_component.data[2][13]
data2x[14] => lpm_mux:lpm_mux_component.data[2][14]
data2x[15] => lpm_mux:lpm_mux_component.data[2][15]
sel[0] => lpm_mux:lpm_mux_component.sel[0]
sel[1] => lpm_mux:lpm_mux_component.sel[1]
result[0] <= lpm_mux:lpm_mux_component.result[0]
result[1] <= lpm_mux:lpm_mux_component.result[1]
result[2] <= lpm_mux:lpm_mux_component.result[2]
result[3] <= lpm_mux:lpm_mux_component.result[3]
result[4] <= lpm_mux:lpm_mux_component.result[4]
result[5] <= lpm_mux:lpm_mux_component.result[5]
result[6] <= lpm_mux:lpm_mux_component.result[6]
result[7] <= lpm_mux:lpm_mux_component.result[7]
result[8] <= lpm_mux:lpm_mux_component.result[8]
result[9] <= lpm_mux:lpm_mux_component.result[9]
result[10] <= lpm_mux:lpm_mux_component.result[10]
result[11] <= lpm_mux:lpm_mux_component.result[11]
result[12] <= lpm_mux:lpm_mux_component.result[12]
result[13] <= lpm_mux:lpm_mux_component.result[13]
result[14] <= lpm_mux:lpm_mux_component.result[14]
result[15] <= lpm_mux:lpm_mux_component.result[15]


|processor|MUX_3TO1:inst14|LPM_MUX:lpm_mux_component
data[0][0] => mux_doc:auto_generated.data[0]
data[0][1] => mux_doc:auto_generated.data[1]
data[0][2] => mux_doc:auto_generated.data[2]
data[0][3] => mux_doc:auto_generated.data[3]
data[0][4] => mux_doc:auto_generated.data[4]
data[0][5] => mux_doc:auto_generated.data[5]
data[0][6] => mux_doc:auto_generated.data[6]
data[0][7] => mux_doc:auto_generated.data[7]
data[0][8] => mux_doc:auto_generated.data[8]
data[0][9] => mux_doc:auto_generated.data[9]
data[0][10] => mux_doc:auto_generated.data[10]
data[0][11] => mux_doc:auto_generated.data[11]
data[0][12] => mux_doc:auto_generated.data[12]
data[0][13] => mux_doc:auto_generated.data[13]
data[0][14] => mux_doc:auto_generated.data[14]
data[0][15] => mux_doc:auto_generated.data[15]
data[1][0] => mux_doc:auto_generated.data[16]
data[1][1] => mux_doc:auto_generated.data[17]
data[1][2] => mux_doc:auto_generated.data[18]
data[1][3] => mux_doc:auto_generated.data[19]
data[1][4] => mux_doc:auto_generated.data[20]
data[1][5] => mux_doc:auto_generated.data[21]
data[1][6] => mux_doc:auto_generated.data[22]
data[1][7] => mux_doc:auto_generated.data[23]
data[1][8] => mux_doc:auto_generated.data[24]
data[1][9] => mux_doc:auto_generated.data[25]
data[1][10] => mux_doc:auto_generated.data[26]
data[1][11] => mux_doc:auto_generated.data[27]
data[1][12] => mux_doc:auto_generated.data[28]
data[1][13] => mux_doc:auto_generated.data[29]
data[1][14] => mux_doc:auto_generated.data[30]
data[1][15] => mux_doc:auto_generated.data[31]
data[2][0] => mux_doc:auto_generated.data[32]
data[2][1] => mux_doc:auto_generated.data[33]
data[2][2] => mux_doc:auto_generated.data[34]
data[2][3] => mux_doc:auto_generated.data[35]
data[2][4] => mux_doc:auto_generated.data[36]
data[2][5] => mux_doc:auto_generated.data[37]
data[2][6] => mux_doc:auto_generated.data[38]
data[2][7] => mux_doc:auto_generated.data[39]
data[2][8] => mux_doc:auto_generated.data[40]
data[2][9] => mux_doc:auto_generated.data[41]
data[2][10] => mux_doc:auto_generated.data[42]
data[2][11] => mux_doc:auto_generated.data[43]
data[2][12] => mux_doc:auto_generated.data[44]
data[2][13] => mux_doc:auto_generated.data[45]
data[2][14] => mux_doc:auto_generated.data[46]
data[2][15] => mux_doc:auto_generated.data[47]
sel[0] => mux_doc:auto_generated.sel[0]
sel[1] => mux_doc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_doc:auto_generated.result[0]
result[1] <= mux_doc:auto_generated.result[1]
result[2] <= mux_doc:auto_generated.result[2]
result[3] <= mux_doc:auto_generated.result[3]
result[4] <= mux_doc:auto_generated.result[4]
result[5] <= mux_doc:auto_generated.result[5]
result[6] <= mux_doc:auto_generated.result[6]
result[7] <= mux_doc:auto_generated.result[7]
result[8] <= mux_doc:auto_generated.result[8]
result[9] <= mux_doc:auto_generated.result[9]
result[10] <= mux_doc:auto_generated.result[10]
result[11] <= mux_doc:auto_generated.result[11]
result[12] <= mux_doc:auto_generated.result[12]
result[13] <= mux_doc:auto_generated.result[13]
result[14] <= mux_doc:auto_generated.result[14]
result[15] <= mux_doc:auto_generated.result[15]


|processor|MUX_3TO1:inst14|LPM_MUX:lpm_mux_component|mux_doc:auto_generated
data[0] => data0_wire[0].IN0
data[1] => data0_wire[1].IN0
data[2] => data0_wire[2].IN0
data[3] => data0_wire[3].IN0
data[4] => data0_wire[4].IN0
data[5] => data0_wire[5].IN0
data[6] => data0_wire[6].IN0
data[7] => data0_wire[7].IN0
data[8] => data0_wire[8].IN0
data[9] => data0_wire[9].IN0
data[10] => data0_wire[10].IN0
data[11] => data0_wire[11].IN0
data[12] => data0_wire[12].IN0
data[13] => data0_wire[13].IN0
data[14] => data0_wire[14].IN0
data[15] => data0_wire[15].IN0
data[16] => data1_wire[0].IN0
data[17] => data1_wire[1].IN0
data[18] => data1_wire[2].IN0
data[19] => data1_wire[3].IN0
data[20] => data1_wire[4].IN0
data[21] => data1_wire[5].IN0
data[22] => data1_wire[6].IN0
data[23] => data1_wire[7].IN0
data[24] => data1_wire[8].IN0
data[25] => data1_wire[9].IN0
data[26] => data1_wire[10].IN0
data[27] => data1_wire[11].IN0
data[28] => data1_wire[12].IN0
data[29] => data1_wire[13].IN0
data[30] => data1_wire[14].IN0
data[31] => data1_wire[15].IN0
data[32] => data2_wire[0].IN0
data[33] => data2_wire[1].IN0
data[34] => data2_wire[2].IN0
data[35] => data2_wire[3].IN0
data[36] => data2_wire[4].IN0
data[37] => data2_wire[5].IN0
data[38] => data2_wire[6].IN0
data[39] => data2_wire[7].IN0
data[40] => data2_wire[8].IN0
data[41] => data2_wire[9].IN0
data[42] => data2_wire[10].IN0
data[43] => data2_wire[11].IN0
data[44] => data2_wire[12].IN0
data[45] => data2_wire[13].IN0
data[46] => data2_wire[14].IN0
data[47] => data2_wire[15].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[15].IN0
sel[0] => data1_wire[15].IN1
sel[0] => data1_wire[14].IN1
sel[0] => data1_wire[13].IN1
sel[0] => data1_wire[12].IN1
sel[0] => data1_wire[11].IN1
sel[0] => data1_wire[10].IN1
sel[0] => data1_wire[9].IN1
sel[0] => data1_wire[8].IN1
sel[0] => data1_wire[7].IN1
sel[0] => data1_wire[6].IN1
sel[0] => data1_wire[5].IN1
sel[0] => data1_wire[4].IN1
sel[0] => data1_wire[3].IN1
sel[0] => data1_wire[2].IN1
sel[0] => data1_wire[1].IN1
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[15].IN1
sel[1] => data2_wire[14].IN1
sel[1] => data2_wire[13].IN1
sel[1] => data2_wire[12].IN1
sel[1] => data2_wire[11].IN1
sel[1] => data2_wire[10].IN1
sel[1] => data2_wire[9].IN1
sel[1] => data2_wire[8].IN1
sel[1] => data2_wire[7].IN1
sel[1] => data2_wire[6].IN1
sel[1] => data2_wire[5].IN1
sel[1] => data2_wire[4].IN1
sel[1] => data2_wire[3].IN1
sel[1] => data2_wire[2].IN1
sel[1] => data2_wire[1].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|processor|REG_16BIT_SCLR:inst10
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
sclr => lpm_ff:lpm_ff_component.sclr
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|processor|REG_16BIT_SCLR:inst10|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => dffs[15].SCLR
sclr => dffs[14].SCLR
sclr => dffs[13].SCLR
sclr => dffs[12].SCLR
sclr => dffs[11].SCLR
sclr => dffs[10].SCLR
sclr => dffs[9].SCLR
sclr => dffs[8].SCLR
sclr => dffs[7].SCLR
sclr => dffs[6].SCLR
sclr => dffs[5].SCLR
sclr => dffs[4].SCLR
sclr => dffs[3].SCLR
sclr => dffs[2].SCLR
sclr => dffs[1].SCLR
sclr => dffs[0].SCLR
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|processor|ForwardingUnit:inst71
EX_regS[0] => Equal1.IN3
EX_regS[0] => Equal3.IN3
EX_regS[1] => Equal1.IN2
EX_regS[1] => Equal3.IN2
EX_regS[2] => Equal1.IN1
EX_regS[2] => Equal3.IN1
EX_regS[3] => Equal1.IN0
EX_regS[3] => Equal3.IN0
EX_regT[0] => Equal4.IN3
EX_regT[0] => Equal5.IN3
EX_regT[1] => Equal4.IN2
EX_regT[1] => Equal5.IN2
EX_regT[2] => Equal4.IN1
EX_regT[2] => Equal5.IN1
EX_regT[3] => Equal4.IN0
EX_regT[3] => Equal5.IN0
MEM_regD[0] => Equal1.IN7
MEM_regD[0] => Equal4.IN7
MEM_regD[0] => Equal0.IN3
MEM_regD[1] => Equal1.IN6
MEM_regD[1] => Equal4.IN6
MEM_regD[1] => Equal0.IN2
MEM_regD[2] => Equal1.IN5
MEM_regD[2] => Equal4.IN5
MEM_regD[2] => Equal0.IN1
MEM_regD[3] => Equal1.IN4
MEM_regD[3] => Equal4.IN4
MEM_regD[3] => Equal0.IN0
WB_regD[0] => Equal3.IN7
WB_regD[0] => Equal5.IN7
WB_regD[0] => Equal2.IN3
WB_regD[1] => Equal3.IN6
WB_regD[1] => Equal5.IN6
WB_regD[1] => Equal2.IN2
WB_regD[2] => Equal3.IN5
WB_regD[2] => Equal5.IN5
WB_regD[2] => Equal2.IN1
WB_regD[3] => Equal3.IN4
WB_regD[3] => Equal5.IN4
WB_regD[3] => Equal2.IN0
MEM_rfwrite => process_0.IN1
WB_rfwrite => process_0.IN1
forwardA[0] <= forwardA.DB_MAX_OUTPUT_PORT_TYPE
forwardA[1] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
forwardB[0] <= forwardB.DB_MAX_OUTPUT_PORT_TYPE
forwardB[1] <= process_0.DB_MAX_OUTPUT_PORT_TYPE


|processor|REG_24BIT_SCLR:inst18
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
data[19] => lpm_ff:lpm_ff_component.data[19]
data[20] => lpm_ff:lpm_ff_component.data[20]
data[21] => lpm_ff:lpm_ff_component.data[21]
data[22] => lpm_ff:lpm_ff_component.data[22]
data[23] => lpm_ff:lpm_ff_component.data[23]
sclr => lpm_ff:lpm_ff_component.sclr
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]
q[19] <= lpm_ff:lpm_ff_component.q[19]
q[20] <= lpm_ff:lpm_ff_component.q[20]
q[21] <= lpm_ff:lpm_ff_component.q[21]
q[22] <= lpm_ff:lpm_ff_component.q[22]
q[23] <= lpm_ff:lpm_ff_component.q[23]


|processor|REG_24BIT_SCLR:inst18|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => dffs[23].SCLR
sclr => dffs[22].SCLR
sclr => dffs[21].SCLR
sclr => dffs[20].SCLR
sclr => dffs[19].SCLR
sclr => dffs[18].SCLR
sclr => dffs[17].SCLR
sclr => dffs[16].SCLR
sclr => dffs[15].SCLR
sclr => dffs[14].SCLR
sclr => dffs[13].SCLR
sclr => dffs[12].SCLR
sclr => dffs[11].SCLR
sclr => dffs[10].SCLR
sclr => dffs[9].SCLR
sclr => dffs[8].SCLR
sclr => dffs[7].SCLR
sclr => dffs[6].SCLR
sclr => dffs[5].SCLR
sclr => dffs[4].SCLR
sclr => dffs[3].SCLR
sclr => dffs[2].SCLR
sclr => dffs[1].SCLR
sclr => dffs[0].SCLR
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE


|processor|REG_4BIT_SCLR:inst63
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
sclr => lpm_ff:lpm_ff_component.sclr
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]


|processor|REG_4BIT_SCLR:inst63|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => dffs[3].SCLR
sclr => dffs[2].SCLR
sclr => dffs[1].SCLR
sclr => dffs[0].SCLR
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE


|processor|MUX4BIT_3TO1:inst5
data0x[0] => lpm_mux:lpm_mux_component.data[0][0]
data0x[1] => lpm_mux:lpm_mux_component.data[0][1]
data0x[2] => lpm_mux:lpm_mux_component.data[0][2]
data0x[3] => lpm_mux:lpm_mux_component.data[0][3]
data1x[0] => lpm_mux:lpm_mux_component.data[1][0]
data1x[1] => lpm_mux:lpm_mux_component.data[1][1]
data1x[2] => lpm_mux:lpm_mux_component.data[1][2]
data1x[3] => lpm_mux:lpm_mux_component.data[1][3]
data2x[0] => lpm_mux:lpm_mux_component.data[2][0]
data2x[1] => lpm_mux:lpm_mux_component.data[2][1]
data2x[2] => lpm_mux:lpm_mux_component.data[2][2]
data2x[3] => lpm_mux:lpm_mux_component.data[2][3]
sel[0] => lpm_mux:lpm_mux_component.sel[0]
sel[1] => lpm_mux:lpm_mux_component.sel[1]
result[0] <= lpm_mux:lpm_mux_component.result[0]
result[1] <= lpm_mux:lpm_mux_component.result[1]
result[2] <= lpm_mux:lpm_mux_component.result[2]
result[3] <= lpm_mux:lpm_mux_component.result[3]


|processor|MUX4BIT_3TO1:inst5|LPM_MUX:lpm_mux_component
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[1][0] => mux_qmc:auto_generated.data[4]
data[1][1] => mux_qmc:auto_generated.data[5]
data[1][2] => mux_qmc:auto_generated.data[6]
data[1][3] => mux_qmc:auto_generated.data[7]
data[2][0] => mux_qmc:auto_generated.data[8]
data[2][1] => mux_qmc:auto_generated.data[9]
data[2][2] => mux_qmc:auto_generated.data[10]
data[2][3] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
sel[1] => mux_qmc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]


|processor|MUX4BIT_3TO1:inst5|LPM_MUX:lpm_mux_component|mux_qmc:auto_generated
data[0] => data0_wire[0].IN0
data[1] => data0_wire[1].IN0
data[2] => data0_wire[2].IN0
data[3] => data0_wire[3].IN0
data[4] => data1_wire[0].IN0
data[5] => data1_wire[1].IN0
data[6] => data1_wire[2].IN0
data[7] => data1_wire[3].IN0
data[8] => data2_wire[0].IN0
data[9] => data2_wire[1].IN0
data[10] => data2_wire[2].IN0
data[11] => data2_wire[3].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[3].IN0
sel[0] => data1_wire[3].IN1
sel[0] => data1_wire[2].IN1
sel[0] => data1_wire[1].IN1
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[3].IN1
sel[1] => data2_wire[2].IN1
sel[1] => data2_wire[1].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|processor|FIFTEENCONST:LINK
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]
result[2] <= lpm_constant:lpm_constant_component.result[2]
result[3] <= lpm_constant:lpm_constant_component.result[3]


|processor|FIFTEENCONST:LINK|lpm_constant:lpm_constant_component
result[0] <= <VCC>
result[1] <= <VCC>
result[2] <= <VCC>
result[3] <= <VCC>


|processor|REG_2BIT_SCLR:inst22
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
sclr => lpm_ff:lpm_ff_component.sclr
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]


|processor|REG_2BIT_SCLR:inst22|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => dffs[1].SCLR
sclr => dffs[0].SCLR
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE


|processor|REG_4BIT_SCLR:inst65
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
sclr => lpm_ff:lpm_ff_component.sclr
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]


|processor|REG_4BIT_SCLR:inst65|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => dffs[3].SCLR
sclr => dffs[2].SCLR
sclr => dffs[1].SCLR
sclr => dffs[0].SCLR
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE


|processor|IO_MemoryInterface:inst37
data_out[0] <= MUX2_1:inst.result[0]
data_out[1] <= MUX2_1:inst.result[1]
data_out[2] <= MUX2_1:inst.result[2]
data_out[3] <= MUX2_1:inst.result[3]
data_out[4] <= MUX2_1:inst.result[4]
data_out[5] <= MUX2_1:inst.result[5]
data_out[6] <= MUX2_1:inst.result[6]
data_out[7] <= MUX2_1:inst.result[7]
data_out[8] <= MUX2_1:inst.result[8]
data_out[9] <= MUX2_1:inst.result[9]
data_out[10] <= MUX2_1:inst.result[10]
data_out[11] <= MUX2_1:inst.result[11]
data_out[12] <= MUX2_1:inst.result[12]
data_out[13] <= MUX2_1:inst.result[13]
data_out[14] <= MUX2_1:inst.result[14]
data_out[15] <= MUX2_1:inst.result[15]
mem_addr[0] => inst6.IN2
mem_addr[1] => inst7.IN2
mem_addr[2] => ~NO_FANOUT~
mem_addr[3] => MUX2_1:inst.sel
clock => inst1.IN0
KEY[0] => Reg_16:PUSH_BUTTON.data[0]
KEY[1] => Reg_16:PUSH_BUTTON.data[1]
KEY[2] => Reg_16:PUSH_BUTTON.data[2]
KEY[3] => Reg_16:PUSH_BUTTON.data[3]
SW[0] => Reg_16:SWITCHES.data[0]
SW[1] => Reg_16:SWITCHES.data[1]
SW[2] => Reg_16:SWITCHES.data[2]
SW[3] => Reg_16:SWITCHES.data[3]
SW[4] => Reg_16:SWITCHES.data[4]
SW[5] => Reg_16:SWITCHES.data[5]
SW[6] => Reg_16:SWITCHES.data[6]
SW[7] => Reg_16:SWITCHES.data[7]
SW[8] => Reg_16:SWITCHES.data[8]
SW[9] => Reg_16:SWITCHES.data[9]
HEX0[0] <= hex_data[0].DB_MAX_OUTPUT_PORT_TYPE
HEX0[1] <= hex_data[1].DB_MAX_OUTPUT_PORT_TYPE
HEX0[2] <= hex_data[2].DB_MAX_OUTPUT_PORT_TYPE
HEX0[3] <= hex_data[3].DB_MAX_OUTPUT_PORT_TYPE
HEX0[4] <= hex_data[4].DB_MAX_OUTPUT_PORT_TYPE
HEX0[5] <= hex_data[5].DB_MAX_OUTPUT_PORT_TYPE
HEX0[6] <= hex_data[6].DB_MAX_OUTPUT_PORT_TYPE
mem_write => inst7.IN1
mem_write => inst6.IN1
mem_data[0] => Reg_16:HEX_DISPLAY.data[0]
mem_data[0] => Reg_16:LED.data[0]
mem_data[1] => Reg_16:HEX_DISPLAY.data[1]
mem_data[1] => Reg_16:LED.data[1]
mem_data[2] => Reg_16:HEX_DISPLAY.data[2]
mem_data[2] => Reg_16:LED.data[2]
mem_data[3] => Reg_16:HEX_DISPLAY.data[3]
mem_data[3] => Reg_16:LED.data[3]
mem_data[4] => Reg_16:HEX_DISPLAY.data[4]
mem_data[4] => Reg_16:LED.data[4]
mem_data[5] => Reg_16:HEX_DISPLAY.data[5]
mem_data[5] => Reg_16:LED.data[5]
mem_data[6] => Reg_16:HEX_DISPLAY.data[6]
mem_data[6] => Reg_16:LED.data[6]
mem_data[7] => Reg_16:HEX_DISPLAY.data[7]
mem_data[7] => Reg_16:LED.data[7]
mem_data[8] => Reg_16:HEX_DISPLAY.data[8]
mem_data[8] => Reg_16:LED.data[8]
mem_data[9] => Reg_16:HEX_DISPLAY.data[9]
mem_data[9] => Reg_16:LED.data[9]
mem_data[10] => Reg_16:HEX_DISPLAY.data[10]
mem_data[10] => Reg_16:LED.data[10]
mem_data[11] => Reg_16:HEX_DISPLAY.data[11]
mem_data[11] => Reg_16:LED.data[11]
mem_data[12] => Reg_16:HEX_DISPLAY.data[12]
mem_data[12] => Reg_16:LED.data[12]
mem_data[13] => Reg_16:HEX_DISPLAY.data[13]
mem_data[13] => Reg_16:LED.data[13]
mem_data[14] => Reg_16:HEX_DISPLAY.data[14]
mem_data[14] => Reg_16:LED.data[14]
mem_data[15] => Reg_16:HEX_DISPLAY.data[15]
mem_data[15] => Reg_16:LED.data[15]
LEDG[0] <= led_data[0].DB_MAX_OUTPUT_PORT_TYPE
LEDG[1] <= led_data[1].DB_MAX_OUTPUT_PORT_TYPE
LEDG[2] <= led_data[2].DB_MAX_OUTPUT_PORT_TYPE
LEDG[3] <= led_data[3].DB_MAX_OUTPUT_PORT_TYPE
LEDG[4] <= led_data[4].DB_MAX_OUTPUT_PORT_TYPE
LEDG[5] <= led_data[5].DB_MAX_OUTPUT_PORT_TYPE
LEDG[6] <= led_data[6].DB_MAX_OUTPUT_PORT_TYPE
LEDG[7] <= led_data[7].DB_MAX_OUTPUT_PORT_TYPE


|processor|IO_MemoryInterface:inst37|MUX2_1:inst
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data0x[11] => LPM_MUX:lpm_mux_component.DATA[0][11]
data0x[12] => LPM_MUX:lpm_mux_component.DATA[0][12]
data0x[13] => LPM_MUX:lpm_mux_component.DATA[0][13]
data0x[14] => LPM_MUX:lpm_mux_component.DATA[0][14]
data0x[15] => LPM_MUX:lpm_mux_component.DATA[0][15]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
data1x[11] => LPM_MUX:lpm_mux_component.DATA[1][11]
data1x[12] => LPM_MUX:lpm_mux_component.DATA[1][12]
data1x[13] => LPM_MUX:lpm_mux_component.DATA[1][13]
data1x[14] => LPM_MUX:lpm_mux_component.DATA[1][14]
data1x[15] => LPM_MUX:lpm_mux_component.DATA[1][15]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]
result[11] <= LPM_MUX:lpm_mux_component.RESULT[11]
result[12] <= LPM_MUX:lpm_mux_component.RESULT[12]
result[13] <= LPM_MUX:lpm_mux_component.RESULT[13]
result[14] <= LPM_MUX:lpm_mux_component.RESULT[14]
result[15] <= LPM_MUX:lpm_mux_component.RESULT[15]


|processor|IO_MemoryInterface:inst37|MUX2_1:inst|LPM_MUX:lpm_mux_component
data[0][0] => mux_m4e:auto_generated.data[0]
data[0][1] => mux_m4e:auto_generated.data[1]
data[0][2] => mux_m4e:auto_generated.data[2]
data[0][3] => mux_m4e:auto_generated.data[3]
data[0][4] => mux_m4e:auto_generated.data[4]
data[0][5] => mux_m4e:auto_generated.data[5]
data[0][6] => mux_m4e:auto_generated.data[6]
data[0][7] => mux_m4e:auto_generated.data[7]
data[0][8] => mux_m4e:auto_generated.data[8]
data[0][9] => mux_m4e:auto_generated.data[9]
data[0][10] => mux_m4e:auto_generated.data[10]
data[0][11] => mux_m4e:auto_generated.data[11]
data[0][12] => mux_m4e:auto_generated.data[12]
data[0][13] => mux_m4e:auto_generated.data[13]
data[0][14] => mux_m4e:auto_generated.data[14]
data[0][15] => mux_m4e:auto_generated.data[15]
data[1][0] => mux_m4e:auto_generated.data[16]
data[1][1] => mux_m4e:auto_generated.data[17]
data[1][2] => mux_m4e:auto_generated.data[18]
data[1][3] => mux_m4e:auto_generated.data[19]
data[1][4] => mux_m4e:auto_generated.data[20]
data[1][5] => mux_m4e:auto_generated.data[21]
data[1][6] => mux_m4e:auto_generated.data[22]
data[1][7] => mux_m4e:auto_generated.data[23]
data[1][8] => mux_m4e:auto_generated.data[24]
data[1][9] => mux_m4e:auto_generated.data[25]
data[1][10] => mux_m4e:auto_generated.data[26]
data[1][11] => mux_m4e:auto_generated.data[27]
data[1][12] => mux_m4e:auto_generated.data[28]
data[1][13] => mux_m4e:auto_generated.data[29]
data[1][14] => mux_m4e:auto_generated.data[30]
data[1][15] => mux_m4e:auto_generated.data[31]
sel[0] => mux_m4e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_m4e:auto_generated.result[0]
result[1] <= mux_m4e:auto_generated.result[1]
result[2] <= mux_m4e:auto_generated.result[2]
result[3] <= mux_m4e:auto_generated.result[3]
result[4] <= mux_m4e:auto_generated.result[4]
result[5] <= mux_m4e:auto_generated.result[5]
result[6] <= mux_m4e:auto_generated.result[6]
result[7] <= mux_m4e:auto_generated.result[7]
result[8] <= mux_m4e:auto_generated.result[8]
result[9] <= mux_m4e:auto_generated.result[9]
result[10] <= mux_m4e:auto_generated.result[10]
result[11] <= mux_m4e:auto_generated.result[11]
result[12] <= mux_m4e:auto_generated.result[12]
result[13] <= mux_m4e:auto_generated.result[13]
result[14] <= mux_m4e:auto_generated.result[14]
result[15] <= mux_m4e:auto_generated.result[15]


|processor|IO_MemoryInterface:inst37|MUX2_1:inst|LPM_MUX:lpm_mux_component|mux_m4e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|processor|IO_MemoryInterface:inst37|Reg_16:PUSH_BUTTON
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|processor|IO_MemoryInterface:inst37|Reg_16:PUSH_BUTTON|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|processor|IO_MemoryInterface:inst37|Reg_16:SWITCHES
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|processor|IO_MemoryInterface:inst37|Reg_16:SWITCHES|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|processor|IO_MemoryInterface:inst37|Reg_16:HEX_DISPLAY
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|processor|IO_MemoryInterface:inst37|Reg_16:HEX_DISPLAY|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|processor|IO_MemoryInterface:inst37|Reg_16:LED
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|processor|IO_MemoryInterface:inst37|Reg_16:LED|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|processor|REG_2BIT_SCLR:inst51
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
sclr => lpm_ff:lpm_ff_component.sclr
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]


|processor|REG_2BIT_SCLR:inst51|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => dffs[1].SCLR
sclr => dffs[0].SCLR
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE


|processor|REG_2BIT_SCLR:inst23
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
sclr => lpm_ff:lpm_ff_component.sclr
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]


|processor|REG_2BIT_SCLR:inst23|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => dffs[1].SCLR
sclr => dffs[0].SCLR
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE


|processor|PC:PC_reg1
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|processor|PC:PC_reg1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|processor|REG_1BIT:inst55
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
enable => lpm_ff:lpm_ff_component.enable
q <= lpm_ff:lpm_ff_component.q[0]


|processor|REG_1BIT:inst55|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|processor|REG_1BIT_SCLR:inst28
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
sclr => lpm_ff:lpm_ff_component.sclr
q <= lpm_ff:lpm_ff_component.q[0]


|processor|REG_1BIT_SCLR:inst28|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => dffs[0].SCLR
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|processor|REG_1BIT:inst54
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
enable => lpm_ff:lpm_ff_component.enable
q <= lpm_ff:lpm_ff_component.q[0]


|processor|REG_1BIT:inst54|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|processor|REG_1BIT:inst19
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
enable => lpm_ff:lpm_ff_component.enable
q <= lpm_ff:lpm_ff_component.q[0]


|processor|REG_1BIT:inst19|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|processor|REG_1BIT_SCLR:inst27
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
sclr => lpm_ff:lpm_ff_component.sclr
q <= lpm_ff:lpm_ff_component.q[0]


|processor|REG_1BIT_SCLR:inst27|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => dffs[0].SCLR
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|processor|REG_2BIT_SCLR:inst21
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
sclr => lpm_ff:lpm_ff_component.sclr
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]


|processor|REG_2BIT_SCLR:inst21|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => dffs[1].SCLR
sclr => dffs[0].SCLR
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE


|processor|MUX2_1:inst15
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data0x[11] => LPM_MUX:lpm_mux_component.DATA[0][11]
data0x[12] => LPM_MUX:lpm_mux_component.DATA[0][12]
data0x[13] => LPM_MUX:lpm_mux_component.DATA[0][13]
data0x[14] => LPM_MUX:lpm_mux_component.DATA[0][14]
data0x[15] => LPM_MUX:lpm_mux_component.DATA[0][15]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
data1x[11] => LPM_MUX:lpm_mux_component.DATA[1][11]
data1x[12] => LPM_MUX:lpm_mux_component.DATA[1][12]
data1x[13] => LPM_MUX:lpm_mux_component.DATA[1][13]
data1x[14] => LPM_MUX:lpm_mux_component.DATA[1][14]
data1x[15] => LPM_MUX:lpm_mux_component.DATA[1][15]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]
result[11] <= LPM_MUX:lpm_mux_component.RESULT[11]
result[12] <= LPM_MUX:lpm_mux_component.RESULT[12]
result[13] <= LPM_MUX:lpm_mux_component.RESULT[13]
result[14] <= LPM_MUX:lpm_mux_component.RESULT[14]
result[15] <= LPM_MUX:lpm_mux_component.RESULT[15]


|processor|MUX2_1:inst15|LPM_MUX:lpm_mux_component
data[0][0] => mux_m4e:auto_generated.data[0]
data[0][1] => mux_m4e:auto_generated.data[1]
data[0][2] => mux_m4e:auto_generated.data[2]
data[0][3] => mux_m4e:auto_generated.data[3]
data[0][4] => mux_m4e:auto_generated.data[4]
data[0][5] => mux_m4e:auto_generated.data[5]
data[0][6] => mux_m4e:auto_generated.data[6]
data[0][7] => mux_m4e:auto_generated.data[7]
data[0][8] => mux_m4e:auto_generated.data[8]
data[0][9] => mux_m4e:auto_generated.data[9]
data[0][10] => mux_m4e:auto_generated.data[10]
data[0][11] => mux_m4e:auto_generated.data[11]
data[0][12] => mux_m4e:auto_generated.data[12]
data[0][13] => mux_m4e:auto_generated.data[13]
data[0][14] => mux_m4e:auto_generated.data[14]
data[0][15] => mux_m4e:auto_generated.data[15]
data[1][0] => mux_m4e:auto_generated.data[16]
data[1][1] => mux_m4e:auto_generated.data[17]
data[1][2] => mux_m4e:auto_generated.data[18]
data[1][3] => mux_m4e:auto_generated.data[19]
data[1][4] => mux_m4e:auto_generated.data[20]
data[1][5] => mux_m4e:auto_generated.data[21]
data[1][6] => mux_m4e:auto_generated.data[22]
data[1][7] => mux_m4e:auto_generated.data[23]
data[1][8] => mux_m4e:auto_generated.data[24]
data[1][9] => mux_m4e:auto_generated.data[25]
data[1][10] => mux_m4e:auto_generated.data[26]
data[1][11] => mux_m4e:auto_generated.data[27]
data[1][12] => mux_m4e:auto_generated.data[28]
data[1][13] => mux_m4e:auto_generated.data[29]
data[1][14] => mux_m4e:auto_generated.data[30]
data[1][15] => mux_m4e:auto_generated.data[31]
sel[0] => mux_m4e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_m4e:auto_generated.result[0]
result[1] <= mux_m4e:auto_generated.result[1]
result[2] <= mux_m4e:auto_generated.result[2]
result[3] <= mux_m4e:auto_generated.result[3]
result[4] <= mux_m4e:auto_generated.result[4]
result[5] <= mux_m4e:auto_generated.result[5]
result[6] <= mux_m4e:auto_generated.result[6]
result[7] <= mux_m4e:auto_generated.result[7]
result[8] <= mux_m4e:auto_generated.result[8]
result[9] <= mux_m4e:auto_generated.result[9]
result[10] <= mux_m4e:auto_generated.result[10]
result[11] <= mux_m4e:auto_generated.result[11]
result[12] <= mux_m4e:auto_generated.result[12]
result[13] <= mux_m4e:auto_generated.result[13]
result[14] <= mux_m4e:auto_generated.result[14]
result[15] <= mux_m4e:auto_generated.result[15]


|processor|MUX2_1:inst15|LPM_MUX:lpm_mux_component|mux_m4e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|processor|REG_1BIT_SCLR:inst25
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
sclr => lpm_ff:lpm_ff_component.sclr
q <= lpm_ff:lpm_ff_component.q[0]


|processor|REG_1BIT_SCLR:inst25|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => dffs[0].SCLR
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|processor|REG_16BIT_SCLR:inst17
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
sclr => lpm_ff:lpm_ff_component.sclr
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|processor|REG_16BIT_SCLR:inst17|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => dffs[15].SCLR
sclr => dffs[14].SCLR
sclr => dffs[13].SCLR
sclr => dffs[12].SCLR
sclr => dffs[11].SCLR
sclr => dffs[10].SCLR
sclr => dffs[9].SCLR
sclr => dffs[8].SCLR
sclr => dffs[7].SCLR
sclr => dffs[6].SCLR
sclr => dffs[5].SCLR
sclr => dffs[4].SCLR
sclr => dffs[3].SCLR
sclr => dffs[2].SCLR
sclr => dffs[1].SCLR
sclr => dffs[0].SCLR
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|processor|immediate:inst
immed[0] => immedEx[0].DATAIN
immed[1] => immedEx[1].DATAIN
immed[2] => immedEx[2].DATAIN
immed[3] => immedEx[3].DATAIN
immed[4] => immedEx[4].DATAIN
immed[5] => immedEx[5].DATAIN
immed[6] => immedEx.DATAA
immed[6] => immedEx.DATAA
immed[6] => immedEx.DATAA
immed[6] => immedEx.DATAA
immed[6] => immedEx.DATAA
immed[6] => immedEx.DATAA
immed[6] => immedEx.DATAA
immed[6] => immedEx.DATAA
immed[6] => immedEx.DATAA
immed[6] => immedEx[6].DATAIN
extend[0] => Equal0.IN1
extend[1] => Equal0.IN0
immedEx[0] <= immed[0].DB_MAX_OUTPUT_PORT_TYPE
immedEx[1] <= immed[1].DB_MAX_OUTPUT_PORT_TYPE
immedEx[2] <= immed[2].DB_MAX_OUTPUT_PORT_TYPE
immedEx[3] <= immed[3].DB_MAX_OUTPUT_PORT_TYPE
immedEx[4] <= immed[4].DB_MAX_OUTPUT_PORT_TYPE
immedEx[5] <= immed[5].DB_MAX_OUTPUT_PORT_TYPE
immedEx[6] <= immed[6].DB_MAX_OUTPUT_PORT_TYPE
immedEx[7] <= immedEx.DB_MAX_OUTPUT_PORT_TYPE
immedEx[8] <= immedEx.DB_MAX_OUTPUT_PORT_TYPE
immedEx[9] <= immedEx.DB_MAX_OUTPUT_PORT_TYPE
immedEx[10] <= immedEx.DB_MAX_OUTPUT_PORT_TYPE
immedEx[11] <= immedEx.DB_MAX_OUTPUT_PORT_TYPE
immedEx[12] <= immedEx.DB_MAX_OUTPUT_PORT_TYPE
immedEx[13] <= immedEx.DB_MAX_OUTPUT_PORT_TYPE
immedEx[14] <= immedEx.DB_MAX_OUTPUT_PORT_TYPE
immedEx[15] <= immedEx.DB_MAX_OUTPUT_PORT_TYPE


|processor|REG_24BIT_SCLR:inst41
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
data[19] => lpm_ff:lpm_ff_component.data[19]
data[20] => lpm_ff:lpm_ff_component.data[20]
data[21] => lpm_ff:lpm_ff_component.data[21]
data[22] => lpm_ff:lpm_ff_component.data[22]
data[23] => lpm_ff:lpm_ff_component.data[23]
sclr => lpm_ff:lpm_ff_component.sclr
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]
q[19] <= lpm_ff:lpm_ff_component.q[19]
q[20] <= lpm_ff:lpm_ff_component.q[20]
q[21] <= lpm_ff:lpm_ff_component.q[21]
q[22] <= lpm_ff:lpm_ff_component.q[22]
q[23] <= lpm_ff:lpm_ff_component.q[23]


|processor|REG_24BIT_SCLR:inst41|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => dffs[23].SCLR
sclr => dffs[22].SCLR
sclr => dffs[21].SCLR
sclr => dffs[20].SCLR
sclr => dffs[19].SCLR
sclr => dffs[18].SCLR
sclr => dffs[17].SCLR
sclr => dffs[16].SCLR
sclr => dffs[15].SCLR
sclr => dffs[14].SCLR
sclr => dffs[13].SCLR
sclr => dffs[12].SCLR
sclr => dffs[11].SCLR
sclr => dffs[10].SCLR
sclr => dffs[9].SCLR
sclr => dffs[8].SCLR
sclr => dffs[7].SCLR
sclr => dffs[6].SCLR
sclr => dffs[5].SCLR
sclr => dffs[4].SCLR
sclr => dffs[3].SCLR
sclr => dffs[2].SCLR
sclr => dffs[1].SCLR
sclr => dffs[0].SCLR
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE


|processor|Adder:inst3
dataa[0] => lpm_add_sub:lpm_add_sub_component.dataa[0]
dataa[1] => lpm_add_sub:lpm_add_sub_component.dataa[1]
dataa[2] => lpm_add_sub:lpm_add_sub_component.dataa[2]
dataa[3] => lpm_add_sub:lpm_add_sub_component.dataa[3]
dataa[4] => lpm_add_sub:lpm_add_sub_component.dataa[4]
dataa[5] => lpm_add_sub:lpm_add_sub_component.dataa[5]
dataa[6] => lpm_add_sub:lpm_add_sub_component.dataa[6]
dataa[7] => lpm_add_sub:lpm_add_sub_component.dataa[7]
dataa[8] => lpm_add_sub:lpm_add_sub_component.dataa[8]
dataa[9] => lpm_add_sub:lpm_add_sub_component.dataa[9]
dataa[10] => lpm_add_sub:lpm_add_sub_component.dataa[10]
dataa[11] => lpm_add_sub:lpm_add_sub_component.dataa[11]
dataa[12] => lpm_add_sub:lpm_add_sub_component.dataa[12]
dataa[13] => lpm_add_sub:lpm_add_sub_component.dataa[13]
dataa[14] => lpm_add_sub:lpm_add_sub_component.dataa[14]
dataa[15] => lpm_add_sub:lpm_add_sub_component.dataa[15]
datab[0] => lpm_add_sub:lpm_add_sub_component.datab[0]
datab[1] => lpm_add_sub:lpm_add_sub_component.datab[1]
datab[2] => lpm_add_sub:lpm_add_sub_component.datab[2]
datab[3] => lpm_add_sub:lpm_add_sub_component.datab[3]
datab[4] => lpm_add_sub:lpm_add_sub_component.datab[4]
datab[5] => lpm_add_sub:lpm_add_sub_component.datab[5]
datab[6] => lpm_add_sub:lpm_add_sub_component.datab[6]
datab[7] => lpm_add_sub:lpm_add_sub_component.datab[7]
datab[8] => lpm_add_sub:lpm_add_sub_component.datab[8]
datab[9] => lpm_add_sub:lpm_add_sub_component.datab[9]
datab[10] => lpm_add_sub:lpm_add_sub_component.datab[10]
datab[11] => lpm_add_sub:lpm_add_sub_component.datab[11]
datab[12] => lpm_add_sub:lpm_add_sub_component.datab[12]
datab[13] => lpm_add_sub:lpm_add_sub_component.datab[13]
datab[14] => lpm_add_sub:lpm_add_sub_component.datab[14]
datab[15] => lpm_add_sub:lpm_add_sub_component.datab[15]
result[0] <= lpm_add_sub:lpm_add_sub_component.result[0]
result[1] <= lpm_add_sub:lpm_add_sub_component.result[1]
result[2] <= lpm_add_sub:lpm_add_sub_component.result[2]
result[3] <= lpm_add_sub:lpm_add_sub_component.result[3]
result[4] <= lpm_add_sub:lpm_add_sub_component.result[4]
result[5] <= lpm_add_sub:lpm_add_sub_component.result[5]
result[6] <= lpm_add_sub:lpm_add_sub_component.result[6]
result[7] <= lpm_add_sub:lpm_add_sub_component.result[7]
result[8] <= lpm_add_sub:lpm_add_sub_component.result[8]
result[9] <= lpm_add_sub:lpm_add_sub_component.result[9]
result[10] <= lpm_add_sub:lpm_add_sub_component.result[10]
result[11] <= lpm_add_sub:lpm_add_sub_component.result[11]
result[12] <= lpm_add_sub:lpm_add_sub_component.result[12]
result[13] <= lpm_add_sub:lpm_add_sub_component.result[13]
result[14] <= lpm_add_sub:lpm_add_sub_component.result[14]
result[15] <= lpm_add_sub:lpm_add_sub_component.result[15]


|processor|Adder:inst3|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_rlh:auto_generated.dataa[0]
dataa[1] => add_sub_rlh:auto_generated.dataa[1]
dataa[2] => add_sub_rlh:auto_generated.dataa[2]
dataa[3] => add_sub_rlh:auto_generated.dataa[3]
dataa[4] => add_sub_rlh:auto_generated.dataa[4]
dataa[5] => add_sub_rlh:auto_generated.dataa[5]
dataa[6] => add_sub_rlh:auto_generated.dataa[6]
dataa[7] => add_sub_rlh:auto_generated.dataa[7]
dataa[8] => add_sub_rlh:auto_generated.dataa[8]
dataa[9] => add_sub_rlh:auto_generated.dataa[9]
dataa[10] => add_sub_rlh:auto_generated.dataa[10]
dataa[11] => add_sub_rlh:auto_generated.dataa[11]
dataa[12] => add_sub_rlh:auto_generated.dataa[12]
dataa[13] => add_sub_rlh:auto_generated.dataa[13]
dataa[14] => add_sub_rlh:auto_generated.dataa[14]
dataa[15] => add_sub_rlh:auto_generated.dataa[15]
datab[0] => add_sub_rlh:auto_generated.datab[0]
datab[1] => add_sub_rlh:auto_generated.datab[1]
datab[2] => add_sub_rlh:auto_generated.datab[2]
datab[3] => add_sub_rlh:auto_generated.datab[3]
datab[4] => add_sub_rlh:auto_generated.datab[4]
datab[5] => add_sub_rlh:auto_generated.datab[5]
datab[6] => add_sub_rlh:auto_generated.datab[6]
datab[7] => add_sub_rlh:auto_generated.datab[7]
datab[8] => add_sub_rlh:auto_generated.datab[8]
datab[9] => add_sub_rlh:auto_generated.datab[9]
datab[10] => add_sub_rlh:auto_generated.datab[10]
datab[11] => add_sub_rlh:auto_generated.datab[11]
datab[12] => add_sub_rlh:auto_generated.datab[12]
datab[13] => add_sub_rlh:auto_generated.datab[13]
datab[14] => add_sub_rlh:auto_generated.datab[14]
datab[15] => add_sub_rlh:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_rlh:auto_generated.result[0]
result[1] <= add_sub_rlh:auto_generated.result[1]
result[2] <= add_sub_rlh:auto_generated.result[2]
result[3] <= add_sub_rlh:auto_generated.result[3]
result[4] <= add_sub_rlh:auto_generated.result[4]
result[5] <= add_sub_rlh:auto_generated.result[5]
result[6] <= add_sub_rlh:auto_generated.result[6]
result[7] <= add_sub_rlh:auto_generated.result[7]
result[8] <= add_sub_rlh:auto_generated.result[8]
result[9] <= add_sub_rlh:auto_generated.result[9]
result[10] <= add_sub_rlh:auto_generated.result[10]
result[11] <= add_sub_rlh:auto_generated.result[11]
result[12] <= add_sub_rlh:auto_generated.result[12]
result[13] <= add_sub_rlh:auto_generated.result[13]
result[14] <= add_sub_rlh:auto_generated.result[14]
result[15] <= add_sub_rlh:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|processor|Adder:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_rlh:auto_generated
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => op_1.IN31
datab[1] => op_1.IN29
datab[2] => op_1.IN27
datab[3] => op_1.IN25
datab[4] => op_1.IN23
datab[5] => op_1.IN21
datab[6] => op_1.IN19
datab[7] => op_1.IN17
datab[8] => op_1.IN15
datab[9] => op_1.IN13
datab[10] => op_1.IN11
datab[11] => op_1.IN9
datab[12] => op_1.IN7
datab[13] => op_1.IN5
datab[14] => op_1.IN3
datab[15] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|processor|REG_16BIT_SCLR:inst36
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
sclr => lpm_ff:lpm_ff_component.sclr
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|processor|REG_16BIT_SCLR:inst36|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => dffs[15].SCLR
sclr => dffs[14].SCLR
sclr => dffs[13].SCLR
sclr => dffs[12].SCLR
sclr => dffs[11].SCLR
sclr => dffs[10].SCLR
sclr => dffs[9].SCLR
sclr => dffs[8].SCLR
sclr => dffs[7].SCLR
sclr => dffs[6].SCLR
sclr => dffs[5].SCLR
sclr => dffs[4].SCLR
sclr => dffs[3].SCLR
sclr => dffs[2].SCLR
sclr => dffs[1].SCLR
sclr => dffs[0].SCLR
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|processor|REG_1BIT_SCLR:inst48
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
sclr => lpm_ff:lpm_ff_component.sclr
q <= lpm_ff:lpm_ff_component.q[0]


|processor|REG_1BIT_SCLR:inst48|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => dffs[0].SCLR
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|processor|REG_1BIT_SCLR:inst49
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
sclr => lpm_ff:lpm_ff_component.sclr
q <= lpm_ff:lpm_ff_component.q[0]


|processor|REG_1BIT_SCLR:inst49|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => dffs[0].SCLR
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|processor|ZERO:inst66
result[0] <= lpm_constant:LPM_CONSTANT_component.result[0]
result[1] <= lpm_constant:LPM_CONSTANT_component.result[1]
result[2] <= lpm_constant:LPM_CONSTANT_component.result[2]
result[3] <= lpm_constant:LPM_CONSTANT_component.result[3]
result[4] <= lpm_constant:LPM_CONSTANT_component.result[4]
result[5] <= lpm_constant:LPM_CONSTANT_component.result[5]
result[6] <= lpm_constant:LPM_CONSTANT_component.result[6]
result[7] <= lpm_constant:LPM_CONSTANT_component.result[7]
result[8] <= lpm_constant:LPM_CONSTANT_component.result[8]
result[9] <= lpm_constant:LPM_CONSTANT_component.result[9]
result[10] <= lpm_constant:LPM_CONSTANT_component.result[10]
result[11] <= lpm_constant:LPM_CONSTANT_component.result[11]
result[12] <= lpm_constant:LPM_CONSTANT_component.result[12]
result[13] <= lpm_constant:LPM_CONSTANT_component.result[13]
result[14] <= lpm_constant:LPM_CONSTANT_component.result[14]
result[15] <= lpm_constant:LPM_CONSTANT_component.result[15]


|processor|ZERO:inst66|lpm_constant:LPM_CONSTANT_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <GND>


|processor|REG_1BIT_SCLR:inst77
clock => lpm_ff:lpm_ff_component.clock
data => lpm_ff:lpm_ff_component.data[0]
sclr => lpm_ff:lpm_ff_component.sclr
q <= lpm_ff:lpm_ff_component.q[0]


|processor|REG_1BIT_SCLR:inst77|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
clock => dffs[0].CLK
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => dffs[0].SCLR
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


