$date
	Sun Oct 23 06:41:25 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#188998
b1100 &
b1100 %
1$
b1100 !
1"
#188999
0"
#189002
b110 &
b110 %
#189006
b11 &
b11 %
#189010
b1010 &
b1010 %
#189014
b101 &
b101 %
#189018
b10000 &
b10000 %
#189022
b1000 &
b1000 %
#189026
b100 &
b100 %
#189030
b10 &
b10 %
#189034
b1 &
b1 %
1#
#189038
b0 &
0#
b0 %
0$
#1220891
b10000 !
1"
#1220894
b10000 &
b10000 %
1$
#1220895
0"
#1220898
b1000 &
b1000 %
#1220902
b100 &
b100 %
#1220906
b10 &
b10 %
#1220910
b1 &
1#
b1 %
#1220914
b0 &
b0 %
0#
0$
#2181099
b1000 !
1"
#2181102
b1000 &
b1000 %
1$
#2181103
0"
#2181106
b100 &
b100 %
#2181110
b10 &
b10 %
#2181114
b1 &
b1 %
1#
#2181118
b0 &
0#
b0 %
0$
#4500012
