<!DOCTYPE html>
<html lang="en">
<head>

	<!-- start: Meta -->
	<meta charset="utf-8">
	<title>Laksh semiconductors</title> 
	<meta name="description" content="Laksh semiconductors in bangalore"/>
	<meta name="keywords" content="laksh,semiconductor,semiconductor components,semiconductor devices,semiconductors,semiconductor boards" />
	<meta name="author" content="appadd india private limited"/>
	<!-- end: Meta -->
	
	<!-- start: Mobile Specific -->
	<meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=1">
	<!-- end: Mobile Specific -->
	
	<!-- start: Facebook Open Graph -->
	<meta property="og:title" content=""/>
	<meta property="og:description" content=""/>
	<meta property="og:type" content=""/>
	<meta property="og:url" content=""/>
	<meta property="og:image" content=""/>
	<!-- end: Facebook Open Graph -->

    <!-- start: CSS -->
    <link href="css/bootstrap.min.css" rel="stylesheet">
    <link href="css/bootstrap-responsive.min.css" rel="stylesheet">
	<link href="css/style.css" rel="stylesheet">
	<link href="css/slider1.css" rel="stylesheet">
	<link href="css/slider2.css" rel="stylesheet">
	<link href="css/slider3.css" rel="stylesheet">
	<link rel="stylesheet" type="text/css" href="http://fonts.googleapis.com/css?family=Droid+Sans:400,700">
	<link rel="stylesheet" type="text/css" href="http://fonts.googleapis.com/css?family=Droid+Serif">
	<link rel="stylesheet" type="text/css" href="http://fonts.googleapis.com/css?family=Boogaloo">
	<link rel="stylesheet" type="text/css" href="http://fonts.googleapis.com/css?family=Economica:700,400italic">
	<!-- end: CSS -->

    <!-- Le HTML5 shim, for IE6-8 support of HTML5 elements -->
    <!--[if lt IE 9]>
      <script src="http://html5shim.googlecode.com/svn/trunk/html5.js"></script>
    <![endif]-->
    <style>
    ul.a {
        list-style-type: circle;
        list-style-position:inside;
    }
    </style>

</head>
<body>
	
	<!--start: Header -->
	<header>
		
		<!--start: Container -->
		<div class="container">
						
			<!--start: Row -->
			<div class="row-fluid">
					
				<!--start: Navigation -->
				<div class="navigation"> 
					<div class="navbar navbar-fixed-top">	
			    		<div class="navbar-inner">
			          		<a class="btn btn-navbar btnOverlay" data-toggle="collapse" data-target=".nav-collapse">
			            		menu
			          		</a>  	
			          		<div class="nav-collapse collapse">
			            		<ul class="nav">
									 <img style="align-left;max-width: 13%;" src="img/laksh.jpg">
									<li><a href="index.html" class="home">Home</a></li>
									<li><a href="index.html" class="about">About</a></li>
			              			<li><a href="services.html" class="services">Services</a></li>
									<li><a href="index.html" class="pricing">Clients</a></li>
									<li><a href="index.html" class="team">Laksh Team</a></li>
									<li><a href="index.html" class="portfolio">News Room</a></li>
									<li><a href="index.html" class="newsroom">Carriers</a></li>
									<li><a href="index.html" class="contact">Contact</a></li>
			            		</ul>
			          		</div>
			        	</div>
			      	</div>
				
				
				</div>	
				<!--end: Navigation -->	
					
			</div>
			<!--end: Row -->
			
		</div>
		<!--end: Container-->			
			
	</header>
<!----code starts here---->
<!-- start: 3rd Page - Services -->
	<div id="services" class="color black">
		
		<!--start: Container -->
		<div class="container">

			<!--start: Wrapper -->
			<div class="wrapper span12">
				
							<!-- start: Page Title -->
			<div id="page-title">

				<div id="page-title-inner">

					<h2><span>Services</span></h2>

				</div>	

			</div>
			<!-- end: Page Title -->
			
			<!-- start: Row -->
      		<div class="row-fluid">
	
        		<div class="span12">
					<img width=500px src="img/slider/1.jpg" alt="">
					<img style="float:right;width:500px" src="img/slider/2.jpg" alt=""><hr>
					<img width=500px src="img/portfolio/6.jpg" alt="">
					<img style="float:right;width:500px" src="img/portfolio/3.jpg" alt="">
                    <h2> Silicon Design And Validation Services</h2>
	
					<p>
						We have full range of Silicon Design Validation services listed below with our experts team at customer design centers.
					
                    <ul class="a">
                      <li ><a style="color:white;" href="#para1"> Physical Design</a></li>
                      <li><a style="color:white;" href="#para2">RTL</a></li>
                      <li><a style="color:white;" href="#para3">Embedded software</a></li>
                      <li><a style="color:white;" href="#para4">Verification</a></li>
                      <li><a style="color:white;" href="#para5">DFT</a></li>
                      <li><a style="color:white;" href="#para6">Library Characterization</a></li>
                      <li><a style="color:white;" href="#para7">Layout/physical verification</a></li>
                      <li><a style="color:white;" href="#para8">Custom Circuit/Layout </a></li>
                      <li><a style="color:white;" href="#para9">Analog and Mixed Signal</a></li>
                    </ul>
                    </p>
                    <h2>Resource Augmentation</h2>
                    <p>
                        Whether you are in starting phase, middle or end stage of project we can provide the key recourse augmentation for meeting your project mile stones. We have the expertise team who can  work as part of team making the teams goals achievable with high quality and dedication. We value the customer success as our success so whether we are part of the team or own the full project doesn’t make any difference in our commitments.
                    </p>
                    <h2>Turn key</h2>
                    <p>
                        Laksh Semi will provide a fully defined model where we will provide a full team of experience engineers to execute on our customer’s project. The team can either be at Laksh design center, on-site or off-shore depending on the needs of the customer and their project. We will have a full agreement of targeted milestones and take responsibility of the project deliverables and milestones.
                    </p><br>
                    <h2>Silicon Design And Validation Services</h2>
                    <ul class="a">
                    <li>The opportunity for semiconductor companies in the internet of things is projected to grow at an annual rate of 29% through 2020. There will be  demand for diverse low power and cost, rich multi-media, sensing, connectivity IPs. </li>
                    <li>However, there are a number of challenges facing the semiconductor sector including resource agility to enable product roadmap agility and ability to orchestrate the skills against the backdrop of a fragmented "long tail” of SoC applications. </li>
                    <li>We  have started  Laksh Semiconductors to provide high quality engineering services for the semiconductor industry helping design chips at the leading edge of process nodes, foundries. We have the capacity, capability and talent for tomorrow's SoC with services that span digital, analog mixed-signal as well as embedded software and hardware platforms.</li>
                    <li>We have wide range of VLSI services and capability for the semiconductor industry from silicon design, RTL, validation and verification, Embedded Device drivers, middleware and system integration.</li>
                    </ul><br><br>
					<p><b>Some of our VLSI services include:</b></p>
					<p style="font-size:22px" id="para1"><b>Physical Design</b></p>
					<li>Time to market and PPA are both significantly challenged in 16nm and lower technologies.  Working with the latest processes, tools and talent we have the capability that can deliver on-time  first time success silicon results. Our expertise include synthesis, timing andpower, signal integrity and noise analysis. </li>
                     <li>We focus in  early stages of  the design for optimizing floorplans, leveraging tools, methodologies and technologies to drive timing and physical closure while optimizing for power, performance, area and yield. </li>
					 <li>Our expertise includes signal and power integrity, power and thermal analysis and optimization, with experience down to the most advanced process nodes of 10nm and beyond.</li><br>
					 <p><b>End to End  RTL to GDS FLOWS</b></p>
					 <li>Design partitioning and budgeting.</li>
					 <li>Block and chip level floor planning.</li>
					 <li>Block and chip level power plane design.</li>
					 <li>Constrain development physical and timing.</li>
					 <li>Logic synthesis, place and route.</li>
					 <li>Clock tree synthesis.</li>   
					 <li>Post route and CTS optimization.</li>
					 <li>Block  and  Fullchip level timing closure</li><br>
					 <p><b>DESIGN ENVIRONMENT SETUP</b></p>
                     <li>UPF/CPF Development and Management.</li>
					 <li>RTL Synthesis for Netlist delivery with product target specs.</li>
					 <li>Multi Mode Multi Corner Constraints development and Management for target product specs.</li><br><br>
					 <p style="font-size:22px" id="para2"><b>RTL</b></p>
					 <li>The Quality of  RTL has impact on area, power and performance and proper RTL design rule checking saves considerable design time and is the foundation of good quality and yield. Lasksh RTL team has expertise in SoC design, RTL coding with SystemVerilog, design rule checking (linting, CDC) and constraint development and validation.</li>
					 <li>Designing ICs optimised for Power, Area and Performance Goals with first time success on silicon.</li><br>
                     <p style="color: #e0b570"><b>Some of the RTL DEVELOPMENT skills include</b></p>
					 <li>Understanding the product specs</li>
					 <li>RTL coding in verilog / system verilog</li>
					 <li>Interaction with Validation for bug fixes</li>
					 <li>Regression runs for LINTRA checks.</li><br><br>
					 <p style="font-size:22px" id="para3"><b>Embedded software</b></p>
					 <ul class="a">
					 <li>Advances in embedded computing are solving challenges in memory foot print, security, power consumption and performance. For example the systems that are responsible for car's engine control, in-vehicle infotainment and Advanced Driver Assistance Systems. These embedded platforms will take on more processing - at the edge - for time and mission critical decisions.</li>
					 <li>Today smart phones rely on sophisticated embedded platforms powered by multi-core processors, support dozens of interfaces from dual cameras, Wi-Fi and Bluetooth, 3G/4G, NFC, GPS and sensors. All fit into a small foot print device that is powered by a battery. The opportunity for semiconductor companies and OEMs alike will be in connected device innovation in every vertical industry. Our services help clients take advantage of innovative board designs and complementary capabilities that combine the right mix of power, performance, size, security and reliability. We help accelerate product innovation and manage product variants.</li>
					 </ul><br>
					 <p style="color: #e0b570"><b>Some of our Embedded Services include</b></p>
					 <li>Camera and display drivers </li>
					 <li>Power management drivers</li>
					 <li>Video codecs and firmware development</li>
					 <ul><li>Video Codecs (MPEG-4, MPEG-2, H.264, WMV9/VC-1,DivX,VP8) and Post processing</li></ul>
					 <li>Image Processing(JPEG) and 2D Graphics Porting and testing</li>
					 <li>Device Drivers(I2C,SPI)</li><br>	
					 <p style="color: #e0b570"><b>Domains</b></p>
					 <li>Internet of Things(IOT)</li>
					 <li>Mobile Multimedia</li>
					 <li>DTV firmware</li>
					 <li>Smart Card</li>
					 <li>Automotive applications</li><br><br>
					 <p style="font-size:22px" id="para4"><b>Verification</b></p>
					 <li>The cost of a full mask re-spin is starting to exceed $5M below 16nm so arriving at the right design is critical.  We have the strong verification teams that utilize formalized test planning, assertion-based verification, HVLs with constrained random and functional coverage, as well as strong debug skills to gain this reputation. Power-aware verification and performance validation are adopted that ensure designs meet all feature requirements for the products with zero bugs.</li><br>
					 <p style="color: #e0b570"><b>Some of our Verification skills include</b></p>
					 <li>SV/C/UVM based verification for arm cores</li>
					 <li>Low Power  verification</li>
					 <li>Formal verification using FV and LEC</li>
					 <li>GLS</li>
					 <li>Mixed signal verification with spice and dams</li><br><br>
					 <p style="font-size:22px" id="para5"><b>DFT</b></p>
					 <li>Today’s designs demand both low cost and high quality, especially in automotive and industrial applications.  Our Design For Test methods include digital BIST and scan digital approaches and analog DFT from design through test generation, ATE bring up and optimization to meet target stuck-at and AC fault coverage levels and consequently PPM goals.  Our DFR/DFQ/DFM capabilities target design for long life, grade 3/grade 2 automotive devices.  We can help you optimize quality, yield and test time to meet your customer satisfaction and cost objectives from the utmost automotive quality standards to highly cost optimized, high volume consumer applications.</li><br><br>
					 <p style="font-size:22px" id="para6"><b>Library Characterization</b></p>
					 <li>Designing at nanometer process technologies—and especially at advanced nodes (28nm and below)—requires many additional library views in order to achieve high-quality silicon and avoid silicon re-spins due to inaccurate signoff analysis. For accurate modeling of instance-specific voltage variation or temperature gradients, it’s vital to characterize each library at multiple voltages and multiple temperatures, increasing the total number of library corners. For the most advanced processes, it is becoming common to offer alternative cell libraries that improve yield at the expense of area and performance. As a result, creating and maintaining all of these library views is becoming a major bottleneck in the design flow.</li>
					 <li>We have the library cells characterization experts to create robust solutions for:</li>
					 <ul>
						 <li>Library Cells characterization</li>
						 <li>Variation modeling</li>
						 <li>Validation of your foundation IP, from standard cells</li>
						 <li> I/Os</li>
						 <li>Complex multi-bit cells to memories and mixed-signal blocks.</li>
					 </ul><br><br>
					 <p style="font-size:22px" id="para7"><b>Layout/physical verification</b></p>
					 <li>The Quality of silicon depends not only the design robustness but also on the physical verification sign off quality. The complex design rules in 16nm and below making the physical verification increasingly difficult.</li>
					 <li>The physical verification flow should be very robust to avoid physically induced faults due to process complexities.</li>
					 <li>We have expertise in achieving first time success in silicon with right checks for sign off.</li>
					 <p style="color: #e0b570"><b>Some of the PHYSICAL VERIFICATION FLOWS FOR SIGN OFF include</b></p>
					 <li>EM, IR drop analysis and fixes.</li>
					 <li>Dynamic and leakage power analysis, optimization and fixes.</li>
					 <li>Physical verification – DRC, LVS, Antenna, Density, Decap, tap, filler,  sign off.</li>
					 <li>ECOs  both logical and physical.</li>
					 <li>Full chip level STA sign off.</li>
					 <li>Block or subsystem level STA sign off.</li><br>
					 <p style="font-size:22px" id="para8"><b>Custom Circuit/Layout </b> </p>
					 <li>As the the Demand for better PPA is increasing designers often rely on complex macros to achive their design goals. These macros include Register files, Array logic blocks, memories,  encoding and decoding, parity processors etc. These requires to be highly dense close to 98% and need to work at higher speed than average logic outside. </li>
					 <li>We have the experts team who can take the challenging macro designs to meet the design goals.</li><br>
					 <p style="color: #e0b570"><b>Some of our custom circuit/layout skills include</b></p>
					 <li>Full Custom circuit design for area, timing, power intensive blocks.</li>
					 <li>Custom layout design and verification.</li>
					 <li>Static Timing analysis of custom blocks.</li>
					 <li>collaterals generations for top level integration.</li>
					 <li>Dynamic Spice simulations.</li><br><br>
					 <p style="font-size:22px" id="para9"><b>Analog and Mixed Signal </b></p>
					 <li>Our strong analog, mixed signal team enables you to develop or migrate mixed signal designs ranging from high speed SERDES to standard cell libraries, memories and power circuits reliably</li>
					 <li><b>We have experts in</b> SERDES, phys, PLL and other mixed signal designs such as  high speed DDR phys and other critical IPs.</li>
					 <li><b>AMS Verification and Modeling.</b> Analog designs are subject to complex analysis that includes modeling process, voltage and temperature effects, as well as a variety of noise sources.  We have expertise in modeling and  Analog and Mixed Signal verification to ensure first time right success of these complex designs.</li>
					 <li><b>Process Porting.</b> We help clients with the right migration of designs to new process nodes and our design and verification expertise  ensure reliable good results.</li><br><br><br>
        		</div>
			
			</div>
			<!-- end: Row -->
			<div class="clearfix"></div>
			<hr class="clean">

</div></div></div>			
<!----code ends here---->
<footer>
		
		<div id="copyright">
		copyright &copy; 2016 By Laksh semiconductors. Designed by <a href="http://appaddindia.com">Appadd India Pvt Ltd.</a>
		</div>
		<div id="social">
			<a href="#" rel="tooltip" title="Facebook" class="facebook">Facebook</a>
			<a href="#" rel="tooltip" title="Twitter" class="twitter">Twitter</a>
			<a href="#" rel="tooltip" title="RSS" class="rss">RSS</a>
			<a href="#" rel="tooltip" title="Github" class="github">Github</a>
			<a href="#" rel="tooltip" title="LinkedIn" class="linkedin">LinkedIn</a>
			<a href="#" rel="tooltip" title="Pintrest" class="pintrest">Pintrest</a>
			<a href="#" rel="tooltip" title="Vimeo" class="vimeo">Vimeo</a>
			<a href="#" rel="tooltip" title="YouTube" class="youtube">YouTube</a>
		</div>	
		
	</footer>	

<!-- start: Java Script -->
<!-- Placed at the end of the document so the pages load faster -->
<script type="text/javascript" src="http://ajax.googleapis.com/ajax/libs/jquery/1.8.2/jquery.min.js"></script>
<script type="text/javascript" src="js/isotope.js"></script>
<script type="text/javascript" src="js/jquery.imagesloaded.js"></script>
<script type="text/javascript" src="js/bootstrap.min.js"></script>
<script type="text/javascript" src="js/flexslider.js"></script>
<script type="text/javascript" src="js/carousel.js"></script>
<script type="text/javascript" src="js/fancybox.js"></script>
<script type="text/javascript" src="js/twitter.js"></script>
<script type="text/javascript" src="js/modernizr.custom.79639.js"></script>
<script type="text/javascript" src="js/jquery.ba-cond.min.js"></script>
<script type="text/javascript" src="js/jquery.slitslider.js"></script>

<script type="text/javascript" src="js/excanvas.js"></script>
<script type="text/javascript" src="js/jquery.flot.min.js"></script>
<script type="text/javascript" src="js/jquery.flot.pie.min.js"></script>
<script type="text/javascript" src="js/jquery.flot.stack.js"></script>
<script type="text/javascript" src="js/jquery.flot.resize.min.js"></script>

<script defer="defer" src="js/custom.js"></script>
<script type="text/javascript">	
	$(function() {
	
		var Page = (function() {

			var $navArrows = $( '#nav-arrows' ),
				$nav = $( '#nav-dots > span' ),
				slitslider = $( '#slider' ).slitslider( {
					onBeforeChange : function( slide, pos ) {

						$nav.removeClass( 'nav-dot-current' );
						$nav.eq( pos ).addClass( 'nav-dot-current' );

					}
				} ),

				init = function() {

					initEvents();
					
				},
				initEvents = function() {

					// add navigation events
					$navArrows.children( ':last' ).on( 'click', function() {

						slitslider.next();
						return false;

					} );

					$navArrows.children( ':first' ).on( 'click', function() {
						
						slitslider.previous();
						return false;

					} );

					$nav.each( function( i ) {
					
						$( this ).on( 'click', function( event ) {
							
							var $dot = $( this );
							
							if( !slitslider.isActive() ) {

								$nav.removeClass( 'nav-dot-current' );
								$dot.addClass( 'nav-dot-current' );
							
							}
							
							slitslider.jump( i + 1 );
							return false;
						
						} );
						
					} );

				};

				return { init : init };

		})();

		Page.init();
	
	});
</script>
<!-- end: Java Script -->

</body>
</html>
