set tool_name "ModelSim-Altera (SystemVerilog)"
set corner_file_list {
	{{"Slow Model"} {Final_Project.svo Final_Project_v.sdo}}
	{{"Fast Model"} {Final_Project_fast.svo Final_Project_v_fast.sdo}}
}
