// SPDX-License-Identifier: GPL-2.0
/*
 * Copyright (c) 2019 MediaTek Inc.
 * Author: Ming-Fan Chen <ming-fan.chen@mediatek.com>
 */
#include <dt-bindings/interconnect/mtk,mmqos.h>
#include <dt-bindings/interconnect/mtk,mt6873-emi.h>
#include <dt-bindings/memory/mt6855-larb-port.h>
#include <linux/module.h>
#include <linux/of_platform.h>
#include "mmqos-mtk.h"
static const struct mtk_node_desc node_descs_mt6855[] = {
	DEFINE_MNODE(common0,
		SLAVE_COMMON(0), 0, false, 0x0, MMQOS_NO_LINK),
	DEFINE_MNODE(common0_port0,
		MASTER_COMMON_PORT(0, 0), 0, false, 0x0, SLAVE_COMMON(0)),
	DEFINE_MNODE(common0_port1,
		MASTER_COMMON_PORT(0, 1), 0, false, 0x0, SLAVE_COMMON(0)),
	DEFINE_MNODE(common0_port2,
		MASTER_COMMON_PORT(0, 2), 0, false, 0x0, SLAVE_COMMON(0)),
	DEFINE_MNODE(common0_port3,
		MASTER_COMMON_PORT(0, 3), 0, false, 0x0, SLAVE_COMMON(0)),
	DEFINE_MNODE(common0_port4,
		MASTER_COMMON_PORT(0, 4), 0, false, 0x0, SLAVE_COMMON(0)),
	DEFINE_MNODE(common0_port5,
		MASTER_COMMON_PORT(0, 5), 0, false, 0x0, SLAVE_COMMON(0)),
	DEFINE_MNODE(common0_port6,
		MASTER_COMMON_PORT(0, 6), 0, false, 0x0, SLAVE_COMMON(0)),
	DEFINE_MNODE(common0_port7,
		MASTER_COMMON_PORT(0, 7), 0, false, 0x0, SLAVE_COMMON(0)),
	DEFINE_MNODE(common0_port8,
		MASTER_COMMON_PORT(0, 8), 0, false, 0x0, SLAVE_COMMON(0)),
    /*SMI Common*/
	DEFINE_MNODE(larb0, SLAVE_LARB(0), 0, false, 0x0, MASTER_COMMON_PORT(0, 0)),
	DEFINE_MNODE(larb1, SLAVE_LARB(1), 0, false, 0x0, MASTER_COMMON_PORT(0, 1)),
	DEFINE_MNODE(larb2, SLAVE_LARB(2), 0, false, 0x0, MASTER_COMMON_PORT(0, 2)),
	DEFINE_MNODE(larb9, SLAVE_LARB(9), 0, false, 0x0, MASTER_COMMON_PORT(0, 3)),
	DEFINE_MNODE(larb11, SLAVE_LARB(11), 0, false, 0x0, MASTER_COMMON_PORT(0, 3)),
	DEFINE_MNODE(larb20, SLAVE_LARB(20), 0, false, 0x0, MASTER_COMMON_PORT(0, 3)),
	DEFINE_MNODE(larb7, SLAVE_LARB(7), 0, false, 0x0, MASTER_COMMON_PORT(0, 4)),
	DEFINE_MNODE(larb4, SLAVE_LARB(4), 0, false, 0x0, MASTER_COMMON_PORT(0, 5)),
	DEFINE_MNODE(larb13, SLAVE_LARB(13), 0, false, 0x0, MASTER_COMMON_PORT(0, 6)),
	DEFINE_MNODE(larb17, SLAVE_LARB(17), 0, false, 0x0, MASTER_COMMON_PORT(0, 6)),
	DEFINE_MNODE(larb14, SLAVE_LARB(14), 0, false, 0x0, MASTER_COMMON_PORT(0, 7)),
	DEFINE_MNODE(larb16, SLAVE_LARB(16), 0, false, 0x0, MASTER_COMMON_PORT(0, 7)),
	DEFINE_MNODE(larb30, SLAVE_LARB(21), 0, false, 0x1, MASTER_COMMON_PORT(0, 8)), //virt DISP
	/*Larb 0*/
	DEFINE_MNODE(l0_r_disp_postmask0,
		MASTER_LARB_PORT(M4U_LARB0_PORT0), 8, false, 0x1, SLAVE_LARB(0)),
	DEFINE_MNODE(l0_r_disp_ovl0,
		MASTER_LARB_PORT(M4U_LARB0_PORT1), 8, false, 0x1, SLAVE_LARB(0)),
	DEFINE_MNODE(l0_r_disp_ovl0_hdr,
		MASTER_LARB_PORT(M4U_LARB0_PORT2), 7, false, 0x1, SLAVE_LARB(0)),
	DEFINE_MNODE(l0_w_disp_wdma0,
		MASTER_LARB_PORT(M4U_LARB0_PORT3), 9, true, 0x1, SLAVE_LARB(0)),
	DEFINE_MNODE(l0_r_disp_fake_eng0,
		MASTER_LARB_PORT(M4U_LARB0_PORT4), 7, false, 0x1, SLAVE_LARB(0)),
	/*Larb 1*/
	DEFINE_MNODE(l1_r_disp_rdma0,
		MASTER_LARB_PORT(M4U_LARB1_PORT0), 7, false, 0x2,  SLAVE_LARB(1)),
	DEFINE_MNODE(l1_r_disp_ovl1_2l,
		MASTER_LARB_PORT(M4U_LARB1_PORT1), 8, false, 0x2, SLAVE_LARB(1)),
	DEFINE_MNODE(l1_r_disp_ovl0_2l_hdr,
		MASTER_LARB_PORT(M4U_LARB1_PORT2), 7, false, 0x2, SLAVE_LARB(1)),
	DEFINE_MNODE(l1_w_disp_ufbc_wdma0,
		MASTER_LARB_PORT(M4U_LARB1_PORT3), 9, true, 0x2, SLAVE_LARB(1)),
	DEFINE_MNODE(l1_r_disp_fake_eng1,
		MASTER_LARB_PORT(M4U_LARB1_PORT4), 7, false, 0x2, SLAVE_LARB(1)),
	/*LARB 2*/
	DEFINE_MNODE(l2_r_mdp_rdma0,
		MASTER_LARB_PORT(M4U_LARB2_PORT0), 7, false, 0x1, SLAVE_LARB(2)),
	DEFINE_MNODE(l2_w_mdp_wrot0,
		MASTER_LARB_PORT(M4U_LARB2_PORT1), 7, true, 0x1, SLAVE_LARB(2)),
	DEFINE_MNODE(l2_w_mdp_wrot2,
		MASTER_LARB_PORT(M4U_LARB2_PORT2), 7, true, 0x1, SLAVE_LARB(2)),
	DEFINE_MNODE(l2_r_mdp_fake_eng0,
		MASTER_LARB_PORT(M4U_LARB2_PORT3), 7, false, 0x1, SLAVE_LARB(2)),
	/*Larb 4*/
	DEFINE_MNODE(l4_r_hw_vdec_mc_ext,
		MASTER_LARB_PORT(M4U_LARB4_PORT0), 6, false, 0x1, SLAVE_LARB(4)),
	DEFINE_MNODE(l4_w_hw_vdec_pp_ext,
		MASTER_LARB_PORT(M4U_LARB4_PORT1), 8, true, 0x1, SLAVE_LARB(4)),
	DEFINE_MNODE(l4_r_hw_vdec_pred_rd_ext,
		MASTER_LARB_PORT(M4U_LARB4_PORT2), 7, false, 0x1, SLAVE_LARB(4)),
	DEFINE_MNODE(l4_r_hw_vdec_pred_wr_ext,
		MASTER_LARB_PORT(M4U_LARB4_PORT3), 7, false, 0x1, SLAVE_LARB(4)),
	DEFINE_MNODE(l4_r_hw_vdec_ppwrap_ext,
		MASTER_LARB_PORT(M4U_LARB4_PORT4), 7, false, 0x1, SLAVE_LARB(4)),
	DEFINE_MNODE(l4_r_hw_vdec_tile_ext,
		MASTER_LARB_PORT(M4U_LARB4_PORT5), 7, false, 0x1, SLAVE_LARB(4)),
	DEFINE_MNODE(l4_r_hw_vdec_vld_ext,
		MASTER_LARB_PORT(M4U_LARB4_PORT6), 7, false, 0x1, SLAVE_LARB(4)),
	DEFINE_MNODE(l4_r_hw_vdec_vld2_ext,
		MASTER_LARB_PORT(M4U_LARB4_PORT7), 7, false, 0x1, SLAVE_LARB(4)),
	DEFINE_MNODE(l4_r_hw_vdec_avc_mv_ext,
		MASTER_LARB_PORT(M4U_LARB4_PORT8), 6, false, 0x1, SLAVE_LARB(4)),
	DEFINE_MNODE(l4_r_hw_mini_mdp_r0_ext,
		MASTER_LARB_PORT(M4U_LARB4_PORT9), 8, false, 0x1, SLAVE_LARB(4)),
	DEFINE_MNODE(l4_w_hw_mini_mdp_w0_ext,
		MASTER_LARB_PORT(M4U_LARB4_PORT10), 9, true, 0x1, SLAVE_LARB(4)),
	/*larb7*/
	DEFINE_MNODE(l7_r_venc_rcpu,
		MASTER_LARB_PORT(M4U_LARB7_PORT0), 7, false, 0x1, SLAVE_LARB(7)),
	DEFINE_MNODE(l7_w_venc_rec,
		MASTER_LARB_PORT(M4U_LARB7_PORT1), 8, true, 0x1, SLAVE_LARB(7)),
	DEFINE_MNODE(l7_w_venc_bsdma,
		MASTER_LARB_PORT(M4U_LARB7_PORT2), 8, true, 0x1, SLAVE_LARB(7)),
	DEFINE_MNODE(l7_w_venc_sv_comv,
		MASTER_LARB_PORT(M4U_LARB7_PORT3), 6, true, 0x1, SLAVE_LARB(7)),
	DEFINE_MNODE(l7_r_venc_rd_comv,
		MASTER_LARB_PORT(M4U_LARB7_PORT4), 6, false, 0x1, SLAVE_LARB(7)),
	DEFINE_MNODE(l7_r_venc_rd_comv,
		MASTER_LARB_PORT(M4U_LARB7_PORT5), 6, false, 0x1, SLAVE_LARB(7)),
	DEFINE_MNODE(l7_r_venc_cur_chroma,
		MASTER_LARB_PORT(M4U_LARB7_PORT6), 5, false, 0x1, SLAVE_LARB(7)),
	DEFINE_MNODE(l7_r_venc_ref_luma,
		MASTER_LARB_PORT(M4U_LARB7_PORT7), 7, false, 0x1, SLAVE_LARB(7)),
	DEFINE_MNODE(l7_r_venc_ref_chroma,
		MASTER_LARB_PORT(M4U_LARB7_PORT8), 7, false, 0x1, SLAVE_LARB(7)),
	DEFINE_MNODE(l7_r_jpgenc_y_rdma,
		MASTER_LARB_PORT(M4U_LARB7_PORT9), 7, false, 0x1, SLAVE_LARB(7)),
	DEFINE_MNODE(l7_r_jpgenc_c_rdma,
		MASTER_LARB_PORT(M4U_LARB7_PORT10), 7, false, 0x1, SLAVE_LARB(7)),
	DEFINE_MNODE(l7_r_jpgenc_q_table,
		MASTER_LARB_PORT(M4U_LARB7_PORT11), 7, false, 0x1, SLAVE_LARB(7)),
	DEFINE_MNODE(l7_w_jpgenc_bsdma,
		MASTER_LARB_PORT(M4U_LARB7_PORT12), 8, true, 0x1, SLAVE_LARB(7)),
	/*LARB 9*/
	DEFINE_MNODE(l9_r_imgi_d1,
		MASTER_LARB_PORT(M4U_LARB9_PORT0), 7, false, 0x2, SLAVE_LARB(9)),
	DEFINE_MNODE(l9_r_imgbi_d1,
		MASTER_LARB_PORT(M4U_LARB9_PORT1), 7, false, 0x2, SLAVE_LARB(9)),
	DEFINE_MNODE(l9_r_dmgi_d1,
		MASTER_LARB_PORT(M4U_LARB9_PORT2), 7, false, 0x2, SLAVE_LARB(9)),
	DEFINE_MNODE(l9_r_depi_d1,
		MASTER_LARB_PORT(M4U_LARB9_PORT3), 7, false, 0x2, SLAVE_LARB(9)),
	DEFINE_MNODE(l9_r_lce_d1,
		MASTER_LARB_PORT(M4U_LARB9_PORT4), 7, false, 0x2, SLAVE_LARB(9)),
	DEFINE_MNODE(l9_r_smti_d1,
		MASTER_LARB_PORT(M4U_LARB9_PORT5), 7, false, 0x2, SLAVE_LARB(9)),
	DEFINE_MNODE(l9_w_smto_d2,
		MASTER_LARB_PORT(M4U_LARB9_PORT6), 8, true, 0x2, SLAVE_LARB(9)),
	DEFINE_MNODE(l9_w_smto_d1,
		MASTER_LARB_PORT(M4U_LARB9_PORT7), 8, true, 0x2, SLAVE_LARB(9)),
	DEFINE_MNODE(l9_w_crzo_d1,
		MASTER_LARB_PORT(M4U_LARB9_PORT8), 8, true, 0x2, SLAVE_LARB(9)),
	DEFINE_MNODE(l9_w_img3o_d1,
		MASTER_LARB_PORT(M4U_LARB9_PORT9), 8, true, 0x2, SLAVE_LARB(9)),
	DEFINE_MNODE(l9_r_vipi_d1,
		MASTER_LARB_PORT(M4U_LARB9_PORT10), 7, false, 0x2, SLAVE_LARB(9)),
	DEFINE_MNODE(l9_r_smti_d5,
		MASTER_LARB_PORT(M4U_LARB9_PORT11), 7, false, 0x2, SLAVE_LARB(9)),
	DEFINE_MNODE(l9_w_timgo_d1,
		MASTER_LARB_PORT(M4U_LARB9_PORT12), 8, true, 0x2, SLAVE_LARB(9)),
	DEFINE_MNODE(l9_w_ufbc_w0,
		MASTER_LARB_PORT(M4U_LARB9_PORT13), 9, true, 0x2, SLAVE_LARB(9)),
	DEFINE_MNODE(l9_r_ufbc_r0,
		MASTER_LARB_PORT(M4U_LARB9_PORT14), 8, false, 0x2, SLAVE_LARB(9)),
	DEFINE_MNODE(l9_r_wpe_rdma1,
		MASTER_LARB_PORT(M4U_LARB9_PORT15), 6, false, 0x2, SLAVE_LARB(9)),
	DEFINE_MNODE(l9_r_wpe_rdma0,
		MASTER_LARB_PORT(M4U_LARB9_PORT16), 6, false, 0x2, SLAVE_LARB(9)),
	DEFINE_MNODE(l9_w_wpe_wdma,
		MASTER_LARB_PORT(M4U_LARB9_PORT17), 7, true, 0x2, SLAVE_LARB(9)),
	DEFINE_MNODE(l9_r_mfb_rdma0,
		MASTER_LARB_PORT(M4U_LARB9_PORT18), 7, false, 0x2, SLAVE_LARB(9)),
	DEFINE_MNODE(l9_r_mfb_rdma1,
		MASTER_LARB_PORT(M4U_LARB9_PORT19), 7, false, 0x2, SLAVE_LARB(9)),
	DEFINE_MNODE(l9_r_mfb_rdma2,
		MASTER_LARB_PORT(M4U_LARB9_PORT20), 7, false, 0x2, SLAVE_LARB(9)),
	DEFINE_MNODE(l9_r_mfb_rdma3,
		MASTER_LARB_PORT(M4U_LARB9_PORT21), 7, false, 0x2, SLAVE_LARB(9)),
	DEFINE_MNODE(l9_r_mfb_rdma4,
		MASTER_LARB_PORT(M4U_LARB9_PORT22), 7, false, 0x2, SLAVE_LARB(9)),
	DEFINE_MNODE(l9_r_mfb_rdma5,
		MASTER_LARB_PORT(M4U_LARB9_PORT23), 7, false, 0x2, SLAVE_LARB(9)),
	DEFINE_MNODE(l9_w_mfb_wdma0,
		MASTER_LARB_PORT(M4U_LARB9_PORT24), 8, true, 0x2, SLAVE_LARB(9)),
	DEFINE_MNODE(l9_w_mfb_wdma1,
		MASTER_LARB_PORT(M4U_LARB9_PORT25), 8, true, 0x2, SLAVE_LARB(9)),
	DEFINE_MNODE(l9_w_reserve6,
		MASTER_LARB_PORT(M4U_LARB9_PORT26), 8, true, 0x2, SLAVE_LARB(9)),
	DEFINE_MNODE(l9_w_reserve7,
		MASTER_LARB_PORT(M4U_LARB9_PORT27), 8, true, 0x2, SLAVE_LARB(9)),
	DEFINE_MNODE(l9_r_reserve8,
		MASTER_LARB_PORT(M4U_LARB9_PORT28), 7, false, 0x2, SLAVE_LARB(9)),
	/*Larb 11*/
	DEFINE_MNODE(l11_r_imgi_d1,
		MASTER_LARB_PORT(M4U_LARB11_PORT0), 7, false, 0x2, SLAVE_LARB(11)),
	DEFINE_MNODE(l11_r_imgbi_d1,
		MASTER_LARB_PORT(M4U_LARB11_PORT1), 7, false, 0x2, SLAVE_LARB(11)),
	DEFINE_MNODE(l11_r_dmgi_d1,
		MASTER_LARB_PORT(M4U_LARB11_PORT2), 7, false, 0x2, SLAVE_LARB(11)),
	DEFINE_MNODE(l11_r_depi_d1,
		MASTER_LARB_PORT(M4U_LARB11_PORT3), 7, false, 0x2, SLAVE_LARB(11)),
	DEFINE_MNODE(l11_r_lce_d1,
		MASTER_LARB_PORT(M4U_LARB11_PORT4), 7, false, 0x2, SLAVE_LARB(11)),
	DEFINE_MNODE(l11_r_smti_d1,
		MASTER_LARB_PORT(M4U_LARB11_PORT5), 7, false, 0x2, SLAVE_LARB(11)),
	DEFINE_MNODE(l11_w_smto_d2,
		MASTER_LARB_PORT(M4U_LARB11_PORT6), 8, true, 0x2, SLAVE_LARB(11)),
	DEFINE_MNODE(l11_w_smto_d1,
		MASTER_LARB_PORT(M4U_LARB11_PORT7), 8, true, 0x2, SLAVE_LARB(11)),
	DEFINE_MNODE(l11_w_crzo_d1,
		MASTER_LARB_PORT(M4U_LARB11_PORT8), 8, true, 0x2, SLAVE_LARB(11)),
	DEFINE_MNODE(l11_w_img3o_d1,
		MASTER_LARB_PORT(M4U_LARB11_PORT9), 8, true, 0x2, SLAVE_LARB(11)),
	DEFINE_MNODE(l11_r_vipi_d1,
		MASTER_LARB_PORT(M4U_LARB11_PORT10), 7, false, 0x2, SLAVE_LARB(11)),
	DEFINE_MNODE(l11_r_smti_d5,
		MASTER_LARB_PORT(M4U_LARB11_PORT11), 7, false, 0x2, SLAVE_LARB(11)),
	DEFINE_MNODE(l11_w_timgo_d1,
		MASTER_LARB_PORT(M4U_LARB11_PORT12), 8, true, 0x2, SLAVE_LARB(11)),
	DEFINE_MNODE(l11_w_ufbc_w0,
		MASTER_LARB_PORT(M4U_LARB11_PORT13), 9, true, 0x2, SLAVE_LARB(11)),
	DEFINE_MNODE(l11_r_ufbc_r0,
		MASTER_LARB_PORT(M4U_LARB11_PORT14), 8, false, 0x2, SLAVE_LARB(11)),
	DEFINE_MNODE(l11_r_wpe_rdma1,
		MASTER_LARB_PORT(M4U_LARB11_PORT15), 6, false, 0x2, SLAVE_LARB(11)),
	DEFINE_MNODE(l11_r_wpe_rdma0,
		MASTER_LARB_PORT(M4U_LARB11_PORT16), 6, false, 0x2, SLAVE_LARB(11)),
	DEFINE_MNODE(l11_w_wpe_wdma,
		MASTER_LARB_PORT(M4U_LARB11_PORT17), 7, true, 0x2, SLAVE_LARB(11)),
	DEFINE_MNODE(l11_r_mfb_rdma0,
		MASTER_LARB_PORT(M4U_LARB11_PORT18), 7, false, 0x2, SLAVE_LARB(11)),
	DEFINE_MNODE(l11_r_mfb_rdma1,
		MASTER_LARB_PORT(M4U_LARB11_PORT19), 7, false, 0x2, SLAVE_LARB(11)),
	DEFINE_MNODE(l11_r_mfb_rdma2,
		MASTER_LARB_PORT(M4U_LARB11_PORT20), 7, false, 0x2, SLAVE_LARB(11)),
	DEFINE_MNODE(l11_r_mfb_rdma3,
		MASTER_LARB_PORT(M4U_LARB11_PORT21), 7, false, 0x2, SLAVE_LARB(11)),
	DEFINE_MNODE(l11_r_mfb_rdma4,
		MASTER_LARB_PORT(M4U_LARB11_PORT22), 7, false, 0x2, SLAVE_LARB(11)),
	DEFINE_MNODE(l11_r_mfb_rdma5,
		MASTER_LARB_PORT(M4U_LARB11_PORT23), 7, false, 0x2, SLAVE_LARB(11)),
	DEFINE_MNODE(l11_w_mfb_wdma0,
		MASTER_LARB_PORT(M4U_LARB11_PORT24), 8, true, 0x2, SLAVE_LARB(11)),
	DEFINE_MNODE(l11_w_mfb_wdma1,
		MASTER_LARB_PORT(M4U_LARB11_PORT25), 8, true, 0x2, SLAVE_LARB(11)),
	DEFINE_MNODE(l11_w_reserve6,
		MASTER_LARB_PORT(M4U_LARB11_PORT26), 8, true, 0x2, SLAVE_LARB(11)),
	DEFINE_MNODE(l11_w_reserve7,
		MASTER_LARB_PORT(M4U_LARB11_PORT27), 8, true, 0x2, SLAVE_LARB(11)),
	DEFINE_MNODE(l11_r_reserve8,
		MASTER_LARB_PORT(M4U_LARB11_PORT28), 7, false, 0x2, SLAVE_LARB(11)),
	/*LARB 13*/
	DEFINE_MNODE(l13_r_mrawi,
		MASTER_LARB_PORT(M4U_LARB13_PORT0), 7, false, 0x2, SLAVE_LARB(13)),
	DEFINE_MNODE(l13_w_mrawo_0,
		MASTER_LARB_PORT(M4U_LARB13_PORT1), 8, true, 0x2, SLAVE_LARB(13)),
	DEFINE_MNODE(l13_w_mrawo_1,
		MASTER_LARB_PORT(M4U_LARB13_PORT2), 8, true, 0x2, SLAVE_LARB(13)),
	DEFINE_MNODE(l13_w_camsv_1,
		MASTER_LARB_PORT(M4U_LARB13_PORT3), 8, true, 0x2, SLAVE_LARB(13)),
	DEFINE_MNODE(l13_w_camsv_2,
		MASTER_LARB_PORT(M4U_LARB13_PORT4), 8, true, 0x2, SLAVE_LARB(13)),
	DEFINE_MNODE(l13_w_camsv_3,
		MASTER_LARB_PORT(M4U_LARB13_PORT5), 8, true, 0x2, SLAVE_LARB(13)),
	DEFINE_MNODE(l13_w_camsv_4,
		MASTER_LARB_PORT(M4U_LARB13_PORT6), 8, true, 0x2, SLAVE_LARB(13)),
	DEFINE_MNODE(l13_w_camsv_5,
		MASTER_LARB_PORT(M4U_LARB13_PORT7), 8, true, 0x2, SLAVE_LARB(13)),
	DEFINE_MNODE(l13_w_camsv_6,
		MASTER_LARB_PORT(M4U_LARB13_PORT8), 8, true, 0x2, SLAVE_LARB(13)),
	DEFINE_MNODE(l13_r_ccui,
		MASTER_LARB_PORT(M4U_LARB13_PORT9), 7, false, 0x2, SLAVE_LARB(13)),
	DEFINE_MNODE(l13_w_ccuo,
		MASTER_LARB_PORT(M4U_LARB13_PORT10), 8, true, 0x2, SLAVE_LARB(13)),
	DEFINE_MNODE(l13_r_fake,
		MASTER_LARB_PORT(M4U_LARB13_PORT11), 7, false, 0x2, SLAVE_LARB(13)),
	DEFINE_MNODE(l13_r_pdai_0,
		MASTER_LARB_PORT(M4U_LARB13_PORT12), 7, false, 0x2, SLAVE_LARB(13)),
	DEFINE_MNODE(l13_w_pdai_1,
		MASTER_LARB_PORT(M4U_LARB13_PORT13), 8, true, 0x2, SLAVE_LARB(13)),
	DEFINE_MNODE(l13_r_pdao,
		MASTER_LARB_PORT(M4U_LARB13_PORT14), 7, false, 0x2, SLAVE_LARB(13)),
	/*LARB 14*/
	DEFINE_MNODE(l14_r_reserved1,
		MASTER_LARB_PORT(M4U_LARB14_PORT0), 7, false, 0x1, SLAVE_LARB(14)),
	DEFINE_MNODE(l14_w_reserved2,
		MASTER_LARB_PORT(M4U_LARB14_PORT1), 8, true, 0x1, SLAVE_LARB(14)),
	DEFINE_MNODE(l14_w_reserved3,
		MASTER_LARB_PORT(M4U_LARB14_PORT2), 8, true, 0x1, SLAVE_LARB(14)),
	DEFINE_MNODE(l14_w_camsv_0,
		MASTER_LARB_PORT(M4U_LARB14_PORT3), 8, true, 0x1, SLAVE_LARB(14)),
	DEFINE_MNODE(l14_r_ccui,
		MASTER_LARB_PORT(M4U_LARB14_PORT4), 7, false, 0x1, SLAVE_LARB(14)),
	DEFINE_MNODE(l14_w_ccuo,
		MASTER_LARB_PORT(M4U_LARB14_PORT5), 8, true, 0x1, SLAVE_LARB(14)),
	DEFINE_MNODE(l14_w_camsv_7,
		MASTER_LARB_PORT(M4U_LARB14_PORT6), 8, true, 0x1, SLAVE_LARB(14)),
	DEFINE_MNODE(l14_w_camsv_8,
		MASTER_LARB_PORT(M4U_LARB14_PORT7), 8, true, 0x1, SLAVE_LARB(14)),
	DEFINE_MNODE(l14_r_camsv_9,
		MASTER_LARB_PORT(M4U_LARB14_PORT8), 7, false, 0x1, SLAVE_LARB(14)),
	DEFINE_MNODE(l14_w_camsv_10,
		MASTER_LARB_PORT(M4U_LARB14_PORT9), 8, true, 0x1, SLAVE_LARB(14)),
	/*LARB 16*/
	DEFINE_MNODE(l16_w_imgo_r1_a,
		MASTER_LARB_PORT(M4U_LARB16_PORT0), 8, true, 0x1, SLAVE_LARB(16)),
	DEFINE_MNODE(l16_w_rrzo_r1_a,
		MASTER_LARB_PORT(M4U_LARB16_PORT1), 8, true, 0x1, SLAVE_LARB(16)),
	DEFINE_MNODE(l16_r_cqi_r1_a,
		MASTER_LARB_PORT(M4U_LARB16_PORT2), 7, false, 0x1, SLAVE_LARB(16)),
	DEFINE_MNODE(l16_r_bpci_r1_a,
		MASTER_LARB_PORT(M4U_LARB16_PORT3), 7, false, 0x1, SLAVE_LARB(16)),
	DEFINE_MNODE(l16_w_yuvo_r1_a,
		MASTER_LARB_PORT(M4U_LARB16_PORT4), 8, true, 0x1, SLAVE_LARB(16)),
	DEFINE_MNODE(l16_r_ufdi_r2_a,
		MASTER_LARB_PORT(M4U_LARB16_PORT5), 7, false, 0x1, SLAVE_LARB(16)),
	DEFINE_MNODE(l16_r_rawi_r2_a,
		MASTER_LARB_PORT(M4U_LARB16_PORT6), 7, false, 0x1, SLAVE_LARB(16)),
	DEFINE_MNODE(l16_r_rawi_r3_a,
		MASTER_LARB_PORT(M4U_LARB16_PORT7), 7, false, 0x1, SLAVE_LARB(16)),
	DEFINE_MNODE(l16_w_aao_r1_a,
		MASTER_LARB_PORT(M4U_LARB16_PORT8), 8, true, 0x1, SLAVE_LARB(16)),
	DEFINE_MNODE(l16_w_afo_r1_a,
		MASTER_LARB_PORT(M4U_LARB16_PORT9), 8, true, 0x1, SLAVE_LARB(16)),
	DEFINE_MNODE(l16_w_flko_r1_a,
		MASTER_LARB_PORT(M4U_LARB16_PORT10), 8, true, 0x1, SLAVE_LARB(16)),
	DEFINE_MNODE(l16_w_lceso_r1_a,
		MASTER_LARB_PORT(M4U_LARB16_PORT11), 8, true, 0x1, SLAVE_LARB(16)),
	DEFINE_MNODE(l16_w_crzo_r1_a,
		MASTER_LARB_PORT(M4U_LARB16_PORT12), 8, true, 0x1, SLAVE_LARB(16)),
	DEFINE_MNODE(l16_w_ltmso_r1_a,
		MASTER_LARB_PORT(M4U_LARB16_PORT13), 8, true, 0x1, SLAVE_LARB(16)),
	DEFINE_MNODE(l16_w_rsso_r1_a,
		MASTER_LARB_PORT(M4U_LARB16_PORT14), 8, true, 0x1, SLAVE_LARB(16)),
	DEFINE_MNODE(l16_w_aaho_r1_a,
		MASTER_LARB_PORT(M4U_LARB16_PORT15), 8, true, 0x1, SLAVE_LARB(16)),
	DEFINE_MNODE(l16_r_lsci_r1_a,
		MASTER_LARB_PORT(M4U_LARB16_PORT16), 7, false, 0x1, SLAVE_LARB(16)),
	/*LARB 17*/
	DEFINE_MNODE(l17_w_imgo_r1_b,
		MASTER_LARB_PORT(M4U_LARB17_PORT0), 8, true, 0x2, SLAVE_LARB(17)),
	DEFINE_MNODE(l17_w_rrzo_r1_b,
		MASTER_LARB_PORT(M4U_LARB17_PORT1), 8, true, 0x2, SLAVE_LARB(17)),
	DEFINE_MNODE(l17_r_cqi_r1_b,
		MASTER_LARB_PORT(M4U_LARB17_PORT2), 7, false, 0x2, SLAVE_LARB(17)),
	DEFINE_MNODE(l17_r_bpci_r1_b,
		MASTER_LARB_PORT(M4U_LARB17_PORT3), 7, false, 0x2, SLAVE_LARB(17)),
	DEFINE_MNODE(l17_w_yuvo_r1_b,
		MASTER_LARB_PORT(M4U_LARB17_PORT4), 8, true, 0x2, SLAVE_LARB(17)),
	DEFINE_MNODE(l17_r_ufdi_r2_b,
		MASTER_LARB_PORT(M4U_LARB17_PORT5), 7, false, 0x2, SLAVE_LARB(17)),
	DEFINE_MNODE(l17_r_rawi_r2_b,
		MASTER_LARB_PORT(M4U_LARB17_PORT6), 7, false, 0x2, SLAVE_LARB(17)),
	DEFINE_MNODE(l17_r_rawi_r3_b,
		MASTER_LARB_PORT(M4U_LARB17_PORT7), 7, false, 0x2, SLAVE_LARB(17)),
	DEFINE_MNODE(l17_w_aao_r1_b,
		MASTER_LARB_PORT(M4U_LARB17_PORT8), 8, true, 0x2, SLAVE_LARB(17)),
	DEFINE_MNODE(l17_w_afo_r1_b,
		MASTER_LARB_PORT(M4U_LARB17_PORT9), 8, true, 0x2, SLAVE_LARB(17)),
	DEFINE_MNODE(l17_w_flko_r1_b,
		MASTER_LARB_PORT(M4U_LARB17_PORT10), 8, true, 0x2, SLAVE_LARB(17)),
	DEFINE_MNODE(l17_w_lceso_r1_b,
		MASTER_LARB_PORT(M4U_LARB17_PORT11), 8, true, 0x2, SLAVE_LARB(17)),
	DEFINE_MNODE(l17_w_crzo_r1_b,
		MASTER_LARB_PORT(M4U_LARB17_PORT12), 8, true, 0x2, SLAVE_LARB(17)),
	DEFINE_MNODE(l17_w_ltmso_r1_b,
		MASTER_LARB_PORT(M4U_LARB17_PORT13), 8, true, 0x2, SLAVE_LARB(17)),
	DEFINE_MNODE(l17_w_rsso_r1_b,
		MASTER_LARB_PORT(M4U_LARB17_PORT14), 8, true, 0x2, SLAVE_LARB(17)),
	DEFINE_MNODE(l17_w_aaho_r1_b,
		MASTER_LARB_PORT(M4U_LARB17_PORT15), 8, true, 0x2, SLAVE_LARB(17)),
	DEFINE_MNODE(l17_r_lsci_r1_b,
		MASTER_LARB_PORT(M4U_LARB17_PORT16), 7, false, 0x2, SLAVE_LARB(17)),
	/*LARB 20*/
	DEFINE_MNODE(l20_r_fdvt_rda,
		MASTER_LARB_PORT(M4U_LARB20_PORT0), 7, false, 0x2, SLAVE_LARB(20)),
	DEFINE_MNODE(l20_r_fdvt_rdb,
		MASTER_LARB_PORT(M4U_LARB20_PORT1), 7, false, 0x2, SLAVE_LARB(20)),
	DEFINE_MNODE(l20_w_fdvt_wra,
		MASTER_LARB_PORT(M4U_LARB20_PORT2), 8, true, 0x2, SLAVE_LARB(20)),
	DEFINE_MNODE(l20_w_fdvt_wrb,
		MASTER_LARB_PORT(M4U_LARB20_PORT3), 8, true, 0x2, SLAVE_LARB(20)),
	DEFINE_MNODE(l20_r_rsc_rdma0,
		MASTER_LARB_PORT(M4U_LARB20_PORT4), 7, false, 0x2, SLAVE_LARB(20)),
	DEFINE_MNODE(l20_w_rsc_wdma,
		MASTER_LARB_PORT(M4U_LARB20_PORT5), 8, true, 0x2, SLAVE_LARB(20)),

};
static const char * const comm_muxes_mt6855[] = { "mm" };
static const char * const comm_icc_path_names_mt6855[] = { "icc-bw" };
static const char * const comm_icc_hrt_path_names_mt6855[] = { "icc-hrt-bw" };
static const struct mtk_mmqos_desc mmqos_desc_mt6855 = {
	.nodes = node_descs_mt6855,
	.num_nodes = ARRAY_SIZE(node_descs_mt6855),
	.comm_muxes = comm_muxes_mt6855,
	.comm_icc_path_names = comm_icc_path_names_mt6855,
	.comm_icc_hrt_path_names = comm_icc_hrt_path_names_mt6855,
	.max_ratio = 64,
	.hrt = {
		.hrt_bw = {5332, 0, 0},
		.hrt_total_bw = 22000, /*Todo: Use DRAMC API 5500*2(channel)*2(io width)*/
		.md_speech_bw = { 5332, 5332},
		.hrt_ratio = {1000, 860, 880, 1000}, /* MD, CAM, DISP, MML */
		.blocking = true,
		.emi_ratio = 705,
	},
	.hrt_LPDDR4 = {
		.hrt_bw = {5141, 0, 0},
		.hrt_total_bw = 17064, /*Todo: Use DRAMC API 4266*2(channel)*2(io width)*/
		.md_speech_bw = { 5141, 5141},
		.hrt_ratio = {1000, 880, 900, 1000}, /* MD, CAM, DISP, MML */
		.blocking = true,
		.emi_ratio = 800,
	},
	.comm_port_channels = {
		{ 0x1, 0x2, 0x1, 0x2, 0x1, 0x1, 0x2, 0x1, 0x3}
	},
	.comm_port_hrt_types = {
		{ HRT_MAX_BWL, HRT_MAX_BWL, HRT_NONE, HRT_NONE, HRT_NONE,
			HRT_NONE, HRT_CAM, HRT_CAM, HRT_DISP },
	},
};
static const struct of_device_id mtk_mmqos_mt6855_of_ids[] = {
	{
		.compatible = "mediatek,mt6855-mmqos",
		.data = &mmqos_desc_mt6855,
	},
	{}
};
MODULE_DEVICE_TABLE(of, mtk_mmqos_mt6855_of_ids);
static struct platform_driver mtk_mmqos_mt6855_driver = {
	.probe = mtk_mmqos_probe,
	.remove = mtk_mmqos_remove,
	.driver = {
		.name = "mtk-mt6855-mmqos",
		.of_match_table = mtk_mmqos_mt6855_of_ids,
	},
};
module_platform_driver(mtk_mmqos_mt6855_driver);
MODULE_LICENSE("GPL v2");

