-- hds header_start
--
-- VHDL Architecture MP2_2.Comparator1.untitled
--
-- Created:
--          by - skim41.stdt (glsn46.ews.uiuc.edu)
--          at - 16:39:56 10/15/04
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2001.5 (Build 170)
--
-- hds header_end
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.numeric_std.all;


LIBRARY MP2_2;
USE MP2_2.LC3b_types.all;

ENTITY Comparator1 IS
   PORT( 
      Clk       : IN     std_logic;
      tag       : IN     LC3b_tag9;
      tag0_out  : IN     LC3b_tag9;
      Comp_Out1 : OUT    std_logic
   );

-- Declarations

END Comparator1 ;

-- hds interface_end
ARCHITECTURE untitled OF Comparator1 IS
BEGIN

 vhdl_Comparator1 : PROCESS(tag, tag0_out)

   BEGIN

   IF (tag = tag0_out) then
       Comp_Out1 <= '1';
   Else
       Comp_Out1 <= '0';
   end IF;

   END PROCESS vhdl_Comparator1;
END untitled;
