# 5-Stage-Pipelined-Simple-RISC-Processor-
This project implements a 5-stage pipelined RISC processor in Verilog, supporting arithmetic, logical, memory, and control instructions. It improves instruction throughput with hazard handling and forwarding mechanisms.
