\hypertarget{class_q_t_s9462}{}\section{Q\+T\+S9462 Class Reference}
\label{class_q_t_s9462}\index{Q\+T\+S9462@{Q\+T\+S9462}}
Inheritance diagram for Q\+T\+S9462\+:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=2.000000cm]{class_q_t_s9462}
\end{center}
\end{figure}
\subsection*{Public Slots}
\begin{DoxyCompactItemize}
\item 
void {\bfseries Update\+Samples\+Sent} (uint num\+\_\+samples)\hypertarget{class_q_t_s9462_a4f8594f3594d17bc620f461940b9c363}{}\label{class_q_t_s9462_a4f8594f3594d17bc620f461940b9c363}

\item 
void {\bfseries Send\+Time\+Series} ()\hypertarget{class_q_t_s9462_a8ebb7837f39380fa67e3d206de57d332}{}\label{class_q_t_s9462_a8ebb7837f39380fa67e3d206de57d332}

\item 
void {\bfseries Start} ()\hypertarget{class_q_t_s9462_a3d47467dc91daadd830b52259dde71ab}{}\label{class_q_t_s9462_a3d47467dc91daadd830b52259dde71ab}

\item 
void {\bfseries Stop} ()\hypertarget{class_q_t_s9462_af1fac33559f85b79918e7b74aecb1e0c}{}\label{class_q_t_s9462_af1fac33559f85b79918e7b74aecb1e0c}

\end{DoxyCompactItemize}
\subsection*{Signals}
\begin{DoxyCompactItemize}
\item 
void {\bfseries Raw\+Time\+Series} (std\+::vector$<$ short unsigned int $>$ time\+\_\+series, uint s\+\_\+rate)\hypertarget{class_q_t_s9462_a0c2f091b771c1737a9d217206cb3db1d}{}\label{class_q_t_s9462_a0c2f091b771c1737a9d217206cb3db1d}

\item 
void {\bfseries Voltage\+Time\+Series} (std\+::vector$<$ double $>$ time\+\_\+series, uint s\+\_\+rate)\hypertarget{class_q_t_s9462_a0b89d044f501bb3ccde93f6c95235247}{}\label{class_q_t_s9462_a0b89d044f501bb3ccde93f6c95235247}

\end{DoxyCompactItemize}
\subsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
{\bfseries Q\+T\+S9462} (Q\+Object $\ast$parent=0, uint system\+\_\+id=1, uint board\+\_\+id=1)\hypertarget{class_q_t_s9462_a593b946f814029a41a2efe72e6a91b48}{}\label{class_q_t_s9462_a593b946f814029a41a2efe72e6a91b48}

\end{DoxyCompactItemize}
\subsection*{Additional Inherited Members}
