

================================================================
== Synthesis Summary Report of 'avg'
================================================================
+ General Information: 
    * Date:           Sun Jun  9 03:51:15 2024
    * Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
    * Project:        m42
    * Solution:       solution1 (Vitis Kernel Flow Target)
    * Product family: zynquplus
    * Target device:  xczu7ev-ffvc1156-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------+------+------+---------+-----------+----------+---------+--------+----------+------+----+-----------+-----------+-----+
    |   Modules  | Issue|      | Latency |  Latency  | Iteration|         |  Trip  |          |      |    |           |           |     |
    |   & Loops  | Type | Slack| (cycles)|    (ns)   |  Latency | Interval|  Count | Pipelined| BRAM | DSP|     FF    |    LUT    | URAM|
    +------------+------+------+---------+-----------+----------+---------+--------+----------+------+----+-----------+-----------+-----+
    |+ avg       |     -|  3.39|   819202|  8.192e+06|         -|   819203|       -|        no|     -|   -|  145 (~0%)|  567 (~0%)|    -|
    | o ROW_COL  |    II|  7.30|   819200|  8.192e+06|         3|        2|  409600|       yes|     -|   -|          -|          -|    -|
    +------------+------+------+---------+-----------+----------+---------+--------+----------+------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+---------------+------------+---------------+
| Interface     | Data Width | Address Width |
+---------------+------------+---------------+
| s_axi_control | 32         | 4             |
+---------------+------------+---------------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                             |
+---------------+----------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                               |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN 5=CHAN2_INT_EN                           |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST 5=CHAN2_INT_ST                           |
+---------------+----------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------+

* BRAM
+------------+------------+---------------+
| Interface  | Data Width | Address Width |
+------------+------------+---------------+
| din_PORTA  | 8          | 32            |
| din_PORTB  | 8          | 32            |
| dout_PORTA | 8          | 32            |
+------------+------------+---------------+

* TOP LEVEL CONTROL
+-----------+---------------+-----------+
| Interface | Type          | Ports     |
+-----------+---------------+-----------+
| ap_clk    | clock         | ap_clk    |
| ap_rst_n  | reset         | ap_rst_n  |
| interrupt | interrupt     | interrupt |
| ap_ctrl   | ap_ctrl_chain |           |
+-----------+---------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+-------------+
| Argument | Direction | Datatype    |
+----------+-----------+-------------+
| din      | in        | ap_uint<8>* |
| dout     | out       | ap_uint<8>* |
+----------+-----------+-------------+

* SW-to-HW Mapping
+----------+--------------+-----------+
| Argument | HW Interface | HW Type   |
+----------+--------------+-----------+
| din      | din_PORTA    | interface |
| din      | din_PORTB    | interface |
| dout     | dout_PORTA   | interface |
+----------+--------------+-----------+


================================================================
== Bind Op Report
================================================================
+-------------------------------------+-----+--------+-------------------------+-----+--------+---------+
| Name                                | DSP | Pragma | Variable                | Op  | Impl   | Latency |
+-------------------------------------+-----+--------+-------------------------+-----+--------+---------+
| + avg                               | 0   |        |                         |     |        |         |
|   empty_fu_167_p2                   | -   |        | empty                   | add | fabric | 0       |
|   indvars_iv_next175_fu_173_p2      | -   |        | indvars_iv_next175      | add | fabric | 0       |
|   add_ln7_fu_187_p2                 | -   |        | add_ln7                 | add | fabric | 0       |
|   add_ln22_fu_221_p2                | -   |        | add_ln22                | add | fabric | 0       |
|   add_ln455_fu_272_p2               | -   |        | add_ln455               | add | tadder | 0       |
|   p_mid1_fu_282_p2                  | -   |        | p_mid1                  | add | fabric | 0       |
|   indvars_iv_next175_mid1_fu_288_p2 | -   |        | indvars_iv_next175_mid1 | add | fabric | 0       |
|   add_ln455_1_fu_338_p2             | -   |        | add_ln455_1             | add | tadder | 0       |
|   add_ln455_2_fu_386_p2             | -   |        | add_ln455_2             | add | tadder | 0       |
|   add_ln455_3_fu_396_p2             | -   |        | add_ln455_3             | add | tadder | 0       |
|   add_ln455_4_fu_407_p2             | -   |        | add_ln455_4             | add | tadder | 0       |
|   add_ln455_5_fu_418_p2             | -   |        | add_ln455_5             | add | tadder | 0       |
|   ret_V_fu_463_p2                   | -   |        | ret_V                   | add | tadder | 0       |
|   ret_V_1_fu_473_p2                 | -   |        | ret_V_1                 | add | tadder | 0       |
|   add_ln24_fu_424_p2                | -   |        | add_ln24                | add | fabric | 0       |
+-------------------------------------+-----+--------+-------------------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== User Pragma Report
================================================================
* Valid Pragma Syntax
+--------------+------------------------------------+-------------------------------------------------------------+
| Type         | Options                            | Location                                                    |
+--------------+------------------------------------+-------------------------------------------------------------+
| bind_storage | variable=ram type=RAM_1P impl=BRAM | ../src/./singleport_ram.hpp:28 in singleport_ram<n, w>, ram |
| inline       |                                    | ../src/./singleport_ram.hpp:34 in exec                      |
| interface    | mode=BRAM port=window              | ../src/window_2d.cpp:11 in clip_window, window              |
| interface    | mode=BRAM port=window              | ../src/window_2d.cpp:29 in buff, window                     |
| pipeline     | II=1                               | ../src/window_2d.cpp:62 in window_avg                       |
| interface    | mode=BRAM port=din                 | ../src/window_2d_poor_arch.cpp:16 in avg, din               |
| interface    | mode=BRAM port=dout                | ../src/window_2d_poor_arch.cpp:17 in avg, dout              |
| pipeline     | II=1                               | ../src/window_2d_poor_arch.cpp:25 in avg                    |
+--------------+------------------------------------+-------------------------------------------------------------+


