/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [3:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [26:0] celloutsig_0_12z;
  wire [7:0] celloutsig_0_13z;
  wire [10:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [22:0] celloutsig_0_19z;
  wire [45:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [2:0] celloutsig_0_21z;
  wire [3:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [6:0] celloutsig_0_32z;
  wire celloutsig_0_35z;
  wire celloutsig_0_3z;
  reg [4:0] celloutsig_0_40z;
  wire [5:0] celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_49z;
  wire [10:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [5:0] celloutsig_0_6z;
  wire celloutsig_0_74z;
  wire celloutsig_0_75z;
  wire celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire [5:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [3:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [5:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [5:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_42z = celloutsig_0_27z ? celloutsig_0_35z : celloutsig_0_13z[2];
  assign celloutsig_0_74z = celloutsig_0_18z ? celloutsig_0_49z : celloutsig_0_40z[4];
  assign celloutsig_1_15z = celloutsig_1_8z ? celloutsig_1_13z : celloutsig_1_10z;
  assign celloutsig_1_1z = !(in_data[98] ? celloutsig_1_0z : in_data[143]);
  assign celloutsig_0_7z = ~(celloutsig_0_6z[2] | celloutsig_0_2z);
  assign celloutsig_0_15z = ~(celloutsig_0_10z | celloutsig_0_4z[7]);
  assign celloutsig_0_20z = ~celloutsig_0_17z;
  assign celloutsig_0_10z = ~((celloutsig_0_0z[0] | celloutsig_0_8z[1]) & celloutsig_0_6z[0]);
  assign celloutsig_1_7z = celloutsig_1_6z[5] | ~(celloutsig_1_0z);
  assign celloutsig_0_3z = in_data[69] | ~(celloutsig_0_0z[0]);
  assign celloutsig_0_35z = celloutsig_0_19z[2] | ~(celloutsig_0_3z);
  assign celloutsig_0_75z = celloutsig_0_42z | celloutsig_0_21z[0];
  assign celloutsig_1_10z = celloutsig_1_9z[3] | celloutsig_1_2z[0];
  assign celloutsig_1_13z = celloutsig_1_10z | in_data[106];
  assign celloutsig_1_18z = celloutsig_1_9z[3] | celloutsig_1_14z[5];
  assign celloutsig_1_19z = celloutsig_1_17z[1] | celloutsig_1_8z;
  assign celloutsig_0_16z = celloutsig_0_1z[26] | celloutsig_0_9z;
  assign celloutsig_0_28z = celloutsig_0_26z[3] | celloutsig_0_21z[2];
  assign celloutsig_0_30z = celloutsig_0_28z | celloutsig_0_16z;
  assign celloutsig_1_0z = in_data[170:162] >= in_data[106:98];
  assign celloutsig_0_49z = ! { celloutsig_0_32z[6], celloutsig_0_41z, celloutsig_0_16z };
  assign celloutsig_0_11z = ! { celloutsig_0_1z[6:4], celloutsig_0_0z };
  assign celloutsig_0_41z = in_data[24:19] % { 1'h1, celloutsig_0_12z[5:2], celloutsig_0_30z };
  assign celloutsig_0_8z = celloutsig_0_1z[33:29] % { 1'h1, in_data[49:47], celloutsig_0_2z };
  assign celloutsig_0_14z = { in_data[90:89], celloutsig_0_5z, celloutsig_0_13z } % { 1'h1, celloutsig_0_1z[14:5] };
  assign celloutsig_0_19z = { celloutsig_0_1z[19:1], celloutsig_0_0z } % { 1'h1, in_data[42:38], celloutsig_0_18z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_26z = { celloutsig_0_4z[9:7], celloutsig_0_10z } % { 1'h1, celloutsig_0_1z[17:15] };
  assign celloutsig_1_2z = { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z } % { 1'h1, in_data[104:102] };
  assign celloutsig_0_6z = celloutsig_0_4z[9:4] * celloutsig_0_1z[29:24];
  assign celloutsig_1_6z = { in_data[173:170], celloutsig_1_1z, celloutsig_1_0z } * { celloutsig_1_2z[3:1], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_1_17z = celloutsig_1_14z[4:1] * { celloutsig_1_0z, celloutsig_1_15z, celloutsig_1_8z, celloutsig_1_5z };
  assign celloutsig_0_32z = celloutsig_0_14z[8:2] * { in_data[26:21], celloutsig_0_11z };
  assign celloutsig_1_14z = - celloutsig_1_6z;
  assign celloutsig_0_21z = - { celloutsig_0_1z[16], celloutsig_0_3z, celloutsig_0_15z };
  assign celloutsig_0_1z = { in_data[37:4], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } | in_data[60:15];
  assign celloutsig_0_5z = | celloutsig_0_1z[45:38];
  assign celloutsig_1_4z = | { in_data[111:107], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_5z = | { celloutsig_1_2z[1:0], celloutsig_1_0z };
  assign celloutsig_0_9z = | { celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_2z = | celloutsig_0_1z[16:6];
  assign celloutsig_1_8z = | { celloutsig_1_1z, in_data[190:189] };
  assign celloutsig_0_18z = | in_data[9:6];
  assign celloutsig_0_27z = | { celloutsig_0_20z, celloutsig_0_14z[5:4] };
  assign celloutsig_1_3z = ~^ in_data[163:161];
  assign celloutsig_0_17z = ~^ celloutsig_0_4z[10:1];
  assign celloutsig_0_0z = in_data[6:3] <<< in_data[45:42];
  assign celloutsig_0_13z = { celloutsig_0_4z[3:2], celloutsig_0_6z } >>> celloutsig_0_1z[42:35];
  assign celloutsig_0_4z = { in_data[54:48], celloutsig_0_0z } ~^ celloutsig_0_1z[26:16];
  assign celloutsig_0_12z = { in_data[47:44], celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_6z } ~^ { in_data[21:5], celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_5z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_40z = 5'h00;
    else if (clkin_data[0]) celloutsig_0_40z = { celloutsig_0_32z[5:2], celloutsig_0_20z };
  assign { celloutsig_1_9z[2:1], celloutsig_1_9z[5:3] } = ~ { celloutsig_1_8z, celloutsig_1_7z, in_data[180:178] };
  assign celloutsig_1_9z[0] = celloutsig_1_9z[1];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_74z, celloutsig_0_75z };
endmodule
