Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Jun  9 16:21:55 2024
| Host         : DESKTOP-IQTJMIN running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file SPI_top_control_sets_placed.rpt
| Design       : SPI_top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   118 |
| Unused register locations in slices containing registers |   157 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              15 |            7 |
| No           | No                    | Yes                    |             184 |           61 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             690 |          242 |
| Yes          | No                    | Yes                    |             104 |           35 |
| Yes          | Yes                   | No                     |              18 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------+----------------------------------------------+------------------------------+------------------+----------------+
|       Clock Signal      |                 Enable Signal                |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+-------------------------+----------------------------------------------+------------------------------+------------------+----------------+
|  clk_IBUF_BUFG          | spi_transmitter/CSN_i_1_n_0                  |                              |                1 |              1 |
|  slow_clk_BUFG          |                                              |                              |                1 |              2 |
|  nolabel_line166/clk_1s |                                              | mean_x/u_mean_ram_inst/AR[0] |                1 |              3 |
|  clk_IBUF_BUFG          | data_index[3]_i_1_n_0                        | mean_x/u_mean_ram_inst/AR[0] |                2 |              4 |
|  slow_clk_BUFG          | mean_z/u_mean_ram_inst/ram[30][6]_i_1__0_n_0 |                              |                1 |              7 |
|  slow_clk_BUFG          | mean_z/u_mean_ram_inst/ram[7][6]_i_1__0_n_0  |                              |                5 |              7 |
|  clk_IBUF_BUFG          | spi_transmitter/MISO_buf                     |                              |                2 |              7 |
|  slow_clk_BUFG          | mean_z/u_mean_ram_inst/ram[28][6]_i_1__1_n_0 |                              |                2 |              7 |
|  slow_clk_BUFG          | mean_z/u_mean_ram_inst/ram[9][6]_i_1__0_n_0  |                              |                4 |              7 |
|  slow_clk_BUFG          | mean_z/u_mean_ram_inst/ram[29][6]_i_1__0_n_0 |                              |                2 |              7 |
|  slow_clk_BUFG          | mean_z/u_mean_ram_inst/ram[5][6]_i_1__0_n_0  |                              |                3 |              7 |
|  slow_clk_BUFG          | mean_z/u_mean_ram_inst/ram[6][6]_i_1__0_n_0  |                              |                2 |              7 |
|  slow_clk_BUFG          | mean_z/u_mean_ram_inst/ram[20][6]_i_1__1_n_0 |                              |                2 |              7 |
|  slow_clk_BUFG          | mean_z/u_mean_ram_inst/ram[21][6]_i_1__0_n_0 |                              |                1 |              7 |
|  slow_clk_BUFG          | mean_x/u_mean_ram_inst/ram[31][6]_i_1__1_n_0 |                              |                4 |              7 |
|  slow_clk_BUFG          | mean_x/u_mean_ram_inst/ram[12][6]_i_1_n_0    |                              |                3 |              7 |
|  slow_clk_BUFG          | mean_x/u_mean_ram_inst/ram[14][6]_i_1__1_n_0 |                              |                4 |              7 |
|  slow_clk_BUFG          | mean_x/u_mean_ram_inst/ram[16][6]_i_1_n_0    |                              |                3 |              7 |
|  slow_clk_BUFG          | mean_x/u_mean_ram_inst/ram[11][6]_i_1__1_n_0 |                              |                3 |              7 |
|  slow_clk_BUFG          | mean_x/u_mean_ram_inst/ram[0][6]_i_1_n_0     | mean_x/u_mean_ram_inst/AR[0] |                2 |              7 |
|  slow_clk_BUFG          | mean_x/u_mean_ram_inst/ram[15][6]_i_1__1_n_0 |                              |                3 |              7 |
|  slow_clk_BUFG          | mean_x/u_mean_ram_inst/ram[19][6]_i_1_n_0    |                              |                3 |              7 |
|  slow_clk_BUFG          | mean_x/u_mean_ram_inst/ram[13][6]_i_1__1_n_0 |                              |                1 |              7 |
|  slow_clk_BUFG          | mean_x/u_mean_ram_inst/ram[1][6]_i_1_n_0     |                              |                2 |              7 |
|  slow_clk_BUFG          | mean_x/u_mean_ram_inst/ram[17][6]_i_1_n_0    |                              |                1 |              7 |
|  slow_clk_BUFG          | mean_x/u_mean_ram_inst/ram[10][6]_i_1__1_n_0 |                              |                3 |              7 |
|  slow_clk_BUFG          | mean_x/u_mean_ram_inst/ram[18][6]_i_1_n_0    |                              |                3 |              7 |
|  slow_clk_BUFG          | mean_x/u_mean_ram_inst/ram[22][6]_i_1__1_n_0 |                              |                2 |              7 |
|  slow_clk_BUFG          | mean_z/u_mean_ram_inst/ram[25][6]_i_1__0_n_0 |                              |                3 |              7 |
|  slow_clk_BUFG          | mean_x/u_mean_ram_inst/ram[27][6]_i_1__1_n_0 |                              |                1 |              7 |
|  slow_clk_BUFG          | mean_x/u_mean_ram_inst/ram[25][6]_i_1__1_n_0 |                              |                3 |              7 |
|  slow_clk_BUFG          | mean_x/u_mean_ram_inst/ram[6][6]_i_1__1_n_0  |                              |                3 |              7 |
|  slow_clk_BUFG          | mean_x/u_mean_ram_inst/ram[24][6]_i_1_n_0    |                              |                4 |              7 |
|  slow_clk_BUFG          | mean_x/u_mean_ram_inst/ram[5][6]_i_1__1_n_0  |                              |                2 |              7 |
|  slow_clk_BUFG          | mean_x/u_mean_ram_inst/ram[7][6]_i_1__1_n_0  |                              |                5 |              7 |
|  slow_clk_BUFG          | mean_x/u_mean_ram_inst/ram[23][6]_i_1__1_n_0 |                              |                4 |              7 |
|  slow_clk_BUFG          | mean_x/u_mean_ram_inst/ram[4][6]_i_1_n_0     |                              |                2 |              7 |
|  slow_clk_BUFG          | mean_x/u_mean_ram_inst/ram[3][6]_i_1_n_0     |                              |                1 |              7 |
|  slow_clk_BUFG          | mean_x/u_mean_ram_inst/ram[29][6]_i_1__1_n_0 |                              |                3 |              7 |
|  slow_clk_BUFG          | mean_x/u_mean_ram_inst/ram[9][6]_i_1__1_n_0  |                              |                4 |              7 |
|  slow_clk_BUFG          | mean_x/u_mean_ram_inst/ram[2][6]_i_1_n_0     |                              |                2 |              7 |
|  slow_clk_BUFG          | mean_x/u_mean_ram_inst/ram[21][6]_i_1__1_n_0 |                              |                3 |              7 |
|  slow_clk_BUFG          | mean_x/u_mean_ram_inst/ram[8][6]_i_1_n_0     |                              |                2 |              7 |
|  slow_clk_BUFG          | mean_x/u_mean_ram_inst/ram[28][6]_i_1_n_0    |                              |                2 |              7 |
|  slow_clk_BUFG          | mean_x/u_mean_ram_inst/ram[30][6]_i_1__1_n_0 |                              |                1 |              7 |
|  slow_clk_BUFG          | mean_x/u_mean_ram_inst/ram[20][6]_i_1_n_0    |                              |                2 |              7 |
|  slow_clk_BUFG          | mean_x/u_mean_ram_inst/ram[26][6]_i_1__1_n_0 |                              |                2 |              7 |
|  slow_clk_BUFG          | mean_x/rd_en                                 | mean_x/u_mean_ram_inst/AR[0] |                2 |              7 |
|  slow_clk_BUFG          | mean_z/rd_en_reg_n_0                         | mean_x/u_mean_ram_inst/AR[0] |                2 |              7 |
|  slow_clk_BUFG          | mean_y/u_mean_ram_inst/ram[10][6]_i_1_n_0    |                              |                1 |              7 |
|  slow_clk_BUFG          | mean_y/u_mean_ram_inst/ram[12][6]_i_1__0_n_0 |                              |                1 |              7 |
|  slow_clk_BUFG          | mean_y/u_mean_ram_inst/ram[0][6]_i_1__0_n_0  | mean_x/u_mean_ram_inst/AR[0] |                1 |              7 |
|  slow_clk_BUFG          | mean_y/u_mean_ram_inst/ram[14][6]_i_1_n_0    |                              |                2 |              7 |
|  slow_clk_BUFG          | mean_y/u_mean_ram_inst/ram[15][6]_i_1_n_0    |                              |                1 |              7 |
|  slow_clk_BUFG          | mean_y/u_mean_ram_inst/ram[16][6]_i_1__0_n_0 |                              |                3 |              7 |
|  slow_clk_BUFG          | mean_y/u_mean_ram_inst/ram[17][6]_i_1__0_n_0 |                              |                2 |              7 |
|  slow_clk_BUFG          | mean_y/u_mean_ram_inst/ram[13][6]_i_1_n_0    |                              |                1 |              7 |
|  slow_clk_BUFG          | mean_y/u_mean_ram_inst/ram[18][6]_i_1__0_n_0 |                              |                1 |              7 |
|  slow_clk_BUFG          | mean_y/u_mean_ram_inst/ram[11][6]_i_1_n_0    |                              |                1 |              7 |
|  slow_clk_BUFG          | mean_y/u_mean_ram_inst/ram[19][6]_i_1__0_n_0 |                              |                2 |              7 |
|  slow_clk_BUFG          | mean_y/u_mean_ram_inst/ram[1][6]_i_1__0_n_0  |                              |                2 |              7 |
|  slow_clk_BUFG          | mean_y/u_mean_ram_inst/ram[21][6]_i_1_n_0    |                              |                3 |              7 |
|  slow_clk_BUFG          | mean_y/u_mean_ram_inst/ram[6][6]_i_1_n_0     |                              |                5 |              7 |
|  slow_clk_BUFG          | mean_y/u_mean_ram_inst/ram[27][6]_i_1_n_0    |                              |                1 |              7 |
|  slow_clk_BUFG          | mean_y/u_mean_ram_inst/ram[25][6]_i_1_n_0    |                              |                1 |              7 |
|  slow_clk_BUFG          | mean_y/u_mean_ram_inst/ram[31][6]_i_1_n_0    |                              |                4 |              7 |
|  slow_clk_BUFG          | mean_y/u_mean_ram_inst/ram[30][6]_i_1_n_0    |                              |                5 |              7 |
|  slow_clk_BUFG          | mean_y/u_mean_ram_inst/ram[4][6]_i_1__0_n_0  |                              |                1 |              7 |
|  slow_clk_BUFG          | mean_y/u_mean_ram_inst/ram[8][6]_i_1__0_n_0  |                              |                2 |              7 |
|  slow_clk_BUFG          | mean_y/u_mean_ram_inst/ram[24][6]_i_1__0_n_0 |                              |                2 |              7 |
|  slow_clk_BUFG          | mean_y/u_mean_ram_inst/ram[28][6]_i_1__0_n_0 |                              |                3 |              7 |
|  slow_clk_BUFG          | mean_y/u_mean_ram_inst/ram[20][6]_i_1__0_n_0 |                              |                2 |              7 |
|  slow_clk_BUFG          | mean_y/u_mean_ram_inst/ram[3][6]_i_1__0_n_0  |                              |                1 |              7 |
|  slow_clk_BUFG          | mean_y/u_mean_ram_inst/ram[22][6]_i_1_n_0    |                              |                1 |              7 |
|  slow_clk_BUFG          | mean_y/u_mean_ram_inst/ram[5][6]_i_1_n_0     |                              |                2 |              7 |
|  slow_clk_BUFG          | mean_y/u_mean_ram_inst/ram[7][6]_i_1_n_0     |                              |                4 |              7 |
|  slow_clk_BUFG          | mean_y/u_mean_ram_inst/ram[2][6]_i_1__0_n_0  |                              |                3 |              7 |
|  slow_clk_BUFG          | mean_y/u_mean_ram_inst/ram[23][6]_i_1_n_0    |                              |                4 |              7 |
|  slow_clk_BUFG          | mean_y/u_mean_ram_inst/ram[29][6]_i_1_n_0    |                              |                2 |              7 |
|  slow_clk_BUFG          | mean_y/u_mean_ram_inst/ram[9][6]_i_1_n_0     |                              |                5 |              7 |
|  slow_clk_BUFG          | mean_y/u_mean_ram_inst/ram[26][6]_i_1_n_0    |                              |                1 |              7 |
|  slow_clk_BUFG          | mean_y/rd_en_reg_n_0                         | mean_x/u_mean_ram_inst/AR[0] |                2 |              7 |
|  slow_clk_BUFG          | mean_z/u_mean_ram_inst/ram[13][6]_i_1__0_n_0 |                              |                1 |              7 |
|  slow_clk_BUFG          | mean_z/u_mean_ram_inst/ram[15][6]_i_1__0_n_0 |                              |                3 |              7 |
|  slow_clk_BUFG          | mean_z/u_mean_ram_inst/ram[14][6]_i_1__0_n_0 |                              |                3 |              7 |
|  slow_clk_BUFG          | mean_z/u_mean_ram_inst/ram[18][6]_i_1__1_n_0 |                              |                2 |              7 |
|  slow_clk_BUFG          | mean_z/u_mean_ram_inst/ram[12][6]_i_1__1_n_0 |                              |                1 |              7 |
|  slow_clk_BUFG          | mean_z/u_mean_ram_inst/ram[10][6]_i_1__0_n_0 |                              |                3 |              7 |
|  slow_clk_BUFG          | mean_z/u_mean_ram_inst/ram[11][6]_i_1__0_n_0 |                              |                4 |              7 |
|  slow_clk_BUFG          | mean_z/u_mean_ram_inst/ram[17][6]_i_1__1_n_0 |                              |                2 |              7 |
|  slow_clk_BUFG          | mean_z/u_mean_ram_inst/ram[16][6]_i_1__1_n_0 |                              |                2 |              7 |
|  slow_clk_BUFG          | mean_z/u_mean_ram_inst/ram[0][6]_i_1__1_n_0  | mean_x/u_mean_ram_inst/AR[0] |                2 |              7 |
|  slow_clk_BUFG          | mean_z/u_mean_ram_inst/ram[31][6]_i_1__0_n_0 |                              |                5 |              7 |
|  slow_clk_BUFG          | mean_z/u_mean_ram_inst/ram[27][6]_i_1__0_n_0 |                              |                3 |              7 |
|  slow_clk_BUFG          | mean_z/u_mean_ram_inst/ram[2][6]_i_1__1_n_0  |                              |                1 |              7 |
|  slow_clk_BUFG          | mean_z/u_mean_ram_inst/ram[23][6]_i_1__0_n_0 |                              |                4 |              7 |
|  slow_clk_BUFG          | mean_z/u_mean_ram_inst/ram[8][6]_i_1__1_n_0  |                              |                1 |              7 |
|  slow_clk_BUFG          | mean_z/u_mean_ram_inst/ram[22][6]_i_1__0_n_0 |                              |                4 |              7 |
|  slow_clk_BUFG          | mean_z/u_mean_ram_inst/ram[3][6]_i_1__1_n_0  |                              |                3 |              7 |
|  slow_clk_BUFG          | mean_z/u_mean_ram_inst/ram[24][6]_i_1__1_n_0 |                              |                2 |              7 |
|  slow_clk_BUFG          | mean_z/u_mean_ram_inst/ram[4][6]_i_1__1_n_0  |                              |                2 |              7 |
|  slow_clk_BUFG          | mean_z/u_mean_ram_inst/ram[19][6]_i_1__1_n_0 |                              |                4 |              7 |
|  slow_clk_BUFG          | mean_z/u_mean_ram_inst/ram[26][6]_i_1__0_n_0 |                              |                3 |              7 |
|  slow_clk_BUFG          | mean_z/u_mean_ram_inst/ram[1][6]_i_1__1_n_0  |                              |                1 |              7 |
|  clk_IBUF_BUFG          | spi_transmitter/din[7]_i_1_n_0               |                              |                2 |              8 |
|  clk_IBUF_BUFG          | spi_transmitter/E[0]                         | mean_x/u_mean_ram_inst/AR[0] |                2 |              8 |
|  clk_IBUF_BUFG          | spi_transmitter/read_data_y_reg[0][0]        | mean_x/u_mean_ram_inst/AR[0] |                1 |              8 |
|  clk_IBUF_BUFG          | spi_transmitter/read_data_z_reg[0][0]        | mean_x/u_mean_ram_inst/AR[0] |                1 |              8 |
|  slow_clk_BUFG          | mean_x/rd_domain                             | mean_x/u_mean_ram_inst/AR[0] |                4 |              8 |
|  slow_clk_BUFG          | mean_y/rd_domain                             | mean_x/u_mean_ram_inst/AR[0] |                3 |              8 |
|  slow_clk_BUFG          | mean_z/rd_domain                             | mean_x/u_mean_ram_inst/AR[0] |                7 |              8 |
|  clk_IBUF_BUFG          | spi_transmitter/MOSI_buf[7]_i_1_n_0          |                              |                3 |              9 |
|  clk_IBUF_BUFG          | clk_counter[9]_i_1_n_0                       | mean_x/u_mean_ram_inst/AR[0] |                4 |             10 |
|  clk_IBUF_BUFG          |                                              |                              |                6 |             13 |
|  clk_IBUF_BUFG          | data[19]_i_1_n_0                             |                              |                5 |             14 |
|  slow_clk_BUFG          | nolabel_line166/ctrl/E[0]                    | mean_x/u_mean_ram_inst/AR[0] |                5 |             18 |
|  clk_IBUF_BUFG          |                                              | mean_x/u_mean_ram_inst/AR[0] |                8 |             25 |
|  slow_clk_BUFG          |                                              | mean_x/u_mean_ram_inst/AR[0] |               52 |            156 |
+-------------------------+----------------------------------------------+------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 2      |                     1 |
| 3      |                     1 |
| 4      |                     1 |
| 7      |                   100 |
| 8      |                     7 |
| 9      |                     1 |
| 10     |                     1 |
| 13     |                     1 |
| 14     |                     1 |
| 16+    |                     3 |
+--------+-----------------------+


