** Name: SimpleTwoStageOpAmp_SimpleOpAmp37_7

.MACRO SimpleTwoStageOpAmp_SimpleOpAmp37_7 ibias in1 in2 out sourceNmos sourcePmos
mDiodeTransistorNmos1 ibias ibias sourceNmos sourceNmos nmos4 L=3e-6 W=6e-6
mDiodeTransistorNmos2 outVoltageBiasXXnXX1 outVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=4e-6 W=28e-6
mDiodeTransistorPmos3 inputVoltageBiasXXpXX1 inputVoltageBiasXXpXX1 sourcePmos sourcePmos pmos4 L=1e-6 W=13e-6
mDiodeTransistorPmos4 outVoltageBiasXXpXX0 outVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=2e-6 W=163e-6
mNormalTransistorNmos5 inputVoltageBiasXXpXX1 ibias sourceNmos sourceNmos nmos4 L=3e-6 W=80e-6
mNormalTransistorNmos6 out ibias sourceNmos sourceNmos nmos4 L=3e-6 W=600e-6
mNormalTransistorNmos7 outFirstStage in2 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=8e-6 W=76e-6
mNormalTransistorNmos8 outVoltageBiasXXpXX0 ibias sourceNmos sourceNmos nmos4 L=3e-6 W=29e-6
mNormalTransistorNmos9 FirstStageYinnerSourceLoad1 in1 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=8e-6 W=76e-6
mNormalTransistorNmos10 FirstStageYinnerStageBias ibias sourceNmos sourceNmos nmos4 L=3e-6 W=22e-6
mNormalTransistorNmos11 FirstStageYsourceTransconductance outVoltageBiasXXnXX1 FirstStageYinnerStageBias FirstStageYinnerStageBias nmos4 L=4e-6 W=49e-6
mNormalTransistorPmos12 out outFirstStage sourcePmos sourcePmos pmos4 L=2e-6 W=534e-6
mNormalTransistorPmos13 outFirstStage inputVoltageBiasXXpXX1 FirstStageYinnerTransistorStack2Load1 FirstStageYinnerTransistorStack2Load1 pmos4 L=1e-6 W=28e-6
mNormalTransistorPmos14 outVoltageBiasXXnXX1 outVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=2e-6 W=376e-6
mNormalTransistorPmos15 FirstStageYinnerSourceLoad1 inputVoltageBiasXXpXX1 FirstStageYinnerTransistorStack1Load1 FirstStageYinnerTransistorStack1Load1 pmos4 L=1e-6 W=28e-6
mNormalTransistorPmos16 FirstStageYinnerTransistorStack1Load1 FirstStageYinnerSourceLoad1 sourcePmos sourcePmos pmos4 L=1e-6 W=30e-6
mNormalTransistorPmos17 FirstStageYinnerTransistorStack2Load1 FirstStageYinnerSourceLoad1 sourcePmos sourcePmos pmos4 L=1e-6 W=30e-6
Capacitor1 out sourceNmos 10e-12
Capacitor2 outFirstStage out 2.30001e-12
.EOM SimpleTwoStageOpAmp_SimpleOpAmp37_7

** Expected Performance Values: 
** Gain: 93 dB
** Power consumption: 6.68001 mW
** Area: 6010 (mu_m)^2
** Transit frequency: 16.5051 MHz
** Transit frequency with error factor: 16.4957 MHz
** Slew rate: 15.5548 V/mu_s
** Phase margin: 65.8902Â°
** CMRR: 108 dB
** negPSRR: 105 dB
** posPSRR: 98 dB
** VoutMax: 4.54001 V
** VoutMin: 0.240001 V
** VcmMax: 5.22001 V
** VcmMin: 1.39001 V


** Expected Currents: 
** NormalTransistorNmos: 47.4481 muA
** NormalTransistorNmos: 131.291 muA
** NormalTransistorPmos: -109.642 muA
** NormalTransistorPmos: -18.0949 muA
** NormalTransistorPmos: -18.0959 muA
** NormalTransistorPmos: -18.0949 muA
** NormalTransistorPmos: -18.0959 muA
** NormalTransistorNmos: 36.1871 muA
** NormalTransistorNmos: 36.1861 muA
** NormalTransistorNmos: 18.0941 muA
** NormalTransistorNmos: 18.0941 muA
** NormalTransistorNmos: 1001.51 muA
** NormalTransistorPmos: -1001.5 muA
** DiodeTransistorNmos: 109.643 muA
** DiodeTransistorNmos: 9.99901 muA
** DiodeTransistorPmos: -47.4489 muA
** DiodeTransistorPmos: -131.29 muA


** Expected Voltages: 
** ibias: 0.647001  V
** in1: 2.5  V
** in2: 2.5  V
** inputVoltageBiasXXpXX1: 3.68801  V
** out: 2.5  V
** outFirstStage: 3.97601  V
** outVoltageBiasXXnXX1: 0.833001  V
** outVoltageBiasXXpXX0: 4.25501  V
** sourceNmos: 0  V
** sourcePmos: 5  V
** innerSourceLoad1: 4.25201  V
** innerStageBias: 0.242001  V
** innerTransistorStack1Load1: 4.44201  V
** innerTransistorStack2Load1: 4.44201  V
** sourceTransconductance: 1.94501  V


.END