# NASSCOM_DIGITAL_VLSI_SOC_DESIGN_AND_PLANNING-
Complete procedure of RTL to GDS design flow using OPENLANE and SKY130 PDK.

# Day 1
## Introduction to Openlane
![Image Alt](https://github.com/siddharthparthiban24/NASSCOM_DIGITAL_VLSI_SOC_DESIGN_AND_PLANNING-/blob/351ebe8b796eb3a4fccd99500cbc61c2e573679c/Screenshot%20from%202025-12-12%2022-35-30.png)

## Run_Synthesis
![image_Alt](https://mail.google.com/mail/u/0?ui=2&ik=aca0081b3d&attid=0.2&permmsgid=msg-a:r-2207549111474794717&th=19b138ecaf927838&view=att&disp=safe&realattid=f_mj34n7w62&zw)
