0.7
2020.2
Oct 19 2021
02:56:52
/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/bench.riscv_cache_soc/verilog/i2c_slave.v,1764070535,systemVerilog,,/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/bench.riscv_cache_soc/verilog/i2c_slave_if.v,/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/bench.riscv_cache_soc/verilog/i2c_slave_if.v;/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/bench.riscv_cache_soc/verilog/i2c_slave_mem.v,i2c_slave,,secureip;unimacro_ver;unisims_ver,../../../ips/axi4_to_lite/rtl/verilog;../../../ips/axi_lite/rtl/verilog;../../../ips/axi_switch/rtl/verilog;../../../ips/ex_i2c_master_axi_lite/rtl/verilog;../../../ips/gpio_axi_lite/rtl/verilog;../../../ips/i2c_axi_lite/rtl/verilog;../../../ips/mem_axi/rtl/verilog;../../../ips/pic_axi_lite/rtl/verilog;../../../ips/riscv/core/riscv;../../../ips/riscv/top_cache_axi/src_v;../../../ips/timer_axi_lite/rtl/verilog;../../../ips/uart_axi_lite/rtl/verilog;../../bench.riscv_cache_soc/verilog;../../rtl/verilog,,,,,
/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/bench.riscv_cache_soc/verilog/i2c_slave_if.v,1764070578,systemVerilog,,/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/bench.riscv_cache_soc/verilog/i2c_slave_mem.v,,i2c_slave_if,,,../../../ips/axi4_to_lite/rtl/verilog;../../../ips/axi_lite/rtl/verilog;../../../ips/axi_switch/rtl/verilog;../../../ips/ex_i2c_master_axi_lite/rtl/verilog;../../../ips/gpio_axi_lite/rtl/verilog;../../../ips/i2c_axi_lite/rtl/verilog;../../../ips/mem_axi/rtl/verilog;../../../ips/pic_axi_lite/rtl/verilog;../../../ips/riscv/core/riscv;../../../ips/riscv/top_cache_axi/src_v;../../../ips/timer_axi_lite/rtl/verilog;../../../ips/uart_axi_lite/rtl/verilog;../../bench.riscv_cache_soc/verilog;../../rtl/verilog,,,,,
/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/bench.riscv_cache_soc/verilog/i2c_slave_mem.v,1764066846,systemVerilog,,/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/axi_switch/rtl/verilog/axi_switch_m3s3.v,,i2c_slave_mem,,,../../../ips/axi4_to_lite/rtl/verilog;../../../ips/axi_lite/rtl/verilog;../../../ips/axi_switch/rtl/verilog;../../../ips/ex_i2c_master_axi_lite/rtl/verilog;../../../ips/gpio_axi_lite/rtl/verilog;../../../ips/i2c_axi_lite/rtl/verilog;../../../ips/mem_axi/rtl/verilog;../../../ips/pic_axi_lite/rtl/verilog;../../../ips/riscv/core/riscv;../../../ips/riscv/top_cache_axi/src_v;../../../ips/timer_axi_lite/rtl/verilog;../../../ips/uart_axi_lite/rtl/verilog;../../bench.riscv_cache_soc/verilog;../../rtl/verilog,,,,,
/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/bench.riscv_cache_soc/verilog/tester.sv,1742279112,systemVerilog,,/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/bench.riscv_cache_soc/verilog/tty.sv,,tester,,secureip;unimacro_ver;unisims_ver,../../../ips/axi4_to_lite/rtl/verilog;../../../ips/axi_lite/rtl/verilog;../../../ips/axi_switch/rtl/verilog;../../../ips/ex_i2c_master_axi_lite/rtl/verilog;../../../ips/gpio_axi_lite/rtl/verilog;../../../ips/i2c_axi_lite/rtl/verilog;../../../ips/mem_axi/rtl/verilog;../../../ips/pic_axi_lite/rtl/verilog;../../../ips/riscv/core/riscv;../../../ips/riscv/top_cache_axi/src_v;../../../ips/timer_axi_lite/rtl/verilog;../../../ips/uart_axi_lite/rtl/verilog;../../bench.riscv_cache_soc/verilog;../../rtl/verilog,,,,,
/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/bench.riscv_cache_soc/verilog/top.sv,1764107570,systemVerilog,,/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/bench.riscv_cache_soc/verilog/tester.sv,,top,,,../../../ips/axi4_to_lite/rtl/verilog;../../../ips/axi_lite/rtl/verilog;../../../ips/axi_switch/rtl/verilog;../../../ips/ex_i2c_master_axi_lite/rtl/verilog;../../../ips/gpio_axi_lite/rtl/verilog;../../../ips/i2c_axi_lite/rtl/verilog;../../../ips/mem_axi/rtl/verilog;../../../ips/pic_axi_lite/rtl/verilog;../../../ips/riscv/core/riscv;../../../ips/riscv/top_cache_axi/src_v;../../../ips/timer_axi_lite/rtl/verilog;../../../ips/uart_axi_lite/rtl/verilog;../../bench.riscv_cache_soc/verilog;../../rtl/verilog,,,,,
/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/bench.riscv_cache_soc/verilog/tty.sv,1725539686,systemVerilog,,/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/bench.riscv_cache_soc/verilog/i2c_slave.v,,tty,,secureip;unimacro_ver;unisims_ver,../../../ips/axi4_to_lite/rtl/verilog;../../../ips/axi_lite/rtl/verilog;../../../ips/axi_switch/rtl/verilog;../../../ips/ex_i2c_master_axi_lite/rtl/verilog;../../../ips/gpio_axi_lite/rtl/verilog;../../../ips/i2c_axi_lite/rtl/verilog;../../../ips/mem_axi/rtl/verilog;../../../ips/pic_axi_lite/rtl/verilog;../../../ips/riscv/core/riscv;../../../ips/riscv/top_cache_axi/src_v;../../../ips/timer_axi_lite/rtl/verilog;../../../ips/uart_axi_lite/rtl/verilog;../../bench.riscv_cache_soc/verilog;../../rtl/verilog,,,,,
/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/rtl/verilog/riscv_cache_core.v,1763962343,systemVerilog,,/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/riscv/top_cache_axi/src_v/dcache_axi_axi.v,,riscv_cache_core,,,../../../ips/axi4_to_lite/rtl/verilog;../../../ips/axi_lite/rtl/verilog;../../../ips/axi_switch/rtl/verilog;../../../ips/ex_i2c_master_axi_lite/rtl/verilog;../../../ips/gpio_axi_lite/rtl/verilog;../../../ips/i2c_axi_lite/rtl/verilog;../../../ips/mem_axi/rtl/verilog;../../../ips/pic_axi_lite/rtl/verilog;../../../ips/riscv/core/riscv;../../../ips/riscv/top_cache_axi/src_v;../../../ips/timer_axi_lite/rtl/verilog;../../../ips/uart_axi_lite/rtl/verilog;../../bench.riscv_cache_soc/verilog;../../rtl/verilog,,,,,
/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/rtl/verilog/riscv_cache_soc.v,1764052434,systemVerilog,,/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/rtl/verilog/riscv_cache_core.v,,riscv_cache_soc,,,../../../ips/axi4_to_lite/rtl/verilog;../../../ips/axi_lite/rtl/verilog;../../../ips/axi_switch/rtl/verilog;../../../ips/ex_i2c_master_axi_lite/rtl/verilog;../../../ips/gpio_axi_lite/rtl/verilog;../../../ips/i2c_axi_lite/rtl/verilog;../../../ips/mem_axi/rtl/verilog;../../../ips/pic_axi_lite/rtl/verilog;../../../ips/riscv/core/riscv;../../../ips/riscv/top_cache_axi/src_v;../../../ips/timer_axi_lite/rtl/verilog;../../../ips/uart_axi_lite/rtl/verilog;../../bench.riscv_cache_soc/verilog;../../rtl/verilog,,,,,
/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/sim.riscv_cache_soc/xsim/sim_primitives.v,1764105256,systemVerilog,,/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/bench.riscv_cache_soc/verilog/top.sv,,IBUF;IOBUF;OBUF,,,../../../ips/axi4_to_lite/rtl/verilog;../../../ips/axi_lite/rtl/verilog;../../../ips/axi_switch/rtl/verilog;../../../ips/ex_i2c_master_axi_lite/rtl/verilog;../../../ips/gpio_axi_lite/rtl/verilog;../../../ips/i2c_axi_lite/rtl/verilog;../../../ips/mem_axi/rtl/verilog;../../../ips/pic_axi_lite/rtl/verilog;../../../ips/riscv/core/riscv;../../../ips/riscv/top_cache_axi/src_v;../../../ips/timer_axi_lite/rtl/verilog;../../../ips/uart_axi_lite/rtl/verilog;../../bench.riscv_cache_soc/verilog;../../rtl/verilog,,,,,
/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/axi4_to_lite/rtl/verilog/axi4_to_lite.v,1740199450,systemVerilog,,/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/axi_lite/rtl/verilog/amba_axi_lite_m6.v,/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/axi4_to_lite/rtl/verilog/axi4_to_lite_fifo_sync.v,axi4_to_lite;axi4_to_lite_read;axi4_to_lite_write,,secureip;unimacro_ver;unisims_ver,../../../ips/axi4_to_lite/rtl/verilog;../../../ips/axi_lite/rtl/verilog;../../../ips/axi_switch/rtl/verilog;../../../ips/ex_i2c_master_axi_lite/rtl/verilog;../../../ips/gpio_axi_lite/rtl/verilog;../../../ips/i2c_axi_lite/rtl/verilog;../../../ips/mem_axi/rtl/verilog;../../../ips/pic_axi_lite/rtl/verilog;../../../ips/riscv/core/riscv;../../../ips/riscv/top_cache_axi/src_v;../../../ips/timer_axi_lite/rtl/verilog;../../../ips/uart_axi_lite/rtl/verilog;../../bench.riscv_cache_soc/verilog;../../rtl/verilog,,,,,
/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/axi4_to_lite/rtl/verilog/axi4_to_lite_fifo_sync.v,1720943862,systemVerilog,,/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/axi4_to_lite/rtl/verilog/axi4_to_lite.v,,axi4_to_lite_fifo_sync,,secureip;unimacro_ver;unisims_ver,../../../ips/axi4_to_lite/rtl/verilog;../../../ips/axi_lite/rtl/verilog;../../../ips/axi_switch/rtl/verilog;../../../ips/ex_i2c_master_axi_lite/rtl/verilog;../../../ips/gpio_axi_lite/rtl/verilog;../../../ips/i2c_axi_lite/rtl/verilog;../../../ips/mem_axi/rtl/verilog;../../../ips/pic_axi_lite/rtl/verilog;../../../ips/riscv/core/riscv;../../../ips/riscv/top_cache_axi/src_v;../../../ips/timer_axi_lite/rtl/verilog;../../../ips/uart_axi_lite/rtl/verilog;../../bench.riscv_cache_soc/verilog;../../rtl/verilog,,,,,
/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/axi_lite/rtl/verilog/amba_axi_lite_m6.v,1763969143,systemVerilog,,/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/pic_axi_lite/rtl/verilog/pic_axi_lite.v,,amba_axi_lite_m6;amba_axi_lite_m6_core,,,../../../ips/axi4_to_lite/rtl/verilog;../../../ips/axi_lite/rtl/verilog;../../../ips/axi_switch/rtl/verilog;../../../ips/ex_i2c_master_axi_lite/rtl/verilog;../../../ips/gpio_axi_lite/rtl/verilog;../../../ips/i2c_axi_lite/rtl/verilog;../../../ips/mem_axi/rtl/verilog;../../../ips/pic_axi_lite/rtl/verilog;../../../ips/riscv/core/riscv;../../../ips/riscv/top_cache_axi/src_v;../../../ips/timer_axi_lite/rtl/verilog;../../../ips/uart_axi_lite/rtl/verilog;../../bench.riscv_cache_soc/verilog;../../rtl/verilog,,,,,
/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/axi_switch/rtl/verilog/axi_switch_m3s3.v,1740197234,systemVerilog,,/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/mem_axi/rtl/verilog/mem_axi.v,,axi_arbiter_mtos_m3;axi_arbiter_stom_s3;axi_default_slave;axi_fifo_sync;axi_mtos_m3;axi_stom_s3;axi_switch_m3s3;axi_wid,,secureip;unimacro_ver;unisims_ver,../../../ips/axi4_to_lite/rtl/verilog;../../../ips/axi_lite/rtl/verilog;../../../ips/axi_switch/rtl/verilog;../../../ips/ex_i2c_master_axi_lite/rtl/verilog;../../../ips/gpio_axi_lite/rtl/verilog;../../../ips/i2c_axi_lite/rtl/verilog;../../../ips/mem_axi/rtl/verilog;../../../ips/pic_axi_lite/rtl/verilog;../../../ips/riscv/core/riscv;../../../ips/riscv/top_cache_axi/src_v;../../../ips/timer_axi_lite/rtl/verilog;../../../ips/uart_axi_lite/rtl/verilog;../../bench.riscv_cache_soc/verilog;../../rtl/verilog,,,,,
/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/ex_i2c_master_axi_lite/rtl/verilog/i2c_axi_lite_a.v,1763721884,systemVerilog,,/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/ex_i2c_master_axi_lite/rtl/verilog/i2c_master_csr.v,,i2c_axi_lite_if_a,,,../../../ips/axi4_to_lite/rtl/verilog;../../../ips/axi_lite/rtl/verilog;../../../ips/axi_switch/rtl/verilog;../../../ips/ex_i2c_master_axi_lite/rtl/verilog;../../../ips/gpio_axi_lite/rtl/verilog;../../../ips/i2c_axi_lite/rtl/verilog;../../../ips/mem_axi/rtl/verilog;../../../ips/pic_axi_lite/rtl/verilog;../../../ips/riscv/core/riscv;../../../ips/riscv/top_cache_axi/src_v;../../../ips/timer_axi_lite/rtl/verilog;../../../ips/uart_axi_lite/rtl/verilog;../../bench.riscv_cache_soc/verilog;../../rtl/verilog,,,,,
/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/ex_i2c_master_axi_lite/rtl/verilog/i2c_fifo_sync_small.v,1757858715,systemVerilog,,/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/ex_i2c_master_axi_lite/rtl/verilog/i2c_master_define.v,,i2c_fifo_sync_small,,,../../../ips/axi4_to_lite/rtl/verilog;../../../ips/axi_lite/rtl/verilog;../../../ips/axi_switch/rtl/verilog;../../../ips/ex_i2c_master_axi_lite/rtl/verilog;../../../ips/gpio_axi_lite/rtl/verilog;../../../ips/i2c_axi_lite/rtl/verilog;../../../ips/mem_axi/rtl/verilog;../../../ips/pic_axi_lite/rtl/verilog;../../../ips/riscv/core/riscv;../../../ips/riscv/top_cache_axi/src_v;../../../ips/timer_axi_lite/rtl/verilog;../../../ips/uart_axi_lite/rtl/verilog;../../bench.riscv_cache_soc/verilog;../../rtl/verilog,,,,,
/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/ex_i2c_master_axi_lite/rtl/verilog/i2c_master_axi_lite.v,1763723505,systemVerilog,,/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/ex_i2c_master_axi_lite/rtl/verilog/i2c_axi_lite_a.v,/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/ex_i2c_master_axi_lite/rtl/verilog/i2c_master_define.v;/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/ex_i2c_master_axi_lite/rtl/verilog/i2c_axi_lite_a.v;/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/ex_i2c_master_axi_lite/rtl/verilog/i2c_master_csr.v;/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/ex_i2c_master_axi_lite/rtl/verilog/i2c_master_core.v;/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/ex_i2c_master_axi_lite/rtl/verilog/i2c_fifo_sync_small.v,i2c_master_axi_lite,,,../../../ips/axi4_to_lite/rtl/verilog;../../../ips/axi_lite/rtl/verilog;../../../ips/axi_switch/rtl/verilog;../../../ips/ex_i2c_master_axi_lite/rtl/verilog;../../../ips/gpio_axi_lite/rtl/verilog;../../../ips/i2c_axi_lite/rtl/verilog;../../../ips/mem_axi/rtl/verilog;../../../ips/pic_axi_lite/rtl/verilog;../../../ips/riscv/core/riscv;../../../ips/riscv/top_cache_axi/src_v;../../../ips/timer_axi_lite/rtl/verilog;../../../ips/uart_axi_lite/rtl/verilog;../../bench.riscv_cache_soc/verilog;../../rtl/verilog,,,,,
/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/ex_i2c_master_axi_lite/rtl/verilog/i2c_master_byte.v,1757861011,verilog,,,/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/ex_i2c_master_axi_lite/rtl/verilog/i2c_master_define.v,i2c_master_byte,,,,,,,,
/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/ex_i2c_master_axi_lite/rtl/verilog/i2c_master_core.v,1757861081,systemVerilog,,/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/ex_i2c_master_axi_lite/rtl/verilog/i2c_fifo_sync_small.v,/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/ex_i2c_master_axi_lite/rtl/verilog/i2c_master_define.v;/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/ex_i2c_master_axi_lite/rtl/verilog/i2c_master_byte.v,i2c_master_core,,,../../../ips/axi4_to_lite/rtl/verilog;../../../ips/axi_lite/rtl/verilog;../../../ips/axi_switch/rtl/verilog;../../../ips/ex_i2c_master_axi_lite/rtl/verilog;../../../ips/gpio_axi_lite/rtl/verilog;../../../ips/i2c_axi_lite/rtl/verilog;../../../ips/mem_axi/rtl/verilog;../../../ips/pic_axi_lite/rtl/verilog;../../../ips/riscv/core/riscv;../../../ips/riscv/top_cache_axi/src_v;../../../ips/timer_axi_lite/rtl/verilog;../../../ips/uart_axi_lite/rtl/verilog;../../bench.riscv_cache_soc/verilog;../../rtl/verilog,,,,,
/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/ex_i2c_master_axi_lite/rtl/verilog/i2c_master_csr.v,1757860929,systemVerilog,,/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/ex_i2c_master_axi_lite/rtl/verilog/i2c_master_core.v,/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/ex_i2c_master_axi_lite/rtl/verilog/i2c_master_define.v,i2c_master_csr,,,../../../ips/axi4_to_lite/rtl/verilog;../../../ips/axi_lite/rtl/verilog;../../../ips/axi_switch/rtl/verilog;../../../ips/ex_i2c_master_axi_lite/rtl/verilog;../../../ips/gpio_axi_lite/rtl/verilog;../../../ips/i2c_axi_lite/rtl/verilog;../../../ips/mem_axi/rtl/verilog;../../../ips/pic_axi_lite/rtl/verilog;../../../ips/riscv/core/riscv;../../../ips/riscv/top_cache_axi/src_v;../../../ips/timer_axi_lite/rtl/verilog;../../../ips/uart_axi_lite/rtl/verilog;../../bench.riscv_cache_soc/verilog;../../rtl/verilog,,,,,
/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/ex_i2c_master_axi_lite/rtl/verilog/i2c_master_define.v,1757860778,systemVerilog,,,,,,,../../../ips/axi4_to_lite/rtl/verilog;../../../ips/axi_lite/rtl/verilog;../../../ips/axi_switch/rtl/verilog;../../../ips/ex_i2c_master_axi_lite/rtl/verilog;../../../ips/gpio_axi_lite/rtl/verilog;../../../ips/i2c_axi_lite/rtl/verilog;../../../ips/mem_axi/rtl/verilog;../../../ips/pic_axi_lite/rtl/verilog;../../../ips/riscv/core/riscv;../../../ips/riscv/top_cache_axi/src_v;../../../ips/timer_axi_lite/rtl/verilog;../../../ips/uart_axi_lite/rtl/verilog;../../bench.riscv_cache_soc/verilog;../../rtl/verilog,,,,,
/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/gpio_axi_lite/rtl/verilog/gpio_axi_lite.v,1763981594,systemVerilog,,/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/gpio_axi_lite/rtl/verilog/gpio_axi_lite_if.v,/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/gpio_axi_lite/rtl/verilog/gpio_axi_lite_if.v,gpio_axi_lite;gpio_csr,,,../../../ips/axi4_to_lite/rtl/verilog;../../../ips/axi_lite/rtl/verilog;../../../ips/axi_switch/rtl/verilog;../../../ips/ex_i2c_master_axi_lite/rtl/verilog;../../../ips/gpio_axi_lite/rtl/verilog;../../../ips/i2c_axi_lite/rtl/verilog;../../../ips/mem_axi/rtl/verilog;../../../ips/pic_axi_lite/rtl/verilog;../../../ips/riscv/core/riscv;../../../ips/riscv/top_cache_axi/src_v;../../../ips/timer_axi_lite/rtl/verilog;../../../ips/uart_axi_lite/rtl/verilog;../../bench.riscv_cache_soc/verilog;../../rtl/verilog,,,,,
/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/gpio_axi_lite/rtl/verilog/gpio_axi_lite_if.v,1761094085,systemVerilog,,/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/i2c_axi_lite/rtl/verilog/i2c_axi_lite.v,,gpio_axi_lite_if,,,../../../ips/axi4_to_lite/rtl/verilog;../../../ips/axi_lite/rtl/verilog;../../../ips/axi_switch/rtl/verilog;../../../ips/ex_i2c_master_axi_lite/rtl/verilog;../../../ips/gpio_axi_lite/rtl/verilog;../../../ips/i2c_axi_lite/rtl/verilog;../../../ips/mem_axi/rtl/verilog;../../../ips/pic_axi_lite/rtl/verilog;../../../ips/riscv/core/riscv;../../../ips/riscv/top_cache_axi/src_v;../../../ips/timer_axi_lite/rtl/verilog;../../../ips/uart_axi_lite/rtl/verilog;../../bench.riscv_cache_soc/verilog;../../rtl/verilog,,,,,
/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/i2c_axi_lite/rtl/verilog/i2c_axi_lite.v,1763722847,systemVerilog,,/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/i2c_axi_lite/rtl/verilog/i2c_axi_lite_if.v,/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/i2c_axi_lite/rtl/verilog/i2c_axi_lite_if.v;/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/i2c_axi_lite/rtl/verilog/i2c_core.v;/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/i2c_axi_lite/rtl/verilog/i2c_csr.v,i2c_axi_lite,,,../../../ips/axi4_to_lite/rtl/verilog;../../../ips/axi_lite/rtl/verilog;../../../ips/axi_switch/rtl/verilog;../../../ips/ex_i2c_master_axi_lite/rtl/verilog;../../../ips/gpio_axi_lite/rtl/verilog;../../../ips/i2c_axi_lite/rtl/verilog;../../../ips/mem_axi/rtl/verilog;../../../ips/pic_axi_lite/rtl/verilog;../../../ips/riscv/core/riscv;../../../ips/riscv/top_cache_axi/src_v;../../../ips/timer_axi_lite/rtl/verilog;../../../ips/uart_axi_lite/rtl/verilog;../../bench.riscv_cache_soc/verilog;../../rtl/verilog,,,,,
/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/i2c_axi_lite/rtl/verilog/i2c_axi_lite_if.v,1763636391,systemVerilog,,/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/i2c_axi_lite/rtl/verilog/i2c_core.v,,i2c_axi_lite_if,,,../../../ips/axi4_to_lite/rtl/verilog;../../../ips/axi_lite/rtl/verilog;../../../ips/axi_switch/rtl/verilog;../../../ips/ex_i2c_master_axi_lite/rtl/verilog;../../../ips/gpio_axi_lite/rtl/verilog;../../../ips/i2c_axi_lite/rtl/verilog;../../../ips/mem_axi/rtl/verilog;../../../ips/pic_axi_lite/rtl/verilog;../../../ips/riscv/core/riscv;../../../ips/riscv/top_cache_axi/src_v;../../../ips/timer_axi_lite/rtl/verilog;../../../ips/uart_axi_lite/rtl/verilog;../../bench.riscv_cache_soc/verilog;../../rtl/verilog,,,,,
/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/i2c_axi_lite/rtl/verilog/i2c_core.v,1763715781,systemVerilog,,/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/i2c_axi_lite/rtl/verilog/i2c_csr.v,,I2C,,,../../../ips/axi4_to_lite/rtl/verilog;../../../ips/axi_lite/rtl/verilog;../../../ips/axi_switch/rtl/verilog;../../../ips/ex_i2c_master_axi_lite/rtl/verilog;../../../ips/gpio_axi_lite/rtl/verilog;../../../ips/i2c_axi_lite/rtl/verilog;../../../ips/mem_axi/rtl/verilog;../../../ips/pic_axi_lite/rtl/verilog;../../../ips/riscv/core/riscv;../../../ips/riscv/top_cache_axi/src_v;../../../ips/timer_axi_lite/rtl/verilog;../../../ips/uart_axi_lite/rtl/verilog;../../bench.riscv_cache_soc/verilog;../../rtl/verilog,,,,,
/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/i2c_axi_lite/rtl/verilog/i2c_csr.v,1763689052,systemVerilog,,/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/ex_i2c_master_axi_lite/rtl/verilog/i2c_master_axi_lite.v,,i2c_csr,,,../../../ips/axi4_to_lite/rtl/verilog;../../../ips/axi_lite/rtl/verilog;../../../ips/axi_switch/rtl/verilog;../../../ips/ex_i2c_master_axi_lite/rtl/verilog;../../../ips/gpio_axi_lite/rtl/verilog;../../../ips/i2c_axi_lite/rtl/verilog;../../../ips/mem_axi/rtl/verilog;../../../ips/pic_axi_lite/rtl/verilog;../../../ips/riscv/core/riscv;../../../ips/riscv/top_cache_axi/src_v;../../../ips/timer_axi_lite/rtl/verilog;../../../ips/uart_axi_lite/rtl/verilog;../../bench.riscv_cache_soc/verilog;../../rtl/verilog,,,,,
/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/mem_axi/rtl/verilog/mem_axi.v,1740199402,systemVerilog,,/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/axi4_to_lite/rtl/verilog/axi4_to_lite_fifo_sync.v,,mem_axi;mem_axi_core,,secureip;unimacro_ver;unisims_ver,../../../ips/axi4_to_lite/rtl/verilog;../../../ips/axi_lite/rtl/verilog;../../../ips/axi_switch/rtl/verilog;../../../ips/ex_i2c_master_axi_lite/rtl/verilog;../../../ips/gpio_axi_lite/rtl/verilog;../../../ips/i2c_axi_lite/rtl/verilog;../../../ips/mem_axi/rtl/verilog;../../../ips/pic_axi_lite/rtl/verilog;../../../ips/riscv/core/riscv;../../../ips/riscv/top_cache_axi/src_v;../../../ips/timer_axi_lite/rtl/verilog;../../../ips/uart_axi_lite/rtl/verilog;../../bench.riscv_cache_soc/verilog;../../rtl/verilog,,,,,
/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/pic_axi_lite/rtl/verilog/pic_axi_lite.v,1725631261,systemVerilog,,/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/timer_axi_lite/rtl/verilog/timer_axi_lite.v,/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/pic_axi_lite/rtl/verilog/pic_axi_lite_if.v;/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/pic_axi_lite/rtl/verilog/pic_core.v,pic_axi_lite,,,../../../ips/axi4_to_lite/rtl/verilog;../../../ips/axi_lite/rtl/verilog;../../../ips/axi_switch/rtl/verilog;../../../ips/ex_i2c_master_axi_lite/rtl/verilog;../../../ips/gpio_axi_lite/rtl/verilog;../../../ips/i2c_axi_lite/rtl/verilog;../../../ips/mem_axi/rtl/verilog;../../../ips/pic_axi_lite/rtl/verilog;../../../ips/riscv/core/riscv;../../../ips/riscv/top_cache_axi/src_v;../../../ips/timer_axi_lite/rtl/verilog;../../../ips/uart_axi_lite/rtl/verilog;../../bench.riscv_cache_soc/verilog;../../rtl/verilog,,,,,
/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/pic_axi_lite/rtl/verilog/pic_axi_lite_if.v,1725624428,verilog,,,,pic_axi_lite_if,,,,,,,,
/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/pic_axi_lite/rtl/verilog/pic_core.v,1725631457,verilog,,,,pic_core,,,,,,,,
/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/riscv/core/riscv/riscv_alu.v,1724934854,systemVerilog,,/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/riscv/core/riscv/riscv_core.v,/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/riscv/core/riscv/riscv_defs.v,riscv_alu,,,../../../ips/axi4_to_lite/rtl/verilog;../../../ips/axi_lite/rtl/verilog;../../../ips/axi_switch/rtl/verilog;../../../ips/ex_i2c_master_axi_lite/rtl/verilog;../../../ips/gpio_axi_lite/rtl/verilog;../../../ips/i2c_axi_lite/rtl/verilog;../../../ips/mem_axi/rtl/verilog;../../../ips/pic_axi_lite/rtl/verilog;../../../ips/riscv/core/riscv;../../../ips/riscv/top_cache_axi/src_v;../../../ips/timer_axi_lite/rtl/verilog;../../../ips/uart_axi_lite/rtl/verilog;../../bench.riscv_cache_soc/verilog;../../rtl/verilog,,,,,
/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/riscv/core/riscv/riscv_core.v,1724934854,systemVerilog,,/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/riscv/core/riscv/riscv_csr_regfile.v,,riscv_core,,,../../../ips/axi4_to_lite/rtl/verilog;../../../ips/axi_lite/rtl/verilog;../../../ips/axi_switch/rtl/verilog;../../../ips/ex_i2c_master_axi_lite/rtl/verilog;../../../ips/gpio_axi_lite/rtl/verilog;../../../ips/i2c_axi_lite/rtl/verilog;../../../ips/mem_axi/rtl/verilog;../../../ips/pic_axi_lite/rtl/verilog;../../../ips/riscv/core/riscv;../../../ips/riscv/top_cache_axi/src_v;../../../ips/timer_axi_lite/rtl/verilog;../../../ips/uart_axi_lite/rtl/verilog;../../bench.riscv_cache_soc/verilog;../../rtl/verilog,,,,,
/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/riscv/core/riscv/riscv_csr.v,1724934854,systemVerilog,,/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/riscv/core/riscv/riscv_decoder.v,/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/riscv/core/riscv/riscv_defs.v,riscv_csr,,,../../../ips/axi4_to_lite/rtl/verilog;../../../ips/axi_lite/rtl/verilog;../../../ips/axi_switch/rtl/verilog;../../../ips/ex_i2c_master_axi_lite/rtl/verilog;../../../ips/gpio_axi_lite/rtl/verilog;../../../ips/i2c_axi_lite/rtl/verilog;../../../ips/mem_axi/rtl/verilog;../../../ips/pic_axi_lite/rtl/verilog;../../../ips/riscv/core/riscv;../../../ips/riscv/top_cache_axi/src_v;../../../ips/timer_axi_lite/rtl/verilog;../../../ips/uart_axi_lite/rtl/verilog;../../bench.riscv_cache_soc/verilog;../../rtl/verilog,,,,,
/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/riscv/core/riscv/riscv_csr_regfile.v,1724934854,systemVerilog,,/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/riscv/core/riscv/riscv_csr.v,/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/riscv/core/riscv/riscv_defs.v,riscv_csr_regfile,,,../../../ips/axi4_to_lite/rtl/verilog;../../../ips/axi_lite/rtl/verilog;../../../ips/axi_switch/rtl/verilog;../../../ips/ex_i2c_master_axi_lite/rtl/verilog;../../../ips/gpio_axi_lite/rtl/verilog;../../../ips/i2c_axi_lite/rtl/verilog;../../../ips/mem_axi/rtl/verilog;../../../ips/pic_axi_lite/rtl/verilog;../../../ips/riscv/core/riscv;../../../ips/riscv/top_cache_axi/src_v;../../../ips/timer_axi_lite/rtl/verilog;../../../ips/uart_axi_lite/rtl/verilog;../../bench.riscv_cache_soc/verilog;../../rtl/verilog,,,,,
/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/riscv/core/riscv/riscv_decode.v,1724934854,systemVerilog,,/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/riscv/core/riscv/riscv_divider.v,,riscv_decode,,,../../../ips/axi4_to_lite/rtl/verilog;../../../ips/axi_lite/rtl/verilog;../../../ips/axi_switch/rtl/verilog;../../../ips/ex_i2c_master_axi_lite/rtl/verilog;../../../ips/gpio_axi_lite/rtl/verilog;../../../ips/i2c_axi_lite/rtl/verilog;../../../ips/mem_axi/rtl/verilog;../../../ips/pic_axi_lite/rtl/verilog;../../../ips/riscv/core/riscv;../../../ips/riscv/top_cache_axi/src_v;../../../ips/timer_axi_lite/rtl/verilog;../../../ips/uart_axi_lite/rtl/verilog;../../bench.riscv_cache_soc/verilog;../../rtl/verilog,,,,,
/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/riscv/core/riscv/riscv_decoder.v,1724934854,systemVerilog,,/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/riscv/core/riscv/riscv_decode.v,/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/riscv/core/riscv/riscv_defs.v,riscv_decoder,,,../../../ips/axi4_to_lite/rtl/verilog;../../../ips/axi_lite/rtl/verilog;../../../ips/axi_switch/rtl/verilog;../../../ips/ex_i2c_master_axi_lite/rtl/verilog;../../../ips/gpio_axi_lite/rtl/verilog;../../../ips/i2c_axi_lite/rtl/verilog;../../../ips/mem_axi/rtl/verilog;../../../ips/pic_axi_lite/rtl/verilog;../../../ips/riscv/core/riscv;../../../ips/riscv/top_cache_axi/src_v;../../../ips/timer_axi_lite/rtl/verilog;../../../ips/uart_axi_lite/rtl/verilog;../../bench.riscv_cache_soc/verilog;../../rtl/verilog,,,,,
/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/riscv/core/riscv/riscv_defs.v,1724934854,verilog,,,,,,,,,,,,
/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/riscv/core/riscv/riscv_divider.v,1724934854,systemVerilog,,/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/riscv/core/riscv/riscv_exec.v,/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/riscv/core/riscv/riscv_defs.v,riscv_divider,,,../../../ips/axi4_to_lite/rtl/verilog;../../../ips/axi_lite/rtl/verilog;../../../ips/axi_switch/rtl/verilog;../../../ips/ex_i2c_master_axi_lite/rtl/verilog;../../../ips/gpio_axi_lite/rtl/verilog;../../../ips/i2c_axi_lite/rtl/verilog;../../../ips/mem_axi/rtl/verilog;../../../ips/pic_axi_lite/rtl/verilog;../../../ips/riscv/core/riscv;../../../ips/riscv/top_cache_axi/src_v;../../../ips/timer_axi_lite/rtl/verilog;../../../ips/uart_axi_lite/rtl/verilog;../../bench.riscv_cache_soc/verilog;../../rtl/verilog,,,,,
/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/riscv/core/riscv/riscv_exec.v,1724934854,systemVerilog,,/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/riscv/core/riscv/riscv_fetch.v,/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/riscv/core/riscv/riscv_defs.v,riscv_exec,,,../../../ips/axi4_to_lite/rtl/verilog;../../../ips/axi_lite/rtl/verilog;../../../ips/axi_switch/rtl/verilog;../../../ips/ex_i2c_master_axi_lite/rtl/verilog;../../../ips/gpio_axi_lite/rtl/verilog;../../../ips/i2c_axi_lite/rtl/verilog;../../../ips/mem_axi/rtl/verilog;../../../ips/pic_axi_lite/rtl/verilog;../../../ips/riscv/core/riscv;../../../ips/riscv/top_cache_axi/src_v;../../../ips/timer_axi_lite/rtl/verilog;../../../ips/uart_axi_lite/rtl/verilog;../../bench.riscv_cache_soc/verilog;../../rtl/verilog,,,,,
/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/riscv/core/riscv/riscv_fetch.v,1724934854,systemVerilog,,/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/riscv/core/riscv/riscv_issue.v,/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/riscv/core/riscv/riscv_defs.v,riscv_fetch,,,../../../ips/axi4_to_lite/rtl/verilog;../../../ips/axi_lite/rtl/verilog;../../../ips/axi_switch/rtl/verilog;../../../ips/ex_i2c_master_axi_lite/rtl/verilog;../../../ips/gpio_axi_lite/rtl/verilog;../../../ips/i2c_axi_lite/rtl/verilog;../../../ips/mem_axi/rtl/verilog;../../../ips/pic_axi_lite/rtl/verilog;../../../ips/riscv/core/riscv;../../../ips/riscv/top_cache_axi/src_v;../../../ips/timer_axi_lite/rtl/verilog;../../../ips/uart_axi_lite/rtl/verilog;../../bench.riscv_cache_soc/verilog;../../rtl/verilog,,,,,
/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/riscv/core/riscv/riscv_issue.v,1724934854,systemVerilog,,/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/riscv/core/riscv/riscv_lsu.v,/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/riscv/core/riscv/riscv_defs.v,riscv_issue,,,../../../ips/axi4_to_lite/rtl/verilog;../../../ips/axi_lite/rtl/verilog;../../../ips/axi_switch/rtl/verilog;../../../ips/ex_i2c_master_axi_lite/rtl/verilog;../../../ips/gpio_axi_lite/rtl/verilog;../../../ips/i2c_axi_lite/rtl/verilog;../../../ips/mem_axi/rtl/verilog;../../../ips/pic_axi_lite/rtl/verilog;../../../ips/riscv/core/riscv;../../../ips/riscv/top_cache_axi/src_v;../../../ips/timer_axi_lite/rtl/verilog;../../../ips/uart_axi_lite/rtl/verilog;../../bench.riscv_cache_soc/verilog;../../rtl/verilog,,,,,
/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/riscv/core/riscv/riscv_lsu.v,1724934854,systemVerilog,,/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/riscv/core/riscv/riscv_mmu.v,/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/riscv/core/riscv/riscv_defs.v,riscv_lsu;riscv_lsu_fifo,,,../../../ips/axi4_to_lite/rtl/verilog;../../../ips/axi_lite/rtl/verilog;../../../ips/axi_switch/rtl/verilog;../../../ips/ex_i2c_master_axi_lite/rtl/verilog;../../../ips/gpio_axi_lite/rtl/verilog;../../../ips/i2c_axi_lite/rtl/verilog;../../../ips/mem_axi/rtl/verilog;../../../ips/pic_axi_lite/rtl/verilog;../../../ips/riscv/core/riscv;../../../ips/riscv/top_cache_axi/src_v;../../../ips/timer_axi_lite/rtl/verilog;../../../ips/uart_axi_lite/rtl/verilog;../../bench.riscv_cache_soc/verilog;../../rtl/verilog,,,,,
/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/riscv/core/riscv/riscv_mmu.v,1724934854,systemVerilog,,/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/riscv/core/riscv/riscv_multiplier.v,/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/riscv/core/riscv/riscv_defs.v,riscv_mmu,,,../../../ips/axi4_to_lite/rtl/verilog;../../../ips/axi_lite/rtl/verilog;../../../ips/axi_switch/rtl/verilog;../../../ips/ex_i2c_master_axi_lite/rtl/verilog;../../../ips/gpio_axi_lite/rtl/verilog;../../../ips/i2c_axi_lite/rtl/verilog;../../../ips/mem_axi/rtl/verilog;../../../ips/pic_axi_lite/rtl/verilog;../../../ips/riscv/core/riscv;../../../ips/riscv/top_cache_axi/src_v;../../../ips/timer_axi_lite/rtl/verilog;../../../ips/uart_axi_lite/rtl/verilog;../../bench.riscv_cache_soc/verilog;../../rtl/verilog,,,,,
/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/riscv/core/riscv/riscv_multiplier.v,1724934854,systemVerilog,,/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/riscv/core/riscv/riscv_pipe_ctrl.v,/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/riscv/core/riscv/riscv_defs.v,riscv_multiplier,,,../../../ips/axi4_to_lite/rtl/verilog;../../../ips/axi_lite/rtl/verilog;../../../ips/axi_switch/rtl/verilog;../../../ips/ex_i2c_master_axi_lite/rtl/verilog;../../../ips/gpio_axi_lite/rtl/verilog;../../../ips/i2c_axi_lite/rtl/verilog;../../../ips/mem_axi/rtl/verilog;../../../ips/pic_axi_lite/rtl/verilog;../../../ips/riscv/core/riscv;../../../ips/riscv/top_cache_axi/src_v;../../../ips/timer_axi_lite/rtl/verilog;../../../ips/uart_axi_lite/rtl/verilog;../../bench.riscv_cache_soc/verilog;../../rtl/verilog,,,,,
/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/riscv/core/riscv/riscv_pipe_ctrl.v,1724934854,systemVerilog,,/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/riscv/core/riscv/riscv_regfile.v,/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/riscv/core/riscv/riscv_defs.v,riscv_pipe_ctrl,,,../../../ips/axi4_to_lite/rtl/verilog;../../../ips/axi_lite/rtl/verilog;../../../ips/axi_switch/rtl/verilog;../../../ips/ex_i2c_master_axi_lite/rtl/verilog;../../../ips/gpio_axi_lite/rtl/verilog;../../../ips/i2c_axi_lite/rtl/verilog;../../../ips/mem_axi/rtl/verilog;../../../ips/pic_axi_lite/rtl/verilog;../../../ips/riscv/core/riscv;../../../ips/riscv/top_cache_axi/src_v;../../../ips/timer_axi_lite/rtl/verilog;../../../ips/uart_axi_lite/rtl/verilog;../../bench.riscv_cache_soc/verilog;../../rtl/verilog,,,,,
/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/riscv/core/riscv/riscv_regfile.v,1724934854,systemVerilog,,/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/riscv/core/riscv/riscv_trace_sim.v,,riscv_regfile,,,../../../ips/axi4_to_lite/rtl/verilog;../../../ips/axi_lite/rtl/verilog;../../../ips/axi_switch/rtl/verilog;../../../ips/ex_i2c_master_axi_lite/rtl/verilog;../../../ips/gpio_axi_lite/rtl/verilog;../../../ips/i2c_axi_lite/rtl/verilog;../../../ips/mem_axi/rtl/verilog;../../../ips/pic_axi_lite/rtl/verilog;../../../ips/riscv/core/riscv;../../../ips/riscv/top_cache_axi/src_v;../../../ips/timer_axi_lite/rtl/verilog;../../../ips/uart_axi_lite/rtl/verilog;../../bench.riscv_cache_soc/verilog;../../rtl/verilog,,,,,
/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/riscv/core/riscv/riscv_trace_sim.v,1724934854,systemVerilog,,/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/riscv/core/riscv/riscv_xilinx_2r1w.v,/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/riscv/core/riscv/riscv_defs.v,riscv_trace_sim,,,../../../ips/axi4_to_lite/rtl/verilog;../../../ips/axi_lite/rtl/verilog;../../../ips/axi_switch/rtl/verilog;../../../ips/ex_i2c_master_axi_lite/rtl/verilog;../../../ips/gpio_axi_lite/rtl/verilog;../../../ips/i2c_axi_lite/rtl/verilog;../../../ips/mem_axi/rtl/verilog;../../../ips/pic_axi_lite/rtl/verilog;../../../ips/riscv/core/riscv;../../../ips/riscv/top_cache_axi/src_v;../../../ips/timer_axi_lite/rtl/verilog;../../../ips/uart_axi_lite/rtl/verilog;../../bench.riscv_cache_soc/verilog;../../rtl/verilog,,,,,
/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/riscv/core/riscv/riscv_xilinx_2r1w.v,1724934854,systemVerilog,,/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/gpio_axi_lite/rtl/verilog/gpio_axi_lite.v,,riscv_xilinx_2r1w,,,../../../ips/axi4_to_lite/rtl/verilog;../../../ips/axi_lite/rtl/verilog;../../../ips/axi_switch/rtl/verilog;../../../ips/ex_i2c_master_axi_lite/rtl/verilog;../../../ips/gpio_axi_lite/rtl/verilog;../../../ips/i2c_axi_lite/rtl/verilog;../../../ips/mem_axi/rtl/verilog;../../../ips/pic_axi_lite/rtl/verilog;../../../ips/riscv/core/riscv;../../../ips/riscv/top_cache_axi/src_v;../../../ips/timer_axi_lite/rtl/verilog;../../../ips/uart_axi_lite/rtl/verilog;../../bench.riscv_cache_soc/verilog;../../rtl/verilog,,,,,
/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/riscv/top_cache_axi/src_v/dcache.v,1724934854,systemVerilog,,/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/riscv/top_cache_axi/src_v/icache_data_ram.v,,dcache,,,../../../ips/axi4_to_lite/rtl/verilog;../../../ips/axi_lite/rtl/verilog;../../../ips/axi_switch/rtl/verilog;../../../ips/ex_i2c_master_axi_lite/rtl/verilog;../../../ips/gpio_axi_lite/rtl/verilog;../../../ips/i2c_axi_lite/rtl/verilog;../../../ips/mem_axi/rtl/verilog;../../../ips/pic_axi_lite/rtl/verilog;../../../ips/riscv/core/riscv;../../../ips/riscv/top_cache_axi/src_v;../../../ips/timer_axi_lite/rtl/verilog;../../../ips/uart_axi_lite/rtl/verilog;../../bench.riscv_cache_soc/verilog;../../rtl/verilog,,,,,
/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/riscv/top_cache_axi/src_v/dcache_axi.v,1725104635,systemVerilog,,/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/riscv/top_cache_axi/src_v/dcache_core_data_ram.v,,dcache_axi;dcache_axi_fifo,,,../../../ips/axi4_to_lite/rtl/verilog;../../../ips/axi_lite/rtl/verilog;../../../ips/axi_switch/rtl/verilog;../../../ips/ex_i2c_master_axi_lite/rtl/verilog;../../../ips/gpio_axi_lite/rtl/verilog;../../../ips/i2c_axi_lite/rtl/verilog;../../../ips/mem_axi/rtl/verilog;../../../ips/pic_axi_lite/rtl/verilog;../../../ips/riscv/core/riscv;../../../ips/riscv/top_cache_axi/src_v;../../../ips/timer_axi_lite/rtl/verilog;../../../ips/uart_axi_lite/rtl/verilog;../../bench.riscv_cache_soc/verilog;../../rtl/verilog,,,,,
/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/riscv/top_cache_axi/src_v/dcache_axi_axi.v,1724934854,systemVerilog,,/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/riscv/top_cache_axi/src_v/dcache_axi.v,,dcache_axi_axi,,,../../../ips/axi4_to_lite/rtl/verilog;../../../ips/axi_lite/rtl/verilog;../../../ips/axi_switch/rtl/verilog;../../../ips/ex_i2c_master_axi_lite/rtl/verilog;../../../ips/gpio_axi_lite/rtl/verilog;../../../ips/i2c_axi_lite/rtl/verilog;../../../ips/mem_axi/rtl/verilog;../../../ips/pic_axi_lite/rtl/verilog;../../../ips/riscv/core/riscv;../../../ips/riscv/top_cache_axi/src_v;../../../ips/timer_axi_lite/rtl/verilog;../../../ips/uart_axi_lite/rtl/verilog;../../bench.riscv_cache_soc/verilog;../../rtl/verilog,,,,,
/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/riscv/top_cache_axi/src_v/dcache_core.v,1725104153,systemVerilog,,/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/riscv/top_cache_axi/src_v/dcache_if_pmem.v,,dcache_core,,,../../../ips/axi4_to_lite/rtl/verilog;../../../ips/axi_lite/rtl/verilog;../../../ips/axi_switch/rtl/verilog;../../../ips/ex_i2c_master_axi_lite/rtl/verilog;../../../ips/gpio_axi_lite/rtl/verilog;../../../ips/i2c_axi_lite/rtl/verilog;../../../ips/mem_axi/rtl/verilog;../../../ips/pic_axi_lite/rtl/verilog;../../../ips/riscv/core/riscv;../../../ips/riscv/top_cache_axi/src_v;../../../ips/timer_axi_lite/rtl/verilog;../../../ips/uart_axi_lite/rtl/verilog;../../bench.riscv_cache_soc/verilog;../../rtl/verilog,,,,,
/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/riscv/top_cache_axi/src_v/dcache_core_data_ram.v,1724934854,systemVerilog,,/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/riscv/top_cache_axi/src_v/dcache_core_tag_ram.v,,dcache_core_data_ram,,,../../../ips/axi4_to_lite/rtl/verilog;../../../ips/axi_lite/rtl/verilog;../../../ips/axi_switch/rtl/verilog;../../../ips/ex_i2c_master_axi_lite/rtl/verilog;../../../ips/gpio_axi_lite/rtl/verilog;../../../ips/i2c_axi_lite/rtl/verilog;../../../ips/mem_axi/rtl/verilog;../../../ips/pic_axi_lite/rtl/verilog;../../../ips/riscv/core/riscv;../../../ips/riscv/top_cache_axi/src_v;../../../ips/timer_axi_lite/rtl/verilog;../../../ips/uart_axi_lite/rtl/verilog;../../bench.riscv_cache_soc/verilog;../../rtl/verilog,,,,,
/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/riscv/top_cache_axi/src_v/dcache_core_tag_ram.v,1724934854,systemVerilog,,/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/riscv/top_cache_axi/src_v/dcache_core.v,,dcache_core_tag_ram,,,../../../ips/axi4_to_lite/rtl/verilog;../../../ips/axi_lite/rtl/verilog;../../../ips/axi_switch/rtl/verilog;../../../ips/ex_i2c_master_axi_lite/rtl/verilog;../../../ips/gpio_axi_lite/rtl/verilog;../../../ips/i2c_axi_lite/rtl/verilog;../../../ips/mem_axi/rtl/verilog;../../../ips/pic_axi_lite/rtl/verilog;../../../ips/riscv/core/riscv;../../../ips/riscv/top_cache_axi/src_v;../../../ips/timer_axi_lite/rtl/verilog;../../../ips/uart_axi_lite/rtl/verilog;../../bench.riscv_cache_soc/verilog;../../rtl/verilog,,,,,
/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/riscv/top_cache_axi/src_v/dcache_if_pmem.v,1724934854,systemVerilog,,/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/riscv/top_cache_axi/src_v/dcache_mux.v,,dcache_if_pmem;dcache_if_pmem_fifo,,,../../../ips/axi4_to_lite/rtl/verilog;../../../ips/axi_lite/rtl/verilog;../../../ips/axi_switch/rtl/verilog;../../../ips/ex_i2c_master_axi_lite/rtl/verilog;../../../ips/gpio_axi_lite/rtl/verilog;../../../ips/i2c_axi_lite/rtl/verilog;../../../ips/mem_axi/rtl/verilog;../../../ips/pic_axi_lite/rtl/verilog;../../../ips/riscv/core/riscv;../../../ips/riscv/top_cache_axi/src_v;../../../ips/timer_axi_lite/rtl/verilog;../../../ips/uart_axi_lite/rtl/verilog;../../bench.riscv_cache_soc/verilog;../../rtl/verilog,,,,,
/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/riscv/top_cache_axi/src_v/dcache_mux.v,1724934854,systemVerilog,,/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/riscv/top_cache_axi/src_v/dcache_pmem_mux.v,,dcache_mux,,,../../../ips/axi4_to_lite/rtl/verilog;../../../ips/axi_lite/rtl/verilog;../../../ips/axi_switch/rtl/verilog;../../../ips/ex_i2c_master_axi_lite/rtl/verilog;../../../ips/gpio_axi_lite/rtl/verilog;../../../ips/i2c_axi_lite/rtl/verilog;../../../ips/mem_axi/rtl/verilog;../../../ips/pic_axi_lite/rtl/verilog;../../../ips/riscv/core/riscv;../../../ips/riscv/top_cache_axi/src_v;../../../ips/timer_axi_lite/rtl/verilog;../../../ips/uart_axi_lite/rtl/verilog;../../bench.riscv_cache_soc/verilog;../../rtl/verilog,,,,,
/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/riscv/top_cache_axi/src_v/dcache_pmem_mux.v,1724934854,systemVerilog,,/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/riscv/top_cache_axi/src_v/dcache.v,,dcache_pmem_mux,,,../../../ips/axi4_to_lite/rtl/verilog;../../../ips/axi_lite/rtl/verilog;../../../ips/axi_switch/rtl/verilog;../../../ips/ex_i2c_master_axi_lite/rtl/verilog;../../../ips/gpio_axi_lite/rtl/verilog;../../../ips/i2c_axi_lite/rtl/verilog;../../../ips/mem_axi/rtl/verilog;../../../ips/pic_axi_lite/rtl/verilog;../../../ips/riscv/core/riscv;../../../ips/riscv/top_cache_axi/src_v;../../../ips/timer_axi_lite/rtl/verilog;../../../ips/uart_axi_lite/rtl/verilog;../../bench.riscv_cache_soc/verilog;../../rtl/verilog,,,,,
/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/riscv/top_cache_axi/src_v/icache.v,1725104203,systemVerilog,,/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/riscv/core/riscv/riscv_alu.v,,icache,,,../../../ips/axi4_to_lite/rtl/verilog;../../../ips/axi_lite/rtl/verilog;../../../ips/axi_switch/rtl/verilog;../../../ips/ex_i2c_master_axi_lite/rtl/verilog;../../../ips/gpio_axi_lite/rtl/verilog;../../../ips/i2c_axi_lite/rtl/verilog;../../../ips/mem_axi/rtl/verilog;../../../ips/pic_axi_lite/rtl/verilog;../../../ips/riscv/core/riscv;../../../ips/riscv/top_cache_axi/src_v;../../../ips/timer_axi_lite/rtl/verilog;../../../ips/uart_axi_lite/rtl/verilog;../../bench.riscv_cache_soc/verilog;../../rtl/verilog,,,,,
/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/riscv/top_cache_axi/src_v/icache_data_ram.v,1724934854,systemVerilog,,/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/riscv/top_cache_axi/src_v/icache_tag_ram.v,,icache_data_ram,,,../../../ips/axi4_to_lite/rtl/verilog;../../../ips/axi_lite/rtl/verilog;../../../ips/axi_switch/rtl/verilog;../../../ips/ex_i2c_master_axi_lite/rtl/verilog;../../../ips/gpio_axi_lite/rtl/verilog;../../../ips/i2c_axi_lite/rtl/verilog;../../../ips/mem_axi/rtl/verilog;../../../ips/pic_axi_lite/rtl/verilog;../../../ips/riscv/core/riscv;../../../ips/riscv/top_cache_axi/src_v;../../../ips/timer_axi_lite/rtl/verilog;../../../ips/uart_axi_lite/rtl/verilog;../../bench.riscv_cache_soc/verilog;../../rtl/verilog,,,,,
/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/riscv/top_cache_axi/src_v/icache_tag_ram.v,1724934854,systemVerilog,,/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/riscv/top_cache_axi/src_v/icache.v,,icache_tag_ram,,,../../../ips/axi4_to_lite/rtl/verilog;../../../ips/axi_lite/rtl/verilog;../../../ips/axi_switch/rtl/verilog;../../../ips/ex_i2c_master_axi_lite/rtl/verilog;../../../ips/gpio_axi_lite/rtl/verilog;../../../ips/i2c_axi_lite/rtl/verilog;../../../ips/mem_axi/rtl/verilog;../../../ips/pic_axi_lite/rtl/verilog;../../../ips/riscv/core/riscv;../../../ips/riscv/top_cache_axi/src_v;../../../ips/timer_axi_lite/rtl/verilog;../../../ips/uart_axi_lite/rtl/verilog;../../bench.riscv_cache_soc/verilog;../../rtl/verilog,,,,,
/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/timer_axi_lite/rtl/verilog/timer_axi_lite.v,1725635567,systemVerilog,,/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/uart_axi_lite/rtl/verilog/uart_axi_lite.v,/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/timer_axi_lite/rtl/verilog/timer_axi_lite_if.v;/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/timer_axi_lite/rtl/verilog/timer_tick.v,timer_axi_lite,,,../../../ips/axi4_to_lite/rtl/verilog;../../../ips/axi_lite/rtl/verilog;../../../ips/axi_switch/rtl/verilog;../../../ips/ex_i2c_master_axi_lite/rtl/verilog;../../../ips/gpio_axi_lite/rtl/verilog;../../../ips/i2c_axi_lite/rtl/verilog;../../../ips/mem_axi/rtl/verilog;../../../ips/pic_axi_lite/rtl/verilog;../../../ips/riscv/core/riscv;../../../ips/riscv/top_cache_axi/src_v;../../../ips/timer_axi_lite/rtl/verilog;../../../ips/uart_axi_lite/rtl/verilog;../../bench.riscv_cache_soc/verilog;../../rtl/verilog,,,,,
/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/timer_axi_lite/rtl/verilog/timer_axi_lite_if.v,1725632954,verilog,,,,timer_axi_lite_if,,,,,,,,
/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/timer_axi_lite/rtl/verilog/timer_tick.v,1725699273,verilog,,,,timer_tick,,,,,,,,
/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/uart_axi_lite/rtl/verilog/uart_axi_lite.v,1763981866,systemVerilog,,/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/hw/rtl/verilog/riscv_cache_soc.v,/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/uart_axi_lite/rtl/verilog/uart_axi_lite_if.v;/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/uart_axi_lite/rtl/verilog/uart_core.v,uart_axi_lite,,,../../../ips/axi4_to_lite/rtl/verilog;../../../ips/axi_lite/rtl/verilog;../../../ips/axi_switch/rtl/verilog;../../../ips/ex_i2c_master_axi_lite/rtl/verilog;../../../ips/gpio_axi_lite/rtl/verilog;../../../ips/i2c_axi_lite/rtl/verilog;../../../ips/mem_axi/rtl/verilog;../../../ips/pic_axi_lite/rtl/verilog;../../../ips/riscv/core/riscv;../../../ips/riscv/top_cache_axi/src_v;../../../ips/timer_axi_lite/rtl/verilog;../../../ips/uart_axi_lite/rtl/verilog;../../bench.riscv_cache_soc/verilog;../../rtl/verilog,,,,,
/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/uart_axi_lite/rtl/verilog/uart_axi_lite_if.v,1725286650,verilog,,,,uart_axi_lite_if,,,,,,,,
/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/uart_axi_lite/rtl/verilog/uart_core.v,1756386365,verilog,,,/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/uart_axi_lite/rtl/verilog/uart_csr.v;/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/uart_axi_lite/rtl/verilog/uart_tx.v;/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/uart_axi_lite/rtl/verilog/uart_rx.v,uart_core,,,,,,,,
/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/uart_axi_lite/rtl/verilog/uart_csr.v,1756191187,verilog,,,,uart_csr,,,,,,,,
/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/uart_axi_lite/rtl/verilog/uart_fifo_sync_wt.v,1756192785,verilog,,,,uart_fifo_sync_wt,,,,,,,,
/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/uart_axi_lite/rtl/verilog/uart_rx.v,1756386315,verilog,,,/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/uart_axi_lite/rtl/verilog/uart_fifo_sync_wt.v,uart_rx,,,,,,,,
/home/sogang/Desktop/riscv_platform_1020/riscv32im_soc/ips/uart_axi_lite/rtl/verilog/uart_tx.v,1756999369,verilog,,,,uart_tx,,,,,,,,
