#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Thu Oct  5 12:55:43 2023
# Process ID: 22880
# Current directory: D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18720 D:\ADAM_LAB\IZ_Neuron_FPGA\FPGA_Implementation\DG_granule_model\DG_granule_model.xpr
# Log file: D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/vivado.log
# Journal file: D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model\vivado.jou
# Running On: LAPTOP-U9EM5UJ6, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 8, Host memory: 17007 MB
#-----------------------------------------------------------
Sourcing tcl script 'C:/Xilinx/Vivado/2021.2/scripts/Vivado_init.tcl'
start_gui
open_project D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1566.641 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'DG_granule_model_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'DG_granule_model_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim/v_initial.mem'
INFO: [SIM-utils-43] Exported 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim/u_initial.mem'
INFO: [SIM-utils-43] Exported 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim/i_tb_initial.mem'
INFO: [SIM-utils-43] Exported 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim/i_tb_initial.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DG_granule_model_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 32 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DG_granule_model_tb_behav xil_defaultlib.DG_granule_model_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 32 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DG_granule_model_tb_behav xil_defaultlib.DG_granule_model_tb xil_defaultlib.glbl -log elaborate.log 
Using 32 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DG_granule_model_tb_behav -key {Behavioral:sim_1:Functional:DG_granule_model_tb} -tclbatch {DG_granule_model_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source DG_granule_model_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DG_granule_model_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1607.195 ; gain = 19.199
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/DG_granule_model_tb/u_DG_granule_model/u_Izhikevich_model_pipeline_multiple/clk}} {{/DG_granule_model_tb/u_DG_granule_model/u_Izhikevich_model_pipeline_multiple/spikes}} {{/DG_granule_model_tb/u_DG_granule_model/u_Izhikevich_model_pipeline_multiple/v_reg}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'DG_granule_model_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'DG_granule_model_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim/v_initial.mem'
INFO: [SIM-utils-43] Exported 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim/u_initial.mem'
INFO: [SIM-utils-43] Exported 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim/i_tb_initial.mem'
INFO: [SIM-utils-43] Exported 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim/i_tb_initial.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DG_granule_model_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'DG_granule_model_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 32 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DG_granule_model_tb_behav xil_defaultlib.DG_granule_model_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 32 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DG_granule_model_tb_behav xil_defaultlib.DG_granule_model_tb xil_defaultlib.glbl -log elaborate.log 
Using 32 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1607.195 ; gain = 0.000
run 300 ms
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 1607.875 ; gain = 0.680
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/DG_granule_model_tb/i}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/DG_granule_model_tb/u_DG_granule_model/u_Izhikevich_model_pipeline_multiple/i}} 
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 86776 KB (Peak: 86776 KB), Simulation CPU Usage: 15968 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'DG_granule_model_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DG_granule_model_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'DG_granule_model_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 32 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DG_granule_model_tb_behav xil_defaultlib.DG_granule_model_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 32 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DG_granule_model_tb_behav xil_defaultlib.DG_granule_model_tb xil_defaultlib.glbl -log elaborate.log 
Using 32 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1607.875 ; gain = 0.000
run 300 ms
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 1612.113 ; gain = 4.238
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'DG_granule_model_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DG_granule_model_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_add/double_add_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_add
INFO: [VRFC 10-311] analyzing module double_add_addsub
INFO: [VRFC 10-311] analyzing module double_add_addsub_logic
INFO: [VRFC 10-311] analyzing module double_add_align_add
INFO: [VRFC 10-311] analyzing module double_add_alignment
INFO: [VRFC 10-311] analyzing module double_add_carry_chain
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized10
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized11
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized5
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized6
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized8
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized8_4
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized9
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized9_2
INFO: [VRFC 10-311] analyzing module double_add_compare
INFO: [VRFC 10-311] analyzing module double_add_compare_eq
INFO: [VRFC 10-311] analyzing module double_add_compare_eq_im
INFO: [VRFC 10-311] analyzing module double_add_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module double_add_compare_eq_im__parameterized0_3
INFO: [VRFC 10-311] analyzing module double_add_compare_gt
INFO: [VRFC 10-311] analyzing module double_add_compare_gt_1
INFO: [VRFC 10-311] analyzing module double_add_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_add_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_add_flt_add
INFO: [VRFC 10-311] analyzing module double_add_flt_add_exp
INFO: [VRFC 10-311] analyzing module double_add_flt_add_logic
INFO: [VRFC 10-311] analyzing module double_add_flt_dec_op
INFO: [VRFC 10-311] analyzing module double_add_flt_round_bit
INFO: [VRFC 10-311] analyzing module double_add_lead_zero_encode
INFO: [VRFC 10-311] analyzing module double_add_norm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_add_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_add_special_detect
INFO: [VRFC 10-311] analyzing module double_add_special_detect_0
INFO: [VRFC 10-311] analyzing module double_add_zero_det_sel
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_compare/double_compare_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_compare
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized0_2
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized1_3
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_compare_compare_eq
INFO: [VRFC 10-311] analyzing module double_compare_compare_eq_im
INFO: [VRFC 10-311] analyzing module double_compare_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module double_compare_compare_eq_im__parameterized0_0
INFO: [VRFC 10-311] analyzing module double_compare_compare_gt
INFO: [VRFC 10-311] analyzing module double_compare_compare_ne_im
INFO: [VRFC 10-311] analyzing module double_compare_compare_ne_im_1
INFO: [VRFC 10-311] analyzing module double_compare_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_compare_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_compare_fp_cmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_sub/double_sub_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_sub
INFO: [VRFC 10-311] analyzing module double_sub_addsub
INFO: [VRFC 10-311] analyzing module double_sub_addsub_logic
INFO: [VRFC 10-311] analyzing module double_sub_align_add
INFO: [VRFC 10-311] analyzing module double_sub_alignment
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized10
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized11
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized5
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized6
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized8
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized8_4
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized9
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized9_2
INFO: [VRFC 10-311] analyzing module double_sub_compare
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_im
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_im__parameterized0_3
INFO: [VRFC 10-311] analyzing module double_sub_compare_gt
INFO: [VRFC 10-311] analyzing module double_sub_compare_gt_1
INFO: [VRFC 10-311] analyzing module double_sub_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_sub_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_sub_flt_add
INFO: [VRFC 10-311] analyzing module double_sub_flt_add_exp
INFO: [VRFC 10-311] analyzing module double_sub_flt_add_logic
INFO: [VRFC 10-311] analyzing module double_sub_flt_dec_op
INFO: [VRFC 10-311] analyzing module double_sub_flt_round_bit
INFO: [VRFC 10-311] analyzing module double_sub_lead_zero_encode
INFO: [VRFC 10-311] analyzing module double_sub_norm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_sub_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_sub_special_detect
INFO: [VRFC 10-311] analyzing module double_sub_special_detect_0
INFO: [VRFC 10-311] analyzing module double_sub_zero_det_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/double_mul_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_mul
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized0_3
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module double_mul_compare_eq_im
INFO: [VRFC 10-311] analyzing module double_mul_compare_eq_im_2
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper_0
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized3
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized4
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized5
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized6
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized7
INFO: [VRFC 10-311] analyzing module double_mul_fix_mult
INFO: [VRFC 10-311] analyzing module double_mul_fix_mult_dsp48e1_dbl
INFO: [VRFC 10-311] analyzing module double_mul_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_mul_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_mul_flt_dec_op_lat
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult_exp
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult_round
INFO: [VRFC 10-311] analyzing module double_mul_flt_round_bit
INFO: [VRFC 10-311] analyzing module double_mul_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_mul_special_detect
INFO: [VRFC 10-311] analyzing module double_mul_special_detect_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_div/double_div_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_div
INFO: [VRFC 10-311] analyzing module double_div_carry_chain
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_100
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_101
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_102
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_103
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_104
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_105
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_106
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_107
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_54
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_55
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_56
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_57
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_58
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_59
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_60
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_61
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_62
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_63
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_64
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_65
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_66
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_67
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_68
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_69
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_70
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_71
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_72
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_73
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_74
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_75
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_76
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_77
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_78
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_79
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_80
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_81
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_82
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_83
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_84
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_85
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_86
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_87
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_88
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_89
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_90
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_91
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_92
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_93
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_94
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_95
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_96
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_97
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_98
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_99
INFO: [VRFC 10-311] analyzing module double_div_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_div_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_div_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_div_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_div_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_div_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_div_flt_dec_op_lat
INFO: [VRFC 10-311] analyzing module double_div_flt_div
INFO: [VRFC 10-311] analyzing module double_div_flt_div_exp
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_0
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_1
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_10
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_11
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_12
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_13
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_14
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_15
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_16
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_17
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_18
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_19
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_2
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_20
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_21
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_22
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_23
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_24
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_25
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_26
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_27
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_28
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_29
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_3
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_30
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_31
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_32
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_33
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_34
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_35
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_36
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_37
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_38
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_39
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_4
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_40
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_41
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_42
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_43
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_44
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_45
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_46
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_47
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_48
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_49
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_5
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_50
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_51
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_52
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_53
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_6
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_7
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_8
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_9
INFO: [VRFC 10-311] analyzing module double_div_flt_round_bit
INFO: [VRFC 10-311] analyzing module double_div_renorm_and_round_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/clk_400/clk_400_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_400
INFO: [VRFC 10-311] analyzing module clk_400_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DG_granule_model
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Izhikevich_model_pipeline_multiple
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sim_1/new/DG_granule_model_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DG_granule_model_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1612.113 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1612.113 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'DG_granule_model_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 32 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DG_granule_model_tb_behav xil_defaultlib.DG_granule_model_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 32 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DG_granule_model_tb_behav xil_defaultlib.DG_granule_model_tb xil_defaultlib.glbl -log elaborate.log 
Using 32 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module xil_defaultlib.clk_400_clk_wiz
Compiling module xil_defaultlib.clk_400
Compiling module unisims_ver.GND
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.double_sub
Compiling module xil_defaultlib.double_div
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module xil_defaultlib.double_mul
Compiling module xil_defaultlib.double_add
Compiling module xil_defaultlib.double_compare
Compiling module xil_defaultlib.Izhikevich_model_pipeline_multip...
Compiling module xil_defaultlib.DG_granule_model
Compiling module xil_defaultlib.DG_granule_model_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot DG_granule_model_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 1612.113 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 1612.113 ; gain = 0.000
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 1615.586 ; gain = 3.473
run 300 ms
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1615.586 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/DG_granule_model_tb/u_DG_granule_model/u_Izhikevich_model_pipeline_multiple/pointer}} {{/DG_granule_model_tb/u_DG_granule_model/u_Izhikevich_model_pipeline_multiple/waste}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/DG_granule_model_tb/u_DG_granule_model/u_Izhikevich_model_pipeline_multiple/v_first_reg}} {{/DG_granule_model_tb/u_DG_granule_model/u_Izhikevich_model_pipeline_multiple/v_second_reg}} {{/DG_granule_model_tb/u_DG_granule_model/u_Izhikevich_model_pipeline_multiple/v_wire}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'DG_granule_model_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DG_granule_model_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'DG_granule_model_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 32 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DG_granule_model_tb_behav xil_defaultlib.DG_granule_model_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 32 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DG_granule_model_tb_behav xil_defaultlib.DG_granule_model_tb xil_defaultlib.glbl -log elaborate.log 
Using 32 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module xil_defaultlib.clk_400_clk_wiz
Compiling module xil_defaultlib.clk_400
Compiling module unisims_ver.GND
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.double_sub
Compiling module xil_defaultlib.double_div
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module xil_defaultlib.double_mul
Compiling module xil_defaultlib.double_add
Compiling module xil_defaultlib.double_compare
Compiling module xil_defaultlib.Izhikevich_model_pipeline_multip...
Compiling module xil_defaultlib.DG_granule_model
Compiling module xil_defaultlib.DG_granule_model_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot DG_granule_model_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 1624.160 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 1624.160 ; gain = 0.000
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 1624.715 ; gain = 0.555
run 300 ms
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1625.215 ; gain = 0.500
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/DG_granule_model_tb/rstp}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'DG_granule_model_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DG_granule_model_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_add/double_add_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_add
INFO: [VRFC 10-311] analyzing module double_add_addsub
INFO: [VRFC 10-311] analyzing module double_add_addsub_logic
INFO: [VRFC 10-311] analyzing module double_add_align_add
INFO: [VRFC 10-311] analyzing module double_add_alignment
INFO: [VRFC 10-311] analyzing module double_add_carry_chain
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized10
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized11
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized5
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized6
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized8
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized8_4
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized9
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized9_2
INFO: [VRFC 10-311] analyzing module double_add_compare
INFO: [VRFC 10-311] analyzing module double_add_compare_eq
INFO: [VRFC 10-311] analyzing module double_add_compare_eq_im
INFO: [VRFC 10-311] analyzing module double_add_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module double_add_compare_eq_im__parameterized0_3
INFO: [VRFC 10-311] analyzing module double_add_compare_gt
INFO: [VRFC 10-311] analyzing module double_add_compare_gt_1
INFO: [VRFC 10-311] analyzing module double_add_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_add_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_add_flt_add
INFO: [VRFC 10-311] analyzing module double_add_flt_add_exp
INFO: [VRFC 10-311] analyzing module double_add_flt_add_logic
INFO: [VRFC 10-311] analyzing module double_add_flt_dec_op
INFO: [VRFC 10-311] analyzing module double_add_flt_round_bit
INFO: [VRFC 10-311] analyzing module double_add_lead_zero_encode
INFO: [VRFC 10-311] analyzing module double_add_norm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_add_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_add_special_detect
INFO: [VRFC 10-311] analyzing module double_add_special_detect_0
INFO: [VRFC 10-311] analyzing module double_add_zero_det_sel
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'DG_granule_model_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 32 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DG_granule_model_tb_behav xil_defaultlib.DG_granule_model_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 32 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DG_granule_model_tb_behav xil_defaultlib.DG_granule_model_tb xil_defaultlib.glbl -log elaborate.log 
Using 32 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module xil_defaultlib.clk_400_clk_wiz
Compiling module xil_defaultlib.clk_400
Compiling module unisims_ver.GND
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.double_sub
Compiling module xil_defaultlib.double_div
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module xil_defaultlib.double_mul
Compiling module xil_defaultlib.double_add
Compiling module xil_defaultlib.double_compare
Compiling module xil_defaultlib.Izhikevich_model_pipeline_multip...
Compiling module xil_defaultlib.DG_granule_model
Compiling module xil_defaultlib.DG_granule_model_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot DG_granule_model_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 1625.215 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 1625.215 ; gain = 0.000
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 1625.215 ; gain = 0.000
run 300 ms
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1625.793 ; gain = 0.578
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/DG_granule_model_tb/u_DG_granule_model/u_Izhikevich_model_pipeline_multiple/C}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/DG_granule_model_tb/u_DG_granule_model/u_Izhikevich_model_pipeline_multiple/clk}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'DG_granule_model_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DG_granule_model_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_add/double_add_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_add
INFO: [VRFC 10-311] analyzing module double_add_addsub
INFO: [VRFC 10-311] analyzing module double_add_addsub_logic
INFO: [VRFC 10-311] analyzing module double_add_align_add
INFO: [VRFC 10-311] analyzing module double_add_alignment
INFO: [VRFC 10-311] analyzing module double_add_carry_chain
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized10
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized11
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized5
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized6
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized8
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized8_4
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized9
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized9_2
INFO: [VRFC 10-311] analyzing module double_add_compare
INFO: [VRFC 10-311] analyzing module double_add_compare_eq
INFO: [VRFC 10-311] analyzing module double_add_compare_eq_im
INFO: [VRFC 10-311] analyzing module double_add_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module double_add_compare_eq_im__parameterized0_3
INFO: [VRFC 10-311] analyzing module double_add_compare_gt
INFO: [VRFC 10-311] analyzing module double_add_compare_gt_1
INFO: [VRFC 10-311] analyzing module double_add_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_add_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_add_flt_add
INFO: [VRFC 10-311] analyzing module double_add_flt_add_exp
INFO: [VRFC 10-311] analyzing module double_add_flt_add_logic
INFO: [VRFC 10-311] analyzing module double_add_flt_dec_op
INFO: [VRFC 10-311] analyzing module double_add_flt_round_bit
INFO: [VRFC 10-311] analyzing module double_add_lead_zero_encode
INFO: [VRFC 10-311] analyzing module double_add_norm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_add_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_add_special_detect
INFO: [VRFC 10-311] analyzing module double_add_special_detect_0
INFO: [VRFC 10-311] analyzing module double_add_zero_det_sel
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_compare/double_compare_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_compare
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized0_2
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized1_3
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_compare_compare_eq
INFO: [VRFC 10-311] analyzing module double_compare_compare_eq_im
INFO: [VRFC 10-311] analyzing module double_compare_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module double_compare_compare_eq_im__parameterized0_0
INFO: [VRFC 10-311] analyzing module double_compare_compare_gt
INFO: [VRFC 10-311] analyzing module double_compare_compare_ne_im
INFO: [VRFC 10-311] analyzing module double_compare_compare_ne_im_1
INFO: [VRFC 10-311] analyzing module double_compare_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_compare_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_compare_fp_cmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_sub/double_sub_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_sub
INFO: [VRFC 10-311] analyzing module double_sub_addsub
INFO: [VRFC 10-311] analyzing module double_sub_addsub_logic
INFO: [VRFC 10-311] analyzing module double_sub_align_add
INFO: [VRFC 10-311] analyzing module double_sub_alignment
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized10
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized11
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized5
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized6
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized8
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized8_4
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized9
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized9_2
INFO: [VRFC 10-311] analyzing module double_sub_compare
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_im
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_im__parameterized0_3
INFO: [VRFC 10-311] analyzing module double_sub_compare_gt
INFO: [VRFC 10-311] analyzing module double_sub_compare_gt_1
INFO: [VRFC 10-311] analyzing module double_sub_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_sub_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_sub_flt_add
INFO: [VRFC 10-311] analyzing module double_sub_flt_add_exp
INFO: [VRFC 10-311] analyzing module double_sub_flt_add_logic
INFO: [VRFC 10-311] analyzing module double_sub_flt_dec_op
INFO: [VRFC 10-311] analyzing module double_sub_flt_round_bit
INFO: [VRFC 10-311] analyzing module double_sub_lead_zero_encode
INFO: [VRFC 10-311] analyzing module double_sub_norm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_sub_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_sub_special_detect
INFO: [VRFC 10-311] analyzing module double_sub_special_detect_0
INFO: [VRFC 10-311] analyzing module double_sub_zero_det_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/double_mul_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_mul
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized0_3
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module double_mul_compare_eq_im
INFO: [VRFC 10-311] analyzing module double_mul_compare_eq_im_2
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper_0
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized3
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized4
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized5
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized6
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized7
INFO: [VRFC 10-311] analyzing module double_mul_fix_mult
INFO: [VRFC 10-311] analyzing module double_mul_fix_mult_dsp48e1_dbl
INFO: [VRFC 10-311] analyzing module double_mul_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_mul_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_mul_flt_dec_op_lat
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult_exp
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult_round
INFO: [VRFC 10-311] analyzing module double_mul_flt_round_bit
INFO: [VRFC 10-311] analyzing module double_mul_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_mul_special_detect
INFO: [VRFC 10-311] analyzing module double_mul_special_detect_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_div/double_div_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_div
INFO: [VRFC 10-311] analyzing module double_div_carry_chain
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_100
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_101
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_102
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_103
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_104
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_105
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_106
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_107
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_54
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_55
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_56
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_57
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_58
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_59
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_60
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_61
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_62
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_63
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_64
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_65
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_66
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_67
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_68
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_69
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_70
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_71
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_72
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_73
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_74
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_75
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_76
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_77
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_78
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_79
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_80
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_81
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_82
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_83
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_84
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_85
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_86
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_87
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_88
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_89
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_90
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_91
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_92
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_93
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_94
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_95
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_96
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_97
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_98
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_99
INFO: [VRFC 10-311] analyzing module double_div_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_div_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_div_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_div_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_div_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_div_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_div_flt_dec_op_lat
INFO: [VRFC 10-311] analyzing module double_div_flt_div
INFO: [VRFC 10-311] analyzing module double_div_flt_div_exp
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_0
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_1
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_10
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_11
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_12
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_13
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_14
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_15
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_16
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_17
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_18
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_19
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_2
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_20
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_21
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_22
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_23
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_24
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_25
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_26
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_27
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_28
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_29
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_3
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_30
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_31
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_32
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_33
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_34
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_35
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_36
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_37
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_38
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_39
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_4
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_40
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_41
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_42
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_43
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_44
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_45
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_46
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_47
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_48
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_49
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_5
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_50
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_51
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_52
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_53
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_6
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_7
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_8
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_9
INFO: [VRFC 10-311] analyzing module double_div_flt_round_bit
INFO: [VRFC 10-311] analyzing module double_div_renorm_and_round_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/clk_400/clk_400_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_400
INFO: [VRFC 10-311] analyzing module clk_400_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DG_granule_model
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Izhikevich_model_pipeline_multiple
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sim_1/new/DG_granule_model_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DG_granule_model_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim/glbl.v:6]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1753.543 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1753.543 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'DG_granule_model_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 32 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DG_granule_model_tb_behav xil_defaultlib.DG_granule_model_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 32 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DG_granule_model_tb_behav xil_defaultlib.DG_granule_model_tb xil_defaultlib.glbl -log elaborate.log 
Using 32 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module xil_defaultlib.clk_400_clk_wiz
Compiling module xil_defaultlib.clk_400
Compiling module unisims_ver.GND
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.double_sub
Compiling module xil_defaultlib.double_div
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module xil_defaultlib.double_mul
Compiling module xil_defaultlib.double_add
Compiling module xil_defaultlib.double_compare
Compiling module xil_defaultlib.Izhikevich_model_pipeline_multip...
Compiling module xil_defaultlib.DG_granule_model
Compiling module xil_defaultlib.DG_granule_model_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot DG_granule_model_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 1753.543 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 1753.543 ; gain = 0.000
Time resolution is 1 ps
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance DG_granule_model_tb.u_DG_granule_model.inst_clk_400.inst.mmcm_adv_inst 
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1754.145 ; gain = 0.602
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1754.145 ; gain = 0.602
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:40 . Memory (MB): peak = 1754.145 ; gain = 0.602
run 300 ms
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:51 . Memory (MB): peak = 1754.473 ; gain = 0.305
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 92764 KB (Peak: 92764 KB), Simulation CPU Usage: 31577 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'DG_granule_model_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DG_granule_model_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_add/double_add_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_add
INFO: [VRFC 10-311] analyzing module double_add_addsub
INFO: [VRFC 10-311] analyzing module double_add_addsub_logic
INFO: [VRFC 10-311] analyzing module double_add_align_add
INFO: [VRFC 10-311] analyzing module double_add_alignment
INFO: [VRFC 10-311] analyzing module double_add_carry_chain
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized10
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized11
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized5
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized6
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized8
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized8_4
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized9
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized9_2
INFO: [VRFC 10-311] analyzing module double_add_compare
INFO: [VRFC 10-311] analyzing module double_add_compare_eq
INFO: [VRFC 10-311] analyzing module double_add_compare_eq_im
INFO: [VRFC 10-311] analyzing module double_add_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module double_add_compare_eq_im__parameterized0_3
INFO: [VRFC 10-311] analyzing module double_add_compare_gt
INFO: [VRFC 10-311] analyzing module double_add_compare_gt_1
INFO: [VRFC 10-311] analyzing module double_add_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_add_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_add_flt_add
INFO: [VRFC 10-311] analyzing module double_add_flt_add_exp
INFO: [VRFC 10-311] analyzing module double_add_flt_add_logic
INFO: [VRFC 10-311] analyzing module double_add_flt_dec_op
INFO: [VRFC 10-311] analyzing module double_add_flt_round_bit
INFO: [VRFC 10-311] analyzing module double_add_lead_zero_encode
INFO: [VRFC 10-311] analyzing module double_add_norm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_add_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_add_special_detect
INFO: [VRFC 10-311] analyzing module double_add_special_detect_0
INFO: [VRFC 10-311] analyzing module double_add_zero_det_sel
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_compare/double_compare_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_compare
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized0_2
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized1_3
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_compare_compare_eq
INFO: [VRFC 10-311] analyzing module double_compare_compare_eq_im
INFO: [VRFC 10-311] analyzing module double_compare_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module double_compare_compare_eq_im__parameterized0_0
INFO: [VRFC 10-311] analyzing module double_compare_compare_gt
INFO: [VRFC 10-311] analyzing module double_compare_compare_ne_im
INFO: [VRFC 10-311] analyzing module double_compare_compare_ne_im_1
INFO: [VRFC 10-311] analyzing module double_compare_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_compare_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_compare_fp_cmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_sub/double_sub_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_sub
INFO: [VRFC 10-311] analyzing module double_sub_addsub
INFO: [VRFC 10-311] analyzing module double_sub_addsub_logic
INFO: [VRFC 10-311] analyzing module double_sub_align_add
INFO: [VRFC 10-311] analyzing module double_sub_alignment
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized10
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized11
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized5
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized6
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized8
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized8_4
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized9
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized9_2
INFO: [VRFC 10-311] analyzing module double_sub_compare
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_im
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_im__parameterized0_3
INFO: [VRFC 10-311] analyzing module double_sub_compare_gt
INFO: [VRFC 10-311] analyzing module double_sub_compare_gt_1
INFO: [VRFC 10-311] analyzing module double_sub_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_sub_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_sub_flt_add
INFO: [VRFC 10-311] analyzing module double_sub_flt_add_exp
INFO: [VRFC 10-311] analyzing module double_sub_flt_add_logic
INFO: [VRFC 10-311] analyzing module double_sub_flt_dec_op
INFO: [VRFC 10-311] analyzing module double_sub_flt_round_bit
INFO: [VRFC 10-311] analyzing module double_sub_lead_zero_encode
INFO: [VRFC 10-311] analyzing module double_sub_norm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_sub_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_sub_special_detect
INFO: [VRFC 10-311] analyzing module double_sub_special_detect_0
INFO: [VRFC 10-311] analyzing module double_sub_zero_det_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/double_mul_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_mul
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized0_3
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module double_mul_compare_eq_im
INFO: [VRFC 10-311] analyzing module double_mul_compare_eq_im_2
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper_0
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized3
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized4
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized5
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized6
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized7
INFO: [VRFC 10-311] analyzing module double_mul_fix_mult
INFO: [VRFC 10-311] analyzing module double_mul_fix_mult_dsp48e1_dbl
INFO: [VRFC 10-311] analyzing module double_mul_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_mul_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_mul_flt_dec_op_lat
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult_exp
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult_round
INFO: [VRFC 10-311] analyzing module double_mul_flt_round_bit
INFO: [VRFC 10-311] analyzing module double_mul_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_mul_special_detect
INFO: [VRFC 10-311] analyzing module double_mul_special_detect_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_div/double_div_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_div
INFO: [VRFC 10-311] analyzing module double_div_carry_chain
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_100
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_101
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_102
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_103
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_104
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_105
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_106
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_107
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_54
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_55
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_56
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_57
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_58
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_59
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_60
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_61
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_62
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_63
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_64
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_65
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_66
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_67
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_68
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_69
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_70
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_71
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_72
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_73
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_74
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_75
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_76
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_77
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_78
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_79
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_80
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_81
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_82
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_83
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_84
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_85
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_86
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_87
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_88
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_89
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_90
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_91
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_92
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_93
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_94
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_95
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_96
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_97
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_98
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_99
INFO: [VRFC 10-311] analyzing module double_div_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_div_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_div_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_div_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_div_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_div_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_div_flt_dec_op_lat
INFO: [VRFC 10-311] analyzing module double_div_flt_div
INFO: [VRFC 10-311] analyzing module double_div_flt_div_exp
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_0
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_1
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_10
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_11
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_12
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_13
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_14
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_15
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_16
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_17
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_18
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_19
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_2
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_20
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_21
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_22
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_23
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_24
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_25
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_26
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_27
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_28
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_29
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_3
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_30
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_31
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_32
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_33
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_34
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_35
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_36
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_37
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_38
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_39
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_4
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_40
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_41
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_42
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_43
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_44
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_45
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_46
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_47
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_48
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_49
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_5
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_50
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_51
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_52
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_53
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_6
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_7
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_8
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_9
INFO: [VRFC 10-311] analyzing module double_div_flt_round_bit
INFO: [VRFC 10-311] analyzing module double_div_renorm_and_round_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/clk_400/clk_400_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_400
INFO: [VRFC 10-311] analyzing module clk_400_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DG_granule_model
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Izhikevich_model_pipeline_multiple
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sim_1/new/DG_granule_model_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DG_granule_model_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1754.473 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1754.473 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'DG_granule_model_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 32 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DG_granule_model_tb_behav xil_defaultlib.DG_granule_model_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 32 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DG_granule_model_tb_behav xil_defaultlib.DG_granule_model_tb xil_defaultlib.glbl -log elaborate.log 
Using 32 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module xil_defaultlib.clk_400_clk_wiz
Compiling module xil_defaultlib.clk_400
Compiling module unisims_ver.GND
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.double_sub
Compiling module xil_defaultlib.double_div
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module xil_defaultlib.double_mul
Compiling module xil_defaultlib.double_add
Compiling module xil_defaultlib.double_compare
Compiling module xil_defaultlib.Izhikevich_model_pipeline_multip...
Compiling module xil_defaultlib.DG_granule_model
Compiling module xil_defaultlib.DG_granule_model_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot DG_granule_model_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 1754.473 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 1754.473 ; gain = 0.000
Time resolution is 1 ps
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance DG_granule_model_tb.u_DG_granule_model.inst_clk_400.inst.mmcm_adv_inst 
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance DG_granule_model_tb.inst_clk_400.inst.mmcm_adv_inst 
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 1755.090 ; gain = 0.617
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 1755.090 ; gain = 0.617
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 1755.090 ; gain = 0.617
run 300 ms
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1755.188 ; gain = 0.098
run all
run: Time (s): cpu = 00:00:04 ; elapsed = 00:01:01 . Memory (MB): peak = 1756.406 ; gain = 0.234
close_sim
INFO: xsimkernel Simulation Memory Usage: 94356 KB (Peak: 94356 KB), Simulation CPU Usage: 46780 ms
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/utils_1/imports/synth_1/DG_granule_model.dcp with file D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/DG_granule_model.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1

launch_runs impl_1 -jobs 16
[Thu Oct  5 13:21:46 2023] Launched synth_1...
Run output will be captured here: D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/runme.log
[Thu Oct  5 13:21:46 2023] Launched impl_1...
Run output will be captured here: D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/clk_400/clk_400.dcp' for cell 'inst_clk_400'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/double_mul.dcp' for cell 'u_Izhikevich_model_pipeline_multiple/a_MUL_h'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_div/double_div.dcp' for cell 'u_Izhikevich_model_pipeline_multiple/h_DIV_C'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_add/double_add.dcp' for cell 'u_Izhikevich_model_pipeline_multiple/u'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_sub/double_sub.dcp' for cell 'u_Izhikevich_model_pipeline_multiple/u_SUB_a_mul_h_mul_u'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_compare/double_compare.dcp' for cell 'u_Izhikevich_model_pipeline_multiple/v_GREATER_OR_EQUAL_Vpeak'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.810 . Memory (MB): peak = 2125.117 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1760 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/clk_400/clk_400_board.xdc] for cell 'inst_clk_400/inst'
Finished Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/clk_400/clk_400_board.xdc] for cell 'inst_clk_400/inst'
Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/clk_400/clk_400.xdc] for cell 'inst_clk_400/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/clk_400/clk_400.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/clk_400/clk_400.xdc:57]
Finished Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/clk_400/clk_400.xdc] for cell 'inst_clk_400/inst'
Parsing XDC File [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'btnC'. [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnU'. [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2875.746 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2914.176 ; gain = 1157.770
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 16 CPUs
reset_run impl_1
close_design
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'DG_granule_model_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'DG_granule_model_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim/v_initial.mem'
INFO: [SIM-utils-43] Exported 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim/u_initial.mem'
INFO: [SIM-utils-43] Exported 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim/i_tb_initial.mem'
INFO: [SIM-utils-43] Exported 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim/i_tb_initial.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DG_granule_model_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_add/double_add_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_add
INFO: [VRFC 10-311] analyzing module double_add_addsub
INFO: [VRFC 10-311] analyzing module double_add_addsub_logic
INFO: [VRFC 10-311] analyzing module double_add_align_add
INFO: [VRFC 10-311] analyzing module double_add_alignment
INFO: [VRFC 10-311] analyzing module double_add_carry_chain
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized10
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized11
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized5
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized6
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized8
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized8_4
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized9
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized9_2
INFO: [VRFC 10-311] analyzing module double_add_compare
INFO: [VRFC 10-311] analyzing module double_add_compare_eq
INFO: [VRFC 10-311] analyzing module double_add_compare_eq_im
INFO: [VRFC 10-311] analyzing module double_add_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module double_add_compare_eq_im__parameterized0_3
INFO: [VRFC 10-311] analyzing module double_add_compare_gt
INFO: [VRFC 10-311] analyzing module double_add_compare_gt_1
INFO: [VRFC 10-311] analyzing module double_add_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_add_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_add_flt_add
INFO: [VRFC 10-311] analyzing module double_add_flt_add_exp
INFO: [VRFC 10-311] analyzing module double_add_flt_add_logic
INFO: [VRFC 10-311] analyzing module double_add_flt_dec_op
INFO: [VRFC 10-311] analyzing module double_add_flt_round_bit
INFO: [VRFC 10-311] analyzing module double_add_lead_zero_encode
INFO: [VRFC 10-311] analyzing module double_add_norm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_add_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_add_special_detect
INFO: [VRFC 10-311] analyzing module double_add_special_detect_0
INFO: [VRFC 10-311] analyzing module double_add_zero_det_sel
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_compare/double_compare_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_compare
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized0_2
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized1_3
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_compare_compare_eq
INFO: [VRFC 10-311] analyzing module double_compare_compare_eq_im
INFO: [VRFC 10-311] analyzing module double_compare_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module double_compare_compare_eq_im__parameterized0_0
INFO: [VRFC 10-311] analyzing module double_compare_compare_gt
INFO: [VRFC 10-311] analyzing module double_compare_compare_ne_im
INFO: [VRFC 10-311] analyzing module double_compare_compare_ne_im_1
INFO: [VRFC 10-311] analyzing module double_compare_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_compare_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_compare_fp_cmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_sub/double_sub_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_sub
INFO: [VRFC 10-311] analyzing module double_sub_addsub
INFO: [VRFC 10-311] analyzing module double_sub_addsub_logic
INFO: [VRFC 10-311] analyzing module double_sub_align_add
INFO: [VRFC 10-311] analyzing module double_sub_alignment
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized10
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized11
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized5
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized6
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized8
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized8_4
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized9
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized9_2
INFO: [VRFC 10-311] analyzing module double_sub_compare
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_im
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_im__parameterized0_3
INFO: [VRFC 10-311] analyzing module double_sub_compare_gt
INFO: [VRFC 10-311] analyzing module double_sub_compare_gt_1
INFO: [VRFC 10-311] analyzing module double_sub_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_sub_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_sub_flt_add
INFO: [VRFC 10-311] analyzing module double_sub_flt_add_exp
INFO: [VRFC 10-311] analyzing module double_sub_flt_add_logic
INFO: [VRFC 10-311] analyzing module double_sub_flt_dec_op
INFO: [VRFC 10-311] analyzing module double_sub_flt_round_bit
INFO: [VRFC 10-311] analyzing module double_sub_lead_zero_encode
INFO: [VRFC 10-311] analyzing module double_sub_norm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_sub_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_sub_special_detect
INFO: [VRFC 10-311] analyzing module double_sub_special_detect_0
INFO: [VRFC 10-311] analyzing module double_sub_zero_det_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/double_mul_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_mul
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized0_3
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module double_mul_compare_eq_im
INFO: [VRFC 10-311] analyzing module double_mul_compare_eq_im_2
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper_0
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized3
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized4
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized5
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized6
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized7
INFO: [VRFC 10-311] analyzing module double_mul_fix_mult
INFO: [VRFC 10-311] analyzing module double_mul_fix_mult_dsp48e1_dbl
INFO: [VRFC 10-311] analyzing module double_mul_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_mul_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_mul_flt_dec_op_lat
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult_exp
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult_round
INFO: [VRFC 10-311] analyzing module double_mul_flt_round_bit
INFO: [VRFC 10-311] analyzing module double_mul_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_mul_special_detect
INFO: [VRFC 10-311] analyzing module double_mul_special_detect_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_div/double_div_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_div
INFO: [VRFC 10-311] analyzing module double_div_carry_chain
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_100
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_101
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_102
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_103
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_104
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_105
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_106
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_107
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_54
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_55
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_56
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_57
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_58
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_59
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_60
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_61
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_62
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_63
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_64
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_65
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_66
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_67
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_68
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_69
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_70
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_71
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_72
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_73
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_74
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_75
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_76
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_77
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_78
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_79
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_80
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_81
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_82
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_83
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_84
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_85
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_86
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_87
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_88
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_89
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_90
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_91
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_92
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_93
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_94
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_95
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_96
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_97
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_98
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_99
INFO: [VRFC 10-311] analyzing module double_div_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_div_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_div_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_div_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_div_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_div_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_div_flt_dec_op_lat
INFO: [VRFC 10-311] analyzing module double_div_flt_div
INFO: [VRFC 10-311] analyzing module double_div_flt_div_exp
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_0
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_1
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_10
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_11
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_12
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_13
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_14
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_15
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_16
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_17
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_18
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_19
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_2
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_20
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_21
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_22
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_23
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_24
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_25
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_26
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_27
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_28
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_29
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_3
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_30
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_31
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_32
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_33
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_34
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_35
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_36
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_37
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_38
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_39
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_4
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_40
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_41
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_42
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_43
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_44
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_45
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_46
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_47
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_48
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_49
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_5
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_50
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_51
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_52
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_53
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_6
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_7
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_8
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_9
INFO: [VRFC 10-311] analyzing module double_div_flt_round_bit
INFO: [VRFC 10-311] analyzing module double_div_renorm_and_round_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/clk_400/clk_400_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_400
INFO: [VRFC 10-311] analyzing module clk_400_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DG_granule_model
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Izhikevich_model_pipeline_multiple
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sim_1/new/DG_granule_model_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DG_granule_model_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim/glbl.v:6]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 3082.117 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 32 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DG_granule_model_tb_behav xil_defaultlib.DG_granule_model_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 32 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DG_granule_model_tb_behav xil_defaultlib.DG_granule_model_tb xil_defaultlib.glbl -log elaborate.log 
Using 32 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module xil_defaultlib.clk_400_clk_wiz
Compiling module xil_defaultlib.clk_400
Compiling module unisims_ver.GND
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.double_sub
Compiling module xil_defaultlib.double_div
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module xil_defaultlib.double_mul
Compiling module xil_defaultlib.double_add
Compiling module xil_defaultlib.double_compare
Compiling module xil_defaultlib.Izhikevich_model_pipeline_multip...
Compiling module xil_defaultlib.DG_granule_model
Compiling module xil_defaultlib.DG_granule_model_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot DG_granule_model_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 3082.117 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DG_granule_model_tb_behav -key {Behavioral:sim_1:Functional:DG_granule_model_tb} -tclbatch {DG_granule_model_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source DG_granule_model_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance DG_granule_model_tb.inst_clk_400.inst.mmcm_adv_inst 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DG_granule_model_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 3082.117 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/DG_granule_model_tb/u_DG_granule_model/u_Izhikevich_model_pipeline_multiple/clk}} {{/DG_granule_model_tb/u_DG_granule_model/u_Izhikevich_model_pipeline_multiple/enable}} {{/DG_granule_model_tb/u_DG_granule_model/u_Izhikevich_model_pipeline_multiple/i}} {{/DG_granule_model_tb/u_DG_granule_model/u_Izhikevich_model_pipeline_multiple/spikes}} {{/DG_granule_model_tb/u_DG_granule_model/u_Izhikevich_model_pipeline_multiple/v_reg}} {{/DG_granule_model_tb/u_DG_granule_model/u_Izhikevich_model_pipeline_multiple/pointer}} {{/DG_granule_model_tb/u_DG_granule_model/u_Izhikevich_model_pipeline_multiple/waste}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'DG_granule_model_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DG_granule_model_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_add/double_add_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_add
INFO: [VRFC 10-311] analyzing module double_add_addsub
INFO: [VRFC 10-311] analyzing module double_add_addsub_logic
INFO: [VRFC 10-311] analyzing module double_add_align_add
INFO: [VRFC 10-311] analyzing module double_add_alignment
INFO: [VRFC 10-311] analyzing module double_add_carry_chain
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized10
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized11
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized5
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized6
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized8
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized8_4
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized9
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized9_2
INFO: [VRFC 10-311] analyzing module double_add_compare
INFO: [VRFC 10-311] analyzing module double_add_compare_eq
INFO: [VRFC 10-311] analyzing module double_add_compare_eq_im
INFO: [VRFC 10-311] analyzing module double_add_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module double_add_compare_eq_im__parameterized0_3
INFO: [VRFC 10-311] analyzing module double_add_compare_gt
INFO: [VRFC 10-311] analyzing module double_add_compare_gt_1
INFO: [VRFC 10-311] analyzing module double_add_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_add_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_add_flt_add
INFO: [VRFC 10-311] analyzing module double_add_flt_add_exp
INFO: [VRFC 10-311] analyzing module double_add_flt_add_logic
INFO: [VRFC 10-311] analyzing module double_add_flt_dec_op
INFO: [VRFC 10-311] analyzing module double_add_flt_round_bit
INFO: [VRFC 10-311] analyzing module double_add_lead_zero_encode
INFO: [VRFC 10-311] analyzing module double_add_norm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_add_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_add_special_detect
INFO: [VRFC 10-311] analyzing module double_add_special_detect_0
INFO: [VRFC 10-311] analyzing module double_add_zero_det_sel
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_compare/double_compare_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_compare
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized0_2
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized1_3
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_compare_compare_eq
INFO: [VRFC 10-311] analyzing module double_compare_compare_eq_im
INFO: [VRFC 10-311] analyzing module double_compare_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module double_compare_compare_eq_im__parameterized0_0
INFO: [VRFC 10-311] analyzing module double_compare_compare_gt
INFO: [VRFC 10-311] analyzing module double_compare_compare_ne_im
INFO: [VRFC 10-311] analyzing module double_compare_compare_ne_im_1
INFO: [VRFC 10-311] analyzing module double_compare_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_compare_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_compare_fp_cmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_sub/double_sub_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_sub
INFO: [VRFC 10-311] analyzing module double_sub_addsub
INFO: [VRFC 10-311] analyzing module double_sub_addsub_logic
INFO: [VRFC 10-311] analyzing module double_sub_align_add
INFO: [VRFC 10-311] analyzing module double_sub_alignment
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized10
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized11
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized5
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized6
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized8
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized8_4
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized9
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized9_2
INFO: [VRFC 10-311] analyzing module double_sub_compare
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_im
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_im__parameterized0_3
INFO: [VRFC 10-311] analyzing module double_sub_compare_gt
INFO: [VRFC 10-311] analyzing module double_sub_compare_gt_1
INFO: [VRFC 10-311] analyzing module double_sub_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_sub_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_sub_flt_add
INFO: [VRFC 10-311] analyzing module double_sub_flt_add_exp
INFO: [VRFC 10-311] analyzing module double_sub_flt_add_logic
INFO: [VRFC 10-311] analyzing module double_sub_flt_dec_op
INFO: [VRFC 10-311] analyzing module double_sub_flt_round_bit
INFO: [VRFC 10-311] analyzing module double_sub_lead_zero_encode
INFO: [VRFC 10-311] analyzing module double_sub_norm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_sub_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_sub_special_detect
INFO: [VRFC 10-311] analyzing module double_sub_special_detect_0
INFO: [VRFC 10-311] analyzing module double_sub_zero_det_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/double_mul_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_mul
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized0_3
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module double_mul_compare_eq_im
INFO: [VRFC 10-311] analyzing module double_mul_compare_eq_im_2
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper_0
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized3
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized4
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized5
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized6
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized7
INFO: [VRFC 10-311] analyzing module double_mul_fix_mult
INFO: [VRFC 10-311] analyzing module double_mul_fix_mult_dsp48e1_dbl
INFO: [VRFC 10-311] analyzing module double_mul_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_mul_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_mul_flt_dec_op_lat
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult_exp
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult_round
INFO: [VRFC 10-311] analyzing module double_mul_flt_round_bit
INFO: [VRFC 10-311] analyzing module double_mul_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_mul_special_detect
INFO: [VRFC 10-311] analyzing module double_mul_special_detect_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_div/double_div_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_div
INFO: [VRFC 10-311] analyzing module double_div_carry_chain
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_100
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_101
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_102
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_103
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_104
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_105
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_106
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_107
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_54
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_55
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_56
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_57
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_58
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_59
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_60
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_61
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_62
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_63
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_64
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_65
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_66
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_67
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_68
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_69
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_70
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_71
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_72
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_73
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_74
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_75
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_76
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_77
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_78
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_79
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_80
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_81
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_82
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_83
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_84
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_85
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_86
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_87
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_88
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_89
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_90
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_91
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_92
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_93
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_94
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_95
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_96
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_97
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_98
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_99
INFO: [VRFC 10-311] analyzing module double_div_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_div_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_div_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_div_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_div_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_div_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_div_flt_dec_op_lat
INFO: [VRFC 10-311] analyzing module double_div_flt_div
INFO: [VRFC 10-311] analyzing module double_div_flt_div_exp
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_0
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_1
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_10
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_11
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_12
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_13
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_14
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_15
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_16
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_17
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_18
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_19
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_2
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_20
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_21
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_22
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_23
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_24
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_25
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_26
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_27
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_28
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_29
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_3
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_30
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_31
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_32
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_33
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_34
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_35
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_36
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_37
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_38
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_39
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_4
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_40
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_41
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_42
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_43
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_44
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_45
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_46
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_47
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_48
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_49
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_5
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_50
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_51
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_52
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_53
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_6
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_7
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_8
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_9
INFO: [VRFC 10-311] analyzing module double_div_flt_round_bit
INFO: [VRFC 10-311] analyzing module double_div_renorm_and_round_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/clk_400/clk_400_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_400
INFO: [VRFC 10-311] analyzing module clk_400_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DG_granule_model
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Izhikevich_model_pipeline_multiple
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sim_1/new/DG_granule_model_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DG_granule_model_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 3082.117 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 3082.117 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'DG_granule_model_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 32 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DG_granule_model_tb_behav xil_defaultlib.DG_granule_model_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 32 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DG_granule_model_tb_behav xil_defaultlib.DG_granule_model_tb xil_defaultlib.glbl -log elaborate.log 
Using 32 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module xil_defaultlib.clk_400_clk_wiz
Compiling module xil_defaultlib.clk_400
Compiling module unisims_ver.GND
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.double_sub
Compiling module xil_defaultlib.double_div
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module xil_defaultlib.double_mul
Compiling module xil_defaultlib.double_add
Compiling module xil_defaultlib.double_compare
Compiling module xil_defaultlib.Izhikevich_model_pipeline_multip...
Compiling module xil_defaultlib.DG_granule_model
Compiling module xil_defaultlib.DG_granule_model_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot DG_granule_model_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 3082.117 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 3082.117 ; gain = 0.000
Time resolution is 1 ps
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance DG_granule_model_tb.inst_clk_400.inst.mmcm_adv_inst 
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 3082.117 ; gain = 0.000
run 300 ms
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:38 . Memory (MB): peak = 3082.117 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/DG_granule_model_tb/u_DG_granule_model/clk}} {{/DG_granule_model_tb/u_DG_granule_model/locked}} 
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 94144 KB (Peak: 94144 KB), Simulation CPU Usage: 19827 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'DG_granule_model_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DG_granule_model_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_add/double_add_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_add
INFO: [VRFC 10-311] analyzing module double_add_addsub
INFO: [VRFC 10-311] analyzing module double_add_addsub_logic
INFO: [VRFC 10-311] analyzing module double_add_align_add
INFO: [VRFC 10-311] analyzing module double_add_alignment
INFO: [VRFC 10-311] analyzing module double_add_carry_chain
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized10
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized11
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized5
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized6
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized8
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized8_4
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized9
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized9_2
INFO: [VRFC 10-311] analyzing module double_add_compare
INFO: [VRFC 10-311] analyzing module double_add_compare_eq
INFO: [VRFC 10-311] analyzing module double_add_compare_eq_im
INFO: [VRFC 10-311] analyzing module double_add_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module double_add_compare_eq_im__parameterized0_3
INFO: [VRFC 10-311] analyzing module double_add_compare_gt
INFO: [VRFC 10-311] analyzing module double_add_compare_gt_1
INFO: [VRFC 10-311] analyzing module double_add_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_add_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_add_flt_add
INFO: [VRFC 10-311] analyzing module double_add_flt_add_exp
INFO: [VRFC 10-311] analyzing module double_add_flt_add_logic
INFO: [VRFC 10-311] analyzing module double_add_flt_dec_op
INFO: [VRFC 10-311] analyzing module double_add_flt_round_bit
INFO: [VRFC 10-311] analyzing module double_add_lead_zero_encode
INFO: [VRFC 10-311] analyzing module double_add_norm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_add_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_add_special_detect
INFO: [VRFC 10-311] analyzing module double_add_special_detect_0
INFO: [VRFC 10-311] analyzing module double_add_zero_det_sel
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_compare/double_compare_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_compare
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized0_2
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized1_3
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_compare_compare_eq
INFO: [VRFC 10-311] analyzing module double_compare_compare_eq_im
INFO: [VRFC 10-311] analyzing module double_compare_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module double_compare_compare_eq_im__parameterized0_0
INFO: [VRFC 10-311] analyzing module double_compare_compare_gt
INFO: [VRFC 10-311] analyzing module double_compare_compare_ne_im
INFO: [VRFC 10-311] analyzing module double_compare_compare_ne_im_1
INFO: [VRFC 10-311] analyzing module double_compare_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_compare_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_compare_fp_cmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_sub/double_sub_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_sub
INFO: [VRFC 10-311] analyzing module double_sub_addsub
INFO: [VRFC 10-311] analyzing module double_sub_addsub_logic
INFO: [VRFC 10-311] analyzing module double_sub_align_add
INFO: [VRFC 10-311] analyzing module double_sub_alignment
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized10
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized11
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized5
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized6
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized8
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized8_4
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized9
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized9_2
INFO: [VRFC 10-311] analyzing module double_sub_compare
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_im
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_im__parameterized0_3
INFO: [VRFC 10-311] analyzing module double_sub_compare_gt
INFO: [VRFC 10-311] analyzing module double_sub_compare_gt_1
INFO: [VRFC 10-311] analyzing module double_sub_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_sub_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_sub_flt_add
INFO: [VRFC 10-311] analyzing module double_sub_flt_add_exp
INFO: [VRFC 10-311] analyzing module double_sub_flt_add_logic
INFO: [VRFC 10-311] analyzing module double_sub_flt_dec_op
INFO: [VRFC 10-311] analyzing module double_sub_flt_round_bit
INFO: [VRFC 10-311] analyzing module double_sub_lead_zero_encode
INFO: [VRFC 10-311] analyzing module double_sub_norm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_sub_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_sub_special_detect
INFO: [VRFC 10-311] analyzing module double_sub_special_detect_0
INFO: [VRFC 10-311] analyzing module double_sub_zero_det_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/double_mul_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_mul
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized0_3
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module double_mul_compare_eq_im
INFO: [VRFC 10-311] analyzing module double_mul_compare_eq_im_2
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper_0
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized3
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized4
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized5
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized6
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized7
INFO: [VRFC 10-311] analyzing module double_mul_fix_mult
INFO: [VRFC 10-311] analyzing module double_mul_fix_mult_dsp48e1_dbl
INFO: [VRFC 10-311] analyzing module double_mul_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_mul_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_mul_flt_dec_op_lat
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult_exp
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult_round
INFO: [VRFC 10-311] analyzing module double_mul_flt_round_bit
INFO: [VRFC 10-311] analyzing module double_mul_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_mul_special_detect
INFO: [VRFC 10-311] analyzing module double_mul_special_detect_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_div/double_div_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_div
INFO: [VRFC 10-311] analyzing module double_div_carry_chain
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_100
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_101
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_102
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_103
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_104
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_105
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_106
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_107
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_54
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_55
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_56
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_57
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_58
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_59
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_60
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_61
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_62
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_63
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_64
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_65
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_66
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_67
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_68
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_69
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_70
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_71
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_72
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_73
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_74
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_75
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_76
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_77
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_78
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_79
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_80
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_81
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_82
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_83
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_84
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_85
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_86
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_87
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_88
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_89
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_90
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_91
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_92
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_93
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_94
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_95
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_96
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_97
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_98
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_99
INFO: [VRFC 10-311] analyzing module double_div_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_div_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_div_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_div_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_div_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_div_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_div_flt_dec_op_lat
INFO: [VRFC 10-311] analyzing module double_div_flt_div
INFO: [VRFC 10-311] analyzing module double_div_flt_div_exp
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_0
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_1
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_10
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_11
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_12
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_13
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_14
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_15
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_16
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_17
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_18
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_19
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_2
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_20
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_21
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_22
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_23
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_24
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_25
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_26
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_27
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_28
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_29
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_3
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_30
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_31
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_32
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_33
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_34
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_35
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_36
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_37
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_38
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_39
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_4
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_40
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_41
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_42
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_43
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_44
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_45
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_46
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_47
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_48
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_49
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_5
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_50
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_51
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_52
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_53
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_6
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_7
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_8
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_9
INFO: [VRFC 10-311] analyzing module double_div_flt_round_bit
INFO: [VRFC 10-311] analyzing module double_div_renorm_and_round_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/clk_400/clk_400_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_400
INFO: [VRFC 10-311] analyzing module clk_400_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DG_granule_model
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Izhikevich_model_pipeline_multiple
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sim_1/new/DG_granule_model_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DG_granule_model_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim/glbl.v:6]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 3082.117 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 3082.117 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'DG_granule_model_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 32 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DG_granule_model_tb_behav xil_defaultlib.DG_granule_model_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 32 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DG_granule_model_tb_behav xil_defaultlib.DG_granule_model_tb xil_defaultlib.glbl -log elaborate.log 
Using 32 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module xil_defaultlib.clk_400_clk_wiz
Compiling module xil_defaultlib.clk_400
Compiling module unisims_ver.GND
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.double_sub
Compiling module xil_defaultlib.double_div
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module xil_defaultlib.double_mul
Compiling module xil_defaultlib.double_add
Compiling module xil_defaultlib.double_compare
Compiling module xil_defaultlib.Izhikevich_model_pipeline_multip...
Compiling module xil_defaultlib.DG_granule_model
Compiling module xil_defaultlib.DG_granule_model_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot DG_granule_model_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 3082.117 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 3082.117 ; gain = 0.000
Time resolution is 1 ps
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance DG_granule_model_tb.inst_clk_400.inst.mmcm_adv_inst 
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:29 . Memory (MB): peak = 3082.117 ; gain = 0.000
run 300 ms
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 3082.117 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'DG_granule_model_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DG_granule_model_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_add/double_add_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_add
INFO: [VRFC 10-311] analyzing module double_add_addsub
INFO: [VRFC 10-311] analyzing module double_add_addsub_logic
INFO: [VRFC 10-311] analyzing module double_add_align_add
INFO: [VRFC 10-311] analyzing module double_add_alignment
INFO: [VRFC 10-311] analyzing module double_add_carry_chain
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized10
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized11
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized5
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized6
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized8
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized8_4
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized9
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized9_2
INFO: [VRFC 10-311] analyzing module double_add_compare
INFO: [VRFC 10-311] analyzing module double_add_compare_eq
INFO: [VRFC 10-311] analyzing module double_add_compare_eq_im
INFO: [VRFC 10-311] analyzing module double_add_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module double_add_compare_eq_im__parameterized0_3
INFO: [VRFC 10-311] analyzing module double_add_compare_gt
INFO: [VRFC 10-311] analyzing module double_add_compare_gt_1
INFO: [VRFC 10-311] analyzing module double_add_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_add_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_add_flt_add
INFO: [VRFC 10-311] analyzing module double_add_flt_add_exp
INFO: [VRFC 10-311] analyzing module double_add_flt_add_logic
INFO: [VRFC 10-311] analyzing module double_add_flt_dec_op
INFO: [VRFC 10-311] analyzing module double_add_flt_round_bit
INFO: [VRFC 10-311] analyzing module double_add_lead_zero_encode
INFO: [VRFC 10-311] analyzing module double_add_norm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_add_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_add_special_detect
INFO: [VRFC 10-311] analyzing module double_add_special_detect_0
INFO: [VRFC 10-311] analyzing module double_add_zero_det_sel
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_compare/double_compare_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_compare
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized0_2
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized1_3
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_compare_compare_eq
INFO: [VRFC 10-311] analyzing module double_compare_compare_eq_im
INFO: [VRFC 10-311] analyzing module double_compare_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module double_compare_compare_eq_im__parameterized0_0
INFO: [VRFC 10-311] analyzing module double_compare_compare_gt
INFO: [VRFC 10-311] analyzing module double_compare_compare_ne_im
INFO: [VRFC 10-311] analyzing module double_compare_compare_ne_im_1
INFO: [VRFC 10-311] analyzing module double_compare_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_compare_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_compare_fp_cmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_sub/double_sub_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_sub
INFO: [VRFC 10-311] analyzing module double_sub_addsub
INFO: [VRFC 10-311] analyzing module double_sub_addsub_logic
INFO: [VRFC 10-311] analyzing module double_sub_align_add
INFO: [VRFC 10-311] analyzing module double_sub_alignment
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized10
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized11
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized5
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized6
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized8
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized8_4
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized9
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized9_2
INFO: [VRFC 10-311] analyzing module double_sub_compare
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_im
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_im__parameterized0_3
INFO: [VRFC 10-311] analyzing module double_sub_compare_gt
INFO: [VRFC 10-311] analyzing module double_sub_compare_gt_1
INFO: [VRFC 10-311] analyzing module double_sub_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_sub_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_sub_flt_add
INFO: [VRFC 10-311] analyzing module double_sub_flt_add_exp
INFO: [VRFC 10-311] analyzing module double_sub_flt_add_logic
INFO: [VRFC 10-311] analyzing module double_sub_flt_dec_op
INFO: [VRFC 10-311] analyzing module double_sub_flt_round_bit
INFO: [VRFC 10-311] analyzing module double_sub_lead_zero_encode
INFO: [VRFC 10-311] analyzing module double_sub_norm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_sub_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_sub_special_detect
INFO: [VRFC 10-311] analyzing module double_sub_special_detect_0
INFO: [VRFC 10-311] analyzing module double_sub_zero_det_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/double_mul_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_mul
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized0_3
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module double_mul_compare_eq_im
INFO: [VRFC 10-311] analyzing module double_mul_compare_eq_im_2
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper_0
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized3
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized4
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized5
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized6
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized7
INFO: [VRFC 10-311] analyzing module double_mul_fix_mult
INFO: [VRFC 10-311] analyzing module double_mul_fix_mult_dsp48e1_dbl
INFO: [VRFC 10-311] analyzing module double_mul_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_mul_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_mul_flt_dec_op_lat
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult_exp
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult_round
INFO: [VRFC 10-311] analyzing module double_mul_flt_round_bit
INFO: [VRFC 10-311] analyzing module double_mul_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_mul_special_detect
INFO: [VRFC 10-311] analyzing module double_mul_special_detect_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_div/double_div_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_div
INFO: [VRFC 10-311] analyzing module double_div_carry_chain
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_100
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_101
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_102
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_103
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_104
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_105
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_106
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_107
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_54
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_55
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_56
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_57
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_58
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_59
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_60
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_61
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_62
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_63
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_64
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_65
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_66
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_67
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_68
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_69
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_70
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_71
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_72
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_73
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_74
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_75
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_76
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_77
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_78
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_79
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_80
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_81
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_82
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_83
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_84
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_85
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_86
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_87
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_88
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_89
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_90
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_91
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_92
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_93
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_94
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_95
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_96
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_97
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_98
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_99
INFO: [VRFC 10-311] analyzing module double_div_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_div_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_div_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_div_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_div_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_div_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_div_flt_dec_op_lat
INFO: [VRFC 10-311] analyzing module double_div_flt_div
INFO: [VRFC 10-311] analyzing module double_div_flt_div_exp
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_0
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_1
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_10
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_11
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_12
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_13
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_14
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_15
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_16
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_17
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_18
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_19
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_2
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_20
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_21
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_22
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_23
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_24
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_25
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_26
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_27
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_28
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_29
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_3
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_30
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_31
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_32
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_33
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_34
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_35
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_36
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_37
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_38
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_39
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_4
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_40
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_41
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_42
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_43
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_44
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_45
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_46
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_47
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_48
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_49
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_5
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_50
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_51
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_52
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_53
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_6
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_7
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_8
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_9
INFO: [VRFC 10-311] analyzing module double_div_flt_round_bit
INFO: [VRFC 10-311] analyzing module double_div_renorm_and_round_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/clk_400/clk_400_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_400
INFO: [VRFC 10-311] analyzing module clk_400_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DG_granule_model
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Izhikevich_model_pipeline_multiple
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sim_1/new/DG_granule_model_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DG_granule_model_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 3082.117 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 3082.117 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'DG_granule_model_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 32 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DG_granule_model_tb_behav xil_defaultlib.DG_granule_model_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 32 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DG_granule_model_tb_behav xil_defaultlib.DG_granule_model_tb xil_defaultlib.glbl -log elaborate.log 
Using 32 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module xil_defaultlib.clk_400_clk_wiz
Compiling module xil_defaultlib.clk_400
Compiling module unisims_ver.GND
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.double_sub
Compiling module xil_defaultlib.double_div
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module xil_defaultlib.double_mul
Compiling module xil_defaultlib.double_add
Compiling module xil_defaultlib.double_compare
Compiling module xil_defaultlib.Izhikevich_model_pipeline_multip...
Compiling module xil_defaultlib.DG_granule_model
Compiling module xil_defaultlib.DG_granule_model_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot DG_granule_model_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 3082.117 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 3082.117 ; gain = 0.000
Time resolution is 1 ps
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance DG_granule_model_tb.u_DG_granule_model.inst_clk_400.inst.mmcm_adv_inst 
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance DG_granule_model_tb.inst_clk_400.inst.mmcm_adv_inst 
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 3082.117 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 3082.117 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:49 . Memory (MB): peak = 3082.117 ; gain = 0.000
run 300 ms
run: Time (s): cpu = 00:00:28 ; elapsed = 00:04:36 . Memory (MB): peak = 3082.117 ; gain = 0.000
close_sim
INFO: xsimkernel Simulation Memory Usage: 91472 KB (Peak: 91472 KB), Simulation CPU Usage: 147124 ms
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/utils_1/imports/synth_1/DG_granule_model.dcp with file D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/DG_granule_model.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1

launch_runs synth_1 -jobs 16
[Thu Oct  5 13:44:48 2023] Launched synth_1...
Run output will be captured here: D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/clk_400/clk_400.dcp' for cell 'inst_clk_400'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/double_mul.dcp' for cell 'u_Izhikevich_model_pipeline_multiple/a_MUL_h'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_div/double_div.dcp' for cell 'u_Izhikevich_model_pipeline_multiple/h_DIV_C'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_add/double_add.dcp' for cell 'u_Izhikevich_model_pipeline_multiple/u'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_sub/double_sub.dcp' for cell 'u_Izhikevich_model_pipeline_multiple/u_SUB_a_mul_h_mul_u'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_compare/double_compare.dcp' for cell 'u_Izhikevich_model_pipeline_multiple/v_GREATER_OR_EQUAL_Vpeak'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.771 . Memory (MB): peak = 3082.117 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1760 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/clk_400/clk_400_board.xdc] for cell 'inst_clk_400/inst'
Finished Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/clk_400/clk_400_board.xdc] for cell 'inst_clk_400/inst'
Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/clk_400/clk_400.xdc] for cell 'inst_clk_400/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/clk_400/clk_400.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/clk_400/clk_400.xdc:57]
Finished Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/clk_400/clk_400.xdc] for cell 'inst_clk_400/inst'
Parsing XDC File [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'btnC'. [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnU'. [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 3082.117 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3082.117 ; gain = 0.000
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 16 CPUs
set_property -dict [list CONFIG.C_Optimization {Low_Latency} CONFIG.C_Latency {0} CONFIG.C_Mult_Usage {Max_Usage} CONFIG.C_Rate {1}] [get_ips double_mul]
generate_target all [get_files  D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_mul/double_mul.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'double_mul'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'double_mul'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'double_mul'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'double_mul'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'double_mul'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'double_mul'...
catch { config_ip_cache -export [get_ips -all double_mul] }
export_ip_user_files -of_objects [get_files D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_mul/double_mul.xci] -no_script -sync -force -quiet
reset_run double_mul_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/double_mul_synth_1

launch_runs double_mul_synth_1 -jobs 16
[Thu Oct  5 14:04:11 2023] Launched double_mul_synth_1...
Run output will be captured here: D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/double_mul_synth_1/runme.log
INFO: [Vivado 12-4357] Exporting simulation files for 'double_mul'... please wait for 'double_mul_synth_1' run to finish...
wait_on_run double_mul_synth_1
[Thu Oct  5 14:04:11 2023] Waiting for double_mul_synth_1 to finish...
[Thu Oct  5 14:04:16 2023] Waiting for double_mul_synth_1 to finish...
[Thu Oct  5 14:04:21 2023] Waiting for double_mul_synth_1 to finish...
[Thu Oct  5 14:04:26 2023] Waiting for double_mul_synth_1 to finish...
[Thu Oct  5 14:04:36 2023] Waiting for double_mul_synth_1 to finish...
[Thu Oct  5 14:04:46 2023] Waiting for double_mul_synth_1 to finish...
[Thu Oct  5 14:04:56 2023] Waiting for double_mul_synth_1 to finish...

*** Running vivado
    with args -log double_mul.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source double_mul.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script 'C:/Xilinx/Vivado/2021.2/scripts/Vivado_init.tcl'
source double_mul.tcl -notrace
Command: synth_design -top double_mul -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1824
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1566.867 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'double_mul' [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/synth/double_mul.v:60]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62649]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (1#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62649]
INFO: [Synth 8-6155] done synthesizing module 'double_mul' (22#1) [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/synth/double_mul.v:60]
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[10] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[9] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[8] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[13] in module carry_chain__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[17] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port NORMALIZE[1] in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIXED_POINT in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIX_MANT_SIGN in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port SIGN in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_dsp48e1_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_dsp48e1_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CEA1 in module xbip_dsp48e1_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CEA2 in module xbip_dsp48e1_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CEB1 in module xbip_dsp48e1_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CEB2 in module xbip_dsp48e1_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CEAD in module xbip_dsp48e1_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CED in module xbip_dsp48e1_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CEC in module xbip_dsp48e1_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CECARRYIN in module xbip_dsp48e1_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CECTRL in module xbip_dsp48e1_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CEALUMODE in module xbip_dsp48e1_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CEINMODE in module xbip_dsp48e1_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CEM in module xbip_dsp48e1_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CEP in module xbip_dsp48e1_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLRA in module xbip_dsp48e1_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLRB in module xbip_dsp48e1_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLRC in module xbip_dsp48e1_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLRD in module xbip_dsp48e1_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLRALLCARRYIN in module xbip_dsp48e1_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLRCTRL in module xbip_dsp48e1_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLRALUMODE in module xbip_dsp48e1_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLRINMODE in module xbip_dsp48e1_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLRM in module xbip_dsp48e1_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLRP in module xbip_dsp48e1_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_eq_im is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[63] in module special_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1615.738 ; gain = 48.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1615.738 ; gain = 48.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1615.738 ; gain = 48.871
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1617.648 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 118 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1718.059 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 1718.059 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1718.059 ; gain = 151.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1718.059 ; gain = 151.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1718.059 ; gain = 151.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 1718.059 ; gain = 151.191
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1718.059 ; gain = 151.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:27 . Memory (MB): peak = 1718.059 ; gain = 151.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:27 . Memory (MB): peak = 1718.059 ; gain = 151.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:27 . Memory (MB): peak = 1718.059 ; gain = 151.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:30 . Memory (MB): peak = 1718.059 ; gain = 151.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:30 . Memory (MB): peak = 1718.059 ; gain = 151.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:30 . Memory (MB): peak = 1718.059 ; gain = 151.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:30 . Memory (MB): peak = 1718.059 ; gain = 151.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:30 . Memory (MB): peak = 1718.059 ; gain = 151.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:30 . Memory (MB): peak = 1718.059 ; gain = 151.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |DSP48E1 |    13|
|6     |LUT1    |     2|
|7     |LUT2    |    30|
|8     |LUT3    |    64|
|9     |LUT4    |    16|
|10    |LUT5    |     7|
|11    |LUT6    |    59|
|12    |MUXCY   |    62|
|13    |XORCY   |    40|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:30 . Memory (MB): peak = 1718.059 ; gain = 151.191
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 86 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:28 . Memory (MB): peak = 1718.059 ; gain = 48.871
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:30 . Memory (MB): peak = 1718.059 ; gain = 151.191
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1718.059 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 115 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1718.059 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 19 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 19 instances

Synth Design complete, checksum: 8eb0bf57
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:34 . Memory (MB): peak = 1718.059 ; gain = 151.191
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/double_mul_synth_1/double_mul.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP double_mul, cache-ID = fa49d3df0bac7c26
INFO: [Coretcl 2-1174] Renamed 35 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/double_mul_synth_1/double_mul.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file double_mul_utilization_synth.rpt -pb double_mul_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct  5 14:04:58 2023...
[Thu Oct  5 14:05:01 2023] double_mul_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:50 . Memory (MB): peak = 3134.961 ; gain = 12.574
export_simulation -of_objects [get_files D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_mul/double_mul.xci] -directory D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.ip_user_files/sim_scripts -ip_user_files_dir D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.ip_user_files -ipstatic_source_dir D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.cache/compile_simlib/modelsim} {questa=D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.cache/compile_simlib/questa} {riviera=D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.cache/compile_simlib/riviera} {activehdl=D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/clk_400/clk_400.dcp' for cell 'inst_clk_400'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/double_mul.dcp' for cell 'u_Izhikevich_model_pipeline_multiple/a_MUL_h'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_div/double_div.dcp' for cell 'u_Izhikevich_model_pipeline_multiple/h_DIV_C'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_add/double_add.dcp' for cell 'u_Izhikevich_model_pipeline_multiple/u'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_sub/double_sub.dcp' for cell 'u_Izhikevich_model_pipeline_multiple/u_SUB_a_mul_h_mul_u'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_compare/double_compare.dcp' for cell 'u_Izhikevich_model_pipeline_multiple/v_GREATER_OR_EQUAL_Vpeak'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.785 . Memory (MB): peak = 3170.016 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1728 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/clk_400/clk_400_board.xdc] for cell 'inst_clk_400/inst'
Finished Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/clk_400/clk_400_board.xdc] for cell 'inst_clk_400/inst'
Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/clk_400/clk_400.xdc] for cell 'inst_clk_400/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/clk_400/clk_400.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/clk_400/clk_400.xdc:57]
Finished Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/clk_400/clk_400.xdc] for cell 'inst_clk_400/inst'
Parsing XDC File [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'btnC'. [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnU'. [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3170.016 ; gain = 35.055
close_design
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/utils_1/imports/synth_1/DG_granule_model.dcp with file D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/DG_granule_model.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1

launch_runs synth_1 -jobs 16
[Thu Oct  5 14:05:43 2023] Launched synth_1...
Run output will be captured here: D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/clk_400/clk_400.dcp' for cell 'inst_clk_400'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/double_mul.dcp' for cell 'u_Izhikevich_model_pipeline_multiple/a_MUL_h'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_div/double_div.dcp' for cell 'u_Izhikevich_model_pipeline_multiple/h_DIV_C'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_add/double_add.dcp' for cell 'u_Izhikevich_model_pipeline_multiple/u'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_sub/double_sub.dcp' for cell 'u_Izhikevich_model_pipeline_multiple/u_SUB_a_mul_h_mul_u'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_compare/double_compare.dcp' for cell 'u_Izhikevich_model_pipeline_multiple/v_GREATER_OR_EQUAL_Vpeak'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.797 . Memory (MB): peak = 3170.016 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1728 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/clk_400/clk_400_board.xdc] for cell 'inst_clk_400/inst'
Finished Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/clk_400/clk_400_board.xdc] for cell 'inst_clk_400/inst'
Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/clk_400/clk_400.xdc] for cell 'inst_clk_400/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/clk_400/clk_400.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/clk_400/clk_400.xdc:57]
Finished Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/clk_400/clk_400.xdc] for cell 'inst_clk_400/inst'
Parsing XDC File [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'btnC'. [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnU'. [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 3170.016 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3170.016 ; gain = 0.000
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 16 CPUs
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: DG_granule_model
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3230.793 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'DG_granule_model' [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_400' [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/.Xil/Vivado-22880-LAPTOP-U9EM5UJ6/realtime/clk_400_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_400' (1#1) [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/.Xil/Vivado-22880-LAPTOP-U9EM5UJ6/realtime/clk_400_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'Izhikevich_model_pipeline_multiple' [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:23]
	Parameter para_t_step bound to: 64'b0011111110000100011110101110000101000111101011100001010001111011 
	Parameter para_k bound to: 64'b0011111111011100100111101001111111111110111101110111011100001000 
	Parameter para_a bound to: 64'b0011111101101010110111101000100011101010111111110100111010011010 
	Parameter para_b bound to: 64'b0100000000111000011110100111100111011101000100011010001000011001 
	Parameter para_Vmin bound to: 64'b1100000001010000100111011100110011110111010010101101101010100110 
	Parameter para_d bound to: 64'b0100000001001001000000000000000000000000000000000000000000000000 
	Parameter para_C bound to: 64'b0100000001000011000000000000000000000000000000000000000000000000 
	Parameter para_Vr bound to: 64'b1100000001010011010110011100100101010101001000110001001011101111 
	Parameter para_Vt bound to: 64'b1100000001000110011100110100010100001000111101001010010111110101 
	Parameter para_Vpeak bound to: 64'b0100000000101110111110101011110101110111101000101101101111001000 
INFO: [Synth 8-3876] $readmem data file 'v_initial.mem' is read successfully [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:272]
INFO: [Synth 8-3876] $readmem data file 'u_initial.mem' is read successfully [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:273]
INFO: [Synth 8-6157] synthesizing module 'double_sub' [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/.Xil/Vivado-22880-LAPTOP-U9EM5UJ6/realtime/double_sub_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'double_sub' (2#1) [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/.Xil/Vivado-22880-LAPTOP-U9EM5UJ6/realtime/double_sub_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'double_sub' is unconnected for instance 'v_SUB_Vr' [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:110]
WARNING: [Synth 8-7023] instance 'v_SUB_Vr' of module 'double_sub' has 6 connections declared, but only 5 given [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:110]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'double_sub' is unconnected for instance 'v_SUB_Vt' [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:119]
WARNING: [Synth 8-7023] instance 'v_SUB_Vt' of module 'double_sub' has 6 connections declared, but only 5 given [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:119]
INFO: [Synth 8-6157] synthesizing module 'double_div' [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/.Xil/Vivado-22880-LAPTOP-U9EM5UJ6/realtime/double_div_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'double_div' (3#1) [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/.Xil/Vivado-22880-LAPTOP-U9EM5UJ6/realtime/double_div_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'double_div' is unconnected for instance 'h_DIV_C' [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:128]
WARNING: [Synth 8-7023] instance 'h_DIV_C' of module 'double_div' has 6 connections declared, but only 5 given [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:128]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'double_sub' is unconnected for instance 'u_SUB_i' [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:137]
WARNING: [Synth 8-7023] instance 'u_SUB_i' of module 'double_sub' has 6 connections declared, but only 5 given [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:137]
INFO: [Synth 8-6157] synthesizing module 'double_mul' [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/.Xil/Vivado-22880-LAPTOP-U9EM5UJ6/realtime/double_mul_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'double_mul' (4#1) [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/.Xil/Vivado-22880-LAPTOP-U9EM5UJ6/realtime/double_mul_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'double_mul' is unconnected for instance 'a_MUL_h' [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:146]
WARNING: [Synth 8-7023] instance 'a_MUL_h' of module 'double_mul' has 6 connections declared, but only 5 given [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:146]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'double_mul' is unconnected for instance 'v_sub_Vr_MUL_v_sub_Vt' [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:155]
WARNING: [Synth 8-7023] instance 'v_sub_Vr_MUL_v_sub_Vt' of module 'double_mul' has 6 connections declared, but only 5 given [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:155]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'double_mul' is unconnected for instance 'h_div_C_MUL_k' [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:164]
WARNING: [Synth 8-7023] instance 'h_div_C_MUL_k' of module 'double_mul' has 6 connections declared, but only 5 given [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:164]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'double_mul' is unconnected for instance 'h_div_C_MUL_u_sub_i' [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:173]
WARNING: [Synth 8-7023] instance 'h_div_C_MUL_u_sub_i' of module 'double_mul' has 6 connections declared, but only 5 given [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:173]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'double_mul' is unconnected for instance 'a_mul_h_MUL_v_sub_Vr' [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:182]
WARNING: [Synth 8-7023] instance 'a_mul_h_MUL_v_sub_Vr' of module 'double_mul' has 6 connections declared, but only 5 given [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:182]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'double_mul' is unconnected for instance 'a_mul_h_MUL_u' [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:190]
WARNING: [Synth 8-7023] instance 'a_mul_h_MUL_u' of module 'double_mul' has 6 connections declared, but only 5 given [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:190]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'double_mul' is unconnected for instance 'v_sub_Vr_mul_v_sub_Vt_MUL_h_div_C_mul_k' [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:199]
WARNING: [Synth 8-7023] instance 'v_sub_Vr_mul_v_sub_Vt_MUL_h_div_C_mul_k' of module 'double_mul' has 6 connections declared, but only 5 given [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:199]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'double_sub' is unconnected for instance 'v_SUB_h_div_C_mul_u_sub_i' [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:208]
WARNING: [Synth 8-7023] instance 'v_SUB_h_div_C_mul_u_sub_i' of module 'double_sub' has 6 connections declared, but only 5 given [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:208]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'double_mul' is unconnected for instance 'b_MUL_a_mul_h_mul_v_sub_Vr' [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:217]
WARNING: [Synth 8-7023] instance 'b_MUL_a_mul_h_mul_v_sub_Vr' of module 'double_mul' has 6 connections declared, but only 5 given [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:217]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'double_sub' is unconnected for instance 'u_SUB_a_mul_h_mul_u' [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:226]
WARNING: [Synth 8-7023] instance 'u_SUB_a_mul_h_mul_u' of module 'double_sub' has 6 connections declared, but only 5 given [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:226]
INFO: [Synth 8-6157] synthesizing module 'double_add' [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/.Xil/Vivado-22880-LAPTOP-U9EM5UJ6/realtime/double_add_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'double_add' (5#1) [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/.Xil/Vivado-22880-LAPTOP-U9EM5UJ6/realtime/double_add_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'double_add' is unconnected for instance 'v' [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:235]
WARNING: [Synth 8-7023] instance 'v' of module 'double_add' has 6 connections declared, but only 5 given [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:235]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'double_add' is unconnected for instance 'u' [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:244]
WARNING: [Synth 8-7023] instance 'u' of module 'double_add' has 6 connections declared, but only 5 given [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:244]
INFO: [Synth 8-6157] synthesizing module 'double_compare' [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/.Xil/Vivado-22880-LAPTOP-U9EM5UJ6/realtime/double_compare_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'double_compare' (6#1) [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/.Xil/Vivado-22880-LAPTOP-U9EM5UJ6/realtime/double_compare_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'double_compare' is unconnected for instance 'v_GREATER_OR_EQUAL_Vpeak' [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:253]
WARNING: [Synth 8-7023] instance 'v_GREATER_OR_EQUAL_Vpeak' of module 'double_compare' has 6 connections declared, but only 5 given [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:253]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'double_add' is unconnected for instance 'u_ADD_d' [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:262]
WARNING: [Synth 8-7023] instance 'u_ADD_d' of module 'double_add' has 6 connections declared, but only 5 given [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:262]
INFO: [Synth 8-3876] $readmem data file 'v_initial.mem' is read successfully [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:369]
INFO: [Synth 8-3876] $readmem data file 'u_initial.mem' is read successfully [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:370]
WARNING: [Synth 8-7137] Register v_reg_reg in module Izhikevich_model_pipeline_multiple has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-7137] Register u_reg_reg in module Izhikevich_model_pipeline_multiple has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-7137] Register spikes_reg in module Izhikevich_model_pipeline_multiple has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:376]
WARNING: [Synth 8-4767] Trying to implement RAM 'v_reg_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported. 
RAM "v_reg_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'u_reg_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported. 
RAM "u_reg_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'Izhikevich_model_pipeline_multiple' (7#1) [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DG_granule_model' (8#1) [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3230.793 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3230.793 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3230.793 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/clk_400/clk_400.dcp' for cell 'inst_clk_400'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_sub/double_sub.dcp' for cell 'u_Izhikevich_model_pipeline_multiple/v_SUB_Vr'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_div/double_div.dcp' for cell 'u_Izhikevich_model_pipeline_multiple/h_DIV_C'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/double_mul.dcp' for cell 'u_Izhikevich_model_pipeline_multiple/a_MUL_h'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_add/double_add.dcp' for cell 'u_Izhikevich_model_pipeline_multiple/v'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_compare/double_compare.dcp' for cell 'u_Izhikevich_model_pipeline_multiple/v_GREATER_OR_EQUAL_Vpeak'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.829 . Memory (MB): peak = 3230.793 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1728 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/clk_400/clk_400_board.xdc] for cell 'inst_clk_400/inst'
Finished Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/clk_400/clk_400_board.xdc] for cell 'inst_clk_400/inst'
Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/clk_400/clk_400.xdc] for cell 'inst_clk_400/inst'
Finished Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/clk_400/clk_400.xdc] for cell 'inst_clk_400/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/clk_400/clk_400.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DG_granule_model_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DG_granule_model_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'btnC'. [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'btnU'. [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:68]
Finished Parsing XDC File [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/DG_granule_model_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 3380.281 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 3447.727 ; gain = 216.934
34 Infos, 44 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 3447.727 ; gain = 216.934
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
close_design
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/utils_1/imports/synth_1/DG_granule_model.dcp with file D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/DG_granule_model.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1

launch_runs synth_1 -jobs 16
[Thu Oct  5 14:23:03 2023] Launched synth_1...
Run output will be captured here: D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/double_mul.dcp' for cell 'u_Izhikevich_model_pipeline_multiple/a_MUL_h'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_div/double_div.dcp' for cell 'u_Izhikevich_model_pipeline_multiple/h_DIV_C'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_add/double_add.dcp' for cell 'u_Izhikevich_model_pipeline_multiple/u'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_sub/double_sub.dcp' for cell 'u_Izhikevich_model_pipeline_multiple/u_SUB_a_mul_h_mul_u'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_compare/double_compare.dcp' for cell 'u_Izhikevich_model_pipeline_multiple/v_GREATER_OR_EQUAL_Vpeak'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.817 . Memory (MB): peak = 3496.922 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1727 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'btnC'. [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnU'. [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 3496.922 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3496.922 ; gain = 0.000
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 16 CPUs
close_design
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/utils_1/imports/synth_1/DG_granule_model.dcp with file D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/DG_granule_model.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1

launch_runs synth_1 -jobs 16
[Thu Oct  5 14:31:40 2023] Launched synth_1...
Run output will be captured here: D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/double_mul.dcp' for cell 'u_Izhikevich_model_pipeline_multiple/a_MUL_h'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_div/double_div.dcp' for cell 'u_Izhikevich_model_pipeline_multiple/h_DIV_C'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_add/double_add.dcp' for cell 'u_Izhikevich_model_pipeline_multiple/u'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_sub/double_sub.dcp' for cell 'u_Izhikevich_model_pipeline_multiple/u_SUB_a_mul_h_mul_u'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_compare/double_compare.dcp' for cell 'u_Izhikevich_model_pipeline_multiple/v_GREATER_OR_EQUAL_Vpeak'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.783 . Memory (MB): peak = 3549.098 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1727 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'btnC'. [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnU'. [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 3549.098 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3549.098 ; gain = 0.000
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 16 CPUs
close_design
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'DG_granule_model_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'DG_granule_model_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim/v_initial.mem'
INFO: [SIM-utils-43] Exported 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim/u_initial.mem'
INFO: [SIM-utils-43] Exported 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim/i_tb_initial.mem'
INFO: [SIM-utils-43] Exported 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim/i_tb_initial.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DG_granule_model_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_add/double_add_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_add
INFO: [VRFC 10-311] analyzing module double_add_addsub
INFO: [VRFC 10-311] analyzing module double_add_addsub_logic
INFO: [VRFC 10-311] analyzing module double_add_align_add
INFO: [VRFC 10-311] analyzing module double_add_alignment
INFO: [VRFC 10-311] analyzing module double_add_carry_chain
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized10
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized11
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized5
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized6
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized8
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized8_4
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized9
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized9_2
INFO: [VRFC 10-311] analyzing module double_add_compare
INFO: [VRFC 10-311] analyzing module double_add_compare_eq
INFO: [VRFC 10-311] analyzing module double_add_compare_eq_im
INFO: [VRFC 10-311] analyzing module double_add_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module double_add_compare_eq_im__parameterized0_3
INFO: [VRFC 10-311] analyzing module double_add_compare_gt
INFO: [VRFC 10-311] analyzing module double_add_compare_gt_1
INFO: [VRFC 10-311] analyzing module double_add_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_add_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_add_flt_add
INFO: [VRFC 10-311] analyzing module double_add_flt_add_exp
INFO: [VRFC 10-311] analyzing module double_add_flt_add_logic
INFO: [VRFC 10-311] analyzing module double_add_flt_dec_op
INFO: [VRFC 10-311] analyzing module double_add_flt_round_bit
INFO: [VRFC 10-311] analyzing module double_add_lead_zero_encode
INFO: [VRFC 10-311] analyzing module double_add_norm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_add_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_add_special_detect
INFO: [VRFC 10-311] analyzing module double_add_special_detect_0
INFO: [VRFC 10-311] analyzing module double_add_zero_det_sel
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_compare/double_compare_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_compare
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized0_2
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized1_3
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_compare_compare_eq
INFO: [VRFC 10-311] analyzing module double_compare_compare_eq_im
INFO: [VRFC 10-311] analyzing module double_compare_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module double_compare_compare_eq_im__parameterized0_0
INFO: [VRFC 10-311] analyzing module double_compare_compare_gt
INFO: [VRFC 10-311] analyzing module double_compare_compare_ne_im
INFO: [VRFC 10-311] analyzing module double_compare_compare_ne_im_1
INFO: [VRFC 10-311] analyzing module double_compare_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_compare_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_compare_fp_cmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_sub/double_sub_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_sub
INFO: [VRFC 10-311] analyzing module double_sub_addsub
INFO: [VRFC 10-311] analyzing module double_sub_addsub_logic
INFO: [VRFC 10-311] analyzing module double_sub_align_add
INFO: [VRFC 10-311] analyzing module double_sub_alignment
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized10
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized11
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized5
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized6
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized8
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized8_4
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized9
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized9_2
INFO: [VRFC 10-311] analyzing module double_sub_compare
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_im
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_im__parameterized0_3
INFO: [VRFC 10-311] analyzing module double_sub_compare_gt
INFO: [VRFC 10-311] analyzing module double_sub_compare_gt_1
INFO: [VRFC 10-311] analyzing module double_sub_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_sub_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_sub_flt_add
INFO: [VRFC 10-311] analyzing module double_sub_flt_add_exp
INFO: [VRFC 10-311] analyzing module double_sub_flt_add_logic
INFO: [VRFC 10-311] analyzing module double_sub_flt_dec_op
INFO: [VRFC 10-311] analyzing module double_sub_flt_round_bit
INFO: [VRFC 10-311] analyzing module double_sub_lead_zero_encode
INFO: [VRFC 10-311] analyzing module double_sub_norm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_sub_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_sub_special_detect
INFO: [VRFC 10-311] analyzing module double_sub_special_detect_0
INFO: [VRFC 10-311] analyzing module double_sub_zero_det_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/double_mul_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_mul
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized0_4
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_mul_compare_eq_im
INFO: [VRFC 10-311] analyzing module double_mul_compare_eq_im_3
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized3
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized4
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized4_0
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized4_1
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized5
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized6
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized7
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized8
INFO: [VRFC 10-311] analyzing module double_mul_fix_mult
INFO: [VRFC 10-311] analyzing module double_mul_fix_mult_dsp48e1_lat_dbl
INFO: [VRFC 10-311] analyzing module double_mul_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_mul_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_mul_flt_dec_op_lat
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult_exp
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult_round
INFO: [VRFC 10-311] analyzing module double_mul_flt_round_bit
INFO: [VRFC 10-311] analyzing module double_mul_flt_round_dsp_opt_part
INFO: [VRFC 10-311] analyzing module double_mul_special_detect
INFO: [VRFC 10-311] analyzing module double_mul_special_detect_2
INFO: [VRFC 10-311] analyzing module double_mul_xbip_dsp48_addsub_synth
INFO: [VRFC 10-311] analyzing module double_mul_xbip_dsp48_addsub_v3_0_6_viv
INFO: [VRFC 10-311] analyzing module double_mul_xbip_dsp48e1_wrapper_v3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_div/double_div_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_div
INFO: [VRFC 10-311] analyzing module double_div_carry_chain
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_100
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_101
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_102
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_103
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_104
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_105
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_106
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_107
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_54
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_55
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_56
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_57
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_58
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_59
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_60
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_61
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_62
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_63
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_64
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_65
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_66
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_67
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_68
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_69
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_70
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_71
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_72
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_73
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_74
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_75
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_76
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_77
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_78
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_79
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_80
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_81
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_82
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_83
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_84
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_85
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_86
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_87
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_88
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_89
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_90
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_91
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_92
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_93
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_94
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_95
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_96
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_97
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_98
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_99
INFO: [VRFC 10-311] analyzing module double_div_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_div_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_div_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_div_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_div_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_div_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_div_flt_dec_op_lat
INFO: [VRFC 10-311] analyzing module double_div_flt_div
INFO: [VRFC 10-311] analyzing module double_div_flt_div_exp
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_0
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_1
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_10
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_11
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_12
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_13
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_14
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_15
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_16
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_17
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_18
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_19
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_2
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_20
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_21
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_22
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_23
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_24
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_25
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_26
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_27
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_28
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_29
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_3
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_30
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_31
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_32
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_33
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_34
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_35
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_36
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_37
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_38
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_39
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_4
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_40
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_41
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_42
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_43
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_44
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_45
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_46
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_47
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_48
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_49
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_5
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_50
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_51
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_52
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_53
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_6
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_7
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_8
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_9
INFO: [VRFC 10-311] analyzing module double_div_flt_round_bit
INFO: [VRFC 10-311] analyzing module double_div_renorm_and_round_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DG_granule_model
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Izhikevich_model_pipeline_multiple
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sim_1/new/DG_granule_model_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DG_granule_model_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim/glbl.v:6]
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 3566.414 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 32 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DG_granule_model_tb_behav xil_defaultlib.DG_granule_model_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 32 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DG_granule_model_tb_behav xil_defaultlib.DG_granule_model_tb xil_defaultlib.glbl -log elaborate.log 
Using 32 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.GND
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.double_sub
Compiling module xil_defaultlib.double_div
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module xil_defaultlib.double_mul
Compiling module xil_defaultlib.double_add
Compiling module xil_defaultlib.double_compare
Compiling module xil_defaultlib.Izhikevich_model_pipeline_multip...
Compiling module xil_defaultlib.DG_granule_model
Compiling module xil_defaultlib.DG_granule_model_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot DG_granule_model_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 3566.414 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DG_granule_model_tb_behav -key {Behavioral:sim_1:Functional:DG_granule_model_tb} -tclbatch {DG_granule_model_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source DG_granule_model_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DG_granule_model_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:31 . Memory (MB): peak = 3566.414 ; gain = 0.000
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/DG_granule_model_tb/u_DG_granule_model/u_Izhikevich_model_pipeline_multiple/v_reg}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/DG_granule_model_tb/u_DG_granule_model/u_Izhikevich_model_pipeline_multiple/clk}} {{/DG_granule_model_tb/u_DG_granule_model/u_Izhikevich_model_pipeline_multiple/i}} {{/DG_granule_model_tb/u_DG_granule_model/u_Izhikevich_model_pipeline_multiple/spikes}} {{/DG_granule_model_tb/u_DG_granule_model/u_Izhikevich_model_pipeline_multiple/v_reg}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'DG_granule_model_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DG_granule_model_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_add/double_add_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_add
INFO: [VRFC 10-311] analyzing module double_add_addsub
INFO: [VRFC 10-311] analyzing module double_add_addsub_logic
INFO: [VRFC 10-311] analyzing module double_add_align_add
INFO: [VRFC 10-311] analyzing module double_add_alignment
INFO: [VRFC 10-311] analyzing module double_add_carry_chain
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized10
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized11
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized5
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized6
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized8
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized8_4
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized9
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized9_2
INFO: [VRFC 10-311] analyzing module double_add_compare
INFO: [VRFC 10-311] analyzing module double_add_compare_eq
INFO: [VRFC 10-311] analyzing module double_add_compare_eq_im
INFO: [VRFC 10-311] analyzing module double_add_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module double_add_compare_eq_im__parameterized0_3
INFO: [VRFC 10-311] analyzing module double_add_compare_gt
INFO: [VRFC 10-311] analyzing module double_add_compare_gt_1
INFO: [VRFC 10-311] analyzing module double_add_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_add_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_add_flt_add
INFO: [VRFC 10-311] analyzing module double_add_flt_add_exp
INFO: [VRFC 10-311] analyzing module double_add_flt_add_logic
INFO: [VRFC 10-311] analyzing module double_add_flt_dec_op
INFO: [VRFC 10-311] analyzing module double_add_flt_round_bit
INFO: [VRFC 10-311] analyzing module double_add_lead_zero_encode
INFO: [VRFC 10-311] analyzing module double_add_norm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_add_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_add_special_detect
INFO: [VRFC 10-311] analyzing module double_add_special_detect_0
INFO: [VRFC 10-311] analyzing module double_add_zero_det_sel
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_compare/double_compare_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_compare
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized0_2
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized1_3
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_compare_compare_eq
INFO: [VRFC 10-311] analyzing module double_compare_compare_eq_im
INFO: [VRFC 10-311] analyzing module double_compare_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module double_compare_compare_eq_im__parameterized0_0
INFO: [VRFC 10-311] analyzing module double_compare_compare_gt
INFO: [VRFC 10-311] analyzing module double_compare_compare_ne_im
INFO: [VRFC 10-311] analyzing module double_compare_compare_ne_im_1
INFO: [VRFC 10-311] analyzing module double_compare_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_compare_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_compare_fp_cmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_sub/double_sub_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_sub
INFO: [VRFC 10-311] analyzing module double_sub_addsub
INFO: [VRFC 10-311] analyzing module double_sub_addsub_logic
INFO: [VRFC 10-311] analyzing module double_sub_align_add
INFO: [VRFC 10-311] analyzing module double_sub_alignment
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized10
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized11
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized5
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized6
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized8
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized8_4
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized9
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized9_2
INFO: [VRFC 10-311] analyzing module double_sub_compare
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_im
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_im__parameterized0_3
INFO: [VRFC 10-311] analyzing module double_sub_compare_gt
INFO: [VRFC 10-311] analyzing module double_sub_compare_gt_1
INFO: [VRFC 10-311] analyzing module double_sub_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_sub_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_sub_flt_add
INFO: [VRFC 10-311] analyzing module double_sub_flt_add_exp
INFO: [VRFC 10-311] analyzing module double_sub_flt_add_logic
INFO: [VRFC 10-311] analyzing module double_sub_flt_dec_op
INFO: [VRFC 10-311] analyzing module double_sub_flt_round_bit
INFO: [VRFC 10-311] analyzing module double_sub_lead_zero_encode
INFO: [VRFC 10-311] analyzing module double_sub_norm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_sub_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_sub_special_detect
INFO: [VRFC 10-311] analyzing module double_sub_special_detect_0
INFO: [VRFC 10-311] analyzing module double_sub_zero_det_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/double_mul_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_mul
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized0_4
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_mul_compare_eq_im
INFO: [VRFC 10-311] analyzing module double_mul_compare_eq_im_3
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized3
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized4
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized4_0
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized4_1
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized5
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized6
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized7
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized8
INFO: [VRFC 10-311] analyzing module double_mul_fix_mult
INFO: [VRFC 10-311] analyzing module double_mul_fix_mult_dsp48e1_lat_dbl
INFO: [VRFC 10-311] analyzing module double_mul_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_mul_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_mul_flt_dec_op_lat
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult_exp
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult_round
INFO: [VRFC 10-311] analyzing module double_mul_flt_round_bit
INFO: [VRFC 10-311] analyzing module double_mul_flt_round_dsp_opt_part
INFO: [VRFC 10-311] analyzing module double_mul_special_detect
INFO: [VRFC 10-311] analyzing module double_mul_special_detect_2
INFO: [VRFC 10-311] analyzing module double_mul_xbip_dsp48_addsub_synth
INFO: [VRFC 10-311] analyzing module double_mul_xbip_dsp48_addsub_v3_0_6_viv
INFO: [VRFC 10-311] analyzing module double_mul_xbip_dsp48e1_wrapper_v3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_div/double_div_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_div
INFO: [VRFC 10-311] analyzing module double_div_carry_chain
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_100
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_101
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_102
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_103
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_104
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_105
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_106
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_107
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_54
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_55
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_56
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_57
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_58
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_59
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_60
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_61
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_62
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_63
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_64
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_65
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_66
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_67
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_68
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_69
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_70
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_71
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_72
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_73
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_74
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_75
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_76
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_77
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_78
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_79
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_80
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_81
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_82
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_83
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_84
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_85
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_86
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_87
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_88
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_89
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_90
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_91
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_92
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_93
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_94
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_95
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_96
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_97
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_98
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_99
INFO: [VRFC 10-311] analyzing module double_div_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_div_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_div_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_div_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_div_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_div_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_div_flt_dec_op_lat
INFO: [VRFC 10-311] analyzing module double_div_flt_div
INFO: [VRFC 10-311] analyzing module double_div_flt_div_exp
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_0
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_1
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_10
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_11
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_12
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_13
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_14
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_15
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_16
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_17
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_18
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_19
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_2
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_20
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_21
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_22
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_23
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_24
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_25
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_26
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_27
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_28
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_29
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_3
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_30
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_31
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_32
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_33
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_34
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_35
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_36
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_37
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_38
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_39
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_4
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_40
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_41
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_42
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_43
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_44
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_45
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_46
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_47
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_48
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_49
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_5
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_50
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_51
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_52
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_53
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_6
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_7
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_8
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_9
INFO: [VRFC 10-311] analyzing module double_div_flt_round_bit
INFO: [VRFC 10-311] analyzing module double_div_renorm_and_round_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DG_granule_model
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_multiple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Izhikevich_model_pipeline_multiple
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sim_1/new/DG_granule_model_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DG_granule_model_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 3566.414 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 3566.414 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'DG_granule_model_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 32 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DG_granule_model_tb_behav xil_defaultlib.DG_granule_model_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 32 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DG_granule_model_tb_behav xil_defaultlib.DG_granule_model_tb xil_defaultlib.glbl -log elaborate.log 
Using 32 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.GND
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.double_sub
Compiling module xil_defaultlib.double_div
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module xil_defaultlib.double_mul
Compiling module xil_defaultlib.double_add
Compiling module xil_defaultlib.double_compare
Compiling module xil_defaultlib.Izhikevich_model_pipeline_multip...
Compiling module xil_defaultlib.DG_granule_model
Compiling module xil_defaultlib.DG_granule_model_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot DG_granule_model_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 3566.414 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 3566.414 ; gain = 0.000
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 3566.414 ; gain = 0.000
run 300 ms
run: Time (s): cpu = 00:00:16 ; elapsed = 00:01:55 . Memory (MB): peak = 3566.414 ; gain = 0.000
close_sim
INFO: xsimkernel Simulation Memory Usage: 102680 KB (Peak: 102680 KB), Simulation CPU Usage: 57484 ms
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/utils_1/imports/synth_1/DG_granule_model.dcp with file D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/DG_granule_model.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1

launch_runs synth_1 -jobs 16
[Thu Oct  5 14:50:32 2023] Launched synth_1...
Run output will be captured here: D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/double_mul.dcp' for cell 'u_Izhikevich_model_pipeline_multiple/a_MUL_h'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_div/double_div.dcp' for cell 'u_Izhikevich_model_pipeline_multiple/h_DIV_C'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_add/double_add.dcp' for cell 'u_Izhikevich_model_pipeline_multiple/u'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_sub/double_sub.dcp' for cell 'u_Izhikevich_model_pipeline_multiple/u_SUB_a_mul_h_mul_u'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_compare/double_compare.dcp' for cell 'u_Izhikevich_model_pipeline_multiple/v_GREATER_OR_EQUAL_Vpeak'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.803 . Memory (MB): peak = 3566.414 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1727 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'btnC'. [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnU'. [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 3566.414 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3566.414 ; gain = 0.000
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 16 CPUs
close_design
set_property -dict [list CONFIG.C_Optimization {Speed_Optimized} CONFIG.C_Mult_Usage {Full_Usage} CONFIG.C_Latency {0} CONFIG.C_Rate {1}] [get_ips double_sub]
generate_target all [get_files  D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_sub/double_sub.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'double_sub'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'double_sub'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'double_sub'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'double_sub'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'double_sub'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'double_sub'...
catch { config_ip_cache -export [get_ips -all double_sub] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP double_sub, cache-ID = 956fb02c1f86fb65; cache size = 69.718 MB.
catch { [ delete_ip_run [get_ips -all double_sub] ] }
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/double_sub_synth_1

INFO: [Project 1-386] Moving file 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_sub/double_sub.xci' from fileset 'double_sub' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_sub/double_sub.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_sub/double_sub.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_sub/double_sub.xci'
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.C_Optimization {Speed_Optimized} CONFIG.C_Latency {0} CONFIG.C_Mult_Usage {Max_Usage} CONFIG.C_Rate {1}] [get_ips double_mul]
generate_target all [get_files  D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_mul/double_mul.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'double_mul'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'double_mul'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'double_mul'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'double_mul'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'double_mul'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'double_mul'...
catch { config_ip_cache -export [get_ips -all double_mul] }
export_ip_user_files -of_objects [get_files D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_mul/double_mul.xci] -no_script -sync -force -quiet
reset_run double_mul_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/double_mul_synth_1

launch_runs double_mul_synth_1 -jobs 16
[Thu Oct  5 15:06:42 2023] Launched double_mul_synth_1...
Run output will be captured here: D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/double_mul_synth_1/runme.log
INFO: [Vivado 12-4357] Exporting simulation files for 'double_mul'... please wait for 'double_mul_synth_1' run to finish...
wait_on_run double_mul_synth_1
[Thu Oct  5 15:06:43 2023] Waiting for double_mul_synth_1 to finish...
[Thu Oct  5 15:06:48 2023] Waiting for double_mul_synth_1 to finish...
[Thu Oct  5 15:06:53 2023] Waiting for double_mul_synth_1 to finish...
[Thu Oct  5 15:06:58 2023] Waiting for double_mul_synth_1 to finish...
[Thu Oct  5 15:07:08 2023] Waiting for double_mul_synth_1 to finish...
[Thu Oct  5 15:07:18 2023] Waiting for double_mul_synth_1 to finish...
[Thu Oct  5 15:07:28 2023] Waiting for double_mul_synth_1 to finish...

*** Running vivado
    with args -log double_mul.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source double_mul.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script 'C:/Xilinx/Vivado/2021.2/scripts/Vivado_init.tcl'
source double_mul.tcl -notrace
create_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1549.168 ; gain = 0.000
Command: synth_design -top double_mul -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 32160
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1549.168 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'double_mul' [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/synth/double_mul.v:60]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62649]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (1#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62649]
INFO: [Synth 8-6155] done synthesizing module 'double_mul' (19#1) [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/synth/double_mul.v:60]
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[10] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[9] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[8] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[18] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module dsp48e1_wrapper__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port NORMALIZE[1] in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIXED_POINT in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIX_MANT_SIGN in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port SIGN in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[47] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[46] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[45] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[44] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[43] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[42] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[41] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[40] in module flt_mult_round is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1549.168 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1549.168 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1549.168 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1549.168 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_INC_DELAY' (delay__parameterized1) to 'inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized15) to 'inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized15) to 'inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 1549.168 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 1549.168 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 1549.168 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 1549.168 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 1549.168 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 1549.168 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 1549.168 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 1549.168 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 1549.168 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |DSP48E1 |    11|
|2     |LUT1    |     5|
|3     |LUT2    |    16|
|4     |LUT3    |    34|
|5     |LUT4    |    15|
|6     |LUT5    |    59|
|7     |LUT6    |    35|
|8     |MUXCY   |    68|
|9     |XORCY   |    45|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 1549.168 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 371 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 1549.168 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 1549.168 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1549.168 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 124 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1549.168 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 20 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 20 instances

Synth Design complete, checksum: b866bab8
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 1549.168 ; gain = 0.000
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/double_mul_synth_1/double_mul.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1851.945 ; gain = 302.777
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP double_mul, cache-ID = 0a76cd298e53a78e
INFO: [Coretcl 2-1174] Renamed 31 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/double_mul_synth_1/double_mul.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file double_mul_utilization_synth.rpt -pb double_mul_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct  5 15:07:29 2023...
[Thu Oct  5 15:07:33 2023] double_mul_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 3604.355 ; gain = 0.000
export_simulation -of_objects [get_files D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_mul/double_mul.xci] -directory D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.ip_user_files/sim_scripts -ip_user_files_dir D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.ip_user_files -ipstatic_source_dir D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.cache/compile_simlib/modelsim} {questa=D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.cache/compile_simlib/questa} {riviera=D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.cache/compile_simlib/riviera} {activehdl=D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.C_Mult_Usage {Full_Usage} CONFIG.C_Latency {0}] [get_ips double_add]
generate_target all [get_files  D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_add/double_add.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'double_add'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'double_add'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'double_add'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'double_add'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'double_add'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'double_add'...
catch { config_ip_cache -export [get_ips -all double_add] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP double_add, cache-ID = b74349eaa38a5191; cache size = 70.660 MB.
catch { [ delete_ip_run [get_ips -all double_add] ] }
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/double_add_synth_1

INFO: [Project 1-386] Moving file 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_add/double_add.xci' from fileset 'double_add' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_add/double_add.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_add/double_add.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_add/double_add.xci'
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/utils_1/imports/synth_1/DG_granule_model.dcp with file D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/DG_granule_model.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1

launch_runs synth_1 -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_add/double_add.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_sub/double_sub.xci' is already up-to-date
[Thu Oct  5 15:09:07 2023] Launched synth_1...
Run output will be captured here: D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/double_mul.dcp' for cell 'u_Izhikevich_model_pipeline_multiple/a_MUL_h'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_div/double_div.dcp' for cell 'u_Izhikevich_model_pipeline_multiple/h_DIV_C'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_add/double_add.dcp' for cell 'u_Izhikevich_model_pipeline_multiple/u'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_sub/double_sub.dcp' for cell 'u_Izhikevich_model_pipeline_multiple/u_SUB_a_mul_h_mul_u'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_compare/double_compare.dcp' for cell 'u_Izhikevich_model_pipeline_multiple/v_GREATER_OR_EQUAL_Vpeak'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.766 . Memory (MB): peak = 3604.355 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1591 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'btnC'. [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnU'. [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 3604.355 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3604.355 ; gain = 0.000
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 16 CPUs
close_design
set_property -dict [list CONFIG.C_Mult_Usage {No_Usage} CONFIG.C_Latency {9}] [get_ips double_mul]
set_property -dict [list CONFIG.C_Latency {0}] [get_ips double_mul]
generate_target all [get_files  D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_mul/double_mul.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'double_mul'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'double_mul'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'double_mul'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'double_mul'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'double_mul'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'double_mul'...
catch { config_ip_cache -export [get_ips -all double_mul] }
export_ip_user_files -of_objects [get_files D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_mul/double_mul.xci] -no_script -sync -force -quiet
reset_run double_mul_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/double_mul_synth_1

launch_runs double_mul_synth_1 -jobs 16
[Thu Oct  5 15:15:36 2023] Launched double_mul_synth_1...
Run output will be captured here: D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/double_mul_synth_1/runme.log
INFO: [Vivado 12-4357] Exporting simulation files for 'double_mul'... please wait for 'double_mul_synth_1' run to finish...
wait_on_run double_mul_synth_1
[Thu Oct  5 15:15:36 2023] Waiting for double_mul_synth_1 to finish...
[Thu Oct  5 15:15:41 2023] Waiting for double_mul_synth_1 to finish...
[Thu Oct  5 15:15:46 2023] Waiting for double_mul_synth_1 to finish...
[Thu Oct  5 15:15:51 2023] Waiting for double_mul_synth_1 to finish...
[Thu Oct  5 15:16:01 2023] Waiting for double_mul_synth_1 to finish...
[Thu Oct  5 15:16:11 2023] Waiting for double_mul_synth_1 to finish...
[Thu Oct  5 15:16:21 2023] Waiting for double_mul_synth_1 to finish...

*** Running vivado
    with args -log double_mul.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source double_mul.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script 'C:/Xilinx/Vivado/2021.2/scripts/Vivado_init.tcl'
source double_mul.tcl -notrace
Command: synth_design -top double_mul -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 32112
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1566.898 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'double_mul' [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/synth/double_mul.v:60]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62649]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (1#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62649]
INFO: [Synth 8-6155] done synthesizing module 'double_mul' (33#1) [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/synth/double_mul.v:60]
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[10] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[9] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[8] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[10] in module carry_chain__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port NORMALIZE[1] in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIXED_POINT in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIX_MANT_SIGN in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port SIGN in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[47] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[46] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[45] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[44] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[43] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[42] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[41] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[40] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[39] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[38] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[37] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[36] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[35] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[34] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[33] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[32] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[31] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[30] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[29] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[28] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[27] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[26] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[25] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[24] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[23] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[22] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[21] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[20] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[19] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[18] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[17] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[16] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[15] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[14] in module flt_mult_round is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1566.898 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1566.898 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1566.898 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1566.898 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_BIT_DEL' (delay__parameterized4) to 'inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_INC_DELAY' (delay__parameterized4) to 'inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized8) to 'inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized8) to 'inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized4) to 'inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized4) to 'inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 1566.898 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 1566.898 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1566.898 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1566.898 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1566.898 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1566.898 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1566.898 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1566.898 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1566.898 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT1     |     3|
|2     |LUT2     |  1545|
|3     |LUT3     |  1066|
|4     |LUT4     |  1061|
|5     |LUT5     |    12|
|6     |LUT6     |    35|
|7     |MULT_AND |   936|
|8     |MUXCY    |  2054|
|9     |XORCY    |  2035|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1566.898 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 549 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1566.898 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1566.898 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.126 . Memory (MB): peak = 1566.898 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5025 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1566.898 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1474 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 538 instances
  MULT_AND => LUT2: 936 instances

Synth Design complete, checksum: ccce1018
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1566.898 ; gain = 0.000
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/double_mul_synth_1/double_mul.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1893.602 ; gain = 326.703
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP double_mul, cache-ID = 0b8f9f31317fe50b
INFO: [Coretcl 2-1174] Renamed 203 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/double_mul_synth_1/double_mul.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file double_mul_utilization_synth.rpt -pb double_mul_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct  5 15:16:19 2023...
[Thu Oct  5 15:16:21 2023] double_mul_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:45 . Memory (MB): peak = 3664.398 ; gain = 0.000
export_simulation -of_objects [get_files D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_mul/double_mul.xci] -directory D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.ip_user_files/sim_scripts -ip_user_files_dir D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.ip_user_files -ipstatic_source_dir D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.cache/compile_simlib/modelsim} {questa=D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.cache/compile_simlib/questa} {riviera=D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.cache/compile_simlib/riviera} {activehdl=D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.C_Mult_Usage {No_Usage} CONFIG.C_Latency {0}] [get_ips double_add]
generate_target all [get_files  D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_add/double_add.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'double_add'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'double_add'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'double_add'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'double_add'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'double_add'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'double_add'...
catch { config_ip_cache -export [get_ips -all double_add] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP double_add, cache-ID = 0de3d15b9038eb6a; cache size = 77.854 MB.
export_ip_user_files -of_objects [get_files D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_add/double_add.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_add/double_add.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_add/double_add.xci'
set_property -dict [list CONFIG.C_Mult_Usage {No_Usage} CONFIG.C_Latency {0}] [get_ips double_sub]
generate_target all [get_files  D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_sub/double_sub.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'double_sub'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'double_sub'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'double_sub'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'double_sub'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'double_sub'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'double_sub'...
catch { config_ip_cache -export [get_ips -all double_sub] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP double_sub, cache-ID = 42f334edb5449800; cache size = 77.854 MB.
export_ip_user_files -of_objects [get_files D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_sub/double_sub.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_sub/double_sub.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_sub/double_sub.xci'
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/utils_1/imports/synth_1/DG_granule_model.dcp with file D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/DG_granule_model.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1

launch_runs synth_1 -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_add/double_add.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_sub/double_sub.xci' is already up-to-date
[Thu Oct  5 15:18:47 2023] Launched synth_1...
Run output will be captured here: D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/double_mul.dcp' for cell 'u_Izhikevich_model_pipeline_multiple/a_MUL_h'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_div/double_div.dcp' for cell 'u_Izhikevich_model_pipeline_multiple/h_DIV_C'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_add/double_add.dcp' for cell 'u_Izhikevich_model_pipeline_multiple/u'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_sub/double_sub.dcp' for cell 'u_Izhikevich_model_pipeline_multiple/u_SUB_a_mul_h_mul_u'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_compare/double_compare.dcp' for cell 'u_Izhikevich_model_pipeline_multiple/v_GREATER_OR_EQUAL_Vpeak'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3664.398 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5775 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'btnC'. [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnU'. [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 3664.398 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 3664.398 ; gain = 0.000
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 16 CPUs
exit
INFO: [Common 17-206] Exiting Vivado at Thu Oct  5 15:28:06 2023...
