
---------- Begin Simulation Statistics ----------
final_tick                                  564402000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  28365                       # Simulator instruction rate (inst/s)
host_mem_usage                                5159400                       # Number of bytes of host memory used
host_op_rate                                    28454                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     4.19                       # Real time elapsed on the host
host_tick_rate                              134827259                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      118731                       # Number of instructions simulated
sim_ops                                        119113                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000564                       # Number of seconds simulated
sim_ticks                                   564402000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu00.Branches                           22343                       # Number of branches fetched
system.cpu00.committedInsts                    100000                       # Number of instructions committed
system.cpu00.committedOps                      100293                       # Number of ops (including micro ops) committed
system.cpu00.dtb.accesses                           0                       # DTB accesses
system.cpu00.dtb.hits                               0                       # DTB hits
system.cpu00.dtb.misses                             0                       # DTB misses
system.cpu00.dtb.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.idle_fraction                   0.003253                       # Percentage of idle cycles
system.cpu00.itb.accesses                           0                       # DTB accesses
system.cpu00.itb.hits                               0                       # DTB hits
system.cpu00.itb.misses                             0                       # DTB misses
system.cpu00.itb.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.not_idle_fraction               0.996747                       # Percentage of non-idle cycles
system.cpu00.numCycles                        1128804                       # number of cpu cycles simulated
system.cpu00.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.num_busy_cycles             1125132.000007                       # Number of busy cycles
system.cpu00.num_conditional_control_insts        15923                       # number of instructions that are conditional controls
system.cpu00.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu00.num_fp_insts                          12                       # number of float instructions
system.cpu00.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_func_calls                      6420                       # number of times a function call or return occured
system.cpu00.num_idle_cycles              3671.999993                       # Number of idle cycles
system.cpu00.num_int_alu_accesses               98834                       # Number of integer alu accesses
system.cpu00.num_int_insts                      98834                       # number of integer instructions
system.cpu00.num_int_register_reads            120835                       # number of times the integer registers were read
system.cpu00.num_int_register_writes            64475                       # number of times the integer registers were written
system.cpu00.num_load_insts                     20291                       # Number of load instructions
system.cpu00.num_mem_refs                       36559                       # number of memory refs
system.cpu00.num_store_insts                    16268                       # Number of store instructions
system.cpu00.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu00.num_vec_insts                          0                       # number of vector instructions
system.cpu00.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu00.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu00.op_class::No_OpClass                 859      0.86%      0.86% # Class of executed instruction
system.cpu00.op_class::IntAlu                   62911     62.68%     63.54% # Class of executed instruction
system.cpu00.op_class::IntMult                     30      0.03%     63.57% # Class of executed instruction
system.cpu00.op_class::IntDiv                       6      0.01%     63.57% # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::FloatMult                    0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::FloatMultAcc                 0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::FloatMisc                    0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdMult                     0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdShift                    0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdAes                      0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdAesMix                   0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash                 0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash2                0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash               0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash2              0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdShaSigma2                0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdShaSigma3                0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::MemRead                  20576     20.50%     84.08% # Class of executed instruction
system.cpu00.op_class::MemWrite                 15971     15.91%     99.99% # Class of executed instruction
system.cpu00.op_class::FloatMemRead                 0      0.00%     99.99% # Class of executed instruction
system.cpu00.op_class::FloatMemWrite               12      0.01%    100.00% # Class of executed instruction
system.cpu00.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::total                   100365                       # Class of executed instruction
system.cpu00.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::mean        1836000                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::min_value      1836000                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::max_value      1836000                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateResidencyTicks::ON     562566000                       # Cumulative time (in ticks) in various power states
system.cpu00.pwrStateResidencyTicks::CLK_GATED      1836000                       # Cumulative time (in ticks) in various power states
system.cpu00.workload.numSyscalls                  71                       # Number of system calls
system.cpu01.Branches                             245                       # Number of branches fetched
system.cpu01.committedInsts                      1264                       # Number of instructions committed
system.cpu01.committedOps                        1270                       # Number of ops (including micro ops) committed
system.cpu01.dtb.accesses                           0                       # DTB accesses
system.cpu01.dtb.hits                               0                       # DTB hits
system.cpu01.dtb.misses                             0                       # DTB misses
system.cpu01.dtb.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.idle_fraction                   0.976977                       # Percentage of idle cycles
system.cpu01.itb.accesses                           0                       # DTB accesses
system.cpu01.itb.hits                               0                       # DTB hits
system.cpu01.itb.misses                             0                       # DTB misses
system.cpu01.itb.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.not_idle_fraction               0.023023                       # Percentage of non-idle cycles
system.cpu01.numCycles                        1128670                       # number of cpu cycles simulated
system.cpu01.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.num_busy_cycles             25985.916807                       # Number of busy cycles
system.cpu01.num_conditional_control_insts          129                       # number of instructions that are conditional controls
system.cpu01.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu01.num_fp_insts                          12                       # number of float instructions
system.cpu01.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_func_calls                       116                       # number of times a function call or return occured
system.cpu01.num_idle_cycles             1102684.083193                       # Number of idle cycles
system.cpu01.num_int_alu_accesses                1244                       # Number of integer alu accesses
system.cpu01.num_int_insts                       1244                       # number of integer instructions
system.cpu01.num_int_register_reads              1451                       # number of times the integer registers were read
system.cpu01.num_int_register_writes              879                       # number of times the integer registers were written
system.cpu01.num_load_insts                       290                       # Number of load instructions
system.cpu01.num_mem_refs                         486                       # number of memory refs
system.cpu01.num_store_insts                      196                       # Number of store instructions
system.cpu01.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu01.num_vec_insts                          0                       # number of vector instructions
system.cpu01.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu01.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu01.op_class::No_OpClass                  10      0.79%      0.79% # Class of executed instruction
system.cpu01.op_class::IntAlu                     773     60.77%     61.56% # Class of executed instruction
system.cpu01.op_class::IntMult                      1      0.08%     61.64% # Class of executed instruction
system.cpu01.op_class::IntDiv                       2      0.16%     61.79% # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0      0.00%     61.79% # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0      0.00%     61.79% # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0      0.00%     61.79% # Class of executed instruction
system.cpu01.op_class::FloatMult                    0      0.00%     61.79% # Class of executed instruction
system.cpu01.op_class::FloatMultAcc                 0      0.00%     61.79% # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0      0.00%     61.79% # Class of executed instruction
system.cpu01.op_class::FloatMisc                    0      0.00%     61.79% # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0      0.00%     61.79% # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0      0.00%     61.79% # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0      0.00%     61.79% # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0      0.00%     61.79% # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0      0.00%     61.79% # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0      0.00%     61.79% # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0      0.00%     61.79% # Class of executed instruction
system.cpu01.op_class::SimdMult                     0      0.00%     61.79% # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0      0.00%     61.79% # Class of executed instruction
system.cpu01.op_class::SimdShift                    0      0.00%     61.79% # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0      0.00%     61.79% # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0      0.00%     61.79% # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0      0.00%     61.79% # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0      0.00%     61.79% # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0      0.00%     61.79% # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0      0.00%     61.79% # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0      0.00%     61.79% # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0      0.00%     61.79% # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0      0.00%     61.79% # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0      0.00%     61.79% # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0      0.00%     61.79% # Class of executed instruction
system.cpu01.op_class::SimdAes                      0      0.00%     61.79% # Class of executed instruction
system.cpu01.op_class::SimdAesMix                   0      0.00%     61.79% # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash                 0      0.00%     61.79% # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash2                0      0.00%     61.79% # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash               0      0.00%     61.79% # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash2              0      0.00%     61.79% # Class of executed instruction
system.cpu01.op_class::SimdShaSigma2                0      0.00%     61.79% # Class of executed instruction
system.cpu01.op_class::SimdShaSigma3                0      0.00%     61.79% # Class of executed instruction
system.cpu01.op_class::MemRead                    294     23.11%     84.91% # Class of executed instruction
system.cpu01.op_class::MemWrite                   180     14.15%     99.06% # Class of executed instruction
system.cpu01.op_class::FloatMemRead                 0      0.00%     99.06% # Class of executed instruction
system.cpu01.op_class::FloatMemWrite               12      0.94%    100.00% # Class of executed instruction
system.cpu01.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::total                     1272                       # Class of executed instruction
system.cpu01.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::mean      125456500                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::min_value    125456500                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::max_value    125456500                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateResidencyTicks::ON     438945500                       # Cumulative time (in ticks) in various power states
system.cpu01.pwrStateResidencyTicks::CLK_GATED    125456500                       # Cumulative time (in ticks) in various power states
system.cpu02.Branches                             235                       # Number of branches fetched
system.cpu02.committedInsts                      1208                       # Number of instructions committed
system.cpu02.committedOps                        1214                       # Number of ops (including micro ops) committed
system.cpu02.dtb.accesses                           0                       # DTB accesses
system.cpu02.dtb.hits                               0                       # DTB hits
system.cpu02.dtb.misses                             0                       # DTB misses
system.cpu02.dtb.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.idle_fraction                   0.980255                       # Percentage of idle cycles
system.cpu02.itb.accesses                           0                       # DTB accesses
system.cpu02.itb.hits                               0                       # DTB hits
system.cpu02.itb.misses                             0                       # DTB misses
system.cpu02.itb.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.not_idle_fraction               0.019745                       # Percentage of non-idle cycles
system.cpu02.numCycles                        1128639                       # number of cpu cycles simulated
system.cpu02.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.num_busy_cycles             22284.744070                       # Number of busy cycles
system.cpu02.num_conditional_control_insts          123                       # number of instructions that are conditional controls
system.cpu02.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu02.num_fp_insts                          12                       # number of float instructions
system.cpu02.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_func_calls                       112                       # number of times a function call or return occured
system.cpu02.num_idle_cycles             1106354.255930                       # Number of idle cycles
system.cpu02.num_int_alu_accesses                1188                       # Number of integer alu accesses
system.cpu02.num_int_insts                       1188                       # number of integer instructions
system.cpu02.num_int_register_reads              1387                       # number of times the integer registers were read
system.cpu02.num_int_register_writes              837                       # number of times the integer registers were written
system.cpu02.num_load_insts                       276                       # Number of load instructions
system.cpu02.num_mem_refs                         466                       # number of memory refs
system.cpu02.num_store_insts                      190                       # Number of store instructions
system.cpu02.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu02.num_vec_insts                          0                       # number of vector instructions
system.cpu02.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu02.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu02.op_class::No_OpClass                  10      0.82%      0.82% # Class of executed instruction
system.cpu02.op_class::IntAlu                     737     60.61%     61.43% # Class of executed instruction
system.cpu02.op_class::IntMult                      1      0.08%     61.51% # Class of executed instruction
system.cpu02.op_class::IntDiv                       2      0.16%     61.68% # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0      0.00%     61.68% # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0      0.00%     61.68% # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0      0.00%     61.68% # Class of executed instruction
system.cpu02.op_class::FloatMult                    0      0.00%     61.68% # Class of executed instruction
system.cpu02.op_class::FloatMultAcc                 0      0.00%     61.68% # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0      0.00%     61.68% # Class of executed instruction
system.cpu02.op_class::FloatMisc                    0      0.00%     61.68% # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0      0.00%     61.68% # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0      0.00%     61.68% # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0      0.00%     61.68% # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0      0.00%     61.68% # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0      0.00%     61.68% # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0      0.00%     61.68% # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0      0.00%     61.68% # Class of executed instruction
system.cpu02.op_class::SimdMult                     0      0.00%     61.68% # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0      0.00%     61.68% # Class of executed instruction
system.cpu02.op_class::SimdShift                    0      0.00%     61.68% # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0      0.00%     61.68% # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0      0.00%     61.68% # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0      0.00%     61.68% # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0      0.00%     61.68% # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0      0.00%     61.68% # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0      0.00%     61.68% # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0      0.00%     61.68% # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0      0.00%     61.68% # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0      0.00%     61.68% # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0      0.00%     61.68% # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0      0.00%     61.68% # Class of executed instruction
system.cpu02.op_class::SimdAes                      0      0.00%     61.68% # Class of executed instruction
system.cpu02.op_class::SimdAesMix                   0      0.00%     61.68% # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash                 0      0.00%     61.68% # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash2                0      0.00%     61.68% # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash               0      0.00%     61.68% # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash2              0      0.00%     61.68% # Class of executed instruction
system.cpu02.op_class::SimdShaSigma2                0      0.00%     61.68% # Class of executed instruction
system.cpu02.op_class::SimdShaSigma3                0      0.00%     61.68% # Class of executed instruction
system.cpu02.op_class::MemRead                    280     23.03%     84.70% # Class of executed instruction
system.cpu02.op_class::MemWrite                   174     14.31%     99.01% # Class of executed instruction
system.cpu02.op_class::FloatMemRead                 0      0.00%     99.01% # Class of executed instruction
system.cpu02.op_class::FloatMemWrite               12      0.99%    100.00% # Class of executed instruction
system.cpu02.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::total                     1216                       # Class of executed instruction
system.cpu02.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::mean      118714000                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::min_value    118714000                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::max_value    118714000                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateResidencyTicks::ON     445688000                       # Cumulative time (in ticks) in various power states
system.cpu02.pwrStateResidencyTicks::CLK_GATED    118714000                       # Cumulative time (in ticks) in various power states
system.cpu03.Branches                             259                       # Number of branches fetched
system.cpu03.committedInsts                      1328                       # Number of instructions committed
system.cpu03.committedOps                        1334                       # Number of ops (including micro ops) committed
system.cpu03.dtb.accesses                           0                       # DTB accesses
system.cpu03.dtb.hits                               0                       # DTB hits
system.cpu03.dtb.misses                             0                       # DTB misses
system.cpu03.dtb.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.idle_fraction                   0.980045                       # Percentage of idle cycles
system.cpu03.itb.accesses                           0                       # DTB accesses
system.cpu03.itb.hits                               0                       # DTB hits
system.cpu03.itb.misses                             0                       # DTB misses
system.cpu03.itb.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.not_idle_fraction               0.019955                       # Percentage of non-idle cycles
system.cpu03.numCycles                        1128778                       # number of cpu cycles simulated
system.cpu03.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.num_busy_cycles             22524.483137                       # Number of busy cycles
system.cpu03.num_conditional_control_insts          132                       # number of instructions that are conditional controls
system.cpu03.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu03.num_fp_insts                          12                       # number of float instructions
system.cpu03.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_func_calls                       127                       # number of times a function call or return occured
system.cpu03.num_idle_cycles             1106253.516863                       # Number of idle cycles
system.cpu03.num_int_alu_accesses                1302                       # Number of integer alu accesses
system.cpu03.num_int_insts                       1302                       # number of integer instructions
system.cpu03.num_int_register_reads              1519                       # number of times the integer registers were read
system.cpu03.num_int_register_writes              924                       # number of times the integer registers were written
system.cpu03.num_load_insts                       306                       # Number of load instructions
system.cpu03.num_mem_refs                         508                       # number of memory refs
system.cpu03.num_store_insts                      202                       # Number of store instructions
system.cpu03.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu03.num_vec_insts                          0                       # number of vector instructions
system.cpu03.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu03.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu03.op_class::No_OpClass                  10      0.75%      0.75% # Class of executed instruction
system.cpu03.op_class::IntAlu                     815     61.00%     61.75% # Class of executed instruction
system.cpu03.op_class::IntMult                      1      0.07%     61.83% # Class of executed instruction
system.cpu03.op_class::IntDiv                       2      0.15%     61.98% # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0      0.00%     61.98% # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0      0.00%     61.98% # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0      0.00%     61.98% # Class of executed instruction
system.cpu03.op_class::FloatMult                    0      0.00%     61.98% # Class of executed instruction
system.cpu03.op_class::FloatMultAcc                 0      0.00%     61.98% # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0      0.00%     61.98% # Class of executed instruction
system.cpu03.op_class::FloatMisc                    0      0.00%     61.98% # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0      0.00%     61.98% # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0      0.00%     61.98% # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0      0.00%     61.98% # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0      0.00%     61.98% # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0      0.00%     61.98% # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0      0.00%     61.98% # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0      0.00%     61.98% # Class of executed instruction
system.cpu03.op_class::SimdMult                     0      0.00%     61.98% # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0      0.00%     61.98% # Class of executed instruction
system.cpu03.op_class::SimdShift                    0      0.00%     61.98% # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0      0.00%     61.98% # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0      0.00%     61.98% # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0      0.00%     61.98% # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0      0.00%     61.98% # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0      0.00%     61.98% # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0      0.00%     61.98% # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0      0.00%     61.98% # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0      0.00%     61.98% # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0      0.00%     61.98% # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0      0.00%     61.98% # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0      0.00%     61.98% # Class of executed instruction
system.cpu03.op_class::SimdAes                      0      0.00%     61.98% # Class of executed instruction
system.cpu03.op_class::SimdAesMix                   0      0.00%     61.98% # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash                 0      0.00%     61.98% # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash2                0      0.00%     61.98% # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash               0      0.00%     61.98% # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash2              0      0.00%     61.98% # Class of executed instruction
system.cpu03.op_class::SimdShaSigma2                0      0.00%     61.98% # Class of executed instruction
system.cpu03.op_class::SimdShaSigma3                0      0.00%     61.98% # Class of executed instruction
system.cpu03.op_class::MemRead                    310     23.20%     85.18% # Class of executed instruction
system.cpu03.op_class::MemWrite                   186     13.92%     99.10% # Class of executed instruction
system.cpu03.op_class::FloatMemRead                 0      0.00%     99.10% # Class of executed instruction
system.cpu03.op_class::FloatMemWrite               12      0.90%    100.00% # Class of executed instruction
system.cpu03.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::total                     1336                       # Class of executed instruction
system.cpu03.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::mean      109833000                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::min_value    109833000                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::max_value    109833000                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateResidencyTicks::ON     454569000                       # Cumulative time (in ticks) in various power states
system.cpu03.pwrStateResidencyTicks::CLK_GATED    109833000                       # Cumulative time (in ticks) in various power states
system.cpu04.Branches                             233                       # Number of branches fetched
system.cpu04.committedInsts                      1192                       # Number of instructions committed
system.cpu04.committedOps                        1198                       # Number of ops (including micro ops) committed
system.cpu04.dtb.accesses                           0                       # DTB accesses
system.cpu04.dtb.hits                               0                       # DTB hits
system.cpu04.dtb.misses                             0                       # DTB misses
system.cpu04.dtb.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.idle_fraction                   0.979433                       # Percentage of idle cycles
system.cpu04.itb.accesses                           0                       # DTB accesses
system.cpu04.itb.hits                               0                       # DTB hits
system.cpu04.itb.misses                             0                       # DTB misses
system.cpu04.itb.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.not_idle_fraction               0.020567                       # Percentage of non-idle cycles
system.cpu04.numCycles                        1128769                       # number of cpu cycles simulated
system.cpu04.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.num_busy_cycles             23215.282117                       # Number of busy cycles
system.cpu04.num_conditional_control_insts          120                       # number of instructions that are conditional controls
system.cpu04.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu04.num_fp_insts                          12                       # number of float instructions
system.cpu04.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_func_calls                       113                       # number of times a function call or return occured
system.cpu04.num_idle_cycles             1105553.717883                       # Number of idle cycles
system.cpu04.num_int_alu_accesses                1170                       # Number of integer alu accesses
system.cpu04.num_int_insts                       1170                       # number of integer instructions
system.cpu04.num_int_register_reads              1367                       # number of times the integer registers were read
system.cpu04.num_int_register_writes              824                       # number of times the integer registers were written
system.cpu04.num_load_insts                       272                       # Number of load instructions
system.cpu04.num_mem_refs                         460                       # number of memory refs
system.cpu04.num_store_insts                      188                       # Number of store instructions
system.cpu04.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu04.num_vec_insts                          0                       # number of vector instructions
system.cpu04.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu04.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu04.op_class::No_OpClass                  10      0.83%      0.83% # Class of executed instruction
system.cpu04.op_class::IntAlu                     727     60.58%     61.42% # Class of executed instruction
system.cpu04.op_class::IntMult                      1      0.08%     61.50% # Class of executed instruction
system.cpu04.op_class::IntDiv                       2      0.17%     61.67% # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0      0.00%     61.67% # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0      0.00%     61.67% # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0      0.00%     61.67% # Class of executed instruction
system.cpu04.op_class::FloatMult                    0      0.00%     61.67% # Class of executed instruction
system.cpu04.op_class::FloatMultAcc                 0      0.00%     61.67% # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0      0.00%     61.67% # Class of executed instruction
system.cpu04.op_class::FloatMisc                    0      0.00%     61.67% # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0      0.00%     61.67% # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0      0.00%     61.67% # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0      0.00%     61.67% # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0      0.00%     61.67% # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0      0.00%     61.67% # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0      0.00%     61.67% # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0      0.00%     61.67% # Class of executed instruction
system.cpu04.op_class::SimdMult                     0      0.00%     61.67% # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0      0.00%     61.67% # Class of executed instruction
system.cpu04.op_class::SimdShift                    0      0.00%     61.67% # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0      0.00%     61.67% # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0      0.00%     61.67% # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0      0.00%     61.67% # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0      0.00%     61.67% # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0      0.00%     61.67% # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0      0.00%     61.67% # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0      0.00%     61.67% # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0      0.00%     61.67% # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0      0.00%     61.67% # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0      0.00%     61.67% # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0      0.00%     61.67% # Class of executed instruction
system.cpu04.op_class::SimdAes                      0      0.00%     61.67% # Class of executed instruction
system.cpu04.op_class::SimdAesMix                   0      0.00%     61.67% # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash                 0      0.00%     61.67% # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash2                0      0.00%     61.67% # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash               0      0.00%     61.67% # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash2              0      0.00%     61.67% # Class of executed instruction
system.cpu04.op_class::SimdShaSigma2                0      0.00%     61.67% # Class of executed instruction
system.cpu04.op_class::SimdShaSigma3                0      0.00%     61.67% # Class of executed instruction
system.cpu04.op_class::MemRead                    276     23.00%     84.67% # Class of executed instruction
system.cpu04.op_class::MemWrite                   172     14.33%     99.00% # Class of executed instruction
system.cpu04.op_class::FloatMemRead                 0      0.00%     99.00% # Class of executed instruction
system.cpu04.op_class::FloatMemWrite               12      1.00%    100.00% # Class of executed instruction
system.cpu04.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::total                     1200                       # Class of executed instruction
system.cpu04.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::mean      100850000                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::min_value    100850000                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::max_value    100850000                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateResidencyTicks::ON     463552000                       # Cumulative time (in ticks) in various power states
system.cpu04.pwrStateResidencyTicks::CLK_GATED    100850000                       # Cumulative time (in ticks) in various power states
system.cpu05.Branches                             260                       # Number of branches fetched
system.cpu05.committedInsts                      1337                       # Number of instructions committed
system.cpu05.committedOps                        1343                       # Number of ops (including micro ops) committed
system.cpu05.dtb.accesses                           0                       # DTB accesses
system.cpu05.dtb.hits                               0                       # DTB hits
system.cpu05.dtb.misses                             0                       # DTB misses
system.cpu05.dtb.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.idle_fraction                   0.979155                       # Percentage of idle cycles
system.cpu05.itb.accesses                           0                       # DTB accesses
system.cpu05.itb.hits                               0                       # DTB hits
system.cpu05.itb.misses                             0                       # DTB misses
system.cpu05.itb.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.not_idle_fraction               0.020845                       # Percentage of non-idle cycles
system.cpu05.numCycles                        1128803                       # number of cpu cycles simulated
system.cpu05.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.num_busy_cycles             23529.981113                       # Number of busy cycles
system.cpu05.num_conditional_control_insts          135                       # number of instructions that are conditional controls
system.cpu05.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu05.num_fp_insts                          12                       # number of float instructions
system.cpu05.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_func_calls                       125                       # number of times a function call or return occured
system.cpu05.num_idle_cycles             1105273.018887                       # Number of idle cycles
system.cpu05.num_int_alu_accesses                1313                       # Number of integer alu accesses
system.cpu05.num_int_insts                       1313                       # number of integer instructions
system.cpu05.num_int_register_reads              1530                       # number of times the integer registers were read
system.cpu05.num_int_register_writes              930                       # number of times the integer registers were written
system.cpu05.num_load_insts                       307                       # Number of load instructions
system.cpu05.num_mem_refs                         511                       # number of memory refs
system.cpu05.num_store_insts                      204                       # Number of store instructions
system.cpu05.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu05.num_vec_insts                          0                       # number of vector instructions
system.cpu05.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu05.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu05.op_class::No_OpClass                  10      0.74%      0.74% # Class of executed instruction
system.cpu05.op_class::IntAlu                     821     61.04%     61.78% # Class of executed instruction
system.cpu05.op_class::IntMult                      1      0.07%     61.86% # Class of executed instruction
system.cpu05.op_class::IntDiv                       2      0.15%     62.01% # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0      0.00%     62.01% # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0      0.00%     62.01% # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0      0.00%     62.01% # Class of executed instruction
system.cpu05.op_class::FloatMult                    0      0.00%     62.01% # Class of executed instruction
system.cpu05.op_class::FloatMultAcc                 0      0.00%     62.01% # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0      0.00%     62.01% # Class of executed instruction
system.cpu05.op_class::FloatMisc                    0      0.00%     62.01% # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0      0.00%     62.01% # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0      0.00%     62.01% # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0      0.00%     62.01% # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0      0.00%     62.01% # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0      0.00%     62.01% # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0      0.00%     62.01% # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0      0.00%     62.01% # Class of executed instruction
system.cpu05.op_class::SimdMult                     0      0.00%     62.01% # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0      0.00%     62.01% # Class of executed instruction
system.cpu05.op_class::SimdShift                    0      0.00%     62.01% # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0      0.00%     62.01% # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0      0.00%     62.01% # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0      0.00%     62.01% # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0      0.00%     62.01% # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0      0.00%     62.01% # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0      0.00%     62.01% # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0      0.00%     62.01% # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0      0.00%     62.01% # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0      0.00%     62.01% # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0      0.00%     62.01% # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0      0.00%     62.01% # Class of executed instruction
system.cpu05.op_class::SimdAes                      0      0.00%     62.01% # Class of executed instruction
system.cpu05.op_class::SimdAesMix                   0      0.00%     62.01% # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash                 0      0.00%     62.01% # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash2                0      0.00%     62.01% # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash               0      0.00%     62.01% # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash2              0      0.00%     62.01% # Class of executed instruction
system.cpu05.op_class::SimdShaSigma2                0      0.00%     62.01% # Class of executed instruction
system.cpu05.op_class::SimdShaSigma3                0      0.00%     62.01% # Class of executed instruction
system.cpu05.op_class::MemRead                    311     23.12%     85.13% # Class of executed instruction
system.cpu05.op_class::MemWrite                   188     13.98%     99.11% # Class of executed instruction
system.cpu05.op_class::FloatMemRead                 0      0.00%     99.11% # Class of executed instruction
system.cpu05.op_class::FloatMemWrite               12      0.89%    100.00% # Class of executed instruction
system.cpu05.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::total                     1345                       # Class of executed instruction
system.cpu05.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::mean       92494500                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::min_value     92494500                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::max_value     92494500                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateResidencyTicks::ON     471907500                       # Cumulative time (in ticks) in various power states
system.cpu05.pwrStateResidencyTicks::CLK_GATED     92494500                       # Cumulative time (in ticks) in various power states
system.cpu06.Branches                             264                       # Number of branches fetched
system.cpu06.committedInsts                      1363                       # Number of instructions committed
system.cpu06.committedOps                        1369                       # Number of ops (including micro ops) committed
system.cpu06.dtb.accesses                           0                       # DTB accesses
system.cpu06.dtb.hits                               0                       # DTB hits
system.cpu06.dtb.misses                             0                       # DTB misses
system.cpu06.dtb.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.idle_fraction                   0.978394                       # Percentage of idle cycles
system.cpu06.itb.accesses                           0                       # DTB accesses
system.cpu06.itb.hits                               0                       # DTB hits
system.cpu06.itb.misses                             0                       # DTB misses
system.cpu06.itb.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.not_idle_fraction               0.021606                       # Percentage of non-idle cycles
system.cpu06.numCycles                        1128803                       # number of cpu cycles simulated
system.cpu06.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.num_busy_cycles             24388.980351                       # Number of busy cycles
system.cpu06.num_conditional_control_insts          135                       # number of instructions that are conditional controls
system.cpu06.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu06.num_fp_insts                          12                       # number of float instructions
system.cpu06.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_func_calls                       129                       # number of times a function call or return occured
system.cpu06.num_idle_cycles             1104414.019649                       # Number of idle cycles
system.cpu06.num_int_alu_accesses                1337                       # Number of integer alu accesses
system.cpu06.num_int_insts                       1337                       # number of integer instructions
system.cpu06.num_int_register_reads              1558                       # number of times the integer registers were read
system.cpu06.num_int_register_writes              950                       # number of times the integer registers were written
system.cpu06.num_load_insts                       314                       # Number of load instructions
system.cpu06.num_mem_refs                         521                       # number of memory refs
system.cpu06.num_store_insts                      207                       # Number of store instructions
system.cpu06.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu06.num_vec_insts                          0                       # number of vector instructions
system.cpu06.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu06.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu06.op_class::No_OpClass                  10      0.73%      0.73% # Class of executed instruction
system.cpu06.op_class::IntAlu                     837     61.05%     61.78% # Class of executed instruction
system.cpu06.op_class::IntMult                      1      0.07%     61.85% # Class of executed instruction
system.cpu06.op_class::IntDiv                       2      0.15%     62.00% # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0      0.00%     62.00% # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0      0.00%     62.00% # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0      0.00%     62.00% # Class of executed instruction
system.cpu06.op_class::FloatMult                    0      0.00%     62.00% # Class of executed instruction
system.cpu06.op_class::FloatMultAcc                 0      0.00%     62.00% # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0      0.00%     62.00% # Class of executed instruction
system.cpu06.op_class::FloatMisc                    0      0.00%     62.00% # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0      0.00%     62.00% # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0      0.00%     62.00% # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0      0.00%     62.00% # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0      0.00%     62.00% # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0      0.00%     62.00% # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0      0.00%     62.00% # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0      0.00%     62.00% # Class of executed instruction
system.cpu06.op_class::SimdMult                     0      0.00%     62.00% # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0      0.00%     62.00% # Class of executed instruction
system.cpu06.op_class::SimdShift                    0      0.00%     62.00% # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0      0.00%     62.00% # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0      0.00%     62.00% # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0      0.00%     62.00% # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0      0.00%     62.00% # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0      0.00%     62.00% # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0      0.00%     62.00% # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0      0.00%     62.00% # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0      0.00%     62.00% # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0      0.00%     62.00% # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0      0.00%     62.00% # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0      0.00%     62.00% # Class of executed instruction
system.cpu06.op_class::SimdAes                      0      0.00%     62.00% # Class of executed instruction
system.cpu06.op_class::SimdAesMix                   0      0.00%     62.00% # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash                 0      0.00%     62.00% # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash2                0      0.00%     62.00% # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash               0      0.00%     62.00% # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash2              0      0.00%     62.00% # Class of executed instruction
system.cpu06.op_class::SimdShaSigma2                0      0.00%     62.00% # Class of executed instruction
system.cpu06.op_class::SimdShaSigma3                0      0.00%     62.00% # Class of executed instruction
system.cpu06.op_class::MemRead                    318     23.19%     85.19% # Class of executed instruction
system.cpu06.op_class::MemWrite                   191     13.93%     99.12% # Class of executed instruction
system.cpu06.op_class::FloatMemRead                 0      0.00%     99.12% # Class of executed instruction
system.cpu06.op_class::FloatMemWrite               12      0.88%    100.00% # Class of executed instruction
system.cpu06.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::total                     1371                       # Class of executed instruction
system.cpu06.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::mean       82786500                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::min_value     82786500                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::max_value     82786500                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateResidencyTicks::ON     481615500                       # Cumulative time (in ticks) in various power states
system.cpu06.pwrStateResidencyTicks::CLK_GATED     82786500                       # Cumulative time (in ticks) in various power states
system.cpu07.Branches                             220                       # Number of branches fetched
system.cpu07.committedInsts                      1124                       # Number of instructions committed
system.cpu07.committedOps                        1130                       # Number of ops (including micro ops) committed
system.cpu07.dtb.accesses                           0                       # DTB accesses
system.cpu07.dtb.hits                               0                       # DTB hits
system.cpu07.dtb.misses                             0                       # DTB misses
system.cpu07.dtb.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.idle_fraction                   0.980790                       # Percentage of idle cycles
system.cpu07.itb.accesses                           0                       # DTB accesses
system.cpu07.itb.hits                               0                       # DTB hits
system.cpu07.itb.misses                             0                       # DTB misses
system.cpu07.itb.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.not_idle_fraction               0.019210                       # Percentage of non-idle cycles
system.cpu07.numCycles                        1128698                       # number of cpu cycles simulated
system.cpu07.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.num_busy_cycles             21681.965732                       # Number of busy cycles
system.cpu07.num_conditional_control_insts          114                       # number of instructions that are conditional controls
system.cpu07.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu07.num_fp_insts                          12                       # number of float instructions
system.cpu07.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_func_calls                       106                       # number of times a function call or return occured
system.cpu07.num_idle_cycles             1107016.034268                       # Number of idle cycles
system.cpu07.num_int_alu_accesses                1104                       # Number of integer alu accesses
system.cpu07.num_int_insts                       1104                       # number of integer instructions
system.cpu07.num_int_register_reads              1291                       # number of times the integer registers were read
system.cpu07.num_int_register_writes              774                       # number of times the integer registers were written
system.cpu07.num_load_insts                       255                       # Number of load instructions
system.cpu07.num_mem_refs                         436                       # number of memory refs
system.cpu07.num_store_insts                      181                       # Number of store instructions
system.cpu07.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu07.num_vec_insts                          0                       # number of vector instructions
system.cpu07.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu07.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu07.op_class::No_OpClass                  10      0.88%      0.88% # Class of executed instruction
system.cpu07.op_class::IntAlu                     683     60.34%     61.22% # Class of executed instruction
system.cpu07.op_class::IntMult                      1      0.09%     61.31% # Class of executed instruction
system.cpu07.op_class::IntDiv                       2      0.18%     61.48% # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0      0.00%     61.48% # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0      0.00%     61.48% # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0      0.00%     61.48% # Class of executed instruction
system.cpu07.op_class::FloatMult                    0      0.00%     61.48% # Class of executed instruction
system.cpu07.op_class::FloatMultAcc                 0      0.00%     61.48% # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0      0.00%     61.48% # Class of executed instruction
system.cpu07.op_class::FloatMisc                    0      0.00%     61.48% # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0      0.00%     61.48% # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0      0.00%     61.48% # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0      0.00%     61.48% # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0      0.00%     61.48% # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0      0.00%     61.48% # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0      0.00%     61.48% # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0      0.00%     61.48% # Class of executed instruction
system.cpu07.op_class::SimdMult                     0      0.00%     61.48% # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0      0.00%     61.48% # Class of executed instruction
system.cpu07.op_class::SimdShift                    0      0.00%     61.48% # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0      0.00%     61.48% # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0      0.00%     61.48% # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0      0.00%     61.48% # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0      0.00%     61.48% # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0      0.00%     61.48% # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0      0.00%     61.48% # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0      0.00%     61.48% # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0      0.00%     61.48% # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0      0.00%     61.48% # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0      0.00%     61.48% # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0      0.00%     61.48% # Class of executed instruction
system.cpu07.op_class::SimdAes                      0      0.00%     61.48% # Class of executed instruction
system.cpu07.op_class::SimdAesMix                   0      0.00%     61.48% # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash                 0      0.00%     61.48% # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash2                0      0.00%     61.48% # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash               0      0.00%     61.48% # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash2              0      0.00%     61.48% # Class of executed instruction
system.cpu07.op_class::SimdShaSigma2                0      0.00%     61.48% # Class of executed instruction
system.cpu07.op_class::SimdShaSigma3                0      0.00%     61.48% # Class of executed instruction
system.cpu07.op_class::MemRead                    259     22.88%     84.36% # Class of executed instruction
system.cpu07.op_class::MemWrite                   165     14.58%     98.94% # Class of executed instruction
system.cpu07.op_class::FloatMemRead                 0      0.00%     98.94% # Class of executed instruction
system.cpu07.op_class::FloatMemWrite               12      1.06%    100.00% # Class of executed instruction
system.cpu07.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::total                     1132                       # Class of executed instruction
system.cpu07.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::mean       74350500                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::min_value     74350500                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::max_value     74350500                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateResidencyTicks::ON     490051500                       # Cumulative time (in ticks) in various power states
system.cpu07.pwrStateResidencyTicks::CLK_GATED     74350500                       # Cumulative time (in ticks) in various power states
system.cpu08.Branches                             248                       # Number of branches fetched
system.cpu08.committedInsts                      1274                       # Number of instructions committed
system.cpu08.committedOps                        1280                       # Number of ops (including micro ops) committed
system.cpu08.dtb.accesses                           0                       # DTB accesses
system.cpu08.dtb.hits                               0                       # DTB hits
system.cpu08.dtb.misses                             0                       # DTB misses
system.cpu08.dtb.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.idle_fraction                   0.980585                       # Percentage of idle cycles
system.cpu08.itb.accesses                           0                       # DTB accesses
system.cpu08.itb.hits                               0                       # DTB hits
system.cpu08.itb.misses                             0                       # DTB misses
system.cpu08.itb.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.not_idle_fraction               0.019415                       # Percentage of non-idle cycles
system.cpu08.numCycles                        1128804                       # number of cpu cycles simulated
system.cpu08.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.num_busy_cycles             21916.001961                       # Number of busy cycles
system.cpu08.num_conditional_control_insts          128                       # number of instructions that are conditional controls
system.cpu08.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu08.num_fp_insts                          12                       # number of float instructions
system.cpu08.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_func_calls                       120                       # number of times a function call or return occured
system.cpu08.num_idle_cycles             1106887.998039                       # Number of idle cycles
system.cpu08.num_int_alu_accesses                1251                       # Number of integer alu accesses
system.cpu08.num_int_insts                       1251                       # number of integer instructions
system.cpu08.num_int_register_reads              1457                       # number of times the integer registers were read
system.cpu08.num_int_register_writes              885                       # number of times the integer registers were written
system.cpu08.num_load_insts                       291                       # Number of load instructions
system.cpu08.num_mem_refs                         487                       # number of memory refs
system.cpu08.num_store_insts                      196                       # Number of store instructions
system.cpu08.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu08.num_vec_insts                          0                       # number of vector instructions
system.cpu08.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu08.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu08.op_class::No_OpClass                  10      0.78%      0.78% # Class of executed instruction
system.cpu08.op_class::IntAlu                     782     61.00%     61.78% # Class of executed instruction
system.cpu08.op_class::IntMult                      1      0.08%     61.86% # Class of executed instruction
system.cpu08.op_class::IntDiv                       2      0.16%     62.01% # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0      0.00%     62.01% # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0      0.00%     62.01% # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0      0.00%     62.01% # Class of executed instruction
system.cpu08.op_class::FloatMult                    0      0.00%     62.01% # Class of executed instruction
system.cpu08.op_class::FloatMultAcc                 0      0.00%     62.01% # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0      0.00%     62.01% # Class of executed instruction
system.cpu08.op_class::FloatMisc                    0      0.00%     62.01% # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0      0.00%     62.01% # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0      0.00%     62.01% # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0      0.00%     62.01% # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0      0.00%     62.01% # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0      0.00%     62.01% # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0      0.00%     62.01% # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0      0.00%     62.01% # Class of executed instruction
system.cpu08.op_class::SimdMult                     0      0.00%     62.01% # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0      0.00%     62.01% # Class of executed instruction
system.cpu08.op_class::SimdShift                    0      0.00%     62.01% # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0      0.00%     62.01% # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0      0.00%     62.01% # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0      0.00%     62.01% # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0      0.00%     62.01% # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0      0.00%     62.01% # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0      0.00%     62.01% # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0      0.00%     62.01% # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0      0.00%     62.01% # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0      0.00%     62.01% # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0      0.00%     62.01% # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0      0.00%     62.01% # Class of executed instruction
system.cpu08.op_class::SimdAes                      0      0.00%     62.01% # Class of executed instruction
system.cpu08.op_class::SimdAesMix                   0      0.00%     62.01% # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash                 0      0.00%     62.01% # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash2                0      0.00%     62.01% # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash               0      0.00%     62.01% # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash2              0      0.00%     62.01% # Class of executed instruction
system.cpu08.op_class::SimdShaSigma2                0      0.00%     62.01% # Class of executed instruction
system.cpu08.op_class::SimdShaSigma3                0      0.00%     62.01% # Class of executed instruction
system.cpu08.op_class::MemRead                    295     23.01%     85.02% # Class of executed instruction
system.cpu08.op_class::MemWrite                   180     14.04%     99.06% # Class of executed instruction
system.cpu08.op_class::FloatMemRead                 0      0.00%     99.06% # Class of executed instruction
system.cpu08.op_class::FloatMemWrite               12      0.94%    100.00% # Class of executed instruction
system.cpu08.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::total                     1282                       # Class of executed instruction
system.cpu08.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::mean       65653500                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::min_value     65653500                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::max_value     65653500                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateResidencyTicks::ON     498748500                       # Cumulative time (in ticks) in various power states
system.cpu08.pwrStateResidencyTicks::CLK_GATED     65653500                       # Cumulative time (in ticks) in various power states
system.cpu09.Branches                             239                       # Number of branches fetched
system.cpu09.committedInsts                      1214                       # Number of instructions committed
system.cpu09.committedOps                        1220                       # Number of ops (including micro ops) committed
system.cpu09.dtb.accesses                           0                       # DTB accesses
system.cpu09.dtb.hits                               0                       # DTB hits
system.cpu09.dtb.misses                             0                       # DTB misses
system.cpu09.dtb.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.idle_fraction                   0.980026                       # Percentage of idle cycles
system.cpu09.itb.accesses                           0                       # DTB accesses
system.cpu09.itb.hits                               0                       # DTB hits
system.cpu09.itb.misses                             0                       # DTB misses
system.cpu09.itb.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.not_idle_fraction               0.019974                       # Percentage of non-idle cycles
system.cpu09.numCycles                        1128804                       # number of cpu cycles simulated
system.cpu09.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.num_busy_cycles             22547.001960                       # Number of busy cycles
system.cpu09.num_conditional_control_insts          124                       # number of instructions that are conditional controls
system.cpu09.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu09.num_fp_insts                          12                       # number of float instructions
system.cpu09.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_func_calls                       115                       # number of times a function call or return occured
system.cpu09.num_idle_cycles             1106256.998040                       # Number of idle cycles
system.cpu09.num_int_alu_accesses                1190                       # Number of integer alu accesses
system.cpu09.num_int_insts                       1190                       # number of integer instructions
system.cpu09.num_int_register_reads              1387                       # number of times the integer registers were read
system.cpu09.num_int_register_writes              840                       # number of times the integer registers were written
system.cpu09.num_load_insts                       272                       # Number of load instructions
system.cpu09.num_mem_refs                         461                       # number of memory refs
system.cpu09.num_store_insts                      189                       # Number of store instructions
system.cpu09.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu09.num_vec_insts                          0                       # number of vector instructions
system.cpu09.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu09.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu09.op_class::No_OpClass                  11      0.90%      0.90% # Class of executed instruction
system.cpu09.op_class::IntAlu                     748     61.16%     62.06% # Class of executed instruction
system.cpu09.op_class::IntMult                      1      0.08%     62.14% # Class of executed instruction
system.cpu09.op_class::IntDiv                       2      0.16%     62.31% # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0      0.00%     62.31% # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0      0.00%     62.31% # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0      0.00%     62.31% # Class of executed instruction
system.cpu09.op_class::FloatMult                    0      0.00%     62.31% # Class of executed instruction
system.cpu09.op_class::FloatMultAcc                 0      0.00%     62.31% # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0      0.00%     62.31% # Class of executed instruction
system.cpu09.op_class::FloatMisc                    0      0.00%     62.31% # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0      0.00%     62.31% # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0      0.00%     62.31% # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0      0.00%     62.31% # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0      0.00%     62.31% # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0      0.00%     62.31% # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0      0.00%     62.31% # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0      0.00%     62.31% # Class of executed instruction
system.cpu09.op_class::SimdMult                     0      0.00%     62.31% # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0      0.00%     62.31% # Class of executed instruction
system.cpu09.op_class::SimdShift                    0      0.00%     62.31% # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0      0.00%     62.31% # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0      0.00%     62.31% # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0      0.00%     62.31% # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0      0.00%     62.31% # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0      0.00%     62.31% # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0      0.00%     62.31% # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0      0.00%     62.31% # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0      0.00%     62.31% # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0      0.00%     62.31% # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0      0.00%     62.31% # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0      0.00%     62.31% # Class of executed instruction
system.cpu09.op_class::SimdAes                      0      0.00%     62.31% # Class of executed instruction
system.cpu09.op_class::SimdAesMix                   0      0.00%     62.31% # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash                 0      0.00%     62.31% # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash2                0      0.00%     62.31% # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash               0      0.00%     62.31% # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash2              0      0.00%     62.31% # Class of executed instruction
system.cpu09.op_class::SimdShaSigma2                0      0.00%     62.31% # Class of executed instruction
system.cpu09.op_class::SimdShaSigma3                0      0.00%     62.31% # Class of executed instruction
system.cpu09.op_class::MemRead                    276     22.57%     84.87% # Class of executed instruction
system.cpu09.op_class::MemWrite                   173     14.15%     99.02% # Class of executed instruction
system.cpu09.op_class::FloatMemRead                 0      0.00%     99.02% # Class of executed instruction
system.cpu09.op_class::FloatMemWrite               12      0.98%    100.00% # Class of executed instruction
system.cpu09.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::total                     1223                       # Class of executed instruction
system.cpu09.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::mean       54810000                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::min_value     54810000                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::max_value     54810000                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateResidencyTicks::ON     509592000                       # Cumulative time (in ticks) in various power states
system.cpu09.pwrStateResidencyTicks::CLK_GATED     54810000                       # Cumulative time (in ticks) in various power states
system.cpu10.Branches                             206                       # Number of branches fetched
system.cpu10.committedInsts                      1051                       # Number of instructions committed
system.cpu10.committedOps                        1057                       # Number of ops (including micro ops) committed
system.cpu10.dtb.accesses                           0                       # DTB accesses
system.cpu10.dtb.hits                               0                       # DTB hits
system.cpu10.dtb.misses                             0                       # DTB misses
system.cpu10.dtb.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.idle_fraction                   0.979368                       # Percentage of idle cycles
system.cpu10.itb.accesses                           0                       # DTB accesses
system.cpu10.itb.hits                               0                       # DTB hits
system.cpu10.itb.misses                             0                       # DTB misses
system.cpu10.itb.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.not_idle_fraction               0.020632                       # Percentage of non-idle cycles
system.cpu10.numCycles                        1128460                       # number of cpu cycles simulated
system.cpu10.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.num_busy_cycles             23281.904698                       # Number of busy cycles
system.cpu10.num_conditional_control_insts          106                       # number of instructions that are conditional controls
system.cpu10.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu10.num_fp_insts                          12                       # number of float instructions
system.cpu10.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_func_calls                       100                       # number of times a function call or return occured
system.cpu10.num_idle_cycles             1105178.095302                       # Number of idle cycles
system.cpu10.num_int_alu_accesses                1031                       # Number of integer alu accesses
system.cpu10.num_int_insts                       1031                       # number of integer instructions
system.cpu10.num_int_register_reads              1207                       # number of times the integer registers were read
system.cpu10.num_int_register_writes              719                       # number of times the integer registers were written
system.cpu10.num_load_insts                       235                       # Number of load instructions
system.cpu10.num_mem_refs                         409                       # number of memory refs
system.cpu10.num_store_insts                      174                       # Number of store instructions
system.cpu10.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu10.num_vec_insts                          0                       # number of vector instructions
system.cpu10.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu10.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu10.op_class::No_OpClass                  10      0.94%      0.94% # Class of executed instruction
system.cpu10.op_class::IntAlu                     637     60.15%     61.10% # Class of executed instruction
system.cpu10.op_class::IntMult                      1      0.09%     61.19% # Class of executed instruction
system.cpu10.op_class::IntDiv                       2      0.19%     61.38% # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0      0.00%     61.38% # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0      0.00%     61.38% # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0      0.00%     61.38% # Class of executed instruction
system.cpu10.op_class::FloatMult                    0      0.00%     61.38% # Class of executed instruction
system.cpu10.op_class::FloatMultAcc                 0      0.00%     61.38% # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0      0.00%     61.38% # Class of executed instruction
system.cpu10.op_class::FloatMisc                    0      0.00%     61.38% # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0      0.00%     61.38% # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0      0.00%     61.38% # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0      0.00%     61.38% # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0      0.00%     61.38% # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0      0.00%     61.38% # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0      0.00%     61.38% # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0      0.00%     61.38% # Class of executed instruction
system.cpu10.op_class::SimdMult                     0      0.00%     61.38% # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0      0.00%     61.38% # Class of executed instruction
system.cpu10.op_class::SimdShift                    0      0.00%     61.38% # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0      0.00%     61.38% # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0      0.00%     61.38% # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0      0.00%     61.38% # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0      0.00%     61.38% # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0      0.00%     61.38% # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0      0.00%     61.38% # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0      0.00%     61.38% # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0      0.00%     61.38% # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0      0.00%     61.38% # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0      0.00%     61.38% # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0      0.00%     61.38% # Class of executed instruction
system.cpu10.op_class::SimdAes                      0      0.00%     61.38% # Class of executed instruction
system.cpu10.op_class::SimdAesMix                   0      0.00%     61.38% # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash                 0      0.00%     61.38% # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash2                0      0.00%     61.38% # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash               0      0.00%     61.38% # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash2              0      0.00%     61.38% # Class of executed instruction
system.cpu10.op_class::SimdShaSigma2                0      0.00%     61.38% # Class of executed instruction
system.cpu10.op_class::SimdShaSigma3                0      0.00%     61.38% # Class of executed instruction
system.cpu10.op_class::MemRead                    239     22.57%     83.95% # Class of executed instruction
system.cpu10.op_class::MemWrite                   158     14.92%     98.87% # Class of executed instruction
system.cpu10.op_class::FloatMemRead                 0      0.00%     98.87% # Class of executed instruction
system.cpu10.op_class::FloatMemWrite               12      1.13%    100.00% # Class of executed instruction
system.cpu10.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::total                     1059                       # Class of executed instruction
system.cpu10.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::mean       44437000                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::min_value     44437000                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::max_value     44437000                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateResidencyTicks::ON     519965000                       # Cumulative time (in ticks) in various power states
system.cpu10.pwrStateResidencyTicks::CLK_GATED     44437000                       # Cumulative time (in ticks) in various power states
system.cpu11.Branches                             205                       # Number of branches fetched
system.cpu11.committedInsts                      1040                       # Number of instructions committed
system.cpu11.committedOps                        1046                       # Number of ops (including micro ops) committed
system.cpu11.dtb.accesses                           0                       # DTB accesses
system.cpu11.dtb.hits                               0                       # DTB hits
system.cpu11.dtb.misses                             0                       # DTB misses
system.cpu11.dtb.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.idle_fraction                   0.981221                       # Percentage of idle cycles
system.cpu11.itb.accesses                           0                       # DTB accesses
system.cpu11.itb.hits                               0                       # DTB hits
system.cpu11.itb.misses                             0                       # DTB misses
system.cpu11.itb.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.not_idle_fraction               0.018779                       # Percentage of non-idle cycles
system.cpu11.numCycles                        1128679                       # number of cpu cycles simulated
system.cpu11.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.num_busy_cycles             21195.654566                       # Number of busy cycles
system.cpu11.num_conditional_control_insts          105                       # number of instructions that are conditional controls
system.cpu11.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu11.num_fp_insts                          12                       # number of float instructions
system.cpu11.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_func_calls                       100                       # number of times a function call or return occured
system.cpu11.num_idle_cycles             1107483.345434                       # Number of idle cycles
system.cpu11.num_int_alu_accesses                1020                       # Number of integer alu accesses
system.cpu11.num_int_insts                       1020                       # number of integer instructions
system.cpu11.num_int_register_reads              1195                       # number of times the integer registers were read
system.cpu11.num_int_register_writes              711                       # number of times the integer registers were written
system.cpu11.num_load_insts                       234                       # Number of load instructions
system.cpu11.num_mem_refs                         406                       # number of memory refs
system.cpu11.num_store_insts                      172                       # Number of store instructions
system.cpu11.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu11.num_vec_insts                          0                       # number of vector instructions
system.cpu11.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu11.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu11.op_class::No_OpClass                  10      0.95%      0.95% # Class of executed instruction
system.cpu11.op_class::IntAlu                     629     60.02%     60.97% # Class of executed instruction
system.cpu11.op_class::IntMult                      1      0.10%     61.07% # Class of executed instruction
system.cpu11.op_class::IntDiv                       2      0.19%     61.26% # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0      0.00%     61.26% # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0      0.00%     61.26% # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0      0.00%     61.26% # Class of executed instruction
system.cpu11.op_class::FloatMult                    0      0.00%     61.26% # Class of executed instruction
system.cpu11.op_class::FloatMultAcc                 0      0.00%     61.26% # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0      0.00%     61.26% # Class of executed instruction
system.cpu11.op_class::FloatMisc                    0      0.00%     61.26% # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0      0.00%     61.26% # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0      0.00%     61.26% # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0      0.00%     61.26% # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0      0.00%     61.26% # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0      0.00%     61.26% # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0      0.00%     61.26% # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0      0.00%     61.26% # Class of executed instruction
system.cpu11.op_class::SimdMult                     0      0.00%     61.26% # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0      0.00%     61.26% # Class of executed instruction
system.cpu11.op_class::SimdShift                    0      0.00%     61.26% # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0      0.00%     61.26% # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0      0.00%     61.26% # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0      0.00%     61.26% # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0      0.00%     61.26% # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0      0.00%     61.26% # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0      0.00%     61.26% # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0      0.00%     61.26% # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0      0.00%     61.26% # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0      0.00%     61.26% # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0      0.00%     61.26% # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0      0.00%     61.26% # Class of executed instruction
system.cpu11.op_class::SimdAes                      0      0.00%     61.26% # Class of executed instruction
system.cpu11.op_class::SimdAesMix                   0      0.00%     61.26% # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash                 0      0.00%     61.26% # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash2                0      0.00%     61.26% # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash               0      0.00%     61.26% # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash2              0      0.00%     61.26% # Class of executed instruction
system.cpu11.op_class::SimdShaSigma2                0      0.00%     61.26% # Class of executed instruction
system.cpu11.op_class::SimdShaSigma3                0      0.00%     61.26% # Class of executed instruction
system.cpu11.op_class::MemRead                    238     22.71%     83.97% # Class of executed instruction
system.cpu11.op_class::MemWrite                   156     14.89%     98.85% # Class of executed instruction
system.cpu11.op_class::FloatMemRead                 0      0.00%     98.85% # Class of executed instruction
system.cpu11.op_class::FloatMemWrite               12      1.15%    100.00% # Class of executed instruction
system.cpu11.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::total                     1048                       # Class of executed instruction
system.cpu11.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::mean       37117000                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::min_value     37117000                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::max_value     37117000                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateResidencyTicks::ON     527285000                       # Cumulative time (in ticks) in various power states
system.cpu11.pwrStateResidencyTicks::CLK_GATED     37117000                       # Cumulative time (in ticks) in various power states
system.cpu12.Branches                             272                       # Number of branches fetched
system.cpu12.committedInsts                      1400                       # Number of instructions committed
system.cpu12.committedOps                        1406                       # Number of ops (including micro ops) committed
system.cpu12.dtb.accesses                           0                       # DTB accesses
system.cpu12.dtb.hits                               0                       # DTB hits
system.cpu12.dtb.misses                             0                       # DTB misses
system.cpu12.dtb.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.idle_fraction                   0.980474                       # Percentage of idle cycles
system.cpu12.itb.accesses                           0                       # DTB accesses
system.cpu12.itb.hits                               0                       # DTB hits
system.cpu12.itb.misses                             0                       # DTB misses
system.cpu12.itb.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.not_idle_fraction               0.019526                       # Percentage of non-idle cycles
system.cpu12.numCycles                        1128765                       # number of cpu cycles simulated
system.cpu12.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.num_busy_cycles             22040.240448                       # Number of busy cycles
system.cpu12.num_conditional_control_insts          140                       # number of instructions that are conditional controls
system.cpu12.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu12.num_fp_insts                          12                       # number of float instructions
system.cpu12.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_func_calls                       132                       # number of times a function call or return occured
system.cpu12.num_idle_cycles             1106724.759552                       # Number of idle cycles
system.cpu12.num_int_alu_accesses                1374                       # Number of integer alu accesses
system.cpu12.num_int_insts                       1374                       # number of integer instructions
system.cpu12.num_int_register_reads              1600                       # number of times the integer registers were read
system.cpu12.num_int_register_writes              977                       # number of times the integer registers were written
system.cpu12.num_load_insts                       322                       # Number of load instructions
system.cpu12.num_mem_refs                         532                       # number of memory refs
system.cpu12.num_store_insts                      210                       # Number of store instructions
system.cpu12.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu12.num_vec_insts                          0                       # number of vector instructions
system.cpu12.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu12.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu12.op_class::No_OpClass                  10      0.71%      0.71% # Class of executed instruction
system.cpu12.op_class::IntAlu                     863     61.29%     62.00% # Class of executed instruction
system.cpu12.op_class::IntMult                      1      0.07%     62.07% # Class of executed instruction
system.cpu12.op_class::IntDiv                       2      0.14%     62.22% # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0      0.00%     62.22% # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0      0.00%     62.22% # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0      0.00%     62.22% # Class of executed instruction
system.cpu12.op_class::FloatMult                    0      0.00%     62.22% # Class of executed instruction
system.cpu12.op_class::FloatMultAcc                 0      0.00%     62.22% # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0      0.00%     62.22% # Class of executed instruction
system.cpu12.op_class::FloatMisc                    0      0.00%     62.22% # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0      0.00%     62.22% # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0      0.00%     62.22% # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0      0.00%     62.22% # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0      0.00%     62.22% # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0      0.00%     62.22% # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0      0.00%     62.22% # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0      0.00%     62.22% # Class of executed instruction
system.cpu12.op_class::SimdMult                     0      0.00%     62.22% # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0      0.00%     62.22% # Class of executed instruction
system.cpu12.op_class::SimdShift                    0      0.00%     62.22% # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0      0.00%     62.22% # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0      0.00%     62.22% # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0      0.00%     62.22% # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0      0.00%     62.22% # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0      0.00%     62.22% # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0      0.00%     62.22% # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0      0.00%     62.22% # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0      0.00%     62.22% # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0      0.00%     62.22% # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0      0.00%     62.22% # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0      0.00%     62.22% # Class of executed instruction
system.cpu12.op_class::SimdAes                      0      0.00%     62.22% # Class of executed instruction
system.cpu12.op_class::SimdAesMix                   0      0.00%     62.22% # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash                 0      0.00%     62.22% # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash2                0      0.00%     62.22% # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash               0      0.00%     62.22% # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash2              0      0.00%     62.22% # Class of executed instruction
system.cpu12.op_class::SimdShaSigma2                0      0.00%     62.22% # Class of executed instruction
system.cpu12.op_class::SimdShaSigma3                0      0.00%     62.22% # Class of executed instruction
system.cpu12.op_class::MemRead                    326     23.15%     85.37% # Class of executed instruction
system.cpu12.op_class::MemWrite                   194     13.78%     99.15% # Class of executed instruction
system.cpu12.op_class::FloatMemRead                 0      0.00%     99.15% # Class of executed instruction
system.cpu12.op_class::FloatMemWrite               12      0.85%    100.00% # Class of executed instruction
system.cpu12.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::total                     1408                       # Class of executed instruction
system.cpu12.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::mean       27308000                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::min_value     27308000                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::max_value     27308000                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateResidencyTicks::ON     537094000                       # Cumulative time (in ticks) in various power states
system.cpu12.pwrStateResidencyTicks::CLK_GATED     27308000                       # Cumulative time (in ticks) in various power states
system.cpu13.Branches                             241                       # Number of branches fetched
system.cpu13.committedInsts                      1240                       # Number of instructions committed
system.cpu13.committedOps                        1246                       # Number of ops (including micro ops) committed
system.cpu13.dtb.accesses                           0                       # DTB accesses
system.cpu13.dtb.hits                               0                       # DTB hits
system.cpu13.dtb.misses                             0                       # DTB misses
system.cpu13.dtb.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.idle_fraction                   0.980359                       # Percentage of idle cycles
system.cpu13.itb.accesses                           0                       # DTB accesses
system.cpu13.itb.hits                               0                       # DTB hits
system.cpu13.itb.misses                             0                       # DTB misses
system.cpu13.itb.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.not_idle_fraction               0.019641                       # Percentage of non-idle cycles
system.cpu13.numCycles                        1128788                       # number of cpu cycles simulated
system.cpu13.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.num_busy_cycles             22170.687702                       # Number of busy cycles
system.cpu13.num_conditional_control_insts          124                       # number of instructions that are conditional controls
system.cpu13.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu13.num_fp_insts                          12                       # number of float instructions
system.cpu13.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_func_calls                       117                       # number of times a function call or return occured
system.cpu13.num_idle_cycles             1106617.312298                       # Number of idle cycles
system.cpu13.num_int_alu_accesses                1217                       # Number of integer alu accesses
system.cpu13.num_int_insts                       1217                       # number of integer instructions
system.cpu13.num_int_register_reads              1422                       # number of times the integer registers were read
system.cpu13.num_int_register_writes              859                       # number of times the integer registers were written
system.cpu13.num_load_insts                       283                       # Number of load instructions
system.cpu13.num_mem_refs                         477                       # number of memory refs
system.cpu13.num_store_insts                      194                       # Number of store instructions
system.cpu13.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu13.num_vec_insts                          0                       # number of vector instructions
system.cpu13.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu13.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu13.op_class::No_OpClass                  10      0.80%      0.80% # Class of executed instruction
system.cpu13.op_class::IntAlu                     758     60.74%     61.54% # Class of executed instruction
system.cpu13.op_class::IntMult                      1      0.08%     61.62% # Class of executed instruction
system.cpu13.op_class::IntDiv                       2      0.16%     61.78% # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0      0.00%     61.78% # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0      0.00%     61.78% # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0      0.00%     61.78% # Class of executed instruction
system.cpu13.op_class::FloatMult                    0      0.00%     61.78% # Class of executed instruction
system.cpu13.op_class::FloatMultAcc                 0      0.00%     61.78% # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0      0.00%     61.78% # Class of executed instruction
system.cpu13.op_class::FloatMisc                    0      0.00%     61.78% # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0      0.00%     61.78% # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0      0.00%     61.78% # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0      0.00%     61.78% # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0      0.00%     61.78% # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0      0.00%     61.78% # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0      0.00%     61.78% # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0      0.00%     61.78% # Class of executed instruction
system.cpu13.op_class::SimdMult                     0      0.00%     61.78% # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0      0.00%     61.78% # Class of executed instruction
system.cpu13.op_class::SimdShift                    0      0.00%     61.78% # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0      0.00%     61.78% # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0      0.00%     61.78% # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0      0.00%     61.78% # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0      0.00%     61.78% # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0      0.00%     61.78% # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0      0.00%     61.78% # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0      0.00%     61.78% # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0      0.00%     61.78% # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0      0.00%     61.78% # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0      0.00%     61.78% # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0      0.00%     61.78% # Class of executed instruction
system.cpu13.op_class::SimdAes                      0      0.00%     61.78% # Class of executed instruction
system.cpu13.op_class::SimdAesMix                   0      0.00%     61.78% # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash                 0      0.00%     61.78% # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash2                0      0.00%     61.78% # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash               0      0.00%     61.78% # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash2              0      0.00%     61.78% # Class of executed instruction
system.cpu13.op_class::SimdShaSigma2                0      0.00%     61.78% # Class of executed instruction
system.cpu13.op_class::SimdShaSigma3                0      0.00%     61.78% # Class of executed instruction
system.cpu13.op_class::MemRead                    287     23.00%     84.78% # Class of executed instruction
system.cpu13.op_class::MemWrite                   178     14.26%     99.04% # Class of executed instruction
system.cpu13.op_class::FloatMemRead                 0      0.00%     99.04% # Class of executed instruction
system.cpu13.op_class::FloatMemWrite               12      0.96%    100.00% # Class of executed instruction
system.cpu13.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::total                     1248                       # Class of executed instruction
system.cpu13.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::mean       18465500                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::min_value     18465500                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::max_value     18465500                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateResidencyTicks::ON     545936500                       # Cumulative time (in ticks) in various power states
system.cpu13.pwrStateResidencyTicks::CLK_GATED     18465500                       # Cumulative time (in ticks) in various power states
system.cpu14.Branches                             250                       # Number of branches fetched
system.cpu14.committedInsts                      1285                       # Number of instructions committed
system.cpu14.committedOps                        1291                       # Number of ops (including micro ops) committed
system.cpu14.dtb.accesses                           0                       # DTB accesses
system.cpu14.dtb.hits                               0                       # DTB hits
system.cpu14.dtb.misses                             0                       # DTB misses
system.cpu14.dtb.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.idle_fraction                   0.979839                       # Percentage of idle cycles
system.cpu14.itb.accesses                           0                       # DTB accesses
system.cpu14.itb.hits                               0                       # DTB hits
system.cpu14.itb.misses                             0                       # DTB misses
system.cpu14.itb.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.not_idle_fraction               0.020161                       # Percentage of non-idle cycles
system.cpu14.numCycles                        1128781                       # number of cpu cycles simulated
system.cpu14.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.num_busy_cycles             22757.538253                       # Number of busy cycles
system.cpu14.num_conditional_control_insts          129                       # number of instructions that are conditional controls
system.cpu14.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu14.num_fp_insts                          12                       # number of float instructions
system.cpu14.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_func_calls                       121                       # number of times a function call or return occured
system.cpu14.num_idle_cycles             1106023.461747                       # Number of idle cycles
system.cpu14.num_int_alu_accesses                1262                       # Number of integer alu accesses
system.cpu14.num_int_insts                       1262                       # number of integer instructions
system.cpu14.num_int_register_reads              1474                       # number of times the integer registers were read
system.cpu14.num_int_register_writes              893                       # number of times the integer registers were written
system.cpu14.num_load_insts                       296                       # Number of load instructions
system.cpu14.num_mem_refs                         494                       # number of memory refs
system.cpu14.num_store_insts                      198                       # Number of store instructions
system.cpu14.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu14.num_vec_insts                          0                       # number of vector instructions
system.cpu14.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu14.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu14.op_class::No_OpClass                  10      0.77%      0.77% # Class of executed instruction
system.cpu14.op_class::IntAlu                     786     60.79%     61.56% # Class of executed instruction
system.cpu14.op_class::IntMult                      1      0.08%     61.64% # Class of executed instruction
system.cpu14.op_class::IntDiv                       2      0.15%     61.79% # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0      0.00%     61.79% # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0      0.00%     61.79% # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0      0.00%     61.79% # Class of executed instruction
system.cpu14.op_class::FloatMult                    0      0.00%     61.79% # Class of executed instruction
system.cpu14.op_class::FloatMultAcc                 0      0.00%     61.79% # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0      0.00%     61.79% # Class of executed instruction
system.cpu14.op_class::FloatMisc                    0      0.00%     61.79% # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0      0.00%     61.79% # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0      0.00%     61.79% # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0      0.00%     61.79% # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0      0.00%     61.79% # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0      0.00%     61.79% # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0      0.00%     61.79% # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0      0.00%     61.79% # Class of executed instruction
system.cpu14.op_class::SimdMult                     0      0.00%     61.79% # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0      0.00%     61.79% # Class of executed instruction
system.cpu14.op_class::SimdShift                    0      0.00%     61.79% # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0      0.00%     61.79% # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0      0.00%     61.79% # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0      0.00%     61.79% # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0      0.00%     61.79% # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0      0.00%     61.79% # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0      0.00%     61.79% # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0      0.00%     61.79% # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0      0.00%     61.79% # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0      0.00%     61.79% # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0      0.00%     61.79% # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0      0.00%     61.79% # Class of executed instruction
system.cpu14.op_class::SimdAes                      0      0.00%     61.79% # Class of executed instruction
system.cpu14.op_class::SimdAesMix                   0      0.00%     61.79% # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash                 0      0.00%     61.79% # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash2                0      0.00%     61.79% # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash               0      0.00%     61.79% # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash2              0      0.00%     61.79% # Class of executed instruction
system.cpu14.op_class::SimdShaSigma2                0      0.00%     61.79% # Class of executed instruction
system.cpu14.op_class::SimdShaSigma3                0      0.00%     61.79% # Class of executed instruction
system.cpu14.op_class::MemRead                    300     23.20%     85.00% # Class of executed instruction
system.cpu14.op_class::MemWrite                   182     14.08%     99.07% # Class of executed instruction
system.cpu14.op_class::FloatMemRead                 0      0.00%     99.07% # Class of executed instruction
system.cpu14.op_class::FloatMemWrite               12      0.93%    100.00% # Class of executed instruction
system.cpu14.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu14.op_class::total                     1293                       # Class of executed instruction
system.cpu14.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::mean        8670500                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::min_value      8670500                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::max_value      8670500                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateResidencyTicks::ON     555731500                       # Cumulative time (in ticks) in various power states
system.cpu14.pwrStateResidencyTicks::CLK_GATED      8670500                       # Cumulative time (in ticks) in various power states
system.cpu15.Branches                             321                       # Number of branches fetched
system.cpu15.committedInsts                      1411                       # Number of instructions committed
system.cpu15.committedOps                        1416                       # Number of ops (including micro ops) committed
system.cpu15.dtb.accesses                           0                       # DTB accesses
system.cpu15.dtb.hits                               0                       # DTB hits
system.cpu15.dtb.misses                             0                       # DTB misses
system.cpu15.dtb.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.idle_fraction                   0.983354                       # Percentage of idle cycles
system.cpu15.itb.accesses                           0                       # DTB accesses
system.cpu15.itb.hits                               0                       # DTB hits
system.cpu15.itb.misses                             0                       # DTB misses
system.cpu15.itb.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.not_idle_fraction               0.016646                       # Percentage of non-idle cycles
system.cpu15.numCycles                        1128761                       # number of cpu cycles simulated
system.cpu15.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.num_busy_cycles             18789.286191                       # Number of busy cycles
system.cpu15.num_conditional_control_insts          201                       # number of instructions that are conditional controls
system.cpu15.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu15.num_fp_insts                          12                       # number of float instructions
system.cpu15.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_func_calls                       120                       # number of times a function call or return occured
system.cpu15.num_idle_cycles             1109971.713809                       # Number of idle cycles
system.cpu15.num_int_alu_accesses                1396                       # Number of integer alu accesses
system.cpu15.num_int_insts                       1396                       # number of integer instructions
system.cpu15.num_int_register_reads              1589                       # number of times the integer registers were read
system.cpu15.num_int_register_writes              986                       # number of times the integer registers were written
system.cpu15.num_load_insts                       262                       # Number of load instructions
system.cpu15.num_mem_refs                         442                       # number of memory refs
system.cpu15.num_store_insts                      180                       # Number of store instructions
system.cpu15.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu15.num_vec_insts                          0                       # number of vector instructions
system.cpu15.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu15.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu15.op_class::No_OpClass                  23      1.61%      1.61% # Class of executed instruction
system.cpu15.op_class::IntAlu                     965     67.34%     68.95% # Class of executed instruction
system.cpu15.op_class::IntMult                      1      0.07%     69.02% # Class of executed instruction
system.cpu15.op_class::IntDiv                       2      0.14%     69.16% # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0      0.00%     69.16% # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0      0.00%     69.16% # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0      0.00%     69.16% # Class of executed instruction
system.cpu15.op_class::FloatMult                    0      0.00%     69.16% # Class of executed instruction
system.cpu15.op_class::FloatMultAcc                 0      0.00%     69.16% # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0      0.00%     69.16% # Class of executed instruction
system.cpu15.op_class::FloatMisc                    0      0.00%     69.16% # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0      0.00%     69.16% # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0      0.00%     69.16% # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0      0.00%     69.16% # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0      0.00%     69.16% # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0      0.00%     69.16% # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0      0.00%     69.16% # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0      0.00%     69.16% # Class of executed instruction
system.cpu15.op_class::SimdMult                     0      0.00%     69.16% # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0      0.00%     69.16% # Class of executed instruction
system.cpu15.op_class::SimdShift                    0      0.00%     69.16% # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0      0.00%     69.16% # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0      0.00%     69.16% # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0      0.00%     69.16% # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0      0.00%     69.16% # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0      0.00%     69.16% # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0      0.00%     69.16% # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0      0.00%     69.16% # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0      0.00%     69.16% # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0      0.00%     69.16% # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0      0.00%     69.16% # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0      0.00%     69.16% # Class of executed instruction
system.cpu15.op_class::SimdAes                      0      0.00%     69.16% # Class of executed instruction
system.cpu15.op_class::SimdAesMix                   0      0.00%     69.16% # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash                 0      0.00%     69.16% # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash2                0      0.00%     69.16% # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash               0      0.00%     69.16% # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash2              0      0.00%     69.16% # Class of executed instruction
system.cpu15.op_class::SimdShaSigma2                0      0.00%     69.16% # Class of executed instruction
system.cpu15.op_class::SimdShaSigma3                0      0.00%     69.16% # Class of executed instruction
system.cpu15.op_class::MemRead                    265     18.49%     87.65% # Class of executed instruction
system.cpu15.op_class::MemWrite                   165     11.51%     99.16% # Class of executed instruction
system.cpu15.op_class::FloatMemRead                 0      0.00%     99.16% # Class of executed instruction
system.cpu15.op_class::FloatMemWrite               12      0.84%    100.00% # Class of executed instruction
system.cpu15.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu15.op_class::total                     1433                       # Class of executed instruction
system.cpu15.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::mean        1505000                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::min_value      1505000                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::max_value      1505000                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateResidencyTicks::ON     562897000                       # Cumulative time (in ticks) in various power states
system.cpu15.pwrStateResidencyTicks::CLK_GATED      1505000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgGap                    384791.27                       # Average gap between requests
system.mem_ctrls0.avgMemAccLat               44708.17                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgPriority_.ruby.dir_cntrl0::samples       994.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgQLat                    25958.17                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgRdBW                       87.43                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   116.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrBW                       22.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    49.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.avgWrQLen                     21.93                       # Average write queue length when enqueuing
system.mem_ctrls0.busUtil                        0.86                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.68                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.17                       # Data bus utilization in percentage for writes
system.mem_ctrls0.bw_read::.ruby.dir_cntrl0    116909579                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            116909579                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.ruby.dir_cntrl0    166236122                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           166236122                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_write::.ruby.dir_cntrl0     49326544                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            49326544                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bytesPerActivate::samples          446                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   137.470852                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   105.692652                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   140.224628                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127          237     53.14%     53.14% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255          148     33.18%     86.32% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383           38      8.52%     94.84% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511            9      2.02%     96.86% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639            6      1.35%     98.21% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767            2      0.45%     98.65% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895            1      0.22%     98.88% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023            1      0.22%     99.10% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151            4      0.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total          446                       # Bytes accessed per row activation
system.mem_ctrls0.bytesReadDRAM                 49344                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadSys                  65984                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesReadWrQ                  16640                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                  12608                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesWrittenSys               27840                       # Total written bytes from the system interface side
system.mem_ctrls0.bytes_read::.ruby.dir_cntrl0        65984                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total             65984                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.ruby.dir_cntrl0        27840                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total          27840                       # Number of bytes written to this memory
system.mem_ctrls0.masterReadAccesses::.ruby.dir_cntrl0         1031                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAvgLat::.ruby.dir_cntrl0     33433.56                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadBytes::.ruby.dir_cntrl0        49344                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadRate::.ruby.dir_cntrl0 87427046.679494410753                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadTotalLat::.ruby.dir_cntrl0     34470000                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteAccesses::.ruby.dir_cntrl0          435                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterWriteAvgLat::.ruby.dir_cntrl0  26652622.99                       # Per-master write average memory access latency
system.mem_ctrls0.masterWriteBytes::.ruby.dir_cntrl0        12608                       # Per-master bytes write to memory
system.mem_ctrls0.masterWriteRate::.ruby.dir_cntrl0 22338687.672970686108                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteTotalLat::.ruby.dir_cntrl0  11593891000                       # Per-master write total memory access latency
system.mem_ctrls0.mergedWrBursts                  212                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numReadWriteTurnArounds           11                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numStayReadState               2097                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState               186                       # Number of times bus staying in WRITE state
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.numWriteReadTurnArounds           11                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.num_reads::.ruby.dir_cntrl0         1031                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total               1031                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.ruby.dir_cntrl0          435                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total               435                       # Number of write requests responded to by this memory
system.mem_ctrls0.pageHitRate                   51.81                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.perBankRdBursts::0               45                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1               10                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                6                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3               17                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4               29                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5               11                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6               54                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7              112                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8               63                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9               50                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10              89                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11             114                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12              43                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13              15                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14              86                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15              27                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                6                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                2                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                7                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                3                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                5                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                5                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10              18                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11              79                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12              19                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14              39                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15              14                       # Per bank write bursts
system.mem_ctrls0.priorityMaxLatency     0.000488827250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.rdPerTurnAround::samples           11                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     68.727273                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    59.925381                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    40.137491                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-31            1      9.09%      9.09% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39            2     18.18%     27.27% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47            2     18.18%     45.45% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-55            1      9.09%     54.55% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-63            1      9.09%     63.64% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87            1      9.09%     72.73% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-103            1      9.09%     81.82% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-119            1      9.09%     90.91% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::152-159            1      9.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total           11                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdQLenPdf::0                    739                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                     23                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      6                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.readBursts                     1031                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                 1031                       # Read request sizes (log2)
system.mem_ctrls0.readReqs                       1031                       # Number of read requests accepted
system.mem_ctrls0.readRowHitRate                44.88                       # Row buffer hit rate for reads
system.mem_ctrls0.readRowHits                     346                       # Number of row buffer hits during reads
system.mem_ctrls0.servicedByWrQ                   260                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.totBusLat                   3855000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totGap                    564104000                       # Total gap between requests
system.mem_ctrls0.totMemAccLat               34470000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totQLat                    20013750                       # Total ticks spent queuing
system.mem_ctrls0.wrPerTurnAround::samples           11                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.909091                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.896039                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.700649                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16               1      9.09%      9.09% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18               9     81.82%     90.91% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19               1      9.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total           11                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                    13                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                    13                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.writeBursts                     435                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                 435                       # Write request sizes (log2)
system.mem_ctrls0.writeReqs                       435                       # Number of write requests accepted
system.mem_ctrls0.writeRowHitRate               75.78                       # Row buffer hit rate for writes
system.mem_ctrls0.writeRowHits                    169                       # Number of row buffer hits during writes
system.mem_ctrls0_0.actBackEnergy            14008320                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.actEnergy                 1163820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy      161642310                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.averagePower           511.403521                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE      2576500                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF     17420000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF     33472500                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN    141359250                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT     15102750                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN    354471000                       # Time in different power states
system.mem_ctrls0_0.preBackEnergy             1622400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.preEnergy                  592020                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy       54284640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.readEnergy                2027760                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        41180880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy        11932680                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy             288637170                       # Total energy per rank (pJ)
system.mem_ctrls0_0.totalIdleTime           524048500                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.writeEnergy                120060                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy            19044270                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.actEnergy                 2070600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy      187106490                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.averagePower           532.743523                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE      1778000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF     18205000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF     10725500                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN     98104750                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT     25290500                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN    410298250                       # Time in different power states
system.mem_ctrls0_1.preBackEnergy             1428000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.preEnergy                 1100550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy       37675680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.readEnergy                3477180                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        43639440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy         4231020                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy             300681510                       # Total energy per rank (pJ)
system.mem_ctrls0_1.totalIdleTime           519128500                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.writeEnergy                908280                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgGap                    349401.80                       # Average gap between requests
system.mem_ctrls1.avgMemAccLat               40751.18                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgPriority_.ruby.dir_cntrl1::samples      1099.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgQLat                    22001.18                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgRdBW                       95.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   129.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrBW                       26.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    53.30                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.avgWrQLen                     23.25                       # Average write queue length when enqueuing
system.mem_ctrls1.busUtil                        0.95                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.75                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.20                       # Data bus utilization in percentage for writes
system.mem_ctrls1.bw_read::.ruby.dir_cntrl1    129723141                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            129723141                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.ruby.dir_cntrl1    183018487                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           183018487                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_write::.ruby.dir_cntrl1     53295346                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            53295346                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bytesPerActivate::samples          488                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   140.721311                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   107.091253                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   143.774422                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127          260     53.28%     53.28% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255          155     31.76%     85.04% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383           46      9.43%     94.47% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511           10      2.05%     96.52% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639            7      1.43%     97.95% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767            2      0.41%     98.36% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895            2      0.41%     98.77% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023            3      0.61%     99.39% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151            3      0.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total          488                       # Bytes accessed per row activation
system.mem_ctrls1.bytesReadDRAM                 54016                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadSys                  73216                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesReadWrQ                  19200                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                  14720                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesWrittenSys               30080                       # Total written bytes from the system interface side
system.mem_ctrls1.bytes_read::.ruby.dir_cntrl1        73216                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total             73216                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.ruby.dir_cntrl1        30080                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total          30080                       # Number of bytes written to this memory
system.mem_ctrls1.masterReadAccesses::.ruby.dir_cntrl1         1144                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAvgLat::.ruby.dir_cntrl1     30064.69                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadBytes::.ruby.dir_cntrl1        54016                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadRate::.ruby.dir_cntrl1 95704834.497397243977                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadTotalLat::.ruby.dir_cntrl1     34394000                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteAccesses::.ruby.dir_cntrl1          470                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterWriteAvgLat::.ruby.dir_cntrl1  26597688.83                       # Per-master write average memory access latency
system.mem_ctrls1.masterWriteBytes::.ruby.dir_cntrl1        14720                       # Per-master bytes write to memory
system.mem_ctrls1.masterWriteRate::.ruby.dir_cntrl1 26080701.344077449292                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteTotalLat::.ruby.dir_cntrl1  12500913750                       # Per-master write total memory access latency
system.mem_ctrls1.mergedWrBursts                  215                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numReadWriteTurnArounds           13                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numStayReadState               2277                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState               217                       # Number of times bus staying in WRITE state
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.numWriteReadTurnArounds           13                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.num_reads::.ruby.dir_cntrl1         1144                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total               1144                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.ruby.dir_cntrl1          470                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total               470                       # Number of write requests responded to by this memory
system.mem_ctrls1.pageHitRate                   53.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.perBankRdBursts::0               51                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1               16                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                9                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3               28                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4               28                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5               15                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6               91                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7              122                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8               57                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9               54                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10             107                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11             123                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12              36                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               8                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14              77                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15              22                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                6                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                2                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3               12                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                2                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                2                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                5                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                5                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10              33                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11              88                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12              11                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14              53                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15              11                       # Per bank write bursts
system.mem_ctrls1.priorityMaxLatency     0.000382022000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.rdPerTurnAround::samples           13                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     63.769231                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    53.051532                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    44.835168                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-31            2     15.38%     15.38% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-39            4     30.77%     46.15% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-47            1      7.69%     53.85% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-63            2     15.38%     69.23% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-71            1      7.69%     76.92% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-119            1      7.69%     84.62% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-127            1      7.69%     92.31% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::168-175            1      7.69%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total           13                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdQLenPdf::0                    827                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                     14                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      3                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.readBursts                     1144                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                 1144                       # Read request sizes (log2)
system.mem_ctrls1.readReqs                       1144                       # Number of read requests accepted
system.mem_ctrls1.readRowHitRate                46.92                       # Row buffer hit rate for reads
system.mem_ctrls1.readRowHits                     396                       # Number of row buffer hits during reads
system.mem_ctrls1.servicedByWrQ                   300                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.totBusLat                   4220000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totGap                    563934500                       # Total gap between requests
system.mem_ctrls1.totMemAccLat               34394000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totQLat                    18569000                       # Total ticks spent queuing
system.mem_ctrls1.wrPerTurnAround::samples           13                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.692308                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.676769                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.751068                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16               2     15.38%     15.38% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18              11     84.62%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total           13                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                    12                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                    12                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                    14                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                    14                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                    14                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                    14                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                    14                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                    14                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                    14                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                    14                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.writeBursts                     470                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                 470                       # Write request sizes (log2)
system.mem_ctrls1.writeReqs                       470                       # Number of write requests accepted
system.mem_ctrls1.writeRowHitRate               74.12                       # Row buffer hit rate for writes
system.mem_ctrls1.writeRowHits                    189                       # Number of row buffer hits during writes
system.mem_ctrls1_0.actBackEnergy            13996350                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.actEnergy                 1363740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy      184797990                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.averagePower           526.293573                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE      2503500                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF     18200000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF     15462250                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN    108578750                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT     14390500                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN    405267000                       # Time in different power states
system.mem_ctrls1_0.preBackEnergy             1696800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.preEnergy                  724845                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy       41690400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.readEnergy                2570400                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        43024800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy         7024440                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy             297041145                       # Total energy per rank (pJ)
system.mem_ctrls1_0.totalIdleTime           527341500                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.writeEnergy                151380                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy            21353910                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.actEnergy                 2127720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy      183726960                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.averagePower           532.038308                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE      1789000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF     18460000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF      9250500                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN    101679500                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT     30286750                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN    402936250                       # Time in different power states
system.mem_ctrls1_1.preBackEnergy             1432800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.preEnergy                 1127115                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy       39046080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.readEnergy                3455760                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        43639440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy         3324480                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy             300283485                       # Total energy per rank (pJ)
system.mem_ctrls1_1.totalIdleTime           512410000                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.writeEnergy               1049220                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgGap                    385245.05                       # Average gap between requests
system.mem_ctrls2.avgMemAccLat               43130.94                       # Average memory access latency per DRAM burst
system.mem_ctrls2.avgPriority_.ruby.dir_cntrl2::samples      1073.00                       # Average QoS priority value for accepted requests
system.mem_ctrls2.avgQLat                    24380.94                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgRdBW                       93.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                   117.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgRdQLen                      1.02                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrBW                       25.85                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                    48.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.avgWrQLen                     22.27                       # Average write queue length when enqueuing
system.mem_ctrls2.busUtil                        0.93                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    0.73                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.20                       # Data bus utilization in percentage for writes
system.mem_ctrls2.bw_read::.ruby.dir_cntrl2    117703339                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total            117703339                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::.ruby.dir_cntrl2    166122728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total           166122728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_write::.ruby.dir_cntrl2     48419389                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::total            48419389                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bytesPerActivate::samples          462                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   144.900433                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean   110.609303                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   143.318778                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127          234     50.65%     50.65% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255          158     34.20%     84.85% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383           39      8.44%     93.29% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511           15      3.25%     96.54% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639            5      1.08%     97.62% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767            4      0.87%     98.48% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895            2      0.43%     98.92% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023            2      0.43%     99.35% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151            3      0.65%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total          462                       # Bytes accessed per row activation
system.mem_ctrls2.bytesReadDRAM                 52544                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadSys                  66432                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesReadWrQ                  13888                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                  14592                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesWrittenSys               27328                       # Total written bytes from the system interface side
system.mem_ctrls2.bytes_read::.ruby.dir_cntrl2        66432                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total             66432                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_written::.ruby.dir_cntrl2        27328                       # Number of bytes written to this memory
system.mem_ctrls2.bytes_written::total          27328                       # Number of bytes written to this memory
system.mem_ctrls2.masterReadAccesses::.ruby.dir_cntrl2         1038                       # Per-master read serviced memory accesses
system.mem_ctrls2.masterReadAvgLat::.ruby.dir_cntrl2     34114.16                       # Per-master read average memory access latency
system.mem_ctrls2.masterReadBytes::.ruby.dir_cntrl2        52544                       # Per-master bytes read from memory
system.mem_ctrls2.masterReadRate::.ruby.dir_cntrl2 93096764.362989500165                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls2.masterReadTotalLat::.ruby.dir_cntrl2     35410500                       # Per-master read total memory access latency
system.mem_ctrls2.masterWriteAccesses::.ruby.dir_cntrl2          427                       # Per-master write serviced memory accesses
system.mem_ctrls2.masterWriteAvgLat::.ruby.dir_cntrl2  26859931.50                       # Per-master write average memory access latency
system.mem_ctrls2.masterWriteBytes::.ruby.dir_cntrl2        14592                       # Per-master bytes write to memory
system.mem_ctrls2.masterWriteRate::.ruby.dir_cntrl2 25853912.636737644672                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls2.masterWriteTotalLat::.ruby.dir_cntrl2  11469190750                       # Per-master write total memory access latency
system.mem_ctrls2.mergedWrBursts                  175                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numReadWriteTurnArounds           13                       # Number of turnarounds from READ to WRITE
system.mem_ctrls2.numStayReadState               2188                       # Number of times bus staying in READ state
system.mem_ctrls2.numStayWriteState               215                       # Number of times bus staying in WRITE state
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.numWriteReadTurnArounds           13                       # Number of turnarounds from WRITE to READ
system.mem_ctrls2.num_reads::.ruby.dir_cntrl2         1038                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total               1038                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_writes::.ruby.dir_cntrl2          427                       # Number of write requests responded to by this memory
system.mem_ctrls2.num_writes::total               427                       # Number of write requests responded to by this memory
system.mem_ctrls2.pageHitRate                   54.61                       # Row buffer hit rate, read and write combined
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.perBankRdBursts::0               57                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1               20                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2               12                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3               23                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4               35                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5               21                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6               90                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7              111                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8               56                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9               45                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10              87                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11             114                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12              38                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13               7                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14              78                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15              27                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0                6                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2                4                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3               13                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4                3                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6                6                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7               10                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8               11                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10              26                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11              85                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12              12                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14              39                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15              13                       # Per bank write bursts
system.mem_ctrls2.priorityMaxLatency     0.000493079500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls2.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls2.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.rdPerTurnAround::samples           13                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::mean     61.153846                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::gmean    53.166709                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::stdev    37.049170                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::24-31            1      7.69%      7.69% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::32-39            4     30.77%     38.46% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::40-47            2     15.38%     53.85% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::56-63            2     15.38%     69.23% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::64-71            1      7.69%     76.92% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::88-95            1      7.69%     84.62% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::104-111            1      7.69%     92.31% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::152-159            1      7.69%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::total           13                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdQLenPdf::0                    789                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                     27                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                      3                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                      2                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.readBursts                     1038                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6                 1038                       # Read request sizes (log2)
system.mem_ctrls2.readReqs                       1038                       # Number of read requests accepted
system.mem_ctrls2.readRowHitRate                48.11                       # Row buffer hit rate for reads
system.mem_ctrls2.readRowHits                     395                       # Number of row buffer hits during reads
system.mem_ctrls2.servicedByWrQ                   217                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.totBusLat                   4105000                       # Total ticks spent in databus transfers
system.mem_ctrls2.totGap                    564384000                       # Total gap between requests
system.mem_ctrls2.totMemAccLat               35410500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.totQLat                    20016750                       # Total ticks spent queuing
system.mem_ctrls2.wrPerTurnAround::samples           13                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::mean     17.538462                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::gmean    17.517337                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::stdev     0.877058                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::16               3     23.08%     23.08% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::18              10     76.92%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::total           13                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                    11                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                    11                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                    14                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                    14                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                    14                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                    14                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                    16                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.writeBursts                     427                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6                 427                       # Write request sizes (log2)
system.mem_ctrls2.writeReqs                       427                       # Number of write requests accepted
system.mem_ctrls2.writeRowHitRate               75.79                       # Row buffer hit rate for writes
system.mem_ctrls2.writeRowHits                    191                       # Number of row buffer hits during writes
system.mem_ctrls2_0.actBackEnergy            14147400                       # Energy for active background per rank (pJ)
system.mem_ctrls2_0.actEnergy                 1413720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_0.actPowerDownEnergy      182488350                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_0.averagePower           514.483506                       # Core power per rank (mW)
system.mem_ctrls2_0.memoryStateTime::IDLE      1491000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::REF     17420000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::SREF     40358500                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::PRE_PDN     89521250                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT     15417500                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT_PDN    400193750                       # Time in different power states
system.mem_ctrls2_0.preBackEnergy             1264320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_0.preEnergy                  751410                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_0.prePowerDownEnergy       34380480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_0.readEnergy                2634660                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_0.refreshEnergy        41180880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_0.selfRefreshEnergy        11895060                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_0.totalEnergy             290375520                       # Total energy per rank (pJ)
system.mem_ctrls2_0.totalIdleTime           529092500                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_0.writeEnergy                219240                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_1.actBackEnergy            17469930                       # Energy for active background per rank (pJ)
system.mem_ctrls2_1.actEnergy                 1892100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_1.actPowerDownEnergy      196905930                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_1.averagePower           534.947856                       # Core power per rank (mW)
system.mem_ctrls2_1.memoryStateTime::IDLE       812500                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::REF     18720000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::PRE_PDN     91427250                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT     21584000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT_PDN    431858250                       # Time in different power states
system.mem_ctrls2_1.preBackEnergy             1091520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_1.preEnergy                 1001880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_1.prePowerDownEnergy       35112000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_1.readEnergy                3227280                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_1.refreshEnergy        44254080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_1.selfRefreshEnergy               0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_1.totalEnergy             301925640                       # Total energy per rank (pJ)
system.mem_ctrls2_1.totalIdleTime           519978250                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_1.writeEnergy                970920                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgGap                    365952.98                       # Average gap between requests
system.mem_ctrls3.avgMemAccLat               44867.90                       # Average memory access latency per DRAM burst
system.mem_ctrls3.avgPriority_.ruby.dir_cntrl3::samples      1067.00                       # Average QoS priority value for accepted requests
system.mem_ctrls3.avgQLat                    26117.90                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgRdBW                       91.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                   122.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrBW                       26.31                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                    52.16                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.avgWrQLen                     22.72                       # Average write queue length when enqueuing
system.mem_ctrls3.busUtil                        0.92                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    0.72                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.21                       # Data bus utilization in percentage for writes
system.mem_ctrls3.bw_read::.ruby.dir_cntrl3    122692691                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total            122692691                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::.ruby.dir_cntrl3    174854093                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total           174854093                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_write::.ruby.dir_cntrl3     52161403                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::total            52161403                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bytesPerActivate::samples          479                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   139.089770                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean   105.776045                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   142.045098                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127          264     55.11%     55.11% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255          142     29.65%     84.76% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383           45      9.39%     94.15% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511           13      2.71%     96.87% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639            6      1.25%     98.12% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767            2      0.42%     98.54% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895            2      0.42%     98.96% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023            1      0.21%     99.16% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151            4      0.84%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total          479                       # Bytes accessed per row activation
system.mem_ctrls3.bytesReadDRAM                 51840                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadSys                  69248                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesReadWrQ                  17408                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                  14848                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesWrittenSys               29440                       # Total written bytes from the system interface side
system.mem_ctrls3.bytes_read::.ruby.dir_cntrl3        69248                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total             69248                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_written::.ruby.dir_cntrl3        29440                       # Number of bytes written to this memory
system.mem_ctrls3.bytes_written::total          29440                       # Number of bytes written to this memory
system.mem_ctrls3.masterReadAccesses::.ruby.dir_cntrl3         1082                       # Per-master read serviced memory accesses
system.mem_ctrls3.masterReadAvgLat::.ruby.dir_cntrl3     33588.72                       # Per-master read average memory access latency
system.mem_ctrls3.masterReadBytes::.ruby.dir_cntrl3        51840                       # Per-master bytes read from memory
system.mem_ctrls3.masterReadRate::.ruby.dir_cntrl3 91849426.472620576620                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls3.masterReadTotalLat::.ruby.dir_cntrl3     36343000                       # Per-master read total memory access latency
system.mem_ctrls3.masterWriteAccesses::.ruby.dir_cntrl3          460                       # Per-master write serviced memory accesses
system.mem_ctrls3.masterWriteAvgLat::.ruby.dir_cntrl3  26366767.39                       # Per-master write average memory access latency
system.mem_ctrls3.masterWriteBytes::.ruby.dir_cntrl3        14848                       # Per-master bytes write to memory
system.mem_ctrls3.masterWriteRate::.ruby.dir_cntrl3 26307490.051417253911                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls3.masterWriteTotalLat::.ruby.dir_cntrl3  12128713000                       # Per-master write total memory access latency
system.mem_ctrls3.mergedWrBursts                  203                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numReadWriteTurnArounds           13                       # Number of turnarounds from READ to WRITE
system.mem_ctrls3.numStayReadState               2204                       # Number of times bus staying in READ state
system.mem_ctrls3.numStayWriteState               219                       # Number of times bus staying in WRITE state
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.numWriteReadTurnArounds           13                       # Number of turnarounds from WRITE to READ
system.mem_ctrls3.num_reads::.ruby.dir_cntrl3         1082                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total               1082                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_writes::.ruby.dir_cntrl3          460                       # Number of write requests responded to by this memory
system.mem_ctrls3.num_writes::total               460                       # Number of write requests responded to by this memory
system.mem_ctrls3.pageHitRate                   52.67                       # Row buffer hit rate, read and write combined
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.perBankRdBursts::0               56                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1               15                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2               10                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3               23                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4               57                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5               23                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6               65                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7              116                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8               40                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9               46                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10             100                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11             106                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12              34                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13               9                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14              87                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15              23                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0               11                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2                2                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3                9                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4                6                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6                2                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7               10                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8                6                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10              30                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11              79                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12              18                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14              49                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15              10                       # Per bank write bursts
system.mem_ctrls3.priorityMaxLatency     0.000472282750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls3.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls3.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.rdPerTurnAround::samples           13                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::mean     61.538462                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::gmean    52.012257                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::stdev    43.379364                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::24-31            3     23.08%     23.08% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::32-39            2     15.38%     38.46% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::40-47            2     15.38%     53.85% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::48-55            1      7.69%     61.54% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::56-63            1      7.69%     69.23% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::64-71            1      7.69%     76.92% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::72-79            1      7.69%     84.62% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::112-119            1      7.69%     92.31% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::176-183            1      7.69%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::total           13                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdQLenPdf::0                    789                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                     17                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                      4                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.readBursts                     1082                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6                 1082                       # Read request sizes (log2)
system.mem_ctrls3.readReqs                       1082                       # Number of read requests accepted
system.mem_ctrls3.readRowHitRate                45.43                       # Row buffer hit rate for reads
system.mem_ctrls3.readRowHits                     368                       # Number of row buffer hits during reads
system.mem_ctrls3.servicedByWrQ                   272                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.totBusLat                   4050000                       # Total ticks spent in databus transfers
system.mem_ctrls3.totGap                    564299500                       # Total gap between requests
system.mem_ctrls3.totMemAccLat               36343000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.totQLat                    21155500                       # Total ticks spent queuing
system.mem_ctrls3.wrPerTurnAround::samples           13                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::mean     17.846154                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::gmean    17.837652                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::stdev     0.554700                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::16               1      7.69%      7.69% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::18              12     92.31%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::total           13                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                    14                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                    14                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                    14                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                    14                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                    14                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                    14                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                    14                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                    14                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.writeBursts                     460                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6                 460                       # Write request sizes (log2)
system.mem_ctrls3.writeReqs                       460                       # Number of write requests accepted
system.mem_ctrls3.writeRowHitRate               75.49                       # Row buffer hit rate for writes
system.mem_ctrls3.writeRowHits                    194                       # Number of row buffer hits during writes
system.mem_ctrls3_0.actBackEnergy            14901510                       # Energy for active background per rank (pJ)
system.mem_ctrls3_0.actEnergy                 1435140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_0.actPowerDownEnergy      168452100                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_0.averagePower           512.686888                       # Core power per rank (mW)
system.mem_ctrls3_0.memoryStateTime::IDLE      2116500                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::REF     17420000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::SREF     40462500                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::PRE_PDN    117902500                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT     17085000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT_PDN    369415500                       # Time in different power states
system.mem_ctrls3_0.preBackEnergy             1511040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_0.preEnergy                  762795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_0.prePowerDownEnergy       45278400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_0.readEnergy                2606100                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_0.refreshEnergy        41180880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_0.selfRefreshEnergy        13024740                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_0.totalEnergy             289361505                       # Total energy per rank (pJ)
system.mem_ctrls3_0.totalIdleTime           527455500                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_0.writeEnergy                208800                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_1.actBackEnergy            20444190                       # Energy for active background per rank (pJ)
system.mem_ctrls3_1.actEnergy                 1992060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_1.actPowerDownEnergy      180577140                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_1.averagePower           531.312681                       # Core power per rank (mW)
system.mem_ctrls3_1.memoryStateTime::IDLE      1624000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::REF     18460000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::SREF      7773500                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::PRE_PDN    112161750                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT     28399000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT_PDN    395983750                       # Time in different power states
system.mem_ctrls3_1.preBackEnergy             1386240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_1.preEnergy                 1055010                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_1.prePowerDownEnergy       43077600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_1.readEnergy                3177300                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_1.refreshEnergy        43639440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_1.selfRefreshEnergy         3522720                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_1.totalEnergy             299873940                       # Total energy per rank (pJ)
system.mem_ctrls3_1.totalIdleTime           514869500                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_1.writeEnergy               1002240                       # Energy for write commands per rank (pJ)
system.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.Directory_Controller.CleanReplacement |         535     23.86%     23.86% |         604     26.94%     50.80% |         542     24.17%     74.98% |         561     25.02%    100.00%
system.ruby.Directory_Controller.CleanReplacement::total         2242                      
system.ruby.Directory_Controller.Data    |         435     24.27%     24.27% |         470     26.23%     50.50% |         427     23.83%     74.33% |         460     25.67%    100.00%
system.ruby.Directory_Controller.Data::total         1792                      
system.ruby.Directory_Controller.Fetch   |        1031     24.00%     24.00% |        1144     26.64%     50.64% |        1038     24.17%     74.81% |        1082     25.19%    100.00%
system.ruby.Directory_Controller.Fetch::total         4295                      
system.ruby.Directory_Controller.I.Fetch |        1031     24.00%     24.00% |        1144     26.64%     50.64% |        1038     24.17%     74.81% |        1082     25.19%    100.00%
system.ruby.Directory_Controller.I.Fetch::total         4295                      
system.ruby.Directory_Controller.IM.Memory_Data |        1030     24.00%     24.00% |        1144     26.65%     50.65% |        1037     24.16%     74.81% |        1081     25.19%    100.00%
system.ruby.Directory_Controller.IM.Memory_Data::total         4292                      
system.ruby.Directory_Controller.M.CleanReplacement |         535     23.86%     23.86% |         604     26.94%     50.80% |         542     24.17%     74.98% |         561     25.02%    100.00%
system.ruby.Directory_Controller.M.CleanReplacement::total         2242                      
system.ruby.Directory_Controller.M.Data  |         435     24.27%     24.27% |         470     26.23%     50.50% |         427     23.83%     74.33% |         460     25.67%    100.00%
system.ruby.Directory_Controller.M.Data::total         1792                      
system.ruby.Directory_Controller.MI.Memory_Ack |         435     24.30%     24.30% |         469     26.20%     50.50% |         426     23.80%     74.30% |         460     25.70%    100.00%
system.ruby.Directory_Controller.MI.Memory_Ack::total         1790                      
system.ruby.Directory_Controller.Memory_Ack |         435     24.30%     24.30% |         469     26.20%     50.50% |         426     23.80%     74.30% |         460     25.70%    100.00%
system.ruby.Directory_Controller.Memory_Ack::total         1790                      
system.ruby.Directory_Controller.Memory_Data |        1030     24.00%     24.00% |        1144     26.65%     50.65% |        1037     24.16%     74.81% |        1081     25.19%    100.00%
system.ruby.Directory_Controller.Memory_Data::total         4292                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples       139536                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean            1                      
system.ruby.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |      139536    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total       139536                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.latency_hist_seqr::samples       144571                      
system.ruby.IFETCH.latency_hist_seqr::mean     3.835589                      
system.ruby.IFETCH.latency_hist_seqr::gmean     1.149405                      
system.ruby.IFETCH.latency_hist_seqr::stdev    24.652372                      
system.ruby.IFETCH.latency_hist_seqr     |      142963     98.89%     98.89% |        1535      1.06%     99.95% |          16      0.01%     99.96% |          16      0.01%     99.97% |          10      0.01%     99.98% |          12      0.01%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |          19      0.01%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total       144571                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples         5035                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean    82.418868                      
system.ruby.IFETCH.miss_latency_hist_seqr::gmean    54.496975                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev   105.138299                      
system.ruby.IFETCH.miss_latency_hist_seqr |        3427     68.06%     68.06% |        1535     30.49%     98.55% |          16      0.32%     98.87% |          16      0.32%     99.19% |          10      0.20%     99.38% |          12      0.24%     99.62% |           0      0.00%     99.62% |           0      0.00%     99.62% |           0      0.00%     99.62% |          19      0.38%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total         5035                      
system.ruby.L1Cache_Controller.Ack       |           6     11.54%     11.54% |           1      1.92%     13.46% |           2      3.85%     17.31% |           7     13.46%     30.77% |           7     13.46%     44.23% |           2      3.85%     48.08% |           3      5.77%     53.85% |           2      3.85%     57.69% |           2      3.85%     61.54% |           2      3.85%     65.38% |           2      3.85%     69.23% |           5      9.62%     78.85% |           2      3.85%     82.69% |           2      3.85%     86.54% |           2      3.85%     90.38% |           5      9.62%    100.00%
system.ruby.L1Cache_Controller.Ack::total           52                      
system.ruby.L1Cache_Controller.Ack_all   |           4     10.53%     10.53% |           1      2.63%     13.16% |           2      5.26%     18.42% |           2      5.26%     23.68% |           2      5.26%     28.95% |           2      5.26%     34.21% |           3      7.89%     42.11% |           2      5.26%     47.37% |           2      5.26%     52.63% |           2      5.26%     57.89% |           2      5.26%     63.16% |           3      7.89%     71.05% |           2      5.26%     76.32% |           2      5.26%     81.58% |           2      5.26%     86.84% |           5     13.16%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total           38                      
system.ruby.L1Cache_Controller.Data      |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data::total            2                      
system.ruby.L1Cache_Controller.DataS_fromL1 |           3      5.77%      5.77% |           3      5.77%     11.54% |           3      5.77%     17.31% |           4      7.69%     25.00% |           4      7.69%     32.69% |           3      5.77%     38.46% |           3      5.77%     44.23% |           5      9.62%     53.85% |           3      5.77%     59.62% |           3      5.77%     65.38% |           2      3.85%     69.23% |           4      7.69%     76.92% |           2      3.85%     80.77% |           2      3.85%     84.62% |           2      3.85%     88.46% |           6     11.54%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total           52                      
system.ruby.L1Cache_Controller.Data_Exclusive |        3587     82.76%     82.76% |          54      1.25%     84.01% |          45      1.04%     85.05% |          49      1.13%     86.18% |          51      1.18%     87.36% |          52      1.20%     88.56% |          50      1.15%     89.71% |          48      1.11%     90.82% |          51      1.18%     91.99% |          50      1.15%     93.15% |          46      1.06%     94.21% |          61      1.41%     95.62% |          51      1.18%     96.79% |          47      1.08%     97.88% |          52      1.20%     99.08% |          40      0.92%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total         4334                      
system.ruby.L1Cache_Controller.Data_all_Acks |        5983     79.76%     79.76% |          99      1.32%     81.08% |         105      1.40%     82.48% |         104      1.39%     83.87% |         101      1.35%     85.22% |         103      1.37%     86.59% |         105      1.40%     87.99% |         100      1.33%     89.32% |         104      1.39%     90.71% |         103      1.37%     92.08% |          99      1.32%     93.40% |          97      1.29%     94.69% |         104      1.39%     96.08% |         104      1.39%     97.47% |         100      1.33%     98.80% |          90      1.20%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total         7501                      
system.ruby.L1Cache_Controller.E.Fwd_GETS |           0      0.00%      0.00% |           1     11.11%     11.11% |           1     11.11%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           1     11.11%     33.33% |           2     22.22%     55.56% |           0      0.00%     55.56% |           0      0.00%     55.56% |           0      0.00%     55.56% |           1     11.11%     66.67% |           1     11.11%     77.78% |           1     11.11%     88.89% |           0      0.00%     88.89% |           1     11.11%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Fwd_GETS::total            9                      
system.ruby.L1Cache_Controller.E.Fwd_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     33.33%     33.33% |           1     33.33%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Fwd_GETX::total            3                      
system.ruby.L1Cache_Controller.E.Inv     |           1      0.47%      0.47% |          15      7.11%      7.58% |          11      5.21%     12.80% |          12      5.69%     18.48% |          19      9.00%     27.49% |          12      5.69%     33.18% |           7      3.32%     36.49% |          16      7.58%     44.08% |          15      7.11%     51.18% |          13      6.16%     57.35% |          13      6.16%     63.51% |          30     14.22%     77.73% |          11      5.21%     82.94% |          13      6.16%     89.10% |          13      6.16%     95.26% |          10      4.74%    100.00%
system.ruby.L1Cache_Controller.E.Inv::total          211                      
system.ruby.L1Cache_Controller.E.L1_Replacement |        2901     96.38%     96.38% |           6      0.20%     96.58% |           7      0.23%     96.81% |           6      0.20%     97.01% |           6      0.20%     97.21% |           7      0.23%     97.44% |           8      0.27%     97.71% |           8      0.27%     97.97% |           6      0.20%     98.17% |           8      0.27%     98.44% |           9      0.30%     98.74% |           7      0.23%     98.97% |           8      0.27%     99.24% |           7      0.23%     99.47% |           7      0.23%     99.70% |           9      0.30%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total         3010                      
system.ruby.L1Cache_Controller.E.LL      |          90     85.71%     85.71% |           2      1.90%     87.62% |           0      0.00%     87.62% |           1      0.95%     88.57% |           1      0.95%     89.52% |           1      0.95%     90.48% |           1      0.95%     91.43% |           1      0.95%     92.38% |           1      0.95%     93.33% |           1      0.95%     94.29% |           1      0.95%     95.24% |           1      0.95%     96.19% |           1      0.95%     97.14% |           1      0.95%     98.10% |           1      0.95%     99.05% |           1      0.95%    100.00%
system.ruby.L1Cache_Controller.E.LL::total          105                      
system.ruby.L1Cache_Controller.E.Load    |        7670     92.09%     92.09% |          47      0.56%     92.65% |          39      0.47%     93.12% |          52      0.62%     93.74% |          42      0.50%     94.25% |          49      0.59%     94.84% |          47      0.56%     95.40% |          42      0.50%     95.91% |          38      0.46%     96.36% |          46      0.55%     96.91% |          42      0.50%     97.42% |          34      0.41%     97.83% |          48      0.58%     98.40% |          46      0.55%     98.96% |          49      0.59%     99.54% |          38      0.46%    100.00%
system.ruby.L1Cache_Controller.E.Load::total         8329                      
system.ruby.L1Cache_Controller.E.Store   |         591     60.12%     60.12% |          30      3.05%     63.17% |          25      2.54%     65.72% |          30      3.05%     68.77% |          25      2.54%     71.31% |          30      3.05%     74.36% |          31      3.15%     77.52% |          23      2.34%     79.86% |          27      2.75%     82.60% |          26      2.64%     85.25% |          21      2.14%     87.39% |          21      2.14%     89.52% |          30      3.05%     92.57% |          26      2.64%     95.22% |          29      2.95%     98.17% |          18      1.83%    100.00%
system.ruby.L1Cache_Controller.E.Store::total          983                      
system.ruby.L1Cache_Controller.Fwd_GETS  |          23     41.07%     41.07% |           4      7.14%     48.21% |           2      3.57%     51.79% |           3      5.36%     57.14% |           1      1.79%     58.93% |           2      3.57%     62.50% |           3      5.36%     67.86% |           3      5.36%     73.21% |           1      1.79%     75.00% |           3      5.36%     80.36% |           2      3.57%     83.93% |           2      3.57%     87.50% |           2      3.57%     91.07% |           1      1.79%     92.86% |           3      5.36%     98.21% |           1      1.79%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total           56                      
system.ruby.L1Cache_Controller.Fwd_GETX  |           1      1.67%      1.67% |           3      5.00%      6.67% |           5      8.33%     15.00% |           2      3.33%     18.33% |           3      5.00%     23.33% |           4      6.67%     30.00% |           4      6.67%     36.67% |           3      5.00%     41.67% |           6     10.00%     51.67% |           3      5.00%     56.67% |           5      8.33%     65.00% |           4      6.67%     71.67% |           5      8.33%     80.00% |           4      6.67%     86.67% |           6     10.00%     96.67% |           2      3.33%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total           60                      
system.ruby.L1Cache_Controller.I.Ifetch  |           1      1.89%      1.89% |           4      7.55%      9.43% |           4      7.55%     16.98% |           4      7.55%     24.53% |           4      7.55%     32.08% |           4      7.55%     39.62% |           4      7.55%     47.17% |           4      7.55%     54.72% |           4      7.55%     62.26% |           5      9.43%     71.70% |           4      7.55%     79.25% |           4      7.55%     86.79% |           3      5.66%     92.45% |           3      5.66%     98.11% |           0      0.00%     98.11% |           1      1.89%    100.00%
system.ruby.L1Cache_Controller.I.Ifetch::total           53                      
system.ruby.L1Cache_Controller.I.L1_Replacement |          20     15.62%     15.62% |           9      7.03%     22.66% |           8      6.25%     28.91% |          10      7.81%     36.72% |           9      7.03%     43.75% |           9      7.03%     50.78% |           9      7.03%     57.81% |           7      5.47%     63.28% |           7      5.47%     68.75% |           7      5.47%     74.22% |           6      4.69%     78.91% |           6      4.69%     83.59% |           6      4.69%     88.28% |           7      5.47%     93.75% |           5      3.91%     97.66% |           3      2.34%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total          128                      
system.ruby.L1Cache_Controller.I.LL      |           0      0.00%      0.00% |           1      7.14%      7.14% |           2     14.29%     21.43% |           1      7.14%     28.57% |           0      0.00%     28.57% |           1      7.14%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.LL::total           14                      
system.ruby.L1Cache_Controller.I.Load    |           2      0.35%      0.35% |          42      7.28%      7.63% |          36      6.24%     13.86% |          38      6.59%     20.45% |          37      6.41%     26.86% |          39      6.76%     33.62% |          37      6.41%     40.03% |          38      6.59%     46.62% |          42      7.28%     53.90% |          35      6.07%     59.97% |          35      6.07%     66.03% |          50      8.67%     74.70% |          41      7.11%     81.80% |          37      6.41%     88.21% |          39      6.76%     94.97% |          29      5.03%    100.00%
system.ruby.L1Cache_Controller.I.Load::total          577                      
system.ruby.L1Cache_Controller.I.Store   |           2      0.45%      0.45% |          28      6.28%      6.73% |          31      6.95%     13.68% |          34      7.62%     21.30% |          31      6.95%     28.25% |          31      6.95%     35.20% |          33      7.40%     42.60% |          28      6.28%     48.88% |          29      6.50%     55.38% |          28      6.28%     61.66% |          25      5.61%     67.26% |          27      6.05%     73.32% |          32      7.17%     80.49% |          32      7.17%     87.67% |          33      7.40%     95.07% |          22      4.93%    100.00%
system.ruby.L1Cache_Controller.I.Store::total          446                      
system.ruby.L1Cache_Controller.IL.Ack    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           5     50.00%     50.00% |           5     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IL.Ack::total           10                      
system.ruby.L1Cache_Controller.IL.Data   |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IL.Data::total            2                      
system.ruby.L1Cache_Controller.IL.Data_all_Acks |          53     80.30%     80.30% |           1      1.52%     81.82% |           2      3.03%     84.85% |           1      1.52%     86.36% |           1      1.52%     87.88% |           1      1.52%     89.39% |           0      0.00%     89.39% |           1      1.52%     90.91% |           1      1.52%     92.42% |           1      1.52%     93.94% |           1      1.52%     95.45% |           0      0.00%     95.45% |           1      1.52%     96.97% |           1      1.52%     98.48% |           1      1.52%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IL.Data_all_Acks::total           66                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |        1600     69.05%     69.05% |          46      1.99%     71.04% |          49      2.11%     73.15% |          51      2.20%     75.36% |          49      2.11%     77.47% |          50      2.16%     79.63% |          52      2.24%     81.87% |          46      1.99%     83.86% |          48      2.07%     85.93% |          47      2.03%     87.96% |          44      1.90%     89.86% |          45      1.94%     91.80% |          50      2.16%     93.96% |          50      2.16%     96.12% |          50      2.16%     98.27% |          40      1.73%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total         2317                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |           3      5.77%      5.77% |           3      5.77%     11.54% |           3      5.77%     17.31% |           4      7.69%     25.00% |           4      7.69%     32.69% |           3      5.77%     38.46% |           3      5.77%     44.23% |           5      9.62%     53.85% |           3      5.77%     59.62% |           3      5.77%     65.38% |           2      3.85%     69.23% |           4      7.69%     76.92% |           2      3.85%     80.77% |           2      3.85%     84.62% |           2      3.85%     88.46% |           6     11.54%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total           52                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |        3587     82.76%     82.76% |          54      1.25%     84.01% |          45      1.04%     85.05% |          49      1.13%     86.18% |          51      1.18%     87.36% |          52      1.20%     88.56% |          50      1.15%     89.71% |          48      1.11%     90.82% |          51      1.18%     91.99% |          50      1.15%     93.15% |          46      1.06%     94.21% |          61      1.41%     95.62% |          51      1.18%     96.79% |          47      1.08%     97.88% |          52      1.20%     99.08% |          40      0.92%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total         4334                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        4330     84.72%     84.72% |          51      1.00%     85.72% |          53      1.04%     86.75% |          52      1.02%     87.77% |          51      1.00%     88.77% |          52      1.02%     89.79% |          53      1.04%     90.82% |          52      1.02%     91.84% |          55      1.08%     92.92% |          55      1.08%     93.99% |          53      1.04%     95.03% |          52      1.02%     96.05% |          52      1.02%     97.07% |          52      1.02%     98.08% |          48      0.94%     99.02% |          50      0.98%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         5111                      
system.ruby.L1Cache_Controller.IS.Inv    |           0      0.00%      0.00% |           1     14.29%     14.29% |           1     14.29%     28.57% |           0      0.00%     28.57% |           0      0.00%     28.57% |           0      0.00%     28.57% |           0      0.00%     28.57% |           1     14.29%     42.86% |           0      0.00%     42.86% |           0      0.00%     42.86% |           1     14.29%     57.14% |           0      0.00%     57.14% |           1     14.29%     71.43% |           1     14.29%     85.71% |           1     14.29%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Inv::total            7                      
system.ruby.L1Cache_Controller.IS_I.Data_all_Acks |           0      0.00%      0.00% |           1     14.29%     14.29% |           1     14.29%     28.57% |           0      0.00%     28.57% |           0      0.00%     28.57% |           0      0.00%     28.57% |           0      0.00%     28.57% |           1     14.29%     42.86% |           0      0.00%     42.86% |           0      0.00%     42.86% |           1     14.29%     57.14% |           0      0.00%     57.14% |           1     14.29%     71.43% |           1     14.29%     85.71% |           1     14.29%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS_I.Data_all_Acks::total            7                      
system.ruby.L1Cache_Controller.Ifetch    |      120863     83.60%     83.60% |        1593      1.10%     84.70% |        1521      1.05%     85.76% |        1680      1.16%     86.92% |        1502      1.04%     87.96% |        1690      1.17%     89.13% |        1725      1.19%     90.32% |        1413      0.98%     91.30% |        1608      1.11%     92.41% |        1539      1.06%     93.47% |        1320      0.91%     94.39% |        1305      0.90%     95.29% |        1773      1.23%     96.51% |        1567      1.08%     97.60% |        1624      1.12%     98.72% |        1848      1.28%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total       144571                      
system.ruby.L1Cache_Controller.Inv       |        1391     48.27%     48.27% |         109      3.78%     52.05% |         101      3.50%     55.55% |         110      3.82%     59.37% |         106      3.68%     63.05% |         105      3.64%     66.69% |         105      3.64%     70.33% |         102      3.54%     73.87% |         104      3.61%     77.48% |          94      3.26%     80.74% |          90      3.12%     83.87% |         110      3.82%     87.68% |         103      3.57%     91.26% |         100      3.47%     94.73% |          93      3.23%     97.95% |          59      2.05%    100.00%
system.ruby.L1Cache_Controller.Inv::total         2882                      
system.ruby.L1Cache_Controller.L.Fwd_GETS |           1     25.00%     25.00% |           1     25.00%     50.00% |           0      0.00%     50.00% |           1     25.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           1     25.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L.Fwd_GETS::total            4                      
system.ruby.L1Cache_Controller.L.Fwd_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     10.00%     10.00% |           0      0.00%     10.00% |           1     10.00%     20.00% |           1     10.00%     30.00% |           1     10.00%     40.00% |           0      0.00%     40.00% |           1     10.00%     50.00% |           0      0.00%     50.00% |           1     10.00%     60.00% |           1     10.00%     70.00% |           1     10.00%     80.00% |           1     10.00%     90.00% |           1     10.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L.Fwd_GETX::total           10                      
system.ruby.L1Cache_Controller.L.Inv     |           0      0.00%      0.00% |           1     16.67%     16.67% |           0      0.00%     16.67% |           1     16.67%     33.33% |           1     16.67%     50.00% |           1     16.67%     66.67% |           1     16.67%     83.33% |           1     16.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L.Inv::total            6                      
system.ruby.L1Cache_Controller.L.LL      |           0      0.00%      0.00% |           1      4.76%      4.76% |           1      4.76%      9.52% |           1      4.76%     14.29% |           1      4.76%     19.05% |           1      4.76%     23.81% |           1      4.76%     28.57% |           1      4.76%     33.33% |           1      4.76%     38.10% |           1      4.76%     42.86% |           1      4.76%     47.62% |           1      4.76%     52.38% |           1      4.76%     57.14% |           1      4.76%     61.90% |           1      4.76%     66.67% |           7     33.33%    100.00%
system.ruby.L1Cache_Controller.L.LL::total           21                      
system.ruby.L1Cache_Controller.L.Load    |         315     87.74%     87.74% |           2      0.56%     88.30% |           2      0.56%     88.86% |           2      0.56%     89.42% |           2      0.56%     89.97% |           2      0.56%     90.53% |           2      0.56%     91.09% |           2      0.56%     91.64% |           2      0.56%     92.20% |           2      0.56%     92.76% |           2      0.56%     93.31% |           2      0.56%     93.87% |           2      0.56%     94.43% |           2      0.56%     94.99% |           2      0.56%     95.54% |          16      4.46%    100.00%
system.ruby.L1Cache_Controller.L.Load::total          359                      
system.ruby.L1Cache_Controller.L.Store   |         544     84.08%     84.08% |           4      0.62%     84.70% |           6      0.93%     85.63% |           6      0.93%     86.55% |           6      0.93%     87.48% |           6      0.93%     88.41% |           6      0.93%     89.34% |           6      0.93%     90.26% |           6      0.93%     91.19% |           7      1.08%     92.27% |           6      0.93%     93.20% |           6      0.93%     94.13% |           6      0.93%     95.05% |           6      0.93%     95.98% |           5      0.77%     96.75% |          21      3.25%    100.00%
system.ruby.L1Cache_Controller.L.Store::total          647                      
system.ruby.L1Cache_Controller.L.Unlock  |         254     78.64%     78.64% |           4      1.24%     79.88% |           4      1.24%     81.11% |           4      1.24%     82.35% |           4      1.24%     83.59% |           4      1.24%     84.83% |           4      1.24%     86.07% |           4      1.24%     87.31% |           4      1.24%     88.54% |           5      1.55%     90.09% |           4      1.24%     91.33% |           4      1.24%     92.57% |           4      1.24%     93.81% |           4      1.24%     95.05% |           4      1.24%     96.28% |          12      3.72%    100.00%
system.ruby.L1Cache_Controller.L.Unlock::total          323                      
system.ruby.L1Cache_Controller.L1_Replacement |        9536     92.62%     92.62% |          50      0.49%     93.10% |          48      0.47%     93.57% |          49      0.48%     94.05% |          52      0.51%     94.55% |          51      0.50%     95.05% |          52      0.51%     95.55% |          51      0.50%     96.05% |          50      0.49%     96.53% |          55      0.53%     97.07% |          51      0.50%     97.56% |          50      0.49%     98.05% |          49      0.48%     98.52% |          49      0.48%     99.00% |          50      0.49%     99.49% |          53      0.51%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total        10296                      
system.ruby.L1Cache_Controller.LL        |         254     73.84%     73.84% |           5      1.45%     75.29% |           5      1.45%     76.74% |           5      1.45%     78.20% |           5      1.45%     79.65% |           5      1.45%     81.10% |           5      1.45%     82.56% |           5      1.45%     84.01% |           5      1.45%     85.47% |           6      1.74%     87.21% |           5      1.45%     88.66% |           5      1.45%     90.12% |           5      1.45%     91.57% |           5      1.45%     93.02% |           5      1.45%     94.48% |          19      5.52%    100.00%
system.ruby.L1Cache_Controller.LL::total          344                      
system.ruby.L1Cache_Controller.Load      |       20037     82.92%     82.92% |         285      1.18%     84.10% |         271      1.12%     85.22% |         301      1.25%     86.46% |         267      1.10%     87.57% |         302      1.25%     88.82% |         309      1.28%     90.10% |         250      1.03%     91.13% |         286      1.18%     92.32% |         266      1.10%     93.42% |         231      0.96%     94.37% |         229      0.95%     95.32% |         318      1.32%     96.64% |         279      1.15%     97.79% |         291      1.20%     98.99% |         243      1.01%    100.00%
system.ruby.L1Cache_Controller.Load::total        24165                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |          22     51.16%     51.16% |           2      4.65%     55.81% |           1      2.33%     58.14% |           2      4.65%     62.79% |           1      2.33%     65.12% |           1      2.33%     67.44% |           1      2.33%     69.77% |           2      4.65%     74.42% |           1      2.33%     76.74% |           3      6.98%     83.72% |           1      2.33%     86.05% |           1      2.33%     88.37% |           1      2.33%     90.70% |           1      2.33%     93.02% |           2      4.65%     97.67% |           1      2.33%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total           43                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |           1      2.13%      2.13% |           3      6.38%      8.51% |           4      8.51%     17.02% |           2      4.26%     21.28% |           2      4.26%     25.53% |           3      6.38%     31.91% |           3      6.38%     38.30% |           3      6.38%     44.68% |           4      8.51%     53.19% |           2      4.26%     57.45% |           4      8.51%     65.96% |           3      6.38%     72.34% |           4      8.51%     80.85% |           3      6.38%     87.23% |           4      8.51%     95.74% |           2      4.26%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total           47                      
system.ruby.L1Cache_Controller.M.Inv     |           4      0.44%      0.44% |          64      6.98%      7.42% |          61      6.65%     14.07% |          69      7.52%     21.59% |          60      6.54%     28.14% |          66      7.20%     35.33% |          70      7.63%     42.97% |          57      6.22%     49.18% |          63      6.87%     56.05% |          57      6.22%     62.27% |          52      5.67%     67.94% |          55      6.00%     73.94% |          69      7.52%     81.46% |          65      7.09%     88.55% |          64      6.98%     95.53% |          41      4.47%    100.00%
system.ruby.L1Cache_Controller.M.Inv::total          917                      
system.ruby.L1Cache_Controller.M.L1_Replacement |        2304     93.66%     93.66% |          10      0.41%     94.07% |           9      0.37%     94.43% |           9      0.37%     94.80% |          13      0.53%     95.33% |          11      0.45%     95.77% |          10      0.41%     96.18% |          10      0.41%     96.59% |          10      0.41%     96.99% |          12      0.49%     97.48% |          10      0.41%     97.89% |          11      0.45%     98.33% |           8      0.33%     98.66% |           9      0.37%     99.02% |          11      0.45%     99.47% |          13      0.53%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total         2460                      
system.ruby.L1Cache_Controller.M.LL      |         109     81.95%     81.95% |           1      0.75%     82.71% |           1      0.75%     83.46% |           1      0.75%     84.21% |           1      0.75%     84.96% |           1      0.75%     85.71% |           1      0.75%     86.47% |           1      0.75%     87.22% |           1      0.75%     87.97% |           2      1.50%     89.47% |           1      0.75%     90.23% |           1      0.75%     90.98% |           1      0.75%     91.73% |           1      0.75%     92.48% |           1      0.75%     93.23% |           9      6.77%    100.00%
system.ruby.L1Cache_Controller.M.LL::total          133                      
system.ruby.L1Cache_Controller.M.Load    |        8422     77.79%     77.79% |         167      1.54%     79.34% |         166      1.53%     80.87% |         180      1.66%     82.53% |         157      1.45%     83.98% |         183      1.69%     85.67% |         192      1.77%     87.45% |         137      1.27%     88.71% |         164      1.51%     90.23% |         152      1.40%     91.63% |         126      1.16%     92.80% |         113      1.04%     93.84% |         196      1.81%     95.65% |         166      1.53%     97.18% |         172      1.59%     98.77% |         133      1.23%    100.00%
system.ruby.L1Cache_Controller.M.Load::total        10826                      
system.ruby.L1Cache_Controller.M.Store   |       13530     89.11%     89.11% |         115      0.76%     89.87% |         110      0.72%     90.59% |         114      0.75%     91.35% |         107      0.70%     92.05% |         117      0.77%     92.82% |         117      0.77%     93.59% |         105      0.69%     94.28% |         114      0.75%     95.03% |         108      0.71%     95.75% |         102      0.67%     96.42% |          99      0.65%     97.07% |         123      0.81%     97.88% |         111      0.73%     98.61% |         113      0.74%     99.35% |          98      0.65%    100.00%
system.ruby.L1Cache_Controller.M.Store::total        15183                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |        5205     95.16%     95.16% |          16      0.29%     95.45% |          16      0.29%     95.74% |          15      0.27%     96.01% |          19      0.35%     96.36% |          18      0.33%     96.69% |          18      0.33%     97.02% |          18      0.33%     97.35% |          16      0.29%     97.64% |          20      0.37%     98.01% |          19      0.35%     98.35% |          18      0.33%     98.68% |          16      0.29%     98.98% |          16      0.29%     99.27% |          18      0.33%     99.60% |          22      0.40%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total         5470                      
system.ruby.L1Cache_Controller.NP.Ifetch |        4318     86.67%     86.67% |          44      0.88%     87.56% |          44      0.88%     88.44% |          44      0.88%     89.32% |          44      0.88%     90.20% |          44      0.88%     91.09% |          44      0.88%     91.97% |          44      0.88%     92.85% |          44      0.88%     93.74% |          46      0.92%     94.66% |          44      0.88%     95.54% |          44      0.88%     96.43% |          44      0.88%     97.31% |          44      0.88%     98.19% |          44      0.88%     99.08% |          46      0.92%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         4982                      
system.ruby.L1Cache_Controller.NP.Inv    |        1362     91.16%     91.16% |          11      0.74%     91.90% |          10      0.67%     92.57% |          10      0.67%     93.24% |          10      0.67%     93.91% |           9      0.60%     94.51% |           9      0.60%     95.11% |          10      0.67%     95.78% |          10      0.67%     96.45% |           9      0.60%     97.05% |           9      0.60%     97.66% |           9      0.60%     98.26% |           9      0.60%     98.86% |           8      0.54%     99.40% |           7      0.47%     99.87% |           2      0.13%    100.00%
system.ruby.L1Cache_Controller.NP.Inv::total         1494                      
system.ruby.L1Cache_Controller.NP.LL     |          53    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.LL::total           53                      
system.ruby.L1Cache_Controller.NP.Load   |        3599     92.40%     92.40% |          19      0.49%     92.89% |          18      0.46%     93.35% |          19      0.49%     93.84% |          21      0.54%     94.38% |          20      0.51%     94.89% |          21      0.54%     95.43% |          20      0.51%     95.94% |          19      0.49%     96.43% |          22      0.56%     97.00% |          20      0.51%     97.51% |          19      0.49%     98.00% |          19      0.49%     98.49% |          19      0.49%     98.97% |          20      0.51%     99.49% |          20      0.51%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total         3895                      
system.ruby.L1Cache_Controller.NP.Store  |        1598     85.09%     85.09% |          19      1.01%     86.10% |          18      0.96%     87.06% |          18      0.96%     88.02% |          19      1.01%     89.03% |          19      1.01%     90.04% |          19      1.01%     91.05% |          19      1.01%     92.07% |          19      1.01%     93.08% |          19      1.01%     94.09% |          19      1.01%     95.10% |          19      1.01%     96.11% |          18      0.96%     97.07% |          18      0.96%     98.03% |          18      0.96%     98.99% |          19      1.01%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total         1878                      
system.ruby.L1Cache_Controller.S.Ifetch  |      116544     83.52%     83.52% |        1545      1.11%     84.63% |        1473      1.06%     85.69% |        1632      1.17%     86.86% |        1454      1.04%     87.90% |        1642      1.18%     89.07% |        1677      1.20%     90.28% |        1365      0.98%     91.25% |        1560      1.12%     92.37% |        1488      1.07%     93.44% |        1272      0.91%     94.35% |        1257      0.90%     95.25% |        1726      1.24%     96.49% |        1520      1.09%     97.58% |        1580      1.13%     98.71% |        1801      1.29%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total       139536                      
system.ruby.L1Cache_Controller.S.Inv     |          24      9.76%      9.76% |          17      6.91%     16.67% |          18      7.32%     23.98% |          18      7.32%     31.30% |          15      6.10%     37.40% |          17      6.91%     44.31% |          18      7.32%     51.63% |          17      6.91%     58.54% |          16      6.50%     65.04% |          15      6.10%     71.14% |          15      6.10%     77.24% |          16      6.50%     83.74% |          13      5.28%     89.02% |          13      5.28%     94.31% |           8      3.25%     97.56% |           6      2.44%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total          246                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        4311     91.76%     91.76% |          25      0.53%     92.29% |          24      0.51%     92.81% |          24      0.51%     93.32% |          24      0.51%     93.83% |          24      0.51%     94.34% |          25      0.53%     94.87% |          26      0.55%     95.42% |          27      0.57%     96.00% |          28      0.60%     96.59% |          26      0.55%     97.15% |          26      0.55%     97.70% |          27      0.57%     98.28% |          26      0.55%     98.83% |          27      0.57%     99.40% |          28      0.60%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total         4698                      
system.ruby.L1Cache_Controller.S.LL      |           2     11.11%     11.11% |           0      0.00%     11.11% |           1      5.56%     16.67% |           1      5.56%     22.22% |           2     11.11%     33.33% |           1      5.56%     38.89% |           1      5.56%     44.44% |           1      5.56%     50.00% |           1      5.56%     55.56% |           1      5.56%     61.11% |           1      5.56%     66.67% |           1      5.56%     72.22% |           1      5.56%     77.78% |           1      5.56%     83.33% |           1      5.56%     88.89% |           2     11.11%    100.00%
system.ruby.L1Cache_Controller.S.LL::total           18                      
system.ruby.L1Cache_Controller.S.Load    |          29     16.20%     16.20% |           8      4.47%     20.67% |          10      5.59%     26.26% |          10      5.59%     31.84% |           8      4.47%     36.31% |           9      5.03%     41.34% |          10      5.59%     46.93% |          11      6.15%     53.07% |          21     11.73%     64.80% |           9      5.03%     69.83% |           6      3.35%     73.18% |          11      6.15%     79.33% |          12      6.70%     86.03% |           9      5.03%     91.06% |           9      5.03%     96.09% |           7      3.91%    100.00%
system.ruby.L1Cache_Controller.S.Load::total          179                      
system.ruby.L1Cache_Controller.S.Store   |           2     10.53%     10.53% |           1      5.26%     15.79% |           1      5.26%     21.05% |           1      5.26%     26.32% |           1      5.26%     31.58% |           1      5.26%     36.84% |           1      5.26%     42.11% |           1      5.26%     47.37% |           1      5.26%     52.63% |           1      5.26%     57.89% |           1      5.26%     63.16% |           1      5.26%     68.42% |           1      5.26%     73.68% |           1      5.26%     78.95% |           1      5.26%     84.21% |           3     15.79%    100.00%
system.ruby.L1Cache_Controller.S.Store::total           19                      
system.ruby.L1Cache_Controller.SL.Ack    |           4     17.39%     17.39% |           0      0.00%     17.39% |           1      4.35%     21.74% |           1      4.35%     26.09% |           1      4.35%     30.43% |           1      4.35%     34.78% |           2      8.70%     43.48% |           1      4.35%     47.83% |           1      4.35%     52.17% |           1      4.35%     56.52% |           1      4.35%     60.87% |           4     17.39%     78.26% |           1      4.35%     82.61% |           1      4.35%     86.96% |           1      4.35%     91.30% |           2      8.70%    100.00%
system.ruby.L1Cache_Controller.SL.Ack::total           23                      
system.ruby.L1Cache_Controller.SL.Ack_all |           2     10.53%     10.53% |           0      0.00%     10.53% |           1      5.26%     15.79% |           1      5.26%     21.05% |           1      5.26%     26.32% |           1      5.26%     31.58% |           2     10.53%     42.11% |           1      5.26%     47.37% |           1      5.26%     52.63% |           1      5.26%     57.89% |           1      5.26%     63.16% |           2     10.53%     73.68% |           1      5.26%     78.95% |           1      5.26%     84.21% |           1      5.26%     89.47% |           2     10.53%    100.00%
system.ruby.L1Cache_Controller.SL.Ack_all::total           19                      
system.ruby.L1Cache_Controller.SL.Inv    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SL.Inv::total            1                      
system.ruby.L1Cache_Controller.SM.Ack    |           2     10.53%     10.53% |           1      5.26%     15.79% |           1      5.26%     21.05% |           1      5.26%     26.32% |           1      5.26%     31.58% |           1      5.26%     36.84% |           1      5.26%     42.11% |           1      5.26%     47.37% |           1      5.26%     52.63% |           1      5.26%     57.89% |           1      5.26%     63.16% |           1      5.26%     68.42% |           1      5.26%     73.68% |           1      5.26%     78.95% |           1      5.26%     84.21% |           3     15.79%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total           19                      
system.ruby.L1Cache_Controller.SM.Ack_all |           2     10.53%     10.53% |           1      5.26%     15.79% |           1      5.26%     21.05% |           1      5.26%     26.32% |           1      5.26%     31.58% |           1      5.26%     36.84% |           1      5.26%     42.11% |           1      5.26%     47.37% |           1      5.26%     52.63% |           1      5.26%     57.89% |           1      5.26%     63.16% |           1      5.26%     68.42% |           1      5.26%     73.68% |           1      5.26%     78.95% |           1      5.26%     84.21% |           3     15.79%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total           19                      
system.ruby.L1Cache_Controller.Store     |       16267     84.92%     84.92% |         197      1.03%     85.95% |         191      1.00%     86.94% |         203      1.06%     88.00% |         189      0.99%     88.99% |         204      1.06%     90.06% |         207      1.08%     91.14% |         182      0.95%     92.09% |         196      1.02%     93.11% |         189      0.99%     94.10% |         174      0.91%     95.00% |         173      0.90%     95.91% |         210      1.10%     97.00% |         194      1.01%     98.02% |         199      1.04%     99.06% |         181      0.94%    100.00%
system.ruby.L1Cache_Controller.Store::total        19156                      
system.ruby.L1Cache_Controller.Unlock    |         254     78.64%     78.64% |           4      1.24%     79.88% |           4      1.24%     81.11% |           4      1.24%     82.35% |           4      1.24%     83.59% |           4      1.24%     84.83% |           4      1.24%     86.07% |           4      1.24%     87.31% |           4      1.24%     88.54% |           5      1.55%     90.09% |           4      1.24%     91.33% |           4      1.24%     92.57% |           4      1.24%     93.81% |           4      1.24%     95.05% |           4      1.24%     96.28% |          12      3.72%    100.00%
system.ruby.L1Cache_Controller.Unlock::total          323                      
system.ruby.L1Cache_Controller.WB_Ack    |        5205     95.16%     95.16% |          16      0.29%     95.45% |          16      0.29%     95.74% |          15      0.27%     96.01% |          19      0.35%     96.36% |          18      0.33%     96.69% |          18      0.33%     97.02% |          18      0.33%     97.35% |          16      0.29%     97.64% |          20      0.37%     98.01% |          19      0.35%     98.35% |          18      0.33%     98.68% |          16      0.29%     98.98% |          16      0.29%     99.27% |          18      0.33%     99.60% |          22      0.40%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total         5470                      
system.ruby.L2Cache_Controller.Ack       |          13      6.53%      6.53% |          22     11.06%     17.59% |          23     11.56%     29.15% |           1      0.50%     29.65% |           0      0.00%     29.65% |          11      5.53%     35.18% |           3      1.51%     36.68% |           6      3.02%     39.70% |           0      0.00%     39.70% |           0      0.00%     39.70% |          26     13.07%     52.76% |          28     14.07%     66.83% |          14      7.04%     73.87% |          38     19.10%     92.96% |          14      7.04%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.Ack::total          199                      
system.ruby.L2Cache_Controller.Ack_all   |         142      8.32%      8.32% |         169      9.91%     18.23% |          89      5.22%     23.45% |          82      4.81%     28.25% |          62      3.63%     31.89% |          76      4.45%     36.34% |          76      4.45%     40.80% |          70      4.10%     44.90% |          64      3.75%     48.65% |          66      3.87%     52.52% |         106      6.21%     58.73% |         112      6.57%     65.30% |         179     10.49%     75.79% |          86      5.04%     80.83% |         148      8.68%     89.51% |         179     10.49%    100.00%
system.ruby.L2Cache_Controller.Ack_all::total         1706                      
system.ruby.L2Cache_Controller.Exclusive_Unblock |         379      5.61%      5.61% |         565      8.37%     13.98% |         341      5.05%     19.03% |         400      5.92%     24.95% |         558      8.26%     33.21% |         333      4.93%     38.14% |         246      3.64%     41.78% |         284      4.20%     45.99% |         234      3.46%     49.45% |         210      3.11%     52.56% |         343      5.08%     57.64% |         709     10.50%     68.14% |        1111     16.45%     84.59% |         410      6.07%     90.66% |         355      5.26%     95.91% |         276      4.09%    100.00%
system.ruby.L2Cache_Controller.Exclusive_Unblock::total         6754                      
system.ruby.L2Cache_Controller.IM.L2_Replacement_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           3     50.00%     50.00% |           3     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IM.L2_Replacement_clean::total            6                      
system.ruby.L2Cache_Controller.IM.Mem_Data |          86      6.30%      6.30% |          87      6.37%     12.67% |          78      5.71%     18.39% |          38      2.78%     21.17% |          35      2.56%     23.74% |          31      2.27%     26.01% |          33      2.42%     28.42% |          37      2.71%     31.14% |          35      2.56%     33.70% |          32      2.34%     36.04% |          79      5.79%     41.83% |         424     31.06%     72.89% |         123      9.01%     81.90% |          68      4.98%     86.89% |          98      7.18%     94.07% |          81      5.93%    100.00%
system.ruby.L2Cache_Controller.IM.Mem_Data::total         1365                      
system.ruby.L2Cache_Controller.IS.L1_GETS |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IS.L1_GETS::total            1                      
system.ruby.L2Cache_Controller.IS.L1_GET_INSTR |           0      0.00%      0.00% |           0      0.00%      0.00% |           1      3.33%      3.33% |           2      6.67%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           2      6.67%     16.67% |           2      6.67%     23.33% |           0      0.00%     23.33% |           0      0.00%     23.33% |           8     26.67%     50.00% |           8     26.67%     76.67% |           0      0.00%     76.67% |           7     23.33%    100.00%
system.ruby.L2Cache_Controller.IS.L1_GET_INSTR::total           30                      
system.ruby.L2Cache_Controller.IS.Mem_Data |         146      9.17%      9.17% |         162     10.18%     19.35% |          93      5.84%     25.19% |          90      5.65%     30.84% |          68      4.27%     35.11% |          84      5.28%     40.39% |          83      5.21%     45.60% |          76      4.77%     50.38% |          73      4.59%     54.96% |          73      4.59%     59.55% |          90      5.65%     65.20% |          69      4.33%     69.54% |          75      4.71%     74.25% |          81      5.09%     79.33% |         149      9.36%     88.69% |         180     11.31%    100.00%
system.ruby.L2Cache_Controller.IS.Mem_Data::total         1592                      
system.ruby.L2Cache_Controller.ISS.L1_GETS |           0      0.00%      0.00% |           1     25.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           1     25.00%     50.00% |           2     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ISS.L1_GETS::total            4                      
system.ruby.L2Cache_Controller.ISS.L2_Replacement_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           4     12.90%     12.90% |           0      0.00%     12.90% |           0      0.00%     12.90% |           0      0.00%     12.90% |           0      0.00%     12.90% |           0      0.00%     12.90% |           0      0.00%     12.90% |           0      0.00%     12.90% |          14     45.16%     58.06% |           0      0.00%     58.06% |          13     41.94%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ISS.L2_Replacement_clean::total           31                      
system.ruby.L2Cache_Controller.ISS.Mem_Data |         110      8.25%      8.25% |         103      7.72%     15.97% |          51      3.82%     19.79% |          39      2.92%     22.71% |          36      2.70%     25.41% |          30      2.25%     27.66% |          27      2.02%     29.69% |          35      2.62%     32.31% |          34      2.55%     34.86% |          30      2.25%     37.11% |          74      5.55%     42.65% |          84      6.30%     48.95% |         512     38.38%     87.33% |          54      4.05%     91.38% |          71      5.32%     96.70% |          44      3.30%    100.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data::total         1334                      
system.ruby.L2Cache_Controller.I_I.Ack   |          13      6.77%      6.77% |          22     11.46%     18.23% |          23     11.98%     30.21% |           0      0.00%     30.21% |           0      0.00%     30.21% |          10      5.21%     35.42% |           3      1.56%     36.98% |           4      2.08%     39.06% |           0      0.00%     39.06% |           0      0.00%     39.06% |          26     13.54%     52.60% |          28     14.58%     67.19% |          14      7.29%     74.48% |          35     18.23%     92.71% |          14      7.29%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.I_I.Ack::total          192                      
system.ruby.L2Cache_Controller.I_I.Ack_all |         139      9.33%      9.33% |         156     10.47%     19.80% |          87      5.84%     25.64% |          81      5.44%     31.07% |          62      4.16%     35.23% |          75      5.03%     40.27% |          76      5.10%     45.37% |          69      4.63%     50.00% |          64      4.30%     54.30% |          65      4.36%     58.66% |          84      5.64%     64.30% |          67      4.50%     68.79% |          73      4.90%     73.69% |          75      5.03%     78.72% |         144      9.66%     88.39% |         173     11.61%    100.00%
system.ruby.L2Cache_Controller.I_I.Ack_all::total         1490                      
system.ruby.L2Cache_Controller.I_I.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.I_I.L1_GETS::total            1                      
system.ruby.L2Cache_Controller.L1_GETS   |         255      5.43%      5.43% |         417      8.88%     14.31% |         214      4.56%     18.87% |         312      6.64%     25.51% |         479     10.20%     35.71% |         234      4.98%     40.69% |         155      3.30%     43.99% |         171      3.64%     47.64% |         140      2.98%     50.62% |         149      3.17%     53.79% |         259      5.52%     59.31% |         302      6.43%     65.74% |         996     21.21%     86.95% |         270      5.75%     92.70% |         144      3.07%     95.76% |         199      4.24%    100.00%
system.ruby.L2Cache_Controller.L1_GETS::total         4696                      
system.ruby.L2Cache_Controller.L1_GETX   |         147      5.71%      5.71% |         164      6.37%     12.08% |         127      4.93%     17.01% |          89      3.46%     20.47% |          79      3.07%     23.53% |         100      3.88%     27.42% |          91      3.53%     30.95% |         115      4.47%     35.42% |          96      3.73%     39.15% |          61      2.37%     41.51% |         100      3.88%     45.40% |         572     22.21%     67.61% |         270     10.49%     78.10% |         143      5.55%     83.65% |         218      8.47%     92.12% |         203      7.88%    100.00%
system.ruby.L2Cache_Controller.L1_GETX::total         2575                      
system.ruby.L2Cache_Controller.L1_GET_INSTR |         320      6.36%      6.36% |         334      6.63%     12.99% |         294      5.84%     18.83% |         265      5.26%     24.09% |         185      3.67%     27.77% |         380      7.55%     35.31% |         587     11.66%     46.97% |         291      5.78%     52.75% |         296      5.88%     58.63% |         275      5.46%     64.09% |         421      8.36%     72.45% |         205      4.07%     76.52% |         168      3.34%     79.86% |         382      7.59%     87.45% |         298      5.92%     93.37% |         334      6.63%    100.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR::total         5035                      
system.ruby.L2Cache_Controller.L1_PUTX   |         332      6.07%      6.07% |         534      9.76%     15.83% |         280      5.12%     20.95% |         396      7.24%     28.19% |         546      9.98%     38.17% |         326      5.96%     44.13% |         239      4.37%     48.50% |         271      4.95%     53.46% |         231      4.22%     57.68% |         206      3.77%     61.44% |         305      5.58%     67.02% |         283      5.17%     72.19% |         581     10.62%     82.82% |         371      6.78%     89.60% |         334      6.11%     95.70% |         235      4.30%    100.00%
system.ruby.L2Cache_Controller.L1_PUTX::total         5470                      
system.ruby.L2Cache_Controller.L1_UPGRADE |           3      8.11%      8.11% |           0      0.00%      8.11% |          15     40.54%     48.65% |           0      0.00%     48.65% |           0      0.00%     48.65% |           0      0.00%     48.65% |           0      0.00%     48.65% |           0      0.00%     48.65% |           0      0.00%     48.65% |           0      0.00%     48.65% |           0      0.00%     48.65% |           1      2.70%     51.35% |           0      0.00%     51.35% |           0      0.00%     51.35% |           0      0.00%     51.35% |          18     48.65%    100.00%
system.ruby.L2Cache_Controller.L1_UPGRADE::total           37                      
system.ruby.L2Cache_Controller.L2_Replacement |          98     10.40%     10.40% |          84      8.92%     19.32% |          69      7.32%     26.65% |          43      4.56%     31.21% |          32      3.40%     34.61% |          31      3.29%     37.90% |          30      3.18%     41.08% |          34      3.61%     44.69% |          34      3.61%     48.30% |          32      3.40%     51.70% |          72      7.64%     59.34% |          54      5.73%     65.07% |          73      7.75%     72.82% |          67      7.11%     79.94% |         106     11.25%     91.19% |          83      8.81%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement::total          942                      
system.ruby.L2Cache_Controller.L2_Replacement_clean |         228      7.05%      7.05% |         252      7.79%     14.83% |         146      4.51%     19.34% |         108      3.34%     22.68% |          91      2.81%     25.49% |          98      3.03%     28.52% |          97      3.00%     31.52% |          98      3.03%     34.55% |          92      2.84%     37.39% |          87      2.69%     40.08% |         169      5.22%     45.30% |         533     16.47%     61.77% |         715     22.10%     83.87% |         120      3.71%     87.58% |         196      6.06%     93.63% |         206      6.37%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement_clean::total         3236                      
system.ruby.L2Cache_Controller.M.L1_GETS |         120      4.00%      4.00% |         298      9.93%     13.93% |         148      4.93%     18.86% |         272      9.06%     27.92% |         443     14.76%     42.69% |         203      6.76%     49.45% |         128      4.27%     53.72% |         134      4.47%     58.18% |         104      3.47%     61.65% |         119      3.97%     65.61% |         169      5.63%     71.24% |         172      5.73%     76.97% |         334     11.13%     88.10% |         213      7.10%     95.20% |          66      2.20%     97.40% |          78      2.60%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETS::total         3001                      
system.ruby.L2Cache_Controller.M.L1_GETX |          44      4.55%      4.55% |          74      7.65%     12.20% |          49      5.07%     17.27% |          49      5.07%     22.34% |          38      3.93%     26.27% |          66      6.83%     33.09% |          55      5.69%     38.78% |          72      7.45%     46.23% |          60      6.20%     52.43% |          29      3.00%     55.43% |          21      2.17%     57.60% |          31      3.21%     60.81% |         142     14.68%     75.49% |          75      7.76%     83.25% |         120     12.41%     95.66% |          42      4.34%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETX::total          967                      
system.ruby.L2Cache_Controller.M.L2_Replacement |          95     11.09%     11.09% |          73      8.52%     19.60% |          55      6.42%     26.02% |          41      4.78%     30.81% |          32      3.73%     34.54% |          30      3.50%     38.04% |          29      3.38%     41.42% |          33      3.85%     45.27% |          34      3.97%     49.24% |          31      3.62%     52.86% |          71      8.28%     61.14% |          53      6.18%     67.33% |          56      6.53%     73.86% |          49      5.72%     79.58% |          97     11.32%     90.90% |          78      9.10%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement::total          857                      
system.ruby.L2Cache_Controller.M.L2_Replacement_clean |          67     11.96%     11.96% |          83     14.82%     26.79% |          25      4.46%     31.25% |          27      4.82%     36.07% |          28      5.00%     41.07% |          23      4.11%     45.18% |          20      3.57%     48.75% |          27      4.82%     53.57% |          28      5.00%     58.57% |          22      3.93%     62.50% |          34      6.07%     68.57% |          22      3.93%     72.50% |          44      7.86%     80.36% |          30      5.36%     85.71% |          48      8.57%     94.29% |          32      5.71%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement_clean::total          560                      
system.ruby.L2Cache_Controller.MCT_I.Ack_all |           1      0.52%      0.52% |           2      1.04%      1.56% |           2      1.04%      2.60% |           0      0.00%      2.60% |           0      0.00%      2.60% |           0      0.00%      2.60% |           0      0.00%      2.60% |           0      0.00%      2.60% |           0      0.00%      2.60% |           0      0.00%      2.60% |          22     11.46%     14.06% |          45     23.44%     37.50% |         106     55.21%     92.71% |           9      4.69%     97.40% |           4      2.08%     99.48% |           1      0.52%    100.00%
system.ruby.L2Cache_Controller.MCT_I.Ack_all::total          192                      
system.ruby.L2Cache_Controller.MCT_I.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          12     34.29%     34.29% |          23     65.71%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MCT_I.L1_GETS::total           35                      
system.ruby.L2Cache_Controller.MCT_I.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          12     85.71%     85.71% |           2     14.29%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MCT_I.L1_GETX::total           14                      
system.ruby.L2Cache_Controller.MCT_I.WB_Data |          21      2.46%      2.46% |          11      1.29%      3.75% |          23      2.70%      6.45% |           0      0.00%      6.45% |           1      0.12%      6.57% |           0      0.00%      6.57% |           1      0.12%      6.68% |           2      0.23%      6.92% |           0      0.00%      6.92% |           0      0.00%      6.92% |          15      1.76%      8.68% |         375     43.96%     52.64% |         398     46.66%     99.30% |           6      0.70%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MCT_I.WB_Data::total          853                      
system.ruby.L2Cache_Controller.MT.L1_GETS |           4      7.69%      7.69% |           0      0.00%      7.69% |          15     28.85%     36.54% |           1      1.92%     38.46% |           0      0.00%     38.46% |           1      1.92%     40.38% |           0      0.00%     40.38% |           1      1.92%     42.31% |           1      1.92%     44.23% |           0      0.00%     44.23% |           0      0.00%     44.23% |           2      3.85%     48.08% |           0      0.00%     48.08% |           2      3.85%     51.92% |           4      7.69%     59.62% |          21     40.38%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETS::total           52                      
system.ruby.L2Cache_Controller.MT.L1_GETX |          16     32.00%     32.00% |           3      6.00%     38.00% |           0      0.00%     38.00% |           2      4.00%     42.00% |           6     12.00%     54.00% |           3      6.00%     60.00% |           3      6.00%     66.00% |           6     12.00%     78.00% |           1      2.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |          10     20.00%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETX::total           50                      
system.ruby.L2Cache_Controller.MT.L1_PUTX |         332      6.07%      6.07% |         534      9.76%     15.83% |         280      5.12%     20.95% |         396      7.24%     28.19% |         546      9.98%     38.17% |         326      5.96%     44.13% |         239      4.37%     48.50% |         271      4.95%     53.46% |         231      4.22%     57.68% |         206      3.77%     61.44% |         305      5.58%     67.02% |         283      5.17%     72.19% |         581     10.62%     82.82% |         371      6.78%     89.60% |         334      6.11%     95.70% |         235      4.30%    100.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX::total         5470                      
system.ruby.L2Cache_Controller.MT.L2_Replacement |           3      3.75%      3.75% |          11     13.75%     17.50% |          14     17.50%     35.00% |           1      1.25%     36.25% |           0      0.00%     36.25% |           0      0.00%     36.25% |           1      1.25%     37.50% |           0      0.00%     37.50% |           0      0.00%     37.50% |           1      1.25%     38.75% |           1      1.25%     40.00% |           1      1.25%     41.25% |          17     21.25%     62.50% |          16     20.00%     82.50% |           9     11.25%     93.75% |           5      6.25%    100.00%
system.ruby.L2Cache_Controller.MT.L2_Replacement::total           80                      
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean |          22      2.10%      2.10% |          13      1.24%      3.34% |          25      2.38%      5.72% |           0      0.00%      5.72% |           1      0.10%      5.82% |           0      0.00%      5.82% |           1      0.10%      5.91% |           2      0.19%      6.10% |           0      0.00%      6.10% |           0      0.00%      6.10% |          37      3.53%      9.63% |         423     40.32%     49.95% |         505     48.14%     98.09% |          15      1.43%     99.52% |           4      0.38%     99.90% |           1      0.10%    100.00%
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean::total         1049                      
system.ruby.L2Cache_Controller.MT_I.Ack_all |           2     10.53%     10.53% |          11     57.89%     68.42% |           0      0.00%     68.42% |           0      0.00%     68.42% |           0      0.00%     68.42% |           0      0.00%     68.42% |           0      0.00%     68.42% |           0      0.00%     68.42% |           0      0.00%     68.42% |           1      5.26%     73.68% |           0      0.00%     73.68% |           0      0.00%     73.68% |           0      0.00%     73.68% |           0      0.00%     73.68% |           0      0.00%     73.68% |           5     26.32%    100.00%
system.ruby.L2Cache_Controller.MT_I.Ack_all::total           19                      
system.ruby.L2Cache_Controller.MT_I.WB_Data |           1      1.64%      1.64% |           0      0.00%      1.64% |          14     22.95%     24.59% |           1      1.64%     26.23% |           0      0.00%     26.23% |           0      0.00%     26.23% |           1      1.64%     27.87% |           0      0.00%     27.87% |           0      0.00%     27.87% |           0      0.00%     27.87% |           1      1.64%     29.51% |           1      1.64%     31.15% |          17     27.87%     59.02% |          16     26.23%     85.25% |           9     14.75%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_I.WB_Data::total           61                      
system.ruby.L2Cache_Controller.MT_IB.WB_Data |           1      4.35%      4.35% |           0      0.00%      4.35% |           5     21.74%     26.09% |           0      0.00%     26.09% |           0      0.00%     26.09% |           0      0.00%     26.09% |           0      0.00%     26.09% |           1      4.35%     30.43% |           1      4.35%     34.78% |           0      0.00%     34.78% |           0      0.00%     34.78% |           1      4.35%     39.13% |           0      0.00%     39.13% |           0      0.00%     39.13% |           0      0.00%     39.13% |          14     60.87%    100.00%
system.ruby.L2Cache_Controller.MT_IB.WB_Data::total           23                      
system.ruby.L2Cache_Controller.MT_IB.WB_Data_clean |           1     25.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           1     25.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           2     50.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IB.WB_Data_clean::total            4                      
system.ruby.L2Cache_Controller.MT_IIB.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          16    100.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.L1_GETS::total           16                      
system.ruby.L2Cache_Controller.MT_IIB.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          16    100.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.L1_GETX::total           16                      
system.ruby.L2Cache_Controller.MT_IIB.Unblock |           2      7.41%      7.41% |           0      0.00%      7.41% |           5     18.52%     25.93% |           1      3.70%     29.63% |           0      0.00%     29.63% |           0      0.00%     29.63% |           0      0.00%     29.63% |           1      3.70%     33.33% |           1      3.70%     37.04% |           0      0.00%     37.04% |           0      0.00%     37.04% |           1      3.70%     40.74% |           0      0.00%     40.74% |           0      0.00%     40.74% |           2      7.41%     48.15% |          14     51.85%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.Unblock::total           27                      
system.ruby.L2Cache_Controller.MT_IIB.WB_Data |           2     10.00%     10.00% |           0      0.00%     10.00% |          10     50.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           1      5.00%     65.00% |           0      0.00%     65.00% |           7     35.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data::total           20                      
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     20.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           1     20.00%     40.00% |           0      0.00%     40.00% |           1     20.00%     60.00% |           2     40.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean::total            5                      
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock |         376      5.60%      5.60% |         565      8.42%     14.02% |         326      4.86%     18.87% |         400      5.96%     24.83% |         558      8.31%     33.14% |         333      4.96%     38.10% |         246      3.66%     41.76% |         284      4.23%     45.99% |         234      3.49%     49.48% |         210      3.13%     52.61% |         343      5.11%     57.72% |         708     10.55%     68.26% |        1111     16.55%     84.81% |         410      6.11%     90.91% |         355      5.29%     96.20% |         255      3.80%    100.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock::total         6714                      
system.ruby.L2Cache_Controller.MT_MB.L1_GETS |           1      5.88%      5.88% |           0      0.00%      5.88% |           0      0.00%      5.88% |           0      0.00%      5.88% |           0      0.00%      5.88% |           0      0.00%      5.88% |           0      0.00%      5.88% |           0      0.00%      5.88% |           0      0.00%      5.88% |           0      0.00%      5.88% |           0      0.00%      5.88% |           0      0.00%      5.88% |           0      0.00%      5.88% |           0      0.00%      5.88% |           0      0.00%      5.88% |          16     94.12%    100.00%
system.ruby.L2Cache_Controller.MT_MB.L1_GETS::total           17                      
system.ruby.L2Cache_Controller.MT_MB.L1_GETX |           1      2.94%      2.94% |           0      0.00%      2.94% |           0      0.00%      2.94% |           0      0.00%      2.94% |           0      0.00%      2.94% |           0      0.00%      2.94% |           0      0.00%      2.94% |           0      0.00%      2.94% |           0      0.00%      2.94% |           0      0.00%      2.94% |           0      0.00%      2.94% |           0      0.00%      2.94% |           0      0.00%      2.94% |           0      0.00%      2.94% |           0      0.00%      2.94% |          33     97.06%    100.00%
system.ruby.L2Cache_Controller.MT_MB.L1_GETX::total           34                      
system.ruby.L2Cache_Controller.MT_MB.L2_Replacement_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           5      5.00%      5.00% |           0      0.00%      5.00% |           0      0.00%      5.00% |           0      0.00%      5.00% |           0      0.00%      5.00% |           0      0.00%      5.00% |           0      0.00%      5.00% |           0      0.00%      5.00% |           0      0.00%      5.00% |          18     18.00%     23.00% |          77     77.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_MB.L2_Replacement_clean::total          100                      
system.ruby.L2Cache_Controller.MT_SB.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.L2Cache_Controller.MT_SB.L1_GETS::total            1                      
system.ruby.L2Cache_Controller.MT_SB.Unblock |           2      8.00%      8.00% |           0      0.00%      8.00% |          10     40.00%     48.00% |           0      0.00%     48.00% |           0      0.00%     48.00% |           1      4.00%     52.00% |           0      0.00%     52.00% |           0      0.00%     52.00% |           0      0.00%     52.00% |           0      0.00%     52.00% |           0      0.00%     52.00% |           1      4.00%     56.00% |           0      0.00%     56.00% |           2      8.00%     64.00% |           2      8.00%     72.00% |           7     28.00%    100.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock::total           25                      
system.ruby.L2Cache_Controller.M_I.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          16     11.27%     11.27% |         126     88.73%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M_I.L1_GETS::total          142                      
system.ruby.L2Cache_Controller.M_I.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |         100     97.09%     97.09% |           3      2.91%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M_I.L1_GETX::total          103                      
system.ruby.L2Cache_Controller.M_I.Mem_Ack |         326      8.09%      8.09% |         336      8.34%     16.42% |         206      5.11%     21.53% |         151      3.75%     25.28% |         123      3.05%     28.33% |         129      3.20%     31.53% |         127      3.15%     34.68% |         132      3.27%     37.96% |         126      3.13%     41.08% |         119      2.95%     44.03% |         227      5.63%     49.67% |         559     13.87%     63.53% |         692     17.17%     80.70% |         187      4.64%     85.34% |         302      7.49%     92.83% |         289      7.17%    100.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack::total         4031                      
system.ruby.L2Cache_Controller.Mem_Ack   |         326      8.09%      8.09% |         336      8.34%     16.42% |         206      5.11%     21.53% |         151      3.75%     25.28% |         123      3.05%     28.33% |         129      3.20%     31.53% |         127      3.15%     34.68% |         132      3.27%     37.96% |         126      3.13%     41.08% |         119      2.95%     44.03% |         227      5.63%     49.67% |         559     13.87%     63.53% |         692     17.17%     80.70% |         187      4.64%     85.34% |         302      7.49%     92.83% |         289      7.17%    100.00%
system.ruby.L2Cache_Controller.Mem_Ack::total         4031                      
system.ruby.L2Cache_Controller.Mem_Data  |         342      7.97%      7.97% |         352      8.20%     16.17% |         222      5.17%     21.35% |         167      3.89%     25.24% |         139      3.24%     28.48% |         145      3.38%     31.86% |         143      3.33%     35.19% |         148      3.45%     38.64% |         142      3.31%     41.95% |         135      3.15%     45.09% |         243      5.66%     50.76% |         577     13.45%     64.20% |         710     16.55%     80.75% |         203      4.73%     85.48% |         318      7.41%     92.89% |         305      7.11%    100.00%
system.ruby.L2Cache_Controller.Mem_Data::total         4291                      
system.ruby.L2Cache_Controller.NP.L1_GETS |         110      8.22%      8.22% |         104      7.77%     15.98% |          51      3.81%     19.79% |          39      2.91%     22.70% |          36      2.69%     25.39% |          30      2.24%     27.63% |          27      2.02%     29.65% |          35      2.61%     32.26% |          34      2.54%     34.80% |          30      2.24%     37.04% |          75      5.60%     42.64% |          86      6.42%     49.07% |         513     38.31%     87.38% |          54      4.03%     91.41% |          71      5.30%     96.71% |          44      3.29%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETS::total         1339                      
system.ruby.L2Cache_Controller.NP.L1_GETX |          86      6.28%      6.28% |          87      6.35%     12.63% |          78      5.69%     18.32% |          38      2.77%     21.09% |          35      2.55%     23.65% |          31      2.26%     25.91% |          33      2.41%     28.32% |          37      2.70%     31.02% |          35      2.55%     33.58% |          32      2.34%     35.91% |          79      5.77%     41.68% |         429     31.31%     72.99% |         123      8.98%     81.97% |          68      4.96%     86.93% |          98      7.15%     94.09% |          81      5.91%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETX::total         1370                      
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR |         146      9.19%      9.19% |         161     10.14%     19.33% |          93      5.86%     25.19% |          90      5.67%     30.86% |          68      4.28%     35.14% |          84      5.29%     40.43% |          83      5.23%     45.65% |          76      4.79%     50.44% |          73      4.60%     55.04% |          73      4.60%     59.63% |          89      5.60%     65.24% |          67      4.22%     69.46% |          75      4.72%     74.18% |          81      5.10%     79.28% |         149      9.38%     88.66% |         180     11.34%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR::total         1588                      
system.ruby.L2Cache_Controller.SS.L1_GETS |          20     27.03%     27.03% |          13     17.57%     44.59% |           0      0.00%     44.59% |           0      0.00%     44.59% |           0      0.00%     44.59% |           0      0.00%     44.59% |           0      0.00%     44.59% |           1      1.35%     45.95% |           1      1.35%     47.30% |           0      0.00%     47.30% |          14     18.92%     66.22% |          11     14.86%     81.08% |           0      0.00%     81.08% |           1      1.35%     82.43% |           3      4.05%     86.49% |          10     13.51%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETS::total           74                      
system.ruby.L2Cache_Controller.SS.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           4    100.00%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETX::total            4                      
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR |         174      5.09%      5.09% |         173      5.06%     10.16% |         200      5.85%     16.01% |         173      5.06%     21.07% |         117      3.42%     24.50% |         296      8.66%     33.16% |         504     14.75%     47.91% |         215      6.29%     54.20% |         221      6.47%     60.67% |         200      5.85%     66.52% |         332      9.72%     76.24% |         138      4.04%     80.28% |          85      2.49%     82.76% |         293      8.57%     91.34% |         149      4.36%     95.70% |         147      4.30%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR::total         3417                      
system.ruby.L2Cache_Controller.SS.L1_UPGRADE |           3      8.33%      8.33% |           0      0.00%      8.33% |          15     41.67%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1      2.78%     52.78% |           0      0.00%     52.78% |           0      0.00%     52.78% |           0      0.00%     52.78% |          17     47.22%    100.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE::total           36                      
system.ruby.L2Cache_Controller.SS.L2_Replacement |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     20.00%     20.00% |           0      0.00%     20.00% |           1     20.00%     40.00% |           0      0.00%     40.00% |           1     20.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           2     40.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement::total            5                      
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean |         139      9.33%      9.33% |         156     10.47%     19.80% |          87      5.84%     25.64% |          81      5.44%     31.07% |          62      4.16%     35.23% |          75      5.03%     40.27% |          76      5.10%     45.37% |          69      4.63%     50.00% |          64      4.30%     54.30% |          65      4.36%     58.66% |          84      5.64%     64.30% |          67      4.50%     68.79% |          73      4.90%     73.69% |          75      5.03%     78.72% |         144      9.66%     88.39% |         173     11.61%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean::total         1490                      
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock |           3      7.50%      7.50% |           0      0.00%      7.50% |          15     37.50%     45.00% |           0      0.00%     45.00% |           0      0.00%     45.00% |           0      0.00%     45.00% |           0      0.00%     45.00% |           0      0.00%     45.00% |           0      0.00%     45.00% |           0      0.00%     45.00% |           0      0.00%     45.00% |           1      2.50%     47.50% |           0      0.00%     47.50% |           0      0.00%     47.50% |           0      0.00%     47.50% |          21     52.50%    100.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock::total           40                      
system.ruby.L2Cache_Controller.SS_MB.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          13    100.00%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_GETS::total           13                      
system.ruby.L2Cache_Controller.SS_MB.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          17    100.00%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_GETX::total           17                      
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE::total            1                      
system.ruby.L2Cache_Controller.S_I.Ack   |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     14.29%     14.29% |           0      0.00%     14.29% |           1     14.29%     28.57% |           0      0.00%     28.57% |           2     28.57%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           3     42.86%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.S_I.Ack::total            7                      
system.ruby.L2Cache_Controller.S_I.Ack_all |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     20.00%     20.00% |           0      0.00%     20.00% |           1     20.00%     40.00% |           0      0.00%     40.00% |           1     20.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           2     40.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.S_I.Ack_all::total            5                      
system.ruby.L2Cache_Controller.Unblock   |           4      7.69%      7.69% |           0      0.00%      7.69% |          15     28.85%     36.54% |           1      1.92%     38.46% |           0      0.00%     38.46% |           1      1.92%     40.38% |           0      0.00%     40.38% |           1      1.92%     42.31% |           1      1.92%     44.23% |           0      0.00%     44.23% |           0      0.00%     44.23% |           2      3.85%     48.08% |           0      0.00%     48.08% |           2      3.85%     51.92% |           4      7.69%     59.62% |          21     40.38%    100.00%
system.ruby.L2Cache_Controller.Unblock::total           52                      
system.ruby.L2Cache_Controller.WB_Data   |          25      2.61%      2.61% |          11      1.15%      3.76% |          52      5.43%      9.20% |           1      0.10%      9.30% |           1      0.10%      9.40% |           0      0.00%      9.40% |           2      0.21%      9.61% |           3      0.31%      9.93% |           1      0.10%     10.03% |           0      0.00%     10.03% |          16      1.67%     11.70% |         377     39.39%     51.10% |         415     43.36%     94.46% |          23      2.40%     96.87% |           9      0.94%     97.81% |          21      2.19%    100.00%
system.ruby.L2Cache_Controller.WB_Data::total          957                      
system.ruby.L2Cache_Controller.WB_Data_clean |           1     11.11%     11.11% |           0      0.00%     11.11% |           0      0.00%     11.11% |           1     11.11%     22.22% |           0      0.00%     22.22% |           1     11.11%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     11.11%     44.44% |           0      0.00%     44.44% |           1     11.11%     55.56% |           4     44.44%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.WB_Data_clean::total            9                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples        19693                      
system.ruby.LD.hit_latency_hist_seqr::mean            1                      
system.ruby.LD.hit_latency_hist_seqr::gmean            1                      
system.ruby.LD.hit_latency_hist_seqr     |           0      0.00%      0.00% |       19693    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total        19693                      
system.ruby.LD.latency_hist_seqr::bucket_size          128                      
system.ruby.LD.latency_hist_seqr::max_bucket         1279                      
system.ruby.LD.latency_hist_seqr::samples        24162                      
system.ruby.LD.latency_hist_seqr::mean      16.817854                      
system.ruby.LD.latency_hist_seqr::gmean      2.158933                      
system.ruby.LD.latency_hist_seqr::stdev     50.857544                      
system.ruby.LD.latency_hist_seqr         |       23076     95.51%     95.51% |         996      4.12%     99.63% |          55      0.23%     99.86% |          13      0.05%     99.91% |           6      0.02%     99.93% |           8      0.03%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |           8      0.03%    100.00%
system.ruby.LD.latency_hist_seqr::total         24162                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.LD.miss_latency_hist_seqr::samples         4469                      
system.ruby.LD.miss_latency_hist_seqr::mean    86.520474                      
system.ruby.LD.miss_latency_hist_seqr::gmean    64.134266                      
system.ruby.LD.miss_latency_hist_seqr::stdev    89.578324                      
system.ruby.LD.miss_latency_hist_seqr    |        3383     75.70%     75.70% |         996     22.29%     97.99% |          55      1.23%     99.22% |          13      0.29%     99.51% |           6      0.13%     99.64% |           8      0.18%     99.82% |           0      0.00%     99.82% |           0      0.00%     99.82% |           0      0.00%     99.82% |           8      0.18%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total         4469                      
system.ruby.Load_Linked.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Load_Linked.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Load_Linked.hit_latency_hist_seqr::samples          259                      
system.ruby.Load_Linked.hit_latency_hist_seqr::mean            1                      
system.ruby.Load_Linked.hit_latency_hist_seqr::gmean            1                      
system.ruby.Load_Linked.hit_latency_hist_seqr |           0      0.00%      0.00% |         259    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.hit_latency_hist_seqr::total          259                      
system.ruby.Load_Linked.latency_hist_seqr::bucket_size          128                      
system.ruby.Load_Linked.latency_hist_seqr::max_bucket         1279                      
system.ruby.Load_Linked.latency_hist_seqr::samples          344                      
system.ruby.Load_Linked.latency_hist_seqr::mean    42.005814                      
system.ruby.Load_Linked.latency_hist_seqr::gmean     2.988814                      
system.ruby.Load_Linked.latency_hist_seqr::stdev   145.759457                      
system.ruby.Load_Linked.latency_hist_seqr |         323     93.90%     93.90% |           8      2.33%     96.22% |           1      0.29%     96.51% |           2      0.58%     97.09% |           1      0.29%     97.38% |           3      0.87%     98.26% |           2      0.58%     98.84% |           3      0.87%     99.71% |           1      0.29%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.latency_hist_seqr::total          344                      
system.ruby.Load_Linked.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.Load_Linked.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.Load_Linked.miss_latency_hist_seqr::samples           85                      
system.ruby.Load_Linked.miss_latency_hist_seqr::mean   166.952941                      
system.ruby.Load_Linked.miss_latency_hist_seqr::gmean    84.017918                      
system.ruby.Load_Linked.miss_latency_hist_seqr::stdev   256.459683                      
system.ruby.Load_Linked.miss_latency_hist_seqr |          64     75.29%     75.29% |           8      9.41%     84.71% |           1      1.18%     85.88% |           2      2.35%     88.24% |           1      1.18%     89.41% |           3      3.53%     92.94% |           2      2.35%     95.29% |           3      3.53%     98.82% |           1      1.18%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.miss_latency_hist_seqr::total           85                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples        16483                      
system.ruby.ST.hit_latency_hist_seqr::mean            1                      
system.ruby.ST.hit_latency_hist_seqr::gmean            1                      
system.ruby.ST.hit_latency_hist_seqr     |           0      0.00%      0.00% |       16483    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total        16483                      
system.ruby.ST.latency_hist_seqr::bucket_size          128                      
system.ruby.ST.latency_hist_seqr::max_bucket         1279                      
system.ruby.ST.latency_hist_seqr::samples        18819                      
system.ruby.ST.latency_hist_seqr::mean      15.872310                      
system.ruby.ST.latency_hist_seqr::gmean      1.754178                      
system.ruby.ST.latency_hist_seqr::stdev     52.357512                      
system.ruby.ST.latency_hist_seqr         |       17735     94.24%     94.24% |        1038      5.52%     99.76% |          19      0.10%     99.86% |           6      0.03%     99.89% |           5      0.03%     99.91% |          12      0.06%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |           4      0.02%    100.00%
system.ruby.ST.latency_hist_seqr::total         18819                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.ST.miss_latency_hist_seqr::samples         2336                      
system.ruby.ST.miss_latency_hist_seqr::mean   120.812500                      
system.ruby.ST.miss_latency_hist_seqr::gmean    92.528857                      
system.ruby.ST.miss_latency_hist_seqr::stdev    97.539503                      
system.ruby.ST.miss_latency_hist_seqr    |        1252     53.60%     53.60% |        1038     44.43%     98.03% |          19      0.81%     98.84% |           6      0.26%     99.10% |           5      0.21%     99.32% |          12      0.51%     99.83% |           0      0.00%     99.83% |           0      0.00%     99.83% |           0      0.00%     99.83% |           4      0.17%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total         2336                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::samples          330                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::mean            1                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::gmean            1                      
system.ruby.Store_Conditional.hit_latency_hist_seqr |           0      0.00%      0.00% |         330    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Store_Conditional.hit_latency_hist_seqr::total          330                      
system.ruby.Store_Conditional.latency_hist_seqr::bucket_size            1                      
system.ruby.Store_Conditional.latency_hist_seqr::max_bucket            9                      
system.ruby.Store_Conditional.latency_hist_seqr::samples          330                      
system.ruby.Store_Conditional.latency_hist_seqr::mean            1                      
system.ruby.Store_Conditional.latency_hist_seqr::gmean            1                      
system.ruby.Store_Conditional.latency_hist_seqr |           0      0.00%      0.00% |         330    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Store_Conditional.latency_hist_seqr::total          330                      
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.delayHist::bucket_size                 16                       # delay histogram for all message
system.ruby.delayHist::max_bucket                 159                       # delay histogram for all message
system.ruby.delayHist::samples                  55829                       # delay histogram for all message
system.ruby.delayHist::mean                 14.872199                       # delay histogram for all message
system.ruby.delayHist::gmean                12.727617                       # delay histogram for all message
system.ruby.delayHist::stdev                10.052794                       # delay histogram for all message
system.ruby.delayHist                    |       39688     71.09%     71.09% |       12029     21.55%     92.63% |        3409      6.11%     98.74% |         355      0.64%     99.38% |         181      0.32%     99.70% |         102      0.18%     99.88% |          40      0.07%     99.96% |          19      0.03%     99.99% |           6      0.01%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                    55829                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            8                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket           79                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples         24209                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean        14.846586                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::gmean       12.432623                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        9.530524                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |        3725     15.39%     15.39% |       13972     57.71%     73.10% |        1581      6.53%     79.63% |        2185      9.03%     88.66% |        2624     10.84%     99.50% |         119      0.49%     99.99% |           0      0.00%     99.99% |           3      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total           24209                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size           16                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket          159                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples         28642                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean        15.203512                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::gmean       13.278894                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev       10.497377                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |       19428     67.83%     67.83% |        7939     27.72%     95.55% |         630      2.20%     97.75% |         327      1.14%     98.89% |         161      0.56%     99.45% |          93      0.32%     99.78% |          39      0.14%     99.91% |          19      0.07%     99.98% |           6      0.02%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total           28642                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_2::bucket_size           16                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::max_bucket          159                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::samples          2978                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::mean        11.893889                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::gmean       10.243008                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::stdev        9.298550                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2           |        2563     86.06%     86.06% |         324     10.88%     96.94% |          36      1.21%     98.15% |          25      0.84%     98.99% |          20      0.67%     99.66% |           9      0.30%     99.97% |           1      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::total            2978                       # delay histogram for vnet_2
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.000913                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time  5565.795748                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.003321                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time   523.866854                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.001488                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   499.695696                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseToDir.avg_buf_msgs     0.000859                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseToDir.avg_stall_time  6217.542226                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.requestToDir.avg_buf_msgs     0.001013                       # Average number of messages in buffer
system.ruby.dir_cntrl1.requestToDir.avg_stall_time  7387.936255                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromDir.avg_buf_msgs     0.003490                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromDir.avg_stall_time   549.336289                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromMemory.avg_buf_msgs     0.001641                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromMemory.avg_stall_time   499.542436                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseToDir.avg_buf_msgs     0.000951                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseToDir.avg_stall_time  8075.545920                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.requestToDir.avg_buf_msgs     0.000920                       # Average number of messages in buffer
system.ruby.dir_cntrl2.requestToDir.avg_stall_time  7377.855236                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromDir.avg_buf_msgs     0.005299                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromDir.avg_stall_time   562.466557                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromMemory.avg_buf_msgs     0.001504                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromMemory.avg_stall_time   499.939759                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseToDir.avg_buf_msgs     0.000858                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseToDir.avg_stall_time  8208.314354                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl3.requestToDir.avg_buf_msgs     0.000959                       # Average number of messages in buffer
system.ruby.dir_cntrl3.requestToDir.avg_stall_time  5331.882238                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromDir.avg_buf_msgs     0.004306                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromDir.avg_stall_time   541.095265                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromMemory.avg_buf_msgs     0.001564                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromMemory.avg_stall_time   499.864015                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseToDir.avg_buf_msgs     0.000904                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseToDir.avg_stall_time  5837.667186                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples       176301                      
system.ruby.hit_latency_hist_seqr::mean             1                      
system.ruby.hit_latency_hist_seqr::gmean            1                      
system.ruby.hit_latency_hist_seqr        |           0      0.00%      0.00% |      176301    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total       176301                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses        36558                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits        31300                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses         5258                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses       120863                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits       116544                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses         4319                       # Number of cache demand misses
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.139486                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   500.686124                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.090084                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time  4612.595714                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_buf_msgs     0.001333                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time  5823.965899                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl0.responseFromL1Cache.avg_buf_msgs     0.002745                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time   987.491628                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.013101                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  8326.042870                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.triggerQueue.avg_buf_msgs     0.028802                       # Average number of messages in buffer
system.ruby.l1_cntrl0.triggerQueue.avg_stall_time 62666.482403                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.004648                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time   499.761252                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.L1Dcache.demand_accesses          487                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Dcache.demand_hits          377                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses          110                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses         1593                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits         1545                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.001843                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time   122.652383                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl1.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl1.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.requestFromL1Cache.avg_buf_msgs     0.000556                       # Average number of messages in buffer
system.ruby.l1_cntrl1.requestFromL1Cache.avg_stall_time   256.308005                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.requestToL1Cache.avg_buf_msgs     0.000299                       # Average number of messages in buffer
system.ruby.l1_cntrl1.requestToL1Cache.avg_stall_time  1295.898149                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.requestToL1Cache.num_msg_stalls            2                       # Number of times messages were stalled
system.ruby.l1_cntrl1.responseFromL1Cache.avg_buf_msgs     0.000235                       # Average number of messages in buffer
system.ruby.l1_cntrl1.responseFromL1Cache.avg_stall_time   237.588192                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.responseToL1Cache.avg_buf_msgs     0.000154                       # Average number of messages in buffer
system.ruby.l1_cntrl1.responseToL1Cache.avg_stall_time  2461.285586                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.triggerQueue.avg_buf_msgs     0.000454                       # Average number of messages in buffer
system.ruby.l1_cntrl1.triggerQueue.avg_stall_time 15355.013003                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.unblockFromL1Cache.avg_buf_msgs     0.000093                       # Average number of messages in buffer
system.ruby.l1_cntrl1.unblockFromL1Cache.avg_stall_time   122.621820                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.L1Dcache.demand_accesses          410                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Dcache.demand_hits          308                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Dcache.demand_misses          102                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Icache.demand_accesses         1320                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Icache.demand_hits         1272                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl10.mandatoryQueue.avg_buf_msgs     0.001533                       # Average number of messages in buffer
system.ruby.l1_cntrl10.mandatoryQueue.avg_stall_time    49.681788                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl10.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl10.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl10.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl10.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl10.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl10.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl10.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl10.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl10.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.requestFromL1Cache.avg_buf_msgs     0.000563                       # Average number of messages in buffer
system.ruby.l1_cntrl10.requestFromL1Cache.avg_stall_time   110.475779                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.requestToL1Cache.avg_buf_msgs     0.000181                       # Average number of messages in buffer
system.ruby.l1_cntrl10.requestToL1Cache.avg_stall_time   920.984959                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl10.responseFromL1Cache.avg_buf_msgs     0.000198                       # Average number of messages in buffer
system.ruby.l1_cntrl10.responseFromL1Cache.avg_stall_time    97.855785                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.responseToL1Cache.avg_buf_msgs     0.000151                       # Average number of messages in buffer
system.ruby.l1_cntrl10.responseToL1Cache.avg_stall_time   868.969825                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.sequencer.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.triggerQueue.avg_buf_msgs     0.000454                       # Average number of messages in buffer
system.ruby.l1_cntrl10.triggerQueue.avg_stall_time  6049.135294                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.unblockFromL1Cache.avg_buf_msgs     0.000084                       # Average number of messages in buffer
system.ruby.l1_cntrl10.unblockFromL1Cache.avg_stall_time    49.645909                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.L1Dcache.demand_accesses          407                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Dcache.demand_hits          289                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Dcache.demand_misses          118                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Icache.demand_accesses         1305                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Icache.demand_hits         1257                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl11.mandatoryQueue.avg_buf_msgs     0.001517                       # Average number of messages in buffer
system.ruby.l1_cntrl11.mandatoryQueue.avg_stall_time    42.270847                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl11.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl11.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl11.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl11.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl11.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl11.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl11.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl11.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl11.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.requestFromL1Cache.avg_buf_msgs     0.000601                       # Average number of messages in buffer
system.ruby.l1_cntrl11.requestFromL1Cache.avg_stall_time    95.376613                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.requestToL1Cache.avg_buf_msgs     0.000201                       # Average number of messages in buffer
system.ruby.l1_cntrl11.requestToL1Cache.avg_stall_time   626.195524                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl11.responseFromL1Cache.avg_buf_msgs     0.000236                       # Average number of messages in buffer
system.ruby.l1_cntrl11.responseFromL1Cache.avg_stall_time    75.674787                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.responseToL1Cache.avg_buf_msgs     0.000167                       # Average number of messages in buffer
system.ruby.l1_cntrl11.responseToL1Cache.avg_stall_time   715.329267                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.sequencer.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.triggerQueue.avg_buf_msgs     0.000454                       # Average number of messages in buffer
system.ruby.l1_cntrl11.triggerQueue.avg_stall_time  5185.920778                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.unblockFromL1Cache.avg_buf_msgs     0.000100                       # Average number of messages in buffer
system.ruby.l1_cntrl11.unblockFromL1Cache.avg_stall_time    42.234968                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.L1Dcache.demand_accesses          533                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Dcache.demand_hits          420                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Dcache.demand_misses          113                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Icache.demand_accesses         1773                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Icache.demand_hits         1726                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Icache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl12.mandatoryQueue.avg_buf_msgs     0.002043                       # Average number of messages in buffer
system.ruby.l1_cntrl12.mandatoryQueue.avg_stall_time    33.954523                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl12.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl12.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl12.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl12.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl12.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl12.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl12.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl12.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl12.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.requestFromL1Cache.avg_buf_msgs     0.000524                       # Average number of messages in buffer
system.ruby.l1_cntrl12.requestFromL1Cache.avg_stall_time    76.635538                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.requestToL1Cache.avg_buf_msgs     0.000189                       # Average number of messages in buffer
system.ruby.l1_cntrl12.requestToL1Cache.avg_stall_time   551.077525                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl12.responseFromL1Cache.avg_buf_msgs     0.000284                       # Average number of messages in buffer
system.ruby.l1_cntrl12.responseFromL1Cache.avg_stall_time    71.193938                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.responseToL1Cache.avg_buf_msgs     0.000157                       # Average number of messages in buffer
system.ruby.l1_cntrl12.responseToL1Cache.avg_stall_time   803.694110                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.sequencer.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.triggerQueue.avg_buf_msgs     0.000454                       # Average number of messages in buffer
system.ruby.l1_cntrl12.triggerQueue.avg_stall_time  4092.345633                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.unblockFromL1Cache.avg_buf_msgs     0.000094                       # Average number of messages in buffer
system.ruby.l1_cntrl12.unblockFromL1Cache.avg_stall_time    33.911557                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.L1Dcache.demand_accesses          478                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Dcache.demand_hits          369                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Dcache.demand_misses          109                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Icache.demand_accesses         1567                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Icache.demand_hits         1520                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Icache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl13.mandatoryQueue.avg_buf_msgs     0.001812                       # Average number of messages in buffer
system.ruby.l1_cntrl13.mandatoryQueue.avg_stall_time    26.178593                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl13.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl13.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl13.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl13.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl13.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl13.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl13.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl13.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl13.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.requestFromL1Cache.avg_buf_msgs     0.000535                       # Average number of messages in buffer
system.ruby.l1_cntrl13.requestFromL1Cache.avg_stall_time    62.983921                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.requestToL1Cache.avg_buf_msgs     0.000188                       # Average number of messages in buffer
system.ruby.l1_cntrl13.requestToL1Cache.avg_stall_time   380.504955                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl13.responseFromL1Cache.avg_buf_msgs     0.000237                       # Average number of messages in buffer
system.ruby.l1_cntrl13.responseFromL1Cache.avg_stall_time    55.575195                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.responseToL1Cache.avg_buf_msgs     0.000153                       # Average number of messages in buffer
system.ruby.l1_cntrl13.responseToL1Cache.avg_stall_time   575.258509                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.sequencer.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.triggerQueue.avg_buf_msgs     0.000454                       # Average number of messages in buffer
system.ruby.l1_cntrl13.triggerQueue.avg_stall_time  3110.407229                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.unblockFromL1Cache.avg_buf_msgs     0.000090                       # Average number of messages in buffer
system.ruby.l1_cntrl13.unblockFromL1Cache.avg_stall_time    26.137399                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.L1Dcache.demand_accesses          495                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Dcache.demand_hits          382                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Dcache.demand_misses          113                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Icache.demand_accesses         1624                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Icache.demand_hits         1580                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl14.mandatoryQueue.avg_buf_msgs     0.001877                       # Average number of messages in buffer
system.ruby.l1_cntrl14.mandatoryQueue.avg_stall_time    17.761277                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl14.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl14.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl14.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl14.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl14.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl14.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl14.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl14.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl14.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.requestFromL1Cache.avg_buf_msgs     0.000585                       # Average number of messages in buffer
system.ruby.l1_cntrl14.requestFromL1Cache.avg_stall_time    53.637303                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.requestToL1Cache.avg_buf_msgs     0.000189                       # Average number of messages in buffer
system.ruby.l1_cntrl14.requestToL1Cache.avg_stall_time   226.252751                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl14.responseFromL1Cache.avg_buf_msgs     0.000223                       # Average number of messages in buffer
system.ruby.l1_cntrl14.responseFromL1Cache.avg_stall_time    31.079799                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.responseToL1Cache.avg_buf_msgs     0.000156                       # Average number of messages in buffer
system.ruby.l1_cntrl14.responseToL1Cache.avg_stall_time   396.821362                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.sequencer.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.triggerQueue.avg_buf_msgs     0.000454                       # Average number of messages in buffer
system.ruby.l1_cntrl14.triggerQueue.avg_stall_time  1990.694686                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.unblockFromL1Cache.avg_buf_msgs     0.000095                       # Average number of messages in buffer
system.ruby.l1_cntrl14.unblockFromL1Cache.avg_stall_time    17.721855                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.L1Dcache.demand_accesses          443                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Dcache.demand_hits          348                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Dcache.demand_misses           95                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Icache.demand_accesses         1848                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Icache.demand_hits         1801                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Icache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl15.mandatoryQueue.avg_buf_msgs     0.002030                       # Average number of messages in buffer
system.ruby.l1_cntrl15.mandatoryQueue.avg_stall_time     9.655796                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl15.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl15.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl15.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl15.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl15.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl15.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl15.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl15.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl15.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.requestFromL1Cache.avg_buf_msgs     0.000619                       # Average number of messages in buffer
system.ruby.l1_cntrl15.requestFromL1Cache.avg_stall_time    31.741562                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.requestToL1Cache.avg_buf_msgs     0.000055                       # Average number of messages in buffer
system.ruby.l1_cntrl15.requestToL1Cache.avg_stall_time   134.668204                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.responseFromL1Cache.avg_buf_msgs     0.000123                       # Average number of messages in buffer
system.ruby.l1_cntrl15.responseFromL1Cache.avg_stall_time    14.754113                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.responseToL1Cache.avg_buf_msgs     0.000149                       # Average number of messages in buffer
system.ruby.l1_cntrl15.responseToL1Cache.avg_stall_time   226.204051                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.sequencer.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.triggerQueue.avg_buf_msgs     0.001361                       # Average number of messages in buffer
system.ruby.l1_cntrl15.triggerQueue.avg_stall_time   994.071713                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.unblockFromL1Cache.avg_buf_msgs     0.000081                       # Average number of messages in buffer
system.ruby.l1_cntrl15.unblockFromL1Cache.avg_stall_time     9.616374                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.L1Dcache.demand_accesses          467                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Dcache.demand_hits          360                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses          107                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses         1521                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits         1473                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.001761                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time   115.039901                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl2.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl2.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl2.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl2.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl2.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl2.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl2.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl2.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl2.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.requestFromL1Cache.avg_buf_msgs     0.000535                       # Average number of messages in buffer
system.ruby.l1_cntrl2.requestFromL1Cache.avg_stall_time   240.104572                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.requestToL1Cache.avg_buf_msgs     0.000183                       # Average number of messages in buffer
system.ruby.l1_cntrl2.requestToL1Cache.avg_stall_time  1650.838864                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl2.responseFromL1Cache.avg_buf_msgs     0.000215                       # Average number of messages in buffer
system.ruby.l1_cntrl2.responseFromL1Cache.avg_stall_time   224.104009                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.responseToL1Cache.avg_buf_msgs     0.000153                       # Average number of messages in buffer
system.ruby.l1_cntrl2.responseToL1Cache.avg_stall_time  2203.133216                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.sequencer.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.triggerQueue.avg_buf_msgs     0.000454                       # Average number of messages in buffer
system.ruby.l1_cntrl2.triggerQueue.avg_stall_time 14496.901233                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.unblockFromL1Cache.avg_buf_msgs     0.000089                       # Average number of messages in buffer
system.ruby.l1_cntrl2.unblockFromL1Cache.avg_stall_time   115.009781                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.L1Dcache.demand_accesses          509                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Dcache.demand_hits          397                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses          112                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses         1680                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits         1632                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.001939                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time   107.277261                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl3.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl3.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl3.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl3.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl3.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl3.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl3.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl3.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl3.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.requestFromL1Cache.avg_buf_msgs     0.000536                       # Average number of messages in buffer
system.ruby.l1_cntrl3.requestFromL1Cache.avg_stall_time   226.687274                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.requestToL1Cache.avg_buf_msgs     0.000303                       # Average number of messages in buffer
system.ruby.l1_cntrl3.requestToL1Cache.avg_stall_time  1643.949708                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.requestToL1Cache.num_msg_stalls            2                       # Number of times messages were stalled
system.ruby.l1_cntrl3.responseFromL1Cache.avg_buf_msgs     0.000221                       # Average number of messages in buffer
system.ruby.l1_cntrl3.responseFromL1Cache.avg_stall_time   210.678737                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.responseToL1Cache.avg_buf_msgs     0.000160                       # Average number of messages in buffer
system.ruby.l1_cntrl3.responseToL1Cache.avg_stall_time  1854.234251                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.sequencer.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.triggerQueue.avg_buf_msgs     0.000454                       # Average number of messages in buffer
system.ruby.l1_cntrl3.triggerQueue.avg_stall_time 13506.458252                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.unblockFromL1Cache.avg_buf_msgs     0.000095                       # Average number of messages in buffer
system.ruby.l1_cntrl3.unblockFromL1Cache.avg_stall_time   107.248469                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.L1Dcache.demand_accesses          461                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Dcache.demand_hits          350                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Dcache.demand_misses          111                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Icache.demand_accesses         1502                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Icache.demand_hits         1454                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl4.mandatoryQueue.avg_buf_msgs     0.001739                       # Average number of messages in buffer
system.ruby.l1_cntrl4.mandatoryQueue.avg_stall_time    99.625356                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl4.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl4.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl4.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl4.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl4.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl4.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl4.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl4.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl4.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.requestFromL1Cache.avg_buf_msgs     0.000639                       # Average number of messages in buffer
system.ruby.l1_cntrl4.requestFromL1Cache.avg_stall_time   217.343313                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.requestToL1Cache.avg_buf_msgs     0.000278                       # Average number of messages in buffer
system.ruby.l1_cntrl4.requestToL1Cache.avg_stall_time  1906.757515                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.requestToL1Cache.num_msg_stalls            2                       # Number of times messages were stalled
system.ruby.l1_cntrl4.responseFromL1Cache.avg_buf_msgs     0.000211                       # Average number of messages in buffer
system.ruby.l1_cntrl4.responseFromL1Cache.avg_stall_time   193.762603                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.responseToL1Cache.avg_buf_msgs     0.000163                       # Average number of messages in buffer
system.ruby.l1_cntrl4.responseToL1Cache.avg_stall_time  2105.696855                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.sequencer.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.triggerQueue.avg_buf_msgs     0.000454                       # Average number of messages in buffer
system.ruby.l1_cntrl4.triggerQueue.avg_stall_time 12472.415143                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.unblockFromL1Cache.avg_buf_msgs     0.000095                       # Average number of messages in buffer
system.ruby.l1_cntrl4.unblockFromL1Cache.avg_stall_time    99.589478                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.L1Dcache.demand_accesses          511                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Dcache.demand_hits          399                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Dcache.demand_misses          112                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Icache.demand_accesses         1690                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Icache.demand_hits         1642                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl5.mandatoryQueue.avg_buf_msgs     0.001950                       # Average number of messages in buffer
system.ruby.l1_cntrl5.mandatoryQueue.avg_stall_time    92.362359                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl5.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl5.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl5.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl5.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl5.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl5.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl5.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl5.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl5.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.requestFromL1Cache.avg_buf_msgs     0.000591                       # Average number of messages in buffer
system.ruby.l1_cntrl5.requestFromL1Cache.avg_stall_time   199.033669                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.requestToL1Cache.avg_buf_msgs     0.000295                       # Average number of messages in buffer
system.ruby.l1_cntrl5.requestToL1Cache.avg_stall_time  2005.303408                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.requestToL1Cache.num_msg_stalls            2                       # Number of times messages were stalled
system.ruby.l1_cntrl5.responseFromL1Cache.avg_buf_msgs     0.000224                       # Average number of messages in buffer
system.ruby.l1_cntrl5.responseFromL1Cache.avg_stall_time   178.379950                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.responseToL1Cache.avg_buf_msgs     0.000159                       # Average number of messages in buffer
system.ruby.l1_cntrl5.responseToL1Cache.avg_stall_time  1776.980368                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.sequencer.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.triggerQueue.avg_buf_msgs     0.000454                       # Average number of messages in buffer
system.ruby.l1_cntrl5.triggerQueue.avg_stall_time 11535.380903                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.unblockFromL1Cache.avg_buf_msgs     0.000096                       # Average number of messages in buffer
system.ruby.l1_cntrl5.unblockFromL1Cache.avg_stall_time    92.328253                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.L1Dcache.demand_accesses          521                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Dcache.demand_hits          408                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Dcache.demand_misses          113                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Icache.demand_accesses         1725                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Icache.demand_hits         1677                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl6.mandatoryQueue.avg_buf_msgs     0.001990                       # Average number of messages in buffer
system.ruby.l1_cntrl6.mandatoryQueue.avg_stall_time    84.142598                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl6.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl6.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl6.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl6.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl6.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl6.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl6.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl6.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl6.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.requestFromL1Cache.avg_buf_msgs     0.000574                       # Average number of messages in buffer
system.ruby.l1_cntrl6.requestFromL1Cache.avg_stall_time   180.967202                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.requestToL1Cache.avg_buf_msgs     0.000288                       # Average number of messages in buffer
system.ruby.l1_cntrl6.requestToL1Cache.avg_stall_time  1497.654608                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.requestToL1Cache.num_msg_stalls            2                       # Number of times messages were stalled
system.ruby.l1_cntrl6.responseFromL1Cache.avg_buf_msgs     0.000237                       # Average number of messages in buffer
system.ruby.l1_cntrl6.responseFromL1Cache.avg_stall_time   159.486945                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.responseToL1Cache.avg_buf_msgs     0.000162                       # Average number of messages in buffer
system.ruby.l1_cntrl6.responseToL1Cache.avg_stall_time  1489.244442                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.sequencer.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.triggerQueue.avg_buf_msgs     0.000454                       # Average number of messages in buffer
system.ruby.l1_cntrl6.triggerQueue.avg_stall_time 10416.632212                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.unblockFromL1Cache.avg_buf_msgs     0.000096                       # Average number of messages in buffer
system.ruby.l1_cntrl6.unblockFromL1Cache.avg_stall_time    84.110263                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.L1Dcache.demand_accesses          437                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Dcache.demand_hits          329                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Dcache.demand_misses          108                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Icache.demand_accesses         1413                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Icache.demand_hits         1365                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl7.mandatoryQueue.avg_buf_msgs     0.001639                       # Average number of messages in buffer
system.ruby.l1_cntrl7.mandatoryQueue.avg_stall_time    75.471030                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl7.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl7.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl7.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl7.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl7.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl7.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl7.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl7.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl7.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.requestFromL1Cache.avg_buf_msgs     0.000565                       # Average number of messages in buffer
system.ruby.l1_cntrl7.requestFromL1Cache.avg_stall_time   160.561091                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.requestToL1Cache.avg_buf_msgs     0.000198                       # Average number of messages in buffer
system.ruby.l1_cntrl7.requestToL1Cache.avg_stall_time  1744.621311                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.requestToL1Cache.num_msg_stalls            2                       # Number of times messages were stalled
system.ruby.l1_cntrl7.responseFromL1Cache.avg_buf_msgs     0.000209                       # Average number of messages in buffer
system.ruby.l1_cntrl7.responseFromL1Cache.avg_stall_time   142.327633                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.responseToL1Cache.avg_buf_msgs     0.000155                       # Average number of messages in buffer
system.ruby.l1_cntrl7.responseToL1Cache.avg_stall_time  1227.100572                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.sequencer.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.triggerQueue.avg_buf_msgs     0.000454                       # Average number of messages in buffer
system.ruby.l1_cntrl7.triggerQueue.avg_stall_time  9439.286279                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.unblockFromL1Cache.avg_buf_msgs     0.000090                       # Average number of messages in buffer
system.ruby.l1_cntrl7.unblockFromL1Cache.avg_stall_time    75.438695                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.L1Dcache.demand_accesses          487                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Dcache.demand_hits          375                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Dcache.demand_misses          112                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Icache.demand_accesses         1608                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Icache.demand_hits         1560                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl8.mandatoryQueue.avg_buf_msgs     0.001856                       # Average number of messages in buffer
system.ruby.l1_cntrl8.mandatoryQueue.avg_stall_time    67.869179                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl8.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl8.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl8.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl8.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl8.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl8.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl8.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl8.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl8.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.requestFromL1Cache.avg_buf_msgs     0.000562                       # Average number of messages in buffer
system.ruby.l1_cntrl8.requestFromL1Cache.avg_stall_time   145.693585                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.requestToL1Cache.avg_buf_msgs     0.000186                       # Average number of messages in buffer
system.ruby.l1_cntrl8.requestToL1Cache.avg_stall_time  1800.296162                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl8.responseFromL1Cache.avg_buf_msgs     0.000222                       # Average number of messages in buffer
system.ruby.l1_cntrl8.responseFromL1Cache.avg_stall_time   126.967128                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.responseToL1Cache.avg_buf_msgs     0.000158                       # Average number of messages in buffer
system.ruby.l1_cntrl8.responseToL1Cache.avg_stall_time  1382.319282                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.sequencer.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.triggerQueue.avg_buf_msgs     0.000454                       # Average number of messages in buffer
system.ruby.l1_cntrl8.triggerQueue.avg_stall_time  8462.904199                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.unblockFromL1Cache.avg_buf_msgs     0.000093                       # Average number of messages in buffer
system.ruby.l1_cntrl8.unblockFromL1Cache.avg_stall_time    67.829757                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.L1Dcache.demand_accesses          461                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Dcache.demand_hits          354                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Dcache.demand_misses          107                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Icache.demand_accesses         1539                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Icache.demand_hits         1488                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Icache.demand_misses           51                       # Number of cache demand misses
system.ruby.l1_cntrl9.mandatoryQueue.avg_buf_msgs     0.001772                       # Average number of messages in buffer
system.ruby.l1_cntrl9.mandatoryQueue.avg_stall_time    58.542494                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl9.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl9.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl9.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl9.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl9.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl9.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl9.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl9.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl9.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.requestFromL1Cache.avg_buf_msgs     0.000617                       # Average number of messages in buffer
system.ruby.l1_cntrl9.requestFromL1Cache.avg_stall_time   131.374890                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.requestToL1Cache.avg_buf_msgs     0.000089                       # Average number of messages in buffer
system.ruby.l1_cntrl9.requestToL1Cache.avg_stall_time   713.118937                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.responseFromL1Cache.avg_buf_msgs     0.000207                       # Average number of messages in buffer
system.ruby.l1_cntrl9.responseFromL1Cache.avg_stall_time   108.194161                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.responseToL1Cache.avg_buf_msgs     0.000159                       # Average number of messages in buffer
system.ruby.l1_cntrl9.responseToL1Cache.avg_stall_time  1083.532289                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.sequencer.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.triggerQueue.avg_buf_msgs     0.000567                       # Average number of messages in buffer
system.ruby.l1_cntrl9.triggerQueue.avg_stall_time  7235.863900                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.unblockFromL1Cache.avg_buf_msgs     0.000091                       # Average number of messages in buffer
system.ruby.l1_cntrl9.unblockFromL1Cache.avg_stall_time    58.504843                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.000606                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time   999.490611                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_buf_msgs     0.000224                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time   511.597673                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.000947                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  6974.651926                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.num_msg_stalls            2                       # Number of times messages were stalled
system.ruby.l2_cntrl0.L2cache.demand_accesses          723                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits          361                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses          362                       # Number of cache demand misses
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.001853                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   699.517809                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.000752                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time  7128.262305                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.000339                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time  3203.821921                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.DirRequestFromL2Cache.avg_buf_msgs     0.000625                       # Average number of messages in buffer
system.ruby.l2_cntrl1.DirRequestFromL2Cache.avg_stall_time  1001.103823                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestFromL2Cache.avg_buf_msgs     0.000264                       # Average number of messages in buffer
system.ruby.l2_cntrl1.L1RequestFromL2Cache.avg_stall_time   621.061771                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestToL2Cache.avg_buf_msgs     0.001284                       # Average number of messages in buffer
system.ruby.l2_cntrl1.L1RequestToL2Cache.avg_stall_time  9098.049372                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L2cache.demand_accesses          915                       # Number of cache demand accesses
system.ruby.l2_cntrl1.L2cache.demand_hits          558                       # Number of cache demand hits
system.ruby.l2_cntrl1.L2cache.demand_misses          357                       # Number of cache demand misses
system.ruby.l2_cntrl1.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl1.responseFromL2Cache.avg_buf_msgs     0.002419                       # Average number of messages in buffer
system.ruby.l2_cntrl1.responseFromL2Cache.avg_stall_time   756.210560                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.responseToL2Cache.avg_buf_msgs     0.000788                       # Average number of messages in buffer
system.ruby.l2_cntrl1.responseToL2Cache.avg_stall_time  6956.538955                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.unblockToL2Cache.avg_buf_msgs     0.000501                       # Average number of messages in buffer
system.ruby.l2_cntrl1.unblockToL2Cache.avg_stall_time  4083.818806                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.DirRequestFromL2Cache.avg_buf_msgs     0.000457                       # Average number of messages in buffer
system.ruby.l2_cntrl10.DirRequestFromL2Cache.avg_stall_time   988.602982                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestFromL2Cache.avg_buf_msgs     0.000283                       # Average number of messages in buffer
system.ruby.l2_cntrl10.L1RequestFromL2Cache.avg_stall_time   500.379605                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestToL2Cache.avg_buf_msgs     0.002803                       # Average number of messages in buffer
system.ruby.l2_cntrl10.L1RequestToL2Cache.avg_stall_time 10469.219630                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestToL2Cache.num_msg_stalls           14                       # Number of times messages were stalled
system.ruby.l2_cntrl10.L2cache.demand_accesses          780                       # Number of cache demand accesses
system.ruby.l2_cntrl10.L2cache.demand_hits          536                       # Number of cache demand hits
system.ruby.l2_cntrl10.L2cache.demand_misses          244                       # Number of cache demand misses
system.ruby.l2_cntrl10.fully_busy_cycles            5                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl10.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl10.responseFromL2Cache.avg_buf_msgs     0.002018                       # Average number of messages in buffer
system.ruby.l2_cntrl10.responseFromL2Cache.avg_stall_time   744.540240                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.responseToL2Cache.avg_buf_msgs     0.000547                       # Average number of messages in buffer
system.ruby.l2_cntrl10.responseToL2Cache.avg_stall_time  7935.068012                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.unblockToL2Cache.avg_buf_msgs     0.000304                       # Average number of messages in buffer
system.ruby.l2_cntrl10.unblockToL2Cache.avg_stall_time  6785.870263                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.DirRequestFromL2Cache.avg_buf_msgs     0.001160                       # Average number of messages in buffer
system.ruby.l2_cntrl11.DirRequestFromL2Cache.avg_stall_time  1001.731040                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestFromL2Cache.avg_buf_msgs     0.000773                       # Average number of messages in buffer
system.ruby.l2_cntrl11.L1RequestFromL2Cache.avg_stall_time   479.786131                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestToL2Cache.avg_buf_msgs     0.008595                       # Average number of messages in buffer
system.ruby.l2_cntrl11.L1RequestToL2Cache.avg_stall_time 13377.635522                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestToL2Cache.num_msg_stalls          162                       # Number of times messages were stalled
system.ruby.l2_cntrl11.L2cache.demand_accesses          939                       # Number of cache demand accesses
system.ruby.l2_cntrl11.L2cache.demand_hits          353                       # Number of cache demand hits
system.ruby.l2_cntrl11.L2cache.demand_misses          586                       # Number of cache demand misses
system.ruby.l2_cntrl11.fully_busy_cycles            7                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl11.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl11.responseFromL2Cache.avg_buf_msgs     0.014380                       # Average number of messages in buffer
system.ruby.l2_cntrl11.responseFromL2Cache.avg_stall_time   797.033919                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.responseToL2Cache.avg_buf_msgs     0.001465                       # Average number of messages in buffer
system.ruby.l2_cntrl11.responseToL2Cache.avg_stall_time  8146.799625                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.unblockToL2Cache.avg_buf_msgs     0.000630                       # Average number of messages in buffer
system.ruby.l2_cntrl11.unblockToL2Cache.avg_stall_time  7892.424632                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.DirRequestFromL2Cache.avg_buf_msgs     0.001627                       # Average number of messages in buffer
system.ruby.l2_cntrl12.DirRequestFromL2Cache.avg_stall_time  1003.390314                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestFromL2Cache.avg_buf_msgs     0.000939                       # Average number of messages in buffer
system.ruby.l2_cntrl12.L1RequestFromL2Cache.avg_stall_time   477.124461                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestToL2Cache.avg_buf_msgs     0.011152                       # Average number of messages in buffer
system.ruby.l2_cntrl12.L1RequestToL2Cache.avg_stall_time 11493.132540                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestToL2Cache.num_msg_stalls          247                       # Number of times messages were stalled
system.ruby.l2_cntrl12.L2cache.demand_accesses         1280                       # Number of cache demand accesses
system.ruby.l2_cntrl12.L2cache.demand_hits          561                       # Number of cache demand hits
system.ruby.l2_cntrl12.L2cache.demand_misses          719                       # Number of cache demand misses
system.ruby.l2_cntrl12.fully_busy_cycles           32                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl12.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl12.responseFromL2Cache.avg_buf_msgs     0.025233                       # Average number of messages in buffer
system.ruby.l2_cntrl12.responseFromL2Cache.avg_stall_time   862.420335                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.responseToL2Cache.avg_buf_msgs     0.001781                       # Average number of messages in buffer
system.ruby.l2_cntrl12.responseToL2Cache.avg_stall_time 10016.809377                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.unblockToL2Cache.avg_buf_msgs     0.000984                       # Average number of messages in buffer
system.ruby.l2_cntrl12.unblockToL2Cache.avg_stall_time  5996.062200                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.DirRequestFromL2Cache.avg_buf_msgs     0.000360                       # Average number of messages in buffer
system.ruby.l2_cntrl13.DirRequestFromL2Cache.avg_stall_time   998.868714                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestFromL2Cache.avg_buf_msgs     0.000354                       # Average number of messages in buffer
system.ruby.l2_cntrl13.L1RequestFromL2Cache.avg_stall_time   703.699225                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestToL2Cache.avg_buf_msgs     0.001033                       # Average number of messages in buffer
system.ruby.l2_cntrl13.L1RequestToL2Cache.avg_stall_time 10577.833698                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L2cache.demand_accesses          795                       # Number of cache demand accesses
system.ruby.l2_cntrl13.L2cache.demand_hits          582                       # Number of cache demand hits
system.ruby.l2_cntrl13.L2cache.demand_misses          213                       # Number of cache demand misses
system.ruby.l2_cntrl13.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl13.responseFromL2Cache.avg_buf_msgs     0.002114                       # Average number of messages in buffer
system.ruby.l2_cntrl13.responseFromL2Cache.avg_stall_time   760.715766                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.responseToL2Cache.avg_buf_msgs     0.000477                       # Average number of messages in buffer
system.ruby.l2_cntrl13.responseToL2Cache.avg_stall_time  9775.538101                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.unblockToL2Cache.avg_buf_msgs     0.000365                       # Average number of messages in buffer
system.ruby.l2_cntrl13.unblockToL2Cache.avg_stall_time  6873.402731                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.DirRequestFromL2Cache.avg_buf_msgs     0.000564                       # Average number of messages in buffer
system.ruby.l2_cntrl14.DirRequestFromL2Cache.avg_stall_time   999.581858                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestFromL2Cache.avg_buf_msgs     0.000205                       # Average number of messages in buffer
system.ruby.l2_cntrl14.L1RequestFromL2Cache.avg_stall_time   554.402713                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestToL2Cache.avg_buf_msgs     0.000881                       # Average number of messages in buffer
system.ruby.l2_cntrl14.L1RequestToL2Cache.avg_stall_time 13261.157812                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L2cache.demand_accesses          660                       # Number of cache demand accesses
system.ruby.l2_cntrl14.L2cache.demand_hits          338                       # Number of cache demand hits
system.ruby.l2_cntrl14.L2cache.demand_misses          322                       # Number of cache demand misses
system.ruby.l2_cntrl14.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl14.responseFromL2Cache.avg_buf_msgs     0.001748                       # Average number of messages in buffer
system.ruby.l2_cntrl14.responseFromL2Cache.avg_stall_time   707.770349                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.responseToL2Cache.avg_buf_msgs     0.000704                       # Average number of messages in buffer
system.ruby.l2_cntrl14.responseToL2Cache.avg_stall_time  7136.218535                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.unblockToL2Cache.avg_buf_msgs     0.000318                       # Average number of messages in buffer
system.ruby.l2_cntrl14.unblockToL2Cache.avg_stall_time  7819.577619                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.DirRequestFromL2Cache.avg_buf_msgs     0.000541                       # Average number of messages in buffer
system.ruby.l2_cntrl15.DirRequestFromL2Cache.avg_stall_time   998.431969                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestFromL2Cache.avg_buf_msgs     0.000270                       # Average number of messages in buffer
system.ruby.l2_cntrl15.L1RequestFromL2Cache.avg_stall_time   473.679665                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestToL2Cache.avg_buf_msgs     0.011929                       # Average number of messages in buffer
system.ruby.l2_cntrl15.L1RequestToL2Cache.avg_stall_time 13266.420903                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestToL2Cache.num_msg_stalls          113                       # Number of times messages were stalled
system.ruby.l2_cntrl15.L2cache.demand_accesses          641                       # Number of cache demand accesses
system.ruby.l2_cntrl15.L2cache.demand_hits          298                       # Number of cache demand hits
system.ruby.l2_cntrl15.L2cache.demand_misses          343                       # Number of cache demand misses
system.ruby.l2_cntrl15.fully_busy_cycles           25                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl15.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl15.responseFromL2Cache.avg_buf_msgs     0.001773                       # Average number of messages in buffer
system.ruby.l2_cntrl15.responseFromL2Cache.avg_stall_time   695.422766                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.responseToL2Cache.avg_buf_msgs     0.000703                       # Average number of messages in buffer
system.ruby.l2_cntrl15.responseToL2Cache.avg_stall_time  6934.071405                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.unblockToL2Cache.avg_buf_msgs     0.000263                       # Average number of messages in buffer
system.ruby.l2_cntrl15.unblockToL2Cache.avg_stall_time  8512.425979                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.DirRequestFromL2Cache.avg_buf_msgs     0.000397                       # Average number of messages in buffer
system.ruby.l2_cntrl2.DirRequestFromL2Cache.avg_stall_time  1000.012403                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestFromL2Cache.avg_buf_msgs     0.000245                       # Average number of messages in buffer
system.ruby.l2_cntrl2.L1RequestFromL2Cache.avg_stall_time   561.721521                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestToL2Cache.avg_buf_msgs     0.001115                       # Average number of messages in buffer
system.ruby.l2_cntrl2.L1RequestToL2Cache.avg_stall_time  8969.224061                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestToL2Cache.num_msg_stalls            9                       # Number of times messages were stalled
system.ruby.l2_cntrl2.L2cache.demand_accesses          650                       # Number of cache demand accesses
system.ruby.l2_cntrl2.L2cache.demand_hits          412                       # Number of cache demand hits
system.ruby.l2_cntrl2.L2cache.demand_misses          238                       # Number of cache demand misses
system.ruby.l2_cntrl2.fully_busy_cycles             3                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl2.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl2.responseFromL2Cache.avg_buf_msgs     0.001637                       # Average number of messages in buffer
system.ruby.l2_cntrl2.responseFromL2Cache.avg_stall_time   729.081399                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.responseToL2Cache.avg_buf_msgs     0.000524                       # Average number of messages in buffer
system.ruby.l2_cntrl2.responseToL2Cache.avg_stall_time 10453.200487                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.unblockToL2Cache.avg_buf_msgs     0.000315                       # Average number of messages in buffer
system.ruby.l2_cntrl2.unblockToL2Cache.avg_stall_time  5061.554977                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.DirRequestFromL2Cache.avg_buf_msgs     0.000296                       # Average number of messages in buffer
system.ruby.l2_cntrl3.DirRequestFromL2Cache.avg_stall_time   999.832566                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestFromL2Cache.avg_buf_msgs     0.000081                       # Average number of messages in buffer
system.ruby.l2_cntrl3.L1RequestFromL2Cache.avg_stall_time   774.019231                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestToL2Cache.avg_buf_msgs     0.000941                       # Average number of messages in buffer
system.ruby.l2_cntrl3.L1RequestToL2Cache.avg_stall_time 10044.171524                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L2cache.demand_accesses          666                       # Number of cache demand accesses
system.ruby.l2_cntrl3.L2cache.demand_hits          494                       # Number of cache demand hits
system.ruby.l2_cntrl3.L2cache.demand_misses          172                       # Number of cache demand misses
system.ruby.l2_cntrl3.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl3.responseFromL2Cache.avg_buf_msgs     0.001660                       # Average number of messages in buffer
system.ruby.l2_cntrl3.responseFromL2Cache.avg_stall_time   775.426027                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.responseToL2Cache.avg_buf_msgs     0.000357                       # Average number of messages in buffer
system.ruby.l2_cntrl3.responseToL2Cache.avg_stall_time 10277.058282                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.unblockToL2Cache.avg_buf_msgs     0.000355                       # Average number of messages in buffer
system.ruby.l2_cntrl3.unblockToL2Cache.avg_stall_time  5974.811393                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.DirRequestFromL2Cache.avg_buf_msgs     0.000246                       # Average number of messages in buffer
system.ruby.l2_cntrl4.DirRequestFromL2Cache.avg_stall_time   997.530129                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestFromL2Cache.avg_buf_msgs     0.000061                       # Average number of messages in buffer
system.ruby.l2_cntrl4.L1RequestFromL2Cache.avg_stall_time   476.133589                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestToL2Cache.avg_buf_msgs     0.001142                       # Average number of messages in buffer
system.ruby.l2_cntrl4.L1RequestToL2Cache.avg_stall_time  8783.182905                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L2cache.demand_accesses          743                       # Number of cache demand accesses
system.ruby.l2_cntrl4.L2cache.demand_hits          598                       # Number of cache demand hits
system.ruby.l2_cntrl4.L2cache.demand_misses          145                       # Number of cache demand misses
system.ruby.l2_cntrl4.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl4.responseFromL2Cache.avg_buf_msgs     0.001884                       # Average number of messages in buffer
system.ruby.l2_cntrl4.responseFromL2Cache.avg_stall_time   737.964695                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.responseToL2Cache.avg_buf_msgs     0.000288                       # Average number of messages in buffer
system.ruby.l2_cntrl4.responseToL2Cache.avg_stall_time  8298.463292                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.unblockToL2Cache.avg_buf_msgs     0.000494                       # Average number of messages in buffer
system.ruby.l2_cntrl4.unblockToL2Cache.avg_stall_time  4057.131711                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.DirRequestFromL2Cache.avg_buf_msgs     0.000257                       # Average number of messages in buffer
system.ruby.l2_cntrl5.DirRequestFromL2Cache.avg_stall_time   999.016658                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestFromL2Cache.avg_buf_msgs     0.000120                       # Average number of messages in buffer
system.ruby.l2_cntrl5.L1RequestFromL2Cache.avg_stall_time   516.216278                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestToL2Cache.avg_buf_msgs     0.000921                       # Average number of messages in buffer
system.ruby.l2_cntrl5.L1RequestToL2Cache.avg_stall_time  8074.502299                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L2cache.demand_accesses          714                       # Number of cache demand accesses
system.ruby.l2_cntrl5.L2cache.demand_hits          565                       # Number of cache demand hits
system.ruby.l2_cntrl5.L2cache.demand_misses          149                       # Number of cache demand misses
system.ruby.l2_cntrl5.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl5.responseFromL2Cache.avg_buf_msgs     0.001652                       # Average number of messages in buffer
system.ruby.l2_cntrl5.responseFromL2Cache.avg_stall_time   777.930447                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.responseToL2Cache.avg_buf_msgs     0.000321                       # Average number of messages in buffer
system.ruby.l2_cntrl5.responseToL2Cache.avg_stall_time  8048.658581                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.unblockToL2Cache.avg_buf_msgs     0.000296                       # Average number of messages in buffer
system.ruby.l2_cntrl5.unblockToL2Cache.avg_stall_time  5030.372858                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.DirRequestFromL2Cache.avg_buf_msgs     0.000253                       # Average number of messages in buffer
system.ruby.l2_cntrl6.DirRequestFromL2Cache.avg_stall_time   999.333808                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestFromL2Cache.avg_buf_msgs     0.000085                       # Average number of messages in buffer
system.ruby.l2_cntrl6.L1RequestFromL2Cache.avg_stall_time   464.241799                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestToL2Cache.avg_buf_msgs     0.000950                       # Average number of messages in buffer
system.ruby.l2_cntrl6.L1RequestToL2Cache.avg_stall_time  9521.539162                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L2cache.demand_accesses          833                       # Number of cache demand accesses
system.ruby.l2_cntrl6.L2cache.demand_hits          687                       # Number of cache demand hits
system.ruby.l2_cntrl6.L2cache.demand_misses          146                       # Number of cache demand misses
system.ruby.l2_cntrl6.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl6.responseFromL2Cache.avg_buf_msgs     0.001781                       # Average number of messages in buffer
system.ruby.l2_cntrl6.responseFromL2Cache.avg_stall_time   773.399987                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.responseToL2Cache.avg_buf_msgs     0.000311                       # Average number of messages in buffer
system.ruby.l2_cntrl6.responseToL2Cache.avg_stall_time  8949.671953                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.unblockToL2Cache.avg_buf_msgs     0.000218                       # Average number of messages in buffer
system.ruby.l2_cntrl6.unblockToL2Cache.avg_stall_time  5974.917699                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.DirRequestFromL2Cache.avg_buf_msgs     0.000262                       # Average number of messages in buffer
system.ruby.l2_cntrl7.DirRequestFromL2Cache.avg_stall_time   995.431448                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestFromL2Cache.avg_buf_msgs     0.000097                       # Average number of messages in buffer
system.ruby.l2_cntrl7.L1RequestFromL2Cache.avg_stall_time   487.426515                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestToL2Cache.avg_buf_msgs     0.000751                       # Average number of messages in buffer
system.ruby.l2_cntrl7.L1RequestToL2Cache.avg_stall_time 11039.005431                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L2cache.demand_accesses          577                       # Number of cache demand accesses
system.ruby.l2_cntrl7.L2cache.demand_hits          422                       # Number of cache demand hits
system.ruby.l2_cntrl7.L2cache.demand_misses          155                       # Number of cache demand misses
system.ruby.l2_cntrl7.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl7.responseFromL2Cache.avg_buf_msgs     0.001358                       # Average number of messages in buffer
system.ruby.l2_cntrl7.responseFromL2Cache.avg_stall_time   737.295403                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.responseToL2Cache.avg_buf_msgs     0.000318                       # Average number of messages in buffer
system.ruby.l2_cntrl7.responseToL2Cache.avg_stall_time  9204.657822                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.unblockToL2Cache.avg_buf_msgs     0.000252                       # Average number of messages in buffer
system.ruby.l2_cntrl7.unblockToL2Cache.avg_stall_time  6943.413113                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.DirRequestFromL2Cache.avg_buf_msgs     0.000252                       # Average number of messages in buffer
system.ruby.l2_cntrl8.DirRequestFromL2Cache.avg_stall_time   991.271292                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestFromL2Cache.avg_buf_msgs     0.000058                       # Average number of messages in buffer
system.ruby.l2_cntrl8.L1RequestFromL2Cache.avg_stall_time   462.765015                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestToL2Cache.avg_buf_msgs     0.000676                       # Average number of messages in buffer
system.ruby.l2_cntrl8.L1RequestToL2Cache.avg_stall_time  8794.943603                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L2cache.demand_accesses          532                       # Number of cache demand accesses
system.ruby.l2_cntrl8.L2cache.demand_hits          386                       # Number of cache demand hits
system.ruby.l2_cntrl8.L2cache.demand_misses          146                       # Number of cache demand misses
system.ruby.l2_cntrl8.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl8.responseFromL2Cache.avg_buf_msgs     0.001255                       # Average number of messages in buffer
system.ruby.l2_cntrl8.responseFromL2Cache.avg_stall_time   737.693612                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.responseToL2Cache.avg_buf_msgs     0.000295                       # Average number of messages in buffer
system.ruby.l2_cntrl8.responseToL2Cache.avg_stall_time  8871.127315                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.unblockToL2Cache.avg_buf_msgs     0.000208                       # Average number of messages in buffer
system.ruby.l2_cntrl8.unblockToL2Cache.avg_stall_time  4924.462086                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.DirRequestFromL2Cache.avg_buf_msgs     0.000239                       # Average number of messages in buffer
system.ruby.l2_cntrl9.DirRequestFromL2Cache.avg_stall_time   995.845160                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L1RequestFromL2Cache.avg_buf_msgs     0.000058                       # Average number of messages in buffer
system.ruby.l2_cntrl9.L1RequestFromL2Cache.avg_stall_time   454.656433                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L1RequestToL2Cache.avg_buf_msgs     0.000612                       # Average number of messages in buffer
system.ruby.l2_cntrl9.L1RequestToL2Cache.avg_stall_time 10155.466753                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L2cache.demand_accesses          485                       # Number of cache demand accesses
system.ruby.l2_cntrl9.L2cache.demand_hits          348                       # Number of cache demand hits
system.ruby.l2_cntrl9.L2cache.demand_misses          137                       # Number of cache demand misses
system.ruby.l2_cntrl9.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl9.responseFromL2Cache.avg_buf_msgs     0.001157                       # Average number of messages in buffer
system.ruby.l2_cntrl9.responseFromL2Cache.avg_stall_time   719.154965                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.responseToL2Cache.avg_buf_msgs     0.000283                       # Average number of messages in buffer
system.ruby.l2_cntrl9.responseToL2Cache.avg_stall_time  8913.981085                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.unblockToL2Cache.avg_buf_msgs     0.000186                       # Average number of messages in buffer
system.ruby.l2_cntrl9.unblockToL2Cache.avg_stall_time  5871.577350                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size          128                      
system.ruby.latency_hist_seqr::max_bucket         1279                      
system.ruby.latency_hist_seqr::samples         188226                      
system.ruby.latency_hist_seqr::mean          6.770313                      
system.ruby.latency_hist_seqr::gmean         1.302041                      
system.ruby.latency_hist_seqr::stdev        33.789946                      
system.ruby.latency_hist_seqr            |      184427     97.98%     97.98% |        3577      1.90%     99.88% |          91      0.05%     99.93% |          37      0.02%     99.95% |          22      0.01%     99.96% |          35      0.02%     99.98% |           2      0.00%     99.98% |           3      0.00%     99.98% |           1      0.00%     99.98% |          31      0.02%    100.00%
system.ruby.latency_hist_seqr::total           188226                      
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.miss_latency_hist_seqr::samples        11925                      
system.ruby.miss_latency_hist_seqr::mean    92.079497                      
system.ruby.miss_latency_hist_seqr::gmean    64.454139                      
system.ruby.miss_latency_hist_seqr::stdev   101.254956                      
system.ruby.miss_latency_hist_seqr       |        8126     68.14%     68.14% |        3577     30.00%     98.14% |          91      0.76%     98.90% |          37      0.31%     99.21% |          22      0.18%     99.40% |          35      0.29%     99.69% |           2      0.02%     99.71% |           3      0.03%     99.73% |           1      0.01%     99.74% |          31      0.26%    100.00%
system.ruby.miss_latency_hist_seqr::total        11925                      
system.ruby.network.average_flit_latency    15.623725                      
system.ruby.network.average_flit_network_latency    11.980040                      
system.ruby.network.average_flit_queueing_latency     3.643684                      
system.ruby.network.average_flit_vnet_latency |   12.684528                       |   12.074842                       |    8.658422                      
system.ruby.network.average_flit_vqueue_latency |    4.446988                       |    3.591867                       |    1.628373                      
system.ruby.network.average_hops             2.848329                      
system.ruby.network.average_packet_latency    15.313731                      
system.ruby.network.average_packet_network_latency    11.657294                      
system.ruby.network.average_packet_queueing_latency     3.656437                      
system.ruby.network.average_packet_vnet_latency |   11.012627                       |   12.983352                       |    8.658422                      
system.ruby.network.average_packet_vqueue_latency |    5.556590                       |    3.001806                       |    1.628373                      
system.ruby.network.avg_link_utilization     0.643254                      
system.ruby.network.avg_vc_load          |    0.135548     21.07%     21.07% |    0.466472     72.52%     93.59% |    0.041234      6.41%    100.00%
system.ruby.network.avg_vc_load::total       0.643254                      
system.ruby.network.ext_in_link_utilization       149774                      
system.ruby.network.ext_links00.credit_links0.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.credit_links1.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links0.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links1.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links0.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links1.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links0.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links1.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links0.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links1.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links0.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links1.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links0.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links1.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links0.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links1.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links0.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links1.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links0.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links1.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links0.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links1.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links0.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links1.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links0.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links1.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links0.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links1.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links0.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links1.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links0.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links1.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links0.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links1.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links0.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links1.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links0.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links1.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links0.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links1.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links0.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links1.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links0.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links1.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links0.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links1.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links0.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links1.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links0.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links1.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links0.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links1.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links0.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links1.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links0.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links1.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links0.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links1.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links0.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links1.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links0.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links1.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links0.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links1.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links0.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links1.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links0.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links1.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links0.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links1.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links0.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links1.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links0.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links1.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links0.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links1.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links0.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links1.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links0.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links1.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links0.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links1.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links0.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links1.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links0.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links1.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links0.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links1.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links0.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links1.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links0.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links1.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links0.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links1.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links0.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links1.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links0.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links1.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links0.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links1.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links0.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links1.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links0.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links1.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links0.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links1.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links0.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links1.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links0.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links1.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links0.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links1.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links0.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links1.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links0.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links1.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links0.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links1.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links0.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links1.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links0.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links1.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links0.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links1.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links0.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links1.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links0.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links1.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links0.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links1.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links0.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links1.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links0.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links1.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links0.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links1.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links0.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links1.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links0.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links1.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links0.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links1.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links0.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links1.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_out_link_utilization       149752                      
system.ruby.network.flit_network_latency |      400070                       |     1309251                       |       84714                      
system.ruby.network.flit_queueing_latency |      140258                       |      389459                       |       15932                      
system.ruby.network.flits_injected       |       31542     21.06%     21.06% |      108448     72.41%     93.47% |        9785      6.53%    100.00%
system.ruby.network.flits_injected::total       149775                      
system.ruby.network.flits_received       |       31540     21.06%     21.06% |      108428     72.41%     93.47% |        9784      6.53%    100.00%
system.ruby.network.flits_received::total       149752                      
system.ruby.network.int_link_utilization       426582                      
system.ruby.network.int_links00.credit_link.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.network_link.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.credit_link.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.network_link.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.credit_link.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.network_link.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.credit_link.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.network_link.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.credit_link.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.network_link.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.credit_link.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.network_link.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.credit_link.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.network_link.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.credit_link.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.network_link.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.credit_link.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.network_link.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.credit_link.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.network_link.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.credit_link.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.network_link.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.credit_link.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.network_link.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.credit_link.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.network_link.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.credit_link.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.network_link.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.credit_link.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.network_link.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.credit_link.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.network_link.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.credit_link.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.network_link.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.credit_link.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.network_link.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.credit_link.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.network_link.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.credit_link.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.network_link.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.credit_link.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.network_link.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.credit_link.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.network_link.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.credit_link.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.network_link.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.credit_link.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.network_link.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.credit_link.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.network_link.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.credit_link.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.network_link.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.credit_link.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.network_link.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.credit_link.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.network_link.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.credit_link.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.network_link.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.credit_link.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.network_link.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.credit_link.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.network_link.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.credit_link.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.network_link.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.credit_link.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.network_link.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.credit_link.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.network_link.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.credit_link.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.network_link.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.credit_link.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.network_link.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.credit_link.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.network_link.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.credit_link.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.network_link.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.credit_link.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.network_link.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.credit_link.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.network_link.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.credit_link.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.network_link.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.credit_link.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.network_link.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.credit_link.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.network_link.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.credit_link.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.network_link.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.credit_link.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.network_link.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.credit_link.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.network_link.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.credit_link.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.network_link.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.credit_link.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.network_link.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs00.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs01.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs02.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs03.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs04.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs05.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs06.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs07.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs08.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs09.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs10.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs11.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs12.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs13.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs14.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs15.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs16.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs17.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs18.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs19.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs20.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs21.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs22.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs23.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs24.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs25.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs26.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs27.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs28.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs29.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs30.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs31.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs32.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs33.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs34.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs35.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.packet_network_latency |      238974                       |      424244                       |       84714                      
system.ruby.network.packet_queueing_latency |      120578                       |       98087                       |       15932                      
system.ruby.network.packets_injected     |       21702     33.82%     33.82% |       32680     50.93%     84.75% |        9785     15.25%    100.00%
system.ruby.network.packets_injected::total        64167                      
system.ruby.network.packets_received     |       21700     33.82%     33.82% |       32676     50.93%     84.75% |        9784     15.25%    100.00%
system.ruby.network.packets_received::total        64160                      
system.ruby.network.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.buffer_reads       102515                      
system.ruby.network.routers00.buffer_writes       102515                      
system.ruby.network.routers00.crossbar_activity       102515                      
system.ruby.network.routers00.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.sw_input_arbiter_activity       102657                      
system.ruby.network.routers00.sw_output_arbiter_activity       102515                      
system.ruby.network.routers01.buffer_reads        49215                      
system.ruby.network.routers01.buffer_writes        49215                      
system.ruby.network.routers01.crossbar_activity        49215                      
system.ruby.network.routers01.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.sw_input_arbiter_activity        49268                      
system.ruby.network.routers01.sw_output_arbiter_activity        49215                      
system.ruby.network.routers02.buffer_reads        35481                      
system.ruby.network.routers02.buffer_writes        35481                      
system.ruby.network.routers02.crossbar_activity        35481                      
system.ruby.network.routers02.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.sw_input_arbiter_activity        35536                      
system.ruby.network.routers02.sw_output_arbiter_activity        35481                      
system.ruby.network.routers03.buffer_reads        26773                      
system.ruby.network.routers03.buffer_writes        26773                      
system.ruby.network.routers03.crossbar_activity        26773                      
system.ruby.network.routers03.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.sw_input_arbiter_activity        26836                      
system.ruby.network.routers03.sw_output_arbiter_activity        26773                      
system.ruby.network.routers04.buffer_reads        59693                      
system.ruby.network.routers04.buffer_writes        59693                      
system.ruby.network.routers04.crossbar_activity        59693                      
system.ruby.network.routers04.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.sw_input_arbiter_activity        59938                      
system.ruby.network.routers04.sw_output_arbiter_activity        59693                      
system.ruby.network.routers05.buffer_reads        24765                      
system.ruby.network.routers05.buffer_writes        24765                      
system.ruby.network.routers05.crossbar_activity        24765                      
system.ruby.network.routers05.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.sw_input_arbiter_activity        24790                      
system.ruby.network.routers05.sw_output_arbiter_activity        24765                      
system.ruby.network.routers06.buffer_reads        21003                      
system.ruby.network.routers06.buffer_writes        21003                      
system.ruby.network.routers06.crossbar_activity        21003                      
system.ruby.network.routers06.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.sw_input_arbiter_activity        21033                      
system.ruby.network.routers06.sw_output_arbiter_activity        21003                      
system.ruby.network.routers07.buffer_reads        19387                      
system.ruby.network.routers07.buffer_writes        19387                      
system.ruby.network.routers07.crossbar_activity        19387                      
system.ruby.network.routers07.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.sw_input_arbiter_activity        19472                      
system.ruby.network.routers07.sw_output_arbiter_activity        19387                      
system.ruby.network.routers08.buffer_reads        44010                      
system.ruby.network.routers08.buffer_writes        44010                      
system.ruby.network.routers08.crossbar_activity        44010                      
system.ruby.network.routers08.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.sw_input_arbiter_activity        44716                      
system.ruby.network.routers08.sw_output_arbiter_activity        44010                      
system.ruby.network.routers09.buffer_reads        22486                      
system.ruby.network.routers09.buffer_writes        22486                      
system.ruby.network.routers09.crossbar_activity        22486                      
system.ruby.network.routers09.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.sw_input_arbiter_activity        22560                      
system.ruby.network.routers09.sw_output_arbiter_activity        22486                      
system.ruby.network.routers10.buffer_reads        23585                      
system.ruby.network.routers10.buffer_writes        23585                      
system.ruby.network.routers10.crossbar_activity        23585                      
system.ruby.network.routers10.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.sw_input_arbiter_activity        23717                      
system.ruby.network.routers10.sw_output_arbiter_activity        23585                      
system.ruby.network.routers11.buffer_reads        26422                      
system.ruby.network.routers11.buffer_writes        26422                      
system.ruby.network.routers11.crossbar_activity        26422                      
system.ruby.network.routers11.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.sw_input_arbiter_activity        27074                      
system.ruby.network.routers11.sw_output_arbiter_activity        26422                      
system.ruby.network.routers12.buffer_reads        41866                      
system.ruby.network.routers12.buffer_writes        41866                      
system.ruby.network.routers12.crossbar_activity        41865                      
system.ruby.network.routers12.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.sw_input_arbiter_activity        42964                      
system.ruby.network.routers12.sw_output_arbiter_activity        41865                      
system.ruby.network.routers13.buffer_reads        29245                      
system.ruby.network.routers13.buffer_writes        29245                      
system.ruby.network.routers13.crossbar_activity        29241                      
system.ruby.network.routers13.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.sw_input_arbiter_activity        29385                      
system.ruby.network.routers13.sw_output_arbiter_activity        29241                      
system.ruby.network.routers14.buffer_reads        26212                      
system.ruby.network.routers14.buffer_writes        26212                      
system.ruby.network.routers14.crossbar_activity        26212                      
system.ruby.network.routers14.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.sw_input_arbiter_activity        26300                      
system.ruby.network.routers14.sw_output_arbiter_activity        26212                      
system.ruby.network.routers15.buffer_reads        23690                      
system.ruby.network.routers15.buffer_writes        23690                      
system.ruby.network.routers15.crossbar_activity        23690                      
system.ruby.network.routers15.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.sw_input_arbiter_activity        23975                      
system.ruby.network.routers15.sw_output_arbiter_activity        23690                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples       188239                      
system.ruby.outstanding_req_hist_seqr::mean            1                      
system.ruby.outstanding_req_hist_seqr::gmean            1                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |      188239    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total       188239                      
system.ruby.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED    564402000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
