INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Nicholas Gregg/Documents/Vivado_Projects/TeamInsomnia/TeamInsomnia.srcs/sources_1/new/Direction_Conversion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Direction_Conversion
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Nicholas Gregg/Documents/Vivado_Projects/TeamInsomnia/TeamInsomnia.srcs/sources_1/new/Directional_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Directional_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Nicholas Gregg/Documents/Vivado_Projects/TeamInsomnia/TeamInsomnia.srcs/sources_1/new/Encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Nicholas Gregg/Documents/Vivado_Projects/TeamInsomnia/TeamInsomnia.srcs/sources_1/new/Motor_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Motor_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Nicholas Gregg/Documents/Vivado_Projects/TeamInsomnia/TeamInsomnia.srcs/sources_1/new/PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Nicholas Gregg/Documents/Vivado_Projects/TeamInsomnia/TeamInsomnia.srcs/sources_1/new/TopModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
