m255
K3
13
cModel Technology
Z0 dC:\Users\Master\Documents\GitHub\CPU_Design_Project\CPU_Design_Memory_SelectEncode\simulation\modelsim
Eandgate
Z1 w1522108902
Z2 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z3 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z4 dC:\Users\Master\Documents\GitHub\CPU_Design_Project\CPU_Design_Memory_SelectEncode\simulation\modelsim
Z5 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/andGate.vhd
Z6 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/andGate.vhd
l0
L6
Vod<]EjikNL;VhNc2XXiI=3
Z7 OV;C;10.1d;51
31
Z8 !s108 1522108965.445000
Z9 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/andGate.vhd|
Z10 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/andGate.vhd|
Z11 o-93 -work work -O0
Z12 tExplicit 1
!s100 K>mRbEgOH0j;2@9dfUz:R2
!i10b 1
Abehaviour
R2
R3
DEx4 work 7 andgate 0 22 od<]EjikNL;VhNc2XXiI=3
l15
L13
VTzCaSV=KRAoloAmdNhhkh1
R7
31
R8
R9
R10
R11
R12
!s100 ]jeaM;o2k:>A8_on^dY;o0
!i10b 1
Eandgate_tb
Z13 w1522108426
R2
R3
R4
Z14 8C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/andGate_tb.vhd
Z15 FC:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/andGate_tb.vhd
l0
L6
V3WI?9VOg@5d=A4FNQSMH]2
!s100 Yn?98V0e1k>R:HQg13<Xf2
R7
31
!i10b 1
Z16 !s108 1522108965.733000
Z17 !s90 -reportprogress|300|-93|-work|work|C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/andGate_tb.vhd|
Z18 !s107 C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/andGate_tb.vhd|
R11
R12
Abehaviour
R2
R3
DEx4 work 10 andgate_tb 0 22 3WI?9VOg@5d=A4FNQSMH]2
l21
L8
V[YV<zB:1Jo4jJVn6Zh0h33
!s100 ZJzd=j92:TTb4fORWLn6?0
R7
31
!i10b 1
R16
R17
R18
R11
R12
