# Reading pref.tcl
# do PWM_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Alisson\ RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM {C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/Sumador_medio.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:08:42 on May 06,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM" C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/Sumador_medio.sv 
# -- Compiling module Sumador_medio
# 
# Top level modules:
# 	Sumador_medio
# End time: 00:08:42 on May 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Alisson\ RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM {C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/Sumador_completo.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:08:42 on May 06,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM" C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/Sumador_completo.sv 
# -- Compiling module Sumador_completo
# 
# Top level modules:
# 	Sumador_completo
# End time: 00:08:42 on May 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Alisson\ RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM {C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/Restador_medio.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:08:43 on May 06,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM" C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/Restador_medio.sv 
# -- Compiling module Restador_medio
# 
# Top level modules:
# 	Restador_medio
# End time: 00:08:43 on May 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Alisson\ RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM {C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/Restador_completo.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:08:43 on May 06,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM" C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/Restador_completo.sv 
# -- Compiling module Restador_completo
# 
# Top level modules:
# 	Restador_completo
# End time: 00:08:43 on May 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Alisson\ RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM {C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/restador4bits.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:08:43 on May 06,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM" C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/restador4bits.sv 
# -- Compiling module restador4bits
# 
# Top level modules:
# 	restador4bits
# End time: 00:08:43 on May 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Alisson\ RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM {C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/sumador4bits.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:08:43 on May 06,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM" C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/sumador4bits.sv 
# -- Compiling module sumador4bits
# 
# Top level modules:
# 	sumador4bits
# End time: 00:08:43 on May 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Alisson\ RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM {C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:08:43 on May 06,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM" C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/ALU.sv 
# -- Compiling module ALU
# ** Warning: C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/ALU.sv(112): (vlog-2182) 'y' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	ALU
# End time: 00:08:43 on May 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv -work work +incdir+C:/Users/Alisson\ RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM {C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/Decodificador4.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:08:43 on May 06,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM" C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/Decodificador4.sv 
# -- Compiling module Decodificador4
# ** Warning: C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/Decodificador4.sv(2): (vlog-13314) Defaulting port 'num_all' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	Decodificador4
# End time: 00:08:43 on May 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv -work work +incdir+C:/Users/Alisson\ RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM {C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/DecodificadorBinario.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:08:43 on May 06,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM" C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/DecodificadorBinario.sv 
# -- Compiling module DecodificadorBinario
# 
# Top level modules:
# 	DecodificadorBinario
# End time: 00:08:44 on May 06,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Alisson\ RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM {C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/ALU_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:08:44 on May 06,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM" C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/ALU_tb.sv 
# -- Compiling module ALU_tb
# 
# Top level modules:
# 	ALU_tb
# End time: 00:08:44 on May 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  ALU_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" ALU_tb 
# Start time: 00:08:44 on May 06,2024
# Loading sv_std.std
# Loading work.ALU_tb
# Loading work.ALU
# Loading work.sumador4bits
# Loading work.Sumador_medio
# Loading work.restador4bits
# Loading work.Restador_medio
# Loading work.Decodificador4
# Loading work.Sumador_completo
# Loading work.Restador_completo
# Loading work.DecodificadorBinario
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'alu_test'.  Expected 10, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_tb/alu_test File: C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/ALU_tb.sv Line: 13
# ** Warning: (vsim-3722) C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/ALU_tb.sv(13): [TFMPC] - Missing connection for port 'mode_seg'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'UUT'.  Expected 6, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_tb/alu_test/UUT File: C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/ALU.sv Line: 23
# ** Warning: (vsim-3722) C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/ALU.sv(23): [TFMPC] - Missing connection for port 'salida7seg0'.
# ** Warning: (vsim-3722) C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/ALU.sv(23): [TFMPC] - Missing connection for port 'salida7seg1'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'UUT_r'.  Expected 6, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_tb/alu_test/UUT_r File: C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/ALU.sv Line: 29
# ** Warning: (vsim-3722) C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/ALU.sv(29): [TFMPC] - Missing connection for port 'salida7seg0'.
# ** Warning: (vsim-3722) C:/Users/Alisson RM/Documents/GitHub/A_Vega_compu_archi_found_2G1_2024/PWM/ALU.sv(29): [TFMPC] - Missing connection for port 'salida7seg1'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# WARNING: No extended dataflow license exists
add wave -position end  sim:/ALU_tb/alu_test/Cout_sum
add wave -position end  sim:/ALU_tb/alu_test/Cout_res
run -all
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
run -all
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# End time: 00:21:55 on May 06,2024, Elapsed time: 0:13:11
# Errors: 0, Warnings: 8
