Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Mar 13 12:59:16 2024
| Host         : shubho-laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file blinky_timing_summary_routed.rpt -pb blinky_timing_summary_routed.pb -rpx blinky_timing_summary_routed.rpx -warn_on_violation
| Design       : blinky
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     80.540        0.000                      0                   25        0.199        0.000                      0                   25       41.166        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.667}     83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        80.540        0.000                      0                   25        0.199        0.000                      0                   25       41.166        0.000                       0                    26  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       80.540ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             80.540ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.686ns  (logic 1.923ns (71.605%)  route 0.763ns (28.395%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 88.187 - 83.333 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.640     5.166    clk_IBUF_BUFG
    SLICE_X0Y46          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.456     5.622 r  count_reg[1]/Q
                         net (fo=1, routed)           0.762     6.384    count_reg_n_0_[1]
    SLICE_X0Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.058 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.058    count_reg[0]_i_1_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.172 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.172    count_reg[4]_i_1_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.286 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.286    count_reg[8]_i_1_n_0
    SLICE_X0Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.400 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.401    count_reg[12]_i_1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.515 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.515    count_reg[16]_i_1_n_0
    SLICE_X0Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.629 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.629    count_reg[20]_i_1_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.852 r  count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.852    count_reg[24]_i_1_n_7
    SLICE_X0Y52          FDRE                                         r  count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    84.721 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.589    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.680 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.507    88.187    clk_IBUF_BUFG
    SLICE_X0Y52          FDRE                                         r  count_reg[24]/C
                         clock pessimism              0.179    88.366    
                         clock uncertainty           -0.035    88.330    
    SLICE_X0Y52          FDRE (Setup_fdre_C_D)        0.062    88.392    count_reg[24]
  -------------------------------------------------------------------
                         required time                         88.392    
                         arrival time                          -7.852    
  -------------------------------------------------------------------
                         slack                                 80.540    

Slack (MET) :             80.543ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.683ns  (logic 1.920ns (71.573%)  route 0.763ns (28.427%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 88.187 - 83.333 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.640     5.166    clk_IBUF_BUFG
    SLICE_X0Y46          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.456     5.622 r  count_reg[1]/Q
                         net (fo=1, routed)           0.762     6.384    count_reg_n_0_[1]
    SLICE_X0Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.058 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.058    count_reg[0]_i_1_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.172 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.172    count_reg[4]_i_1_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.286 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.286    count_reg[8]_i_1_n_0
    SLICE_X0Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.400 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.401    count_reg[12]_i_1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.515 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.515    count_reg[16]_i_1_n_0
    SLICE_X0Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.849 r  count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.849    count_reg[20]_i_1_n_6
    SLICE_X0Y51          FDRE                                         r  count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    84.721 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.589    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.680 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.507    88.187    clk_IBUF_BUFG
    SLICE_X0Y51          FDRE                                         r  count_reg[21]/C
                         clock pessimism              0.179    88.366    
                         clock uncertainty           -0.035    88.330    
    SLICE_X0Y51          FDRE (Setup_fdre_C_D)        0.062    88.392    count_reg[21]
  -------------------------------------------------------------------
                         required time                         88.392    
                         arrival time                          -7.849    
  -------------------------------------------------------------------
                         slack                                 80.543    

Slack (MET) :             80.564ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.662ns  (logic 1.899ns (71.349%)  route 0.763ns (28.651%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 88.187 - 83.333 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.640     5.166    clk_IBUF_BUFG
    SLICE_X0Y46          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.456     5.622 r  count_reg[1]/Q
                         net (fo=1, routed)           0.762     6.384    count_reg_n_0_[1]
    SLICE_X0Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.058 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.058    count_reg[0]_i_1_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.172 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.172    count_reg[4]_i_1_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.286 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.286    count_reg[8]_i_1_n_0
    SLICE_X0Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.400 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.401    count_reg[12]_i_1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.515 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.515    count_reg[16]_i_1_n_0
    SLICE_X0Y51          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.828 r  count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.828    count_reg[20]_i_1_n_4
    SLICE_X0Y51          FDRE                                         r  count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    84.721 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.589    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.680 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.507    88.187    clk_IBUF_BUFG
    SLICE_X0Y51          FDRE                                         r  count_reg[23]/C
                         clock pessimism              0.179    88.366    
                         clock uncertainty           -0.035    88.330    
    SLICE_X0Y51          FDRE (Setup_fdre_C_D)        0.062    88.392    count_reg[23]
  -------------------------------------------------------------------
                         required time                         88.392    
                         arrival time                          -7.828    
  -------------------------------------------------------------------
                         slack                                 80.564    

Slack (MET) :             80.638ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.588ns  (logic 1.825ns (70.530%)  route 0.763ns (29.470%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 88.187 - 83.333 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.640     5.166    clk_IBUF_BUFG
    SLICE_X0Y46          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.456     5.622 r  count_reg[1]/Q
                         net (fo=1, routed)           0.762     6.384    count_reg_n_0_[1]
    SLICE_X0Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.058 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.058    count_reg[0]_i_1_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.172 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.172    count_reg[4]_i_1_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.286 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.286    count_reg[8]_i_1_n_0
    SLICE_X0Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.400 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.401    count_reg[12]_i_1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.515 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.515    count_reg[16]_i_1_n_0
    SLICE_X0Y51          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.754 r  count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.754    count_reg[20]_i_1_n_5
    SLICE_X0Y51          FDRE                                         r  count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    84.721 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.589    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.680 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.507    88.187    clk_IBUF_BUFG
    SLICE_X0Y51          FDRE                                         r  count_reg[22]/C
                         clock pessimism              0.179    88.366    
                         clock uncertainty           -0.035    88.330    
    SLICE_X0Y51          FDRE (Setup_fdre_C_D)        0.062    88.392    count_reg[22]
  -------------------------------------------------------------------
                         required time                         88.392    
                         arrival time                          -7.754    
  -------------------------------------------------------------------
                         slack                                 80.638    

Slack (MET) :             80.654ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.572ns  (logic 1.809ns (70.346%)  route 0.763ns (29.654%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 88.187 - 83.333 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.640     5.166    clk_IBUF_BUFG
    SLICE_X0Y46          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.456     5.622 r  count_reg[1]/Q
                         net (fo=1, routed)           0.762     6.384    count_reg_n_0_[1]
    SLICE_X0Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.058 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.058    count_reg[0]_i_1_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.172 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.172    count_reg[4]_i_1_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.286 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.286    count_reg[8]_i_1_n_0
    SLICE_X0Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.400 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.401    count_reg[12]_i_1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.515 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.515    count_reg[16]_i_1_n_0
    SLICE_X0Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.738 r  count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.738    count_reg[20]_i_1_n_7
    SLICE_X0Y51          FDRE                                         r  count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    84.721 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.589    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.680 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.507    88.187    clk_IBUF_BUFG
    SLICE_X0Y51          FDRE                                         r  count_reg[20]/C
                         clock pessimism              0.179    88.366    
                         clock uncertainty           -0.035    88.330    
    SLICE_X0Y51          FDRE (Setup_fdre_C_D)        0.062    88.392    count_reg[20]
  -------------------------------------------------------------------
                         required time                         88.392    
                         arrival time                          -7.738    
  -------------------------------------------------------------------
                         slack                                 80.654    

Slack (MET) :             80.657ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.569ns  (logic 1.806ns (70.312%)  route 0.763ns (29.688%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 88.187 - 83.333 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.640     5.166    clk_IBUF_BUFG
    SLICE_X0Y46          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.456     5.622 r  count_reg[1]/Q
                         net (fo=1, routed)           0.762     6.384    count_reg_n_0_[1]
    SLICE_X0Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.058 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.058    count_reg[0]_i_1_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.172 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.172    count_reg[4]_i_1_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.286 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.286    count_reg[8]_i_1_n_0
    SLICE_X0Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.400 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.401    count_reg[12]_i_1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.735 r  count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.735    count_reg[16]_i_1_n_6
    SLICE_X0Y50          FDRE                                         r  count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    84.721 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.589    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.680 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.507    88.187    clk_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  count_reg[17]/C
                         clock pessimism              0.179    88.366    
                         clock uncertainty           -0.035    88.330    
    SLICE_X0Y50          FDRE (Setup_fdre_C_D)        0.062    88.392    count_reg[17]
  -------------------------------------------------------------------
                         required time                         88.392    
                         arrival time                          -7.735    
  -------------------------------------------------------------------
                         slack                                 80.657    

Slack (MET) :             80.678ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.548ns  (logic 1.785ns (70.067%)  route 0.763ns (29.933%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 88.187 - 83.333 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.640     5.166    clk_IBUF_BUFG
    SLICE_X0Y46          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.456     5.622 r  count_reg[1]/Q
                         net (fo=1, routed)           0.762     6.384    count_reg_n_0_[1]
    SLICE_X0Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.058 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.058    count_reg[0]_i_1_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.172 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.172    count_reg[4]_i_1_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.286 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.286    count_reg[8]_i_1_n_0
    SLICE_X0Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.400 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.401    count_reg[12]_i_1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.714 r  count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.714    count_reg[16]_i_1_n_4
    SLICE_X0Y50          FDRE                                         r  count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    84.721 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.589    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.680 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.507    88.187    clk_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  count_reg[19]/C
                         clock pessimism              0.179    88.366    
                         clock uncertainty           -0.035    88.330    
    SLICE_X0Y50          FDRE (Setup_fdre_C_D)        0.062    88.392    count_reg[19]
  -------------------------------------------------------------------
                         required time                         88.392    
                         arrival time                          -7.714    
  -------------------------------------------------------------------
                         slack                                 80.678    

Slack (MET) :             80.752ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.474ns  (logic 1.711ns (69.171%)  route 0.763ns (30.829%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 88.187 - 83.333 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.640     5.166    clk_IBUF_BUFG
    SLICE_X0Y46          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.456     5.622 r  count_reg[1]/Q
                         net (fo=1, routed)           0.762     6.384    count_reg_n_0_[1]
    SLICE_X0Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.058 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.058    count_reg[0]_i_1_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.172 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.172    count_reg[4]_i_1_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.286 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.286    count_reg[8]_i_1_n_0
    SLICE_X0Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.400 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.401    count_reg[12]_i_1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.640 r  count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.640    count_reg[16]_i_1_n_5
    SLICE_X0Y50          FDRE                                         r  count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    84.721 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.589    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.680 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.507    88.187    clk_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  count_reg[18]/C
                         clock pessimism              0.179    88.366    
                         clock uncertainty           -0.035    88.330    
    SLICE_X0Y50          FDRE (Setup_fdre_C_D)        0.062    88.392    count_reg[18]
  -------------------------------------------------------------------
                         required time                         88.392    
                         arrival time                          -7.640    
  -------------------------------------------------------------------
                         slack                                 80.752    

Slack (MET) :             80.768ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.458ns  (logic 1.695ns (68.971%)  route 0.763ns (31.029%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 88.187 - 83.333 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.640     5.166    clk_IBUF_BUFG
    SLICE_X0Y46          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.456     5.622 r  count_reg[1]/Q
                         net (fo=1, routed)           0.762     6.384    count_reg_n_0_[1]
    SLICE_X0Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.058 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.058    count_reg[0]_i_1_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.172 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.172    count_reg[4]_i_1_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.286 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.286    count_reg[8]_i_1_n_0
    SLICE_X0Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.400 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.401    count_reg[12]_i_1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.624 r  count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.624    count_reg[16]_i_1_n_7
    SLICE_X0Y50          FDRE                                         r  count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    84.721 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.589    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.680 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.507    88.187    clk_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  count_reg[16]/C
                         clock pessimism              0.179    88.366    
                         clock uncertainty           -0.035    88.330    
    SLICE_X0Y50          FDRE (Setup_fdre_C_D)        0.062    88.392    count_reg[16]
  -------------------------------------------------------------------
                         required time                         88.392    
                         arrival time                          -7.624    
  -------------------------------------------------------------------
                         slack                                 80.768    

Slack (MET) :             80.882ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 1.692ns (68.952%)  route 0.762ns (31.048%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 88.203 - 83.333 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.640     5.166    clk_IBUF_BUFG
    SLICE_X0Y46          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.456     5.622 r  count_reg[1]/Q
                         net (fo=1, routed)           0.762     6.384    count_reg_n_0_[1]
    SLICE_X0Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.058 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.058    count_reg[0]_i_1_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.172 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.172    count_reg[4]_i_1_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.286 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.286    count_reg[8]_i_1_n_0
    SLICE_X0Y49          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.620 r  count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.620    count_reg[12]_i_1_n_6
    SLICE_X0Y49          FDRE                                         r  count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    84.721 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.589    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.680 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.523    88.204    clk_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  count_reg[13]/C
                         clock pessimism              0.272    88.475    
                         clock uncertainty           -0.035    88.440    
    SLICE_X0Y49          FDRE (Setup_fdre_C_D)        0.062    88.502    count_reg[13]
  -------------------------------------------------------------------
                         required time                         88.502    
                         arrival time                          -7.620    
  -------------------------------------------------------------------
                         slack                                 80.882    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.392ns (68.876%)  route 0.177ns (31.124%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.598     1.484    clk_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.625 r  count_reg[12]/Q
                         net (fo=1, routed)           0.176     1.802    count_reg_n_0_[12]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.999 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.999    count_reg[12]_i_1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.053 r  count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.053    count_reg[16]_i_1_n_7
    SLICE_X0Y50          FDRE                                         r  count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.863     1.994    clk_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  count_reg[16]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.105     1.854    count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.403ns (69.466%)  route 0.177ns (30.534%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.598     1.484    clk_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.625 r  count_reg[12]/Q
                         net (fo=1, routed)           0.176     1.802    count_reg_n_0_[12]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.999 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.999    count_reg[12]_i_1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.064 r  count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.064    count_reg[16]_i_1_n_5
    SLICE_X0Y50          FDRE                                         r  count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.863     1.994    clk_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  count_reg[18]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.105     1.854    count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.428ns (70.728%)  route 0.177ns (29.272%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.598     1.484    clk_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.625 r  count_reg[12]/Q
                         net (fo=1, routed)           0.176     1.802    count_reg_n_0_[12]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.999 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.999    count_reg[12]_i_1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.089 r  count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.089    count_reg[16]_i_1_n_6
    SLICE_X0Y50          FDRE                                         r  count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.863     1.994    clk_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  count_reg[17]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.105     1.854    count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.428ns (70.728%)  route 0.177ns (29.272%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.598     1.484    clk_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.625 r  count_reg[12]/Q
                         net (fo=1, routed)           0.176     1.802    count_reg_n_0_[12]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.999 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.999    count_reg[12]_i_1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.089 r  count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.089    count_reg[16]_i_1_n_4
    SLICE_X0Y50          FDRE                                         r  count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.863     1.994    clk_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  count_reg[19]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.105     1.854    count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.431ns (70.872%)  route 0.177ns (29.128%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.598     1.484    clk_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.625 r  count_reg[12]/Q
                         net (fo=1, routed)           0.176     1.802    count_reg_n_0_[12]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.999 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.999    count_reg[12]_i_1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.038 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.038    count_reg[16]_i_1_n_0
    SLICE_X0Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.092 r  count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.092    count_reg[20]_i_1_n_7
    SLICE_X0Y51          FDRE                                         r  count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.863     1.994    clk_IBUF_BUFG
    SLICE_X0Y51          FDRE                                         r  count_reg[20]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X0Y51          FDRE (Hold_fdre_C_D)         0.105     1.854    count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.442ns (71.390%)  route 0.177ns (28.610%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.598     1.484    clk_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.625 r  count_reg[12]/Q
                         net (fo=1, routed)           0.176     1.802    count_reg_n_0_[12]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.999 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.999    count_reg[12]_i_1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.038 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.038    count_reg[16]_i_1_n_0
    SLICE_X0Y51          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.103 r  count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.103    count_reg[20]_i_1_n_5
    SLICE_X0Y51          FDRE                                         r  count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.863     1.994    clk_IBUF_BUFG
    SLICE_X0Y51          FDRE                                         r  count_reg[22]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X0Y51          FDRE (Hold_fdre_C_D)         0.105     1.854    count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.467ns (72.500%)  route 0.177ns (27.500%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.598     1.484    clk_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.625 r  count_reg[12]/Q
                         net (fo=1, routed)           0.176     1.802    count_reg_n_0_[12]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.999 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.999    count_reg[12]_i_1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.038 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.038    count_reg[16]_i_1_n_0
    SLICE_X0Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.128 r  count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.128    count_reg[20]_i_1_n_6
    SLICE_X0Y51          FDRE                                         r  count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.863     1.994    clk_IBUF_BUFG
    SLICE_X0Y51          FDRE                                         r  count_reg[21]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X0Y51          FDRE (Hold_fdre_C_D)         0.105     1.854    count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.467ns (72.500%)  route 0.177ns (27.500%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.598     1.484    clk_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.625 r  count_reg[12]/Q
                         net (fo=1, routed)           0.176     1.802    count_reg_n_0_[12]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.999 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.999    count_reg[12]_i_1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.038 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.038    count_reg[16]_i_1_n_0
    SLICE_X0Y51          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.128 r  count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.128    count_reg[20]_i_1_n_4
    SLICE_X0Y51          FDRE                                         r  count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.863     1.994    clk_IBUF_BUFG
    SLICE_X0Y51          FDRE                                         r  count_reg[23]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X0Y51          FDRE (Hold_fdre_C_D)         0.105     1.854    count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.470ns (72.628%)  route 0.177ns (27.372%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.598     1.484    clk_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.625 r  count_reg[12]/Q
                         net (fo=1, routed)           0.176     1.802    count_reg_n_0_[12]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.999 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.999    count_reg[12]_i_1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.038 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.038    count_reg[16]_i_1_n_0
    SLICE_X0Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.077 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.077    count_reg[20]_i_1_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.131 r  count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.131    count_reg[24]_i_1_n_7
    SLICE_X0Y52          FDRE                                         r  count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.863     1.994    clk_IBUF_BUFG
    SLICE_X0Y52          FDRE                                         r  count_reg[24]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X0Y52          FDRE (Hold_fdre_C_D)         0.105     1.854    count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.597     1.483    clk_IBUF_BUFG
    SLICE_X0Y46          FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.141     1.624 f  count_reg[0]/Q
                         net (fo=1, routed)           0.173     1.797    count_reg_n_0_[0]
    SLICE_X0Y46          LUT1 (Prop_lut1_I0_O)        0.045     1.842 r  count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.842    count[0]_i_2_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.912 r  count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.912    count_reg[0]_i_1_n_7
    SLICE_X0Y46          FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.868     1.999    clk_IBUF_BUFG
    SLICE_X0Y46          FDRE                                         r  count_reg[0]/C
                         clock pessimism             -0.516     1.483    
    SLICE_X0Y46          FDRE (Hold_fdre_C_D)         0.105     1.588    count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.324    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.333      81.178     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X0Y46     count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X0Y48     count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X0Y48     count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X0Y49     count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X0Y49     count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X0Y49     count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X0Y49     count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X0Y50     count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X0Y50     count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X0Y46     count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X0Y46     count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X0Y48     count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X0Y48     count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X0Y48     count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X0Y48     count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X0Y49     count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X0Y49     count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X0Y49     count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X0Y49     count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X0Y46     count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X0Y46     count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X0Y48     count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X0Y48     count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X0Y48     count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X0Y48     count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X0Y49     count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X0Y49     count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X0Y49     count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X0Y49     count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.787ns  (logic 3.971ns (68.619%)  route 1.816ns (31.381%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.625     5.151    clk_IBUF_BUFG
    SLICE_X0Y52          FDRE                                         r  count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y52          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  count_reg[24]/Q
                         net (fo=2, routed)           1.816     7.423    led_OBUF
    J15                  OBUF (Prop_obuf_I_O)         3.515    10.938 r  led_OBUF_inst/O
                         net (fo=0)                   0.000    10.938    led
    J15                                                               r  led (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.752ns  (logic 1.357ns (77.453%)  route 0.395ns (22.547%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.592     1.478    clk_IBUF_BUFG
    SLICE_X0Y52          FDRE                                         r  count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y52          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  count_reg[24]/Q
                         net (fo=2, routed)           0.395     2.014    led_OBUF
    J15                  OBUF (Prop_obuf_I_O)         1.216     3.230 r  led_OBUF_inst/O
                         net (fo=0)                   0.000     3.230    led
    J15                                                               r  led (OUT)
  -------------------------------------------------------------------    -------------------





