OpenROAD b57893514040c5aa453ab5c104f35d1173a8add9 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO CTS-0049] Characterization buffer is: BUF_X32.
[INFO CTS-0038] Number of created patterns = 50000.
[INFO CTS-0038] Number of created patterns = 100000.
[INFO CTS-0038] Number of created patterns = 150000.
[INFO CTS-0038] Number of created patterns = 200000.
[INFO CTS-0038] Number of created patterns = 250000.
[INFO CTS-0038] Number of created patterns = 300000.
[INFO CTS-0039] Number of created patterns = 313632.
[INFO CTS-0084] Compiling LUT.
Min. len    Max. len    Min. cap    Max. cap    Min. slew   Max. slew
2           8           1           34          1           12          
[WARNING CTS-0043] 6336 wires are pure wire and no slew degradation.
TritonCTS forced slew degradation on these wires.
[INFO CTS-0046]     Number of wire segments: 313632.
[INFO CTS-0047]     Number of keys in characterization LUT: 1640.
[INFO CTS-0048]     Actual min input cap: 1.
[INFO CTS-0007] Net "clk_i" found for clock "clk_i".
[INFO CTS-0010]  Clock net "clk_i" has 163 sinks.
[WARNING CTS-0041] Net "net403" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net402" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net401" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net400" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net399" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net398" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net397" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net396" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net395" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net394" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net393" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net392" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net391" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net390" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net389" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net388" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net387" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net386" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net385" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net384" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net383" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net382" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net381" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net380" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net379" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net378" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net377" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net376" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net375" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net374" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net373" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net372" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net371" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net370" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net369" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net368" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net367" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net366" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net365" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net364" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net363" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net362" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net361" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net360" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net359" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net358" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net357" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net356" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net355" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net354" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net353" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net352" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net351" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net350" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net349" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net348" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net347" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net346" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net345" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net344" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net343" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net342" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net341" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net340" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/_0830_" has 64 sinks.
[WARNING CTS-0041] Net "net1443" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1442" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1441" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1440" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1439" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1438" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1437" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1436" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1435" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1434" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1433" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1432" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1431" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1430" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1429" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1428" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1427" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1426" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1425" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1424" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1423" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1422" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1421" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1420" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1419" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1418" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1417" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1416" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1415" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1414" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1413" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1412" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1411" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1410" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1409" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1408" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1407" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1406" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1405" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1404" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1403" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1402" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1401" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1400" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1399" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1398" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1397" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1396" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1395" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1394" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1393" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1392" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1391" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1390" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1389" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1388" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1387" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1386" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1385" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1384" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1383" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1382" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1381" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1380" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/_0830_" has 64 sinks.
[WARNING CTS-0041] Net "net1379" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1378" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1377" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1376" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1375" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1374" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1373" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1372" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1371" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1370" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1369" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1368" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1367" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1366" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1365" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1364" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1363" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1362" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1361" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1360" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1359" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1358" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1357" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1356" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1355" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1354" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1353" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1352" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1351" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1350" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1349" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1348" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1347" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1346" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1345" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1344" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1343" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1342" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1341" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1340" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1339" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1338" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1337" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1336" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1335" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1334" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1333" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1332" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1331" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1330" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1329" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1328" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1327" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1326" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1325" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1324" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1323" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1322" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1321" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1320" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1319" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1318" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1317" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1316" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/_0830_" has 64 sinks.
[WARNING CTS-0041] Net "net1315" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1314" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1313" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1312" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1311" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1310" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1309" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1308" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1307" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1306" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1305" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1304" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1303" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1302" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1301" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1300" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1299" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1298" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1297" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1296" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1295" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1294" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1293" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1292" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1291" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1290" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1289" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1288" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1287" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1286" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1285" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1284" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1283" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1282" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1281" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1280" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1279" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1278" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1277" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1276" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1275" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1274" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1273" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1272" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1271" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1270" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1269" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1268" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1267" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1266" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1265" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1264" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1263" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1262" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1261" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1260" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1259" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1258" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1257" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1256" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1255" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1254" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1253" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1252" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/_0830_" has 64 sinks.
[WARNING CTS-0041] Net "net1251" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1250" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1249" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1248" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1247" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1246" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1245" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1244" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1243" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1242" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1241" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1240" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1239" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1238" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1237" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1236" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1235" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1234" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1233" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1232" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1231" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1230" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1229" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1228" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1227" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1226" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1225" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1224" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1223" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1222" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1221" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1220" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1219" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1218" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1217" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1216" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1215" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1214" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1213" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1212" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1211" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1210" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1209" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1208" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1207" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1206" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1205" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1204" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1203" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1202" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1201" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1200" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1199" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1198" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1197" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1196" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1195" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1194" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1193" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1192" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1191" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1190" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1189" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1188" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/_0830_" has 64 sinks.
[WARNING CTS-0041] Net "net1187" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1186" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1185" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1184" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1183" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1182" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1181" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1180" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1179" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1178" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1177" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1176" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1175" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1174" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1173" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1172" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1171" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1170" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1169" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1168" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1167" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1166" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1165" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1164" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1163" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1162" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1161" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1160" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1159" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1158" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1157" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1156" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1155" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1154" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1153" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1152" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1151" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1150" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1149" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1148" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1147" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1146" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1145" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1144" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1143" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1142" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1141" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1140" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1139" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1138" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1137" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1136" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1135" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1134" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1133" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1132" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1131" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1130" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1129" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1128" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1127" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1126" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1125" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1124" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/_0830_" has 64 sinks.
[WARNING CTS-0041] Net "net1123" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1122" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1121" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1120" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1119" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1118" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1117" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1116" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1115" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1114" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1113" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1112" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1111" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1110" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1109" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1108" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1107" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1106" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1105" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1104" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1103" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1102" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1101" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1100" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1099" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1098" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1097" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1096" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1095" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1094" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1093" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1092" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1091" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1090" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1089" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1088" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1087" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1086" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1085" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1084" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1083" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1082" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1081" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1080" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1079" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1078" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1077" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1076" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1075" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1074" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1073" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1072" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1071" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1070" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1069" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1068" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1067" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1066" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1065" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1064" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1063" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1062" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1061" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1060" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/_0830_" has 64 sinks.
[WARNING CTS-0041] Net "net1059" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1058" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1057" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1056" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1055" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1054" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1053" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1052" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1051" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1050" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1049" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1048" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1047" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1046" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1045" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1044" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1043" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1042" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1041" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1040" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1039" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1038" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1037" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1036" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1035" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1034" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1033" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1032" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1031" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1030" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1029" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1028" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1027" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1026" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1025" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1024" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1023" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1022" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1021" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1020" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1019" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1018" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1017" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1016" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1015" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1014" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1013" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1012" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1011" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1010" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1009" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1008" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1007" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1006" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1005" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1004" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1003" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1002" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1001" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1000" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net999" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net998" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net997" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net996" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/_0830_" has 64 sinks.
[WARNING CTS-0041] Net "net995" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net994" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net993" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net992" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net991" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net990" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net989" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net988" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net987" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net986" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net985" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net984" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net983" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net982" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net981" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net980" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net979" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net978" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net977" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net976" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net975" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net974" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net973" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net972" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net971" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net970" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net969" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net968" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net967" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net966" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net965" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net964" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net963" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net962" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net961" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net960" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net959" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net958" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net957" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net956" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net955" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net954" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net953" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net952" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net951" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net950" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net949" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net948" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net947" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net946" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net945" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net944" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net943" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net942" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net941" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net940" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net939" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net938" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net937" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net936" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net935" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net934" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net933" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net932" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/_0830_" has 64 sinks.
[WARNING CTS-0041] Net "net931" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net930" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net929" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net928" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net927" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net926" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net925" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net924" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net923" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net922" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net921" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net920" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net919" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net918" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net917" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net916" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net915" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net914" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net913" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net912" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net911" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net910" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net909" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net908" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net907" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net906" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net905" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net904" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net903" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net902" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net901" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net900" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net899" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net898" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net897" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net896" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net895" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net894" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net893" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net892" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net891" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net890" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net889" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net888" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net887" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net886" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net885" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net884" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net883" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net882" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net881" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net880" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net879" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net878" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net877" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net876" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net875" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net874" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net873" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net872" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net871" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net870" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net869" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net868" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/_0830_" has 64 sinks.
[WARNING CTS-0041] Net "net867" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net866" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net865" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net864" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net863" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net862" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net861" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net860" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net859" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net858" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net857" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net856" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net855" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net854" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net853" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net852" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net851" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net850" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net849" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net848" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net847" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net846" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net845" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net844" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net843" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net842" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net841" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net840" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net839" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net838" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net837" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net836" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net835" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net834" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net833" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net832" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net831" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net830" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net829" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net828" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net827" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net826" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net825" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net824" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net823" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net822" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net821" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net820" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net819" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net818" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net817" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net816" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net815" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net814" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net813" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net812" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net811" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net810" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net809" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net808" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net807" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net806" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net805" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net804" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/_0830_" has 64 sinks.
[WARNING CTS-0041] Net "net803" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net802" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net801" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net800" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net799" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net798" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net797" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net796" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net795" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net794" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net793" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net792" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net791" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net790" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net789" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net788" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net787" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net786" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net785" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net784" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net783" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net782" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net781" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net780" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net779" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net778" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net777" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net776" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net775" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net774" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net773" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net772" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net771" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net770" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net769" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net768" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net767" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net766" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net765" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net764" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net763" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net762" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net761" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net760" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net759" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net758" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net757" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net756" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net755" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net754" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net753" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net752" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net751" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net750" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net749" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net748" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net747" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net746" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net745" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net744" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net743" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net742" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net741" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net740" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/_0830_" has 64 sinks.
[WARNING CTS-0041] Net "net739" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net738" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net737" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net736" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net735" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net734" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net733" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net732" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net731" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net730" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net729" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net728" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net727" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net726" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net725" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net724" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net723" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net722" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net721" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net720" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net719" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net718" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net717" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net716" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net715" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net714" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net713" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net712" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net711" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net710" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net709" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net708" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net707" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net706" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net705" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net704" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net703" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net702" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net701" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net700" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net699" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net698" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net697" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net696" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net695" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net694" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net693" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net692" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net691" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net690" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net689" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net688" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net687" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net686" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net685" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net684" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net683" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net682" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net681" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net680" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net679" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net678" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net677" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net676" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/_0830_" has 64 sinks.
[WARNING CTS-0041] Net "net675" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net674" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net673" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net672" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net671" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net670" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net669" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net668" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net667" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net666" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net665" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net664" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net663" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net662" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net661" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net660" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net659" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net658" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net657" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net656" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net655" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net654" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net653" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net652" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net651" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net650" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net649" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net648" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net647" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net646" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net645" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net644" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net643" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net642" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net641" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net640" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net639" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net638" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net637" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net636" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net635" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net634" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net633" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net632" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net631" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net630" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net629" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net628" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net627" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net626" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net625" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net624" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net623" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net622" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net621" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net620" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net619" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net618" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net617" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net616" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net615" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net614" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net613" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net612" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/_0830_" has 64 sinks.
[WARNING CTS-0041] Net "net611" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net610" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net609" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net608" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net607" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net606" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net605" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net604" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net603" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net602" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net601" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net600" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net599" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net598" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net597" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net596" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net595" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net594" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net593" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net592" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net591" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net590" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net589" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net588" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net587" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net586" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net585" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net584" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net583" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net582" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net581" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net580" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net579" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net578" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net577" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net576" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net575" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net574" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net573" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net572" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net571" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net570" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net569" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net568" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net567" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net566" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net565" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net564" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net563" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net562" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net561" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net560" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net559" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net558" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net557" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net556" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net555" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net554" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net553" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net552" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net551" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net550" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net549" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net548" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/_0830_" has 64 sinks.
[WARNING CTS-0041] Net "net547" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net546" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net545" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net544" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net543" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net542" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net541" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net540" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net539" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net538" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net537" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net536" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net535" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net534" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net533" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net532" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net531" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net530" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net529" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net528" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net527" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net526" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net525" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net524" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net523" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net522" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net521" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net520" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net519" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net518" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net517" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net516" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net515" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net514" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net513" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net512" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net511" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net510" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net509" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net508" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] message limit reached, this message will no longer print
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/_0830_" has 64 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/_023_" has 16 sinks.
[INFO CTS-0008] TritonCTS found 530 clock nets.
[INFO CTS-0097] Characterization used 4 buffer(s) types.
[INFO CTS-0027] Generating H-Tree topology for net clk_i.
[INFO CTS-0028]  Total number of sinks: 163.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(126405, 177975), (683735, 673225)].
[INFO CTS-0024]  Normalized sink region: [(9.02893, 12.7125), (48.8382, 48.0875)].
[INFO CTS-0025]     Width:  39.8093.
[INFO CTS-0026]     Height: 35.3750.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 82
    Sub-region size: 19.9046 X 35.3750
[INFO CTS-0034]     Segment length (rounded): 10.
    Key: 4320 outSlew: 2 load: 1 length: 8 isBuffered: false
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Level 2
    Direction: Vertical
    Sinks per sub-region: 41
    Sub-region size: 19.9046 X 17.6875
[INFO CTS-0034]     Segment length (rounded): 8.
    Key: 9460 outSlew: 3 load: 1 length: 8 isBuffered: false
 Out of 66 sinks, 10 sinks closer to other cluster.
 Out of 97 sinks, 24 sinks closer to other cluster.
 Level 3
    Direction: Horizontal
    Sinks per sub-region: 21
    Sub-region size: 9.9523 X 17.6875
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 98 outSlew: 1 load: 1 length: 4 isBuffered: true
 Out of 39 sinks, 3 sinks closer to other cluster.
 Out of 39 sinks, 3 sinks closer to other cluster.
 Level 4
    Direction: Vertical
    Sinks per sub-region: 11
    Sub-region size: 9.9523 X 8.8438
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 180 outSlew: 2 load: 1 length: 4 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 163.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/_0830_.
[INFO CTS-0028]  Total number of sinks: 64.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(536650, 268800), (590990, 293650)].
[INFO CTS-0024]  Normalized sink region: [(38.3321, 19.2), (42.2136, 20.975)].
[INFO CTS-0025]     Width:  3.8814.
[INFO CTS-0026]     Height: 1.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 32
    Sub-region size: 1.9407 X 1.7750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Level 2
    Direction: Vertical
    Sinks per sub-region: 16
    Sub-region size: 1.9407 X 0.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 32 sinks, 1 sinks closer to other cluster.
 Out of 32 sinks, 1 sinks closer to other cluster.
 Level 3
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 0.9704 X 0.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313924 outSlew: 3 load: 1 length: 1 isBuffered: false
 Out of 13 sinks, 1 sinks closer to other cluster.
 Out of 19 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 64.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(592280, 261975), (633220, 312375)].
[INFO CTS-0024]  Normalized sink region: [(42.3057, 18.7125), (45.23, 22.3125)].
[INFO CTS-0025]     Width:  2.9243.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.9243 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(526440, 261975), (551900, 312375)].
[INFO CTS-0024]  Normalized sink region: [(37.6029, 18.7125), (39.4214, 22.3125)].
[INFO CTS-0025]     Width:  1.8186.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8186 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(568620, 217175), (600160, 264425)].
[INFO CTS-0024]  Normalized sink region: [(40.6157, 15.5125), (42.8686, 18.8875)].
[INFO CTS-0025]     Width:  2.2529.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.2529 X 1.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(527300, 225225), (557600, 261975)].
[INFO CTS-0024]  Normalized sink region: [(37.6643, 16.0875), (39.8286, 18.7125)].
[INFO CTS-0025]     Width:  2.1643.
[INFO CTS-0026]     Height: 2.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.1643 X 1.3125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(529860, 225225), (559980, 264425)].
[INFO CTS-0024]  Normalized sink region: [(37.8471, 16.0875), (39.9986, 18.8875)].
[INFO CTS-0025]     Width:  2.1514.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.1514 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(594460, 258825), (625620, 323575)].
[INFO CTS-0024]  Normalized sink region: [(42.4614, 18.4875), (44.6871, 23.1125)].
[INFO CTS-0025]     Width:  2.2257.
[INFO CTS-0026]     Height: 4.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.2257 X 2.3125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(591800, 256375), (630560, 320425)].
[INFO CTS-0024]  Normalized sink region: [(42.2714, 18.3125), (45.04, 22.8875)].
[INFO CTS-0025]     Width:  2.7686.
[INFO CTS-0026]     Height: 4.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.7686 X 2.2875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(565580, 228375), (593700, 261975)].
[INFO CTS-0024]  Normalized sink region: [(40.3986, 16.3125), (42.4071, 18.7125)].
[INFO CTS-0025]     Width:  2.0086.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.0086 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(562160, 228375), (597880, 264425)].
[INFO CTS-0024]  Normalized sink region: [(40.1543, 16.3125), (42.7057, 18.8875)].
[INFO CTS-0025]     Width:  2.5514.
[INFO CTS-0026]     Height: 2.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.5514 X 1.2875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(595980, 264425), (641580, 323575)].
[INFO CTS-0024]  Normalized sink region: [(42.57, 18.8875), (45.8271, 23.1125)].
[INFO CTS-0025]     Width:  3.2571.
[INFO CTS-0026]     Height: 4.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.2571 X 2.1125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(595320, 267575), (638920, 320425)].
[INFO CTS-0024]  Normalized sink region: [(42.5229, 19.1125), (45.6371, 22.8875)].
[INFO CTS-0025]     Width:  3.1143.
[INFO CTS-0026]     Height: 3.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.1143 X 1.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(593800, 264425), (635500, 309225)].
[INFO CTS-0024]  Normalized sink region: [(42.4143, 18.8875), (45.3929, 22.0875)].
[INFO CTS-0025]     Width:  2.9786.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.9786 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(578500, 295575), (606240, 345975)].
[INFO CTS-0024]  Normalized sink region: [(41.3214, 21.1125), (43.3029, 24.7125)].
[INFO CTS-0025]     Width:  1.9814.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.9814 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(574700, 292425), (606620, 342825)].
[INFO CTS-0024]  Normalized sink region: [(41.05, 20.8875), (43.33, 24.4875)].
[INFO CTS-0025]     Width:  2.2800.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.2800 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(567480, 295575), (589900, 340375)].
[INFO CTS-0024]  Normalized sink region: [(40.5343, 21.1125), (42.1357, 24.3125)].
[INFO CTS-0025]     Width:  1.6014.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.6014 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(567480, 298025), (594840, 340375)].
[INFO CTS-0024]  Normalized sink region: [(40.5343, 21.2875), (42.4886, 24.3125)].
[INFO CTS-0025]     Width:  1.9543.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.9543 X 1.5125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(480840, 239575), (517700, 275625)].
[INFO CTS-0024]  Normalized sink region: [(34.3457, 17.1125), (36.9786, 19.6875)].
[INFO CTS-0025]     Width:  2.6329.
[INFO CTS-0026]     Height: 2.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3164 X 2.5750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(478940, 242025), (520460, 275625)].
[INFO CTS-0024]  Normalized sink region: [(34.21, 17.2875), (37.1757, 19.6875)].
[INFO CTS-0025]     Width:  2.9657.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4829 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(599020, 247625), (626480, 306775)].
[INFO CTS-0024]  Normalized sink region: [(42.7871, 17.6875), (44.7486, 21.9125)].
[INFO CTS-0025]     Width:  1.9614.
[INFO CTS-0026]     Height: 4.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.9614 X 2.1125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(593040, 250775), (626000, 309225)].
[INFO CTS-0024]  Normalized sink region: [(42.36, 17.9125), (44.7143, 22.0875)].
[INFO CTS-0025]     Width:  2.3543.
[INFO CTS-0026]     Height: 4.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.3543 X 2.0875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(523880, 214025), (554940, 256375)].
[INFO CTS-0024]  Normalized sink region: [(37.42, 15.2875), (39.6386, 18.3125)].
[INFO CTS-0025]     Width:  2.2186.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.2186 X 1.5125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(526540, 217175), (560260, 256375)].
[INFO CTS-0024]  Normalized sink region: [(37.61, 15.5125), (40.0186, 18.3125)].
[INFO CTS-0025]     Width:  2.4086.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.4086 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(564820, 217175), (594840, 264425)].
[INFO CTS-0024]  Normalized sink region: [(40.3443, 15.5125), (42.4886, 18.8875)].
[INFO CTS-0025]     Width:  2.1443.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.1443 X 1.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(523780, 295575), (558840, 331625)].
[INFO CTS-0024]  Normalized sink region: [(37.4129, 21.1125), (39.9171, 23.6875)].
[INFO CTS-0025]     Width:  2.5043.
[INFO CTS-0026]     Height: 2.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.5043 X 1.2875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(493480, 253225), (519600, 301175)].
[INFO CTS-0024]  Normalized sink region: [(35.2486, 18.0875), (37.1143, 21.5125)].
[INFO CTS-0025]     Width:  1.8657.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8657 X 1.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(527200, 292425), (558460, 334775)].
[INFO CTS-0024]  Normalized sink region: [(37.6571, 20.8875), (39.89, 23.9125)].
[INFO CTS-0025]     Width:  2.2329.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.2329 X 1.5125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(493480, 250775), (519220, 303625)].
[INFO CTS-0024]  Normalized sink region: [(35.2486, 17.9125), (37.0871, 21.6875)].
[INFO CTS-0025]     Width:  1.8386.
[INFO CTS-0026]     Height: 3.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8386 X 1.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(492720, 253225), (518840, 301175)].
[INFO CTS-0024]  Normalized sink region: [(35.1943, 18.0875), (37.06, 21.5125)].
[INFO CTS-0025]     Width:  1.8657.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8657 X 1.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(533280, 289975), (564820, 340375)].
[INFO CTS-0024]  Normalized sink region: [(38.0914, 20.7125), (40.3443, 24.3125)].
[INFO CTS-0025]     Width:  2.2529.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.2529 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(537460, 289975), (566720, 340375)].
[INFO CTS-0024]  Normalized sink region: [(38.39, 20.7125), (40.48, 24.3125)].
[INFO CTS-0025]     Width:  2.0900.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.0900 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(475240, 228375), (520360, 284375)].
[INFO CTS-0024]  Normalized sink region: [(33.9457, 16.3125), (37.1686, 20.3125)].
[INFO CTS-0025]     Width:  3.2229.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.2229 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(473340, 230825), (518460, 284375)].
[INFO CTS-0024]  Normalized sink region: [(33.81, 16.4875), (37.0329, 20.3125)].
[INFO CTS-0025]     Width:  3.2229.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.2229 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/_0830_.
[INFO CTS-0028]  Total number of sinks: 64.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(507390, 148050), (576170, 170450)].
[INFO CTS-0024]  Normalized sink region: [(36.2421, 10.575), (41.155, 12.175)].
[INFO CTS-0025]     Width:  4.9129.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 32
    Sub-region size: 2.4564 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 64 sinks, 1 sinks closer to other cluster.
 Level 2
    Direction: Vertical
    Sinks per sub-region: 16
    Sub-region size: 2.4564 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 38 sinks, 3 sinks closer to other cluster.
 Out of 26 sinks, 2 sinks closer to other cluster.
 Level 3
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.2282 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313924 outSlew: 3 load: 1 length: 1 isBuffered: false
 Out of 15 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 64.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(574700, 158025), (590660, 211575)].
[INFO CTS-0024]  Normalized sink region: [(41.05, 11.2875), (42.19, 15.1125)].
[INFO CTS-0025]     Width:  1.1400.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.1400 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(517800, 169225), (528720, 211575)].
[INFO CTS-0024]  Normalized sink region: [(36.9857, 12.0875), (37.7657, 15.1125)].
[INFO CTS-0025]     Width:  0.7800.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.7800 X 1.5125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(499080, 93975), (523400, 144375)].
[INFO CTS-0024]  Normalized sink region: [(35.6486, 6.7125), (37.3857, 10.3125)].
[INFO CTS-0025]     Width:  1.7371.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7371 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(468400, 105175), (526920, 152425)].
[INFO CTS-0024]  Normalized sink region: [(33.4571, 7.5125), (37.6371, 10.8875)].
[INFO CTS-0025]     Width:  4.1800.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.0900 X 3.3750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(469060, 102025), (531760, 149975)].
[INFO CTS-0024]  Normalized sink region: [(33.5043, 7.2875), (37.9829, 10.7125)].
[INFO CTS-0025]     Width:  4.4786.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.2393 X 3.4250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 3 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(533660, 163625), (565680, 202825)].
[INFO CTS-0024]  Normalized sink region: [(38.1186, 11.6875), (40.4057, 14.4875)].
[INFO CTS-0025]     Width:  2.2871.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.2871 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(538600, 161175), (567100, 202825)].
[INFO CTS-0024]  Normalized sink region: [(38.4714, 11.5125), (40.5071, 14.4875)].
[INFO CTS-0025]     Width:  2.0357.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.0357 X 1.4875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(491100, 93975), (532520, 149975)].
[INFO CTS-0024]  Normalized sink region: [(35.0786, 6.7125), (38.0371, 10.7125)].
[INFO CTS-0025]     Width:  2.9586.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.9586 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(489200, 93975), (529480, 149975)].
[INFO CTS-0024]  Normalized sink region: [(34.9429, 6.7125), (37.82, 10.7125)].
[INFO CTS-0025]     Width:  2.8771.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.8771 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(572420, 163625), (600540, 200375)].
[INFO CTS-0024]  Normalized sink region: [(40.8871, 11.6875), (42.8957, 14.3125)].
[INFO CTS-0025]     Width:  2.0086.
[INFO CTS-0026]     Height: 2.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.0086 X 1.3125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(571280, 163625), (599020, 200375)].
[INFO CTS-0024]  Normalized sink region: [(40.8057, 11.6875), (42.7871, 14.3125)].
[INFO CTS-0025]     Width:  1.9814.
[INFO CTS-0026]     Height: 2.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.9814 X 1.3125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(573280, 158025), (592940, 211575)].
[INFO CTS-0024]  Normalized sink region: [(40.9486, 11.2875), (42.3529, 15.1125)].
[INFO CTS-0025]     Width:  1.4043.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.4043 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(570520, 110775), (602820, 152425)].
[INFO CTS-0024]  Normalized sink region: [(40.7514, 7.9125), (43.0586, 10.8875)].
[INFO CTS-0025]     Width:  2.3071.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.3071 X 1.4875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(571660, 110775), (600540, 155575)].
[INFO CTS-0024]  Normalized sink region: [(40.8329, 7.9125), (42.8957, 11.1125)].
[INFO CTS-0025]     Width:  2.0629.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.0629 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(574700, 99575), (595220, 146825)].
[INFO CTS-0024]  Normalized sink region: [(41.05, 7.1125), (42.5157, 10.4875)].
[INFO CTS-0025]     Width:  1.4657.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.4657 X 1.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(572520, 99575), (591140, 144375)].
[INFO CTS-0024]  Normalized sink region: [(40.8943, 7.1125), (42.2243, 10.3125)].
[INFO CTS-0025]     Width:  1.3300.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.3300 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(485780, 158025), (510100, 200375)].
[INFO CTS-0024]  Normalized sink region: [(34.6986, 11.2875), (36.4357, 14.3125)].
[INFO CTS-0025]     Width:  1.7371.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7371 X 1.5125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(485020, 155575), (516560, 197225)].
[INFO CTS-0024]  Normalized sink region: [(34.6443, 11.1125), (36.8971, 14.0875)].
[INFO CTS-0025]     Width:  2.2529.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.2529 X 1.4875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(534040, 169225), (563680, 211575)].
[INFO CTS-0024]  Normalized sink region: [(38.1457, 12.0875), (40.2629, 15.1125)].
[INFO CTS-0025]     Width:  2.1171.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.1171 X 1.5125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(531380, 166775), (565300, 211575)].
[INFO CTS-0024]  Normalized sink region: [(37.9557, 11.9125), (40.3786, 15.1125)].
[INFO CTS-0025]     Width:  2.4229.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.4229 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(469920, 110775), (518560, 146825)].
[INFO CTS-0024]  Normalized sink region: [(33.5657, 7.9125), (37.04, 10.4875)].
[INFO CTS-0025]     Width:  3.4743.
[INFO CTS-0026]     Height: 2.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7371 X 2.5750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(475140, 102025), (523400, 149975)].
[INFO CTS-0024]  Normalized sink region: [(33.9386, 7.2875), (37.3857, 10.7125)].
[INFO CTS-0025]     Width:  3.4471.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7236 X 3.4250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(495660, 93975), (520840, 146825)].
[INFO CTS-0024]  Normalized sink region: [(35.4043, 6.7125), (37.2029, 10.4875)].
[INFO CTS-0025]     Width:  1.7986.
[INFO CTS-0026]     Height: 3.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7986 X 1.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(533660, 107625), (564440, 144375)].
[INFO CTS-0024]  Normalized sink region: [(38.1186, 7.6875), (40.3171, 10.3125)].
[INFO CTS-0025]     Width:  2.1986.
[INFO CTS-0026]     Height: 2.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.1986 X 1.3125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(469160, 163625), (508300, 222775)].
[INFO CTS-0024]  Normalized sink region: [(33.5114, 11.6875), (36.3071, 15.9125)].
[INFO CTS-0025]     Width:  2.7957.
[INFO CTS-0026]     Height: 4.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.7957 X 2.1125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(536320, 102025), (561500, 141225)].
[INFO CTS-0024]  Normalized sink region: [(38.3086, 7.2875), (40.1071, 10.0875)].
[INFO CTS-0025]     Width:  1.7986.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7986 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(466880, 158025), (513520, 219625)].
[INFO CTS-0024]  Normalized sink region: [(33.3486, 11.2875), (36.68, 15.6875)].
[INFO CTS-0025]     Width:  3.3314.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.3314 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(466780, 158025), (514000, 217175)].
[INFO CTS-0024]  Normalized sink region: [(33.3414, 11.2875), (36.7143, 15.5125)].
[INFO CTS-0025]     Width:  3.3729.
[INFO CTS-0026]     Height: 4.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.3729 X 2.1125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(539740, 96425), (563780, 146825)].
[INFO CTS-0024]  Normalized sink region: [(38.5529, 6.8875), (40.27, 10.4875)].
[INFO CTS-0025]     Width:  1.7171.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7171 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(542780, 93975), (567100, 149975)].
[INFO CTS-0024]  Normalized sink region: [(38.77, 6.7125), (40.5071, 10.7125)].
[INFO CTS-0025]     Width:  1.7371.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7371 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(478180, 163625), (515800, 205975)].
[INFO CTS-0024]  Normalized sink region: [(34.1557, 11.6875), (36.8429, 14.7125)].
[INFO CTS-0025]     Width:  2.6871.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.6871 X 1.5125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(479320, 163625), (515800, 211575)].
[INFO CTS-0024]  Normalized sink region: [(34.2371, 11.6875), (36.8429, 15.1125)].
[INFO CTS-0025]     Width:  2.6057.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.6057 X 1.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/_0830_.
[INFO CTS-0028]  Total number of sinks: 64.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(178580, 500850), (251650, 526400)].
[INFO CTS-0024]  Normalized sink region: [(12.7557, 35.775), (17.975, 37.6)].
[INFO CTS-0025]     Width:  5.2193.
[INFO CTS-0026]     Height: 1.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 32
    Sub-region size: 2.6096 X 1.8250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Level 2
    Direction: Vertical
    Sinks per sub-region: 16
    Sub-region size: 2.6096 X 0.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 27 sinks, 4 sinks closer to other cluster.
 Level 3
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3048 X 0.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313924 outSlew: 3 load: 1 length: 1 isBuffered: false
 Out of 11 sinks, 1 sinks closer to other cluster.
 Out of 16 sinks, 3 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 64.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(250560, 519575), (271560, 558775)].
[INFO CTS-0024]  Normalized sink region: [(17.8971, 37.1125), (19.3971, 39.9125)].
[INFO CTS-0025]     Width:  1.5000.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.5000 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(212560, 457975), (222820, 497175)].
[INFO CTS-0024]  Normalized sink region: [(15.1829, 32.7125), (15.9157, 35.5125)].
[INFO CTS-0025]     Width:  0.7329.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.7329 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(177220, 432425), (201540, 497175)].
[INFO CTS-0024]  Normalized sink region: [(12.6586, 30.8875), (14.3957, 35.5125)].
[INFO CTS-0025]     Width:  1.7371.
[INFO CTS-0026]     Height: 4.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7371 X 2.3125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(160880, 466025), (207720, 505225)].
[INFO CTS-0024]  Normalized sink region: [(11.4914, 33.2875), (14.8371, 36.0875)].
[INFO CTS-0025]     Width:  3.3457.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6729 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(157940, 463575), (203820, 505225)].
[INFO CTS-0024]  Normalized sink region: [(11.2814, 33.1125), (14.5586, 36.0875)].
[INFO CTS-0025]     Width:  3.2771.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6386 X 2.9750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(214460, 519575), (240680, 561225)].
[INFO CTS-0024]  Normalized sink region: [(15.3186, 37.1125), (17.1914, 40.0875)].
[INFO CTS-0025]     Width:  1.8729.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8729 X 1.4875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(215220, 516425), (243340, 561225)].
[INFO CTS-0024]  Normalized sink region: [(15.3729, 36.8875), (17.3814, 40.0875)].
[INFO CTS-0025]     Width:  2.0086.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.0086 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(170860, 438025), (206480, 497175)].
[INFO CTS-0024]  Normalized sink region: [(12.2043, 31.2875), (14.7486, 35.5125)].
[INFO CTS-0025]     Width:  2.5443.
[INFO CTS-0026]     Height: 4.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.5443 X 2.1125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(170480, 443625), (209520, 499625)].
[INFO CTS-0024]  Normalized sink region: [(12.1771, 31.6875), (14.9657, 35.6875)].
[INFO CTS-0025]     Width:  2.7886.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.7886 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(248280, 513975), (283240, 553175)].
[INFO CTS-0024]  Normalized sink region: [(17.7343, 36.7125), (20.2314, 39.5125)].
[INFO CTS-0025]     Width:  2.4971.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.4971 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(248280, 513975), (285520, 550025)].
[INFO CTS-0024]  Normalized sink region: [(17.7343, 36.7125), (20.3943, 39.2875)].
[INFO CTS-0025]     Width:  2.6600.
[INFO CTS-0026]     Height: 2.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3300 X 2.5750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(247900, 522025), (274120, 558775)].
[INFO CTS-0024]  Normalized sink region: [(17.7071, 37.2875), (19.58, 39.9125)].
[INFO CTS-0025]     Width:  1.8729.
[INFO CTS-0026]     Height: 2.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8729 X 1.3125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(242200, 474775), (281340, 505225)].
[INFO CTS-0024]  Normalized sink region: [(17.3, 33.9125), (20.0957, 36.0875)].
[INFO CTS-0025]     Width:  2.7957.
[INFO CTS-0026]     Height: 2.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3979 X 2.1750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(241160, 471625), (288560, 505225)].
[INFO CTS-0024]  Normalized sink region: [(17.2257, 33.6875), (20.6114, 36.0875)].
[INFO CTS-0025]     Width:  3.3857.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6929 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(249800, 457975), (281340, 510825)].
[INFO CTS-0024]  Normalized sink region: [(17.8429, 32.7125), (20.0957, 36.4875)].
[INFO CTS-0025]     Width:  2.2529.
[INFO CTS-0026]     Height: 3.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.2529 X 1.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(250560, 463575), (284380, 510825)].
[INFO CTS-0024]  Normalized sink region: [(17.8971, 33.1125), (20.3129, 36.4875)].
[INFO CTS-0025]     Width:  2.4157.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.4157 X 1.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(183300, 525175), (203440, 566825)].
[INFO CTS-0024]  Normalized sink region: [(13.0929, 37.5125), (14.5314, 40.4875)].
[INFO CTS-0025]     Width:  1.4386.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.4386 X 1.4875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(182160, 525175), (203440, 564375)].
[INFO CTS-0024]  Normalized sink region: [(13.0114, 37.5125), (14.5314, 40.3125)].
[INFO CTS-0025]     Width:  1.5200.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.5200 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(208760, 522025), (235080, 569975)].
[INFO CTS-0024]  Normalized sink region: [(14.9114, 37.2875), (16.7914, 40.7125)].
[INFO CTS-0025]     Width:  1.8800.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8800 X 1.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(208860, 525175), (238500, 569975)].
[INFO CTS-0024]  Normalized sink region: [(14.9186, 37.5125), (17.0357, 40.7125)].
[INFO CTS-0025]     Width:  2.1171.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.1171 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(163260, 457975), (197360, 505225)].
[INFO CTS-0024]  Normalized sink region: [(11.6614, 32.7125), (14.0971, 36.0875)].
[INFO CTS-0025]     Width:  2.4357.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.4357 X 1.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(165820, 454825), (200400, 502775)].
[INFO CTS-0024]  Normalized sink region: [(11.8443, 32.4875), (14.3143, 35.9125)].
[INFO CTS-0025]     Width:  2.4700.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.4700 X 1.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(173520, 435575), (201920, 494025)].
[INFO CTS-0024]  Normalized sink region: [(12.3943, 31.1125), (14.4229, 35.2875)].
[INFO CTS-0025]     Width:  2.0286.
[INFO CTS-0026]     Height: 4.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.0286 X 2.0875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(221300, 443625), (257120, 499625)].
[INFO CTS-0024]  Normalized sink region: [(15.8071, 31.6875), (18.3657, 35.6875)].
[INFO CTS-0025]     Width:  2.5586.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.5586 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(156420, 519575), (174180, 566825)].
[INFO CTS-0024]  Normalized sink region: [(11.1729, 37.1125), (12.4414, 40.4875)].
[INFO CTS-0025]     Width:  1.2686.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.2686 X 1.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(228140, 443625), (264240, 502775)].
[INFO CTS-0024]  Normalized sink region: [(16.2957, 31.6875), (18.8743, 35.9125)].
[INFO CTS-0025]     Width:  2.5786.
[INFO CTS-0026]     Height: 4.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.5786 X 2.1125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(157840, 510825), (177220, 578025)].
[INFO CTS-0024]  Normalized sink region: [(11.2743, 36.4875), (12.6586, 41.2875)].
[INFO CTS-0025]     Width:  1.3843.
[INFO CTS-0026]     Height: 4.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.3843 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(155180, 513975), (176940, 575575)].
[INFO CTS-0024]  Normalized sink region: [(11.0843, 36.7125), (12.6386, 41.1125)].
[INFO CTS-0025]     Width:  1.5543.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.5543 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(227760, 454825), (261200, 505225)].
[INFO CTS-0024]  Normalized sink region: [(16.2686, 32.4875), (18.6571, 36.0875)].
[INFO CTS-0025]     Width:  2.3886.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.3886 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(230140, 454825), (265000, 508375)].
[INFO CTS-0024]  Normalized sink region: [(16.4386, 32.4875), (18.9286, 36.3125)].
[INFO CTS-0025]     Width:  2.4900.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.4900 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(177220, 519575), (202780, 578025)].
[INFO CTS-0024]  Normalized sink region: [(12.6586, 37.1125), (14.4843, 41.2875)].
[INFO CTS-0025]     Width:  1.8257.
[INFO CTS-0026]     Height: 4.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8257 X 2.0875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(174180, 522025), (205440, 578025)].
[INFO CTS-0024]  Normalized sink region: [(12.4414, 37.2875), (14.6743, 41.2875)].
[INFO CTS-0025]     Width:  2.2329.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.2329 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/_0830_.
[INFO CTS-0028]  Total number of sinks: 64.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(79780, 472850), (138410, 500850)].
[INFO CTS-0024]  Normalized sink region: [(5.69857, 33.775), (9.88643, 35.775)].
[INFO CTS-0025]     Width:  4.1879.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 32
    Sub-region size: 2.0939 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 64 sinks, 2 sinks closer to other cluster.
 Level 2
    Direction: Vertical
    Sinks per sub-region: 16
    Sub-region size: 2.0939 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Level 3
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.0470 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313924 outSlew: 3 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 64.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(138080, 413175), (154520, 471625)].
[INFO CTS-0024]  Normalized sink region: [(9.86286, 29.5125), (11.0371, 33.6875)].
[INFO CTS-0025]     Width:  1.1743.
[INFO CTS-0026]     Height: 4.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.1743 X 2.0875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(108820, 446775), (132100, 477225)].
[INFO CTS-0024]  Normalized sink region: [(7.77286, 31.9125), (9.43571, 34.0875)].
[INFO CTS-0025]     Width:  1.6629.
[INFO CTS-0026]     Height: 2.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.6629 X 1.0875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(62840, 502775), (101220, 566825)].
[INFO CTS-0024]  Normalized sink region: [(4.48857, 35.9125), (7.23, 40.4875)].
[INFO CTS-0025]     Width:  2.7414.
[INFO CTS-0026]     Height: 4.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.7414 X 2.2875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(60180, 482825), (91440, 533225)].
[INFO CTS-0024]  Normalized sink region: [(4.29857, 34.4875), (6.53143, 38.0875)].
[INFO CTS-0025]     Width:  2.2329.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.2329 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 3 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(58760, 485975), (88680, 536375)].
[INFO CTS-0024]  Normalized sink region: [(4.19714, 34.7125), (6.33429, 38.3125)].
[INFO CTS-0025]     Width:  2.1371.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.1371 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(62460, 426825), (85260, 471625)].
[INFO CTS-0024]  Normalized sink region: [(4.46143, 30.4875), (6.09, 33.6875)].
[INFO CTS-0025]     Width:  1.6286.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.6286 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(62840, 424375), (84880, 469175)].
[INFO CTS-0024]  Normalized sink region: [(4.48857, 30.3125), (6.06286, 33.5125)].
[INFO CTS-0025]     Width:  1.5743.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.5743 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(56380, 499625), (99700, 553175)].
[INFO CTS-0024]  Normalized sink region: [(4.02714, 35.6875), (7.12143, 39.5125)].
[INFO CTS-0025]     Width:  3.0943.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.0943 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(56100, 497175), (106920, 555625)].
[INFO CTS-0024]  Normalized sink region: [(4.00714, 35.5125), (7.63714, 39.6875)].
[INFO CTS-0025]     Width:  3.6300.
[INFO CTS-0026]     Height: 4.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.6300 X 2.0875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(131620, 421225), (162400, 477225)].
[INFO CTS-0024]  Normalized sink region: [(9.40143, 30.0875), (11.6, 34.0875)].
[INFO CTS-0025]     Width:  2.1986.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.1986 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(129820, 426825), (162400, 474775)].
[INFO CTS-0024]  Normalized sink region: [(9.27286, 30.4875), (11.6, 33.9125)].
[INFO CTS-0025]     Width:  2.3271.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.3271 X 1.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(136180, 413175), (157840, 466025)].
[INFO CTS-0024]  Normalized sink region: [(9.72714, 29.5125), (11.2743, 33.2875)].
[INFO CTS-0025]     Width:  1.5471.
[INFO CTS-0026]     Height: 3.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.5471 X 1.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(128300, 491575), (157080, 547575)].
[INFO CTS-0024]  Normalized sink region: [(9.16429, 35.1125), (11.22, 39.1125)].
[INFO CTS-0025]     Width:  2.0557.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.0557 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(129340, 494025), (153000, 550025)].
[INFO CTS-0024]  Normalized sink region: [(9.23857, 35.2875), (10.9286, 39.2875)].
[INFO CTS-0025]     Width:  1.6900.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.6900 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(133620, 499625), (146920, 561225)].
[INFO CTS-0024]  Normalized sink region: [(9.54429, 35.6875), (10.4943, 40.0875)].
[INFO CTS-0025]     Width:  0.9500.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.9500 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(136180, 497175), (151000, 561225)].
[INFO CTS-0024]  Normalized sink region: [(9.72714, 35.5125), (10.7857, 40.0875)].
[INFO CTS-0025]     Width:  1.0586.
[INFO CTS-0026]     Height: 4.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.0586 X 2.2875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(114140, 410025), (130480, 474775)].
[INFO CTS-0024]  Normalized sink region: [(8.15286, 29.2875), (9.32, 33.9125)].
[INFO CTS-0025]     Width:  1.1671.
[INFO CTS-0026]     Height: 4.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.1671 X 2.3125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(114140, 404425), (137700, 471625)].
[INFO CTS-0024]  Normalized sink region: [(8.15286, 28.8875), (9.83571, 33.6875)].
[INFO CTS-0025]     Width:  1.6829.
[INFO CTS-0026]     Height: 4.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.6829 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(62460, 415625), (90580, 477225)].
[INFO CTS-0024]  Normalized sink region: [(4.46143, 29.6875), (6.47, 34.0875)].
[INFO CTS-0025]     Width:  2.0086.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.0086 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(62460, 415625), (84120, 480375)].
[INFO CTS-0024]  Normalized sink region: [(4.46143, 29.6875), (6.00857, 34.3125)].
[INFO CTS-0025]     Width:  1.5471.
[INFO CTS-0026]     Height: 4.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.5471 X 2.3125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(58000, 491575), (91060, 544425)].
[INFO CTS-0024]  Normalized sink region: [(4.14286, 35.1125), (6.50429, 38.8875)].
[INFO CTS-0025]     Width:  2.3614.
[INFO CTS-0026]     Height: 3.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.3614 X 1.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(61700, 488425), (95520, 544425)].
[INFO CTS-0024]  Normalized sink region: [(4.40714, 34.8875), (6.82286, 38.8875)].
[INFO CTS-0025]     Width:  2.4157.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.4157 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(59800, 502775), (103220, 566825)].
[INFO CTS-0024]  Normalized sink region: [(4.27143, 35.9125), (7.37286, 40.4875)].
[INFO CTS-0025]     Width:  3.1014.
[INFO CTS-0026]     Height: 4.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.1014 X 2.2875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(94100, 499625), (122980, 550025)].
[INFO CTS-0024]  Normalized sink region: [(6.72143, 35.6875), (8.78429, 39.2875)].
[INFO CTS-0025]     Width:  2.0629.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.0629 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(89440, 410025), (106260, 469175)].
[INFO CTS-0024]  Normalized sink region: [(6.38857, 29.2875), (7.59, 33.5125)].
[INFO CTS-0025]     Width:  1.2014.
[INFO CTS-0026]     Height: 4.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.2014 X 2.1125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(97420, 499625), (124500, 553175)].
[INFO CTS-0024]  Normalized sink region: [(6.95857, 35.6875), (8.89286, 39.5125)].
[INFO CTS-0025]     Width:  1.9343.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.9343 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(86780, 396375), (106540, 471625)].
[INFO CTS-0024]  Normalized sink region: [(6.19857, 28.3125), (7.61, 33.6875)].
[INFO CTS-0025]     Width:  1.4114.
[INFO CTS-0026]     Height: 5.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.4114 X 2.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(87540, 398825), (107400, 469175)].
[INFO CTS-0024]  Normalized sink region: [(6.25286, 28.4875), (7.67143, 33.5125)].
[INFO CTS-0025]     Width:  1.4186.
[INFO CTS-0026]     Height: 5.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.4186 X 2.5125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(95140, 502775), (126680, 569975)].
[INFO CTS-0024]  Normalized sink region: [(6.79571, 35.9125), (9.04857, 40.7125)].
[INFO CTS-0025]     Width:  2.2529.
[INFO CTS-0026]     Height: 4.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.2529 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(101980, 508375), (128200, 566825)].
[INFO CTS-0024]  Normalized sink region: [(7.28429, 36.3125), (9.15714, 40.4875)].
[INFO CTS-0025]     Width:  1.8729.
[INFO CTS-0026]     Height: 4.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8729 X 2.0875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(103220, 393225), (129440, 474775)].
[INFO CTS-0024]  Normalized sink region: [(7.37286, 28.0875), (9.24571, 33.9125)].
[INFO CTS-0025]     Width:  1.8729.
[INFO CTS-0026]     Height: 5.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8729 X 2.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(103880, 396375), (136180, 469175)].
[INFO CTS-0024]  Normalized sink region: [(7.42, 28.3125), (9.72714, 33.5125)].
[INFO CTS-0025]     Width:  2.3071.
[INFO CTS-0026]     Height: 5.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.3071 X 2.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/_0830_.
[INFO CTS-0028]  Total number of sinks: 64.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(98400, 148050), (128530, 201600)].
[INFO CTS-0024]  Normalized sink region: [(7.02857, 10.575), (9.18071, 14.4)].
[INFO CTS-0025]     Width:  2.1521.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 32
    Sub-region size: 2.1521 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 16
    Sub-region size: 1.0761 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Level 3
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.0761 X 0.9562
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313924 outSlew: 3 load: 1 length: 1 isBuffered: false
 Out of 12 sinks, 1 sinks closer to other cluster.
 Out of 20 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 64.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(60560, 186025), (108440, 230825)].
[INFO CTS-0024]  Normalized sink region: [(4.32571, 13.2875), (7.74571, 16.4875)].
[INFO CTS-0025]     Width:  3.4200.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7100 X 3.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(132000, 186025), (159080, 230825)].
[INFO CTS-0024]  Normalized sink region: [(9.42857, 13.2875), (11.3629, 16.4875)].
[INFO CTS-0025]     Width:  1.9343.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.9343 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(126680, 118825), (172660, 155575)].
[INFO CTS-0024]  Normalized sink region: [(9.04857, 8.4875), (12.3329, 11.1125)].
[INFO CTS-0025]     Width:  3.2843.
[INFO CTS-0026]     Height: 2.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6421 X 2.6250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(117940, 141225), (168860, 177975)].
[INFO CTS-0024]  Normalized sink region: [(8.42429, 10.0875), (12.0614, 12.7125)].
[INFO CTS-0025]     Width:  3.6371.
[INFO CTS-0026]     Height: 2.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8186 X 2.6250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(118700, 138775), (167340, 174825)].
[INFO CTS-0024]  Normalized sink region: [(8.47857, 9.9125), (11.9529, 12.4875)].
[INFO CTS-0025]     Width:  3.4743.
[INFO CTS-0026]     Height: 2.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7371 X 2.5750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(48400, 183575), (102360, 230825)].
[INFO CTS-0024]  Normalized sink region: [(3.45714, 13.1125), (7.31143, 16.4875)].
[INFO CTS-0025]     Width:  3.8543.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9271 X 3.3750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(50680, 183575), (101600, 225225)].
[INFO CTS-0024]  Normalized sink region: [(3.62, 13.1125), (7.25714, 16.0875)].
[INFO CTS-0025]     Width:  3.6371.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8186 X 2.9750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(120320, 124425), (164400, 163625)].
[INFO CTS-0024]  Normalized sink region: [(8.59429, 8.8875), (11.7429, 11.6875)].
[INFO CTS-0025]     Width:  3.1486.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5743 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(121840, 127575), (165160, 161175)].
[INFO CTS-0024]  Normalized sink region: [(8.70286, 9.1125), (11.7971, 11.5125)].
[INFO CTS-0025]     Width:  3.0943.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5471 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(57900, 194775), (108820, 239575)].
[INFO CTS-0024]  Normalized sink region: [(4.13571, 13.9125), (7.77286, 17.1125)].
[INFO CTS-0025]     Width:  3.6371.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8186 X 3.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(61420, 194775), (105020, 239575)].
[INFO CTS-0024]  Normalized sink region: [(4.38714, 13.9125), (7.50143, 17.1125)].
[INFO CTS-0025]     Width:  3.1143.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.1143 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(60940, 191625), (108060, 230825)].
[INFO CTS-0024]  Normalized sink region: [(4.35286, 13.6875), (7.71857, 16.4875)].
[INFO CTS-0025]     Width:  3.3657.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6829 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(116800, 186025), (183300, 245175)].
[INFO CTS-0024]  Normalized sink region: [(8.34286, 13.2875), (13.0929, 17.5125)].
[INFO CTS-0025]     Width:  4.7500.
[INFO CTS-0026]     Height: 4.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.3750 X 4.2250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(117660, 189175), (178460, 239575)].
[INFO CTS-0024]  Normalized sink region: [(8.40429, 13.5125), (12.7471, 17.1125)].
[INFO CTS-0025]     Width:  4.3429.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.1714 X 3.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(125160, 197225), (186720, 239575)].
[INFO CTS-0024]  Normalized sink region: [(8.94, 14.0875), (13.3371, 17.1125)].
[INFO CTS-0025]     Width:  4.3971.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.1986 X 3.0250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(128960, 197225), (189760, 239575)].
[INFO CTS-0024]  Normalized sink region: [(9.21143, 14.0875), (13.5543, 17.1125)].
[INFO CTS-0025]     Width:  4.3429.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.1714 X 3.0250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(59420, 135625), (111100, 152425)].
[INFO CTS-0024]  Normalized sink region: [(4.24429, 9.6875), (7.93571, 10.8875)].
[INFO CTS-0025]     Width:  3.6914.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8457 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(62460, 130025), (111100, 149975)].
[INFO CTS-0024]  Normalized sink region: [(4.46143, 9.2875), (7.93571, 10.7125)].
[INFO CTS-0025]     Width:  3.4743.
[INFO CTS-0026]     Height: 1.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7371 X 1.4250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(48120, 183575), (108060, 217175)].
[INFO CTS-0024]  Normalized sink region: [(3.43714, 13.1125), (7.71857, 15.5125)].
[INFO CTS-0025]     Width:  4.2814.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.1407 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(44980, 180425), (105020, 219625)].
[INFO CTS-0024]  Normalized sink region: [(3.21286, 12.8875), (7.50143, 15.6875)].
[INFO CTS-0025]     Width:  4.2886.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.1443 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(122600, 144375), (179500, 172375)].
[INFO CTS-0024]  Normalized sink region: [(8.75714, 10.3125), (12.8214, 12.3125)].
[INFO CTS-0025]     Width:  4.0643.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.0321 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(127440, 141225), (184820, 177975)].
[INFO CTS-0024]  Normalized sink region: [(9.10286, 10.0875), (13.2014, 12.7125)].
[INFO CTS-0025]     Width:  4.0986.
[INFO CTS-0026]     Height: 2.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.0493 X 2.6250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(127540, 118825), (172280, 155575)].
[INFO CTS-0024]  Normalized sink region: [(9.11, 8.4875), (12.3057, 11.1125)].
[INFO CTS-0025]     Width:  3.1957.
[INFO CTS-0026]     Height: 2.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5979 X 2.6250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(114140, 180425), (168960, 222775)].
[INFO CTS-0024]  Normalized sink region: [(8.15286, 12.8875), (12.0686, 15.9125)].
[INFO CTS-0025]     Width:  3.9157.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9579 X 3.0250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(48020, 158025), (100940, 180425)].
[INFO CTS-0024]  Normalized sink region: [(3.43, 11.2875), (7.21, 12.8875)].
[INFO CTS-0025]     Width:  3.7800.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8900 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(116800, 180425), (172660, 219625)].
[INFO CTS-0024]  Normalized sink region: [(8.34286, 12.8875), (12.3329, 15.6875)].
[INFO CTS-0025]     Width:  3.9900.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9950 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(48880, 155575), (98560, 177975)].
[INFO CTS-0024]  Normalized sink region: [(3.49143, 11.1125), (7.04, 12.7125)].
[INFO CTS-0025]     Width:  3.5486.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7743 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(52300, 152425), (97800, 174825)].
[INFO CTS-0024]  Normalized sink region: [(3.73571, 10.8875), (6.98571, 12.4875)].
[INFO CTS-0025]     Width:  3.2500.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6250 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(116800, 183575), (166680, 225225)].
[INFO CTS-0024]  Normalized sink region: [(8.34286, 13.1125), (11.9057, 16.0875)].
[INFO CTS-0025]     Width:  3.5629.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7814 X 2.9750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(115280, 186025), (170760, 230825)].
[INFO CTS-0024]  Normalized sink region: [(8.23429, 13.2875), (12.1971, 16.4875)].
[INFO CTS-0025]     Width:  3.9629.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9814 X 3.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(52680, 124425), (107300, 146825)].
[INFO CTS-0024]  Normalized sink region: [(3.76286, 8.8875), (7.66429, 10.4875)].
[INFO CTS-0025]     Width:  3.9014.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9507 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(53060, 124425), (104260, 149975)].
[INFO CTS-0024]  Normalized sink region: [(3.79, 8.8875), (7.44714, 10.7125)].
[INFO CTS-0025]     Width:  3.6571.
[INFO CTS-0026]     Height: 1.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8286 X 1.8250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/_0830_.
[INFO CTS-0028]  Total number of sinks: 64.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(99920, 282450), (127770, 332850)].
[INFO CTS-0024]  Normalized sink region: [(7.13714, 20.175), (9.12643, 23.775)].
[INFO CTS-0025]     Width:  1.9893.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 32
    Sub-region size: 1.9893 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 16
    Sub-region size: 0.9946 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Level 3
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.9946 X 0.9000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313924 outSlew: 3 load: 1 length: 1 isBuffered: false
 Out of 15 sinks, 1 sinks closer to other cluster.
 Out of 13 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 64.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(62840, 329175), (102360, 351575)].
[INFO CTS-0024]  Normalized sink region: [(4.48857, 23.5125), (7.31143, 25.1125)].
[INFO CTS-0025]     Width:  2.8229.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4114 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(129820, 264425), (152140, 289975)].
[INFO CTS-0024]  Normalized sink region: [(9.27286, 18.8875), (10.8671, 20.7125)].
[INFO CTS-0025]     Width:  1.5943.
[INFO CTS-0026]     Height: 1.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.5943 X 0.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(143020, 261975), (191280, 298025)].
[INFO CTS-0024]  Normalized sink region: [(10.2157, 18.7125), (13.6629, 21.2875)].
[INFO CTS-0025]     Width:  3.4471.
[INFO CTS-0026]     Height: 2.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7236 X 2.5750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(120320, 256375), (162400, 312375)].
[INFO CTS-0024]  Normalized sink region: [(8.59429, 18.3125), (11.6, 22.3125)].
[INFO CTS-0025]     Width:  3.0057.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.0057 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(119460, 253225), (165440, 309225)].
[INFO CTS-0024]  Normalized sink region: [(8.53286, 18.0875), (11.8171, 22.0875)].
[INFO CTS-0025]     Width:  3.2843.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.2843 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(50020, 301175), (100840, 331625)].
[INFO CTS-0024]  Normalized sink region: [(3.57286, 21.5125), (7.20286, 23.6875)].
[INFO CTS-0025]     Width:  3.6300.
[INFO CTS-0026]     Height: 2.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8150 X 2.1750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(51540, 306775), (96660, 331625)].
[INFO CTS-0024]  Normalized sink region: [(3.68143, 21.9125), (6.90429, 23.6875)].
[INFO CTS-0025]     Width:  3.2229.
[INFO CTS-0026]     Height: 1.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6114 X 1.7750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(133240, 256375), (188240, 312375)].
[INFO CTS-0024]  Normalized sink region: [(9.51714, 18.3125), (13.4457, 22.3125)].
[INFO CTS-0025]     Width:  3.9286.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.9286 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(130860, 250775), (183300, 312375)].
[INFO CTS-0024]  Normalized sink region: [(9.34714, 17.9125), (13.0929, 22.3125)].
[INFO CTS-0025]     Width:  3.7457.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.7457 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(57240, 331625), (102740, 365225)].
[INFO CTS-0024]  Normalized sink region: [(4.08857, 23.6875), (7.33857, 26.0875)].
[INFO CTS-0025]     Width:  3.2500.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6250 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(55720, 334775), (106160, 359625)].
[INFO CTS-0024]  Normalized sink region: [(3.98, 23.9125), (7.58286, 25.6875)].
[INFO CTS-0025]     Width:  3.6029.
[INFO CTS-0026]     Height: 1.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8014 X 1.7750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(66640, 331625), (106540, 354025)].
[INFO CTS-0024]  Normalized sink region: [(4.76, 23.6875), (7.61, 25.2875)].
[INFO CTS-0025]     Width:  2.8500.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4250 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(121360, 320425), (159460, 385175)].
[INFO CTS-0024]  Normalized sink region: [(8.66857, 22.8875), (11.39, 27.5125)].
[INFO CTS-0025]     Width:  2.7214.
[INFO CTS-0026]     Height: 4.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.7214 X 2.3125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(119080, 317975), (155940, 387625)].
[INFO CTS-0024]  Normalized sink region: [(8.50571, 22.7125), (11.1386, 27.6875)].
[INFO CTS-0025]     Width:  2.6329.
[INFO CTS-0026]     Height: 4.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.6329 X 2.4875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(128960, 320425), (163540, 373975)].
[INFO CTS-0024]  Normalized sink region: [(9.21143, 22.8875), (11.6814, 26.7125)].
[INFO CTS-0025]     Width:  2.4700.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.4700 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(125160, 323575), (163540, 376425)].
[INFO CTS-0024]  Normalized sink region: [(8.94, 23.1125), (11.6814, 26.8875)].
[INFO CTS-0025]     Width:  2.7414.
[INFO CTS-0026]     Height: 3.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.7414 X 1.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(65880, 250775), (113760, 289975)].
[INFO CTS-0024]  Normalized sink region: [(4.70571, 17.9125), (8.12571, 20.7125)].
[INFO CTS-0025]     Width:  3.4200.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7100 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(64740, 247625), (109960, 289975)].
[INFO CTS-0024]  Normalized sink region: [(4.62429, 17.6875), (7.85429, 20.7125)].
[INFO CTS-0025]     Width:  3.2300.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6150 X 3.0250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(62080, 295575), (99320, 320425)].
[INFO CTS-0024]  Normalized sink region: [(4.43429, 21.1125), (7.09429, 22.8875)].
[INFO CTS-0025]     Width:  2.6600.
[INFO CTS-0026]     Height: 1.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3300 X 1.7750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(57900, 298025), (98180, 323575)].
[INFO CTS-0024]  Normalized sink region: [(4.13571, 21.2875), (7.01286, 23.1125)].
[INFO CTS-0025]     Width:  2.8771.
[INFO CTS-0026]     Height: 1.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4386 X 1.8250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(119560, 245175), (166960, 303625)].
[INFO CTS-0024]  Normalized sink region: [(8.54, 17.5125), (11.9257, 21.6875)].
[INFO CTS-0025]     Width:  3.3857.
[INFO CTS-0026]     Height: 4.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.3857 X 2.0875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(120980, 245175), (170380, 306775)].
[INFO CTS-0024]  Normalized sink region: [(8.64143, 17.5125), (12.17, 21.9125)].
[INFO CTS-0025]     Width:  3.5286.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.5286 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(138460, 258825), (186340, 295575)].
[INFO CTS-0024]  Normalized sink region: [(9.89, 18.4875), (13.31, 21.1125)].
[INFO CTS-0025]     Width:  3.4200.
[INFO CTS-0026]     Height: 2.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7100 X 2.6250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(107680, 314825), (146540, 365225)].
[INFO CTS-0024]  Normalized sink region: [(7.69143, 22.4875), (10.4671, 26.0875)].
[INFO CTS-0025]     Width:  2.7757.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.7757 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(48880, 264425), (109680, 284375)].
[INFO CTS-0024]  Normalized sink region: [(3.49143, 18.8875), (7.83429, 20.3125)].
[INFO CTS-0025]     Width:  4.3429.
[INFO CTS-0026]     Height: 1.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.1714 X 1.4250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(111480, 312375), (145300, 362775)].
[INFO CTS-0024]  Normalized sink region: [(7.96286, 22.3125), (10.3786, 25.9125)].
[INFO CTS-0025]     Width:  2.4157.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.4157 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(50780, 256375), (113380, 292425)].
[INFO CTS-0024]  Normalized sink region: [(3.62714, 18.3125), (8.09857, 20.8875)].
[INFO CTS-0025]     Width:  4.4714.
[INFO CTS-0026]     Height: 2.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.2357 X 2.5750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(53720, 258825), (108920, 295575)].
[INFO CTS-0024]  Normalized sink region: [(3.83714, 18.4875), (7.78, 21.1125)].
[INFO CTS-0025]     Width:  3.9429.
[INFO CTS-0026]     Height: 2.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9714 X 2.6250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(106920, 320425), (134000, 368375)].
[INFO CTS-0024]  Normalized sink region: [(7.63714, 22.8875), (9.57143, 26.3125)].
[INFO CTS-0025]     Width:  1.9343.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.9343 X 1.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(113100, 323575), (137800, 370825)].
[INFO CTS-0024]  Normalized sink region: [(8.07857, 23.1125), (9.84286, 26.4875)].
[INFO CTS-0025]     Width:  1.7643.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7643 X 1.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(61800, 242025), (105880, 292425)].
[INFO CTS-0024]  Normalized sink region: [(4.41429, 17.2875), (7.56286, 20.8875)].
[INFO CTS-0025]     Width:  3.1486.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.1486 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(59800, 245175), (109580, 295575)].
[INFO CTS-0024]  Normalized sink region: [(4.27143, 17.5125), (7.82714, 21.1125)].
[INFO CTS-0025]     Width:  3.5557.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.5557 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/_0830_.
[INFO CTS-0028]  Total number of sinks: 64.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(388720, 588000), (457990, 632800)].
[INFO CTS-0024]  Normalized sink region: [(27.7657, 42), (32.7136, 45.2)].
[INFO CTS-0025]     Width:  4.9479.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 32
    Sub-region size: 2.4739 X 3.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 64 sinks, 4 sinks closer to other cluster.
 Level 2
    Direction: Vertical
    Sinks per sub-region: 16
    Sub-region size: 2.4739 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Level 3
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.2370 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313924 outSlew: 3 load: 1 length: 1 isBuffered: false
 Out of 21 sinks, 1 sinks closer to other cluster.
 Out of 11 sinks, 1 sinks closer to other cluster.
 Out of 15 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 64.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(401420, 536375), (416340, 594825)].
[INFO CTS-0024]  Normalized sink region: [(28.6729, 38.3125), (29.7386, 42.4875)].
[INFO CTS-0025]     Width:  1.0657.
[INFO CTS-0026]     Height: 4.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.0657 X 2.0875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(418900, 592375), (445500, 614775)].
[INFO CTS-0024]  Normalized sink region: [(29.9214, 42.3125), (31.8214, 43.9125)].
[INFO CTS-0025]     Width:  1.9000.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 0.9500 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(430680, 625975), (454240, 676375)].
[INFO CTS-0024]  Normalized sink region: [(30.7629, 44.7125), (32.4457, 48.3125)].
[INFO CTS-0025]     Width:  1.6829.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.6829 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(408260, 631575), (422040, 676375)].
[INFO CTS-0024]  Normalized sink region: [(29.1614, 45.1125), (30.1457, 48.3125)].
[INFO CTS-0025]     Width:  0.9843.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.9843 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(408260, 634025), (421660, 684425)].
[INFO CTS-0024]  Normalized sink region: [(29.1614, 45.2875), (30.1186, 48.8875)].
[INFO CTS-0025]     Width:  0.9571.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.9571 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(415100, 547575), (456520, 597975)].
[INFO CTS-0024]  Normalized sink region: [(29.65, 39.1125), (32.6086, 42.7125)].
[INFO CTS-0025]     Width:  2.9586.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.9586 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(413200, 547575), (454620, 600425)].
[INFO CTS-0024]  Normalized sink region: [(29.5143, 39.1125), (32.4729, 42.8875)].
[INFO CTS-0025]     Width:  2.9586.
[INFO CTS-0026]     Height: 3.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.9586 X 1.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(425360, 628425), (444740, 690025)].
[INFO CTS-0024]  Normalized sink region: [(30.3829, 44.8875), (31.7671, 49.2875)].
[INFO CTS-0025]     Width:  1.3843.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.3843 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(423840, 628425), (443600, 684425)].
[INFO CTS-0024]  Normalized sink region: [(30.2743, 44.8875), (31.6857, 48.8875)].
[INFO CTS-0025]     Width:  1.4114.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.4114 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(383180, 541975), (401800, 589225)].
[INFO CTS-0024]  Normalized sink region: [(27.37, 38.7125), (28.7, 42.0875)].
[INFO CTS-0025]     Width:  1.3300.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.3300 X 1.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(385180, 541975), (398000, 589225)].
[INFO CTS-0024]  Normalized sink region: [(27.5129, 38.7125), (28.4286, 42.0875)].
[INFO CTS-0025]     Width:  0.9157.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.9157 X 1.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(402280, 538825), (418520, 592375)].
[INFO CTS-0024]  Normalized sink region: [(28.7343, 38.4875), (29.8943, 42.3125)].
[INFO CTS-0025]     Width:  1.1600.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.1600 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(356580, 558775), (387740, 581175)].
[INFO CTS-0024]  Normalized sink region: [(25.47, 39.9125), (27.6957, 41.5125)].
[INFO CTS-0025]     Width:  2.2257.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.1129 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(357440, 555625), (386600, 581175)].
[INFO CTS-0024]  Normalized sink region: [(25.5314, 39.6875), (27.6143, 41.5125)].
[INFO CTS-0025]     Width:  2.0829.
[INFO CTS-0026]     Height: 1.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.0414 X 1.8250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(352400, 583625), (387360, 606025)].
[INFO CTS-0024]  Normalized sink region: [(25.1714, 41.6875), (27.6686, 43.2875)].
[INFO CTS-0025]     Width:  2.4971.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.2486 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(356580, 586775), (385560, 603575)].
[INFO CTS-0024]  Normalized sink region: [(25.47, 41.9125), (27.54, 43.1125)].
[INFO CTS-0025]     Width:  2.0700.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.0350 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(460700, 628425), (491580, 653975)].
[INFO CTS-0024]  Normalized sink region: [(32.9071, 44.8875), (35.1129, 46.7125)].
[INFO CTS-0025]     Width:  2.2057.
[INFO CTS-0026]     Height: 1.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.1029 X 1.8250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(460320, 631575), (495760, 656425)].
[INFO CTS-0024]  Normalized sink region: [(32.88, 45.1125), (35.4114, 46.8875)].
[INFO CTS-0025]     Width:  2.5314.
[INFO CTS-0026]     Height: 1.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.2657 X 1.7750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(419280, 555625), (454240, 594825)].
[INFO CTS-0024]  Normalized sink region: [(29.9486, 39.6875), (32.4457, 42.4875)].
[INFO CTS-0025]     Width:  2.4971.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.4971 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(417380, 553175), (450060, 600425)].
[INFO CTS-0024]  Normalized sink region: [(29.8129, 39.5125), (32.1471, 42.8875)].
[INFO CTS-0025]     Width:  2.3343.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.3343 X 1.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(392780, 637175), (405600, 678825)].
[INFO CTS-0024]  Normalized sink region: [(28.0557, 45.5125), (28.9714, 48.4875)].
[INFO CTS-0025]     Width:  0.9157.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.9157 X 1.4875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(391260, 634025), (404940, 678825)].
[INFO CTS-0024]  Normalized sink region: [(27.9471, 45.2875), (28.9243, 48.4875)].
[INFO CTS-0025]     Width:  0.9771.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.9771 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(425740, 631575), (453860, 673225)].
[INFO CTS-0024]  Normalized sink region: [(30.41, 45.1125), (32.4186, 48.0875)].
[INFO CTS-0025]     Width:  2.0086.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.0086 X 1.4875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(366080, 614775), (386980, 659575)].
[INFO CTS-0024]  Normalized sink region: [(26.1486, 43.9125), (27.6414, 47.1125)].
[INFO CTS-0025]     Width:  1.4929.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.4929 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(454240, 600425), (496420, 625975)].
[INFO CTS-0024]  Normalized sink region: [(32.4457, 42.8875), (35.4586, 44.7125)].
[INFO CTS-0025]     Width:  3.0129.
[INFO CTS-0026]     Height: 1.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5064 X 1.8250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(362280, 617225), (390020, 656425)].
[INFO CTS-0024]  Normalized sink region: [(25.8771, 44.0875), (27.8586, 46.8875)].
[INFO CTS-0025]     Width:  1.9814.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.9814 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(456520, 600425), (503640, 625975)].
[INFO CTS-0024]  Normalized sink region: [(32.6086, 42.8875), (35.9743, 44.7125)].
[INFO CTS-0025]     Width:  3.3657.
[INFO CTS-0026]     Height: 1.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6829 X 1.8250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(455480, 603575), (502500, 622825)].
[INFO CTS-0024]  Normalized sink region: [(32.5343, 43.1125), (35.8929, 44.4875)].
[INFO CTS-0025]     Width:  3.3586.
[INFO CTS-0026]     Height: 1.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6793 X 1.3750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(355920, 611625), (388600, 650825)].
[INFO CTS-0024]  Normalized sink region: [(25.4229, 43.6875), (27.7571, 46.4875)].
[INFO CTS-0025]     Width:  2.3343.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.3343 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(357440, 609175), (388120, 650825)].
[INFO CTS-0024]  Normalized sink region: [(25.5314, 43.5125), (27.7229, 46.4875)].
[INFO CTS-0025]     Width:  2.1914.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.1914 X 1.4875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(457660, 628425), (502880, 665175)].
[INFO CTS-0024]  Normalized sink region: [(32.69, 44.8875), (35.92, 47.5125)].
[INFO CTS-0025]     Width:  3.2300.
[INFO CTS-0026]     Height: 2.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6150 X 2.6250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(460320, 628425), (502120, 665175)].
[INFO CTS-0024]  Normalized sink region: [(32.88, 44.8875), (35.8657, 47.5125)].
[INFO CTS-0025]     Width:  2.9857.
[INFO CTS-0026]     Height: 2.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4929 X 2.6250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/_0830_.
[INFO CTS-0028]  Total number of sinks: 64.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(256970, 607250), (312070, 638400)].
[INFO CTS-0024]  Normalized sink region: [(18.355, 43.375), (22.2907, 45.6)].
[INFO CTS-0025]     Width:  3.9357.
[INFO CTS-0026]     Height: 2.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 32
    Sub-region size: 1.9679 X 2.2250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 64 sinks, 2 sinks closer to other cluster.
 Level 2
    Direction: Vertical
    Sinks per sub-region: 16
    Sub-region size: 1.9679 X 1.1125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 38 sinks, 2 sinks closer to other cluster.
 Level 3
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 0.9839 X 1.1125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313924 outSlew: 3 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 64.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(246760, 566825), (266140, 614775)].
[INFO CTS-0024]  Normalized sink region: [(17.6257, 40.4875), (19.01, 43.9125)].
[INFO CTS-0025]     Width:  1.3843.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.3843 X 1.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(308800, 586775), (347840, 609175)].
[INFO CTS-0024]  Normalized sink region: [(22.0571, 41.9125), (24.8457, 43.5125)].
[INFO CTS-0025]     Width:  2.7886.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3943 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(313260, 631575), (360760, 673225)].
[INFO CTS-0024]  Normalized sink region: [(22.3757, 45.1125), (25.7686, 48.0875)].
[INFO CTS-0025]     Width:  3.3929.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6964 X 2.9750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(304520, 620375), (348600, 687575)].
[INFO CTS-0024]  Normalized sink region: [(21.7514, 44.3125), (24.9, 49.1125)].
[INFO CTS-0025]     Width:  3.1486.
[INFO CTS-0026]     Height: 4.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.1486 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(302240, 622825), (353160, 684425)].
[INFO CTS-0024]  Normalized sink region: [(21.5886, 44.4875), (25.2257, 48.8875)].
[INFO CTS-0025]     Width:  3.6371.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.6371 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(272600, 569975), (297780, 606025)].
[INFO CTS-0024]  Normalized sink region: [(19.4714, 40.7125), (21.27, 43.2875)].
[INFO CTS-0025]     Width:  1.7986.
[INFO CTS-0026]     Height: 2.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7986 X 1.2875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(271560, 569975), (300340, 609175)].
[INFO CTS-0024]  Normalized sink region: [(19.3971, 40.7125), (21.4529, 43.5125)].
[INFO CTS-0025]     Width:  2.0557.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.0557 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(306800, 634025), (351260, 667625)].
[INFO CTS-0024]  Normalized sink region: [(21.9143, 45.2875), (25.09, 47.6875)].
[INFO CTS-0025]     Width:  3.1757.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5879 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(303100, 631575), (346320, 667625)].
[INFO CTS-0024]  Normalized sink region: [(21.65, 45.1125), (24.7371, 47.6875)].
[INFO CTS-0025]     Width:  3.0871.
[INFO CTS-0026]     Height: 2.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5436 X 2.5750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(240680, 575575), (262720, 617225)].
[INFO CTS-0024]  Normalized sink region: [(17.1914, 41.1125), (18.7657, 44.0875)].
[INFO CTS-0025]     Width:  1.5743.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.5743 X 1.4875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(236120, 572425), (267660, 620375)].
[INFO CTS-0024]  Normalized sink region: [(16.8657, 40.8875), (19.1186, 44.3125)].
[INFO CTS-0025]     Width:  2.2529.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.2529 X 1.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(245340, 564375), (269560, 617225)].
[INFO CTS-0024]  Normalized sink region: [(17.5243, 40.3125), (19.2543, 44.0875)].
[INFO CTS-0025]     Width:  1.7300.
[INFO CTS-0026]     Height: 3.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7300 X 1.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(236880, 628425), (261580, 681975)].
[INFO CTS-0024]  Normalized sink region: [(16.92, 44.8875), (18.6843, 48.7125)].
[INFO CTS-0025]     Width:  1.7643.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7643 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(238780, 631575), (261580, 684425)].
[INFO CTS-0024]  Normalized sink region: [(17.0557, 45.1125), (18.6843, 48.8875)].
[INFO CTS-0025]     Width:  1.6286.
[INFO CTS-0026]     Height: 3.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.6286 X 1.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(243340, 634025), (265760, 676375)].
[INFO CTS-0024]  Normalized sink region: [(17.3814, 45.2875), (18.9829, 48.3125)].
[INFO CTS-0025]     Width:  1.6014.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.6014 X 1.5125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(244100, 637175), (263580, 673225)].
[INFO CTS-0024]  Normalized sink region: [(17.4357, 45.5125), (18.8271, 48.0875)].
[INFO CTS-0025]     Width:  1.3914.
[INFO CTS-0026]     Height: 2.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.3914 X 1.2875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(306800, 538825), (331600, 606025)].
[INFO CTS-0024]  Normalized sink region: [(21.9143, 38.4875), (23.6857, 43.2875)].
[INFO CTS-0025]     Width:  1.7714.
[INFO CTS-0026]     Height: 4.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7714 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(310220, 536375), (335300, 606025)].
[INFO CTS-0024]  Normalized sink region: [(22.1586, 38.3125), (23.95, 43.2875)].
[INFO CTS-0025]     Width:  1.7914.
[INFO CTS-0026]     Height: 4.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7914 X 2.4875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(275260, 558775), (305660, 609175)].
[INFO CTS-0024]  Normalized sink region: [(19.6614, 39.9125), (21.8329, 43.5125)].
[INFO CTS-0025]     Width:  2.1714.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.1714 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(272980, 558775), (301860, 611625)].
[INFO CTS-0024]  Normalized sink region: [(19.4986, 39.9125), (21.5614, 43.6875)].
[INFO CTS-0025]     Width:  2.0629.
[INFO CTS-0026]     Height: 3.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.0629 X 1.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(309180, 628425), (340620, 690025)].
[INFO CTS-0024]  Normalized sink region: [(22.0843, 44.8875), (24.33, 49.2875)].
[INFO CTS-0025]     Width:  2.2457.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.2457 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(307180, 628425), (341380, 690025)].
[INFO CTS-0024]  Normalized sink region: [(21.9414, 44.8875), (24.3843, 49.2875)].
[INFO CTS-0025]     Width:  2.4429.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.4429 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(311360, 625975), (356960, 673225)].
[INFO CTS-0024]  Normalized sink region: [(22.24, 44.7125), (25.4971, 48.0875)].
[INFO CTS-0025]     Width:  3.2571.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.2571 X 1.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(270700, 637175), (297400, 673225)].
[INFO CTS-0024]  Normalized sink region: [(19.3357, 45.5125), (21.2429, 48.0875)].
[INFO CTS-0025]     Width:  1.9071.
[INFO CTS-0026]     Height: 2.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.9071 X 1.2875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(308800, 555625), (342900, 617225)].
[INFO CTS-0024]  Normalized sink region: [(22.0571, 39.6875), (24.4929, 44.0875)].
[INFO CTS-0025]     Width:  2.4357.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.4357 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(275260, 637175), (296640, 681975)].
[INFO CTS-0024]  Normalized sink region: [(19.6614, 45.5125), (21.1886, 48.7125)].
[INFO CTS-0025]     Width:  1.5271.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.5271 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(303760, 553175), (348980, 617225)].
[INFO CTS-0024]  Normalized sink region: [(21.6971, 39.5125), (24.9271, 44.0875)].
[INFO CTS-0025]     Width:  3.2300.
[INFO CTS-0026]     Height: 4.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.2300 X 2.2875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(303760, 550025), (348980, 614775)].
[INFO CTS-0024]  Normalized sink region: [(21.6971, 39.2875), (24.9271, 43.9125)].
[INFO CTS-0025]     Width:  3.2300.
[INFO CTS-0026]     Height: 4.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.2300 X 2.3125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(267280, 637175), (293980, 687575)].
[INFO CTS-0024]  Normalized sink region: [(19.0914, 45.5125), (20.9986, 49.1125)].
[INFO CTS-0025]     Width:  1.9071.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.9071 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(268420, 634025), (297300, 687575)].
[INFO CTS-0024]  Normalized sink region: [(19.1729, 45.2875), (21.2357, 49.1125)].
[INFO CTS-0025]     Width:  2.0629.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.0629 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(296260, 541975), (341760, 606025)].
[INFO CTS-0024]  Normalized sink region: [(21.1614, 38.7125), (24.4114, 43.2875)].
[INFO CTS-0025]     Width:  3.2500.
[INFO CTS-0026]     Height: 4.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.2500 X 2.2875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(298820, 538825), (340720, 614775)].
[INFO CTS-0024]  Normalized sink region: [(21.3443, 38.4875), (24.3371, 43.9125)].
[INFO CTS-0025]     Width:  2.9929.
[INFO CTS-0026]     Height: 5.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.9929 X 2.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/_0830_.
[INFO CTS-0028]  Total number of sinks: 64.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(576550, 377650), (601250, 448000)].
[INFO CTS-0024]  Normalized sink region: [(41.1821, 26.975), (42.9464, 32)].
[INFO CTS-0025]     Width:  1.7643.
[INFO CTS-0026]     Height: 5.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 32
    Sub-region size: 1.7643 X 2.5125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 16
    Sub-region size: 0.8821 X 2.5125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 30 sinks, 2 sinks closer to other cluster.
 Out of 34 sinks, 2 sinks closer to other cluster.
 Level 3
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.8821 X 1.2562
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313924 outSlew: 3 load: 1 length: 1 isBuffered: false
 Out of 14 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 64.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(538600, 418775), (586860, 463575)].
[INFO CTS-0024]  Normalized sink region: [(38.4714, 29.9125), (41.9186, 33.1125)].
[INFO CTS-0025]     Width:  3.4471.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7236 X 3.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(534800, 398825), (575460, 407575)].
[INFO CTS-0024]  Normalized sink region: [(38.2, 28.4875), (41.1043, 29.1125)].
[INFO CTS-0025]     Width:  2.9043.
[INFO CTS-0026]     Height: 0.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4521 X 0.6250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(595220, 354025), (645380, 370825)].
[INFO CTS-0024]  Normalized sink region: [(42.5157, 25.2875), (46.0986, 26.4875)].
[INFO CTS-0025]     Width:  3.5829.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7914 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(597500, 387625), (648420, 407575)].
[INFO CTS-0024]  Normalized sink region: [(42.6786, 27.6875), (46.3157, 29.1125)].
[INFO CTS-0025]     Width:  3.6371.
[INFO CTS-0026]     Height: 1.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8186 X 1.4250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(597600, 387625), (640540, 407575)].
[INFO CTS-0024]  Normalized sink region: [(42.6857, 27.6875), (45.7529, 29.1125)].
[INFO CTS-0025]     Width:  3.0671.
[INFO CTS-0026]     Height: 1.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5336 X 1.4250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(520840, 418775), (581260, 457975)].
[INFO CTS-0024]  Normalized sink region: [(37.2029, 29.9125), (41.5186, 32.7125)].
[INFO CTS-0025]     Width:  4.3157.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.1579 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(523400, 415625), (577360, 454825)].
[INFO CTS-0024]  Normalized sink region: [(37.3857, 29.6875), (41.24, 32.4875)].
[INFO CTS-0025]     Width:  3.8543.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9271 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(601680, 370825), (644620, 382025)].
[INFO CTS-0024]  Normalized sink region: [(42.9771, 26.4875), (46.0443, 27.2875)].
[INFO CTS-0025]     Width:  3.0671.
[INFO CTS-0026]     Height: 0.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5336 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(598740, 368375), (639780, 385175)].
[INFO CTS-0024]  Normalized sink region: [(42.7671, 26.3125), (45.6986, 27.5125)].
[INFO CTS-0025]     Width:  2.9314.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4657 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(545060, 426825), (587240, 474775)].
[INFO CTS-0024]  Normalized sink region: [(38.9329, 30.4875), (41.9457, 33.9125)].
[INFO CTS-0025]     Width:  3.0129.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.0129 X 1.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(546200, 424375), (594460, 480375)].
[INFO CTS-0024]  Normalized sink region: [(39.0143, 30.3125), (42.4614, 34.3125)].
[INFO CTS-0025]     Width:  3.4471.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.4471 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(537840, 415625), (584200, 466025)].
[INFO CTS-0024]  Normalized sink region: [(38.4171, 29.6875), (41.7286, 33.2875)].
[INFO CTS-0025]     Width:  3.3114.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.3114 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(593700, 454825), (639680, 491575)].
[INFO CTS-0024]  Normalized sink region: [(42.4071, 32.4875), (45.6914, 35.1125)].
[INFO CTS-0025]     Width:  3.2843.
[INFO CTS-0026]     Height: 2.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6421 X 2.6250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(597500, 457975), (635980, 491575)].
[INFO CTS-0024]  Normalized sink region: [(42.6786, 32.7125), (45.4271, 35.1125)].
[INFO CTS-0025]     Width:  2.7486.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3743 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(599400, 454825), (646520, 480375)].
[INFO CTS-0024]  Normalized sink region: [(42.8143, 32.4875), (46.18, 34.3125)].
[INFO CTS-0025]     Width:  3.3657.
[INFO CTS-0026]     Height: 1.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6829 X 1.8250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(597600, 457975), (645760, 477225)].
[INFO CTS-0024]  Normalized sink region: [(42.6857, 32.7125), (46.1257, 34.0875)].
[INFO CTS-0025]     Width:  3.4400.
[INFO CTS-0026]     Height: 1.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7200 X 1.3750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(522640, 359625), (579260, 385175)].
[INFO CTS-0024]  Normalized sink region: [(37.3314, 25.6875), (41.3757, 27.5125)].
[INFO CTS-0025]     Width:  4.0443.
[INFO CTS-0026]     Height: 1.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.0221 X 1.8250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(528340, 362775), (582300, 382025)].
[INFO CTS-0024]  Normalized sink region: [(37.7386, 25.9125), (41.5929, 27.2875)].
[INFO CTS-0025]     Width:  3.8543.
[INFO CTS-0026]     Height: 1.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9271 X 1.3750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(529200, 407575), (578500, 449225)].
[INFO CTS-0024]  Normalized sink region: [(37.8, 29.1125), (41.3214, 32.0875)].
[INFO CTS-0025]     Width:  3.5214.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7607 X 2.9750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(531860, 413175), (580780, 452375)].
[INFO CTS-0024]  Normalized sink region: [(37.99, 29.5125), (41.4843, 32.3125)].
[INFO CTS-0025]     Width:  3.4943.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7471 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(600540, 404425), (647660, 421225)].
[INFO CTS-0024]  Normalized sink region: [(42.8957, 28.8875), (46.2614, 30.0875)].
[INFO CTS-0025]     Width:  3.3657.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6829 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(605580, 410025), (651080, 424375)].
[INFO CTS-0024]  Normalized sink region: [(43.2557, 29.2875), (46.5057, 30.3125)].
[INFO CTS-0025]     Width:  3.2500.
[INFO CTS-0026]     Height: 1.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6250 X 1.0250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(599400, 354025), (637020, 368375)].
[INFO CTS-0024]  Normalized sink region: [(42.8143, 25.2875), (45.5014, 26.3125)].
[INFO CTS-0025]     Width:  2.6871.
[INFO CTS-0026]     Height: 1.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3436 X 1.0250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(599880, 424375), (639680, 449225)].
[INFO CTS-0024]  Normalized sink region: [(42.8486, 30.3125), (45.6914, 32.0875)].
[INFO CTS-0025]     Width:  2.8429.
[INFO CTS-0026]     Height: 1.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4214 X 1.7750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(536420, 348425), (590000, 393225)].
[INFO CTS-0024]  Normalized sink region: [(38.3157, 24.8875), (42.1429, 28.0875)].
[INFO CTS-0025]     Width:  3.8271.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9136 X 3.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(600160, 429975), (641960, 446775)].
[INFO CTS-0024]  Normalized sink region: [(42.8686, 30.7125), (45.8543, 31.9125)].
[INFO CTS-0025]     Width:  2.9857.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4929 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(538320, 345975), (591800, 398825)].
[INFO CTS-0024]  Normalized sink region: [(38.4514, 24.7125), (42.2714, 28.4875)].
[INFO CTS-0025]     Width:  3.8200.
[INFO CTS-0026]     Height: 3.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9100 X 3.7750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(541260, 348425), (594840, 396375)].
[INFO CTS-0024]  Normalized sink region: [(38.6614, 24.8875), (42.4886, 28.3125)].
[INFO CTS-0025]     Width:  3.8271.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9136 X 3.4250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(594840, 424375), (647280, 460425)].
[INFO CTS-0024]  Normalized sink region: [(42.4886, 30.3125), (46.2343, 32.8875)].
[INFO CTS-0025]     Width:  3.7457.
[INFO CTS-0026]     Height: 2.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8729 X 2.5750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(601680, 429975), (650320, 460425)].
[INFO CTS-0024]  Normalized sink region: [(42.9771, 30.7125), (46.4514, 32.8875)].
[INFO CTS-0025]     Width:  3.4743.
[INFO CTS-0026]     Height: 2.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7371 X 2.1750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(523880, 348425), (589520, 387625)].
[INFO CTS-0024]  Normalized sink region: [(37.42, 24.8875), (42.1086, 27.6875)].
[INFO CTS-0025]     Width:  4.6886.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.3443 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(526920, 348425), (586480, 387625)].
[INFO CTS-0024]  Normalized sink region: [(37.6371, 24.8875), (41.8914, 27.6875)].
[INFO CTS-0025]     Width:  4.2543.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.1271 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/_0830_.
[INFO CTS-0028]  Total number of sinks: 64.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(297140, 299250), (336770, 338450)].
[INFO CTS-0024]  Normalized sink region: [(21.2243, 21.375), (24.055, 24.175)].
[INFO CTS-0025]     Width:  2.8307.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 32
    Sub-region size: 1.4154 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Level 2
    Direction: Vertical
    Sinks per sub-region: 16
    Sub-region size: 1.4154 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Level 3
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 0.7077 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313924 outSlew: 3 load: 1 length: 1 isBuffered: false
 Out of 14 sinks, 1 sinks closer to other cluster.
 Out of 20 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 64.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(317440, 331625), (369120, 362775)].
[INFO CTS-0024]  Normalized sink region: [(22.6743, 23.6875), (26.3657, 25.9125)].
[INFO CTS-0025]     Width:  3.6914.
[INFO CTS-0026]     Height: 2.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8457 X 2.2250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(276400, 340375), (306420, 357175)].
[INFO CTS-0024]  Normalized sink region: [(19.7429, 24.3125), (21.8871, 25.5125)].
[INFO CTS-0025]     Width:  2.1443.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.0721 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(317540, 242025), (348220, 298025)].
[INFO CTS-0024]  Normalized sink region: [(22.6814, 17.2875), (24.8729, 21.2875)].
[INFO CTS-0025]     Width:  2.1914.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.1914 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(304240, 261975), (365040, 306775)].
[INFO CTS-0024]  Normalized sink region: [(21.7314, 18.7125), (26.0743, 21.9125)].
[INFO CTS-0025]     Width:  4.3429.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.1714 X 3.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(303860, 258825), (361900, 309225)].
[INFO CTS-0024]  Normalized sink region: [(21.7043, 18.4875), (25.85, 22.0875)].
[INFO CTS-0025]     Width:  4.1457.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.0729 X 3.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(311740, 340375), (391920, 373975)].
[INFO CTS-0024]  Normalized sink region: [(22.2671, 24.3125), (27.9943, 26.7125)].
[INFO CTS-0025]     Width:  5.7271.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.8636 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(314020, 337225), (395340, 376425)].
[INFO CTS-0024]  Normalized sink region: [(22.43, 24.0875), (28.2386, 26.8875)].
[INFO CTS-0025]     Width:  5.8086.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.9043 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(313360, 247625), (337680, 295575)].
[INFO CTS-0024]  Normalized sink region: [(22.3829, 17.6875), (24.12, 21.1125)].
[INFO CTS-0025]     Width:  1.7371.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7371 X 1.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(309180, 250775), (337680, 298025)].
[INFO CTS-0024]  Normalized sink region: [(22.0843, 17.9125), (24.12, 21.2875)].
[INFO CTS-0025]     Width:  2.0357.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.0357 X 1.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(328460, 334775), (374440, 362775)].
[INFO CTS-0024]  Normalized sink region: [(23.4614, 23.9125), (26.7457, 25.9125)].
[INFO CTS-0025]     Width:  3.2843.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6421 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(328840, 337225), (377860, 362775)].
[INFO CTS-0024]  Normalized sink region: [(23.4886, 24.0875), (26.99, 25.9125)].
[INFO CTS-0025]     Width:  3.5014.
[INFO CTS-0026]     Height: 1.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7507 X 1.8250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(322760, 334775), (367600, 365225)].
[INFO CTS-0024]  Normalized sink region: [(23.0543, 23.9125), (26.2571, 26.0875)].
[INFO CTS-0025]     Width:  3.2029.
[INFO CTS-0026]     Height: 2.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6014 X 2.1750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(335680, 270025), (406840, 317975)].
[INFO CTS-0024]  Normalized sink region: [(23.9771, 19.2875), (29.06, 22.7125)].
[INFO CTS-0025]     Width:  5.0829.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.5414 X 3.4250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(338720, 273175), (407880, 320425)].
[INFO CTS-0024]  Normalized sink region: [(24.1943, 19.5125), (29.1343, 22.8875)].
[INFO CTS-0025]     Width:  4.9400.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.4700 X 3.3750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(337300, 281225), (418140, 314825)].
[INFO CTS-0024]  Normalized sink region: [(24.0929, 20.0875), (29.8671, 22.4875)].
[INFO CTS-0025]     Width:  5.7743.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.8871 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 3 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(338060, 278775), (418520, 314825)].
[INFO CTS-0024]  Normalized sink region: [(24.1471, 19.9125), (29.8943, 22.4875)].
[INFO CTS-0025]     Width:  5.7471.
[INFO CTS-0026]     Height: 2.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.8736 X 2.5750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(265000, 292425), (298820, 340375)].
[INFO CTS-0024]  Normalized sink region: [(18.9286, 20.8875), (21.3443, 24.3125)].
[INFO CTS-0025]     Width:  2.4157.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.4157 X 1.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(265380, 289975), (297680, 340375)].
[INFO CTS-0024]  Normalized sink region: [(18.9557, 20.7125), (21.2629, 24.3125)].
[INFO CTS-0025]     Width:  2.3071.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.3071 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(306520, 340375), (385080, 370825)].
[INFO CTS-0024]  Normalized sink region: [(21.8943, 24.3125), (27.5057, 26.4875)].
[INFO CTS-0025]     Width:  5.6114.
[INFO CTS-0026]     Height: 2.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.8057 X 2.1750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(303380, 334775), (383940, 373975)].
[INFO CTS-0024]  Normalized sink region: [(21.67, 23.9125), (27.4243, 26.7125)].
[INFO CTS-0025]     Width:  5.7543.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.8771 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(310220, 261975), (380520, 298025)].
[INFO CTS-0024]  Normalized sink region: [(22.1586, 18.7125), (27.18, 21.2875)].
[INFO CTS-0025]     Width:  5.0214.
[INFO CTS-0026]     Height: 2.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.5107 X 2.5750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(311360, 261975), (385460, 301175)].
[INFO CTS-0024]  Normalized sink region: [(22.24, 18.7125), (27.5329, 21.5125)].
[INFO CTS-0025]     Width:  5.2929.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.6464 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(312880, 239575), (342520, 295575)].
[INFO CTS-0024]  Normalized sink region: [(22.3486, 17.1125), (24.4657, 21.1125)].
[INFO CTS-0025]     Width:  2.1171.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.1171 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(347460, 278775), (381660, 331625)].
[INFO CTS-0024]  Normalized sink region: [(24.8186, 19.9125), (27.2614, 23.6875)].
[INFO CTS-0025]     Width:  2.4429.
[INFO CTS-0026]     Height: 3.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.4429 X 1.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(271180, 278775), (303000, 331625)].
[INFO CTS-0024]  Normalized sink region: [(19.37, 19.9125), (21.6429, 23.6875)].
[INFO CTS-0025]     Width:  2.2729.
[INFO CTS-0026]     Height: 3.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.2729 X 1.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(350880, 284375), (386600, 326025)].
[INFO CTS-0024]  Normalized sink region: [(25.0629, 20.3125), (27.6143, 23.2875)].
[INFO CTS-0025]     Width:  2.5514.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.5514 X 1.4875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(273740, 267575), (303380, 326025)].
[INFO CTS-0024]  Normalized sink region: [(19.5529, 19.1125), (21.67, 23.2875)].
[INFO CTS-0025]     Width:  2.1171.
[INFO CTS-0026]     Height: 4.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.1171 X 2.0875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(268520, 270025), (301100, 329175)].
[INFO CTS-0024]  Normalized sink region: [(19.18, 19.2875), (21.5071, 23.5125)].
[INFO CTS-0025]     Width:  2.3271.
[INFO CTS-0026]     Height: 4.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.3271 X 2.1125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(338340, 295575), (396480, 334775)].
[INFO CTS-0024]  Normalized sink region: [(24.1671, 21.1125), (28.32, 23.9125)].
[INFO CTS-0025]     Width:  4.1529.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.0764 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(343660, 292425), (395720, 331625)].
[INFO CTS-0024]  Normalized sink region: [(24.5471, 20.8875), (28.2657, 23.6875)].
[INFO CTS-0025]     Width:  3.7186.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8593 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(257020, 284375), (305280, 331625)].
[INFO CTS-0024]  Normalized sink region: [(18.3586, 20.3125), (21.8057, 23.6875)].
[INFO CTS-0025]     Width:  3.4471.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7236 X 3.3750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(258920, 281225), (302240, 329175)].
[INFO CTS-0024]  Normalized sink region: [(18.4943, 20.0875), (21.5886, 23.5125)].
[INFO CTS-0025]     Width:  3.0943.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.0943 X 1.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/_0830_.
[INFO CTS-0028]  Total number of sinks: 64.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(207840, 349650), (250890, 388850)].
[INFO CTS-0024]  Normalized sink region: [(14.8457, 24.975), (17.9207, 27.775)].
[INFO CTS-0025]     Width:  3.0750.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 32
    Sub-region size: 1.5375 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Level 2
    Direction: Vertical
    Sinks per sub-region: 16
    Sub-region size: 1.5375 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Level 3
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 0.7687 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313924 outSlew: 3 load: 1 length: 1 isBuffered: false
 Out of 13 sinks, 1 sinks closer to other cluster.
 Out of 19 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 64.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(246760, 370825), (296160, 432425)].
[INFO CTS-0024]  Normalized sink region: [(17.6257, 26.4875), (21.1543, 30.8875)].
[INFO CTS-0025]     Width:  3.5286.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.5286 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(252460, 345975), (265100, 373975)].
[INFO CTS-0024]  Normalized sink region: [(18.0329, 24.7125), (18.9357, 26.7125)].
[INFO CTS-0025]     Width:  0.9029.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.9029 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(161740, 370825), (201160, 396375)].
[INFO CTS-0024]  Normalized sink region: [(11.5529, 26.4875), (14.3686, 28.3125)].
[INFO CTS-0025]     Width:  2.8157.
[INFO CTS-0026]     Height: 1.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4079 X 1.8250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(174560, 329175), (206860, 368375)].
[INFO CTS-0024]  Normalized sink region: [(12.4686, 23.5125), (14.7757, 26.3125)].
[INFO CTS-0025]     Width:  2.3071.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.3071 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(169340, 334775), (211800, 365225)].
[INFO CTS-0024]  Normalized sink region: [(12.0957, 23.9125), (15.1286, 26.0875)].
[INFO CTS-0025]     Width:  3.0329.
[INFO CTS-0026]     Height: 2.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5164 X 2.1750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(241820, 365225), (277920, 432425)].
[INFO CTS-0024]  Normalized sink region: [(17.2729, 26.0875), (19.8514, 30.8875)].
[INFO CTS-0025]     Width:  2.5786.
[INFO CTS-0026]     Height: 4.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.5786 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(245240, 362775), (280680, 429975)].
[INFO CTS-0024]  Normalized sink region: [(17.5171, 25.9125), (20.0486, 30.7125)].
[INFO CTS-0025]     Width:  2.5314.
[INFO CTS-0026]     Height: 4.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.5314 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(161740, 379575), (206100, 404425)].
[INFO CTS-0024]  Normalized sink region: [(11.5529, 27.1125), (14.7214, 28.8875)].
[INFO CTS-0025]     Width:  3.1686.
[INFO CTS-0026]     Height: 1.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5843 X 1.7750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(166580, 379575), (204580, 407575)].
[INFO CTS-0024]  Normalized sink region: [(11.8986, 27.1125), (14.6129, 29.1125)].
[INFO CTS-0025]     Width:  2.7143.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3571 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(250560, 368375), (299580, 415625)].
[INFO CTS-0024]  Normalized sink region: [(17.8971, 26.3125), (21.3986, 29.6875)].
[INFO CTS-0025]     Width:  3.5014.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7507 X 3.3750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(251700, 365225), (301480, 418775)].
[INFO CTS-0024]  Normalized sink region: [(17.9786, 26.0875), (21.5343, 29.9125)].
[INFO CTS-0025]     Width:  3.5557.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.5557 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(249800, 370825), (295400, 424375)].
[INFO CTS-0024]  Normalized sink region: [(17.8429, 26.4875), (21.1, 30.3125)].
[INFO CTS-0025]     Width:  3.2571.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.2571 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(221300, 295575), (251040, 342825)].
[INFO CTS-0024]  Normalized sink region: [(15.8071, 21.1125), (17.9314, 24.4875)].
[INFO CTS-0025]     Width:  2.1243.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.1243 X 1.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(222820, 298025), (253600, 340375)].
[INFO CTS-0024]  Normalized sink region: [(15.9157, 21.2875), (18.1143, 24.3125)].
[INFO CTS-0025]     Width:  2.1986.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.1986 X 1.5125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(211040, 303625), (243820, 348425)].
[INFO CTS-0024]  Normalized sink region: [(15.0743, 21.6875), (17.4157, 24.8875)].
[INFO CTS-0025]     Width:  2.3414.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.3414 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(214080, 303625), (248660, 345975)].
[INFO CTS-0024]  Normalized sink region: [(15.2914, 21.6875), (17.7614, 24.7125)].
[INFO CTS-0025]     Width:  2.4700.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.4700 X 1.5125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(231180, 385175), (244860, 441175)].
[INFO CTS-0024]  Normalized sink region: [(16.5129, 27.5125), (17.49, 31.5125)].
[INFO CTS-0025]     Width:  0.9771.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.9771 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(229280, 390775), (244200, 441175)].
[INFO CTS-0024]  Normalized sink region: [(16.3771, 27.9125), (17.4429, 31.5125)].
[INFO CTS-0025]     Width:  1.0657.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.0657 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(250180, 376425), (285140, 438025)].
[INFO CTS-0024]  Normalized sink region: [(17.87, 26.8875), (20.3671, 31.2875)].
[INFO CTS-0025]     Width:  2.4971.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.4971 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(246760, 373975), (281340, 438025)].
[INFO CTS-0024]  Normalized sink region: [(17.6257, 26.7125), (20.0957, 31.2875)].
[INFO CTS-0025]     Width:  2.4700.
[INFO CTS-0026]     Height: 4.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.4700 X 2.2875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(165540, 320425), (205720, 362775)].
[INFO CTS-0024]  Normalized sink region: [(11.8243, 22.8875), (14.6943, 25.9125)].
[INFO CTS-0025]     Width:  2.8700.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.8700 X 1.5125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(168200, 317975), (204580, 359625)].
[INFO CTS-0024]  Normalized sink region: [(12.0143, 22.7125), (14.6129, 25.6875)].
[INFO CTS-0025]     Width:  2.5986.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.5986 X 1.4875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(157080, 368375), (200120, 396375)].
[INFO CTS-0024]  Normalized sink region: [(11.22, 26.3125), (14.2943, 28.3125)].
[INFO CTS-0025]     Width:  3.0743.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5371 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(192900, 292425), (235360, 337225)].
[INFO CTS-0024]  Normalized sink region: [(13.7786, 20.8875), (16.8114, 24.0875)].
[INFO CTS-0025]     Width:  3.0329.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.0329 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(188340, 390775), (217120, 424375)].
[INFO CTS-0024]  Normalized sink region: [(13.4529, 27.9125), (15.5086, 30.3125)].
[INFO CTS-0025]     Width:  2.0557.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.0557 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(195080, 289975), (230520, 337225)].
[INFO CTS-0024]  Normalized sink region: [(13.9343, 20.7125), (16.4657, 24.0875)].
[INFO CTS-0025]     Width:  2.5314.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.5314 X 1.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(181400, 390775), (211520, 429975)].
[INFO CTS-0024]  Normalized sink region: [(12.9571, 27.9125), (15.1086, 30.7125)].
[INFO CTS-0025]     Width:  2.1514.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.1514 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(177320, 396375), (211040, 429975)].
[INFO CTS-0024]  Normalized sink region: [(12.6657, 28.3125), (15.0743, 30.7125)].
[INFO CTS-0025]     Width:  2.4086.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.2043 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(202020, 281225), (233460, 334775)].
[INFO CTS-0024]  Normalized sink region: [(14.43, 20.0875), (16.6757, 23.9125)].
[INFO CTS-0025]     Width:  2.2457.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.2457 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(206860, 281225), (240300, 337225)].
[INFO CTS-0024]  Normalized sink region: [(14.7757, 20.0875), (17.1643, 24.0875)].
[INFO CTS-0025]     Width:  2.3886.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.3886 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(215980, 387625), (233560, 438025)].
[INFO CTS-0024]  Normalized sink region: [(15.4271, 27.6875), (16.6829, 31.2875)].
[INFO CTS-0025]     Width:  1.2557.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.2557 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(216840, 382025), (233180, 429975)].
[INFO CTS-0024]  Normalized sink region: [(15.4886, 27.2875), (16.6557, 30.7125)].
[INFO CTS-0025]     Width:  1.1671.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.1671 X 1.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/_0830_.
[INFO CTS-0028]  Total number of sinks: 64.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(397950, 184800), (450770, 212800)].
[INFO CTS-0024]  Normalized sink region: [(28.425, 13.2), (32.1979, 15.2)].
[INFO CTS-0025]     Width:  3.7729.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 32
    Sub-region size: 1.8864 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Level 2
    Direction: Vertical
    Sinks per sub-region: 16
    Sub-region size: 1.8864 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Level 3
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 0.9432 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313924 outSlew: 3 load: 1 length: 1 isBuffered: false
 Out of 21 sinks, 1 sinks closer to other cluster.
 Out of 11 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 64.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(423460, 127575), (454620, 186025)].
[INFO CTS-0024]  Normalized sink region: [(30.2471, 9.1125), (32.4729, 13.2875)].
[INFO CTS-0025]     Width:  2.2257.
[INFO CTS-0026]     Height: 4.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.2257 X 2.0875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(367980, 217175), (411300, 242025)].
[INFO CTS-0024]  Normalized sink region: [(26.2843, 15.5125), (29.3786, 17.2875)].
[INFO CTS-0025]     Width:  3.0943.
[INFO CTS-0026]     Height: 1.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5471 X 1.7750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(344420, 205975), (405220, 228375)].
[INFO CTS-0024]  Normalized sink region: [(24.6014, 14.7125), (28.9443, 16.3125)].
[INFO CTS-0025]     Width:  4.3429.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.1714 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(353160, 214025), (414720, 250775)].
[INFO CTS-0024]  Normalized sink region: [(25.2257, 15.2875), (29.6229, 17.9125)].
[INFO CTS-0025]     Width:  4.3971.
[INFO CTS-0026]     Height: 2.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.1986 X 2.6250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(350980, 217175), (409020, 247625)].
[INFO CTS-0024]  Normalized sink region: [(25.07, 15.5125), (29.2157, 17.6875)].
[INFO CTS-0025]     Width:  4.1457.
[INFO CTS-0026]     Height: 2.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.0729 X 2.1750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(410160, 116375), (438380, 177975)].
[INFO CTS-0024]  Normalized sink region: [(29.2971, 8.3125), (31.3129, 12.7125)].
[INFO CTS-0025]     Width:  2.0157.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.0157 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(415100, 116375), (443600, 180425)].
[INFO CTS-0024]  Normalized sink region: [(29.65, 8.3125), (31.6857, 12.8875)].
[INFO CTS-0025]     Width:  2.0357.
[INFO CTS-0026]     Height: 4.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.0357 X 2.2875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(352780, 194775), (407880, 205975)].
[INFO CTS-0024]  Normalized sink region: [(25.1986, 13.9125), (29.1343, 14.7125)].
[INFO CTS-0025]     Width:  3.9357.
[INFO CTS-0026]     Height: 0.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9679 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(347840, 194775), (411680, 208425)].
[INFO CTS-0024]  Normalized sink region: [(24.8457, 13.9125), (29.4057, 14.8875)].
[INFO CTS-0025]     Width:  4.5600.
[INFO CTS-0026]     Height: 0.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.2800 X 0.9750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(429540, 133175), (459940, 186025)].
[INFO CTS-0024]  Normalized sink region: [(30.6814, 9.5125), (32.8529, 13.2875)].
[INFO CTS-0025]     Width:  2.1714.
[INFO CTS-0026]     Height: 3.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.1714 X 1.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(434860, 133175), (461840, 183575)].
[INFO CTS-0024]  Normalized sink region: [(31.0614, 9.5125), (32.9886, 13.1125)].
[INFO CTS-0025]     Width:  1.9271.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.9271 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(426880, 130025), (456140, 180425)].
[INFO CTS-0024]  Normalized sink region: [(30.4914, 9.2875), (32.5814, 12.8875)].
[INFO CTS-0025]     Width:  2.0900.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.0900 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(442460, 202825), (467540, 250775)].
[INFO CTS-0024]  Normalized sink region: [(31.6043, 14.4875), (33.3957, 17.9125)].
[INFO CTS-0025]     Width:  1.7914.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7914 X 1.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(443980, 205975), (469060, 253225)].
[INFO CTS-0024]  Normalized sink region: [(31.7129, 14.7125), (33.5043, 18.0875)].
[INFO CTS-0025]     Width:  1.7914.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7914 X 1.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(443600, 200375), (462320, 261975)].
[INFO CTS-0024]  Normalized sink region: [(31.6857, 14.3125), (33.0229, 18.7125)].
[INFO CTS-0025]     Width:  1.3371.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.3371 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(447020, 197225), (464880, 264425)].
[INFO CTS-0024]  Normalized sink region: [(31.93, 14.0875), (33.2057, 18.8875)].
[INFO CTS-0025]     Width:  1.2757.
[INFO CTS-0026]     Height: 4.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.2757 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(376720, 141225), (401800, 186025)].
[INFO CTS-0024]  Normalized sink region: [(26.9086, 10.0875), (28.7, 13.2875)].
[INFO CTS-0025]     Width:  1.7914.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7914 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(377860, 144375), (403420, 189175)].
[INFO CTS-0024]  Normalized sink region: [(26.99, 10.3125), (28.8157, 13.5125)].
[INFO CTS-0025]     Width:  1.8257.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8257 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(404180, 118825), (433340, 177975)].
[INFO CTS-0024]  Normalized sink region: [(28.87, 8.4875), (30.9529, 12.7125)].
[INFO CTS-0025]     Width:  2.0829.
[INFO CTS-0026]     Height: 4.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.0829 X 2.1125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(403420, 121975), (434480, 183575)].
[INFO CTS-0024]  Normalized sink region: [(28.8157, 8.7125), (31.0343, 13.1125)].
[INFO CTS-0025]     Width:  2.2186.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.2186 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(362660, 214025), (406740, 258825)].
[INFO CTS-0024]  Normalized sink region: [(25.9043, 15.2875), (29.0529, 18.4875)].
[INFO CTS-0025]     Width:  3.1486.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.1486 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(360380, 211575), (413580, 258825)].
[INFO CTS-0024]  Normalized sink region: [(25.7414, 15.1125), (29.5414, 18.4875)].
[INFO CTS-0025]     Width:  3.8000.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9000 X 3.3750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(342240, 208425), (405980, 228375)].
[INFO CTS-0024]  Normalized sink region: [(24.4457, 14.8875), (28.9986, 16.3125)].
[INFO CTS-0025]     Width:  4.5529.
[INFO CTS-0026]     Height: 1.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.2764 X 1.4250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(412920, 211575), (436100, 261975)].
[INFO CTS-0024]  Normalized sink region: [(29.4943, 15.1125), (31.15, 18.7125)].
[INFO CTS-0025]     Width:  1.6557.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.6557 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(360000, 130025), (399900, 183575)].
[INFO CTS-0024]  Normalized sink region: [(25.7143, 9.2875), (28.5643, 13.1125)].
[INFO CTS-0025]     Width:  2.8500.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.8500 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(408740, 214025), (437140, 264425)].
[INFO CTS-0024]  Normalized sink region: [(29.1957, 15.2875), (31.2243, 18.8875)].
[INFO CTS-0025]     Width:  2.0286.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.0286 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(354780, 130025), (401040, 191625)].
[INFO CTS-0024]  Normalized sink region: [(25.3414, 9.2875), (28.6457, 13.6875)].
[INFO CTS-0025]     Width:  3.3043.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.3043 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(352500, 130025), (404460, 189175)].
[INFO CTS-0024]  Normalized sink region: [(25.1786, 9.2875), (28.89, 13.5125)].
[INFO CTS-0025]     Width:  3.7114.
[INFO CTS-0026]     Height: 4.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.7114 X 2.1125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(415100, 208425), (440940, 270025)].
[INFO CTS-0024]  Normalized sink region: [(29.65, 14.8875), (31.4957, 19.2875)].
[INFO CTS-0025]     Width:  1.8457.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8457 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(417760, 211575), (443600, 270025)].
[INFO CTS-0024]  Normalized sink region: [(29.84, 15.1125), (31.6857, 19.2875)].
[INFO CTS-0025]     Width:  1.8457.
[INFO CTS-0026]     Height: 4.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8457 X 2.0875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(370360, 141225), (408640, 189175)].
[INFO CTS-0024]  Normalized sink region: [(26.4543, 10.0875), (29.1886, 13.5125)].
[INFO CTS-0025]     Width:  2.7343.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.7343 X 1.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(368740, 144375), (409400, 194775)].
[INFO CTS-0024]  Normalized sink region: [(26.3386, 10.3125), (29.2429, 13.9125)].
[INFO CTS-0025]     Width:  2.9043.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.9043 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/_0830_.
[INFO CTS-0028]  Total number of sinks: 64.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(237480, 164850), (263050, 215250)].
[INFO CTS-0024]  Normalized sink region: [(16.9629, 11.775), (18.7893, 15.375)].
[INFO CTS-0025]     Width:  1.8264.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 32
    Sub-region size: 1.8264 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 16
    Sub-region size: 0.9132 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Level 3
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.9132 X 0.9000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313924 outSlew: 3 load: 1 length: 1 isBuffered: false
 Out of 14 sinks, 1 sinks closer to other cluster.
 Out of 18 sinks, 1 sinks closer to other cluster.
 Out of 13 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 64.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(199740, 205975), (245240, 239575)].
[INFO CTS-0024]  Normalized sink region: [(14.2671, 14.7125), (17.5171, 17.1125)].
[INFO CTS-0025]     Width:  3.2500.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6250 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(265380, 205975), (279060, 239575)].
[INFO CTS-0024]  Normalized sink region: [(18.9557, 14.7125), (19.9329, 17.1125)].
[INFO CTS-0025]     Width:  0.9771.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.9771 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(273740, 130025), (303760, 166775)].
[INFO CTS-0024]  Normalized sink region: [(19.5529, 9.2875), (21.6971, 11.9125)].
[INFO CTS-0025]     Width:  2.1443.
[INFO CTS-0026]     Height: 2.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.1443 X 1.3125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(241540, 121975), (267660, 174825)].
[INFO CTS-0024]  Normalized sink region: [(17.2529, 8.7125), (19.1186, 12.4875)].
[INFO CTS-0025]     Width:  1.8657.
[INFO CTS-0026]     Height: 3.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8657 X 1.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(237740, 124425), (263580, 169225)].
[INFO CTS-0024]  Normalized sink region: [(16.9814, 8.8875), (18.8271, 12.0875)].
[INFO CTS-0025]     Width:  1.8457.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8457 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(196700, 217175), (254740, 261975)].
[INFO CTS-0024]  Normalized sink region: [(14.05, 15.5125), (18.1957, 18.7125)].
[INFO CTS-0025]     Width:  4.1457.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.0729 X 3.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(201160, 211575), (251420, 258825)].
[INFO CTS-0024]  Normalized sink region: [(14.3686, 15.1125), (17.9586, 18.4875)].
[INFO CTS-0025]     Width:  3.5900.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7950 X 3.3750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(261960, 121975), (295400, 169225)].
[INFO CTS-0024]  Normalized sink region: [(18.7114, 8.7125), (21.1, 12.0875)].
[INFO CTS-0025]     Width:  2.3886.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.3886 X 1.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(261200, 118825), (291980, 172375)].
[INFO CTS-0024]  Normalized sink region: [(18.6571, 8.4875), (20.8557, 12.3125)].
[INFO CTS-0025]     Width:  2.1986.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.1986 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(211420, 200375), (252940, 236425)].
[INFO CTS-0024]  Normalized sink region: [(15.1014, 14.3125), (18.0671, 16.8875)].
[INFO CTS-0025]     Width:  2.9657.
[INFO CTS-0026]     Height: 2.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4829 X 2.5750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(207620, 205975), (256640, 233975)].
[INFO CTS-0024]  Normalized sink region: [(14.83, 14.7125), (18.3314, 16.7125)].
[INFO CTS-0025]     Width:  3.5014.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7507 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(199740, 202825), (250660, 242025)].
[INFO CTS-0024]  Normalized sink region: [(14.2671, 14.4875), (17.9043, 17.2875)].
[INFO CTS-0025]     Width:  3.6371.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8186 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(260440, 183575), (327700, 233975)].
[INFO CTS-0024]  Normalized sink region: [(18.6029, 13.1125), (23.4071, 16.7125)].
[INFO CTS-0025]     Width:  4.8043.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.4021 X 3.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(263480, 186025), (323520, 233975)].
[INFO CTS-0024]  Normalized sink region: [(18.82, 13.2875), (23.1086, 16.7125)].
[INFO CTS-0025]     Width:  4.2886.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.1443 X 3.4250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(265100, 191625), (322380, 222775)].
[INFO CTS-0024]  Normalized sink region: [(18.9357, 13.6875), (23.0271, 15.9125)].
[INFO CTS-0025]     Width:  4.0914.
[INFO CTS-0026]     Height: 2.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.0457 X 2.2250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(271840, 191625), (324660, 222775)].
[INFO CTS-0024]  Normalized sink region: [(19.4171, 13.6875), (23.19, 15.9125)].
[INFO CTS-0025]     Width:  3.7729.
[INFO CTS-0026]     Height: 2.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8864 X 2.2250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(196700, 144375), (234980, 166775)].
[INFO CTS-0024]  Normalized sink region: [(14.05, 10.3125), (16.7843, 11.9125)].
[INFO CTS-0025]     Width:  2.7343.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3671 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(196220, 144375), (240680, 163625)].
[INFO CTS-0024]  Normalized sink region: [(14.0157, 10.3125), (17.1914, 11.6875)].
[INFO CTS-0025]     Width:  3.1757.
[INFO CTS-0026]     Height: 1.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5879 X 1.3750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(194040, 214025), (257780, 253225)].
[INFO CTS-0024]  Normalized sink region: [(13.86, 15.2875), (18.4129, 18.0875)].
[INFO CTS-0025]     Width:  4.5529.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.2764 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(192040, 211575), (256640, 250775)].
[INFO CTS-0024]  Normalized sink region: [(13.7171, 15.1125), (18.3314, 17.9125)].
[INFO CTS-0025]     Width:  4.6143.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.3071 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(245620, 113225), (274220, 166775)].
[INFO CTS-0024]  Normalized sink region: [(17.5443, 8.0875), (19.5871, 11.9125)].
[INFO CTS-0025]     Width:  2.0429.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.0429 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(246380, 113225), (273740, 166775)].
[INFO CTS-0024]  Normalized sink region: [(17.5986, 8.0875), (19.5529, 11.9125)].
[INFO CTS-0025]     Width:  1.9543.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.9543 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(268140, 127575), (303000, 163625)].
[INFO CTS-0024]  Normalized sink region: [(19.1529, 9.1125), (21.6429, 11.6875)].
[INFO CTS-0025]     Width:  2.4900.
[INFO CTS-0026]     Height: 2.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.4900 X 1.2875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(260820, 177975), (303100, 236425)].
[INFO CTS-0024]  Normalized sink region: [(18.63, 12.7125), (21.65, 16.8875)].
[INFO CTS-0025]     Width:  3.0200.
[INFO CTS-0026]     Height: 4.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.0200 X 2.0875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(198500, 174825), (234320, 197225)].
[INFO CTS-0024]  Normalized sink region: [(14.1786, 12.4875), (16.7371, 14.0875)].
[INFO CTS-0025]     Width:  2.5586.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.2793 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(260820, 172375), (305660, 242025)].
[INFO CTS-0024]  Normalized sink region: [(18.63, 12.3125), (21.8329, 17.2875)].
[INFO CTS-0025]     Width:  3.2029.
[INFO CTS-0026]     Height: 4.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.2029 X 2.4875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(192140, 172375), (236880, 200375)].
[INFO CTS-0024]  Normalized sink region: [(13.7243, 12.3125), (16.92, 14.3125)].
[INFO CTS-0025]     Width:  3.1957.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5979 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(189100, 174825), (238400, 197225)].
[INFO CTS-0024]  Normalized sink region: [(13.5071, 12.4875), (17.0286, 14.0875)].
[INFO CTS-0025]     Width:  3.5214.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7607 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(260540, 183575), (307280, 250775)].
[INFO CTS-0024]  Normalized sink region: [(18.61, 13.1125), (21.9486, 17.9125)].
[INFO CTS-0025]     Width:  3.3386.
[INFO CTS-0026]     Height: 4.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.3386 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(262340, 180425), (312120, 253225)].
[INFO CTS-0024]  Normalized sink region: [(18.7386, 12.8875), (22.2943, 18.0875)].
[INFO CTS-0025]     Width:  3.5557.
[INFO CTS-0026]     Height: 5.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.5557 X 2.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(190240, 135625), (239640, 169225)].
[INFO CTS-0024]  Normalized sink region: [(13.5886, 9.6875), (17.1171, 12.0875)].
[INFO CTS-0025]     Width:  3.5286.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7643 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(190620, 138775), (236220, 166775)].
[INFO CTS-0024]  Normalized sink region: [(13.6157, 9.9125), (16.8729, 11.9125)].
[INFO CTS-0025]     Width:  3.2571.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6286 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/_0830_.
[INFO CTS-0028]  Total number of sinks: 64.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(476120, 478450), (504730, 548800)].
[INFO CTS-0024]  Normalized sink region: [(34.0086, 34.175), (36.0521, 39.2)].
[INFO CTS-0025]     Width:  2.0436.
[INFO CTS-0026]     Height: 5.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 32
    Sub-region size: 2.0436 X 2.5125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 16
    Sub-region size: 1.0218 X 2.5125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 33 sinks, 4 sinks closer to other cluster.
 Level 3
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.0218 X 1.2562
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313924 outSlew: 3 load: 1 length: 1 isBuffered: false
 Out of 14 sinks, 1 sinks closer to other cluster.
 Out of 17 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 64.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(422800, 452375), (499940, 480375)].
[INFO CTS-0024]  Normalized sink region: [(30.2, 32.3125), (35.71, 34.3125)].
[INFO CTS-0025]     Width:  5.5100.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.7550 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(431160, 482825), (478940, 494025)].
[INFO CTS-0024]  Normalized sink region: [(30.7971, 34.4875), (34.21, 35.2875)].
[INFO CTS-0025]     Width:  3.4129.
[INFO CTS-0026]     Height: 0.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7064 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(401420, 497175), (420800, 530775)].
[INFO CTS-0024]  Normalized sink region: [(28.6729, 35.5125), (30.0571, 37.9125)].
[INFO CTS-0025]     Width:  1.3843.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.3843 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(431060, 494025), (475140, 536375)].
[INFO CTS-0024]  Normalized sink region: [(30.79, 35.2875), (33.9386, 38.3125)].
[INFO CTS-0025]     Width:  3.1486.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5743 X 3.0250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(425460, 497175), (478560, 536375)].
[INFO CTS-0024]  Normalized sink region: [(30.39, 35.5125), (34.1829, 38.3125)].
[INFO CTS-0025]     Width:  3.7929.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8964 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(448540, 446775), (512000, 474775)].
[INFO CTS-0024]  Normalized sink region: [(32.0386, 31.9125), (36.5714, 33.9125)].
[INFO CTS-0025]     Width:  4.5329.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.2664 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(444740, 446775), (512000, 474775)].
[INFO CTS-0024]  Normalized sink region: [(31.7671, 31.9125), (36.5714, 33.9125)].
[INFO CTS-0025]     Width:  4.8043.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.4021 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(423840, 499625), (478180, 522025)].
[INFO CTS-0024]  Normalized sink region: [(30.2743, 35.6875), (34.1557, 37.2875)].
[INFO CTS-0025]     Width:  3.8814.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9407 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(419280, 497175), (474760, 527625)].
[INFO CTS-0024]  Normalized sink region: [(29.9486, 35.5125), (33.9114, 37.6875)].
[INFO CTS-0025]     Width:  3.9629.
[INFO CTS-0026]     Height: 2.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9814 X 2.1750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(417100, 446775), (503640, 482825)].
[INFO CTS-0024]  Normalized sink region: [(29.7929, 31.9125), (35.9743, 34.4875)].
[INFO CTS-0025]     Width:  6.1814.
[INFO CTS-0026]     Height: 2.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.0907 X 2.5750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(414820, 446775), (507060, 480375)].
[INFO CTS-0024]  Normalized sink region: [(29.63, 31.9125), (36.2186, 34.3125)].
[INFO CTS-0025]     Width:  6.5886.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 3.2943 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(426980, 454825), (499840, 477225)].
[INFO CTS-0024]  Normalized sink region: [(30.4986, 32.4875), (35.7029, 34.0875)].
[INFO CTS-0025]     Width:  5.2043.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.6021 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(507060, 485975), (548580, 508375)].
[INFO CTS-0024]  Normalized sink region: [(36.2186, 34.7125), (39.1843, 36.3125)].
[INFO CTS-0025]     Width:  2.9657.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4829 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(505540, 482825), (554560, 510825)].
[INFO CTS-0024]  Normalized sink region: [(36.11, 34.4875), (39.6114, 36.4875)].
[INFO CTS-0025]     Width:  3.5014.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7507 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(503640, 505225), (550380, 522025)].
[INFO CTS-0024]  Normalized sink region: [(35.9743, 36.0875), (39.3129, 37.2875)].
[INFO CTS-0025]     Width:  3.3386.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6693 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(503640, 505225), (556080, 527625)].
[INFO CTS-0024]  Normalized sink region: [(35.9743, 36.0875), (39.72, 37.6875)].
[INFO CTS-0025]     Width:  3.7457.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8729 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(470960, 547575), (506300, 586775)].
[INFO CTS-0024]  Normalized sink region: [(33.64, 39.1125), (36.1643, 41.9125)].
[INFO CTS-0025]     Width:  2.5243.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.5243 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(473340, 544425), (507820, 589225)].
[INFO CTS-0024]  Normalized sink region: [(33.81, 38.8875), (36.2729, 42.0875)].
[INFO CTS-0025]     Width:  2.4629.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.4629 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(437520, 460425), (514660, 480375)].
[INFO CTS-0024]  Normalized sink region: [(31.2514, 32.8875), (36.7614, 34.3125)].
[INFO CTS-0025]     Width:  5.5100.
[INFO CTS-0026]     Height: 1.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.7550 X 1.4250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(436480, 457975), (510860, 480375)].
[INFO CTS-0024]  Normalized sink region: [(31.1771, 32.7125), (36.49, 34.3125)].
[INFO CTS-0025]     Width:  5.3129.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.6564 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(427360, 508375), (475520, 538825)].
[INFO CTS-0024]  Normalized sink region: [(30.5257, 36.3125), (33.9657, 38.4875)].
[INFO CTS-0025]     Width:  3.4400.
[INFO CTS-0026]     Height: 2.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7200 X 2.1750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(429540, 505225), (480840, 541975)].
[INFO CTS-0024]  Normalized sink region: [(30.6814, 36.0875), (34.3457, 38.7125)].
[INFO CTS-0025]     Width:  3.6643.
[INFO CTS-0026]     Height: 2.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8321 X 2.6250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(397620, 502775), (415480, 527625)].
[INFO CTS-0024]  Normalized sink region: [(28.4014, 35.9125), (29.6771, 37.6875)].
[INFO CTS-0025]     Width:  1.2757.
[INFO CTS-0026]     Height: 1.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.2757 X 0.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(503260, 527625), (536420, 564375)].
[INFO CTS-0024]  Normalized sink region: [(35.9471, 37.6875), (38.3157, 40.3125)].
[INFO CTS-0025]     Width:  2.3686.
[INFO CTS-0026]     Height: 2.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.3686 X 1.3125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(462220, 547575), (517320, 583625)].
[INFO CTS-0024]  Normalized sink region: [(33.0157, 39.1125), (36.9514, 41.6875)].
[INFO CTS-0025]     Width:  3.9357.
[INFO CTS-0026]     Height: 2.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9679 X 2.5750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(499080, 525175), (539360, 558775)].
[INFO CTS-0024]  Normalized sink region: [(35.6486, 37.5125), (38.5257, 39.9125)].
[INFO CTS-0025]     Width:  2.8771.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4386 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(458420, 553175), (527580, 583625)].
[INFO CTS-0024]  Normalized sink region: [(32.7443, 39.5125), (37.6843, 41.6875)].
[INFO CTS-0025]     Width:  4.9400.
[INFO CTS-0026]     Height: 2.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.4700 X 2.1750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(460320, 544425), (524540, 583625)].
[INFO CTS-0024]  Normalized sink region: [(32.88, 38.8875), (37.4671, 41.6875)].
[INFO CTS-0025]     Width:  4.5871.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.2936 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(504400, 522025), (544300, 550025)].
[INFO CTS-0024]  Normalized sink region: [(36.0286, 37.2875), (38.8786, 39.2875)].
[INFO CTS-0025]     Width:  2.8500.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4250 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(502500, 516425), (548480, 550025)].
[INFO CTS-0024]  Normalized sink region: [(35.8929, 36.8875), (39.1771, 39.2875)].
[INFO CTS-0025]     Width:  3.2843.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6421 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(462980, 550025), (513520, 594825)].
[INFO CTS-0024]  Normalized sink region: [(33.07, 39.2875), (36.68, 42.4875)].
[INFO CTS-0025]     Width:  3.6100.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8050 X 3.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(465740, 544425), (502500, 594825)].
[INFO CTS-0024]  Normalized sink region: [(33.2671, 38.8875), (35.8929, 42.4875)].
[INFO CTS-0025]     Width:  2.6257.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.6257 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/_0830_.
[INFO CTS-0028]  Total number of sinks: 64.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(306370, 442400), (362990, 464800)].
[INFO CTS-0024]  Normalized sink region: [(21.8836, 31.6), (25.9279, 33.2)].
[INFO CTS-0025]     Width:  4.0443.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 32
    Sub-region size: 2.0221 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Level 2
    Direction: Vertical
    Sinks per sub-region: 16
    Sub-region size: 2.0221 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Level 3
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.0111 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313924 outSlew: 3 load: 1 length: 1 isBuffered: false
 Out of 15 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 64.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(309180, 385175), (323520, 441175)].
[INFO CTS-0024]  Normalized sink region: [(22.0843, 27.5125), (23.1086, 31.5125)].
[INFO CTS-0025]     Width:  1.0243.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.0243 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(352780, 469175), (388120, 491575)].
[INFO CTS-0024]  Normalized sink region: [(25.1986, 33.5125), (27.7229, 35.1125)].
[INFO CTS-0025]     Width:  2.5243.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.2621 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(357340, 460425), (401040, 538825)].
[INFO CTS-0024]  Normalized sink region: [(25.5243, 32.8875), (28.6457, 38.4875)].
[INFO CTS-0025]     Width:  3.1214.
[INFO CTS-0026]     Height: 5.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.1214 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(349460, 457975), (384700, 513975)].
[INFO CTS-0024]  Normalized sink region: [(24.9614, 32.7125), (27.4786, 36.7125)].
[INFO CTS-0025]     Width:  2.5171.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.5171 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(347560, 454825), (385080, 508375)].
[INFO CTS-0024]  Normalized sink region: [(24.8257, 32.4875), (27.5057, 36.3125)].
[INFO CTS-0025]     Width:  2.6800.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.6800 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(330360, 382025), (354680, 438025)].
[INFO CTS-0024]  Normalized sink region: [(23.5971, 27.2875), (25.3343, 31.2875)].
[INFO CTS-0025]     Width:  1.7371.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7371 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(332260, 385175), (355440, 443625)].
[INFO CTS-0024]  Normalized sink region: [(23.7329, 27.5125), (25.3886, 31.6875)].
[INFO CTS-0025]     Width:  1.6557.
[INFO CTS-0026]     Height: 4.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.6557 X 2.0875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(347840, 463575), (394960, 530775)].
[INFO CTS-0024]  Normalized sink region: [(24.8457, 33.1125), (28.2114, 37.9125)].
[INFO CTS-0025]     Width:  3.3657.
[INFO CTS-0026]     Height: 4.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.3657 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(344900, 460425), (392300, 527625)].
[INFO CTS-0024]  Normalized sink region: [(24.6357, 32.8875), (28.0214, 37.6875)].
[INFO CTS-0025]     Width:  3.3857.
[INFO CTS-0026]     Height: 4.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.3857 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(303000, 390775), (328940, 441175)].
[INFO CTS-0024]  Normalized sink region: [(21.6429, 27.9125), (23.4957, 31.5125)].
[INFO CTS-0025]     Width:  1.8529.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8529 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(303100, 393225), (327800, 443625)].
[INFO CTS-0024]  Normalized sink region: [(21.65, 28.0875), (23.4143, 31.6875)].
[INFO CTS-0025]     Width:  1.7643.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7643 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(312500, 379575), (329600, 443625)].
[INFO CTS-0024]  Normalized sink region: [(22.3214, 27.1125), (23.5429, 31.6875)].
[INFO CTS-0025]     Width:  1.2214.
[INFO CTS-0026]     Height: 4.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.2214 X 2.2875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(288560, 454825), (314020, 525175)].
[INFO CTS-0024]  Normalized sink region: [(20.6114, 32.4875), (22.43, 37.5125)].
[INFO CTS-0025]     Width:  1.8186.
[INFO CTS-0026]     Height: 5.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8186 X 2.5125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(292460, 457975), (309940, 522025)].
[INFO CTS-0024]  Normalized sink region: [(20.89, 32.7125), (22.1386, 37.2875)].
[INFO CTS-0025]     Width:  1.2486.
[INFO CTS-0026]     Height: 4.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.2486 X 2.2875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(293980, 471625), (311460, 510825)].
[INFO CTS-0024]  Normalized sink region: [(20.9986, 33.6875), (22.2471, 36.4875)].
[INFO CTS-0025]     Width:  1.2486.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.2486 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(294640, 466025), (313360, 513975)].
[INFO CTS-0024]  Normalized sink region: [(21.0457, 33.2875), (22.3829, 36.7125)].
[INFO CTS-0025]     Width:  1.3371.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.3371 X 1.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(358480, 404425), (402560, 449225)].
[INFO CTS-0024]  Normalized sink region: [(25.6057, 28.8875), (28.7543, 32.0875)].
[INFO CTS-0025]     Width:  3.1486.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.1486 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(356960, 407575), (406740, 449225)].
[INFO CTS-0024]  Normalized sink region: [(25.4971, 29.1125), (29.0529, 32.0875)].
[INFO CTS-0025]     Width:  3.5557.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7779 X 2.9750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(336820, 376425), (372540, 438025)].
[INFO CTS-0024]  Normalized sink region: [(24.0586, 26.8875), (26.61, 31.2875)].
[INFO CTS-0025]     Width:  2.5514.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.5514 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(333400, 376425), (369120, 441175)].
[INFO CTS-0024]  Normalized sink region: [(23.8143, 26.8875), (26.3657, 31.5125)].
[INFO CTS-0025]     Width:  2.5514.
[INFO CTS-0026]     Height: 4.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.5514 X 2.3125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(350120, 457975), (377580, 522025)].
[INFO CTS-0024]  Normalized sink region: [(25.0086, 32.7125), (26.97, 37.2875)].
[INFO CTS-0025]     Width:  1.9614.
[INFO CTS-0026]     Height: 4.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.9614 X 2.2875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(344900, 460425), (382040, 519575)].
[INFO CTS-0024]  Normalized sink region: [(24.6357, 32.8875), (27.2886, 37.1125)].
[INFO CTS-0025]     Width:  2.6529.
[INFO CTS-0026]     Height: 4.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.6529 X 2.1125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(355060, 457975), (400660, 538825)].
[INFO CTS-0024]  Normalized sink region: [(25.3614, 32.7125), (28.6186, 38.4875)].
[INFO CTS-0025]     Width:  3.2571.
[INFO CTS-0026]     Height: 5.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.2571 X 2.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(315540, 463575), (340720, 519575)].
[INFO CTS-0024]  Normalized sink region: [(22.5386, 33.1125), (24.3371, 37.1125)].
[INFO CTS-0025]     Width:  1.7986.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7986 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(360000, 385175), (390880, 441175)].
[INFO CTS-0024]  Normalized sink region: [(25.7143, 27.5125), (27.92, 31.5125)].
[INFO CTS-0025]     Width:  2.2057.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.2057 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(317060, 466025), (344420, 522025)].
[INFO CTS-0024]  Normalized sink region: [(22.6471, 33.2875), (24.6014, 37.2875)].
[INFO CTS-0025]     Width:  1.9543.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.9543 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(362760, 376425), (388880, 446775)].
[INFO CTS-0024]  Normalized sink region: [(25.9114, 26.8875), (27.7771, 31.9125)].
[INFO CTS-0025]     Width:  1.8657.
[INFO CTS-0026]     Height: 5.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8657 X 2.5125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(361140, 382025), (391920, 449225)].
[INFO CTS-0024]  Normalized sink region: [(25.7957, 27.2875), (27.9943, 32.0875)].
[INFO CTS-0025]     Width:  2.1986.
[INFO CTS-0026]     Height: 4.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.1986 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(317060, 460425), (337300, 530775)].
[INFO CTS-0024]  Normalized sink region: [(22.6471, 32.8875), (24.0929, 37.9125)].
[INFO CTS-0025]     Width:  1.4457.
[INFO CTS-0026]     Height: 5.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.4457 X 2.5125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(320860, 457975), (337960, 530775)].
[INFO CTS-0024]  Normalized sink region: [(22.9186, 32.7125), (24.14, 37.9125)].
[INFO CTS-0025]     Width:  1.2214.
[INFO CTS-0026]     Height: 5.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.2214 X 2.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(350880, 398825), (397620, 449225)].
[INFO CTS-0024]  Normalized sink region: [(25.0629, 28.4875), (28.4014, 32.0875)].
[INFO CTS-0025]     Width:  3.3386.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.3386 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(349840, 401975), (398000, 452375)].
[INFO CTS-0024]  Normalized sink region: [(24.9886, 28.7125), (28.4286, 32.3125)].
[INFO CTS-0025]     Width:  3.4400.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.4400 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/_0830_.
[INFO CTS-0028]  Total number of sinks: 64.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(419610, 355250), (475470, 380800)].
[INFO CTS-0024]  Normalized sink region: [(29.9721, 25.375), (33.9621, 27.2)].
[INFO CTS-0025]     Width:  3.9900.
[INFO CTS-0026]     Height: 1.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 32
    Sub-region size: 1.9950 X 1.8250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Level 2
    Direction: Vertical
    Sinks per sub-region: 16
    Sub-region size: 1.9950 X 0.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 26 sinks, 1 sinks closer to other cluster.
 Out of 38 sinks, 1 sinks closer to other cluster.
 Level 3
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 0.9975 X 0.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313924 outSlew: 3 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 64.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(468300, 376425), (507160, 424375)].
[INFO CTS-0024]  Normalized sink region: [(33.45, 26.8875), (36.2257, 30.3125)].
[INFO CTS-0025]     Width:  2.7757.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.7757 X 1.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(467260, 385175), (501840, 404425)].
[INFO CTS-0024]  Normalized sink region: [(33.3757, 27.5125), (35.8457, 28.8875)].
[INFO CTS-0025]     Width:  2.4700.
[INFO CTS-0026]     Height: 1.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.2350 X 1.3750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(408360, 301175), (431160, 359625)].
[INFO CTS-0024]  Normalized sink region: [(29.1686, 21.5125), (30.7971, 25.6875)].
[INFO CTS-0025]     Width:  1.6286.
[INFO CTS-0026]     Height: 4.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.6286 X 2.0875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(434100, 301175), (457280, 362775)].
[INFO CTS-0024]  Normalized sink region: [(31.0071, 21.5125), (32.6629, 25.9125)].
[INFO CTS-0025]     Width:  1.6557.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.6557 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(436000, 306775), (456240, 359625)].
[INFO CTS-0024]  Normalized sink region: [(31.1429, 21.9125), (32.5886, 25.6875)].
[INFO CTS-0025]     Width:  1.4457.
[INFO CTS-0026]     Height: 3.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.4457 X 1.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(464880, 368375), (507820, 443625)].
[INFO CTS-0024]  Normalized sink region: [(33.2057, 26.3125), (36.2729, 31.6875)].
[INFO CTS-0025]     Width:  3.0671.
[INFO CTS-0026]     Height: 5.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.0671 X 2.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(461080, 365225), (508580, 443625)].
[INFO CTS-0024]  Normalized sink region: [(32.9343, 26.0875), (36.3271, 31.6875)].
[INFO CTS-0025]     Width:  3.3929.
[INFO CTS-0026]     Height: 5.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.3929 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(413580, 317975), (432200, 368375)].
[INFO CTS-0024]  Normalized sink region: [(29.5414, 22.7125), (30.8714, 26.3125)].
[INFO CTS-0025]     Width:  1.3300.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.3300 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(409780, 314825), (439420, 365225)].
[INFO CTS-0024]  Normalized sink region: [(29.27, 22.4875), (31.3871, 26.0875)].
[INFO CTS-0025]     Width:  2.1171.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.1171 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(477420, 368375), (517700, 432425)].
[INFO CTS-0024]  Normalized sink region: [(34.1014, 26.3125), (36.9786, 30.8875)].
[INFO CTS-0025]     Width:  2.8771.
[INFO CTS-0026]     Height: 4.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.8771 X 2.2875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(477140, 368375), (516940, 432425)].
[INFO CTS-0024]  Normalized sink region: [(34.0814, 26.3125), (36.9243, 30.8875)].
[INFO CTS-0025]     Width:  2.8429.
[INFO CTS-0026]     Height: 4.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.8429 X 2.2875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(471720, 379575), (516560, 424375)].
[INFO CTS-0024]  Normalized sink region: [(33.6943, 27.1125), (36.8971, 30.3125)].
[INFO CTS-0025]     Width:  3.2029.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6014 X 3.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(464880, 314825), (518460, 362775)].
[INFO CTS-0024]  Normalized sink region: [(33.2057, 22.4875), (37.0329, 25.9125)].
[INFO CTS-0025]     Width:  3.8271.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9136 X 3.4250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(467540, 312375), (516560, 359625)].
[INFO CTS-0024]  Normalized sink region: [(33.3957, 22.3125), (36.8971, 25.6875)].
[INFO CTS-0025]     Width:  3.5014.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7507 X 3.3750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(471720, 320425), (507540, 362775)].
[INFO CTS-0024]  Normalized sink region: [(33.6943, 22.8875), (36.2529, 25.9125)].
[INFO CTS-0025]     Width:  2.5586.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.5586 X 1.5125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(472100, 320425), (511620, 354025)].
[INFO CTS-0024]  Normalized sink region: [(33.7214, 22.8875), (36.5443, 25.2875)].
[INFO CTS-0025]     Width:  2.8229.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4114 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(412060, 382025), (428020, 429975)].
[INFO CTS-0024]  Normalized sink region: [(29.4329, 27.2875), (30.5729, 30.7125)].
[INFO CTS-0025]     Width:  1.1400.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.1400 X 1.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(415480, 379575), (429160, 426825)].
[INFO CTS-0024]  Normalized sink region: [(29.6771, 27.1125), (30.6543, 30.4875)].
[INFO CTS-0025]     Width:  0.9771.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.9771 X 1.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(460320, 379575), (501360, 435575)].
[INFO CTS-0024]  Normalized sink region: [(32.88, 27.1125), (35.8114, 31.1125)].
[INFO CTS-0025]     Width:  2.9314.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.9314 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(458420, 373975), (499840, 432425)].
[INFO CTS-0024]  Normalized sink region: [(32.7443, 26.7125), (35.7029, 30.8875)].
[INFO CTS-0025]     Width:  2.9586.
[INFO CTS-0026]     Height: 4.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.9586 X 2.0875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(428880, 289975), (453200, 354025)].
[INFO CTS-0024]  Normalized sink region: [(30.6343, 20.7125), (32.3714, 25.2875)].
[INFO CTS-0025]     Width:  1.7371.
[INFO CTS-0026]     Height: 4.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7371 X 2.2875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(431060, 289975), (457000, 357175)].
[INFO CTS-0024]  Normalized sink region: [(30.79, 20.7125), (32.6429, 25.5125)].
[INFO CTS-0025]     Width:  1.8529.
[INFO CTS-0026]     Height: 4.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8529 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(407880, 303625), (429540, 362775)].
[INFO CTS-0024]  Normalized sink region: [(29.1343, 21.6875), (30.6814, 25.9125)].
[INFO CTS-0025]     Width:  1.5471.
[INFO CTS-0026]     Height: 4.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.5471 X 2.1125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(458800, 303625), (493480, 359625)].
[INFO CTS-0024]  Normalized sink region: [(32.7714, 21.6875), (35.2486, 25.6875)].
[INFO CTS-0025]     Width:  2.4771.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.4771 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(438660, 382025), (454240, 429975)].
[INFO CTS-0024]  Normalized sink region: [(31.3329, 27.2875), (32.4457, 30.7125)].
[INFO CTS-0025]     Width:  1.1129.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.1129 X 1.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(462980, 298025), (492340, 357175)].
[INFO CTS-0024]  Normalized sink region: [(33.07, 21.2875), (35.1671, 25.5125)].
[INFO CTS-0025]     Width:  2.0971.
[INFO CTS-0026]     Height: 4.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.0971 X 2.1125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(432580, 387625), (453860, 441175)].
[INFO CTS-0024]  Normalized sink region: [(30.8986, 27.6875), (32.4186, 31.5125)].
[INFO CTS-0025]     Width:  1.5200.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.5200 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(432960, 385175), (456900, 438025)].
[INFO CTS-0024]  Normalized sink region: [(30.9257, 27.5125), (32.6357, 31.2875)].
[INFO CTS-0025]     Width:  1.7100.
[INFO CTS-0026]     Height: 3.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7100 X 1.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(462220, 286825), (498040, 359625)].
[INFO CTS-0024]  Normalized sink region: [(33.0157, 20.4875), (35.5743, 25.6875)].
[INFO CTS-0025]     Width:  2.5586.
[INFO CTS-0026]     Height: 5.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.5586 X 2.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(466020, 286825), (501080, 359625)].
[INFO CTS-0024]  Normalized sink region: [(33.2871, 20.4875), (35.7914, 25.6875)].
[INFO CTS-0025]     Width:  2.5043.
[INFO CTS-0026]     Height: 5.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.5043 X 2.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(407980, 376425), (428400, 441175)].
[INFO CTS-0024]  Normalized sink region: [(29.1414, 26.8875), (30.6, 31.5125)].
[INFO CTS-0025]     Width:  1.4586.
[INFO CTS-0026]     Height: 4.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.4586 X 2.3125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(404460, 376425), (430680, 438025)].
[INFO CTS-0024]  Normalized sink region: [(28.89, 26.8875), (30.7629, 31.2875)].
[INFO CTS-0025]     Width:  1.8729.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8729 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/_023_.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(442680, 666645), (476990, 690025)].
[INFO CTS-0024]  Normalized sink region: [(31.62, 47.6175), (34.0707, 49.2875)].
[INFO CTS-0025]     Width:  2.4507.
[INFO CTS-0026]     Height: 1.6700.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.2254 X 1.6700
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0036]  Average source sink dist: 90837.70 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 13465.78 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23225.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17441.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18055.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18693.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17431.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 26146.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 27188.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20976.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20747.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 29470.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 27700.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23986.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20323.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20535.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17390.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17845.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19852.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19044.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 28709.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 28571.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21569.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21910.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16995.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18018.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20052.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23313.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20160.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20631.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23057.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21790.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 26108.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22156.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18346.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17423.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 14665.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 14565.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22406.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23548.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21517.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20631.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22546.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22425.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21580.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23118.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21562.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20191.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18276.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21286.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20007.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19485.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21348.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19433.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19368.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20233.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20260.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15191.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16793.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23930.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16747.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 25966.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 26011.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17780.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16717.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17412.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18462.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17847.66 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18477.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 13731.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22231.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19999.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20857.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19238.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19578.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20391.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 24779.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22833.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21358.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21338.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19268.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20660.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20421.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19688.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20211.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23873.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23213.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18475.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20230.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22226.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22291.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19700.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 26506.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21780.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 27633.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 26353.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17275.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19473.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18931.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19734.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18785.16 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15353.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 14331.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 26686.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23871.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23431.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16370.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 14981.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 27247.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 27848.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20578.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19118.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16172.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 27568.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19132.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22199.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17270.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20224.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19938.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21823.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20731.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 26468.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 28670.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 26152.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22239.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16729.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20423.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 30587.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 26206.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22694.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21784.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 27894.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 25075.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17272.34 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 26830.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20725.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21549.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 25081.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22950.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 24648.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22087.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20023.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18139.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 24103.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21998.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 26053.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 40738.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 37796.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 32560.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 28290.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 12978.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18074.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23262.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 24058.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 29091.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22736.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20181.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 30124.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17967.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 32425.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18951.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18955.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21856.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23790.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19498.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19010.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 14045.47 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16067.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18357.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23143.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 27405.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 27903.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16993.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15242.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 33425.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 38712.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21792.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20156.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16410.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 26041.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 24361.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 26568.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 29088.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20441.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20045.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15760.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16119.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 26656.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 28403.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22941.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23496.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16060.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21777.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22397.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20431.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 24263.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23356.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23267.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23960.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15770.78 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 11824.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18509.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22793.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21457.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17860.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22006.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23416.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18712.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23753.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16604.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15178.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 13906.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18185.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19857.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 13313.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15221.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21785.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 12620.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20340.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20092.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16421.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16548.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20048.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20285.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20613.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17655.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18201.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17231.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21523.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21040.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18937.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19530.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 14790.16 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 12118.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16578.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 27993.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 32649.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 30565.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16486.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15852.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22841.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 27092.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16482.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18855.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 14825.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22090.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22831.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18049.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16877.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19765.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18880.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18929.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16559.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21811.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 27615.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 26781.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20567.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19955.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 13751.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 26431.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 27968.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18721.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19605.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 27379.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 27848.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16581.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22044.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19630.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19108.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 13548.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 13639.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20945.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20871.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20935.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15728.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 24576.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19086.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 25265.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 26510.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18315.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17421.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17623.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16389.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 14353.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22138.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20514.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17381.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19773.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17791.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15008.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 25384.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 13378.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 27530.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18894.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19864.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18826.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 24481.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22597.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15754.84 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19504.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23661.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20971.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 28808.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 28545.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 33510.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 34728.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15684.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15778.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16953.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 14433.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20965.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 37832.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 32184.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 35868.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 40029.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17828.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18716.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 31541.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 32672.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 27550.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 30933.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 24823.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 25398.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18663.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 25025.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18736.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19573.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 24274.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23579.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23596.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22833.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15159.69 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 34810.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17563.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19339.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15851.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19796.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 28539.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 27528.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18085.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 14273.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 32041.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 33293.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 24693.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21402.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23367.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21051.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21560.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18444.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23914.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21221.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 30704.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16958.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18284.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16729.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17657.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19903.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18024.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18926.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22606.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22445.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21506.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16703.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21121.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16382.81 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22373.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20088.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21019.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 25131.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 29346.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19564.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20807.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 13413.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 14777.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20159.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20165.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21051.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18626.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20383.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20992.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22375.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18986.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19783.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18618.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23478.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 24586.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21703.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18300.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21345.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 25673.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18766.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21686.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21099.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21664.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22312.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19281.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19798.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15776.41 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20848.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20988.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17676.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15601.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 14956.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 29664.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 28396.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21585.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21843.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21074.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19590.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22063.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 37416.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 34180.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 29605.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23102.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15808.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 14113.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 28186.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 27103.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22197.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 24241.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 25296.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 32190.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 13900.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 34099.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16519.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 13510.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 32406.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 35423.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18834.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18066.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 13864.69 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 25523.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18821.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15738.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23975.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21623.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17953.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22765.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19761.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22321.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 29729.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 31692.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23219.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16090.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19177.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21560.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23370.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20888.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23820.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23098.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22250.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17976.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20953.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20080.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18717.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 25633.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 26001.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 27571.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 25016.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19124.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21190.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 28192.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 29875.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18521.41 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17500.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17209.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 37663.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 25972.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 26681.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17732.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16953.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 33682.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 34972.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20207.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18983.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21696.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 24973.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22381.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 12828.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22500.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 24770.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20307.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 24273.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 26416.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 27054.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 30474.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 39270.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18249.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21625.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18691.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 25419.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20416.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21711.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19367.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 27698.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 26484.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19436.72 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 24563.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16244.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19775.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21886.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20446.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 40523.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 41457.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 12993.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20406.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 27745.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 29056.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 24418.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20930.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21141.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21690.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16586.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23693.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17385.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 24582.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 32656.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 28343.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 25086.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19912.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22660.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23033.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19145.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20448.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19969.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 29965.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 30677.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20552.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19703.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18054.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0018]     Created 25 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 3.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 3.
[INFO CTS-0015]     Created 25 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:1, 7:4, 9:3, 10:3, 13:2, 14:2, 20:1..
[INFO CTS-0017]     Max level of the clock tree: 4.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 5:1, 6:1, 7:1, 8:3, 11:2..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 5:1, 6:2, 8:1, 9:2, 10:1, 11:1..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 5:1, 6:1, 7:2, 9:2, 10:1, 11:1..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 5:1, 6:1, 7:2, 8:1, 9:1, 10:1, 12:1..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 5:1, 6:1, 7:1, 8:2, 9:1, 10:1, 11:1..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 6:1, 7:3, 8:2, 10:1, 11:1..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 5:1, 6:2, 8:2, 9:2, 13:1..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 5:2, 8:3, 9:1, 10:1, 11:1..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 5:1, 6:1, 7:1, 8:2, 9:1, 10:1, 11:1..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 6:3, 8:1, 9:3, 11:1..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 5:1, 6:1, 8:3, 9:2, 11:1..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 5:1, 6:1, 7:1, 8:2, 9:2, 12:1..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 6:1, 7:4, 8:1, 10:1, 12:1..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 6:1, 7:4, 8:1, 10:1, 12:1..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 5:1, 6:1, 7:1, 8:2, 9:1, 10:1, 11:1..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 5:1, 6:2, 8:2, 9:1, 10:1, 12:1..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0098] Clock net "clk_i"
[INFO CTS-0099]  Sinks 163
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 381.46 um
[INFO CTS-0102]  Path depth 3 - 3
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/_0830_"
[INFO CTS-0099]  Sinks 64
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.35 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.13 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.03 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.89 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.43 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.54 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.75 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.41 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.73 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.17 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.09 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.79 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.91 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.95 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.18 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.84 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.18 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.07 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.38 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.08 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.23 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.93 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.62 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.69 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.33 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.32 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.77 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.09 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.87 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.66 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.78 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 56.14 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 56.56 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/_0830_"
[INFO CTS-0099]  Sinks 64
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 56.91 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.43 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.46 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.28 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 52.65 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.95 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.55 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.47 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.01 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.08 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.23 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.79 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.94 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.57 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.62 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.67 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.30 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.44 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.92 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.63 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.13 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.61 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.65 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.44 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.10 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.90 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.06 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 55.02 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 54.61 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.16 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.97 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.53 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.49 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/_0830_"
[INFO CTS-0099]  Sinks 64
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.44 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.17 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.14 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.75 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.36 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.87 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.87 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.32 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.41 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.57 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.85 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.13 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.62 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.33 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.18 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.70 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.38 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.47 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.58 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.77 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.63 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.44 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.87 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.05 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.70 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.97 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 53.07 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.64 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.80 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.94 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.46 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.23 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.58 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/_0830_"
[INFO CTS-0099]  Sinks 64
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.92 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.07 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.41 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 56.84 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.58 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.77 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.01 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.09 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 52.50 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 56.57 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.83 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.22 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.55 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.62 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.77 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.53 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.56 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.41 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 51.84 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.30 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.97 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.24 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.52 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 58.03 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.36 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.36 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.35 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.34 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.75 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 52.66 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 53.24 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 53.32 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 57.14 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/_0830_"
[INFO CTS-0099]  Sinks 64
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.55 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.56 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.99 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.70 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.44 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.75 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.46 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.16 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.75 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.52 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.52 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.07 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.71 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 55.76 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.17 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 57.95 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 51.73 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.89 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.22 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.01 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.35 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.66 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.41 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.13 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.06 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.37 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 51.28 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.08 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.87 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.56 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.89 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.58 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.80 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/_0830_"
[INFO CTS-0099]  Sinks 64
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.57 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.42 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.69 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.60 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.68 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.88 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.75 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.32 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.22 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 51.39 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.34 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.46 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.04 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 53.58 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.55 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.09 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.44 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.27 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.32 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.43 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.14 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.84 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 53.29 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.84 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.90 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.26 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.44 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.03 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.38 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.17 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.69 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.46 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.00 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/_0830_"
[INFO CTS-0099]  Sinks 64
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 57.33 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.10 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.39 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.41 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.42 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.24 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.92 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.76 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.86 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.77 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.78 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.48 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.49 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.24 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.27 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 30.26 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 29.40 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.81 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.54 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.42 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.45 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.92 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 31.98 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.92 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.92 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.58 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.82 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.91 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.70 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.39 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.84 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.81 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.07 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/_0830_"
[INFO CTS-0099]  Sinks 64
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.79 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.32 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.37 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.28 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 52.61 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 52.17 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.36 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.48 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.11 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.18 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.95 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.39 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.98 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.67 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.00 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.78 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.75 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.37 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.06 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.69 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.82 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.58 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.37 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 52.37 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.53 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.59 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.89 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 54.79 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 59.04 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.35 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.25 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.37 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 56.57 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/_0830_"
[INFO CTS-0099]  Sinks 64
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.39 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.80 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.82 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.18 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.04 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 30.95 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.41 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.51 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.42 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.56 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.37 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.03 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.72 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.25 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.14 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.45 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.83 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.59 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.94 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.74 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.42 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.71 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.26 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.55 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.82 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 52.93 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.36 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 52.76 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.46 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.63 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.00 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.62 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.91 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/_0830_"
[INFO CTS-0099]  Sinks 64
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 31.32 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.69 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.51 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.03 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.99 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.78 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.09 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.80 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.67 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.23 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.44 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.15 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.71 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 54.79 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 58.06 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 56.63 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 56.97 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.80 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.26 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 56.37 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.49 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 51.84 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.67 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.26 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.71 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.01 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.14 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.56 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.16 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.01 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.00 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.94 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.17 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/_0830_"
[INFO CTS-0099]  Sinks 64
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.18 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 56.81 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 30.16 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.31 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.50 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.12 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 54.42 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 56.86 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.31 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.22 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 51.59 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 56.08 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.93 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.29 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.30 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.58 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.85 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.71 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.10 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 52.21 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 56.62 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.51 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.75 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.54 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.79 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.21 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.67 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.02 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.75 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.16 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.65 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.60 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.42 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/_0830_"
[INFO CTS-0099]  Sinks 64
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.86 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.51 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.31 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.90 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.33 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 53.34 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.21 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.42 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.84 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.28 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.88 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.32 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.82 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.10 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.16 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.52 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.75 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.41 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.64 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.72 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.46 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.88 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 52.18 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.78 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.89 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 52.36 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.73 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 54.34 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 57.43 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.60 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.63 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.18 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.15 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/_0830_"
[INFO CTS-0099]  Sinks 64
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.04 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.27 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.72 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.54 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.67 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.47 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.67 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.95 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.14 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.30 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.51 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.51 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.42 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 58.35 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 52.04 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.80 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.64 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.63 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 30.52 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 51.28 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.30 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.81 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.43 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.70 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.13 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 31.57 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 51.22 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 29.52 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 27.84 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.66 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.95 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.13 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.08 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/_0830_"
[INFO CTS-0099]  Sinks 64
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.63 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.00 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.84 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 64.70 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.07 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.13 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.90 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.97 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.42 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.66 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 57.78 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 56.80 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.34 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 31.89 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.04 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.16 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.93 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.07 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.89 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.01 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.44 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.36 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.50 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 60.66 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.50 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.11 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.07 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.81 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.28 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.13 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.52 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.99 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.02 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/_0830_"
[INFO CTS-0099]  Sinks 64
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.15 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.51 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.88 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 60.58 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.15 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.31 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.48 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.75 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 56.86 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 61.11 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.52 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.37 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.50 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.34 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.46 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.65 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.67 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.65 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.75 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.26 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 53.08 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.46 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 51.50 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 60.30 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.83 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.50 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.22 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 53.03 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.49 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.99 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.74 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.45 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 51.85 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/_0830_"
[INFO CTS-0099]  Sinks 64
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.96 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.33 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.86 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.66 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.28 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.54 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 61.84 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 67.09 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.60 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.95 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 56.22 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 57.52 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.31 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.62 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.03 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.90 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.53 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.21 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.42 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 52.30 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 52.05 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.81 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.06 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.39 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.08 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.80 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.32 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.06 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.79 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.49 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 54.29 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.21 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.90 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/_023_"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 27.67 um
[INFO CTS-0102]  Path depth 2 - 2

==========================================================================
cts pre-repair report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts pre-repair report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts pre-repair report_worst_slack
--------------------------------------------------------------------------
worst slack 0.00

==========================================================================
cts pre-repair report_clock_skew
--------------------------------------------------------------------------
Clock clk_i
Latency      CRPR       Skew
lut/gen_sub_units_scm[5].sub_unit_i/_2895_/G ^
   0.46
fp_adder/adder/_131_/CK ^
   0.11      0.00       0.35


==========================================================================
cts pre-repair report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: lut/_216_ (removal check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.60    0.60 ^ input external delay
                  0.00    0.00    0.60 ^ rst_ni (in)
     1   27.07                           rst_ni (net)
                  0.00    0.00    0.60 ^ input11/A (BUF_X32)
                  0.01    0.02    0.62 ^ input11/Z (BUF_X32)
   145  338.92                           net11 (net)
                  0.01    0.01    0.63 ^ lut/_216_/RN (DFFR_X2)
                                  0.63   data arrival time

                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   48.54                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   59.11                           clknet_0_clk_i (net)
                  0.01    0.01    0.03 ^ clkbuf_3_2_0_clk_i/A (BUF_X4)
                  0.04    0.05    0.09 ^ clkbuf_3_2_0_clk_i/Z (BUF_X4)
     2   59.79                           clknet_3_2_0_clk_i (net)
                  0.04    0.00    0.09 ^ clkbuf_4_5__f_clk_i/A (BUF_X32)
                  0.01    0.02    0.11 ^ clkbuf_4_5__f_clk_i/Z (BUF_X32)
     9   19.54                           clknet_4_5__leaf_clk_i (net)
                  0.01    0.00    0.11 ^ lut/_122_/A1 (NAND2_X1)
                  0.05    0.06    0.17 v lut/_122_/ZN (NAND2_X1)
     1   24.70                           lut/_023_ (net)
                  0.05    0.00    0.17 v clkbuf_0_lut/_023_/A (BUF_X32)
                  0.01    0.04    0.21 v clkbuf_0_lut/_023_/Z (BUF_X32)
     2   48.61                           clknet_0_lut/_023_ (net)
                  0.01    0.00    0.22 v clkbuf_1_0__f_lut/_023_/A (BUF_X32)
                  0.00    0.02    0.24 v clkbuf_1_0__f_lut/_023_/Z (BUF_X32)
     8   16.14                           clknet_1_0__leaf_lut/_023_ (net)
                  0.00    0.00    0.24 v lut/_123__69/A (INV_X1)
                  0.00    0.01    0.25 ^ lut/_123__69/ZN (INV_X1)
     1    1.07                           net408 (net)
                  0.00    0.00    0.25 ^ lut/_216_/CK (DFFR_X2)
                          0.00    0.25   clock reconvergence pessimism
                          0.18    0.43   library removal time
                                  0.43   data required time
-----------------------------------------------------------------------------
                                  0.43   data required time
                                 -0.63   data arrival time
-----------------------------------------------------------------------------
                                  0.20   slack (MET)


Startpoint: lut/gen_sub_units_scm[10].sub_unit_i/_2721_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[10].sub_unit_i/_2383_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          3.00    3.00   clock clk_i (fall edge)
                          0.00    3.00   clock source latency
                  0.00    0.00    3.00 v clk_i (in)
     1   45.41                           clk_i (net)
                  0.01    0.01    3.01 v clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    3.03 v clkbuf_0_clk_i/Z (BUF_X32)
     8   55.93                           clknet_0_clk_i (net)
                  0.01    0.00    3.03 v clkbuf_3_0_0_clk_i/A (BUF_X4)
                  0.02    0.04    3.07 v clkbuf_3_0_0_clk_i/Z (BUF_X4)
     2   54.00                           clknet_3_0_0_clk_i (net)
                  0.02    0.00    3.08 v clkbuf_4_0__f_clk_i/A (BUF_X32)
                  0.01    0.03    3.10 v clkbuf_4_0__f_clk_i/Z (BUF_X32)
     7   39.33                           clknet_4_0__leaf_clk_i (net)
                  0.01    0.00    3.10 v lut/gen_sub_units_scm[10].sub_unit_i/_2366_/A1 (NAND2_X1)
                  0.07    0.08    3.18 ^ lut/gen_sub_units_scm[10].sub_unit_i/_2366_/ZN (NAND2_X1)
     1   28.66                           lut/gen_sub_units_scm[10].sub_unit_i/_0830_ (net)
                  0.07    0.00    3.18 ^ clkbuf_0_lut/gen_sub_units_scm[10].sub_unit_i/_0830_/A (BUF_X32)
                  0.02    0.04    3.23 ^ clkbuf_0_lut/gen_sub_units_scm[10].sub_unit_i/_0830_/Z (BUF_X32)
     8  218.74                           clknet_0_lut/gen_sub_units_scm[10].sub_unit_i/_0830_ (net)
                  0.02    0.00    3.23 ^ clkbuf_3_5__f_lut/gen_sub_units_scm[10].sub_unit_i/_0830_/A (BUF_X32)
                  0.01    0.02    3.25 ^ clkbuf_3_5__f_lut/gen_sub_units_scm[10].sub_unit_i/_0830_/Z (BUF_X32)
    11   20.13                           clknet_3_5__leaf_lut/gen_sub_units_scm[10].sub_unit_i/_0830_ (net)
                  0.01    0.00    3.25 ^ lut/gen_sub_units_scm[10].sub_unit_i/_2367__186/A (INV_X1)
                  0.00    0.01    3.25 v lut/gen_sub_units_scm[10].sub_unit_i/_2367__186/ZN (INV_X1)
     1    1.00                           net525 (net)
                  0.00    0.00    3.25 v lut/gen_sub_units_scm[10].sub_unit_i/_2721_/GN (DLL_X1)
                  0.01    0.05    3.30 ^ lut/gen_sub_units_scm[10].sub_unit_i/_2721_/Q (DLL_X1)
     1    1.08                           lut/gen_sub_units_scm[10].sub_unit_i/gen_cg_word_iter[17].cg_i.en_latch (net)
                  0.01    0.00    3.30 ^ lut/gen_sub_units_scm[10].sub_unit_i/_2383_/A2 (AND2_X1)
                                  3.30   data arrival time

                          3.00    3.00   clock clk_i (fall edge)
                          0.00    3.00   clock source latency
                  0.00    0.00    3.00 v clk_i (in)
     1   45.41                           clk_i (net)
                  0.01    0.01    3.01 v clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    3.03 v clkbuf_0_clk_i/Z (BUF_X32)
     8   55.93                           clknet_0_clk_i (net)
                  0.01    0.00    3.03 v clkbuf_3_0_0_clk_i/A (BUF_X4)
                  0.02    0.04    3.07 v clkbuf_3_0_0_clk_i/Z (BUF_X4)
     2   54.00                           clknet_3_0_0_clk_i (net)
                  0.02    0.00    3.08 v clkbuf_4_0__f_clk_i/A (BUF_X32)
                  0.01    0.03    3.10 v clkbuf_4_0__f_clk_i/Z (BUF_X32)
     7   39.33                           clknet_4_0__leaf_clk_i (net)
                  0.01    0.00    3.10 v lut/gen_sub_units_scm[10].sub_unit_i/_2366_/A1 (NAND2_X1)
                  0.07    0.08    3.18 ^ lut/gen_sub_units_scm[10].sub_unit_i/_2366_/ZN (NAND2_X1)
     1   28.66                           lut/gen_sub_units_scm[10].sub_unit_i/_0830_ (net)
                  0.07    0.00    3.18 ^ clkbuf_0_lut/gen_sub_units_scm[10].sub_unit_i/_0830_/A (BUF_X32)
                  0.02    0.04    3.23 ^ clkbuf_0_lut/gen_sub_units_scm[10].sub_unit_i/_0830_/Z (BUF_X32)
     8  218.74                           clknet_0_lut/gen_sub_units_scm[10].sub_unit_i/_0830_ (net)
                  0.02    0.00    3.23 ^ clkbuf_3_4__f_lut/gen_sub_units_scm[10].sub_unit_i/_0830_/A (BUF_X32)
                  0.01    0.02    3.25 ^ clkbuf_3_4__f_lut/gen_sub_units_scm[10].sub_unit_i/_0830_/Z (BUF_X32)
    10   19.98                           clknet_3_4__leaf_lut/gen_sub_units_scm[10].sub_unit_i/_0830_ (net)
                  0.01    0.00    3.25 ^ lut/gen_sub_units_scm[10].sub_unit_i/_2367__159/A (INV_X1)
                  0.00    0.01    3.26 v lut/gen_sub_units_scm[10].sub_unit_i/_2367__159/ZN (INV_X1)
     1    0.98                           net498 (net)
                  0.00    0.00    3.26 v lut/gen_sub_units_scm[10].sub_unit_i/_2383_/A1 (AND2_X1)
                          0.00    3.26   clock reconvergence pessimism
                          0.00    3.26   clock gating hold time
                                  3.26   data required time
-----------------------------------------------------------------------------
                                  3.26   data required time
                                 -3.30   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: _527_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: _527_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   48.54                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   59.11                           clknet_0_clk_i (net)
                  0.01    0.01    0.04 ^ clkbuf_3_3_0_clk_i/A (BUF_X4)
                  0.03    0.05    0.09 ^ clkbuf_3_3_0_clk_i/Z (BUF_X4)
     2   59.34                           clknet_3_3_0_clk_i (net)
                  0.03    0.00    0.09 ^ clkbuf_4_7__f_clk_i/A (BUF_X32)
                  0.01    0.03    0.11 ^ clkbuf_4_7__f_clk_i/Z (BUF_X32)
    13   25.75                           clknet_4_7__leaf_clk_i (net)
                  0.01    0.00    0.11 ^ _527_/CK (DFFR_X1)
                  0.01    0.09    0.20 v _527_/Q (DFFR_X1)
     2    2.71                           net66 (net)
                  0.01    0.00    0.20 v _323_/A2 (NAND2_X1)
                  0.01    0.02    0.22 ^ _323_/ZN (NAND2_X1)
     1    1.64                           _089_ (net)
                  0.01    0.00    0.22 ^ _325_/A1 (NAND2_X1)
                  0.01    0.01    0.23 v _325_/ZN (NAND2_X1)
     1    1.21                           _007_ (net)
                  0.01    0.00    0.23 v _527_/D (DFFR_X1)
                                  0.23   data arrival time

                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   48.54                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   59.11                           clknet_0_clk_i (net)
                  0.01    0.01    0.04 ^ clkbuf_3_3_0_clk_i/A (BUF_X4)
                  0.03    0.05    0.09 ^ clkbuf_3_3_0_clk_i/Z (BUF_X4)
     2   59.34                           clknet_3_3_0_clk_i (net)
                  0.03    0.00    0.09 ^ clkbuf_4_7__f_clk_i/A (BUF_X32)
                  0.01    0.03    0.11 ^ clkbuf_4_7__f_clk_i/Z (BUF_X32)
    13   25.75                           clknet_4_7__leaf_clk_i (net)
                  0.01    0.00    0.11 ^ _527_/CK (DFFR_X1)
                          0.00    0.11   clock reconvergence pessimism
                          0.00    0.12   library hold time
                                  0.12   data required time
-----------------------------------------------------------------------------
                                  0.12   data required time
                                 -0.23   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
cts pre-repair report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: fp_adder/adder/_107_ (recovery check against rising-edge clock clk_i')
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.60    0.60 ^ input external delay
                  0.00    0.00    0.60 ^ rst_ni (in)
     1   27.07                           rst_ni (net)
                  0.00    0.00    0.60 ^ input11/A (BUF_X32)
                  0.01    0.02    0.62 ^ input11/Z (BUF_X32)
   145  338.92                           net11 (net)
                  0.10    0.08    0.71 ^ fp_adder/adder/_107_/RN (DFFR_X1)
                                  0.71   data arrival time

                          3.00    3.00   clock clk_i' (rise edge)
                          0.00    3.00   clock source latency
                  0.00    0.00    3.00 v clk_i (in)
     1   45.41                           clk_i (net)
                  0.01    0.01    3.01 v clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    3.03 v clkbuf_0_clk_i/Z (BUF_X32)
     8   55.93                           clknet_0_clk_i (net)
                  0.01    0.01    3.04 v clkbuf_3_7_0_clk_i/A (BUF_X4)
                  0.02    0.04    3.08 v clkbuf_3_7_0_clk_i/Z (BUF_X4)
     2   52.32                           clknet_3_7_0_clk_i (net)
                  0.02    0.00    3.08 v clkbuf_4_14__f_clk_i/A (BUF_X32)
                  0.00    0.03    3.11 v clkbuf_4_14__f_clk_i/Z (BUF_X32)
    14   31.88                           clknet_4_14__leaf_clk_i (net)
                  0.00    0.00    3.11 v _31_63/A (INV_X1)
                  0.00    0.01    3.12 ^ _31_63/ZN (INV_X1)
     1    1.08                           net402 (net)
                  0.00    0.00    3.12 ^ fp_adder/adder/_107_/CK (DFFR_X1)
                          0.00    3.12   clock reconvergence pessimism
                          0.04    3.15   library recovery time
                                  3.15   data required time
-----------------------------------------------------------------------------
                                  3.15   data required time
                                 -0.71   data arrival time
-----------------------------------------------------------------------------
                                  2.45   slack (MET)


Startpoint: lut/gen_sub_units_scm[7].sub_unit_i/_2722_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[7].sub_unit_i/_2384_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          3.00    3.00   clock clk_i (fall edge)
                          0.00    3.00   clock source latency
                  0.00    0.00    3.00 v clk_i (in)
     1   45.41                           clk_i (net)
                  0.01    0.01    3.01 v clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    3.03 v clkbuf_0_clk_i/Z (BUF_X32)
     8   55.93                           clknet_0_clk_i (net)
                  0.01    0.00    3.03 v clkbuf_3_0_0_clk_i/A (BUF_X4)
                  0.02    0.04    3.07 v clkbuf_3_0_0_clk_i/Z (BUF_X4)
     2   54.00                           clknet_3_0_0_clk_i (net)
                  0.02    0.00    3.07 v clkbuf_4_1__f_clk_i/A (BUF_X32)
                  0.00    0.03    3.10 v clkbuf_4_1__f_clk_i/Z (BUF_X32)
     4   14.78                           clknet_4_1__leaf_clk_i (net)
                  0.00    0.00    3.10 v lut/gen_sub_units_scm[7].sub_unit_i/_2366_/A1 (NAND2_X1)
                  0.07    0.08    3.18 ^ lut/gen_sub_units_scm[7].sub_unit_i/_2366_/ZN (NAND2_X1)
     1   29.37                           lut/gen_sub_units_scm[7].sub_unit_i/_0830_ (net)
                  0.07    0.00    3.18 ^ clkbuf_0_lut/gen_sub_units_scm[7].sub_unit_i/_0830_/A (BUF_X32)
                  0.02    0.04    3.22 ^ clkbuf_0_lut/gen_sub_units_scm[7].sub_unit_i/_0830_/Z (BUF_X32)
     8  221.31                           clknet_0_lut/gen_sub_units_scm[7].sub_unit_i/_0830_ (net)
                  0.02    0.00    3.23 ^ clkbuf_3_2__f_lut/gen_sub_units_scm[7].sub_unit_i/_0830_/A (BUF_X32)
                  0.01    0.02    3.25 ^ clkbuf_3_2__f_lut/gen_sub_units_scm[7].sub_unit_i/_0830_/Z (BUF_X32)
     7   14.07                           clknet_3_2__leaf_lut/gen_sub_units_scm[7].sub_unit_i/_0830_ (net)
                  0.01    0.00    3.25 ^ lut/gen_sub_units_scm[7].sub_unit_i/_2367__955/A (INV_X1)
                  0.00    0.01    3.26 v lut/gen_sub_units_scm[7].sub_unit_i/_2367__955/ZN (INV_X1)
     1    1.00                           net1294 (net)
                  0.00    0.00    3.26 v lut/gen_sub_units_scm[7].sub_unit_i/_2722_/GN (DLL_X1)
                  0.01    0.07    3.32 v lut/gen_sub_units_scm[7].sub_unit_i/_2722_/Q (DLL_X1)
     1    1.15                           lut/gen_sub_units_scm[7].sub_unit_i/gen_cg_word_iter[18].cg_i.en_latch (net)
                  0.01    0.00    3.32 v lut/gen_sub_units_scm[7].sub_unit_i/_2384_/A2 (AND2_X1)
                                  3.32   data arrival time

                          6.00    6.00   clock clk_i (rise edge)
                          0.00    6.00   clock source latency
                  0.00    0.00    6.00 ^ clk_i (in)
     1   48.54                           clk_i (net)
                  0.01    0.01    6.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    6.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   59.11                           clknet_0_clk_i (net)
                  0.01    0.00    6.03 ^ clkbuf_3_0_0_clk_i/A (BUF_X4)
                  0.04    0.05    6.08 ^ clkbuf_3_0_0_clk_i/Z (BUF_X4)
     2   60.26                           clknet_3_0_0_clk_i (net)
                  0.04    0.00    6.09 ^ clkbuf_4_1__f_clk_i/A (BUF_X32)
                  0.01    0.02    6.11 ^ clkbuf_4_1__f_clk_i/Z (BUF_X32)
     4   15.11                           clknet_4_1__leaf_clk_i (net)
                  0.01    0.00    6.11 ^ lut/gen_sub_units_scm[7].sub_unit_i/_2366_/A1 (NAND2_X1)
                  0.05    0.06    6.17 v lut/gen_sub_units_scm[7].sub_unit_i/_2366_/ZN (NAND2_X1)
     1   26.24                           lut/gen_sub_units_scm[7].sub_unit_i/_0830_ (net)
                  0.05    0.00    6.17 v clkbuf_0_lut/gen_sub_units_scm[7].sub_unit_i/_0830_/A (BUF_X32)
                  0.01    0.05    6.22 v clkbuf_0_lut/gen_sub_units_scm[7].sub_unit_i/_0830_/Z (BUF_X32)
     8  196.26                           clknet_0_lut/gen_sub_units_scm[7].sub_unit_i/_0830_ (net)
                  0.01    0.00    6.22 v clkbuf_3_3__f_lut/gen_sub_units_scm[7].sub_unit_i/_0830_/A (BUF_X32)
                  0.00    0.02    6.25 v clkbuf_3_3__f_lut/gen_sub_units_scm[7].sub_unit_i/_0830_/Z (BUF_X32)
     9   15.34                           clknet_3_3__leaf_lut/gen_sub_units_scm[7].sub_unit_i/_0830_ (net)
                  0.00    0.00    6.25 v lut/gen_sub_units_scm[7].sub_unit_i/_2367__928/A (INV_X1)
                  0.00    0.01    6.25 ^ lut/gen_sub_units_scm[7].sub_unit_i/_2367__928/ZN (INV_X1)
     1    1.02                           net1267 (net)
                  0.00    0.00    6.25 ^ lut/gen_sub_units_scm[7].sub_unit_i/_2384_/A1 (AND2_X1)
                          0.00    6.25   clock reconvergence pessimism
                          0.00    6.25   clock gating setup time
                                  6.25   data required time
-----------------------------------------------------------------------------
                                  6.25   data required time
                                 -3.32   data arrival time
-----------------------------------------------------------------------------
                                  2.93   slack (MET)


Startpoint: lut/_206_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[4].sub_unit_i/_2406_
          (positive level-sensitive latch clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   48.54                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   59.11                           clknet_0_clk_i (net)
                  0.01    0.01    0.03 ^ clkbuf_3_2_0_clk_i/A (BUF_X4)
                  0.04    0.05    0.09 ^ clkbuf_3_2_0_clk_i/Z (BUF_X4)
     2   59.79                           clknet_3_2_0_clk_i (net)
                  0.04    0.00    0.09 ^ clkbuf_4_5__f_clk_i/A (BUF_X32)
                  0.01    0.02    0.11 ^ clkbuf_4_5__f_clk_i/Z (BUF_X32)
     9   19.54                           clknet_4_5__leaf_clk_i (net)
                  0.01    0.00    0.11 ^ lut/_122_/A1 (NAND2_X1)
                  0.05    0.06    0.17 v lut/_122_/ZN (NAND2_X1)
     1   24.70                           lut/_023_ (net)
                  0.05    0.00    0.17 v clkbuf_0_lut/_023_/A (BUF_X32)
                  0.01    0.04    0.21 v clkbuf_0_lut/_023_/Z (BUF_X32)
     2   48.61                           clknet_0_lut/_023_ (net)
                  0.01    0.00    0.22 v clkbuf_1_1__f_lut/_023_/A (BUF_X32)
                  0.00    0.02    0.24 v clkbuf_1_1__f_lut/_023_/Z (BUF_X32)
     8   15.28                           clknet_1_1__leaf_lut/_023_ (net)
                  0.00    0.00    0.24 v lut/_123__79/A (INV_X1)
                  0.00    0.01    0.25 ^ lut/_123__79/ZN (INV_X1)
     1    1.07                           net418 (net)
                  0.00    0.00    0.25 ^ lut/_206_/CK (DFFR_X2)
                  0.10    0.22    0.47 ^ lut/_206_/Q (DFFR_X2)
    47   96.33                           lut/wdata_a_q[1] (net)
                  0.11    0.01    0.48 ^ max_cap180/A (BUF_X16)
                  0.01    0.03    0.51 ^ max_cap180/Z (BUF_X16)
    42   91.75                           net180 (net)
                  0.03    0.02    0.54 ^ max_cap179/A (BUF_X16)
                  0.01    0.03    0.57 ^ max_cap179/Z (BUF_X16)
    71  134.26                           net179 (net)
                  0.01    0.00    0.57 ^ max_length178/A (BUF_X32)
                  0.01    0.02    0.59 ^ max_length178/Z (BUF_X32)
    71  123.63                           net178 (net)
                  0.04    0.03    0.63 ^ max_length177/A (BUF_X16)
                  0.01    0.03    0.66 ^ max_length177/Z (BUF_X16)
    76  111.18                           net177 (net)
                  0.04    0.03    0.69 ^ lut/gen_sub_units_scm[4].sub_unit_i/_2406_/D (DLH_X1)
                                  0.69   data arrival time

                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   48.54                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   59.11                           clknet_0_clk_i (net)
                  0.01    0.00    0.03 ^ clkbuf_3_0_0_clk_i/A (BUF_X4)
                  0.04    0.05    0.08 ^ clkbuf_3_0_0_clk_i/Z (BUF_X4)
     2   60.26                           clknet_3_0_0_clk_i (net)
                  0.04    0.00    0.09 ^ clkbuf_4_0__f_clk_i/A (BUF_X32)
                  0.01    0.03    0.11 ^ clkbuf_4_0__f_clk_i/Z (BUF_X32)
     7   39.92                           clknet_4_0__leaf_clk_i (net)
                  0.01    0.00    0.12 ^ lut/gen_sub_units_scm[4].sub_unit_i/_2366_/A1 (NAND2_X1)
                  0.05    0.06    0.18 v lut/gen_sub_units_scm[4].sub_unit_i/_2366_/ZN (NAND2_X1)
     1   24.73                           lut/gen_sub_units_scm[4].sub_unit_i/_0830_ (net)
                  0.05    0.00    0.18 v clkbuf_0_lut/gen_sub_units_scm[4].sub_unit_i/_0830_/A (BUF_X32)
                  0.01    0.05    0.22 v clkbuf_0_lut/gen_sub_units_scm[4].sub_unit_i/_0830_/Z (BUF_X32)
     8  193.82                           clknet_0_lut/gen_sub_units_scm[4].sub_unit_i/_0830_ (net)
                  0.01    0.00    0.23 v clkbuf_3_0__f_lut/gen_sub_units_scm[4].sub_unit_i/_0830_/A (BUF_X32)
                  0.00    0.02    0.25 v clkbuf_3_0__f_lut/gen_sub_units_scm[4].sub_unit_i/_0830_/Z (BUF_X32)
    11   20.04                           clknet_3_0__leaf_lut/gen_sub_units_scm[4].sub_unit_i/_0830_ (net)
                  0.00    0.00    0.25 v lut/gen_sub_units_scm[4].sub_unit_i/_2367__736/A (INV_X1)
                  0.00    0.01    0.26 ^ lut/gen_sub_units_scm[4].sub_unit_i/_2367__736/ZN (INV_X1)
     1    1.02                           net1075 (net)
                  0.00    0.00    0.26 ^ lut/gen_sub_units_scm[4].sub_unit_i/_2384_/A1 (AND2_X1)
                  0.07    0.09    0.35 ^ lut/gen_sub_units_scm[4].sub_unit_i/_2384_/ZN (AND2_X1)
     1   28.18                           lut/gen_sub_units_scm[4].sub_unit_i/gen_cg_word_iter[18].cg_i.clk_o (net)
                  0.07    0.00    0.35 ^ clkbuf_0_lut/gen_sub_units_scm[4].sub_unit_i/gen_cg_word_iter[18].cg_i.clk_o/A (BUF_X32)
                  0.01    0.03    0.39 ^ clkbuf_0_lut/gen_sub_units_scm[4].sub_unit_i/gen_cg_word_iter[18].cg_i.clk_o/Z (BUF_X32)
     2   56.99                           clknet_0_lut/gen_sub_units_scm[4].sub_unit_i/gen_cg_word_iter[18].cg_i.clk_o (net)
                  0.01    0.00    0.39 ^ clkbuf_1_1__f_lut/gen_sub_units_scm[4].sub_unit_i/gen_cg_word_iter[18].cg_i.clk_o/A (BUF_X32)
                  0.00    0.02    0.40 ^ clkbuf_1_1__f_lut/gen_sub_units_scm[4].sub_unit_i/gen_cg_word_iter[18].cg_i.clk_o/Z (BUF_X32)
     7   10.88                           clknet_1_1__leaf_lut/gen_sub_units_scm[4].sub_unit_i/gen_cg_word_iter[18].cg_i.clk_o (net)
                  0.00    0.00    0.40 ^ lut/gen_sub_units_scm[4].sub_unit_i/_2406_/G (DLH_X1)
                          0.00    0.40   clock reconvergence pessimism
                          0.28    0.69   time borrowed from endpoint
                                  0.69   data required time
-----------------------------------------------------------------------------
                                  0.69   data required time
                                 -0.69   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk_i nominal pulse width               3.00
clock latency difference               -0.03
library setup time                     -0.02
--------------------------------------------
max time borrow                         2.94
actual time borrow                      0.28
--------------------------------------------



==========================================================================
cts pre-repair report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: fp_adder/adder/_107_ (recovery check against rising-edge clock clk_i')
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.60    0.60 ^ input external delay
                  0.00    0.00    0.60 ^ rst_ni (in)
     1   27.07                           rst_ni (net)
                  0.00    0.00    0.60 ^ input11/A (BUF_X32)
                  0.01    0.02    0.62 ^ input11/Z (BUF_X32)
   145  338.92                           net11 (net)
                  0.10    0.08    0.71 ^ fp_adder/adder/_107_/RN (DFFR_X1)
                                  0.71   data arrival time

                          3.00    3.00   clock clk_i' (rise edge)
                          0.00    3.00   clock source latency
                  0.00    0.00    3.00 v clk_i (in)
     1   45.41                           clk_i (net)
                  0.01    0.01    3.01 v clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    3.03 v clkbuf_0_clk_i/Z (BUF_X32)
     8   55.93                           clknet_0_clk_i (net)
                  0.01    0.01    3.04 v clkbuf_3_7_0_clk_i/A (BUF_X4)
                  0.02    0.04    3.08 v clkbuf_3_7_0_clk_i/Z (BUF_X4)
     2   52.32                           clknet_3_7_0_clk_i (net)
                  0.02    0.00    3.08 v clkbuf_4_14__f_clk_i/A (BUF_X32)
                  0.00    0.03    3.11 v clkbuf_4_14__f_clk_i/Z (BUF_X32)
    14   31.88                           clknet_4_14__leaf_clk_i (net)
                  0.00    0.00    3.11 v _31_63/A (INV_X1)
                  0.00    0.01    3.12 ^ _31_63/ZN (INV_X1)
     1    1.08                           net402 (net)
                  0.00    0.00    3.12 ^ fp_adder/adder/_107_/CK (DFFR_X1)
                          0.00    3.12   clock reconvergence pessimism
                          0.04    3.15   library recovery time
                                  3.15   data required time
-----------------------------------------------------------------------------
                                  3.15   data required time
                                 -0.71   data arrival time
-----------------------------------------------------------------------------
                                  2.45   slack (MET)


Startpoint: lut/gen_sub_units_scm[7].sub_unit_i/_2722_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[7].sub_unit_i/_2384_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          3.00    3.00   clock clk_i (fall edge)
                          0.00    3.00   clock source latency
                  0.00    0.00    3.00 v clk_i (in)
     1   45.41                           clk_i (net)
                  0.01    0.01    3.01 v clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    3.03 v clkbuf_0_clk_i/Z (BUF_X32)
     8   55.93                           clknet_0_clk_i (net)
                  0.01    0.00    3.03 v clkbuf_3_0_0_clk_i/A (BUF_X4)
                  0.02    0.04    3.07 v clkbuf_3_0_0_clk_i/Z (BUF_X4)
     2   54.00                           clknet_3_0_0_clk_i (net)
                  0.02    0.00    3.07 v clkbuf_4_1__f_clk_i/A (BUF_X32)
                  0.00    0.03    3.10 v clkbuf_4_1__f_clk_i/Z (BUF_X32)
     4   14.78                           clknet_4_1__leaf_clk_i (net)
                  0.00    0.00    3.10 v lut/gen_sub_units_scm[7].sub_unit_i/_2366_/A1 (NAND2_X1)
                  0.07    0.08    3.18 ^ lut/gen_sub_units_scm[7].sub_unit_i/_2366_/ZN (NAND2_X1)
     1   29.37                           lut/gen_sub_units_scm[7].sub_unit_i/_0830_ (net)
                  0.07    0.00    3.18 ^ clkbuf_0_lut/gen_sub_units_scm[7].sub_unit_i/_0830_/A (BUF_X32)
                  0.02    0.04    3.22 ^ clkbuf_0_lut/gen_sub_units_scm[7].sub_unit_i/_0830_/Z (BUF_X32)
     8  221.31                           clknet_0_lut/gen_sub_units_scm[7].sub_unit_i/_0830_ (net)
                  0.02    0.00    3.23 ^ clkbuf_3_2__f_lut/gen_sub_units_scm[7].sub_unit_i/_0830_/A (BUF_X32)
                  0.01    0.02    3.25 ^ clkbuf_3_2__f_lut/gen_sub_units_scm[7].sub_unit_i/_0830_/Z (BUF_X32)
     7   14.07                           clknet_3_2__leaf_lut/gen_sub_units_scm[7].sub_unit_i/_0830_ (net)
                  0.01    0.00    3.25 ^ lut/gen_sub_units_scm[7].sub_unit_i/_2367__955/A (INV_X1)
                  0.00    0.01    3.26 v lut/gen_sub_units_scm[7].sub_unit_i/_2367__955/ZN (INV_X1)
     1    1.00                           net1294 (net)
                  0.00    0.00    3.26 v lut/gen_sub_units_scm[7].sub_unit_i/_2722_/GN (DLL_X1)
                  0.01    0.07    3.32 v lut/gen_sub_units_scm[7].sub_unit_i/_2722_/Q (DLL_X1)
     1    1.15                           lut/gen_sub_units_scm[7].sub_unit_i/gen_cg_word_iter[18].cg_i.en_latch (net)
                  0.01    0.00    3.32 v lut/gen_sub_units_scm[7].sub_unit_i/_2384_/A2 (AND2_X1)
                                  3.32   data arrival time

                          6.00    6.00   clock clk_i (rise edge)
                          0.00    6.00   clock source latency
                  0.00    0.00    6.00 ^ clk_i (in)
     1   48.54                           clk_i (net)
                  0.01    0.01    6.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    6.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   59.11                           clknet_0_clk_i (net)
                  0.01    0.00    6.03 ^ clkbuf_3_0_0_clk_i/A (BUF_X4)
                  0.04    0.05    6.08 ^ clkbuf_3_0_0_clk_i/Z (BUF_X4)
     2   60.26                           clknet_3_0_0_clk_i (net)
                  0.04    0.00    6.09 ^ clkbuf_4_1__f_clk_i/A (BUF_X32)
                  0.01    0.02    6.11 ^ clkbuf_4_1__f_clk_i/Z (BUF_X32)
     4   15.11                           clknet_4_1__leaf_clk_i (net)
                  0.01    0.00    6.11 ^ lut/gen_sub_units_scm[7].sub_unit_i/_2366_/A1 (NAND2_X1)
                  0.05    0.06    6.17 v lut/gen_sub_units_scm[7].sub_unit_i/_2366_/ZN (NAND2_X1)
     1   26.24                           lut/gen_sub_units_scm[7].sub_unit_i/_0830_ (net)
                  0.05    0.00    6.17 v clkbuf_0_lut/gen_sub_units_scm[7].sub_unit_i/_0830_/A (BUF_X32)
                  0.01    0.05    6.22 v clkbuf_0_lut/gen_sub_units_scm[7].sub_unit_i/_0830_/Z (BUF_X32)
     8  196.26                           clknet_0_lut/gen_sub_units_scm[7].sub_unit_i/_0830_ (net)
                  0.01    0.00    6.22 v clkbuf_3_3__f_lut/gen_sub_units_scm[7].sub_unit_i/_0830_/A (BUF_X32)
                  0.00    0.02    6.25 v clkbuf_3_3__f_lut/gen_sub_units_scm[7].sub_unit_i/_0830_/Z (BUF_X32)
     9   15.34                           clknet_3_3__leaf_lut/gen_sub_units_scm[7].sub_unit_i/_0830_ (net)
                  0.00    0.00    6.25 v lut/gen_sub_units_scm[7].sub_unit_i/_2367__928/A (INV_X1)
                  0.00    0.01    6.25 ^ lut/gen_sub_units_scm[7].sub_unit_i/_2367__928/ZN (INV_X1)
     1    1.02                           net1267 (net)
                  0.00    0.00    6.25 ^ lut/gen_sub_units_scm[7].sub_unit_i/_2384_/A1 (AND2_X1)
                          0.00    6.25   clock reconvergence pessimism
                          0.00    6.25   clock gating setup time
                                  6.25   data required time
-----------------------------------------------------------------------------
                                  6.25   data required time
                                 -3.32   data arrival time
-----------------------------------------------------------------------------
                                  2.93   slack (MET)


Startpoint: lut/_206_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[4].sub_unit_i/_2406_
          (positive level-sensitive latch clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   48.54                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   59.11                           clknet_0_clk_i (net)
                  0.01    0.01    0.03 ^ clkbuf_3_2_0_clk_i/A (BUF_X4)
                  0.04    0.05    0.09 ^ clkbuf_3_2_0_clk_i/Z (BUF_X4)
     2   59.79                           clknet_3_2_0_clk_i (net)
                  0.04    0.00    0.09 ^ clkbuf_4_5__f_clk_i/A (BUF_X32)
                  0.01    0.02    0.11 ^ clkbuf_4_5__f_clk_i/Z (BUF_X32)
     9   19.54                           clknet_4_5__leaf_clk_i (net)
                  0.01    0.00    0.11 ^ lut/_122_/A1 (NAND2_X1)
                  0.05    0.06    0.17 v lut/_122_/ZN (NAND2_X1)
     1   24.70                           lut/_023_ (net)
                  0.05    0.00    0.17 v clkbuf_0_lut/_023_/A (BUF_X32)
                  0.01    0.04    0.21 v clkbuf_0_lut/_023_/Z (BUF_X32)
     2   48.61                           clknet_0_lut/_023_ (net)
                  0.01    0.00    0.22 v clkbuf_1_1__f_lut/_023_/A (BUF_X32)
                  0.00    0.02    0.24 v clkbuf_1_1__f_lut/_023_/Z (BUF_X32)
     8   15.28                           clknet_1_1__leaf_lut/_023_ (net)
                  0.00    0.00    0.24 v lut/_123__79/A (INV_X1)
                  0.00    0.01    0.25 ^ lut/_123__79/ZN (INV_X1)
     1    1.07                           net418 (net)
                  0.00    0.00    0.25 ^ lut/_206_/CK (DFFR_X2)
                  0.10    0.22    0.47 ^ lut/_206_/Q (DFFR_X2)
    47   96.33                           lut/wdata_a_q[1] (net)
                  0.11    0.01    0.48 ^ max_cap180/A (BUF_X16)
                  0.01    0.03    0.51 ^ max_cap180/Z (BUF_X16)
    42   91.75                           net180 (net)
                  0.03    0.02    0.54 ^ max_cap179/A (BUF_X16)
                  0.01    0.03    0.57 ^ max_cap179/Z (BUF_X16)
    71  134.26                           net179 (net)
                  0.01    0.00    0.57 ^ max_length178/A (BUF_X32)
                  0.01    0.02    0.59 ^ max_length178/Z (BUF_X32)
    71  123.63                           net178 (net)
                  0.04    0.03    0.63 ^ max_length177/A (BUF_X16)
                  0.01    0.03    0.66 ^ max_length177/Z (BUF_X16)
    76  111.18                           net177 (net)
                  0.04    0.03    0.69 ^ lut/gen_sub_units_scm[4].sub_unit_i/_2406_/D (DLH_X1)
                                  0.69   data arrival time

                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   48.54                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   59.11                           clknet_0_clk_i (net)
                  0.01    0.00    0.03 ^ clkbuf_3_0_0_clk_i/A (BUF_X4)
                  0.04    0.05    0.08 ^ clkbuf_3_0_0_clk_i/Z (BUF_X4)
     2   60.26                           clknet_3_0_0_clk_i (net)
                  0.04    0.00    0.09 ^ clkbuf_4_0__f_clk_i/A (BUF_X32)
                  0.01    0.03    0.11 ^ clkbuf_4_0__f_clk_i/Z (BUF_X32)
     7   39.92                           clknet_4_0__leaf_clk_i (net)
                  0.01    0.00    0.12 ^ lut/gen_sub_units_scm[4].sub_unit_i/_2366_/A1 (NAND2_X1)
                  0.05    0.06    0.18 v lut/gen_sub_units_scm[4].sub_unit_i/_2366_/ZN (NAND2_X1)
     1   24.73                           lut/gen_sub_units_scm[4].sub_unit_i/_0830_ (net)
                  0.05    0.00    0.18 v clkbuf_0_lut/gen_sub_units_scm[4].sub_unit_i/_0830_/A (BUF_X32)
                  0.01    0.05    0.22 v clkbuf_0_lut/gen_sub_units_scm[4].sub_unit_i/_0830_/Z (BUF_X32)
     8  193.82                           clknet_0_lut/gen_sub_units_scm[4].sub_unit_i/_0830_ (net)
                  0.01    0.00    0.23 v clkbuf_3_0__f_lut/gen_sub_units_scm[4].sub_unit_i/_0830_/A (BUF_X32)
                  0.00    0.02    0.25 v clkbuf_3_0__f_lut/gen_sub_units_scm[4].sub_unit_i/_0830_/Z (BUF_X32)
    11   20.04                           clknet_3_0__leaf_lut/gen_sub_units_scm[4].sub_unit_i/_0830_ (net)
                  0.00    0.00    0.25 v lut/gen_sub_units_scm[4].sub_unit_i/_2367__736/A (INV_X1)
                  0.00    0.01    0.26 ^ lut/gen_sub_units_scm[4].sub_unit_i/_2367__736/ZN (INV_X1)
     1    1.02                           net1075 (net)
                  0.00    0.00    0.26 ^ lut/gen_sub_units_scm[4].sub_unit_i/_2384_/A1 (AND2_X1)
                  0.07    0.09    0.35 ^ lut/gen_sub_units_scm[4].sub_unit_i/_2384_/ZN (AND2_X1)
     1   28.18                           lut/gen_sub_units_scm[4].sub_unit_i/gen_cg_word_iter[18].cg_i.clk_o (net)
                  0.07    0.00    0.35 ^ clkbuf_0_lut/gen_sub_units_scm[4].sub_unit_i/gen_cg_word_iter[18].cg_i.clk_o/A (BUF_X32)
                  0.01    0.03    0.39 ^ clkbuf_0_lut/gen_sub_units_scm[4].sub_unit_i/gen_cg_word_iter[18].cg_i.clk_o/Z (BUF_X32)
     2   56.99                           clknet_0_lut/gen_sub_units_scm[4].sub_unit_i/gen_cg_word_iter[18].cg_i.clk_o (net)
                  0.01    0.00    0.39 ^ clkbuf_1_1__f_lut/gen_sub_units_scm[4].sub_unit_i/gen_cg_word_iter[18].cg_i.clk_o/A (BUF_X32)
                  0.00    0.02    0.40 ^ clkbuf_1_1__f_lut/gen_sub_units_scm[4].sub_unit_i/gen_cg_word_iter[18].cg_i.clk_o/Z (BUF_X32)
     7   10.88                           clknet_1_1__leaf_lut/gen_sub_units_scm[4].sub_unit_i/gen_cg_word_iter[18].cg_i.clk_o (net)
                  0.00    0.00    0.40 ^ lut/gen_sub_units_scm[4].sub_unit_i/_2406_/G (DLH_X1)
                          0.00    0.40   clock reconvergence pessimism
                          0.28    0.69   time borrowed from endpoint
                                  0.69   data required time
-----------------------------------------------------------------------------
                                  0.69   data required time
                                 -0.69   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk_i nominal pulse width               3.00
clock latency difference               -0.03
library setup time                     -0.02
--------------------------------------------
max time borrow                         2.94
actual time borrow                      0.28
--------------------------------------------



==========================================================================
cts pre-repair report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts pre-repair max_slew_check_slack
--------------------------------------------------------------------------
0.05333872511982918

==========================================================================
cts pre-repair max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts pre-repair max_slew_check_slack_limit
--------------------------------------------------------------------------
0.2687

==========================================================================
cts pre-repair max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts pre-repair max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts pre-repair max_capacitance_check_slack
--------------------------------------------------------------------------
1.75348699092865

==========================================================================
cts pre-repair max_capacitance_check_limit
--------------------------------------------------------------------------
106.81099700927734

==========================================================================
cts pre-repair max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.0164

==========================================================================
cts pre-repair max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts pre-repair max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts pre-repair max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts pre-repair setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts pre-repair hold_violation_count
--------------------------------------------------------------------------
hold violation count 1

==========================================================================
cts pre-repair critical path delay
--------------------------------------------------------------------------
0.6880

==========================================================================
cts pre-repair critical path slack
--------------------------------------------------------------------------
0.0000

==========================================================================
cts pre-repair slack div critical path delay
--------------------------------------------------------------------------
0.000000

==========================================================================
cts pre-repair report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.78e-03   1.83e-04   2.77e-04   5.24e-03   8.6%
Combinational          3.97e-02   1.45e-02   1.72e-03   5.60e-02  91.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.45e-02   1.47e-02   2.00e-03   6.12e-02 100.0%
                          72.7%      24.0%       3.3%

==========================================================================
cts pre-repair report_design_area
--------------------------------------------------------------------------
Design area 69390 u^2 59% utilization.

[INFO RSZ-0058] Using max wire length 661um.

==========================================================================
cts post-repair report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts post-repair report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts post-repair report_worst_slack
--------------------------------------------------------------------------
worst slack 0.00

==========================================================================
cts post-repair report_clock_skew
--------------------------------------------------------------------------
Clock clk_i
Latency      CRPR       Skew
lut/gen_sub_units_scm[5].sub_unit_i/_2895_/G ^
   0.46
fp_adder/adder/_131_/CK ^
   0.11      0.00       0.35


==========================================================================
cts post-repair report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: lut/_216_ (removal check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.60    0.60 ^ input external delay
                  0.00    0.00    0.60 ^ rst_ni (in)
     1   27.07                           rst_ni (net)
                  0.00    0.00    0.60 ^ input11/A (BUF_X32)
                  0.01    0.02    0.62 ^ input11/Z (BUF_X32)
   145  338.92                           net11 (net)
                  0.01    0.01    0.63 ^ lut/_216_/RN (DFFR_X2)
                                  0.63   data arrival time

                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   48.54                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   59.11                           clknet_0_clk_i (net)
                  0.01    0.01    0.03 ^ clkbuf_3_2_0_clk_i/A (BUF_X4)
                  0.04    0.05    0.09 ^ clkbuf_3_2_0_clk_i/Z (BUF_X4)
     2   59.79                           clknet_3_2_0_clk_i (net)
                  0.04    0.00    0.09 ^ clkbuf_4_5__f_clk_i/A (BUF_X32)
                  0.01    0.02    0.11 ^ clkbuf_4_5__f_clk_i/Z (BUF_X32)
     9   19.54                           clknet_4_5__leaf_clk_i (net)
                  0.01    0.00    0.11 ^ lut/_122_/A1 (NAND2_X1)
                  0.05    0.06    0.17 v lut/_122_/ZN (NAND2_X1)
     1   24.70                           lut/_023_ (net)
                  0.05    0.00    0.17 v clkbuf_0_lut/_023_/A (BUF_X32)
                  0.01    0.04    0.21 v clkbuf_0_lut/_023_/Z (BUF_X32)
     2   48.61                           clknet_0_lut/_023_ (net)
                  0.01    0.00    0.22 v clkbuf_1_0__f_lut/_023_/A (BUF_X32)
                  0.00    0.02    0.24 v clkbuf_1_0__f_lut/_023_/Z (BUF_X32)
     8   16.14                           clknet_1_0__leaf_lut/_023_ (net)
                  0.00    0.00    0.24 v lut/_123__69/A (INV_X1)
                  0.00    0.01    0.25 ^ lut/_123__69/ZN (INV_X1)
     1    1.07                           net408 (net)
                  0.00    0.00    0.25 ^ lut/_216_/CK (DFFR_X2)
                          0.00    0.25   clock reconvergence pessimism
                          0.18    0.43   library removal time
                                  0.43   data required time
-----------------------------------------------------------------------------
                                  0.43   data required time
                                 -0.63   data arrival time
-----------------------------------------------------------------------------
                                  0.20   slack (MET)


Startpoint: lut/gen_sub_units_scm[10].sub_unit_i/_2721_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[10].sub_unit_i/_2383_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          3.00    3.00   clock clk_i (fall edge)
                          0.00    3.00   clock source latency
                  0.00    0.00    3.00 v clk_i (in)
     1   45.41                           clk_i (net)
                  0.01    0.01    3.01 v clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    3.03 v clkbuf_0_clk_i/Z (BUF_X32)
     8   55.93                           clknet_0_clk_i (net)
                  0.01    0.00    3.03 v clkbuf_3_0_0_clk_i/A (BUF_X4)
                  0.02    0.04    3.07 v clkbuf_3_0_0_clk_i/Z (BUF_X4)
     2   54.00                           clknet_3_0_0_clk_i (net)
                  0.02    0.00    3.08 v clkbuf_4_0__f_clk_i/A (BUF_X32)
                  0.01    0.03    3.10 v clkbuf_4_0__f_clk_i/Z (BUF_X32)
     7   39.33                           clknet_4_0__leaf_clk_i (net)
                  0.01    0.00    3.10 v lut/gen_sub_units_scm[10].sub_unit_i/_2366_/A1 (NAND2_X1)
                  0.07    0.08    3.18 ^ lut/gen_sub_units_scm[10].sub_unit_i/_2366_/ZN (NAND2_X1)
     1   28.66                           lut/gen_sub_units_scm[10].sub_unit_i/_0830_ (net)
                  0.07    0.00    3.18 ^ clkbuf_0_lut/gen_sub_units_scm[10].sub_unit_i/_0830_/A (BUF_X32)
                  0.02    0.04    3.23 ^ clkbuf_0_lut/gen_sub_units_scm[10].sub_unit_i/_0830_/Z (BUF_X32)
     8  218.74                           clknet_0_lut/gen_sub_units_scm[10].sub_unit_i/_0830_ (net)
                  0.02    0.00    3.23 ^ clkbuf_3_5__f_lut/gen_sub_units_scm[10].sub_unit_i/_0830_/A (BUF_X32)
                  0.01    0.02    3.25 ^ clkbuf_3_5__f_lut/gen_sub_units_scm[10].sub_unit_i/_0830_/Z (BUF_X32)
    11   20.13                           clknet_3_5__leaf_lut/gen_sub_units_scm[10].sub_unit_i/_0830_ (net)
                  0.01    0.00    3.25 ^ lut/gen_sub_units_scm[10].sub_unit_i/_2367__186/A (INV_X1)
                  0.00    0.01    3.25 v lut/gen_sub_units_scm[10].sub_unit_i/_2367__186/ZN (INV_X1)
     1    1.00                           net525 (net)
                  0.00    0.00    3.25 v lut/gen_sub_units_scm[10].sub_unit_i/_2721_/GN (DLL_X1)
                  0.01    0.05    3.30 ^ lut/gen_sub_units_scm[10].sub_unit_i/_2721_/Q (DLL_X1)
     1    1.08                           lut/gen_sub_units_scm[10].sub_unit_i/gen_cg_word_iter[17].cg_i.en_latch (net)
                  0.01    0.00    3.30 ^ lut/gen_sub_units_scm[10].sub_unit_i/_2383_/A2 (AND2_X1)
                                  3.30   data arrival time

                          3.00    3.00   clock clk_i (fall edge)
                          0.00    3.00   clock source latency
                  0.00    0.00    3.00 v clk_i (in)
     1   45.41                           clk_i (net)
                  0.01    0.01    3.01 v clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    3.03 v clkbuf_0_clk_i/Z (BUF_X32)
     8   55.93                           clknet_0_clk_i (net)
                  0.01    0.00    3.03 v clkbuf_3_0_0_clk_i/A (BUF_X4)
                  0.02    0.04    3.07 v clkbuf_3_0_0_clk_i/Z (BUF_X4)
     2   54.00                           clknet_3_0_0_clk_i (net)
                  0.02    0.00    3.08 v clkbuf_4_0__f_clk_i/A (BUF_X32)
                  0.01    0.03    3.10 v clkbuf_4_0__f_clk_i/Z (BUF_X32)
     7   39.33                           clknet_4_0__leaf_clk_i (net)
                  0.01    0.00    3.10 v lut/gen_sub_units_scm[10].sub_unit_i/_2366_/A1 (NAND2_X1)
                  0.07    0.08    3.18 ^ lut/gen_sub_units_scm[10].sub_unit_i/_2366_/ZN (NAND2_X1)
     1   28.66                           lut/gen_sub_units_scm[10].sub_unit_i/_0830_ (net)
                  0.07    0.00    3.18 ^ clkbuf_0_lut/gen_sub_units_scm[10].sub_unit_i/_0830_/A (BUF_X32)
                  0.02    0.04    3.23 ^ clkbuf_0_lut/gen_sub_units_scm[10].sub_unit_i/_0830_/Z (BUF_X32)
     8  218.74                           clknet_0_lut/gen_sub_units_scm[10].sub_unit_i/_0830_ (net)
                  0.02    0.00    3.23 ^ clkbuf_3_4__f_lut/gen_sub_units_scm[10].sub_unit_i/_0830_/A (BUF_X32)
                  0.01    0.02    3.25 ^ clkbuf_3_4__f_lut/gen_sub_units_scm[10].sub_unit_i/_0830_/Z (BUF_X32)
    10   19.98                           clknet_3_4__leaf_lut/gen_sub_units_scm[10].sub_unit_i/_0830_ (net)
                  0.01    0.00    3.25 ^ lut/gen_sub_units_scm[10].sub_unit_i/_2367__159/A (INV_X1)
                  0.00    0.01    3.26 v lut/gen_sub_units_scm[10].sub_unit_i/_2367__159/ZN (INV_X1)
     1    0.98                           net498 (net)
                  0.00    0.00    3.26 v lut/gen_sub_units_scm[10].sub_unit_i/_2383_/A1 (AND2_X1)
                          0.00    3.26   clock reconvergence pessimism
                          0.00    3.26   clock gating hold time
                                  3.26   data required time
-----------------------------------------------------------------------------
                                  3.26   data required time
                                 -3.30   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: _527_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: _527_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   48.54                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   59.11                           clknet_0_clk_i (net)
                  0.01    0.01    0.04 ^ clkbuf_3_3_0_clk_i/A (BUF_X4)
                  0.03    0.05    0.09 ^ clkbuf_3_3_0_clk_i/Z (BUF_X4)
     2   59.34                           clknet_3_3_0_clk_i (net)
                  0.03    0.00    0.09 ^ clkbuf_4_7__f_clk_i/A (BUF_X32)
                  0.01    0.03    0.11 ^ clkbuf_4_7__f_clk_i/Z (BUF_X32)
    13   25.75                           clknet_4_7__leaf_clk_i (net)
                  0.01    0.00    0.11 ^ _527_/CK (DFFR_X1)
                  0.01    0.09    0.20 v _527_/Q (DFFR_X1)
     2    2.71                           net66 (net)
                  0.01    0.00    0.20 v _323_/A2 (NAND2_X1)
                  0.01    0.02    0.22 ^ _323_/ZN (NAND2_X1)
     1    1.64                           _089_ (net)
                  0.01    0.00    0.22 ^ _325_/A1 (NAND2_X1)
                  0.01    0.01    0.23 v _325_/ZN (NAND2_X1)
     1    1.21                           _007_ (net)
                  0.01    0.00    0.23 v _527_/D (DFFR_X1)
                                  0.23   data arrival time

                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   48.54                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   59.11                           clknet_0_clk_i (net)
                  0.01    0.01    0.04 ^ clkbuf_3_3_0_clk_i/A (BUF_X4)
                  0.03    0.05    0.09 ^ clkbuf_3_3_0_clk_i/Z (BUF_X4)
     2   59.34                           clknet_3_3_0_clk_i (net)
                  0.03    0.00    0.09 ^ clkbuf_4_7__f_clk_i/A (BUF_X32)
                  0.01    0.03    0.11 ^ clkbuf_4_7__f_clk_i/Z (BUF_X32)
    13   25.75                           clknet_4_7__leaf_clk_i (net)
                  0.01    0.00    0.11 ^ _527_/CK (DFFR_X1)
                          0.00    0.11   clock reconvergence pessimism
                          0.00    0.12   library hold time
                                  0.12   data required time
-----------------------------------------------------------------------------
                                  0.12   data required time
                                 -0.23   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
cts post-repair report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: fp_adder/adder/_107_ (recovery check against rising-edge clock clk_i')
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.60    0.60 ^ input external delay
                  0.00    0.00    0.60 ^ rst_ni (in)
     1   27.07                           rst_ni (net)
                  0.00    0.00    0.60 ^ input11/A (BUF_X32)
                  0.01    0.02    0.62 ^ input11/Z (BUF_X32)
   145  338.92                           net11 (net)
                  0.10    0.08    0.71 ^ fp_adder/adder/_107_/RN (DFFR_X1)
                                  0.71   data arrival time

                          3.00    3.00   clock clk_i' (rise edge)
                          0.00    3.00   clock source latency
                  0.00    0.00    3.00 v clk_i (in)
     1   45.41                           clk_i (net)
                  0.01    0.01    3.01 v clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    3.03 v clkbuf_0_clk_i/Z (BUF_X32)
     8   55.93                           clknet_0_clk_i (net)
                  0.01    0.01    3.04 v clkbuf_3_7_0_clk_i/A (BUF_X4)
                  0.02    0.04    3.08 v clkbuf_3_7_0_clk_i/Z (BUF_X4)
     2   52.32                           clknet_3_7_0_clk_i (net)
                  0.02    0.00    3.08 v clkbuf_4_14__f_clk_i/A (BUF_X32)
                  0.00    0.03    3.11 v clkbuf_4_14__f_clk_i/Z (BUF_X32)
    14   31.88                           clknet_4_14__leaf_clk_i (net)
                  0.00    0.00    3.11 v _31_63/A (INV_X1)
                  0.00    0.01    3.12 ^ _31_63/ZN (INV_X1)
     1    1.08                           net402 (net)
                  0.00    0.00    3.12 ^ fp_adder/adder/_107_/CK (DFFR_X1)
                          0.00    3.12   clock reconvergence pessimism
                          0.04    3.15   library recovery time
                                  3.15   data required time
-----------------------------------------------------------------------------
                                  3.15   data required time
                                 -0.71   data arrival time
-----------------------------------------------------------------------------
                                  2.45   slack (MET)


Startpoint: lut/gen_sub_units_scm[7].sub_unit_i/_2722_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[7].sub_unit_i/_2384_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          3.00    3.00   clock clk_i (fall edge)
                          0.00    3.00   clock source latency
                  0.00    0.00    3.00 v clk_i (in)
     1   45.41                           clk_i (net)
                  0.01    0.01    3.01 v clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    3.03 v clkbuf_0_clk_i/Z (BUF_X32)
     8   55.93                           clknet_0_clk_i (net)
                  0.01    0.00    3.03 v clkbuf_3_0_0_clk_i/A (BUF_X4)
                  0.02    0.04    3.07 v clkbuf_3_0_0_clk_i/Z (BUF_X4)
     2   54.00                           clknet_3_0_0_clk_i (net)
                  0.02    0.00    3.07 v clkbuf_4_1__f_clk_i/A (BUF_X32)
                  0.00    0.03    3.10 v clkbuf_4_1__f_clk_i/Z (BUF_X32)
     4   14.78                           clknet_4_1__leaf_clk_i (net)
                  0.00    0.00    3.10 v lut/gen_sub_units_scm[7].sub_unit_i/_2366_/A1 (NAND2_X1)
                  0.07    0.08    3.18 ^ lut/gen_sub_units_scm[7].sub_unit_i/_2366_/ZN (NAND2_X1)
     1   29.37                           lut/gen_sub_units_scm[7].sub_unit_i/_0830_ (net)
                  0.07    0.00    3.18 ^ clkbuf_0_lut/gen_sub_units_scm[7].sub_unit_i/_0830_/A (BUF_X32)
                  0.02    0.04    3.22 ^ clkbuf_0_lut/gen_sub_units_scm[7].sub_unit_i/_0830_/Z (BUF_X32)
     8  221.31                           clknet_0_lut/gen_sub_units_scm[7].sub_unit_i/_0830_ (net)
                  0.02    0.00    3.23 ^ clkbuf_3_2__f_lut/gen_sub_units_scm[7].sub_unit_i/_0830_/A (BUF_X32)
                  0.01    0.02    3.25 ^ clkbuf_3_2__f_lut/gen_sub_units_scm[7].sub_unit_i/_0830_/Z (BUF_X32)
     7   14.07                           clknet_3_2__leaf_lut/gen_sub_units_scm[7].sub_unit_i/_0830_ (net)
                  0.01    0.00    3.25 ^ lut/gen_sub_units_scm[7].sub_unit_i/_2367__955/A (INV_X1)
                  0.00    0.01    3.26 v lut/gen_sub_units_scm[7].sub_unit_i/_2367__955/ZN (INV_X1)
     1    1.00                           net1294 (net)
                  0.00    0.00    3.26 v lut/gen_sub_units_scm[7].sub_unit_i/_2722_/GN (DLL_X1)
                  0.01    0.07    3.32 v lut/gen_sub_units_scm[7].sub_unit_i/_2722_/Q (DLL_X1)
     1    1.15                           lut/gen_sub_units_scm[7].sub_unit_i/gen_cg_word_iter[18].cg_i.en_latch (net)
                  0.01    0.00    3.32 v lut/gen_sub_units_scm[7].sub_unit_i/_2384_/A2 (AND2_X1)
                                  3.32   data arrival time

                          6.00    6.00   clock clk_i (rise edge)
                          0.00    6.00   clock source latency
                  0.00    0.00    6.00 ^ clk_i (in)
     1   48.54                           clk_i (net)
                  0.01    0.01    6.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    6.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   59.11                           clknet_0_clk_i (net)
                  0.01    0.00    6.03 ^ clkbuf_3_0_0_clk_i/A (BUF_X4)
                  0.04    0.05    6.08 ^ clkbuf_3_0_0_clk_i/Z (BUF_X4)
     2   60.26                           clknet_3_0_0_clk_i (net)
                  0.04    0.00    6.09 ^ clkbuf_4_1__f_clk_i/A (BUF_X32)
                  0.01    0.02    6.11 ^ clkbuf_4_1__f_clk_i/Z (BUF_X32)
     4   15.11                           clknet_4_1__leaf_clk_i (net)
                  0.01    0.00    6.11 ^ lut/gen_sub_units_scm[7].sub_unit_i/_2366_/A1 (NAND2_X1)
                  0.05    0.06    6.17 v lut/gen_sub_units_scm[7].sub_unit_i/_2366_/ZN (NAND2_X1)
     1   26.24                           lut/gen_sub_units_scm[7].sub_unit_i/_0830_ (net)
                  0.05    0.00    6.17 v clkbuf_0_lut/gen_sub_units_scm[7].sub_unit_i/_0830_/A (BUF_X32)
                  0.01    0.05    6.22 v clkbuf_0_lut/gen_sub_units_scm[7].sub_unit_i/_0830_/Z (BUF_X32)
     8  196.26                           clknet_0_lut/gen_sub_units_scm[7].sub_unit_i/_0830_ (net)
                  0.01    0.00    6.22 v clkbuf_3_3__f_lut/gen_sub_units_scm[7].sub_unit_i/_0830_/A (BUF_X32)
                  0.00    0.02    6.25 v clkbuf_3_3__f_lut/gen_sub_units_scm[7].sub_unit_i/_0830_/Z (BUF_X32)
     9   15.34                           clknet_3_3__leaf_lut/gen_sub_units_scm[7].sub_unit_i/_0830_ (net)
                  0.00    0.00    6.25 v lut/gen_sub_units_scm[7].sub_unit_i/_2367__928/A (INV_X1)
                  0.00    0.01    6.25 ^ lut/gen_sub_units_scm[7].sub_unit_i/_2367__928/ZN (INV_X1)
     1    1.02                           net1267 (net)
                  0.00    0.00    6.25 ^ lut/gen_sub_units_scm[7].sub_unit_i/_2384_/A1 (AND2_X1)
                          0.00    6.25   clock reconvergence pessimism
                          0.00    6.25   clock gating setup time
                                  6.25   data required time
-----------------------------------------------------------------------------
                                  6.25   data required time
                                 -3.32   data arrival time
-----------------------------------------------------------------------------
                                  2.93   slack (MET)


Startpoint: lut/_206_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[4].sub_unit_i/_2406_
          (positive level-sensitive latch clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   48.54                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   59.11                           clknet_0_clk_i (net)
                  0.01    0.01    0.03 ^ clkbuf_3_2_0_clk_i/A (BUF_X4)
                  0.04    0.05    0.09 ^ clkbuf_3_2_0_clk_i/Z (BUF_X4)
     2   59.79                           clknet_3_2_0_clk_i (net)
                  0.04    0.00    0.09 ^ clkbuf_4_5__f_clk_i/A (BUF_X32)
                  0.01    0.02    0.11 ^ clkbuf_4_5__f_clk_i/Z (BUF_X32)
     9   19.54                           clknet_4_5__leaf_clk_i (net)
                  0.01    0.00    0.11 ^ lut/_122_/A1 (NAND2_X1)
                  0.05    0.06    0.17 v lut/_122_/ZN (NAND2_X1)
     1   24.70                           lut/_023_ (net)
                  0.05    0.00    0.17 v clkbuf_0_lut/_023_/A (BUF_X32)
                  0.01    0.04    0.21 v clkbuf_0_lut/_023_/Z (BUF_X32)
     2   48.61                           clknet_0_lut/_023_ (net)
                  0.01    0.00    0.22 v clkbuf_1_1__f_lut/_023_/A (BUF_X32)
                  0.00    0.02    0.24 v clkbuf_1_1__f_lut/_023_/Z (BUF_X32)
     8   15.28                           clknet_1_1__leaf_lut/_023_ (net)
                  0.00    0.00    0.24 v lut/_123__79/A (INV_X1)
                  0.00    0.01    0.25 ^ lut/_123__79/ZN (INV_X1)
     1    1.07                           net418 (net)
                  0.00    0.00    0.25 ^ lut/_206_/CK (DFFR_X2)
                  0.10    0.22    0.47 ^ lut/_206_/Q (DFFR_X2)
    47   96.33                           lut/wdata_a_q[1] (net)
                  0.11    0.01    0.48 ^ max_cap180/A (BUF_X16)
                  0.01    0.03    0.51 ^ max_cap180/Z (BUF_X16)
    42   91.75                           net180 (net)
                  0.03    0.02    0.54 ^ max_cap179/A (BUF_X16)
                  0.01    0.03    0.57 ^ max_cap179/Z (BUF_X16)
    71  134.26                           net179 (net)
                  0.01    0.00    0.57 ^ max_length178/A (BUF_X32)
                  0.01    0.02    0.59 ^ max_length178/Z (BUF_X32)
    71  123.63                           net178 (net)
                  0.04    0.03    0.63 ^ max_length177/A (BUF_X16)
                  0.01    0.03    0.66 ^ max_length177/Z (BUF_X16)
    76  111.18                           net177 (net)
                  0.04    0.03    0.69 ^ lut/gen_sub_units_scm[4].sub_unit_i/_2406_/D (DLH_X1)
                                  0.69   data arrival time

                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   48.54                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   59.11                           clknet_0_clk_i (net)
                  0.01    0.00    0.03 ^ clkbuf_3_0_0_clk_i/A (BUF_X4)
                  0.04    0.05    0.08 ^ clkbuf_3_0_0_clk_i/Z (BUF_X4)
     2   60.26                           clknet_3_0_0_clk_i (net)
                  0.04    0.00    0.09 ^ clkbuf_4_0__f_clk_i/A (BUF_X32)
                  0.01    0.03    0.11 ^ clkbuf_4_0__f_clk_i/Z (BUF_X32)
     7   39.92                           clknet_4_0__leaf_clk_i (net)
                  0.01    0.00    0.12 ^ lut/gen_sub_units_scm[4].sub_unit_i/_2366_/A1 (NAND2_X1)
                  0.05    0.06    0.18 v lut/gen_sub_units_scm[4].sub_unit_i/_2366_/ZN (NAND2_X1)
     1   24.73                           lut/gen_sub_units_scm[4].sub_unit_i/_0830_ (net)
                  0.05    0.00    0.18 v clkbuf_0_lut/gen_sub_units_scm[4].sub_unit_i/_0830_/A (BUF_X32)
                  0.01    0.05    0.22 v clkbuf_0_lut/gen_sub_units_scm[4].sub_unit_i/_0830_/Z (BUF_X32)
     8  193.82                           clknet_0_lut/gen_sub_units_scm[4].sub_unit_i/_0830_ (net)
                  0.01    0.00    0.23 v clkbuf_3_0__f_lut/gen_sub_units_scm[4].sub_unit_i/_0830_/A (BUF_X32)
                  0.00    0.02    0.25 v clkbuf_3_0__f_lut/gen_sub_units_scm[4].sub_unit_i/_0830_/Z (BUF_X32)
    11   20.04                           clknet_3_0__leaf_lut/gen_sub_units_scm[4].sub_unit_i/_0830_ (net)
                  0.00    0.00    0.25 v lut/gen_sub_units_scm[4].sub_unit_i/_2367__736/A (INV_X1)
                  0.00    0.01    0.26 ^ lut/gen_sub_units_scm[4].sub_unit_i/_2367__736/ZN (INV_X1)
     1    1.02                           net1075 (net)
                  0.00    0.00    0.26 ^ lut/gen_sub_units_scm[4].sub_unit_i/_2384_/A1 (AND2_X1)
                  0.07    0.09    0.35 ^ lut/gen_sub_units_scm[4].sub_unit_i/_2384_/ZN (AND2_X1)
     1   28.18                           lut/gen_sub_units_scm[4].sub_unit_i/gen_cg_word_iter[18].cg_i.clk_o (net)
                  0.07    0.00    0.35 ^ clkbuf_0_lut/gen_sub_units_scm[4].sub_unit_i/gen_cg_word_iter[18].cg_i.clk_o/A (BUF_X32)
                  0.01    0.03    0.39 ^ clkbuf_0_lut/gen_sub_units_scm[4].sub_unit_i/gen_cg_word_iter[18].cg_i.clk_o/Z (BUF_X32)
     2   56.99                           clknet_0_lut/gen_sub_units_scm[4].sub_unit_i/gen_cg_word_iter[18].cg_i.clk_o (net)
                  0.01    0.00    0.39 ^ clkbuf_1_1__f_lut/gen_sub_units_scm[4].sub_unit_i/gen_cg_word_iter[18].cg_i.clk_o/A (BUF_X32)
                  0.00    0.02    0.40 ^ clkbuf_1_1__f_lut/gen_sub_units_scm[4].sub_unit_i/gen_cg_word_iter[18].cg_i.clk_o/Z (BUF_X32)
     7   10.88                           clknet_1_1__leaf_lut/gen_sub_units_scm[4].sub_unit_i/gen_cg_word_iter[18].cg_i.clk_o (net)
                  0.00    0.00    0.40 ^ lut/gen_sub_units_scm[4].sub_unit_i/_2406_/G (DLH_X1)
                          0.00    0.40   clock reconvergence pessimism
                          0.28    0.69   time borrowed from endpoint
                                  0.69   data required time
-----------------------------------------------------------------------------
                                  0.69   data required time
                                 -0.69   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk_i nominal pulse width               3.00
clock latency difference               -0.03
library setup time                     -0.02
--------------------------------------------
max time borrow                         2.94
actual time borrow                      0.28
--------------------------------------------



==========================================================================
cts post-repair report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: fp_adder/adder/_107_ (recovery check against rising-edge clock clk_i')
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.60    0.60 ^ input external delay
                  0.00    0.00    0.60 ^ rst_ni (in)
     1   27.07                           rst_ni (net)
                  0.00    0.00    0.60 ^ input11/A (BUF_X32)
                  0.01    0.02    0.62 ^ input11/Z (BUF_X32)
   145  338.92                           net11 (net)
                  0.10    0.08    0.71 ^ fp_adder/adder/_107_/RN (DFFR_X1)
                                  0.71   data arrival time

                          3.00    3.00   clock clk_i' (rise edge)
                          0.00    3.00   clock source latency
                  0.00    0.00    3.00 v clk_i (in)
     1   45.41                           clk_i (net)
                  0.01    0.01    3.01 v clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    3.03 v clkbuf_0_clk_i/Z (BUF_X32)
     8   55.93                           clknet_0_clk_i (net)
                  0.01    0.01    3.04 v clkbuf_3_7_0_clk_i/A (BUF_X4)
                  0.02    0.04    3.08 v clkbuf_3_7_0_clk_i/Z (BUF_X4)
     2   52.32                           clknet_3_7_0_clk_i (net)
                  0.02    0.00    3.08 v clkbuf_4_14__f_clk_i/A (BUF_X32)
                  0.00    0.03    3.11 v clkbuf_4_14__f_clk_i/Z (BUF_X32)
    14   31.88                           clknet_4_14__leaf_clk_i (net)
                  0.00    0.00    3.11 v _31_63/A (INV_X1)
                  0.00    0.01    3.12 ^ _31_63/ZN (INV_X1)
     1    1.08                           net402 (net)
                  0.00    0.00    3.12 ^ fp_adder/adder/_107_/CK (DFFR_X1)
                          0.00    3.12   clock reconvergence pessimism
                          0.04    3.15   library recovery time
                                  3.15   data required time
-----------------------------------------------------------------------------
                                  3.15   data required time
                                 -0.71   data arrival time
-----------------------------------------------------------------------------
                                  2.45   slack (MET)


Startpoint: lut/gen_sub_units_scm[7].sub_unit_i/_2722_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[7].sub_unit_i/_2384_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          3.00    3.00   clock clk_i (fall edge)
                          0.00    3.00   clock source latency
                  0.00    0.00    3.00 v clk_i (in)
     1   45.41                           clk_i (net)
                  0.01    0.01    3.01 v clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    3.03 v clkbuf_0_clk_i/Z (BUF_X32)
     8   55.93                           clknet_0_clk_i (net)
                  0.01    0.00    3.03 v clkbuf_3_0_0_clk_i/A (BUF_X4)
                  0.02    0.04    3.07 v clkbuf_3_0_0_clk_i/Z (BUF_X4)
     2   54.00                           clknet_3_0_0_clk_i (net)
                  0.02    0.00    3.07 v clkbuf_4_1__f_clk_i/A (BUF_X32)
                  0.00    0.03    3.10 v clkbuf_4_1__f_clk_i/Z (BUF_X32)
     4   14.78                           clknet_4_1__leaf_clk_i (net)
                  0.00    0.00    3.10 v lut/gen_sub_units_scm[7].sub_unit_i/_2366_/A1 (NAND2_X1)
                  0.07    0.08    3.18 ^ lut/gen_sub_units_scm[7].sub_unit_i/_2366_/ZN (NAND2_X1)
     1   29.37                           lut/gen_sub_units_scm[7].sub_unit_i/_0830_ (net)
                  0.07    0.00    3.18 ^ clkbuf_0_lut/gen_sub_units_scm[7].sub_unit_i/_0830_/A (BUF_X32)
                  0.02    0.04    3.22 ^ clkbuf_0_lut/gen_sub_units_scm[7].sub_unit_i/_0830_/Z (BUF_X32)
     8  221.31                           clknet_0_lut/gen_sub_units_scm[7].sub_unit_i/_0830_ (net)
                  0.02    0.00    3.23 ^ clkbuf_3_2__f_lut/gen_sub_units_scm[7].sub_unit_i/_0830_/A (BUF_X32)
                  0.01    0.02    3.25 ^ clkbuf_3_2__f_lut/gen_sub_units_scm[7].sub_unit_i/_0830_/Z (BUF_X32)
     7   14.07                           clknet_3_2__leaf_lut/gen_sub_units_scm[7].sub_unit_i/_0830_ (net)
                  0.01    0.00    3.25 ^ lut/gen_sub_units_scm[7].sub_unit_i/_2367__955/A (INV_X1)
                  0.00    0.01    3.26 v lut/gen_sub_units_scm[7].sub_unit_i/_2367__955/ZN (INV_X1)
     1    1.00                           net1294 (net)
                  0.00    0.00    3.26 v lut/gen_sub_units_scm[7].sub_unit_i/_2722_/GN (DLL_X1)
                  0.01    0.07    3.32 v lut/gen_sub_units_scm[7].sub_unit_i/_2722_/Q (DLL_X1)
     1    1.15                           lut/gen_sub_units_scm[7].sub_unit_i/gen_cg_word_iter[18].cg_i.en_latch (net)
                  0.01    0.00    3.32 v lut/gen_sub_units_scm[7].sub_unit_i/_2384_/A2 (AND2_X1)
                                  3.32   data arrival time

                          6.00    6.00   clock clk_i (rise edge)
                          0.00    6.00   clock source latency
                  0.00    0.00    6.00 ^ clk_i (in)
     1   48.54                           clk_i (net)
                  0.01    0.01    6.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    6.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   59.11                           clknet_0_clk_i (net)
                  0.01    0.00    6.03 ^ clkbuf_3_0_0_clk_i/A (BUF_X4)
                  0.04    0.05    6.08 ^ clkbuf_3_0_0_clk_i/Z (BUF_X4)
     2   60.26                           clknet_3_0_0_clk_i (net)
                  0.04    0.00    6.09 ^ clkbuf_4_1__f_clk_i/A (BUF_X32)
                  0.01    0.02    6.11 ^ clkbuf_4_1__f_clk_i/Z (BUF_X32)
     4   15.11                           clknet_4_1__leaf_clk_i (net)
                  0.01    0.00    6.11 ^ lut/gen_sub_units_scm[7].sub_unit_i/_2366_/A1 (NAND2_X1)
                  0.05    0.06    6.17 v lut/gen_sub_units_scm[7].sub_unit_i/_2366_/ZN (NAND2_X1)
     1   26.24                           lut/gen_sub_units_scm[7].sub_unit_i/_0830_ (net)
                  0.05    0.00    6.17 v clkbuf_0_lut/gen_sub_units_scm[7].sub_unit_i/_0830_/A (BUF_X32)
                  0.01    0.05    6.22 v clkbuf_0_lut/gen_sub_units_scm[7].sub_unit_i/_0830_/Z (BUF_X32)
     8  196.26                           clknet_0_lut/gen_sub_units_scm[7].sub_unit_i/_0830_ (net)
                  0.01    0.00    6.22 v clkbuf_3_3__f_lut/gen_sub_units_scm[7].sub_unit_i/_0830_/A (BUF_X32)
                  0.00    0.02    6.25 v clkbuf_3_3__f_lut/gen_sub_units_scm[7].sub_unit_i/_0830_/Z (BUF_X32)
     9   15.34                           clknet_3_3__leaf_lut/gen_sub_units_scm[7].sub_unit_i/_0830_ (net)
                  0.00    0.00    6.25 v lut/gen_sub_units_scm[7].sub_unit_i/_2367__928/A (INV_X1)
                  0.00    0.01    6.25 ^ lut/gen_sub_units_scm[7].sub_unit_i/_2367__928/ZN (INV_X1)
     1    1.02                           net1267 (net)
                  0.00    0.00    6.25 ^ lut/gen_sub_units_scm[7].sub_unit_i/_2384_/A1 (AND2_X1)
                          0.00    6.25   clock reconvergence pessimism
                          0.00    6.25   clock gating setup time
                                  6.25   data required time
-----------------------------------------------------------------------------
                                  6.25   data required time
                                 -3.32   data arrival time
-----------------------------------------------------------------------------
                                  2.93   slack (MET)


Startpoint: lut/_206_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[4].sub_unit_i/_2406_
          (positive level-sensitive latch clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   48.54                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   59.11                           clknet_0_clk_i (net)
                  0.01    0.01    0.03 ^ clkbuf_3_2_0_clk_i/A (BUF_X4)
                  0.04    0.05    0.09 ^ clkbuf_3_2_0_clk_i/Z (BUF_X4)
     2   59.79                           clknet_3_2_0_clk_i (net)
                  0.04    0.00    0.09 ^ clkbuf_4_5__f_clk_i/A (BUF_X32)
                  0.01    0.02    0.11 ^ clkbuf_4_5__f_clk_i/Z (BUF_X32)
     9   19.54                           clknet_4_5__leaf_clk_i (net)
                  0.01    0.00    0.11 ^ lut/_122_/A1 (NAND2_X1)
                  0.05    0.06    0.17 v lut/_122_/ZN (NAND2_X1)
     1   24.70                           lut/_023_ (net)
                  0.05    0.00    0.17 v clkbuf_0_lut/_023_/A (BUF_X32)
                  0.01    0.04    0.21 v clkbuf_0_lut/_023_/Z (BUF_X32)
     2   48.61                           clknet_0_lut/_023_ (net)
                  0.01    0.00    0.22 v clkbuf_1_1__f_lut/_023_/A (BUF_X32)
                  0.00    0.02    0.24 v clkbuf_1_1__f_lut/_023_/Z (BUF_X32)
     8   15.28                           clknet_1_1__leaf_lut/_023_ (net)
                  0.00    0.00    0.24 v lut/_123__79/A (INV_X1)
                  0.00    0.01    0.25 ^ lut/_123__79/ZN (INV_X1)
     1    1.07                           net418 (net)
                  0.00    0.00    0.25 ^ lut/_206_/CK (DFFR_X2)
                  0.10    0.22    0.47 ^ lut/_206_/Q (DFFR_X2)
    47   96.33                           lut/wdata_a_q[1] (net)
                  0.11    0.01    0.48 ^ max_cap180/A (BUF_X16)
                  0.01    0.03    0.51 ^ max_cap180/Z (BUF_X16)
    42   91.75                           net180 (net)
                  0.03    0.02    0.54 ^ max_cap179/A (BUF_X16)
                  0.01    0.03    0.57 ^ max_cap179/Z (BUF_X16)
    71  134.26                           net179 (net)
                  0.01    0.00    0.57 ^ max_length178/A (BUF_X32)
                  0.01    0.02    0.59 ^ max_length178/Z (BUF_X32)
    71  123.63                           net178 (net)
                  0.04    0.03    0.63 ^ max_length177/A (BUF_X16)
                  0.01    0.03    0.66 ^ max_length177/Z (BUF_X16)
    76  111.18                           net177 (net)
                  0.04    0.03    0.69 ^ lut/gen_sub_units_scm[4].sub_unit_i/_2406_/D (DLH_X1)
                                  0.69   data arrival time

                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   48.54                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   59.11                           clknet_0_clk_i (net)
                  0.01    0.00    0.03 ^ clkbuf_3_0_0_clk_i/A (BUF_X4)
                  0.04    0.05    0.08 ^ clkbuf_3_0_0_clk_i/Z (BUF_X4)
     2   60.26                           clknet_3_0_0_clk_i (net)
                  0.04    0.00    0.09 ^ clkbuf_4_0__f_clk_i/A (BUF_X32)
                  0.01    0.03    0.11 ^ clkbuf_4_0__f_clk_i/Z (BUF_X32)
     7   39.92                           clknet_4_0__leaf_clk_i (net)
                  0.01    0.00    0.12 ^ lut/gen_sub_units_scm[4].sub_unit_i/_2366_/A1 (NAND2_X1)
                  0.05    0.06    0.18 v lut/gen_sub_units_scm[4].sub_unit_i/_2366_/ZN (NAND2_X1)
     1   24.73                           lut/gen_sub_units_scm[4].sub_unit_i/_0830_ (net)
                  0.05    0.00    0.18 v clkbuf_0_lut/gen_sub_units_scm[4].sub_unit_i/_0830_/A (BUF_X32)
                  0.01    0.05    0.22 v clkbuf_0_lut/gen_sub_units_scm[4].sub_unit_i/_0830_/Z (BUF_X32)
     8  193.82                           clknet_0_lut/gen_sub_units_scm[4].sub_unit_i/_0830_ (net)
                  0.01    0.00    0.23 v clkbuf_3_0__f_lut/gen_sub_units_scm[4].sub_unit_i/_0830_/A (BUF_X32)
                  0.00    0.02    0.25 v clkbuf_3_0__f_lut/gen_sub_units_scm[4].sub_unit_i/_0830_/Z (BUF_X32)
    11   20.04                           clknet_3_0__leaf_lut/gen_sub_units_scm[4].sub_unit_i/_0830_ (net)
                  0.00    0.00    0.25 v lut/gen_sub_units_scm[4].sub_unit_i/_2367__736/A (INV_X1)
                  0.00    0.01    0.26 ^ lut/gen_sub_units_scm[4].sub_unit_i/_2367__736/ZN (INV_X1)
     1    1.02                           net1075 (net)
                  0.00    0.00    0.26 ^ lut/gen_sub_units_scm[4].sub_unit_i/_2384_/A1 (AND2_X1)
                  0.07    0.09    0.35 ^ lut/gen_sub_units_scm[4].sub_unit_i/_2384_/ZN (AND2_X1)
     1   28.18                           lut/gen_sub_units_scm[4].sub_unit_i/gen_cg_word_iter[18].cg_i.clk_o (net)
                  0.07    0.00    0.35 ^ clkbuf_0_lut/gen_sub_units_scm[4].sub_unit_i/gen_cg_word_iter[18].cg_i.clk_o/A (BUF_X32)
                  0.01    0.03    0.39 ^ clkbuf_0_lut/gen_sub_units_scm[4].sub_unit_i/gen_cg_word_iter[18].cg_i.clk_o/Z (BUF_X32)
     2   56.99                           clknet_0_lut/gen_sub_units_scm[4].sub_unit_i/gen_cg_word_iter[18].cg_i.clk_o (net)
                  0.01    0.00    0.39 ^ clkbuf_1_1__f_lut/gen_sub_units_scm[4].sub_unit_i/gen_cg_word_iter[18].cg_i.clk_o/A (BUF_X32)
                  0.00    0.02    0.40 ^ clkbuf_1_1__f_lut/gen_sub_units_scm[4].sub_unit_i/gen_cg_word_iter[18].cg_i.clk_o/Z (BUF_X32)
     7   10.88                           clknet_1_1__leaf_lut/gen_sub_units_scm[4].sub_unit_i/gen_cg_word_iter[18].cg_i.clk_o (net)
                  0.00    0.00    0.40 ^ lut/gen_sub_units_scm[4].sub_unit_i/_2406_/G (DLH_X1)
                          0.00    0.40   clock reconvergence pessimism
                          0.28    0.69   time borrowed from endpoint
                                  0.69   data required time
-----------------------------------------------------------------------------
                                  0.69   data required time
                                 -0.69   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk_i nominal pulse width               3.00
clock latency difference               -0.03
library setup time                     -0.02
--------------------------------------------
max time borrow                         2.94
actual time borrow                      0.28
--------------------------------------------



==========================================================================
cts post-repair report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts post-repair max_slew_check_slack
--------------------------------------------------------------------------
0.05333872511982918

==========================================================================
cts post-repair max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts post-repair max_slew_check_slack_limit
--------------------------------------------------------------------------
0.2687

==========================================================================
cts post-repair max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts post-repair max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts post-repair max_capacitance_check_slack
--------------------------------------------------------------------------
1.75348699092865

==========================================================================
cts post-repair max_capacitance_check_limit
--------------------------------------------------------------------------
106.81099700927734

==========================================================================
cts post-repair max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.0164

==========================================================================
cts post-repair max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts post-repair max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts post-repair max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts post-repair setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts post-repair hold_violation_count
--------------------------------------------------------------------------
hold violation count 1

==========================================================================
cts post-repair critical path delay
--------------------------------------------------------------------------
0.6880

==========================================================================
cts post-repair critical path slack
--------------------------------------------------------------------------
0.0000

==========================================================================
cts post-repair slack div critical path delay
--------------------------------------------------------------------------
0.000000

==========================================================================
cts post-repair report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.78e-03   1.83e-04   2.77e-04   5.24e-03   8.6%
Combinational          3.97e-02   1.45e-02   1.72e-03   5.60e-02  91.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.45e-02   1.47e-02   2.00e-03   6.12e-02 100.0%
                          72.7%      24.0%       3.3%

==========================================================================
cts post-repair report_design_area
--------------------------------------------------------------------------
Design area 69390 u^2 59% utilization.

Placement Analysis
---------------------------------
total displacement     119238.7 u
average displacement        3.5 u
max displacement           33.0 u
original HPWL          238947.6 u
legalized HPWL         357873.7 u
delta HPWL                   50 %

Repair setup and hold violations...
[INFO RSZ-0033] No hold violations found.
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL          357873.7 u
legalized HPWL         357873.7 u
delta HPWL                    0 %


==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.00

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock clk_i
Latency      CRPR       Skew
lut/gen_sub_units_scm[5].sub_unit_i/_2607_/G ^
   0.47
fp_adder/adder/_124_/CK ^
   0.11      0.00       0.36


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: lut/_219_ (removal check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.60    0.60 ^ input external delay
                  0.00    0.00    0.60 ^ rst_ni (in)
     1   27.07                           rst_ni (net)
                  0.00    0.00    0.60 ^ input11/A (BUF_X32)
                  0.01    0.02    0.62 ^ input11/Z (BUF_X32)
   145  338.48                           net11 (net)
                  0.01    0.01    0.63 ^ lut/_219_/RN (DFFR_X2)
                                  0.63   data arrival time

                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   48.54                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   58.02                           clknet_0_clk_i (net)
                  0.01    0.01    0.03 ^ clkbuf_3_2_0_clk_i/A (BUF_X4)
                  0.04    0.05    0.09 ^ clkbuf_3_2_0_clk_i/Z (BUF_X4)
     2   59.68                           clknet_3_2_0_clk_i (net)
                  0.04    0.00    0.09 ^ clkbuf_4_5__f_clk_i/A (BUF_X32)
                  0.01    0.02    0.11 ^ clkbuf_4_5__f_clk_i/Z (BUF_X32)
     9   18.78                           clknet_4_5__leaf_clk_i (net)
                  0.01    0.00    0.11 ^ lut/_122_/A1 (NAND2_X1)
                  0.05    0.06    0.17 v lut/_122_/ZN (NAND2_X1)
     1   25.01                           lut/_023_ (net)
                  0.05    0.00    0.17 v clkbuf_0_lut/_023_/A (BUF_X32)
                  0.01    0.04    0.21 v clkbuf_0_lut/_023_/Z (BUF_X32)
     2   48.92                           clknet_0_lut/_023_ (net)
                  0.01    0.00    0.22 v clkbuf_1_0__f_lut/_023_/A (BUF_X32)
                  0.00    0.02    0.24 v clkbuf_1_0__f_lut/_023_/Z (BUF_X32)
     8   17.81                           clknet_1_0__leaf_lut/_023_ (net)
                  0.00    0.00    0.24 v lut/_123__66/A (INV_X1)
                  0.01    0.01    0.25 ^ lut/_123__66/ZN (INV_X1)
     1    2.68                           net405 (net)
                  0.01    0.00    0.25 ^ lut/_219_/CK (DFFR_X2)
                          0.00    0.25   clock reconvergence pessimism
                          0.18    0.43   library removal time
                                  0.43   data required time
-----------------------------------------------------------------------------
                                  0.43   data required time
                                 -0.63   data arrival time
-----------------------------------------------------------------------------
                                  0.20   slack (MET)


Startpoint: lut/gen_sub_units_scm[9].sub_unit_i/_2719_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[9].sub_unit_i/_2381_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          3.00    3.00   clock clk_i (fall edge)
                          0.00    3.00   clock source latency
                  0.00    0.00    3.00 v clk_i (in)
     1   45.41                           clk_i (net)
                  0.01    0.01    3.01 v clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    3.03 v clkbuf_0_clk_i/Z (BUF_X32)
     8   54.84                           clknet_0_clk_i (net)
                  0.01    0.00    3.03 v clkbuf_3_4_0_clk_i/A (BUF_X4)
                  0.02    0.04    3.07 v clkbuf_3_4_0_clk_i/Z (BUF_X4)
     2   58.26                           clknet_3_4_0_clk_i (net)
                  0.02    0.00    3.07 v clkbuf_4_9__f_clk_i/A (BUF_X32)
                  0.00    0.03    3.10 v clkbuf_4_9__f_clk_i/Z (BUF_X32)
     7   34.64                           clknet_4_9__leaf_clk_i (net)
                  0.01    0.00    3.10 v lut/gen_sub_units_scm[9].sub_unit_i/_2366_/A1 (NAND2_X1)
                  0.07    0.08    3.18 ^ lut/gen_sub_units_scm[9].sub_unit_i/_2366_/ZN (NAND2_X1)
     1   28.60                           lut/gen_sub_units_scm[9].sub_unit_i/_0830_ (net)
                  0.07    0.00    3.18 ^ clkbuf_0_lut/gen_sub_units_scm[9].sub_unit_i/_0830_/A (BUF_X32)
                  0.02    0.04    3.22 ^ clkbuf_0_lut/gen_sub_units_scm[9].sub_unit_i/_0830_/Z (BUF_X32)
     8  219.61                           clknet_0_lut/gen_sub_units_scm[9].sub_unit_i/_0830_ (net)
                  0.02    0.00    3.22 ^ clkbuf_3_7__f_lut/gen_sub_units_scm[9].sub_unit_i/_0830_/A (BUF_X32)
                  0.01    0.02    3.25 ^ clkbuf_3_7__f_lut/gen_sub_units_scm[9].sub_unit_i/_0830_/Z (BUF_X32)
     7   14.83                           clknet_3_7__leaf_lut/gen_sub_units_scm[9].sub_unit_i/_0830_ (net)
                  0.01    0.00    3.25 ^ lut/gen_sub_units_scm[9].sub_unit_i/_2367__1080/A (INV_X1)
                  0.00    0.01    3.25 v lut/gen_sub_units_scm[9].sub_unit_i/_2367__1080/ZN (INV_X1)
     1    2.82                           net1419 (net)
                  0.00    0.00    3.25 v lut/gen_sub_units_scm[9].sub_unit_i/_2719_/GN (DLL_X1)
                  0.01    0.05    3.30 ^ lut/gen_sub_units_scm[9].sub_unit_i/_2719_/Q (DLL_X1)
     1    1.07                           lut/gen_sub_units_scm[9].sub_unit_i/gen_cg_word_iter[15].cg_i.en_latch (net)
                  0.01    0.00    3.30 ^ lut/gen_sub_units_scm[9].sub_unit_i/_2381_/A2 (AND2_X1)
                                  3.30   data arrival time

                          3.00    3.00   clock clk_i (fall edge)
                          0.00    3.00   clock source latency
                  0.00    0.00    3.00 v clk_i (in)
     1   45.41                           clk_i (net)
                  0.01    0.01    3.01 v clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    3.03 v clkbuf_0_clk_i/Z (BUF_X32)
     8   54.84                           clknet_0_clk_i (net)
                  0.01    0.00    3.03 v clkbuf_3_4_0_clk_i/A (BUF_X4)
                  0.02    0.04    3.07 v clkbuf_3_4_0_clk_i/Z (BUF_X4)
     2   58.26                           clknet_3_4_0_clk_i (net)
                  0.02    0.00    3.07 v clkbuf_4_9__f_clk_i/A (BUF_X32)
                  0.00    0.03    3.10 v clkbuf_4_9__f_clk_i/Z (BUF_X32)
     7   34.64                           clknet_4_9__leaf_clk_i (net)
                  0.01    0.00    3.10 v lut/gen_sub_units_scm[9].sub_unit_i/_2366_/A1 (NAND2_X1)
                  0.07    0.08    3.18 ^ lut/gen_sub_units_scm[9].sub_unit_i/_2366_/ZN (NAND2_X1)
     1   28.60                           lut/gen_sub_units_scm[9].sub_unit_i/_0830_ (net)
                  0.07    0.00    3.18 ^ clkbuf_0_lut/gen_sub_units_scm[9].sub_unit_i/_0830_/A (BUF_X32)
                  0.02    0.04    3.22 ^ clkbuf_0_lut/gen_sub_units_scm[9].sub_unit_i/_0830_/Z (BUF_X32)
     8  219.61                           clknet_0_lut/gen_sub_units_scm[9].sub_unit_i/_0830_ (net)
                  0.02    0.00    3.23 ^ clkbuf_3_5__f_lut/gen_sub_units_scm[9].sub_unit_i/_0830_/A (BUF_X32)
                  0.01    0.02    3.25 ^ clkbuf_3_5__f_lut/gen_sub_units_scm[9].sub_unit_i/_0830_/Z (BUF_X32)
    11   30.65                           clknet_3_5__leaf_lut/gen_sub_units_scm[9].sub_unit_i/_0830_ (net)
                  0.01    0.00    3.25 ^ lut/gen_sub_units_scm[9].sub_unit_i/_2367__1053/A (INV_X1)
                  0.00    0.01    3.26 v lut/gen_sub_units_scm[9].sub_unit_i/_2367__1053/ZN (INV_X1)
     1    2.85                           net1392 (net)
                  0.00    0.00    3.26 v lut/gen_sub_units_scm[9].sub_unit_i/_2381_/A1 (AND2_X1)
                          0.00    3.26   clock reconvergence pessimism
                          0.00    3.26   clock gating hold time
                                  3.26   data required time
-----------------------------------------------------------------------------
                                  3.26   data required time
                                 -3.30   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: _527_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: _527_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   48.54                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   58.02                           clknet_0_clk_i (net)
                  0.01    0.01    0.03 ^ clkbuf_3_3_0_clk_i/A (BUF_X4)
                  0.03    0.05    0.09 ^ clkbuf_3_3_0_clk_i/Z (BUF_X4)
     2   58.94                           clknet_3_3_0_clk_i (net)
                  0.03    0.00    0.09 ^ clkbuf_4_7__f_clk_i/A (BUF_X32)
                  0.01    0.03    0.11 ^ clkbuf_4_7__f_clk_i/Z (BUF_X32)
    13   26.35                           clknet_4_7__leaf_clk_i (net)
                  0.01    0.00    0.11 ^ _527_/CK (DFFR_X1)
                  0.01    0.09    0.20 v _527_/Q (DFFR_X1)
     2    2.74                           net66 (net)
                  0.01    0.00    0.20 v _323_/A2 (NAND2_X1)
                  0.01    0.02    0.22 ^ _323_/ZN (NAND2_X1)
     1    1.65                           _089_ (net)
                  0.01    0.00    0.22 ^ _325_/A1 (NAND2_X1)
                  0.01    0.01    0.23 v _325_/ZN (NAND2_X1)
     1    1.21                           _007_ (net)
                  0.01    0.00    0.23 v _527_/D (DFFR_X1)
                                  0.23   data arrival time

                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   48.54                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   58.02                           clknet_0_clk_i (net)
                  0.01    0.01    0.03 ^ clkbuf_3_3_0_clk_i/A (BUF_X4)
                  0.03    0.05    0.09 ^ clkbuf_3_3_0_clk_i/Z (BUF_X4)
     2   58.94                           clknet_3_3_0_clk_i (net)
                  0.03    0.00    0.09 ^ clkbuf_4_7__f_clk_i/A (BUF_X32)
                  0.01    0.03    0.11 ^ clkbuf_4_7__f_clk_i/Z (BUF_X32)
    13   26.35                           clknet_4_7__leaf_clk_i (net)
                  0.01    0.00    0.11 ^ _527_/CK (DFFR_X1)
                          0.00    0.11   clock reconvergence pessimism
                          0.00    0.12   library hold time
                                  0.12   data required time
-----------------------------------------------------------------------------
                                  0.12   data required time
                                 -0.23   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: fp_adder/adder/_109_ (recovery check against rising-edge clock clk_i')
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.60    0.60 ^ input external delay
                  0.00    0.00    0.60 ^ rst_ni (in)
     1   27.07                           rst_ni (net)
                  0.00    0.00    0.60 ^ input11/A (BUF_X32)
                  0.01    0.02    0.62 ^ input11/Z (BUF_X32)
   145  338.48                           net11 (net)
                  0.10    0.08    0.71 ^ fp_adder/adder/_109_/RN (DFFR_X1)
                                  0.71   data arrival time

                          3.00    3.00   clock clk_i' (rise edge)
                          0.00    3.00   clock source latency
                  0.00    0.00    3.00 v clk_i (in)
     1   45.41                           clk_i (net)
                  0.01    0.01    3.01 v clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    3.03 v clkbuf_0_clk_i/Z (BUF_X32)
     8   54.84                           clknet_0_clk_i (net)
                  0.01    0.01    3.04 v clkbuf_3_3_0_clk_i/A (BUF_X4)
                  0.02    0.04    3.08 v clkbuf_3_3_0_clk_i/Z (BUF_X4)
     2   52.67                           clknet_3_3_0_clk_i (net)
                  0.02    0.00    3.08 v clkbuf_4_7__f_clk_i/A (BUF_X32)
                  0.00    0.03    3.10 v clkbuf_4_7__f_clk_i/Z (BUF_X32)
    13   24.78                           clknet_4_7__leaf_clk_i (net)
                  0.00    0.00    3.11 v _31_61/A (INV_X1)
                  0.01    0.01    3.11 ^ _31_61/ZN (INV_X1)
     1    1.26                           net400 (net)
                  0.01    0.00    3.12 ^ fp_adder/adder/_109_/CK (DFFR_X1)
                          0.00    3.12   clock reconvergence pessimism
                          0.04    3.15   library recovery time
                                  3.15   data required time
-----------------------------------------------------------------------------
                                  3.15   data required time
                                 -0.71   data arrival time
-----------------------------------------------------------------------------
                                  2.45   slack (MET)


Startpoint: lut/gen_sub_units_scm[11].sub_unit_i/_2738_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[11].sub_unit_i/_2369_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          3.00    3.00   clock clk_i (fall edge)
                          0.00    3.00   clock source latency
                  0.00    0.00    3.00 v clk_i (in)
     1   45.41                           clk_i (net)
                  0.01    0.01    3.01 v clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    3.03 v clkbuf_0_clk_i/Z (BUF_X32)
     8   54.84                           clknet_0_clk_i (net)
                  0.01    0.00    3.03 v clkbuf_3_1_0_clk_i/A (BUF_X4)
                  0.02    0.04    3.07 v clkbuf_3_1_0_clk_i/Z (BUF_X4)
     2   53.07                           clknet_3_1_0_clk_i (net)
                  0.02    0.00    3.07 v clkbuf_4_2__f_clk_i/A (BUF_X32)
                  0.00    0.03    3.10 v clkbuf_4_2__f_clk_i/Z (BUF_X32)
     7   26.41                           clknet_4_2__leaf_clk_i (net)
                  0.00    0.00    3.10 v lut/gen_sub_units_scm[11].sub_unit_i/_2366_/A1 (NAND2_X1)
                  0.07    0.08    3.18 ^ lut/gen_sub_units_scm[11].sub_unit_i/_2366_/ZN (NAND2_X1)
     1   29.23                           lut/gen_sub_units_scm[11].sub_unit_i/_0830_ (net)
                  0.07    0.00    3.18 ^ clkbuf_0_lut/gen_sub_units_scm[11].sub_unit_i/_0830_/A (BUF_X32)
                  0.02    0.04    3.22 ^ clkbuf_0_lut/gen_sub_units_scm[11].sub_unit_i/_0830_/Z (BUF_X32)
     8  219.64                           clknet_0_lut/gen_sub_units_scm[11].sub_unit_i/_0830_ (net)
                  0.02    0.00    3.23 ^ clkbuf_3_2__f_lut/gen_sub_units_scm[11].sub_unit_i/_0830_/A (BUF_X32)
                  0.01    0.02    3.25 ^ clkbuf_3_2__f_lut/gen_sub_units_scm[11].sub_unit_i/_0830_/Z (BUF_X32)
    12   27.30                           clknet_3_2__leaf_lut/gen_sub_units_scm[11].sub_unit_i/_0830_ (net)
                  0.01    0.00    3.25 ^ net597_267/A (INV_X1)
                  0.00    0.01    3.26 v net597_267/ZN (INV_X1)
     1    2.71                           net606 (net)
                  0.00    0.00    3.26 v lut/gen_sub_units_scm[11].sub_unit_i/_2738_/GN (DLL_X1)
                  0.01    0.07    3.33 v lut/gen_sub_units_scm[11].sub_unit_i/_2738_/Q (DLL_X1)
     1    1.60                           lut/gen_sub_units_scm[11].sub_unit_i/gen_cg_word_iter[4].cg_i.en_latch (net)
                  0.01    0.00    3.33 v lut/gen_sub_units_scm[11].sub_unit_i/_2369_/A2 (AND2_X1)
                                  3.33   data arrival time

                          6.00    6.00   clock clk_i (rise edge)
                          0.00    6.00   clock source latency
                  0.00    0.00    6.00 ^ clk_i (in)
     1   48.54                           clk_i (net)
                  0.01    0.01    6.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    6.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   58.02                           clknet_0_clk_i (net)
                  0.01    0.00    6.03 ^ clkbuf_3_1_0_clk_i/A (BUF_X4)
                  0.03    0.05    6.08 ^ clkbuf_3_1_0_clk_i/Z (BUF_X4)
     2   59.33                           clknet_3_1_0_clk_i (net)
                  0.03    0.00    6.08 ^ clkbuf_4_2__f_clk_i/A (BUF_X32)
                  0.01    0.03    6.11 ^ clkbuf_4_2__f_clk_i/Z (BUF_X32)
     7   27.19                           clknet_4_2__leaf_clk_i (net)
                  0.01    0.00    6.11 ^ lut/gen_sub_units_scm[11].sub_unit_i/_2366_/A1 (NAND2_X1)
                  0.05    0.06    6.17 v lut/gen_sub_units_scm[11].sub_unit_i/_2366_/ZN (NAND2_X1)
     1   26.09                           lut/gen_sub_units_scm[11].sub_unit_i/_0830_ (net)
                  0.05    0.00    6.17 v clkbuf_0_lut/gen_sub_units_scm[11].sub_unit_i/_0830_/A (BUF_X32)
                  0.01    0.05    6.22 v clkbuf_0_lut/gen_sub_units_scm[11].sub_unit_i/_0830_/Z (BUF_X32)
     8  194.59                           clknet_0_lut/gen_sub_units_scm[11].sub_unit_i/_0830_ (net)
                  0.01    0.00    6.22 v clkbuf_3_2__f_lut/gen_sub_units_scm[11].sub_unit_i/_0830_/A (BUF_X32)
                  0.00    0.02    6.25 v clkbuf_3_2__f_lut/gen_sub_units_scm[11].sub_unit_i/_0830_/Z (BUF_X32)
    12   25.49                           clknet_3_2__leaf_lut/gen_sub_units_scm[11].sub_unit_i/_0830_ (net)
                  0.00    0.00    6.25 v lut/gen_sub_units_scm[11].sub_unit_i/_2367__229/A (INV_X1)
                  0.01    0.01    6.26 ^ lut/gen_sub_units_scm[11].sub_unit_i/_2367__229/ZN (INV_X1)
     1    1.49                           net568 (net)
                  0.01    0.00    6.26 ^ lut/gen_sub_units_scm[11].sub_unit_i/_2369_/A1 (AND2_X1)
                          0.00    6.26   clock reconvergence pessimism
                          0.00    6.26   clock gating setup time
                                  6.26   data required time
-----------------------------------------------------------------------------
                                  6.26   data required time
                                 -3.33   data arrival time
-----------------------------------------------------------------------------
                                  2.93   slack (MET)


Startpoint: lut/_206_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[4].sub_unit_i/_2406_
          (positive level-sensitive latch clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   48.54                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   58.02                           clknet_0_clk_i (net)
                  0.01    0.01    0.03 ^ clkbuf_3_2_0_clk_i/A (BUF_X4)
                  0.04    0.05    0.09 ^ clkbuf_3_2_0_clk_i/Z (BUF_X4)
     2   59.68                           clknet_3_2_0_clk_i (net)
                  0.04    0.00    0.09 ^ clkbuf_4_5__f_clk_i/A (BUF_X32)
                  0.01    0.02    0.11 ^ clkbuf_4_5__f_clk_i/Z (BUF_X32)
     9   18.78                           clknet_4_5__leaf_clk_i (net)
                  0.01    0.00    0.11 ^ lut/_122_/A1 (NAND2_X1)
                  0.05    0.06    0.17 v lut/_122_/ZN (NAND2_X1)
     1   25.01                           lut/_023_ (net)
                  0.05    0.00    0.17 v clkbuf_0_lut/_023_/A (BUF_X32)
                  0.01    0.04    0.21 v clkbuf_0_lut/_023_/Z (BUF_X32)
     2   48.92                           clknet_0_lut/_023_ (net)
                  0.01    0.00    0.22 v clkbuf_1_1__f_lut/_023_/A (BUF_X32)
                  0.00    0.02    0.24 v clkbuf_1_1__f_lut/_023_/Z (BUF_X32)
     8   15.93                           clknet_1_1__leaf_lut/_023_ (net)
                  0.00    0.00    0.24 v lut/_123__79/A (INV_X1)
                  0.01    0.01    0.25 ^ lut/_123__79/ZN (INV_X1)
     1    2.13                           net418 (net)
                  0.01    0.00    0.25 ^ lut/_206_/CK (DFFR_X2)
                  0.11    0.23    0.47 ^ lut/_206_/Q (DFFR_X2)
    47   96.94                           lut/wdata_a_q[1] (net)
                  0.11    0.01    0.48 ^ max_cap180/A (BUF_X16)
                  0.01    0.03    0.52 ^ max_cap180/Z (BUF_X16)
    42   91.29                           net180 (net)
                  0.03    0.02    0.54 ^ max_cap179/A (BUF_X16)
                  0.01    0.03    0.57 ^ max_cap179/Z (BUF_X16)
    71  136.42                           net179 (net)
                  0.01    0.00    0.57 ^ max_length178/A (BUF_X32)
                  0.01    0.02    0.59 ^ max_length178/Z (BUF_X32)
    71  122.77                           net178 (net)
                  0.04    0.03    0.63 ^ max_length177/A (BUF_X16)
                  0.01    0.03    0.66 ^ max_length177/Z (BUF_X16)
    76  114.03                           net177 (net)
                  0.04    0.03    0.69 ^ lut/gen_sub_units_scm[4].sub_unit_i/_2406_/D (DLH_X1)
                                  0.69   data arrival time

                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   48.54                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   58.02                           clknet_0_clk_i (net)
                  0.01    0.00    0.03 ^ clkbuf_3_0_0_clk_i/A (BUF_X4)
                  0.04    0.05    0.08 ^ clkbuf_3_0_0_clk_i/Z (BUF_X4)
     2   60.45                           clknet_3_0_0_clk_i (net)
                  0.04    0.00    0.09 ^ clkbuf_4_0__f_clk_i/A (BUF_X32)
                  0.01    0.03    0.11 ^ clkbuf_4_0__f_clk_i/Z (BUF_X32)
     7   40.48                           clknet_4_0__leaf_clk_i (net)
                  0.01    0.00    0.12 ^ lut/gen_sub_units_scm[4].sub_unit_i/_2366_/A1 (NAND2_X1)
                  0.05    0.06    0.18 v lut/gen_sub_units_scm[4].sub_unit_i/_2366_/ZN (NAND2_X1)
     1   24.74                           lut/gen_sub_units_scm[4].sub_unit_i/_0830_ (net)
                  0.05    0.00    0.18 v clkbuf_0_lut/gen_sub_units_scm[4].sub_unit_i/_0830_/A (BUF_X32)
                  0.01    0.05    0.22 v clkbuf_0_lut/gen_sub_units_scm[4].sub_unit_i/_0830_/Z (BUF_X32)
     8  194.21                           clknet_0_lut/gen_sub_units_scm[4].sub_unit_i/_0830_ (net)
                  0.01    0.00    0.23 v clkbuf_3_0__f_lut/gen_sub_units_scm[4].sub_unit_i/_0830_/A (BUF_X32)
                  0.00    0.02    0.25 v clkbuf_3_0__f_lut/gen_sub_units_scm[4].sub_unit_i/_0830_/Z (BUF_X32)
    11   24.95                           clknet_3_0__leaf_lut/gen_sub_units_scm[4].sub_unit_i/_0830_ (net)
                  0.00    0.00    0.25 v lut/gen_sub_units_scm[4].sub_unit_i/_2367__736/A (INV_X1)
                  0.01    0.01    0.26 ^ lut/gen_sub_units_scm[4].sub_unit_i/_2367__736/ZN (INV_X1)
     1    2.34                           net1075 (net)
                  0.01    0.00    0.26 ^ lut/gen_sub_units_scm[4].sub_unit_i/_2384_/A1 (AND2_X1)
                  0.06    0.09    0.36 ^ lut/gen_sub_units_scm[4].sub_unit_i/_2384_/ZN (AND2_X1)
     1   28.05                           lut/gen_sub_units_scm[4].sub_unit_i/gen_cg_word_iter[18].cg_i.clk_o (net)
                  0.06    0.00    0.36 ^ clkbuf_0_lut/gen_sub_units_scm[4].sub_unit_i/gen_cg_word_iter[18].cg_i.clk_o/A (BUF_X32)
                  0.01    0.03    0.39 ^ clkbuf_0_lut/gen_sub_units_scm[4].sub_unit_i/gen_cg_word_iter[18].cg_i.clk_o/Z (BUF_X32)
     2   57.60                           clknet_0_lut/gen_sub_units_scm[4].sub_unit_i/gen_cg_word_iter[18].cg_i.clk_o (net)
                  0.01    0.00    0.39 ^ clkbuf_1_1__f_lut/gen_sub_units_scm[4].sub_unit_i/gen_cg_word_iter[18].cg_i.clk_o/A (BUF_X32)
                  0.00    0.02    0.41 ^ clkbuf_1_1__f_lut/gen_sub_units_scm[4].sub_unit_i/gen_cg_word_iter[18].cg_i.clk_o/Z (BUF_X32)
     7   12.55                           clknet_1_1__leaf_lut/gen_sub_units_scm[4].sub_unit_i/gen_cg_word_iter[18].cg_i.clk_o (net)
                  0.00    0.00    0.41 ^ lut/gen_sub_units_scm[4].sub_unit_i/_2406_/G (DLH_X1)
                          0.00    0.41   clock reconvergence pessimism
                          0.28    0.69   time borrowed from endpoint
                                  0.69   data required time
-----------------------------------------------------------------------------
                                  0.69   data required time
                                 -0.69   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk_i nominal pulse width               3.00
clock latency difference               -0.04
library setup time                     -0.02
--------------------------------------------
max time borrow                         2.94
actual time borrow                      0.28
--------------------------------------------



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: fp_adder/adder/_109_ (recovery check against rising-edge clock clk_i')
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.60    0.60 ^ input external delay
                  0.00    0.00    0.60 ^ rst_ni (in)
     1   27.07                           rst_ni (net)
                  0.00    0.00    0.60 ^ input11/A (BUF_X32)
                  0.01    0.02    0.62 ^ input11/Z (BUF_X32)
   145  338.48                           net11 (net)
                  0.10    0.08    0.71 ^ fp_adder/adder/_109_/RN (DFFR_X1)
                                  0.71   data arrival time

                          3.00    3.00   clock clk_i' (rise edge)
                          0.00    3.00   clock source latency
                  0.00    0.00    3.00 v clk_i (in)
     1   45.41                           clk_i (net)
                  0.01    0.01    3.01 v clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    3.03 v clkbuf_0_clk_i/Z (BUF_X32)
     8   54.84                           clknet_0_clk_i (net)
                  0.01    0.01    3.04 v clkbuf_3_3_0_clk_i/A (BUF_X4)
                  0.02    0.04    3.08 v clkbuf_3_3_0_clk_i/Z (BUF_X4)
     2   52.67                           clknet_3_3_0_clk_i (net)
                  0.02    0.00    3.08 v clkbuf_4_7__f_clk_i/A (BUF_X32)
                  0.00    0.03    3.10 v clkbuf_4_7__f_clk_i/Z (BUF_X32)
    13   24.78                           clknet_4_7__leaf_clk_i (net)
                  0.00    0.00    3.11 v _31_61/A (INV_X1)
                  0.01    0.01    3.11 ^ _31_61/ZN (INV_X1)
     1    1.26                           net400 (net)
                  0.01    0.00    3.12 ^ fp_adder/adder/_109_/CK (DFFR_X1)
                          0.00    3.12   clock reconvergence pessimism
                          0.04    3.15   library recovery time
                                  3.15   data required time
-----------------------------------------------------------------------------
                                  3.15   data required time
                                 -0.71   data arrival time
-----------------------------------------------------------------------------
                                  2.45   slack (MET)


Startpoint: lut/gen_sub_units_scm[11].sub_unit_i/_2738_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[11].sub_unit_i/_2369_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          3.00    3.00   clock clk_i (fall edge)
                          0.00    3.00   clock source latency
                  0.00    0.00    3.00 v clk_i (in)
     1   45.41                           clk_i (net)
                  0.01    0.01    3.01 v clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    3.03 v clkbuf_0_clk_i/Z (BUF_X32)
     8   54.84                           clknet_0_clk_i (net)
                  0.01    0.00    3.03 v clkbuf_3_1_0_clk_i/A (BUF_X4)
                  0.02    0.04    3.07 v clkbuf_3_1_0_clk_i/Z (BUF_X4)
     2   53.07                           clknet_3_1_0_clk_i (net)
                  0.02    0.00    3.07 v clkbuf_4_2__f_clk_i/A (BUF_X32)
                  0.00    0.03    3.10 v clkbuf_4_2__f_clk_i/Z (BUF_X32)
     7   26.41                           clknet_4_2__leaf_clk_i (net)
                  0.00    0.00    3.10 v lut/gen_sub_units_scm[11].sub_unit_i/_2366_/A1 (NAND2_X1)
                  0.07    0.08    3.18 ^ lut/gen_sub_units_scm[11].sub_unit_i/_2366_/ZN (NAND2_X1)
     1   29.23                           lut/gen_sub_units_scm[11].sub_unit_i/_0830_ (net)
                  0.07    0.00    3.18 ^ clkbuf_0_lut/gen_sub_units_scm[11].sub_unit_i/_0830_/A (BUF_X32)
                  0.02    0.04    3.22 ^ clkbuf_0_lut/gen_sub_units_scm[11].sub_unit_i/_0830_/Z (BUF_X32)
     8  219.64                           clknet_0_lut/gen_sub_units_scm[11].sub_unit_i/_0830_ (net)
                  0.02    0.00    3.23 ^ clkbuf_3_2__f_lut/gen_sub_units_scm[11].sub_unit_i/_0830_/A (BUF_X32)
                  0.01    0.02    3.25 ^ clkbuf_3_2__f_lut/gen_sub_units_scm[11].sub_unit_i/_0830_/Z (BUF_X32)
    12   27.30                           clknet_3_2__leaf_lut/gen_sub_units_scm[11].sub_unit_i/_0830_ (net)
                  0.01    0.00    3.25 ^ net597_267/A (INV_X1)
                  0.00    0.01    3.26 v net597_267/ZN (INV_X1)
     1    2.71                           net606 (net)
                  0.00    0.00    3.26 v lut/gen_sub_units_scm[11].sub_unit_i/_2738_/GN (DLL_X1)
                  0.01    0.07    3.33 v lut/gen_sub_units_scm[11].sub_unit_i/_2738_/Q (DLL_X1)
     1    1.60                           lut/gen_sub_units_scm[11].sub_unit_i/gen_cg_word_iter[4].cg_i.en_latch (net)
                  0.01    0.00    3.33 v lut/gen_sub_units_scm[11].sub_unit_i/_2369_/A2 (AND2_X1)
                                  3.33   data arrival time

                          6.00    6.00   clock clk_i (rise edge)
                          0.00    6.00   clock source latency
                  0.00    0.00    6.00 ^ clk_i (in)
     1   48.54                           clk_i (net)
                  0.01    0.01    6.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    6.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   58.02                           clknet_0_clk_i (net)
                  0.01    0.00    6.03 ^ clkbuf_3_1_0_clk_i/A (BUF_X4)
                  0.03    0.05    6.08 ^ clkbuf_3_1_0_clk_i/Z (BUF_X4)
     2   59.33                           clknet_3_1_0_clk_i (net)
                  0.03    0.00    6.08 ^ clkbuf_4_2__f_clk_i/A (BUF_X32)
                  0.01    0.03    6.11 ^ clkbuf_4_2__f_clk_i/Z (BUF_X32)
     7   27.19                           clknet_4_2__leaf_clk_i (net)
                  0.01    0.00    6.11 ^ lut/gen_sub_units_scm[11].sub_unit_i/_2366_/A1 (NAND2_X1)
                  0.05    0.06    6.17 v lut/gen_sub_units_scm[11].sub_unit_i/_2366_/ZN (NAND2_X1)
     1   26.09                           lut/gen_sub_units_scm[11].sub_unit_i/_0830_ (net)
                  0.05    0.00    6.17 v clkbuf_0_lut/gen_sub_units_scm[11].sub_unit_i/_0830_/A (BUF_X32)
                  0.01    0.05    6.22 v clkbuf_0_lut/gen_sub_units_scm[11].sub_unit_i/_0830_/Z (BUF_X32)
     8  194.59                           clknet_0_lut/gen_sub_units_scm[11].sub_unit_i/_0830_ (net)
                  0.01    0.00    6.22 v clkbuf_3_2__f_lut/gen_sub_units_scm[11].sub_unit_i/_0830_/A (BUF_X32)
                  0.00    0.02    6.25 v clkbuf_3_2__f_lut/gen_sub_units_scm[11].sub_unit_i/_0830_/Z (BUF_X32)
    12   25.49                           clknet_3_2__leaf_lut/gen_sub_units_scm[11].sub_unit_i/_0830_ (net)
                  0.00    0.00    6.25 v lut/gen_sub_units_scm[11].sub_unit_i/_2367__229/A (INV_X1)
                  0.01    0.01    6.26 ^ lut/gen_sub_units_scm[11].sub_unit_i/_2367__229/ZN (INV_X1)
     1    1.49                           net568 (net)
                  0.01    0.00    6.26 ^ lut/gen_sub_units_scm[11].sub_unit_i/_2369_/A1 (AND2_X1)
                          0.00    6.26   clock reconvergence pessimism
                          0.00    6.26   clock gating setup time
                                  6.26   data required time
-----------------------------------------------------------------------------
                                  6.26   data required time
                                 -3.33   data arrival time
-----------------------------------------------------------------------------
                                  2.93   slack (MET)


Startpoint: lut/_206_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[4].sub_unit_i/_2406_
          (positive level-sensitive latch clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   48.54                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   58.02                           clknet_0_clk_i (net)
                  0.01    0.01    0.03 ^ clkbuf_3_2_0_clk_i/A (BUF_X4)
                  0.04    0.05    0.09 ^ clkbuf_3_2_0_clk_i/Z (BUF_X4)
     2   59.68                           clknet_3_2_0_clk_i (net)
                  0.04    0.00    0.09 ^ clkbuf_4_5__f_clk_i/A (BUF_X32)
                  0.01    0.02    0.11 ^ clkbuf_4_5__f_clk_i/Z (BUF_X32)
     9   18.78                           clknet_4_5__leaf_clk_i (net)
                  0.01    0.00    0.11 ^ lut/_122_/A1 (NAND2_X1)
                  0.05    0.06    0.17 v lut/_122_/ZN (NAND2_X1)
     1   25.01                           lut/_023_ (net)
                  0.05    0.00    0.17 v clkbuf_0_lut/_023_/A (BUF_X32)
                  0.01    0.04    0.21 v clkbuf_0_lut/_023_/Z (BUF_X32)
     2   48.92                           clknet_0_lut/_023_ (net)
                  0.01    0.00    0.22 v clkbuf_1_1__f_lut/_023_/A (BUF_X32)
                  0.00    0.02    0.24 v clkbuf_1_1__f_lut/_023_/Z (BUF_X32)
     8   15.93                           clknet_1_1__leaf_lut/_023_ (net)
                  0.00    0.00    0.24 v lut/_123__79/A (INV_X1)
                  0.01    0.01    0.25 ^ lut/_123__79/ZN (INV_X1)
     1    2.13                           net418 (net)
                  0.01    0.00    0.25 ^ lut/_206_/CK (DFFR_X2)
                  0.11    0.23    0.47 ^ lut/_206_/Q (DFFR_X2)
    47   96.94                           lut/wdata_a_q[1] (net)
                  0.11    0.01    0.48 ^ max_cap180/A (BUF_X16)
                  0.01    0.03    0.52 ^ max_cap180/Z (BUF_X16)
    42   91.29                           net180 (net)
                  0.03    0.02    0.54 ^ max_cap179/A (BUF_X16)
                  0.01    0.03    0.57 ^ max_cap179/Z (BUF_X16)
    71  136.42                           net179 (net)
                  0.01    0.00    0.57 ^ max_length178/A (BUF_X32)
                  0.01    0.02    0.59 ^ max_length178/Z (BUF_X32)
    71  122.77                           net178 (net)
                  0.04    0.03    0.63 ^ max_length177/A (BUF_X16)
                  0.01    0.03    0.66 ^ max_length177/Z (BUF_X16)
    76  114.03                           net177 (net)
                  0.04    0.03    0.69 ^ lut/gen_sub_units_scm[4].sub_unit_i/_2406_/D (DLH_X1)
                                  0.69   data arrival time

                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   48.54                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   58.02                           clknet_0_clk_i (net)
                  0.01    0.00    0.03 ^ clkbuf_3_0_0_clk_i/A (BUF_X4)
                  0.04    0.05    0.08 ^ clkbuf_3_0_0_clk_i/Z (BUF_X4)
     2   60.45                           clknet_3_0_0_clk_i (net)
                  0.04    0.00    0.09 ^ clkbuf_4_0__f_clk_i/A (BUF_X32)
                  0.01    0.03    0.11 ^ clkbuf_4_0__f_clk_i/Z (BUF_X32)
     7   40.48                           clknet_4_0__leaf_clk_i (net)
                  0.01    0.00    0.12 ^ lut/gen_sub_units_scm[4].sub_unit_i/_2366_/A1 (NAND2_X1)
                  0.05    0.06    0.18 v lut/gen_sub_units_scm[4].sub_unit_i/_2366_/ZN (NAND2_X1)
     1   24.74                           lut/gen_sub_units_scm[4].sub_unit_i/_0830_ (net)
                  0.05    0.00    0.18 v clkbuf_0_lut/gen_sub_units_scm[4].sub_unit_i/_0830_/A (BUF_X32)
                  0.01    0.05    0.22 v clkbuf_0_lut/gen_sub_units_scm[4].sub_unit_i/_0830_/Z (BUF_X32)
     8  194.21                           clknet_0_lut/gen_sub_units_scm[4].sub_unit_i/_0830_ (net)
                  0.01    0.00    0.23 v clkbuf_3_0__f_lut/gen_sub_units_scm[4].sub_unit_i/_0830_/A (BUF_X32)
                  0.00    0.02    0.25 v clkbuf_3_0__f_lut/gen_sub_units_scm[4].sub_unit_i/_0830_/Z (BUF_X32)
    11   24.95                           clknet_3_0__leaf_lut/gen_sub_units_scm[4].sub_unit_i/_0830_ (net)
                  0.00    0.00    0.25 v lut/gen_sub_units_scm[4].sub_unit_i/_2367__736/A (INV_X1)
                  0.01    0.01    0.26 ^ lut/gen_sub_units_scm[4].sub_unit_i/_2367__736/ZN (INV_X1)
     1    2.34                           net1075 (net)
                  0.01    0.00    0.26 ^ lut/gen_sub_units_scm[4].sub_unit_i/_2384_/A1 (AND2_X1)
                  0.06    0.09    0.36 ^ lut/gen_sub_units_scm[4].sub_unit_i/_2384_/ZN (AND2_X1)
     1   28.05                           lut/gen_sub_units_scm[4].sub_unit_i/gen_cg_word_iter[18].cg_i.clk_o (net)
                  0.06    0.00    0.36 ^ clkbuf_0_lut/gen_sub_units_scm[4].sub_unit_i/gen_cg_word_iter[18].cg_i.clk_o/A (BUF_X32)
                  0.01    0.03    0.39 ^ clkbuf_0_lut/gen_sub_units_scm[4].sub_unit_i/gen_cg_word_iter[18].cg_i.clk_o/Z (BUF_X32)
     2   57.60                           clknet_0_lut/gen_sub_units_scm[4].sub_unit_i/gen_cg_word_iter[18].cg_i.clk_o (net)
                  0.01    0.00    0.39 ^ clkbuf_1_1__f_lut/gen_sub_units_scm[4].sub_unit_i/gen_cg_word_iter[18].cg_i.clk_o/A (BUF_X32)
                  0.00    0.02    0.41 ^ clkbuf_1_1__f_lut/gen_sub_units_scm[4].sub_unit_i/gen_cg_word_iter[18].cg_i.clk_o/Z (BUF_X32)
     7   12.55                           clknet_1_1__leaf_lut/gen_sub_units_scm[4].sub_unit_i/gen_cg_word_iter[18].cg_i.clk_o (net)
                  0.00    0.00    0.41 ^ lut/gen_sub_units_scm[4].sub_unit_i/_2406_/G (DLH_X1)
                          0.00    0.41   clock reconvergence pessimism
                          0.28    0.69   time borrowed from endpoint
                                  0.69   data required time
-----------------------------------------------------------------------------
                                  0.69   data required time
                                 -0.69   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk_i nominal pulse width               3.00
clock latency difference               -0.04
library setup time                     -0.02
--------------------------------------------
max time borrow                         2.94
actual time borrow                      0.28
--------------------------------------------



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.05721670389175415

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.2882

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
1.856364130973816

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
106.81099700927734

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.0174

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 1

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
0.6930

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
0.000000

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.78e-03   2.06e-04   2.77e-04   5.27e-03   8.5%
Combinational          3.98e-02   1.50e-02   1.72e-03   5.64e-02  91.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.45e-02   1.52e-02   2.00e-03   6.17e-02 100.0%
                          72.2%      24.6%       3.2%

==========================================================================
cts final report_design_area
--------------------------------------------------------------------------
Design area 69390 u^2 59% utilization.

Elapsed time: 3:13.30[h:]min:sec. CPU time: user 192.31 sys 0.84 (99%). Peak memory: 1399792KB.
