# ⭐⭐⭐⭐⭐ VHDL Codes for Digital Systems 2
- ➡️ #DigitalSystems #DigitalElectronic #DigitalCircuits #HDL #VHDL #FPGA #MSI #FPGA
![FPGA](https://user-images.githubusercontent.com/12642226/126781642-cdb864f0-f16d-4d6c-a406-6fb1c45d97f5.png)

# Project topics
- Search for numbers in RAM (Max, Min, MaxRep, MinRep, Number)
 ![image](https://user-images.githubusercontent.com/12642226/131010883-2c11b969-302b-4ae7-b32b-5a4416556ee7.png)

- Ordering of numbers in RAM (Max->Min, Min->Max)
 ![image](https://user-images.githubusercontent.com/12642226/131010722-88e0e198-1dbe-483d-805b-310c9c3eb1b8.png)

- Operations with Sets in RAM (A∩B, B∩C, A∩C, A∩B∩C)
 ![image](https://user-images.githubusercontent.com/12642226/131010937-6e6963f2-cde8-433e-8d8c-171709b78d86.png)

- Operations between arrays (A+B,A-B,AxB,A')
 ![image](https://user-images.githubusercontent.com/12642226/131011041-187bfa0a-6ee0-4ed0-a79a-b96b95584ff8.png)

- Line Intersection Gerometry
 ![image](https://user-images.githubusercontent.com/12642226/144152636-46c398a8-473a-47f0-8ece-f7c19c289c89.png)

- Preprocessing (Remove Outliers(Smooth, Hampel, Moving Average))
 ![image](https://user-images.githubusercontent.com/12642226/144152689-72a09e65-bb44-47cf-bc21-6f8506cff91a.png)

- Features (Max, Min, Mean, Std)
 ![image](https://user-images.githubusercontent.com/12642226/144152841-ec358e4c-e0fc-4a98-bb7c-3369c0d7ec21.png)

- Microprocessor Architecture
 ![image](https://user-images.githubusercontent.com/12642226/131011245-a7f4eaea-b8c0-47c5-9c05-54865fea3d38.png)

# Related work (FPGA applications)
- https://vasanza.blogspot.com/
- https://ieeexplore.ieee.org/abstract/document/9530151
- https://ieeexplore.ieee.org/abstract/document/9232863
- https://link.springer.com/chapter/10.1007%2F978-3-030-59194-6_17
- https://ieeexplore.ieee.org/document/9096752
- https://vasanza.blogspot.com/2021/07/maximum-number-finder-and-repetition.html
- https://vasanza.blogspot.com/2021/06/sistemas-digitales-2-proyectos.html

# IDE
- Quartus Prime 17.0.0 Build 595 04/25/2017 SJ Standard Edition

# DEVICE
- FPGA Cyclone V SE 5CSEBA6U23I7

# HARDWARE TERASIC
- DE10NANO
- DE10STANDARD

# CLONE
- git status
- git clone https://github.com/vasanza/DigitalSystems.git

# SWITCHED TO BRANCH
- git branch -a
- git checkout NameBranch

# New Branch
- git checkout -b NameBranch

# PUSH
- git pull origin NameBranch
- git status
- git add .
- git status
- git commit -m "message"
- git push origin NameBrach
