//Copyright (C)2014-2024 Gowin Semiconductor Corporation.
//All rights reserved.

INTRODUCTION:
The document contains two main sections: Timing Report Directory and Core Timing Report.

============================================================
Note:Timing Report Directory

1. Timing Message
2. Timing Summaries
	2.1 STA Tool Run Summary
	2.2 Clock Summary
	2.3 Max Frequency Summary
	2.4 Total Negative Slack Summary
3. Timing Details
	3.1 Path Slacks Table
		3.1.1 Setup Paths Table
		3.1.2 Hold Paths Table
		3.1.3 Recovery Paths Table
		3.1.4 Removal Paths Table
	3.2 Minimum Pulse Width Table
	3.3 Timing Report By Analysis Type
		3.3.1 Setup Analysis Report
		3.3.2 Hold Analysis Report
		3.3.3 Recovery Analysis Report
		3.3.4 Removal Analysis Report
	3.4 Minimum Pulse Width Report
	3.5 High Fanout Nets Report
	3.6 Route Congestions Report
	3.7 Timing Exceptions Report
		3.7.1 Setup Analysis Report
		3.7.2 Hold Analysis Report
		3.7.3 Recovery Analysis Report
		3.7.4 Recovery Analysis Report
	3.8 Timing Constraints Report

============================================================

Note:Core Timing Report

1. Timing Messages
<Report Title>: Timing Analysis Report
<Design File>: C:\Users\GuilhermeY\Github\GowinFPGA\GowinProjects\Data_acquisition_prototype\impl\gwsynthesis\Data_acquisition.vg
<Physical Constraints File>: C:\Users\GuilhermeY\Github\GowinFPGA\GowinProjects\Data_acquisition_prototype\src\PSRAM_UART_pins.cst
<Timing Constraints File>: ---
<Tool Version>: V1.9.9.01 (64-bit)
<Part Number>: GW1NZ-LV1QN48C6/I5
<Device>: GW1NZ-1
<Created Time>: Mon Mar 17 22:28:48 2025


2. Timing Summaries
2.1 STA Tool Run Summary
<Setup Delay Model>:Slow 1.14V 85C C6/I5
<Hold Delay Model>:Fast 1.26V 0C C6/I5
<Numbers of Paths Analyzed>:2537
<Numbers of Endpoints Analyzed>:1229
<Numbers of Falling Endpoints>:96
<Numbers of Setup Violated Endpoints>:0
<Numbers of Hold Violated Endpoints>:0

2.2 Clock Summary
                Clock Name                    Type      Period   Frequency   Rise     Fall        Source       Master            Objects           
 ========================================= =========== ======== =========== ======= ======== ================ ========= ========================== 
  sys_clk                                   Base        37.037   27.000MHz   0.000   18.519                              sys_clk_ibuf/I            
  clk2/rpll_inst/CLKOUT.default_gen_clk     Generated   11.905   84.000MHz   0.000   5.952    sys_clk_ibuf/I   sys_clk   clk2/rpll_inst/CLKOUT     
  clk2/rpll_inst/CLKOUTP.default_gen_clk    Generated   11.905   84.000MHz   0.000   5.952    sys_clk_ibuf/I   sys_clk   clk2/rpll_inst/CLKOUTP    
  clk2/rpll_inst/CLKOUTD.default_gen_clk    Generated   23.810   42.000MHz   0.000   11.905   sys_clk_ibuf/I   sys_clk   clk2/rpll_inst/CLKOUTD    
  clk2/rpll_inst/CLKOUTD3.default_gen_clk   Generated   35.714   28.000MHz   0.000   17.857   sys_clk_ibuf/I   sys_clk   clk2/rpll_inst/CLKOUTD3   

2.3 Max Frequency Summary
  NO.                Clock Name                 Constraint    Actual Fmax   Level   Entity  
 ===== ======================================= ============= ============= ======= ======== 
  1     clk2/rpll_inst/CLKOUT.default_gen_clk   84.000(MHz)   87.148(MHz)   6       TOP     
No timing paths to get frequency of sys_clk!
No timing paths to get frequency of clk2/rpll_inst/CLKOUTP.default_gen_clk!
No timing paths to get frequency of clk2/rpll_inst/CLKOUTD.default_gen_clk!
No timing paths to get frequency of clk2/rpll_inst/CLKOUTD3.default_gen_clk!

2.4 Total Negative Slack Summary
                Clock Name                  Analysis Type   EndPoints TNS   Number of EndPoints  
 ========================================= =============== =============== ===================== 
  sys_clk                                   setup           0.000           0                    
  sys_clk                                   hold            0.000           0                    
  clk2/rpll_inst/CLKOUT.default_gen_clk     setup           0.000           0                    
  clk2/rpll_inst/CLKOUT.default_gen_clk     hold            0.000           0                    
  clk2/rpll_inst/CLKOUTP.default_gen_clk    setup           0.000           0                    
  clk2/rpll_inst/CLKOUTP.default_gen_clk    hold            0.000           0                    
  clk2/rpll_inst/CLKOUTD.default_gen_clk    setup           0.000           0                    
  clk2/rpll_inst/CLKOUTD.default_gen_clk    hold            0.000           0                    
  clk2/rpll_inst/CLKOUTD3.default_gen_clk   setup           0.000           0                    
  clk2/rpll_inst/CLKOUTD3.default_gen_clk   hold            0.000           0                    


3. Timing Details
3.1 Path Slacks Table
3.1.1 Setup Paths Table
<Report Command>:report_timing -setup -max_paths 25 -max_common_paths 1
  Path Number   Path Slack                     From Node                                    To Node                                From Clock                                   To Clock                    Relation   Clock Skew   Data Delay  
 ============= ============ ================================================ ===================================== =========================================== =========================================== ========== ============ ============ 
  1             0.430        i_1_s0/Q                                         en_write_PP_s0/CE                     clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        11.431      
  2             0.995        initialize/PSRAM_com/counter_2_s1/Q              initialize/PSRAM_com/n428_s0/D        clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   11.905     0.000        10.510      
  3             1.810        PP_post_process/buffer_a_buffer_a_0_0_s/DO[14]   read_14_s0/D                          clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        9.695       
  4             2.141        address_PP_9_s0/Q                                address_PP_22_s0/D                    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        9.364       
  5             2.210        PP_post_process/read_pointer_1_s1/Q              PP_post_process/read_pointer_0_s7/D   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        9.295       
  6             2.210        PP_post_process/read_pointer_1_s1/Q              PP_post_process/read_pointer_7_s4/D   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        9.295       
  7             2.438        initialize/PSRAM_com/counter_5_s1/Q              initialize/PSRAM_com/n425_s0/D        clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   11.905     0.000        9.066       
  8             2.467        PP_post_process/buffer_a_buffer_a_0_0_s/DO[1]    read_1_s0/D                           clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        9.038       
  9             2.521        initialize/PSRAM_com/counter_2_s1/Q              initialize/PSRAM_com/n426_s0/D        clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   11.905     0.000        8.984       
  10            2.525        address_PP_9_s0/Q                                address_PP_14_s0/D                    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        8.980       
  11            2.614        PP_post_process/buffer_a_buffer_a_0_0_s/DO[4]    read_4_s0/D                           clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        8.891       
  12            2.700        PP_post_process/buffer_b_buffer_b_0_0_s/DO[11]   read_11_s0/D                          clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        8.804       
  13            1.368        quad_start_s0/Q                                  initialize/PSRAM_com/reading_s1/CE    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   5.952      -0.019       4.559       
  14            2.780        process_0_s0/Q                                   address_PP_21_s0/D                    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        8.725       
  15            2.807        PP_post_process/buffer_a_buffer_a_0_0_s/DO[2]    read_2_s0/D                           clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        8.698       
  16            2.819        PP_post_process/buffer_a_buffer_a_0_0_s/DO[5]    read_5_s0/D                           clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        8.686       
  17            2.866        address_PP_9_s0/Q                                address_PP_17_s0/D                    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        8.638       
  18            2.926        process_0_s0/Q                                   address_PP_9_s0/D                     clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        8.579       
  19            2.930        process_0_s0/Q                                   address_PP_10_s0/D                    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        8.574       
  20            2.944        address_PP_9_s0/Q                                address_PP_20_s0/D                    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        8.561       
  21            2.952        PP_post_process/buffer_a_buffer_a_0_0_s/DO[13]   read_13_s0/D                          clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        8.552       
  22            2.978        PP_post_process/buffer_b_buffer_b_0_0_s/DO[8]    read_8_s0/D                           clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        8.527       
  23            3.000        address_PP_9_s0/Q                                address_PP_16_s0/D                    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        8.504       
  24            3.016        address_PP_9_s0/Q                                address_PP_19_s0/D                    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        8.489       
  25            3.049        read_5_s0/Q                                      led_rgb_2_s3/D                        clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        8.456       

3.1.2 Hold Paths Table
<Report Command>:report_timing -hold -max_paths 25 -max_common_paths 1
  Path Number   Path Slack                     From Node                                         To Node                                       From Clock                                   To Clock                    Relation   Clock Skew   Data Delay  
 ============= ============ =============================================== ================================================== =========================================== =========================================== ========== ============ ============ 
  1             0.443        PP_post_process/read_pointer_5_s1/Q             PP_post_process/buffer_a_buffer_a_0_0_s/ADB[9]     clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.603       
  2             0.496        initialize/PSRAM_com/data_out_8_s0/Q            PP_post_process/buffer_a_buffer_a_0_0_s/DI[8]      clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.582       
  3             0.570        debuttonA/sync_button_debounced/resync_3_s0/Q   debuttonA/sync_button_debounced/button_once_s0/D   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.570       
  4             0.570        debuttonA/sync_button_debounced/resync_1_s0/Q   debuttonA/sync_button_debounced/resync_2_s0/D      clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.570       
  5             0.570        UART1/buffer[5]_0_s0/Q                          UART1/samples_before_16_s0/D                       clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.570       
  6             0.570        UART1/buffer[4]_1_s0/Q                          UART1/samples_after_1_s0/D                         clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.570       
  7             0.570        UART1/buffer[4]_2_s0/Q                          UART1/samples_after_2_s0/D                         clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.570       
  8             0.571        debuttonA/deb_button/shift_4_s0/Q               debuttonA/deb_button/shift_5_s0/D                  clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.571       
  9             0.572        initialize/PSRAM_com/data_out_6_s0/Q            initialize/PSRAM_com/data_out_10_s0/D              clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.572       
  10            0.572        initialize/PSRAM_com/data_out_7_s0/Q            initialize/PSRAM_com/data_out_11_s0/D              clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.572       
  11            0.572        initialize/PSRAM_com/data_out_9_s0/Q            initialize/PSRAM_com/data_out_13_s0/D              clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.572       
  12            0.573        UART1/dataIn_1_s0/Q                             UART1/dataIn_0_s0/D                                clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.573       
  13            0.574        UART1/dataIn_2_s0/Q                             UART1/dataIn_1_s0/D                                clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.574       
  14            0.582        debuttonA/deb_button/shift_0_s0/Q               debuttonA/deb_button/shift_1_s0/D                  clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.582       
  15            0.582        debuttonA/deb_button/shift_1_s0/Q               debuttonA/deb_button/shift_2_s0/D                  clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.582       
  16            0.582        debuttonA/deb_button/shift_2_s0/Q               debuttonA/deb_button/shift_3_s0/D                  clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.582       
  17            0.582        debuttonA/deb_button/shift_3_s0/Q               debuttonA/deb_button/shift_4_s0/D                  clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.582       
  18            0.678        PP_post_process/read_pointer_4_s1/Q             PP_post_process/buffer_a_buffer_a_0_0_s/ADB[8]     clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.838       
  19            0.679        PP_post_process/read_pointer_6_s1/Q             PP_post_process/buffer_a_buffer_a_0_0_s/ADB[10]    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.839       
  20            0.708        UART1/txCounter_0_s3/Q                          UART1/txCounter_0_s3/D                             clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       
  21            0.708        UART1/txCounter_2_s2/Q                          UART1/txCounter_2_s2/D                             clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       
  22            0.708        UART1/rxCounter_5_s1/Q                          UART1/rxCounter_5_s1/D                             clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       
  23            0.708        UART1/rxCounter_7_s1/Q                          UART1/rxCounter_7_s1/D                             clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       
  24            0.708        UART1/rxCounter_12_s1/Q                         UART1/rxCounter_12_s1/D                            clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       
  25            0.708        initialize/command_5_s2/Q                       initialize/command_5_s2/D                          clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       

3.1.3 Recovery Paths Table
<Report Command>:report_timing -recovery -max_paths 25 -max_common_paths 1
  Path Number   Path Slack    From Node                    To Node                                   From Clock                                   To Clock                    Relation   Clock Skew   Data Delay  
 ============= ============ ============= ========================================== =========================================== =========================================== ========== ============ ============ 
  1             9.095        rst_PP_s0/Q   PP_post_process/write_pointer_2_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        2.766       
  2             9.095        rst_PP_s0/Q   PP_post_process/write_pointer_3_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        2.766       
  3             9.557        rst_PP_s0/Q   PP_post_process/read_pointer_0_s7/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        2.304       
  4             9.557        rst_PP_s0/Q   PP_post_process/read_pointer_7_s4/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        2.304       
  5             9.557        rst_PP_s0/Q   PP_post_process/write_pointer_0_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        2.304       
  6             9.557        rst_PP_s0/Q   PP_post_process/write_pointer_5_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        2.304       
  7             9.890        rst_PP_s0/Q   PP_post_process/write_pointer_7_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        1.972       
  8             9.890        rst_PP_s0/Q   PP_post_process/write_pointer_1_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        1.972       
  9             9.890        rst_PP_s0/Q   PP_post_process/write_pointer_4_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        1.972       
  10            9.890        rst_PP_s0/Q   PP_post_process/write_pointer_6_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        1.972       
  11            9.906        rst_PP_s0/Q   PP_post_process/read_pointer_1_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        1.955       
  12            9.906        rst_PP_s0/Q   PP_post_process/read_pointer_4_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        1.955       
  13            9.906        rst_PP_s0/Q   PP_post_process/read_pointer_5_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        1.955       
  14            9.906        rst_PP_s0/Q   PP_post_process/read_pointer_6_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        1.955       
  15            9.911        rst_PP_s0/Q   PP_post_process/read_pointer_3_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        1.950       
  16            10.061       rst_PP_s0/Q   PP_post_process/stop_PP_s0/CLEAR           clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        1.800       
  17            10.061       rst_PP_s0/Q   PP_post_process/d_flag_write_s0/CLEAR      clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        1.800       
  18            10.071       rst_PP_s0/Q   PP_post_process/read_pointer_2_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        1.790       
  19            10.549       rst_PP_s0/Q   PP_post_process/read_cmp_s0/CLEAR          clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        1.313       
  20            10.556       rst_PP_s0/Q   PP_post_process/buffer_select_s2/CLEAR     clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        1.306       
  21            10.556       rst_PP_s0/Q   PP_post_process/d_flag_read_s0/CLEAR       clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        1.306       
  22            10.567       rst_PP_s0/Q   PP_post_process/last_switch_s0/CLEAR       clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        1.295       

3.1.4 Removal Paths Table
<Report Command>:report_timing -removal -max_paths 25 -max_common_paths 1
  Path Number   Path Slack    From Node                    To Node                                   From Clock                                   To Clock                    Relation   Clock Skew   Data Delay  
 ============= ============ ============= ========================================== =========================================== =========================================== ========== ============ ============ 
  1             0.900        rst_PP_s0/Q   PP_post_process/read_cmp_s0/CLEAR          clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.915       
  2             0.901        rst_PP_s0/Q   PP_post_process/last_switch_s0/CLEAR       clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.916       
  3             0.902        rst_PP_s0/Q   PP_post_process/buffer_select_s2/CLEAR     clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.917       
  4             0.902        rst_PP_s0/Q   PP_post_process/d_flag_read_s0/CLEAR       clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.917       
  5             1.098        rst_PP_s0/Q   PP_post_process/stop_PP_s0/CLEAR           clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.113       
  6             1.098        rst_PP_s0/Q   PP_post_process/d_flag_write_s0/CLEAR      clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.113       
  7             1.119        rst_PP_s0/Q   PP_post_process/write_pointer_7_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.134       
  8             1.119        rst_PP_s0/Q   PP_post_process/write_pointer_1_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.134       
  9             1.119        rst_PP_s0/Q   PP_post_process/write_pointer_4_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.134       
  10            1.119        rst_PP_s0/Q   PP_post_process/write_pointer_6_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.134       
  11            1.166        rst_PP_s0/Q   PP_post_process/read_pointer_2_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.181       
  12            1.181        rst_PP_s0/Q   PP_post_process/read_pointer_3_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.196       
  13            1.185        rst_PP_s0/Q   PP_post_process/read_pointer_1_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.200       
  14            1.185        rst_PP_s0/Q   PP_post_process/read_pointer_4_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.200       
  15            1.185        rst_PP_s0/Q   PP_post_process/read_pointer_5_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.200       
  16            1.185        rst_PP_s0/Q   PP_post_process/read_pointer_6_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.200       
  17            1.374        rst_PP_s0/Q   PP_post_process/read_pointer_0_s7/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.389       
  18            1.374        rst_PP_s0/Q   PP_post_process/read_pointer_7_s4/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.389       
  19            1.374        rst_PP_s0/Q   PP_post_process/write_pointer_0_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.389       
  20            1.374        rst_PP_s0/Q   PP_post_process/write_pointer_5_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.389       
  21            1.691        rst_PP_s0/Q   PP_post_process/write_pointer_2_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.706       
  22            1.691        rst_PP_s0/Q   PP_post_process/write_pointer_3_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.706       

3.2 Minimum Pulse Width Table
Report Command:report_min_pulse_width -nworst 10 -detail
  Number   Slack   Actual Width   Required Width        Type                         Clock                                  Objects                  
 ======== ======= ============== ================ ================= ======================================= ======================================== 
  1        4.624   5.874          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   d_com_start_s0                          
  2        4.624   5.874          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   d_flag_acq_s0                           
  3        4.624   5.874          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   n1727_s0                                
  4        4.624   5.874          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   n1735_s0                                
  5        4.624   5.874          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   read_6_s0                               
  6        4.624   5.874          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   address_acq_18_s0                       
  7        4.624   5.874          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   i_minus_i_pivot_reg_13_s0               
  8        4.624   5.874          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   initialize/qpi_on_s4                    
  9        4.624   5.874          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   initialize/PSRAM_com/address_aux_15_s0  
  10       4.624   5.874          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   initialize/PSRAM_com/address_aux_16_s0  

3.3 Timing Report By Analysis Type
3.3.1 Setup Analysis Report
Report Command:report_timing -setup -max_paths 25 -max_common_paths 1
						Path1						
Path Summary:
Slack             : 0.430
Data Arrival Time : 14.058
Data Required Time: 14.488
From              : i_1_s0
To                : en_write_PP_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  0.000    0.000                                      active clock edge time                 
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383    2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627    0.244   tNET   RR   1        R9C11[1][B]   i_1_s0/CLK                             
  3.085    0.458   tC2Q   RF   14       R9C11[1][B]   i_1_s0/Q                               
  5.069    1.984   tNET   FF   1        R4C8[0][B]    n842_s2/I2                             
  6.101    1.032   tINS   FF   11       R4C8[0][B]    n842_s2/F                              
  6.956    0.855   tNET   FF   1        R7C8[1][A]    n833_s2/I1                             
  7.988    1.032   tINS   FF   11       R7C8[1][A]    n833_s2/F                              
  9.474    1.486   tNET   FF   1        R7C7[0][B]    en_write_PP_s17/I0                     
  10.506   1.032   tINS   FF   1        R7C7[0][B]    en_write_PP_s17/F                      
  11.475   0.969   tNET   FF   1        R2C7[2][B]    en_write_PP_s7/I0                      
  12.277   0.802   tINS   FR   1        R2C7[2][B]    en_write_PP_s7/F                       
  12.696   0.419   tNET   RR   1        R3C7[3][B]    en_write_PP_s4/I2                      
  13.722   1.026   tINS   RR   1        R3C7[3][B]    en_write_PP_s4/F                       
  14.058   0.336   tNET   RR   1        R3C7[1][B]    en_write_PP_s0/CE                      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R3C7[1][B]   en_write_PP_s0/CLK                     
  14.488   -0.043   tSu         1        R3C7[1][B]   en_write_PP_s0                         

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 6
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 4.924 43.075%, 
                    route: 6.049 52.916%, 
                    tC2Q: 0.458 4.009%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path2						
Path Summary:
Slack             : 0.995
Data Arrival Time : 19.108
Data Required Time: 20.103
From              : counter_2_s1
To                : n428_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======= ====== ==== ======== ============ ======================================= 
  5.952    5.952                                     active clock edge time                 
  5.952    0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  8.335    2.383   tCL    FF   563      PLL_R        clk2/rpll_inst/CLKOUT                  
  8.598    0.262   tNET   FF   1        R2C2[0][A]   initialize/PSRAM_com/counter_2_s1/CLK  
  9.056    0.458   tC2Q   FF   19       R2C2[0][A]   initialize/PSRAM_com/counter_2_s1/Q    
  10.563   1.507   tNET   FF   1        R8C4[3][B]   initialize/PSRAM_com/n446_s18/I0       
  11.595   1.032   tINS   FF   4        R8C4[3][B]   initialize/PSRAM_com/n446_s18/F        
  12.415   0.820   tNET   FF   1        R7C3[0][B]   initialize/PSRAM_com/n541_s12/I2       
  13.447   1.032   tINS   FF   1        R7C3[0][B]   initialize/PSRAM_com/n541_s12/F        
  13.452   0.005   tNET   FF   1        R7C3[3][B]   initialize/PSRAM_com/n541_s6/I3        
  14.551   1.099   tINS   FF   1        R7C3[3][B]   initialize/PSRAM_com/n541_s6/F         
  16.660   2.108   tNET   FF   1        R5C3[3][A]   initialize/PSRAM_com/n541_s2/I3        
  17.482   0.822   tINS   FF   1        R5C3[3][A]   initialize/PSRAM_com/n541_s2/F         
  18.286   0.804   tNET   FF   1        R7C2[2][B]   initialize/PSRAM_com/n541_s0/I1        
  19.108   0.822   tINS   FF   1        R7C2[2][B]   initialize/PSRAM_com/n541_s0/F         
  19.108   0.000   tNET   FF   1        R7C2[2][B]   initialize/PSRAM_com/n428_s0/D         

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  17.857   17.857                                     active clock edge time                 
  17.857   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  20.240   2.383    tCL    FF   563      PLL_R        clk2/rpll_inst/CLKOUT                  
  20.503   0.262    tNET   FF   1        R7C2[2][B]   initialize/PSRAM_com/n428_s0/CLK       
  20.103   -0.400   tSu         1        R7C2[2][B]   initialize/PSRAM_com/n428_s0           

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 6
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)
Arrival Data Path Delay: (cell: 4.807 45.737%, 
                    route: 5.245 49.902%, 
                    tC2Q: 0.458 4.361%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path3						
Path Summary:
Slack             : 1.810
Data Arrival Time : 12.322
Data Required Time: 14.132
From              : buffer_a_buffer_a_0_0_s
To                : read_14_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                            NODE                       
 ======== ======= ====== ==== ======== ============= ================================================ 
  0.000    0.000                                      active clock edge time                          
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk           
  2.383    2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                           
  2.627    0.244   tNET   RR   16       BSRAM_R6[0]   PP_post_process/buffer_a_buffer_a_0_0_s/CLKB    
  6.087    3.460   tC2Q   RF   1        BSRAM_R6[0]   PP_post_process/buffer_a_buffer_a_0_0_s/DO[14]  
  6.890    0.803   tNET   FF   1        R7C5[2][B]    PP_post_process/n129_s0/I0                      
  7.989    1.099   tINS   FF   2        R7C5[2][B]    PP_post_process/n129_s0/F                       
  9.453    1.465   tNET   FF   1        R9C6[3][B]    n1114_s13/I1                                    
  10.485   1.032   tINS   FF   1        R9C6[3][B]    n1114_s13/F                                     
  11.290   0.804   tNET   FF   1        R8C5[2][A]    n1114_s12/I3                                    
  12.322   1.032   tINS   FF   1        R8C5[2][A]    n1114_s12/F                                     
  12.322   0.000   tNET   FF   1        R8C5[2][A]    read_14_s0/D                                    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R8C5[2][A]   read_14_s0/CLK                         
  14.132   -0.400   tSu         1        R8C5[2][A]   read_14_s0                             

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 3.163 32.625%, 
                    route: 3.072 31.686%, 
                    tC2Q: 3.460 35.689%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path4						
Path Summary:
Slack             : 2.141
Data Arrival Time : 11.991
Data Required Time: 14.132
From              : address_PP_9_s0
To                : address_PP_22_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  0.000    0.000                                      active clock edge time                 
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383    2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627    0.244   tNET   RR   1        R8C9[2][A]    address_PP_9_s0/CLK                    
  3.085    0.458   tC2Q   RF   6        R8C9[2][A]    address_PP_9_s0/Q                      
  3.901    0.816   tNET   FF   1        R10C8[0][B]   n1432_s11/I0                           
  4.927    1.026   tINS   FR   2        R10C8[0][B]   n1432_s11/F                            
  5.348    0.421   tNET   RR   1        R10C9[3][B]   n1430_s11/I1                           
  6.380    1.032   tINS   RF   2        R10C9[3][B]   n1430_s11/F                            
  6.870    0.490   tNET   FF   1        R8C9[1][A]    n1412_s12/I2                           
  7.902    1.032   tINS   FF   9        R8C9[1][A]    n1412_s12/F                            
  9.055    1.154   tNET   FF   1        R4C7[3][B]    n1412_s11/I1                           
  10.154   1.099   tINS   FF   1        R4C7[3][B]    n1412_s11/F                            
  10.959   0.804   tNET   FF   1        R2C8[0][B]    n1412_s10/I0                           
  11.991   1.032   tINS   FF   1        R2C8[0][B]    n1412_s10/F                            
  11.991   0.000   tNET   FF   1        R2C8[0][B]    address_PP_22_s0/D                     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R2C8[0][B]   address_PP_22_s0/CLK                   
  14.132   -0.400   tSu         1        R2C8[0][B]   address_PP_22_s0                       

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 6
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 5.221 55.756%, 
                    route: 3.685 39.349%, 
                    tC2Q: 0.458 4.895%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path5						
Path Summary:
Slack             : 2.210
Data Arrival Time : 11.921
Data Required Time: 14.132
From              : read_pointer_1_s1
To                : read_pointer_0_s7
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======= ====== ==== ======== ============ ======================================= 
  0.000    0.000                                     active clock edge time                 
  0.000    0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383    2.383   tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.627    0.244   tNET   RR   1        R4C2[2][A]   PP_post_process/read_pointer_1_s1/CLK  
  3.085    0.458   tC2Q   RF   8        R4C2[2][A]   PP_post_process/read_pointer_1_s1/Q    
  4.393    1.308   tNET   FF   1        R5C5[2][B]   PP_post_process/n521_s2/I1             
  5.492    1.099   tINS   FF   2        R5C5[2][B]   PP_post_process/n521_s2/F              
  5.987    0.495   tNET   FF   1        R3C5[2][B]   PP_post_process/n521_s1/I0             
  7.086    1.099   tINS   FF   3        R3C5[2][B]   PP_post_process/n521_s1/F              
  7.901    0.815   tNET   FF   1        R4C6[3][A]   PP_post_process/read_PP_0_s7/I1        
  8.927    1.026   tINS   FR   3        R4C6[3][A]   PP_post_process/read_PP_0_s7/F         
  9.352    0.425   tNET   RR   1        R4C5[3][B]   PP_post_process/read_pointer_7_s5/I2   
  10.384   1.032   tINS   RF   8        R4C5[3][B]   PP_post_process/read_pointer_7_s5/F    
  10.889   0.506   tNET   FF   1        R2C5[1][A]   PP_post_process/n221_s6/I0             
  11.921   1.032   tINS   FF   1        R2C5[1][A]   PP_post_process/n221_s6/F              
  11.921   0.000   tNET   FF   1        R2C5[1][A]   PP_post_process/read_pointer_0_s7/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R2C5[1][A]   PP_post_process/read_pointer_0_s7/CLK  
  14.132   -0.400   tSu         1        R2C5[1][A]   PP_post_process/read_pointer_0_s7      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 6
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 5.288 56.893%, 
                    route: 3.548 38.176%, 
                    tC2Q: 0.458 4.931%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path6						
Path Summary:
Slack             : 2.210
Data Arrival Time : 11.921
Data Required Time: 14.132
From              : read_pointer_1_s1
To                : read_pointer_7_s4
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======= ====== ==== ======== ============ ======================================= 
  0.000    0.000                                     active clock edge time                 
  0.000    0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383    2.383   tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.627    0.244   tNET   RR   1        R4C2[2][A]   PP_post_process/read_pointer_1_s1/CLK  
  3.085    0.458   tC2Q   RF   8        R4C2[2][A]   PP_post_process/read_pointer_1_s1/Q    
  4.393    1.308   tNET   FF   1        R5C5[2][B]   PP_post_process/n521_s2/I1             
  5.492    1.099   tINS   FF   2        R5C5[2][B]   PP_post_process/n521_s2/F              
  5.987    0.495   tNET   FF   1        R3C5[2][B]   PP_post_process/n521_s1/I0             
  7.086    1.099   tINS   FF   3        R3C5[2][B]   PP_post_process/n521_s1/F              
  7.901    0.815   tNET   FF   1        R4C6[3][A]   PP_post_process/read_PP_0_s7/I1        
  8.927    1.026   tINS   FR   3        R4C6[3][A]   PP_post_process/read_PP_0_s7/F         
  9.352    0.425   tNET   RR   1        R4C5[3][B]   PP_post_process/read_pointer_7_s5/I2   
  10.384   1.032   tINS   RF   8        R4C5[3][B]   PP_post_process/read_pointer_7_s5/F    
  10.889   0.506   tNET   FF   1        R2C5[0][A]   PP_post_process/n214_s5/I0             
  11.921   1.032   tINS   FF   1        R2C5[0][A]   PP_post_process/n214_s5/F              
  11.921   0.000   tNET   FF   1        R2C5[0][A]   PP_post_process/read_pointer_7_s4/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R2C5[0][A]   PP_post_process/read_pointer_7_s4/CLK  
  14.132   -0.400   tSu         1        R2C5[0][A]   PP_post_process/read_pointer_7_s4      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 6
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 5.288 56.893%, 
                    route: 3.548 38.176%, 
                    tC2Q: 0.458 4.931%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path7						
Path Summary:
Slack             : 2.438
Data Arrival Time : 17.664
Data Required Time: 20.103
From              : counter_5_s1
To                : n425_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======= ====== ==== ======== ============ ======================================= 
  5.952    5.952                                     active clock edge time                 
  5.952    0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  8.335    2.383   tCL    FF   563      PLL_R        clk2/rpll_inst/CLKOUT                  
  8.598    0.262   tNET   FF   1        R3C2[0][B]   initialize/PSRAM_com/counter_5_s1/CLK  
  9.056    0.458   tC2Q   FR   9        R3C2[0][B]   initialize/PSRAM_com/counter_5_s1/Q    
  9.485    0.429   tNET   RR   1        R3C2[1][B]   initialize/PSRAM_com/n243_s3/I1        
  10.584   1.099   tINS   RF   4        R3C2[1][B]   initialize/PSRAM_com/n243_s3/F         
  12.054   1.470   tNET   FF   1        R5C3[1][A]   initialize/PSRAM_com/n508_s18/I2       
  12.876   0.822   tINS   FF   2        R5C3[1][A]   initialize/PSRAM_com/n508_s18/F        
  13.686   0.810   tNET   FF   1        R7C3[1][B]   initialize/PSRAM_com/n446_s17/I2       
  14.718   1.032   tINS   FF   2        R7C3[1][B]   initialize/PSRAM_com/n446_s17/F        
  14.729   0.011   tNET   FF   1        R7C3[2][A]   initialize/PSRAM_com/n446_s12/I2       
  15.828   1.099   tINS   FF   1        R7C3[2][A]   initialize/PSRAM_com/n446_s12/F        
  16.632   0.804   tNET   FF   1        R8C4[2][A]   initialize/PSRAM_com/n446_s10/I1       
  17.664   1.032   tINS   FF   1        R8C4[2][A]   initialize/PSRAM_com/n446_s10/F        
  17.664   0.000   tNET   FF   1        R8C4[2][A]   initialize/PSRAM_com/n425_s0/D         

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  17.857   17.857                                     active clock edge time                 
  17.857   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  20.240   2.383    tCL    FF   563      PLL_R        clk2/rpll_inst/CLKOUT                  
  20.503   0.262    tNET   FF   1        R8C4[2][A]   initialize/PSRAM_com/n425_s0/CLK       
  20.103   -0.400   tSu         1        R8C4[2][A]   initialize/PSRAM_com/n425_s0           

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 6
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)
Arrival Data Path Delay: (cell: 5.084 56.076%, 
                    route: 3.524 38.869%, 
                    tC2Q: 0.458 5.055%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path8						
Path Summary:
Slack             : 2.467
Data Arrival Time : 11.665
Data Required Time: 14.132
From              : buffer_a_buffer_a_0_0_s
To                : read_1_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                       
 ======== ======= ====== ==== ======== ============= =============================================== 
  0.000    0.000                                      active clock edge time                         
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk          
  2.383    2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                          
  2.627    0.244   tNET   RR   16       BSRAM_R6[0]   PP_post_process/buffer_a_buffer_a_0_0_s/CLKB   
  6.087    3.460   tC2Q   RF   1        BSRAM_R6[0]   PP_post_process/buffer_a_buffer_a_0_0_s/DO[1]  
  7.374    1.288   tNET   FF   1        R8C5[1][B]    PP_post_process/n142_s0/I0                     
  8.196    0.822   tINS   FF   2        R8C5[1][B]    PP_post_process/n142_s0/F                      
  9.006    0.810   tNET   FF   1        R8C6[3][B]    n1140_s13/I1                                   
  9.828    0.822   tINS   FF   1        R8C6[3][B]    n1140_s13/F                                    
  10.633   0.804   tNET   FF   1        R8C8[2][A]    n1140_s12/I3                                   
  11.665   1.032   tINS   FF   1        R8C8[2][A]    n1140_s12/F                                    
  11.665   0.000   tNET   FF   1        R8C8[2][A]    read_1_s0/D                                    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R8C8[2][A]   read_1_s0/CLK                          
  14.132   -0.400   tSu         1        R8C8[2][A]   read_1_s0                              

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 2.676 29.609%, 
                    route: 2.902 32.107%, 
                    tC2Q: 3.460 38.284%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path9						
Path Summary:
Slack             : 2.521
Data Arrival Time : 17.582
Data Required Time: 20.103
From              : counter_2_s1
To                : n426_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======= ====== ==== ======== ============ ======================================= 
  5.952    5.952                                     active clock edge time                 
  5.952    0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  8.335    2.383   tCL    FF   563      PLL_R        clk2/rpll_inst/CLKOUT                  
  8.598    0.262   tNET   FF   1        R2C2[0][A]   initialize/PSRAM_com/counter_2_s1/CLK  
  9.056    0.458   tC2Q   FF   19       R2C2[0][A]   initialize/PSRAM_com/counter_2_s1/Q    
  10.563   1.507   tNET   FF   1        R8C4[3][B]   initialize/PSRAM_com/n446_s18/I0       
  11.595   1.032   tINS   FF   4        R8C4[3][B]   initialize/PSRAM_com/n446_s18/F        
  12.415   0.820   tNET   FF   1        R7C3[0][A]   initialize/PSRAM_com/n446_s23/I3       
  13.447   1.032   tINS   FF   3        R7C3[0][A]   initialize/PSRAM_com/n446_s23/F        
  14.262   0.815   tNET   FF   1        R5C2[0][A]   initialize/PSRAM_com/n477_s18/I3       
  15.361   1.099   tINS   FF   1        R5C2[0][A]   initialize/PSRAM_com/n477_s18/F        
  15.367   0.005   tNET   FF   1        R5C2[3][B]   initialize/PSRAM_com/n477_s13/I3       
  15.993   0.626   tINS   FF   1        R5C2[3][B]   initialize/PSRAM_com/n477_s13/F        
  16.483   0.490   tNET   FF   1        R7C2[2][A]   initialize/PSRAM_com/n477_s10/I2       
  17.582   1.099   tINS   FF   1        R7C2[2][A]   initialize/PSRAM_com/n477_s10/F        
  17.582   0.000   tNET   FF   1        R7C2[2][A]   initialize/PSRAM_com/n426_s0/D         

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  17.857   17.857                                     active clock edge time                 
  17.857   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  20.240   2.383    tCL    FF   563      PLL_R        clk2/rpll_inst/CLKOUT                  
  20.503   0.262    tNET   FF   1        R7C2[2][A]   initialize/PSRAM_com/n426_s0/CLK       
  20.103   -0.400   tSu         1        R7C2[2][A]   initialize/PSRAM_com/n426_s0           

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 6
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)
Arrival Data Path Delay: (cell: 4.888 54.409%, 
                    route: 3.638 40.490%, 
                    tC2Q: 0.458 5.102%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path10						
Path Summary:
Slack             : 2.525
Data Arrival Time : 11.607
Data Required Time: 14.132
From              : address_PP_9_s0
To                : address_PP_14_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  0.000    0.000                                      active clock edge time                 
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383    2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627    0.244   tNET   RR   1        R8C9[2][A]    address_PP_9_s0/CLK                    
  3.085    0.458   tC2Q   RF   6        R8C9[2][A]    address_PP_9_s0/Q                      
  3.901    0.816   tNET   FF   1        R10C8[0][B]   n1432_s11/I0                           
  4.927    1.026   tINS   FR   2        R10C8[0][B]   n1432_s11/F                            
  5.348    0.421   tNET   RR   1        R10C9[3][B]   n1430_s11/I1                           
  6.380    1.032   tINS   RF   2        R10C9[3][B]   n1430_s11/F                            
  6.870    0.490   tNET   FF   1        R8C9[1][A]    n1412_s12/I2                           
  7.902    1.032   tINS   FF   9        R8C9[1][A]    n1412_s12/F                            
  9.537    1.635   tNET   FF   1        R2C8[3][B]    n1428_s10/I1                           
  10.569   1.032   tINS   FF   1        R2C8[3][B]    n1428_s10/F                            
  10.575   0.005   tNET   FF   1        R2C8[0][A]    n1428_s9/I2                            
  11.607   1.032   tINS   FF   1        R2C8[0][A]    n1428_s9/F                             
  11.607   0.000   tNET   FF   1        R2C8[0][A]    address_PP_14_s0/D                     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R2C8[0][A]   address_PP_14_s0/CLK                   
  14.132   -0.400   tSu         1        R2C8[0][A]   address_PP_14_s0                       

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 6
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 5.154 57.396%, 
                    route: 3.367 37.500%, 
                    tC2Q: 0.458 5.104%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path11						
Path Summary:
Slack             : 2.614
Data Arrival Time : 11.518
Data Required Time: 14.132
From              : buffer_a_buffer_a_0_0_s
To                : read_4_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                       
 ======== ======= ====== ==== ======== ============= =============================================== 
  0.000    0.000                                      active clock edge time                         
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk          
  2.383    2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                          
  2.627    0.244   tNET   RR   16       BSRAM_R6[0]   PP_post_process/buffer_a_buffer_a_0_0_s/CLKB   
  6.087    3.460   tC2Q   RF   1        BSRAM_R6[0]   PP_post_process/buffer_a_buffer_a_0_0_s/DO[4]  
  7.374    1.288   tNET   FF   1        R8C5[3][A]    PP_post_process/n139_s0/I0                     
  8.196    0.822   tINS   FF   2        R8C5[3][A]    PP_post_process/n139_s0/F                      
  9.006    0.810   tNET   FF   1        R9C5[3][B]    n1134_s13/I1                                   
  10.067   1.061   tINS   FR   1        R9C5[3][B]    n1134_s13/F                                    
  10.486   0.419   tNET   RR   1        R10C5[2][B]   n1134_s12/I3                                   
  11.518   1.032   tINS   RF   1        R10C5[2][B]   n1134_s12/F                                    
  11.518   0.000   tNET   FF   1        R10C5[2][B]   read_4_s0/D                                    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  11.905   11.905                                      active clock edge time                 
  11.905   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R10C5[2][B]   read_4_s0/CLK                          
  14.132   -0.400   tSu         1        R10C5[2][B]   read_4_s0                              

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 2.915 32.785%, 
                    route: 2.516 28.300%, 
                    tC2Q: 3.460 38.915%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path12						
Path Summary:
Slack             : 2.700
Data Arrival Time : 11.431
Data Required Time: 14.132
From              : buffer_b_buffer_b_0_0_s
To                : read_11_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                            NODE                       
 ======== ======= ====== ==== ======== ============= ================================================ 
  0.000    0.000                                      active clock edge time                          
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk           
  2.383    2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                           
  2.627    0.244   tNET   RR   16       BSRAM_R6[1]   PP_post_process/buffer_b_buffer_b_0_0_s/CLKB    
  6.087    3.460   tC2Q   RF   1        BSRAM_R6[1]   PP_post_process/buffer_b_buffer_b_0_0_s/DO[11]  
  7.374    1.288   tNET   FF   1        R8C4[0][B]    PP_post_process/n132_s0/I1                      
  8.406    1.032   tINS   FF   2        R8C4[0][B]    PP_post_process/n132_s0/F                       
  9.216    0.810   tNET   FF   1        R8C3[0][B]    n1120_s13/I1                                    
  9.842    0.626   tINS   FF   1        R8C3[0][B]    n1120_s13/F                                     
  10.332   0.490   tNET   FF   1        R8C5[2][B]    n1120_s12/I3                                    
  11.431   1.099   tINS   FF   1        R8C5[2][B]    n1120_s12/F                                     
  11.431   0.000   tNET   FF   1        R8C5[2][B]    read_11_s0/D                                    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R8C5[2][B]   read_11_s0/CLK                         
  14.132   -0.400   tSu         1        R8C5[2][B]   read_11_s0                             

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 2.757 31.314%, 
                    route: 2.587 29.388%, 
                    tC2Q: 3.460 39.299%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path13						
Path Summary:
Slack             : 1.368
Data Arrival Time : 7.186
Data Required Time: 8.554
From              : quad_start_s0
To                : reading_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.627   0.244   tNET   RR   1        R8C4[1][A]   quad_start_s0/CLK                      
  3.085   0.458   tC2Q   RF   6        R8C4[1][A]   quad_start_s0/Q                        
  4.242   1.157   tNET   FF   1        R3C4[2][A]   initialize/PSRAM_com/reading_s4/I1     
  5.274   1.032   tINS   FF   1        R3C4[2][A]   initialize/PSRAM_com/reading_s4/F      
  5.279   0.005   tNET   FF   1        R3C4[0][B]   initialize/PSRAM_com/reading_s3/I2     
  6.081   0.802   tINS   FR   1        R3C4[0][B]   initialize/PSRAM_com/reading_s3/F      
  7.186   1.105   tNET   RR   1        R3C3[2][A]   initialize/PSRAM_com/reading_s1/CE     

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======== ====== ==== ======== ============ ======================================= 
  5.952   5.952                                      active clock edge time                 
  5.952   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  8.335   2.383    tCL    FF   563      PLL_R        clk2/rpll_inst/CLKOUT                  
  8.598   0.262    tNET   FF   1        R3C3[2][A]   initialize/PSRAM_com/reading_s1/CLK    
  8.554   -0.043   tSu         1        R3C3[2][A]   initialize/PSRAM_com/reading_s1        

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 5.952
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 1.834 40.227%, 
                    route: 2.267 49.720%, 
                    tC2Q: 0.458 10.053%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path14						
Path Summary:
Slack             : 2.780
Data Arrival Time : 11.352
Data Required Time: 14.132
From              : process_0_s0
To                : address_PP_21_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======= ====== ==== ======== ============ ======================================= 
  0.000    0.000                                     active clock edge time                 
  0.000    0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383    2.383   tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.627    0.244   tNET   RR   1        R4C9[0][A]   process_0_s0/CLK                       
  3.085    0.458   tC2Q   RF   128      R4C9[0][A]   process_0_s0/Q                         
  4.429    1.343   tNET   FF   1        R3C2[2][B]   n1738_s10/I1                           
  5.528    1.099   tINS   FF   22       R3C2[2][B]   n1738_s10/F                            
  6.518    0.991   tNET   FF   1        R3C8[1][B]   address_PP_22_s7/I0                    
  7.617    1.099   tINS   FF   24       R3C8[1][B]   address_PP_22_s7/F                     
  9.281    1.663   tNET   FF   1        R4C7[3][A]   n1414_s10/I3                           
  10.307   1.026   tINS   FR   1        R4C7[3][A]   n1414_s10/F                            
  10.726   0.419   tNET   RR   1        R3C7[2][A]   n1414_s9/I2                            
  11.352   0.626   tINS   RF   1        R3C7[2][A]   n1414_s9/F                             
  11.352   0.000   tNET   FF   1        R3C7[2][A]   address_PP_21_s0/D                     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R3C7[2][A]   address_PP_21_s0/CLK                   
  14.132   -0.400   tSu         1        R3C7[2][A]   address_PP_21_s0                       

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 3.850 44.127%, 
                    route: 4.417 50.620%, 
                    tC2Q: 0.458 5.253%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path15						
Path Summary:
Slack             : 2.807
Data Arrival Time : 11.324
Data Required Time: 14.132
From              : buffer_a_buffer_a_0_0_s
To                : read_2_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                       
 ======== ======= ====== ==== ======== ============= =============================================== 
  0.000    0.000                                      active clock edge time                         
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk          
  2.383    2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                          
  2.627    0.244   tNET   RR   16       BSRAM_R6[0]   PP_post_process/buffer_a_buffer_a_0_0_s/CLKB   
  6.087    3.460   tC2Q   RF   1        BSRAM_R6[0]   PP_post_process/buffer_a_buffer_a_0_0_s/DO[2]  
  7.545    1.458   tNET   FF   1        R7C6[2][A]    PP_post_process/n141_s0/I0                     
  8.171    0.626   tINS   FF   2        R7C6[2][A]    PP_post_process/n141_s0/F                      
  8.182    0.011   tNET   FF   1        R7C6[1][B]    n1138_s13/I1                                   
  9.004    0.822   tINS   FF   1        R7C6[1][B]    n1138_s13/F                                    
  10.292   1.289   tNET   FF   1        R8C8[1][B]    n1138_s12/I3                                   
  11.324   1.032   tINS   FF   1        R8C8[1][B]    n1138_s12/F                                    
  11.324   0.000   tNET   FF   1        R8C8[1][B]    read_2_s0/D                                    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R8C8[1][B]   read_2_s0/CLK                          
  14.132   -0.400   tSu         1        R8C8[1][B]   read_2_s0                              

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 2.480 28.513%, 
                    route: 2.758 31.706%, 
                    tC2Q: 3.460 39.781%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path16						
Path Summary:
Slack             : 2.819
Data Arrival Time : 11.313
Data Required Time: 14.132
From              : buffer_a_buffer_a_0_0_s
To                : read_5_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                       
 ======== ======= ====== ==== ======== ============= =============================================== 
  0.000    0.000                                      active clock edge time                         
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk          
  2.383    2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                          
  2.627    0.244   tNET   RR   16       BSRAM_R6[0]   PP_post_process/buffer_a_buffer_a_0_0_s/CLKB   
  6.087    3.460   tC2Q   RF   1        BSRAM_R6[0]   PP_post_process/buffer_a_buffer_a_0_0_s/DO[5]  
  7.859    1.772   tNET   FF   1        R8C5[3][B]    PP_post_process/n138_s0/I0                     
  8.958    1.099   tINS   FF   2        R8C5[3][B]    PP_post_process/n138_s0/F                      
  8.969    0.011   tNET   FF   1        R8C5[0][A]    n1132_s13/I1                                   
  10.001   1.032   tINS   FF   1        R8C5[0][A]    n1132_s13/F                                    
  10.491   0.490   tNET   FF   1        R10C5[2][A]   n1132_s12/I3                                   
  11.313   0.822   tINS   FF   1        R10C5[2][A]   n1132_s12/F                                    
  11.313   0.000   tNET   FF   1        R10C5[2][A]   read_5_s0/D                                    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  11.905   11.905                                      active clock edge time                 
  11.905   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R10C5[2][A]   read_5_s0/CLK                          
  14.132   -0.400   tSu         1        R10C5[2][A]   read_5_s0                              

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 2.953 33.997%, 
                    route: 2.273 26.169%, 
                    tC2Q: 3.460 39.834%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path17						
Path Summary:
Slack             : 2.866
Data Arrival Time : 11.265
Data Required Time: 14.132
From              : address_PP_9_s0
To                : address_PP_17_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  0.000    0.000                                      active clock edge time                 
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383    2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627    0.244   tNET   RR   1        R8C9[2][A]    address_PP_9_s0/CLK                    
  3.085    0.458   tC2Q   RF   6        R8C9[2][A]    address_PP_9_s0/Q                      
  3.901    0.816   tNET   FF   1        R10C8[0][B]   n1432_s11/I0                           
  4.927    1.026   tINS   FR   2        R10C8[0][B]   n1432_s11/F                            
  5.348    0.421   tNET   RR   1        R10C9[3][B]   n1430_s11/I1                           
  6.380    1.032   tINS   RF   2        R10C9[3][B]   n1430_s11/F                            
  6.870    0.490   tNET   FF   1        R8C9[1][A]    n1412_s12/I2                           
  7.902    1.032   tINS   FF   9        R8C9[1][A]    n1412_s12/F                            
  9.062    1.160   tNET   FF   1        R3C9[0][B]    n1422_s10/I1                           
  10.161   1.099   tINS   FF   1        R3C9[0][B]    n1422_s10/F                            
  10.166   0.005   tNET   FF   1        R3C9[2][A]    n1422_s9/I0                            
  11.265   1.099   tINS   FF   1        R3C9[2][A]    n1422_s9/F                             
  11.265   0.000   tNET   FF   1        R3C9[2][A]    address_PP_17_s0/D                     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R3C9[2][A]   address_PP_17_s0/CLK                   
  14.132   -0.400   tSu         1        R3C9[2][A]   address_PP_17_s0                       

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 6
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 5.288 61.216%, 
                    route: 2.892 33.478%, 
                    tC2Q: 0.458 5.306%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path18						
Path Summary:
Slack             : 2.926
Data Arrival Time : 11.206
Data Required Time: 14.132
From              : process_0_s0
To                : address_PP_9_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  0.000    0.000                                      active clock edge time                 
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383    2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627    0.244   tNET   RR   1        R4C9[0][A]    process_0_s0/CLK                       
  3.085    0.458   tC2Q   RF   128      R4C9[0][A]    process_0_s0/Q                         
  4.429    1.343   tNET   FF   1        R3C2[2][B]    n1738_s10/I1                           
  5.528    1.099   tINS   FF   22       R3C2[2][B]    n1738_s10/F                            
  6.518    0.991   tNET   FF   1        R3C8[1][B]    address_PP_22_s7/I0                    
  7.617    1.099   tINS   FF   24       R3C8[1][B]    address_PP_22_s7/F                     
  8.991    1.373   tNET   FF   1        R10C9[3][A]   n1438_s11/I3                           
  10.090   1.099   tINS   FF   1        R10C9[3][A]   n1438_s11/F                            
  10.580   0.490   tNET   FF   1        R8C9[2][A]    n1438_s9/I2                            
  11.206   0.626   tINS   FF   1        R8C9[2][A]    n1438_s9/F                             
  11.206   0.000   tNET   FF   1        R8C9[2][A]    address_PP_9_s0/D                      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R8C9[2][A]   address_PP_9_s0/CLK                    
  14.132   -0.400   tSu         1        R8C9[2][A]   address_PP_9_s0                        

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 3.923 45.728%, 
                    route: 4.198 48.929%, 
                    tC2Q: 0.458 5.343%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path19						
Path Summary:
Slack             : 2.930
Data Arrival Time : 11.201
Data Required Time: 14.132
From              : process_0_s0
To                : address_PP_10_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  0.000    0.000                                      active clock edge time                 
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383    2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627    0.244   tNET   RR   1        R4C9[0][A]    process_0_s0/CLK                       
  3.085    0.458   tC2Q   RF   128      R4C9[0][A]    process_0_s0/Q                         
  4.429    1.343   tNET   FF   1        R3C2[2][B]    n1738_s10/I1                           
  5.528    1.099   tINS   FF   22       R3C2[2][B]    n1738_s10/F                            
  6.518    0.991   tNET   FF   1        R3C8[1][B]    address_PP_22_s7/I0                    
  7.617    1.099   tINS   FF   24       R3C8[1][B]    address_PP_22_s7/F                     
  9.275    1.657   tNET   FF   1        R10C7[3][A]   n1436_s10/I3                           
  10.374   1.099   tINS   FF   1        R10C7[3][A]   n1436_s10/F                            
  10.379   0.005   tNET   FF   1        R10C7[1][A]   n1436_s9/I2                            
  11.201   0.822   tINS   FF   1        R10C7[1][A]   n1436_s9/F                             
  11.201   0.000   tNET   FF   1        R10C7[1][A]   address_PP_10_s0/D                     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  11.905   11.905                                      active clock edge time                 
  11.905   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R10C7[1][A]   address_PP_10_s0/CLK                   
  14.132   -0.400   tSu         1        R10C7[1][A]   address_PP_10_s0                       

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 4.119 48.039%, 
                    route: 3.997 46.616%, 
                    tC2Q: 0.458 5.345%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path20						
Path Summary:
Slack             : 2.944
Data Arrival Time : 11.187
Data Required Time: 14.132
From              : address_PP_9_s0
To                : address_PP_20_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  0.000    0.000                                      active clock edge time                 
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383    2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627    0.244   tNET   RR   1        R8C9[2][A]    address_PP_9_s0/CLK                    
  3.085    0.458   tC2Q   RF   6        R8C9[2][A]    address_PP_9_s0/Q                      
  3.901    0.816   tNET   FF   1        R10C8[0][B]   n1432_s11/I0                           
  4.927    1.026   tINS   FR   2        R10C8[0][B]   n1432_s11/F                            
  5.348    0.421   tNET   RR   1        R10C9[3][B]   n1430_s11/I1                           
  6.380    1.032   tINS   RF   2        R10C9[3][B]   n1430_s11/F                            
  6.870    0.490   tNET   FF   1        R8C9[1][A]    n1412_s12/I2                           
  7.902    1.032   tINS   FF   9        R8C9[1][A]    n1412_s12/F                            
  9.051    1.149   tNET   FF   1        R4C8[2][B]    n1416_s10/I0                           
  10.150   1.099   tINS   FF   1        R4C8[2][B]    n1416_s10/F                            
  10.155   0.005   tNET   FF   1        R4C8[1][A]    n1416_s9/I0                            
  11.187   1.032   tINS   FF   1        R4C8[1][A]    n1416_s9/F                             
  11.187   0.000   tNET   FF   1        R4C8[1][A]    address_PP_20_s0/D                     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R4C8[1][A]   address_PP_20_s0/CLK                   
  14.132   -0.400   tSu         1        R4C8[1][A]   address_PP_20_s0                       

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 6
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 5.221 60.989%, 
                    route: 2.881 33.657%, 
                    tC2Q: 0.458 5.354%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path21						
Path Summary:
Slack             : 2.952
Data Arrival Time : 11.179
Data Required Time: 14.132
From              : buffer_a_buffer_a_0_0_s
To                : read_13_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                            NODE                       
 ======== ======= ====== ==== ======== ============= ================================================ 
  0.000    0.000                                      active clock edge time                          
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk           
  2.383    2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                           
  2.627    0.244   tNET   RR   16       BSRAM_R6[0]   PP_post_process/buffer_a_buffer_a_0_0_s/CLKB    
  6.087    3.460   tC2Q   RF   1        BSRAM_R6[0]   PP_post_process/buffer_a_buffer_a_0_0_s/DO[13]  
  7.221    1.134   tNET   FF   1        R7C5[3][B]    PP_post_process/n130_s0/I0                      
  8.282    1.061   tINS   FR   2        R7C5[3][B]    PP_post_process/n130_s0/F                       
  8.702    0.421   tNET   RR   1        R7C4[2][A]    n1116_s13/I1                                    
  9.728    1.026   tINS   RR   1        R7C4[2][A]    n1116_s13/F                                     
  10.147   0.419   tNET   RR   1        R7C5[1][B]    n1116_s12/I3                                    
  11.179   1.032   tINS   RF   1        R7C5[1][B]    n1116_s12/F                                     
  11.179   0.000   tNET   FF   1        R7C5[1][B]    read_13_s0/D                                    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R7C5[1][B]   read_13_s0/CLK                         
  14.132   -0.400   tSu         1        R7C5[1][B]   read_13_s0                             

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 3.119 36.469%, 
                    route: 1.973 23.075%, 
                    tC2Q: 3.460 40.456%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path22						
Path Summary:
Slack             : 2.978
Data Arrival Time : 11.154
Data Required Time: 14.132
From              : buffer_b_buffer_b_0_0_s
To                : read_8_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                       
 ======== ======= ====== ==== ======== ============= =============================================== 
  0.000    0.000                                      active clock edge time                         
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk          
  2.383    2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                          
  2.627    0.244   tNET   RR   16       BSRAM_R6[1]   PP_post_process/buffer_b_buffer_b_0_0_s/CLKB   
  6.087    3.460   tC2Q   RF   1        BSRAM_R6[1]   PP_post_process/buffer_b_buffer_b_0_0_s/DO[8]  
  7.060    0.973   tNET   FF   1        R8C5[0][B]    PP_post_process/n135_s0/I1                     
  8.159    1.099   tINS   FF   2        R8C5[0][B]    PP_post_process/n135_s0/F                      
  9.294    1.135   tNET   FF   1        R8C6[2][B]    n1126_s13/I1                                   
  10.116   0.822   tINS   FF   1        R8C6[2][B]    n1126_s13/F                                    
  10.122   0.005   tNET   FF   1        R8C6[1][A]    n1126_s12/I3                                   
  11.154   1.032   tINS   FF   1        R8C6[1][A]    n1126_s12/F                                    
  11.154   0.000   tNET   FF   1        R8C6[1][A]    read_8_s0/D                                    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R8C6[1][A]   read_8_s0/CLK                          
  14.132   -0.400   tSu         1        R8C6[1][A]   read_8_s0                              

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 2.953 34.632%, 
                    route: 2.114 24.791%, 
                    tC2Q: 3.460 40.578%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path23						
Path Summary:
Slack             : 3.000
Data Arrival Time : 11.131
Data Required Time: 14.132
From              : address_PP_9_s0
To                : address_PP_16_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  0.000    0.000                                      active clock edge time                 
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383    2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627    0.244   tNET   RR   1        R8C9[2][A]    address_PP_9_s0/CLK                    
  3.085    0.458   tC2Q   RF   6        R8C9[2][A]    address_PP_9_s0/Q                      
  3.901    0.816   tNET   FF   1        R10C8[0][B]   n1432_s11/I0                           
  4.927    1.026   tINS   FR   2        R10C8[0][B]   n1432_s11/F                            
  5.348    0.421   tNET   RR   1        R10C9[3][B]   n1430_s11/I1                           
  6.380    1.032   tINS   RF   2        R10C9[3][B]   n1430_s11/F                            
  6.870    0.490   tNET   FF   1        R8C9[1][A]    n1412_s12/I2                           
  7.902    1.032   tINS   FF   9        R8C9[1][A]    n1412_s12/F                            
  9.062    1.160   tNET   FF   1        R3C9[2][B]    n1424_s11/I0                           
  10.094   1.032   tINS   FF   1        R3C9[2][B]    n1424_s11/F                            
  10.099   0.005   tNET   FF   1        R3C9[1][B]    n1424_s9/I0                            
  11.131   1.032   tINS   FF   1        R3C9[1][B]    n1424_s9/F                             
  11.131   0.000   tNET   FF   1        R3C9[1][B]    address_PP_16_s0/D                     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R3C9[1][B]   address_PP_16_s0/CLK                   
  14.132   -0.400   tSu         1        R3C9[1][B]   address_PP_16_s0                       

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 6
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 5.154 60.605%, 
                    route: 2.892 34.006%, 
                    tC2Q: 0.458 5.389%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path24						
Path Summary:
Slack             : 3.016
Data Arrival Time : 11.116
Data Required Time: 14.132
From              : address_PP_9_s0
To                : address_PP_19_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  0.000    0.000                                      active clock edge time                 
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383    2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627    0.244   tNET   RR   1        R8C9[2][A]    address_PP_9_s0/CLK                    
  3.085    0.458   tC2Q   RF   6        R8C9[2][A]    address_PP_9_s0/Q                      
  3.901    0.816   tNET   FF   1        R10C8[0][B]   n1432_s11/I0                           
  4.927    1.026   tINS   FR   2        R10C8[0][B]   n1432_s11/F                            
  5.348    0.421   tNET   RR   1        R10C9[3][B]   n1430_s11/I1                           
  6.380    1.032   tINS   RF   2        R10C9[3][B]   n1430_s11/F                            
  6.870    0.490   tNET   FF   1        R8C9[1][A]    n1412_s12/I2                           
  7.902    1.032   tINS   FF   9        R8C9[1][A]    n1412_s12/F                            
  9.046    1.145   tNET   FF   1        R4C9[2][B]    n1418_s10/I1                           
  10.078   1.032   tINS   FF   1        R4C9[2][B]    n1418_s10/F                            
  10.084   0.005   tNET   FF   1        R4C9[1][B]    n1418_s9/I0                            
  11.116   1.032   tINS   FF   1        R4C9[1][B]    n1418_s9/F                             
  11.116   0.000   tNET   FF   1        R4C9[1][B]    address_PP_19_s0/D                     

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R4C9[1][B]   address_PP_19_s0/CLK                   
  14.132   -0.400   tSu         1        R4C9[1][B]   address_PP_19_s0                       

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 6
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 5.154 60.714%, 
                    route: 2.877 33.887%, 
                    tC2Q: 0.458 5.399%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path25						
Path Summary:
Slack             : 3.049
Data Arrival Time : 11.083
Data Required Time: 14.132
From              : read_5_s0
To                : led_rgb_2_s3
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  0.000    0.000                                      active clock edge time                 
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383    2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627    0.244   tNET   RR   1        R10C5[2][A]   read_5_s0/CLK                          
  3.085    0.458   tC2Q   RF   2        R10C5[2][A]   read_5_s0/Q                            
  4.377    1.292   tNET   FF   1        R9C8[3][B]    n1146_s19/I3                           
  5.403    1.026   tINS   FR   1        R9C8[3][B]    n1146_s19/F                            
  5.822    0.419   tNET   RR   1        R8C8[3][B]    n1146_s15/I3                           
  6.854    1.032   tINS   RF   2        R8C8[3][B]    n1146_s15/F                            
  7.998    1.145   tNET   FF   1        R4C10[3][A]   n1146_s13/I1                           
  8.820    0.822   tINS   FF   1        R4C10[3][A]   n1146_s13/F                            
  8.826    0.005   tNET   FF   1        R4C10[2][B]   n1110_s19/I0                           
  9.628    0.802   tINS   FR   2        R4C10[2][B]   n1110_s19/F                            
  10.051   0.423   tNET   RR   1        R4C9[2][A]    n1144_s11/I3                           
  11.083   1.032   tINS   RF   1        R4C9[2][A]    n1144_s11/F                            
  11.083   0.000   tNET   FF   1        R4C9[2][A]    led_rgb_2_s3/D                         

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R4C9[2][A]   led_rgb_2_s3/CLK                       
  14.132   -0.400   tSu         1        R4C9[2][A]   led_rgb_2_s3                           

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 6
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 4.714 55.749%, 
                    route: 3.283 38.831%, 
                    tC2Q: 0.458 5.420%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

3.3.2 Hold Analysis Report
Report Command:report_timing -hold -max_paths 25 -max_common_paths 1
						Path1						
Path Summary:
Slack             : 0.443
Data Arrival Time : 3.170
Data Required Time: 2.727
From              : read_pointer_5_s1
To                : buffer_a_buffer_a_0_0_s
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                            NODE                       
 ======= ======= ====== ==== ======== ============= ================================================ 
  0.000   0.000                                      active clock edge time                          
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk           
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                           
  2.567   0.185   tNET   RR   1        R4C2[2][B]    PP_post_process/read_pointer_5_s1/CLK           
  2.901   0.333   tC2Q   RR   7        R4C2[2][B]    PP_post_process/read_pointer_5_s1/Q             
  3.170   0.270   tNET   RR   1        BSRAM_R6[0]   PP_post_process/buffer_a_buffer_a_0_0_s/ADB[9]  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                      
 ======= ======= ====== ==== ======== ============= ============================================== 
  0.000   0.000                                      active clock edge time                        
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk         
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                         
  2.567   0.185   tNET   RR   1        BSRAM_R6[0]   PP_post_process/buffer_a_buffer_a_0_0_s/CLKB  
  2.727   0.160   tHld        1        BSRAM_R6[0]   PP_post_process/buffer_a_buffer_a_0_0_s       

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.270 44.720%, 
                    tC2Q: 0.333 55.280%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path2						
Path Summary:
Slack             : 0.496
Data Arrival Time : 3.149
Data Required Time: 2.653
From              : data_out_8_s0
To                : buffer_a_buffer_a_0_0_s
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                       
 ======= ======= ====== ==== ======== ============= =============================================== 
  0.000   0.000                                      active clock edge time                         
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk          
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                          
  2.567   0.185   tNET   RR   1        R5C2[0][B]    initialize/PSRAM_com/data_out_8_s0/CLK         
  2.901   0.333   tC2Q   RF   4        R5C2[0][B]    initialize/PSRAM_com/data_out_8_s0/Q           
  3.149   0.249   tNET   FF   1        BSRAM_R6[0]   PP_post_process/buffer_a_buffer_a_0_0_s/DI[8]  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                      
 ======= ======= ====== ==== ======== ============= ============================================== 
  0.000   0.000                                      active clock edge time                        
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk         
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                         
  2.567   0.185   tNET   RR   1        BSRAM_R6[0]   PP_post_process/buffer_a_buffer_a_0_0_s/CLKA  
  2.653   0.086   tHld        1        BSRAM_R6[0]   PP_post_process/buffer_a_buffer_a_0_0_s       

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.249 42.713%, 
                    tC2Q: 0.333 57.287%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path3						
Path Summary:
Slack             : 0.570
Data Arrival Time : 3.137
Data Required Time: 2.567
From              : resync_3_s0
To                : button_once_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                             NODE                        
 ======= ======= ====== ==== ======== ============= ================================================== 
  0.000   0.000                                      active clock edge time                            
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk             
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                             
  2.567   0.185   tNET   RR   1        R2C10[0][B]   debuttonA/sync_button_debounced/resync_3_s0/CLK   
  2.901   0.333   tC2Q   RR   1        R2C10[0][B]   debuttonA/sync_button_debounced/resync_3_s0/Q     
  3.137   0.236   tNET   RR   1        R2C10[1][A]   debuttonA/sync_button_debounced/button_once_s0/D  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                              NODE                         
 ======= ======= ====== ==== ======== ============= ==================================================== 
  0.000   0.000                                      active clock edge time                              
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk               
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                               
  2.567   0.185   tNET   RR   1        R2C10[1][A]   debuttonA/sync_button_debounced/button_once_s0/CLK  
  2.567   0.000   tHld        1        R2C10[1][A]   debuttonA/sync_button_debounced/button_once_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.236 41.492%, 
                    tC2Q: 0.333 58.508%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path4						
Path Summary:
Slack             : 0.570
Data Arrival Time : 3.137
Data Required Time: 2.567
From              : resync_1_s0
To                : resync_2_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                            NODE                        
 ======= ======= ====== ==== ======== ============= ================================================= 
  0.000   0.000                                      active clock edge time                           
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk            
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                            
  2.567   0.185   tNET   RR   1        R2C12[1][B]   debuttonA/sync_button_debounced/resync_1_s0/CLK  
  2.901   0.333   tC2Q   RR   1        R2C12[1][B]   debuttonA/sync_button_debounced/resync_1_s0/Q    
  3.137   0.236   tNET   RR   1        R2C12[1][A]   debuttonA/sync_button_debounced/resync_2_s0/D    

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                            NODE                        
 ======= ======= ====== ==== ======== ============= ================================================= 
  0.000   0.000                                      active clock edge time                           
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk            
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                            
  2.567   0.185   tNET   RR   1        R2C12[1][A]   debuttonA/sync_button_debounced/resync_2_s0/CLK  
  2.567   0.000   tHld        1        R2C12[1][A]   debuttonA/sync_button_debounced/resync_2_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.236 41.492%, 
                    tC2Q: 0.333 58.508%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path5						
Path Summary:
Slack             : 0.570
Data Arrival Time : 3.137
Data Required Time: 2.567
From              : buffer[5]_0_s0
To                : samples_before_16_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R7C18[0][A]   UART1/buffer[5]_0_s0/CLK               
  2.901   0.333   tC2Q   RR   1        R7C18[0][A]   UART1/buffer[5]_0_s0/Q                 
  3.137   0.236   tNET   RR   1        R7C18[2][A]   UART1/samples_before_16_s0/D           

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R7C18[2][A]   UART1/samples_before_16_s0/CLK         
  2.567   0.000   tHld        1        R7C18[2][A]   UART1/samples_before_16_s0             

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.236 41.492%, 
                    tC2Q: 0.333 58.508%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path6						
Path Summary:
Slack             : 0.570
Data Arrival Time : 3.137
Data Required Time: 2.567
From              : buffer[4]_1_s0
To                : samples_after_1_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R4C19[2][A]   UART1/buffer[4]_1_s0/CLK               
  2.901   0.333   tC2Q   RR   1        R4C19[2][A]   UART1/buffer[4]_1_s0/Q                 
  3.137   0.236   tNET   RR   1        R4C19[0][B]   UART1/samples_after_1_s0/D             

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R4C19[0][B]   UART1/samples_after_1_s0/CLK           
  2.567   0.000   tHld        1        R4C19[0][B]   UART1/samples_after_1_s0               

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.236 41.492%, 
                    tC2Q: 0.333 58.508%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path7						
Path Summary:
Slack             : 0.570
Data Arrival Time : 3.137
Data Required Time: 2.567
From              : buffer[4]_2_s0
To                : samples_after_2_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R4C19[2][B]   UART1/buffer[4]_2_s0/CLK               
  2.901   0.333   tC2Q   RR   1        R4C19[2][B]   UART1/buffer[4]_2_s0/Q                 
  3.137   0.236   tNET   RR   1        R4C19[0][A]   UART1/samples_after_2_s0/D             

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R4C19[0][A]   UART1/samples_after_2_s0/CLK           
  2.567   0.000   tHld        1        R4C19[0][A]   UART1/samples_after_2_s0               

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.236 41.492%, 
                    tC2Q: 0.333 58.508%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path8						
Path Summary:
Slack             : 0.571
Data Arrival Time : 3.138
Data Required Time: 2.567
From              : shift_4_s0
To                : shift_5_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R2C11[0][A]   debuttonA/deb_button/shift_4_s0/CLK    
  2.901   0.333   tC2Q   RR   3        R2C11[0][A]   debuttonA/deb_button/shift_4_s0/Q      
  3.138   0.238   tNET   RR   1        R2C11[0][B]   debuttonA/deb_button/shift_5_s0/D      

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R2C11[0][B]   debuttonA/deb_button/shift_5_s0/CLK    
  2.567   0.000   tHld        1        R2C11[0][B]   debuttonA/deb_button/shift_5_s0        

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.238 41.613%, 
                    tC2Q: 0.333 58.387%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path9						
Path Summary:
Slack             : 0.572
Data Arrival Time : 3.140
Data Required Time: 2.567
From              : data_out_6_s0
To                : data_out_10_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                   
 ======= ======= ====== ==== ======== ============ ======================================== 
  0.000   0.000                                     active clock edge time                  
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                   
  2.567   0.185   tNET   RR   1        R3C2[2][B]   initialize/PSRAM_com/data_out_6_s0/CLK  
  2.901   0.333   tC2Q   RR   4        R3C2[2][B]   initialize/PSRAM_com/data_out_6_s0/Q    
  3.140   0.239   tNET   RR   1        R3C2[2][A]   initialize/PSRAM_com/data_out_10_s0/D   

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======= ======= ====== ==== ======== ============ ========================================= 
  0.000   0.000                                     active clock edge time                   
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                    
  2.567   0.185   tNET   RR   1        R3C2[2][A]   initialize/PSRAM_com/data_out_10_s0/CLK  
  2.567   0.000   tHld        1        R3C2[2][A]   initialize/PSRAM_com/data_out_10_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.239 41.734%, 
                    tC2Q: 0.333 58.266%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path10						
Path Summary:
Slack             : 0.572
Data Arrival Time : 3.140
Data Required Time: 2.567
From              : data_out_7_s0
To                : data_out_11_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                   
 ======= ======= ====== ==== ======== ============ ======================================== 
  0.000   0.000                                     active clock edge time                  
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                   
  2.567   0.185   tNET   RR   1        R7C7[0][A]   initialize/PSRAM_com/data_out_7_s0/CLK  
  2.901   0.333   tC2Q   RR   4        R7C7[0][A]   initialize/PSRAM_com/data_out_7_s0/Q    
  3.140   0.239   tNET   RR   1        R7C7[0][B]   initialize/PSRAM_com/data_out_11_s0/D   

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======= ======= ====== ==== ======== ============ ========================================= 
  0.000   0.000                                     active clock edge time                   
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                    
  2.567   0.185   tNET   RR   1        R7C7[0][B]   initialize/PSRAM_com/data_out_11_s0/CLK  
  2.567   0.000   tHld        1        R7C7[0][B]   initialize/PSRAM_com/data_out_11_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.239 41.734%, 
                    tC2Q: 0.333 58.266%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path11						
Path Summary:
Slack             : 0.572
Data Arrival Time : 3.140
Data Required Time: 2.567
From              : data_out_9_s0
To                : data_out_13_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                   
 ======= ======= ====== ==== ======== ============ ======================================== 
  0.000   0.000                                     active clock edge time                  
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                   
  2.567   0.185   tNET   RR   1        R3C4[1][B]   initialize/PSRAM_com/data_out_9_s0/CLK  
  2.901   0.333   tC2Q   RR   4        R3C4[1][B]   initialize/PSRAM_com/data_out_9_s0/Q    
  3.140   0.239   tNET   RR   1        R3C4[1][A]   initialize/PSRAM_com/data_out_13_s0/D   

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======= ======= ====== ==== ======== ============ ========================================= 
  0.000   0.000                                     active clock edge time                   
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                    
  2.567   0.185   tNET   RR   1        R3C4[1][A]   initialize/PSRAM_com/data_out_13_s0/CLK  
  2.567   0.000   tHld        1        R3C4[1][A]   initialize/PSRAM_com/data_out_13_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.239 41.734%, 
                    tC2Q: 0.333 58.266%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path12						
Path Summary:
Slack             : 0.573
Data Arrival Time : 3.141
Data Required Time: 2.567
From              : dataIn_1_s0
To                : dataIn_0_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R5C15[1][A]   UART1/dataIn_1_s0/CLK                  
  2.901   0.333   tC2Q   RR   10       R5C15[1][A]   UART1/dataIn_1_s0/Q                    
  3.141   0.240   tNET   RR   1        R5C15[0][A]   UART1/dataIn_0_s0/D                    

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R5C15[0][A]   UART1/dataIn_0_s0/CLK                  
  2.567   0.000   tHld        1        R5C15[0][A]   UART1/dataIn_0_s0                      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.240 41.854%, 
                    tC2Q: 0.333 58.146%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path13						
Path Summary:
Slack             : 0.574
Data Arrival Time : 3.142
Data Required Time: 2.567
From              : dataIn_2_s0
To                : dataIn_1_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R5C15[1][B]   UART1/dataIn_2_s0/CLK                  
  2.901   0.333   tC2Q   RR   10       R5C15[1][B]   UART1/dataIn_2_s0/Q                    
  3.142   0.241   tNET   RR   1        R5C15[1][A]   UART1/dataIn_1_s0/D                    

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R5C15[1][A]   UART1/dataIn_1_s0/CLK                  
  2.567   0.000   tHld        1        R5C15[1][A]   UART1/dataIn_1_s0                      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.241 41.973%, 
                    tC2Q: 0.333 58.027%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path14						
Path Summary:
Slack             : 0.582
Data Arrival Time : 3.150
Data Required Time: 2.567
From              : shift_0_s0
To                : shift_1_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R2C11[2][A]   debuttonA/deb_button/shift_0_s0/CLK    
  2.901   0.333   tC2Q   RR   3        R2C11[2][A]   debuttonA/deb_button/shift_0_s0/Q      
  3.150   0.249   tNET   RR   1        R2C11[2][B]   debuttonA/deb_button/shift_1_s0/D      

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R2C11[2][B]   debuttonA/deb_button/shift_1_s0/CLK    
  2.567   0.000   tHld        1        R2C11[2][B]   debuttonA/deb_button/shift_1_s0        

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.249 42.741%, 
                    tC2Q: 0.333 57.259%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path15						
Path Summary:
Slack             : 0.582
Data Arrival Time : 3.150
Data Required Time: 2.567
From              : shift_1_s0
To                : shift_2_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R2C11[2][B]   debuttonA/deb_button/shift_1_s0/CLK    
  2.901   0.333   tC2Q   RR   3        R2C11[2][B]   debuttonA/deb_button/shift_1_s0/Q      
  3.150   0.249   tNET   RR   1        R2C11[1][B]   debuttonA/deb_button/shift_2_s0/D      

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R2C11[1][B]   debuttonA/deb_button/shift_2_s0/CLK    
  2.567   0.000   tHld        1        R2C11[1][B]   debuttonA/deb_button/shift_2_s0        

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.249 42.741%, 
                    tC2Q: 0.333 57.259%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path16						
Path Summary:
Slack             : 0.582
Data Arrival Time : 3.150
Data Required Time: 2.567
From              : shift_2_s0
To                : shift_3_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R2C11[1][B]   debuttonA/deb_button/shift_2_s0/CLK    
  2.901   0.333   tC2Q   RR   3        R2C11[1][B]   debuttonA/deb_button/shift_2_s0/Q      
  3.150   0.249   tNET   RR   1        R2C11[1][A]   debuttonA/deb_button/shift_3_s0/D      

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R2C11[1][A]   debuttonA/deb_button/shift_3_s0/CLK    
  2.567   0.000   tHld        1        R2C11[1][A]   debuttonA/deb_button/shift_3_s0        

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.249 42.741%, 
                    tC2Q: 0.333 57.259%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path17						
Path Summary:
Slack             : 0.582
Data Arrival Time : 3.150
Data Required Time: 2.567
From              : shift_3_s0
To                : shift_4_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R2C11[1][A]   debuttonA/deb_button/shift_3_s0/CLK    
  2.901   0.333   tC2Q   RR   3        R2C11[1][A]   debuttonA/deb_button/shift_3_s0/Q      
  3.150   0.249   tNET   RR   1        R2C11[0][A]   debuttonA/deb_button/shift_4_s0/D      

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R2C11[0][A]   debuttonA/deb_button/shift_4_s0/CLK    
  2.567   0.000   tHld        1        R2C11[0][A]   debuttonA/deb_button/shift_4_s0        

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.249 42.741%, 
                    tC2Q: 0.333 57.259%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path18						
Path Summary:
Slack             : 0.678
Data Arrival Time : 3.406
Data Required Time: 2.727
From              : read_pointer_4_s1
To                : buffer_a_buffer_a_0_0_s
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                            NODE                       
 ======= ======= ====== ==== ======== ============= ================================================ 
  0.000   0.000                                      active clock edge time                          
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk           
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                           
  2.567   0.185   tNET   RR   1        R4C2[1][B]    PP_post_process/read_pointer_4_s1/CLK           
  2.901   0.333   tC2Q   RR   8        R4C2[1][B]    PP_post_process/read_pointer_4_s1/Q             
  3.406   0.505   tNET   RR   1        BSRAM_R6[0]   PP_post_process/buffer_a_buffer_a_0_0_s/ADB[8]  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                      
 ======= ======= ====== ==== ======== ============= ============================================== 
  0.000   0.000                                      active clock edge time                        
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk         
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                         
  2.567   0.185   tNET   RR   1        BSRAM_R6[0]   PP_post_process/buffer_a_buffer_a_0_0_s/CLKB  
  2.727   0.160   tHld        1        BSRAM_R6[0]   PP_post_process/buffer_a_buffer_a_0_0_s       

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.505 60.232%, 
                    tC2Q: 0.333 39.768%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path19						
Path Summary:
Slack             : 0.679
Data Arrival Time : 3.407
Data Required Time: 2.727
From              : read_pointer_6_s1
To                : buffer_a_buffer_a_0_0_s
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                            NODE                        
 ======= ======= ====== ==== ======== ============= ================================================= 
  0.000   0.000                                      active clock edge time                           
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk            
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                            
  2.567   0.185   tNET   RR   1        R4C2[1][A]    PP_post_process/read_pointer_6_s1/CLK            
  2.901   0.333   tC2Q   RR   6        R4C2[1][A]    PP_post_process/read_pointer_6_s1/Q              
  3.407   0.506   tNET   RR   1        BSRAM_R6[0]   PP_post_process/buffer_a_buffer_a_0_0_s/ADB[10]  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                           NODE                      
 ======= ======= ====== ==== ======== ============= ============================================== 
  0.000   0.000                                      active clock edge time                        
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk         
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                         
  2.567   0.185   tNET   RR   1        BSRAM_R6[0]   PP_post_process/buffer_a_buffer_a_0_0_s/CLKB  
  2.727   0.160   tHld        1        BSRAM_R6[0]   PP_post_process/buffer_a_buffer_a_0_0_s       

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.506 60.288%, 
                    tC2Q: 0.333 39.712%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path20						
Path Summary:
Slack             : 0.708
Data Arrival Time : 3.275
Data Required Time: 2.567
From              : txCounter_0_s3
To                : txCounter_0_s3
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R7C19[0][A]   UART1/txCounter_0_s3/CLK               
  2.901   0.333   tC2Q   RR   5        R7C19[0][A]   UART1/txCounter_0_s3/Q                 
  2.903   0.002   tNET   RR   1        R7C19[0][A]   UART1/n967_s13/I2                      
  3.275   0.372   tINS   RF   1        R7C19[0][A]   UART1/n967_s13/F                       
  3.275   0.000   tNET   FF   1        R7C19[0][A]   UART1/txCounter_0_s3/D                 

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R7C19[0][A]   UART1/txCounter_0_s3/CLK               
  2.567   0.000   tHld        1        R7C19[0][A]   UART1/txCounter_0_s3                   

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path21						
Path Summary:
Slack             : 0.708
Data Arrival Time : 3.275
Data Required Time: 2.567
From              : txCounter_2_s2
To                : txCounter_2_s2
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R7C16[0][A]   UART1/txCounter_2_s2/CLK               
  2.901   0.333   tC2Q   RR   3        R7C16[0][A]   UART1/txCounter_2_s2/Q                 
  2.903   0.002   tNET   RR   1        R7C16[0][A]   UART1/n965_s18/I3                      
  3.275   0.372   tINS   RF   1        R7C16[0][A]   UART1/n965_s18/F                       
  3.275   0.000   tNET   FF   1        R7C16[0][A]   UART1/txCounter_2_s2/D                 

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R7C16[0][A]   UART1/txCounter_2_s2/CLK               
  2.567   0.000   tHld        1        R7C16[0][A]   UART1/txCounter_2_s2                   

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path22						
Path Summary:
Slack             : 0.708
Data Arrival Time : 3.275
Data Required Time: 2.567
From              : rxCounter_5_s1
To                : rxCounter_5_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R2C19[1][A]   UART1/rxCounter_5_s1/CLK               
  2.901   0.333   tC2Q   RR   5        R2C19[1][A]   UART1/rxCounter_5_s1/Q                 
  2.903   0.002   tNET   RR   1        R2C19[1][A]   UART1/n190_s12/I3                      
  3.275   0.372   tINS   RF   1        R2C19[1][A]   UART1/n190_s12/F                       
  3.275   0.000   tNET   FF   1        R2C19[1][A]   UART1/rxCounter_5_s1/D                 

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R2C19[1][A]   UART1/rxCounter_5_s1/CLK               
  2.567   0.000   tHld        1        R2C19[1][A]   UART1/rxCounter_5_s1                   

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path23						
Path Summary:
Slack             : 0.708
Data Arrival Time : 3.275
Data Required Time: 2.567
From              : rxCounter_7_s1
To                : rxCounter_7_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R4C19[1][A]   UART1/rxCounter_7_s1/CLK               
  2.901   0.333   tC2Q   RR   5        R4C19[1][A]   UART1/rxCounter_7_s1/Q                 
  2.903   0.002   tNET   RR   1        R4C19[1][A]   UART1/n188_s12/I3                      
  3.275   0.372   tINS   RF   1        R4C19[1][A]   UART1/n188_s12/F                       
  3.275   0.000   tNET   FF   1        R4C19[1][A]   UART1/rxCounter_7_s1/D                 

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R4C19[1][A]   UART1/rxCounter_7_s1/CLK               
  2.567   0.000   tHld        1        R4C19[1][A]   UART1/rxCounter_7_s1                   

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path24						
Path Summary:
Slack             : 0.708
Data Arrival Time : 3.275
Data Required Time: 2.567
From              : rxCounter_12_s1
To                : rxCounter_12_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R5C19[1][A]   UART1/rxCounter_12_s1/CLK              
  2.901   0.333   tC2Q   RR   2        R5C19[1][A]   UART1/rxCounter_12_s1/Q                
  2.903   0.002   tNET   RR   1        R5C19[1][A]   UART1/n183_s12/I3                      
  3.275   0.372   tINS   RF   1        R5C19[1][A]   UART1/n183_s12/F                       
  3.275   0.000   tNET   FF   1        R5C19[1][A]   UART1/rxCounter_12_s1/D                

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R5C19[1][A]   UART1/rxCounter_12_s1/CLK              
  2.567   0.000   tHld        1        R5C19[1][A]   UART1/rxCounter_12_s1                  

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path25						
Path Summary:
Slack             : 0.708
Data Arrival Time : 3.275
Data Required Time: 2.567
From              : command_5_s2
To                : command_5_s2
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R10C3[1][A]   initialize/command_5_s2/CLK            
  2.901   0.333   tC2Q   RR   2        R10C3[1][A]   initialize/command_5_s2/Q              
  2.903   0.002   tNET   RR   1        R10C3[1][A]   initialize/n132_s4/I2                  
  3.275   0.372   tINS   RF   1        R10C3[1][A]   initialize/n132_s4/F                   
  3.275   0.000   tNET   FF   1        R10C3[1][A]   initialize/command_5_s2/D              

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R10C3[1][A]   initialize/command_5_s2/CLK            
  2.567   0.000   tHld        1        R10C3[1][A]   initialize/command_5_s2                

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

3.3.3 Recovery Analysis Report
Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1
						Path1						
Path Summary:
Slack             : 9.095
Data Arrival Time : 5.393
Data Required Time: 14.488
From              : rst_PP_s0
To                : write_pointer_2_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.627   0.244   tNET   RR   1        R3C8[2][B]   rst_PP_s0/CLK                             
  3.085   0.458   tC2Q   RF   33       R3C8[2][B]   rst_PP_s0/Q                               
  5.393   2.308   tNET   FF   1        R5C4[2][B]   PP_post_process/write_pointer_2_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                        NODE                   
 ======== ======== ====== ==== ======== ============ ======================================== 
  11.905   11.905                                     active clock edge time                  
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  14.288   2.383    tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                   
  14.532   0.244    tNET   RR   1        R5C4[2][B]   PP_post_process/write_pointer_2_s1/CLK  
  14.488   -0.043   tSu         1        R5C4[2][B]   PP_post_process/write_pointer_2_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 2.308 83.431%, 
                    tC2Q: 0.458 16.569%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path2						
Path Summary:
Slack             : 9.095
Data Arrival Time : 5.393
Data Required Time: 14.488
From              : rst_PP_s0
To                : write_pointer_3_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.627   0.244   tNET   RR   1        R3C8[2][B]   rst_PP_s0/CLK                             
  3.085   0.458   tC2Q   RF   33       R3C8[2][B]   rst_PP_s0/Q                               
  5.393   2.308   tNET   FF   1        R5C4[2][A]   PP_post_process/write_pointer_3_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                        NODE                   
 ======== ======== ====== ==== ======== ============ ======================================== 
  11.905   11.905                                     active clock edge time                  
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  14.288   2.383    tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                   
  14.532   0.244    tNET   RR   1        R5C4[2][A]   PP_post_process/write_pointer_3_s1/CLK  
  14.488   -0.043   tSu         1        R5C4[2][A]   PP_post_process/write_pointer_3_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 2.308 83.431%, 
                    tC2Q: 0.458 16.569%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path3						
Path Summary:
Slack             : 9.557
Data Arrival Time : 4.931
Data Required Time: 14.488
From              : rst_PP_s0
To                : read_pointer_0_s7
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======= ======= ====== ==== ======== ============ ========================================= 
  0.000   0.000                                     active clock edge time                   
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                    
  2.627   0.244   tNET   RR   1        R3C8[2][B]   rst_PP_s0/CLK                            
  3.085   0.458   tC2Q   RF   33       R3C8[2][B]   rst_PP_s0/Q                              
  4.931   1.846   tNET   FF   1        R2C5[1][A]   PP_post_process/read_pointer_0_s7/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R2C5[1][A]   PP_post_process/read_pointer_0_s7/CLK  
  14.488   -0.043   tSu         1        R2C5[1][A]   PP_post_process/read_pointer_0_s7      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.846 80.110%, 
                    tC2Q: 0.458 19.890%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path4						
Path Summary:
Slack             : 9.557
Data Arrival Time : 4.931
Data Required Time: 14.488
From              : rst_PP_s0
To                : read_pointer_7_s4
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======= ======= ====== ==== ======== ============ ========================================= 
  0.000   0.000                                     active clock edge time                   
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                    
  2.627   0.244   tNET   RR   1        R3C8[2][B]   rst_PP_s0/CLK                            
  3.085   0.458   tC2Q   RF   33       R3C8[2][B]   rst_PP_s0/Q                              
  4.931   1.846   tNET   FF   1        R2C5[0][A]   PP_post_process/read_pointer_7_s4/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R2C5[0][A]   PP_post_process/read_pointer_7_s4/CLK  
  14.488   -0.043   tSu         1        R2C5[0][A]   PP_post_process/read_pointer_7_s4      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.846 80.110%, 
                    tC2Q: 0.458 19.890%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path5						
Path Summary:
Slack             : 9.557
Data Arrival Time : 4.931
Data Required Time: 14.488
From              : rst_PP_s0
To                : write_pointer_0_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.627   0.244   tNET   RR   1        R3C8[2][B]   rst_PP_s0/CLK                             
  3.085   0.458   tC2Q   RF   33       R3C8[2][B]   rst_PP_s0/Q                               
  4.931   1.846   tNET   FF   1        R2C5[2][B]   PP_post_process/write_pointer_0_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                        NODE                   
 ======== ======== ====== ==== ======== ============ ======================================== 
  11.905   11.905                                     active clock edge time                  
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  14.288   2.383    tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                   
  14.532   0.244    tNET   RR   1        R2C5[2][B]   PP_post_process/write_pointer_0_s1/CLK  
  14.488   -0.043   tSu         1        R2C5[2][B]   PP_post_process/write_pointer_0_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.846 80.110%, 
                    tC2Q: 0.458 19.890%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path6						
Path Summary:
Slack             : 9.557
Data Arrival Time : 4.931
Data Required Time: 14.488
From              : rst_PP_s0
To                : write_pointer_5_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.627   0.244   tNET   RR   1        R3C8[2][B]   rst_PP_s0/CLK                             
  3.085   0.458   tC2Q   RF   33       R3C8[2][B]   rst_PP_s0/Q                               
  4.931   1.846   tNET   FF   1        R2C5[2][A]   PP_post_process/write_pointer_5_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                        NODE                   
 ======== ======== ====== ==== ======== ============ ======================================== 
  11.905   11.905                                     active clock edge time                  
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  14.288   2.383    tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                   
  14.532   0.244    tNET   RR   1        R2C5[2][A]   PP_post_process/write_pointer_5_s1/CLK  
  14.488   -0.043   tSu         1        R2C5[2][A]   PP_post_process/write_pointer_5_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.846 80.110%, 
                    tC2Q: 0.458 19.890%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path7						
Path Summary:
Slack             : 9.890
Data Arrival Time : 4.598
Data Required Time: 14.488
From              : rst_PP_s0
To                : write_pointer_7_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.627   0.244   tNET   RR   1        R3C8[2][B]   rst_PP_s0/CLK                             
  3.085   0.458   tC2Q   RF   33       R3C8[2][B]   rst_PP_s0/Q                               
  4.598   1.513   tNET   FF   1        R2C4[0][A]   PP_post_process/write_pointer_7_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                        NODE                   
 ======== ======== ====== ==== ======== ============ ======================================== 
  11.905   11.905                                     active clock edge time                  
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  14.288   2.383    tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                   
  14.532   0.244    tNET   RR   1        R2C4[0][A]   PP_post_process/write_pointer_7_s1/CLK  
  14.488   -0.043   tSu         1        R2C4[0][A]   PP_post_process/write_pointer_7_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.513 76.752%, 
                    tC2Q: 0.458 23.248%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path8						
Path Summary:
Slack             : 9.890
Data Arrival Time : 4.598
Data Required Time: 14.488
From              : rst_PP_s0
To                : write_pointer_1_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.627   0.244   tNET   RR   1        R3C8[2][B]   rst_PP_s0/CLK                             
  3.085   0.458   tC2Q   RF   33       R3C8[2][B]   rst_PP_s0/Q                               
  4.598   1.513   tNET   FF   1        R2C4[2][B]   PP_post_process/write_pointer_1_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                        NODE                   
 ======== ======== ====== ==== ======== ============ ======================================== 
  11.905   11.905                                     active clock edge time                  
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  14.288   2.383    tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                   
  14.532   0.244    tNET   RR   1        R2C4[2][B]   PP_post_process/write_pointer_1_s1/CLK  
  14.488   -0.043   tSu         1        R2C4[2][B]   PP_post_process/write_pointer_1_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.513 76.752%, 
                    tC2Q: 0.458 23.248%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path9						
Path Summary:
Slack             : 9.890
Data Arrival Time : 4.598
Data Required Time: 14.488
From              : rst_PP_s0
To                : write_pointer_4_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.627   0.244   tNET   RR   1        R3C8[2][B]   rst_PP_s0/CLK                             
  3.085   0.458   tC2Q   RF   33       R3C8[2][B]   rst_PP_s0/Q                               
  4.598   1.513   tNET   FF   1        R2C4[2][A]   PP_post_process/write_pointer_4_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                        NODE                   
 ======== ======== ====== ==== ======== ============ ======================================== 
  11.905   11.905                                     active clock edge time                  
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  14.288   2.383    tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                   
  14.532   0.244    tNET   RR   1        R2C4[2][A]   PP_post_process/write_pointer_4_s1/CLK  
  14.488   -0.043   tSu         1        R2C4[2][A]   PP_post_process/write_pointer_4_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.513 76.752%, 
                    tC2Q: 0.458 23.248%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path10						
Path Summary:
Slack             : 9.890
Data Arrival Time : 4.598
Data Required Time: 14.488
From              : rst_PP_s0
To                : write_pointer_6_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.627   0.244   tNET   RR   1        R3C8[2][B]   rst_PP_s0/CLK                             
  3.085   0.458   tC2Q   RF   33       R3C8[2][B]   rst_PP_s0/Q                               
  4.598   1.513   tNET   FF   1        R2C4[0][B]   PP_post_process/write_pointer_6_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                        NODE                   
 ======== ======== ====== ==== ======== ============ ======================================== 
  11.905   11.905                                     active clock edge time                  
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  14.288   2.383    tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                   
  14.532   0.244    tNET   RR   1        R2C4[0][B]   PP_post_process/write_pointer_6_s1/CLK  
  14.488   -0.043   tSu         1        R2C4[0][B]   PP_post_process/write_pointer_6_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.513 76.752%, 
                    tC2Q: 0.458 23.248%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path11						
Path Summary:
Slack             : 9.906
Data Arrival Time : 4.582
Data Required Time: 14.488
From              : rst_PP_s0
To                : read_pointer_1_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======= ======= ====== ==== ======== ============ ========================================= 
  0.000   0.000                                     active clock edge time                   
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                    
  2.627   0.244   tNET   RR   1        R3C8[2][B]   rst_PP_s0/CLK                            
  3.085   0.458   tC2Q   RF   33       R3C8[2][B]   rst_PP_s0/Q                              
  4.582   1.497   tNET   FF   1        R4C2[2][A]   PP_post_process/read_pointer_1_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R4C2[2][A]   PP_post_process/read_pointer_1_s1/CLK  
  14.488   -0.043   tSu         1        R4C2[2][A]   PP_post_process/read_pointer_1_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.497 76.555%, 
                    tC2Q: 0.458 23.445%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path12						
Path Summary:
Slack             : 9.906
Data Arrival Time : 4.582
Data Required Time: 14.488
From              : rst_PP_s0
To                : read_pointer_4_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======= ======= ====== ==== ======== ============ ========================================= 
  0.000   0.000                                     active clock edge time                   
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                    
  2.627   0.244   tNET   RR   1        R3C8[2][B]   rst_PP_s0/CLK                            
  3.085   0.458   tC2Q   RF   33       R3C8[2][B]   rst_PP_s0/Q                              
  4.582   1.497   tNET   FF   1        R4C2[1][B]   PP_post_process/read_pointer_4_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R4C2[1][B]   PP_post_process/read_pointer_4_s1/CLK  
  14.488   -0.043   tSu         1        R4C2[1][B]   PP_post_process/read_pointer_4_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.497 76.555%, 
                    tC2Q: 0.458 23.445%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path13						
Path Summary:
Slack             : 9.906
Data Arrival Time : 4.582
Data Required Time: 14.488
From              : rst_PP_s0
To                : read_pointer_5_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======= ======= ====== ==== ======== ============ ========================================= 
  0.000   0.000                                     active clock edge time                   
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                    
  2.627   0.244   tNET   RR   1        R3C8[2][B]   rst_PP_s0/CLK                            
  3.085   0.458   tC2Q   RF   33       R3C8[2][B]   rst_PP_s0/Q                              
  4.582   1.497   tNET   FF   1        R4C2[2][B]   PP_post_process/read_pointer_5_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R4C2[2][B]   PP_post_process/read_pointer_5_s1/CLK  
  14.488   -0.043   tSu         1        R4C2[2][B]   PP_post_process/read_pointer_5_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.497 76.555%, 
                    tC2Q: 0.458 23.445%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path14						
Path Summary:
Slack             : 9.906
Data Arrival Time : 4.582
Data Required Time: 14.488
From              : rst_PP_s0
To                : read_pointer_6_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======= ======= ====== ==== ======== ============ ========================================= 
  0.000   0.000                                     active clock edge time                   
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                    
  2.627   0.244   tNET   RR   1        R3C8[2][B]   rst_PP_s0/CLK                            
  3.085   0.458   tC2Q   RF   33       R3C8[2][B]   rst_PP_s0/Q                              
  4.582   1.497   tNET   FF   1        R4C2[1][A]   PP_post_process/read_pointer_6_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R4C2[1][A]   PP_post_process/read_pointer_6_s1/CLK  
  14.488   -0.043   tSu         1        R4C2[1][A]   PP_post_process/read_pointer_6_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.497 76.555%, 
                    tC2Q: 0.458 23.445%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path15						
Path Summary:
Slack             : 9.911
Data Arrival Time : 4.577
Data Required Time: 14.488
From              : rst_PP_s0
To                : read_pointer_3_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======= ======= ====== ==== ======== ============ ========================================= 
  0.000   0.000                                     active clock edge time                   
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                    
  2.627   0.244   tNET   RR   1        R3C8[2][B]   rst_PP_s0/CLK                            
  3.085   0.458   tC2Q   RF   33       R3C8[2][B]   rst_PP_s0/Q                              
  4.577   1.492   tNET   FF   1        R4C3[2][A]   PP_post_process/read_pointer_3_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R4C3[2][A]   PP_post_process/read_pointer_3_s1/CLK  
  14.488   -0.043   tSu         1        R4C3[2][A]   PP_post_process/read_pointer_3_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.492 76.501%, 
                    tC2Q: 0.458 23.499%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path16						
Path Summary:
Slack             : 10.061
Data Arrival Time : 4.427
Data Required Time: 14.488
From              : rst_PP_s0
To                : stop_PP_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.627   0.244   tNET   RR   1        R3C8[2][B]   rst_PP_s0/CLK                          
  3.085   0.458   tC2Q   RF   33       R3C8[2][B]   rst_PP_s0/Q                            
  4.427   1.342   tNET   FF   1        R5C6[2][A]   PP_post_process/stop_PP_s0/CLEAR       

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R5C6[2][A]   PP_post_process/stop_PP_s0/CLK         
  14.488   -0.043   tSu         1        R5C6[2][A]   PP_post_process/stop_PP_s0             

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.342 74.539%, 
                    tC2Q: 0.458 25.461%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path17						
Path Summary:
Slack             : 10.061
Data Arrival Time : 4.427
Data Required Time: 14.488
From              : rst_PP_s0
To                : d_flag_write_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.627   0.244   tNET   RR   1        R3C8[2][B]   rst_PP_s0/CLK                          
  3.085   0.458   tC2Q   RF   33       R3C8[2][B]   rst_PP_s0/Q                            
  4.427   1.342   tNET   FF   1        R3C4[2][A]   PP_post_process/d_flag_write_s0/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R3C4[2][A]   PP_post_process/d_flag_write_s0/CLK    
  14.488   -0.043   tSu         1        R3C4[2][A]   PP_post_process/d_flag_write_s0        

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.342 74.539%, 
                    tC2Q: 0.458 25.461%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path18						
Path Summary:
Slack             : 10.071
Data Arrival Time : 4.417
Data Required Time: 14.488
From              : rst_PP_s0
To                : read_pointer_2_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======= ======= ====== ==== ======== ============ ========================================= 
  0.000   0.000                                     active clock edge time                   
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                    
  2.627   0.244   tNET   RR   1        R3C8[2][B]   rst_PP_s0/CLK                            
  3.085   0.458   tC2Q   RF   33       R3C8[2][B]   rst_PP_s0/Q                              
  4.417   1.332   tNET   FF   1        R4C4[1][A]   PP_post_process/read_pointer_2_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R4C4[1][A]   PP_post_process/read_pointer_2_s1/CLK  
  14.488   -0.043   tSu         1        R4C4[1][A]   PP_post_process/read_pointer_2_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.332 74.401%, 
                    tC2Q: 0.458 25.599%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path19						
Path Summary:
Slack             : 10.549
Data Arrival Time : 3.939
Data Required Time: 14.488
From              : rst_PP_s0
To                : read_cmp_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.627   0.244   tNET   RR   1        R3C8[2][B]    rst_PP_s0/CLK                          
  3.085   0.458   tC2Q   RF   33       R3C8[2][B]    rst_PP_s0/Q                            
  3.939   0.854   tNET   FF   1        R4C10[1][A]   PP_post_process/read_cmp_s0/CLEAR      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  11.905   11.905                                      active clock edge time                 
  11.905   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R4C10[1][A]   PP_post_process/read_cmp_s0/CLK        
  14.488   -0.043   tSu         1        R4C10[1][A]   PP_post_process/read_cmp_s0            

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.854 65.082%, 
                    tC2Q: 0.458 34.918%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path20						
Path Summary:
Slack             : 10.556
Data Arrival Time : 3.933
Data Required Time: 14.488
From              : rst_PP_s0
To                : buffer_select_s2
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                   
 ======= ======= ====== ==== ======== ============ ======================================== 
  0.000   0.000                                     active clock edge time                  
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                   
  2.627   0.244   tNET   RR   1        R3C8[2][B]   rst_PP_s0/CLK                           
  3.085   0.458   tC2Q   RF   33       R3C8[2][B]   rst_PP_s0/Q                             
  3.933   0.848   tNET   FF   1        R4C6[2][A]   PP_post_process/buffer_select_s2/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R4C6[2][A]   PP_post_process/buffer_select_s2/CLK   
  14.488   -0.043   tSu         1        R4C6[2][A]   PP_post_process/buffer_select_s2       

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.848 64.901%, 
                    tC2Q: 0.458 35.099%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path21						
Path Summary:
Slack             : 10.556
Data Arrival Time : 3.933
Data Required Time: 14.488
From              : rst_PP_s0
To                : d_flag_read_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.627   0.244   tNET   RR   1        R3C8[2][B]   rst_PP_s0/CLK                          
  3.085   0.458   tC2Q   RF   33       R3C8[2][B]   rst_PP_s0/Q                            
  3.933   0.848   tNET   FF   1        R4C6[2][B]   PP_post_process/d_flag_read_s0/CLEAR   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R4C6[2][B]   PP_post_process/d_flag_read_s0/CLK     
  14.488   -0.043   tSu         1        R4C6[2][B]   PP_post_process/d_flag_read_s0         

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.848 64.901%, 
                    tC2Q: 0.458 35.099%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path22						
Path Summary:
Slack             : 10.567
Data Arrival Time : 3.921
Data Required Time: 14.488
From              : rst_PP_s0
To                : last_switch_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.627   0.244   tNET   RR   1        R3C8[2][B]   rst_PP_s0/CLK                          
  3.085   0.458   tC2Q   RF   33       R3C8[2][B]   rst_PP_s0/Q                            
  3.921   0.836   tNET   FF   1        R3C5[2][A]   PP_post_process/last_switch_s0/CLEAR   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======== ====== ==== ======== ============ ======================================= 
  11.905   11.905                                     active clock edge time                 
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383    tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                  
  14.532   0.244    tNET   RR   1        R3C5[2][A]   PP_post_process/last_switch_s0/CLK     
  14.488   -0.043   tSu         1        R3C5[2][A]   PP_post_process/last_switch_s0         

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.836 64.595%, 
                    tC2Q: 0.458 35.405%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

3.3.4 Removal Analysis Report
Report Command:report_timing -removal -max_paths 25 -max_common_paths 1
						Path1						
Path Summary:
Slack             : 0.900
Data Arrival Time : 3.482
Data Required Time: 2.582
From              : rst_PP_s0
To                : read_cmp_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R3C8[2][B]    rst_PP_s0/CLK                          
  2.901   0.333   tC2Q   RR   33       R3C8[2][B]    rst_PP_s0/Q                            
  3.482   0.582   tNET   RR   1        R4C10[1][A]   PP_post_process/read_cmp_s0/CLEAR      

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R         clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R4C10[1][A]   PP_post_process/read_cmp_s0/CLK        
  2.582   0.015   tHld        1        R4C10[1][A]   PP_post_process/read_cmp_s0            

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.582 63.566%, 
                    tC2Q: 0.333 36.434%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path2						
Path Summary:
Slack             : 0.901
Data Arrival Time : 3.483
Data Required Time: 2.582
From              : rst_PP_s0
To                : last_switch_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R3C8[2][B]   rst_PP_s0/CLK                          
  2.901   0.333   tC2Q   RR   33       R3C8[2][B]   rst_PP_s0/Q                            
  3.483   0.582   tNET   RR   1        R3C5[2][A]   PP_post_process/last_switch_s0/CLEAR   

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R3C5[2][A]   PP_post_process/last_switch_s0/CLK     
  2.582   0.015   tHld        1        R3C5[2][A]   PP_post_process/last_switch_s0         

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.582 63.599%, 
                    tC2Q: 0.333 36.401%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path3						
Path Summary:
Slack             : 0.902
Data Arrival Time : 3.485
Data Required Time: 2.582
From              : rst_PP_s0
To                : buffer_select_s2
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                   
 ======= ======= ====== ==== ======== ============ ======================================== 
  0.000   0.000                                     active clock edge time                  
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                   
  2.567   0.185   tNET   RR   1        R3C8[2][B]   rst_PP_s0/CLK                           
  2.901   0.333   tC2Q   RR   33       R3C8[2][B]   rst_PP_s0/Q                             
  3.485   0.584   tNET   RR   1        R4C6[2][A]   PP_post_process/buffer_select_s2/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R4C6[2][A]   PP_post_process/buffer_select_s2/CLK   
  2.582   0.015   tHld        1        R4C6[2][A]   PP_post_process/buffer_select_s2       

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.584 63.657%, 
                    tC2Q: 0.333 36.343%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path4						
Path Summary:
Slack             : 0.902
Data Arrival Time : 3.485
Data Required Time: 2.582
From              : rst_PP_s0
To                : d_flag_read_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R3C8[2][B]   rst_PP_s0/CLK                          
  2.901   0.333   tC2Q   RR   33       R3C8[2][B]   rst_PP_s0/Q                            
  3.485   0.584   tNET   RR   1        R4C6[2][B]   PP_post_process/d_flag_read_s0/CLEAR   

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R4C6[2][B]   PP_post_process/d_flag_read_s0/CLK     
  2.582   0.015   tHld        1        R4C6[2][B]   PP_post_process/d_flag_read_s0         

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.584 63.657%, 
                    tC2Q: 0.333 36.343%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path5						
Path Summary:
Slack             : 1.098
Data Arrival Time : 3.680
Data Required Time: 2.582
From              : rst_PP_s0
To                : stop_PP_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R3C8[2][B]   rst_PP_s0/CLK                          
  2.901   0.333   tC2Q   RR   33       R3C8[2][B]   rst_PP_s0/Q                            
  3.680   0.780   tNET   RR   1        R5C6[2][A]   PP_post_process/stop_PP_s0/CLEAR       

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R5C6[2][A]   PP_post_process/stop_PP_s0/CLK         
  2.582   0.015   tHld        1        R5C6[2][A]   PP_post_process/stop_PP_s0             

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.780 70.051%, 
                    tC2Q: 0.333 29.949%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path6						
Path Summary:
Slack             : 1.098
Data Arrival Time : 3.680
Data Required Time: 2.582
From              : rst_PP_s0
To                : d_flag_write_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R3C8[2][B]   rst_PP_s0/CLK                          
  2.901   0.333   tC2Q   RR   33       R3C8[2][B]   rst_PP_s0/Q                            
  3.680   0.780   tNET   RR   1        R3C4[2][A]   PP_post_process/d_flag_write_s0/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R3C4[2][A]   PP_post_process/d_flag_write_s0/CLK    
  2.582   0.015   tHld        1        R3C4[2][A]   PP_post_process/d_flag_write_s0        

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.780 70.051%, 
                    tC2Q: 0.333 29.949%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path7						
Path Summary:
Slack             : 1.119
Data Arrival Time : 3.701
Data Required Time: 2.582
From              : rst_PP_s0
To                : write_pointer_7_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.567   0.185   tNET   RR   1        R3C8[2][B]   rst_PP_s0/CLK                             
  2.901   0.333   tC2Q   RR   33       R3C8[2][B]   rst_PP_s0/Q                               
  3.701   0.800   tNET   RR   1        R2C4[0][A]   PP_post_process/write_pointer_7_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                   
 ======= ======= ====== ==== ======== ============ ======================================== 
  0.000   0.000                                     active clock edge time                  
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                   
  2.567   0.185   tNET   RR   1        R2C4[0][A]   PP_post_process/write_pointer_7_s1/CLK  
  2.582   0.015   tHld        1        R2C4[0][A]   PP_post_process/write_pointer_7_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.800 70.595%, 
                    tC2Q: 0.333 29.405%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path8						
Path Summary:
Slack             : 1.119
Data Arrival Time : 3.701
Data Required Time: 2.582
From              : rst_PP_s0
To                : write_pointer_1_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.567   0.185   tNET   RR   1        R3C8[2][B]   rst_PP_s0/CLK                             
  2.901   0.333   tC2Q   RR   33       R3C8[2][B]   rst_PP_s0/Q                               
  3.701   0.800   tNET   RR   1        R2C4[2][B]   PP_post_process/write_pointer_1_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                   
 ======= ======= ====== ==== ======== ============ ======================================== 
  0.000   0.000                                     active clock edge time                  
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                   
  2.567   0.185   tNET   RR   1        R2C4[2][B]   PP_post_process/write_pointer_1_s1/CLK  
  2.582   0.015   tHld        1        R2C4[2][B]   PP_post_process/write_pointer_1_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.800 70.595%, 
                    tC2Q: 0.333 29.405%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path9						
Path Summary:
Slack             : 1.119
Data Arrival Time : 3.701
Data Required Time: 2.582
From              : rst_PP_s0
To                : write_pointer_4_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.567   0.185   tNET   RR   1        R3C8[2][B]   rst_PP_s0/CLK                             
  2.901   0.333   tC2Q   RR   33       R3C8[2][B]   rst_PP_s0/Q                               
  3.701   0.800   tNET   RR   1        R2C4[2][A]   PP_post_process/write_pointer_4_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                   
 ======= ======= ====== ==== ======== ============ ======================================== 
  0.000   0.000                                     active clock edge time                  
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                   
  2.567   0.185   tNET   RR   1        R2C4[2][A]   PP_post_process/write_pointer_4_s1/CLK  
  2.582   0.015   tHld        1        R2C4[2][A]   PP_post_process/write_pointer_4_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.800 70.595%, 
                    tC2Q: 0.333 29.405%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path10						
Path Summary:
Slack             : 1.119
Data Arrival Time : 3.701
Data Required Time: 2.582
From              : rst_PP_s0
To                : write_pointer_6_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.567   0.185   tNET   RR   1        R3C8[2][B]   rst_PP_s0/CLK                             
  2.901   0.333   tC2Q   RR   33       R3C8[2][B]   rst_PP_s0/Q                               
  3.701   0.800   tNET   RR   1        R2C4[0][B]   PP_post_process/write_pointer_6_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                   
 ======= ======= ====== ==== ======== ============ ======================================== 
  0.000   0.000                                     active clock edge time                  
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                   
  2.567   0.185   tNET   RR   1        R2C4[0][B]   PP_post_process/write_pointer_6_s1/CLK  
  2.582   0.015   tHld        1        R2C4[0][B]   PP_post_process/write_pointer_6_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.800 70.595%, 
                    tC2Q: 0.333 29.405%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path11						
Path Summary:
Slack             : 1.166
Data Arrival Time : 3.748
Data Required Time: 2.582
From              : rst_PP_s0
To                : read_pointer_2_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======= ======= ====== ==== ======== ============ ========================================= 
  0.000   0.000                                     active clock edge time                   
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                    
  2.567   0.185   tNET   RR   1        R3C8[2][B]   rst_PP_s0/CLK                            
  2.901   0.333   tC2Q   RR   33       R3C8[2][B]   rst_PP_s0/Q                              
  3.748   0.848   tNET   RR   1        R4C4[1][A]   PP_post_process/read_pointer_2_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R4C4[1][A]   PP_post_process/read_pointer_2_s1/CLK  
  2.582   0.015   tHld        1        R4C4[1][A]   PP_post_process/read_pointer_2_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.848 71.774%, 
                    tC2Q: 0.333 28.226%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path12						
Path Summary:
Slack             : 1.181
Data Arrival Time : 3.764
Data Required Time: 2.582
From              : rst_PP_s0
To                : read_pointer_3_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======= ======= ====== ==== ======== ============ ========================================= 
  0.000   0.000                                     active clock edge time                   
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                    
  2.567   0.185   tNET   RR   1        R3C8[2][B]   rst_PP_s0/CLK                            
  2.901   0.333   tC2Q   RR   33       R3C8[2][B]   rst_PP_s0/Q                              
  3.764   0.863   tNET   RR   1        R4C3[2][A]   PP_post_process/read_pointer_3_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R4C3[2][A]   PP_post_process/read_pointer_3_s1/CLK  
  2.582   0.015   tHld        1        R4C3[2][A]   PP_post_process/read_pointer_3_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.863 72.135%, 
                    tC2Q: 0.333 27.865%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path13						
Path Summary:
Slack             : 1.185
Data Arrival Time : 3.767
Data Required Time: 2.582
From              : rst_PP_s0
To                : read_pointer_1_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======= ======= ====== ==== ======== ============ ========================================= 
  0.000   0.000                                     active clock edge time                   
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                    
  2.567   0.185   tNET   RR   1        R3C8[2][B]   rst_PP_s0/CLK                            
  2.901   0.333   tC2Q   RR   33       R3C8[2][B]   rst_PP_s0/Q                              
  3.767   0.867   tNET   RR   1        R4C2[2][A]   PP_post_process/read_pointer_1_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R4C2[2][A]   PP_post_process/read_pointer_1_s1/CLK  
  2.582   0.015   tHld        1        R4C2[2][A]   PP_post_process/read_pointer_1_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.867 72.223%, 
                    tC2Q: 0.333 27.778%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path14						
Path Summary:
Slack             : 1.185
Data Arrival Time : 3.767
Data Required Time: 2.582
From              : rst_PP_s0
To                : read_pointer_4_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======= ======= ====== ==== ======== ============ ========================================= 
  0.000   0.000                                     active clock edge time                   
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                    
  2.567   0.185   tNET   RR   1        R3C8[2][B]   rst_PP_s0/CLK                            
  2.901   0.333   tC2Q   RR   33       R3C8[2][B]   rst_PP_s0/Q                              
  3.767   0.867   tNET   RR   1        R4C2[1][B]   PP_post_process/read_pointer_4_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R4C2[1][B]   PP_post_process/read_pointer_4_s1/CLK  
  2.582   0.015   tHld        1        R4C2[1][B]   PP_post_process/read_pointer_4_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.867 72.223%, 
                    tC2Q: 0.333 27.778%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path15						
Path Summary:
Slack             : 1.185
Data Arrival Time : 3.767
Data Required Time: 2.582
From              : rst_PP_s0
To                : read_pointer_5_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======= ======= ====== ==== ======== ============ ========================================= 
  0.000   0.000                                     active clock edge time                   
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                    
  2.567   0.185   tNET   RR   1        R3C8[2][B]   rst_PP_s0/CLK                            
  2.901   0.333   tC2Q   RR   33       R3C8[2][B]   rst_PP_s0/Q                              
  3.767   0.867   tNET   RR   1        R4C2[2][B]   PP_post_process/read_pointer_5_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R4C2[2][B]   PP_post_process/read_pointer_5_s1/CLK  
  2.582   0.015   tHld        1        R4C2[2][B]   PP_post_process/read_pointer_5_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.867 72.223%, 
                    tC2Q: 0.333 27.778%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path16						
Path Summary:
Slack             : 1.185
Data Arrival Time : 3.767
Data Required Time: 2.582
From              : rst_PP_s0
To                : read_pointer_6_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======= ======= ====== ==== ======== ============ ========================================= 
  0.000   0.000                                     active clock edge time                   
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                    
  2.567   0.185   tNET   RR   1        R3C8[2][B]   rst_PP_s0/CLK                            
  2.901   0.333   tC2Q   RR   33       R3C8[2][B]   rst_PP_s0/Q                              
  3.767   0.867   tNET   RR   1        R4C2[1][A]   PP_post_process/read_pointer_6_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R4C2[1][A]   PP_post_process/read_pointer_6_s1/CLK  
  2.582   0.015   tHld        1        R4C2[1][A]   PP_post_process/read_pointer_6_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.867 72.223%, 
                    tC2Q: 0.333 27.778%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path17						
Path Summary:
Slack             : 1.374
Data Arrival Time : 3.957
Data Required Time: 2.582
From              : rst_PP_s0
To                : read_pointer_0_s7
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======= ======= ====== ==== ======== ============ ========================================= 
  0.000   0.000                                     active clock edge time                   
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                    
  2.567   0.185   tNET   RR   1        R3C8[2][B]   rst_PP_s0/CLK                            
  2.901   0.333   tC2Q   RR   33       R3C8[2][B]   rst_PP_s0/Q                              
  3.957   1.056   tNET   RR   1        R2C5[1][A]   PP_post_process/read_pointer_0_s7/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R2C5[1][A]   PP_post_process/read_pointer_0_s7/CLK  
  2.582   0.015   tHld        1        R2C5[1][A]   PP_post_process/read_pointer_0_s7      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.056 76.005%, 
                    tC2Q: 0.333 23.995%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path18						
Path Summary:
Slack             : 1.374
Data Arrival Time : 3.957
Data Required Time: 2.582
From              : rst_PP_s0
To                : read_pointer_7_s4
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                    
 ======= ======= ====== ==== ======== ============ ========================================= 
  0.000   0.000                                     active clock edge time                   
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk    
  2.383   2.383   tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                    
  2.567   0.185   tNET   RR   1        R3C8[2][B]   rst_PP_s0/CLK                            
  2.901   0.333   tC2Q   RR   33       R3C8[2][B]   rst_PP_s0/Q                              
  3.957   1.056   tNET   RR   1        R2C5[0][A]   PP_post_process/read_pointer_7_s4/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  2.383   2.383   tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                  
  2.567   0.185   tNET   RR   1        R2C5[0][A]   PP_post_process/read_pointer_7_s4/CLK  
  2.582   0.015   tHld        1        R2C5[0][A]   PP_post_process/read_pointer_7_s4      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.056 76.005%, 
                    tC2Q: 0.333 23.995%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path19						
Path Summary:
Slack             : 1.374
Data Arrival Time : 3.957
Data Required Time: 2.582
From              : rst_PP_s0
To                : write_pointer_0_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.567   0.185   tNET   RR   1        R3C8[2][B]   rst_PP_s0/CLK                             
  2.901   0.333   tC2Q   RR   33       R3C8[2][B]   rst_PP_s0/Q                               
  3.957   1.056   tNET   RR   1        R2C5[2][B]   PP_post_process/write_pointer_0_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                   
 ======= ======= ====== ==== ======== ============ ======================================== 
  0.000   0.000                                     active clock edge time                  
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                   
  2.567   0.185   tNET   RR   1        R2C5[2][B]   PP_post_process/write_pointer_0_s1/CLK  
  2.582   0.015   tHld        1        R2C5[2][B]   PP_post_process/write_pointer_0_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.056 76.005%, 
                    tC2Q: 0.333 23.995%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path20						
Path Summary:
Slack             : 1.374
Data Arrival Time : 3.957
Data Required Time: 2.582
From              : rst_PP_s0
To                : write_pointer_5_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.567   0.185   tNET   RR   1        R3C8[2][B]   rst_PP_s0/CLK                             
  2.901   0.333   tC2Q   RR   33       R3C8[2][B]   rst_PP_s0/Q                               
  3.957   1.056   tNET   RR   1        R2C5[2][A]   PP_post_process/write_pointer_5_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                   
 ======= ======= ====== ==== ======== ============ ======================================== 
  0.000   0.000                                     active clock edge time                  
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                   
  2.567   0.185   tNET   RR   1        R2C5[2][A]   PP_post_process/write_pointer_5_s1/CLK  
  2.582   0.015   tHld        1        R2C5[2][A]   PP_post_process/write_pointer_5_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.056 76.005%, 
                    tC2Q: 0.333 23.995%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path21						
Path Summary:
Slack             : 1.691
Data Arrival Time : 4.274
Data Required Time: 2.582
From              : rst_PP_s0
To                : write_pointer_2_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.567   0.185   tNET   RR   1        R3C8[2][B]   rst_PP_s0/CLK                             
  2.901   0.333   tC2Q   RR   33       R3C8[2][B]   rst_PP_s0/Q                               
  4.274   1.373   tNET   RR   1        R5C4[2][B]   PP_post_process/write_pointer_2_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                   
 ======= ======= ====== ==== ======== ============ ======================================== 
  0.000   0.000                                     active clock edge time                  
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                   
  2.567   0.185   tNET   RR   1        R5C4[2][B]   PP_post_process/write_pointer_2_s1/CLK  
  2.582   0.015   tHld        1        R5C4[2][B]   PP_post_process/write_pointer_2_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.373 80.463%, 
                    tC2Q: 0.333 19.537%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path22						
Path Summary:
Slack             : 1.691
Data Arrival Time : 4.274
Data Required Time: 2.582
From              : rst_PP_s0
To                : write_pointer_3_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                         NODE                    
 ======= ======= ====== ==== ======== ============ ========================================== 
  0.000   0.000                                     active clock edge time                    
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk     
  2.383   2.383   tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                     
  2.567   0.185   tNET   RR   1        R3C8[2][B]   rst_PP_s0/CLK                             
  2.901   0.333   tC2Q   RR   33       R3C8[2][B]   rst_PP_s0/Q                               
  4.274   1.373   tNET   RR   1        R5C4[2][A]   PP_post_process/write_pointer_3_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                   
 ======= ======= ====== ==== ======== ============ ======================================== 
  0.000   0.000                                     active clock edge time                  
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk   
  2.383   2.383   tCL    RR   563      PLL_R        clk2/rpll_inst/CLKOUT                   
  2.567   0.185   tNET   RR   1        R5C4[2][A]   PP_post_process/write_pointer_3_s1/CLK  
  2.582   0.015   tHld        1        R5C4[2][A]   PP_post_process/write_pointer_3_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.373 80.463%, 
                    tC2Q: 0.333 19.537%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

3.4 Minimum Pulse Width Report
Report Command:report_min_pulse_width -nworst 10 -detail

								MPW1
MPW Summary:
Slack:          4.624
Actual Width:   5.874
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        d_com_start_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  5.952   0.000               active clock edge time                 
  5.952   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  8.335   2.383   tCL    FF   clk2/rpll_inst/CLKOUT                  
  8.598   0.262   tNET   FF   d_com_start_s0/CLK                     

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  11.905   0.000               active clock edge time                 
  11.905   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383   tCL    RR   clk2/rpll_inst/CLKOUT                  
  14.472   0.185   tNET   RR   d_com_start_s0/CLK                     

								MPW2
MPW Summary:
Slack:          4.624
Actual Width:   5.874
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        d_flag_acq_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  5.952   0.000               active clock edge time                 
  5.952   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  8.335   2.383   tCL    FF   clk2/rpll_inst/CLKOUT                  
  8.598   0.262   tNET   FF   d_flag_acq_s0/CLK                      

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  11.905   0.000               active clock edge time                 
  11.905   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383   tCL    RR   clk2/rpll_inst/CLKOUT                  
  14.472   0.185   tNET   RR   d_flag_acq_s0/CLK                      

								MPW3
MPW Summary:
Slack:          4.624
Actual Width:   5.874
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        n1727_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  5.952   0.000               active clock edge time                 
  5.952   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  8.335   2.383   tCL    FF   clk2/rpll_inst/CLKOUT                  
  8.598   0.262   tNET   FF   n1727_s0/CLK                           

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  11.905   0.000               active clock edge time                 
  11.905   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383   tCL    RR   clk2/rpll_inst/CLKOUT                  
  14.472   0.185   tNET   RR   n1727_s0/CLK                           

								MPW4
MPW Summary:
Slack:          4.624
Actual Width:   5.874
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        n1735_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  5.952   0.000               active clock edge time                 
  5.952   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  8.335   2.383   tCL    FF   clk2/rpll_inst/CLKOUT                  
  8.598   0.262   tNET   FF   n1735_s0/CLK                           

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  11.905   0.000               active clock edge time                 
  11.905   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383   tCL    RR   clk2/rpll_inst/CLKOUT                  
  14.472   0.185   tNET   RR   n1735_s0/CLK                           

								MPW5
MPW Summary:
Slack:          4.624
Actual Width:   5.874
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        read_6_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  5.952   0.000               active clock edge time                 
  5.952   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  8.335   2.383   tCL    FF   clk2/rpll_inst/CLKOUT                  
  8.598   0.262   tNET   FF   read_6_s0/CLK                          

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  11.905   0.000               active clock edge time                 
  11.905   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383   tCL    RR   clk2/rpll_inst/CLKOUT                  
  14.472   0.185   tNET   RR   read_6_s0/CLK                          

								MPW6
MPW Summary:
Slack:          4.624
Actual Width:   5.874
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        address_acq_18_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  5.952   0.000               active clock edge time                 
  5.952   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  8.335   2.383   tCL    FF   clk2/rpll_inst/CLKOUT                  
  8.598   0.262   tNET   FF   address_acq_18_s0/CLK                  

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  11.905   0.000               active clock edge time                 
  11.905   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383   tCL    RR   clk2/rpll_inst/CLKOUT                  
  14.472   0.185   tNET   RR   address_acq_18_s0/CLK                  

								MPW7
MPW Summary:
Slack:          4.624
Actual Width:   5.874
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        i_minus_i_pivot_reg_13_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  5.952   0.000               active clock edge time                 
  5.952   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  8.335   2.383   tCL    FF   clk2/rpll_inst/CLKOUT                  
  8.598   0.262   tNET   FF   i_minus_i_pivot_reg_13_s0/CLK          

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  11.905   0.000               active clock edge time                 
  11.905   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383   tCL    RR   clk2/rpll_inst/CLKOUT                  
  14.472   0.185   tNET   RR   i_minus_i_pivot_reg_13_s0/CLK          

								MPW8
MPW Summary:
Slack:          4.624
Actual Width:   5.874
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        initialize/qpi_on_s4

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  5.952   0.000               active clock edge time                 
  5.952   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  8.335   2.383   tCL    FF   clk2/rpll_inst/CLKOUT                  
  8.598   0.262   tNET   FF   initialize/qpi_on_s4/CLK               

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  11.905   0.000               active clock edge time                 
  11.905   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  14.288   2.383   tCL    RR   clk2/rpll_inst/CLKOUT                  
  14.472   0.185   tNET   RR   initialize/qpi_on_s4/CLK               

								MPW9
MPW Summary:
Slack:          4.624
Actual Width:   5.874
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        initialize/PSRAM_com/address_aux_15_s0

Late clock Path:
   AT     DELAY   TYPE   RF                      NODE                     
 ======= ======= ====== ==== ============================================ 
  5.952   0.000               active clock edge time                      
  5.952   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk       
  8.335   2.383   tCL    FF   clk2/rpll_inst/CLKOUT                       
  8.598   0.262   tNET   FF   initialize/PSRAM_com/address_aux_15_s0/CLK  

Early clock Path:
    AT     DELAY   TYPE   RF                      NODE                     
 ======== ======= ====== ==== ============================================ 
  11.905   0.000               active clock edge time                      
  11.905   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk       
  14.288   2.383   tCL    RR   clk2/rpll_inst/CLKOUT                       
  14.472   0.185   tNET   RR   initialize/PSRAM_com/address_aux_15_s0/CLK  

								MPW10
MPW Summary:
Slack:          4.624
Actual Width:   5.874
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        initialize/PSRAM_com/address_aux_16_s0

Late clock Path:
   AT     DELAY   TYPE   RF                      NODE                     
 ======= ======= ====== ==== ============================================ 
  5.952   0.000               active clock edge time                      
  5.952   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk       
  8.335   2.383   tCL    FF   clk2/rpll_inst/CLKOUT                       
  8.598   0.262   tNET   FF   initialize/PSRAM_com/address_aux_16_s0/CLK  

Early clock Path:
    AT     DELAY   TYPE   RF                      NODE                     
 ======== ======= ====== ==== ============================================ 
  11.905   0.000               active clock edge time                      
  11.905   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk       
  14.288   2.383   tCL    RR   clk2/rpll_inst/CLKOUT                       
  14.472   0.185   tNET   RR   initialize/PSRAM_com/address_aux_16_s0/CLK  

3.5 High Fanout Nets Report
Report Command:report_high_fanout_nets -max_nets 10
  FANOUT        NET NAME        WORST SLACK   MAX DELAY  
 ======== ==================== ============= =========== 
  563      clk_PSRAM            0.430         0.661      
  128      process[0]           0.996         2.855      
  125      process[1]           3.411         2.215      
  110      process[2]           0.616         2.171      
  59       n1097_12             3.762         2.795      
  51       i_21_14              4.612         2.143      
  48       stop_acquisition_8   3.675         2.135      
  44       n1655_8              4.206         1.829      
  33       rst_PP               4.221         2.308      
  32       read_PP_0_12         6.208         2.135      

3.6 Route Congestions Report
Report Command:report_route_congestion -max_grids 10
  GRID LOC   ROUTE CONGESTIONS  
 ========== =================== 
  R2C3       1.000              
  R2C10      1.000              
  R2C12      1.000              
  R3C15      1.000              
  R3C16      1.000              
  R10C19     1.000              
  R5C9       1.000              
  R10C6      1.000              
  R10C10     1.000              
  R10C11     1.000              

3.7 Timing Exceptions Report
3.7.1 Setup Analysis Report
Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.7.2 Hold Analysis Report
Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.7.3 Recovery Analysis Report
Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.7.4 Removal Analysis Report
Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.8 Timing Constraints Report
  SDC Command Type   State   Detail Command  
 ================== ======= ================ 

