reg__3: 
case__5: 
datapath__5: 
datapath: 
logic__1: 
counter: 
logic__23: 
logic__9: 
reg__2: 
reg: 
compare_3: 
reg__4: 
dsp48e1__1: 
viter_compare_3_0_0: 
datapath__7: 
datapath__2: 
case: 
datapath__4: 
case__3: 
case__2: 
logic: 
reg__1: 
logic__4: 
datapath__3: 
case__4: 
datapath__6: 
dsp48e1: 
case__1: 
datapath__1: 
logic__30: 
