{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1504103474019 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1504103474020 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MultiCore 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"MultiCore\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1504103474069 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1504103474134 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1504103474134 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1504103474889 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1504103474961 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1504103475918 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1504103476099 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "100 114 " "No exact pin location assignment(s) for 100 pins of 114 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1504103476290 ""}
{ "Error" "EFIOMGR_PIN_DOESNT_SUPPORT_IO_STANDARD" "M25 2.5 V hps_io_hps_io_gpio_inst_HLGPI0 " "Pin M25 does not support I/O standard 2.5 V for hps_io_hps_io_gpio_inst_HLGPI0" {  } { { "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { hps_io_hps_io_gpio_inst_HLGPI0 } } } { "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_io_hps_io_gpio_inst_HLGPI0" } } } } { "interconexion/synthesis/interconexion.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/interconexion.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/" { { 0 { 0 ""} 0 368 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169001 "Pin %1!s! does not support I/O standard %2!s! for %3!s!" 0 0 "Fitter" 0 -1 1504103476294 ""}
{ "Error" "EFIOMGR_PIN_DOESNT_SUPPORT_IO_STANDARD" "J26 2.5 V hps_io_hps_io_gpio_inst_HLGPI1 " "Pin J26 does not support I/O standard 2.5 V for hps_io_hps_io_gpio_inst_HLGPI1" {  } { { "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { hps_io_hps_io_gpio_inst_HLGPI1 } } } { "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_io_hps_io_gpio_inst_HLGPI1" } } } } { "interconexion/synthesis/interconexion.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/interconexion.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/" { { 0 { 0 ""} 0 369 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169001 "Pin %1!s! does not support I/O standard %2!s! for %3!s!" 0 0 "Fitter" 0 -1 1504103476294 ""}
{ "Error" "EFIOMGR_PIN_DOESNT_SUPPORT_IO_STANDARD" "T21 2.5 V hps_io_hps_io_gpio_inst_HLGPI10 " "Pin T21 does not support I/O standard 2.5 V for hps_io_hps_io_gpio_inst_HLGPI10" {  } { { "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { hps_io_hps_io_gpio_inst_HLGPI10 } } } { "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_io_hps_io_gpio_inst_HLGPI10" } } } } { "interconexion/synthesis/interconexion.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/interconexion.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/" { { 0 { 0 ""} 0 378 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169001 "Pin %1!s! does not support I/O standard %2!s! for %3!s!" 0 0 "Fitter" 0 -1 1504103476295 ""}
{ "Error" "EFIOMGR_PIN_DOESNT_SUPPORT_IO_STANDARD" "U20 2.5 V hps_io_hps_io_gpio_inst_HLGPI11 " "Pin U20 does not support I/O standard 2.5 V for hps_io_hps_io_gpio_inst_HLGPI11" {  } { { "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { hps_io_hps_io_gpio_inst_HLGPI11 } } } { "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_io_hps_io_gpio_inst_HLGPI11" } } } } { "interconexion/synthesis/interconexion.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/interconexion.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/" { { 0 { 0 ""} 0 379 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169001 "Pin %1!s! does not support I/O standard %2!s! for %3!s!" 0 0 "Fitter" 0 -1 1504103476295 ""}
{ "Error" "EFIOMGR_PIN_DOESNT_SUPPORT_IO_STANDARD" "V29 2.5 V hps_io_hps_io_gpio_inst_HLGPI12 " "Pin V29 does not support I/O standard 2.5 V for hps_io_hps_io_gpio_inst_HLGPI12" {  } { { "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { hps_io_hps_io_gpio_inst_HLGPI12 } } } { "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_io_hps_io_gpio_inst_HLGPI12" } } } } { "interconexion/synthesis/interconexion.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/interconexion.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/" { { 0 { 0 ""} 0 380 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169001 "Pin %1!s! does not support I/O standard %2!s! for %3!s!" 0 0 "Fitter" 0 -1 1504103476295 ""}
{ "Error" "EFIOMGR_PIN_DOESNT_SUPPORT_IO_STANDARD" "Y28 2.5 V hps_io_hps_io_gpio_inst_HLGPI13 " "Pin Y28 does not support I/O standard 2.5 V for hps_io_hps_io_gpio_inst_HLGPI13" {  } { { "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { hps_io_hps_io_gpio_inst_HLGPI13 } } } { "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_io_hps_io_gpio_inst_HLGPI13" } } } } { "interconexion/synthesis/interconexion.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/interconexion.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/" { { 0 { 0 ""} 0 381 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169001 "Pin %1!s! does not support I/O standard %2!s! for %3!s!" 0 0 "Fitter" 0 -1 1504103476295 ""}
{ "Error" "EFIOMGR_PIN_DOESNT_SUPPORT_IO_STANDARD" "N23 2.5 V hps_io_hps_io_gpio_inst_HLGPI2 " "Pin N23 does not support I/O standard 2.5 V for hps_io_hps_io_gpio_inst_HLGPI2" {  } { { "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { hps_io_hps_io_gpio_inst_HLGPI2 } } } { "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_io_hps_io_gpio_inst_HLGPI2" } } } } { "interconexion/synthesis/interconexion.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/interconexion.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/" { { 0 { 0 ""} 0 370 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169001 "Pin %1!s! does not support I/O standard %2!s! for %3!s!" 0 0 "Fitter" 0 -1 1504103476295 ""}
{ "Error" "EFIOMGR_PIN_DOESNT_SUPPORT_IO_STANDARD" "M22 2.5 V hps_io_hps_io_gpio_inst_HLGPI3 " "Pin M22 does not support I/O standard 2.5 V for hps_io_hps_io_gpio_inst_HLGPI3" {  } { { "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { hps_io_hps_io_gpio_inst_HLGPI3 } } } { "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_io_hps_io_gpio_inst_HLGPI3" } } } } { "interconexion/synthesis/interconexion.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/interconexion.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/" { { 0 { 0 ""} 0 371 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169001 "Pin %1!s! does not support I/O standard %2!s! for %3!s!" 0 0 "Fitter" 0 -1 1504103476295 ""}
{ "Error" "EFIOMGR_PIN_DOESNT_SUPPORT_IO_STANDARD" "N30 2.5 V hps_io_hps_io_gpio_inst_HLGPI4 " "Pin N30 does not support I/O standard 2.5 V for hps_io_hps_io_gpio_inst_HLGPI4" {  } { { "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { hps_io_hps_io_gpio_inst_HLGPI4 } } } { "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_io_hps_io_gpio_inst_HLGPI4" } } } } { "interconexion/synthesis/interconexion.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/interconexion.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/" { { 0 { 0 ""} 0 372 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169001 "Pin %1!s! does not support I/O standard %2!s! for %3!s!" 0 0 "Fitter" 0 -1 1504103476295 ""}
{ "Error" "EFIOMGR_PIN_DOESNT_SUPPORT_IO_STANDARD" "P29 2.5 V hps_io_hps_io_gpio_inst_HLGPI5 " "Pin P29 does not support I/O standard 2.5 V for hps_io_hps_io_gpio_inst_HLGPI5" {  } { { "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { hps_io_hps_io_gpio_inst_HLGPI5 } } } { "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_io_hps_io_gpio_inst_HLGPI5" } } } } { "interconexion/synthesis/interconexion.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/interconexion.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/" { { 0 { 0 ""} 0 373 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169001 "Pin %1!s! does not support I/O standard %2!s! for %3!s!" 0 0 "Fitter" 0 -1 1504103476295 ""}
{ "Error" "EFIOMGR_PIN_DOESNT_SUPPORT_IO_STANDARD" "P22 2.5 V hps_io_hps_io_gpio_inst_HLGPI6 " "Pin P22 does not support I/O standard 2.5 V for hps_io_hps_io_gpio_inst_HLGPI6" {  } { { "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { hps_io_hps_io_gpio_inst_HLGPI6 } } } { "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_io_hps_io_gpio_inst_HLGPI6" } } } } { "interconexion/synthesis/interconexion.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/interconexion.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/" { { 0 { 0 ""} 0 374 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169001 "Pin %1!s! does not support I/O standard %2!s! for %3!s!" 0 0 "Fitter" 0 -1 1504103476295 ""}
{ "Error" "EFIOMGR_PIN_DOESNT_SUPPORT_IO_STANDARD" "V20 2.5 V hps_io_hps_io_gpio_inst_HLGPI7 " "Pin V20 does not support I/O standard 2.5 V for hps_io_hps_io_gpio_inst_HLGPI7" {  } { { "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { hps_io_hps_io_gpio_inst_HLGPI7 } } } { "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_io_hps_io_gpio_inst_HLGPI7" } } } } { "interconexion/synthesis/interconexion.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/interconexion.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/" { { 0 { 0 ""} 0 375 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169001 "Pin %1!s! does not support I/O standard %2!s! for %3!s!" 0 0 "Fitter" 0 -1 1504103476295 ""}
{ "Error" "EFIOMGR_PIN_DOESNT_SUPPORT_IO_STANDARD" "T30 2.5 V hps_io_hps_io_gpio_inst_HLGPI8 " "Pin T30 does not support I/O standard 2.5 V for hps_io_hps_io_gpio_inst_HLGPI8" {  } { { "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { hps_io_hps_io_gpio_inst_HLGPI8 } } } { "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_io_hps_io_gpio_inst_HLGPI8" } } } } { "interconexion/synthesis/interconexion.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/interconexion.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/" { { 0 { 0 ""} 0 376 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169001 "Pin %1!s! does not support I/O standard %2!s! for %3!s!" 0 0 "Fitter" 0 -1 1504103476295 ""}
{ "Error" "EFIOMGR_PIN_DOESNT_SUPPORT_IO_STANDARD" "U28 2.5 V hps_io_hps_io_gpio_inst_HLGPI9 " "Pin U28 does not support I/O standard 2.5 V for hps_io_hps_io_gpio_inst_HLGPI9" {  } { { "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { hps_io_hps_io_gpio_inst_HLGPI9 } } } { "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_io_hps_io_gpio_inst_HLGPI9" } } } } { "interconexion/synthesis/interconexion.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/interconexion.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/" { { 0 { 0 ""} 0 377 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169001 "Pin %1!s! does not support I/O standard %2!s! for %3!s!" 0 0 "Fitter" 0 -1 1504103476295 ""}
{ "Error" "EFIOMGR_IO_BANK_INVALID_IOSTD" "6A 2.5 V hps_io_hps_io_gpio_inst_HLGPI0 " "I/O bank 6A does not support I/O standard 2.5 V for pin hps_io_hps_io_gpio_inst_HLGPI0" {  } { { "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { hps_io_hps_io_gpio_inst_HLGPI0 } } } { "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_io_hps_io_gpio_inst_HLGPI0" } } } } { "interconexion/synthesis/interconexion.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/interconexion.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/" { { 0 { 0 ""} 0 368 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169044 "I/O bank %1!s! does not support I/O standard %2!s! for pin %3!s!" 0 0 "Fitter" 0 -1 1504103476295 ""}
{ "Error" "EFIOMGR_IO_BANK_INVALID_IOSTD" "6A 2.5 V hps_io_hps_io_gpio_inst_HLGPI1 " "I/O bank 6A does not support I/O standard 2.5 V for pin hps_io_hps_io_gpio_inst_HLGPI1" {  } { { "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { hps_io_hps_io_gpio_inst_HLGPI1 } } } { "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_io_hps_io_gpio_inst_HLGPI1" } } } } { "interconexion/synthesis/interconexion.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/interconexion.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/" { { 0 { 0 ""} 0 369 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169044 "I/O bank %1!s! does not support I/O standard %2!s! for pin %3!s!" 0 0 "Fitter" 0 -1 1504103476295 ""}
{ "Error" "EFIOMGR_IO_BANK_INVALID_IOSTD" "6B 2.5 V hps_io_hps_io_gpio_inst_HLGPI10 " "I/O bank 6B does not support I/O standard 2.5 V for pin hps_io_hps_io_gpio_inst_HLGPI10" {  } { { "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { hps_io_hps_io_gpio_inst_HLGPI10 } } } { "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_io_hps_io_gpio_inst_HLGPI10" } } } } { "interconexion/synthesis/interconexion.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/interconexion.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/" { { 0 { 0 ""} 0 378 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169044 "I/O bank %1!s! does not support I/O standard %2!s! for pin %3!s!" 0 0 "Fitter" 0 -1 1504103476295 ""}
{ "Error" "EFIOMGR_IO_BANK_INVALID_IOSTD" "6B 2.5 V hps_io_hps_io_gpio_inst_HLGPI11 " "I/O bank 6B does not support I/O standard 2.5 V for pin hps_io_hps_io_gpio_inst_HLGPI11" {  } { { "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { hps_io_hps_io_gpio_inst_HLGPI11 } } } { "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_io_hps_io_gpio_inst_HLGPI11" } } } } { "interconexion/synthesis/interconexion.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/interconexion.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/" { { 0 { 0 ""} 0 379 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169044 "I/O bank %1!s! does not support I/O standard %2!s! for pin %3!s!" 0 0 "Fitter" 0 -1 1504103476296 ""}
{ "Error" "EFIOMGR_IO_BANK_INVALID_IOSTD" "6B 2.5 V hps_io_hps_io_gpio_inst_HLGPI12 " "I/O bank 6B does not support I/O standard 2.5 V for pin hps_io_hps_io_gpio_inst_HLGPI12" {  } { { "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { hps_io_hps_io_gpio_inst_HLGPI12 } } } { "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_io_hps_io_gpio_inst_HLGPI12" } } } } { "interconexion/synthesis/interconexion.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/interconexion.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/" { { 0 { 0 ""} 0 380 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169044 "I/O bank %1!s! does not support I/O standard %2!s! for pin %3!s!" 0 0 "Fitter" 0 -1 1504103476296 ""}
{ "Error" "EFIOMGR_IO_BANK_INVALID_IOSTD" "6B 2.5 V hps_io_hps_io_gpio_inst_HLGPI13 " "I/O bank 6B does not support I/O standard 2.5 V for pin hps_io_hps_io_gpio_inst_HLGPI13" {  } { { "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { hps_io_hps_io_gpio_inst_HLGPI13 } } } { "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_io_hps_io_gpio_inst_HLGPI13" } } } } { "interconexion/synthesis/interconexion.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/interconexion.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/" { { 0 { 0 ""} 0 381 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169044 "I/O bank %1!s! does not support I/O standard %2!s! for pin %3!s!" 0 0 "Fitter" 0 -1 1504103476296 ""}
{ "Error" "EFIOMGR_IO_BANK_INVALID_IOSTD" "6A 2.5 V hps_io_hps_io_gpio_inst_HLGPI2 " "I/O bank 6A does not support I/O standard 2.5 V for pin hps_io_hps_io_gpio_inst_HLGPI2" {  } { { "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { hps_io_hps_io_gpio_inst_HLGPI2 } } } { "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_io_hps_io_gpio_inst_HLGPI2" } } } } { "interconexion/synthesis/interconexion.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/interconexion.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/" { { 0 { 0 ""} 0 370 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169044 "I/O bank %1!s! does not support I/O standard %2!s! for pin %3!s!" 0 0 "Fitter" 0 -1 1504103476296 ""}
{ "Error" "EFIOMGR_IO_BANK_INVALID_IOSTD" "6A 2.5 V hps_io_hps_io_gpio_inst_HLGPI3 " "I/O bank 6A does not support I/O standard 2.5 V for pin hps_io_hps_io_gpio_inst_HLGPI3" {  } { { "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { hps_io_hps_io_gpio_inst_HLGPI3 } } } { "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_io_hps_io_gpio_inst_HLGPI3" } } } } { "interconexion/synthesis/interconexion.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/interconexion.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/" { { 0 { 0 ""} 0 371 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169044 "I/O bank %1!s! does not support I/O standard %2!s! for pin %3!s!" 0 0 "Fitter" 0 -1 1504103476296 ""}
{ "Error" "EFIOMGR_IO_BANK_INVALID_IOSTD" "6B 2.5 V hps_io_hps_io_gpio_inst_HLGPI4 " "I/O bank 6B does not support I/O standard 2.5 V for pin hps_io_hps_io_gpio_inst_HLGPI4" {  } { { "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { hps_io_hps_io_gpio_inst_HLGPI4 } } } { "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_io_hps_io_gpio_inst_HLGPI4" } } } } { "interconexion/synthesis/interconexion.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/interconexion.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/" { { 0 { 0 ""} 0 372 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169044 "I/O bank %1!s! does not support I/O standard %2!s! for pin %3!s!" 0 0 "Fitter" 0 -1 1504103476296 ""}
{ "Error" "EFIOMGR_IO_BANK_INVALID_IOSTD" "6B 2.5 V hps_io_hps_io_gpio_inst_HLGPI5 " "I/O bank 6B does not support I/O standard 2.5 V for pin hps_io_hps_io_gpio_inst_HLGPI5" {  } { { "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { hps_io_hps_io_gpio_inst_HLGPI5 } } } { "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_io_hps_io_gpio_inst_HLGPI5" } } } } { "interconexion/synthesis/interconexion.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/interconexion.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/" { { 0 { 0 ""} 0 373 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169044 "I/O bank %1!s! does not support I/O standard %2!s! for pin %3!s!" 0 0 "Fitter" 0 -1 1504103476296 ""}
{ "Error" "EFIOMGR_IO_BANK_INVALID_IOSTD" "6B 2.5 V hps_io_hps_io_gpio_inst_HLGPI6 " "I/O bank 6B does not support I/O standard 2.5 V for pin hps_io_hps_io_gpio_inst_HLGPI6" {  } { { "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { hps_io_hps_io_gpio_inst_HLGPI6 } } } { "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_io_hps_io_gpio_inst_HLGPI6" } } } } { "interconexion/synthesis/interconexion.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/interconexion.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/" { { 0 { 0 ""} 0 374 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169044 "I/O bank %1!s! does not support I/O standard %2!s! for pin %3!s!" 0 0 "Fitter" 0 -1 1504103476296 ""}
{ "Error" "EFIOMGR_IO_BANK_INVALID_IOSTD" "6B 2.5 V hps_io_hps_io_gpio_inst_HLGPI7 " "I/O bank 6B does not support I/O standard 2.5 V for pin hps_io_hps_io_gpio_inst_HLGPI7" {  } { { "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { hps_io_hps_io_gpio_inst_HLGPI7 } } } { "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_io_hps_io_gpio_inst_HLGPI7" } } } } { "interconexion/synthesis/interconexion.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/interconexion.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/" { { 0 { 0 ""} 0 375 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169044 "I/O bank %1!s! does not support I/O standard %2!s! for pin %3!s!" 0 0 "Fitter" 0 -1 1504103476296 ""}
{ "Error" "EFIOMGR_IO_BANK_INVALID_IOSTD" "6B 2.5 V hps_io_hps_io_gpio_inst_HLGPI8 " "I/O bank 6B does not support I/O standard 2.5 V for pin hps_io_hps_io_gpio_inst_HLGPI8" {  } { { "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { hps_io_hps_io_gpio_inst_HLGPI8 } } } { "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_io_hps_io_gpio_inst_HLGPI8" } } } } { "interconexion/synthesis/interconexion.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/interconexion.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/" { { 0 { 0 ""} 0 376 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169044 "I/O bank %1!s! does not support I/O standard %2!s! for pin %3!s!" 0 0 "Fitter" 0 -1 1504103476296 ""}
{ "Error" "EFIOMGR_IO_BANK_INVALID_IOSTD" "6B 2.5 V hps_io_hps_io_gpio_inst_HLGPI9 " "I/O bank 6B does not support I/O standard 2.5 V for pin hps_io_hps_io_gpio_inst_HLGPI9" {  } { { "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { hps_io_hps_io_gpio_inst_HLGPI9 } } } { "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_io_hps_io_gpio_inst_HLGPI9" } } } } { "interconexion/synthesis/interconexion.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/interconexion.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/" { { 0 { 0 ""} 0 377 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169044 "I/O bank %1!s! does not support I/O standard %2!s! for pin %3!s!" 0 0 "Fitter" 0 -1 1504103476296 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1504103476298 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1504103480752 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "1 " "Following 1 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "sdram_wire_cke VCC " "Pin sdram_wire_cke has VCC driving its datain port" {  } { { "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { sdram_wire_cke } } } { "interconexion/synthesis/interconexion.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/interconexion.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/" { { 0 { 0 ""} 0 397 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1504103480760 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1504103480760 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs_n 2.5 V " "Type bi-directional pin memory_mem_dqs_n uses the 2.5 V I/O standard" {  } { { "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { memory_mem_dqs_n } } } { "interconexion/synthesis/interconexion.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/interconexion.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/" { { 0 { 0 ""} 0 391 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1504103480760 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1504103480760 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs 2.5 V " "Type bi-directional pin memory_mem_dqs uses the 2.5 V I/O standard" {  } { { "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { memory_mem_dqs } } } { "interconexion/synthesis/interconexion.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/interconexion.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/" { { 0 { 0 ""} 0 390 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1504103480760 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1504103480760 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[7\] 2.5 V " "Type bi-directional pin memory_mem_dq\[7\] uses the 2.5 V I/O standard" {  } { { "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[7] } } } { "interconexion/synthesis/interconexion.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/interconexion.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/" { { 0 { 0 ""} 0 314 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1504103480760 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1504103480760 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[6\] 2.5 V " "Type bi-directional pin memory_mem_dq\[6\] uses the 2.5 V I/O standard" {  } { { "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[6] } } } { "interconexion/synthesis/interconexion.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/interconexion.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/" { { 0 { 0 ""} 0 313 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1504103480760 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1504103480760 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[5\] 2.5 V " "Type bi-directional pin memory_mem_dq\[5\] uses the 2.5 V I/O standard" {  } { { "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[5] } } } { "interconexion/synthesis/interconexion.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/interconexion.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/" { { 0 { 0 ""} 0 312 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1504103480760 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1504103480760 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[4\] 2.5 V " "Type bi-directional pin memory_mem_dq\[4\] uses the 2.5 V I/O standard" {  } { { "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[4] } } } { "interconexion/synthesis/interconexion.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/interconexion.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/" { { 0 { 0 ""} 0 311 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1504103480760 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1504103480760 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[3\] 2.5 V " "Type bi-directional pin memory_mem_dq\[3\] uses the 2.5 V I/O standard" {  } { { "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[3] } } } { "interconexion/synthesis/interconexion.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/interconexion.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/" { { 0 { 0 ""} 0 310 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1504103480760 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1504103480760 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[2\] 2.5 V " "Type bi-directional pin memory_mem_dq\[2\] uses the 2.5 V I/O standard" {  } { { "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[2] } } } { "interconexion/synthesis/interconexion.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/interconexion.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/" { { 0 { 0 ""} 0 309 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1504103480760 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1504103480760 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[1\] 2.5 V " "Type bi-directional pin memory_mem_dq\[1\] uses the 2.5 V I/O standard" {  } { { "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[1] } } } { "interconexion/synthesis/interconexion.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/interconexion.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/" { { 0 { 0 ""} 0 308 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1504103480760 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1504103480760 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[0\] 2.5 V " "Type bi-directional pin memory_mem_dq\[0\] uses the 2.5 V I/O standard" {  } { { "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebastian95/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[0] } } } { "interconexion/synthesis/interconexion.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/interconexion.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/" { { 0 { 0 ""} 0 307 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1504103480760 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1504103480760 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1504103480760 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1504103480761 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 29 s 6 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 29 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1131 " "Peak virtual memory: 1131 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1504103481256 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Aug 30 08:31:21 2017 " "Processing ended: Wed Aug 30 08:31:21 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1504103481256 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1504103481256 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1504103481256 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1504103481256 ""}
