// Seed: 3669328623
module module_0 (
    output wor id_0,
    output supply0 id_1,
    input tri id_2,
    input tri id_3,
    output wor id_4,
    output uwire id_5
    , id_14,
    input uwire id_6,
    output wand id_7,
    input tri id_8,
    input wand id_9,
    input wand id_10,
    input supply1 id_11,
    input supply0 id_12
);
  wire id_15;
  wire id_16;
endmodule
module module_1 (
    input wand id_0,
    input tri1 id_1,
    input tri1 id_2,
    input wor id_3,
    input tri id_4,
    output supply1 id_5,
    output tri1 id_6,
    input wire id_7,
    input wire id_8,
    input tri1 id_9,
    output supply0 id_10,
    output tri0 id_11,
    output supply0 id_12,
    output uwire id_13,
    input wire id_14,
    input tri1 id_15,
    output wand id_16,
    input wire id_17,
    output tri1 id_18,
    input uwire id_19,
    input wand id_20,
    input tri1 id_21,
    input wand id_22,
    output wor id_23,
    output tri1 id_24,
    input supply1 id_25,
    input supply0 id_26,
    input tri0 id_27,
    output wand id_28,
    input wire id_29,
    input tri0 id_30,
    output wor id_31,
    output tri1 id_32,
    output tri0 id_33,
    input tri1 id_34,
    inout supply1 id_35,
    input tri0 id_36,
    input wand id_37,
    input wor id_38,
    input tri0 id_39,
    input tri id_40,
    input wand id_41,
    output supply0 id_42,
    input uwire id_43,
    input uwire id_44,
    input uwire id_45,
    output wire id_46,
    output uwire id_47,
    input uwire id_48,
    input tri id_49,
    input wire id_50,
    output wand id_51,
    input wand id_52,
    input uwire id_53
    , id_57,
    input wand id_54,
    output tri0 id_55
);
  assign id_42 = 1 == id_15;
  wire id_58;
  supply1 id_59 = 1;
  module_0(
      id_35, id_47, id_8, id_29, id_31, id_32, id_52, id_46, id_38, id_4, id_2, id_38, id_44
  );
endmodule
