# RSA-on-FPGA
FPGA Implementation of RSA Algorithm using Xilinx Vivado 2020.2
Implementation: Staright forward implementation using FSM approach and binary eponentiation.
Specs: 32-bit key, 128-bit message, 16-bit prime numbers
