

================================================================
== Vitis HLS Report for 'conv2'
================================================================
* Date:           Mon Oct 30 15:46:54 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +------------+------------+------------+------------+------------+------------+---------+
    |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
    |     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
    +------------+------------+------------+------------+------------+------------+---------+
    |  1270335406|  1270335406|  12.703 sec|  12.703 sec|  1270335406|  1270335406|       no|
    +------------+------------+------------+------------+------------+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+------------+------------+----------+-----------+-----------+-------+----------+
        |                           |     Latency (cycles)    | Iteration|  Initiation Interval  |  Trip |          |
        |         Loop Name         |     min    |     max    |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------------+------------+------------+----------+-----------+-----------+-------+----------+
        |- TJ                       |  1270335405|  1270335405|  84689027|          -|          -|     15|        no|
        | + TI                      |    84689025|    84689025|   5645935|          -|          -|     15|        no|
        |  ++ TI.1                  |       18496|       18496|         1|          -|          -|  18496|        no|
        |  ++ VITIS_LOOP_109_1      |       66496|       66496|      1039|          -|          -|     64|        no|
        |   +++ VITIS_LOOP_110_2    |        1037|        1037|        61|          -|          -|     17|        no|
        |    ++++ VITIS_LOOP_111_3  |          51|          51|         3|          -|          -|     17|        no|
        |  ++ NOUT                  |     5421024|     5421024|    169407|          -|          -|     32|        no|
        |   +++ TY                  |      169405|      169405|      9965|          -|          -|     17|        no|
        |    ++++ TX                |        9963|        9963|       586|          -|          -|     17|        no|
        |     +++++ NIN             |         576|         576|         9|          -|          -|     64|        no|
        |  ++ VITIS_LOOP_131_1      |      130657|      130657|      4083|          -|          -|     32|        no|
        |   +++ VITIS_LOOP_132_2    |        4080|        4080|       240|          -|          -|     17|        no|
        |    ++++ VITIS_LOOP_133_3  |         238|         238|        14|          -|          -|     17|        no|
        |  ++ TI.5                  |        9248|        9248|         1|          -|          -|   9248|        no|
        +---------------------------+------------+------------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 63
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 4 5 
5 --> 6 18 
6 --> 7 5 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 6 
16 --> 17 
17 --> 15 
18 --> 38 19 
19 --> 20 18 
20 --> 21 
21 --> 22 19 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 20 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 29 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 63 
48 --> 49 46 
49 --> 50 48 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 49 
63 --> 63 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%tj = alloca i32 1"   --->   Operation 64 'alloca' 'tj' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_7, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_45, void @empty_32, void @empty, i32 16, i32 16, i32 16, i32 16, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap" [src/conv2.cpp:10]   --->   Operation 66 'read' 'output_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%conv2_biases_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv2_biases" [src/conv2.cpp:10]   --->   Operation 67 'read' 'conv2_biases_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%conv2_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv2_weights" [src/conv2.cpp:10]   --->   Operation 68 'read' 'conv2_weights_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap" [src/conv2.cpp:10]   --->   Operation 69 'read' 'input_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %conv2_biases_read, i32 2, i32 63" [src/conv2.cpp:131->src/conv2.cpp:74]   --->   Operation 70 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln131 = sext i62 %trunc_ln" [src/conv2.cpp:131->src/conv2.cpp:74]   --->   Operation 71 'sext' 'sext_ln131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln131" [src/conv2.cpp:131->src/conv2.cpp:74]   --->   Operation 72 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.42ns)   --->   "%store_ln32 = store i4 0, i4 %tj" [src/conv2.cpp:32]   --->   Operation 73 'store' 'store_ln32' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln32 = br void %TI" [src/conv2.cpp:32]   --->   Operation 74 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.79>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%tj_2 = load i4 %tj" [src/conv2.cpp:32]   --->   Operation 75 'load' 'tj_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.79ns)   --->   "%icmp_ln32 = icmp_eq  i4 %tj_2, i4 15" [src/conv2.cpp:32]   --->   Operation 76 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.79ns)   --->   "%add_ln32 = add i4 %tj_2, i4 1" [src/conv2.cpp:32]   --->   Operation 77 'add' 'add_ln32' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %TI.split, void %for.end72" [src/conv2.cpp:32]   --->   Operation 78 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%speclooptripcount_ln32 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15" [src/conv2.cpp:32]   --->   Operation 79 'speclooptripcount' 'speclooptripcount_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [src/conv2.cpp:32]   --->   Operation 80 'specloopname' 'specloopname_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %tj_2, i4 %tj_2" [src/conv2.cpp:32]   --->   Operation 81 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.42ns)   --->   "%br_ln33 = br void %NOUT" [src/conv2.cpp:33]   --->   Operation 82 'br' 'br_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.42>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%ret_ln91 = ret" [src/conv2.cpp:91]   --->   Operation 83 'ret' 'ret_ln91' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.22>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%ti = phi i4 %add_ln33, void %_Z21export_buffer_tile_c2PA17_A17_fPA255_A255_fiiPf.exit, i4 0, void %TI.split" [src/conv2.cpp:107->src/conv2.cpp:43]   --->   Operation 84 'phi' 'ti' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.79ns)   --->   "%icmp_ln33 = icmp_eq  i4 %ti, i4 15" [src/conv2.cpp:33]   --->   Operation 85 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.79ns)   --->   "%add_ln33 = add i4 %ti, i4 1" [src/conv2.cpp:33]   --->   Operation 86 'add' 'add_ln33' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33, void %NOUT.split, void %for.inc70" [src/conv2.cpp:33]   --->   Operation 87 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%speclooptripcount_ln33 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15" [src/conv2.cpp:33]   --->   Operation 88 'speclooptripcount' 'speclooptripcount_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [src/conv2.cpp:33]   --->   Operation 89 'specloopname' 'specloopname_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.42ns)   --->   "%br_ln107 = br void %memset.loop.i" [src/conv2.cpp:107->src/conv2.cpp:43]   --->   Operation 90 'br' 'br_ln107' <Predicate = (!icmp_ln33)> <Delay = 0.42>
ST_3 : Operation 91 [1/1] (0.42ns)   --->   "%store_ln32 = store i4 %add_ln32, i4 %tj" [src/conv2.cpp:32]   --->   Operation 91 'store' 'store_ln32' <Predicate = (icmp_ln33)> <Delay = 0.42>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln32 = br void %TI" [src/conv2.cpp:32]   --->   Operation 92 'br' 'br_ln32' <Predicate = (icmp_ln33)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.07>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%empty = phi i15 0, void %NOUT.split, i15 %empty_85, void %memset.loop.i.split"   --->   Operation 93 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.84ns)   --->   "%exitcond6 = icmp_eq  i15 %empty, i15 18496"   --->   Operation 94 'icmp' 'exitcond6' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.84ns)   --->   "%empty_85 = add i15 %empty, i15 1"   --->   Operation 95 'add' 'empty_85' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond6, void %memset.loop.i.split, void %VITIS_LOOP_109_1.i"   --->   Operation 96 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 18496, i64 18496, i64 18496"   --->   Operation 97 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%p_cast59 = zext i15 %empty"   --->   Operation 98 'zext' 'p_cast59' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%input_fm_buffer_1_addr = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %p_cast59"   --->   Operation 99 'getelementptr' 'input_fm_buffer_1_addr' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i15 %input_fm_buffer_1_addr"   --->   Operation 100 'store' 'store_ln0' <Predicate = (!exitcond6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18496> <RAM>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.i"   --->   Operation 101 'br' 'br_ln0' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln107 = zext i4 %ti" [src/conv2.cpp:107->src/conv2.cpp:43]   --->   Operation 102 'zext' 'zext_ln107' <Predicate = (exitcond6)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %ti, i4 0" [src/conv2.cpp:107->src/conv2.cpp:43]   --->   Operation 103 'bitconcatenate' 'shl_ln' <Predicate = (exitcond6)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.42ns)   --->   "%br_ln109 = br void %VITIS_LOOP_110_2.i" [src/conv2.cpp:109->src/conv2.cpp:43]   --->   Operation 104 'br' 'br_ln109' <Predicate = (exitcond6)> <Delay = 0.42>

State 5 <SV = 4> <Delay = 0.93>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%nin = phi i7 %add_ln109, void %for.inc25.i, i7 0, void %VITIS_LOOP_109_1.i" [src/conv2.cpp:109->src/conv2.cpp:43]   --->   Operation 105 'phi' 'nin' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%phi_mul = phi i24 %add_ln109_1, void %for.inc25.i, i24 0, void %VITIS_LOOP_109_1.i" [src/conv2.cpp:109->src/conv2.cpp:43]   --->   Operation 106 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln109 = zext i24 %phi_mul" [src/conv2.cpp:109->src/conv2.cpp:43]   --->   Operation 107 'zext' 'zext_ln109' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.93ns)   --->   "%add_ln109_1 = add i24 %phi_mul, i24 260100" [src/conv2.cpp:109->src/conv2.cpp:43]   --->   Operation 108 'add' 'add_ln109_1' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln118 = zext i7 %nin" [src/conv2.cpp:118->src/conv2.cpp:43]   --->   Operation 109 'zext' 'zext_ln118' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %nin, i4 0" [src/conv2.cpp:118->src/conv2.cpp:43]   --->   Operation 110 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln118_1 = zext i11 %tmp_7" [src/conv2.cpp:118->src/conv2.cpp:43]   --->   Operation 111 'zext' 'zext_ln118_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.79ns)   --->   "%add_ln118 = add i12 %zext_ln118_1, i12 %zext_ln118" [src/conv2.cpp:118->src/conv2.cpp:43]   --->   Operation 112 'add' 'add_ln118' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.77ns)   --->   "%icmp_ln109 = icmp_eq  i7 %nin, i7 64" [src/conv2.cpp:109->src/conv2.cpp:43]   --->   Operation 113 'icmp' 'icmp_ln109' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.77ns)   --->   "%add_ln109 = add i7 %nin, i7 1" [src/conv2.cpp:109->src/conv2.cpp:43]   --->   Operation 114 'add' 'add_ln109' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %icmp_ln109, void %VITIS_LOOP_110_2.i.split, void %TY.preheader" [src/conv2.cpp:109->src/conv2.cpp:43]   --->   Operation 115 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%speclooptripcount_ln109 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/conv2.cpp:109->src/conv2.cpp:43]   --->   Operation 116 'speclooptripcount' 'speclooptripcount_ln109' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%specloopname_ln109 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [src/conv2.cpp:109->src/conv2.cpp:43]   --->   Operation 117 'specloopname' 'specloopname_ln109' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.42ns)   --->   "%br_ln110 = br void %VITIS_LOOP_111_3.i" [src/conv2.cpp:110->src/conv2.cpp:43]   --->   Operation 118 'br' 'br_ln110' <Predicate = (!icmp_ln109)> <Delay = 0.42>
ST_5 : Operation 119 [1/1] (0.42ns)   --->   "%br_ln0 = br void %TY"   --->   Operation 119 'br' 'br_ln0' <Predicate = (icmp_ln109)> <Delay = 0.42>

State 6 <SV = 5> <Delay = 3.39>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%by = phi i5 %add_ln110, void %for.inc22.i, i5 0, void %VITIS_LOOP_110_2.i.split" [src/conv2.cpp:110->src/conv2.cpp:43]   --->   Operation 120 'phi' 'by' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln118_2 = zext i5 %by" [src/conv2.cpp:118->src/conv2.cpp:43]   --->   Operation 121 'zext' 'zext_ln118_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.80ns)   --->   "%add_ln118_1 = add i12 %add_ln118, i12 %zext_ln118_2" [src/conv2.cpp:118->src/conv2.cpp:43]   --->   Operation 122 'add' 'add_ln118_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln118_3 = zext i12 %add_ln118_1" [src/conv2.cpp:118->src/conv2.cpp:43]   --->   Operation 123 'zext' 'zext_ln118_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln118 = trunc i12 %add_ln118_1" [src/conv2.cpp:118->src/conv2.cpp:43]   --->   Operation 124 'trunc' 'trunc_ln118' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %trunc_ln118, i4 0" [src/conv2.cpp:118->src/conv2.cpp:43]   --->   Operation 125 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.84ns)   --->   "%add_ln118_2 = add i15 %p_shl1, i15 %zext_ln118_3" [src/conv2.cpp:118->src/conv2.cpp:43]   --->   Operation 126 'add' 'add_ln118_2' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i5 %by" [src/conv2.cpp:110->src/conv2.cpp:43]   --->   Operation 127 'zext' 'zext_ln110' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.78ns)   --->   "%icmp_ln110 = icmp_eq  i5 %by, i5 17" [src/conv2.cpp:110->src/conv2.cpp:43]   --->   Operation 128 'icmp' 'icmp_ln110' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 129 [1/1] (0.78ns)   --->   "%add_ln110 = add i5 %by, i5 1" [src/conv2.cpp:110->src/conv2.cpp:43]   --->   Operation 129 'add' 'add_ln110' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln110 = br i1 %icmp_ln110, void %VITIS_LOOP_111_3.i.split, void %for.inc25.i" [src/conv2.cpp:110->src/conv2.cpp:43]   --->   Operation 130 'br' 'br_ln110' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.76ns)   --->   "%empty_86 = add i8 %zext_ln110, i8 %tmp_4" [src/conv2.cpp:110->src/conv2.cpp:43]   --->   Operation 131 'add' 'empty_86' <Predicate = (!icmp_ln110)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %empty_86, i10 0" [src/conv2.cpp:110->src/conv2.cpp:43]   --->   Operation 132 'bitconcatenate' 'p_shl4' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%p_shl4_cast = zext i18 %p_shl4" [src/conv2.cpp:110->src/conv2.cpp:43]   --->   Operation 133 'zext' 'p_shl4_cast' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%p_shl5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %empty_86, i2 0" [src/conv2.cpp:110->src/conv2.cpp:43]   --->   Operation 134 'bitconcatenate' 'p_shl5' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%p_shl5_cast = zext i10 %p_shl5" [src/conv2.cpp:110->src/conv2.cpp:43]   --->   Operation 135 'zext' 'p_shl5_cast' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (0.87ns)   --->   "%empty_87 = sub i19 %p_shl4_cast, i19 %p_shl5_cast" [src/conv2.cpp:110->src/conv2.cpp:43]   --->   Operation 136 'sub' 'empty_87' <Predicate = (!icmp_ln110)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%p_cast10 = sext i19 %empty_87" [src/conv2.cpp:110->src/conv2.cpp:43]   --->   Operation 137 'sext' 'p_cast10' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 %ti, i4 %ti, i2 0" [src/conv2.cpp:107->src/conv2.cpp:43]   --->   Operation 138 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_cast = zext i10 %tmp" [src/conv2.cpp:107->src/conv2.cpp:43]   --->   Operation 139 'zext' 'tmp_cast' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (0.93ns)   --->   "%tmp2 = add i25 %zext_ln109, i25 %p_cast10" [src/conv2.cpp:109->src/conv2.cpp:43]   --->   Operation 140 'add' 'tmp2' <Predicate = (!icmp_ln110)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%tmp2_cast = sext i25 %tmp2" [src/conv2.cpp:109->src/conv2.cpp:43]   --->   Operation 141 'sext' 'tmp2_cast' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i64 %tmp2_cast, i64 %input_ftmap_read" [src/conv2.cpp:109->src/conv2.cpp:43]   --->   Operation 142 'add' 'tmp1' <Predicate = (!icmp_ln110)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 143 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%empty_88 = add i64 %tmp1, i64 %tmp_cast" [src/conv2.cpp:109->src/conv2.cpp:43]   --->   Operation 143 'add' 'empty_88' <Predicate = (!icmp_ln110)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_88, i32 2, i32 63" [src/conv2.cpp:111->src/conv2.cpp:43]   --->   Operation 144 'partselect' 'trunc_ln9' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln111 = sext i62 %trunc_ln9" [src/conv2.cpp:111->src/conv2.cpp:43]   --->   Operation 145 'sext' 'sext_ln111' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%gmem_addr_8 = getelementptr i32 %gmem, i64 %sext_ln111" [src/conv2.cpp:111->src/conv2.cpp:43]   --->   Operation 146 'getelementptr' 'gmem_addr_8' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln109 = br void %VITIS_LOOP_110_2.i" [src/conv2.cpp:109->src/conv2.cpp:43]   --->   Operation 147 'br' 'br_ln109' <Predicate = (icmp_ln110)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 148 [8/8] (7.30ns)   --->   "%empty_89 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_8, i32 17" [src/conv2.cpp:111->src/conv2.cpp:43]   --->   Operation 148 'readreq' 'empty_89' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 149 [7/8] (7.30ns)   --->   "%empty_89 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_8, i32 17" [src/conv2.cpp:111->src/conv2.cpp:43]   --->   Operation 149 'readreq' 'empty_89' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 150 [6/8] (7.30ns)   --->   "%empty_89 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_8, i32 17" [src/conv2.cpp:111->src/conv2.cpp:43]   --->   Operation 150 'readreq' 'empty_89' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 151 [5/8] (7.30ns)   --->   "%empty_89 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_8, i32 17" [src/conv2.cpp:111->src/conv2.cpp:43]   --->   Operation 151 'readreq' 'empty_89' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 152 [4/8] (7.30ns)   --->   "%empty_89 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_8, i32 17" [src/conv2.cpp:111->src/conv2.cpp:43]   --->   Operation 152 'readreq' 'empty_89' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 153 [3/8] (7.30ns)   --->   "%empty_89 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_8, i32 17" [src/conv2.cpp:111->src/conv2.cpp:43]   --->   Operation 153 'readreq' 'empty_89' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 154 [2/8] (7.30ns)   --->   "%empty_89 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_8, i32 17" [src/conv2.cpp:111->src/conv2.cpp:43]   --->   Operation 154 'readreq' 'empty_89' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 155 [1/1] (0.00ns)   --->   "%speclooptripcount_ln110 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv2.cpp:110->src/conv2.cpp:43]   --->   Operation 155 'speclooptripcount' 'speclooptripcount_ln110' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 156 [1/1] (0.00ns)   --->   "%specloopname_ln110 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [src/conv2.cpp:110->src/conv2.cpp:43]   --->   Operation 156 'specloopname' 'specloopname_ln110' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 157 [1/8] (7.30ns)   --->   "%empty_89 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_8, i32 17" [src/conv2.cpp:111->src/conv2.cpp:43]   --->   Operation 157 'readreq' 'empty_89' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 158 [1/1] (0.42ns)   --->   "%br_ln111 = br void %for.inc.i" [src/conv2.cpp:111->src/conv2.cpp:43]   --->   Operation 158 'br' 'br_ln111' <Predicate = true> <Delay = 0.42>

State 15 <SV = 14> <Delay = 0.84>
ST_15 : Operation 159 [1/1] (0.00ns)   --->   "%bx = phi i5 %add_ln111, void %for.inc.i.split, i5 0, void %VITIS_LOOP_111_3.i.split" [src/conv2.cpp:111->src/conv2.cpp:43]   --->   Operation 159 'phi' 'bx' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln118_4 = zext i5 %bx" [src/conv2.cpp:118->src/conv2.cpp:43]   --->   Operation 160 'zext' 'zext_ln118_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 161 [1/1] (0.84ns)   --->   "%add_ln118_3 = add i15 %add_ln118_2, i15 %zext_ln118_4" [src/conv2.cpp:118->src/conv2.cpp:43]   --->   Operation 161 'add' 'add_ln118_3' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln118_5 = zext i15 %add_ln118_3" [src/conv2.cpp:118->src/conv2.cpp:43]   --->   Operation 162 'zext' 'zext_ln118_5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 163 [1/1] (0.00ns)   --->   "%input_fm_buffer_1_addr_1 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln118_5" [src/conv2.cpp:118->src/conv2.cpp:43]   --->   Operation 163 'getelementptr' 'input_fm_buffer_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 164 [1/1] (0.78ns)   --->   "%icmp_ln111 = icmp_eq  i5 %bx, i5 17" [src/conv2.cpp:111->src/conv2.cpp:43]   --->   Operation 164 'icmp' 'icmp_ln111' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 165 [1/1] (0.78ns)   --->   "%add_ln111 = add i5 %bx, i5 1" [src/conv2.cpp:111->src/conv2.cpp:43]   --->   Operation 165 'add' 'add_ln111' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln111 = br i1 %icmp_ln111, void %for.inc.i.split, void %for.inc22.i" [src/conv2.cpp:111->src/conv2.cpp:43]   --->   Operation 166 'br' 'br_ln111' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln110 = br void %VITIS_LOOP_111_3.i" [src/conv2.cpp:110->src/conv2.cpp:43]   --->   Operation 167 'br' 'br_ln110' <Predicate = (icmp_ln111)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 168 [1/1] (7.30ns)   --->   "%gmem_addr_8_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_8" [src/conv2.cpp:118->src/conv2.cpp:43]   --->   Operation 168 'read' 'gmem_addr_8_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 1.23>
ST_17 : Operation 169 [1/1] (0.00ns)   --->   "%speclooptripcount_ln111 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv2.cpp:111->src/conv2.cpp:43]   --->   Operation 169 'speclooptripcount' 'speclooptripcount_ln111' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 170 [1/1] (0.00ns)   --->   "%specloopname_ln111 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [src/conv2.cpp:111->src/conv2.cpp:43]   --->   Operation 170 'specloopname' 'specloopname_ln111' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 171 [1/1] (0.00ns)   --->   "%bitcast_ln118 = bitcast i32 %gmem_addr_8_read" [src/conv2.cpp:118->src/conv2.cpp:43]   --->   Operation 171 'bitcast' 'bitcast_ln118' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 172 [1/1] (1.23ns)   --->   "%store_ln118 = store i32 %bitcast_ln118, i15 %input_fm_buffer_1_addr_1" [src/conv2.cpp:118->src/conv2.cpp:43]   --->   Operation 172 'store' 'store_ln118' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18496> <RAM>
ST_17 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln111 = br void %for.inc.i" [src/conv2.cpp:111->src/conv2.cpp:43]   --->   Operation 173 'br' 'br_ln111' <Predicate = true> <Delay = 0.00>

State 18 <SV = 5> <Delay = 1.08>
ST_18 : Operation 174 [1/1] (0.00ns)   --->   "%nout = phi i6 %add_ln47, void %for.inc64, i6 0, void %TY.preheader" [src/conv2.cpp:47]   --->   Operation 174 'phi' 'nout' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 175 [1/1] (0.00ns)   --->   "%nout_cast = zext i6 %nout" [src/conv2.cpp:47]   --->   Operation 175 'zext' 'nout_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %nout, i4 0" [src/conv2.cpp:47]   --->   Operation 176 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_8_cast = zext i10 %tmp_8" [src/conv2.cpp:47]   --->   Operation 177 'zext' 'tmp_8_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 178 [1/1] (0.78ns)   --->   "%empty_90 = add i11 %tmp_8_cast, i11 %nout_cast" [src/conv2.cpp:47]   --->   Operation 178 'add' 'empty_90' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 179 [1/1] (0.78ns)   --->   "%icmp_ln47 = icmp_eq  i6 %nout, i6 32" [src/conv2.cpp:47]   --->   Operation 179 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 180 [1/1] (0.78ns)   --->   "%add_ln47 = add i6 %nout, i6 1" [src/conv2.cpp:47]   --->   Operation 180 'add' 'add_ln47' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %icmp_ln47, void %TY.split, void %for.inc67" [src/conv2.cpp:47]   --->   Operation 181 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 182 [1/1] (0.00ns)   --->   "%speclooptripcount_ln47 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [src/conv2.cpp:47]   --->   Operation 182 'speclooptripcount' 'speclooptripcount_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_18 : Operation 183 [1/1] (0.00ns)   --->   "%specloopname_ln47 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [src/conv2.cpp:47]   --->   Operation 183 'specloopname' 'specloopname_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_18 : Operation 184 [1/1] (0.00ns)   --->   "%trunc_ln49 = trunc i6 %nout" [src/conv2.cpp:49]   --->   Operation 184 'trunc' 'trunc_ln49' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_18 : Operation 185 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %trunc_ln49, i8 0" [src/conv2.cpp:49]   --->   Operation 185 'bitconcatenate' 'shl_ln3' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_18 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i13 %shl_ln3" [src/conv2.cpp:49]   --->   Operation 186 'zext' 'zext_ln49' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_18 : Operation 187 [1/1] (1.08ns)   --->   "%add_ln49 = add i64 %zext_ln49, i64 %conv2_weights_read" [src/conv2.cpp:49]   --->   Operation 187 'add' 'add_ln49' <Predicate = (!icmp_ln47)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 188 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln49, i32 2, i32 63" [src/conv2.cpp:62]   --->   Operation 188 'partselect' 'trunc_ln8' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_18 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln62 = sext i62 %trunc_ln8" [src/conv2.cpp:62]   --->   Operation 189 'sext' 'sext_ln62' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_18 : Operation 190 [1/1] (0.00ns)   --->   "%gmem_addr_7 = getelementptr i32 %gmem, i64 %sext_ln62" [src/conv2.cpp:62]   --->   Operation 190 'getelementptr' 'gmem_addr_7' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_18 : Operation 191 [1/1] (0.42ns)   --->   "%br_ln49 = br void %TX" [src/conv2.cpp:49]   --->   Operation 191 'br' 'br_ln49' <Predicate = (!icmp_ln47)> <Delay = 0.42>

State 19 <SV = 6> <Delay = 1.62>
ST_19 : Operation 192 [1/1] (0.00ns)   --->   "%ty = phi i5 %add_ln49_1, void %for.inc61, i5 0, void %TY.split" [src/conv2.cpp:49]   --->   Operation 192 'phi' 'ty' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 193 [1/1] (0.00ns)   --->   "%ty_cast57 = zext i5 %ty" [src/conv2.cpp:49]   --->   Operation 193 'zext' 'ty_cast57' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 194 [1/1] (0.00ns)   --->   "%ty_cast = zext i5 %ty" [src/conv2.cpp:49]   --->   Operation 194 'zext' 'ty_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 195 [1/1] (0.79ns)   --->   "%empty_91 = add i11 %empty_90, i11 %ty_cast" [src/conv2.cpp:47]   --->   Operation 195 'add' 'empty_91' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 196 [1/1] (0.00ns)   --->   "%p_cast = zext i11 %empty_91" [src/conv2.cpp:47]   --->   Operation 196 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 197 [1/1] (0.00ns)   --->   "%empty_92 = trunc i11 %empty_91" [src/conv2.cpp:47]   --->   Operation 197 'trunc' 'empty_92' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 198 [1/1] (0.00ns)   --->   "%p_shl6 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %empty_92, i4 0" [src/conv2.cpp:47]   --->   Operation 198 'bitconcatenate' 'p_shl6' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 199 [1/1] (0.83ns)   --->   "%empty_93 = add i14 %p_shl6, i14 %p_cast" [src/conv2.cpp:47]   --->   Operation 199 'add' 'empty_93' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 200 [1/1] (0.78ns)   --->   "%icmp_ln49 = icmp_eq  i5 %ty, i5 17" [src/conv2.cpp:49]   --->   Operation 200 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 201 [1/1] (0.78ns)   --->   "%add_ln49_1 = add i5 %ty, i5 1" [src/conv2.cpp:49]   --->   Operation 201 'add' 'add_ln49_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 202 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %TX.split, void %for.inc64" [src/conv2.cpp:49]   --->   Operation 202 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 203 [1/1] (0.00ns)   --->   "%speclooptripcount_ln49 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv2.cpp:49]   --->   Operation 203 'speclooptripcount' 'speclooptripcount_ln49' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_19 : Operation 204 [1/1] (0.00ns)   --->   "%specloopname_ln49 = specloopname void @_ssdm_op_SpecLoopName, void @empty_46" [src/conv2.cpp:49]   --->   Operation 204 'specloopname' 'specloopname_ln49' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_19 : Operation 205 [1/1] (0.42ns)   --->   "%br_ln50 = br void %KY" [src/conv2.cpp:50]   --->   Operation 205 'br' 'br_ln50' <Predicate = (!icmp_ln49)> <Delay = 0.42>
ST_19 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln47 = br void %TY" [src/conv2.cpp:47]   --->   Operation 206 'br' 'br_ln47' <Predicate = (icmp_ln49)> <Delay = 0.00>

State 20 <SV = 7> <Delay = 0.83>
ST_20 : Operation 207 [1/1] (0.00ns)   --->   "%tx_3 = phi i5 %add_ln50, void %for.inc58, i5 0, void %TX.split" [src/conv2.cpp:50]   --->   Operation 207 'phi' 'tx_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 208 [1/1] (0.00ns)   --->   "%tx_3_cast = zext i5 %tx_3" [src/conv2.cpp:50]   --->   Operation 208 'zext' 'tx_3_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 209 [1/1] (0.83ns)   --->   "%empty_94 = add i14 %empty_93, i14 %tx_3_cast" [src/conv2.cpp:47]   --->   Operation 209 'add' 'empty_94' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 210 [1/1] (0.00ns)   --->   "%p_cast70 = zext i14 %empty_94" [src/conv2.cpp:47]   --->   Operation 210 'zext' 'p_cast70' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 211 [1/1] (0.00ns)   --->   "%output_fm_buffer_addr_1 = getelementptr i32 %output_fm_buffer, i64 0, i64 %p_cast70" [src/conv2.cpp:47]   --->   Operation 211 'getelementptr' 'output_fm_buffer_addr_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 212 [1/1] (0.78ns)   --->   "%icmp_ln50 = icmp_eq  i5 %tx_3, i5 17" [src/conv2.cpp:50]   --->   Operation 212 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 213 [1/1] (0.78ns)   --->   "%add_ln50 = add i5 %tx_3, i5 1" [src/conv2.cpp:50]   --->   Operation 213 'add' 'add_ln50' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 8> <Delay = 7.30>
ST_21 : Operation 214 [1/1] (0.00ns)   --->   "%tx_3_cast58 = zext i5 %tx_3" [src/conv2.cpp:50]   --->   Operation 214 'zext' 'tx_3_cast58' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 215 [1/1] (0.00ns)   --->   "%br_ln50 = br i1 %icmp_ln50, void %KY.split, void %for.inc61" [src/conv2.cpp:50]   --->   Operation 215 'br' 'br_ln50' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 216 [8/8] (7.30ns)   --->   "%empty_95 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_7, i32 64" [src/conv2.cpp:62]   --->   Operation 216 'readreq' 'empty_95' <Predicate = (!icmp_ln50)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 217 [1/1] (0.00ns)   --->   "%br_ln49 = br void %TX" [src/conv2.cpp:49]   --->   Operation 217 'br' 'br_ln49' <Predicate = (icmp_ln50)> <Delay = 0.00>

State 22 <SV = 9> <Delay = 7.30>
ST_22 : Operation 218 [7/8] (7.30ns)   --->   "%empty_95 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_7, i32 64" [src/conv2.cpp:62]   --->   Operation 218 'readreq' 'empty_95' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 10> <Delay = 7.30>
ST_23 : Operation 219 [6/8] (7.30ns)   --->   "%empty_95 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_7, i32 64" [src/conv2.cpp:62]   --->   Operation 219 'readreq' 'empty_95' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 11> <Delay = 7.30>
ST_24 : Operation 220 [5/8] (7.30ns)   --->   "%empty_95 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_7, i32 64" [src/conv2.cpp:62]   --->   Operation 220 'readreq' 'empty_95' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 12> <Delay = 7.30>
ST_25 : Operation 221 [4/8] (7.30ns)   --->   "%empty_95 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_7, i32 64" [src/conv2.cpp:62]   --->   Operation 221 'readreq' 'empty_95' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 13> <Delay = 7.30>
ST_26 : Operation 222 [3/8] (7.30ns)   --->   "%empty_95 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_7, i32 64" [src/conv2.cpp:62]   --->   Operation 222 'readreq' 'empty_95' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 14> <Delay = 7.30>
ST_27 : Operation 223 [2/2] (1.23ns)   --->   "%output_fm_buffer_load = load i14 %output_fm_buffer_addr_1" [src/conv2.cpp:65]   --->   Operation 223 'load' 'output_fm_buffer_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9248> <RAM>
ST_27 : Operation 224 [2/8] (7.30ns)   --->   "%empty_95 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_7, i32 64" [src/conv2.cpp:62]   --->   Operation 224 'readreq' 'empty_95' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 15> <Delay = 7.30>
ST_28 : Operation 225 [1/1] (0.00ns)   --->   "%speclooptripcount_ln50 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv2.cpp:50]   --->   Operation 225 'speclooptripcount' 'speclooptripcount_ln50' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 226 [1/1] (0.00ns)   --->   "%specloopname_ln50 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [src/conv2.cpp:50]   --->   Operation 226 'specloopname' 'specloopname_ln50' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 227 [1/2] (1.23ns)   --->   "%output_fm_buffer_load = load i14 %output_fm_buffer_addr_1" [src/conv2.cpp:65]   --->   Operation 227 'load' 'output_fm_buffer_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9248> <RAM>
ST_28 : Operation 228 [1/8] (7.30ns)   --->   "%empty_95 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_7, i32 64" [src/conv2.cpp:62]   --->   Operation 228 'readreq' 'empty_95' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 229 [1/1] (0.42ns)   --->   "%br_ln62 = br void %for.inc" [src/conv2.cpp:62]   --->   Operation 229 'br' 'br_ln62' <Predicate = true> <Delay = 0.42>

State 29 <SV = 16> <Delay = 2.83>
ST_29 : Operation 230 [1/1] (0.00ns)   --->   "%nin_2 = phi i7 %add_ln62, void %for.inc.split, i7 0, void %KY.split" [src/conv2.cpp:62]   --->   Operation 230 'phi' 'nin_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 231 [1/1] (0.00ns)   --->   "%empty_96 = phi i32 %add, void %for.inc.split, i32 %output_fm_buffer_load, void %KY.split" [src/conv2.cpp:65]   --->   Operation 231 'phi' 'empty_96' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i7 %nin_2" [src/conv2.cpp:65]   --->   Operation 232 'zext' 'zext_ln65' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %nin_2, i4 0" [src/conv2.cpp:65]   --->   Operation 233 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 234 [1/1] (0.00ns)   --->   "%zext_ln65_1 = zext i11 %tmp_1" [src/conv2.cpp:65]   --->   Operation 234 'zext' 'zext_ln65_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 235 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln65 = add i12 %zext_ln65_1, i12 %zext_ln65" [src/conv2.cpp:65]   --->   Operation 235 'add' 'add_ln65' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 236 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln65_1 = add i12 %add_ln65, i12 %ty_cast57" [src/conv2.cpp:65]   --->   Operation 236 'add' 'add_ln65_1' <Predicate = true> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln65_2 = zext i12 %add_ln65_1" [src/conv2.cpp:65]   --->   Operation 237 'zext' 'zext_ln65_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 238 [1/1] (0.00ns)   --->   "%trunc_ln65 = trunc i12 %add_ln65_1" [src/conv2.cpp:65]   --->   Operation 238 'trunc' 'trunc_ln65' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 239 [1/1] (0.00ns)   --->   "%p_shl7 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %trunc_ln65, i4 0" [src/conv2.cpp:65]   --->   Operation 239 'bitconcatenate' 'p_shl7' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 240 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln65_2 = add i15 %p_shl7, i15 %zext_ln65_2" [src/conv2.cpp:65]   --->   Operation 240 'add' 'add_ln65_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 241 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln65_3 = add i15 %add_ln65_2, i15 %tx_3_cast58" [src/conv2.cpp:65]   --->   Operation 241 'add' 'add_ln65_3' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln65_3 = zext i15 %add_ln65_3" [src/conv2.cpp:65]   --->   Operation 242 'zext' 'zext_ln65_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 243 [1/1] (0.00ns)   --->   "%input_fm_buffer_1_addr_2 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln65_3" [src/conv2.cpp:65]   --->   Operation 243 'getelementptr' 'input_fm_buffer_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 244 [1/1] (0.77ns)   --->   "%icmp_ln62 = icmp_eq  i7 %nin_2, i7 64" [src/conv2.cpp:62]   --->   Operation 244 'icmp' 'icmp_ln62' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 245 [1/1] (0.77ns)   --->   "%add_ln62 = add i7 %nin_2, i7 1" [src/conv2.cpp:62]   --->   Operation 245 'add' 'add_ln62' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 246 [1/1] (0.00ns)   --->   "%br_ln62 = br i1 %icmp_ln62, void %for.inc.split, void %for.inc58" [src/conv2.cpp:62]   --->   Operation 246 'br' 'br_ln62' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 247 [2/2] (1.23ns)   --->   "%input_fm_buffer_1_load = load i15 %input_fm_buffer_1_addr_2" [src/conv2.cpp:65]   --->   Operation 247 'load' 'input_fm_buffer_1_load' <Predicate = (!icmp_ln62)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18496> <RAM>
ST_29 : Operation 248 [1/1] (1.23ns)   --->   "%store_ln65 = store i32 %empty_96, i14 %output_fm_buffer_addr_1" [src/conv2.cpp:65]   --->   Operation 248 'store' 'store_ln65' <Predicate = (icmp_ln62)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9248> <RAM>
ST_29 : Operation 249 [1/1] (0.00ns)   --->   "%br_ln50 = br void %KY" [src/conv2.cpp:50]   --->   Operation 249 'br' 'br_ln50' <Predicate = (icmp_ln62)> <Delay = 0.00>

State 30 <SV = 17> <Delay = 7.30>
ST_30 : Operation 250 [1/1] (7.30ns)   --->   "%gmem_addr_7_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_7" [src/conv2.cpp:65]   --->   Operation 250 'read' 'gmem_addr_7_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 251 [1/2] (1.23ns)   --->   "%input_fm_buffer_1_load = load i15 %input_fm_buffer_1_addr_2" [src/conv2.cpp:65]   --->   Operation 251 'load' 'input_fm_buffer_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18496> <RAM>

State 31 <SV = 18> <Delay = 7.01>
ST_31 : Operation 252 [1/1] (0.00ns)   --->   "%bitcast_ln65 = bitcast i32 %gmem_addr_7_read" [src/conv2.cpp:65]   --->   Operation 252 'bitcast' 'bitcast_ln65' <Predicate = true> <Delay = 0.00>
ST_31 : [1/1] (0.47ns)   --->   Input mux for Operation 253 '%mul = fmul i32 %bitcast_ln65, i32 %input_fm_buffer_1_load'
ST_31 : Operation 253 [3/3] (6.54ns)   --->   "%mul = fmul i32 %bitcast_ln65, i32 %input_fm_buffer_1_load" [src/conv2.cpp:65]   --->   Operation 253 'fmul' 'mul' <Predicate = true> <Delay = 6.54> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 19> <Delay = 7.01>
ST_32 : Operation 254 [2/3] (7.01ns)   --->   "%mul = fmul i32 %bitcast_ln65, i32 %input_fm_buffer_1_load" [src/conv2.cpp:65]   --->   Operation 254 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 20> <Delay = 7.01>
ST_33 : Operation 255 [1/3] (7.01ns)   --->   "%mul = fmul i32 %bitcast_ln65, i32 %input_fm_buffer_1_load" [src/conv2.cpp:65]   --->   Operation 255 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 21> <Delay = 6.43>
ST_34 : [1/1] (0.62ns)   --->   Input mux for Operation 256 '%add = fadd i32 %empty_96, i32 %mul'
ST_34 : Operation 256 [4/4] (5.81ns)   --->   "%add = fadd i32 %empty_96, i32 %mul" [src/conv2.cpp:65]   --->   Operation 256 'fadd' 'add' <Predicate = true> <Delay = 5.81> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 22> <Delay = 6.43>
ST_35 : Operation 257 [3/4] (6.43ns)   --->   "%add = fadd i32 %empty_96, i32 %mul" [src/conv2.cpp:65]   --->   Operation 257 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 23> <Delay = 6.43>
ST_36 : Operation 258 [2/4] (6.43ns)   --->   "%add = fadd i32 %empty_96, i32 %mul" [src/conv2.cpp:65]   --->   Operation 258 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 24> <Delay = 6.43>
ST_37 : Operation 259 [1/1] (0.00ns)   --->   "%speclooptripcount_ln62 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/conv2.cpp:62]   --->   Operation 259 'speclooptripcount' 'speclooptripcount_ln62' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 260 [1/1] (0.00ns)   --->   "%specloopname_ln62 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [src/conv2.cpp:62]   --->   Operation 260 'specloopname' 'specloopname_ln62' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 261 [1/4] (6.43ns)   --->   "%add = fadd i32 %empty_96, i32 %mul" [src/conv2.cpp:65]   --->   Operation 261 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 262 [1/1] (0.00ns)   --->   "%br_ln62 = br void %for.inc" [src/conv2.cpp:62]   --->   Operation 262 'br' 'br_ln62' <Predicate = true> <Delay = 0.00>

State 38 <SV = 6> <Delay = 7.30>
ST_38 : Operation 263 [8/8] (7.30ns)   --->   "%empty_97 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 32" [src/conv2.cpp:131->src/conv2.cpp:74]   --->   Operation 263 'readreq' 'empty_97' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 7> <Delay = 7.30>
ST_39 : Operation 264 [7/8] (7.30ns)   --->   "%empty_97 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 32" [src/conv2.cpp:131->src/conv2.cpp:74]   --->   Operation 264 'readreq' 'empty_97' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 8> <Delay = 7.30>
ST_40 : Operation 265 [6/8] (7.30ns)   --->   "%empty_97 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 32" [src/conv2.cpp:131->src/conv2.cpp:74]   --->   Operation 265 'readreq' 'empty_97' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 9> <Delay = 7.30>
ST_41 : Operation 266 [5/8] (7.30ns)   --->   "%empty_97 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 32" [src/conv2.cpp:131->src/conv2.cpp:74]   --->   Operation 266 'readreq' 'empty_97' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 10> <Delay = 7.30>
ST_42 : Operation 267 [4/8] (7.30ns)   --->   "%empty_97 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 32" [src/conv2.cpp:131->src/conv2.cpp:74]   --->   Operation 267 'readreq' 'empty_97' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 11> <Delay = 7.30>
ST_43 : Operation 268 [3/8] (7.30ns)   --->   "%empty_97 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 32" [src/conv2.cpp:131->src/conv2.cpp:74]   --->   Operation 268 'readreq' 'empty_97' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 12> <Delay = 7.30>
ST_44 : Operation 269 [2/8] (7.30ns)   --->   "%empty_97 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 32" [src/conv2.cpp:131->src/conv2.cpp:74]   --->   Operation 269 'readreq' 'empty_97' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 13> <Delay = 7.30>
ST_45 : Operation 270 [1/8] (7.30ns)   --->   "%empty_97 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 32" [src/conv2.cpp:131->src/conv2.cpp:74]   --->   Operation 270 'readreq' 'empty_97' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 271 [1/1] (0.42ns)   --->   "%br_ln131 = br void %VITIS_LOOP_132_2.i" [src/conv2.cpp:131->src/conv2.cpp:74]   --->   Operation 271 'br' 'br_ln131' <Predicate = true> <Delay = 0.42>

State 46 <SV = 14> <Delay = 0.78>
ST_46 : Operation 272 [1/1] (0.00ns)   --->   "%nout_1 = phi i6 %add_ln131, void %for.inc43.i, i6 0, void %for.inc67" [src/conv2.cpp:131->src/conv2.cpp:74]   --->   Operation 272 'phi' 'nout_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 273 [1/1] (0.78ns)   --->   "%icmp_ln131 = icmp_eq  i6 %nout_1, i6 32" [src/conv2.cpp:131->src/conv2.cpp:74]   --->   Operation 273 'icmp' 'icmp_ln131' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 274 [1/1] (0.78ns)   --->   "%add_ln131 = add i6 %nout_1, i6 1" [src/conv2.cpp:131->src/conv2.cpp:74]   --->   Operation 274 'add' 'add_ln131' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 15> <Delay = 7.30>
ST_47 : Operation 275 [1/1] (0.00ns)   --->   "%phi_mul55 = phi i23 %add_ln131_2, void %for.inc43.i, i23 0, void %for.inc67" [src/conv2.cpp:131->src/conv2.cpp:74]   --->   Operation 275 'phi' 'phi_mul55' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 276 [1/1] (0.92ns)   --->   "%add_ln131_2 = add i23 %phi_mul55, i23 260100" [src/conv2.cpp:131->src/conv2.cpp:74]   --->   Operation 276 'add' 'add_ln131_2' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln135 = zext i6 %nout_1" [src/conv2.cpp:135->src/conv2.cpp:74]   --->   Operation 277 'zext' 'zext_ln135' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %nout_1, i4 0" [src/conv2.cpp:135->src/conv2.cpp:74]   --->   Operation 278 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln135_5 = zext i10 %tmp_s" [src/conv2.cpp:135->src/conv2.cpp:74]   --->   Operation 279 'zext' 'zext_ln135_5' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 280 [1/1] (0.78ns)   --->   "%add_ln135_5 = add i11 %zext_ln135_5, i11 %zext_ln135" [src/conv2.cpp:135->src/conv2.cpp:74]   --->   Operation 280 'add' 'add_ln135_5' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 281 [1/1] (0.00ns)   --->   "%br_ln131 = br i1 %icmp_ln131, void %VITIS_LOOP_132_2.i.split, void %memset.loop.i27.preheader" [src/conv2.cpp:131->src/conv2.cpp:74]   --->   Operation 281 'br' 'br_ln131' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 282 [1/1] (0.00ns)   --->   "%speclooptripcount_ln131 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [src/conv2.cpp:131->src/conv2.cpp:74]   --->   Operation 282 'speclooptripcount' 'speclooptripcount_ln131' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_47 : Operation 283 [1/1] (0.00ns)   --->   "%specloopname_ln131 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28" [src/conv2.cpp:131->src/conv2.cpp:74]   --->   Operation 283 'specloopname' 'specloopname_ln131' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_47 : Operation 284 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [src/conv2.cpp:131->src/conv2.cpp:74]   --->   Operation 284 'read' 'gmem_addr_read' <Predicate = (!icmp_ln131)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 285 [1/1] (0.00ns)   --->   "%empty_98 = bitcast i32 %gmem_addr_read" [src/conv2.cpp:131->src/conv2.cpp:74]   --->   Operation 285 'bitcast' 'empty_98' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_47 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln132 = zext i23 %phi_mul55" [src/conv2.cpp:132->src/conv2.cpp:74]   --->   Operation 286 'zext' 'zext_ln132' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_47 : Operation 287 [1/1] (1.08ns)   --->   "%add_ln135_2 = add i64 %zext_ln132, i64 %output_ftmap_read" [src/conv2.cpp:135->src/conv2.cpp:74]   --->   Operation 287 'add' 'add_ln135_2' <Predicate = (!icmp_ln131)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 288 [1/1] (0.42ns)   --->   "%br_ln132 = br void %VITIS_LOOP_133_3.i" [src/conv2.cpp:132->src/conv2.cpp:74]   --->   Operation 288 'br' 'br_ln132' <Predicate = (!icmp_ln131)> <Delay = 0.42>
ST_47 : Operation 289 [1/1] (0.42ns)   --->   "%br_ln0 = br void %memset.loop.i27"   --->   Operation 289 'br' 'br_ln0' <Predicate = (icmp_ln131)> <Delay = 0.42>

State 48 <SV = 16> <Delay = 1.63>
ST_48 : Operation 290 [1/1] (0.00ns)   --->   "%ty_2 = phi i5 %add_ln132, void %for.inc40.i, i5 0, void %VITIS_LOOP_132_2.i.split" [src/conv2.cpp:132->src/conv2.cpp:74]   --->   Operation 290 'phi' 'ty_2' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 291 [1/1] (0.00ns)   --->   "%zext_ln135_6 = zext i5 %ty_2" [src/conv2.cpp:135->src/conv2.cpp:74]   --->   Operation 291 'zext' 'zext_ln135_6' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 292 [1/1] (0.79ns)   --->   "%add_ln135_6 = add i11 %add_ln135_5, i11 %zext_ln135_6" [src/conv2.cpp:135->src/conv2.cpp:74]   --->   Operation 292 'add' 'add_ln135_6' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 293 [1/1] (0.00ns)   --->   "%zext_ln135_7 = zext i11 %add_ln135_6" [src/conv2.cpp:135->src/conv2.cpp:74]   --->   Operation 293 'zext' 'zext_ln135_7' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 294 [1/1] (0.00ns)   --->   "%trunc_ln135 = trunc i11 %add_ln135_6" [src/conv2.cpp:135->src/conv2.cpp:74]   --->   Operation 294 'trunc' 'trunc_ln135' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 295 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %trunc_ln135, i4 0" [src/conv2.cpp:135->src/conv2.cpp:74]   --->   Operation 295 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 296 [1/1] (0.83ns)   --->   "%add_ln135_7 = add i14 %p_shl, i14 %zext_ln135_7" [src/conv2.cpp:135->src/conv2.cpp:74]   --->   Operation 296 'add' 'add_ln135_7' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 297 [1/1] (0.00ns)   --->   "%zext_ln132_1 = zext i5 %ty_2" [src/conv2.cpp:132->src/conv2.cpp:74]   --->   Operation 297 'zext' 'zext_ln132_1' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 298 [1/1] (0.78ns)   --->   "%icmp_ln132 = icmp_eq  i5 %ty_2, i5 17" [src/conv2.cpp:132->src/conv2.cpp:74]   --->   Operation 298 'icmp' 'icmp_ln132' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 299 [1/1] (0.78ns)   --->   "%add_ln132 = add i5 %ty_2, i5 1" [src/conv2.cpp:132->src/conv2.cpp:74]   --->   Operation 299 'add' 'add_ln132' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 300 [1/1] (0.00ns)   --->   "%br_ln132 = br i1 %icmp_ln132, void %VITIS_LOOP_133_3.i.split, void %for.inc43.i" [src/conv2.cpp:132->src/conv2.cpp:74]   --->   Operation 300 'br' 'br_ln132' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 301 [1/1] (0.00ns)   --->   "%speclooptripcount_ln132 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv2.cpp:132->src/conv2.cpp:74]   --->   Operation 301 'speclooptripcount' 'speclooptripcount_ln132' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_48 : Operation 302 [1/1] (0.00ns)   --->   "%specloopname_ln132 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [src/conv2.cpp:132->src/conv2.cpp:74]   --->   Operation 302 'specloopname' 'specloopname_ln132' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_48 : Operation 303 [1/1] (0.76ns)   --->   "%empty_99 = add i8 %zext_ln132_1, i8 %tmp_4" [src/conv2.cpp:132->src/conv2.cpp:74]   --->   Operation 303 'add' 'empty_99' <Predicate = (!icmp_ln132)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 304 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %empty_99, i10 0" [src/conv2.cpp:135->src/conv2.cpp:74]   --->   Operation 304 'bitconcatenate' 'shl_ln4' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_48 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln135_1 = zext i18 %shl_ln4" [src/conv2.cpp:135->src/conv2.cpp:74]   --->   Operation 305 'zext' 'zext_ln135_1' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_48 : Operation 306 [1/1] (0.00ns)   --->   "%shl_ln135_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %empty_99, i2 0" [src/conv2.cpp:135->src/conv2.cpp:74]   --->   Operation 306 'bitconcatenate' 'shl_ln135_1' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_48 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln135_2 = zext i10 %shl_ln135_1" [src/conv2.cpp:135->src/conv2.cpp:74]   --->   Operation 307 'zext' 'zext_ln135_2' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_48 : Operation 308 [1/1] (0.87ns)   --->   "%sub_ln135 = sub i19 %zext_ln135_1, i19 %zext_ln135_2" [src/conv2.cpp:135->src/conv2.cpp:74]   --->   Operation 308 'sub' 'sub_ln135' <Predicate = (!icmp_ln132)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 309 [1/1] (0.42ns)   --->   "%br_ln133 = br void %for.body8.i" [src/conv2.cpp:133->src/conv2.cpp:74]   --->   Operation 309 'br' 'br_ln133' <Predicate = (!icmp_ln132)> <Delay = 0.42>
ST_48 : Operation 310 [1/1] (0.00ns)   --->   "%br_ln131 = br void %VITIS_LOOP_132_2.i" [src/conv2.cpp:131->src/conv2.cpp:74]   --->   Operation 310 'br' 'br_ln131' <Predicate = (icmp_ln132)> <Delay = 0.00>

State 49 <SV = 17> <Delay = 3.52>
ST_49 : Operation 311 [1/1] (0.00ns)   --->   "%tx = phi i5 %add_ln133, void %for.body8.i.split, i5 0, void %VITIS_LOOP_133_3.i.split" [src/conv2.cpp:135->src/conv2.cpp:74]   --->   Operation 311 'phi' 'tx' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln135_8 = zext i5 %tx" [src/conv2.cpp:135->src/conv2.cpp:74]   --->   Operation 312 'zext' 'zext_ln135_8' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 313 [1/1] (0.83ns)   --->   "%add_ln135_8 = add i14 %add_ln135_7, i14 %zext_ln135_8" [src/conv2.cpp:135->src/conv2.cpp:74]   --->   Operation 313 'add' 'add_ln135_8' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 314 [1/1] (0.00ns)   --->   "%zext_ln135_9 = zext i14 %add_ln135_8" [src/conv2.cpp:135->src/conv2.cpp:74]   --->   Operation 314 'zext' 'zext_ln135_9' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 315 [1/1] (0.00ns)   --->   "%output_fm_buffer_addr_2 = getelementptr i32 %output_fm_buffer, i64 0, i64 %zext_ln135_9" [src/conv2.cpp:135->src/conv2.cpp:74]   --->   Operation 315 'getelementptr' 'output_fm_buffer_addr_2' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 316 [1/1] (0.78ns)   --->   "%icmp_ln133 = icmp_eq  i5 %tx, i5 17" [src/conv2.cpp:133->src/conv2.cpp:74]   --->   Operation 316 'icmp' 'icmp_ln133' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 317 [1/1] (0.78ns)   --->   "%add_ln133 = add i5 %tx, i5 1" [src/conv2.cpp:133->src/conv2.cpp:74]   --->   Operation 317 'add' 'add_ln133' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 318 [1/1] (0.00ns)   --->   "%br_ln133 = br i1 %icmp_ln133, void %for.body8.i.split, void %for.inc40.i" [src/conv2.cpp:133->src/conv2.cpp:74]   --->   Operation 318 'br' 'br_ln133' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 319 [2/2] (1.23ns)   --->   "%output_fm_buffer_load_1 = load i14 %output_fm_buffer_addr_2" [src/conv2.cpp:135->src/conv2.cpp:74]   --->   Operation 319 'load' 'output_fm_buffer_load_1' <Predicate = (!icmp_ln133)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9248> <RAM>
ST_49 : Operation 320 [1/1] (0.78ns)   --->   "%add_ln135 = add i5 %zext_ln107, i5 %tx" [src/conv2.cpp:135->src/conv2.cpp:74]   --->   Operation 320 'add' 'add_ln135' <Predicate = (!icmp_ln133)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 321 [1/1] (0.00ns)   --->   "%zext_ln135_3 = zext i5 %add_ln135" [src/conv2.cpp:135->src/conv2.cpp:74]   --->   Operation 321 'zext' 'zext_ln135_3' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_49 : Operation 322 [1/1] (0.76ns)   --->   "%add_ln135_1 = add i8 %zext_ln135_3, i8 %shl_ln" [src/conv2.cpp:135->src/conv2.cpp:74]   --->   Operation 322 'add' 'add_ln135_1' <Predicate = (!icmp_ln133)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 323 [1/1] (0.00ns)   --->   "%shl_ln135_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln135_1, i2 0" [src/conv2.cpp:135->src/conv2.cpp:74]   --->   Operation 323 'bitconcatenate' 'shl_ln135_2' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_49 : Operation 324 [1/1] (0.00ns)   --->   "%zext_ln135_4 = zext i10 %shl_ln135_2" [src/conv2.cpp:135->src/conv2.cpp:74]   --->   Operation 324 'zext' 'zext_ln135_4' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_49 : Operation 325 [1/1] (0.88ns)   --->   "%add_ln135_4 = add i19 %sub_ln135, i19 %zext_ln135_4" [src/conv2.cpp:135->src/conv2.cpp:74]   --->   Operation 325 'add' 'add_ln135_4' <Predicate = (!icmp_ln133)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 326 [1/1] (0.00ns)   --->   "%sext_ln135_1 = sext i19 %add_ln135_4" [src/conv2.cpp:135->src/conv2.cpp:74]   --->   Operation 326 'sext' 'sext_ln135_1' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_49 : Operation 327 [1/1] (1.08ns)   --->   "%add_ln135_3 = add i64 %sext_ln135_1, i64 %add_ln135_2" [src/conv2.cpp:135->src/conv2.cpp:74]   --->   Operation 327 'add' 'add_ln135_3' <Predicate = (!icmp_ln133)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 328 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln135_3, i32 2, i32 63" [src/conv2.cpp:135->src/conv2.cpp:74]   --->   Operation 328 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_49 : Operation 329 [1/1] (0.00ns)   --->   "%sext_ln135 = sext i62 %trunc_ln1" [src/conv2.cpp:135->src/conv2.cpp:74]   --->   Operation 329 'sext' 'sext_ln135' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_49 : Operation 330 [1/1] (0.00ns)   --->   "%gmem_addr_9 = getelementptr i32 %gmem, i64 %sext_ln135" [src/conv2.cpp:135->src/conv2.cpp:74]   --->   Operation 330 'getelementptr' 'gmem_addr_9' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_49 : Operation 331 [1/1] (0.00ns)   --->   "%br_ln132 = br void %VITIS_LOOP_133_3.i" [src/conv2.cpp:132->src/conv2.cpp:74]   --->   Operation 331 'br' 'br_ln132' <Predicate = (icmp_ln133)> <Delay = 0.00>

State 50 <SV = 18> <Delay = 7.30>
ST_50 : Operation 332 [1/2] (1.23ns)   --->   "%output_fm_buffer_load_1 = load i14 %output_fm_buffer_addr_2" [src/conv2.cpp:135->src/conv2.cpp:74]   --->   Operation 332 'load' 'output_fm_buffer_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9248> <RAM>
ST_50 : Operation 333 [1/1] (7.30ns)   --->   "%gmem_addr_9_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1" [src/conv2.cpp:135->src/conv2.cpp:74]   --->   Operation 333 'writereq' 'gmem_addr_9_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 19> <Delay = 6.43>
ST_51 : [1/1] (0.62ns)   --->   Input mux for Operation 334 '%add_i = fadd i32 %output_fm_buffer_load_1, i32 %empty_98'
ST_51 : Operation 334 [4/4] (5.81ns)   --->   "%add_i = fadd i32 %output_fm_buffer_load_1, i32 %empty_98" [src/conv2.cpp:135->src/conv2.cpp:74]   --->   Operation 334 'fadd' 'add_i' <Predicate = true> <Delay = 5.81> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 20> <Delay = 6.43>
ST_52 : Operation 335 [3/4] (6.43ns)   --->   "%add_i = fadd i32 %output_fm_buffer_load_1, i32 %empty_98" [src/conv2.cpp:135->src/conv2.cpp:74]   --->   Operation 335 'fadd' 'add_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 21> <Delay = 6.43>
ST_53 : Operation 336 [2/4] (6.43ns)   --->   "%add_i = fadd i32 %output_fm_buffer_load_1, i32 %empty_98" [src/conv2.cpp:135->src/conv2.cpp:74]   --->   Operation 336 'fadd' 'add_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 22> <Delay = 6.43>
ST_54 : Operation 337 [1/4] (6.43ns)   --->   "%add_i = fadd i32 %output_fm_buffer_load_1, i32 %empty_98" [src/conv2.cpp:135->src/conv2.cpp:74]   --->   Operation 337 'fadd' 'add_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 23> <Delay = 2.78>
ST_55 : [1/1] (0.47ns)   --->   Input mux for Operation 338 '%tmp_6 = fcmp_olt  i32 %add_i, i32 0'
ST_55 : Operation 338 [2/2] (2.30ns)   --->   "%tmp_6 = fcmp_olt  i32 %add_i, i32 0" [src/conv2.cpp:136->src/conv2.cpp:74]   --->   Operation 338 'fcmp' 'tmp_6' <Predicate = true> <Delay = 2.30> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 24> <Delay = 3.23>
ST_56 : Operation 339 [1/1] (0.00ns)   --->   "%bitcast_ln135 = bitcast i32 %add_i" [src/conv2.cpp:135->src/conv2.cpp:74]   --->   Operation 339 'bitcast' 'bitcast_ln135' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 340 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln135, i32 23, i32 30" [src/conv2.cpp:136->src/conv2.cpp:74]   --->   Operation 340 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 341 [1/1] (0.00ns)   --->   "%trunc_ln136 = trunc i32 %bitcast_ln135" [src/conv2.cpp:136->src/conv2.cpp:74]   --->   Operation 341 'trunc' 'trunc_ln136' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 342 [1/1] (0.76ns)   --->   "%icmp_ln136 = icmp_ne  i8 %tmp_5, i8 255" [src/conv2.cpp:136->src/conv2.cpp:74]   --->   Operation 342 'icmp' 'icmp_ln136' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 343 [1/1] (0.92ns)   --->   "%icmp_ln136_1 = icmp_eq  i23 %trunc_ln136, i23 0" [src/conv2.cpp:136->src/conv2.cpp:74]   --->   Operation 343 'icmp' 'icmp_ln136_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node select_ln136)   --->   "%or_ln136 = or i1 %icmp_ln136_1, i1 %icmp_ln136" [src/conv2.cpp:136->src/conv2.cpp:74]   --->   Operation 344 'or' 'or_ln136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 345 [1/2] (2.78ns)   --->   "%tmp_6 = fcmp_olt  i32 %add_i, i32 0" [src/conv2.cpp:136->src/conv2.cpp:74]   --->   Operation 345 'fcmp' 'tmp_6' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node select_ln136)   --->   "%and_ln136 = and i1 %or_ln136, i1 %tmp_6" [src/conv2.cpp:136->src/conv2.cpp:74]   --->   Operation 346 'and' 'and_ln136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 347 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln136 = select i1 %and_ln136, i32 0, i32 %bitcast_ln135" [src/conv2.cpp:136->src/conv2.cpp:74]   --->   Operation 347 'select' 'select_ln136' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 57 <SV = 25> <Delay = 7.30>
ST_57 : Operation 348 [1/1] (7.30ns)   --->   "%write_ln135 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr_9, i32 %select_ln136, i4 15" [src/conv2.cpp:135->src/conv2.cpp:74]   --->   Operation 348 'write' 'write_ln135' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 26> <Delay = 7.30>
ST_58 : Operation 349 [5/5] (7.30ns)   --->   "%gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_9" [src/conv2.cpp:135->src/conv2.cpp:74]   --->   Operation 349 'writeresp' 'gmem_addr_9_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 27> <Delay = 7.30>
ST_59 : Operation 350 [4/5] (7.30ns)   --->   "%gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_9" [src/conv2.cpp:135->src/conv2.cpp:74]   --->   Operation 350 'writeresp' 'gmem_addr_9_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 28> <Delay = 7.30>
ST_60 : Operation 351 [3/5] (7.30ns)   --->   "%gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_9" [src/conv2.cpp:135->src/conv2.cpp:74]   --->   Operation 351 'writeresp' 'gmem_addr_9_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 29> <Delay = 7.30>
ST_61 : Operation 352 [2/5] (7.30ns)   --->   "%gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_9" [src/conv2.cpp:135->src/conv2.cpp:74]   --->   Operation 352 'writeresp' 'gmem_addr_9_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 30> <Delay = 7.30>
ST_62 : Operation 353 [1/1] (0.00ns)   --->   "%speclooptripcount_ln133 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv2.cpp:133->src/conv2.cpp:74]   --->   Operation 353 'speclooptripcount' 'speclooptripcount_ln133' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 354 [1/1] (0.00ns)   --->   "%specloopname_ln133 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [src/conv2.cpp:133->src/conv2.cpp:74]   --->   Operation 354 'specloopname' 'specloopname_ln133' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 355 [1/5] (7.30ns)   --->   "%gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_9" [src/conv2.cpp:135->src/conv2.cpp:74]   --->   Operation 355 'writeresp' 'gmem_addr_9_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 356 [1/1] (0.00ns)   --->   "%br_ln133 = br void %for.body8.i" [src/conv2.cpp:133->src/conv2.cpp:74]   --->   Operation 356 'br' 'br_ln133' <Predicate = true> <Delay = 0.00>

State 63 <SV = 16> <Delay = 2.06>
ST_63 : Operation 357 [1/1] (0.00ns)   --->   "%empty_100 = phi i14 %empty_101, void %memset.loop.i27.split, i14 0, void %memset.loop.i27.preheader"   --->   Operation 357 'phi' 'empty_100' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 358 [1/1] (0.83ns)   --->   "%exitcond6017 = icmp_eq  i14 %empty_100, i14 9248"   --->   Operation 358 'icmp' 'exitcond6017' <Predicate = true> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 359 [1/1] (0.83ns)   --->   "%empty_101 = add i14 %empty_100, i14 1"   --->   Operation 359 'add' 'empty_101' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 360 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond6017, void %memset.loop.i27.split, void %_Z21export_buffer_tile_c2PA17_A17_fPA255_A255_fiiPf.exit"   --->   Operation 360 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 361 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9248, i64 9248, i64 9248"   --->   Operation 361 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!exitcond6017)> <Delay = 0.00>
ST_63 : Operation 362 [1/1] (0.00ns)   --->   "%p_cast71 = zext i14 %empty_100"   --->   Operation 362 'zext' 'p_cast71' <Predicate = (!exitcond6017)> <Delay = 0.00>
ST_63 : Operation 363 [1/1] (0.00ns)   --->   "%output_fm_buffer_addr = getelementptr i32 %output_fm_buffer, i64 0, i64 %p_cast71"   --->   Operation 363 'getelementptr' 'output_fm_buffer_addr' <Predicate = (!exitcond6017)> <Delay = 0.00>
ST_63 : Operation 364 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i14 %output_fm_buffer_addr"   --->   Operation 364 'store' 'store_ln0' <Predicate = (!exitcond6017)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9248> <RAM>
ST_63 : Operation 365 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.i27"   --->   Operation 365 'br' 'br_ln0' <Predicate = (!exitcond6017)> <Delay = 0.00>
ST_63 : Operation 366 [1/1] (0.00ns)   --->   "%br_ln33 = br void %NOUT" [src/conv2.cpp:33]   --->   Operation 366 'br' 'br_ln33' <Predicate = (exitcond6017)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('tj') [8]  (0.000 ns)
	'store' operation ('store_ln32', src/conv2.cpp:32) of constant 0 on local variable 'tj' [17]  (0.427 ns)

 <State 2>: 0.797ns
The critical path consists of the following:
	'load' operation ('tj', src/conv2.cpp:32) on local variable 'tj' [20]  (0.000 ns)
	'icmp' operation ('icmp_ln32', src/conv2.cpp:32) [21]  (0.797 ns)

 <State 3>: 1.224ns
The critical path consists of the following:
	'phi' operation ('ti', src/conv2.cpp:107->src/conv2.cpp:43) with incoming values : ('add_ln33', src/conv2.cpp:33) [30]  (0.000 ns)
	'icmp' operation ('icmp_ln33', src/conv2.cpp:33) [31]  (0.797 ns)
	blocking operation 0.427 ns on control path)

 <State 4>: 2.079ns
The critical path consists of the following:
	'phi' operation ('empty') with incoming values : ('empty_85') [39]  (0.000 ns)
	'getelementptr' operation ('input_fm_buffer_1_addr') [46]  (0.000 ns)
	'store' operation ('store_ln0') of constant 0 on array 'input_fm_buffer_1' [47]  (1.237 ns)
	blocking operation 0.842 ns on control path)

 <State 5>: 0.934ns
The critical path consists of the following:
	'phi' operation ('phi_mul', src/conv2.cpp:109->src/conv2.cpp:43) with incoming values : ('add_ln109_1', src/conv2.cpp:109->src/conv2.cpp:43) [55]  (0.000 ns)
	'add' operation ('add_ln109_1', src/conv2.cpp:109->src/conv2.cpp:43) [57]  (0.934 ns)

 <State 6>: 3.392ns
The critical path consists of the following:
	'phi' operation ('by', src/conv2.cpp:110->src/conv2.cpp:43) with incoming values : ('add_ln110', src/conv2.cpp:110->src/conv2.cpp:43) [70]  (0.000 ns)
	'add' operation ('empty_86', src/conv2.cpp:110->src/conv2.cpp:43) [84]  (0.765 ns)
	'sub' operation ('empty_87', src/conv2.cpp:110->src/conv2.cpp:43) [89]  (0.873 ns)
	'add' operation ('tmp2', src/conv2.cpp:109->src/conv2.cpp:43) [93]  (0.934 ns)
	'add' operation ('tmp1', src/conv2.cpp:109->src/conv2.cpp:43) [95]  (0.000 ns)
	'add' operation ('empty_88', src/conv2.cpp:109->src/conv2.cpp:43) [96]  (0.819 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_89', src/conv2.cpp:111->src/conv2.cpp:43) on port 'gmem' (src/conv2.cpp:111->src/conv2.cpp:43) [100]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_89', src/conv2.cpp:111->src/conv2.cpp:43) on port 'gmem' (src/conv2.cpp:111->src/conv2.cpp:43) [100]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_89', src/conv2.cpp:111->src/conv2.cpp:43) on port 'gmem' (src/conv2.cpp:111->src/conv2.cpp:43) [100]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_89', src/conv2.cpp:111->src/conv2.cpp:43) on port 'gmem' (src/conv2.cpp:111->src/conv2.cpp:43) [100]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_89', src/conv2.cpp:111->src/conv2.cpp:43) on port 'gmem' (src/conv2.cpp:111->src/conv2.cpp:43) [100]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_89', src/conv2.cpp:111->src/conv2.cpp:43) on port 'gmem' (src/conv2.cpp:111->src/conv2.cpp:43) [100]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_89', src/conv2.cpp:111->src/conv2.cpp:43) on port 'gmem' (src/conv2.cpp:111->src/conv2.cpp:43) [100]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_89', src/conv2.cpp:111->src/conv2.cpp:43) on port 'gmem' (src/conv2.cpp:111->src/conv2.cpp:43) [100]  (7.300 ns)

 <State 15>: 0.842ns
The critical path consists of the following:
	'phi' operation ('bx', src/conv2.cpp:111->src/conv2.cpp:43) with incoming values : ('add_ln111', src/conv2.cpp:111->src/conv2.cpp:43) [103]  (0.000 ns)
	'add' operation ('add_ln118_3', src/conv2.cpp:118->src/conv2.cpp:43) [105]  (0.842 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_8_read', src/conv2.cpp:118->src/conv2.cpp:43) on port 'gmem' (src/conv2.cpp:118->src/conv2.cpp:43) [114]  (7.300 ns)

 <State 17>: 1.237ns
The critical path consists of the following:
	'store' operation ('store_ln118', src/conv2.cpp:118->src/conv2.cpp:43) of variable 'bitcast_ln118', src/conv2.cpp:118->src/conv2.cpp:43 on array 'input_fm_buffer_1' [116]  (1.237 ns)

 <State 18>: 1.085ns
The critical path consists of the following:
	'phi' operation ('nout', src/conv2.cpp:47) with incoming values : ('add_ln47', src/conv2.cpp:47) [125]  (0.000 ns)
	'add' operation ('add_ln49', src/conv2.cpp:49) [139]  (1.085 ns)

 <State 19>: 1.629ns
The critical path consists of the following:
	'phi' operation ('ty', src/conv2.cpp:49) with incoming values : ('add_ln49_1', src/conv2.cpp:49) [145]  (0.000 ns)
	'add' operation ('empty_91', src/conv2.cpp:47) [148]  (0.798 ns)
	'add' operation ('empty_93', src/conv2.cpp:47) [152]  (0.831 ns)

 <State 20>: 0.831ns
The critical path consists of the following:
	'phi' operation ('tx', src/conv2.cpp:50) with incoming values : ('add_ln50', src/conv2.cpp:50) [161]  (0.000 ns)
	'add' operation ('empty_94', src/conv2.cpp:47) [164]  (0.831 ns)

 <State 21>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_95', src/conv2.cpp:62) on port 'gmem' (src/conv2.cpp:62) [174]  (7.300 ns)

 <State 22>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_95', src/conv2.cpp:62) on port 'gmem' (src/conv2.cpp:62) [174]  (7.300 ns)

 <State 23>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_95', src/conv2.cpp:62) on port 'gmem' (src/conv2.cpp:62) [174]  (7.300 ns)

 <State 24>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_95', src/conv2.cpp:62) on port 'gmem' (src/conv2.cpp:62) [174]  (7.300 ns)

 <State 25>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_95', src/conv2.cpp:62) on port 'gmem' (src/conv2.cpp:62) [174]  (7.300 ns)

 <State 26>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_95', src/conv2.cpp:62) on port 'gmem' (src/conv2.cpp:62) [174]  (7.300 ns)

 <State 27>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_95', src/conv2.cpp:62) on port 'gmem' (src/conv2.cpp:62) [174]  (7.300 ns)

 <State 28>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_95', src/conv2.cpp:62) on port 'gmem' (src/conv2.cpp:62) [174]  (7.300 ns)

 <State 29>: 2.839ns
The critical path consists of the following:
	'phi' operation ('nin', src/conv2.cpp:62) with incoming values : ('add_ln62', src/conv2.cpp:62) [177]  (0.000 ns)
	'add' operation ('add_ln65', src/conv2.cpp:65) [182]  (0.000 ns)
	'add' operation ('add_ln65_1', src/conv2.cpp:65) [183]  (0.869 ns)
	'add' operation ('add_ln65_2', src/conv2.cpp:65) [187]  (0.000 ns)
	'add' operation ('add_ln65_3', src/conv2.cpp:65) [188]  (0.733 ns)
	'getelementptr' operation ('input_fm_buffer_1_addr_2', src/conv2.cpp:65) [190]  (0.000 ns)
	'load' operation ('input_fm_buffer_1_load', src/conv2.cpp:65) on array 'input_fm_buffer_1' [199]  (1.237 ns)

 <State 30>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_7_read', src/conv2.cpp:65) on port 'gmem' (src/conv2.cpp:65) [197]  (7.300 ns)

 <State 31>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (0.476 ns)
'fmul' operation ('mul', src/conv2.cpp:65) [200]  (6.540 ns)

 <State 32>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul', src/conv2.cpp:65) [200]  (7.016 ns)

 <State 33>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul', src/conv2.cpp:65) [200]  (7.016 ns)

 <State 34>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.623 ns)
'fadd' operation ('add', src/conv2.cpp:65) [201]  (5.814 ns)

 <State 35>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add', src/conv2.cpp:65) [201]  (6.437 ns)

 <State 36>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add', src/conv2.cpp:65) [201]  (6.437 ns)

 <State 37>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add', src/conv2.cpp:65) [201]  (6.437 ns)

 <State 38>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_97', src/conv2.cpp:131->src/conv2.cpp:74) on port 'gmem' (src/conv2.cpp:131->src/conv2.cpp:74) [211]  (7.300 ns)

 <State 39>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_97', src/conv2.cpp:131->src/conv2.cpp:74) on port 'gmem' (src/conv2.cpp:131->src/conv2.cpp:74) [211]  (7.300 ns)

 <State 40>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_97', src/conv2.cpp:131->src/conv2.cpp:74) on port 'gmem' (src/conv2.cpp:131->src/conv2.cpp:74) [211]  (7.300 ns)

 <State 41>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_97', src/conv2.cpp:131->src/conv2.cpp:74) on port 'gmem' (src/conv2.cpp:131->src/conv2.cpp:74) [211]  (7.300 ns)

 <State 42>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_97', src/conv2.cpp:131->src/conv2.cpp:74) on port 'gmem' (src/conv2.cpp:131->src/conv2.cpp:74) [211]  (7.300 ns)

 <State 43>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_97', src/conv2.cpp:131->src/conv2.cpp:74) on port 'gmem' (src/conv2.cpp:131->src/conv2.cpp:74) [211]  (7.300 ns)

 <State 44>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_97', src/conv2.cpp:131->src/conv2.cpp:74) on port 'gmem' (src/conv2.cpp:131->src/conv2.cpp:74) [211]  (7.300 ns)

 <State 45>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_97', src/conv2.cpp:131->src/conv2.cpp:74) on port 'gmem' (src/conv2.cpp:131->src/conv2.cpp:74) [211]  (7.300 ns)

 <State 46>: 0.781ns
The critical path consists of the following:
	'phi' operation ('nout', src/conv2.cpp:131->src/conv2.cpp:74) with incoming values : ('add_ln131', src/conv2.cpp:131->src/conv2.cpp:74) [214]  (0.000 ns)
	'icmp' operation ('icmp_ln131', src/conv2.cpp:131->src/conv2.cpp:74) [221]  (0.781 ns)

 <State 47>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read', src/conv2.cpp:131->src/conv2.cpp:74) on port 'gmem' (src/conv2.cpp:131->src/conv2.cpp:74) [227]  (7.300 ns)

 <State 48>: 1.638ns
The critical path consists of the following:
	'phi' operation ('ty', src/conv2.cpp:132->src/conv2.cpp:74) with incoming values : ('add_ln132', src/conv2.cpp:132->src/conv2.cpp:74) [233]  (0.000 ns)
	'add' operation ('empty_99', src/conv2.cpp:132->src/conv2.cpp:74) [247]  (0.765 ns)
	'sub' operation ('sub_ln135', src/conv2.cpp:135->src/conv2.cpp:74) [252]  (0.873 ns)

 <State 49>: 3.523ns
The critical path consists of the following:
	'phi' operation ('tx', src/conv2.cpp:135->src/conv2.cpp:74) with incoming values : ('add_ln133', src/conv2.cpp:133->src/conv2.cpp:74) [255]  (0.000 ns)
	'add' operation ('add_ln135', src/conv2.cpp:135->src/conv2.cpp:74) [268]  (0.789 ns)
	'add' operation ('add_ln135_1', src/conv2.cpp:135->src/conv2.cpp:74) [270]  (0.765 ns)
	'add' operation ('add_ln135_4', src/conv2.cpp:135->src/conv2.cpp:74) [273]  (0.884 ns)
	'add' operation ('add_ln135_3', src/conv2.cpp:135->src/conv2.cpp:74) [275]  (1.085 ns)

 <State 50>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_addr_9_req', src/conv2.cpp:135->src/conv2.cpp:74) on port 'gmem' (src/conv2.cpp:135->src/conv2.cpp:74) [288]  (7.300 ns)

 <State 51>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.623 ns)
'fadd' operation ('add_i', src/conv2.cpp:135->src/conv2.cpp:74) [267]  (5.814 ns)

 <State 52>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_i', src/conv2.cpp:135->src/conv2.cpp:74) [267]  (6.437 ns)

 <State 53>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_i', src/conv2.cpp:135->src/conv2.cpp:74) [267]  (6.437 ns)

 <State 54>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_i', src/conv2.cpp:135->src/conv2.cpp:74) [267]  (6.437 ns)

 <State 55>: 2.782ns
The critical path consists of the following:
	multiplexor before operation 'fcmp' with delay (0.476 ns)
'fcmp' operation ('tmp_6', src/conv2.cpp:136->src/conv2.cpp:74) [285]  (2.306 ns)

 <State 56>: 3.231ns
The critical path consists of the following:
	'fcmp' operation ('tmp_6', src/conv2.cpp:136->src/conv2.cpp:74) [285]  (2.782 ns)
	'and' operation ('and_ln136', src/conv2.cpp:136->src/conv2.cpp:74) [286]  (0.000 ns)
	'select' operation ('select_ln136', src/conv2.cpp:136->src/conv2.cpp:74) [287]  (0.449 ns)

 <State 57>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln135', src/conv2.cpp:135->src/conv2.cpp:74) on port 'gmem' (src/conv2.cpp:135->src/conv2.cpp:74) [289]  (7.300 ns)

 <State 58>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_9_resp', src/conv2.cpp:135->src/conv2.cpp:74) on port 'gmem' (src/conv2.cpp:135->src/conv2.cpp:74) [290]  (7.300 ns)

 <State 59>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_9_resp', src/conv2.cpp:135->src/conv2.cpp:74) on port 'gmem' (src/conv2.cpp:135->src/conv2.cpp:74) [290]  (7.300 ns)

 <State 60>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_9_resp', src/conv2.cpp:135->src/conv2.cpp:74) on port 'gmem' (src/conv2.cpp:135->src/conv2.cpp:74) [290]  (7.300 ns)

 <State 61>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_9_resp', src/conv2.cpp:135->src/conv2.cpp:74) on port 'gmem' (src/conv2.cpp:135->src/conv2.cpp:74) [290]  (7.300 ns)

 <State 62>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_9_resp', src/conv2.cpp:135->src/conv2.cpp:74) on port 'gmem' (src/conv2.cpp:135->src/conv2.cpp:74) [290]  (7.300 ns)

 <State 63>: 2.068ns
The critical path consists of the following:
	'phi' operation ('empty_100') with incoming values : ('empty_101') [299]  (0.000 ns)
	'getelementptr' operation ('output_fm_buffer_addr') [306]  (0.000 ns)
	'store' operation ('store_ln0') of constant 0 on array 'output_fm_buffer' [307]  (1.237 ns)
	blocking operation 0.831 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
