// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design internal header
// See Vpcore_tb.h for the primary calling header

#ifndef VERILATED_VPCORE_TB___024ROOT_H_
#define VERILATED_VPCORE_TB___024ROOT_H_  // guard

#include "verilated.h"


class Vpcore_tb__Syms;

class alignas(VL_CACHE_LINE_BYTES) Vpcore_tb___024root final : public VerilatedModule {
  public:

    // DESIGN SPECIFIC STATE
    // Anonymous structures to workaround compiler member-count bugs
    struct {
        VL_IN8(clk,0,0);
        VL_IN8(reset,0,0);
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__clint_module__DOT__timer_clk_ff;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__spi_top_module__DOT__spi_controller_module__DOT__spi_clk;
        CData/*0:0*/ pcore_tb__DOT__irq_ext;
        CData/*0:0*/ pcore_tb__DOT__irq_soft;
        CData/*0:0*/ pcore_tb__DOT__uart_rx;
        CData/*0:0*/ pcore_tb__DOT__spi_mosi;
        CData/*0:0*/ pcore_tb__DOT__spi_miso;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__uart_ns_rxd_i;
        CData/*1:0*/ pcore_tb__DOT__dut__DOT____Vcellinp__plic_top_module__irq_src_i;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__if2id_ctrl_next;
        CData/*3:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__lsu2wrb_ctrl_next;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__if2id_ctrl_pipe_ff;
        CData/*3:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__lsu2wrb_ctrl_pipe_ff;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT____Vcellinp__muldiv_module__fwd2mul_flush_i;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT____Vcellinp__muldiv_module__fwd2mul_stall_i;
        CData/*3:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__fetch_module__DOT__exc_code_next;
        CData/*3:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__fetch_module__DOT__exc_code_ff;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__fetch_module__DOT__exc_req_next;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__fetch_module__DOT__exc_req_ff;
        CData/*2:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__fetch_module__DOT__incr;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__fetch_module__DOT__pc_misaligned;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__c_top__DOT__br_taken_i;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__c_top__DOT__pc_misalign;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__c_top__DOT____Vcellout__misalign__stall_pc;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__c_top__DOT____Vcellout__decode__next_comp16;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__c_top__DOT__misalign__DOT__is_missaligned;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__c_top__DOT__misalign__DOT__next_misaligned;
        CData/*1:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__c_top__DOT__misalign__DOT__current_state;
        CData/*1:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__c_top__DOT__misalign__DOT__next_state;
        CData/*6:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__c_top__DOT__decode__DOT__load_opcode;
        CData/*6:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__c_top__DOT__decode__DOT__store_opcode;
        CData/*6:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__c_top__DOT__decode__DOT__R_type_opcode;
        CData/*6:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__c_top__DOT__decode__DOT__I_type_opcode;
        CData/*6:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__c_top__DOT__decode__DOT__Jal_opcode;
        CData/*6:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__c_top__DOT__decode__DOT__B_type_opcode;
        CData/*6:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__c_top__DOT__decode__DOT__Jalr_opcode;
        CData/*6:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__c_top__DOT__decode__DOT__LUI_opcode;
        CData/*6:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__c_top__DOT__decode__DOT__AUIPC_opcode;
        CData/*4:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__c_top__DOT__decode__DOT__instr_opcode;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__decode_module__DOT__illegal_instr;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__execute_module__DOT__cmp_overflow;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__execute_module__DOT____VdfgExtracted_h2edbfac7__0;
        CData/*3:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__lsu_module__DOT__lsu2wrb_ctrl;
        CData/*6:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__lsu_module__DOT__lsu2amo_ctrl;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__lsu_module__DOT__rdata_byte;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__lsu_module__DOT__ld_req;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__lsu_module__DOT__st_req;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__lsu_module__DOT__dcache_flush_req;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_rd_exc_req;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_wr_exc_req;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_satp_exc_req;
        CData/*3:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_rd_exc_code;
        CData/*3:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_wr_exc_code;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_exc_req;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__exc_req;
        CData/*3:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__exc_code;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__pipe_stall_flush;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcycle_wr_flag;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcycleh_wr_flag;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_minstret_wr_flag;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_minstreth_wr_flag;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcounteren_wr_flag;
    };
    struct {
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcountinhibit_wr_flag;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mstatus_wr_flag;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_medeleg_wr_flag;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mideleg_wr_flag;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mie_wr_flag;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mtvec_wr_flag;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mscratch_wr_flag;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mepc_wr_flag;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcause_wr_flag;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mtval_wr_flag;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mip_wr_flag;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_sstatus_wr_flag;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_sscratch_wr_flag;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_sie_wr_flag;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_stvec_wr_flag;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_sepc_wr_flag;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_stval_wr_flag;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_sip_wr_flag;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_satp_wr_flag;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_scounteren_wr_flag;
        CData/*1:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__priv_mode_ff;
        CData/*1:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__priv_mode_next;
        CData/*1:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__trap_priv_mode;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__irq_delegated_req;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__exc_delegated_req;
        CData/*3:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__irq_code;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__s_irq_req;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__irq_req;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__meip_irq_req;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__mtip_irq_req;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__msip_irq_req;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__uart_irq_req;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__timer_irq_ff;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__ext_irq0_ff;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__ext_irq1_ff;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__irq_accept_flag;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__m_mode_exc_req;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__m_mode_irq_req;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__m_mode_pc_req;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__ms_mode_ecall_req;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__mret_pc_req;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__s_mode_irq_req;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__s_mode_pc_req;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__sret_pc_req;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__i_pf_exc_req;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__lsu_pf_exc_req;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__sret_req;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__mret_req;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__sfence_vma_req;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__wfi_req;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__wfi_ff;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__wfi_next;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__en_vaddr;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcycle_inc;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcycleh_inc;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_minstret_inc;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_minstreth_inc;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__is_not_ebreak;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__is_not_ecall;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__satp_mode;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_vaddr_iflush_req;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__icache_flush_req;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__seip_irq_req;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__stip_irq_req;
    };
    struct {
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__ssip_irq_req;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__forward_stall_module__DOT__lsu2rs1_hazard;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__forward_stall_module__DOT__lsu2rs2_hazard;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__forward_stall_module__DOT__ld_use_hazard;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__forward_stall_module__DOT__lsu_mul_csr_req;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__forward_stall_module__DOT__if_id_exe_stall;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__forward_stall_module__DOT__lsu_flush;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__forward_stall_module__DOT__lsu_stall_ff;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__forward_stall_module__DOT__lsu_stall_next;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__forward_stall_module__DOT__mul_stall_ff;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__forward_stall_module__DOT__mul_stall_next;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__forward_stall_module__DOT__lsu_mul_stall_ff;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__forward_stall_module__DOT__id_exe_flush;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__forward_stall_module__DOT__exe_new_pc_req;
        CData/*3:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__forward_stall_module__DOT__fwd2if;
        CData/*3:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__forward_stall_module__DOT__fwd2exe;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__forward_stall_module__DOT____VdfgExtracted_h50a45c3b__0;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__forward_stall_module__DOT____VdfgTmp_h46719089__0;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__forward_stall_module__DOT____VdfgTmp_h41bfb133__0;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__forward_stall_module__DOT____VdfgTmp_h140467bf__0;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__forward_stall_module__DOT____VdfgTmp_hb3ea78f5__0;
        CData/*3:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__muldiv_module__DOT__alu_m_ops_next;
        CData/*3:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__muldiv_module__DOT__alu_m_ops_ff;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__muldiv_module__DOT__alu_m_opr1_sign_next;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__muldiv_module__DOT__alu_m_opr1_sign_ff;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__muldiv_module__DOT__alu_m_opr2_sign_next;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__muldiv_module__DOT__alu_m_opr2_sign_ff;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__muldiv_module__DOT__alu_m_ack_next;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__muldiv_module__DOT__alu_m_ack_ff;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__muldiv_module__DOT__div_valid;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__muldiv_module__DOT____VdfgExtracted_hcd8ed81d__0;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__muldiv_module__DOT__divider_module__DOT__busy_ff;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__muldiv_module__DOT__divider_module__DOT__done_ff;
        CData/*4:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__muldiv_module__DOT__divider_module__DOT__counter;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__amo_module__DOT__ld_req;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__amo_module__DOT__st_req;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__amo_module__DOT__rd_wr_req;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__amo_module__DOT__amo_done;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__amo_module__DOT__a_slt_b;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__amo_module__DOT__a_uslt_b;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__amo_module__DOT__sc_pass;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__amo_module__DOT__amo_reserve_ff;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__amo_module__DOT__amo_save;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__amo_module__DOT__sc_wrb_ff;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__amo_module__DOT__sc_wrb_next;
        CData/*2:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__amo_module__DOT__state;
        CData/*2:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__amo_module__DOT__state_next;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__mmu_module__DOT__ld_page_fault;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__mmu_module__DOT__st_page_fault;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__mmu_module__DOT__i_page_fault;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__mmu_module__DOT____VdfgTmp_h1ec82566__0;
        CData/*1:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__mmu_module__DOT__itlb_module__DOT__w_index;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__mmu_module__DOT__itlb_module__DOT____Vlvbound_hfd82cb66__0;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__mmu_module__DOT__itlb_module__DOT____Vlvbound_hfc4f707f__0;
        CData/*3:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__mmu_module__DOT__dtlb_module__DOT__w_index;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__mmu_module__DOT__dtlb_module__DOT____Vlvbound_h1f4435cb__0;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__mmu_module__DOT__dtlb_module__DOT____Vlvbound_h1e84952c__0;
        CData/*2:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__mmu_module__DOT__ptw_module__DOT__ptw_state_ff;
        CData/*2:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__mmu_module__DOT__ptw_module__DOT__ptw_state_next;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__mmu_module__DOT__ptw_module__DOT__ptw_lvl_ff;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__mmu_module__DOT__ptw_module__DOT__ptw_lvl_next;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__mmu_module__DOT__ptw_module__DOT__r_data_valid_ff;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__mmu_module__DOT__ptw_module__DOT__itlb_update;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__mmu_module__DOT__ptw_module__DOT__dtlb_update;
    };
    struct {
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__mmu_module__DOT__ptw_module__DOT__itlb_miss;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__mmu_module__DOT__ptw_module__DOT__dtlb_miss;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__mmu_module__DOT__ptw_module__DOT__iwalk_active_ff;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__mmu_module__DOT__ptw_module__DOT__iwalk_active_next;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__mmu_module__DOT__ptw_module__DOT__gmap_bit_ff;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__mmu_module__DOT__ptw_module__DOT__gmap_bit_next;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__mmu_module__DOT__ptw_module__DOT__r_req_ff;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__mmu_module__DOT__ptw_module__DOT__r_req_next;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__mmu_module__DOT__ptw_module__DOT____VdfgExtracted_hf175b14a__0;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__mmu_module__DOT__ptw_module__DOT____VdfgExtracted_hb35f4e03__0;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__mmu_module__DOT__ptw_module__DOT____VdfgExtracted_h1d20b23b__0;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__mmu_module__DOT__ptw_module__DOT____VdfgExtracted_h1148e73c__0;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__mmu_module__DOT__ptw_module__DOT____VdfgExtracted_h9d036853__0;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__mmu_module__DOT__ptw_module__DOT____VdfgTmp_hd5ca5221__0;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__dbus_interconnect_module__DOT__dbus_req;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__dbus_interconnect_module__DOT__dmem_sel;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__dbus_interconnect_module__DOT__uart_sel;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__dbus_interconnect_module__DOT__clint_sel;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__dbus_interconnect_module__DOT__plic_sel;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__dbus_interconnect_module__DOT__bmem_sel;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__dbus_interconnect_module__DOT__uart_ns_sel;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__dbus_interconnect_module__DOT__spi_sel;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__uart_module__DOT__reg_rd_req;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__uart_module__DOT__reg_wr_req;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__uart_module__DOT__tx_valid_next;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__uart_module__DOT__tx_valid_ff;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__uart_module__DOT__rx_empty;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__uart_module__DOT__uart_reg_rx_ff;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__uart_module__DOT__uart_reg_rx_next;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__uart_module__DOT__uart_reg_tx_ff;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__uart_module__DOT__uart_reg_tx_next;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__uart_module__DOT__uart_reg_baud_ff;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__uart_module__DOT__uart_reg_baud_next;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__uart_module__DOT__uart_reg_status_ff;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__uart_module__DOT__uart_reg_status_next;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__uart_module__DOT__uart_reg_int_mask_ff;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__uart_module__DOT__uart_reg_int_mask_next;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__uart_module__DOT__tx_reg_wr_flag;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__uart_module__DOT__baud_reg_wr_flag;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__uart_module__DOT__txctrl_reg_wr_flag;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__uart_module__DOT__rxctrl_reg_wr_flag;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__uart_module__DOT__int_mask_reg_wr_flag;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__uart_module__DOT__uart_tx_module__DOT__sample_count_ff;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__uart_module__DOT__uart_tx_module__DOT__sample_count_next;
        CData/*3:0*/ pcore_tb__DOT__dut__DOT__uart_module__DOT__uart_tx_module__DOT__bit_count_ff;
        CData/*3:0*/ pcore_tb__DOT__dut__DOT__uart_module__DOT__uart_tx_module__DOT__bit_count_next;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__uart_module__DOT__uart_tx_module__DOT__tx_pin;
        CData/*1:0*/ pcore_tb__DOT__dut__DOT__uart_module__DOT__uart_tx_module__DOT__state_ff;
        CData/*1:0*/ pcore_tb__DOT__dut__DOT__uart_module__DOT__uart_tx_module__DOT__state_next;
        CData/*3:0*/ pcore_tb__DOT__dut__DOT__uart_module__DOT__uart_rx_module__DOT__bit_count_ff;
        CData/*3:0*/ pcore_tb__DOT__dut__DOT__uart_module__DOT__uart_rx_module__DOT__bit_count_next;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__uart_module__DOT__uart_rx_module__DOT__sbit_mid_point;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__uart_module__DOT__uart_rx_module__DOT__rx_pin_ff;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__uart_module__DOT__uart_rx_module__DOT__sample_count_ff;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__uart_module__DOT__uart_rx_module__DOT__sample_count_next;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__uart_module__DOT__uart_rx_module__DOT__sbit_sample_count_ff;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__uart_module__DOT__uart_rx_module__DOT__sbit_sample_count_next;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__uart_module__DOT__uart_rx_module__DOT__shifter_ff;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__uart_module__DOT__uart_rx_module__DOT__shifter_next;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__uart_module__DOT__uart_rx_module__DOT__valid_ff;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__uart_module__DOT__uart_rx_module__DOT__valid_next;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__uart_module__DOT__uart_rx_module__DOT__frame_err_ff;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__uart_module__DOT__uart_rx_module__DOT__frame_err_next;
        CData/*1:0*/ pcore_tb__DOT__dut__DOT__uart_module__DOT__uart_rx_module__DOT__state_ff;
    };
    struct {
        CData/*1:0*/ pcore_tb__DOT__dut__DOT__uart_module__DOT__uart_rx_module__DOT__state_next;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__uart_ns_module__DOT__reg_rd_req;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__uart_ns_module__DOT__reg_wr_req;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__uart_ns_module__DOT__tx_valid_next;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__uart_ns_module__DOT__tx_valid_ff;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__uart_ns_module__DOT__uart_reg_rx_ff;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__uart_ns_module__DOT__uart_reg_rx_next;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__uart_ns_module__DOT__uart_reg_tx_ff;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__uart_ns_module__DOT__uart_reg_tx_next;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__uart_ns_module__DOT__uart_reg_baud_ff;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__uart_ns_module__DOT__uart_reg_baud_next;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__uart_ns_module__DOT__uart_reg_lctrl_ff;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__uart_ns_module__DOT__uart_reg_lctrl_next;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__uart_ns_module__DOT__uart_reg_ie_ff;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__uart_ns_module__DOT__uart_reg_ie_next;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__uart_ns_module__DOT__uart_reg_lstatus_ff;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__uart_ns_module__DOT__uart_reg_lstatus_next;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__uart_ns_module__DOT__uart_reg_scratch_ff;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__uart_ns_module__DOT__uart_reg_scratch_next;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__uart_ns_module__DOT__fifoctrl_reg_wr_flag;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__uart_ns_module__DOT__tx_reg_wr_flag;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__uart_ns_module__DOT__ie_reg_wr_flag;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__uart_ns_module__DOT__lctrl_reg_wr_flag;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__uart_ns_module__DOT__scratch_reg_wr_flag;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__uart_ns_module__DOT__reg_r_data;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__uart_ns_module__DOT__uart_ns_tx_module__DOT__sample_count_ff;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__uart_ns_module__DOT__uart_ns_tx_module__DOT__sample_count_next;
        CData/*3:0*/ pcore_tb__DOT__dut__DOT__uart_ns_module__DOT__uart_ns_tx_module__DOT__bit_count_ff;
        CData/*3:0*/ pcore_tb__DOT__dut__DOT__uart_ns_module__DOT__uart_ns_tx_module__DOT__bit_count_next;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__uart_ns_module__DOT__uart_ns_tx_module__DOT__tx_pin;
        CData/*1:0*/ pcore_tb__DOT__dut__DOT__uart_ns_module__DOT__uart_ns_tx_module__DOT__state_ff;
        CData/*1:0*/ pcore_tb__DOT__dut__DOT__uart_ns_module__DOT__uart_ns_tx_module__DOT__state_next;
        CData/*3:0*/ pcore_tb__DOT__dut__DOT__uart_ns_module__DOT__uart_ns_rx_module__DOT__bit_count_ff;
        CData/*3:0*/ pcore_tb__DOT__dut__DOT__uart_ns_module__DOT__uart_ns_rx_module__DOT__bit_count_next;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__uart_ns_module__DOT__uart_ns_rx_module__DOT__sbit_mid_point;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__uart_ns_module__DOT__uart_ns_rx_module__DOT__rx_pin_ff;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__uart_ns_module__DOT__uart_ns_rx_module__DOT__sample_count_ff;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__uart_ns_module__DOT__uart_ns_rx_module__DOT__sample_count_next;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__uart_ns_module__DOT__uart_ns_rx_module__DOT__sbit_sample_count_ff;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__uart_ns_module__DOT__uart_ns_rx_module__DOT__sbit_sample_count_next;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__uart_ns_module__DOT__uart_ns_rx_module__DOT__shifter_ff;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__uart_ns_module__DOT__uart_ns_rx_module__DOT__shifter_next;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__uart_ns_module__DOT__uart_ns_rx_module__DOT__valid_ff;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__uart_ns_module__DOT__uart_ns_rx_module__DOT__valid_next;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__uart_ns_module__DOT__uart_ns_rx_module__DOT__frame_err_ff;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__uart_ns_module__DOT__uart_ns_rx_module__DOT__frame_err_next;
        CData/*1:0*/ pcore_tb__DOT__dut__DOT__uart_ns_module__DOT__uart_ns_rx_module__DOT__state_ff;
        CData/*1:0*/ pcore_tb__DOT__dut__DOT__uart_ns_module__DOT__uart_ns_rx_module__DOT__state_next;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__clint_module__DOT__r_req;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__clint_module__DOT__w_req;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__clint_module__DOT__mtime_lo_wr_flag;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__clint_module__DOT__mtime_hi_wr_flag;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__clint_module__DOT__mtimecmp_lo_wr_flag;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__clint_module__DOT__mtimecmp_hi_wr_flag;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__clint_module__DOT__timer_overflow_ff;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__clint_module__DOT__mtime_select_ff;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__clint_module__DOT__timer_clk_next;
        CData/*6:0*/ pcore_tb__DOT__dut__DOT__clint_module__DOT__timer_prescaler_ff;
        CData/*6:0*/ pcore_tb__DOT__dut__DOT__clint_module__DOT__timer_prescaler_next;
        CData/*3:0*/ pcore_tb__DOT__dut__DOT__plic_top_module__DOT____Vcellinp__plic_regs_module__claim_idx_i;
        CData/*1:0*/ pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_gateway_module__DOT__irq_pending_ff;
        CData/*1:0*/ pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_gateway_module__DOT__irq_pending_next;
        CData/*1:0*/ pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_gateway_module__DOT__irq_active_ff;
        CData/*1:0*/ pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_gateway_module__DOT__irq_active_next;
    };
    struct {
        CData/*1:0*/ pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_gateway_module__DOT__irq_set_pending;
        CData/*1:0*/ pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_gateway_module__DOT__irq_set_active;
        CData/*1:0*/ pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_gateway_module__DOT__irq_src_ff;
        CData/*1:0*/ pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_gateway_module__DOT__claim;
        CData/*1:0*/ pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_gateway_module__DOT__complete;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_regs_module__DOT__regs2gateway;
        CData/*1:0*/ pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_regs_module__DOT__claim_req;
        CData/*1:0*/ pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_regs_module__DOT__complete_req;
        CData/*3:0*/ pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_regs_module__DOT__complete_idx;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_regs_module__DOT__reg_rd_req;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_regs_module__DOT__reg_wr_req;
        CData/*1:0*/ pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_regs_module__DOT__prio_th_reg_wr_flag;
        CData/*1:0*/ pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_regs_module__DOT__prio_reg_wr_flag;
        CData/*1:0*/ pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_regs_module__DOT__ie_reg_wr_flag;
        CData/*5:0*/ pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_regs_module__DOT__plic_reg_prio_th_ff;
        CData/*5:0*/ pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_regs_module__DOT__plic_reg_prio_th_next;
        CData/*5:0*/ pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_regs_module__DOT__plic_reg_prio_ff;
        CData/*5:0*/ pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_regs_module__DOT__plic_reg_prio_next;
        CData/*3:0*/ pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_regs_module__DOT__plic_reg_ie_ff;
        CData/*3:0*/ pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_regs_module__DOT__plic_reg_ie_next;
        CData/*2:0*/ pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_regs_module__DOT____Vlvbound_h88a7fad0__0;
        CData/*2:0*/ pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_regs_module__DOT____Vlvbound_h88a7fad0__1;
        CData/*2:0*/ pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_regs_module__DOT____Vlvbound_h99f01eb0__0;
        CData/*2:0*/ pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_regs_module__DOT____Vlvbound_h99f01eb0__1;
        CData/*2:0*/ pcore_tb__DOT__dut__DOT__plic_top_module__DOT__genblk1__BRA__0__KET____DOT__plic_target_module__DOT__prio_th;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__plic_top_module__DOT__genblk1__BRA__0__KET____DOT__plic_target_module__DOT__irq_req_ff;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__plic_top_module__DOT__genblk1__BRA__0__KET____DOT__plic_target_module__DOT__irq_req_next;
        CData/*1:0*/ pcore_tb__DOT__dut__DOT__plic_top_module__DOT__genblk1__BRA__0__KET____DOT__plic_target_module__DOT__irq_idx_ff;
        CData/*1:0*/ pcore_tb__DOT__dut__DOT__plic_top_module__DOT__genblk1__BRA__0__KET____DOT__plic_target_module__DOT__irq_idx_next;
        CData/*2:0*/ pcore_tb__DOT__dut__DOT__plic_top_module__DOT__genblk1__BRA__1__KET____DOT__plic_target_module__DOT__prio_th;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__plic_top_module__DOT__genblk1__BRA__1__KET____DOT__plic_target_module__DOT__irq_req_ff;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__plic_top_module__DOT__genblk1__BRA__1__KET____DOT__plic_target_module__DOT__irq_req_next;
        CData/*1:0*/ pcore_tb__DOT__dut__DOT__plic_top_module__DOT__genblk1__BRA__1__KET____DOT__plic_target_module__DOT__irq_idx_ff;
        CData/*1:0*/ pcore_tb__DOT__dut__DOT__plic_top_module__DOT__genblk1__BRA__1__KET____DOT__plic_target_module__DOT__irq_idx_next;
        CData/*1:0*/ pcore_tb__DOT__dut__DOT__mem_top_module__DOT__cache_arbiter_state_next;
        CData/*1:0*/ pcore_tb__DOT__dut__DOT__mem_top_module__DOT__cache_arbiter_state_ff;
        CData/*1:0*/ pcore_tb__DOT__dut__DOT__mem_top_module__DOT__mem_arbiter_state_next;
        CData/*1:0*/ pcore_tb__DOT__dut__DOT__mem_top_module__DOT__mem_arbiter_state_ff;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__mem_top_module__DOT____Vcellinp__wb_dcache_top_module__dmem_sel_i;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__mem_top_module__DOT__bmem_interface_module__DOT__bmem_i_sel;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__mem_top_module__DOT__bmem_interface_module__DOT__bmem_d_sel;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__mem_top_module__DOT__icache_top_module__DOT__cache_hit;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__mem_top_module__DOT__icache_top_module__DOT__cache_rw;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__mem_top_module__DOT__icache_top_module__DOT____Vcellout__icache_controller_module__icache2mem_req_o;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__mem_top_module__DOT__icache_top_module__DOT____Vcellout__icache_controller_module__icache2if_ack_o;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__mem_top_module__DOT__icache_top_module__DOT____Vcellinp__icache_controller_module__if2icache_req_kill_i;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__mem_top_module__DOT__icache_top_module__DOT__icache_controller_module__DOT__icache_miss;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__mem_top_module__DOT__icache_top_module__DOT__icache_controller_module__DOT____VdfgTmp_h920914d9__0;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__mem_top_module__DOT__wb_dcache_top_module__DOT__cache_hit;
        CData/*2:0*/ pcore_tb__DOT__dut__DOT__mem_top_module__DOT__wb_dcache_top_module__DOT__wb_dcache_controller_module__DOT__dcache_state_ff;
        CData/*2:0*/ pcore_tb__DOT__dut__DOT__mem_top_module__DOT__wb_dcache_top_module__DOT__wb_dcache_controller_module__DOT__dcache_state_next;
        CData/*3:0*/ pcore_tb__DOT__dut__DOT__mem_top_module__DOT__wb_dcache_top_module__DOT__wb_dcache_controller_module__DOT__evict_index_next;
        CData/*3:0*/ pcore_tb__DOT__dut__DOT__mem_top_module__DOT__wb_dcache_top_module__DOT__wb_dcache_controller_module__DOT__evict_index_ff;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__mem_top_module__DOT__wb_dcache_top_module__DOT__wb_dcache_controller_module__DOT__dcache2lsummu_ack;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__mem_top_module__DOT__wb_dcache_top_module__DOT__wb_dcache_controller_module__DOT__dcache_hit;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__mem_top_module__DOT__wb_dcache_top_module__DOT__wb_dcache_controller_module__DOT__dcache_miss;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__mem_top_module__DOT__wb_dcache_top_module__DOT__wb_dcache_controller_module__DOT__dcache2mem_wr;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__mem_top_module__DOT__wb_dcache_top_module__DOT__wb_dcache_controller_module__DOT__dcache2mem_req;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__mem_top_module__DOT__wb_dcache_top_module__DOT__wb_dcache_controller_module__DOT__cache_wrb_req;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__mem_top_module__DOT__wb_dcache_top_module__DOT__wb_dcache_controller_module__DOT__cache_wr;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__mem_top_module__DOT__wb_dcache_top_module__DOT__wb_dcache_controller_module__DOT__cache_line_wr;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__mem_top_module__DOT__wb_dcache_top_module__DOT__wb_dcache_controller_module__DOT__cache_line_clean;
        CData/*3:0*/ pcore_tb__DOT__dut__DOT__mem_top_module__DOT__wb_dcache_top_module__DOT__wb_dcache_datapath_module__DOT__addr_index;
        CData/*1:0*/ pcore_tb__DOT__dut__DOT__spi_top_module__DOT__spi_reg_cs_default;
    };
    struct {
        CData/*1:0*/ pcore_tb__DOT__dut__DOT__spi_top_module__DOT__spi_reg_cs_id;
        CData/*1:0*/ pcore_tb__DOT__dut__DOT__spi_top_module__DOT__spi_cs_mode;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__spi_top_module__DOT__spi_busy;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__spi_top_module__DOT__spi_tx_fifo_empty;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__spi_top_module__DOT__spi_mosi_fst_transmit;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__spi_top_module__DOT__spi_mosi_en;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__spi_top_module__DOT__spi_miso_en;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__spi_top_module__DOT__spi_tx_fifo_read;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__spi_top_module__DOT__spi_rx_fifo_write;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__spi_top_module__DOT__spi_tx_fifo_full;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__spi_top_module__DOT__spi_rx_fifo_empty;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__spi_top_module__DOT__spi_rx_fifo_data;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__spi_top_module__DOT__spi_tx_fifo_data;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__spi_top_module__DOT__spi_rx_fifo_read;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__spi_top_module__DOT__spi_tx_fifo_write;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__spi_top_module__DOT__spi_controller_module__DOT__count_intercs;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__spi_top_module__DOT__spi_controller_module__DOT__count_interfr;
        CData/*4:0*/ pcore_tb__DOT__dut__DOT__spi_top_module__DOT__spi_controller_module__DOT__data_cnt;
        CData/*1:0*/ pcore_tb__DOT__dut__DOT__spi_top_module__DOT__spi_controller_module__DOT__count_up;
        CData/*4:0*/ pcore_tb__DOT__dut__DOT__spi_top_module__DOT__spi_controller_module__DOT__max_data_count;
        CData/*1:0*/ pcore_tb__DOT__dut__DOT__spi_top_module__DOT__spi_controller_module__DOT__spi_slave_sel;
        CData/*2:0*/ pcore_tb__DOT__dut__DOT__spi_top_module__DOT__spi_controller_module__DOT__state_ff;
        CData/*2:0*/ pcore_tb__DOT__dut__DOT__spi_top_module__DOT__spi_controller_module__DOT__state_next;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__spi_top_module__DOT__spi_datapath_module__DOT__rx_shift_data;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__spi_top_module__DOT__spi_datapath_module__DOT__tx_shift_data;
        CData/*3:0*/ pcore_tb__DOT__dut__DOT__spi_top_module__DOT__spi_datapath_module__DOT__tx_fifo_count;
        CData/*3:0*/ pcore_tb__DOT__dut__DOT__spi_top_module__DOT__spi_datapath_module__DOT__rx_fifo_count;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__spi_top_module__DOT__spi_datapath_module__DOT__reg_tx_data;
        CData/*2:0*/ pcore_tb__DOT__dut__DOT__spi_top_module__DOT__spi_datapath_module__DOT__tx_fifo__DOT__read_ptr;
        CData/*2:0*/ pcore_tb__DOT__dut__DOT__spi_top_module__DOT__spi_datapath_module__DOT__tx_fifo__DOT__write_ptr;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__spi_top_module__DOT__spi_datapath_module__DOT__rx_fifo__DOT__fifo_full;
        CData/*2:0*/ pcore_tb__DOT__dut__DOT__spi_top_module__DOT__spi_datapath_module__DOT__rx_fifo__DOT__read_ptr;
        CData/*2:0*/ pcore_tb__DOT__dut__DOT__spi_top_module__DOT__spi_datapath_module__DOT__rx_fifo__DOT__write_ptr;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__spi_top_module__DOT__spi_regs_module__DOT__reg_rd_req;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__spi_top_module__DOT__spi_regs_module__DOT__reg_wr_req;
        CData/*1:0*/ pcore_tb__DOT__dut__DOT__spi_top_module__DOT__spi_regs_module__DOT__reg_sck_mode_next;
        CData/*1:0*/ pcore_tb__DOT__dut__DOT__spi_top_module__DOT__spi_regs_module__DOT__reg_sck_mode_ff;
        CData/*1:0*/ pcore_tb__DOT__dut__DOT__spi_top_module__DOT__spi_regs_module__DOT__reg_cs_id_next;
        CData/*1:0*/ pcore_tb__DOT__dut__DOT__spi_top_module__DOT__spi_regs_module__DOT__reg_cs_default_next;
        CData/*1:0*/ pcore_tb__DOT__dut__DOT__spi_top_module__DOT__spi_regs_module__DOT__reg_cs_mode_next;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__spi_top_module__DOT__spi_regs_module__DOT__reg_fmt_next;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__spi_top_module__DOT__spi_regs_module__DOT__reg_fmt_ff;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__spi_top_module__DOT__spi_regs_module__DOT__reg_tx_data_next;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__spi_top_module__DOT__spi_regs_module__DOT__reg_rx_data_next;
        CData/*7:0*/ pcore_tb__DOT__dut__DOT__spi_top_module__DOT__spi_regs_module__DOT__reg_rx_data_ff;
        CData/*2:0*/ pcore_tb__DOT__dut__DOT__spi_top_module__DOT__spi_regs_module__DOT__reg_tx_mark_next;
        CData/*2:0*/ pcore_tb__DOT__dut__DOT__spi_top_module__DOT__spi_regs_module__DOT__reg_tx_mark_ff;
        CData/*2:0*/ pcore_tb__DOT__dut__DOT__spi_top_module__DOT__spi_regs_module__DOT__reg_rx_mark_next;
        CData/*2:0*/ pcore_tb__DOT__dut__DOT__spi_top_module__DOT__spi_regs_module__DOT__reg_rx_mark_ff;
        CData/*1:0*/ pcore_tb__DOT__dut__DOT__spi_top_module__DOT__spi_regs_module__DOT__reg_intr_enable_next;
        CData/*1:0*/ pcore_tb__DOT__dut__DOT__spi_top_module__DOT__spi_regs_module__DOT__reg_intr_enable_ff;
        CData/*1:0*/ pcore_tb__DOT__dut__DOT__spi_top_module__DOT__spi_regs_module__DOT__reg_intr_pend_ff;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__spi_top_module__DOT__spi_regs_module__DOT__spi_sel_sdiv;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__spi_top_module__DOT__spi_regs_module__DOT__spi_sel_ckmode;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__spi_top_module__DOT__spi_regs_module__DOT__spi_sel_csid;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__spi_top_module__DOT__spi_regs_module__DOT__spi_sel_csdef;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__spi_top_module__DOT__spi_regs_module__DOT__spi_sel_csmode;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__spi_top_module__DOT__spi_regs_module__DOT__spi_sel_del0;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__spi_top_module__DOT__spi_regs_module__DOT__spi_sel_del1;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__spi_top_module__DOT__spi_regs_module__DOT__spi_sel_fmt;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__spi_top_module__DOT__spi_regs_module__DOT__spi_sel_txdata;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__spi_top_module__DOT__spi_regs_module__DOT__spi_sel_txmark;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__spi_top_module__DOT__spi_regs_module__DOT__spi_sel_rxmark;
        CData/*0:0*/ pcore_tb__DOT__dut__DOT__spi_top_module__DOT__spi_regs_module__DOT__spi_sel_ie;
    };
    struct {
        CData/*0:0*/ __VdfgTmp_h2981c0ee__0;
        CData/*4:0*/ __VdfgTmp_h0db32e6d__0;
        CData/*0:0*/ __Vdly__pcore_tb__DOT__dut__DOT__spi_top_module__DOT__spi_controller_module__DOT__spi_clk;
        CData/*0:0*/ __Vtrigprevexpr___TOP__clk__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__reset__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__pcore_tb__DOT__dut__DOT__clint_module__DOT__timer_clk_ff__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__pcore_tb__DOT__dut__DOT__spi_top_module__DOT__spi_controller_module__DOT__spi_clk__0;
        CData/*0:0*/ __VactContinue;
        SData/*8:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__exe2csr_ctrl_next;
        SData/*8:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__exe2csr_ctrl_pipe_ff;
        SData/*15:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__c_top__DOT__misalign__DOT__upper_16;
        SData/*11:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__c_top__DOT__decode__DOT__imm_Li;
        SData/*15:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__c_top__DOT__decode__DOT__comp_inst;
        SData/*11:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__c_top__DOT__decode__DOT__comp_imm_branch;
        SData/*9:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__c_top__DOT__decode__DOT____VdfgTmp_h68dbea3a__0;
        SData/*11:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__c_top__DOT__decode__DOT____VdfgTmp_h8bdb6079__0;
        SData/*8:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__execute_module__DOT__exe2csr_ctrl;
        SData/*15:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__lsu_module__DOT__rdata_hword;
        SData/*8:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__forward_stall_module__DOT__fwd2ptop;
        SData/*9:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__mmu_module__DOT__itlb_module__DOT____Vlvbound_hd8a42b58__0;
        SData/*9:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__mmu_module__DOT__itlb_module__DOT____Vlvbound_hd92c8ecc__0;
        SData/*9:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__mmu_module__DOT__dtlb_module__DOT____Vlvbound_he1fe55da__0;
        SData/*9:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__mmu_module__DOT__dtlb_module__DOT____Vlvbound_he24a8595__0;
        SData/*8:0*/ pcore_tb__DOT__dut__DOT__uart_module__DOT__uart_tx_module__DOT__shifter_ff;
        SData/*8:0*/ pcore_tb__DOT__dut__DOT__uart_module__DOT__uart_tx_module__DOT__shifter_next;
        SData/*8:0*/ pcore_tb__DOT__dut__DOT__uart_ns_module__DOT__uart_ns_tx_module__DOT__shifter_ff;
        SData/*8:0*/ pcore_tb__DOT__dut__DOT__uart_ns_module__DOT__uart_ns_tx_module__DOT__shifter_next;
        SData/*8:0*/ pcore_tb__DOT__dut__DOT__spi_top_module__DOT__spi_controller_module__DOT__c2t_delay;
        SData/*8:0*/ pcore_tb__DOT__dut__DOT__spi_top_module__DOT__spi_controller_module__DOT__t2c_delay;
        SData/*11:0*/ pcore_tb__DOT__dut__DOT__spi_top_module__DOT__spi_controller_module__DOT__clock_cnt;
        SData/*11:0*/ pcore_tb__DOT__dut__DOT__spi_top_module__DOT__spi_regs_module__DOT__reg_sck_div_next;
        SData/*11:0*/ pcore_tb__DOT__dut__DOT__spi_top_module__DOT__spi_regs_module__DOT__reg_sck_div_ff;
        SData/*15:0*/ pcore_tb__DOT__dut__DOT__spi_top_module__DOT__spi_regs_module__DOT__reg_delay0_next;
        SData/*15:0*/ pcore_tb__DOT__dut__DOT__spi_top_module__DOT__spi_regs_module__DOT__reg_delay0_ff;
        SData/*15:0*/ pcore_tb__DOT__dut__DOT__spi_top_module__DOT__spi_regs_module__DOT__reg_delay1_next;
        SData/*15:0*/ pcore_tb__DOT__dut__DOT__spi_top_module__DOT__spi_regs_module__DOT__reg_delay1_ff;
        VlWide<32>/*1023:0*/ pcore_tb__DOT__firmware;
        VlWide<32>/*1023:0*/ pcore_tb__DOT__max_cycles;
        VlWide<32>/*1023:0*/ pcore_tb__DOT__main_time;
        VlWide<32>/*1023:0*/ pcore_tb__DOT__signature_file;
        IData/*31:0*/ pcore_tb__DOT__write_sig;
        IData/*20:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__exe2lsu_ctrl_next;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__mul2wrb_next;
        IData/*20:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__exe2lsu_ctrl_pipe_ff;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr2wrb_data_pipe_ff;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__mul2wrb_pipe_ff;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__fetch_module__DOT__pc_ff;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__fetch_module__DOT__pc_next;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__fetch_module__DOT____VdfgExtracted_h46a986c8__0;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__c_top__DOT__instruction;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__c_top__DOT____Vcellout__misalign__pc_out;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__c_top__DOT____Vcellout__decode__compressed_inst_out;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__c_top__DOT__misalign__DOT__conc_32_misallign;
        IData/*19:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__c_top__DOT__decode__DOT__imm_jump;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__c_top__DOT__decode__DOT__inst_r_type;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__c_top__DOT__decode__DOT__inst_r_comp_type;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__c_top__DOT__decode__DOT__inst_nop;
        IData/*19:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__c_top__DOT__decode__DOT____VdfgTmp_h46266a8e__0;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__execute_module__DOT__operand_rs1_data;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__execute_module__DOT__operand_rs2_data;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__execute_module__DOT__alu_adder_output;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__execute_module__DOT__alu_operand_1;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__execute_module__DOT__alu_operand_2;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__execute_module__DOT__alu_result;
    };
    struct {
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__execute_module__DOT__cmp_operand_2;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__lsu_module__DOT__rdata_word;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_rdata;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_wdata;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_pc_ff;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_pc_next;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcycle_ff;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcycle_next;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcycleh_ff;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcycleh_next;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_minstret_ff;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_minstret_next;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_minstreth_ff;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_minstreth_next;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcounteren_ff;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcounteren_next;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcountinhibit_ff;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcountinhibit_next;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mstatus_ff;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mstatus_next;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_medeleg_ff;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_medeleg_next;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mideleg_ff;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mideleg_next;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mie_ff;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mie_next;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mtvec_ff;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mtvec_next;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mscratch_ff;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mscratch_next;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mepc_ff;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mepc_next;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcause_ff;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mcause_next;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mtval_ff;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mtval_next;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mip_ff;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_mip_next;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_stvec_ff;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_stvec_next;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_sscratch_ff;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_sscratch_next;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_sepc_ff;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_sepc_next;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_scause_ff;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_scause_next;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_stval_ff;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_stval_next;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_satp_ff;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_satp_next;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_scounteren_ff;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__csr_scounteren_next;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__sip_mask;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__m_mode_new_pc;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__s_mode_new_pc;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__time_low_ff;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__time_low_next;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__time_high_ff;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__time_high_next;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__writeback_module__DOT__wrb_rd_data;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__muldiv_module__DOT__alu_m_opr1_next;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__muldiv_module__DOT__alu_m_opr1_ff;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__muldiv_module__DOT__alu_m_opr2_next;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__muldiv_module__DOT__alu_m_opr2_ff;
    };
    struct {
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__muldiv_module__DOT__alu_m_result_next;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__muldiv_module__DOT__div;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__muldiv_module__DOT__rem;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__muldiv_module__DOT__divider_module__DOT__opr2_ff;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__muldiv_module__DOT__divider_module__DOT__quo_ff;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__muldiv_module__DOT__divider_module__DOT__quo_next;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__muldiv_module__DOT__divider_module__DOT____Vconcswap_1_h046977cd__0;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__amo_module__DOT__w_data;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__amo_module__DOT__amo_buffer_data_ff;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__amo_module__DOT__amo_buffer_addr_ff;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__amo_module__DOT__amo_operand_a_ff;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__amo_module__DOT__amo_result;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__mmu_module__DOT__itlb_module__DOT__unnamedblk1__DOT__i;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__mmu_module__DOT__itlb_module__DOT____Vlvbound_hc317f493__0;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__mmu_module__DOT__itlb_module__DOT____VdfgExtracted_h753c7712__0;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__mmu_module__DOT__dtlb_module__DOT__unnamedblk1__DOT__i;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__mmu_module__DOT__dtlb_module__DOT____Vlvbound_hfff67bcb__0;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__mmu_module__DOT__ptw_module__DOT__r_data_ff;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__mmu_module__DOT__ptw_module__DOT__vaddr_ff;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__mmu_module__DOT__ptw_module__DOT__vaddr_next;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__uart_module__DOT__reg_r_data;
        IData/*19:0*/ pcore_tb__DOT__dut__DOT__uart_module__DOT__uart_reg_txctrl_ff;
        IData/*19:0*/ pcore_tb__DOT__dut__DOT__uart_module__DOT__uart_reg_txctrl_next;
        IData/*19:0*/ pcore_tb__DOT__dut__DOT__uart_module__DOT__uart_reg_rxctrl_ff;
        IData/*19:0*/ pcore_tb__DOT__dut__DOT__uart_module__DOT__uart_reg_rxctrl_next;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__clint_module__DOT__r_data;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_regs_module__DOT__reg_r_data;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__mem_top_module__DOT__bmem_interface_module__DOT__bmem_rdata;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__mem_top_module__DOT__icache_top_module__DOT__icache_controller_module__DOT__icache_state_ff;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__mem_top_module__DOT__icache_top_module__DOT__icache_controller_module__DOT__icache_state_next;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__mem_top_module__DOT__icache_top_module__DOT__icache_datapath_module__DOT__icache2if_data_ff;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__mem_top_module__DOT__icache_top_module__DOT__icache_datapath_module__DOT__unnamedblk1__DOT__i;
        VlWide<4>/*127:0*/ pcore_tb__DOT__dut__DOT__mem_top_module__DOT__wb_dcache_top_module__DOT____Vcellout__wb_dcache_datapath_module__dcache2mem_data_o;
        VlWide<4>/*127:0*/ pcore_tb__DOT__dut__DOT__mem_top_module__DOT__wb_dcache_top_module__DOT__wb_dcache_datapath_module__DOT__cache_line_write;
        IData/*25:0*/ pcore_tb__DOT__dut__DOT__mem_top_module__DOT__wb_dcache_top_module__DOT__wb_dcache_datapath_module__DOT__cache_tag_read;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__mem_top_module__DOT__wb_dcache_top_module__DOT__wb_dcache_datapath_module__DOT__cache_word_read;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__mem_top_module__DOT__wb_dcache_top_module__DOT__wb_dcache_datapath_module__DOT__cache_word_write;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__mem_top_module__DOT__wb_dcache_top_module__DOT__wb_dcache_datapath_module__DOT__dcache2lsummu_data_ff;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__mem_top_module__DOT__wb_dcache_top_module__DOT__wb_dcache_datapath_module__DOT__unnamedblk1__DOT__i;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__spi_top_module__DOT__spi_datapath_module__DOT__tx_fifo__DOT__unnamedblk1__DOT__i;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__spi_top_module__DOT__spi_datapath_module__DOT__rx_fifo__DOT__unnamedblk1__DOT__i;
        IData/*31:0*/ pcore_tb__DOT__dut__DOT__spi_top_module__DOT__spi_regs_module__DOT__reg_r_data;
        IData/*31:0*/ __VstlIterCount;
        IData/*31:0*/ __VactIterCount;
        QData/*37:0*/ pcore_tb__DOT__dut__DOT__debug_port_i;
        VlWide<4>/*100:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__if2id_data_next;
        QData/*37:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__id2exe_ctrl_next;
        VlWide<7>/*196:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__id2exe_data_next;
        VlWide<3>/*95:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__exe2lsu_data_next;
        VlWide<3>/*66:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__cext2if;
        VlWide<3>/*64:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__if2cext;
        VlWide<4>/*112:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__exe2csr_data_next;
        VlWide<4>/*100:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__lsu2wrb_data_next;
        VlWide<4>/*100:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__if2id_data_pipe_ff;
        VlWide<7>/*196:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__id2exe_data_pipe_ff;
        QData/*37:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__id2exe_ctrl_pipe_ff;
        VlWide<3>/*95:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__exe2lsu_data_pipe_ff;
        VlWide<4>/*112:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__exe2csr_data_pipe_ff;
        VlWide<4>/*100:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__lsu2wrb_data_pipe_ff;
        QData/*32:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__fetch_module__DOT__icache2if;
        QData/*37:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_ctrl;
        VlWide<7>/*196:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__decode_module__DOT__id2exe_data;
        QData/*32:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__execute_module__DOT__cmp_output;
        VlWide<4>/*100:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__lsu_module__DOT__lsu2wrb_data;
    };
    struct {
        VlWide<3>/*67:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__lsu_module__DOT__lsu2dbus;
        QData/*32:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__lsu_module__DOT__dbus2lsu;
        VlWide<3>/*95:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__lsu_module__DOT__lsu2amo_data;
        QData/*36:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__csr_module__DOT__pipe2csr;
        QData/*37:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__writeback_module__DOT__wrb2id_fb;
        QData/*63:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__muldiv_module__DOT__mult;
        QData/*63:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__muldiv_module__DOT__mult_ss;
        QData/*63:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__muldiv_module__DOT__mult_su;
        QData/*63:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__muldiv_module__DOT__mult_su_int;
        QData/*32:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__muldiv_module__DOT__divider_module__DOT__acc_ff;
        QData/*32:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__muldiv_module__DOT__divider_module__DOT__acc_next;
        QData/*32:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__muldiv_module__DOT__divider_module__DOT__rem_ff;
        QData/*32:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__muldiv_module__DOT__divider_module__DOT____Vconcswap_1_h0df038ea__0;
        QData/*36:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__mmu_module__DOT__mmu2lsu;
        QData/*35:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__mmu_module__DOT__mmu2if;
        QData/*33:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__mmu_module__DOT__itlb_module__DOT__tlb2mmu;
        VlWide<7>/*215:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__mmu_module__DOT__itlb_module__DOT__tlb_array_ff;
        VlWide<7>/*215:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__mmu_module__DOT__itlb_module__DOT__tlb_array_next;
        QData/*33:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__mmu_module__DOT__dtlb_module__DOT__tlb2mmu;
        VlWide<27>/*863:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__mmu_module__DOT__dtlb_module__DOT__tlb_array_ff;
        VlWide<27>/*863:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__mmu_module__DOT__dtlb_module__DOT__tlb_array_next;
        QData/*35:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__mmu_module__DOT__ptw_module__DOT__ptw2mmu;
        QData/*33:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__mmu_module__DOT__ptw_module__DOT__ptw_paddr_ff;
        QData/*33:0*/ pcore_tb__DOT__dut__DOT__core_top_module__DOT__mmu_module__DOT__ptw_module__DOT__ptw_paddr_next;
        VlWide<3>/*69:0*/ pcore_tb__DOT__dut__DOT__dbus_interconnect_module__DOT__dbus2peri;
        QData/*32:0*/ pcore_tb__DOT__dut__DOT__uart_module__DOT__uart2dbus_ff;
        QData/*32:0*/ pcore_tb__DOT__dut__DOT__uart_ns_module__DOT__uart2dbus_ff;
        QData/*63:0*/ pcore_tb__DOT__dut__DOT__clint_module__DOT__mtime_ff;
        QData/*63:0*/ pcore_tb__DOT__dut__DOT__clint_module__DOT__mtime_next;
        QData/*63:0*/ pcore_tb__DOT__dut__DOT__clint_module__DOT__mtimecmp_ff;
        QData/*63:0*/ pcore_tb__DOT__dut__DOT__clint_module__DOT__mtimecmp_next;
        QData/*32:0*/ pcore_tb__DOT__dut__DOT__clint_module__DOT__clint2csr;
        QData/*32:0*/ pcore_tb__DOT__dut__DOT__clint_module__DOT__clint2dbus_ff;
        QData/*32:0*/ pcore_tb__DOT__dut__DOT__plic_top_module__DOT__plic_regs_module__DOT__plic2dbus_ff;
        QData/*32:0*/ pcore_tb__DOT__dut__DOT__mem_top_module__DOT__icache2mem;
        VlWide<5>/*128:0*/ pcore_tb__DOT__dut__DOT__mem_top_module__DOT__mem2icache;
        QData/*32:0*/ pcore_tb__DOT__dut__DOT__mem_top_module__DOT__dcache2mmu;
        QData/*32:0*/ pcore_tb__DOT__dut__DOT__mem_top_module__DOT__dcache2dbus;
        VlWide<3>/*69:0*/ pcore_tb__DOT__dut__DOT__mem_top_module__DOT__lsummu2dcache;
        QData/*32:0*/ pcore_tb__DOT__dut__DOT__mem_top_module__DOT__dcache2lsummu;
        VlWide<5>/*128:0*/ pcore_tb__DOT__dut__DOT__mem_top_module__DOT__mem2dcache;
        VlWide<6>/*161:0*/ pcore_tb__DOT__dut__DOT__mem_top_module__DOT__dcache2mem;
        VlWide<6>/*161:0*/ pcore_tb__DOT__dut__DOT__mem_top_module__DOT__cache2mem;
        QData/*32:0*/ pcore_tb__DOT__dut__DOT__mem_top_module__DOT__bmem_interface_module__DOT__bmem2if_ff;
        QData/*32:0*/ pcore_tb__DOT__dut__DOT__mem_top_module__DOT__bmem_interface_module__DOT__bmem2if_next;
        QData/*32:0*/ pcore_tb__DOT__dut__DOT__mem_top_module__DOT__bmem_interface_module__DOT__bmem2dbus_ff;
        QData/*32:0*/ pcore_tb__DOT__dut__DOT__mem_top_module__DOT__bmem_interface_module__DOT__bmem2dbus_next;
        VlWide<5>/*149:0*/ pcore_tb__DOT__dut__DOT__mem_top_module__DOT__icache_top_module__DOT__icache_datapath_module__DOT__icache_rd_buf;
        VlWide<5>/*149:0*/ pcore_tb__DOT__dut__DOT__mem_top_module__DOT__icache_top_module__DOT__icache_datapath_module__DOT__icache_wr_buff;
        VlWide<5>/*128:0*/ pcore_tb__DOT__dut__DOT__mem_top_module__DOT__main_mem_module__DOT__mem2cache;
        QData/*32:0*/ pcore_tb__DOT__dut__DOT__spi_top_module__DOT__spi_regs_module__DOT__spi2dbus_ff;
        VlUnpacked<IData/*31:0*/, 32> pcore_tb__DOT__dut__DOT__core_top_module__DOT__pipeline_top_module__DOT__decode_module__DOT__rf_module__DOT__register_file;
        VlUnpacked<IData/*31:0*/, 406> pcore_tb__DOT__dut__DOT__mem_top_module__DOT__bmem_interface_module__DOT__bmem_module__DOT__bmem;
        VlUnpacked<VlWide<5>/*149:0*/, 128> pcore_tb__DOT__dut__DOT__mem_top_module__DOT__icache_top_module__DOT__icache_datapath_module__DOT__icache;
        VlUnpacked<VlWide<4>/*127:0*/, 16> pcore_tb__DOT__dut__DOT__mem_top_module__DOT__wb_dcache_top_module__DOT__wb_dcache_datapath_module__DOT__cache_data_ram;
        VlUnpacked<IData/*25:0*/, 16> pcore_tb__DOT__dut__DOT__mem_top_module__DOT__wb_dcache_top_module__DOT__wb_dcache_datapath_module__DOT__cache_tag_ram;
        VlUnpacked<IData/*31:0*/, 33554432> pcore_tb__DOT__dut__DOT__mem_top_module__DOT__main_mem_module__DOT__dualport_memory;
        VlUnpacked<CData/*7:0*/, 8> pcore_tb__DOT__dut__DOT__spi_top_module__DOT__spi_datapath_module__DOT__tx_fifo__DOT__fifo_buffer;
        VlUnpacked<CData/*7:0*/, 8> pcore_tb__DOT__dut__DOT__spi_top_module__DOT__spi_datapath_module__DOT__rx_fifo__DOT__fifo_buffer;
        VlUnpacked<CData/*0:0*/, 10> __Vm_traceActivity;
    };
    VlTriggerVec<1> __VstlTriggered;
    VlTriggerVec<6> __VactTriggered;
    VlTriggerVec<6> __VnbaTriggered;

    // INTERNAL VARIABLES
    Vpcore_tb__Syms* const vlSymsp;

    // CONSTRUCTORS
    Vpcore_tb___024root(Vpcore_tb__Syms* symsp, const char* v__name);
    ~Vpcore_tb___024root();
    VL_UNCOPYABLE(Vpcore_tb___024root);

    // INTERNAL METHODS
    void __Vconfigure(bool first);
};


#endif  // guard
