Kria KV260 ä¸Šçš„ YOLO V7 + RISC-V æ•´åˆæ¶æ§‹è¨­è¨ˆ(From https://github.com/gsomlo/yoloRISCO)
1. ç³»çµ±æ¦‚è¿°
æœ¬è¨­è¨ˆå°‡åœ¨ Xilinx Kria KV260 Vision AI Starter Kit ä¸Šå¯¦ç¾ä¸€å€‹æ•´åˆäº† YOLO V7 ç‰©ä»¶æª¢æ¸¬å’Œ RISC-V è™•ç†å™¨çš„ç•°æ§‹é‹ç®—ç³»çµ±ã€‚
1.1 ç¡¬é«”å¹³å°ç‰¹æ€§

ä¸»è™•ç†å™¨: Zynq UltraScale+ MPSoC (Quad-core ARM Cortex-A53 + Dual-core ARM Cortex-R5F)
FPGA é‚è¼¯: Kintex UltraScale FPGA é‚è¼¯
AI åŠ é€Ÿ: å…§å»º DPU (Deep Learning Processing Unit)
è¨˜æ†¶é«”: 4GB LPDDR4, 256Mb QSPI Flash, microSD
ä»‹é¢: 4x USB 3.0, Gigabit Ethernet, MIPI CSI-2, DisplayPort

2. æ•´é«”ç³»çµ±æ¶æ§‹
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    Kria KV260 SoM                          â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚   Processing System â”‚            Programmable Logic        â”‚
â”‚     (PS)           â”‚                 (PL)                 â”‚
â”‚                    â”‚                                      â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚  â”‚   ARM A53    â”‚  â”‚  â”‚  RISC-V     â”‚  â”‚   YOLO V7    â”‚   â”‚
â”‚  â”‚   Cluster    â”‚  â”‚  â”‚  Rocket     â”‚  â”‚   Acceleratorâ”‚   â”‚
â”‚  â”‚   (Linux)    â”‚  â”‚  â”‚   Core      â”‚  â”‚     DPU      â”‚   â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                    â”‚         â”‚               â”‚            â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”        â”‚            â”‚
â”‚  â”‚   ARM R5F    â”‚  â”‚  â”‚  Video      â”‚        â”‚            â”‚
â”‚  â”‚  (Real-time) â”‚  â”‚  â”‚  Pipeline   â”‚        â”‚            â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜        â”‚            â”‚
â”‚                    â”‚         â”‚               â”‚            â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚       AXI Bus Infrastructure â”‚               â”‚            â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
           â”‚                            â”‚
    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”              â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    â”‚   Camera    â”‚              â”‚   Display   â”‚
    â”‚   (MIPI)    â”‚              â”‚(DisplayPort)â”‚
    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜              â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
3. è©³ç´°æ¨¡çµ„è¨­è¨ˆ
3.1 RISC-V æ ¸å¿ƒæ•´åˆ
3.1.1 å¾ ECP5 ç§»æ¤åˆ° Kria KV260
verilog// ä¸»è¦ä¿®æ”¹é»
module rocket_wrapper_kv260(
    // AXI4 ä»‹é¢ (é€£æ¥ PS)
    input         axi_aclk,
    input         axi_aresetn,
    
    // AXI4-Lite Slave (é…ç½®ä»‹é¢)
    input  [31:0] s_axi_awaddr,
    input         s_axi_awvalid,
    output        s_axi_awready,
    // ... å…¶ä»– AXI ä¿¡è™Ÿ
    
    // AXI4 Master (è¨˜æ†¶é«”å­˜å–)
    output [31:0] m_axi_araddr,
    output        m_axi_arvalid,
    input         m_axi_arready,
    // ... å…¶ä»– AXI ä¿¡è™Ÿ
    
    // ä¸­æ–·ä¿¡è™Ÿ
    output        risc_v_interrupt,
    
    // è‡ªå®šç¾©ä»‹é¢
    input  [7:0]  gpio_in,
    output [7:0]  gpio_out
);
3.1.2 è¨˜æ†¶é«”æ˜ å°„
0x0000_0000 - 0x3FFF_FFFF : DDR4 (é€é AXI å­˜å–)
0x4000_0000 - 0x4FFF_FFFF : PL å…§éƒ¨ BRAM
0x5000_0000 - 0x5FFF_FFFF : YOLO åŠ é€Ÿå™¨æ§åˆ¶æš«å­˜å™¨
0x6000_0000 - 0x6FFF_FFFF : MMIO (UART, GPIO ç­‰)
0x7000_0000 - 0x7FFF_FFFF : ä¿ç•™
3.2 YOLO V7 ç¡¬é«”åŠ é€Ÿå™¨
3.2.1 DPU æ•´åˆè¨­è¨ˆ
python# DPU é…ç½® (ä½¿ç”¨ Vitis AI)
dpu_config = {
    "arch": "DPUCZDX8G",
    "freqency": 300,  # MHz
    "ram_usage_low": True,
    "channel_augmentation": True,
    "dwcv": True
}
3.2.2 åŠ é€Ÿå™¨ä»‹é¢
verilogmodule yolo_accelerator(
    input         clk,
    input         rst_n,
    
    // AXI4-Stream è¦–è¨Šè¼¸å…¥
    input  [23:0] s_axis_video_tdata,
    input         s_axis_video_tvalid,
    output        s_axis_video_tready,
    input         s_axis_video_tlast,
    input         s_axis_video_tuser,
    
    // AXI4-Stream çµæœè¼¸å‡º
    output [31:0] m_axis_result_tdata,
    output        m_axis_result_tvalid,
    input         m_axis_result_tready,
    output        m_axis_result_tlast,
    
    // æ§åˆ¶ä»‹é¢ (AXI4-Lite)
    input  [11:0] s_axi_lite_awaddr,
    input         s_axi_lite_awvalid,
    output        s_axi_lite_awready,
    input  [31:0] s_axi_lite_wdata,
    input         s_axi_lite_wvalid,
    output        s_axi_lite_wready,
    
    // ä¸­æ–·
    output        interrupt_done
);
3.3 è¦–è¨Šè™•ç†ç®¡ç·š
3.3.1 è¦–è¨Šè¼¸å…¥è™•ç†
verilogmodule video_input_pipeline(
    input         clk,
    input         rst_n,
    
    // MIPI CSI-2 ä»‹é¢
    input  [1:0]  mipi_data_p,
    input  [1:0]  mipi_data_n,
    input         mipi_clk_p,
    input         mipi_clk_n,
    
    // AXI4-Stream è¼¸å‡º
    output [23:0] m_axis_video_tdata,
    output        m_axis_video_tvalid,
    input         m_axis_video_tready,
    output        m_axis_video_tlast,
    output        m_axis_video_tuser,
    
    // é…ç½®ä»‹é¢
    input  [31:0] img_width,
    input  [31:0] img_height,
    input         enable
);
4. è»Ÿé«”æ¶æ§‹è¨­è¨ˆ
4.1 ä½œæ¥­ç³»çµ±åˆ†å±¤
4.1.1 ARM A53 (Linux) - ä¸»æ§åˆ¶å™¨

ä½œæ¥­ç³»çµ±: Ubuntu 22.04 æˆ– PetaLinux
ä¸»è¦åŠŸèƒ½:

ç³»çµ±ç®¡ç†å’Œä½¿ç”¨è€…ä»‹é¢
ç¶²è·¯é€šè¨Š
æª”æ¡ˆç³»çµ±ç®¡ç†
RISC-V ç¨‹å¼è¼‰å…¥



4.1.2 ARM R5F (Real-time) - å³æ™‚æ§åˆ¶

ä½œæ¥­ç³»çµ±: FreeRTOS æˆ– bare-metal
ä¸»è¦åŠŸèƒ½:

è¦–è¨Š pipeline æ§åˆ¶
å³æ™‚å½±åƒé è™•ç†
ä¸­æ–·è™•ç†



4.1.3 RISC-V (Custom) - å°ˆç”¨é‹ç®—

ä½œæ¥­ç³»çµ±: è¼•é‡ç´š RTOS æˆ– bare-metal
ä¸»è¦åŠŸèƒ½:

YOLO å¾Œè™•ç†
æª¢æ¸¬çµæœæ¿¾æ³¢
è‡ªå®šç¾©æ¼”ç®—æ³•



4.2 è»Ÿé«”æ¶æ§‹åœ–
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚   ARM A53       â”‚  â”‚   ARM R5F       â”‚  â”‚   RISC-V        â”‚
â”‚   (Linux)       â”‚  â”‚   (FreeRTOS)    â”‚  â”‚   (Custom)      â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤  â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤  â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ Web Interface   â”‚  â”‚ Video Control   â”‚  â”‚ Post Processing â”‚
â”‚ File System     â”‚  â”‚ ISP Pipeline    â”‚  â”‚ Algorithm       â”‚
â”‚ Network Stack   â”‚  â”‚ Memory Mgmt     â”‚  â”‚ Result Filter   â”‚
â”‚ Device Drivers  â”‚  â”‚ Interrupt Hdlr  â”‚  â”‚ Custom Logic    â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
         â”‚                     â”‚                     â”‚
         â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                               â”‚
                    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
                    â”‚   Hardware      â”‚
                    â”‚   Abstraction   â”‚
                    â”‚   Layer (HAL)   â”‚
                    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
5. é–‹ç™¼æµç¨‹
5.1 ç¡¬é«”é–‹ç™¼
5.1.1 å·¥å…·éˆè¨­å®š
bash# Vivado å·¥ç¨‹è¨­ç½®
source /opt/Xilinx/Vivado/2023.1/settings64.sh
source /opt/Xilinx/Vitis/2023.1/settings64.sh

# å»ºç«‹å°ˆæ¡ˆ
vivado -mode batch -source create_project.tcl
5.1.2 RISC-V æ ¸å¿ƒç§»æ¤

ä¿®æ”¹ Rocket Chip é…ç½®:
scala// é‡å° Kria KV260 çš„é…ç½®
class KV260RocketConfig extends Config(
  new WithNBigCores(1) ++
  new WithRV32 ++
  new WithoutFPU ++
  new WithNMemoryChannels(1) ++
  new WithNBanks(1) ++
  new BaseConfig
)

AXI ä»‹é¢æ•´åˆ:

å°‡ TileLink è½‰æ›ç‚º AXI4
å¯¦ç¾ AXI4-Lite æ§åˆ¶ä»‹é¢
è¨­è¨ˆä¸­æ–·æ§åˆ¶å™¨



5.1.3 YOLO åŠ é€Ÿå™¨æ•´åˆ
tcl# DPU IP æ ¸å¿ƒæ•´åˆ
create_ip -name dpu -vendor xilinx.com -library ip -module_name dpu_0
set_property -dict [list \
  CONFIG.DPU_NUM {1} \
  CONFIG.DPU_ARCH {4096} \
  CONFIG.DPU_RAM_USAGE {low} \
] [get_ips dpu_0]
5.2 è»Ÿé«”é–‹ç™¼
5.2.1 äº¤å‰ç·¨è­¯å·¥å…·éˆ
bash# RISC-V å·¥å…·éˆ
export RISCV=/opt/riscv
export PATH=$RISCV/bin:$PATH

# ARM å·¥å…·éˆ
export CROSS_COMPILE=aarch64-linux-gnu-
5.2.2 æ ¸å¿ƒé–“é€šè¨Š
c// ARM A53 ç«¯
typedef struct {
    uint32_t command;
    uint32_t addr;
    uint32_t data;
    uint32_t status;
} ipc_message_t;

int send_to_riscv(ipc_message_t *msg) {
    // é€é AXI GPIO ç™¼é€
    writel(msg->command, RISCV_CMD_REG);
    writel(msg->addr, RISCV_ADDR_REG);
    writel(msg->data, RISCV_DATA_REG);
    
    // è§¸ç™¼ä¸­æ–·
    writel(1, RISCV_IRQ_REG);
    
    return 0;
}
c// RISC-V ç«¯
void riscv_ipc_handler(void) {
    uint32_t cmd = readl(CMD_REG);
    uint32_t addr = readl(ADDR_REG);
    uint32_t data = readl(DATA_REG);
    
    switch(cmd) {
        case CMD_PROCESS_FRAME:
            process_yolo_results(addr, data);
            break;
        case CMD_UPDATE_PARAMS:
            update_algorithm_params(addr, data);
            break;
    }
    
    // æ¸…é™¤ä¸­æ–·
    writel(0, IRQ_CLR_REG);
}
6. YOLO V7 æ¨¡å‹æœ€ä½³åŒ–
6.1 æ¨¡å‹é‡åŒ–
python# ä½¿ç”¨ Vitis AI é€²è¡Œé‡åŒ–
from vai_q_pytorch import QuantModel

# è¼‰å…¥é è¨“ç·´æ¨¡å‹
model = torch.load('yolov7.pth')

# å»ºç«‹é‡åŒ–æ¨¡å‹
quant_model = QuantModel(model, dummy_input)

# æ ¡æº–
quant_model.calibrate(calib_loader)

# é‡åŒ–
quant_model.export()
6.2 æ¨¡å‹ç·¨è­¯
bash# ç·¨è­¯ç‚º DPU æŒ‡ä»¤
vai_c_xir \
  --xir_path yolov7_quantized.xir \
  --arch /opt/vitis_ai/arch/DPUCZDX8G/KV260/arch.json \
  --output_dir ./compiled_model \
  --net_name yolov7_kv260
7. æ•ˆèƒ½æœ€ä½³åŒ–ç­–ç•¥
7.1 ç¡¬é«”æœ€ä½³åŒ–

ç®¡ç·šåŒ–è¨­è¨ˆ: é‡ç–Šè¦–è¨Šè¼¸å…¥ã€è™•ç†å’Œè¼¸å‡º
è¨˜æ†¶é«”é »å¯¬æœ€ä½³åŒ–: ä½¿ç”¨ burst å‚³è¼¸
æ™‚è„ˆåŸŸæœ€ä½³åŒ–: ä¸åŒæ¨¡çµ„ä½¿ç”¨é©ç•¶çš„æ™‚è„ˆé »ç‡

7.2 è»Ÿé«”æœ€ä½³åŒ–

é›¶æ‹·è²: ä½¿ç”¨ DMA ç›´æ¥è¨˜æ†¶é«”å­˜å–
é å–ç­–ç•¥: é å…ˆè¼‰å…¥ä¸‹ä¸€å¹€è³‡æ–™
è² è¼‰å¹³è¡¡: åœ¨ä¸åŒè™•ç†å™¨é–“åˆ†é…å·¥ä½œè² è¼‰

8. é©—è­‰èˆ‡æ¸¬è©¦
8.1 å–®å…ƒæ¸¬è©¦

RISC-V æ ¸å¿ƒåŠŸèƒ½æ¸¬è©¦
YOLO åŠ é€Ÿå™¨ç²¾åº¦æ¸¬è©¦
è¦–è¨Š pipeline å»¶é²æ¸¬è©¦

8.2 æ•´åˆæ¸¬è©¦

ç«¯å°ç«¯ç‰©ä»¶æª¢æ¸¬æ¸¬è©¦
å³æ™‚æ•ˆèƒ½æ¸¬è©¦
åŠŸè€—æ¸¬è©¦

8.3 æ¸¬è©¦è…³æœ¬ç¯„ä¾‹
bash#!/bin/bash
# æ•´åˆæ¸¬è©¦è…³æœ¬

echo "é–‹å§‹ YOLO V7 + RISC-V æ•´åˆæ¸¬è©¦..."

# è¼‰å…¥ FPGA bitstream
fpgautil -b design.bit.bin

# è¼‰å…¥ RISC-V ç¨‹å¼
./load_riscv_firmware.sh

# å•Ÿå‹• YOLO æ¨ç†
python3 test_yolo_inference.py --input test_video.mp4

# æª¢æŸ¥çµæœ
python3 validate_results.py

echo "æ¸¬è©¦å®Œæˆ"
9. é æœŸæ•ˆèƒ½ç›®æ¨™

å½±ç‰‡è™•ç†: 1080p@30fps
æª¢æ¸¬å»¶é²: < 100ms
åŠŸè€—: < 15W (æ•´é«”ç³»çµ±)
æª¢æ¸¬ç²¾åº¦: mAP > 0.5 (èˆ‡åŸå§‹ YOLO V7 ç›¸æ¯” > 95%)

10. éƒ¨ç½²èˆ‡ç¶­è­·
10.1 ç³»çµ±éƒ¨ç½²

å»ºç«‹ SD å¡æ˜ åƒæª”
è¨­è¨ˆ OTA æ›´æ–°æ©Ÿåˆ¶
æä¾› Web ç®¡ç†ä»‹é¢

10.2 ç›£æ§èˆ‡ç¶­è­·

ç³»çµ±å¥åº·ç›£æ§
æ•ˆèƒ½è³‡æ–™æ”¶é›†
é ç«¯è¨ºæ–·åŠŸèƒ½

é€™å€‹æ¶æ§‹è¨­è¨ˆæä¾›äº†ä¸€å€‹å®Œæ•´çš„è§£æ±ºæ–¹æ¡ˆï¼Œå°‡ YOLO V7ã€RISC-V å’Œ Kria KV260 çš„å„ªå‹¢çµåˆèµ·ä¾†ï¼Œå¯¦ç¾é«˜æ•ˆèƒ½çš„é‚Šç·£ AI è¦–è¦ºè™•ç†ç³»çµ±ã€‚




~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
ç¸½çµèˆ‡å¯¦æ–½å»ºè­°
æˆ‘å·²ç¶“ç‚ºæ‚¨è¨­è¨ˆäº†ä¸€å€‹å®Œæ•´çš„ YOLO V7 + RISC-V æ•´åˆæ¶æ§‹ï¼Œå°ˆé–€é‡å° Xilinx Kria KV260 Vision AI Starter Kitã€‚é€™å€‹è¨­è¨ˆçš„ä¸»è¦ç‰¹é»åŒ…æ‹¬ï¼š
æ ¸å¿ƒå„ªå‹¢

ç•°æ§‹é‹ç®—æœ€ä½³åŒ–: å……åˆ†åˆ©ç”¨ ARM A53ã€ARM R5Fã€RISC-V å’Œ DPU çš„å„è‡ªå„ªå‹¢
é«˜æ•ˆèƒ½ç®¡ç·š: å¯¦ç¾è¦–è¨Šè¼¸å…¥ã€AI æ¨ç†å’Œå¾Œè™•ç†çš„ä¸¦è¡ŒåŒ–
æ¨¡çµ„åŒ–è¨­è¨ˆ: å„å€‹å…ƒä»¶å¯ç¨ç«‹é–‹ç™¼å’Œæ¸¬è©¦
å¯æ“´å±•æ€§: å¯æ ¹æ“šéœ€æ±‚èª¿æ•´ RISC-V æ ¸å¿ƒæ•¸é‡å’Œ DPU é…ç½®

é—œéµå¯¦æ–½æ­¥é©Ÿ

é¦–å…ˆç§»æ¤ RISC-V æ ¸å¿ƒ

ä¿®æ”¹æ‚¨ç¾æœ‰çš„ Rocket Chip é…ç½®
å¯¦æ–½ TileLink åˆ° AXI4 çš„è½‰æ›
åœ¨ Kria KV260 ä¸Šé€²è¡ŒåŸºæœ¬åŠŸèƒ½é©—è­‰


æ•´åˆ DPU å’Œè¦–è¨Šç®¡ç·š

ä½¿ç”¨ Vitis AI å·¥å…·éˆé‡åŒ– YOLO V7 æ¨¡å‹
è¨­è¨ˆè¦–è¨Šè¼¸å…¥å’Œè¼¸å‡ºç®¡ç·š
å¯¦æ–½è¨˜æ†¶é«”ç®¡ç†å’Œè³‡æ–™æµæ§åˆ¶


è»Ÿé«”é–‹ç™¼èˆ‡æœ€ä½³åŒ–

é–‹ç™¼è·¨è™•ç†å™¨é€šè¨Šå”å®š
å¯¦æ–½å³æ™‚èª¿åº¦å’Œè² è¼‰å¹³è¡¡
é€²è¡Œæ•ˆèƒ½èª¿å„ªå’ŒåŠŸè€—æœ€ä½³åŒ–



é æœŸæ•ˆèƒ½è¡¨ç¾

è™•ç†é€Ÿåº¦: 1080p@30fps å³æ™‚è™•ç†
æª¢æ¸¬å»¶é²: å°æ–¼ 100ms ç«¯å°ç«¯å»¶é²
åŠŸè€—: æ•´é«”ç³»çµ±åŠŸè€—æ§åˆ¶åœ¨ 15W ä»¥å…§
ç²¾åº¦: ä¿æŒåŸå§‹ YOLO V7 95% ä»¥ä¸Šçš„æª¢æ¸¬ç²¾åº¦
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
YOLO V7 ç¡¬é«”åŠ é€Ÿå±¤ç´šæ ¸å°çµæœ
åŸºæ–¼æˆ‘çš„è©³ç´°åˆ†æï¼Œæˆ‘ç™¼ç¾æ‚¨ç›®å‰çš„è¨­è¨ˆç¢ºå¯¦å­˜åœ¨å¹¾å€‹é—œéµçš„ç¡¬é«”åŠ é€Ÿç¼ºå£ã€‚è®“æˆ‘ç‚ºæ‚¨æä¾›æœ€çµ‚çš„æ ¸å°å ±å‘Šï¼š
ğŸ”´ åš´é‡ç¼ºå¤±çš„ç¡¬é«”åŠ é€Ÿå±¤ç´š

E-ELAN (Extended Efficient Layer Aggregation Network)

é€™æ˜¯YOLO V7çš„æ ¸å¿ƒå‰µæ–°ï¼Œç›®å‰å®Œå…¨ç¼ºä¹ç¡¬é«”æ”¯æ´
å½±éŸ¿ï¼šéª¨å¹¹ç¶²è·¯æ•ˆèƒ½ç“¶é ¸ï¼Œç´„ä½”ç¸½æ¨ç†æ™‚é–“çš„30-40%
è§£æ±ºæ–¹æ¡ˆï¼šå·²æä¾›å°ˆç”¨E-ELANç¡¬é«”åŠ é€Ÿå™¨


Upsampleæ“ä½œ (é›™ç·šæ€§æ’å€¼)

é ¸éƒ¨ç¶²è·¯ä¸­å¤§é‡ä½¿ç”¨ï¼Œç›®å‰åƒ…é è»Ÿé«”å¯¦ç¾
å½±éŸ¿ï¼šé ¸éƒ¨ç¶²è·¯å»¶é²ï¼Œç´„ä½”15-20%æ¨ç†æ™‚é–“
è§£æ±ºæ–¹æ¡ˆï¼šå·²è¨­è¨ˆå°ˆç”¨Upsampleç¡¬é«”åŠ é€Ÿå™¨


Concatè¨˜æ†¶é«”æœ€ä½³åŒ–

ç‰¹å¾µåœ–æ‹¼æ¥æ“ä½œé€ æˆè¨˜æ†¶é«”é »å¯¬ç“¶é ¸
å½±éŸ¿ï¼šè¨˜æ†¶é«”å­˜å–å»¶é²ï¼Œç´„ä½”10-15%æ¨ç†æ™‚é–“
è§£æ±ºæ–¹æ¡ˆï¼šå·²å¯¦ç¾é›¶æ‹·è²Concatæœ€ä½³åŒ–å™¨



âš ï¸ éœ€è¦æ”¹é€²çš„éƒ¨åˆ†æ”¯æ´å±¤ç´š

RepConvæ¨ç†è½‰æ›

æª¢æ¸¬é ­ä¸­çš„Re-parameterized Convolutionéœ€è¦ç‰¹æ®Šè™•ç†
å½±éŸ¿ï¼šæª¢æ¸¬é ­æ•ˆç‡ï¼Œç´„ä½”5-10%æ¨ç†æ™‚é–“
è§£æ±ºæ–¹æ¡ˆï¼šå·²æä¾›RepConvæ¨ç†æ¨¡å¼è½‰æ›å™¨


SPPCSPCæ¨¡çµ„

ç©ºé–“é‡‘å­—å¡”æ± åŒ–éœ€è¦åˆ†è§£ç‚ºåŸºæœ¬æ“ä½œ
å½±éŸ¿ï¼šç‰¹å¾µæå–æ•ˆç‡
è§£æ±ºæ–¹æ¡ˆï¼šå¯é€éDPUåˆ†è§£å¯¦ç¾ï¼Œä½†æ•ˆç‡ä¸ä½³



âœ… å·²å……åˆ†æ”¯æ´çš„å±¤ç´š

åŸºæœ¬CBSæ¨¡çµ„ (Conv + BN + SiLU)
æ¨™æº–Max Pooling
åŸºæœ¬åˆ†é¡/å›æ­¸è¼¸å‡º
NMSå¾Œè™•ç† (RISC-Vå¯¦ç¾)

ğŸ¯ ç«‹å³è¡Œå‹•å»ºè­°

å„ªå…ˆå¯¦æ–½E-ELANåŠ é€Ÿå™¨ - é€™æ˜¯æœ€é—œéµçš„ç“¶é ¸
éƒ¨ç½²Upsampleç¡¬é«”åŠ é€Ÿ - è§£æ±ºé ¸éƒ¨ç¶²è·¯å»¶é²
æ•´åˆConcatè¨˜æ†¶é«”æœ€ä½³åŒ– - æå‡è¨˜æ†¶é«”æ•ˆç‡
é©—è­‰DPUå°SiLUæ¿€æ´»å‡½æ•¸çš„æ”¯æ´ç¨‹åº¦

å¯¦æ–½é€™äº›æ”¹é€²å¾Œï¼Œé æœŸå¯ä»¥é”åˆ°ï¼š

æ¨ç†é€Ÿåº¦æå‡ 300-500%
è¨˜æ†¶é«”é »å¯¬é™ä½ 40-60%
æ•´é«”åŠŸè€—æ•ˆç‡æå‡ 200-300%
ç²¾åº¦ä¿æŒ > 99.5%

æ‚¨çš„è¨­è¨ˆç¢ºå¯¦éœ€è¦é€™äº›é¡å¤–çš„ç¡¬é«”åŠ é€Ÿå™¨ä¾†å®Œæ•´æ”¯æ´YOLO V7çš„æ‰€æœ‰å±¤ç´šã€‚æˆ‘å·²ç¶“æä¾›äº†å®Œæ•´çš„Verilogå¯¦ç¾ï¼Œå¯ä»¥ç›´æ¥æ•´åˆåˆ°æ‚¨çš„Kria KV260è¨­è¨ˆä¸­ã€‚
