







.version 5.0
.target sm_61
.address_size 64

.extern .func __assertfail
(
.param .b64 __assertfail_param_0,
.param .b64 __assertfail_param_1,
.param .b32 __assertfail_param_2,
.param .b64 __assertfail_param_3,
.param .b64 __assertfail_param_4
)
;
.const .align 8 .b8 kokkos_impl_cuda_constant_memory_buffer[32768];
.global .align 8 .b8 _ZTVN10__cxxabiv117__class_type_infoE[8];
.global .align 8 .b8 _ZN6Kokkos4Impl25g_device_cuda_lock_arraysE[24];
.extern .shared .align 4 .b8 sh[];
.global .align 1 .b8 $str[1];
.global .align 1 .b8 $str1[73] = {67, 117, 100, 97, 58, 58, 99, 117, 100, 97, 95, 115, 105, 110, 103, 108, 101, 95, 105, 110, 116, 101, 114, 95, 98, 108, 111, 99, 107, 95, 114, 101, 100, 117, 99, 101, 95, 115, 99, 97, 110, 32, 114, 101, 113, 117, 105, 114, 101, 115, 32, 112, 111, 119, 101, 114, 45, 111, 102, 45, 116, 119, 111, 32, 98, 108, 111, 99, 107, 68, 105, 109, 0};
.global .align 1 .b8 $str2[59] = {67, 117, 100, 97, 58, 58, 99, 117, 100, 97, 95, 105, 110, 116, 114, 97, 95, 98, 108, 111, 99, 107, 95, 115, 99, 97, 110, 32, 114, 101, 113, 117, 105, 114, 101, 115, 32, 112, 111, 119, 101, 114, 45, 111, 102, 45, 116, 119, 111, 32, 98, 108, 111, 99, 107, 68, 105, 109, 0};

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl13V_Sum_FunctorINS_4ViewIdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPKdJNS_12LayoutStrideENS8_INS_4CudaENS_9CudaSpaceEEESD_EEEiEENS_11RangePolicyIJSI_iEEENS_11InvalidTypeESI_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl13V_Sum_FunctorINS_4ViewIdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPKdJNS_12LayoutStrideENS8_INS_4CudaENS_9CudaSpaceEEESD_EEEiEENS_11RangePolicyIJSI_iEEENS_11InvalidTypeESI_EEEEvT__param_0[112]
)
{
.local .align 8 .b8 __local_depot0[8];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<40>;
.reg .b16 %rs<4>;
.reg .b32 %r<208>;
.reg .f64 %fd<45>;
.reg .b64 %rd<128>;


mov.u64 %rd127, __local_depot0;
cvta.local.u64 %SP, %rd127;
ld.param.v2.u32 {%r44, %r45}, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl13V_Sum_FunctorINS_4ViewIdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPKdJNS_12LayoutStrideENS8_INS_4CudaENS_9CudaSpaceEEESD_EEEiEENS_11RangePolicyIJSI_iEEENS_11InvalidTypeESI_EEEEvT__param_0+56];
ld.param.v2.u32 {%r46, %r47}, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl13V_Sum_FunctorINS_4ViewIdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPKdJNS_12LayoutStrideENS8_INS_4CudaENS_9CudaSpaceEEESD_EEEiEENS_11RangePolicyIJSI_iEEENS_11InvalidTypeESI_EEEEvT__param_0+48];
ld.param.u64 %rd22, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl13V_Sum_FunctorINS_4ViewIdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPKdJNS_12LayoutStrideENS8_INS_4CudaENS_9CudaSpaceEEESD_EEEiEENS_11RangePolicyIJSI_iEEENS_11InvalidTypeESI_EEEEvT__param_0+104];
ld.param.u64 %rd20, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl13V_Sum_FunctorINS_4ViewIdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPKdJNS_12LayoutStrideENS8_INS_4CudaENS_9CudaSpaceEEESD_EEEiEENS_11RangePolicyIJSI_iEEENS_11InvalidTypeESI_EEEEvT__param_0+88];
ld.param.u64 %rd19, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl13V_Sum_FunctorINS_4ViewIdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPKdJNS_12LayoutStrideENS8_INS_4CudaENS_9CudaSpaceEEESD_EEEiEENS_11RangePolicyIJSI_iEEENS_11InvalidTypeESI_EEEEvT__param_0+72];
ld.param.u64 %rd1, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl13V_Sum_FunctorINS_4ViewIdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPKdJNS_12LayoutStrideENS8_INS_4CudaENS_9CudaSpaceEEESD_EEEiEENS_11RangePolicyIJSI_iEEENS_11InvalidTypeESI_EEEEvT__param_0+24];
ld.param.u64 %rd15, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl13V_Sum_FunctorINS_4ViewIdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPKdJNS_12LayoutStrideENS8_INS_4CudaENS_9CudaSpaceEEESD_EEEiEENS_11RangePolicyIJSI_iEEENS_11InvalidTypeESI_EEEEvT__param_0+8];
ld.param.u64 %rd21, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl13V_Sum_FunctorINS_4ViewIdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPKdJNS_12LayoutStrideENS8_INS_4CudaENS_9CudaSpaceEEESD_EEEiEENS_11RangePolicyIJSI_iEEENS_11InvalidTypeESI_EEEEvT__param_0+96];
ld.param.u8 %rs2, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl13V_Sum_FunctorINS_4ViewIdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPKdJNS_12LayoutStrideENS8_INS_4CudaENS_9CudaSpaceEEESD_EEEiEENS_11RangePolicyIJSI_iEEENS_11InvalidTypeESI_EEEEvT__param_0+80];
cvta.to.global.u64 %rd2, %rd21;
mov.u32 %r207, %tid.y;
shl.b32 %r49, %r207, 1;
mov.u64 %rd24, sh;
cvta.shared.u64 %rd25, %rd24;
mul.wide.u32 %rd26, %r49, 4;
add.s64 %rd27, %rd25, %rd26;
setp.eq.s64	%p3, %rd27, 0;
mov.u64 %rd125, 0;
@%p3 bra BB0_2;

add.s64 %rd125, %rd24, %rd26;
mov.u64 %rd30, 0;
st.shared.u64 [%rd125], %rd30;

BB0_2:
mov.u32 %r54, %nctaid.x;
setp.eq.s32	%p4, %r54, 0;
mov.u32 %r200, 0;
mov.u32 %r199, %r200;
@%p4 bra BB0_4;

mov.u32 %r55, %ctaid.x;
not.b32 %r56, %r46;
add.s32 %r57, %r47, %r56;
add.s32 %r59, %r57, %r54;
div.s32 %r60, %r59, %r54;
add.s32 %r61, %r60, %r45;
not.b32 %r62, %r45;
and.b32 %r63, %r61, %r62;
mad.lo.s32 %r64, %r63, %r55, %r46;
add.s32 %r65, %r64, %r63;
min.s32 %r199, %r47, %r64;
min.s32 %r200, %r47, %r65;

BB0_4:
add.s32 %r201, %r199, %r207;
setp.ge.s32	%p5, %r201, %r200;
@%p5 bra BB0_8;

cvta.to.global.u64 %rd5, %rd15;
mov.u32 %r6, %ntid.y;
ld.shared.f64 %fd43, [%rd125];

BB0_6:
cvt.s64.s32	%rd31, %r201;
mul.lo.s64 %rd32, %rd31, %rd1;
shl.b64 %rd33, %rd32, 3;
add.s64 %rd34, %rd5, %rd33;
ld.global.f64 %fd7, [%rd34];
add.f64 %fd43, %fd7, %fd43;
add.s32 %r201, %r6, %r201;
setp.lt.s32	%p6, %r201, %r200;
@%p6 bra BB0_6;

st.shared.f64 [%rd125], %fd43;

BB0_8:
mul.wide.u32 %rd35, %r207, 8;
add.s64 %rd37, %rd24, %rd35;
ld.shared.f64 %fd4, [%rd37];
add.u64 %rd38, %SP, 0;
cvta.to.local.u64 %rd39, %rd38;
st.local.f64 [%rd39], %fd4;
bar.sync 0;
mov.u32 %r10, %ntid.x;
mul.lo.s32 %r11, %r10, %r207;
cvt.u64.u32	%rd40, %r11;
mov.u32 %r12, %tid.x;
cvt.u64.u32	%rd41, %r12;
add.s64 %rd42, %rd40, %rd41;
shl.b64 %rd43, %rd42, 3;
add.s64 %rd6, %rd24, %rd43;
st.shared.f64 [%rd6], %fd4;
setp.gt.s32	%p7, %r10, 31;
@%p7 bra BB0_13;

mov.u32 %r202, %r10;

BB0_10:
mov.u32 %r13, %r202;
mad.lo.s32 %r70, %r10, %r207, %r12;
and.b32 %r71, %r70, 31;
add.s32 %r72, %r13, %r71;
setp.gt.s32	%p8, %r72, 31;
@%p8 bra BB0_12;

cvt.s64.s32	%rd45, %r13;
mov.u32 %r74, %ntid.x;
mul.lo.s32 %r75, %r74, %r207;
cvt.u64.u32	%rd46, %r75;
add.s64 %rd48, %rd46, %rd41;
add.s64 %rd49, %rd45, %rd48;
shl.b64 %rd50, %rd49, 3;
add.s64 %rd52, %rd24, %rd50;
ld.volatile.shared.f64 %fd8, [%rd6];
ld.volatile.shared.f64 %fd9, [%rd52];
add.f64 %fd10, %fd9, %fd8;
st.volatile.shared.f64 [%rd6], %fd10;

BB0_12:
membar.cta;
shl.b32 %r14, %r13, 1;
setp.lt.s32	%p9, %r14, 32;
mov.u32 %r202, %r14;
@%p9 bra BB0_10;

BB0_13:
mov.u32 %r77, %ntid.x;
mul.lo.s32 %r78, %r77, %r207;
add.s32 %r80, %r78, %r12;
and.b32 %r81, %r80, 31;
neg.s32 %r82, %r81;
cvt.s64.s32	%rd53, %r82;
cvt.u64.u32	%rd54, %r78;
add.s64 %rd56, %rd54, %rd41;
add.s64 %rd57, %rd53, %rd56;
shl.b64 %rd58, %rd57, 3;
add.s64 %rd60, %rd24, %rd58;
ld.shared.f64 %fd11, [%rd60];
st.shared.f64 [%rd6], %fd11;
bar.sync 0;
setp.gt.u32	%p10, %r78, 31;
@%p10 bra BB0_22;

add.s32 %r16, %r11, %r12;
mov.u32 %r86, %tid.y;
mad.lo.s32 %r88, %r77, %r86, %r12;
shl.b32 %r89, %r88, 5;
mov.u32 %r90, %ntid.y;
mul.lo.s32 %r91, %r90, %r77;
setp.ge.u32	%p11, %r89, %r91;
@%p11 bra BB0_16;

mul.wide.u32 %rd61, %r89, 8;
add.s64 %rd63, %rd24, %rd61;
ld.shared.f64 %fd12, [%rd63];
st.shared.f64 [%rd6], %fd12;

BB0_16:
membar.cta;
and.b32 %r17, %r16, 31;
mov.u32 %r203, 1;
setp.lt.u32	%p12, %r91, 64;
@%p12 bra BB0_20;

BB0_17:
add.s32 %r101, %r203, %r17;
setp.gt.s32	%p13, %r101, 31;
@%p13 bra BB0_19;

cvt.s64.s32	%rd64, %r203;
mul.lo.s32 %r104, %r77, %r86;
cvt.u64.u32	%rd65, %r104;
add.s64 %rd67, %rd65, %rd41;
add.s64 %rd68, %rd64, %rd67;
shl.b64 %rd69, %rd68, 3;
add.s64 %rd71, %rd24, %rd69;
ld.volatile.shared.f64 %fd13, [%rd6];
ld.volatile.shared.f64 %fd14, [%rd71];
add.f64 %fd15, %fd14, %fd13;
st.volatile.shared.f64 [%rd6], %fd15;

BB0_19:
membar.cta;
shr.u32 %r109, %r91, 5;
shl.b32 %r203, %r203, 1;
setp.lt.s32	%p14, %r203, %r109;
@%p14 bra BB0_17;

BB0_20:
mul.lo.s32 %r113, %r77, %r86;
add.s32 %r114, %r113, %r12;
and.b32 %r115, %r114, 31;
neg.s32 %r116, %r115;
cvt.s64.s32	%rd72, %r116;
cvt.u64.u32	%rd73, %r113;
add.s64 %rd75, %rd73, %rd41;
add.s64 %rd76, %rd72, %rd75;
shl.b64 %rd77, %rd76, 3;
add.s64 %rd79, %rd24, %rd77;
ld.shared.f64 %fd16, [%rd79];
st.shared.f64 [%rd6], %fd16;
neg.s32 %r117, %r86;
setp.ne.s32	%p15, %r12, %r117;
@%p15 bra BB0_22;

ld.shared.f64 %fd17, [sh];
mov.u32 %r118, %ctaid.x;
cvta.to.global.u64 %rd80, %rd20;
mul.wide.u32 %rd81, %r118, 8;
add.s64 %rd82, %rd80, %rd81;
st.global.f64 [%rd82], %fd17;

BB0_22:
neg.s32 %r20, %r207;
bar.sync 0;
mov.u32 %r204, 0;
setp.ne.s32	%p16, %r12, %r20;
@%p16 bra BB0_24;

membar.gl;
atom.global.add.u32 %r122, [%rd2], 1;
add.s32 %r204, %r122, 1;

BB0_24:
setp.eq.s32	%p17, %r204, %r54;
selp.u32	%r24, 1, 0, %p17;
{ 
.reg .pred %p1; 
.reg .pred %p2; 
setp.ne.u32 %p1, %r24, 0; 
bar.red.or.pred %p2, 0, %p1; 
selp.u32 %r25, 1, 0, %p2; 
}
setp.eq.s32	%p19, %r25, 0;
mov.pred %p39, -1;
@%p19 bra BB0_47;

mov.u32 %r123, 0;
st.global.u32 [%rd2], %r123;
mov.u64 %rd84, 0;
st.local.u64 [%rd39], %rd84;
mad.lo.s32 %r127, %r77, %r207, %r12;
mov.f64 %fd44, 0d0000000000000000;
setp.ge.s32	%p20, %r127, %r54;
@%p20 bra BB0_28;

mov.u32 %r129, %ntid.y;
mul.lo.s32 %r26, %r129, %r77;
cvta.to.global.u64 %rd9, %rd20;
mov.u32 %r205, %r127;

BB0_27:
mov.u32 %r28, %r205;
mul.wide.s32 %rd85, %r28, 8;
add.s64 %rd86, %rd9, %rd85;
ld.local.f64 %fd19, [%rd39];
ld.volatile.global.f64 %fd20, [%rd86];
add.f64 %fd44, %fd20, %fd19;
st.local.f64 [%rd39], %fd44;
add.s32 %r29, %r26, %r28;
setp.lt.s32	%p21, %r29, %r54;
mov.u32 %r205, %r29;
@%p21 bra BB0_27;

BB0_28:
st.shared.f64 [%rd6], %fd44;
and.b32 %r30, %r127, 31;
add.s32 %r137, %r30, 1;
setp.gt.u32	%p22, %r137, 31;
@%p22 bra BB0_30;

ld.volatile.shared.f64 %fd21, [%rd6];
ld.volatile.shared.f64 %fd22, [%rd6+8];
add.f64 %fd23, %fd22, %fd21;
st.volatile.shared.f64 [%rd6], %fd23;

BB0_30:
membar.cta;
add.s32 %r143, %r30, 2;
setp.gt.u32	%p23, %r143, 31;
@%p23 bra BB0_32;

ld.volatile.shared.f64 %fd24, [%rd6];
ld.volatile.shared.f64 %fd25, [%rd6+16];
add.f64 %fd26, %fd25, %fd24;
st.volatile.shared.f64 [%rd6], %fd26;

BB0_32:
membar.cta;
add.s32 %r149, %r30, 4;
setp.gt.u32	%p24, %r149, 31;
@%p24 bra BB0_34;

ld.volatile.shared.f64 %fd27, [%rd6];
ld.volatile.shared.f64 %fd28, [%rd6+32];
add.f64 %fd29, %fd28, %fd27;
st.volatile.shared.f64 [%rd6], %fd29;

BB0_34:
membar.cta;
add.s32 %r155, %r30, 8;
setp.gt.u32	%p25, %r155, 31;
@%p25 bra BB0_36;

ld.volatile.shared.f64 %fd30, [%rd6];
ld.volatile.shared.f64 %fd31, [%rd6+64];
add.f64 %fd32, %fd31, %fd30;
st.volatile.shared.f64 [%rd6], %fd32;

BB0_36:
membar.cta;
add.s32 %r161, %r30, 16;
setp.gt.u32	%p26, %r161, 31;
@%p26 bra BB0_38;

ld.volatile.shared.f64 %fd33, [%rd6];
ld.volatile.shared.f64 %fd34, [%rd6+128];
add.f64 %fd35, %fd34, %fd33;
st.volatile.shared.f64 [%rd6], %fd35;

BB0_38:
setp.lt.u32	%p1, %r78, 32;
membar.cta;
ld.shared.f64 %fd36, [%rd60];
st.shared.f64 [%rd6], %fd36;
bar.sync 0;
mov.pred %p39, 0;
@!%p1 bra BB0_47;
bra.uni BB0_39;

BB0_39:
mov.u32 %r170, %ntid.y;
mul.lo.s32 %r31, %r170, %r77;
shl.b32 %r174, %r127, 5;
setp.ge.u32	%p28, %r174, %r31;
@%p28 bra BB0_41;

mul.wide.u32 %rd95, %r174, 8;
add.s64 %rd97, %rd24, %rd95;
ld.shared.f64 %fd37, [%rd97];
st.shared.f64 [%rd6], %fd37;

BB0_41:
membar.cta;
shr.u32 %r32, %r31, 5;
mov.u32 %r206, 1;
setp.lt.u32	%p29, %r31, 64;
@%p29 bra BB0_45;

BB0_42:
add.s32 %r181, %r206, %r30;
setp.gt.s32	%p30, %r181, 31;
@%p30 bra BB0_44;

cvt.s64.s32	%rd98, %r206;
add.s64 %rd102, %rd98, %rd56;
shl.b64 %rd103, %rd102, 3;
add.s64 %rd105, %rd24, %rd103;
ld.volatile.shared.f64 %fd38, [%rd6];
ld.volatile.shared.f64 %fd39, [%rd105];
add.f64 %fd40, %fd39, %fd38;
st.volatile.shared.f64 [%rd6], %fd40;

BB0_44:
membar.cta;
shl.b32 %r206, %r206, 1;
setp.lt.s32	%p31, %r206, %r32;
@%p31 bra BB0_42;

BB0_45:
ld.shared.f64 %fd41, [%rd60];
st.shared.f64 [%rd6], %fd41;
@%p16 bra BB0_47;

add.s32 %r195, %r170, -1;
mul.wide.u32 %rd114, %r195, 8;
add.s64 %rd116, %rd24, %rd114;
ld.shared.f64 %fd42, [sh];
st.shared.f64 [%rd116], %fd42;

BB0_47:
@%p39 bra BB0_53;

mov.u32 %r35, %ntid.y;
setp.eq.s16	%p35, %rs2, 0;
@%p35 bra BB0_50;

cvta.to.global.u64 %rd126, %rd19;
bra.uni BB0_51;

BB0_50:
setp.eq.s64	%p36, %rd22, 0;
selp.b64	%rd117, %rd20, %rd22, %p36;
cvta.to.global.u64 %rd126, %rd117;

BB0_51:
add.s32 %r196, %r35, 2147483647;
shl.b32 %r197, %r196, 1;
cvt.u64.u32	%rd13, %r197;
setp.gt.u32	%p37, %r207, 1;
@%p37 bra BB0_53;

BB0_52:
cvt.u64.u32	%rd118, %r207;
add.s64 %rd119, %rd118, %rd13;
shl.b64 %rd120, %rd119, 2;
add.s64 %rd122, %rd24, %rd120;
ld.shared.u32 %r198, [%rd122];
mul.wide.u32 %rd123, %r207, 4;
add.s64 %rd124, %rd126, %rd123;
st.global.u32 [%rd124], %r198;
add.s32 %r207, %r207, %r35;
setp.lt.u32	%p38, %r207, 2;
@%p38 bra BB0_52;

BB0_53:
ret;
}

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl26MV_Sum_Right_FunctorVectorINS_4ViewIPdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPPKdJNS_11LayoutRightENS9_INS_4CudaENS_9CudaSpaceEEESE_EEEiEENS_11RangePolicyIJSK_iEEENS_11InvalidTypeESK_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl26MV_Sum_Right_FunctorVectorINS_4ViewIPdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPPKdJNS_11LayoutRightENS9_INS_4CudaENS_9CudaSpaceEEESE_EEEiEENS_11RangePolicyIJSK_iEEENS_11InvalidTypeESK_EEEEvT__param_0[128]
)
{
.local .align 1 .b8 __local_depot1[1];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<109>;
.reg .b16 %rs<4>;
.reg .b32 %r<383>;
.reg .f64 %fd<67>;
.reg .b64 %rd<283>;


mov.u64 %rd282, __local_depot1;
cvta.local.u64 %SP, %rd282;
mov.u64 %rd1, _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl26MV_Sum_Right_FunctorVectorINS_4ViewIPdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPPKdJNS_11LayoutRightENS9_INS_4CudaENS_9CudaSpaceEEESE_EEEiEENS_11RangePolicyIJSK_iEEENS_11InvalidTypeESK_EEEEvT__param_0;
ld.param.u64 %rd118, [%rd1+104];
cvta.to.global.u64 %rd2, %rd118;
ld.param.u32 %r1, [%rd1];
shl.b32 %r89, %r1, 1;
and.b32 %r2, %r89, 1073741822;
setp.lt.s32	%p2, %r1, 1;
@%p2 bra BB1_5;

mov.u32 %r91, %tid.y;
mul.lo.s32 %r94, %r91, %r2;
mov.u64 %rd119, sh;
mul.wide.u32 %rd120, %r94, 4;
add.s64 %rd254, %rd119, %rd120;
cvta.shared.u64 %rd121, %rd119;
neg.s64 %rd122, %rd121;
sub.s64 %rd253, %rd122, %rd120;
mov.u32 %r348, 0;

BB1_2:
setp.eq.s64	%p3, %rd253, 0;
@%p3 bra BB1_4;

mov.u64 %rd123, 0;
st.shared.u64 [%rd254], %rd123;

BB1_4:
add.s32 %r348, %r348, 1;
add.s64 %rd254, %rd254, 8;
add.s64 %rd253, %rd253, -8;
setp.lt.s32	%p4, %r348, %r1;
@%p4 bra BB1_2;

BB1_5:
mov.u32 %r5, %nctaid.x;
setp.eq.s32	%p5, %r5, 0;
mov.u32 %r350, 0;
mov.u32 %r349, %r350;
@%p5 bra BB1_7;

ld.param.v2.u32 {%r97, %r98}, [%rd1+64];
ld.param.u32 %r101, [%rd1+76];
mov.u32 %r102, %ctaid.x;
not.b32 %r103, %r97;
add.s32 %r104, %r98, %r103;
add.s32 %r105, %r104, %r5;
div.s32 %r106, %r105, %r5;
add.s32 %r107, %r106, %r101;
not.b32 %r108, %r101;
and.b32 %r109, %r107, %r108;
mad.lo.s32 %r110, %r109, %r102, %r97;
add.s32 %r111, %r110, %r109;
min.s32 %r349, %r98, %r110;
min.s32 %r350, %r98, %r111;

BB1_7:
mov.u32 %r365, %tid.y;
add.s32 %r351, %r349, %r365;
mov.u32 %r11, %ntid.y;
setp.ge.s32	%p6, %r351, %r350;
@%p6 bra BB1_12;

ld.param.u64 %rd124, [%rd1+16];
cvta.to.global.u64 %rd9, %rd124;
ld.param.u64 %rd10, [%rd1+40];
mov.u32 %r116, %tid.y;
mul.lo.s32 %r117, %r116, %r2;
mul.wide.u32 %rd125, %r117, 4;
mov.u64 %rd126, sh;
add.s64 %rd11, %rd126, %rd125;
add.s32 %r12, %r116, %r349;
mov.u32 %r113, 0;
mov.u32 %r354, %r113;

BB1_9:
mov.u64 %rd256, %rd11;
mad.lo.s32 %r119, %r11, %r354, %r12;
cvt.s64.s32	%rd127, %r119;
mul.lo.s64 %rd128, %rd10, %rd127;
shl.b64 %rd129, %rd128, 3;
add.s64 %rd255, %rd9, %rd129;
mov.u32 %r353, %r113;
@%p2 bra BB1_11;

BB1_10:
mov.u32 %r15, %r353;
ld.shared.f64 %fd1, [%rd256];
ld.global.f64 %fd2, [%rd255];
add.f64 %fd3, %fd2, %fd1;
st.shared.f64 [%rd256], %fd3;
add.s64 %rd256, %rd256, 8;
add.s64 %rd255, %rd255, 8;
add.s32 %r16, %r15, 1;
setp.lt.s32	%p8, %r16, %r1;
mov.u32 %r353, %r16;
@%p8 bra BB1_10;

BB1_11:
add.s32 %r351, %r11, %r351;
setp.lt.s32	%p9, %r351, %r350;
add.s32 %r354, %r354, 1;
@%p9 bra BB1_9;

BB1_12:
neg.s32 %r121, %r11;
and.b32 %r122, %r11, %r121;
clz.b32 %r19, %r122;
add.s32 %r20, %r11, -1;
and.b32 %r123, %r20, %r11;
setp.eq.s32	%p10, %r123, 0;
@%p10 bra BB1_14;

add.u64 %rd130, %SP, 0;
cvta.to.local.u64 %rd131, %rd130;
ld.global.u8 %rs1, [$str];
st.local.u8 [%rd131], %rs1;
mov.u64 %rd132, $str1;
cvta.global.u64 %rd133, %rd132;
mov.u32 %r124, 0;
mov.u64 %rd134, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd133;
.param .b64 param1;
st.param.b64	[param1+0], %rd130;
.param .b32 param2;
st.param.b32	[param2+0], %r124;
.param .b64 param3;
st.param.b64	[param3+0], %rd130;
.param .b64 param4;
st.param.b64	[param4+0], %rd134;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}
	st.local.u8 [%rd131], %rs1;
mov.u64 %rd135, $str2;
cvta.global.u64 %rd136, %rd135;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd136;
.param .b64 param1;
st.param.b64	[param1+0], %rd130;
.param .b32 param2;
st.param.b32	[param2+0], %r124;
.param .b64 param3;
st.param.b64	[param3+0], %rd130;
.param .b64 param4;
st.param.b64	[param4+0], %rd134;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB1_14:
xor.b32 %r21, %r20, %r365;
membar.cta;
and.b32 %r126, %r365, 1;
setp.eq.b32	%p11, %r126, 1;
and.b32 %r127, %r20, 1;
setp.eq.b32	%p12, %r127, 1;
xor.pred %p13, %p12, %p11;
@%p13 bra BB1_18;

@%p2 bra BB1_18;

mov.u32 %r129, %tid.y;
mul.lo.s32 %r130, %r1, %r129;
mul.wide.u32 %rd137, %r130, 8;
mov.u64 %rd138, sh;
add.s64 %rd257, %rd138, %rd137;
mul.wide.u32 %rd139, %r1, 8;
neg.s64 %rd19, %rd139;
mov.u32 %r355, 0;

BB1_17:
add.s64 %rd140, %rd257, %rd19;
ld.volatile.shared.f64 %fd4, [%rd257];
ld.volatile.shared.f64 %fd5, [%rd140];
add.f64 %fd6, %fd5, %fd4;
st.volatile.shared.f64 [%rd257], %fd6;
add.s64 %rd257, %rd257, 8;
add.s32 %r355, %r355, 1;
setp.lt.s32	%p15, %r355, %r1;
@%p15 bra BB1_17;

BB1_18:
membar.cta;
and.b32 %r131, %r21, 3;
setp.ne.s32	%p16, %r131, 0;
@%p16 bra BB1_22;

@%p2 bra BB1_22;

mov.u32 %r133, %tid.y;
mul.lo.s32 %r134, %r1, %r133;
mul.wide.u32 %rd141, %r134, 8;
mov.u64 %rd142, sh;
add.s64 %rd258, %rd142, %rd141;
mul.wide.u32 %rd143, %r89, 8;
neg.s64 %rd23, %rd143;
mov.u32 %r356, 0;

BB1_21:
add.s64 %rd144, %rd258, %rd23;
ld.volatile.shared.f64 %fd7, [%rd258];
ld.volatile.shared.f64 %fd8, [%rd144];
add.f64 %fd9, %fd8, %fd7;
st.volatile.shared.f64 [%rd258], %fd9;
add.s64 %rd258, %rd258, 8;
add.s32 %r356, %r356, 1;
setp.lt.s32	%p18, %r356, %r1;
@%p18 bra BB1_21;

BB1_22:
membar.cta;
and.b32 %r136, %r21, 7;
setp.ne.s32	%p19, %r136, 0;
@%p19 bra BB1_26;

@%p2 bra BB1_26;

mov.u32 %r138, %tid.y;
mul.lo.s32 %r139, %r1, %r138;
mul.wide.u32 %rd145, %r139, 8;
mov.u64 %rd146, sh;
add.s64 %rd259, %rd146, %rd145;
shl.b32 %r140, %r1, 2;
mul.wide.u32 %rd147, %r140, 8;
neg.s64 %rd27, %rd147;
mov.u32 %r357, 0;

BB1_25:
add.s64 %rd148, %rd259, %rd27;
ld.volatile.shared.f64 %fd10, [%rd259];
ld.volatile.shared.f64 %fd11, [%rd148];
add.f64 %fd12, %fd11, %fd10;
st.volatile.shared.f64 [%rd259], %fd12;
add.s64 %rd259, %rd259, 8;
add.s32 %r357, %r357, 1;
setp.lt.s32	%p21, %r357, %r1;
@%p21 bra BB1_25;

BB1_26:
membar.cta;
and.b32 %r141, %r21, 15;
setp.ne.s32	%p22, %r141, 0;
@%p22 bra BB1_30;

@%p2 bra BB1_30;

mov.u32 %r143, %tid.y;
mul.lo.s32 %r144, %r1, %r143;
mul.wide.u32 %rd149, %r144, 8;
mov.u64 %rd150, sh;
add.s64 %rd260, %rd150, %rd149;
shl.b32 %r145, %r1, 3;
mul.wide.u32 %rd151, %r145, 8;
neg.s64 %rd31, %rd151;
mov.u32 %r358, 0;

BB1_29:
add.s64 %rd152, %rd260, %rd31;
ld.volatile.shared.f64 %fd13, [%rd260];
ld.volatile.shared.f64 %fd14, [%rd152];
add.f64 %fd15, %fd14, %fd13;
st.volatile.shared.f64 [%rd260], %fd15;
add.s64 %rd260, %rd260, 8;
add.s32 %r358, %r358, 1;
setp.lt.s32	%p24, %r358, %r1;
@%p24 bra BB1_29;

BB1_30:
membar.cta;
and.b32 %r146, %r21, 31;
setp.ne.s32	%p25, %r146, 0;
@%p25 bra BB1_34;

@%p2 bra BB1_34;

mov.u32 %r148, %tid.y;
mul.lo.s32 %r149, %r1, %r148;
mul.wide.u32 %rd153, %r149, 8;
mov.u64 %rd154, sh;
add.s64 %rd261, %rd154, %rd153;
shl.b32 %r150, %r1, 4;
mul.wide.u32 %rd155, %r150, 8;
neg.s64 %rd35, %rd155;
mov.u32 %r359, 0;

BB1_33:
add.s64 %rd156, %rd261, %rd35;
ld.volatile.shared.f64 %fd16, [%rd261];
ld.volatile.shared.f64 %fd17, [%rd156];
add.f64 %fd18, %fd17, %fd16;
st.volatile.shared.f64 [%rd261], %fd18;
add.s64 %rd261, %rd261, 8;
add.s32 %r359, %r359, 1;
setp.lt.s32	%p27, %r359, %r1;
@%p27 bra BB1_33;

BB1_34:
membar.cta;
bar.sync 0;
shl.b32 %r32, %r21, 5;
setp.ge.u32	%p28, %r32, %r11;
@%p28 bra BB1_60;

setp.lt.u32	%p29, %r20, 33;
@%p29 bra BB1_40;

mov.u32 %r155, %tid.y;
membar.cta;
and.b32 %r156, %r155, 1;
setp.eq.b32	%p30, %r156, 1;
setp.eq.b32	%p31, %r127, 1;
xor.pred %p32, %p31, %p30;
@%p32 bra BB1_40;

@%p2 bra BB1_40;

xor.b32 %r159, %r32, %r20;
mul.lo.s32 %r160, %r1, %r159;
mul.wide.u32 %rd157, %r160, 8;
mov.u64 %rd158, sh;
add.s64 %rd262, %rd158, %rd157;
shl.b32 %r161, %r1, 5;
mul.wide.u32 %rd159, %r161, 8;
neg.s64 %rd39, %rd159;
mov.u32 %r360, 0;

BB1_39:
add.s64 %rd160, %rd262, %rd39;
ld.volatile.shared.f64 %fd19, [%rd262];
ld.volatile.shared.f64 %fd20, [%rd160];
add.f64 %fd21, %fd20, %fd19;
st.volatile.shared.f64 [%rd262], %fd21;
add.s64 %rd262, %rd262, 8;
add.s32 %r360, %r360, 1;
setp.lt.s32	%p34, %r360, %r1;
@%p34 bra BB1_39;

BB1_40:
setp.lt.u32	%p35, %r20, 65;
@%p35 bra BB1_45;

mov.u32 %r166, %tid.y;
xor.b32 %r167, %r20, %r166;
and.b32 %r168, %r167, 3;
membar.cta;
setp.ne.s32	%p36, %r168, 0;
@%p36 bra BB1_45;

@%p2 bra BB1_45;

xor.b32 %r172, %r32, %r20;
mul.lo.s32 %r173, %r1, %r172;
mul.wide.u32 %rd161, %r173, 8;
mov.u64 %rd162, sh;
add.s64 %rd263, %rd162, %rd161;
shl.b32 %r174, %r1, 6;
mul.wide.u32 %rd163, %r174, 8;
neg.s64 %rd43, %rd163;
mov.u32 %r361, 0;

BB1_44:
add.s64 %rd164, %rd263, %rd43;
ld.volatile.shared.f64 %fd22, [%rd263];
ld.volatile.shared.f64 %fd23, [%rd164];
add.f64 %fd24, %fd23, %fd22;
st.volatile.shared.f64 [%rd263], %fd24;
add.s64 %rd263, %rd263, 8;
add.s32 %r361, %r361, 1;
setp.lt.s32	%p38, %r361, %r1;
@%p38 bra BB1_44;

BB1_45:
setp.lt.u32	%p39, %r20, 129;
@%p39 bra BB1_50;

mov.u32 %r179, %tid.y;
xor.b32 %r180, %r20, %r179;
and.b32 %r181, %r180, 7;
membar.cta;
setp.ne.s32	%p40, %r181, 0;
@%p40 bra BB1_50;

@%p2 bra BB1_50;

xor.b32 %r185, %r32, %r20;
mul.lo.s32 %r186, %r1, %r185;
mul.wide.u32 %rd165, %r186, 8;
mov.u64 %rd166, sh;
add.s64 %rd264, %rd166, %rd165;
shl.b32 %r187, %r1, 7;
mul.wide.u32 %rd167, %r187, 8;
neg.s64 %rd47, %rd167;
mov.u32 %r362, 0;

BB1_49:
add.s64 %rd168, %rd264, %rd47;
ld.volatile.shared.f64 %fd25, [%rd264];
ld.volatile.shared.f64 %fd26, [%rd168];
add.f64 %fd27, %fd26, %fd25;
st.volatile.shared.f64 [%rd264], %fd27;
add.s64 %rd264, %rd264, 8;
add.s32 %r362, %r362, 1;
setp.lt.s32	%p42, %r362, %r1;
@%p42 bra BB1_49;

BB1_50:
setp.lt.u32	%p43, %r20, 257;
@%p43 bra BB1_55;

mov.u32 %r192, %tid.y;
xor.b32 %r193, %r20, %r192;
and.b32 %r194, %r193, 15;
membar.cta;
setp.ne.s32	%p44, %r194, 0;
@%p44 bra BB1_55;

@%p2 bra BB1_55;

xor.b32 %r198, %r32, %r20;
mul.lo.s32 %r199, %r1, %r198;
mul.wide.u32 %rd169, %r199, 8;
mov.u64 %rd170, sh;
add.s64 %rd265, %rd170, %rd169;
shl.b32 %r200, %r1, 8;
mul.wide.u32 %rd171, %r200, 8;
neg.s64 %rd51, %rd171;
mov.u32 %r363, 0;

BB1_54:
add.s64 %rd172, %rd265, %rd51;
ld.volatile.shared.f64 %fd28, [%rd265];
ld.volatile.shared.f64 %fd29, [%rd172];
add.f64 %fd30, %fd29, %fd28;
st.volatile.shared.f64 [%rd265], %fd30;
add.s64 %rd265, %rd265, 8;
add.s32 %r363, %r363, 1;
setp.lt.s32	%p46, %r363, %r1;
@%p46 bra BB1_54;

BB1_55:
setp.lt.u32	%p47, %r20, 513;
@%p47 bra BB1_60;

mov.u32 %r205, %tid.y;
xor.b32 %r206, %r20, %r205;
and.b32 %r207, %r206, 31;
membar.cta;
setp.ne.s32	%p48, %r207, 0;
@%p48 bra BB1_60;

@%p2 bra BB1_60;

xor.b32 %r211, %r32, %r20;
mul.lo.s32 %r212, %r1, %r211;
mul.wide.u32 %rd173, %r212, 8;
mov.u64 %rd174, sh;
add.s64 %rd266, %rd174, %rd173;
shl.b32 %r213, %r1, 9;
mul.wide.u32 %rd175, %r213, 8;
neg.s64 %rd55, %rd175;
mov.u32 %r364, 0;

BB1_59:
add.s64 %rd176, %rd266, %rd55;
ld.volatile.shared.f64 %fd31, [%rd266];
ld.volatile.shared.f64 %fd32, [%rd176];
add.f64 %fd33, %fd32, %fd31;
st.volatile.shared.f64 [%rd266], %fd33;
add.s64 %rd266, %rd266, 8;
add.s32 %r364, %r364, 1;
setp.lt.s32	%p50, %r364, %r1;
@%p50 bra BB1_59;

BB1_60:
bar.sync 0;
mul.lo.s32 %r45, %r20, %r2;
cvt.u64.u32	%rd58, %r45;
mov.u32 %r215, %ctaid.x;
mul.lo.s32 %r216, %r215, %r2;
cvt.u64.u32	%rd59, %r216;
setp.ge.s32	%p51, %r365, %r2;
@%p51 bra BB1_62;

BB1_61:
cvt.s64.s32	%rd177, %r365;
add.s64 %rd178, %rd177, %rd58;
shl.b64 %rd179, %rd178, 2;
mov.u64 %rd180, sh;
add.s64 %rd181, %rd180, %rd179;
ld.shared.u32 %r217, [%rd181];
add.s64 %rd182, %rd177, %rd59;
shl.b64 %rd183, %rd182, 2;
add.s64 %rd184, %rd2, %rd183;
st.global.u32 [%rd184], %r217;
add.s32 %r365, %r365, %r11;
setp.lt.s32	%p52, %r365, %r2;
@%p52 bra BB1_61;

BB1_62:
mov.u32 %r382, %tid.y;
mov.u32 %r366, 0;
setp.ne.s32	%p53, %r382, 0;
@%p53 bra BB1_64;

ld.param.u64 %rd185, [%rd1+112];
cvta.to.global.u64 %rd186, %rd185;
add.s32 %r221, %r5, -1;
atom.global.inc.u32 %r222, [%rd186], %r221;
add.s32 %r223, %r222, 1;
setp.lt.u32	%p54, %r223, %r5;
selp.u32	%r366, 1, 0, %p54;

BB1_64:
{ 
.reg .pred %p1; 
.reg .pred %p2; 
setp.ne.u32 %p1, %r366, 0; 
bar.red.or.pred %p2, 0, %p1; 
selp.u32 %r51, 1, 0, %p2; 
}
setp.ne.s32	%p55, %r51, 0;
@%p55 bra BB1_124;

mov.u32 %r224, 31;
sub.s32 %r225, %r224, %r19;
mov.u32 %r227, %tid.y;
mul.wide.u32 %rd187, %r5, %r227;
shr.u64 %rd60, %rd187, %r225;
cvt.u32.u64	%r368, %rd60;
add.s32 %r228, %r227, 1;
mul.wide.u32 %rd188, %r5, %r228;
shr.u64 %rd189, %rd188, %r225;
cvt.u32.u64	%r53, %rd189;
@%p2 bra BB1_70;

mul.lo.s32 %r233, %r227, %r2;
mov.u64 %rd190, sh;
mul.wide.u32 %rd191, %r233, 4;
add.s64 %rd268, %rd190, %rd191;
cvta.shared.u64 %rd192, %rd190;
neg.s64 %rd193, %rd192;
sub.s64 %rd267, %rd193, %rd191;
mov.u32 %r367, 0;

BB1_67:
setp.eq.s64	%p57, %rd267, 0;
@%p57 bra BB1_69;

mov.u64 %rd194, 0;
st.shared.u64 [%rd268], %rd194;

BB1_69:
add.s32 %r367, %r367, 1;
add.s64 %rd268, %rd268, 8;
add.s64 %rd267, %rd267, -8;
setp.lt.s32	%p58, %r367, %r1;
@%p58 bra BB1_67;

BB1_70:
setp.ge.u32	%p59, %r368, %r53;
@%p59 bra BB1_75;

mul.lo.s32 %r237, %r227, %r2;
mul.wide.u32 %rd195, %r237, 4;
mov.u64 %rd196, sh;
add.s64 %rd67, %rd196, %rd195;
cvt.u32.u64	%r238, %rd60;
mul.lo.s32 %r57, %r2, %r238;
mov.u32 %r234, 0;
mov.u32 %r371, %r234;

BB1_72:
mov.u64 %rd270, %rd67;
mad.lo.s32 %r240, %r2, %r371, %r57;
mul.wide.u32 %rd197, %r240, 4;
add.s64 %rd269, %rd2, %rd197;
mov.u32 %r370, %r234;
@%p2 bra BB1_74;

BB1_73:
mov.u32 %r60, %r370;
ld.volatile.shared.f64 %fd34, [%rd270];
ld.volatile.global.f64 %fd35, [%rd269];
add.f64 %fd36, %fd35, %fd34;
st.volatile.shared.f64 [%rd270], %fd36;
add.s64 %rd270, %rd270, 8;
add.s64 %rd269, %rd269, 8;
add.s32 %r61, %r60, 1;
setp.lt.s32	%p61, %r61, %r1;
mov.u32 %r370, %r61;
@%p61 bra BB1_73;

BB1_74:
add.s32 %r368, %r368, 1;
setp.lt.u32	%p62, %r368, %r53;
add.s32 %r371, %r371, 1;
@%p62 bra BB1_72;

BB1_75:
@%p10 bra BB1_77;

add.u64 %rd198, %SP, 0;
cvta.to.local.u64 %rd199, %rd198;
ld.global.u8 %rs2, [$str];
st.local.u8 [%rd199], %rs2;
mov.u64 %rd200, $str2;
cvta.global.u64 %rd201, %rd200;
mov.u32 %r244, 0;
mov.u64 %rd202, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd201;
.param .b64 param1;
st.param.b64	[param1+0], %rd198;
.param .b32 param2;
st.param.b32	[param2+0], %r244;
.param .b64 param3;
st.param.b64	[param3+0], %rd198;
.param .b64 param4;
st.param.b64	[param4+0], %rd202;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB1_77:
membar.cta;
and.b32 %r248, %r227, 1;
setp.eq.b32	%p64, %r248, 1;
setp.eq.b32	%p65, %r127, 1;
xor.pred %p66, %p65, %p64;
@%p66 bra BB1_81;

@%p2 bra BB1_81;

mul.lo.s32 %r252, %r1, %r227;
mul.wide.u32 %rd203, %r252, 8;
mov.u64 %rd204, sh;
add.s64 %rd271, %rd204, %rd203;
mul.wide.u32 %rd205, %r1, 8;
neg.s64 %rd75, %rd205;
mov.u32 %r372, 0;

BB1_80:
add.s64 %rd206, %rd271, %rd75;
ld.volatile.shared.f64 %fd37, [%rd271];
ld.volatile.shared.f64 %fd38, [%rd206];
add.f64 %fd39, %fd38, %fd37;
st.volatile.shared.f64 [%rd271], %fd39;
add.s64 %rd271, %rd271, 8;
add.s32 %r372, %r372, 1;
setp.lt.s32	%p68, %r372, %r1;
@%p68 bra BB1_80;

BB1_81:
xor.b32 %r256, %r20, %r227;
and.b32 %r257, %r256, 3;
membar.cta;
setp.ne.s32	%p69, %r257, 0;
@%p69 bra BB1_85;

@%p2 bra BB1_85;

mul.lo.s32 %r260, %r1, %r227;
mul.wide.u32 %rd207, %r260, 8;
mov.u64 %rd208, sh;
add.s64 %rd272, %rd208, %rd207;
mul.wide.u32 %rd209, %r89, 8;
neg.s64 %rd79, %rd209;
mov.u32 %r373, 0;

BB1_84:
add.s64 %rd210, %rd272, %rd79;
ld.volatile.shared.f64 %fd40, [%rd272];
ld.volatile.shared.f64 %fd41, [%rd210];
add.f64 %fd42, %fd41, %fd40;
st.volatile.shared.f64 [%rd272], %fd42;
add.s64 %rd272, %rd272, 8;
add.s32 %r373, %r373, 1;
setp.lt.s32	%p71, %r373, %r1;
@%p71 bra BB1_84;

BB1_85:
and.b32 %r266, %r256, 7;
membar.cta;
setp.ne.s32	%p72, %r266, 0;
@%p72 bra BB1_89;

@%p2 bra BB1_89;

mul.lo.s32 %r269, %r1, %r227;
mul.wide.u32 %rd211, %r269, 8;
mov.u64 %rd212, sh;
add.s64 %rd273, %rd212, %rd211;
shl.b32 %r270, %r1, 2;
mul.wide.u32 %rd213, %r270, 8;
neg.s64 %rd83, %rd213;
mov.u32 %r374, 0;

BB1_88:
add.s64 %rd214, %rd273, %rd83;
ld.volatile.shared.f64 %fd43, [%rd273];
ld.volatile.shared.f64 %fd44, [%rd214];
add.f64 %fd45, %fd44, %fd43;
st.volatile.shared.f64 [%rd273], %fd45;
add.s64 %rd273, %rd273, 8;
add.s32 %r374, %r374, 1;
setp.lt.s32	%p74, %r374, %r1;
@%p74 bra BB1_88;

BB1_89:
and.b32 %r275, %r256, 15;
membar.cta;
setp.ne.s32	%p75, %r275, 0;
@%p75 bra BB1_93;

@%p2 bra BB1_93;

mul.lo.s32 %r278, %r1, %r227;
mul.wide.u32 %rd215, %r278, 8;
mov.u64 %rd216, sh;
add.s64 %rd274, %rd216, %rd215;
shl.b32 %r279, %r1, 3;
mul.wide.u32 %rd217, %r279, 8;
neg.s64 %rd87, %rd217;
mov.u32 %r375, 0;

BB1_92:
add.s64 %rd218, %rd274, %rd87;
ld.volatile.shared.f64 %fd46, [%rd274];
ld.volatile.shared.f64 %fd47, [%rd218];
add.f64 %fd48, %fd47, %fd46;
st.volatile.shared.f64 [%rd274], %fd48;
add.s64 %rd274, %rd274, 8;
add.s32 %r375, %r375, 1;
setp.lt.s32	%p77, %r375, %r1;
@%p77 bra BB1_92;

BB1_93:
and.b32 %r284, %r256, 31;
membar.cta;
setp.ne.s32	%p78, %r284, 0;
@%p78 bra BB1_97;

@%p2 bra BB1_97;

mul.lo.s32 %r287, %r1, %r227;
mul.wide.u32 %rd219, %r287, 8;
mov.u64 %rd220, sh;
add.s64 %rd275, %rd220, %rd219;
shl.b32 %r288, %r1, 4;
mul.wide.u32 %rd221, %r288, 8;
neg.s64 %rd91, %rd221;
mov.u32 %r376, 0;

BB1_96:
add.s64 %rd222, %rd275, %rd91;
ld.volatile.shared.f64 %fd49, [%rd275];
ld.volatile.shared.f64 %fd50, [%rd222];
add.f64 %fd51, %fd50, %fd49;
st.volatile.shared.f64 [%rd275], %fd51;
add.s64 %rd275, %rd275, 8;
add.s32 %r376, %r376, 1;
setp.lt.s32	%p80, %r376, %r1;
@%p80 bra BB1_96;

BB1_97:
shl.b32 %r293, %r256, 5;
setp.lt.u32	%p1, %r293, %r11;
membar.cta;
bar.sync 0;
@!%p1 bra BB1_123;
bra.uni BB1_98;

BB1_98:
xor.b32 %r74, %r293, %r20;
setp.lt.u32	%p81, %r20, 33;
@%p81 bra BB1_103;

membar.cta;
setp.eq.b32	%p82, %r248, 1;
setp.eq.b32	%p83, %r127, 1;
xor.pred %p84, %p83, %p82;
@%p84 bra BB1_103;

@%p2 bra BB1_103;

mul.lo.s32 %r305, %r1, %r74;
mul.wide.u32 %rd223, %r305, 8;
mov.u64 %rd224, sh;
add.s64 %rd276, %rd224, %rd223;
shl.b32 %r306, %r1, 5;
mul.wide.u32 %rd225, %r306, 8;
neg.s64 %rd95, %rd225;
mov.u32 %r377, 0;

BB1_102:
add.s64 %rd226, %rd276, %rd95;
ld.volatile.shared.f64 %fd52, [%rd276];
ld.volatile.shared.f64 %fd53, [%rd226];
add.f64 %fd54, %fd53, %fd52;
st.volatile.shared.f64 [%rd276], %fd54;
add.s64 %rd276, %rd276, 8;
add.s32 %r377, %r377, 1;
setp.lt.s32	%p86, %r377, %r1;
@%p86 bra BB1_102;

BB1_103:
setp.lt.u32	%p87, %r20, 65;
@%p87 bra BB1_108;

membar.cta;
@%p69 bra BB1_108;

@%p2 bra BB1_108;

mul.lo.s32 %r315, %r1, %r74;
mul.wide.u32 %rd227, %r315, 8;
mov.u64 %rd228, sh;
add.s64 %rd277, %rd228, %rd227;
shl.b32 %r316, %r1, 6;
mul.wide.u32 %rd229, %r316, 8;
neg.s64 %rd99, %rd229;
mov.u32 %r378, 0;

BB1_107:
add.s64 %rd230, %rd277, %rd99;
ld.volatile.shared.f64 %fd55, [%rd277];
ld.volatile.shared.f64 %fd56, [%rd230];
add.f64 %fd57, %fd56, %fd55;
st.volatile.shared.f64 [%rd277], %fd57;
add.s64 %rd277, %rd277, 8;
add.s32 %r378, %r378, 1;
setp.lt.s32	%p90, %r378, %r1;
@%p90 bra BB1_107;

BB1_108:
setp.lt.u32	%p91, %r20, 129;
@%p91 bra BB1_113;

membar.cta;
@%p72 bra BB1_113;

@%p2 bra BB1_113;

mul.lo.s32 %r325, %r1, %r74;
mul.wide.u32 %rd231, %r325, 8;
mov.u64 %rd232, sh;
add.s64 %rd278, %rd232, %rd231;
shl.b32 %r326, %r1, 7;
mul.wide.u32 %rd233, %r326, 8;
neg.s64 %rd103, %rd233;
mov.u32 %r379, 0;

BB1_112:
add.s64 %rd234, %rd278, %rd103;
ld.volatile.shared.f64 %fd58, [%rd278];
ld.volatile.shared.f64 %fd59, [%rd234];
add.f64 %fd60, %fd59, %fd58;
st.volatile.shared.f64 [%rd278], %fd60;
add.s64 %rd278, %rd278, 8;
add.s32 %r379, %r379, 1;
setp.lt.s32	%p94, %r379, %r1;
@%p94 bra BB1_112;

BB1_113:
setp.lt.u32	%p95, %r20, 257;
@%p95 bra BB1_118;

membar.cta;
@%p75 bra BB1_118;

@%p2 bra BB1_118;

mul.lo.s32 %r335, %r1, %r74;
mul.wide.u32 %rd235, %r335, 8;
mov.u64 %rd236, sh;
add.s64 %rd279, %rd236, %rd235;
shl.b32 %r336, %r1, 8;
mul.wide.u32 %rd237, %r336, 8;
neg.s64 %rd107, %rd237;
mov.u32 %r380, 0;

BB1_117:
add.s64 %rd238, %rd279, %rd107;
ld.volatile.shared.f64 %fd61, [%rd279];
ld.volatile.shared.f64 %fd62, [%rd238];
add.f64 %fd63, %fd62, %fd61;
st.volatile.shared.f64 [%rd279], %fd63;
add.s64 %rd279, %rd279, 8;
add.s32 %r380, %r380, 1;
setp.lt.s32	%p98, %r380, %r1;
@%p98 bra BB1_117;

BB1_118:
setp.lt.u32	%p99, %r20, 513;
@%p99 bra BB1_123;

membar.cta;
@%p78 bra BB1_123;

@%p2 bra BB1_123;

mul.lo.s32 %r345, %r1, %r74;
mul.wide.u32 %rd239, %r345, 8;
mov.u64 %rd240, sh;
add.s64 %rd280, %rd240, %rd239;
shl.b32 %r346, %r1, 9;
mul.wide.u32 %rd241, %r346, 8;
neg.s64 %rd111, %rd241;
mov.u32 %r381, 0;

BB1_122:
add.s64 %rd242, %rd280, %rd111;
ld.volatile.shared.f64 %fd64, [%rd280];
ld.volatile.shared.f64 %fd65, [%rd242];
add.f64 %fd66, %fd65, %fd64;
st.volatile.shared.f64 [%rd280], %fd66;
add.s64 %rd280, %rd280, 8;
add.s32 %r381, %r381, 1;
setp.lt.s32	%p102, %r381, %r1;
@%p102 bra BB1_122;

BB1_123:
bar.sync 0;

BB1_124:
@%p55 bra BB1_132;

ld.param.u8 %rs3, [%rd1+96];
setp.eq.s16	%p104, %rs3, 0;
@%p104 bra BB1_127;

ld.param.u64 %rd243, [%rd1+88];
cvta.to.global.u64 %rd281, %rd243;
bra.uni BB1_128;

BB1_127:
ld.param.u64 %rd244, [%rd1+120];
setp.eq.s64	%p105, %rd244, 0;
cvta.to.global.u64 %rd245, %rd244;
selp.b64	%rd281, %rd2, %rd245, %p105;

BB1_128:
setp.lt.u32	%p106, %r2, 33;
@%p106 bra BB1_130;

bar.sync 0;

BB1_130:
setp.ge.u32	%p107, %r382, %r2;
@%p107 bra BB1_132;

BB1_131:
cvt.u64.u32	%rd246, %r382;
add.s64 %rd247, %rd246, %rd58;
shl.b64 %rd248, %rd247, 2;
mov.u64 %rd249, sh;
add.s64 %rd250, %rd249, %rd248;
ld.shared.u32 %r347, [%rd250];
mul.wide.u32 %rd251, %r382, 4;
add.s64 %rd252, %rd281, %rd251;
st.global.u32 [%rd252], %r347;
add.s32 %r382, %r382, %r11;
setp.lt.u32	%p108, %r382, %r2;
@%p108 bra BB1_131;

BB1_132:
ret;
}

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl13V_Sum_FunctorINS_4ViewIdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPKdJNS_12LayoutStrideENS8_INS_4CudaENS_9CudaSpaceEEESD_EEElEENS_11RangePolicyIJSI_lEEENS_11InvalidTypeESI_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl13V_Sum_FunctorINS_4ViewIdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPKdJNS_12LayoutStrideENS8_INS_4CudaENS_9CudaSpaceEEESD_EEElEENS_11RangePolicyIJSI_lEEENS_11InvalidTypeESI_EEEEvT__param_0[128]
)
{
.local .align 8 .b8 __local_depot2[8];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<41>;
.reg .b16 %rs<2>;
.reg .b32 %r<137>;
.reg .f64 %fd<45>;
.reg .b64 %rd<153>;


mov.u64 %rd152, __local_depot2;
cvta.local.u64 %SP, %rd152;
mov.u64 %rd1, _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl13V_Sum_FunctorINS_4ViewIdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPKdJNS_12LayoutStrideENS8_INS_4CudaENS_9CudaSpaceEEESD_EEElEENS_11RangePolicyIJSI_lEEENS_11InvalidTypeESI_EEEEvT__param_0;
ld.param.u64 %rd2, [%rd1+24];
ld.param.u64 %rd32, [%rd1+112];
cvta.to.global.u64 %rd3, %rd32;
mov.u32 %r136, %tid.y;
shl.b32 %r25, %r136, 1;
mul.wide.u32 %rd33, %r25, 4;
mov.u64 %rd34, sh;
add.s64 %rd4, %rd34, %rd33;
cvta.shared.u64 %rd35, %rd34;
add.s64 %rd36, %rd35, %rd33;
setp.eq.s64	%p3, %rd36, 0;
mov.u64 %rd31, 0;
mov.u64 %rd149, %rd31;
@%p3 bra BB2_2;

mov.u64 %rd5, %rd4;
mov.u64 %rd37, 0;
st.shared.u64 [%rd4], %rd37;
mov.u64 %rd149, %rd5;

BB2_2:
mov.u64 %rd6, %rd149;
mov.u32 %r26, %nctaid.x;
setp.eq.s32	%p4, %r26, 0;
mov.u64 %rd146, %rd31;
mov.u64 %rd148, %rd31;
@%p4 bra BB2_7;

ld.param.u64 %rd7, [%rd1+48];
ld.param.u64 %rd8, [%rd1+56];
sub.s64 %rd40, %rd8, %rd7;
add.s32 %r28, %r26, -1;
cvt.s64.s32	%rd41, %r28;
add.s64 %rd42, %rd40, %rd41;
cvt.s64.s32	%rd43, %r26;
or.b64 %rd44, %rd42, %rd43;
and.b64 %rd45, %rd44, -4294967296;
setp.eq.s64	%p5, %rd45, 0;
@%p5 bra BB2_5;

div.s64 %rd145, %rd42, %rd43;
bra.uni BB2_6;

BB2_5:
cvt.u64.u32	%rd50, %r28;
add.s64 %rd52, %rd40, %rd50;
cvt.u32.u64	%r33, %rd52;
div.u32 %r34, %r33, %r26;
cvt.u64.u32	%rd145, %r34;

BB2_6:
ld.param.u64 %rd53, [%rd1+72];
not.b64 %rd54, %rd53;
add.s64 %rd55, %rd145, %rd53;
and.b64 %rd56, %rd55, %rd54;
mov.u32 %r35, %ctaid.x;
cvt.s64.s32	%rd57, %r35;
mul.lo.s64 %rd58, %rd56, %rd57;
add.s64 %rd59, %rd58, %rd7;
add.s64 %rd60, %rd59, %rd56;
min.s64 %rd146, %rd8, %rd59;
min.s64 %rd148, %rd8, %rd60;

BB2_7:
cvt.u64.u32	%rd16, %r136;
add.s64 %rd150, %rd146, %rd16;
setp.ge.s64	%p6, %rd150, %rd148;
@%p6 bra BB2_11;

ld.param.u64 %rd61, [%rd1+8];
cvta.to.global.u64 %rd18, %rd61;
mov.u32 %r37, %ntid.y;
cvt.u64.u32	%rd19, %r37;
ld.shared.f64 %fd43, [%rd6];

BB2_9:
mul.lo.s64 %rd62, %rd150, %rd2;
shl.b64 %rd63, %rd62, 3;
add.s64 %rd64, %rd18, %rd63;
ld.global.f64 %fd7, [%rd64];
add.f64 %fd43, %fd7, %fd43;
add.s64 %rd150, %rd19, %rd150;
setp.lt.s64	%p7, %rd150, %rd148;
@%p7 bra BB2_9;

st.shared.f64 [%rd6], %fd43;

BB2_11:
shl.b64 %rd65, %rd16, 3;
add.s64 %rd67, %rd34, %rd65;
ld.shared.f64 %fd4, [%rd67];
add.u64 %rd68, %SP, 0;
cvta.to.local.u64 %rd69, %rd68;
st.local.f64 [%rd69], %fd4;
bar.sync 0;
mov.u32 %r131, %ntid.x;
mul.lo.s32 %r39, %r131, %r136;
cvt.u64.u32	%rd70, %r39;
mov.u32 %r40, %tid.x;
cvt.u64.u32	%rd71, %r40;
add.s64 %rd22, %rd70, %rd71;
shl.b64 %rd72, %rd22, 3;
add.s64 %rd23, %rd34, %rd72;
st.shared.f64 [%rd23], %fd4;
add.s32 %r41, %r39, %r40;
and.b32 %r2, %r41, 31;
setp.gt.s32	%p8, %r131, 31;
@%p8 bra BB2_15;

BB2_12:
add.s32 %r42, %r131, %r2;
setp.gt.s32	%p9, %r42, 31;
@%p9 bra BB2_14;

cvt.s64.s32	%rd74, %r131;
add.s64 %rd75, %rd74, %rd22;
shl.b64 %rd76, %rd75, 3;
add.s64 %rd78, %rd34, %rd76;
ld.volatile.shared.f64 %fd8, [%rd23];
ld.volatile.shared.f64 %fd9, [%rd78];
add.f64 %fd10, %fd9, %fd8;
st.volatile.shared.f64 [%rd23], %fd10;

BB2_14:
membar.cta;
shl.b32 %r131, %r131, 1;
setp.lt.s32	%p10, %r131, 32;
@%p10 bra BB2_12;

BB2_15:
ld.param.u64 %rd24, [%rd1+104];
neg.s32 %r43, %r2;
cvt.s64.s32	%rd79, %r43;
add.s64 %rd80, %rd79, %rd22;
shl.b64 %rd81, %rd80, 3;
add.s64 %rd83, %rd34, %rd81;
ld.shared.f64 %fd11, [%rd83];
st.shared.f64 [%rd23], %fd11;
bar.sync 0;
mov.u32 %r45, %ntid.x;
mul.lo.s32 %r46, %r45, %r136;
setp.gt.u32	%p11, %r46, 31;
@%p11 bra BB2_24;

mov.u32 %r48, %tid.y;
mad.lo.s32 %r50, %r45, %r48, %r40;
shl.b32 %r51, %r50, 5;
mov.u32 %r52, %ntid.y;
mul.lo.s32 %r53, %r52, %r45;
setp.ge.u32	%p12, %r51, %r53;
@%p12 bra BB2_18;

mul.wide.u32 %rd84, %r51, 8;
add.s64 %rd86, %rd34, %rd84;
ld.shared.f64 %fd12, [%rd86];
st.shared.f64 [%rd23], %fd12;

BB2_18:
membar.cta;
mov.u32 %r132, 1;
setp.lt.u32	%p13, %r53, 64;
@%p13 bra BB2_22;

BB2_19:
add.s32 %r63, %r132, %r2;
setp.gt.s32	%p14, %r63, 31;
@%p14 bra BB2_21;

cvt.s64.s32	%rd87, %r132;
add.s64 %rd88, %rd87, %rd22;
shl.b64 %rd89, %rd88, 3;
add.s64 %rd91, %rd34, %rd89;
ld.volatile.shared.f64 %fd13, [%rd23];
ld.volatile.shared.f64 %fd14, [%rd91];
add.f64 %fd15, %fd14, %fd13;
st.volatile.shared.f64 [%rd23], %fd15;

BB2_21:
membar.cta;
shr.u32 %r67, %r53, 5;
shl.b32 %r132, %r132, 1;
setp.lt.s32	%p15, %r132, %r67;
@%p15 bra BB2_19;

BB2_22:
mul.lo.s32 %r71, %r45, %r48;
add.s32 %r72, %r71, %r40;
and.b32 %r73, %r72, 31;
neg.s32 %r74, %r73;
cvt.s64.s32	%rd92, %r74;
cvt.u64.u32	%rd93, %r71;
add.s64 %rd95, %rd93, %rd71;
add.s64 %rd96, %rd92, %rd95;
shl.b64 %rd97, %rd96, 3;
add.s64 %rd99, %rd34, %rd97;
ld.shared.f64 %fd16, [%rd99];
st.shared.f64 [%rd23], %fd16;
neg.s32 %r75, %r48;
setp.ne.s32	%p16, %r40, %r75;
@%p16 bra BB2_24;

ld.shared.f64 %fd17, [sh];
mov.u32 %r76, %ctaid.x;
cvta.to.global.u64 %rd100, %rd24;
mul.wide.u32 %rd101, %r76, 8;
add.s64 %rd102, %rd100, %rd101;
st.global.f64 [%rd102], %fd17;

BB2_24:
neg.s32 %r7, %r136;
bar.sync 0;
mov.u32 %r133, 0;
setp.ne.s32	%p17, %r40, %r7;
@%p17 bra BB2_26;

membar.gl;
atom.global.add.u32 %r80, [%rd3], 1;
add.s32 %r133, %r80, 1;

BB2_26:
setp.eq.s32	%p18, %r133, %r26;
selp.u32	%r10, 1, 0, %p18;
{ 
.reg .pred %p1; 
.reg .pred %p2; 
setp.ne.u32 %p1, %r10, 0; 
bar.red.or.pred %p2, 0, %p1; 
selp.u32 %r11, 1, 0, %p2; 
}
setp.eq.s32	%p20, %r11, 0;
mov.pred %p40, -1;
@%p20 bra BB2_49;

mov.u32 %r82, 0;
st.global.u32 [%rd3], %r82;
mov.u64 %rd105, 0;
st.local.u64 [%rd69], %rd105;
mad.lo.s32 %r86, %r45, %r136, %r40;
mov.f64 %fd44, 0d0000000000000000;
setp.ge.s32	%p21, %r86, %r26;
@%p21 bra BB2_30;

mov.u32 %r88, %ntid.y;
mul.lo.s32 %r12, %r88, %r45;
cvta.to.global.u64 %rd25, %rd24;
mov.u32 %r134, %r86;

BB2_29:
mov.u32 %r14, %r134;
mul.wide.s32 %rd106, %r14, 8;
add.s64 %rd107, %rd25, %rd106;
ld.local.f64 %fd19, [%rd69];
ld.volatile.global.f64 %fd20, [%rd107];
add.f64 %fd44, %fd20, %fd19;
st.local.f64 [%rd69], %fd44;
add.s32 %r15, %r12, %r14;
setp.lt.s32	%p22, %r15, %r26;
mov.u32 %r134, %r15;
@%p22 bra BB2_29;

BB2_30:
st.shared.f64 [%rd23], %fd44;
add.s32 %r93, %r2, 1;
setp.gt.u32	%p23, %r93, 31;
@%p23 bra BB2_32;

ld.volatile.shared.f64 %fd21, [%rd23];
ld.volatile.shared.f64 %fd22, [%rd23+8];
add.f64 %fd23, %fd22, %fd21;
st.volatile.shared.f64 [%rd23], %fd23;

BB2_32:
membar.cta;
add.s32 %r94, %r2, 2;
setp.gt.u32	%p24, %r94, 31;
@%p24 bra BB2_34;

ld.volatile.shared.f64 %fd24, [%rd23];
ld.volatile.shared.f64 %fd25, [%rd23+16];
add.f64 %fd26, %fd25, %fd24;
st.volatile.shared.f64 [%rd23], %fd26;

BB2_34:
membar.cta;
add.s32 %r95, %r2, 4;
setp.gt.u32	%p25, %r95, 31;
@%p25 bra BB2_36;

ld.volatile.shared.f64 %fd27, [%rd23];
ld.volatile.shared.f64 %fd28, [%rd23+32];
add.f64 %fd29, %fd28, %fd27;
st.volatile.shared.f64 [%rd23], %fd29;

BB2_36:
membar.cta;
add.s32 %r96, %r2, 8;
setp.gt.u32	%p26, %r96, 31;
@%p26 bra BB2_38;

ld.volatile.shared.f64 %fd30, [%rd23];
ld.volatile.shared.f64 %fd31, [%rd23+64];
add.f64 %fd32, %fd31, %fd30;
st.volatile.shared.f64 [%rd23], %fd32;

BB2_38:
membar.cta;
add.s32 %r97, %r2, 16;
setp.gt.u32	%p27, %r97, 31;
@%p27 bra BB2_40;

ld.volatile.shared.f64 %fd33, [%rd23];
ld.volatile.shared.f64 %fd34, [%rd23+128];
add.f64 %fd35, %fd34, %fd33;
st.volatile.shared.f64 [%rd23], %fd35;

BB2_40:
mov.u32 %r98, %ntid.y;
add.s32 %r99, %r98, -1;
setp.lt.u32	%p1, %r46, 32;
membar.cta;
mul.wide.u32 %rd110, %r99, 8;
add.s64 %rd26, %rd34, %rd110;
add.s32 %r104, %r46, %r40;
and.b32 %r105, %r104, 31;
neg.s32 %r106, %r105;
cvt.s64.s32	%rd112, %r106;
cvt.u64.u32	%rd113, %r46;
add.s64 %rd115, %rd113, %rd71;
add.s64 %rd116, %rd112, %rd115;
shl.b64 %rd117, %rd116, 3;
add.s64 %rd118, %rd34, %rd117;
ld.shared.f64 %fd36, [%rd118];
st.shared.f64 [%rd23], %fd36;
bar.sync 0;
mov.pred %p40, 0;
@!%p1 bra BB2_49;
bra.uni BB2_41;

BB2_41:
mul.lo.s32 %r16, %r98, %r45;
shl.b32 %r112, %r86, 5;
setp.ge.u32	%p29, %r112, %r16;
@%p29 bra BB2_43;

mul.wide.u32 %rd119, %r112, 8;
add.s64 %rd121, %rd34, %rd119;
ld.shared.f64 %fd37, [%rd121];
st.shared.f64 [%rd23], %fd37;

BB2_43:
membar.cta;
shr.u32 %r17, %r16, 5;
mov.u32 %r135, 1;
setp.lt.u32	%p30, %r16, 64;
@%p30 bra BB2_47;

BB2_44:
add.s32 %r119, %r135, %r2;
setp.gt.s32	%p31, %r119, 31;
@%p31 bra BB2_46;

cvt.s64.s32	%rd122, %r135;
add.s64 %rd123, %rd122, %rd22;
shl.b64 %rd124, %rd123, 3;
add.s64 %rd126, %rd34, %rd124;
ld.volatile.shared.f64 %fd38, [%rd23];
ld.volatile.shared.f64 %fd39, [%rd126];
add.f64 %fd40, %fd39, %fd38;
st.volatile.shared.f64 [%rd23], %fd40;

BB2_46:
membar.cta;
shl.b32 %r135, %r135, 1;
setp.lt.s32	%p32, %r135, %r17;
@%p32 bra BB2_44;

BB2_47:
ld.shared.f64 %fd41, [%rd118];
st.shared.f64 [%rd23], %fd41;
@%p17 bra BB2_49;

ld.shared.f64 %fd42, [sh];
st.shared.f64 [%rd26], %fd42;

BB2_49:
@%p40 bra BB2_55;

ld.param.u8 %rs1, [%rd1+96];
mov.u32 %r20, %ntid.y;
setp.eq.s16	%p36, %rs1, 0;
@%p36 bra BB2_52;

ld.param.u64 %rd135, [%rd1+88];
cvta.to.global.u64 %rd151, %rd135;
bra.uni BB2_53;

BB2_52:
ld.param.u64 %rd136, [%rd1+120];
setp.eq.s64	%p37, %rd136, 0;
selp.b64	%rd137, %rd24, %rd136, %p37;
cvta.to.global.u64 %rd151, %rd137;

BB2_53:
add.s32 %r128, %r20, 2147483647;
shl.b32 %r129, %r128, 1;
cvt.u64.u32	%rd30, %r129;
setp.gt.u32	%p38, %r136, 1;
@%p38 bra BB2_55;

BB2_54:
cvt.u64.u32	%rd138, %r136;
add.s64 %rd139, %rd138, %rd30;
shl.b64 %rd140, %rd139, 2;
add.s64 %rd142, %rd34, %rd140;
ld.shared.u32 %r130, [%rd142];
mul.wide.u32 %rd143, %r136, 4;
add.s64 %rd144, %rd151, %rd143;
st.global.u32 [%rd144], %r130;
add.s32 %r136, %r136, %r20;
setp.lt.u32	%p39, %r136, 2;
@%p39 bra BB2_54;

BB2_55:
ret;
}

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl26MV_Sum_Right_FunctorVectorINS_4ViewIPdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPPKdJNS_11LayoutRightENS9_INS_4CudaENS_9CudaSpaceEEESE_EEElEENS_11RangePolicyIJSK_lEEENS_11InvalidTypeESK_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl26MV_Sum_Right_FunctorVectorINS_4ViewIPdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPPKdJNS_11LayoutRightENS9_INS_4CudaENS_9CudaSpaceEEESE_EEElEENS_11RangePolicyIJSK_lEEENS_11InvalidTypeESK_EEEEvT__param_0[144]
)
{
.local .align 1 .b8 __local_depot3[1];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<110>;
.reg .b16 %rs<4>;
.reg .b32 %r<358>;
.reg .f64 %fd<67>;
.reg .b64 %rd<353>;


mov.u64 %rd352, __local_depot3;
cvta.local.u64 %SP, %rd352;
mov.u64 %rd1, _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl26MV_Sum_Right_FunctorVectorINS_4ViewIPdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPPKdJNS_11LayoutRightENS9_INS_4CudaENS_9CudaSpaceEEESE_EEElEENS_11RangePolicyIJSK_lEEENS_11InvalidTypeESK_EEEEvT__param_0;
ld.param.u64 %rd139, [%rd1+120];
cvta.to.global.u64 %rd2, %rd139;
ld.param.u64 %rd3, [%rd1];
and.b64 %rd140, %rd3, 536870911;
shl.b64 %rd141, %rd140, 1;
cvt.u32.u64	%r1, %rd141;
cvt.u32.u64	%r2, %rd3;
setp.lt.s32	%p2, %r2, 1;
@%p2 bra BB3_5;

mov.u32 %r77, %tid.y;
and.b32 %r79, %r2, 536870911;
mul.lo.s32 %r80, %r77, %r79;
shl.b32 %r81, %r80, 1;
mov.u64 %rd142, sh;
mul.wide.u32 %rd143, %r81, 4;
add.s64 %rd317, %rd142, %rd143;
cvta.shared.u64 %rd144, %rd142;
neg.s64 %rd145, %rd144;
sub.s64 %rd316, %rd145, %rd143;
mov.u32 %r329, 0;

BB3_2:
setp.eq.s64	%p3, %rd316, 0;
@%p3 bra BB3_4;

mov.u64 %rd146, 0;
st.shared.u64 [%rd317], %rd146;

BB3_4:
add.s32 %r329, %r329, 1;
add.s64 %rd317, %rd317, 8;
add.s64 %rd316, %rd316, -8;
setp.lt.s32	%p4, %r329, %r2;
@%p4 bra BB3_2;

BB3_5:
mov.u32 %r5, %nctaid.x;
setp.eq.s32	%p5, %r5, 0;
mov.u64 %rd320, 0;
mov.u64 %rd319, %rd320;
@%p5 bra BB3_10;

ld.param.u64 %rd10, [%rd1+64];
ld.param.u64 %rd11, [%rd1+72];
add.s32 %r82, %r5, -1;
cvt.s64.s32	%rd149, %r82;
sub.s64 %rd150, %rd11, %rd10;
add.s64 %rd12, %rd150, %rd149;
cvt.s64.s32	%rd13, %r5;
or.b64 %rd151, %rd12, %rd13;
and.b64 %rd152, %rd151, -4294967296;
setp.eq.s64	%p6, %rd152, 0;
@%p6 bra BB3_8;

div.s64 %rd318, %rd12, %rd13;
bra.uni BB3_9;

BB3_8:
cvt.u32.u64	%r83, %rd13;
cvt.u32.u64	%r84, %rd12;
div.u32 %r85, %r84, %r83;
cvt.u64.u32	%rd318, %r85;

BB3_9:
ld.param.u64 %rd153, [%rd1+88];
mov.u32 %r86, %ctaid.x;
not.b64 %rd154, %rd153;
add.s64 %rd155, %rd318, %rd153;
and.b64 %rd156, %rd155, %rd154;
cvt.s64.s32	%rd157, %r86;
mul.lo.s64 %rd158, %rd156, %rd157;
add.s64 %rd159, %rd158, %rd10;
add.s64 %rd160, %rd159, %rd156;
min.s64 %rd319, %rd11, %rd159;
min.s64 %rd320, %rd11, %rd160;

BB3_10:
mov.u32 %r340, %tid.y;
cvt.u64.u32	%rd161, %r340;
add.s64 %rd321, %rd319, %rd161;
setp.ge.s64	%p7, %rd321, %rd320;
@%p7 bra BB3_15;

ld.param.u64 %rd163, [%rd1+16];
cvta.to.global.u64 %rd22, %rd163;
ld.param.u64 %rd164, [%rd1+40];
mov.u32 %r88, %ntid.y;
cvt.u64.u32	%rd23, %r88;
mul.lo.s64 %rd24, %rd164, %rd23;
mov.u32 %r89, %tid.y;
cvt.u64.u32	%rd165, %r89;
add.s64 %rd166, %rd319, %rd165;
mul.lo.s64 %rd25, %rd164, %rd166;
and.b32 %r91, %r2, 536870911;
mul.lo.s32 %r92, %r89, %r91;
shl.b32 %r93, %r92, 1;
mul.wide.u32 %rd167, %r93, 4;
mov.u64 %rd168, sh;
add.s64 %rd26, %rd168, %rd167;
mov.u64 %rd162, 0;
mov.u64 %rd326, %rd162;

BB3_12:
mov.u64 %rd322, %rd26;
mul.lo.s64 %rd170, %rd24, %rd326;
add.s64 %rd171, %rd25, %rd170;
shl.b64 %rd172, %rd171, 3;
add.s64 %rd323, %rd22, %rd172;
setp.lt.s64	%p8, %rd3, 1;
mov.u64 %rd325, %rd162;
@%p8 bra BB3_14;

BB3_13:
mov.u64 %rd33, %rd325;
ld.shared.f64 %fd1, [%rd322];
ld.global.f64 %fd2, [%rd323];
add.f64 %fd3, %fd2, %fd1;
st.shared.f64 [%rd322], %fd3;
add.s64 %rd323, %rd323, 8;
add.s64 %rd322, %rd322, 8;
add.s64 %rd36, %rd33, 1;
setp.lt.s64	%p9, %rd36, %rd3;
mov.u64 %rd325, %rd36;
@%p9 bra BB3_13;

BB3_14:
add.s64 %rd321, %rd23, %rd321;
setp.lt.s64	%p10, %rd321, %rd320;
add.s64 %rd326, %rd326, 1;
@%p10 bra BB3_12;

BB3_15:
mov.u32 %r94, %ntid.y;
neg.s32 %r95, %r94;
and.b32 %r96, %r94, %r95;
clz.b32 %r6, %r96;
add.s32 %r7, %r94, -1;
and.b32 %r97, %r7, %r94;
setp.eq.s32	%p11, %r97, 0;
@%p11 bra BB3_17;

add.u64 %rd173, %SP, 0;
cvta.to.local.u64 %rd174, %rd173;
ld.global.u8 %rs1, [$str];
st.local.u8 [%rd174], %rs1;
mov.u64 %rd175, $str1;
cvta.global.u64 %rd176, %rd175;
mov.u32 %r98, 0;
mov.u64 %rd177, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd176;
.param .b64 param1;
st.param.b64	[param1+0], %rd173;
.param .b32 param2;
st.param.b32	[param2+0], %r98;
.param .b64 param3;
st.param.b64	[param3+0], %rd173;
.param .b64 param4;
st.param.b64	[param4+0], %rd177;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}
	st.local.u8 [%rd174], %rs1;
mov.u64 %rd178, $str2;
cvta.global.u64 %rd179, %rd178;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd179;
.param .b64 param1;
st.param.b64	[param1+0], %rd173;
.param .b32 param2;
st.param.b32	[param2+0], %r98;
.param .b64 param3;
st.param.b64	[param3+0], %rd173;
.param .b64 param4;
st.param.b64	[param4+0], %rd177;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB3_17:
xor.b32 %r8, %r7, %r340;
membar.cta;
and.b32 %r100, %r340, 1;
setp.eq.b32	%p12, %r100, 1;
and.b32 %r101, %r7, 1;
setp.eq.b32	%p13, %r101, 1;
xor.pred %p14, %p13, %p12;
@%p14 bra BB3_21;

@%p2 bra BB3_21;

mov.u32 %r104, %tid.y;
mul.lo.s32 %r105, %r104, %r2;
mul.wide.u32 %rd180, %r105, 8;
mov.u64 %rd181, sh;
add.s64 %rd327, %rd181, %rd180;
and.b64 %rd182, %rd3, 4294967295;
shl.b64 %rd183, %rd182, 3;
neg.s64 %rd40, %rd183;
mov.u32 %r330, 0;

BB3_20:
add.s64 %rd184, %rd327, %rd40;
ld.volatile.shared.f64 %fd4, [%rd327];
ld.volatile.shared.f64 %fd5, [%rd184];
add.f64 %fd6, %fd5, %fd4;
st.volatile.shared.f64 [%rd327], %fd6;
add.s64 %rd327, %rd327, 8;
add.s32 %r330, %r330, 1;
setp.lt.s32	%p16, %r330, %r2;
@%p16 bra BB3_20;

BB3_21:
membar.cta;
and.b32 %r106, %r8, 3;
setp.ne.s32	%p17, %r106, 0;
@%p17 bra BB3_25;

@%p2 bra BB3_25;

mov.u32 %r109, %tid.y;
mul.lo.s32 %r110, %r109, %r2;
mul.wide.u32 %rd185, %r110, 8;
mov.u64 %rd186, sh;
add.s64 %rd328, %rd186, %rd185;
shl.b64 %rd187, %rd3, 4;
and.b64 %rd188, %rd187, 34359738352;
neg.s64 %rd44, %rd188;
mov.u32 %r331, 0;

BB3_24:
add.s64 %rd189, %rd328, %rd44;
ld.volatile.shared.f64 %fd7, [%rd328];
ld.volatile.shared.f64 %fd8, [%rd189];
add.f64 %fd9, %fd8, %fd7;
st.volatile.shared.f64 [%rd328], %fd9;
add.s64 %rd328, %rd328, 8;
add.s32 %r331, %r331, 1;
setp.lt.s32	%p19, %r331, %r2;
@%p19 bra BB3_24;

BB3_25:
membar.cta;
and.b32 %r111, %r8, 7;
setp.ne.s32	%p20, %r111, 0;
@%p20 bra BB3_29;

@%p2 bra BB3_29;

mov.u32 %r114, %tid.y;
mul.lo.s32 %r115, %r114, %r2;
mul.wide.u32 %rd190, %r115, 8;
mov.u64 %rd191, sh;
add.s64 %rd329, %rd191, %rd190;
shl.b64 %rd192, %rd3, 5;
and.b64 %rd193, %rd192, 34359738336;
neg.s64 %rd48, %rd193;
mov.u32 %r332, 0;

BB3_28:
add.s64 %rd194, %rd329, %rd48;
ld.volatile.shared.f64 %fd10, [%rd329];
ld.volatile.shared.f64 %fd11, [%rd194];
add.f64 %fd12, %fd11, %fd10;
st.volatile.shared.f64 [%rd329], %fd12;
add.s64 %rd329, %rd329, 8;
add.s32 %r332, %r332, 1;
setp.lt.s32	%p22, %r332, %r2;
@%p22 bra BB3_28;

BB3_29:
membar.cta;
and.b32 %r116, %r8, 15;
setp.ne.s32	%p23, %r116, 0;
@%p23 bra BB3_33;

@%p2 bra BB3_33;

mov.u32 %r119, %tid.y;
mul.lo.s32 %r120, %r119, %r2;
mul.wide.u32 %rd195, %r120, 8;
mov.u64 %rd196, sh;
add.s64 %rd330, %rd196, %rd195;
shl.b64 %rd197, %rd3, 6;
and.b64 %rd198, %rd197, 34359738304;
neg.s64 %rd52, %rd198;
mov.u32 %r333, 0;

BB3_32:
add.s64 %rd199, %rd330, %rd52;
ld.volatile.shared.f64 %fd13, [%rd330];
ld.volatile.shared.f64 %fd14, [%rd199];
add.f64 %fd15, %fd14, %fd13;
st.volatile.shared.f64 [%rd330], %fd15;
add.s64 %rd330, %rd330, 8;
add.s32 %r333, %r333, 1;
setp.lt.s32	%p25, %r333, %r2;
@%p25 bra BB3_32;

BB3_33:
membar.cta;
and.b32 %r121, %r8, 31;
setp.ne.s32	%p26, %r121, 0;
@%p26 bra BB3_37;

@%p2 bra BB3_37;

mov.u32 %r124, %tid.y;
mul.lo.s32 %r125, %r124, %r2;
mul.wide.u32 %rd200, %r125, 8;
mov.u64 %rd201, sh;
add.s64 %rd331, %rd201, %rd200;
shl.b64 %rd202, %rd3, 7;
and.b64 %rd203, %rd202, 34359738240;
neg.s64 %rd56, %rd203;
mov.u32 %r334, 0;

BB3_36:
add.s64 %rd204, %rd331, %rd56;
ld.volatile.shared.f64 %fd16, [%rd331];
ld.volatile.shared.f64 %fd17, [%rd204];
add.f64 %fd18, %fd17, %fd16;
st.volatile.shared.f64 [%rd331], %fd18;
add.s64 %rd331, %rd331, 8;
add.s32 %r334, %r334, 1;
setp.lt.s32	%p28, %r334, %r2;
@%p28 bra BB3_36;

BB3_37:
membar.cta;
bar.sync 0;
shl.b32 %r19, %r8, 5;
setp.ge.u32	%p29, %r19, %r94;
@%p29 bra BB3_63;

setp.lt.u32	%p30, %r7, 33;
@%p30 bra BB3_43;

mov.u32 %r130, %tid.y;
membar.cta;
and.b32 %r131, %r130, 1;
setp.eq.b32	%p31, %r131, 1;
setp.eq.b32	%p32, %r101, 1;
xor.pred %p33, %p32, %p31;
@%p33 bra BB3_43;

@%p2 bra BB3_43;

xor.b32 %r134, %r19, %r7;
mul.lo.s32 %r136, %r134, %r2;
mul.wide.u32 %rd205, %r136, 8;
mov.u64 %rd206, sh;
add.s64 %rd332, %rd206, %rd205;
shl.b64 %rd207, %rd3, 8;
and.b64 %rd208, %rd207, 34359738112;
neg.s64 %rd60, %rd208;
mov.u32 %r335, 0;

BB3_42:
add.s64 %rd209, %rd332, %rd60;
ld.volatile.shared.f64 %fd19, [%rd332];
ld.volatile.shared.f64 %fd20, [%rd209];
add.f64 %fd21, %fd20, %fd19;
st.volatile.shared.f64 [%rd332], %fd21;
add.s64 %rd332, %rd332, 8;
add.s32 %r335, %r335, 1;
setp.lt.s32	%p35, %r335, %r2;
@%p35 bra BB3_42;

BB3_43:
setp.lt.u32	%p36, %r7, 65;
@%p36 bra BB3_48;

mov.u32 %r141, %tid.y;
xor.b32 %r142, %r7, %r141;
and.b32 %r143, %r142, 3;
membar.cta;
setp.ne.s32	%p37, %r143, 0;
@%p37 bra BB3_48;

@%p2 bra BB3_48;

xor.b32 %r148, %r19, %r7;
mul.lo.s32 %r149, %r148, %r2;
mul.wide.u32 %rd210, %r149, 8;
mov.u64 %rd211, sh;
add.s64 %rd333, %rd211, %rd210;
shl.b64 %rd212, %rd3, 9;
and.b64 %rd213, %rd212, 34359737856;
neg.s64 %rd64, %rd213;
mov.u32 %r336, 0;

BB3_47:
add.s64 %rd214, %rd333, %rd64;
ld.volatile.shared.f64 %fd22, [%rd333];
ld.volatile.shared.f64 %fd23, [%rd214];
add.f64 %fd24, %fd23, %fd22;
st.volatile.shared.f64 [%rd333], %fd24;
add.s64 %rd333, %rd333, 8;
add.s32 %r336, %r336, 1;
setp.lt.s32	%p39, %r336, %r2;
@%p39 bra BB3_47;

BB3_48:
setp.lt.u32	%p40, %r7, 129;
@%p40 bra BB3_53;

mov.u32 %r154, %tid.y;
xor.b32 %r155, %r7, %r154;
and.b32 %r156, %r155, 7;
membar.cta;
setp.ne.s32	%p41, %r156, 0;
@%p41 bra BB3_53;

@%p2 bra BB3_53;

xor.b32 %r161, %r19, %r7;
mul.lo.s32 %r162, %r161, %r2;
mul.wide.u32 %rd215, %r162, 8;
mov.u64 %rd216, sh;
add.s64 %rd334, %rd216, %rd215;
shl.b64 %rd217, %rd3, 10;
and.b64 %rd218, %rd217, 34359737344;
neg.s64 %rd68, %rd218;
mov.u32 %r337, 0;

BB3_52:
add.s64 %rd219, %rd334, %rd68;
ld.volatile.shared.f64 %fd25, [%rd334];
ld.volatile.shared.f64 %fd26, [%rd219];
add.f64 %fd27, %fd26, %fd25;
st.volatile.shared.f64 [%rd334], %fd27;
add.s64 %rd334, %rd334, 8;
add.s32 %r337, %r337, 1;
setp.lt.s32	%p43, %r337, %r2;
@%p43 bra BB3_52;

BB3_53:
setp.lt.u32	%p44, %r7, 257;
@%p44 bra BB3_58;

mov.u32 %r167, %tid.y;
xor.b32 %r168, %r7, %r167;
and.b32 %r169, %r168, 15;
membar.cta;
setp.ne.s32	%p45, %r169, 0;
@%p45 bra BB3_58;

@%p2 bra BB3_58;

xor.b32 %r174, %r19, %r7;
mul.lo.s32 %r175, %r174, %r2;
mul.wide.u32 %rd220, %r175, 8;
mov.u64 %rd221, sh;
add.s64 %rd335, %rd221, %rd220;
shl.b64 %rd222, %rd3, 11;
and.b64 %rd223, %rd222, 34359736320;
neg.s64 %rd72, %rd223;
mov.u32 %r338, 0;

BB3_57:
add.s64 %rd224, %rd335, %rd72;
ld.volatile.shared.f64 %fd28, [%rd335];
ld.volatile.shared.f64 %fd29, [%rd224];
add.f64 %fd30, %fd29, %fd28;
st.volatile.shared.f64 [%rd335], %fd30;
add.s64 %rd335, %rd335, 8;
add.s32 %r338, %r338, 1;
setp.lt.s32	%p47, %r338, %r2;
@%p47 bra BB3_57;

BB3_58:
setp.lt.u32	%p48, %r7, 513;
@%p48 bra BB3_63;

mov.u32 %r180, %tid.y;
xor.b32 %r181, %r7, %r180;
and.b32 %r182, %r181, 31;
membar.cta;
setp.ne.s32	%p49, %r182, 0;
@%p49 bra BB3_63;

@%p2 bra BB3_63;

xor.b32 %r187, %r19, %r7;
mul.lo.s32 %r188, %r187, %r2;
mul.wide.u32 %rd225, %r188, 8;
mov.u64 %rd226, sh;
add.s64 %rd336, %rd226, %rd225;
shl.b64 %rd227, %rd3, 12;
and.b64 %rd228, %rd227, 34359734272;
neg.s64 %rd76, %rd228;
mov.u32 %r339, 0;

BB3_62:
add.s64 %rd229, %rd336, %rd76;
ld.volatile.shared.f64 %fd31, [%rd336];
ld.volatile.shared.f64 %fd32, [%rd229];
add.f64 %fd33, %fd32, %fd31;
st.volatile.shared.f64 [%rd336], %fd33;
add.s64 %rd336, %rd336, 8;
add.s32 %r339, %r339, 1;
setp.lt.s32	%p51, %r339, %r2;
@%p51 bra BB3_62;

BB3_63:
bar.sync 0;
mul.lo.s32 %r32, %r7, %r1;
cvt.u64.u32	%rd79, %r32;
mov.u32 %r190, %ctaid.x;
mul.lo.s32 %r191, %r190, %r1;
cvt.u64.u32	%rd80, %r191;
setp.ge.s32	%p52, %r340, %r1;
@%p52 bra BB3_65;

BB3_64:
cvt.s64.s32	%rd230, %r340;
add.s64 %rd231, %rd230, %rd79;
shl.b64 %rd232, %rd231, 2;
mov.u64 %rd233, sh;
add.s64 %rd234, %rd233, %rd232;
ld.shared.u32 %r192, [%rd234];
add.s64 %rd235, %rd230, %rd80;
shl.b64 %rd236, %rd235, 2;
add.s64 %rd237, %rd2, %rd236;
st.global.u32 [%rd237], %r192;
add.s32 %r340, %r340, %r94;
setp.lt.s32	%p53, %r340, %r1;
@%p53 bra BB3_64;

BB3_65:
mov.u32 %r357, %tid.y;
mov.u32 %r341, 0;
setp.ne.s32	%p54, %r357, 0;
@%p54 bra BB3_67;

ld.param.u64 %rd238, [%rd1+128];
cvta.to.global.u64 %rd239, %rd238;
add.s32 %r196, %r5, -1;
atom.global.inc.u32 %r197, [%rd239], %r196;
add.s32 %r198, %r197, 1;
setp.lt.u32	%p55, %r198, %r5;
selp.u32	%r341, 1, 0, %p55;

BB3_67:
{ 
.reg .pred %p1; 
.reg .pred %p2; 
setp.ne.u32 %p1, %r341, 0; 
bar.red.or.pred %p2, 0, %p1; 
selp.u32 %r38, 1, 0, %p2; 
}
setp.ne.s32	%p56, %r38, 0;
@%p56 bra BB3_127;

mov.u32 %r199, 31;
sub.s32 %r200, %r199, %r6;
mov.u32 %r202, %tid.y;
mul.wide.u32 %rd240, %r5, %r202;
shr.u64 %rd81, %rd240, %r200;
cvt.u32.u64	%r343, %rd81;
add.s32 %r203, %r202, 1;
mul.wide.u32 %rd241, %r5, %r203;
shr.u64 %rd242, %rd241, %r200;
cvt.u32.u64	%r40, %rd242;
@%p2 bra BB3_73;

and.b32 %r206, %r2, 536870911;
mul.lo.s32 %r208, %r202, %r206;
shl.b32 %r209, %r208, 1;
mov.u64 %rd243, sh;
mul.wide.u32 %rd244, %r209, 4;
add.s64 %rd338, %rd243, %rd244;
cvta.shared.u64 %rd245, %rd243;
neg.s64 %rd246, %rd245;
sub.s64 %rd337, %rd246, %rd244;
mov.u32 %r342, 0;

BB3_70:
setp.eq.s64	%p58, %rd337, 0;
@%p58 bra BB3_72;

mov.u64 %rd247, 0;
st.shared.u64 [%rd338], %rd247;

BB3_72:
add.s32 %r342, %r342, 1;
add.s64 %rd338, %rd338, 8;
add.s64 %rd337, %rd337, -8;
setp.lt.s32	%p59, %r342, %r2;
@%p59 bra BB3_70;

BB3_73:
setp.ge.u32	%p60, %r343, %r40;
@%p60 bra BB3_78;

and.b32 %r212, %r2, 536870911;
mul.lo.s32 %r214, %r202, %r212;
shl.b32 %r215, %r214, 1;
mul.wide.u32 %rd248, %r215, 4;
mov.u64 %rd249, sh;
add.s64 %rd88, %rd249, %rd248;
shl.b32 %r216, %r2, 1;
and.b32 %r43, %r216, 1073741822;
cvt.u32.u64	%r217, %rd81;
mul.lo.s32 %r218, %r212, %r217;
shl.b32 %r44, %r218, 1;
mov.u32 %r210, 0;
mov.u32 %r346, %r210;

BB3_75:
mov.u64 %rd340, %rd88;
mad.lo.s32 %r220, %r43, %r346, %r44;
mul.wide.u32 %rd250, %r220, 4;
add.s64 %rd339, %rd2, %rd250;
mov.u32 %r345, %r210;
@%p2 bra BB3_77;

BB3_76:
mov.u32 %r47, %r345;
ld.volatile.shared.f64 %fd34, [%rd340];
ld.volatile.global.f64 %fd35, [%rd339];
add.f64 %fd36, %fd35, %fd34;
st.volatile.shared.f64 [%rd340], %fd36;
add.s64 %rd340, %rd340, 8;
add.s64 %rd339, %rd339, 8;
add.s32 %r48, %r47, 1;
setp.lt.s32	%p62, %r48, %r2;
mov.u32 %r345, %r48;
@%p62 bra BB3_76;

BB3_77:
add.s32 %r343, %r343, 1;
setp.lt.u32	%p63, %r343, %r40;
add.s32 %r346, %r346, 1;
@%p63 bra BB3_75;

BB3_78:
@%p11 bra BB3_80;

add.u64 %rd251, %SP, 0;
cvta.to.local.u64 %rd252, %rd251;
ld.global.u8 %rs2, [$str];
st.local.u8 [%rd252], %rs2;
mov.u64 %rd253, $str2;
cvta.global.u64 %rd254, %rd253;
mov.u32 %r224, 0;
mov.u64 %rd255, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd254;
.param .b64 param1;
st.param.b64	[param1+0], %rd251;
.param .b32 param2;
st.param.b32	[param2+0], %r224;
.param .b64 param3;
st.param.b64	[param3+0], %rd251;
.param .b64 param4;
st.param.b64	[param4+0], %rd255;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB3_80:
membar.cta;
and.b32 %r228, %r202, 1;
setp.eq.b32	%p65, %r228, 1;
setp.eq.b32	%p66, %r101, 1;
xor.pred %p67, %p66, %p65;
@%p67 bra BB3_84;

@%p2 bra BB3_84;

mul.lo.s32 %r233, %r202, %r2;
mul.wide.u32 %rd256, %r233, 8;
mov.u64 %rd257, sh;
add.s64 %rd341, %rd257, %rd256;
and.b64 %rd258, %rd3, 4294967295;
shl.b64 %rd259, %rd258, 3;
neg.s64 %rd96, %rd259;
mov.u32 %r347, 0;

BB3_83:
add.s64 %rd260, %rd341, %rd96;
ld.volatile.shared.f64 %fd37, [%rd341];
ld.volatile.shared.f64 %fd38, [%rd260];
add.f64 %fd39, %fd38, %fd37;
st.volatile.shared.f64 [%rd341], %fd39;
add.s64 %rd341, %rd341, 8;
add.s32 %r347, %r347, 1;
setp.lt.s32	%p69, %r347, %r2;
@%p69 bra BB3_83;

BB3_84:
xor.b32 %r237, %r7, %r202;
and.b32 %r238, %r237, 3;
membar.cta;
setp.ne.s32	%p70, %r238, 0;
@%p70 bra BB3_88;

@%p2 bra BB3_88;

mul.lo.s32 %r242, %r202, %r2;
mul.wide.u32 %rd261, %r242, 8;
mov.u64 %rd262, sh;
add.s64 %rd342, %rd262, %rd261;
shl.b64 %rd263, %rd3, 4;
and.b64 %rd264, %rd263, 34359738352;
neg.s64 %rd100, %rd264;
mov.u32 %r348, 0;

BB3_87:
add.s64 %rd265, %rd342, %rd100;
ld.volatile.shared.f64 %fd40, [%rd342];
ld.volatile.shared.f64 %fd41, [%rd265];
add.f64 %fd42, %fd41, %fd40;
st.volatile.shared.f64 [%rd342], %fd42;
add.s64 %rd342, %rd342, 8;
add.s32 %r348, %r348, 1;
setp.lt.s32	%p72, %r348, %r2;
@%p72 bra BB3_87;

BB3_88:
and.b32 %r247, %r237, 7;
membar.cta;
setp.ne.s32	%p73, %r247, 0;
@%p73 bra BB3_92;

@%p2 bra BB3_92;

mul.lo.s32 %r251, %r202, %r2;
mul.wide.u32 %rd266, %r251, 8;
mov.u64 %rd267, sh;
add.s64 %rd343, %rd267, %rd266;
shl.b64 %rd268, %rd3, 5;
and.b64 %rd269, %rd268, 34359738336;
neg.s64 %rd104, %rd269;
mov.u32 %r349, 0;

BB3_91:
add.s64 %rd270, %rd343, %rd104;
ld.volatile.shared.f64 %fd43, [%rd343];
ld.volatile.shared.f64 %fd44, [%rd270];
add.f64 %fd45, %fd44, %fd43;
st.volatile.shared.f64 [%rd343], %fd45;
add.s64 %rd343, %rd343, 8;
add.s32 %r349, %r349, 1;
setp.lt.s32	%p75, %r349, %r2;
@%p75 bra BB3_91;

BB3_92:
and.b32 %r256, %r237, 15;
membar.cta;
setp.ne.s32	%p76, %r256, 0;
@%p76 bra BB3_96;

@%p2 bra BB3_96;

mul.lo.s32 %r260, %r202, %r2;
mul.wide.u32 %rd271, %r260, 8;
mov.u64 %rd272, sh;
add.s64 %rd344, %rd272, %rd271;
shl.b64 %rd273, %rd3, 6;
and.b64 %rd274, %rd273, 34359738304;
neg.s64 %rd108, %rd274;
mov.u32 %r350, 0;

BB3_95:
add.s64 %rd275, %rd344, %rd108;
ld.volatile.shared.f64 %fd46, [%rd344];
ld.volatile.shared.f64 %fd47, [%rd275];
add.f64 %fd48, %fd47, %fd46;
st.volatile.shared.f64 [%rd344], %fd48;
add.s64 %rd344, %rd344, 8;
add.s32 %r350, %r350, 1;
setp.lt.s32	%p78, %r350, %r2;
@%p78 bra BB3_95;

BB3_96:
and.b32 %r265, %r237, 31;
membar.cta;
setp.ne.s32	%p79, %r265, 0;
@%p79 bra BB3_100;

@%p2 bra BB3_100;

mul.lo.s32 %r269, %r202, %r2;
mul.wide.u32 %rd276, %r269, 8;
mov.u64 %rd277, sh;
add.s64 %rd345, %rd277, %rd276;
shl.b64 %rd278, %rd3, 7;
and.b64 %rd279, %rd278, 34359738240;
neg.s64 %rd112, %rd279;
mov.u32 %r351, 0;

BB3_99:
add.s64 %rd280, %rd345, %rd112;
ld.volatile.shared.f64 %fd49, [%rd345];
ld.volatile.shared.f64 %fd50, [%rd280];
add.f64 %fd51, %fd50, %fd49;
st.volatile.shared.f64 [%rd345], %fd51;
add.s64 %rd345, %rd345, 8;
add.s32 %r351, %r351, 1;
setp.lt.s32	%p81, %r351, %r2;
@%p81 bra BB3_99;

BB3_100:
shl.b32 %r274, %r237, 5;
setp.lt.u32	%p1, %r274, %r94;
membar.cta;
bar.sync 0;
@!%p1 bra BB3_126;
bra.uni BB3_101;

BB3_101:
xor.b32 %r61, %r274, %r7;
setp.lt.u32	%p82, %r7, 33;
@%p82 bra BB3_106;

membar.cta;
setp.eq.b32	%p83, %r228, 1;
setp.eq.b32	%p84, %r101, 1;
xor.pred %p85, %p84, %p83;
@%p85 bra BB3_106;

@%p2 bra BB3_106;

mul.lo.s32 %r287, %r61, %r2;
mul.wide.u32 %rd281, %r287, 8;
mov.u64 %rd282, sh;
add.s64 %rd346, %rd282, %rd281;
shl.b64 %rd283, %rd3, 8;
and.b64 %rd284, %rd283, 34359738112;
neg.s64 %rd116, %rd284;
mov.u32 %r352, 0;

BB3_105:
add.s64 %rd285, %rd346, %rd116;
ld.volatile.shared.f64 %fd52, [%rd346];
ld.volatile.shared.f64 %fd53, [%rd285];
add.f64 %fd54, %fd53, %fd52;
st.volatile.shared.f64 [%rd346], %fd54;
add.s64 %rd346, %rd346, 8;
add.s32 %r352, %r352, 1;
setp.lt.s32	%p87, %r352, %r2;
@%p87 bra BB3_105;

BB3_106:
setp.lt.u32	%p88, %r7, 65;
@%p88 bra BB3_111;

membar.cta;
@%p70 bra BB3_111;

@%p2 bra BB3_111;

mul.lo.s32 %r297, %r61, %r2;
mul.wide.u32 %rd286, %r297, 8;
mov.u64 %rd287, sh;
add.s64 %rd347, %rd287, %rd286;
shl.b64 %rd288, %rd3, 9;
and.b64 %rd289, %rd288, 34359737856;
neg.s64 %rd120, %rd289;
mov.u32 %r353, 0;

BB3_110:
add.s64 %rd290, %rd347, %rd120;
ld.volatile.shared.f64 %fd55, [%rd347];
ld.volatile.shared.f64 %fd56, [%rd290];
add.f64 %fd57, %fd56, %fd55;
st.volatile.shared.f64 [%rd347], %fd57;
add.s64 %rd347, %rd347, 8;
add.s32 %r353, %r353, 1;
setp.lt.s32	%p91, %r353, %r2;
@%p91 bra BB3_110;

BB3_111:
setp.lt.u32	%p92, %r7, 129;
@%p92 bra BB3_116;

membar.cta;
@%p73 bra BB3_116;

@%p2 bra BB3_116;

mul.lo.s32 %r307, %r61, %r2;
mul.wide.u32 %rd291, %r307, 8;
mov.u64 %rd292, sh;
add.s64 %rd348, %rd292, %rd291;
shl.b64 %rd293, %rd3, 10;
and.b64 %rd294, %rd293, 34359737344;
neg.s64 %rd124, %rd294;
mov.u32 %r354, 0;

BB3_115:
add.s64 %rd295, %rd348, %rd124;
ld.volatile.shared.f64 %fd58, [%rd348];
ld.volatile.shared.f64 %fd59, [%rd295];
add.f64 %fd60, %fd59, %fd58;
st.volatile.shared.f64 [%rd348], %fd60;
add.s64 %rd348, %rd348, 8;
add.s32 %r354, %r354, 1;
setp.lt.s32	%p95, %r354, %r2;
@%p95 bra BB3_115;

BB3_116:
setp.lt.u32	%p96, %r7, 257;
@%p96 bra BB3_121;

membar.cta;
@%p76 bra BB3_121;

@%p2 bra BB3_121;

mul.lo.s32 %r317, %r61, %r2;
mul.wide.u32 %rd296, %r317, 8;
mov.u64 %rd297, sh;
add.s64 %rd349, %rd297, %rd296;
shl.b64 %rd298, %rd3, 11;
and.b64 %rd299, %rd298, 34359736320;
neg.s64 %rd128, %rd299;
mov.u32 %r355, 0;

BB3_120:
add.s64 %rd300, %rd349, %rd128;
ld.volatile.shared.f64 %fd61, [%rd349];
ld.volatile.shared.f64 %fd62, [%rd300];
add.f64 %fd63, %fd62, %fd61;
st.volatile.shared.f64 [%rd349], %fd63;
add.s64 %rd349, %rd349, 8;
add.s32 %r355, %r355, 1;
setp.lt.s32	%p99, %r355, %r2;
@%p99 bra BB3_120;

BB3_121:
setp.lt.u32	%p100, %r7, 513;
@%p100 bra BB3_126;

membar.cta;
@%p79 bra BB3_126;

@%p2 bra BB3_126;

mul.lo.s32 %r327, %r61, %r2;
mul.wide.u32 %rd301, %r327, 8;
mov.u64 %rd302, sh;
add.s64 %rd350, %rd302, %rd301;
shl.b64 %rd303, %rd3, 12;
and.b64 %rd304, %rd303, 34359734272;
neg.s64 %rd132, %rd304;
mov.u32 %r356, 0;

BB3_125:
add.s64 %rd305, %rd350, %rd132;
ld.volatile.shared.f64 %fd64, [%rd350];
ld.volatile.shared.f64 %fd65, [%rd305];
add.f64 %fd66, %fd65, %fd64;
st.volatile.shared.f64 [%rd350], %fd66;
add.s64 %rd350, %rd350, 8;
add.s32 %r356, %r356, 1;
setp.lt.s32	%p103, %r356, %r2;
@%p103 bra BB3_125;

BB3_126:
bar.sync 0;

BB3_127:
@%p56 bra BB3_135;

ld.param.u8 %rs3, [%rd1+112];
setp.eq.s16	%p105, %rs3, 0;
@%p105 bra BB3_130;

ld.param.u64 %rd306, [%rd1+104];
cvta.to.global.u64 %rd351, %rd306;
bra.uni BB3_131;

BB3_130:
ld.param.u64 %rd307, [%rd1+136];
setp.eq.s64	%p106, %rd307, 0;
cvta.to.global.u64 %rd308, %rd307;
selp.b64	%rd351, %rd2, %rd308, %p106;

BB3_131:
setp.lt.u32	%p107, %r1, 33;
@%p107 bra BB3_133;

bar.sync 0;

BB3_133:
setp.ge.u32	%p108, %r357, %r1;
@%p108 bra BB3_135;

BB3_134:
cvt.u64.u32	%rd309, %r357;
add.s64 %rd310, %rd309, %rd79;
shl.b64 %rd311, %rd310, 2;
mov.u64 %rd312, sh;
add.s64 %rd313, %rd312, %rd311;
ld.shared.u32 %r328, [%rd313];
mul.wide.u32 %rd314, %r357, 4;
add.s64 %rd315, %rd351, %rd314;
st.global.u32 [%rd315], %r328;
add.s32 %r357, %r357, %r94;
setp.lt.u32	%p109, %r357, %r1;
@%p109 bra BB3_134;

BB3_135:
ret;
}


