memory-map:
  bus: wb-32-be
  name: ram2
  description: Ram 2
  x-wbgen:
    hdl_entity: ram2
  children:
  - memory:
      name: ch1
      address: 0x00000000
      memsize: 8192
      description: Channel 1
      x-wbgen:
        kind: ram
        access_dev: READ_ONLY
      children:
      - reg:
          name: data
          width: 32
          access: rw
  - memory:
      name: ch2
      address: 0x00002000
      memsize: 4096
      description: Channel 2
      x-wbgen:
        kind: ram
        access_dev: READ_ONLY
      children:
      - reg:
          name: data
          width: 32
          access: rw
  - memory:
      name: ch3
      address: 0x00004000
      memsize: 4096
      description: Channel 3
      x-wbgen:
        kind: ram
        access_dev: READ_ONLY
      children:
      - reg:
          name: data
          width: 32
          access: rw
