+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|               clk_fpga_0 |               clk_fpga_0 |                         Mayo_sign_with_zynq_i/mayo_reduce_extension_0/U0/input_coef_reg_0_3_24_24/SP/ADR1|
|               clk_fpga_0 |               clk_fpga_0 |                         Mayo_sign_with_zynq_i/mayo_reduce_extension_0/U0/input_coef_reg_0_3_24_24/SP/ADR0|
|               clk_fpga_0 |               clk_fpga_0 |                         Mayo_sign_with_zynq_i/mayo_reduce_extension_0/U0/input_coef_reg_0_3_25_25/SP/ADR1|
|               clk_fpga_0 |               clk_fpga_0 |                         Mayo_sign_with_zynq_i/mayo_reduce_extension_0/U0/input_coef_reg_0_3_25_25/SP/ADR0|
|               clk_fpga_0 |               clk_fpga_0 |                                    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2a_reg[o][o_din][22]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                       Mayo_sign_with_zynq_i/mayo_add_oil_0/U0/t0_reg[0]/D|
|               clk_fpga_0 |               clk_fpga_0 |                         Mayo_sign_with_zynq_i/mayo_reduce_extension_0/U0/input_coef_reg_0_3_28_28/SP/ADR0|
|               clk_fpga_0 |               clk_fpga_0 |                         Mayo_sign_with_zynq_i/mayo_reduce_extension_0/U0/input_coef_reg_0_3_27_27/SP/ADR1|
|               clk_fpga_0 |               clk_fpga_0 |                                                 Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/s_inv_reg[3]/D|
|               clk_fpga_0 |               clk_fpga_0 |                         Mayo_sign_with_zynq_i/mayo_reduce_extension_0/U0/input_coef_reg_0_3_27_27/SP/ADR0|
|               clk_fpga_0 |               clk_fpga_0 |                         Mayo_sign_with_zynq_i/mayo_reduce_extension_0/U0/input_coef_reg_0_3_26_26/SP/ADR1|
|               clk_fpga_0 |               clk_fpga_0 |                                                       Mayo_sign_with_zynq_i/mayo_add_oil_0/U0/t0_reg[1]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2a_reg[o][o_din][15]/D|
|               clk_fpga_0 |               clk_fpga_0 |                         Mayo_sign_with_zynq_i/mayo_reduce_extension_0/U0/input_coef_reg_0_3_26_26/SP/ADR0|
|               clk_fpga_0 |               clk_fpga_0 |                         Mayo_sign_with_zynq_i/mayo_reduce_extension_0/U0/input_coef_reg_0_3_28_28/SP/ADR1|
|               clk_fpga_0 |               clk_fpga_0 |                                     Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2a_reg[o][o_din][9]/D|
|               clk_fpga_0 |               clk_fpga_0 |             Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/bram0b_reg[o][o_din][28]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2a_reg[o][o_din][23]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                 Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/s_inv_reg[0]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
