\hypertarget{stm32h7xx__hal__rcc_8h}{}\doxysection{C\+:/\+Users/\+Roth/\+STM32\+Cube\+IDE/workspace\+\_\+1.11.0/\+TRex/lib/hal/\+Drivers/\+STM32\+H7xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/stm32h7xx\+\_\+hal\+\_\+rcc.h File Reference}
\label{stm32h7xx__hal__rcc_8h}\index{C:/Users/Roth/STM32CubeIDE/workspace\_1.11.0/TRex/lib/hal/Drivers/STM32H7xx\_HAL\_Driver/Inc/stm32h7xx\_hal\_rcc.h@{C:/Users/Roth/STM32CubeIDE/workspace\_1.11.0/TRex/lib/hal/Drivers/STM32H7xx\_HAL\_Driver/Inc/stm32h7xx\_hal\_rcc.h}}


Header file of RCC HAL module.  


{\ttfamily \#include \char`\"{}stm32h7xx\+\_\+hal\+\_\+def.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}stm32h7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h\char`\"{}}\newline
\doxysubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def}{RCC\+\_\+\+PLLInit\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em RCC PLL configuration structure definition. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_r_c_c___osc_init_type_def}{RCC\+\_\+\+Osc\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em RCC Internal/\+External Oscillator (HSE, HSI, CSI, LSE and LSI) configuration structure definition. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_r_c_c___clk_init_type_def}{RCC\+\_\+\+Clk\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em RCC System, AHB and APB busses clock configuration structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c___oscillator___type_ga5a790362c5d7c4263f0f75a7367dd6b9}{RCC\+\_\+\+OSCILLATORTYPE\+\_\+\+NONE}}~(0x00000000U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___oscillator___type_ga28cacd402dec84e548c9e4ba86d4603f}{RCC\+\_\+\+OSCILLATORTYPE\+\_\+\+HSE}}~(0x00000001U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___oscillator___type_gaa7ff7cbe9b0c2c511b0d0555e2a32a23}{RCC\+\_\+\+OSCILLATORTYPE\+\_\+\+HSI}}~(0x00000002U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___oscillator___type_ga7036aec5659343c695d795e04d9152ba}{RCC\+\_\+\+OSCILLATORTYPE\+\_\+\+LSE}}~(0x00000004U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___oscillator___type_ga3b7abb8ce0544cca0aa4550540194ce2}{RCC\+\_\+\+OSCILLATORTYPE\+\_\+\+LSI}}~(0x00000008U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___oscillator___type_ga6c622a0350a09009f47653935364a911}{RCC\+\_\+\+OSCILLATORTYPE\+\_\+\+CSI}}~(0x00000010U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___oscillator___type_ga0dd3e581c81f5044ff0865a5e20eb77b}{RCC\+\_\+\+OSCILLATORTYPE\+\_\+\+HSI48}}~(0x00000020U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___h_s_e___config_ga1616626d23fbce440398578855df6f97}{RCC\+\_\+\+HSE\+\_\+\+OFF}}~(0x00000000U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___h_s_e___config_gabc4f70a44776c557af20496b04d9a9db}{RCC\+\_\+\+HSE\+\_\+\+ON}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb8228c9020595b4cf9995137b8c9a7d}{RCC\+\_\+\+CR\+\_\+\+HSEON}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___h_s_e___config_ga5ca515db2d5c4d5bdb9ee3d154df2704}{RCC\+\_\+\+HSE\+\_\+\+BYPASS}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3288090671af5a959aae4d7f7696d55}{RCC\+\_\+\+CR\+\_\+\+HSEBYP}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb8228c9020595b4cf9995137b8c9a7d}{RCC\+\_\+\+CR\+\_\+\+HSEON}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___l_s_e___config_ga6645c27708d0cad1a4ab61d2abb24c77}{RCC\+\_\+\+LSE\+\_\+\+OFF}}~(0x00000000U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___l_s_e___config_gac981ea636c2f215e4473901e0912f55a}{RCC\+\_\+\+LSE\+\_\+\+ON}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00145f8814cb9a5b180d76499d97aead}{RCC\+\_\+\+BDCR\+\_\+\+LSEON}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___l_s_e___config_gaad580157edbae878edbcc83c5a68e767}{RCC\+\_\+\+LSE\+\_\+\+BYPASS}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga542dffd7f8dc4da5401b54d822a22af0}{RCC\+\_\+\+BDCR\+\_\+\+LSEBYP}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00145f8814cb9a5b180d76499d97aead}{RCC\+\_\+\+BDCR\+\_\+\+LSEON}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___h_s_i___config_ga1b34d37d3b51afec0758b3ddc7a7e665}{RCC\+\_\+\+HSI\+\_\+\+OFF}}~(0x00000000U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___h_s_i___config_ga0bf09ef9e46d5da25cced7b3122f92f5}{RCC\+\_\+\+HSI\+\_\+\+ON}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4fcacf94a97f7d49a70e089b39cf474}{RCC\+\_\+\+CR\+\_\+\+HSION}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___h_s_i___config_ga47ea1a7697d9e3f7eda06b45bc7f4db6}{RCC\+\_\+\+HSI\+\_\+\+DIV1}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga468823398f54d90a0769f9cc24327091}{RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4fcacf94a97f7d49a70e089b39cf474}{RCC\+\_\+\+CR\+\_\+\+HSION}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___h_s_i___config_ga38a54d39b6808f476a0a81b47a4f50f8}{RCC\+\_\+\+HSI\+\_\+\+DIV2}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga955d82cf94af28b08afcb83a9f852f2c}{RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4fcacf94a97f7d49a70e089b39cf474}{RCC\+\_\+\+CR\+\_\+\+HSION}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___h_s_i___config_ga3280982afa72662f07301844a8272d1e}{RCC\+\_\+\+HSI\+\_\+\+DIV4}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2004eb0292646109b952f098d6f4e96}{RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+4}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4fcacf94a97f7d49a70e089b39cf474}{RCC\+\_\+\+CR\+\_\+\+HSION}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___h_s_i___config_ga06315b229d36c98402286f0b48f85d99}{RCC\+\_\+\+HSI\+\_\+\+DIV8}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fc0a415e8fd2af09b0fcb0fa2d4c2e9}{RCC\+\_\+\+CR\+\_\+\+HSIDIV}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4fcacf94a97f7d49a70e089b39cf474}{RCC\+\_\+\+CR\+\_\+\+HSION}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___h_s_i___config_ga03cf582e263fb7e31a7783d8adabd7a0}{RCC\+\_\+\+HSICALIBRATION\+\_\+\+DEFAULT}}~(0x40U)         /$\ast$ Default HSI calibration trimming value for \mbox{\hyperlink{group___library__configuration__section_ga3cee03fca286b4756b2df120eaeef227}{STM32\+H7}} rev.\+V and above. (0x20 value for rev.\+Y handled within \mbox{\hyperlink{group___r_c_c___exported___macros_ga7bccced288554b8598110b465701fad0}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HSI\+\_\+\+CALIBRATIONVALUE\+\_\+\+ADJUST}} macro ) $\ast$/
\item 
\#define \mbox{\hyperlink{group___r_c_c___h_s_i48___config_ga5a653d6f271d56c96b63e02468ed3b65}{RCC\+\_\+\+HSI48\+\_\+\+OFF}}~((uint8\+\_\+t)0x00)
\item 
\#define \mbox{\hyperlink{group___r_c_c___h_s_i48___config_gabfc9b19a84e1ac8bee6ff607afc10b0d}{RCC\+\_\+\+HSI48\+\_\+\+ON}}~((uint8\+\_\+t)0x01)
\item 
\#define \mbox{\hyperlink{group___r_c_c___l_s_i___config_gaa1710927d79a2032f87f039c4a27356a}{RCC\+\_\+\+LSI\+\_\+\+OFF}}~(0x00000000U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___l_s_i___config_ga6b364ac3500e60b6bff695ee518c87d6}{RCC\+\_\+\+LSI\+\_\+\+ON}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga803cbf97bda1ebaf9afee2a3c9f0851b}{RCC\+\_\+\+CSR\+\_\+\+LSION}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___c_s_i___config_ga484f6b4b798edd46671980a25ae00e72}{RCC\+\_\+\+CSI\+\_\+\+OFF}}~(0x00000000U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___c_s_i___config_gacd0c6e9d10d8d059ab7915a45176e423}{RCC\+\_\+\+CSI\+\_\+\+ON}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3b501eadb2c4fd9aa2a9c32502e5653}{RCC\+\_\+\+CR\+\_\+\+CSION}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___c_s_i___config_ga0abd9307f3dac0726d3d228077df5f67}{RCC\+\_\+\+CSICALIBRATION\+\_\+\+DEFAULT}}~(0x20U)         /$\ast$ Default CSI calibration trimming value for \mbox{\hyperlink{group___library__configuration__section_ga3cee03fca286b4756b2df120eaeef227}{STM32\+H7}} rev.\+V and above. (0x10 value for rev.\+Y handled within \mbox{\hyperlink{group___r_c_c___exported___macros_ga54e1aa79a9bcfa75e52f2125d45ebb45}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CSI\+\_\+\+CALIBRATIONVALUE\+\_\+\+ADJUST}} macro ) $\ast$/
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l___config_gae47a612f8e15c32917ee2181362d88f3}{RCC\+\_\+\+PLL\+\_\+\+NONE}}~(0x00000000U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l___config_ga3a8d5c8bcb101c6ca1a574729acfa903}{RCC\+\_\+\+PLL\+\_\+\+OFF}}~(0x00000001U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l___config_gaf86dbee130304ba5760818f56d34ec91}{RCC\+\_\+\+PLL\+\_\+\+ON}}~(0x00000002U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l___clock___source_ga0e07703f1ccb3d60f8a47a2dc631c218}{RCC\+\_\+\+PLLSOURCE\+\_\+\+HSI}}~(0x00000000U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l___clock___source_gaa89dc859b01ab8b7d925976e684c9057}{RCC\+\_\+\+PLLSOURCE\+\_\+\+CSI}}~(0x00000001U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l___clock___source_ga197cea7fe5c2db26fe7fcdb0f99dd4d7}{RCC\+\_\+\+PLLSOURCE\+\_\+\+HSE}}~(0x00000002U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l___clock___source_ga2a440b01eaeb8f3a6282598fc748ef1f}{RCC\+\_\+\+PLLSOURCE\+\_\+\+NONE}}~(0x00000003U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l___clock___output_gaf14f5e060d1cd0eefbdea80b8701819c}{RCC\+\_\+\+PLL1\+\_\+\+DIVP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4af7742faca9249ad6c135ff3b45e71}{RCC\+\_\+\+PLLCFGR\+\_\+\+DIVP1\+EN}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l___clock___output_ga17b76fed00a13293497b825af7863d99}{RCC\+\_\+\+PLL1\+\_\+\+DIVQ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga490543e2a3bba50a803ab7a8757a6020}{RCC\+\_\+\+PLLCFGR\+\_\+\+DIVQ1\+EN}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l___clock___output_ga2832fd9d69e723c0f667fe8f08863e0d}{RCC\+\_\+\+PLL1\+\_\+\+DIVR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e60d2df79515381a4b35c038daacfb6}{RCC\+\_\+\+PLLCFGR\+\_\+\+DIVR1\+EN}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l1___v_c_i___range_ga649e07af1f144bdba350bf66eae3f632}{RCC\+\_\+\+PLL1\+VCIRANGE\+\_\+0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc71fddb32b3b613c0c57fba30ab2413}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLL1\+RGE\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l1___v_c_i___range_ga057ea6f97d147b8e3addb99a38787fc9}{RCC\+\_\+\+PLL1\+VCIRANGE\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb4447b4d3d4630081c8db37e2737112}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLL1\+RGE\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l1___v_c_i___range_ga4ca1adbbfac5598d3225a53b9fbebad7}{RCC\+\_\+\+PLL1\+VCIRANGE\+\_\+2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae66558f91af4a6b59d67b7e811a80517}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLL1\+RGE\+\_\+2}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l1___v_c_i___range_ga60ae9f766f7d9b9b24edf031d02e3927}{RCC\+\_\+\+PLL1\+VCIRANGE\+\_\+3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf20b768cb4546fb55ad658730a5e0a8}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLL1\+RGE\+\_\+3}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l1___v_c_o___range_gab9f42e0ea12b12be4d96087227da031c}{RCC\+\_\+\+PLL1\+VCOWIDE}}~(0x00000000U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l1___v_c_o___range_ga9ffd241a51b2f20bf7275a014e536477}{RCC\+\_\+\+PLL1\+VCOMEDIUM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b4721f452904f3d6b746023e56b52ea}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLL1\+VCOSEL}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___system___clock___type_ga7e721f5bf3fe925f78dae0356165332e}{RCC\+\_\+\+CLOCKTYPE\+\_\+\+SYSCLK}}~(0x00000001U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___system___clock___type_gaa5330efbd790632856a2b15851517ef9}{RCC\+\_\+\+CLOCKTYPE\+\_\+\+HCLK}}~(0x00000002U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___system___clock___type_ga824f7d56b52257c113946c34ff67b6e7}{RCC\+\_\+\+CLOCKTYPE\+\_\+\+D1\+PCLK1}}~(0x00000004U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___system___clock___type_gab00c7b70f0770a616be4b5df45a454c4}{RCC\+\_\+\+CLOCKTYPE\+\_\+\+PCLK1}}~(0x00000008U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___system___clock___type_gaef7e78706e597a6551d71f5f9ad60cc0}{RCC\+\_\+\+CLOCKTYPE\+\_\+\+PCLK2}}~(0x00000010U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___system___clock___type_gaede3cb126b461ab7dfa55a245ef8f800}{RCC\+\_\+\+CLOCKTYPE\+\_\+\+D3\+PCLK1}}~(0x00000020U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___system___clock___source_ga89be13498e06c34be6cde9c9b8ff88be}{RCC\+\_\+\+SYSCLKSOURCE\+\_\+\+CSI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68d58136497ff6a8f082ab58beee4131}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+CSI}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___system___clock___source_gaaeeb699502e7d7a9f1b5d57fcf1f5095}{RCC\+\_\+\+SYSCLKSOURCE\+\_\+\+HSI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbac8bae4f0808b3c3a5185aa10081fb}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+HSI}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___system___clock___source_ga9116d0627e1e7f33c48e1357b9a35a1c}{RCC\+\_\+\+SYSCLKSOURCE\+\_\+\+HSE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb563f217242d969f4355d0818fde705}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+HSE}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___system___clock___source_ga5caf08ac71d7dd7e7b2e3e421606aca7}{RCC\+\_\+\+SYSCLKSOURCE\+\_\+\+PLLCLK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bda4ab2df66059b731208784012f667}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+PLL1}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___system___clock___source___status_ga73bf4d57a74eac57757821bc1e2af64b}{RCC\+\_\+\+SYSCLKSOURCE\+\_\+\+STATUS\+\_\+\+CSI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9224f51c8ff898d674651e0d1f42cb17}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+CSI}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___system___clock___source___status_ga0d6c2b0b2d59e6591295649853bb2abd}{RCC\+\_\+\+SYSCLKSOURCE\+\_\+\+STATUS\+\_\+\+HSI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6764639cf221e1ebc0b5448dcaed590a}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+HSI}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___system___clock___source___status_ga3847769265bf19becf7b976a7e908a64}{RCC\+\_\+\+SYSCLKSOURCE\+\_\+\+STATUS\+\_\+\+HSE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae09a0202f441c1a43e69c62331d50a08}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+HSE}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___system___clock___source___status_ga4f05019ec09da478d084f44dbaad7d6d}{RCC\+\_\+\+SYSCLKSOURCE\+\_\+\+STATUS\+\_\+\+PLLCLK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga776d54497552ddb777f9bb98a1c6af24}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+PLL1}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___s_y_s___clock___source_ga226f5bf675015ea677868132b6b83494}{RCC\+\_\+\+SYSCLK\+\_\+\+DIV1}}~RCC\+\_\+\+CDCFGR1\+\_\+\+CDCPRE\+\_\+\+DIV1
\item 
\#define \mbox{\hyperlink{group___r_c_c___s_y_s___clock___source_gac37c0610458a92e3cb32ec81014625c3}{RCC\+\_\+\+SYSCLK\+\_\+\+DIV2}}~RCC\+\_\+\+CDCFGR1\+\_\+\+CDCPRE\+\_\+\+DIV2
\item 
\#define \mbox{\hyperlink{group___r_c_c___s_y_s___clock___source_ga6fd3652d6853563cdf388a4386b9d22f}{RCC\+\_\+\+SYSCLK\+\_\+\+DIV4}}~RCC\+\_\+\+CDCFGR1\+\_\+\+CDCPRE\+\_\+\+DIV4
\item 
\#define \mbox{\hyperlink{group___r_c_c___s_y_s___clock___source_ga7def31373854ba9c72bb76b1d13e3aad}{RCC\+\_\+\+SYSCLK\+\_\+\+DIV8}}~RCC\+\_\+\+CDCFGR1\+\_\+\+CDCPRE\+\_\+\+DIV8
\item 
\#define \mbox{\hyperlink{group___r_c_c___s_y_s___clock___source_ga895462b261e03eade3d0139cc1327a51}{RCC\+\_\+\+SYSCLK\+\_\+\+DIV16}}~RCC\+\_\+\+CDCFGR1\+\_\+\+CDCPRE\+\_\+\+DIV16
\item 
\#define \mbox{\hyperlink{group___r_c_c___s_y_s___clock___source_ga73814b5a7ee000687ec8334637ca5b14}{RCC\+\_\+\+SYSCLK\+\_\+\+DIV64}}~RCC\+\_\+\+CDCFGR1\+\_\+\+CDCPRE\+\_\+\+DIV64
\item 
\#define \mbox{\hyperlink{group___r_c_c___s_y_s___clock___source_ga43eddf4d4160df30548a714dce102ad8}{RCC\+\_\+\+SYSCLK\+\_\+\+DIV128}}~RCC\+\_\+\+CDCFGR1\+\_\+\+CDCPRE\+\_\+\+DIV128
\item 
\#define \mbox{\hyperlink{group___r_c_c___s_y_s___clock___source_ga94956d6e9c3a78230bf660b838f987e2}{RCC\+\_\+\+SYSCLK\+\_\+\+DIV256}}~RCC\+\_\+\+CDCFGR1\+\_\+\+CDCPRE\+\_\+\+DIV256
\item 
\#define \mbox{\hyperlink{group___r_c_c___s_y_s___clock___source_gabe18a9d55c0858bbfe3db657fb64c76d}{RCC\+\_\+\+SYSCLK\+\_\+\+DIV512}}~RCC\+\_\+\+CDCFGR1\+\_\+\+CDCPRE\+\_\+\+DIV512
\item 
\#define \mbox{\hyperlink{group___r_c_c___h_c_l_k___clock___source_ga8e3fcdef0e5d77bb61a52420fe1e9fbc}{RCC\+\_\+\+HCLK\+\_\+\+DIV1}}~RCC\+\_\+\+CDCFGR1\+\_\+\+HPRE\+\_\+\+DIV1
\item 
\#define \mbox{\hyperlink{group___r_c_c___h_c_l_k___clock___source_ga4d2ebcf280d85e8449a5fb7b994b5169}{RCC\+\_\+\+HCLK\+\_\+\+DIV2}}~RCC\+\_\+\+CDCFGR1\+\_\+\+HPRE\+\_\+\+DIV2
\item 
\#define \mbox{\hyperlink{group___r_c_c___h_c_l_k___clock___source_ga85b5f4fd936e22a3f4df5ed756f6e083}{RCC\+\_\+\+HCLK\+\_\+\+DIV4}}~RCC\+\_\+\+CDCFGR1\+\_\+\+HPRE\+\_\+\+DIV4
\item 
\#define \mbox{\hyperlink{group___r_c_c___h_c_l_k___clock___source_gadb18bc60e2c639cb59244bedb54f7bb3}{RCC\+\_\+\+HCLK\+\_\+\+DIV8}}~RCC\+\_\+\+CDCFGR1\+\_\+\+HPRE\+\_\+\+DIV8
\item 
\#define \mbox{\hyperlink{group___r_c_c___h_c_l_k___clock___source_ga27ac27d48360121bc2dc68b99dc8845d}{RCC\+\_\+\+HCLK\+\_\+\+DIV16}}~RCC\+\_\+\+CDCFGR1\+\_\+\+HPRE\+\_\+\+DIV16
\item 
\#define \mbox{\hyperlink{group___r_c_c___h_c_l_k___clock___source_gaaa2fcd95978080d8b8d44cf2b7f5a25c}{RCC\+\_\+\+HCLK\+\_\+\+DIV64}}~RCC\+\_\+\+CDCFGR1\+\_\+\+HPRE\+\_\+\+DIV64
\item 
\#define \mbox{\hyperlink{group___r_c_c___h_c_l_k___clock___source_ga731da7d179e88445769165c7015780e4}{RCC\+\_\+\+HCLK\+\_\+\+DIV128}}~RCC\+\_\+\+CDCFGR1\+\_\+\+HPRE\+\_\+\+DIV128
\item 
\#define \mbox{\hyperlink{group___r_c_c___h_c_l_k___clock___source_ga2169cdac18adec089b443c3cacdb8db7}{RCC\+\_\+\+HCLK\+\_\+\+DIV256}}~RCC\+\_\+\+CDCFGR1\+\_\+\+HPRE\+\_\+\+DIV256
\item 
\#define \mbox{\hyperlink{group___r_c_c___h_c_l_k___clock___source_ga6f22513c27b05c67bb205fb4f445c126}{RCC\+\_\+\+HCLK\+\_\+\+DIV512}}~RCC\+\_\+\+CDCFGR1\+\_\+\+HPRE\+\_\+\+DIV512
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b3___clock___source_gac222b4e80811b1844492ae51cdcd897c}{RCC\+\_\+\+APB3\+\_\+\+DIV1}}~RCC\+\_\+\+CDCFGR1\+\_\+\+CDPPRE\+\_\+\+DIV1
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b3___clock___source_ga1d21019abd17377b9b76dfc24c90e390}{RCC\+\_\+\+APB3\+\_\+\+DIV2}}~RCC\+\_\+\+CDCFGR1\+\_\+\+CDPPRE\+\_\+\+DIV2
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b3___clock___source_gada8585309d66a0f8433798ee159a6dc6}{RCC\+\_\+\+APB3\+\_\+\+DIV4}}~RCC\+\_\+\+CDCFGR1\+\_\+\+CDPPRE\+\_\+\+DIV4
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b3___clock___source_gadb66155cc067e9a3c3aa0baf937edf75}{RCC\+\_\+\+APB3\+\_\+\+DIV8}}~RCC\+\_\+\+CDCFGR1\+\_\+\+CDPPRE\+\_\+\+DIV8
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b3___clock___source_ga5e9156ed25d3c58e7ceb6a41a20a0b21}{RCC\+\_\+\+APB3\+\_\+\+DIV16}}~RCC\+\_\+\+CDCFGR1\+\_\+\+CDPPRE\+\_\+\+DIV16
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___source_gab036b34d201ca351c8ca295d84e5ec48}{RCC\+\_\+\+APB1\+\_\+\+DIV1}}~RCC\+\_\+\+CDCFGR2\+\_\+\+CDPPRE1\+\_\+\+DIV1
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___source_ga23e324f024960b9c5cd9166fa9172474}{RCC\+\_\+\+APB1\+\_\+\+DIV2}}~RCC\+\_\+\+CDCFGR2\+\_\+\+CDPPRE1\+\_\+\+DIV2
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___source_ga7f4da4cc6c5c280bfb2d9cdc8877d4fd}{RCC\+\_\+\+APB1\+\_\+\+DIV4}}~RCC\+\_\+\+CDCFGR2\+\_\+\+CDPPRE1\+\_\+\+DIV4
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___source_ga86446f2c9d06055272023687194b63df}{RCC\+\_\+\+APB1\+\_\+\+DIV8}}~RCC\+\_\+\+CDCFGR2\+\_\+\+CDPPRE1\+\_\+\+DIV8
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___source_gac231da25e9caba6ace645f79ce5aa67b}{RCC\+\_\+\+APB1\+\_\+\+DIV16}}~RCC\+\_\+\+CDCFGR2\+\_\+\+CDPPRE1\+\_\+\+DIV16
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___clock___source_ga0b005b3ca1f2b3e134858a712975f32d}{RCC\+\_\+\+APB2\+\_\+\+DIV1}}~RCC\+\_\+\+CDCFGR2\+\_\+\+CDPPRE2\+\_\+\+DIV1
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___clock___source_ga1a64835996426fdf7ed3541eea1587a4}{RCC\+\_\+\+APB2\+\_\+\+DIV2}}~RCC\+\_\+\+CDCFGR2\+\_\+\+CDPPRE2\+\_\+\+DIV2
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___clock___source_gad4815953b241f7ec86b2327ab3e29980}{RCC\+\_\+\+APB2\+\_\+\+DIV4}}~RCC\+\_\+\+CDCFGR2\+\_\+\+CDPPRE2\+\_\+\+DIV4
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___clock___source_ga54099ca838dbe4b0725347d1ac771e5d}{RCC\+\_\+\+APB2\+\_\+\+DIV8}}~RCC\+\_\+\+CDCFGR2\+\_\+\+CDPPRE2\+\_\+\+DIV8
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___clock___source_ga06e4bc08d2d32187acb3c4c7c6329993}{RCC\+\_\+\+APB2\+\_\+\+DIV16}}~RCC\+\_\+\+CDCFGR2\+\_\+\+CDPPRE2\+\_\+\+DIV16
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b4___clock___source_ga23fb6a2549953039b302f6940b41bbe5}{RCC\+\_\+\+APB4\+\_\+\+DIV1}}~RCC\+\_\+\+SRDCFGR\+\_\+\+SRDPPRE\+\_\+\+DIV1
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b4___clock___source_ga61a50c864e20d047dcb23a48a9e2b4fb}{RCC\+\_\+\+APB4\+\_\+\+DIV2}}~RCC\+\_\+\+SRDCFGR\+\_\+\+SRDPPRE\+\_\+\+DIV2
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b4___clock___source_ga626446a64e45aead026ad4961dc6a455}{RCC\+\_\+\+APB4\+\_\+\+DIV4}}~RCC\+\_\+\+SRDCFGR\+\_\+\+SRDPPRE\+\_\+\+DIV4
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b4___clock___source_ga545b3bd707ecbdf7819c110b1ce20ad4}{RCC\+\_\+\+APB4\+\_\+\+DIV8}}~RCC\+\_\+\+SRDCFGR\+\_\+\+SRDPPRE\+\_\+\+DIV8
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b4___clock___source_gaf994b23f77b2faa95e741f97b200d660}{RCC\+\_\+\+APB4\+\_\+\+DIV16}}~RCC\+\_\+\+SRDCFGR\+\_\+\+SRDPPRE\+\_\+\+DIV16
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gacce0b2f54d103340d8c3a218e86e295d}{RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+NO\+\_\+\+CLK}}~(0x00000000U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga5dca8d63f250a20bd6bc005670d0c150}{RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+LSE}}~(0x00000100U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gab47a1afb8b5eef9f20f4772961d0a5f4}{RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+LSI}}~(0x00000200U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gac1ee63256acb5637e994abf629edaf3b}{RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV2}}~(0x00002300U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga242119dd2fc5e6ec6d7c2aa239dbcb9f}{RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV3}}~(0x00003300U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga0f45ba0fe6a8f125137d3cee8b49f7cc}{RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV4}}~(0x00004300U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga229473454f04d994e1ed1751d6b19e48}{RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV5}}~(0x00005300U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gae541538e57fdf779b8f16202416c799a}{RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV6}}~(0x00006300U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga352febcf0ae6b14407f0e6aae66ffe11}{RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV7}}~(0x00007300U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gaf4f0209bbf068b427617f380e8e42490}{RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV8}}~(0x00008300U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gafabded7bf1f0108152a9c2301fdbe251}{RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV9}}~(0x00009300U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gab53e5fbbd7510563393fde77cfdde411}{RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV10}}~(0x0000\+A300U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gae0ca4ffa1a26f99e377c56183ea68ec1}{RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV11}}~(0x0000\+B300U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga06837111cb6294d55f681347514a233d}{RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV12}}~(0x0000\+C300U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga2c447a815f2e116f88b604eeaa7aab0b}{RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV13}}~(0x0000\+D300U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga5dceac607cd03d87002cdb78b3234941}{RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV14}}~(0x0000\+E300U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga9594f8553a259c18fb354e903c01b041}{RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV15}}~(0x0000\+F300U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga48e1ffd844b9e9192c5d7dbeed20765f}{RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV16}}~(0x00010300U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga62707003a86f4c4747ae89af2e561e0c}{RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV17}}~(0x00011300U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga264428cbc7bc54bfcd794a4027ac1f5e}{RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV18}}~(0x00012300U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gaf2d8f6e3e5887bb5c853944fd35b677a}{RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV19}}~(0x00013300U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gab72789d4d0c5de2a7e771d538567b92e}{RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV20}}~(0x00014300U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga70a0ee7e610273af753eca611e959dfc}{RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV21}}~(0x00015300U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga02eac6a5a2eec79514d1637c747d69aa}{RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV22}}~(0x00016300U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gac707188b45213d39ad11e2440f77e235}{RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV23}}~(0x00017300U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gabc9c05156ca310200f3716af4209594a}{RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV24}}~(0x00018300U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gaef79b940c2bcfee57380e23c4e893767}{RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV25}}~(0x00019300U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gaa3d9b9568edda64d88361e76a3a50ed0}{RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV26}}~(0x0001\+A300U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga65afd29f069e2e9b607212876d7860e5}{RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV27}}~(0x0001\+B300U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga28e7a9291c903b820991c3a3e80c9ae1}{RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV28}}~(0x0001\+C300U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gac22536498ea83e12ecd83f04d5e98858}{RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV29}}~(0x0001\+D300U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga5849760bab0f4057bd254cd022dc1a7a}{RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV30}}~(0x0001\+E300U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga074ac97804136221e39f50eb4cf13e3a}{RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV31}}~(0x0001\+F300U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga070b819c6eca00d4b89cbf35216c3a92}{RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV32}}~(0x00020300U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gae2972c2f91027507d99fbd6a344b005e}{RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV33}}~(0x00021300U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gac35048f70c382627293498c40ab82e3d}{RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV34}}~(0x00022300U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gad2d2c7518e3cdacd5e92da390631ab48}{RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV35}}~(0x00023300U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga09331429c4840256dc93e90c5f941fc7}{RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV36}}~(0x00024300U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga2c020e70b3c4c7db00bbea37399e5974}{RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV37}}~(0x00025300U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga4cbcd346be73199c6cb29bf3b750e50e}{RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV38}}~(0x00026300U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gae4077481b99530c318e04831ce9f0e98}{RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV39}}~(0x00027300U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga799d57b61bb38555389f8defa8ef581d}{RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV40}}~(0x00028300U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga52fe9f109ae0a5d1c49f3bf547eec4ef}{RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV41}}~(0x00029300U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga54e29b4d3c121f8ec1f731dfb3265986}{RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV42}}~(0x0002\+A300U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga9b97dcdd79aac9d07ab29e8c70d819be}{RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV43}}~(0x0002\+B300U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga7bf615f27179e549fab1ea7ef040b19f}{RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV44}}~(0x0002\+C300U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gac457ead27cd77dd61a557e56f9565135}{RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV45}}~(0x0002\+D300U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gab846b03138fae8d30e6a483c55136195}{RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV46}}~(0x0002\+E300U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga7bfb0bbcbdebdafe653fc2ae52a46337}{RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV47}}~(0x0002\+F300U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gad806ee9ad0237653b7f343522a3744ad}{RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV48}}~(0x00030300U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gade194a2d91681af443ef4f1535243ce6}{RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV49}}~(0x00031300U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gac116c7d801734a0702e74b5777e88424}{RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV50}}~(0x00032300U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga143cfbb0058d776a049f3b9ee9cb4b45}{RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV51}}~(0x00033300U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gabfde93e2c1ae82dc73b294c43a7bea12}{RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV52}}~(0x00034300U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gab1512d84a6b81f5daa5ec439cb35387d}{RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV53}}~(0x00035300U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gaffb565a8b378ee792b97f8bfd6b8bece}{RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV54}}~(0x00036300U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gab0bef5538c38f20228364c20d77e1383}{RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV55}}~(0x00037300U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gae042839a5ef20d5860673704ba77b2cd}{RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV56}}~(0x00038300U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga82ab34e4d85f5fce673bb85792675f36}{RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV57}}~(0x00039300U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga20b8ca4bfbc7943f0eafc2f30ce363d3}{RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV58}}~(0x0003\+A300U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga94080f384b4a5ef5796353e18331f8b1}{RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV59}}~(0x0003\+B300U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gab3aa7f6b6570124ce9990af2efe8c6d6}{RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV60}}~(0x0003\+C300U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gab7c736ac722fc0bf0ceeab4bb6a7cdb9}{RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV61}}~(0x0003\+D300U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga3c6999679bea1606eda5245942f66b21}{RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV62}}~(0x0003\+E300U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gac8236116bc1c33a5d73acaaed17d75f7}{RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV63}}~(0x0003\+F300U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_o___index_ga152dd1ae9455e528526c4e23a817937b}{RCC\+\_\+\+MCO1}}~(0x00000000U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_o___index_ga248f59fc2868f83bea4f2d182edcdf4c}{RCC\+\_\+\+MCO2}}~(0x00000001U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_o1___clock___source_gad99c388c455852143220397db3730635}{RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+HSI}}~(0x00000000U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_o1___clock___source_gaa01b6cb196df3a4ad690f8bcaa4d0621}{RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+LSE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe73b3ad484eeecfa1556021677ecf4a}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_o1___clock___source_ga5582d2ab152eb440a6cc3ae4833b043f}{RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+HSE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c7e8d1da534f052ce835f06227a9b7a}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_o1___clock___source_gab693e677f8367a3b50763ef9eade025a}{RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+PLL1\+QCLK}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe73b3ad484eeecfa1556021677ecf4a}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+\_\+0}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c7e8d1da534f052ce835f06227a9b7a}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+\_\+1}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_o1___clock___source_ga488078873284a8d9cbb85bd867b83b75}{RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+HSI48}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad45738e19d9cacd194685869bd6e6945}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+\_\+2}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_o2___clock___source_ga54de4030872bb1307c7d7c8a3bd33131}{RCC\+\_\+\+MCO2\+SOURCE\+\_\+\+SYSCLK}}~(0x00000000U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_o2___clock___source_gafe89b9f68a2bf23953bd85302405faef}{RCC\+\_\+\+MCO2\+SOURCE\+\_\+\+PLL2\+PCLK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga203156a3f57e2c4498999c7901e0defd}{RCC\+\_\+\+CFGR\+\_\+\+MCO2\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_o2___clock___source_gade7c384e5e76c52d76b589297a8a6934}{RCC\+\_\+\+MCO2\+SOURCE\+\_\+\+HSE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fdba9682ff474255248f84e6851932a}{RCC\+\_\+\+CFGR\+\_\+\+MCO2\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_o2___clock___source_ga706e33338111d8ef82b00a54eba0215c}{RCC\+\_\+\+MCO2\+SOURCE\+\_\+\+PLLCLK}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga203156a3f57e2c4498999c7901e0defd}{RCC\+\_\+\+CFGR\+\_\+\+MCO2\+\_\+0}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fdba9682ff474255248f84e6851932a}{RCC\+\_\+\+CFGR\+\_\+\+MCO2\+\_\+1}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_o2___clock___source_ga20bb167ab946ae911722e1e7110c5bf7}{RCC\+\_\+\+MCO2\+SOURCE\+\_\+\+CSICLK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae66a07cf6846bbbf597aa8bf877b682a}{RCC\+\_\+\+CFGR\+\_\+\+MCO2\+\_\+2}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_o2___clock___source_gaff568705fce7a513d96635223fbe1f06}{RCC\+\_\+\+MCO2\+SOURCE\+\_\+\+LSICLK}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga203156a3f57e2c4498999c7901e0defd}{RCC\+\_\+\+CFGR\+\_\+\+MCO2\+\_\+0}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae66a07cf6846bbbf597aa8bf877b682a}{RCC\+\_\+\+CFGR\+\_\+\+MCO2\+\_\+2}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_ox___clock___prescaler_ga438d8c3bead4e1ec5dd5757cb0313d53}{RCC\+\_\+\+MCODIV\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8007a9d6ee3fd88912aaf290746ae0e}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_ox___clock___prescaler_ga6198330847077f4da351915518140bfc}{RCC\+\_\+\+MCODIV\+\_\+2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf7c1280f61d56b4897f9c876987e092}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_ox___clock___prescaler_gab9dac03733c3c5bd8877ef43bff3d5f4}{RCC\+\_\+\+MCODIV\+\_\+3}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8007a9d6ee3fd88912aaf290746ae0e}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+0}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf7c1280f61d56b4897f9c876987e092}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+1}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_ox___clock___prescaler_ga1bdc2eb56aaeb53dc3ca5cd72f22d4c8}{RCC\+\_\+\+MCODIV\+\_\+4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11e1d10d1b55e0d88d24212ea2c8ba6e}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+2}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_ox___clock___prescaler_ga67292dd05ceb8189ec439d4ac4d58b88}{RCC\+\_\+\+MCODIV\+\_\+5}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8007a9d6ee3fd88912aaf290746ae0e}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+0}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11e1d10d1b55e0d88d24212ea2c8ba6e}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+2}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_ox___clock___prescaler_ga0229b0d7e7444342b5966d4096d61b1b}{RCC\+\_\+\+MCODIV\+\_\+6}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf7c1280f61d56b4897f9c876987e092}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11e1d10d1b55e0d88d24212ea2c8ba6e}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+2}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_ox___clock___prescaler_gad32c07babb81067c9243e81cc02d6f5d}{RCC\+\_\+\+MCODIV\+\_\+7}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8007a9d6ee3fd88912aaf290746ae0e}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+0}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf7c1280f61d56b4897f9c876987e092}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11e1d10d1b55e0d88d24212ea2c8ba6e}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+2}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_ox___clock___prescaler_gadb84d9a10db2c49376be8fada619fe08}{RCC\+\_\+\+MCODIV\+\_\+8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8ebcaff127fd7a89e83e450cca28e4d}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+3}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_ox___clock___prescaler_ga0e12a28a4762fd6d7826a8349b44f0f6}{RCC\+\_\+\+MCODIV\+\_\+9}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8007a9d6ee3fd88912aaf290746ae0e}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+0}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8ebcaff127fd7a89e83e450cca28e4d}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+3}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_ox___clock___prescaler_ga160aca969815d45c15c0aaa3e84f7a53}{RCC\+\_\+\+MCODIV\+\_\+10}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf7c1280f61d56b4897f9c876987e092}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8ebcaff127fd7a89e83e450cca28e4d}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+3}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_ox___clock___prescaler_ga18c9fea34a100746a2ad7fc117bc2036}{RCC\+\_\+\+MCODIV\+\_\+11}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8007a9d6ee3fd88912aaf290746ae0e}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+0}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf7c1280f61d56b4897f9c876987e092}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8ebcaff127fd7a89e83e450cca28e4d}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+3}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_ox___clock___prescaler_ga0e15b47a23cc0f7b31a737736d64bb3f}{RCC\+\_\+\+MCODIV\+\_\+12}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11e1d10d1b55e0d88d24212ea2c8ba6e}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8ebcaff127fd7a89e83e450cca28e4d}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+3}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_ox___clock___prescaler_ga7b99a9858094aa608be6bfefed3b701e}{RCC\+\_\+\+MCODIV\+\_\+13}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8007a9d6ee3fd88912aaf290746ae0e}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+0}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11e1d10d1b55e0d88d24212ea2c8ba6e}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8ebcaff127fd7a89e83e450cca28e4d}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+3}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_ox___clock___prescaler_ga539f249e2ac961eb38327b74fceea5d7}{RCC\+\_\+\+MCODIV\+\_\+14}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf7c1280f61d56b4897f9c876987e092}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11e1d10d1b55e0d88d24212ea2c8ba6e}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8ebcaff127fd7a89e83e450cca28e4d}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+3}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_ox___clock___prescaler_gaecc7121d3dffe60e59e490c809dd8ad0}{RCC\+\_\+\+MCODIV\+\_\+15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23171ca70972a106109a6e0804385ec5}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___interrupt_ga2b4ef277c1b71f96e0bef4b9a72fca94}{RCC\+\_\+\+IT\+\_\+\+LSIRDY}}~(0x00000001U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___interrupt_gad6b6e78a426850f595ef180d292a673d}{RCC\+\_\+\+IT\+\_\+\+LSERDY}}~(0x00000002U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___interrupt_ga69637e51b71f73f519c8c0a0613d042f}{RCC\+\_\+\+IT\+\_\+\+HSIRDY}}~(0x00000004U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___interrupt_gad13eaede352bca59611e6cae68665866}{RCC\+\_\+\+IT\+\_\+\+HSERDY}}~(0x00000008U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___interrupt_ga1a31ce6cd8793070662eabe95acc228d}{RCC\+\_\+\+IT\+\_\+\+CSIRDY}}~(0x00000010U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___interrupt_ga0eae219a764c5e267868abbf79a75486}{RCC\+\_\+\+IT\+\_\+\+HSI48\+RDY}}~(0x00000020U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___interrupt_ga68d48e7811fb58f2649dce6cf0d823d9}{RCC\+\_\+\+IT\+\_\+\+PLLRDY}}~(0x00000040U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___interrupt_gaefaac7cea56a4e13482cafd21e16ad47}{RCC\+\_\+\+IT\+\_\+\+PLL2\+RDY}}~(0x00000080U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___interrupt_gaf8e792651a23346c994fec2a71684fc7}{RCC\+\_\+\+IT\+\_\+\+PLL3\+RDY}}~(0x00000100U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___interrupt_gaf3f259914cb56820b1649c9d4413736c}{RCC\+\_\+\+IT\+\_\+\+LSECSS}}~(0x00000200U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___interrupt_ga9bb34a4912d2084dc1c0834eb53aa7a3}{RCC\+\_\+\+IT\+\_\+\+CSS}}~(0x00000400U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___flag_ga827d986723e7ce652fa733bb8184d216}{RCC\+\_\+\+FLAG\+\_\+\+HSIRDY}}~((uint8\+\_\+t)0x22)
\item 
\#define \mbox{\hyperlink{group___r_c_c___flag_ga6e292483906a4b87c6edefa8c53366ea}{RCC\+\_\+\+FLAG\+\_\+\+HSIDIV}}~((uint8\+\_\+t)0x25)
\item 
\#define \mbox{\hyperlink{group___r_c_c___flag_ga6b84dcd98a71967f9b7db70bd1d4fbf5}{RCC\+\_\+\+FLAG\+\_\+\+CSIRDY}}~((uint8\+\_\+t)0x28)
\item 
\#define \mbox{\hyperlink{group___r_c_c___flag_gaac8daab93988feb4b8b4d9dfe4f72f40}{RCC\+\_\+\+FLAG\+\_\+\+HSI48\+RDY}}~((uint8\+\_\+t)0x2D)
\item 
\#define \mbox{\hyperlink{group___r_c_c___flag_ga7c4a8740b71d839fcacff17cca1aee82}{RCC\+\_\+\+FLAG\+\_\+\+CPUCKRDY}}~((uint8\+\_\+t)0x2E)
\item 
\#define \mbox{\hyperlink{group___r_c_c___flag_gae84f44f90d985942e84a8ed8041dacdd}{RCC\+\_\+\+FLAG\+\_\+\+D1\+CKRDY}}~\mbox{\hyperlink{group___r_c_c___flag_ga7c4a8740b71d839fcacff17cca1aee82}{RCC\+\_\+\+FLAG\+\_\+\+CPUCKRDY}}   /$\ast$ alias $\ast$/
\item 
\#define \mbox{\hyperlink{group___r_c_c___flag_gae2a283ac6f5fd64c3e9ccd86c9308fb1}{RCC\+\_\+\+FLAG\+\_\+\+CDCKRDY}}~((uint8\+\_\+t)0x2F)
\item 
\#define \mbox{\hyperlink{group___r_c_c___flag_ga9415a5d9dfeeef41cdf82e2a8c846379}{RCC\+\_\+\+FLAG\+\_\+\+D2\+CKRDY}}~\mbox{\hyperlink{group___r_c_c___flag_gae2a283ac6f5fd64c3e9ccd86c9308fb1}{RCC\+\_\+\+FLAG\+\_\+\+CDCKRDY}}    /$\ast$ alias $\ast$/
\item 
\#define \mbox{\hyperlink{group___r_c_c___flag_ga173edf47bec93cf269a0e8d0fec9997c}{RCC\+\_\+\+FLAG\+\_\+\+HSERDY}}~((uint8\+\_\+t)0x31)
\item 
\#define \mbox{\hyperlink{group___r_c_c___flag_gaf82d8afb18d9df75db1d6c08b9c50046}{RCC\+\_\+\+FLAG\+\_\+\+PLLRDY}}~((uint8\+\_\+t)0x39)
\item 
\#define \mbox{\hyperlink{group___r_c_c___flag_ga1a766526379aac32d5c74d4a0f1d4dbd}{RCC\+\_\+\+FLAG\+\_\+\+PLL2\+RDY}}~((uint8\+\_\+t)0x3B)
\item 
\#define \mbox{\hyperlink{group___r_c_c___flag_ga006798ddfe13f33bc0192f169eaf1bd3}{RCC\+\_\+\+FLAG\+\_\+\+PLL3\+RDY}}~((uint8\+\_\+t)0x3D)
\item 
\#define \mbox{\hyperlink{group___r_c_c___flag_gac9fb963db446c16e46a18908f7fe1927}{RCC\+\_\+\+FLAG\+\_\+\+LSERDY}}~((uint8\+\_\+t)0x41)
\item 
\#define \mbox{\hyperlink{group___r_c_c___flag_ga8c5e4992314d347597621bfe7ab10d72}{RCC\+\_\+\+FLAG\+\_\+\+LSIRDY}}~((uint8\+\_\+t)0x61)
\item 
\#define \mbox{\hyperlink{group___r_c_c___flag_gaa338b1deb78861a240ff8d4350e9f246}{RCC\+\_\+\+FLAG\+\_\+\+CDRST}}~((uint8\+\_\+t)0x93)
\item 
\#define \mbox{\hyperlink{group___r_c_c___flag_ga23d5211abcdf0e397442ca534ca04bb4}{RCC\+\_\+\+FLAG\+\_\+\+BORRST}}~((uint8\+\_\+t)0x95)
\item 
\#define \mbox{\hyperlink{group___r_c_c___flag_gabfc3ab5d4a8a94ec1c9f38794ce37ad6}{RCC\+\_\+\+FLAG\+\_\+\+PINRST}}~((uint8\+\_\+t)0x96)
\item 
\#define \mbox{\hyperlink{group___r_c_c___flag_ga39ad309070f416720207eece5da7dc2c}{RCC\+\_\+\+FLAG\+\_\+\+PORRST}}~((uint8\+\_\+t)0x97)
\item 
\#define \mbox{\hyperlink{group___r_c_c___flag_gaf7852615e9b19f0b2dbc8d08c7594b52}{RCC\+\_\+\+FLAG\+\_\+\+SFTRST}}~((uint8\+\_\+t)0x98)
\item 
\#define \mbox{\hyperlink{group___r_c_c___flag_ga692a6725560c48315085ee50a4b7c275}{RCC\+\_\+\+FLAG\+\_\+\+IWDG1\+RST}}~((uint8\+\_\+t)0x9A)
\item 
\#define \mbox{\hyperlink{group___r_c_c___flag_ga548e45e1679fdc57532fffd11bbcf87d}{RCC\+\_\+\+FLAG\+\_\+\+WWDG1\+RST}}~((uint8\+\_\+t)0x9C)
\item 
\#define \mbox{\hyperlink{group___r_c_c___flag_gac7ebb11cac5c9f0b2a43c7d0e2eebfec}{RCC\+\_\+\+FLAG\+\_\+\+LPWR1\+RST}}~((uint8\+\_\+t)0x9E)
\item 
\#define \mbox{\hyperlink{group___r_c_c___flag_ga6b17c4ec3d7f9a8d5db51133cbcc8502}{RCC\+\_\+\+FLAG\+\_\+\+LPWR2\+RST}}~((uint8\+\_\+t)0x9F)
\item 
\#define \mbox{\hyperlink{group___r_c_c___l_s_e_drive___config_gab5fa5b50304710db2d7f6d583a225da3}{RCC\+\_\+\+LSEDRIVE\+\_\+\+LOW}}~(0x00000000U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___l_s_e_drive___config_ga1151beb7f9869e91fe7617936ad0efff}{RCC\+\_\+\+LSEDRIVE\+\_\+\+MEDIUMLOW}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bf168a5913ecf4eb6eb5f87a825aa58}{RCC\+\_\+\+BDCR\+\_\+\+LSEDRV\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___l_s_e_drive___config_ga295eed1e1368d526fa0f6356ceecbc48}{RCC\+\_\+\+LSEDRIVE\+\_\+\+MEDIUMHIGH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9a3c17caf7eb216d874b7cf1d90358e}{RCC\+\_\+\+BDCR\+\_\+\+LSEDRV\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___l_s_e_drive___config_ga90b0854f3813d7ab2781519bfa58fd95}{RCC\+\_\+\+LSEDRIVE\+\_\+\+HIGH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9e761cf5e09906a38e9c7e8e750514c}{RCC\+\_\+\+BDCR\+\_\+\+LSEDRV}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___stop___wake_up_clock_ga7230033023839d06ad8cad89ea60a6c9}{RCC\+\_\+\+STOP\+\_\+\+WAKEUPCLOCK\+\_\+\+HSI}}~(0x00000000U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___stop___wake_up_clock_ga54baa4a0d92868148772c6d54d9bc19f}{RCC\+\_\+\+STOP\+\_\+\+WAKEUPCLOCK\+\_\+\+CSI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga623e4f1eb613f4793d3d500c1cfd746a}{RCC\+\_\+\+CFGR\+\_\+\+STOPWUCK}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___stop___kernel_wake_up_clock_gaf791b991a6823814fa88756f4e2a4753}{RCC\+\_\+\+STOP\+\_\+\+KERWAKEUPCLOCK\+\_\+\+HSI}}~(0x00000000U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___stop___kernel_wake_up_clock_gae878b49770abde7e491f3c9605a5fddb}{RCC\+\_\+\+STOP\+\_\+\+KERWAKEUPCLOCK\+\_\+\+CSI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfc89cbee6dc0e89e1c453fbfea80bd2}{RCC\+\_\+\+CFGR\+\_\+\+STOPKERWUCK}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga6c173343c4052340b4bb7789b598017e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+MDMA\+\_\+\+CLK\+\_\+\+ENABLE}}()
\begin{DoxyCompactList}\small\item\em Enable or disable the AHB3 peripheral clock. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga91061f59b5314335cc2ec6f5e0f1ffcb}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+D\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga4f95da0bcb204e40ca556b27290a7541}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FMC\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga6608439910ba24a3f1ca91223fef67f2}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC1\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga9027234bedbcf8c33247f2025583cfd9}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+MDMA\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB3\+ENR \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeef2082fafe8535769128a846c9ee8b9}{RCC\+\_\+\+AHB3\+ENR\+\_\+\+MDMAEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga8b7119cdac6401e2a886aaf068e939dd}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+D\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB3\+ENR \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ee8f2f24c4db2a097c0e378fdfa3c97}{RCC\+\_\+\+AHB3\+ENR\+\_\+\+DMA2\+DEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga96dffcf5a982b89e776d0011e2904c28}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FMC\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB3\+ENR \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1fdd9380ad0ec9a3625ccd2383371da}{RCC\+\_\+\+AHB3\+ENR\+\_\+\+FMCEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gab94e29d67ee313b4fbdbb491114a412e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC1\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB3\+ENR \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9823e2ac722aae6ae30175a02175c090}{RCC\+\_\+\+AHB3\+ENR\+\_\+\+SDMMC1\+EN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga759feae123cb720c81a2c51faa5d6f4d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+MDMA\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB3\+ENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeef2082fafe8535769128a846c9ee8b9}{RCC\+\_\+\+AHB3\+ENR\+\_\+\+MDMAEN}})   != 0U)
\begin{DoxyCompactList}\small\item\em Get the enable or disable status of the AHB3 peripheral clock. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gab468d918278795540903de51f967d3e8}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+D\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB3\+ENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ee8f2f24c4db2a097c0e378fdfa3c97}{RCC\+\_\+\+AHB3\+ENR\+\_\+\+DMA2\+DEN}})  != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga93863872b8bedab2b9714ad82f672f3d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FMC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB3\+ENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1fdd9380ad0ec9a3625ccd2383371da}{RCC\+\_\+\+AHB3\+ENR\+\_\+\+FMCEN}})    != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga146964bf211aad404f4fd87b1a1efd60}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB3\+ENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9823e2ac722aae6ae30175a02175c090}{RCC\+\_\+\+AHB3\+ENR\+\_\+\+SDMMC1\+EN}}) != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga391d9d9e405207a852309d6ecb1ea774}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+MDMA\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB3\+ENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeef2082fafe8535769128a846c9ee8b9}{RCC\+\_\+\+AHB3\+ENR\+\_\+\+MDMAEN}})   == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga3b81e03e55121671bd852bca6a5a4417}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+D\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB3\+ENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ee8f2f24c4db2a097c0e378fdfa3c97}{RCC\+\_\+\+AHB3\+ENR\+\_\+\+DMA2\+DEN}})  == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaa10a685a46de1822cc3004073ff47f65}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FMC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB3\+ENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1fdd9380ad0ec9a3625ccd2383371da}{RCC\+\_\+\+AHB3\+ENR\+\_\+\+FMCEN}})    == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga4f1420c6464c2c914b150c52ce7e551d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB3\+ENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9823e2ac722aae6ae30175a02175c090}{RCC\+\_\+\+AHB3\+ENR\+\_\+\+SDMMC1\+EN}}) == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga49fc2c82ba0753e462ea8eb91c634a98}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+CLK\+\_\+\+ENABLE}}()
\begin{DoxyCompactList}\small\item\em Enable or disable the AHB1 peripheral clock. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga1b5c4bd52d8e7c70e105dd415a191afd}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gab9359545aecbdd372d75527e563004ad}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC12\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gabdff3922cc5288bd1bad71b42af2ae94}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB1\+\_\+\+OTG\+\_\+\+HS\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gad2e166f2522304cb62124bd062b21b0d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB1\+\_\+\+OTG\+\_\+\+HS\+\_\+\+ULPI\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga569dc8b9e178a8afab2664fdf87f46c5}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae07b00778a51a4e52b911aeccb897aba}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA1\+EN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaa97383d7ee14e9a638eb8c9ba35658f0}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga664a5d572a39a0c084e4ee7c1cf7df0d}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA2\+EN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaea3e1b42c6d846c3916a2bc5d37e243f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC12\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga089b933798f23dd4817b08763a912c99}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+ADC12\+EN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga3d30ef2d25e82ee9edf3a7f68f0db7b7}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB1\+\_\+\+OTG\+\_\+\+HS\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29062ad95cb3179682c184effa0fcfb9}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+USB1\+OTGHSEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga50773ad82a48a72fdd36c1f2bc3137cc}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB1\+\_\+\+OTG\+\_\+\+HS\+\_\+\+ULPI\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cd7071d7ff7578e460c40f89605ed3c}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+USB1\+OTGHSULPIEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaab05e603c9cadd72e4b6397837b46cef}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae07b00778a51a4e52b911aeccb897aba}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA1\+EN}})          != 0U)
\begin{DoxyCompactList}\small\item\em Get the enable or disable status of the AHB1 peripheral clock. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gad0ccdaf669ea327e80c455db4dc36177}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga664a5d572a39a0c084e4ee7c1cf7df0d}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA2\+EN}})          != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga891c5f28951eb33a3b14885d48fc25fc}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC12\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga089b933798f23dd4817b08763a912c99}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+ADC12\+EN}})         != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga32eb3f4ab75d2d7d93c3ffa6a006b16e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB1\+\_\+\+OTG\+\_\+\+HS\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29062ad95cb3179682c184effa0fcfb9}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+USB1\+OTGHSEN}})     != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gad790723221a946246f29e28615d51129}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB1\+\_\+\+OTG\+\_\+\+HS\+\_\+\+ULPI\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cd7071d7ff7578e460c40f89605ed3c}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+USB1\+OTGHSULPIEN}}) != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gae89d94d6252c79e450623f69eb939ed6}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae07b00778a51a4e52b911aeccb897aba}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA1\+EN}})          == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga725d2a38d8519867922438d48a5885cf}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga664a5d572a39a0c084e4ee7c1cf7df0d}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA2\+EN}})          == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga1f26d3fd5c29028c02c448e914049a20}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC12\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga089b933798f23dd4817b08763a912c99}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+ADC12\+EN}})         == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaefc5cc5261b4d21bee09f1aeeb73af83}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB1\+\_\+\+OTG\+\_\+\+HS\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29062ad95cb3179682c184effa0fcfb9}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+USB1\+OTGHSEN}})     == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga748915f493aebd62dedfb1eaa3224732}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB1\+\_\+\+OTG\+\_\+\+HS\+\_\+\+ULPI\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+ENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cd7071d7ff7578e460c40f89605ed3c}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+USB1\+OTGHSULPIEN}}) == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga16fbc8a6891716f91d96e23fd17c01e2}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DCMI\+\_\+\+CLK\+\_\+\+ENABLE}}()
\begin{DoxyCompactList}\small\item\em Enable or disable the AHB2 peripheral clock. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga01b37cc75f9a14a55b9e89e8ccfac8af}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gab3fe87c8fac4bdbfbf5b441cd3e4f363}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC2\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga5d1408c8cb75e7e9c323312789c20c36}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHBSRAM1\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gafadfbac9c200b0ebd5f13284a9ec977d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHBSRAM2\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gab32b44a18d532de3c3e56187787cfbc8}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DCMI\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB2\+ENR \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe6b7edde44307072327fcae3c15c8d0}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+DCMIEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga8f885339c99130e538e4d7474933d470}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB2\+ENR \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadea5123ece7df53e695697e3a7d11a6b}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+RNGEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaa22387070e0730e79f159197258418d2}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC2\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB2\+ENR \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e7b389974923a5dc28027229fef5013}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+SDMMC2\+EN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga061b46c5af3c4421aff467728bd8c591}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHBSRAM1\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB2\+ENR \&= $\sim$ (RCC\+\_\+\+AHB2\+ENR\+\_\+\+AHBSRAM1\+EN))
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga88a09a68000f2fa176584608f3e5a458}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHBSRAM2\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB2\+ENR \&= $\sim$ (RCC\+\_\+\+AHB2\+ENR\+\_\+\+AHBSRAM2\+EN))
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga4db4d98f8081cf6642175d0527453331}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DCMI\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB2\+ENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe6b7edde44307072327fcae3c15c8d0}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+DCMIEN}})    != 0U)
\begin{DoxyCompactList}\small\item\em Get the enable or disable status of the AHB2 peripheral clock. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gabb083459b7bbd56c9b89db59bb75fdc2}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB2\+ENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadea5123ece7df53e695697e3a7d11a6b}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+RNGEN}})     != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga33be86cb93cc96506040300d4758554e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB2\+ENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e7b389974923a5dc28027229fef5013}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+SDMMC2\+EN}})  != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga4c50a7953684fba69f1019f5e1e0ac52}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHBSRAM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB2\+ENR \& RCC\+\_\+\+AHB2\+ENR\+\_\+\+AHBSRAM1\+EN) != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaef2510aa5e44c9e58e52ce8a204160bd}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHBSRAM2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB2\+ENR \& RCC\+\_\+\+AHB2\+ENR\+\_\+\+AHBSRAM2\+EN) != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaade9a685b77400ec6d61b77ef4da8b90}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DCMI\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB2\+ENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe6b7edde44307072327fcae3c15c8d0}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+DCMIEN}})    == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga9b17b31dc3e560ead96b7d8a74c8c679}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB2\+ENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadea5123ece7df53e695697e3a7d11a6b}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+RNGEN}})     == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga81f9c071cb13a6ebd8f73d68e5f69769}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB2\+ENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e7b389974923a5dc28027229fef5013}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+SDMMC2\+EN}})  == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga1452ec3e02b74349a6b37a3b5eede8ed}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHBSRAM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB2\+ENR \& RCC\+\_\+\+AHB2\+ENR\+\_\+\+AHBSRAM1\+EN) == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga385ab0d5536a609f2ae858367f772175}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHBSRAM2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB2\+ENR \& RCC\+\_\+\+AHB2\+ENR\+\_\+\+AHBSRAM2\+EN) == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga1fde58d775fd2458002df817a68f486e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+ENABLE}}()
\begin{DoxyCompactList}\small\item\em Enable or disable the AHB4 peripheral clock. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga5ad43f3f4d8163d40f7d402ef75d27c5}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga5ebfeb136612f370950f52306d29b6fd}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga74340ce0f556e370aafc2b8ecdf2dd31}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga2cba7d47b6aee57d469f1d8972d442f1}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOE\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga84098c3c8735d401024a1fb762e9527f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaf0816a01f8153700ff758c8783e84e9e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOG\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga041e72359b94f19569e774030fc6ebff}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gabe4d1d0276f070b4501a141fd4006d7c}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOJ\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gacef87b3ea226e2ffd67c644da64bd387}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOK\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gae8e5f06bff47402b632f4f76a9113791}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BDMA\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gab3971cefc9881ed9e08a8a856712b19a}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BKPRAM\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga7083e491e6a1e165d064d199304bd2f0}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+ENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac95e63825c23a3a92d8154d37939de3}{RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOAEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga60be1be419b57dafbbb93df67d68a424}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+ENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90126816d64d7e75b4b3b759054e677d}{RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOBEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga0fc90c25d35f9b5b5f66961505de1cd4}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+ENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0993a9d0b6ba2409380364d4f592782}{RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOCEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaeaefe364dafdc0c22353969595421422}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+ENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3a07ef064b29239e90b1f16cd30a238}{RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIODEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gad8982750e98b22493ae0677b3021b01b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOE\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+ENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaafe3e173ee81b88f50e2f3b4e5bebaa}{RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOEEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga84c2248eab0a30bd8f4912233abbf34a}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+ENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37b15268a1dd1905c4bec15bc0392dfc}{RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOFEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga9d4578e9566823639e049fe69cbaba69}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOG\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+ENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c524d16c58e434302a443412458fdd9}{RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOGEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga1eb7dd0a520cef518fb624bf7117b7e1}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+ENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87229bea0fd3c9b26b10820ee5859505}{RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOHEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gab2a5e42f487ef22caa3db4b6d3d7d196}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOJ\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+ENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16db88c4b0f22ae2b69644d3c7464216}{RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOJEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga381deab4cd506e7ead767caa129b1332}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOK\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+ENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73df10de9b55c306034d3b813bf9bf56}{RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOKEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga4f62a00ae551620fefef1d29c7c42ff1}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BDMA\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+ENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9999266e4ab84379d901ed52579457f3}{RCC\+\_\+\+AHB4\+ENR\+\_\+\+BDMAEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga15f220ac58a1b016d0a44766bdeaa6e7}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BKPRAM\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+ENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5710515fb8d1ef9cf204b57d50504c69}{RCC\+\_\+\+AHB4\+ENR\+\_\+\+BKPRAMEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gad1edbd9407c814110f04c1a609a214e4}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+ENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac95e63825c23a3a92d8154d37939de3}{RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOAEN}})  != 0U)
\begin{DoxyCompactList}\small\item\em Get the enable or disable status of the AHB4 peripheral clock. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga2fc8f9dc5f5b64c14c325c45ee301b4f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+ENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90126816d64d7e75b4b3b759054e677d}{RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOBEN}})  != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga528029c120a0154dfd7cfd6159e8debe}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+ENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0993a9d0b6ba2409380364d4f592782}{RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOCEN}})  != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga7a8a0e334d69163b25692f0450dc569a}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+ENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3a07ef064b29239e90b1f16cd30a238}{RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIODEN}})  != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga2c0dd8ae5cf2026dab691c05f55fa384}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOE\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+ENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaafe3e173ee81b88f50e2f3b4e5bebaa}{RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOEEN}})  != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga5c997b15dc4bc3fd8e5b43193e4b1a2d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+ENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37b15268a1dd1905c4bec15bc0392dfc}{RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOFEN}})  != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga3770796716f63a656285dcfedf8c0651}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+ENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c524d16c58e434302a443412458fdd9}{RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOGEN}})  != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga8e182ed43301e2586bc198a729b50436}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+ENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87229bea0fd3c9b26b10820ee5859505}{RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOHEN}})  != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gafeb6b1e331baa9bec58f17682e5488e4}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOJ\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+ENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16db88c4b0f22ae2b69644d3c7464216}{RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOJEN}})  != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga6d1d0104071b2789b3d8984df336aaa6}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOK\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+ENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73df10de9b55c306034d3b813bf9bf56}{RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOKEN}})  != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gad41bf810a1372848f680e55e75a0126f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BDMA\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+ENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9999266e4ab84379d901ed52579457f3}{RCC\+\_\+\+AHB4\+ENR\+\_\+\+BDMAEN}})   != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga7dba8c9591cfed20e720cf4f218a03db}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BKPRAM\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+ENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5710515fb8d1ef9cf204b57d50504c69}{RCC\+\_\+\+AHB4\+ENR\+\_\+\+BKPRAMEN}}) != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga2d73b007700fe1576c7965ce677148bd}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+ENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac95e63825c23a3a92d8154d37939de3}{RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOAEN}})  == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga9b9353035473ac5f144f6e5385c4bebb}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+ENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90126816d64d7e75b4b3b759054e677d}{RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOBEN}})  == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga5e939d98ecca025c028bd1d837b84c81}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+ENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0993a9d0b6ba2409380364d4f592782}{RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOCEN}})  == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga01c2b4166bbcf59a529cd3c5f8b93d76}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+ENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3a07ef064b29239e90b1f16cd30a238}{RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIODEN}})  == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga04deb9fe7c5fad8f1644682c1114613f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOE\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+ENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaafe3e173ee81b88f50e2f3b4e5bebaa}{RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOEEN}})  == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga843a7fcc2441b978cadacbea548dff93}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+ENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37b15268a1dd1905c4bec15bc0392dfc}{RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOFEN}})  == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga56838183bdecd8b53c8b23bfcad5b28f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+ENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c524d16c58e434302a443412458fdd9}{RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOGEN}})  == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga9c405e3a8e5219c98d0262e18bd0eed9}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+ENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87229bea0fd3c9b26b10820ee5859505}{RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOHEN}})  == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga4d0a1867a550ff920abbfbd3b9d85a49}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOJ\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+ENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16db88c4b0f22ae2b69644d3c7464216}{RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOJEN}})  == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gae32f6d9c7c8d2a27e0929c07fc88b4a6}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOK\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+ENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73df10de9b55c306034d3b813bf9bf56}{RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOKEN}})  == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gad39f8cf198a2eab33fae7c44e0ad06d1}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BDMA\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+ENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9999266e4ab84379d901ed52579457f3}{RCC\+\_\+\+AHB4\+ENR\+\_\+\+BDMAEN}})   == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gad2664d304a1a94c33447300f8608f235}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BKPRAM\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+ENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5710515fb8d1ef9cf204b57d50504c69}{RCC\+\_\+\+AHB4\+ENR\+\_\+\+BKPRAMEN}}) == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga178f1c263cb2da5067ae93c4256b2b78}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG1\+\_\+\+CLK\+\_\+\+ENABLE}}()
\begin{DoxyCompactList}\small\item\em Enable or disable the APB3 peripheral clock. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gad136e29f8e13d3114f7fa092e3a79aeb}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG1\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB3\+ENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9362df5a987d547c735e7ece14dec69b}{RCC\+\_\+\+APB3\+ENR\+\_\+\+WWDG1\+EN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga3e791527358dfa556ea20e1c52ec36ed}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB3\+ENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9362df5a987d547c735e7ece14dec69b}{RCC\+\_\+\+APB3\+ENR\+\_\+\+WWDG1\+EN}}) != 0U)
\begin{DoxyCompactList}\small\item\em Get the enable or disable status of the APB3 peripheral clock. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga72a57950dfa0376ec07ae01d6cdaf189}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB3\+ENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9362df5a987d547c735e7ece14dec69b}{RCC\+\_\+\+APB3\+ENR\+\_\+\+WWDG1\+EN}}) == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga2e895257faa38376b9cdfcd756909a43}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM2\+\_\+\+CLK\+\_\+\+ENABLE}}()
\begin{DoxyCompactList}\small\item\em Enable or disable the APB1 peripheral clock. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaf62d32fdde03df10072d856515692c8d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM3\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaf9b08205c361d1779b6c7a3afdb67e7c}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM4\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gab6669f7a9f892e39fb22b349c1afd78d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga669982035ad2dd6cf095fd8b281f9dab}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM6\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga92313068bbe6883497ca424b24f31d44}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM7\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga72597483d0d6da14553329d2da3ad45e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM12\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gade7a5313eb8b50127a40c5c130c7f3e1}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM13\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga28c0bd63fbc7500f9c209ef42c0931b6}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM14\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga7e1e013e28c2c8049e057d5f797ef077}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga12352adbb876f2b827d6ac3a04d94e26}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga16612e19c1a7d4cd3c601bf2be916026}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI3\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga92917b1e3f9bfe30b55ee49fbf5a0f90}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPDIFRX\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaaf50c7d2265d978fab8fbb68a518096d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga34a7bf921d694c001b67dcd531c807a3}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga4a09294d81a526606fb6e2a8bd8f2955}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART4\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga801a26037f0fd4fa1bad78fefe677f89}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART5\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaaeae5b9e93721dd4e34274600996baeb}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga7826848ae938c7f59984d12bc883a6f0}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga1c510498725fb0c1245edaae3d9b1e53}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaf9c86fbf588ae5fecb93cc2228dd2e73}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CEC\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga7b3fd516eb04132930f2ac69b80eef6c}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC12\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaaa03f5b5b0959fbd6989d04516dafa7e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART7\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gac55d407e224e9aae78e7a8f8ae55fcbf}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART8\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaacbeee793dfe93384ba7526eb243f6cc}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga503046793c20e98e03e31acbe4810aee}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SWPMI1\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga6e71c993204f3f8bccda80231e70c025}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OPAMP\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga472f1ec70a704f3ba78d9865b02c5759}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+MDIOS\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga214e3b2bdfcfde732b66cee97b45ae7c}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FDCAN\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gad2def81b1df0e62cd322ab60b31ba59f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM2\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53f954d02f17e1f6f91c455165302e25}{RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM2\+EN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga9fb7035f007ec272b725e51018a36b23}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM3\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ca58e7c5b239ade21964887a3449ed4}{RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM3\+EN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga8888dfd8a1e50f8019f581506ec776d8}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM4\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8885c456ca94b87c3dd800b00a5f64c6}{RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM4\+EN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga44f246a1407fadc350e416e4c3256f6e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga510ae4b7ebb3e7e71c767c5758459262}{RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM5\+EN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga1ee14a6e314a50eee7a1a09482a25abf}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM6\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b02df9ea1ea870313ecd58c2e3b7e43}{RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM6\+EN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga865f11c3f70a9b85ebc5f09baf60eec9}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM7\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80304168b7dd8485cecd8ad7ce1d4aa8}{RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM7\+EN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga40b70e57e0b7741e6f62d1f2a25b0a3e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM12\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0efc4e4c9e844df6175835c6606bb489}{RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM12\+EN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga501dca0467cb5d6119144dbab79243f6}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM13\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8445a5bdc404006a5d59b744e1676a5}{RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM13\+EN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga492911cce1e54350519e7793c897102b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM14\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7686de14c8200d130c9acca795c841fb}{RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM14\+EN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaed03071c92bed23b141d05c8409893aa}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8af0f0d3061c2001986e19ebcc88975}{RCC\+\_\+\+APB1\+LENR\+\_\+\+LPTIM1\+EN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gabb56a85a6424a60da8edc681f3a1c918}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad16d9d2c1354205c74c6b45818301344}{RCC\+\_\+\+APB1\+LENR\+\_\+\+SPI2\+EN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gadc6ab93c1c538a7f2ee24a85a6831274}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI3\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga900bab346ec5e535d1e9d0931befde7c}{RCC\+\_\+\+APB1\+LENR\+\_\+\+SPI3\+EN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga79b0ca8505d46580e6fe779c27fe3806}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPDIFRX\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab01f674c2969a9906c4842420f6438ad}{RCC\+\_\+\+APB1\+LENR\+\_\+\+SPDIFRXEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga1edc6c83fbebf8b4265ef9500aa04b04}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7efe8874d8d19101cc78b9a602e9b1d0}{RCC\+\_\+\+APB1\+LENR\+\_\+\+USART2\+EN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga5b0866dac14f73ddeafa6308ac447bec}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69e6fc204d0707e85e5077825dc38c52}{RCC\+\_\+\+APB1\+LENR\+\_\+\+USART3\+EN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga0c7d9a072dd5ad3f28220667001bfc08}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART4\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3eb770ff0a3682c3167cde78c67857d9}{RCC\+\_\+\+APB1\+LENR\+\_\+\+UART4\+EN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga8a95ee8616f039fd0b00b0efa7297e6c}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART5\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7e5513bd9ba950f94b1b26883faad39}{RCC\+\_\+\+APB1\+LENR\+\_\+\+UART5\+EN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga490a853eae72da96aad5379a6e939dd8}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9dd87273184154e29f7cfb50f254c1e}{RCC\+\_\+\+APB1\+LENR\+\_\+\+I2\+C1\+EN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga3ebc5988bcf1e2965ed482fd76c67b22}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf10042e95fc7c30ea44d0329a8397745}{RCC\+\_\+\+APB1\+LENR\+\_\+\+I2\+C2\+EN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gab015d6340996f59fa36354ddcc10759d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga866c34309b6bba5c14ddface0cdbca95}{RCC\+\_\+\+APB1\+LENR\+\_\+\+I2\+C3\+EN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaaa44f4d83019efe5a909604812851991}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CEC\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b3448a3ef9003caf24f8585041ffaaa}{RCC\+\_\+\+APB1\+LENR\+\_\+\+CECEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaa0a717493fc9dac209bc1fcd46ac451d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC12\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafca1d517b966773909ba2e07f5de95eb}{RCC\+\_\+\+APB1\+LENR\+\_\+\+DAC12\+EN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga9938ea115b1c865b757f54673ca8c97b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART7\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga062d1b57f7364bfa8c6b356004ff889b}{RCC\+\_\+\+APB1\+LENR\+\_\+\+UART7\+EN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga741b1908bd8c5ba1822dd87d507510a7}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART8\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68d3d3b6e2f61a3ddbbef868b9d3c5af}{RCC\+\_\+\+APB1\+LENR\+\_\+\+UART8\+EN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga67a011bda249fc860fe44a88f7b03ff6}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+HENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31312d975c85bef7fd06d70a4b9f2767}{RCC\+\_\+\+APB1\+HENR\+\_\+\+CRSEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga6df86d9762cf4412f4b8b55ed2db2815}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SWPMI1\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+HENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a387fa56bd2a6c7e235f672314e44c6}{RCC\+\_\+\+APB1\+HENR\+\_\+\+SWPMIEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga79e0040fab0dbda3f643ba92cba9ee83}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OPAMP\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+HENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad30f6cf50896fd8fe0ef2736b4f5b2e3}{RCC\+\_\+\+APB1\+HENR\+\_\+\+OPAMPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gad8fec82c1752a782bad6a24309409900}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+MDIOS\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+HENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae62cc67bcdd01850a91821d203809fab}{RCC\+\_\+\+APB1\+HENR\+\_\+\+MDIOSEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gadc1b2ba58e8fc70fa34826d92ba75253}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FDCAN\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+HENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3036437af7c0389723b3c3a3199b3e72}{RCC\+\_\+\+APB1\+HENR\+\_\+\+FDCANEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gadee5016adb1c8b62a5bb05f055859de0}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53f954d02f17e1f6f91c455165302e25}{RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM2\+EN}})    != 0U)
\begin{DoxyCompactList}\small\item\em Get the enable or disable status of the APB1 peripheral clock. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaf6090239db6a8a6917b3f3accea15ed0}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ca58e7c5b239ade21964887a3449ed4}{RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM3\+EN}})    != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga62bee605d886067f86f890ee3af68eb5}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8885c456ca94b87c3dd800b00a5f64c6}{RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM4\+EN}})    != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga76f0a16fed0812fbab8bf15621939c8b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga510ae4b7ebb3e7e71c767c5758459262}{RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM5\+EN}})    != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gabb273361eaae66c857b5db26b639ff45}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM6\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b02df9ea1ea870313ecd58c2e3b7e43}{RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM6\+EN}})    != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga5642c4226ce18792efeca9d39cb0c5e0}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM7\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80304168b7dd8485cecd8ad7ce1d4aa8}{RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM7\+EN}})    != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga7afed5bd30e0175ae5e46e78173b112f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM12\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0efc4e4c9e844df6175835c6606bb489}{RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM12\+EN}})   != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaeb7cf0d708375a807c690fbb070298dd}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM13\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8445a5bdc404006a5d59b744e1676a5}{RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM13\+EN}})   != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaf40a1f6a134b09aaa211ad159e613d1a}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM14\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7686de14c8200d130c9acca795c841fb}{RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM14\+EN}})   != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga9c3c0f83528521d1122fe9436271ec70}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8af0f0d3061c2001986e19ebcc88975}{RCC\+\_\+\+APB1\+LENR\+\_\+\+LPTIM1\+EN}})  != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga282522dda9557cf715be3ee13c031a5b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad16d9d2c1354205c74c6b45818301344}{RCC\+\_\+\+APB1\+LENR\+\_\+\+SPI2\+EN}})    != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga3de049f8b2ad6c2d4561863021f9e2f9}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga900bab346ec5e535d1e9d0931befde7c}{RCC\+\_\+\+APB1\+LENR\+\_\+\+SPI3\+EN}})    != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaba34413dd1dc740389e0082d9ebdedba}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPDIFRX\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab01f674c2969a9906c4842420f6438ad}{RCC\+\_\+\+APB1\+LENR\+\_\+\+SPDIFRXEN}}) != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gad3bbe0639658ed2cc56f8328b26373ea}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7efe8874d8d19101cc78b9a602e9b1d0}{RCC\+\_\+\+APB1\+LENR\+\_\+\+USART2\+EN}})  != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga5addec8b6604857d81c1386cad21c391}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69e6fc204d0707e85e5077825dc38c52}{RCC\+\_\+\+APB1\+LENR\+\_\+\+USART3\+EN}})  != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga76b47e85a8669651c01256ec11ebdc3f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3eb770ff0a3682c3167cde78c67857d9}{RCC\+\_\+\+APB1\+LENR\+\_\+\+UART4\+EN}})   != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gabb2b7e20045558372779949fb841ae00}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART5\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7e5513bd9ba950f94b1b26883faad39}{RCC\+\_\+\+APB1\+LENR\+\_\+\+UART5\+EN}})   != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga7570e5654fd61b44dabe0546e524c906}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9dd87273184154e29f7cfb50f254c1e}{RCC\+\_\+\+APB1\+LENR\+\_\+\+I2\+C1\+EN}})    != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga2ae540056d72f4230da38c082b6c34c1}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf10042e95fc7c30ea44d0329a8397745}{RCC\+\_\+\+APB1\+LENR\+\_\+\+I2\+C2\+EN}})    != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gae291bd8b020dff7ea7f52fec61aa3f9d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga866c34309b6bba5c14ddface0cdbca95}{RCC\+\_\+\+APB1\+LENR\+\_\+\+I2\+C3\+EN}})    != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaeeda9e9945cc58b67cfc877118fea250}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CEC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b3448a3ef9003caf24f8585041ffaaa}{RCC\+\_\+\+APB1\+LENR\+\_\+\+CECEN}})     != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga8ae71742361cf64ff099b376a21d673b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC12\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafca1d517b966773909ba2e07f5de95eb}{RCC\+\_\+\+APB1\+LENR\+\_\+\+DAC12\+EN}})   != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaf6beaa399462e32b4052ff3428f17710}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART7\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga062d1b57f7364bfa8c6b356004ff889b}{RCC\+\_\+\+APB1\+LENR\+\_\+\+UART7\+EN}})   != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gab3b6d673061453f062ba13bf6a28742a}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART8\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68d3d3b6e2f61a3ddbbef868b9d3c5af}{RCC\+\_\+\+APB1\+LENR\+\_\+\+UART8\+EN}})   != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gadeca04d4641a3c80d8f98617696be2c6}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+HENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31312d975c85bef7fd06d70a4b9f2767}{RCC\+\_\+\+APB1\+HENR\+\_\+\+CRSEN}})     != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaa2d4182170cc81b243393234865643ed}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SWPMI1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+HENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a387fa56bd2a6c7e235f672314e44c6}{RCC\+\_\+\+APB1\+HENR\+\_\+\+SWPMIEN}})   != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gada470e2d6874bacb973e385ed245ccc5}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OPAMP\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+HENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad30f6cf50896fd8fe0ef2736b4f5b2e3}{RCC\+\_\+\+APB1\+HENR\+\_\+\+OPAMPEN}})   != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga33d8c2c5cfcbf24dbdc5bb7086e97f7f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+MDIOS\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+HENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae62cc67bcdd01850a91821d203809fab}{RCC\+\_\+\+APB1\+HENR\+\_\+\+MDIOSEN}})   != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga5cab1955b55c48026c02fe61681d3036}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FDCAN\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+HENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3036437af7c0389723b3c3a3199b3e72}{RCC\+\_\+\+APB1\+HENR\+\_\+\+FDCANEN}})   != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gacaaa75c78c8ef4cf85f30fb20d522054}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53f954d02f17e1f6f91c455165302e25}{RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM2\+EN}})    == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga50f8e043a42eaf534c1efa2477078c0a}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ca58e7c5b239ade21964887a3449ed4}{RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM3\+EN}})    == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga30913be6e4b95cf2ebdf79647af18f34}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8885c456ca94b87c3dd800b00a5f64c6}{RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM4\+EN}})    == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gacbe7ae446991adf3d9d6102549a3faac}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga510ae4b7ebb3e7e71c767c5758459262}{RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM5\+EN}})    == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga70e84a0b11a0dab64a048f8dd6bbafb2}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM6\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b02df9ea1ea870313ecd58c2e3b7e43}{RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM6\+EN}})    == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gac230813514cd9ee769f8f46b83d83f23}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM7\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80304168b7dd8485cecd8ad7ce1d4aa8}{RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM7\+EN}})    == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga211c8274b7043802f9c746ac4f18e0fd}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM12\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0efc4e4c9e844df6175835c6606bb489}{RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM12\+EN}})   == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga3b40e8e614be95d4a667a3f924ac1bb7}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM13\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8445a5bdc404006a5d59b744e1676a5}{RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM13\+EN}})   == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga89072bbdf8efacb3d243c50711f60766}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM14\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7686de14c8200d130c9acca795c841fb}{RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM14\+EN}})   == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga82602c2897dd670f007aea02f3a36dc8}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8af0f0d3061c2001986e19ebcc88975}{RCC\+\_\+\+APB1\+LENR\+\_\+\+LPTIM1\+EN}})  == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaab213cf8807d6e7e8b3867ffb404d763}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad16d9d2c1354205c74c6b45818301344}{RCC\+\_\+\+APB1\+LENR\+\_\+\+SPI2\+EN}})    == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga625e04cf32d6c74d418ba29368f680d4}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga900bab346ec5e535d1e9d0931befde7c}{RCC\+\_\+\+APB1\+LENR\+\_\+\+SPI3\+EN}})    == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gabea31cf1eca11533cd855c6bef17c829}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPDIFRX\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab01f674c2969a9906c4842420f6438ad}{RCC\+\_\+\+APB1\+LENR\+\_\+\+SPDIFRXEN}}) == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga61e4b1f3e82831cdc7508d4c38312eab}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7efe8874d8d19101cc78b9a602e9b1d0}{RCC\+\_\+\+APB1\+LENR\+\_\+\+USART2\+EN}})  == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga9c6b66352f998564a6492d3e5d6aa536}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69e6fc204d0707e85e5077825dc38c52}{RCC\+\_\+\+APB1\+LENR\+\_\+\+USART3\+EN}})  == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga1384af5e720a24c083a2154c22e60391}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3eb770ff0a3682c3167cde78c67857d9}{RCC\+\_\+\+APB1\+LENR\+\_\+\+UART4\+EN}})   == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga1e5611011911ef745b5e9d2c8d3160f6}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART5\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7e5513bd9ba950f94b1b26883faad39}{RCC\+\_\+\+APB1\+LENR\+\_\+\+UART5\+EN}})   == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga8868ab331b4bb14a1d5cc55c9133e4de}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9dd87273184154e29f7cfb50f254c1e}{RCC\+\_\+\+APB1\+LENR\+\_\+\+I2\+C1\+EN}})    == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gae051ecb26de5c5b44f1827923c9837a5}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf10042e95fc7c30ea44d0329a8397745}{RCC\+\_\+\+APB1\+LENR\+\_\+\+I2\+C2\+EN}})    == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga8b791b360bab639782613994e9ef0aa6}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga866c34309b6bba5c14ddface0cdbca95}{RCC\+\_\+\+APB1\+LENR\+\_\+\+I2\+C3\+EN}})    == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gad1d752e67f2432510722aa5384f5cdfc}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CEC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b3448a3ef9003caf24f8585041ffaaa}{RCC\+\_\+\+APB1\+LENR\+\_\+\+CECEN}})     == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga4a40356dbc0adb6d650ee2eb675de441}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC12\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafca1d517b966773909ba2e07f5de95eb}{RCC\+\_\+\+APB1\+LENR\+\_\+\+DAC12\+EN}})   == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga347b2b22378634cdeeef11daa132aa84}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART7\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga062d1b57f7364bfa8c6b356004ff889b}{RCC\+\_\+\+APB1\+LENR\+\_\+\+UART7\+EN}})   == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga3db2e9bae86ff5f5e376ce47599673c7}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART8\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68d3d3b6e2f61a3ddbbef868b9d3c5af}{RCC\+\_\+\+APB1\+LENR\+\_\+\+UART8\+EN}})   == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga20f05b209c652dd7105da6c3f7762b4c}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+HENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31312d975c85bef7fd06d70a4b9f2767}{RCC\+\_\+\+APB1\+HENR\+\_\+\+CRSEN}})     == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gac810835b2b091fbc87994052a0a8bd51}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SWPMI1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+HENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a387fa56bd2a6c7e235f672314e44c6}{RCC\+\_\+\+APB1\+HENR\+\_\+\+SWPMIEN}})   == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga8b9075ed3e04ee9b8e624ed68ec2e3ea}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OPAMP\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+HENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad30f6cf50896fd8fe0ef2736b4f5b2e3}{RCC\+\_\+\+APB1\+HENR\+\_\+\+OPAMPEN}})   == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga6211d5b2863c7f6b86f65960f0788df1}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+MDIOS\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+HENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae62cc67bcdd01850a91821d203809fab}{RCC\+\_\+\+APB1\+HENR\+\_\+\+MDIOSEN}})   == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga9a6ab4a6fa25eb7b4f022ef49ce69b4a}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FDCAN\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+HENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3036437af7c0389723b3c3a3199b3e72}{RCC\+\_\+\+APB1\+HENR\+\_\+\+FDCANEN}})   == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gad693d7300ed7134b60bb1a645e762358}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+CLK\+\_\+\+ENABLE}}()
\begin{DoxyCompactList}\small\item\em Enable or disable the APB2 peripheral clock. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaaa5393a02b936b1d6de896a6c09103a4}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM8\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga932afe7cea6c567ad63e0f83308b9d3e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga840be8a915492c85d968faec688c73ea}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART6\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga856c7460aa481976644736c703c6702d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga2ad5daf60ee8a66825b91afa3eb7f75c}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI4\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gae809da64734c2dbfef1fb6ac8d00d39c}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM15\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga9753b09f531d9d48d31abd4f74c26d26}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM16\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga983ec0b6719bbf98e40818a8e6817c58}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM17\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga7a70c26339bbcffc2ecd3d7b61066b2c}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI5\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaf00544b52c47b22490cd0bdf32c8ccfb}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI1\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga5f260959a6bfdd82918320b1b106aab2}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM1\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaa9eacfb8ee244074ec63dae0b9f621c2}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25852ad4ebc09edc724814de967816bc}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gabb93b1527822da05736d8fcae78597c9}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM8\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3669393b3538bc4543184d4bccd0b292}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM8\+EN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gae0050944298552e9f02f56ec8634f5a6}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4666bb90842e8134b32e6a34a0f165f3}{RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gac4b142412ef1e3dab8dcf5d5f7ca4d92}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART6\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0569d91f3b18ae130b7a09e0100c4459}{RCC\+\_\+\+APB2\+ENR\+\_\+\+USART6\+EN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaf2ccb5c6b63a60deb6463cbc629c10fe}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae08a3510371b9234eb96369c91d3552f}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+EN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga85678767f2c727a545b1095d9ef69a67}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI4\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9b531ccde79f9f1c5b7b63169016e16}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI4\+EN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga71501a0d6be9e1d0a17ff4c27a7cd8e6}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM15\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f484ebf07ae2442eb20b588f1f0e858}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM15\+EN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga4f23f7c1565e07731f200059c8ed4db9}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM16\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaece1d96f631bcf146e5998314fd90910}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM16\+EN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga6c046db26bd6495179e6171dc6caeff3}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM17\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29e566fb62e24640c55693324801d87c}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM17\+EN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga68c2a52fef447801cb641586a57d15e5}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI5\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa03ceeb67bbc312dedb16ca516e0d1ea}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI5\+EN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga1f8e5c20350d611721053981830bbb12}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI1\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31543bbdce9d1385c43dedde182f6aa9}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SAI1\+EN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaf2df3546bc357b952ec914f1e366a0ef}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM1\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab80947d466a86303a4ccfdfe60d77071}{RCC\+\_\+\+APB2\+ENR\+\_\+\+DFSDM1\+EN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gad2b7c3a381d791c4ee728e303935832a}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25852ad4ebc09edc724814de967816bc}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN}})   != 0U)
\begin{DoxyCompactList}\small\item\em Get the enable or disable status of the APB2 peripheral clock. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gadbc388ef3676e37b227320df83e9d1f2}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM8\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3669393b3538bc4543184d4bccd0b292}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM8\+EN}})   != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga59bd3cd20df76f885695fcdad1edce27}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4666bb90842e8134b32e6a34a0f165f3}{RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN}}) != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga639ccb1e63662b309fc875bc608aa7e6}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART6\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0569d91f3b18ae130b7a09e0100c4459}{RCC\+\_\+\+APB2\+ENR\+\_\+\+USART6\+EN}}) != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gab1787d7cdf591c099b8d96848aee835e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae08a3510371b9234eb96369c91d3552f}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+EN}})   != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga875c081e76f456494d5e06dae3581281}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9b531ccde79f9f1c5b7b63169016e16}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI4\+EN}})   != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gab8bba755c5ee38df4fb1e27d32cada06}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM15\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f484ebf07ae2442eb20b588f1f0e858}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM15\+EN}})  != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga52afd021e3f0970ce10549dbfb69abac}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM16\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaece1d96f631bcf146e5998314fd90910}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM16\+EN}})  != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga9cb697e01267c3ee783f0fabf3eefda1}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM17\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29e566fb62e24640c55693324801d87c}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM17\+EN}})  != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga8a762d7f473a98f820faa57284626b28}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI5\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa03ceeb67bbc312dedb16ca516e0d1ea}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI5\+EN}})   != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga64dcc05f8484e6a139d0f6f4e1531fff}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31543bbdce9d1385c43dedde182f6aa9}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SAI1\+EN}})   != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gacff365c1f6dd81a3c8c0d0ce571592ea}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab80947d466a86303a4ccfdfe60d77071}{RCC\+\_\+\+APB2\+ENR\+\_\+\+DFSDM1\+EN}}) != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga7116893adbb7fc144102af49de55350b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25852ad4ebc09edc724814de967816bc}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN}})   == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gae8d9acd515c3fa3a3607c4d527d431c5}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM8\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3669393b3538bc4543184d4bccd0b292}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM8\+EN}})   == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga22c9d59ac6062298a71eed0d6a4a9afd}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4666bb90842e8134b32e6a34a0f165f3}{RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN}}) == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga0c3fd42d5fb38243e195ed04d7390672}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART6\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0569d91f3b18ae130b7a09e0100c4459}{RCC\+\_\+\+APB2\+ENR\+\_\+\+USART6\+EN}}) == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gabd506be27916f029d2214e88bc48f6df}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae08a3510371b9234eb96369c91d3552f}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+EN}})   == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gac16a7c0d1778ba7cee83c45143f81c9b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9b531ccde79f9f1c5b7b63169016e16}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI4\+EN}})   == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaa649af8007f817b25312fe2a82a2dc2d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM15\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f484ebf07ae2442eb20b588f1f0e858}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM15\+EN}})  == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga55adb9971771c35d36a549a1948b7b1e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM16\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaece1d96f631bcf146e5998314fd90910}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM16\+EN}})  == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaf55e3121b3ce93da44a1ac83f3cdac8a}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM17\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29e566fb62e24640c55693324801d87c}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM17\+EN}})  == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga01d92a5d361dde16cf9b69e93d93f94c}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI5\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa03ceeb67bbc312dedb16ca516e0d1ea}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI5\+EN}})   == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga6ab9ff98419017940fdd2c608e2f4db0}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31543bbdce9d1385c43dedde182f6aa9}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SAI1\+EN}})   == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gae613d9312d5f66a39e4d51811fb68555}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+ENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab80947d466a86303a4ccfdfe60d77071}{RCC\+\_\+\+APB2\+ENR\+\_\+\+DFSDM1\+EN}}) == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gafc3ffcbb86e4913ae336ba094ca199e1}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+CLK\+\_\+\+ENABLE}}()
\begin{DoxyCompactList}\small\item\em Enable or disable the APB4 peripheral clock. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga4411749d5b9d76cf908e26239e4b213d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gabf2662a3a1baa7261e1bfa1aae10b90f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI6\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gae802f53baca2b5b60de58f5ad60097d6}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C4\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga0eabc2676cb7daf17802807e13fc7a7d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM2\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga4efc1029c8575db1e6d7515b2dea94d6}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM3\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gad6f0669bdae3809539ea44671e973c5f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+COMP12\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga46597d15632e4a35f3354ed3c7f61409}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+VREF\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga3f5e59e7d2bee567c40205a30c3d4977}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RTC\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaf04a5f1f0d6d8577706022a866f4528e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB4\+ENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac51bd93dd3c1de81824cd1656be9aeaa}{RCC\+\_\+\+APB4\+ENR\+\_\+\+SYSCFGEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaa2a258a48face94f421a9bf3777e6aa7}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB4\+ENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70157cf78384234128f689dca2a0b12a}{RCC\+\_\+\+APB4\+ENR\+\_\+\+LPUART1\+EN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gabab1133742baef14e8d76e1b6cba9926}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI6\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB4\+ENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga998fd78ccebd5a19a802ffbf2cb550fb}{RCC\+\_\+\+APB4\+ENR\+\_\+\+SPI6\+EN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gae0fd2c5cf65d3bada813378c249edfe0}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C4\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB4\+ENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacca3c8a5caef23ec6cc7db3386e72c56}{RCC\+\_\+\+APB4\+ENR\+\_\+\+I2\+C4\+EN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga17529f8824c5d76f6f0a4c27ec0b4b71}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM2\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB4\+ENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace01df46858104c36bd6ec7953402e01}{RCC\+\_\+\+APB4\+ENR\+\_\+\+LPTIM2\+EN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga1e161e1011e1939fad65063692d87401}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM3\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB4\+ENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed08ebc64f422e6a04369353fedcc22a}{RCC\+\_\+\+APB4\+ENR\+\_\+\+LPTIM3\+EN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gada7ea8565860d946af577b3f35fbdfc9}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+COMP12\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB4\+ENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab71ec65470d2ab0b824a329a1ee07efe}{RCC\+\_\+\+APB4\+ENR\+\_\+\+COMP12\+EN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gac75901e8240d6a0b08db83beffddb6a1}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+VREF\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB4\+ENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6b50228157d1935fc74393ecc94c2f2}{RCC\+\_\+\+APB4\+ENR\+\_\+\+VREFEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga39f7245caab6ec7de84fd07798795853}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RTC\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB4\+ENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74d4cceb275daf51d271da18257d5697}{RCC\+\_\+\+APB4\+ENR\+\_\+\+RTCAPBEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gad1ea95d1d5f3a2ecf2b903c4ed22e7c6}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB4\+ENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac51bd93dd3c1de81824cd1656be9aeaa}{RCC\+\_\+\+APB4\+ENR\+\_\+\+SYSCFGEN}})  != 0U)
\begin{DoxyCompactList}\small\item\em Get the enable or disable status of the APB4 peripheral clock. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga1085236bff0042ce9f1c879f16ba27fb}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB4\+ENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70157cf78384234128f689dca2a0b12a}{RCC\+\_\+\+APB4\+ENR\+\_\+\+LPUART1\+EN}}) != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gac972718836d2c4e0d3bc477ee2c8a6fc}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI6\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB4\+ENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga998fd78ccebd5a19a802ffbf2cb550fb}{RCC\+\_\+\+APB4\+ENR\+\_\+\+SPI6\+EN}})    != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga9795732f8443413d3547a85a4afb4c30}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB4\+ENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacca3c8a5caef23ec6cc7db3386e72c56}{RCC\+\_\+\+APB4\+ENR\+\_\+\+I2\+C4\+EN}})    != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gabafe8b8e253039c455ecd51bfbd60423}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB4\+ENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace01df46858104c36bd6ec7953402e01}{RCC\+\_\+\+APB4\+ENR\+\_\+\+LPTIM2\+EN}})  != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga4d833e230faab6ea739dc136a0e875c7}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB4\+ENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed08ebc64f422e6a04369353fedcc22a}{RCC\+\_\+\+APB4\+ENR\+\_\+\+LPTIM3\+EN}})  != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga4ffdd0a82c1de653a02a9479a757c5f4}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+COMP12\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB4\+ENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab71ec65470d2ab0b824a329a1ee07efe}{RCC\+\_\+\+APB4\+ENR\+\_\+\+COMP12\+EN}})  != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga839b3373dde3824b421dbdeaba5013c2}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+VREF\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB4\+ENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6b50228157d1935fc74393ecc94c2f2}{RCC\+\_\+\+APB4\+ENR\+\_\+\+VREFEN}})    != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga0a4c172888df490331077eda47ca2d89}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RTC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB4\+ENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74d4cceb275daf51d271da18257d5697}{RCC\+\_\+\+APB4\+ENR\+\_\+\+RTCAPBEN}})  != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga9f32ce5d57fe1d7a4871552d2e9a5b0e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB4\+ENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac51bd93dd3c1de81824cd1656be9aeaa}{RCC\+\_\+\+APB4\+ENR\+\_\+\+SYSCFGEN}})  == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga93fe3f9bc0b46640b63f13482637140c}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB4\+ENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70157cf78384234128f689dca2a0b12a}{RCC\+\_\+\+APB4\+ENR\+\_\+\+LPUART1\+EN}}) == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaf1478d44aef81f3e94f06eb3790cb94c}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI6\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB4\+ENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga998fd78ccebd5a19a802ffbf2cb550fb}{RCC\+\_\+\+APB4\+ENR\+\_\+\+SPI6\+EN}})    == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga4bda7c78cc3917a2be8d74812dbaae5f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB4\+ENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacca3c8a5caef23ec6cc7db3386e72c56}{RCC\+\_\+\+APB4\+ENR\+\_\+\+I2\+C4\+EN}})    == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga8b7ef99ddd6b3da5a7d502bd6ad07a7c}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB4\+ENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace01df46858104c36bd6ec7953402e01}{RCC\+\_\+\+APB4\+ENR\+\_\+\+LPTIM2\+EN}})  == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga554076cf5205f221fb8b5abfcf5936c1}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB4\+ENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed08ebc64f422e6a04369353fedcc22a}{RCC\+\_\+\+APB4\+ENR\+\_\+\+LPTIM3\+EN}})  == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga0a77adb29b138b43b6d98d721d6972f3}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+COMP12\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB4\+ENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab71ec65470d2ab0b824a329a1ee07efe}{RCC\+\_\+\+APB4\+ENR\+\_\+\+COMP12\+EN}})  == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gab46e035c47141417dacfc7b06e9cbad5}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+VREF\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB4\+ENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6b50228157d1935fc74393ecc94c2f2}{RCC\+\_\+\+APB4\+ENR\+\_\+\+VREFEN}})    == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga146472a40bba8b214e3a1ea5c094033c}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RTC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB4\+ENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74d4cceb275daf51d271da18257d5697}{RCC\+\_\+\+APB4\+ENR\+\_\+\+RTCAPBEN}})  == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga230a57ed6c129076b4fd17bdb07d79f6}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHB3\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB3\+RSTR = 0x00\+E95011U)  /$\ast$ Resets \mbox{\hyperlink{group___peripheral__declaration_gad4dc877f1a74e3130d23c822ed834171}{MDMA}}, \mbox{\hyperlink{group___peripheral__declaration_ga46ffe4de9c874b15e9adb93a448d0778}{DMA2D}}, FMC, OSPI1, \mbox{\hyperlink{group___peripheral__declaration_ga021d107bb9c35a201e475bd26e56fa65}{SDMMC1}}, OSPI2, IOMNGR, OTFD1, OTFD2 $\ast$/
\begin{DoxyCompactList}\small\item\em Enable or disable the AHB3 peripheral reset. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaa43472179721e30081d975b890e05a39}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+MDMA\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB3\+RSTR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga207f45e1ba98eb3c05960421d71488c2}{RCC\+\_\+\+AHB3\+RSTR\+\_\+\+MDMARST}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga5c1e90110eab6f1208d161a4a4e5052e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+D\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB3\+RSTR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5107671001e38286c4941e1dc4f97ed}{RCC\+\_\+\+AHB3\+RSTR\+\_\+\+DMA2\+DRST}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gacc5e9454e3e387166d5caf94e91dfdf2}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FMC\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB3\+RSTR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5cb6a1a0d4de22b92621b759af3febd}{RCC\+\_\+\+AHB3\+RSTR\+\_\+\+FMCRST}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gadb5820aecbb63af340610bab9370c544}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC1\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB3\+RSTR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9177ae4b58e021fb7df9be2cd10357db}{RCC\+\_\+\+AHB3\+RSTR\+\_\+\+SDMMC1\+RST}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga200c904f6644fc13da81eed085bc6850}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHB3\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB3\+RSTR = 0x00)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gae2b4b3616bb2654ac932b17e3928902e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+MDMA\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB3\+RSTR \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga207f45e1ba98eb3c05960421d71488c2}{RCC\+\_\+\+AHB3\+RSTR\+\_\+\+MDMARST}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga86ef37f424140a0f3b7f2ba868746b89}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+D\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB3\+RSTR \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5107671001e38286c4941e1dc4f97ed}{RCC\+\_\+\+AHB3\+RSTR\+\_\+\+DMA2\+DRST}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga191d8277915b05918cc1d9a79269f025}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FMC\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB3\+RSTR \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5cb6a1a0d4de22b92621b759af3febd}{RCC\+\_\+\+AHB3\+RSTR\+\_\+\+FMCRST}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga5ace3308265d0972961560ac0bb6c320}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC1\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB3\+RSTR \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9177ae4b58e021fb7df9be2cd10357db}{RCC\+\_\+\+AHB3\+RSTR\+\_\+\+SDMMC1\+RST}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga87d828d91e67aaa931853a60779826c2}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHB1\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+RSTR = 0x02008023U)  /$\ast$ Resets \mbox{\hyperlink{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}{DMA1}}, \mbox{\hyperlink{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}{DMA2}}, ADC12, ETHMAC and USB1\+OTG $\ast$/
\begin{DoxyCompactList}\small\item\em Force or release the AHB1 peripheral reset. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga9135dece327ecc27f333f86dcf3ba8ee}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+RSTR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d1655ddfb777fce28b1d6b9a9c2d0e0}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA1\+RST}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaf0be736e6cdebf31eeded223acc25613}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+RSTR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga827aea44c35a0c3eb815a5d7d8546c7b}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA2\+RST}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gab40eac923930da5e2bbe59d7d21bdac4}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC12\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+RSTR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88f29464b62dd606c22afb0feb35f128}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+ADC12\+RST}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gabb9f0db40bea191227df3b9df428f97a}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB1\+\_\+\+OTG\+\_\+\+HS\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+RSTR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8000ad9f9d3ecae0a3d734edd4cbdd3e}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+USB1\+OTGHSRST}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga23b6a1e77c4f045c29cc36a4b1e910b0}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHB1\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+RSTR = 0x00U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga8f7eef8316c35175df11d77f5106d334}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+RSTR \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d1655ddfb777fce28b1d6b9a9c2d0e0}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA1\+RST}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gab7d22b3d82cd2616c8e3fa930e437757}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+RSTR \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga827aea44c35a0c3eb815a5d7d8546c7b}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA2\+RST}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gac7a3cc8218bb6d61eba1f5a85b9bc5bd}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC12\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+RSTR \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88f29464b62dd606c22afb0feb35f128}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+ADC12\+RST}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga688618016b05c448ea8a1e7f6a6fde76}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB1\+\_\+\+OTG\+\_\+\+HS\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+RSTR \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8000ad9f9d3ecae0a3d734edd4cbdd3e}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+USB1\+OTGHSRST}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gae82cd541f933be46ec8d6c3ea50d402c}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHB2\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB2\+RSTR = 0x00030271U)  /$\ast$ Resets DCMI\+\_\+\+PSSI, CRYPT, HASH, \mbox{\hyperlink{group___peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f}{RNG}}, \mbox{\hyperlink{group___peripheral__declaration_gac1879a9084422d36023d989557d8f051}{SDMMC2}}, FMAC and CORDIC $\ast$/
\begin{DoxyCompactList}\small\item\em Force or release the AHB2 peripheral reset. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga6038f9dd2652e98fabd2e57e0342852d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DCMI\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB2\+RSTR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae909f90338c129e116b7d49bebfb31c5}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+DCMIRST}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gad5f1fa1feca39e3aaa09aee9a14015b9}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB2\+RSTR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace46c6461c8b4ddd78510bc2c529c91b}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+RNGRST}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga18bc030f61f0fbc057786471f75373aa}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC2\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB2\+RSTR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba0bcee44d2e8f2d3e2e28cd5aaac433}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+SDMMC2\+RST}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gae5bd400860d81b996fafa310df1f2eec}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHB2\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB2\+RSTR = 0x00U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga3aa819914ced10bc641eadb4bda93e90}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DCMI\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB2\+RSTR \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae909f90338c129e116b7d49bebfb31c5}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+DCMIRST}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gabdd1350e70f9c77e25ea67c9929003e8}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB2\+RSTR \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace46c6461c8b4ddd78510bc2c529c91b}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+RNGRST}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga033600fff4d5360aed69cf37584d2a76}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC2\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB2\+RSTR \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba0bcee44d2e8f2d3e2e28cd5aaac433}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+SDMMC2\+RST}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga9d7c75f7a332eae31f8ecb3cd201db4d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHB4\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+RSTR = 0x032806\+FFU)  /$\ast$ Resets \mbox{\hyperlink{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285}{GPIOA..\+GPIOH}}, \mbox{\hyperlink{group___peripheral__declaration_ga7d3020a351195b6600a5d64c01c461fa}{GPIOJ}}, \mbox{\hyperlink{group___peripheral__declaration_ga273d78d198f0221223b3e9d7798f1649}{GPIOK}}, \mbox{\hyperlink{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}{CRC}}, \mbox{\hyperlink{group___peripheral__declaration_ga721285a3e9ea4529d9c43bbe5d211edc}{BDMA}}, \mbox{\hyperlink{group___peripheral__declaration_gae917784606daf6b04c9b7b96b40c2f74}{ADC3}} and \mbox{\hyperlink{group___peripheral__declaration_gaede09ab1497537af0a0ec19da6d5e5be}{HSEM}} $\ast$/
\begin{DoxyCompactList}\small\item\em Force or release the AHB4 peripheral reset. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gab329bd497cccffd979bcca9fd42bbc79}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+RSTR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga313501d9be835f7b58645157db4f81e9}{RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOARST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga3b89be9638638ffce3ebd4f08a3b64cf}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+RSTR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf80e04bc1328de80c6326a4031c68ff9}{RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOBRST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga6e6a20fa8e0d7b3ebfdce26f6b1a1ed0}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+RSTR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c055f8301e00b5810776951c7875375}{RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOCRST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaf0f7c49787fc94edeea74aa4218aeaf6}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+RSTR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1c26b45517e82f70f90474aae9db740}{RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIODRST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga00bf47b2dc642a42de9c96477db2a2c3}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOE\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+RSTR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f0da70578cae46903730240d087de23}{RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOERST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaddfca42e493e7c163e9decf0462183df}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+RSTR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12bcace708165566dc15cc839168f425}{RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOFRST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaf9d186d1ede1071931d87645bddb07d0}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOG\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+RSTR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65509091072b20aeae684c7728dc1af4}{RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOGRST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga4f05c575d762edf40a6d17f88671b68d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+RSTR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bd03e957384c803eda09998b80aa92c}{RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOHRST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaaa6a1bd3f507ece527a1b881c56d2fc2}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOJ\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+RSTR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga726e146139337ee1ed140c0e6ffa7008}{RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOJRST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gad6f05470103a85e73fa819cb152c22d4}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOK\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+RSTR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga022791baebc7bc9a74bdac7312d6ef75}{RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOKRST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gadb04b6621e534b40698d6e6b92d25127}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BDMA\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+RSTR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga709841610631561b42a9fdebec751168}{RCC\+\_\+\+AHB4\+RSTR\+\_\+\+BDMARST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaecdd0da51c96cb11e97d0d6977f3eea5}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHB4\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+RSTR = 0x00U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gad56e47c2eacd972491f94296053d0cc3}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+RSTR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga313501d9be835f7b58645157db4f81e9}{RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOARST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaf03da3b36478071844fbd77df618a686}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+RSTR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf80e04bc1328de80c6326a4031c68ff9}{RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOBRST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga1df0e3536d3450435bdccdbe9c878736}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+RSTR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c055f8301e00b5810776951c7875375}{RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOCRST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga29fbf71f71ea27ffa38e7283b6dce03d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+RSTR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1c26b45517e82f70f90474aae9db740}{RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIODRST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga38fcc37f656d6f5e5698d9eb01d4c552}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOE\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+RSTR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f0da70578cae46903730240d087de23}{RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOERST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga9f9a67f57c0ca219d0cf0c2e07114f27}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+RSTR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12bcace708165566dc15cc839168f425}{RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOFRST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gae5e39d5fdc6dee36bba521d096ca320d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOG\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+RSTR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65509091072b20aeae684c7728dc1af4}{RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOGRST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaaf11aa8bacb98c4e567bbaa58635acec}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+RSTR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bd03e957384c803eda09998b80aa92c}{RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOHRST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga3342b2d378fe67eec9777df0b5546168}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOJ\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+RSTR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga726e146139337ee1ed140c0e6ffa7008}{RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOJRST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga7071459911285782901533c8ba08c7d2}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOK\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+RSTR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga022791baebc7bc9a74bdac7312d6ef75}{RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOKRST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga2a445bd5c2f1e75bb54c710bf3f51e72}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BDMA\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+RSTR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga709841610631561b42a9fdebec751168}{RCC\+\_\+\+AHB4\+RSTR\+\_\+\+BDMARST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga63084f40abfd18f7ebe8fec367cc13cc}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+APB3\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB3\+RSTR = 0x00000008U) /$\ast$ Rests \mbox{\hyperlink{group___peripheral__declaration_ga4459673012beca799917db0644a908c1}{LTDC}} $\ast$/
\begin{DoxyCompactList}\small\item\em Force or release the APB3 peripheral reset. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gac4ec64e3a68e07e0cc6d08d0b921ea4d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+APB3\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB3\+RSTR = 0x00U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaa18895c87ff88482233d6cf395e80177}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+APB1\+L\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LRSTR = 0x\+EAFFC3\+FFU) /$\ast$ Resets \mbox{\hyperlink{group___peripheral__declaration_ga49267c49946fd61db6af8b49bcf16394}{TIM2..\+TIM7}}, \mbox{\hyperlink{group___peripheral__declaration_ga2dd30f46fad69dd73e1d8941a43daffe}{TIM12..\+TIM14}}, \mbox{\hyperlink{group___peripheral__declaration_ga02dc619f9b5ac74c5b90f1d17560d16a}{LPTIM1}}, \mbox{\hyperlink{group___peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b}{SPI2}}, \mbox{\hyperlink{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc}{SPI3}}, \mbox{\hyperlink{group___peripheral__declaration_gad8921b3f5c2dd101d153f5bb0a151dac}{SPDIFRX}}, \mbox{\hyperlink{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930}{USART2}}, \mbox{\hyperlink{group___peripheral__declaration_ga2350115553c1fe0a7bc14e6a7ec6a225}{USART3}}, \mbox{\hyperlink{group___peripheral__declaration_ga7c035f6f443c999fc043b2b7fb598800}{UART4}}, \mbox{\hyperlink{group___peripheral__declaration_ga9274e37cf5e8a174fc5dd627b98ec0fe}{UART5}}, \mbox{\hyperlink{group___peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda}{I2\+C1..\+I2\+C3}}, I2\+C5, \mbox{\hyperlink{group___peripheral__declaration_ga7d03f4d873d59ff8bc76b6c9b576f3e3}{CEC}}, DAC12, \mbox{\hyperlink{group___peripheral__declaration_ga20bc10f5b73e8b51724b2f23c5b2e785}{UART7}} and \mbox{\hyperlink{group___peripheral__declaration_ga2fe70804956e53dcbdc82dbacbbbfabc}{UART8}} $\ast$/
\begin{DoxyCompactList}\small\item\em Force or release the APB1 peripheral reset. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga14baa94c3edea6bbab72d832a8e54e6f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+APB1\+H\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+HRSTR = 0x03000136U) /$\ast$ Resets \mbox{\hyperlink{group___peripheral__declaration_gad151b2f8dbc243ac0ce1fad0c4306328}{CRS}}, SWP, \mbox{\hyperlink{group___peripheral__declaration_gaaa993d5a85ac85c8abbd13e31d504bb6}{OPAMP}}, \mbox{\hyperlink{group___peripheral__declaration_ga7a6b511c3ecbf302b83907916aff02e2}{MDIOS}}, FDCAN, TIM23 and TIM24 $\ast$/
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga1010b7c4a9122449860babb341f01d7b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM2\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LRSTR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a58a55a5b82ef3419f0944aa81b6355}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM2\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga80ff127f3c25bde58ee5c1f224e2dca4}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM3\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LRSTR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd647665124a17ab202d603771e9a284}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM3\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga16ff4de009e6cf02e8bfff068866837a}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM4\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LRSTR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28f6d6f3584931c080eba0971f8ccf7b}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM4\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga20ca12317dd14485d79902863aad063b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LRSTR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga769318f065c91d3b4208bfd3e8ee520f}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM5\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga3446c3ea4d5e101b591fcb0222d0fb10}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM6\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LRSTR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae214622cc601278bb17013129107ec4b}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM6\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga350e60b0e21e094ff1624e1da9855e65}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM7\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LRSTR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2474a5dd044f2f84622ed66a2ec8438}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM7\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga1c4fa1efafbaad1e9ac513412df04f21}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM12\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LRSTR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c7672789c135e6be27c71195139ea17}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM12\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gac3ec3222d8441040695cb64a7be91026}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM13\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LRSTR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83c265f4d532c6b9fe492958340594a7}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM13\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaee5b3b45c9e419c7dc2815fea8ca131f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM14\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LRSTR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39532d03ce17d5384a4712f03a72dc63}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM14\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga76cc40a6695938f9b0fb602a68a4ac31}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LRSTR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1d65a26f5baaf38556308ef374d7908}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+LPTIM1\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga869e4f5c1132e3dfce084099cf454c51}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LRSTR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06f5b6c818ca68005ce97a015c9408c8}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+SPI2\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gafb0c679992eba330a2d47ac722a5c143}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI3\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LRSTR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4880f76e323d22911b2d2b868fd9caf}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+SPI3\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga49a1b5553c9de47f520c0cb7e9451718}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPDIFRX\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LRSTR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb2e63a4edb01faa7b077a9c59f957fa}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+SPDIFRXRST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gab4de80173ffa0e599baab0e76d562cc3}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LRSTR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8882af01e48844128347e56fc137856a}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+USART2\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga8902e16d49b4335d213b6a115c19127b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LRSTR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56e306f18a2ec336846223996c01d28c}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+USART3\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga462f7bbb84307a5841556d43d7932d83}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART4\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LRSTR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga832d74f8e955e9736aabeb0475b3b5f0}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+UART4\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga326264be9dae134e1bdccdd0161b23d1}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART5\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LRSTR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefa262a377df74022c856e00a3bce266}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+UART5\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga551c171f88af86ca985db634ac9e3275}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LRSTR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93748a56a8f00ebee947fca6f8a68697}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+I2\+C1\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaed404dfdc9bc032cf718b7ed17f664f0}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LRSTR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bdb9d24e6b0f38e8a30d665b0feaf6f}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+I2\+C2\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaf0d824c0c76161daaefa6fd7ba2c0302}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LRSTR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f550aa9f0b8df3954c3739df7daa59c}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+I2\+C3\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga0bc74333a544b2c4b8dc6eddd8fe5a8f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CEC\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LRSTR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fececf49354c0d229a1b4906e36ebf8}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+CECRST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gae56392937e585b8e8f2073715f4b31fe}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC12\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LRSTR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f30e004b67d325f684c7ad66c5709d9}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+DAC12\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga01ea883740306b58beb1a7413bc41109}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART7\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LRSTR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b060b002a54e715b74ea86f88197f28}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+UART7\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gac9bb36a0223b0dedf911cfb6fe4aeef1}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART8\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LRSTR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2498a7faa9301e04530e50bf2cfbdb0c}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+UART8\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga03a62cae9d5aa34f2809ec31fd0c6e36}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+HRSTR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac64945ceb292b8ae0e2bc1a1e1bd08c7}{RCC\+\_\+\+APB1\+HRSTR\+\_\+\+CRSRST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga285f7056b4628ec4eb05bab2ed439262}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SWPMI1\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+HRSTR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0025ecfca03ee95a4c9c34c1c914316}{RCC\+\_\+\+APB1\+HRSTR\+\_\+\+SWPMIRST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga7b583a5b7aa68cbc039d02a3cdb25e1f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OPAMP\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+HRSTR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9278509eb52c2aa1f455594b1c0b15ac}{RCC\+\_\+\+APB1\+HRSTR\+\_\+\+OPAMPRST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga1ef8a00aeccfbba36f65cb9f6c36b89f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+MDIOS\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+HRSTR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac24771e4ed218724cc238aef0fc27012}{RCC\+\_\+\+APB1\+HRSTR\+\_\+\+MDIOSRST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaa02c2ff6abe9d2d36bb37f51ad97b73a}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FDCAN\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+HRSTR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga768b38ad57d28cc86b51ea9c557d652b}{RCC\+\_\+\+APB1\+HRSTR\+\_\+\+FDCANRST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga7dfde454ff8311d433c54ba8abf81d25}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+APB1\+L\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LRSTR = 0x00U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gabec528aae84205f623c35e7408fa3a88}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+APB1\+H\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+HRSTR = 0x00U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga4b1b3b45c95788edb29ccd2bf6994826}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM2\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LRSTR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a58a55a5b82ef3419f0944aa81b6355}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM2\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga27cf9c39217fff6ae9bce2285d9aff8c}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM3\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LRSTR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd647665124a17ab202d603771e9a284}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM3\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaab43d37f4682740d15c4b1fadb908d51}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM4\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LRSTR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28f6d6f3584931c080eba0971f8ccf7b}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM4\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaf7e0cde5ea8f6425d87ebf2d91e8b360}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LRSTR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga769318f065c91d3b4208bfd3e8ee520f}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM5\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga7eba1763b83169bc7cec3e10bfbccf20}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM6\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LRSTR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae214622cc601278bb17013129107ec4b}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM6\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga4451d9cbc82223d913fae1f6b8187996}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM7\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LRSTR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2474a5dd044f2f84622ed66a2ec8438}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM7\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gab26147981205dd120cfc129d3031459c}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM12\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LRSTR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c7672789c135e6be27c71195139ea17}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM12\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gad95dc322d87913d9bee93a1f41ff5403}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM13\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LRSTR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83c265f4d532c6b9fe492958340594a7}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM13\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga241bf274a6fba46a49b50aedaf1e08d3}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM14\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LRSTR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39532d03ce17d5384a4712f03a72dc63}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM14\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga70b1086ae23902e74a5a2a596a848430}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LRSTR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1d65a26f5baaf38556308ef374d7908}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+LPTIM1\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gacb910fd0c3c5a27d020ef3df20fce4c7}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LRSTR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06f5b6c818ca68005ce97a015c9408c8}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+SPI2\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga1fb7a5367cfed25545058af0eb4f55f1}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI3\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LRSTR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4880f76e323d22911b2d2b868fd9caf}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+SPI3\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaa34fa6ad8e85c14915f8d7d3e36fdd0b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPDIFRX\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LRSTR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb2e63a4edb01faa7b077a9c59f957fa}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+SPDIFRXRST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga8baebf28a2739de5f3c5ef72519b9499}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LRSTR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8882af01e48844128347e56fc137856a}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+USART2\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga25b71d0f7fb3b9455fb360fcb780c492}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LRSTR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56e306f18a2ec336846223996c01d28c}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+USART3\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gabbfb393dffbb0652bbd581302f4de609}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART4\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LRSTR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga832d74f8e955e9736aabeb0475b3b5f0}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+UART4\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga7009cc550412874444d1d519b0b56b07}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART5\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LRSTR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefa262a377df74022c856e00a3bce266}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+UART5\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga87cc8c2107c1d0820cc1f7e2aeb1aeb9}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LRSTR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93748a56a8f00ebee947fca6f8a68697}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+I2\+C1\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga2fa8cc909b285813af86c253ec110356}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LRSTR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bdb9d24e6b0f38e8a30d665b0feaf6f}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+I2\+C2\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga383f01978613c3b08659efab5153b4b9}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LRSTR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f550aa9f0b8df3954c3739df7daa59c}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+I2\+C3\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga6a8c5a752f83da738f47125c3d754fc9}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CEC\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LRSTR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fececf49354c0d229a1b4906e36ebf8}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+CECRST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga7612487bb6026a54e42e9fe46fbd9c90}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC12\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LRSTR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f30e004b67d325f684c7ad66c5709d9}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+DAC12\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaeee4f925c087fe23254850891330c5b5}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART7\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LRSTR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b060b002a54e715b74ea86f88197f28}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+UART7\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gabb419c2b0ac65b965ccdba4645ef9ff5}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART8\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LRSTR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2498a7faa9301e04530e50bf2cfbdb0c}{RCC\+\_\+\+APB1\+LRSTR\+\_\+\+UART8\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga17634ef4587b3247b81e73af7e0b32be}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+HRSTR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac64945ceb292b8ae0e2bc1a1e1bd08c7}{RCC\+\_\+\+APB1\+HRSTR\+\_\+\+CRSRST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gae36339b1b0b08a2faafbcfd7af3021f4}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SWPMI1\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+HRSTR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0025ecfca03ee95a4c9c34c1c914316}{RCC\+\_\+\+APB1\+HRSTR\+\_\+\+SWPMIRST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga037bf7392d6912aca9ad82fa90bb6197}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OPAMP\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+HRSTR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9278509eb52c2aa1f455594b1c0b15ac}{RCC\+\_\+\+APB1\+HRSTR\+\_\+\+OPAMPRST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gac433dc93cc9d7df37b9dc56825d67452}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+MDIOS\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+HRSTR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac24771e4ed218724cc238aef0fc27012}{RCC\+\_\+\+APB1\+HRSTR\+\_\+\+MDIOSRST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaed526041543102b96f321df46ba3a8df}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FDCAN\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+HRSTR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga768b38ad57d28cc86b51ea9c557d652b}{RCC\+\_\+\+APB1\+HRSTR\+\_\+\+FDCANRST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga8788da8c644ad0cc54912baede7d49b4}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+APB2\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+RSTR = 0x405730\+F3U)  /$\ast$ Resets \mbox{\hyperlink{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}{TIM1}}, \mbox{\hyperlink{group___peripheral__declaration_ga9a3660400b17735e91331f256095810e}{TIM8}}, \mbox{\hyperlink{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}{USART1}}, \mbox{\hyperlink{group___peripheral__declaration_ga2dab39a19ce3dd05fe360dcbb7b5dc84}{USART6}}, UART9, USART10, \mbox{\hyperlink{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f}{SPI1}}, \mbox{\hyperlink{group___peripheral__declaration_ga2a2e6edef68cfe1946f39a5033da2301}{SPI4}}, \mbox{\hyperlink{group___peripheral__declaration_ga65aea6c8b36439e44ad6cde0e6891aab}{TIM15..\+TIM17}}, \mbox{\hyperlink{group___peripheral__declaration_ga5e676c061e19ced149b7c6de6b8985e5}{SPI5}}, \mbox{\hyperlink{group___peripheral__declaration_gaa878b214698fcf74a3268d07562abbb2}{SAI1}} and DFSDM1 $\ast$/
\begin{DoxyCompactList}\small\item\em Force or release the APB2 peripheral reset. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gac423d6a52fa42423119844e4a7d68c7b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+RSTR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bd060cbefaef05487963bbd6c48d7c6}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM1\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gabec722f05fbf534feb64a767b1bac1ba}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM8\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+RSTR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa129b34dbaf6c5301f751410ab4668ca}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM8\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga5db01cf30bf3c5c7fc0b42220f4c70ad}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+RSTR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7ae8e338b3b42ad037e9e5b6eeb2c41}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART1\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga36242e7bdc7abbbdc33c06e72c4b45c7}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART6\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+RSTR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada1df682293e15ed44b081d626220178}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART6\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga87e6bc588fa1d5ce3928d2fd2a3156a4}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+RSTR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga345f05d3508a9fd5128208761feb29fb}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga79eef5116f30b60d64a7ef5bce8fca05}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI4\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+RSTR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6029eb5c0288f48ef8de5f88ca7c7e08}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI4\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaff60b9ea69452692f5d15054cf45c0d5}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM15\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+RSTR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7beb383e8769547599b967c24110ddf}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM15\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga08cdf6a4295cfb02eae6a70aecf2e3ee}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM16\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+RSTR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90337e162315ad0d44c0b99dd9cc71c2}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM16\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga829f154bfefa2317311c97650f1264aa}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM17\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+RSTR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc7f1df686835ef47013b29e8e37a1c1}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM17\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gac704a83b1296914d004b6c915758eaeb}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI5\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+RSTR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a739f8154dffb6b14aa3338de8d2cfe}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI5\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga08adabe36014364464e61606606e184d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI1\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+RSTR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9d8a170e7d5198bcb82b35af0e38395}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SAI1\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga145e3e9e6051bd665ab278f90ef7e406}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM1\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+RSTR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5e904d6b2af48c90a58096728d034de}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+DFSDM1\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gae1e413d623154942d5bbe89769161ece}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+APB2\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+RSTR = 0x00U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga1857f223177c9548ce1bae9753e0a7b4}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+RSTR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bd060cbefaef05487963bbd6c48d7c6}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM1\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga1eb65ddc0b32886b140d71e252dc4727}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM8\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+RSTR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa129b34dbaf6c5301f751410ab4668ca}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM8\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga243061674e38d05d222697046d43813a}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+RSTR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7ae8e338b3b42ad037e9e5b6eeb2c41}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART1\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga6b60ae1fd712732bea57de27f79a20d3}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART6\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+RSTR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada1df682293e15ed44b081d626220178}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART6\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gad7b4bc8c8a9146529a175c45eecf25e5}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+RSTR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga345f05d3508a9fd5128208761feb29fb}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga8ac40732e63db2fff9e31d57b841c633}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI4\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+RSTR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6029eb5c0288f48ef8de5f88ca7c7e08}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI4\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga2a3e73be86af6fa124bbd5447b732de4}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM15\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+RSTR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7beb383e8769547599b967c24110ddf}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM15\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaccce3b7168e4357d179cb5c978a7bfe6}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM16\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+RSTR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90337e162315ad0d44c0b99dd9cc71c2}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM16\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga48ebe709fd10e1594c70752a05644a85}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM17\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+RSTR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc7f1df686835ef47013b29e8e37a1c1}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM17\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaffa4ac19e4880063de6fe38ec07ef993}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI5\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+RSTR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a739f8154dffb6b14aa3338de8d2cfe}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI5\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga6f43cdb59c0bf2f5315ff8a576db05ef}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI1\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+RSTR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9d8a170e7d5198bcb82b35af0e38395}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SAI1\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga6be678fc18675f06ee7dc84c96d5c10c}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM1\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+RSTR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5e904d6b2af48c90a58096728d034de}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+DFSDM1\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaa2f753ddb995e36a2c2751da62833c2d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+APB4\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB4\+RSTR = 0x0420\+DEAAU)  /$\ast$ Resets \mbox{\hyperlink{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{SYSCFG}}, \mbox{\hyperlink{group___peripheral__declaration_ga73eb37d103f4e4f2d18ec3d3f5208ab9}{LPUART1}}, \mbox{\hyperlink{group___peripheral__declaration_ga0f05da7f4b924ab39c1f8afcea225074}{SPI6}}, \mbox{\hyperlink{group___peripheral__declaration_ga6ad965bc77e04c8f4d47d8867f2b75d8}{I2\+C4}}, \mbox{\hyperlink{group___peripheral__declaration_ga3c56f7e6bb311c39cb40ade8a4bbb8d2}{LPTIM2..\+LPTIM5}}, \mbox{\hyperlink{group___peripheral__declaration_ga2a4291d53733ac0cb4fcd68b5b822455}{COMP12}}, VREF, \mbox{\hyperlink{group___peripheral__declaration_ga71002fa701ad9979a90e8c381a9cf183}{SAI4}} and DTS $\ast$/
\begin{DoxyCompactList}\small\item\em Force or release the APB4 peripheral reset. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga143ff27d8f59a39732efd79539e3765a}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB4\+RSTR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga292d12931d824f118609398e078b510d}{RCC\+\_\+\+APB4\+RSTR\+\_\+\+SYSCFGRST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gae490f9c0107ca58b2881ee5237653076}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB4\+RSTR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d4262d41ee6c125ce3a610a5e131ebe}{RCC\+\_\+\+APB4\+RSTR\+\_\+\+LPUART1\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga3c63279f892ce515d74ee8facfee1345}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI6\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB4\+RSTR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d1234afb0749a7194a0f2b96927343d}{RCC\+\_\+\+APB4\+RSTR\+\_\+\+SPI6\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaced9e506d046565160936d9c9dd99270}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C4\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB4\+RSTR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6515be40da1944cfc79d948960a241e}{RCC\+\_\+\+APB4\+RSTR\+\_\+\+I2\+C4\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gafaeb34a2efd7f91b417eee60045579fe}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM2\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB4\+RSTR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1994663467d1eba6007b4fa7704ac025}{RCC\+\_\+\+APB4\+RSTR\+\_\+\+LPTIM2\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga7f72dd7e26af888a3e9d5ea861c87113}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM3\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB4\+RSTR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae76022db46bb85d9ead912151189c377}{RCC\+\_\+\+APB4\+RSTR\+\_\+\+LPTIM3\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga830e19f51e822adef788129e05aac694}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+COMP12\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB4\+RSTR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81609f8b83105aedb3474e4b46bd2c06}{RCC\+\_\+\+APB4\+RSTR\+\_\+\+COMP12\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga680ee80cebdcf3e1c79b59d22656ddbc}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+VREF\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB4\+RSTR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga930686352817988966844aff1fc8c10d}{RCC\+\_\+\+APB4\+RSTR\+\_\+\+VREFRST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaccdb8e62485525ac1ec078a9174e9c43}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+APB4\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB4\+RSTR = 0x00U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga56de80d50f5ab276ebdeee16a0e2a31b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB4\+RSTR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga292d12931d824f118609398e078b510d}{RCC\+\_\+\+APB4\+RSTR\+\_\+\+SYSCFGRST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga2353b603aec972b0bc0afa52ce78ad42}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB4\+RSTR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d4262d41ee6c125ce3a610a5e131ebe}{RCC\+\_\+\+APB4\+RSTR\+\_\+\+LPUART1\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gadc8c017d7fa2e91725be59bd017ae940}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI6\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB4\+RSTR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d1234afb0749a7194a0f2b96927343d}{RCC\+\_\+\+APB4\+RSTR\+\_\+\+SPI6\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga97aa6b28e75f886f4aaf4a928423ba6b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C4\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB4\+RSTR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6515be40da1944cfc79d948960a241e}{RCC\+\_\+\+APB4\+RSTR\+\_\+\+I2\+C4\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga55d7026280dfc8ef6c58f573412c3c4a}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM2\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB4\+RSTR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1994663467d1eba6007b4fa7704ac025}{RCC\+\_\+\+APB4\+RSTR\+\_\+\+LPTIM2\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaca9be6ebd880ff54875f7cad38777528}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM3\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB4\+RSTR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae76022db46bb85d9ead912151189c377}{RCC\+\_\+\+APB4\+RSTR\+\_\+\+LPTIM3\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga5b2dbcf6d9afe303b6c8bf355f9e0a78}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+COMP12\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB4\+RSTR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81609f8b83105aedb3474e4b46bd2c06}{RCC\+\_\+\+APB4\+RSTR\+\_\+\+COMP12\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaf0325ef9d7f6366680213c6842ec2281}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+VREF\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB4\+RSTR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga930686352817988966844aff1fc8c10d}{RCC\+\_\+\+APB4\+RSTR\+\_\+\+VREFRST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga527ed7b397149fd6fc69d281ce39f8d8}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+MDMA\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB3\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36b33afed46f88235af350e81bdec692}{RCC\+\_\+\+AHB3\+LPENR\+\_\+\+MDMALPEN}}))
\begin{DoxyCompactList}\small\item\em Enable or disable the AHB3 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gafa223ffa1ab2f096cbadc67d6230f25b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+D\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB3\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef0675389f4b944b7b68e2be0d13d3bd}{RCC\+\_\+\+AHB3\+LPENR\+\_\+\+DMA2\+DLPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga48733d5087a91250ee7248adc6b835b2}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLASH\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB3\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6e0daaec4f4f797f35a5ebed4b65639}{RCC\+\_\+\+AHB3\+LPENR\+\_\+\+FLASHLPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga387cf373f0b77ef8d434a3a6f93bbd11}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FMC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB3\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1ad4387b2e45aa706f817544721a6e2}{RCC\+\_\+\+AHB3\+LPENR\+\_\+\+FMCLPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga864140e8659290a56eea3230bbb2ecc2}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB3\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7ab45f9c4bc5e942dafa0020d4d6e1f}{RCC\+\_\+\+AHB3\+LPENR\+\_\+\+SDMMC1\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga34b8b55871660e1453c9a1cba26bbe16}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DTCM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB3\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cf1480a585b6b2bdc43c5a01633684a}{RCC\+\_\+\+AHB3\+LPENR\+\_\+\+DTCM1\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gacc02075039fec54004eb8d44b6a25f40}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DTCM2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB3\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40f3c3e928d620073e3e6bef6b247503}{RCC\+\_\+\+AHB3\+LPENR\+\_\+\+DTCM2\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gafb5213b8591abbf0de732b8531e35221}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ITCM\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB3\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7dd3e2be4da9d1bdeecac60b13b2b66}{RCC\+\_\+\+AHB3\+LPENR\+\_\+\+ITCMLPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gab1615c5c7ca332bb42e6874ddf4adfe1}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AXISRAM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB3\+LPENR $\vert$= (RCC\+\_\+\+AHB3\+LPENR\+\_\+\+AXISRAM1\+LPEN))
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gafde32128bda5f711dc59922d4e8fa10d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+D1\+SRAM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}~\mbox{\hyperlink{group___r_c_c___exported___macros_gab1615c5c7ca332bb42e6874ddf4adfe1}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AXISRAM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}  /$\ast$ For backward compatibility $\ast$/
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga0ac8a7117cbc4d03c18e6b3817c2dde1}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+MDMA\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB3\+LPENR \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36b33afed46f88235af350e81bdec692}{RCC\+\_\+\+AHB3\+LPENR\+\_\+\+MDMALPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga987769071231aca8feb402621a72d69d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+D\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB3\+LPENR \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef0675389f4b944b7b68e2be0d13d3bd}{RCC\+\_\+\+AHB3\+LPENR\+\_\+\+DMA2\+DLPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga929bb0b8ae2f4da5481d73f265cacce0}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLASH\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB3\+LPENR \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6e0daaec4f4f797f35a5ebed4b65639}{RCC\+\_\+\+AHB3\+LPENR\+\_\+\+FLASHLPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga6b5acf19e24d90165eb5bd6bee84f5be}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FMC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB3\+LPENR \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1ad4387b2e45aa706f817544721a6e2}{RCC\+\_\+\+AHB3\+LPENR\+\_\+\+FMCLPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gabe72608d1927f58cffdec6c56c51f002}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB3\+LPENR \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7ab45f9c4bc5e942dafa0020d4d6e1f}{RCC\+\_\+\+AHB3\+LPENR\+\_\+\+SDMMC1\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga0f27a00f4e5d25cf14a70a6819c985b8}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DTCM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB3\+LPENR \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cf1480a585b6b2bdc43c5a01633684a}{RCC\+\_\+\+AHB3\+LPENR\+\_\+\+DTCM1\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaf146cdadd9f1a4dd7ce42493eb7a61b6}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DTCM2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB3\+LPENR \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40f3c3e928d620073e3e6bef6b247503}{RCC\+\_\+\+AHB3\+LPENR\+\_\+\+DTCM2\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga73b7a67f51facccf07e2fb653d5a1292}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ITCM\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB3\+LPENR \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7dd3e2be4da9d1bdeecac60b13b2b66}{RCC\+\_\+\+AHB3\+LPENR\+\_\+\+ITCMLPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga2259e9075e553b5e64ad82c2b822a7c5}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AXISRAM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB3\+LPENR \&= $\sim$ (RCC\+\_\+\+AHB3\+LPENR\+\_\+\+AXISRAM1\+LPEN))
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga78b194c07dfae0174e34a18d0922484d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+D1\+SRAM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}~\mbox{\hyperlink{group___r_c_c___exported___macros_ga2259e9075e553b5e64ad82c2b822a7c5}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AXISRAM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}      /$\ast$ For backward compatibility $\ast$/
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gae1d931934bb3e3f9f6e42c496800a364}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+MDMA\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB3\+LPENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36b33afed46f88235af350e81bdec692}{RCC\+\_\+\+AHB3\+LPENR\+\_\+\+MDMALPEN}})    != 0U)
\begin{DoxyCompactList}\small\item\em Get the enable or disable status of the AHB3 peripheral clock during Low Poser (Sleep) mode. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga5e8b096901cdeeeccac9c39b1c6753cd}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+D\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB3\+LPENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef0675389f4b944b7b68e2be0d13d3bd}{RCC\+\_\+\+AHB3\+LPENR\+\_\+\+DMA2\+DLPEN}})   != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaa385b298d6125a8dc4fd3b49e23f0d26}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLASH\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB3\+LPENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6e0daaec4f4f797f35a5ebed4b65639}{RCC\+\_\+\+AHB3\+LPENR\+\_\+\+FLASHLPEN}})   != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga48c04810c9a18c1a80f14361b3c421c6}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FMC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB3\+LPENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1ad4387b2e45aa706f817544721a6e2}{RCC\+\_\+\+AHB3\+LPENR\+\_\+\+FMCLPEN}})     != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga8669fae9cd9180844501db82f72f3b4f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB3\+LPENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7ab45f9c4bc5e942dafa0020d4d6e1f}{RCC\+\_\+\+AHB3\+LPENR\+\_\+\+SDMMC1\+LPEN}})  != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga816617af01b59bfd6e8c5f42b72233fa}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DTCM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB3\+LPENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cf1480a585b6b2bdc43c5a01633684a}{RCC\+\_\+\+AHB3\+LPENR\+\_\+\+DTCM1\+LPEN}})   != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga3b8fff00a0e0a80f2b4f48a41c42d4f1}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DTCM2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB3\+LPENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40f3c3e928d620073e3e6bef6b247503}{RCC\+\_\+\+AHB3\+LPENR\+\_\+\+DTCM2\+LPEN}})   != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gacc37d35d33af3f4f3967ba5100ebfc8d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ITCM\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB3\+LPENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7dd3e2be4da9d1bdeecac60b13b2b66}{RCC\+\_\+\+AHB3\+LPENR\+\_\+\+ITCMLPEN}})    != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gabb4fa89d88c9fcb245cf9951532350da}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AXISRAM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB3\+LPENR \& RCC\+\_\+\+AHB3\+LPENR\+\_\+\+AXISRAM1\+LPEN) != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaa25dd2ce45cc50a194ffac5b037d76a8}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+MDMA\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB3\+LPENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36b33afed46f88235af350e81bdec692}{RCC\+\_\+\+AHB3\+LPENR\+\_\+\+MDMALPEN}})    == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gabd2e91a84b9316eb88d75348fffe3852}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+D\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB3\+LPENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef0675389f4b944b7b68e2be0d13d3bd}{RCC\+\_\+\+AHB3\+LPENR\+\_\+\+DMA2\+DLPEN}})   == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga4695f616857083134141c3cd2e4a70fb}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLASH\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB3\+LPENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6e0daaec4f4f797f35a5ebed4b65639}{RCC\+\_\+\+AHB3\+LPENR\+\_\+\+FLASHLPEN}})   == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gab0219202590eeb28176221cfdfdb0a36}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FMC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB3\+LPENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1ad4387b2e45aa706f817544721a6e2}{RCC\+\_\+\+AHB3\+LPENR\+\_\+\+FMCLPEN}})     == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga8b41f06ce1b40fd1e0481be7e364e6f6}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB3\+LPENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7ab45f9c4bc5e942dafa0020d4d6e1f}{RCC\+\_\+\+AHB3\+LPENR\+\_\+\+SDMMC1\+LPEN}})  == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga5686775d5257bb3143b991dfbbf70efb}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DTCM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB3\+LPENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cf1480a585b6b2bdc43c5a01633684a}{RCC\+\_\+\+AHB3\+LPENR\+\_\+\+DTCM1\+LPEN}})   == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaf8a57ca9ab0c284c40f98ecda6d5ae0e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DTCM2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB3\+LPENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40f3c3e928d620073e3e6bef6b247503}{RCC\+\_\+\+AHB3\+LPENR\+\_\+\+DTCM2\+LPEN}})   == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga2d58397078cade84c900e152e1a59417}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ITCM\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB3\+LPENR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7dd3e2be4da9d1bdeecac60b13b2b66}{RCC\+\_\+\+AHB3\+LPENR\+\_\+\+ITCMLPEN}})    == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaaec9e224ba424f7b02fc742b50484d18}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AXISRAM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB3\+LPENR \& RCC\+\_\+\+AHB3\+LPENR\+\_\+\+AXISRAML1\+PEN) == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga568e4d004285fe009bc4e5d33e13af61}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d6c8ae1441d545d18c54b30c6a0da77}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA1\+LPEN}}))
\begin{DoxyCompactList}\small\item\em ENABLE or disable the AHB1 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga16c048816a705de87bb5fd3ce4003a82}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e2d376f6c7db4266a5b039a3aa6c207}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA2\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga7336fd2924664e2428c5f04a1fa75ce8}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC12\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12bd98007b35c11c4dc386e3da227d03}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+ADC12\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gac53609690b72e5b0177fda3a5ea7887d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB1\+\_\+\+OTG\+\_\+\+HS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37d5a6a79753d21877a1c3d3120d5a47}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+USB1\+OTGHSLPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gab96a7ad0a8f234de3bf493b8b94b6da8}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB1\+\_\+\+OTG\+\_\+\+HS\+\_\+\+ULPI\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4f6f264916e416c50b445571b4a769c}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+USB1\+OTGHSULPILPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga8786d21490439ef0564edff087203245}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d6c8ae1441d545d18c54b30c6a0da77}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA1\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga6af5c50e1a578bcc17c9514c5ab976c9}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e2d376f6c7db4266a5b039a3aa6c207}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA2\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga648fe32985a490feaf13406d49cbb2c3}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC12\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12bd98007b35c11c4dc386e3da227d03}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+ADC12\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaca89ff50d50b87d715c9aaf57a18efd3}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB1\+\_\+\+OTG\+\_\+\+HS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37d5a6a79753d21877a1c3d3120d5a47}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+USB1\+OTGHSLPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga35a673b52ba1ef37b7d178c2e88dab7a}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB1\+\_\+\+OTG\+\_\+\+HS\+\_\+\+ULPI\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4f6f264916e416c50b445571b4a769c}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+USB1\+OTGHSULPILPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga2840d82c5565e7690a69a6848fa50fea}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d6c8ae1441d545d18c54b30c6a0da77}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA1\+LPEN}}))          != 0U)
\begin{DoxyCompactList}\small\item\em Get the enable or disable status of the AHB1 peripheral clock during Low Poser (Sleep) mode. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaffd54b2e17f88a7dbf9f3d30c728d8f1}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e2d376f6c7db4266a5b039a3aa6c207}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA2\+LPEN}}))          != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaacfd31147f3f7e34f8a865f7c9acc9c8}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC12\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12bd98007b35c11c4dc386e3da227d03}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+ADC12\+LPEN}}))         != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga17e69a2906c969125f8038ae44c3fc06}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB1\+\_\+\+OTG\+\_\+\+HS\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37d5a6a79753d21877a1c3d3120d5a47}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+USB1\+OTGHSLPEN}}))     != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaa009ac7dc7938194c7bee96502fdced2}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB1\+\_\+\+OTG\+\_\+\+HS\+\_\+\+ULPI\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4f6f264916e416c50b445571b4a769c}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+USB1\+OTGHSULPILPEN}})) != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gac5b14fe76c4661619636fcdf08e2a874}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d6c8ae1441d545d18c54b30c6a0da77}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA1\+LPEN}}))          == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaef7e3ef7b34fec8e351c0d35a0c0b914}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e2d376f6c7db4266a5b039a3aa6c207}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA2\+LPEN}}))          == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaf40601b803ae6495021ee70a608aad45}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC12\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12bd98007b35c11c4dc386e3da227d03}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+ADC12\+LPEN}}))         == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga44134ce70f9ef101f60e465c6a205ba6}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB1\+\_\+\+OTG\+\_\+\+HS\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37d5a6a79753d21877a1c3d3120d5a47}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+USB1\+OTGHSLPEN}}))     == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga9246214e057bc8254d415b3d85b6039c}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB1\+\_\+\+OTG\+\_\+\+HS\+\_\+\+ULPI\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4f6f264916e416c50b445571b4a769c}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+USB1\+OTGHSULPILPEN}})) == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaf6fa397bcd717325032e3425fd424988}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DCMI\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB2\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51ec4f41dcfdedeedef75a64ec65863a}{RCC\+\_\+\+AHB2\+LPENR\+\_\+\+DCMILPEN}}))
\begin{DoxyCompactList}\small\item\em ENABLE or disable the AHB2 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga03ec704e7309312630b3a572fb6f8856}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB2\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab54623c517f1450a7fde279c2cae864}{RCC\+\_\+\+AHB2\+LPENR\+\_\+\+RNGLPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaa6517155182446b08768d9b04d999109}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB2\+LPENR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c54345ef6b0fa064e98408f8a236ff3}{RCC\+\_\+\+AHB2\+LPENR\+\_\+\+SDMMC2\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga87889c93ead3c6df30a6245a0452c6c1}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHBSRAM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB2\+LPENR $\vert$= (RCC\+\_\+\+AHB2\+LPENR\+\_\+\+AHBSRAM1\+LPEN))
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaf99a20c212073269549d84bcb46db552}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHBSRAM2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB2\+LPENR $\vert$= (RCC\+\_\+\+AHB2\+LPENR\+\_\+\+AHBSRAM2\+LPEN))
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga79206abe44d6019725e0c0240ec46778}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DCMI\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB2\+LPENR \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51ec4f41dcfdedeedef75a64ec65863a}{RCC\+\_\+\+AHB2\+LPENR\+\_\+\+DCMILPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gae85e4ea41a2b365ee27c459ddcb9a3a1}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB2\+LPENR \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab54623c517f1450a7fde279c2cae864}{RCC\+\_\+\+AHB2\+LPENR\+\_\+\+RNGLPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga6858d94090ebde724466b3208505aa18}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB2\+LPENR \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c54345ef6b0fa064e98408f8a236ff3}{RCC\+\_\+\+AHB2\+LPENR\+\_\+\+SDMMC2\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga06ab0f05dc3d2e6494f8f33a1b20e0af}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHBSRAM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB2\+LPENR \&= $\sim$ (RCC\+\_\+\+AHB2\+LPENR\+\_\+\+AHBSRAM1\+LPEN))
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gafc915e334b12654dbee1293a1f422afe}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHBSRAM2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB2\+LPENR \&= $\sim$ (RCC\+\_\+\+AHB2\+LPENR\+\_\+\+AHBSRAM2\+LPEN))
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga7ddec13decdd551aa0a332fb7ca606dc}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DCMI\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51ec4f41dcfdedeedef75a64ec65863a}{RCC\+\_\+\+AHB2\+LPENR\+\_\+\+DCMILPEN}}))    != 0U)
\begin{DoxyCompactList}\small\item\em Get the enable or disable status of the AHB2 peripheral clock during Low Poser (Sleep) mode. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga536dc31ed0e24ad8b82f5b8c2a920b42}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab54623c517f1450a7fde279c2cae864}{RCC\+\_\+\+AHB2\+LPENR\+\_\+\+RNGLPEN}}))     != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga17855a8d94f794a26b7e552f98761bdb}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c54345ef6b0fa064e98408f8a236ff3}{RCC\+\_\+\+AHB2\+LPENR\+\_\+\+SDMMC2\+LPEN}}))  != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gab2a227ce9c4d9dd6572f737a35093452}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHBSRAM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB2\+LPENR \& (RCC\+\_\+\+AHB2\+LPENR\+\_\+\+AHBSRAM1\+LPEN)) != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga73a8946f61c7e631f44c04f745256263}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHBSRAM2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB2\+LPENR \& (RCC\+\_\+\+AHB2\+LPENR\+\_\+\+AHBSRAM2\+LPEN)) != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga55238f2da587a7e788ad56c9f4015eb0}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DCMI\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51ec4f41dcfdedeedef75a64ec65863a}{RCC\+\_\+\+AHB2\+LPENR\+\_\+\+DCMILPEN}}))    == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gac7b5c1c60774ca2af36591d897eb352b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab54623c517f1450a7fde279c2cae864}{RCC\+\_\+\+AHB2\+LPENR\+\_\+\+RNGLPEN}}))     == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga3e6e9992bd17add8476c9c78ab6fdf81}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c54345ef6b0fa064e98408f8a236ff3}{RCC\+\_\+\+AHB2\+LPENR\+\_\+\+SDMMC2\+LPEN}}))  == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga09e3b51afc877c3c070fee083d4b4b58}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHBSRAM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB2\+LPENR \& (RCC\+\_\+\+AHB2\+LPENR\+\_\+\+AHBSRAM1\+LPEN)) == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga5aa8207736e7fdf84282865b69879a1b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHBSRAM2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB2\+LPENR \& (RCC\+\_\+\+AHB2\+LPENR\+\_\+\+AHBSRAM2\+LPEN)) == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaff8820b47bd3764e7cded76b9368460b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+LPENR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c12b0bffc551c05249873cf623dd279}{RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOALPEN}})
\begin{DoxyCompactList}\small\item\em ENABLE or disable the AHB4 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga0e718efc965ab07752cd865c3f33551a}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+LPENR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe0841c801db4a141c41a0edfdcd3b7e}{RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOBLPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gac62505cc695d985fcf18ca1fd2f1a421}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+LPENR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac96e4f4e8e6a93b7b9275e37d280bab0}{RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOCLPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga5f04963ee5709230888d50574008372f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+LPENR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c2357e60f39808a1e1e34a1e30b92f5}{RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIODLPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga18d20464a11db42973a0cc6df21b0e22}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOE\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+LPENR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83b961d4ec6da82f31ad1538496735da}{RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOELPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gac520a0043affccd819818a11b19523a2}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+LPENR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98d2f2cbe3981661eedacd42bfaf35bb}{RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOFLPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gab1d4773e76bae0871b8dace747971fc4}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+LPENR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3758afdbce5362f1a0c1fe32ca2768ba}{RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOGLPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga3e9419b44e83ed1e6951801c390a69ad}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+LPENR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7419c161eb0ca6854d6a1b6b81a31a31}{RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOHLPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga4b59e596f774910fdf675befd61ea83b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOJ\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+LPENR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e5e9e3ee1b2c91e570229ac05799911}{RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOJLPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gae1c1d324cc316103d8e0ee35fe34ecec}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOK\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+LPENR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a836c0dd6d5f86371fce354be71986f}{RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOKLPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gad0431377e09fdac4ad169bb3015f32e5}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BDMA\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+LPENR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d11f8328fd4db81a33f671bb0dacee2}{RCC\+\_\+\+AHB4\+LPENR\+\_\+\+BDMALPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga8cc3c41c9546756c91829cb28a690f9d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BKPRAM\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+LPENR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f9ea61b8f3756607dae66c7748dce60}{RCC\+\_\+\+AHB4\+LPENR\+\_\+\+BKPRAMLPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gae18312e0b7b58cbbbff58475c75b95d8}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+D3\+SRAM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+LPENR  $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga214218896d18a1ed5790e07b179d7814}{RCC\+\_\+\+AHB4\+LPENR\+\_\+\+D3\+SRAM1\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gad6753edbd9047eeac39ae4f234642942}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+LPENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c12b0bffc551c05249873cf623dd279}{RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOALPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga0a20ad851a2ef9e1ccdbf280dcd1dc44}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+LPENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe0841c801db4a141c41a0edfdcd3b7e}{RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOBLPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga293f9870ba631d23f8011bad12420f83}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+LPENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac96e4f4e8e6a93b7b9275e37d280bab0}{RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOCLPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga8520028c77aa2ecdd497c313665fa381}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+LPENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c2357e60f39808a1e1e34a1e30b92f5}{RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIODLPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga2204e5cccaf75bc541f901fd2beb7381}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOE\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+LPENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83b961d4ec6da82f31ad1538496735da}{RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOELPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga035d018d1c3984de9cc06dcb661fff60}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+LPENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98d2f2cbe3981661eedacd42bfaf35bb}{RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOFLPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga296c8414e577cab553cc903752315a88}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+LPENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3758afdbce5362f1a0c1fe32ca2768ba}{RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOGLPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga3150a9552cca2ec7e0f00d799fc52adb}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+LPENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7419c161eb0ca6854d6a1b6b81a31a31}{RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOHLPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga1996a49dd130e12d3524d50a926e1165}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOJ\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+LPENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e5e9e3ee1b2c91e570229ac05799911}{RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOJLPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga4814e1e336da024a4136adb3a53e2b74}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOK\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+LPENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a836c0dd6d5f86371fce354be71986f}{RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOKLPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga8b6072932da701ed5716826ffab00478}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BDMA\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+LPENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d11f8328fd4db81a33f671bb0dacee2}{RCC\+\_\+\+AHB4\+LPENR\+\_\+\+BDMALPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gacfa339b4c8ec42b6934283889235cf60}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BKPRAM\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+LPENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f9ea61b8f3756607dae66c7748dce60}{RCC\+\_\+\+AHB4\+LPENR\+\_\+\+BKPRAMLPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga6cc356a806f7c624f800a9492c1e2a4c}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+D3\+SRAM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+LPENR  \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga214218896d18a1ed5790e07b179d7814}{RCC\+\_\+\+AHB4\+LPENR\+\_\+\+D3\+SRAM1\+LPEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gabfca340e2266b35f9eb8bda9f24fb272}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c12b0bffc551c05249873cf623dd279}{RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOALPEN}}))   != 0U)
\begin{DoxyCompactList}\small\item\em Get the enable or disable status of the AHB4 peripheral clock during Low Poser (Sleep) mode. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gae5f9c8d570ca5ce52bd3d1766ad96265}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe0841c801db4a141c41a0edfdcd3b7e}{RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOBLPEN}}))   != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga91d9bb261e4eb51ae5c83276ca94ba9e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac96e4f4e8e6a93b7b9275e37d280bab0}{RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOCLPEN}}))   != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga9be4e7cb3610f3242eedb2c38f05cafe}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c2357e60f39808a1e1e34a1e30b92f5}{RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIODLPEN}}))   != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaaaf7c0b082ec2d976c4ac33c4f1fd461}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOE\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83b961d4ec6da82f31ad1538496735da}{RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOELPEN}}))   != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gab2fca3cfeeeb50539e2c5702cff4d719}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98d2f2cbe3981661eedacd42bfaf35bb}{RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOFLPEN}}))   != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga6696a0a055bb4707b05e237c8a10334b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3758afdbce5362f1a0c1fe32ca2768ba}{RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOGLPEN}}))   != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gac60e430f28a40aecfc376ad9c00e94f5}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7419c161eb0ca6854d6a1b6b81a31a31}{RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOHLPEN}}))   != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga037d2c0720e41f95708e7adff6e457d9}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOJ\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e5e9e3ee1b2c91e570229ac05799911}{RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOJLPEN}}))   != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gab656df04e2f912ef03ad867c8474c59a}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOK\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a836c0dd6d5f86371fce354be71986f}{RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOKLPEN}}))   != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga684a1747a24069506d11c29e963e4282}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BDMA\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d11f8328fd4db81a33f671bb0dacee2}{RCC\+\_\+\+AHB4\+LPENR\+\_\+\+BDMALPEN}}))    != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga3984d0f524fdb339fa86dd1a7816d500}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BKPRAM\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f9ea61b8f3756607dae66c7748dce60}{RCC\+\_\+\+AHB4\+LPENR\+\_\+\+BKPRAMLPEN}}))  != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga78d7778645b0061009e140a15657806d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+D3\+SRAM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga214218896d18a1ed5790e07b179d7814}{RCC\+\_\+\+AHB4\+LPENR\+\_\+\+D3\+SRAM1\+LPEN}})) != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gafb90a4c788e0b1e1dee61e462ada7f17}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c12b0bffc551c05249873cf623dd279}{RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOALPEN}}))   == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga2eac033c5d40d9e6eda85985322ece6f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe0841c801db4a141c41a0edfdcd3b7e}{RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOBLPEN}}))   == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga4dd6a13690da372d5ea52476d0f972c8}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac96e4f4e8e6a93b7b9275e37d280bab0}{RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOCLPEN}}))   == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gafdc54fb0d223358257ea5c9f2d9c2db6}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c2357e60f39808a1e1e34a1e30b92f5}{RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIODLPEN}}))   == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaf8ff1048471b8b380eed743946d73b73}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOE\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83b961d4ec6da82f31ad1538496735da}{RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOELPEN}}))   == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gac1d248974d2d16be159c52beb41bb648}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98d2f2cbe3981661eedacd42bfaf35bb}{RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOFLPEN}}))   == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga965ed6d910633d0f9006e287f96bbc68}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3758afdbce5362f1a0c1fe32ca2768ba}{RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOGLPEN}}))   == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gae53e66bfd35d315af80f7d33a811de7c}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7419c161eb0ca6854d6a1b6b81a31a31}{RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOHLPEN}}))   == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga91835ace86b5463c56457f28a8bb568d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOJ\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e5e9e3ee1b2c91e570229ac05799911}{RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOJLPEN}}))   == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga9fa340508e667c6519c6dee2e84de8ec}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOK\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a836c0dd6d5f86371fce354be71986f}{RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOKLPEN}}))   == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga609e5d6832a211eb9fb4b786dc32282f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BDMA\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d11f8328fd4db81a33f671bb0dacee2}{RCC\+\_\+\+AHB4\+LPENR\+\_\+\+BDMALPEN}}))    == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga58e45333355491459650af183b1bb75e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BKPRAM\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f9ea61b8f3756607dae66c7748dce60}{RCC\+\_\+\+AHB4\+LPENR\+\_\+\+BKPRAMLPEN}}))  == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga9e3e795656b8fe351274c934acc5666e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+D3\+SRAM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB4\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga214218896d18a1ed5790e07b179d7814}{RCC\+\_\+\+AHB4\+LPENR\+\_\+\+D3\+SRAM1\+LPEN}})) == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga375ff76fe5812805a080131198a26c5f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB3\+LPENR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1092e1cea1dd929732f2916243d7a40}{RCC\+\_\+\+APB3\+LPENR\+\_\+\+WWDG1\+LPEN}})
\begin{DoxyCompactList}\small\item\em ENABLE or disable the APB3 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga218478aee9dda3df93254bb83db8fb08}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB3\+LPENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1092e1cea1dd929732f2916243d7a40}{RCC\+\_\+\+APB3\+LPENR\+\_\+\+WWDG1\+LPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gad17ddfd08db9b3e7f85417e6b3ddd99f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB3\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1092e1cea1dd929732f2916243d7a40}{RCC\+\_\+\+APB3\+LPENR\+\_\+\+WWDG1\+LPEN}})) != 0U)
\begin{DoxyCompactList}\small\item\em Get the enable or disable status of the APB3 peripheral clock during Low Poser (Sleep) mode. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gac36b126e0a4d17c7f5358d3ca4c63790}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB3\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1092e1cea1dd929732f2916243d7a40}{RCC\+\_\+\+APB3\+LPENR\+\_\+\+WWDG1\+LPEN}})) == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga975142c90b4e1baf21b361524518235d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LLPENR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e106fe193e67f85c140aacebd43e3ed}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM2\+LPEN}})
\begin{DoxyCompactList}\small\item\em ENABLE or disable the APB1 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga2e165dd342f4ab6ea9b2edab08723cf8}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LLPENR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d4959cf00c7e4ebd1190755edf96069}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM3\+LPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga7911836a0e66ab2e4719b298f74b783b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM4\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LLPENR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeca0aa217c1cdeefbe10f2f6047a4dca}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM4\+LPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gae99e46f9e40655dc9b5c07b03fdc4a4e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LLPENR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2440d0a05316692f503c3682dae52ad7}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM5\+LPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga906c45719dcf2113473f2c3281926368}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM6\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LLPENR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62b2ccd53d95ae6a6c75c8391f7b4d05}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM6\+LPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga2a1c22a18251e0dac7f77ba8398af543}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM7\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LLPENR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6eac447b3e4687a974d5f9ed1dbe18ff}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM7\+LPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gad8b3e0a9f9cb30a02d3c3e5070a9ee29}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM12\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LLPENR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaa6b550da989e71ca384d541cedf044}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM12\+LPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gae00ec905f6763aaaa93e6ed69afbd48c}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM13\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LLPENR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3007d5299d34189dfda9628cac6c5de}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM13\+LPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaabdcae7edf493254fee3064775ab5023}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM14\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LLPENR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa27e8b30419812f1acc40869e3142aa6}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM14\+LPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gae4782a5ec14457be65b7329655014ef7}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LLPENR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2c252c35ffab0045201434eba56f147}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+LPTIM1\+LPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga8a281ca72aff1c9fa87755c3854cc316}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LLPENR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5df13ca0846a0c673b28287f13bd85c}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+SPI2\+LPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gae6fb9249362d38de5191ea0bf8bb1922}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LLPENR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9eef9d8a13dd58bebe5c8192b60c45a8}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+SPI3\+LPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga6eaa577e71e8f881d33e2df3e3e7738e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPDIFRX\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LLPENR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga820f5364fc7ed7ba60df271fc92e9e48}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+SPDIFRXLPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga12132da4a7f5c62f32cd9d91b1c99495}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LLPENR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabe36a3f782eea799f143dca68391589}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+USART2\+LPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga2a18798b0e216c3ccc3caa76e741a689}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LLPENR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga948b7cbc869f4ffe0ce58ab498c956f1}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+USART3\+LPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gac2ea0bded521d6ef463f543719ac6bc2}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART4\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LLPENR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fb4016746d25c4b950d247cb7e945b8}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+UART4\+LPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga81daeac46390e57328957a5b2d020b1b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART5\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LLPENR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga898df323796516b5ad36c8818b47a8a9}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+UART5\+LPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga894dbeada170b01faef303d35de84917}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LLPENR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24914cf78f0c105abf27504c5caf6b60}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+I2\+C1\+LPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gac0167c77fa1c00add900bb1cf788e68c}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LLPENR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a4ff70ae1de5f2225df510551106df5}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+I2\+C2\+LPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga989121c3284e586d4fb14549d15dc0db}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LLPENR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa184979ba9a71e9e9d9998710e18234}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+I2\+C3\+LPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gac9504845ea6557f9b54541005e2a7e07}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CEC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LLPENR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac08b55bf53b0da0964150352d18b9367}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+CECLPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaf79b935243146cbfeaa3c68e8083a49c}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC12\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LLPENR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2a7b8c4c9070092609fa5a7947ba08d}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+DAC12\+LPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga619f901afe8c514f0782a0ab22465519}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART7\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LLPENR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2445cded8752deff2f768a2413db7c8}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+UART7\+LPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga649a26c04fcad09ba3597c8829f8e9eb}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART8\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LLPENR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22acad3a190c49524f6f1e8afef53424}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+UART8\+LPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga01c12160e77cd6927939b64a90261a4b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+HLPENR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa414c4f4149894d4eae6aa62a32797c0}{RCC\+\_\+\+APB1\+HLPENR\+\_\+\+CRSLPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaf03dc6334b362f8768275ee55fd9b6c3}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SWPMI1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+HLPENR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf026bca8d70d13b75fc36bc683ea881a}{RCC\+\_\+\+APB1\+HLPENR\+\_\+\+SWPMILPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaa3cc4ffe474843e54c8b354b28111a37}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OPAMP\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+HLPENR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d4b34512895d8cc5e8f93b29ee2b375}{RCC\+\_\+\+APB1\+HLPENR\+\_\+\+OPAMPLPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gade3ce45ec47456ff982ee212d0a0f2e0}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+MDIOS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+HLPENR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d16e26e98b4526bf39bb366cbd15793}{RCC\+\_\+\+APB1\+HLPENR\+\_\+\+MDIOSLPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaf73805f2b1d1b15745831004c975189e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FDCAN\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+HLPENR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f97ab90f44521985130dcebd1540bfe}{RCC\+\_\+\+APB1\+HLPENR\+\_\+\+FDCANLPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga65aef0935a6eb3e1ee17e9d19ec6ee8e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LLPENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e106fe193e67f85c140aacebd43e3ed}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM2\+LPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaf380a14a537b7a6e1c0e20fea72d65aa}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LLPENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d4959cf00c7e4ebd1190755edf96069}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM3\+LPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga6d1fd6d4f7375b4abf93bd2ec4948d1d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM4\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LLPENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeca0aa217c1cdeefbe10f2f6047a4dca}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM4\+LPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaac91e3596950c8d33760debce6b0e416}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LLPENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2440d0a05316692f503c3682dae52ad7}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM5\+LPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga3dd5073cae99e103545801e21f6e25fb}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM6\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LLPENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62b2ccd53d95ae6a6c75c8391f7b4d05}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM6\+LPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga65016901a197f433425aca0a206b0c77}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM7\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LLPENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6eac447b3e4687a974d5f9ed1dbe18ff}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM7\+LPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga505a2a0607d8b7993e365d169aa9b53a}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM12\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LLPENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaa6b550da989e71ca384d541cedf044}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM12\+LPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga329e7011f85631cd41cfaa2dc7467934}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM13\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LLPENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3007d5299d34189dfda9628cac6c5de}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM13\+LPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga7f7d650bc39949c0612a553fecd46fa7}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM14\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LLPENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa27e8b30419812f1acc40869e3142aa6}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM14\+LPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga5f05fa1cd35c33e8c10ee13eca75e304}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LLPENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2c252c35ffab0045201434eba56f147}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+LPTIM1\+LPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga4fff9b3416d2940cac20962e6d5655ec}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LLPENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5df13ca0846a0c673b28287f13bd85c}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+SPI2\+LPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaf53bea66d100b5039d4db0140a9948bf}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LLPENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9eef9d8a13dd58bebe5c8192b60c45a8}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+SPI3\+LPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga7579bcc778f7c9ef723e592ea7416d0a}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPDIFRX\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LLPENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga820f5364fc7ed7ba60df271fc92e9e48}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+SPDIFRXLPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga3ad038000c76cee2e7ca00d56ba64c17}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LLPENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabe36a3f782eea799f143dca68391589}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+USART2\+LPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaa395d9d235caf02cac62e5dfb1d0c957}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LLPENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga948b7cbc869f4ffe0ce58ab498c956f1}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+USART3\+LPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gad07183bab161bd0524036c2dcce2ab9c}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART4\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LLPENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fb4016746d25c4b950d247cb7e945b8}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+UART4\+LPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga6425e05b7e3d30a060b075575740a9bb}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART5\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LLPENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga898df323796516b5ad36c8818b47a8a9}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+UART5\+LPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gac7dc1c5239cd70bee94eefa3d91cdd7a}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LLPENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24914cf78f0c105abf27504c5caf6b60}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+I2\+C1\+LPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga46fe2d4331320cfe49b751b5488fc0cd}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LLPENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a4ff70ae1de5f2225df510551106df5}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+I2\+C2\+LPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga6bd3af59e8a11e3321a41bc29ba51f18}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LLPENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa184979ba9a71e9e9d9998710e18234}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+I2\+C3\+LPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga5a734374b6688f2d5e54f90d002cd634}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CEC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LLPENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac08b55bf53b0da0964150352d18b9367}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+CECLPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga8fa5627785efb9a9ec810523c33b105b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC12\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LLPENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2a7b8c4c9070092609fa5a7947ba08d}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+DAC12\+LPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaee0e23b484918cc87d4f7f902b737dae}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART7\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LLPENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2445cded8752deff2f768a2413db7c8}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+UART7\+LPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga10a9bf8a3752536b50ebda7a812b63f6}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART8\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LLPENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22acad3a190c49524f6f1e8afef53424}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+UART8\+LPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga37f3316b0cfa308ebc3ef3aa84329ff0}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+HLPENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa414c4f4149894d4eae6aa62a32797c0}{RCC\+\_\+\+APB1\+HLPENR\+\_\+\+CRSLPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga87bd77e6140cca652e154d6977ef5b17}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SWPMI1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+HLPENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf026bca8d70d13b75fc36bc683ea881a}{RCC\+\_\+\+APB1\+HLPENR\+\_\+\+SWPMILPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga23945074edb08935c4d17c3580e60f0d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OPAMP\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+HLPENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d4b34512895d8cc5e8f93b29ee2b375}{RCC\+\_\+\+APB1\+HLPENR\+\_\+\+OPAMPLPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga62c60a404680928671a35c9063623bbe}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+MDIOS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+HLPENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d16e26e98b4526bf39bb366cbd15793}{RCC\+\_\+\+APB1\+HLPENR\+\_\+\+MDIOSLPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gad292d7990e0189bce51c404c4f98f5fa}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FDCAN\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+HLPENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f97ab90f44521985130dcebd1540bfe}{RCC\+\_\+\+APB1\+HLPENR\+\_\+\+FDCANLPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaf38181befdeecf6a61c03885d3645bf1}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LLPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e106fe193e67f85c140aacebd43e3ed}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM2\+LPEN}}))    != 0U)
\begin{DoxyCompactList}\small\item\em Get the enable or disable status of the APB1 peripheral clock during Low Poser (Sleep) mode. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gabe8c0a343d9bb288dae09aadbab028a6}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LLPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d4959cf00c7e4ebd1190755edf96069}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM3\+LPEN}}))    != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga57a6fc55a53a8c9d8cc0303ec5d7177e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LLPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeca0aa217c1cdeefbe10f2f6047a4dca}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM4\+LPEN}}))    != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaa32ba6dea54de9af4f8f9eaadbd90df8}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LLPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2440d0a05316692f503c3682dae52ad7}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM5\+LPEN}}))    != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga8d5d8a349946a4c0698d754ee107c3cf}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM6\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LLPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62b2ccd53d95ae6a6c75c8391f7b4d05}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM6\+LPEN}}))    != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gab1c825aefb8ae4ab199150ce061e7a8e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM7\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LLPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6eac447b3e4687a974d5f9ed1dbe18ff}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM7\+LPEN}}))    != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gac4317d5e98fb245f87ecea642732c7fd}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM12\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LLPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaa6b550da989e71ca384d541cedf044}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM12\+LPEN}}))   != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga800d326a63101506b52340cc38990f8c}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM13\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LLPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3007d5299d34189dfda9628cac6c5de}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM13\+LPEN}}))   != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaa280dfb85ebcc1d58d93cb9ced93a86f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM14\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LLPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa27e8b30419812f1acc40869e3142aa6}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM14\+LPEN}}))   != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaffbc4ed076ab667f6d48b734a8d2220e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LLPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2c252c35ffab0045201434eba56f147}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+LPTIM1\+LPEN}}))  != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gad6ee3d390b2b2748575725f5b0c42cfc}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LLPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5df13ca0846a0c673b28287f13bd85c}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+SPI2\+LPEN}}))    != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga817817bac995cdace960abeeea6a26b6}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LLPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9eef9d8a13dd58bebe5c8192b60c45a8}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+SPI3\+LPEN}}))    != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gac0f75445a2e4abb6179df72dbc997b53}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPDIFRX\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LLPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga820f5364fc7ed7ba60df271fc92e9e48}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+SPDIFRXLPEN}})) != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga91dc6d0fdf5c1c70158336df3bf5e097}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LLPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabe36a3f782eea799f143dca68391589}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+USART2\+LPEN}}))  != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga998cffc84c7d5866a7e4cfae1f764327}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LLPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga948b7cbc869f4ffe0ce58ab498c956f1}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+USART3\+LPEN}}))  != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga5504a1aef7fbc81176238cc55e180e61}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LLPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fb4016746d25c4b950d247cb7e945b8}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+UART4\+LPEN}}))   != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga02d346b69a45b942d0e7eeb5e31d597b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART5\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LLPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga898df323796516b5ad36c8818b47a8a9}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+UART5\+LPEN}}))   != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga39a3efabea0fb3cffae7be7726dd668e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LLPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24914cf78f0c105abf27504c5caf6b60}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+I2\+C1\+LPEN}}))    != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaffe9902aa539eca59920b6b165bd1c71}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LLPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a4ff70ae1de5f2225df510551106df5}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+I2\+C2\+LPEN}}))    != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaae09cbe8d45bdf89178a4adfed223f4b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LLPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa184979ba9a71e9e9d9998710e18234}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+I2\+C3\+LPEN}}))    != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga672f324f8570e73bd6b5e76f542d5654}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CEC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LLPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac08b55bf53b0da0964150352d18b9367}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+CECLPEN}}))     != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaee42b788e5d19b53922f273c8bc4a835}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC12\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LLPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2a7b8c4c9070092609fa5a7947ba08d}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+DAC12\+LPEN}}))   != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga50fe316bea792eb1ae49c13445496193}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART7\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LLPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2445cded8752deff2f768a2413db7c8}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+UART7\+LPEN}}))   != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga2ae6d306df3dcdc37c26446506f948c2}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART8\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LLPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22acad3a190c49524f6f1e8afef53424}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+UART8\+LPEN}}))   != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga5789d67fc7f3ba6bd9dd5f3bb422f724}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+HLPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa414c4f4149894d4eae6aa62a32797c0}{RCC\+\_\+\+APB1\+HLPENR\+\_\+\+CRSLPEN}}))     != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gab5e167f35d61f42ae60e6cc003ee28ee}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SWPMI1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+HLPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf026bca8d70d13b75fc36bc683ea881a}{RCC\+\_\+\+APB1\+HLPENR\+\_\+\+SWPMILPEN}}))   != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaaa2baaafae70189f5ee828764fd3e0aa}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OPAMP\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+HLPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d4b34512895d8cc5e8f93b29ee2b375}{RCC\+\_\+\+APB1\+HLPENR\+\_\+\+OPAMPLPEN}}))   != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga886a7a99bee302cc8025968bc1132686}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+MDIOS\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+HLPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d16e26e98b4526bf39bb366cbd15793}{RCC\+\_\+\+APB1\+HLPENR\+\_\+\+MDIOSLPEN}}))   != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga42fa6778a49adc95f45fe3a629019fad}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FDCAN\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+HLPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f97ab90f44521985130dcebd1540bfe}{RCC\+\_\+\+APB1\+HLPENR\+\_\+\+FDCANLPEN}}))   != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga0a89c97a19d5057d710e475ff24b71ec}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LLPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e106fe193e67f85c140aacebd43e3ed}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM2\+LPEN}}))    == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gade73c47dc34e5841b826a0e641220801}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LLPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d4959cf00c7e4ebd1190755edf96069}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM3\+LPEN}}))    == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaa138ce5c7fcfcfd42726b03e7de02c41}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LLPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeca0aa217c1cdeefbe10f2f6047a4dca}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM4\+LPEN}}))    == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaae1f723dc4b64657e58112c53514e8bc}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LLPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2440d0a05316692f503c3682dae52ad7}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM5\+LPEN}}))    == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaafa07cf3cfeac5be4071e52201dfcc7d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM6\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LLPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62b2ccd53d95ae6a6c75c8391f7b4d05}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM6\+LPEN}}))    == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga64c55482f4bb2cdb236796b18c28d786}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM7\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LLPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6eac447b3e4687a974d5f9ed1dbe18ff}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM7\+LPEN}}))    == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga5cc99570c53f54e236d951d4e00525ee}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM12\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LLPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaa6b550da989e71ca384d541cedf044}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM12\+LPEN}}))   == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gab81e27646b973bb95acac933c79c4522}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM13\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LLPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3007d5299d34189dfda9628cac6c5de}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM13\+LPEN}}))   == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gad93c4faee8e545c41c29bdf53aa866a6}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM14\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LLPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa27e8b30419812f1acc40869e3142aa6}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM14\+LPEN}}))   == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga4b5d0c823a0efc995389abaa7e8bef4a}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LLPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2c252c35ffab0045201434eba56f147}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+LPTIM1\+LPEN}}))  == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga38ba0cbb661739ca615881f2ecfcd1c4}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LLPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5df13ca0846a0c673b28287f13bd85c}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+SPI2\+LPEN}}))    == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga1cb97681bfd048c5adda494d33b18392}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LLPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9eef9d8a13dd58bebe5c8192b60c45a8}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+SPI3\+LPEN}}))    == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga9c6086aa8fadfd15c8024f9e00abe392}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPDIFRX\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LLPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga820f5364fc7ed7ba60df271fc92e9e48}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+SPDIFRXLPEN}})) == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gad83f4e02928278fc0d9373020a82f4e0}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LLPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabe36a3f782eea799f143dca68391589}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+USART2\+LPEN}}))  == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gad5c5c2cf7612ea68ae679de26f0bc26e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LLPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga948b7cbc869f4ffe0ce58ab498c956f1}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+USART3\+LPEN}}))  == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaf8226e0579e9204a426d86d21e6c1ee0}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LLPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fb4016746d25c4b950d247cb7e945b8}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+UART4\+LPEN}}))   == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gab5d9590d92d52ff1aaa141bc565c6f84}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART5\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LLPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga898df323796516b5ad36c8818b47a8a9}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+UART5\+LPEN}}))   == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga133208873edc0be1774bf4f3c224a2ac}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LLPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24914cf78f0c105abf27504c5caf6b60}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+I2\+C1\+LPEN}}))    == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga901cecc03cce495d9f01a7228a3bce1c}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LLPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a4ff70ae1de5f2225df510551106df5}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+I2\+C2\+LPEN}}))    == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga06401c2fc03285cb8a484569d0ec2f3a}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LLPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa184979ba9a71e9e9d9998710e18234}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+I2\+C3\+LPEN}}))    == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga13ddac274cda1dcd7017b16cf2bad5a9}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CEC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LLPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac08b55bf53b0da0964150352d18b9367}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+CECLPEN}}))     == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga5d3b944dd9166218818cd1bf16076c7f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC12\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LLPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2a7b8c4c9070092609fa5a7947ba08d}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+DAC12\+LPEN}}))   == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga0b97aa0da40ed7519b3ddeb8267cccd8}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART7\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LLPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2445cded8752deff2f768a2413db7c8}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+UART7\+LPEN}}))   == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaf2de27f622cf9f740a925dcf1b533bdd}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART8\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LLPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22acad3a190c49524f6f1e8afef53424}{RCC\+\_\+\+APB1\+LLPENR\+\_\+\+UART8\+LPEN}}))   == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gae42efe2b704fd28cb1111dc9661be826}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+HLPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa414c4f4149894d4eae6aa62a32797c0}{RCC\+\_\+\+APB1\+HLPENR\+\_\+\+CRSLPEN}}))     == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga7ba527b8f5c4a0cefb2aacb5a9d926f0}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SWPMI1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+HLPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf026bca8d70d13b75fc36bc683ea881a}{RCC\+\_\+\+APB1\+HLPENR\+\_\+\+SWPMILPEN}}))   == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaf1816902da3b642b59136e69e6e48cc4}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OPAMP\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+HLPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d4b34512895d8cc5e8f93b29ee2b375}{RCC\+\_\+\+APB1\+HLPENR\+\_\+\+OPAMPLPEN}}))   == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gab435aa267105d0d86b4ea3446f1ce47f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+MDIOS\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+HLPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d16e26e98b4526bf39bb366cbd15793}{RCC\+\_\+\+APB1\+HLPENR\+\_\+\+MDIOSLPEN}}))   == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga4903ead1ee0b00aa284d6e8c24d3c237}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FDCAN\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+HLPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f97ab90f44521985130dcebd1540bfe}{RCC\+\_\+\+APB1\+HLPENR\+\_\+\+FDCANLPEN}}))   == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga6ce02f1b2689c664010bebc2363d1db4}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82580245686c32761e8354fb174ba5dd}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM1\+LPEN}})
\begin{DoxyCompactList}\small\item\em ENABLE or disable the APB2 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga0b7b3e090b53ddcf951239d450c5d23e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM8\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a1a808f511ff563f05f32ad3ae6d7c1}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM8\+LPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga454514918be60a95069da332eb212712}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8b429bc8d52abd1ba3818a82542bb98}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART1\+LPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga47fc15bdbf943a0b7164d888f1811184}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART6\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b82eb1986da9ed32e6701d01fffe55d}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART6\+LPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga41997855b2cc7563c8ed0c9873d32daf}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c6729058e54f4b8f8ae01d5b3586aaa}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI1\+LPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaf66efe83b28ede4592f8bc8c4e10b8d3}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI4\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3abbbc5e7b28b72c8a9f0a0358d0b13}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI4\+LPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga3f40eb9b31422b08cb8b6bc7a9274e43}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM15\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32f7d28a4228ed339f5dfbb814a2f94c}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM15\+LPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga9d7cd1e7ba9c04c2a37cf547b07a27aa}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM16\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95ac4d610b382e247b3a9b42b1ac0ea5}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM16\+LPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaa4eb2686ca0bb9c4c816e7f708b03c1c}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM17\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga465029b7f5cf5af731f7350184235938}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM17\+LPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaf0183ac6107344a8dcc43e1ab795644b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI5\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga328b8ccda77ab9f0ce965888646df17c}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI5\+LPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaeb86a4570fd6d66626d25d45b7e9d86e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35b57d8d3404e6e7e2beed66a201e8fd}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SAI1\+LPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga7aedb3c7d37dfaf81cd3444982990e92}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2ba2e889e2ed2085c9300d83e8ddb88}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+DFSDM1\+LPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga990bf7664ac6c430c239eab292ec7ed5}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82580245686c32761e8354fb174ba5dd}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM1\+LPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga95ea11d39c41c23f619668ce078d4d8d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM8\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a1a808f511ff563f05f32ad3ae6d7c1}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM8\+LPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga75ec6abe2e15eaa24893a8cc83f4cb50}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8b429bc8d52abd1ba3818a82542bb98}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART1\+LPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga7df7a1b0a2e5d8b9318cf68de7665b3b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART6\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b82eb1986da9ed32e6701d01fffe55d}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART6\+LPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga2abe90eeb15890f45e28e8926bf70838}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c6729058e54f4b8f8ae01d5b3586aaa}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI1\+LPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga6953cffe3f6f2c92414df6c3ff07bb95}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI4\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3abbbc5e7b28b72c8a9f0a0358d0b13}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI4\+LPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga4e21e14c5cf621bcfc7d7cb248f5e11a}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM15\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32f7d28a4228ed339f5dfbb814a2f94c}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM15\+LPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaa98366992888d759ed4cd6734fd1e706}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM16\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95ac4d610b382e247b3a9b42b1ac0ea5}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM16\+LPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga9fd10178bcccbf50e734d39da1340cdf}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM17\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga465029b7f5cf5af731f7350184235938}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM17\+LPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga282b97b01275b2926059e1a9469c3aef}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI5\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga328b8ccda77ab9f0ce965888646df17c}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI5\+LPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga443ab84b0451a65d63416c0b8750a238}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35b57d8d3404e6e7e2beed66a201e8fd}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SAI1\+LPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga9065870baf7d1bcdaf8e3789d2a21d0e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2ba2e889e2ed2085c9300d83e8ddb88}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+DFSDM1\+LPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga0b265851c7557da6b372ff462819caa9}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82580245686c32761e8354fb174ba5dd}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM1\+LPEN}}))   != 0U)
\begin{DoxyCompactList}\small\item\em Get the enable or disable status of the APB2 peripheral clock during Low Poser (Sleep) mode. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga9a9f2ce9884285efd81f5fa66242cc9f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM8\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a1a808f511ff563f05f32ad3ae6d7c1}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM8\+LPEN}}))   != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga1059a391a514543547809a524b4cdf0d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8b429bc8d52abd1ba3818a82542bb98}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART1\+LPEN}})) != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga7699273dbae6749ce8debf9971c72ffc}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART6\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b82eb1986da9ed32e6701d01fffe55d}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART6\+LPEN}})) != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga2db4e1edb831584a39e791c16edfea28}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c6729058e54f4b8f8ae01d5b3586aaa}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI1\+LPEN}}))   != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga56ffeb3ac3595705bd1e8be895242943}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3abbbc5e7b28b72c8a9f0a0358d0b13}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI4\+LPEN}}))   != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga44817c5edd50805a6a4a101c463e2578}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM15\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32f7d28a4228ed339f5dfbb814a2f94c}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM15\+LPEN}}))  != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gacb9f81eb8d1fe44a89ac57c1fc3a5b2f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM16\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95ac4d610b382e247b3a9b42b1ac0ea5}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM16\+LPEN}}))  != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga29de4124122709afb5d1497b9de3926b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM17\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga465029b7f5cf5af731f7350184235938}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM17\+LPEN}}))  != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga25d02f053a40bef81c45562486cbaf8d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI5\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga328b8ccda77ab9f0ce965888646df17c}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI5\+LPEN}}))   != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga9104ce5c4edc990dbea591e10e221d76}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35b57d8d3404e6e7e2beed66a201e8fd}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SAI1\+LPEN}}))   != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaeb7cfaffc1d33f868990e53399c38466}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2ba2e889e2ed2085c9300d83e8ddb88}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+DFSDM1\+LPEN}})) != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga78a957797ebffd3e539bb4c833c29a3d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82580245686c32761e8354fb174ba5dd}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM1\+LPEN}}))   == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga605970ce7bf7802eba14e5edf27973f6}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM8\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a1a808f511ff563f05f32ad3ae6d7c1}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM8\+LPEN}}))   == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga2123ed8a27c8cf060899c1e7a923b8c8}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8b429bc8d52abd1ba3818a82542bb98}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART1\+LPEN}})) == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga3fe070ff84207cc0827889954947815d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART6\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b82eb1986da9ed32e6701d01fffe55d}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART6\+LPEN}})) == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gab9a82b96c7950398956ee6f58c3d5dda}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c6729058e54f4b8f8ae01d5b3586aaa}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI1\+LPEN}}))   == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gafaac663897775c9d6c6ed2f8dadafcf8}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3abbbc5e7b28b72c8a9f0a0358d0b13}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI4\+LPEN}}))   == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga0dd995c3eeef42487d978242fcc9327b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM15\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32f7d28a4228ed339f5dfbb814a2f94c}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM15\+LPEN}}))  == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga9b203fb1b015bc48bd3a707654d501ba}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM16\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95ac4d610b382e247b3a9b42b1ac0ea5}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM16\+LPEN}}))  == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga6907183c65e23c16e829a0a9cbeda1fb}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM17\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga465029b7f5cf5af731f7350184235938}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM17\+LPEN}}))  == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga87122c894f691156d000537b3e963e5d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI5\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga328b8ccda77ab9f0ce965888646df17c}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI5\+LPEN}}))   == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga260939535e89c796b23f9c79a23967e6}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35b57d8d3404e6e7e2beed66a201e8fd}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SAI1\+LPEN}}))   == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga70452f78490e8ec79583a7f20a72a300}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2ba2e889e2ed2085c9300d83e8ddb88}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+DFSDM1\+LPEN}})) == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga6e3a8ca9e554e3aa7aba57d034725655}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB4\+LPENR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac23b21b2aeb869505895cb53a1f68e5b}{RCC\+\_\+\+APB4\+LPENR\+\_\+\+SYSCFGLPEN}})
\begin{DoxyCompactList}\small\item\em ENABLE or disable the APB4 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gab94c265a4ca002e409bec72c7554cefb}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB4\+LPENR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fb2366ea1696063d9f2dc4535632942}{RCC\+\_\+\+APB4\+LPENR\+\_\+\+LPUART1\+LPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga01dbcba6b868c630282dd1d257f25311}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI6\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB4\+LPENR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a217b5150f345bf5afa912cb7ed9cb4}{RCC\+\_\+\+APB4\+LPENR\+\_\+\+SPI6\+LPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gac4953c32722168b9a7b9374a33ce322d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C4\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB4\+LPENR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65b8b4775e7cbf2753388ffc8e8d4777}{RCC\+\_\+\+APB4\+LPENR\+\_\+\+I2\+C4\+LPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga458e8b510bea25ae7b8ac85227583295}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB4\+LPENR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f8240478b48f40fc3a536b99d19015d}{RCC\+\_\+\+APB4\+LPENR\+\_\+\+LPTIM2\+LPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gad8ed5eb87e476b99c98c7918c34b7c1d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB4\+LPENR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dce0f312b509ec5bc288e6f7cb7abf5}{RCC\+\_\+\+APB4\+LPENR\+\_\+\+LPTIM3\+LPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga392c4fe607eae3a45ebd35146858669c}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+COMP12\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB4\+LPENR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga842ae609d4d8e22a40ff6a2be17c34d4}{RCC\+\_\+\+APB4\+LPENR\+\_\+\+COMP12\+LPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga45e9f2c9470e641323883e853e9105d6}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+VREF\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB4\+LPENR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81bcdf4072c0c8e11ddb75824bfdd8e8}{RCC\+\_\+\+APB4\+LPENR\+\_\+\+VREFLPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga88df2fc3db08b8e36f044f9a477fc176}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RTC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB4\+LPENR) $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2dd79b20f9b7b0f04aa6ab59ee002b0}{RCC\+\_\+\+APB4\+LPENR\+\_\+\+RTCAPBLPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga04863ff5c2174552387c549f0410df43}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB4\+LPENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac23b21b2aeb869505895cb53a1f68e5b}{RCC\+\_\+\+APB4\+LPENR\+\_\+\+SYSCFGLPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaea69ea8dcb91d9778c2d917ed1f4cf47}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB4\+LPENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fb2366ea1696063d9f2dc4535632942}{RCC\+\_\+\+APB4\+LPENR\+\_\+\+LPUART1\+LPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga11068bf054b592ea8e5b119ab0befe00}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI6\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB4\+LPENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a217b5150f345bf5afa912cb7ed9cb4}{RCC\+\_\+\+APB4\+LPENR\+\_\+\+SPI6\+LPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga6f6259ffb1496dc1499503f8fb07e97c}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C4\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB4\+LPENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65b8b4775e7cbf2753388ffc8e8d4777}{RCC\+\_\+\+APB4\+LPENR\+\_\+\+I2\+C4\+LPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga3a0712524061bcf92235794d83a84f9c}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB4\+LPENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f8240478b48f40fc3a536b99d19015d}{RCC\+\_\+\+APB4\+LPENR\+\_\+\+LPTIM2\+LPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga9b663d4793c921b3d1ffce0daf3bab05}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB4\+LPENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dce0f312b509ec5bc288e6f7cb7abf5}{RCC\+\_\+\+APB4\+LPENR\+\_\+\+LPTIM3\+LPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaa1a947e4280fa738b1fe5d7fd7f3a8a8}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+COMP12\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB4\+LPENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga842ae609d4d8e22a40ff6a2be17c34d4}{RCC\+\_\+\+APB4\+LPENR\+\_\+\+COMP12\+LPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga8dd40df7093d14722124999c9d163e50}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+VREF\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB4\+LPENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81bcdf4072c0c8e11ddb75824bfdd8e8}{RCC\+\_\+\+APB4\+LPENR\+\_\+\+VREFLPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga4ab0cf422d99e8e9558387a53c4f0faa}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RTC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB4\+LPENR) \&= $\sim$ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2dd79b20f9b7b0f04aa6ab59ee002b0}{RCC\+\_\+\+APB4\+LPENR\+\_\+\+RTCAPBLPEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga0e518b9a088d789d700d121db458403a}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB4\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac23b21b2aeb869505895cb53a1f68e5b}{RCC\+\_\+\+APB4\+LPENR\+\_\+\+SYSCFGLPEN}}))  != 0U)
\begin{DoxyCompactList}\small\item\em Get the enable or disable status of the APB4 peripheral clock during Low Poser (Sleep) mode. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gabfabd5ae7c0d36c5971387ed58059f67}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB4\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fb2366ea1696063d9f2dc4535632942}{RCC\+\_\+\+APB4\+LPENR\+\_\+\+LPUART1\+LPEN}})) != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaa94ae1e15ebd96821bed1f8d516872f7}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI6\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB4\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a217b5150f345bf5afa912cb7ed9cb4}{RCC\+\_\+\+APB4\+LPENR\+\_\+\+SPI6\+LPEN}}))    != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga06b54222bdf37fafcfa3eaf1df9c9f86}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB4\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65b8b4775e7cbf2753388ffc8e8d4777}{RCC\+\_\+\+APB4\+LPENR\+\_\+\+I2\+C4\+LPEN}}))    != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga448c06537741a356609e5f9dfa27509e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB4\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f8240478b48f40fc3a536b99d19015d}{RCC\+\_\+\+APB4\+LPENR\+\_\+\+LPTIM2\+LPEN}}))  != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaf946200af5edff168dc7be8ea0e03b15}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB4\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dce0f312b509ec5bc288e6f7cb7abf5}{RCC\+\_\+\+APB4\+LPENR\+\_\+\+LPTIM3\+LPEN}}))  != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga41eac71f0342b8a8c7eb590fec286e9f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+COMP12\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB4\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga842ae609d4d8e22a40ff6a2be17c34d4}{RCC\+\_\+\+APB4\+LPENR\+\_\+\+COMP12\+LPEN}}))  != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gab66a966201197e0ea49eb02773a30a25}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+VREF\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB4\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81bcdf4072c0c8e11ddb75824bfdd8e8}{RCC\+\_\+\+APB4\+LPENR\+\_\+\+VREFLPEN}}))    != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga9bfdf9d711e4cbf9f9027ddac1dbe4b4}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RTC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB4\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2dd79b20f9b7b0f04aa6ab59ee002b0}{RCC\+\_\+\+APB4\+LPENR\+\_\+\+RTCAPBLPEN}}))  != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga564fe78887dba5a7da7da1b9f2ffb372}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB4\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac23b21b2aeb869505895cb53a1f68e5b}{RCC\+\_\+\+APB4\+LPENR\+\_\+\+SYSCFGLPEN}}))  == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga7710f33531a498c0def848039e06827a}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB4\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fb2366ea1696063d9f2dc4535632942}{RCC\+\_\+\+APB4\+LPENR\+\_\+\+LPUART1\+LPEN}})) == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga260929e1f658f1f9f7589abf0a54a903}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI6\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB4\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a217b5150f345bf5afa912cb7ed9cb4}{RCC\+\_\+\+APB4\+LPENR\+\_\+\+SPI6\+LPEN}}))    == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga73a6c540dbeb7699b176f0a86f5bce2e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB4\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65b8b4775e7cbf2753388ffc8e8d4777}{RCC\+\_\+\+APB4\+LPENR\+\_\+\+I2\+C4\+LPEN}}))    == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga65f3f62a0fb9aa17dd0ff5e4effa5844}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB4\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f8240478b48f40fc3a536b99d19015d}{RCC\+\_\+\+APB4\+LPENR\+\_\+\+LPTIM2\+LPEN}}))  == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gabdf84d1ac3080ff253b46394c27a0a90}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB4\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dce0f312b509ec5bc288e6f7cb7abf5}{RCC\+\_\+\+APB4\+LPENR\+\_\+\+LPTIM3\+LPEN}}))  == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga2077836bb17a4f47f3d0cd43612af4a0}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+COMP12\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB4\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga842ae609d4d8e22a40ff6a2be17c34d4}{RCC\+\_\+\+APB4\+LPENR\+\_\+\+COMP12\+LPEN}}))  == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gab1dba9ff04cc491a3d4c7730e45aa288}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+VREF\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB4\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81bcdf4072c0c8e11ddb75824bfdd8e8}{RCC\+\_\+\+APB4\+LPENR\+\_\+\+VREFLPEN}}))    == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga930107f543859fab6fb3fdf3634321f6}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RTC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB4\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2dd79b20f9b7b0f04aa6ab59ee002b0}{RCC\+\_\+\+APB4\+LPENR\+\_\+\+RTCAPBLPEN}}))  == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga0b407a9e7c3eda603326c29e57d065e4}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HSI\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+STATE\+\_\+\+\_\+)~                  \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\+\_\+\+REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4fcacf94a97f7d49a70e089b39cf474}{RCC\+\_\+\+CR\+\_\+\+HSION}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fc0a415e8fd2af09b0fcb0fa2d4c2e9}{RCC\+\_\+\+CR\+\_\+\+HSIDIV}} , (uint32\+\_\+t)(\+\_\+\+\_\+\+STATE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Enable or disable peripheral bus clock when D3 domain is in DRUN. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga8850afc9537ef7183af070aa77e26481}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+HSI\+\_\+\+DIVIDER}}()~((uint32\+\_\+t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fc0a415e8fd2af09b0fcb0fa2d4c2e9}{RCC\+\_\+\+CR\+\_\+\+HSIDIV}})))
\begin{DoxyCompactList}\small\item\em Macro to get the HSI divider. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaab944f562b53fc74bcc0e4958388fd42}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HSI\+\_\+\+ENABLE}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4fcacf94a97f7d49a70e089b39cf474}{RCC\+\_\+\+CR\+\_\+\+HSION}})
\begin{DoxyCompactList}\small\item\em Macros to enable or disable the Internal High Speed oscillator (HSI). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga0c0dc8bc0ef58703782f45b4e487c031}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HSI\+\_\+\+DISABLE}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4fcacf94a97f7d49a70e089b39cf474}{RCC\+\_\+\+CR\+\_\+\+HSION}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga7bccced288554b8598110b465701fad0}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HSI\+\_\+\+CALIBRATIONVALUE\+\_\+\+ADJUST}}(\+\_\+\+\_\+\+HSICalibration\+Value\+\_\+\+\_\+)~               \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\+\_\+\+REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$HSICFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4142773cbc937f72e59f77ea1b8128c2}{RCC\+\_\+\+HSICFGR\+\_\+\+HSITRIM}}, (uint32\+\_\+t)(\+\_\+\+\_\+\+HSICalibration\+Value\+\_\+\+\_\+) $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga210c926d535d7c2623293eeaa2d80fa2}{RCC\+\_\+\+HSICFGR\+\_\+\+HSITRIM\+\_\+\+Pos}});
\begin{DoxyCompactList}\small\item\em Macro to adjust the Internal High Speed oscillator (HSI) calibration value. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gae069a430441e0547d753a7b47feaebd1}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HSISTOP\+\_\+\+ENABLE}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9172ae30b26b2daad9442579b8e2dd0}{RCC\+\_\+\+CR\+\_\+\+HSIKERON}})
\begin{DoxyCompactList}\small\item\em Macros to enable or disable the force of the Internal High Speed oscillator (HSI) in STOP mode to be quickly available as kernel clock for some peripherals. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaca5ca4b6c2cbd0e638b4c3b8b71cbc61}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HSISTOP\+\_\+\+DISABLE}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9172ae30b26b2daad9442579b8e2dd0}{RCC\+\_\+\+CR\+\_\+\+HSIKERON}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga93d851ecdcd6c910044b0533261945f3}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HSI48\+\_\+\+ENABLE}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca95d519a1d398b417e5ce4b3fd14c51}{RCC\+\_\+\+CR\+\_\+\+HSI48\+ON}});
\begin{DoxyCompactList}\small\item\em Macro to enable or disable the Internal High Speed oscillator for USB (HSI48). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga963c000b8bce770c16acb68476919120}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HSI48\+\_\+\+DISABLE}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca95d519a1d398b417e5ce4b3fd14c51}{RCC\+\_\+\+CR\+\_\+\+HSI48\+ON}});
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaa84c473d288b2cd3f4e651ffedb24bf2}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CSI\+\_\+\+ENABLE}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3b501eadb2c4fd9aa2a9c32502e5653}{RCC\+\_\+\+CR\+\_\+\+CSION}})
\begin{DoxyCompactList}\small\item\em Macros to enable or disable the Internal oscillator (CSI). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga38ba86c735ee6c2c84eb4a3db654dd91}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CSI\+\_\+\+DISABLE}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3b501eadb2c4fd9aa2a9c32502e5653}{RCC\+\_\+\+CR\+\_\+\+CSION}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga54e1aa79a9bcfa75e52f2125d45ebb45}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CSI\+\_\+\+CALIBRATIONVALUE\+\_\+\+ADJUST}}(\+\_\+\+\_\+\+CSICalibration\+Value\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Macro Adjusts the Internal oscillator (CSI) calibration value. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gabd28d1ef7255a06b8a2aa9d478a175df}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CSISTOP\+\_\+\+ENABLE}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1ce8304061c77e829afaa5f2abc4711}{RCC\+\_\+\+CR\+\_\+\+CSIKERON}})
\begin{DoxyCompactList}\small\item\em Macros to enable or disable the force of the Low-\/power Internal oscillator (CSI) in STOP mode to be quickly available as kernel clock for USARTs and I2\+Cs. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaf2e8867dca9dc1487419487025317839}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CSISTOP\+\_\+\+DISABLE}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1ce8304061c77e829afaa5f2abc4711}{RCC\+\_\+\+CR\+\_\+\+CSIKERON}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga560de8b8991db4a296de878a7a8aa58b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LSI\+\_\+\+ENABLE}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CSR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga803cbf97bda1ebaf9afee2a3c9f0851b}{RCC\+\_\+\+CSR\+\_\+\+LSION}})
\begin{DoxyCompactList}\small\item\em Macros to enable or disable the Internal Low Speed oscillator (LSI). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga4f96095bb4acda60b7f66d5d927da181}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LSI\+\_\+\+DISABLE}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CSR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga803cbf97bda1ebaf9afee2a3c9f0851b}{RCC\+\_\+\+CSR\+\_\+\+LSION}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaa3d98648399f15d02645ef84f6ca8e4b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HSE\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+STATE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Macro to configure the External High Speed oscillator ({\bfseries{HSE}}). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___l_s_e___configuration_ga6b2b48f429e347c1c9c469122c64798b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LSE\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+STATE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Macro to configure the External Low Speed oscillator (LSE). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gab7cc36427c31da645a0e38e181f8ce0f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RTC\+\_\+\+ENABLE}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$BDCR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79ea6f2df75f09b17df9582037ed6a53}{RCC\+\_\+\+BDCR\+\_\+\+RTCEN}})
\begin{DoxyCompactList}\small\item\em Macros to enable or disable the the RTC clock. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaab5eeb81fc9f0c8d4450069f7a751855}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RTC\+\_\+\+DISABLE}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$BDCR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79ea6f2df75f09b17df9582037ed6a53}{RCC\+\_\+\+BDCR\+\_\+\+RTCEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga7e10e306e7d9f3cd59d30dcb2c9cf61d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RTC\+\_\+\+CLKPRESCALER}}(\+\_\+\+\_\+\+RTCCLKSource\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Macros to configure the RTC clock (RTCCLK). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga2b1e5349631886f29040d7a31c002718}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RTC\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+RTCCLKSource\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gad40d00ff1c984ebd011ea9f6e7f93c44}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+RTC\+\_\+\+SOURCE}}()~((uint32\+\_\+t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$BDCR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe30dbd38f6456990ee641648bc05d40}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL}})))
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga3bf7da608ff985873ca8e248fb1dc4f0}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BACKUPRESET\+\_\+\+FORCE}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$BDCR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b85b3ab656dfa2809b15e6e530c17a2}{RCC\+\_\+\+BDCR\+\_\+\+BDRST}})
\begin{DoxyCompactList}\small\item\em Macros to force or release the Backup domain reset. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga14f32622c65f4ae239ba8cb00d510321}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BACKUPRESET\+\_\+\+RELEASE}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$BDCR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b85b3ab656dfa2809b15e6e530c17a2}{RCC\+\_\+\+BDCR\+\_\+\+BDRST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaaf196a2df41b0bcbc32745c2b218e696}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLL\+\_\+\+ENABLE}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cad9a81f5c5544f46c742ae1aa64ae2}{RCC\+\_\+\+CR\+\_\+\+PLL1\+ON}})
\begin{DoxyCompactList}\small\item\em Macros to enable or disable the main PLL. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga718a6afcb1492cc2796be78445a7d5ab}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLL\+\_\+\+DISABLE}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cad9a81f5c5544f46c742ae1aa64ae2}{RCC\+\_\+\+CR\+\_\+\+PLL1\+ON}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga3b91ed3c583825f511ad281054186fee}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLLCLKOUT\+\_\+\+ENABLE}}(\+\_\+\+\_\+\+RCC\+\_\+\+PLL1\+Clock\+Out\+\_\+\+\_\+)~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$PLLCFGR, (\+\_\+\+\_\+\+RCC\+\_\+\+PLL1\+Clock\+Out\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Enables or disables each clock output (PLL\+\_\+\+P\+\_\+\+CLK, PLL\+\_\+\+Q\+\_\+\+CLK, PLL\+\_\+\+R\+\_\+\+CLK) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gad5e1cc5aa5e64ef76506478bf3f23e1d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLLCLKOUT\+\_\+\+DISABLE}}(\+\_\+\+\_\+\+RCC\+\_\+\+PLL1\+Clock\+Out\+\_\+\+\_\+)~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$PLLCFGR, (\+\_\+\+\_\+\+RCC\+\_\+\+PLL1\+Clock\+Out\+\_\+\+\_\+))
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga55ff917129b4eafb127d90ba35a0ce0e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLLFRACN\+\_\+\+ENABLE}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$PLLCFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacccc906cb3df07252188f3f032dab36a}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLL1\+FRACEN}})
\begin{DoxyCompactList}\small\item\em Enables or disables Fractional Part Of The Multiplication Factor of PLL1 VCO. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gad7afed1d1075825e286f7880b8f72dd1}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLLFRACN\+\_\+\+DISABLE}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$PLLCFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacccc906cb3df07252188f3f032dab36a}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLL1\+FRACEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga69b310a74311ec6719ab9463ecaebcb9}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLL\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+RCC\+\_\+\+PLLSOURCE\+\_\+\+\_\+,  \+\_\+\+\_\+\+PLLM1\+\_\+\+\_\+,  \+\_\+\+\_\+\+PLLN1\+\_\+\+\_\+,  \+\_\+\+\_\+\+PLLP1\+\_\+\+\_\+,  \+\_\+\+\_\+\+PLLQ1\+\_\+\+\_\+,  \+\_\+\+\_\+\+PLLR1\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Macro to configures the main PLL clock source, multiplication and division factors. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaf9a8466f991888332ec978dc92c62d7d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLL\+\_\+\+PLLSOURCE\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+PLLSOURCE\+\_\+\+\_\+)~\mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\+\_\+\+REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$PLLCKSELR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga575ca1449a059bb26ab0b0b55db24311}{RCC\+\_\+\+PLLCKSELR\+\_\+\+PLLSRC}}, (\+\_\+\+\_\+\+PLLSOURCE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the PLLs clock source. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaa7662098d7459db3e7888ed8e60c88c6}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLLFRACN\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+RCC\+\_\+\+PLL1\+FRACN\+\_\+\+\_\+)~\mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\+\_\+\+REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$PLL1\+FRACR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeffe166d187ebffffc8a3d6cbee864ea}{RCC\+\_\+\+PLL1\+FRACR\+\_\+\+FRACN1}}, (uint32\+\_\+t)(\+\_\+\+\_\+\+RCC\+\_\+\+PLL1\+FRACN\+\_\+\+\_\+) $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43aff0df2354bc2b16c810793d8a94bd}{RCC\+\_\+\+PLL1\+FRACR\+\_\+\+FRACN1\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Macro to configures the main PLL clock Fractional Part Of The Multiplication Factor. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga3c75fa8ed4bf3c61dd2ac24b41da6f6d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLL\+\_\+\+VCIRANGE}}(\+\_\+\+\_\+\+RCC\+\_\+\+PLL1\+VCIRange\+\_\+\+\_\+)~                  \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\+\_\+\+REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$PLLCFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3c12993eb7784047984425fd50589f9}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLL1\+RGE}}, (\+\_\+\+\_\+\+RCC\+\_\+\+PLL1\+VCIRange\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to select the PLL1 reference frequency range. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga1cfc604e0630d8556dd383cf3d50b9e8}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLL\+\_\+\+VCORANGE}}(\+\_\+\+\_\+\+RCC\+\_\+\+PLL1\+VCORange\+\_\+\+\_\+)~                  \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\+\_\+\+REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$PLLCFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b4721f452904f3d6b746023e56b52ea}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLL1\+VCOSEL}}, (\+\_\+\+\_\+\+RCC\+\_\+\+PLL1\+VCORange\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to select the PLL1 reference frequency range. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gac99c2453d9e77c8b457acc0210e754c2}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+SYSCLK\+\_\+\+SOURCE}}()~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CFGR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15bf2269500dc97e137315f44aa015c9}{RCC\+\_\+\+CFGR\+\_\+\+SWS}}))
\begin{DoxyCompactList}\small\item\em Macro to get the clock source used as system clock. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga32f72b8c5b7e97b415867c57f9fafed6}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCLK\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+RCC\+\_\+\+SYSCLKSOURCE\+\_\+\+\_\+)~\mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\+\_\+\+REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0eea5e5f7743a7e8995b8beeb18355c1}{RCC\+\_\+\+CFGR\+\_\+\+SW}}, (\+\_\+\+\_\+\+RCC\+\_\+\+SYSCLKSOURCE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the system clock source. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga3ea1390f8124e2b3b8d53e95541d6e53}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+PLL\+\_\+\+OSCSOURCE}}()~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$PLLCKSELR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga575ca1449a059bb26ab0b0b55db24311}{RCC\+\_\+\+PLLCKSELR\+\_\+\+PLLSRC}}))
\begin{DoxyCompactList}\small\item\em Macro to get the oscillator used as PLL clock source. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___m_c_ox___clock___config_ga7e5f7f1efc92794b6f0e96068240b45e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+MCO1\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+MCOCLKSOURCE\+\_\+\+\_\+,  \+\_\+\+\_\+\+MCODIV\+\_\+\+\_\+)~                 \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\+\_\+\+REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CFGR, (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26eb4a66eeff0ba17e9d2a06cf937ca4}{RCC\+\_\+\+CFGR\+\_\+\+MCO1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23171ca70972a106109a6e0804385ec5}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE}}), ((\+\_\+\+\_\+\+MCOCLKSOURCE\+\_\+\+\_\+) $\vert$ (\+\_\+\+\_\+\+MCODIV\+\_\+\+\_\+)))
\begin{DoxyCompactList}\small\item\em Macro to configure the MCO1 clock. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___m_c_ox___clock___config_gabb7360422910dd65312786fc49722d25}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+MCO2\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+MCOCLKSOURCE\+\_\+\+\_\+,  \+\_\+\+\_\+\+MCODIV\+\_\+\+\_\+)~    \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\+\_\+\+REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CFGR, (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga022248a1167714f4d847b89243dc5244}{RCC\+\_\+\+CFGR\+\_\+\+MCO2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae387252f29b6f98cc1fffc4fa0719b6e}{RCC\+\_\+\+CFGR\+\_\+\+MCO2\+PRE}}), ((\+\_\+\+\_\+\+MCOCLKSOURCE\+\_\+\+\_\+) $\vert$ ((\+\_\+\+\_\+\+MCODIV\+\_\+\+\_\+) $<$$<$ 7)));
\begin{DoxyCompactList}\small\item\em Macro to configure the MCO2 clock. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gad6731530ebbbcc0696e9bd94eb0d2724}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LSEDRIVE\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+LSEDRIVE\+\_\+\+\_\+)~               \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\+\_\+\+REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$BDCR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9e761cf5e09906a38e9c7e8e750514c}{RCC\+\_\+\+BDCR\+\_\+\+LSEDRV}}, (uint32\+\_\+t)(\+\_\+\+\_\+\+LSEDRIVE\+\_\+\+\_\+));
\begin{DoxyCompactList}\small\item\em Macro to configure the External Low Speed oscillator (LSE) drive capability. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gada37410b216acbb9cd062f17c585517b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WAKEUPSTOP\+\_\+\+CLK\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+RCC\+\_\+\+STOPWUCLK\+\_\+\+\_\+)~                  \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\+\_\+\+REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga623e4f1eb613f4793d3d500c1cfd746a}{RCC\+\_\+\+CFGR\+\_\+\+STOPWUCK}}, (\+\_\+\+\_\+\+RCC\+\_\+\+STOPWUCLK\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the wake up from stop clock. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gae392379f2184e3e299cfe4f31d603ca3}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+KERWAKEUPSTOP\+\_\+\+CLK\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+RCC\+\_\+\+STOPKERWUCLK\+\_\+\+\_\+)~                  \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\+\_\+\+REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfc89cbee6dc0e89e1c453fbfea80bd2}{RCC\+\_\+\+CFGR\+\_\+\+STOPKERWUCK}}, (\+\_\+\+\_\+\+RCC\+\_\+\+STOPKERWUCLK\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the Kernel wake up from stop clock. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___flags___interrupts___management_ga180fb20a37b31a6e4f7e59213a6c0405}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ENABLE\+\_\+\+IT}}(\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CIER, (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Enable RCC interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gafc4df8cd4df0a529d11f18bf1f7e9f50}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DISABLE\+\_\+\+IT}}(\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CIER, (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Disable RCC interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___flags___interrupts___management_ga9d8ab157f58045b8daf8136bee54f139}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CLEAR\+\_\+\+IT}}(\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CICR = (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Clear the RCC\textquotesingle{}s interrupt pending bits. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___flags___interrupts___management_ga134af980b892f362c05ae21922cd828d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+IT}}(\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CIFR \& (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)) == (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Check the RCC\textquotesingle{}s interrupt has occurred or not. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gaf28c11b36035ef1e27883ff7ee2c46b0}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CLEAR\+\_\+\+RESET\+\_\+\+FLAGS}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$RSR $\vert$= \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb4c5ba1c2b4a8793405eb9019194268}{RCC\+\_\+\+RSR\+\_\+\+RMVF}})
\begin{DoxyCompactList}\small\item\em Set RMVF bit to clear the reset flags. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___flags___interrupts___management_ga80017c6bf8a5c6f53a1a21bb8db93a82}{RCC\+\_\+\+FLAG\+\_\+\+MASK}}~((uint8\+\_\+t)0x1F)
\begin{DoxyCompactList}\small\item\em Check RCC flag is set or not. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gae2d7d461630562bf2a2ddb31b1f96449}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+FLAG}}(\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga4249cf06f1a18ad29e2e6773fc621cc5}{RCC\+\_\+\+GET\+\_\+\+PLL\+\_\+\+OSCSOURCE}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$PLLCKSELR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga575ca1449a059bb26ab0b0b55db24311}{RCC\+\_\+\+PLLCKSELR\+\_\+\+PLLSRC}}) $>$$>$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad103838eabddea24fddd04ca2900c936}{RCC\+\_\+\+PLLCKSELR\+\_\+\+PLLSRC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___private___constants_gac0cd4ed24fa948844e1a40b12c450f32}{HSE\+\_\+\+TIMEOUT\+\_\+\+VALUE}}~\mbox{\hyperlink{stm32h7xx__hal__conf_8h_a68ecbc9b0a1a40a1ec9d18d5e9747c4f}{HSE\+\_\+\+STARTUP\+\_\+\+TIMEOUT}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___private___constants_gad9e56670dcbbe9dbc3a8971b36bbec58}{HSI\+\_\+\+TIMEOUT\+\_\+\+VALUE}}~(2U)    /$\ast$ 2 ms $\ast$/
\item 
\#define \mbox{\hyperlink{group___r_c_c___private___constants_ga74c428476bf09522ab368920c9743fd2}{HSI48\+\_\+\+TIMEOUT\+\_\+\+VALUE}}~(2U)    /$\ast$ 2 ms $\ast$/
\item 
\#define \mbox{\hyperlink{group___r_c_c___private___constants_gaea1c07a1c2fb29b7bbeae3152dcc0341}{CSI\+\_\+\+TIMEOUT\+\_\+\+VALUE}}~(2U)    /$\ast$ 2 ms $\ast$/
\item 
\#define \mbox{\hyperlink{group___r_c_c___private___constants_gad52c7f624c88b0c82ab41b9dbd2b347f}{LSI\+\_\+\+TIMEOUT\+\_\+\+VALUE}}~(2U)    /$\ast$ 2 ms $\ast$/
\item 
\#define \mbox{\hyperlink{group___r_c_c___private___constants_gad54d8ad9b3511329efee38b3ad0665de}{PLL\+\_\+\+TIMEOUT\+\_\+\+VALUE}}~(2U)    /$\ast$ 2 ms $\ast$/
\item 
\#define \mbox{\hyperlink{group___r_c_c___private___constants_gab3caadc0f23d394d1033aba55d31fcdc}{CLOCKSWITCH\+\_\+\+TIMEOUT\+\_\+\+VALUE}}~(5000U) /$\ast$ 5 s  $\ast$/
\item 
\#define \mbox{\hyperlink{group___r_c_c___private___constants_gae578b5efd6bd38193ab426ce65cb77b1}{RCC\+\_\+\+DBP\+\_\+\+TIMEOUT\+\_\+\+VALUE}}~(100U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___private___constants_gafe8ed1c0ca0e1c17ea69e09391498cc7}{RCC\+\_\+\+LSE\+\_\+\+TIMEOUT\+\_\+\+VALUE}}~\mbox{\hyperlink{stm32h7xx__hal__conf_8h_a85e6fc812dc26f7161a04be2568a5462}{LSE\+\_\+\+STARTUP\+\_\+\+TIMEOUT}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga3da0bb3923503cb8e84e5bd75912fbb8}{IS\+\_\+\+RCC\+\_\+\+OSCILLATORTYPE}}(OSCILLATOR)
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga287bbcafd73d07ec915c2f793301908a}{IS\+\_\+\+RCC\+\_\+\+HSE}}(HSE)
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga95d2678bf8f46e932e7cba75619a4d2c}{IS\+\_\+\+RCC\+\_\+\+LSE}}(LSE)
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga9d2bad5b4ad9ba8fb224ddbd949c27d6}{IS\+\_\+\+RCC\+\_\+\+HSI}}(HSI)
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga87cb017c40c63651af966309b70bf88a}{IS\+\_\+\+RCC\+\_\+\+HSI48}}(HSI48)~(((HSI48) == \mbox{\hyperlink{group___r_c_c___h_s_i48___config_ga5a653d6f271d56c96b63e02468ed3b65}{RCC\+\_\+\+HSI48\+\_\+\+OFF}}) $\vert$$\vert$ ((HSI48) == \mbox{\hyperlink{group___r_c_c___h_s_i48___config_gabfc9b19a84e1ac8bee6ff607afc10b0d}{RCC\+\_\+\+HSI48\+\_\+\+ON}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_gaaa7381dd9821c69346ce64453863b786}{IS\+\_\+\+RCC\+\_\+\+LSI}}(LSI)~(((LSI) == \mbox{\hyperlink{group___r_c_c___l_s_i___config_gaa1710927d79a2032f87f039c4a27356a}{RCC\+\_\+\+LSI\+\_\+\+OFF}}) $\vert$$\vert$ ((LSI) == \mbox{\hyperlink{group___r_c_c___l_s_i___config_ga6b364ac3500e60b6bff695ee518c87d6}{RCC\+\_\+\+LSI\+\_\+\+ON}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_gaf62b4757433d3aeb751491cf6ddc189f}{IS\+\_\+\+RCC\+\_\+\+CSI}}(CSI)~(((CSI) == \mbox{\hyperlink{group___r_c_c___c_s_i___config_ga484f6b4b798edd46671980a25ae00e72}{RCC\+\_\+\+CSI\+\_\+\+OFF}}) $\vert$$\vert$ ((CSI) == \mbox{\hyperlink{group___r_c_c___c_s_i___config_gacd0c6e9d10d8d059ab7915a45176e423}{RCC\+\_\+\+CSI\+\_\+\+ON}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga373b85039eb8036373fe80948c153ee0}{IS\+\_\+\+RCC\+\_\+\+PLL}}(PLL)
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_gae1aef66aae2c0374be3c7c62d389282f}{IS\+\_\+\+RCC\+\_\+\+PLLSOURCE}}(SOURCE)
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga99e364438d03030e80e9ddcc2f964509}{IS\+\_\+\+RCC\+\_\+\+PLLRGE\+\_\+\+VALUE}}(VALUE)
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga839a2381e5e15dabdbd859c14a0fe3d2}{IS\+\_\+\+RCC\+\_\+\+PLLVCO\+\_\+\+VALUE}}(VALUE)~(((VALUE) == \mbox{\hyperlink{group___r_c_c___p_l_l1___v_c_o___range_gab9f42e0ea12b12be4d96087227da031c}{RCC\+\_\+\+PLL1\+VCOWIDE}}) $\vert$$\vert$ ((VALUE) == \mbox{\hyperlink{group___r_c_c___p_l_l1___v_c_o___range_ga9ffd241a51b2f20bf7275a014e536477}{RCC\+\_\+\+PLL1\+VCOMEDIUM}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga5206be7b66589b81309ee462699c6b11}{IS\+\_\+\+RCC\+\_\+\+PLLFRACN\+\_\+\+VALUE}}(VALUE)~((VALUE) $<$= 8191U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga8db327c085e20aeb673a9784f8508597}{IS\+\_\+\+RCC\+\_\+\+PLLM\+\_\+\+VALUE}}(VALUE)~((1U $<$= (VALUE)) \&\& ((VALUE) $<$= 63U))
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga12835741fbedd278ad1e91abebe00837}{IS\+\_\+\+RCC\+\_\+\+PLLN\+\_\+\+VALUE}}(VALUE)~((4U $<$= (VALUE)) \&\& ((VALUE) $<$= 512U))
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_gad808f83505f4e802e5bafab7831f0235}{IS\+\_\+\+RCC\+\_\+\+PLLP\+\_\+\+VALUE}}(VALUE)~((1U $<$= (VALUE)) \&\& ((VALUE) $<$= 128U))
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_gad66dbe75bf8ab2b64b200e796281a851}{IS\+\_\+\+RCC\+\_\+\+PLLQ\+\_\+\+VALUE}}(VALUE)~((1U $<$= (VALUE)) \&\& ((VALUE) $<$= 128U))
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga73abbfc3c2f9e5e3621a6d8321c88c3b}{IS\+\_\+\+RCC\+\_\+\+PLLR\+\_\+\+VALUE}}(VALUE)~((1U $<$= (VALUE)) \&\& ((VALUE) $<$= 128U))
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga07b364b5bfc3e347da9b5dbb84f81809}{IS\+\_\+\+RCC\+\_\+\+PLLCLOCKOUT\+\_\+\+VALUE}}(VALUE)
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_gaedf7abbab300ed340b88d5f665910707}{IS\+\_\+\+RCC\+\_\+\+CLOCKTYPE}}(CLK)~((1U $<$= (CLK)) \&\& ((CLK) $<$= 0x3\+FU))
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga0797bfc445903525324cbd06a6cebbd2}{IS\+\_\+\+RCC\+\_\+\+SYSCLKSOURCE}}(SOURCE)
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga7c7dfc41a7f7f051286393bb468dabe0}{IS\+\_\+\+RCC\+\_\+\+SYSCLK}}(SYSCLK)
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga6e9f1c193a2f41bcb3c2f7fa8459b5b3}{IS\+\_\+\+RCC\+\_\+\+HCLK}}(HCLK)
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga94982534527278010cd63b036d38557c}{IS\+\_\+\+RCC\+\_\+\+CDPCLK1}}(CDPCLK1)
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga4fac8fd59f31b2e9a55e49bf3664efd9}{IS\+\_\+\+RCC\+\_\+\+D1\+PCLK1}}~\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga94982534527278010cd63b036d38557c}{IS\+\_\+\+RCC\+\_\+\+CDPCLK1}}  /$\ast$ for legacy compatibility between H7 lines $\ast$/
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga996af6fee7a02b51ed472e9819e9c2b8}{IS\+\_\+\+RCC\+\_\+\+PCLK1}}(PCLK1)
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_gae3cd45124620ae28e71fbdb91afd0c02}{IS\+\_\+\+RCC\+\_\+\+PCLK2}}(PCLK2)
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga1842759b9678d7a014294edd5a9813fa}{IS\+\_\+\+RCC\+\_\+\+SRDPCLK1}}(SRDPCLK1)
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga1f858833fa3728e6e823d666c3d42ee4}{IS\+\_\+\+RCC\+\_\+\+D3\+PCLK1}}~\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga1842759b9678d7a014294edd5a9813fa}{IS\+\_\+\+RCC\+\_\+\+SRDPCLK1}} /$\ast$ for legacy compatibility between H7 lines$\ast$/
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_gad15919da708f31ad296809804307df1d}{IS\+\_\+\+RCC\+\_\+\+RTCCLKSOURCE}}(SOURCE)
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_gaac2d2f9b0c3e2f4fbe2131d779080964}{IS\+\_\+\+RCC\+\_\+\+MCO}}(MCOx)~(((MCOx) == \mbox{\hyperlink{group___r_c_c___m_c_o___index_ga152dd1ae9455e528526c4e23a817937b}{RCC\+\_\+\+MCO1}}) $\vert$$\vert$ ((MCOx) == \mbox{\hyperlink{group___r_c_c___m_c_o___index_ga248f59fc2868f83bea4f2d182edcdf4c}{RCC\+\_\+\+MCO2}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga073031d9c90c555f7874912b7e4905f6}{IS\+\_\+\+RCC\+\_\+\+MCO1\+SOURCE}}(SOURCE)
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga99f4a9acbacb5e4d2b27bb9f4f2c0a2f}{IS\+\_\+\+RCC\+\_\+\+MCO2\+SOURCE}}(SOURCE)
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga152403e1f22fd14bb9a5d86406fe593f}{IS\+\_\+\+RCC\+\_\+\+MCODIV}}(DIV)
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_gaa27dea5bb62b26d0881e649770252158}{IS\+\_\+\+RCC\+\_\+\+FLAG}}(FLAG)
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga30ac800deb0d24eb3e2f929571e7efe8}{IS\+\_\+\+RCC\+\_\+\+HSICALIBRATION\+\_\+\+VALUE}}(VALUE)~((VALUE) $<$= 0x7\+FU)
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga059fb6f33fe25d512289cc5151962c24}{IS\+\_\+\+RCC\+\_\+\+CSICALIBRATION\+\_\+\+VALUE}}(VALUE)~((VALUE) $<$= 0x3\+FU)
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga861e69393015a4ea785b7ddd5c6e3f0c}{IS\+\_\+\+RCC\+\_\+\+STOP\+\_\+\+WAKEUPCLOCK}}(SOURCE)
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_gad0dc34f195b3b9fdbf30843e3ddceee4}{IS\+\_\+\+RCC\+\_\+\+STOP\+\_\+\+KERWAKEUPCLOCK}}(SOURCE)
\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___r_c_c___exported___functions___group1_ga064f7d9878ecdc1d4852cba2b9e6a52e}{HAL\+\_\+\+RCC\+\_\+\+De\+Init}} (void)
\item 
\mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___r_c_c___exported___functions___group1_ga9c504088722e03830df6caad932ad06b}{HAL\+\_\+\+RCC\+\_\+\+Osc\+Config}} (\mbox{\hyperlink{struct_r_c_c___osc_init_type_def}{RCC\+\_\+\+Osc\+Init\+Type\+Def}} $\ast$RCC\+\_\+\+Osc\+Init\+Struct)
\item 
\mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___r_c_c___exported___functions___group1_gad0a4b5c7459219fafc15f3f867563ef3}{HAL\+\_\+\+RCC\+\_\+\+Clock\+Config}} (\mbox{\hyperlink{struct_r_c_c___clk_init_type_def}{RCC\+\_\+\+Clk\+Init\+Type\+Def}} $\ast$RCC\+\_\+\+Clk\+Init\+Struct, uint32\+\_\+t FLatency)
\item 
void \mbox{\hyperlink{group___r_c_c___exported___functions___group2_ga9de46b9c4ecdb1a5e34136b051a6132c}{HAL\+\_\+\+RCC\+\_\+\+MCOConfig}} (uint32\+\_\+t RCC\+\_\+\+MCOx, uint32\+\_\+t RCC\+\_\+\+MCOSource, uint32\+\_\+t RCC\+\_\+\+MCODiv)
\item 
void \mbox{\hyperlink{group___r_c_c___exported___functions___group2_gaa0f440ce71c18e95b12b2044cc044bea}{HAL\+\_\+\+RCC\+\_\+\+Enable\+CSS}} (void)
\item 
void \mbox{\hyperlink{group___r_c_c___exported___functions___group2_gac2f9cf8f56fd7b22c62ddf32aa5ee3fb}{HAL\+\_\+\+RCC\+\_\+\+Disable\+CSS}} (void)
\item 
uint32\+\_\+t \mbox{\hyperlink{group___r_c_c___exported___functions___group2_ga887cafe88b21a059061b077a1e3fa7d8}{HAL\+\_\+\+RCC\+\_\+\+Get\+Sys\+Clock\+Freq}} (void)
\item 
uint32\+\_\+t \mbox{\hyperlink{group___r_c_c___exported___functions___group2_ga38d6c5c7a5d8758849912c9aa0a2156d}{HAL\+\_\+\+RCC\+\_\+\+Get\+HCLKFreq}} (void)
\item 
uint32\+\_\+t \mbox{\hyperlink{group___r_c_c___exported___functions___group2_gab3042d8ac5703ac696cabf0ee461c599}{HAL\+\_\+\+RCC\+\_\+\+Get\+PCLK1\+Freq}} (void)
\item 
uint32\+\_\+t \mbox{\hyperlink{group___r_c_c___exported___functions___group2_gabbd5f8933a5ee05e4b3384e33026aca1}{HAL\+\_\+\+RCC\+\_\+\+Get\+PCLK2\+Freq}} (void)
\item 
void \mbox{\hyperlink{group___r_c_c___exported___functions___group2_gae2f9413fc447c2d7d6af3a8669c77b36}{HAL\+\_\+\+RCC\+\_\+\+Get\+Osc\+Config}} (\mbox{\hyperlink{struct_r_c_c___osc_init_type_def}{RCC\+\_\+\+Osc\+Init\+Type\+Def}} $\ast$RCC\+\_\+\+Osc\+Init\+Struct)
\item 
void \mbox{\hyperlink{group___r_c_c___exported___functions___group2_gabc95375dfca279d88b9ded9d063d2323}{HAL\+\_\+\+RCC\+\_\+\+Get\+Clock\+Config}} (\mbox{\hyperlink{struct_r_c_c___clk_init_type_def}{RCC\+\_\+\+Clk\+Init\+Type\+Def}} $\ast$RCC\+\_\+\+Clk\+Init\+Struct, uint32\+\_\+t $\ast$p\+FLatency)
\item 
void \mbox{\hyperlink{group___r_c_c___exported___functions___group2_ga0c124cf403362750513cae7fb6e6b195}{HAL\+\_\+\+RCC\+\_\+\+NMI\+\_\+\+IRQHandler}} (void)
\item 
void \mbox{\hyperlink{group___r_c_c___exported___functions___group2_gaa6a4bfea38a4d69462d2f1ef8204596d}{HAL\+\_\+\+RCC\+\_\+\+CCSCallback}} (void)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Header file of RCC HAL module. 

\begin{DoxyAuthor}{Author}
MCD Application Team 
\end{DoxyAuthor}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
\doxysubsubsection*{\begin{center}\copyright{} COPYRIGHT(c) 2017 STMicroelectronics. All rights reserved.\end{center} }

This software component is licensed by ST under BSD 3-\/Clause license, the \char`\"{}\+License\char`\"{}; You may not use this file except in compliance with the License. You may obtain a copy of the License at\+: opensource.\+org/licenses/\+BSD-\/3-\/\+Clause 

Definition in file \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc.\+h}}.

