Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto bcc75bd51c614637b965eb74bf1102b2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot layer_controller_dut_behav xil_defaultlib.layer_controller_dut xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 160 for port 'layer_data_in' [C:/Users/vladimirmilicevic/Desktop/ANN2/ANN2.srcs/sources_1/imports/design/rtl/layer/layer_controller_dut.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.neuron_fma
Compiling module xil_defaultlib.neuron
Compiling module xil_defaultlib.arb_v2
Compiling module xil_defaultlib.routing_engine
Compiling module xil_defaultlib.crossbar
Compiling module xil_defaultlib.benes
Compiling module xil_defaultlib.layer_controller_default
Compiling module xil_defaultlib.l1_cache
Compiling module xil_defaultlib.layer_controller_dut
Compiling module xil_defaultlib.glbl
Built simulation snapshot layer_controller_dut_behav
