.comment from next-pnr
.device 5k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000010000
000000000000000100
000000000000000000
000001111000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000010
000100000000000000
000001110000000000
000000000000000001
000000000000101110
000000000000110000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000001111000110010
000000001000010000
000000000000000100
000001110000010001
000000000000000010
000000000000000000

.io_tile 7 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
001001010000000100
000000001000000000
000000000000000000
000000000000000000
000000000000010010
000000000000110000
000000111000000100
000000001000000001
000000000000000010
000000000000000000

.io_tile 8 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001111000000000
000000000000000000

.io_tile 9 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000010000000010010
000001110000010000
001000111000000100
000000001000000000
000000000000000000
000000000000000000
000000000000010010
000000000000110000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000011010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000010010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 0
000000000001000000
010100000000000000
000000000000000000
010000000000000001
000000000000000000
000000000000000000
000100000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 19 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
010000000000000000
111100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 20 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
010100000000000000
000000000000000000
100000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 23 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ipcon_tile 0 1
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011110000011110100000000
000000000000000000000000000000010000000011110000000000
110000000000000000000000010000000000000000000000000000
100000000000000000000010000000000000000000000000000000

.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000011110010100000100000000
000000000000000000000010111101000000101000000100000000
011000000000000101000010101000000001001001000100000000
000000000000000000100110110111001000000110000100000000
000000000000000000000010101111100000000000000100000000
000000000000000000000100001001000000101001010100000000
000000000000000000000000001000000001010000100100000000
000000000000001101000000000101001110100000010100000000
000000000000000000000000000111100000000000000100000000
000000000000000000000000001001000000101001010100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000001000000001010000100100000000
000000000000000001000000001001001110100000010100000000

.logic_tile 10 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011010000011110000000000
000000000000000000000000000000000000000011110000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 16 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000

.logic_tile 20 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 1
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 2
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 2
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000001101100110100111000000000000001000000000
000000000000001111000000000000100000000000000000000000
000000000000000101100110100011000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000001000000000010011000000000000001000000000
000000000000000101000010100000001100000000000000000000
000000000000001000000000010011000001000000001000000000
000000000000000101000010100000001111000000000000000000

.logic_tile 2 2
000001000000000000000000000000011110000011110000000000
000000000000000000000000000000000000000011110000000000
000000000000000000000000000000000000001111000000000000
000000000000000000000000000000001110001111000000000000
000000000000000000000000000000011110000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000100000000000000000000000001111000000000000
000000000001010000000000000000001101001111000000000000
000000000000000000000110100000000001001111000000000000
000000000000000000000000000000001111001111000000000000
000000000000000101100000001000000000010110100000000000
000000000000000000000000000011000000101001010000000000
000000000000000101000000010000000000010110100000000000
000000000000000101000010100111000000101001010000000000
000000000000001000000110110000000000001111000000000000
000000000000000101000010100000001111001111000000000000

.logic_tile 3 2
000000000000000001100000000101100000000000001000000000
000000000000000000000000000000100000000000000000001000
011000000000001001100000000000011000001100111100000000
000000000000000001000010100000011000110011000000000000
110000000000000000000000000000001000001100111100000000
000000000000000000000000000000001101110011000000000000
000000000000000000000110000000001000001100111100000000
000000000000000000000010100000001101110011000000000000
000000000000000000000110010000001001001100111100000000
000000000000000000000010000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000100000110011000000000000
110000000000000000000000010101101000001100111100000000
100000000000000000000010000000100000110011000000000000

.logic_tile 4 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100110000000
000000000000000000000000000000001011000000000110000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 2
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000110000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000011100000010110100100000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 2
000000000001010101000010100000000000000000001000000000
000000000000100101000010100000001011000000000000001000
011000000000000000000010100101001010000001011100000000
000000000000000000000000000011010000010100000100000000
110000000000000001100110101101101000111110101000000000
010000000000000000000010001101000000000010100000000000
000000000000000000000010000001001000111110101000000000
000000000000000101000000001101000000000010100000000000
000000000000000001000000001001001000111110101000000000
000000000000000000000011111101100000000010100000000000
000000000000000000000000000000001000100111001000000000
000000000000000000000000001101001000011011000000000000
000000000000000000000000001000001000100111001000000000
000000000000000000000000001101001001011011000000000000
010000000000000000000000000000001001100111001000000000
000000000000000000000000001101001001011011000000000000

.logic_tile 10 2
000000000110000000000000010000000000000000001000000000
000000000000100000000010100000001001000000000000001000
000000001100010101100000000101000000000000001000000000
000000000000100000000000000000100000000000000000000000
000000000000000111000110110101100000000000001000000000
000000000000000000100011100000001010000000000000000000
000001000000001000000110110000000001000000001000000000
000000100000000101000010100000001000000000000000000000
000000000000000000000000000101100000000000001000000000
000000000010001101000000000000100000000000000000000000
000000000001010000000000000101100000000000001000000000
000000000000100000000000000000101011000000000000000000
000010101000000101000000000101000000000000001000000000
000000000000000000100000000000101100000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000001011000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 2
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 3
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 3
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000010000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000001101100000000000000001000000001000000000
000000000000000101000000000000001101000000000000000000
000000000000000000000000010111100001000000001000000000
000000000000000000000010100000001111000000000000000000
000000000000000000000110110011000000000000001000000000
000000000000000000000010100000000000000000000000000000
000000000000001101100110100000000000000000001000000000
000000000000000101000010010000001111000000000000000000

.logic_tile 2 3
000000000000000000000000000000011100000011110000000000
000000000000000000000000000000000000000011110000000000
000000000000000000000000000000000000001111000000000000
000000000000000000000000000000001110001111000000000000
000000000000000000000000000000001100000011110000000000
000000000000000000000000000000000000000011110000000000
000000000000000000000000000000000000001111000000000000
000000000000000000000000000000001101001111000000000000
000000000000000101000110110000000001001111000000000000
000000000000000000000010100000001100001111000000000000
000000000000001101100110101000000000010110100000000000
000000000000000101000000001011000000101001010000000000
000100000000000000000000000111100000010110100000000000
000000000000000101000000000000100000010110100000000000
000000000000000000000000010000001100000011110000000000
000000000000000000000010100000010000000011110000000000

.logic_tile 3 3
000000000000000001100000010000001000001100111100000000
000000000000000000000010000000001100110011000000010000
011000000000000000000000000000001000001100111100000000
000000000000000000000000000000001000110011000000000000
110000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000001100000000000001000001100111100000000
000000000000000000000000000000001101110011000000000000
000000000000001000000110000111101000001100111100000000
000000000000000001000000000000000000110011000000000000
000000000000000000000110000101101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000100000110011000000000000
110000000000001000000000010000001001001100111100000000
100000000000000001000010000000001101110011000000000000

.logic_tile 4 3
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000101100000000011000001000000001000000000
000000000000001101100010110000101100000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000001100000000000001000000000
000000000000001001100000000000000000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000001001000010010000001001000000000000000000
000000000000000011100010000101100001000000001000000000
000000000000000000100100000000001000000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000010010000001100000000000000000000
000000000000000011100000000111100001000000001000000000
000000000000000000100000000000001101000000000000000000

.logic_tile 5 3
000000000000000000000000000101000000000000001000000000
000000000000000000000010000000000000000000000000001000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000000001001111100001000000000
000000000000000001000000000000001111111100000000000001
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000010100000000111000000000000001001111100001000000001
000000000000000000100000000000001111111100000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000011110000100000000000000000000000
000010100000000000000000000000001001111100001000000001
000000000000000000000000000000001111111100000000000000
000000000000000000000010010001000000000000001000000000
000000000000000000000111000000100000000000000000000000

.ramb_tile 6 3
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 3
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000001000
000000001110000000000000000111000000000000001000000000
000000000000000000000000000000101110000000000000000000
000000000000000111100000000000001000111100001000000000
000000000000000000100000000000001111111100000000000100
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000101101000000000000000000
000000000000000000000011100000001000111100001000000000
000000000000000000000000000000001111111100000000000001
000001000000000000000000010011100000000000001000000000
000000100000000000000011010000101101000000000000000000
000000000000001000000011100011001000111100001000000001
000000000000001011000000000000100000111100000000000000
000000000000001000000111000111000001000000001000000000
000000000000000011000100000000101110000000000000000000

.logic_tile 8 3
000000000000000000000000000011001100010100000100000000
000000000000000000000000000000100000010100000100000000
011000000000000000000000000011000000000000000100000000
000000000000000000000000000011000000010110100100000000
000000000000000000000000000011011110000001010100000000
000000000000000000000000000000010000000001010100000000
000000000000000000000000000011100000010000100100000000
000000000000000000000000000000001100010000100100000000
000000000000001011100110110011000000001001000100000000
000000000000000101100010100000001101001001000100000000
000000000000001101100000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000101100000000011011100000001010100000000
000000000000000000000000000000000000000001010100000000
010000000000000000000000010111000000000000000100000000
000000000000000000000010100011000000010110100100000000

.logic_tile 9 3
000000000000000000000000001000001000100111001000000000
000000000000000000000000000011001010011011000000010000
000000000000001000000110111000001001100111001000000000
000000000000000101000010100011001001011011000000000000
000000000000001101100110111000001001100111001000000000
000000000000000101000010100011001000011011000000000000
000000000000000000000000011000001000100111001000000000
000000000000000000000011100011001010011011000000000000
000000000000000000000000001000001000100111001000000000
000000000000000000000000000011001011011011000000000000
000000000000000001000000001001101000111110101000000000
000000000000000001000000000011100000000010100000000000
000000000000000000000000001101001000111110101000000000
000000000000000000000000000011100000000010100000000000
000000000000000000000000001000001001100111001010000000
000000000000000000000000000011001011011011000000000000

.logic_tile 10 3
000000000000000000000110100101000000000000001000000000
000000000000000000000000000000100000000000000000010000
000000000000000000000110100000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000010101100000000000001000000000
000000000000000000000010100000000000000000000000000000
000000000000001101100000010101100001000000001000000000
000000000000000101000010100000001101000000000000000000
000000000000000101000000000101100000000000001000000000
000000000000001101100000000000100000000000000000000000
000000000000000000000011100111100001000000001000000000
000000000000000000000000000000101001000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000011100000000000000000001000000000
000000000000000000000000000000001100000000000000000000

.logic_tile 11 3
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011110001100000100000000
000000000000000000000000000000001000001100000101000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
010000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000

.logic_tile 20 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 3
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 4
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 4
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000010000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000010000000000000110100000000001000000001000000000
000000010000000000000000000000001101000000000000000000
000000010000000000000110110000000000000000001000000000
000000010000000000000010100000001101000000000000000000
000000010000001101100010100111100000000000001000000000
000000010000000101000000000000000000000000000000000000
000000010000001101100000000111000000000000001000000000
000000010000000101000000000000100000000000000000000000

.logic_tile 2 4
000000000000000000000000000000011110000011110000000000
000000000000000000000000000000000000000011110000000000
000000000000000000000000000000001110000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111100000010110100000000000
000000000000000000000000000000100000010110100000000000
000000010000000000000000010000000000010110100000000000
000000010000000101000010100011000000101001010000000000
000000010000000000000000010011000000010110100000000000
000000010000000000000010100000100000010110100000000000
000000010000000000000110100000000001001111000000000000
000000010000000000000000000000001101001111000000000000
000000010000001101100110100000011110000011110000000000
000000010000000101000000000000000000000011110000000000

.logic_tile 3 4
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000000000110011000000010000
011000000000001000000000000000001000001100111100000000
000000000000000001000000000000001100110011000000000000
110000000000000000000110000111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000001100110010101001000001100111100000000
000000000000000000000010000000100000110011000000000000
000000010000000001100000000000001001001100111100000000
000000010000000000000000000000001000110011000000000000
000000010000000000000000000101101000001100111100000000
000000010000000000000000000000000000110011000000000000
000000010000001000000000010101101000001100111100000000
000000010000000001000010000000100000110011000000000000
110000010000000000000000000101101000001100111100000000
100000010000000000000000000000100000110011000000000000

.logic_tile 4 4
000000000000000000000011100111100000000000001000000000
000000000000000000000011100000100000000000000000010000
011000000000000111000000001101101000010011110010000000
000000000000000000000000001011101011111011110000000001
010000000000000000000000010000000000000000100100000000
010000000000000000000010000000001110000000000100000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000001000000010110100000000000
000000010000000000000000000000100000010110100000000000
000000010000000000000010101000000000010110100000000000
000000010000000000000010100001000000101001010000000000
000000010000000001100000000111100000010110100000000000
000000010000000000000000000000000000010110100000000000
010000010000000000000000010000011101000100000000000000
000000010000000001000011011001011110001000000000000000

.logic_tile 5 4
000000000000000000000000000000001000111100001000000001
000000000000000000000000000000001101111100000000010000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000000001000111100001000000001
000000000000000000000000000000001101111100000000000000
000000000000000000000111000000000001000000001000000000
000000000000000111000100000000001111000000000000000000
000000010000000000000000000000001000111100001010000000
000000010000000000000010010000001101111100000000000000
000000010000000000000000000101100000000000001000000000
000000010000000000000000000000100000000000000000000000
000000010000000000000000000000001000111100001000000000
000000010000000000000010000000001101111100000000000010
000000010000000000000000000000000000000000001000000000
000000010000000000000010000000001111000000000000000000

.ramt_tile 6 4
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000110000000000000000000000000000000000
000001010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 4
000000000000000101000010100111101000111100001000000000
000000000000000000100100000000100000111100000000010000
000000100000000101000000000011100001000000001000000000
000000000000000000100000000000101011000000000000000000
000000000000000000000000000111101000111100001000000000
000000000000000000000000000000100000111100000000000000
000000000001000000000000000011100000000000001000000000
000000000000000000000010110000101001000000000000000000
000000010000000000000000000000001001111100001000000000
000000010000000000000000000000001101111100000000000000
000000010000000000000000010011100001000000001000000000
000000010000000000000011000000101000000000000000000000
000000010000000000000000000111101000111100001000000000
000000010000000000000000000000100000111100000000000000
000000010000000000000000010011100000000000001000000000
000000010000000000000011000000101000000000000000000000

.logic_tile 8 4
000000000000000000000000001011100000000000000100000000
000000000000000000000000000001000000010110100100000000
011000000000000000000000000000000000000000100100100000
000000000000000111000000000000001111000000000100000000
000000000000000000000000000000000001010000100100000000
000000000000000000000000001011001000100000010100000000
000000000000000000000000000001101100000001010100000000
000000000000000000000000000000000000000001010100000000
000000010000001101100000011000000001010000100100000000
000000010000000101000010101111001000100000010100000000
000000010000000101100000000001100001001001000100000000
000000010000000000000000000000001110001001000100000000
000000010000000000000000000111100001010000100100000000
000000010000000000000011110000101000010000100100000000
010000010000001000000110110001100000001001000100000000
000000010000000101000010100000001100001001000100000000

.logic_tile 9 4
000000000000001000000110100001001000111110101000000000
000000000100000101000000000101100000000010100000010000
000000000000000000000110110000001001100111001000000000
000000000000000000000011110101001001011011000000000000
000000000000000001000000010101001000111110101000000000
000000000000000001000010100101100000000010100000000000
000000000000001101100000010001101000111110101000000000
000000000000000101000010100101100000000010100010000000
000000010000000000000000000000001001100111001000000000
000000010000000000000000000101001010011011000000000000
000000010000000000000000000001001000111110101000000000
000000010000000000000000000101000000000010100000000000
000000010000000000000000000101101000111110101000000000
000000010000000000000000000101100000000010100000000000
000000010000000000000000000000001001100111001000000000
000000010000000000000000000101001010011011000000000000

.logic_tile 10 4
000000000000000000000110100101000000000000001000000000
000001000010000000000000000000100000000000000000010000
000000000000000000000000010000000000000000001000000000
000000000000000000000010100000001001000000000000000000
000000000000000000000000010101100000000000001000000000
000000000000000000000010100000000000000000000000000000
000000000000001101100110100101100000000000001000000000
000000000000000101000000000000000000000000000000000000
000000010000000000000000000000000001000000001000000000
000000010000001101000000000000001001000000000000000000
000000010000000000000000000101100000000000001000000000
000000010000000000000000000000100000000000000000000000
000000010000000101000000000000000000000000001000000000
000000010000000000100000000000001100000000000000000000
000000010000000000000000000111000000000000001000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010110000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000010000000000000000001000011100010100000100000000
000000010000000000000011111111010000101000000101000000

.logic_tile 12 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000011111001100000100000000
000000000000000000000000000000001011001100000100000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000010000000000000000001111100000000000000100000000
000000010000000000000000001001000000101001010100000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000010000000000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000

.logic_tile 13 4
000000000000000000000000000000001011000000110100000000
000000000000000000000000000000001000000000110100000100
011000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
010000000000001000000011100000000000000000000000000000
110000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 4
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp0_tile 0 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 5
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000010000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000010000001000000000010000000000000000001000000000
000000010000000101000010100000001100000000000000000000
000000010000001101100000010011100000000000001000000000
000000010000000101000010100000100000000000000000000000
000000010000000101100000000000001000000011110010000100
000000010000000000000000000000000000000011110010000111
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 5
000000000000000000000000000000011110000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000000000000000000000011110000011110000000000
000000000000000000000000000000000000000011110000000000
000000000000000000000000000111100000010110100000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000000000001110000011110000000000
000000000000000000000000000000000000000011110000000000
000000010000000000000110100111000000010110100000000000
000000010000000000000000000000100000010110100000000000
000000010000000000000000000000000000010110100000000000
000000010000000000000000001011000000101001010000000000
000000010000000101100000010000000001001111000000000000
000000010000000000000010100000001111001111000000000000
000000010000001101100110110000000000000000000000000000
000000010000000101000010100000000000000000000000000000

.logic_tile 3 5
000000000000000000000000000111001000001100111100000000
000010100000000000000000000000000000110011000000010000
011000000000000000000000000101001000001100111100000000
000000000000000000000000000000000000110011000000000000
110000000000000001100000000111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000010111001000001100111100000000
000000000000000000000010000000100000110011000000000000
000000010000000000000000000000001001001100111100000000
000000010000000000000000000000001100110011000000000000
000000010000001000000000000111101000001100111100000000
000000010000000001000000000000000000110011000000000000
000000010000001000000110010101101000001100111100000000
000000010000000001000010000000100000110011000000000000
110000010000000001100110000111101000001100110100000000
100000010000000000000000000000100000110011000000000000

.logic_tile 4 5
000000000000000000000000000011100001000000001000000000
000000000000000000000000000000101101000000000000001000
000000000000000000000000000011000000000000001000000000
000000000000000000000010100000101100000000000000000000
000000000000000000000000000011100001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000101000010000101100000000000001000000000
000000000000000101000111110000101111000000000000000000
000001110001001101100010010101100000000000001000000000
000000011110001011000111000000001100000000000000000000
000000010000001101100010010001100000000000001000000000
000000010000000101000111010000101101000000000000000000
000000010000000000000000010111100001000000001000000000
000000010000000000000010100000001010000000000000000000
000000010000001001000000000011100001000000001000000000
000000010000001011100000000000001011000000000000000000

.logic_tile 5 5
000000000000001000000000010101001000110100010110000000
000000000000100111000011100111001000000111010110010001
011000000000010000000011110000001010000011110000000000
000000000000100000000011100000010000000011110000100000
110000000000001000000011100000011010000011110000100000
110010000000000001000111110000010000000011110000000000
000100000000000000000000010001101101000100010000000000
000100001110001001000011111101111001000000000000000000
000000010000000000000110010000001010000011110000000000
000001010000000000000010010000010000000011110000100000
000010110000000000000000001000000000010110100000000000
000001010000000000000000001001000000101001010000100000
000000110000000001100010000101101010000010000000000000
000000010000000000100000000000101011000010000000000000
010000010000000000000000000001001101000011100000000000
000000010000000000000000001011111010000111110000000000

.ramb_tile 6 5
000000001101100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001010000000000000000000000000000000000
000010111000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000011110000000000000000000000000000000
000000010000100000000000000000000000000000
000010010000010000000000000000000000000000
000001010000100000000000000000000000000000

.logic_tile 7 5
000000000000000000000111100000001000111100001000000000
000000000000000101000100000000000000111100000001010000
011000000000001000000111101101011000111000100110000011
000000000000000111000110100011011001001011100101000000
010001000000001001100011100011101011110100010110100000
110010000000001111000110101011001010001011100101100001
000000000000000001000111101101101110110101000110000001
000000000000000101000000000011111011010011010101100001
000000010001000000000000010000000000000000000000000000
000000010000100111000010000000000000000000000000000000
000000010000000011100110011011011111100101100110000000
000000010000000000100010000101001100010101010100000101
000000010000000001000110001001111100100100000111000010
000000010000000000000000001011101000011011110100000111
010000010000000001100000001001101111100000100100000011
000000010000000000000000001011001100011111010101100111

.logic_tile 8 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 5
000000000000000101000000001101101000111110101000000000
000000000000000000100010110111000000000010100000010000
000000000000000101000000001001001000111110101000000000
000000001100000000100010111011100000000010100000000000
000000000000000000000010101000001001100111001000000000
000000000000001101000100000111001001011011000000000000
000000000001000000000010101000001000100111001000000000
000000000000001101000100001011001000011011000000000000
000000010000000000000000001001101000111110101000000000
000000010000000000000000000111000000000010100000000000
000001010000000000000010001101001000111110101000000000
000000110000000000000000001011100000000010100000000000
000000010000000000000000001000001001100111001000000000
000000010000000000000000000111001011011011000000000000
000000010000000001000000000000001001100110100000000000
000000010000000000000000000101001101011001010000000000

.logic_tile 10 5
000000000000000000000000010000000000000000001000000000
000000000000000000000010100000001001000000000000010000
000000000000000101100111000101000000000000001000000000
000000000000000000000100000000100000000000000000000000
000000000000000111000110100101100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000110110000000001000000001000000000
000000000000000101000010100000001000000000000000000000
000000010000000000000000000101100000000000001000000000
000000010000000000000000000000100000000000000000000000
000000010000000000000000000101100000000000001000000000
000000011000000000000000000000100000000000000000000000
000000010000000000000000000000001000111100001010000010
000000010000000000000000000000001010111100000010100010
000000010000000000000000001000001000101011110000000000
000000010000000000000000001001000000010111110000100010

.logic_tile 11 5
000000000000000000000000001000000001001001000100000000
000000000000000000000000001111001100000110000100000000
011000000000000000000000000111111110010100000100000000
000000000000000000000000000000010000010100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000010000000000000000000000000000
000000010000000000000010100000000000000000000000000000
000000010000001000000000000011011110010100000100000000
000000010000000101000000000000110000010100000100000000
000000010000000000000110100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000010000000101100011100111101110000001010100000000
000000010000000000000100000000110000000001010100000000

.logic_tile 12 5
000000000000001000000000000101000000000000001000000000
000000000000000101000000000000000000000000000000001000
011000000000000000000110100111011110000001011100000000
000000000000000101000000000011000000010100000100000000
010000000000001101100010001000001001100111001000000000
110000000000001001000010101101001010011011000000000000
000000000000001101100111101000001001100111001000000000
000000000000001111000000000101001001011011000000000000
000000010000000001000000001000001000100111001000000000
000000010000000000000000001101001000011011000000000000
000000010000000000000000001101001000111110101000000000
000000010000000000000000000101000000000010100000000000
000000010000000001100000001000001001100111001000000000
000000010000000000000000001101001000011011000000000000
010000010000000001000000001000001000100111001000000000
000000010000000000000000000101001011011011000000000000

.logic_tile 13 5
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000001101100000000101000000000000001000000000
000000000000000101000000000000100000000000000000000000
000010000000000000000110110111100001000000001000000000
000000000000000000000010100000101000000000000000000000
000000000000000000000110110000000001000000001000000000
000000000000000000000010100000001000000000000000000000
000000110000000000000000000101100000000000001000000000
000001010000001101000000000000100000000000000000000000
000000011110000000000000000101100001000000001000000000
000000010000000000000000000000101111000000000000000000
000010110000000101000000000111100000000000001000000000
000000010000000000100000000000101100000000000000000000
000000010000000000000000000111000001000000001000000000
000000010000000000000010000000001111000000000000000000

.logic_tile 14 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 6
000000000000000000000000000000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100101101001000000010000000100
000000000000000000000000000000111101000000010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000001001011111001000000000000000
000000000000000101000010101111001110000000000000000000

.logic_tile 4 6
000010000000001000000000000111000000000000001000000000
000000000000001001000000000000001110000000000000010000
000000000000001000000000000111100000000000001000000000
000000000000000001000000000000101111000000000000000000
000000000000000000000000001011001000000011100000000000
000000000000000000000000000001101101000011110000000100
000000000000000000000111100000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000110110111011011110011000000000000
000000000000000000000010100001101011000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101100000010000000000000000000000000000
000000000000000011000011000000000000000000000000000000
000000000000000000000110000001000000010110100000000000
000000000000000000000000000000000000010110100000100000

.logic_tile 5 6
000000000000000000000000010001111101100010000000000000
000000000000000000000011100111001100001000100000000000
011000000000001111100110010001100000010110100000100000
000000000000000001000011110000100000010110100000000000
000000000000101000000011111011101010111111000000000000
000000000001010001000011111111111111000000000000000000
000000000000000000000000011001111110000000000000000000
000000000000000000000011101001001010100000000000000000
000000000000000011100000010111001101110011000000000000
000000000000000000000011001001101001000000000000000000
000000000000000101000111000011101111100110000000000000
000000000000000111100110111101111011100100010000000000
000000000000000101000010100000000000000000000100000000
000000001000000000100110111101000000000010000100100000
010000000000000001100010101011000000000000000000000000
000000000000000000000110001111100000111111110000000000

.ramt_tile 6 6
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000111100000001101001111100101100100100001
000000000000010000000000000001001100101010100111100001
010001000000000011100111100000000000000000000000000000
110010100000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000100001100000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 9 6
000000000000000101000010101000000001001001000100000000
000000000000000101000010101001001011000110000100000000
011000000000000101000000010001100000000000000100000000
000000000000000101000010011001100000101001010100000000
000000000000000000000000001001000000000000000100000000
000000000000000000000000001001000000010110100100000000
000000000000000000000010101000011000010100000100000000
000000000000000000000010100001010000101000000100000000
000000000000000000000000001000000000001001000100000000
000000000000000000000000001001001000000110000100000000
000000000000000000000000000001111000010100000100000000
000000000000000000000000000000010000010100000100000000
000000000000000000000000000000000001010000100100000000
000000000000000000000000001001001001100000010100000000
010000000000000000000000001001100000000000000100000000
000000000010000000000000001101100000101001010100000000

.logic_tile 10 6
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 6
000000000000000000000000000000001110000000110100000000
000000000000000000000000000000001101000000110100000000
011000000000000000000000000000001100001100000100000000
000000000000100000000000000000011111001100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011011110000001010100000000
000001000010000000000000000000110000000001010100000000
000000000000000101100000010011000000000000000100000000
000000000000000000000011101011000000010110100100000000
000000000000000101100000001000001100010100000100000000
000000000000000000000000000011010000101000000100000000
000000000000001000000110110000000000001001000100000000
000000000000000101000010101011001111000110000100000000
010000000000001000000110101000001100010100000100000000
000000000000000101000000000111010000101000000100000000

.logic_tile 12 6
000000000000001101100110101101001000111110101000000000
000000000000000111000000000101000000000010100000010000
000000000000001101100000011001101000111110101000000000
000000000000000101000010101101000000000010100000000000
000000000000001000000000001001001000111110101000000000
000000000000000101000000000101000000000010100000000000
000000000000000111100110111001101000111110101000000000
000000000000000000000011111101100000000010100000000000
000000000000000000000000001000001001100111001000000000
000000000000000000000000000101001011011011000000000000
000000000000000000000000001000001001100111001000000000
000000000000000000000000001101001000011011000000000000
000000000000000000000000001000001000100111001000000000
000000000000000000000000000101001000011011000010000000
000000000000000000000000001000001000100111001000000000
000000000000000000000000001101001001011011000000000000

.logic_tile 13 6
000000000000000000000000010000000000000000001000000000
000000000000000000000010100000001001000000000000010000
000000000000000101100110110101000000000000001000000000
000000000000000000000010100000100000000000000000000000
000000000000000000000110100101100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000111100001000000001000000000
000000000000000101000000000000001000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000001101000000000000001001000000000000000000
000000000000000000000000000111100001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000101000000000000000000000000001000000000
000000000000000000100000000000001100000000000000000000
000000001110000111100000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 6
000000000000000000000000000011100001001001000100000000
000000000000000000000000000000001100001001000101000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001011100000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 16 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 7
000000000000000101100000000000000001000000001000000000
000000000000000000100000000000001001000000000000001000
000000000000000000000000000011000000000000001000000000
000000000000001001000010110000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000010011100000000000001000000000
000000000000000000000010100000100000000000000000000000
000000000000000000000110100111100000000000001000000000
000000000000000000000011100000001000000000000000000000
000100000000001101100000000111000001000000001000000000
000000000000000101000000000000001101000000000000000000
000000000000000101100000010111000000000000001000000000
000000000000000000000010100000001000000000000000000000

.logic_tile 3 7
000000000000000000000000000000011110000011110000000000
000000000000000000000000000000010000000011110000100100
000000000000000000000000000111100000010110100000000000
000000000000000000000000000000100000010110100000100100
000000000000000000000000000000000000001111000000000000
000000000000000000000000000000001110001111000000100100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011110000011110010000000
000000000000000000000000000000000000000011110000000100
000000000000000101100000000011000000010110100000000100
000000000000000000000000000000100000010110100000100000
000000000000001101100110110000000001001111000000000000
000000000000000101000010100000001110001111000000100100

.logic_tile 4 7
000000000000000001100000010011000000000000001000000000
000000000000000000000011100000000000000000000000001000
011000000000000000000000000000001110000100101100100011
000000000000000000000000000111001000001000010110000001
010000000000000000000000000111001000010100001100000001
010000000000000000000000000011100000000001010110100101
000000000000000000000000000111001000010100001100000001
000000000000000000000000000111100000000001010110000111
000000000000000101000000000111101000010100001100000100
000000000000000101000000000011000000000001010110100001
000000000000000001100000010000001001000100101100000001
000000000000000000000010000111001100001000011100000110
000000000010000101000110010000001001000100101100000101
000000000000000101000010000011001101001000011100100000
010000000000001000000110000111101000010100001100000001
000000000000000001000000000111100000000001011110000101

.logic_tile 5 7
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000101100110110101000000000000001000000000
000000000000000000000010110000100000000000000000000000
000000000000000000000110110101100001000000001000000000
000000000000000000000010100000001001000000000000000000
000000000000001000000000010001100001000000001000000000
000000000000000101000010100000101000000000000000000000
000010100000000000000000000101100001000000001000000000
000000000000000000000000000000101001000000000000000000
000000000000000000000000000001100001000000001000000000
000000000000000000000000000000101001000000000000000000
000000000000000101000000000111000001000000001000000000
000000000110001101100000000000001001000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010101010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 7
000001000000100000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000

.logic_tile 8 7
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000001000
000000000001010101000000000000000001000000001000000000
000000000010000000100010110000001010000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000010000000000000000001000000000
000000001000000111000011100000001100000000000000000000
000000000000000001000000000001100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000111000000000000001000000000
000001000010000000000000000000100000000000000000000000
000000000000000000000010100111100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000001000000000
000000001010000101000000000000001100000000000000000000

.logic_tile 9 7
000000000100000000000010100000000001000000001000000000
000000000000000000000100000000001101000000000000001000
000000000000000000000000000000000001000000001000000000
000000000000001101000011000000001111000000000000000000
000000000000000111000000000011000000000000001000000000
000000000000000000100000000000100000000000000000000000
000000000000000101000000000101000000000000001000000000
000000000000000000100011000000000000000000000000000000
000000000000000000000011100011100001000000001000000000
000000000000000000000100000000001001000000000000000000
000000000000000101000000000000000000000000001000000000
000000000000000000100010110000001001000000000000000000
000010100000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000000000011100000001011000000000000000000

.logic_tile 10 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 7
000000000000000000000000001000011100000001010100000000
000000000000000000000000000011010000000010100100000000
011000000000000000000000000111011100010100000100000000
000000000000000000000000000000100000010100000100000000
000000000000000000000000001000000001010000100100000000
000000000000000000000000001011001100100000010100000000
000000000001000000000000001000011100010100000100000000
000000000000000000000000000111000000101000000100000000
000000000000000101100000011000000001010000100100000000
000000000000000000000010100111001100100000010100000000
000000000000000000000110110011011100010100000100000000
000000000010000001000010100000100000010100000100000000
000000000000000000000110100000001101000000110100000000
000000000000000000000000000000001100000000110100000000
010000100000001101100000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000

.logic_tile 12 7
000000000000001000000110101000001001100111001000000000
000000000000000101000000001001001000011011000010010000
000000000000001111100000011000001001100111001000000000
000000000000000111100011100001001011011011000000000000
000000000000000101100000011000001001100111001000000000
000000000000000000000010101001001010011011000000000000
000000000000001101100000011101001000111110101000000000
000000000000000101000010100001000000000010100000000000
000000000000000000000000001001001000111110101000000000
000000000000000000000000001001100000000010100000000000
000000000000000000000000001000001001100111001000000000
000000000000000000000000000001001010011011000000000000
000000000000000000000000001101001000111110101000000000
000000000000000000000000001001100000000010100000000000
000000000000000000000000001001001000111110101000000000
000000000000000000000000000001000000000010100000000000

.logic_tile 13 7
000000000000000000000110100101000000000000001000000000
000000000000000000000000000000100000000000000000010000
000000000000000101100110100000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000010101100000000000001000000000
000000000000000000000010100000000000000000000000000000
000000000000001000000000010000000001000000001000000000
000000000000000101000010100000001000000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000101000000000111000000000000001000000000
000000000000001101100000000000000000000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011110001100000100000000
000000000000000000000000000000011100001100000101000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000

.logic_tile 15 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 8
000000000000000000000000000000000001000000001000000000
000000000000001001000000000000001101000000000000001000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000111000010000000000000000000001000000000
000000000000001111100111110000001111000000000000000000
000000000000000111000010010111100000000000001000000000
000000000000000000100010100000101101000000000000000000
000000000000000000000011100011100000000000001000000000
000000000000000000000100000000001000000000000000000000
000010000000000000000111000011000000000000001000000000
000000000000000000000100000000001101000000000000000000

.logic_tile 2 8
000000000000100000000000000011000001000000001000000000
000000000001010000000000000000101101000000000000010000
000000000000000000000000010111100000000000001000000000
000000000000000000000011100000100000000000000000000000
000000000000001000000000000111001001010100000000000000
000000000000001111000000001111101001001000000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000001000000000000000011100101000000010110100000000000
000000000000000000000010000000000000010110100000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 8
000000000000000000000000000101000000000000001000000000
000000000000000101000000000000100000000000000000001000
000000000100000000000010100001100000000000001000000000
000010000000010000000010100000101111000000000000000000
000000000000000101000010100001100000000000001000000000
000000000000000000000110110000100000000000000000000000
000001000000100101000010100101100000000000001000000000
000000000000000000000100000000001111000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000101000000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000010111000000000000001000000000
000000000000000000000011000000101011000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 4 8
000000000000101101000110000000001000000100101100100000
000000000001010001000011110011001000001000011100110111
011000000000000101000000000000001000000101000110100010
000000000000000101000000000011001110001010000100100001
010001100000000001100010100001011110000000000000000000
010010100000000000000010100001111010001000000000000100
000000000000000000000010100111001010000010000000000000
000000000000000000000010100001011011000000000001000000
000000001110001001100000001000001110111101010000000100
000000000000000101000000001111000000111110100000100010
000000000000000000000000000001001110000000100000000000
000000000000000000000000000001001011000000000000000000
000000000000001101100000001001111011000010000000000000
000000000000000101000000000001011011000000000000000000
010000000000000001100011110101011111100000000000000000
000000000000000000000010000011101111000000000000000000

.logic_tile 5 8
000001000100000000000000000000001001001100000000000000
000010100000000000000000000000001011001100000000010000
011000000000000000000000000101000000000110000100100011
000000000000000000000000000000001110000110000111000000
010001001110000001100011100000000000000000000000000000
110010100000000000000100000000000000000000000000000000
000000000000100000000110100000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 8
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000100000000000000000000000000000
000001000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 8
000000000000000000000010000111000001000000001000000000
000000000000000000000000000000101101000000000000001000
000000000000000001000000000111000000000000001000000000
000000000000000000100000000000101110000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000101100000000000000000000
000000000000001000000010000111000001000000001000000000
000000000000001011000100000000001110000000000000000000
000000000000001000000000010101100001000000001000000000
000000000000000111000011110000001100000000000000000000
000000000000000111000000010111100000000000001000000000
000000001000001001000010100000001001000000000000000000
000000000000000011100111000001100000000000001000000000
000000000000001111100011110000001101000000000000000000
000000000000000001000000010101100001000000001000000000
000000001000001111000011010000101100000000000000000000

.logic_tile 8 8
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000000000000000000000010000
011010000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000001100111100000000100000
000000000001000000000000000011101001101001110100000001
000001000000100000000000001111001101010100100100100101
000000000000000101000000000000000000000000000000000000
000000000000001111000010100000000000000000000000000000
000000000000000000000011100000000000001111000000000000
000000000110000001000100000000001110001111000000000000
000000100000000000000000000000000000010110100000000100
000001000000000101000010001011000000101001010000000000
010000101111000000000000000000000000000000000000000000
000001000100100101000000000000000000000000000000000000

.logic_tile 9 8
000000000000000101000000000101100001000000001000000000
000000001100000000100000000000001110000000000000010000
000000000000000000000000000000000000000000001000000000
000000000010000000000000000000001000000000000000000000
000000000000000111100000000000001000000100000000000000
000000000000000000100000001111001010001000000010000000
000000000000000000000000000000011100000011110000000000
000000000000001101000000000000000000000011110000000000
000000000000000000000000000011100000010110100000000000
000000000000000000000000000000000000010110100000000000
000000000000000101000000000000000001001111000000000000
000000000010000101000000000000001111001111000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000

.logic_tile 10 8
000000000000000111100000010111000000000000001000000000
000000000000000000100010100000100000000000000000001000
000000000000000101000000000000000000000000001000000000
000000000000000000100000000000001101000000000000000000
000000000000000000000010100000001000100111001000000000
000000000000000000000110111001001011011011000000000000
000000000000000000000000000000001000011000111000000000
000000000000001101000010110001001011100100110000000000
000000000000000000000010100111001000111110101000000000
000000000000000000000100001001000000000010100000000000
000000001100000000000000000000001001100111001000000000
000000000000000000000000000001001010011011000000000000
000000000000000000000000000001101000000001011000000000
000000000000001101000010111001000000111101010000000000
000000000000000000000000000000001001011000111000000000
000000000010000000000000000001001011100100110000000000

.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000001000000000001001000100000000
000000000000001111000000000101001111000110000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000000110101000001000100111001000000000
000000001000000000000010110001001001011011000000010000
000000000000001111100010101101101000111110101000000000
000000000000000111000110110001000000000010100000000000
000000000000000101000000001001001000111110101000000000
000000000000001101100000000001100000000010100000000000
000000000110000101000000001101001000111110101000000000
000000000000001101100000000001000000000010100000000000
000000000000000000000000001101101000111110101000000000
000000000000000000000000000001000000000010100000000000
000000000000000000000000001000001000100111001000000000
000000000000000000000000000001001010011011000000000000
000000000000000000000000001001101000111110101000000000
000000000000000000000000000001100000000010100000000000
000000000000000000000000001001101000111110100000000000
000000000000000000000000000001100000000010100000000000

.logic_tile 13 8
000000000000000000000110110000000000000000001000000000
000000000000001001000010100000001001000000000000010000
000000000000000101100000010000000000000000001000000000
000000000000000000000010100000001001000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000110100000000001000000001000000000
000000000000000101000000000000001000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000001111000000000000001001000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000001000111100000011100110
000000000000000000000000000011001000101011110000000000
000000000000000000000000000000000000101011110000100000

.logic_tile 14 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 9
000000000000000000000000000111100001000000001000000000
000000000000000000000000000000101001000000000000010000
000000000000000000000000010000000001000000001000000000
000000000000000000000011100000001011000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 2 9
000000001001000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000001000
000000000000000000000000000011100000000000001000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000010000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000010000000001110000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000001000010000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000001010000000000001011000000000000000000
000000000000000000000000010000000000000000001000000000
000000000000000000000010100000001100000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000001000000000000100000000000000000000000

.logic_tile 3 9
000000000000001000000111101001101001000100000100000000
000000000000001001000100001001101000001100000101010000
011000000000001000000111010000000000000000000000000000
000000000000000111000010000000000000000000000000000000
000000000000000001100000000000000001001111000010100000
000000000000000000100000000000001100001111000000000000
000000000000000000000000000001000000010110100000000000
000000000000000000000000000000000000010110100001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000000000001001011111001000000000000000
000000000000000000000000001011101100000000000000000000
010000000000000000000000000000001010000011110010000000
000000000000001111000000000000000000000011110000000000

.logic_tile 4 9
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 5 9
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000000000011000000000000000000000000000000000000000000
000000000100100000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000001000110100000000000000000000000000000000000000000
000001100000100000000000000000000000000000000000000000
000010101001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000

.ramb_tile 6 9
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 9
000000000000000000000000000101100000000000001000000000
000000000010000000000000000000001100000000000000010000
000000000000000000000000000101100001000000001000000000
000000001100000000000000000000001110000000000000000000
000000000001000000000000000101100000000000001000000000
000000000000100000000000000000100000000000000000000000
000010000000000101000000000000001000111100001000000000
000001000000001101100010110000000000111100000001000000
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001011000000000000000000000000000000000000000
000000000000100111000000000000000000000000000000000000

.logic_tile 8 9
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000101100000000000000001000
000010000000011001100010100111100001000000001000000000
000001000010101001100100000000101001000000000000000000
000001000000000000000110000011100001000000001000000000
000010100000000000000100000000101100000000000000000000
000000000001010101000000000011100001000000001000000000
000000001100100000000010100000101111000000000000000000
000000000000010011100000010011000001000000001000000000
000000000000101111000011110000001010000000000000000000
000000100001001000000010110101000001000000001000000000
000000000110100011000111000000101110000000000000000000
000000000000001000000000000111000001000000001000000000
000000000000001111000000000000001000000000000000000000
000010000001011000000111000011000001000000001000000000
000001001110101111000010100000101000000000000000000000

.logic_tile 9 9
000000000000000011100000000101111110010100100110000001
000000000000000000000010101011001010011110100101000001
011010100000000000000000000000001110000011110000000000
000001001000000000000000000000010000000011110000000000
000000001110000011100110010001001010010011010110100000
000000000000000000000010001001011101101010100100000001
000000001110001000000000000011111110000001110110000000
000001000100101001000000001111101000001011110110000101
000010100000000000000000010000011100000011110000000000
000000001000000000000010010000010000000011110000000000
000010100001000000000110110101001000111110100000000000
000000000000100000000010001101110000000010100000000000
000000000000000000000110010111001010001100110000000000
000000000000000001000110011101010000110011000000000000
010010101100000001100000000000000000000000000000000000
000001000000100101000000000000000000000000000000000000

.logic_tile 10 9
000000000000001111100010100000001001100111001000000000
000000000000000001100010111011001111011011000000010000
011000000000000101000010100011001000000001010010000000
000000000000000000100110110001100000111110100000000000
000000000000000000000010100001001101101001010100000000
000000000000000000000110101101111100101010011101000001
000010100000000101000010100011101000010100100100000001
000000000000000000000010101101011101101101010101100101
000000000000000000000011111011011001010100100110000001
000000000000000000000110010101101100101101010101000000
000000000000001000000000001011111000101101010110000000
000000000000001101000000001101011101010100101110000001
000000000000000000000000001011011001101101010110000100
000000000000000111000000001101111100010100101100100010
010000000000000000000110000001011100010101100100000100
000000001100000000000000000111001101010110100110100000

.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000010100101100001001001000100000000
000000000000000101000000000000101010001001000100000000
011000000000000000000010100000000001010000100100000000
000000000000000000000010101001001011100000010100000000
000000000000000101000000000000011010001100000100000000
000000000000000000000000000000011000001100000100000000
000000000000000101000000010000000000000000000000000000
000000000000000101000010010000000000000000000000000000
000000000000000000000000000101111010010100000100000000
000000000000000000000000000000010000010100000100000000
000000000000000000000000001000001010000001010100000000
000000000000000000000000001101000000000010100100000000
000000000000000000000000000101111000000001010100000000
000000000000000000000000000000110000000001010100000000
010000000000000000000000001001100000000000000100000000
000000000000000000000000001101100000010110100100000000

.logic_tile 13 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 10
000000000000000000000110000001000000000000001000000000
000000000000000000000100000000100000000000000000010000
000000000000000000000110000000000001000000001000000000
000000000000000000000100000000001001000000000000000000
000000000000100000000000000000001000111100001000000001
000000000001010000000000000000000000111100000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 10
000000000000010000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000001000
000000000000000000000011100011000000000000001000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000011100000000001000000001000000000
000000000000000000100100000000001110000000000000000000
000000000010001000000000000111000001000000001000000000
000000000000001011000010000000101011000000000000000000
000000000000001000000000010011100001000000001000000000
000000000000000011000011000000101001000000000000000000
000000000000001000000000010000000001000000001000000000
000000000000000011000011000000001100000000000000000000
000000000000001000000000000101100000000000001000000000
000000000000001011000000000000000000000000000000000000

.logic_tile 4 10
000010000000100000000000000001100000000000001000000000
000000000001010000000000000000100000000000000000001000
000000000000000000000011100000000000000000001000000000
000000000000000000000100000000001100000000000000000000
000001000000100000000000000000000000000000001000000000
000010100000000000000000000000001110000000000000000000
000000000000000111000000000101100000000000001000000000
000000000000000000100000000000000000000000000000000000
000000000100000011100000000000000000000000001000000000
000000000000000000100000000000001111000000000000000000
000000000000000101000000000111100000000000001000000000
000000000000000000100000000000100000000000000000000000
000001000000100011100111000000000001000000001000000000
000010101011010000000000000000001110000000000000000000
000000000000000011100111000000000001000000001000000000
000000000000000000000000000000001100000000000000000000

.logic_tile 5 10
000000000000000000000010100001000000000000000100000000
000000000000000000000100000000100000000001000100000001
011010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001110100000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
010010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 10
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000001000
000000000000001000000000000000011001110011001000000000
000000000000001111000000000000001111110011000000000010
000000000000000111100000000011101000110011001000000000
000001000000000000000000000000101010001100110000000010
000000000000001111100000010000001001110011001000000000
000000000000000111100011110000001010110011000000000010
000000000000000000000000000000001001110011001000000001
000000000000000000000000000000001010110011000000000000
000000000000000000000010000011101000101010101000000000
000000000000000000000110000000100000101010100000000100
000000100000000000000000000000001000000011110000000100
000010000100000000000000000000000000000011110000000000
000000000000000000000000001000000000010110100000000000
000000000000000000000011101101000000101001010000100000

.logic_tile 8 10
000000000000001001100110000111100001000000001000000000
000000000000001111100111100000101000000000000000010000
000000000000001000000111100011000000000000001000000000
000000000000101001000111110000001000000000000000000000
000000000000001111000110001111001000000011100000000001
000000000000001001000100000101001111000011110000000000
000000000000001001100000011011111000100110000000000000
000000000010001011000010001011011101100100010000000000
000001000000001000000011100101011010110110100000000000
000010000000001111000100001001001011111000100000000000
000000000001001000000111001001001111100000000000000000
000000000000001111000100001101001110000000100000000000
000000000000001111100110000000011000110011000000000000
000000000000001011100000000000011010110011000000000000
000000000000001000000000010000000000001111000000000000
000001000000100001000011100000001001001111000011000100

.logic_tile 9 10
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000010110100010000000
000000000000100000000000001001000000101001010000100010
000000000000000000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000

.logic_tile 10 10
000000000000000000000010100111000000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000100000101000000000011100000000000001000000000
000000000000000000000010100000001101000000000000000000
000000000000010000000000000001001001001100111000000000
000000000000100000000010100000101100110011000000000000
000001000000000000000000000011101000001100111000000000
000000000000000101000000000000001011110011000000000000
000000000000000000000110000111001001001100111000000000
000000000000000000000100000000001100110011000000000000
000010000000001000000000000011101001001100111000000000
000000000000011111000000000000001010110011000000000000
000000000000001000000000010001101001001100111000000000
000000000000001001000010010000001100110011000000000000
000000000001111000000000000001101001001100111000000000
000010000000001111000000000000101110110011000000000000

.logic_tile 11 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 11
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000001000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000010100000001000111100001000100000
000000000000000000000100000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001011000000010000000000000000000000000000
000000000000000011100011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 11
000000000100101000000000000000000000000000001000000000
000000000001010111000010010000001010000000000000010000
000000000000000000000000000001000000000000001000000000
000000000000001001000000000000000000000000000000000000
000000000000000111000000001011001000000000000000000000
000000000000000000100000000001001001000100000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000111100000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000000000000000000000000000111100000010110100000000001
000000000000000000000000000000100000010110100000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 4 11
000000000000000000000000010000000001000000001000000000
000000000000000000000010000000001000000000000000010000
000000000000001000000111100101100000000000001000000000
000000000000000111000000000000000000000000000000000000
000000000100000011100111100000001000111100001000000000
000000000000000000000100000000000000111100000000000000
000000000000000111100000000000000000000000000000000000
000000000000001111100000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001001010110100000000000000
000000000000000000000000000101111100010100000000000000
000000000000000000000000001000011000100001010000000000
000000001010000000000000000111011010010010100000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 11
000000000000000000000110000001101000111000000100000000
000000000000000000000000000000111111111000000100000000
011000000000000000000011110001111011111001010100100000
000000000000000000000110100011111010110000000100000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000001000000011100001111101000000000000000000
000000000000000001000100000011111110000001000000100000
000000000100000011100111001111101101000000000000000000
000000000000000000100000001001011101000010000000000000
000000000000000000000000001000011000111001010100000000
000000000000000000000011100101011100110110100100100000
000000000000000000000111000101000000000000000100000000
000000000000000000000000000000000000000001000100100010
010000000000000000000000000000000000000000000000000000
000010100000001111000000000000000000000000000000000000

.ramb_tile 6 11
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 11
000000000000001101000010100011000001000000001000000000
000000000000001111000010100000001001000000000000001000
000000000000001000000110010111100001000000001000000000
000000000000001111000111110000101001000000000000000000
000000000000000000000000010101000001000000001000000000
000000000000000000000011010000101011000000000000000000
000000000000000011100010100001000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000001001000000000011100001000000001000000000
000000000000001101000000000000001000000000000000000000
000000000000000001000000000011000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000010111000000000000001000000000
000000000000000001000010110000001001000000000000000000
000000000001000000000111000101100000000000001000000000
000000000000100000000000000000001001000000000000000000

.logic_tile 8 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000

.logic_tile 9 11
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 11
000000000000000011100000000101101000001100111000000000
000000000000000000100000000000101110110011000000110000
000000000000000011100111110111001001001100110000000000
000000000000000000100011010000001001110011000000100000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111001111111101100000000000100000
000000000110010111000111101101001010000000000000000000
000000000000000000000000001001011001000000000000000000
000000000000000000000000001101001001000001000000000000
000000000000001001000000001111001011000010000000000000
000000000000000001000000000011101001000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000001000000100001100000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 11 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 11
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 12
000000000000000111000010100101000001000000001000000000
000000000000000000000100000000001111000000000000001000
000000100000000000000010100101000000000000001000000000
000001000000001101000110110000101100000000000000000000
000001000000001000000011100001000000000000001000000000
000000000000000111000100000000101101000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000100101100110110001100001000000001000000000
000000000000000000000010100000101100000000000000000000
000000000000001000000110100111100000000000001000000000
000000000000000101000000000000001000000000000000000000
000000000000000000000111100111100001000000001000000000
000000000000000000000100000000101001000000000000000000
000010000000000101100010010111000001000000001000000000
000001000000000000000110100000101101000000000000000000

.logic_tile 2 12
000000000000000000000111100011100000000000001000000000
000000000000000000000000000000100000000000000000001000
011000000001010000000110000000011110000100101100000001
000000001010100000000000001001011100001000010100100111
000000000000000000000111110101001000010100001110000001
000000000000000000000010001101100000000001010100000101
000000000000000000000000000000001000000100101110000001
000000000000000000000000001001001101001000010100100111
000000000000000001100110000111101000010100001110000101
000000000000000000000000001101000000000001010110000011
000001000000000000000011110111101000010100001110000110
000010100000000000000010001001000000000001010100100011
000000000000000000000000000000001001000100101100000101
000000000000010000000000001101001101001000010100100011
010000000000001001100011100000001001000100101100000100
000000000000000001000000001001001001001000011101000111

.logic_tile 3 12
000000000000000101100000000000001010000011110000100000
000000000000000000000000000000010000000011110000000011
000000100000000000000000000000000001001111000000100000
000001000000000000000000000000001010001111000000000011
000000000000000000000110110000011010000011110000100000
000000000000000000000010100000010000000011110000000011
000000000000001101100000010101100000010110100000100001
000000000010000101000010100000000000010110100000000011
000000000000000000000000000001000000010110100000000001
000000000000000000000000000000000000010110100000100010
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000001111000000000001
000000000000000000000000000000001011001111000000100000
000000000000010000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000

.logic_tile 4 12
000000000000001000000000010000000001000000001000000000
000000000000000101000010100000001111000000000000001000
000000000000001000000000000001100000000000001000000000
000001000000100101000000000000000000000000000000000000
000000000000000101100110100000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000001000000000000010011000001000000001000000000
000000000000000000000010100000001011000000000000000000
000000000000001000000000000000000000000000001000000000
000000000000000011000000000000001010000000000000000000
000000100001000001100000000101000000000000001000000000
000001000000100000100000000000101110000000000000000000
000000000000001000000000000000000000000000001000000000
000000000000000011000000000000001001000000000000000000
000000000000000000000111000000000001000000001000000000
000000000000000000000000000000001100000000000000000000

.logic_tile 5 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.ramt_tile 6 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 12
000000001110000000000000000011100000000000001000000000
000000000000000000000000000000001010000000000000010000
000000000000000000000000000111100000000000001000000000
000000000000000111000000000000001011000000000000000000
000000000000000001000000010000000001000000001000000000
000000000000000000000011000000001000000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000100
000000000000000101100000000111001100101000000000000100
000000000000000000000000000000000000101000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000

.logic_tile 8 12
000000001110000000000000010111011101110011000000000000
000000000000000000000011111001101010000000000000000000
000000000000001001100111000011111000100010000000000000
000000000000000111000111101011011010001000100000000000
000000000000101000000010001101001010110011000000000000
000000000101001111000011100001101110010010000000000000
000000000000000011100010001001111011110011000000000000
000000000000000111100000000111111010100001000000000000
000001000000000000000110110011111000100000000000000000
000010100000000000000010001111101101000000000000100000
000000000000001101100110001101011000110011110000000000
000000000000000101000010001111101011010010100000000000
000001001100100011100110010000011100000011110000000001
000000100001000001100010100000000000000011110001000000
000000000001011000000000000011111011100010100000000000
000000000000000011000010000111101001101000100000000000

.logic_tile 9 12
000000000000001000000111100111000000000000001000000000
000000000000001111000100000000000000000000000000001000
000000000000001101000111100111100001000000001000000000
000000000100000111100100000000001000000000000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001000110011000000000001
000000000000001000000000010111101001001100111000000000
000000000000001111000011110000001001110011000000000101
000000000000000000000000000001001001001100111000000100
000000000000000000000000000000101110110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001011110011000000000001
000000000000000000000000000000001000001100111000000000
000000000000001001000000000000001000110011000000000100
000000000000000011000000000000001001001100111000000000
000000001010000000000000000000001010110011000000000100

.logic_tile 10 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 13
000000000000000000000000010111000000000000001000000000
000000000000000000000010000000101100000000000000010000
000000000000000000000000000111000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000000001000111100001000000000
000000001010000000000000000000000000111100000000000000
000000000000000000000000001000000000010110100000000000
000000000000001001000000000101000000101001010000000000
000000000000001111000000001000000000010110100000000000
000000000000000101000011100111000000101001010000000000
000000000000000001000000000001000000101111010000000000
000000000000000000000000000000101100101111010010000000
000000000000000101100000010000000000001111000000000000
000000000000000000000011010000001101001111000000000000
000000000001011001000000001000000000010110100000000000
000000000000100011000000000011000000101001010000000000

.logic_tile 2 13
000000000000000001100000000000001000000100101110100000
000000000000000000000000001111001100001000010110010101
011000000000010000000000000111001000010100000110100001
000000000000100000000000000001100000000010101110000011
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 13
000001000000101000000000000011000000000000001000000000
000000100001000101000000000000000000000000000000001000
000010000001010000000111000000000000000000001000000000
000000001010000000000100000000001111000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000010011100001000000001000000000
000000000000000000000011010000001011000000000000000000
000000000000000001100000000101100001000000001000000000
000000000000000000100000000000101110000000000000000000
000000100000011000000110010011100001000000001000000000
000001000000001001000110010000101011000000000000000000
000000001100000000000110010011100000000000001000000000
000000000000000000000110010000100000000000000000000000
000000000000000001100000000001000001000000001000000000
000000000110000000100000000000001001000000000000000000

.logic_tile 4 13
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000010000
000000000000000001000111100000000001000000001000000000
000000000000000000100000000000001101000000000000000000
000000000000000011100000001111001001000010110000100000
000000000000000000000000000111001011100011110000000000
000000000000000111100111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000010101011011000000000000000000000
000000000000001111000000001111101010000010000000000010
000010100000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000001000000000001111011000000010000000000000
000000000000001011000011110101111100000000000000000100
000000000001010011100111100000000000000000000000000000
000000000000000000100110110000000000000000000000000000

.logic_tile 5 13
000000000000000001000011100001000000000000001000000000
000000000000000111000100000000001110000000000000001000
000000100000000011100000010101100000000000001000000000
000000000110000000100011000000101110000000000000000000
000010100000001111000111110101100000000000001000000000
000000000000001011100011010000101011000000000000000000
000000000001000111000111010001000000000000001000000000
000000000100100000100011010000001001000000000000000000
000000001110000000000000000001100000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000001100001000000001000000000
000000000000001111000000000000101111000000000000000000
000000000000001011000000000101000001000000001000000000
000000000000000111000000000000001100000000000000000000
000000000000000000000000010101100000000000001000000000
000000000010000000000011010000001011000000000000000000

.ramb_tile 6 13
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000

.logic_tile 7 13
000000000000001000000111000011000000000000001000000000
000000000000101011000110010000001001000000000000001000
000000000000000000000000010101100000000000001000000000
000000000000000000000010010000001110000000000000000000
000000000000000011100111000011100000000000001000000000
000000000000000000000010000000101011000000000000000000
000000000110000001000000000101000000000000001000000000
000000000000000001000000000000001101000000000000000000
000000000000000001000110100111000000000000001000000000
000000000010000000000000000000101000000000000000000000
000000000000101000000110110001100000000000001000000000
000000000000010101000010100000101001000000000000000000
000000000000001000000000010101000001000000001000000000
000000000000000101000010100000101101000000000000000000
000000000000000000000000000011100001000000001000000000
000000000000000000000000000000001010000000000000000000

.logic_tile 8 13
000000000000000000000000010000000000001111000010000000
000000000000000000000011010000001010001111000000000000
000000000001010000000110001000011011001100110000000000
000000000100000000000100000011011110110011000000000001
000000000000000001100110010000011010000011110000000000
000000000000000000000110010000000000000011110001000000
000000000000001000000011110000001010000011110000000000
000000000000001001000010010000010000000011110001000000
000000000000001001000000000001100000010110100000000000
000000000000000101000000000000100000010110100001000000
000000000000000101100000001011001000100010000000000000
000000000000000000000000001001011100000100010000000000
000000000000000000000000000000011010000011110000000000
000000000000000000000000000000010000000011110010000000
000000000000000000000000000000000000010110100000000000
000000000000001001000000001101000000101001010001000000

.logic_tile 9 13
000000000000001101100000010000001000001100111000000001
000000000000001011000010000000001011110011000000010000
011000100001001001000000000001001000001100111000000000
000000000100100011100010100000000000110011000000000000
110000000000001000000010000111001000111100001000000000
110000000000000011000000000000100000111100000000000000
000000000000001101100011110000001000000011110000000001
000000000000000001000011000000000000000011110000100100
000000000000000001100000000011011011100010000000000000
000000000000000000000010001011011001001000100000000000
000000100001000001100110001000011011100101100110000000
000001000000100111000000000011011000011010010100100100
000000000000000000000010000011111011000000000000000000
000000000000000000000011001001101010100000000000000010
010000000000000000000000000011111000000100010000000000
000000000000000000000000000001001010010001000000000000

.logic_tile 10 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 13
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000001000
000000000000000000000000000000000001000000001000000000
000000000000001001000011110000001011000000000000000000
000000000000001001000000000000000000000000001000000000
000000000000000111000000000000001010000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000010010000100000000000000000000000
000000000000000000000000000011100000000000001000000000
000010000000010000000000000000000000000000000000000000
000000000000000111000011100000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000011100000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000

.logic_tile 12 13
000000000000100000000000000000000001000000001000000000
000000000100000000000011110000001111000000000000001000
000000000000001000000000000001100001000000001000000000
000000000000001011000000000000001110000000000000000000
000000000000000111000000000101101000111100001000000000
000000000000000000000000000000000000111100000000000100
000000000000001000000000000011000001000000001000000000
000000000000001011000000000000001010000000000000000000
000000000000001000000000000101101000111100001000000000
000000000000001011000000000000000000111100000000000001
000000000000000000000000000001000001000000001000000000
000000000000000000000000000000101010000000000000000000
000000000000000000000000000101101000111100001000000000
000000000000000000000000000000000000111100000000000001
000000000000000000000010100101000001000000001000000000
000000000000001101000100000000001010000000000000000000

.logic_tile 13 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 13
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 14
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 14
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000001000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000001000000001000000000
000000000000001001000000000000001101000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000010000000001110000000000000000000
000000010000000000000000000111000000000000001000000000
000000010000000000000010000000101110000000000000000000
000000010000000000000000000111000001000000001000000000
000000010000000001000010000000001110000000000000000000
000000010000000111000000000101100000000000001000000000
000000010000000001100010000000101110000000000000000000
000000010000000000000000000000000000000000001000000000
000000010000000001000000000000001010000000000000000000

.logic_tile 2 14
000010100000000000000000000001100000000000001000000000
000000000000000111000011100000001110000000000000001000
000000000000000101000010000111100000000000001000000000
000000000000000000100100000000101101000000000000000000
000000000000000111000010000011100000000000001000000000
000000000000000000000100000000001010000000000000000000
000010000000000001000000000101000001000000001000000000
000000000000000000000011100000101101000000000000000000
000000010000010000000010010111100000000000001000000000
000000010000000000000011010000001000000000000000000000
000000110000000001000010000001000001000000001000000000
000001010000000000000000000000101001000000000000000000
000000010000001011100000000111000001000000001000000000
000000010000001011100000000000001010000000000000000000
000000110000001000000010100011000001000000001000000000
000001010000000011000100000000101011000000000000000000

.logic_tile 3 14
000000000001000000000000000011000000000000001000000000
000000000000100000000000000000000000000000000000010000
000000001110000000000000000000001000111100001000000000
000000000110000000000000000000000000111100000000000001
000010100010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011110000011110000000000
000000001010000000000000000000000000000011110000000010
000000010100001001100000000000000000000000000000000000
000000010000001001100000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000010110100000000000
000000010000000000000000000011000000101001010000100001
000000110000000101000000000000000000010110100000000001
000001010000000000100000000011000000101001010000100000

.logic_tile 4 14
000010100000000011100111010000000000000000001000000000
000000000000000000100111110000001011000000000000001000
000000000000000011100111000101000000000000001000000000
000000000000000000100100000000001011000000000000000000
000000000100000011100110110001000000000000001000000000
000000001010000000000011110000001001000000000000000000
000000000000000011100000010101100000000000001000000000
000000000000000000000011000000001011000000000000000000
000000010000000000000000000001000000000000001000000000
000000010000000000000000000000101001000000000000000000
000000010000000000000000000000000001000000001000000000
000000010000000000000000000000001001000000000000000000
000000010000000000000000000001100000000000001000000000
000000010000000000000000000000000000000000000000000000
000010110000000000000000000000000001000000001000000000
000001010000000000000000000000001011000000000000000000

.logic_tile 5 14
000000000000000011100000000001000000000000001000000000
000000000000000000100011110000001001000000000000010000
000000000000000000000111000101100001000000001000000000
000000000000001111000000000000101001000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000010000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 6 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000011000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 14
000000000000000000000000010011100001000000001000000000
000000000000000111000011110000001001000000000000010000
000000000000000111100111110001000001000000001000000000
000000000000000000000111110000101111000000000000000000
000000001000000111100000000001100000000000001000000000
000000001100000000100000000000100000000000000000000000
000000000000000000000000000001001001011100000000000000
000000000000000000000000000000001000011100000001000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000001100000000101000000010110100010000000
000000010000000000000000000000000000010110100000000000
000000010000000000000000000000000000000000000000000000
000000011110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000

.logic_tile 8 14
000000000000000000000000000111000001000000001000000000
000000000000000000000011100000101111000000000000001000
000000000001000011100010110001100000000000001000000000
000000000000100000100011100000101010000000000000000000
000000000000000000000010100001100000000000001000000000
000000000000000101000010100000101110000000000000000000
000000000001000001000000000101000001000000001000000000
000000000110100101000010100000101110000000000000000000
000000010110000000000000000101000000000000001000000000
000000010000000000000000000000101001000000000000000000
000000010000000000000000000101100001000000001000000000
000000010110000001000000000000001000000000000000000000
000000010000000001000010000101100000000000001000000000
000000011110000000000010100000101111000000000000000000
000010010000000000000010000011100001000000001000000000
000000010000000001000000000000001010000000000000000000

.logic_tile 9 14
000000000000000001100110000101000001001100110000000000
000000000000000101000010100000101010110011000010000010
000000000000000111100000011001101111110011000000000000
000000000000001111000011010011011000000000000000000000
000000000000000101000000000001001000000000000000000000
000000000000000000000010111011011001001000000000000000
000010000010001101000110011011111001100010010000000000
000000000000000011000011000111111010000110010000000000
000000010000000001100011101111111011100000000000000000
000000010000000000100110011111111011000000010000000000
000010110000000001000010000101000000010110100000000000
000001010000000001000010000000000000010110100001000000
000000010000000111100010000011001100100010010000000000
000000010000000000000000000111011000001001100000000000
000010010000000000000010011101011101101010000000000000
000000010000000001000010001011001110001010100000000000

.logic_tile 10 14
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000001000
000001000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000011001000001100111010000000
000000000000000001000000000000001101110011000000000101
000000000100000000000000000111101000001100111010000000
000000000000000000000010000000001100110011000000000001
000000010000000111100000000101101000001100111000000101
000000010000000000100010000000100000110011000000000000
000000010000000001100000000000001001001100111000000101
000000010000000000100000000000001110110011000000000010
000000010000000000000000000101001000001100111000000100
000000010000000000000010110000000000110011000010000000
000010110100100001000010000111101000001100111000000000
000000010000000001000000000000100000110011000010000001

.logic_tile 11 14
000000000000000000000000010000000000000000001000000000
000000000000000000000011100000001001000000000000010000
000000000000000000000111000011100000000000001000000000
000000000000000000000100000000100000000000000000000000
000000000000000000000110101001101001000010110000000000
000000001100000000000000001101101110000001010000000000
000001000000000000000111100000000000000000000000000000
000010100000000000000100000000000000000000000000000000
000000010110000000000010100011000000010110100000000000
000000010000001111000010100000100000010110100000000000
000000010000000000000000001101001100001100110000000000
000000010000000000000010011111101101000000000000000000
000000010010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000010001100000010000001100000011110000000000
000010110000000000000011000000010000000011110000000000

.logic_tile 12 14
000000000000000000000000010101001000111100001000000000
000000001110000000000011110000100000111100000000010000
000001000000000000000000000011100000000000001000000000
000010100000000000000000000000001011000000000000000000
000000000000000000000000010000001000111100001000000000
000000001010010000000011110000001001111100000000000000
000000000000000111000000000001000000000000001000000000
000000000000000000100000000000101110000000000000000000
000000010000000000000000000000001000111100001000000000
000000010000000000000000000000001001111100000000000000
000000010000000000000000000001000001000000001000000000
000000010000000111000000000000101110000000000000000000
000000010000000000000000000101001000111100001000000000
000000010000000111000000000000100000111100000000000000
000000010000000000000000000101100000000000001000000000
000000010000001001000000000000001011000000000000000000

.logic_tile 13 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001111000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000

.logic_tile 14 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 0 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 15
000000000000000000000110000000000000000000001000000000
000000000000000000000000000000001111000000000000010000
000000000000001000000000000011101000010100000010000001
000000000000001011000000001001000000111100000000000000
000000000000000000000010000000000000001111000000100000
000000000000000000000100000000001011001111000000000000
000000000000000000000000000111001100000000000000000000
000000000000000000000000001011101100001000000000000000
000000010000000001000010000000000000000000000000000000
000000010000000001000010010000000000000000000000000000
000000010000001000000010000000001100000011110000000000
000000010000000101000100000000010000000011110000100000
000000010000000000000111101000000000010110100000000000
000000010000000000000000000001000000101001010000000010
000000010000000000000000000000000001001111000000000000
000000011010000000000000000000001101001111000000100000

.logic_tile 2 15
000000000000100000000000000101000001000000001000000000
000000000001010000000000000000001001000000000000010000
011000000000000001100000000101100000000000001000000000
000000000000000000000010110000101101000000000000000000
000000000000101101100000000111000000000000001000000000
000000001011011011000000000000000000000000000000000000
000000000000000011100010100000001000111100001010000000
000000000000000000000110000000000000111100000000000000
000100011100000000000010001101100001000000000000000000
000000010000000000000000001011101010010000100010000000
000000010000000000000000010000001011000011000100000000
000000010000000000000010000000001000000011000100100000
000000010000101000000010100001100000000000000000000000
000000010001010011000000001111000000010110100000000000
010000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 15
000001000000001000000011110001000000000000001000000000
000010100000000011000011010000100000000000000000001000
000000000000000000000000010001000000000000001000000000
000000000000000000000011000000001111000000000000000000
000000000000001011100000010101000000000000001000000000
000000000000001011100011000000101101000000000000000000
000010000000001000000000000011000001000000001000000000
000001000000000011000000000000101010000000000000000000
000001010000000000000000000000000001000000001000000000
000010110000000000000011100000001001000000000000000000
000000010000000000000000000000000000000000001000000000
000000010000000000000000000000001010000000000000000000
000000010000000000000000000111000000000000001000000000
000000010000000000000011100000101001000000000000000000
000000010000100000000000000101000000000000001000000000
000000010000000000000000000000001111000000000000000000

.logic_tile 4 15
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000010000
000000000000001111100000000000000001000000001000000000
000000000000000011000000000000001101000000000000000000
000000000000000000000111100000001000111100001000000000
000000000000000000000100000000000000111100000000000000
000000000000001000000000001111001100000110000000000000
000000000000000011000000000101001111010110000000000010
000000010000001000000000001111111000001000000000000000
000000011100000111000000000001001011000000000000100000
000000010000000000000110010000000000000000000000000000
000000010000000000000110010000000000000000000000000000
000000010000000101000000010000000000000000000000000000
000000010000000000100010000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000001101000000000000000000000000000000000000

.logic_tile 5 15
000000000000000001000111100101100000000000001000000000
000000000000000000100110010000001111000000000000001000
000010000000011000000111110101100000000000001000000000
000001000000100111000111100000101110000000000000000000
000000000001011001000000010001100000000000001000000000
000000000000101111100011100000101001000000000000000000
000010000000001001000011100101100000000000001000000000
000001000000001101000100000000001001000000000000000000
000000010000000011100000000101000000000000001000000000
000000010000000000000000000000001010000000000000000000
000000010000001000000000000011100000000000001000000000
000000010000001101000000000000001011000000000000000000
000000010000000000000010000001000001000000001000000000
000000010000000001000000000000001000000000000000000000
000000010000000000000000000001100000000000001000000000
000000010000000000000000000000101100000000000000000000

.ramb_tile 6 15
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010010000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010010000000000000000000000000000000

.logic_tile 7 15
000000000000000000000000010001100000000000001000000000
000000000000000000000011110000100000000000000000001000
000010000000000000000111100001111010101010101000000000
000001000000000000000111110000110000101010100001000000
000000000000000000000111100011101000110011001000000000
000000000000000000000100000000101011001100110001000000
000001000000000111100111110101101000101010101000000000
000000000000000000100111110000000000101010100001000000
000000010000000000000000000000001000110011001010000100
000000010000000000000000000000001001110011000000000000
000000010000000000000111000000001001110011001010000100
000000011110000000000100000000001011110011000000000000
000000010000000000000000000000001000000011110000000001
000000010000000000000000000000000000000011110000000010
000010110000010000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000

.logic_tile 8 15
000000100000001000000011100001000001000000001000000000
000000000000000111000100000000101110000000000000010000
000000000000001001100111110001000001000000001000000000
000000000000001001100111110000001000000000000000000000
000000000000000000000000010000000001000000001000000000
000000000000000000000010010000001101000000000000000000
000010000000101001000000011001101000011100000000000000
000001000000010011000011100111001011111100000001000000
000000010000000000000010001011011010100010100000000000
000000010010000000000000000101111110010100010000000000
000000010000000000000000000000000000000000000000000000
000010011100000000000010000000000000000000000000000000
000000010000000111100000000000000000000000000000000000
000001010000000000100000000000000000000000000000000000
000000010100001001100010001001111111110011000000000000
000000010000000001100000000101111001000000000000000100

.logic_tile 9 15
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
011000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000111100000000111100000000000000111000000
110000000010000000000000000000100000000001000101100010
000000001000000000000000001000000000010110100000000000
000000000000000000000000001001000000101001010000000000
000000010000000000000000000000000000010110100010000000
000001010000000000000000000101000000101001010001000000
000000010010000000000000000000000000000000000000000000
000000011100000000000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000001011000000000000000000000000000000000000000000000
010000010000000000000000000000000000000000000000000000
000000011110000000000010100000000000000000000000000000

.logic_tile 10 15
000000000010000000000010100011001000001100111010000000
000000000010000111000000000000100000110011000010010001
000010000001011101000010100000001001001100111010000000
000001000000101111000011100000001010110011000000100010
000000000000001111000000010011101000111100001000000000
000001000000000001100011100000100000111100000000000101
000010000000011000000000000001101000100010000000000000
000001001110100011000011110101101110001000100000000000
000000010000001000000111001111001001000000010000000000
000000010000000101000000000001111101100000000000000000
000001011010100000000010011111001111000100000000000000
000010010000010000000110001101011111000000000000000000
000000110000001101100110110001111000110011000000000000
000000010010001111000010100001011010000000000000000000
000000011000110000000000010011000000101001010000000000
000000011110110000000010101101000000000000000000000000

.logic_tile 11 15
000000000001011000000000011101011010110111100110000000
000010000000001001000010011101101011100001001101000100
011000001010000000000010110000000000100110010100000000
000000000000000101000010011101001111011001100111000000
000000000000000000000010000111101011100010000000000000
000000000000001111000010100111101100001000100000000000
000010000000111101000010100001101101100010110110000000
000010100001111001100110111101101110000111010101000101
000000010000000001000000001111011101000010000000000000
000000010000000111100000001111001101000000000000000000
000000010000001001100000010001011010100010110100000000
000010110000001001000010101101001100000111010111000001
000000010000001101000110111001101010111111000110000100
000000010000000101000010100001111111000011000100000100
010000011010001001000110010001011111101110000110000000
000000011101011011100010011101101011001011101110000100

.logic_tile 12 15
000000000000000000000000000111001001110111100110000000
000000000000000000000000001111101101100001000111010100
011000000000001000000000000111111101100010110110000000
000000000001001011000010111111001110000111010111000100
000000100000000101100000000111100000100110010000100000
000001000000000000000000000000101010100110010000000000
000000000000001000000000011101000001100110010000100000
000000000000000001000010101111001011001111000000000000
000000010000000000000010111000000000010110100000000000
000000010000000000000111001001000000101001010000100000
000000010000000000000000000000000000000000000000000000
000000010001011101000011100000000000000000000000000000
000000010000000001000111010111001100100010110110000001
000000010000000000000010011011111110001011101101000000
010000010000001001000000001001111000100110100110000000
000000010000001011000010000101101111010110010111000101

.logic_tile 13 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 15
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 16
000000000000000011100011101011101010110011000000000000
000000001010000000100010001011101010000000000000000000
000000000000000000000000001111011011110011000000000000
000000000000001001000011100101001111000000000000000000
000000000100001001000000000011001111011111110000100000
000000000000000111000010001111001110111111110000000000
000000100000000001100000000001011000100010000000000000
000001000000001111100010111101101111000100010000000000
000000000000100001100000000111100000010110100000000000
000000001010000000000000000000100000010110100000100010
000000000000000000000010001111100000101001010000000000
000000000000001001000010001101100000000000000000000000
000000000000001001000110000000001010000011110000000000
000000000000000001000010000000000000000011110000100000
000000000000000001100110000001111100110011000000000000
000000000000000000000010101001101000000000000000000000

.logic_tile 2 16
000000000000000000000000010000000001000000001000000000
000000000000010000000011100000001100000000000000001000
000000000000000111000011100000011100110011001000000000
000000000000000000000000000000001110110011000000000010
000000000000000000000111100111101001110011001000100000
000000000000000000000011110000001011001100110000000000
000000000000000000000010000000001000110011001000000000
000000000000000000000100000000001011110011000000000010
000000000000000000000000000000001000110011001000000000
000000000000000000000000000000001001110011000000100000
000000000000001000000000000101001000101010101000000000
000000000000001011000000000000100000101010100000100000
000000000010101000000000000001101000101010101000000000
000000000000001011000000000000100000101010100000000000
000000000000001000000000000000001001110011001000000000
000000000000000011000000000000001000110011000000000000

.logic_tile 3 16
000000000000000000000011100001000000000000001000000000
000000000000000000000000000000100000000000000000010000
000000000000001111000111001111101001011100000000000000
000000000000001011000100001101101110111100000000000000
000000000000001000000111010011011011011111110000000000
000000000000000011000111011011101110111111110000000000
000000000000001011100011111000011001100000000000000000
000000000000000011100010001001001000010000000000000000
000000000000000000000110000011111000000010100000000000
000000000000000000000010100000010000000010100000000000
000000000000000001100000000101101011000010000000000000
000000000000000000100000000101011100100000000000000000
000000000000000000000000000001111100000001010000000000
000000000000000000000000001011100000000000000000000000
000000000000000001100110000101111011000100000000000000
000000000000001101000000001101101000000000000000000000

.logic_tile 4 16
000000000000001000000111010101100000000000001000000000
000000000000001011000110100000100000000000000000001000
011000000000011000000111000101000001000000001000000000
000000000000000101000011100000101110000000000000000000
000000000000000000000011100111100000000000001000000000
000000000000000000000010000000001000000000000000000000
000000000000010111000000010001100001000000001000000000
000000000000000000000011000000101110000000000000000000
000000000000000000000010000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000001000000000000011100001000000001000000000
000000000000000011000000000000001001000000000000000000
000100000000000000000000000001001000100000000100000100
000100000000000000000000000000101001100000000100000000
010000000000011000000000000000011000000100000000000000
000000000000100011000000001011001011001000000000000000

.logic_tile 5 16
000000000000000000000000000011100000000000001000000000
000000000000000111000000000000001010000000000000010000
011000000000000000000000000001000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000001111000000000101000000000000001000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000111000000001000111100001010000000
000000001110000000000000000000000000111100000000000000
000000000000000000000010101000001100000000010100000010
000000000000000000000100001101011111000000100100000000
000000000000000011100111000000011010001100000100000000
000000000110000000100100000000011101001100000110000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 16
000000000000001101000010100101000000000000001000000000
000000000000001111000010100000101011000000000000001000
000000000000000000000000000001000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000111000011110011000000000000001000000000
000000000000000000000111010000101010000000000000000000
000000000000000000000010010111100000000000001000000000
000000000000001001000110110000001100000000000000000000
000000000000000001000010000111100001000000001000000000
000000000000000000100000000000001011000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000001000011100000001000000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000011100000000011100000000000001000000000
000000000000000111100000000000101001000000000000000000

.logic_tile 8 16
000000000000000011000110010101100000000000001000000000
000000000000000000000111100000101101000000000000001000
000000000000001000000000000001000000000000001000000000
000000000000001001000000000000101000000000000000000000
000000000000000001000000000111100000000000001000000000
000000001000001111000000000000101010000000000000000000
000000000000001000000000010001100000000000001000000000
000000000000010111000011100000001100000000000000000000
000000000000000011100000000001000001000000001000000000
000000000000000000100010000000101111000000000000000000
000000000000000101000000000111000000000000001000000000
000000000000000001000000000000101010000000000000000000
000000000000000000000010000101100001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000001000111000011100001000000001000000000
000000000000000000000010100000001100000000000000000000

.logic_tile 9 16
000000000000000000000010100000000000000000001000000000
000000000000000000000000000000001111000000000000001000
000000000000000101000000000111000000000000001000000000
000000000000000000100010110000000000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000101000000000000001010000000000000000000
000000000000000000000000000001000001000000001000000000
000000000000000000000000000000101110000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000101100110110111000000000000001000000000
000000000000000000000010100000100000000000000000000000
000000000000001101100000000111100001000000001000000000
000000000000000101100000000000001000000000000000000000

.logic_tile 10 16
000000000000000000000010101011101001001001010010000000
000000000000000000000000001111111000010110100010000000
000000000000000001100010110001100000010110100000000000
000000000000000101100010010000100000010110100011000000
000000000001010001100000001000000000010110100000000000
000000000000000000100000001101000000101001010001000000
000000000000101101000110000000001010000011110000000000
000000000000011001000100000000000000000011110011000000
000000000000000000000000000001100000010110100010000000
000000000000000000000010110000000000010110100000000000
000000000000000000000010100000001010101010100000000000
000000100100000000000100001111000000010101010000100000
000000000001010000000000010000001110000011110010000000
000000000000000000000010010000010000000011110010000000
000000000000000000000110001011011011001001010000000000
000000000000000000000000001001101010101001010000000000

.logic_tile 11 16
000000000000001001100000000000000000000000001000000000
000000000000000101100000000000001010000000000000001000
000000000000000111100010100001100000000000001000000000
000000000000000000000010100000100000000000000000000000
000001000000000101000000000000001001001100111000000000
000000100000000101000000000000001011110011000000000000
000000000000000101000110011000001001100111001000100000
000000000000000000000110010001001011011011000000000000
000000001110000000000000000001001000111110101000000000
000000000000000000000000000001000000000010100000100000
000000000000000000000000001101101000111110101000000000
000000000000000000000000000001000000000010100000100000
000000000000000000000000000001101000111110101000000000
000000000000000000000000000001100000000010100000100000
000000000000000000000000001000001000100111001000000000
000000000000000000000000000001001010011011000000100000

.logic_tile 12 16
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000010100000001011001100110000000000
000000000000000000000000000000001011110011000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111011000000010100000000000
000000000000001111000000001001010000101011110000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 16
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000001101000000000000001000
000000000000000000000010110111100000000000001000000000
000000000000001101000110100000001101000000000000000000
000000000110000000000000000011000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000101000000000111000001000000001000000000
000000000000001111100000000000001110000000000000000000
000000000000000011100110010001100001000000001000000000
000000000000000000100110010000101111000000000000000000
000000000000000101000000000111000001000000001000000000
000000000000000000100000000000101100000000000000000000
000000000001011101000011100111100001000000001000000000
000000000000101011100100000000101010000000000000000000
000000000000001011100011110001100000000000001000000000
000000000000000011000111000000001110000000000000000000

.logic_tile 14 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000010000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000001111101101110011000000000000
000000000000000000000000001111011100000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 2 17
000000000000100000000000000000001000000011110000100000
000000000000000000000000000000000000000011110000010000
011000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
010000100000000000000011100000000000000000000000000000
110001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001110101100000000000001100001100000000000000
000000000000000000100000000000001110001100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000001001111000100000000
000000000110000000000000000000001001001111000100000100
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 17
000000000100000111000000000000000001000000001000000000
000000000000000000100000000000001101000000000000001000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000101000000000000001000000000
000000000000000000000011100000101101000000000000000000
000000000000000111100111100000000000000000001000000000
000000000000000000100011100000001101000000000000000000
000001000000000000000011100000000001000000001000000000
000010100000000000000010110000001010000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000001101000010110000101011000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000000000000000000101011000000000000000000
000000000000000000000111000000000000000000001000000000
000000000000000000000100000000001000000000000000000000

.logic_tile 4 17
000000000000000000000111100011101000010000000000000000
000000000000000000000100000101111100000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000111100000000000001010001100000000000000
000000000000000001100000000000001101001100000000000000
000000000000000000000110000101111000101000000000000000
000000000000000000000000000000110000101000000000000010
000000000000000000000000000000000000000000000000000000
000000000000000111000010000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000100000000000000000000000001111100000001000000000000
000100000000000000000000000000111100000001000000100000
000000000000000000000000000011001010000000000000000000
000000000000000000000000000101101001000000010000000000

.logic_tile 5 17
000000000000001000000000010101100000000000001000000000
000000000000000101000010100000000000000000000000001000
000000000000000000000010100111100000000000001000000000
000000000000000000000100000000001010000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000001001000010000000100000000000000000000000
000000000000000001000000010111100001000000001000000000
000000000000001001000011100000001110000000000000000000
000000000000000000000000000011100001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000001000110000000000000000000001000000000
000000000000000000000100000000001011000000000000000000
000000000000000000000000000011101000000011100000000000
000000000000000000000000001001101000000011110010000000
000000000000000001000000001000000001010000100000000000
000000000000001111000011111001001011100000010000100000

.ramb_tile 6 17
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 17
000000000000000000000111100111000000000000001000000000
000000000000000111000011100000001000000000000000010000
000000000000001001100000000001000000000000001000000000
000000000000000001000000000000101011000000000000000000
000000000000000000000010000000000001000000001000000000
000000001000000000000010000000001010000000000000000000
000000000000000001000110001011101000000000100000000000
000000000000000000000010001111001111000010100001000000
000000000000001000000000000111101000111111000000000000
000000000000000111000000000011011110101001000000000000
000000000000001101100010001101011011110000000000000000
000000000000000111000000001011111100000000000000000000
000000000000000001000110110101111001100000000000000000
000000000000000001000010101111101000000000000000000000
000000000000000000000111010111101101111111000000000000
000000000000000001000010001101101110101001000000000000

.logic_tile 8 17
000000000000001011000111100111100001000000001000000000
000000000000000111000100000000001011000000000000010000
000000000000001111100000000011100000000000001000000000
000000000000001111100000000000001000000000000000000000
000000100000000001000000000000001000111100001000000000
000000000000000000000010000000000000111100000000000000
000000000000001000000110001011101111100000000000000000
000000000000000001000010001111111010000000100000000000
000000000000000000000000001101101000110011110000000000
000000000000000001000000001111111100010010100000000000
000000000000001000000000000111111001100010100000000000
000000000000000101000010001101101011010100010000000000
000000000000000000000111000001011000110011000000000000
000000000000000000000000000001001010100001000000000000
000000000000000000000111010000001110000011110000000000
000000000000000001000010000000010000000011110000000000

.logic_tile 9 17
000000000000000000000111100011100001000000001000000000
000000000000000000000110000000001011000000000000010000
000000000000000001100000000011100000000000001000000000
000000000000001101100000000000000000000000000000000000
000000000000000001000000000000001000101000000000000000
000000000000000000000000001111000000010100000000000000
000000000000000001000110100000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000001001000000101001010000000000
000000000001111001000000000101100000010110100000000000
000000000000010001000000000000000000010110100000000000
000000000000000000000010100000001000000011110010000000
000000000000000000000000000000010000000011110001000000
000000000000000000000000001001101010000000000000000000
000000000000000000000000000001001001100001000000000000

.logic_tile 10 17
000000000000001101000010100001000001000000001000000000
000000000000001111000000000000101001000000000000001000
000000000000000101000010100001100000000000001000000000
000000000000000111100110100000001000000000000000000000
000000000000100011100000000101000000000000001000000000
000000000001000001100010000000001110000000000000000000
000000000000000011100111000001000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000101000000000011100001000000001000000000
000000000000000000000010000000001010000000000000000000
000000000000000101100000000101100001000000001000000000
000000000000000000000000000000101000000000000000000000
000000000000000111100000000011000000000000001000000000
000000000000000000100000000000001010000000000000000000
000000000000000000000000000011000001000000001000000000
000000000000000000000000000000101001000000000000000000

.logic_tile 11 17
000000000000001001100000000011101000111110101000000000
000000000000000001100010100011100000000010100000110000
000000000000000101000000001011001000111110100000000000
000000000000000000000010100011000000000001010000000010
000000000000001000000000001000000000010110100000000001
000000000000000011000010111001000000101001010000000010
000000000000000000000000000111101001101110000000000000
000000000000000000000010000101011011010001110000000000
000000000000001000000110000000011000000011110000000000
000000000000001001000000000000000000000011110000000010
000001000000100011100010000000000000001111000000000000
000000000000000000000000000000001000001111000000000000
000001001100000000000000000000000000010110100000000000
000000100000000000000000000001000000101001010000100010
000000000000000001100000000011011110100000000000000000
000010000000010000100000001101001101000000100000000100

.logic_tile 12 17
000000000000000101000000000001011100100010000000000000
000000000000000000100000001111001011001000100000000000
000000000000000101000000000000000000010110100000100000
000000000000001101100000001011000000101001010000000000
000000000000000101100010100000011000000011110000000000
000000000000000000000110110000000000000011110000000000
000000000000001000000111100101000000010110100000000000
000000000000001111000100000000000000010110100000100000
000000000000000000000110000011100000010110100000000000
000000000000000000000100000000100000010110100000000110
000001000000100111000110000000000000001111000000000000
000000000000000000100100000000001011001111000000000000
000000000000000000000010000111100000010110100000000000
000000000000000000000000000000000000010110100000100000
000000000100001000000000001001111011100010000000000000
000000000000001001000000000001011010001000100000000000

.logic_tile 13 17
000000000000000000000000010011100000000000001000000000
000000000000000000000010100000001001000000000000010000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000101110000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000101110000000000000000000
000000000000100000000010100000001000111100001000000001
000000000000000000000100000000000000111100000000000000
000000000000000101000010100111100000010110100000000000
000000000000000000100100000000000000010110100000000000
000000000000000011100000000000000000010110100000000000
000000000000000000000000001011000000101001010000000000
000000000000001011100000000000000000000000000000000000
000000000000000011000010000000000000000000000000000000
000000000000000000000000000000000000010110100000000000
000000000000001101000000000011000000101001010000000000

.logic_tile 14 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 17
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 18
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000011001000111100001000000000
000000000000000000000000000000100000111100000000000000
000000000000000000000000010011100001000000001000000000
000000000000000000000010010000101100000000000000000000
000000000000000101100011110011101000111100001000000000
000000000000000000000110100000000000111100000000000000
000000000000000111000000010111100001000000001000000000
000000000000000000100010100000001110000000000000000000
000000000000000000000000000011001000111100001000000000
000000000000000000000000000000100000111100000000000000
000000000000001111000000000011000001000000001000000000
000000000000000101100000000000101100000000000000000000

.logic_tile 2 18
000000000000000111000000000000000000000000000000000000
000010000000000000000010110000000000000000000000000000
011000000000000000000000000000001010100101100100100000
000000000000001101000010110001001111011010010100000000
010000000000000001100111011111011010110001100100100000
110000000000000000000010101001111101100111000100000000
000000000000001000000000010000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000000000000000011101101111111101100100000000
000000000000000000000010000011011000000010010100100000
000000100000001000000000010000000000000000000000000000
000001000000000001000010000000000000000000000000000000
000000000000000000000000001111001010111000100100000000
000000000000000000000010101011111001000111010100100000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 18
000000001100000000000110000101001000111100001000000000
000000000000000000000000000000000000111100000000010000
000000000000001111100000011101101000000011100000000000
000000000000000101000011010011101001000011110000000000
000001000000001101100010011111111010000010000000000000
000010100000000111000110100001111010000000000000000000
000001000000100000000110010101011100000000000000000000
000000100001010000000010101111111011001000000000000000
000000000000000000000000010111001011010000000000000000
000000000110010000000010001101111101000000000000000000
000000000000001001100000011001101011000000000000000000
000000000000001011000011001111001011000000010000000000
000000000001010000000000011111111000000000100000000000
000000000000000000000011001001001101000000000000000000
000000000000001000000000010011100001001001000000000000
000000000000001011000010010000001000001001000000000000

.logic_tile 4 18
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000001101100000010000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000001000000110100000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000111001011011001000000000000000000
000000000000000000000100001101101101000100000000000000
000000000000000000000000000001111001110000000000000000
000000000000000000000010000001101010011000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 18
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000001111000000000111000001000000001000000000
000000000000000111100000000000001111000000000000000000
000000000000000001000111000011000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000001001000011100000000000000000001000000000
000000000000000111000110000000001111000000000000000000
000000000000000000000010000000001000111100001000000000
000000000000000000000000000000000000111100000000000000

.ramt_tile 6 18
000011000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 18
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 18
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000001111111000100010000000000000
000000000000000000000000001001111001000100010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000

.logic_tile 10 18
000010001100000011100000000001100001000000001000000000
000001000000000000000000000000001001000000000000010000
000000000000000011100000010011100001000000001000000000
000000000000001101100010000000001101000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000010110000001100000000000000000000
000000000000000101000000000000001000111100001000000000
000000000000000000100010110000000000111100000000000000
000000000000001000000000000000011010000011110000000000
000000000000000011000000000000010000000011110000000000
000000000000001000000111000000000000010110100000000000
000000000000000001000000001101000000101001010000000000
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001010001111000000000000
000000000000000000000000000000011000000011110000000000
000000000000000000000000000000000000000011110000000000

.logic_tile 11 18
000000000001011000000000001101101110110011000000000000
000000000000101001000000001011111011000000000000000000
000000000000000000000000000000000000001111000000000000
000000000000000000000000000000001101001111000000000000
000000000000001000000111001101100000100000010000000000
000000000000000011000100001101001100000000000000000000
000000000000001000000110010000000000000000000000000000
000000000000000001000111010000000000000000000000000000
000000000000001000000010100000001011100001000000000000
000000000001000001000100000001001111010010000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 18
000000000000000101000000000001000000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000000000000000000001011001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000000101000010100111101001001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000000111100000000011001000001100111000000000
000000000000000101100010100000100000110011000000000000
000000000000000000000000010101101000001100111000000000
000000000000000000000010010000000000110011000000000000
000000000000000000000000010011101000001100111000000000
000000000000000000000010010000100000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000001000000000000101101000111100001000000000
000000000000001001000000000000000000111100000000000000

.logic_tile 13 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001011001111000000000000

.logic_tile 14 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 18
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 19
000000000000000101000010100000001001111100001000000000
000000000000000000100100000000001111111100000000010000
000000000000000000000000000001100000000000001000000000
000000000000001101000000000000001110000000000000000000
000000000000000000000000000000001001111100001000000000
000000000000000000000000000000001111111100000000000000
000000000000000101000000000111100000000000001000000000
000000000000000000100000000000101000000000000000000000
000000000000000000000000000111001000111100001000000000
000000000000000000000000000000000000111100000000000000
000010100000000000000000000101100000000000001000000000
000001000000000000000000000000001110000000000000000000
000000001100000000000000000111001000111100001000000000
000000000000001001000000000000000000111100000000000000
000000000000000000000010000111100000000000001000000000
000000000000000000000100000000101001000000000000000000

.logic_tile 2 19
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000000000000000101000000000000001000000000
000000000000000101000000000000000000000000000000000000
000000000000000101000000000000001000111100001000000000
000000000000000000000010100000001100111100000000000000
000000000000001000000000000000000001000000001000000000
000000000000000011000010100000001011000000000000000000
000100000000000000000000000000001001111100001000000000
000000000000000111000000000000001111111100000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000001001111100001000000000
000000000000000000000000000000001111111100000000000000
000000000000000000000011100000000000000000001000000000
000000000000000000000000000000001011000000000000000000

.logic_tile 3 19
000000000000000001100011101000001110000010000000000000
000000000000000101000010101011011000000001000000000000
011000000000000000000000010000000000000000000100000000
000000000000000000000010001101000000000010000100000000
110000000000000101000000010001011011000011100000000000
010000000000000000000010000101001010000001110000100100
000000000000001001100111000000000000000000000000000000
000000000000000001100100000000000000000000000000000000
000000000000000000000000010000001111100000000010000000
000000000000000000000011101001001001010000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000001011100000011001011110000010000000000000
000000000000000001000010011101101110000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 4 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 19
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 9 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 19
000000000000000000000111010101000000000000001000000000
000000000000000000000111000000100000000000000000001000
000000000000001011100000000001100000000000001000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000111010011101000001100111000000000
000000000000000000000011010000101101110011000000100000
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000100000110011000000000010
000000000000000000000000000001101000001100111000000000
000000000000000000000010000000000000110011000000100000
000000000000000000000011100000001000001100111000000000
000000000000000000000000000000001001110011000000000010
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000000000000011100111101000111100001000000000
000000000000000000000000000000100000111100000000100000

.logic_tile 11 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 19
000000000000000000000000000000001000000011110000000000
000000000000000000000000000000000000000011110000010010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 19
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 20
000000000000000000000110000000001000111100001000000000
000000000000000101000010100000000000111100000000010000
011000000000001000000000000000000000111001110000000000
000000000000000001000010101101001101110110110000000000
010000000000000000000111010011001110110100010110100001
110000000000000000000010000111011001001011100100000010
000000000000000000000000000000011110111100110000000000
000000000000000101000000000000011101111100110000000000
000000000000000111100011101111001100100100000110000000
000000000000000000000000000001001000011011110100100010
000000000000001000000000011111111100110101110110000000
000000000000000101000010100101001100000101000100100010
000000000000001001100000010000000000000000000000000000
000000000000000101000010100000000000000000000000000000
010000000000000001100110000011111000100000100100000001
000000000000000000000000001001111100011111010110100010

.logic_tile 2 20
000000000000000101100000000111001000111100001000000000
000000000000000000000000000000100000111100000000010000
000000000000001000000000000001100000000000001000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000110100111001000111100001000000000
000000000000000000000000000000100000111100000000000000
000000000000000101100000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000001001111100001000000000
000000000000000000000000000000001110111100000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000001001111100001000000000
000000000000000000000011010000001110111100000000000000
000000000000000011100000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 3 20
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 20
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 20
000000000000000000000000000000001000000011110000100000
000000000000000000000000000000000000000011110000010000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 20
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 21
000000000000000000000000000111001001110101110100100000
000000000000000000000000000011001100001010000100010010
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 21
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 21
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 22
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000000000000001000100000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 26
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 26
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 6 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp3_tile 25 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 6 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000011010000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 30
000000000000000000000000000011000000101001010000000000
000000000000000000000000000000000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000001100110
000000000000000000000000000000000000000000000011000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000111000000000010000110000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000

.ramt_tile 6 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 30
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 30
000000000000000000000000000000000000000000000010000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000

.logic_tile 16 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.io_tile 1 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 31
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 31
000001011000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000000111000000010
000000000000010000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 9 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001010000000000100
000001110000000000
000000000000000000
000000000000000000
000000000000110010
000000000000010000
000000000000000100
000011110000000001
000000000000000010
000000000000000000

.io_tile 10 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 31
000100000000000000
000000000000000000
000100000000000000
000100000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
010011010000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 13 31
000000000000000000
000000000000000000
000001111000000000
000000001000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000110000
000000000000000100
000000000000010001
000000000000000010
000000000000000000

.io_tile 14 31
001000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000000100
000001111000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
001001011000000000
000000000000000000
000000000000000000
000000000000000000
000010000000010010
000011110000110000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 17 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 19 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 20 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.sym 5 reset_ni_SB_LUT4_I3_O_$glb_sr
.sym 9 px_clk_$glb_clk
.sym 10 reset_ni$SB_IO_IN_$glb_ce
.sym 11 x_ball_SB_DFFER_Q_E_$glb_sr
.sym 536 $PACKER_VCC_NET
.sym 911 x_ball_SB_DFFER_Q_E
.sym 1021 x_ball_SB_DFFER_Q_E
.sym 1179 x_ball_SB_DFFER_Q_E
.sym 1187 x_ball_SB_DFFER_Q_E
.sym 1234 x_ball_SB_DFFER_Q_E
.sym 1755 u_vga.vsync_d_SB_LUT4_O_I0[2]
.sym 1805 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 1806 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 1807 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 1808 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 1809 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 1852 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 1855 x_ball_SB_DFFER_Q_E
.sym 2046 u_vga.vsync_d_SB_LUT4_O_I0[2]
.sym 2051 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 2084 x_ball_SB_DFFER_Q_E
.sym 2291 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[5]
.sym 2606 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[9]
.sym 2607 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[2]
.sym 2608 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[3]
.sym 2609 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 2610 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[6]
.sym 2611 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[4]
.sym 2652 x_o[4]
.sym 2664 x_o[5]
.sym 2667 x_o[7]
.sym 2676 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[7]
.sym 2705 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[9]
.sym 2706 x_ball_SB_DFFER_Q_E
.sym 2711 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[8]
.sym 2909 x_ball[7]
.sym 2910 x_ball_SB_DFFER_Q_E
.sym 2911 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[1]
.sym 2914 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 2915 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 2917 x_o[2]
.sym 2918 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[0]
.sym 3026 u_vga.hsync_d_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 3027 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[9]
.sym 3028 u_vga.hsync_d_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 3030 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[8]
.sym 3031 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[7]
.sym 3032 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[1]
.sym 3092 $PACKER_VCC_NET
.sym 3136 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[5]
.sym 3143 x_ball[8]
.sym 3146 x_o[8]
.sym 3250 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0[0]
.sym 3251 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0[3]
.sym 3252 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 3253 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0[1]
.sym 3254 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[0]
.sym 3255 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0[2]
.sym 3256 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[5]
.sym 3257 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 3313 x_o[9]
.sym 3343 u_vga.hsync_d_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 3462 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 3563 x_ball_SB_DFFER_Q_E
.sym 3666 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_CARRY_I0_CO[2]
.sym 3668 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_CARRY_I0_CO[3]
.sym 3670 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_CARRY_I0_CO[4]
.sym 3762 x_ball_SB_DFFER_Q_E
.sym 3765 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 3769 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[3]
.sym 3771 x_ball[7]
.sym 3873 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_CARRY_I0_CO[5]
.sym 3875 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_CARRY_I0_CO[6]
.sym 3877 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_CARRY_I0_CO[7]
.sym 3879 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_CARRY_I0_CO[8]
.sym 3927 $PACKER_VCC_NET
.sym 3929 $PACKER_VCC_NET
.sym 3971 x_ball[8]
.sym 4085 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_CARRY_I0_CO[9]
.sym 4086 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2[6]
.sym 4087 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 4088 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2[8]
.sym 4089 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[3]
.sym 4090 x_ball[7]
.sym 4092 x_ball[8]
.sym 4380 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[3]
.sym 4382 x_ball[7]
.sym 4388 x_ball_SB_DFFER_Q_D_SB_LUT4_O_I0[0]
.sym 4398 x_ball[8]
.sym 4422 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 4430 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2[3]
.sym 6552 $PACKER_VCC_NET
.sym 6572 $PACKER_VCC_NET
.sym 6825 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 6826 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 6827 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 6828 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 6829 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 6830 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 6831 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 6832 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3[0]
.sym 6918 $PACKER_VCC_NET
.sym 6919 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 6921 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 6923 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 6925 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3[0]
.sym 6926 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 6928 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 6930 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 6932 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 6934 $nextpnr_ICESTORM_LC_46$O
.sym 6936 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3[0]
.sym 6940 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3[1]
.sym 6943 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 6946 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3[2]
.sym 6948 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 6949 $PACKER_VCC_NET
.sym 6952 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3[3]
.sym 6955 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 6958 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3[4]
.sym 6960 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 6964 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3[5]
.sym 6966 $PACKER_VCC_NET
.sym 6967 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 6970 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3[6]
.sym 6972 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 6973 $PACKER_VCC_NET
.sym 6976 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3[7]
.sym 6978 $PACKER_VCC_NET
.sym 6979 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 7008 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[11]
.sym 7009 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[14]
.sym 7010 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[15]
.sym 7011 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 7012 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[10]
.sym 7013 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[13]
.sym 7014 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[12]
.sym 7015 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 7044 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3[7]
.sym 7065 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[11]
.sym 7066 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[14]
.sym 7071 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[12]
.sym 7075 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[15]
.sym 7076 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 7077 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[10]
.sym 7078 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[13]
.sym 7079 $PACKER_VCC_NET
.sym 7080 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 7081 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3[8]
.sym 7084 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 7087 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3[9]
.sym 7089 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 7093 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3[10]
.sym 7095 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[10]
.sym 7099 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3[11]
.sym 7101 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[11]
.sym 7102 $PACKER_VCC_NET
.sym 7105 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3[12]
.sym 7108 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[12]
.sym 7111 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3[13]
.sym 7113 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[13]
.sym 7114 $PACKER_VCC_NET
.sym 7117 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3[14]
.sym 7119 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[14]
.sym 7123 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3[15]
.sym 7126 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[15]
.sym 7155 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[18]
.sym 7156 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[17]
.sym 7158 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[21]
.sym 7159 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[22]
.sym 7160 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[16]
.sym 7161 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[20]
.sym 7162 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[19]
.sym 7180 x_ball_SB_DFFER_Q_E
.sym 7189 $PACKER_VCC_NET
.sym 7191 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3[15]
.sym 7215 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[21]
.sym 7218 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[20]
.sym 7219 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[19]
.sym 7220 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[18]
.sym 7221 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[17]
.sym 7223 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[23]
.sym 7224 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[22]
.sym 7225 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[16]
.sym 7228 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3[16]
.sym 7231 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[16]
.sym 7234 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3[17]
.sym 7236 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[17]
.sym 7240 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3[18]
.sym 7242 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[18]
.sym 7246 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3[19]
.sym 7249 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[19]
.sym 7252 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3[20]
.sym 7255 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[20]
.sym 7258 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3[21]
.sym 7261 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[21]
.sym 7264 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3[22]
.sym 7266 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[22]
.sym 7270 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3[23]
.sym 7272 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[23]
.sym 7302 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[28]
.sym 7303 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[27]
.sym 7304 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[26]
.sym 7305 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[23]
.sym 7306 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[24]
.sym 7307 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[25]
.sym 7308 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[29]
.sym 7338 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3[23]
.sym 7359 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[28]
.sym 7361 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[26]
.sym 7363 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[24]
.sym 7364 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[25]
.sym 7365 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[29]
.sym 7368 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[27]
.sym 7375 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3[24]
.sym 7378 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[24]
.sym 7381 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3[25]
.sym 7384 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[25]
.sym 7387 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3[26]
.sym 7390 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[26]
.sym 7393 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3[27]
.sym 7395 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[27]
.sym 7399 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3[28]
.sym 7402 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[28]
.sym 7405 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3[29]
.sym 7407 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[29]
.sym 7415 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3[29]
.sym 7482 x_ball_SB_DFFER_Q_E
.sym 7623 u_vga.vsync_d_SB_LUT4_O_I3[0]
.sym 7745 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 7749 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_I3[0]
.sym 7759 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 7769 x_ball_SB_DFFER_Q_E
.sym 7777 $PACKER_VCC_NET
.sym 7784 $PACKER_VCC_NET
.sym 7800 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 7801 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 7802 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 7803 $PACKER_VCC_NET
.sym 7805 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 7806 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_I3[0]
.sym 7807 u_vga.vsync_d_SB_LUT4_O_I3[0]
.sym 7811 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 7815 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 7816 $nextpnr_ICESTORM_LC_87$O
.sym 7819 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_I3[0]
.sym 7822 u_vga.vsync_d_SB_LUT4_O_I2[1]
.sym 7824 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 7828 u_vga.vsync_d_SB_LUT4_O_I2[2]
.sym 7830 u_vga.vsync_d_SB_LUT4_O_I3[0]
.sym 7834 u_vga.vsync_d_SB_LUT4_O_I2[3]
.sym 7836 $PACKER_VCC_NET
.sym 7837 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 7840 u_vga.vsync_d_SB_LUT4_O_I2[4]
.sym 7843 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 7846 u_vga.vsync_d_SB_LUT4_O_I2[5]
.sym 7848 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 7849 $PACKER_VCC_NET
.sym 7852 u_vga.vsync_d_SB_LUT4_O_I2[6]
.sym 7854 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 7855 $PACKER_VCC_NET
.sym 7858 u_vga.vsync_d_SB_LUT4_O_I2[7]
.sym 7860 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 7861 $PACKER_VCC_NET
.sym 7907 u_vga.vsync_d_SB_LUT4_O_I1[0]
.sym 7909 y_o[0]
.sym 7921 u_vga.vsync_d_SB_LUT4_O_I1[2]
.sym 7926 u_vga.vsync_d_SB_LUT4_O_I2[7]
.sym 7937 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 7945 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 7961 $PACKER_VCC_NET
.sym 7963 u_vga.vsync_d_SB_LUT4_O_I2[8]
.sym 7965 $PACKER_VCC_NET
.sym 7966 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 7969 $nextpnr_ICESTORM_LC_88$I3
.sym 7972 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 7979 $nextpnr_ICESTORM_LC_88$I3
.sym 8039 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 8055 y_o[1]
.sym 8057 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 8059 vsync_o$SB_IO_OUT
.sym 8069 $PACKER_VCC_NET
.sym 8072 x_o[5]
.sym 8187 u_vga.vsync_d_SB_LUT4_O_I1[2]
.sym 8208 x_o[6]
.sym 8209 x_o[8]
.sym 8211 x_o[9]
.sym 8214 x_o[1]
.sym 8218 x_o[3]
.sym 8332 x_o[1]
.sym 8333 x_o[2]
.sym 8334 x_o[3]
.sym 8335 x_o[4]
.sym 8336 x_o[5]
.sym 8337 x_o[6]
.sym 8338 x_o[7]
.sym 8354 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 8356 x_ball[4]
.sym 8357 x_ball_SB_DFFER_Q_E
.sym 8362 x_o[7]
.sym 8364 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 8366 x_o[1]
.sym 8373 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[5]
.sym 8375 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[2]
.sym 8376 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[3]
.sym 8378 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[6]
.sym 8379 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[4]
.sym 8380 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[0]
.sym 8383 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[1]
.sym 8389 x_o[1]
.sym 8390 x_o[2]
.sym 8391 x_o[3]
.sym 8392 x_o[4]
.sym 8395 x_o[7]
.sym 8399 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[7]
.sym 8401 x_o[5]
.sym 8402 x_o[6]
.sym 8403 x_o[0]
.sym 8404 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 8406 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[0]
.sym 8407 x_o[0]
.sym 8410 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 8412 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[1]
.sym 8413 x_o[1]
.sym 8416 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 8418 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[2]
.sym 8419 x_o[2]
.sym 8422 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 8424 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[3]
.sym 8425 x_o[3]
.sym 8428 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[4]
.sym 8430 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[4]
.sym 8431 x_o[4]
.sym 8434 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[5]
.sym 8436 x_o[5]
.sym 8437 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[5]
.sym 8440 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[6]
.sym 8442 x_o[6]
.sym 8443 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[6]
.sym 8446 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[7]
.sym 8448 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[7]
.sym 8449 x_o[7]
.sym 8478 x_o[8]
.sym 8479 x_o[9]
.sym 8493 x_o[3]
.sym 8495 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[1]
.sym 8500 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[0]
.sym 8501 x_o[2]
.sym 8502 x_o[2]
.sym 8504 x_o[3]
.sym 8506 x_o[4]
.sym 8507 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_CARRY_CO_CI[1]
.sym 8508 x_o[5]
.sym 8510 x_o[6]
.sym 8511 x_o[8]
.sym 8512 x_o[7]
.sym 8513 x_o[0]
.sym 8514 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[7]
.sym 8521 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[9]
.sym 8531 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_CARRY_CO_CI[1]
.sym 8535 x_o[8]
.sym 8536 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 8537 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 8540 x_ball[4]
.sym 8544 x_o[9]
.sym 8545 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[8]
.sym 8547 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[9]
.sym 8548 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 8551 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[8]
.sym 8553 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[8]
.sym 8554 x_o[8]
.sym 8557 $nextpnr_ICESTORM_LC_16$I3
.sym 8559 x_o[9]
.sym 8560 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[9]
.sym 8567 $nextpnr_ICESTORM_LC_16$I3
.sym 8570 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_CARRY_CO_CI[1]
.sym 8576 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 8583 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[9]
.sym 8584 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 8590 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 8594 x_ball[4]
.sym 8639 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 8644 x_o[8]
.sym 8646 x_o[9]
.sym 8649 x_o[5]
.sym 8650 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[7]
.sym 8652 x_o[4]
.sym 8654 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_LUT4_I3_O[4]
.sym 8656 u_vga.hsync_d_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 8657 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[0]
.sym 8658 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_LUT4_I3_O[6]
.sym 8660 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_LUT4_I3_O[7]
.sym 8674 x_o[8]
.sym 8680 x_o[7]
.sym 8684 x_o[1]
.sym 8686 x_o[2]
.sym 8688 x_o[3]
.sym 8690 x_o[4]
.sym 8691 $PACKER_VCC_NET
.sym 8692 x_o[5]
.sym 8694 x_o[6]
.sym 8698 $nextpnr_ICESTORM_LC_15$O
.sym 8701 x_o[1]
.sym 8704 u_vga.hsync_d_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_I3[1]
.sym 8706 x_o[2]
.sym 8710 u_vga.hsync_d_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_I3[2]
.sym 8713 x_o[3]
.sym 8716 u_vga.hsync_d_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_I3[3]
.sym 8719 x_o[4]
.sym 8722 u_vga.hsync_d_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_I3[4]
.sym 8724 x_o[5]
.sym 8725 $PACKER_VCC_NET
.sym 8728 u_vga.hsync_d_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_I3[5]
.sym 8730 $PACKER_VCC_NET
.sym 8731 x_o[6]
.sym 8734 u_vga.hsync_d_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_I3[6]
.sym 8736 x_o[7]
.sym 8737 $PACKER_VCC_NET
.sym 8740 u_vga.hsync_d_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_I3[7]
.sym 8743 x_o[8]
.sym 8775 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[10]
.sym 8776 u_vga.hsync_d_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 8777 x_o[0]
.sym 8778 u_vga.hsync_d_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 8797 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_LUT4_I3_O[10]
.sym 8798 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[7]
.sym 8799 x_o[9]
.sym 8801 x_o[6]
.sym 8802 x_o[1]
.sym 8805 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[7]
.sym 8806 x_o[3]
.sym 8807 x_ball[8]
.sym 8808 u_vga.hsync_d_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_I3[7]
.sym 8816 u_vga.hsync_d_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 8817 x_ball[7]
.sym 8824 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[7]
.sym 8829 x_o[8]
.sym 8830 x_o[6]
.sym 8831 x_ball[8]
.sym 8832 x_o[7]
.sym 8833 u_vga.hsync_d_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 8836 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1[1]
.sym 8840 x_o[9]
.sym 8845 u_vga.hsync_d_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 8848 x_o[9]
.sym 8852 u_vga.hsync_d_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 8853 u_vga.hsync_d_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 8855 u_vga.hsync_d_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 8860 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[7]
.sym 8864 x_o[7]
.sym 8865 x_o[9]
.sym 8866 x_o[6]
.sym 8867 x_o[8]
.sym 8879 x_ball[8]
.sym 8882 x_ball[7]
.sym 8890 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1[1]
.sym 8920 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_LUT4_I3_O[3]
.sym 8921 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_LUT4_I3_O[4]
.sym 8922 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_LUT4_I3_O[5]
.sym 8923 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_LUT4_I3_O[6]
.sym 8924 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_LUT4_I3_O[7]
.sym 8925 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_LUT4_I3_O[8]
.sym 8926 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_LUT4_I3_O[9]
.sym 8934 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[10]
.sym 8945 x_ball_SB_DFFER_Q_E
.sym 8946 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1[1]
.sym 8948 x_ball[4]
.sym 8950 x_ball_SB_DFFER_Q_E
.sym 8951 x_o[7]
.sym 8952 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 8961 x_o[2]
.sym 8962 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1[1]
.sym 8963 x_ball[8]
.sym 8964 x_ball[4]
.sym 8966 x_o[8]
.sym 8968 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[3]
.sym 8969 x_o[5]
.sym 8970 x_o[4]
.sym 8972 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 8973 x_o[0]
.sym 8974 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 8977 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0[3]
.sym 8980 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_CARRY_CO_CI[1]
.sym 8982 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[7]
.sym 8983 x_o[9]
.sym 8984 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0[0]
.sym 8985 x_o[6]
.sym 8986 x_o[1]
.sym 8987 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0[1]
.sym 8989 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0[2]
.sym 8990 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1[0]
.sym 8991 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 8993 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[7]
.sym 8994 x_o[9]
.sym 8995 x_o[5]
.sym 8996 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[3]
.sym 8999 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 9000 x_o[6]
.sym 9001 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1[0]
.sym 9002 x_o[0]
.sym 9005 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0[1]
.sym 9006 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0[3]
.sym 9007 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0[2]
.sym 9008 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0[0]
.sym 9011 x_o[4]
.sym 9012 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1[1]
.sym 9013 x_o[1]
.sym 9014 x_ball[4]
.sym 9018 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1[0]
.sym 9023 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 9024 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 9032 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[3]
.sym 9035 x_ball[8]
.sym 9036 x_o[8]
.sym 9037 x_o[2]
.sym 9038 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_CARRY_CO_CI[1]
.sym 9066 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_LUT4_I3_O[10]
.sym 9070 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I0_I3_SB_LUT4_O_I0[1]
.sym 9072 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1[0]
.sym 9084 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 9088 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[3]
.sym 9090 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_CARRY_CO_CI[1]
.sym 9095 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1[0]
.sym 9126 x_o[3]
.sym 9127 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 9135 x_o[7]
.sym 9138 x_ball[7]
.sym 9176 x_ball[7]
.sym 9177 x_o[7]
.sym 9178 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 9179 x_o[3]
.sym 9214 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1[1]
.sym 9215 x_ball[4]
.sym 9217 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 9219 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_CARRY_CO_CI[1]
.sym 9241 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 9245 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[3]
.sym 9247 x_ball[7]
.sym 9268 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1[0]
.sym 9271 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1[1]
.sym 9272 x_ball[4]
.sym 9273 $PACKER_VCC_NET
.sym 9275 $PACKER_VCC_NET
.sym 9276 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_CARRY_CO_CI[1]
.sym 9282 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 9283 $PACKER_VCC_NET
.sym 9286 $nextpnr_ICESTORM_LC_55$O
.sym 9288 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1[0]
.sym 9292 $nextpnr_ICESTORM_LC_56$I3
.sym 9294 $PACKER_VCC_NET
.sym 9295 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1[1]
.sym 9298 $nextpnr_ICESTORM_LC_56$COUT
.sym 9300 $PACKER_VCC_NET
.sym 9302 $nextpnr_ICESTORM_LC_56$I3
.sym 9304 $nextpnr_ICESTORM_LC_57$I3
.sym 9306 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_CARRY_CO_CI[1]
.sym 9307 $PACKER_VCC_NET
.sym 9310 $nextpnr_ICESTORM_LC_57$COUT
.sym 9312 $PACKER_VCC_NET
.sym 9314 $nextpnr_ICESTORM_LC_57$I3
.sym 9316 $nextpnr_ICESTORM_LC_58$I3
.sym 9318 $PACKER_VCC_NET
.sym 9319 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 9322 $nextpnr_ICESTORM_LC_58$COUT
.sym 9324 $PACKER_VCC_NET
.sym 9326 $nextpnr_ICESTORM_LC_58$I3
.sym 9328 $nextpnr_ICESTORM_LC_59$I3
.sym 9330 x_ball[4]
.sym 9331 $PACKER_VCC_NET
.sym 9362 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[2]
.sym 9364 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[3]
.sym 9366 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[4]
.sym 9385 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[7]
.sym 9387 x_ball[8]
.sym 9393 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 9396 $nextpnr_ICESTORM_LC_59$I3
.sym 9402 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2[6]
.sym 9404 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2[8]
.sym 9405 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[3]
.sym 9414 x_ball[7]
.sym 9425 $PACKER_VCC_NET
.sym 9432 $PACKER_VCC_NET
.sym 9433 $nextpnr_ICESTORM_LC_59$COUT
.sym 9436 $PACKER_VCC_NET
.sym 9437 $nextpnr_ICESTORM_LC_59$I3
.sym 9439 $nextpnr_ICESTORM_LC_60$I3
.sym 9441 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[3]
.sym 9442 $PACKER_VCC_NET
.sym 9445 $nextpnr_ICESTORM_LC_60$COUT
.sym 9448 $PACKER_VCC_NET
.sym 9449 $nextpnr_ICESTORM_LC_60$I3
.sym 9451 $nextpnr_ICESTORM_LC_61$I3
.sym 9453 $PACKER_VCC_NET
.sym 9454 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2[6]
.sym 9457 $nextpnr_ICESTORM_LC_61$COUT
.sym 9459 $PACKER_VCC_NET
.sym 9461 $nextpnr_ICESTORM_LC_61$I3
.sym 9463 $nextpnr_ICESTORM_LC_62$I3
.sym 9465 x_ball[7]
.sym 9466 $PACKER_VCC_NET
.sym 9469 $nextpnr_ICESTORM_LC_62$COUT
.sym 9471 $PACKER_VCC_NET
.sym 9473 $nextpnr_ICESTORM_LC_62$I3
.sym 9475 $nextpnr_ICESTORM_LC_63$I3
.sym 9477 $PACKER_VCC_NET
.sym 9478 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2[8]
.sym 9507 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[5]
.sym 9509 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[6]
.sym 9511 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[7]
.sym 9513 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[8]
.sym 9519 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2[3]
.sym 9521 x_ball_SB_DFFER_Q_E
.sym 9535 $PACKER_VCC_NET
.sym 9537 x_ball[8]
.sym 9538 x_ball_SB_DFFER_Q_E
.sym 9542 $PACKER_VCC_NET
.sym 9543 $nextpnr_ICESTORM_LC_63$I3
.sym 9548 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_CARRY_I0_CO[5]
.sym 9550 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_CARRY_I0_CO[6]
.sym 9551 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2[8]
.sym 9552 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[3]
.sym 9554 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_CARRY_I0_CO[8]
.sym 9558 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 9559 x_ball_SB_DFFER_Q_E
.sym 9560 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_CARRY_I0_CO[7]
.sym 9565 x_ball_SB_DFFER_Q_D_SB_LUT4_O_I0[0]
.sym 9567 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2[3]
.sym 9568 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[7]
.sym 9570 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[8]
.sym 9572 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[5]
.sym 9573 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2[6]
.sym 9574 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[6]
.sym 9577 x_ball[7]
.sym 9579 x_ball[8]
.sym 9584 $nextpnr_ICESTORM_LC_63$I3
.sym 9587 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 9589 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2[3]
.sym 9593 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2[6]
.sym 9594 x_ball_SB_DFFER_Q_D_SB_LUT4_O_I0[0]
.sym 9595 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_CARRY_I0_CO[6]
.sym 9596 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[6]
.sym 9601 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2[3]
.sym 9602 x_ball[8]
.sym 9605 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[3]
.sym 9606 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[5]
.sym 9607 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_CARRY_I0_CO[5]
.sym 9608 x_ball_SB_DFFER_Q_D_SB_LUT4_O_I0[0]
.sym 9611 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_CARRY_I0_CO[7]
.sym 9612 x_ball[7]
.sym 9613 x_ball_SB_DFFER_Q_D_SB_LUT4_O_I0[0]
.sym 9614 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[7]
.sym 9623 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2[8]
.sym 9624 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[8]
.sym 9625 x_ball_SB_DFFER_Q_D_SB_LUT4_O_I0[0]
.sym 9626 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_CARRY_I0_CO[8]
.sym 9627 x_ball_SB_DFFER_Q_E
.sym 9628 px_clk_$glb_clk
.sym 9629 reset_ni_SB_LUT4_I3_O_$glb_sr
.sym 9654 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[7]
.sym 10122 $PACKER_VCC_NET
.sym 10710 $PACKER_VCC_NET
.sym 10978 $PACKER_VCC_NET
.sym 11035 u_pll.locked
.sym 11052 u_pll.locked
.sym 11117 u_pll.locked
.sym 11235 time_count[0]
.sym 11358 time_count[1]
.sym 11359 time_count[2]
.sym 11360 time_count[3]
.sym 11361 time_count[4]
.sym 11362 time_count[5]
.sym 11363 time_count[6]
.sym 11364 time_count[7]
.sym 11453 time_count[3]
.sym 11455 time_count[5]
.sym 11458 time_count[8]
.sym 11459 time_count[9]
.sym 11460 time_count[2]
.sym 11462 time_count[4]
.sym 11464 time_count[6]
.sym 11465 time_count[7]
.sym 11470 time_count[4]
.sym 11475 time_count[8]
.sym 11482 time_count[6]
.sym 11487 time_count[3]
.sym 11493 time_count[7]
.sym 11497 time_count[5]
.sym 11503 time_count[9]
.sym 11511 time_count[2]
.sym 11516 time_count[8]
.sym 11517 time_count[9]
.sym 11518 time_count[10]
.sym 11519 time_count[11]
.sym 11520 time_count[12]
.sym 11521 time_count[13]
.sym 11522 time_count[14]
.sym 11523 time_count[15]
.sym 11528 x_ball_SB_DFFER_Q_E
.sym 11574 time_count[17]
.sym 11575 time_count[10]
.sym 11576 time_count[11]
.sym 11577 time_count[12]
.sym 11578 time_count[13]
.sym 11580 time_count[15]
.sym 11581 time_count[16]
.sym 11587 time_count[14]
.sym 11593 time_count[13]
.sym 11598 time_count[16]
.sym 11605 time_count[17]
.sym 11610 time_count[11]
.sym 11616 time_count[12]
.sym 11620 time_count[15]
.sym 11627 time_count[14]
.sym 11635 time_count[10]
.sym 11639 time_count[16]
.sym 11640 time_count[17]
.sym 11641 time_count[18]
.sym 11642 time_count[19]
.sym 11643 time_count[20]
.sym 11644 time_count[21]
.sym 11645 time_count[22]
.sym 11646 time_count[23]
.sym 11648 $PACKER_VCC_NET
.sym 11649 $PACKER_VCC_NET
.sym 11696 time_count[24]
.sym 11698 time_count[18]
.sym 11702 time_count[22]
.sym 11707 time_count[19]
.sym 11708 time_count[20]
.sym 11709 time_count[21]
.sym 11711 time_count[23]
.sym 11716 time_count[20]
.sym 11722 time_count[19]
.sym 11732 time_count[23]
.sym 11737 time_count[24]
.sym 11744 time_count[18]
.sym 11751 time_count[22]
.sym 11758 time_count[21]
.sym 11762 time_count[24]
.sym 11763 time_count[25]
.sym 11764 time_count[26]
.sym 11765 time_count[27]
.sym 11766 time_count[28]
.sym 11767 time_count[29]
.sym 11768 time_count[30]
.sym 11769 time_count[31]
.sym 11822 time_count[27]
.sym 11828 time_count[25]
.sym 11829 time_count[26]
.sym 11831 time_count[28]
.sym 11832 time_count[29]
.sym 11833 time_count[30]
.sym 11834 time_count[31]
.sym 11839 time_count[30]
.sym 11845 time_count[29]
.sym 11849 time_count[28]
.sym 11857 time_count[25]
.sym 11861 time_count[26]
.sym 11866 time_count[27]
.sym 11874 time_count[31]
.sym 11890 u_vga.vsync_d_SB_LUT4_O_I0[1]
.sym 11892 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 11895 x_o[5]
.sym 11909 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 11911 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 11913 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 11915 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 11917 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 12008 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 12009 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 12010 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 12013 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 12014 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 12015 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 12026 $PACKER_VCC_NET
.sym 12028 x_ball_SB_DFFER_Q_E
.sym 12035 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 12037 u_vga.vsync_d_SB_LUT4_O_I3[0]
.sym 12038 u_vga.vsync_d_SB_LUT4_O_I0[1]
.sym 12039 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 12041 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 12043 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 12050 $PACKER_VCC_NET
.sym 12053 u_vga.vsync_d_SB_LUT4_O_I3[0]
.sym 12055 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_I3[0]
.sym 12067 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 12071 $PACKER_VCC_NET
.sym 12072 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 12073 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 12074 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 12078 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 12079 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 12081 $nextpnr_ICESTORM_LC_77$O
.sym 12084 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_I3[0]
.sym 12087 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_I3[1]
.sym 12089 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 12093 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_I3[2]
.sym 12096 u_vga.vsync_d_SB_LUT4_O_I3[0]
.sym 12099 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_I3[3]
.sym 12102 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 12105 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_I3[4]
.sym 12107 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 12111 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_I3[5]
.sym 12113 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 12114 $PACKER_VCC_NET
.sym 12117 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_I3[6]
.sym 12119 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 12120 $PACKER_VCC_NET
.sym 12123 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_I3[7]
.sym 12125 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 12126 $PACKER_VCC_NET
.sym 12140 $PACKER_VCC_NET
.sym 12141 $PACKER_VCC_NET
.sym 12155 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 12158 $PACKER_VCC_NET
.sym 12163 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 12167 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_I3[7]
.sym 12178 u_vga.vsync_d_SB_LUT4_O_I1[0]
.sym 12180 y_o[0]
.sym 12191 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 12194 $PACKER_VCC_NET
.sym 12198 u_vga.vsync_d_SB_LUT4_O_I0[1]
.sym 12199 u_vga.vsync_d_SB_LUT4_O_I1[2]
.sym 12203 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 12204 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_I3[8]
.sym 12206 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 12207 $PACKER_VCC_NET
.sym 12210 u_vga.vsync_d_SB_LUT4_O_I1[3]
.sym 12212 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 12217 u_vga.vsync_d_SB_LUT4_O_I1[2]
.sym 12218 u_vga.vsync_d_SB_LUT4_O_I0[1]
.sym 12219 u_vga.vsync_d_SB_LUT4_O_I1[0]
.sym 12220 u_vga.vsync_d_SB_LUT4_O_I1[3]
.sym 12242 y_o[0]
.sym 12254 vsync_o$SB_IO_OUT
.sym 12256 u_vga.vsync_d_SB_LUT4_O_I3[0]
.sym 12257 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 12260 u_vga.vsync_d_SB_LUT4_O_I0[0]
.sym 12261 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 12270 x_ball_SB_DFFER_Q_E
.sym 12277 $PACKER_VCC_NET
.sym 12279 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 12287 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 12301 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_I3[0]
.sym 12305 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 12309 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 12311 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 12313 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 12315 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 12321 u_vga.vsync_d_SB_LUT4_O_I3[0]
.sym 12323 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 12327 $nextpnr_ICESTORM_LC_64$O
.sym 12330 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_I3[0]
.sym 12333 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_I1[1]
.sym 12335 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 12339 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_I1[2]
.sym 12341 u_vga.vsync_d_SB_LUT4_O_I3[0]
.sym 12345 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_I1[3]
.sym 12348 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 12351 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_I1[4]
.sym 12353 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 12357 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_I1[5]
.sym 12360 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 12363 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_I1[6]
.sym 12366 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 12369 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_I1[7]
.sym 12371 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 12390 u_vga.vsync_d_SB_LUT4_O_I0[2]
.sym 12397 y_o[0]
.sym 12400 u_vga.vsync_d_SB_LUT4_O_I3[0]
.sym 12402 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 12403 x_o[1]
.sym 12404 u_vga.hsync_d_SB_LUT4_O_I3[0]
.sym 12406 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 12407 x_o[3]
.sym 12408 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 12409 x_o[4]
.sym 12410 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 12411 x_o[5]
.sym 12413 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_I1[7]
.sym 12421 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 12425 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 12450 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_I1[8]
.sym 12452 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 12456 $nextpnr_ICESTORM_LC_65$I3
.sym 12459 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 12466 $nextpnr_ICESTORM_LC_65$I3
.sym 12502 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 12505 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 12519 $PACKER_VCC_NET
.sym 12524 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 12525 x_o[6]
.sym 12526 x_o[9]
.sym 12527 x_o[7]
.sym 12531 x_o[1]
.sym 12533 x_o[2]
.sym 12535 x_o[3]
.sym 12556 x_o[7]
.sym 12565 x_o[8]
.sym 12566 $PACKER_VCC_NET
.sym 12567 x_o[9]
.sym 12573 $nextpnr_ICESTORM_LC_78$O
.sym 12576 x_o[7]
.sym 12579 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_I2[1]
.sym 12581 $PACKER_VCC_NET
.sym 12582 x_o[8]
.sym 12585 $nextpnr_ICESTORM_LC_79$I3
.sym 12587 x_o[9]
.sym 12595 $nextpnr_ICESTORM_LC_79$I3
.sym 12623 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 12624 u_vga.hsync_d_SB_LUT4_O_I3[0]
.sym 12625 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 12626 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 12627 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 12629 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 12647 x_o[4]
.sym 12649 $PACKER_VCC_NET
.sym 12650 $PACKER_VCC_NET
.sym 12651 x_o[6]
.sym 12654 x_o[9]
.sym 12657 x_o[1]
.sym 12667 u_vga.hsync_d_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 12671 x_o[7]
.sym 12674 x_o[2]
.sym 12675 u_vga.hsync_d_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 12681 x_o[1]
.sym 12683 x_o[3]
.sym 12686 x_o[6]
.sym 12687 x_o[0]
.sym 12692 x_o[4]
.sym 12693 x_o[5]
.sym 12695 x_o[0]
.sym 12696 $nextpnr_ICESTORM_LC_98$O
.sym 12698 x_o[0]
.sym 12702 u_vga.horizontal_counter_d_SB_LUT4_O_I3[2]
.sym 12703 u_vga.hsync_d_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 12705 x_o[1]
.sym 12706 x_o[0]
.sym 12708 u_vga.horizontal_counter_d_SB_LUT4_O_I3[3]
.sym 12709 u_vga.hsync_d_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 12710 x_o[2]
.sym 12712 u_vga.horizontal_counter_d_SB_LUT4_O_I3[2]
.sym 12714 u_vga.horizontal_counter_d_SB_LUT4_O_I3[4]
.sym 12715 u_vga.hsync_d_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 12717 x_o[3]
.sym 12718 u_vga.horizontal_counter_d_SB_LUT4_O_I3[3]
.sym 12720 u_vga.horizontal_counter_d_SB_LUT4_O_I3[5]
.sym 12721 u_vga.hsync_d_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 12722 x_o[4]
.sym 12724 u_vga.horizontal_counter_d_SB_LUT4_O_I3[4]
.sym 12726 u_vga.horizontal_counter_d_SB_LUT4_O_I3[6]
.sym 12727 u_vga.hsync_d_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 12728 x_o[5]
.sym 12730 u_vga.horizontal_counter_d_SB_LUT4_O_I3[5]
.sym 12732 u_vga.horizontal_counter_d_SB_LUT4_O_I3[7]
.sym 12733 u_vga.hsync_d_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 12735 x_o[6]
.sym 12736 u_vga.horizontal_counter_d_SB_LUT4_O_I3[6]
.sym 12738 u_vga.horizontal_counter_d_SB_LUT4_O_I3[8]
.sym 12739 u_vga.hsync_d_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 12741 x_o[7]
.sym 12742 u_vga.horizontal_counter_d_SB_LUT4_O_I3[7]
.sym 12744 px_clk_$glb_clk
.sym 12745 reset_ni_SB_LUT4_I3_O_$glb_sr
.sym 12761 u_vga.hsync_d_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 12768 x_o[4]
.sym 12770 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 12771 x_o[2]
.sym 12772 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 12773 x_o[3]
.sym 12775 x_o[4]
.sym 12777 x_o[5]
.sym 12778 x_o[8]
.sym 12779 x_o[6]
.sym 12780 x_o[9]
.sym 12781 x_o[7]
.sym 12782 u_vga.horizontal_counter_d_SB_LUT4_O_I3[8]
.sym 12788 x_o[9]
.sym 12803 x_o[8]
.sym 12814 u_vga.hsync_d_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 12819 u_vga.horizontal_counter_d_SB_LUT4_O_I3[9]
.sym 12820 u_vga.hsync_d_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 12822 x_o[8]
.sym 12823 u_vga.horizontal_counter_d_SB_LUT4_O_I3[8]
.sym 12826 x_o[9]
.sym 12827 u_vga.hsync_d_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 12829 u_vga.horizontal_counter_d_SB_LUT4_O_I3[9]
.sym 12867 px_clk_$glb_clk
.sym 12868 reset_ni_SB_LUT4_I3_O_$glb_sr
.sym 12870 u_vga.hsync_d_SB_LUT4_O_I1[1]
.sym 12872 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[0]
.sym 12875 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 12876 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 12881 x_o[8]
.sym 12885 x_o[9]
.sym 12894 x_o[4]
.sym 12895 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_LUT4_I3_O[3]
.sym 12898 x_o[7]
.sym 12899 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_LUT4_I3_O[5]
.sym 12900 x_o[1]
.sym 12903 x_o[5]
.sym 12904 x_o[3]
.sym 12910 x_o[4]
.sym 12912 x_o[5]
.sym 12915 x_o[0]
.sym 12917 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_LUT4_I3_O[5]
.sym 12919 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_CARRY_CO_CI[1]
.sym 12921 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_LUT4_I3_O[3]
.sym 12923 x_o[6]
.sym 12924 x_o[7]
.sym 12928 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_LUT4_I3_O[7]
.sym 12929 x_o[1]
.sym 12931 x_o[2]
.sym 12933 x_o[3]
.sym 12934 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_LUT4_I3_O[6]
.sym 12935 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[0]
.sym 12938 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_LUT4_I3_O[4]
.sym 12941 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[1]
.sym 12942 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 12944 x_o[0]
.sym 12945 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[0]
.sym 12948 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 12950 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[1]
.sym 12951 x_o[1]
.sym 12954 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 12956 x_o[2]
.sym 12957 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_CARRY_CO_CI[1]
.sym 12960 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 12962 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_LUT4_I3_O[3]
.sym 12963 x_o[3]
.sym 12966 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[4]
.sym 12968 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_LUT4_I3_O[4]
.sym 12969 x_o[4]
.sym 12972 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[5]
.sym 12974 x_o[5]
.sym 12975 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_LUT4_I3_O[5]
.sym 12978 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[6]
.sym 12980 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_LUT4_I3_O[6]
.sym 12981 x_o[6]
.sym 12984 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[7]
.sym 12986 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_LUT4_I3_O[7]
.sym 12987 x_o[7]
.sym 13016 x_o[3]
.sym 13017 x_o[6]
.sym 13019 x_o[1]
.sym 13023 x_o[9]
.sym 13025 x_o[2]
.sym 13027 x_o[7]
.sym 13028 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[7]
.sym 13038 x_o[0]
.sym 13039 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_LUT4_I3_O[8]
.sym 13041 x_o[8]
.sym 13042 u_vga.hsync_d_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 13046 x_o[4]
.sym 13047 x_o[5]
.sym 13048 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_LUT4_I3_O[9]
.sym 13052 x_o[9]
.sym 13055 u_vga.hsync_d_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 13057 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_LUT4_I3_O[10]
.sym 13060 u_vga.hsync_d_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 13065 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[8]
.sym 13067 x_o[8]
.sym 13068 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_LUT4_I3_O[8]
.sym 13071 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[9]
.sym 13073 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_LUT4_I3_O[9]
.sym 13074 x_o[9]
.sym 13077 $nextpnr_ICESTORM_LC_0$I3
.sym 13079 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_LUT4_I3_O[10]
.sym 13087 $nextpnr_ICESTORM_LC_0$I3
.sym 13090 u_vga.hsync_d_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 13091 x_o[5]
.sym 13092 x_o[4]
.sym 13098 x_o[0]
.sym 13099 u_vga.hsync_d_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 13102 u_vga.hsync_d_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 13103 x_o[0]
.sym 13113 px_clk_$glb_clk
.sym 13114 reset_ni_SB_LUT4_I3_O_$glb_sr
.sym 13116 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I0_I3[3]
.sym 13117 u_vga.hsync_d_SB_LUT4_O_I1[0]
.sym 13118 u_vga.hsync_d_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 13119 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I0[2]
.sym 13120 u_vga.hsync_d_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 13121 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I0_I3_SB_LUT4_O_I0[0]
.sym 13122 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I0_I3_SB_LUT4_O_I0[2]
.sym 13125 $PACKER_VCC_NET
.sym 13130 x_o[4]
.sym 13131 x_o[8]
.sym 13134 x_o[7]
.sym 13136 x_o[5]
.sym 13137 u_vga.hsync_d_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 13139 x_o[6]
.sym 13144 x_o[4]
.sym 13145 $PACKER_VCC_NET
.sym 13147 x_o[9]
.sym 13149 $PACKER_VCC_NET
.sym 13158 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 13161 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[7]
.sym 13163 x_ball[8]
.sym 13166 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[3]
.sym 13167 x_ball[7]
.sym 13171 $PACKER_VCC_NET
.sym 13176 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_CARRY_CO_CI[1]
.sym 13180 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 13184 x_ball[4]
.sym 13188 $nextpnr_ICESTORM_LC_105$O
.sym 13191 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_CARRY_CO_CI[1]
.sym 13194 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_CARRY_CO_CI[2]
.sym 13197 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 13198 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_CARRY_CO_CI[1]
.sym 13200 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_CARRY_CO_CI[3]
.sym 13202 x_ball[4]
.sym 13203 $PACKER_VCC_NET
.sym 13204 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_CARRY_CO_CI[2]
.sym 13206 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_CARRY_CO_CI[4]
.sym 13209 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[3]
.sym 13210 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_CARRY_CO_CI[3]
.sym 13212 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_CARRY_CO_CI[5]
.sym 13215 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 13216 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_CARRY_CO_CI[4]
.sym 13218 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_CARRY_CO_CI[6]
.sym 13220 x_ball[7]
.sym 13222 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_CARRY_CO_CI[5]
.sym 13224 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_CARRY_CO_CI[7]
.sym 13226 x_ball[8]
.sym 13228 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_CARRY_CO_CI[6]
.sym 13230 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1[10]
.sym 13233 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[7]
.sym 13234 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_CARRY_CO_CI[7]
.sym 13252 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 13253 x_ball[7]
.sym 13254 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[3]
.sym 13264 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1[2]
.sym 13274 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1[10]
.sym 13285 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1[0]
.sym 13290 x_ball_SB_DFFER_Q_E
.sym 13296 x_o[5]
.sym 13304 x_o[4]
.sym 13315 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1[10]
.sym 13338 x_o[4]
.sym 13339 x_o[5]
.sym 13350 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1[0]
.sym 13358 x_ball_SB_DFFER_Q_E
.sym 13359 px_clk_$glb_clk
.sym 13360 reset_ni_SB_LUT4_I3_O_$glb_sr
.sym 13361 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 13362 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2[0]
.sym 13363 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1[3]
.sym 13364 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 13365 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1_SB_LUT4_I3_O[3]
.sym 13366 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 13367 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1_SB_LUT4_I3_O[1]
.sym 13368 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 13377 x_ball[8]
.sym 13383 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 13388 x_ball[7]
.sym 13392 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[3]
.sym 13393 x_ball_SB_DFFER_Q_D_SB_LUT4_O_I0[0]
.sym 13403 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1[0]
.sym 13404 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[2]
.sym 13406 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[3]
.sym 13408 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[4]
.sym 13411 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1[1]
.sym 13412 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_CARRY_I0_CO[2]
.sym 13413 x_ball_SB_DFFER_Q_E
.sym 13414 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_CARRY_I0_CO[3]
.sym 13416 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_CARRY_I0_CO[4]
.sym 13420 x_ball[4]
.sym 13422 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 13424 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_CARRY_CO_CI[1]
.sym 13428 x_ball_SB_DFFER_Q_D_SB_LUT4_O_I0[0]
.sym 13441 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1[0]
.sym 13443 x_ball_SB_DFFER_Q_D_SB_LUT4_O_I0[0]
.sym 13444 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1[1]
.sym 13447 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[4]
.sym 13448 x_ball_SB_DFFER_Q_D_SB_LUT4_O_I0[0]
.sym 13449 x_ball[4]
.sym 13450 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_CARRY_I0_CO[4]
.sym 13459 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 13460 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_CARRY_I0_CO[3]
.sym 13461 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[3]
.sym 13462 x_ball_SB_DFFER_Q_D_SB_LUT4_O_I0[0]
.sym 13471 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_CARRY_CO_CI[1]
.sym 13472 x_ball_SB_DFFER_Q_D_SB_LUT4_O_I0[0]
.sym 13473 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[2]
.sym 13474 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_CARRY_I0_CO[2]
.sym 13481 x_ball_SB_DFFER_Q_E
.sym 13482 px_clk_$glb_clk
.sym 13483 reset_ni_SB_LUT4_I3_O_$glb_sr
.sym 13484 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I2[1]
.sym 13485 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2[1]
.sym 13486 x_ball_SB_DFFER_Q_D_SB_LUT4_O_I0[0]
.sym 13488 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2[3]
.sym 13490 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I2[2]
.sym 13496 x_ball[8]
.sym 13508 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[7]
.sym 13529 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 13534 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1[1]
.sym 13535 x_ball[4]
.sym 13537 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1[0]
.sym 13539 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_CARRY_CO_CI[1]
.sym 13541 $PACKER_VCC_NET
.sym 13556 $PACKER_VCC_NET
.sym 13557 $nextpnr_ICESTORM_LC_47$O
.sym 13559 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1[0]
.sym 13563 $nextpnr_ICESTORM_LC_48$I3
.sym 13565 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1[1]
.sym 13569 $nextpnr_ICESTORM_LC_48$COUT
.sym 13572 $PACKER_VCC_NET
.sym 13573 $nextpnr_ICESTORM_LC_48$I3
.sym 13575 $nextpnr_ICESTORM_LC_49$I3
.sym 13578 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_CARRY_CO_CI[1]
.sym 13581 $nextpnr_ICESTORM_LC_49$COUT
.sym 13584 $PACKER_VCC_NET
.sym 13585 $nextpnr_ICESTORM_LC_49$I3
.sym 13587 $nextpnr_ICESTORM_LC_50$I3
.sym 13589 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 13593 $nextpnr_ICESTORM_LC_50$COUT
.sym 13596 $PACKER_VCC_NET
.sym 13597 $nextpnr_ICESTORM_LC_50$I3
.sym 13599 $nextpnr_ICESTORM_LC_51$I3
.sym 13602 x_ball[4]
.sym 13616 $PACKER_VCC_NET
.sym 13617 $PACKER_VCC_NET
.sym 13631 x_ball_SB_DFFER_Q_D_SB_LUT4_O_I0[0]
.sym 13633 $PACKER_VCC_NET
.sym 13641 $PACKER_VCC_NET
.sym 13643 $nextpnr_ICESTORM_LC_51$I3
.sym 13649 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2[6]
.sym 13652 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[3]
.sym 13659 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2[8]
.sym 13661 x_ball[7]
.sym 13674 $PACKER_VCC_NET
.sym 13677 $PACKER_VCC_NET
.sym 13680 $nextpnr_ICESTORM_LC_51$COUT
.sym 13682 $PACKER_VCC_NET
.sym 13684 $nextpnr_ICESTORM_LC_51$I3
.sym 13686 $nextpnr_ICESTORM_LC_52$I3
.sym 13688 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[3]
.sym 13692 $nextpnr_ICESTORM_LC_52$COUT
.sym 13694 $PACKER_VCC_NET
.sym 13696 $nextpnr_ICESTORM_LC_52$I3
.sym 13698 $nextpnr_ICESTORM_LC_53$I3
.sym 13701 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2[6]
.sym 13704 $nextpnr_ICESTORM_LC_53$COUT
.sym 13707 $PACKER_VCC_NET
.sym 13708 $nextpnr_ICESTORM_LC_53$I3
.sym 13710 $nextpnr_ICESTORM_LC_54$I3
.sym 13712 x_ball[7]
.sym 13716 $nextpnr_ICESTORM_LC_54$COUT
.sym 13719 $PACKER_VCC_NET
.sym 13720 $nextpnr_ICESTORM_LC_54$I3
.sym 13722 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[9]
.sym 13724 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2[8]
.sym 13766 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[9]
.sym 13782 x_ball_SB_DFFER_Q_E
.sym 13787 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[7]
.sym 13791 x_ball_SB_DFFER_Q_D_SB_LUT4_O_I0[0]
.sym 13795 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_CARRY_I0_CO[9]
.sym 13804 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[7]
.sym 13805 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_CARRY_I0_CO[9]
.sym 13806 x_ball_SB_DFFER_Q_D_SB_LUT4_O_I0[0]
.sym 13807 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[9]
.sym 13850 x_ball_SB_DFFER_Q_E
.sym 13851 px_clk_$glb_clk
.sym 13852 reset_ni_SB_LUT4_I3_O_$glb_sr
.sym 14125 $PACKER_VCC_NET
.sym 14601 $PACKER_VCC_NET
.sym 14617 $PACKER_VCC_NET
.sym 14972 $PACKER_VCC_NET
.sym 15132 time_count[0]
.sym 15174 time_count[0]
.sym 15181 reset_ni$SB_IO_IN_$glb_ce
.sym 15182 px_clk_$glb_clk
.sym 15183 x_ball_SB_DFFER_Q_E_$glb_sr
.sym 15266 time_count[1]
.sym 15269 time_count[4]
.sym 15270 time_count[5]
.sym 15271 time_count[0]
.sym 15279 time_count[0]
.sym 15280 time_count[7]
.sym 15283 time_count[2]
.sym 15284 time_count[3]
.sym 15295 time_count[6]
.sym 15297 $nextpnr_ICESTORM_LC_99$O
.sym 15299 time_count[0]
.sym 15303 time_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 15306 time_count[1]
.sym 15307 time_count[0]
.sym 15309 time_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 15312 time_count[2]
.sym 15313 time_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 15315 time_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 15318 time_count[3]
.sym 15319 time_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 15321 time_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 15324 time_count[4]
.sym 15325 time_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 15327 time_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 15330 time_count[5]
.sym 15331 time_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 15333 time_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 15335 time_count[6]
.sym 15337 time_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 15339 time_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 15341 time_count[7]
.sym 15343 time_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 15344 reset_ni$SB_IO_IN_$glb_ce
.sym 15345 px_clk_$glb_clk
.sym 15346 x_ball_SB_DFFER_Q_E_$glb_sr
.sym 15359 blue_o[0]$SB_IO_OUT
.sym 15377 x_ball_SB_DFFER_Q_E
.sym 15378 y_ball[4]
.sym 15380 y_ball[6]
.sym 15383 time_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 15389 time_count[9]
.sym 15390 time_count[10]
.sym 15401 time_count[13]
.sym 15404 time_count[8]
.sym 15407 time_count[11]
.sym 15411 time_count[15]
.sym 15416 time_count[12]
.sym 15418 time_count[14]
.sym 15420 time_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 15423 time_count[8]
.sym 15424 time_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 15426 time_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 15429 time_count[9]
.sym 15430 time_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 15432 time_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 15435 time_count[10]
.sym 15436 time_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 15438 time_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 15441 time_count[11]
.sym 15442 time_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 15444 time_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 15446 time_count[12]
.sym 15448 time_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 15450 time_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 15452 time_count[13]
.sym 15454 time_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 15456 time_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 15458 time_count[14]
.sym 15460 time_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 15462 time_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 15465 time_count[15]
.sym 15466 time_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 15467 reset_ni$SB_IO_IN_$glb_ce
.sym 15468 px_clk_$glb_clk
.sym 15469 x_ball_SB_DFFER_Q_E_$glb_sr
.sym 15471 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I0[0]
.sym 15472 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 15474 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 15475 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 15476 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 15477 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 15483 y_ball[2]
.sym 15490 y_ball[3]
.sym 15495 $PACKER_VCC_NET
.sym 15506 time_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 15515 time_count[20]
.sym 15522 time_count[19]
.sym 15524 time_count[21]
.sym 15525 time_count[22]
.sym 15526 time_count[23]
.sym 15528 time_count[17]
.sym 15535 time_count[16]
.sym 15537 time_count[18]
.sym 15543 time_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 15545 time_count[16]
.sym 15547 time_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 15549 time_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 15552 time_count[17]
.sym 15553 time_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 15555 time_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 15557 time_count[18]
.sym 15559 time_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 15561 time_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[20]
.sym 15563 time_count[19]
.sym 15565 time_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 15567 time_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[21]
.sym 15570 time_count[20]
.sym 15571 time_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[20]
.sym 15573 time_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[22]
.sym 15575 time_count[21]
.sym 15577 time_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[21]
.sym 15579 time_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[23]
.sym 15581 time_count[22]
.sym 15583 time_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[22]
.sym 15585 time_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 15587 time_count[23]
.sym 15589 time_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[23]
.sym 15590 reset_ni$SB_IO_IN_$glb_ce
.sym 15591 px_clk_$glb_clk
.sym 15592 x_ball_SB_DFFER_Q_E_$glb_sr
.sym 15605 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 15614 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I0[0]
.sym 15619 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 15620 y_o[1]
.sym 15626 y_o[4]
.sym 15629 time_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 15643 time_count[25]
.sym 15648 time_count[30]
.sym 15654 time_count[28]
.sym 15658 time_count[24]
.sym 15660 time_count[26]
.sym 15661 time_count[27]
.sym 15663 time_count[29]
.sym 15665 time_count[31]
.sym 15666 time_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[25]
.sym 15668 time_count[24]
.sym 15670 time_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 15672 time_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[26]
.sym 15674 time_count[25]
.sym 15676 time_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[25]
.sym 15678 time_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[27]
.sym 15680 time_count[26]
.sym 15682 time_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[26]
.sym 15684 time_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[28]
.sym 15686 time_count[27]
.sym 15688 time_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[27]
.sym 15690 time_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[29]
.sym 15693 time_count[28]
.sym 15694 time_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[28]
.sym 15696 time_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[30]
.sym 15698 time_count[29]
.sym 15700 time_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[29]
.sym 15702 time_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[31]
.sym 15704 time_count[30]
.sym 15706 time_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[30]
.sym 15710 time_count[31]
.sym 15712 time_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[31]
.sym 15713 reset_ni$SB_IO_IN_$glb_ce
.sym 15714 px_clk_$glb_clk
.sym 15715 x_ball_SB_DFFER_Q_E_$glb_sr
.sym 15718 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 15720 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 15723 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 15728 x_ball_SB_DFFER_Q_E
.sym 15740 y_o[6]
.sym 15741 y_o[8]
.sym 15742 y_ball_SB_DFFER_Q_9_D[0]
.sym 15743 y_o[9]
.sym 15748 y_o[2]
.sym 15749 u_vga.vertical_counter_q_SB_DFFES_Q_E
.sym 15757 y_o[8]
.sym 15759 y_o[9]
.sym 15772 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 15780 y_o[7]
.sym 15785 y_o[4]
.sym 15786 y_o[5]
.sym 15787 y_o[6]
.sym 15821 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 15822 y_o[7]
.sym 15823 y_o[9]
.sym 15832 y_o[6]
.sym 15833 y_o[8]
.sym 15834 y_o[4]
.sym 15835 y_o[5]
.sym 15840 y_o[1]
.sym 15841 y_o[2]
.sym 15842 y_o[3]
.sym 15843 y_o[4]
.sym 15844 y_o[5]
.sym 15845 y_o[6]
.sym 15846 y_o[7]
.sym 15855 y_ball[4]
.sym 15863 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 15866 y_o[5]
.sym 15867 y_o[8]
.sym 15869 y_o[9]
.sym 15870 y_o[7]
.sym 15899 y_o[3]
.sym 15905 y_o[1]
.sym 15908 y_o[4]
.sym 15909 y_o[5]
.sym 15910 y_o[6]
.sym 15911 y_o[7]
.sym 15916 y_o[6]
.sym 15920 y_o[7]
.sym 15927 y_o[1]
.sym 15946 y_o[5]
.sym 15950 y_o[3]
.sym 15957 y_o[4]
.sym 15962 y_o[8]
.sym 15963 y_o[9]
.sym 15964 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 15965 u_vga.vsync_d_SB_LUT4_O_I1[0]
.sym 15966 u_vga.vertical_counter_q_SB_DFFES_Q_E
.sym 15967 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I0_I1[1]
.sym 15968 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_I0[2]
.sym 15969 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I0_O[0]
.sym 15979 y_o[7]
.sym 15986 y_o[2]
.sym 15987 $PACKER_VCC_NET
.sym 15988 y_o[3]
.sym 15990 y_o[4]
.sym 15994 y_o[6]
.sym 15995 y_o[8]
.sym 15997 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[0]
.sym 16003 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 16009 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 16010 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 16012 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 16013 u_vga.vsync_d_SB_LUT4_O_I3[0]
.sym 16014 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 16016 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 16018 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 16029 $PACKER_VCC_NET
.sym 16035 $nextpnr_ICESTORM_LC_84$O
.sym 16037 u_vga.vsync_d_SB_LUT4_O_I3[0]
.sym 16041 u_vga.vsync_d_SB_LUT4_O_I3[1]
.sym 16043 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 16044 $PACKER_VCC_NET
.sym 16047 u_vga.vsync_d_SB_LUT4_O_I3[2]
.sym 16049 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 16053 u_vga.vsync_d_SB_LUT4_O_I3[3]
.sym 16055 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 16056 $PACKER_VCC_NET
.sym 16059 u_vga.vsync_d_SB_LUT4_O_I3[4]
.sym 16061 $PACKER_VCC_NET
.sym 16062 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 16065 u_vga.vsync_d_SB_LUT4_O_I3[5]
.sym 16067 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 16068 $PACKER_VCC_NET
.sym 16071 u_vga.vsync_d_SB_LUT4_O_I3[6]
.sym 16073 $PACKER_VCC_NET
.sym 16074 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 16077 u_vga.vsync_d_SB_LUT4_O_I0[3]
.sym 16079 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 16099 y_o[0]
.sym 16106 y_o[9]
.sym 16109 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 16113 u_vga.vertical_counter_q_SB_DFFES_Q_E
.sym 16120 u_vga.hsync_d_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 16121 u_vga.vsync_d_SB_LUT4_O_I0[3]
.sym 16126 y_o[8]
.sym 16129 y_o[0]
.sym 16130 u_vga.vsync_d_SB_LUT4_O_I0[2]
.sym 16132 u_vga.vsync_d_SB_LUT4_O_I0[0]
.sym 16133 u_vga.vsync_d_SB_LUT4_O_I0[1]
.sym 16135 y_o[9]
.sym 16146 y_o[2]
.sym 16148 y_o[3]
.sym 16154 y_o[1]
.sym 16159 u_vga.vsync_d_SB_LUT4_O_I0[0]
.sym 16160 u_vga.vsync_d_SB_LUT4_O_I0[1]
.sym 16161 u_vga.vsync_d_SB_LUT4_O_I0[2]
.sym 16162 u_vga.vsync_d_SB_LUT4_O_I0[3]
.sym 16173 y_o[2]
.sym 16178 y_o[8]
.sym 16195 y_o[3]
.sym 16196 y_o[0]
.sym 16197 y_o[2]
.sym 16198 y_o[1]
.sym 16204 y_o[9]
.sym 16206 px_clk_$glb_clk
.sym 16207 reset_ni_SB_LUT4_I3_O_$glb_sr
.sym 16232 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 16234 u_vga.hsync_d_SB_LUT4_O_I3[0]
.sym 16236 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 16238 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 16240 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 16256 $PACKER_VCC_NET
.sym 16262 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 16264 $PACKER_VCC_NET
.sym 16265 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 16267 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[0]
.sym 16269 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 16271 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 16273 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 16275 u_vga.hsync_d_SB_LUT4_O_I3[0]
.sym 16277 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 16281 $nextpnr_ICESTORM_LC_18$O
.sym 16284 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[0]
.sym 16287 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 16289 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 16293 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 16295 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 16299 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 16302 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 16305 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3[4]
.sym 16307 u_vga.hsync_d_SB_LUT4_O_I3[0]
.sym 16308 $PACKER_VCC_NET
.sym 16311 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3[5]
.sym 16313 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 16314 $PACKER_VCC_NET
.sym 16317 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3[6]
.sym 16320 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 16323 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3[7]
.sym 16325 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 16333 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 16336 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 16337 blue_SB_DFFR_Q_D_SB_LUT4_O_I2[0]
.sym 16352 $PACKER_VCC_NET
.sym 16355 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 16357 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 16360 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 16363 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[10]
.sym 16366 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 16367 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3[7]
.sym 16372 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 16374 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[10]
.sym 16376 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 16381 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 16389 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 16403 x_o[7]
.sym 16404 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3[8]
.sym 16407 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 16410 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 16412 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 16417 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 16418 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 16419 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[10]
.sym 16420 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 16436 x_o[7]
.sym 16467 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 16470 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 16472 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 16474 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 16476 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 16478 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 16479 $PACKER_VCC_NET
.sym 16482 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 16483 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 16484 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[0]
.sym 16485 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 16486 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 16488 u_vga.hsync_d_SB_LUT4_O_I3[0]
.sym 16496 x_o[1]
.sym 16505 x_o[2]
.sym 16506 x_o[3]
.sym 16507 x_o[4]
.sym 16508 x_o[5]
.sym 16509 x_o[6]
.sym 16531 x_o[2]
.sym 16536 x_o[4]
.sym 16543 x_o[6]
.sym 16547 x_o[5]
.sym 16553 x_o[1]
.sym 16566 x_o[3]
.sym 16579 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 16581 blue_SB_DFFR_Q_D_SB_LUT4_O_I2[1]
.sym 16583 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 16602 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 16604 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 16606 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 16607 u_vga.hsync_d_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 16610 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I3_O[1]
.sym 16618 x_o[8]
.sym 16625 $PACKER_VCC_NET
.sym 16632 $PACKER_VCC_NET
.sym 16635 x_o[1]
.sym 16638 x_o[4]
.sym 16640 x_o[6]
.sym 16641 x_o[7]
.sym 16644 x_o[2]
.sym 16645 x_o[3]
.sym 16647 x_o[5]
.sym 16650 $nextpnr_ICESTORM_LC_92$O
.sym 16652 x_o[1]
.sym 16656 u_vga.hsync_d_SB_LUT4_O_I2[1]
.sym 16659 x_o[2]
.sym 16662 u_vga.hsync_d_SB_LUT4_O_I2[2]
.sym 16665 x_o[3]
.sym 16668 u_vga.hsync_d_SB_LUT4_O_I2[3]
.sym 16670 x_o[4]
.sym 16671 $PACKER_VCC_NET
.sym 16674 u_vga.hsync_d_SB_LUT4_O_I2[4]
.sym 16676 $PACKER_VCC_NET
.sym 16677 x_o[5]
.sym 16680 u_vga.hsync_d_SB_LUT4_O_I2[5]
.sym 16682 x_o[6]
.sym 16683 $PACKER_VCC_NET
.sym 16686 u_vga.hsync_d_SB_LUT4_O_I2[6]
.sym 16688 x_o[7]
.sym 16692 u_vga.hsync_d_SB_LUT4_O_I2[7]
.sym 16694 x_o[8]
.sym 16695 $PACKER_VCC_NET
.sym 16712 x_o[6]
.sym 16714 x_o[3]
.sym 16716 x_o[7]
.sym 16718 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[6]
.sym 16722 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 16725 x_o[4]
.sym 16727 x_o[5]
.sym 16728 x_o[4]
.sym 16730 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 16731 u_vga.hsync_d_SB_LUT4_O_I3[0]
.sym 16733 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 16734 u_vga.hsync_d_SB_LUT4_O_I1[1]
.sym 16736 u_vga.hsync_d_SB_LUT4_O_I2[7]
.sym 16757 x_o[8]
.sym 16758 x_o[9]
.sym 16770 x_o[0]
.sym 16773 $nextpnr_ICESTORM_LC_93$I3
.sym 16775 x_o[9]
.sym 16783 $nextpnr_ICESTORM_LC_93$I3
.sym 16795 x_o[0]
.sym 16810 x_o[8]
.sym 16816 x_o[9]
.sym 16825 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I0_I2[9]
.sym 16826 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I0_O[2]
.sym 16827 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I3_O[1]
.sym 16841 $PACKER_VCC_NET
.sym 16844 $PACKER_VCC_NET
.sym 16854 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 16856 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 16857 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 16864 x_o[2]
.sym 16866 x_o[7]
.sym 16867 x_o[1]
.sym 16870 x_o[5]
.sym 16872 x_o[6]
.sym 16873 x_o[8]
.sym 16874 x_o[3]
.sym 16876 x_o[4]
.sym 16882 $PACKER_VCC_NET
.sym 16890 $PACKER_VCC_NET
.sym 16896 $nextpnr_ICESTORM_LC_69$O
.sym 16898 x_o[1]
.sym 16902 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I0_I3_SB_LUT4_O_I3[1]
.sym 16904 x_o[2]
.sym 16905 $PACKER_VCC_NET
.sym 16908 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I0_I3_SB_LUT4_O_I3[2]
.sym 16910 x_o[3]
.sym 16911 $PACKER_VCC_NET
.sym 16914 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I0_I3_SB_LUT4_O_I3[3]
.sym 16916 $PACKER_VCC_NET
.sym 16917 x_o[4]
.sym 16920 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I0_I3_SB_LUT4_O_I3[4]
.sym 16923 x_o[5]
.sym 16926 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I0_I3_SB_LUT4_O_I3[5]
.sym 16929 x_o[6]
.sym 16932 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I0_I3_SB_LUT4_O_I3[6]
.sym 16934 $PACKER_VCC_NET
.sym 16935 x_o[7]
.sym 16938 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I0_I3_SB_LUT4_O_I3[7]
.sym 16940 x_o[8]
.sym 16941 $PACKER_VCC_NET
.sym 16952 hsync_o$SB_IO_OUT
.sym 16953 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 16954 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[0]
.sym 16958 x_o[5]
.sym 16963 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1[2]
.sym 16966 x_o[2]
.sym 16970 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 16975 $PACKER_VCC_NET
.sym 16978 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1_SB_LUT4_I3_O[0]
.sym 16982 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I0_I3_SB_LUT4_O_I3[7]
.sym 16990 x_o[9]
.sym 16991 x_o[3]
.sym 16992 x_o[2]
.sym 16994 x_o[1]
.sym 16995 x_o[4]
.sym 16997 x_o[3]
.sym 16998 x_o[5]
.sym 16999 x_o[7]
.sym 17000 x_o[6]
.sym 17001 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I0_I3_SB_LUT4_O_I0[0]
.sym 17002 x_o[7]
.sym 17005 u_vga.hsync_d_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 17006 u_vga.hsync_d_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 17008 x_o[0]
.sym 17015 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I0_I3_SB_LUT4_O_I0[1]
.sym 17016 u_vga.hsync_d_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 17018 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I0_I3_SB_LUT4_O_I0[2]
.sym 17019 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I0_I3_SB_LUT4_O_I0[3]
.sym 17021 x_o[9]
.sym 17026 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I0_I3_SB_LUT4_O_I0[0]
.sym 17027 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I0_I3_SB_LUT4_O_I0[2]
.sym 17028 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I0_I3_SB_LUT4_O_I0[1]
.sym 17029 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I0_I3_SB_LUT4_O_I0[3]
.sym 17032 u_vga.hsync_d_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 17033 u_vga.hsync_d_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 17034 u_vga.hsync_d_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 17035 x_o[7]
.sym 17038 x_o[1]
.sym 17040 x_o[2]
.sym 17041 x_o[3]
.sym 17045 x_o[0]
.sym 17047 x_o[1]
.sym 17050 x_o[4]
.sym 17051 x_o[6]
.sym 17052 x_o[0]
.sym 17053 x_o[5]
.sym 17056 u_vga.hsync_d_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 17057 x_o[1]
.sym 17059 x_o[0]
.sym 17062 x_o[3]
.sym 17063 x_o[7]
.sym 17064 x_o[2]
.sym 17065 x_o[6]
.sym 17069 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 17071 u_vga.hsync_d_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 17072 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I0_O[0]
.sym 17075 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 17076 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I1[1]
.sym 17101 hsync_o$SB_IO_OUT
.sym 17111 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[7]
.sym 17120 $PACKER_VCC_NET
.sym 17123 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 17124 $PACKER_VCC_NET
.sym 17125 x_ball[8]
.sym 17128 x_ball[4]
.sym 17129 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[3]
.sym 17130 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 17132 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_CARRY_CO_CI[1]
.sym 17141 x_ball[7]
.sym 17142 $nextpnr_ICESTORM_LC_20$O
.sym 17145 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_CARRY_CO_CI[1]
.sym 17148 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 17150 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 17154 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 17156 $PACKER_VCC_NET
.sym 17157 x_ball[4]
.sym 17160 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 17163 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[3]
.sym 17166 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[4]
.sym 17169 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 17172 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[5]
.sym 17174 x_ball[7]
.sym 17175 $PACKER_VCC_NET
.sym 17178 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[6]
.sym 17180 $PACKER_VCC_NET
.sym 17181 x_ball[8]
.sym 17184 $nextpnr_ICESTORM_LC_21$I3
.sym 17187 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[7]
.sym 17196 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1_SB_LUT4_I3_O[2]
.sym 17197 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2[2]
.sym 17205 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[7]
.sym 17210 x_o[7]
.sym 17212 x_o[6]
.sym 17218 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 17219 x_o[5]
.sym 17220 x_o[4]
.sym 17224 x_ball[8]
.sym 17226 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 17228 $nextpnr_ICESTORM_LC_21$I3
.sym 17236 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 17237 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 17238 x_ball[8]
.sym 17239 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1[2]
.sym 17241 $PACKER_VCC_NET
.sym 17242 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1[1]
.sym 17243 x_ball[4]
.sym 17244 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 17247 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_CARRY_CO_CI[1]
.sym 17248 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 17251 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1[3]
.sym 17253 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[7]
.sym 17254 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 17255 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[3]
.sym 17259 x_ball[7]
.sym 17261 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[7]
.sym 17263 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1[0]
.sym 17265 $nextpnr_ICESTORM_LC_21$COUT
.sym 17267 $PACKER_VCC_NET
.sym 17269 $nextpnr_ICESTORM_LC_21$I3
.sym 17272 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 17273 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 17274 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 17275 $nextpnr_ICESTORM_LC_21$COUT
.sym 17278 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 17279 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1[0]
.sym 17280 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1[1]
.sym 17281 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_CARRY_CO_CI[1]
.sym 17284 x_ball[7]
.sym 17285 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 17286 x_ball[4]
.sym 17287 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[3]
.sym 17290 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 17291 x_ball[7]
.sym 17292 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[3]
.sym 17293 x_ball[4]
.sym 17296 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1[0]
.sym 17297 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 17298 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_CARRY_CO_CI[1]
.sym 17299 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1[1]
.sym 17302 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1[2]
.sym 17303 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[7]
.sym 17304 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1[3]
.sym 17305 x_ball[8]
.sym 17309 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[7]
.sym 17310 x_ball[8]
.sym 17328 x_o[6]
.sym 17332 x_o[9]
.sym 17337 $PACKER_VCC_NET
.sym 17356 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 17357 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2[1]
.sym 17358 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1[3]
.sym 17359 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[3]
.sym 17362 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I2[2]
.sym 17365 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2[0]
.sym 17366 x_ball_SB_DFFER_Q_D_SB_LUT4_O_I0[0]
.sym 17368 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2[3]
.sym 17369 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2[2]
.sym 17371 x_ball[7]
.sym 17374 x_ball_SB_DFFER_Q_E
.sym 17378 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 17380 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I2[1]
.sym 17381 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[7]
.sym 17382 x_ball[4]
.sym 17384 x_ball[8]
.sym 17389 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 17391 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 17392 x_ball[4]
.sym 17395 x_ball_SB_DFFER_Q_D_SB_LUT4_O_I0[0]
.sym 17401 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2[0]
.sym 17402 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2[1]
.sym 17403 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2[2]
.sym 17404 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2[3]
.sym 17413 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1[3]
.sym 17415 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I2[2]
.sym 17416 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I2[1]
.sym 17425 x_ball[7]
.sym 17426 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[3]
.sym 17427 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[7]
.sym 17428 x_ball[8]
.sym 17435 x_ball_SB_DFFER_Q_E
.sym 17436 px_clk_$glb_clk
.sym 17437 reset_ni_SB_LUT4_I3_O_$glb_sr
.sym 17467 $PACKER_VCC_NET
.sym 17954 $PACKER_VCC_NET
.sym 18457 $PACKER_VCC_NET
.sym 19023 blue_o[0]$SB_IO_OUT
.sym 19067 blue[0]
.sym 19070 blue_o[2]$SB_IO_OUT
.sym 19180 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 19182 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 19184 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 19205 y_ball[7]
.sym 19207 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 19209 y_ball[1]
.sym 19210 y_ball[5]
.sym 19211 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 19213 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 19223 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 19224 $PACKER_VCC_NET
.sym 19225 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 19231 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 19232 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 19235 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 19237 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 19240 $PACKER_VCC_NET
.sym 19242 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 19245 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[0]
.sym 19248 $PACKER_VCC_NET
.sym 19251 $nextpnr_ICESTORM_LC_71$O
.sym 19253 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[0]
.sym 19257 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 19259 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 19260 $PACKER_VCC_NET
.sym 19263 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 19265 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 19269 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 19271 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 19275 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 19278 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 19281 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 19283 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 19284 $PACKER_VCC_NET
.sym 19287 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 19289 $PACKER_VCC_NET
.sym 19290 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 19293 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 19295 $PACKER_VCC_NET
.sym 19296 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 19301 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 19303 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 19305 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 19307 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 19328 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 19331 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[0]
.sym 19335 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I0[0]
.sym 19336 y_ball[2]
.sym 19337 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 19344 x_ball_SB_DFFER_Q_E
.sym 19345 y_ball[4]
.sym 19347 y_ball[6]
.sym 19352 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 19357 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 19364 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 19365 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 19367 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I0[0]
.sym 19370 y_ball[5]
.sym 19372 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 19374 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 19376 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 19381 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 19382 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 19383 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 19384 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 19389 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I0[0]
.sym 19400 y_ball[4]
.sym 19405 y_ball[6]
.sym 19412 y_ball[5]
.sym 19417 y_ball[4]
.sym 19419 y_ball[5]
.sym 19420 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 19421 x_ball_SB_DFFER_Q_E
.sym 19422 px_clk_$glb_clk
.sym 19423 reset_ni_SB_LUT4_I3_O_$glb_sr
.sym 19424 y_ball[9]
.sym 19425 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[0]
.sym 19426 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 19427 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 19428 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 19429 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 19430 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 19431 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 19434 y_o[1]
.sym 19448 blue_o[2]$SB_IO_OUT
.sym 19454 y_o[3]
.sym 19455 blue[2]
.sym 19458 y_o[5]
.sym 19459 blue[0]
.sym 19471 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 19477 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 19478 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 19479 y_o[7]
.sym 19480 y_o[3]
.sym 19481 y_o[4]
.sym 19482 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[0]
.sym 19483 y_o[1]
.sym 19484 y_o[5]
.sym 19485 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 19486 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 19487 y_ball_SB_DFFER_Q_9_D[0]
.sym 19488 y_o[0]
.sym 19491 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 19493 y_o[6]
.sym 19494 y_o[2]
.sym 19497 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 19499 y_o[0]
.sym 19500 y_ball_SB_DFFER_Q_9_D[0]
.sym 19503 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 19505 y_o[1]
.sym 19506 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[0]
.sym 19509 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 19511 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 19512 y_o[2]
.sym 19515 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 19517 y_o[3]
.sym 19518 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 19521 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 19523 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 19524 y_o[4]
.sym 19527 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 19529 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 19530 y_o[5]
.sym 19533 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 19535 y_o[6]
.sym 19536 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 19539 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 19541 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 19542 y_o[7]
.sym 19547 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 19548 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 19549 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 19550 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 19551 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 19552 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 19553 blue_o[2]$SB_IO_OUT
.sym 19554 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 19557 y_o[9]
.sym 19560 y_ball[4]
.sym 19562 y_ball[3]
.sym 19564 y_ball[6]
.sym 19566 y_ball[9]
.sym 19567 y_o[7]
.sym 19571 y_o[8]
.sym 19574 y_o[0]
.sym 19578 y_o[1]
.sym 19579 u_vga.vertical_counter_q_SB_DFFES_Q_E
.sym 19580 y_o[2]
.sym 19582 y_o[3]
.sym 19583 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 19588 y_ball[9]
.sym 19592 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 19600 y_o[4]
.sym 19603 y_ball[4]
.sym 19606 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 19607 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 19612 y_o[8]
.sym 19613 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 19614 y_o[9]
.sym 19619 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 19620 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 19622 y_o[8]
.sym 19623 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 19626 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 19628 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 19629 y_o[9]
.sym 19633 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 19634 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 19635 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 19636 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 19645 y_ball[9]
.sym 19646 y_o[9]
.sym 19647 y_ball[4]
.sym 19648 y_o[4]
.sym 19664 y_ball[9]
.sym 19682 y_ball[5]
.sym 19685 y_ball[8]
.sym 19687 y_ball[6]
.sym 19691 y_ball[3]
.sym 19696 y_o[5]
.sym 19697 y_ball[7]
.sym 19698 y_o[6]
.sym 19699 y_ball[8]
.sym 19700 y_o[7]
.sym 19701 y_ball[9]
.sym 19702 y_ball[1]
.sym 19704 y_o[1]
.sym 19705 y_ball[1]
.sym 19712 y_o[1]
.sym 19713 u_vga.vertical_counter_q_SB_DFFES_Q_E
.sym 19727 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 19728 y_o[0]
.sym 19732 y_o[5]
.sym 19733 y_o[6]
.sym 19735 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 19736 y_o[0]
.sym 19737 y_o[2]
.sym 19738 y_o[3]
.sym 19739 y_o[4]
.sym 19742 y_o[7]
.sym 19743 $nextpnr_ICESTORM_LC_97$O
.sym 19745 y_o[0]
.sym 19749 u_vga.vertical_counter_d_SB_LUT4_O_I3[2]
.sym 19750 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 19752 y_o[1]
.sym 19753 y_o[0]
.sym 19755 u_vga.vertical_counter_d_SB_LUT4_O_I3[3]
.sym 19756 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 19757 y_o[2]
.sym 19759 u_vga.vertical_counter_d_SB_LUT4_O_I3[2]
.sym 19761 u_vga.vertical_counter_d_SB_LUT4_O_I3[4]
.sym 19762 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 19763 y_o[3]
.sym 19765 u_vga.vertical_counter_d_SB_LUT4_O_I3[3]
.sym 19767 u_vga.vertical_counter_d_SB_LUT4_O_I3[5]
.sym 19768 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 19769 y_o[4]
.sym 19771 u_vga.vertical_counter_d_SB_LUT4_O_I3[4]
.sym 19773 u_vga.vertical_counter_d_SB_LUT4_O_I3[6]
.sym 19774 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 19776 y_o[5]
.sym 19777 u_vga.vertical_counter_d_SB_LUT4_O_I3[5]
.sym 19779 u_vga.vertical_counter_d_SB_LUT4_O_I3[7]
.sym 19780 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 19782 y_o[6]
.sym 19783 u_vga.vertical_counter_d_SB_LUT4_O_I3[6]
.sym 19785 u_vga.vertical_counter_d_SB_LUT4_O_I3[8]
.sym 19786 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 19787 y_o[7]
.sym 19789 u_vga.vertical_counter_d_SB_LUT4_O_I3[7]
.sym 19790 u_vga.vertical_counter_q_SB_DFFES_Q_E
.sym 19791 px_clk_$glb_clk
.sym 19792 reset_ni_SB_LUT4_I3_O_$glb_sr
.sym 19793 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 19794 y_o[0]
.sym 19807 u_vga.vertical_counter_q_SB_DFFES_Q_E
.sym 19809 y_o[1]
.sym 19811 y_o[2]
.sym 19813 y_o[3]
.sym 19815 y_o[4]
.sym 19818 y_o[2]
.sym 19820 y_o[3]
.sym 19822 y_o[4]
.sym 19825 y_o[8]
.sym 19827 y_o[9]
.sym 19828 y_o[7]
.sym 19829 u_vga.vertical_counter_d_SB_LUT4_O_I3[8]
.sym 19834 y_o[8]
.sym 19835 y_o[1]
.sym 19836 u_vga.vertical_counter_q_SB_DFFES_Q_E
.sym 19837 u_vga.vsync_d_SB_LUT4_O_I1[0]
.sym 19838 y_o[4]
.sym 19839 y_o[5]
.sym 19843 y_o[9]
.sym 19844 y_o[2]
.sym 19845 y_o[3]
.sym 19848 y_o[6]
.sym 19849 y_o[7]
.sym 19850 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 19851 y_o[9]
.sym 19858 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 19859 y_o[0]
.sym 19863 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I0_I1[1]
.sym 19864 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_I0[2]
.sym 19865 u_vga.hsync_d_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 19866 u_vga.vertical_counter_d_SB_LUT4_O_I3[9]
.sym 19867 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 19869 y_o[8]
.sym 19870 u_vga.vertical_counter_d_SB_LUT4_O_I3[8]
.sym 19873 y_o[9]
.sym 19875 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 19876 u_vga.vertical_counter_d_SB_LUT4_O_I3[9]
.sym 19879 y_o[8]
.sym 19880 u_vga.vsync_d_SB_LUT4_O_I1[0]
.sym 19881 y_o[9]
.sym 19882 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_I0[2]
.sym 19885 y_o[1]
.sym 19886 y_o[0]
.sym 19887 y_o[2]
.sym 19888 y_o[3]
.sym 19891 u_vga.hsync_d_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 19894 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 19897 y_o[1]
.sym 19898 y_o[8]
.sym 19899 y_o[2]
.sym 19900 y_o[0]
.sym 19903 y_o[4]
.sym 19904 y_o[5]
.sym 19905 y_o[7]
.sym 19906 y_o[6]
.sym 19909 y_o[9]
.sym 19910 y_o[3]
.sym 19911 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_I0[2]
.sym 19912 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I0_I1[1]
.sym 19913 u_vga.vertical_counter_q_SB_DFFES_Q_E
.sym 19914 px_clk_$glb_clk
.sym 19915 reset_ni_SB_LUT4_I3_O_$glb_sr
.sym 19930 y_ball_SB_DFFER_Q_9_D[0]
.sym 19932 u_vga.vertical_counter_q_SB_DFFES_Q_E
.sym 19933 y_o[2]
.sym 19937 y_o[6]
.sym 19943 blue[0]
.sym 19951 blue[2]
.sym 20039 red[1]
.sym 20052 y_o[9]
.sym 20056 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[10]
.sym 20058 y_o[8]
.sym 20061 y_o[5]
.sym 20063 red_o[0]$SB_IO_OUT
.sym 20073 red_SB_DFFR_Q_D[1]
.sym 20087 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[0]
.sym 20093 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 20097 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 20101 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 20105 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 20107 u_vga.hsync_d_SB_LUT4_O_I3[0]
.sym 20109 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 20111 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 20112 $nextpnr_ICESTORM_LC_44$O
.sym 20114 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[0]
.sym 20118 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I2[1]
.sym 20121 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 20124 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I2[2]
.sym 20127 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 20130 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I2[3]
.sym 20132 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 20136 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I2[4]
.sym 20139 u_vga.hsync_d_SB_LUT4_O_I3[0]
.sym 20142 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I2[5]
.sym 20144 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 20148 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I2[6]
.sym 20151 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 20154 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I2[7]
.sym 20157 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 20162 red[0]
.sym 20163 blue[0]
.sym 20165 red_SB_DFFR_Q_D[1]
.sym 20166 blue_SB_DFFR_Q_D_SB_LUT4_O_I2[2]
.sym 20167 blue[2]
.sym 20168 red_o[0]$SB_IO_OUT
.sym 20177 y_o[4]
.sym 20178 y_o[8]
.sym 20179 y_o[6]
.sym 20181 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 20183 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[0]
.sym 20185 y_o[3]
.sym 20186 vsync_o$SB_IO_OUT
.sym 20188 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I0_O[0]
.sym 20189 y_ball[9]
.sym 20190 y_ball[7]
.sym 20191 y_ball[8]
.sym 20192 y_o[1]
.sym 20193 y_o[5]
.sym 20194 blue_SB_DFFR_Q_D_SB_LUT4_O_I2[1]
.sym 20195 y_o[6]
.sym 20197 y_o[7]
.sym 20198 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I2[7]
.sym 20205 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 20207 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 20210 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 20212 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 20214 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 20215 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 20216 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 20220 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 20232 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 20235 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I2[8]
.sym 20238 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 20241 $nextpnr_ICESTORM_LC_45$I3
.sym 20243 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 20251 $nextpnr_ICESTORM_LC_45$I3
.sym 20266 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 20267 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 20268 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 20269 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 20272 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 20274 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 20275 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 20303 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 20310 y_o[4]
.sym 20311 y_o[2]
.sym 20313 y_o[3]
.sym 20315 y_o[9]
.sym 20317 y_o[8]
.sym 20319 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 20326 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 20328 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 20330 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 20335 u_vga.hsync_d_SB_LUT4_O_I3[0]
.sym 20337 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 20340 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 20342 $PACKER_VCC_NET
.sym 20347 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 20350 $PACKER_VCC_NET
.sym 20357 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[0]
.sym 20358 $nextpnr_ICESTORM_LC_68$O
.sym 20361 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[0]
.sym 20364 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 20366 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 20370 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 20373 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 20376 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 20378 $PACKER_VCC_NET
.sym 20379 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 20382 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[4]
.sym 20385 u_vga.hsync_d_SB_LUT4_O_I3[0]
.sym 20388 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[5]
.sym 20390 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 20391 $PACKER_VCC_NET
.sym 20394 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[6]
.sym 20397 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 20400 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[7]
.sym 20403 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 20436 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[10]
.sym 20438 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I0_O[2]
.sym 20444 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[7]
.sym 20454 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[10]
.sym 20456 x_o[7]
.sym 20458 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 20462 x_o[6]
.sym 20464 x_o[3]
.sym 20465 x_o[8]
.sym 20468 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[10]
.sym 20472 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 20473 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I3_O[1]
.sym 20475 x_o[9]
.sym 20478 x_o[4]
.sym 20479 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 20480 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 20481 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[8]
.sym 20483 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 20487 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I3_O[3]
.sym 20490 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 20494 x_o[4]
.sym 20495 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I3_O[1]
.sym 20496 x_o[3]
.sym 20497 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I3_O[3]
.sym 20506 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 20507 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[10]
.sym 20508 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 20509 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[10]
.sym 20518 x_o[6]
.sym 20519 x_o[9]
.sym 20520 x_o[8]
.sym 20521 x_o[7]
.sym 20534 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[10]
.sym 20557 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[5]
.sym 20558 x_o[2]
.sym 20561 red_SB_DFFR_Q_D[1]
.sym 20565 x_o[3]
.sym 20573 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 20574 $PACKER_VCC_NET
.sym 20575 u_vga.hsync_d_SB_LUT4_O_I3[0]
.sym 20577 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 20579 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 20581 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 20582 $PACKER_VCC_NET
.sym 20583 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[0]
.sym 20585 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 20586 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 20604 $nextpnr_ICESTORM_LC_66$O
.sym 20607 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[0]
.sym 20610 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I0_I2[1]
.sym 20612 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 20613 $PACKER_VCC_NET
.sym 20616 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I0_I2[2]
.sym 20618 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 20619 $PACKER_VCC_NET
.sym 20622 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I0_I2[3]
.sym 20624 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 20625 $PACKER_VCC_NET
.sym 20628 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I0_I2[4]
.sym 20630 u_vga.hsync_d_SB_LUT4_O_I3[0]
.sym 20631 $PACKER_VCC_NET
.sym 20634 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I0_I2[5]
.sym 20637 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 20640 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I0_I2[6]
.sym 20642 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 20646 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I0_I2[7]
.sym 20649 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 20671 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1_SB_LUT4_I3_O[0]
.sym 20672 $PACKER_VCC_NET
.sym 20678 y_ball[7]
.sym 20679 x_o[9]
.sym 20682 y_ball[9]
.sym 20683 y_ball[8]
.sym 20684 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I0_O[0]
.sym 20689 x_o[8]
.sym 20690 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I0_I2[7]
.sym 20699 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 20700 x_o[5]
.sym 20706 x_o[2]
.sym 20707 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 20711 u_vga.hsync_d_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 20717 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 20718 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 20720 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I0_I3[3]
.sym 20721 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I0_I2[9]
.sym 20723 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I0[2]
.sym 20727 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I0_I2[8]
.sym 20730 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 20733 $nextpnr_ICESTORM_LC_67$I3
.sym 20736 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 20743 $nextpnr_ICESTORM_LC_67$I3
.sym 20746 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 20747 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I0_I3[3]
.sym 20748 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I0_I2[9]
.sym 20749 u_vga.hsync_d_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 20752 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 20753 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I0[2]
.sym 20754 x_o[2]
.sym 20755 x_o[5]
.sym 20780 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 20781 green[0]
.sym 20782 green[1]
.sym 20790 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[6]
.sym 20791 y_ball[2]
.sym 20794 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[7]
.sym 20796 y_paddle_r[4]
.sym 20797 y_ball[3]
.sym 20803 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 20818 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 20820 u_vga.hsync_d_SB_LUT4_O_I1[0]
.sym 20821 u_vga.hsync_d_SB_LUT4_O_I1[1]
.sym 20822 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I0[2]
.sym 20824 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 20825 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 20828 x_o[2]
.sym 20829 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 20831 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 20832 u_vga.hsync_d_SB_LUT4_O_I3[0]
.sym 20837 x_o[3]
.sym 20838 $PACKER_VCC_NET
.sym 20846 $PACKER_VCC_NET
.sym 20850 $nextpnr_ICESTORM_LC_91$O
.sym 20852 u_vga.hsync_d_SB_LUT4_O_I3[0]
.sym 20856 u_vga.hsync_d_SB_LUT4_O_I3[1]
.sym 20858 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 20859 $PACKER_VCC_NET
.sym 20862 u_vga.hsync_d_SB_LUT4_O_I3[2]
.sym 20864 $PACKER_VCC_NET
.sym 20865 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 20868 u_vga.hsync_d_SB_LUT4_O_I3[3]
.sym 20870 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 20871 $PACKER_VCC_NET
.sym 20874 u_vga.hsync_d_SB_LUT4_O_I3[4]
.sym 20877 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 20880 u_vga.hsync_d_SB_LUT4_O_I1[2]
.sym 20882 $PACKER_VCC_NET
.sym 20883 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 20888 u_vga.hsync_d_SB_LUT4_O_I1[1]
.sym 20889 u_vga.hsync_d_SB_LUT4_O_I1[0]
.sym 20890 u_vga.hsync_d_SB_LUT4_O_I1[2]
.sym 20893 x_o[3]
.sym 20895 x_o[2]
.sym 20896 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I0[2]
.sym 20898 px_clk_$glb_clk
.sym 20899 reset_ni_SB_LUT4_I3_O_$glb_sr
.sym 20906 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1[2]
.sym 20907 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 20909 y_o[1]
.sym 20915 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 20919 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[10]
.sym 20925 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[8]
.sym 20926 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 20927 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[9]
.sym 20944 x_o[6]
.sym 20947 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 20948 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 20949 x_o[9]
.sym 20950 x_o[7]
.sym 20956 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I1[1]
.sym 20957 x_o[4]
.sym 20959 x_o[8]
.sym 20964 x_o[5]
.sym 20974 x_o[7]
.sym 20975 x_o[5]
.sym 20976 x_o[4]
.sym 20977 x_o[6]
.sym 20988 x_o[8]
.sym 20989 x_o[9]
.sym 20993 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I1[1]
.sym 20995 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 21011 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 21012 x_o[4]
.sym 21013 x_o[5]
.sym 21016 x_o[9]
.sym 21017 x_o[8]
.sym 21018 x_o[6]
.sym 21019 x_o[7]
.sym 21030 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2[6]
.sym 21032 y_o[9]
.sym 21036 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1[2]
.sym 21040 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3[1]
.sym 21052 green[1]
.sym 21053 x_o[3]
.sym 21065 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1_SB_LUT4_I3_O[0]
.sym 21068 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1_SB_LUT4_I3_O[3]
.sym 21069 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 21070 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1_SB_LUT4_I3_O[1]
.sym 21076 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1_SB_LUT4_I3_O[2]
.sym 21079 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 21083 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 21086 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 21121 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 21122 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 21123 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 21124 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 21127 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1_SB_LUT4_I3_O[0]
.sym 21128 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1_SB_LUT4_I3_O[1]
.sym 21129 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1_SB_LUT4_I3_O[2]
.sym 21130 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1_SB_LUT4_I3_O[3]
.sym 21292 hsync_o$SB_IO_OUT
.sym 21544 green[1]
.sym 21765 green_o[1]$SB_IO_OUT
.sym 22504 green_o[0]$SB_IO_OUT
.sym 22638 $PACKER_VCC_NET
.sym 22697 blue_o[2]$SB_IO_OUT
.sym 22715 blue_o[2]$SB_IO_OUT
.sym 22885 x_ball_SB_DFFER_Q_E
.sym 22887 blue_o[0]$SB_IO_OUT
.sym 22891 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[0]
.sym 22912 red_o[0]$SB_IO_OUT
.sym 22938 blue[0]
.sym 22986 blue[0]
.sym 23007 px_clk_$glb_clk
.sym 23008 reset_ni_SB_LUT4_I3_O_$glb_sr
.sym 23031 blue_o[0]$SB_IO_OUT
.sym 23033 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 23034 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 23036 y_ball[4]
.sym 23037 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 23038 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 23039 y_ball[8]
.sym 23042 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 23043 y_ball[6]
.sym 23052 y_ball[4]
.sym 23058 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[0]
.sym 23067 y_ball[2]
.sym 23072 y_ball[3]
.sym 23080 y_ball[1]
.sym 23081 $PACKER_VCC_NET
.sym 23082 $nextpnr_ICESTORM_LC_4$O
.sym 23084 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[0]
.sym 23088 $nextpnr_ICESTORM_LC_5$I3
.sym 23091 y_ball[1]
.sym 23094 $nextpnr_ICESTORM_LC_5$COUT
.sym 23097 $PACKER_VCC_NET
.sym 23098 $nextpnr_ICESTORM_LC_5$I3
.sym 23100 $nextpnr_ICESTORM_LC_6$I3
.sym 23103 y_ball[2]
.sym 23106 $nextpnr_ICESTORM_LC_6$COUT
.sym 23109 $PACKER_VCC_NET
.sym 23110 $nextpnr_ICESTORM_LC_6$I3
.sym 23112 $nextpnr_ICESTORM_LC_7$I3
.sym 23114 y_ball[3]
.sym 23118 $nextpnr_ICESTORM_LC_7$COUT
.sym 23121 $PACKER_VCC_NET
.sym 23122 $nextpnr_ICESTORM_LC_7$I3
.sym 23124 $nextpnr_ICESTORM_LC_8$I3
.sym 23126 y_ball[4]
.sym 23157 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 23163 x_ball_SB_DFFER_Q_E
.sym 23167 $PACKER_VCC_NET
.sym 23168 $nextpnr_ICESTORM_LC_8$I3
.sym 23185 y_ball[5]
.sym 23188 y_ball[7]
.sym 23191 $PACKER_VCC_NET
.sym 23199 y_ball[8]
.sym 23203 y_ball[6]
.sym 23205 $nextpnr_ICESTORM_LC_8$COUT
.sym 23208 $PACKER_VCC_NET
.sym 23209 $nextpnr_ICESTORM_LC_8$I3
.sym 23211 $nextpnr_ICESTORM_LC_9$I3
.sym 23214 y_ball[5]
.sym 23217 $nextpnr_ICESTORM_LC_9$COUT
.sym 23220 $PACKER_VCC_NET
.sym 23221 $nextpnr_ICESTORM_LC_9$I3
.sym 23223 $nextpnr_ICESTORM_LC_10$I3
.sym 23226 y_ball[6]
.sym 23229 $nextpnr_ICESTORM_LC_10$COUT
.sym 23232 $PACKER_VCC_NET
.sym 23233 $nextpnr_ICESTORM_LC_10$I3
.sym 23235 $nextpnr_ICESTORM_LC_11$I3
.sym 23237 y_ball[7]
.sym 23241 $nextpnr_ICESTORM_LC_11$COUT
.sym 23244 $PACKER_VCC_NET
.sym 23245 $nextpnr_ICESTORM_LC_11$I3
.sym 23247 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 23250 y_ball[8]
.sym 23284 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[0]
.sym 23287 y_ball[9]
.sym 23289 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[0]
.sym 23291 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 23296 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I1[9]
.sym 23298 y_ball[8]
.sym 23302 y_ball[6]
.sym 23303 y_ball[2]
.sym 23304 y_ball[9]
.sym 23306 y_ball[7]
.sym 23307 y_ball[1]
.sym 23308 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[0]
.sym 23310 y_ball[3]
.sym 23314 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 23315 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 23321 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I0[0]
.sym 23323 x_ball_SB_DFFER_Q_E
.sym 23329 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I0[0]
.sym 23330 y_ball[9]
.sym 23331 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I1[9]
.sym 23332 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 23338 y_ball[1]
.sym 23344 y_ball[3]
.sym 23347 y_ball[7]
.sym 23348 y_ball[6]
.sym 23349 y_ball[2]
.sym 23350 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 23356 y_ball[7]
.sym 23359 y_ball[2]
.sym 23366 y_ball[3]
.sym 23367 y_ball[1]
.sym 23368 y_ball[9]
.sym 23371 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 23372 y_ball[8]
.sym 23373 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[0]
.sym 23374 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 23375 x_ball_SB_DFFER_Q_E
.sym 23376 px_clk_$glb_clk
.sym 23377 reset_ni_SB_LUT4_I3_O_$glb_sr
.sym 23386 y_ball[5]
.sym 23388 y_o[0]
.sym 23389 y_ball[5]
.sym 23390 y_ball[9]
.sym 23392 y_ball[8]
.sym 23394 y_ball[7]
.sym 23395 y_ball[1]
.sym 23396 y_ball[5]
.sym 23398 y_ball[1]
.sym 23400 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I1[9]
.sym 23404 red_o[0]$SB_IO_OUT
.sym 23410 red[1]
.sym 23421 y_ball[2]
.sym 23423 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 23424 y_ball[5]
.sym 23425 y_ball[8]
.sym 23426 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 23427 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 23429 y_ball[3]
.sym 23430 blue[2]
.sym 23433 y_ball[6]
.sym 23436 y_o[8]
.sym 23437 y_o[0]
.sym 23439 y_ball[1]
.sym 23440 y_o[5]
.sym 23441 y_o[6]
.sym 23442 y_ball[7]
.sym 23444 y_o[1]
.sym 23445 y_o[2]
.sym 23446 y_o[3]
.sym 23448 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 23449 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[0]
.sym 23450 y_o[7]
.sym 23452 y_o[1]
.sym 23453 y_ball[5]
.sym 23454 y_ball[1]
.sym 23455 y_o[5]
.sym 23459 y_ball[8]
.sym 23464 y_o[7]
.sym 23465 y_ball[7]
.sym 23466 y_o[3]
.sym 23467 y_ball[3]
.sym 23470 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 23471 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 23472 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 23473 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 23476 y_ball[2]
.sym 23477 y_o[2]
.sym 23478 y_ball[8]
.sym 23479 y_o[8]
.sym 23482 y_ball[3]
.sym 23483 y_o[6]
.sym 23484 y_ball[6]
.sym 23485 y_o[3]
.sym 23488 blue[2]
.sym 23494 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[0]
.sym 23495 y_o[0]
.sym 23499 px_clk_$glb_clk
.sym 23500 reset_ni_SB_LUT4_I3_O_$glb_sr
.sym 23515 y_ball[2]
.sym 23520 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I0[0]
.sym 23532 y_o[0]
.sym 23533 y_ball[4]
.sym 23535 y_ball[6]
.sym 23547 y_o[5]
.sym 23548 $PACKER_VCC_NET
.sym 23549 y_o[7]
.sym 23552 y_o[2]
.sym 23553 y_o[3]
.sym 23554 y_o[4]
.sym 23556 y_o[6]
.sym 23566 y_o[8]
.sym 23567 y_o[9]
.sym 23574 $nextpnr_ICESTORM_LC_80$O
.sym 23576 y_o[2]
.sym 23580 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I2_I3[1]
.sym 23582 y_o[3]
.sym 23586 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I2_I3[2]
.sym 23588 y_o[4]
.sym 23589 $PACKER_VCC_NET
.sym 23592 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I2_I3[3]
.sym 23594 $PACKER_VCC_NET
.sym 23595 y_o[5]
.sym 23598 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I2_I3[4]
.sym 23600 y_o[6]
.sym 23601 $PACKER_VCC_NET
.sym 23604 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I2_I3[5]
.sym 23606 $PACKER_VCC_NET
.sym 23607 y_o[7]
.sym 23610 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I2_I3[6]
.sym 23612 y_o[8]
.sym 23613 $PACKER_VCC_NET
.sym 23616 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I0_O[1]
.sym 23618 y_o[9]
.sym 23660 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I0_O[1]
.sym 23674 y_o[0]
.sym 23676 u_vga.vertical_counter_q_SB_DFFES_Q_E
.sym 23680 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I0_O[0]
.sym 23689 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 23700 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I0_O[0]
.sym 23701 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I0_O[1]
.sym 23705 y_o[0]
.sym 23706 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 23744 u_vga.vertical_counter_q_SB_DFFES_Q_E
.sym 23745 px_clk_$glb_clk
.sym 23746 reset_ni_SB_LUT4_I3_O_$glb_sr
.sym 23758 green[0]
.sym 23759 y_o[1]
.sym 23760 red_o[0]$SB_IO_OUT
.sym 23763 y_o[0]
.sym 23764 u_vga.vertical_counter_q_SB_DFFES_Q_E
.sym 23765 y_o[3]
.sym 23769 y_o[2]
.sym 23771 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[0]
.sym 23781 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[0]
.sym 23883 y_o[7]
.sym 23884 y_ball[1]
.sym 23885 y_o[1]
.sym 23887 y_o[5]
.sym 23888 y_ball[1]
.sym 23889 y_o[6]
.sym 23891 y_o[7]
.sym 23893 y_o[5]
.sym 23895 red_o[0]$SB_IO_OUT
.sym 23902 red[1]
.sym 23914 red_SB_DFFR_Q_D[1]
.sym 23945 red_SB_DFFR_Q_D[1]
.sym 23991 px_clk_$glb_clk
.sym 23992 reset_ni_SB_LUT4_I3_O_$glb_sr
.sym 24008 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[1]
.sym 24010 y_o[8]
.sym 24011 y_o[7]
.sym 24012 y_o[9]
.sym 24016 y_o[8]
.sym 24020 y_ball[6]
.sym 24021 y_ball[4]
.sym 24037 red_SB_DFFR_Q_D[1]
.sym 24040 blue_SB_DFFR_Q_D_SB_LUT4_O_I2[0]
.sym 24041 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I0_O[2]
.sym 24042 red[0]
.sym 24046 blue_SB_DFFR_Q_D_SB_LUT4_O_I2[2]
.sym 24049 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I0_O[2]
.sym 24051 blue_SB_DFFR_Q_D_SB_LUT4_O_I2[1]
.sym 24053 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I0_O[0]
.sym 24056 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 24061 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I0_O[0]
.sym 24062 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 24068 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I0_O[2]
.sym 24069 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I0_O[0]
.sym 24070 red_SB_DFFR_Q_D[1]
.sym 24073 blue_SB_DFFR_Q_D_SB_LUT4_O_I2[1]
.sym 24074 blue_SB_DFFR_Q_D_SB_LUT4_O_I2[0]
.sym 24075 blue_SB_DFFR_Q_D_SB_LUT4_O_I2[2]
.sym 24076 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I0_O[2]
.sym 24085 blue_SB_DFFR_Q_D_SB_LUT4_O_I2[1]
.sym 24086 blue_SB_DFFR_Q_D_SB_LUT4_O_I2[0]
.sym 24087 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 24088 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 24091 blue_SB_DFFR_Q_D_SB_LUT4_O_I2[0]
.sym 24092 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 24093 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 24094 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I0_O[0]
.sym 24097 blue_SB_DFFR_Q_D_SB_LUT4_O_I2[2]
.sym 24099 blue_SB_DFFR_Q_D_SB_LUT4_O_I2[1]
.sym 24100 blue_SB_DFFR_Q_D_SB_LUT4_O_I2[0]
.sym 24104 red[0]
.sym 24114 px_clk_$glb_clk
.sym 24115 reset_ni_SB_LUT4_I3_O_$glb_sr
.sym 24129 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 24137 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I0_O[2]
.sym 24146 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[9]
.sym 24262 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[5]
.sym 24263 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[0]
.sym 24267 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[3]
.sym 24280 y_o[3]
.sym 24281 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[0]
.sym 24283 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[3]
.sym 24285 y_o[4]
.sym 24286 y_o[5]
.sym 24288 y_o[6]
.sym 24289 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[4]
.sym 24290 y_o[7]
.sym 24291 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[2]
.sym 24293 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[7]
.sym 24294 y_o[2]
.sym 24295 y_o[1]
.sym 24300 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[6]
.sym 24304 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 24305 y_o[0]
.sym 24310 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[5]
.sym 24312 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 24314 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[0]
.sym 24315 y_o[0]
.sym 24318 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 24320 y_o[1]
.sym 24321 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 24324 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 24326 y_o[2]
.sym 24327 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[2]
.sym 24330 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 24332 y_o[3]
.sym 24333 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[3]
.sym 24336 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[4]
.sym 24338 y_o[4]
.sym 24339 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[4]
.sym 24342 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[5]
.sym 24344 y_o[5]
.sym 24345 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[5]
.sym 24348 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[6]
.sym 24350 y_o[6]
.sym 24351 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[6]
.sym 24354 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[7]
.sym 24356 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[7]
.sym 24357 y_o[7]
.sym 24375 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[4]
.sym 24377 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[2]
.sym 24379 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[3]
.sym 24381 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[7]
.sym 24383 vsync_o$SB_IO_OUT
.sym 24390 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[1]
.sym 24393 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[0]
.sym 24398 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[7]
.sym 24404 y_o[8]
.sym 24405 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[8]
.sym 24407 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[10]
.sym 24410 y_o[9]
.sym 24418 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[9]
.sym 24435 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[8]
.sym 24437 y_o[8]
.sym 24438 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[8]
.sym 24441 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[9]
.sym 24443 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[9]
.sym 24444 y_o[9]
.sym 24447 $nextpnr_ICESTORM_LC_2$I3
.sym 24450 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[10]
.sym 24457 $nextpnr_ICESTORM_LC_2$I3
.sym 24501 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[8]
.sym 24503 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[10]
.sym 24509 y_ball[4]
.sym 24512 x_o[9]
.sym 24513 x_o[8]
.sym 24517 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[2]
.sym 24520 y_ball[6]
.sym 24527 y_ball[6]
.sym 24528 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[2]
.sym 24529 y_ball[3]
.sym 24530 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[6]
.sym 24532 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[7]
.sym 24533 y_ball[2]
.sym 24534 y_paddle_r[4]
.sym 24535 y_ball[4]
.sym 24536 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[5]
.sym 24538 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[0]
.sym 24539 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[3]
.sym 24541 y_ball[1]
.sym 24543 y_ball[7]
.sym 24546 y_ball[5]
.sym 24550 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[1]
.sym 24553 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[0]
.sym 24558 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 24560 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[0]
.sym 24561 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[0]
.sym 24564 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 24566 y_ball[1]
.sym 24567 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[1]
.sym 24570 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.sym 24572 y_ball[2]
.sym 24573 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[2]
.sym 24576 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.sym 24578 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[3]
.sym 24579 y_ball[3]
.sym 24582 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I0[4]
.sym 24584 y_paddle_r[4]
.sym 24585 y_ball[4]
.sym 24588 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I0[5]
.sym 24590 y_ball[5]
.sym 24591 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[5]
.sym 24594 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I0[6]
.sym 24596 y_ball[6]
.sym 24597 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[6]
.sym 24600 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I0[7]
.sym 24602 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[7]
.sym 24603 y_ball[7]
.sym 24620 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[8]
.sym 24622 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[5]
.sym 24624 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[9]
.sym 24625 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 24626 y_paddle_r[1]
.sym 24629 y_ball[1]
.sym 24633 $PACKER_VCC_NET
.sym 24641 $PACKER_VCC_NET
.sym 24644 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I0[7]
.sym 24649 y_ball[9]
.sym 24657 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[10]
.sym 24658 y_ball[8]
.sym 24664 red_SB_DFFR_Q_D[1]
.sym 24668 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I0_O[0]
.sym 24670 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[8]
.sym 24672 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[9]
.sym 24676 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I0_O[2]
.sym 24681 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I0[8]
.sym 24683 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[8]
.sym 24684 y_ball[8]
.sym 24687 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I0[9]
.sym 24689 y_ball[9]
.sym 24690 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[9]
.sym 24693 $nextpnr_ICESTORM_LC_3$I3
.sym 24695 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[10]
.sym 24703 $nextpnr_ICESTORM_LC_3$I3
.sym 24706 red_SB_DFFR_Q_D[1]
.sym 24708 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I0_O[2]
.sym 24709 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I0_O[0]
.sym 24714 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I0_O[0]
.sym 24715 red_SB_DFFR_Q_D[1]
.sym 24729 px_clk_$glb_clk
.sym 24730 reset_ni_SB_LUT4_I3_O_$glb_sr
.sym 24745 green[1]
.sym 24756 x_o[5]
.sym 24760 x_o[4]
.sym 24761 x_o[8]
.sym 24766 x_o[7]
.sym 24772 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 24774 u_vga.hsync_d_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 24779 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2[6]
.sym 24780 x_o[5]
.sym 24782 x_o[9]
.sym 24784 x_o[4]
.sym 24785 x_o[8]
.sym 24786 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3[1]
.sym 24793 $PACKER_VCC_NET
.sym 24795 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 24800 x_o[7]
.sym 24801 $PACKER_VCC_NET
.sym 24802 x_o[6]
.sym 24804 $nextpnr_ICESTORM_LC_94$O
.sym 24806 x_o[4]
.sym 24810 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 24812 $PACKER_VCC_NET
.sym 24813 x_o[5]
.sym 24816 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 24818 x_o[6]
.sym 24822 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 24824 $PACKER_VCC_NET
.sym 24825 x_o[7]
.sym 24828 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 24830 $PACKER_VCC_NET
.sym 24831 x_o[8]
.sym 24834 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I3_I2_SB_LUT4_I3_O[3]
.sym 24837 x_o[9]
.sym 24841 u_vga.hsync_d_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 24842 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 24843 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 24844 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I3_I2_SB_LUT4_I3_O[3]
.sym 24847 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2[6]
.sym 24849 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3[1]
.sym 24876 y_paddle_r[3]
.sym 24911 $PACKER_VCC_NET
.sym 24912 x_o[6]
.sym 24916 x_o[5]
.sym 24918 x_o[3]
.sym 24919 $PACKER_VCC_NET
.sym 24920 x_o[4]
.sym 24921 x_o[8]
.sym 24922 x_o[9]
.sym 24926 x_o[7]
.sym 24927 $nextpnr_ICESTORM_LC_40$O
.sym 24929 x_o[3]
.sym 24933 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2[1]
.sym 24935 x_o[4]
.sym 24939 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2[2]
.sym 24941 x_o[5]
.sym 24942 $PACKER_VCC_NET
.sym 24945 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2[3]
.sym 24948 x_o[6]
.sym 24951 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2[4]
.sym 24953 $PACKER_VCC_NET
.sym 24954 x_o[7]
.sym 24957 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2[5]
.sym 24959 $PACKER_VCC_NET
.sym 24960 x_o[8]
.sym 24963 $nextpnr_ICESTORM_LC_41$I3
.sym 24966 x_o[9]
.sym 24973 $nextpnr_ICESTORM_LC_41$I3
.sym 25125 $PACKER_VCC_NET
.sym 25234 green[0]
.sym 25621 $PACKER_VCC_NET
.sym 25645 green[1]
.sym 25691 green[1]
.sym 25713 px_clk_$glb_clk
.sym 25714 reset_ni_SB_LUT4_I3_O_$glb_sr
.sym 25744 green_o[1]$SB_IO_OUT
.sym 26117 $PACKER_VCC_NET
.sym 26237 green_o[1]$SB_IO_OUT
.sym 26399 green[0]
.sym 26434 green[0]
.sym 26451 px_clk_$glb_clk
.sym 26452 reset_ni_SB_LUT4_I3_O_$glb_sr
.sym 26463 green_o[0]$SB_IO_OUT
.sym 26527 x_ball_SB_DFFER_Q_E
.sym 26528 red_o[0]$SB_IO_OUT
.sym 26531 blue_o[0]$SB_IO_OUT
.sym 26540 x_ball_SB_DFFER_Q_E
.sym 26548 red_o[0]$SB_IO_OUT
.sym 26549 blue_o[0]$SB_IO_OUT
.sym 26588 red_o[0]$SB_IO_OUT
.sym 26688 blue_o[0]$SB_IO_OUT
.sym 26769 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I1[2]
.sym 26771 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I1[3]
.sym 26773 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I1[4]
.sym 26810 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 26811 $PACKER_VCC_NET
.sym 26814 btn_up_count_SB_DFFER_Q_E
.sym 26826 y_ball[4]
.sym 26830 y_ball[1]
.sym 26869 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I1[5]
.sym 26871 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I1[6]
.sym 26873 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I1[7]
.sym 26875 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I1[8]
.sym 26917 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[0]
.sym 26923 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I1[2]
.sym 26925 y_ball[3]
.sym 26926 y_ball[2]
.sym 26930 $PACKER_VCC_NET
.sym 26931 y_ball[4]
.sym 26933 y_ball[6]
.sym 26971 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I1[9]
.sym 26972 y_ball[8]
.sym 26973 y_ball[4]
.sym 26974 y_ball[6]
.sym 26976 y_ball[7]
.sym 26977 y_ball[5]
.sym 26978 y_ball[3]
.sym 27017 red[1]
.sym 27028 y_ball[7]
.sym 27030 y_ball[5]
.sym 27031 y_ball[2]
.sym 27032 y_ball[3]
.sym 27074 y_ball[2]
.sym 27116 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 27117 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 27118 y_ball[6]
.sym 27119 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 27122 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 27123 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 27124 y_ball[8]
.sym 27126 y_ball[4]
.sym 27128 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I0[0]
.sym 27131 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 27217 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 27223 $PACKER_VCC_NET
.sym 27225 x_ball_SB_DFFER_Q_E
.sym 27229 y_paddle_l[4]
.sym 27233 y_ball[1]
.sym 27324 y_ball[9]
.sym 27333 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[1]
.sym 27339 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[3]
.sym 27342 $PACKER_VCC_NET
.sym 27382 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[10]
.sym 27421 $PACKER_VCC_NET
.sym 27428 x_ball_SB_DFFER_Q_E
.sym 27430 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I0[9]
.sym 27435 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[2]
.sym 27437 y_ball[7]
.sym 27442 y_o[7]
.sym 27444 y_ball[2]
.sym 27482 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[5]
.sym 27483 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[6]
.sym 27484 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[7]
.sym 27485 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[8]
.sym 27486 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[9]
.sym 27487 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[10]
.sym 27488 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[2]
.sym 27523 y_o[0]
.sym 27538 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[9]
.sym 27541 y_o[9]
.sym 27546 y_o[0]
.sym 27626 y_paddle_l[7]
.sym 27628 y_paddle_l[2]
.sym 27630 y_paddle_l[8]
.sym 27632 $PACKER_VCC_NET
.sym 27635 y_paddle_l[8]
.sym 27636 y_paddle_l[4]
.sym 27637 y_paddle_l[3]
.sym 27639 y_paddle_l[2]
.sym 27640 y_ball[1]
.sym 27643 y_ball[1]
.sym 27645 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[10]
.sym 27646 y_paddle_l[4]
.sym 27647 y_paddle_l[5]
.sym 27688 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1[2]
.sym 27689 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 27730 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[0]
.sym 27734 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[3]
.sym 27738 y_paddle_l[4]
.sym 27744 $PACKER_VCC_NET
.sym 27750 $PACKER_VCC_NET
.sym 27843 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1[2]
.sym 27845 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 27851 y_o[7]
.sym 27892 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1_SB_LUT4_I3_O[0]
.sym 27894 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[8]
.sym 27954 y_o[0]
.sym 27992 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[5]
.sym 27993 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[6]
.sym 27994 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[7]
.sym 27995 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[8]
.sym 27996 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[9]
.sym 27997 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[10]
.sym 28033 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 28035 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[10]
.sym 28036 y_paddle_l[8]
.sym 28039 y_ball_SB_DFFER_Q_9_D[8]
.sym 28042 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[9]
.sym 28050 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[2]
.sym 28136 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[0]
.sym 28137 y_paddle_r[4]
.sym 28138 y_paddle_r[9]
.sym 28142 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[3]
.sym 28143 y_paddle_r[6]
.sym 28144 y_paddle_r[8]
.sym 28145 y_paddle_r[7]
.sym 28150 $PACKER_VCC_NET
.sym 28151 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[8]
.sym 28153 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[9]
.sym 28198 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3[1]
.sym 28199 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 28200 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 28201 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1[1]
.sym 28202 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]
.sym 28244 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[1]
.sym 28245 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[0]
.sym 28250 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[3]
.sym 28255 y_paddle_r[9]
.sym 28257 y_paddle_r[4]
.sym 28259 y_o[7]
.sym 28350 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[2]
.sym 28441 $PACKER_VCC_NET
.sym 28855 $PACKER_VCC_NET
.sym 29724 green_o[1]$SB_IO_OUT
.sym 29728 blue_o[0]$SB_IO_OUT
.sym 29731 red_o[0]$SB_IO_OUT
.sym 29744 red_o[0]$SB_IO_OUT
.sym 29750 blue_o[0]$SB_IO_OUT
.sym 29774 y_ball[5]
.sym 29776 y_ball[3]
.sym 29884 btn_up_count[0]
.sym 29938 red_o[1]$SB_IO_OUT
.sym 30040 btn_up_count[11]
.sym 30041 btn_up_count[8]
.sym 30042 btn_up_count[14]
.sym 30043 btn_up_count[12]
.sym 30044 btn_up_count[10]
.sym 30046 btn_up_count[13]
.sym 30047 btn_up_count[9]
.sym 30050 y_ball[8]
.sym 30056 btn_up_count_SB_DFFER_Q_E
.sym 30068 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I1[4]
.sym 30072 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 30090 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[0]
.sym 30100 $PACKER_VCC_NET
.sym 30103 y_ball[3]
.sym 30105 y_ball[1]
.sym 30108 $PACKER_VCC_NET
.sym 30109 y_ball[4]
.sym 30112 y_ball[2]
.sym 30113 $nextpnr_ICESTORM_LC_31$O
.sym 30116 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[0]
.sym 30119 $nextpnr_ICESTORM_LC_32$I3
.sym 30121 $PACKER_VCC_NET
.sym 30122 y_ball[1]
.sym 30125 $nextpnr_ICESTORM_LC_32$COUT
.sym 30128 $PACKER_VCC_NET
.sym 30129 $nextpnr_ICESTORM_LC_32$I3
.sym 30131 $nextpnr_ICESTORM_LC_33$I3
.sym 30133 y_ball[2]
.sym 30134 $PACKER_VCC_NET
.sym 30137 $nextpnr_ICESTORM_LC_33$COUT
.sym 30140 $PACKER_VCC_NET
.sym 30141 $nextpnr_ICESTORM_LC_33$I3
.sym 30143 $nextpnr_ICESTORM_LC_34$I3
.sym 30145 y_ball[3]
.sym 30146 $PACKER_VCC_NET
.sym 30149 $nextpnr_ICESTORM_LC_34$COUT
.sym 30151 $PACKER_VCC_NET
.sym 30153 $nextpnr_ICESTORM_LC_34$I3
.sym 30155 $nextpnr_ICESTORM_LC_35$I3
.sym 30157 $PACKER_VCC_NET
.sym 30158 y_ball[4]
.sym 30163 btn_up_count[21]
.sym 30164 red_o[1]$SB_IO_OUT
.sym 30165 btn_up_count[18]
.sym 30166 btn_up_count[16]
.sym 30167 btn_up_count[23]
.sym 30168 btn_up_count[20]
.sym 30169 btn_up_count[22]
.sym 30170 btn_up_count[17]
.sym 30183 btn_up_i_SB_LUT4_I0_O[13]
.sym 30188 y_ball[5]
.sym 30190 y_ball[3]
.sym 30192 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I1[3]
.sym 30194 y_ball[8]
.sym 30198 y_ball[6]
.sym 30199 $nextpnr_ICESTORM_LC_35$I3
.sym 30205 y_ball[8]
.sym 30207 y_ball[6]
.sym 30209 y_ball[7]
.sym 30218 y_ball[5]
.sym 30226 $PACKER_VCC_NET
.sym 30234 $PACKER_VCC_NET
.sym 30236 $nextpnr_ICESTORM_LC_35$COUT
.sym 30238 $PACKER_VCC_NET
.sym 30240 $nextpnr_ICESTORM_LC_35$I3
.sym 30242 $nextpnr_ICESTORM_LC_36$I3
.sym 30244 $PACKER_VCC_NET
.sym 30245 y_ball[5]
.sym 30248 $nextpnr_ICESTORM_LC_36$COUT
.sym 30250 $PACKER_VCC_NET
.sym 30252 $nextpnr_ICESTORM_LC_36$I3
.sym 30254 $nextpnr_ICESTORM_LC_37$I3
.sym 30256 $PACKER_VCC_NET
.sym 30257 y_ball[6]
.sym 30260 $nextpnr_ICESTORM_LC_37$COUT
.sym 30263 $PACKER_VCC_NET
.sym 30264 $nextpnr_ICESTORM_LC_37$I3
.sym 30266 $nextpnr_ICESTORM_LC_38$I3
.sym 30268 $PACKER_VCC_NET
.sym 30269 y_ball[7]
.sym 30272 $nextpnr_ICESTORM_LC_38$COUT
.sym 30274 $PACKER_VCC_NET
.sym 30276 $nextpnr_ICESTORM_LC_38$I3
.sym 30278 $nextpnr_ICESTORM_LC_39$I3
.sym 30280 $PACKER_VCC_NET
.sym 30281 y_ball[8]
.sym 30316 y_ball[3]
.sym 30317 y_ball[2]
.sym 30322 $nextpnr_ICESTORM_LC_39$I3
.sym 30327 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I1[5]
.sym 30330 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 30331 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 30333 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I1[8]
.sym 30334 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 30335 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 30336 y_ball[8]
.sym 30337 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I1[6]
.sym 30338 x_ball_SB_DFFER_Q_E
.sym 30339 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I1[7]
.sym 30340 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I1[4]
.sym 30342 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 30343 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 30345 y_ball[4]
.sym 30348 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I0[0]
.sym 30349 y_ball[5]
.sym 30350 y_ball[3]
.sym 30352 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I1[3]
.sym 30354 y_ball[6]
.sym 30356 y_ball[7]
.sym 30363 $nextpnr_ICESTORM_LC_39$I3
.sym 30366 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I0[0]
.sym 30367 y_ball[8]
.sym 30368 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 30369 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I1[8]
.sym 30372 y_ball[4]
.sym 30373 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I0[0]
.sym 30374 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I1[4]
.sym 30375 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 30378 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I0[0]
.sym 30379 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 30380 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I1[6]
.sym 30381 y_ball[6]
.sym 30390 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I1[7]
.sym 30391 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 30392 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I0[0]
.sym 30393 y_ball[7]
.sym 30396 y_ball[5]
.sym 30397 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 30398 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I1[5]
.sym 30399 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I0[0]
.sym 30402 y_ball[3]
.sym 30403 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 30404 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I0[0]
.sym 30405 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I1[3]
.sym 30406 x_ball_SB_DFFER_Q_E
.sym 30407 px_clk_$glb_clk
.sym 30408 reset_ni_SB_LUT4_I3_O_$glb_sr
.sym 30426 x_ball_SB_DFFER_Q_E
.sym 30434 y_ball[4]
.sym 30436 y_ball[6]
.sym 30440 y_ball[7]
.sym 30441 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[1]
.sym 30442 y_ball[5]
.sym 30443 y_ball[2]
.sym 30444 y_ball[3]
.sym 30455 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 30459 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I1[2]
.sym 30461 x_ball_SB_DFFER_Q_E
.sym 30471 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I0[0]
.sym 30475 y_ball[2]
.sym 30489 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 30490 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I1[2]
.sym 30491 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I0[0]
.sym 30492 y_ball[2]
.sym 30529 x_ball_SB_DFFER_Q_E
.sym 30530 px_clk_$glb_clk
.sym 30531 reset_ni_SB_LUT4_I3_O_$glb_sr
.sym 30547 y_ball[6]
.sym 30548 y_ball[2]
.sym 30549 y_ball[4]
.sym 30560 y_ball[9]
.sym 30564 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[3]
.sym 30565 y_o[5]
.sym 30566 y_paddle_l[9]
.sym 30657 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[3]
.sym 30658 y_paddle_l[9]
.sym 30660 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1[4]
.sym 30661 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_9_I2_SB_LUT4_O_I3[0]
.sym 30667 y_ball[3]
.sym 30671 y_ball[7]
.sym 30672 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[2]
.sym 30673 y_ball[5]
.sym 30681 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[5]
.sym 30683 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[6]
.sym 30685 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[7]
.sym 30699 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[5]
.sym 30701 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[6]
.sym 30708 y_paddle_l[4]
.sym 30711 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[7]
.sym 30712 y_o[2]
.sym 30714 y_o[6]
.sym 30716 y_o[4]
.sym 30717 y_o[7]
.sym 30718 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_9_I2_SB_LUT4_O_I3[0]
.sym 30720 y_o[1]
.sym 30721 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[3]
.sym 30722 y_o[0]
.sym 30723 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[1]
.sym 30724 y_o[3]
.sym 30725 y_o[5]
.sym 30726 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[2]
.sym 30728 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 30730 y_o[0]
.sym 30731 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_9_I2_SB_LUT4_O_I3[0]
.sym 30734 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 30736 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[1]
.sym 30737 y_o[1]
.sym 30740 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 30742 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[2]
.sym 30743 y_o[2]
.sym 30746 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 30748 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[3]
.sym 30749 y_o[3]
.sym 30752 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[4]
.sym 30754 y_paddle_l[4]
.sym 30755 y_o[4]
.sym 30758 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[5]
.sym 30760 y_o[5]
.sym 30761 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[5]
.sym 30764 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[6]
.sym 30766 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[6]
.sym 30767 y_o[6]
.sym 30770 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[7]
.sym 30772 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[7]
.sym 30773 y_o[7]
.sym 30802 y_o[4]
.sym 30804 y_paddle_l[9]
.sym 30805 y_ball[2]
.sym 30807 y_o[2]
.sym 30808 y_o[1]
.sym 30809 y_o[3]
.sym 30810 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_9_I2_SB_LUT4_O_I3[0]
.sym 30813 y_ball[3]
.sym 30814 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[7]
.sym 30831 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[8]
.sym 30832 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[9]
.sym 30833 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[10]
.sym 30835 y_o[8]
.sym 30847 y_o[9]
.sym 30851 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[8]
.sym 30853 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[8]
.sym 30854 y_o[8]
.sym 30857 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[9]
.sym 30859 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[9]
.sym 30860 y_o[9]
.sym 30863 $nextpnr_ICESTORM_LC_30$I3
.sym 30865 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[10]
.sym 30873 $nextpnr_ICESTORM_LC_30$I3
.sym 30903 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 30904 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 30905 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 30906 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 30907 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 30908 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[1]
.sym 30914 y_paddle_l[3]
.sym 30918 y_paddle_l[2]
.sym 30920 y_paddle_l[5]
.sym 30923 y_paddle_l[4]
.sym 30925 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[8]
.sym 30926 y_ball[4]
.sym 30927 y_o[2]
.sym 30929 y_ball[6]
.sym 30930 y_ball_SB_DFFER_Q_9_D[0]
.sym 30931 y_ball[2]
.sym 30932 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[1]
.sym 30933 y_ball[7]
.sym 30934 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 30935 y_ball[5]
.sym 30936 y_ball[3]
.sym 30946 y_paddle_l[4]
.sym 30951 $PACKER_VCC_NET
.sym 30954 y_paddle_l[7]
.sym 30955 y_paddle_l[8]
.sym 30956 y_paddle_l[2]
.sym 30964 y_paddle_l[9]
.sym 30965 y_paddle_l[6]
.sym 30972 y_paddle_l[5]
.sym 30974 $nextpnr_ICESTORM_LC_100$O
.sym 30977 y_paddle_l[4]
.sym 30980 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_CARRY_CO_CI[2]
.sym 30983 y_paddle_l[5]
.sym 30984 y_paddle_l[4]
.sym 30986 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_CARRY_CO_CI[3]
.sym 30988 y_paddle_l[6]
.sym 30989 $PACKER_VCC_NET
.sym 30990 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_CARRY_CO_CI[2]
.sym 30992 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_CARRY_CO_CI[4]
.sym 30995 y_paddle_l[7]
.sym 30996 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_CARRY_CO_CI[3]
.sym 30998 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_CARRY_CO_CI[5]
.sym 31001 y_paddle_l[8]
.sym 31002 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_CARRY_CO_CI[4]
.sym 31004 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1[10]
.sym 31006 y_paddle_l[9]
.sym 31008 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_CARRY_CO_CI[5]
.sym 31014 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1[10]
.sym 31017 y_paddle_l[2]
.sym 31038 y_paddle_l[2]
.sym 31041 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[1]
.sym 31042 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[3]
.sym 31043 y_paddle_l[7]
.sym 31047 $PACKER_VCC_NET
.sym 31048 y_o[5]
.sym 31049 y_paddle_l[5]
.sym 31051 y_paddle_l[6]
.sym 31052 y_paddle_l[1]
.sym 31053 y_paddle_l[7]
.sym 31054 y_paddle_l[9]
.sym 31055 y_o[9]
.sym 31056 y_paddle_l[0]
.sym 31057 y_ball[9]
.sym 31058 y_paddle_l[4]
.sym 31059 y_paddle_l[7]
.sym 31065 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[3]
.sym 31066 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[5]
.sym 31067 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[6]
.sym 31068 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[7]
.sym 31069 y_paddle_l[4]
.sym 31071 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[0]
.sym 31072 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[1]
.sym 31075 y_ball[2]
.sym 31078 y_ball[7]
.sym 31080 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[2]
.sym 31081 y_ball[5]
.sym 31082 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_9_I2_SB_LUT4_O_I3[0]
.sym 31086 y_ball[4]
.sym 31089 y_ball[6]
.sym 31091 y_ball[3]
.sym 31096 y_ball[1]
.sym 31097 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1_SB_LUT4_I3_I2[0]
.sym 31099 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_9_I2_SB_LUT4_O_I3[0]
.sym 31100 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[0]
.sym 31103 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1_SB_LUT4_I3_I2[1]
.sym 31105 y_ball[1]
.sym 31106 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[1]
.sym 31109 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1_SB_LUT4_I3_I2[2]
.sym 31111 y_ball[2]
.sym 31112 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[2]
.sym 31115 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1_SB_LUT4_I3_I2[3]
.sym 31117 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[3]
.sym 31118 y_ball[3]
.sym 31121 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1_SB_LUT4_I3_I2[4]
.sym 31123 y_ball[4]
.sym 31124 y_paddle_l[4]
.sym 31127 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1_SB_LUT4_I3_I2[5]
.sym 31129 y_ball[5]
.sym 31130 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[5]
.sym 31133 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1_SB_LUT4_I3_I2[6]
.sym 31135 y_ball[6]
.sym 31136 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[6]
.sym 31139 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1_SB_LUT4_I3_I2[7]
.sym 31141 y_ball[7]
.sym 31142 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[7]
.sym 31147 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 31148 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 31149 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 31150 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 31151 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 31152 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 31153 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[5]
.sym 31154 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 31174 y_o[8]
.sym 31176 y_o[4]
.sym 31179 y_o[3]
.sym 31180 y_o[6]
.sym 31181 y_o[4]
.sym 31182 $PACKER_VCC_NET
.sym 31183 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1_SB_LUT4_I3_I2[7]
.sym 31192 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[10]
.sym 31197 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[8]
.sym 31198 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[9]
.sym 31205 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 31209 y_ball[8]
.sym 31212 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 31217 y_ball[9]
.sym 31220 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1_SB_LUT4_I3_I2[8]
.sym 31222 y_ball[8]
.sym 31223 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[8]
.sym 31226 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1_SB_LUT4_I3_I2[9]
.sym 31228 y_ball[9]
.sym 31229 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[9]
.sym 31232 $nextpnr_ICESTORM_LC_14$I3
.sym 31235 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[10]
.sym 31242 $nextpnr_ICESTORM_LC_14$I3
.sym 31246 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 31248 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 31270 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 31271 y_ball_SB_DFFER_Q_9_D[1]
.sym 31272 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[4]
.sym 31273 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[3]
.sym 31274 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[7]
.sym 31275 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 31276 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[6]
.sym 31277 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[2]
.sym 31283 y_o[9]
.sym 31289 y_paddle_l[3]
.sym 31291 y_paddle_l[2]
.sym 31294 y_ball[3]
.sym 31295 y_paddle_r[5]
.sym 31299 y_o[2]
.sym 31300 y_paddle_r[4]
.sym 31302 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[0]
.sym 31304 y_paddle_l[9]
.sym 31305 y_ball[2]
.sym 31311 y_paddle_l[4]
.sym 31313 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[0]
.sym 31314 y_paddle_l[5]
.sym 31317 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[5]
.sym 31320 y_paddle_l[3]
.sym 31321 y_paddle_l[6]
.sym 31322 y_paddle_l[2]
.sym 31323 y_paddle_l[7]
.sym 31324 y_paddle_l[1]
.sym 31328 y_paddle_l[0]
.sym 31330 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[3]
.sym 31331 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[7]
.sym 31333 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[6]
.sym 31334 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[2]
.sym 31335 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 31337 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[4]
.sym 31343 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 31345 y_paddle_l[0]
.sym 31346 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[0]
.sym 31349 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 31351 y_paddle_l[1]
.sym 31352 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 31355 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 31357 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[2]
.sym 31358 y_paddle_l[2]
.sym 31361 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 31363 y_paddle_l[3]
.sym 31364 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[3]
.sym 31367 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[4]
.sym 31369 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[4]
.sym 31370 y_paddle_l[4]
.sym 31373 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[5]
.sym 31375 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[5]
.sym 31376 y_paddle_l[5]
.sym 31379 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[6]
.sym 31381 y_paddle_l[6]
.sym 31382 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[6]
.sym 31385 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[7]
.sym 31387 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[7]
.sym 31388 y_paddle_l[7]
.sym 31406 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[6]
.sym 31409 y_ball[1]
.sym 31412 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 31418 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[10]
.sym 31422 y_ball_SB_DFFER_Q_9_D[0]
.sym 31427 y_o[2]
.sym 31429 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[7]
.sym 31434 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 31436 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[9]
.sym 31439 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 31440 y_paddle_l[8]
.sym 31441 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[10]
.sym 31443 y_ball_SB_DFFER_Q_9_D[8]
.sym 31455 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[8]
.sym 31464 y_paddle_l[9]
.sym 31466 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[8]
.sym 31468 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[8]
.sym 31469 y_paddle_l[8]
.sym 31472 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[9]
.sym 31474 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[9]
.sym 31475 y_paddle_l[9]
.sym 31478 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 31480 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[10]
.sym 31486 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 31487 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 31488 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 31498 y_ball_SB_DFFER_Q_9_D[8]
.sym 31519 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 31520 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O[1]
.sym 31523 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 31533 y_paddle_r[1]
.sym 31534 $PACKER_VCC_NET
.sym 31539 y_paddle_r[8]
.sym 31540 y_o[5]
.sym 31542 y_paddle_r[4]
.sym 31543 y_o[9]
.sym 31544 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[10]
.sym 31547 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 31559 y_paddle_r[8]
.sym 31563 y_paddle_r[5]
.sym 31564 y_paddle_r[4]
.sym 31568 y_paddle_r[6]
.sym 31570 y_paddle_r[7]
.sym 31571 y_paddle_r[9]
.sym 31572 y_paddle_r[4]
.sym 31580 $PACKER_VCC_NET
.sym 31589 $nextpnr_ICESTORM_LC_96$O
.sym 31591 y_paddle_r[4]
.sym 31595 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_CO_CI[2]
.sym 31597 y_paddle_r[5]
.sym 31599 y_paddle_r[4]
.sym 31601 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_CO_CI[3]
.sym 31603 $PACKER_VCC_NET
.sym 31604 y_paddle_r[6]
.sym 31605 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_CO_CI[2]
.sym 31607 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_CO_CI[4]
.sym 31609 y_paddle_r[7]
.sym 31611 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_CO_CI[3]
.sym 31613 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_CO_CI[5]
.sym 31616 y_paddle_r[8]
.sym 31617 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_CO_CI[4]
.sym 31619 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1[10]
.sym 31622 y_paddle_r[9]
.sym 31623 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_CO_CI[5]
.sym 31629 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1[10]
.sym 31651 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[3]
.sym 31652 y_paddle_r[9]
.sym 31653 y_paddle_r[0]
.sym 31654 y_paddle_r[2]
.sym 31656 y_paddle_r[4]
.sym 31658 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[8]
.sym 31659 y_paddle_r[5]
.sym 31666 y_o[4]
.sym 31667 y_o[8]
.sym 31668 y_o[6]
.sym 31669 y_o[4]
.sym 31671 y_o[3]
.sym 31680 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[1]
.sym 31681 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[5]
.sym 31682 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[6]
.sym 31683 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[7]
.sym 31689 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[2]
.sym 31690 y_o[0]
.sym 31691 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[0]
.sym 31692 y_o[6]
.sym 31694 y_o[1]
.sym 31695 y_o[4]
.sym 31697 y_o[3]
.sym 31699 y_o[2]
.sym 31700 y_o[5]
.sym 31702 y_o[7]
.sym 31708 y_paddle_r[4]
.sym 31709 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[3]
.sym 31712 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 31714 y_o[0]
.sym 31715 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[0]
.sym 31718 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3[1]
.sym 31720 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[1]
.sym 31721 y_o[1]
.sym 31724 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3[2]
.sym 31726 y_o[2]
.sym 31727 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[2]
.sym 31730 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3[3]
.sym 31732 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[3]
.sym 31733 y_o[3]
.sym 31736 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3[4]
.sym 31738 y_paddle_r[4]
.sym 31739 y_o[4]
.sym 31742 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3[5]
.sym 31744 y_o[5]
.sym 31745 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[5]
.sym 31748 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3[6]
.sym 31750 y_o[6]
.sym 31751 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[6]
.sym 31754 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3[7]
.sym 31756 y_o[7]
.sym 31757 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[7]
.sym 31764 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0[9]
.sym 31765 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 31766 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[2]
.sym 31767 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[3]
.sym 31768 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[3]
.sym 31769 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[8]
.sym 31775 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[6]
.sym 31779 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[0]
.sym 31788 y_paddle_r[8]
.sym 31792 y_paddle_r[5]
.sym 31798 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3[7]
.sym 31803 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[8]
.sym 31805 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[9]
.sym 31806 y_paddle_r[6]
.sym 31807 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 31808 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 31813 y_o[9]
.sym 31814 y_paddle_r[4]
.sym 31816 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[10]
.sym 31817 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 31818 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]
.sym 31819 y_paddle_r[3]
.sym 31823 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1[2]
.sym 31824 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[3]
.sym 31826 y_o[4]
.sym 31827 y_o[8]
.sym 31828 y_o[6]
.sym 31829 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0[9]
.sym 31830 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 31831 y_o[3]
.sym 31833 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1[1]
.sym 31834 y_paddle_r[9]
.sym 31835 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3[8]
.sym 31837 y_o[8]
.sym 31838 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[8]
.sym 31841 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3[9]
.sym 31843 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[9]
.sym 31844 y_o[9]
.sym 31847 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1[3]
.sym 31850 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[10]
.sym 31854 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1[1]
.sym 31855 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1[2]
.sym 31856 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0[9]
.sym 31857 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1[3]
.sym 31860 y_paddle_r[3]
.sym 31861 y_o[3]
.sym 31862 y_o[6]
.sym 31863 y_paddle_r[6]
.sym 31866 y_o[4]
.sym 31867 y_paddle_r[4]
.sym 31868 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[3]
.sym 31869 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]
.sym 31872 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 31873 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 31874 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 31875 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 31878 y_o[9]
.sym 31879 y_paddle_r[9]
.sym 31880 y_o[3]
.sym 31881 y_paddle_r[3]
.sym 31900 y_paddle_r[6]
.sym 31903 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[2]
.sym 31905 y_paddle_r[6]
.sym 31907 y_paddle_r[7]
.sym 31908 y_paddle_r[1]
.sym 32030 $PACKER_VCC_NET
.sym 32286 hsync_o$SB_IO_OUT
.sym 32771 hsync_o$SB_IO_OUT
.sym 33264 hsync_o$SB_IO_OUT
.sym 33559 red_o[1]$SB_IO_OUT
.sym 33583 red_o[1]$SB_IO_OUT
.sym 33584 btn_up_count[3]
.sym 33585 btn_up_count[5]
.sym 33586 btn_up_count[6]
.sym 33587 btn_up_count[4]
.sym 33588 btn_up_count[2]
.sym 33591 btn_up_count[7]
.sym 33713 btn_up_count[1]
.sym 33714 btn_up_i_SB_LUT4_I0_O[0]
.sym 33715 btn_up_i_SB_LUT4_I0_O[1]
.sym 33716 btn_up_i_SB_LUT4_I0_O[2]
.sym 33717 btn_up_i_SB_LUT4_I0_O[3]
.sym 33718 btn_up_i_SB_LUT4_I0_O[4]
.sym 33719 btn_up_i_SB_LUT4_I0_O[5]
.sym 33743 blue_o[0]$SB_IO_OUT
.sym 33766 red_o[0]$SB_IO_OUT
.sym 33800 btn_up_count[0]
.sym 33806 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 33816 btn_up_count_SB_DFFER_Q_E
.sym 33840 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 33841 btn_up_count[0]
.sym 33868 btn_up_count_SB_DFFER_Q_E
.sym 33869 px_clk_$glb_clk
.sym 33870 reset_ni_SB_LUT4_I3_O_$glb_sr
.sym 33871 btn_up_i_SB_LUT4_I0_O[6]
.sym 33872 btn_up_i_SB_LUT4_I0_O[7]
.sym 33873 btn_up_i_SB_LUT4_I0_O[8]
.sym 33874 btn_up_i_SB_LUT4_I0_O[9]
.sym 33875 btn_up_i_SB_LUT4_I0_O[10]
.sym 33876 btn_up_i_SB_LUT4_I0_O[11]
.sym 33877 btn_up_i_SB_LUT4_I0_O[12]
.sym 33878 btn_up_i_SB_LUT4_I0_O[13]
.sym 33928 btn_up_i_SB_LUT4_I0_O[6]
.sym 33929 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 33930 btn_up_i_SB_LUT4_I0_O[8]
.sym 33931 btn_up_i_SB_LUT4_I0_O[9]
.sym 33932 btn_up_i_SB_LUT4_I0_O[10]
.sym 33933 btn_up_i_SB_LUT4_I0_O[11]
.sym 33937 btn_up_i_SB_LUT4_I0_O[7]
.sym 33942 btn_up_i_SB_LUT4_I0_O[12]
.sym 33946 btn_up_i_SB_LUT4_I0_O[9]
.sym 33948 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 33951 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 33952 btn_up_i_SB_LUT4_I0_O[6]
.sym 33958 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 33960 btn_up_i_SB_LUT4_I0_O[12]
.sym 33964 btn_up_i_SB_LUT4_I0_O[10]
.sym 33965 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 33970 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 33971 btn_up_i_SB_LUT4_I0_O[8]
.sym 33982 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 33984 btn_up_i_SB_LUT4_I0_O[11]
.sym 33987 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 33988 btn_up_i_SB_LUT4_I0_O[7]
.sym 33992 px_clk_$glb_clk
.sym 33993 reset_ni_SB_LUT4_I3_O_$glb_sr
.sym 33994 btn_up_i_SB_LUT4_I0_O[14]
.sym 33995 btn_up_i_SB_LUT4_I0_O[15]
.sym 33996 btn_up_i_SB_LUT4_I0_O[16]
.sym 33997 btn_up_i_SB_LUT4_I0_O[17]
.sym 33998 btn_up_i_SB_LUT4_I0_O[18]
.sym 33999 btn_up_i_SB_LUT4_I0_O[19]
.sym 34000 btn_up_i_SB_LUT4_I0_O[20]
.sym 34001 btn_up_i_SB_LUT4_I0_O[21]
.sym 34011 btn_up_count[15]
.sym 34039 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 34051 btn_up_i_SB_LUT4_I0_O[14]
.sym 34052 btn_up_i_SB_LUT4_I0_O[15]
.sym 34053 btn_up_i_SB_LUT4_I0_O[16]
.sym 34056 btn_up_i_SB_LUT4_I0_O[19]
.sym 34061 red[1]
.sym 34063 btn_up_i_SB_LUT4_I0_O[18]
.sym 34065 btn_up_i_SB_LUT4_I0_O[20]
.sym 34066 btn_up_i_SB_LUT4_I0_O[21]
.sym 34068 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 34069 btn_up_i_SB_LUT4_I0_O[19]
.sym 34076 red[1]
.sym 34080 btn_up_i_SB_LUT4_I0_O[16]
.sym 34082 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 34087 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 34089 btn_up_i_SB_LUT4_I0_O[14]
.sym 34092 btn_up_i_SB_LUT4_I0_O[21]
.sym 34094 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 34099 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 34100 btn_up_i_SB_LUT4_I0_O[18]
.sym 34105 btn_up_i_SB_LUT4_I0_O[20]
.sym 34106 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 34111 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 34112 btn_up_i_SB_LUT4_I0_O[15]
.sym 34115 px_clk_$glb_clk
.sym 34116 reset_ni_SB_LUT4_I3_O_$glb_sr
.sym 34117 btn_up_i_SB_LUT4_I0_O[22]
.sym 34118 btn_up_i_SB_LUT4_I0_O[23]
.sym 34119 btn_up_i_SB_LUT4_I0_O[24]
.sym 34120 btn_up_i_SB_LUT4_I0_O[25]
.sym 34121 btn_up_i_SB_LUT4_I0_O[26]
.sym 34122 btn_up_i_SB_LUT4_I0_O[27]
.sym 34123 btn_up_i_SB_LUT4_I0_O[28]
.sym 34124 btn_up_i_SB_LUT4_I0_O[29]
.sym 34132 btn_up_count[19]
.sym 34149 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[3]
.sym 34240 btn_up_count[31]
.sym 34241 btn_up_count[27]
.sym 34242 btn_up_count[25]
.sym 34243 btn_up_count[29]
.sym 34244 btn_up_count[24]
.sym 34245 btn_up_count[28]
.sym 34246 btn_up_count[26]
.sym 34247 btn_up_count[30]
.sym 34258 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 34264 red_o[0]$SB_IO_OUT
.sym 34387 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 34391 y_ball[9]
.sym 34392 y_paddle_l[0]
.sym 34393 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I1[1]
.sym 34394 y_ball[1]
.sym 34398 y_paddle_l[9]
.sym 34409 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1[4]
.sym 34410 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_9_I2_SB_LUT4_O_I3[0]
.sym 34416 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[1]
.sym 34418 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[2]
.sym 34421 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[3]
.sym 34425 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 34431 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 34432 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 34436 $nextpnr_ICESTORM_LC_42$O
.sym 34439 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_9_I2_SB_LUT4_O_I3[0]
.sym 34442 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I3[1]
.sym 34445 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[1]
.sym 34448 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I3[2]
.sym 34450 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[2]
.sym 34454 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I3[3]
.sym 34457 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[3]
.sym 34460 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I3[4]
.sym 34462 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1[4]
.sym 34466 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I3[5]
.sym 34468 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 34472 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I3[6]
.sym 34474 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 34478 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I3[7]
.sym 34481 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 34488 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_9_I2[0]
.sym 34489 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 34490 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 34491 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 34520 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[1]
.sym 34521 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I0[0]
.sym 34522 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I3[7]
.sym 34543 $PACKER_VCC_NET
.sym 34544 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 34545 y_paddle_l[0]
.sym 34547 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 34550 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I0[9]
.sym 34551 y_paddle_l[4]
.sym 34553 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I1[1]
.sym 34555 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 34559 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I3[8]
.sym 34561 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 34565 $nextpnr_ICESTORM_LC_43$I3
.sym 34568 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 34571 $nextpnr_ICESTORM_LC_43$COUT
.sym 34574 $PACKER_VCC_NET
.sym 34575 $nextpnr_ICESTORM_LC_43$I3
.sym 34578 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I1[1]
.sym 34579 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 34580 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I0[9]
.sym 34581 $nextpnr_ICESTORM_LC_43$COUT
.sym 34592 y_paddle_l[4]
.sym 34596 y_paddle_l[0]
.sym 34607 px_clk_$glb_clk
.sym 34608 reset_ni_SB_LUT4_I3_O_$glb_sr
.sym 34609 y_paddle_l[4]
.sym 34610 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 34611 y_paddle_l[0]
.sym 34612 y_paddle_l[1]
.sym 34613 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 34614 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_8_I1[1]
.sym 34615 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_8_I1[0]
.sym 34627 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[29]
.sym 34633 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[3]
.sym 34636 y_paddle_l[9]
.sym 34642 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 34654 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 34655 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 34657 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[1]
.sym 34661 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 34663 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1[4]
.sym 34664 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_9_I2_SB_LUT4_O_I3[0]
.sym 34666 y_o[0]
.sym 34667 y_o[4]
.sym 34668 y_o[7]
.sym 34670 y_o[2]
.sym 34672 y_o[3]
.sym 34673 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[2]
.sym 34674 y_o[6]
.sym 34678 y_o[5]
.sym 34680 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[3]
.sym 34681 y_o[1]
.sym 34682 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 34684 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_9_I2_SB_LUT4_O_I3[0]
.sym 34685 y_o[0]
.sym 34688 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 34690 y_o[1]
.sym 34691 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[1]
.sym 34694 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 34696 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[2]
.sym 34697 y_o[2]
.sym 34700 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 34702 y_o[3]
.sym 34703 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[3]
.sym 34706 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 34708 y_o[4]
.sym 34709 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1[4]
.sym 34712 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 34714 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 34715 y_o[5]
.sym 34718 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 34720 y_o[6]
.sym 34721 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 34724 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 34726 y_o[7]
.sym 34727 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 34738 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[3]
.sym 34744 y_paddle_l[5]
.sym 34747 y_paddle_l[1]
.sym 34748 y_paddle_l[6]
.sym 34749 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[3]
.sym 34750 y_paddle_l[7]
.sym 34751 y_paddle_l[4]
.sym 34755 y_paddle_l[0]
.sym 34756 y_o[2]
.sym 34758 y_paddle_l[1]
.sym 34762 y_o[0]
.sym 34768 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 34773 y_paddle_l[7]
.sym 34774 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 34775 y_o[1]
.sym 34776 y_paddle_l[1]
.sym 34777 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 34779 y_o[6]
.sym 34780 y_paddle_l[2]
.sym 34781 y_paddle_l[4]
.sym 34782 y_o[2]
.sym 34784 y_paddle_l[1]
.sym 34785 y_o[4]
.sym 34786 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 34787 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 34789 y_o[9]
.sym 34792 y_paddle_l[8]
.sym 34793 y_o[8]
.sym 34796 y_paddle_l[6]
.sym 34797 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 34798 y_o[7]
.sym 34800 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 34801 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 34803 y_o[8]
.sym 34805 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 34807 y_o[8]
.sym 34808 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 34811 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 34813 y_o[9]
.sym 34814 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 34818 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 34819 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 34820 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 34821 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 34824 y_paddle_l[6]
.sym 34825 y_o[8]
.sym 34826 y_paddle_l[8]
.sym 34827 y_o[6]
.sym 34830 y_o[1]
.sym 34831 y_paddle_l[4]
.sym 34832 y_paddle_l[1]
.sym 34833 y_o[4]
.sym 34836 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 34837 y_paddle_l[7]
.sym 34838 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 34839 y_o[7]
.sym 34844 y_o[2]
.sym 34845 y_paddle_l[2]
.sym 34850 y_paddle_l[1]
.sym 34875 y_o[6]
.sym 34879 y_o[7]
.sym 34880 y_paddle_l[1]
.sym 34881 y_o[5]
.sym 34883 y_o[6]
.sym 34884 y_paddle_l[0]
.sym 34886 y_paddle_l[9]
.sym 34887 y_paddle_l[8]
.sym 34888 y_ball[9]
.sym 34889 y_o[1]
.sym 34890 y_ball[1]
.sym 34980 y_ball_SB_DFFER_Q_9_D[2]
.sym 34981 y_ball_SB_DFFER_Q_9_D[3]
.sym 34982 y_ball_SB_DFFER_Q_9_D[4]
.sym 34983 y_ball_SB_DFFER_Q_9_D[5]
.sym 34984 y_ball_SB_DFFER_Q_9_D[6]
.sym 34985 y_ball_SB_DFFER_Q_9_D[7]
.sym 35004 y_o[8]
.sym 35006 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[5]
.sym 35007 y_ball_SB_DFFER_Q_9_D[6]
.sym 35009 y_ball_SB_DFFER_Q_9_D[7]
.sym 35010 y_o[8]
.sym 35012 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[10]
.sym 35013 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I0[0]
.sym 35021 y_paddle_l[2]
.sym 35023 y_o[9]
.sym 35024 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 35025 y_paddle_l[4]
.sym 35026 y_paddle_l[6]
.sym 35027 y_paddle_l[3]
.sym 35029 y_paddle_l[9]
.sym 35030 y_paddle_l[1]
.sym 35031 y_paddle_l[0]
.sym 35032 y_paddle_l[5]
.sym 35034 y_o[0]
.sym 35037 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 35038 y_ball_SB_DFFER_Q_9_D[3]
.sym 35039 y_ball_SB_DFFER_Q_9_D[4]
.sym 35040 y_ball_SB_DFFER_Q_9_D[5]
.sym 35041 y_o[5]
.sym 35042 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 35043 y_o[6]
.sym 35044 y_o[3]
.sym 35045 y_ball_SB_DFFER_Q_9_D[2]
.sym 35046 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 35047 y_o[4]
.sym 35049 y_o[1]
.sym 35052 y_paddle_l[2]
.sym 35053 y_ball_SB_DFFER_Q_9_D[2]
.sym 35054 y_paddle_l[5]
.sym 35055 y_ball_SB_DFFER_Q_9_D[5]
.sym 35058 y_ball_SB_DFFER_Q_9_D[3]
.sym 35059 y_ball_SB_DFFER_Q_9_D[4]
.sym 35060 y_paddle_l[3]
.sym 35061 y_paddle_l[4]
.sym 35064 y_o[9]
.sym 35065 y_paddle_l[9]
.sym 35066 y_o[3]
.sym 35067 y_paddle_l[3]
.sym 35070 y_o[4]
.sym 35071 y_paddle_l[4]
.sym 35072 y_paddle_l[0]
.sym 35073 y_o[0]
.sym 35076 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 35077 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 35078 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 35079 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 35082 y_o[1]
.sym 35083 y_paddle_l[1]
.sym 35084 y_paddle_l[9]
.sym 35085 y_o[9]
.sym 35091 y_ball_SB_DFFER_Q_9_D[5]
.sym 35094 y_o[6]
.sym 35095 y_o[5]
.sym 35096 y_paddle_l[6]
.sym 35097 y_paddle_l[5]
.sym 35101 y_ball_SB_DFFER_Q_9_D[8]
.sym 35102 y_ball_SB_DFFER_Q_9_D[9]
.sym 35103 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 35104 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[10]
.sym 35105 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 35106 y_ball[1]
.sym 35107 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 35108 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 35114 y_ball[2]
.sym 35115 y_ball[3]
.sym 35116 y_ball[5]
.sym 35120 y_ball[6]
.sym 35121 y_ball[4]
.sym 35124 y_ball[7]
.sym 35125 y_paddle_r[7]
.sym 35127 y_ball_SB_DFFER_Q_9_D[3]
.sym 35128 y_ball[1]
.sym 35129 y_ball_SB_DFFER_Q_9_D[4]
.sym 35130 y_paddle_r[2]
.sym 35132 y_paddle_r[6]
.sym 35133 y_paddle_r[3]
.sym 35135 y_ball_SB_DFFER_Q_9_D[1]
.sym 35136 y_paddle_r[0]
.sym 35144 y_paddle_l[7]
.sym 35149 y_ball_SB_DFFER_Q_9_D[7]
.sym 35151 y_ball_SB_DFFER_Q_9_D[1]
.sym 35152 y_ball_SB_DFFER_Q_9_D[2]
.sym 35153 y_ball_SB_DFFER_Q_9_D[3]
.sym 35154 y_ball_SB_DFFER_Q_9_D[4]
.sym 35156 y_ball_SB_DFFER_Q_9_D[6]
.sym 35157 $PACKER_VCC_NET
.sym 35158 y_ball_SB_DFFER_Q_9_D[8]
.sym 35159 y_paddle_l[8]
.sym 35163 y_ball[1]
.sym 35170 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[0]
.sym 35177 y_ball_SB_DFFER_Q_9_D[1]
.sym 35181 y_ball[1]
.sym 35183 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[0]
.sym 35184 $PACKER_VCC_NET
.sym 35190 y_ball_SB_DFFER_Q_9_D[4]
.sym 35196 y_ball_SB_DFFER_Q_9_D[3]
.sym 35200 y_ball_SB_DFFER_Q_9_D[7]
.sym 35205 y_ball_SB_DFFER_Q_9_D[7]
.sym 35206 y_ball_SB_DFFER_Q_9_D[8]
.sym 35207 y_paddle_l[8]
.sym 35208 y_paddle_l[7]
.sym 35214 y_ball_SB_DFFER_Q_9_D[6]
.sym 35217 y_ball_SB_DFFER_Q_9_D[2]
.sym 35224 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[1]
.sym 35225 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[2]
.sym 35226 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]
.sym 35227 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[3]
.sym 35228 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O[2]
.sym 35229 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[9]
.sym 35230 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 35231 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 35248 y_o[2]
.sym 35250 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[10]
.sym 35256 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[0]
.sym 35259 y_o[0]
.sym 35267 y_paddle_r[4]
.sym 35270 y_paddle_r[5]
.sym 35271 y_paddle_r[1]
.sym 35272 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[2]
.sym 35273 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 35275 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[4]
.sym 35276 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[3]
.sym 35277 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[7]
.sym 35278 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[5]
.sym 35279 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[6]
.sym 35285 y_paddle_r[7]
.sym 35290 y_paddle_r[2]
.sym 35291 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[0]
.sym 35292 y_paddle_r[6]
.sym 35293 y_paddle_r[3]
.sym 35296 y_paddle_r[0]
.sym 35297 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_I3[0]
.sym 35299 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[0]
.sym 35300 y_paddle_r[0]
.sym 35303 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_I3[1]
.sym 35305 y_paddle_r[1]
.sym 35306 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 35309 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_I3[2]
.sym 35311 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[2]
.sym 35312 y_paddle_r[2]
.sym 35315 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_I3[3]
.sym 35317 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[3]
.sym 35318 y_paddle_r[3]
.sym 35321 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_I3[4]
.sym 35323 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[4]
.sym 35324 y_paddle_r[4]
.sym 35327 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_I3[5]
.sym 35329 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[5]
.sym 35330 y_paddle_r[5]
.sym 35333 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_I3[6]
.sym 35335 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[6]
.sym 35336 y_paddle_r[6]
.sym 35339 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_I3[7]
.sym 35341 y_paddle_r[7]
.sym 35342 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[7]
.sym 35349 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[0]
.sym 35350 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 35351 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[3]
.sym 35359 y_paddle_r[5]
.sym 35368 $PACKER_VCC_NET
.sym 35371 y_o[7]
.sym 35372 vsync_o$SB_IO_OUT
.sym 35374 y_o[1]
.sym 35378 y_o[5]
.sym 35380 y_o[6]
.sym 35383 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_I3[7]
.sym 35388 y_paddle_r[9]
.sym 35391 y_paddle_r[8]
.sym 35392 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O[2]
.sym 35393 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[9]
.sym 35394 y_paddle_r[2]
.sym 35395 y_paddle_r[0]
.sym 35398 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]
.sym 35400 y_o[2]
.sym 35401 y_ball_SB_DFFER_Q_9_D[4]
.sym 35402 y_paddle_r[4]
.sym 35407 y_ball_SB_DFFER_Q_9_D[1]
.sym 35410 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[10]
.sym 35413 y_paddle_r[1]
.sym 35416 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O[1]
.sym 35417 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[8]
.sym 35419 y_o[0]
.sym 35420 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_I3[8]
.sym 35422 y_paddle_r[8]
.sym 35423 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[8]
.sym 35426 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I0_I3[9]
.sym 35428 y_paddle_r[9]
.sym 35429 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[9]
.sym 35432 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O[3]
.sym 35435 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[10]
.sym 35439 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O[1]
.sym 35440 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O[2]
.sym 35441 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]
.sym 35442 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O[3]
.sym 35445 y_ball_SB_DFFER_Q_9_D[4]
.sym 35446 y_ball_SB_DFFER_Q_9_D[1]
.sym 35447 y_paddle_r[1]
.sym 35448 y_paddle_r[4]
.sym 35463 y_o[2]
.sym 35464 y_paddle_r[2]
.sym 35465 y_paddle_r[0]
.sym 35466 y_o[0]
.sym 35486 y_paddle_r[4]
.sym 35487 y_paddle_r[8]
.sym 35491 y_paddle_r[5]
.sym 35492 y_paddle_r[9]
.sym 35493 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[0]
.sym 35496 y_o[8]
.sym 35501 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[1]
.sym 35502 y_o[8]
.sym 35512 y_o[1]
.sym 35513 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[1]
.sym 35514 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 35515 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[3]
.sym 35519 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[5]
.sym 35520 y_o[2]
.sym 35523 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[6]
.sym 35525 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[0]
.sym 35528 y_o[3]
.sym 35529 y_o[0]
.sym 35531 y_o[7]
.sym 35532 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[7]
.sym 35538 y_o[5]
.sym 35540 y_o[6]
.sym 35541 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[2]
.sym 35542 y_o[4]
.sym 35543 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0[0]
.sym 35545 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[0]
.sym 35546 y_o[0]
.sym 35549 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0[1]
.sym 35551 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[1]
.sym 35552 y_o[1]
.sym 35555 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0[2]
.sym 35557 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[2]
.sym 35558 y_o[2]
.sym 35561 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0[3]
.sym 35563 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[3]
.sym 35564 y_o[3]
.sym 35567 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0[4]
.sym 35569 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 35570 y_o[4]
.sym 35573 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0[5]
.sym 35575 y_o[5]
.sym 35576 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[5]
.sym 35579 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0[6]
.sym 35581 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[6]
.sym 35582 y_o[6]
.sym 35585 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0[7]
.sym 35587 y_o[7]
.sym 35588 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[7]
.sym 35595 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[3]
.sym 35597 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[9]
.sym 35598 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[7]
.sym 35599 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[2]
.sym 35600 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 35605 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[5]
.sym 35607 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[1]
.sym 35611 y_ball_SB_DFFER_Q_9_D[0]
.sym 35623 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[9]
.sym 35628 y_paddle_r[1]
.sym 35629 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0[7]
.sym 35634 y_paddle_r[9]
.sym 35635 y_o[9]
.sym 35637 y_paddle_r[6]
.sym 35638 y_paddle_r[1]
.sym 35639 y_paddle_r[7]
.sym 35643 y_o[7]
.sym 35644 y_o[1]
.sym 35646 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[2]
.sym 35648 y_o[5]
.sym 35649 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[8]
.sym 35650 y_o[6]
.sym 35654 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[9]
.sym 35656 y_o[8]
.sym 35661 y_paddle_r[8]
.sym 35662 y_o[8]
.sym 35664 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[3]
.sym 35665 y_paddle_r[5]
.sym 35666 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0[8]
.sym 35668 y_o[8]
.sym 35669 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[8]
.sym 35672 $nextpnr_ICESTORM_LC_12$I3
.sym 35674 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[9]
.sym 35675 y_o[9]
.sym 35682 $nextpnr_ICESTORM_LC_12$I3
.sym 35685 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[3]
.sym 35686 y_o[8]
.sym 35687 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[2]
.sym 35688 y_paddle_r[8]
.sym 35691 y_paddle_r[5]
.sym 35692 y_o[5]
.sym 35693 y_o[6]
.sym 35694 y_paddle_r[6]
.sym 35697 y_o[1]
.sym 35698 y_paddle_r[5]
.sym 35699 y_o[5]
.sym 35700 y_paddle_r[1]
.sym 35703 y_paddle_r[9]
.sym 35704 y_o[9]
.sym 35705 y_o[7]
.sym 35706 y_paddle_r[7]
.sym 35712 y_paddle_r[8]
.sym 35720 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 35730 y_paddle_r[4]
.sym 35736 y_paddle_r[2]
.sym 35738 y_paddle_r[9]
.sym 35872 vsync_o$SB_IO_OUT
.sym 36360 vsync_o$SB_IO_OUT
.sym 36852 vsync_o$SB_IO_OUT
.sym 37331 $PACKER_VCC_NET
.sym 37340 vsync_o$SB_IO_OUT
.sym 37360 hsync_o$SB_IO_OUT
.sym 37363 green_o[1]$SB_IO_OUT
.sym 37370 green_o[1]$SB_IO_OUT
.sym 37380 hsync_o$SB_IO_OUT
.sym 37390 red_o[0]$SB_IO_OUT
.sym 37393 blue_o[0]$SB_IO_OUT
.sym 37403 red_o[0]$SB_IO_OUT
.sym 37406 blue_o[0]$SB_IO_OUT
.sym 37459 btn_up_i_SB_LUT4_I0_O[0]
.sym 37462 btn_up_i_SB_LUT4_I0_O[3]
.sym 37463 btn_up_i_SB_LUT4_I0_O[4]
.sym 37464 btn_up_i_SB_LUT4_I0_O[5]
.sym 37468 btn_up_i_SB_LUT4_I0_O[1]
.sym 37469 btn_up_i_SB_LUT4_I0_O[2]
.sym 37485 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 37490 btn_up_i_SB_LUT4_I0_O[1]
.sym 37493 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 37496 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 37498 btn_up_i_SB_LUT4_I0_O[3]
.sym 37502 btn_up_i_SB_LUT4_I0_O[4]
.sym 37503 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 37508 btn_up_i_SB_LUT4_I0_O[2]
.sym 37510 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 37514 btn_up_i_SB_LUT4_I0_O[0]
.sym 37515 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 37532 btn_up_i_SB_LUT4_I0_O[5]
.sym 37534 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 37537 px_clk_$glb_clk
.sym 37538 reset_ni_SB_LUT4_I3_O_$glb_sr
.sym 37574 btn_up_i$SB_IO_IN
.sym 37577 btn_up_i$SB_IO_IN
.sym 37580 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 37597 btn_up_i$SB_IO_IN
.sym 37598 btn_up_i$SB_IO_IN
.sym 37620 btn_up_count[3]
.sym 37621 btn_up_count[5]
.sym 37622 btn_up_count[6]
.sym 37623 btn_up_count[4]
.sym 37627 btn_up_count[7]
.sym 37629 btn_up_count[1]
.sym 37630 btn_up_i$SB_IO_IN
.sym 37631 btn_up_count[0]
.sym 37632 btn_up_count[2]
.sym 37635 btn_up_i$SB_IO_IN
.sym 37637 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 37638 btn_up_count_SB_DFFER_Q_E
.sym 37652 $nextpnr_ICESTORM_LC_101$O
.sym 37655 btn_up_count[0]
.sym 37658 btn_up_i_SB_LUT4_I0_I3[2]
.sym 37659 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 37660 btn_up_count[1]
.sym 37662 btn_up_count[0]
.sym 37664 btn_up_i_SB_LUT4_I0_I3[3]
.sym 37665 btn_up_i$SB_IO_IN
.sym 37666 btn_up_count[2]
.sym 37668 btn_up_i_SB_LUT4_I0_I3[2]
.sym 37670 btn_up_i_SB_LUT4_I0_I3[4]
.sym 37671 btn_up_i$SB_IO_IN
.sym 37672 btn_up_count[3]
.sym 37674 btn_up_i_SB_LUT4_I0_I3[3]
.sym 37676 btn_up_i_SB_LUT4_I0_I3[5]
.sym 37677 btn_up_i$SB_IO_IN
.sym 37678 btn_up_count[4]
.sym 37680 btn_up_i_SB_LUT4_I0_I3[4]
.sym 37682 btn_up_i_SB_LUT4_I0_I3[6]
.sym 37683 btn_up_i$SB_IO_IN
.sym 37685 btn_up_count[5]
.sym 37686 btn_up_i_SB_LUT4_I0_I3[5]
.sym 37688 btn_up_i_SB_LUT4_I0_I3[7]
.sym 37689 btn_up_i$SB_IO_IN
.sym 37691 btn_up_count[6]
.sym 37692 btn_up_i_SB_LUT4_I0_I3[6]
.sym 37694 btn_up_i_SB_LUT4_I0_I3[8]
.sym 37695 btn_up_i$SB_IO_IN
.sym 37697 btn_up_count[7]
.sym 37698 btn_up_i_SB_LUT4_I0_I3[7]
.sym 37699 btn_up_count_SB_DFFER_Q_E
.sym 37700 px_clk_$glb_clk
.sym 37701 reset_ni_SB_LUT4_I3_O_$glb_sr
.sym 37738 btn_up_i_SB_LUT4_I0_I3[8]
.sym 37747 btn_up_count[10]
.sym 37749 btn_up_count[13]
.sym 37750 btn_up_count[9]
.sym 37751 btn_up_count[11]
.sym 37752 btn_up_count[8]
.sym 37753 btn_up_count[14]
.sym 37754 btn_up_count[12]
.sym 37757 btn_up_count[15]
.sym 37763 btn_up_i$SB_IO_IN
.sym 37764 btn_up_i$SB_IO_IN
.sym 37775 btn_up_i_SB_LUT4_I0_I3[9]
.sym 37776 btn_up_i$SB_IO_IN
.sym 37778 btn_up_count[8]
.sym 37779 btn_up_i_SB_LUT4_I0_I3[8]
.sym 37781 btn_up_i_SB_LUT4_I0_I3[10]
.sym 37782 btn_up_i$SB_IO_IN
.sym 37784 btn_up_count[9]
.sym 37785 btn_up_i_SB_LUT4_I0_I3[9]
.sym 37787 btn_up_i_SB_LUT4_I0_I3[11]
.sym 37788 btn_up_i$SB_IO_IN
.sym 37790 btn_up_count[10]
.sym 37791 btn_up_i_SB_LUT4_I0_I3[10]
.sym 37793 btn_up_i_SB_LUT4_I0_I3[12]
.sym 37794 btn_up_i$SB_IO_IN
.sym 37796 btn_up_count[11]
.sym 37797 btn_up_i_SB_LUT4_I0_I3[11]
.sym 37799 btn_up_i_SB_LUT4_I0_I3[13]
.sym 37800 btn_up_i$SB_IO_IN
.sym 37802 btn_up_count[12]
.sym 37803 btn_up_i_SB_LUT4_I0_I3[12]
.sym 37805 btn_up_i_SB_LUT4_I0_I3[14]
.sym 37806 btn_up_i$SB_IO_IN
.sym 37807 btn_up_count[13]
.sym 37809 btn_up_i_SB_LUT4_I0_I3[13]
.sym 37811 btn_up_i_SB_LUT4_I0_I3[15]
.sym 37812 btn_up_i$SB_IO_IN
.sym 37813 btn_up_count[14]
.sym 37815 btn_up_i_SB_LUT4_I0_I3[14]
.sym 37817 btn_up_i_SB_LUT4_I0_I3[16]
.sym 37818 btn_up_i$SB_IO_IN
.sym 37820 btn_up_count[15]
.sym 37821 btn_up_i_SB_LUT4_I0_I3[15]
.sym 37849 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 37851 btn_up_count_SB_DFFER_Q_E
.sym 37852 btn_up_i$SB_IO_IN
.sym 37854 $PACKER_VCC_NET
.sym 37858 btn_up_i$SB_IO_IN
.sym 37860 $PACKER_VCC_NET
.sym 37861 btn_up_i_SB_LUT4_I0_I3[16]
.sym 37866 btn_up_count[21]
.sym 37869 btn_up_count[16]
.sym 37872 btn_up_count[19]
.sym 37873 btn_up_count[17]
.sym 37874 btn_up_i$SB_IO_IN
.sym 37875 btn_up_i$SB_IO_IN
.sym 37876 btn_up_count[18]
.sym 37878 btn_up_count[23]
.sym 37879 btn_up_count[20]
.sym 37880 btn_up_count[22]
.sym 37898 btn_up_i_SB_LUT4_I0_I3[17]
.sym 37899 btn_up_i$SB_IO_IN
.sym 37900 btn_up_count[16]
.sym 37902 btn_up_i_SB_LUT4_I0_I3[16]
.sym 37904 btn_up_i_SB_LUT4_I0_I3[18]
.sym 37905 btn_up_i$SB_IO_IN
.sym 37907 btn_up_count[17]
.sym 37908 btn_up_i_SB_LUT4_I0_I3[17]
.sym 37910 btn_up_i_SB_LUT4_I0_I3[19]
.sym 37911 btn_up_i$SB_IO_IN
.sym 37912 btn_up_count[18]
.sym 37914 btn_up_i_SB_LUT4_I0_I3[18]
.sym 37916 btn_up_i_SB_LUT4_I0_I3[20]
.sym 37917 btn_up_i$SB_IO_IN
.sym 37918 btn_up_count[19]
.sym 37920 btn_up_i_SB_LUT4_I0_I3[19]
.sym 37922 btn_up_i_SB_LUT4_I0_I3[21]
.sym 37923 btn_up_i$SB_IO_IN
.sym 37925 btn_up_count[20]
.sym 37926 btn_up_i_SB_LUT4_I0_I3[20]
.sym 37928 btn_up_i_SB_LUT4_I0_I3[22]
.sym 37929 btn_up_i$SB_IO_IN
.sym 37930 btn_up_count[21]
.sym 37932 btn_up_i_SB_LUT4_I0_I3[21]
.sym 37934 btn_up_i_SB_LUT4_I0_I3[23]
.sym 37935 btn_up_i$SB_IO_IN
.sym 37936 btn_up_count[22]
.sym 37938 btn_up_i_SB_LUT4_I0_I3[22]
.sym 37940 btn_up_i_SB_LUT4_I0_I3[24]
.sym 37941 btn_up_i$SB_IO_IN
.sym 37943 btn_up_count[23]
.sym 37944 btn_up_i_SB_LUT4_I0_I3[23]
.sym 37954 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 37955 btn_up_count_SB_DFFER_Q_E
.sym 37968 btn_up_i_SB_LUT4_I0_O[17]
.sym 37984 btn_up_i_SB_LUT4_I0_I3[24]
.sym 37990 btn_up_count[27]
.sym 37991 btn_up_count[25]
.sym 37994 btn_up_count[28]
.sym 37995 btn_up_count[26]
.sym 37997 btn_up_count[31]
.sym 38000 btn_up_count[29]
.sym 38001 btn_up_count[24]
.sym 38004 btn_up_count[30]
.sym 38012 btn_up_i$SB_IO_IN
.sym 38018 btn_up_i$SB_IO_IN
.sym 38021 btn_up_i_SB_LUT4_I0_I3[25]
.sym 38022 btn_up_i$SB_IO_IN
.sym 38023 btn_up_count[24]
.sym 38025 btn_up_i_SB_LUT4_I0_I3[24]
.sym 38027 btn_up_i_SB_LUT4_I0_I3[26]
.sym 38028 btn_up_i$SB_IO_IN
.sym 38029 btn_up_count[25]
.sym 38031 btn_up_i_SB_LUT4_I0_I3[25]
.sym 38033 btn_up_i_SB_LUT4_I0_I3[27]
.sym 38034 btn_up_i$SB_IO_IN
.sym 38036 btn_up_count[26]
.sym 38037 btn_up_i_SB_LUT4_I0_I3[26]
.sym 38039 btn_up_i_SB_LUT4_I0_I3[28]
.sym 38040 btn_up_i$SB_IO_IN
.sym 38042 btn_up_count[27]
.sym 38043 btn_up_i_SB_LUT4_I0_I3[27]
.sym 38045 btn_up_i_SB_LUT4_I0_I3[29]
.sym 38046 btn_up_i$SB_IO_IN
.sym 38047 btn_up_count[28]
.sym 38049 btn_up_i_SB_LUT4_I0_I3[28]
.sym 38051 btn_up_i_SB_LUT4_I0_I3[30]
.sym 38052 btn_up_i$SB_IO_IN
.sym 38053 btn_up_count[29]
.sym 38055 btn_up_i_SB_LUT4_I0_I3[29]
.sym 38057 btn_up_i_SB_LUT4_I0_I3[31]
.sym 38058 btn_up_i$SB_IO_IN
.sym 38060 btn_up_count[30]
.sym 38061 btn_up_i_SB_LUT4_I0_I3[30]
.sym 38064 btn_up_count[31]
.sym 38066 btn_up_i$SB_IO_IN
.sym 38067 btn_up_i_SB_LUT4_I0_I3[31]
.sym 38084 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 38092 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[29]
.sym 38112 btn_up_i_SB_LUT4_I0_O[22]
.sym 38113 btn_up_i_SB_LUT4_I0_O[23]
.sym 38114 btn_up_i_SB_LUT4_I0_O[24]
.sym 38115 btn_up_i_SB_LUT4_I0_O[25]
.sym 38116 btn_up_i_SB_LUT4_I0_O[26]
.sym 38117 btn_up_i_SB_LUT4_I0_O[27]
.sym 38118 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 38126 btn_up_i_SB_LUT4_I0_O[28]
.sym 38127 btn_up_i_SB_LUT4_I0_O[29]
.sym 38145 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 38147 btn_up_i_SB_LUT4_I0_O[29]
.sym 38151 btn_up_i_SB_LUT4_I0_O[25]
.sym 38152 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 38157 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 38158 btn_up_i_SB_LUT4_I0_O[23]
.sym 38163 btn_up_i_SB_LUT4_I0_O[27]
.sym 38166 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 38169 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 38171 btn_up_i_SB_LUT4_I0_O[22]
.sym 38176 btn_up_i_SB_LUT4_I0_O[26]
.sym 38178 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 38181 btn_up_i_SB_LUT4_I0_O[24]
.sym 38183 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 38187 btn_up_i_SB_LUT4_I0_O[28]
.sym 38188 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 38192 px_clk_$glb_clk
.sym 38193 reset_ni_SB_LUT4_I3_O_$glb_sr
.sym 38204 $PACKER_VCC_NET
.sym 38208 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[29]
.sym 38224 y_ball[8]
.sym 38238 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 38239 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 38241 $PACKER_VCC_NET
.sym 38244 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[3]
.sym 38248 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 38249 $PACKER_VCC_NET
.sym 38254 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[2]
.sym 38256 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1[4]
.sym 38257 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_9_I2_SB_LUT4_O_I3[0]
.sym 38265 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[1]
.sym 38267 $nextpnr_ICESTORM_LC_17$O
.sym 38270 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_9_I2_SB_LUT4_O_I3[0]
.sym 38273 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_9_I2_SB_LUT4_O_I3[1]
.sym 38276 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[1]
.sym 38279 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_9_I2_SB_LUT4_O_I3[2]
.sym 38281 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[2]
.sym 38285 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_9_I2_SB_LUT4_O_I3[3]
.sym 38287 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[3]
.sym 38291 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_9_I2_SB_LUT4_O_I3[4]
.sym 38293 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1[4]
.sym 38294 $PACKER_VCC_NET
.sym 38297 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_9_I2_SB_LUT4_O_I3[5]
.sym 38300 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 38303 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_9_I2_SB_LUT4_O_I3[6]
.sym 38306 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 38309 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_9_I2_SB_LUT4_O_I3[7]
.sym 38311 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 38312 $PACKER_VCC_NET
.sym 38319 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_7_I1[1]
.sym 38320 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_6_I1[1]
.sym 38321 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_5_I1[1]
.sym 38322 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_4_I1[1]
.sym 38323 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_3_I1[1]
.sym 38324 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_2_I1[1]
.sym 38330 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[3]
.sym 38341 y_paddle_l[7]
.sym 38343 y_paddle_l[8]
.sym 38345 $PACKER_VCC_NET
.sym 38346 y_paddle_l[4]
.sym 38348 x_ball_SB_DFFER_Q_E
.sym 38351 y_paddle_l[2]
.sym 38353 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_9_I2_SB_LUT4_O_I3[7]
.sym 38359 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 38367 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[29]
.sym 38370 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 38378 y_paddle_l[5]
.sym 38379 y_paddle_l[6]
.sym 38385 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_9_I2_SB_LUT4_O_I1[0]
.sym 38387 $PACKER_VCC_NET
.sym 38388 y_paddle_l[7]
.sym 38390 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_9_I2_SB_LUT4_O_I3[8]
.sym 38392 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 38393 $PACKER_VCC_NET
.sym 38396 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_9_I2_SB_LUT4_O_I1[2]
.sym 38399 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 38403 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_9_I2_SB_LUT4_O_I1[0]
.sym 38405 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[29]
.sym 38406 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_9_I2_SB_LUT4_O_I1[2]
.sym 38412 y_paddle_l[5]
.sym 38416 y_paddle_l[6]
.sym 38423 y_paddle_l[7]
.sym 38440 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[1]
.sym 38441 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I1[1]
.sym 38442 y_paddle_l[3]
.sym 38443 y_paddle_l[2]
.sym 38444 y_paddle_l[5]
.sym 38445 y_paddle_l[6]
.sym 38446 y_paddle_l[7]
.sym 38447 y_paddle_l[8]
.sym 38458 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_9_I2[0]
.sym 38465 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[3]
.sym 38471 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_9_I2_SB_LUT4_O_I1[0]
.sym 38472 y_paddle_l[4]
.sym 38473 y_ball[9]
.sym 38482 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 38483 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_9_I2[0]
.sym 38490 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 38491 y_paddle_l[0]
.sym 38492 y_paddle_l[1]
.sym 38493 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_5_I1[1]
.sym 38499 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[3]
.sym 38503 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_8_I1[0]
.sym 38504 y_paddle_l[8]
.sym 38505 $PACKER_VCC_NET
.sym 38507 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[3]
.sym 38508 y_paddle_l[9]
.sym 38509 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_5_I1[0]
.sym 38510 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_8_I1[1]
.sym 38514 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[3]
.sym 38515 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_5_I1[1]
.sym 38516 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 38517 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_5_I1[0]
.sym 38523 y_paddle_l[9]
.sym 38526 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_9_I2[0]
.sym 38527 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 38528 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[3]
.sym 38529 y_paddle_l[0]
.sym 38532 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[3]
.sym 38533 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_8_I1[0]
.sym 38534 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 38535 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_8_I1[1]
.sym 38541 y_paddle_l[8]
.sym 38544 y_paddle_l[0]
.sym 38545 y_paddle_l[1]
.sym 38547 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_9_I2[0]
.sym 38550 y_paddle_l[1]
.sym 38551 $PACKER_VCC_NET
.sym 38553 y_paddle_l[0]
.sym 38561 px_clk_$glb_clk
.sym 38562 reset_ni_SB_LUT4_I3_O_$glb_sr
.sym 38565 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_7_I1[0]
.sym 38566 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_6_I1[0]
.sym 38567 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_5_I1[0]
.sym 38568 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_4_I1[0]
.sym 38569 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_3_I1[0]
.sym 38570 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_2_I1[0]
.sym 38580 y_paddle_l[8]
.sym 38581 y_paddle_l[9]
.sym 38583 y_paddle_l[1]
.sym 38584 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I1[1]
.sym 38588 y_paddle_l[0]
.sym 38589 y_paddle_l[2]
.sym 38590 y_paddle_l[1]
.sym 38591 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[0]
.sym 38593 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I0[9]
.sym 38595 y_paddle_l[7]
.sym 38597 y_paddle_l[8]
.sym 38598 x_ball_SB_DFFER_Q_E
.sym 38606 y_paddle_l[3]
.sym 38673 y_paddle_l[3]
.sym 38686 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[0]
.sym 38687 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I0[9]
.sym 38689 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_9_I2_SB_LUT4_O_I1[0]
.sym 38690 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 38691 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 38712 y_ball[8]
.sym 38721 y_paddle_l[6]
.sym 38825 y_paddle_l[9]
.sym 38833 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[1]
.sym 38834 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 38838 y_ball_SB_DFFER_Q_9_D[8]
.sym 38840 x_ball_SB_DFFER_Q_E
.sym 38843 y_paddle_l[8]
.sym 38844 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[10]
.sym 38850 y_ball[6]
.sym 38853 y_ball[4]
.sym 38854 y_ball[2]
.sym 38855 y_ball[1]
.sym 38857 y_ball[3]
.sym 38862 y_ball[7]
.sym 38864 y_ball[5]
.sym 38874 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[0]
.sym 38879 $PACKER_VCC_NET
.sym 38882 $nextpnr_ICESTORM_LC_82$O
.sym 38884 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[0]
.sym 38888 y_ball_SB_DFFER_Q_9_D_SB_LUT4_O_I3[2]
.sym 38890 $PACKER_VCC_NET
.sym 38891 y_ball[1]
.sym 38894 y_ball_SB_DFFER_Q_9_D_SB_LUT4_O_I3[3]
.sym 38897 y_ball[2]
.sym 38898 y_ball_SB_DFFER_Q_9_D_SB_LUT4_O_I3[2]
.sym 38900 y_ball_SB_DFFER_Q_9_D_SB_LUT4_O_I3[4]
.sym 38902 $PACKER_VCC_NET
.sym 38903 y_ball[3]
.sym 38904 y_ball_SB_DFFER_Q_9_D_SB_LUT4_O_I3[3]
.sym 38906 y_ball_SB_DFFER_Q_9_D_SB_LUT4_O_I3[5]
.sym 38908 y_ball[4]
.sym 38909 $PACKER_VCC_NET
.sym 38910 y_ball_SB_DFFER_Q_9_D_SB_LUT4_O_I3[4]
.sym 38912 y_ball_SB_DFFER_Q_9_D_SB_LUT4_O_I3[6]
.sym 38915 y_ball[5]
.sym 38916 y_ball_SB_DFFER_Q_9_D_SB_LUT4_O_I3[5]
.sym 38918 y_ball_SB_DFFER_Q_9_D_SB_LUT4_O_I3[7]
.sym 38921 y_ball[6]
.sym 38922 y_ball_SB_DFFER_Q_9_D_SB_LUT4_O_I3[6]
.sym 38924 y_ball_SB_DFFER_Q_9_D_SB_LUT4_O_I3[8]
.sym 38927 y_ball[7]
.sym 38928 y_ball_SB_DFFER_Q_9_D_SB_LUT4_O_I3[7]
.sym 38956 y_paddle_r[9]
.sym 38957 y_ball_SB_DFFER_Q_9_D[2]
.sym 38958 y_paddle_r[6]
.sym 38959 y_ball_SB_DFFER_Q_9_D[3]
.sym 38960 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[0]
.sym 38961 y_ball[9]
.sym 38963 y_ball_SB_DFFER_Q_9_D[5]
.sym 38964 y_paddle_r[3]
.sym 38967 y_paddle_r[7]
.sym 38968 y_ball_SB_DFFER_Q_9_D_SB_LUT4_O_I3[8]
.sym 38973 y_ball[9]
.sym 38974 y_ball_SB_DFFER_Q_9_D[1]
.sym 38975 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 38977 y_paddle_l[0]
.sym 38978 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[0]
.sym 38979 y_ball_SB_DFFER_Q_9_D[6]
.sym 38981 y_paddle_l[1]
.sym 38984 y_ball[8]
.sym 38985 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 38986 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 38987 y_paddle_l[9]
.sym 38988 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I0[0]
.sym 38990 y_ball_SB_DFFER_Q_9_D[9]
.sym 38991 y_paddle_l[6]
.sym 38993 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[0]
.sym 38994 y_ball[1]
.sym 38996 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 38999 $PACKER_VCC_NET
.sym 39000 x_ball_SB_DFFER_Q_E
.sym 39005 y_ball_SB_DFFER_Q_9_D_SB_LUT4_O_I3[9]
.sym 39008 y_ball[8]
.sym 39009 y_ball_SB_DFFER_Q_9_D_SB_LUT4_O_I3[8]
.sym 39011 $nextpnr_ICESTORM_LC_83$I3
.sym 39013 y_ball[9]
.sym 39015 y_ball_SB_DFFER_Q_9_D_SB_LUT4_O_I3[9]
.sym 39017 $nextpnr_ICESTORM_LC_83$COUT
.sym 39019 $PACKER_VCC_NET
.sym 39021 $nextpnr_ICESTORM_LC_83$I3
.sym 39027 $nextpnr_ICESTORM_LC_83$COUT
.sym 39030 y_paddle_l[6]
.sym 39031 y_ball_SB_DFFER_Q_9_D[9]
.sym 39032 y_ball_SB_DFFER_Q_9_D[6]
.sym 39033 y_paddle_l[9]
.sym 39036 y_ball[1]
.sym 39038 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[0]
.sym 39039 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I0[0]
.sym 39042 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 39043 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 39044 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 39045 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 39048 y_ball_SB_DFFER_Q_9_D[1]
.sym 39049 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[0]
.sym 39050 y_paddle_l[1]
.sym 39051 y_paddle_l[0]
.sym 39052 x_ball_SB_DFFER_Q_E
.sym 39053 px_clk_$glb_clk
.sym 39054 reset_ni_SB_LUT4_I3_O_$glb_sr
.sym 39057 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[2]
.sym 39058 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[3]
.sym 39059 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[4]
.sym 39060 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[5]
.sym 39061 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[6]
.sym 39062 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[7]
.sym 39083 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[5]
.sym 39085 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[9]
.sym 39086 x_ball_SB_DFFER_Q_E
.sym 39089 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[10]
.sym 39090 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 39096 y_ball_SB_DFFER_Q_9_D[8]
.sym 39097 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[2]
.sym 39098 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 39099 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[3]
.sym 39100 y_paddle_r[2]
.sym 39101 y_paddle_r[5]
.sym 39102 y_ball_SB_DFFER_Q_9_D[3]
.sym 39105 y_ball_SB_DFFER_Q_9_D[9]
.sym 39106 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[0]
.sym 39108 y_ball_SB_DFFER_Q_9_D[6]
.sym 39109 y_ball[1]
.sym 39110 y_ball_SB_DFFER_Q_9_D[7]
.sym 39111 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 39113 y_ball_SB_DFFER_Q_9_D[1]
.sym 39114 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 39115 y_paddle_r[1]
.sym 39116 y_paddle_r[9]
.sym 39117 y_ball_SB_DFFER_Q_9_D[2]
.sym 39118 y_paddle_r[6]
.sym 39119 y_ball_SB_DFFER_Q_9_D[3]
.sym 39121 y_paddle_r[8]
.sym 39123 y_ball_SB_DFFER_Q_9_D[5]
.sym 39124 y_paddle_r[3]
.sym 39126 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 39127 y_paddle_r[7]
.sym 39130 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[0]
.sym 39131 y_ball[1]
.sym 39135 y_ball_SB_DFFER_Q_9_D[2]
.sym 39136 y_paddle_r[2]
.sym 39137 y_paddle_r[5]
.sym 39138 y_ball_SB_DFFER_Q_9_D[5]
.sym 39141 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 39142 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[2]
.sym 39143 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 39144 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[3]
.sym 39147 y_paddle_r[3]
.sym 39148 y_paddle_r[6]
.sym 39149 y_ball_SB_DFFER_Q_9_D[6]
.sym 39150 y_ball_SB_DFFER_Q_9_D[3]
.sym 39153 y_paddle_r[7]
.sym 39154 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 39155 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 39156 y_ball_SB_DFFER_Q_9_D[7]
.sym 39160 y_ball_SB_DFFER_Q_9_D[9]
.sym 39165 y_paddle_r[8]
.sym 39166 y_ball_SB_DFFER_Q_9_D[1]
.sym 39167 y_ball_SB_DFFER_Q_9_D[8]
.sym 39168 y_paddle_r[1]
.sym 39171 y_ball_SB_DFFER_Q_9_D[3]
.sym 39172 y_ball_SB_DFFER_Q_9_D[9]
.sym 39173 y_paddle_r[3]
.sym 39174 y_paddle_r[9]
.sym 39178 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[8]
.sym 39179 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[9]
.sym 39180 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[10]
.sym 39181 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 39182 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 39183 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[0]
.sym 39184 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2[2]
.sym 39185 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[2]
.sym 39190 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[1]
.sym 39191 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[6]
.sym 39193 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[3]
.sym 39195 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[7]
.sym 39196 y_paddle_r[2]
.sym 39201 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[2]
.sym 39202 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[2]
.sym 39204 y_ball[8]
.sym 39206 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[4]
.sym 39208 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[5]
.sym 39210 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[6]
.sym 39226 y_paddle_r[4]
.sym 39228 y_paddle_r[3]
.sym 39246 x_ball_SB_DFFER_Q_E
.sym 39249 y_ball_SB_DFFER_Q_9_D[0]
.sym 39265 y_ball_SB_DFFER_Q_9_D[0]
.sym 39270 y_paddle_r[4]
.sym 39276 y_paddle_r[3]
.sym 39298 x_ball_SB_DFFER_Q_E
.sym 39299 px_clk_$glb_clk
.sym 39300 reset_ni_SB_LUT4_I3_O_$glb_sr
.sym 39301 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 39302 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[1]
.sym 39303 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[6]
.sym 39304 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[0]
.sym 39305 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[5]
.sym 39306 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 39307 y_ball_SB_DFFER_Q_9_D[0]
.sym 39308 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 39315 y_paddle_r[0]
.sym 39316 y_paddle_r[2]
.sym 39319 y_paddle_r[1]
.sym 39320 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[8]
.sym 39321 y_paddle_r[6]
.sym 39322 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[9]
.sym 39323 y_paddle_r[7]
.sym 39324 y_paddle_r[3]
.sym 39325 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[10]
.sym 39326 $PACKER_VCC_NET
.sym 39333 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[1]
.sym 39345 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 39347 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[7]
.sym 39348 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[2]
.sym 39354 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[3]
.sym 39367 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[1]
.sym 39368 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[6]
.sym 39369 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[0]
.sym 39370 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[5]
.sym 39371 $PACKER_VCC_NET
.sym 39374 $nextpnr_ICESTORM_LC_1$O
.sym 39377 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[0]
.sym 39380 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_4_CO[2]
.sym 39382 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[1]
.sym 39386 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_4_CO[3]
.sym 39389 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[2]
.sym 39392 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_4_CO[4]
.sym 39395 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[3]
.sym 39398 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_4_CO[5]
.sym 39400 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 39401 $PACKER_VCC_NET
.sym 39404 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_4_CO[6]
.sym 39407 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[5]
.sym 39410 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_4_CO[7]
.sym 39412 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[6]
.sym 39416 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_4_CO[8]
.sym 39418 $PACKER_VCC_NET
.sym 39419 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[7]
.sym 39437 y_ball_SB_DFFER_Q_9_D[0]
.sym 39443 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 39449 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[8]
.sym 39450 y_paddle_r[6]
.sym 39451 y_paddle_r[9]
.sym 39452 y_paddle_r[7]
.sym 39453 y_paddle_r[4]
.sym 39457 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[7]
.sym 39458 y_paddle_r[8]
.sym 39459 y_paddle_r[3]
.sym 39460 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_4_CO[8]
.sym 39467 y_paddle_r[9]
.sym 39468 y_paddle_r[2]
.sym 39469 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 39470 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 39474 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[2]
.sym 39478 y_paddle_r[7]
.sym 39480 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[8]
.sym 39485 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[9]
.sym 39486 $PACKER_VCC_NET
.sym 39492 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I2[10]
.sym 39497 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_4_CO[9]
.sym 39499 $PACKER_VCC_NET
.sym 39500 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[8]
.sym 39503 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[9]
.sym 39505 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[9]
.sym 39510 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I2[10]
.sym 39513 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[9]
.sym 39522 y_paddle_r[9]
.sym 39529 y_paddle_r[7]
.sym 39537 y_paddle_r[2]
.sym 39540 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 39541 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 39542 y_paddle_r[2]
.sym 39543 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[2]
.sym 39550 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I2[10]
.sym 39551 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I2_SB_CARRY_CO_I1[9]
.sym 39552 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I2_SB_CARRY_CO_I1[5]
.sym 39553 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I2_SB_CARRY_CO_I1[8]
.sym 39554 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I2_SB_CARRY_CO_I1[7]
.sym 39566 y_paddle_r[3]
.sym 39572 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I2_SB_CARRY_CO_I1[10]
.sym 39573 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[10]
.sym 39577 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[9]
.sym 39579 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[5]
.sym 39590 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[9]
.sym 39594 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[1]
.sym 39595 y_paddle_r[1]
.sym 39618 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[9]
.sym 39645 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[1]
.sym 39646 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[9]
.sym 39647 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[9]
.sym 39648 y_paddle_r[1]
.sym 39672 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[5]
.sym 39673 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[6]
.sym 39674 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[7]
.sym 39675 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[8]
.sym 39676 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[9]
.sym 39677 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[10]
.sym 39680 $PACKER_VCC_NET
.sym 39793 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I2_SB_CARRY_CO_I1[10]
.sym 39828 $PACKER_VCC_NET
.sym 41155 green_o[0]$SB_IO_OUT
.sym 41180 green_o[0]$SB_IO_OUT
.sym 41191 green_o[0]$SB_IO_OUT
.sym 41194 vsync_o$SB_IO_OUT
.sym 41206 green_o[0]$SB_IO_OUT
.sym 41212 vsync_o$SB_IO_OUT
.sym 41267 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 41453 btn_up_i_SB_LUT4_I0_O[0]
.sym 41456 btn_up_i_SB_LUT4_I0_O[3]
.sym 41460 $PACKER_VCC_NET
.sym 41461 $PACKER_VCC_NET
.sym 41462 btn_up_i_SB_LUT4_I0_O[1]
.sym 41463 btn_up_i_SB_LUT4_I0_O[2]
.sym 41465 btn_up_i_SB_LUT4_I0_O[4]
.sym 41466 btn_up_i_SB_LUT4_I0_O[5]
.sym 41467 btn_up_i_SB_LUT4_I0_O[6]
.sym 41476 btn_up_i_SB_LUT4_I0_O[7]
.sym 41483 $nextpnr_ICESTORM_LC_72$O
.sym 41486 btn_up_i_SB_LUT4_I0_O[0]
.sym 41489 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I2[1]
.sym 41491 btn_up_i_SB_LUT4_I0_O[1]
.sym 41495 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I2[2]
.sym 41497 btn_up_i_SB_LUT4_I0_O[2]
.sym 41498 $PACKER_VCC_NET
.sym 41501 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I2[3]
.sym 41504 btn_up_i_SB_LUT4_I0_O[3]
.sym 41507 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I2[4]
.sym 41509 btn_up_i_SB_LUT4_I0_O[4]
.sym 41513 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I2[5]
.sym 41515 btn_up_i_SB_LUT4_I0_O[5]
.sym 41516 $PACKER_VCC_NET
.sym 41519 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I2[6]
.sym 41521 $PACKER_VCC_NET
.sym 41522 btn_up_i_SB_LUT4_I0_O[6]
.sym 41525 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I2[7]
.sym 41527 btn_up_i_SB_LUT4_I0_O[7]
.sym 41528 $PACKER_VCC_NET
.sym 41536 btn_up_count[15]
.sym 41546 $PACKER_VCC_NET
.sym 41547 $PACKER_VCC_NET
.sym 41549 btn_up_i$SB_IO_IN
.sym 41569 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I2[7]
.sym 41577 btn_up_i_SB_LUT4_I0_O[9]
.sym 41581 btn_up_i_SB_LUT4_I0_O[13]
.sym 41584 btn_up_i_SB_LUT4_I0_O[8]
.sym 41586 btn_up_i_SB_LUT4_I0_O[10]
.sym 41587 btn_up_i_SB_LUT4_I0_O[11]
.sym 41588 btn_up_i_SB_LUT4_I0_O[12]
.sym 41590 btn_up_i_SB_LUT4_I0_O[14]
.sym 41591 btn_up_i_SB_LUT4_I0_O[15]
.sym 41597 $PACKER_VCC_NET
.sym 41605 $PACKER_VCC_NET
.sym 41606 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I2[8]
.sym 41608 btn_up_i_SB_LUT4_I0_O[8]
.sym 41612 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I2[9]
.sym 41615 btn_up_i_SB_LUT4_I0_O[9]
.sym 41618 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I2[10]
.sym 41620 btn_up_i_SB_LUT4_I0_O[10]
.sym 41624 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I2[11]
.sym 41626 btn_up_i_SB_LUT4_I0_O[11]
.sym 41627 $PACKER_VCC_NET
.sym 41630 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I2[12]
.sym 41632 btn_up_i_SB_LUT4_I0_O[12]
.sym 41636 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I2[13]
.sym 41638 $PACKER_VCC_NET
.sym 41639 btn_up_i_SB_LUT4_I0_O[13]
.sym 41642 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I2[14]
.sym 41645 btn_up_i_SB_LUT4_I0_O[14]
.sym 41648 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I2[15]
.sym 41651 btn_up_i_SB_LUT4_I0_O[15]
.sym 41663 btn_up_count[19]
.sym 41681 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 41683 btn_up_count_SB_DFFER_Q_E
.sym 41692 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I2[15]
.sym 41700 btn_up_i_SB_LUT4_I0_O[17]
.sym 41703 btn_up_i_SB_LUT4_I0_O[20]
.sym 41707 btn_up_i_SB_LUT4_I0_O[16]
.sym 41709 btn_up_i_SB_LUT4_I0_O[18]
.sym 41710 btn_up_i_SB_LUT4_I0_O[19]
.sym 41712 btn_up_i_SB_LUT4_I0_O[21]
.sym 41713 btn_up_i_SB_LUT4_I0_O[22]
.sym 41722 btn_up_i_SB_LUT4_I0_O[23]
.sym 41729 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I2[16]
.sym 41731 btn_up_i_SB_LUT4_I0_O[16]
.sym 41735 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I2[17]
.sym 41738 btn_up_i_SB_LUT4_I0_O[17]
.sym 41741 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I2[18]
.sym 41743 btn_up_i_SB_LUT4_I0_O[18]
.sym 41747 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I2[19]
.sym 41749 btn_up_i_SB_LUT4_I0_O[19]
.sym 41753 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I2[20]
.sym 41756 btn_up_i_SB_LUT4_I0_O[20]
.sym 41759 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I2[21]
.sym 41761 btn_up_i_SB_LUT4_I0_O[21]
.sym 41765 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I2[22]
.sym 41768 btn_up_i_SB_LUT4_I0_O[22]
.sym 41771 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I2[23]
.sym 41773 btn_up_i_SB_LUT4_I0_O[23]
.sym 41779 btn_dwn_count[4]
.sym 41780 btn_dwn_count[5]
.sym 41784 btn_dwn_count[2]
.sym 41786 btn_dwn_count[3]
.sym 41791 btn_up_i$SB_IO_IN
.sym 41801 btn_up_i$SB_IO_IN
.sym 41815 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I2[23]
.sym 41822 btn_up_i_SB_LUT4_I0_O[24]
.sym 41825 btn_up_i_SB_LUT4_I0_O[27]
.sym 41827 btn_up_i$SB_IO_IN
.sym 41829 $PACKER_VCC_NET
.sym 41831 btn_up_i_SB_LUT4_I0_O[25]
.sym 41832 btn_up_i_SB_LUT4_I0_O[26]
.sym 41834 btn_up_i_SB_LUT4_I0_O[28]
.sym 41835 btn_up_i_SB_LUT4_I0_O[29]
.sym 41852 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I2[24]
.sym 41855 btn_up_i_SB_LUT4_I0_O[24]
.sym 41858 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I2[25]
.sym 41860 btn_up_i_SB_LUT4_I0_O[25]
.sym 41864 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I2[26]
.sym 41866 btn_up_i_SB_LUT4_I0_O[26]
.sym 41870 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I2[27]
.sym 41873 btn_up_i_SB_LUT4_I0_O[27]
.sym 41876 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I2[28]
.sym 41878 btn_up_i_SB_LUT4_I0_O[28]
.sym 41882 $nextpnr_ICESTORM_LC_73$I3
.sym 41884 btn_up_i_SB_LUT4_I0_O[29]
.sym 41888 $nextpnr_ICESTORM_LC_73$COUT
.sym 41891 $PACKER_VCC_NET
.sym 41892 $nextpnr_ICESTORM_LC_73$I3
.sym 41895 btn_up_i$SB_IO_IN
.sym 41898 $nextpnr_ICESTORM_LC_73$COUT
.sym 41902 btn_dwn_count[8]
.sym 41903 btn_dwn_count[10]
.sym 41905 btn_dwn_count[15]
.sym 41906 btn_dwn_count[9]
.sym 41907 btn_dwn_count[13]
.sym 41908 btn_dwn_count[11]
.sym 41909 btn_dwn_count[12]
.sym 42025 btn_dwn_count[23]
.sym 42026 btn_dwn_count[19]
.sym 42027 btn_dwn_count[22]
.sym 42028 btn_dwn_count[20]
.sym 42029 btn_dwn_count[21]
.sym 42030 btn_dwn_count[18]
.sym 42031 btn_dwn_count[17]
.sym 42037 $PACKER_VCC_NET
.sym 42151 btn_dwn_count[26]
.sym 42173 y_paddle_l[7]
.sym 42174 y_ball[4]
.sym 42175 y_ball[2]
.sym 42177 y_ball[6]
.sym 42183 y_paddle_l[2]
.sym 42190 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_9_I2[0]
.sym 42191 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_9_I2[0]
.sym 42194 y_paddle_l[6]
.sym 42199 y_paddle_l[3]
.sym 42200 y_paddle_l[2]
.sym 42201 y_paddle_l[5]
.sym 42203 y_paddle_l[7]
.sym 42208 y_paddle_l[1]
.sym 42213 y_paddle_l[4]
.sym 42215 y_paddle_l[0]
.sym 42221 $nextpnr_ICESTORM_LC_95$O
.sym 42223 y_paddle_l[0]
.sym 42227 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 42230 y_paddle_l[1]
.sym 42233 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 42234 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_9_I2[0]
.sym 42236 y_paddle_l[2]
.sym 42237 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 42239 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 42240 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_9_I2[0]
.sym 42242 y_paddle_l[3]
.sym 42243 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 42245 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 42246 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_9_I2[0]
.sym 42247 y_paddle_l[4]
.sym 42249 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 42251 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 42252 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_9_I2[0]
.sym 42254 y_paddle_l[5]
.sym 42255 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 42257 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 42258 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_9_I2[0]
.sym 42259 y_paddle_l[6]
.sym 42261 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 42263 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 42264 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_9_I2[0]
.sym 42266 y_paddle_l[7]
.sym 42267 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 42294 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[29]
.sym 42295 y_paddle_l[5]
.sym 42299 y_ball[3]
.sym 42301 y_ball[7]
.sym 42303 y_ball[5]
.sym 42307 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 42312 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[1]
.sym 42313 y_paddle_l[9]
.sym 42314 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_7_I1[0]
.sym 42315 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_6_I1[1]
.sym 42317 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_4_I1[0]
.sym 42318 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_3_I1[0]
.sym 42319 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_2_I1[0]
.sym 42322 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_7_I1[1]
.sym 42323 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_6_I1[0]
.sym 42325 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_4_I1[1]
.sym 42326 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_3_I1[1]
.sym 42327 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_2_I1[1]
.sym 42330 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_9_I2[0]
.sym 42331 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[3]
.sym 42332 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 42336 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[0]
.sym 42343 y_paddle_l[8]
.sym 42344 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 42345 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_9_I2[0]
.sym 42347 y_paddle_l[8]
.sym 42348 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 42351 y_paddle_l[9]
.sym 42352 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_9_I2[0]
.sym 42354 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 42357 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_6_I1[0]
.sym 42358 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_6_I1[1]
.sym 42359 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 42360 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[3]
.sym 42363 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_7_I1[1]
.sym 42364 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 42365 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[3]
.sym 42366 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_7_I1[0]
.sym 42369 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_4_I1[1]
.sym 42370 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[3]
.sym 42371 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 42372 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_4_I1[0]
.sym 42375 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_3_I1[1]
.sym 42376 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 42377 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[3]
.sym 42378 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_3_I1[0]
.sym 42381 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_2_I1[1]
.sym 42382 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[3]
.sym 42383 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 42384 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_2_I1[0]
.sym 42387 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[0]
.sym 42388 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[1]
.sym 42389 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[3]
.sym 42390 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 42392 px_clk_$glb_clk
.sym 42393 reset_ni_SB_LUT4_I3_O_$glb_sr
.sym 42408 y_paddle_l[6]
.sym 42419 y_paddle_l[3]
.sym 42421 y_paddle_l[2]
.sym 42425 y_paddle_l[6]
.sym 42438 y_paddle_l[2]
.sym 42440 y_paddle_l[6]
.sym 42441 y_paddle_l[7]
.sym 42445 y_paddle_l[3]
.sym 42447 y_paddle_l[5]
.sym 42454 y_paddle_l[1]
.sym 42455 $PACKER_VCC_NET
.sym 42459 y_paddle_l[4]
.sym 42461 y_paddle_l[0]
.sym 42463 $PACKER_VCC_NET
.sym 42467 $nextpnr_ICESTORM_LC_81$O
.sym 42469 y_paddle_l[0]
.sym 42473 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 42475 $PACKER_VCC_NET
.sym 42476 y_paddle_l[1]
.sym 42479 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 42481 y_paddle_l[2]
.sym 42482 $PACKER_VCC_NET
.sym 42483 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 42485 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 42487 $PACKER_VCC_NET
.sym 42488 y_paddle_l[3]
.sym 42489 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 42491 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 42493 y_paddle_l[4]
.sym 42494 $PACKER_VCC_NET
.sym 42495 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 42497 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 42499 $PACKER_VCC_NET
.sym 42500 y_paddle_l[5]
.sym 42501 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 42503 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 42505 y_paddle_l[6]
.sym 42506 $PACKER_VCC_NET
.sym 42507 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 42509 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 42511 y_paddle_l[7]
.sym 42512 $PACKER_VCC_NET
.sym 42513 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 42553 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 42559 y_paddle_l[4]
.sym 42563 y_paddle_l[0]
.sym 42564 y_paddle_l[2]
.sym 42565 y_paddle_l[9]
.sym 42567 y_paddle_l[5]
.sym 42570 y_paddle_l[7]
.sym 42572 y_paddle_l[8]
.sym 42573 y_paddle_l[1]
.sym 42578 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 42579 y_paddle_l[3]
.sym 42583 $PACKER_VCC_NET
.sym 42585 y_paddle_l[6]
.sym 42587 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 42590 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[9]
.sym 42592 y_paddle_l[8]
.sym 42593 $PACKER_VCC_NET
.sym 42594 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 42598 $PACKER_VCC_NET
.sym 42599 y_paddle_l[9]
.sym 42600 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[9]
.sym 42609 y_paddle_l[8]
.sym 42610 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 42611 y_paddle_l[7]
.sym 42612 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 42615 y_paddle_l[1]
.sym 42616 y_paddle_l[4]
.sym 42617 y_paddle_l[2]
.sym 42618 y_paddle_l[0]
.sym 42621 y_paddle_l[3]
.sym 42622 y_paddle_l[6]
.sym 42623 y_paddle_l[9]
.sym 42624 y_paddle_l[5]
.sym 42665 y_ball[6]
.sym 42669 $PACKER_VCC_NET
.sym 42671 y_ball[4]
.sym 42674 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[5]
.sym 42675 y_ball[2]
.sym 42789 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[9]
.sym 42790 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[0]
.sym 42795 y_ball[5]
.sym 42796 y_ball[3]
.sym 42798 y_ball[7]
.sym 42888 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2[2]
.sym 42890 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[1]
.sym 42891 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[1]
.sym 42893 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[0]
.sym 42910 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[4]
.sym 42912 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[5]
.sym 42917 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_6_O[3]
.sym 42919 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2[0]
.sym 42921 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[5]
.sym 42935 y_ball[6]
.sym 42941 y_ball[4]
.sym 42944 $PACKER_VCC_NET
.sym 42945 y_ball[2]
.sym 42948 y_ball[1]
.sym 42953 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[0]
.sym 42955 y_ball[5]
.sym 42956 y_ball[3]
.sym 42958 y_ball[7]
.sym 42959 $nextpnr_ICESTORM_LC_85$O
.sym 42961 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[0]
.sym 42965 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[2]
.sym 42968 y_ball[1]
.sym 42971 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[3]
.sym 42973 $PACKER_VCC_NET
.sym 42974 y_ball[2]
.sym 42975 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[2]
.sym 42977 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[4]
.sym 42979 y_ball[3]
.sym 42980 $PACKER_VCC_NET
.sym 42981 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[3]
.sym 42983 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[5]
.sym 42985 y_ball[4]
.sym 42987 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[4]
.sym 42989 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[6]
.sym 42992 y_ball[5]
.sym 42993 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[5]
.sym 42995 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[7]
.sym 42997 y_ball[6]
.sym 42999 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[6]
.sym 43001 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[8]
.sym 43003 y_ball[7]
.sym 43005 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[7]
.sym 43009 y_paddle_r[7]
.sym 43010 y_paddle_r[0]
.sym 43011 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2[3]
.sym 43012 y_paddle_r[8]
.sym 43013 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[1]
.sym 43014 y_paddle_r[5]
.sym 43015 y_paddle_r[1]
.sym 43016 y_paddle_r[6]
.sym 43023 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[10]
.sym 43033 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[6]
.sym 43034 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[2]
.sym 43035 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[7]
.sym 43036 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[3]
.sym 43038 y_paddle_r[1]
.sym 43040 y_paddle_r[6]
.sym 43041 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[8]
.sym 43042 y_paddle_r[7]
.sym 43044 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[7]
.sym 43045 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[8]
.sym 43050 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[5]
.sym 43053 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[3]
.sym 43054 y_paddle_r[3]
.sym 43055 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[5]
.sym 43056 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[10]
.sym 43057 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[7]
.sym 43058 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[8]
.sym 43059 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[7]
.sym 43060 y_paddle_r[4]
.sym 43062 y_ball[9]
.sym 43064 y_paddle_r[2]
.sym 43066 y_paddle_r[7]
.sym 43069 y_ball[8]
.sym 43072 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2[2]
.sym 43073 $PACKER_VCC_NET
.sym 43074 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[8]
.sym 43075 y_paddle_r[0]
.sym 43076 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2[3]
.sym 43077 y_paddle_r[8]
.sym 43080 y_paddle_r[1]
.sym 43082 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[9]
.sym 43084 y_ball[8]
.sym 43086 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[8]
.sym 43088 $nextpnr_ICESTORM_LC_86$I3
.sym 43091 y_ball[9]
.sym 43092 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[9]
.sym 43094 $nextpnr_ICESTORM_LC_86$COUT
.sym 43096 $PACKER_VCC_NET
.sym 43098 $nextpnr_ICESTORM_LC_86$I3
.sym 43101 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[8]
.sym 43102 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[10]
.sym 43103 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[8]
.sym 43104 $nextpnr_ICESTORM_LC_86$COUT
.sym 43107 y_paddle_r[3]
.sym 43108 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2[3]
.sym 43109 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2[2]
.sym 43110 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[3]
.sym 43113 y_paddle_r[2]
.sym 43114 y_paddle_r[0]
.sym 43115 y_paddle_r[1]
.sym 43116 y_paddle_r[8]
.sym 43119 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[5]
.sym 43120 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[5]
.sym 43121 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[7]
.sym 43122 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[7]
.sym 43125 y_paddle_r[4]
.sym 43126 y_paddle_r[7]
.sym 43134 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I2[2]
.sym 43135 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_6_O[3]
.sym 43136 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2[0]
.sym 43137 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[5]
.sym 43138 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[6]
.sym 43139 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[7]
.sym 43144 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[8]
.sym 43145 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[7]
.sym 43146 y_paddle_r[4]
.sym 43147 y_paddle_r[8]
.sym 43149 y_paddle_r[6]
.sym 43150 y_paddle_r[3]
.sym 43151 y_paddle_r[7]
.sym 43152 y_paddle_r[2]
.sym 43154 y_paddle_r[9]
.sym 43156 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[8]
.sym 43157 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[10]
.sym 43158 y_paddle_r[8]
.sym 43159 $PACKER_VCC_NET
.sym 43160 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[8]
.sym 43164 y_paddle_r[1]
.sym 43166 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[5]
.sym 43176 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 43177 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 43178 y_paddle_r[5]
.sym 43179 y_paddle_r[1]
.sym 43180 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[2]
.sym 43182 y_paddle_r[0]
.sym 43185 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[1]
.sym 43186 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[0]
.sym 43188 y_paddle_r[6]
.sym 43191 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[3]
.sym 43196 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 43199 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[0]
.sym 43204 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 43206 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 43207 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 43208 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 43209 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 43213 y_paddle_r[1]
.sym 43218 y_paddle_r[6]
.sym 43227 y_paddle_r[0]
.sym 43231 y_paddle_r[5]
.sym 43236 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[0]
.sym 43239 y_paddle_r[0]
.sym 43245 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[0]
.sym 43248 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[2]
.sym 43249 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[3]
.sym 43250 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[1]
.sym 43251 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[0]
.sym 43255 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[8]
.sym 43256 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[9]
.sym 43257 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[6]
.sym 43258 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[2]
.sym 43259 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[5]
.sym 43260 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I2_SB_CARRY_CO_I1[4]
.sym 43261 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[8]
.sym 43262 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[0]
.sym 43267 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 43271 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[1]
.sym 43275 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[0]
.sym 43281 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[9]
.sym 43283 y_paddle_r[9]
.sym 43285 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[6]
.sym 43286 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[0]
.sym 43289 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[8]
.sym 43290 y_paddle_r[5]
.sym 43296 y_paddle_r[3]
.sym 43297 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[1]
.sym 43299 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[0]
.sym 43300 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[1]
.sym 43301 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I2_SB_CARRY_CO_I1[5]
.sym 43302 y_ball_SB_DFFER_Q_9_D[0]
.sym 43303 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I2_SB_CARRY_CO_I1[7]
.sym 43304 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[2]
.sym 43305 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[6]
.sym 43306 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[3]
.sym 43309 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[4]
.sym 43311 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[5]
.sym 43313 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I2_SB_CARRY_CO_I1[6]
.sym 43314 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[7]
.sym 43317 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I2_SB_CARRY_CO_I1[4]
.sym 43321 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[2]
.sym 43328 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I2[0]
.sym 43330 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[0]
.sym 43331 y_ball_SB_DFFER_Q_9_D[0]
.sym 43334 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I2[1]
.sym 43336 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[1]
.sym 43337 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[1]
.sym 43340 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I2[2]
.sym 43342 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[2]
.sym 43343 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[2]
.sym 43346 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I2[3]
.sym 43348 y_paddle_r[3]
.sym 43349 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[3]
.sym 43352 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I2[4]
.sym 43354 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I2_SB_CARRY_CO_I1[4]
.sym 43355 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[4]
.sym 43358 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I2[5]
.sym 43360 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[5]
.sym 43361 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I2_SB_CARRY_CO_I1[5]
.sym 43364 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I2[6]
.sym 43366 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I2_SB_CARRY_CO_I1[6]
.sym 43367 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[6]
.sym 43370 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I2[7]
.sym 43372 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[7]
.sym 43373 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I2_SB_CARRY_CO_I1[7]
.sym 43378 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 43379 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I2_SB_CARRY_CO_I1[6]
.sym 43380 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[3]
.sym 43382 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 43397 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[4]
.sym 43414 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I2[7]
.sym 43420 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[10]
.sym 43423 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[7]
.sym 43424 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[8]
.sym 43425 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I2_SB_CARRY_CO_I1[8]
.sym 43429 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[5]
.sym 43432 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[8]
.sym 43433 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[9]
.sym 43435 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I2_SB_CARRY_CO_I1[10]
.sym 43439 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I2_SB_CARRY_CO_I1[9]
.sym 43442 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[9]
.sym 43451 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I2[8]
.sym 43453 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[8]
.sym 43454 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I2_SB_CARRY_CO_I1[8]
.sym 43457 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I2[9]
.sym 43459 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I2_SB_CARRY_CO_I1[9]
.sym 43460 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[9]
.sym 43463 $nextpnr_ICESTORM_LC_13$I3
.sym 43465 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[10]
.sym 43466 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I2_SB_CARRY_CO_I1[10]
.sym 43473 $nextpnr_ICESTORM_LC_13$I3
.sym 43479 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[9]
.sym 43482 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[5]
.sym 43490 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[8]
.sym 43497 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[7]
.sym 43514 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[10]
.sym 43544 y_paddle_r[9]
.sym 43545 y_paddle_r[8]
.sym 43546 y_paddle_r[4]
.sym 43547 y_paddle_r[7]
.sym 43552 y_paddle_r[3]
.sym 43553 y_paddle_r[6]
.sym 43560 y_paddle_r[5]
.sym 43565 $PACKER_VCC_NET
.sym 43573 $PACKER_VCC_NET
.sym 43574 $nextpnr_ICESTORM_LC_89$O
.sym 43576 y_paddle_r[3]
.sym 43580 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 43582 y_paddle_r[4]
.sym 43586 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 43588 $PACKER_VCC_NET
.sym 43589 y_paddle_r[5]
.sym 43590 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 43592 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 43594 y_paddle_r[6]
.sym 43596 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 43598 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 43600 y_paddle_r[7]
.sym 43602 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 43604 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 43607 y_paddle_r[8]
.sym 43608 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 43610 $nextpnr_ICESTORM_LC_90$I3
.sym 43613 y_paddle_r[9]
.sym 43614 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 43616 $nextpnr_ICESTORM_LC_90$COUT
.sym 43618 $PACKER_VCC_NET
.sym 43620 $nextpnr_ICESTORM_LC_90$I3
.sym 43660 $nextpnr_ICESTORM_LC_90$COUT
.sym 43701 $nextpnr_ICESTORM_LC_90$COUT
.sym 45406 btn_up_i_SB_LUT4_I0_O[13]
.sym 45434 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 45458 btn_up_i_SB_LUT4_I0_O[13]
.sym 45459 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 45485 px_clk_$glb_clk
.sym 45486 reset_ni_SB_LUT4_I3_O_$glb_sr
.sym 45489 btn_dwn_count[7]
.sym 45491 btn_dwn_count[6]
.sym 45510 btn_up_i_SB_LUT4_I0_O[13]
.sym 45550 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 45558 btn_up_i_SB_LUT4_I0_O[17]
.sym 45603 btn_up_i_SB_LUT4_I0_O[17]
.sym 45606 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 45608 px_clk_$glb_clk
.sym 45609 reset_ni_SB_LUT4_I3_O_$glb_sr
.sym 45611 btn_dwn_count[1]
.sym 45612 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[0]
.sym 45613 btn_dwn_i_SB_LUT4_I0_O[1]
.sym 45614 btn_dwn_i_SB_LUT4_I0_O[2]
.sym 45615 btn_dwn_i_SB_LUT4_I0_O[3]
.sym 45616 btn_dwn_i_SB_LUT4_I0_O[4]
.sym 45617 btn_dwn_i_SB_LUT4_I0_O[5]
.sym 45669 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[0]
.sym 45671 btn_dwn_i_SB_LUT4_I0_O[2]
.sym 45678 btn_dwn_i_SB_LUT4_I0_O[1]
.sym 45680 btn_dwn_i_SB_LUT4_I0_O[3]
.sym 45682 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[29]
.sym 45684 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[29]
.sym 45686 btn_dwn_i_SB_LUT4_I0_O[2]
.sym 45691 btn_dwn_i_SB_LUT4_I0_O[3]
.sym 45693 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[29]
.sym 45715 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[0]
.sym 45717 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[29]
.sym 45727 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[29]
.sym 45729 btn_dwn_i_SB_LUT4_I0_O[1]
.sym 45731 px_clk_$glb_clk
.sym 45732 reset_ni_SB_LUT4_I3_O_$glb_sr
.sym 45733 btn_dwn_i_SB_LUT4_I0_O[6]
.sym 45734 btn_dwn_i_SB_LUT4_I0_O[7]
.sym 45735 btn_dwn_i_SB_LUT4_I0_O[8]
.sym 45736 btn_dwn_i_SB_LUT4_I0_O[9]
.sym 45737 btn_dwn_i_SB_LUT4_I0_O[10]
.sym 45738 btn_dwn_i_SB_LUT4_I0_O[11]
.sym 45739 btn_dwn_i_SB_LUT4_I0_O[12]
.sym 45740 btn_dwn_i_SB_LUT4_I0_O[13]
.sym 45749 btn_dwn_i$SB_IO_IN
.sym 45756 btn_dwn_i$SB_IO_IN
.sym 45757 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[29]
.sym 45791 btn_dwn_i_SB_LUT4_I0_O[7]
.sym 45792 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[29]
.sym 45795 btn_dwn_i_SB_LUT4_I0_O[11]
.sym 45798 btn_dwn_i_SB_LUT4_I0_O[6]
.sym 45800 btn_dwn_i_SB_LUT4_I0_O[8]
.sym 45801 btn_dwn_i_SB_LUT4_I0_O[9]
.sym 45802 btn_dwn_i_SB_LUT4_I0_O[10]
.sym 45805 btn_dwn_i_SB_LUT4_I0_O[13]
.sym 45809 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[29]
.sym 45810 btn_dwn_i_SB_LUT4_I0_O[6]
.sym 45815 btn_dwn_i_SB_LUT4_I0_O[8]
.sym 45816 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[29]
.sym 45826 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[29]
.sym 45828 btn_dwn_i_SB_LUT4_I0_O[13]
.sym 45831 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[29]
.sym 45832 btn_dwn_i_SB_LUT4_I0_O[7]
.sym 45837 btn_dwn_i_SB_LUT4_I0_O[11]
.sym 45840 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[29]
.sym 45843 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[29]
.sym 45845 btn_dwn_i_SB_LUT4_I0_O[9]
.sym 45849 btn_dwn_i_SB_LUT4_I0_O[10]
.sym 45852 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[29]
.sym 45854 px_clk_$glb_clk
.sym 45855 reset_ni_SB_LUT4_I3_O_$glb_sr
.sym 45856 btn_dwn_i_SB_LUT4_I0_O[14]
.sym 45857 btn_dwn_i_SB_LUT4_I0_O[15]
.sym 45858 btn_dwn_i_SB_LUT4_I0_O[16]
.sym 45859 btn_dwn_i_SB_LUT4_I0_O[17]
.sym 45860 btn_dwn_i_SB_LUT4_I0_O[18]
.sym 45861 btn_dwn_i_SB_LUT4_I0_O[19]
.sym 45862 btn_dwn_i_SB_LUT4_I0_O[20]
.sym 45863 btn_dwn_i_SB_LUT4_I0_O[21]
.sym 45868 btn_dwn_i$SB_IO_IN
.sym 45869 btn_dwn_i_SB_LUT4_I0_O[12]
.sym 45871 btn_dwn_i$SB_IO_IN
.sym 45914 btn_dwn_i_SB_LUT4_I0_O[15]
.sym 45915 btn_dwn_i_SB_LUT4_I0_O[16]
.sym 45917 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[29]
.sym 45919 btn_dwn_i_SB_LUT4_I0_O[20]
.sym 45920 btn_dwn_i_SB_LUT4_I0_O[21]
.sym 45924 btn_dwn_i_SB_LUT4_I0_O[17]
.sym 45925 btn_dwn_i_SB_LUT4_I0_O[18]
.sym 45926 btn_dwn_i_SB_LUT4_I0_O[19]
.sym 45930 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[29]
.sym 45933 btn_dwn_i_SB_LUT4_I0_O[21]
.sym 45937 btn_dwn_i_SB_LUT4_I0_O[17]
.sym 45939 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[29]
.sym 45942 btn_dwn_i_SB_LUT4_I0_O[20]
.sym 45944 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[29]
.sym 45948 btn_dwn_i_SB_LUT4_I0_O[18]
.sym 45951 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[29]
.sym 45954 btn_dwn_i_SB_LUT4_I0_O[19]
.sym 45956 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[29]
.sym 45961 btn_dwn_i_SB_LUT4_I0_O[16]
.sym 45963 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[29]
.sym 45968 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[29]
.sym 45969 btn_dwn_i_SB_LUT4_I0_O[15]
.sym 45977 px_clk_$glb_clk
.sym 45978 reset_ni_SB_LUT4_I3_O_$glb_sr
.sym 45979 btn_dwn_i_SB_LUT4_I0_O[22]
.sym 45980 btn_dwn_i_SB_LUT4_I0_O[23]
.sym 45981 btn_dwn_i_SB_LUT4_I0_O[24]
.sym 45982 btn_dwn_i_SB_LUT4_I0_O[25]
.sym 45983 btn_dwn_i_SB_LUT4_I0_O[26]
.sym 45984 btn_dwn_i_SB_LUT4_I0_O[27]
.sym 45985 btn_dwn_i_SB_LUT4_I0_O[28]
.sym 45986 btn_dwn_i_SB_LUT4_I0_O[29]
.sym 45992 btn_dwn_count[16]
.sym 45996 btn_dwn_i$SB_IO_IN
.sym 46001 btn_dwn_i$SB_IO_IN
.sym 46032 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[29]
.sym 46046 btn_dwn_i_SB_LUT4_I0_O[24]
.sym 46071 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[29]
.sym 46073 btn_dwn_i_SB_LUT4_I0_O[24]
.sym 46100 px_clk_$glb_clk
.sym 46101 reset_ni_SB_LUT4_I3_O_$glb_sr
.sym 46102 btn_dwn_count[29]
.sym 46103 btn_dwn_count[27]
.sym 46104 btn_dwn_count[24]
.sym 46106 btn_dwn_count[28]
.sym 46107 btn_dwn_count[25]
.sym 46108 btn_dwn_count[31]
.sym 46109 btn_dwn_count[30]
.sym 46114 btn_dwn_i$SB_IO_IN
.sym 46115 btn_dwn_i$SB_IO_IN
.sym 46372 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 46495 $PACKER_VCC_NET
.sym 46500 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[4]
.sym 46596 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I3[2]
.sym 46598 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I3[3]
.sym 46600 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2[3]
.sym 46620 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[7]
.sym 46623 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 46625 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 46627 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[2]
.sym 46639 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 46641 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[6]
.sym 46643 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[7]
.sym 46644 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 46649 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 46656 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2[0]
.sym 46658 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[5]
.sym 46662 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_6_O[3]
.sym 46667 $nextpnr_ICESTORM_LC_19$O
.sym 46670 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 46673 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 46676 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 46679 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 46682 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 46685 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 46687 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_6_O[3]
.sym 46691 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 46693 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2[0]
.sym 46697 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 46700 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[5]
.sym 46703 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 46706 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[6]
.sym 46709 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 46712 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[7]
.sym 46717 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I3[5]
.sym 46719 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I3[6]
.sym 46721 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I3[7]
.sym 46723 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I3[8]
.sym 46737 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[6]
.sym 46739 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[7]
.sym 46741 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I3[2]
.sym 46753 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 46760 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[8]
.sym 46765 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[0]
.sym 46769 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[3]
.sym 46773 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[10]
.sym 46774 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[1]
.sym 46776 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 46777 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 46780 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[9]
.sym 46787 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[1]
.sym 46788 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_6_O[3]
.sym 46790 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 46793 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[8]
.sym 46796 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[9]
.sym 46798 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[9]
.sym 46803 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[10]
.sym 46804 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[0]
.sym 46805 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[1]
.sym 46806 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[9]
.sym 46816 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 46821 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_6_O[3]
.sym 46822 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[3]
.sym 46823 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 46824 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[1]
.sym 46836 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 46840 y_paddle_r[9]
.sym 46841 y_paddle_r[4]
.sym 46842 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 46843 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 46844 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[2]
.sym 46846 y_paddle_r[3]
.sym 46847 y_paddle_r[2]
.sym 46854 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[8]
.sym 46861 $PACKER_VCC_NET
.sym 46864 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 46866 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[9]
.sym 46867 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[3]
.sym 46868 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[6]
.sym 46871 y_paddle_r[2]
.sym 46872 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[5]
.sym 46873 y_paddle_r[9]
.sym 46875 y_paddle_r[4]
.sym 46881 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I3[5]
.sym 46883 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I3[6]
.sym 46885 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[1]
.sym 46887 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I3[8]
.sym 46888 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[0]
.sym 46889 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[6]
.sym 46891 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2[2]
.sym 46892 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[7]
.sym 46893 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I3[7]
.sym 46894 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[5]
.sym 46895 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[6]
.sym 46896 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[7]
.sym 46897 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[8]
.sym 46898 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[5]
.sym 46901 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[4]
.sym 46902 y_paddle_r[5]
.sym 46903 y_paddle_r[3]
.sym 46905 y_paddle_r[9]
.sym 46906 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[4]
.sym 46907 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 46908 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 46909 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[8]
.sym 46910 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[6]
.sym 46911 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[6]
.sym 46912 y_paddle_r[6]
.sym 46914 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[7]
.sym 46915 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2[2]
.sym 46916 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[7]
.sym 46917 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I3[7]
.sym 46920 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2[2]
.sym 46922 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 46926 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[4]
.sym 46927 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[6]
.sym 46928 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[4]
.sym 46929 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[6]
.sym 46932 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2[2]
.sym 46933 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I3[8]
.sym 46934 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[8]
.sym 46935 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[8]
.sym 46938 y_paddle_r[6]
.sym 46939 y_paddle_r[9]
.sym 46940 y_paddle_r[3]
.sym 46941 y_paddle_r[5]
.sym 46944 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2[2]
.sym 46945 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I3[5]
.sym 46946 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[5]
.sym 46947 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[5]
.sym 46950 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[1]
.sym 46951 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[0]
.sym 46952 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 46953 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2[2]
.sym 46956 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2[2]
.sym 46957 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I3[6]
.sym 46958 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[6]
.sym 46959 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[6]
.sym 46961 px_clk_$glb_clk
.sym 46962 reset_ni_SB_LUT4_I3_O_$glb_sr
.sym 46964 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[4]
.sym 46969 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 46975 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[6]
.sym 46977 y_paddle_r[5]
.sym 46979 y_paddle_r[0]
.sym 46980 y_paddle_r[2]
.sym 46982 y_paddle_r[9]
.sym 46984 y_paddle_r[4]
.sym 46987 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[4]
.sym 46988 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[8]
.sym 46990 y_paddle_r[8]
.sym 46994 y_paddle_r[5]
.sym 46996 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[6]
.sym 46997 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[9]
.sym 47004 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 47005 y_paddle_r[4]
.sym 47009 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 47010 y_paddle_r[1]
.sym 47011 y_paddle_r[6]
.sym 47012 y_paddle_r[7]
.sym 47013 y_paddle_r[0]
.sym 47017 y_paddle_r[5]
.sym 47018 y_paddle_r[3]
.sym 47019 y_paddle_r[2]
.sym 47036 $nextpnr_ICESTORM_LC_70$O
.sym 47039 y_paddle_r[0]
.sym 47042 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[2]
.sym 47044 y_paddle_r[1]
.sym 47048 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[3]
.sym 47051 y_paddle_r[2]
.sym 47052 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[2]
.sym 47054 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 47055 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 47057 y_paddle_r[3]
.sym 47058 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[3]
.sym 47060 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[5]
.sym 47061 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 47062 y_paddle_r[4]
.sym 47064 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 47066 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[6]
.sym 47067 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 47068 y_paddle_r[5]
.sym 47070 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[5]
.sym 47072 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[7]
.sym 47073 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 47074 y_paddle_r[6]
.sym 47076 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[6]
.sym 47078 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[8]
.sym 47079 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 47081 y_paddle_r[7]
.sym 47082 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[7]
.sym 47086 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2]
.sym 47087 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[3]
.sym 47088 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O[8]
.sym 47089 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[9]
.sym 47090 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[7]
.sym 47091 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O[5]
.sym 47092 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[4]
.sym 47093 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 47103 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[5]
.sym 47107 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[4]
.sym 47111 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[7]
.sym 47122 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[8]
.sym 47127 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[8]
.sym 47128 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[4]
.sym 47129 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I2[2]
.sym 47132 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[5]
.sym 47133 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[6]
.sym 47135 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[2]
.sym 47137 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[3]
.sym 47141 y_paddle_r[2]
.sym 47143 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 47146 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[2]
.sym 47148 y_paddle_r[9]
.sym 47150 y_paddle_r[8]
.sym 47156 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 47159 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[9]
.sym 47160 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 47161 y_paddle_r[8]
.sym 47163 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[8]
.sym 47166 y_paddle_r[9]
.sym 47167 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 47169 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[9]
.sym 47172 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[6]
.sym 47178 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[2]
.sym 47179 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 47180 y_paddle_r[2]
.sym 47181 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I2[2]
.sym 47187 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[5]
.sym 47192 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[4]
.sym 47196 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[8]
.sym 47202 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[3]
.sym 47203 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 47204 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[2]
.sym 47205 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 47210 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_6_O[4]
.sym 47211 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_6_O[5]
.sym 47212 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_6_O[6]
.sym 47213 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_6_O[7]
.sym 47214 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_6_O[8]
.sym 47215 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_6_O[9]
.sym 47216 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_6_O[10]
.sym 47223 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[7]
.sym 47232 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[8]
.sym 47250 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2]
.sym 47258 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[10]
.sym 47261 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[5]
.sym 47262 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 47264 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[9]
.sym 47265 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 47266 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 47269 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[6]
.sym 47272 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_6_O[9]
.sym 47276 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_6_O[5]
.sym 47281 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_6_O[10]
.sym 47283 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_6_O[9]
.sym 47284 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[9]
.sym 47285 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[5]
.sym 47286 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_6_O[5]
.sym 47291 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[6]
.sym 47295 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 47296 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 47297 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 47307 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2]
.sym 47309 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_6_O[10]
.sym 47310 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[10]
.sym 47332 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O[10]
.sym 47354 $PACKER_VCC_NET
.sym 48685 $PACKER_GND_NET
.sym 48810 px_clk
.sym 48823 $PACKER_GND_NET
.sym 48882 reset_ni$SB_IO_IN
.sym 48900 reset_ni$SB_IO_IN
.sym 48910 reset_ni_SB_LUT4_I3_O
.sym 48940 reset_ni$SB_IO_IN
.sym 49049 reset_ni$SB_IO_IN
.sym 49221 btn_dwn_count_SB_DFFER_Q_E
.sym 49226 btn_dwn_count_SB_DFFER_Q_E
.sym 49227 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[29]
.sym 49318 btn_dwn_count[0]
.sym 49351 btn_dwn_count[0]
.sym 49365 btn_dwn_i_SB_LUT4_I0_O[4]
.sym 49374 btn_dwn_i_SB_LUT4_I0_O[5]
.sym 49387 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[29]
.sym 49406 btn_dwn_i_SB_LUT4_I0_O[5]
.sym 49407 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[29]
.sym 49416 btn_dwn_i_SB_LUT4_I0_O[4]
.sym 49417 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[29]
.sym 49439 px_clk_$glb_clk
.sym 49440 reset_ni_SB_LUT4_I3_O_$glb_sr
.sym 49482 btn_dwn_count[4]
.sym 49486 btn_dwn_count[6]
.sym 49489 btn_dwn_count[3]
.sym 49490 btn_dwn_count[0]
.sym 49491 btn_dwn_count[5]
.sym 49492 btn_dwn_count[7]
.sym 49493 btn_dwn_count_SB_DFFER_Q_E
.sym 49494 btn_dwn_i$SB_IO_IN
.sym 49495 btn_dwn_count[2]
.sym 49497 btn_dwn_i$SB_IO_IN
.sym 49499 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[29]
.sym 49507 btn_dwn_count[1]
.sym 49511 btn_dwn_count[0]
.sym 49514 $nextpnr_ICESTORM_LC_102$O
.sym 49516 btn_dwn_count[0]
.sym 49520 btn_dwn_i_SB_LUT4_I0_I3[2]
.sym 49521 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[29]
.sym 49522 btn_dwn_count[1]
.sym 49524 btn_dwn_count[0]
.sym 49526 btn_dwn_i_SB_LUT4_I0_I3[3]
.sym 49527 btn_dwn_i$SB_IO_IN
.sym 49529 btn_dwn_count[2]
.sym 49530 btn_dwn_i_SB_LUT4_I0_I3[2]
.sym 49532 btn_dwn_i_SB_LUT4_I0_I3[4]
.sym 49533 btn_dwn_i$SB_IO_IN
.sym 49535 btn_dwn_count[3]
.sym 49536 btn_dwn_i_SB_LUT4_I0_I3[3]
.sym 49538 btn_dwn_i_SB_LUT4_I0_I3[5]
.sym 49539 btn_dwn_i$SB_IO_IN
.sym 49541 btn_dwn_count[4]
.sym 49542 btn_dwn_i_SB_LUT4_I0_I3[4]
.sym 49544 btn_dwn_i_SB_LUT4_I0_I3[6]
.sym 49545 btn_dwn_i$SB_IO_IN
.sym 49546 btn_dwn_count[5]
.sym 49548 btn_dwn_i_SB_LUT4_I0_I3[5]
.sym 49550 btn_dwn_i_SB_LUT4_I0_I3[7]
.sym 49551 btn_dwn_i$SB_IO_IN
.sym 49553 btn_dwn_count[6]
.sym 49554 btn_dwn_i_SB_LUT4_I0_I3[6]
.sym 49556 btn_dwn_i_SB_LUT4_I0_I3[8]
.sym 49557 btn_dwn_i$SB_IO_IN
.sym 49559 btn_dwn_count[7]
.sym 49560 btn_dwn_i_SB_LUT4_I0_I3[7]
.sym 49561 btn_dwn_count_SB_DFFER_Q_E
.sym 49562 px_clk_$glb_clk
.sym 49563 reset_ni_SB_LUT4_I3_O_$glb_sr
.sym 49600 btn_dwn_i_SB_LUT4_I0_I3[8]
.sym 49605 btn_dwn_count[14]
.sym 49606 btn_dwn_count[10]
.sym 49608 btn_dwn_count[15]
.sym 49609 btn_dwn_count[9]
.sym 49610 btn_dwn_count[13]
.sym 49611 btn_dwn_count[11]
.sym 49613 btn_dwn_count[8]
.sym 49618 btn_dwn_i$SB_IO_IN
.sym 49619 btn_dwn_i$SB_IO_IN
.sym 49620 btn_dwn_count[12]
.sym 49637 btn_dwn_i_SB_LUT4_I0_I3[9]
.sym 49638 btn_dwn_i$SB_IO_IN
.sym 49639 btn_dwn_count[8]
.sym 49641 btn_dwn_i_SB_LUT4_I0_I3[8]
.sym 49643 btn_dwn_i_SB_LUT4_I0_I3[10]
.sym 49644 btn_dwn_i$SB_IO_IN
.sym 49645 btn_dwn_count[9]
.sym 49647 btn_dwn_i_SB_LUT4_I0_I3[9]
.sym 49649 btn_dwn_i_SB_LUT4_I0_I3[11]
.sym 49650 btn_dwn_i$SB_IO_IN
.sym 49651 btn_dwn_count[10]
.sym 49653 btn_dwn_i_SB_LUT4_I0_I3[10]
.sym 49655 btn_dwn_i_SB_LUT4_I0_I3[12]
.sym 49656 btn_dwn_i$SB_IO_IN
.sym 49657 btn_dwn_count[11]
.sym 49659 btn_dwn_i_SB_LUT4_I0_I3[11]
.sym 49661 btn_dwn_i_SB_LUT4_I0_I3[13]
.sym 49662 btn_dwn_i$SB_IO_IN
.sym 49664 btn_dwn_count[12]
.sym 49665 btn_dwn_i_SB_LUT4_I0_I3[12]
.sym 49667 btn_dwn_i_SB_LUT4_I0_I3[14]
.sym 49668 btn_dwn_i$SB_IO_IN
.sym 49670 btn_dwn_count[13]
.sym 49671 btn_dwn_i_SB_LUT4_I0_I3[13]
.sym 49673 btn_dwn_i_SB_LUT4_I0_I3[15]
.sym 49674 btn_dwn_i$SB_IO_IN
.sym 49676 btn_dwn_count[14]
.sym 49677 btn_dwn_i_SB_LUT4_I0_I3[14]
.sym 49679 btn_dwn_i_SB_LUT4_I0_I3[16]
.sym 49680 btn_dwn_i$SB_IO_IN
.sym 49682 btn_dwn_count[15]
.sym 49683 btn_dwn_i_SB_LUT4_I0_I3[15]
.sym 49709 btn_dwn_count[14]
.sym 49711 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[29]
.sym 49713 btn_dwn_count_SB_DFFER_Q_E
.sym 49723 btn_dwn_i_SB_LUT4_I0_I3[16]
.sym 49728 btn_dwn_count[23]
.sym 49731 btn_dwn_count[20]
.sym 49732 btn_dwn_count[16]
.sym 49733 btn_dwn_i$SB_IO_IN
.sym 49734 btn_dwn_i$SB_IO_IN
.sym 49737 btn_dwn_count[19]
.sym 49738 btn_dwn_count[22]
.sym 49740 btn_dwn_count[21]
.sym 49741 btn_dwn_count[18]
.sym 49742 btn_dwn_count[17]
.sym 49760 btn_dwn_i_SB_LUT4_I0_I3[17]
.sym 49761 btn_dwn_i$SB_IO_IN
.sym 49763 btn_dwn_count[16]
.sym 49764 btn_dwn_i_SB_LUT4_I0_I3[16]
.sym 49766 btn_dwn_i_SB_LUT4_I0_I3[18]
.sym 49767 btn_dwn_i$SB_IO_IN
.sym 49769 btn_dwn_count[17]
.sym 49770 btn_dwn_i_SB_LUT4_I0_I3[17]
.sym 49772 btn_dwn_i_SB_LUT4_I0_I3[19]
.sym 49773 btn_dwn_i$SB_IO_IN
.sym 49775 btn_dwn_count[18]
.sym 49776 btn_dwn_i_SB_LUT4_I0_I3[18]
.sym 49778 btn_dwn_i_SB_LUT4_I0_I3[20]
.sym 49779 btn_dwn_i$SB_IO_IN
.sym 49780 btn_dwn_count[19]
.sym 49782 btn_dwn_i_SB_LUT4_I0_I3[19]
.sym 49784 btn_dwn_i_SB_LUT4_I0_I3[21]
.sym 49785 btn_dwn_i$SB_IO_IN
.sym 49786 btn_dwn_count[20]
.sym 49788 btn_dwn_i_SB_LUT4_I0_I3[20]
.sym 49790 btn_dwn_i_SB_LUT4_I0_I3[22]
.sym 49791 btn_dwn_i$SB_IO_IN
.sym 49793 btn_dwn_count[21]
.sym 49794 btn_dwn_i_SB_LUT4_I0_I3[21]
.sym 49796 btn_dwn_i_SB_LUT4_I0_I3[23]
.sym 49797 btn_dwn_i$SB_IO_IN
.sym 49798 btn_dwn_count[22]
.sym 49800 btn_dwn_i_SB_LUT4_I0_I3[22]
.sym 49802 btn_dwn_i_SB_LUT4_I0_I3[24]
.sym 49803 btn_dwn_i$SB_IO_IN
.sym 49804 btn_dwn_count[23]
.sym 49806 btn_dwn_i_SB_LUT4_I0_I3[23]
.sym 49816 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[29]
.sym 49817 btn_dwn_count_SB_DFFER_Q_E
.sym 49822 btn_dwn_i_SB_LUT4_I0_O[14]
.sym 49839 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[29]
.sym 49846 btn_dwn_i_SB_LUT4_I0_I3[24]
.sym 49853 btn_dwn_count[24]
.sym 49854 btn_dwn_count[26]
.sym 49855 btn_dwn_i$SB_IO_IN
.sym 49856 btn_dwn_i$SB_IO_IN
.sym 49857 btn_dwn_count[31]
.sym 49858 btn_dwn_count[30]
.sym 49859 btn_dwn_count[29]
.sym 49860 btn_dwn_count[27]
.sym 49863 btn_dwn_count[28]
.sym 49864 btn_dwn_count[25]
.sym 49883 btn_dwn_i_SB_LUT4_I0_I3[25]
.sym 49884 btn_dwn_i$SB_IO_IN
.sym 49886 btn_dwn_count[24]
.sym 49887 btn_dwn_i_SB_LUT4_I0_I3[24]
.sym 49889 btn_dwn_i_SB_LUT4_I0_I3[26]
.sym 49890 btn_dwn_i$SB_IO_IN
.sym 49891 btn_dwn_count[25]
.sym 49893 btn_dwn_i_SB_LUT4_I0_I3[25]
.sym 49895 btn_dwn_i_SB_LUT4_I0_I3[27]
.sym 49896 btn_dwn_i$SB_IO_IN
.sym 49897 btn_dwn_count[26]
.sym 49899 btn_dwn_i_SB_LUT4_I0_I3[26]
.sym 49901 btn_dwn_i_SB_LUT4_I0_I3[28]
.sym 49902 btn_dwn_i$SB_IO_IN
.sym 49903 btn_dwn_count[27]
.sym 49905 btn_dwn_i_SB_LUT4_I0_I3[27]
.sym 49907 btn_dwn_i_SB_LUT4_I0_I3[29]
.sym 49908 btn_dwn_i$SB_IO_IN
.sym 49909 btn_dwn_count[28]
.sym 49911 btn_dwn_i_SB_LUT4_I0_I3[28]
.sym 49913 btn_dwn_i_SB_LUT4_I0_I3[30]
.sym 49914 btn_dwn_i$SB_IO_IN
.sym 49916 btn_dwn_count[29]
.sym 49917 btn_dwn_i_SB_LUT4_I0_I3[29]
.sym 49919 btn_dwn_i_SB_LUT4_I0_I3[31]
.sym 49920 btn_dwn_i$SB_IO_IN
.sym 49921 btn_dwn_count[30]
.sym 49923 btn_dwn_i_SB_LUT4_I0_I3[30]
.sym 49926 btn_dwn_i$SB_IO_IN
.sym 49927 btn_dwn_count[31]
.sym 49929 btn_dwn_i_SB_LUT4_I0_I3[31]
.sym 49946 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[29]
.sym 49974 btn_dwn_i_SB_LUT4_I0_O[22]
.sym 49977 btn_dwn_i_SB_LUT4_I0_O[25]
.sym 49980 btn_dwn_i_SB_LUT4_I0_O[28]
.sym 49981 btn_dwn_i_SB_LUT4_I0_O[29]
.sym 49983 btn_dwn_i_SB_LUT4_I0_O[23]
.sym 49986 btn_dwn_i_SB_LUT4_I0_O[26]
.sym 49987 btn_dwn_i_SB_LUT4_I0_O[27]
.sym 49988 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[29]
.sym 50008 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[29]
.sym 50009 btn_dwn_i_SB_LUT4_I0_O[27]
.sym 50013 btn_dwn_i_SB_LUT4_I0_O[25]
.sym 50015 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[29]
.sym 50021 btn_dwn_i_SB_LUT4_I0_O[22]
.sym 50022 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[29]
.sym 50032 btn_dwn_i_SB_LUT4_I0_O[26]
.sym 50034 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[29]
.sym 50037 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[29]
.sym 50040 btn_dwn_i_SB_LUT4_I0_O[23]
.sym 50044 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[29]
.sym 50046 btn_dwn_i_SB_LUT4_I0_O[29]
.sym 50049 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[29]
.sym 50050 btn_dwn_i_SB_LUT4_I0_O[28]
.sym 50054 px_clk_$glb_clk
.sym 50055 reset_ni_SB_LUT4_I3_O_$glb_sr
.sym 50468 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[3]
.sym 50470 $PACKER_VCC_NET
.sym 50475 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[4]
.sym 50478 $PACKER_VCC_NET
.sym 50482 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[2]
.sym 50494 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[1]
.sym 50497 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[0]
.sym 50498 $nextpnr_ICESTORM_LC_22$O
.sym 50501 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[0]
.sym 50504 $nextpnr_ICESTORM_LC_23$I3
.sym 50506 $PACKER_VCC_NET
.sym 50507 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[1]
.sym 50510 $nextpnr_ICESTORM_LC_23$COUT
.sym 50512 $PACKER_VCC_NET
.sym 50514 $nextpnr_ICESTORM_LC_23$I3
.sym 50516 $nextpnr_ICESTORM_LC_24$I3
.sym 50518 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[2]
.sym 50519 $PACKER_VCC_NET
.sym 50522 $nextpnr_ICESTORM_LC_24$COUT
.sym 50524 $PACKER_VCC_NET
.sym 50526 $nextpnr_ICESTORM_LC_24$I3
.sym 50528 $nextpnr_ICESTORM_LC_25$I3
.sym 50530 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[3]
.sym 50531 $PACKER_VCC_NET
.sym 50534 $nextpnr_ICESTORM_LC_25$COUT
.sym 50536 $PACKER_VCC_NET
.sym 50538 $nextpnr_ICESTORM_LC_25$I3
.sym 50540 $nextpnr_ICESTORM_LC_26$I3
.sym 50542 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[4]
.sym 50543 $PACKER_VCC_NET
.sym 50564 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[3]
.sym 50577 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I3[3]
.sym 50581 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2[3]
.sym 50582 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 50584 $nextpnr_ICESTORM_LC_26$I3
.sym 50591 $PACKER_VCC_NET
.sym 50599 $PACKER_VCC_NET
.sym 50602 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[8]
.sym 50609 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[5]
.sym 50613 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[6]
.sym 50617 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[7]
.sym 50621 $nextpnr_ICESTORM_LC_26$COUT
.sym 50623 $PACKER_VCC_NET
.sym 50625 $nextpnr_ICESTORM_LC_26$I3
.sym 50627 $nextpnr_ICESTORM_LC_27$I3
.sym 50629 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[5]
.sym 50630 $PACKER_VCC_NET
.sym 50633 $nextpnr_ICESTORM_LC_27$COUT
.sym 50636 $PACKER_VCC_NET
.sym 50637 $nextpnr_ICESTORM_LC_27$I3
.sym 50639 $nextpnr_ICESTORM_LC_28$I3
.sym 50641 $PACKER_VCC_NET
.sym 50642 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[6]
.sym 50645 $nextpnr_ICESTORM_LC_28$COUT
.sym 50648 $PACKER_VCC_NET
.sym 50649 $nextpnr_ICESTORM_LC_28$I3
.sym 50651 $nextpnr_ICESTORM_LC_29$I3
.sym 50653 $PACKER_VCC_NET
.sym 50654 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[7]
.sym 50657 $nextpnr_ICESTORM_LC_29$COUT
.sym 50659 $PACKER_VCC_NET
.sym 50661 $nextpnr_ICESTORM_LC_29$I3
.sym 50663 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I3[9]
.sym 50665 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[8]
.sym 50666 $PACKER_VCC_NET
.sym 50690 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[8]
.sym 50699 y_paddle_r[3]
.sym 50703 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[7]
.sym 50707 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I3[9]
.sym 50716 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I3[2]
.sym 50718 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 50721 y_paddle_r[0]
.sym 50724 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[2]
.sym 50726 y_paddle_r[1]
.sym 50730 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[3]
.sym 50731 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_6_O[3]
.sym 50732 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2[0]
.sym 50734 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[9]
.sym 50737 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I3[3]
.sym 50738 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2[2]
.sym 50739 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[9]
.sym 50740 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[4]
.sym 50741 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2[3]
.sym 50742 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 50745 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[9]
.sym 50746 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2[2]
.sym 50747 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[9]
.sym 50748 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I3[9]
.sym 50751 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2[2]
.sym 50752 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2[3]
.sym 50753 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[4]
.sym 50754 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2[0]
.sym 50758 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 50759 y_paddle_r[0]
.sym 50763 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 50764 y_paddle_r[0]
.sym 50765 y_paddle_r[1]
.sym 50769 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 50781 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[3]
.sym 50782 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2[2]
.sym 50783 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I3[3]
.sym 50784 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_6_O[3]
.sym 50787 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[2]
.sym 50788 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 50789 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2[2]
.sym 50790 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I3[2]
.sym 50792 px_clk_$glb_clk
.sym 50793 reset_ni_SB_LUT4_I3_O_$glb_sr
.sym 50806 y_paddle_r[9]
.sym 50810 y_paddle_r[4]
.sym 50822 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[1]
.sym 50823 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[3]
.sym 50825 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[6]
.sym 50826 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[2]
.sym 50827 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[7]
.sym 50829 y_paddle_r[2]
.sym 50837 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I2[2]
.sym 50842 y_paddle_r[2]
.sym 50844 y_paddle_r[4]
.sym 50849 y_paddle_r[3]
.sym 50859 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 50876 y_paddle_r[3]
.sym 50877 y_paddle_r[4]
.sym 50904 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I2[2]
.sym 50905 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 50907 y_paddle_r[2]
.sym 50920 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[10]
.sym 50921 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O[7]
.sym 50922 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O[6]
.sym 50924 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O[4]
.sym 50941 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O[10]
.sym 50942 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[9]
.sym 50945 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[8]
.sym 50959 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_6_O[4]
.sym 50962 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_6_O[7]
.sym 50963 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_6_O[8]
.sym 50967 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[9]
.sym 50968 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_6_O[5]
.sym 50969 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_6_O[6]
.sym 50970 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[8]
.sym 50973 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[7]
.sym 50977 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_6_O[3]
.sym 50979 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[4]
.sym 50981 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[7]
.sym 50985 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[6]
.sym 50986 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2[0]
.sym 50991 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[6]
.sym 50992 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_6_O[4]
.sym 50993 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_6_O[6]
.sym 50994 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[4]
.sym 50997 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_6_O[3]
.sym 51006 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_6_O[8]
.sym 51010 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[9]
.sym 51016 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[7]
.sym 51023 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_6_O[5]
.sym 51028 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2[0]
.sym 51033 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_6_O[8]
.sym 51034 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_6_O[7]
.sym 51035 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[8]
.sym 51036 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[7]
.sym 51047 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O[9]
.sym 51082 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[3]
.sym 51090 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[3]
.sym 51092 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[9]
.sym 51093 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[7]
.sym 51094 $PACKER_VCC_NET
.sym 51095 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[4]
.sym 51099 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[6]
.sym 51103 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[8]
.sym 51109 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[5]
.sym 51113 $nextpnr_ICESTORM_LC_103$O
.sym 51115 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[3]
.sym 51119 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_6_O_SB_LUT4_O_I3[2]
.sym 51122 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[4]
.sym 51123 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[3]
.sym 51125 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_6_O_SB_LUT4_O_I3[3]
.sym 51127 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[5]
.sym 51128 $PACKER_VCC_NET
.sym 51129 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_6_O_SB_LUT4_O_I3[2]
.sym 51131 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_6_O_SB_LUT4_O_I3[4]
.sym 51133 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[6]
.sym 51135 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_6_O_SB_LUT4_O_I3[3]
.sym 51137 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_6_O_SB_LUT4_O_I3[5]
.sym 51139 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[7]
.sym 51141 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_6_O_SB_LUT4_O_I3[4]
.sym 51143 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_6_O_SB_LUT4_O_I3[6]
.sym 51145 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[8]
.sym 51147 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_6_O_SB_LUT4_O_I3[5]
.sym 51149 $nextpnr_ICESTORM_LC_104$I3
.sym 51152 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[9]
.sym 51153 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_6_O_SB_LUT4_O_I3[6]
.sym 51155 $nextpnr_ICESTORM_LC_104$COUT
.sym 51157 $PACKER_VCC_NET
.sym 51159 $nextpnr_ICESTORM_LC_104$I3
.sym 51199 $nextpnr_ICESTORM_LC_104$COUT
.sym 51240 $nextpnr_ICESTORM_LC_104$COUT
.sym 52651 $PACKER_VCC_NET
.sym 52683 px_clk
.sym 52703 px_clk
.sym 52711 px_clk
.sym 52713 reset_ni_SB_LUT4_I3_O
.sym 52733 reset_ni_SB_LUT4_I3_O
.sym 52793 reset_ni$SB_IO_IN
.sym 52829 reset_ni$SB_IO_IN
.sym 53183 $PACKER_VCC_NET
.sym 53194 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[29]
.sym 53198 btn_dwn_count[0]
.sym 53201 btn_dwn_count_SB_DFFER_Q_E
.sym 53225 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[29]
.sym 53226 btn_dwn_count[0]
.sym 53269 btn_dwn_count_SB_DFFER_Q_E
.sym 53270 px_clk_$glb_clk
.sym 53271 reset_ni_SB_LUT4_I3_O_$glb_sr
.sym 53317 btn_dwn_i_SB_LUT4_I0_O[2]
.sym 53318 btn_dwn_i_SB_LUT4_I0_O[3]
.sym 53323 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[0]
.sym 53324 btn_dwn_i_SB_LUT4_I0_O[1]
.sym 53327 btn_dwn_i_SB_LUT4_I0_O[4]
.sym 53328 btn_dwn_i_SB_LUT4_I0_O[5]
.sym 53329 btn_dwn_i_SB_LUT4_I0_O[6]
.sym 53338 btn_dwn_i_SB_LUT4_I0_O[7]
.sym 53343 $PACKER_VCC_NET
.sym 53345 $nextpnr_ICESTORM_LC_75$O
.sym 53347 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[0]
.sym 53351 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[1]
.sym 53353 btn_dwn_i_SB_LUT4_I0_O[1]
.sym 53357 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[2]
.sym 53359 $PACKER_VCC_NET
.sym 53360 btn_dwn_i_SB_LUT4_I0_O[2]
.sym 53363 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[3]
.sym 53366 btn_dwn_i_SB_LUT4_I0_O[3]
.sym 53369 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[4]
.sym 53371 btn_dwn_i_SB_LUT4_I0_O[4]
.sym 53375 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[5]
.sym 53377 btn_dwn_i_SB_LUT4_I0_O[5]
.sym 53378 $PACKER_VCC_NET
.sym 53381 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[6]
.sym 53383 $PACKER_VCC_NET
.sym 53384 btn_dwn_i_SB_LUT4_I0_O[6]
.sym 53387 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[7]
.sym 53389 btn_dwn_i_SB_LUT4_I0_O[7]
.sym 53390 $PACKER_VCC_NET
.sym 53395 btn_dwn_count[14]
.sym 53431 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[7]
.sym 53438 btn_dwn_i_SB_LUT4_I0_O[8]
.sym 53441 btn_dwn_i_SB_LUT4_I0_O[11]
.sym 53442 btn_dwn_i_SB_LUT4_I0_O[12]
.sym 53443 btn_dwn_i_SB_LUT4_I0_O[13]
.sym 53447 btn_dwn_i_SB_LUT4_I0_O[9]
.sym 53448 btn_dwn_i_SB_LUT4_I0_O[10]
.sym 53452 btn_dwn_i_SB_LUT4_I0_O[14]
.sym 53461 btn_dwn_i_SB_LUT4_I0_O[15]
.sym 53465 $PACKER_VCC_NET
.sym 53468 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[8]
.sym 53471 btn_dwn_i_SB_LUT4_I0_O[8]
.sym 53474 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[9]
.sym 53476 btn_dwn_i_SB_LUT4_I0_O[9]
.sym 53480 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[10]
.sym 53482 btn_dwn_i_SB_LUT4_I0_O[10]
.sym 53486 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[11]
.sym 53488 $PACKER_VCC_NET
.sym 53489 btn_dwn_i_SB_LUT4_I0_O[11]
.sym 53492 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[12]
.sym 53495 btn_dwn_i_SB_LUT4_I0_O[12]
.sym 53498 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[13]
.sym 53500 $PACKER_VCC_NET
.sym 53501 btn_dwn_i_SB_LUT4_I0_O[13]
.sym 53504 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[14]
.sym 53507 btn_dwn_i_SB_LUT4_I0_O[14]
.sym 53510 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[15]
.sym 53512 btn_dwn_i_SB_LUT4_I0_O[15]
.sym 53520 btn_dwn_count[16]
.sym 53543 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[29]
.sym 53554 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[15]
.sym 53562 btn_dwn_i_SB_LUT4_I0_O[17]
.sym 53564 btn_dwn_i_SB_LUT4_I0_O[19]
.sym 53566 btn_dwn_i_SB_LUT4_I0_O[21]
.sym 53569 btn_dwn_i_SB_LUT4_I0_O[16]
.sym 53571 btn_dwn_i_SB_LUT4_I0_O[18]
.sym 53573 btn_dwn_i_SB_LUT4_I0_O[20]
.sym 53583 btn_dwn_i_SB_LUT4_I0_O[22]
.sym 53584 btn_dwn_i_SB_LUT4_I0_O[23]
.sym 53591 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[16]
.sym 53593 btn_dwn_i_SB_LUT4_I0_O[16]
.sym 53597 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[17]
.sym 53600 btn_dwn_i_SB_LUT4_I0_O[17]
.sym 53603 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[18]
.sym 53605 btn_dwn_i_SB_LUT4_I0_O[18]
.sym 53609 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[19]
.sym 53612 btn_dwn_i_SB_LUT4_I0_O[19]
.sym 53615 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[20]
.sym 53617 btn_dwn_i_SB_LUT4_I0_O[20]
.sym 53621 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[21]
.sym 53624 btn_dwn_i_SB_LUT4_I0_O[21]
.sym 53627 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[22]
.sym 53629 btn_dwn_i_SB_LUT4_I0_O[22]
.sym 53633 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[23]
.sym 53635 btn_dwn_i_SB_LUT4_I0_O[23]
.sym 53675 $PACKER_VCC_NET
.sym 53677 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[23]
.sym 53682 $PACKER_VCC_NET
.sym 53684 btn_dwn_i_SB_LUT4_I0_O[24]
.sym 53685 btn_dwn_i_SB_LUT4_I0_O[25]
.sym 53687 btn_dwn_i_SB_LUT4_I0_O[27]
.sym 53688 btn_dwn_i_SB_LUT4_I0_O[28]
.sym 53694 btn_dwn_i_SB_LUT4_I0_O[26]
.sym 53697 btn_dwn_i_SB_LUT4_I0_O[29]
.sym 53698 btn_dwn_i$SB_IO_IN
.sym 53714 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[24]
.sym 53717 btn_dwn_i_SB_LUT4_I0_O[24]
.sym 53720 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[25]
.sym 53723 btn_dwn_i_SB_LUT4_I0_O[25]
.sym 53726 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[26]
.sym 53728 btn_dwn_i_SB_LUT4_I0_O[26]
.sym 53732 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[27]
.sym 53735 btn_dwn_i_SB_LUT4_I0_O[27]
.sym 53738 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[28]
.sym 53741 btn_dwn_i_SB_LUT4_I0_O[28]
.sym 53744 $nextpnr_ICESTORM_LC_76$I3
.sym 53746 btn_dwn_i_SB_LUT4_I0_O[29]
.sym 53750 $nextpnr_ICESTORM_LC_76$COUT
.sym 53753 $PACKER_VCC_NET
.sym 53754 $nextpnr_ICESTORM_LC_76$I3
.sym 53758 btn_dwn_i$SB_IO_IN
.sym 53760 $nextpnr_ICESTORM_LC_76$COUT
.sym 54655 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[10]
.sym 54660 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[10]
.sym 54670 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O[7]
.sym 54672 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 54673 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O[4]
.sym 54678 y_ball_SB_DFFER_Q_9_D[0]
.sym 54679 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O[6]
.sym 54683 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[2]
.sym 54684 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 54685 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 54687 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O[5]
.sym 54690 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[7]
.sym 54691 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[3]
.sym 54693 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[5]
.sym 54694 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[3]
.sym 54695 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[1]
.sym 54696 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[6]
.sym 54697 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[4]
.sym 54698 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 54700 y_ball_SB_DFFER_Q_9_D[0]
.sym 54701 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 54704 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 54706 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[1]
.sym 54707 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 54710 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 54712 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[2]
.sym 54713 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 54716 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 54718 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[3]
.sym 54719 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[3]
.sym 54722 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[4]
.sym 54724 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O[4]
.sym 54725 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[4]
.sym 54728 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[5]
.sym 54730 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[5]
.sym 54731 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O[5]
.sym 54734 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[6]
.sym 54736 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[6]
.sym 54737 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O[6]
.sym 54740 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[7]
.sym 54742 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O[7]
.sym 54743 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[7]
.sym 54766 y_ball_SB_DFFER_Q_9_D[0]
.sym 54784 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[7]
.sym 54791 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O[8]
.sym 54804 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O[9]
.sym 54806 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_6_O[4]
.sym 54808 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_6_O[6]
.sym 54810 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[8]
.sym 54813 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[9]
.sym 54814 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O[10]
.sym 54815 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[10]
.sym 54817 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_6_O[7]
.sym 54821 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[8]
.sym 54823 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[8]
.sym 54824 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O[8]
.sym 54827 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[9]
.sym 54829 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O[9]
.sym 54830 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[9]
.sym 54833 $nextpnr_ICESTORM_LC_74$I3
.sym 54835 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[10]
.sym 54836 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O[10]
.sym 54843 $nextpnr_ICESTORM_LC_74$I3
.sym 54847 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_6_O[7]
.sym 54852 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_6_O[6]
.sym 54864 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_6_O[4]
.sym 54926 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_6_O[9]
.sym 54989 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_6_O[9]
.sym 56509 green_o[0]$SB_IO_OUT
.sym 56518 green_o[0]$SB_IO_OUT
.sym 56527 green_o[0]$SB_IO_OUT
.sym 56543 green_o[0]$SB_IO_OUT
.sym 56876 btn_up_i$SB_IO_IN
.sym 56888 btn_dwn_i$SB_IO_IN
.sym 57004 btn_dwn_i$SB_IO_IN
.sym 57010 btn_dwn_i$SB_IO_IN
.sym 57114 btn_up_i$SB_IO_IN
.sym 57128 btn_dwn_i$SB_IO_IN
.sym 57249 btn_dwn_i$SB_IO_IN
.sym 57255 btn_dwn_i$SB_IO_IN
.sym 57286 btn_dwn_i_SB_LUT4_I0_O[12]
.sym 57287 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[29]
.sym 57300 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[29]
.sym 57301 btn_dwn_i_SB_LUT4_I0_O[12]
.sym 57346 px_clk_$glb_clk
.sym 57347 reset_ni_SB_LUT4_I3_O_$glb_sr
.sym 57405 btn_dwn_i_SB_LUT4_I0_O[14]
.sym 57419 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[29]
.sym 57436 btn_dwn_i_SB_LUT4_I0_O[14]
.sym 57437 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[29]
.sym 57469 px_clk_$glb_clk
.sym 57470 reset_ni_SB_LUT4_I3_O_$glb_sr
.sym 57481 $PACKER_VCC_NET
.sym 60523 reset_ni$SB_IO_IN
.sym 60550 btn_dwn_i$SB_IO_IN
.sym 60597 reset_ni$SB_IO_IN
.sym 60706 btn_dwn_i$SB_IO_IN
.sym 60832 btn_dwn_i$SB_IO_IN
.sym 60945 btn_dwn_i$SB_IO_IN
.sym 64173 $PACKER_GND_NET
.sym 64174 $PACKER_GND_NET
.sym 64191 $PACKER_GND_NET
.sym 64262 reset_ni$SB_IO_IN
.sym 67999 $PACKER_VCC_NET
.sym 68005 $PACKER_VCC_NET
.sym 68009 green_o[0]$SB_IO_OUT
.sym 68022 green_o[0]$SB_IO_OUT
.sym 68025 $PACKER_VCC_NET
.sym 72018 btn_dwn_i$SB_IO_IN
.sym 72048 btn_dwn_i$SB_IO_IN
.sym 72065 btn_dwn_i$SB_IO_IN
.sym 72074 btn_dwn_i$SB_IO_IN
.sym 72078 btn_dwn_i$SB_IO_IN
.sym 72199 btn_up_i$SB_IO_IN
.sym 72448 btn_up_i$SB_IO_IN
.sym 82880 btn_up_i$SB_IO_IN
.sym 82910 btn_up_i$SB_IO_IN
.sym 82945 btn_up_i$SB_IO_IN
.sym 103426 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3[0]
.sym 103431 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 103434 $PACKER_VCC_NET
.sym 103435 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 103439 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 103443 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 103446 $PACKER_VCC_NET
.sym 103447 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 103450 $PACKER_VCC_NET
.sym 103451 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 103454 $PACKER_VCC_NET
.sym 103455 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 103459 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 103463 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 103467 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[10]
.sym 103470 $PACKER_VCC_NET
.sym 103471 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[11]
.sym 103475 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[12]
.sym 103478 $PACKER_VCC_NET
.sym 103479 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[13]
.sym 103483 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[14]
.sym 103487 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[15]
.sym 103491 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[16]
.sym 103495 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[17]
.sym 103499 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[18]
.sym 103503 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[19]
.sym 103507 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[20]
.sym 103511 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[21]
.sym 103515 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[22]
.sym 103519 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[23]
.sym 103523 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[24]
.sym 103527 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[25]
.sym 103531 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[26]
.sym 103535 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[27]
.sym 103539 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[28]
.sym 103543 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[29]
.sym 103548 x_ball_SB_DFFER_Q_E_SB_LUT4_O_I3[29]
.sym 103618 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_I3[0]
.sym 103623 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 103627 u_vga.vsync_d_SB_LUT4_O_I3[0]
.sym 103630 $PACKER_VCC_NET
.sym 103631 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 103635 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 103638 $PACKER_VCC_NET
.sym 103639 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 103642 $PACKER_VCC_NET
.sym 103643 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 103646 $PACKER_VCC_NET
.sym 103647 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 103650 $PACKER_VCC_NET
.sym 103651 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 103655 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 103660 $nextpnr_ICESTORM_LC_88$I3
.sym 103746 x_o[0]
.sym 103747 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[0]
.sym 103750 x_o[1]
.sym 103751 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[1]
.sym 103754 x_o[2]
.sym 103755 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[2]
.sym 103758 x_o[3]
.sym 103759 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[3]
.sym 103762 x_o[4]
.sym 103763 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[4]
.sym 103766 x_o[5]
.sym 103767 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[5]
.sym 103770 x_o[6]
.sym 103771 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[6]
.sym 103774 x_o[7]
.sym 103775 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[7]
.sym 103778 x_o[8]
.sym 103779 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[8]
.sym 103782 x_o[9]
.sym 103783 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[9]
.sym 103788 $nextpnr_ICESTORM_LC_16$I3
.sym 103792 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_CARRY_CO_CI[1]
.sym 103796 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 103799 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[9]
.sym 103800 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 103804 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 103808 x_ball[4]
.sym 103810 x_o[1]
.sym 103814 x_o[2]
.sym 103818 x_o[3]
.sym 103822 x_o[4]
.sym 103826 x_o[5]
.sym 103827 $PACKER_VCC_NET
.sym 103830 x_o[6]
.sym 103831 $PACKER_VCC_NET
.sym 103834 x_o[7]
.sym 103835 $PACKER_VCC_NET
.sym 103838 x_o[8]
.sym 103842 x_o[9]
.sym 103846 u_vga.hsync_d_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 103847 u_vga.hsync_d_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 103848 u_vga.hsync_d_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 103852 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[7]
.sym 103853 x_o[7]
.sym 103854 x_o[6]
.sym 103855 x_o[9]
.sym 103856 x_o[8]
.sym 103864 x_ball[8]
.sym 103868 x_ball[7]
.sym 103872 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1[1]
.sym 103873 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[7]
.sym 103874 x_o[9]
.sym 103875 x_o[5]
.sym 103876 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[3]
.sym 103877 x_o[0]
.sym 103878 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1[0]
.sym 103879 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 103880 x_o[6]
.sym 103881 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0[0]
.sym 103882 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0[1]
.sym 103883 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0[2]
.sym 103884 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0[3]
.sym 103885 x_o[1]
.sym 103886 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1[1]
.sym 103887 x_o[4]
.sym 103888 x_ball[4]
.sym 103892 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1[0]
.sym 103895 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 103896 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 103900 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[3]
.sym 103901 x_ball[8]
.sym 103902 x_o[8]
.sym 103903 x_o[2]
.sym 103904 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_CARRY_CO_CI[1]
.sym 103929 x_ball[7]
.sym 103930 x_o[7]
.sym 103931 x_o[3]
.sym 103932 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 103938 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1[0]
.sym 103942 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1[1]
.sym 103943 $PACKER_VCC_NET
.sym 103946 $PACKER_VCC_NET
.sym 103948 $nextpnr_ICESTORM_LC_56$I3
.sym 103950 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_CARRY_CO_CI[1]
.sym 103951 $PACKER_VCC_NET
.sym 103954 $PACKER_VCC_NET
.sym 103956 $nextpnr_ICESTORM_LC_57$I3
.sym 103958 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 103959 $PACKER_VCC_NET
.sym 103962 $PACKER_VCC_NET
.sym 103964 $nextpnr_ICESTORM_LC_58$I3
.sym 103966 x_ball[4]
.sym 103967 $PACKER_VCC_NET
.sym 103970 $PACKER_VCC_NET
.sym 103972 $nextpnr_ICESTORM_LC_59$I3
.sym 103974 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[3]
.sym 103975 $PACKER_VCC_NET
.sym 103978 $PACKER_VCC_NET
.sym 103980 $nextpnr_ICESTORM_LC_60$I3
.sym 103982 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2[6]
.sym 103983 $PACKER_VCC_NET
.sym 103986 $PACKER_VCC_NET
.sym 103988 $nextpnr_ICESTORM_LC_61$I3
.sym 103990 x_ball[7]
.sym 103991 $PACKER_VCC_NET
.sym 103994 $PACKER_VCC_NET
.sym 103996 $nextpnr_ICESTORM_LC_62$I3
.sym 103998 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2[8]
.sym 103999 $PACKER_VCC_NET
.sym 104004 $nextpnr_ICESTORM_LC_63$I3
.sym 104007 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2[3]
.sym 104008 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 104009 x_ball_SB_DFFER_Q_D_SB_LUT4_O_I0[0]
.sym 104010 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_CARRY_I0_CO[6]
.sym 104011 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2[6]
.sym 104012 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[6]
.sym 104015 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2[3]
.sym 104016 x_ball[8]
.sym 104017 x_ball_SB_DFFER_Q_D_SB_LUT4_O_I0[0]
.sym 104018 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_CARRY_I0_CO[5]
.sym 104019 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[3]
.sym 104020 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[5]
.sym 104021 x_ball_SB_DFFER_Q_D_SB_LUT4_O_I0[0]
.sym 104022 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_CARRY_I0_CO[7]
.sym 104023 x_ball[7]
.sym 104024 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[7]
.sym 104029 x_ball_SB_DFFER_Q_D_SB_LUT4_O_I0[0]
.sym 104030 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_CARRY_I0_CO[8]
.sym 104031 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2[8]
.sym 104032 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[8]
.sym 104324 u_pll.locked
.sym 104388 time_count[4]
.sym 104392 time_count[8]
.sym 104396 time_count[6]
.sym 104400 time_count[3]
.sym 104404 time_count[7]
.sym 104408 time_count[5]
.sym 104412 time_count[9]
.sym 104416 time_count[2]
.sym 104420 time_count[13]
.sym 104424 time_count[16]
.sym 104428 time_count[17]
.sym 104432 time_count[11]
.sym 104436 time_count[12]
.sym 104440 time_count[15]
.sym 104444 time_count[14]
.sym 104448 time_count[10]
.sym 104452 time_count[20]
.sym 104456 time_count[19]
.sym 104464 time_count[23]
.sym 104468 time_count[24]
.sym 104472 time_count[18]
.sym 104476 time_count[22]
.sym 104480 time_count[21]
.sym 104484 time_count[30]
.sym 104488 time_count[29]
.sym 104492 time_count[28]
.sym 104496 time_count[25]
.sym 104500 time_count[26]
.sym 104504 time_count[27]
.sym 104508 time_count[31]
.sym 104546 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_I3[0]
.sym 104551 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 104555 u_vga.vsync_d_SB_LUT4_O_I3[0]
.sym 104559 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 104563 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 104566 $PACKER_VCC_NET
.sym 104567 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 104570 $PACKER_VCC_NET
.sym 104571 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 104574 $PACKER_VCC_NET
.sym 104575 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 104578 $PACKER_VCC_NET
.sym 104579 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 104583 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 104585 u_vga.vsync_d_SB_LUT4_O_I1[0]
.sym 104586 u_vga.vsync_d_SB_LUT4_O_I0[1]
.sym 104587 u_vga.vsync_d_SB_LUT4_O_I1[2]
.sym 104588 u_vga.vsync_d_SB_LUT4_O_I1[3]
.sym 104604 y_o[0]
.sym 104610 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_I3[0]
.sym 104615 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 104619 u_vga.vsync_d_SB_LUT4_O_I3[0]
.sym 104623 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 104627 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 104631 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 104635 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 104639 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 104643 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 104647 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 104652 $nextpnr_ICESTORM_LC_65$I3
.sym 104674 x_o[7]
.sym 104678 x_o[8]
.sym 104679 $PACKER_VCC_NET
.sym 104682 x_o[9]
.sym 104688 $nextpnr_ICESTORM_LC_79$I3
.sym 104706 x_o[0]
.sym 104709 u_vga.hsync_d_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 104711 x_o[1]
.sym 104712 x_o[0]
.sym 104713 u_vga.hsync_d_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 104715 x_o[2]
.sym 104716 u_vga.horizontal_counter_d_SB_LUT4_O_I3[2]
.sym 104717 u_vga.hsync_d_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 104719 x_o[3]
.sym 104720 u_vga.horizontal_counter_d_SB_LUT4_O_I3[3]
.sym 104721 u_vga.hsync_d_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 104723 x_o[4]
.sym 104724 u_vga.horizontal_counter_d_SB_LUT4_O_I3[4]
.sym 104725 u_vga.hsync_d_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 104727 x_o[5]
.sym 104728 u_vga.horizontal_counter_d_SB_LUT4_O_I3[5]
.sym 104729 u_vga.hsync_d_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 104731 x_o[6]
.sym 104732 u_vga.horizontal_counter_d_SB_LUT4_O_I3[6]
.sym 104733 u_vga.hsync_d_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 104735 x_o[7]
.sym 104736 u_vga.horizontal_counter_d_SB_LUT4_O_I3[7]
.sym 104737 u_vga.hsync_d_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 104739 x_o[8]
.sym 104740 u_vga.horizontal_counter_d_SB_LUT4_O_I3[8]
.sym 104741 u_vga.hsync_d_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 104743 x_o[9]
.sym 104744 u_vga.horizontal_counter_d_SB_LUT4_O_I3[9]
.sym 104770 x_o[0]
.sym 104771 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[0]
.sym 104774 x_o[1]
.sym 104775 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1[1]
.sym 104778 x_o[2]
.sym 104779 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_CARRY_CO_CI[1]
.sym 104782 x_o[3]
.sym 104783 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_LUT4_I3_O[3]
.sym 104786 x_o[4]
.sym 104787 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_LUT4_I3_O[4]
.sym 104790 x_o[5]
.sym 104791 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_LUT4_I3_O[5]
.sym 104794 x_o[6]
.sym 104795 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_LUT4_I3_O[6]
.sym 104798 x_o[7]
.sym 104799 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_LUT4_I3_O[7]
.sym 104802 x_o[8]
.sym 104803 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_LUT4_I3_O[8]
.sym 104806 x_o[9]
.sym 104807 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_LUT4_I3_O[9]
.sym 104811 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_LUT4_I3_O[10]
.sym 104816 $nextpnr_ICESTORM_LC_0$I3
.sym 104818 x_o[5]
.sym 104819 u_vga.hsync_d_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 104820 x_o[4]
.sym 104823 u_vga.hsync_d_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 104824 x_o[0]
.sym 104827 x_o[0]
.sym 104828 u_vga.hsync_d_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 104834 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_CARRY_CO_CI[1]
.sym 104839 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 104840 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_CARRY_CO_CI[1]
.sym 104842 $PACKER_VCC_NET
.sym 104843 x_ball[4]
.sym 104844 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_CARRY_CO_CI[2]
.sym 104847 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[3]
.sym 104848 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_CARRY_CO_CI[3]
.sym 104851 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 104852 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_CARRY_CO_CI[4]
.sym 104855 x_ball[7]
.sym 104856 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_CARRY_CO_CI[5]
.sym 104859 x_ball[8]
.sym 104860 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_CARRY_CO_CI[6]
.sym 104863 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[7]
.sym 104864 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_CARRY_CO_CI[7]
.sym 104868 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1[10]
.sym 104883 x_o[4]
.sym 104884 x_o[5]
.sym 104892 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1[0]
.sym 104901 x_ball_SB_DFFER_Q_D_SB_LUT4_O_I0[0]
.sym 104903 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1[1]
.sym 104904 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1[0]
.sym 104905 x_ball_SB_DFFER_Q_D_SB_LUT4_O_I0[0]
.sym 104906 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_CARRY_I0_CO[4]
.sym 104907 x_ball[4]
.sym 104908 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[4]
.sym 104913 x_ball_SB_DFFER_Q_D_SB_LUT4_O_I0[0]
.sym 104914 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_CARRY_I0_CO[3]
.sym 104915 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 104916 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[3]
.sym 104921 x_ball_SB_DFFER_Q_D_SB_LUT4_O_I0[0]
.sym 104922 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_CARRY_I0_CO[2]
.sym 104923 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_CARRY_CO_CI[1]
.sym 104924 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[2]
.sym 104930 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1[0]
.sym 104935 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1[1]
.sym 104938 $PACKER_VCC_NET
.sym 104940 $nextpnr_ICESTORM_LC_48$I3
.sym 104943 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_CARRY_CO_CI[1]
.sym 104946 $PACKER_VCC_NET
.sym 104948 $nextpnr_ICESTORM_LC_49$I3
.sym 104951 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 104954 $PACKER_VCC_NET
.sym 104956 $nextpnr_ICESTORM_LC_50$I3
.sym 104959 x_ball[4]
.sym 104962 $PACKER_VCC_NET
.sym 104964 $nextpnr_ICESTORM_LC_51$I3
.sym 104967 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[3]
.sym 104970 $PACKER_VCC_NET
.sym 104972 $nextpnr_ICESTORM_LC_52$I3
.sym 104975 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2[6]
.sym 104978 $PACKER_VCC_NET
.sym 104980 $nextpnr_ICESTORM_LC_53$I3
.sym 104983 x_ball[7]
.sym 104986 $PACKER_VCC_NET
.sym 104988 $nextpnr_ICESTORM_LC_54$I3
.sym 104991 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2[8]
.sym 104993 x_ball_SB_DFFER_Q_D_SB_LUT4_O_I0[0]
.sym 104994 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_CARRY_I0_CO[9]
.sym 104995 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[7]
.sym 104996 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_CARRY_I1_CO[9]
.sym 105340 time_count[0]
.sym 105346 time_count[0]
.sym 105351 time_count[1]
.sym 105352 time_count[0]
.sym 105355 time_count[2]
.sym 105356 time_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 105359 time_count[3]
.sym 105360 time_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 105363 time_count[4]
.sym 105364 time_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 105367 time_count[5]
.sym 105368 time_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 105371 time_count[6]
.sym 105372 time_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 105375 time_count[7]
.sym 105376 time_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 105379 time_count[8]
.sym 105380 time_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 105383 time_count[9]
.sym 105384 time_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 105387 time_count[10]
.sym 105388 time_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 105391 time_count[11]
.sym 105392 time_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 105395 time_count[12]
.sym 105396 time_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 105399 time_count[13]
.sym 105400 time_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 105403 time_count[14]
.sym 105404 time_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 105407 time_count[15]
.sym 105408 time_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 105411 time_count[16]
.sym 105412 time_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 105415 time_count[17]
.sym 105416 time_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 105419 time_count[18]
.sym 105420 time_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 105423 time_count[19]
.sym 105424 time_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 105427 time_count[20]
.sym 105428 time_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[20]
.sym 105431 time_count[21]
.sym 105432 time_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[21]
.sym 105435 time_count[22]
.sym 105436 time_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[22]
.sym 105439 time_count[23]
.sym 105440 time_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[23]
.sym 105443 time_count[24]
.sym 105444 time_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 105447 time_count[25]
.sym 105448 time_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[25]
.sym 105451 time_count[26]
.sym 105452 time_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[26]
.sym 105455 time_count[27]
.sym 105456 time_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[27]
.sym 105459 time_count[28]
.sym 105460 time_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[28]
.sym 105463 time_count[29]
.sym 105464 time_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[29]
.sym 105467 time_count[30]
.sym 105468 time_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[30]
.sym 105471 time_count[31]
.sym 105472 time_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[31]
.sym 105494 y_o[9]
.sym 105495 y_o[7]
.sym 105496 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 105501 y_o[4]
.sym 105502 y_o[6]
.sym 105503 y_o[8]
.sym 105504 y_o[5]
.sym 105508 y_o[6]
.sym 105512 y_o[7]
.sym 105516 y_o[1]
.sym 105528 y_o[5]
.sym 105532 y_o[3]
.sym 105536 y_o[4]
.sym 105538 u_vga.vsync_d_SB_LUT4_O_I3[0]
.sym 105542 $PACKER_VCC_NET
.sym 105543 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 105547 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 105550 $PACKER_VCC_NET
.sym 105551 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 105554 $PACKER_VCC_NET
.sym 105555 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 105558 $PACKER_VCC_NET
.sym 105559 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 105562 $PACKER_VCC_NET
.sym 105563 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 105567 u_vga.vsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 105569 u_vga.vsync_d_SB_LUT4_O_I0[0]
.sym 105570 u_vga.vsync_d_SB_LUT4_O_I0[1]
.sym 105571 u_vga.vsync_d_SB_LUT4_O_I0[2]
.sym 105572 u_vga.vsync_d_SB_LUT4_O_I0[3]
.sym 105580 y_o[2]
.sym 105584 y_o[8]
.sym 105593 y_o[2]
.sym 105594 y_o[3]
.sym 105595 y_o[0]
.sym 105596 y_o[1]
.sym 105600 y_o[9]
.sym 105602 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[0]
.sym 105607 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 105611 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 105615 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 105618 $PACKER_VCC_NET
.sym 105619 u_vga.hsync_d_SB_LUT4_O_I3[0]
.sym 105622 $PACKER_VCC_NET
.sym 105623 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 105627 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 105631 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 105635 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 105639 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 105641 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[10]
.sym 105642 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 105643 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 105644 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 105656 x_o[7]
.sym 105668 x_o[2]
.sym 105672 x_o[4]
.sym 105676 x_o[6]
.sym 105680 x_o[5]
.sym 105684 x_o[1]
.sym 105692 x_o[3]
.sym 105698 x_o[1]
.sym 105702 x_o[2]
.sym 105706 x_o[3]
.sym 105710 x_o[4]
.sym 105711 $PACKER_VCC_NET
.sym 105714 x_o[5]
.sym 105715 $PACKER_VCC_NET
.sym 105718 x_o[6]
.sym 105719 $PACKER_VCC_NET
.sym 105722 x_o[7]
.sym 105726 x_o[8]
.sym 105727 $PACKER_VCC_NET
.sym 105730 x_o[9]
.sym 105736 $nextpnr_ICESTORM_LC_93$I3
.sym 105744 x_o[0]
.sym 105756 x_o[8]
.sym 105760 x_o[9]
.sym 105762 x_o[1]
.sym 105766 x_o[2]
.sym 105767 $PACKER_VCC_NET
.sym 105770 x_o[3]
.sym 105771 $PACKER_VCC_NET
.sym 105774 x_o[4]
.sym 105775 $PACKER_VCC_NET
.sym 105778 x_o[5]
.sym 105782 x_o[6]
.sym 105786 x_o[7]
.sym 105787 $PACKER_VCC_NET
.sym 105790 x_o[8]
.sym 105791 $PACKER_VCC_NET
.sym 105794 x_o[9]
.sym 105797 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I0_I3_SB_LUT4_O_I0[0]
.sym 105798 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I0_I3_SB_LUT4_O_I0[1]
.sym 105799 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I0_I3_SB_LUT4_O_I0[2]
.sym 105800 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I0_I3_SB_LUT4_O_I0[3]
.sym 105801 u_vga.hsync_d_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 105802 x_o[7]
.sym 105803 u_vga.hsync_d_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 105804 u_vga.hsync_d_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 105806 x_o[1]
.sym 105807 x_o[2]
.sym 105808 x_o[3]
.sym 105811 x_o[0]
.sym 105812 x_o[1]
.sym 105813 x_o[4]
.sym 105814 x_o[0]
.sym 105815 x_o[5]
.sym 105816 x_o[6]
.sym 105818 x_o[0]
.sym 105819 u_vga.hsync_d_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 105820 x_o[1]
.sym 105821 x_o[7]
.sym 105822 x_o[2]
.sym 105823 x_o[3]
.sym 105824 x_o[6]
.sym 105826 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_CARRY_CO_CI[1]
.sym 105830 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 105834 x_ball[4]
.sym 105835 $PACKER_VCC_NET
.sym 105838 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[3]
.sym 105842 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 105846 x_ball[7]
.sym 105847 $PACKER_VCC_NET
.sym 105850 x_ball[8]
.sym 105851 $PACKER_VCC_NET
.sym 105854 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[7]
.sym 105858 $PACKER_VCC_NET
.sym 105860 $nextpnr_ICESTORM_LC_21$I3
.sym 105861 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 105862 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 105863 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 105864 $nextpnr_ICESTORM_LC_21$COUT
.sym 105865 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_CARRY_CO_CI[1]
.sym 105866 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 105867 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1[0]
.sym 105868 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1[1]
.sym 105869 x_ball[7]
.sym 105870 x_ball[4]
.sym 105871 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 105872 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[3]
.sym 105873 x_ball[7]
.sym 105874 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 105875 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[3]
.sym 105876 x_ball[4]
.sym 105877 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1[0]
.sym 105878 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1[1]
.sym 105879 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1_SB_CARRY_CO_CI[1]
.sym 105880 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 105881 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[7]
.sym 105882 x_ball[8]
.sym 105883 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1[2]
.sym 105884 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1[3]
.sym 105887 x_ball[8]
.sym 105888 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[7]
.sym 105890 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 105891 x_ball[4]
.sym 105892 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 105893 x_ball_SB_DFFER_Q_D_SB_LUT4_O_I0[0]
.sym 105897 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2[0]
.sym 105898 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2[1]
.sym 105899 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2[2]
.sym 105900 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2[3]
.sym 105906 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1[3]
.sym 105907 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I2[1]
.sym 105908 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I2[2]
.sym 105913 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[7]
.sym 105914 x_ball[8]
.sym 105915 x_ball[7]
.sym 105916 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[3]
.sym 106338 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[0]
.sym 106342 $PACKER_VCC_NET
.sym 106343 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 106347 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 106351 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 106355 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 106358 $PACKER_VCC_NET
.sym 106359 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 106362 $PACKER_VCC_NET
.sym 106363 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 106366 $PACKER_VCC_NET
.sym 106367 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 106371 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 106373 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 106374 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 106375 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 106376 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 106377 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I0[0]
.sym 106388 y_ball[4]
.sym 106392 y_ball[6]
.sym 106396 y_ball[5]
.sym 106398 y_ball[4]
.sym 106399 y_ball[5]
.sym 106400 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 106402 y_o[0]
.sym 106403 y_ball_SB_DFFER_Q_9_D[0]
.sym 106406 y_o[1]
.sym 106407 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[0]
.sym 106410 y_o[2]
.sym 106411 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 106414 y_o[3]
.sym 106415 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 106418 y_o[4]
.sym 106419 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 106422 y_o[5]
.sym 106423 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 106426 y_o[6]
.sym 106427 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 106430 y_o[7]
.sym 106431 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 106434 y_o[8]
.sym 106435 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 106438 y_o[9]
.sym 106439 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 106441 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 106442 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 106443 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 106444 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 106449 y_o[9]
.sym 106450 y_ball[9]
.sym 106451 y_ball[4]
.sym 106452 y_o[4]
.sym 106464 y_ball[9]
.sym 106466 y_o[0]
.sym 106469 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 106471 y_o[1]
.sym 106472 y_o[0]
.sym 106473 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 106475 y_o[2]
.sym 106476 u_vga.vertical_counter_d_SB_LUT4_O_I3[2]
.sym 106477 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 106479 y_o[3]
.sym 106480 u_vga.vertical_counter_d_SB_LUT4_O_I3[3]
.sym 106481 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 106483 y_o[4]
.sym 106484 u_vga.vertical_counter_d_SB_LUT4_O_I3[4]
.sym 106485 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 106487 y_o[5]
.sym 106488 u_vga.vertical_counter_d_SB_LUT4_O_I3[5]
.sym 106489 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 106491 y_o[6]
.sym 106492 u_vga.vertical_counter_d_SB_LUT4_O_I3[6]
.sym 106493 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 106495 y_o[7]
.sym 106496 u_vga.vertical_counter_d_SB_LUT4_O_I3[7]
.sym 106497 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 106499 y_o[8]
.sym 106500 u_vga.vertical_counter_d_SB_LUT4_O_I3[8]
.sym 106501 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 106503 y_o[9]
.sym 106504 u_vga.vertical_counter_d_SB_LUT4_O_I3[9]
.sym 106505 y_o[9]
.sym 106506 y_o[8]
.sym 106507 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_I0[2]
.sym 106508 u_vga.vsync_d_SB_LUT4_O_I1[0]
.sym 106509 y_o[2]
.sym 106510 y_o[3]
.sym 106511 y_o[0]
.sym 106512 y_o[1]
.sym 106515 u_vga.hsync_d_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 106516 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 106517 y_o[0]
.sym 106518 y_o[1]
.sym 106519 y_o[8]
.sym 106520 y_o[2]
.sym 106521 y_o[7]
.sym 106522 y_o[5]
.sym 106523 y_o[6]
.sym 106524 y_o[4]
.sym 106525 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_I0[2]
.sym 106526 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I0_I1[1]
.sym 106527 y_o[3]
.sym 106528 y_o[9]
.sym 106562 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[0]
.sym 106567 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 106571 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 106575 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 106579 u_vga.hsync_d_SB_LUT4_O_I3[0]
.sym 106583 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 106587 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 106591 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 106595 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 106599 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 106604 $nextpnr_ICESTORM_LC_45$I3
.sym 106613 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 106614 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 106615 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 106616 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 106618 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]
.sym 106619 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 106620 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 106626 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[0]
.sym 106631 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 106635 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 106638 $PACKER_VCC_NET
.sym 106639 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 106643 u_vga.hsync_d_SB_LUT4_O_I3[0]
.sym 106646 $PACKER_VCC_NET
.sym 106647 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 106651 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 106655 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 106659 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 106663 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 106665 x_o[4]
.sym 106666 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I3_O[1]
.sym 106667 x_o[3]
.sym 106668 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I3_O[3]
.sym 106673 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[10]
.sym 106674 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[10]
.sym 106675 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 106676 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 106681 x_o[8]
.sym 106682 x_o[7]
.sym 106683 x_o[9]
.sym 106684 x_o[6]
.sym 106690 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[0]
.sym 106694 $PACKER_VCC_NET
.sym 106695 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 106698 $PACKER_VCC_NET
.sym 106699 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 106702 $PACKER_VCC_NET
.sym 106703 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 106706 $PACKER_VCC_NET
.sym 106707 u_vga.hsync_d_SB_LUT4_O_I3[0]
.sym 106711 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 106715 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 106719 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 106723 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 106727 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 106732 $nextpnr_ICESTORM_LC_67$I3
.sym 106733 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 106734 u_vga.hsync_d_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 106735 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I0_I2[9]
.sym 106736 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I0_I3[3]
.sym 106737 x_o[2]
.sym 106738 x_o[5]
.sym 106739 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I0[2]
.sym 106740 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 106754 u_vga.hsync_d_SB_LUT4_O_I3[0]
.sym 106758 $PACKER_VCC_NET
.sym 106759 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 106762 $PACKER_VCC_NET
.sym 106763 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 106766 $PACKER_VCC_NET
.sym 106767 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 106771 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 106774 $PACKER_VCC_NET
.sym 106775 u_vga.hsync_d_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 106778 u_vga.hsync_d_SB_LUT4_O_I1[0]
.sym 106779 u_vga.hsync_d_SB_LUT4_O_I1[1]
.sym 106780 u_vga.hsync_d_SB_LUT4_O_I1[2]
.sym 106782 x_o[2]
.sym 106783 x_o[3]
.sym 106784 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I0[2]
.sym 106785 x_o[5]
.sym 106786 x_o[7]
.sym 106787 x_o[4]
.sym 106788 x_o[6]
.sym 106795 x_o[8]
.sym 106796 x_o[9]
.sym 106799 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 106800 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I1[1]
.sym 106810 x_o[5]
.sym 106811 x_o[4]
.sym 106812 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 106813 x_o[7]
.sym 106814 x_o[9]
.sym 106815 x_o[8]
.sym 106816 x_o[6]
.sym 106833 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 106834 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 106835 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 106836 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 106837 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1_SB_LUT4_I3_O[0]
.sym 106838 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1_SB_LUT4_I3_O[1]
.sym 106839 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1_SB_LUT4_I3_O[2]
.sym 106840 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1_SB_LUT4_I3_O[3]
.sym 107281 blue[0]
.sym 107298 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[0]
.sym 107303 y_ball[1]
.sym 107306 $PACKER_VCC_NET
.sym 107308 $nextpnr_ICESTORM_LC_5$I3
.sym 107311 y_ball[2]
.sym 107314 $PACKER_VCC_NET
.sym 107316 $nextpnr_ICESTORM_LC_6$I3
.sym 107319 y_ball[3]
.sym 107322 $PACKER_VCC_NET
.sym 107324 $nextpnr_ICESTORM_LC_7$I3
.sym 107327 y_ball[4]
.sym 107330 $PACKER_VCC_NET
.sym 107332 $nextpnr_ICESTORM_LC_8$I3
.sym 107335 y_ball[5]
.sym 107338 $PACKER_VCC_NET
.sym 107340 $nextpnr_ICESTORM_LC_9$I3
.sym 107343 y_ball[6]
.sym 107346 $PACKER_VCC_NET
.sym 107348 $nextpnr_ICESTORM_LC_10$I3
.sym 107351 y_ball[7]
.sym 107354 $PACKER_VCC_NET
.sym 107356 $nextpnr_ICESTORM_LC_11$I3
.sym 107359 y_ball[8]
.sym 107361 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I0[0]
.sym 107362 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I1[9]
.sym 107363 y_ball[9]
.sym 107364 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 107368 y_ball[1]
.sym 107372 y_ball[3]
.sym 107373 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 107374 y_ball[2]
.sym 107375 y_ball[6]
.sym 107376 y_ball[7]
.sym 107380 y_ball[7]
.sym 107384 y_ball[2]
.sym 107386 y_ball[1]
.sym 107387 y_ball[3]
.sym 107388 y_ball[9]
.sym 107389 y_ball[8]
.sym 107390 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[0]
.sym 107391 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 107392 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 107393 y_o[1]
.sym 107394 y_ball[1]
.sym 107395 y_o[5]
.sym 107396 y_ball[5]
.sym 107400 y_ball[8]
.sym 107401 y_ball[3]
.sym 107402 y_o[3]
.sym 107403 y_o[7]
.sym 107404 y_ball[7]
.sym 107405 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 107406 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 107407 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 107408 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 107409 y_ball[8]
.sym 107410 y_o[8]
.sym 107411 y_o[2]
.sym 107412 y_ball[2]
.sym 107413 y_o[3]
.sym 107414 y_ball[3]
.sym 107415 y_o[6]
.sym 107416 y_ball[6]
.sym 107417 blue[2]
.sym 107423 y_o[0]
.sym 107424 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[0]
.sym 107426 y_o[2]
.sym 107430 y_o[3]
.sym 107434 y_o[4]
.sym 107435 $PACKER_VCC_NET
.sym 107438 y_o[5]
.sym 107439 $PACKER_VCC_NET
.sym 107442 y_o[6]
.sym 107443 $PACKER_VCC_NET
.sym 107446 y_o[7]
.sym 107447 $PACKER_VCC_NET
.sym 107450 y_o[8]
.sym 107451 $PACKER_VCC_NET
.sym 107454 y_o[9]
.sym 107459 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I0_O[0]
.sym 107460 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I0_O[1]
.sym 107463 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 107464 y_o[0]
.sym 107521 red_SB_DFFR_Q_D[1]
.sym 107554 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I0_O[2]
.sym 107555 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I0_O[0]
.sym 107556 red_SB_DFFR_Q_D[1]
.sym 107557 blue_SB_DFFR_Q_D_SB_LUT4_O_I2[1]
.sym 107558 blue_SB_DFFR_Q_D_SB_LUT4_O_I2[0]
.sym 107559 blue_SB_DFFR_Q_D_SB_LUT4_O_I2[2]
.sym 107560 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I0_O[2]
.sym 107565 blue_SB_DFFR_Q_D_SB_LUT4_O_I2[1]
.sym 107566 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 107567 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 107568 blue_SB_DFFR_Q_D_SB_LUT4_O_I2[0]
.sym 107569 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 107570 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 107571 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I0_O[0]
.sym 107572 blue_SB_DFFR_Q_D_SB_LUT4_O_I2[0]
.sym 107574 blue_SB_DFFR_Q_D_SB_LUT4_O_I2[0]
.sym 107575 blue_SB_DFFR_Q_D_SB_LUT4_O_I2[1]
.sym 107576 blue_SB_DFFR_Q_D_SB_LUT4_O_I2[2]
.sym 107577 red[0]
.sym 107618 y_o[0]
.sym 107619 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[0]
.sym 107622 y_o[1]
.sym 107623 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 107626 y_o[2]
.sym 107627 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[2]
.sym 107630 y_o[3]
.sym 107631 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[3]
.sym 107634 y_o[4]
.sym 107635 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[4]
.sym 107638 y_o[5]
.sym 107639 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[5]
.sym 107642 y_o[6]
.sym 107643 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[6]
.sym 107646 y_o[7]
.sym 107647 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[7]
.sym 107650 y_o[8]
.sym 107651 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[8]
.sym 107654 y_o[9]
.sym 107655 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[9]
.sym 107659 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[10]
.sym 107664 $nextpnr_ICESTORM_LC_2$I3
.sym 107682 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[0]
.sym 107683 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[0]
.sym 107686 y_ball[1]
.sym 107687 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[1]
.sym 107690 y_ball[2]
.sym 107691 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[2]
.sym 107694 y_ball[3]
.sym 107695 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[3]
.sym 107698 y_ball[4]
.sym 107699 y_paddle_r[4]
.sym 107702 y_ball[5]
.sym 107703 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[5]
.sym 107706 y_ball[6]
.sym 107707 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[6]
.sym 107710 y_ball[7]
.sym 107711 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[7]
.sym 107714 y_ball[8]
.sym 107715 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[8]
.sym 107718 y_ball[9]
.sym 107719 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[9]
.sym 107723 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[10]
.sym 107728 $nextpnr_ICESTORM_LC_3$I3
.sym 107730 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I0_O[0]
.sym 107731 red_SB_DFFR_Q_D[1]
.sym 107732 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I0_O[2]
.sym 107735 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I0_O[0]
.sym 107736 red_SB_DFFR_Q_D[1]
.sym 107746 x_o[4]
.sym 107750 x_o[5]
.sym 107751 $PACKER_VCC_NET
.sym 107754 x_o[6]
.sym 107758 x_o[7]
.sym 107759 $PACKER_VCC_NET
.sym 107762 x_o[8]
.sym 107763 $PACKER_VCC_NET
.sym 107766 x_o[9]
.sym 107769 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 107770 u_vga.hsync_d_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 107771 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 107772 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_I3_I2_SB_LUT4_I3_O[3]
.sym 107775 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2[6]
.sym 107776 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3[1]
.sym 107778 x_o[3]
.sym 107782 x_o[4]
.sym 107786 x_o[5]
.sym 107787 $PACKER_VCC_NET
.sym 107790 x_o[6]
.sym 107794 x_o[7]
.sym 107795 $PACKER_VCC_NET
.sym 107798 x_o[8]
.sym 107799 $PACKER_VCC_NET
.sym 107802 x_o[9]
.sym 107808 $nextpnr_ICESTORM_LC_41$I3
.sym 107985 green[1]
.sym 108181 green[0]
.sym 108258 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[0]
.sym 108262 y_ball[1]
.sym 108263 $PACKER_VCC_NET
.sym 108266 $PACKER_VCC_NET
.sym 108268 $nextpnr_ICESTORM_LC_32$I3
.sym 108270 y_ball[2]
.sym 108271 $PACKER_VCC_NET
.sym 108274 $PACKER_VCC_NET
.sym 108276 $nextpnr_ICESTORM_LC_33$I3
.sym 108278 y_ball[3]
.sym 108279 $PACKER_VCC_NET
.sym 108282 $PACKER_VCC_NET
.sym 108284 $nextpnr_ICESTORM_LC_34$I3
.sym 108286 y_ball[4]
.sym 108287 $PACKER_VCC_NET
.sym 108290 $PACKER_VCC_NET
.sym 108292 $nextpnr_ICESTORM_LC_35$I3
.sym 108294 y_ball[5]
.sym 108295 $PACKER_VCC_NET
.sym 108298 $PACKER_VCC_NET
.sym 108300 $nextpnr_ICESTORM_LC_36$I3
.sym 108302 y_ball[6]
.sym 108303 $PACKER_VCC_NET
.sym 108306 $PACKER_VCC_NET
.sym 108308 $nextpnr_ICESTORM_LC_37$I3
.sym 108310 y_ball[7]
.sym 108311 $PACKER_VCC_NET
.sym 108314 $PACKER_VCC_NET
.sym 108316 $nextpnr_ICESTORM_LC_38$I3
.sym 108318 y_ball[8]
.sym 108319 $PACKER_VCC_NET
.sym 108324 $nextpnr_ICESTORM_LC_39$I3
.sym 108325 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I0[0]
.sym 108326 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I1[8]
.sym 108327 y_ball[8]
.sym 108328 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 108329 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I0[0]
.sym 108330 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I1[4]
.sym 108331 y_ball[4]
.sym 108332 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 108333 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I0[0]
.sym 108334 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I1[6]
.sym 108335 y_ball[6]
.sym 108336 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 108341 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I0[0]
.sym 108342 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I1[7]
.sym 108343 y_ball[7]
.sym 108344 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 108345 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I0[0]
.sym 108346 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I1[5]
.sym 108347 y_ball[5]
.sym 108348 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 108349 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I0[0]
.sym 108350 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I1[3]
.sym 108351 y_ball[3]
.sym 108352 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 108357 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I0[0]
.sym 108358 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I1[2]
.sym 108359 y_ball[2]
.sym 108360 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 108418 y_o[0]
.sym 108419 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_9_I2_SB_LUT4_O_I3[0]
.sym 108422 y_o[1]
.sym 108423 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[1]
.sym 108426 y_o[2]
.sym 108427 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[2]
.sym 108430 y_o[3]
.sym 108431 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[3]
.sym 108434 y_o[4]
.sym 108435 y_paddle_l[4]
.sym 108438 y_o[5]
.sym 108439 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[5]
.sym 108442 y_o[6]
.sym 108443 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[6]
.sym 108446 y_o[7]
.sym 108447 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[7]
.sym 108450 y_o[8]
.sym 108451 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[8]
.sym 108454 y_o[9]
.sym 108455 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[9]
.sym 108459 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[10]
.sym 108464 $nextpnr_ICESTORM_LC_30$I3
.sym 108482 y_paddle_l[4]
.sym 108487 y_paddle_l[5]
.sym 108488 y_paddle_l[4]
.sym 108490 $PACKER_VCC_NET
.sym 108491 y_paddle_l[6]
.sym 108492 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_CARRY_CO_CI[2]
.sym 108495 y_paddle_l[7]
.sym 108496 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_CARRY_CO_CI[3]
.sym 108499 y_paddle_l[8]
.sym 108500 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_CARRY_CO_CI[4]
.sym 108503 y_paddle_l[9]
.sym 108504 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_CARRY_CO_CI[5]
.sym 108508 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1[10]
.sym 108512 y_paddle_l[2]
.sym 108514 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[0]
.sym 108515 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_9_I2_SB_LUT4_O_I3[0]
.sym 108518 y_ball[1]
.sym 108519 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[1]
.sym 108522 y_ball[2]
.sym 108523 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[2]
.sym 108526 y_ball[3]
.sym 108527 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[3]
.sym 108530 y_ball[4]
.sym 108531 y_paddle_l[4]
.sym 108534 y_ball[5]
.sym 108535 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[5]
.sym 108538 y_ball[6]
.sym 108539 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[6]
.sym 108542 y_ball[7]
.sym 108543 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[7]
.sym 108546 y_ball[8]
.sym 108547 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[8]
.sym 108550 y_ball[9]
.sym 108551 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[9]
.sym 108555 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[10]
.sym 108560 $nextpnr_ICESTORM_LC_14$I3
.sym 108563 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 108564 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 108578 y_paddle_l[0]
.sym 108579 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[0]
.sym 108582 y_paddle_l[1]
.sym 108583 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 108586 y_paddle_l[2]
.sym 108587 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[2]
.sym 108590 y_paddle_l[3]
.sym 108591 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[3]
.sym 108594 y_paddle_l[4]
.sym 108595 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[4]
.sym 108598 y_paddle_l[5]
.sym 108599 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[5]
.sym 108602 y_paddle_l[6]
.sym 108603 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[6]
.sym 108606 y_paddle_l[7]
.sym 108607 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[7]
.sym 108610 y_paddle_l[8]
.sym 108611 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[8]
.sym 108614 y_paddle_l[9]
.sym 108615 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[9]
.sym 108619 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[10]
.sym 108622 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 108623 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 108624 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 108632 y_ball_SB_DFFER_Q_9_D[8]
.sym 108642 y_paddle_r[4]
.sym 108647 y_paddle_r[5]
.sym 108648 y_paddle_r[4]
.sym 108650 $PACKER_VCC_NET
.sym 108651 y_paddle_r[6]
.sym 108652 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_CO_CI[2]
.sym 108655 y_paddle_r[7]
.sym 108656 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_CO_CI[3]
.sym 108659 y_paddle_r[8]
.sym 108660 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_CO_CI[4]
.sym 108663 y_paddle_r[9]
.sym 108664 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_CO_CI[5]
.sym 108668 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1[10]
.sym 108674 y_o[0]
.sym 108675 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[0]
.sym 108678 y_o[1]
.sym 108679 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[1]
.sym 108682 y_o[2]
.sym 108683 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[2]
.sym 108686 y_o[3]
.sym 108687 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[3]
.sym 108690 y_o[4]
.sym 108691 y_paddle_r[4]
.sym 108694 y_o[5]
.sym 108695 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[5]
.sym 108698 y_o[6]
.sym 108699 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[6]
.sym 108702 y_o[7]
.sym 108703 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[7]
.sym 108706 y_o[8]
.sym 108707 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[8]
.sym 108710 y_o[9]
.sym 108711 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[9]
.sym 108715 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[10]
.sym 108717 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0[9]
.sym 108718 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1[1]
.sym 108719 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1[2]
.sym 108720 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1[3]
.sym 108721 y_paddle_r[6]
.sym 108722 y_o[6]
.sym 108723 y_o[3]
.sym 108724 y_paddle_r[3]
.sym 108725 y_paddle_r[4]
.sym 108726 y_o[4]
.sym 108727 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]
.sym 108728 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[3]
.sym 108729 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 108730 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 108731 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 108732 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 108733 y_paddle_r[9]
.sym 108734 y_o[9]
.sym 108735 y_paddle_r[3]
.sym 108736 y_o[3]
.sym 109199 btn_up_count[0]
.sym 109200 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 109219 btn_up_i_SB_LUT4_I0_O[9]
.sym 109220 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 109223 btn_up_i_SB_LUT4_I0_O[6]
.sym 109224 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 109227 btn_up_i_SB_LUT4_I0_O[12]
.sym 109228 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 109231 btn_up_i_SB_LUT4_I0_O[10]
.sym 109232 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 109235 btn_up_i_SB_LUT4_I0_O[8]
.sym 109236 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 109243 btn_up_i_SB_LUT4_I0_O[11]
.sym 109244 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 109247 btn_up_i_SB_LUT4_I0_O[7]
.sym 109248 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 109251 btn_up_i_SB_LUT4_I0_O[19]
.sym 109252 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 109253 red[1]
.sym 109259 btn_up_i_SB_LUT4_I0_O[16]
.sym 109260 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 109263 btn_up_i_SB_LUT4_I0_O[14]
.sym 109264 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 109267 btn_up_i_SB_LUT4_I0_O[21]
.sym 109268 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 109271 btn_up_i_SB_LUT4_I0_O[18]
.sym 109272 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 109275 btn_up_i_SB_LUT4_I0_O[20]
.sym 109276 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 109279 btn_up_i_SB_LUT4_I0_O[15]
.sym 109280 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 109346 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_9_I2_SB_LUT4_O_I3[0]
.sym 109351 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[1]
.sym 109355 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[2]
.sym 109359 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[3]
.sym 109363 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1[4]
.sym 109367 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 109371 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 109375 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 109379 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 109383 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 109386 $PACKER_VCC_NET
.sym 109388 $nextpnr_ICESTORM_LC_43$I3
.sym 109389 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I0[9]
.sym 109390 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I1[1]
.sym 109391 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 109392 $nextpnr_ICESTORM_LC_43$COUT
.sym 109400 y_paddle_l[4]
.sym 109404 y_paddle_l[0]
.sym 109410 y_o[0]
.sym 109411 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_9_I2_SB_LUT4_O_I3[0]
.sym 109414 y_o[1]
.sym 109415 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[1]
.sym 109418 y_o[2]
.sym 109419 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[2]
.sym 109422 y_o[3]
.sym 109423 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[3]
.sym 109426 y_o[4]
.sym 109427 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1[4]
.sym 109430 y_o[5]
.sym 109431 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 109434 y_o[6]
.sym 109435 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 109438 y_o[7]
.sym 109439 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 109442 y_o[8]
.sym 109443 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 109446 y_o[9]
.sym 109447 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 109449 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 109450 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 109451 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 109452 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 109453 y_o[6]
.sym 109454 y_paddle_l[6]
.sym 109455 y_paddle_l[8]
.sym 109456 y_o[8]
.sym 109457 y_o[4]
.sym 109458 y_paddle_l[4]
.sym 109459 y_paddle_l[1]
.sym 109460 y_o[1]
.sym 109461 y_o[7]
.sym 109462 y_paddle_l[7]
.sym 109463 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 109464 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 109467 y_o[2]
.sym 109468 y_paddle_l[2]
.sym 109472 y_paddle_l[1]
.sym 109505 y_paddle_l[2]
.sym 109506 y_ball_SB_DFFER_Q_9_D[2]
.sym 109507 y_paddle_l[5]
.sym 109508 y_ball_SB_DFFER_Q_9_D[5]
.sym 109509 y_paddle_l[4]
.sym 109510 y_ball_SB_DFFER_Q_9_D[4]
.sym 109511 y_ball_SB_DFFER_Q_9_D[3]
.sym 109512 y_paddle_l[3]
.sym 109513 y_o[9]
.sym 109514 y_paddle_l[9]
.sym 109515 y_o[3]
.sym 109516 y_paddle_l[3]
.sym 109517 y_paddle_l[4]
.sym 109518 y_o[4]
.sym 109519 y_o[0]
.sym 109520 y_paddle_l[0]
.sym 109521 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 109522 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 109523 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 109524 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 109525 y_o[1]
.sym 109526 y_paddle_l[1]
.sym 109527 y_paddle_l[9]
.sym 109528 y_o[9]
.sym 109532 y_ball_SB_DFFER_Q_9_D[5]
.sym 109533 y_paddle_l[6]
.sym 109534 y_o[6]
.sym 109535 y_o[5]
.sym 109536 y_paddle_l[5]
.sym 109540 y_ball_SB_DFFER_Q_9_D[1]
.sym 109542 $PACKER_VCC_NET
.sym 109543 y_ball[1]
.sym 109544 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[0]
.sym 109548 y_ball_SB_DFFER_Q_9_D[4]
.sym 109552 y_ball_SB_DFFER_Q_9_D[3]
.sym 109556 y_ball_SB_DFFER_Q_9_D[7]
.sym 109557 y_paddle_l[7]
.sym 109558 y_ball_SB_DFFER_Q_9_D[7]
.sym 109559 y_ball_SB_DFFER_Q_9_D[8]
.sym 109560 y_paddle_l[8]
.sym 109564 y_ball_SB_DFFER_Q_9_D[6]
.sym 109568 y_ball_SB_DFFER_Q_9_D[2]
.sym 109570 y_paddle_r[0]
.sym 109571 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[0]
.sym 109574 y_paddle_r[1]
.sym 109575 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 109578 y_paddle_r[2]
.sym 109579 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[2]
.sym 109582 y_paddle_r[3]
.sym 109583 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[3]
.sym 109586 y_paddle_r[4]
.sym 109587 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[4]
.sym 109590 y_paddle_r[5]
.sym 109591 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[5]
.sym 109594 y_paddle_r[6]
.sym 109595 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[6]
.sym 109598 y_paddle_r[7]
.sym 109599 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[7]
.sym 109602 y_paddle_r[8]
.sym 109603 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[8]
.sym 109606 y_paddle_r[9]
.sym 109607 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[9]
.sym 109611 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[10]
.sym 109613 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]
.sym 109614 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O[1]
.sym 109615 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O[2]
.sym 109616 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O[3]
.sym 109617 y_paddle_r[1]
.sym 109618 y_ball_SB_DFFER_Q_9_D[1]
.sym 109619 y_paddle_r[4]
.sym 109620 y_ball_SB_DFFER_Q_9_D[4]
.sym 109629 y_o[2]
.sym 109630 y_paddle_r[2]
.sym 109631 y_paddle_r[0]
.sym 109632 y_o[0]
.sym 109634 y_o[0]
.sym 109635 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[0]
.sym 109638 y_o[1]
.sym 109639 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[1]
.sym 109642 y_o[2]
.sym 109643 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[2]
.sym 109646 y_o[3]
.sym 109647 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[3]
.sym 109650 y_o[4]
.sym 109651 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 109654 y_o[5]
.sym 109655 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[5]
.sym 109658 y_o[6]
.sym 109659 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[6]
.sym 109662 y_o[7]
.sym 109663 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[7]
.sym 109666 y_o[8]
.sym 109667 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[8]
.sym 109670 y_o[9]
.sym 109671 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[9]
.sym 109676 $nextpnr_ICESTORM_LC_12$I3
.sym 109677 y_o[8]
.sym 109678 y_paddle_r[8]
.sym 109679 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[2]
.sym 109680 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[3]
.sym 109681 y_o[6]
.sym 109682 y_paddle_r[6]
.sym 109683 y_paddle_r[5]
.sym 109684 y_o[5]
.sym 109685 y_o[5]
.sym 109686 y_paddle_r[5]
.sym 109687 y_o[1]
.sym 109688 y_paddle_r[1]
.sym 109689 y_o[9]
.sym 109690 y_paddle_r[9]
.sym 109691 y_o[7]
.sym 109692 y_paddle_r[7]
.sym 109696 y_paddle_r[8]
.sym 110115 btn_up_i_SB_LUT4_I0_O[1]
.sym 110116 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 110119 btn_up_i_SB_LUT4_I0_O[3]
.sym 110120 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 110123 btn_up_i_SB_LUT4_I0_O[4]
.sym 110124 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 110127 btn_up_i_SB_LUT4_I0_O[2]
.sym 110128 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 110131 btn_up_i_SB_LUT4_I0_O[0]
.sym 110132 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 110143 btn_up_i_SB_LUT4_I0_O[5]
.sym 110144 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 110146 btn_up_count[0]
.sym 110149 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 110151 btn_up_count[1]
.sym 110152 btn_up_count[0]
.sym 110153 btn_up_i$SB_IO_IN
.sym 110155 btn_up_count[2]
.sym 110156 btn_up_i_SB_LUT4_I0_I3[2]
.sym 110157 btn_up_i$SB_IO_IN
.sym 110159 btn_up_count[3]
.sym 110160 btn_up_i_SB_LUT4_I0_I3[3]
.sym 110161 btn_up_i$SB_IO_IN
.sym 110163 btn_up_count[4]
.sym 110164 btn_up_i_SB_LUT4_I0_I3[4]
.sym 110165 btn_up_i$SB_IO_IN
.sym 110167 btn_up_count[5]
.sym 110168 btn_up_i_SB_LUT4_I0_I3[5]
.sym 110169 btn_up_i$SB_IO_IN
.sym 110171 btn_up_count[6]
.sym 110172 btn_up_i_SB_LUT4_I0_I3[6]
.sym 110173 btn_up_i$SB_IO_IN
.sym 110175 btn_up_count[7]
.sym 110176 btn_up_i_SB_LUT4_I0_I3[7]
.sym 110177 btn_up_i$SB_IO_IN
.sym 110179 btn_up_count[8]
.sym 110180 btn_up_i_SB_LUT4_I0_I3[8]
.sym 110181 btn_up_i$SB_IO_IN
.sym 110183 btn_up_count[9]
.sym 110184 btn_up_i_SB_LUT4_I0_I3[9]
.sym 110185 btn_up_i$SB_IO_IN
.sym 110187 btn_up_count[10]
.sym 110188 btn_up_i_SB_LUT4_I0_I3[10]
.sym 110189 btn_up_i$SB_IO_IN
.sym 110191 btn_up_count[11]
.sym 110192 btn_up_i_SB_LUT4_I0_I3[11]
.sym 110193 btn_up_i$SB_IO_IN
.sym 110195 btn_up_count[12]
.sym 110196 btn_up_i_SB_LUT4_I0_I3[12]
.sym 110197 btn_up_i$SB_IO_IN
.sym 110199 btn_up_count[13]
.sym 110200 btn_up_i_SB_LUT4_I0_I3[13]
.sym 110201 btn_up_i$SB_IO_IN
.sym 110203 btn_up_count[14]
.sym 110204 btn_up_i_SB_LUT4_I0_I3[14]
.sym 110205 btn_up_i$SB_IO_IN
.sym 110207 btn_up_count[15]
.sym 110208 btn_up_i_SB_LUT4_I0_I3[15]
.sym 110209 btn_up_i$SB_IO_IN
.sym 110211 btn_up_count[16]
.sym 110212 btn_up_i_SB_LUT4_I0_I3[16]
.sym 110213 btn_up_i$SB_IO_IN
.sym 110215 btn_up_count[17]
.sym 110216 btn_up_i_SB_LUT4_I0_I3[17]
.sym 110217 btn_up_i$SB_IO_IN
.sym 110219 btn_up_count[18]
.sym 110220 btn_up_i_SB_LUT4_I0_I3[18]
.sym 110221 btn_up_i$SB_IO_IN
.sym 110223 btn_up_count[19]
.sym 110224 btn_up_i_SB_LUT4_I0_I3[19]
.sym 110225 btn_up_i$SB_IO_IN
.sym 110227 btn_up_count[20]
.sym 110228 btn_up_i_SB_LUT4_I0_I3[20]
.sym 110229 btn_up_i$SB_IO_IN
.sym 110231 btn_up_count[21]
.sym 110232 btn_up_i_SB_LUT4_I0_I3[21]
.sym 110233 btn_up_i$SB_IO_IN
.sym 110235 btn_up_count[22]
.sym 110236 btn_up_i_SB_LUT4_I0_I3[22]
.sym 110237 btn_up_i$SB_IO_IN
.sym 110239 btn_up_count[23]
.sym 110240 btn_up_i_SB_LUT4_I0_I3[23]
.sym 110241 btn_up_i$SB_IO_IN
.sym 110243 btn_up_count[24]
.sym 110244 btn_up_i_SB_LUT4_I0_I3[24]
.sym 110245 btn_up_i$SB_IO_IN
.sym 110247 btn_up_count[25]
.sym 110248 btn_up_i_SB_LUT4_I0_I3[25]
.sym 110249 btn_up_i$SB_IO_IN
.sym 110251 btn_up_count[26]
.sym 110252 btn_up_i_SB_LUT4_I0_I3[26]
.sym 110253 btn_up_i$SB_IO_IN
.sym 110255 btn_up_count[27]
.sym 110256 btn_up_i_SB_LUT4_I0_I3[27]
.sym 110257 btn_up_i$SB_IO_IN
.sym 110259 btn_up_count[28]
.sym 110260 btn_up_i_SB_LUT4_I0_I3[28]
.sym 110261 btn_up_i$SB_IO_IN
.sym 110263 btn_up_count[29]
.sym 110264 btn_up_i_SB_LUT4_I0_I3[29]
.sym 110265 btn_up_i$SB_IO_IN
.sym 110267 btn_up_count[30]
.sym 110268 btn_up_i_SB_LUT4_I0_I3[30]
.sym 110269 btn_up_i$SB_IO_IN
.sym 110271 btn_up_count[31]
.sym 110272 btn_up_i_SB_LUT4_I0_I3[31]
.sym 110275 btn_up_i_SB_LUT4_I0_O[29]
.sym 110276 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 110279 btn_up_i_SB_LUT4_I0_O[25]
.sym 110280 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 110283 btn_up_i_SB_LUT4_I0_O[23]
.sym 110284 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 110287 btn_up_i_SB_LUT4_I0_O[27]
.sym 110288 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 110291 btn_up_i_SB_LUT4_I0_O[22]
.sym 110292 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 110295 btn_up_i_SB_LUT4_I0_O[26]
.sym 110296 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 110299 btn_up_i_SB_LUT4_I0_O[24]
.sym 110300 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 110303 btn_up_i_SB_LUT4_I0_O[28]
.sym 110304 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 110306 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_9_I2_SB_LUT4_O_I3[0]
.sym 110311 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[1]
.sym 110315 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[2]
.sym 110319 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1_SB_LUT4_I3_O[3]
.sym 110322 $PACKER_VCC_NET
.sym 110323 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1[4]
.sym 110327 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 110331 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 110334 $PACKER_VCC_NET
.sym 110335 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 110338 $PACKER_VCC_NET
.sym 110339 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 110343 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 110346 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_9_I2_SB_LUT4_O_I1[0]
.sym 110347 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[29]
.sym 110348 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_9_I2_SB_LUT4_O_I1[2]
.sym 110352 y_paddle_l[5]
.sym 110356 y_paddle_l[6]
.sym 110360 y_paddle_l[7]
.sym 110369 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_5_I1[0]
.sym 110370 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_5_I1[1]
.sym 110371 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 110372 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[3]
.sym 110376 y_paddle_l[9]
.sym 110377 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 110378 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[3]
.sym 110379 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_9_I2[0]
.sym 110380 y_paddle_l[0]
.sym 110381 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_8_I1[0]
.sym 110382 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_8_I1[1]
.sym 110383 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 110384 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[3]
.sym 110388 y_paddle_l[8]
.sym 110389 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_9_I2[0]
.sym 110391 y_paddle_l[1]
.sym 110392 y_paddle_l[0]
.sym 110394 y_paddle_l[1]
.sym 110395 $PACKER_VCC_NET
.sym 110396 y_paddle_l[0]
.sym 110428 y_paddle_l[3]
.sym 110466 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[0]
.sym 110470 $PACKER_VCC_NET
.sym 110471 y_ball[1]
.sym 110475 y_ball[2]
.sym 110476 y_ball_SB_DFFER_Q_9_D_SB_LUT4_O_I3[2]
.sym 110478 $PACKER_VCC_NET
.sym 110479 y_ball[3]
.sym 110480 y_ball_SB_DFFER_Q_9_D_SB_LUT4_O_I3[3]
.sym 110482 $PACKER_VCC_NET
.sym 110483 y_ball[4]
.sym 110484 y_ball_SB_DFFER_Q_9_D_SB_LUT4_O_I3[4]
.sym 110487 y_ball[5]
.sym 110488 y_ball_SB_DFFER_Q_9_D_SB_LUT4_O_I3[5]
.sym 110491 y_ball[6]
.sym 110492 y_ball_SB_DFFER_Q_9_D_SB_LUT4_O_I3[6]
.sym 110495 y_ball[7]
.sym 110496 y_ball_SB_DFFER_Q_9_D_SB_LUT4_O_I3[7]
.sym 110499 y_ball[8]
.sym 110500 y_ball_SB_DFFER_Q_9_D_SB_LUT4_O_I3[8]
.sym 110503 y_ball[9]
.sym 110504 y_ball_SB_DFFER_Q_9_D_SB_LUT4_O_I3[9]
.sym 110506 $PACKER_VCC_NET
.sym 110508 $nextpnr_ICESTORM_LC_83$I3
.sym 110512 $nextpnr_ICESTORM_LC_83$COUT
.sym 110513 y_paddle_l[6]
.sym 110514 y_ball_SB_DFFER_Q_9_D[6]
.sym 110515 y_paddle_l[9]
.sym 110516 y_ball_SB_DFFER_Q_9_D[9]
.sym 110517 y_ball_SB_DFFER_Q_D_SB_LUT4_O_I0[0]
.sym 110519 y_ball[1]
.sym 110520 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[0]
.sym 110521 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 110522 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 110523 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 110524 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 110525 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[0]
.sym 110526 y_paddle_l[1]
.sym 110527 y_ball_SB_DFFER_Q_9_D[1]
.sym 110528 y_paddle_l[0]
.sym 110531 y_ball[1]
.sym 110532 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[0]
.sym 110533 y_paddle_r[2]
.sym 110534 y_ball_SB_DFFER_Q_9_D[2]
.sym 110535 y_paddle_r[5]
.sym 110536 y_ball_SB_DFFER_Q_9_D[5]
.sym 110537 x_ball_SB_DFFER_Q_D_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 110538 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 110539 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[2]
.sym 110540 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_I2[3]
.sym 110541 y_paddle_r[3]
.sym 110542 y_ball_SB_DFFER_Q_9_D[3]
.sym 110543 y_paddle_r[6]
.sym 110544 y_ball_SB_DFFER_Q_9_D[6]
.sym 110545 y_paddle_r[7]
.sym 110546 y_ball_SB_DFFER_Q_9_D[7]
.sym 110547 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 110548 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 110552 y_ball_SB_DFFER_Q_9_D[9]
.sym 110553 y_ball_SB_DFFER_Q_9_D[1]
.sym 110554 y_paddle_r[1]
.sym 110555 y_paddle_r[8]
.sym 110556 y_ball_SB_DFFER_Q_9_D[8]
.sym 110557 y_ball_SB_DFFER_Q_9_D[3]
.sym 110558 y_paddle_r[3]
.sym 110559 y_paddle_r[9]
.sym 110560 y_ball_SB_DFFER_Q_9_D[9]
.sym 110569 y_ball_SB_DFFER_Q_9_D[0]
.sym 110576 y_paddle_r[4]
.sym 110580 y_paddle_r[3]
.sym 110594 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[0]
.sym 110599 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[1]
.sym 110603 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[2]
.sym 110607 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[3]
.sym 110610 $PACKER_VCC_NET
.sym 110611 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 110615 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[5]
.sym 110619 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[6]
.sym 110622 $PACKER_VCC_NET
.sym 110623 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[7]
.sym 110626 $PACKER_VCC_NET
.sym 110627 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[8]
.sym 110631 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1[9]
.sym 110635 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I2[10]
.sym 110636 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[9]
.sym 110644 y_paddle_r[9]
.sym 110648 y_paddle_r[7]
.sym 110652 y_paddle_r[2]
.sym 110653 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 110654 y_paddle_r[2]
.sym 110655 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[2]
.sym 110656 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 110673 y_paddle_r[1]
.sym 110674 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[1]
.sym 110675 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[9]
.sym 110676 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[9]
.sym 111106 btn_up_i_SB_LUT4_I0_O[0]
.sym 111111 btn_up_i_SB_LUT4_I0_O[1]
.sym 111114 $PACKER_VCC_NET
.sym 111115 btn_up_i_SB_LUT4_I0_O[2]
.sym 111119 btn_up_i_SB_LUT4_I0_O[3]
.sym 111123 btn_up_i_SB_LUT4_I0_O[4]
.sym 111126 $PACKER_VCC_NET
.sym 111127 btn_up_i_SB_LUT4_I0_O[5]
.sym 111130 $PACKER_VCC_NET
.sym 111131 btn_up_i_SB_LUT4_I0_O[6]
.sym 111134 $PACKER_VCC_NET
.sym 111135 btn_up_i_SB_LUT4_I0_O[7]
.sym 111139 btn_up_i_SB_LUT4_I0_O[8]
.sym 111143 btn_up_i_SB_LUT4_I0_O[9]
.sym 111147 btn_up_i_SB_LUT4_I0_O[10]
.sym 111150 $PACKER_VCC_NET
.sym 111151 btn_up_i_SB_LUT4_I0_O[11]
.sym 111155 btn_up_i_SB_LUT4_I0_O[12]
.sym 111158 $PACKER_VCC_NET
.sym 111159 btn_up_i_SB_LUT4_I0_O[13]
.sym 111163 btn_up_i_SB_LUT4_I0_O[14]
.sym 111167 btn_up_i_SB_LUT4_I0_O[15]
.sym 111171 btn_up_i_SB_LUT4_I0_O[16]
.sym 111175 btn_up_i_SB_LUT4_I0_O[17]
.sym 111179 btn_up_i_SB_LUT4_I0_O[18]
.sym 111183 btn_up_i_SB_LUT4_I0_O[19]
.sym 111187 btn_up_i_SB_LUT4_I0_O[20]
.sym 111191 btn_up_i_SB_LUT4_I0_O[21]
.sym 111195 btn_up_i_SB_LUT4_I0_O[22]
.sym 111199 btn_up_i_SB_LUT4_I0_O[23]
.sym 111203 btn_up_i_SB_LUT4_I0_O[24]
.sym 111207 btn_up_i_SB_LUT4_I0_O[25]
.sym 111211 btn_up_i_SB_LUT4_I0_O[26]
.sym 111215 btn_up_i_SB_LUT4_I0_O[27]
.sym 111219 btn_up_i_SB_LUT4_I0_O[28]
.sym 111223 btn_up_i_SB_LUT4_I0_O[29]
.sym 111226 $PACKER_VCC_NET
.sym 111228 $nextpnr_ICESTORM_LC_73$I3
.sym 111231 btn_up_i$SB_IO_IN
.sym 111232 $nextpnr_ICESTORM_LC_73$COUT
.sym 111298 y_paddle_l[0]
.sym 111303 y_paddle_l[1]
.sym 111305 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_9_I2[0]
.sym 111307 y_paddle_l[2]
.sym 111308 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 111309 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_9_I2[0]
.sym 111311 y_paddle_l[3]
.sym 111312 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 111313 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_9_I2[0]
.sym 111315 y_paddle_l[4]
.sym 111316 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 111317 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_9_I2[0]
.sym 111319 y_paddle_l[5]
.sym 111320 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 111321 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_9_I2[0]
.sym 111323 y_paddle_l[6]
.sym 111324 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 111325 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_9_I2[0]
.sym 111327 y_paddle_l[7]
.sym 111328 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 111329 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_9_I2[0]
.sym 111331 y_paddle_l[8]
.sym 111332 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 111333 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_9_I2[0]
.sym 111335 y_paddle_l[9]
.sym 111336 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 111337 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_6_I1[0]
.sym 111338 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_6_I1[1]
.sym 111339 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 111340 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[3]
.sym 111341 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_7_I1[0]
.sym 111342 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_7_I1[1]
.sym 111343 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 111344 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[3]
.sym 111345 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_4_I1[0]
.sym 111346 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_4_I1[1]
.sym 111347 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 111348 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[3]
.sym 111349 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_3_I1[0]
.sym 111350 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_3_I1[1]
.sym 111351 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 111352 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[3]
.sym 111353 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_2_I1[0]
.sym 111354 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_2_I1[1]
.sym 111355 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 111356 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[3]
.sym 111357 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[0]
.sym 111358 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[1]
.sym 111359 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 111360 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[3]
.sym 111362 y_paddle_l[0]
.sym 111366 y_paddle_l[1]
.sym 111367 $PACKER_VCC_NET
.sym 111370 y_paddle_l[2]
.sym 111371 $PACKER_VCC_NET
.sym 111372 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 111374 y_paddle_l[3]
.sym 111375 $PACKER_VCC_NET
.sym 111376 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 111378 y_paddle_l[4]
.sym 111379 $PACKER_VCC_NET
.sym 111380 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 111382 y_paddle_l[5]
.sym 111383 $PACKER_VCC_NET
.sym 111384 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 111386 y_paddle_l[6]
.sym 111387 $PACKER_VCC_NET
.sym 111388 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 111390 y_paddle_l[7]
.sym 111391 $PACKER_VCC_NET
.sym 111392 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 111394 y_paddle_l[8]
.sym 111395 $PACKER_VCC_NET
.sym 111396 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 111398 y_paddle_l[9]
.sym 111399 $PACKER_VCC_NET
.sym 111400 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[9]
.sym 111405 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 111406 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_9_I2_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 111407 y_paddle_l[7]
.sym 111408 y_paddle_l[8]
.sym 111409 y_paddle_l[0]
.sym 111410 y_paddle_l[1]
.sym 111411 y_paddle_l[2]
.sym 111412 y_paddle_l[4]
.sym 111413 y_paddle_l[3]
.sym 111414 y_paddle_l[5]
.sym 111415 y_paddle_l[6]
.sym 111416 y_paddle_l[9]
.sym 111490 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[0]
.sym 111495 y_ball[1]
.sym 111498 $PACKER_VCC_NET
.sym 111499 y_ball[2]
.sym 111500 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[2]
.sym 111502 $PACKER_VCC_NET
.sym 111503 y_ball[3]
.sym 111504 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[3]
.sym 111507 y_ball[4]
.sym 111508 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[4]
.sym 111511 y_ball[5]
.sym 111512 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[5]
.sym 111515 y_ball[6]
.sym 111516 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[6]
.sym 111519 y_ball[7]
.sym 111520 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[7]
.sym 111523 y_ball[8]
.sym 111524 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[8]
.sym 111527 y_ball[9]
.sym 111528 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0_SB_LUT4_O_I3[9]
.sym 111530 $PACKER_VCC_NET
.sym 111532 $nextpnr_ICESTORM_LC_86$I3
.sym 111533 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[8]
.sym 111534 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[8]
.sym 111535 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[10]
.sym 111536 $nextpnr_ICESTORM_LC_86$COUT
.sym 111537 y_paddle_r[3]
.sym 111538 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[3]
.sym 111539 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2[2]
.sym 111540 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2[3]
.sym 111541 y_paddle_r[0]
.sym 111542 y_paddle_r[1]
.sym 111543 y_paddle_r[2]
.sym 111544 y_paddle_r[8]
.sym 111545 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[5]
.sym 111546 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[5]
.sym 111547 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[7]
.sym 111548 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[7]
.sym 111551 y_paddle_r[4]
.sym 111552 y_paddle_r[7]
.sym 111553 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 111554 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 111555 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 111556 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 111560 y_paddle_r[1]
.sym 111564 y_paddle_r[6]
.sym 111568 y_paddle_r[0]
.sym 111572 y_paddle_r[5]
.sym 111575 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[0]
.sym 111576 y_paddle_r[0]
.sym 111580 blue_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_I1[0]
.sym 111581 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[0]
.sym 111582 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[1]
.sym 111583 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[2]
.sym 111584 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[3]
.sym 111586 y_ball_SB_DFFER_Q_9_D[0]
.sym 111587 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[0]
.sym 111590 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[1]
.sym 111591 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[1]
.sym 111594 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[2]
.sym 111595 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3_O[2]
.sym 111598 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[3]
.sym 111599 y_paddle_r[3]
.sym 111602 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[4]
.sym 111603 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I2_SB_CARRY_CO_I1[4]
.sym 111606 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[5]
.sym 111607 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I2_SB_CARRY_CO_I1[5]
.sym 111610 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[6]
.sym 111611 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I2_SB_CARRY_CO_I1[6]
.sym 111614 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[7]
.sym 111615 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I2_SB_CARRY_CO_I1[7]
.sym 111618 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[8]
.sym 111619 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I2_SB_CARRY_CO_I1[8]
.sym 111622 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[9]
.sym 111623 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I2_SB_CARRY_CO_I1[9]
.sym 111626 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[10]
.sym 111627 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I2_SB_CARRY_CO_I1[10]
.sym 111632 $nextpnr_ICESTORM_LC_13$I3
.sym 111636 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[9]
.sym 111640 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[5]
.sym 111644 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[8]
.sym 111648 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[7]
.sym 111650 y_paddle_r[3]
.sym 111655 y_paddle_r[4]
.sym 111658 $PACKER_VCC_NET
.sym 111659 y_paddle_r[5]
.sym 111660 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 111663 y_paddle_r[6]
.sym 111664 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 111667 y_paddle_r[7]
.sym 111668 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 111671 y_paddle_r[8]
.sym 111672 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 111675 y_paddle_r[9]
.sym 111676 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 111678 $PACKER_VCC_NET
.sym 111680 $nextpnr_ICESTORM_LC_90$I3
.sym 111684 $nextpnr_ICESTORM_LC_90$COUT
.sym 112111 btn_up_i_SB_LUT4_I0_O[13]
.sym 112112 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 112159 btn_up_i_SB_LUT4_I0_O[17]
.sym 112160 y_paddle_l_SB_DFFS_Q_D_SB_LUT4_O_1_I1[2]
.sym 112163 btn_dwn_i_SB_LUT4_I0_O[2]
.sym 112164 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[29]
.sym 112167 btn_dwn_i_SB_LUT4_I0_O[3]
.sym 112168 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[29]
.sym 112183 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[0]
.sym 112184 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[29]
.sym 112191 btn_dwn_i_SB_LUT4_I0_O[1]
.sym 112192 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[29]
.sym 112195 btn_dwn_i_SB_LUT4_I0_O[6]
.sym 112196 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[29]
.sym 112199 btn_dwn_i_SB_LUT4_I0_O[8]
.sym 112200 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[29]
.sym 112207 btn_dwn_i_SB_LUT4_I0_O[13]
.sym 112208 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[29]
.sym 112211 btn_dwn_i_SB_LUT4_I0_O[7]
.sym 112212 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[29]
.sym 112215 btn_dwn_i_SB_LUT4_I0_O[11]
.sym 112216 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[29]
.sym 112219 btn_dwn_i_SB_LUT4_I0_O[9]
.sym 112220 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[29]
.sym 112223 btn_dwn_i_SB_LUT4_I0_O[10]
.sym 112224 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[29]
.sym 112227 btn_dwn_i_SB_LUT4_I0_O[21]
.sym 112228 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[29]
.sym 112231 btn_dwn_i_SB_LUT4_I0_O[17]
.sym 112232 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[29]
.sym 112235 btn_dwn_i_SB_LUT4_I0_O[20]
.sym 112236 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[29]
.sym 112239 btn_dwn_i_SB_LUT4_I0_O[18]
.sym 112240 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[29]
.sym 112243 btn_dwn_i_SB_LUT4_I0_O[19]
.sym 112244 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[29]
.sym 112247 btn_dwn_i_SB_LUT4_I0_O[16]
.sym 112248 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[29]
.sym 112251 btn_dwn_i_SB_LUT4_I0_O[15]
.sym 112252 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[29]
.sym 112271 btn_dwn_i_SB_LUT4_I0_O[24]
.sym 112272 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[29]
.sym 112418 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 112423 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 112427 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 112431 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_6_O[3]
.sym 112435 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2[0]
.sym 112439 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[5]
.sym 112443 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[6]
.sym 112447 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[7]
.sym 112451 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[8]
.sym 112455 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[9]
.sym 112457 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[0]
.sym 112458 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[1]
.sym 112459 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[10]
.sym 112460 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[9]
.sym 112468 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 112469 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[1]
.sym 112470 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[3]
.sym 112471 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_6_O[3]
.sym 112472 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 112480 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 112481 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[7]
.sym 112482 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[7]
.sym 112483 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2[2]
.sym 112484 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I3[7]
.sym 112487 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2[2]
.sym 112488 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 112489 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[4]
.sym 112490 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[4]
.sym 112491 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[6]
.sym 112492 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[6]
.sym 112493 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[8]
.sym 112494 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[8]
.sym 112495 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2[2]
.sym 112496 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I3[8]
.sym 112497 y_paddle_r[3]
.sym 112498 y_paddle_r[5]
.sym 112499 y_paddle_r[6]
.sym 112500 y_paddle_r[9]
.sym 112501 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[5]
.sym 112502 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[5]
.sym 112503 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2[2]
.sym 112504 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I3[5]
.sym 112505 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 112506 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[1]
.sym 112507 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2[2]
.sym 112508 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[0]
.sym 112509 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[6]
.sym 112510 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[6]
.sym 112511 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2[2]
.sym 112512 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I3[6]
.sym 112514 y_paddle_r[0]
.sym 112519 y_paddle_r[1]
.sym 112523 y_paddle_r[2]
.sym 112524 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[2]
.sym 112525 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 112527 y_paddle_r[3]
.sym 112528 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[3]
.sym 112529 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 112531 y_paddle_r[4]
.sym 112532 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
.sym 112533 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 112535 y_paddle_r[5]
.sym 112536 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[5]
.sym 112537 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 112539 y_paddle_r[6]
.sym 112540 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[6]
.sym 112541 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 112543 y_paddle_r[7]
.sym 112544 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[7]
.sym 112545 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 112547 y_paddle_r[8]
.sym 112548 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[8]
.sym 112549 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 112551 y_paddle_r[9]
.sym 112552 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_I3[9]
.sym 112556 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[6]
.sym 112557 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I2[2]
.sym 112558 y_paddle_r[2]
.sym 112559 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 112560 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[2]
.sym 112564 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[5]
.sym 112568 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[4]
.sym 112572 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[8]
.sym 112573 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 112574 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 112575 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[2]
.sym 112576 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[3]
.sym 112577 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_6_O[5]
.sym 112578 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[5]
.sym 112579 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_6_O[9]
.sym 112580 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[9]
.sym 112584 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[6]
.sym 112586 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 112587 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 112588 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 112594 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_6_O[10]
.sym 112595 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[10]
.sym 112596 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2]
.sym 113099 btn_dwn_i_SB_LUT4_I0_O[5]
.sym 113100 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[29]
.sym 113107 btn_dwn_i_SB_LUT4_I0_O[4]
.sym 113108 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[29]
.sym 113122 btn_dwn_count[0]
.sym 113125 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[29]
.sym 113127 btn_dwn_count[1]
.sym 113128 btn_dwn_count[0]
.sym 113129 btn_dwn_i$SB_IO_IN
.sym 113131 btn_dwn_count[2]
.sym 113132 btn_dwn_i_SB_LUT4_I0_I3[2]
.sym 113133 btn_dwn_i$SB_IO_IN
.sym 113135 btn_dwn_count[3]
.sym 113136 btn_dwn_i_SB_LUT4_I0_I3[3]
.sym 113137 btn_dwn_i$SB_IO_IN
.sym 113139 btn_dwn_count[4]
.sym 113140 btn_dwn_i_SB_LUT4_I0_I3[4]
.sym 113141 btn_dwn_i$SB_IO_IN
.sym 113143 btn_dwn_count[5]
.sym 113144 btn_dwn_i_SB_LUT4_I0_I3[5]
.sym 113145 btn_dwn_i$SB_IO_IN
.sym 113147 btn_dwn_count[6]
.sym 113148 btn_dwn_i_SB_LUT4_I0_I3[6]
.sym 113149 btn_dwn_i$SB_IO_IN
.sym 113151 btn_dwn_count[7]
.sym 113152 btn_dwn_i_SB_LUT4_I0_I3[7]
.sym 113153 btn_dwn_i$SB_IO_IN
.sym 113155 btn_dwn_count[8]
.sym 113156 btn_dwn_i_SB_LUT4_I0_I3[8]
.sym 113157 btn_dwn_i$SB_IO_IN
.sym 113159 btn_dwn_count[9]
.sym 113160 btn_dwn_i_SB_LUT4_I0_I3[9]
.sym 113161 btn_dwn_i$SB_IO_IN
.sym 113163 btn_dwn_count[10]
.sym 113164 btn_dwn_i_SB_LUT4_I0_I3[10]
.sym 113165 btn_dwn_i$SB_IO_IN
.sym 113167 btn_dwn_count[11]
.sym 113168 btn_dwn_i_SB_LUT4_I0_I3[11]
.sym 113169 btn_dwn_i$SB_IO_IN
.sym 113171 btn_dwn_count[12]
.sym 113172 btn_dwn_i_SB_LUT4_I0_I3[12]
.sym 113173 btn_dwn_i$SB_IO_IN
.sym 113175 btn_dwn_count[13]
.sym 113176 btn_dwn_i_SB_LUT4_I0_I3[13]
.sym 113177 btn_dwn_i$SB_IO_IN
.sym 113179 btn_dwn_count[14]
.sym 113180 btn_dwn_i_SB_LUT4_I0_I3[14]
.sym 113181 btn_dwn_i$SB_IO_IN
.sym 113183 btn_dwn_count[15]
.sym 113184 btn_dwn_i_SB_LUT4_I0_I3[15]
.sym 113185 btn_dwn_i$SB_IO_IN
.sym 113187 btn_dwn_count[16]
.sym 113188 btn_dwn_i_SB_LUT4_I0_I3[16]
.sym 113189 btn_dwn_i$SB_IO_IN
.sym 113191 btn_dwn_count[17]
.sym 113192 btn_dwn_i_SB_LUT4_I0_I3[17]
.sym 113193 btn_dwn_i$SB_IO_IN
.sym 113195 btn_dwn_count[18]
.sym 113196 btn_dwn_i_SB_LUT4_I0_I3[18]
.sym 113197 btn_dwn_i$SB_IO_IN
.sym 113199 btn_dwn_count[19]
.sym 113200 btn_dwn_i_SB_LUT4_I0_I3[19]
.sym 113201 btn_dwn_i$SB_IO_IN
.sym 113203 btn_dwn_count[20]
.sym 113204 btn_dwn_i_SB_LUT4_I0_I3[20]
.sym 113205 btn_dwn_i$SB_IO_IN
.sym 113207 btn_dwn_count[21]
.sym 113208 btn_dwn_i_SB_LUT4_I0_I3[21]
.sym 113209 btn_dwn_i$SB_IO_IN
.sym 113211 btn_dwn_count[22]
.sym 113212 btn_dwn_i_SB_LUT4_I0_I3[22]
.sym 113213 btn_dwn_i$SB_IO_IN
.sym 113215 btn_dwn_count[23]
.sym 113216 btn_dwn_i_SB_LUT4_I0_I3[23]
.sym 113217 btn_dwn_i$SB_IO_IN
.sym 113219 btn_dwn_count[24]
.sym 113220 btn_dwn_i_SB_LUT4_I0_I3[24]
.sym 113221 btn_dwn_i$SB_IO_IN
.sym 113223 btn_dwn_count[25]
.sym 113224 btn_dwn_i_SB_LUT4_I0_I3[25]
.sym 113225 btn_dwn_i$SB_IO_IN
.sym 113227 btn_dwn_count[26]
.sym 113228 btn_dwn_i_SB_LUT4_I0_I3[26]
.sym 113229 btn_dwn_i$SB_IO_IN
.sym 113231 btn_dwn_count[27]
.sym 113232 btn_dwn_i_SB_LUT4_I0_I3[27]
.sym 113233 btn_dwn_i$SB_IO_IN
.sym 113235 btn_dwn_count[28]
.sym 113236 btn_dwn_i_SB_LUT4_I0_I3[28]
.sym 113237 btn_dwn_i$SB_IO_IN
.sym 113239 btn_dwn_count[29]
.sym 113240 btn_dwn_i_SB_LUT4_I0_I3[29]
.sym 113241 btn_dwn_i$SB_IO_IN
.sym 113243 btn_dwn_count[30]
.sym 113244 btn_dwn_i_SB_LUT4_I0_I3[30]
.sym 113245 btn_dwn_i$SB_IO_IN
.sym 113247 btn_dwn_count[31]
.sym 113248 btn_dwn_i_SB_LUT4_I0_I3[31]
.sym 113251 btn_dwn_i_SB_LUT4_I0_O[27]
.sym 113252 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[29]
.sym 113255 btn_dwn_i_SB_LUT4_I0_O[25]
.sym 113256 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[29]
.sym 113259 btn_dwn_i_SB_LUT4_I0_O[22]
.sym 113260 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[29]
.sym 113267 btn_dwn_i_SB_LUT4_I0_O[26]
.sym 113268 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[29]
.sym 113271 btn_dwn_i_SB_LUT4_I0_O[23]
.sym 113272 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[29]
.sym 113275 btn_dwn_i_SB_LUT4_I0_O[29]
.sym 113276 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[29]
.sym 113279 btn_dwn_i_SB_LUT4_I0_O[28]
.sym 113280 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[29]
.sym 113378 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[0]
.sym 113382 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[1]
.sym 113383 $PACKER_VCC_NET
.sym 113386 $PACKER_VCC_NET
.sym 113388 $nextpnr_ICESTORM_LC_23$I3
.sym 113390 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[2]
.sym 113391 $PACKER_VCC_NET
.sym 113394 $PACKER_VCC_NET
.sym 113396 $nextpnr_ICESTORM_LC_24$I3
.sym 113398 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[3]
.sym 113399 $PACKER_VCC_NET
.sym 113402 $PACKER_VCC_NET
.sym 113404 $nextpnr_ICESTORM_LC_25$I3
.sym 113406 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[4]
.sym 113407 $PACKER_VCC_NET
.sym 113410 $PACKER_VCC_NET
.sym 113412 $nextpnr_ICESTORM_LC_26$I3
.sym 113414 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[5]
.sym 113415 $PACKER_VCC_NET
.sym 113418 $PACKER_VCC_NET
.sym 113420 $nextpnr_ICESTORM_LC_27$I3
.sym 113422 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[6]
.sym 113423 $PACKER_VCC_NET
.sym 113426 $PACKER_VCC_NET
.sym 113428 $nextpnr_ICESTORM_LC_28$I3
.sym 113430 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[7]
.sym 113431 $PACKER_VCC_NET
.sym 113434 $PACKER_VCC_NET
.sym 113436 $nextpnr_ICESTORM_LC_29$I3
.sym 113438 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[8]
.sym 113439 $PACKER_VCC_NET
.sym 113441 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[9]
.sym 113442 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[9]
.sym 113443 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2[2]
.sym 113444 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I3[9]
.sym 113445 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2[0]
.sym 113446 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[4]
.sym 113447 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2[2]
.sym 113448 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2[3]
.sym 113451 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 113452 y_paddle_r[0]
.sym 113453 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 113455 y_paddle_r[1]
.sym 113456 y_paddle_r[0]
.sym 113460 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 113465 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_6_O[3]
.sym 113466 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[3]
.sym 113467 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2[2]
.sym 113468 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I3[3]
.sym 113469 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 113470 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[2]
.sym 113471 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2[2]
.sym 113472 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I3[2]
.sym 113479 y_paddle_r[4]
.sym 113480 y_paddle_r[3]
.sym 113498 y_paddle_r[2]
.sym 113499 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_I2[2]
.sym 113500 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 113505 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_6_O[4]
.sym 113506 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[4]
.sym 113507 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_6_O[6]
.sym 113508 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[6]
.sym 113512 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_6_O[3]
.sym 113516 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_6_O[8]
.sym 113520 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[9]
.sym 113524 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[7]
.sym 113528 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_6_O[5]
.sym 113532 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2[0]
.sym 113533 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_6_O[7]
.sym 113534 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[7]
.sym 113535 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_6_O[8]
.sym 113536 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[8]
.sym 113538 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[3]
.sym 113543 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[4]
.sym 113544 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[3]
.sym 113546 $PACKER_VCC_NET
.sym 113547 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[5]
.sym 113548 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_6_O_SB_LUT4_O_I3[2]
.sym 113551 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[6]
.sym 113552 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_6_O_SB_LUT4_O_I3[3]
.sym 113555 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[7]
.sym 113556 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_6_O_SB_LUT4_O_I3[4]
.sym 113559 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[8]
.sym 113560 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_6_O_SB_LUT4_O_I3[5]
.sym 113563 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[9]
.sym 113564 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_6_O_SB_LUT4_O_I3[6]
.sym 113566 $PACKER_VCC_NET
.sym 113568 $nextpnr_ICESTORM_LC_104$I3
.sym 113572 $nextpnr_ICESTORM_LC_104$COUT
.sym 113964 reset_ni$SB_IO_IN
.sym 114051 btn_dwn_count[0]
.sym 114052 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[29]
.sym 114082 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[0]
.sym 114087 btn_dwn_i_SB_LUT4_I0_O[1]
.sym 114090 $PACKER_VCC_NET
.sym 114091 btn_dwn_i_SB_LUT4_I0_O[2]
.sym 114095 btn_dwn_i_SB_LUT4_I0_O[3]
.sym 114099 btn_dwn_i_SB_LUT4_I0_O[4]
.sym 114102 $PACKER_VCC_NET
.sym 114103 btn_dwn_i_SB_LUT4_I0_O[5]
.sym 114106 $PACKER_VCC_NET
.sym 114107 btn_dwn_i_SB_LUT4_I0_O[6]
.sym 114110 $PACKER_VCC_NET
.sym 114111 btn_dwn_i_SB_LUT4_I0_O[7]
.sym 114115 btn_dwn_i_SB_LUT4_I0_O[8]
.sym 114119 btn_dwn_i_SB_LUT4_I0_O[9]
.sym 114123 btn_dwn_i_SB_LUT4_I0_O[10]
.sym 114126 $PACKER_VCC_NET
.sym 114127 btn_dwn_i_SB_LUT4_I0_O[11]
.sym 114131 btn_dwn_i_SB_LUT4_I0_O[12]
.sym 114134 $PACKER_VCC_NET
.sym 114135 btn_dwn_i_SB_LUT4_I0_O[13]
.sym 114139 btn_dwn_i_SB_LUT4_I0_O[14]
.sym 114143 btn_dwn_i_SB_LUT4_I0_O[15]
.sym 114147 btn_dwn_i_SB_LUT4_I0_O[16]
.sym 114151 btn_dwn_i_SB_LUT4_I0_O[17]
.sym 114155 btn_dwn_i_SB_LUT4_I0_O[18]
.sym 114159 btn_dwn_i_SB_LUT4_I0_O[19]
.sym 114163 btn_dwn_i_SB_LUT4_I0_O[20]
.sym 114167 btn_dwn_i_SB_LUT4_I0_O[21]
.sym 114171 btn_dwn_i_SB_LUT4_I0_O[22]
.sym 114175 btn_dwn_i_SB_LUT4_I0_O[23]
.sym 114179 btn_dwn_i_SB_LUT4_I0_O[24]
.sym 114183 btn_dwn_i_SB_LUT4_I0_O[25]
.sym 114187 btn_dwn_i_SB_LUT4_I0_O[26]
.sym 114191 btn_dwn_i_SB_LUT4_I0_O[27]
.sym 114195 btn_dwn_i_SB_LUT4_I0_O[28]
.sym 114199 btn_dwn_i_SB_LUT4_I0_O[29]
.sym 114202 $PACKER_VCC_NET
.sym 114204 $nextpnr_ICESTORM_LC_76$I3
.sym 114207 btn_dwn_i$SB_IO_IN
.sym 114208 $nextpnr_ICESTORM_LC_76$COUT
.sym 114434 y_ball_SB_DFFER_Q_9_D[0]
.sym 114435 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 114438 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[1]
.sym 114439 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 114442 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[2]
.sym 114443 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 114446 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[3]
.sym 114447 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I1[3]
.sym 114450 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[4]
.sym 114451 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O[4]
.sym 114454 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[5]
.sym 114455 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O[5]
.sym 114458 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[6]
.sym 114459 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O[6]
.sym 114462 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[7]
.sym 114463 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O[7]
.sym 114466 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[8]
.sym 114467 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O[8]
.sym 114470 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[9]
.sym 114471 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O[9]
.sym 114474 y_paddle_r_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_I0[10]
.sym 114475 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_O[10]
.sym 114480 $nextpnr_ICESTORM_LC_74$I3
.sym 114484 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_6_O[7]
.sym 114488 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_6_O[6]
.sym 114496 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_6_O[4]
.sym 114528 u_vga.vsync_d_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_6_O[9]
.sym 115075 btn_dwn_i_SB_LUT4_I0_O[12]
.sym 115076 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[29]
.sym 115115 btn_dwn_i_SB_LUT4_I0_O[14]
.sym 115116 btn_dwn_count_SB_DFFER_Q_E_SB_LUT4_O_I3[29]
