{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 2,
   "id": "a51771b7-68c6-4a4f-86a9-bd8ad659129f",
   "metadata": {},
   "outputs": [],
   "source": [
    "import pennylane as qml\n",
    "from pennylane import numpy as np\n",
    "\n",
    "# --- Compute modular multiplication permutation ---\n",
    "def modexp_perm(m, modulus=15, base=2, nbits=4):\n",
    "    return {a: (pow(base, m, modulus) * a) % modulus for a in range(2**nbits)}\n",
    "\n",
    "def cycles_from_perm(perm):\n",
    "    visited = set()\n",
    "    cycles = []\n",
    "    for start in range(len(perm)):\n",
    "        if start in visited or perm[start] == start:\n",
    "            continue\n",
    "        cycle = []\n",
    "        current = start\n",
    "        while current not in visited:\n",
    "            visited.add(current)\n",
    "            cycle.append(current)\n",
    "            current = perm[current]\n",
    "        if len(cycle) > 1:\n",
    "            cycles.append(cycle)\n",
    "    return cycles\n",
    "\n",
    "# --- Decompose multi-controlled X using ancillas ---\n",
    "def multi_controlled_x(ctrls, target, ancillas):\n",
    "    n = len(ctrls)\n",
    "    if n == 1:\n",
    "        qml.CNOT(wires=[ctrls[0], target])\n",
    "    elif n == 2:\n",
    "        qml.Toffoli(wires=[ctrls[0], ctrls[1], target])\n",
    "    else:\n",
    "        qml.Toffoli(wires=[ctrls[0], ctrls[1], ancillas[0]])\n",
    "        for i in range(2, n - 1):\n",
    "            qml.Toffoli(wires=[ctrls[i], ancillas[i - 2], ancillas[i - 1]])\n",
    "        qml.Toffoli(wires=[ctrls[n - 1], ancillas[n - 3], target])\n",
    "        for i in reversed(range(2, n - 1)):\n",
    "            qml.Toffoli(wires=[ctrls[i], ancillas[i - 2], ancillas[i - 1]])\n",
    "        qml.Toffoli(wires=[ctrls[0], ctrls[1], ancillas[0]])\n",
    "\n",
    "# --- Controlled basis swap via explicit gates ---\n",
    "def controlled_basis_swap_no_ctrl(i, j, target_wires, control_wire, ancillas):\n",
    "    n = len(target_wires)\n",
    "    bi = [int(b) for b in format(i, f\"0{n}b\")]\n",
    "    bj = [int(b) for b in format(j, f\"0{n}b\")]\n",
    "\n",
    "    for idx in range(n):\n",
    "        if bi[idx] != bj[idx]:\n",
    "            ctrl_bits = [target_wires[k] for k in range(n) if k != idx]\n",
    "            ctrl_vals = [bi[k] for k in range(n) if k != idx]\n",
    "\n",
    "            for w, b in zip(ctrl_bits, ctrl_vals):\n",
    "                if b == 0:\n",
    "                    qml.PauliX(w)\n",
    "\n",
    "            all_ctrls = [control_wire] + ctrl_bits\n",
    "            multi_controlled_x(all_ctrls, target_wires[idx], ancillas)\n",
    "\n",
    "            for w, b in zip(ctrl_bits, ctrl_vals):\n",
    "                if b == 0:\n",
    "                    qml.PauliX(w)\n",
    "\n",
    "# --- Controlled U^m implementation using swaps ---\n",
    "def controlled_modular_multiplication_no_ctrl(m, control_wire, target_wires, ancillas):\n",
    "    perm = modexp_perm(m=m, modulus=15, base=2, nbits=len(target_wires))\n",
    "    cycles = cycles_from_perm(perm)\n",
    "    for cycle in cycles:\n",
    "        for i in reversed(range(1, len(cycle))):\n",
    "            controlled_basis_swap_no_ctrl(cycle[0], cycle[i], target_wires, control_wire, ancillas)\n",
    "    qml.Barrier(wires=[control_wire] + target_wires + ancillas)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "id": "b5e8ba66-beeb-4a91-9f8b-8ad6fe660941",
   "metadata": {},
   "outputs": [],
   "source": [
    "@qml.qnode(qml.device(\"default.qubit\", wires=5))\n",
    "def demo_circuit():\n",
    "    qml.Hadamard(wires=0)  # control qubit\n",
    "    qml.BasisState(np.array([0, 0, 0, 1]), wires=[1, 2, 3, 4])  # initial |1⟩\n",
    "    controlled_modular_multiplication_no_ctrl(m=3, control_wire=0, target_wires=[1, 2, 3, 4])\n",
    "    return qml.state()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "id": "c7777191-379e-49e1-ac76-c965a9a9bb77",
   "metadata": {},
   "outputs": [],
   "source": [
    "def verify_controlled_modular_multiplication(m):\n",
    "    wires = list(range(5))  # 1 control + 4 target\n",
    "\n",
    "    dev = qml.device(\"default.qubit\", wires=wires)\n",
    "\n",
    "    @qml.qnode(dev)\n",
    "    def test_circuit():\n",
    "        # Prepare |1⟩ control\n",
    "        qml.PauliX(wires=0)\n",
    "\n",
    "        # Prepare |1⟩ target (|0001⟩)\n",
    "        qml.BasisState(np.array([0, 0, 0, 1]), wires=[1, 2, 3, 4])\n",
    "\n",
    "        # Apply controlled U^m\n",
    "        controlled_modular_multiplication_no_ctrl(m, control_wire=0, target_wires=[1, 2, 3, 4])\n",
    "\n",
    "        return qml.state()\n",
    "\n",
    "    state = test_circuit()\n",
    "\n",
    "    # Compute expected output basis index\n",
    "    result = pow(2, m, 15)  # 2^m mod 15\n",
    "    full_index = (1 << 4) + result  # control qubit in position 0 is 1 -> bit 1xxxx\n",
    "\n",
    "    # Check maximum amplitude index\n",
    "    probs = np.abs(state) ** 2\n",
    "    max_index = int(np.argmax(probs))\n",
    "\n",
    "    passed = max_index == full_index\n",
    "    print(f\"Test CU^{m}: expected index {full_index} (|1⟩|{result}⟩), got {max_index}\")\n",
    "    return passed\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "id": "b7647887-1e08-41df-a0c6-5b06097da9c1",
   "metadata": {},
   "outputs": [
    {
     "ename": "NotImplementedError",
     "evalue": "Only supports up to 2 control wires",
     "output_type": "error",
     "traceback": [
      "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[0;31mNotImplementedError\u001b[0m                       Traceback (most recent call last)",
      "Cell \u001b[0;32mIn[5], line 2\u001b[0m\n\u001b[1;32m      1\u001b[0m \u001b[38;5;28;01mfor\u001b[39;00m m \u001b[38;5;129;01min\u001b[39;00m \u001b[38;5;28mrange\u001b[39m(\u001b[38;5;241m4\u001b[39m):\n\u001b[0;32m----> 2\u001b[0m     \u001b[38;5;28;01massert\u001b[39;00m \u001b[43mverify_controlled_modular_multiplication\u001b[49m\u001b[43m(\u001b[49m\u001b[43mm\u001b[49m\u001b[43m)\u001b[49m\n",
      "Cell \u001b[0;32mIn[4], line 19\u001b[0m, in \u001b[0;36mverify_controlled_modular_multiplication\u001b[0;34m(m)\u001b[0m\n\u001b[1;32m     15\u001b[0m     controlled_modular_multiplication_no_ctrl(m, control_wire\u001b[38;5;241m=\u001b[39m\u001b[38;5;241m0\u001b[39m, target_wires\u001b[38;5;241m=\u001b[39m[\u001b[38;5;241m1\u001b[39m, \u001b[38;5;241m2\u001b[39m, \u001b[38;5;241m3\u001b[39m, \u001b[38;5;241m4\u001b[39m])\n\u001b[1;32m     17\u001b[0m     \u001b[38;5;28;01mreturn\u001b[39;00m qml\u001b[38;5;241m.\u001b[39mstate()\n\u001b[0;32m---> 19\u001b[0m state \u001b[38;5;241m=\u001b[39m \u001b[43mtest_circuit\u001b[49m\u001b[43m(\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m     21\u001b[0m \u001b[38;5;66;03m# Compute expected output basis index\u001b[39;00m\n\u001b[1;32m     22\u001b[0m result \u001b[38;5;241m=\u001b[39m \u001b[38;5;28mpow\u001b[39m(\u001b[38;5;241m2\u001b[39m, m, \u001b[38;5;241m15\u001b[39m)  \u001b[38;5;66;03m# 2^m mod 15\u001b[39;00m\n",
      "File \u001b[0;32m~/.venv/lib/python3.13/site-packages/pennylane/workflow/qnode.py:905\u001b[0m, in \u001b[0;36mQNode.__call__\u001b[0;34m(self, *args, **kwargs)\u001b[0m\n\u001b[1;32m    903\u001b[0m \u001b[38;5;28;01mif\u001b[39;00m qml\u001b[38;5;241m.\u001b[39mcapture\u001b[38;5;241m.\u001b[39menabled():\n\u001b[1;32m    904\u001b[0m     \u001b[38;5;28;01mreturn\u001b[39;00m capture_qnode(\u001b[38;5;28mself\u001b[39m, \u001b[38;5;241m*\u001b[39margs, \u001b[38;5;241m*\u001b[39m\u001b[38;5;241m*\u001b[39mkwargs)\n\u001b[0;32m--> 905\u001b[0m \u001b[38;5;28;01mreturn\u001b[39;00m \u001b[38;5;28;43mself\u001b[39;49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43m_impl_call\u001b[49m\u001b[43m(\u001b[49m\u001b[38;5;241;43m*\u001b[39;49m\u001b[43margs\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[38;5;241;43m*\u001b[39;49m\u001b[38;5;241;43m*\u001b[39;49m\u001b[43mkwargs\u001b[49m\u001b[43m)\u001b[49m\n",
      "File \u001b[0;32m~/.venv/lib/python3.13/site-packages/pennylane/workflow/qnode.py:868\u001b[0m, in \u001b[0;36mQNode._impl_call\u001b[0;34m(self, *args, **kwargs)\u001b[0m\n\u001b[1;32m    865\u001b[0m \u001b[38;5;28;01mdef\u001b[39;00m\u001b[38;5;250m \u001b[39m\u001b[38;5;21m_impl_call\u001b[39m(\u001b[38;5;28mself\u001b[39m, \u001b[38;5;241m*\u001b[39margs, \u001b[38;5;241m*\u001b[39m\u001b[38;5;241m*\u001b[39mkwargs) \u001b[38;5;241m-\u001b[39m\u001b[38;5;241m>\u001b[39m qml\u001b[38;5;241m.\u001b[39mtyping\u001b[38;5;241m.\u001b[39mResult:\n\u001b[1;32m    866\u001b[0m \n\u001b[1;32m    867\u001b[0m     \u001b[38;5;66;03m# construct the tape\u001b[39;00m\n\u001b[0;32m--> 868\u001b[0m     tape \u001b[38;5;241m=\u001b[39m \u001b[38;5;28;43mself\u001b[39;49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mconstruct\u001b[49m\u001b[43m(\u001b[49m\u001b[43margs\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mkwargs\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m    870\u001b[0m     \u001b[38;5;28;01mif\u001b[39;00m \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39minterface \u001b[38;5;241m==\u001b[39m \u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mauto\u001b[39m\u001b[38;5;124m\"\u001b[39m:\n\u001b[1;32m    871\u001b[0m         interface \u001b[38;5;241m=\u001b[39m qml\u001b[38;5;241m.\u001b[39mmath\u001b[38;5;241m.\u001b[39mget_interface(\u001b[38;5;241m*\u001b[39margs, \u001b[38;5;241m*\u001b[39m\u001b[38;5;28mlist\u001b[39m(kwargs\u001b[38;5;241m.\u001b[39mvalues()))\n",
      "File \u001b[0;32m~/.venv/lib/python3.13/site-packages/pennylane/logging/decorators.py:61\u001b[0m, in \u001b[0;36mlog_string_debug_func.<locals>.wrapper_entry\u001b[0;34m(*args, **kwargs)\u001b[0m\n\u001b[1;32m     54\u001b[0m     s_caller \u001b[38;5;241m=\u001b[39m \u001b[38;5;124m\"\u001b[39m\u001b[38;5;124m::L\u001b[39m\u001b[38;5;124m\"\u001b[39m\u001b[38;5;241m.\u001b[39mjoin(\n\u001b[1;32m     55\u001b[0m         [\u001b[38;5;28mstr\u001b[39m(i) \u001b[38;5;28;01mfor\u001b[39;00m i \u001b[38;5;129;01min\u001b[39;00m inspect\u001b[38;5;241m.\u001b[39mgetouterframes(inspect\u001b[38;5;241m.\u001b[39mcurrentframe(), \u001b[38;5;241m2\u001b[39m)[\u001b[38;5;241m1\u001b[39m][\u001b[38;5;241m1\u001b[39m:\u001b[38;5;241m3\u001b[39m]]\n\u001b[1;32m     56\u001b[0m     )\n\u001b[1;32m     57\u001b[0m     lgr\u001b[38;5;241m.\u001b[39mdebug(\n\u001b[1;32m     58\u001b[0m         \u001b[38;5;124mf\u001b[39m\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mCalling \u001b[39m\u001b[38;5;132;01m{\u001b[39;00mf_string\u001b[38;5;132;01m}\u001b[39;00m\u001b[38;5;124m from \u001b[39m\u001b[38;5;132;01m{\u001b[39;00ms_caller\u001b[38;5;132;01m}\u001b[39;00m\u001b[38;5;124m\"\u001b[39m,\n\u001b[1;32m     59\u001b[0m         \u001b[38;5;241m*\u001b[39m\u001b[38;5;241m*\u001b[39m_debug_log_kwargs,\n\u001b[1;32m     60\u001b[0m     )\n\u001b[0;32m---> 61\u001b[0m \u001b[38;5;28;01mreturn\u001b[39;00m \u001b[43mfunc\u001b[49m\u001b[43m(\u001b[49m\u001b[38;5;241;43m*\u001b[39;49m\u001b[43margs\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[38;5;241;43m*\u001b[39;49m\u001b[38;5;241;43m*\u001b[39;49m\u001b[43mkwargs\u001b[49m\u001b[43m)\u001b[49m\n",
      "File \u001b[0;32m~/.venv/lib/python3.13/site-packages/pennylane/workflow/qnode.py:854\u001b[0m, in \u001b[0;36mQNode.construct\u001b[0;34m(self, args, kwargs)\u001b[0m\n\u001b[1;32m    852\u001b[0m \u001b[38;5;28;01mwith\u001b[39;00m pldb_device_manager(\u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mdevice):\n\u001b[1;32m    853\u001b[0m     \u001b[38;5;28;01mwith\u001b[39;00m qml\u001b[38;5;241m.\u001b[39mqueuing\u001b[38;5;241m.\u001b[39mAnnotatedQueue() \u001b[38;5;28;01mas\u001b[39;00m q:\n\u001b[0;32m--> 854\u001b[0m         \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39m_qfunc_output \u001b[38;5;241m=\u001b[39m \u001b[38;5;28;43mself\u001b[39;49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mfunc\u001b[49m\u001b[43m(\u001b[49m\u001b[38;5;241;43m*\u001b[39;49m\u001b[43margs\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[38;5;241;43m*\u001b[39;49m\u001b[38;5;241;43m*\u001b[39;49m\u001b[43mkwargs\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m    856\u001b[0m tape \u001b[38;5;241m=\u001b[39m QuantumScript\u001b[38;5;241m.\u001b[39mfrom_queue(q, shots)\n\u001b[1;32m    858\u001b[0m params \u001b[38;5;241m=\u001b[39m tape\u001b[38;5;241m.\u001b[39mget_parameters(trainable_only\u001b[38;5;241m=\u001b[39m\u001b[38;5;28;01mFalse\u001b[39;00m)\n",
      "Cell \u001b[0;32mIn[4], line 15\u001b[0m, in \u001b[0;36mverify_controlled_modular_multiplication.<locals>.test_circuit\u001b[0;34m()\u001b[0m\n\u001b[1;32m     12\u001b[0m qml\u001b[38;5;241m.\u001b[39mBasisState(np\u001b[38;5;241m.\u001b[39marray([\u001b[38;5;241m0\u001b[39m, \u001b[38;5;241m0\u001b[39m, \u001b[38;5;241m0\u001b[39m, \u001b[38;5;241m1\u001b[39m]), wires\u001b[38;5;241m=\u001b[39m[\u001b[38;5;241m1\u001b[39m, \u001b[38;5;241m2\u001b[39m, \u001b[38;5;241m3\u001b[39m, \u001b[38;5;241m4\u001b[39m])\n\u001b[1;32m     14\u001b[0m \u001b[38;5;66;03m# Apply controlled U^m\u001b[39;00m\n\u001b[0;32m---> 15\u001b[0m \u001b[43mcontrolled_modular_multiplication_no_ctrl\u001b[49m\u001b[43m(\u001b[49m\u001b[43mm\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mcontrol_wire\u001b[49m\u001b[38;5;241;43m=\u001b[39;49m\u001b[38;5;241;43m0\u001b[39;49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mtarget_wires\u001b[49m\u001b[38;5;241;43m=\u001b[39;49m\u001b[43m[\u001b[49m\u001b[38;5;241;43m1\u001b[39;49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[38;5;241;43m2\u001b[39;49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[38;5;241;43m3\u001b[39;49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[38;5;241;43m4\u001b[39;49m\u001b[43m]\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m     17\u001b[0m \u001b[38;5;28;01mreturn\u001b[39;00m qml\u001b[38;5;241m.\u001b[39mstate()\n",
      "Cell \u001b[0;32mIn[2], line 79\u001b[0m, in \u001b[0;36mcontrolled_modular_multiplication_no_ctrl\u001b[0;34m(m, control_wire, target_wires)\u001b[0m\n\u001b[1;32m     77\u001b[0m \u001b[38;5;28;01mfor\u001b[39;00m cycle \u001b[38;5;129;01min\u001b[39;00m cycles:\n\u001b[1;32m     78\u001b[0m     \u001b[38;5;28;01mfor\u001b[39;00m i \u001b[38;5;129;01min\u001b[39;00m \u001b[38;5;28mreversed\u001b[39m(\u001b[38;5;28mrange\u001b[39m(\u001b[38;5;241m1\u001b[39m, \u001b[38;5;28mlen\u001b[39m(cycle))):\n\u001b[0;32m---> 79\u001b[0m         \u001b[43mcontrolled_basis_swap_no_ctrl\u001b[49m\u001b[43m(\u001b[49m\u001b[43mcycle\u001b[49m\u001b[43m[\u001b[49m\u001b[38;5;241;43m0\u001b[39;49m\u001b[43m]\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mcycle\u001b[49m\u001b[43m[\u001b[49m\u001b[43mi\u001b[49m\u001b[43m]\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mtarget_wires\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mcontrol_wire\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m     80\u001b[0m qml\u001b[38;5;241m.\u001b[39mBarrier(wires\u001b[38;5;241m=\u001b[39m[control_wire] \u001b[38;5;241m+\u001b[39m target_wires)\n",
      "Cell \u001b[0;32mIn[2], line 61\u001b[0m, in \u001b[0;36mcontrolled_basis_swap_no_ctrl\u001b[0;34m(i, j, target_wires, control_wire)\u001b[0m\n\u001b[1;32m     59\u001b[0m \u001b[38;5;66;03m# Apply multi-controlled X with control qubit\u001b[39;00m\n\u001b[1;32m     60\u001b[0m all_ctrls \u001b[38;5;241m=\u001b[39m [control_wire] \u001b[38;5;241m+\u001b[39m ctrl_bits\n\u001b[0;32m---> 61\u001b[0m \u001b[43mmulti_controlled_x\u001b[49m\u001b[43m(\u001b[49m\u001b[43mall_ctrls\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mtarget_wires\u001b[49m\u001b[43m[\u001b[49m\u001b[43midx\u001b[49m\u001b[43m]\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m     63\u001b[0m \u001b[38;5;66;03m# Undo flips\u001b[39;00m\n\u001b[1;32m     64\u001b[0m \u001b[38;5;28;01mfor\u001b[39;00m w, b \u001b[38;5;129;01min\u001b[39;00m \u001b[38;5;28mzip\u001b[39m(ctrl_bits, ctrl_vals):\n",
      "Cell \u001b[0;32mIn[2], line 37\u001b[0m, in \u001b[0;36mmulti_controlled_x\u001b[0;34m(ctrls, target)\u001b[0m\n\u001b[1;32m     35\u001b[0m     qml\u001b[38;5;241m.\u001b[39mToffoli(wires\u001b[38;5;241m=\u001b[39m[ctrls[\u001b[38;5;241m0\u001b[39m], ctrls[\u001b[38;5;241m1\u001b[39m], target])\n\u001b[1;32m     36\u001b[0m \u001b[38;5;28;01melse\u001b[39;00m:\n\u001b[0;32m---> 37\u001b[0m     \u001b[38;5;28;01mraise\u001b[39;00m \u001b[38;5;167;01mNotImplementedError\u001b[39;00m(\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mOnly supports up to 2 control wires\u001b[39m\u001b[38;5;124m\"\u001b[39m)\n",
      "\u001b[0;31mNotImplementedError\u001b[0m: Only supports up to 2 control wires"
     ]
    }
   ],
   "source": [
    "for m in range(4):\n",
    "    assert verify_controlled_modular_multiplication(m)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "bfa3f682-02de-4e98-b57a-1b771b743a8e",
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python (venv)",
   "language": "python",
   "name": "venv"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.13.1"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
