
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source C:/Programs/Xilinx/Vitis_HLS/2021.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running 'C:/Programs/Xilinx/Vitis_HLS/2021.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'danil' on host 'desktop-d9bk5m4' (Windows NT_amd64 version 6.2) on Tue Nov 22 18:32:33 +0300 2022
INFO: [HLS 200-10] In directory 'D:/Labs/3sem/FPGA/lab3_z2/lab3_z2'
Sourcing Tcl script 'lab3_z2.tcl'
INFO: [HLS 200-1510] Running: open_project -reset lab3_z2 
INFO: [HLS 200-10] Creating and opening project 'D:/Labs/3sem/FPGA/lab3_z2/lab3_z2/lab3_z2'.
INFO: [HLS 200-1510] Running: add_files ./source/lab3_z2.c 
INFO: [HLS 200-10] Adding design file './source/lab3_z2.c' to the project
INFO: [HLS 200-1510] Running: set_top lab3_z2 
INFO: [HLS 200-1510] Running: add_files -tb ./source/lab3_z2_test.c 
INFO: [HLS 200-10] Adding test bench file './source/lab3_z2_test.c' to the project
INFO: [HLS 200-1510] Running: open_solution -reset ex_sol1 
INFO: [HLS 200-10] Creating and opening solution 'D:/Labs/3sem/FPGA/lab3_z2/lab3_z2/lab3_z2/ex_sol1'.
INFO: [HLS 200-10] Cleaning up the solution database.
WARNING: [HLS 200-40] No D:/Labs/3sem/FPGA/lab3_z2/lab3_z2/lab3_z2/ex_sol1/ex_sol1.aps file found.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_directive_top -name lab3_z2 lab3_z2 
INFO: [HLS 200-1510] Running: set_part xa7a12tcsg325-1Q 
INFO: [HLS 200-1611] Setting target device to 'xa7a12t-csg325-1Q'
INFO: [HLS 200-1510] Running: create_clock -period 8 -name clk 
INFO: [SYN 201-201] Setting up clock 'clk' with a period of 8ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [SYN 201-201] Setting up clock 'clk' with an uncertainty of 1ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.014 seconds; current allocated memory: 855.836 MB.
INFO: [HLS 200-10] Analyzing design file './source/lab3_z2.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.766 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.769 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.014 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.014 seconds; current allocated memory: 1.076 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_7_1' (./source/lab3_z2.c:5) in function 'lab3_z2' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lab3_z2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lab3_z2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_7_1'.
WARNING: [HLS 200-880] The II Violation in module 'lab3_z2' (loop 'VITIS_LOOP_7_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('out_ar_addr_write_ln10', ./source/lab3_z2.c:10) of variable 'add_ln10', ./source/lab3_z2.c:10 on array 'out_ar' and 'load' operation ('out_ar_load', ./source/lab3_z2.c:10) on array 'out_ar'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'VITIS_LOOP_7_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 1.076 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lab3_z2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lab3_z2/inA_ar' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab3_z2/out_ar' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lab3_z2' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'lab3_z2' pipeline 'VITIS_LOOP_7_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'lab3_z2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.295 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 1.076 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for lab3_z2.
INFO: [VLOG 209-307] Generating Verilog RTL for lab3_z2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 153.52 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 5.479 seconds; current allocated memory: 257.246 MB.
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling(apcc) ../../../../source/lab3_z2_test.c in debug mode
INFO: [HLS 200-10] Running 'C:/Programs/Xilinx/Vitis_HLS/2021.2/bin/unwrapped/win64.o/apcc.exe'
INFO: [HLS 200-10] For user 'danil' on host 'desktop-d9bk5m4' (Windows NT_amd64 version 6.2) on Tue Nov 22 18:32:43 +0300 2022
INFO: [HLS 200-10] In directory 'D:/Labs/3sem/FPGA/lab3_z2/lab3_z2/lab3_z2/ex_sol1/csim/build'
INFO: [APCC 202-3] Tmp directory is apcc_db
INFO: [APCC 202-1] APCC is done.
INFO: [HLS 200-112] Total CPU user time: 0 seconds. Total CPU system time: 0 seconds. Total elapsed time: 4.872 seconds; peak allocated memory: 2.562 MB.
   Compiling(apcc) ../../../../source/lab3_z2.c in debug mode
INFO: [HLS 200-10] Running 'C:/Programs/Xilinx/Vitis_HLS/2021.2/bin/unwrapped/win64.o/apcc.exe'
INFO: [HLS 200-10] For user 'danil' on host 'desktop-d9bk5m4' (Windows NT_amd64 version 6.2) on Tue Nov 22 18:32:49 +0300 2022
INFO: [HLS 200-10] In directory 'D:/Labs/3sem/FPGA/lab3_z2/lab3_z2/lab3_z2/ex_sol1/csim/build'
INFO: [APCC 202-3] Tmp directory is apcc_db
INFO: [APCC 202-1] APCC is done.
INFO: [HLS 200-112] Total CPU user time: 0 seconds. Total CPU system time: 0 seconds. Total elapsed time: 4.23 seconds; peak allocated memory: 2.578 MB.
   Generating csim.exe
----------Pass!------------ 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 14.193 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: cosim_design -trace_level all -tool xsim 
WARNING: [HLS 200-626] This design is unable to schedule all read ports in the first II cycle. The RTL testbench may treat the design as non-pipelined
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "C:/Programs/Xilinx/Vitis_HLS/2021.2/tps/win64/msys64/mingw64/bin/g++"
   Compiling apatb_lab3_z2.cpp
   Compiling (apcc) lab3_z2.c_pre.c.tb.c
INFO: [HLS 200-10] Running 'C:/Programs/Xilinx/Vitis_HLS/2021.2/bin/unwrapped/win64.o/apcc.exe'
INFO: [HLS 200-10] For user 'danil' on host 'desktop-d9bk5m4' (Windows NT_amd64 version 6.2) on Tue Nov 22 18:33:00 +0300 2022
INFO: [HLS 200-10] In directory 'D:/Labs/3sem/FPGA/lab3_z2/lab3_z2/lab3_z2/ex_sol1/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is apcc_db
INFO: [APCC 202-1] APCC is done.
INFO: [HLS 200-112] Total CPU user time: 0 seconds. Total CPU system time: 0 seconds. Total elapsed time: 2.91 seconds; peak allocated memory: 2.188 MB.
   Compiling (apcc) lab3_z2_test.c_pre.c.tb.c
INFO: [HLS 200-10] Running 'C:/Programs/Xilinx/Vitis_HLS/2021.2/bin/unwrapped/win64.o/apcc.exe'
INFO: [HLS 200-10] For user 'danil' on host 'desktop-d9bk5m4' (Windows NT_amd64 version 6.2) on Tue Nov 22 18:33:04 +0300 2022
INFO: [HLS 200-10] In directory 'D:/Labs/3sem/FPGA/lab3_z2/lab3_z2/lab3_z2/ex_sol1/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is apcc_db
INFO: [APCC 202-1] APCC is done.
INFO: [HLS 200-112] Total CPU user time: 0 seconds. Total CPU system time: 0 seconds. Total elapsed time: 2.939 seconds; peak allocated memory: 2.535 MB.
   Compiling apatb_lab3_z2_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
----------Pass!------------ 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...

D:\Labs\3sem\FPGA\lab3_z2\lab3_z2\lab3_z2\ex_sol1\sim\verilog>set PATH= 

D:\Labs\3sem\FPGA\lab3_z2\lab3_z2\lab3_z2\ex_sol1\sim\verilog>call C:/Programs/Xilinx/Vivado/2021.2/bin/xelab xil_defaultlib.apatb_lab3_z2_top glbl -Oenable_linking_all_libraries  -prj lab3_z2.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_19 -L floating_point_v7_1_13 --lib "ieee_proposed=./ieee_proposed" -s lab3_z2 -debug wave 
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Programs/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_lab3_z2_top glbl -Oenable_linking_all_libraries -prj lab3_z2.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_19 -L floating_point_v7_1_13 --lib ieee_proposed=./ieee_proposed -s lab3_z2 -debug wave 
Multi-threading is on. Using 14 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab3_z2/lab3_z2/lab3_z2/ex_sol1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab3_z2/lab3_z2/lab3_z2/ex_sol1/sim/verilog/AESL_automem_inA_ar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_inA_ar
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab3_z2/lab3_z2/lab3_z2/ex_sol1/sim/verilog/AESL_automem_out_ar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_out_ar
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab3_z2/lab3_z2/lab3_z2/ex_sol1/sim/verilog/lab3_z2.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_lab3_z2_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab3_z2/lab3_z2/lab3_z2/ex_sol1/sim/verilog/lab3_z2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3_z2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab3_z2/lab3_z2/lab3_z2/ex_sol1/sim/verilog/lab3_z2_flow_control_loop_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3_z2_flow_control_loop_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab3_z2/lab3_z2/lab3_z2/ex_sol1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.lab3_z2_flow_control_loop_pipe
Compiling module xil_defaultlib.lab3_z2
Compiling module xil_defaultlib.AESL_automem_inA_ar
Compiling module xil_defaultlib.AESL_automem_out_ar
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.upc_loop_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_lab3_z2_top
Compiling module work.glbl
Built simulation snapshot lab3_z2

****** xsim v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source xsim.dir/lab3_z2/xsim_script.tcl
# xsim {lab3_z2} -view {{lab3_z2_dataflow_ana.wcfg}} -tclbatch {lab3_z2.tcl} -protoinst {lab3_z2.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file lab3_z2.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_lab3_z2_top/AESL_inst_lab3_z2//AESL_inst_lab3_z2_activity
Time resolution is 1 ps
open_wave_config lab3_z2_dataflow_ana.wcfg
source lab3_z2.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set cinoutgroup [add_wave_group "C InOuts" -into $designtopgroup]
## set return_group [add_wave_group return(memory) -into $cinoutgroup]
## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/out_ar_q1 -into $return_group -radix hex
## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/out_ar_ce1 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/out_ar_address1 -into $return_group -radix hex
## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/out_ar_d0 -into $return_group -radix hex
## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/out_ar_we0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/out_ar_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/out_ar_address0 -into $return_group -radix hex
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(axi_slave) -into $coutputgroup]
## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/ap_local_deadlock -into $return_group -radix hex
## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/ap_local_block -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(memory) -into $cinputgroup]
## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/inA_ar_q0 -into $return_group -radix hex
## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/inA_ar_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/inA_ar_address0 -into $return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/ap_start -into $blocksiggroup
## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/ap_done -into $blocksiggroup
## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/ap_idle -into $blocksiggroup
## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_lab3_z2_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_lab3_z2_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_lab3_z2_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_lab3_z2_top/LENGTH_inA_ar -into $tb_portdepth_group -radix hex
## add_wave /apatb_lab3_z2_top/LENGTH_out_ar -into $tb_portdepth_group -radix hex
## set tbcinoutgroup [add_wave_group "C InOuts" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(memory) -into $tbcinoutgroup]
## add_wave /apatb_lab3_z2_top/out_ar_q1 -into $tb_return_group -radix hex
## add_wave /apatb_lab3_z2_top/out_ar_ce1 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_lab3_z2_top/out_ar_address1 -into $tb_return_group -radix hex
## add_wave /apatb_lab3_z2_top/out_ar_d0 -into $tb_return_group -radix hex
## add_wave /apatb_lab3_z2_top/out_ar_we0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_lab3_z2_top/out_ar_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_lab3_z2_top/out_ar_address0 -into $tb_return_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(axi_slave) -into $tbcoutputgroup]
## add_wave /apatb_lab3_z2_top/ap_local_deadlock -into $tb_return_group -radix hex
## add_wave /apatb_lab3_z2_top/ap_local_block -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(memory) -into $tbcinputgroup]
## add_wave /apatb_lab3_z2_top/inA_ar_q0 -into $tb_return_group -radix hex
## add_wave /apatb_lab3_z2_top/inA_ar_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_lab3_z2_top/inA_ar_address0 -into $tb_return_group -radix hex
## save_wave_config lab3_z2.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "116000"
// RTL Simulation : 1 / 1 [100.00%] @ "131212000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 131260 ns : File "D:/Labs/3sem/FPGA/lab3_z2/lab3_z2/lab3_z2/ex_sol1/sim/verilog/lab3_z2.autotb.v" Line 278
## quit
INFO: [Common 17-206] Exiting xsim at Tue Nov 22 18:33:19 2022...
INFO: [COSIM 212-316] Starting C post checking ...
----------Pass!------------ 
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 25.888 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: open_solution -reset ex_sol2 
INFO: [HLS 200-10] Creating and opening solution 'D:/Labs/3sem/FPGA/lab3_z2/lab3_z2/lab3_z2/ex_sol2'.
INFO: [HLS 200-10] Cleaning up the solution database.
WARNING: [HLS 200-40] No D:/Labs/3sem/FPGA/lab3_z2/lab3_z2/lab3_z2/ex_sol2/ex_sol2.aps file found.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_directive_top -name lab3_z2 lab3_z2 
INFO: [HLS 200-1510] Running: set_directive_interface -mode ap_fifo lab3_z2 in_Mass 
INFO: [HLS 200-1510] Running: set_part xa7a12tcsg325-1Q 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name clk 
INFO: [SYN 201-201] Setting up clock 'clk' with a period of 8ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [SYN 201-201] Setting up clock 'clk' with an uncertainty of 1ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.012 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Analyzing design file './source/lab3_z2.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.632 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.703 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.014 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.014 seconds; current allocated memory: 1.076 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_7_1' (./source/lab3_z2.c:5) in function 'lab3_z2' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.029 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.016 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lab3_z2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lab3_z2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_7_1'.
WARNING: [HLS 200-880] The II Violation in module 'lab3_z2' (loop 'VITIS_LOOP_7_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('out_ar_addr_write_ln10', ./source/lab3_z2.c:10) of variable 'add_ln10', ./source/lab3_z2.c:10 on array 'out_ar' and 'load' operation ('out_ar_load', ./source/lab3_z2.c:10) on array 'out_ar'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'VITIS_LOOP_7_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 1.076 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lab3_z2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lab3_z2/inA_ar' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab3_z2/out_ar' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lab3_z2' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'lab3_z2' pipeline 'VITIS_LOOP_7_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'lab3_z2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.275 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.239 seconds; current allocated memory: 1.076 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for lab3_z2.
INFO: [VLOG 209-307] Generating Verilog RTL for lab3_z2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 153.52 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.212 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling(apcc) ../../../../source/lab3_z2_test.c in debug mode
INFO: [HLS 200-10] Running 'C:/Programs/Xilinx/Vitis_HLS/2021.2/bin/unwrapped/win64.o/apcc.exe'
INFO: [HLS 200-10] For user 'danil' on host 'desktop-d9bk5m4' (Windows NT_amd64 version 6.2) on Tue Nov 22 18:33:28 +0300 2022
INFO: [HLS 200-10] In directory 'D:/Labs/3sem/FPGA/lab3_z2/lab3_z2/lab3_z2/ex_sol2/csim/build'
INFO: [APCC 202-3] Tmp directory is apcc_db
INFO: [APCC 202-1] APCC is done.
INFO: [HLS 200-112] Total CPU user time: 0 seconds. Total CPU system time: 0 seconds. Total elapsed time: 4.473 seconds; peak allocated memory: 2.340 MB.
   Compiling(apcc) ../../../../source/lab3_z2.c in debug mode
INFO: [HLS 200-10] Running 'C:/Programs/Xilinx/Vitis_HLS/2021.2/bin/unwrapped/win64.o/apcc.exe'
INFO: [HLS 200-10] For user 'danil' on host 'desktop-d9bk5m4' (Windows NT_amd64 version 6.2) on Tue Nov 22 18:33:34 +0300 2022
INFO: [HLS 200-10] In directory 'D:/Labs/3sem/FPGA/lab3_z2/lab3_z2/lab3_z2/ex_sol2/csim/build'
INFO: [APCC 202-3] Tmp directory is apcc_db
INFO: [APCC 202-1] APCC is done.
INFO: [HLS 200-112] Total CPU user time: 0 seconds. Total CPU system time: 0 seconds. Total elapsed time: 4.303 seconds; peak allocated memory: 2.207 MB.
   Generating csim.exe
----------Pass!------------ 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 13.673 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: cosim_design -trace_level all -tool xsim 
WARNING: [HLS 200-626] This design is unable to schedule all read ports in the first II cycle. The RTL testbench may treat the design as non-pipelined
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "C:/Programs/Xilinx/Vitis_HLS/2021.2/tps/win64/msys64/mingw64/bin/g++"
   Compiling apatb_lab3_z2.cpp
   Compiling (apcc) lab3_z2.c_pre.c.tb.c
INFO: [HLS 200-10] Running 'C:/Programs/Xilinx/Vitis_HLS/2021.2/bin/unwrapped/win64.o/apcc.exe'
INFO: [HLS 200-10] For user 'danil' on host 'desktop-d9bk5m4' (Windows NT_amd64 version 6.2) on Tue Nov 22 18:33:44 +0300 2022
INFO: [HLS 200-10] In directory 'D:/Labs/3sem/FPGA/lab3_z2/lab3_z2/lab3_z2/ex_sol2/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is apcc_db
INFO: [APCC 202-1] APCC is done.
INFO: [HLS 200-112] Total CPU user time: 0 seconds. Total CPU system time: 0 seconds. Total elapsed time: 2.965 seconds; peak allocated memory: 2.285 MB.
   Compiling (apcc) lab3_z2_test.c_pre.c.tb.c
INFO: [HLS 200-10] Running 'C:/Programs/Xilinx/Vitis_HLS/2021.2/bin/unwrapped/win64.o/apcc.exe'
INFO: [HLS 200-10] For user 'danil' on host 'desktop-d9bk5m4' (Windows NT_amd64 version 6.2) on Tue Nov 22 18:33:49 +0300 2022
INFO: [HLS 200-10] In directory 'D:/Labs/3sem/FPGA/lab3_z2/lab3_z2/lab3_z2/ex_sol2/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is apcc_db
INFO: [APCC 202-1] APCC is done.
INFO: [HLS 200-112] Total CPU user time: 0 seconds. Total CPU system time: 0 seconds. Total elapsed time: 2.991 seconds; peak allocated memory: 2.922 MB.
   Compiling apatb_lab3_z2_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
----------Pass!------------ 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...

D:\Labs\3sem\FPGA\lab3_z2\lab3_z2\lab3_z2\ex_sol2\sim\verilog>set PATH= 

D:\Labs\3sem\FPGA\lab3_z2\lab3_z2\lab3_z2\ex_sol2\sim\verilog>call C:/Programs/Xilinx/Vivado/2021.2/bin/xelab xil_defaultlib.apatb_lab3_z2_top glbl -Oenable_linking_all_libraries  -prj lab3_z2.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_19 -L floating_point_v7_1_13 --lib "ieee_proposed=./ieee_proposed" -s lab3_z2 -debug wave 
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Programs/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_lab3_z2_top glbl -Oenable_linking_all_libraries -prj lab3_z2.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_19 -L floating_point_v7_1_13 --lib ieee_proposed=./ieee_proposed -s lab3_z2 -debug wave 
Multi-threading is on. Using 14 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab3_z2/lab3_z2/lab3_z2/ex_sol2/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab3_z2/lab3_z2/lab3_z2/ex_sol2/sim/verilog/AESL_automem_inA_ar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_inA_ar
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab3_z2/lab3_z2/lab3_z2/ex_sol2/sim/verilog/AESL_automem_out_ar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_out_ar
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab3_z2/lab3_z2/lab3_z2/ex_sol2/sim/verilog/lab3_z2.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_lab3_z2_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab3_z2/lab3_z2/lab3_z2/ex_sol2/sim/verilog/lab3_z2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3_z2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab3_z2/lab3_z2/lab3_z2/ex_sol2/sim/verilog/lab3_z2_flow_control_loop_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3_z2_flow_control_loop_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab3_z2/lab3_z2/lab3_z2/ex_sol2/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.lab3_z2_flow_control_loop_pipe
Compiling module xil_defaultlib.lab3_z2
Compiling module xil_defaultlib.AESL_automem_inA_ar
Compiling module xil_defaultlib.AESL_automem_out_ar
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.upc_loop_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_lab3_z2_top
Compiling module work.glbl
Built simulation snapshot lab3_z2

****** xsim v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source xsim.dir/lab3_z2/xsim_script.tcl
# xsim {lab3_z2} -view {{lab3_z2_dataflow_ana.wcfg}} -tclbatch {lab3_z2.tcl} -protoinst {lab3_z2.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file lab3_z2.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_lab3_z2_top/AESL_inst_lab3_z2//AESL_inst_lab3_z2_activity
Time resolution is 1 ps
open_wave_config lab3_z2_dataflow_ana.wcfg
source lab3_z2.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set cinoutgroup [add_wave_group "C InOuts" -into $designtopgroup]
## set return_group [add_wave_group return(memory) -into $cinoutgroup]
## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/out_ar_q1 -into $return_group -radix hex
## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/out_ar_ce1 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/out_ar_address1 -into $return_group -radix hex
## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/out_ar_d0 -into $return_group -radix hex
## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/out_ar_we0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/out_ar_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/out_ar_address0 -into $return_group -radix hex
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(axi_slave) -into $coutputgroup]
## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/ap_local_deadlock -into $return_group -radix hex
## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/ap_local_block -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(memory) -into $cinputgroup]
## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/inA_ar_q0 -into $return_group -radix hex
## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/inA_ar_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/inA_ar_address0 -into $return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/ap_start -into $blocksiggroup
## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/ap_done -into $blocksiggroup
## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/ap_idle -into $blocksiggroup
## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_lab3_z2_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_lab3_z2_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_lab3_z2_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_lab3_z2_top/LENGTH_inA_ar -into $tb_portdepth_group -radix hex
## add_wave /apatb_lab3_z2_top/LENGTH_out_ar -into $tb_portdepth_group -radix hex
## set tbcinoutgroup [add_wave_group "C InOuts" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(memory) -into $tbcinoutgroup]
## add_wave /apatb_lab3_z2_top/out_ar_q1 -into $tb_return_group -radix hex
## add_wave /apatb_lab3_z2_top/out_ar_ce1 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_lab3_z2_top/out_ar_address1 -into $tb_return_group -radix hex
## add_wave /apatb_lab3_z2_top/out_ar_d0 -into $tb_return_group -radix hex
## add_wave /apatb_lab3_z2_top/out_ar_we0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_lab3_z2_top/out_ar_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_lab3_z2_top/out_ar_address0 -into $tb_return_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(axi_slave) -into $tbcoutputgroup]
## add_wave /apatb_lab3_z2_top/ap_local_deadlock -into $tb_return_group -radix hex
## add_wave /apatb_lab3_z2_top/ap_local_block -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(memory) -into $tbcinputgroup]
## add_wave /apatb_lab3_z2_top/inA_ar_q0 -into $tb_return_group -radix hex
## add_wave /apatb_lab3_z2_top/inA_ar_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_lab3_z2_top/inA_ar_address0 -into $tb_return_group -radix hex
## save_wave_config lab3_z2.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "116000"
// RTL Simulation : 1 / 1 [100.00%] @ "131212000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 131260 ns : File "D:/Labs/3sem/FPGA/lab3_z2/lab3_z2/lab3_z2/ex_sol2/sim/verilog/lab3_z2.autotb.v" Line 278
## quit
INFO: [Common 17-206] Exiting xsim at Tue Nov 22 18:34:02 2022...
INFO: [COSIM 212-316] Starting C post checking ...
----------Pass!------------ 
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 23.316 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: open_solution -reset ex_sol3 
INFO: [HLS 200-10] Creating and opening solution 'D:/Labs/3sem/FPGA/lab3_z2/lab3_z2/lab3_z2/ex_sol3'.
INFO: [HLS 200-10] Cleaning up the solution database.
WARNING: [HLS 200-40] No D:/Labs/3sem/FPGA/lab3_z2/lab3_z2/lab3_z2/ex_sol3/ex_sol3.aps file found.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_directive_top -name lab3_z2 lab3_z2 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off lab3_z2/lab3_z2 
INFO: [HLS 200-1510] Running: set_directive_interface -mode ap_fifo lab3_z2 in_Mass 
INFO: [HLS 200-1510] Running: set_part xa7a12tcsg325-1Q 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name clk 
INFO: [SYN 201-201] Setting up clock 'clk' with a period of 8ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [SYN 201-201] Setting up clock 'clk' with an uncertainty of 1ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.012 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Analyzing design file './source/lab3_z2.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.683 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.968 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.016 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.013 seconds; current allocated memory: 1.076 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_7_1' (./source/lab3_z2.c:5) in function 'lab3_z2' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.032 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lab3_z2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lab3_z2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_7_1'.
WARNING: [HLS 200-880] The II Violation in module 'lab3_z2' (loop 'VITIS_LOOP_7_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('out_ar_addr_write_ln10', ./source/lab3_z2.c:10) of variable 'add_ln10', ./source/lab3_z2.c:10 on array 'out_ar' and 'load' operation ('out_ar_load', ./source/lab3_z2.c:10) on array 'out_ar'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'VITIS_LOOP_7_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.076 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lab3_z2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lab3_z2/inA_ar' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab3_z2/out_ar' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lab3_z2' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'lab3_z2' pipeline 'VITIS_LOOP_7_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'lab3_z2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.305 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.076 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for lab3_z2.
INFO: [VLOG 209-307] Generating Verilog RTL for lab3_z2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 153.52 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.602 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling(apcc) ../../../../source/lab3_z2_test.c in debug mode
INFO: [HLS 200-10] Running 'C:/Programs/Xilinx/Vitis_HLS/2021.2/bin/unwrapped/win64.o/apcc.exe'
INFO: [HLS 200-10] For user 'danil' on host 'desktop-d9bk5m4' (Windows NT_amd64 version 6.2) on Tue Nov 22 18:34:11 +0300 2022
INFO: [HLS 200-10] In directory 'D:/Labs/3sem/FPGA/lab3_z2/lab3_z2/lab3_z2/ex_sol3/csim/build'
INFO: [APCC 202-3] Tmp directory is apcc_db
INFO: [APCC 202-1] APCC is done.
INFO: [HLS 200-112] Total CPU user time: 0 seconds. Total CPU system time: 0 seconds. Total elapsed time: 4.49 seconds; peak allocated memory: 2.477 MB.
   Compiling(apcc) ../../../../source/lab3_z2.c in debug mode
INFO: [HLS 200-10] Running 'C:/Programs/Xilinx/Vitis_HLS/2021.2/bin/unwrapped/win64.o/apcc.exe'
INFO: [HLS 200-10] For user 'danil' on host 'desktop-d9bk5m4' (Windows NT_amd64 version 6.2) on Tue Nov 22 18:34:17 +0300 2022
INFO: [HLS 200-10] In directory 'D:/Labs/3sem/FPGA/lab3_z2/lab3_z2/lab3_z2/ex_sol3/csim/build'
INFO: [APCC 202-3] Tmp directory is apcc_db
INFO: [APCC 202-1] APCC is done.
INFO: [HLS 200-112] Total CPU user time: 0 seconds. Total CPU system time: 0 seconds. Total elapsed time: 4.364 seconds; peak allocated memory: 2.289 MB.
   Generating csim.exe
----------Pass!------------ 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 13.718 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: cosim_design -trace_level all -tool xsim 
WARNING: [HLS 200-626] This design is unable to schedule all read ports in the first II cycle. The RTL testbench may treat the design as non-pipelined
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "C:/Programs/Xilinx/Vitis_HLS/2021.2/tps/win64/msys64/mingw64/bin/g++"
   Compiling apatb_lab3_z2.cpp
   Compiling (apcc) lab3_z2.c_pre.c.tb.c
INFO: [HLS 200-10] Running 'C:/Programs/Xilinx/Vitis_HLS/2021.2/bin/unwrapped/win64.o/apcc.exe'
INFO: [HLS 200-10] For user 'danil' on host 'desktop-d9bk5m4' (Windows NT_amd64 version 6.2) on Tue Nov 22 18:34:27 +0300 2022
INFO: [HLS 200-10] In directory 'D:/Labs/3sem/FPGA/lab3_z2/lab3_z2/lab3_z2/ex_sol3/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is apcc_db
INFO: [APCC 202-1] APCC is done.
INFO: [HLS 200-112] Total CPU user time: 0 seconds. Total CPU system time: 0 seconds. Total elapsed time: 2.972 seconds; peak allocated memory: 2.117 MB.
   Compiling (apcc) lab3_z2_test.c_pre.c.tb.c
INFO: [HLS 200-10] Running 'C:/Programs/Xilinx/Vitis_HLS/2021.2/bin/unwrapped/win64.o/apcc.exe'
INFO: [HLS 200-10] For user 'danil' on host 'desktop-d9bk5m4' (Windows NT_amd64 version 6.2) on Tue Nov 22 18:34:32 +0300 2022
INFO: [HLS 200-10] In directory 'D:/Labs/3sem/FPGA/lab3_z2/lab3_z2/lab3_z2/ex_sol3/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is apcc_db
INFO: [APCC 202-1] APCC is done.
INFO: [HLS 200-112] Total CPU user time: 0 seconds. Total CPU system time: 0 seconds. Total elapsed time: 2.919 seconds; peak allocated memory: 2.336 MB.
   Compiling apatb_lab3_z2_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
----------Pass!------------ 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...

D:\Labs\3sem\FPGA\lab3_z2\lab3_z2\lab3_z2\ex_sol3\sim\verilog>set PATH= 

D:\Labs\3sem\FPGA\lab3_z2\lab3_z2\lab3_z2\ex_sol3\sim\verilog>call C:/Programs/Xilinx/Vivado/2021.2/bin/xelab xil_defaultlib.apatb_lab3_z2_top glbl -Oenable_linking_all_libraries  -prj lab3_z2.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_19 -L floating_point_v7_1_13 --lib "ieee_proposed=./ieee_proposed" -s lab3_z2 -debug wave 
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Programs/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_lab3_z2_top glbl -Oenable_linking_all_libraries -prj lab3_z2.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_19 -L floating_point_v7_1_13 --lib ieee_proposed=./ieee_proposed -s lab3_z2 -debug wave 
Multi-threading is on. Using 14 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab3_z2/lab3_z2/lab3_z2/ex_sol3/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab3_z2/lab3_z2/lab3_z2/ex_sol3/sim/verilog/AESL_automem_inA_ar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_inA_ar
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab3_z2/lab3_z2/lab3_z2/ex_sol3/sim/verilog/AESL_automem_out_ar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_out_ar
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab3_z2/lab3_z2/lab3_z2/ex_sol3/sim/verilog/lab3_z2.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_lab3_z2_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab3_z2/lab3_z2/lab3_z2/ex_sol3/sim/verilog/lab3_z2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3_z2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab3_z2/lab3_z2/lab3_z2/ex_sol3/sim/verilog/lab3_z2_flow_control_loop_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3_z2_flow_control_loop_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab3_z2/lab3_z2/lab3_z2/ex_sol3/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.lab3_z2_flow_control_loop_pipe
Compiling module xil_defaultlib.lab3_z2
Compiling module xil_defaultlib.AESL_automem_inA_ar
Compiling module xil_defaultlib.AESL_automem_out_ar
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.upc_loop_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_lab3_z2_top
Compiling module work.glbl
Built simulation snapshot lab3_z2

****** xsim v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source xsim.dir/lab3_z2/xsim_script.tcl
# xsim {lab3_z2} -view {{lab3_z2_dataflow_ana.wcfg}} -tclbatch {lab3_z2.tcl} -protoinst {lab3_z2.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file lab3_z2.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_lab3_z2_top/AESL_inst_lab3_z2//AESL_inst_lab3_z2_activity
Time resolution is 1 ps
open_wave_config lab3_z2_dataflow_ana.wcfg
source lab3_z2.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set cinoutgroup [add_wave_group "C InOuts" -into $designtopgroup]
## set return_group [add_wave_group return(memory) -into $cinoutgroup]
## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/out_ar_q1 -into $return_group -radix hex
## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/out_ar_ce1 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/out_ar_address1 -into $return_group -radix hex
## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/out_ar_d0 -into $return_group -radix hex
## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/out_ar_we0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/out_ar_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/out_ar_address0 -into $return_group -radix hex
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(axi_slave) -into $coutputgroup]
## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/ap_local_deadlock -into $return_group -radix hex
## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/ap_local_block -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(memory) -into $cinputgroup]
## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/inA_ar_q0 -into $return_group -radix hex
## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/inA_ar_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/inA_ar_address0 -into $return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/ap_start -into $blocksiggroup
## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/ap_done -into $blocksiggroup
## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/ap_idle -into $blocksiggroup
## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_lab3_z2_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_lab3_z2_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_lab3_z2_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_lab3_z2_top/LENGTH_inA_ar -into $tb_portdepth_group -radix hex
## add_wave /apatb_lab3_z2_top/LENGTH_out_ar -into $tb_portdepth_group -radix hex
## set tbcinoutgroup [add_wave_group "C InOuts" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(memory) -into $tbcinoutgroup]
## add_wave /apatb_lab3_z2_top/out_ar_q1 -into $tb_return_group -radix hex
## add_wave /apatb_lab3_z2_top/out_ar_ce1 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_lab3_z2_top/out_ar_address1 -into $tb_return_group -radix hex
## add_wave /apatb_lab3_z2_top/out_ar_d0 -into $tb_return_group -radix hex
## add_wave /apatb_lab3_z2_top/out_ar_we0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_lab3_z2_top/out_ar_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_lab3_z2_top/out_ar_address0 -into $tb_return_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(axi_slave) -into $tbcoutputgroup]
## add_wave /apatb_lab3_z2_top/ap_local_deadlock -into $tb_return_group -radix hex
## add_wave /apatb_lab3_z2_top/ap_local_block -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(memory) -into $tbcinputgroup]
## add_wave /apatb_lab3_z2_top/inA_ar_q0 -into $tb_return_group -radix hex
## add_wave /apatb_lab3_z2_top/inA_ar_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_lab3_z2_top/inA_ar_address0 -into $tb_return_group -radix hex
## save_wave_config lab3_z2.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "116000"
// RTL Simulation : 1 / 1 [100.00%] @ "131212000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 131260 ns : File "D:/Labs/3sem/FPGA/lab3_z2/lab3_z2/lab3_z2/ex_sol3/sim/verilog/lab3_z2.autotb.v" Line 278
## quit
INFO: [Common 17-206] Exiting xsim at Tue Nov 22 18:34:46 2022...
INFO: [COSIM 212-316] Starting C post checking ...
----------Pass!------------ 
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 24.956 seconds; current allocated memory: 0.000 MB.
[2Kvitis_hls> [11C^C