Compiling (synthesis checkpoint) kernel/IP: design_1_axi_register_slice_0_0
Log file: /mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/link/vivado/vpl/prj/prj.runs/design_1_axi_register_slice_0_0_synth_1/runme.log
