Running: D:\Xilinx\14.6\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib simprims_ver -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/Zeck/Desktop/Laboratorio2/PruebasGeneral_isim_map.exe -prj C:/Users/Zeck/Desktop/Laboratorio2/PruebasGeneral_map.prj work.PruebasGeneral work.glbl 
ISim P.68d (signature 0x8ef4fb42)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Zeck/Desktop/Laboratorio2/netgen/map/ControladorLucesSemaforo_map.v" into library work
Parsing VHDL file "C:/Users/Zeck/Desktop/Laboratorio2/PruebasGeneral.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 105696 KB
Fuse CPU Usage: 436 ms
Compiling module glbl
Compiling module X_ZERO
Compiling module mux
Compiling module X_MUX2
Compiling module X_BUF
Compiling module X_AND2
Compiling module X_ONE
Compiling module X_XOR2
Compiling module X_IPAD
Compiling module X_OPAD
Compiling module X_OBUF
Compiling module X_BUFGMUX
Compiling module X_INV
Compiling module sffsrce
Compiling module X_SFF(INIT=1'b1)
Compiling module X_SFF
Compiling module X_LUT4(INIT=16'b1000000010000000...
Compiling module ffsrce
Compiling module X_FF(INIT=1'b1)
Compiling module X_FF
Compiling module ControladorLucesSemaforo
Compiling package standard
Compiling package std_logic_1164
Compiling package vl_types
Compiling architecture behavior of entity pruebasgeneral
Time Resolution for simulation is 1ps.
Waiting for 3 sub-compilation(s) to finish...
Compiled 4 VHDL Units
Compiled 44 Verilog Units
Built simulation executable C:/Users/Zeck/Desktop/Laboratorio2/PruebasGeneral_isim_map.exe
Fuse Memory Usage: 121036 KB
Fuse CPU Usage: 780 ms
