{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1502381765692 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.1 Build 598 06/07/2017 SJ Lite Edition " "Version 17.0.1 Build 598 06/07/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1502381765692 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 10 13:16:05 2017 " "Processing started: Thu Aug 10 13:16:05 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1502381765692 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502381765692 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Processor -c Processor " "Command: quartus_sta Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502381765693 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1502381765786 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502381766087 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502381766087 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502381766134 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502381766134 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502381766215 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502381768519 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "52 " "TimeQuest Timing Analyzer is analyzing 52 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502381769118 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Processor.sdc " "Synopsys Design Constraints File file not found: 'Processor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502381769417 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502381769418 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1502381769493 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[0\] Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[0\] " "create_clock -period 1.000 -name Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[0\] Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1502381769493 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502381769493 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|F1\|M1\|Mux1~0  from: datab  to: combout " "Cell: D1\|F1\|M1\|Mux1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1502381769541 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|F1\|M1\|Mux1~2  from: datac  to: combout " "Cell: D1\|F1\|M1\|Mux1~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1502381769541 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|F1\|M1\|Mux2~1  from: datac  to: combout " "Cell: D1\|F1\|M1\|Mux2~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1502381769541 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|F1\|M1\|Mux2~3  from: datad  to: combout " "Cell: D1\|F1\|M1\|Mux2~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1502381769541 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|F1\|M1\|Mux3~3  from: datad  to: combout " "Cell: D1\|F1\|M1\|Mux3~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1502381769541 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|F1\|M1\|Mux4~0  from: datac  to: combout " "Cell: D1\|F1\|M1\|Mux4~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1502381769541 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|F1\|M1\|Mux4~1  from: datac  to: combout " "Cell: D1\|F1\|M1\|Mux4~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1502381769541 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|F1\|M1\|Mux4~2  from: datac  to: combout " "Cell: D1\|F1\|M1\|Mux4~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1502381769541 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|F1\|M1\|Mux4~4  from: datac  to: combout " "Cell: D1\|F1\|M1\|Mux4~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1502381769541 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|F1\|M1\|Mux4~5  from: datad  to: combout " "Cell: D1\|F1\|M1\|Mux4~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1502381769541 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|F1\|M1\|Mux5~2  from: datab  to: combout " "Cell: D1\|F1\|M1\|Mux5~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1502381769541 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|F1\|M1\|Mux5~3  from: datad  to: combout " "Cell: D1\|F1\|M1\|Mux5~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1502381769541 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|F1\|M1\|Mux5~6  from: datad  to: combout " "Cell: D1\|F1\|M1\|Mux5~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1502381769541 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|F1\|M1\|Mux5~7  from: dataa  to: combout " "Cell: D1\|F1\|M1\|Mux5~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1502381769541 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|WideOr0~1  from: datab  to: combout " "Cell: D1\|WideOr0~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1502381769541 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|WideOr0~1  from: datac  to: combout " "Cell: D1\|WideOr0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1502381769541 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|WideOr10~0  from: dataa  to: combout " "Cell: D1\|WideOr10~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1502381769541 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|WideOr10~0  from: datac  to: combout " "Cell: D1\|WideOr10~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1502381769541 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|WideOr10~0  from: datad  to: combout " "Cell: D1\|WideOr10~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1502381769541 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|WideOr3~1  from: dataa  to: combout " "Cell: D1\|WideOr3~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1502381769541 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|WideOr3~1  from: datab  to: combout " "Cell: D1\|WideOr3~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1502381769541 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|WideOr3~1  from: datac  to: combout " "Cell: D1\|WideOr3~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1502381769541 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|WideOr3~2  from: datac  to: combout " "Cell: D1\|WideOr3~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1502381769541 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|WideOr6~0  from: dataa  to: combout " "Cell: D1\|WideOr6~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1502381769541 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|WideOr6~0  from: datab  to: combout " "Cell: D1\|WideOr6~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1502381769541 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|WideOr6~0  from: datac  to: combout " "Cell: D1\|WideOr6~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1502381769541 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|WideOr6~0  from: datad  to: combout " "Cell: D1\|WideOr6~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1502381769541 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|WideOr7~0  from: dataa  to: combout " "Cell: D1\|WideOr7~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1502381769541 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|WideOr7~0  from: datab  to: combout " "Cell: D1\|WideOr7~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1502381769541 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502381769541 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502381769588 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502381769589 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1502381769593 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1502381771270 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502381771270 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -153.503 " "Worst-case setup slack is -153.503" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502381771270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502381771270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -153.503          -93847.136 clock  " " -153.503          -93847.136 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502381771270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.480            -103.689 Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[0\]  " "   -5.480            -103.689 Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502381771270 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502381771270 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -10.443 " "Worst-case hold slack is -10.443" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502381771386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502381771386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.443            -431.030 Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[0\]  " "  -10.443            -431.030 Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502381771386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.502             -15.426 clock  " "   -1.502             -15.426 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502381771386 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502381771386 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502381771387 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502381771388 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.737 " "Worst-case minimum pulse width slack is -3.737" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502381771393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502381771393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.737           -1406.654 Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[0\]  " "   -3.737           -1406.654 Datapath:D1\|FetchState:F1\|ProgramCounter:P1\|address\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502381771393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -5604.315 clock  " "   -3.000           -5604.315 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502381771393 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502381771393 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502381774325 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502381774770 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502381774807 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1048 " "Peak virtual memory: 1048 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1502381774911 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 10 13:16:14 2017 " "Processing ended: Thu Aug 10 13:16:14 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1502381774911 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1502381774911 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1502381774911 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502381774911 ""}
