# Reading C:/intelFPGA/17.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do HT6221_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlib issp
# vmap issp issp
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap issp issp 
# Modifying modelsim.ini
# vlog -vlog01compat -work issp +incdir+C:/fpga/workspace/fpga-exps/HT6221/ip/synthesis {C:/fpga/workspace/fpga-exps/HT6221/ip/synthesis/issp.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:54 on Nov 24,2023
# vlog -reportprogress 300 -vlog01compat -work issp "+incdir+C:/fpga/workspace/fpga-exps/HT6221/ip/synthesis" C:/fpga/workspace/fpga-exps/HT6221/ip/synthesis/issp.v 
# -- Compiling module issp
# 
# Top level modules:
# 	issp
# End time: 19:52:54 on Nov 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work issp +incdir+C:/fpga/workspace/fpga-exps/HT6221/ip/synthesis/submodules {C:/fpga/workspace/fpga-exps/HT6221/ip/synthesis/submodules/altsource_probe_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:54 on Nov 24,2023
# vlog -reportprogress 300 -vlog01compat -work issp "+incdir+C:/fpga/workspace/fpga-exps/HT6221/ip/synthesis/submodules" C:/fpga/workspace/fpga-exps/HT6221/ip/synthesis/submodules/altsource_probe_top.v 
# -- Compiling module altsource_probe_top
# 
# Top level modules:
# 	altsource_probe_top
# End time: 19:52:54 on Nov 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/fpga/workspace/fpga-exps/HT6221/rtl {C:/fpga/workspace/fpga-exps/HT6221/rtl/HT6221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:54 on Nov 24,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/fpga/workspace/fpga-exps/HT6221/rtl" C:/fpga/workspace/fpga-exps/HT6221/rtl/HT6221.v 
# -- Compiling module HT6221
# 
# Top level modules:
# 	HT6221
# End time: 19:52:54 on Nov 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/fpga/workspace/fpga-exps/HT6221/rtl {C:/fpga/workspace/fpga-exps/HT6221/rtl/HT6221_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:54 on Nov 24,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/fpga/workspace/fpga-exps/HT6221/rtl" C:/fpga/workspace/fpga-exps/HT6221/rtl/HT6221_top.v 
# -- Compiling module HT6221_top
# 
# Top level modules:
# 	HT6221_top
# End time: 19:52:54 on Nov 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/fpga/workspace/fpga-exps/HT6221/proj/../testbench {C:/fpga/workspace/fpga-exps/HT6221/proj/../testbench/HT6221_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:54 on Nov 24,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/fpga/workspace/fpga-exps/HT6221/proj/../testbench" C:/fpga/workspace/fpga-exps/HT6221/proj/../testbench/HT6221_tb.v 
# -- Compiling module HT6221_tb
# 
# Top level modules:
# 	HT6221_tb
# End time: 19:52:54 on Nov 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -L issp -voptargs="+acc"  HT6221_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -L issp -voptargs=""+acc"" HT6221_tb 
# Start time: 19:52:54 on Nov 24,2023
# Loading work.HT6221_tb
# Loading work.HT6221
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/fpga/workspace/fpga-exps/HT6221/proj/../testbench/HT6221_tb.v(44)
#    Time: 241272201 ns  Iteration: 0  Instance: /HT6221_tb
# Break in Module HT6221_tb at C:/fpga/workspace/fpga-exps/HT6221/proj/../testbench/HT6221_tb.v line 44
# End time: 19:54:18 on Nov 24,2023, Elapsed time: 0:01:24
# Errors: 0, Warnings: 0
