# 
# ===============================================================================
#                               Allegro PCB Router                               
# Copyright 1990-2010 Cadence Design Systems, Inc.  All Rights Reserved.
# ===============================================================================
# 
# Software licensed for sale by Cadence Design Systems, Inc.
# Current time = Wed Apr 27 11:01:17 2022
# 
# Allegro PCB Router v17-4-0 made 2020/07/15 at 12:48:59
# Running on: mct158w22, OS Version: WindowsNT 6.2.9200, Architecture: Intel Pentium II, III, or 4
# Licensing: The program will not obey any unlicensed rules
# No graphics will be displayed.
# Design Name Z:/Desktop/irrigation_project/schematic_and_board/allegro\IRRIGATION_PROJECT.dsn
# Batch File Name: pasde.do
# Did File Name: Z:/Desktop/irrigation_project/schematic_and_board/allegro/specctra.did
# Current time = Wed Apr 27 11:01:17 2022
# PCB Z:/Desktop/irrigation_project/schematic_and_board/allegro
# Master Unit set up as: MIL 1000
# PCB Limits xlo=-135.0000 ylo=-72.5000 xhi=3385.0000 yhi=2072.5000
# Total 21 Images Consolidated.
# Via VIA z=1, 2 xlo=-12.0000 ylo=-12.0000 xhi= 12.0000 yhi= 12.0000
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# Wires Processed 0, Vias Processed 0
# Using colormap in design file.
# Layers Processed: Signal Layers 2
# Components Placed 35, Images Processed 48, Padstacks Processed 20
# Nets Processed 33, Net Terminals 109
# PCB Area=6240000.000  EIC=8  Area/EIC=780000.000  SMDs=25
# Total Pin Count: 118
# Signal Connections Created 76
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- Z:/Desktop/irrigation_project/schematic_and_board/allegro\IRRIGATION_PROJECT.dsn
# Nets 33 Connections 76 Unroutes 76
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 86145.8800 Horizontal 56673.9480 Vertical 29471.9320
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 86145.8800 Horizontal 54273.1200 Vertical 31872.7600
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Loading Do File pasde.do ...
# Loading Do File Z:/Desktop/irrigation_project/schematic_and_board/allegro\IRRIGATION_PROJECT_rules.do ...
# Colormap Written to File _notify.std
# Enter command <quit
