
  #include "r_cg_macrodriver.h"

 void eiint0(void)
 {}
/* Reserved */
 void eiint1(void){}
/* Reserved */
 void eiint2(void){}
/* Reserved */
 void eiint3(void){}
/* Reserved */
 void eiint4(void){}
/* Reserved */
 void eiint5(void){}
/* Reserved */
 void eiint6(void){}
/* Reserved */
 void eiint7(void){}
/* Interrupt for CH0 of TAUD0/CSIH2 communication status interrupt */
 void eiint8(void){}
/* Interrupt for CH2 of TAUD0/CSIH3 communication status interrupt */
 void eiint9(void){}
/* Interrupt for CH4 of TAUD0/CSIH2 receive status interrupt */
 void eiint10(void){}
/* Interrupt for CH6 of TAUD0/CSIH2 communication error interrupt */
 void eiint11(void){}
/* Interrupt for CH8 of TAUD0/CSIH2 job completion interrupt */
 void eiint12(void){}
/* Interrupt for CH10 of TAUD0/CSIH3 receive status interrupt */
 void eiint13(void){}
/* Interrupt for CH12 of TAUD0/CSIH3 communication error interrupt */
 void eiint14(void){}
/* Interrupt for CH14 of TAUD0/CSIH3 job completion interrupt */
 void eiint15(void){}
/* TAPA0 peak interrupt 0/CSIH1 communication status interrupt */
 void eiint16(void){}
/* TAPA0 valley interrupt 0/CSIH1 receive status interrupt */
 void eiint17(void){}
/* ADCA0 SG1 end interrupt */
 void eiint18(void){}
/* ADCA0 SG2 end interrupt */
 void eiint19(void){}
/* ADCA0 SG3 end interrupt/6 CSIH0 job completion interrupt */
 void eiint20(void){}
/* Dedicated interrupt for on-chip debug function */
 void eiint21(void){}
/* CAN global error interrupt */
 void eiint22(void){}
/* CAN receive FIFO interrupt */
 void eiint23(void){}
/* CAN0 error interrupt */
 void eiint24(void){}
/* CAN0 transmit/receive FIFO receive complete interrupt */
 void eiint25(void){}
/* CAN0 transmit interrupt */
 void eiint26(void){}
/* CSIG0 communication status interrupt/CSIH1 communication error interrupt */
 void eiint27(void){}
/* CSIG0 receive status interrupt/CSIH1 job interrupt */
 void eiint28(void){}
/* CSIH0 communication status interrupt */
 void eiint29(void){}
/* CSIH0 receive status interrupt */
 void eiint30(void){}
/* CSIH0 communication error interrupt */
 void eiint31(void){}
/* CSIH0 job completion interrupt/ADCA0 SG3 end interrupt */
 void eiint32(void){}
/* RLIN30 interrupt */
 void eiint33(void){}
/* RLIN30 transmit interrupt */
 void eiint34(void){}
/* RLIN30 receive complete interrupt */
 void eiint35(void){}
/* RLIN30 status interrupt */
 void eiint36(void){}
/* al interrupt(INTP0) */
 void eiint37(void){}
/* al interrupt(INTP1) */
 void eiint38(void){}
/* al interrupt(INTP2) */
 void eiint39(void){}
/* WDTA0 75% interrupt */
 void eiint40(void){}
/* WDTA1 75% interrupt */
 void eiint41(void){}
/* Reserved */
 void eiint42(void){}
/* al interrupt(INTP3) */
 void eiint43(void){}
/* al interrupt(INTP4) */
 void eiint44(void){}
/* al interrupt(INTP5) */
 void eiint45(void){}
/* al interrupt(INTP10) */
 void eiint46(void){}
/* al interrupt(INTP11) */
 void eiint47(void){}
/* Interrupt for TAUD0 channel 1 */
 void eiint48(void){}
/* Interrupt for TAUD0 channel 3 */
 void eiint49(void){}
/* Interrupt for TAUD0 channel 5 */
 void eiint50(void){}
/* Interrupt for TAUD0 channel 7 */
 void eiint51(void){}
/* Interrupt for TAUD0 channel 9 */
 void eiint52(void){}
/* Interrupt for TAUD0 channel 11 */
 void eiint53(void){}
/* Interrupt for TAUD0 channel 13 */
 void eiint54(void){}
/* Interrupt for TAUD0 channel 15 */
 void eiint55(void){}
/* ADCA0 error interrupt */
 void eiint56(void){}
/* CSIG0 receive error interrupt */
 void eiint57(void){}
/* RLIN20 interrupt */
 void eiint58(void){}
/* RLIN21 interrupt */
 void eiint59(void){}
/* DMA0 transfer completion */
 void eiint60(void){}
/* DMA1 transfer completion */
 void eiint61(void){}
/* DMA2 transfer completion */
 void eiint62(void){}
/* DMA3 transfer completion */
 void eiint63(void){}
/* DMA4 transfer completion */
 void eiint64(void){}
/* DMA5 transfer completion */
 void eiint65(void){}
/* DMA6 transfer completion */
 void eiint66(void){}
/* DMA7 transfer completion */
 void eiint67(void){}
/* DMA8 transfer completion */
 void eiint68(void){}
/* DMA9 transfer completion */
 void eiint69(void){}
/* DMA10 transfer completion */
 void eiint70(void){}
/* DMA11 transfer completion */
 void eiint71(void){}
/* DMA12 transfer completion */
 void eiint72(void){}
/* DMA13 transfer completion */
 void eiint73(void){}
/* DMA14 transfer completion */
 void eiint74(void){}
/* DMA15 transfer completion */
 void eiint75(void){}
/* RIIC transmit data empty interrupt */
 void eiint76(void){}
/* RIIC receive error/event interrupt */
 void eiint77(void){}
/* RIIC receive end interrupt */
 void eiint78(void){}
/* RIIC transmit end interrupt */
 void eiint79(void){}
/* Interrupt for TAUJ0 channel 0 */
 void eiint80(void){}
/* Interrupt for TAUJ0 channel 1 */
 void eiint81(void){}
/* Interrupt for TAUJ0 channel 2 */
 void eiint82(void){}
/* Interrupt for TAUJ0 channel 3 */
 void eiint83(void){}
/* OSTM0 interrupt */

/* ENCA0 overflow interrupt/PWGA4 interrupt */
 void eiint85(void){}
/* ENCA0 underflow interrupt/PWGA5 interrupt */
 void eiint86(void){}
/* ENCA0 match or capture interrupt 0/PWGA6 interrupt */
 void eiint87(void){}
/* ENCA0 match or capture interrupt 1/PWGA7 interrupt */
 void eiint88(void){}
/* ENCA0 encoder clear interrupt */
 void eiint89(void){}
/* Key interrupt */
 void eiint90(void){}
/* PWSA queue full interrupt */
 void eiint91(void){}
/* PWGA0 interrupt */
 void eiint92(void){}
/* PWGA1 interrupt */
 void eiint93(void){}
/* PWGA2 interrupt */
 void eiint94(void){}
/* PWGA3 interrupt */
 void eiint95(void){}
/* PWGA8 interrupt */
 void eiint96(void){}
/* PWGA9 interrupt */
 void eiint97(void){}
/* PWGA10 interrupt */
 void eiint98(void){}
/* PWGA11 interrupt */
 void eiint99(void){}
/* PWGA12 interrupt */
 void eiint100(void){}
/* PWGA13 interrupt */
 void eiint101(void){}
/* PWGA14 interrupt */
 void eiint102(void){}
/* PWGA15 interrupt */
 void eiint103(void){}
/* ICUSE CMD register ready to write interrupt */
 void eiint104(void){}
/* ICUSE CMD register ready to read interrupt */
 void eiint105(void){}
/* Reserved */
 void eiint106(void){}
/* Reserved */
 void eiint107(void){}
/* Reserved */
 void eiint108(void){}
/* Reserved */
 void eiint109(void){}
/* Flash sequencer end error interrupt */
 void eiint110(void){}
/* Flash sequencer end interrupt */
 void eiint111(void){}
/* LPS port polling end interrupt */
 void eiint112(void){}
/* CAN1 error interrupt */
 void eiint113(void){}
/* CAN1 transmit/receive FIFO receive complete interrupt */
 void eiint114(void){}
/* CAN1 transmit interrupt */
 void eiint115(void){}
/* CSIH1 communication status interrupt/TAPA0 peak interrupt 0 */
 void eiint116(void){}
/* CSIH1 receive status interrupt/TAPA0 valley interrupt 0 */
 void eiint117(void){}
/* CSIH1 communication error interrupt/CSIG0 communication status interrupt */
 void eiint118(void){}
/* CSIH1 job interrupt/CSIG0 receive status interrupt */
 void eiint119(void){}
/* RLIN31 interrupt */
 void eiint120(void){}
/* RLIN31 transmit interrupt */
 void eiint121(void){}
/* RLIN31 receive complete interrupt */
 void eiint122(void){}
/* RLIN31 status interrupt */
 void eiint123(void){}
/* PWGA20 interrupt */
 void eiint124(void){}
/* PWGA21 interrupt */
 void eiint125(void){}
/* PWGA22 interrupt */
 void eiint126(void){}
/* PWGA23 interrupt */
 void eiint127(void){}
/* al interrupt(INTP6) */
 void eiint128(void){}
/* al interrupt(INTP7) */
 void eiint129(void){}
/* al interrupt(INTP8) */
 void eiint130(void){}
/* al interrupt(INTP12) */
 void eiint131(void){}
/* CSIH2 communication status interrupt/Interrupt for TAUD0 channel 0 */
 void eiint132(void){}
/* CSIH2 communication status interrupt/Interrupt for TAUD0 channel 4 */
 void eiint133(void){}
/* CSIH2 communication error interrupt/Interrupt for TAUD0 channel 6 */
 void eiint134(void){}
/* CSIH2 job completion interrupt/Interrupt for TAUD0 channel 8 */
 void eiint135(void){}
/* Reserved */
 void eiint136(void){}
/* Reserved */
 void eiint137(void){}
/* Reserved */
 void eiint138(void){}
/* Reserved */
 void eiint139(void){}
/* Reserved */
 void eiint140(void){}
/* Reserved */
 void eiint141(void){}
/* Interrupt for TAUB0 channel 0 */
 //
/* Interrupt for TAUB0 channel 1 */
 void eiint143(void){}
/* Interrupt for TAUB0 channel 2 */
 void eiint144(void){}
/* Interrupt for TAUB0 channel 3/PWGA16 interrupt */
 void eiint145(void){}
/* Interrupt for TAUB0 channel 4 */
 void eiint146(void){}
/* Interrupt for TAUB0 channel 5/PWGA17 interrupt */
 void eiint147(void){}
/* Interrupt for TAUB0 channel 6 */
 void eiint148(void){}
/* Interrupt for TAUB0 channel 7/PWGA18 interrupt */
 void eiint149(void){}
/* Interrupt for TAUB0 channel 8 */
 void eiint150(void){}
/* Interrupt for TAUB0 channel 9/PWGA19 interrupt */
 void eiint151(void){}
/* Interrupt for TAUB0 channel 10 */
 void eiint152(void){}
/* Interrupt for TAUB0 channel 11/PWGA26 interrupt */
 void eiint153(void){}
/* Interrupt for TAUB0 channel 12 */
 void eiint154(void){}
/* Interrupt for TAUB0 channel 13/PWGA30 interrupt */
 void eiint155(void){}
/* Interrupt for TAUB0 channel 14 */
 void eiint156(void){}
/* Interrupt for TAUB0 channel 15/PWGA31 interrupt */
 void eiint157(void){}
/* CSIH3 communication status interrupt/Interrupt for TAUD0 channel 2 */
 void eiint158(void){}
/* CSIH3 receive status interrupt/Interrupt for TAUD0 channel 10 */
 void eiint159(void){}
/* CSIH3 communication error interrupt/Interrupt for TAUD0 channel 12 */
 void eiint160(void){}
/* CSIH3 job completion interrupt/Interrupt for TAUD0 channel 14 */
 void eiint161(void){}
/* RLIN22 interrupt */
 void eiint162(void){}
/* RLIN23 interrupt */
 void eiint163(void){}
/* RLIN32 interrupt */
 void eiint164(void){}
/* RLIN32 transmit interrupt */
 void eiint165(void){}
/* RLIN32 receive complete interrupt */
 void eiint166(void){}
/* RLIN32 status interrupt */
 void eiint167(void){}
/* Interrupt for TAUJ1 channel 0 */
 void eiint168(void){}
/* Interrupt for TAUJ1 channel 1 */
 void eiint169(void){}
/* Interrupt for TAUJ1 channel 2 */
 void eiint170(void){}
/* Interrupt for TAUJ1 channel 3 */
 void eiint171(void){}
/* Reserved */
 void eiint172(void){}
/* Reserved */
 void eiint173(void){}
/* Reserved */
 void eiint174(void){}
/* Reserved */
 void eiint175(void){}
/* Reserved */
 void eiint176(void){}
/* Reserved */
 void eiint177(void){}
/* Reserved */
 void eiint178(void){}
/* Reserved */
 void eiint179(void){}
/* Reserved */
 void eiint180(void){}
/* Reserved */
 void eiint181(void){}
/* Reserved */
 void eiint182(void){}
/* Reserved */
 void eiint183(void){}
/* PWGA24 interrupt */
 void eiint184(void){}
/* PWGA25 interrupt */
 void eiint185(void){}
/* PWGA27 interrupt */
 void eiint186(void){}
/* PWGA28 interrupt */
 void eiint187(void){}
/* PWGA29 interrupt */
 void eiint188(void){}
/* PWGA32 interrupt */
 void eiint189(void){}
/* PWGA33 interrupt */
 void eiint190(void){}
/* PWGA34 interrupt */
 void eiint191(void){}
/* PWGA35 interrupt */
 void eiint192(void){}
/* PWGA36 interrupt */
 void eiint193(void){}
/* PWGA37 interrupt */
 void eiint194(void){}
/* PWGA38 interrupt */
 void eiint195(void){}
/* PWGA39 interrupt */
 void eiint196(void){}
/* PWGA40 interrupt */
 void eiint197(void){}
/* PWGA41 interrupt */
 void eiint198(void){}
/* PWGA42 interrupt */
 void eiint199(void){}
/* PWGA43 interrupt */
 void eiint200(void){}
/* PWGA44 interrupt */
 void eiint201(void){}
/* PWGA45 interrupt */
 void eiint202(void){}
/* PWGA46 interrupt */
 void eiint203(void){}
/* PWGA47 interrupt */
 void eiint204(void){}
/* al interrupt(INTP9) */
 void eiint205(void){}
/* al interrupt(INTP13) */
 void eiint206(void){}
/* al interrupt(INTP14) */
 void eiint207(void){}
/* al interrupt(INTP15) */
 void eiint208(void){}
/* 1 second interrupt */
 void eiint209(void){}
/* Alarm interrupt */
 void eiint210(void){}
/* Periodic interrupt */
 void eiint211(void){}
/* ADCA1 error interrupt */
 void eiint212(void){}
/* ADCA1 scan group 1(SG1) end interrupt */
 void eiint213(void){}
/* ADCA1 scan group 2(SG2) end interrupt */
 void eiint214(void){}
/* ADCA1 scan group 3(SG3) end interrupt */
 void eiint215(void){}
/* Reserved */
 void eiint216(void){}
/* CAN2 error interrupt */
 void eiint217(void){}
/* CAN2 transmit/receive FIFO receive complete interrupt */
 void eiint218(void){}
/* CAN2 transmit interrupt */
 void eiint219(void){}
/* CAN3 error interrupt */
 void eiint220(void){}
/* CAN3 transmit/receive FIFO receive complete interrupt */
 void eiint221(void){}
/* CAN3 transmit interrupt */
 void eiint222(void){}
/* CSIG1 communication status interrupt */
 void eiint223(void){}
/* CSIG1 receive status interrupt */
 void eiint224(void){}
/* CSIG1 receive error interrupt */
 void eiint225(void){}
/* RLIN24 interrupt */
 void eiint226(void){}
/* RLIN25 interrupt */
 void eiint227(void){}
/* RLIN33 interrupt */
 void eiint228(void){}
/* RLIN33 transmit interrupt */
 void eiint229(void){}
/* RLIN33 receive complete interrupt */
 void eiint230(void){}
/* RLIN33 status interrupt */
 void eiint231(void){}
/* RLIN34 interrupt */
 void eiint232(void){}
/* RLIN34 transmit interrupt */
 void eiint233(void){}
/* RLIN34 receive complete interrupt */
 void eiint234(void){}
/* RLIN34 status interrupt */
 void eiint235(void){}
/* RLIN35 interrupt */
 void eiint236(void){}
/* RLIN35 transmit interrupt */
 void eiint237(void){}
/* RLIN35 receive complete interrupt */
 void eiint238(void){}
/* RLIN35 status interrupt */
 void eiint239(void){}
/* PWGA48 interrupt */
 void eiint240(void){}
/* PWGA49 interrupt */
 void eiint241(void){}
/* PWGA50 interrupt */
 void eiint242(void){}
/* PWGA51 interrupt */
 void eiint243(void){}
/* PWGA52 interrupt */
 void eiint244(void){}
/* PWGA53 interrupt */
 void eiint245(void){}
/* PWGA54 interrupt */
 void eiint246(void){}
/* PWGA55 interrupt */
 void eiint247(void){}
/* PWGA56 interrupt */
 void eiint248(void){}
/* PWGA57 interrupt */
 void eiint249(void){}
/* PWGA58 interrupt */
 void eiint250(void){}
/* PWGA59 interrupt */
 void eiint251(void){}
/* PWGA60 interrupt */
 void eiint252(void){}
/* PWGA61 interrupt */
 void eiint253(void){}
/* PWGA62 interrupt */
 void eiint254(void){}
/* PWGA63 interrupt */
 void eiint255(void){}
/* Reserved */
 void eiint256(void){}
/* Reserved */
 void eiint257(void){}
/* Reserved */
 void eiint258(void){}
/* Reserved */
 void eiint259(void){}
/* Reserved */
 void eiint260(void){}
/* Reserved */
 void eiint261(void){}
/* Reserved */
 void eiint262(void){}
/* Reserved */
 void eiint263(void){}
/* Reserved */
 void eiint264(void){}
/* Reserved */
 void eiint265(void){}
/* Reserved */
 void eiint266(void){}
/* Reserved */
 void eiint267(void){}
/* Reserved */
 void eiint268(void){}
/* Reserved */
 void eiint269(void){}
/* Reserved */
 void eiint270(void){}
/* Reserved */
 void eiint271(void){}
/* CAN4 error interrupt */
 void eiint272(void){}
/* CAN4 transmit/receive FIFO receive complete interrupt */
 void eiint273(void){}
/* CAN4 transmit interrupt */
 void eiint274(void){}
/* Reserved */
 void eiint275(void){}
/* Reserved */
 void eiint276(void){}
/* Reserved */
 void eiint277(void){}
/* Reserved */
 void eiint278(void){}
/* Reserved */
 void eiint279(void){}
/* Reserved */
 void eiint280(void){}
/* Reserved */
 void eiint281(void){}
/* Reserved */
 void eiint282(void){}
/* Reserved */
 void eiint283(void){}
/* Reserved */
 void eiint284(void){}
/* Reserved */
 void eiint285(void){}
/* Reserved */
 void eiint286(void){}
/* CAN5 error interrupt */
 void eiint287(void){}
/* CAN5 transmit/receive FIFO receive complete interrupt */
 void eiint288(void){}
/* CAN5 transmit interrupt */
 void eiint289(void){}
/* Reserved */
 void eiint290(void){}
/* Reserved */
 void eiint291(void){}
/* Reserved */
 void eiint292(void){}
/* Reserved */
 void eiint293(void){}
/* Reserved */
 void eiint294(void){}
/* Reserved */
 void eiint295(void){}
/* Reserved */
 void eiint296(void){}
/* Reserved */
 void eiint297(void){}
/* Reserved */
 void eiint298(void){}
/* Reserved */
 void eiint299(void){}
/* Reserved */
 void eiint300(void){}
/* Reserved */
 void eiint301(void){}
/* Reserved */
 void eiint302(void){}
/* Reserved */
 void eiint303(void){}
/* Reserved */
 void eiint304(void){}
/* Reserved */
 void eiint305(void){}
/* Reserved */
 void eiint306(void){}
/* Reserved */
 void eiint307(void){}
/* Reserved */
 void eiint308(void){}
/* Reserved */
 void eiint309(void){}
/* Reserved */
 void eiint310(void){}
/* Reserved */
 void eiint311(void){}
/* Reserved */
 void eiint312(void){}
/* Reserved */
 void eiint313(void){}
/* Reserved */
 void eiint314(void){}
/* Reserved */
 void eiint315(void){}
/* Reserved */
 void eiint316(void){}
/* Reserved */
 void eiint317(void){}
/* Reserved */
 void eiint318(void){}
/* Reserved */
 void eiint319(void){}
/* Reserved */
 void eiint320(void){}
/* Reserved */
 void eiint321(void){}
/* Reserved */
 void eiint322(void){}
/* Reserved */
 void eiint323(void){}
/* Reserved */
 void eiint324(void){}
/* Reserved */
 void eiint325(void){}
/* Reserved */
 void eiint326(void){}
/* Reserved */
 void eiint327(void){}
/* Reserved */
 void eiint328(void){}
/* Reserved */
 void eiint329(void){}
/* Reserved */
 void eiint330(void){}
/* Reserved */
 void eiint331(void){}
/* Reserved */
 void eiint332(void){}
/* Reserved */
 void eiint333(void){}
/* Reserved */
 void eiint334(void){}
/* Reserved */
 void eiint335(void){}
/* Reserved */
 void eiint336(void){}
/* Reserved */
 void eiint337(void){}
/* Reserved */
 void eiint338(void){}
/* Reserved */
 void eiint339(void){}
/* Reserved */
 void eiint340(void){}
/* Reserved */
 void eiint341(void){}
/* Reserved */
 void eiint342(void){}
/* Reserved */
 void eiint343(void){}
/* Reserved */
 void eiint344(void){}
/* Reserved */
 void eiint345(void){}
/* Reserved */
 void eiint346(void){}
/* Reserved */
 void eiint347(void){}
/* Reserved */
 void eiint348(void){}
/* Reserved */
 void eiint349(void){}
/* Reserved */
 void eiint350(void){}
/* Reserved */
 void eiint351(void){}
/* Reserved */
 void eiint352(void){}
/* Reserved */
 void eiint353(void){}
/* Reserved */
 void eiint354(void){}
/* Reserved */
 void eiint355(void){}
/* LPS digital port error interrupt */
 void eiint356(void){}
/* LPS analog port error interrupt */
 void eiint357(void){}