Running: /home/tyler/xilinx/ISE_14.7/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/tyler/sat_erp/firmware/xupv5-lx110t-serial_comm/loopback_top_tb_isim_beh.exe -prj /home/tyler/sat_erp/firmware/xupv5-lx110t-serial_comm/loopback_top_tb_beh.prj work.loopback_top_tb work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "/home/tyler/sat_erp/firmware/xupv5-lx110t-serial_comm/sync.v" into library work
Analyzing Verilog file "/home/tyler/sat_erp/firmware/xupv5-lx110t-serial_comm/posedge_detector.v" into library work
Analyzing Verilog file "/home/tyler/sat_erp/firmware/xupv5-lx110t-serial_comm/rs232_ser.v" into library work
Analyzing Verilog file "/home/tyler/sat_erp/firmware/xupv5-lx110t-serial_comm/rs232_des.v" into library work
Analyzing Verilog file "/home/tyler/sat_erp/firmware/xupv5-lx110t-serial_comm/loopback_top.v" into library work
Analyzing Verilog file "/home/tyler/sat_erp/firmware/xupv5-lx110t-serial_comm/loopback_top_tb.v" into library work
Analyzing Verilog file "/home/tyler/xilinx/ISE_14.7/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1330 - "fncs.h" Line 2: Function clogb2 has no return value assignment
Completed static elaboration
Fuse Memory Usage: 95164 KB
Fuse CPU Usage: 1160 ms
Compiling module sync_default
Compiling module posedge_detector
Compiling module rs232_des_default
Compiling module rs232_ser_default
Compiling module loopback_top
Compiling module loopback_top_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 7 Verilog Units
Built simulation executable /home/tyler/sat_erp/firmware/xupv5-lx110t-serial_comm/loopback_top_tb_isim_beh.exe
Fuse Memory Usage: 655056 KB
Fuse CPU Usage: 1180 ms
GCC CPU Usage: 610 ms
