{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1603348027321 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603348027321 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 21 23:27:07 2020 " "Processing started: Wed Oct 21 23:27:07 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603348027321 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348027321 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ECE_178_Full_System -c ECE_178_Full_System " "Command: quartus_map --read_settings_files=on --write_settings_files=off ECE_178_Full_System -c ECE_178_Full_System" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348027321 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1603348028274 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1603348028274 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "ECE178_nios_20_1.qsys " "Elaborating Platform Designer system entity \"ECE178_nios_20_1.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603348037213 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.21.23:27:19 Progress: Loading ECE178_nios_system_20_1/ECE178_nios_20_1.qsys " "2020.10.21.23:27:19 Progress: Loading ECE178_nios_system_20_1/ECE178_nios_20_1.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348039275 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.21.23:27:19 Progress: Reading input file " "2020.10.21.23:27:19 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348039525 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.21.23:27:19 Progress: Adding High_Res_Timer \[altera_avalon_timer 20.1\] " "2020.10.21.23:27:19 Progress: Adding High_Res_Timer \[altera_avalon_timer 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348039571 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.21.23:27:19 Progress: Parameterizing module High_Res_Timer " "2020.10.21.23:27:19 Progress: Parameterizing module High_Res_Timer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348039759 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.21.23:27:19 Progress: Adding KEYS \[altera_avalon_pio 20.1\] " "2020.10.21.23:27:19 Progress: Adding KEYS \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348039775 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.21.23:27:19 Progress: Parameterizing module KEYS " "2020.10.21.23:27:19 Progress: Parameterizing module KEYS" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348039790 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.21.23:27:19 Progress: Adding LEDG \[altera_avalon_pio 20.1\] " "2020.10.21.23:27:19 Progress: Adding LEDG \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348039790 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.21.23:27:19 Progress: Parameterizing module LEDG " "2020.10.21.23:27:19 Progress: Parameterizing module LEDG" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348039790 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.21.23:27:19 Progress: Adding System_Timer \[altera_avalon_timer 20.1\] " "2020.10.21.23:27:19 Progress: Adding System_Timer \[altera_avalon_timer 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348039790 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.21.23:27:19 Progress: Parameterizing module System_Timer " "2020.10.21.23:27:19 Progress: Parameterizing module System_Timer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348039790 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.21.23:27:19 Progress: Adding hex0_3 \[altera_avalon_pio 20.1\] " "2020.10.21.23:27:19 Progress: Adding hex0_3 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348039790 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.21.23:27:19 Progress: Parameterizing module hex0_3 " "2020.10.21.23:27:19 Progress: Parameterizing module hex0_3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348039790 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.21.23:27:19 Progress: Adding hex4_7 \[altera_avalon_pio 20.1\] " "2020.10.21.23:27:19 Progress: Adding hex4_7 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348039790 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.21.23:27:19 Progress: Parameterizing module hex4_7 " "2020.10.21.23:27:19 Progress: Parameterizing module hex4_7" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348039790 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.21.23:27:19 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 20.1\] " "2020.10.21.23:27:19 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348039790 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.21.23:27:19 Progress: Parameterizing module jtag_uart_0 " "2020.10.21.23:27:19 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348039806 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.21.23:27:19 Progress: Adding ledr \[altera_avalon_pio 20.1\] " "2020.10.21.23:27:19 Progress: Adding ledr \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348039806 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.21.23:27:19 Progress: Parameterizing module ledr " "2020.10.21.23:27:19 Progress: Parameterizing module ledr" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348039806 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.21.23:27:19 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 20.1\] " "2020.10.21.23:27:19 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348039806 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.21.23:27:20 Progress: Parameterizing module nios2_gen2_0 " "2020.10.21.23:27:20 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348040227 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.21.23:27:20 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 20.1\] " "2020.10.21.23:27:20 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348040227 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.21.23:27:20 Progress: Parameterizing module onchip_memory2_0 " "2020.10.21.23:27:20 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348040245 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.21.23:27:20 Progress: Adding sdram_0 \[altera_avalon_new_sdram_controller 20.1\] " "2020.10.21.23:27:20 Progress: Adding sdram_0 \[altera_avalon_new_sdram_controller 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348040258 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.21.23:27:20 Progress: Parameterizing module sdram_0 " "2020.10.21.23:27:20 Progress: Parameterizing module sdram_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348040258 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.21.23:27:20 Progress: Adding sram_0 \[altera_up_avalon_sram 18.0\] " "2020.10.21.23:27:20 Progress: Adding sram_0 \[altera_up_avalon_sram 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348040258 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.21.23:27:20 Progress: Parameterizing module sram_0 " "2020.10.21.23:27:20 Progress: Parameterizing module sram_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348040290 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.21.23:27:20 Progress: Adding switches0_17 \[altera_avalon_pio 20.1\] " "2020.10.21.23:27:20 Progress: Adding switches0_17 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348040290 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.21.23:27:20 Progress: Parameterizing module switches0_17 " "2020.10.21.23:27:20 Progress: Parameterizing module switches0_17" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348040290 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.21.23:27:20 Progress: Adding sys_sdram_pll_0 \[altera_up_avalon_sys_sdram_pll 18.0\] " "2020.10.21.23:27:20 Progress: Adding sys_sdram_pll_0 \[altera_up_avalon_sys_sdram_pll 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348040290 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.21.23:27:20 Progress: Parameterizing module sys_sdram_pll_0 " "2020.10.21.23:27:20 Progress: Parameterizing module sys_sdram_pll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348040321 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.21.23:27:20 Progress: Building connections " "2020.10.21.23:27:20 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348040321 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.21.23:27:20 Progress: Parameterizing connections " "2020.10.21.23:27:20 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348040336 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.21.23:27:20 Progress: Validating " "2020.10.21.23:27:20 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348040336 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.21.23:27:21 Progress: Done reading input file " "2020.10.21.23:27:21 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348041040 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ECE178_nios_20_1.KEYS: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "ECE178_nios_20_1.KEYS: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348041352 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ECE178_nios_20_1.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "ECE178_nios_20_1.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348041352 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ECE178_nios_20_1.sdram_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "ECE178_nios_20_1.sdram_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348041352 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ECE178_nios_20_1.switches0_17: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "ECE178_nios_20_1.switches0_17: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348041352 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ECE178_nios_20_1.sys_sdram_pll_0: Refclk Freq: 50.0 " "ECE178_nios_20_1.sys_sdram_pll_0: Refclk Freq: 50.0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348041352 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ECE178_nios_20_1: Generating ECE178_nios_20_1 \"ECE178_nios_20_1\" for QUARTUS_SYNTH " "ECE178_nios_20_1: Generating ECE178_nios_20_1 \"ECE178_nios_20_1\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348041961 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "High_Res_Timer: Starting RTL generation for module 'ECE178_nios_20_1_High_Res_Timer' " "High_Res_Timer: Starting RTL generation for module 'ECE178_nios_20_1_High_Res_Timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348045528 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "High_Res_Timer:   Generation command is \[exec C:/intelFPGA_lite/20.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/20.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=ECE178_nios_20_1_High_Res_Timer --dir=C:/Users/tasker/AppData/Local/Temp/alt8557_7323315240755704329.dir/0002_High_Res_Timer_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/tasker/AppData/Local/Temp/alt8557_7323315240755704329.dir/0002_High_Res_Timer_gen//ECE178_nios_20_1_High_Res_Timer_component_configuration.pl  --do_build_sim=0  \] " "High_Res_Timer:   Generation command is \[exec C:/intelFPGA_lite/20.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/20.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=ECE178_nios_20_1_High_Res_Timer --dir=C:/Users/tasker/AppData/Local/Temp/alt8557_7323315240755704329.dir/0002_High_Res_Timer_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/tasker/AppData/Local/Temp/alt8557_7323315240755704329.dir/0002_High_Res_Timer_gen//ECE178_nios_20_1_High_Res_Timer_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348045528 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "High_Res_Timer: Done RTL generation for module 'ECE178_nios_20_1_High_Res_Timer' " "High_Res_Timer: Done RTL generation for module 'ECE178_nios_20_1_High_Res_Timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348046214 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "High_Res_Timer: \"ECE178_nios_20_1\" instantiated altera_avalon_timer \"High_Res_Timer\" " "High_Res_Timer: \"ECE178_nios_20_1\" instantiated altera_avalon_timer \"High_Res_Timer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348046229 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "KEYS: Starting RTL generation for module 'ECE178_nios_20_1_KEYS' " "KEYS: Starting RTL generation for module 'ECE178_nios_20_1_KEYS'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348046245 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "KEYS:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ECE178_nios_20_1_KEYS --dir=C:/Users/tasker/AppData/Local/Temp/alt8557_7323315240755704329.dir/0003_KEYS_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/tasker/AppData/Local/Temp/alt8557_7323315240755704329.dir/0003_KEYS_gen//ECE178_nios_20_1_KEYS_component_configuration.pl  --do_build_sim=0  \] " "KEYS:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ECE178_nios_20_1_KEYS --dir=C:/Users/tasker/AppData/Local/Temp/alt8557_7323315240755704329.dir/0003_KEYS_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/tasker/AppData/Local/Temp/alt8557_7323315240755704329.dir/0003_KEYS_gen//ECE178_nios_20_1_KEYS_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348046245 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "KEYS: Done RTL generation for module 'ECE178_nios_20_1_KEYS' " "KEYS: Done RTL generation for module 'ECE178_nios_20_1_KEYS'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348046449 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "KEYS: \"ECE178_nios_20_1\" instantiated altera_avalon_pio \"KEYS\" " "KEYS: \"ECE178_nios_20_1\" instantiated altera_avalon_pio \"KEYS\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348046464 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDG: Starting RTL generation for module 'ECE178_nios_20_1_LEDG' " "LEDG: Starting RTL generation for module 'ECE178_nios_20_1_LEDG'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348046464 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDG:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ECE178_nios_20_1_LEDG --dir=C:/Users/tasker/AppData/Local/Temp/alt8557_7323315240755704329.dir/0004_LEDG_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/tasker/AppData/Local/Temp/alt8557_7323315240755704329.dir/0004_LEDG_gen//ECE178_nios_20_1_LEDG_component_configuration.pl  --do_build_sim=0  \] " "LEDG:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ECE178_nios_20_1_LEDG --dir=C:/Users/tasker/AppData/Local/Temp/alt8557_7323315240755704329.dir/0004_LEDG_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/tasker/AppData/Local/Temp/alt8557_7323315240755704329.dir/0004_LEDG_gen//ECE178_nios_20_1_LEDG_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348046464 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDG: Done RTL generation for module 'ECE178_nios_20_1_LEDG' " "LEDG: Done RTL generation for module 'ECE178_nios_20_1_LEDG'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348046620 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDG: \"ECE178_nios_20_1\" instantiated altera_avalon_pio \"LEDG\" " "LEDG: \"ECE178_nios_20_1\" instantiated altera_avalon_pio \"LEDG\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348046620 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System_Timer: Starting RTL generation for module 'ECE178_nios_20_1_System_Timer' " "System_Timer: Starting RTL generation for module 'ECE178_nios_20_1_System_Timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348046636 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System_Timer:   Generation command is \[exec C:/intelFPGA_lite/20.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/20.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=ECE178_nios_20_1_System_Timer --dir=C:/Users/tasker/AppData/Local/Temp/alt8557_7323315240755704329.dir/0005_System_Timer_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/tasker/AppData/Local/Temp/alt8557_7323315240755704329.dir/0005_System_Timer_gen//ECE178_nios_20_1_System_Timer_component_configuration.pl  --do_build_sim=0  \] " "System_Timer:   Generation command is \[exec C:/intelFPGA_lite/20.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/20.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=ECE178_nios_20_1_System_Timer --dir=C:/Users/tasker/AppData/Local/Temp/alt8557_7323315240755704329.dir/0005_System_Timer_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/tasker/AppData/Local/Temp/alt8557_7323315240755704329.dir/0005_System_Timer_gen//ECE178_nios_20_1_System_Timer_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348046636 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System_Timer: Done RTL generation for module 'ECE178_nios_20_1_System_Timer' " "System_Timer: Done RTL generation for module 'ECE178_nios_20_1_System_Timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348046808 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System_Timer: \"ECE178_nios_20_1\" instantiated altera_avalon_timer \"System_Timer\" " "System_Timer: \"ECE178_nios_20_1\" instantiated altera_avalon_timer \"System_Timer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348046824 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex0_3: Starting RTL generation for module 'ECE178_nios_20_1_hex0_3' " "Hex0_3: Starting RTL generation for module 'ECE178_nios_20_1_hex0_3'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348046824 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex0_3:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ECE178_nios_20_1_hex0_3 --dir=C:/Users/tasker/AppData/Local/Temp/alt8557_7323315240755704329.dir/0006_hex0_3_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/tasker/AppData/Local/Temp/alt8557_7323315240755704329.dir/0006_hex0_3_gen//ECE178_nios_20_1_hex0_3_component_configuration.pl  --do_build_sim=0  \] " "Hex0_3:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ECE178_nios_20_1_hex0_3 --dir=C:/Users/tasker/AppData/Local/Temp/alt8557_7323315240755704329.dir/0006_hex0_3_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/tasker/AppData/Local/Temp/alt8557_7323315240755704329.dir/0006_hex0_3_gen//ECE178_nios_20_1_hex0_3_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348046824 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex0_3: Done RTL generation for module 'ECE178_nios_20_1_hex0_3' " "Hex0_3: Done RTL generation for module 'ECE178_nios_20_1_hex0_3'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348046980 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex0_3: \"ECE178_nios_20_1\" instantiated altera_avalon_pio \"hex0_3\" " "Hex0_3: \"ECE178_nios_20_1\" instantiated altera_avalon_pio \"hex0_3\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348046995 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'ECE178_nios_20_1_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'ECE178_nios_20_1_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348046995 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=ECE178_nios_20_1_jtag_uart_0 --dir=C:/Users/tasker/AppData/Local/Temp/alt8557_7323315240755704329.dir/0007_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/tasker/AppData/Local/Temp/alt8557_7323315240755704329.dir/0007_jtag_uart_0_gen//ECE178_nios_20_1_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=ECE178_nios_20_1_jtag_uart_0 --dir=C:/Users/tasker/AppData/Local/Temp/alt8557_7323315240755704329.dir/0007_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/tasker/AppData/Local/Temp/alt8557_7323315240755704329.dir/0007_jtag_uart_0_gen//ECE178_nios_20_1_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348046995 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'ECE178_nios_20_1_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'ECE178_nios_20_1_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348047229 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"ECE178_nios_20_1\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"ECE178_nios_20_1\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348047245 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ledr: Starting RTL generation for module 'ECE178_nios_20_1_ledr' " "Ledr: Starting RTL generation for module 'ECE178_nios_20_1_ledr'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348047245 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ledr:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ECE178_nios_20_1_ledr --dir=C:/Users/tasker/AppData/Local/Temp/alt8557_7323315240755704329.dir/0008_ledr_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/tasker/AppData/Local/Temp/alt8557_7323315240755704329.dir/0008_ledr_gen//ECE178_nios_20_1_ledr_component_configuration.pl  --do_build_sim=0  \] " "Ledr:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ECE178_nios_20_1_ledr --dir=C:/Users/tasker/AppData/Local/Temp/alt8557_7323315240755704329.dir/0008_ledr_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/tasker/AppData/Local/Temp/alt8557_7323315240755704329.dir/0008_ledr_gen//ECE178_nios_20_1_ledr_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348047245 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ledr: Done RTL generation for module 'ECE178_nios_20_1_ledr' " "Ledr: Done RTL generation for module 'ECE178_nios_20_1_ledr'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348047386 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ledr: \"ECE178_nios_20_1\" instantiated altera_avalon_pio \"ledr\" " "Ledr: \"ECE178_nios_20_1\" instantiated altera_avalon_pio \"ledr\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348047401 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"ECE178_nios_20_1\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"ECE178_nios_20_1\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348047489 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'ECE178_nios_20_1_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'ECE178_nios_20_1_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348047489 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=ECE178_nios_20_1_onchip_memory2_0 --dir=C:/Users/tasker/AppData/Local/Temp/alt8557_7323315240755704329.dir/0009_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/tasker/AppData/Local/Temp/alt8557_7323315240755704329.dir/0009_onchip_memory2_0_gen//ECE178_nios_20_1_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=ECE178_nios_20_1_onchip_memory2_0 --dir=C:/Users/tasker/AppData/Local/Temp/alt8557_7323315240755704329.dir/0009_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/tasker/AppData/Local/Temp/alt8557_7323315240755704329.dir/0009_onchip_memory2_0_gen//ECE178_nios_20_1_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348047489 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'ECE178_nios_20_1_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'ECE178_nios_20_1_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348047692 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"ECE178_nios_20_1\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"ECE178_nios_20_1\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348047708 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_0: Starting RTL generation for module 'ECE178_nios_20_1_sdram_0' " "Sdram_0: Starting RTL generation for module 'ECE178_nios_20_1_sdram_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348047708 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_0:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=ECE178_nios_20_1_sdram_0 --dir=C:/Users/tasker/AppData/Local/Temp/alt8557_7323315240755704329.dir/0010_sdram_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/tasker/AppData/Local/Temp/alt8557_7323315240755704329.dir/0010_sdram_0_gen//ECE178_nios_20_1_sdram_0_component_configuration.pl  --do_build_sim=0  \] " "Sdram_0:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=ECE178_nios_20_1_sdram_0 --dir=C:/Users/tasker/AppData/Local/Temp/alt8557_7323315240755704329.dir/0010_sdram_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/tasker/AppData/Local/Temp/alt8557_7323315240755704329.dir/0010_sdram_0_gen//ECE178_nios_20_1_sdram_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348047708 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_0: Done RTL generation for module 'ECE178_nios_20_1_sdram_0' " "Sdram_0: Done RTL generation for module 'ECE178_nios_20_1_sdram_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348047989 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_0: \"ECE178_nios_20_1\" instantiated altera_avalon_new_sdram_controller \"sdram_0\" " "Sdram_0: \"ECE178_nios_20_1\" instantiated altera_avalon_new_sdram_controller \"sdram_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348048005 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches0_17: Starting RTL generation for module 'ECE178_nios_20_1_switches0_17' " "Switches0_17: Starting RTL generation for module 'ECE178_nios_20_1_switches0_17'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348048005 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches0_17:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ECE178_nios_20_1_switches0_17 --dir=C:/Users/tasker/AppData/Local/Temp/alt8557_7323315240755704329.dir/0011_switches0_17_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/tasker/AppData/Local/Temp/alt8557_7323315240755704329.dir/0011_switches0_17_gen//ECE178_nios_20_1_switches0_17_component_configuration.pl  --do_build_sim=0  \] " "Switches0_17:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ECE178_nios_20_1_switches0_17 --dir=C:/Users/tasker/AppData/Local/Temp/alt8557_7323315240755704329.dir/0011_switches0_17_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/tasker/AppData/Local/Temp/alt8557_7323315240755704329.dir/0011_switches0_17_gen//ECE178_nios_20_1_switches0_17_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348048005 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches0_17: Done RTL generation for module 'ECE178_nios_20_1_switches0_17' " "Switches0_17: Done RTL generation for module 'ECE178_nios_20_1_switches0_17'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348048161 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches0_17: \"ECE178_nios_20_1\" instantiated altera_avalon_pio \"switches0_17\" " "Switches0_17: \"ECE178_nios_20_1\" instantiated altera_avalon_pio \"switches0_17\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348048161 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_sdram_pll_0: \"ECE178_nios_20_1\" instantiated altera_up_avalon_sys_sdram_pll \"sys_sdram_pll_0\" " "Sys_sdram_pll_0: \"ECE178_nios_20_1\" instantiated altera_up_avalon_sys_sdram_pll \"sys_sdram_pll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348048219 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348049426 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348049488 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348049535 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348049597 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348049659 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348049707 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348049754 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348049816 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348049863 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348049910 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348049957 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348050003 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"ECE178_nios_20_1\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"ECE178_nios_20_1\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348050803 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"ECE178_nios_20_1\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"ECE178_nios_20_1\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348050803 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"ECE178_nios_20_1\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"ECE178_nios_20_1\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348050834 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'ECE178_nios_20_1_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'ECE178_nios_20_1_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348050850 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/20.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/20.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=ECE178_nios_20_1_nios2_gen2_0_cpu --dir=C:/Users/tasker/AppData/Local/Temp/alt8557_7323315240755704329.dir/0014_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/20.1/quartus/bin64/ --verilog --config=C:/Users/tasker/AppData/Local/Temp/alt8557_7323315240755704329.dir/0014_cpu_gen//ECE178_nios_20_1_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/20.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/20.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=ECE178_nios_20_1_nios2_gen2_0_cpu --dir=C:/Users/tasker/AppData/Local/Temp/alt8557_7323315240755704329.dir/0014_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/20.1/quartus/bin64/ --verilog --config=C:/Users/tasker/AppData/Local/Temp/alt8557_7323315240755704329.dir/0014_cpu_gen//ECE178_nios_20_1_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348050850 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.10.21 23:27:31 (*) Starting Nios II generation " "Cpu: # 2020.10.21 23:27:31 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348052631 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.10.21 23:27:31 (*)   Elaborating CPU configuration settings " "Cpu: # 2020.10.21 23:27:31 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348052631 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.10.21 23:27:31 (*)   Creating all objects for CPU " "Cpu: # 2020.10.21 23:27:31 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348052631 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.10.21 23:27:32 (*)   Generating RTL from CPU objects " "Cpu: # 2020.10.21 23:27:32 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348052631 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.10.21 23:27:32 (*)   Creating plain-text RTL " "Cpu: # 2020.10.21 23:27:32 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348052631 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.10.21 23:27:32 (*) Done Nios II generation " "Cpu: # 2020.10.21 23:27:32 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348052631 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'ECE178_nios_20_1_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'ECE178_nios_20_1_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348052631 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348052678 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_pll: \"sys_sdram_pll_0\" instantiated altera_up_altpll \"sys_pll\" " "Sys_pll: \"sys_sdram_pll_0\" instantiated altera_up_altpll \"sys_pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348052693 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_from_locked: \"sys_sdram_pll_0\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\" " "Reset_from_locked: \"sys_sdram_pll_0\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348052693 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\" " "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348052693 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\" " "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348052709 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\" " "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348052709 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\" " "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348052724 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348052740 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348052756 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348052771 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348052787 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348052803 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348052803 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348052803 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348052834 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348052849 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ECE178_nios_20_1/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ECE178_nios_20_1/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348052849 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348052865 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\" " "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348052865 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348052865 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ECE178_nios_20_1/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ECE178_nios_20_1/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348052865 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348052881 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ECE178_nios_20_1/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ECE178_nios_20_1/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348052881 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348052950 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348052965 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ECE178_nios_20_1: Done \"ECE178_nios_20_1\" with 38 modules, 51 files " "ECE178_nios_20_1: Done \"ECE178_nios_20_1\" with 38 modules, 51 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348052965 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "ECE178_nios_20_1.qsys " "Finished elaborating Platform Designer system entity \"ECE178_nios_20_1.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603348053887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece_178_full_system.v 1 1 " "Found 1 design units, including 1 entities, in source file ece_178_full_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE_178_Full_System " "Found entity 1: ECE_178_Full_System" {  } { { "ECE_178_Full_System.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/ECE_178_Full_System.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603348054027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348054027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/ece178_nios_20_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/ece178_nios_20_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1 " "Found entity 1: ECE178_nios_20_1" {  } { { "db/ip/ece178_nios_20_1/ece178_nios_20_1.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/ece178_nios_20_1.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603348054044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348054044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_high_res_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_high_res_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_High_Res_Timer " "Found entity 1: ECE178_nios_20_1_High_Res_Timer" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_high_res_timer.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_high_res_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603348054044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348054044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_keys.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_keys.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_KEYS " "Found entity 1: ECE178_nios_20_1_KEYS" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_keys.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_keys.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603348054044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348054044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_ledg.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_ledg.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_LEDG " "Found entity 1: ECE178_nios_20_1_LEDG" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_ledg.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_ledg.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603348054044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348054044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_system_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_system_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_System_Timer " "Found entity 1: ECE178_nios_20_1_System_Timer" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_system_timer.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_system_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603348054044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348054044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_hex0_3.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_hex0_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_hex0_3 " "Found entity 1: ECE178_nios_20_1_hex0_3" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_hex0_3.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_hex0_3.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603348054044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348054044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_irq_mapper " "Found entity 1: ECE178_nios_20_1_irq_mapper" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_irq_mapper.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603348054044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348054044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_jtag_uart_0_sim_scfifo_w " "Found entity 1: ECE178_nios_20_1_jtag_uart_0_sim_scfifo_w" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_jtag_uart_0.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603348054059 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE178_nios_20_1_jtag_uart_0_scfifo_w " "Found entity 2: ECE178_nios_20_1_jtag_uart_0_scfifo_w" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_jtag_uart_0.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603348054059 ""} { "Info" "ISGN_ENTITY_NAME" "3 ECE178_nios_20_1_jtag_uart_0_sim_scfifo_r " "Found entity 3: ECE178_nios_20_1_jtag_uart_0_sim_scfifo_r" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_jtag_uart_0.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603348054059 ""} { "Info" "ISGN_ENTITY_NAME" "4 ECE178_nios_20_1_jtag_uart_0_scfifo_r " "Found entity 4: ECE178_nios_20_1_jtag_uart_0_scfifo_r" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_jtag_uart_0.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603348054059 ""} { "Info" "ISGN_ENTITY_NAME" "5 ECE178_nios_20_1_jtag_uart_0 " "Found entity 5: ECE178_nios_20_1_jtag_uart_0" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_jtag_uart_0.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603348054059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348054059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_ledr.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_ledr.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_ledr " "Found entity 1: ECE178_nios_20_1_ledr" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_ledr.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_ledr.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603348054059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348054059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_mm_interconnect_0 " "Found entity 1: ECE178_nios_20_1_mm_interconnect_0" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603348054090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348054090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_mm_interconnect_0_avalon_st_adapter " "Found entity 1: ECE178_nios_20_1_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603348054090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348054090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: ECE178_nios_20_1_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603348054106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348054106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_mm_interconnect_0_cmd_demux " "Found entity 1: ECE178_nios_20_1_mm_interconnect_0_cmd_demux" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603348054106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348054106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_mm_interconnect_0_cmd_demux_001 " "Found entity 1: ECE178_nios_20_1_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603348054106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348054106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_mm_interconnect_0_cmd_mux " "Found entity 1: ECE178_nios_20_1_mm_interconnect_0_cmd_mux" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603348054122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348054122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_mm_interconnect_0_cmd_mux_001 " "Found entity 1: ECE178_nios_20_1_mm_interconnect_0_cmd_mux_001" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603348054122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348054122 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ece178_nios_20_1_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at ece178_nios_20_1_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1603348054137 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ece178_nios_20_1_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at ece178_nios_20_1_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1603348054137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_mm_interconnect_0_router_default_decode " "Found entity 1: ECE178_nios_20_1_mm_interconnect_0_router_default_decode" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603348054137 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE178_nios_20_1_mm_interconnect_0_router " "Found entity 2: ECE178_nios_20_1_mm_interconnect_0_router" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603348054137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348054137 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ece178_nios_20_1_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at ece178_nios_20_1_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1603348054137 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ece178_nios_20_1_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at ece178_nios_20_1_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1603348054137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_mm_interconnect_0_router_001_default_decode " "Found entity 1: ECE178_nios_20_1_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603348054137 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE178_nios_20_1_mm_interconnect_0_router_001 " "Found entity 2: ECE178_nios_20_1_mm_interconnect_0_router_001" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603348054137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348054137 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ece178_nios_20_1_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at ece178_nios_20_1_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1603348054137 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ece178_nios_20_1_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at ece178_nios_20_1_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1603348054137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_mm_interconnect_0_router_002_default_decode " "Found entity 1: ECE178_nios_20_1_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603348054137 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE178_nios_20_1_mm_interconnect_0_router_002 " "Found entity 2: ECE178_nios_20_1_mm_interconnect_0_router_002" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603348054137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348054137 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ece178_nios_20_1_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at ece178_nios_20_1_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1603348054137 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ece178_nios_20_1_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at ece178_nios_20_1_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1603348054137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_mm_interconnect_0_router_003_default_decode " "Found entity 1: ECE178_nios_20_1_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603348054137 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE178_nios_20_1_mm_interconnect_0_router_003 " "Found entity 2: ECE178_nios_20_1_mm_interconnect_0_router_003" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603348054137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348054137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_mm_interconnect_0_rsp_demux " "Found entity 1: ECE178_nios_20_1_mm_interconnect_0_rsp_demux" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603348054152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348054152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_mm_interconnect_0_rsp_demux_001 " "Found entity 1: ECE178_nios_20_1_mm_interconnect_0_rsp_demux_001" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603348054152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348054152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_mm_interconnect_0_rsp_mux " "Found entity 1: ECE178_nios_20_1_mm_interconnect_0_rsp_mux" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603348054152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348054152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_mm_interconnect_0_rsp_mux_001 " "Found entity 1: ECE178_nios_20_1_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603348054169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348054169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_nios2_gen2_0 " "Found entity 1: ECE178_nios_20_1_nios2_gen2_0" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603348054169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348054169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: ECE178_nios_20_1_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603348054184 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE178_nios_20_1_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: ECE178_nios_20_1_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603348054184 ""} { "Info" "ISGN_ENTITY_NAME" "3 ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603348054184 ""} { "Info" "ISGN_ENTITY_NAME" "4 ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603348054184 ""} { "Info" "ISGN_ENTITY_NAME" "5 ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603348054184 ""} { "Info" "ISGN_ENTITY_NAME" "6 ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603348054184 ""} { "Info" "ISGN_ENTITY_NAME" "7 ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603348054184 ""} { "Info" "ISGN_ENTITY_NAME" "8 ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603348054184 ""} { "Info" "ISGN_ENTITY_NAME" "9 ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603348054184 ""} { "Info" "ISGN_ENTITY_NAME" "10 ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603348054184 ""} { "Info" "ISGN_ENTITY_NAME" "11 ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603348054184 ""} { "Info" "ISGN_ENTITY_NAME" "12 ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603348054184 ""} { "Info" "ISGN_ENTITY_NAME" "13 ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603348054184 ""} { "Info" "ISGN_ENTITY_NAME" "14 ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603348054184 ""} { "Info" "ISGN_ENTITY_NAME" "15 ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603348054184 ""} { "Info" "ISGN_ENTITY_NAME" "16 ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603348054184 ""} { "Info" "ISGN_ENTITY_NAME" "17 ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603348054184 ""} { "Info" "ISGN_ENTITY_NAME" "18 ECE178_nios_20_1_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: ECE178_nios_20_1_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603348054184 ""} { "Info" "ISGN_ENTITY_NAME" "19 ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603348054184 ""} { "Info" "ISGN_ENTITY_NAME" "20 ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: ECE178_nios_20_1_nios2_gen2_0_cpu_nios2_oci" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603348054184 ""} { "Info" "ISGN_ENTITY_NAME" "21 ECE178_nios_20_1_nios2_gen2_0_cpu " "Found entity 21: ECE178_nios_20_1_nios2_gen2_0_cpu" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603348054184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348054184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603348054184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348054184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603348054200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348054200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: ECE178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603348054200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348054200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_nios2_gen2_0_cpu_test_bench " "Found entity 1: ECE178_nios_20_1_nios2_gen2_0_cpu_test_bench" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603348054215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348054215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_onchip_memory2_0 " "Found entity 1: ECE178_nios_20_1_onchip_memory2_0" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_onchip_memory2_0.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603348054215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348054215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_sdram_0.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_sdram_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_sdram_0_input_efifo_module " "Found entity 1: ECE178_nios_20_1_sdram_0_input_efifo_module" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_sdram_0.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_sdram_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603348054215 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE178_nios_20_1_sdram_0 " "Found entity 2: ECE178_nios_20_1_sdram_0" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_sdram_0.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_sdram_0.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603348054215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348054215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_switches0_17.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_switches0_17.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_switches0_17 " "Found entity 1: ECE178_nios_20_1_switches0_17" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_switches0_17.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_switches0_17.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603348054215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348054215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_sys_sdram_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_sys_sdram_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE178_nios_20_1_sys_sdram_pll_0 " "Found entity 1: ECE178_nios_20_1_sys_sdram_pll_0" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_sys_sdram_pll_0.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_sys_sdram_pll_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603348054231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348054231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/ece178_nios_20_1/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603348054231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348054231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/ece178_nios_20_1/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/ece178_nios_20_1/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603348054247 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/ece178_nios_20_1/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603348054247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348054247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/ece178_nios_20_1/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603348054247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348054247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/ece178_nios_20_1/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603348054247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348054247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/ece178_nios_20_1/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603348054262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348054262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/ece178_nios_20_1/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603348054262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348054262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/ece178_nios_20_1/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603348054277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348054277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/ece178_nios_20_1/submodules/altera_reset_controller.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603348054277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348054277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/ece178_nios_20_1/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603348054277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348054277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/altera_up_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/altera_up_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_altpll " "Found entity 1: altera_up_altpll" {  } { { "db/ip/ece178_nios_20_1/submodules/altera_up_altpll.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/altera_up_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603348054293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348054293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ece178_nios_20_1/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ece178_nios_20_1/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "db/ip/ece178_nios_20_1/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603348054293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348054293 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "KEY ECE_178_Full_System.v(46) " "Verilog HDL error at ECE_178_Full_System.v(46): value cannot be assigned to input \"KEY\"" {  } { { "ECE_178_Full_System.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/ECE_178_Full_System.v" 46 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603348054293 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ece178_nios_20_1_sdram_0.v(318) " "Verilog HDL or VHDL warning at ece178_nios_20_1_sdram_0.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_sdram_0.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_sdram_0.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1603348054309 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ece178_nios_20_1_sdram_0.v(328) " "Verilog HDL or VHDL warning at ece178_nios_20_1_sdram_0.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_sdram_0.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_sdram_0.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1603348054309 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ece178_nios_20_1_sdram_0.v(338) " "Verilog HDL or VHDL warning at ece178_nios_20_1_sdram_0.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_sdram_0.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_sdram_0.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1603348054309 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ece178_nios_20_1_sdram_0.v(682) " "Verilog HDL or VHDL warning at ece178_nios_20_1_sdram_0.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_sdram_0.v" "" { Text "C:/Users/tasker/Projects/ECE_178_Full_System/db/ip/ece178_nios_20_1/submodules/ece178_nios_20_1_sdram_0.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1603348054309 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ECE_178_Full_System " "Elaborating entity \"ECE_178_Full_System\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1603348054418 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1603348054418 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/tasker/Projects/ECE_178_Full_System/output_files/ECE_178_Full_System.map.smsg " "Generated suppressed messages file C:/Users/tasker/Projects/ECE_178_Full_System/output_files/ECE_178_Full_System.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348054497 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4718 " "Peak virtual memory: 4718 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603348054606 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 21 23:27:34 2020 " "Processing ended: Wed Oct 21 23:27:34 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603348054606 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603348054606 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603348054606 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348054606 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 5 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 5 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1603348055200 ""}
