{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1545391692263 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1545391692263 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 21 19:28:12 2018 " "Processing started: Fri Dec 21 19:28:12 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1545391692263 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1545391692263 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VT_Demo -c VT_Demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off VT_Demo -c VT_Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1545391692263 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1545391692803 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "grst GRST tgen.v(26) " "Verilog HDL Declaration information at tgen.v(26): object \"grst\" differs only in case from object \"GRST\" in the same scope" {  } { { "rtl/tgen/tgen.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/tgen/tgen.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1545391692873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/tgen/tgen.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/tgen/tgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 tgen " "Found entity 1: tgen" {  } { { "rtl/tgen/tgen.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/tgen/tgen.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545391692873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545391692873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/uart/rx_module.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/uart/rx_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_module " "Found entity 1: rx_module" {  } { { "rtl/uart/rx_module.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/uart/rx_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545391692883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545391692883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/uart/uart.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/uart/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "rtl/uart/uart.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/uart/uart.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545391692883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545391692883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/uart/tx_module.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/uart/tx_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_module " "Found entity 1: tx_module" {  } { { "rtl/uart/tx_module.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/uart/tx_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545391692883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545391692883 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lcd_display.v(222) " "Verilog HDL information at lcd_display.v(222): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/lcd_display/lcd_display.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/lcd_display/lcd_display.v" 222 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1545391692883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/lcd_display/lcd_display.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/lcd_display/lcd_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_display " "Found entity 1: lcd_display" {  } { { "rtl/lcd_display/lcd_display.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/lcd_display/lcd_display.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545391692883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545391692883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mux_decode/mux_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mux_decode/mux_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_decode " "Found entity 1: mux_decode" {  } { { "rtl/mux_decode/mux_decode.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/mux_decode/mux_decode.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545391692893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545391692893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/switch/timer.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/switch/timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "rtl/switch/timer.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/switch/timer.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545391692893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545391692893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/switch/switch.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/switch/switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 switch " "Found entity 1: switch" {  } { { "rtl/switch/switch.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/switch/switch.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545391692893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545391692893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/switch/glf.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/switch/glf.v" { { "Info" "ISGN_ENTITY_NAME" "1 glf " "Found entity 1: glf" {  } { { "rtl/switch/glf.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/switch/glf.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545391692893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545391692893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/clkrst/clkrst.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/clkrst/clkrst.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkrst " "Found entity 1: clkrst" {  } { { "rtl/clkrst/clkrst.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/clkrst/clkrst.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545391692903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545391692903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vt_demo.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vt_demo.v" { { "Info" "ISGN_ENTITY_NAME" "1 VT_Demo " "Found entity 1: VT_Demo" {  } { { "rtl/VT_Demo.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545391692903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545391692903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/megafunc/mypll.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/megafunc/mypll.v" { { "Info" "ISGN_ENTITY_NAME" "1 mypll " "Found entity 1: mypll" {  } { { "rtl/megafunc/mypll.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/megafunc/mypll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545391692903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545391692903 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sw1_f uart.v(58) " "Verilog HDL Implicit Net warning at uart.v(58): created implicit net for \"sw1_f\"" {  } { { "rtl/uart/uart.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/uart/uart.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545391692903 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Rx_Donesig_pos VT_Demo.v(166) " "Verilog HDL Implicit Net warning at VT_Demo.v(166): created implicit net for \"Rx_Donesig_pos\"" {  } { { "rtl/VT_Demo.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 166 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545391692903 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "gas VT_Demo.v(229) " "Verilog HDL Implicit Net warning at VT_Demo.v(229): created implicit net for \"gas\"" {  } { { "rtl/VT_Demo.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 229 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545391692903 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VT_Demo " "Elaborating entity \"VT_Demo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1545391692983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkrst clkrst:u_clkrst " "Elaborating entity \"clkrst\" for hierarchy \"clkrst:u_clkrst\"" {  } { { "rtl/VT_Demo.v" "u_clkrst" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545391692993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mypll clkrst:u_clkrst\|mypll:u_mypll " "Elaborating entity \"mypll\" for hierarchy \"clkrst:u_clkrst\|mypll:u_mypll\"" {  } { { "rtl/clkrst/clkrst.v" "u_mypll" { Text "D:/2.6VT/VT_FPGA/rtl/clkrst/clkrst.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545391693003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clkrst:u_clkrst\|mypll:u_mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clkrst:u_clkrst\|mypll:u_mypll\|altpll:altpll_component\"" {  } { { "rtl/megafunc/mypll.v" "altpll_component" { Text "D:/2.6VT/VT_FPGA/rtl/megafunc/mypll.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545391693053 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clkrst:u_clkrst\|mypll:u_mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"clkrst:u_clkrst\|mypll:u_mypll\|altpll:altpll_component\"" {  } { { "rtl/megafunc/mypll.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/megafunc/mypll.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545391693053 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clkrst:u_clkrst\|mypll:u_mypll\|altpll:altpll_component " "Instantiated megafunction \"clkrst:u_clkrst\|mypll:u_mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545391693053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 27 " "Parameter \"clk0_divide_by\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545391693053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545391693053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 140 " "Parameter \"clk0_multiply_by\" = \"140\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545391693053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545391693053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 27 " "Parameter \"clk1_divide_by\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545391693053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545391693053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545391693053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545391693053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545391693053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545391693053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545391693053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=mypll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=mypll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545391693053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545391693053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545391693053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545391693053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545391693053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545391693053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545391693053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545391693053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545391693053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545391693053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545391693053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545391693053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545391693053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545391693053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545391693053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545391693053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545391693053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545391693053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545391693053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545391693053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545391693053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545391693053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545391693053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545391693053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545391693053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545391693053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545391693053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545391693053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545391693053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545391693053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545391693053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545391693053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545391693053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545391693053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545391693053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545391693053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545391693053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545391693053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545391693053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545391693053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545391693053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545391693053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545391693053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545391693053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545391693053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545391693053 ""}  } { { "rtl/megafunc/mypll.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/megafunc/mypll.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1545391693053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mypll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mypll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 mypll_altpll " "Found entity 1: mypll_altpll" {  } { { "db/mypll_altpll.v" "" { Text "D:/2.6VT/VT_FPGA/db/mypll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545391693143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545391693143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mypll_altpll clkrst:u_clkrst\|mypll:u_mypll\|altpll:altpll_component\|mypll_altpll:auto_generated " "Elaborating entity \"mypll_altpll\" for hierarchy \"clkrst:u_clkrst\|mypll:u_mypll\|altpll:altpll_component\|mypll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545391693143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switch switch:u_switch " "Elaborating entity \"switch\" for hierarchy \"switch:u_switch\"" {  } { { "rtl/VT_Demo.v" "u_switch" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545391693153 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flag_ng switch.v(312) " "Verilog HDL Always Construct warning at switch.v(312): inferring latch(es) for variable \"flag_ng\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/switch/switch.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/switch/switch.v" 312 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1545391693153 "|VT_Demo|switch:u_switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag_ng switch.v(312) " "Inferred latch for \"flag_ng\" at switch.v(312)" {  } { { "rtl/switch/switch.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/switch/switch.v" 312 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545391693153 "|VT_Demo|switch:u_switch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "glf switch:u_switch\|glf:u0_glf " "Elaborating entity \"glf\" for hierarchy \"switch:u_switch\|glf:u0_glf\"" {  } { { "rtl/switch/switch.v" "u0_glf" { Text "D:/2.6VT/VT_FPGA/rtl/switch/switch.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545391693153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer switch:u_switch\|glf:u0_glf\|timer:u1_timer " "Elaborating entity \"timer\" for hierarchy \"switch:u_switch\|glf:u0_glf\|timer:u1_timer\"" {  } { { "rtl/switch/glf.v" "u1_timer" { Text "D:/2.6VT/VT_FPGA/rtl/switch/glf.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545391693163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_module tx_module:u_tx_module " "Elaborating entity \"tx_module\" for hierarchy \"tx_module:u_tx_module\"" {  } { { "rtl/VT_Demo.v" "u_tx_module" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545391693173 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rxd_rst_cnt tx_module.v(45) " "Verilog HDL or VHDL warning at tx_module.v(45): object \"rxd_rst_cnt\" assigned a value but never read" {  } { { "rtl/uart/tx_module.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/uart/tx_module.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1545391693183 "|VT_Demo|tx_module:u_tx_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rxd_rst tx_module.v(46) " "Verilog HDL or VHDL warning at tx_module.v(46): object \"rxd_rst\" assigned a value but never read" {  } { { "rtl/uart/tx_module.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/uart/tx_module.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1545391693183 "|VT_Demo|tx_module:u_tx_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 tx_module.v(79) " "Verilog HDL assignment warning at tx_module.v(79): truncated value with size 32 to match size of target (4)" {  } { { "rtl/uart/tx_module.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/uart/tx_module.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1545391693183 "|VT_Demo|tx_module:u_tx_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:u_uart " "Elaborating entity \"uart\" for hierarchy \"uart:u_uart\"" {  } { { "rtl/VT_Demo.v" "u_uart" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545391693183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "glf uart:u_uart\|glf:u1_glf " "Elaborating entity \"glf\" for hierarchy \"uart:u_uart\|glf:u1_glf\"" {  } { { "rtl/uart/uart.v" "u1_glf" { Text "D:/2.6VT/VT_FPGA/rtl/uart/uart.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545391693183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer uart:u_uart\|glf:u1_glf\|timer:u1_timer " "Elaborating entity \"timer\" for hierarchy \"uart:u_uart\|glf:u1_glf\|timer:u1_timer\"" {  } { { "rtl/switch/glf.v" "u1_timer" { Text "D:/2.6VT/VT_FPGA/rtl/switch/glf.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545391693183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_module rx_module:u_rx_module " "Elaborating entity \"rx_module\" for hierarchy \"rx_module:u_rx_module\"" {  } { { "rtl/VT_Demo.v" "u_rx_module" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545391693193 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 rx_module.v(158) " "Verilog HDL assignment warning at rx_module.v(158): truncated value with size 32 to match size of target (4)" {  } { { "rtl/uart/rx_module.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/uart/rx_module.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1545391693193 "|VT_Demo|rx_module:u_rx_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tgen tgen:u_tgen " "Elaborating entity \"tgen\" for hierarchy \"tgen:u_tgen\"" {  } { { "rtl/VT_Demo.v" "u_tgen" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545391693193 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ckh2 tgen.v(158) " "Verilog HDL or VHDL warning at tgen.v(158): object \"ckh2\" assigned a value but never read" {  } { { "rtl/tgen/tgen.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/tgen/tgen.v" 158 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1545391693203 "|VT_Demo|tgen:u_tgen"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ckh4 tgen.v(160) " "Verilog HDL or VHDL warning at tgen.v(160): object \"ckh4\" assigned a value but never read" {  } { { "rtl/tgen/tgen.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/tgen/tgen.v" 160 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1545391693203 "|VT_Demo|tgen:u_tgen"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ckh6 tgen.v(162) " "Verilog HDL or VHDL warning at tgen.v(162): object \"ckh6\" assigned a value but never read" {  } { { "rtl/tgen/tgen.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/tgen/tgen.v" 162 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1545391693203 "|VT_Demo|tgen:u_tgen"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "flag_TP_test_a tgen.v(177) " "Verilog HDL warning at tgen.v(177): object flag_TP_test_a used but never assigned" {  } { { "rtl/tgen/tgen.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/tgen/tgen.v" 177 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1545391693203 "|VT_Demo|tgen:u_tgen"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "flag_TP_test_b tgen.v(178) " "Verilog HDL warning at tgen.v(178): object flag_TP_test_b used but never assigned" {  } { { "rtl/tgen/tgen.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/tgen/tgen.v" 178 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1545391693203 "|VT_Demo|tgen:u_tgen"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "tgen.v(353) " "Verilog HDL Case Statement information at tgen.v(353): all case item expressions in this case statement are onehot" {  } { { "rtl/tgen/tgen.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/tgen/tgen.v" 353 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1545391693213 "|VT_Demo|tgen:u_tgen"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "flag_TP_test_a 0 tgen.v(177) " "Net \"flag_TP_test_a\" at tgen.v(177) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/tgen/tgen.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/tgen/tgen.v" 177 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1545391693233 "|VT_Demo|tgen:u_tgen"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "flag_TP_test_b 0 tgen.v(178) " "Net \"flag_TP_test_b\" at tgen.v(178) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/tgen/tgen.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/tgen/tgen.v" 178 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1545391693233 "|VT_Demo|tgen:u_tgen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_decode mux_decode:u1_mux_decode " "Elaborating entity \"mux_decode\" for hierarchy \"mux_decode:u1_mux_decode\"" {  } { { "rtl/VT_Demo.v" "u1_mux_decode" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545391693303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display lcd_display:u_lcd_display " "Elaborating entity \"lcd_display\" for hierarchy \"lcd_display:u_lcd_display\"" {  } { { "rtl/VT_Demo.v" "u_lcd_display" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545391693323 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "lcd_display.v(279) " "Verilog HDL Case Statement warning at lcd_display.v(279): case item expression covers a value already covered by a previous case item" {  } { { "rtl/lcd_display/lcd_display.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/lcd_display/lcd_display.v" 279 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1545391693323 "|VT_Demo|lcd_display:u_lcd_display"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 lcd_display.v(59) " "Net \"mem.data_a\" at lcd_display.v(59) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/lcd_display/lcd_display.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/lcd_display/lcd_display.v" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1545391693323 "|VT_Demo|lcd_display:u_lcd_display"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 lcd_display.v(59) " "Net \"mem.waddr_a\" at lcd_display.v(59) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/lcd_display/lcd_display.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/lcd_display/lcd_display.v" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1545391693323 "|VT_Demo|lcd_display:u_lcd_display"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 lcd_display.v(59) " "Net \"mem.we_a\" at lcd_display.v(59) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/lcd_display/lcd_display.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/lcd_display/lcd_display.v" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1545391693323 "|VT_Demo|lcd_display:u_lcd_display"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[79\] " "Net \"Rx_data\[79\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[79\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1545391693433 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[78\] " "Net \"Rx_data\[78\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[78\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1545391693433 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[77\] " "Net \"Rx_data\[77\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[77\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1545391693433 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[76\] " "Net \"Rx_data\[76\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[76\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1545391693433 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[75\] " "Net \"Rx_data\[75\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[75\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1545391693433 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[74\] " "Net \"Rx_data\[74\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[74\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1545391693433 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[73\] " "Net \"Rx_data\[73\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[73\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1545391693433 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[72\] " "Net \"Rx_data\[72\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[72\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1545391693433 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[71\] " "Net \"Rx_data\[71\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[71\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1545391693433 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[70\] " "Net \"Rx_data\[70\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[70\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1545391693433 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[69\] " "Net \"Rx_data\[69\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[69\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1545391693433 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[68\] " "Net \"Rx_data\[68\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[68\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1545391693433 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[67\] " "Net \"Rx_data\[67\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[67\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1545391693433 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[66\] " "Net \"Rx_data\[66\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[66\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1545391693433 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[65\] " "Net \"Rx_data\[65\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[65\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1545391693433 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[64\] " "Net \"Rx_data\[64\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[64\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1545391693433 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[63\] " "Net \"Rx_data\[63\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[63\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1545391693433 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[62\] " "Net \"Rx_data\[62\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[62\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1545391693433 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[61\] " "Net \"Rx_data\[61\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[61\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1545391693433 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[60\] " "Net \"Rx_data\[60\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[60\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1545391693433 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[59\] " "Net \"Rx_data\[59\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[59\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1545391693433 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[58\] " "Net \"Rx_data\[58\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[58\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1545391693433 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[57\] " "Net \"Rx_data\[57\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[57\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1545391693433 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[56\] " "Net \"Rx_data\[56\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[56\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1545391693433 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[55\] " "Net \"Rx_data\[55\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[55\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1545391693433 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[54\] " "Net \"Rx_data\[54\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[54\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1545391693433 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[53\] " "Net \"Rx_data\[53\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[53\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1545391693433 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[52\] " "Net \"Rx_data\[52\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[52\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1545391693433 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[51\] " "Net \"Rx_data\[51\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[51\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1545391693433 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[50\] " "Net \"Rx_data\[50\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[50\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1545391693433 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[49\] " "Net \"Rx_data\[49\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[49\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1545391693433 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[48\] " "Net \"Rx_data\[48\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[48\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1545391693433 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1545391693433 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[79\] " "Net \"Rx_data\[79\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[79\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1545391693443 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[78\] " "Net \"Rx_data\[78\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[78\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1545391693443 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[77\] " "Net \"Rx_data\[77\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[77\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1545391693443 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[76\] " "Net \"Rx_data\[76\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[76\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1545391693443 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[75\] " "Net \"Rx_data\[75\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[75\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1545391693443 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[74\] " "Net \"Rx_data\[74\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[74\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1545391693443 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[73\] " "Net \"Rx_data\[73\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[73\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1545391693443 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[72\] " "Net \"Rx_data\[72\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[72\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1545391693443 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[71\] " "Net \"Rx_data\[71\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[71\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1545391693443 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[70\] " "Net \"Rx_data\[70\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[70\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1545391693443 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[69\] " "Net \"Rx_data\[69\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[69\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1545391693443 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[68\] " "Net \"Rx_data\[68\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[68\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1545391693443 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[67\] " "Net \"Rx_data\[67\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[67\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1545391693443 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[66\] " "Net \"Rx_data\[66\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[66\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1545391693443 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[65\] " "Net \"Rx_data\[65\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[65\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1545391693443 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[64\] " "Net \"Rx_data\[64\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[64\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1545391693443 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[63\] " "Net \"Rx_data\[63\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[63\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1545391693443 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[62\] " "Net \"Rx_data\[62\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[62\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1545391693443 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[61\] " "Net \"Rx_data\[61\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[61\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1545391693443 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[60\] " "Net \"Rx_data\[60\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[60\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1545391693443 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[59\] " "Net \"Rx_data\[59\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[59\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1545391693443 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[58\] " "Net \"Rx_data\[58\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[58\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1545391693443 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[57\] " "Net \"Rx_data\[57\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[57\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1545391693443 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[56\] " "Net \"Rx_data\[56\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[56\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1545391693443 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[55\] " "Net \"Rx_data\[55\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[55\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1545391693443 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[54\] " "Net \"Rx_data\[54\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[54\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1545391693443 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[53\] " "Net \"Rx_data\[53\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[53\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1545391693443 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[52\] " "Net \"Rx_data\[52\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[52\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1545391693443 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[51\] " "Net \"Rx_data\[51\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[51\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1545391693443 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[50\] " "Net \"Rx_data\[50\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[50\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1545391693443 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[49\] " "Net \"Rx_data\[49\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[49\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1545391693443 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rx_data\[48\] " "Net \"Rx_data\[48\]\" is missing source, defaulting to GND" {  } { { "rtl/VT_Demo.v" "Rx_data\[48\]" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 132 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1545391693443 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1545391693443 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 123 D:/2.6VT/VT_FPGA/db/VT_Demo.ram0_lcd_display_c049df81.hdl.mif " "Memory depth (128) in the design file differs from memory depth (123) in the Memory Initialization File \"D:/2.6VT/VT_FPGA/db/VT_Demo.ram0_lcd_display_c049df81.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1545391698233 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/2.6VT/VT_FPGA/db/VT_Demo.ram0_lcd_display_c049df81.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/2.6VT/VT_FPGA/db/VT_Demo.ram0_lcd_display_c049df81.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1545391698243 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1545391701163 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "rtl/switch/switch.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/switch/switch.v" 29 -1 0 } } { "rtl/switch/switch.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/switch/switch.v" 30 -1 0 } } { "rtl/switch/switch.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/switch/switch.v" 32 -1 0 } } { "rtl/tgen/tgen.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/tgen/tgen.v" 47 -1 0 } } { "rtl/tgen/tgen.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/tgen/tgen.v" 48 -1 0 } } { "rtl/tgen/tgen.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/tgen/tgen.v" 49 -1 0 } } { "rtl/tgen/tgen.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/tgen/tgen.v" 50 -1 0 } } { "rtl/tgen/tgen.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/tgen/tgen.v" 1387 -1 0 } } { "rtl/tgen/tgen.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/tgen/tgen.v" 27 -1 0 } } { "rtl/switch/switch.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/switch/switch.v" 185 -1 0 } } { "rtl/switch/switch.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/switch/switch.v" 368 -1 0 } } { "rtl/switch/glf.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/switch/glf.v" 24 -1 0 } } { "rtl/uart/uart.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/uart/uart.v" 36 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1545391701273 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1545391701273 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "mux_1\[1\] GND " "Pin \"mux_1\[1\]\" is stuck at GND" {  } { { "rtl/VT_Demo.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1545391702563 "|VT_Demo|mux_1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mux_8\[0\] VCC " "Pin \"mux_8\[0\]\" is stuck at VCC" {  } { { "rtl/VT_Demo.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1545391702563 "|VT_Demo|mux_8[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mux_8\[1\] GND " "Pin \"mux_8\[1\]\" is stuck at GND" {  } { { "rtl/VT_Demo.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1545391702563 "|VT_Demo|mux_8[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mux_10\[1\] GND " "Pin \"mux_10\[1\]\" is stuck at GND" {  } { { "rtl/VT_Demo.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1545391702563 "|VT_Demo|mux_10[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mux_11\[1\] GND " "Pin \"mux_11\[1\]\" is stuck at GND" {  } { { "rtl/VT_Demo.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1545391702563 "|VT_Demo|mux_11[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mux_12\[0\] GND " "Pin \"mux_12\[0\]\" is stuck at GND" {  } { { "rtl/VT_Demo.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1545391702563 "|VT_Demo|mux_12[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mux_12\[1\] GND " "Pin \"mux_12\[1\]\" is stuck at GND" {  } { { "rtl/VT_Demo.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1545391702563 "|VT_Demo|mux_12[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mux_13\[0\] GND " "Pin \"mux_13\[0\]\" is stuck at GND" {  } { { "rtl/VT_Demo.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1545391702563 "|VT_Demo|mux_13[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mux_13\[1\] GND " "Pin \"mux_13\[1\]\" is stuck at GND" {  } { { "rtl/VT_Demo.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1545391702563 "|VT_Demo|mux_13[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mux_14\[0\] GND " "Pin \"mux_14\[0\]\" is stuck at GND" {  } { { "rtl/VT_Demo.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1545391702563 "|VT_Demo|mux_14[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mux_14\[1\] GND " "Pin \"mux_14\[1\]\" is stuck at GND" {  } { { "rtl/VT_Demo.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1545391702563 "|VT_Demo|mux_14[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mux_Test1\[0\] GND " "Pin \"mux_Test1\[0\]\" is stuck at GND" {  } { { "rtl/VT_Demo.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1545391702563 "|VT_Demo|mux_Test1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mux_Test1\[1\] GND " "Pin \"mux_Test1\[1\]\" is stuck at GND" {  } { { "rtl/VT_Demo.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1545391702563 "|VT_Demo|mux_Test1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mux_Test2\[0\] GND " "Pin \"mux_Test2\[0\]\" is stuck at GND" {  } { { "rtl/VT_Demo.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1545391702563 "|VT_Demo|mux_Test2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mux_Test2\[1\] GND " "Pin \"mux_Test2\[1\]\" is stuck at GND" {  } { { "rtl/VT_Demo.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1545391702563 "|VT_Demo|mux_Test2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "da1_a\[0\] GND " "Pin \"da1_a\[0\]\" is stuck at GND" {  } { { "rtl/VT_Demo.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1545391702563 "|VT_Demo|da1_a[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "da1_a\[1\] GND " "Pin \"da1_a\[1\]\" is stuck at GND" {  } { { "rtl/VT_Demo.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1545391702563 "|VT_Demo|da1_a[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "da2_a\[0\] GND " "Pin \"da2_a\[0\]\" is stuck at GND" {  } { { "rtl/VT_Demo.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1545391702563 "|VT_Demo|da2_a[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "da2_a\[1\] GND " "Pin \"da2_a\[1\]\" is stuck at GND" {  } { { "rtl/VT_Demo.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1545391702563 "|VT_Demo|da2_a[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "da3_a\[0\] GND " "Pin \"da3_a\[0\]\" is stuck at GND" {  } { { "rtl/VT_Demo.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1545391702563 "|VT_Demo|da3_a[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "da3_a\[1\] GND " "Pin \"da3_a\[1\]\" is stuck at GND" {  } { { "rtl/VT_Demo.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1545391702563 "|VT_Demo|da3_a[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "da4_a\[0\] GND " "Pin \"da4_a\[0\]\" is stuck at GND" {  } { { "rtl/VT_Demo.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1545391702563 "|VT_Demo|da4_a[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "da4_a\[1\] GND " "Pin \"da4_a\[1\]\" is stuck at GND" {  } { { "rtl/VT_Demo.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1545391702563 "|VT_Demo|da4_a[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "da2_din\[0\] GND " "Pin \"da2_din\[0\]\" is stuck at GND" {  } { { "rtl/VT_Demo.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1545391702563 "|VT_Demo|da2_din[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "da2_din\[1\] GND " "Pin \"da2_din\[1\]\" is stuck at GND" {  } { { "rtl/VT_Demo.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1545391702563 "|VT_Demo|da2_din[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "da3_din\[0\] GND " "Pin \"da3_din\[0\]\" is stuck at GND" {  } { { "rtl/VT_Demo.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1545391702563 "|VT_Demo|da3_din[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "da3_din\[1\] GND " "Pin \"da3_din\[1\]\" is stuck at GND" {  } { { "rtl/VT_Demo.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1545391702563 "|VT_Demo|da3_din[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "L_RST VCC " "Pin \"L_RST\" is stuck at VCC" {  } { { "rtl/VT_Demo.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1545391702563 "|VT_Demo|L_RST"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1545391702563 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1545391702853 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "116 " "116 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1545391707553 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/2.6VT/VT_FPGA/output_files/VT_Demo.map.smsg " "Generated suppressed messages file D:/2.6VT/VT_FPGA/output_files/VT_Demo.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1545391707683 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1545391707923 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545391707923 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "clkrst:u_clkrst\|mypll:u_mypll\|altpll:altpll_component\|mypll_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"clkrst:u_clkrst\|mypll:u_mypll\|altpll:altpll_component\|mypll_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/mypll_altpll.v" "" { Text "D:/2.6VT/VT_FPGA/db/mypll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "rtl/megafunc/mypll.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/megafunc/mypll.v" 94 0 0 } } { "rtl/clkrst/clkrst.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/clkrst/clkrst.v" 45 0 0 } } { "rtl/VT_Demo.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 152 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Quartus II" 0 -1 1545391708013 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw5 " "No output dependent on input pin \"sw5\"" {  } { { "rtl/VT_Demo.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545391708133 "|VT_Demo|sw5"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rxd " "No output dependent on input pin \"rxd\"" {  } { { "rtl/VT_Demo.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/VT_Demo.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545391708133 "|VT_Demo|rxd"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1545391708133 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2003 " "Implemented 2003 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1545391708143 ""} { "Info" "ICUT_CUT_TM_OPINS" "95 " "Implemented 95 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1545391708143 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1899 " "Implemented 1899 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1545391708143 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1545391708143 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1545391708143 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 122 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 122 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "459 " "Peak virtual memory: 459 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1545391708173 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 21 19:28:28 2018 " "Processing ended: Fri Dec 21 19:28:28 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1545391708173 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1545391708173 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1545391708173 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1545391708173 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1545391709423 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1545391709423 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 21 19:28:28 2018 " "Processing started: Fri Dec 21 19:28:28 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1545391709423 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1545391709423 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off VT_Demo -c VT_Demo " "Command: quartus_fit --read_settings_files=off --write_settings_files=off VT_Demo -c VT_Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1545391709423 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1545391709543 ""}
{ "Info" "0" "" "Project  = VT_Demo" {  } {  } 0 0 "Project  = VT_Demo" 0 0 "Fitter" 0 0 1545391709543 ""}
{ "Info" "0" "" "Revision = VT_Demo" {  } {  } 0 0 "Revision = VT_Demo" 0 0 "Fitter" 0 0 1545391709543 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1545391709693 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "VT_Demo EP3C16Q240C8 " "Selected device EP3C16Q240C8 for design \"VT_Demo\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1545391709714 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1545391709798 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1545391709798 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "clkrst:u_clkrst\|mypll:u_mypll\|altpll:altpll_component\|mypll_altpll:auto_generated\|pll1 Cyclone III PLL " "Implemented PLL \"clkrst:u_clkrst\|mypll:u_mypll\|altpll:altpll_component\|mypll_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clkrst:u_clkrst\|mypll:u_mypll\|altpll:altpll_component\|mypll_altpll:auto_generated\|wire_pll1_clk\[0\] 140 27 0 0 " "Implementing clock multiplication of 140, clock division of 27, and phase shift of 0 degrees (0 ps) for clkrst:u_clkrst\|mypll:u_mypll\|altpll:altpll_component\|mypll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/mypll_altpll.v" "" { Text "D:/2.6VT/VT_FPGA/db/mypll_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/2.6VT/VT_FPGA/" { { 0 { 0 ""} 0 762 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1545391709868 ""}  } { { "db/mypll_altpll.v" "" { Text "D:/2.6VT/VT_FPGA/db/mypll_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/2.6VT/VT_FPGA/" { { 0 { 0 ""} 0 762 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1545391709868 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1545391710198 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1545391710218 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25Q240C8 " "Device EP3C25Q240C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1545391710578 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40Q240C8 " "Device EP3C40Q240C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1545391710578 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1545391710578 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 12 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 12" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2.6VT/VT_FPGA/" { { 0 { 0 ""} 0 3569 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1545391710588 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 14 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 14" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2.6VT/VT_FPGA/" { { 0 { 0 ""} 0 3571 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1545391710588 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 23 " "Pin ~ALTERA_DCLK~ is reserved at location 23" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2.6VT/VT_FPGA/" { { 0 { 0 ""} 0 3573 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1545391710588 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 24 " "Pin ~ALTERA_DATA0~ is reserved at location 24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2.6VT/VT_FPGA/" { { 0 { 0 ""} 0 3575 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1545391710588 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 162 " "Pin ~ALTERA_nCEO~ is reserved at location 162" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2.6VT/VT_FPGA/" { { 0 { 0 ""} 0 3577 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1545391710588 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1545391710588 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1545391710598 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VT_Demo.sdc " "Synopsys Design Constraints File file not found: 'VT_Demo.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1545391712268 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1545391712268 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1545391712278 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1545391712278 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1545391712298 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1545391712298 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1545391712308 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clkrst:u_clkrst\|mypll:u_mypll\|altpll:altpll_component\|mypll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node clkrst:u_clkrst\|mypll:u_mypll\|altpll:altpll_component\|mypll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1545391712548 ""}  } { { "db/mypll_altpll.v" "" { Text "D:/2.6VT/VT_FPGA/db/mypll_altpll.v" 77 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clkrst:u_clkrst|mypll:u_mypll|altpll:altpll_component|mypll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2.6VT/VT_FPGA/" { { 0 { 0 ""} 0 762 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1545391712548 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clkrst:u_clkrst\|rst_n_sys  " "Automatically promoted node clkrst:u_clkrst\|rst_n_sys " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1545391712548 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_display:u_lcd_display\|lcd_clk " "Destination node lcd_display:u_lcd_display\|lcd_clk" {  } { { "rtl/lcd_display/lcd_display.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/lcd_display/lcd_display.v" 24 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_display:u_lcd_display|lcd_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2.6VT/VT_FPGA/" { { 0 { 0 ""} 0 232 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1545391712548 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_display:u_lcd_display\|lcd_dc " "Destination node lcd_display:u_lcd_display\|lcd_dc" {  } { { "rtl/lcd_display/lcd_display.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/lcd_display/lcd_display.v" 26 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_display:u_lcd_display|lcd_dc } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2.6VT/VT_FPGA/" { { 0 { 0 ""} 0 273 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1545391712548 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tx_module:u_tx_module\|txd " "Destination node tx_module:u_tx_module\|txd" {  } { { "rtl/uart/tx_module.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/uart/tx_module.v" 3 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tx_module:u_tx_module|txd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2.6VT/VT_FPGA/" { { 0 { 0 ""} 0 645 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1545391712548 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_display:u_lcd_display\|lcd_ce " "Destination node lcd_display:u_lcd_display\|lcd_ce" {  } { { "rtl/lcd_display/lcd_display.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/lcd_display/lcd_display.v" 25 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_display:u_lcd_display|lcd_ce } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2.6VT/VT_FPGA/" { { 0 { 0 ""} 0 291 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1545391712548 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tx_module:u_tx_module\|bps_clk " "Destination node tx_module:u_tx_module\|bps_clk" {  } { { "rtl/uart/tx_module.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/uart/tx_module.v" 9 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tx_module:u_tx_module|bps_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2.6VT/VT_FPGA/" { { 0 { 0 ""} 0 637 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1545391712548 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tx_module:u_tx_module\|tx_flag " "Destination node tx_module:u_tx_module\|tx_flag" {  } { { "rtl/uart/tx_module.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/uart/tx_module.v" 5 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tx_module:u_tx_module|tx_flag } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2.6VT/VT_FPGA/" { { 0 { 0 ""} 0 639 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1545391712548 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_display:u_lcd_display\|p2.shift_data1 " "Destination node lcd_display:u_lcd_display\|p2.shift_data1" {  } { { "rtl/lcd_display/lcd_display.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/lcd_display/lcd_display.v" 35 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_display:u_lcd_display|p2.shift_data1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2.6VT/VT_FPGA/" { { 0 { 0 ""} 0 328 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1545391712548 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_display:u_lcd_display\|p2.shift_data " "Destination node lcd_display:u_lcd_display\|p2.shift_data" {  } { { "rtl/lcd_display/lcd_display.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/lcd_display/lcd_display.v" 35 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_display:u_lcd_display|p2.shift_data } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2.6VT/VT_FPGA/" { { 0 { 0 ""} 0 329 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1545391712548 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_display:u_lcd_display\|p2.set_xy " "Destination node lcd_display:u_lcd_display\|p2.set_xy" {  } { { "rtl/lcd_display/lcd_display.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/lcd_display/lcd_display.v" 35 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_display:u_lcd_display|p2.set_xy } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2.6VT/VT_FPGA/" { { 0 { 0 ""} 0 326 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1545391712548 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_display:u_lcd_display\|p.clk_h " "Destination node lcd_display:u_lcd_display\|p.clk_h" {  } { { "rtl/lcd_display/lcd_display.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/lcd_display/lcd_display.v" 34 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_display:u_lcd_display|p.clk_h } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2.6VT/VT_FPGA/" { { 0 { 0 ""} 0 332 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1545391712548 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1545391712548 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1545391712548 ""}  } { { "rtl/clkrst/clkrst.v" "" { Text "D:/2.6VT/VT_FPGA/rtl/clkrst/clkrst.v" 23 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clkrst:u_clkrst|rst_n_sys } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/2.6VT/VT_FPGA/" { { 0 { 0 ""} 0 782 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1545391712548 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1545391713568 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1545391713578 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1545391713578 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1545391713578 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1545391713588 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1545391713588 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1545391713588 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1545391713598 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1545391714548 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1545391714558 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1545391714558 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1545391714758 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1545391716868 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1545391717988 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1545391718098 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1545391722898 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1545391722898 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1545391723788 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X21_Y10 X30_Y19 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19" {  } { { "loc" "" { Generic "D:/2.6VT/VT_FPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} 21 10 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1545391726158 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1545391726158 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1545391728698 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1545391728708 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1545391728708 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.45 " "Total time spent on timing analysis during the Fitter is 2.45 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1545391728768 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1545391728828 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1545391729668 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1545391729708 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1545391730278 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1545391731238 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/2.6VT/VT_FPGA/output_files/VT_Demo.fit.smsg " "Generated suppressed messages file D:/2.6VT/VT_FPGA/output_files/VT_Demo.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1545391732138 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "715 " "Peak virtual memory: 715 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1545391732839 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 21 19:28:52 2018 " "Processing ended: Fri Dec 21 19:28:52 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1545391732839 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1545391732839 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1545391732839 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1545391732839 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1545391734079 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1545391734079 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 21 19:28:53 2018 " "Processing started: Fri Dec 21 19:28:53 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1545391734079 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1545391734079 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off VT_Demo -c VT_Demo " "Command: quartus_asm --read_settings_files=off --write_settings_files=off VT_Demo -c VT_Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1545391734079 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1545391735602 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1545391735632 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "412 " "Peak virtual memory: 412 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1545391736142 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 21 19:28:56 2018 " "Processing ended: Fri Dec 21 19:28:56 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1545391736142 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1545391736142 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1545391736142 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1545391736142 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1545391736749 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1545391737689 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1545391737689 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 21 19:28:57 2018 " "Processing started: Fri Dec 21 19:28:57 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1545391737689 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1545391737689 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta VT_Demo -c VT_Demo " "Command: quartus_sta VT_Demo -c VT_Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1545391737689 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1545391737859 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1545391738309 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1545391738379 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1545391738379 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VT_Demo.sdc " "Synopsys Design Constraints File file not found: 'VT_Demo.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1545391738909 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1545391738909 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 37.037 -waveform \{0.000 18.518\} -name clk_in clk_in " "create_clock -period 37.037 -waveform \{0.000 18.518\} -name clk_in clk_in" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1545391738919 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_clkrst\|u_mypll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 27 -multiply_by 140 -duty_cycle 50.00 -name \{u_clkrst\|u_mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_clkrst\|u_mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u_clkrst\|u_mypll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 27 -multiply_by 140 -duty_cycle 50.00 -name \{u_clkrst\|u_mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_clkrst\|u_mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1545391738919 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1545391738919 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1545391738919 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1545391738929 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1545391739099 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1545391739099 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1545391739109 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1545391739119 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1545391739309 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1545391739309 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.105 " "Worst-case setup slack is -5.105" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545391739309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545391739309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.105      -302.957 u_clkrst\|u_mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -5.105      -302.957 u_clkrst\|u_mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545391739309 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1545391739309 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.435 " "Worst-case hold slack is 0.435" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545391739339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545391739339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.435         0.000 u_clkrst\|u_mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.435         0.000 u_clkrst\|u_mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545391739339 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1545391739339 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.809 " "Worst-case recovery slack is -2.809" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545391739349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545391739349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.809        -5.618 u_clkrst\|u_mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.809        -5.618 u_clkrst\|u_mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545391739349 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1545391739349 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.072 " "Worst-case removal slack is 2.072" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545391739359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545391739359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.072         0.000 u_clkrst\|u_mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.072         0.000 u_clkrst\|u_mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545391739359 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1545391739359 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.242 " "Worst-case minimum pulse width slack is 3.242" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545391739359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545391739359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.242         0.000 u_clkrst\|u_mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.242         0.000 u_clkrst\|u_mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545391739359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.277         0.000 clk_in  " "   18.277         0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545391739359 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1545391739359 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1545391739559 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1545391739619 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1545391740619 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1545391740829 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1545391740889 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1545391740889 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.277 " "Worst-case setup slack is -4.277" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545391740889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545391740889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.277      -182.968 u_clkrst\|u_mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -4.277      -182.968 u_clkrst\|u_mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545391740889 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1545391740889 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.383 " "Worst-case hold slack is 0.383" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545391740909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545391740909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383         0.000 u_clkrst\|u_mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.383         0.000 u_clkrst\|u_mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545391740909 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1545391740909 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.416 " "Worst-case recovery slack is -2.416" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545391740929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545391740929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.416        -4.832 u_clkrst\|u_mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.416        -4.832 u_clkrst\|u_mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545391740929 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1545391740929 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.809 " "Worst-case removal slack is 1.809" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545391740939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545391740939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.809         0.000 u_clkrst\|u_mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.809         0.000 u_clkrst\|u_mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545391740939 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1545391740939 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.213 " "Worst-case minimum pulse width slack is 3.213" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545391740939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545391740939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.213         0.000 u_clkrst\|u_mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.213         0.000 u_clkrst\|u_mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545391740939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.252         0.000 clk_in  " "   18.252         0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545391740939 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1545391740939 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1545391741129 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1545391741449 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.998 " "Worst-case setup slack is 1.998" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545391741469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545391741469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.998         0.000 u_clkrst\|u_mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.998         0.000 u_clkrst\|u_mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545391741469 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1545391741469 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.179 " "Worst-case hold slack is 0.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545391741499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545391741499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179         0.000 u_clkrst\|u_mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.179         0.000 u_clkrst\|u_mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545391741499 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1545391741499 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1545391741499 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1545391741499 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.292 " "Worst-case recovery slack is -1.292" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545391741509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545391741509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.292        -2.584 u_clkrst\|u_mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.292        -2.584 u_clkrst\|u_mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545391741509 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1545391741509 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.019 " "Worst-case removal slack is 1.019" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545391741519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545391741519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.019         0.000 u_clkrst\|u_mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.019         0.000 u_clkrst\|u_mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545391741519 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1545391741519 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.351 " "Worst-case minimum pulse width slack is 3.351" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545391741529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545391741529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.351         0.000 u_clkrst\|u_mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.351         0.000 u_clkrst\|u_mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545391741529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.959         0.000 clk_in  " "   17.959         0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1545391741529 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1545391741529 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1545391742119 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1545391742119 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "472 " "Peak virtual memory: 472 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1545391742409 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 21 19:29:02 2018 " "Processing ended: Fri Dec 21 19:29:02 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1545391742409 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1545391742409 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1545391742409 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1545391742409 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1545391744019 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1545391744019 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 21 19:29:03 2018 " "Processing started: Fri Dec 21 19:29:03 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1545391744019 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1545391744019 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off VT_Demo -c VT_Demo " "Command: quartus_eda --read_settings_files=off --write_settings_files=off VT_Demo -c VT_Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1545391744019 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1545391745073 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VT_Demo_8_1200mv_85c_slow.vo D:/2.6VT/VT_FPGA/simulation/modelsim/ simulation " "Generated file VT_Demo_8_1200mv_85c_slow.vo in folder \"D:/2.6VT/VT_FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1545391745493 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1545391745573 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VT_Demo_8_1200mv_0c_slow.vo D:/2.6VT/VT_FPGA/simulation/modelsim/ simulation " "Generated file VT_Demo_8_1200mv_0c_slow.vo in folder \"D:/2.6VT/VT_FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1545391745943 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1545391746043 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VT_Demo_min_1200mv_0c_fast.vo D:/2.6VT/VT_FPGA/simulation/modelsim/ simulation " "Generated file VT_Demo_min_1200mv_0c_fast.vo in folder \"D:/2.6VT/VT_FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1545391746443 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1545391746543 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VT_Demo.vo D:/2.6VT/VT_FPGA/simulation/modelsim/ simulation " "Generated file VT_Demo.vo in folder \"D:/2.6VT/VT_FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1545391746943 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VT_Demo_8_1200mv_85c_v_slow.sdo D:/2.6VT/VT_FPGA/simulation/modelsim/ simulation " "Generated file VT_Demo_8_1200mv_85c_v_slow.sdo in folder \"D:/2.6VT/VT_FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1545391747333 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VT_Demo_8_1200mv_0c_v_slow.sdo D:/2.6VT/VT_FPGA/simulation/modelsim/ simulation " "Generated file VT_Demo_8_1200mv_0c_v_slow.sdo in folder \"D:/2.6VT/VT_FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1545391747743 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VT_Demo_min_1200mv_0c_v_fast.sdo D:/2.6VT/VT_FPGA/simulation/modelsim/ simulation " "Generated file VT_Demo_min_1200mv_0c_v_fast.sdo in folder \"D:/2.6VT/VT_FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1545391748123 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VT_Demo_v.sdo D:/2.6VT/VT_FPGA/simulation/modelsim/ simulation " "Generated file VT_Demo_v.sdo in folder \"D:/2.6VT/VT_FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1545391748533 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "405 " "Peak virtual memory: 405 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1545391748673 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 21 19:29:08 2018 " "Processing ended: Fri Dec 21 19:29:08 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1545391748673 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1545391748673 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1545391748673 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1545391748673 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 135 s " "Quartus II Full Compilation was successful. 0 errors, 135 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1545391749303 ""}
