"/home/tejas/Downloads/efinity/2023.2/bin/efx_pnr" --circuit "UART" --family "Trion" --device "T120F324" --operating_conditions "C4" --pack --place --route --vdb_file "/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/outflow/UART.dbg.vdb" --use_vdb_file "on" --place_file "/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/outflow/UART.place" --route_file "/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/outflow/UART.route" --sdc_file "/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/constraints.sdc" --sync_file "/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/outflow/UART.interface.csv" --seed "1" --placer_effort_level "2" --max_threads "-1" --print_critical_path "10" --work_dir "/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/work_pnr" --output_dir "/home/tejas/Documents/Vicharak/FPGA_Implementation/UART/outflow" --timing_analysis "on" --load_delay_matrix