#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7f9345704790 .scope module, "mylcdcontroller_tb" "mylcdcontroller_tb" 2 2;
 .timescale -9 -10;
v0x7f9366009000_0 .var "SW", 15 0;
v0x7f93660090d0_0 .var "clock", 0 0;
v0x7f9366009180_0 .var "execute", 0 0;
v0x7f9366009250_0 .var "reset", 0 0;
S_0x7f9345704900 .scope module, "DUT" "mylcdcontroller" 2 7, 2 29 0, S_0x7f9345704790;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "BTN";
    .port_info 3 /INPUT 16 "SW";
    .port_info 4 /INPUT 1 "start";
    .port_info 5 /OUTPUT 1 "rs";
    .port_info 6 /OUTPUT 1 "e";
    .port_info 7 /OUTPUT 4 "d";
    .port_info 8 /OUTPUT 16 "LED";
L_0x7f9366009320 .functor BUFZ 1, v0x7f93660090d0_0, C4<0>, C4<0>, C4<0>;
L_0x7f9366009900 .functor OR 1, v0x7f9366009180_0, v0x7f9366007e90_0, C4<0>, C4<0>;
o0x7f9350008548 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x7f9366008610_0 .net "BTN", 3 0, o0x7f9350008548;  0 drivers
v0x7f93660086c0_0 .net "LED", 15 0, L_0x7f9366009530;  1 drivers
v0x7f9366008780_0 .net "SW", 15 0, v0x7f9366009000_0;  1 drivers
v0x7f9366008840_0 .net "clk50MHz", 0 0, L_0x7f9366009320;  1 drivers
v0x7f93660088f0_0 .net "clock", 0 0, v0x7f93660090d0_0;  1 drivers
v0x7f93660089c0_0 .net "d", 7 4, v0x7f9366007c60_0;  1 drivers
v0x7f9366008a60_0 .net "e", 0 0, v0x7f9366007d70_0;  1 drivers
v0x7f9366008b10_0 .net "ready", 0 0, v0x7f9366007e90_0;  1 drivers
v0x7f9366008bc0_0 .net "reset", 0 0, v0x7f9366009250_0;  1 drivers
v0x7f9366008cf0_0 .var "rom_addr", 3 0;
v0x7f9366008d80_0 .net "rom_data", 8 0, v0x7f9366008530_0;  1 drivers
v0x7f9366008e50_0 .net "rs", 0 0, v0x7f9366008040_0;  1 drivers
v0x7f9366008ee0_0 .net "start", 0 0, v0x7f9366009180_0;  1 drivers
S_0x7f9345704bf0 .scope module, "lcd" "mylcd2" 2 64, 2 84 0, S_0x7f9345704900;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clock_50";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start_cmd";
    .port_info 3 /INPUT 9 "rom_data";
    .port_info 4 /OUTPUT 1 "ready";
    .port_info 5 /OUTPUT 1 "rs";
    .port_info 6 /OUTPUT 1 "e";
    .port_info 7 /OUTPUT 4 "d";
    .port_info 8 /OUTPUT 16 "LED";
P_0x7f9345704db0 .param/l "LONG_DELAY" 1 2 96, +C4<00000000000000000000000001100100>;
P_0x7f9345704df0 .param/l "SHORT_DELAY" 1 2 95, +C4<00000000000000000000000001100100>;
v0x7f93457050b0_0 .net "LED", 15 0, L_0x7f9366009530;  alias, 1 drivers
L_0x7f9338008008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9345715170_0 .net/2u *"_ivl_0", 0 0, L_0x7f9338008008;  1 drivers
L_0x7f9338008050 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9345715210_0 .net/2u *"_ivl_2", 0 0, L_0x7f9338008050;  1 drivers
L_0x7f9338008098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f93457152a0_0 .net/2u *"_ivl_4", 0 0, L_0x7f9338008098;  1 drivers
L_0x7f93380080e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9345715330_0 .net/2u *"_ivl_6", 0 0, L_0x7f93380080e0;  1 drivers
v0x7f9345715400_0 .net *"_ivl_9", 4 0, L_0x7f9366009450;  1 drivers
v0x7f93457154b0_0 .net "clock_50", 0 0, L_0x7f9366009320;  alias, 1 drivers
v0x7f9366007bd0_0 .var "count", 15 0;
v0x7f9366007c60_0 .var "d", 7 4;
v0x7f9366007d70_0 .var "e", 0 0;
v0x7f9366007e00_0 .net "normal_delay", 0 0, L_0x7f9366009860;  1 drivers
v0x7f9366007e90_0 .var "ready", 0 0;
v0x7f9366007f20_0 .net "reset", 0 0, v0x7f9366009250_0;  alias, 1 drivers
v0x7f9366007fb0_0 .net "rom_data", 8 0, v0x7f9366008530_0;  alias, 1 drivers
v0x7f9366008040_0 .var "rs", 0 0;
v0x7f93660080e0_0 .net "start_cmd", 0 0, L_0x7f9366009900;  1 drivers
E_0x7f9345705060 .event posedge, v0x7f93457154b0_0;
L_0x7f9366009450 .part v0x7f9366007bd0_0, 0, 5;
LS_0x7f9366009530_0_0 .concat [ 5 1 4 1], L_0x7f9366009450, L_0x7f93380080e0, v0x7f9366007c60_0, L_0x7f9338008098;
LS_0x7f9366009530_0_4 .concat [ 1 1 1 1], v0x7f9366008040_0, L_0x7f9338008050, v0x7f9366007d70_0, L_0x7f9338008008;
LS_0x7f9366009530_0_8 .concat [ 1 0 0 0], L_0x7f9366009320;
L_0x7f9366009530 .concat [ 11 4 1 0], LS_0x7f9366009530_0_0, LS_0x7f9366009530_0_4, LS_0x7f9366009530_0_8;
L_0x7f9366009860 .part v0x7f9366008530_0, 8, 1;
S_0x7f9366008210 .scope module, "rom" "mylcd_rom2" 2 78, 2 126 0, S_0x7f9345704900;
 .timescale -9 -10;
    .port_info 0 /INPUT 4 "rom_in";
    .port_info 1 /OUTPUT 9 "rom_out";
v0x7f9366008470_0 .net "rom_in", 3 0, v0x7f9366008cf0_0;  1 drivers
v0x7f9366008530_0 .var "rom_out", 8 0;
E_0x7f9366008420 .event edge, v0x7f9366008470_0;
    .scope S_0x7f9345704bf0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9366007e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9366008040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9366007d70_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f9366007c60_0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f9366007bd0_0, 0, 16;
    %end;
    .thread T_0;
    .scope S_0x7f9345704bf0;
T_1 ;
    %wait E_0x7f9345705060;
    %load/vec4 v0x7f9366007f20_0;
    %nor/r;
    %load/vec4 v0x7f93660080e0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f9366007bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9366007e90_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7f9366007bd0_0;
    %pad/u 32;
    %load/vec4 v0x7f9366007e00_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.4, 8;
    %pushi/vec4 100, 0, 32;
    %jmp/1 T_1.5, 8;
T_1.4 ; End of true expr.
    %pushi/vec4 100, 0, 32;
    %jmp/0 T_1.5, 8;
 ; End of false expr.
    %blend;
T_1.5;
    %cmp/ne;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x7f9366007bd0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x7f9366007bd0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9366007e90_0, 0;
T_1.3 ;
T_1.1 ;
    %load/vec4 v0x7f9366007bd0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.6, 4;
    %load/vec4 v0x7f9366007fb0_0;
    %parti/s 1, 8, 5;
    %assign/vec4 v0x7f9366008040_0, 0;
T_1.6 ;
    %load/vec4 v0x7f9366007bd0_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_1.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9366007d70_0, 0;
T_1.8 ;
    %load/vec4 v0x7f9366007bd0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_1.10, 4;
    %load/vec4 v0x7f9366007fb0_0;
    %parti/s 4, 4, 4;
    %assign/vec4 v0x7f9366007c60_0, 0;
T_1.10 ;
    %load/vec4 v0x7f9366007bd0_0;
    %pad/u 32;
    %cmpi/e 20, 0, 32;
    %jmp/0xz  T_1.12, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9366007d70_0, 0;
T_1.12 ;
    %load/vec4 v0x7f9366007bd0_0;
    %pad/u 32;
    %cmpi/e 30, 0, 32;
    %jmp/0xz  T_1.14, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9366007d70_0, 0;
T_1.14 ;
    %load/vec4 v0x7f9366007bd0_0;
    %pad/u 32;
    %cmpi/e 32, 0, 32;
    %jmp/0xz  T_1.16, 4;
    %load/vec4 v0x7f9366007fb0_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0x7f9366007c60_0, 0;
T_1.16 ;
    %load/vec4 v0x7f9366007bd0_0;
    %pad/u 32;
    %cmpi/e 45, 0, 32;
    %jmp/0xz  T_1.18, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9366007d70_0, 0;
T_1.18 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f9366008210;
T_2 ;
    %wait E_0x7f9366008420;
    %load/vec4 v0x7f9366008470_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x7f9366008530_0, 0, 9;
    %jmp T_2.12;
T_2.0 ;
    %pushi/vec4 503, 0, 9;
    %store/vec4 v0x7f9366008530_0, 0, 9;
    %jmp T_2.12;
T_2.1 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x7f9366008530_0, 0, 9;
    %jmp T_2.12;
T_2.2 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x7f9366008530_0, 0, 9;
    %jmp T_2.12;
T_2.3 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x7f9366008530_0, 0, 9;
    %jmp T_2.12;
T_2.4 ;
    %pushi/vec4 32, 0, 9;
    %store/vec4 v0x7f9366008530_0, 0, 9;
    %jmp T_2.12;
T_2.5 ;
    %pushi/vec4 1, 0, 9;
    %store/vec4 v0x7f9366008530_0, 0, 9;
    %jmp T_2.12;
T_2.6 ;
    %pushi/vec4 2, 0, 9;
    %store/vec4 v0x7f9366008530_0, 0, 9;
    %jmp T_2.12;
T_2.7 ;
    %pushi/vec4 12, 0, 9;
    %store/vec4 v0x7f9366008530_0, 0, 9;
    %jmp T_2.12;
T_2.8 ;
    %pushi/vec4 328, 0, 9;
    %store/vec4 v0x7f9366008530_0, 0, 9;
    %jmp T_2.12;
T_2.9 ;
    %pushi/vec4 329, 0, 9;
    %store/vec4 v0x7f9366008530_0, 0, 9;
    %jmp T_2.12;
T_2.10 ;
    %pushi/vec4 330, 0, 9;
    %store/vec4 v0x7f9366008530_0, 0, 9;
    %jmp T_2.12;
T_2.12 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7f9345704900;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f9366008cf0_0, 0, 4;
    %end;
    .thread T_3;
    .scope S_0x7f9345704900;
T_4 ;
    %wait E_0x7f9345705060;
    %load/vec4 v0x7f9366008bc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f9366008cf0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7f9366008b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x7f9366008cf0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7f9366008cf0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7f9345704790;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f93660090d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9366009250_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f9366009000_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9366009180_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x7f9345704790;
T_6 ;
    %delay 100, 0;
    %load/vec4 v0x7f93660090d0_0;
    %inv;
    %assign/vec4 v0x7f93660090d0_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7f9345704790;
T_7 ;
    %vpi_call 2 17 "$dumpfile", "mylcdcontroller.vcd" {0 0 0};
    %vpi_call 2 18 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f9345704790 {0 0 0};
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9366009180_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9366009180_0, 0, 1;
    %delay 10000000, 0;
    %vpi_call 2 24 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "mylcd2.v";
