vendor_name = ModelSim
source_file = 1, C:/Users/lucas/Documents/EE371/FinalProject/cpu/synthesis/submodules/cpu_sysid_qsys_0.v
source_file = 1, C:/Users/lucas/Documents/EE371/FinalProject/cpu/synthesis/submodules/cpu_onchip_memory.v
source_file = 1, C:/Users/lucas/Documents/EE371/FinalProject/cpu/synthesis/submodules/cpu_mm_interconnect_1_rsp_mux.sv
source_file = 1, C:/Users/lucas/Documents/EE371/FinalProject/cpu/synthesis/submodules/cpu_mm_interconnect_1_rsp_demux.sv
source_file = 1, C:/Users/lucas/Documents/EE371/FinalProject/cpu/synthesis/submodules/cpu_mm_interconnect_1_router_001.sv
source_file = 1, C:/Users/lucas/Documents/EE371/FinalProject/cpu/synthesis/submodules/cpu_mm_interconnect_1_router.sv
source_file = 1, C:/Users/lucas/Documents/EE371/FinalProject/cpu/synthesis/submodules/cpu_mm_interconnect_1_cmd_mux.sv
source_file = 1, C:/Users/lucas/Documents/EE371/FinalProject/cpu/synthesis/submodules/cpu_mm_interconnect_1_cmd_demux.sv
source_file = 1, C:/Users/lucas/Documents/EE371/FinalProject/cpu/synthesis/submodules/cpu_mm_interconnect_1.v
source_file = 1, C:/Users/lucas/Documents/EE371/FinalProject/cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_mux_001.sv
source_file = 1, C:/Users/lucas/Documents/EE371/FinalProject/cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_mux.sv
source_file = 1, C:/Users/lucas/Documents/EE371/FinalProject/cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_demux.sv
source_file = 1, C:/Users/lucas/Documents/EE371/FinalProject/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_005.sv
source_file = 1, C:/Users/lucas/Documents/EE371/FinalProject/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_004.sv
source_file = 1, C:/Users/lucas/Documents/EE371/FinalProject/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_002.sv
source_file = 1, C:/Users/lucas/Documents/EE371/FinalProject/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_001.sv
source_file = 1, C:/Users/lucas/Documents/EE371/FinalProject/cpu/synthesis/submodules/cpu_mm_interconnect_0_router.sv
source_file = 1, C:/Users/lucas/Documents/EE371/FinalProject/cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_mux_003.sv
source_file = 1, C:/Users/lucas/Documents/EE371/FinalProject/cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_mux_002.sv
source_file = 1, C:/Users/lucas/Documents/EE371/FinalProject/cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_mux.sv
source_file = 1, C:/Users/lucas/Documents/EE371/FinalProject/cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_demux_001.sv
source_file = 1, C:/Users/lucas/Documents/EE371/FinalProject/cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_demux.sv
source_file = 1, C:/Users/lucas/Documents/EE371/FinalProject/cpu/synthesis/submodules/cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
source_file = 1, C:/Users/lucas/Documents/EE371/FinalProject/cpu/synthesis/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v
source_file = 1, C:/Users/lucas/Documents/EE371/FinalProject/cpu/synthesis/submodules/cpu_mm_interconnect_0.v
source_file = 1, C:/Users/lucas/Documents/EE371/FinalProject/cpu/synthesis/submodules/cpu_jtag.v
source_file = 1, C:/Users/lucas/Documents/EE371/FinalProject/cpu/synthesis/submodules/cpu_irq_mapper.sv
source_file = 1, C:/Users/lucas/Documents/EE371/FinalProject/cpu/synthesis/submodules/cpu_cpu_nios_cpu_test_bench.v
source_file = 1, C:/Users/lucas/Documents/EE371/FinalProject/cpu/synthesis/submodules/cpu_cpu_nios_cpu_debug_slave_wrapper.v
source_file = 1, C:/Users/lucas/Documents/EE371/FinalProject/cpu/synthesis/submodules/cpu_cpu_nios_cpu_debug_slave_tck.v
source_file = 1, C:/Users/lucas/Documents/EE371/FinalProject/cpu/synthesis/submodules/cpu_cpu_nios_cpu_debug_slave_sysclk.v
source_file = 1, C:/Users/lucas/Documents/EE371/FinalProject/cpu/synthesis/submodules/cpu_cpu_nios_cpu.v
source_file = 1, C:/Users/lucas/Documents/EE371/FinalProject/cpu/synthesis/submodules/cpu_cpu_nios.v
source_file = 1, C:/Users/lucas/Documents/EE371/FinalProject/cpu/synthesis/submodules/Altera_UP_SD_Signal_Trigger.vhd
source_file = 1, C:/Users/lucas/Documents/EE371/FinalProject/cpu/synthesis/submodules/Altera_UP_SD_CRC16_Generator.vhd
source_file = 1, C:/Users/lucas/Documents/EE371/FinalProject/cpu/synthesis/submodules/Altera_UP_SD_CRC7_Generator.vhd
source_file = 1, C:/Users/lucas/Documents/EE371/FinalProject/cpu/synthesis/submodules/Altera_UP_SD_Card_Response_Receiver.vhd
source_file = 1, C:/Users/lucas/Documents/EE371/FinalProject/cpu/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd
source_file = 1, C:/Users/lucas/Documents/EE371/FinalProject/cpu/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd
source_file = 1, C:/Users/lucas/Documents/EE371/FinalProject/cpu/synthesis/submodules/Altera_UP_SD_Card_Control_FSM.vhd
source_file = 1, C:/Users/lucas/Documents/EE371/FinalProject/cpu/synthesis/submodules/Altera_UP_SD_Card_Clock.vhd
source_file = 1, C:/Users/lucas/Documents/EE371/FinalProject/cpu/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd
source_file = 1, C:/Users/lucas/Documents/EE371/FinalProject/cpu/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd
source_file = 1, C:/Users/lucas/Documents/EE371/FinalProject/cpu/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd
source_file = 1, C:/Users/lucas/Documents/EE371/FinalProject/cpu/synthesis/submodules/altera_reset_synchronizer.v
source_file = 1, C:/Users/lucas/Documents/EE371/FinalProject/cpu/synthesis/submodules/altera_reset_controller.v
source_file = 1, C:/Users/lucas/Documents/EE371/FinalProject/cpu/synthesis/submodules/altera_merlin_slave_translator.sv
source_file = 1, C:/Users/lucas/Documents/EE371/FinalProject/cpu/synthesis/submodules/altera_merlin_slave_agent.sv
source_file = 1, C:/Users/lucas/Documents/EE371/FinalProject/cpu/synthesis/submodules/altera_merlin_master_translator.sv
source_file = 1, C:/Users/lucas/Documents/EE371/FinalProject/cpu/synthesis/submodules/altera_merlin_master_agent.sv
source_file = 1, C:/Users/lucas/Documents/EE371/FinalProject/cpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv
source_file = 1, C:/Users/lucas/Documents/EE371/FinalProject/cpu/synthesis/submodules/altera_merlin_arbitrator.sv
source_file = 1, C:/Users/lucas/Documents/EE371/FinalProject/cpu/synthesis/submodules/altera_avalon_sc_fifo.v
source_file = 1, C:/Users/lucas/Documents/EE371/FinalProject/cpu/synthesis/cpu.v
source_file = 1, C:/Users/lucas/Documents/EE371/FinalProject/cpu/synthesis/cpu.qip
source_file = 1, C:/Users/lucas/Documents/EE371/FinalProject/cpu/synthesis/cpu.v
source_file = 1, C:/Users/lucas/Documents/EE371/FinalProject/cpu/synthesis/submodules/altera_reset_controller.v
source_file = 1, C:/Users/lucas/Documents/EE371/FinalProject/cpu/synthesis/submodules/altera_reset_synchronizer.v
source_file = 1, C:/Users/lucas/Documents/EE371/FinalProject/cpu/synthesis/submodules/altera_reset_controller.sdc
source_file = 1, C:/Users/lucas/Documents/EE371/FinalProject/cpu/synthesis/submodules/cpu_irq_mapper.sv
source_file = 1, C:/Users/lucas/Documents/EE371/FinalProject/cpu/synthesis/submodules/cpu_mm_interconnect_0.v
source_file = 1, C:/Users/lucas/Documents/EE371/FinalProject/cpu/synthesis/submodules/cpu_mm_interconnect_0_avalon_st_adapter.v
source_file = 1, C:/Users/lucas/Documents/EE371/FinalProject/cpu/synthesis/submodules/cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
source_file = 1, C:/Users/lucas/Documents/EE371/FinalProject/cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_mux_001.sv
source_file = 1, C:/Users/lucas/Documents/EE371/FinalProject/cpu/synthesis/submodules/altera_merlin_arbitrator.sv
source_file = 1, C:/Users/lucas/Documents/EE371/FinalProject/cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_mux.sv
source_file = 1, C:/Users/lucas/Documents/EE371/FinalProject/cpu/synthesis/submodules/cpu_mm_interconnect_0_rsp_demux.sv
source_file = 1, C:/Users/lucas/Documents/EE371/FinalProject/cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_mux_002.sv
source_file = 1, C:/Users/lucas/Documents/EE371/FinalProject/cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_mux.sv
source_file = 1, C:/Users/lucas/Documents/EE371/FinalProject/cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_demux_001.sv
source_file = 1, C:/Users/lucas/Documents/EE371/FinalProject/cpu/synthesis/submodules/cpu_mm_interconnect_0_cmd_demux.sv
source_file = 1, C:/Users/lucas/Documents/EE371/FinalProject/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_004.sv
source_file = 1, C:/Users/lucas/Documents/EE371/FinalProject/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_002.sv
source_file = 1, C:/Users/lucas/Documents/EE371/FinalProject/cpu/synthesis/submodules/cpu_mm_interconnect_0_router_001.sv
source_file = 1, C:/Users/lucas/Documents/EE371/FinalProject/cpu/synthesis/submodules/cpu_mm_interconnect_0_router.sv
source_file = 1, C:/Users/lucas/Documents/EE371/FinalProject/cpu/synthesis/submodules/altera_avalon_sc_fifo.v
source_file = 1, C:/Users/lucas/Documents/EE371/FinalProject/cpu/synthesis/submodules/altera_merlin_slave_agent.sv
source_file = 1, C:/Users/lucas/Documents/EE371/FinalProject/cpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv
source_file = 1, C:/Users/lucas/Documents/EE371/FinalProject/cpu/synthesis/submodules/altera_merlin_master_agent.sv
source_file = 1, C:/Users/lucas/Documents/EE371/FinalProject/cpu/synthesis/submodules/altera_merlin_slave_translator.sv
source_file = 1, C:/Users/lucas/Documents/EE371/FinalProject/cpu/synthesis/submodules/altera_merlin_master_translator.sv
source_file = 1, C:/Users/lucas/Documents/EE371/FinalProject/cpu/synthesis/submodules/cpu_sysid_qsys_0.v
source_file = 1, C:/Users/lucas/Documents/EE371/FinalProject/cpu/synthesis/submodules/cpu_onchip_memory.hex
source_file = 1, C:/Users/lucas/Documents/EE371/FinalProject/cpu/synthesis/submodules/cpu_onchip_memory.v
source_file = 1, C:/Users/lucas/Documents/EE371/FinalProject/cpu/synthesis/submodules/cpu_jtag.v
source_file = 1, C:/Users/lucas/Documents/EE371/FinalProject/cpu/synthesis/submodules/cpu_cpu_nios.v
source_file = 1, C:/Users/lucas/Documents/EE371/FinalProject/cpu/synthesis/submodules/cpu_cpu_nios_cpu.sdc
source_file = 1, C:/Users/lucas/Documents/EE371/FinalProject/cpu/synthesis/submodules/cpu_cpu_nios_cpu.v
source_file = 1, C:/Users/lucas/Documents/EE371/FinalProject/cpu/synthesis/submodules/cpu_cpu_nios_cpu_debug_slave_sysclk.v
source_file = 1, C:/Users/lucas/Documents/EE371/FinalProject/cpu/synthesis/submodules/cpu_cpu_nios_cpu_debug_slave_tck.v
source_file = 1, C:/Users/lucas/Documents/EE371/FinalProject/cpu/synthesis/submodules/cpu_cpu_nios_cpu_debug_slave_wrapper.v
source_file = 1, C:/Users/lucas/Documents/EE371/FinalProject/cpu/synthesis/submodules/cpu_cpu_nios_cpu_ociram_default_contents.mif
source_file = 1, C:/Users/lucas/Documents/EE371/FinalProject/cpu/synthesis/submodules/cpu_cpu_nios_cpu_rf_ram_a.mif
source_file = 1, C:/Users/lucas/Documents/EE371/FinalProject/cpu/synthesis/submodules/cpu_cpu_nios_cpu_rf_ram_b.mif
source_file = 1, C:/Users/lucas/Documents/EE371/FinalProject/cpu/synthesis/submodules/cpu_cpu_nios_cpu_test_bench.v
source_file = 1, C:/Users/lucas/Documents/EE371/FinalProject/ImageClassifier.sv
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/lucas/Documents/EE371/FinalProject/db/DE1_SoC.cbx.xml
design_name = ImageClassifier
instance = comp, \HEX0[0]~output , HEX0[0]~output, ImageClassifier, 1
instance = comp, \HEX0[1]~output , HEX0[1]~output, ImageClassifier, 1
instance = comp, \HEX0[2]~output , HEX0[2]~output, ImageClassifier, 1
instance = comp, \HEX0[3]~output , HEX0[3]~output, ImageClassifier, 1
instance = comp, \HEX0[4]~output , HEX0[4]~output, ImageClassifier, 1
instance = comp, \HEX0[5]~output , HEX0[5]~output, ImageClassifier, 1
instance = comp, \HEX0[6]~output , HEX0[6]~output, ImageClassifier, 1
instance = comp, \HEX1[0]~output , HEX1[0]~output, ImageClassifier, 1
instance = comp, \HEX1[1]~output , HEX1[1]~output, ImageClassifier, 1
instance = comp, \HEX1[2]~output , HEX1[2]~output, ImageClassifier, 1
instance = comp, \HEX1[3]~output , HEX1[3]~output, ImageClassifier, 1
instance = comp, \HEX1[4]~output , HEX1[4]~output, ImageClassifier, 1
instance = comp, \HEX1[5]~output , HEX1[5]~output, ImageClassifier, 1
instance = comp, \HEX1[6]~output , HEX1[6]~output, ImageClassifier, 1
instance = comp, \HEX2[0]~output , HEX2[0]~output, ImageClassifier, 1
instance = comp, \HEX2[1]~output , HEX2[1]~output, ImageClassifier, 1
instance = comp, \HEX2[2]~output , HEX2[2]~output, ImageClassifier, 1
instance = comp, \HEX2[3]~output , HEX2[3]~output, ImageClassifier, 1
instance = comp, \HEX2[4]~output , HEX2[4]~output, ImageClassifier, 1
instance = comp, \HEX2[5]~output , HEX2[5]~output, ImageClassifier, 1
instance = comp, \HEX2[6]~output , HEX2[6]~output, ImageClassifier, 1
instance = comp, \HEX3[0]~output , HEX3[0]~output, ImageClassifier, 1
instance = comp, \HEX3[1]~output , HEX3[1]~output, ImageClassifier, 1
instance = comp, \HEX3[2]~output , HEX3[2]~output, ImageClassifier, 1
instance = comp, \HEX3[3]~output , HEX3[3]~output, ImageClassifier, 1
instance = comp, \HEX3[4]~output , HEX3[4]~output, ImageClassifier, 1
instance = comp, \HEX3[5]~output , HEX3[5]~output, ImageClassifier, 1
instance = comp, \HEX3[6]~output , HEX3[6]~output, ImageClassifier, 1
instance = comp, \HEX4[0]~output , HEX4[0]~output, ImageClassifier, 1
instance = comp, \HEX4[1]~output , HEX4[1]~output, ImageClassifier, 1
instance = comp, \HEX4[2]~output , HEX4[2]~output, ImageClassifier, 1
instance = comp, \HEX4[3]~output , HEX4[3]~output, ImageClassifier, 1
instance = comp, \HEX4[4]~output , HEX4[4]~output, ImageClassifier, 1
instance = comp, \HEX4[5]~output , HEX4[5]~output, ImageClassifier, 1
instance = comp, \HEX4[6]~output , HEX4[6]~output, ImageClassifier, 1
instance = comp, \HEX5[0]~output , HEX5[0]~output, ImageClassifier, 1
instance = comp, \HEX5[1]~output , HEX5[1]~output, ImageClassifier, 1
instance = comp, \HEX5[2]~output , HEX5[2]~output, ImageClassifier, 1
instance = comp, \HEX5[3]~output , HEX5[3]~output, ImageClassifier, 1
instance = comp, \HEX5[4]~output , HEX5[4]~output, ImageClassifier, 1
instance = comp, \HEX5[5]~output , HEX5[5]~output, ImageClassifier, 1
instance = comp, \HEX5[6]~output , HEX5[6]~output, ImageClassifier, 1
instance = comp, \LEDR[0]~output , LEDR[0]~output, ImageClassifier, 1
instance = comp, \LEDR[1]~output , LEDR[1]~output, ImageClassifier, 1
instance = comp, \LEDR[2]~output , LEDR[2]~output, ImageClassifier, 1
instance = comp, \LEDR[3]~output , LEDR[3]~output, ImageClassifier, 1
instance = comp, \LEDR[4]~output , LEDR[4]~output, ImageClassifier, 1
instance = comp, \LEDR[5]~output , LEDR[5]~output, ImageClassifier, 1
instance = comp, \LEDR[6]~output , LEDR[6]~output, ImageClassifier, 1
instance = comp, \LEDR[7]~output , LEDR[7]~output, ImageClassifier, 1
instance = comp, \LEDR[8]~output , LEDR[8]~output, ImageClassifier, 1
instance = comp, \LEDR[9]~output , LEDR[9]~output, ImageClassifier, 1
instance = comp, \KEY[0]~input , KEY[0]~input, ImageClassifier, 1
instance = comp, \CLOCK_50~input , CLOCK_50~input, ImageClassifier, 1
instance = comp, \KEY[1]~input , KEY[1]~input, ImageClassifier, 1
instance = comp, \KEY[2]~input , KEY[2]~input, ImageClassifier, 1
instance = comp, \KEY[3]~input , KEY[3]~input, ImageClassifier, 1
instance = comp, \SW[0]~input , SW[0]~input, ImageClassifier, 1
instance = comp, \SW[1]~input , SW[1]~input, ImageClassifier, 1
instance = comp, \SW[2]~input , SW[2]~input, ImageClassifier, 1
instance = comp, \SW[3]~input , SW[3]~input, ImageClassifier, 1
instance = comp, \SW[4]~input , SW[4]~input, ImageClassifier, 1
instance = comp, \SW[5]~input , SW[5]~input, ImageClassifier, 1
instance = comp, \SW[6]~input , SW[6]~input, ImageClassifier, 1
instance = comp, \SW[7]~input , SW[7]~input, ImageClassifier, 1
instance = comp, \SW[8]~input , SW[8]~input, ImageClassifier, 1
instance = comp, \SW[9]~input , SW[9]~input, ImageClassifier, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, ImageClassifier, 1
