

================================================================
== Synthesis Summary Report of 'TrellisBuilder'
================================================================
+ General Information: 
    * Date:           Tue Jun 28 09:49:33 2022
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
    * Project:        Decoder
    * Solution:       DataTypeTrial (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcvu19p-fsva3824-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------------------+------+------+---------+---------+----------+---------+------+----------+------+----+-----------+------------+-----+
    |                    Modules                   | Issue|      | Latency | Latency | Iteration|         | Trip |          |      |    |           |            |     |
    |                    & Loops                   | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |     LUT    | URAM|
    +----------------------------------------------+------+------+---------+---------+----------+---------+------+----------+------+----+-----------+------------+-----+
    |+ TrellisBuilder                              |     -|  0.06|       20|  127.200|         -|       21|     -|        no|     -|   -|  233 (~0%)|  3989 (~0%)|    -|
    | + TrellisBuilder_Pipeline_TrellisLoop        |     -|  0.42|       10|   63.600|         -|       10|     -|        no|     -|   -|  181 (~0%)|  2293 (~0%)|    -|
    |  o TrellisLoop                               |     -|  4.64|        8|   50.880|         1|        1|     8|       yes|     -|   -|          -|           -|    -|
    | + TrellisBuilder_Pipeline_VITIS_LOOP_1453_1  |     -|  1.61|        6|   38.160|         -|        6|     -|        no|     -|   -|   31 (~0%)|  1514 (~0%)|    -|
    |  o VITIS_LOOP_1453_1                         |     -|  4.64|        4|   25.440|         2|        1|     4|       yes|     -|   -|          -|           -|    -|
    +----------------------------------------------+------+------+---------+---------+----------+---------+------+----------+------+----+-----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* REGISTER
+-----------------+---------+----------+
| Interface       | Mode    | Bitwidth |
+-----------------+---------+----------+
| In_EncodeStream | ap_none | 24       |
| Outdecode_i     | ap_none | 8        |
| Outdecode_o     | ap_none | 8        |
+-----------------+---------+----------+

* TOP LEVEL CONTROL
+-----------+--------------+--------+
| Interface | Type         | Ports  |
+-----------+--------------+--------+
| ap_clk    | clock        | ap_clk |
| ap_rst    | reset        | ap_rst |
| ap_ctrl   | ap_ctrl_none |        |
+-----------+--------------+--------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-----------------+-----------+-------------+
| Argument        | Direction | Datatype    |
+-----------------+-----------+-------------+
| In_EncodeStream | in        | ap_uint<24> |
| Outdecode       | inout     | ap_uint<8>& |
+-----------------+-----------+-------------+

* SW-to-HW Mapping
+-----------------+--------------------+---------+
| Argument        | HW Interface       | HW Type |
+-----------------+--------------------+---------+
| In_EncodeStream | In_EncodeStream    | port    |
| Outdecode       | Outdecode_i        | port    |
| Outdecode       | Outdecode_o        | port    |
| Outdecode       | Outdecode_o_ap_vld | port    |
+-----------------+--------------------+---------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+----------------------------------------------+-----+--------+--------------+-----+--------+---------+
| Name                                         | DSP | Pragma | Variable     | Op  | Impl   | Latency |
+----------------------------------------------+-----+--------+--------------+-----+--------+---------+
| + TrellisBuilder                             | 0   |        |              |     |        |         |
|  + TrellisBuilder_Pipeline_TrellisLoop       | 0   |        |              |     |        |         |
|    z_2_fu_2874_p2                            | -   |        | z_2          | add | fabric | 0       |
|    sub_ln825_fu_2937_p2                      | -   |        | sub_ln825    | sub | fabric | 0       |
|    count000_V_1_fu_2969_p2                   | -   |        | count000_V_1 | add | fabric | 0       |
|    add_ln825_fu_2983_p2                      | -   |        | add_ln825    | add | fabric | 0       |
|    count000_V_3_fu_3011_p2                   | -   |        | count000_V_3 | add | fabric | 0       |
|    add_ln825_1_fu_3025_p2                    | -   |        | add_ln825_1  | add | fabric | 0       |
|    count000_V_5_fu_3053_p2                   | -   |        | count000_V_5 | add | fabric | 0       |
|    count001_V_1_fu_3073_p2                   | -   |        | count001_V_1 | add | fabric | 0       |
|    count002_V_1_fu_3093_p2                   | -   |        | count002_V_1 | add | fabric | 0       |
|    count002_V_3_fu_3107_p2                   | -   |        | count002_V_3 | add | fabric | 0       |
|    count002_V_5_fu_3121_p2                   | -   |        | count002_V_5 | add | fabric | 0       |
|    count010_V_1_fu_3155_p2                   | -   |        | count010_V_1 | add | fabric | 0       |
|    count011_V_1_fu_3175_p2                   | -   |        | count011_V_1 | add | fabric | 0       |
|    count011_V_3_fu_3189_p2                   | -   |        | count011_V_3 | add | fabric | 0       |
|    count011_V_5_fu_3203_p2                   | -   |        | count011_V_5 | add | fabric | 0       |
|    count012_V_1_fu_3217_p2                   | -   |        | count012_V_1 | add | fabric | 0       |
|    count012_V_3_fu_3231_p2                   | -   |        | count012_V_3 | add | fabric | 0       |
|    count013_V_3_fu_3259_p2                   | -   |        | count013_V_3 | add | fabric | 0       |
|    count100_V_1_fu_3265_p2                   | -   |        | count100_V_1 | add | fabric | 0       |
|    count101_V_1_fu_3285_p2                   | -   |        | count101_V_1 | add | fabric | 0       |
|    count101_V_3_fu_3299_p2                   | -   |        | count101_V_3 | add | fabric | 0       |
|    count101_V_5_fu_3313_p2                   | -   |        | count101_V_5 | add | fabric | 0       |
|    count102_V_1_fu_3327_p2                   | -   |        | count102_V_1 | add | fabric | 0       |
|    count102_V_3_fu_3341_p2                   | -   |        | count102_V_3 | add | fabric | 0       |
|    count103_V_3_fu_3381_p2                   | -   |        | count103_V_3 | add | fabric | 0       |
|    count110_V_1_fu_3387_p2                   | -   |        | count110_V_1 | add | fabric | 0       |
|    count110_V_3_fu_3401_p2                   | -   |        | count110_V_3 | add | fabric | 0       |
|    count110_V_5_fu_3415_p2                   | -   |        | count110_V_5 | add | fabric | 0       |
|    count111_V_1_fu_3429_p2                   | -   |        | count111_V_1 | add | fabric | 0       |
|    count112_V_1_fu_3449_p2                   | -   |        | count112_V_1 | add | fabric | 0       |
|    count112_V_3_fu_3463_p2                   | -   |        | count112_V_3 | add | fabric | 0       |
|    count112_V_5_fu_3477_p2                   | -   |        | count112_V_5 | add | fabric | 0       |
|  + TrellisBuilder_Pipeline_VITIS_LOOP_1453_1 | 0   |        |              |     |        |         |
|    add_ln1492_fu_791_p2                      | -   |        | add_ln1492   | add | fabric | 0       |
|    sub_ln1456_fu_800_p2                      | -   |        | sub_ln1456   | sub | fabric | 0       |
|    k_1_fu_1975_p2                            | -   |        | k_1          | add | fabric | 0       |
+----------------------------------------------+-----+--------+--------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+------------------------------------------+----------------------------------------------------------------------+
| Type            | Options                                  | Location                                                             |
+-----------------+------------------------------------------+----------------------------------------------------------------------+
| array_partition | variable=choice complete dim=2           | Decoder/DataTypeTrial/directives.tcl:8 in trellisbuilder, choice     |
| array_partition | variable=ppMT complete dim=1             | Decoder/DataTypeTrial/directives.tcl:9 in trellisbuilder, ppMT       |
| array_partition | variable=prevState block factor=16 dim=2 | Decoder/DataTypeTrial/directives.tcl:12 in trellisbuilder, prevState |
| interface       | ap_ctrl_none port=return                 | Decoder/DataTypeTrial/directives.tcl:6 in trellisbuilder, return     |
| unroll          |                                          | Decoder/DataTypeTrial/directives.tcl:14 in trellisbuilder            |
+-----------------+------------------------------------------+----------------------------------------------------------------------+


